{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1462423679271 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1462423679273 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 04 23:47:59 2016 " "Processing started: Wed May 04 23:47:59 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1462423679273 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1462423679273 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Micro_ARM -c Micro_ARM " "Command: quartus_map --read_settings_files=on --write_settings_files=off Micro_ARM -c Micro_ARM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1462423679274 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1462423679766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidad de control/controlunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file unidad de control/controlunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ControlUnit-RTL " "Found design unit 1: ControlUnit-RTL" {  } { { "Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462423680361 ""} { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462423680361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462423680361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria de datos/ram_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoria de datos/ram_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAM_BLOCK-RTL " "Found design unit 1: RAM_BLOCK-RTL" {  } { { "Memoria de datos/RAM_BLOCK.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Memoria de datos/RAM_BLOCK.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462423680365 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM_BLOCK " "Found entity 1: RAM_BLOCK" {  } { { "Memoria de datos/RAM_BLOCK.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Memoria de datos/RAM_BLOCK.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462423680365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462423680365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "banco de registros/registersbank.vhd 2 1 " "Found 2 design units, including 1 entities, in source file banco de registros/registersbank.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registersBank-RTL " "Found design unit 1: registersBank-RTL" {  } { { "Banco de registros/RegistersBank.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Banco de registros/RegistersBank.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462423680370 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegistersBank " "Found entity 1: RegistersBank" {  } { { "Banco de registros/RegistersBank.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Banco de registros/RegistersBank.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462423680370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462423680370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/xor/xoroperation.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu/xor/xoroperation.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 XORoperation-RTL " "Found design unit 1: XORoperation-RTL" {  } { { "ALU/XOR/XORoperation.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/XOR/XORoperation.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462423680374 ""} { "Info" "ISGN_ENTITY_NAME" "1 XORoperation " "Found entity 1: XORoperation" {  } { { "ALU/XOR/XORoperation.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/XOR/XORoperation.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462423680374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462423680374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/sumador_carrylookahead/sumador_carrylookahead.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu/sumador_carrylookahead/sumador_carrylookahead.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Sumador_CarryLookahead-RTL " "Found design unit 1: Sumador_CarryLookahead-RTL" {  } { { "ALU/Sumador_CarryLookahead/Sumador_CarryLookahead.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/Sumador_CarryLookahead/Sumador_CarryLookahead.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462423680378 ""} { "Info" "ISGN_ENTITY_NAME" "1 Sumador_CarryLookahead " "Found entity 1: Sumador_CarryLookahead" {  } { { "ALU/Sumador_CarryLookahead/Sumador_CarryLookahead.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/Sumador_CarryLookahead/Sumador_CarryLookahead.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462423680378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462423680378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/sumador_32b/sumador_32b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu/sumador_32b/sumador_32b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Sumador_32b-RTL " "Found design unit 1: Sumador_32b-RTL" {  } { { "ALU/Sumador_32b/Sumador_32b.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/Sumador_32b/Sumador_32b.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462423680391 ""} { "Info" "ISGN_ENTITY_NAME" "1 Sumador_32b " "Found entity 1: Sumador_32b" {  } { { "ALU/Sumador_32b/Sumador_32b.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/Sumador_32b/Sumador_32b.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462423680391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462423680391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/ror/rotate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu/ror/rotate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Rotate-rtl " "Found design unit 1: Rotate-rtl" {  } { { "ALU/ROR/Rotate.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ROR/Rotate.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462423680396 ""} { "Info" "ISGN_ENTITY_NAME" "1 Rotate " "Found entity 1: Rotate" {  } { { "ALU/ROR/Rotate.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ROR/Rotate.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462423680396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462423680396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/rev/rev.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu/rev/rev.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REV-rtl " "Found design unit 1: REV-rtl" {  } { { "ALU/REV/REV.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/REV/REV.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462423680400 ""} { "Info" "ISGN_ENTITY_NAME" "1 REV " "Found entity 1: REV" {  } { { "ALU/REV/REV.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/REV/REV.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462423680400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462423680400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/or/oroperation.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu/or/oroperation.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ORoperation-RTL " "Found design unit 1: ORoperation-RTL" {  } { { "ALU/OR/ORoperation.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/OR/ORoperation.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462423680404 ""} { "Info" "ISGN_ENTITY_NAME" "1 ORoperation " "Found entity 1: ORoperation" {  } { { "ALU/OR/ORoperation.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/OR/ORoperation.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462423680404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462423680404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/multiplicacion/multiplicacion.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu/multiplicacion/multiplicacion.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Multiplicacion-RTL " "Found design unit 1: Multiplicacion-RTL" {  } { { "ALU/multiplicacion/Multiplicacion.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/Multiplicacion.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462423680408 ""} { "Info" "ISGN_ENTITY_NAME" "1 Multiplicacion " "Found entity 1: Multiplicacion" {  } { { "ALU/multiplicacion/Multiplicacion.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/Multiplicacion.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462423680408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462423680408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/multiplicacion/iter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu/multiplicacion/iter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Iter-RTL " "Found design unit 1: Iter-RTL" {  } { { "ALU/multiplicacion/ITER.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462423680472 ""} { "Info" "ISGN_ENTITY_NAME" "1 Iter " "Found entity 1: Iter" {  } { { "ALU/multiplicacion/ITER.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462423680472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462423680472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/multiplicacion/gen_vectores.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu/multiplicacion/gen_vectores.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Gen_Vectores-RTL " "Found design unit 1: Gen_Vectores-RTL" {  } { { "ALU/multiplicacion/Gen_vectores.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/Gen_vectores.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462423680484 ""} { "Info" "ISGN_ENTITY_NAME" "1 Gen_Vectores " "Found entity 1: Gen_Vectores" {  } { { "ALU/multiplicacion/Gen_vectores.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/Gen_vectores.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462423680484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462423680484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/lsr/lsr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu/lsr/lsr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LSR-rtl " "Found design unit 1: LSR-rtl" {  } { { "ALU/LSR/LSR.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/LSR/LSR.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462423680488 ""} { "Info" "ISGN_ENTITY_NAME" "1 LSR " "Found entity 1: LSR" {  } { { "ALU/LSR/LSR.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/LSR/LSR.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462423680488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462423680488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/lsl/lsl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu/lsl/lsl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LSL-rtl " "Found design unit 1: LSL-rtl" {  } { { "ALU/LSL/LSL.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/LSL/LSL.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462423680503 ""} { "Info" "ISGN_ENTITY_NAME" "1 LSL " "Found entity 1: LSL" {  } { { "ALU/LSL/LSL.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/LSL/LSL.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462423680503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462423680503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/extension/extension.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu/extension/extension.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 extension-rtl " "Found design unit 1: extension-rtl" {  } { { "ALU/Extension/Extension.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/Extension/Extension.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462423680519 ""} { "Info" "ISGN_ENTITY_NAME" "1 Extension " "Found entity 1: Extension" {  } { { "ALU/Extension/Extension.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/Extension/Extension.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462423680519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462423680519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/bitclear/bitclear.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu/bitclear/bitclear.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BitClear-RTL " "Found design unit 1: BitClear-RTL" {  } { { "ALU/BitClear/BitClear.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/BitClear/BitClear.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462423680523 ""} { "Info" "ISGN_ENTITY_NAME" "1 BitClear " "Found entity 1: BitClear" {  } { { "ALU/BitClear/BitClear.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/BitClear/BitClear.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462423680523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462423680523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/asr/asr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu/asr/asr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ASR-rtl " "Found design unit 1: ASR-rtl" {  } { { "ALU/ASR/ASR.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ASR/ASR.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462423680528 ""} { "Info" "ISGN_ENTITY_NAME" "1 ASR " "Found entity 1: ASR" {  } { { "ALU/ASR/ASR.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ASR/ASR.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462423680528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462423680528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/and/andoperation.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu/and/andoperation.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ANDoperation-RTL " "Found design unit 1: ANDoperation-RTL" {  } { { "ALU/AND/ANDoperation.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/AND/ANDoperation.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462423680532 ""} { "Info" "ISGN_ENTITY_NAME" "1 ANDoperation " "Found entity 1: ANDoperation" {  } { { "ALU/AND/ANDoperation.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/AND/ANDoperation.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462423680532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462423680532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-RTL " "Found design unit 1: ALU-RTL" {  } { { "ALU/ALU.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ALU.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462423680545 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU/ALU.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ALU.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462423680545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462423680545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "micro_arm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file micro_arm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Micro_ARM-RTL " "Found design unit 1: Micro_ARM-RTL" {  } { { "Micro_ARM.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Micro_ARM.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462423680549 ""} { "Info" "ISGN_ENTITY_NAME" "1 Micro_ARM " "Found entity 1: Micro_ARM" {  } { { "Micro_ARM.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Micro_ARM.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462423680549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462423680549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria de programa/rom_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoria de programa/rom_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROM_BLOCK-Behavioral " "Found design unit 1: ROM_BLOCK-Behavioral" {  } { { "Memoria de programa/ROM_BLOCK.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Memoria de programa/ROM_BLOCK.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462423680624 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM_BLOCK " "Found entity 1: ROM_BLOCK" {  } { { "Memoria de programa/ROM_BLOCK.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Memoria de programa/ROM_BLOCK.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462423680624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462423680624 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Micro_ARM " "Elaborating entity \"Micro_ARM\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1462423680689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:elemento_ALU " "Elaborating entity \"ALU\" for hierarchy \"ALU:elemento_ALU\"" {  } { { "Micro_ARM.vhd" "elemento_ALU" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Micro_ARM.vhd" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423680695 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ANDout ALU.vhd(173) " "VHDL Process Statement warning at ALU.vhd(173): signal \"ANDout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU/ALU.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ALU.vhd" 173 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462423680699 "|Micro_ARM|ALU:elemento_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NZCVin ALU.vhd(174) " "VHDL Process Statement warning at ALU.vhd(174): signal \"NZCVin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU/ALU.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ALU.vhd" 174 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462423680699 "|Micro_ARM|ALU:elemento_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NZCVin ALU.vhd(175) " "VHDL Process Statement warning at ALU.vhd(175): signal \"NZCVin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU/ALU.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ALU.vhd" 175 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462423680699 "|Micro_ARM|ALU:elemento_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ORout ALU.vhd(177) " "VHDL Process Statement warning at ALU.vhd(177): signal \"ORout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU/ALU.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ALU.vhd" 177 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462423680699 "|Micro_ARM|ALU:elemento_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NZCVin ALU.vhd(178) " "VHDL Process Statement warning at ALU.vhd(178): signal \"NZCVin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU/ALU.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ALU.vhd" 178 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462423680699 "|Micro_ARM|ALU:elemento_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NZCVin ALU.vhd(179) " "VHDL Process Statement warning at ALU.vhd(179): signal \"NZCVin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU/ALU.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ALU.vhd" 179 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462423680699 "|Micro_ARM|ALU:elemento_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "XORout ALU.vhd(181) " "VHDL Process Statement warning at ALU.vhd(181): signal \"XORout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU/ALU.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ALU.vhd" 181 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462423680699 "|Micro_ARM|ALU:elemento_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NZCVin ALU.vhd(182) " "VHDL Process Statement warning at ALU.vhd(182): signal \"NZCVin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU/ALU.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ALU.vhd" 182 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462423680699 "|Micro_ARM|ALU:elemento_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NZCVin ALU.vhd(183) " "VHDL Process Statement warning at ALU.vhd(183): signal \"NZCVin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU/ALU.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ALU.vhd" 183 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462423680699 "|Micro_ARM|ALU:elemento_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BCout ALU.vhd(185) " "VHDL Process Statement warning at ALU.vhd(185): signal \"BCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU/ALU.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ALU.vhd" 185 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462423680699 "|Micro_ARM|ALU:elemento_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NZCVin ALU.vhd(186) " "VHDL Process Statement warning at ALU.vhd(186): signal \"NZCVin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU/ALU.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ALU.vhd" 186 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462423680700 "|Micro_ARM|ALU:elemento_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NZCVin ALU.vhd(187) " "VHDL Process Statement warning at ALU.vhd(187): signal \"NZCVin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU/ALU.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ALU.vhd" 187 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462423680700 "|Micro_ARM|ALU:elemento_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Sumout ALU.vhd(189) " "VHDL Process Statement warning at ALU.vhd(189): signal \"Sumout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU/ALU.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ALU.vhd" 189 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462423680700 "|Micro_ARM|ALU:elemento_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SumCout ALU.vhd(190) " "VHDL Process Statement warning at ALU.vhd(190): signal \"SumCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU/ALU.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ALU.vhd" 190 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462423680700 "|Micro_ARM|ALU:elemento_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Rdn ALU.vhd(191) " "VHDL Process Statement warning at ALU.vhd(191): signal \"Rdn\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU/ALU.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ALU.vhd" 191 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462423680700 "|Micro_ARM|ALU:elemento_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Rm ALU.vhd(191) " "VHDL Process Statement warning at ALU.vhd(191): signal \"Rm\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU/ALU.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ALU.vhd" 191 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462423680700 "|Micro_ARM|ALU:elemento_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Sumout ALU.vhd(191) " "VHDL Process Statement warning at ALU.vhd(191): signal \"Sumout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU/ALU.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ALU.vhd" 191 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462423680700 "|Micro_ARM|ALU:elemento_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Sumout ALU.vhd(197) " "VHDL Process Statement warning at ALU.vhd(197): signal \"Sumout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU/ALU.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ALU.vhd" 197 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462423680700 "|Micro_ARM|ALU:elemento_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SumCout ALU.vhd(198) " "VHDL Process Statement warning at ALU.vhd(198): signal \"SumCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU/ALU.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ALU.vhd" 198 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462423680700 "|Micro_ARM|ALU:elemento_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Rdn ALU.vhd(200) " "VHDL Process Statement warning at ALU.vhd(200): signal \"Rdn\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU/ALU.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ALU.vhd" 200 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462423680700 "|Micro_ARM|ALU:elemento_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Rm ALU.vhd(200) " "VHDL Process Statement warning at ALU.vhd(200): signal \"Rm\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU/ALU.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ALU.vhd" 200 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462423680700 "|Micro_ARM|ALU:elemento_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Sumout ALU.vhd(200) " "VHDL Process Statement warning at ALU.vhd(200): signal \"Sumout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU/ALU.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ALU.vhd" 200 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462423680700 "|Micro_ARM|ALU:elemento_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "LSLout ALU.vhd(206) " "VHDL Process Statement warning at ALU.vhd(206): signal \"LSLout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU/ALU.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ALU.vhd" 206 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462423680701 "|Micro_ARM|ALU:elemento_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "LSLCout ALU.vhd(207) " "VHDL Process Statement warning at ALU.vhd(207): signal \"LSLCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU/ALU.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ALU.vhd" 207 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462423680701 "|Micro_ARM|ALU:elemento_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NZCVin ALU.vhd(208) " "VHDL Process Statement warning at ALU.vhd(208): signal \"NZCVin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU/ALU.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ALU.vhd" 208 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462423680701 "|Micro_ARM|ALU:elemento_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "LSRout ALU.vhd(210) " "VHDL Process Statement warning at ALU.vhd(210): signal \"LSRout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU/ALU.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ALU.vhd" 210 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462423680701 "|Micro_ARM|ALU:elemento_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "LSRCout ALU.vhd(211) " "VHDL Process Statement warning at ALU.vhd(211): signal \"LSRCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU/ALU.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ALU.vhd" 211 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462423680701 "|Micro_ARM|ALU:elemento_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NZCVin ALU.vhd(212) " "VHDL Process Statement warning at ALU.vhd(212): signal \"NZCVin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU/ALU.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ALU.vhd" 212 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462423680701 "|Micro_ARM|ALU:elemento_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "EXTout ALU.vhd(214) " "VHDL Process Statement warning at ALU.vhd(214): signal \"EXTout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU/ALU.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ALU.vhd" 214 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462423680701 "|Micro_ARM|ALU:elemento_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "EXTout ALU.vhd(215) " "VHDL Process Statement warning at ALU.vhd(215): signal \"EXTout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU/ALU.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ALU.vhd" 215 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462423680701 "|Micro_ARM|ALU:elemento_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "EXTout ALU.vhd(216) " "VHDL Process Statement warning at ALU.vhd(216): signal \"EXTout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU/ALU.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ALU.vhd" 216 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462423680701 "|Micro_ARM|ALU:elemento_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "EXTout ALU.vhd(217) " "VHDL Process Statement warning at ALU.vhd(217): signal \"EXTout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU/ALU.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ALU.vhd" 217 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462423680701 "|Micro_ARM|ALU:elemento_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "REVout ALU.vhd(219) " "VHDL Process Statement warning at ALU.vhd(219): signal \"REVout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU/ALU.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ALU.vhd" 219 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462423680701 "|Micro_ARM|ALU:elemento_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "REVout ALU.vhd(220) " "VHDL Process Statement warning at ALU.vhd(220): signal \"REVout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU/ALU.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ALU.vhd" 220 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462423680701 "|Micro_ARM|ALU:elemento_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "REVout ALU.vhd(221) " "VHDL Process Statement warning at ALU.vhd(221): signal \"REVout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU/ALU.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ALU.vhd" 221 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462423680701 "|Micro_ARM|ALU:elemento_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ASRout ALU.vhd(223) " "VHDL Process Statement warning at ALU.vhd(223): signal \"ASRout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU/ALU.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ALU.vhd" 223 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462423680701 "|Micro_ARM|ALU:elemento_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ASRCout ALU.vhd(224) " "VHDL Process Statement warning at ALU.vhd(224): signal \"ASRCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU/ALU.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ALU.vhd" 224 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462423680702 "|Micro_ARM|ALU:elemento_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NZCVin ALU.vhd(225) " "VHDL Process Statement warning at ALU.vhd(225): signal \"NZCVin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU/ALU.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ALU.vhd" 225 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462423680702 "|Micro_ARM|ALU:elemento_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Rotateout ALU.vhd(227) " "VHDL Process Statement warning at ALU.vhd(227): signal \"Rotateout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU/ALU.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ALU.vhd" 227 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462423680702 "|Micro_ARM|ALU:elemento_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RotateCout ALU.vhd(228) " "VHDL Process Statement warning at ALU.vhd(228): signal \"RotateCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU/ALU.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ALU.vhd" 228 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462423680702 "|Micro_ARM|ALU:elemento_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NZCVin ALU.vhd(229) " "VHDL Process Statement warning at ALU.vhd(229): signal \"NZCVin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU/ALU.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ALU.vhd" 229 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462423680702 "|Micro_ARM|ALU:elemento_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MULout ALU.vhd(231) " "VHDL Process Statement warning at ALU.vhd(231): signal \"MULout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU/ALU.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ALU.vhd" 231 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462423680702 "|Micro_ARM|ALU:elemento_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NZCVin ALU.vhd(232) " "VHDL Process Statement warning at ALU.vhd(232): signal \"NZCVin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU/ALU.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ALU.vhd" 232 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462423680702 "|Micro_ARM|ALU:elemento_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NZCVin ALU.vhd(233) " "VHDL Process Statement warning at ALU.vhd(233): signal \"NZCVin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU/ALU.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ALU.vhd" 233 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462423680702 "|Micro_ARM|ALU:elemento_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Rdn ALU.vhd(235) " "VHDL Process Statement warning at ALU.vhd(235): signal \"Rdn\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU/ALU.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ALU.vhd" 235 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462423680702 "|Micro_ARM|ALU:elemento_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NZCVin ALU.vhd(236) " "VHDL Process Statement warning at ALU.vhd(236): signal \"NZCVin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU/ALU.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ALU.vhd" 236 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462423680702 "|Micro_ARM|ALU:elemento_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NZCVin ALU.vhd(237) " "VHDL Process Statement warning at ALU.vhd(237): signal \"NZCVin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU/ALU.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ALU.vhd" 237 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462423680702 "|Micro_ARM|ALU:elemento_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Rdn ALU.vhd(239) " "VHDL Process Statement warning at ALU.vhd(239): signal \"Rdn\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU/ALU.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ALU.vhd" 239 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462423680703 "|Micro_ARM|ALU:elemento_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Rm ALU.vhd(241) " "VHDL Process Statement warning at ALU.vhd(241): signal \"Rm\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU/ALU.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ALU.vhd" 241 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462423680703 "|Micro_ARM|ALU:elemento_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Rdtemp ALU.vhd(248) " "VHDL Process Statement warning at ALU.vhd(248): signal \"Rdtemp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU/ALU.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ALU.vhd" 248 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462423680703 "|Micro_ARM|ALU:elemento_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "FLAGS ALU.vhd(250) " "VHDL Process Statement warning at ALU.vhd(250): signal \"FLAGS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU/ALU.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ALU.vhd" 250 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462423680703 "|Micro_ARM|ALU:elemento_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Rdtemp ALU.vhd(251) " "VHDL Process Statement warning at ALU.vhd(251): signal \"Rdtemp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU/ALU.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ALU.vhd" 251 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462423680703 "|Micro_ARM|ALU:elemento_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Rdtemp ALU.vhd(257) " "VHDL Process Statement warning at ALU.vhd(257): signal \"Rdtemp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU/ALU.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ALU.vhd" 257 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462423680703 "|Micro_ARM|ALU:elemento_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Carrytemp ALU.vhd(263) " "VHDL Process Statement warning at ALU.vhd(263): signal \"Carrytemp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU/ALU.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ALU.vhd" 263 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462423680703 "|Micro_ARM|ALU:elemento_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Overflowtemp ALU.vhd(264) " "VHDL Process Statement warning at ALU.vhd(264): signal \"Overflowtemp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU/ALU.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ALU.vhd" 264 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462423680703 "|Micro_ARM|ALU:elemento_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NZCVin ALU.vhd(266) " "VHDL Process Statement warning at ALU.vhd(266): signal \"NZCVin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU/ALU.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ALU.vhd" 266 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462423680703 "|Micro_ARM|ALU:elemento_ALU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Carrytemp ALU.vhd(171) " "VHDL Process Statement warning at ALU.vhd(171): inferring latch(es) for signal or variable \"Carrytemp\", which holds its previous value in one or more paths through the process" {  } { { "ALU/ALU.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ALU.vhd" 171 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1462423680703 "|Micro_ARM|ALU:elemento_ALU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Overflowtemp ALU.vhd(171) " "VHDL Process Statement warning at ALU.vhd(171): inferring latch(es) for signal or variable \"Overflowtemp\", which holds its previous value in one or more paths through the process" {  } { { "ALU/ALU.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ALU.vhd" 171 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1462423680703 "|Micro_ARM|ALU:elemento_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Overflowtemp ALU.vhd(171) " "Inferred latch for \"Overflowtemp\" at ALU.vhd(171)" {  } { { "ALU/ALU.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ALU.vhd" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462423680704 "|Micro_ARM|ALU:elemento_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Carrytemp ALU.vhd(171) " "Inferred latch for \"Carrytemp\" at ALU.vhd(171)" {  } { { "ALU/ALU.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ALU.vhd" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462423680704 "|Micro_ARM|ALU:elemento_ALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ANDoperation ALU:elemento_ALU\|ANDoperation:elemento_1 " "Elaborating entity \"ANDoperation\" for hierarchy \"ALU:elemento_ALU\|ANDoperation:elemento_1\"" {  } { { "ALU/ALU.vhd" "elemento_1" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ALU.vhd" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423680706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ORoperation ALU:elemento_ALU\|ORoperation:elemento_2 " "Elaborating entity \"ORoperation\" for hierarchy \"ALU:elemento_ALU\|ORoperation:elemento_2\"" {  } { { "ALU/ALU.vhd" "elemento_2" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ALU.vhd" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423680711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XORoperation ALU:elemento_ALU\|XORoperation:elemento_3 " "Elaborating entity \"XORoperation\" for hierarchy \"ALU:elemento_ALU\|XORoperation:elemento_3\"" {  } { { "ALU/ALU.vhd" "elemento_3" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ALU.vhd" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423680715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BitClear ALU:elemento_ALU\|BitClear:elemento_4 " "Elaborating entity \"BitClear\" for hierarchy \"ALU:elemento_ALU\|BitClear:elemento_4\"" {  } { { "ALU/ALU.vhd" "elemento_4" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ALU.vhd" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423680719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sumador_32b ALU:elemento_ALU\|Sumador_32b:elemento_5 " "Elaborating entity \"Sumador_32b\" for hierarchy \"ALU:elemento_ALU\|Sumador_32b:elemento_5\"" {  } { { "ALU/ALU.vhd" "elemento_5" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ALU.vhd" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423680723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sumador_CarryLookahead ALU:elemento_ALU\|Sumador_32b:elemento_5\|Sumador_CarryLookahead:elemento_1 " "Elaborating entity \"Sumador_CarryLookahead\" for hierarchy \"ALU:elemento_ALU\|Sumador_32b:elemento_5\|Sumador_CarryLookahead:elemento_1\"" {  } { { "ALU/Sumador_32b/Sumador_32b.vhd" "elemento_1" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/Sumador_32b/Sumador_32b.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423680728 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "g Sumador_CarryLookahead.vhd(28) " "VHDL Process Statement warning at Sumador_CarryLookahead.vhd(28): signal \"g\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU/Sumador_CarryLookahead/Sumador_CarryLookahead.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/Sumador_CarryLookahead/Sumador_CarryLookahead.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462423680730 "|Micro_ARM|ALU:elemento_ALU|Sumador_32b:elemento_5|Sumador_CarryLookahead:elemento_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "p Sumador_CarryLookahead.vhd(28) " "VHDL Process Statement warning at Sumador_CarryLookahead.vhd(28): signal \"p\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU/Sumador_CarryLookahead/Sumador_CarryLookahead.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/Sumador_CarryLookahead/Sumador_CarryLookahead.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462423680730 "|Micro_ARM|ALU:elemento_ALU|Sumador_32b:elemento_5|Sumador_CarryLookahead:elemento_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "g Sumador_CarryLookahead.vhd(30) " "VHDL Process Statement warning at Sumador_CarryLookahead.vhd(30): signal \"g\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU/Sumador_CarryLookahead/Sumador_CarryLookahead.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/Sumador_CarryLookahead/Sumador_CarryLookahead.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462423680730 "|Micro_ARM|ALU:elemento_ALU|Sumador_32b:elemento_5|Sumador_CarryLookahead:elemento_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "p Sumador_CarryLookahead.vhd(30) " "VHDL Process Statement warning at Sumador_CarryLookahead.vhd(30): signal \"p\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU/Sumador_CarryLookahead/Sumador_CarryLookahead.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/Sumador_CarryLookahead/Sumador_CarryLookahead.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462423680730 "|Micro_ARM|ALU:elemento_ALU|Sumador_32b:elemento_5|Sumador_CarryLookahead:elemento_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "g Sumador_CarryLookahead.vhd(33) " "VHDL Process Statement warning at Sumador_CarryLookahead.vhd(33): signal \"g\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU/Sumador_CarryLookahead/Sumador_CarryLookahead.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/Sumador_CarryLookahead/Sumador_CarryLookahead.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462423680730 "|Micro_ARM|ALU:elemento_ALU|Sumador_32b:elemento_5|Sumador_CarryLookahead:elemento_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "p Sumador_CarryLookahead.vhd(33) " "VHDL Process Statement warning at Sumador_CarryLookahead.vhd(33): signal \"p\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU/Sumador_CarryLookahead/Sumador_CarryLookahead.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/Sumador_CarryLookahead/Sumador_CarryLookahead.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462423680730 "|Micro_ARM|ALU:elemento_ALU|Sumador_32b:elemento_5|Sumador_CarryLookahead:elemento_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "g Sumador_CarryLookahead.vhd(36) " "VHDL Process Statement warning at Sumador_CarryLookahead.vhd(36): signal \"g\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU/Sumador_CarryLookahead/Sumador_CarryLookahead.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/Sumador_CarryLookahead/Sumador_CarryLookahead.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462423680730 "|Micro_ARM|ALU:elemento_ALU|Sumador_32b:elemento_5|Sumador_CarryLookahead:elemento_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "p Sumador_CarryLookahead.vhd(36) " "VHDL Process Statement warning at Sumador_CarryLookahead.vhd(36): signal \"p\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU/Sumador_CarryLookahead/Sumador_CarryLookahead.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/Sumador_CarryLookahead/Sumador_CarryLookahead.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462423680731 "|Micro_ARM|ALU:elemento_ALU|Sumador_32b:elemento_5|Sumador_CarryLookahead:elemento_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "c1 Sumador_CarryLookahead.vhd(41) " "VHDL Process Statement warning at Sumador_CarryLookahead.vhd(41): signal \"c1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU/Sumador_CarryLookahead/Sumador_CarryLookahead.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/Sumador_CarryLookahead/Sumador_CarryLookahead.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462423680731 "|Micro_ARM|ALU:elemento_ALU|Sumador_32b:elemento_5|Sumador_CarryLookahead:elemento_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "c2 Sumador_CarryLookahead.vhd(42) " "VHDL Process Statement warning at Sumador_CarryLookahead.vhd(42): signal \"c2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU/Sumador_CarryLookahead/Sumador_CarryLookahead.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/Sumador_CarryLookahead/Sumador_CarryLookahead.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462423680731 "|Micro_ARM|ALU:elemento_ALU|Sumador_32b:elemento_5|Sumador_CarryLookahead:elemento_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "c3 Sumador_CarryLookahead.vhd(43) " "VHDL Process Statement warning at Sumador_CarryLookahead.vhd(43): signal \"c3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU/Sumador_CarryLookahead/Sumador_CarryLookahead.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/Sumador_CarryLookahead/Sumador_CarryLookahead.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462423680731 "|Micro_ARM|ALU:elemento_ALU|Sumador_32b:elemento_5|Sumador_CarryLookahead:elemento_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LSL ALU:elemento_ALU\|LSL:elemento_6 " "Elaborating entity \"LSL\" for hierarchy \"ALU:elemento_ALU\|LSL:elemento_6\"" {  } { { "ALU/ALU.vhd" "elemento_6" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ALU.vhd" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423680754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LSR ALU:elemento_ALU\|LSR:elemento_7 " "Elaborating entity \"LSR\" for hierarchy \"ALU:elemento_ALU\|LSR:elemento_7\"" {  } { { "ALU/ALU.vhd" "elemento_7" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ALU.vhd" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423680759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ASR ALU:elemento_ALU\|ASR:elemento_8 " "Elaborating entity \"ASR\" for hierarchy \"ALU:elemento_ALU\|ASR:elemento_8\"" {  } { { "ALU/ALU.vhd" "elemento_8" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ALU.vhd" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423680764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Rotate ALU:elemento_ALU\|Rotate:elemento_9 " "Elaborating entity \"Rotate\" for hierarchy \"ALU:elemento_ALU\|Rotate:elemento_9\"" {  } { { "ALU/ALU.vhd" "elemento_9" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ALU.vhd" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423680769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Extension ALU:elemento_ALU\|Extension:elemento_10 " "Elaborating entity \"Extension\" for hierarchy \"ALU:elemento_ALU\|Extension:elemento_10\"" {  } { { "ALU/ALU.vhd" "elemento_10" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ALU.vhd" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423680774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REV ALU:elemento_ALU\|REV:elemento_11 " "Elaborating entity \"REV\" for hierarchy \"ALU:elemento_ALU\|REV:elemento_11\"" {  } { { "ALU/ALU.vhd" "elemento_11" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ALU.vhd" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423680778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplicacion ALU:elemento_ALU\|Multiplicacion:elemento_12 " "Elaborating entity \"Multiplicacion\" for hierarchy \"ALU:elemento_ALU\|Multiplicacion:elemento_12\"" {  } { { "ALU/ALU.vhd" "elemento_12" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ALU.vhd" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423680782 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Av17 Multiplicacion.vhd(60) " "Verilog HDL or VHDL warning at Multiplicacion.vhd(60): object \"Av17\" assigned a value but never read" {  } { { "ALU/multiplicacion/Multiplicacion.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/Multiplicacion.vhd" 60 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1462423680791 "|Micro_ARM|ALU:elemento_ALU|Multiplicacion:elemento_12"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Sv17 Multiplicacion.vhd(60) " "Verilog HDL or VHDL warning at Multiplicacion.vhd(60): object \"Sv17\" assigned a value but never read" {  } { { "ALU/multiplicacion/Multiplicacion.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/Multiplicacion.vhd" 60 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1462423680791 "|Micro_ARM|ALU:elemento_ALU|Multiplicacion:elemento_12"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Gen_Vectores ALU:elemento_ALU\|Multiplicacion:elemento_12\|Gen_Vectores:elemento_1 " "Elaborating entity \"Gen_Vectores\" for hierarchy \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Gen_Vectores:elemento_1\"" {  } { { "ALU/multiplicacion/Multiplicacion.vhd" "elemento_1" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/Multiplicacion.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423680794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Iter ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_2 " "Elaborating entity \"Iter\" for hierarchy \"ALU:elemento_ALU\|Multiplicacion:elemento_12\|Iter:elemento_2\"" {  } { { "ALU/multiplicacion/Multiplicacion.vhd" "elemento_2" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/Multiplicacion.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423680799 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Av ITER.vhd(43) " "VHDL Process Statement warning at ITER.vhd(43): signal \"Av\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU/multiplicacion/ITER.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462423680803 "|Micro_ARM|ALU:elemento_ALU|Multiplicacion:elemento_12|Iter:elemento_2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Av ITER.vhd(44) " "VHDL Process Statement warning at ITER.vhd(44): signal \"Av\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU/multiplicacion/ITER.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462423680803 "|Micro_ARM|ALU:elemento_ALU|Multiplicacion:elemento_12|Iter:elemento_2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Av ITER.vhd(45) " "VHDL Process Statement warning at ITER.vhd(45): signal \"Av\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU/multiplicacion/ITER.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462423680803 "|Micro_ARM|ALU:elemento_ALU|Multiplicacion:elemento_12|Iter:elemento_2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Sv ITER.vhd(46) " "VHDL Process Statement warning at ITER.vhd(46): signal \"Sv\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU/multiplicacion/ITER.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462423680804 "|Micro_ARM|ALU:elemento_ALU|Multiplicacion:elemento_12|Iter:elemento_2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Sv ITER.vhd(47) " "VHDL Process Statement warning at ITER.vhd(47): signal \"Sv\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU/multiplicacion/ITER.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462423680804 "|Micro_ARM|ALU:elemento_ALU|Multiplicacion:elemento_12|Iter:elemento_2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Sv ITER.vhd(48) " "VHDL Process Statement warning at ITER.vhd(48): signal \"Sv\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU/multiplicacion/ITER.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/multiplicacion/ITER.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462423680804 "|Micro_ARM|ALU:elemento_ALU|Multiplicacion:elemento_12|Iter:elemento_2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegistersBank RegistersBank:elemento_RegistersBank " "Elaborating entity \"RegistersBank\" for hierarchy \"RegistersBank:elemento_RegistersBank\"" {  } { { "Micro_ARM.vhd" "elemento_RegistersBank" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Micro_ARM.vhd" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423680853 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "cero RegistersBank.vhd(37) " "VHDL Signal Declaration warning at RegistersBank.vhd(37): used explicit default value for signal \"cero\" because signal was never assigned a value" {  } { { "Banco de registros/RegistersBank.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Banco de registros/RegistersBank.vhd" 37 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1462423680862 "|Micro_ARM|RegistersBank:elemento_RegistersBank"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlUnit ControlUnit:elemento_UC " "Elaborating entity \"ControlUnit\" for hierarchy \"ControlUnit:elemento_UC\"" {  } { { "Micro_ARM.vhd" "elemento_UC" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Micro_ARM.vhd" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423680883 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "WE ControlUnit.vhd(12) " "VHDL Signal Declaration warning at ControlUnit.vhd(12): used implicit default value for signal \"WE\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 12 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1462423680886 "|Micro_ARM|ControlUnit:elemento_UC"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "RE ControlUnit.vhd(13) " "VHDL Signal Declaration warning at ControlUnit.vhd(13): used implicit default value for signal \"RE\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 13 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1462423680886 "|Micro_ARM|ControlUnit:elemento_UC"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "WR ControlUnit.vhd(17) " "VHDL Signal Declaration warning at ControlUnit.vhd(17): used implicit default value for signal \"WR\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 17 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1462423680886 "|Micro_ARM|ControlUnit:elemento_UC"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ZLOAD_1 ControlUnit.vhd(22) " "VHDL Signal Declaration warning at ControlUnit.vhd(22): used implicit default value for signal \"ZLOAD_1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 22 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1462423680886 "|Micro_ARM|ControlUnit:elemento_UC"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ZLOAD_2 ControlUnit.vhd(23) " "VHDL Signal Declaration warning at ControlUnit.vhd(23): used implicit default value for signal \"ZLOAD_2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 23 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1462423680886 "|Micro_ARM|ControlUnit:elemento_UC"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ZLOAD_3 ControlUnit.vhd(24) " "VHDL Signal Declaration warning at ControlUnit.vhd(24): used implicit default value for signal \"ZLOAD_3\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 24 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1462423680887 "|Micro_ARM|ControlUnit:elemento_UC"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "BIFURCATION ControlUnit.vhd(36) " "Verilog HDL or VHDL warning at ControlUnit.vhd(36): object \"BIFURCATION\" assigned a value but never read" {  } { { "Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 36 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1462423680887 "|Micro_ARM|ControlUnit:elemento_UC"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "IMM ControlUnit.vhd(94) " "VHDL Process Statement warning at ControlUnit.vhd(94): inferring latch(es) for signal or variable \"IMM\", which holds its previous value in one or more paths through the process" {  } { { "Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 94 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1462423680896 "|Micro_ARM|ControlUnit:elemento_UC"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "MUX_SEL ControlUnit.vhd(94) " "VHDL Process Statement warning at ControlUnit.vhd(94): inferring latch(es) for signal or variable \"MUX_SEL\", which holds its previous value in one or more paths through the process" {  } { { "Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 94 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1462423680897 "|Micro_ARM|ControlUnit:elemento_UC"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RmAdd ControlUnit.vhd(94) " "VHDL Process Statement warning at ControlUnit.vhd(94): inferring latch(es) for signal or variable \"RmAdd\", which holds its previous value in one or more paths through the process" {  } { { "Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 94 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1462423680897 "|Micro_ARM|ControlUnit:elemento_UC"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RnAdd ControlUnit.vhd(94) " "VHDL Process Statement warning at ControlUnit.vhd(94): inferring latch(es) for signal or variable \"RnAdd\", which holds its previous value in one or more paths through the process" {  } { { "Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 94 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1462423680897 "|Micro_ARM|ControlUnit:elemento_UC"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RdAdd ControlUnit.vhd(94) " "VHDL Process Statement warning at ControlUnit.vhd(94): inferring latch(es) for signal or variable \"RdAdd\", which holds its previous value in one or more paths through the process" {  } { { "Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 94 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1462423680897 "|Micro_ARM|ControlUnit:elemento_UC"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "FLAGS ControlUnit.vhd(94) " "VHDL Process Statement warning at ControlUnit.vhd(94): inferring latch(es) for signal or variable \"FLAGS\", which holds its previous value in one or more paths through the process" {  } { { "Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 94 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1462423680898 "|Micro_ARM|ControlUnit:elemento_UC"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "CarryEn ControlUnit.vhd(94) " "VHDL Process Statement warning at ControlUnit.vhd(94): inferring latch(es) for signal or variable \"CarryEn\", which holds its previous value in one or more paths through the process" {  } { { "Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 94 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1462423680898 "|Micro_ARM|ControlUnit:elemento_UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CarryEn ControlUnit.vhd(94) " "Inferred latch for \"CarryEn\" at ControlUnit.vhd(94)" {  } { { "Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462423680901 "|Micro_ARM|ControlUnit:elemento_UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FLAGS ControlUnit.vhd(94) " "Inferred latch for \"FLAGS\" at ControlUnit.vhd(94)" {  } { { "Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462423680901 "|Micro_ARM|ControlUnit:elemento_UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RdAdd\[0\] ControlUnit.vhd(94) " "Inferred latch for \"RdAdd\[0\]\" at ControlUnit.vhd(94)" {  } { { "Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462423680902 "|Micro_ARM|ControlUnit:elemento_UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RdAdd\[1\] ControlUnit.vhd(94) " "Inferred latch for \"RdAdd\[1\]\" at ControlUnit.vhd(94)" {  } { { "Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462423680902 "|Micro_ARM|ControlUnit:elemento_UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RdAdd\[2\] ControlUnit.vhd(94) " "Inferred latch for \"RdAdd\[2\]\" at ControlUnit.vhd(94)" {  } { { "Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462423680903 "|Micro_ARM|ControlUnit:elemento_UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RdAdd\[3\] ControlUnit.vhd(94) " "Inferred latch for \"RdAdd\[3\]\" at ControlUnit.vhd(94)" {  } { { "Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462423680903 "|Micro_ARM|ControlUnit:elemento_UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RnAdd\[0\] ControlUnit.vhd(94) " "Inferred latch for \"RnAdd\[0\]\" at ControlUnit.vhd(94)" {  } { { "Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462423680903 "|Micro_ARM|ControlUnit:elemento_UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RnAdd\[1\] ControlUnit.vhd(94) " "Inferred latch for \"RnAdd\[1\]\" at ControlUnit.vhd(94)" {  } { { "Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462423680904 "|Micro_ARM|ControlUnit:elemento_UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RnAdd\[2\] ControlUnit.vhd(94) " "Inferred latch for \"RnAdd\[2\]\" at ControlUnit.vhd(94)" {  } { { "Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462423680904 "|Micro_ARM|ControlUnit:elemento_UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RnAdd\[3\] ControlUnit.vhd(94) " "Inferred latch for \"RnAdd\[3\]\" at ControlUnit.vhd(94)" {  } { { "Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462423680904 "|Micro_ARM|ControlUnit:elemento_UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RmAdd\[0\] ControlUnit.vhd(94) " "Inferred latch for \"RmAdd\[0\]\" at ControlUnit.vhd(94)" {  } { { "Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462423680905 "|Micro_ARM|ControlUnit:elemento_UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RmAdd\[1\] ControlUnit.vhd(94) " "Inferred latch for \"RmAdd\[1\]\" at ControlUnit.vhd(94)" {  } { { "Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462423680905 "|Micro_ARM|ControlUnit:elemento_UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RmAdd\[2\] ControlUnit.vhd(94) " "Inferred latch for \"RmAdd\[2\]\" at ControlUnit.vhd(94)" {  } { { "Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462423680905 "|Micro_ARM|ControlUnit:elemento_UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RmAdd\[3\] ControlUnit.vhd(94) " "Inferred latch for \"RmAdd\[3\]\" at ControlUnit.vhd(94)" {  } { { "Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462423680906 "|Micro_ARM|ControlUnit:elemento_UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MUX_SEL ControlUnit.vhd(94) " "Inferred latch for \"MUX_SEL\" at ControlUnit.vhd(94)" {  } { { "Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462423680906 "|Micro_ARM|ControlUnit:elemento_UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMM\[0\] ControlUnit.vhd(94) " "Inferred latch for \"IMM\[0\]\" at ControlUnit.vhd(94)" {  } { { "Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462423680907 "|Micro_ARM|ControlUnit:elemento_UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMM\[1\] ControlUnit.vhd(94) " "Inferred latch for \"IMM\[1\]\" at ControlUnit.vhd(94)" {  } { { "Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462423680907 "|Micro_ARM|ControlUnit:elemento_UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMM\[2\] ControlUnit.vhd(94) " "Inferred latch for \"IMM\[2\]\" at ControlUnit.vhd(94)" {  } { { "Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462423680907 "|Micro_ARM|ControlUnit:elemento_UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMM\[3\] ControlUnit.vhd(94) " "Inferred latch for \"IMM\[3\]\" at ControlUnit.vhd(94)" {  } { { "Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462423680908 "|Micro_ARM|ControlUnit:elemento_UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMM\[4\] ControlUnit.vhd(94) " "Inferred latch for \"IMM\[4\]\" at ControlUnit.vhd(94)" {  } { { "Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462423680908 "|Micro_ARM|ControlUnit:elemento_UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMM\[5\] ControlUnit.vhd(94) " "Inferred latch for \"IMM\[5\]\" at ControlUnit.vhd(94)" {  } { { "Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462423680908 "|Micro_ARM|ControlUnit:elemento_UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMM\[6\] ControlUnit.vhd(94) " "Inferred latch for \"IMM\[6\]\" at ControlUnit.vhd(94)" {  } { { "Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462423680908 "|Micro_ARM|ControlUnit:elemento_UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMM\[7\] ControlUnit.vhd(94) " "Inferred latch for \"IMM\[7\]\" at ControlUnit.vhd(94)" {  } { { "Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462423680909 "|Micro_ARM|ControlUnit:elemento_UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMM\[8\] ControlUnit.vhd(94) " "Inferred latch for \"IMM\[8\]\" at ControlUnit.vhd(94)" {  } { { "Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462423680909 "|Micro_ARM|ControlUnit:elemento_UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMM\[9\] ControlUnit.vhd(94) " "Inferred latch for \"IMM\[9\]\" at ControlUnit.vhd(94)" {  } { { "Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462423680909 "|Micro_ARM|ControlUnit:elemento_UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMM\[10\] ControlUnit.vhd(94) " "Inferred latch for \"IMM\[10\]\" at ControlUnit.vhd(94)" {  } { { "Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462423680909 "|Micro_ARM|ControlUnit:elemento_UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMM\[11\] ControlUnit.vhd(94) " "Inferred latch for \"IMM\[11\]\" at ControlUnit.vhd(94)" {  } { { "Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462423680910 "|Micro_ARM|ControlUnit:elemento_UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMM\[12\] ControlUnit.vhd(94) " "Inferred latch for \"IMM\[12\]\" at ControlUnit.vhd(94)" {  } { { "Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462423680910 "|Micro_ARM|ControlUnit:elemento_UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMM\[13\] ControlUnit.vhd(94) " "Inferred latch for \"IMM\[13\]\" at ControlUnit.vhd(94)" {  } { { "Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462423680910 "|Micro_ARM|ControlUnit:elemento_UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMM\[14\] ControlUnit.vhd(94) " "Inferred latch for \"IMM\[14\]\" at ControlUnit.vhd(94)" {  } { { "Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462423680910 "|Micro_ARM|ControlUnit:elemento_UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMM\[15\] ControlUnit.vhd(94) " "Inferred latch for \"IMM\[15\]\" at ControlUnit.vhd(94)" {  } { { "Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462423680911 "|Micro_ARM|ControlUnit:elemento_UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMM\[16\] ControlUnit.vhd(94) " "Inferred latch for \"IMM\[16\]\" at ControlUnit.vhd(94)" {  } { { "Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462423680911 "|Micro_ARM|ControlUnit:elemento_UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMM\[17\] ControlUnit.vhd(94) " "Inferred latch for \"IMM\[17\]\" at ControlUnit.vhd(94)" {  } { { "Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462423680911 "|Micro_ARM|ControlUnit:elemento_UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMM\[18\] ControlUnit.vhd(94) " "Inferred latch for \"IMM\[18\]\" at ControlUnit.vhd(94)" {  } { { "Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462423680911 "|Micro_ARM|ControlUnit:elemento_UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMM\[19\] ControlUnit.vhd(94) " "Inferred latch for \"IMM\[19\]\" at ControlUnit.vhd(94)" {  } { { "Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462423680912 "|Micro_ARM|ControlUnit:elemento_UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMM\[20\] ControlUnit.vhd(94) " "Inferred latch for \"IMM\[20\]\" at ControlUnit.vhd(94)" {  } { { "Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462423680912 "|Micro_ARM|ControlUnit:elemento_UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMM\[21\] ControlUnit.vhd(94) " "Inferred latch for \"IMM\[21\]\" at ControlUnit.vhd(94)" {  } { { "Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462423680912 "|Micro_ARM|ControlUnit:elemento_UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMM\[22\] ControlUnit.vhd(94) " "Inferred latch for \"IMM\[22\]\" at ControlUnit.vhd(94)" {  } { { "Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462423680912 "|Micro_ARM|ControlUnit:elemento_UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMM\[23\] ControlUnit.vhd(94) " "Inferred latch for \"IMM\[23\]\" at ControlUnit.vhd(94)" {  } { { "Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462423680913 "|Micro_ARM|ControlUnit:elemento_UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMM\[24\] ControlUnit.vhd(94) " "Inferred latch for \"IMM\[24\]\" at ControlUnit.vhd(94)" {  } { { "Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462423680913 "|Micro_ARM|ControlUnit:elemento_UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMM\[25\] ControlUnit.vhd(94) " "Inferred latch for \"IMM\[25\]\" at ControlUnit.vhd(94)" {  } { { "Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462423680913 "|Micro_ARM|ControlUnit:elemento_UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMM\[26\] ControlUnit.vhd(94) " "Inferred latch for \"IMM\[26\]\" at ControlUnit.vhd(94)" {  } { { "Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462423680913 "|Micro_ARM|ControlUnit:elemento_UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMM\[27\] ControlUnit.vhd(94) " "Inferred latch for \"IMM\[27\]\" at ControlUnit.vhd(94)" {  } { { "Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462423680913 "|Micro_ARM|ControlUnit:elemento_UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMM\[28\] ControlUnit.vhd(94) " "Inferred latch for \"IMM\[28\]\" at ControlUnit.vhd(94)" {  } { { "Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462423680914 "|Micro_ARM|ControlUnit:elemento_UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMM\[29\] ControlUnit.vhd(94) " "Inferred latch for \"IMM\[29\]\" at ControlUnit.vhd(94)" {  } { { "Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462423680914 "|Micro_ARM|ControlUnit:elemento_UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMM\[30\] ControlUnit.vhd(94) " "Inferred latch for \"IMM\[30\]\" at ControlUnit.vhd(94)" {  } { { "Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462423680914 "|Micro_ARM|ControlUnit:elemento_UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMM\[31\] ControlUnit.vhd(94) " "Inferred latch for \"IMM\[31\]\" at ControlUnit.vhd(94)" {  } { { "Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462423680914 "|Micro_ARM|ControlUnit:elemento_UC"}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ControlUnit:elemento_UC\|SEL\[0\] " "Converted tri-state buffer \"ControlUnit:elemento_UC\|SEL\[0\]\" feeding internal logic into a wire" {  } { { "Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1462423681800 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ControlUnit:elemento_UC\|SEL\[1\] " "Converted tri-state buffer \"ControlUnit:elemento_UC\|SEL\[1\]\" feeding internal logic into a wire" {  } { { "Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1462423681800 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ControlUnit:elemento_UC\|SEL\[2\] " "Converted tri-state buffer \"ControlUnit:elemento_UC\|SEL\[2\]\" feeding internal logic into a wire" {  } { { "Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1462423681800 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ControlUnit:elemento_UC\|SEL\[3\] " "Converted tri-state buffer \"ControlUnit:elemento_UC\|SEL\[3\]\" feeding internal logic into a wire" {  } { { "Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1462423681800 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ControlUnit:elemento_UC\|SEL\[4\] " "Converted tri-state buffer \"ControlUnit:elemento_UC\|SEL\[4\]\" feeding internal logic into a wire" {  } { { "Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1462423681800 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1462423681800 ""}
{ "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "The following tri-state nodes are fed by constants" { { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "DataRAM\[0\] GND pin " "The pin \"DataRAM\[0\]\" is fed by GND" {  } { { "Micro_ARM.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Micro_ARM.vhd" 8 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1462423682895 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "DataRAM\[1\] GND pin " "The pin \"DataRAM\[1\]\" is fed by GND" {  } { { "Micro_ARM.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Micro_ARM.vhd" 8 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1462423682895 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "DataRAM\[2\] GND pin " "The pin \"DataRAM\[2\]\" is fed by GND" {  } { { "Micro_ARM.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Micro_ARM.vhd" 8 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1462423682895 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "DataRAM\[3\] GND pin " "The pin \"DataRAM\[3\]\" is fed by GND" {  } { { "Micro_ARM.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Micro_ARM.vhd" 8 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1462423682895 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "DataRAM\[4\] GND pin " "The pin \"DataRAM\[4\]\" is fed by GND" {  } { { "Micro_ARM.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Micro_ARM.vhd" 8 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1462423682895 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "DataRAM\[5\] GND pin " "The pin \"DataRAM\[5\]\" is fed by GND" {  } { { "Micro_ARM.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Micro_ARM.vhd" 8 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1462423682895 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "DataRAM\[6\] GND pin " "The pin \"DataRAM\[6\]\" is fed by GND" {  } { { "Micro_ARM.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Micro_ARM.vhd" 8 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1462423682895 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "DataRAM\[7\] GND pin " "The pin \"DataRAM\[7\]\" is fed by GND" {  } { { "Micro_ARM.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Micro_ARM.vhd" 8 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1462423682895 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "DataRAM\[8\] GND pin " "The pin \"DataRAM\[8\]\" is fed by GND" {  } { { "Micro_ARM.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Micro_ARM.vhd" 8 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1462423682895 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "DataRAM\[9\] GND pin " "The pin \"DataRAM\[9\]\" is fed by GND" {  } { { "Micro_ARM.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Micro_ARM.vhd" 8 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1462423682895 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "DataRAM\[10\] GND pin " "The pin \"DataRAM\[10\]\" is fed by GND" {  } { { "Micro_ARM.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Micro_ARM.vhd" 8 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1462423682895 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "DataRAM\[11\] GND pin " "The pin \"DataRAM\[11\]\" is fed by GND" {  } { { "Micro_ARM.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Micro_ARM.vhd" 8 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1462423682895 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "DataRAM\[12\] GND pin " "The pin \"DataRAM\[12\]\" is fed by GND" {  } { { "Micro_ARM.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Micro_ARM.vhd" 8 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1462423682895 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "DataRAM\[13\] GND pin " "The pin \"DataRAM\[13\]\" is fed by GND" {  } { { "Micro_ARM.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Micro_ARM.vhd" 8 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1462423682895 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "DataRAM\[14\] GND pin " "The pin \"DataRAM\[14\]\" is fed by GND" {  } { { "Micro_ARM.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Micro_ARM.vhd" 8 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1462423682895 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "DataRAM\[15\] GND pin " "The pin \"DataRAM\[15\]\" is fed by GND" {  } { { "Micro_ARM.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Micro_ARM.vhd" 8 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1462423682895 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "DataRAM\[16\] GND pin " "The pin \"DataRAM\[16\]\" is fed by GND" {  } { { "Micro_ARM.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Micro_ARM.vhd" 8 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1462423682895 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "DataRAM\[17\] GND pin " "The pin \"DataRAM\[17\]\" is fed by GND" {  } { { "Micro_ARM.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Micro_ARM.vhd" 8 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1462423682895 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "DataRAM\[18\] GND pin " "The pin \"DataRAM\[18\]\" is fed by GND" {  } { { "Micro_ARM.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Micro_ARM.vhd" 8 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1462423682895 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "DataRAM\[19\] GND pin " "The pin \"DataRAM\[19\]\" is fed by GND" {  } { { "Micro_ARM.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Micro_ARM.vhd" 8 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1462423682895 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "DataRAM\[20\] GND pin " "The pin \"DataRAM\[20\]\" is fed by GND" {  } { { "Micro_ARM.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Micro_ARM.vhd" 8 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1462423682895 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "DataRAM\[21\] GND pin " "The pin \"DataRAM\[21\]\" is fed by GND" {  } { { "Micro_ARM.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Micro_ARM.vhd" 8 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1462423682895 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "DataRAM\[22\] GND pin " "The pin \"DataRAM\[22\]\" is fed by GND" {  } { { "Micro_ARM.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Micro_ARM.vhd" 8 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1462423682895 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "DataRAM\[23\] GND pin " "The pin \"DataRAM\[23\]\" is fed by GND" {  } { { "Micro_ARM.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Micro_ARM.vhd" 8 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1462423682895 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "DataRAM\[24\] GND pin " "The pin \"DataRAM\[24\]\" is fed by GND" {  } { { "Micro_ARM.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Micro_ARM.vhd" 8 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1462423682895 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "DataRAM\[25\] GND pin " "The pin \"DataRAM\[25\]\" is fed by GND" {  } { { "Micro_ARM.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Micro_ARM.vhd" 8 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1462423682895 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "DataRAM\[26\] GND pin " "The pin \"DataRAM\[26\]\" is fed by GND" {  } { { "Micro_ARM.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Micro_ARM.vhd" 8 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1462423682895 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "DataRAM\[27\] GND pin " "The pin \"DataRAM\[27\]\" is fed by GND" {  } { { "Micro_ARM.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Micro_ARM.vhd" 8 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1462423682895 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "DataRAM\[28\] GND pin " "The pin \"DataRAM\[28\]\" is fed by GND" {  } { { "Micro_ARM.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Micro_ARM.vhd" 8 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1462423682895 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "DataRAM\[29\] GND pin " "The pin \"DataRAM\[29\]\" is fed by GND" {  } { { "Micro_ARM.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Micro_ARM.vhd" 8 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1462423682895 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "DataRAM\[30\] GND pin " "The pin \"DataRAM\[30\]\" is fed by GND" {  } { { "Micro_ARM.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Micro_ARM.vhd" 8 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1462423682895 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "DataRAM\[31\] GND pin " "The pin \"DataRAM\[31\]\" is fed by GND" {  } { { "Micro_ARM.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Micro_ARM.vhd" 8 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1462423682895 ""}  } {  } 0 13032 "The following tri-state nodes are fed by constants" 0 0 "Quartus II" 0 -1 1462423682895 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "AdressRAM\[0\] GND " "Pin \"AdressRAM\[0\]\" is stuck at GND" {  } { { "Micro_ARM.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Micro_ARM.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1462423682936 "|Micro_ARM|AdressRAM[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AdressRAM\[1\] GND " "Pin \"AdressRAM\[1\]\" is stuck at GND" {  } { { "Micro_ARM.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Micro_ARM.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1462423682936 "|Micro_ARM|AdressRAM[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AdressRAM\[2\] GND " "Pin \"AdressRAM\[2\]\" is stuck at GND" {  } { { "Micro_ARM.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Micro_ARM.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1462423682936 "|Micro_ARM|AdressRAM[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AdressRAM\[3\] GND " "Pin \"AdressRAM\[3\]\" is stuck at GND" {  } { { "Micro_ARM.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Micro_ARM.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1462423682936 "|Micro_ARM|AdressRAM[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AdressRAM\[4\] GND " "Pin \"AdressRAM\[4\]\" is stuck at GND" {  } { { "Micro_ARM.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Micro_ARM.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1462423682936 "|Micro_ARM|AdressRAM[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AdressRAM\[5\] GND " "Pin \"AdressRAM\[5\]\" is stuck at GND" {  } { { "Micro_ARM.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Micro_ARM.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1462423682936 "|Micro_ARM|AdressRAM[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AdressRAM\[6\] GND " "Pin \"AdressRAM\[6\]\" is stuck at GND" {  } { { "Micro_ARM.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Micro_ARM.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1462423682936 "|Micro_ARM|AdressRAM[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AdressRAM\[7\] GND " "Pin \"AdressRAM\[7\]\" is stuck at GND" {  } { { "Micro_ARM.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Micro_ARM.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1462423682936 "|Micro_ARM|AdressRAM[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AdressRAM\[8\] GND " "Pin \"AdressRAM\[8\]\" is stuck at GND" {  } { { "Micro_ARM.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Micro_ARM.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1462423682936 "|Micro_ARM|AdressRAM[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AdressRAM\[9\] GND " "Pin \"AdressRAM\[9\]\" is stuck at GND" {  } { { "Micro_ARM.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Micro_ARM.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1462423682936 "|Micro_ARM|AdressRAM[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AdressRAM\[10\] GND " "Pin \"AdressRAM\[10\]\" is stuck at GND" {  } { { "Micro_ARM.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Micro_ARM.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1462423682936 "|Micro_ARM|AdressRAM[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AdressRAM\[11\] GND " "Pin \"AdressRAM\[11\]\" is stuck at GND" {  } { { "Micro_ARM.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Micro_ARM.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1462423682936 "|Micro_ARM|AdressRAM[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AdressRAM\[12\] GND " "Pin \"AdressRAM\[12\]\" is stuck at GND" {  } { { "Micro_ARM.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Micro_ARM.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1462423682936 "|Micro_ARM|AdressRAM[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AdressRAM\[13\] GND " "Pin \"AdressRAM\[13\]\" is stuck at GND" {  } { { "Micro_ARM.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Micro_ARM.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1462423682936 "|Micro_ARM|AdressRAM[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AdressRAM\[14\] GND " "Pin \"AdressRAM\[14\]\" is stuck at GND" {  } { { "Micro_ARM.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Micro_ARM.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1462423682936 "|Micro_ARM|AdressRAM[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AdressRAM\[15\] GND " "Pin \"AdressRAM\[15\]\" is stuck at GND" {  } { { "Micro_ARM.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Micro_ARM.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1462423682936 "|Micro_ARM|AdressRAM[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AdressRAM\[16\] GND " "Pin \"AdressRAM\[16\]\" is stuck at GND" {  } { { "Micro_ARM.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Micro_ARM.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1462423682936 "|Micro_ARM|AdressRAM[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AdressRAM\[17\] GND " "Pin \"AdressRAM\[17\]\" is stuck at GND" {  } { { "Micro_ARM.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Micro_ARM.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1462423682936 "|Micro_ARM|AdressRAM[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AdressRAM\[18\] GND " "Pin \"AdressRAM\[18\]\" is stuck at GND" {  } { { "Micro_ARM.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Micro_ARM.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1462423682936 "|Micro_ARM|AdressRAM[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AdressRAM\[19\] GND " "Pin \"AdressRAM\[19\]\" is stuck at GND" {  } { { "Micro_ARM.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Micro_ARM.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1462423682936 "|Micro_ARM|AdressRAM[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AdressRAM\[20\] GND " "Pin \"AdressRAM\[20\]\" is stuck at GND" {  } { { "Micro_ARM.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Micro_ARM.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1462423682936 "|Micro_ARM|AdressRAM[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AdressRAM\[21\] GND " "Pin \"AdressRAM\[21\]\" is stuck at GND" {  } { { "Micro_ARM.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Micro_ARM.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1462423682936 "|Micro_ARM|AdressRAM[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AdressRAM\[22\] GND " "Pin \"AdressRAM\[22\]\" is stuck at GND" {  } { { "Micro_ARM.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Micro_ARM.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1462423682936 "|Micro_ARM|AdressRAM[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AdressRAM\[23\] GND " "Pin \"AdressRAM\[23\]\" is stuck at GND" {  } { { "Micro_ARM.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Micro_ARM.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1462423682936 "|Micro_ARM|AdressRAM[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AdressRAM\[24\] GND " "Pin \"AdressRAM\[24\]\" is stuck at GND" {  } { { "Micro_ARM.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Micro_ARM.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1462423682936 "|Micro_ARM|AdressRAM[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AdressRAM\[25\] GND " "Pin \"AdressRAM\[25\]\" is stuck at GND" {  } { { "Micro_ARM.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Micro_ARM.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1462423682936 "|Micro_ARM|AdressRAM[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AdressRAM\[26\] GND " "Pin \"AdressRAM\[26\]\" is stuck at GND" {  } { { "Micro_ARM.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Micro_ARM.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1462423682936 "|Micro_ARM|AdressRAM[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AdressRAM\[27\] GND " "Pin \"AdressRAM\[27\]\" is stuck at GND" {  } { { "Micro_ARM.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Micro_ARM.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1462423682936 "|Micro_ARM|AdressRAM[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AdressRAM\[28\] GND " "Pin \"AdressRAM\[28\]\" is stuck at GND" {  } { { "Micro_ARM.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Micro_ARM.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1462423682936 "|Micro_ARM|AdressRAM[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AdressRAM\[29\] GND " "Pin \"AdressRAM\[29\]\" is stuck at GND" {  } { { "Micro_ARM.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Micro_ARM.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1462423682936 "|Micro_ARM|AdressRAM[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AdressRAM\[30\] GND " "Pin \"AdressRAM\[30\]\" is stuck at GND" {  } { { "Micro_ARM.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Micro_ARM.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1462423682936 "|Micro_ARM|AdressRAM[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AdressRAM\[31\] GND " "Pin \"AdressRAM\[31\]\" is stuck at GND" {  } { { "Micro_ARM.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Micro_ARM.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1462423682936 "|Micro_ARM|AdressRAM[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WR_RAM GND " "Pin \"WR_RAM\" is stuck at GND" {  } { { "Micro_ARM.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Micro_ARM.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1462423682936 "|Micro_ARM|WR_RAM"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1462423682936 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "785 " "785 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1462423683031 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1462423683423 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423683423 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "16 " "Design contains 16 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Word\[11\] " "No output dependent on input pin \"Word\[11\]\"" {  } { { "Micro_ARM.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Micro_ARM.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423683626 "|Micro_ARM|Word[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Word\[10\] " "No output dependent on input pin \"Word\[10\]\"" {  } { { "Micro_ARM.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Micro_ARM.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423683626 "|Micro_ARM|Word[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Word\[9\] " "No output dependent on input pin \"Word\[9\]\"" {  } { { "Micro_ARM.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Micro_ARM.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423683626 "|Micro_ARM|Word[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Word\[8\] " "No output dependent on input pin \"Word\[8\]\"" {  } { { "Micro_ARM.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Micro_ARM.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423683626 "|Micro_ARM|Word[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Word\[7\] " "No output dependent on input pin \"Word\[7\]\"" {  } { { "Micro_ARM.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Micro_ARM.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423683626 "|Micro_ARM|Word[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Word\[6\] " "No output dependent on input pin \"Word\[6\]\"" {  } { { "Micro_ARM.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Micro_ARM.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423683626 "|Micro_ARM|Word[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Word\[12\] " "No output dependent on input pin \"Word\[12\]\"" {  } { { "Micro_ARM.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Micro_ARM.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423683626 "|Micro_ARM|Word[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Word\[13\] " "No output dependent on input pin \"Word\[13\]\"" {  } { { "Micro_ARM.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Micro_ARM.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423683626 "|Micro_ARM|Word[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Word\[15\] " "No output dependent on input pin \"Word\[15\]\"" {  } { { "Micro_ARM.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Micro_ARM.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423683626 "|Micro_ARM|Word[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Word\[14\] " "No output dependent on input pin \"Word\[14\]\"" {  } { { "Micro_ARM.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Micro_ARM.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423683626 "|Micro_ARM|Word[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Word\[0\] " "No output dependent on input pin \"Word\[0\]\"" {  } { { "Micro_ARM.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Micro_ARM.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423683626 "|Micro_ARM|Word[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Word\[1\] " "No output dependent on input pin \"Word\[1\]\"" {  } { { "Micro_ARM.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Micro_ARM.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423683626 "|Micro_ARM|Word[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Word\[2\] " "No output dependent on input pin \"Word\[2\]\"" {  } { { "Micro_ARM.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Micro_ARM.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423683626 "|Micro_ARM|Word[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Word\[3\] " "No output dependent on input pin \"Word\[3\]\"" {  } { { "Micro_ARM.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Micro_ARM.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423683626 "|Micro_ARM|Word[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Word\[4\] " "No output dependent on input pin \"Word\[4\]\"" {  } { { "Micro_ARM.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Micro_ARM.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423683626 "|Micro_ARM|Word[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Word\[5\] " "No output dependent on input pin \"Word\[5\]\"" {  } { { "Micro_ARM.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Micro_ARM.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423683626 "|Micro_ARM|Word[5]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1462423683626 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "258 " "Implemented 258 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1462423683630 ""} { "Info" "ICUT_CUT_TM_OPINS" "66 " "Implemented 66 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1462423683630 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "32 " "Implemented 32 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1462423683630 ""} { "Info" "ICUT_CUT_TM_LCELLS" "143 " "Implemented 143 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1462423683630 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1462423683630 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 183 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 183 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "546 " "Peak virtual memory: 546 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1462423683714 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 04 23:48:03 2016 " "Processing ended: Wed May 04 23:48:03 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1462423683714 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1462423683714 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1462423683714 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1462423683714 ""}
