============================================================
   Tang Dynasty, V5.6.53426
   Copyright (c) 2012-2022 Anlogic
   Executable = D:/Y_22S720/TD/bin/td.exe
   Built at =   19:26:25 Jun 10 2022
   Run by =     321squarial
   Run Date =   Sat Oct  8 15:25:37 2022

   Run on =     LAPTOP-0TRO264C
============================================================
RUN-1002 : start command "open_project uart.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/pll_test.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/pll_test.v(79)
HDL-1007 : analyze verilog file ../../al_ip/Double_RAM_uut.v
HDL-1007 : analyze verilog file ../../source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ANSI port 'rx_int' is not allowed in ../../source/rtl/my_uart_rx.v(39)
HDL-1007 : analyze verilog file ../../source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file ../../source/rtl/speed_setting.v
HDL-1007 : analyze verilog file ../../source/rtl/uart_top.v
HDL-1007 : analyze verilog file ../../source/rtl/ram_rw_control.v
RUN-1001 : Project manager successfully analyzed 7 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/uart_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.53426.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.53426 , DB_VERSION=46140
RUN-1002 : start command "read_sdc"
USR-1002 : read_sdc file_name -help -h -eco
USR-1009 : NO module with IP_SDC ...
RUN-1104 : Import SDC file  finished, there are 0 nets kept by constraints.
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Y_22S720/TD/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 4 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model uart_top
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net u_ram_rw_control/uut_Double_RAM/clkb driven by BUFG (92 clock/control pins, 1 other pins).
SYN-4019 : Net ext_clk_25m_dup_1 is refclk of pll u_pll_test/pll_inst.
SYN-4020 : Net ext_clk_25m_dup_1 is fbclk of pll u_pll_test/pll_inst.
SYN-4025 : Tag rtl::Net ext_clk_25m_dup_1 as clock net
SYN-4025 : Tag rtl::Net u_ram_rw_control/uut_Double_RAM/clkb as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database on model uart_top.
RUN-1001 : There are total 204 instances
RUN-0007 : 90 luts, 85 seqs, 10 mslices, 8 lslices, 5 pads, 1 brams, 0 dsps
RUN-1001 : There are total 245 nets
RUN-1001 : 162 nets have 2 pins
RUN-1001 : 61 nets have [3 - 5] pins
RUN-1001 : 14 nets have [6 - 10] pins
RUN-1001 : 4 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |      0      
RUN-1001 :   No   |  No   |  Yes  |     68      
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |      0      
RUN-1001 :   Yes  |  No   |  Yes  |     17      
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    1    |   4   |     2      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 4
PHY-3001 : Initial placement ...
PHY-3001 : design contains 202 instances, 90 luts, 85 seqs, 18 slices, 4 macros(18 instances: 10 mslices 8 lslices)
PHY-0007 : Cell area utilization is 0%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model uart_top.
TMR-2506 : Build timing graph completely. Port num: 5, tpin num: 900, tnet num: 243, tinst num: 202, tnode num: 1200, tedge num: 1415.
TMR-2508 : Levelizing timing graph completed, there are 13 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 243 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.053526s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (116.8%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 68738.4
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 202.
PHY-3001 : End clustering;  0.000017s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 0%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 44005.6, overlap = 2.25
PHY-3002 : Step(2): len = 33983.3, overlap = 2.25
PHY-3002 : Step(3): len = 22341.6, overlap = 0
PHY-3002 : Step(4): len = 19229.1, overlap = 2.25
PHY-3002 : Step(5): len = 16203.3, overlap = 0
PHY-3002 : Step(6): len = 15014.2, overlap = 2.25
PHY-3002 : Step(7): len = 12489.9, overlap = 2.25
PHY-3002 : Step(8): len = 11984.3, overlap = 2.25
PHY-3002 : Step(9): len = 10805.8, overlap = 2.25
PHY-3002 : Step(10): len = 10412.2, overlap = 2.25
PHY-3002 : Step(11): len = 9742.3, overlap = 2.25
PHY-3002 : Step(12): len = 9421.6, overlap = 2.25
PHY-3002 : Step(13): len = 8306.1, overlap = 2.25
PHY-3002 : Step(14): len = 7355.7, overlap = 2.25
PHY-3002 : Step(15): len = 6967.4, overlap = 2.25
PHY-3002 : Step(16): len = 6861, overlap = 2.25
PHY-3002 : Step(17): len = 6563.3, overlap = 2.25
PHY-3002 : Step(18): len = 6210.7, overlap = 2.25
PHY-3002 : Step(19): len = 6170.3, overlap = 2.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000146283
PHY-3002 : Step(20): len = 6164.4, overlap = 2.25
PHY-3002 : Step(21): len = 6154.7, overlap = 2.25
PHY-3002 : Step(22): len = 6090.3, overlap = 2.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007501s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 0%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 243 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.004291s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(23): len = 6424.3, overlap = 0
PHY-3002 : Step(24): len = 6484.9, overlap = 0
PHY-3002 : Step(25): len = 6021.5, overlap = 0
PHY-3002 : Step(26): len = 5826.4, overlap = 0
PHY-3002 : Step(27): len = 5391.4, overlap = 0
PHY-3002 : Step(28): len = 5463, overlap = 0
PHY-3002 : Step(29): len = 5416, overlap = 0
PHY-3002 : Step(30): len = 5165.7, overlap = 0
PHY-3002 : Step(31): len = 5192.7, overlap = 0
PHY-3002 : Step(32): len = 5268.8, overlap = 0
PHY-3002 : Step(33): len = 5055.3, overlap = 0
PHY-3002 : Step(34): len = 5105, overlap = 0
PHY-3002 : Step(35): len = 5129.4, overlap = 0
PHY-3002 : Step(36): len = 4725.5, overlap = 0
PHY-3002 : Step(37): len = 4817.4, overlap = 0
PHY-3002 : Step(38): len = 4518.1, overlap = 0
PHY-3002 : Step(39): len = 4525.8, overlap = 0
PHY-3002 : Step(40): len = 4436, overlap = 0
PHY-3002 : Step(41): len = 4149, overlap = 0
PHY-3002 : Step(42): len = 4181.1, overlap = 0
PHY-3002 : Step(43): len = 4118.6, overlap = 0
PHY-3002 : Step(44): len = 3886.6, overlap = 0
PHY-3002 : Step(45): len = 3942, overlap = 0
PHY-3002 : Step(46): len = 3948.3, overlap = 0
PHY-3002 : Step(47): len = 3755.4, overlap = 0
PHY-3002 : Step(48): len = 3739.5, overlap = 0
PHY-3002 : Step(49): len = 3746.3, overlap = 0
PHY-3002 : Step(50): len = 3649, overlap = 0
PHY-3002 : Step(51): len = 3584.4, overlap = 0
PHY-3002 : Step(52): len = 3559.3, overlap = 0
PHY-3002 : Step(53): len = 3456.9, overlap = 0
PHY-3002 : Step(54): len = 3393.2, overlap = 0
PHY-3002 : Step(55): len = 3343.7, overlap = 0
PHY-3002 : Step(56): len = 3304.5, overlap = 0
PHY-3002 : Step(57): len = 3254.8, overlap = 0
PHY-3002 : Step(58): len = 3241.3, overlap = 0
PHY-3002 : Step(59): len = 3162.4, overlap = 0
PHY-3002 : Step(60): len = 3170.5, overlap = 0
PHY-3002 : Step(61): len = 3164.2, overlap = 0
PHY-3002 : Step(62): len = 3168.5, overlap = 0
PHY-3002 : Step(63): len = 3077.5, overlap = 0
PHY-3002 : Step(64): len = 3098, overlap = 0
PHY-3002 : Step(65): len = 3109.5, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 0%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 243 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.530072s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 9.45249e-05
PHY-3002 : Step(66): len = 3151, overlap = 4.71875
PHY-3002 : Step(67): len = 3173.4, overlap = 4.78125
PHY-3002 : Step(68): len = 3201.6, overlap = 4.8125
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00018905
PHY-3002 : Step(69): len = 3082.8, overlap = 4.75
PHY-3002 : Step(70): len = 3087.4, overlap = 4.625
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0003781
PHY-3002 : Step(71): len = 3099.5, overlap = 4.625
PHY-3002 : Step(72): len = 3080, overlap = 4.375
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model uart_top.
TMR-2506 : Build timing graph completely. Port num: 5, tpin num: 900, tnet num: 243, tinst num: 202, tnode num: 1200, tedge num: 1415.
TMR-2508 : Levelizing timing graph completed, there are 13 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 9.12 peak overflow 1.97
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/245.
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 3200, over cnt = 13(0%), over = 43, worst = 10
PHY-1001 : End global iterations;  0.012894s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (121.2%)

PHY-1001 : Congestion index: top1 = 8.03, top5 = 1.99, top10 = 0.99, top15 = 0.66.
PHY-1001 : End incremental global routing;  0.084679s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (92.3%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 243 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.009803s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.098165s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (79.6%)

OPT-1001 : Current memory(MB): used = 123, reserve = 96, peak = 123.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 113/245.
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 3200, over cnt = 13(0%), over = 43, worst = 10
PHY-1002 : len = 3600, over cnt = 6(0%), over = 6, worst = 1
PHY-1002 : len = 3680, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 3680, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End global iterations;  0.021236s wall, 0.031250s user + 0.031250s system = 0.062500s CPU (294.3%)

PHY-1001 : Congestion index: top1 = 9.02, top5 = 2.24, top10 = 1.12, top15 = 0.74.
OPT-1001 : End congestion update;  0.077269s wall, 0.078125s user + 0.031250s system = 0.109375s CPU (141.6%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 243 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.004667s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-0007 : Start: WNS 2147483647 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  0.082048s wall, 0.078125s user + 0.031250s system = 0.109375s CPU (133.3%)

OPT-1001 : Current memory(MB): used = 123, reserve = 97, peak = 123.
OPT-1001 : End physical optimization;  0.240711s wall, 0.218750s user + 0.031250s system = 0.250000s CPU (103.9%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 90 LUT to BLE ...
SYN-4008 : Packed 90 LUT and 58 SEQ to BLE.
SYN-4003 : Packing 27 remaining SEQ's ...
SYN-4005 : Packed 21 SEQ with LUT/SLICE
SYN-4006 : 12 single LUT's are left
SYN-4006 : 6 single SEQ's are left
SYN-4011 : Packing model "uart_top" (AL_USER_NORMAL) with 96/125 primitive instances ...
PHY-3001 : End packing;  0.009723s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (160.7%)

PHY-1001 : Populate physical database on model uart_top.
RUN-1001 : There are total 82 instances
RUN-1001 : 36 mslices, 35 lslices, 5 pads, 1 brams, 0 dsps
RUN-1001 : There are total 188 nets
RUN-1001 : 104 nets have 2 pins
RUN-1001 : 61 nets have [3 - 5] pins
RUN-1001 : 13 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
PHY-3001 : design contains 80 instances, 71 slices, 4 macros(18 instances: 10 mslices 8 lslices)
PHY-3001 : Cell area utilization is 0%
PHY-3001 : After packing: Len = 3293, Over = 5.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 0%
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model uart_top.
TMR-2506 : Build timing graph completely. Port num: 5, tpin num: 731, tnet num: 186, tinst num: 80, tnode num: 957, tedge num: 1227.
TMR-2508 : Levelizing timing graph completed, there are 13 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 186 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.061682s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (101.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.11571e-05
PHY-3002 : Step(73): len = 3195.3, overlap = 6.25
PHY-3002 : Step(74): len = 3223.5, overlap = 6
PHY-3002 : Step(75): len = 3251.6, overlap = 6.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.23142e-05
PHY-3002 : Step(76): len = 3237.6, overlap = 7.5
PHY-3002 : Step(77): len = 3248.3, overlap = 6.75
PHY-3002 : Step(78): len = 3255.8, overlap = 6.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000164628
PHY-3002 : Step(79): len = 3290.9, overlap = 6.25
PHY-3002 : Step(80): len = 3317.2, overlap = 5.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.014166s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (110.3%)

PHY-3001 : Trial Legalized: Len = 5729
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 0%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 186 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.003583s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(81): len = 4378.5, overlap = 1.75
PHY-3002 : Step(82): len = 3884.6, overlap = 3
PHY-3002 : Step(83): len = 3613.1, overlap = 4
PHY-3002 : Step(84): len = 3576, overlap = 4.5
PHY-3002 : Step(85): len = 3547.7, overlap = 4.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00020012
PHY-3002 : Step(86): len = 3485.1, overlap = 4.25
PHY-3002 : Step(87): len = 3485.1, overlap = 4.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000400239
PHY-3002 : Step(88): len = 3488.2, overlap = 4
PHY-3002 : Step(89): len = 3490.5, overlap = 4.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007140s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 4619, Over = 0
PHY-3001 : End spreading;  0.003347s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (466.8%)

PHY-3001 : Final: Len = 4619, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model uart_top.
TMR-2506 : Build timing graph completely. Port num: 5, tpin num: 731, tnet num: 186, tinst num: 80, tnode num: 957, tedge num: 1227.
TMR-2508 : Levelizing timing graph completed, there are 13 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 7/188.
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 5272, over cnt = 14(0%), over = 19, worst = 3
PHY-1002 : len = 5408, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 5416, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.032829s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (95.2%)

PHY-1001 : Congestion index: top1 = 14.07, top5 = 3.56, top10 = 1.77, top15 = 1.18.
PHY-1001 : End incremental global routing;  0.089370s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (87.4%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 186 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.004887s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (319.8%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.097711s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (95.9%)

OPT-1001 : Current memory(MB): used = 124, reserve = 98, peak = 126.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 158/188.
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 5416, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.002604s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 14.07, top5 = 3.56, top10 = 1.77, top15 = 1.18.
OPT-1001 : End congestion update;  0.056959s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (109.7%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 186 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.004098s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-0007 : Start: WNS 2147483647 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.061234s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (102.1%)

OPT-1001 : Current memory(MB): used = 124, reserve = 98, peak = 126.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 186 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.003046s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 158/188.
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 5416, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.001799s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (868.7%)

PHY-1001 : Congestion index: top1 = 14.07, top5 = 3.56, top10 = 1.77, top15 = 1.18.
PHY-1001 : End incremental global routing;  0.057796s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (108.1%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 186 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.005277s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 158/188.
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 5416, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.002615s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (597.5%)

PHY-1001 : Congestion index: top1 = 14.07, top5 = 3.56, top10 = 1.77, top15 = 1.18.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 186 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.003733s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 2147483647 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 13.689655
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  0.350204s wall, 0.375000s user + 0.015625s system = 0.390625s CPU (111.5%)

RUN-1003 : finish command "place" in  2.438182s wall, 2.187500s user + 0.703125s system = 2.890625s CPU (118.6%)

RUN-1004 : used memory is 122 MB, reserved memory is 95 MB, peak memory is 126 MB
RUN-1002 : start command "export_db uart_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Y_22S720/TD/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 82 instances
RUN-1001 : 36 mslices, 35 lslices, 5 pads, 1 brams, 0 dsps
RUN-1001 : There are total 188 nets
RUN-1001 : 104 nets have 2 pins
RUN-1001 : 61 nets have [3 - 5] pins
RUN-1001 : 13 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model uart_top.
TMR-2506 : Build timing graph completely. Port num: 5, tpin num: 731, tnet num: 186, tinst num: 80, tnode num: 957, tedge num: 1227.
TMR-2508 : Levelizing timing graph completed, there are 13 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 36 mslices, 35 lslices, 5 pads, 1 brams, 0 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 186 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 5176, over cnt = 15(0%), over = 20, worst = 3
PHY-1002 : len = 5336, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 5344, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.034104s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (91.6%)

PHY-1001 : Congestion index: top1 = 14.12, top5 = 3.52, top10 = 1.75, top15 = 1.17.
PHY-1001 : End global routing;  0.088097s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (106.4%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 135, reserve = 109, peak = 135.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net ext_clk_25m_dup_1 will be routed on clock mesh
PHY-1001 : clock net u_ram_rw_control/uut_Double_RAM/clkb will be merged with clock u_pll_test/clk0_buf
PHY-1001 : Current memory(MB): used = 400, reserve = 377, peak = 400.
PHY-1001 : End build detailed router design. 5.494942s wall, 5.328125s user + 0.109375s system = 5.437500s CPU (99.0%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 1% nets.
PHY-1022 : len = 3784, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 0.444182s wall, 0.390625s user + 0.031250s system = 0.421875s CPU (95.0%)

PHY-1001 : Current memory(MB): used = 430, reserve = 408, peak = 430.
PHY-1001 : End phase 1; 0.451782s wall, 0.390625s user + 0.031250s system = 0.421875s CPU (93.4%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 23% nets.
PHY-1001 : Routed 25% nets.
PHY-1001 : Routed 25% nets.
PHY-1001 : Patch 118 net; 0.128815s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (97.0%)

PHY-1022 : len = 12872, over cnt = 11(0%), over = 11, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 430, reserve = 408, peak = 430.
PHY-1001 : End initial routed; 0.230268s wall, 0.234375s user + 0.015625s system = 0.250000s CPU (108.6%)

PHY-1001 : Update timing.....
PHY-1001 : 0/167(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |  2147483.647  |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 0.080879s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (96.6%)

PHY-1001 : Current memory(MB): used = 431, reserve = 409, peak = 431.
PHY-1001 : End phase 2; 0.311241s wall, 0.312500s user + 0.015625s system = 0.328125s CPU (105.4%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 12872, over cnt = 11(0%), over = 11, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.004508s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (346.6%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 12856, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.018651s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (251.3%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 12872, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 2; 0.012821s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (121.9%)

PHY-1001 : Update timing.....
PHY-1001 : 0/167(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |  2147483.647  |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 0.074836s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (83.5%)

PHY-1001 : Commit to database.....
PHY-1001 : 5 feed throughs used by 4 nets
PHY-1001 : End commit to database; 0.032701s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (143.3%)

PHY-1001 : Current memory(MB): used = 441, reserve = 419, peak = 441.
PHY-1001 : End phase 3; 0.300443s wall, 0.328125s user + 0.015625s system = 0.343750s CPU (114.4%)

PHY-1003 : Routed, final wirelength = 12872
PHY-1001 : Current memory(MB): used = 441, reserve = 419, peak = 441.
PHY-1001 : End export database. 0.005433s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End detail routing;  6.848494s wall, 6.640625s user + 0.171875s system = 6.812500s CPU (99.5%)

RUN-1003 : finish command "route" in  7.084158s wall, 6.890625s user + 0.171875s system = 7.062500s CPU (99.7%)

RUN-1004 : used memory is 403 MB, reserved memory is 379 MB, peak memory is 441 MB
RUN-1002 : start command "report_area -io_info -file uart_phy.area"
RUN-1001 : standard
***Report Model: uart_top Device: EG4S20BG256***

IO Statistics
#IO                         5
  #input                    3
  #output                   2
  #inout                    0

Utilization Statistics
#lut                      131   out of  19600    0.67%
#reg                       93   out of  19600    0.47%
#le                       137
  #lut only                44   out of    137   32.12%
  #reg only                 6   out of    137    4.38%
  #lut&reg                 87   out of    137   63.50%
#dsp                        0   out of     29    0.00%
#bram                       1   out of     64    1.56%
  #bram9k                   1
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                        5   out of    188    2.66%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                       1   out of     16    6.25%

Clock Resource Statistics
Index     ClockNet               Type               DriverType         Driver                       Fanout
#1        u_pll_test/clk0_buf    GCLK               pll                u_pll_test/pll_inst.clkc0    58
#2        ext_clk_25m_dup_1      GeneralRouting     io                 ext_clk_25m_syn_2.di         1


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ext_clk_25m      INPUT        K14        LVCMOS25          N/A          PULLUP      NONE    
   ext_rst_n       INPUT        L12        LVCMOS25          N/A          PULLUP      NONE    
    uart_rx        INPUT        B15        LVCMOS25          N/A          PULLUP      NONE    
      led         OUTPUT         M3        LVCMOS25           8            NONE       NONE    
    uart_tx       OUTPUT        C11        LVCMOS25           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------------------------------+
|Instance           |Module         |le     |lut     |ripple  |seq     |bram    |dsp     |
+----------------------------------------------------------------------------------------+
|top                |uart_top       |137    |113     |18      |93      |1       |0       |
|  my_uart_rx       |my_uart_rx     |30     |28      |0       |26      |0       |0       |
|  my_uart_tx       |my_uart_tx     |19     |16      |0       |17      |0       |0       |
|  speed_rx         |speed_setting  |30     |26      |4       |14      |0       |0       |
|  speed_tx         |speed_setting  |26     |22      |4       |17      |0       |0       |
|  u_pll_test       |pll_test       |1      |1       |0       |0       |0       |0       |
|  u_ram_rw_control |ram_rw_control |31     |20      |10      |19      |1       |0       |
|    uut_Double_RAM |Double_RAM_uut |0      |0       |0       |0       |1       |0       |
+----------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1        98   
    #2         2        26   
    #3         3        20   
    #4         4        15   
    #5        5-10      17   
    #6       11-50      2    
    #7       51-100     1    
  Average     2.68           

RUN-1002 : start command "export_db uart_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "export_bid uart_inst.bid"
RUN-1002 : start command "bitgen -bit uart.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 80
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 188, pip num: 1419
BIT-1002 : Init feedthrough completely, num: 5
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 194 valid insts, and 4275 bits set as '1'.
BIT-1004 : the usercode register value: 00000000110000110000000000000000
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file uart.bit.
RUN-1003 : finish command "bitgen -bit uart.bit" in  1.328331s wall, 2.640625s user + 0.109375s system = 2.750000s CPU (207.0%)

RUN-1004 : used memory is 410 MB, reserved memory is 388 MB, peak memory is 547 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20221008_152537.log"
