Source Block: hdl/library/jesd204/jesd204_rx/align_mux.v@55:65@HdlIdDef
  output [DATA_PATH_WIDTH-1:0] out_charisk
);

localparam DPW_LOG2 = DATA_PATH_WIDTH == 8 ? 3 : DATA_PATH_WIDTH == 4 ? 2 : 1;

wire [DPW_LOG2-1:0]                align_int;
reg  [DATA_PATH_WIDTH*8-1:0]       in_data_d1;
reg  [DATA_PATH_WIDTH-1:0]         in_charisk_d1;
wire [(DATA_PATH_WIDTH*8*2)-1:0]   data;
wire [(DATA_PATH_WIDTH*2)-1:0]     charisk;


Diff Content:
- 60 wire [DPW_LOG2-1:0]                align_int;

Clone Blocks:
Clone Blocks 1:
hdl/library/jesd204/jesd204_rx/align_mux.v@57:67

localparam DPW_LOG2 = DATA_PATH_WIDTH == 8 ? 3 : DATA_PATH_WIDTH == 4 ? 2 : 1;

wire [DPW_LOG2-1:0]                align_int;
reg  [DATA_PATH_WIDTH*8-1:0]       in_data_d1;
reg  [DATA_PATH_WIDTH-1:0]         in_charisk_d1;
wire [(DATA_PATH_WIDTH*8*2)-1:0]   data;
wire [(DATA_PATH_WIDTH*2)-1:0]     charisk;

always @(posedge clk) begin
  in_data_d1 <= in_data;

Clone Blocks 2:
hdl/library/jesd204/jesd204_rx/align_mux.v@58:68
localparam DPW_LOG2 = DATA_PATH_WIDTH == 8 ? 3 : DATA_PATH_WIDTH == 4 ? 2 : 1;

wire [DPW_LOG2-1:0]                align_int;
reg  [DATA_PATH_WIDTH*8-1:0]       in_data_d1;
reg  [DATA_PATH_WIDTH-1:0]         in_charisk_d1;
wire [(DATA_PATH_WIDTH*8*2)-1:0]   data;
wire [(DATA_PATH_WIDTH*2)-1:0]     charisk;

always @(posedge clk) begin
  in_data_d1 <= in_data;
  in_charisk_d1 <= in_charisk;

Clone Blocks 3:
hdl/library/jesd204/jesd204_rx/align_mux.v@59:69

wire [DPW_LOG2-1:0]                align_int;
reg  [DATA_PATH_WIDTH*8-1:0]       in_data_d1;
reg  [DATA_PATH_WIDTH-1:0]         in_charisk_d1;
wire [(DATA_PATH_WIDTH*8*2)-1:0]   data;
wire [(DATA_PATH_WIDTH*2)-1:0]     charisk;

always @(posedge clk) begin
  in_data_d1 <= in_data;
  in_charisk_d1 <= in_charisk;
end

Clone Blocks 4:
hdl/library/jesd204/jesd204_common/jesd204_frame_align_replace.v@68:78

  output [DATA_PATH_WIDTH*8-1:0]    data_out,
  output [DATA_PATH_WIDTH-1:0]      charisk_out
);

localparam DPW_LOG2 = DATA_PATH_WIDTH == 8 ? 3 : DATA_PATH_WIDTH == 4 ? 2 : 1;

wire                                  single_eof = cfg_octets_per_frame >= (DATA_PATH_WIDTH-1);
reg  [DATA_PATH_WIDTH*8-1:0]          data_d1;
reg  [DATA_PATH_WIDTH*8-1:0]          data_d2;
wire [DATA_PATH_WIDTH-1:0]            char_is_align;

Clone Blocks 5:
hdl/library/jesd204/jesd204_rx/align_mux.v@56:66
);

localparam DPW_LOG2 = DATA_PATH_WIDTH == 8 ? 3 : DATA_PATH_WIDTH == 4 ? 2 : 1;

wire [DPW_LOG2-1:0]                align_int;
reg  [DATA_PATH_WIDTH*8-1:0]       in_data_d1;
reg  [DATA_PATH_WIDTH-1:0]         in_charisk_d1;
wire [(DATA_PATH_WIDTH*8*2)-1:0]   data;
wire [(DATA_PATH_WIDTH*2)-1:0]     charisk;

always @(posedge clk) begin

Clone Blocks 6:
hdl/library/jesd204/jesd204_rx/align_mux.v@53:63
  input [DATA_PATH_WIDTH-1:0] in_charisk,
  output [DATA_PATH_WIDTH*8-1:0] out_data,
  output [DATA_PATH_WIDTH-1:0] out_charisk
);

localparam DPW_LOG2 = DATA_PATH_WIDTH == 8 ? 3 : DATA_PATH_WIDTH == 4 ? 2 : 1;

wire [DPW_LOG2-1:0]                align_int;
reg  [DATA_PATH_WIDTH*8-1:0]       in_data_d1;
reg  [DATA_PATH_WIDTH-1:0]         in_charisk_d1;
wire [(DATA_PATH_WIDTH*8*2)-1:0]   data;

