Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Dec  8 08:08:20 2022
| Host         : DESKTOP-TPMAO0K running 64-bit major release  (build 9200)
| Command      : report_methodology -file test_env_methodology_drc_routed.rpt -pb test_env_methodology_drc_routed.pb -rpx test_env_methodology_drc_routed.rpx
| Design       : test_env
| Device       : xc7a35tcpg236-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 61
+-----------+------------------+------------------------------+------------+
| Rule      | Severity         | Description                  | Violations |
+-----------+------------------+------------------------------+------------+
| TIMING-17 | Critical Warning | Non-clocked sequential cell  | 46         |
| LUTAR-1   | Warning          | LUT drives async reset alert | 3          |
| TIMING-20 | Warning          | Non-clocked latch            | 12         |
+-----------+------------------+------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-17#1 Critical Warning
Non-clocked sequential cell  
The clock pin IFportmap/pc_counter_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#2 Critical Warning
Non-clocked sequential cell  
The clock pin IFportmap/pc_counter_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#3 Critical Warning
Non-clocked sequential cell  
The clock pin IFportmap/pc_counter_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#4 Critical Warning
Non-clocked sequential cell  
The clock pin IFportmap/pc_counter_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#5 Critical Warning
Non-clocked sequential cell  
The clock pin IFportmap/pc_counter_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#6 Critical Warning
Non-clocked sequential cell  
The clock pin IFportmap/pc_counter_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#7 Critical Warning
Non-clocked sequential cell  
The clock pin IFportmap/pc_counter_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#8 Critical Warning
Non-clocked sequential cell  
The clock pin IFportmap/pc_counter_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#9 Critical Warning
Non-clocked sequential cell  
The clock pin MPG1portmap/Q1_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#10 Critical Warning
Non-clocked sequential cell  
The clock pin MPG1portmap/Q2_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#11 Critical Warning
Non-clocked sequential cell  
The clock pin MPG1portmap/Q3_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#12 Critical Warning
Non-clocked sequential cell  
The clock pin MPG1portmap/count_int_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#13 Critical Warning
Non-clocked sequential cell  
The clock pin MPG1portmap/count_int_reg[10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#14 Critical Warning
Non-clocked sequential cell  
The clock pin MPG1portmap/count_int_reg[11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#15 Critical Warning
Non-clocked sequential cell  
The clock pin MPG1portmap/count_int_reg[12]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#16 Critical Warning
Non-clocked sequential cell  
The clock pin MPG1portmap/count_int_reg[13]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#17 Critical Warning
Non-clocked sequential cell  
The clock pin MPG1portmap/count_int_reg[14]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#18 Critical Warning
Non-clocked sequential cell  
The clock pin MPG1portmap/count_int_reg[15]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#19 Critical Warning
Non-clocked sequential cell  
The clock pin MPG1portmap/count_int_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#20 Critical Warning
Non-clocked sequential cell  
The clock pin MPG1portmap/count_int_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#21 Critical Warning
Non-clocked sequential cell  
The clock pin MPG1portmap/count_int_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#22 Critical Warning
Non-clocked sequential cell  
The clock pin MPG1portmap/count_int_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#23 Critical Warning
Non-clocked sequential cell  
The clock pin MPG1portmap/count_int_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#24 Critical Warning
Non-clocked sequential cell  
The clock pin MPG1portmap/count_int_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#25 Critical Warning
Non-clocked sequential cell  
The clock pin MPG1portmap/count_int_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#26 Critical Warning
Non-clocked sequential cell  
The clock pin MPG1portmap/count_int_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#27 Critical Warning
Non-clocked sequential cell  
The clock pin MPG1portmap/count_int_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#28 Critical Warning
Non-clocked sequential cell  
The clock pin MPG2portmap/Q1_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#29 Critical Warning
Non-clocked sequential cell  
The clock pin MPG2portmap/Q2_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#30 Critical Warning
Non-clocked sequential cell  
The clock pin MPG2portmap/Q3_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#31 Critical Warning
Non-clocked sequential cell  
The clock pin SSDportmap/cnt_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#32 Critical Warning
Non-clocked sequential cell  
The clock pin SSDportmap/cnt_reg[10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#33 Critical Warning
Non-clocked sequential cell  
The clock pin SSDportmap/cnt_reg[11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#34 Critical Warning
Non-clocked sequential cell  
The clock pin SSDportmap/cnt_reg[12]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#35 Critical Warning
Non-clocked sequential cell  
The clock pin SSDportmap/cnt_reg[13]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#36 Critical Warning
Non-clocked sequential cell  
The clock pin SSDportmap/cnt_reg[14]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#37 Critical Warning
Non-clocked sequential cell  
The clock pin SSDportmap/cnt_reg[15]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#38 Critical Warning
Non-clocked sequential cell  
The clock pin SSDportmap/cnt_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#39 Critical Warning
Non-clocked sequential cell  
The clock pin SSDportmap/cnt_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#40 Critical Warning
Non-clocked sequential cell  
The clock pin SSDportmap/cnt_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#41 Critical Warning
Non-clocked sequential cell  
The clock pin SSDportmap/cnt_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#42 Critical Warning
Non-clocked sequential cell  
The clock pin SSDportmap/cnt_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#43 Critical Warning
Non-clocked sequential cell  
The clock pin SSDportmap/cnt_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#44 Critical Warning
Non-clocked sequential cell  
The clock pin SSDportmap/cnt_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#45 Critical Warning
Non-clocked sequential cell  
The clock pin SSDportmap/cnt_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#46 Critical Warning
Non-clocked sequential cell  
The clock pin SSDportmap/cnt_reg[9]/C is not reached by a timing clock
Related violations: <none>

LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell IFportmap/Jump_reg_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) MainUnitportmap/Jump_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell MainUnitportmap//i_, with 2 or more inputs, drives asynchronous preset/clear pin(s) MainUnitportmap/Jump_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell MainUnitportmap/__0/i_, with 2 or more inputs, drives asynchronous preset/clear pin(s) MainUnitportmap/Branch_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch EXportmap/ALUout_reg[0] cannot be properly analyzed as its control pin EXportmap/ALUout_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch EXportmap/ALUout_reg[11] cannot be properly analyzed as its control pin EXportmap/ALUout_reg[11]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch EXportmap/ALUout_reg[15] cannot be properly analyzed as its control pin EXportmap/ALUout_reg[15]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch EXportmap/ALUout_reg[1] cannot be properly analyzed as its control pin EXportmap/ALUout_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch EXportmap/ALUout_reg[2] cannot be properly analyzed as its control pin EXportmap/ALUout_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#6 Warning
Non-clocked latch  
The latch EXportmap/ALUout_reg[3] cannot be properly analyzed as its control pin EXportmap/ALUout_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#7 Warning
Non-clocked latch  
The latch EXportmap/ALUout_reg[4] cannot be properly analyzed as its control pin EXportmap/ALUout_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#8 Warning
Non-clocked latch  
The latch EXportmap/ALUout_reg[5] cannot be properly analyzed as its control pin EXportmap/ALUout_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#9 Warning
Non-clocked latch  
The latch EXportmap/ALUout_reg[6] cannot be properly analyzed as its control pin EXportmap/ALUout_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#10 Warning
Non-clocked latch  
The latch EXportmap/ALUout_reg[7] cannot be properly analyzed as its control pin EXportmap/ALUout_reg[7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#11 Warning
Non-clocked latch  
The latch MainUnitportmap/Branch_reg cannot be properly analyzed as its control pin MainUnitportmap/Branch_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#12 Warning
Non-clocked latch  
The latch MainUnitportmap/Jump_reg/L7 (in MainUnitportmap/Jump_reg macro) cannot be properly analyzed as its control pin MainUnitportmap/Jump_reg/L7/G is not reached by a timing clock
Related violations: <none>


