Analysis & Synthesis report for nextState
Fri Oct 26 19:35:09 2018
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+---------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                              ;
+-----------------------------+---------------------------------------------+
; Analysis & Synthesis Status ; Failed - Fri Oct 26 19:35:09 2018           ;
; Quartus Prime Version       ; 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Revision Name               ; nextState                                   ;
; Top-level Entity Name       ; IITB_RISC                                   ;
; Family                      ; MAX V                                       ;
+-----------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; 5M1270ZT144C5      ;                    ;
; Top-level entity name                                                      ; IITB_RISC          ; nextState          ;
; Family name                                                                ; MAX V              ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                              ; Enable             ; Enable             ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; Power Optimization During Synthesis                                        ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Fri Oct 26 19:34:56 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Project1 -c nextState
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file TempRegisterInputB.vhd
    Info (12022): Found design unit 1: TempRegisterInputB-behave File: /home/geek-at-work/Desktop/EE-309-Project-1/TempRegisterInputB.vhd Line: 16
    Info (12023): Found entity 1: TempRegisterInputB File: /home/geek-at-work/Desktop/EE-309-Project-1/TempRegisterInputB.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file TempRegisterInputA.vhd
    Info (12022): Found design unit 1: TempRegisterInputA-behave File: /home/geek-at-work/Desktop/EE-309-Project-1/TempRegisterInputA.vhd Line: 15
    Info (12023): Found entity 1: TempRegisterInputA File: /home/geek-at-work/Desktop/EE-309-Project-1/TempRegisterInputA.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file sixteenBitRegister.vhd
    Info (12022): Found design unit 1: sixteenBitRegister-description File: /home/geek-at-work/Desktop/EE-309-Project-1/sixteenBitRegister.vhd Line: 14
    Info (12023): Found entity 1: sixteenBitRegister File: /home/geek-at-work/Desktop/EE-309-Project-1/sixteenBitRegister.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file SignExtended9spl.vhd
    Info (12022): Found design unit 1: SignExtended9spl-description File: /home/geek-at-work/Desktop/EE-309-Project-1/SignExtended9spl.vhd Line: 11
    Info (12023): Found entity 1: SignExtended9spl File: /home/geek-at-work/Desktop/EE-309-Project-1/SignExtended9spl.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file signExtended9.vhd
    Info (12022): Found design unit 1: SignExtended9-description File: /home/geek-at-work/Desktop/EE-309-Project-1/signExtended9.vhd Line: 11
    Info (12023): Found entity 1: SignExtended9 File: /home/geek-at-work/Desktop/EE-309-Project-1/signExtended9.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file signExtended6.vhd
    Info (12022): Found design unit 1: SignExtended6-description File: /home/geek-at-work/Desktop/EE-309-Project-1/signExtended6.vhd Line: 11
    Info (12023): Found entity 1: SignExtended6 File: /home/geek-at-work/Desktop/EE-309-Project-1/signExtended6.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file registerFileWrite.vhd
    Info (12022): Found design unit 1: registerFileWriteEnable-description File: /home/geek-at-work/Desktop/EE-309-Project-1/registerFileWrite.vhd Line: 11
    Info (12023): Found entity 1: registerFileWriteEnable File: /home/geek-at-work/Desktop/EE-309-Project-1/registerFileWrite.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file RegisterFileInputD3.vhd
    Info (12022): Found design unit 1: RegisterFileInputD3-behave File: /home/geek-at-work/Desktop/EE-309-Project-1/RegisterFileInputD3.vhd Line: 15
    Info (12023): Found entity 1: RegisterFileInputD3 File: /home/geek-at-work/Desktop/EE-309-Project-1/RegisterFileInputD3.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file RegisterFileInputC.vhd
    Info (12022): Found design unit 1: RegisterFileInputC-behave File: /home/geek-at-work/Desktop/EE-309-Project-1/RegisterFileInputC.vhd Line: 15
    Info (12023): Found entity 1: RegisterFileInputC File: /home/geek-at-work/Desktop/EE-309-Project-1/RegisterFileInputC.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file RegisterFileInputA.vhd
    Info (12022): Found design unit 1: RegisterFileInputA-behave File: /home/geek-at-work/Desktop/EE-309-Project-1/RegisterFileInputA.vhd Line: 14
    Info (12023): Found entity 1: RegisterFileInputA File: /home/geek-at-work/Desktop/EE-309-Project-1/RegisterFileInputA.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file registerFileAccess.vhd
    Info (12022): Found design unit 1: registerFileAccess-description File: /home/geek-at-work/Desktop/EE-309-Project-1/registerFileAccess.vhd Line: 12
    Info (12023): Found entity 1: registerFileAccess File: /home/geek-at-work/Desktop/EE-309-Project-1/registerFileAccess.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file Register7Input.vhd
    Info (12022): Found design unit 1: Register7Input-behave File: /home/geek-at-work/Desktop/EE-309-Project-1/Register7Input.vhd Line: 15
    Info (12023): Found entity 1: Register7Input File: /home/geek-at-work/Desktop/EE-309-Project-1/Register7Input.vhd Line: 4
Error (10500): VHDL syntax error at PriorityEncoder.vhd(19) near text "=";  expecting "(", or "'", or "." File: /home/geek-at-work/Desktop/EE-309-Project-1/PriorityEncoder.vhd Line: 19
Info (12021): Found 0 design units, including 0 entities, in source file PriorityEncoder.vhd
Info (12021): Found 2 design units, including 1 entities, in source file PEModifyEnable.vhd
    Info (12022): Found design unit 1: PriorityModify-description File: /home/geek-at-work/Desktop/EE-309-Project-1/PEModifyEnable.vhd Line: 15
    Info (12023): Found entity 1: PriorityModify File: /home/geek-at-work/Desktop/EE-309-Project-1/PEModifyEnable.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file PEEnable.vhd
    Info (12022): Found design unit 1: PEEnable-description File: /home/geek-at-work/Desktop/EE-309-Project-1/PEEnable.vhd Line: 11
    Info (12023): Found entity 1: PEEnable File: /home/geek-at-work/Desktop/EE-309-Project-1/PEEnable.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file PCinput.vhd
    Info (12022): Found design unit 1: PCInput-behave File: /home/geek-at-work/Desktop/EE-309-Project-1/PCinput.vhd Line: 14
    Info (12023): Found entity 1: PCInput File: /home/geek-at-work/Desktop/EE-309-Project-1/PCinput.vhd Line: 4
Error (10500): VHDL syntax error at main.vhd(265) near text "port";  expecting "(", or an identifier ("port" is a reserved keyword), or a sequential statement File: /home/geek-at-work/Desktop/EE-309-Project-1/main.vhd Line: 265
Error (10500): VHDL syntax error at main.vhd(266) near text "alu";  expecting "<=" File: /home/geek-at-work/Desktop/EE-309-Project-1/main.vhd Line: 266
Info (12021): Found 0 design units, including 0 entities, in source file main.vhd
Info (12021): Found 2 design units, including 1 entities, in source file eightBitRegister.vhd
    Info (12022): Found design unit 1: eightBitRegister-description File: /home/geek-at-work/Desktop/EE-309-Project-1/eightBitRegister.vhd Line: 14
    Info (12023): Found entity 1: eightBitRegister File: /home/geek-at-work/Desktop/EE-309-Project-1/eightBitRegister.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file aluInput.vhd
    Info (12022): Found design unit 1: ALUInput-behave File: /home/geek-at-work/Desktop/EE-309-Project-1/aluInput.vhd Line: 16
    Info (12023): Found entity 1: ALUInput File: /home/geek-at-work/Desktop/EE-309-Project-1/aluInput.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file ALU.vhd
    Info (12022): Found design unit 1: ALU-behave File: /home/geek-at-work/Desktop/EE-309-Project-1/ALU.vhd Line: 21
    Info (12023): Found entity 1: ALU File: /home/geek-at-work/Desktop/EE-309-Project-1/ALU.vhd Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file oneBitRegister.vhd
    Info (12022): Found design unit 1: oneBitRegister-description File: /home/geek-at-work/Desktop/EE-309-Project-1/oneBitRegister.vhd Line: 14
    Info (12023): Found entity 1: oneBitRegister File: /home/geek-at-work/Desktop/EE-309-Project-1/oneBitRegister.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file nextState.vhd
    Info (12022): Found design unit 1: NextStateFSMLogic-behave File: /home/geek-at-work/Desktop/EE-309-Project-1/nextState.vhd Line: 14
    Info (12023): Found entity 1: NextStateFSMLogic File: /home/geek-at-work/Desktop/EE-309-Project-1/nextState.vhd Line: 4
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 1 warning
    Error: Peak virtual memory: 932 megabytes
    Error: Processing ended: Fri Oct 26 19:35:09 2018
    Error: Elapsed time: 00:00:13
    Error: Total CPU time (on all processors): 00:00:32


