Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Tue Nov 30 22:45:30 2021
| Host         : DESKTOP-6IT4G6N running 64-bit major release  (build 9200)
| Command      : report_utilization -file system_sys_mb_debug_0_utilization_synth.rpt -pb system_sys_mb_debug_0_utilization_synth.pb
| Design       : system_sys_mb_debug_0
| Device       : xcku040ffva1156-2
| Design State : Synthesized
-------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. BLOCKRAM
3. ARITHMETIC
4. I/O
5. CLOCK
6. ADVANCED
7. CONFIGURATION
8. Primitives
9. Black Boxes
10. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+------+-------+------------+-----------+-------+
|          Site Type         | Used | Fixed | Prohibited | Available | Util% |
+----------------------------+------+-------+------------+-----------+-------+
| CLB LUTs*                  |  163 |     0 |          0 |    242400 |  0.07 |
|   LUT as Logic             |  140 |     0 |          0 |    242400 |  0.06 |
|   LUT as Memory            |   23 |     0 |          0 |    112800 |  0.02 |
|     LUT as Distributed RAM |    0 |     0 |            |           |       |
|     LUT as Shift Register  |   23 |     0 |            |           |       |
| CLB Registers              |  176 |     0 |          0 |    484800 |  0.04 |
|   Register as Flip Flop    |  176 |     0 |          0 |    484800 |  0.04 |
|   Register as Latch        |    0 |     0 |          0 |    484800 |  0.00 |
| CARRY8                     |    2 |     0 |          0 |     30300 | <0.01 |
| F7 Muxes                   |    0 |     0 |          0 |    121200 |  0.00 |
| F8 Muxes                   |    0 |     0 |          0 |     60600 |  0.00 |
| F9 Muxes                   |    0 |     0 |          0 |     30300 |  0.00 |
+----------------------------+------+-------+------------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 6     |          Yes |           - |          Set |
| 32    |          Yes |           - |        Reset |
| 3     |          Yes |         Set |            - |
| 135   |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. BLOCKRAM
-----------

+----------------+------+-------+------------+-----------+-------+
|    Site Type   | Used | Fixed | Prohibited | Available | Util% |
+----------------+------+-------+------------+-----------+-------+
| Block RAM Tile |    0 |     0 |          0 |       600 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |          0 |       600 |  0.00 |
|   RAMB18       |    0 |     0 |          0 |      1200 |  0.00 |
+----------------+------+-------+------------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


3. ARITHMETIC
-------------

+-----------+------+-------+------------+-----------+-------+
| Site Type | Used | Fixed | Prohibited | Available | Util% |
+-----------+------+-------+------------+-----------+-------+
| DSPs      |    0 |     0 |          0 |      1920 |  0.00 |
+-----------+------+-------+------------+-----------+-------+


4. I/O
------

+------------+------+-------+------------+-----------+-------+
|  Site Type | Used | Fixed | Prohibited | Available | Util% |
+------------+------+-------+------------+-----------+-------+
| Bonded IOB |    0 |     0 |          0 |       520 |  0.00 |
+------------+------+-------+------------+-----------+-------+


5. CLOCK
--------

+----------------------+------+-------+------------+-----------+-------+
|       Site Type      | Used | Fixed | Prohibited | Available | Util% |
+----------------------+------+-------+------------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    1 |     0 |          0 |       480 |  0.21 |
|   BUFGCE             |    1 |     0 |          0 |       240 |  0.42 |
|   BUFGCE_DIV         |    0 |     0 |          0 |        40 |  0.00 |
|   BUFG_GT            |    0 |     0 |          0 |       120 |  0.00 |
|   BUFGCTRL*          |    0 |     0 |          0 |        80 |  0.00 |
| PLLE3_ADV            |    0 |     0 |          0 |        20 |  0.00 |
| MMCME3_ADV           |    0 |     0 |          0 |        10 |  0.00 |
+----------------------+------+-------+------------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


6. ADVANCED
-----------

+-----------------+------+-------+------------+-----------+-------+
|    Site Type    | Used | Fixed | Prohibited | Available | Util% |
+-----------------+------+-------+------------+-----------+-------+
| GTHE3_CHANNEL   |    0 |     0 |          0 |        20 |  0.00 |
| GTHE3_COMMON    |    0 |     0 |          0 |         5 |  0.00 |
| IBUFDS_GTE3     |    0 |     0 |          0 |        10 |  0.00 |
| OBUFDS_GTE3     |    0 |     0 |          0 |        10 |  0.00 |
| OBUFDS_GTE3_ADV |    0 |     0 |          0 |        10 |  0.00 |
| PCIE_3_1        |    0 |     0 |          0 |         3 |  0.00 |
| SYSMONE1        |    0 |     0 |          0 |         1 |  0.00 |
+-----------------+------+-------+------------+-----------+-------+


7. CONFIGURATION
----------------

+-------------+------+-------+------------+-----------+-------+
|  Site Type  | Used | Fixed | Prohibited | Available | Util% |
+-------------+------+-------+------------+-----------+-------+
| BSCANE2     |    1 |     0 |          0 |         4 | 25.00 |
| DNA_PORTE2  |    0 |     0 |          0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |          0 |         1 |  0.00 |
| FRAME_ECCE3 |    0 |     0 |          0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |          0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |          0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |          0 |         1 |  0.00 |
+-------------+------+-------+------------+-----------+-------+


8. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| FDRE     |  135 |            Register |
| LUT6     |   52 |                 CLB |
| LUT5     |   33 |                 CLB |
| FDCE     |   32 |            Register |
| LUT3     |   31 |                 CLB |
| LUT4     |   30 |                 CLB |
| SRL16E   |   23 |                 CLB |
| LUT2     |   21 |                 CLB |
| LUT1     |    7 |                 CLB |
| FDPE     |    6 |            Register |
| FDSE     |    3 |            Register |
| CARRY8   |    2 |                 CLB |
| BUFGCE   |    1 |               Clock |
| BSCANE2  |    1 |       Configuration |
+----------+------+---------------------+


9. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


10. Instantiated Netlists
-------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


