
test_UART_DMA.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003f6c  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000a0  0800410c  0800410c  0000510c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080041ac  080041ac  00006068  2**0
                  CONTENTS
  4 .ARM          00000008  080041ac  080041ac  000051ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080041b4  080041b4  00006068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080041b4  080041b4  000051b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080041b8  080041b8  000051b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  080041bc  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000288  20000068  08004224  00006068  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200002f0  08004224  000062f0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00006068  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000893d  00000000  00000000  00006098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001984  00000000  00000000  0000e9d5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000007c8  00000000  00000000  00010360  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000005e6  00000000  00000000  00010b28  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00016487  00000000  00000000  0001110e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00009925  00000000  00000000  00027595  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00087927  00000000  00000000  00030eba  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000b87e1  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000267c  00000000  00000000  000b8824  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006b  00000000  00000000  000baea0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000068 	.word	0x20000068
 80001bc:	00000000 	.word	0x00000000
 80001c0:	080040f4 	.word	0x080040f4

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	2000006c 	.word	0x2000006c
 80001dc:	080040f4 	.word	0x080040f4

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b96a 	b.w	800056c <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	460c      	mov	r4, r1
 80002b8:	2b00      	cmp	r3, #0
 80002ba:	d14e      	bne.n	800035a <__udivmoddi4+0xaa>
 80002bc:	4694      	mov	ip, r2
 80002be:	458c      	cmp	ip, r1
 80002c0:	4686      	mov	lr, r0
 80002c2:	fab2 f282 	clz	r2, r2
 80002c6:	d962      	bls.n	800038e <__udivmoddi4+0xde>
 80002c8:	b14a      	cbz	r2, 80002de <__udivmoddi4+0x2e>
 80002ca:	f1c2 0320 	rsb	r3, r2, #32
 80002ce:	4091      	lsls	r1, r2
 80002d0:	fa20 f303 	lsr.w	r3, r0, r3
 80002d4:	fa0c fc02 	lsl.w	ip, ip, r2
 80002d8:	4319      	orrs	r1, r3
 80002da:	fa00 fe02 	lsl.w	lr, r0, r2
 80002de:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80002e2:	fa1f f68c 	uxth.w	r6, ip
 80002e6:	fbb1 f4f7 	udiv	r4, r1, r7
 80002ea:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80002ee:	fb07 1114 	mls	r1, r7, r4, r1
 80002f2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002f6:	fb04 f106 	mul.w	r1, r4, r6
 80002fa:	4299      	cmp	r1, r3
 80002fc:	d90a      	bls.n	8000314 <__udivmoddi4+0x64>
 80002fe:	eb1c 0303 	adds.w	r3, ip, r3
 8000302:	f104 30ff 	add.w	r0, r4, #4294967295
 8000306:	f080 8112 	bcs.w	800052e <__udivmoddi4+0x27e>
 800030a:	4299      	cmp	r1, r3
 800030c:	f240 810f 	bls.w	800052e <__udivmoddi4+0x27e>
 8000310:	3c02      	subs	r4, #2
 8000312:	4463      	add	r3, ip
 8000314:	1a59      	subs	r1, r3, r1
 8000316:	fa1f f38e 	uxth.w	r3, lr
 800031a:	fbb1 f0f7 	udiv	r0, r1, r7
 800031e:	fb07 1110 	mls	r1, r7, r0, r1
 8000322:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000326:	fb00 f606 	mul.w	r6, r0, r6
 800032a:	429e      	cmp	r6, r3
 800032c:	d90a      	bls.n	8000344 <__udivmoddi4+0x94>
 800032e:	eb1c 0303 	adds.w	r3, ip, r3
 8000332:	f100 31ff 	add.w	r1, r0, #4294967295
 8000336:	f080 80fc 	bcs.w	8000532 <__udivmoddi4+0x282>
 800033a:	429e      	cmp	r6, r3
 800033c:	f240 80f9 	bls.w	8000532 <__udivmoddi4+0x282>
 8000340:	4463      	add	r3, ip
 8000342:	3802      	subs	r0, #2
 8000344:	1b9b      	subs	r3, r3, r6
 8000346:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800034a:	2100      	movs	r1, #0
 800034c:	b11d      	cbz	r5, 8000356 <__udivmoddi4+0xa6>
 800034e:	40d3      	lsrs	r3, r2
 8000350:	2200      	movs	r2, #0
 8000352:	e9c5 3200 	strd	r3, r2, [r5]
 8000356:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800035a:	428b      	cmp	r3, r1
 800035c:	d905      	bls.n	800036a <__udivmoddi4+0xba>
 800035e:	b10d      	cbz	r5, 8000364 <__udivmoddi4+0xb4>
 8000360:	e9c5 0100 	strd	r0, r1, [r5]
 8000364:	2100      	movs	r1, #0
 8000366:	4608      	mov	r0, r1
 8000368:	e7f5      	b.n	8000356 <__udivmoddi4+0xa6>
 800036a:	fab3 f183 	clz	r1, r3
 800036e:	2900      	cmp	r1, #0
 8000370:	d146      	bne.n	8000400 <__udivmoddi4+0x150>
 8000372:	42a3      	cmp	r3, r4
 8000374:	d302      	bcc.n	800037c <__udivmoddi4+0xcc>
 8000376:	4290      	cmp	r0, r2
 8000378:	f0c0 80f0 	bcc.w	800055c <__udivmoddi4+0x2ac>
 800037c:	1a86      	subs	r6, r0, r2
 800037e:	eb64 0303 	sbc.w	r3, r4, r3
 8000382:	2001      	movs	r0, #1
 8000384:	2d00      	cmp	r5, #0
 8000386:	d0e6      	beq.n	8000356 <__udivmoddi4+0xa6>
 8000388:	e9c5 6300 	strd	r6, r3, [r5]
 800038c:	e7e3      	b.n	8000356 <__udivmoddi4+0xa6>
 800038e:	2a00      	cmp	r2, #0
 8000390:	f040 8090 	bne.w	80004b4 <__udivmoddi4+0x204>
 8000394:	eba1 040c 	sub.w	r4, r1, ip
 8000398:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800039c:	fa1f f78c 	uxth.w	r7, ip
 80003a0:	2101      	movs	r1, #1
 80003a2:	fbb4 f6f8 	udiv	r6, r4, r8
 80003a6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80003aa:	fb08 4416 	mls	r4, r8, r6, r4
 80003ae:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003b2:	fb07 f006 	mul.w	r0, r7, r6
 80003b6:	4298      	cmp	r0, r3
 80003b8:	d908      	bls.n	80003cc <__udivmoddi4+0x11c>
 80003ba:	eb1c 0303 	adds.w	r3, ip, r3
 80003be:	f106 34ff 	add.w	r4, r6, #4294967295
 80003c2:	d202      	bcs.n	80003ca <__udivmoddi4+0x11a>
 80003c4:	4298      	cmp	r0, r3
 80003c6:	f200 80cd 	bhi.w	8000564 <__udivmoddi4+0x2b4>
 80003ca:	4626      	mov	r6, r4
 80003cc:	1a1c      	subs	r4, r3, r0
 80003ce:	fa1f f38e 	uxth.w	r3, lr
 80003d2:	fbb4 f0f8 	udiv	r0, r4, r8
 80003d6:	fb08 4410 	mls	r4, r8, r0, r4
 80003da:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003de:	fb00 f707 	mul.w	r7, r0, r7
 80003e2:	429f      	cmp	r7, r3
 80003e4:	d908      	bls.n	80003f8 <__udivmoddi4+0x148>
 80003e6:	eb1c 0303 	adds.w	r3, ip, r3
 80003ea:	f100 34ff 	add.w	r4, r0, #4294967295
 80003ee:	d202      	bcs.n	80003f6 <__udivmoddi4+0x146>
 80003f0:	429f      	cmp	r7, r3
 80003f2:	f200 80b0 	bhi.w	8000556 <__udivmoddi4+0x2a6>
 80003f6:	4620      	mov	r0, r4
 80003f8:	1bdb      	subs	r3, r3, r7
 80003fa:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80003fe:	e7a5      	b.n	800034c <__udivmoddi4+0x9c>
 8000400:	f1c1 0620 	rsb	r6, r1, #32
 8000404:	408b      	lsls	r3, r1
 8000406:	fa22 f706 	lsr.w	r7, r2, r6
 800040a:	431f      	orrs	r7, r3
 800040c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000410:	fa04 f301 	lsl.w	r3, r4, r1
 8000414:	ea43 030c 	orr.w	r3, r3, ip
 8000418:	40f4      	lsrs	r4, r6
 800041a:	fa00 f801 	lsl.w	r8, r0, r1
 800041e:	0c38      	lsrs	r0, r7, #16
 8000420:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000424:	fbb4 fef0 	udiv	lr, r4, r0
 8000428:	fa1f fc87 	uxth.w	ip, r7
 800042c:	fb00 441e 	mls	r4, r0, lr, r4
 8000430:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000434:	fb0e f90c 	mul.w	r9, lr, ip
 8000438:	45a1      	cmp	r9, r4
 800043a:	fa02 f201 	lsl.w	r2, r2, r1
 800043e:	d90a      	bls.n	8000456 <__udivmoddi4+0x1a6>
 8000440:	193c      	adds	r4, r7, r4
 8000442:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000446:	f080 8084 	bcs.w	8000552 <__udivmoddi4+0x2a2>
 800044a:	45a1      	cmp	r9, r4
 800044c:	f240 8081 	bls.w	8000552 <__udivmoddi4+0x2a2>
 8000450:	f1ae 0e02 	sub.w	lr, lr, #2
 8000454:	443c      	add	r4, r7
 8000456:	eba4 0409 	sub.w	r4, r4, r9
 800045a:	fa1f f983 	uxth.w	r9, r3
 800045e:	fbb4 f3f0 	udiv	r3, r4, r0
 8000462:	fb00 4413 	mls	r4, r0, r3, r4
 8000466:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800046a:	fb03 fc0c 	mul.w	ip, r3, ip
 800046e:	45a4      	cmp	ip, r4
 8000470:	d907      	bls.n	8000482 <__udivmoddi4+0x1d2>
 8000472:	193c      	adds	r4, r7, r4
 8000474:	f103 30ff 	add.w	r0, r3, #4294967295
 8000478:	d267      	bcs.n	800054a <__udivmoddi4+0x29a>
 800047a:	45a4      	cmp	ip, r4
 800047c:	d965      	bls.n	800054a <__udivmoddi4+0x29a>
 800047e:	3b02      	subs	r3, #2
 8000480:	443c      	add	r4, r7
 8000482:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000486:	fba0 9302 	umull	r9, r3, r0, r2
 800048a:	eba4 040c 	sub.w	r4, r4, ip
 800048e:	429c      	cmp	r4, r3
 8000490:	46ce      	mov	lr, r9
 8000492:	469c      	mov	ip, r3
 8000494:	d351      	bcc.n	800053a <__udivmoddi4+0x28a>
 8000496:	d04e      	beq.n	8000536 <__udivmoddi4+0x286>
 8000498:	b155      	cbz	r5, 80004b0 <__udivmoddi4+0x200>
 800049a:	ebb8 030e 	subs.w	r3, r8, lr
 800049e:	eb64 040c 	sbc.w	r4, r4, ip
 80004a2:	fa04 f606 	lsl.w	r6, r4, r6
 80004a6:	40cb      	lsrs	r3, r1
 80004a8:	431e      	orrs	r6, r3
 80004aa:	40cc      	lsrs	r4, r1
 80004ac:	e9c5 6400 	strd	r6, r4, [r5]
 80004b0:	2100      	movs	r1, #0
 80004b2:	e750      	b.n	8000356 <__udivmoddi4+0xa6>
 80004b4:	f1c2 0320 	rsb	r3, r2, #32
 80004b8:	fa20 f103 	lsr.w	r1, r0, r3
 80004bc:	fa0c fc02 	lsl.w	ip, ip, r2
 80004c0:	fa24 f303 	lsr.w	r3, r4, r3
 80004c4:	4094      	lsls	r4, r2
 80004c6:	430c      	orrs	r4, r1
 80004c8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80004cc:	fa00 fe02 	lsl.w	lr, r0, r2
 80004d0:	fa1f f78c 	uxth.w	r7, ip
 80004d4:	fbb3 f0f8 	udiv	r0, r3, r8
 80004d8:	fb08 3110 	mls	r1, r8, r0, r3
 80004dc:	0c23      	lsrs	r3, r4, #16
 80004de:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80004e2:	fb00 f107 	mul.w	r1, r0, r7
 80004e6:	4299      	cmp	r1, r3
 80004e8:	d908      	bls.n	80004fc <__udivmoddi4+0x24c>
 80004ea:	eb1c 0303 	adds.w	r3, ip, r3
 80004ee:	f100 36ff 	add.w	r6, r0, #4294967295
 80004f2:	d22c      	bcs.n	800054e <__udivmoddi4+0x29e>
 80004f4:	4299      	cmp	r1, r3
 80004f6:	d92a      	bls.n	800054e <__udivmoddi4+0x29e>
 80004f8:	3802      	subs	r0, #2
 80004fa:	4463      	add	r3, ip
 80004fc:	1a5b      	subs	r3, r3, r1
 80004fe:	b2a4      	uxth	r4, r4
 8000500:	fbb3 f1f8 	udiv	r1, r3, r8
 8000504:	fb08 3311 	mls	r3, r8, r1, r3
 8000508:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800050c:	fb01 f307 	mul.w	r3, r1, r7
 8000510:	42a3      	cmp	r3, r4
 8000512:	d908      	bls.n	8000526 <__udivmoddi4+0x276>
 8000514:	eb1c 0404 	adds.w	r4, ip, r4
 8000518:	f101 36ff 	add.w	r6, r1, #4294967295
 800051c:	d213      	bcs.n	8000546 <__udivmoddi4+0x296>
 800051e:	42a3      	cmp	r3, r4
 8000520:	d911      	bls.n	8000546 <__udivmoddi4+0x296>
 8000522:	3902      	subs	r1, #2
 8000524:	4464      	add	r4, ip
 8000526:	1ae4      	subs	r4, r4, r3
 8000528:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800052c:	e739      	b.n	80003a2 <__udivmoddi4+0xf2>
 800052e:	4604      	mov	r4, r0
 8000530:	e6f0      	b.n	8000314 <__udivmoddi4+0x64>
 8000532:	4608      	mov	r0, r1
 8000534:	e706      	b.n	8000344 <__udivmoddi4+0x94>
 8000536:	45c8      	cmp	r8, r9
 8000538:	d2ae      	bcs.n	8000498 <__udivmoddi4+0x1e8>
 800053a:	ebb9 0e02 	subs.w	lr, r9, r2
 800053e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000542:	3801      	subs	r0, #1
 8000544:	e7a8      	b.n	8000498 <__udivmoddi4+0x1e8>
 8000546:	4631      	mov	r1, r6
 8000548:	e7ed      	b.n	8000526 <__udivmoddi4+0x276>
 800054a:	4603      	mov	r3, r0
 800054c:	e799      	b.n	8000482 <__udivmoddi4+0x1d2>
 800054e:	4630      	mov	r0, r6
 8000550:	e7d4      	b.n	80004fc <__udivmoddi4+0x24c>
 8000552:	46d6      	mov	lr, sl
 8000554:	e77f      	b.n	8000456 <__udivmoddi4+0x1a6>
 8000556:	4463      	add	r3, ip
 8000558:	3802      	subs	r0, #2
 800055a:	e74d      	b.n	80003f8 <__udivmoddi4+0x148>
 800055c:	4606      	mov	r6, r0
 800055e:	4623      	mov	r3, r4
 8000560:	4608      	mov	r0, r1
 8000562:	e70f      	b.n	8000384 <__udivmoddi4+0xd4>
 8000564:	3e02      	subs	r6, #2
 8000566:	4463      	add	r3, ip
 8000568:	e730      	b.n	80003cc <__udivmoddi4+0x11c>
 800056a:	bf00      	nop

0800056c <__aeabi_idiv0>:
 800056c:	4770      	bx	lr
 800056e:	bf00      	nop

08000570 <__io_putchar>:
#define INC_MYLIB_H_

extern UART_HandleTypeDef huart2;

int __io_putchar(int ch)
{
 8000570:	b580      	push	{r7, lr}
 8000572:	b082      	sub	sp, #8
 8000574:	af00      	add	r7, sp, #0
 8000576:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart2, &ch, 1, 10);
 8000578:	1d39      	adds	r1, r7, #4
 800057a:	230a      	movs	r3, #10
 800057c:	2201      	movs	r2, #1
 800057e:	4804      	ldr	r0, [pc, #16]	@ (8000590 <__io_putchar+0x20>)
 8000580:	f001 fffc 	bl	800257c <HAL_UART_Transmit>
	return ch;
 8000584:	687b      	ldr	r3, [r7, #4]
}
 8000586:	4618      	mov	r0, r3
 8000588:	3708      	adds	r7, #8
 800058a:	46bd      	mov	sp, r7
 800058c:	bd80      	pop	{r7, pc}
 800058e:	bf00      	nop
 8000590:	20000084 	.word	0x20000084

08000594 <Outs>:

void Outs(char *s)
{
 8000594:	b580      	push	{r7, lr}
 8000596:	b082      	sub	sp, #8
 8000598:	af00      	add	r7, sp, #0
 800059a:	6078      	str	r0, [r7, #4]
			s++;
		}
		else break;
	}
	*/
	while(*s)(*s =='\r') ? __io_putchar(*s++), __io_putchar('\n') : __io_putchar(*s++);
 800059c:	e015      	b.n	80005ca <Outs+0x36>
 800059e:	687b      	ldr	r3, [r7, #4]
 80005a0:	781b      	ldrb	r3, [r3, #0]
 80005a2:	2b0d      	cmp	r3, #13
 80005a4:	d10a      	bne.n	80005bc <Outs+0x28>
 80005a6:	687b      	ldr	r3, [r7, #4]
 80005a8:	1c5a      	adds	r2, r3, #1
 80005aa:	607a      	str	r2, [r7, #4]
 80005ac:	781b      	ldrb	r3, [r3, #0]
 80005ae:	4618      	mov	r0, r3
 80005b0:	f7ff ffde 	bl	8000570 <__io_putchar>
 80005b4:	200a      	movs	r0, #10
 80005b6:	f7ff ffdb 	bl	8000570 <__io_putchar>
 80005ba:	e006      	b.n	80005ca <Outs+0x36>
 80005bc:	687b      	ldr	r3, [r7, #4]
 80005be:	1c5a      	adds	r2, r3, #1
 80005c0:	607a      	str	r2, [r7, #4]
 80005c2:	781b      	ldrb	r3, [r3, #0]
 80005c4:	4618      	mov	r0, r3
 80005c6:	f7ff ffd3 	bl	8000570 <__io_putchar>
 80005ca:	687b      	ldr	r3, [r7, #4]
 80005cc:	781b      	ldrb	r3, [r3, #0]
 80005ce:	2b00      	cmp	r3, #0
 80005d0:	d1e5      	bne.n	800059e <Outs+0xa>
}
 80005d2:	bf00      	nop
 80005d4:	bf00      	nop
 80005d6:	3708      	adds	r7, #8
 80005d8:	46bd      	mov	sp, r7
 80005da:	bd80      	pop	{r7, pc}

080005dc <ProgramStart>:

void ProgramStart()
{
 80005dc:	b580      	push	{r7, lr}
 80005de:	af00      	add	r7, sp, #0
	 printf("\033[2J");	// screen clear
 80005e0:	480b      	ldr	r0, [pc, #44]	@ (8000610 <ProgramStart+0x34>)
 80005e2:	f002 fead 	bl	8003340 <iprintf>
	 printf("\033[1;1H");	// Move cursor pos to (1,1)
 80005e6:	480b      	ldr	r0, [pc, #44]	@ (8000614 <ProgramStart+0x38>)
 80005e8:	f002 feaa 	bl	8003340 <iprintf>
	 printf("Program Started....Press Blue button to continue\r\n");
 80005ec:	480a      	ldr	r0, [pc, #40]	@ (8000618 <ProgramStart+0x3c>)
 80005ee:	f002 ff0f 	bl	8003410 <puts>
	 while(HAL_GPIO_ReadPin(B1_GPIO_Port, B1_Pin));  // (B1 == 0) if pressed
 80005f2:	bf00      	nop
 80005f4:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80005f8:	4808      	ldr	r0, [pc, #32]	@ (800061c <ProgramStart+0x40>)
 80005fa:	f001 fa8d 	bl	8001b18 <HAL_GPIO_ReadPin>
 80005fe:	4603      	mov	r3, r0
 8000600:	2b00      	cmp	r3, #0
 8000602:	d1f7      	bne.n	80005f4 <ProgramStart+0x18>
	 printf("\033[2J");	// screen clear
 8000604:	4802      	ldr	r0, [pc, #8]	@ (8000610 <ProgramStart+0x34>)
 8000606:	f002 fe9b 	bl	8003340 <iprintf>
}
 800060a:	bf00      	nop
 800060c:	bd80      	pop	{r7, pc}
 800060e:	bf00      	nop
 8000610:	0800410c 	.word	0x0800410c
 8000614:	08004114 	.word	0x08004114
 8000618:	0800411c 	.word	0x0800411c
 800061c:	40020800 	.word	0x40020800

08000620 <GetBuffer>:
#define MAX_BUF 100
char buf[MAX_BUF];
char rx;
int head = 0, tail = 0;
int *GetBuffer(char *bb)
{
 8000620:	b580      	push	{r7, lr}
 8000622:	b084      	sub	sp, #16
 8000624:	af00      	add	r7, sp, #0
 8000626:	6078      	str	r0, [r7, #4]
	int ret = 0;
 8000628:	2300      	movs	r3, #0
 800062a:	60fb      	str	r3, [r7, #12]
	tail = MAX_BUF -huart2.hdmarx->Instance->NDTR;
 800062c:	4b2c      	ldr	r3, [pc, #176]	@ (80006e0 <GetBuffer+0xc0>)
 800062e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000630:	681b      	ldr	r3, [r3, #0]
 8000632:	685b      	ldr	r3, [r3, #4]
 8000634:	f1c3 0364 	rsb	r3, r3, #100	@ 0x64
 8000638:	461a      	mov	r2, r3
 800063a:	4b2a      	ldr	r3, [pc, #168]	@ (80006e4 <GetBuffer+0xc4>)
 800063c:	601a      	str	r2, [r3, #0]
	if(tail > head)
 800063e:	4b29      	ldr	r3, [pc, #164]	@ (80006e4 <GetBuffer+0xc4>)
 8000640:	681a      	ldr	r2, [r3, #0]
 8000642:	4b29      	ldr	r3, [pc, #164]	@ (80006e8 <GetBuffer+0xc8>)
 8000644:	681b      	ldr	r3, [r3, #0]
 8000646:	429a      	cmp	r2, r3
 8000648:	dd14      	ble.n	8000674 <GetBuffer+0x54>
	{
		memcpy(bb, buf + head, tail - head);
 800064a:	4b27      	ldr	r3, [pc, #156]	@ (80006e8 <GetBuffer+0xc8>)
 800064c:	681b      	ldr	r3, [r3, #0]
 800064e:	461a      	mov	r2, r3
 8000650:	4b26      	ldr	r3, [pc, #152]	@ (80006ec <GetBuffer+0xcc>)
 8000652:	18d1      	adds	r1, r2, r3
 8000654:	4b23      	ldr	r3, [pc, #140]	@ (80006e4 <GetBuffer+0xc4>)
 8000656:	681a      	ldr	r2, [r3, #0]
 8000658:	4b23      	ldr	r3, [pc, #140]	@ (80006e8 <GetBuffer+0xc8>)
 800065a:	681b      	ldr	r3, [r3, #0]
 800065c:	1ad3      	subs	r3, r2, r3
 800065e:	461a      	mov	r2, r3
 8000660:	6878      	ldr	r0, [r7, #4]
 8000662:	f003 f830 	bl	80036c6 <memcpy>
		ret = tail - head;
 8000666:	4b1f      	ldr	r3, [pc, #124]	@ (80006e4 <GetBuffer+0xc4>)
 8000668:	681a      	ldr	r2, [r3, #0]
 800066a:	4b1f      	ldr	r3, [pc, #124]	@ (80006e8 <GetBuffer+0xc8>)
 800066c:	681b      	ldr	r3, [r3, #0]
 800066e:	1ad3      	subs	r3, r2, r3
 8000670:	60fb      	str	r3, [r7, #12]
 8000672:	e026      	b.n	80006c2 <GetBuffer+0xa2>
	}
	else if(tail < head)
 8000674:	4b1b      	ldr	r3, [pc, #108]	@ (80006e4 <GetBuffer+0xc4>)
 8000676:	681a      	ldr	r2, [r3, #0]
 8000678:	4b1b      	ldr	r3, [pc, #108]	@ (80006e8 <GetBuffer+0xc8>)
 800067a:	681b      	ldr	r3, [r3, #0]
 800067c:	429a      	cmp	r2, r3
 800067e:	da20      	bge.n	80006c2 <GetBuffer+0xa2>
	{
		memcpy(bb, buf + head, MAX_BUF - head);
 8000680:	4b19      	ldr	r3, [pc, #100]	@ (80006e8 <GetBuffer+0xc8>)
 8000682:	681b      	ldr	r3, [r3, #0]
 8000684:	461a      	mov	r2, r3
 8000686:	4b19      	ldr	r3, [pc, #100]	@ (80006ec <GetBuffer+0xcc>)
 8000688:	18d1      	adds	r1, r2, r3
 800068a:	4b17      	ldr	r3, [pc, #92]	@ (80006e8 <GetBuffer+0xc8>)
 800068c:	681b      	ldr	r3, [r3, #0]
 800068e:	f1c3 0364 	rsb	r3, r3, #100	@ 0x64
 8000692:	461a      	mov	r2, r3
 8000694:	6878      	ldr	r0, [r7, #4]
 8000696:	f003 f816 	bl	80036c6 <memcpy>
		memcpy(bb + MAX_BUF - head, buf, tail);
 800069a:	4b13      	ldr	r3, [pc, #76]	@ (80006e8 <GetBuffer+0xc8>)
 800069c:	681b      	ldr	r3, [r3, #0]
 800069e:	f1c3 0364 	rsb	r3, r3, #100	@ 0x64
 80006a2:	687a      	ldr	r2, [r7, #4]
 80006a4:	4413      	add	r3, r2
 80006a6:	4a0f      	ldr	r2, [pc, #60]	@ (80006e4 <GetBuffer+0xc4>)
 80006a8:	6812      	ldr	r2, [r2, #0]
 80006aa:	4910      	ldr	r1, [pc, #64]	@ (80006ec <GetBuffer+0xcc>)
 80006ac:	4618      	mov	r0, r3
 80006ae:	f003 f80a 	bl	80036c6 <memcpy>
		ret = MAX_BUF - head + tail;
 80006b2:	4b0d      	ldr	r3, [pc, #52]	@ (80006e8 <GetBuffer+0xc8>)
 80006b4:	681b      	ldr	r3, [r3, #0]
 80006b6:	f1c3 0264 	rsb	r2, r3, #100	@ 0x64
 80006ba:	4b0a      	ldr	r3, [pc, #40]	@ (80006e4 <GetBuffer+0xc4>)
 80006bc:	681b      	ldr	r3, [r3, #0]
 80006be:	4413      	add	r3, r2
 80006c0:	60fb      	str	r3, [r7, #12]
	}
	bb[ret]=0;
 80006c2:	68fb      	ldr	r3, [r7, #12]
 80006c4:	687a      	ldr	r2, [r7, #4]
 80006c6:	4413      	add	r3, r2
 80006c8:	2200      	movs	r2, #0
 80006ca:	701a      	strb	r2, [r3, #0]
	head = tail;
 80006cc:	4b05      	ldr	r3, [pc, #20]	@ (80006e4 <GetBuffer+0xc4>)
 80006ce:	681b      	ldr	r3, [r3, #0]
 80006d0:	4a05      	ldr	r2, [pc, #20]	@ (80006e8 <GetBuffer+0xc8>)
 80006d2:	6013      	str	r3, [r2, #0]
	return;
 80006d4:	bf00      	nop
 80006d6:	bf00      	nop
}
 80006d8:	4618      	mov	r0, r3
 80006da:	3710      	adds	r7, #16
 80006dc:	46bd      	mov	sp, r7
 80006de:	bd80      	pop	{r7, pc}
 80006e0:	20000084 	.word	0x20000084
 80006e4:	20000198 	.word	0x20000198
 80006e8:	20000194 	.word	0x20000194
 80006ec:	2000012c 	.word	0x2000012c

080006f0 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80006f0:	b580      	push	{r7, lr}
 80006f2:	b082      	sub	sp, #8
 80006f4:	af00      	add	r7, sp, #0
 80006f6:	6078      	str	r0, [r7, #4]
	//if(HAL_UART_Receive(huart,buf, 1, 1) == HAL_OK);
	buf[tail++] = rx;
 80006f8:	4b0c      	ldr	r3, [pc, #48]	@ (800072c <HAL_UART_RxCpltCallback+0x3c>)
 80006fa:	681b      	ldr	r3, [r3, #0]
 80006fc:	1c5a      	adds	r2, r3, #1
 80006fe:	490b      	ldr	r1, [pc, #44]	@ (800072c <HAL_UART_RxCpltCallback+0x3c>)
 8000700:	600a      	str	r2, [r1, #0]
 8000702:	4a0b      	ldr	r2, [pc, #44]	@ (8000730 <HAL_UART_RxCpltCallback+0x40>)
 8000704:	7811      	ldrb	r1, [r2, #0]
 8000706:	4a0b      	ldr	r2, [pc, #44]	@ (8000734 <HAL_UART_RxCpltCallback+0x44>)
 8000708:	54d1      	strb	r1, [r2, r3]
	if(tail >= MAX_BUF) tail = 0;
 800070a:	4b08      	ldr	r3, [pc, #32]	@ (800072c <HAL_UART_RxCpltCallback+0x3c>)
 800070c:	681b      	ldr	r3, [r3, #0]
 800070e:	2b63      	cmp	r3, #99	@ 0x63
 8000710:	dd02      	ble.n	8000718 <HAL_UART_RxCpltCallback+0x28>
 8000712:	4b06      	ldr	r3, [pc, #24]	@ (800072c <HAL_UART_RxCpltCallback+0x3c>)
 8000714:	2200      	movs	r2, #0
 8000716:	601a      	str	r2, [r3, #0]
	//printf("%c"rx);
	HAL_UART_Receive_IT(huart,&rx, 1);
 8000718:	2201      	movs	r2, #1
 800071a:	4905      	ldr	r1, [pc, #20]	@ (8000730 <HAL_UART_RxCpltCallback+0x40>)
 800071c:	6878      	ldr	r0, [r7, #4]
 800071e:	f001 ffb8 	bl	8002692 <HAL_UART_Receive_IT>
}
 8000722:	bf00      	nop
 8000724:	3708      	adds	r7, #8
 8000726:	46bd      	mov	sp, r7
 8000728:	bd80      	pop	{r7, pc}
 800072a:	bf00      	nop
 800072c:	20000198 	.word	0x20000198
 8000730:	20000190 	.word	0x20000190
 8000734:	2000012c 	.word	0x2000012c

08000738 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8000738:	b580      	push	{r7, lr}
 800073a:	b09c      	sub	sp, #112	@ 0x70
 800073c:	af00      	add	r7, sp, #0
 800073e:	4603      	mov	r3, r0
 8000740:	80fb      	strh	r3, [r7, #6]
	if(GPIO_Pin == A8_Pin)
 8000742:	88fb      	ldrh	r3, [r7, #6]
 8000744:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8000748:	d10a      	bne.n	8000760 <HAL_GPIO_EXTI_Callback+0x28>
	{
		char bb[MAX_BUF];
		GetBuffer(bb);
 800074a:	f107 030c 	add.w	r3, r7, #12
 800074e:	4618      	mov	r0, r3
 8000750:	f7ff ff66 	bl	8000620 <GetBuffer>
		printf("%s\r\n", bb);
 8000754:	f107 030c 	add.w	r3, r7, #12
 8000758:	4619      	mov	r1, r3
 800075a:	4803      	ldr	r0, [pc, #12]	@ (8000768 <HAL_GPIO_EXTI_Callback+0x30>)
 800075c:	f002 fdf0 	bl	8003340 <iprintf>
		}
	}
	//else if(GPIO_Pin == SW1_Pin)
	 *
	 */
}
 8000760:	bf00      	nop
 8000762:	3770      	adds	r7, #112	@ 0x70
 8000764:	46bd      	mov	sp, r7
 8000766:	bd80      	pop	{r7, pc}
 8000768:	08004150 	.word	0x08004150

0800076c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800076c:	b580      	push	{r7, lr}
 800076e:	b09a      	sub	sp, #104	@ 0x68
 8000770:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000772:	f000 fb35 	bl	8000de0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000776:	f000 f821 	bl	80007bc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800077a:	f000 f8d3 	bl	8000924 <MX_GPIO_Init>
  MX_DMA_Init();
 800077e:	f000 f8b1 	bl	80008e4 <MX_DMA_Init>
  MX_USART2_UART_Init();
 8000782:	f000 f885 	bl	8000890 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  ProgramStart();
 8000786:	f7ff ff29 	bl	80005dc <ProgramStart>
  //HAL_UART_Receive_IT(&huart2,&rx, 1);
  HAL_UART_Receive_DMA(&huart2,buf, MAX_BUF);
 800078a:	2264      	movs	r2, #100	@ 0x64
 800078c:	4909      	ldr	r1, [pc, #36]	@ (80007b4 <main+0x48>)
 800078e:	480a      	ldr	r0, [pc, #40]	@ (80007b8 <main+0x4c>)
 8000790:	f001 ffa4 	bl	80026dc <HAL_UART_Receive_DMA>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  if(GetBuffer(bb)){
 8000794:	1d3b      	adds	r3, r7, #4
 8000796:	4618      	mov	r0, r3
 8000798:	f7ff ff42 	bl	8000620 <GetBuffer>
 800079c:	4603      	mov	r3, r0
 800079e:	2b00      	cmp	r3, #0
 80007a0:	d003      	beq.n	80007aa <main+0x3e>
		  Outs(bb);
 80007a2:	1d3b      	adds	r3, r7, #4
 80007a4:	4618      	mov	r0, r3
 80007a6:	f7ff fef5 	bl	8000594 <Outs>
		  /*printf("%s\r\n", bb);*/
	  }
	  HAL_Delay(100);
 80007aa:	2064      	movs	r0, #100	@ 0x64
 80007ac:	f000 fb8a 	bl	8000ec4 <HAL_Delay>
	  if(GetBuffer(bb)){
 80007b0:	e7f0      	b.n	8000794 <main+0x28>
 80007b2:	bf00      	nop
 80007b4:	2000012c 	.word	0x2000012c
 80007b8:	20000084 	.word	0x20000084

080007bc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80007bc:	b580      	push	{r7, lr}
 80007be:	b094      	sub	sp, #80	@ 0x50
 80007c0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80007c2:	f107 0320 	add.w	r3, r7, #32
 80007c6:	2230      	movs	r2, #48	@ 0x30
 80007c8:	2100      	movs	r1, #0
 80007ca:	4618      	mov	r0, r3
 80007cc:	f002 ff00 	bl	80035d0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80007d0:	f107 030c 	add.w	r3, r7, #12
 80007d4:	2200      	movs	r2, #0
 80007d6:	601a      	str	r2, [r3, #0]
 80007d8:	605a      	str	r2, [r3, #4]
 80007da:	609a      	str	r2, [r3, #8]
 80007dc:	60da      	str	r2, [r3, #12]
 80007de:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80007e0:	2300      	movs	r3, #0
 80007e2:	60bb      	str	r3, [r7, #8]
 80007e4:	4b28      	ldr	r3, [pc, #160]	@ (8000888 <SystemClock_Config+0xcc>)
 80007e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80007e8:	4a27      	ldr	r2, [pc, #156]	@ (8000888 <SystemClock_Config+0xcc>)
 80007ea:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80007ee:	6413      	str	r3, [r2, #64]	@ 0x40
 80007f0:	4b25      	ldr	r3, [pc, #148]	@ (8000888 <SystemClock_Config+0xcc>)
 80007f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80007f4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80007f8:	60bb      	str	r3, [r7, #8]
 80007fa:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80007fc:	2300      	movs	r3, #0
 80007fe:	607b      	str	r3, [r7, #4]
 8000800:	4b22      	ldr	r3, [pc, #136]	@ (800088c <SystemClock_Config+0xd0>)
 8000802:	681b      	ldr	r3, [r3, #0]
 8000804:	4a21      	ldr	r2, [pc, #132]	@ (800088c <SystemClock_Config+0xd0>)
 8000806:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800080a:	6013      	str	r3, [r2, #0]
 800080c:	4b1f      	ldr	r3, [pc, #124]	@ (800088c <SystemClock_Config+0xd0>)
 800080e:	681b      	ldr	r3, [r3, #0]
 8000810:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000814:	607b      	str	r3, [r7, #4]
 8000816:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000818:	2302      	movs	r3, #2
 800081a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800081c:	2301      	movs	r3, #1
 800081e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000820:	2310      	movs	r3, #16
 8000822:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000824:	2302      	movs	r3, #2
 8000826:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000828:	2300      	movs	r3, #0
 800082a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 800082c:	2310      	movs	r3, #16
 800082e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8000830:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8000834:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8000836:	2304      	movs	r3, #4
 8000838:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 800083a:	2304      	movs	r3, #4
 800083c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800083e:	f107 0320 	add.w	r3, r7, #32
 8000842:	4618      	mov	r0, r3
 8000844:	f001 f9b2 	bl	8001bac <HAL_RCC_OscConfig>
 8000848:	4603      	mov	r3, r0
 800084a:	2b00      	cmp	r3, #0
 800084c:	d001      	beq.n	8000852 <SystemClock_Config+0x96>
  {
    Error_Handler();
 800084e:	f000 f8f5 	bl	8000a3c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000852:	230f      	movs	r3, #15
 8000854:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000856:	2302      	movs	r3, #2
 8000858:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800085a:	2300      	movs	r3, #0
 800085c:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800085e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000862:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000864:	2300      	movs	r3, #0
 8000866:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000868:	f107 030c 	add.w	r3, r7, #12
 800086c:	2102      	movs	r1, #2
 800086e:	4618      	mov	r0, r3
 8000870:	f001 fc14 	bl	800209c <HAL_RCC_ClockConfig>
 8000874:	4603      	mov	r3, r0
 8000876:	2b00      	cmp	r3, #0
 8000878:	d001      	beq.n	800087e <SystemClock_Config+0xc2>
  {
    Error_Handler();
 800087a:	f000 f8df 	bl	8000a3c <Error_Handler>
  }
}
 800087e:	bf00      	nop
 8000880:	3750      	adds	r7, #80	@ 0x50
 8000882:	46bd      	mov	sp, r7
 8000884:	bd80      	pop	{r7, pc}
 8000886:	bf00      	nop
 8000888:	40023800 	.word	0x40023800
 800088c:	40007000 	.word	0x40007000

08000890 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000890:	b580      	push	{r7, lr}
 8000892:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000894:	4b11      	ldr	r3, [pc, #68]	@ (80008dc <MX_USART2_UART_Init+0x4c>)
 8000896:	4a12      	ldr	r2, [pc, #72]	@ (80008e0 <MX_USART2_UART_Init+0x50>)
 8000898:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800089a:	4b10      	ldr	r3, [pc, #64]	@ (80008dc <MX_USART2_UART_Init+0x4c>)
 800089c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80008a0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80008a2:	4b0e      	ldr	r3, [pc, #56]	@ (80008dc <MX_USART2_UART_Init+0x4c>)
 80008a4:	2200      	movs	r2, #0
 80008a6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80008a8:	4b0c      	ldr	r3, [pc, #48]	@ (80008dc <MX_USART2_UART_Init+0x4c>)
 80008aa:	2200      	movs	r2, #0
 80008ac:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80008ae:	4b0b      	ldr	r3, [pc, #44]	@ (80008dc <MX_USART2_UART_Init+0x4c>)
 80008b0:	2200      	movs	r2, #0
 80008b2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80008b4:	4b09      	ldr	r3, [pc, #36]	@ (80008dc <MX_USART2_UART_Init+0x4c>)
 80008b6:	220c      	movs	r2, #12
 80008b8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80008ba:	4b08      	ldr	r3, [pc, #32]	@ (80008dc <MX_USART2_UART_Init+0x4c>)
 80008bc:	2200      	movs	r2, #0
 80008be:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80008c0:	4b06      	ldr	r3, [pc, #24]	@ (80008dc <MX_USART2_UART_Init+0x4c>)
 80008c2:	2200      	movs	r2, #0
 80008c4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80008c6:	4805      	ldr	r0, [pc, #20]	@ (80008dc <MX_USART2_UART_Init+0x4c>)
 80008c8:	f001 fe08 	bl	80024dc <HAL_UART_Init>
 80008cc:	4603      	mov	r3, r0
 80008ce:	2b00      	cmp	r3, #0
 80008d0:	d001      	beq.n	80008d6 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80008d2:	f000 f8b3 	bl	8000a3c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80008d6:	bf00      	nop
 80008d8:	bd80      	pop	{r7, pc}
 80008da:	bf00      	nop
 80008dc:	20000084 	.word	0x20000084
 80008e0:	40004400 	.word	0x40004400

080008e4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80008e4:	b580      	push	{r7, lr}
 80008e6:	b082      	sub	sp, #8
 80008e8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80008ea:	2300      	movs	r3, #0
 80008ec:	607b      	str	r3, [r7, #4]
 80008ee:	4b0c      	ldr	r3, [pc, #48]	@ (8000920 <MX_DMA_Init+0x3c>)
 80008f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008f2:	4a0b      	ldr	r2, [pc, #44]	@ (8000920 <MX_DMA_Init+0x3c>)
 80008f4:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80008f8:	6313      	str	r3, [r2, #48]	@ 0x30
 80008fa:	4b09      	ldr	r3, [pc, #36]	@ (8000920 <MX_DMA_Init+0x3c>)
 80008fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008fe:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000902:	607b      	str	r3, [r7, #4]
 8000904:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 8000906:	2200      	movs	r2, #0
 8000908:	2100      	movs	r1, #0
 800090a:	2010      	movs	r0, #16
 800090c:	f000 fbd9 	bl	80010c2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8000910:	2010      	movs	r0, #16
 8000912:	f000 fbf2 	bl	80010fa <HAL_NVIC_EnableIRQ>

}
 8000916:	bf00      	nop
 8000918:	3708      	adds	r7, #8
 800091a:	46bd      	mov	sp, r7
 800091c:	bd80      	pop	{r7, pc}
 800091e:	bf00      	nop
 8000920:	40023800 	.word	0x40023800

08000924 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000924:	b580      	push	{r7, lr}
 8000926:	b08a      	sub	sp, #40	@ 0x28
 8000928:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800092a:	f107 0314 	add.w	r3, r7, #20
 800092e:	2200      	movs	r2, #0
 8000930:	601a      	str	r2, [r3, #0]
 8000932:	605a      	str	r2, [r3, #4]
 8000934:	609a      	str	r2, [r3, #8]
 8000936:	60da      	str	r2, [r3, #12]
 8000938:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800093a:	2300      	movs	r3, #0
 800093c:	613b      	str	r3, [r7, #16]
 800093e:	4b3c      	ldr	r3, [pc, #240]	@ (8000a30 <MX_GPIO_Init+0x10c>)
 8000940:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000942:	4a3b      	ldr	r2, [pc, #236]	@ (8000a30 <MX_GPIO_Init+0x10c>)
 8000944:	f043 0304 	orr.w	r3, r3, #4
 8000948:	6313      	str	r3, [r2, #48]	@ 0x30
 800094a:	4b39      	ldr	r3, [pc, #228]	@ (8000a30 <MX_GPIO_Init+0x10c>)
 800094c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800094e:	f003 0304 	and.w	r3, r3, #4
 8000952:	613b      	str	r3, [r7, #16]
 8000954:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000956:	2300      	movs	r3, #0
 8000958:	60fb      	str	r3, [r7, #12]
 800095a:	4b35      	ldr	r3, [pc, #212]	@ (8000a30 <MX_GPIO_Init+0x10c>)
 800095c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800095e:	4a34      	ldr	r2, [pc, #208]	@ (8000a30 <MX_GPIO_Init+0x10c>)
 8000960:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000964:	6313      	str	r3, [r2, #48]	@ 0x30
 8000966:	4b32      	ldr	r3, [pc, #200]	@ (8000a30 <MX_GPIO_Init+0x10c>)
 8000968:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800096a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800096e:	60fb      	str	r3, [r7, #12]
 8000970:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000972:	2300      	movs	r3, #0
 8000974:	60bb      	str	r3, [r7, #8]
 8000976:	4b2e      	ldr	r3, [pc, #184]	@ (8000a30 <MX_GPIO_Init+0x10c>)
 8000978:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800097a:	4a2d      	ldr	r2, [pc, #180]	@ (8000a30 <MX_GPIO_Init+0x10c>)
 800097c:	f043 0301 	orr.w	r3, r3, #1
 8000980:	6313      	str	r3, [r2, #48]	@ 0x30
 8000982:	4b2b      	ldr	r3, [pc, #172]	@ (8000a30 <MX_GPIO_Init+0x10c>)
 8000984:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000986:	f003 0301 	and.w	r3, r3, #1
 800098a:	60bb      	str	r3, [r7, #8]
 800098c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800098e:	2300      	movs	r3, #0
 8000990:	607b      	str	r3, [r7, #4]
 8000992:	4b27      	ldr	r3, [pc, #156]	@ (8000a30 <MX_GPIO_Init+0x10c>)
 8000994:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000996:	4a26      	ldr	r2, [pc, #152]	@ (8000a30 <MX_GPIO_Init+0x10c>)
 8000998:	f043 0302 	orr.w	r3, r3, #2
 800099c:	6313      	str	r3, [r2, #48]	@ 0x30
 800099e:	4b24      	ldr	r3, [pc, #144]	@ (8000a30 <MX_GPIO_Init+0x10c>)
 80009a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009a2:	f003 0302 	and.w	r3, r3, #2
 80009a6:	607b      	str	r3, [r7, #4]
 80009a8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80009aa:	2200      	movs	r2, #0
 80009ac:	2120      	movs	r1, #32
 80009ae:	4821      	ldr	r0, [pc, #132]	@ (8000a34 <MX_GPIO_Init+0x110>)
 80009b0:	f001 f8ca 	bl	8001b48 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80009b4:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80009b8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80009ba:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 80009be:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009c0:	2300      	movs	r3, #0
 80009c2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80009c4:	f107 0314 	add.w	r3, r7, #20
 80009c8:	4619      	mov	r1, r3
 80009ca:	481b      	ldr	r0, [pc, #108]	@ (8000a38 <MX_GPIO_Init+0x114>)
 80009cc:	f000 ff20 	bl	8001810 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80009d0:	2320      	movs	r3, #32
 80009d2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80009d4:	2301      	movs	r3, #1
 80009d6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009d8:	2300      	movs	r3, #0
 80009da:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009dc:	2300      	movs	r3, #0
 80009de:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80009e0:	f107 0314 	add.w	r3, r7, #20
 80009e4:	4619      	mov	r1, r3
 80009e6:	4813      	ldr	r0, [pc, #76]	@ (8000a34 <MX_GPIO_Init+0x110>)
 80009e8:	f000 ff12 	bl	8001810 <HAL_GPIO_Init>

  /*Configure GPIO pin : A8_Pin */
  GPIO_InitStruct.Pin = A8_Pin;
 80009ec:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80009f0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80009f2:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80009f6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009f8:	2300      	movs	r3, #0
 80009fa:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(A8_GPIO_Port, &GPIO_InitStruct);
 80009fc:	f107 0314 	add.w	r3, r7, #20
 8000a00:	4619      	mov	r1, r3
 8000a02:	480c      	ldr	r0, [pc, #48]	@ (8000a34 <MX_GPIO_Init+0x110>)
 8000a04:	f000 ff04 	bl	8001810 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8000a08:	2200      	movs	r2, #0
 8000a0a:	2100      	movs	r1, #0
 8000a0c:	2017      	movs	r0, #23
 8000a0e:	f000 fb58 	bl	80010c2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8000a12:	2017      	movs	r0, #23
 8000a14:	f000 fb71 	bl	80010fa <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8000a18:	2200      	movs	r2, #0
 8000a1a:	2100      	movs	r1, #0
 8000a1c:	2028      	movs	r0, #40	@ 0x28
 8000a1e:	f000 fb50 	bl	80010c2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000a22:	2028      	movs	r0, #40	@ 0x28
 8000a24:	f000 fb69 	bl	80010fa <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000a28:	bf00      	nop
 8000a2a:	3728      	adds	r7, #40	@ 0x28
 8000a2c:	46bd      	mov	sp, r7
 8000a2e:	bd80      	pop	{r7, pc}
 8000a30:	40023800 	.word	0x40023800
 8000a34:	40020000 	.word	0x40020000
 8000a38:	40020800 	.word	0x40020800

08000a3c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000a3c:	b480      	push	{r7}
 8000a3e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000a40:	b672      	cpsid	i
}
 8000a42:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000a44:	bf00      	nop
 8000a46:	e7fd      	b.n	8000a44 <Error_Handler+0x8>

08000a48 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000a48:	b580      	push	{r7, lr}
 8000a4a:	b082      	sub	sp, #8
 8000a4c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000a4e:	2300      	movs	r3, #0
 8000a50:	607b      	str	r3, [r7, #4]
 8000a52:	4b10      	ldr	r3, [pc, #64]	@ (8000a94 <HAL_MspInit+0x4c>)
 8000a54:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000a56:	4a0f      	ldr	r2, [pc, #60]	@ (8000a94 <HAL_MspInit+0x4c>)
 8000a58:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000a5c:	6453      	str	r3, [r2, #68]	@ 0x44
 8000a5e:	4b0d      	ldr	r3, [pc, #52]	@ (8000a94 <HAL_MspInit+0x4c>)
 8000a60:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000a62:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000a66:	607b      	str	r3, [r7, #4]
 8000a68:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000a6a:	2300      	movs	r3, #0
 8000a6c:	603b      	str	r3, [r7, #0]
 8000a6e:	4b09      	ldr	r3, [pc, #36]	@ (8000a94 <HAL_MspInit+0x4c>)
 8000a70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a72:	4a08      	ldr	r2, [pc, #32]	@ (8000a94 <HAL_MspInit+0x4c>)
 8000a74:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000a78:	6413      	str	r3, [r2, #64]	@ 0x40
 8000a7a:	4b06      	ldr	r3, [pc, #24]	@ (8000a94 <HAL_MspInit+0x4c>)
 8000a7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a7e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000a82:	603b      	str	r3, [r7, #0]
 8000a84:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8000a86:	2007      	movs	r0, #7
 8000a88:	f000 fb10 	bl	80010ac <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000a8c:	bf00      	nop
 8000a8e:	3708      	adds	r7, #8
 8000a90:	46bd      	mov	sp, r7
 8000a92:	bd80      	pop	{r7, pc}
 8000a94:	40023800 	.word	0x40023800

08000a98 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000a98:	b580      	push	{r7, lr}
 8000a9a:	b08a      	sub	sp, #40	@ 0x28
 8000a9c:	af00      	add	r7, sp, #0
 8000a9e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000aa0:	f107 0314 	add.w	r3, r7, #20
 8000aa4:	2200      	movs	r2, #0
 8000aa6:	601a      	str	r2, [r3, #0]
 8000aa8:	605a      	str	r2, [r3, #4]
 8000aaa:	609a      	str	r2, [r3, #8]
 8000aac:	60da      	str	r2, [r3, #12]
 8000aae:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8000ab0:	687b      	ldr	r3, [r7, #4]
 8000ab2:	681b      	ldr	r3, [r3, #0]
 8000ab4:	4a30      	ldr	r2, [pc, #192]	@ (8000b78 <HAL_UART_MspInit+0xe0>)
 8000ab6:	4293      	cmp	r3, r2
 8000ab8:	d15a      	bne.n	8000b70 <HAL_UART_MspInit+0xd8>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000aba:	2300      	movs	r3, #0
 8000abc:	613b      	str	r3, [r7, #16]
 8000abe:	4b2f      	ldr	r3, [pc, #188]	@ (8000b7c <HAL_UART_MspInit+0xe4>)
 8000ac0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ac2:	4a2e      	ldr	r2, [pc, #184]	@ (8000b7c <HAL_UART_MspInit+0xe4>)
 8000ac4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000ac8:	6413      	str	r3, [r2, #64]	@ 0x40
 8000aca:	4b2c      	ldr	r3, [pc, #176]	@ (8000b7c <HAL_UART_MspInit+0xe4>)
 8000acc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ace:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000ad2:	613b      	str	r3, [r7, #16]
 8000ad4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ad6:	2300      	movs	r3, #0
 8000ad8:	60fb      	str	r3, [r7, #12]
 8000ada:	4b28      	ldr	r3, [pc, #160]	@ (8000b7c <HAL_UART_MspInit+0xe4>)
 8000adc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ade:	4a27      	ldr	r2, [pc, #156]	@ (8000b7c <HAL_UART_MspInit+0xe4>)
 8000ae0:	f043 0301 	orr.w	r3, r3, #1
 8000ae4:	6313      	str	r3, [r2, #48]	@ 0x30
 8000ae6:	4b25      	ldr	r3, [pc, #148]	@ (8000b7c <HAL_UART_MspInit+0xe4>)
 8000ae8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000aea:	f003 0301 	and.w	r3, r3, #1
 8000aee:	60fb      	str	r3, [r7, #12]
 8000af0:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000af2:	230c      	movs	r3, #12
 8000af4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000af6:	2302      	movs	r3, #2
 8000af8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000afa:	2300      	movs	r3, #0
 8000afc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000afe:	2303      	movs	r3, #3
 8000b00:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000b02:	2307      	movs	r3, #7
 8000b04:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b06:	f107 0314 	add.w	r3, r7, #20
 8000b0a:	4619      	mov	r1, r3
 8000b0c:	481c      	ldr	r0, [pc, #112]	@ (8000b80 <HAL_UART_MspInit+0xe8>)
 8000b0e:	f000 fe7f 	bl	8001810 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Stream5;
 8000b12:	4b1c      	ldr	r3, [pc, #112]	@ (8000b84 <HAL_UART_MspInit+0xec>)
 8000b14:	4a1c      	ldr	r2, [pc, #112]	@ (8000b88 <HAL_UART_MspInit+0xf0>)
 8000b16:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 8000b18:	4b1a      	ldr	r3, [pc, #104]	@ (8000b84 <HAL_UART_MspInit+0xec>)
 8000b1a:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8000b1e:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000b20:	4b18      	ldr	r3, [pc, #96]	@ (8000b84 <HAL_UART_MspInit+0xec>)
 8000b22:	2200      	movs	r2, #0
 8000b24:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000b26:	4b17      	ldr	r3, [pc, #92]	@ (8000b84 <HAL_UART_MspInit+0xec>)
 8000b28:	2200      	movs	r2, #0
 8000b2a:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8000b2c:	4b15      	ldr	r3, [pc, #84]	@ (8000b84 <HAL_UART_MspInit+0xec>)
 8000b2e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000b32:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000b34:	4b13      	ldr	r3, [pc, #76]	@ (8000b84 <HAL_UART_MspInit+0xec>)
 8000b36:	2200      	movs	r2, #0
 8000b38:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000b3a:	4b12      	ldr	r3, [pc, #72]	@ (8000b84 <HAL_UART_MspInit+0xec>)
 8000b3c:	2200      	movs	r2, #0
 8000b3e:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 8000b40:	4b10      	ldr	r3, [pc, #64]	@ (8000b84 <HAL_UART_MspInit+0xec>)
 8000b42:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000b46:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8000b48:	4b0e      	ldr	r3, [pc, #56]	@ (8000b84 <HAL_UART_MspInit+0xec>)
 8000b4a:	2200      	movs	r2, #0
 8000b4c:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000b4e:	4b0d      	ldr	r3, [pc, #52]	@ (8000b84 <HAL_UART_MspInit+0xec>)
 8000b50:	2200      	movs	r2, #0
 8000b52:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8000b54:	480b      	ldr	r0, [pc, #44]	@ (8000b84 <HAL_UART_MspInit+0xec>)
 8000b56:	f000 faeb 	bl	8001130 <HAL_DMA_Init>
 8000b5a:	4603      	mov	r3, r0
 8000b5c:	2b00      	cmp	r3, #0
 8000b5e:	d001      	beq.n	8000b64 <HAL_UART_MspInit+0xcc>
    {
      Error_Handler();
 8000b60:	f7ff ff6c 	bl	8000a3c <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 8000b64:	687b      	ldr	r3, [r7, #4]
 8000b66:	4a07      	ldr	r2, [pc, #28]	@ (8000b84 <HAL_UART_MspInit+0xec>)
 8000b68:	63da      	str	r2, [r3, #60]	@ 0x3c
 8000b6a:	4a06      	ldr	r2, [pc, #24]	@ (8000b84 <HAL_UART_MspInit+0xec>)
 8000b6c:	687b      	ldr	r3, [r7, #4]
 8000b6e:	6393      	str	r3, [r2, #56]	@ 0x38
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000b70:	bf00      	nop
 8000b72:	3728      	adds	r7, #40	@ 0x28
 8000b74:	46bd      	mov	sp, r7
 8000b76:	bd80      	pop	{r7, pc}
 8000b78:	40004400 	.word	0x40004400
 8000b7c:	40023800 	.word	0x40023800
 8000b80:	40020000 	.word	0x40020000
 8000b84:	200000cc 	.word	0x200000cc
 8000b88:	40026088 	.word	0x40026088

08000b8c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000b8c:	b480      	push	{r7}
 8000b8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000b90:	bf00      	nop
 8000b92:	e7fd      	b.n	8000b90 <NMI_Handler+0x4>

08000b94 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000b94:	b480      	push	{r7}
 8000b96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000b98:	bf00      	nop
 8000b9a:	e7fd      	b.n	8000b98 <HardFault_Handler+0x4>

08000b9c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000b9c:	b480      	push	{r7}
 8000b9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000ba0:	bf00      	nop
 8000ba2:	e7fd      	b.n	8000ba0 <MemManage_Handler+0x4>

08000ba4 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000ba4:	b480      	push	{r7}
 8000ba6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000ba8:	bf00      	nop
 8000baa:	e7fd      	b.n	8000ba8 <BusFault_Handler+0x4>

08000bac <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000bac:	b480      	push	{r7}
 8000bae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000bb0:	bf00      	nop
 8000bb2:	e7fd      	b.n	8000bb0 <UsageFault_Handler+0x4>

08000bb4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000bb4:	b480      	push	{r7}
 8000bb6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000bb8:	bf00      	nop
 8000bba:	46bd      	mov	sp, r7
 8000bbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bc0:	4770      	bx	lr

08000bc2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000bc2:	b480      	push	{r7}
 8000bc4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000bc6:	bf00      	nop
 8000bc8:	46bd      	mov	sp, r7
 8000bca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bce:	4770      	bx	lr

08000bd0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000bd0:	b480      	push	{r7}
 8000bd2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000bd4:	bf00      	nop
 8000bd6:	46bd      	mov	sp, r7
 8000bd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bdc:	4770      	bx	lr

08000bde <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000bde:	b580      	push	{r7, lr}
 8000be0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000be2:	f000 f94f 	bl	8000e84 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000be6:	bf00      	nop
 8000be8:	bd80      	pop	{r7, pc}
	...

08000bec <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8000bec:	b580      	push	{r7, lr}
 8000bee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8000bf0:	4802      	ldr	r0, [pc, #8]	@ (8000bfc <DMA1_Stream5_IRQHandler+0x10>)
 8000bf2:	f000 fba3 	bl	800133c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 8000bf6:	bf00      	nop
 8000bf8:	bd80      	pop	{r7, pc}
 8000bfa:	bf00      	nop
 8000bfc:	200000cc 	.word	0x200000cc

08000c00 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8000c00:	b580      	push	{r7, lr}
 8000c02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(A8_Pin);
 8000c04:	f44f 7080 	mov.w	r0, #256	@ 0x100
 8000c08:	f000 ffb8 	bl	8001b7c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8000c0c:	bf00      	nop
 8000c0e:	bd80      	pop	{r7, pc}

08000c10 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8000c10:	b580      	push	{r7, lr}
 8000c12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8000c14:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8000c18:	f000 ffb0 	bl	8001b7c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8000c1c:	bf00      	nop
 8000c1e:	bd80      	pop	{r7, pc}

08000c20 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000c20:	b580      	push	{r7, lr}
 8000c22:	b086      	sub	sp, #24
 8000c24:	af00      	add	r7, sp, #0
 8000c26:	60f8      	str	r0, [r7, #12]
 8000c28:	60b9      	str	r1, [r7, #8]
 8000c2a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000c2c:	2300      	movs	r3, #0
 8000c2e:	617b      	str	r3, [r7, #20]
 8000c30:	e00a      	b.n	8000c48 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000c32:	f3af 8000 	nop.w
 8000c36:	4601      	mov	r1, r0
 8000c38:	68bb      	ldr	r3, [r7, #8]
 8000c3a:	1c5a      	adds	r2, r3, #1
 8000c3c:	60ba      	str	r2, [r7, #8]
 8000c3e:	b2ca      	uxtb	r2, r1
 8000c40:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000c42:	697b      	ldr	r3, [r7, #20]
 8000c44:	3301      	adds	r3, #1
 8000c46:	617b      	str	r3, [r7, #20]
 8000c48:	697a      	ldr	r2, [r7, #20]
 8000c4a:	687b      	ldr	r3, [r7, #4]
 8000c4c:	429a      	cmp	r2, r3
 8000c4e:	dbf0      	blt.n	8000c32 <_read+0x12>
  }

  return len;
 8000c50:	687b      	ldr	r3, [r7, #4]
}
 8000c52:	4618      	mov	r0, r3
 8000c54:	3718      	adds	r7, #24
 8000c56:	46bd      	mov	sp, r7
 8000c58:	bd80      	pop	{r7, pc}

08000c5a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000c5a:	b580      	push	{r7, lr}
 8000c5c:	b086      	sub	sp, #24
 8000c5e:	af00      	add	r7, sp, #0
 8000c60:	60f8      	str	r0, [r7, #12]
 8000c62:	60b9      	str	r1, [r7, #8]
 8000c64:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000c66:	2300      	movs	r3, #0
 8000c68:	617b      	str	r3, [r7, #20]
 8000c6a:	e009      	b.n	8000c80 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000c6c:	68bb      	ldr	r3, [r7, #8]
 8000c6e:	1c5a      	adds	r2, r3, #1
 8000c70:	60ba      	str	r2, [r7, #8]
 8000c72:	781b      	ldrb	r3, [r3, #0]
 8000c74:	4618      	mov	r0, r3
 8000c76:	f7ff fc7b 	bl	8000570 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000c7a:	697b      	ldr	r3, [r7, #20]
 8000c7c:	3301      	adds	r3, #1
 8000c7e:	617b      	str	r3, [r7, #20]
 8000c80:	697a      	ldr	r2, [r7, #20]
 8000c82:	687b      	ldr	r3, [r7, #4]
 8000c84:	429a      	cmp	r2, r3
 8000c86:	dbf1      	blt.n	8000c6c <_write+0x12>
  }
  return len;
 8000c88:	687b      	ldr	r3, [r7, #4]
}
 8000c8a:	4618      	mov	r0, r3
 8000c8c:	3718      	adds	r7, #24
 8000c8e:	46bd      	mov	sp, r7
 8000c90:	bd80      	pop	{r7, pc}

08000c92 <_close>:

int _close(int file)
{
 8000c92:	b480      	push	{r7}
 8000c94:	b083      	sub	sp, #12
 8000c96:	af00      	add	r7, sp, #0
 8000c98:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000c9a:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000c9e:	4618      	mov	r0, r3
 8000ca0:	370c      	adds	r7, #12
 8000ca2:	46bd      	mov	sp, r7
 8000ca4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ca8:	4770      	bx	lr

08000caa <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000caa:	b480      	push	{r7}
 8000cac:	b083      	sub	sp, #12
 8000cae:	af00      	add	r7, sp, #0
 8000cb0:	6078      	str	r0, [r7, #4]
 8000cb2:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000cb4:	683b      	ldr	r3, [r7, #0]
 8000cb6:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000cba:	605a      	str	r2, [r3, #4]
  return 0;
 8000cbc:	2300      	movs	r3, #0
}
 8000cbe:	4618      	mov	r0, r3
 8000cc0:	370c      	adds	r7, #12
 8000cc2:	46bd      	mov	sp, r7
 8000cc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cc8:	4770      	bx	lr

08000cca <_isatty>:

int _isatty(int file)
{
 8000cca:	b480      	push	{r7}
 8000ccc:	b083      	sub	sp, #12
 8000cce:	af00      	add	r7, sp, #0
 8000cd0:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000cd2:	2301      	movs	r3, #1
}
 8000cd4:	4618      	mov	r0, r3
 8000cd6:	370c      	adds	r7, #12
 8000cd8:	46bd      	mov	sp, r7
 8000cda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cde:	4770      	bx	lr

08000ce0 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000ce0:	b480      	push	{r7}
 8000ce2:	b085      	sub	sp, #20
 8000ce4:	af00      	add	r7, sp, #0
 8000ce6:	60f8      	str	r0, [r7, #12]
 8000ce8:	60b9      	str	r1, [r7, #8]
 8000cea:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000cec:	2300      	movs	r3, #0
}
 8000cee:	4618      	mov	r0, r3
 8000cf0:	3714      	adds	r7, #20
 8000cf2:	46bd      	mov	sp, r7
 8000cf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cf8:	4770      	bx	lr
	...

08000cfc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000cfc:	b580      	push	{r7, lr}
 8000cfe:	b086      	sub	sp, #24
 8000d00:	af00      	add	r7, sp, #0
 8000d02:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000d04:	4a14      	ldr	r2, [pc, #80]	@ (8000d58 <_sbrk+0x5c>)
 8000d06:	4b15      	ldr	r3, [pc, #84]	@ (8000d5c <_sbrk+0x60>)
 8000d08:	1ad3      	subs	r3, r2, r3
 8000d0a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000d0c:	697b      	ldr	r3, [r7, #20]
 8000d0e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000d10:	4b13      	ldr	r3, [pc, #76]	@ (8000d60 <_sbrk+0x64>)
 8000d12:	681b      	ldr	r3, [r3, #0]
 8000d14:	2b00      	cmp	r3, #0
 8000d16:	d102      	bne.n	8000d1e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000d18:	4b11      	ldr	r3, [pc, #68]	@ (8000d60 <_sbrk+0x64>)
 8000d1a:	4a12      	ldr	r2, [pc, #72]	@ (8000d64 <_sbrk+0x68>)
 8000d1c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000d1e:	4b10      	ldr	r3, [pc, #64]	@ (8000d60 <_sbrk+0x64>)
 8000d20:	681a      	ldr	r2, [r3, #0]
 8000d22:	687b      	ldr	r3, [r7, #4]
 8000d24:	4413      	add	r3, r2
 8000d26:	693a      	ldr	r2, [r7, #16]
 8000d28:	429a      	cmp	r2, r3
 8000d2a:	d207      	bcs.n	8000d3c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000d2c:	f002 fc9e 	bl	800366c <__errno>
 8000d30:	4603      	mov	r3, r0
 8000d32:	220c      	movs	r2, #12
 8000d34:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000d36:	f04f 33ff 	mov.w	r3, #4294967295
 8000d3a:	e009      	b.n	8000d50 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000d3c:	4b08      	ldr	r3, [pc, #32]	@ (8000d60 <_sbrk+0x64>)
 8000d3e:	681b      	ldr	r3, [r3, #0]
 8000d40:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000d42:	4b07      	ldr	r3, [pc, #28]	@ (8000d60 <_sbrk+0x64>)
 8000d44:	681a      	ldr	r2, [r3, #0]
 8000d46:	687b      	ldr	r3, [r7, #4]
 8000d48:	4413      	add	r3, r2
 8000d4a:	4a05      	ldr	r2, [pc, #20]	@ (8000d60 <_sbrk+0x64>)
 8000d4c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000d4e:	68fb      	ldr	r3, [r7, #12]
}
 8000d50:	4618      	mov	r0, r3
 8000d52:	3718      	adds	r7, #24
 8000d54:	46bd      	mov	sp, r7
 8000d56:	bd80      	pop	{r7, pc}
 8000d58:	20020000 	.word	0x20020000
 8000d5c:	00000400 	.word	0x00000400
 8000d60:	2000019c 	.word	0x2000019c
 8000d64:	200002f0 	.word	0x200002f0

08000d68 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000d68:	b480      	push	{r7}
 8000d6a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000d6c:	4b06      	ldr	r3, [pc, #24]	@ (8000d88 <SystemInit+0x20>)
 8000d6e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000d72:	4a05      	ldr	r2, [pc, #20]	@ (8000d88 <SystemInit+0x20>)
 8000d74:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000d78:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000d7c:	bf00      	nop
 8000d7e:	46bd      	mov	sp, r7
 8000d80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d84:	4770      	bx	lr
 8000d86:	bf00      	nop
 8000d88:	e000ed00 	.word	0xe000ed00

08000d8c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8000d8c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000dc4 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8000d90:	f7ff ffea 	bl	8000d68 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000d94:	480c      	ldr	r0, [pc, #48]	@ (8000dc8 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000d96:	490d      	ldr	r1, [pc, #52]	@ (8000dcc <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000d98:	4a0d      	ldr	r2, [pc, #52]	@ (8000dd0 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000d9a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000d9c:	e002      	b.n	8000da4 <LoopCopyDataInit>

08000d9e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000d9e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000da0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000da2:	3304      	adds	r3, #4

08000da4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000da4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000da6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000da8:	d3f9      	bcc.n	8000d9e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000daa:	4a0a      	ldr	r2, [pc, #40]	@ (8000dd4 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000dac:	4c0a      	ldr	r4, [pc, #40]	@ (8000dd8 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000dae:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000db0:	e001      	b.n	8000db6 <LoopFillZerobss>

08000db2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000db2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000db4:	3204      	adds	r2, #4

08000db6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000db6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000db8:	d3fb      	bcc.n	8000db2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000dba:	f002 fc5d 	bl	8003678 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000dbe:	f7ff fcd5 	bl	800076c <main>
  bx  lr    
 8000dc2:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8000dc4:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000dc8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000dcc:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8000dd0:	080041bc 	.word	0x080041bc
  ldr r2, =_sbss
 8000dd4:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8000dd8:	200002f0 	.word	0x200002f0

08000ddc <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000ddc:	e7fe      	b.n	8000ddc <ADC_IRQHandler>
	...

08000de0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000de0:	b580      	push	{r7, lr}
 8000de2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000de4:	4b0e      	ldr	r3, [pc, #56]	@ (8000e20 <HAL_Init+0x40>)
 8000de6:	681b      	ldr	r3, [r3, #0]
 8000de8:	4a0d      	ldr	r2, [pc, #52]	@ (8000e20 <HAL_Init+0x40>)
 8000dea:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000dee:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000df0:	4b0b      	ldr	r3, [pc, #44]	@ (8000e20 <HAL_Init+0x40>)
 8000df2:	681b      	ldr	r3, [r3, #0]
 8000df4:	4a0a      	ldr	r2, [pc, #40]	@ (8000e20 <HAL_Init+0x40>)
 8000df6:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000dfa:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000dfc:	4b08      	ldr	r3, [pc, #32]	@ (8000e20 <HAL_Init+0x40>)
 8000dfe:	681b      	ldr	r3, [r3, #0]
 8000e00:	4a07      	ldr	r2, [pc, #28]	@ (8000e20 <HAL_Init+0x40>)
 8000e02:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000e06:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000e08:	2003      	movs	r0, #3
 8000e0a:	f000 f94f 	bl	80010ac <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000e0e:	2000      	movs	r0, #0
 8000e10:	f000 f808 	bl	8000e24 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000e14:	f7ff fe18 	bl	8000a48 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000e18:	2300      	movs	r3, #0
}
 8000e1a:	4618      	mov	r0, r3
 8000e1c:	bd80      	pop	{r7, pc}
 8000e1e:	bf00      	nop
 8000e20:	40023c00 	.word	0x40023c00

08000e24 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000e24:	b580      	push	{r7, lr}
 8000e26:	b082      	sub	sp, #8
 8000e28:	af00      	add	r7, sp, #0
 8000e2a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000e2c:	4b12      	ldr	r3, [pc, #72]	@ (8000e78 <HAL_InitTick+0x54>)
 8000e2e:	681a      	ldr	r2, [r3, #0]
 8000e30:	4b12      	ldr	r3, [pc, #72]	@ (8000e7c <HAL_InitTick+0x58>)
 8000e32:	781b      	ldrb	r3, [r3, #0]
 8000e34:	4619      	mov	r1, r3
 8000e36:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000e3a:	fbb3 f3f1 	udiv	r3, r3, r1
 8000e3e:	fbb2 f3f3 	udiv	r3, r2, r3
 8000e42:	4618      	mov	r0, r3
 8000e44:	f000 f967 	bl	8001116 <HAL_SYSTICK_Config>
 8000e48:	4603      	mov	r3, r0
 8000e4a:	2b00      	cmp	r3, #0
 8000e4c:	d001      	beq.n	8000e52 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000e4e:	2301      	movs	r3, #1
 8000e50:	e00e      	b.n	8000e70 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000e52:	687b      	ldr	r3, [r7, #4]
 8000e54:	2b0f      	cmp	r3, #15
 8000e56:	d80a      	bhi.n	8000e6e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000e58:	2200      	movs	r2, #0
 8000e5a:	6879      	ldr	r1, [r7, #4]
 8000e5c:	f04f 30ff 	mov.w	r0, #4294967295
 8000e60:	f000 f92f 	bl	80010c2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000e64:	4a06      	ldr	r2, [pc, #24]	@ (8000e80 <HAL_InitTick+0x5c>)
 8000e66:	687b      	ldr	r3, [r7, #4]
 8000e68:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000e6a:	2300      	movs	r3, #0
 8000e6c:	e000      	b.n	8000e70 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000e6e:	2301      	movs	r3, #1
}
 8000e70:	4618      	mov	r0, r3
 8000e72:	3708      	adds	r7, #8
 8000e74:	46bd      	mov	sp, r7
 8000e76:	bd80      	pop	{r7, pc}
 8000e78:	20000000 	.word	0x20000000
 8000e7c:	20000008 	.word	0x20000008
 8000e80:	20000004 	.word	0x20000004

08000e84 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000e84:	b480      	push	{r7}
 8000e86:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000e88:	4b06      	ldr	r3, [pc, #24]	@ (8000ea4 <HAL_IncTick+0x20>)
 8000e8a:	781b      	ldrb	r3, [r3, #0]
 8000e8c:	461a      	mov	r2, r3
 8000e8e:	4b06      	ldr	r3, [pc, #24]	@ (8000ea8 <HAL_IncTick+0x24>)
 8000e90:	681b      	ldr	r3, [r3, #0]
 8000e92:	4413      	add	r3, r2
 8000e94:	4a04      	ldr	r2, [pc, #16]	@ (8000ea8 <HAL_IncTick+0x24>)
 8000e96:	6013      	str	r3, [r2, #0]
}
 8000e98:	bf00      	nop
 8000e9a:	46bd      	mov	sp, r7
 8000e9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ea0:	4770      	bx	lr
 8000ea2:	bf00      	nop
 8000ea4:	20000008 	.word	0x20000008
 8000ea8:	200001a0 	.word	0x200001a0

08000eac <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000eac:	b480      	push	{r7}
 8000eae:	af00      	add	r7, sp, #0
  return uwTick;
 8000eb0:	4b03      	ldr	r3, [pc, #12]	@ (8000ec0 <HAL_GetTick+0x14>)
 8000eb2:	681b      	ldr	r3, [r3, #0]
}
 8000eb4:	4618      	mov	r0, r3
 8000eb6:	46bd      	mov	sp, r7
 8000eb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ebc:	4770      	bx	lr
 8000ebe:	bf00      	nop
 8000ec0:	200001a0 	.word	0x200001a0

08000ec4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000ec4:	b580      	push	{r7, lr}
 8000ec6:	b084      	sub	sp, #16
 8000ec8:	af00      	add	r7, sp, #0
 8000eca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000ecc:	f7ff ffee 	bl	8000eac <HAL_GetTick>
 8000ed0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000ed2:	687b      	ldr	r3, [r7, #4]
 8000ed4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000ed6:	68fb      	ldr	r3, [r7, #12]
 8000ed8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000edc:	d005      	beq.n	8000eea <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000ede:	4b0a      	ldr	r3, [pc, #40]	@ (8000f08 <HAL_Delay+0x44>)
 8000ee0:	781b      	ldrb	r3, [r3, #0]
 8000ee2:	461a      	mov	r2, r3
 8000ee4:	68fb      	ldr	r3, [r7, #12]
 8000ee6:	4413      	add	r3, r2
 8000ee8:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000eea:	bf00      	nop
 8000eec:	f7ff ffde 	bl	8000eac <HAL_GetTick>
 8000ef0:	4602      	mov	r2, r0
 8000ef2:	68bb      	ldr	r3, [r7, #8]
 8000ef4:	1ad3      	subs	r3, r2, r3
 8000ef6:	68fa      	ldr	r2, [r7, #12]
 8000ef8:	429a      	cmp	r2, r3
 8000efa:	d8f7      	bhi.n	8000eec <HAL_Delay+0x28>
  {
  }
}
 8000efc:	bf00      	nop
 8000efe:	bf00      	nop
 8000f00:	3710      	adds	r7, #16
 8000f02:	46bd      	mov	sp, r7
 8000f04:	bd80      	pop	{r7, pc}
 8000f06:	bf00      	nop
 8000f08:	20000008 	.word	0x20000008

08000f0c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000f0c:	b480      	push	{r7}
 8000f0e:	b085      	sub	sp, #20
 8000f10:	af00      	add	r7, sp, #0
 8000f12:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000f14:	687b      	ldr	r3, [r7, #4]
 8000f16:	f003 0307 	and.w	r3, r3, #7
 8000f1a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000f1c:	4b0c      	ldr	r3, [pc, #48]	@ (8000f50 <__NVIC_SetPriorityGrouping+0x44>)
 8000f1e:	68db      	ldr	r3, [r3, #12]
 8000f20:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000f22:	68ba      	ldr	r2, [r7, #8]
 8000f24:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000f28:	4013      	ands	r3, r2
 8000f2a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000f2c:	68fb      	ldr	r3, [r7, #12]
 8000f2e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000f30:	68bb      	ldr	r3, [r7, #8]
 8000f32:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000f34:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000f38:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000f3c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000f3e:	4a04      	ldr	r2, [pc, #16]	@ (8000f50 <__NVIC_SetPriorityGrouping+0x44>)
 8000f40:	68bb      	ldr	r3, [r7, #8]
 8000f42:	60d3      	str	r3, [r2, #12]
}
 8000f44:	bf00      	nop
 8000f46:	3714      	adds	r7, #20
 8000f48:	46bd      	mov	sp, r7
 8000f4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f4e:	4770      	bx	lr
 8000f50:	e000ed00 	.word	0xe000ed00

08000f54 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000f54:	b480      	push	{r7}
 8000f56:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000f58:	4b04      	ldr	r3, [pc, #16]	@ (8000f6c <__NVIC_GetPriorityGrouping+0x18>)
 8000f5a:	68db      	ldr	r3, [r3, #12]
 8000f5c:	0a1b      	lsrs	r3, r3, #8
 8000f5e:	f003 0307 	and.w	r3, r3, #7
}
 8000f62:	4618      	mov	r0, r3
 8000f64:	46bd      	mov	sp, r7
 8000f66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f6a:	4770      	bx	lr
 8000f6c:	e000ed00 	.word	0xe000ed00

08000f70 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000f70:	b480      	push	{r7}
 8000f72:	b083      	sub	sp, #12
 8000f74:	af00      	add	r7, sp, #0
 8000f76:	4603      	mov	r3, r0
 8000f78:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000f7a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f7e:	2b00      	cmp	r3, #0
 8000f80:	db0b      	blt.n	8000f9a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000f82:	79fb      	ldrb	r3, [r7, #7]
 8000f84:	f003 021f 	and.w	r2, r3, #31
 8000f88:	4907      	ldr	r1, [pc, #28]	@ (8000fa8 <__NVIC_EnableIRQ+0x38>)
 8000f8a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f8e:	095b      	lsrs	r3, r3, #5
 8000f90:	2001      	movs	r0, #1
 8000f92:	fa00 f202 	lsl.w	r2, r0, r2
 8000f96:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000f9a:	bf00      	nop
 8000f9c:	370c      	adds	r7, #12
 8000f9e:	46bd      	mov	sp, r7
 8000fa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fa4:	4770      	bx	lr
 8000fa6:	bf00      	nop
 8000fa8:	e000e100 	.word	0xe000e100

08000fac <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000fac:	b480      	push	{r7}
 8000fae:	b083      	sub	sp, #12
 8000fb0:	af00      	add	r7, sp, #0
 8000fb2:	4603      	mov	r3, r0
 8000fb4:	6039      	str	r1, [r7, #0]
 8000fb6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000fb8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000fbc:	2b00      	cmp	r3, #0
 8000fbe:	db0a      	blt.n	8000fd6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000fc0:	683b      	ldr	r3, [r7, #0]
 8000fc2:	b2da      	uxtb	r2, r3
 8000fc4:	490c      	ldr	r1, [pc, #48]	@ (8000ff8 <__NVIC_SetPriority+0x4c>)
 8000fc6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000fca:	0112      	lsls	r2, r2, #4
 8000fcc:	b2d2      	uxtb	r2, r2
 8000fce:	440b      	add	r3, r1
 8000fd0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000fd4:	e00a      	b.n	8000fec <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000fd6:	683b      	ldr	r3, [r7, #0]
 8000fd8:	b2da      	uxtb	r2, r3
 8000fda:	4908      	ldr	r1, [pc, #32]	@ (8000ffc <__NVIC_SetPriority+0x50>)
 8000fdc:	79fb      	ldrb	r3, [r7, #7]
 8000fde:	f003 030f 	and.w	r3, r3, #15
 8000fe2:	3b04      	subs	r3, #4
 8000fe4:	0112      	lsls	r2, r2, #4
 8000fe6:	b2d2      	uxtb	r2, r2
 8000fe8:	440b      	add	r3, r1
 8000fea:	761a      	strb	r2, [r3, #24]
}
 8000fec:	bf00      	nop
 8000fee:	370c      	adds	r7, #12
 8000ff0:	46bd      	mov	sp, r7
 8000ff2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ff6:	4770      	bx	lr
 8000ff8:	e000e100 	.word	0xe000e100
 8000ffc:	e000ed00 	.word	0xe000ed00

08001000 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001000:	b480      	push	{r7}
 8001002:	b089      	sub	sp, #36	@ 0x24
 8001004:	af00      	add	r7, sp, #0
 8001006:	60f8      	str	r0, [r7, #12]
 8001008:	60b9      	str	r1, [r7, #8]
 800100a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800100c:	68fb      	ldr	r3, [r7, #12]
 800100e:	f003 0307 	and.w	r3, r3, #7
 8001012:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001014:	69fb      	ldr	r3, [r7, #28]
 8001016:	f1c3 0307 	rsb	r3, r3, #7
 800101a:	2b04      	cmp	r3, #4
 800101c:	bf28      	it	cs
 800101e:	2304      	movcs	r3, #4
 8001020:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001022:	69fb      	ldr	r3, [r7, #28]
 8001024:	3304      	adds	r3, #4
 8001026:	2b06      	cmp	r3, #6
 8001028:	d902      	bls.n	8001030 <NVIC_EncodePriority+0x30>
 800102a:	69fb      	ldr	r3, [r7, #28]
 800102c:	3b03      	subs	r3, #3
 800102e:	e000      	b.n	8001032 <NVIC_EncodePriority+0x32>
 8001030:	2300      	movs	r3, #0
 8001032:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001034:	f04f 32ff 	mov.w	r2, #4294967295
 8001038:	69bb      	ldr	r3, [r7, #24]
 800103a:	fa02 f303 	lsl.w	r3, r2, r3
 800103e:	43da      	mvns	r2, r3
 8001040:	68bb      	ldr	r3, [r7, #8]
 8001042:	401a      	ands	r2, r3
 8001044:	697b      	ldr	r3, [r7, #20]
 8001046:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001048:	f04f 31ff 	mov.w	r1, #4294967295
 800104c:	697b      	ldr	r3, [r7, #20]
 800104e:	fa01 f303 	lsl.w	r3, r1, r3
 8001052:	43d9      	mvns	r1, r3
 8001054:	687b      	ldr	r3, [r7, #4]
 8001056:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001058:	4313      	orrs	r3, r2
         );
}
 800105a:	4618      	mov	r0, r3
 800105c:	3724      	adds	r7, #36	@ 0x24
 800105e:	46bd      	mov	sp, r7
 8001060:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001064:	4770      	bx	lr
	...

08001068 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001068:	b580      	push	{r7, lr}
 800106a:	b082      	sub	sp, #8
 800106c:	af00      	add	r7, sp, #0
 800106e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001070:	687b      	ldr	r3, [r7, #4]
 8001072:	3b01      	subs	r3, #1
 8001074:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001078:	d301      	bcc.n	800107e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800107a:	2301      	movs	r3, #1
 800107c:	e00f      	b.n	800109e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800107e:	4a0a      	ldr	r2, [pc, #40]	@ (80010a8 <SysTick_Config+0x40>)
 8001080:	687b      	ldr	r3, [r7, #4]
 8001082:	3b01      	subs	r3, #1
 8001084:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001086:	210f      	movs	r1, #15
 8001088:	f04f 30ff 	mov.w	r0, #4294967295
 800108c:	f7ff ff8e 	bl	8000fac <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001090:	4b05      	ldr	r3, [pc, #20]	@ (80010a8 <SysTick_Config+0x40>)
 8001092:	2200      	movs	r2, #0
 8001094:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001096:	4b04      	ldr	r3, [pc, #16]	@ (80010a8 <SysTick_Config+0x40>)
 8001098:	2207      	movs	r2, #7
 800109a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800109c:	2300      	movs	r3, #0
}
 800109e:	4618      	mov	r0, r3
 80010a0:	3708      	adds	r7, #8
 80010a2:	46bd      	mov	sp, r7
 80010a4:	bd80      	pop	{r7, pc}
 80010a6:	bf00      	nop
 80010a8:	e000e010 	.word	0xe000e010

080010ac <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80010ac:	b580      	push	{r7, lr}
 80010ae:	b082      	sub	sp, #8
 80010b0:	af00      	add	r7, sp, #0
 80010b2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80010b4:	6878      	ldr	r0, [r7, #4]
 80010b6:	f7ff ff29 	bl	8000f0c <__NVIC_SetPriorityGrouping>
}
 80010ba:	bf00      	nop
 80010bc:	3708      	adds	r7, #8
 80010be:	46bd      	mov	sp, r7
 80010c0:	bd80      	pop	{r7, pc}

080010c2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80010c2:	b580      	push	{r7, lr}
 80010c4:	b086      	sub	sp, #24
 80010c6:	af00      	add	r7, sp, #0
 80010c8:	4603      	mov	r3, r0
 80010ca:	60b9      	str	r1, [r7, #8]
 80010cc:	607a      	str	r2, [r7, #4]
 80010ce:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80010d0:	2300      	movs	r3, #0
 80010d2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80010d4:	f7ff ff3e 	bl	8000f54 <__NVIC_GetPriorityGrouping>
 80010d8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80010da:	687a      	ldr	r2, [r7, #4]
 80010dc:	68b9      	ldr	r1, [r7, #8]
 80010de:	6978      	ldr	r0, [r7, #20]
 80010e0:	f7ff ff8e 	bl	8001000 <NVIC_EncodePriority>
 80010e4:	4602      	mov	r2, r0
 80010e6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80010ea:	4611      	mov	r1, r2
 80010ec:	4618      	mov	r0, r3
 80010ee:	f7ff ff5d 	bl	8000fac <__NVIC_SetPriority>
}
 80010f2:	bf00      	nop
 80010f4:	3718      	adds	r7, #24
 80010f6:	46bd      	mov	sp, r7
 80010f8:	bd80      	pop	{r7, pc}

080010fa <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80010fa:	b580      	push	{r7, lr}
 80010fc:	b082      	sub	sp, #8
 80010fe:	af00      	add	r7, sp, #0
 8001100:	4603      	mov	r3, r0
 8001102:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001104:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001108:	4618      	mov	r0, r3
 800110a:	f7ff ff31 	bl	8000f70 <__NVIC_EnableIRQ>
}
 800110e:	bf00      	nop
 8001110:	3708      	adds	r7, #8
 8001112:	46bd      	mov	sp, r7
 8001114:	bd80      	pop	{r7, pc}

08001116 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001116:	b580      	push	{r7, lr}
 8001118:	b082      	sub	sp, #8
 800111a:	af00      	add	r7, sp, #0
 800111c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800111e:	6878      	ldr	r0, [r7, #4]
 8001120:	f7ff ffa2 	bl	8001068 <SysTick_Config>
 8001124:	4603      	mov	r3, r0
}
 8001126:	4618      	mov	r0, r3
 8001128:	3708      	adds	r7, #8
 800112a:	46bd      	mov	sp, r7
 800112c:	bd80      	pop	{r7, pc}
	...

08001130 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001130:	b580      	push	{r7, lr}
 8001132:	b086      	sub	sp, #24
 8001134:	af00      	add	r7, sp, #0
 8001136:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001138:	2300      	movs	r3, #0
 800113a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 800113c:	f7ff feb6 	bl	8000eac <HAL_GetTick>
 8001140:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8001142:	687b      	ldr	r3, [r7, #4]
 8001144:	2b00      	cmp	r3, #0
 8001146:	d101      	bne.n	800114c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8001148:	2301      	movs	r3, #1
 800114a:	e099      	b.n	8001280 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	2202      	movs	r2, #2
 8001150:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8001154:	687b      	ldr	r3, [r7, #4]
 8001156:	2200      	movs	r2, #0
 8001158:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 800115c:	687b      	ldr	r3, [r7, #4]
 800115e:	681b      	ldr	r3, [r3, #0]
 8001160:	681a      	ldr	r2, [r3, #0]
 8001162:	687b      	ldr	r3, [r7, #4]
 8001164:	681b      	ldr	r3, [r3, #0]
 8001166:	f022 0201 	bic.w	r2, r2, #1
 800116a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800116c:	e00f      	b.n	800118e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800116e:	f7ff fe9d 	bl	8000eac <HAL_GetTick>
 8001172:	4602      	mov	r2, r0
 8001174:	693b      	ldr	r3, [r7, #16]
 8001176:	1ad3      	subs	r3, r2, r3
 8001178:	2b05      	cmp	r3, #5
 800117a:	d908      	bls.n	800118e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	2220      	movs	r2, #32
 8001180:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001182:	687b      	ldr	r3, [r7, #4]
 8001184:	2203      	movs	r2, #3
 8001186:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 800118a:	2303      	movs	r3, #3
 800118c:	e078      	b.n	8001280 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800118e:	687b      	ldr	r3, [r7, #4]
 8001190:	681b      	ldr	r3, [r3, #0]
 8001192:	681b      	ldr	r3, [r3, #0]
 8001194:	f003 0301 	and.w	r3, r3, #1
 8001198:	2b00      	cmp	r3, #0
 800119a:	d1e8      	bne.n	800116e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 800119c:	687b      	ldr	r3, [r7, #4]
 800119e:	681b      	ldr	r3, [r3, #0]
 80011a0:	681b      	ldr	r3, [r3, #0]
 80011a2:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80011a4:	697a      	ldr	r2, [r7, #20]
 80011a6:	4b38      	ldr	r3, [pc, #224]	@ (8001288 <HAL_DMA_Init+0x158>)
 80011a8:	4013      	ands	r3, r2
 80011aa:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80011ac:	687b      	ldr	r3, [r7, #4]
 80011ae:	685a      	ldr	r2, [r3, #4]
 80011b0:	687b      	ldr	r3, [r7, #4]
 80011b2:	689b      	ldr	r3, [r3, #8]
 80011b4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80011b6:	687b      	ldr	r3, [r7, #4]
 80011b8:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80011ba:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80011bc:	687b      	ldr	r3, [r7, #4]
 80011be:	691b      	ldr	r3, [r3, #16]
 80011c0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80011c2:	687b      	ldr	r3, [r7, #4]
 80011c4:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80011c6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	699b      	ldr	r3, [r3, #24]
 80011cc:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80011ce:	687b      	ldr	r3, [r7, #4]
 80011d0:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80011d2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	6a1b      	ldr	r3, [r3, #32]
 80011d8:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80011da:	697a      	ldr	r2, [r7, #20]
 80011dc:	4313      	orrs	r3, r2
 80011de:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80011e0:	687b      	ldr	r3, [r7, #4]
 80011e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80011e4:	2b04      	cmp	r3, #4
 80011e6:	d107      	bne.n	80011f8 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80011e8:	687b      	ldr	r3, [r7, #4]
 80011ea:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80011ec:	687b      	ldr	r3, [r7, #4]
 80011ee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011f0:	4313      	orrs	r3, r2
 80011f2:	697a      	ldr	r2, [r7, #20]
 80011f4:	4313      	orrs	r3, r2
 80011f6:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80011f8:	687b      	ldr	r3, [r7, #4]
 80011fa:	681b      	ldr	r3, [r3, #0]
 80011fc:	697a      	ldr	r2, [r7, #20]
 80011fe:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	681b      	ldr	r3, [r3, #0]
 8001204:	695b      	ldr	r3, [r3, #20]
 8001206:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8001208:	697b      	ldr	r3, [r7, #20]
 800120a:	f023 0307 	bic.w	r3, r3, #7
 800120e:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8001210:	687b      	ldr	r3, [r7, #4]
 8001212:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001214:	697a      	ldr	r2, [r7, #20]
 8001216:	4313      	orrs	r3, r2
 8001218:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800121a:	687b      	ldr	r3, [r7, #4]
 800121c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800121e:	2b04      	cmp	r3, #4
 8001220:	d117      	bne.n	8001252 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8001222:	687b      	ldr	r3, [r7, #4]
 8001224:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001226:	697a      	ldr	r2, [r7, #20]
 8001228:	4313      	orrs	r3, r2
 800122a:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001230:	2b00      	cmp	r3, #0
 8001232:	d00e      	beq.n	8001252 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8001234:	6878      	ldr	r0, [r7, #4]
 8001236:	f000 fa6f 	bl	8001718 <DMA_CheckFifoParam>
 800123a:	4603      	mov	r3, r0
 800123c:	2b00      	cmp	r3, #0
 800123e:	d008      	beq.n	8001252 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8001240:	687b      	ldr	r3, [r7, #4]
 8001242:	2240      	movs	r2, #64	@ 0x40
 8001244:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001246:	687b      	ldr	r3, [r7, #4]
 8001248:	2201      	movs	r2, #1
 800124a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 800124e:	2301      	movs	r3, #1
 8001250:	e016      	b.n	8001280 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8001252:	687b      	ldr	r3, [r7, #4]
 8001254:	681b      	ldr	r3, [r3, #0]
 8001256:	697a      	ldr	r2, [r7, #20]
 8001258:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800125a:	6878      	ldr	r0, [r7, #4]
 800125c:	f000 fa26 	bl	80016ac <DMA_CalcBaseAndBitshift>
 8001260:	4603      	mov	r3, r0
 8001262:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001264:	687b      	ldr	r3, [r7, #4]
 8001266:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001268:	223f      	movs	r2, #63	@ 0x3f
 800126a:	409a      	lsls	r2, r3
 800126c:	68fb      	ldr	r3, [r7, #12]
 800126e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001270:	687b      	ldr	r3, [r7, #4]
 8001272:	2200      	movs	r2, #0
 8001274:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	2201      	movs	r2, #1
 800127a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 800127e:	2300      	movs	r3, #0
}
 8001280:	4618      	mov	r0, r3
 8001282:	3718      	adds	r7, #24
 8001284:	46bd      	mov	sp, r7
 8001286:	bd80      	pop	{r7, pc}
 8001288:	f010803f 	.word	0xf010803f

0800128c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800128c:	b580      	push	{r7, lr}
 800128e:	b086      	sub	sp, #24
 8001290:	af00      	add	r7, sp, #0
 8001292:	60f8      	str	r0, [r7, #12]
 8001294:	60b9      	str	r1, [r7, #8]
 8001296:	607a      	str	r2, [r7, #4]
 8001298:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800129a:	2300      	movs	r3, #0
 800129c:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800129e:	68fb      	ldr	r3, [r7, #12]
 80012a0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80012a2:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80012a4:	68fb      	ldr	r3, [r7, #12]
 80012a6:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 80012aa:	2b01      	cmp	r3, #1
 80012ac:	d101      	bne.n	80012b2 <HAL_DMA_Start_IT+0x26>
 80012ae:	2302      	movs	r3, #2
 80012b0:	e040      	b.n	8001334 <HAL_DMA_Start_IT+0xa8>
 80012b2:	68fb      	ldr	r3, [r7, #12]
 80012b4:	2201      	movs	r2, #1
 80012b6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80012ba:	68fb      	ldr	r3, [r7, #12]
 80012bc:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80012c0:	b2db      	uxtb	r3, r3
 80012c2:	2b01      	cmp	r3, #1
 80012c4:	d12f      	bne.n	8001326 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80012c6:	68fb      	ldr	r3, [r7, #12]
 80012c8:	2202      	movs	r2, #2
 80012ca:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80012ce:	68fb      	ldr	r3, [r7, #12]
 80012d0:	2200      	movs	r2, #0
 80012d2:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80012d4:	683b      	ldr	r3, [r7, #0]
 80012d6:	687a      	ldr	r2, [r7, #4]
 80012d8:	68b9      	ldr	r1, [r7, #8]
 80012da:	68f8      	ldr	r0, [r7, #12]
 80012dc:	f000 f9b8 	bl	8001650 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80012e0:	68fb      	ldr	r3, [r7, #12]
 80012e2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80012e4:	223f      	movs	r2, #63	@ 0x3f
 80012e6:	409a      	lsls	r2, r3
 80012e8:	693b      	ldr	r3, [r7, #16]
 80012ea:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80012ec:	68fb      	ldr	r3, [r7, #12]
 80012ee:	681b      	ldr	r3, [r3, #0]
 80012f0:	681a      	ldr	r2, [r3, #0]
 80012f2:	68fb      	ldr	r3, [r7, #12]
 80012f4:	681b      	ldr	r3, [r3, #0]
 80012f6:	f042 0216 	orr.w	r2, r2, #22
 80012fa:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80012fc:	68fb      	ldr	r3, [r7, #12]
 80012fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001300:	2b00      	cmp	r3, #0
 8001302:	d007      	beq.n	8001314 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8001304:	68fb      	ldr	r3, [r7, #12]
 8001306:	681b      	ldr	r3, [r3, #0]
 8001308:	681a      	ldr	r2, [r3, #0]
 800130a:	68fb      	ldr	r3, [r7, #12]
 800130c:	681b      	ldr	r3, [r3, #0]
 800130e:	f042 0208 	orr.w	r2, r2, #8
 8001312:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001314:	68fb      	ldr	r3, [r7, #12]
 8001316:	681b      	ldr	r3, [r3, #0]
 8001318:	681a      	ldr	r2, [r3, #0]
 800131a:	68fb      	ldr	r3, [r7, #12]
 800131c:	681b      	ldr	r3, [r3, #0]
 800131e:	f042 0201 	orr.w	r2, r2, #1
 8001322:	601a      	str	r2, [r3, #0]
 8001324:	e005      	b.n	8001332 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8001326:	68fb      	ldr	r3, [r7, #12]
 8001328:	2200      	movs	r2, #0
 800132a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800132e:	2302      	movs	r3, #2
 8001330:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8001332:	7dfb      	ldrb	r3, [r7, #23]
}
 8001334:	4618      	mov	r0, r3
 8001336:	3718      	adds	r7, #24
 8001338:	46bd      	mov	sp, r7
 800133a:	bd80      	pop	{r7, pc}

0800133c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800133c:	b580      	push	{r7, lr}
 800133e:	b086      	sub	sp, #24
 8001340:	af00      	add	r7, sp, #0
 8001342:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8001344:	2300      	movs	r3, #0
 8001346:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8001348:	4b8e      	ldr	r3, [pc, #568]	@ (8001584 <HAL_DMA_IRQHandler+0x248>)
 800134a:	681b      	ldr	r3, [r3, #0]
 800134c:	4a8e      	ldr	r2, [pc, #568]	@ (8001588 <HAL_DMA_IRQHandler+0x24c>)
 800134e:	fba2 2303 	umull	r2, r3, r2, r3
 8001352:	0a9b      	lsrs	r3, r3, #10
 8001354:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800135a:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 800135c:	693b      	ldr	r3, [r7, #16]
 800135e:	681b      	ldr	r3, [r3, #0]
 8001360:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001366:	2208      	movs	r2, #8
 8001368:	409a      	lsls	r2, r3
 800136a:	68fb      	ldr	r3, [r7, #12]
 800136c:	4013      	ands	r3, r2
 800136e:	2b00      	cmp	r3, #0
 8001370:	d01a      	beq.n	80013a8 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	681b      	ldr	r3, [r3, #0]
 8001376:	681b      	ldr	r3, [r3, #0]
 8001378:	f003 0304 	and.w	r3, r3, #4
 800137c:	2b00      	cmp	r3, #0
 800137e:	d013      	beq.n	80013a8 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8001380:	687b      	ldr	r3, [r7, #4]
 8001382:	681b      	ldr	r3, [r3, #0]
 8001384:	681a      	ldr	r2, [r3, #0]
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	681b      	ldr	r3, [r3, #0]
 800138a:	f022 0204 	bic.w	r2, r2, #4
 800138e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001394:	2208      	movs	r2, #8
 8001396:	409a      	lsls	r2, r3
 8001398:	693b      	ldr	r3, [r7, #16]
 800139a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 800139c:	687b      	ldr	r3, [r7, #4]
 800139e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80013a0:	f043 0201 	orr.w	r2, r3, #1
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80013ac:	2201      	movs	r2, #1
 80013ae:	409a      	lsls	r2, r3
 80013b0:	68fb      	ldr	r3, [r7, #12]
 80013b2:	4013      	ands	r3, r2
 80013b4:	2b00      	cmp	r3, #0
 80013b6:	d012      	beq.n	80013de <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80013b8:	687b      	ldr	r3, [r7, #4]
 80013ba:	681b      	ldr	r3, [r3, #0]
 80013bc:	695b      	ldr	r3, [r3, #20]
 80013be:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80013c2:	2b00      	cmp	r3, #0
 80013c4:	d00b      	beq.n	80013de <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80013ca:	2201      	movs	r2, #1
 80013cc:	409a      	lsls	r2, r3
 80013ce:	693b      	ldr	r3, [r7, #16]
 80013d0:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80013d2:	687b      	ldr	r3, [r7, #4]
 80013d4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80013d6:	f043 0202 	orr.w	r2, r3, #2
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80013e2:	2204      	movs	r2, #4
 80013e4:	409a      	lsls	r2, r3
 80013e6:	68fb      	ldr	r3, [r7, #12]
 80013e8:	4013      	ands	r3, r2
 80013ea:	2b00      	cmp	r3, #0
 80013ec:	d012      	beq.n	8001414 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	681b      	ldr	r3, [r3, #0]
 80013f2:	681b      	ldr	r3, [r3, #0]
 80013f4:	f003 0302 	and.w	r3, r3, #2
 80013f8:	2b00      	cmp	r3, #0
 80013fa:	d00b      	beq.n	8001414 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001400:	2204      	movs	r2, #4
 8001402:	409a      	lsls	r2, r3
 8001404:	693b      	ldr	r3, [r7, #16]
 8001406:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800140c:	f043 0204 	orr.w	r2, r3, #4
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001418:	2210      	movs	r2, #16
 800141a:	409a      	lsls	r2, r3
 800141c:	68fb      	ldr	r3, [r7, #12]
 800141e:	4013      	ands	r3, r2
 8001420:	2b00      	cmp	r3, #0
 8001422:	d043      	beq.n	80014ac <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	681b      	ldr	r3, [r3, #0]
 8001428:	681b      	ldr	r3, [r3, #0]
 800142a:	f003 0308 	and.w	r3, r3, #8
 800142e:	2b00      	cmp	r3, #0
 8001430:	d03c      	beq.n	80014ac <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001436:	2210      	movs	r2, #16
 8001438:	409a      	lsls	r2, r3
 800143a:	693b      	ldr	r3, [r7, #16]
 800143c:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	681b      	ldr	r3, [r3, #0]
 8001442:	681b      	ldr	r3, [r3, #0]
 8001444:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001448:	2b00      	cmp	r3, #0
 800144a:	d018      	beq.n	800147e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800144c:	687b      	ldr	r3, [r7, #4]
 800144e:	681b      	ldr	r3, [r3, #0]
 8001450:	681b      	ldr	r3, [r3, #0]
 8001452:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001456:	2b00      	cmp	r3, #0
 8001458:	d108      	bne.n	800146c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800145e:	2b00      	cmp	r3, #0
 8001460:	d024      	beq.n	80014ac <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001466:	6878      	ldr	r0, [r7, #4]
 8001468:	4798      	blx	r3
 800146a:	e01f      	b.n	80014ac <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001470:	2b00      	cmp	r3, #0
 8001472:	d01b      	beq.n	80014ac <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001478:	6878      	ldr	r0, [r7, #4]
 800147a:	4798      	blx	r3
 800147c:	e016      	b.n	80014ac <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	681b      	ldr	r3, [r3, #0]
 8001482:	681b      	ldr	r3, [r3, #0]
 8001484:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001488:	2b00      	cmp	r3, #0
 800148a:	d107      	bne.n	800149c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	681b      	ldr	r3, [r3, #0]
 8001490:	681a      	ldr	r2, [r3, #0]
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	681b      	ldr	r3, [r3, #0]
 8001496:	f022 0208 	bic.w	r2, r2, #8
 800149a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014a0:	2b00      	cmp	r3, #0
 80014a2:	d003      	beq.n	80014ac <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014a8:	6878      	ldr	r0, [r7, #4]
 80014aa:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80014ac:	687b      	ldr	r3, [r7, #4]
 80014ae:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80014b0:	2220      	movs	r2, #32
 80014b2:	409a      	lsls	r2, r3
 80014b4:	68fb      	ldr	r3, [r7, #12]
 80014b6:	4013      	ands	r3, r2
 80014b8:	2b00      	cmp	r3, #0
 80014ba:	f000 808f 	beq.w	80015dc <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	681b      	ldr	r3, [r3, #0]
 80014c2:	681b      	ldr	r3, [r3, #0]
 80014c4:	f003 0310 	and.w	r3, r3, #16
 80014c8:	2b00      	cmp	r3, #0
 80014ca:	f000 8087 	beq.w	80015dc <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80014d2:	2220      	movs	r2, #32
 80014d4:	409a      	lsls	r2, r3
 80014d6:	693b      	ldr	r3, [r7, #16]
 80014d8:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80014e0:	b2db      	uxtb	r3, r3
 80014e2:	2b05      	cmp	r3, #5
 80014e4:	d136      	bne.n	8001554 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	681b      	ldr	r3, [r3, #0]
 80014ea:	681a      	ldr	r2, [r3, #0]
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	681b      	ldr	r3, [r3, #0]
 80014f0:	f022 0216 	bic.w	r2, r2, #22
 80014f4:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	681b      	ldr	r3, [r3, #0]
 80014fa:	695a      	ldr	r2, [r3, #20]
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	681b      	ldr	r3, [r3, #0]
 8001500:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8001504:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800150a:	2b00      	cmp	r3, #0
 800150c:	d103      	bne.n	8001516 <HAL_DMA_IRQHandler+0x1da>
 800150e:	687b      	ldr	r3, [r7, #4]
 8001510:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001512:	2b00      	cmp	r3, #0
 8001514:	d007      	beq.n	8001526 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	681b      	ldr	r3, [r3, #0]
 800151a:	681a      	ldr	r2, [r3, #0]
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	681b      	ldr	r3, [r3, #0]
 8001520:	f022 0208 	bic.w	r2, r2, #8
 8001524:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800152a:	223f      	movs	r2, #63	@ 0x3f
 800152c:	409a      	lsls	r2, r3
 800152e:	693b      	ldr	r3, [r7, #16]
 8001530:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001532:	687b      	ldr	r3, [r7, #4]
 8001534:	2201      	movs	r2, #1
 8001536:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	2200      	movs	r2, #0
 800153e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001546:	2b00      	cmp	r3, #0
 8001548:	d07e      	beq.n	8001648 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800154e:	6878      	ldr	r0, [r7, #4]
 8001550:	4798      	blx	r3
        }
        return;
 8001552:	e079      	b.n	8001648 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	681b      	ldr	r3, [r3, #0]
 8001558:	681b      	ldr	r3, [r3, #0]
 800155a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800155e:	2b00      	cmp	r3, #0
 8001560:	d01d      	beq.n	800159e <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	681b      	ldr	r3, [r3, #0]
 8001566:	681b      	ldr	r3, [r3, #0]
 8001568:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800156c:	2b00      	cmp	r3, #0
 800156e:	d10d      	bne.n	800158c <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001574:	2b00      	cmp	r3, #0
 8001576:	d031      	beq.n	80015dc <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800157c:	6878      	ldr	r0, [r7, #4]
 800157e:	4798      	blx	r3
 8001580:	e02c      	b.n	80015dc <HAL_DMA_IRQHandler+0x2a0>
 8001582:	bf00      	nop
 8001584:	20000000 	.word	0x20000000
 8001588:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001590:	2b00      	cmp	r3, #0
 8001592:	d023      	beq.n	80015dc <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001598:	6878      	ldr	r0, [r7, #4]
 800159a:	4798      	blx	r3
 800159c:	e01e      	b.n	80015dc <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800159e:	687b      	ldr	r3, [r7, #4]
 80015a0:	681b      	ldr	r3, [r3, #0]
 80015a2:	681b      	ldr	r3, [r3, #0]
 80015a4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80015a8:	2b00      	cmp	r3, #0
 80015aa:	d10f      	bne.n	80015cc <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	681b      	ldr	r3, [r3, #0]
 80015b0:	681a      	ldr	r2, [r3, #0]
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	681b      	ldr	r3, [r3, #0]
 80015b6:	f022 0210 	bic.w	r2, r2, #16
 80015ba:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	2201      	movs	r2, #1
 80015c0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	2200      	movs	r2, #0
 80015c8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80015d0:	2b00      	cmp	r3, #0
 80015d2:	d003      	beq.n	80015dc <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80015d8:	6878      	ldr	r0, [r7, #4]
 80015da:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80015e0:	2b00      	cmp	r3, #0
 80015e2:	d032      	beq.n	800164a <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80015e8:	f003 0301 	and.w	r3, r3, #1
 80015ec:	2b00      	cmp	r3, #0
 80015ee:	d022      	beq.n	8001636 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	2205      	movs	r2, #5
 80015f4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	681b      	ldr	r3, [r3, #0]
 80015fc:	681a      	ldr	r2, [r3, #0]
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	681b      	ldr	r3, [r3, #0]
 8001602:	f022 0201 	bic.w	r2, r2, #1
 8001606:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8001608:	68bb      	ldr	r3, [r7, #8]
 800160a:	3301      	adds	r3, #1
 800160c:	60bb      	str	r3, [r7, #8]
 800160e:	697a      	ldr	r2, [r7, #20]
 8001610:	429a      	cmp	r2, r3
 8001612:	d307      	bcc.n	8001624 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	681b      	ldr	r3, [r3, #0]
 8001618:	681b      	ldr	r3, [r3, #0]
 800161a:	f003 0301 	and.w	r3, r3, #1
 800161e:	2b00      	cmp	r3, #0
 8001620:	d1f2      	bne.n	8001608 <HAL_DMA_IRQHandler+0x2cc>
 8001622:	e000      	b.n	8001626 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8001624:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	2201      	movs	r2, #1
 800162a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	2200      	movs	r2, #0
 8001632:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800163a:	2b00      	cmp	r3, #0
 800163c:	d005      	beq.n	800164a <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001642:	6878      	ldr	r0, [r7, #4]
 8001644:	4798      	blx	r3
 8001646:	e000      	b.n	800164a <HAL_DMA_IRQHandler+0x30e>
        return;
 8001648:	bf00      	nop
    }
  }
}
 800164a:	3718      	adds	r7, #24
 800164c:	46bd      	mov	sp, r7
 800164e:	bd80      	pop	{r7, pc}

08001650 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001650:	b480      	push	{r7}
 8001652:	b085      	sub	sp, #20
 8001654:	af00      	add	r7, sp, #0
 8001656:	60f8      	str	r0, [r7, #12]
 8001658:	60b9      	str	r1, [r7, #8]
 800165a:	607a      	str	r2, [r7, #4]
 800165c:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800165e:	68fb      	ldr	r3, [r7, #12]
 8001660:	681b      	ldr	r3, [r3, #0]
 8001662:	681a      	ldr	r2, [r3, #0]
 8001664:	68fb      	ldr	r3, [r7, #12]
 8001666:	681b      	ldr	r3, [r3, #0]
 8001668:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 800166c:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800166e:	68fb      	ldr	r3, [r7, #12]
 8001670:	681b      	ldr	r3, [r3, #0]
 8001672:	683a      	ldr	r2, [r7, #0]
 8001674:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001676:	68fb      	ldr	r3, [r7, #12]
 8001678:	689b      	ldr	r3, [r3, #8]
 800167a:	2b40      	cmp	r3, #64	@ 0x40
 800167c:	d108      	bne.n	8001690 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800167e:	68fb      	ldr	r3, [r7, #12]
 8001680:	681b      	ldr	r3, [r3, #0]
 8001682:	687a      	ldr	r2, [r7, #4]
 8001684:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8001686:	68fb      	ldr	r3, [r7, #12]
 8001688:	681b      	ldr	r3, [r3, #0]
 800168a:	68ba      	ldr	r2, [r7, #8]
 800168c:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800168e:	e007      	b.n	80016a0 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8001690:	68fb      	ldr	r3, [r7, #12]
 8001692:	681b      	ldr	r3, [r3, #0]
 8001694:	68ba      	ldr	r2, [r7, #8]
 8001696:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8001698:	68fb      	ldr	r3, [r7, #12]
 800169a:	681b      	ldr	r3, [r3, #0]
 800169c:	687a      	ldr	r2, [r7, #4]
 800169e:	60da      	str	r2, [r3, #12]
}
 80016a0:	bf00      	nop
 80016a2:	3714      	adds	r7, #20
 80016a4:	46bd      	mov	sp, r7
 80016a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016aa:	4770      	bx	lr

080016ac <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80016ac:	b480      	push	{r7}
 80016ae:	b085      	sub	sp, #20
 80016b0:	af00      	add	r7, sp, #0
 80016b2:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	681b      	ldr	r3, [r3, #0]
 80016b8:	b2db      	uxtb	r3, r3
 80016ba:	3b10      	subs	r3, #16
 80016bc:	4a14      	ldr	r2, [pc, #80]	@ (8001710 <DMA_CalcBaseAndBitshift+0x64>)
 80016be:	fba2 2303 	umull	r2, r3, r2, r3
 80016c2:	091b      	lsrs	r3, r3, #4
 80016c4:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80016c6:	4a13      	ldr	r2, [pc, #76]	@ (8001714 <DMA_CalcBaseAndBitshift+0x68>)
 80016c8:	68fb      	ldr	r3, [r7, #12]
 80016ca:	4413      	add	r3, r2
 80016cc:	781b      	ldrb	r3, [r3, #0]
 80016ce:	461a      	mov	r2, r3
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 80016d4:	68fb      	ldr	r3, [r7, #12]
 80016d6:	2b03      	cmp	r3, #3
 80016d8:	d909      	bls.n	80016ee <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	681b      	ldr	r3, [r3, #0]
 80016de:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80016e2:	f023 0303 	bic.w	r3, r3, #3
 80016e6:	1d1a      	adds	r2, r3, #4
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	659a      	str	r2, [r3, #88]	@ 0x58
 80016ec:	e007      	b.n	80016fe <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	681b      	ldr	r3, [r3, #0]
 80016f2:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80016f6:	f023 0303 	bic.w	r3, r3, #3
 80016fa:	687a      	ldr	r2, [r7, #4]
 80016fc:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8001702:	4618      	mov	r0, r3
 8001704:	3714      	adds	r7, #20
 8001706:	46bd      	mov	sp, r7
 8001708:	f85d 7b04 	ldr.w	r7, [sp], #4
 800170c:	4770      	bx	lr
 800170e:	bf00      	nop
 8001710:	aaaaaaab 	.word	0xaaaaaaab
 8001714:	08004170 	.word	0x08004170

08001718 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8001718:	b480      	push	{r7}
 800171a:	b085      	sub	sp, #20
 800171c:	af00      	add	r7, sp, #0
 800171e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001720:	2300      	movs	r3, #0
 8001722:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001728:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	699b      	ldr	r3, [r3, #24]
 800172e:	2b00      	cmp	r3, #0
 8001730:	d11f      	bne.n	8001772 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8001732:	68bb      	ldr	r3, [r7, #8]
 8001734:	2b03      	cmp	r3, #3
 8001736:	d856      	bhi.n	80017e6 <DMA_CheckFifoParam+0xce>
 8001738:	a201      	add	r2, pc, #4	@ (adr r2, 8001740 <DMA_CheckFifoParam+0x28>)
 800173a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800173e:	bf00      	nop
 8001740:	08001751 	.word	0x08001751
 8001744:	08001763 	.word	0x08001763
 8001748:	08001751 	.word	0x08001751
 800174c:	080017e7 	.word	0x080017e7
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001754:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8001758:	2b00      	cmp	r3, #0
 800175a:	d046      	beq.n	80017ea <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 800175c:	2301      	movs	r3, #1
 800175e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001760:	e043      	b.n	80017ea <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001766:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800176a:	d140      	bne.n	80017ee <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 800176c:	2301      	movs	r3, #1
 800176e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001770:	e03d      	b.n	80017ee <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	699b      	ldr	r3, [r3, #24]
 8001776:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800177a:	d121      	bne.n	80017c0 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 800177c:	68bb      	ldr	r3, [r7, #8]
 800177e:	2b03      	cmp	r3, #3
 8001780:	d837      	bhi.n	80017f2 <DMA_CheckFifoParam+0xda>
 8001782:	a201      	add	r2, pc, #4	@ (adr r2, 8001788 <DMA_CheckFifoParam+0x70>)
 8001784:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001788:	08001799 	.word	0x08001799
 800178c:	0800179f 	.word	0x0800179f
 8001790:	08001799 	.word	0x08001799
 8001794:	080017b1 	.word	0x080017b1
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8001798:	2301      	movs	r3, #1
 800179a:	73fb      	strb	r3, [r7, #15]
      break;
 800179c:	e030      	b.n	8001800 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80017a2:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80017a6:	2b00      	cmp	r3, #0
 80017a8:	d025      	beq.n	80017f6 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80017aa:	2301      	movs	r3, #1
 80017ac:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80017ae:	e022      	b.n	80017f6 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80017b4:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80017b8:	d11f      	bne.n	80017fa <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80017ba:	2301      	movs	r3, #1
 80017bc:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80017be:	e01c      	b.n	80017fa <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80017c0:	68bb      	ldr	r3, [r7, #8]
 80017c2:	2b02      	cmp	r3, #2
 80017c4:	d903      	bls.n	80017ce <DMA_CheckFifoParam+0xb6>
 80017c6:	68bb      	ldr	r3, [r7, #8]
 80017c8:	2b03      	cmp	r3, #3
 80017ca:	d003      	beq.n	80017d4 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80017cc:	e018      	b.n	8001800 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80017ce:	2301      	movs	r3, #1
 80017d0:	73fb      	strb	r3, [r7, #15]
      break;
 80017d2:	e015      	b.n	8001800 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80017d8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80017dc:	2b00      	cmp	r3, #0
 80017de:	d00e      	beq.n	80017fe <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80017e0:	2301      	movs	r3, #1
 80017e2:	73fb      	strb	r3, [r7, #15]
      break;
 80017e4:	e00b      	b.n	80017fe <DMA_CheckFifoParam+0xe6>
      break;
 80017e6:	bf00      	nop
 80017e8:	e00a      	b.n	8001800 <DMA_CheckFifoParam+0xe8>
      break;
 80017ea:	bf00      	nop
 80017ec:	e008      	b.n	8001800 <DMA_CheckFifoParam+0xe8>
      break;
 80017ee:	bf00      	nop
 80017f0:	e006      	b.n	8001800 <DMA_CheckFifoParam+0xe8>
      break;
 80017f2:	bf00      	nop
 80017f4:	e004      	b.n	8001800 <DMA_CheckFifoParam+0xe8>
      break;
 80017f6:	bf00      	nop
 80017f8:	e002      	b.n	8001800 <DMA_CheckFifoParam+0xe8>
      break;   
 80017fa:	bf00      	nop
 80017fc:	e000      	b.n	8001800 <DMA_CheckFifoParam+0xe8>
      break;
 80017fe:	bf00      	nop
    }
  } 
  
  return status; 
 8001800:	7bfb      	ldrb	r3, [r7, #15]
}
 8001802:	4618      	mov	r0, r3
 8001804:	3714      	adds	r7, #20
 8001806:	46bd      	mov	sp, r7
 8001808:	f85d 7b04 	ldr.w	r7, [sp], #4
 800180c:	4770      	bx	lr
 800180e:	bf00      	nop

08001810 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001810:	b480      	push	{r7}
 8001812:	b089      	sub	sp, #36	@ 0x24
 8001814:	af00      	add	r7, sp, #0
 8001816:	6078      	str	r0, [r7, #4]
 8001818:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800181a:	2300      	movs	r3, #0
 800181c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800181e:	2300      	movs	r3, #0
 8001820:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001822:	2300      	movs	r3, #0
 8001824:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001826:	2300      	movs	r3, #0
 8001828:	61fb      	str	r3, [r7, #28]
 800182a:	e159      	b.n	8001ae0 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800182c:	2201      	movs	r2, #1
 800182e:	69fb      	ldr	r3, [r7, #28]
 8001830:	fa02 f303 	lsl.w	r3, r2, r3
 8001834:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001836:	683b      	ldr	r3, [r7, #0]
 8001838:	681b      	ldr	r3, [r3, #0]
 800183a:	697a      	ldr	r2, [r7, #20]
 800183c:	4013      	ands	r3, r2
 800183e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001840:	693a      	ldr	r2, [r7, #16]
 8001842:	697b      	ldr	r3, [r7, #20]
 8001844:	429a      	cmp	r2, r3
 8001846:	f040 8148 	bne.w	8001ada <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800184a:	683b      	ldr	r3, [r7, #0]
 800184c:	685b      	ldr	r3, [r3, #4]
 800184e:	f003 0303 	and.w	r3, r3, #3
 8001852:	2b01      	cmp	r3, #1
 8001854:	d005      	beq.n	8001862 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001856:	683b      	ldr	r3, [r7, #0]
 8001858:	685b      	ldr	r3, [r3, #4]
 800185a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800185e:	2b02      	cmp	r3, #2
 8001860:	d130      	bne.n	80018c4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	689b      	ldr	r3, [r3, #8]
 8001866:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001868:	69fb      	ldr	r3, [r7, #28]
 800186a:	005b      	lsls	r3, r3, #1
 800186c:	2203      	movs	r2, #3
 800186e:	fa02 f303 	lsl.w	r3, r2, r3
 8001872:	43db      	mvns	r3, r3
 8001874:	69ba      	ldr	r2, [r7, #24]
 8001876:	4013      	ands	r3, r2
 8001878:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800187a:	683b      	ldr	r3, [r7, #0]
 800187c:	68da      	ldr	r2, [r3, #12]
 800187e:	69fb      	ldr	r3, [r7, #28]
 8001880:	005b      	lsls	r3, r3, #1
 8001882:	fa02 f303 	lsl.w	r3, r2, r3
 8001886:	69ba      	ldr	r2, [r7, #24]
 8001888:	4313      	orrs	r3, r2
 800188a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	69ba      	ldr	r2, [r7, #24]
 8001890:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	685b      	ldr	r3, [r3, #4]
 8001896:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001898:	2201      	movs	r2, #1
 800189a:	69fb      	ldr	r3, [r7, #28]
 800189c:	fa02 f303 	lsl.w	r3, r2, r3
 80018a0:	43db      	mvns	r3, r3
 80018a2:	69ba      	ldr	r2, [r7, #24]
 80018a4:	4013      	ands	r3, r2
 80018a6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80018a8:	683b      	ldr	r3, [r7, #0]
 80018aa:	685b      	ldr	r3, [r3, #4]
 80018ac:	091b      	lsrs	r3, r3, #4
 80018ae:	f003 0201 	and.w	r2, r3, #1
 80018b2:	69fb      	ldr	r3, [r7, #28]
 80018b4:	fa02 f303 	lsl.w	r3, r2, r3
 80018b8:	69ba      	ldr	r2, [r7, #24]
 80018ba:	4313      	orrs	r3, r2
 80018bc:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	69ba      	ldr	r2, [r7, #24]
 80018c2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80018c4:	683b      	ldr	r3, [r7, #0]
 80018c6:	685b      	ldr	r3, [r3, #4]
 80018c8:	f003 0303 	and.w	r3, r3, #3
 80018cc:	2b03      	cmp	r3, #3
 80018ce:	d017      	beq.n	8001900 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	68db      	ldr	r3, [r3, #12]
 80018d4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80018d6:	69fb      	ldr	r3, [r7, #28]
 80018d8:	005b      	lsls	r3, r3, #1
 80018da:	2203      	movs	r2, #3
 80018dc:	fa02 f303 	lsl.w	r3, r2, r3
 80018e0:	43db      	mvns	r3, r3
 80018e2:	69ba      	ldr	r2, [r7, #24]
 80018e4:	4013      	ands	r3, r2
 80018e6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80018e8:	683b      	ldr	r3, [r7, #0]
 80018ea:	689a      	ldr	r2, [r3, #8]
 80018ec:	69fb      	ldr	r3, [r7, #28]
 80018ee:	005b      	lsls	r3, r3, #1
 80018f0:	fa02 f303 	lsl.w	r3, r2, r3
 80018f4:	69ba      	ldr	r2, [r7, #24]
 80018f6:	4313      	orrs	r3, r2
 80018f8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	69ba      	ldr	r2, [r7, #24]
 80018fe:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001900:	683b      	ldr	r3, [r7, #0]
 8001902:	685b      	ldr	r3, [r3, #4]
 8001904:	f003 0303 	and.w	r3, r3, #3
 8001908:	2b02      	cmp	r3, #2
 800190a:	d123      	bne.n	8001954 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800190c:	69fb      	ldr	r3, [r7, #28]
 800190e:	08da      	lsrs	r2, r3, #3
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	3208      	adds	r2, #8
 8001914:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001918:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800191a:	69fb      	ldr	r3, [r7, #28]
 800191c:	f003 0307 	and.w	r3, r3, #7
 8001920:	009b      	lsls	r3, r3, #2
 8001922:	220f      	movs	r2, #15
 8001924:	fa02 f303 	lsl.w	r3, r2, r3
 8001928:	43db      	mvns	r3, r3
 800192a:	69ba      	ldr	r2, [r7, #24]
 800192c:	4013      	ands	r3, r2
 800192e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001930:	683b      	ldr	r3, [r7, #0]
 8001932:	691a      	ldr	r2, [r3, #16]
 8001934:	69fb      	ldr	r3, [r7, #28]
 8001936:	f003 0307 	and.w	r3, r3, #7
 800193a:	009b      	lsls	r3, r3, #2
 800193c:	fa02 f303 	lsl.w	r3, r2, r3
 8001940:	69ba      	ldr	r2, [r7, #24]
 8001942:	4313      	orrs	r3, r2
 8001944:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001946:	69fb      	ldr	r3, [r7, #28]
 8001948:	08da      	lsrs	r2, r3, #3
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	3208      	adds	r2, #8
 800194e:	69b9      	ldr	r1, [r7, #24]
 8001950:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	681b      	ldr	r3, [r3, #0]
 8001958:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800195a:	69fb      	ldr	r3, [r7, #28]
 800195c:	005b      	lsls	r3, r3, #1
 800195e:	2203      	movs	r2, #3
 8001960:	fa02 f303 	lsl.w	r3, r2, r3
 8001964:	43db      	mvns	r3, r3
 8001966:	69ba      	ldr	r2, [r7, #24]
 8001968:	4013      	ands	r3, r2
 800196a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800196c:	683b      	ldr	r3, [r7, #0]
 800196e:	685b      	ldr	r3, [r3, #4]
 8001970:	f003 0203 	and.w	r2, r3, #3
 8001974:	69fb      	ldr	r3, [r7, #28]
 8001976:	005b      	lsls	r3, r3, #1
 8001978:	fa02 f303 	lsl.w	r3, r2, r3
 800197c:	69ba      	ldr	r2, [r7, #24]
 800197e:	4313      	orrs	r3, r2
 8001980:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	69ba      	ldr	r2, [r7, #24]
 8001986:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001988:	683b      	ldr	r3, [r7, #0]
 800198a:	685b      	ldr	r3, [r3, #4]
 800198c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001990:	2b00      	cmp	r3, #0
 8001992:	f000 80a2 	beq.w	8001ada <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001996:	2300      	movs	r3, #0
 8001998:	60fb      	str	r3, [r7, #12]
 800199a:	4b57      	ldr	r3, [pc, #348]	@ (8001af8 <HAL_GPIO_Init+0x2e8>)
 800199c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800199e:	4a56      	ldr	r2, [pc, #344]	@ (8001af8 <HAL_GPIO_Init+0x2e8>)
 80019a0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80019a4:	6453      	str	r3, [r2, #68]	@ 0x44
 80019a6:	4b54      	ldr	r3, [pc, #336]	@ (8001af8 <HAL_GPIO_Init+0x2e8>)
 80019a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80019aa:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80019ae:	60fb      	str	r3, [r7, #12]
 80019b0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80019b2:	4a52      	ldr	r2, [pc, #328]	@ (8001afc <HAL_GPIO_Init+0x2ec>)
 80019b4:	69fb      	ldr	r3, [r7, #28]
 80019b6:	089b      	lsrs	r3, r3, #2
 80019b8:	3302      	adds	r3, #2
 80019ba:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80019be:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80019c0:	69fb      	ldr	r3, [r7, #28]
 80019c2:	f003 0303 	and.w	r3, r3, #3
 80019c6:	009b      	lsls	r3, r3, #2
 80019c8:	220f      	movs	r2, #15
 80019ca:	fa02 f303 	lsl.w	r3, r2, r3
 80019ce:	43db      	mvns	r3, r3
 80019d0:	69ba      	ldr	r2, [r7, #24]
 80019d2:	4013      	ands	r3, r2
 80019d4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	4a49      	ldr	r2, [pc, #292]	@ (8001b00 <HAL_GPIO_Init+0x2f0>)
 80019da:	4293      	cmp	r3, r2
 80019dc:	d019      	beq.n	8001a12 <HAL_GPIO_Init+0x202>
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	4a48      	ldr	r2, [pc, #288]	@ (8001b04 <HAL_GPIO_Init+0x2f4>)
 80019e2:	4293      	cmp	r3, r2
 80019e4:	d013      	beq.n	8001a0e <HAL_GPIO_Init+0x1fe>
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	4a47      	ldr	r2, [pc, #284]	@ (8001b08 <HAL_GPIO_Init+0x2f8>)
 80019ea:	4293      	cmp	r3, r2
 80019ec:	d00d      	beq.n	8001a0a <HAL_GPIO_Init+0x1fa>
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	4a46      	ldr	r2, [pc, #280]	@ (8001b0c <HAL_GPIO_Init+0x2fc>)
 80019f2:	4293      	cmp	r3, r2
 80019f4:	d007      	beq.n	8001a06 <HAL_GPIO_Init+0x1f6>
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	4a45      	ldr	r2, [pc, #276]	@ (8001b10 <HAL_GPIO_Init+0x300>)
 80019fa:	4293      	cmp	r3, r2
 80019fc:	d101      	bne.n	8001a02 <HAL_GPIO_Init+0x1f2>
 80019fe:	2304      	movs	r3, #4
 8001a00:	e008      	b.n	8001a14 <HAL_GPIO_Init+0x204>
 8001a02:	2307      	movs	r3, #7
 8001a04:	e006      	b.n	8001a14 <HAL_GPIO_Init+0x204>
 8001a06:	2303      	movs	r3, #3
 8001a08:	e004      	b.n	8001a14 <HAL_GPIO_Init+0x204>
 8001a0a:	2302      	movs	r3, #2
 8001a0c:	e002      	b.n	8001a14 <HAL_GPIO_Init+0x204>
 8001a0e:	2301      	movs	r3, #1
 8001a10:	e000      	b.n	8001a14 <HAL_GPIO_Init+0x204>
 8001a12:	2300      	movs	r3, #0
 8001a14:	69fa      	ldr	r2, [r7, #28]
 8001a16:	f002 0203 	and.w	r2, r2, #3
 8001a1a:	0092      	lsls	r2, r2, #2
 8001a1c:	4093      	lsls	r3, r2
 8001a1e:	69ba      	ldr	r2, [r7, #24]
 8001a20:	4313      	orrs	r3, r2
 8001a22:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001a24:	4935      	ldr	r1, [pc, #212]	@ (8001afc <HAL_GPIO_Init+0x2ec>)
 8001a26:	69fb      	ldr	r3, [r7, #28]
 8001a28:	089b      	lsrs	r3, r3, #2
 8001a2a:	3302      	adds	r3, #2
 8001a2c:	69ba      	ldr	r2, [r7, #24]
 8001a2e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001a32:	4b38      	ldr	r3, [pc, #224]	@ (8001b14 <HAL_GPIO_Init+0x304>)
 8001a34:	689b      	ldr	r3, [r3, #8]
 8001a36:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001a38:	693b      	ldr	r3, [r7, #16]
 8001a3a:	43db      	mvns	r3, r3
 8001a3c:	69ba      	ldr	r2, [r7, #24]
 8001a3e:	4013      	ands	r3, r2
 8001a40:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001a42:	683b      	ldr	r3, [r7, #0]
 8001a44:	685b      	ldr	r3, [r3, #4]
 8001a46:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001a4a:	2b00      	cmp	r3, #0
 8001a4c:	d003      	beq.n	8001a56 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8001a4e:	69ba      	ldr	r2, [r7, #24]
 8001a50:	693b      	ldr	r3, [r7, #16]
 8001a52:	4313      	orrs	r3, r2
 8001a54:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001a56:	4a2f      	ldr	r2, [pc, #188]	@ (8001b14 <HAL_GPIO_Init+0x304>)
 8001a58:	69bb      	ldr	r3, [r7, #24]
 8001a5a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001a5c:	4b2d      	ldr	r3, [pc, #180]	@ (8001b14 <HAL_GPIO_Init+0x304>)
 8001a5e:	68db      	ldr	r3, [r3, #12]
 8001a60:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001a62:	693b      	ldr	r3, [r7, #16]
 8001a64:	43db      	mvns	r3, r3
 8001a66:	69ba      	ldr	r2, [r7, #24]
 8001a68:	4013      	ands	r3, r2
 8001a6a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001a6c:	683b      	ldr	r3, [r7, #0]
 8001a6e:	685b      	ldr	r3, [r3, #4]
 8001a70:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001a74:	2b00      	cmp	r3, #0
 8001a76:	d003      	beq.n	8001a80 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8001a78:	69ba      	ldr	r2, [r7, #24]
 8001a7a:	693b      	ldr	r3, [r7, #16]
 8001a7c:	4313      	orrs	r3, r2
 8001a7e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001a80:	4a24      	ldr	r2, [pc, #144]	@ (8001b14 <HAL_GPIO_Init+0x304>)
 8001a82:	69bb      	ldr	r3, [r7, #24]
 8001a84:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001a86:	4b23      	ldr	r3, [pc, #140]	@ (8001b14 <HAL_GPIO_Init+0x304>)
 8001a88:	685b      	ldr	r3, [r3, #4]
 8001a8a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001a8c:	693b      	ldr	r3, [r7, #16]
 8001a8e:	43db      	mvns	r3, r3
 8001a90:	69ba      	ldr	r2, [r7, #24]
 8001a92:	4013      	ands	r3, r2
 8001a94:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001a96:	683b      	ldr	r3, [r7, #0]
 8001a98:	685b      	ldr	r3, [r3, #4]
 8001a9a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001a9e:	2b00      	cmp	r3, #0
 8001aa0:	d003      	beq.n	8001aaa <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8001aa2:	69ba      	ldr	r2, [r7, #24]
 8001aa4:	693b      	ldr	r3, [r7, #16]
 8001aa6:	4313      	orrs	r3, r2
 8001aa8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001aaa:	4a1a      	ldr	r2, [pc, #104]	@ (8001b14 <HAL_GPIO_Init+0x304>)
 8001aac:	69bb      	ldr	r3, [r7, #24]
 8001aae:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001ab0:	4b18      	ldr	r3, [pc, #96]	@ (8001b14 <HAL_GPIO_Init+0x304>)
 8001ab2:	681b      	ldr	r3, [r3, #0]
 8001ab4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001ab6:	693b      	ldr	r3, [r7, #16]
 8001ab8:	43db      	mvns	r3, r3
 8001aba:	69ba      	ldr	r2, [r7, #24]
 8001abc:	4013      	ands	r3, r2
 8001abe:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001ac0:	683b      	ldr	r3, [r7, #0]
 8001ac2:	685b      	ldr	r3, [r3, #4]
 8001ac4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001ac8:	2b00      	cmp	r3, #0
 8001aca:	d003      	beq.n	8001ad4 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8001acc:	69ba      	ldr	r2, [r7, #24]
 8001ace:	693b      	ldr	r3, [r7, #16]
 8001ad0:	4313      	orrs	r3, r2
 8001ad2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001ad4:	4a0f      	ldr	r2, [pc, #60]	@ (8001b14 <HAL_GPIO_Init+0x304>)
 8001ad6:	69bb      	ldr	r3, [r7, #24]
 8001ad8:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001ada:	69fb      	ldr	r3, [r7, #28]
 8001adc:	3301      	adds	r3, #1
 8001ade:	61fb      	str	r3, [r7, #28]
 8001ae0:	69fb      	ldr	r3, [r7, #28]
 8001ae2:	2b0f      	cmp	r3, #15
 8001ae4:	f67f aea2 	bls.w	800182c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001ae8:	bf00      	nop
 8001aea:	bf00      	nop
 8001aec:	3724      	adds	r7, #36	@ 0x24
 8001aee:	46bd      	mov	sp, r7
 8001af0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001af4:	4770      	bx	lr
 8001af6:	bf00      	nop
 8001af8:	40023800 	.word	0x40023800
 8001afc:	40013800 	.word	0x40013800
 8001b00:	40020000 	.word	0x40020000
 8001b04:	40020400 	.word	0x40020400
 8001b08:	40020800 	.word	0x40020800
 8001b0c:	40020c00 	.word	0x40020c00
 8001b10:	40021000 	.word	0x40021000
 8001b14:	40013c00 	.word	0x40013c00

08001b18 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001b18:	b480      	push	{r7}
 8001b1a:	b085      	sub	sp, #20
 8001b1c:	af00      	add	r7, sp, #0
 8001b1e:	6078      	str	r0, [r7, #4]
 8001b20:	460b      	mov	r3, r1
 8001b22:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	691a      	ldr	r2, [r3, #16]
 8001b28:	887b      	ldrh	r3, [r7, #2]
 8001b2a:	4013      	ands	r3, r2
 8001b2c:	2b00      	cmp	r3, #0
 8001b2e:	d002      	beq.n	8001b36 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001b30:	2301      	movs	r3, #1
 8001b32:	73fb      	strb	r3, [r7, #15]
 8001b34:	e001      	b.n	8001b3a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001b36:	2300      	movs	r3, #0
 8001b38:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001b3a:	7bfb      	ldrb	r3, [r7, #15]
}
 8001b3c:	4618      	mov	r0, r3
 8001b3e:	3714      	adds	r7, #20
 8001b40:	46bd      	mov	sp, r7
 8001b42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b46:	4770      	bx	lr

08001b48 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001b48:	b480      	push	{r7}
 8001b4a:	b083      	sub	sp, #12
 8001b4c:	af00      	add	r7, sp, #0
 8001b4e:	6078      	str	r0, [r7, #4]
 8001b50:	460b      	mov	r3, r1
 8001b52:	807b      	strh	r3, [r7, #2]
 8001b54:	4613      	mov	r3, r2
 8001b56:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001b58:	787b      	ldrb	r3, [r7, #1]
 8001b5a:	2b00      	cmp	r3, #0
 8001b5c:	d003      	beq.n	8001b66 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001b5e:	887a      	ldrh	r2, [r7, #2]
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001b64:	e003      	b.n	8001b6e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001b66:	887b      	ldrh	r3, [r7, #2]
 8001b68:	041a      	lsls	r2, r3, #16
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	619a      	str	r2, [r3, #24]
}
 8001b6e:	bf00      	nop
 8001b70:	370c      	adds	r7, #12
 8001b72:	46bd      	mov	sp, r7
 8001b74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b78:	4770      	bx	lr
	...

08001b7c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001b7c:	b580      	push	{r7, lr}
 8001b7e:	b082      	sub	sp, #8
 8001b80:	af00      	add	r7, sp, #0
 8001b82:	4603      	mov	r3, r0
 8001b84:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8001b86:	4b08      	ldr	r3, [pc, #32]	@ (8001ba8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001b88:	695a      	ldr	r2, [r3, #20]
 8001b8a:	88fb      	ldrh	r3, [r7, #6]
 8001b8c:	4013      	ands	r3, r2
 8001b8e:	2b00      	cmp	r3, #0
 8001b90:	d006      	beq.n	8001ba0 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001b92:	4a05      	ldr	r2, [pc, #20]	@ (8001ba8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001b94:	88fb      	ldrh	r3, [r7, #6]
 8001b96:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001b98:	88fb      	ldrh	r3, [r7, #6]
 8001b9a:	4618      	mov	r0, r3
 8001b9c:	f7fe fdcc 	bl	8000738 <HAL_GPIO_EXTI_Callback>
  }
}
 8001ba0:	bf00      	nop
 8001ba2:	3708      	adds	r7, #8
 8001ba4:	46bd      	mov	sp, r7
 8001ba6:	bd80      	pop	{r7, pc}
 8001ba8:	40013c00 	.word	0x40013c00

08001bac <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001bac:	b580      	push	{r7, lr}
 8001bae:	b086      	sub	sp, #24
 8001bb0:	af00      	add	r7, sp, #0
 8001bb2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	2b00      	cmp	r3, #0
 8001bb8:	d101      	bne.n	8001bbe <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001bba:	2301      	movs	r3, #1
 8001bbc:	e267      	b.n	800208e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	681b      	ldr	r3, [r3, #0]
 8001bc2:	f003 0301 	and.w	r3, r3, #1
 8001bc6:	2b00      	cmp	r3, #0
 8001bc8:	d075      	beq.n	8001cb6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001bca:	4b88      	ldr	r3, [pc, #544]	@ (8001dec <HAL_RCC_OscConfig+0x240>)
 8001bcc:	689b      	ldr	r3, [r3, #8]
 8001bce:	f003 030c 	and.w	r3, r3, #12
 8001bd2:	2b04      	cmp	r3, #4
 8001bd4:	d00c      	beq.n	8001bf0 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001bd6:	4b85      	ldr	r3, [pc, #532]	@ (8001dec <HAL_RCC_OscConfig+0x240>)
 8001bd8:	689b      	ldr	r3, [r3, #8]
 8001bda:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001bde:	2b08      	cmp	r3, #8
 8001be0:	d112      	bne.n	8001c08 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001be2:	4b82      	ldr	r3, [pc, #520]	@ (8001dec <HAL_RCC_OscConfig+0x240>)
 8001be4:	685b      	ldr	r3, [r3, #4]
 8001be6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001bea:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8001bee:	d10b      	bne.n	8001c08 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001bf0:	4b7e      	ldr	r3, [pc, #504]	@ (8001dec <HAL_RCC_OscConfig+0x240>)
 8001bf2:	681b      	ldr	r3, [r3, #0]
 8001bf4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001bf8:	2b00      	cmp	r3, #0
 8001bfa:	d05b      	beq.n	8001cb4 <HAL_RCC_OscConfig+0x108>
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	685b      	ldr	r3, [r3, #4]
 8001c00:	2b00      	cmp	r3, #0
 8001c02:	d157      	bne.n	8001cb4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001c04:	2301      	movs	r3, #1
 8001c06:	e242      	b.n	800208e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	685b      	ldr	r3, [r3, #4]
 8001c0c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001c10:	d106      	bne.n	8001c20 <HAL_RCC_OscConfig+0x74>
 8001c12:	4b76      	ldr	r3, [pc, #472]	@ (8001dec <HAL_RCC_OscConfig+0x240>)
 8001c14:	681b      	ldr	r3, [r3, #0]
 8001c16:	4a75      	ldr	r2, [pc, #468]	@ (8001dec <HAL_RCC_OscConfig+0x240>)
 8001c18:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001c1c:	6013      	str	r3, [r2, #0]
 8001c1e:	e01d      	b.n	8001c5c <HAL_RCC_OscConfig+0xb0>
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	685b      	ldr	r3, [r3, #4]
 8001c24:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001c28:	d10c      	bne.n	8001c44 <HAL_RCC_OscConfig+0x98>
 8001c2a:	4b70      	ldr	r3, [pc, #448]	@ (8001dec <HAL_RCC_OscConfig+0x240>)
 8001c2c:	681b      	ldr	r3, [r3, #0]
 8001c2e:	4a6f      	ldr	r2, [pc, #444]	@ (8001dec <HAL_RCC_OscConfig+0x240>)
 8001c30:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001c34:	6013      	str	r3, [r2, #0]
 8001c36:	4b6d      	ldr	r3, [pc, #436]	@ (8001dec <HAL_RCC_OscConfig+0x240>)
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	4a6c      	ldr	r2, [pc, #432]	@ (8001dec <HAL_RCC_OscConfig+0x240>)
 8001c3c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001c40:	6013      	str	r3, [r2, #0]
 8001c42:	e00b      	b.n	8001c5c <HAL_RCC_OscConfig+0xb0>
 8001c44:	4b69      	ldr	r3, [pc, #420]	@ (8001dec <HAL_RCC_OscConfig+0x240>)
 8001c46:	681b      	ldr	r3, [r3, #0]
 8001c48:	4a68      	ldr	r2, [pc, #416]	@ (8001dec <HAL_RCC_OscConfig+0x240>)
 8001c4a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001c4e:	6013      	str	r3, [r2, #0]
 8001c50:	4b66      	ldr	r3, [pc, #408]	@ (8001dec <HAL_RCC_OscConfig+0x240>)
 8001c52:	681b      	ldr	r3, [r3, #0]
 8001c54:	4a65      	ldr	r2, [pc, #404]	@ (8001dec <HAL_RCC_OscConfig+0x240>)
 8001c56:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001c5a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	685b      	ldr	r3, [r3, #4]
 8001c60:	2b00      	cmp	r3, #0
 8001c62:	d013      	beq.n	8001c8c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c64:	f7ff f922 	bl	8000eac <HAL_GetTick>
 8001c68:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001c6a:	e008      	b.n	8001c7e <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001c6c:	f7ff f91e 	bl	8000eac <HAL_GetTick>
 8001c70:	4602      	mov	r2, r0
 8001c72:	693b      	ldr	r3, [r7, #16]
 8001c74:	1ad3      	subs	r3, r2, r3
 8001c76:	2b64      	cmp	r3, #100	@ 0x64
 8001c78:	d901      	bls.n	8001c7e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001c7a:	2303      	movs	r3, #3
 8001c7c:	e207      	b.n	800208e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001c7e:	4b5b      	ldr	r3, [pc, #364]	@ (8001dec <HAL_RCC_OscConfig+0x240>)
 8001c80:	681b      	ldr	r3, [r3, #0]
 8001c82:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001c86:	2b00      	cmp	r3, #0
 8001c88:	d0f0      	beq.n	8001c6c <HAL_RCC_OscConfig+0xc0>
 8001c8a:	e014      	b.n	8001cb6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c8c:	f7ff f90e 	bl	8000eac <HAL_GetTick>
 8001c90:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001c92:	e008      	b.n	8001ca6 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001c94:	f7ff f90a 	bl	8000eac <HAL_GetTick>
 8001c98:	4602      	mov	r2, r0
 8001c9a:	693b      	ldr	r3, [r7, #16]
 8001c9c:	1ad3      	subs	r3, r2, r3
 8001c9e:	2b64      	cmp	r3, #100	@ 0x64
 8001ca0:	d901      	bls.n	8001ca6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001ca2:	2303      	movs	r3, #3
 8001ca4:	e1f3      	b.n	800208e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001ca6:	4b51      	ldr	r3, [pc, #324]	@ (8001dec <HAL_RCC_OscConfig+0x240>)
 8001ca8:	681b      	ldr	r3, [r3, #0]
 8001caa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001cae:	2b00      	cmp	r3, #0
 8001cb0:	d1f0      	bne.n	8001c94 <HAL_RCC_OscConfig+0xe8>
 8001cb2:	e000      	b.n	8001cb6 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001cb4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	681b      	ldr	r3, [r3, #0]
 8001cba:	f003 0302 	and.w	r3, r3, #2
 8001cbe:	2b00      	cmp	r3, #0
 8001cc0:	d063      	beq.n	8001d8a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001cc2:	4b4a      	ldr	r3, [pc, #296]	@ (8001dec <HAL_RCC_OscConfig+0x240>)
 8001cc4:	689b      	ldr	r3, [r3, #8]
 8001cc6:	f003 030c 	and.w	r3, r3, #12
 8001cca:	2b00      	cmp	r3, #0
 8001ccc:	d00b      	beq.n	8001ce6 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001cce:	4b47      	ldr	r3, [pc, #284]	@ (8001dec <HAL_RCC_OscConfig+0x240>)
 8001cd0:	689b      	ldr	r3, [r3, #8]
 8001cd2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001cd6:	2b08      	cmp	r3, #8
 8001cd8:	d11c      	bne.n	8001d14 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001cda:	4b44      	ldr	r3, [pc, #272]	@ (8001dec <HAL_RCC_OscConfig+0x240>)
 8001cdc:	685b      	ldr	r3, [r3, #4]
 8001cde:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001ce2:	2b00      	cmp	r3, #0
 8001ce4:	d116      	bne.n	8001d14 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001ce6:	4b41      	ldr	r3, [pc, #260]	@ (8001dec <HAL_RCC_OscConfig+0x240>)
 8001ce8:	681b      	ldr	r3, [r3, #0]
 8001cea:	f003 0302 	and.w	r3, r3, #2
 8001cee:	2b00      	cmp	r3, #0
 8001cf0:	d005      	beq.n	8001cfe <HAL_RCC_OscConfig+0x152>
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	68db      	ldr	r3, [r3, #12]
 8001cf6:	2b01      	cmp	r3, #1
 8001cf8:	d001      	beq.n	8001cfe <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8001cfa:	2301      	movs	r3, #1
 8001cfc:	e1c7      	b.n	800208e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001cfe:	4b3b      	ldr	r3, [pc, #236]	@ (8001dec <HAL_RCC_OscConfig+0x240>)
 8001d00:	681b      	ldr	r3, [r3, #0]
 8001d02:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	691b      	ldr	r3, [r3, #16]
 8001d0a:	00db      	lsls	r3, r3, #3
 8001d0c:	4937      	ldr	r1, [pc, #220]	@ (8001dec <HAL_RCC_OscConfig+0x240>)
 8001d0e:	4313      	orrs	r3, r2
 8001d10:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001d12:	e03a      	b.n	8001d8a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	68db      	ldr	r3, [r3, #12]
 8001d18:	2b00      	cmp	r3, #0
 8001d1a:	d020      	beq.n	8001d5e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001d1c:	4b34      	ldr	r3, [pc, #208]	@ (8001df0 <HAL_RCC_OscConfig+0x244>)
 8001d1e:	2201      	movs	r2, #1
 8001d20:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d22:	f7ff f8c3 	bl	8000eac <HAL_GetTick>
 8001d26:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001d28:	e008      	b.n	8001d3c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001d2a:	f7ff f8bf 	bl	8000eac <HAL_GetTick>
 8001d2e:	4602      	mov	r2, r0
 8001d30:	693b      	ldr	r3, [r7, #16]
 8001d32:	1ad3      	subs	r3, r2, r3
 8001d34:	2b02      	cmp	r3, #2
 8001d36:	d901      	bls.n	8001d3c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001d38:	2303      	movs	r3, #3
 8001d3a:	e1a8      	b.n	800208e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001d3c:	4b2b      	ldr	r3, [pc, #172]	@ (8001dec <HAL_RCC_OscConfig+0x240>)
 8001d3e:	681b      	ldr	r3, [r3, #0]
 8001d40:	f003 0302 	and.w	r3, r3, #2
 8001d44:	2b00      	cmp	r3, #0
 8001d46:	d0f0      	beq.n	8001d2a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001d48:	4b28      	ldr	r3, [pc, #160]	@ (8001dec <HAL_RCC_OscConfig+0x240>)
 8001d4a:	681b      	ldr	r3, [r3, #0]
 8001d4c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	691b      	ldr	r3, [r3, #16]
 8001d54:	00db      	lsls	r3, r3, #3
 8001d56:	4925      	ldr	r1, [pc, #148]	@ (8001dec <HAL_RCC_OscConfig+0x240>)
 8001d58:	4313      	orrs	r3, r2
 8001d5a:	600b      	str	r3, [r1, #0]
 8001d5c:	e015      	b.n	8001d8a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001d5e:	4b24      	ldr	r3, [pc, #144]	@ (8001df0 <HAL_RCC_OscConfig+0x244>)
 8001d60:	2200      	movs	r2, #0
 8001d62:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d64:	f7ff f8a2 	bl	8000eac <HAL_GetTick>
 8001d68:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001d6a:	e008      	b.n	8001d7e <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001d6c:	f7ff f89e 	bl	8000eac <HAL_GetTick>
 8001d70:	4602      	mov	r2, r0
 8001d72:	693b      	ldr	r3, [r7, #16]
 8001d74:	1ad3      	subs	r3, r2, r3
 8001d76:	2b02      	cmp	r3, #2
 8001d78:	d901      	bls.n	8001d7e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8001d7a:	2303      	movs	r3, #3
 8001d7c:	e187      	b.n	800208e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001d7e:	4b1b      	ldr	r3, [pc, #108]	@ (8001dec <HAL_RCC_OscConfig+0x240>)
 8001d80:	681b      	ldr	r3, [r3, #0]
 8001d82:	f003 0302 	and.w	r3, r3, #2
 8001d86:	2b00      	cmp	r3, #0
 8001d88:	d1f0      	bne.n	8001d6c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	681b      	ldr	r3, [r3, #0]
 8001d8e:	f003 0308 	and.w	r3, r3, #8
 8001d92:	2b00      	cmp	r3, #0
 8001d94:	d036      	beq.n	8001e04 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	695b      	ldr	r3, [r3, #20]
 8001d9a:	2b00      	cmp	r3, #0
 8001d9c:	d016      	beq.n	8001dcc <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001d9e:	4b15      	ldr	r3, [pc, #84]	@ (8001df4 <HAL_RCC_OscConfig+0x248>)
 8001da0:	2201      	movs	r2, #1
 8001da2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001da4:	f7ff f882 	bl	8000eac <HAL_GetTick>
 8001da8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001daa:	e008      	b.n	8001dbe <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001dac:	f7ff f87e 	bl	8000eac <HAL_GetTick>
 8001db0:	4602      	mov	r2, r0
 8001db2:	693b      	ldr	r3, [r7, #16]
 8001db4:	1ad3      	subs	r3, r2, r3
 8001db6:	2b02      	cmp	r3, #2
 8001db8:	d901      	bls.n	8001dbe <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8001dba:	2303      	movs	r3, #3
 8001dbc:	e167      	b.n	800208e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001dbe:	4b0b      	ldr	r3, [pc, #44]	@ (8001dec <HAL_RCC_OscConfig+0x240>)
 8001dc0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001dc2:	f003 0302 	and.w	r3, r3, #2
 8001dc6:	2b00      	cmp	r3, #0
 8001dc8:	d0f0      	beq.n	8001dac <HAL_RCC_OscConfig+0x200>
 8001dca:	e01b      	b.n	8001e04 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001dcc:	4b09      	ldr	r3, [pc, #36]	@ (8001df4 <HAL_RCC_OscConfig+0x248>)
 8001dce:	2200      	movs	r2, #0
 8001dd0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001dd2:	f7ff f86b 	bl	8000eac <HAL_GetTick>
 8001dd6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001dd8:	e00e      	b.n	8001df8 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001dda:	f7ff f867 	bl	8000eac <HAL_GetTick>
 8001dde:	4602      	mov	r2, r0
 8001de0:	693b      	ldr	r3, [r7, #16]
 8001de2:	1ad3      	subs	r3, r2, r3
 8001de4:	2b02      	cmp	r3, #2
 8001de6:	d907      	bls.n	8001df8 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8001de8:	2303      	movs	r3, #3
 8001dea:	e150      	b.n	800208e <HAL_RCC_OscConfig+0x4e2>
 8001dec:	40023800 	.word	0x40023800
 8001df0:	42470000 	.word	0x42470000
 8001df4:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001df8:	4b88      	ldr	r3, [pc, #544]	@ (800201c <HAL_RCC_OscConfig+0x470>)
 8001dfa:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001dfc:	f003 0302 	and.w	r3, r3, #2
 8001e00:	2b00      	cmp	r3, #0
 8001e02:	d1ea      	bne.n	8001dda <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	681b      	ldr	r3, [r3, #0]
 8001e08:	f003 0304 	and.w	r3, r3, #4
 8001e0c:	2b00      	cmp	r3, #0
 8001e0e:	f000 8097 	beq.w	8001f40 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001e12:	2300      	movs	r3, #0
 8001e14:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001e16:	4b81      	ldr	r3, [pc, #516]	@ (800201c <HAL_RCC_OscConfig+0x470>)
 8001e18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e1a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001e1e:	2b00      	cmp	r3, #0
 8001e20:	d10f      	bne.n	8001e42 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001e22:	2300      	movs	r3, #0
 8001e24:	60bb      	str	r3, [r7, #8]
 8001e26:	4b7d      	ldr	r3, [pc, #500]	@ (800201c <HAL_RCC_OscConfig+0x470>)
 8001e28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e2a:	4a7c      	ldr	r2, [pc, #496]	@ (800201c <HAL_RCC_OscConfig+0x470>)
 8001e2c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001e30:	6413      	str	r3, [r2, #64]	@ 0x40
 8001e32:	4b7a      	ldr	r3, [pc, #488]	@ (800201c <HAL_RCC_OscConfig+0x470>)
 8001e34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e36:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001e3a:	60bb      	str	r3, [r7, #8]
 8001e3c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001e3e:	2301      	movs	r3, #1
 8001e40:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001e42:	4b77      	ldr	r3, [pc, #476]	@ (8002020 <HAL_RCC_OscConfig+0x474>)
 8001e44:	681b      	ldr	r3, [r3, #0]
 8001e46:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001e4a:	2b00      	cmp	r3, #0
 8001e4c:	d118      	bne.n	8001e80 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001e4e:	4b74      	ldr	r3, [pc, #464]	@ (8002020 <HAL_RCC_OscConfig+0x474>)
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	4a73      	ldr	r2, [pc, #460]	@ (8002020 <HAL_RCC_OscConfig+0x474>)
 8001e54:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001e58:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001e5a:	f7ff f827 	bl	8000eac <HAL_GetTick>
 8001e5e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001e60:	e008      	b.n	8001e74 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001e62:	f7ff f823 	bl	8000eac <HAL_GetTick>
 8001e66:	4602      	mov	r2, r0
 8001e68:	693b      	ldr	r3, [r7, #16]
 8001e6a:	1ad3      	subs	r3, r2, r3
 8001e6c:	2b02      	cmp	r3, #2
 8001e6e:	d901      	bls.n	8001e74 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8001e70:	2303      	movs	r3, #3
 8001e72:	e10c      	b.n	800208e <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001e74:	4b6a      	ldr	r3, [pc, #424]	@ (8002020 <HAL_RCC_OscConfig+0x474>)
 8001e76:	681b      	ldr	r3, [r3, #0]
 8001e78:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001e7c:	2b00      	cmp	r3, #0
 8001e7e:	d0f0      	beq.n	8001e62 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	689b      	ldr	r3, [r3, #8]
 8001e84:	2b01      	cmp	r3, #1
 8001e86:	d106      	bne.n	8001e96 <HAL_RCC_OscConfig+0x2ea>
 8001e88:	4b64      	ldr	r3, [pc, #400]	@ (800201c <HAL_RCC_OscConfig+0x470>)
 8001e8a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001e8c:	4a63      	ldr	r2, [pc, #396]	@ (800201c <HAL_RCC_OscConfig+0x470>)
 8001e8e:	f043 0301 	orr.w	r3, r3, #1
 8001e92:	6713      	str	r3, [r2, #112]	@ 0x70
 8001e94:	e01c      	b.n	8001ed0 <HAL_RCC_OscConfig+0x324>
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	689b      	ldr	r3, [r3, #8]
 8001e9a:	2b05      	cmp	r3, #5
 8001e9c:	d10c      	bne.n	8001eb8 <HAL_RCC_OscConfig+0x30c>
 8001e9e:	4b5f      	ldr	r3, [pc, #380]	@ (800201c <HAL_RCC_OscConfig+0x470>)
 8001ea0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001ea2:	4a5e      	ldr	r2, [pc, #376]	@ (800201c <HAL_RCC_OscConfig+0x470>)
 8001ea4:	f043 0304 	orr.w	r3, r3, #4
 8001ea8:	6713      	str	r3, [r2, #112]	@ 0x70
 8001eaa:	4b5c      	ldr	r3, [pc, #368]	@ (800201c <HAL_RCC_OscConfig+0x470>)
 8001eac:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001eae:	4a5b      	ldr	r2, [pc, #364]	@ (800201c <HAL_RCC_OscConfig+0x470>)
 8001eb0:	f043 0301 	orr.w	r3, r3, #1
 8001eb4:	6713      	str	r3, [r2, #112]	@ 0x70
 8001eb6:	e00b      	b.n	8001ed0 <HAL_RCC_OscConfig+0x324>
 8001eb8:	4b58      	ldr	r3, [pc, #352]	@ (800201c <HAL_RCC_OscConfig+0x470>)
 8001eba:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001ebc:	4a57      	ldr	r2, [pc, #348]	@ (800201c <HAL_RCC_OscConfig+0x470>)
 8001ebe:	f023 0301 	bic.w	r3, r3, #1
 8001ec2:	6713      	str	r3, [r2, #112]	@ 0x70
 8001ec4:	4b55      	ldr	r3, [pc, #340]	@ (800201c <HAL_RCC_OscConfig+0x470>)
 8001ec6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001ec8:	4a54      	ldr	r2, [pc, #336]	@ (800201c <HAL_RCC_OscConfig+0x470>)
 8001eca:	f023 0304 	bic.w	r3, r3, #4
 8001ece:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	689b      	ldr	r3, [r3, #8]
 8001ed4:	2b00      	cmp	r3, #0
 8001ed6:	d015      	beq.n	8001f04 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001ed8:	f7fe ffe8 	bl	8000eac <HAL_GetTick>
 8001edc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001ede:	e00a      	b.n	8001ef6 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001ee0:	f7fe ffe4 	bl	8000eac <HAL_GetTick>
 8001ee4:	4602      	mov	r2, r0
 8001ee6:	693b      	ldr	r3, [r7, #16]
 8001ee8:	1ad3      	subs	r3, r2, r3
 8001eea:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001eee:	4293      	cmp	r3, r2
 8001ef0:	d901      	bls.n	8001ef6 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8001ef2:	2303      	movs	r3, #3
 8001ef4:	e0cb      	b.n	800208e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001ef6:	4b49      	ldr	r3, [pc, #292]	@ (800201c <HAL_RCC_OscConfig+0x470>)
 8001ef8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001efa:	f003 0302 	and.w	r3, r3, #2
 8001efe:	2b00      	cmp	r3, #0
 8001f00:	d0ee      	beq.n	8001ee0 <HAL_RCC_OscConfig+0x334>
 8001f02:	e014      	b.n	8001f2e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001f04:	f7fe ffd2 	bl	8000eac <HAL_GetTick>
 8001f08:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001f0a:	e00a      	b.n	8001f22 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001f0c:	f7fe ffce 	bl	8000eac <HAL_GetTick>
 8001f10:	4602      	mov	r2, r0
 8001f12:	693b      	ldr	r3, [r7, #16]
 8001f14:	1ad3      	subs	r3, r2, r3
 8001f16:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001f1a:	4293      	cmp	r3, r2
 8001f1c:	d901      	bls.n	8001f22 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8001f1e:	2303      	movs	r3, #3
 8001f20:	e0b5      	b.n	800208e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001f22:	4b3e      	ldr	r3, [pc, #248]	@ (800201c <HAL_RCC_OscConfig+0x470>)
 8001f24:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001f26:	f003 0302 	and.w	r3, r3, #2
 8001f2a:	2b00      	cmp	r3, #0
 8001f2c:	d1ee      	bne.n	8001f0c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001f2e:	7dfb      	ldrb	r3, [r7, #23]
 8001f30:	2b01      	cmp	r3, #1
 8001f32:	d105      	bne.n	8001f40 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001f34:	4b39      	ldr	r3, [pc, #228]	@ (800201c <HAL_RCC_OscConfig+0x470>)
 8001f36:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f38:	4a38      	ldr	r2, [pc, #224]	@ (800201c <HAL_RCC_OscConfig+0x470>)
 8001f3a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001f3e:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	699b      	ldr	r3, [r3, #24]
 8001f44:	2b00      	cmp	r3, #0
 8001f46:	f000 80a1 	beq.w	800208c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001f4a:	4b34      	ldr	r3, [pc, #208]	@ (800201c <HAL_RCC_OscConfig+0x470>)
 8001f4c:	689b      	ldr	r3, [r3, #8]
 8001f4e:	f003 030c 	and.w	r3, r3, #12
 8001f52:	2b08      	cmp	r3, #8
 8001f54:	d05c      	beq.n	8002010 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	699b      	ldr	r3, [r3, #24]
 8001f5a:	2b02      	cmp	r3, #2
 8001f5c:	d141      	bne.n	8001fe2 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001f5e:	4b31      	ldr	r3, [pc, #196]	@ (8002024 <HAL_RCC_OscConfig+0x478>)
 8001f60:	2200      	movs	r2, #0
 8001f62:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f64:	f7fe ffa2 	bl	8000eac <HAL_GetTick>
 8001f68:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001f6a:	e008      	b.n	8001f7e <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001f6c:	f7fe ff9e 	bl	8000eac <HAL_GetTick>
 8001f70:	4602      	mov	r2, r0
 8001f72:	693b      	ldr	r3, [r7, #16]
 8001f74:	1ad3      	subs	r3, r2, r3
 8001f76:	2b02      	cmp	r3, #2
 8001f78:	d901      	bls.n	8001f7e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8001f7a:	2303      	movs	r3, #3
 8001f7c:	e087      	b.n	800208e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001f7e:	4b27      	ldr	r3, [pc, #156]	@ (800201c <HAL_RCC_OscConfig+0x470>)
 8001f80:	681b      	ldr	r3, [r3, #0]
 8001f82:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001f86:	2b00      	cmp	r3, #0
 8001f88:	d1f0      	bne.n	8001f6c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	69da      	ldr	r2, [r3, #28]
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	6a1b      	ldr	r3, [r3, #32]
 8001f92:	431a      	orrs	r2, r3
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f98:	019b      	lsls	r3, r3, #6
 8001f9a:	431a      	orrs	r2, r3
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001fa0:	085b      	lsrs	r3, r3, #1
 8001fa2:	3b01      	subs	r3, #1
 8001fa4:	041b      	lsls	r3, r3, #16
 8001fa6:	431a      	orrs	r2, r3
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001fac:	061b      	lsls	r3, r3, #24
 8001fae:	491b      	ldr	r1, [pc, #108]	@ (800201c <HAL_RCC_OscConfig+0x470>)
 8001fb0:	4313      	orrs	r3, r2
 8001fb2:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001fb4:	4b1b      	ldr	r3, [pc, #108]	@ (8002024 <HAL_RCC_OscConfig+0x478>)
 8001fb6:	2201      	movs	r2, #1
 8001fb8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001fba:	f7fe ff77 	bl	8000eac <HAL_GetTick>
 8001fbe:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001fc0:	e008      	b.n	8001fd4 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001fc2:	f7fe ff73 	bl	8000eac <HAL_GetTick>
 8001fc6:	4602      	mov	r2, r0
 8001fc8:	693b      	ldr	r3, [r7, #16]
 8001fca:	1ad3      	subs	r3, r2, r3
 8001fcc:	2b02      	cmp	r3, #2
 8001fce:	d901      	bls.n	8001fd4 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8001fd0:	2303      	movs	r3, #3
 8001fd2:	e05c      	b.n	800208e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001fd4:	4b11      	ldr	r3, [pc, #68]	@ (800201c <HAL_RCC_OscConfig+0x470>)
 8001fd6:	681b      	ldr	r3, [r3, #0]
 8001fd8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001fdc:	2b00      	cmp	r3, #0
 8001fde:	d0f0      	beq.n	8001fc2 <HAL_RCC_OscConfig+0x416>
 8001fe0:	e054      	b.n	800208c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001fe2:	4b10      	ldr	r3, [pc, #64]	@ (8002024 <HAL_RCC_OscConfig+0x478>)
 8001fe4:	2200      	movs	r2, #0
 8001fe6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001fe8:	f7fe ff60 	bl	8000eac <HAL_GetTick>
 8001fec:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001fee:	e008      	b.n	8002002 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001ff0:	f7fe ff5c 	bl	8000eac <HAL_GetTick>
 8001ff4:	4602      	mov	r2, r0
 8001ff6:	693b      	ldr	r3, [r7, #16]
 8001ff8:	1ad3      	subs	r3, r2, r3
 8001ffa:	2b02      	cmp	r3, #2
 8001ffc:	d901      	bls.n	8002002 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8001ffe:	2303      	movs	r3, #3
 8002000:	e045      	b.n	800208e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002002:	4b06      	ldr	r3, [pc, #24]	@ (800201c <HAL_RCC_OscConfig+0x470>)
 8002004:	681b      	ldr	r3, [r3, #0]
 8002006:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800200a:	2b00      	cmp	r3, #0
 800200c:	d1f0      	bne.n	8001ff0 <HAL_RCC_OscConfig+0x444>
 800200e:	e03d      	b.n	800208c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	699b      	ldr	r3, [r3, #24]
 8002014:	2b01      	cmp	r3, #1
 8002016:	d107      	bne.n	8002028 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8002018:	2301      	movs	r3, #1
 800201a:	e038      	b.n	800208e <HAL_RCC_OscConfig+0x4e2>
 800201c:	40023800 	.word	0x40023800
 8002020:	40007000 	.word	0x40007000
 8002024:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002028:	4b1b      	ldr	r3, [pc, #108]	@ (8002098 <HAL_RCC_OscConfig+0x4ec>)
 800202a:	685b      	ldr	r3, [r3, #4]
 800202c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	699b      	ldr	r3, [r3, #24]
 8002032:	2b01      	cmp	r3, #1
 8002034:	d028      	beq.n	8002088 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002036:	68fb      	ldr	r3, [r7, #12]
 8002038:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002040:	429a      	cmp	r2, r3
 8002042:	d121      	bne.n	8002088 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002044:	68fb      	ldr	r3, [r7, #12]
 8002046:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800204e:	429a      	cmp	r2, r3
 8002050:	d11a      	bne.n	8002088 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002052:	68fa      	ldr	r2, [r7, #12]
 8002054:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8002058:	4013      	ands	r3, r2
 800205a:	687a      	ldr	r2, [r7, #4]
 800205c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800205e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002060:	4293      	cmp	r3, r2
 8002062:	d111      	bne.n	8002088 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002064:	68fb      	ldr	r3, [r7, #12]
 8002066:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800206e:	085b      	lsrs	r3, r3, #1
 8002070:	3b01      	subs	r3, #1
 8002072:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002074:	429a      	cmp	r2, r3
 8002076:	d107      	bne.n	8002088 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002078:	68fb      	ldr	r3, [r7, #12]
 800207a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002082:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002084:	429a      	cmp	r2, r3
 8002086:	d001      	beq.n	800208c <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8002088:	2301      	movs	r3, #1
 800208a:	e000      	b.n	800208e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 800208c:	2300      	movs	r3, #0
}
 800208e:	4618      	mov	r0, r3
 8002090:	3718      	adds	r7, #24
 8002092:	46bd      	mov	sp, r7
 8002094:	bd80      	pop	{r7, pc}
 8002096:	bf00      	nop
 8002098:	40023800 	.word	0x40023800

0800209c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800209c:	b580      	push	{r7, lr}
 800209e:	b084      	sub	sp, #16
 80020a0:	af00      	add	r7, sp, #0
 80020a2:	6078      	str	r0, [r7, #4]
 80020a4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	2b00      	cmp	r3, #0
 80020aa:	d101      	bne.n	80020b0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80020ac:	2301      	movs	r3, #1
 80020ae:	e0cc      	b.n	800224a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80020b0:	4b68      	ldr	r3, [pc, #416]	@ (8002254 <HAL_RCC_ClockConfig+0x1b8>)
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	f003 0307 	and.w	r3, r3, #7
 80020b8:	683a      	ldr	r2, [r7, #0]
 80020ba:	429a      	cmp	r2, r3
 80020bc:	d90c      	bls.n	80020d8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80020be:	4b65      	ldr	r3, [pc, #404]	@ (8002254 <HAL_RCC_ClockConfig+0x1b8>)
 80020c0:	683a      	ldr	r2, [r7, #0]
 80020c2:	b2d2      	uxtb	r2, r2
 80020c4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80020c6:	4b63      	ldr	r3, [pc, #396]	@ (8002254 <HAL_RCC_ClockConfig+0x1b8>)
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	f003 0307 	and.w	r3, r3, #7
 80020ce:	683a      	ldr	r2, [r7, #0]
 80020d0:	429a      	cmp	r2, r3
 80020d2:	d001      	beq.n	80020d8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80020d4:	2301      	movs	r3, #1
 80020d6:	e0b8      	b.n	800224a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	681b      	ldr	r3, [r3, #0]
 80020dc:	f003 0302 	and.w	r3, r3, #2
 80020e0:	2b00      	cmp	r3, #0
 80020e2:	d020      	beq.n	8002126 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	681b      	ldr	r3, [r3, #0]
 80020e8:	f003 0304 	and.w	r3, r3, #4
 80020ec:	2b00      	cmp	r3, #0
 80020ee:	d005      	beq.n	80020fc <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80020f0:	4b59      	ldr	r3, [pc, #356]	@ (8002258 <HAL_RCC_ClockConfig+0x1bc>)
 80020f2:	689b      	ldr	r3, [r3, #8]
 80020f4:	4a58      	ldr	r2, [pc, #352]	@ (8002258 <HAL_RCC_ClockConfig+0x1bc>)
 80020f6:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80020fa:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	f003 0308 	and.w	r3, r3, #8
 8002104:	2b00      	cmp	r3, #0
 8002106:	d005      	beq.n	8002114 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002108:	4b53      	ldr	r3, [pc, #332]	@ (8002258 <HAL_RCC_ClockConfig+0x1bc>)
 800210a:	689b      	ldr	r3, [r3, #8]
 800210c:	4a52      	ldr	r2, [pc, #328]	@ (8002258 <HAL_RCC_ClockConfig+0x1bc>)
 800210e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8002112:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002114:	4b50      	ldr	r3, [pc, #320]	@ (8002258 <HAL_RCC_ClockConfig+0x1bc>)
 8002116:	689b      	ldr	r3, [r3, #8]
 8002118:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	689b      	ldr	r3, [r3, #8]
 8002120:	494d      	ldr	r1, [pc, #308]	@ (8002258 <HAL_RCC_ClockConfig+0x1bc>)
 8002122:	4313      	orrs	r3, r2
 8002124:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	f003 0301 	and.w	r3, r3, #1
 800212e:	2b00      	cmp	r3, #0
 8002130:	d044      	beq.n	80021bc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	685b      	ldr	r3, [r3, #4]
 8002136:	2b01      	cmp	r3, #1
 8002138:	d107      	bne.n	800214a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800213a:	4b47      	ldr	r3, [pc, #284]	@ (8002258 <HAL_RCC_ClockConfig+0x1bc>)
 800213c:	681b      	ldr	r3, [r3, #0]
 800213e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002142:	2b00      	cmp	r3, #0
 8002144:	d119      	bne.n	800217a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002146:	2301      	movs	r3, #1
 8002148:	e07f      	b.n	800224a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	685b      	ldr	r3, [r3, #4]
 800214e:	2b02      	cmp	r3, #2
 8002150:	d003      	beq.n	800215a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002156:	2b03      	cmp	r3, #3
 8002158:	d107      	bne.n	800216a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800215a:	4b3f      	ldr	r3, [pc, #252]	@ (8002258 <HAL_RCC_ClockConfig+0x1bc>)
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002162:	2b00      	cmp	r3, #0
 8002164:	d109      	bne.n	800217a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002166:	2301      	movs	r3, #1
 8002168:	e06f      	b.n	800224a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800216a:	4b3b      	ldr	r3, [pc, #236]	@ (8002258 <HAL_RCC_ClockConfig+0x1bc>)
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	f003 0302 	and.w	r3, r3, #2
 8002172:	2b00      	cmp	r3, #0
 8002174:	d101      	bne.n	800217a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002176:	2301      	movs	r3, #1
 8002178:	e067      	b.n	800224a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800217a:	4b37      	ldr	r3, [pc, #220]	@ (8002258 <HAL_RCC_ClockConfig+0x1bc>)
 800217c:	689b      	ldr	r3, [r3, #8]
 800217e:	f023 0203 	bic.w	r2, r3, #3
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	685b      	ldr	r3, [r3, #4]
 8002186:	4934      	ldr	r1, [pc, #208]	@ (8002258 <HAL_RCC_ClockConfig+0x1bc>)
 8002188:	4313      	orrs	r3, r2
 800218a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800218c:	f7fe fe8e 	bl	8000eac <HAL_GetTick>
 8002190:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002192:	e00a      	b.n	80021aa <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002194:	f7fe fe8a 	bl	8000eac <HAL_GetTick>
 8002198:	4602      	mov	r2, r0
 800219a:	68fb      	ldr	r3, [r7, #12]
 800219c:	1ad3      	subs	r3, r2, r3
 800219e:	f241 3288 	movw	r2, #5000	@ 0x1388
 80021a2:	4293      	cmp	r3, r2
 80021a4:	d901      	bls.n	80021aa <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80021a6:	2303      	movs	r3, #3
 80021a8:	e04f      	b.n	800224a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80021aa:	4b2b      	ldr	r3, [pc, #172]	@ (8002258 <HAL_RCC_ClockConfig+0x1bc>)
 80021ac:	689b      	ldr	r3, [r3, #8]
 80021ae:	f003 020c 	and.w	r2, r3, #12
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	685b      	ldr	r3, [r3, #4]
 80021b6:	009b      	lsls	r3, r3, #2
 80021b8:	429a      	cmp	r2, r3
 80021ba:	d1eb      	bne.n	8002194 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80021bc:	4b25      	ldr	r3, [pc, #148]	@ (8002254 <HAL_RCC_ClockConfig+0x1b8>)
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	f003 0307 	and.w	r3, r3, #7
 80021c4:	683a      	ldr	r2, [r7, #0]
 80021c6:	429a      	cmp	r2, r3
 80021c8:	d20c      	bcs.n	80021e4 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80021ca:	4b22      	ldr	r3, [pc, #136]	@ (8002254 <HAL_RCC_ClockConfig+0x1b8>)
 80021cc:	683a      	ldr	r2, [r7, #0]
 80021ce:	b2d2      	uxtb	r2, r2
 80021d0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80021d2:	4b20      	ldr	r3, [pc, #128]	@ (8002254 <HAL_RCC_ClockConfig+0x1b8>)
 80021d4:	681b      	ldr	r3, [r3, #0]
 80021d6:	f003 0307 	and.w	r3, r3, #7
 80021da:	683a      	ldr	r2, [r7, #0]
 80021dc:	429a      	cmp	r2, r3
 80021de:	d001      	beq.n	80021e4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80021e0:	2301      	movs	r3, #1
 80021e2:	e032      	b.n	800224a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	f003 0304 	and.w	r3, r3, #4
 80021ec:	2b00      	cmp	r3, #0
 80021ee:	d008      	beq.n	8002202 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80021f0:	4b19      	ldr	r3, [pc, #100]	@ (8002258 <HAL_RCC_ClockConfig+0x1bc>)
 80021f2:	689b      	ldr	r3, [r3, #8]
 80021f4:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	68db      	ldr	r3, [r3, #12]
 80021fc:	4916      	ldr	r1, [pc, #88]	@ (8002258 <HAL_RCC_ClockConfig+0x1bc>)
 80021fe:	4313      	orrs	r3, r2
 8002200:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	681b      	ldr	r3, [r3, #0]
 8002206:	f003 0308 	and.w	r3, r3, #8
 800220a:	2b00      	cmp	r3, #0
 800220c:	d009      	beq.n	8002222 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800220e:	4b12      	ldr	r3, [pc, #72]	@ (8002258 <HAL_RCC_ClockConfig+0x1bc>)
 8002210:	689b      	ldr	r3, [r3, #8]
 8002212:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	691b      	ldr	r3, [r3, #16]
 800221a:	00db      	lsls	r3, r3, #3
 800221c:	490e      	ldr	r1, [pc, #56]	@ (8002258 <HAL_RCC_ClockConfig+0x1bc>)
 800221e:	4313      	orrs	r3, r2
 8002220:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002222:	f000 f821 	bl	8002268 <HAL_RCC_GetSysClockFreq>
 8002226:	4602      	mov	r2, r0
 8002228:	4b0b      	ldr	r3, [pc, #44]	@ (8002258 <HAL_RCC_ClockConfig+0x1bc>)
 800222a:	689b      	ldr	r3, [r3, #8]
 800222c:	091b      	lsrs	r3, r3, #4
 800222e:	f003 030f 	and.w	r3, r3, #15
 8002232:	490a      	ldr	r1, [pc, #40]	@ (800225c <HAL_RCC_ClockConfig+0x1c0>)
 8002234:	5ccb      	ldrb	r3, [r1, r3]
 8002236:	fa22 f303 	lsr.w	r3, r2, r3
 800223a:	4a09      	ldr	r2, [pc, #36]	@ (8002260 <HAL_RCC_ClockConfig+0x1c4>)
 800223c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800223e:	4b09      	ldr	r3, [pc, #36]	@ (8002264 <HAL_RCC_ClockConfig+0x1c8>)
 8002240:	681b      	ldr	r3, [r3, #0]
 8002242:	4618      	mov	r0, r3
 8002244:	f7fe fdee 	bl	8000e24 <HAL_InitTick>

  return HAL_OK;
 8002248:	2300      	movs	r3, #0
}
 800224a:	4618      	mov	r0, r3
 800224c:	3710      	adds	r7, #16
 800224e:	46bd      	mov	sp, r7
 8002250:	bd80      	pop	{r7, pc}
 8002252:	bf00      	nop
 8002254:	40023c00 	.word	0x40023c00
 8002258:	40023800 	.word	0x40023800
 800225c:	08004158 	.word	0x08004158
 8002260:	20000000 	.word	0x20000000
 8002264:	20000004 	.word	0x20000004

08002268 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002268:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800226c:	b094      	sub	sp, #80	@ 0x50
 800226e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8002270:	2300      	movs	r3, #0
 8002272:	647b      	str	r3, [r7, #68]	@ 0x44
 8002274:	2300      	movs	r3, #0
 8002276:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002278:	2300      	movs	r3, #0
 800227a:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 800227c:	2300      	movs	r3, #0
 800227e:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002280:	4b79      	ldr	r3, [pc, #484]	@ (8002468 <HAL_RCC_GetSysClockFreq+0x200>)
 8002282:	689b      	ldr	r3, [r3, #8]
 8002284:	f003 030c 	and.w	r3, r3, #12
 8002288:	2b08      	cmp	r3, #8
 800228a:	d00d      	beq.n	80022a8 <HAL_RCC_GetSysClockFreq+0x40>
 800228c:	2b08      	cmp	r3, #8
 800228e:	f200 80e1 	bhi.w	8002454 <HAL_RCC_GetSysClockFreq+0x1ec>
 8002292:	2b00      	cmp	r3, #0
 8002294:	d002      	beq.n	800229c <HAL_RCC_GetSysClockFreq+0x34>
 8002296:	2b04      	cmp	r3, #4
 8002298:	d003      	beq.n	80022a2 <HAL_RCC_GetSysClockFreq+0x3a>
 800229a:	e0db      	b.n	8002454 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800229c:	4b73      	ldr	r3, [pc, #460]	@ (800246c <HAL_RCC_GetSysClockFreq+0x204>)
 800229e:	64bb      	str	r3, [r7, #72]	@ 0x48
       break;
 80022a0:	e0db      	b.n	800245a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80022a2:	4b73      	ldr	r3, [pc, #460]	@ (8002470 <HAL_RCC_GetSysClockFreq+0x208>)
 80022a4:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80022a6:	e0d8      	b.n	800245a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80022a8:	4b6f      	ldr	r3, [pc, #444]	@ (8002468 <HAL_RCC_GetSysClockFreq+0x200>)
 80022aa:	685b      	ldr	r3, [r3, #4]
 80022ac:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80022b0:	647b      	str	r3, [r7, #68]	@ 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80022b2:	4b6d      	ldr	r3, [pc, #436]	@ (8002468 <HAL_RCC_GetSysClockFreq+0x200>)
 80022b4:	685b      	ldr	r3, [r3, #4]
 80022b6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80022ba:	2b00      	cmp	r3, #0
 80022bc:	d063      	beq.n	8002386 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80022be:	4b6a      	ldr	r3, [pc, #424]	@ (8002468 <HAL_RCC_GetSysClockFreq+0x200>)
 80022c0:	685b      	ldr	r3, [r3, #4]
 80022c2:	099b      	lsrs	r3, r3, #6
 80022c4:	2200      	movs	r2, #0
 80022c6:	63bb      	str	r3, [r7, #56]	@ 0x38
 80022c8:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80022ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80022cc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80022d0:	633b      	str	r3, [r7, #48]	@ 0x30
 80022d2:	2300      	movs	r3, #0
 80022d4:	637b      	str	r3, [r7, #52]	@ 0x34
 80022d6:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80022da:	4622      	mov	r2, r4
 80022dc:	462b      	mov	r3, r5
 80022de:	f04f 0000 	mov.w	r0, #0
 80022e2:	f04f 0100 	mov.w	r1, #0
 80022e6:	0159      	lsls	r1, r3, #5
 80022e8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80022ec:	0150      	lsls	r0, r2, #5
 80022ee:	4602      	mov	r2, r0
 80022f0:	460b      	mov	r3, r1
 80022f2:	4621      	mov	r1, r4
 80022f4:	1a51      	subs	r1, r2, r1
 80022f6:	6139      	str	r1, [r7, #16]
 80022f8:	4629      	mov	r1, r5
 80022fa:	eb63 0301 	sbc.w	r3, r3, r1
 80022fe:	617b      	str	r3, [r7, #20]
 8002300:	f04f 0200 	mov.w	r2, #0
 8002304:	f04f 0300 	mov.w	r3, #0
 8002308:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800230c:	4659      	mov	r1, fp
 800230e:	018b      	lsls	r3, r1, #6
 8002310:	4651      	mov	r1, sl
 8002312:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002316:	4651      	mov	r1, sl
 8002318:	018a      	lsls	r2, r1, #6
 800231a:	4651      	mov	r1, sl
 800231c:	ebb2 0801 	subs.w	r8, r2, r1
 8002320:	4659      	mov	r1, fp
 8002322:	eb63 0901 	sbc.w	r9, r3, r1
 8002326:	f04f 0200 	mov.w	r2, #0
 800232a:	f04f 0300 	mov.w	r3, #0
 800232e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002332:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002336:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800233a:	4690      	mov	r8, r2
 800233c:	4699      	mov	r9, r3
 800233e:	4623      	mov	r3, r4
 8002340:	eb18 0303 	adds.w	r3, r8, r3
 8002344:	60bb      	str	r3, [r7, #8]
 8002346:	462b      	mov	r3, r5
 8002348:	eb49 0303 	adc.w	r3, r9, r3
 800234c:	60fb      	str	r3, [r7, #12]
 800234e:	f04f 0200 	mov.w	r2, #0
 8002352:	f04f 0300 	mov.w	r3, #0
 8002356:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800235a:	4629      	mov	r1, r5
 800235c:	024b      	lsls	r3, r1, #9
 800235e:	4621      	mov	r1, r4
 8002360:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8002364:	4621      	mov	r1, r4
 8002366:	024a      	lsls	r2, r1, #9
 8002368:	4610      	mov	r0, r2
 800236a:	4619      	mov	r1, r3
 800236c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800236e:	2200      	movs	r2, #0
 8002370:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002372:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002374:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8002378:	f7fd ff82 	bl	8000280 <__aeabi_uldivmod>
 800237c:	4602      	mov	r2, r0
 800237e:	460b      	mov	r3, r1
 8002380:	4613      	mov	r3, r2
 8002382:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002384:	e058      	b.n	8002438 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002386:	4b38      	ldr	r3, [pc, #224]	@ (8002468 <HAL_RCC_GetSysClockFreq+0x200>)
 8002388:	685b      	ldr	r3, [r3, #4]
 800238a:	099b      	lsrs	r3, r3, #6
 800238c:	2200      	movs	r2, #0
 800238e:	4618      	mov	r0, r3
 8002390:	4611      	mov	r1, r2
 8002392:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8002396:	623b      	str	r3, [r7, #32]
 8002398:	2300      	movs	r3, #0
 800239a:	627b      	str	r3, [r7, #36]	@ 0x24
 800239c:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80023a0:	4642      	mov	r2, r8
 80023a2:	464b      	mov	r3, r9
 80023a4:	f04f 0000 	mov.w	r0, #0
 80023a8:	f04f 0100 	mov.w	r1, #0
 80023ac:	0159      	lsls	r1, r3, #5
 80023ae:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80023b2:	0150      	lsls	r0, r2, #5
 80023b4:	4602      	mov	r2, r0
 80023b6:	460b      	mov	r3, r1
 80023b8:	4641      	mov	r1, r8
 80023ba:	ebb2 0a01 	subs.w	sl, r2, r1
 80023be:	4649      	mov	r1, r9
 80023c0:	eb63 0b01 	sbc.w	fp, r3, r1
 80023c4:	f04f 0200 	mov.w	r2, #0
 80023c8:	f04f 0300 	mov.w	r3, #0
 80023cc:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80023d0:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80023d4:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80023d8:	ebb2 040a 	subs.w	r4, r2, sl
 80023dc:	eb63 050b 	sbc.w	r5, r3, fp
 80023e0:	f04f 0200 	mov.w	r2, #0
 80023e4:	f04f 0300 	mov.w	r3, #0
 80023e8:	00eb      	lsls	r3, r5, #3
 80023ea:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80023ee:	00e2      	lsls	r2, r4, #3
 80023f0:	4614      	mov	r4, r2
 80023f2:	461d      	mov	r5, r3
 80023f4:	4643      	mov	r3, r8
 80023f6:	18e3      	adds	r3, r4, r3
 80023f8:	603b      	str	r3, [r7, #0]
 80023fa:	464b      	mov	r3, r9
 80023fc:	eb45 0303 	adc.w	r3, r5, r3
 8002400:	607b      	str	r3, [r7, #4]
 8002402:	f04f 0200 	mov.w	r2, #0
 8002406:	f04f 0300 	mov.w	r3, #0
 800240a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800240e:	4629      	mov	r1, r5
 8002410:	028b      	lsls	r3, r1, #10
 8002412:	4621      	mov	r1, r4
 8002414:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002418:	4621      	mov	r1, r4
 800241a:	028a      	lsls	r2, r1, #10
 800241c:	4610      	mov	r0, r2
 800241e:	4619      	mov	r1, r3
 8002420:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002422:	2200      	movs	r2, #0
 8002424:	61bb      	str	r3, [r7, #24]
 8002426:	61fa      	str	r2, [r7, #28]
 8002428:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800242c:	f7fd ff28 	bl	8000280 <__aeabi_uldivmod>
 8002430:	4602      	mov	r2, r0
 8002432:	460b      	mov	r3, r1
 8002434:	4613      	mov	r3, r2
 8002436:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8002438:	4b0b      	ldr	r3, [pc, #44]	@ (8002468 <HAL_RCC_GetSysClockFreq+0x200>)
 800243a:	685b      	ldr	r3, [r3, #4]
 800243c:	0c1b      	lsrs	r3, r3, #16
 800243e:	f003 0303 	and.w	r3, r3, #3
 8002442:	3301      	adds	r3, #1
 8002444:	005b      	lsls	r3, r3, #1
 8002446:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco/pllp;
 8002448:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800244a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800244c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002450:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002452:	e002      	b.n	800245a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002454:	4b05      	ldr	r3, [pc, #20]	@ (800246c <HAL_RCC_GetSysClockFreq+0x204>)
 8002456:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002458:	bf00      	nop
    }
  }
  return sysclockfreq;
 800245a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 800245c:	4618      	mov	r0, r3
 800245e:	3750      	adds	r7, #80	@ 0x50
 8002460:	46bd      	mov	sp, r7
 8002462:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002466:	bf00      	nop
 8002468:	40023800 	.word	0x40023800
 800246c:	00f42400 	.word	0x00f42400
 8002470:	007a1200 	.word	0x007a1200

08002474 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002474:	b480      	push	{r7}
 8002476:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002478:	4b03      	ldr	r3, [pc, #12]	@ (8002488 <HAL_RCC_GetHCLKFreq+0x14>)
 800247a:	681b      	ldr	r3, [r3, #0]
}
 800247c:	4618      	mov	r0, r3
 800247e:	46bd      	mov	sp, r7
 8002480:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002484:	4770      	bx	lr
 8002486:	bf00      	nop
 8002488:	20000000 	.word	0x20000000

0800248c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800248c:	b580      	push	{r7, lr}
 800248e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8002490:	f7ff fff0 	bl	8002474 <HAL_RCC_GetHCLKFreq>
 8002494:	4602      	mov	r2, r0
 8002496:	4b05      	ldr	r3, [pc, #20]	@ (80024ac <HAL_RCC_GetPCLK1Freq+0x20>)
 8002498:	689b      	ldr	r3, [r3, #8]
 800249a:	0a9b      	lsrs	r3, r3, #10
 800249c:	f003 0307 	and.w	r3, r3, #7
 80024a0:	4903      	ldr	r1, [pc, #12]	@ (80024b0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80024a2:	5ccb      	ldrb	r3, [r1, r3]
 80024a4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80024a8:	4618      	mov	r0, r3
 80024aa:	bd80      	pop	{r7, pc}
 80024ac:	40023800 	.word	0x40023800
 80024b0:	08004168 	.word	0x08004168

080024b4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80024b4:	b580      	push	{r7, lr}
 80024b6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80024b8:	f7ff ffdc 	bl	8002474 <HAL_RCC_GetHCLKFreq>
 80024bc:	4602      	mov	r2, r0
 80024be:	4b05      	ldr	r3, [pc, #20]	@ (80024d4 <HAL_RCC_GetPCLK2Freq+0x20>)
 80024c0:	689b      	ldr	r3, [r3, #8]
 80024c2:	0b5b      	lsrs	r3, r3, #13
 80024c4:	f003 0307 	and.w	r3, r3, #7
 80024c8:	4903      	ldr	r1, [pc, #12]	@ (80024d8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80024ca:	5ccb      	ldrb	r3, [r1, r3]
 80024cc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80024d0:	4618      	mov	r0, r3
 80024d2:	bd80      	pop	{r7, pc}
 80024d4:	40023800 	.word	0x40023800
 80024d8:	08004168 	.word	0x08004168

080024dc <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80024dc:	b580      	push	{r7, lr}
 80024de:	b082      	sub	sp, #8
 80024e0:	af00      	add	r7, sp, #0
 80024e2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	2b00      	cmp	r3, #0
 80024e8:	d101      	bne.n	80024ee <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80024ea:	2301      	movs	r3, #1
 80024ec:	e042      	b.n	8002574 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80024f4:	b2db      	uxtb	r3, r3
 80024f6:	2b00      	cmp	r3, #0
 80024f8:	d106      	bne.n	8002508 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	2200      	movs	r2, #0
 80024fe:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002502:	6878      	ldr	r0, [r7, #4]
 8002504:	f7fe fac8 	bl	8000a98 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	2224      	movs	r2, #36	@ 0x24
 800250c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	68da      	ldr	r2, [r3, #12]
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800251e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002520:	6878      	ldr	r0, [r7, #4]
 8002522:	f000 fbd7 	bl	8002cd4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	691a      	ldr	r2, [r3, #16]
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8002534:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	695a      	ldr	r2, [r3, #20]
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8002544:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	681b      	ldr	r3, [r3, #0]
 800254a:	68da      	ldr	r2, [r3, #12]
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002554:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	2200      	movs	r2, #0
 800255a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	2220      	movs	r2, #32
 8002560:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	2220      	movs	r2, #32
 8002568:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	2200      	movs	r2, #0
 8002570:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8002572:	2300      	movs	r3, #0
}
 8002574:	4618      	mov	r0, r3
 8002576:	3708      	adds	r7, #8
 8002578:	46bd      	mov	sp, r7
 800257a:	bd80      	pop	{r7, pc}

0800257c <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800257c:	b580      	push	{r7, lr}
 800257e:	b08a      	sub	sp, #40	@ 0x28
 8002580:	af02      	add	r7, sp, #8
 8002582:	60f8      	str	r0, [r7, #12]
 8002584:	60b9      	str	r1, [r7, #8]
 8002586:	603b      	str	r3, [r7, #0]
 8002588:	4613      	mov	r3, r2
 800258a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800258c:	2300      	movs	r3, #0
 800258e:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002590:	68fb      	ldr	r3, [r7, #12]
 8002592:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002596:	b2db      	uxtb	r3, r3
 8002598:	2b20      	cmp	r3, #32
 800259a:	d175      	bne.n	8002688 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 800259c:	68bb      	ldr	r3, [r7, #8]
 800259e:	2b00      	cmp	r3, #0
 80025a0:	d002      	beq.n	80025a8 <HAL_UART_Transmit+0x2c>
 80025a2:	88fb      	ldrh	r3, [r7, #6]
 80025a4:	2b00      	cmp	r3, #0
 80025a6:	d101      	bne.n	80025ac <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80025a8:	2301      	movs	r3, #1
 80025aa:	e06e      	b.n	800268a <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80025ac:	68fb      	ldr	r3, [r7, #12]
 80025ae:	2200      	movs	r2, #0
 80025b0:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80025b2:	68fb      	ldr	r3, [r7, #12]
 80025b4:	2221      	movs	r2, #33	@ 0x21
 80025b6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80025ba:	f7fe fc77 	bl	8000eac <HAL_GetTick>
 80025be:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80025c0:	68fb      	ldr	r3, [r7, #12]
 80025c2:	88fa      	ldrh	r2, [r7, #6]
 80025c4:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80025c6:	68fb      	ldr	r3, [r7, #12]
 80025c8:	88fa      	ldrh	r2, [r7, #6]
 80025ca:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80025cc:	68fb      	ldr	r3, [r7, #12]
 80025ce:	689b      	ldr	r3, [r3, #8]
 80025d0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80025d4:	d108      	bne.n	80025e8 <HAL_UART_Transmit+0x6c>
 80025d6:	68fb      	ldr	r3, [r7, #12]
 80025d8:	691b      	ldr	r3, [r3, #16]
 80025da:	2b00      	cmp	r3, #0
 80025dc:	d104      	bne.n	80025e8 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80025de:	2300      	movs	r3, #0
 80025e0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80025e2:	68bb      	ldr	r3, [r7, #8]
 80025e4:	61bb      	str	r3, [r7, #24]
 80025e6:	e003      	b.n	80025f0 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80025e8:	68bb      	ldr	r3, [r7, #8]
 80025ea:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80025ec:	2300      	movs	r3, #0
 80025ee:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80025f0:	e02e      	b.n	8002650 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80025f2:	683b      	ldr	r3, [r7, #0]
 80025f4:	9300      	str	r3, [sp, #0]
 80025f6:	697b      	ldr	r3, [r7, #20]
 80025f8:	2200      	movs	r2, #0
 80025fa:	2180      	movs	r1, #128	@ 0x80
 80025fc:	68f8      	ldr	r0, [r7, #12]
 80025fe:	f000 f9b0 	bl	8002962 <UART_WaitOnFlagUntilTimeout>
 8002602:	4603      	mov	r3, r0
 8002604:	2b00      	cmp	r3, #0
 8002606:	d005      	beq.n	8002614 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8002608:	68fb      	ldr	r3, [r7, #12]
 800260a:	2220      	movs	r2, #32
 800260c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8002610:	2303      	movs	r3, #3
 8002612:	e03a      	b.n	800268a <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8002614:	69fb      	ldr	r3, [r7, #28]
 8002616:	2b00      	cmp	r3, #0
 8002618:	d10b      	bne.n	8002632 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800261a:	69bb      	ldr	r3, [r7, #24]
 800261c:	881b      	ldrh	r3, [r3, #0]
 800261e:	461a      	mov	r2, r3
 8002620:	68fb      	ldr	r3, [r7, #12]
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002628:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800262a:	69bb      	ldr	r3, [r7, #24]
 800262c:	3302      	adds	r3, #2
 800262e:	61bb      	str	r3, [r7, #24]
 8002630:	e007      	b.n	8002642 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8002632:	69fb      	ldr	r3, [r7, #28]
 8002634:	781a      	ldrb	r2, [r3, #0]
 8002636:	68fb      	ldr	r3, [r7, #12]
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800263c:	69fb      	ldr	r3, [r7, #28]
 800263e:	3301      	adds	r3, #1
 8002640:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002642:	68fb      	ldr	r3, [r7, #12]
 8002644:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002646:	b29b      	uxth	r3, r3
 8002648:	3b01      	subs	r3, #1
 800264a:	b29a      	uxth	r2, r3
 800264c:	68fb      	ldr	r3, [r7, #12]
 800264e:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8002650:	68fb      	ldr	r3, [r7, #12]
 8002652:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002654:	b29b      	uxth	r3, r3
 8002656:	2b00      	cmp	r3, #0
 8002658:	d1cb      	bne.n	80025f2 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800265a:	683b      	ldr	r3, [r7, #0]
 800265c:	9300      	str	r3, [sp, #0]
 800265e:	697b      	ldr	r3, [r7, #20]
 8002660:	2200      	movs	r2, #0
 8002662:	2140      	movs	r1, #64	@ 0x40
 8002664:	68f8      	ldr	r0, [r7, #12]
 8002666:	f000 f97c 	bl	8002962 <UART_WaitOnFlagUntilTimeout>
 800266a:	4603      	mov	r3, r0
 800266c:	2b00      	cmp	r3, #0
 800266e:	d005      	beq.n	800267c <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8002670:	68fb      	ldr	r3, [r7, #12]
 8002672:	2220      	movs	r2, #32
 8002674:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8002678:	2303      	movs	r3, #3
 800267a:	e006      	b.n	800268a <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800267c:	68fb      	ldr	r3, [r7, #12]
 800267e:	2220      	movs	r2, #32
 8002680:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8002684:	2300      	movs	r3, #0
 8002686:	e000      	b.n	800268a <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8002688:	2302      	movs	r3, #2
  }
}
 800268a:	4618      	mov	r0, r3
 800268c:	3720      	adds	r7, #32
 800268e:	46bd      	mov	sp, r7
 8002690:	bd80      	pop	{r7, pc}

08002692 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8002692:	b580      	push	{r7, lr}
 8002694:	b084      	sub	sp, #16
 8002696:	af00      	add	r7, sp, #0
 8002698:	60f8      	str	r0, [r7, #12]
 800269a:	60b9      	str	r1, [r7, #8]
 800269c:	4613      	mov	r3, r2
 800269e:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80026a0:	68fb      	ldr	r3, [r7, #12]
 80026a2:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80026a6:	b2db      	uxtb	r3, r3
 80026a8:	2b20      	cmp	r3, #32
 80026aa:	d112      	bne.n	80026d2 <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 80026ac:	68bb      	ldr	r3, [r7, #8]
 80026ae:	2b00      	cmp	r3, #0
 80026b0:	d002      	beq.n	80026b8 <HAL_UART_Receive_IT+0x26>
 80026b2:	88fb      	ldrh	r3, [r7, #6]
 80026b4:	2b00      	cmp	r3, #0
 80026b6:	d101      	bne.n	80026bc <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 80026b8:	2301      	movs	r3, #1
 80026ba:	e00b      	b.n	80026d4 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80026bc:	68fb      	ldr	r3, [r7, #12]
 80026be:	2200      	movs	r2, #0
 80026c0:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 80026c2:	88fb      	ldrh	r3, [r7, #6]
 80026c4:	461a      	mov	r2, r3
 80026c6:	68b9      	ldr	r1, [r7, #8]
 80026c8:	68f8      	ldr	r0, [r7, #12]
 80026ca:	f000 f9a3 	bl	8002a14 <UART_Start_Receive_IT>
 80026ce:	4603      	mov	r3, r0
 80026d0:	e000      	b.n	80026d4 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 80026d2:	2302      	movs	r3, #2
  }
}
 80026d4:	4618      	mov	r0, r3
 80026d6:	3710      	adds	r7, #16
 80026d8:	46bd      	mov	sp, r7
 80026da:	bd80      	pop	{r7, pc}

080026dc <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80026dc:	b580      	push	{r7, lr}
 80026de:	b084      	sub	sp, #16
 80026e0:	af00      	add	r7, sp, #0
 80026e2:	60f8      	str	r0, [r7, #12]
 80026e4:	60b9      	str	r1, [r7, #8]
 80026e6:	4613      	mov	r3, r2
 80026e8:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80026ea:	68fb      	ldr	r3, [r7, #12]
 80026ec:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80026f0:	b2db      	uxtb	r3, r3
 80026f2:	2b20      	cmp	r3, #32
 80026f4:	d112      	bne.n	800271c <HAL_UART_Receive_DMA+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 80026f6:	68bb      	ldr	r3, [r7, #8]
 80026f8:	2b00      	cmp	r3, #0
 80026fa:	d002      	beq.n	8002702 <HAL_UART_Receive_DMA+0x26>
 80026fc:	88fb      	ldrh	r3, [r7, #6]
 80026fe:	2b00      	cmp	r3, #0
 8002700:	d101      	bne.n	8002706 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 8002702:	2301      	movs	r3, #1
 8002704:	e00b      	b.n	800271e <HAL_UART_Receive_DMA+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002706:	68fb      	ldr	r3, [r7, #12]
 8002708:	2200      	movs	r2, #0
 800270a:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_DMA(huart, pData, Size));
 800270c:	88fb      	ldrh	r3, [r7, #6]
 800270e:	461a      	mov	r2, r3
 8002710:	68b9      	ldr	r1, [r7, #8]
 8002712:	68f8      	ldr	r0, [r7, #12]
 8002714:	f000 f9b8 	bl	8002a88 <UART_Start_Receive_DMA>
 8002718:	4603      	mov	r3, r0
 800271a:	e000      	b.n	800271e <HAL_UART_Receive_DMA+0x42>
  }
  else
  {
    return HAL_BUSY;
 800271c:	2302      	movs	r3, #2
  }
}
 800271e:	4618      	mov	r0, r3
 8002720:	3710      	adds	r7, #16
 8002722:	46bd      	mov	sp, r7
 8002724:	bd80      	pop	{r7, pc}

08002726 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8002726:	b480      	push	{r7}
 8002728:	b083      	sub	sp, #12
 800272a:	af00      	add	r7, sp, #0
 800272c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 800272e:	bf00      	nop
 8002730:	370c      	adds	r7, #12
 8002732:	46bd      	mov	sp, r7
 8002734:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002738:	4770      	bx	lr

0800273a <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800273a:	b480      	push	{r7}
 800273c:	b083      	sub	sp, #12
 800273e:	af00      	add	r7, sp, #0
 8002740:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8002742:	bf00      	nop
 8002744:	370c      	adds	r7, #12
 8002746:	46bd      	mov	sp, r7
 8002748:	f85d 7b04 	ldr.w	r7, [sp], #4
 800274c:	4770      	bx	lr

0800274e <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800274e:	b480      	push	{r7}
 8002750:	b083      	sub	sp, #12
 8002752:	af00      	add	r7, sp, #0
 8002754:	6078      	str	r0, [r7, #4]
 8002756:	460b      	mov	r3, r1
 8002758:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800275a:	bf00      	nop
 800275c:	370c      	adds	r7, #12
 800275e:	46bd      	mov	sp, r7
 8002760:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002764:	4770      	bx	lr

08002766 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8002766:	b580      	push	{r7, lr}
 8002768:	b09c      	sub	sp, #112	@ 0x70
 800276a:	af00      	add	r7, sp, #0
 800276c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002772:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800277e:	2b00      	cmp	r3, #0
 8002780:	d172      	bne.n	8002868 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 8002782:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002784:	2200      	movs	r2, #0
 8002786:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8002788:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	330c      	adds	r3, #12
 800278e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002790:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002792:	e853 3f00 	ldrex	r3, [r3]
 8002796:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8002798:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800279a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800279e:	66bb      	str	r3, [r7, #104]	@ 0x68
 80027a0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	330c      	adds	r3, #12
 80027a6:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 80027a8:	65ba      	str	r2, [r7, #88]	@ 0x58
 80027aa:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80027ac:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80027ae:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80027b0:	e841 2300 	strex	r3, r2, [r1]
 80027b4:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80027b6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80027b8:	2b00      	cmp	r3, #0
 80027ba:	d1e5      	bne.n	8002788 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80027bc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	3314      	adds	r3, #20
 80027c2:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80027c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80027c6:	e853 3f00 	ldrex	r3, [r3]
 80027ca:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80027cc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80027ce:	f023 0301 	bic.w	r3, r3, #1
 80027d2:	667b      	str	r3, [r7, #100]	@ 0x64
 80027d4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	3314      	adds	r3, #20
 80027da:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 80027dc:	647a      	str	r2, [r7, #68]	@ 0x44
 80027de:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80027e0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80027e2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80027e4:	e841 2300 	strex	r3, r2, [r1]
 80027e8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80027ea:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80027ec:	2b00      	cmp	r3, #0
 80027ee:	d1e5      	bne.n	80027bc <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80027f0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	3314      	adds	r3, #20
 80027f6:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80027f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80027fa:	e853 3f00 	ldrex	r3, [r3]
 80027fe:	623b      	str	r3, [r7, #32]
   return(result);
 8002800:	6a3b      	ldr	r3, [r7, #32]
 8002802:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002806:	663b      	str	r3, [r7, #96]	@ 0x60
 8002808:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	3314      	adds	r3, #20
 800280e:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8002810:	633a      	str	r2, [r7, #48]	@ 0x30
 8002812:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002814:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8002816:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002818:	e841 2300 	strex	r3, r2, [r1]
 800281c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800281e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002820:	2b00      	cmp	r3, #0
 8002822:	d1e5      	bne.n	80027f0 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8002824:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002826:	2220      	movs	r2, #32
 8002828:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800282c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800282e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002830:	2b01      	cmp	r3, #1
 8002832:	d119      	bne.n	8002868 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002834:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	330c      	adds	r3, #12
 800283a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800283c:	693b      	ldr	r3, [r7, #16]
 800283e:	e853 3f00 	ldrex	r3, [r3]
 8002842:	60fb      	str	r3, [r7, #12]
   return(result);
 8002844:	68fb      	ldr	r3, [r7, #12]
 8002846:	f023 0310 	bic.w	r3, r3, #16
 800284a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800284c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	330c      	adds	r3, #12
 8002852:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8002854:	61fa      	str	r2, [r7, #28]
 8002856:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002858:	69b9      	ldr	r1, [r7, #24]
 800285a:	69fa      	ldr	r2, [r7, #28]
 800285c:	e841 2300 	strex	r3, r2, [r1]
 8002860:	617b      	str	r3, [r7, #20]
   return(result);
 8002862:	697b      	ldr	r3, [r7, #20]
 8002864:	2b00      	cmp	r3, #0
 8002866:	d1e5      	bne.n	8002834 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002868:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800286a:	2200      	movs	r2, #0
 800286c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800286e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002870:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002872:	2b01      	cmp	r3, #1
 8002874:	d106      	bne.n	8002884 <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8002876:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002878:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800287a:	4619      	mov	r1, r3
 800287c:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800287e:	f7ff ff66 	bl	800274e <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8002882:	e002      	b.n	800288a <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 8002884:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8002886:	f7fd ff33 	bl	80006f0 <HAL_UART_RxCpltCallback>
}
 800288a:	bf00      	nop
 800288c:	3770      	adds	r7, #112	@ 0x70
 800288e:	46bd      	mov	sp, r7
 8002890:	bd80      	pop	{r7, pc}

08002892 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8002892:	b580      	push	{r7, lr}
 8002894:	b084      	sub	sp, #16
 8002896:	af00      	add	r7, sp, #0
 8002898:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800289e:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 80028a0:	68fb      	ldr	r3, [r7, #12]
 80028a2:	2201      	movs	r2, #1
 80028a4:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80028a6:	68fb      	ldr	r3, [r7, #12]
 80028a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028aa:	2b01      	cmp	r3, #1
 80028ac:	d108      	bne.n	80028c0 <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 80028ae:	68fb      	ldr	r3, [r7, #12]
 80028b0:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80028b2:	085b      	lsrs	r3, r3, #1
 80028b4:	b29b      	uxth	r3, r3
 80028b6:	4619      	mov	r1, r3
 80028b8:	68f8      	ldr	r0, [r7, #12]
 80028ba:	f7ff ff48 	bl	800274e <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80028be:	e002      	b.n	80028c6 <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 80028c0:	68f8      	ldr	r0, [r7, #12]
 80028c2:	f7ff ff30 	bl	8002726 <HAL_UART_RxHalfCpltCallback>
}
 80028c6:	bf00      	nop
 80028c8:	3710      	adds	r7, #16
 80028ca:	46bd      	mov	sp, r7
 80028cc:	bd80      	pop	{r7, pc}

080028ce <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 80028ce:	b580      	push	{r7, lr}
 80028d0:	b084      	sub	sp, #16
 80028d2:	af00      	add	r7, sp, #0
 80028d4:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 80028d6:	2300      	movs	r3, #0
 80028d8:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80028de:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 80028e0:	68bb      	ldr	r3, [r7, #8]
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	695b      	ldr	r3, [r3, #20]
 80028e6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80028ea:	2b80      	cmp	r3, #128	@ 0x80
 80028ec:	bf0c      	ite	eq
 80028ee:	2301      	moveq	r3, #1
 80028f0:	2300      	movne	r3, #0
 80028f2:	b2db      	uxtb	r3, r3
 80028f4:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 80028f6:	68bb      	ldr	r3, [r7, #8]
 80028f8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80028fc:	b2db      	uxtb	r3, r3
 80028fe:	2b21      	cmp	r3, #33	@ 0x21
 8002900:	d108      	bne.n	8002914 <UART_DMAError+0x46>
 8002902:	68fb      	ldr	r3, [r7, #12]
 8002904:	2b00      	cmp	r3, #0
 8002906:	d005      	beq.n	8002914 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8002908:	68bb      	ldr	r3, [r7, #8]
 800290a:	2200      	movs	r2, #0
 800290c:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 800290e:	68b8      	ldr	r0, [r7, #8]
 8002910:	f000 f954 	bl	8002bbc <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8002914:	68bb      	ldr	r3, [r7, #8]
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	695b      	ldr	r3, [r3, #20]
 800291a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800291e:	2b40      	cmp	r3, #64	@ 0x40
 8002920:	bf0c      	ite	eq
 8002922:	2301      	moveq	r3, #1
 8002924:	2300      	movne	r3, #0
 8002926:	b2db      	uxtb	r3, r3
 8002928:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 800292a:	68bb      	ldr	r3, [r7, #8]
 800292c:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8002930:	b2db      	uxtb	r3, r3
 8002932:	2b22      	cmp	r3, #34	@ 0x22
 8002934:	d108      	bne.n	8002948 <UART_DMAError+0x7a>
 8002936:	68fb      	ldr	r3, [r7, #12]
 8002938:	2b00      	cmp	r3, #0
 800293a:	d005      	beq.n	8002948 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 800293c:	68bb      	ldr	r3, [r7, #8]
 800293e:	2200      	movs	r2, #0
 8002940:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 8002942:	68b8      	ldr	r0, [r7, #8]
 8002944:	f000 f962 	bl	8002c0c <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8002948:	68bb      	ldr	r3, [r7, #8]
 800294a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800294c:	f043 0210 	orr.w	r2, r3, #16
 8002950:	68bb      	ldr	r3, [r7, #8]
 8002952:	645a      	str	r2, [r3, #68]	@ 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8002954:	68b8      	ldr	r0, [r7, #8]
 8002956:	f7ff fef0 	bl	800273a <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800295a:	bf00      	nop
 800295c:	3710      	adds	r7, #16
 800295e:	46bd      	mov	sp, r7
 8002960:	bd80      	pop	{r7, pc}

08002962 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8002962:	b580      	push	{r7, lr}
 8002964:	b086      	sub	sp, #24
 8002966:	af00      	add	r7, sp, #0
 8002968:	60f8      	str	r0, [r7, #12]
 800296a:	60b9      	str	r1, [r7, #8]
 800296c:	603b      	str	r3, [r7, #0]
 800296e:	4613      	mov	r3, r2
 8002970:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002972:	e03b      	b.n	80029ec <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002974:	6a3b      	ldr	r3, [r7, #32]
 8002976:	f1b3 3fff 	cmp.w	r3, #4294967295
 800297a:	d037      	beq.n	80029ec <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800297c:	f7fe fa96 	bl	8000eac <HAL_GetTick>
 8002980:	4602      	mov	r2, r0
 8002982:	683b      	ldr	r3, [r7, #0]
 8002984:	1ad3      	subs	r3, r2, r3
 8002986:	6a3a      	ldr	r2, [r7, #32]
 8002988:	429a      	cmp	r2, r3
 800298a:	d302      	bcc.n	8002992 <UART_WaitOnFlagUntilTimeout+0x30>
 800298c:	6a3b      	ldr	r3, [r7, #32]
 800298e:	2b00      	cmp	r3, #0
 8002990:	d101      	bne.n	8002996 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8002992:	2303      	movs	r3, #3
 8002994:	e03a      	b.n	8002a0c <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8002996:	68fb      	ldr	r3, [r7, #12]
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	68db      	ldr	r3, [r3, #12]
 800299c:	f003 0304 	and.w	r3, r3, #4
 80029a0:	2b00      	cmp	r3, #0
 80029a2:	d023      	beq.n	80029ec <UART_WaitOnFlagUntilTimeout+0x8a>
 80029a4:	68bb      	ldr	r3, [r7, #8]
 80029a6:	2b80      	cmp	r3, #128	@ 0x80
 80029a8:	d020      	beq.n	80029ec <UART_WaitOnFlagUntilTimeout+0x8a>
 80029aa:	68bb      	ldr	r3, [r7, #8]
 80029ac:	2b40      	cmp	r3, #64	@ 0x40
 80029ae:	d01d      	beq.n	80029ec <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80029b0:	68fb      	ldr	r3, [r7, #12]
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	f003 0308 	and.w	r3, r3, #8
 80029ba:	2b08      	cmp	r3, #8
 80029bc:	d116      	bne.n	80029ec <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 80029be:	2300      	movs	r3, #0
 80029c0:	617b      	str	r3, [r7, #20]
 80029c2:	68fb      	ldr	r3, [r7, #12]
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	617b      	str	r3, [r7, #20]
 80029ca:	68fb      	ldr	r3, [r7, #12]
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	685b      	ldr	r3, [r3, #4]
 80029d0:	617b      	str	r3, [r7, #20]
 80029d2:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80029d4:	68f8      	ldr	r0, [r7, #12]
 80029d6:	f000 f919 	bl	8002c0c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80029da:	68fb      	ldr	r3, [r7, #12]
 80029dc:	2208      	movs	r2, #8
 80029de:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80029e0:	68fb      	ldr	r3, [r7, #12]
 80029e2:	2200      	movs	r2, #0
 80029e4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80029e8:	2301      	movs	r3, #1
 80029ea:	e00f      	b.n	8002a0c <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80029ec:	68fb      	ldr	r3, [r7, #12]
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	681a      	ldr	r2, [r3, #0]
 80029f2:	68bb      	ldr	r3, [r7, #8]
 80029f4:	4013      	ands	r3, r2
 80029f6:	68ba      	ldr	r2, [r7, #8]
 80029f8:	429a      	cmp	r2, r3
 80029fa:	bf0c      	ite	eq
 80029fc:	2301      	moveq	r3, #1
 80029fe:	2300      	movne	r3, #0
 8002a00:	b2db      	uxtb	r3, r3
 8002a02:	461a      	mov	r2, r3
 8002a04:	79fb      	ldrb	r3, [r7, #7]
 8002a06:	429a      	cmp	r2, r3
 8002a08:	d0b4      	beq.n	8002974 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002a0a:	2300      	movs	r3, #0
}
 8002a0c:	4618      	mov	r0, r3
 8002a0e:	3718      	adds	r7, #24
 8002a10:	46bd      	mov	sp, r7
 8002a12:	bd80      	pop	{r7, pc}

08002a14 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8002a14:	b480      	push	{r7}
 8002a16:	b085      	sub	sp, #20
 8002a18:	af00      	add	r7, sp, #0
 8002a1a:	60f8      	str	r0, [r7, #12]
 8002a1c:	60b9      	str	r1, [r7, #8]
 8002a1e:	4613      	mov	r3, r2
 8002a20:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8002a22:	68fb      	ldr	r3, [r7, #12]
 8002a24:	68ba      	ldr	r2, [r7, #8]
 8002a26:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8002a28:	68fb      	ldr	r3, [r7, #12]
 8002a2a:	88fa      	ldrh	r2, [r7, #6]
 8002a2c:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 8002a2e:	68fb      	ldr	r3, [r7, #12]
 8002a30:	88fa      	ldrh	r2, [r7, #6]
 8002a32:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002a34:	68fb      	ldr	r3, [r7, #12]
 8002a36:	2200      	movs	r2, #0
 8002a38:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002a3a:	68fb      	ldr	r3, [r7, #12]
 8002a3c:	2222      	movs	r2, #34	@ 0x22
 8002a3e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8002a42:	68fb      	ldr	r3, [r7, #12]
 8002a44:	691b      	ldr	r3, [r3, #16]
 8002a46:	2b00      	cmp	r3, #0
 8002a48:	d007      	beq.n	8002a5a <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8002a4a:	68fb      	ldr	r3, [r7, #12]
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	68da      	ldr	r2, [r3, #12]
 8002a50:	68fb      	ldr	r3, [r7, #12]
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002a58:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8002a5a:	68fb      	ldr	r3, [r7, #12]
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	695a      	ldr	r2, [r3, #20]
 8002a60:	68fb      	ldr	r3, [r7, #12]
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	f042 0201 	orr.w	r2, r2, #1
 8002a68:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8002a6a:	68fb      	ldr	r3, [r7, #12]
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	68da      	ldr	r2, [r3, #12]
 8002a70:	68fb      	ldr	r3, [r7, #12]
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	f042 0220 	orr.w	r2, r2, #32
 8002a78:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8002a7a:	2300      	movs	r3, #0
}
 8002a7c:	4618      	mov	r0, r3
 8002a7e:	3714      	adds	r7, #20
 8002a80:	46bd      	mov	sp, r7
 8002a82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a86:	4770      	bx	lr

08002a88 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8002a88:	b580      	push	{r7, lr}
 8002a8a:	b098      	sub	sp, #96	@ 0x60
 8002a8c:	af00      	add	r7, sp, #0
 8002a8e:	60f8      	str	r0, [r7, #12]
 8002a90:	60b9      	str	r1, [r7, #8]
 8002a92:	4613      	mov	r3, r2
 8002a94:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 8002a96:	68ba      	ldr	r2, [r7, #8]
 8002a98:	68fb      	ldr	r3, [r7, #12]
 8002a9a:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8002a9c:	68fb      	ldr	r3, [r7, #12]
 8002a9e:	88fa      	ldrh	r2, [r7, #6]
 8002aa0:	859a      	strh	r2, [r3, #44]	@ 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002aa2:	68fb      	ldr	r3, [r7, #12]
 8002aa4:	2200      	movs	r2, #0
 8002aa6:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002aa8:	68fb      	ldr	r3, [r7, #12]
 8002aaa:	2222      	movs	r2, #34	@ 0x22
 8002aac:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8002ab0:	68fb      	ldr	r3, [r7, #12]
 8002ab2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002ab4:	4a3e      	ldr	r2, [pc, #248]	@ (8002bb0 <UART_Start_Receive_DMA+0x128>)
 8002ab6:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8002ab8:	68fb      	ldr	r3, [r7, #12]
 8002aba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002abc:	4a3d      	ldr	r2, [pc, #244]	@ (8002bb4 <UART_Start_Receive_DMA+0x12c>)
 8002abe:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8002ac0:	68fb      	ldr	r3, [r7, #12]
 8002ac2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002ac4:	4a3c      	ldr	r2, [pc, #240]	@ (8002bb8 <UART_Start_Receive_DMA+0x130>)
 8002ac6:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8002ac8:	68fb      	ldr	r3, [r7, #12]
 8002aca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002acc:	2200      	movs	r2, #0
 8002ace:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8002ad0:	f107 0308 	add.w	r3, r7, #8
 8002ad4:	65fb      	str	r3, [r7, #92]	@ 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 8002ad6:	68fb      	ldr	r3, [r7, #12]
 8002ad8:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 8002ada:	68fb      	ldr	r3, [r7, #12]
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	3304      	adds	r3, #4
 8002ae0:	4619      	mov	r1, r3
 8002ae2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002ae4:	681a      	ldr	r2, [r3, #0]
 8002ae6:	88fb      	ldrh	r3, [r7, #6]
 8002ae8:	f7fe fbd0 	bl	800128c <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8002aec:	2300      	movs	r3, #0
 8002aee:	613b      	str	r3, [r7, #16]
 8002af0:	68fb      	ldr	r3, [r7, #12]
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	613b      	str	r3, [r7, #16]
 8002af8:	68fb      	ldr	r3, [r7, #12]
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	685b      	ldr	r3, [r3, #4]
 8002afe:	613b      	str	r3, [r7, #16]
 8002b00:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 8002b02:	68fb      	ldr	r3, [r7, #12]
 8002b04:	691b      	ldr	r3, [r3, #16]
 8002b06:	2b00      	cmp	r3, #0
 8002b08:	d019      	beq.n	8002b3e <UART_Start_Receive_DMA+0xb6>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8002b0a:	68fb      	ldr	r3, [r7, #12]
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	330c      	adds	r3, #12
 8002b10:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002b12:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002b14:	e853 3f00 	ldrex	r3, [r3]
 8002b18:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8002b1a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002b1c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002b20:	65bb      	str	r3, [r7, #88]	@ 0x58
 8002b22:	68fb      	ldr	r3, [r7, #12]
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	330c      	adds	r3, #12
 8002b28:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8002b2a:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8002b2c:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002b2e:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8002b30:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002b32:	e841 2300 	strex	r3, r2, [r1]
 8002b36:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8002b38:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002b3a:	2b00      	cmp	r3, #0
 8002b3c:	d1e5      	bne.n	8002b0a <UART_Start_Receive_DMA+0x82>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002b3e:	68fb      	ldr	r3, [r7, #12]
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	3314      	adds	r3, #20
 8002b44:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002b46:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002b48:	e853 3f00 	ldrex	r3, [r3]
 8002b4c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8002b4e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002b50:	f043 0301 	orr.w	r3, r3, #1
 8002b54:	657b      	str	r3, [r7, #84]	@ 0x54
 8002b56:	68fb      	ldr	r3, [r7, #12]
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	3314      	adds	r3, #20
 8002b5c:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8002b5e:	63ba      	str	r2, [r7, #56]	@ 0x38
 8002b60:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002b62:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8002b64:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8002b66:	e841 2300 	strex	r3, r2, [r1]
 8002b6a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8002b6c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002b6e:	2b00      	cmp	r3, #0
 8002b70:	d1e5      	bne.n	8002b3e <UART_Start_Receive_DMA+0xb6>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002b72:	68fb      	ldr	r3, [r7, #12]
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	3314      	adds	r3, #20
 8002b78:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002b7a:	69bb      	ldr	r3, [r7, #24]
 8002b7c:	e853 3f00 	ldrex	r3, [r3]
 8002b80:	617b      	str	r3, [r7, #20]
   return(result);
 8002b82:	697b      	ldr	r3, [r7, #20]
 8002b84:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002b88:	653b      	str	r3, [r7, #80]	@ 0x50
 8002b8a:	68fb      	ldr	r3, [r7, #12]
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	3314      	adds	r3, #20
 8002b90:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8002b92:	627a      	str	r2, [r7, #36]	@ 0x24
 8002b94:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002b96:	6a39      	ldr	r1, [r7, #32]
 8002b98:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002b9a:	e841 2300 	strex	r3, r2, [r1]
 8002b9e:	61fb      	str	r3, [r7, #28]
   return(result);
 8002ba0:	69fb      	ldr	r3, [r7, #28]
 8002ba2:	2b00      	cmp	r3, #0
 8002ba4:	d1e5      	bne.n	8002b72 <UART_Start_Receive_DMA+0xea>

  return HAL_OK;
 8002ba6:	2300      	movs	r3, #0
}
 8002ba8:	4618      	mov	r0, r3
 8002baa:	3760      	adds	r7, #96	@ 0x60
 8002bac:	46bd      	mov	sp, r7
 8002bae:	bd80      	pop	{r7, pc}
 8002bb0:	08002767 	.word	0x08002767
 8002bb4:	08002893 	.word	0x08002893
 8002bb8:	080028cf 	.word	0x080028cf

08002bbc <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8002bbc:	b480      	push	{r7}
 8002bbe:	b089      	sub	sp, #36	@ 0x24
 8002bc0:	af00      	add	r7, sp, #0
 8002bc2:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	330c      	adds	r3, #12
 8002bca:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002bcc:	68fb      	ldr	r3, [r7, #12]
 8002bce:	e853 3f00 	ldrex	r3, [r3]
 8002bd2:	60bb      	str	r3, [r7, #8]
   return(result);
 8002bd4:	68bb      	ldr	r3, [r7, #8]
 8002bd6:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8002bda:	61fb      	str	r3, [r7, #28]
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	330c      	adds	r3, #12
 8002be2:	69fa      	ldr	r2, [r7, #28]
 8002be4:	61ba      	str	r2, [r7, #24]
 8002be6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002be8:	6979      	ldr	r1, [r7, #20]
 8002bea:	69ba      	ldr	r2, [r7, #24]
 8002bec:	e841 2300 	strex	r3, r2, [r1]
 8002bf0:	613b      	str	r3, [r7, #16]
   return(result);
 8002bf2:	693b      	ldr	r3, [r7, #16]
 8002bf4:	2b00      	cmp	r3, #0
 8002bf6:	d1e5      	bne.n	8002bc4 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	2220      	movs	r2, #32
 8002bfc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
}
 8002c00:	bf00      	nop
 8002c02:	3724      	adds	r7, #36	@ 0x24
 8002c04:	46bd      	mov	sp, r7
 8002c06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c0a:	4770      	bx	lr

08002c0c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002c0c:	b480      	push	{r7}
 8002c0e:	b095      	sub	sp, #84	@ 0x54
 8002c10:	af00      	add	r7, sp, #0
 8002c12:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	330c      	adds	r3, #12
 8002c1a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002c1c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002c1e:	e853 3f00 	ldrex	r3, [r3]
 8002c22:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8002c24:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002c26:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8002c2a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	330c      	adds	r3, #12
 8002c32:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002c34:	643a      	str	r2, [r7, #64]	@ 0x40
 8002c36:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002c38:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8002c3a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8002c3c:	e841 2300 	strex	r3, r2, [r1]
 8002c40:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8002c42:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002c44:	2b00      	cmp	r3, #0
 8002c46:	d1e5      	bne.n	8002c14 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	3314      	adds	r3, #20
 8002c4e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002c50:	6a3b      	ldr	r3, [r7, #32]
 8002c52:	e853 3f00 	ldrex	r3, [r3]
 8002c56:	61fb      	str	r3, [r7, #28]
   return(result);
 8002c58:	69fb      	ldr	r3, [r7, #28]
 8002c5a:	f023 0301 	bic.w	r3, r3, #1
 8002c5e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	3314      	adds	r3, #20
 8002c66:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8002c68:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002c6a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002c6c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002c6e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002c70:	e841 2300 	strex	r3, r2, [r1]
 8002c74:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8002c76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c78:	2b00      	cmp	r3, #0
 8002c7a:	d1e5      	bne.n	8002c48 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c80:	2b01      	cmp	r3, #1
 8002c82:	d119      	bne.n	8002cb8 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	330c      	adds	r3, #12
 8002c8a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002c8c:	68fb      	ldr	r3, [r7, #12]
 8002c8e:	e853 3f00 	ldrex	r3, [r3]
 8002c92:	60bb      	str	r3, [r7, #8]
   return(result);
 8002c94:	68bb      	ldr	r3, [r7, #8]
 8002c96:	f023 0310 	bic.w	r3, r3, #16
 8002c9a:	647b      	str	r3, [r7, #68]	@ 0x44
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	330c      	adds	r3, #12
 8002ca2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002ca4:	61ba      	str	r2, [r7, #24]
 8002ca6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002ca8:	6979      	ldr	r1, [r7, #20]
 8002caa:	69ba      	ldr	r2, [r7, #24]
 8002cac:	e841 2300 	strex	r3, r2, [r1]
 8002cb0:	613b      	str	r3, [r7, #16]
   return(result);
 8002cb2:	693b      	ldr	r3, [r7, #16]
 8002cb4:	2b00      	cmp	r3, #0
 8002cb6:	d1e5      	bne.n	8002c84 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	2220      	movs	r2, #32
 8002cbc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	2200      	movs	r2, #0
 8002cc4:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8002cc6:	bf00      	nop
 8002cc8:	3754      	adds	r7, #84	@ 0x54
 8002cca:	46bd      	mov	sp, r7
 8002ccc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cd0:	4770      	bx	lr
	...

08002cd4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002cd4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002cd8:	b0c0      	sub	sp, #256	@ 0x100
 8002cda:	af00      	add	r7, sp, #0
 8002cdc:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002ce0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	691b      	ldr	r3, [r3, #16]
 8002ce8:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8002cec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002cf0:	68d9      	ldr	r1, [r3, #12]
 8002cf2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002cf6:	681a      	ldr	r2, [r3, #0]
 8002cf8:	ea40 0301 	orr.w	r3, r0, r1
 8002cfc:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002cfe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002d02:	689a      	ldr	r2, [r3, #8]
 8002d04:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002d08:	691b      	ldr	r3, [r3, #16]
 8002d0a:	431a      	orrs	r2, r3
 8002d0c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002d10:	695b      	ldr	r3, [r3, #20]
 8002d12:	431a      	orrs	r2, r3
 8002d14:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002d18:	69db      	ldr	r3, [r3, #28]
 8002d1a:	4313      	orrs	r3, r2
 8002d1c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8002d20:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	68db      	ldr	r3, [r3, #12]
 8002d28:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8002d2c:	f021 010c 	bic.w	r1, r1, #12
 8002d30:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002d34:	681a      	ldr	r2, [r3, #0]
 8002d36:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8002d3a:	430b      	orrs	r3, r1
 8002d3c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002d3e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	695b      	ldr	r3, [r3, #20]
 8002d46:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8002d4a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002d4e:	6999      	ldr	r1, [r3, #24]
 8002d50:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002d54:	681a      	ldr	r2, [r3, #0]
 8002d56:	ea40 0301 	orr.w	r3, r0, r1
 8002d5a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8002d5c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002d60:	681a      	ldr	r2, [r3, #0]
 8002d62:	4b8f      	ldr	r3, [pc, #572]	@ (8002fa0 <UART_SetConfig+0x2cc>)
 8002d64:	429a      	cmp	r2, r3
 8002d66:	d005      	beq.n	8002d74 <UART_SetConfig+0xa0>
 8002d68:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002d6c:	681a      	ldr	r2, [r3, #0]
 8002d6e:	4b8d      	ldr	r3, [pc, #564]	@ (8002fa4 <UART_SetConfig+0x2d0>)
 8002d70:	429a      	cmp	r2, r3
 8002d72:	d104      	bne.n	8002d7e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8002d74:	f7ff fb9e 	bl	80024b4 <HAL_RCC_GetPCLK2Freq>
 8002d78:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8002d7c:	e003      	b.n	8002d86 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8002d7e:	f7ff fb85 	bl	800248c <HAL_RCC_GetPCLK1Freq>
 8002d82:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002d86:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002d8a:	69db      	ldr	r3, [r3, #28]
 8002d8c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002d90:	f040 810c 	bne.w	8002fac <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8002d94:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002d98:	2200      	movs	r2, #0
 8002d9a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8002d9e:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8002da2:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8002da6:	4622      	mov	r2, r4
 8002da8:	462b      	mov	r3, r5
 8002daa:	1891      	adds	r1, r2, r2
 8002dac:	65b9      	str	r1, [r7, #88]	@ 0x58
 8002dae:	415b      	adcs	r3, r3
 8002db0:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8002db2:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8002db6:	4621      	mov	r1, r4
 8002db8:	eb12 0801 	adds.w	r8, r2, r1
 8002dbc:	4629      	mov	r1, r5
 8002dbe:	eb43 0901 	adc.w	r9, r3, r1
 8002dc2:	f04f 0200 	mov.w	r2, #0
 8002dc6:	f04f 0300 	mov.w	r3, #0
 8002dca:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002dce:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002dd2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002dd6:	4690      	mov	r8, r2
 8002dd8:	4699      	mov	r9, r3
 8002dda:	4623      	mov	r3, r4
 8002ddc:	eb18 0303 	adds.w	r3, r8, r3
 8002de0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8002de4:	462b      	mov	r3, r5
 8002de6:	eb49 0303 	adc.w	r3, r9, r3
 8002dea:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8002dee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002df2:	685b      	ldr	r3, [r3, #4]
 8002df4:	2200      	movs	r2, #0
 8002df6:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8002dfa:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8002dfe:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8002e02:	460b      	mov	r3, r1
 8002e04:	18db      	adds	r3, r3, r3
 8002e06:	653b      	str	r3, [r7, #80]	@ 0x50
 8002e08:	4613      	mov	r3, r2
 8002e0a:	eb42 0303 	adc.w	r3, r2, r3
 8002e0e:	657b      	str	r3, [r7, #84]	@ 0x54
 8002e10:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8002e14:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8002e18:	f7fd fa32 	bl	8000280 <__aeabi_uldivmod>
 8002e1c:	4602      	mov	r2, r0
 8002e1e:	460b      	mov	r3, r1
 8002e20:	4b61      	ldr	r3, [pc, #388]	@ (8002fa8 <UART_SetConfig+0x2d4>)
 8002e22:	fba3 2302 	umull	r2, r3, r3, r2
 8002e26:	095b      	lsrs	r3, r3, #5
 8002e28:	011c      	lsls	r4, r3, #4
 8002e2a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002e2e:	2200      	movs	r2, #0
 8002e30:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8002e34:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8002e38:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8002e3c:	4642      	mov	r2, r8
 8002e3e:	464b      	mov	r3, r9
 8002e40:	1891      	adds	r1, r2, r2
 8002e42:	64b9      	str	r1, [r7, #72]	@ 0x48
 8002e44:	415b      	adcs	r3, r3
 8002e46:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002e48:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8002e4c:	4641      	mov	r1, r8
 8002e4e:	eb12 0a01 	adds.w	sl, r2, r1
 8002e52:	4649      	mov	r1, r9
 8002e54:	eb43 0b01 	adc.w	fp, r3, r1
 8002e58:	f04f 0200 	mov.w	r2, #0
 8002e5c:	f04f 0300 	mov.w	r3, #0
 8002e60:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8002e64:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8002e68:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002e6c:	4692      	mov	sl, r2
 8002e6e:	469b      	mov	fp, r3
 8002e70:	4643      	mov	r3, r8
 8002e72:	eb1a 0303 	adds.w	r3, sl, r3
 8002e76:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8002e7a:	464b      	mov	r3, r9
 8002e7c:	eb4b 0303 	adc.w	r3, fp, r3
 8002e80:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8002e84:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002e88:	685b      	ldr	r3, [r3, #4]
 8002e8a:	2200      	movs	r2, #0
 8002e8c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8002e90:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8002e94:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8002e98:	460b      	mov	r3, r1
 8002e9a:	18db      	adds	r3, r3, r3
 8002e9c:	643b      	str	r3, [r7, #64]	@ 0x40
 8002e9e:	4613      	mov	r3, r2
 8002ea0:	eb42 0303 	adc.w	r3, r2, r3
 8002ea4:	647b      	str	r3, [r7, #68]	@ 0x44
 8002ea6:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8002eaa:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8002eae:	f7fd f9e7 	bl	8000280 <__aeabi_uldivmod>
 8002eb2:	4602      	mov	r2, r0
 8002eb4:	460b      	mov	r3, r1
 8002eb6:	4611      	mov	r1, r2
 8002eb8:	4b3b      	ldr	r3, [pc, #236]	@ (8002fa8 <UART_SetConfig+0x2d4>)
 8002eba:	fba3 2301 	umull	r2, r3, r3, r1
 8002ebe:	095b      	lsrs	r3, r3, #5
 8002ec0:	2264      	movs	r2, #100	@ 0x64
 8002ec2:	fb02 f303 	mul.w	r3, r2, r3
 8002ec6:	1acb      	subs	r3, r1, r3
 8002ec8:	00db      	lsls	r3, r3, #3
 8002eca:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8002ece:	4b36      	ldr	r3, [pc, #216]	@ (8002fa8 <UART_SetConfig+0x2d4>)
 8002ed0:	fba3 2302 	umull	r2, r3, r3, r2
 8002ed4:	095b      	lsrs	r3, r3, #5
 8002ed6:	005b      	lsls	r3, r3, #1
 8002ed8:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8002edc:	441c      	add	r4, r3
 8002ede:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002ee2:	2200      	movs	r2, #0
 8002ee4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8002ee8:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8002eec:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8002ef0:	4642      	mov	r2, r8
 8002ef2:	464b      	mov	r3, r9
 8002ef4:	1891      	adds	r1, r2, r2
 8002ef6:	63b9      	str	r1, [r7, #56]	@ 0x38
 8002ef8:	415b      	adcs	r3, r3
 8002efa:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002efc:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8002f00:	4641      	mov	r1, r8
 8002f02:	1851      	adds	r1, r2, r1
 8002f04:	6339      	str	r1, [r7, #48]	@ 0x30
 8002f06:	4649      	mov	r1, r9
 8002f08:	414b      	adcs	r3, r1
 8002f0a:	637b      	str	r3, [r7, #52]	@ 0x34
 8002f0c:	f04f 0200 	mov.w	r2, #0
 8002f10:	f04f 0300 	mov.w	r3, #0
 8002f14:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8002f18:	4659      	mov	r1, fp
 8002f1a:	00cb      	lsls	r3, r1, #3
 8002f1c:	4651      	mov	r1, sl
 8002f1e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002f22:	4651      	mov	r1, sl
 8002f24:	00ca      	lsls	r2, r1, #3
 8002f26:	4610      	mov	r0, r2
 8002f28:	4619      	mov	r1, r3
 8002f2a:	4603      	mov	r3, r0
 8002f2c:	4642      	mov	r2, r8
 8002f2e:	189b      	adds	r3, r3, r2
 8002f30:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8002f34:	464b      	mov	r3, r9
 8002f36:	460a      	mov	r2, r1
 8002f38:	eb42 0303 	adc.w	r3, r2, r3
 8002f3c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8002f40:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002f44:	685b      	ldr	r3, [r3, #4]
 8002f46:	2200      	movs	r2, #0
 8002f48:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8002f4c:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8002f50:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8002f54:	460b      	mov	r3, r1
 8002f56:	18db      	adds	r3, r3, r3
 8002f58:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002f5a:	4613      	mov	r3, r2
 8002f5c:	eb42 0303 	adc.w	r3, r2, r3
 8002f60:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002f62:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8002f66:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8002f6a:	f7fd f989 	bl	8000280 <__aeabi_uldivmod>
 8002f6e:	4602      	mov	r2, r0
 8002f70:	460b      	mov	r3, r1
 8002f72:	4b0d      	ldr	r3, [pc, #52]	@ (8002fa8 <UART_SetConfig+0x2d4>)
 8002f74:	fba3 1302 	umull	r1, r3, r3, r2
 8002f78:	095b      	lsrs	r3, r3, #5
 8002f7a:	2164      	movs	r1, #100	@ 0x64
 8002f7c:	fb01 f303 	mul.w	r3, r1, r3
 8002f80:	1ad3      	subs	r3, r2, r3
 8002f82:	00db      	lsls	r3, r3, #3
 8002f84:	3332      	adds	r3, #50	@ 0x32
 8002f86:	4a08      	ldr	r2, [pc, #32]	@ (8002fa8 <UART_SetConfig+0x2d4>)
 8002f88:	fba2 2303 	umull	r2, r3, r2, r3
 8002f8c:	095b      	lsrs	r3, r3, #5
 8002f8e:	f003 0207 	and.w	r2, r3, #7
 8002f92:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	4422      	add	r2, r4
 8002f9a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8002f9c:	e106      	b.n	80031ac <UART_SetConfig+0x4d8>
 8002f9e:	bf00      	nop
 8002fa0:	40011000 	.word	0x40011000
 8002fa4:	40011400 	.word	0x40011400
 8002fa8:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002fac:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002fb0:	2200      	movs	r2, #0
 8002fb2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8002fb6:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8002fba:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8002fbe:	4642      	mov	r2, r8
 8002fc0:	464b      	mov	r3, r9
 8002fc2:	1891      	adds	r1, r2, r2
 8002fc4:	6239      	str	r1, [r7, #32]
 8002fc6:	415b      	adcs	r3, r3
 8002fc8:	627b      	str	r3, [r7, #36]	@ 0x24
 8002fca:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002fce:	4641      	mov	r1, r8
 8002fd0:	1854      	adds	r4, r2, r1
 8002fd2:	4649      	mov	r1, r9
 8002fd4:	eb43 0501 	adc.w	r5, r3, r1
 8002fd8:	f04f 0200 	mov.w	r2, #0
 8002fdc:	f04f 0300 	mov.w	r3, #0
 8002fe0:	00eb      	lsls	r3, r5, #3
 8002fe2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002fe6:	00e2      	lsls	r2, r4, #3
 8002fe8:	4614      	mov	r4, r2
 8002fea:	461d      	mov	r5, r3
 8002fec:	4643      	mov	r3, r8
 8002fee:	18e3      	adds	r3, r4, r3
 8002ff0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8002ff4:	464b      	mov	r3, r9
 8002ff6:	eb45 0303 	adc.w	r3, r5, r3
 8002ffa:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8002ffe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003002:	685b      	ldr	r3, [r3, #4]
 8003004:	2200      	movs	r2, #0
 8003006:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800300a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800300e:	f04f 0200 	mov.w	r2, #0
 8003012:	f04f 0300 	mov.w	r3, #0
 8003016:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800301a:	4629      	mov	r1, r5
 800301c:	008b      	lsls	r3, r1, #2
 800301e:	4621      	mov	r1, r4
 8003020:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003024:	4621      	mov	r1, r4
 8003026:	008a      	lsls	r2, r1, #2
 8003028:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 800302c:	f7fd f928 	bl	8000280 <__aeabi_uldivmod>
 8003030:	4602      	mov	r2, r0
 8003032:	460b      	mov	r3, r1
 8003034:	4b60      	ldr	r3, [pc, #384]	@ (80031b8 <UART_SetConfig+0x4e4>)
 8003036:	fba3 2302 	umull	r2, r3, r3, r2
 800303a:	095b      	lsrs	r3, r3, #5
 800303c:	011c      	lsls	r4, r3, #4
 800303e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003042:	2200      	movs	r2, #0
 8003044:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8003048:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800304c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8003050:	4642      	mov	r2, r8
 8003052:	464b      	mov	r3, r9
 8003054:	1891      	adds	r1, r2, r2
 8003056:	61b9      	str	r1, [r7, #24]
 8003058:	415b      	adcs	r3, r3
 800305a:	61fb      	str	r3, [r7, #28]
 800305c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003060:	4641      	mov	r1, r8
 8003062:	1851      	adds	r1, r2, r1
 8003064:	6139      	str	r1, [r7, #16]
 8003066:	4649      	mov	r1, r9
 8003068:	414b      	adcs	r3, r1
 800306a:	617b      	str	r3, [r7, #20]
 800306c:	f04f 0200 	mov.w	r2, #0
 8003070:	f04f 0300 	mov.w	r3, #0
 8003074:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003078:	4659      	mov	r1, fp
 800307a:	00cb      	lsls	r3, r1, #3
 800307c:	4651      	mov	r1, sl
 800307e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003082:	4651      	mov	r1, sl
 8003084:	00ca      	lsls	r2, r1, #3
 8003086:	4610      	mov	r0, r2
 8003088:	4619      	mov	r1, r3
 800308a:	4603      	mov	r3, r0
 800308c:	4642      	mov	r2, r8
 800308e:	189b      	adds	r3, r3, r2
 8003090:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8003094:	464b      	mov	r3, r9
 8003096:	460a      	mov	r2, r1
 8003098:	eb42 0303 	adc.w	r3, r2, r3
 800309c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80030a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80030a4:	685b      	ldr	r3, [r3, #4]
 80030a6:	2200      	movs	r2, #0
 80030a8:	67bb      	str	r3, [r7, #120]	@ 0x78
 80030aa:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80030ac:	f04f 0200 	mov.w	r2, #0
 80030b0:	f04f 0300 	mov.w	r3, #0
 80030b4:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 80030b8:	4649      	mov	r1, r9
 80030ba:	008b      	lsls	r3, r1, #2
 80030bc:	4641      	mov	r1, r8
 80030be:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80030c2:	4641      	mov	r1, r8
 80030c4:	008a      	lsls	r2, r1, #2
 80030c6:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80030ca:	f7fd f8d9 	bl	8000280 <__aeabi_uldivmod>
 80030ce:	4602      	mov	r2, r0
 80030d0:	460b      	mov	r3, r1
 80030d2:	4611      	mov	r1, r2
 80030d4:	4b38      	ldr	r3, [pc, #224]	@ (80031b8 <UART_SetConfig+0x4e4>)
 80030d6:	fba3 2301 	umull	r2, r3, r3, r1
 80030da:	095b      	lsrs	r3, r3, #5
 80030dc:	2264      	movs	r2, #100	@ 0x64
 80030de:	fb02 f303 	mul.w	r3, r2, r3
 80030e2:	1acb      	subs	r3, r1, r3
 80030e4:	011b      	lsls	r3, r3, #4
 80030e6:	3332      	adds	r3, #50	@ 0x32
 80030e8:	4a33      	ldr	r2, [pc, #204]	@ (80031b8 <UART_SetConfig+0x4e4>)
 80030ea:	fba2 2303 	umull	r2, r3, r2, r3
 80030ee:	095b      	lsrs	r3, r3, #5
 80030f0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80030f4:	441c      	add	r4, r3
 80030f6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80030fa:	2200      	movs	r2, #0
 80030fc:	673b      	str	r3, [r7, #112]	@ 0x70
 80030fe:	677a      	str	r2, [r7, #116]	@ 0x74
 8003100:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8003104:	4642      	mov	r2, r8
 8003106:	464b      	mov	r3, r9
 8003108:	1891      	adds	r1, r2, r2
 800310a:	60b9      	str	r1, [r7, #8]
 800310c:	415b      	adcs	r3, r3
 800310e:	60fb      	str	r3, [r7, #12]
 8003110:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003114:	4641      	mov	r1, r8
 8003116:	1851      	adds	r1, r2, r1
 8003118:	6039      	str	r1, [r7, #0]
 800311a:	4649      	mov	r1, r9
 800311c:	414b      	adcs	r3, r1
 800311e:	607b      	str	r3, [r7, #4]
 8003120:	f04f 0200 	mov.w	r2, #0
 8003124:	f04f 0300 	mov.w	r3, #0
 8003128:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800312c:	4659      	mov	r1, fp
 800312e:	00cb      	lsls	r3, r1, #3
 8003130:	4651      	mov	r1, sl
 8003132:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003136:	4651      	mov	r1, sl
 8003138:	00ca      	lsls	r2, r1, #3
 800313a:	4610      	mov	r0, r2
 800313c:	4619      	mov	r1, r3
 800313e:	4603      	mov	r3, r0
 8003140:	4642      	mov	r2, r8
 8003142:	189b      	adds	r3, r3, r2
 8003144:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003146:	464b      	mov	r3, r9
 8003148:	460a      	mov	r2, r1
 800314a:	eb42 0303 	adc.w	r3, r2, r3
 800314e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8003150:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003154:	685b      	ldr	r3, [r3, #4]
 8003156:	2200      	movs	r2, #0
 8003158:	663b      	str	r3, [r7, #96]	@ 0x60
 800315a:	667a      	str	r2, [r7, #100]	@ 0x64
 800315c:	f04f 0200 	mov.w	r2, #0
 8003160:	f04f 0300 	mov.w	r3, #0
 8003164:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8003168:	4649      	mov	r1, r9
 800316a:	008b      	lsls	r3, r1, #2
 800316c:	4641      	mov	r1, r8
 800316e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003172:	4641      	mov	r1, r8
 8003174:	008a      	lsls	r2, r1, #2
 8003176:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800317a:	f7fd f881 	bl	8000280 <__aeabi_uldivmod>
 800317e:	4602      	mov	r2, r0
 8003180:	460b      	mov	r3, r1
 8003182:	4b0d      	ldr	r3, [pc, #52]	@ (80031b8 <UART_SetConfig+0x4e4>)
 8003184:	fba3 1302 	umull	r1, r3, r3, r2
 8003188:	095b      	lsrs	r3, r3, #5
 800318a:	2164      	movs	r1, #100	@ 0x64
 800318c:	fb01 f303 	mul.w	r3, r1, r3
 8003190:	1ad3      	subs	r3, r2, r3
 8003192:	011b      	lsls	r3, r3, #4
 8003194:	3332      	adds	r3, #50	@ 0x32
 8003196:	4a08      	ldr	r2, [pc, #32]	@ (80031b8 <UART_SetConfig+0x4e4>)
 8003198:	fba2 2303 	umull	r2, r3, r2, r3
 800319c:	095b      	lsrs	r3, r3, #5
 800319e:	f003 020f 	and.w	r2, r3, #15
 80031a2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	4422      	add	r2, r4
 80031aa:	609a      	str	r2, [r3, #8]
}
 80031ac:	bf00      	nop
 80031ae:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 80031b2:	46bd      	mov	sp, r7
 80031b4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80031b8:	51eb851f 	.word	0x51eb851f

080031bc <std>:
 80031bc:	2300      	movs	r3, #0
 80031be:	b510      	push	{r4, lr}
 80031c0:	4604      	mov	r4, r0
 80031c2:	e9c0 3300 	strd	r3, r3, [r0]
 80031c6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80031ca:	6083      	str	r3, [r0, #8]
 80031cc:	8181      	strh	r1, [r0, #12]
 80031ce:	6643      	str	r3, [r0, #100]	@ 0x64
 80031d0:	81c2      	strh	r2, [r0, #14]
 80031d2:	6183      	str	r3, [r0, #24]
 80031d4:	4619      	mov	r1, r3
 80031d6:	2208      	movs	r2, #8
 80031d8:	305c      	adds	r0, #92	@ 0x5c
 80031da:	f000 f9f9 	bl	80035d0 <memset>
 80031de:	4b0d      	ldr	r3, [pc, #52]	@ (8003214 <std+0x58>)
 80031e0:	6263      	str	r3, [r4, #36]	@ 0x24
 80031e2:	4b0d      	ldr	r3, [pc, #52]	@ (8003218 <std+0x5c>)
 80031e4:	62a3      	str	r3, [r4, #40]	@ 0x28
 80031e6:	4b0d      	ldr	r3, [pc, #52]	@ (800321c <std+0x60>)
 80031e8:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80031ea:	4b0d      	ldr	r3, [pc, #52]	@ (8003220 <std+0x64>)
 80031ec:	6323      	str	r3, [r4, #48]	@ 0x30
 80031ee:	4b0d      	ldr	r3, [pc, #52]	@ (8003224 <std+0x68>)
 80031f0:	6224      	str	r4, [r4, #32]
 80031f2:	429c      	cmp	r4, r3
 80031f4:	d006      	beq.n	8003204 <std+0x48>
 80031f6:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80031fa:	4294      	cmp	r4, r2
 80031fc:	d002      	beq.n	8003204 <std+0x48>
 80031fe:	33d0      	adds	r3, #208	@ 0xd0
 8003200:	429c      	cmp	r4, r3
 8003202:	d105      	bne.n	8003210 <std+0x54>
 8003204:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8003208:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800320c:	f000 ba58 	b.w	80036c0 <__retarget_lock_init_recursive>
 8003210:	bd10      	pop	{r4, pc}
 8003212:	bf00      	nop
 8003214:	08003421 	.word	0x08003421
 8003218:	08003443 	.word	0x08003443
 800321c:	0800347b 	.word	0x0800347b
 8003220:	0800349f 	.word	0x0800349f
 8003224:	200001a4 	.word	0x200001a4

08003228 <stdio_exit_handler>:
 8003228:	4a02      	ldr	r2, [pc, #8]	@ (8003234 <stdio_exit_handler+0xc>)
 800322a:	4903      	ldr	r1, [pc, #12]	@ (8003238 <stdio_exit_handler+0x10>)
 800322c:	4803      	ldr	r0, [pc, #12]	@ (800323c <stdio_exit_handler+0x14>)
 800322e:	f000 b869 	b.w	8003304 <_fwalk_sglue>
 8003232:	bf00      	nop
 8003234:	2000000c 	.word	0x2000000c
 8003238:	08003f7d 	.word	0x08003f7d
 800323c:	2000001c 	.word	0x2000001c

08003240 <cleanup_stdio>:
 8003240:	6841      	ldr	r1, [r0, #4]
 8003242:	4b0c      	ldr	r3, [pc, #48]	@ (8003274 <cleanup_stdio+0x34>)
 8003244:	4299      	cmp	r1, r3
 8003246:	b510      	push	{r4, lr}
 8003248:	4604      	mov	r4, r0
 800324a:	d001      	beq.n	8003250 <cleanup_stdio+0x10>
 800324c:	f000 fe96 	bl	8003f7c <_fflush_r>
 8003250:	68a1      	ldr	r1, [r4, #8]
 8003252:	4b09      	ldr	r3, [pc, #36]	@ (8003278 <cleanup_stdio+0x38>)
 8003254:	4299      	cmp	r1, r3
 8003256:	d002      	beq.n	800325e <cleanup_stdio+0x1e>
 8003258:	4620      	mov	r0, r4
 800325a:	f000 fe8f 	bl	8003f7c <_fflush_r>
 800325e:	68e1      	ldr	r1, [r4, #12]
 8003260:	4b06      	ldr	r3, [pc, #24]	@ (800327c <cleanup_stdio+0x3c>)
 8003262:	4299      	cmp	r1, r3
 8003264:	d004      	beq.n	8003270 <cleanup_stdio+0x30>
 8003266:	4620      	mov	r0, r4
 8003268:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800326c:	f000 be86 	b.w	8003f7c <_fflush_r>
 8003270:	bd10      	pop	{r4, pc}
 8003272:	bf00      	nop
 8003274:	200001a4 	.word	0x200001a4
 8003278:	2000020c 	.word	0x2000020c
 800327c:	20000274 	.word	0x20000274

08003280 <global_stdio_init.part.0>:
 8003280:	b510      	push	{r4, lr}
 8003282:	4b0b      	ldr	r3, [pc, #44]	@ (80032b0 <global_stdio_init.part.0+0x30>)
 8003284:	4c0b      	ldr	r4, [pc, #44]	@ (80032b4 <global_stdio_init.part.0+0x34>)
 8003286:	4a0c      	ldr	r2, [pc, #48]	@ (80032b8 <global_stdio_init.part.0+0x38>)
 8003288:	601a      	str	r2, [r3, #0]
 800328a:	4620      	mov	r0, r4
 800328c:	2200      	movs	r2, #0
 800328e:	2104      	movs	r1, #4
 8003290:	f7ff ff94 	bl	80031bc <std>
 8003294:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8003298:	2201      	movs	r2, #1
 800329a:	2109      	movs	r1, #9
 800329c:	f7ff ff8e 	bl	80031bc <std>
 80032a0:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80032a4:	2202      	movs	r2, #2
 80032a6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80032aa:	2112      	movs	r1, #18
 80032ac:	f7ff bf86 	b.w	80031bc <std>
 80032b0:	200002dc 	.word	0x200002dc
 80032b4:	200001a4 	.word	0x200001a4
 80032b8:	08003229 	.word	0x08003229

080032bc <__sfp_lock_acquire>:
 80032bc:	4801      	ldr	r0, [pc, #4]	@ (80032c4 <__sfp_lock_acquire+0x8>)
 80032be:	f000 ba00 	b.w	80036c2 <__retarget_lock_acquire_recursive>
 80032c2:	bf00      	nop
 80032c4:	200002e5 	.word	0x200002e5

080032c8 <__sfp_lock_release>:
 80032c8:	4801      	ldr	r0, [pc, #4]	@ (80032d0 <__sfp_lock_release+0x8>)
 80032ca:	f000 b9fb 	b.w	80036c4 <__retarget_lock_release_recursive>
 80032ce:	bf00      	nop
 80032d0:	200002e5 	.word	0x200002e5

080032d4 <__sinit>:
 80032d4:	b510      	push	{r4, lr}
 80032d6:	4604      	mov	r4, r0
 80032d8:	f7ff fff0 	bl	80032bc <__sfp_lock_acquire>
 80032dc:	6a23      	ldr	r3, [r4, #32]
 80032de:	b11b      	cbz	r3, 80032e8 <__sinit+0x14>
 80032e0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80032e4:	f7ff bff0 	b.w	80032c8 <__sfp_lock_release>
 80032e8:	4b04      	ldr	r3, [pc, #16]	@ (80032fc <__sinit+0x28>)
 80032ea:	6223      	str	r3, [r4, #32]
 80032ec:	4b04      	ldr	r3, [pc, #16]	@ (8003300 <__sinit+0x2c>)
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	2b00      	cmp	r3, #0
 80032f2:	d1f5      	bne.n	80032e0 <__sinit+0xc>
 80032f4:	f7ff ffc4 	bl	8003280 <global_stdio_init.part.0>
 80032f8:	e7f2      	b.n	80032e0 <__sinit+0xc>
 80032fa:	bf00      	nop
 80032fc:	08003241 	.word	0x08003241
 8003300:	200002dc 	.word	0x200002dc

08003304 <_fwalk_sglue>:
 8003304:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003308:	4607      	mov	r7, r0
 800330a:	4688      	mov	r8, r1
 800330c:	4614      	mov	r4, r2
 800330e:	2600      	movs	r6, #0
 8003310:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8003314:	f1b9 0901 	subs.w	r9, r9, #1
 8003318:	d505      	bpl.n	8003326 <_fwalk_sglue+0x22>
 800331a:	6824      	ldr	r4, [r4, #0]
 800331c:	2c00      	cmp	r4, #0
 800331e:	d1f7      	bne.n	8003310 <_fwalk_sglue+0xc>
 8003320:	4630      	mov	r0, r6
 8003322:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003326:	89ab      	ldrh	r3, [r5, #12]
 8003328:	2b01      	cmp	r3, #1
 800332a:	d907      	bls.n	800333c <_fwalk_sglue+0x38>
 800332c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8003330:	3301      	adds	r3, #1
 8003332:	d003      	beq.n	800333c <_fwalk_sglue+0x38>
 8003334:	4629      	mov	r1, r5
 8003336:	4638      	mov	r0, r7
 8003338:	47c0      	blx	r8
 800333a:	4306      	orrs	r6, r0
 800333c:	3568      	adds	r5, #104	@ 0x68
 800333e:	e7e9      	b.n	8003314 <_fwalk_sglue+0x10>

08003340 <iprintf>:
 8003340:	b40f      	push	{r0, r1, r2, r3}
 8003342:	b507      	push	{r0, r1, r2, lr}
 8003344:	4906      	ldr	r1, [pc, #24]	@ (8003360 <iprintf+0x20>)
 8003346:	ab04      	add	r3, sp, #16
 8003348:	6808      	ldr	r0, [r1, #0]
 800334a:	f853 2b04 	ldr.w	r2, [r3], #4
 800334e:	6881      	ldr	r1, [r0, #8]
 8003350:	9301      	str	r3, [sp, #4]
 8003352:	f000 fae9 	bl	8003928 <_vfiprintf_r>
 8003356:	b003      	add	sp, #12
 8003358:	f85d eb04 	ldr.w	lr, [sp], #4
 800335c:	b004      	add	sp, #16
 800335e:	4770      	bx	lr
 8003360:	20000018 	.word	0x20000018

08003364 <_puts_r>:
 8003364:	6a03      	ldr	r3, [r0, #32]
 8003366:	b570      	push	{r4, r5, r6, lr}
 8003368:	6884      	ldr	r4, [r0, #8]
 800336a:	4605      	mov	r5, r0
 800336c:	460e      	mov	r6, r1
 800336e:	b90b      	cbnz	r3, 8003374 <_puts_r+0x10>
 8003370:	f7ff ffb0 	bl	80032d4 <__sinit>
 8003374:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8003376:	07db      	lsls	r3, r3, #31
 8003378:	d405      	bmi.n	8003386 <_puts_r+0x22>
 800337a:	89a3      	ldrh	r3, [r4, #12]
 800337c:	0598      	lsls	r0, r3, #22
 800337e:	d402      	bmi.n	8003386 <_puts_r+0x22>
 8003380:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003382:	f000 f99e 	bl	80036c2 <__retarget_lock_acquire_recursive>
 8003386:	89a3      	ldrh	r3, [r4, #12]
 8003388:	0719      	lsls	r1, r3, #28
 800338a:	d502      	bpl.n	8003392 <_puts_r+0x2e>
 800338c:	6923      	ldr	r3, [r4, #16]
 800338e:	2b00      	cmp	r3, #0
 8003390:	d135      	bne.n	80033fe <_puts_r+0x9a>
 8003392:	4621      	mov	r1, r4
 8003394:	4628      	mov	r0, r5
 8003396:	f000 f8c5 	bl	8003524 <__swsetup_r>
 800339a:	b380      	cbz	r0, 80033fe <_puts_r+0x9a>
 800339c:	f04f 35ff 	mov.w	r5, #4294967295
 80033a0:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80033a2:	07da      	lsls	r2, r3, #31
 80033a4:	d405      	bmi.n	80033b2 <_puts_r+0x4e>
 80033a6:	89a3      	ldrh	r3, [r4, #12]
 80033a8:	059b      	lsls	r3, r3, #22
 80033aa:	d402      	bmi.n	80033b2 <_puts_r+0x4e>
 80033ac:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80033ae:	f000 f989 	bl	80036c4 <__retarget_lock_release_recursive>
 80033b2:	4628      	mov	r0, r5
 80033b4:	bd70      	pop	{r4, r5, r6, pc}
 80033b6:	2b00      	cmp	r3, #0
 80033b8:	da04      	bge.n	80033c4 <_puts_r+0x60>
 80033ba:	69a2      	ldr	r2, [r4, #24]
 80033bc:	429a      	cmp	r2, r3
 80033be:	dc17      	bgt.n	80033f0 <_puts_r+0x8c>
 80033c0:	290a      	cmp	r1, #10
 80033c2:	d015      	beq.n	80033f0 <_puts_r+0x8c>
 80033c4:	6823      	ldr	r3, [r4, #0]
 80033c6:	1c5a      	adds	r2, r3, #1
 80033c8:	6022      	str	r2, [r4, #0]
 80033ca:	7019      	strb	r1, [r3, #0]
 80033cc:	68a3      	ldr	r3, [r4, #8]
 80033ce:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80033d2:	3b01      	subs	r3, #1
 80033d4:	60a3      	str	r3, [r4, #8]
 80033d6:	2900      	cmp	r1, #0
 80033d8:	d1ed      	bne.n	80033b6 <_puts_r+0x52>
 80033da:	2b00      	cmp	r3, #0
 80033dc:	da11      	bge.n	8003402 <_puts_r+0x9e>
 80033de:	4622      	mov	r2, r4
 80033e0:	210a      	movs	r1, #10
 80033e2:	4628      	mov	r0, r5
 80033e4:	f000 f85f 	bl	80034a6 <__swbuf_r>
 80033e8:	3001      	adds	r0, #1
 80033ea:	d0d7      	beq.n	800339c <_puts_r+0x38>
 80033ec:	250a      	movs	r5, #10
 80033ee:	e7d7      	b.n	80033a0 <_puts_r+0x3c>
 80033f0:	4622      	mov	r2, r4
 80033f2:	4628      	mov	r0, r5
 80033f4:	f000 f857 	bl	80034a6 <__swbuf_r>
 80033f8:	3001      	adds	r0, #1
 80033fa:	d1e7      	bne.n	80033cc <_puts_r+0x68>
 80033fc:	e7ce      	b.n	800339c <_puts_r+0x38>
 80033fe:	3e01      	subs	r6, #1
 8003400:	e7e4      	b.n	80033cc <_puts_r+0x68>
 8003402:	6823      	ldr	r3, [r4, #0]
 8003404:	1c5a      	adds	r2, r3, #1
 8003406:	6022      	str	r2, [r4, #0]
 8003408:	220a      	movs	r2, #10
 800340a:	701a      	strb	r2, [r3, #0]
 800340c:	e7ee      	b.n	80033ec <_puts_r+0x88>
	...

08003410 <puts>:
 8003410:	4b02      	ldr	r3, [pc, #8]	@ (800341c <puts+0xc>)
 8003412:	4601      	mov	r1, r0
 8003414:	6818      	ldr	r0, [r3, #0]
 8003416:	f7ff bfa5 	b.w	8003364 <_puts_r>
 800341a:	bf00      	nop
 800341c:	20000018 	.word	0x20000018

08003420 <__sread>:
 8003420:	b510      	push	{r4, lr}
 8003422:	460c      	mov	r4, r1
 8003424:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003428:	f000 f8fc 	bl	8003624 <_read_r>
 800342c:	2800      	cmp	r0, #0
 800342e:	bfab      	itete	ge
 8003430:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8003432:	89a3      	ldrhlt	r3, [r4, #12]
 8003434:	181b      	addge	r3, r3, r0
 8003436:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800343a:	bfac      	ite	ge
 800343c:	6563      	strge	r3, [r4, #84]	@ 0x54
 800343e:	81a3      	strhlt	r3, [r4, #12]
 8003440:	bd10      	pop	{r4, pc}

08003442 <__swrite>:
 8003442:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003446:	461f      	mov	r7, r3
 8003448:	898b      	ldrh	r3, [r1, #12]
 800344a:	05db      	lsls	r3, r3, #23
 800344c:	4605      	mov	r5, r0
 800344e:	460c      	mov	r4, r1
 8003450:	4616      	mov	r6, r2
 8003452:	d505      	bpl.n	8003460 <__swrite+0x1e>
 8003454:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003458:	2302      	movs	r3, #2
 800345a:	2200      	movs	r2, #0
 800345c:	f000 f8d0 	bl	8003600 <_lseek_r>
 8003460:	89a3      	ldrh	r3, [r4, #12]
 8003462:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003466:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800346a:	81a3      	strh	r3, [r4, #12]
 800346c:	4632      	mov	r2, r6
 800346e:	463b      	mov	r3, r7
 8003470:	4628      	mov	r0, r5
 8003472:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003476:	f000 b8e7 	b.w	8003648 <_write_r>

0800347a <__sseek>:
 800347a:	b510      	push	{r4, lr}
 800347c:	460c      	mov	r4, r1
 800347e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003482:	f000 f8bd 	bl	8003600 <_lseek_r>
 8003486:	1c43      	adds	r3, r0, #1
 8003488:	89a3      	ldrh	r3, [r4, #12]
 800348a:	bf15      	itete	ne
 800348c:	6560      	strne	r0, [r4, #84]	@ 0x54
 800348e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8003492:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8003496:	81a3      	strheq	r3, [r4, #12]
 8003498:	bf18      	it	ne
 800349a:	81a3      	strhne	r3, [r4, #12]
 800349c:	bd10      	pop	{r4, pc}

0800349e <__sclose>:
 800349e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80034a2:	f000 b89d 	b.w	80035e0 <_close_r>

080034a6 <__swbuf_r>:
 80034a6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80034a8:	460e      	mov	r6, r1
 80034aa:	4614      	mov	r4, r2
 80034ac:	4605      	mov	r5, r0
 80034ae:	b118      	cbz	r0, 80034b8 <__swbuf_r+0x12>
 80034b0:	6a03      	ldr	r3, [r0, #32]
 80034b2:	b90b      	cbnz	r3, 80034b8 <__swbuf_r+0x12>
 80034b4:	f7ff ff0e 	bl	80032d4 <__sinit>
 80034b8:	69a3      	ldr	r3, [r4, #24]
 80034ba:	60a3      	str	r3, [r4, #8]
 80034bc:	89a3      	ldrh	r3, [r4, #12]
 80034be:	071a      	lsls	r2, r3, #28
 80034c0:	d501      	bpl.n	80034c6 <__swbuf_r+0x20>
 80034c2:	6923      	ldr	r3, [r4, #16]
 80034c4:	b943      	cbnz	r3, 80034d8 <__swbuf_r+0x32>
 80034c6:	4621      	mov	r1, r4
 80034c8:	4628      	mov	r0, r5
 80034ca:	f000 f82b 	bl	8003524 <__swsetup_r>
 80034ce:	b118      	cbz	r0, 80034d8 <__swbuf_r+0x32>
 80034d0:	f04f 37ff 	mov.w	r7, #4294967295
 80034d4:	4638      	mov	r0, r7
 80034d6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80034d8:	6823      	ldr	r3, [r4, #0]
 80034da:	6922      	ldr	r2, [r4, #16]
 80034dc:	1a98      	subs	r0, r3, r2
 80034de:	6963      	ldr	r3, [r4, #20]
 80034e0:	b2f6      	uxtb	r6, r6
 80034e2:	4283      	cmp	r3, r0
 80034e4:	4637      	mov	r7, r6
 80034e6:	dc05      	bgt.n	80034f4 <__swbuf_r+0x4e>
 80034e8:	4621      	mov	r1, r4
 80034ea:	4628      	mov	r0, r5
 80034ec:	f000 fd46 	bl	8003f7c <_fflush_r>
 80034f0:	2800      	cmp	r0, #0
 80034f2:	d1ed      	bne.n	80034d0 <__swbuf_r+0x2a>
 80034f4:	68a3      	ldr	r3, [r4, #8]
 80034f6:	3b01      	subs	r3, #1
 80034f8:	60a3      	str	r3, [r4, #8]
 80034fa:	6823      	ldr	r3, [r4, #0]
 80034fc:	1c5a      	adds	r2, r3, #1
 80034fe:	6022      	str	r2, [r4, #0]
 8003500:	701e      	strb	r6, [r3, #0]
 8003502:	6962      	ldr	r2, [r4, #20]
 8003504:	1c43      	adds	r3, r0, #1
 8003506:	429a      	cmp	r2, r3
 8003508:	d004      	beq.n	8003514 <__swbuf_r+0x6e>
 800350a:	89a3      	ldrh	r3, [r4, #12]
 800350c:	07db      	lsls	r3, r3, #31
 800350e:	d5e1      	bpl.n	80034d4 <__swbuf_r+0x2e>
 8003510:	2e0a      	cmp	r6, #10
 8003512:	d1df      	bne.n	80034d4 <__swbuf_r+0x2e>
 8003514:	4621      	mov	r1, r4
 8003516:	4628      	mov	r0, r5
 8003518:	f000 fd30 	bl	8003f7c <_fflush_r>
 800351c:	2800      	cmp	r0, #0
 800351e:	d0d9      	beq.n	80034d4 <__swbuf_r+0x2e>
 8003520:	e7d6      	b.n	80034d0 <__swbuf_r+0x2a>
	...

08003524 <__swsetup_r>:
 8003524:	b538      	push	{r3, r4, r5, lr}
 8003526:	4b29      	ldr	r3, [pc, #164]	@ (80035cc <__swsetup_r+0xa8>)
 8003528:	4605      	mov	r5, r0
 800352a:	6818      	ldr	r0, [r3, #0]
 800352c:	460c      	mov	r4, r1
 800352e:	b118      	cbz	r0, 8003538 <__swsetup_r+0x14>
 8003530:	6a03      	ldr	r3, [r0, #32]
 8003532:	b90b      	cbnz	r3, 8003538 <__swsetup_r+0x14>
 8003534:	f7ff fece 	bl	80032d4 <__sinit>
 8003538:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800353c:	0719      	lsls	r1, r3, #28
 800353e:	d422      	bmi.n	8003586 <__swsetup_r+0x62>
 8003540:	06da      	lsls	r2, r3, #27
 8003542:	d407      	bmi.n	8003554 <__swsetup_r+0x30>
 8003544:	2209      	movs	r2, #9
 8003546:	602a      	str	r2, [r5, #0]
 8003548:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800354c:	81a3      	strh	r3, [r4, #12]
 800354e:	f04f 30ff 	mov.w	r0, #4294967295
 8003552:	e033      	b.n	80035bc <__swsetup_r+0x98>
 8003554:	0758      	lsls	r0, r3, #29
 8003556:	d512      	bpl.n	800357e <__swsetup_r+0x5a>
 8003558:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800355a:	b141      	cbz	r1, 800356e <__swsetup_r+0x4a>
 800355c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8003560:	4299      	cmp	r1, r3
 8003562:	d002      	beq.n	800356a <__swsetup_r+0x46>
 8003564:	4628      	mov	r0, r5
 8003566:	f000 f8bd 	bl	80036e4 <_free_r>
 800356a:	2300      	movs	r3, #0
 800356c:	6363      	str	r3, [r4, #52]	@ 0x34
 800356e:	89a3      	ldrh	r3, [r4, #12]
 8003570:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8003574:	81a3      	strh	r3, [r4, #12]
 8003576:	2300      	movs	r3, #0
 8003578:	6063      	str	r3, [r4, #4]
 800357a:	6923      	ldr	r3, [r4, #16]
 800357c:	6023      	str	r3, [r4, #0]
 800357e:	89a3      	ldrh	r3, [r4, #12]
 8003580:	f043 0308 	orr.w	r3, r3, #8
 8003584:	81a3      	strh	r3, [r4, #12]
 8003586:	6923      	ldr	r3, [r4, #16]
 8003588:	b94b      	cbnz	r3, 800359e <__swsetup_r+0x7a>
 800358a:	89a3      	ldrh	r3, [r4, #12]
 800358c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8003590:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003594:	d003      	beq.n	800359e <__swsetup_r+0x7a>
 8003596:	4621      	mov	r1, r4
 8003598:	4628      	mov	r0, r5
 800359a:	f000 fd3d 	bl	8004018 <__smakebuf_r>
 800359e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80035a2:	f013 0201 	ands.w	r2, r3, #1
 80035a6:	d00a      	beq.n	80035be <__swsetup_r+0x9a>
 80035a8:	2200      	movs	r2, #0
 80035aa:	60a2      	str	r2, [r4, #8]
 80035ac:	6962      	ldr	r2, [r4, #20]
 80035ae:	4252      	negs	r2, r2
 80035b0:	61a2      	str	r2, [r4, #24]
 80035b2:	6922      	ldr	r2, [r4, #16]
 80035b4:	b942      	cbnz	r2, 80035c8 <__swsetup_r+0xa4>
 80035b6:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80035ba:	d1c5      	bne.n	8003548 <__swsetup_r+0x24>
 80035bc:	bd38      	pop	{r3, r4, r5, pc}
 80035be:	0799      	lsls	r1, r3, #30
 80035c0:	bf58      	it	pl
 80035c2:	6962      	ldrpl	r2, [r4, #20]
 80035c4:	60a2      	str	r2, [r4, #8]
 80035c6:	e7f4      	b.n	80035b2 <__swsetup_r+0x8e>
 80035c8:	2000      	movs	r0, #0
 80035ca:	e7f7      	b.n	80035bc <__swsetup_r+0x98>
 80035cc:	20000018 	.word	0x20000018

080035d0 <memset>:
 80035d0:	4402      	add	r2, r0
 80035d2:	4603      	mov	r3, r0
 80035d4:	4293      	cmp	r3, r2
 80035d6:	d100      	bne.n	80035da <memset+0xa>
 80035d8:	4770      	bx	lr
 80035da:	f803 1b01 	strb.w	r1, [r3], #1
 80035de:	e7f9      	b.n	80035d4 <memset+0x4>

080035e0 <_close_r>:
 80035e0:	b538      	push	{r3, r4, r5, lr}
 80035e2:	4d06      	ldr	r5, [pc, #24]	@ (80035fc <_close_r+0x1c>)
 80035e4:	2300      	movs	r3, #0
 80035e6:	4604      	mov	r4, r0
 80035e8:	4608      	mov	r0, r1
 80035ea:	602b      	str	r3, [r5, #0]
 80035ec:	f7fd fb51 	bl	8000c92 <_close>
 80035f0:	1c43      	adds	r3, r0, #1
 80035f2:	d102      	bne.n	80035fa <_close_r+0x1a>
 80035f4:	682b      	ldr	r3, [r5, #0]
 80035f6:	b103      	cbz	r3, 80035fa <_close_r+0x1a>
 80035f8:	6023      	str	r3, [r4, #0]
 80035fa:	bd38      	pop	{r3, r4, r5, pc}
 80035fc:	200002e0 	.word	0x200002e0

08003600 <_lseek_r>:
 8003600:	b538      	push	{r3, r4, r5, lr}
 8003602:	4d07      	ldr	r5, [pc, #28]	@ (8003620 <_lseek_r+0x20>)
 8003604:	4604      	mov	r4, r0
 8003606:	4608      	mov	r0, r1
 8003608:	4611      	mov	r1, r2
 800360a:	2200      	movs	r2, #0
 800360c:	602a      	str	r2, [r5, #0]
 800360e:	461a      	mov	r2, r3
 8003610:	f7fd fb66 	bl	8000ce0 <_lseek>
 8003614:	1c43      	adds	r3, r0, #1
 8003616:	d102      	bne.n	800361e <_lseek_r+0x1e>
 8003618:	682b      	ldr	r3, [r5, #0]
 800361a:	b103      	cbz	r3, 800361e <_lseek_r+0x1e>
 800361c:	6023      	str	r3, [r4, #0]
 800361e:	bd38      	pop	{r3, r4, r5, pc}
 8003620:	200002e0 	.word	0x200002e0

08003624 <_read_r>:
 8003624:	b538      	push	{r3, r4, r5, lr}
 8003626:	4d07      	ldr	r5, [pc, #28]	@ (8003644 <_read_r+0x20>)
 8003628:	4604      	mov	r4, r0
 800362a:	4608      	mov	r0, r1
 800362c:	4611      	mov	r1, r2
 800362e:	2200      	movs	r2, #0
 8003630:	602a      	str	r2, [r5, #0]
 8003632:	461a      	mov	r2, r3
 8003634:	f7fd faf4 	bl	8000c20 <_read>
 8003638:	1c43      	adds	r3, r0, #1
 800363a:	d102      	bne.n	8003642 <_read_r+0x1e>
 800363c:	682b      	ldr	r3, [r5, #0]
 800363e:	b103      	cbz	r3, 8003642 <_read_r+0x1e>
 8003640:	6023      	str	r3, [r4, #0]
 8003642:	bd38      	pop	{r3, r4, r5, pc}
 8003644:	200002e0 	.word	0x200002e0

08003648 <_write_r>:
 8003648:	b538      	push	{r3, r4, r5, lr}
 800364a:	4d07      	ldr	r5, [pc, #28]	@ (8003668 <_write_r+0x20>)
 800364c:	4604      	mov	r4, r0
 800364e:	4608      	mov	r0, r1
 8003650:	4611      	mov	r1, r2
 8003652:	2200      	movs	r2, #0
 8003654:	602a      	str	r2, [r5, #0]
 8003656:	461a      	mov	r2, r3
 8003658:	f7fd faff 	bl	8000c5a <_write>
 800365c:	1c43      	adds	r3, r0, #1
 800365e:	d102      	bne.n	8003666 <_write_r+0x1e>
 8003660:	682b      	ldr	r3, [r5, #0]
 8003662:	b103      	cbz	r3, 8003666 <_write_r+0x1e>
 8003664:	6023      	str	r3, [r4, #0]
 8003666:	bd38      	pop	{r3, r4, r5, pc}
 8003668:	200002e0 	.word	0x200002e0

0800366c <__errno>:
 800366c:	4b01      	ldr	r3, [pc, #4]	@ (8003674 <__errno+0x8>)
 800366e:	6818      	ldr	r0, [r3, #0]
 8003670:	4770      	bx	lr
 8003672:	bf00      	nop
 8003674:	20000018 	.word	0x20000018

08003678 <__libc_init_array>:
 8003678:	b570      	push	{r4, r5, r6, lr}
 800367a:	4d0d      	ldr	r5, [pc, #52]	@ (80036b0 <__libc_init_array+0x38>)
 800367c:	4c0d      	ldr	r4, [pc, #52]	@ (80036b4 <__libc_init_array+0x3c>)
 800367e:	1b64      	subs	r4, r4, r5
 8003680:	10a4      	asrs	r4, r4, #2
 8003682:	2600      	movs	r6, #0
 8003684:	42a6      	cmp	r6, r4
 8003686:	d109      	bne.n	800369c <__libc_init_array+0x24>
 8003688:	4d0b      	ldr	r5, [pc, #44]	@ (80036b8 <__libc_init_array+0x40>)
 800368a:	4c0c      	ldr	r4, [pc, #48]	@ (80036bc <__libc_init_array+0x44>)
 800368c:	f000 fd32 	bl	80040f4 <_init>
 8003690:	1b64      	subs	r4, r4, r5
 8003692:	10a4      	asrs	r4, r4, #2
 8003694:	2600      	movs	r6, #0
 8003696:	42a6      	cmp	r6, r4
 8003698:	d105      	bne.n	80036a6 <__libc_init_array+0x2e>
 800369a:	bd70      	pop	{r4, r5, r6, pc}
 800369c:	f855 3b04 	ldr.w	r3, [r5], #4
 80036a0:	4798      	blx	r3
 80036a2:	3601      	adds	r6, #1
 80036a4:	e7ee      	b.n	8003684 <__libc_init_array+0xc>
 80036a6:	f855 3b04 	ldr.w	r3, [r5], #4
 80036aa:	4798      	blx	r3
 80036ac:	3601      	adds	r6, #1
 80036ae:	e7f2      	b.n	8003696 <__libc_init_array+0x1e>
 80036b0:	080041b4 	.word	0x080041b4
 80036b4:	080041b4 	.word	0x080041b4
 80036b8:	080041b4 	.word	0x080041b4
 80036bc:	080041b8 	.word	0x080041b8

080036c0 <__retarget_lock_init_recursive>:
 80036c0:	4770      	bx	lr

080036c2 <__retarget_lock_acquire_recursive>:
 80036c2:	4770      	bx	lr

080036c4 <__retarget_lock_release_recursive>:
 80036c4:	4770      	bx	lr

080036c6 <memcpy>:
 80036c6:	440a      	add	r2, r1
 80036c8:	4291      	cmp	r1, r2
 80036ca:	f100 33ff 	add.w	r3, r0, #4294967295
 80036ce:	d100      	bne.n	80036d2 <memcpy+0xc>
 80036d0:	4770      	bx	lr
 80036d2:	b510      	push	{r4, lr}
 80036d4:	f811 4b01 	ldrb.w	r4, [r1], #1
 80036d8:	f803 4f01 	strb.w	r4, [r3, #1]!
 80036dc:	4291      	cmp	r1, r2
 80036de:	d1f9      	bne.n	80036d4 <memcpy+0xe>
 80036e0:	bd10      	pop	{r4, pc}
	...

080036e4 <_free_r>:
 80036e4:	b538      	push	{r3, r4, r5, lr}
 80036e6:	4605      	mov	r5, r0
 80036e8:	2900      	cmp	r1, #0
 80036ea:	d041      	beq.n	8003770 <_free_r+0x8c>
 80036ec:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80036f0:	1f0c      	subs	r4, r1, #4
 80036f2:	2b00      	cmp	r3, #0
 80036f4:	bfb8      	it	lt
 80036f6:	18e4      	addlt	r4, r4, r3
 80036f8:	f000 f8e0 	bl	80038bc <__malloc_lock>
 80036fc:	4a1d      	ldr	r2, [pc, #116]	@ (8003774 <_free_r+0x90>)
 80036fe:	6813      	ldr	r3, [r2, #0]
 8003700:	b933      	cbnz	r3, 8003710 <_free_r+0x2c>
 8003702:	6063      	str	r3, [r4, #4]
 8003704:	6014      	str	r4, [r2, #0]
 8003706:	4628      	mov	r0, r5
 8003708:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800370c:	f000 b8dc 	b.w	80038c8 <__malloc_unlock>
 8003710:	42a3      	cmp	r3, r4
 8003712:	d908      	bls.n	8003726 <_free_r+0x42>
 8003714:	6820      	ldr	r0, [r4, #0]
 8003716:	1821      	adds	r1, r4, r0
 8003718:	428b      	cmp	r3, r1
 800371a:	bf01      	itttt	eq
 800371c:	6819      	ldreq	r1, [r3, #0]
 800371e:	685b      	ldreq	r3, [r3, #4]
 8003720:	1809      	addeq	r1, r1, r0
 8003722:	6021      	streq	r1, [r4, #0]
 8003724:	e7ed      	b.n	8003702 <_free_r+0x1e>
 8003726:	461a      	mov	r2, r3
 8003728:	685b      	ldr	r3, [r3, #4]
 800372a:	b10b      	cbz	r3, 8003730 <_free_r+0x4c>
 800372c:	42a3      	cmp	r3, r4
 800372e:	d9fa      	bls.n	8003726 <_free_r+0x42>
 8003730:	6811      	ldr	r1, [r2, #0]
 8003732:	1850      	adds	r0, r2, r1
 8003734:	42a0      	cmp	r0, r4
 8003736:	d10b      	bne.n	8003750 <_free_r+0x6c>
 8003738:	6820      	ldr	r0, [r4, #0]
 800373a:	4401      	add	r1, r0
 800373c:	1850      	adds	r0, r2, r1
 800373e:	4283      	cmp	r3, r0
 8003740:	6011      	str	r1, [r2, #0]
 8003742:	d1e0      	bne.n	8003706 <_free_r+0x22>
 8003744:	6818      	ldr	r0, [r3, #0]
 8003746:	685b      	ldr	r3, [r3, #4]
 8003748:	6053      	str	r3, [r2, #4]
 800374a:	4408      	add	r0, r1
 800374c:	6010      	str	r0, [r2, #0]
 800374e:	e7da      	b.n	8003706 <_free_r+0x22>
 8003750:	d902      	bls.n	8003758 <_free_r+0x74>
 8003752:	230c      	movs	r3, #12
 8003754:	602b      	str	r3, [r5, #0]
 8003756:	e7d6      	b.n	8003706 <_free_r+0x22>
 8003758:	6820      	ldr	r0, [r4, #0]
 800375a:	1821      	adds	r1, r4, r0
 800375c:	428b      	cmp	r3, r1
 800375e:	bf04      	itt	eq
 8003760:	6819      	ldreq	r1, [r3, #0]
 8003762:	685b      	ldreq	r3, [r3, #4]
 8003764:	6063      	str	r3, [r4, #4]
 8003766:	bf04      	itt	eq
 8003768:	1809      	addeq	r1, r1, r0
 800376a:	6021      	streq	r1, [r4, #0]
 800376c:	6054      	str	r4, [r2, #4]
 800376e:	e7ca      	b.n	8003706 <_free_r+0x22>
 8003770:	bd38      	pop	{r3, r4, r5, pc}
 8003772:	bf00      	nop
 8003774:	200002ec 	.word	0x200002ec

08003778 <sbrk_aligned>:
 8003778:	b570      	push	{r4, r5, r6, lr}
 800377a:	4e0f      	ldr	r6, [pc, #60]	@ (80037b8 <sbrk_aligned+0x40>)
 800377c:	460c      	mov	r4, r1
 800377e:	6831      	ldr	r1, [r6, #0]
 8003780:	4605      	mov	r5, r0
 8003782:	b911      	cbnz	r1, 800378a <sbrk_aligned+0x12>
 8003784:	f000 fca6 	bl	80040d4 <_sbrk_r>
 8003788:	6030      	str	r0, [r6, #0]
 800378a:	4621      	mov	r1, r4
 800378c:	4628      	mov	r0, r5
 800378e:	f000 fca1 	bl	80040d4 <_sbrk_r>
 8003792:	1c43      	adds	r3, r0, #1
 8003794:	d103      	bne.n	800379e <sbrk_aligned+0x26>
 8003796:	f04f 34ff 	mov.w	r4, #4294967295
 800379a:	4620      	mov	r0, r4
 800379c:	bd70      	pop	{r4, r5, r6, pc}
 800379e:	1cc4      	adds	r4, r0, #3
 80037a0:	f024 0403 	bic.w	r4, r4, #3
 80037a4:	42a0      	cmp	r0, r4
 80037a6:	d0f8      	beq.n	800379a <sbrk_aligned+0x22>
 80037a8:	1a21      	subs	r1, r4, r0
 80037aa:	4628      	mov	r0, r5
 80037ac:	f000 fc92 	bl	80040d4 <_sbrk_r>
 80037b0:	3001      	adds	r0, #1
 80037b2:	d1f2      	bne.n	800379a <sbrk_aligned+0x22>
 80037b4:	e7ef      	b.n	8003796 <sbrk_aligned+0x1e>
 80037b6:	bf00      	nop
 80037b8:	200002e8 	.word	0x200002e8

080037bc <_malloc_r>:
 80037bc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80037c0:	1ccd      	adds	r5, r1, #3
 80037c2:	f025 0503 	bic.w	r5, r5, #3
 80037c6:	3508      	adds	r5, #8
 80037c8:	2d0c      	cmp	r5, #12
 80037ca:	bf38      	it	cc
 80037cc:	250c      	movcc	r5, #12
 80037ce:	2d00      	cmp	r5, #0
 80037d0:	4606      	mov	r6, r0
 80037d2:	db01      	blt.n	80037d8 <_malloc_r+0x1c>
 80037d4:	42a9      	cmp	r1, r5
 80037d6:	d904      	bls.n	80037e2 <_malloc_r+0x26>
 80037d8:	230c      	movs	r3, #12
 80037da:	6033      	str	r3, [r6, #0]
 80037dc:	2000      	movs	r0, #0
 80037de:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80037e2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80038b8 <_malloc_r+0xfc>
 80037e6:	f000 f869 	bl	80038bc <__malloc_lock>
 80037ea:	f8d8 3000 	ldr.w	r3, [r8]
 80037ee:	461c      	mov	r4, r3
 80037f0:	bb44      	cbnz	r4, 8003844 <_malloc_r+0x88>
 80037f2:	4629      	mov	r1, r5
 80037f4:	4630      	mov	r0, r6
 80037f6:	f7ff ffbf 	bl	8003778 <sbrk_aligned>
 80037fa:	1c43      	adds	r3, r0, #1
 80037fc:	4604      	mov	r4, r0
 80037fe:	d158      	bne.n	80038b2 <_malloc_r+0xf6>
 8003800:	f8d8 4000 	ldr.w	r4, [r8]
 8003804:	4627      	mov	r7, r4
 8003806:	2f00      	cmp	r7, #0
 8003808:	d143      	bne.n	8003892 <_malloc_r+0xd6>
 800380a:	2c00      	cmp	r4, #0
 800380c:	d04b      	beq.n	80038a6 <_malloc_r+0xea>
 800380e:	6823      	ldr	r3, [r4, #0]
 8003810:	4639      	mov	r1, r7
 8003812:	4630      	mov	r0, r6
 8003814:	eb04 0903 	add.w	r9, r4, r3
 8003818:	f000 fc5c 	bl	80040d4 <_sbrk_r>
 800381c:	4581      	cmp	r9, r0
 800381e:	d142      	bne.n	80038a6 <_malloc_r+0xea>
 8003820:	6821      	ldr	r1, [r4, #0]
 8003822:	1a6d      	subs	r5, r5, r1
 8003824:	4629      	mov	r1, r5
 8003826:	4630      	mov	r0, r6
 8003828:	f7ff ffa6 	bl	8003778 <sbrk_aligned>
 800382c:	3001      	adds	r0, #1
 800382e:	d03a      	beq.n	80038a6 <_malloc_r+0xea>
 8003830:	6823      	ldr	r3, [r4, #0]
 8003832:	442b      	add	r3, r5
 8003834:	6023      	str	r3, [r4, #0]
 8003836:	f8d8 3000 	ldr.w	r3, [r8]
 800383a:	685a      	ldr	r2, [r3, #4]
 800383c:	bb62      	cbnz	r2, 8003898 <_malloc_r+0xdc>
 800383e:	f8c8 7000 	str.w	r7, [r8]
 8003842:	e00f      	b.n	8003864 <_malloc_r+0xa8>
 8003844:	6822      	ldr	r2, [r4, #0]
 8003846:	1b52      	subs	r2, r2, r5
 8003848:	d420      	bmi.n	800388c <_malloc_r+0xd0>
 800384a:	2a0b      	cmp	r2, #11
 800384c:	d917      	bls.n	800387e <_malloc_r+0xc2>
 800384e:	1961      	adds	r1, r4, r5
 8003850:	42a3      	cmp	r3, r4
 8003852:	6025      	str	r5, [r4, #0]
 8003854:	bf18      	it	ne
 8003856:	6059      	strne	r1, [r3, #4]
 8003858:	6863      	ldr	r3, [r4, #4]
 800385a:	bf08      	it	eq
 800385c:	f8c8 1000 	streq.w	r1, [r8]
 8003860:	5162      	str	r2, [r4, r5]
 8003862:	604b      	str	r3, [r1, #4]
 8003864:	4630      	mov	r0, r6
 8003866:	f000 f82f 	bl	80038c8 <__malloc_unlock>
 800386a:	f104 000b 	add.w	r0, r4, #11
 800386e:	1d23      	adds	r3, r4, #4
 8003870:	f020 0007 	bic.w	r0, r0, #7
 8003874:	1ac2      	subs	r2, r0, r3
 8003876:	bf1c      	itt	ne
 8003878:	1a1b      	subne	r3, r3, r0
 800387a:	50a3      	strne	r3, [r4, r2]
 800387c:	e7af      	b.n	80037de <_malloc_r+0x22>
 800387e:	6862      	ldr	r2, [r4, #4]
 8003880:	42a3      	cmp	r3, r4
 8003882:	bf0c      	ite	eq
 8003884:	f8c8 2000 	streq.w	r2, [r8]
 8003888:	605a      	strne	r2, [r3, #4]
 800388a:	e7eb      	b.n	8003864 <_malloc_r+0xa8>
 800388c:	4623      	mov	r3, r4
 800388e:	6864      	ldr	r4, [r4, #4]
 8003890:	e7ae      	b.n	80037f0 <_malloc_r+0x34>
 8003892:	463c      	mov	r4, r7
 8003894:	687f      	ldr	r7, [r7, #4]
 8003896:	e7b6      	b.n	8003806 <_malloc_r+0x4a>
 8003898:	461a      	mov	r2, r3
 800389a:	685b      	ldr	r3, [r3, #4]
 800389c:	42a3      	cmp	r3, r4
 800389e:	d1fb      	bne.n	8003898 <_malloc_r+0xdc>
 80038a0:	2300      	movs	r3, #0
 80038a2:	6053      	str	r3, [r2, #4]
 80038a4:	e7de      	b.n	8003864 <_malloc_r+0xa8>
 80038a6:	230c      	movs	r3, #12
 80038a8:	6033      	str	r3, [r6, #0]
 80038aa:	4630      	mov	r0, r6
 80038ac:	f000 f80c 	bl	80038c8 <__malloc_unlock>
 80038b0:	e794      	b.n	80037dc <_malloc_r+0x20>
 80038b2:	6005      	str	r5, [r0, #0]
 80038b4:	e7d6      	b.n	8003864 <_malloc_r+0xa8>
 80038b6:	bf00      	nop
 80038b8:	200002ec 	.word	0x200002ec

080038bc <__malloc_lock>:
 80038bc:	4801      	ldr	r0, [pc, #4]	@ (80038c4 <__malloc_lock+0x8>)
 80038be:	f7ff bf00 	b.w	80036c2 <__retarget_lock_acquire_recursive>
 80038c2:	bf00      	nop
 80038c4:	200002e4 	.word	0x200002e4

080038c8 <__malloc_unlock>:
 80038c8:	4801      	ldr	r0, [pc, #4]	@ (80038d0 <__malloc_unlock+0x8>)
 80038ca:	f7ff befb 	b.w	80036c4 <__retarget_lock_release_recursive>
 80038ce:	bf00      	nop
 80038d0:	200002e4 	.word	0x200002e4

080038d4 <__sfputc_r>:
 80038d4:	6893      	ldr	r3, [r2, #8]
 80038d6:	3b01      	subs	r3, #1
 80038d8:	2b00      	cmp	r3, #0
 80038da:	b410      	push	{r4}
 80038dc:	6093      	str	r3, [r2, #8]
 80038de:	da08      	bge.n	80038f2 <__sfputc_r+0x1e>
 80038e0:	6994      	ldr	r4, [r2, #24]
 80038e2:	42a3      	cmp	r3, r4
 80038e4:	db01      	blt.n	80038ea <__sfputc_r+0x16>
 80038e6:	290a      	cmp	r1, #10
 80038e8:	d103      	bne.n	80038f2 <__sfputc_r+0x1e>
 80038ea:	f85d 4b04 	ldr.w	r4, [sp], #4
 80038ee:	f7ff bdda 	b.w	80034a6 <__swbuf_r>
 80038f2:	6813      	ldr	r3, [r2, #0]
 80038f4:	1c58      	adds	r0, r3, #1
 80038f6:	6010      	str	r0, [r2, #0]
 80038f8:	7019      	strb	r1, [r3, #0]
 80038fa:	4608      	mov	r0, r1
 80038fc:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003900:	4770      	bx	lr

08003902 <__sfputs_r>:
 8003902:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003904:	4606      	mov	r6, r0
 8003906:	460f      	mov	r7, r1
 8003908:	4614      	mov	r4, r2
 800390a:	18d5      	adds	r5, r2, r3
 800390c:	42ac      	cmp	r4, r5
 800390e:	d101      	bne.n	8003914 <__sfputs_r+0x12>
 8003910:	2000      	movs	r0, #0
 8003912:	e007      	b.n	8003924 <__sfputs_r+0x22>
 8003914:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003918:	463a      	mov	r2, r7
 800391a:	4630      	mov	r0, r6
 800391c:	f7ff ffda 	bl	80038d4 <__sfputc_r>
 8003920:	1c43      	adds	r3, r0, #1
 8003922:	d1f3      	bne.n	800390c <__sfputs_r+0xa>
 8003924:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08003928 <_vfiprintf_r>:
 8003928:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800392c:	460d      	mov	r5, r1
 800392e:	b09d      	sub	sp, #116	@ 0x74
 8003930:	4614      	mov	r4, r2
 8003932:	4698      	mov	r8, r3
 8003934:	4606      	mov	r6, r0
 8003936:	b118      	cbz	r0, 8003940 <_vfiprintf_r+0x18>
 8003938:	6a03      	ldr	r3, [r0, #32]
 800393a:	b90b      	cbnz	r3, 8003940 <_vfiprintf_r+0x18>
 800393c:	f7ff fcca 	bl	80032d4 <__sinit>
 8003940:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8003942:	07d9      	lsls	r1, r3, #31
 8003944:	d405      	bmi.n	8003952 <_vfiprintf_r+0x2a>
 8003946:	89ab      	ldrh	r3, [r5, #12]
 8003948:	059a      	lsls	r2, r3, #22
 800394a:	d402      	bmi.n	8003952 <_vfiprintf_r+0x2a>
 800394c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800394e:	f7ff feb8 	bl	80036c2 <__retarget_lock_acquire_recursive>
 8003952:	89ab      	ldrh	r3, [r5, #12]
 8003954:	071b      	lsls	r3, r3, #28
 8003956:	d501      	bpl.n	800395c <_vfiprintf_r+0x34>
 8003958:	692b      	ldr	r3, [r5, #16]
 800395a:	b99b      	cbnz	r3, 8003984 <_vfiprintf_r+0x5c>
 800395c:	4629      	mov	r1, r5
 800395e:	4630      	mov	r0, r6
 8003960:	f7ff fde0 	bl	8003524 <__swsetup_r>
 8003964:	b170      	cbz	r0, 8003984 <_vfiprintf_r+0x5c>
 8003966:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8003968:	07dc      	lsls	r4, r3, #31
 800396a:	d504      	bpl.n	8003976 <_vfiprintf_r+0x4e>
 800396c:	f04f 30ff 	mov.w	r0, #4294967295
 8003970:	b01d      	add	sp, #116	@ 0x74
 8003972:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003976:	89ab      	ldrh	r3, [r5, #12]
 8003978:	0598      	lsls	r0, r3, #22
 800397a:	d4f7      	bmi.n	800396c <_vfiprintf_r+0x44>
 800397c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800397e:	f7ff fea1 	bl	80036c4 <__retarget_lock_release_recursive>
 8003982:	e7f3      	b.n	800396c <_vfiprintf_r+0x44>
 8003984:	2300      	movs	r3, #0
 8003986:	9309      	str	r3, [sp, #36]	@ 0x24
 8003988:	2320      	movs	r3, #32
 800398a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800398e:	f8cd 800c 	str.w	r8, [sp, #12]
 8003992:	2330      	movs	r3, #48	@ 0x30
 8003994:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8003b44 <_vfiprintf_r+0x21c>
 8003998:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800399c:	f04f 0901 	mov.w	r9, #1
 80039a0:	4623      	mov	r3, r4
 80039a2:	469a      	mov	sl, r3
 80039a4:	f813 2b01 	ldrb.w	r2, [r3], #1
 80039a8:	b10a      	cbz	r2, 80039ae <_vfiprintf_r+0x86>
 80039aa:	2a25      	cmp	r2, #37	@ 0x25
 80039ac:	d1f9      	bne.n	80039a2 <_vfiprintf_r+0x7a>
 80039ae:	ebba 0b04 	subs.w	fp, sl, r4
 80039b2:	d00b      	beq.n	80039cc <_vfiprintf_r+0xa4>
 80039b4:	465b      	mov	r3, fp
 80039b6:	4622      	mov	r2, r4
 80039b8:	4629      	mov	r1, r5
 80039ba:	4630      	mov	r0, r6
 80039bc:	f7ff ffa1 	bl	8003902 <__sfputs_r>
 80039c0:	3001      	adds	r0, #1
 80039c2:	f000 80a7 	beq.w	8003b14 <_vfiprintf_r+0x1ec>
 80039c6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80039c8:	445a      	add	r2, fp
 80039ca:	9209      	str	r2, [sp, #36]	@ 0x24
 80039cc:	f89a 3000 	ldrb.w	r3, [sl]
 80039d0:	2b00      	cmp	r3, #0
 80039d2:	f000 809f 	beq.w	8003b14 <_vfiprintf_r+0x1ec>
 80039d6:	2300      	movs	r3, #0
 80039d8:	f04f 32ff 	mov.w	r2, #4294967295
 80039dc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80039e0:	f10a 0a01 	add.w	sl, sl, #1
 80039e4:	9304      	str	r3, [sp, #16]
 80039e6:	9307      	str	r3, [sp, #28]
 80039e8:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80039ec:	931a      	str	r3, [sp, #104]	@ 0x68
 80039ee:	4654      	mov	r4, sl
 80039f0:	2205      	movs	r2, #5
 80039f2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80039f6:	4853      	ldr	r0, [pc, #332]	@ (8003b44 <_vfiprintf_r+0x21c>)
 80039f8:	f7fc fbf2 	bl	80001e0 <memchr>
 80039fc:	9a04      	ldr	r2, [sp, #16]
 80039fe:	b9d8      	cbnz	r0, 8003a38 <_vfiprintf_r+0x110>
 8003a00:	06d1      	lsls	r1, r2, #27
 8003a02:	bf44      	itt	mi
 8003a04:	2320      	movmi	r3, #32
 8003a06:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003a0a:	0713      	lsls	r3, r2, #28
 8003a0c:	bf44      	itt	mi
 8003a0e:	232b      	movmi	r3, #43	@ 0x2b
 8003a10:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003a14:	f89a 3000 	ldrb.w	r3, [sl]
 8003a18:	2b2a      	cmp	r3, #42	@ 0x2a
 8003a1a:	d015      	beq.n	8003a48 <_vfiprintf_r+0x120>
 8003a1c:	9a07      	ldr	r2, [sp, #28]
 8003a1e:	4654      	mov	r4, sl
 8003a20:	2000      	movs	r0, #0
 8003a22:	f04f 0c0a 	mov.w	ip, #10
 8003a26:	4621      	mov	r1, r4
 8003a28:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003a2c:	3b30      	subs	r3, #48	@ 0x30
 8003a2e:	2b09      	cmp	r3, #9
 8003a30:	d94b      	bls.n	8003aca <_vfiprintf_r+0x1a2>
 8003a32:	b1b0      	cbz	r0, 8003a62 <_vfiprintf_r+0x13a>
 8003a34:	9207      	str	r2, [sp, #28]
 8003a36:	e014      	b.n	8003a62 <_vfiprintf_r+0x13a>
 8003a38:	eba0 0308 	sub.w	r3, r0, r8
 8003a3c:	fa09 f303 	lsl.w	r3, r9, r3
 8003a40:	4313      	orrs	r3, r2
 8003a42:	9304      	str	r3, [sp, #16]
 8003a44:	46a2      	mov	sl, r4
 8003a46:	e7d2      	b.n	80039ee <_vfiprintf_r+0xc6>
 8003a48:	9b03      	ldr	r3, [sp, #12]
 8003a4a:	1d19      	adds	r1, r3, #4
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	9103      	str	r1, [sp, #12]
 8003a50:	2b00      	cmp	r3, #0
 8003a52:	bfbb      	ittet	lt
 8003a54:	425b      	neglt	r3, r3
 8003a56:	f042 0202 	orrlt.w	r2, r2, #2
 8003a5a:	9307      	strge	r3, [sp, #28]
 8003a5c:	9307      	strlt	r3, [sp, #28]
 8003a5e:	bfb8      	it	lt
 8003a60:	9204      	strlt	r2, [sp, #16]
 8003a62:	7823      	ldrb	r3, [r4, #0]
 8003a64:	2b2e      	cmp	r3, #46	@ 0x2e
 8003a66:	d10a      	bne.n	8003a7e <_vfiprintf_r+0x156>
 8003a68:	7863      	ldrb	r3, [r4, #1]
 8003a6a:	2b2a      	cmp	r3, #42	@ 0x2a
 8003a6c:	d132      	bne.n	8003ad4 <_vfiprintf_r+0x1ac>
 8003a6e:	9b03      	ldr	r3, [sp, #12]
 8003a70:	1d1a      	adds	r2, r3, #4
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	9203      	str	r2, [sp, #12]
 8003a76:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8003a7a:	3402      	adds	r4, #2
 8003a7c:	9305      	str	r3, [sp, #20]
 8003a7e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8003b54 <_vfiprintf_r+0x22c>
 8003a82:	7821      	ldrb	r1, [r4, #0]
 8003a84:	2203      	movs	r2, #3
 8003a86:	4650      	mov	r0, sl
 8003a88:	f7fc fbaa 	bl	80001e0 <memchr>
 8003a8c:	b138      	cbz	r0, 8003a9e <_vfiprintf_r+0x176>
 8003a8e:	9b04      	ldr	r3, [sp, #16]
 8003a90:	eba0 000a 	sub.w	r0, r0, sl
 8003a94:	2240      	movs	r2, #64	@ 0x40
 8003a96:	4082      	lsls	r2, r0
 8003a98:	4313      	orrs	r3, r2
 8003a9a:	3401      	adds	r4, #1
 8003a9c:	9304      	str	r3, [sp, #16]
 8003a9e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003aa2:	4829      	ldr	r0, [pc, #164]	@ (8003b48 <_vfiprintf_r+0x220>)
 8003aa4:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8003aa8:	2206      	movs	r2, #6
 8003aaa:	f7fc fb99 	bl	80001e0 <memchr>
 8003aae:	2800      	cmp	r0, #0
 8003ab0:	d03f      	beq.n	8003b32 <_vfiprintf_r+0x20a>
 8003ab2:	4b26      	ldr	r3, [pc, #152]	@ (8003b4c <_vfiprintf_r+0x224>)
 8003ab4:	bb1b      	cbnz	r3, 8003afe <_vfiprintf_r+0x1d6>
 8003ab6:	9b03      	ldr	r3, [sp, #12]
 8003ab8:	3307      	adds	r3, #7
 8003aba:	f023 0307 	bic.w	r3, r3, #7
 8003abe:	3308      	adds	r3, #8
 8003ac0:	9303      	str	r3, [sp, #12]
 8003ac2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003ac4:	443b      	add	r3, r7
 8003ac6:	9309      	str	r3, [sp, #36]	@ 0x24
 8003ac8:	e76a      	b.n	80039a0 <_vfiprintf_r+0x78>
 8003aca:	fb0c 3202 	mla	r2, ip, r2, r3
 8003ace:	460c      	mov	r4, r1
 8003ad0:	2001      	movs	r0, #1
 8003ad2:	e7a8      	b.n	8003a26 <_vfiprintf_r+0xfe>
 8003ad4:	2300      	movs	r3, #0
 8003ad6:	3401      	adds	r4, #1
 8003ad8:	9305      	str	r3, [sp, #20]
 8003ada:	4619      	mov	r1, r3
 8003adc:	f04f 0c0a 	mov.w	ip, #10
 8003ae0:	4620      	mov	r0, r4
 8003ae2:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003ae6:	3a30      	subs	r2, #48	@ 0x30
 8003ae8:	2a09      	cmp	r2, #9
 8003aea:	d903      	bls.n	8003af4 <_vfiprintf_r+0x1cc>
 8003aec:	2b00      	cmp	r3, #0
 8003aee:	d0c6      	beq.n	8003a7e <_vfiprintf_r+0x156>
 8003af0:	9105      	str	r1, [sp, #20]
 8003af2:	e7c4      	b.n	8003a7e <_vfiprintf_r+0x156>
 8003af4:	fb0c 2101 	mla	r1, ip, r1, r2
 8003af8:	4604      	mov	r4, r0
 8003afa:	2301      	movs	r3, #1
 8003afc:	e7f0      	b.n	8003ae0 <_vfiprintf_r+0x1b8>
 8003afe:	ab03      	add	r3, sp, #12
 8003b00:	9300      	str	r3, [sp, #0]
 8003b02:	462a      	mov	r2, r5
 8003b04:	4b12      	ldr	r3, [pc, #72]	@ (8003b50 <_vfiprintf_r+0x228>)
 8003b06:	a904      	add	r1, sp, #16
 8003b08:	4630      	mov	r0, r6
 8003b0a:	f3af 8000 	nop.w
 8003b0e:	4607      	mov	r7, r0
 8003b10:	1c78      	adds	r0, r7, #1
 8003b12:	d1d6      	bne.n	8003ac2 <_vfiprintf_r+0x19a>
 8003b14:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8003b16:	07d9      	lsls	r1, r3, #31
 8003b18:	d405      	bmi.n	8003b26 <_vfiprintf_r+0x1fe>
 8003b1a:	89ab      	ldrh	r3, [r5, #12]
 8003b1c:	059a      	lsls	r2, r3, #22
 8003b1e:	d402      	bmi.n	8003b26 <_vfiprintf_r+0x1fe>
 8003b20:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8003b22:	f7ff fdcf 	bl	80036c4 <__retarget_lock_release_recursive>
 8003b26:	89ab      	ldrh	r3, [r5, #12]
 8003b28:	065b      	lsls	r3, r3, #25
 8003b2a:	f53f af1f 	bmi.w	800396c <_vfiprintf_r+0x44>
 8003b2e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8003b30:	e71e      	b.n	8003970 <_vfiprintf_r+0x48>
 8003b32:	ab03      	add	r3, sp, #12
 8003b34:	9300      	str	r3, [sp, #0]
 8003b36:	462a      	mov	r2, r5
 8003b38:	4b05      	ldr	r3, [pc, #20]	@ (8003b50 <_vfiprintf_r+0x228>)
 8003b3a:	a904      	add	r1, sp, #16
 8003b3c:	4630      	mov	r0, r6
 8003b3e:	f000 f879 	bl	8003c34 <_printf_i>
 8003b42:	e7e4      	b.n	8003b0e <_vfiprintf_r+0x1e6>
 8003b44:	08004178 	.word	0x08004178
 8003b48:	08004182 	.word	0x08004182
 8003b4c:	00000000 	.word	0x00000000
 8003b50:	08003903 	.word	0x08003903
 8003b54:	0800417e 	.word	0x0800417e

08003b58 <_printf_common>:
 8003b58:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003b5c:	4616      	mov	r6, r2
 8003b5e:	4698      	mov	r8, r3
 8003b60:	688a      	ldr	r2, [r1, #8]
 8003b62:	690b      	ldr	r3, [r1, #16]
 8003b64:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8003b68:	4293      	cmp	r3, r2
 8003b6a:	bfb8      	it	lt
 8003b6c:	4613      	movlt	r3, r2
 8003b6e:	6033      	str	r3, [r6, #0]
 8003b70:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8003b74:	4607      	mov	r7, r0
 8003b76:	460c      	mov	r4, r1
 8003b78:	b10a      	cbz	r2, 8003b7e <_printf_common+0x26>
 8003b7a:	3301      	adds	r3, #1
 8003b7c:	6033      	str	r3, [r6, #0]
 8003b7e:	6823      	ldr	r3, [r4, #0]
 8003b80:	0699      	lsls	r1, r3, #26
 8003b82:	bf42      	ittt	mi
 8003b84:	6833      	ldrmi	r3, [r6, #0]
 8003b86:	3302      	addmi	r3, #2
 8003b88:	6033      	strmi	r3, [r6, #0]
 8003b8a:	6825      	ldr	r5, [r4, #0]
 8003b8c:	f015 0506 	ands.w	r5, r5, #6
 8003b90:	d106      	bne.n	8003ba0 <_printf_common+0x48>
 8003b92:	f104 0a19 	add.w	sl, r4, #25
 8003b96:	68e3      	ldr	r3, [r4, #12]
 8003b98:	6832      	ldr	r2, [r6, #0]
 8003b9a:	1a9b      	subs	r3, r3, r2
 8003b9c:	42ab      	cmp	r3, r5
 8003b9e:	dc26      	bgt.n	8003bee <_printf_common+0x96>
 8003ba0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8003ba4:	6822      	ldr	r2, [r4, #0]
 8003ba6:	3b00      	subs	r3, #0
 8003ba8:	bf18      	it	ne
 8003baa:	2301      	movne	r3, #1
 8003bac:	0692      	lsls	r2, r2, #26
 8003bae:	d42b      	bmi.n	8003c08 <_printf_common+0xb0>
 8003bb0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8003bb4:	4641      	mov	r1, r8
 8003bb6:	4638      	mov	r0, r7
 8003bb8:	47c8      	blx	r9
 8003bba:	3001      	adds	r0, #1
 8003bbc:	d01e      	beq.n	8003bfc <_printf_common+0xa4>
 8003bbe:	6823      	ldr	r3, [r4, #0]
 8003bc0:	6922      	ldr	r2, [r4, #16]
 8003bc2:	f003 0306 	and.w	r3, r3, #6
 8003bc6:	2b04      	cmp	r3, #4
 8003bc8:	bf02      	ittt	eq
 8003bca:	68e5      	ldreq	r5, [r4, #12]
 8003bcc:	6833      	ldreq	r3, [r6, #0]
 8003bce:	1aed      	subeq	r5, r5, r3
 8003bd0:	68a3      	ldr	r3, [r4, #8]
 8003bd2:	bf0c      	ite	eq
 8003bd4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003bd8:	2500      	movne	r5, #0
 8003bda:	4293      	cmp	r3, r2
 8003bdc:	bfc4      	itt	gt
 8003bde:	1a9b      	subgt	r3, r3, r2
 8003be0:	18ed      	addgt	r5, r5, r3
 8003be2:	2600      	movs	r6, #0
 8003be4:	341a      	adds	r4, #26
 8003be6:	42b5      	cmp	r5, r6
 8003be8:	d11a      	bne.n	8003c20 <_printf_common+0xc8>
 8003bea:	2000      	movs	r0, #0
 8003bec:	e008      	b.n	8003c00 <_printf_common+0xa8>
 8003bee:	2301      	movs	r3, #1
 8003bf0:	4652      	mov	r2, sl
 8003bf2:	4641      	mov	r1, r8
 8003bf4:	4638      	mov	r0, r7
 8003bf6:	47c8      	blx	r9
 8003bf8:	3001      	adds	r0, #1
 8003bfa:	d103      	bne.n	8003c04 <_printf_common+0xac>
 8003bfc:	f04f 30ff 	mov.w	r0, #4294967295
 8003c00:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003c04:	3501      	adds	r5, #1
 8003c06:	e7c6      	b.n	8003b96 <_printf_common+0x3e>
 8003c08:	18e1      	adds	r1, r4, r3
 8003c0a:	1c5a      	adds	r2, r3, #1
 8003c0c:	2030      	movs	r0, #48	@ 0x30
 8003c0e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8003c12:	4422      	add	r2, r4
 8003c14:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8003c18:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8003c1c:	3302      	adds	r3, #2
 8003c1e:	e7c7      	b.n	8003bb0 <_printf_common+0x58>
 8003c20:	2301      	movs	r3, #1
 8003c22:	4622      	mov	r2, r4
 8003c24:	4641      	mov	r1, r8
 8003c26:	4638      	mov	r0, r7
 8003c28:	47c8      	blx	r9
 8003c2a:	3001      	adds	r0, #1
 8003c2c:	d0e6      	beq.n	8003bfc <_printf_common+0xa4>
 8003c2e:	3601      	adds	r6, #1
 8003c30:	e7d9      	b.n	8003be6 <_printf_common+0x8e>
	...

08003c34 <_printf_i>:
 8003c34:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003c38:	7e0f      	ldrb	r7, [r1, #24]
 8003c3a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8003c3c:	2f78      	cmp	r7, #120	@ 0x78
 8003c3e:	4691      	mov	r9, r2
 8003c40:	4680      	mov	r8, r0
 8003c42:	460c      	mov	r4, r1
 8003c44:	469a      	mov	sl, r3
 8003c46:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8003c4a:	d807      	bhi.n	8003c5c <_printf_i+0x28>
 8003c4c:	2f62      	cmp	r7, #98	@ 0x62
 8003c4e:	d80a      	bhi.n	8003c66 <_printf_i+0x32>
 8003c50:	2f00      	cmp	r7, #0
 8003c52:	f000 80d2 	beq.w	8003dfa <_printf_i+0x1c6>
 8003c56:	2f58      	cmp	r7, #88	@ 0x58
 8003c58:	f000 80b9 	beq.w	8003dce <_printf_i+0x19a>
 8003c5c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003c60:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8003c64:	e03a      	b.n	8003cdc <_printf_i+0xa8>
 8003c66:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8003c6a:	2b15      	cmp	r3, #21
 8003c6c:	d8f6      	bhi.n	8003c5c <_printf_i+0x28>
 8003c6e:	a101      	add	r1, pc, #4	@ (adr r1, 8003c74 <_printf_i+0x40>)
 8003c70:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8003c74:	08003ccd 	.word	0x08003ccd
 8003c78:	08003ce1 	.word	0x08003ce1
 8003c7c:	08003c5d 	.word	0x08003c5d
 8003c80:	08003c5d 	.word	0x08003c5d
 8003c84:	08003c5d 	.word	0x08003c5d
 8003c88:	08003c5d 	.word	0x08003c5d
 8003c8c:	08003ce1 	.word	0x08003ce1
 8003c90:	08003c5d 	.word	0x08003c5d
 8003c94:	08003c5d 	.word	0x08003c5d
 8003c98:	08003c5d 	.word	0x08003c5d
 8003c9c:	08003c5d 	.word	0x08003c5d
 8003ca0:	08003de1 	.word	0x08003de1
 8003ca4:	08003d0b 	.word	0x08003d0b
 8003ca8:	08003d9b 	.word	0x08003d9b
 8003cac:	08003c5d 	.word	0x08003c5d
 8003cb0:	08003c5d 	.word	0x08003c5d
 8003cb4:	08003e03 	.word	0x08003e03
 8003cb8:	08003c5d 	.word	0x08003c5d
 8003cbc:	08003d0b 	.word	0x08003d0b
 8003cc0:	08003c5d 	.word	0x08003c5d
 8003cc4:	08003c5d 	.word	0x08003c5d
 8003cc8:	08003da3 	.word	0x08003da3
 8003ccc:	6833      	ldr	r3, [r6, #0]
 8003cce:	1d1a      	adds	r2, r3, #4
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	6032      	str	r2, [r6, #0]
 8003cd4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003cd8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8003cdc:	2301      	movs	r3, #1
 8003cde:	e09d      	b.n	8003e1c <_printf_i+0x1e8>
 8003ce0:	6833      	ldr	r3, [r6, #0]
 8003ce2:	6820      	ldr	r0, [r4, #0]
 8003ce4:	1d19      	adds	r1, r3, #4
 8003ce6:	6031      	str	r1, [r6, #0]
 8003ce8:	0606      	lsls	r6, r0, #24
 8003cea:	d501      	bpl.n	8003cf0 <_printf_i+0xbc>
 8003cec:	681d      	ldr	r5, [r3, #0]
 8003cee:	e003      	b.n	8003cf8 <_printf_i+0xc4>
 8003cf0:	0645      	lsls	r5, r0, #25
 8003cf2:	d5fb      	bpl.n	8003cec <_printf_i+0xb8>
 8003cf4:	f9b3 5000 	ldrsh.w	r5, [r3]
 8003cf8:	2d00      	cmp	r5, #0
 8003cfa:	da03      	bge.n	8003d04 <_printf_i+0xd0>
 8003cfc:	232d      	movs	r3, #45	@ 0x2d
 8003cfe:	426d      	negs	r5, r5
 8003d00:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003d04:	4859      	ldr	r0, [pc, #356]	@ (8003e6c <_printf_i+0x238>)
 8003d06:	230a      	movs	r3, #10
 8003d08:	e011      	b.n	8003d2e <_printf_i+0xfa>
 8003d0a:	6821      	ldr	r1, [r4, #0]
 8003d0c:	6833      	ldr	r3, [r6, #0]
 8003d0e:	0608      	lsls	r0, r1, #24
 8003d10:	f853 5b04 	ldr.w	r5, [r3], #4
 8003d14:	d402      	bmi.n	8003d1c <_printf_i+0xe8>
 8003d16:	0649      	lsls	r1, r1, #25
 8003d18:	bf48      	it	mi
 8003d1a:	b2ad      	uxthmi	r5, r5
 8003d1c:	2f6f      	cmp	r7, #111	@ 0x6f
 8003d1e:	4853      	ldr	r0, [pc, #332]	@ (8003e6c <_printf_i+0x238>)
 8003d20:	6033      	str	r3, [r6, #0]
 8003d22:	bf14      	ite	ne
 8003d24:	230a      	movne	r3, #10
 8003d26:	2308      	moveq	r3, #8
 8003d28:	2100      	movs	r1, #0
 8003d2a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8003d2e:	6866      	ldr	r6, [r4, #4]
 8003d30:	60a6      	str	r6, [r4, #8]
 8003d32:	2e00      	cmp	r6, #0
 8003d34:	bfa2      	ittt	ge
 8003d36:	6821      	ldrge	r1, [r4, #0]
 8003d38:	f021 0104 	bicge.w	r1, r1, #4
 8003d3c:	6021      	strge	r1, [r4, #0]
 8003d3e:	b90d      	cbnz	r5, 8003d44 <_printf_i+0x110>
 8003d40:	2e00      	cmp	r6, #0
 8003d42:	d04b      	beq.n	8003ddc <_printf_i+0x1a8>
 8003d44:	4616      	mov	r6, r2
 8003d46:	fbb5 f1f3 	udiv	r1, r5, r3
 8003d4a:	fb03 5711 	mls	r7, r3, r1, r5
 8003d4e:	5dc7      	ldrb	r7, [r0, r7]
 8003d50:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8003d54:	462f      	mov	r7, r5
 8003d56:	42bb      	cmp	r3, r7
 8003d58:	460d      	mov	r5, r1
 8003d5a:	d9f4      	bls.n	8003d46 <_printf_i+0x112>
 8003d5c:	2b08      	cmp	r3, #8
 8003d5e:	d10b      	bne.n	8003d78 <_printf_i+0x144>
 8003d60:	6823      	ldr	r3, [r4, #0]
 8003d62:	07df      	lsls	r7, r3, #31
 8003d64:	d508      	bpl.n	8003d78 <_printf_i+0x144>
 8003d66:	6923      	ldr	r3, [r4, #16]
 8003d68:	6861      	ldr	r1, [r4, #4]
 8003d6a:	4299      	cmp	r1, r3
 8003d6c:	bfde      	ittt	le
 8003d6e:	2330      	movle	r3, #48	@ 0x30
 8003d70:	f806 3c01 	strble.w	r3, [r6, #-1]
 8003d74:	f106 36ff 	addle.w	r6, r6, #4294967295
 8003d78:	1b92      	subs	r2, r2, r6
 8003d7a:	6122      	str	r2, [r4, #16]
 8003d7c:	f8cd a000 	str.w	sl, [sp]
 8003d80:	464b      	mov	r3, r9
 8003d82:	aa03      	add	r2, sp, #12
 8003d84:	4621      	mov	r1, r4
 8003d86:	4640      	mov	r0, r8
 8003d88:	f7ff fee6 	bl	8003b58 <_printf_common>
 8003d8c:	3001      	adds	r0, #1
 8003d8e:	d14a      	bne.n	8003e26 <_printf_i+0x1f2>
 8003d90:	f04f 30ff 	mov.w	r0, #4294967295
 8003d94:	b004      	add	sp, #16
 8003d96:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003d9a:	6823      	ldr	r3, [r4, #0]
 8003d9c:	f043 0320 	orr.w	r3, r3, #32
 8003da0:	6023      	str	r3, [r4, #0]
 8003da2:	4833      	ldr	r0, [pc, #204]	@ (8003e70 <_printf_i+0x23c>)
 8003da4:	2778      	movs	r7, #120	@ 0x78
 8003da6:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8003daa:	6823      	ldr	r3, [r4, #0]
 8003dac:	6831      	ldr	r1, [r6, #0]
 8003dae:	061f      	lsls	r7, r3, #24
 8003db0:	f851 5b04 	ldr.w	r5, [r1], #4
 8003db4:	d402      	bmi.n	8003dbc <_printf_i+0x188>
 8003db6:	065f      	lsls	r7, r3, #25
 8003db8:	bf48      	it	mi
 8003dba:	b2ad      	uxthmi	r5, r5
 8003dbc:	6031      	str	r1, [r6, #0]
 8003dbe:	07d9      	lsls	r1, r3, #31
 8003dc0:	bf44      	itt	mi
 8003dc2:	f043 0320 	orrmi.w	r3, r3, #32
 8003dc6:	6023      	strmi	r3, [r4, #0]
 8003dc8:	b11d      	cbz	r5, 8003dd2 <_printf_i+0x19e>
 8003dca:	2310      	movs	r3, #16
 8003dcc:	e7ac      	b.n	8003d28 <_printf_i+0xf4>
 8003dce:	4827      	ldr	r0, [pc, #156]	@ (8003e6c <_printf_i+0x238>)
 8003dd0:	e7e9      	b.n	8003da6 <_printf_i+0x172>
 8003dd2:	6823      	ldr	r3, [r4, #0]
 8003dd4:	f023 0320 	bic.w	r3, r3, #32
 8003dd8:	6023      	str	r3, [r4, #0]
 8003dda:	e7f6      	b.n	8003dca <_printf_i+0x196>
 8003ddc:	4616      	mov	r6, r2
 8003dde:	e7bd      	b.n	8003d5c <_printf_i+0x128>
 8003de0:	6833      	ldr	r3, [r6, #0]
 8003de2:	6825      	ldr	r5, [r4, #0]
 8003de4:	6961      	ldr	r1, [r4, #20]
 8003de6:	1d18      	adds	r0, r3, #4
 8003de8:	6030      	str	r0, [r6, #0]
 8003dea:	062e      	lsls	r6, r5, #24
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	d501      	bpl.n	8003df4 <_printf_i+0x1c0>
 8003df0:	6019      	str	r1, [r3, #0]
 8003df2:	e002      	b.n	8003dfa <_printf_i+0x1c6>
 8003df4:	0668      	lsls	r0, r5, #25
 8003df6:	d5fb      	bpl.n	8003df0 <_printf_i+0x1bc>
 8003df8:	8019      	strh	r1, [r3, #0]
 8003dfa:	2300      	movs	r3, #0
 8003dfc:	6123      	str	r3, [r4, #16]
 8003dfe:	4616      	mov	r6, r2
 8003e00:	e7bc      	b.n	8003d7c <_printf_i+0x148>
 8003e02:	6833      	ldr	r3, [r6, #0]
 8003e04:	1d1a      	adds	r2, r3, #4
 8003e06:	6032      	str	r2, [r6, #0]
 8003e08:	681e      	ldr	r6, [r3, #0]
 8003e0a:	6862      	ldr	r2, [r4, #4]
 8003e0c:	2100      	movs	r1, #0
 8003e0e:	4630      	mov	r0, r6
 8003e10:	f7fc f9e6 	bl	80001e0 <memchr>
 8003e14:	b108      	cbz	r0, 8003e1a <_printf_i+0x1e6>
 8003e16:	1b80      	subs	r0, r0, r6
 8003e18:	6060      	str	r0, [r4, #4]
 8003e1a:	6863      	ldr	r3, [r4, #4]
 8003e1c:	6123      	str	r3, [r4, #16]
 8003e1e:	2300      	movs	r3, #0
 8003e20:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003e24:	e7aa      	b.n	8003d7c <_printf_i+0x148>
 8003e26:	6923      	ldr	r3, [r4, #16]
 8003e28:	4632      	mov	r2, r6
 8003e2a:	4649      	mov	r1, r9
 8003e2c:	4640      	mov	r0, r8
 8003e2e:	47d0      	blx	sl
 8003e30:	3001      	adds	r0, #1
 8003e32:	d0ad      	beq.n	8003d90 <_printf_i+0x15c>
 8003e34:	6823      	ldr	r3, [r4, #0]
 8003e36:	079b      	lsls	r3, r3, #30
 8003e38:	d413      	bmi.n	8003e62 <_printf_i+0x22e>
 8003e3a:	68e0      	ldr	r0, [r4, #12]
 8003e3c:	9b03      	ldr	r3, [sp, #12]
 8003e3e:	4298      	cmp	r0, r3
 8003e40:	bfb8      	it	lt
 8003e42:	4618      	movlt	r0, r3
 8003e44:	e7a6      	b.n	8003d94 <_printf_i+0x160>
 8003e46:	2301      	movs	r3, #1
 8003e48:	4632      	mov	r2, r6
 8003e4a:	4649      	mov	r1, r9
 8003e4c:	4640      	mov	r0, r8
 8003e4e:	47d0      	blx	sl
 8003e50:	3001      	adds	r0, #1
 8003e52:	d09d      	beq.n	8003d90 <_printf_i+0x15c>
 8003e54:	3501      	adds	r5, #1
 8003e56:	68e3      	ldr	r3, [r4, #12]
 8003e58:	9903      	ldr	r1, [sp, #12]
 8003e5a:	1a5b      	subs	r3, r3, r1
 8003e5c:	42ab      	cmp	r3, r5
 8003e5e:	dcf2      	bgt.n	8003e46 <_printf_i+0x212>
 8003e60:	e7eb      	b.n	8003e3a <_printf_i+0x206>
 8003e62:	2500      	movs	r5, #0
 8003e64:	f104 0619 	add.w	r6, r4, #25
 8003e68:	e7f5      	b.n	8003e56 <_printf_i+0x222>
 8003e6a:	bf00      	nop
 8003e6c:	08004189 	.word	0x08004189
 8003e70:	0800419a 	.word	0x0800419a

08003e74 <__sflush_r>:
 8003e74:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8003e78:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003e7c:	0716      	lsls	r6, r2, #28
 8003e7e:	4605      	mov	r5, r0
 8003e80:	460c      	mov	r4, r1
 8003e82:	d454      	bmi.n	8003f2e <__sflush_r+0xba>
 8003e84:	684b      	ldr	r3, [r1, #4]
 8003e86:	2b00      	cmp	r3, #0
 8003e88:	dc02      	bgt.n	8003e90 <__sflush_r+0x1c>
 8003e8a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8003e8c:	2b00      	cmp	r3, #0
 8003e8e:	dd48      	ble.n	8003f22 <__sflush_r+0xae>
 8003e90:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8003e92:	2e00      	cmp	r6, #0
 8003e94:	d045      	beq.n	8003f22 <__sflush_r+0xae>
 8003e96:	2300      	movs	r3, #0
 8003e98:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8003e9c:	682f      	ldr	r7, [r5, #0]
 8003e9e:	6a21      	ldr	r1, [r4, #32]
 8003ea0:	602b      	str	r3, [r5, #0]
 8003ea2:	d030      	beq.n	8003f06 <__sflush_r+0x92>
 8003ea4:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8003ea6:	89a3      	ldrh	r3, [r4, #12]
 8003ea8:	0759      	lsls	r1, r3, #29
 8003eaa:	d505      	bpl.n	8003eb8 <__sflush_r+0x44>
 8003eac:	6863      	ldr	r3, [r4, #4]
 8003eae:	1ad2      	subs	r2, r2, r3
 8003eb0:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8003eb2:	b10b      	cbz	r3, 8003eb8 <__sflush_r+0x44>
 8003eb4:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8003eb6:	1ad2      	subs	r2, r2, r3
 8003eb8:	2300      	movs	r3, #0
 8003eba:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8003ebc:	6a21      	ldr	r1, [r4, #32]
 8003ebe:	4628      	mov	r0, r5
 8003ec0:	47b0      	blx	r6
 8003ec2:	1c43      	adds	r3, r0, #1
 8003ec4:	89a3      	ldrh	r3, [r4, #12]
 8003ec6:	d106      	bne.n	8003ed6 <__sflush_r+0x62>
 8003ec8:	6829      	ldr	r1, [r5, #0]
 8003eca:	291d      	cmp	r1, #29
 8003ecc:	d82b      	bhi.n	8003f26 <__sflush_r+0xb2>
 8003ece:	4a2a      	ldr	r2, [pc, #168]	@ (8003f78 <__sflush_r+0x104>)
 8003ed0:	410a      	asrs	r2, r1
 8003ed2:	07d6      	lsls	r6, r2, #31
 8003ed4:	d427      	bmi.n	8003f26 <__sflush_r+0xb2>
 8003ed6:	2200      	movs	r2, #0
 8003ed8:	6062      	str	r2, [r4, #4]
 8003eda:	04d9      	lsls	r1, r3, #19
 8003edc:	6922      	ldr	r2, [r4, #16]
 8003ede:	6022      	str	r2, [r4, #0]
 8003ee0:	d504      	bpl.n	8003eec <__sflush_r+0x78>
 8003ee2:	1c42      	adds	r2, r0, #1
 8003ee4:	d101      	bne.n	8003eea <__sflush_r+0x76>
 8003ee6:	682b      	ldr	r3, [r5, #0]
 8003ee8:	b903      	cbnz	r3, 8003eec <__sflush_r+0x78>
 8003eea:	6560      	str	r0, [r4, #84]	@ 0x54
 8003eec:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8003eee:	602f      	str	r7, [r5, #0]
 8003ef0:	b1b9      	cbz	r1, 8003f22 <__sflush_r+0xae>
 8003ef2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8003ef6:	4299      	cmp	r1, r3
 8003ef8:	d002      	beq.n	8003f00 <__sflush_r+0x8c>
 8003efa:	4628      	mov	r0, r5
 8003efc:	f7ff fbf2 	bl	80036e4 <_free_r>
 8003f00:	2300      	movs	r3, #0
 8003f02:	6363      	str	r3, [r4, #52]	@ 0x34
 8003f04:	e00d      	b.n	8003f22 <__sflush_r+0xae>
 8003f06:	2301      	movs	r3, #1
 8003f08:	4628      	mov	r0, r5
 8003f0a:	47b0      	blx	r6
 8003f0c:	4602      	mov	r2, r0
 8003f0e:	1c50      	adds	r0, r2, #1
 8003f10:	d1c9      	bne.n	8003ea6 <__sflush_r+0x32>
 8003f12:	682b      	ldr	r3, [r5, #0]
 8003f14:	2b00      	cmp	r3, #0
 8003f16:	d0c6      	beq.n	8003ea6 <__sflush_r+0x32>
 8003f18:	2b1d      	cmp	r3, #29
 8003f1a:	d001      	beq.n	8003f20 <__sflush_r+0xac>
 8003f1c:	2b16      	cmp	r3, #22
 8003f1e:	d11e      	bne.n	8003f5e <__sflush_r+0xea>
 8003f20:	602f      	str	r7, [r5, #0]
 8003f22:	2000      	movs	r0, #0
 8003f24:	e022      	b.n	8003f6c <__sflush_r+0xf8>
 8003f26:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003f2a:	b21b      	sxth	r3, r3
 8003f2c:	e01b      	b.n	8003f66 <__sflush_r+0xf2>
 8003f2e:	690f      	ldr	r7, [r1, #16]
 8003f30:	2f00      	cmp	r7, #0
 8003f32:	d0f6      	beq.n	8003f22 <__sflush_r+0xae>
 8003f34:	0793      	lsls	r3, r2, #30
 8003f36:	680e      	ldr	r6, [r1, #0]
 8003f38:	bf08      	it	eq
 8003f3a:	694b      	ldreq	r3, [r1, #20]
 8003f3c:	600f      	str	r7, [r1, #0]
 8003f3e:	bf18      	it	ne
 8003f40:	2300      	movne	r3, #0
 8003f42:	eba6 0807 	sub.w	r8, r6, r7
 8003f46:	608b      	str	r3, [r1, #8]
 8003f48:	f1b8 0f00 	cmp.w	r8, #0
 8003f4c:	dde9      	ble.n	8003f22 <__sflush_r+0xae>
 8003f4e:	6a21      	ldr	r1, [r4, #32]
 8003f50:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8003f52:	4643      	mov	r3, r8
 8003f54:	463a      	mov	r2, r7
 8003f56:	4628      	mov	r0, r5
 8003f58:	47b0      	blx	r6
 8003f5a:	2800      	cmp	r0, #0
 8003f5c:	dc08      	bgt.n	8003f70 <__sflush_r+0xfc>
 8003f5e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003f62:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003f66:	81a3      	strh	r3, [r4, #12]
 8003f68:	f04f 30ff 	mov.w	r0, #4294967295
 8003f6c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003f70:	4407      	add	r7, r0
 8003f72:	eba8 0800 	sub.w	r8, r8, r0
 8003f76:	e7e7      	b.n	8003f48 <__sflush_r+0xd4>
 8003f78:	dfbffffe 	.word	0xdfbffffe

08003f7c <_fflush_r>:
 8003f7c:	b538      	push	{r3, r4, r5, lr}
 8003f7e:	690b      	ldr	r3, [r1, #16]
 8003f80:	4605      	mov	r5, r0
 8003f82:	460c      	mov	r4, r1
 8003f84:	b913      	cbnz	r3, 8003f8c <_fflush_r+0x10>
 8003f86:	2500      	movs	r5, #0
 8003f88:	4628      	mov	r0, r5
 8003f8a:	bd38      	pop	{r3, r4, r5, pc}
 8003f8c:	b118      	cbz	r0, 8003f96 <_fflush_r+0x1a>
 8003f8e:	6a03      	ldr	r3, [r0, #32]
 8003f90:	b90b      	cbnz	r3, 8003f96 <_fflush_r+0x1a>
 8003f92:	f7ff f99f 	bl	80032d4 <__sinit>
 8003f96:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003f9a:	2b00      	cmp	r3, #0
 8003f9c:	d0f3      	beq.n	8003f86 <_fflush_r+0xa>
 8003f9e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8003fa0:	07d0      	lsls	r0, r2, #31
 8003fa2:	d404      	bmi.n	8003fae <_fflush_r+0x32>
 8003fa4:	0599      	lsls	r1, r3, #22
 8003fa6:	d402      	bmi.n	8003fae <_fflush_r+0x32>
 8003fa8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003faa:	f7ff fb8a 	bl	80036c2 <__retarget_lock_acquire_recursive>
 8003fae:	4628      	mov	r0, r5
 8003fb0:	4621      	mov	r1, r4
 8003fb2:	f7ff ff5f 	bl	8003e74 <__sflush_r>
 8003fb6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8003fb8:	07da      	lsls	r2, r3, #31
 8003fba:	4605      	mov	r5, r0
 8003fbc:	d4e4      	bmi.n	8003f88 <_fflush_r+0xc>
 8003fbe:	89a3      	ldrh	r3, [r4, #12]
 8003fc0:	059b      	lsls	r3, r3, #22
 8003fc2:	d4e1      	bmi.n	8003f88 <_fflush_r+0xc>
 8003fc4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003fc6:	f7ff fb7d 	bl	80036c4 <__retarget_lock_release_recursive>
 8003fca:	e7dd      	b.n	8003f88 <_fflush_r+0xc>

08003fcc <__swhatbuf_r>:
 8003fcc:	b570      	push	{r4, r5, r6, lr}
 8003fce:	460c      	mov	r4, r1
 8003fd0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003fd4:	2900      	cmp	r1, #0
 8003fd6:	b096      	sub	sp, #88	@ 0x58
 8003fd8:	4615      	mov	r5, r2
 8003fda:	461e      	mov	r6, r3
 8003fdc:	da0d      	bge.n	8003ffa <__swhatbuf_r+0x2e>
 8003fde:	89a3      	ldrh	r3, [r4, #12]
 8003fe0:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8003fe4:	f04f 0100 	mov.w	r1, #0
 8003fe8:	bf14      	ite	ne
 8003fea:	2340      	movne	r3, #64	@ 0x40
 8003fec:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8003ff0:	2000      	movs	r0, #0
 8003ff2:	6031      	str	r1, [r6, #0]
 8003ff4:	602b      	str	r3, [r5, #0]
 8003ff6:	b016      	add	sp, #88	@ 0x58
 8003ff8:	bd70      	pop	{r4, r5, r6, pc}
 8003ffa:	466a      	mov	r2, sp
 8003ffc:	f000 f848 	bl	8004090 <_fstat_r>
 8004000:	2800      	cmp	r0, #0
 8004002:	dbec      	blt.n	8003fde <__swhatbuf_r+0x12>
 8004004:	9901      	ldr	r1, [sp, #4]
 8004006:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800400a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800400e:	4259      	negs	r1, r3
 8004010:	4159      	adcs	r1, r3
 8004012:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004016:	e7eb      	b.n	8003ff0 <__swhatbuf_r+0x24>

08004018 <__smakebuf_r>:
 8004018:	898b      	ldrh	r3, [r1, #12]
 800401a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800401c:	079d      	lsls	r5, r3, #30
 800401e:	4606      	mov	r6, r0
 8004020:	460c      	mov	r4, r1
 8004022:	d507      	bpl.n	8004034 <__smakebuf_r+0x1c>
 8004024:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8004028:	6023      	str	r3, [r4, #0]
 800402a:	6123      	str	r3, [r4, #16]
 800402c:	2301      	movs	r3, #1
 800402e:	6163      	str	r3, [r4, #20]
 8004030:	b003      	add	sp, #12
 8004032:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004034:	ab01      	add	r3, sp, #4
 8004036:	466a      	mov	r2, sp
 8004038:	f7ff ffc8 	bl	8003fcc <__swhatbuf_r>
 800403c:	9f00      	ldr	r7, [sp, #0]
 800403e:	4605      	mov	r5, r0
 8004040:	4639      	mov	r1, r7
 8004042:	4630      	mov	r0, r6
 8004044:	f7ff fbba 	bl	80037bc <_malloc_r>
 8004048:	b948      	cbnz	r0, 800405e <__smakebuf_r+0x46>
 800404a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800404e:	059a      	lsls	r2, r3, #22
 8004050:	d4ee      	bmi.n	8004030 <__smakebuf_r+0x18>
 8004052:	f023 0303 	bic.w	r3, r3, #3
 8004056:	f043 0302 	orr.w	r3, r3, #2
 800405a:	81a3      	strh	r3, [r4, #12]
 800405c:	e7e2      	b.n	8004024 <__smakebuf_r+0xc>
 800405e:	89a3      	ldrh	r3, [r4, #12]
 8004060:	6020      	str	r0, [r4, #0]
 8004062:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004066:	81a3      	strh	r3, [r4, #12]
 8004068:	9b01      	ldr	r3, [sp, #4]
 800406a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800406e:	b15b      	cbz	r3, 8004088 <__smakebuf_r+0x70>
 8004070:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004074:	4630      	mov	r0, r6
 8004076:	f000 f81d 	bl	80040b4 <_isatty_r>
 800407a:	b128      	cbz	r0, 8004088 <__smakebuf_r+0x70>
 800407c:	89a3      	ldrh	r3, [r4, #12]
 800407e:	f023 0303 	bic.w	r3, r3, #3
 8004082:	f043 0301 	orr.w	r3, r3, #1
 8004086:	81a3      	strh	r3, [r4, #12]
 8004088:	89a3      	ldrh	r3, [r4, #12]
 800408a:	431d      	orrs	r5, r3
 800408c:	81a5      	strh	r5, [r4, #12]
 800408e:	e7cf      	b.n	8004030 <__smakebuf_r+0x18>

08004090 <_fstat_r>:
 8004090:	b538      	push	{r3, r4, r5, lr}
 8004092:	4d07      	ldr	r5, [pc, #28]	@ (80040b0 <_fstat_r+0x20>)
 8004094:	2300      	movs	r3, #0
 8004096:	4604      	mov	r4, r0
 8004098:	4608      	mov	r0, r1
 800409a:	4611      	mov	r1, r2
 800409c:	602b      	str	r3, [r5, #0]
 800409e:	f7fc fe04 	bl	8000caa <_fstat>
 80040a2:	1c43      	adds	r3, r0, #1
 80040a4:	d102      	bne.n	80040ac <_fstat_r+0x1c>
 80040a6:	682b      	ldr	r3, [r5, #0]
 80040a8:	b103      	cbz	r3, 80040ac <_fstat_r+0x1c>
 80040aa:	6023      	str	r3, [r4, #0]
 80040ac:	bd38      	pop	{r3, r4, r5, pc}
 80040ae:	bf00      	nop
 80040b0:	200002e0 	.word	0x200002e0

080040b4 <_isatty_r>:
 80040b4:	b538      	push	{r3, r4, r5, lr}
 80040b6:	4d06      	ldr	r5, [pc, #24]	@ (80040d0 <_isatty_r+0x1c>)
 80040b8:	2300      	movs	r3, #0
 80040ba:	4604      	mov	r4, r0
 80040bc:	4608      	mov	r0, r1
 80040be:	602b      	str	r3, [r5, #0]
 80040c0:	f7fc fe03 	bl	8000cca <_isatty>
 80040c4:	1c43      	adds	r3, r0, #1
 80040c6:	d102      	bne.n	80040ce <_isatty_r+0x1a>
 80040c8:	682b      	ldr	r3, [r5, #0]
 80040ca:	b103      	cbz	r3, 80040ce <_isatty_r+0x1a>
 80040cc:	6023      	str	r3, [r4, #0]
 80040ce:	bd38      	pop	{r3, r4, r5, pc}
 80040d0:	200002e0 	.word	0x200002e0

080040d4 <_sbrk_r>:
 80040d4:	b538      	push	{r3, r4, r5, lr}
 80040d6:	4d06      	ldr	r5, [pc, #24]	@ (80040f0 <_sbrk_r+0x1c>)
 80040d8:	2300      	movs	r3, #0
 80040da:	4604      	mov	r4, r0
 80040dc:	4608      	mov	r0, r1
 80040de:	602b      	str	r3, [r5, #0]
 80040e0:	f7fc fe0c 	bl	8000cfc <_sbrk>
 80040e4:	1c43      	adds	r3, r0, #1
 80040e6:	d102      	bne.n	80040ee <_sbrk_r+0x1a>
 80040e8:	682b      	ldr	r3, [r5, #0]
 80040ea:	b103      	cbz	r3, 80040ee <_sbrk_r+0x1a>
 80040ec:	6023      	str	r3, [r4, #0]
 80040ee:	bd38      	pop	{r3, r4, r5, pc}
 80040f0:	200002e0 	.word	0x200002e0

080040f4 <_init>:
 80040f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80040f6:	bf00      	nop
 80040f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80040fa:	bc08      	pop	{r3}
 80040fc:	469e      	mov	lr, r3
 80040fe:	4770      	bx	lr

08004100 <_fini>:
 8004100:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004102:	bf00      	nop
 8004104:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004106:	bc08      	pop	{r3}
 8004108:	469e      	mov	lr, r3
 800410a:	4770      	bx	lr
