// ==============================================================
// Generated by Vitis HLS v2023.1.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="fiat_25519_carry_square_fiat_25519_carry_square,hls_ip_2023_1_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xczu9eg-ffvb1156-2-e,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=7.300000,HLS_SYN_LAT=88,HLS_SYN_TPT=none,HLS_SYN_MEM=4,HLS_SYN_DSP=0,HLS_SYN_FF=4821,HLS_SYN_LUT=7832,HLS_VERSION=2023_1_1}" *)

module fiat_25519_carry_square (
        ap_clk,
        ap_rst_n,
        m_axi_mem_AWVALID,
        m_axi_mem_AWREADY,
        m_axi_mem_AWADDR,
        m_axi_mem_AWID,
        m_axi_mem_AWLEN,
        m_axi_mem_AWSIZE,
        m_axi_mem_AWBURST,
        m_axi_mem_AWLOCK,
        m_axi_mem_AWCACHE,
        m_axi_mem_AWPROT,
        m_axi_mem_AWQOS,
        m_axi_mem_AWREGION,
        m_axi_mem_AWUSER,
        m_axi_mem_WVALID,
        m_axi_mem_WREADY,
        m_axi_mem_WDATA,
        m_axi_mem_WSTRB,
        m_axi_mem_WLAST,
        m_axi_mem_WID,
        m_axi_mem_WUSER,
        m_axi_mem_ARVALID,
        m_axi_mem_ARREADY,
        m_axi_mem_ARADDR,
        m_axi_mem_ARID,
        m_axi_mem_ARLEN,
        m_axi_mem_ARSIZE,
        m_axi_mem_ARBURST,
        m_axi_mem_ARLOCK,
        m_axi_mem_ARCACHE,
        m_axi_mem_ARPROT,
        m_axi_mem_ARQOS,
        m_axi_mem_ARREGION,
        m_axi_mem_ARUSER,
        m_axi_mem_RVALID,
        m_axi_mem_RREADY,
        m_axi_mem_RDATA,
        m_axi_mem_RLAST,
        m_axi_mem_RID,
        m_axi_mem_RUSER,
        m_axi_mem_RRESP,
        m_axi_mem_BVALID,
        m_axi_mem_BREADY,
        m_axi_mem_BRESP,
        m_axi_mem_BID,
        m_axi_mem_BUSER,
        s_axi_control_AWVALID,
        s_axi_control_AWREADY,
        s_axi_control_AWADDR,
        s_axi_control_WVALID,
        s_axi_control_WREADY,
        s_axi_control_WDATA,
        s_axi_control_WSTRB,
        s_axi_control_ARVALID,
        s_axi_control_ARREADY,
        s_axi_control_ARADDR,
        s_axi_control_RVALID,
        s_axi_control_RREADY,
        s_axi_control_RDATA,
        s_axi_control_RRESP,
        s_axi_control_BVALID,
        s_axi_control_BREADY,
        s_axi_control_BRESP,
        interrupt
);

parameter    ap_ST_fsm_state1 = 36'd1;
parameter    ap_ST_fsm_state2 = 36'd2;
parameter    ap_ST_fsm_state3 = 36'd4;
parameter    ap_ST_fsm_state4 = 36'd8;
parameter    ap_ST_fsm_state5 = 36'd16;
parameter    ap_ST_fsm_state6 = 36'd32;
parameter    ap_ST_fsm_state7 = 36'd64;
parameter    ap_ST_fsm_state8 = 36'd128;
parameter    ap_ST_fsm_state9 = 36'd256;
parameter    ap_ST_fsm_state10 = 36'd512;
parameter    ap_ST_fsm_state11 = 36'd1024;
parameter    ap_ST_fsm_state12 = 36'd2048;
parameter    ap_ST_fsm_state13 = 36'd4096;
parameter    ap_ST_fsm_state14 = 36'd8192;
parameter    ap_ST_fsm_state15 = 36'd16384;
parameter    ap_ST_fsm_state16 = 36'd32768;
parameter    ap_ST_fsm_state17 = 36'd65536;
parameter    ap_ST_fsm_state18 = 36'd131072;
parameter    ap_ST_fsm_state19 = 36'd262144;
parameter    ap_ST_fsm_state20 = 36'd524288;
parameter    ap_ST_fsm_state21 = 36'd1048576;
parameter    ap_ST_fsm_state22 = 36'd2097152;
parameter    ap_ST_fsm_state23 = 36'd4194304;
parameter    ap_ST_fsm_state24 = 36'd8388608;
parameter    ap_ST_fsm_state25 = 36'd16777216;
parameter    ap_ST_fsm_state26 = 36'd33554432;
parameter    ap_ST_fsm_state27 = 36'd67108864;
parameter    ap_ST_fsm_state28 = 36'd134217728;
parameter    ap_ST_fsm_state29 = 36'd268435456;
parameter    ap_ST_fsm_state30 = 36'd536870912;
parameter    ap_ST_fsm_state31 = 36'd1073741824;
parameter    ap_ST_fsm_state32 = 36'd2147483648;
parameter    ap_ST_fsm_state33 = 36'd4294967296;
parameter    ap_ST_fsm_state34 = 36'd8589934592;
parameter    ap_ST_fsm_state35 = 36'd17179869184;
parameter    ap_ST_fsm_state36 = 36'd34359738368;
parameter    C_S_AXI_CONTROL_DATA_WIDTH = 32;
parameter    C_S_AXI_CONTROL_ADDR_WIDTH = 6;
parameter    C_S_AXI_DATA_WIDTH = 32;
parameter    C_M_AXI_MEM_ID_WIDTH = 1;
parameter    C_M_AXI_MEM_ADDR_WIDTH = 64;
parameter    C_M_AXI_MEM_DATA_WIDTH = 32;
parameter    C_M_AXI_MEM_AWUSER_WIDTH = 1;
parameter    C_M_AXI_MEM_ARUSER_WIDTH = 1;
parameter    C_M_AXI_MEM_WUSER_WIDTH = 1;
parameter    C_M_AXI_MEM_RUSER_WIDTH = 1;
parameter    C_M_AXI_MEM_BUSER_WIDTH = 1;
parameter    C_M_AXI_MEM_USER_VALUE = 0;
parameter    C_M_AXI_MEM_PROT_VALUE = 0;
parameter    C_M_AXI_MEM_CACHE_VALUE = 3;
parameter    C_M_AXI_DATA_WIDTH = 32;

parameter C_S_AXI_CONTROL_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_MEM_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_WSTRB_WIDTH = (32 / 8);

input   ap_clk;
input   ap_rst_n;
output   m_axi_mem_AWVALID;
input   m_axi_mem_AWREADY;
output  [C_M_AXI_MEM_ADDR_WIDTH - 1:0] m_axi_mem_AWADDR;
output  [C_M_AXI_MEM_ID_WIDTH - 1:0] m_axi_mem_AWID;
output  [7:0] m_axi_mem_AWLEN;
output  [2:0] m_axi_mem_AWSIZE;
output  [1:0] m_axi_mem_AWBURST;
output  [1:0] m_axi_mem_AWLOCK;
output  [3:0] m_axi_mem_AWCACHE;
output  [2:0] m_axi_mem_AWPROT;
output  [3:0] m_axi_mem_AWQOS;
output  [3:0] m_axi_mem_AWREGION;
output  [C_M_AXI_MEM_AWUSER_WIDTH - 1:0] m_axi_mem_AWUSER;
output   m_axi_mem_WVALID;
input   m_axi_mem_WREADY;
output  [C_M_AXI_MEM_DATA_WIDTH - 1:0] m_axi_mem_WDATA;
output  [C_M_AXI_MEM_WSTRB_WIDTH - 1:0] m_axi_mem_WSTRB;
output   m_axi_mem_WLAST;
output  [C_M_AXI_MEM_ID_WIDTH - 1:0] m_axi_mem_WID;
output  [C_M_AXI_MEM_WUSER_WIDTH - 1:0] m_axi_mem_WUSER;
output   m_axi_mem_ARVALID;
input   m_axi_mem_ARREADY;
output  [C_M_AXI_MEM_ADDR_WIDTH - 1:0] m_axi_mem_ARADDR;
output  [C_M_AXI_MEM_ID_WIDTH - 1:0] m_axi_mem_ARID;
output  [7:0] m_axi_mem_ARLEN;
output  [2:0] m_axi_mem_ARSIZE;
output  [1:0] m_axi_mem_ARBURST;
output  [1:0] m_axi_mem_ARLOCK;
output  [3:0] m_axi_mem_ARCACHE;
output  [2:0] m_axi_mem_ARPROT;
output  [3:0] m_axi_mem_ARQOS;
output  [3:0] m_axi_mem_ARREGION;
output  [C_M_AXI_MEM_ARUSER_WIDTH - 1:0] m_axi_mem_ARUSER;
input   m_axi_mem_RVALID;
output   m_axi_mem_RREADY;
input  [C_M_AXI_MEM_DATA_WIDTH - 1:0] m_axi_mem_RDATA;
input   m_axi_mem_RLAST;
input  [C_M_AXI_MEM_ID_WIDTH - 1:0] m_axi_mem_RID;
input  [C_M_AXI_MEM_RUSER_WIDTH - 1:0] m_axi_mem_RUSER;
input  [1:0] m_axi_mem_RRESP;
input   m_axi_mem_BVALID;
output   m_axi_mem_BREADY;
input  [1:0] m_axi_mem_BRESP;
input  [C_M_AXI_MEM_ID_WIDTH - 1:0] m_axi_mem_BID;
input  [C_M_AXI_MEM_BUSER_WIDTH - 1:0] m_axi_mem_BUSER;
input   s_axi_control_AWVALID;
output   s_axi_control_AWREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_AWADDR;
input   s_axi_control_WVALID;
output   s_axi_control_WREADY;
input  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_WDATA;
input  [C_S_AXI_CONTROL_WSTRB_WIDTH - 1:0] s_axi_control_WSTRB;
input   s_axi_control_ARVALID;
output   s_axi_control_ARREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_ARADDR;
output   s_axi_control_RVALID;
input   s_axi_control_RREADY;
output  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_RDATA;
output  [1:0] s_axi_control_RRESP;
output   s_axi_control_BVALID;
input   s_axi_control_BREADY;
output  [1:0] s_axi_control_BRESP;
output   interrupt;

 reg    ap_rst_n_inv;
wire    ap_start;
reg    ap_done;
reg    ap_idle;
(* fsm_encoding = "none" *) reg   [35:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    ap_ready;
wire   [63:0] out1;
wire   [63:0] arg1;
reg    mem_blk_n_AR;
wire    ap_CS_fsm_state2;
reg    mem_blk_n_AW;
wire    ap_CS_fsm_state29;
reg    mem_blk_n_B;
wire    ap_CS_fsm_state36;
wire   [63:0] arr_q1;
reg   [63:0] reg_597;
wire    ap_CS_fsm_state10;
wire    ap_CS_fsm_state13;
wire    ap_CS_fsm_state20;
wire   [63:0] arr_q0;
reg   [63:0] reg_602;
reg   [63:0] reg_607;
wire    ap_CS_fsm_state11;
wire    ap_CS_fsm_state21;
reg   [63:0] reg_612;
wire   [31:0] grp_fu_576_p2;
reg   [31:0] reg_617;
wire    ap_CS_fsm_state12;
wire    ap_CS_fsm_state15;
wire    ap_CS_fsm_state22;
reg   [63:0] reg_622;
reg   [63:0] reg_627;
reg   [61:0] trunc_ln_reg_1823;
reg   [61:0] trunc_ln2_reg_1829;
wire   [3:0] arr_addr_reg_1840;
wire    ap_CS_fsm_state9;
wire   [3:0] arr_addr_1_reg_1845;
wire   [3:0] arr_addr_2_reg_1850;
wire   [3:0] arr_addr_3_reg_1855;
wire   [3:0] arr_addr_4_reg_1860;
wire   [3:0] arr_addr_5_reg_1866;
wire   [30:0] empty_38_fu_672_p1;
reg   [30:0] empty_38_reg_1875;
wire   [3:0] arr_addr_6_reg_1881;
wire   [3:0] arr_addr_7_reg_1887;
wire   [30:0] empty_36_fu_682_p1;
reg   [30:0] empty_36_reg_1899;
wire   [30:0] empty_40_fu_686_p1;
reg   [30:0] empty_40_reg_1905;
wire   [63:0] conv17_fu_690_p1;
reg   [63:0] conv17_reg_1911;
wire   [63:0] zext_ln30_fu_695_p1;
reg   [63:0] zext_ln30_reg_1917;
wire   [62:0] zext_ln30_5_fu_700_p1;
reg   [62:0] zext_ln30_5_reg_1922;
wire   [30:0] empty_37_fu_731_p1;
reg   [30:0] empty_37_reg_1933;
wire    ap_CS_fsm_state14;
wire   [30:0] empty_39_fu_735_p1;
reg   [30:0] empty_39_reg_1939;
wire   [63:0] zext_ln30_2_fu_739_p1;
reg   [63:0] zext_ln30_2_reg_1945;
wire   [62:0] zext_ln30_9_fu_751_p1;
reg   [62:0] zext_ln30_9_reg_1951;
wire   [30:0] empty_32_fu_777_p1;
reg   [30:0] empty_32_reg_1963;
wire   [30:0] empty_41_fu_781_p1;
reg   [30:0] empty_41_reg_1968;
wire   [63:0] zext_ln30_4_fu_785_p1;
reg   [63:0] zext_ln30_4_reg_1974;
wire   [62:0] zext_ln30_10_fu_797_p1;
reg   [62:0] zext_ln30_10_reg_1981;
wire   [30:0] empty_33_fu_823_p1;
reg   [30:0] empty_33_reg_1992;
wire    ap_CS_fsm_state16;
wire   [30:0] empty_34_fu_827_p1;
reg   [30:0] empty_34_reg_1997;
wire   [63:0] zext_ln30_6_fu_831_p1;
reg   [63:0] zext_ln30_6_reg_2002;
wire   [63:0] grp_fu_520_p2;
reg   [63:0] mul157_reg_2008;
wire   [63:0] grp_fu_524_p2;
reg   [63:0] mul211_reg_2013;
wire   [30:0] empty_35_fu_869_p1;
reg   [30:0] empty_35_reg_2021;
wire    ap_CS_fsm_state17;
wire   [3:0] arr_addr_8_reg_2026;
wire    ap_CS_fsm_state19;
wire   [3:0] arr_addr_9_reg_2031;
wire   [31:0] mul244_fu_582_p2;
reg   [31:0] mul244_reg_2042;
wire   [31:0] mul316_fu_587_p2;
reg   [31:0] mul316_reg_2048;
wire   [24:0] trunc_ln83_fu_883_p1;
reg   [24:0] trunc_ln83_reg_2053;
wire   [63:0] add_ln77_fu_1024_p2;
reg   [63:0] add_ln77_reg_2058;
wire    ap_CS_fsm_state23;
wire   [25:0] trunc_ln78_1_fu_1029_p1;
reg   [25:0] trunc_ln78_1_reg_2063;
wire   [24:0] trunc_ln83_1_fu_1045_p1;
reg   [24:0] trunc_ln83_1_reg_2068;
wire   [63:0] add_ln83_fu_1049_p2;
reg   [63:0] add_ln83_reg_2073;
wire   [25:0] trunc_ln88_fu_1067_p1;
reg   [25:0] trunc_ln88_reg_2079;
wire   [25:0] trunc_ln88_1_fu_1071_p1;
reg   [25:0] trunc_ln88_1_reg_2084;
wire   [25:0] trunc_ln89_fu_1081_p1;
reg   [25:0] trunc_ln89_reg_2089;
wire   [63:0] add_ln89_fu_1085_p2;
reg   [63:0] add_ln89_reg_2094;
wire   [24:0] trunc_ln94_fu_1103_p1;
reg   [24:0] trunc_ln94_reg_2100;
wire   [24:0] trunc_ln94_1_fu_1107_p1;
reg   [24:0] trunc_ln94_1_reg_2105;
wire   [63:0] add_ln94_fu_1111_p2;
reg   [63:0] add_ln94_reg_2110;
wire   [63:0] add_ln99_1_fu_1117_p2;
reg   [63:0] add_ln99_1_reg_2116;
wire   [63:0] add_ln99_2_fu_1123_p2;
reg   [63:0] add_ln99_2_reg_2121;
wire   [25:0] trunc_ln99_fu_1129_p1;
reg   [25:0] trunc_ln99_reg_2126;
wire   [25:0] trunc_ln99_1_fu_1133_p1;
reg   [25:0] trunc_ln99_1_reg_2131;
wire   [63:0] add_ln105_1_fu_1137_p2;
reg   [63:0] add_ln105_1_reg_2136;
wire   [63:0] add_ln105_2_fu_1143_p2;
reg   [63:0] add_ln105_2_reg_2141;
wire   [25:0] trunc_ln105_fu_1149_p1;
reg   [25:0] trunc_ln105_reg_2146;
wire   [25:0] trunc_ln105_1_fu_1153_p1;
reg   [25:0] trunc_ln105_1_reg_2151;
wire   [63:0] add_ln100_fu_1173_p2;
reg   [63:0] add_ln100_reg_2156;
wire    ap_CS_fsm_state24;
wire   [63:0] add_ln106_fu_1191_p2;
reg   [63:0] add_ln106_reg_2161;
wire   [25:0] add_ln113_10_fu_1197_p2;
reg   [25:0] add_ln113_10_reg_2167;
reg   [38:0] lshr_ln113_3_reg_2173;
wire   [24:0] add_ln114_2_fu_1315_p2;
reg   [24:0] add_ln114_2_reg_2178;
wire   [25:0] add_ln115_2_fu_1325_p2;
reg   [25:0] add_ln115_2_reg_2184;
wire   [63:0] add_ln78_fu_1379_p2;
reg   [63:0] add_ln78_reg_2198;
wire    ap_CS_fsm_state25;
reg   [37:0] lshr_ln113_8_reg_2203;
reg   [24:0] trunc_ln113_10_reg_2208;
wire   [24:0] add_ln118_fu_1544_p2;
reg   [24:0] add_ln118_reg_2213;
wire   [25:0] add_ln119_fu_1550_p2;
reg   [25:0] add_ln119_reg_2218;
wire   [24:0] add_ln120_fu_1556_p2;
reg   [24:0] add_ln120_reg_2223;
wire   [25:0] add_ln121_fu_1568_p2;
reg   [25:0] add_ln121_reg_2228;
reg   [0:0] tmp_reg_2233;
wire    ap_CS_fsm_state26;
wire   [24:0] add_ln122_fu_1673_p2;
reg   [24:0] add_ln122_reg_2238;
reg   [3:0] out1_w_address0;
reg    out1_w_ce0;
reg    out1_w_we0;
reg   [26:0] out1_w_d0;
wire   [26:0] out1_w_q0;
reg   [3:0] out1_w_address1;
reg    out1_w_ce1;
reg    out1_w_we1;
reg   [26:0] out1_w_d1;
reg   [3:0] arr_address0;
reg    arr_ce0;
reg    arr_we0;
reg   [63:0] arr_d0;
reg   [3:0] arr_address1;
reg    arr_ce1;
reg    arr_we1;
reg   [63:0] arr_d1;
wire    grp_fiat_25519_carry_square_Pipeline_1_fu_401_ap_start;
wire    grp_fiat_25519_carry_square_Pipeline_1_fu_401_ap_done;
wire    grp_fiat_25519_carry_square_Pipeline_1_fu_401_ap_idle;
wire    grp_fiat_25519_carry_square_Pipeline_1_fu_401_ap_ready;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_1_fu_401_arr_address0;
wire    grp_fiat_25519_carry_square_Pipeline_1_fu_401_arr_ce0;
wire    grp_fiat_25519_carry_square_Pipeline_1_fu_401_arr_we0;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_1_fu_401_arr_d0;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_407_ap_start;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_407_ap_done;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_407_ap_idle;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_407_ap_ready;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_407_m_axi_mem_AWVALID;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_407_m_axi_mem_AWADDR;
wire   [0:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_407_m_axi_mem_AWID;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_407_m_axi_mem_AWLEN;
wire   [2:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_407_m_axi_mem_AWSIZE;
wire   [1:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_407_m_axi_mem_AWBURST;
wire   [1:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_407_m_axi_mem_AWLOCK;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_407_m_axi_mem_AWCACHE;
wire   [2:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_407_m_axi_mem_AWPROT;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_407_m_axi_mem_AWQOS;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_407_m_axi_mem_AWREGION;
wire   [0:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_407_m_axi_mem_AWUSER;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_407_m_axi_mem_WVALID;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_407_m_axi_mem_WDATA;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_407_m_axi_mem_WSTRB;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_407_m_axi_mem_WLAST;
wire   [0:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_407_m_axi_mem_WID;
wire   [0:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_407_m_axi_mem_WUSER;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_407_m_axi_mem_ARVALID;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_407_m_axi_mem_ARADDR;
wire   [0:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_407_m_axi_mem_ARID;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_407_m_axi_mem_ARLEN;
wire   [2:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_407_m_axi_mem_ARSIZE;
wire   [1:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_407_m_axi_mem_ARBURST;
wire   [1:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_407_m_axi_mem_ARLOCK;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_407_m_axi_mem_ARCACHE;
wire   [2:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_407_m_axi_mem_ARPROT;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_407_m_axi_mem_ARQOS;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_407_m_axi_mem_ARREGION;
wire   [0:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_407_m_axi_mem_ARUSER;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_407_m_axi_mem_RREADY;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_407_m_axi_mem_BREADY;
wire   [30:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_407_arg1_r_3_2_0343_out;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_407_arg1_r_3_2_0343_out_ap_vld;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_407_arg1_r_3_1_0342_out;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_407_arg1_r_3_1_0342_out_ap_vld;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_407_arg1_r_3_0_0341_out;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_407_arg1_r_3_0_0341_out_ap_vld;
wire   [30:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_407_arg1_r_2_2_0340_out;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_407_arg1_r_2_2_0340_out_ap_vld;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_407_arg1_r_2_1_0339_out;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_407_arg1_r_2_1_0339_out_ap_vld;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_407_arg1_r_2_0_0338_out;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_407_arg1_r_2_0_0338_out_ap_vld;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_407_arg1_r_1_2_0337_out;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_407_arg1_r_1_2_0337_out_ap_vld;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_407_arg1_r_1_1_0336_out;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_407_arg1_r_1_1_0336_out_ap_vld;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_407_arg1_r_1_0_0335_out;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_407_arg1_r_1_0_0335_out_ap_vld;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_407_arg1_r_231_0334_out;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_407_arg1_r_231_0334_out_ap_vld;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_407_arg1_r_130_0333_out;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_407_arg1_r_130_0333_out_ap_vld;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_407_arg1_r_0_0332_out;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_407_arg1_r_0_0332_out_ap_vld;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_426_ap_start;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_426_ap_done;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_426_ap_idle;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_426_ap_ready;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_426_arr_address0;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_426_arr_ce0;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_426_arr_we0;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_426_arr_d0;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_426_arr_address1;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_426_arr_ce1;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5_fu_440_ap_start;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5_fu_440_ap_done;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5_fu_440_ap_idle;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5_fu_440_ap_ready;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5_fu_440_add8122_out;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5_fu_440_add8122_out_ap_vld;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_462_ap_start;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_462_ap_done;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_462_ap_idle;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_462_ap_ready;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_462_add18021_out;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_462_add18021_out_ap_vld;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_462_add15120_out;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_462_add15120_out_ap_vld;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_462_add13119_out;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_462_add13119_out_ap_vld;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_462_add11818_out;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_462_add11818_out_ap_vld;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_492_ap_start;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_492_ap_done;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_492_ap_idle;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_492_ap_ready;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_492_m_axi_mem_AWVALID;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_492_m_axi_mem_AWADDR;
wire   [0:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_492_m_axi_mem_AWID;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_492_m_axi_mem_AWLEN;
wire   [2:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_492_m_axi_mem_AWSIZE;
wire   [1:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_492_m_axi_mem_AWBURST;
wire   [1:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_492_m_axi_mem_AWLOCK;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_492_m_axi_mem_AWCACHE;
wire   [2:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_492_m_axi_mem_AWPROT;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_492_m_axi_mem_AWQOS;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_492_m_axi_mem_AWREGION;
wire   [0:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_492_m_axi_mem_AWUSER;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_492_m_axi_mem_WVALID;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_492_m_axi_mem_WDATA;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_492_m_axi_mem_WSTRB;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_492_m_axi_mem_WLAST;
wire   [0:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_492_m_axi_mem_WID;
wire   [0:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_492_m_axi_mem_WUSER;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_492_m_axi_mem_ARVALID;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_492_m_axi_mem_ARADDR;
wire   [0:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_492_m_axi_mem_ARID;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_492_m_axi_mem_ARLEN;
wire   [2:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_492_m_axi_mem_ARSIZE;
wire   [1:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_492_m_axi_mem_ARBURST;
wire   [1:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_492_m_axi_mem_ARLOCK;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_492_m_axi_mem_ARCACHE;
wire   [2:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_492_m_axi_mem_ARPROT;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_492_m_axi_mem_ARQOS;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_492_m_axi_mem_ARREGION;
wire   [0:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_492_m_axi_mem_ARUSER;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_492_m_axi_mem_RREADY;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_492_m_axi_mem_BREADY;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_492_out1_w_address0;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_492_out1_w_ce0;
reg    mem_AWVALID;
wire    mem_AWREADY;
reg   [63:0] mem_AWADDR;
reg   [31:0] mem_AWLEN;
reg    mem_WVALID;
wire    mem_WREADY;
reg    mem_ARVALID;
wire    mem_ARREADY;
reg   [63:0] mem_ARADDR;
reg   [31:0] mem_ARLEN;
wire    mem_RVALID;
reg    mem_RREADY;
wire   [31:0] mem_RDATA;
wire   [8:0] mem_RFIFONUM;
wire    mem_BVALID;
reg    mem_BREADY;
reg    grp_fiat_25519_carry_square_Pipeline_1_fu_401_ap_start_reg;
reg    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_407_ap_start_reg;
reg   [30:0] arg1_r_3_2_0343_loc_fu_184;
reg   [30:0] arg1_r_2_2_0340_loc_fu_172;
reg    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_426_ap_start_reg;
wire    ap_CS_fsm_state18;
reg    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5_fu_440_ap_start_reg;
reg    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_462_ap_start_reg;
reg    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_492_ap_start_reg;
wire    ap_CS_fsm_state30;
wire    ap_CS_fsm_state31;
wire    ap_CS_fsm_state27;
wire    ap_CS_fsm_state28;
wire  signed [63:0] sext_ln17_fu_658_p1;
wire  signed [63:0] sext_ln126_fu_1711_p1;
wire   [63:0] grp_fu_631_p2;
wire   [63:0] add_ln30_1_fu_718_p2;
wire   [63:0] add_ln30_2_fu_744_p2;
wire   [63:0] add_ln30_3_fu_764_p2;
wire   [63:0] add_ln30_4_fu_790_p2;
wire   [63:0] add_ln30_5_fu_810_p2;
wire   [63:0] add_ln30_7_fu_849_p2;
reg    ap_block_state23_on_subcall_done;
wire   [26:0] zext_ln116_fu_1341_p1;
wire   [26:0] zext_ln117_fu_1358_p1;
wire   [26:0] zext_ln113_1_fu_1614_p1;
wire   [26:0] zext_ln114_1_fu_1651_p1;
wire   [26:0] add_ln115_1_fu_1684_p2;
wire   [26:0] zext_ln118_fu_1691_p1;
wire   [26:0] zext_ln119_fu_1695_p1;
wire   [26:0] zext_ln120_fu_1699_p1;
wire   [26:0] zext_ln121_fu_1703_p1;
wire   [26:0] zext_ln122_fu_1707_p1;
reg   [31:0] grp_fu_500_p0;
wire   [62:0] mul219_cast_fu_953_p1;
reg   [31:0] grp_fu_500_p1;
wire   [62:0] zext_ln30_8_fu_705_p1;
wire   [62:0] zext_ln30_11_fu_836_p1;
wire   [31:0] mul2822026_fu_504_p0;
wire   [62:0] mul244_cast_fu_967_p1;
wire   [31:0] mul2822026_fu_504_p1;
wire   [31:0] mul3091924_fu_508_p0;
wire   [31:0] mul3091924_fu_508_p1;
wire   [31:0] mul3351822_fu_512_p0;
wire   [31:0] mul3351822_fu_512_p1;
reg   [31:0] grp_fu_516_p0;
reg   [31:0] grp_fu_516_p1;
reg   [31:0] grp_fu_520_p0;
wire   [63:0] conv46_fu_856_p1;
reg   [31:0] grp_fu_520_p1;
wire   [63:0] conv220_fu_901_p1;
reg   [31:0] grp_fu_524_p0;
wire   [63:0] conv225_fu_908_p1;
reg   [31:0] grp_fu_524_p1;
wire   [63:0] conv206_fu_861_p1;
wire   [63:0] conv228_fu_922_p1;
wire   [31:0] mul237_fu_528_p0;
wire   [63:0] zext_ln30_7_fu_895_p1;
wire   [31:0] mul237_fu_528_p1;
wire   [63:0] conv236_fu_932_p1;
wire   [31:0] mul246_fu_532_p0;
wire   [31:0] mul246_fu_532_p1;
wire   [31:0] mul254_fu_536_p0;
wire   [31:0] mul254_fu_536_p1;
wire   [31:0] mul262_fu_540_p0;
wire   [63:0] conv261_fu_947_p1;
wire   [31:0] mul262_fu_540_p1;
wire   [31:0] mul290_fu_544_p0;
wire   [31:0] mul290_fu_544_p1;
wire   [31:0] mul299_fu_548_p0;
wire   [31:0] mul299_fu_548_p1;
wire   [31:0] mul318_fu_552_p0;
wire   [31:0] mul318_fu_552_p1;
wire   [31:0] mul325_fu_556_p0;
wire   [31:0] mul325_fu_556_p1;
wire   [31:0] mul344_fu_560_p0;
wire   [31:0] mul344_fu_560_p1;
wire   [31:0] mul353_fu_564_p0;
wire   [31:0] mul353_fu_564_p1;
wire   [31:0] mul360_fu_568_p0;
wire   [31:0] mul360_fu_568_p1;
wire   [31:0] mul369_fu_572_p0;
wire   [31:0] mul369_fu_572_p1;
reg  signed [31:0] grp_fu_576_p0;
reg   [6:0] grp_fu_576_p1;
wire   [5:0] mul244_fu_582_p1;
wire   [6:0] mul316_fu_587_p1;
wire   [38:0] mul_ln113_fu_592_p0;
wire   [5:0] mul_ln113_fu_592_p1;
wire   [63:0] grp_fu_516_p2;
wire  signed [31:0] empty_38_fu_672_p0;
wire  signed [31:0] empty_36_fu_682_p0;
wire  signed [31:0] empty_40_fu_686_p0;
wire  signed [31:0] zext_ln30_fu_695_p0;
wire  signed [31:0] zext_ln30_8_fu_705_p0;
wire   [62:0] grp_fu_500_p2;
wire   [63:0] shl_ln_fu_710_p3;
wire  signed [31:0] empty_37_fu_731_p0;
wire  signed [31:0] empty_39_fu_735_p0;
wire  signed [31:0] zext_ln30_2_fu_739_p0;
wire  signed [31:0] zext_ln30_9_fu_751_p0;
wire   [63:0] shl_ln30_1_fu_756_p3;
wire   [63:0] shl_ln30_2_fu_802_p3;
wire   [63:0] shl_ln30_3_fu_841_p3;
wire  signed [31:0] conv206_fu_861_p0;
wire  signed [31:0] zext_ln30_1_fu_887_p0;
wire  signed [31:0] zext_ln30_3_fu_891_p0;
wire   [31:0] empty_42_fu_917_p2;
wire   [31:0] empty_43_fu_927_p2;
wire   [31:0] empty_44_fu_942_p2;
wire   [62:0] mul2822026_fu_504_p2;
wire   [62:0] mul3091924_fu_508_p2;
wire   [62:0] mul3351822_fu_512_p2;
wire   [31:0] empty_45_fu_1004_p2;
wire   [31:0] empty_46_fu_1014_p2;
wire   [63:0] add_ln82_1_fu_1033_p2;
wire   [63:0] mul237_fu_528_p2;
wire   [63:0] add_ln82_fu_1039_p2;
wire   [63:0] mul246_fu_532_p2;
wire   [63:0] mul262_fu_540_p2;
wire   [63:0] mul3_fu_959_p3;
wire   [63:0] mul254_fu_536_p2;
wire   [63:0] add_ln88_1_fu_1055_p2;
wire   [63:0] add_ln88_2_fu_1061_p2;
wire   [63:0] add_ln88_fu_1075_p2;
wire   [63:0] mul4_fu_972_p3;
wire   [63:0] mul290_fu_544_p2;
wire   [63:0] add_ln93_1_fu_1091_p2;
wire   [63:0] mul299_fu_548_p2;
wire   [63:0] add_ln93_fu_1097_p2;
wire   [63:0] mul318_fu_552_p2;
wire   [63:0] mul6_fu_996_p3;
wire   [63:0] mul5_fu_984_p3;
wire   [63:0] mul325_fu_556_p2;
wire   [63:0] mul369_fu_572_p2;
wire   [63:0] mul353_fu_564_p2;
wire   [63:0] mul360_fu_568_p2;
wire   [63:0] mul344_fu_560_p2;
wire   [63:0] add_ln99_fu_1161_p2;
wire   [63:0] add_ln105_fu_1179_p2;
wire   [25:0] add_ln100_1_fu_1169_p2;
wire   [25:0] trunc_ln100_fu_1165_p1;
wire   [37:0] lshr_ln_fu_1203_p4;
wire   [63:0] zext_ln113_2_fu_1213_p1;
wire   [63:0] add_ln113_fu_1227_p2;
wire   [38:0] lshr_ln113_1_fu_1232_p4;
wire   [63:0] zext_ln113_3_fu_1242_p1;
wire   [63:0] add_ln113_1_fu_1256_p2;
wire   [37:0] lshr_ln113_2_fu_1261_p4;
wire   [63:0] zext_ln113_4_fu_1271_p1;
wire   [63:0] add_ln113_2_fu_1285_p2;
wire   [24:0] trunc_ln1_fu_1217_p4;
wire   [24:0] add_ln114_3_fu_1310_p2;
wire   [25:0] trunc_ln113_2_fu_1246_p4;
wire   [25:0] add_ln115_3_fu_1320_p2;
wire   [25:0] add_ln89_1_fu_1157_p2;
wire   [24:0] trunc_ln113_3_fu_1275_p4;
wire   [24:0] add_ln116_1_fu_1331_p2;
wire   [24:0] add_ln116_fu_1336_p2;
wire   [25:0] trunc_ln106_fu_1183_p1;
wire   [25:0] trunc_ln113_4_fu_1300_p4;
wire   [25:0] add_ln117_1_fu_1346_p2;
wire   [25:0] add_ln106_1_fu_1187_p2;
wire   [25:0] add_ln117_fu_1352_p2;
wire   [63:0] zext_ln113_5_fu_1384_p1;
wire   [63:0] add_ln113_3_fu_1387_p2;
wire   [37:0] lshr_ln113_4_fu_1392_p4;
wire   [63:0] zext_ln113_6_fu_1402_p1;
wire   [63:0] add_ln113_4_fu_1420_p2;
wire   [38:0] lshr_ln113_5_fu_1426_p4;
wire   [63:0] zext_ln113_7_fu_1436_p1;
wire   [63:0] add_ln113_5_fu_1454_p2;
wire   [37:0] lshr_ln113_6_fu_1460_p4;
wire   [63:0] zext_ln113_8_fu_1470_p1;
wire   [63:0] add_ln113_6_fu_1488_p2;
wire   [38:0] lshr_ln113_7_fu_1494_p4;
wire   [63:0] zext_ln113_9_fu_1504_p1;
wire   [63:0] add_ln113_7_fu_1518_p2;
wire   [24:0] trunc_ln113_6_fu_1410_p4;
wire   [24:0] trunc_ln113_fu_1406_p1;
wire   [25:0] trunc_ln113_8_fu_1444_p4;
wire   [25:0] trunc_ln113_1_fu_1440_p1;
wire   [24:0] trunc_ln113_s_fu_1478_p4;
wire   [24:0] trunc_ln113_5_fu_1474_p1;
wire   [25:0] trunc_ln78_fu_1375_p1;
wire   [25:0] trunc_ln113_7_fu_1508_p4;
wire   [25:0] add_ln121_1_fu_1562_p2;
wire   [63:0] zext_ln113_10_fu_1577_p1;
wire   [63:0] add_ln113_8_fu_1584_p2;
wire   [38:0] trunc_ln113_11_fu_1590_p4;
wire   [43:0] mul_ln113_fu_592_p2;
wire   [25:0] trunc_ln113_12_fu_1605_p1;
wire   [25:0] add_ln113_9_fu_1609_p2;
wire   [43:0] zext_ln114_fu_1619_p1;
wire   [43:0] add_ln114_fu_1622_p2;
wire   [17:0] tmp_s_fu_1628_p4;
wire   [24:0] zext_ln114_3_fu_1642_p1;
wire   [24:0] add_ln114_1_fu_1646_p2;
wire   [25:0] zext_ln114_2_fu_1638_p1;
wire   [25:0] zext_ln115_fu_1656_p1;
wire   [25:0] add_ln115_fu_1659_p2;
wire   [24:0] trunc_ln113_9_fu_1580_p1;
wire   [26:0] zext_ln115_2_fu_1681_p1;
wire   [26:0] zext_ln115_1_fu_1678_p1;
reg   [35:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
reg    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
wire    ap_ST_fsm_state17_blk;
reg    ap_ST_fsm_state18_blk;
wire    ap_ST_fsm_state19_blk;
wire    ap_ST_fsm_state20_blk;
wire    ap_ST_fsm_state21_blk;
wire    ap_ST_fsm_state22_blk;
reg    ap_ST_fsm_state23_blk;
wire    ap_ST_fsm_state24_blk;
wire    ap_ST_fsm_state25_blk;
wire    ap_ST_fsm_state26_blk;
wire    ap_ST_fsm_state27_blk;
wire    ap_ST_fsm_state28_blk;
reg    ap_ST_fsm_state29_blk;
wire    ap_ST_fsm_state30_blk;
reg    ap_ST_fsm_state31_blk;
wire    ap_ST_fsm_state32_blk;
wire    ap_ST_fsm_state33_blk;
wire    ap_ST_fsm_state34_blk;
wire    ap_ST_fsm_state35_blk;
reg    ap_ST_fsm_state36_blk;
wire   [63:0] mul246_fu_532_p00;
wire   [62:0] mul3091924_fu_508_p10;
wire   [63:0] mul318_fu_552_p00;
wire   [63:0] mul318_fu_552_p10;
wire   [62:0] mul3351822_fu_512_p00;
wire   [63:0] mul344_fu_560_p10;
wire   [63:0] mul353_fu_564_p10;
wire   [63:0] mul369_fu_572_p10;
wire   [43:0] mul_ln113_fu_592_p00;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 36'd1;
#0 grp_fiat_25519_carry_square_Pipeline_1_fu_401_ap_start_reg = 1'b0;
#0 grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_407_ap_start_reg = 1'b0;
#0 grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_426_ap_start_reg = 1'b0;
#0 grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5_fu_440_ap_start_reg = 1'b0;
#0 grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_462_ap_start_reg = 1'b0;
#0 grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_492_ap_start_reg = 1'b0;
end

fiat_25519_carry_square_out1_w_RAM_AUTO_1R1W #(
    .DataWidth( 27 ),
    .AddressRange( 10 ),
    .AddressWidth( 4 ))
out1_w_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(out1_w_address0),
    .ce0(out1_w_ce0),
    .we0(out1_w_we0),
    .d0(out1_w_d0),
    .q0(out1_w_q0),
    .address1(out1_w_address1),
    .ce1(out1_w_ce1),
    .we1(out1_w_we1),
    .d1(out1_w_d1)
);

fiat_25519_carry_square_arr_RAM_AUTO_1R1W #(
    .DataWidth( 64 ),
    .AddressRange( 10 ),
    .AddressWidth( 4 ))
arr_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(arr_address0),
    .ce0(arr_ce0),
    .we0(arr_we0),
    .d0(arr_d0),
    .q0(arr_q0),
    .address1(arr_address1),
    .ce1(arr_ce1),
    .we1(arr_we1),
    .d1(arr_d1),
    .q1(arr_q1)
);

fiat_25519_carry_square_fiat_25519_carry_square_Pipeline_1 grp_fiat_25519_carry_square_Pipeline_1_fu_401(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_fiat_25519_carry_square_Pipeline_1_fu_401_ap_start),
    .ap_done(grp_fiat_25519_carry_square_Pipeline_1_fu_401_ap_done),
    .ap_idle(grp_fiat_25519_carry_square_Pipeline_1_fu_401_ap_idle),
    .ap_ready(grp_fiat_25519_carry_square_Pipeline_1_fu_401_ap_ready),
    .arr_address0(grp_fiat_25519_carry_square_Pipeline_1_fu_401_arr_address0),
    .arr_ce0(grp_fiat_25519_carry_square_Pipeline_1_fu_401_arr_ce0),
    .arr_we0(grp_fiat_25519_carry_square_Pipeline_1_fu_401_arr_we0),
    .arr_d0(grp_fiat_25519_carry_square_Pipeline_1_fu_401_arr_d0)
);

fiat_25519_carry_square_fiat_25519_carry_square_Pipeline_ARRAY_1_READ grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_407(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_407_ap_start),
    .ap_done(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_407_ap_done),
    .ap_idle(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_407_ap_idle),
    .ap_ready(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_407_ap_ready),
    .m_axi_mem_AWVALID(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_407_m_axi_mem_AWVALID),
    .m_axi_mem_AWREADY(1'b0),
    .m_axi_mem_AWADDR(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_407_m_axi_mem_AWADDR),
    .m_axi_mem_AWID(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_407_m_axi_mem_AWID),
    .m_axi_mem_AWLEN(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_407_m_axi_mem_AWLEN),
    .m_axi_mem_AWSIZE(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_407_m_axi_mem_AWSIZE),
    .m_axi_mem_AWBURST(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_407_m_axi_mem_AWBURST),
    .m_axi_mem_AWLOCK(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_407_m_axi_mem_AWLOCK),
    .m_axi_mem_AWCACHE(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_407_m_axi_mem_AWCACHE),
    .m_axi_mem_AWPROT(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_407_m_axi_mem_AWPROT),
    .m_axi_mem_AWQOS(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_407_m_axi_mem_AWQOS),
    .m_axi_mem_AWREGION(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_407_m_axi_mem_AWREGION),
    .m_axi_mem_AWUSER(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_407_m_axi_mem_AWUSER),
    .m_axi_mem_WVALID(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_407_m_axi_mem_WVALID),
    .m_axi_mem_WREADY(1'b0),
    .m_axi_mem_WDATA(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_407_m_axi_mem_WDATA),
    .m_axi_mem_WSTRB(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_407_m_axi_mem_WSTRB),
    .m_axi_mem_WLAST(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_407_m_axi_mem_WLAST),
    .m_axi_mem_WID(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_407_m_axi_mem_WID),
    .m_axi_mem_WUSER(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_407_m_axi_mem_WUSER),
    .m_axi_mem_ARVALID(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_407_m_axi_mem_ARVALID),
    .m_axi_mem_ARREADY(mem_ARREADY),
    .m_axi_mem_ARADDR(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_407_m_axi_mem_ARADDR),
    .m_axi_mem_ARID(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_407_m_axi_mem_ARID),
    .m_axi_mem_ARLEN(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_407_m_axi_mem_ARLEN),
    .m_axi_mem_ARSIZE(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_407_m_axi_mem_ARSIZE),
    .m_axi_mem_ARBURST(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_407_m_axi_mem_ARBURST),
    .m_axi_mem_ARLOCK(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_407_m_axi_mem_ARLOCK),
    .m_axi_mem_ARCACHE(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_407_m_axi_mem_ARCACHE),
    .m_axi_mem_ARPROT(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_407_m_axi_mem_ARPROT),
    .m_axi_mem_ARQOS(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_407_m_axi_mem_ARQOS),
    .m_axi_mem_ARREGION(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_407_m_axi_mem_ARREGION),
    .m_axi_mem_ARUSER(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_407_m_axi_mem_ARUSER),
    .m_axi_mem_RVALID(mem_RVALID),
    .m_axi_mem_RREADY(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_407_m_axi_mem_RREADY),
    .m_axi_mem_RDATA(mem_RDATA),
    .m_axi_mem_RLAST(1'b0),
    .m_axi_mem_RID(1'd0),
    .m_axi_mem_RFIFONUM(mem_RFIFONUM),
    .m_axi_mem_RUSER(1'd0),
    .m_axi_mem_RRESP(2'd0),
    .m_axi_mem_BVALID(1'b0),
    .m_axi_mem_BREADY(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_407_m_axi_mem_BREADY),
    .m_axi_mem_BRESP(2'd0),
    .m_axi_mem_BID(1'd0),
    .m_axi_mem_BUSER(1'd0),
    .sext_ln17(trunc_ln_reg_1823),
    .arg1_r_3_2_0343_out(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_407_arg1_r_3_2_0343_out),
    .arg1_r_3_2_0343_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_407_arg1_r_3_2_0343_out_ap_vld),
    .arg1_r_3_1_0342_out(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_407_arg1_r_3_1_0342_out),
    .arg1_r_3_1_0342_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_407_arg1_r_3_1_0342_out_ap_vld),
    .arg1_r_3_0_0341_out(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_407_arg1_r_3_0_0341_out),
    .arg1_r_3_0_0341_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_407_arg1_r_3_0_0341_out_ap_vld),
    .arg1_r_2_2_0340_out(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_407_arg1_r_2_2_0340_out),
    .arg1_r_2_2_0340_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_407_arg1_r_2_2_0340_out_ap_vld),
    .arg1_r_2_1_0339_out(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_407_arg1_r_2_1_0339_out),
    .arg1_r_2_1_0339_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_407_arg1_r_2_1_0339_out_ap_vld),
    .arg1_r_2_0_0338_out(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_407_arg1_r_2_0_0338_out),
    .arg1_r_2_0_0338_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_407_arg1_r_2_0_0338_out_ap_vld),
    .arg1_r_1_2_0337_out(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_407_arg1_r_1_2_0337_out),
    .arg1_r_1_2_0337_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_407_arg1_r_1_2_0337_out_ap_vld),
    .arg1_r_1_1_0336_out(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_407_arg1_r_1_1_0336_out),
    .arg1_r_1_1_0336_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_407_arg1_r_1_1_0336_out_ap_vld),
    .arg1_r_1_0_0335_out(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_407_arg1_r_1_0_0335_out),
    .arg1_r_1_0_0335_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_407_arg1_r_1_0_0335_out_ap_vld),
    .arg1_r_231_0334_out(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_407_arg1_r_231_0334_out),
    .arg1_r_231_0334_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_407_arg1_r_231_0334_out_ap_vld),
    .arg1_r_130_0333_out(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_407_arg1_r_130_0333_out),
    .arg1_r_130_0333_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_407_arg1_r_130_0333_out_ap_vld),
    .arg1_r_0_0332_out(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_407_arg1_r_0_0332_out),
    .arg1_r_0_0332_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_407_arg1_r_0_0332_out_ap_vld)
);

fiat_25519_carry_square_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3 grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_426(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_426_ap_start),
    .ap_done(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_426_ap_done),
    .ap_idle(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_426_ap_idle),
    .ap_ready(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_426_ap_ready),
    .arg1_r_130_0333_reload(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_407_arg1_r_130_0333_out),
    .arg1_r_0_0332_reload(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_407_arg1_r_0_0332_out),
    .arg1_r_1_1_0336_reload(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_407_arg1_r_1_1_0336_out),
    .arg1_r_1_0_0335_reload(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_407_arg1_r_1_0_0335_out),
    .arg1_r_2_1_0339_reload(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_407_arg1_r_2_1_0339_out),
    .arg1_r_2_0_0338_reload(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_407_arg1_r_2_0_0338_out),
    .arg1_r_3_1_0342_reload(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_407_arg1_r_3_1_0342_out),
    .arg1_r_3_0_0341_reload(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_407_arg1_r_3_0_0341_out),
    .zext_ln40(reg_617),
    .arr_address0(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_426_arr_address0),
    .arr_ce0(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_426_arr_ce0),
    .arr_we0(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_426_arr_we0),
    .arr_d0(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_426_arr_d0),
    .arr_address1(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_426_arr_address1),
    .arr_ce1(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_426_arr_ce1),
    .arr_q1(arr_q1)
);

fiat_25519_carry_square_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5 grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5_fu_440(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5_fu_440_ap_start),
    .ap_done(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5_fu_440_ap_done),
    .ap_idle(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5_fu_440_ap_idle),
    .ap_ready(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5_fu_440_ap_ready),
    .arr_load_8(reg_597),
    .arg1_r_130_0333_reload(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_407_arg1_r_130_0333_out),
    .arg1_r_0_0332_reload(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_407_arg1_r_0_0332_out),
    .arg1_r_1_1_0336_reload(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_407_arg1_r_1_1_0336_out),
    .arg1_r_1_0_0335_reload(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_407_arg1_r_1_0_0335_out),
    .arg1_r_2_1_0339_reload(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_407_arg1_r_2_1_0339_out),
    .arg1_r_2_0_0338_reload(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_407_arg1_r_2_0_0338_out),
    .arg1_r_3_1_0342_reload(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_407_arg1_r_3_1_0342_out),
    .arg1_r_3_0_0341_reload(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_407_arg1_r_3_0_0341_out),
    .arg1_r_130_0333_cast(empty_41_reg_1968),
    .arg1_r_231_0334_cast(empty_40_reg_1905),
    .arg1_r_1_1_0336_cast(empty_39_reg_1939),
    .arg1_r_1_2_0337_cast(empty_38_reg_1875),
    .arg1_r_2_1_0339_cast(empty_37_reg_1933),
    .arg1_r_2_2_0340_cast(arg1_r_2_2_0340_loc_fu_172),
    .arg1_r_3_1_0342_cast(empty_36_reg_1899),
    .arg1_r_3_2_0343_cast(arg1_r_3_2_0343_loc_fu_184),
    .add8122_out(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5_fu_440_add8122_out),
    .add8122_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5_fu_440_add8122_out_ap_vld)
);

fiat_25519_carry_square_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7 grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_462(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_462_ap_start),
    .ap_done(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_462_ap_done),
    .ap_idle(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_462_ap_idle),
    .ap_ready(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_462_ap_ready),
    .arr_load_13(reg_622),
    .arr_load_12(reg_612),
    .arr_load_11(reg_607),
    .arr_load_10(reg_602),
    .arg1_r_0_0332_reload(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_407_arg1_r_0_0332_out),
    .arg1_r_1_0_0335_reload(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_407_arg1_r_1_0_0335_out),
    .arg1_r_2_0_0338_reload(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_407_arg1_r_2_0_0338_out),
    .arg1_r_3_0_0341_reload(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_407_arg1_r_3_0_0341_out),
    .arg1_r_130_0333_cast(empty_41_reg_1968),
    .arg1_r_231_0334_cast(empty_40_reg_1905),
    .arg1_r_1_1_0336_cast(empty_39_reg_1939),
    .arg1_r_1_2_0337_cast(empty_38_reg_1875),
    .arg1_r_2_1_0339_cast(empty_37_reg_1933),
    .arg1_r_2_2_0340_cast(arg1_r_2_2_0340_loc_fu_172),
    .arg1_r_3_1_0342_cast(empty_36_reg_1899),
    .arg1_r_3_2_0343_cast(arg1_r_3_2_0343_loc_fu_184),
    .arg1_r_0_0332_cast(empty_35_reg_2021),
    .arg1_r_1_0_0335_cast(empty_34_reg_1997),
    .arg1_r_2_0_0338_cast(empty_33_reg_1992),
    .arg1_r_3_0_0341_cast(empty_32_reg_1963),
    .mul157(mul157_reg_2008),
    .add18021_out(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_462_add18021_out),
    .add18021_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_462_add18021_out_ap_vld),
    .add15120_out(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_462_add15120_out),
    .add15120_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_462_add15120_out_ap_vld),
    .add13119_out(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_462_add13119_out),
    .add13119_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_462_add13119_out_ap_vld),
    .add11818_out(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_462_add11818_out),
    .add11818_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_462_add11818_out_ap_vld)
);

fiat_25519_carry_square_fiat_25519_carry_square_Pipeline_ARRAY_WRITE grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_492(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_492_ap_start),
    .ap_done(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_492_ap_done),
    .ap_idle(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_492_ap_idle),
    .ap_ready(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_492_ap_ready),
    .m_axi_mem_AWVALID(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_492_m_axi_mem_AWVALID),
    .m_axi_mem_AWREADY(mem_AWREADY),
    .m_axi_mem_AWADDR(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_492_m_axi_mem_AWADDR),
    .m_axi_mem_AWID(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_492_m_axi_mem_AWID),
    .m_axi_mem_AWLEN(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_492_m_axi_mem_AWLEN),
    .m_axi_mem_AWSIZE(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_492_m_axi_mem_AWSIZE),
    .m_axi_mem_AWBURST(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_492_m_axi_mem_AWBURST),
    .m_axi_mem_AWLOCK(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_492_m_axi_mem_AWLOCK),
    .m_axi_mem_AWCACHE(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_492_m_axi_mem_AWCACHE),
    .m_axi_mem_AWPROT(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_492_m_axi_mem_AWPROT),
    .m_axi_mem_AWQOS(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_492_m_axi_mem_AWQOS),
    .m_axi_mem_AWREGION(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_492_m_axi_mem_AWREGION),
    .m_axi_mem_AWUSER(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_492_m_axi_mem_AWUSER),
    .m_axi_mem_WVALID(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_492_m_axi_mem_WVALID),
    .m_axi_mem_WREADY(mem_WREADY),
    .m_axi_mem_WDATA(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_492_m_axi_mem_WDATA),
    .m_axi_mem_WSTRB(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_492_m_axi_mem_WSTRB),
    .m_axi_mem_WLAST(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_492_m_axi_mem_WLAST),
    .m_axi_mem_WID(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_492_m_axi_mem_WID),
    .m_axi_mem_WUSER(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_492_m_axi_mem_WUSER),
    .m_axi_mem_ARVALID(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_492_m_axi_mem_ARVALID),
    .m_axi_mem_ARREADY(1'b0),
    .m_axi_mem_ARADDR(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_492_m_axi_mem_ARADDR),
    .m_axi_mem_ARID(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_492_m_axi_mem_ARID),
    .m_axi_mem_ARLEN(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_492_m_axi_mem_ARLEN),
    .m_axi_mem_ARSIZE(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_492_m_axi_mem_ARSIZE),
    .m_axi_mem_ARBURST(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_492_m_axi_mem_ARBURST),
    .m_axi_mem_ARLOCK(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_492_m_axi_mem_ARLOCK),
    .m_axi_mem_ARCACHE(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_492_m_axi_mem_ARCACHE),
    .m_axi_mem_ARPROT(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_492_m_axi_mem_ARPROT),
    .m_axi_mem_ARQOS(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_492_m_axi_mem_ARQOS),
    .m_axi_mem_ARREGION(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_492_m_axi_mem_ARREGION),
    .m_axi_mem_ARUSER(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_492_m_axi_mem_ARUSER),
    .m_axi_mem_RVALID(1'b0),
    .m_axi_mem_RREADY(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_492_m_axi_mem_RREADY),
    .m_axi_mem_RDATA(32'd0),
    .m_axi_mem_RLAST(1'b0),
    .m_axi_mem_RID(1'd0),
    .m_axi_mem_RFIFONUM(9'd0),
    .m_axi_mem_RUSER(1'd0),
    .m_axi_mem_RRESP(2'd0),
    .m_axi_mem_BVALID(mem_BVALID),
    .m_axi_mem_BREADY(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_492_m_axi_mem_BREADY),
    .m_axi_mem_BRESP(2'd0),
    .m_axi_mem_BID(1'd0),
    .m_axi_mem_BUSER(1'd0),
    .sext_ln126(trunc_ln2_reg_1829),
    .out1_w_address0(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_492_out1_w_address0),
    .out1_w_ce0(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_492_out1_w_ce0),
    .out1_w_q0(out1_w_q0)
);

fiat_25519_carry_square_control_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_CONTROL_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_CONTROL_DATA_WIDTH ))
control_s_axi_U(
    .AWVALID(s_axi_control_AWVALID),
    .AWREADY(s_axi_control_AWREADY),
    .AWADDR(s_axi_control_AWADDR),
    .WVALID(s_axi_control_WVALID),
    .WREADY(s_axi_control_WREADY),
    .WDATA(s_axi_control_WDATA),
    .WSTRB(s_axi_control_WSTRB),
    .ARVALID(s_axi_control_ARVALID),
    .ARREADY(s_axi_control_ARREADY),
    .ARADDR(s_axi_control_ARADDR),
    .RVALID(s_axi_control_RVALID),
    .RREADY(s_axi_control_RREADY),
    .RDATA(s_axi_control_RDATA),
    .RRESP(s_axi_control_RRESP),
    .BVALID(s_axi_control_BVALID),
    .BREADY(s_axi_control_BREADY),
    .BRESP(s_axi_control_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .out1(out1),
    .arg1(arg1),
    .ap_start(ap_start),
    .interrupt(interrupt),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_idle(ap_idle)
);

fiat_25519_carry_square_mem_m_axi #(
    .CONSERVATIVE( 1 ),
    .USER_MAXREQS( 5 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_MEM_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_MEM_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_MEM_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_MEM_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_MEM_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_MEM_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_MEM_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_MEM_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_MEM_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_MEM_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_MEM_CACHE_VALUE ),
    .USER_RFIFONUM_WIDTH( 9 ),
    .USER_DW( 32 ),
    .USER_AW( 64 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 16 ))
mem_m_axi_U(
    .AWVALID(m_axi_mem_AWVALID),
    .AWREADY(m_axi_mem_AWREADY),
    .AWADDR(m_axi_mem_AWADDR),
    .AWID(m_axi_mem_AWID),
    .AWLEN(m_axi_mem_AWLEN),
    .AWSIZE(m_axi_mem_AWSIZE),
    .AWBURST(m_axi_mem_AWBURST),
    .AWLOCK(m_axi_mem_AWLOCK),
    .AWCACHE(m_axi_mem_AWCACHE),
    .AWPROT(m_axi_mem_AWPROT),
    .AWQOS(m_axi_mem_AWQOS),
    .AWREGION(m_axi_mem_AWREGION),
    .AWUSER(m_axi_mem_AWUSER),
    .WVALID(m_axi_mem_WVALID),
    .WREADY(m_axi_mem_WREADY),
    .WDATA(m_axi_mem_WDATA),
    .WSTRB(m_axi_mem_WSTRB),
    .WLAST(m_axi_mem_WLAST),
    .WID(m_axi_mem_WID),
    .WUSER(m_axi_mem_WUSER),
    .ARVALID(m_axi_mem_ARVALID),
    .ARREADY(m_axi_mem_ARREADY),
    .ARADDR(m_axi_mem_ARADDR),
    .ARID(m_axi_mem_ARID),
    .ARLEN(m_axi_mem_ARLEN),
    .ARSIZE(m_axi_mem_ARSIZE),
    .ARBURST(m_axi_mem_ARBURST),
    .ARLOCK(m_axi_mem_ARLOCK),
    .ARCACHE(m_axi_mem_ARCACHE),
    .ARPROT(m_axi_mem_ARPROT),
    .ARQOS(m_axi_mem_ARQOS),
    .ARREGION(m_axi_mem_ARREGION),
    .ARUSER(m_axi_mem_ARUSER),
    .RVALID(m_axi_mem_RVALID),
    .RREADY(m_axi_mem_RREADY),
    .RDATA(m_axi_mem_RDATA),
    .RLAST(m_axi_mem_RLAST),
    .RID(m_axi_mem_RID),
    .RUSER(m_axi_mem_RUSER),
    .RRESP(m_axi_mem_RRESP),
    .BVALID(m_axi_mem_BVALID),
    .BREADY(m_axi_mem_BREADY),
    .BRESP(m_axi_mem_BRESP),
    .BID(m_axi_mem_BID),
    .BUSER(m_axi_mem_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_ARVALID(mem_ARVALID),
    .I_ARREADY(mem_ARREADY),
    .I_ARADDR(mem_ARADDR),
    .I_ARLEN(mem_ARLEN),
    .I_RVALID(mem_RVALID),
    .I_RREADY(mem_RREADY),
    .I_RDATA(mem_RDATA),
    .I_RFIFONUM(mem_RFIFONUM),
    .I_AWVALID(mem_AWVALID),
    .I_AWREADY(mem_AWREADY),
    .I_AWADDR(mem_AWADDR),
    .I_AWLEN(mem_AWLEN),
    .I_WVALID(mem_WVALID),
    .I_WREADY(mem_WREADY),
    .I_WDATA(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_492_m_axi_mem_WDATA),
    .I_WSTRB(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_492_m_axi_mem_WSTRB),
    .I_BVALID(mem_BVALID),
    .I_BREADY(mem_BREADY)
);

fiat_25519_carry_square_mul_32ns_32ns_63_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 63 ))
mul_32ns_32ns_63_1_1_U91(
    .din0(grp_fu_500_p0),
    .din1(grp_fu_500_p1),
    .dout(grp_fu_500_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_63_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 63 ))
mul_32ns_32ns_63_1_1_U92(
    .din0(mul2822026_fu_504_p0),
    .din1(mul2822026_fu_504_p1),
    .dout(mul2822026_fu_504_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_63_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 63 ))
mul_32ns_32ns_63_1_1_U93(
    .din0(mul3091924_fu_508_p0),
    .din1(mul3091924_fu_508_p1),
    .dout(mul3091924_fu_508_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_63_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 63 ))
mul_32ns_32ns_63_1_1_U94(
    .din0(mul3351822_fu_512_p0),
    .din1(mul3351822_fu_512_p1),
    .dout(mul3351822_fu_512_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U95(
    .din0(grp_fu_516_p0),
    .din1(grp_fu_516_p1),
    .dout(grp_fu_516_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U96(
    .din0(grp_fu_520_p0),
    .din1(grp_fu_520_p1),
    .dout(grp_fu_520_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U97(
    .din0(grp_fu_524_p0),
    .din1(grp_fu_524_p1),
    .dout(grp_fu_524_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U98(
    .din0(mul237_fu_528_p0),
    .din1(mul237_fu_528_p1),
    .dout(mul237_fu_528_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U99(
    .din0(mul246_fu_532_p0),
    .din1(mul246_fu_532_p1),
    .dout(mul246_fu_532_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U100(
    .din0(mul254_fu_536_p0),
    .din1(mul254_fu_536_p1),
    .dout(mul254_fu_536_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U101(
    .din0(mul262_fu_540_p0),
    .din1(mul262_fu_540_p1),
    .dout(mul262_fu_540_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U102(
    .din0(mul290_fu_544_p0),
    .din1(mul290_fu_544_p1),
    .dout(mul290_fu_544_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U103(
    .din0(mul299_fu_548_p0),
    .din1(mul299_fu_548_p1),
    .dout(mul299_fu_548_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U104(
    .din0(mul318_fu_552_p0),
    .din1(mul318_fu_552_p1),
    .dout(mul318_fu_552_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U105(
    .din0(mul325_fu_556_p0),
    .din1(mul325_fu_556_p1),
    .dout(mul325_fu_556_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U106(
    .din0(mul344_fu_560_p0),
    .din1(mul344_fu_560_p1),
    .dout(mul344_fu_560_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U107(
    .din0(mul353_fu_564_p0),
    .din1(mul353_fu_564_p1),
    .dout(mul353_fu_564_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U108(
    .din0(mul360_fu_568_p0),
    .din1(mul360_fu_568_p1),
    .dout(mul360_fu_568_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U109(
    .din0(mul369_fu_572_p0),
    .din1(mul369_fu_572_p1),
    .dout(mul369_fu_572_p2)
);

fiat_25519_carry_square_mul_32s_7ns_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 32 ))
mul_32s_7ns_32_1_1_U110(
    .din0(grp_fu_576_p0),
    .din1(grp_fu_576_p1),
    .dout(grp_fu_576_p2)
);

fiat_25519_carry_square_mul_32s_6ns_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 32 ))
mul_32s_6ns_32_1_1_U111(
    .din0(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_407_arg1_r_2_1_0339_out),
    .din1(mul244_fu_582_p1),
    .dout(mul244_fu_582_p2)
);

fiat_25519_carry_square_mul_32s_7ns_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 32 ))
mul_32s_7ns_32_1_1_U112(
    .din0(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_407_arg1_r_1_1_0336_out),
    .din1(mul316_fu_587_p1),
    .dout(mul316_fu_587_p2)
);

fiat_25519_carry_square_mul_39ns_6ns_44_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 39 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 44 ))
mul_39ns_6ns_44_1_1_U113(
    .din0(mul_ln113_fu_592_p0),
    .din1(mul_ln113_fu_592_p1),
    .dout(mul_ln113_fu_592_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_fiat_25519_carry_square_Pipeline_1_fu_401_ap_start_reg <= 1'b0;
    end else begin
        if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            grp_fiat_25519_carry_square_Pipeline_1_fu_401_ap_start_reg <= 1'b1;
        end else if ((grp_fiat_25519_carry_square_Pipeline_1_fu_401_ap_ready == 1'b1)) begin
            grp_fiat_25519_carry_square_Pipeline_1_fu_401_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_407_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state10)) begin
            grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_407_ap_start_reg <= 1'b1;
        end else if ((grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_407_ap_ready == 1'b1)) begin
            grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_407_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_492_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state30)) begin
            grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_492_ap_start_reg <= 1'b1;
        end else if ((grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_492_ap_ready == 1'b1)) begin
            grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_492_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_426_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state17)) begin
            grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_426_ap_start_reg <= 1'b1;
        end else if ((grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_426_ap_ready == 1'b1)) begin
            grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_426_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5_fu_440_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state22)) begin
            grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5_fu_440_ap_start_reg <= 1'b1;
        end else if ((grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5_fu_440_ap_ready == 1'b1)) begin
            grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5_fu_440_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_462_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state22)) begin
            grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_462_ap_start_reg <= 1'b1;
        end else if ((grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_462_ap_ready == 1'b1)) begin
            grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_462_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        add_ln100_reg_2156 <= add_ln100_fu_1173_p2;
        add_ln106_reg_2161 <= add_ln106_fu_1191_p2;
        add_ln113_10_reg_2167 <= add_ln113_10_fu_1197_p2;
        add_ln114_2_reg_2178 <= add_ln114_2_fu_1315_p2;
        add_ln115_2_reg_2184 <= add_ln115_2_fu_1325_p2;
        lshr_ln113_3_reg_2173 <= {{add_ln113_2_fu_1285_p2[63:25]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        add_ln105_1_reg_2136 <= add_ln105_1_fu_1137_p2;
        add_ln105_2_reg_2141 <= add_ln105_2_fu_1143_p2;
        add_ln77_reg_2058 <= add_ln77_fu_1024_p2;
        add_ln83_reg_2073 <= add_ln83_fu_1049_p2;
        add_ln89_reg_2094 <= add_ln89_fu_1085_p2;
        add_ln94_reg_2110 <= add_ln94_fu_1111_p2;
        add_ln99_1_reg_2116 <= add_ln99_1_fu_1117_p2;
        add_ln99_2_reg_2121 <= add_ln99_2_fu_1123_p2;
        trunc_ln105_1_reg_2151 <= trunc_ln105_1_fu_1153_p1;
        trunc_ln105_reg_2146 <= trunc_ln105_fu_1149_p1;
        trunc_ln78_1_reg_2063 <= trunc_ln78_1_fu_1029_p1;
        trunc_ln83_1_reg_2068 <= trunc_ln83_1_fu_1045_p1;
        trunc_ln88_1_reg_2084 <= trunc_ln88_1_fu_1071_p1;
        trunc_ln88_reg_2079 <= trunc_ln88_fu_1067_p1;
        trunc_ln89_reg_2089 <= trunc_ln89_fu_1081_p1;
        trunc_ln94_1_reg_2105 <= trunc_ln94_1_fu_1107_p1;
        trunc_ln94_reg_2100 <= trunc_ln94_fu_1103_p1;
        trunc_ln99_1_reg_2131 <= trunc_ln99_1_fu_1133_p1;
        trunc_ln99_reg_2126 <= trunc_ln99_fu_1129_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        add_ln118_reg_2213 <= add_ln118_fu_1544_p2;
        add_ln119_reg_2218 <= add_ln119_fu_1550_p2;
        add_ln120_reg_2223 <= add_ln120_fu_1556_p2;
        add_ln121_reg_2228 <= add_ln121_fu_1568_p2;
        add_ln78_reg_2198 <= add_ln78_fu_1379_p2;
        lshr_ln113_8_reg_2203 <= {{add_ln113_7_fu_1518_p2[63:26]}};
        trunc_ln113_10_reg_2208 <= {{add_ln113_7_fu_1518_p2[50:26]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        add_ln122_reg_2238 <= add_ln122_fu_1673_p2;
        tmp_reg_2233 <= add_ln115_fu_1659_p2[32'd25];
    end
end

always @ (posedge ap_clk) begin
    if (((grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_407_arg1_r_2_2_0340_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state11))) begin
        arg1_r_2_2_0340_loc_fu_172 <= grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_407_arg1_r_2_2_0340_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_407_arg1_r_3_2_0343_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state11))) begin
        arg1_r_3_2_0343_loc_fu_184 <= grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_407_arg1_r_3_2_0343_out;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        conv17_reg_1911[31 : 0] <= conv17_fu_690_p1[31 : 0];
        empty_36_reg_1899 <= empty_36_fu_682_p1;
        empty_40_reg_1905 <= empty_40_fu_686_p1;
        zext_ln30_5_reg_1922[31 : 0] <= zext_ln30_5_fu_700_p1[31 : 0];
        zext_ln30_reg_1917[31 : 0] <= zext_ln30_fu_695_p1[31 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        empty_32_reg_1963 <= empty_32_fu_777_p1;
        empty_41_reg_1968 <= empty_41_fu_781_p1;
        zext_ln30_10_reg_1981[31 : 0] <= zext_ln30_10_fu_797_p1[31 : 0];
        zext_ln30_4_reg_1974[31 : 0] <= zext_ln30_4_fu_785_p1[31 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        empty_33_reg_1992 <= empty_33_fu_823_p1;
        empty_34_reg_1997 <= empty_34_fu_827_p1;
        mul157_reg_2008 <= grp_fu_520_p2;
        mul211_reg_2013 <= grp_fu_524_p2;
        zext_ln30_6_reg_2002[31 : 0] <= zext_ln30_6_fu_831_p1[31 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        empty_35_reg_2021 <= empty_35_fu_869_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        empty_37_reg_1933 <= empty_37_fu_731_p1;
        empty_39_reg_1939 <= empty_39_fu_735_p1;
        zext_ln30_2_reg_1945[31 : 0] <= zext_ln30_2_fu_739_p1[31 : 0];
        zext_ln30_9_reg_1951[31 : 0] <= zext_ln30_9_fu_751_p1[31 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        empty_38_reg_1875 <= empty_38_fu_672_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        mul244_reg_2042 <= mul244_fu_582_p2;
        mul316_reg_2048 <= mul316_fu_587_p2;
        trunc_ln83_reg_2053 <= trunc_ln83_fu_883_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state10))) begin
        reg_597 <= arr_q1;
        reg_602 <= arr_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state11))) begin
        reg_607 <= arr_q1;
        reg_612 <= arr_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state12))) begin
        reg_617 <= grp_fu_576_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state12))) begin
        reg_622 <= arr_q1;
        reg_627 <= arr_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        trunc_ln2_reg_1829 <= {{out1[63:2]}};
        trunc_ln_reg_1823 <= {{arg1[63:2]}};
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

always @ (*) begin
    if ((grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_407_ap_done == 1'b0)) begin
        ap_ST_fsm_state11_blk = 1'b1;
    end else begin
        ap_ST_fsm_state11_blk = 1'b0;
    end
end

assign ap_ST_fsm_state12_blk = 1'b0;

assign ap_ST_fsm_state13_blk = 1'b0;

assign ap_ST_fsm_state14_blk = 1'b0;

assign ap_ST_fsm_state15_blk = 1'b0;

assign ap_ST_fsm_state16_blk = 1'b0;

assign ap_ST_fsm_state17_blk = 1'b0;

always @ (*) begin
    if ((grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_426_ap_done == 1'b0)) begin
        ap_ST_fsm_state18_blk = 1'b1;
    end else begin
        ap_ST_fsm_state18_blk = 1'b0;
    end
end

assign ap_ST_fsm_state19_blk = 1'b0;

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state20_blk = 1'b0;

assign ap_ST_fsm_state21_blk = 1'b0;

assign ap_ST_fsm_state22_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state23_on_subcall_done)) begin
        ap_ST_fsm_state23_blk = 1'b1;
    end else begin
        ap_ST_fsm_state23_blk = 1'b0;
    end
end

assign ap_ST_fsm_state24_blk = 1'b0;

assign ap_ST_fsm_state25_blk = 1'b0;

assign ap_ST_fsm_state26_blk = 1'b0;

assign ap_ST_fsm_state27_blk = 1'b0;

assign ap_ST_fsm_state28_blk = 1'b0;

always @ (*) begin
    if ((mem_AWREADY == 1'b0)) begin
        ap_ST_fsm_state29_blk = 1'b1;
    end else begin
        ap_ST_fsm_state29_blk = 1'b0;
    end
end

always @ (*) begin
    if (((mem_ARREADY == 1'b0) | (grp_fiat_25519_carry_square_Pipeline_1_fu_401_ap_done == 1'b0))) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

assign ap_ST_fsm_state30_blk = 1'b0;

always @ (*) begin
    if ((grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_492_ap_done == 1'b0)) begin
        ap_ST_fsm_state31_blk = 1'b1;
    end else begin
        ap_ST_fsm_state31_blk = 1'b0;
    end
end

assign ap_ST_fsm_state32_blk = 1'b0;

assign ap_ST_fsm_state33_blk = 1'b0;

assign ap_ST_fsm_state34_blk = 1'b0;

assign ap_ST_fsm_state35_blk = 1'b0;

always @ (*) begin
    if ((mem_BVALID == 1'b0)) begin
        ap_ST_fsm_state36_blk = 1'b1;
    end else begin
        ap_ST_fsm_state36_blk = 1'b0;
    end
end

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if (((mem_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state36))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((mem_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state36))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        arr_address0 = arr_addr_9_reg_2031;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        arr_address0 = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        arr_address0 = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        arr_address0 = 64'd0;
    end else if (((1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state16))) begin
        arr_address0 = arr_addr_7_reg_1887;
    end else if (((1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state15))) begin
        arr_address0 = arr_addr_5_reg_1866;
    end else if (((1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state14))) begin
        arr_address0 = arr_addr_3_reg_1855;
    end else if (((1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state13))) begin
        arr_address0 = arr_addr_1_reg_1845;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        arr_address0 = 64'd8;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        arr_address0 = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        arr_address0 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        arr_address0 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        arr_address0 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_426_arr_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        arr_address0 = grp_fiat_25519_carry_square_Pipeline_1_fu_401_arr_address0;
    end else begin
        arr_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        arr_address1 = arr_addr_8_reg_2026;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        arr_address1 = 64'd8;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        arr_address1 = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        arr_address1 = 64'd9;
    end else if (((1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state16))) begin
        arr_address1 = arr_addr_6_reg_1881;
    end else if (((1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state15))) begin
        arr_address1 = arr_addr_4_reg_1860;
    end else if (((1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state21))) begin
        arr_address1 = arr_addr_2_reg_1850;
    end else if (((1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state13))) begin
        arr_address1 = arr_addr_reg_1840;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        arr_address1 = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        arr_address1 = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        arr_address1 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        arr_address1 = 64'd1;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        arr_address1 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_426_arr_address1;
    end else begin
        arr_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state10) | ((1'b0 == ap_block_state23_on_subcall_done) & (1'b1 == ap_CS_fsm_state23)) | ((grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_407_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state11)))) begin
        arr_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        arr_ce0 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_426_arr_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        arr_ce0 = grp_fiat_25519_carry_square_Pipeline_1_fu_401_arr_ce0;
    end else begin
        arr_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state10) | ((1'b0 == ap_block_state23_on_subcall_done) & (1'b1 == ap_CS_fsm_state23)) | ((grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_407_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state11)))) begin
        arr_ce1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        arr_ce1 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_426_arr_ce1;
    end else begin
        arr_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        arr_d0 = add_ln78_reg_2198;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        arr_d0 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_462_add15120_out;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        arr_d0 = add_ln106_reg_2161;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        arr_d0 = add_ln100_reg_2156;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        arr_d0 = add_ln89_reg_2094;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        arr_d0 = add_ln30_7_fu_849_p2;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        arr_d0 = add_ln30_5_fu_810_p2;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        arr_d0 = add_ln30_3_fu_764_p2;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        arr_d0 = add_ln30_1_fu_718_p2;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        arr_d0 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_426_arr_d0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        arr_d0 = grp_fiat_25519_carry_square_Pipeline_1_fu_401_arr_d0;
    end else begin
        arr_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        arr_d1 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_462_add18021_out;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        arr_d1 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_462_add13119_out;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        arr_d1 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5_fu_440_add8122_out;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        arr_d1 = add_ln94_reg_2110;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        arr_d1 = add_ln83_reg_2073;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        arr_d1 = add_ln30_4_fu_790_p2;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        arr_d1 = add_ln30_2_fu_744_p2;
    end else if (((1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state13))) begin
        arr_d1 = grp_fu_631_p2;
    end else begin
        arr_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state13))) begin
        arr_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        arr_we0 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_426_arr_we0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        arr_we0 = grp_fiat_25519_carry_square_Pipeline_1_fu_401_arr_we0;
    end else begin
        arr_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state13))) begin
        arr_we1 = 1'b1;
    end else begin
        arr_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        grp_fu_500_p0 = mul219_cast_fu_953_p1;
    end else if (((1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state15))) begin
        grp_fu_500_p0 = zext_ln30_5_reg_1922;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_fu_500_p0 = zext_ln30_5_fu_700_p1;
    end else begin
        grp_fu_500_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        grp_fu_500_p1 = zext_ln30_9_reg_1951;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        grp_fu_500_p1 = zext_ln30_11_fu_836_p1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        grp_fu_500_p1 = zext_ln30_10_fu_797_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_fu_500_p1 = zext_ln30_9_fu_751_p1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_fu_500_p1 = zext_ln30_8_fu_705_p1;
    end else begin
        grp_fu_500_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        grp_fu_516_p0 = zext_ln30_4_reg_1974;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        grp_fu_516_p0 = zext_ln30_6_fu_831_p1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        grp_fu_516_p0 = zext_ln30_4_fu_785_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_fu_516_p0 = zext_ln30_2_fu_739_p1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_fu_516_p0 = zext_ln30_fu_695_p1;
    end else begin
        grp_fu_516_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        grp_fu_516_p1 = zext_ln30_4_reg_1974;
    end else if (((1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state15))) begin
        grp_fu_516_p1 = conv17_reg_1911;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_fu_516_p1 = conv17_fu_690_p1;
    end else begin
        grp_fu_516_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        grp_fu_520_p0 = zext_ln30_2_reg_1945;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        grp_fu_520_p0 = conv46_fu_856_p1;
    end else begin
        grp_fu_520_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        grp_fu_520_p1 = conv220_fu_901_p1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        grp_fu_520_p1 = zext_ln30_reg_1917;
    end else begin
        grp_fu_520_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        grp_fu_524_p0 = conv225_fu_908_p1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        grp_fu_524_p0 = conv17_reg_1911;
    end else begin
        grp_fu_524_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        grp_fu_524_p1 = conv228_fu_922_p1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        grp_fu_524_p1 = conv206_fu_861_p1;
    end else begin
        grp_fu_524_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        grp_fu_576_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_407_arg1_r_3_1_0342_out;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        grp_fu_576_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_407_arg1_r_231_0334_out;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_fu_576_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_407_arg1_r_1_2_0337_out;
    end else begin
        grp_fu_576_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        grp_fu_576_p1 = 32'd19;
    end else if (((1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state12))) begin
        grp_fu_576_p1 = 32'd38;
    end else begin
        grp_fu_576_p1 = 'bx;
    end
end

always @ (*) begin
    if ((~((mem_ARREADY == 1'b0) | (grp_fiat_25519_carry_square_Pipeline_1_fu_401_ap_done == 1'b0)) & (1'b1 == ap_CS_fsm_state2))) begin
        mem_ARADDR = sext_ln17_fu_658_p1;
    end else if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10))) begin
        mem_ARADDR = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_407_m_axi_mem_ARADDR;
    end else begin
        mem_ARADDR = 'bx;
    end
end

always @ (*) begin
    if ((~((mem_ARREADY == 1'b0) | (grp_fiat_25519_carry_square_Pipeline_1_fu_401_ap_done == 1'b0)) & (1'b1 == ap_CS_fsm_state2))) begin
        mem_ARLEN = 32'd10;
    end else if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10))) begin
        mem_ARLEN = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_407_m_axi_mem_ARLEN;
    end else begin
        mem_ARLEN = 'bx;
    end
end

always @ (*) begin
    if ((~((mem_ARREADY == 1'b0) | (grp_fiat_25519_carry_square_Pipeline_1_fu_401_ap_done == 1'b0)) & (1'b1 == ap_CS_fsm_state2))) begin
        mem_ARVALID = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10))) begin
        mem_ARVALID = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_407_m_axi_mem_ARVALID;
    end else begin
        mem_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((mem_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state29))) begin
        mem_AWADDR = sext_ln126_fu_1711_p1;
    end else if (((1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state30))) begin
        mem_AWADDR = grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_492_m_axi_mem_AWADDR;
    end else begin
        mem_AWADDR = 'bx;
    end
end

always @ (*) begin
    if (((mem_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state29))) begin
        mem_AWLEN = 32'd10;
    end else if (((1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state30))) begin
        mem_AWLEN = grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_492_m_axi_mem_AWLEN;
    end else begin
        mem_AWLEN = 'bx;
    end
end

always @ (*) begin
    if (((mem_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state29))) begin
        mem_AWVALID = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state30))) begin
        mem_AWVALID = grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_492_m_axi_mem_AWVALID;
    end else begin
        mem_AWVALID = 1'b0;
    end
end

always @ (*) begin
    if (((mem_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state36))) begin
        mem_BREADY = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state30))) begin
        mem_BREADY = grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_492_m_axi_mem_BREADY;
    end else begin
        mem_BREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10))) begin
        mem_RREADY = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_407_m_axi_mem_RREADY;
    end else begin
        mem_RREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state30))) begin
        mem_WVALID = grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_492_m_axi_mem_WVALID;
    end else begin
        mem_WVALID = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        mem_blk_n_AR = m_axi_mem_ARREADY;
    end else begin
        mem_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state29)) begin
        mem_blk_n_AW = m_axi_mem_AWREADY;
    end else begin
        mem_blk_n_AW = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state36)) begin
        mem_blk_n_B = m_axi_mem_BVALID;
    end else begin
        mem_blk_n_B = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state29)) begin
        out1_w_address0 = 64'd9;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        out1_w_address0 = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        out1_w_address0 = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        out1_w_address0 = 64'd1;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        out1_w_address0 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        out1_w_address0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_492_out1_w_address0;
    end else begin
        out1_w_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state29)) begin
        out1_w_address1 = 64'd8;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        out1_w_address1 = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        out1_w_address1 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        out1_w_address1 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        out1_w_address1 = 64'd3;
    end else begin
        out1_w_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state24) | ((mem_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state29)))) begin
        out1_w_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        out1_w_ce0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_492_out1_w_ce0;
    end else begin
        out1_w_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state24) | ((mem_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state29)))) begin
        out1_w_ce1 = 1'b1;
    end else begin
        out1_w_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state29)) begin
        out1_w_d0 = zext_ln122_fu_1707_p1;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        out1_w_d0 = zext_ln120_fu_1699_p1;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        out1_w_d0 = zext_ln118_fu_1691_p1;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        out1_w_d0 = zext_ln114_1_fu_1651_p1;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        out1_w_d0 = zext_ln117_fu_1358_p1;
    end else begin
        out1_w_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state29)) begin
        out1_w_d1 = zext_ln121_fu_1703_p1;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        out1_w_d1 = zext_ln119_fu_1695_p1;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        out1_w_d1 = add_ln115_1_fu_1684_p2;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        out1_w_d1 = zext_ln113_1_fu_1614_p1;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        out1_w_d1 = zext_ln116_fu_1341_p1;
    end else begin
        out1_w_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state24) | ((mem_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state29)))) begin
        out1_w_we0 = 1'b1;
    end else begin
        out1_w_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state24) | ((mem_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state29)))) begin
        out1_w_we1 = 1'b1;
    end else begin
        out1_w_we1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if ((~((mem_ARREADY == 1'b0) | (grp_fiat_25519_carry_square_Pipeline_1_fu_401_ap_done == 1'b0)) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            if (((grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_407_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state11))) begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            if (((grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_426_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state18))) begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            if (((1'b0 == ap_block_state23_on_subcall_done) & (1'b1 == ap_CS_fsm_state23))) begin
                ap_NS_fsm = ap_ST_fsm_state24;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state23;
            end
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            if (((mem_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state29))) begin
                ap_NS_fsm = ap_ST_fsm_state30;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state29;
            end
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state31 : begin
            if (((grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_492_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state31))) begin
                ap_NS_fsm = ap_ST_fsm_state32;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state31;
            end
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state33;
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state34;
        end
        ap_ST_fsm_state34 : begin
            ap_NS_fsm = ap_ST_fsm_state35;
        end
        ap_ST_fsm_state35 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state36 : begin
            if (((mem_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state36))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state36;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln100_1_fu_1169_p2 = (trunc_ln99_1_reg_2131 + trunc_ln99_reg_2126);

assign add_ln100_fu_1173_p2 = (arr_q1 + add_ln99_fu_1161_p2);

assign add_ln105_1_fu_1137_p2 = (mul369_fu_572_p2 + mul353_fu_564_p2);

assign add_ln105_2_fu_1143_p2 = (mul360_fu_568_p2 + mul344_fu_560_p2);

assign add_ln105_fu_1179_p2 = (add_ln105_2_reg_2141 + add_ln105_1_reg_2136);

assign add_ln106_1_fu_1187_p2 = (trunc_ln105_1_reg_2151 + trunc_ln105_reg_2146);

assign add_ln106_fu_1191_p2 = (arr_q0 + add_ln105_fu_1179_p2);

assign add_ln113_10_fu_1197_p2 = (add_ln100_1_fu_1169_p2 + trunc_ln100_fu_1165_p1);

assign add_ln113_1_fu_1256_p2 = (zext_ln113_3_fu_1242_p1 + add_ln89_reg_2094);

assign add_ln113_2_fu_1285_p2 = (zext_ln113_4_fu_1271_p1 + add_ln83_reg_2073);

assign add_ln113_3_fu_1387_p2 = (zext_ln113_5_fu_1384_p1 + add_ln106_reg_2161);

assign add_ln113_4_fu_1420_p2 = (zext_ln113_6_fu_1402_p1 + grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_462_add18021_out);

assign add_ln113_5_fu_1454_p2 = (zext_ln113_7_fu_1436_p1 + grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_462_add15120_out);

assign add_ln113_6_fu_1488_p2 = (zext_ln113_8_fu_1470_p1 + grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_462_add13119_out);

assign add_ln113_7_fu_1518_p2 = (zext_ln113_9_fu_1504_p1 + add_ln78_fu_1379_p2);

assign add_ln113_8_fu_1584_p2 = (zext_ln113_10_fu_1577_p1 + grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5_fu_440_add8122_out);

assign add_ln113_9_fu_1609_p2 = (trunc_ln113_12_fu_1605_p1 + add_ln113_10_reg_2167);

assign add_ln113_fu_1227_p2 = (zext_ln113_2_fu_1213_p1 + add_ln94_reg_2110);

assign add_ln114_1_fu_1646_p2 = (zext_ln114_3_fu_1642_p1 + add_ln114_2_reg_2178);

assign add_ln114_2_fu_1315_p2 = (add_ln114_3_fu_1310_p2 + trunc_ln94_1_reg_2105);

assign add_ln114_3_fu_1310_p2 = (trunc_ln94_reg_2100 + trunc_ln1_fu_1217_p4);

assign add_ln114_fu_1622_p2 = (mul_ln113_fu_592_p2 + zext_ln114_fu_1619_p1);

assign add_ln115_1_fu_1684_p2 = (zext_ln115_2_fu_1681_p1 + zext_ln115_1_fu_1678_p1);

assign add_ln115_2_fu_1325_p2 = (add_ln115_3_fu_1320_p2 + add_ln89_1_fu_1157_p2);

assign add_ln115_3_fu_1320_p2 = (trunc_ln89_reg_2089 + trunc_ln113_2_fu_1246_p4);

assign add_ln115_fu_1659_p2 = (zext_ln114_2_fu_1638_p1 + zext_ln115_fu_1656_p1);

assign add_ln116_1_fu_1331_p2 = (trunc_ln83_reg_2053 + trunc_ln113_3_fu_1275_p4);

assign add_ln116_fu_1336_p2 = (add_ln116_1_fu_1331_p2 + trunc_ln83_1_reg_2068);

assign add_ln117_1_fu_1346_p2 = (trunc_ln106_fu_1183_p1 + trunc_ln113_4_fu_1300_p4);

assign add_ln117_fu_1352_p2 = (add_ln117_1_fu_1346_p2 + add_ln106_1_fu_1187_p2);

assign add_ln118_fu_1544_p2 = (trunc_ln113_6_fu_1410_p4 + trunc_ln113_fu_1406_p1);

assign add_ln119_fu_1550_p2 = (trunc_ln113_8_fu_1444_p4 + trunc_ln113_1_fu_1440_p1);

assign add_ln120_fu_1556_p2 = (trunc_ln113_s_fu_1478_p4 + trunc_ln113_5_fu_1474_p1);

assign add_ln121_1_fu_1562_p2 = (trunc_ln78_fu_1375_p1 + trunc_ln113_7_fu_1508_p4);

assign add_ln121_fu_1568_p2 = (add_ln121_1_fu_1562_p2 + trunc_ln78_1_reg_2063);

assign add_ln122_fu_1673_p2 = (trunc_ln113_10_reg_2208 + trunc_ln113_9_fu_1580_p1);

assign add_ln30_1_fu_718_p2 = (reg_602 + shl_ln_fu_710_p3);

assign add_ln30_2_fu_744_p2 = (reg_607 + grp_fu_516_p2);

assign add_ln30_3_fu_764_p2 = (reg_612 + shl_ln30_1_fu_756_p3);

assign add_ln30_4_fu_790_p2 = (reg_622 + grp_fu_516_p2);

assign add_ln30_5_fu_810_p2 = (reg_627 + shl_ln30_2_fu_802_p3);

assign add_ln30_7_fu_849_p2 = (reg_602 + shl_ln30_3_fu_841_p3);

assign add_ln77_fu_1024_p2 = (grp_fu_516_p2 + mul211_reg_2013);

assign add_ln78_fu_1379_p2 = (add_ln77_reg_2058 + grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_462_add11818_out);

assign add_ln82_1_fu_1033_p2 = (grp_fu_520_p2 + grp_fu_524_p2);

assign add_ln82_fu_1039_p2 = (add_ln82_1_fu_1033_p2 + mul237_fu_528_p2);

assign add_ln83_fu_1049_p2 = (reg_627 + add_ln82_fu_1039_p2);

assign add_ln88_1_fu_1055_p2 = (mul246_fu_532_p2 + mul262_fu_540_p2);

assign add_ln88_2_fu_1061_p2 = (mul3_fu_959_p3 + mul254_fu_536_p2);

assign add_ln88_fu_1075_p2 = (add_ln88_2_fu_1061_p2 + add_ln88_1_fu_1055_p2);

assign add_ln89_1_fu_1157_p2 = (trunc_ln88_1_reg_2084 + trunc_ln88_reg_2079);

assign add_ln89_fu_1085_p2 = (arr_q1 + add_ln88_fu_1075_p2);

assign add_ln93_1_fu_1091_p2 = (mul4_fu_972_p3 + mul290_fu_544_p2);

assign add_ln93_fu_1097_p2 = (add_ln93_1_fu_1091_p2 + mul299_fu_548_p2);

assign add_ln94_fu_1111_p2 = (arr_q0 + add_ln93_fu_1097_p2);

assign add_ln99_1_fu_1117_p2 = (mul318_fu_552_p2 + mul6_fu_996_p3);

assign add_ln99_2_fu_1123_p2 = (mul5_fu_984_p3 + mul325_fu_556_p2);

assign add_ln99_fu_1161_p2 = (add_ln99_2_reg_2121 + add_ln99_1_reg_2116);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state29 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_state30 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_state31 = ap_CS_fsm[32'd30];

assign ap_CS_fsm_state36 = ap_CS_fsm[32'd35];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_block_state23_on_subcall_done = ((grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_462_ap_done == 1'b0) | (grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5_fu_440_ap_done == 1'b0));
end

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign arr_addr_1_reg_1845 = 64'd2;

assign arr_addr_2_reg_1850 = 64'd3;

assign arr_addr_3_reg_1855 = 64'd4;

assign arr_addr_4_reg_1860 = 64'd5;

assign arr_addr_5_reg_1866 = 64'd6;

assign arr_addr_6_reg_1881 = 64'd7;

assign arr_addr_7_reg_1887 = 64'd8;

assign arr_addr_8_reg_2026 = 64'd9;

assign arr_addr_9_reg_2031 = 64'd0;

assign arr_addr_reg_1840 = 64'd1;

assign conv17_fu_690_p1 = reg_617;

assign conv206_fu_861_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_407_arg1_r_1_2_0337_out;

assign conv206_fu_861_p1 = $unsigned(conv206_fu_861_p0);

assign conv220_fu_901_p1 = reg_617;

assign conv225_fu_908_p1 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_407_arg1_r_0_0332_out;

assign conv228_fu_922_p1 = empty_42_fu_917_p2;

assign conv236_fu_932_p1 = empty_43_fu_927_p2;

assign conv261_fu_947_p1 = empty_44_fu_942_p2;

assign conv46_fu_856_p1 = reg_617;

assign empty_32_fu_777_p1 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_407_arg1_r_3_0_0341_out[30:0];

assign empty_33_fu_823_p1 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_407_arg1_r_2_0_0338_out[30:0];

assign empty_34_fu_827_p1 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_407_arg1_r_1_0_0335_out[30:0];

assign empty_35_fu_869_p1 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_407_arg1_r_0_0332_out[30:0];

assign empty_36_fu_682_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_407_arg1_r_3_1_0342_out;

assign empty_36_fu_682_p1 = empty_36_fu_682_p0[30:0];

assign empty_37_fu_731_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_407_arg1_r_2_1_0339_out;

assign empty_37_fu_731_p1 = empty_37_fu_731_p0[30:0];

assign empty_38_fu_672_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_407_arg1_r_1_2_0337_out;

assign empty_38_fu_672_p1 = empty_38_fu_672_p0[30:0];

assign empty_39_fu_735_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_407_arg1_r_1_1_0336_out;

assign empty_39_fu_735_p1 = empty_39_fu_735_p0[30:0];

assign empty_40_fu_686_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_407_arg1_r_231_0334_out;

assign empty_40_fu_686_p1 = empty_40_fu_686_p0[30:0];

assign empty_41_fu_781_p1 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_407_arg1_r_130_0333_out[30:0];

assign empty_42_fu_917_p2 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_407_arg1_r_3_0_0341_out << 32'd1;

assign empty_43_fu_927_p2 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_407_arg1_r_2_0_0338_out << 32'd1;

assign empty_44_fu_942_p2 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_407_arg1_r_1_0_0335_out << 32'd1;

assign empty_45_fu_1004_p2 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_407_arg1_r_130_0333_out << 32'd1;

assign empty_46_fu_1014_p2 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_407_arg1_r_3_0_0341_out << 32'd2;

assign grp_fiat_25519_carry_square_Pipeline_1_fu_401_ap_start = grp_fiat_25519_carry_square_Pipeline_1_fu_401_ap_start_reg;

assign grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_407_ap_start = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_407_ap_start_reg;

assign grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_492_ap_start = grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_492_ap_start_reg;

assign grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_426_ap_start = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_426_ap_start_reg;

assign grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5_fu_440_ap_start = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5_fu_440_ap_start_reg;

assign grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_462_ap_start = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_462_ap_start_reg;

assign grp_fu_631_p2 = (reg_597 + grp_fu_516_p2);

assign lshr_ln113_1_fu_1232_p4 = {{add_ln113_fu_1227_p2[63:25]}};

assign lshr_ln113_2_fu_1261_p4 = {{add_ln113_1_fu_1256_p2[63:26]}};

assign lshr_ln113_4_fu_1392_p4 = {{add_ln113_3_fu_1387_p2[63:26]}};

assign lshr_ln113_5_fu_1426_p4 = {{add_ln113_4_fu_1420_p2[63:25]}};

assign lshr_ln113_6_fu_1460_p4 = {{add_ln113_5_fu_1454_p2[63:26]}};

assign lshr_ln113_7_fu_1494_p4 = {{add_ln113_6_fu_1488_p2[63:25]}};

assign lshr_ln_fu_1203_p4 = {{add_ln100_fu_1173_p2[63:26]}};

assign mul219_cast_fu_953_p1 = reg_617;

assign mul237_fu_528_p0 = zext_ln30_7_fu_895_p1;

assign mul237_fu_528_p1 = conv236_fu_932_p1;

assign mul244_cast_fu_967_p1 = mul244_reg_2042;

assign mul244_fu_582_p1 = 32'd19;

assign mul246_fu_532_p0 = mul246_fu_532_p00;

assign mul246_fu_532_p00 = mul244_reg_2042;

assign mul246_fu_532_p1 = zext_ln30_2_reg_1945;

assign mul254_fu_536_p0 = conv225_fu_908_p1;

assign mul254_fu_536_p1 = conv236_fu_932_p1;

assign mul262_fu_540_p0 = conv261_fu_947_p1;

assign mul262_fu_540_p1 = zext_ln30_7_fu_895_p1;

assign mul2822026_fu_504_p0 = mul244_cast_fu_967_p1;

assign mul2822026_fu_504_p1 = zext_ln30_9_reg_1951;

assign mul290_fu_544_p0 = conv225_fu_908_p1;

assign mul290_fu_544_p1 = conv261_fu_947_p1;

assign mul299_fu_548_p0 = zext_ln30_4_reg_1974;

assign mul299_fu_548_p1 = conv220_fu_901_p1;

assign mul3091924_fu_508_p0 = mul244_cast_fu_967_p1;

assign mul3091924_fu_508_p1 = mul3091924_fu_508_p10;

assign mul3091924_fu_508_p10 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_407_arg1_r_130_0333_out;

assign mul316_fu_587_p1 = 32'd38;

assign mul318_fu_552_p0 = mul318_fu_552_p00;

assign mul318_fu_552_p00 = mul316_reg_2048;

assign mul318_fu_552_p1 = mul318_fu_552_p10;

assign mul318_fu_552_p10 = $unsigned(zext_ln30_3_fu_891_p0);

assign mul325_fu_556_p0 = conv225_fu_908_p1;

assign mul325_fu_556_p1 = conv225_fu_908_p1;

assign mul3351822_fu_512_p0 = mul3351822_fu_512_p00;

assign mul3351822_fu_512_p00 = reg_617;

assign mul3351822_fu_512_p1 = zext_ln30_10_reg_1981;

assign mul344_fu_560_p0 = conv225_fu_908_p1;

assign mul344_fu_560_p1 = mul344_fu_560_p10;

assign mul344_fu_560_p10 = empty_45_fu_1004_p2;

assign mul353_fu_564_p0 = zext_ln30_7_fu_895_p1;

assign mul353_fu_564_p1 = mul353_fu_564_p10;

assign mul353_fu_564_p10 = empty_46_fu_1014_p2;

assign mul360_fu_568_p0 = zext_ln30_6_reg_2002;

assign mul360_fu_568_p1 = zext_ln30_6_reg_2002;

assign mul369_fu_572_p0 = conv220_fu_901_p1;

assign mul369_fu_572_p1 = mul369_fu_572_p10;

assign mul369_fu_572_p10 = $unsigned(zext_ln30_1_fu_887_p0);

assign mul3_fu_959_p3 = {{grp_fu_500_p2}, {1'd0}};

assign mul4_fu_972_p3 = {{mul2822026_fu_504_p2}, {1'd0}};

assign mul5_fu_984_p3 = {{mul3091924_fu_508_p2}, {1'd0}};

assign mul6_fu_996_p3 = {{mul3351822_fu_512_p2}, {1'd0}};

assign mul_ln113_fu_592_p0 = mul_ln113_fu_592_p00;

assign mul_ln113_fu_592_p00 = trunc_ln113_11_fu_1590_p4;

assign mul_ln113_fu_592_p1 = 44'd19;

assign sext_ln126_fu_1711_p1 = $signed(trunc_ln2_reg_1829);

assign sext_ln17_fu_658_p1 = $signed(trunc_ln_reg_1823);

assign shl_ln30_1_fu_756_p3 = {{grp_fu_500_p2}, {1'd0}};

assign shl_ln30_2_fu_802_p3 = {{grp_fu_500_p2}, {1'd0}};

assign shl_ln30_3_fu_841_p3 = {{grp_fu_500_p2}, {1'd0}};

assign shl_ln_fu_710_p3 = {{grp_fu_500_p2}, {1'd0}};

assign tmp_s_fu_1628_p4 = {{add_ln114_fu_1622_p2[43:26]}};

assign trunc_ln100_fu_1165_p1 = arr_q1[25:0];

assign trunc_ln105_1_fu_1153_p1 = add_ln105_2_fu_1143_p2[25:0];

assign trunc_ln105_fu_1149_p1 = add_ln105_1_fu_1137_p2[25:0];

assign trunc_ln106_fu_1183_p1 = arr_q0[25:0];

assign trunc_ln113_11_fu_1590_p4 = {{add_ln113_8_fu_1584_p2[63:25]}};

assign trunc_ln113_12_fu_1605_p1 = mul_ln113_fu_592_p2[25:0];

assign trunc_ln113_1_fu_1440_p1 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_462_add15120_out[25:0];

assign trunc_ln113_2_fu_1246_p4 = {{add_ln113_fu_1227_p2[50:25]}};

assign trunc_ln113_3_fu_1275_p4 = {{add_ln113_1_fu_1256_p2[50:26]}};

assign trunc_ln113_4_fu_1300_p4 = {{add_ln113_2_fu_1285_p2[50:25]}};

assign trunc_ln113_5_fu_1474_p1 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_462_add13119_out[24:0];

assign trunc_ln113_6_fu_1410_p4 = {{add_ln113_3_fu_1387_p2[50:26]}};

assign trunc_ln113_7_fu_1508_p4 = {{add_ln113_6_fu_1488_p2[50:25]}};

assign trunc_ln113_8_fu_1444_p4 = {{add_ln113_4_fu_1420_p2[50:25]}};

assign trunc_ln113_9_fu_1580_p1 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5_fu_440_add8122_out[24:0];

assign trunc_ln113_fu_1406_p1 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_462_add18021_out[24:0];

assign trunc_ln113_s_fu_1478_p4 = {{add_ln113_5_fu_1454_p2[50:26]}};

assign trunc_ln1_fu_1217_p4 = {{add_ln100_fu_1173_p2[50:26]}};

assign trunc_ln78_1_fu_1029_p1 = add_ln77_fu_1024_p2[25:0];

assign trunc_ln78_fu_1375_p1 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_462_add11818_out[25:0];

assign trunc_ln83_1_fu_1045_p1 = add_ln82_fu_1039_p2[24:0];

assign trunc_ln83_fu_883_p1 = arr_q0[24:0];

assign trunc_ln88_1_fu_1071_p1 = add_ln88_2_fu_1061_p2[25:0];

assign trunc_ln88_fu_1067_p1 = add_ln88_1_fu_1055_p2[25:0];

assign trunc_ln89_fu_1081_p1 = arr_q1[25:0];

assign trunc_ln94_1_fu_1107_p1 = add_ln93_fu_1097_p2[24:0];

assign trunc_ln94_fu_1103_p1 = arr_q0[24:0];

assign trunc_ln99_1_fu_1133_p1 = add_ln99_2_fu_1123_p2[25:0];

assign trunc_ln99_fu_1129_p1 = add_ln99_1_fu_1117_p2[25:0];

assign zext_ln113_10_fu_1577_p1 = lshr_ln113_8_reg_2203;

assign zext_ln113_1_fu_1614_p1 = add_ln113_9_fu_1609_p2;

assign zext_ln113_2_fu_1213_p1 = lshr_ln_fu_1203_p4;

assign zext_ln113_3_fu_1242_p1 = lshr_ln113_1_fu_1232_p4;

assign zext_ln113_4_fu_1271_p1 = lshr_ln113_2_fu_1261_p4;

assign zext_ln113_5_fu_1384_p1 = lshr_ln113_3_reg_2173;

assign zext_ln113_6_fu_1402_p1 = lshr_ln113_4_fu_1392_p4;

assign zext_ln113_7_fu_1436_p1 = lshr_ln113_5_fu_1426_p4;

assign zext_ln113_8_fu_1470_p1 = lshr_ln113_6_fu_1460_p4;

assign zext_ln113_9_fu_1504_p1 = lshr_ln113_7_fu_1494_p4;

assign zext_ln114_1_fu_1651_p1 = add_ln114_1_fu_1646_p2;

assign zext_ln114_2_fu_1638_p1 = tmp_s_fu_1628_p4;

assign zext_ln114_3_fu_1642_p1 = tmp_s_fu_1628_p4;

assign zext_ln114_fu_1619_p1 = add_ln113_10_reg_2167;

assign zext_ln115_1_fu_1678_p1 = tmp_reg_2233;

assign zext_ln115_2_fu_1681_p1 = add_ln115_2_reg_2184;

assign zext_ln115_fu_1656_p1 = add_ln114_2_reg_2178;

assign zext_ln116_fu_1341_p1 = add_ln116_fu_1336_p2;

assign zext_ln117_fu_1358_p1 = add_ln117_fu_1352_p2;

assign zext_ln118_fu_1691_p1 = add_ln118_reg_2213;

assign zext_ln119_fu_1695_p1 = add_ln119_reg_2218;

assign zext_ln120_fu_1699_p1 = add_ln120_reg_2223;

assign zext_ln121_fu_1703_p1 = add_ln121_reg_2228;

assign zext_ln122_fu_1707_p1 = add_ln122_reg_2238;

assign zext_ln30_10_fu_797_p1 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_407_arg1_r_3_0_0341_out;

assign zext_ln30_11_fu_836_p1 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_407_arg1_r_1_0_0335_out;

assign zext_ln30_1_fu_887_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_407_arg1_r_3_1_0342_out;

assign zext_ln30_2_fu_739_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_407_arg1_r_2_1_0339_out;

assign zext_ln30_2_fu_739_p1 = $unsigned(zext_ln30_2_fu_739_p0);

assign zext_ln30_3_fu_891_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_407_arg1_r_1_1_0336_out;

assign zext_ln30_4_fu_785_p1 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_407_arg1_r_130_0333_out;

assign zext_ln30_5_fu_700_p1 = reg_617;

assign zext_ln30_6_fu_831_p1 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_407_arg1_r_2_0_0338_out;

assign zext_ln30_7_fu_895_p1 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_407_arg1_r_1_0_0335_out;

assign zext_ln30_8_fu_705_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_407_arg1_r_3_1_0342_out;

assign zext_ln30_8_fu_705_p1 = $unsigned(zext_ln30_8_fu_705_p0);

assign zext_ln30_9_fu_751_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_407_arg1_r_1_1_0336_out;

assign zext_ln30_9_fu_751_p1 = $unsigned(zext_ln30_9_fu_751_p0);

assign zext_ln30_fu_695_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_407_arg1_r_231_0334_out;

assign zext_ln30_fu_695_p1 = $unsigned(zext_ln30_fu_695_p0);

always @ (posedge ap_clk) begin
    conv17_reg_1911[63:32] <= 32'b00000000000000000000000000000000;
    zext_ln30_reg_1917[63:32] <= 32'b00000000000000000000000000000000;
    zext_ln30_5_reg_1922[62:32] <= 31'b0000000000000000000000000000000;
    zext_ln30_2_reg_1945[63:32] <= 32'b00000000000000000000000000000000;
    zext_ln30_9_reg_1951[62:32] <= 31'b0000000000000000000000000000000;
    zext_ln30_4_reg_1974[63:32] <= 32'b00000000000000000000000000000000;
    zext_ln30_10_reg_1981[62:32] <= 31'b0000000000000000000000000000000;
    zext_ln30_6_reg_2002[63:32] <= 32'b00000000000000000000000000000000;
end

endmodule //fiat_25519_carry_square
