// Seed: 9214705
module module_0 (
    input tri0 id_0,
    input wand id_1,
    output wire id_2,
    input wire id_3,
    output tri0 id_4,
    input wire id_5,
    input wire id_6,
    input tri id_7,
    input supply0 id_8,
    input wire id_9,
    input tri1 id_10,
    input tri0 id_11,
    input wire id_12,
    output supply1 id_13,
    input uwire id_14
);
  wire \id_16 ;
  assign id_4 = !-1;
  assign id_4 = 1;
endmodule
module module_1 (
    input uwire id_0,
    input uwire id_1,
    input wire id_2,
    input wand id_3,
    output supply1 id_4,
    output supply1 id_5
);
  wire id_7;
  ;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_5,
      id_2,
      id_5,
      id_0,
      id_1,
      id_1,
      id_2,
      id_2,
      id_3,
      id_2,
      id_2,
      id_4,
      id_1
  );
  assign modCall_1.id_7 = 0;
endmodule
