Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Mar 15 14:11:35 2022
| Host         : LAPTOP-OHVOUTMM running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (5)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (5)
5. checking no_input_delay (24)
6. checking no_output_delay (37)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (5)
------------------------
 There are 5 register/latch pins with no clock driven by root clock pin: test/slowclock/M_ctr_q_reg[26]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (5)
------------------------------------------------
 There are 5 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (24)
-------------------------------
 There are 24 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (37)
--------------------------------
 There are 37 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -24.082     -178.176                     16                  411        0.200        0.000                      0                  411        4.500        0.000                       0                   193  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0             -24.082     -178.176                     16                  411        0.200        0.000                      0                  411        4.500        0.000                       0                   193  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :           16  Failing Endpoints,  Worst Slack      -24.082ns,  Total Violation     -178.176ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.200ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -24.082ns  (required time - arrival time)
  Source:                 test/M_prev_b_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test/M_prev_alu_out_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        33.975ns  (logic 22.460ns (66.108%)  route 11.515ns (33.892%))
  Logic Levels:           92  (CARRY4=79 LUT3=11 LUT6=2)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.624     5.208    test/CLK
    SLICE_X61Y57         FDRE                                         r  test/M_prev_b_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y57         FDRE (Prop_fdre_C_Q)         0.419     5.627 f  test/M_prev_b_q_reg[5]/Q
                         net (fo=4, routed)           0.424     6.051    test/alu/div/out0[5]
    SLICE_X61Y58         LUT6 (Prop_lut6_I4_O)        0.296     6.347 r  test/alu/div/out0_carry__0_i_3/O
                         net (fo=1, routed)           0.323     6.670    test/alu/div/out0_carry__0_i_3_n_0
    SLICE_X58Y58         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.177 r  test/alu/div/out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.177    test/alu/div/out0_carry__0_n_0
    SLICE_X58Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.291 r  test/alu/div/out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.291    test/alu/div/out0_carry__1_n_0
    SLICE_X58Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.405 r  test/alu/div/out0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.405    test/alu/div/out0_carry__2_n_0
    SLICE_X58Y61         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.676 r  test/alu/div/M_prev_alu_out_q_reg[15]_i_18/CO[0]
                         net (fo=21, routed)          0.962     8.638    test/M_div_out[15]
    SLICE_X52Y58         LUT3 (Prop_lut3_I0_O)        0.373     9.011 r  test/M_prev_alu_out_q[14]_i_33/O
                         net (fo=1, routed)           0.000     9.011    test/alu/div/S[0]
    SLICE_X52Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.544 r  test/alu/div/M_prev_alu_out_q_reg[14]_i_25/CO[3]
                         net (fo=1, routed)           0.000     9.544    test/alu/div/M_prev_alu_out_q_reg[14]_i_25_n_0
    SLICE_X52Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.661 r  test/alu/div/M_prev_alu_out_q_reg[14]_i_20/CO[3]
                         net (fo=1, routed)           0.000     9.661    test/alu/div/M_prev_alu_out_q_reg[14]_i_20_n_0
    SLICE_X52Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.778 r  test/alu/div/M_prev_alu_out_q_reg[14]_i_15/CO[3]
                         net (fo=1, routed)           0.000     9.778    test/alu/div/M_prev_alu_out_q_reg[14]_i_15_n_0
    SLICE_X52Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.895 r  test/alu/div/M_prev_alu_out_q_reg[14]_i_12/CO[3]
                         net (fo=1, routed)           0.000     9.895    test/alu/div/M_prev_alu_out_q_reg[14]_i_12_n_0
    SLICE_X52Y62         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.052 r  test/alu/div/M_prev_alu_out_q_reg[14]_i_8/CO[1]
                         net (fo=20, routed)          0.705    10.757    test/M_prev_alu_out_q[14]_i_14[11]
    SLICE_X55Y61         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    11.545 r  test/io_led_OBUF[9]_inst_i_80/CO[3]
                         net (fo=1, routed)           0.000    11.545    test/io_led_OBUF[9]_inst_i_80_n_0
    SLICE_X55Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.659 r  test/M_prev_alu_out_q_reg[12]_i_35/CO[3]
                         net (fo=1, routed)           0.000    11.659    test/M_prev_alu_out_q_reg[12]_i_35_n_0
    SLICE_X55Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.773 r  test/M_prev_alu_out_q_reg[12]_i_26/CO[3]
                         net (fo=1, routed)           0.000    11.773    test/M_prev_alu_out_q_reg[12]_i_26_n_0
    SLICE_X55Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.887 r  test/M_prev_alu_out_q_reg[12]_i_20/CO[3]
                         net (fo=1, routed)           0.000    11.887    test/M_prev_alu_out_q_reg[12]_i_20_n_0
    SLICE_X55Y65         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.044 r  test/M_prev_alu_out_q_reg[13]_i_18/CO[1]
                         net (fo=20, routed)          0.705    12.749    test/M_prev_alu_out_q[14]_i_14[10]
    SLICE_X56Y63         LUT3 (Prop_lut3_I1_O)        0.329    13.078 r  test/io_led_OBUF[9]_inst_i_93/O
                         net (fo=1, routed)           0.000    13.078    test/io_led_OBUF[9]_inst_i_93_n_0
    SLICE_X56Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.611 r  test/io_led_OBUF[9]_inst_i_75/CO[3]
                         net (fo=1, routed)           0.000    13.611    test/io_led_OBUF[9]_inst_i_75_n_0
    SLICE_X56Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.728 r  test/io_led_OBUF[9]_inst_i_60/CO[3]
                         net (fo=1, routed)           0.000    13.728    test/io_led_OBUF[9]_inst_i_60_n_0
    SLICE_X56Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.845 r  test/M_prev_alu_out_q_reg[12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    13.845    test/M_prev_alu_out_q_reg[12]_i_25_n_0
    SLICE_X56Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.962 r  test/M_prev_alu_out_q_reg[12]_i_19/CO[3]
                         net (fo=1, routed)           0.000    13.962    test/M_prev_alu_out_q_reg[12]_i_19_n_0
    SLICE_X56Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.119 r  test/M_prev_alu_out_q_reg[12]_i_14/CO[1]
                         net (fo=20, routed)          0.549    14.668    test/M_prev_alu_out_q[14]_i_14[9]
    SLICE_X57Y66         LUT3 (Prop_lut3_I1_O)        0.332    15.000 r  test/io_led_OBUF[9]_inst_i_90/O
                         net (fo=1, routed)           0.000    15.000    test/io_led_OBUF[9]_inst_i_90_n_0
    SLICE_X57Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.550 r  test/io_led_OBUF[9]_inst_i_70/CO[3]
                         net (fo=1, routed)           0.000    15.550    test/io_led_OBUF[9]_inst_i_70_n_0
    SLICE_X57Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.664 r  test/io_led_OBUF[9]_inst_i_55/CO[3]
                         net (fo=1, routed)           0.000    15.664    test/io_led_OBUF[9]_inst_i_55_n_0
    SLICE_X57Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.778 r  test/io_led_OBUF[9]_inst_i_41/CO[3]
                         net (fo=1, routed)           0.000    15.778    test/io_led_OBUF[9]_inst_i_41_n_0
    SLICE_X57Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.892 r  test/M_prev_alu_out_q_reg[11]_i_12/CO[3]
                         net (fo=1, routed)           0.000    15.892    test/M_prev_alu_out_q_reg[11]_i_12_n_0
    SLICE_X57Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.049 r  test/M_prev_alu_out_q_reg[11]_i_8/CO[1]
                         net (fo=20, routed)          0.599    16.648    test/M_prev_alu_out_q[14]_i_14[8]
    SLICE_X56Y69         LUT3 (Prop_lut3_I1_O)        0.329    16.977 r  test/io_led_OBUF[9]_inst_i_87/O
                         net (fo=1, routed)           0.000    16.977    test/io_led_OBUF[9]_inst_i_87_n_0
    SLICE_X56Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.510 r  test/io_led_OBUF[9]_inst_i_65/CO[3]
                         net (fo=1, routed)           0.000    17.510    test/io_led_OBUF[9]_inst_i_65_n_0
    SLICE_X56Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.627 r  test/io_led_OBUF[9]_inst_i_50/CO[3]
                         net (fo=1, routed)           0.000    17.627    test/io_led_OBUF[9]_inst_i_50_n_0
    SLICE_X56Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.744 r  test/io_led_OBUF[9]_inst_i_34/CO[3]
                         net (fo=1, routed)           0.000    17.744    test/io_led_OBUF[9]_inst_i_34_n_0
    SLICE_X56Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.861 r  test/io_led_OBUF[9]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.861    test/io_led_OBUF[9]_inst_i_24_n_0
    SLICE_X56Y73         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.018 r  test/io_led_OBUF[9]_inst_i_23/CO[1]
                         net (fo=20, routed)          0.787    18.806    test/M_prev_alu_out_q[14]_i_14[7]
    SLICE_X55Y71         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    19.594 r  test/M_prev_alu_out_q_reg[5]_i_58/CO[3]
                         net (fo=1, routed)           0.000    19.594    test/M_prev_alu_out_q_reg[5]_i_58_n_0
    SLICE_X55Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.708 r  test/io_led_OBUF[9]_inst_i_49/CO[3]
                         net (fo=1, routed)           0.000    19.708    test/io_led_OBUF[9]_inst_i_49_n_0
    SLICE_X55Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.822 r  test/io_led_OBUF[9]_inst_i_33/CO[3]
                         net (fo=1, routed)           0.000    19.822    test/io_led_OBUF[9]_inst_i_33_n_0
    SLICE_X55Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.936 r  test/io_led_OBUF[9]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.009    19.945    test/io_led_OBUF[9]_inst_i_22_n_0
    SLICE_X55Y75         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.102 r  test/io_led_OBUF[9]_inst_i_13/CO[1]
                         net (fo=21, routed)          0.696    20.798    test/M_prev_alu_out_q[14]_i_14[6]
    SLICE_X56Y74         LUT3 (Prop_lut3_I0_O)        0.329    21.127 r  test/M_prev_alu_out_q[5]_i_69/O
                         net (fo=1, routed)           0.000    21.127    test/M_prev_alu_out_q[5]_i_69_n_0
    SLICE_X56Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.660 r  test/M_prev_alu_out_q_reg[5]_i_53/CO[3]
                         net (fo=1, routed)           0.009    21.669    test/M_prev_alu_out_q_reg[5]_i_53_n_0
    SLICE_X56Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.786 r  test/M_prev_alu_out_q_reg[5]_i_43/CO[3]
                         net (fo=1, routed)           0.000    21.786    test/M_prev_alu_out_q_reg[5]_i_43_n_0
    SLICE_X56Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.903 r  test/M_prev_alu_out_q_reg[8]_i_17/CO[3]
                         net (fo=1, routed)           0.000    21.903    test/M_prev_alu_out_q_reg[8]_i_17_n_0
    SLICE_X56Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.020 r  test/M_prev_alu_out_q_reg[8]_i_11/CO[3]
                         net (fo=1, routed)           0.000    22.020    test/M_prev_alu_out_q_reg[8]_i_11_n_0
    SLICE_X56Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.177 r  test/M_prev_alu_out_q_reg[8]_i_7/CO[1]
                         net (fo=20, routed)          0.648    22.825    test/M_prev_alu_out_q[14]_i_14[5]
    SLICE_X57Y76         LUT3 (Prop_lut3_I1_O)        0.332    23.157 r  test/M_prev_alu_out_q[5]_i_65/O
                         net (fo=1, routed)           0.000    23.157    test/M_prev_alu_out_q[5]_i_65_n_0
    SLICE_X57Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.707 r  test/M_prev_alu_out_q_reg[5]_i_48/CO[3]
                         net (fo=1, routed)           0.000    23.707    test/M_prev_alu_out_q_reg[5]_i_48_n_0
    SLICE_X57Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.821 r  test/M_prev_alu_out_q_reg[5]_i_38/CO[3]
                         net (fo=1, routed)           0.000    23.821    test/M_prev_alu_out_q_reg[5]_i_38_n_0
    SLICE_X57Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.935 r  test/M_prev_alu_out_q_reg[5]_i_28/CO[3]
                         net (fo=1, routed)           0.000    23.935    test/M_prev_alu_out_q_reg[5]_i_28_n_0
    SLICE_X57Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.049 r  test/M_prev_alu_out_q_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000    24.049    test/M_prev_alu_out_q_reg[7]_i_11_n_0
    SLICE_X57Y80         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.206 r  test/M_prev_alu_out_q_reg[7]_i_7/CO[1]
                         net (fo=20, routed)          0.557    24.763    test/M_prev_alu_out_q[14]_i_14[4]
    SLICE_X56Y79         LUT3 (Prop_lut3_I1_O)        0.329    25.092 r  test/out0__972_carry_i_72/O
                         net (fo=1, routed)           0.000    25.092    test/out0__972_carry_i_72_n_0
    SLICE_X56Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.625 r  test/out0__972_carry_i_62/CO[3]
                         net (fo=1, routed)           0.000    25.625    test/out0__972_carry_i_62_n_0
    SLICE_X56Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.742 r  test/M_prev_alu_out_q_reg[5]_i_33/CO[3]
                         net (fo=1, routed)           0.000    25.742    test/M_prev_alu_out_q_reg[5]_i_33_n_0
    SLICE_X56Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.859 r  test/M_prev_alu_out_q_reg[5]_i_23/CO[3]
                         net (fo=1, routed)           0.000    25.859    test/M_prev_alu_out_q_reg[5]_i_23_n_0
    SLICE_X56Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.976 r  test/M_prev_alu_out_q_reg[5]_i_19/CO[3]
                         net (fo=1, routed)           0.000    25.976    test/M_prev_alu_out_q_reg[5]_i_19_n_0
    SLICE_X56Y83         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.133 r  test/M_prev_alu_out_q_reg[6]_i_7/CO[1]
                         net (fo=20, routed)          0.763    26.896    test/M_prev_alu_out_q[14]_i_14[3]
    SLICE_X55Y81         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    27.684 r  test/out0__972_carry_i_54/CO[3]
                         net (fo=1, routed)           0.000    27.684    test/out0__972_carry_i_54_n_0
    SLICE_X55Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.798 r  test/out0__972_carry_i_49/CO[3]
                         net (fo=1, routed)           0.000    27.798    test/out0__972_carry_i_49_n_0
    SLICE_X55Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.912 r  test/M_prev_alu_out_q_reg[5]_i_22/CO[3]
                         net (fo=1, routed)           0.000    27.912    test/M_prev_alu_out_q_reg[5]_i_22_n_0
    SLICE_X55Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.026 r  test/M_prev_alu_out_q_reg[5]_i_18/CO[3]
                         net (fo=1, routed)           0.000    28.026    test/M_prev_alu_out_q_reg[5]_i_18_n_0
    SLICE_X55Y85         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.183 r  test/M_prev_alu_out_q_reg[5]_i_10/CO[1]
                         net (fo=20, routed)          0.554    28.737    test/M_prev_alu_out_q[14]_i_14[2]
    SLICE_X57Y84         LUT3 (Prop_lut3_I1_O)        0.329    29.066 r  test/out0__972_carry_i_61/O
                         net (fo=1, routed)           0.000    29.066    test/out0__972_carry_i_61_n_0
    SLICE_X57Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.616 r  test/out0__972_carry_i_41/CO[3]
                         net (fo=1, routed)           0.000    29.616    test/out0__972_carry_i_41_n_0
    SLICE_X57Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.730 r  test/out0__972_carry_i_36/CO[3]
                         net (fo=1, routed)           0.000    29.730    test/out0__972_carry_i_36_n_0
    SLICE_X57Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.844 r  test/out0__972_carry_i_31/CO[3]
                         net (fo=1, routed)           0.000    29.844    test/out0__972_carry_i_31_n_0
    SLICE_X57Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.958 r  test/out0__972_carry_i_28/CO[3]
                         net (fo=1, routed)           0.000    29.958    test/out0__972_carry_i_28_n_0
    SLICE_X57Y88         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.115 r  test/io_led_OBUF[4]_inst_i_9/CO[1]
                         net (fo=20, routed)          0.554    30.668    test/M_prev_alu_out_q[14]_i_14[1]
    SLICE_X56Y87         LUT3 (Prop_lut3_I1_O)        0.329    30.997 r  test/out0__972_carry_i_44/O
                         net (fo=1, routed)           0.000    30.997    test/out0__972_carry_i_44_n_0
    SLICE_X56Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.530 r  test/out0__972_carry_i_24/CO[3]
                         net (fo=1, routed)           0.000    31.530    test/out0__972_carry_i_24_n_0
    SLICE_X56Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.647 r  test/out0__972_carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.000    31.647    test/out0__972_carry__0_i_11_n_0
    SLICE_X56Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.764 r  test/out0__972_carry_i_19/CO[3]
                         net (fo=1, routed)           0.000    31.764    test/out0__972_carry_i_19_n_0
    SLICE_X56Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.881 r  test/out0__972_carry_i_16/CO[3]
                         net (fo=1, routed)           0.000    31.881    test/out0__972_carry_i_16_n_0
    SLICE_X56Y91         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.038 r  test/out0__972_carry_i_15/CO[1]
                         net (fo=20, routed)          0.789    32.828    test/M_prev_alu_out_q[14]_i_14[0]
    SLICE_X55Y89         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    33.616 r  test/out0__972_carry_i_11/CO[3]
                         net (fo=1, routed)           0.000    33.616    test/out0__972_carry_i_11_n_0
    SLICE_X55Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.730 r  test/out0__972_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    33.730    test/out0__972_carry__0_i_6_n_0
    SLICE_X55Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.844 r  test/out0__972_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    33.844    test/out0__972_carry__1_i_6_n_0
    SLICE_X55Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.958 r  test/out0__972_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    33.958    test/out0__972_carry_i_8_n_0
    SLICE_X55Y93         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.115 r  test/out0__972_carry_i_7/CO[1]
                         net (fo=20, routed)          0.570    34.684    test/alu/div/out0__972_carry_0[1]
    SLICE_X56Y92         LUT3 (Prop_lut3_I1_O)        0.329    35.013 r  test/alu/div/out0__972_carry_i_14/O
                         net (fo=1, routed)           0.000    35.013    test/alu/div/out0__972_carry_i_14_n_0
    SLICE_X56Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    35.546 r  test/alu/div/out0__972_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    35.546    test/alu/div/out0__972_carry_i_2_n_0
    SLICE_X56Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.663 r  test/alu/div/out0__972_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.663    test/alu/div/out0__972_carry__0_i_1_n_0
    SLICE_X56Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.780 r  test/alu/div/out0__972_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.780    test/alu/div/out0__972_carry__1_i_1_n_0
    SLICE_X56Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.897 r  test/alu/div/out0__972_carry__2_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.897    test/alu/div/out0__972_carry__2_i_1_n_0
    SLICE_X56Y96         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.054 r  test/alu/div/out0__972_carry_i_1/CO[1]
                         net (fo=20, routed)          0.827    36.882    test/alu/div/CO[0]
    SLICE_X54Y93         LUT3 (Prop_lut3_I1_O)        0.332    37.214 r  test/alu/div/out0__972_carry_i_6/O
                         net (fo=1, routed)           0.000    37.214    test/alu/div/out0__972_carry_i_6_n_0
    SLICE_X54Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    37.727 r  test/alu/div/out0__972_carry/CO[3]
                         net (fo=1, routed)           0.000    37.727    test/alu/div/out0__972_carry_n_0
    SLICE_X54Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.844 r  test/alu/div/out0__972_carry__0/CO[3]
                         net (fo=1, routed)           0.000    37.844    test/alu/div/out0__972_carry__0_n_0
    SLICE_X54Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.961 r  test/alu/div/out0__972_carry__1/CO[3]
                         net (fo=1, routed)           0.000    37.961    test/alu/div/out0__972_carry__1_n_0
    SLICE_X54Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.078 r  test/alu/div/out0__972_carry__2/CO[3]
                         net (fo=1, routed)           0.000    38.078    test/alu/div/out0__972_carry__2_n_0
    SLICE_X54Y97         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    38.332 r  test/alu/div/out0__972_carry__3/CO[0]
                         net (fo=1, routed)           0.484    38.816    test/alu/div/M_div_out[0]
    SLICE_X55Y97         LUT6 (Prop_lut6_I5_O)        0.367    39.183 r  test/alu/div/M_prev_alu_out_q[0]_i_1_comp/O
                         net (fo=4, routed)           0.000    39.183    test/M_alu_out[0]
    SLICE_X55Y97         FDRE                                         r  test/M_prev_alu_out_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.443    14.847    test/CLK
    SLICE_X55Y97         FDRE                                         r  test/M_prev_alu_out_q_reg[0]/C
                         clock pessimism              0.258    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X55Y97         FDRE (Setup_fdre_C_D)        0.031    15.101    test/M_prev_alu_out_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.101    
                         arrival time                         -39.183    
  -------------------------------------------------------------------
                         slack                                -24.082    

Slack (VIOLATED) :        -22.282ns  (required time - arrival time)
  Source:                 test/M_prev_b_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test/M_prev_alu_out_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        32.170ns  (logic 21.099ns (65.585%)  route 11.071ns (34.415%))
  Logic Levels:           87  (CARRY4=74 LUT3=10 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.624     5.208    test/CLK
    SLICE_X61Y57         FDRE                                         r  test/M_prev_b_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y57         FDRE (Prop_fdre_C_Q)         0.419     5.627 f  test/M_prev_b_q_reg[5]/Q
                         net (fo=4, routed)           0.424     6.051    test/alu/div/out0[5]
    SLICE_X61Y58         LUT6 (Prop_lut6_I4_O)        0.296     6.347 r  test/alu/div/out0_carry__0_i_3/O
                         net (fo=1, routed)           0.323     6.670    test/alu/div/out0_carry__0_i_3_n_0
    SLICE_X58Y58         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.177 r  test/alu/div/out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.177    test/alu/div/out0_carry__0_n_0
    SLICE_X58Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.291 r  test/alu/div/out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.291    test/alu/div/out0_carry__1_n_0
    SLICE_X58Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.405 r  test/alu/div/out0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.405    test/alu/div/out0_carry__2_n_0
    SLICE_X58Y61         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.676 r  test/alu/div/M_prev_alu_out_q_reg[15]_i_18/CO[0]
                         net (fo=21, routed)          0.962     8.638    test/M_div_out[15]
    SLICE_X52Y58         LUT3 (Prop_lut3_I0_O)        0.373     9.011 r  test/M_prev_alu_out_q[14]_i_33/O
                         net (fo=1, routed)           0.000     9.011    test/alu/div/S[0]
    SLICE_X52Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.544 r  test/alu/div/M_prev_alu_out_q_reg[14]_i_25/CO[3]
                         net (fo=1, routed)           0.000     9.544    test/alu/div/M_prev_alu_out_q_reg[14]_i_25_n_0
    SLICE_X52Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.661 r  test/alu/div/M_prev_alu_out_q_reg[14]_i_20/CO[3]
                         net (fo=1, routed)           0.000     9.661    test/alu/div/M_prev_alu_out_q_reg[14]_i_20_n_0
    SLICE_X52Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.778 r  test/alu/div/M_prev_alu_out_q_reg[14]_i_15/CO[3]
                         net (fo=1, routed)           0.000     9.778    test/alu/div/M_prev_alu_out_q_reg[14]_i_15_n_0
    SLICE_X52Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.895 r  test/alu/div/M_prev_alu_out_q_reg[14]_i_12/CO[3]
                         net (fo=1, routed)           0.000     9.895    test/alu/div/M_prev_alu_out_q_reg[14]_i_12_n_0
    SLICE_X52Y62         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.052 r  test/alu/div/M_prev_alu_out_q_reg[14]_i_8/CO[1]
                         net (fo=20, routed)          0.705    10.757    test/M_prev_alu_out_q[14]_i_14[11]
    SLICE_X55Y61         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    11.545 r  test/io_led_OBUF[9]_inst_i_80/CO[3]
                         net (fo=1, routed)           0.000    11.545    test/io_led_OBUF[9]_inst_i_80_n_0
    SLICE_X55Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.659 r  test/M_prev_alu_out_q_reg[12]_i_35/CO[3]
                         net (fo=1, routed)           0.000    11.659    test/M_prev_alu_out_q_reg[12]_i_35_n_0
    SLICE_X55Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.773 r  test/M_prev_alu_out_q_reg[12]_i_26/CO[3]
                         net (fo=1, routed)           0.000    11.773    test/M_prev_alu_out_q_reg[12]_i_26_n_0
    SLICE_X55Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.887 r  test/M_prev_alu_out_q_reg[12]_i_20/CO[3]
                         net (fo=1, routed)           0.000    11.887    test/M_prev_alu_out_q_reg[12]_i_20_n_0
    SLICE_X55Y65         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.044 r  test/M_prev_alu_out_q_reg[13]_i_18/CO[1]
                         net (fo=20, routed)          0.705    12.749    test/M_prev_alu_out_q[14]_i_14[10]
    SLICE_X56Y63         LUT3 (Prop_lut3_I1_O)        0.329    13.078 r  test/io_led_OBUF[9]_inst_i_93/O
                         net (fo=1, routed)           0.000    13.078    test/io_led_OBUF[9]_inst_i_93_n_0
    SLICE_X56Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.611 r  test/io_led_OBUF[9]_inst_i_75/CO[3]
                         net (fo=1, routed)           0.000    13.611    test/io_led_OBUF[9]_inst_i_75_n_0
    SLICE_X56Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.728 r  test/io_led_OBUF[9]_inst_i_60/CO[3]
                         net (fo=1, routed)           0.000    13.728    test/io_led_OBUF[9]_inst_i_60_n_0
    SLICE_X56Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.845 r  test/M_prev_alu_out_q_reg[12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    13.845    test/M_prev_alu_out_q_reg[12]_i_25_n_0
    SLICE_X56Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.962 r  test/M_prev_alu_out_q_reg[12]_i_19/CO[3]
                         net (fo=1, routed)           0.000    13.962    test/M_prev_alu_out_q_reg[12]_i_19_n_0
    SLICE_X56Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.119 r  test/M_prev_alu_out_q_reg[12]_i_14/CO[1]
                         net (fo=20, routed)          0.549    14.668    test/M_prev_alu_out_q[14]_i_14[9]
    SLICE_X57Y66         LUT3 (Prop_lut3_I1_O)        0.332    15.000 r  test/io_led_OBUF[9]_inst_i_90/O
                         net (fo=1, routed)           0.000    15.000    test/io_led_OBUF[9]_inst_i_90_n_0
    SLICE_X57Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.550 r  test/io_led_OBUF[9]_inst_i_70/CO[3]
                         net (fo=1, routed)           0.000    15.550    test/io_led_OBUF[9]_inst_i_70_n_0
    SLICE_X57Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.664 r  test/io_led_OBUF[9]_inst_i_55/CO[3]
                         net (fo=1, routed)           0.000    15.664    test/io_led_OBUF[9]_inst_i_55_n_0
    SLICE_X57Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.778 r  test/io_led_OBUF[9]_inst_i_41/CO[3]
                         net (fo=1, routed)           0.000    15.778    test/io_led_OBUF[9]_inst_i_41_n_0
    SLICE_X57Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.892 r  test/M_prev_alu_out_q_reg[11]_i_12/CO[3]
                         net (fo=1, routed)           0.000    15.892    test/M_prev_alu_out_q_reg[11]_i_12_n_0
    SLICE_X57Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.049 r  test/M_prev_alu_out_q_reg[11]_i_8/CO[1]
                         net (fo=20, routed)          0.599    16.648    test/M_prev_alu_out_q[14]_i_14[8]
    SLICE_X56Y69         LUT3 (Prop_lut3_I1_O)        0.329    16.977 r  test/io_led_OBUF[9]_inst_i_87/O
                         net (fo=1, routed)           0.000    16.977    test/io_led_OBUF[9]_inst_i_87_n_0
    SLICE_X56Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.510 r  test/io_led_OBUF[9]_inst_i_65/CO[3]
                         net (fo=1, routed)           0.000    17.510    test/io_led_OBUF[9]_inst_i_65_n_0
    SLICE_X56Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.627 r  test/io_led_OBUF[9]_inst_i_50/CO[3]
                         net (fo=1, routed)           0.000    17.627    test/io_led_OBUF[9]_inst_i_50_n_0
    SLICE_X56Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.744 r  test/io_led_OBUF[9]_inst_i_34/CO[3]
                         net (fo=1, routed)           0.000    17.744    test/io_led_OBUF[9]_inst_i_34_n_0
    SLICE_X56Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.861 r  test/io_led_OBUF[9]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.861    test/io_led_OBUF[9]_inst_i_24_n_0
    SLICE_X56Y73         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.018 r  test/io_led_OBUF[9]_inst_i_23/CO[1]
                         net (fo=20, routed)          0.787    18.806    test/M_prev_alu_out_q[14]_i_14[7]
    SLICE_X55Y71         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    19.594 r  test/M_prev_alu_out_q_reg[5]_i_58/CO[3]
                         net (fo=1, routed)           0.000    19.594    test/M_prev_alu_out_q_reg[5]_i_58_n_0
    SLICE_X55Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.708 r  test/io_led_OBUF[9]_inst_i_49/CO[3]
                         net (fo=1, routed)           0.000    19.708    test/io_led_OBUF[9]_inst_i_49_n_0
    SLICE_X55Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.822 r  test/io_led_OBUF[9]_inst_i_33/CO[3]
                         net (fo=1, routed)           0.000    19.822    test/io_led_OBUF[9]_inst_i_33_n_0
    SLICE_X55Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.936 r  test/io_led_OBUF[9]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.009    19.945    test/io_led_OBUF[9]_inst_i_22_n_0
    SLICE_X55Y75         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.102 r  test/io_led_OBUF[9]_inst_i_13/CO[1]
                         net (fo=21, routed)          0.696    20.798    test/M_prev_alu_out_q[14]_i_14[6]
    SLICE_X56Y74         LUT3 (Prop_lut3_I0_O)        0.329    21.127 r  test/M_prev_alu_out_q[5]_i_69/O
                         net (fo=1, routed)           0.000    21.127    test/M_prev_alu_out_q[5]_i_69_n_0
    SLICE_X56Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.660 r  test/M_prev_alu_out_q_reg[5]_i_53/CO[3]
                         net (fo=1, routed)           0.009    21.669    test/M_prev_alu_out_q_reg[5]_i_53_n_0
    SLICE_X56Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.786 r  test/M_prev_alu_out_q_reg[5]_i_43/CO[3]
                         net (fo=1, routed)           0.000    21.786    test/M_prev_alu_out_q_reg[5]_i_43_n_0
    SLICE_X56Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.903 r  test/M_prev_alu_out_q_reg[8]_i_17/CO[3]
                         net (fo=1, routed)           0.000    21.903    test/M_prev_alu_out_q_reg[8]_i_17_n_0
    SLICE_X56Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.020 r  test/M_prev_alu_out_q_reg[8]_i_11/CO[3]
                         net (fo=1, routed)           0.000    22.020    test/M_prev_alu_out_q_reg[8]_i_11_n_0
    SLICE_X56Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.177 r  test/M_prev_alu_out_q_reg[8]_i_7/CO[1]
                         net (fo=20, routed)          0.648    22.825    test/M_prev_alu_out_q[14]_i_14[5]
    SLICE_X57Y76         LUT3 (Prop_lut3_I1_O)        0.332    23.157 r  test/M_prev_alu_out_q[5]_i_65/O
                         net (fo=1, routed)           0.000    23.157    test/M_prev_alu_out_q[5]_i_65_n_0
    SLICE_X57Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.707 r  test/M_prev_alu_out_q_reg[5]_i_48/CO[3]
                         net (fo=1, routed)           0.000    23.707    test/M_prev_alu_out_q_reg[5]_i_48_n_0
    SLICE_X57Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.821 r  test/M_prev_alu_out_q_reg[5]_i_38/CO[3]
                         net (fo=1, routed)           0.000    23.821    test/M_prev_alu_out_q_reg[5]_i_38_n_0
    SLICE_X57Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.935 r  test/M_prev_alu_out_q_reg[5]_i_28/CO[3]
                         net (fo=1, routed)           0.000    23.935    test/M_prev_alu_out_q_reg[5]_i_28_n_0
    SLICE_X57Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.049 r  test/M_prev_alu_out_q_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000    24.049    test/M_prev_alu_out_q_reg[7]_i_11_n_0
    SLICE_X57Y80         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.206 r  test/M_prev_alu_out_q_reg[7]_i_7/CO[1]
                         net (fo=20, routed)          0.557    24.763    test/M_prev_alu_out_q[14]_i_14[4]
    SLICE_X56Y79         LUT3 (Prop_lut3_I1_O)        0.329    25.092 r  test/out0__972_carry_i_72/O
                         net (fo=1, routed)           0.000    25.092    test/out0__972_carry_i_72_n_0
    SLICE_X56Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.625 r  test/out0__972_carry_i_62/CO[3]
                         net (fo=1, routed)           0.000    25.625    test/out0__972_carry_i_62_n_0
    SLICE_X56Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.742 r  test/M_prev_alu_out_q_reg[5]_i_33/CO[3]
                         net (fo=1, routed)           0.000    25.742    test/M_prev_alu_out_q_reg[5]_i_33_n_0
    SLICE_X56Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.859 r  test/M_prev_alu_out_q_reg[5]_i_23/CO[3]
                         net (fo=1, routed)           0.000    25.859    test/M_prev_alu_out_q_reg[5]_i_23_n_0
    SLICE_X56Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.976 r  test/M_prev_alu_out_q_reg[5]_i_19/CO[3]
                         net (fo=1, routed)           0.000    25.976    test/M_prev_alu_out_q_reg[5]_i_19_n_0
    SLICE_X56Y83         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.133 r  test/M_prev_alu_out_q_reg[6]_i_7/CO[1]
                         net (fo=20, routed)          0.763    26.896    test/M_prev_alu_out_q[14]_i_14[3]
    SLICE_X55Y81         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    27.684 r  test/out0__972_carry_i_54/CO[3]
                         net (fo=1, routed)           0.000    27.684    test/out0__972_carry_i_54_n_0
    SLICE_X55Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.798 r  test/out0__972_carry_i_49/CO[3]
                         net (fo=1, routed)           0.000    27.798    test/out0__972_carry_i_49_n_0
    SLICE_X55Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.912 r  test/M_prev_alu_out_q_reg[5]_i_22/CO[3]
                         net (fo=1, routed)           0.000    27.912    test/M_prev_alu_out_q_reg[5]_i_22_n_0
    SLICE_X55Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.026 r  test/M_prev_alu_out_q_reg[5]_i_18/CO[3]
                         net (fo=1, routed)           0.000    28.026    test/M_prev_alu_out_q_reg[5]_i_18_n_0
    SLICE_X55Y85         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.183 r  test/M_prev_alu_out_q_reg[5]_i_10/CO[1]
                         net (fo=20, routed)          0.554    28.737    test/M_prev_alu_out_q[14]_i_14[2]
    SLICE_X57Y84         LUT3 (Prop_lut3_I1_O)        0.329    29.066 r  test/out0__972_carry_i_61/O
                         net (fo=1, routed)           0.000    29.066    test/out0__972_carry_i_61_n_0
    SLICE_X57Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.616 r  test/out0__972_carry_i_41/CO[3]
                         net (fo=1, routed)           0.000    29.616    test/out0__972_carry_i_41_n_0
    SLICE_X57Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.730 r  test/out0__972_carry_i_36/CO[3]
                         net (fo=1, routed)           0.000    29.730    test/out0__972_carry_i_36_n_0
    SLICE_X57Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.844 r  test/out0__972_carry_i_31/CO[3]
                         net (fo=1, routed)           0.000    29.844    test/out0__972_carry_i_31_n_0
    SLICE_X57Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.958 r  test/out0__972_carry_i_28/CO[3]
                         net (fo=1, routed)           0.000    29.958    test/out0__972_carry_i_28_n_0
    SLICE_X57Y88         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.115 r  test/io_led_OBUF[4]_inst_i_9/CO[1]
                         net (fo=20, routed)          0.554    30.668    test/M_prev_alu_out_q[14]_i_14[1]
    SLICE_X56Y87         LUT3 (Prop_lut3_I1_O)        0.329    30.997 r  test/out0__972_carry_i_44/O
                         net (fo=1, routed)           0.000    30.997    test/out0__972_carry_i_44_n_0
    SLICE_X56Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.530 r  test/out0__972_carry_i_24/CO[3]
                         net (fo=1, routed)           0.000    31.530    test/out0__972_carry_i_24_n_0
    SLICE_X56Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.647 r  test/out0__972_carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.000    31.647    test/out0__972_carry__0_i_11_n_0
    SLICE_X56Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.764 r  test/out0__972_carry_i_19/CO[3]
                         net (fo=1, routed)           0.000    31.764    test/out0__972_carry_i_19_n_0
    SLICE_X56Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.881 r  test/out0__972_carry_i_16/CO[3]
                         net (fo=1, routed)           0.000    31.881    test/out0__972_carry_i_16_n_0
    SLICE_X56Y91         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.038 r  test/out0__972_carry_i_15/CO[1]
                         net (fo=20, routed)          0.789    32.828    test/M_prev_alu_out_q[14]_i_14[0]
    SLICE_X55Y89         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    33.616 r  test/out0__972_carry_i_11/CO[3]
                         net (fo=1, routed)           0.000    33.616    test/out0__972_carry_i_11_n_0
    SLICE_X55Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.730 r  test/out0__972_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    33.730    test/out0__972_carry__0_i_6_n_0
    SLICE_X55Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.844 r  test/out0__972_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    33.844    test/out0__972_carry__1_i_6_n_0
    SLICE_X55Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.958 r  test/out0__972_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    33.958    test/out0__972_carry_i_8_n_0
    SLICE_X55Y93         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.115 r  test/out0__972_carry_i_7/CO[1]
                         net (fo=20, routed)          0.570    34.684    test/alu/div/out0__972_carry_0[1]
    SLICE_X56Y92         LUT3 (Prop_lut3_I1_O)        0.329    35.013 r  test/alu/div/out0__972_carry_i_14/O
                         net (fo=1, routed)           0.000    35.013    test/alu/div/out0__972_carry_i_14_n_0
    SLICE_X56Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    35.546 r  test/alu/div/out0__972_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    35.546    test/alu/div/out0__972_carry_i_2_n_0
    SLICE_X56Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.663 r  test/alu/div/out0__972_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.663    test/alu/div/out0__972_carry__0_i_1_n_0
    SLICE_X56Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.780 r  test/alu/div/out0__972_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.780    test/alu/div/out0__972_carry__1_i_1_n_0
    SLICE_X56Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.897 r  test/alu/div/out0__972_carry__2_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.897    test/alu/div/out0__972_carry__2_i_1_n_0
    SLICE_X56Y96         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.054 r  test/alu/div/out0__972_carry_i_1/CO[1]
                         net (fo=20, routed)          0.714    36.768    test/alu/mul/M_prev_alu_out_q_reg[1]_4[0]
    SLICE_X57Y89         LUT4 (Prop_lut4_I1_O)        0.332    37.100 r  test/alu/mul/M_prev_alu_out_q[1]_i_3/O
                         net (fo=1, routed)           0.154    37.254    test/alu/mul/M_prev_alu_out_q[1]_i_3_n_0
    SLICE_X57Y89         LUT6 (Prop_lut6_I1_O)        0.124    37.378 r  test/alu/mul/M_prev_alu_out_q[1]_i_1/O
                         net (fo=4, routed)           0.000    37.378    test/M_alu_out[1]
    SLICE_X57Y89         FDRE                                         r  test/M_prev_alu_out_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.441    14.845    test/CLK
    SLICE_X57Y89         FDRE                                         r  test/M_prev_alu_out_q_reg[1]/C
                         clock pessimism              0.258    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X57Y89         FDRE (Setup_fdre_C_D)        0.029    15.097    test/M_prev_alu_out_q_reg[1]
  -------------------------------------------------------------------
                         required time                         15.097    
                         arrival time                         -37.378    
  -------------------------------------------------------------------
                         slack                                -22.282    

Slack (VIOLATED) :        -20.512ns  (required time - arrival time)
  Source:                 test/M_prev_b_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test/M_prev_alu_out_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        30.399ns  (logic 19.726ns (64.890%)  route 10.673ns (35.110%))
  Logic Levels:           81  (CARRY4=69 LUT3=9 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.624     5.208    test/CLK
    SLICE_X61Y57         FDRE                                         r  test/M_prev_b_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y57         FDRE (Prop_fdre_C_Q)         0.419     5.627 f  test/M_prev_b_q_reg[5]/Q
                         net (fo=4, routed)           0.424     6.051    test/alu/div/out0[5]
    SLICE_X61Y58         LUT6 (Prop_lut6_I4_O)        0.296     6.347 r  test/alu/div/out0_carry__0_i_3/O
                         net (fo=1, routed)           0.323     6.670    test/alu/div/out0_carry__0_i_3_n_0
    SLICE_X58Y58         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.177 r  test/alu/div/out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.177    test/alu/div/out0_carry__0_n_0
    SLICE_X58Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.291 r  test/alu/div/out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.291    test/alu/div/out0_carry__1_n_0
    SLICE_X58Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.405 r  test/alu/div/out0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.405    test/alu/div/out0_carry__2_n_0
    SLICE_X58Y61         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.676 r  test/alu/div/M_prev_alu_out_q_reg[15]_i_18/CO[0]
                         net (fo=21, routed)          0.962     8.638    test/M_div_out[15]
    SLICE_X52Y58         LUT3 (Prop_lut3_I0_O)        0.373     9.011 r  test/M_prev_alu_out_q[14]_i_33/O
                         net (fo=1, routed)           0.000     9.011    test/alu/div/S[0]
    SLICE_X52Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.544 r  test/alu/div/M_prev_alu_out_q_reg[14]_i_25/CO[3]
                         net (fo=1, routed)           0.000     9.544    test/alu/div/M_prev_alu_out_q_reg[14]_i_25_n_0
    SLICE_X52Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.661 r  test/alu/div/M_prev_alu_out_q_reg[14]_i_20/CO[3]
                         net (fo=1, routed)           0.000     9.661    test/alu/div/M_prev_alu_out_q_reg[14]_i_20_n_0
    SLICE_X52Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.778 r  test/alu/div/M_prev_alu_out_q_reg[14]_i_15/CO[3]
                         net (fo=1, routed)           0.000     9.778    test/alu/div/M_prev_alu_out_q_reg[14]_i_15_n_0
    SLICE_X52Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.895 r  test/alu/div/M_prev_alu_out_q_reg[14]_i_12/CO[3]
                         net (fo=1, routed)           0.000     9.895    test/alu/div/M_prev_alu_out_q_reg[14]_i_12_n_0
    SLICE_X52Y62         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.052 r  test/alu/div/M_prev_alu_out_q_reg[14]_i_8/CO[1]
                         net (fo=20, routed)          0.705    10.757    test/M_prev_alu_out_q[14]_i_14[11]
    SLICE_X55Y61         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    11.545 r  test/io_led_OBUF[9]_inst_i_80/CO[3]
                         net (fo=1, routed)           0.000    11.545    test/io_led_OBUF[9]_inst_i_80_n_0
    SLICE_X55Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.659 r  test/M_prev_alu_out_q_reg[12]_i_35/CO[3]
                         net (fo=1, routed)           0.000    11.659    test/M_prev_alu_out_q_reg[12]_i_35_n_0
    SLICE_X55Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.773 r  test/M_prev_alu_out_q_reg[12]_i_26/CO[3]
                         net (fo=1, routed)           0.000    11.773    test/M_prev_alu_out_q_reg[12]_i_26_n_0
    SLICE_X55Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.887 r  test/M_prev_alu_out_q_reg[12]_i_20/CO[3]
                         net (fo=1, routed)           0.000    11.887    test/M_prev_alu_out_q_reg[12]_i_20_n_0
    SLICE_X55Y65         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.044 r  test/M_prev_alu_out_q_reg[13]_i_18/CO[1]
                         net (fo=20, routed)          0.705    12.749    test/M_prev_alu_out_q[14]_i_14[10]
    SLICE_X56Y63         LUT3 (Prop_lut3_I1_O)        0.329    13.078 r  test/io_led_OBUF[9]_inst_i_93/O
                         net (fo=1, routed)           0.000    13.078    test/io_led_OBUF[9]_inst_i_93_n_0
    SLICE_X56Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.611 r  test/io_led_OBUF[9]_inst_i_75/CO[3]
                         net (fo=1, routed)           0.000    13.611    test/io_led_OBUF[9]_inst_i_75_n_0
    SLICE_X56Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.728 r  test/io_led_OBUF[9]_inst_i_60/CO[3]
                         net (fo=1, routed)           0.000    13.728    test/io_led_OBUF[9]_inst_i_60_n_0
    SLICE_X56Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.845 r  test/M_prev_alu_out_q_reg[12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    13.845    test/M_prev_alu_out_q_reg[12]_i_25_n_0
    SLICE_X56Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.962 r  test/M_prev_alu_out_q_reg[12]_i_19/CO[3]
                         net (fo=1, routed)           0.000    13.962    test/M_prev_alu_out_q_reg[12]_i_19_n_0
    SLICE_X56Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.119 r  test/M_prev_alu_out_q_reg[12]_i_14/CO[1]
                         net (fo=20, routed)          0.549    14.668    test/M_prev_alu_out_q[14]_i_14[9]
    SLICE_X57Y66         LUT3 (Prop_lut3_I1_O)        0.332    15.000 r  test/io_led_OBUF[9]_inst_i_90/O
                         net (fo=1, routed)           0.000    15.000    test/io_led_OBUF[9]_inst_i_90_n_0
    SLICE_X57Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.550 r  test/io_led_OBUF[9]_inst_i_70/CO[3]
                         net (fo=1, routed)           0.000    15.550    test/io_led_OBUF[9]_inst_i_70_n_0
    SLICE_X57Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.664 r  test/io_led_OBUF[9]_inst_i_55/CO[3]
                         net (fo=1, routed)           0.000    15.664    test/io_led_OBUF[9]_inst_i_55_n_0
    SLICE_X57Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.778 r  test/io_led_OBUF[9]_inst_i_41/CO[3]
                         net (fo=1, routed)           0.000    15.778    test/io_led_OBUF[9]_inst_i_41_n_0
    SLICE_X57Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.892 r  test/M_prev_alu_out_q_reg[11]_i_12/CO[3]
                         net (fo=1, routed)           0.000    15.892    test/M_prev_alu_out_q_reg[11]_i_12_n_0
    SLICE_X57Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.049 r  test/M_prev_alu_out_q_reg[11]_i_8/CO[1]
                         net (fo=20, routed)          0.599    16.648    test/M_prev_alu_out_q[14]_i_14[8]
    SLICE_X56Y69         LUT3 (Prop_lut3_I1_O)        0.329    16.977 r  test/io_led_OBUF[9]_inst_i_87/O
                         net (fo=1, routed)           0.000    16.977    test/io_led_OBUF[9]_inst_i_87_n_0
    SLICE_X56Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.510 r  test/io_led_OBUF[9]_inst_i_65/CO[3]
                         net (fo=1, routed)           0.000    17.510    test/io_led_OBUF[9]_inst_i_65_n_0
    SLICE_X56Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.627 r  test/io_led_OBUF[9]_inst_i_50/CO[3]
                         net (fo=1, routed)           0.000    17.627    test/io_led_OBUF[9]_inst_i_50_n_0
    SLICE_X56Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.744 r  test/io_led_OBUF[9]_inst_i_34/CO[3]
                         net (fo=1, routed)           0.000    17.744    test/io_led_OBUF[9]_inst_i_34_n_0
    SLICE_X56Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.861 r  test/io_led_OBUF[9]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.861    test/io_led_OBUF[9]_inst_i_24_n_0
    SLICE_X56Y73         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.018 r  test/io_led_OBUF[9]_inst_i_23/CO[1]
                         net (fo=20, routed)          0.787    18.806    test/M_prev_alu_out_q[14]_i_14[7]
    SLICE_X55Y71         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    19.594 r  test/M_prev_alu_out_q_reg[5]_i_58/CO[3]
                         net (fo=1, routed)           0.000    19.594    test/M_prev_alu_out_q_reg[5]_i_58_n_0
    SLICE_X55Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.708 r  test/io_led_OBUF[9]_inst_i_49/CO[3]
                         net (fo=1, routed)           0.000    19.708    test/io_led_OBUF[9]_inst_i_49_n_0
    SLICE_X55Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.822 r  test/io_led_OBUF[9]_inst_i_33/CO[3]
                         net (fo=1, routed)           0.000    19.822    test/io_led_OBUF[9]_inst_i_33_n_0
    SLICE_X55Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.936 r  test/io_led_OBUF[9]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.009    19.945    test/io_led_OBUF[9]_inst_i_22_n_0
    SLICE_X55Y75         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.102 r  test/io_led_OBUF[9]_inst_i_13/CO[1]
                         net (fo=21, routed)          0.696    20.798    test/M_prev_alu_out_q[14]_i_14[6]
    SLICE_X56Y74         LUT3 (Prop_lut3_I0_O)        0.329    21.127 r  test/M_prev_alu_out_q[5]_i_69/O
                         net (fo=1, routed)           0.000    21.127    test/M_prev_alu_out_q[5]_i_69_n_0
    SLICE_X56Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.660 r  test/M_prev_alu_out_q_reg[5]_i_53/CO[3]
                         net (fo=1, routed)           0.009    21.669    test/M_prev_alu_out_q_reg[5]_i_53_n_0
    SLICE_X56Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.786 r  test/M_prev_alu_out_q_reg[5]_i_43/CO[3]
                         net (fo=1, routed)           0.000    21.786    test/M_prev_alu_out_q_reg[5]_i_43_n_0
    SLICE_X56Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.903 r  test/M_prev_alu_out_q_reg[8]_i_17/CO[3]
                         net (fo=1, routed)           0.000    21.903    test/M_prev_alu_out_q_reg[8]_i_17_n_0
    SLICE_X56Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.020 r  test/M_prev_alu_out_q_reg[8]_i_11/CO[3]
                         net (fo=1, routed)           0.000    22.020    test/M_prev_alu_out_q_reg[8]_i_11_n_0
    SLICE_X56Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.177 r  test/M_prev_alu_out_q_reg[8]_i_7/CO[1]
                         net (fo=20, routed)          0.648    22.825    test/M_prev_alu_out_q[14]_i_14[5]
    SLICE_X57Y76         LUT3 (Prop_lut3_I1_O)        0.332    23.157 r  test/M_prev_alu_out_q[5]_i_65/O
                         net (fo=1, routed)           0.000    23.157    test/M_prev_alu_out_q[5]_i_65_n_0
    SLICE_X57Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.707 r  test/M_prev_alu_out_q_reg[5]_i_48/CO[3]
                         net (fo=1, routed)           0.000    23.707    test/M_prev_alu_out_q_reg[5]_i_48_n_0
    SLICE_X57Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.821 r  test/M_prev_alu_out_q_reg[5]_i_38/CO[3]
                         net (fo=1, routed)           0.000    23.821    test/M_prev_alu_out_q_reg[5]_i_38_n_0
    SLICE_X57Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.935 r  test/M_prev_alu_out_q_reg[5]_i_28/CO[3]
                         net (fo=1, routed)           0.000    23.935    test/M_prev_alu_out_q_reg[5]_i_28_n_0
    SLICE_X57Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.049 r  test/M_prev_alu_out_q_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000    24.049    test/M_prev_alu_out_q_reg[7]_i_11_n_0
    SLICE_X57Y80         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.206 r  test/M_prev_alu_out_q_reg[7]_i_7/CO[1]
                         net (fo=20, routed)          0.557    24.763    test/M_prev_alu_out_q[14]_i_14[4]
    SLICE_X56Y79         LUT3 (Prop_lut3_I1_O)        0.329    25.092 r  test/out0__972_carry_i_72/O
                         net (fo=1, routed)           0.000    25.092    test/out0__972_carry_i_72_n_0
    SLICE_X56Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.625 r  test/out0__972_carry_i_62/CO[3]
                         net (fo=1, routed)           0.000    25.625    test/out0__972_carry_i_62_n_0
    SLICE_X56Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.742 r  test/M_prev_alu_out_q_reg[5]_i_33/CO[3]
                         net (fo=1, routed)           0.000    25.742    test/M_prev_alu_out_q_reg[5]_i_33_n_0
    SLICE_X56Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.859 r  test/M_prev_alu_out_q_reg[5]_i_23/CO[3]
                         net (fo=1, routed)           0.000    25.859    test/M_prev_alu_out_q_reg[5]_i_23_n_0
    SLICE_X56Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.976 r  test/M_prev_alu_out_q_reg[5]_i_19/CO[3]
                         net (fo=1, routed)           0.000    25.976    test/M_prev_alu_out_q_reg[5]_i_19_n_0
    SLICE_X56Y83         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.133 r  test/M_prev_alu_out_q_reg[6]_i_7/CO[1]
                         net (fo=20, routed)          0.763    26.896    test/M_prev_alu_out_q[14]_i_14[3]
    SLICE_X55Y81         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    27.684 r  test/out0__972_carry_i_54/CO[3]
                         net (fo=1, routed)           0.000    27.684    test/out0__972_carry_i_54_n_0
    SLICE_X55Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.798 r  test/out0__972_carry_i_49/CO[3]
                         net (fo=1, routed)           0.000    27.798    test/out0__972_carry_i_49_n_0
    SLICE_X55Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.912 r  test/M_prev_alu_out_q_reg[5]_i_22/CO[3]
                         net (fo=1, routed)           0.000    27.912    test/M_prev_alu_out_q_reg[5]_i_22_n_0
    SLICE_X55Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.026 r  test/M_prev_alu_out_q_reg[5]_i_18/CO[3]
                         net (fo=1, routed)           0.000    28.026    test/M_prev_alu_out_q_reg[5]_i_18_n_0
    SLICE_X55Y85         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.183 r  test/M_prev_alu_out_q_reg[5]_i_10/CO[1]
                         net (fo=20, routed)          0.554    28.737    test/M_prev_alu_out_q[14]_i_14[2]
    SLICE_X57Y84         LUT3 (Prop_lut3_I1_O)        0.329    29.066 r  test/out0__972_carry_i_61/O
                         net (fo=1, routed)           0.000    29.066    test/out0__972_carry_i_61_n_0
    SLICE_X57Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.616 r  test/out0__972_carry_i_41/CO[3]
                         net (fo=1, routed)           0.000    29.616    test/out0__972_carry_i_41_n_0
    SLICE_X57Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.730 r  test/out0__972_carry_i_36/CO[3]
                         net (fo=1, routed)           0.000    29.730    test/out0__972_carry_i_36_n_0
    SLICE_X57Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.844 r  test/out0__972_carry_i_31/CO[3]
                         net (fo=1, routed)           0.000    29.844    test/out0__972_carry_i_31_n_0
    SLICE_X57Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.958 r  test/out0__972_carry_i_28/CO[3]
                         net (fo=1, routed)           0.000    29.958    test/out0__972_carry_i_28_n_0
    SLICE_X57Y88         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.115 r  test/io_led_OBUF[4]_inst_i_9/CO[1]
                         net (fo=20, routed)          0.554    30.668    test/M_prev_alu_out_q[14]_i_14[1]
    SLICE_X56Y87         LUT3 (Prop_lut3_I1_O)        0.329    30.997 r  test/out0__972_carry_i_44/O
                         net (fo=1, routed)           0.000    30.997    test/out0__972_carry_i_44_n_0
    SLICE_X56Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.530 r  test/out0__972_carry_i_24/CO[3]
                         net (fo=1, routed)           0.000    31.530    test/out0__972_carry_i_24_n_0
    SLICE_X56Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.647 r  test/out0__972_carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.000    31.647    test/out0__972_carry__0_i_11_n_0
    SLICE_X56Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.764 r  test/out0__972_carry_i_19/CO[3]
                         net (fo=1, routed)           0.000    31.764    test/out0__972_carry_i_19_n_0
    SLICE_X56Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.881 r  test/out0__972_carry_i_16/CO[3]
                         net (fo=1, routed)           0.000    31.881    test/out0__972_carry_i_16_n_0
    SLICE_X56Y91         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.038 r  test/out0__972_carry_i_15/CO[1]
                         net (fo=20, routed)          0.789    32.828    test/M_prev_alu_out_q[14]_i_14[0]
    SLICE_X55Y89         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    33.616 r  test/out0__972_carry_i_11/CO[3]
                         net (fo=1, routed)           0.000    33.616    test/out0__972_carry_i_11_n_0
    SLICE_X55Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.730 r  test/out0__972_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    33.730    test/out0__972_carry__0_i_6_n_0
    SLICE_X55Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.844 r  test/out0__972_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    33.844    test/out0__972_carry__1_i_6_n_0
    SLICE_X55Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.958 r  test/out0__972_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    33.958    test/out0__972_carry_i_8_n_0
    SLICE_X55Y93         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.115 r  test/out0__972_carry_i_7/CO[1]
                         net (fo=20, routed)          0.537    34.651    test/alu/mul/io_led_OBUF[2]_inst_i_5_0[0]
    SLICE_X53Y93         LUT5 (Prop_lut5_I2_O)        0.329    34.980 r  test/alu/mul/io_led_OBUF[2]_inst_i_8/O
                         net (fo=1, routed)           0.503    35.483    test/alu/mul/io_led_OBUF[2]_inst_i_8_n_0
    SLICE_X53Y85         LUT4 (Prop_lut4_I1_O)        0.124    35.607 r  test/alu/mul/io_led_OBUF[2]_inst_i_5/O
                         net (fo=3, routed)           0.000    35.607    test/M_alu_out[2]
    SLICE_X53Y85         FDRE                                         r  test/M_prev_alu_out_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.437    14.841    test/CLK
    SLICE_X53Y85         FDRE                                         r  test/M_prev_alu_out_q_reg[2]/C
                         clock pessimism              0.258    15.099    
                         clock uncertainty           -0.035    15.064    
    SLICE_X53Y85         FDRE (Setup_fdre_C_D)        0.032    15.096    test/M_prev_alu_out_q_reg[2]
  -------------------------------------------------------------------
                         required time                         15.096    
                         arrival time                         -35.607    
  -------------------------------------------------------------------
                         slack                                -20.512    

Slack (VIOLATED) :        -19.621ns  (required time - arrival time)
  Source:                 test/M_prev_b_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test/M_prev_alu_out_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        29.465ns  (logic 18.442ns (62.590%)  route 11.023ns (37.410%))
  Logic Levels:           76  (CARRY4=64 LUT3=9 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.896ns = ( 14.896 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.624     5.208    test/CLK
    SLICE_X61Y57         FDRE                                         r  test/M_prev_b_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y57         FDRE (Prop_fdre_C_Q)         0.419     5.627 f  test/M_prev_b_q_reg[5]/Q
                         net (fo=4, routed)           0.424     6.051    test/alu/div/out0[5]
    SLICE_X61Y58         LUT6 (Prop_lut6_I4_O)        0.296     6.347 r  test/alu/div/out0_carry__0_i_3/O
                         net (fo=1, routed)           0.323     6.670    test/alu/div/out0_carry__0_i_3_n_0
    SLICE_X58Y58         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.177 r  test/alu/div/out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.177    test/alu/div/out0_carry__0_n_0
    SLICE_X58Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.291 r  test/alu/div/out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.291    test/alu/div/out0_carry__1_n_0
    SLICE_X58Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.405 r  test/alu/div/out0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.405    test/alu/div/out0_carry__2_n_0
    SLICE_X58Y61         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.676 r  test/alu/div/M_prev_alu_out_q_reg[15]_i_18/CO[0]
                         net (fo=21, routed)          0.962     8.638    test/M_div_out[15]
    SLICE_X52Y58         LUT3 (Prop_lut3_I0_O)        0.373     9.011 r  test/M_prev_alu_out_q[14]_i_33/O
                         net (fo=1, routed)           0.000     9.011    test/alu/div/S[0]
    SLICE_X52Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.544 r  test/alu/div/M_prev_alu_out_q_reg[14]_i_25/CO[3]
                         net (fo=1, routed)           0.000     9.544    test/alu/div/M_prev_alu_out_q_reg[14]_i_25_n_0
    SLICE_X52Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.661 r  test/alu/div/M_prev_alu_out_q_reg[14]_i_20/CO[3]
                         net (fo=1, routed)           0.000     9.661    test/alu/div/M_prev_alu_out_q_reg[14]_i_20_n_0
    SLICE_X52Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.778 r  test/alu/div/M_prev_alu_out_q_reg[14]_i_15/CO[3]
                         net (fo=1, routed)           0.000     9.778    test/alu/div/M_prev_alu_out_q_reg[14]_i_15_n_0
    SLICE_X52Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.895 r  test/alu/div/M_prev_alu_out_q_reg[14]_i_12/CO[3]
                         net (fo=1, routed)           0.000     9.895    test/alu/div/M_prev_alu_out_q_reg[14]_i_12_n_0
    SLICE_X52Y62         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.052 r  test/alu/div/M_prev_alu_out_q_reg[14]_i_8/CO[1]
                         net (fo=20, routed)          0.705    10.757    test/M_prev_alu_out_q[14]_i_14[11]
    SLICE_X55Y61         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    11.545 r  test/io_led_OBUF[9]_inst_i_80/CO[3]
                         net (fo=1, routed)           0.000    11.545    test/io_led_OBUF[9]_inst_i_80_n_0
    SLICE_X55Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.659 r  test/M_prev_alu_out_q_reg[12]_i_35/CO[3]
                         net (fo=1, routed)           0.000    11.659    test/M_prev_alu_out_q_reg[12]_i_35_n_0
    SLICE_X55Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.773 r  test/M_prev_alu_out_q_reg[12]_i_26/CO[3]
                         net (fo=1, routed)           0.000    11.773    test/M_prev_alu_out_q_reg[12]_i_26_n_0
    SLICE_X55Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.887 r  test/M_prev_alu_out_q_reg[12]_i_20/CO[3]
                         net (fo=1, routed)           0.000    11.887    test/M_prev_alu_out_q_reg[12]_i_20_n_0
    SLICE_X55Y65         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.044 r  test/M_prev_alu_out_q_reg[13]_i_18/CO[1]
                         net (fo=20, routed)          0.705    12.749    test/M_prev_alu_out_q[14]_i_14[10]
    SLICE_X56Y63         LUT3 (Prop_lut3_I1_O)        0.329    13.078 r  test/io_led_OBUF[9]_inst_i_93/O
                         net (fo=1, routed)           0.000    13.078    test/io_led_OBUF[9]_inst_i_93_n_0
    SLICE_X56Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.611 r  test/io_led_OBUF[9]_inst_i_75/CO[3]
                         net (fo=1, routed)           0.000    13.611    test/io_led_OBUF[9]_inst_i_75_n_0
    SLICE_X56Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.728 r  test/io_led_OBUF[9]_inst_i_60/CO[3]
                         net (fo=1, routed)           0.000    13.728    test/io_led_OBUF[9]_inst_i_60_n_0
    SLICE_X56Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.845 r  test/M_prev_alu_out_q_reg[12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    13.845    test/M_prev_alu_out_q_reg[12]_i_25_n_0
    SLICE_X56Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.962 r  test/M_prev_alu_out_q_reg[12]_i_19/CO[3]
                         net (fo=1, routed)           0.000    13.962    test/M_prev_alu_out_q_reg[12]_i_19_n_0
    SLICE_X56Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.119 r  test/M_prev_alu_out_q_reg[12]_i_14/CO[1]
                         net (fo=20, routed)          0.549    14.668    test/M_prev_alu_out_q[14]_i_14[9]
    SLICE_X57Y66         LUT3 (Prop_lut3_I1_O)        0.332    15.000 r  test/io_led_OBUF[9]_inst_i_90/O
                         net (fo=1, routed)           0.000    15.000    test/io_led_OBUF[9]_inst_i_90_n_0
    SLICE_X57Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.550 r  test/io_led_OBUF[9]_inst_i_70/CO[3]
                         net (fo=1, routed)           0.000    15.550    test/io_led_OBUF[9]_inst_i_70_n_0
    SLICE_X57Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.664 r  test/io_led_OBUF[9]_inst_i_55/CO[3]
                         net (fo=1, routed)           0.000    15.664    test/io_led_OBUF[9]_inst_i_55_n_0
    SLICE_X57Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.778 r  test/io_led_OBUF[9]_inst_i_41/CO[3]
                         net (fo=1, routed)           0.000    15.778    test/io_led_OBUF[9]_inst_i_41_n_0
    SLICE_X57Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.892 r  test/M_prev_alu_out_q_reg[11]_i_12/CO[3]
                         net (fo=1, routed)           0.000    15.892    test/M_prev_alu_out_q_reg[11]_i_12_n_0
    SLICE_X57Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.049 r  test/M_prev_alu_out_q_reg[11]_i_8/CO[1]
                         net (fo=20, routed)          0.599    16.648    test/M_prev_alu_out_q[14]_i_14[8]
    SLICE_X56Y69         LUT3 (Prop_lut3_I1_O)        0.329    16.977 r  test/io_led_OBUF[9]_inst_i_87/O
                         net (fo=1, routed)           0.000    16.977    test/io_led_OBUF[9]_inst_i_87_n_0
    SLICE_X56Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.510 r  test/io_led_OBUF[9]_inst_i_65/CO[3]
                         net (fo=1, routed)           0.000    17.510    test/io_led_OBUF[9]_inst_i_65_n_0
    SLICE_X56Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.627 r  test/io_led_OBUF[9]_inst_i_50/CO[3]
                         net (fo=1, routed)           0.000    17.627    test/io_led_OBUF[9]_inst_i_50_n_0
    SLICE_X56Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.744 r  test/io_led_OBUF[9]_inst_i_34/CO[3]
                         net (fo=1, routed)           0.000    17.744    test/io_led_OBUF[9]_inst_i_34_n_0
    SLICE_X56Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.861 r  test/io_led_OBUF[9]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.861    test/io_led_OBUF[9]_inst_i_24_n_0
    SLICE_X56Y73         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.018 r  test/io_led_OBUF[9]_inst_i_23/CO[1]
                         net (fo=20, routed)          0.787    18.806    test/M_prev_alu_out_q[14]_i_14[7]
    SLICE_X55Y71         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    19.594 r  test/M_prev_alu_out_q_reg[5]_i_58/CO[3]
                         net (fo=1, routed)           0.000    19.594    test/M_prev_alu_out_q_reg[5]_i_58_n_0
    SLICE_X55Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.708 r  test/io_led_OBUF[9]_inst_i_49/CO[3]
                         net (fo=1, routed)           0.000    19.708    test/io_led_OBUF[9]_inst_i_49_n_0
    SLICE_X55Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.822 r  test/io_led_OBUF[9]_inst_i_33/CO[3]
                         net (fo=1, routed)           0.000    19.822    test/io_led_OBUF[9]_inst_i_33_n_0
    SLICE_X55Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.936 r  test/io_led_OBUF[9]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.009    19.945    test/io_led_OBUF[9]_inst_i_22_n_0
    SLICE_X55Y75         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.102 r  test/io_led_OBUF[9]_inst_i_13/CO[1]
                         net (fo=21, routed)          0.696    20.798    test/M_prev_alu_out_q[14]_i_14[6]
    SLICE_X56Y74         LUT3 (Prop_lut3_I0_O)        0.329    21.127 r  test/M_prev_alu_out_q[5]_i_69/O
                         net (fo=1, routed)           0.000    21.127    test/M_prev_alu_out_q[5]_i_69_n_0
    SLICE_X56Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.660 r  test/M_prev_alu_out_q_reg[5]_i_53/CO[3]
                         net (fo=1, routed)           0.009    21.669    test/M_prev_alu_out_q_reg[5]_i_53_n_0
    SLICE_X56Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.786 r  test/M_prev_alu_out_q_reg[5]_i_43/CO[3]
                         net (fo=1, routed)           0.000    21.786    test/M_prev_alu_out_q_reg[5]_i_43_n_0
    SLICE_X56Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.903 r  test/M_prev_alu_out_q_reg[8]_i_17/CO[3]
                         net (fo=1, routed)           0.000    21.903    test/M_prev_alu_out_q_reg[8]_i_17_n_0
    SLICE_X56Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.020 r  test/M_prev_alu_out_q_reg[8]_i_11/CO[3]
                         net (fo=1, routed)           0.000    22.020    test/M_prev_alu_out_q_reg[8]_i_11_n_0
    SLICE_X56Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.177 r  test/M_prev_alu_out_q_reg[8]_i_7/CO[1]
                         net (fo=20, routed)          0.648    22.825    test/M_prev_alu_out_q[14]_i_14[5]
    SLICE_X57Y76         LUT3 (Prop_lut3_I1_O)        0.332    23.157 r  test/M_prev_alu_out_q[5]_i_65/O
                         net (fo=1, routed)           0.000    23.157    test/M_prev_alu_out_q[5]_i_65_n_0
    SLICE_X57Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.707 r  test/M_prev_alu_out_q_reg[5]_i_48/CO[3]
                         net (fo=1, routed)           0.000    23.707    test/M_prev_alu_out_q_reg[5]_i_48_n_0
    SLICE_X57Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.821 r  test/M_prev_alu_out_q_reg[5]_i_38/CO[3]
                         net (fo=1, routed)           0.000    23.821    test/M_prev_alu_out_q_reg[5]_i_38_n_0
    SLICE_X57Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.935 r  test/M_prev_alu_out_q_reg[5]_i_28/CO[3]
                         net (fo=1, routed)           0.000    23.935    test/M_prev_alu_out_q_reg[5]_i_28_n_0
    SLICE_X57Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.049 r  test/M_prev_alu_out_q_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000    24.049    test/M_prev_alu_out_q_reg[7]_i_11_n_0
    SLICE_X57Y80         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.206 r  test/M_prev_alu_out_q_reg[7]_i_7/CO[1]
                         net (fo=20, routed)          0.557    24.763    test/M_prev_alu_out_q[14]_i_14[4]
    SLICE_X56Y79         LUT3 (Prop_lut3_I1_O)        0.329    25.092 r  test/out0__972_carry_i_72/O
                         net (fo=1, routed)           0.000    25.092    test/out0__972_carry_i_72_n_0
    SLICE_X56Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.625 r  test/out0__972_carry_i_62/CO[3]
                         net (fo=1, routed)           0.000    25.625    test/out0__972_carry_i_62_n_0
    SLICE_X56Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.742 r  test/M_prev_alu_out_q_reg[5]_i_33/CO[3]
                         net (fo=1, routed)           0.000    25.742    test/M_prev_alu_out_q_reg[5]_i_33_n_0
    SLICE_X56Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.859 r  test/M_prev_alu_out_q_reg[5]_i_23/CO[3]
                         net (fo=1, routed)           0.000    25.859    test/M_prev_alu_out_q_reg[5]_i_23_n_0
    SLICE_X56Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.976 r  test/M_prev_alu_out_q_reg[5]_i_19/CO[3]
                         net (fo=1, routed)           0.000    25.976    test/M_prev_alu_out_q_reg[5]_i_19_n_0
    SLICE_X56Y83         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.133 r  test/M_prev_alu_out_q_reg[6]_i_7/CO[1]
                         net (fo=20, routed)          0.763    26.896    test/M_prev_alu_out_q[14]_i_14[3]
    SLICE_X55Y81         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    27.684 r  test/out0__972_carry_i_54/CO[3]
                         net (fo=1, routed)           0.000    27.684    test/out0__972_carry_i_54_n_0
    SLICE_X55Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.798 r  test/out0__972_carry_i_49/CO[3]
                         net (fo=1, routed)           0.000    27.798    test/out0__972_carry_i_49_n_0
    SLICE_X55Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.912 r  test/M_prev_alu_out_q_reg[5]_i_22/CO[3]
                         net (fo=1, routed)           0.000    27.912    test/M_prev_alu_out_q_reg[5]_i_22_n_0
    SLICE_X55Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.026 r  test/M_prev_alu_out_q_reg[5]_i_18/CO[3]
                         net (fo=1, routed)           0.000    28.026    test/M_prev_alu_out_q_reg[5]_i_18_n_0
    SLICE_X55Y85         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.183 r  test/M_prev_alu_out_q_reg[5]_i_10/CO[1]
                         net (fo=20, routed)          0.554    28.737    test/M_prev_alu_out_q[14]_i_14[2]
    SLICE_X57Y84         LUT3 (Prop_lut3_I1_O)        0.329    29.066 r  test/out0__972_carry_i_61/O
                         net (fo=1, routed)           0.000    29.066    test/out0__972_carry_i_61_n_0
    SLICE_X57Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.616 r  test/out0__972_carry_i_41/CO[3]
                         net (fo=1, routed)           0.000    29.616    test/out0__972_carry_i_41_n_0
    SLICE_X57Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.730 r  test/out0__972_carry_i_36/CO[3]
                         net (fo=1, routed)           0.000    29.730    test/out0__972_carry_i_36_n_0
    SLICE_X57Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.844 r  test/out0__972_carry_i_31/CO[3]
                         net (fo=1, routed)           0.000    29.844    test/out0__972_carry_i_31_n_0
    SLICE_X57Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.958 r  test/out0__972_carry_i_28/CO[3]
                         net (fo=1, routed)           0.000    29.958    test/out0__972_carry_i_28_n_0
    SLICE_X57Y88         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.115 r  test/io_led_OBUF[4]_inst_i_9/CO[1]
                         net (fo=20, routed)          0.554    30.668    test/M_prev_alu_out_q[14]_i_14[1]
    SLICE_X56Y87         LUT3 (Prop_lut3_I1_O)        0.329    30.997 r  test/out0__972_carry_i_44/O
                         net (fo=1, routed)           0.000    30.997    test/out0__972_carry_i_44_n_0
    SLICE_X56Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.530 r  test/out0__972_carry_i_24/CO[3]
                         net (fo=1, routed)           0.000    31.530    test/out0__972_carry_i_24_n_0
    SLICE_X56Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.647 r  test/out0__972_carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.000    31.647    test/out0__972_carry__0_i_11_n_0
    SLICE_X56Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.764 r  test/out0__972_carry_i_19/CO[3]
                         net (fo=1, routed)           0.000    31.764    test/out0__972_carry_i_19_n_0
    SLICE_X56Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.881 r  test/out0__972_carry_i_16/CO[3]
                         net (fo=1, routed)           0.000    31.881    test/out0__972_carry_i_16_n_0
    SLICE_X56Y91         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.038 r  test/out0__972_carry_i_15/CO[1]
                         net (fo=20, routed)          0.546    32.585    test/alu/mul/M_prev_alu_out_q[3]_i_2_0[0]
    SLICE_X57Y91         LUT5 (Prop_lut5_I2_O)        0.332    32.917 r  test/alu/mul/M_prev_alu_out_q[3]_i_4/O
                         net (fo=1, routed)           1.256    34.173    test/alu/mul/M_prev_alu_out_q[3]_i_4_n_0
    SLICE_X65Y74         LUT5 (Prop_lut5_I2_O)        0.124    34.297 r  test/alu/mul/M_prev_alu_out_q[3]_i_2/O
                         net (fo=4, routed)           0.375    34.673    test/M_alu_out[3]
    SLICE_X65Y74         FDRE                                         r  test/M_prev_alu_out_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.492    14.896    test/CLK
    SLICE_X65Y74         FDRE                                         r  test/M_prev_alu_out_q_reg[3]/C
                         clock pessimism              0.258    15.154    
                         clock uncertainty           -0.035    15.119    
    SLICE_X65Y74         FDRE (Setup_fdre_C_D)       -0.067    15.052    test/M_prev_alu_out_q_reg[3]
  -------------------------------------------------------------------
                         required time                         15.052    
                         arrival time                         -34.673    
  -------------------------------------------------------------------
                         slack                                -19.621    

Slack (VIOLATED) :        -17.112ns  (required time - arrival time)
  Source:                 test/M_prev_b_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test/M_prev_alu_out_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        26.994ns  (logic 17.069ns (63.234%)  route 9.925ns (36.767%))
  Logic Levels:           70  (CARRY4=59 LUT3=8 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 14.898 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.624     5.208    test/CLK
    SLICE_X61Y57         FDRE                                         r  test/M_prev_b_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y57         FDRE (Prop_fdre_C_Q)         0.419     5.627 f  test/M_prev_b_q_reg[5]/Q
                         net (fo=4, routed)           0.424     6.051    test/alu/div/out0[5]
    SLICE_X61Y58         LUT6 (Prop_lut6_I4_O)        0.296     6.347 r  test/alu/div/out0_carry__0_i_3/O
                         net (fo=1, routed)           0.323     6.670    test/alu/div/out0_carry__0_i_3_n_0
    SLICE_X58Y58         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.177 r  test/alu/div/out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.177    test/alu/div/out0_carry__0_n_0
    SLICE_X58Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.291 r  test/alu/div/out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.291    test/alu/div/out0_carry__1_n_0
    SLICE_X58Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.405 r  test/alu/div/out0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.405    test/alu/div/out0_carry__2_n_0
    SLICE_X58Y61         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.676 r  test/alu/div/M_prev_alu_out_q_reg[15]_i_18/CO[0]
                         net (fo=21, routed)          0.962     8.638    test/M_div_out[15]
    SLICE_X52Y58         LUT3 (Prop_lut3_I0_O)        0.373     9.011 r  test/M_prev_alu_out_q[14]_i_33/O
                         net (fo=1, routed)           0.000     9.011    test/alu/div/S[0]
    SLICE_X52Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.544 r  test/alu/div/M_prev_alu_out_q_reg[14]_i_25/CO[3]
                         net (fo=1, routed)           0.000     9.544    test/alu/div/M_prev_alu_out_q_reg[14]_i_25_n_0
    SLICE_X52Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.661 r  test/alu/div/M_prev_alu_out_q_reg[14]_i_20/CO[3]
                         net (fo=1, routed)           0.000     9.661    test/alu/div/M_prev_alu_out_q_reg[14]_i_20_n_0
    SLICE_X52Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.778 r  test/alu/div/M_prev_alu_out_q_reg[14]_i_15/CO[3]
                         net (fo=1, routed)           0.000     9.778    test/alu/div/M_prev_alu_out_q_reg[14]_i_15_n_0
    SLICE_X52Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.895 r  test/alu/div/M_prev_alu_out_q_reg[14]_i_12/CO[3]
                         net (fo=1, routed)           0.000     9.895    test/alu/div/M_prev_alu_out_q_reg[14]_i_12_n_0
    SLICE_X52Y62         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.052 r  test/alu/div/M_prev_alu_out_q_reg[14]_i_8/CO[1]
                         net (fo=20, routed)          0.705    10.757    test/M_prev_alu_out_q[14]_i_14[11]
    SLICE_X55Y61         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    11.545 r  test/io_led_OBUF[9]_inst_i_80/CO[3]
                         net (fo=1, routed)           0.000    11.545    test/io_led_OBUF[9]_inst_i_80_n_0
    SLICE_X55Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.659 r  test/M_prev_alu_out_q_reg[12]_i_35/CO[3]
                         net (fo=1, routed)           0.000    11.659    test/M_prev_alu_out_q_reg[12]_i_35_n_0
    SLICE_X55Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.773 r  test/M_prev_alu_out_q_reg[12]_i_26/CO[3]
                         net (fo=1, routed)           0.000    11.773    test/M_prev_alu_out_q_reg[12]_i_26_n_0
    SLICE_X55Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.887 r  test/M_prev_alu_out_q_reg[12]_i_20/CO[3]
                         net (fo=1, routed)           0.000    11.887    test/M_prev_alu_out_q_reg[12]_i_20_n_0
    SLICE_X55Y65         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.044 r  test/M_prev_alu_out_q_reg[13]_i_18/CO[1]
                         net (fo=20, routed)          0.705    12.749    test/M_prev_alu_out_q[14]_i_14[10]
    SLICE_X56Y63         LUT3 (Prop_lut3_I1_O)        0.329    13.078 r  test/io_led_OBUF[9]_inst_i_93/O
                         net (fo=1, routed)           0.000    13.078    test/io_led_OBUF[9]_inst_i_93_n_0
    SLICE_X56Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.611 r  test/io_led_OBUF[9]_inst_i_75/CO[3]
                         net (fo=1, routed)           0.000    13.611    test/io_led_OBUF[9]_inst_i_75_n_0
    SLICE_X56Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.728 r  test/io_led_OBUF[9]_inst_i_60/CO[3]
                         net (fo=1, routed)           0.000    13.728    test/io_led_OBUF[9]_inst_i_60_n_0
    SLICE_X56Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.845 r  test/M_prev_alu_out_q_reg[12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    13.845    test/M_prev_alu_out_q_reg[12]_i_25_n_0
    SLICE_X56Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.962 r  test/M_prev_alu_out_q_reg[12]_i_19/CO[3]
                         net (fo=1, routed)           0.000    13.962    test/M_prev_alu_out_q_reg[12]_i_19_n_0
    SLICE_X56Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.119 r  test/M_prev_alu_out_q_reg[12]_i_14/CO[1]
                         net (fo=20, routed)          0.549    14.668    test/M_prev_alu_out_q[14]_i_14[9]
    SLICE_X57Y66         LUT3 (Prop_lut3_I1_O)        0.332    15.000 r  test/io_led_OBUF[9]_inst_i_90/O
                         net (fo=1, routed)           0.000    15.000    test/io_led_OBUF[9]_inst_i_90_n_0
    SLICE_X57Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.550 r  test/io_led_OBUF[9]_inst_i_70/CO[3]
                         net (fo=1, routed)           0.000    15.550    test/io_led_OBUF[9]_inst_i_70_n_0
    SLICE_X57Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.664 r  test/io_led_OBUF[9]_inst_i_55/CO[3]
                         net (fo=1, routed)           0.000    15.664    test/io_led_OBUF[9]_inst_i_55_n_0
    SLICE_X57Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.778 r  test/io_led_OBUF[9]_inst_i_41/CO[3]
                         net (fo=1, routed)           0.000    15.778    test/io_led_OBUF[9]_inst_i_41_n_0
    SLICE_X57Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.892 r  test/M_prev_alu_out_q_reg[11]_i_12/CO[3]
                         net (fo=1, routed)           0.000    15.892    test/M_prev_alu_out_q_reg[11]_i_12_n_0
    SLICE_X57Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.049 r  test/M_prev_alu_out_q_reg[11]_i_8/CO[1]
                         net (fo=20, routed)          0.599    16.648    test/M_prev_alu_out_q[14]_i_14[8]
    SLICE_X56Y69         LUT3 (Prop_lut3_I1_O)        0.329    16.977 r  test/io_led_OBUF[9]_inst_i_87/O
                         net (fo=1, routed)           0.000    16.977    test/io_led_OBUF[9]_inst_i_87_n_0
    SLICE_X56Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.510 r  test/io_led_OBUF[9]_inst_i_65/CO[3]
                         net (fo=1, routed)           0.000    17.510    test/io_led_OBUF[9]_inst_i_65_n_0
    SLICE_X56Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.627 r  test/io_led_OBUF[9]_inst_i_50/CO[3]
                         net (fo=1, routed)           0.000    17.627    test/io_led_OBUF[9]_inst_i_50_n_0
    SLICE_X56Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.744 r  test/io_led_OBUF[9]_inst_i_34/CO[3]
                         net (fo=1, routed)           0.000    17.744    test/io_led_OBUF[9]_inst_i_34_n_0
    SLICE_X56Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.861 r  test/io_led_OBUF[9]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.861    test/io_led_OBUF[9]_inst_i_24_n_0
    SLICE_X56Y73         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.018 r  test/io_led_OBUF[9]_inst_i_23/CO[1]
                         net (fo=20, routed)          0.787    18.806    test/M_prev_alu_out_q[14]_i_14[7]
    SLICE_X55Y71         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    19.594 r  test/M_prev_alu_out_q_reg[5]_i_58/CO[3]
                         net (fo=1, routed)           0.000    19.594    test/M_prev_alu_out_q_reg[5]_i_58_n_0
    SLICE_X55Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.708 r  test/io_led_OBUF[9]_inst_i_49/CO[3]
                         net (fo=1, routed)           0.000    19.708    test/io_led_OBUF[9]_inst_i_49_n_0
    SLICE_X55Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.822 r  test/io_led_OBUF[9]_inst_i_33/CO[3]
                         net (fo=1, routed)           0.000    19.822    test/io_led_OBUF[9]_inst_i_33_n_0
    SLICE_X55Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.936 r  test/io_led_OBUF[9]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.009    19.945    test/io_led_OBUF[9]_inst_i_22_n_0
    SLICE_X55Y75         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.102 r  test/io_led_OBUF[9]_inst_i_13/CO[1]
                         net (fo=21, routed)          0.696    20.798    test/M_prev_alu_out_q[14]_i_14[6]
    SLICE_X56Y74         LUT3 (Prop_lut3_I0_O)        0.329    21.127 r  test/M_prev_alu_out_q[5]_i_69/O
                         net (fo=1, routed)           0.000    21.127    test/M_prev_alu_out_q[5]_i_69_n_0
    SLICE_X56Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.660 r  test/M_prev_alu_out_q_reg[5]_i_53/CO[3]
                         net (fo=1, routed)           0.009    21.669    test/M_prev_alu_out_q_reg[5]_i_53_n_0
    SLICE_X56Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.786 r  test/M_prev_alu_out_q_reg[5]_i_43/CO[3]
                         net (fo=1, routed)           0.000    21.786    test/M_prev_alu_out_q_reg[5]_i_43_n_0
    SLICE_X56Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.903 r  test/M_prev_alu_out_q_reg[8]_i_17/CO[3]
                         net (fo=1, routed)           0.000    21.903    test/M_prev_alu_out_q_reg[8]_i_17_n_0
    SLICE_X56Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.020 r  test/M_prev_alu_out_q_reg[8]_i_11/CO[3]
                         net (fo=1, routed)           0.000    22.020    test/M_prev_alu_out_q_reg[8]_i_11_n_0
    SLICE_X56Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.177 r  test/M_prev_alu_out_q_reg[8]_i_7/CO[1]
                         net (fo=20, routed)          0.648    22.825    test/M_prev_alu_out_q[14]_i_14[5]
    SLICE_X57Y76         LUT3 (Prop_lut3_I1_O)        0.332    23.157 r  test/M_prev_alu_out_q[5]_i_65/O
                         net (fo=1, routed)           0.000    23.157    test/M_prev_alu_out_q[5]_i_65_n_0
    SLICE_X57Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.707 r  test/M_prev_alu_out_q_reg[5]_i_48/CO[3]
                         net (fo=1, routed)           0.000    23.707    test/M_prev_alu_out_q_reg[5]_i_48_n_0
    SLICE_X57Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.821 r  test/M_prev_alu_out_q_reg[5]_i_38/CO[3]
                         net (fo=1, routed)           0.000    23.821    test/M_prev_alu_out_q_reg[5]_i_38_n_0
    SLICE_X57Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.935 r  test/M_prev_alu_out_q_reg[5]_i_28/CO[3]
                         net (fo=1, routed)           0.000    23.935    test/M_prev_alu_out_q_reg[5]_i_28_n_0
    SLICE_X57Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.049 r  test/M_prev_alu_out_q_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000    24.049    test/M_prev_alu_out_q_reg[7]_i_11_n_0
    SLICE_X57Y80         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.206 r  test/M_prev_alu_out_q_reg[7]_i_7/CO[1]
                         net (fo=20, routed)          0.557    24.763    test/M_prev_alu_out_q[14]_i_14[4]
    SLICE_X56Y79         LUT3 (Prop_lut3_I1_O)        0.329    25.092 r  test/out0__972_carry_i_72/O
                         net (fo=1, routed)           0.000    25.092    test/out0__972_carry_i_72_n_0
    SLICE_X56Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.625 r  test/out0__972_carry_i_62/CO[3]
                         net (fo=1, routed)           0.000    25.625    test/out0__972_carry_i_62_n_0
    SLICE_X56Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.742 r  test/M_prev_alu_out_q_reg[5]_i_33/CO[3]
                         net (fo=1, routed)           0.000    25.742    test/M_prev_alu_out_q_reg[5]_i_33_n_0
    SLICE_X56Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.859 r  test/M_prev_alu_out_q_reg[5]_i_23/CO[3]
                         net (fo=1, routed)           0.000    25.859    test/M_prev_alu_out_q_reg[5]_i_23_n_0
    SLICE_X56Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.976 r  test/M_prev_alu_out_q_reg[5]_i_19/CO[3]
                         net (fo=1, routed)           0.000    25.976    test/M_prev_alu_out_q_reg[5]_i_19_n_0
    SLICE_X56Y83         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.133 r  test/M_prev_alu_out_q_reg[6]_i_7/CO[1]
                         net (fo=20, routed)          0.763    26.896    test/M_prev_alu_out_q[14]_i_14[3]
    SLICE_X55Y81         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    27.684 r  test/out0__972_carry_i_54/CO[3]
                         net (fo=1, routed)           0.000    27.684    test/out0__972_carry_i_54_n_0
    SLICE_X55Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.798 r  test/out0__972_carry_i_49/CO[3]
                         net (fo=1, routed)           0.000    27.798    test/out0__972_carry_i_49_n_0
    SLICE_X55Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.912 r  test/M_prev_alu_out_q_reg[5]_i_22/CO[3]
                         net (fo=1, routed)           0.000    27.912    test/M_prev_alu_out_q_reg[5]_i_22_n_0
    SLICE_X55Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.026 r  test/M_prev_alu_out_q_reg[5]_i_18/CO[3]
                         net (fo=1, routed)           0.000    28.026    test/M_prev_alu_out_q_reg[5]_i_18_n_0
    SLICE_X55Y85         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.183 r  test/M_prev_alu_out_q_reg[5]_i_10/CO[1]
                         net (fo=20, routed)          0.554    28.737    test/M_prev_alu_out_q[14]_i_14[2]
    SLICE_X57Y84         LUT3 (Prop_lut3_I1_O)        0.329    29.066 r  test/out0__972_carry_i_61/O
                         net (fo=1, routed)           0.000    29.066    test/out0__972_carry_i_61_n_0
    SLICE_X57Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.616 r  test/out0__972_carry_i_41/CO[3]
                         net (fo=1, routed)           0.000    29.616    test/out0__972_carry_i_41_n_0
    SLICE_X57Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.730 r  test/out0__972_carry_i_36/CO[3]
                         net (fo=1, routed)           0.000    29.730    test/out0__972_carry_i_36_n_0
    SLICE_X57Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.844 r  test/out0__972_carry_i_31/CO[3]
                         net (fo=1, routed)           0.000    29.844    test/out0__972_carry_i_31_n_0
    SLICE_X57Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.958 r  test/out0__972_carry_i_28/CO[3]
                         net (fo=1, routed)           0.000    29.958    test/out0__972_carry_i_28_n_0
    SLICE_X57Y88         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.115 r  test/io_led_OBUF[4]_inst_i_9/CO[1]
                         net (fo=20, routed)          1.138    31.253    test/alu/mul/io_led_OBUF[4]_inst_i_5_0[0]
    SLICE_X61Y77         LUT5 (Prop_lut5_I2_O)        0.329    31.582 r  test/alu/mul/io_led_OBUF[4]_inst_i_6/O
                         net (fo=1, routed)           0.154    31.736    test/alu/mul/io_led_OBUF[4]_inst_i_6_n_0
    SLICE_X61Y77         LUT4 (Prop_lut4_I0_O)        0.124    31.860 r  test/alu/mul/io_led_OBUF[4]_inst_i_5/O
                         net (fo=3, routed)           0.342    32.202    test/M_alu_out[4]
    SLICE_X60Y77         FDRE                                         r  test/M_prev_alu_out_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.494    14.898    test/CLK
    SLICE_X60Y77         FDRE                                         r  test/M_prev_alu_out_q_reg[4]/C
                         clock pessimism              0.258    15.156    
                         clock uncertainty           -0.035    15.121    
    SLICE_X60Y77         FDRE (Setup_fdre_C_D)       -0.031    15.090    test/M_prev_alu_out_q_reg[4]
  -------------------------------------------------------------------
                         required time                         15.090    
                         arrival time                         -32.202    
  -------------------------------------------------------------------
                         slack                                -17.112    

Slack (VIOLATED) :        -14.840ns  (required time - arrival time)
  Source:                 test/M_prev_b_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test/M_prev_alu_out_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        24.665ns  (logic 15.691ns (63.617%)  route 8.974ns (36.384%))
  Logic Levels:           64  (CARRY4=54 LUT3=7 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.624     5.208    test/CLK
    SLICE_X61Y57         FDRE                                         r  test/M_prev_b_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y57         FDRE (Prop_fdre_C_Q)         0.419     5.627 f  test/M_prev_b_q_reg[5]/Q
                         net (fo=4, routed)           0.424     6.051    test/alu/div/out0[5]
    SLICE_X61Y58         LUT6 (Prop_lut6_I4_O)        0.296     6.347 r  test/alu/div/out0_carry__0_i_3/O
                         net (fo=1, routed)           0.323     6.670    test/alu/div/out0_carry__0_i_3_n_0
    SLICE_X58Y58         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.177 r  test/alu/div/out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.177    test/alu/div/out0_carry__0_n_0
    SLICE_X58Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.291 r  test/alu/div/out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.291    test/alu/div/out0_carry__1_n_0
    SLICE_X58Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.405 r  test/alu/div/out0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.405    test/alu/div/out0_carry__2_n_0
    SLICE_X58Y61         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.676 r  test/alu/div/M_prev_alu_out_q_reg[15]_i_18/CO[0]
                         net (fo=21, routed)          0.962     8.638    test/M_div_out[15]
    SLICE_X52Y58         LUT3 (Prop_lut3_I0_O)        0.373     9.011 r  test/M_prev_alu_out_q[14]_i_33/O
                         net (fo=1, routed)           0.000     9.011    test/alu/div/S[0]
    SLICE_X52Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.544 r  test/alu/div/M_prev_alu_out_q_reg[14]_i_25/CO[3]
                         net (fo=1, routed)           0.000     9.544    test/alu/div/M_prev_alu_out_q_reg[14]_i_25_n_0
    SLICE_X52Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.661 r  test/alu/div/M_prev_alu_out_q_reg[14]_i_20/CO[3]
                         net (fo=1, routed)           0.000     9.661    test/alu/div/M_prev_alu_out_q_reg[14]_i_20_n_0
    SLICE_X52Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.778 r  test/alu/div/M_prev_alu_out_q_reg[14]_i_15/CO[3]
                         net (fo=1, routed)           0.000     9.778    test/alu/div/M_prev_alu_out_q_reg[14]_i_15_n_0
    SLICE_X52Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.895 r  test/alu/div/M_prev_alu_out_q_reg[14]_i_12/CO[3]
                         net (fo=1, routed)           0.000     9.895    test/alu/div/M_prev_alu_out_q_reg[14]_i_12_n_0
    SLICE_X52Y62         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.052 r  test/alu/div/M_prev_alu_out_q_reg[14]_i_8/CO[1]
                         net (fo=20, routed)          0.705    10.757    test/M_prev_alu_out_q[14]_i_14[11]
    SLICE_X55Y61         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    11.545 r  test/io_led_OBUF[9]_inst_i_80/CO[3]
                         net (fo=1, routed)           0.000    11.545    test/io_led_OBUF[9]_inst_i_80_n_0
    SLICE_X55Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.659 r  test/M_prev_alu_out_q_reg[12]_i_35/CO[3]
                         net (fo=1, routed)           0.000    11.659    test/M_prev_alu_out_q_reg[12]_i_35_n_0
    SLICE_X55Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.773 r  test/M_prev_alu_out_q_reg[12]_i_26/CO[3]
                         net (fo=1, routed)           0.000    11.773    test/M_prev_alu_out_q_reg[12]_i_26_n_0
    SLICE_X55Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.887 r  test/M_prev_alu_out_q_reg[12]_i_20/CO[3]
                         net (fo=1, routed)           0.000    11.887    test/M_prev_alu_out_q_reg[12]_i_20_n_0
    SLICE_X55Y65         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.044 r  test/M_prev_alu_out_q_reg[13]_i_18/CO[1]
                         net (fo=20, routed)          0.705    12.749    test/M_prev_alu_out_q[14]_i_14[10]
    SLICE_X56Y63         LUT3 (Prop_lut3_I1_O)        0.329    13.078 r  test/io_led_OBUF[9]_inst_i_93/O
                         net (fo=1, routed)           0.000    13.078    test/io_led_OBUF[9]_inst_i_93_n_0
    SLICE_X56Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.611 r  test/io_led_OBUF[9]_inst_i_75/CO[3]
                         net (fo=1, routed)           0.000    13.611    test/io_led_OBUF[9]_inst_i_75_n_0
    SLICE_X56Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.728 r  test/io_led_OBUF[9]_inst_i_60/CO[3]
                         net (fo=1, routed)           0.000    13.728    test/io_led_OBUF[9]_inst_i_60_n_0
    SLICE_X56Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.845 r  test/M_prev_alu_out_q_reg[12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    13.845    test/M_prev_alu_out_q_reg[12]_i_25_n_0
    SLICE_X56Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.962 r  test/M_prev_alu_out_q_reg[12]_i_19/CO[3]
                         net (fo=1, routed)           0.000    13.962    test/M_prev_alu_out_q_reg[12]_i_19_n_0
    SLICE_X56Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.119 r  test/M_prev_alu_out_q_reg[12]_i_14/CO[1]
                         net (fo=20, routed)          0.549    14.668    test/M_prev_alu_out_q[14]_i_14[9]
    SLICE_X57Y66         LUT3 (Prop_lut3_I1_O)        0.332    15.000 r  test/io_led_OBUF[9]_inst_i_90/O
                         net (fo=1, routed)           0.000    15.000    test/io_led_OBUF[9]_inst_i_90_n_0
    SLICE_X57Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.550 r  test/io_led_OBUF[9]_inst_i_70/CO[3]
                         net (fo=1, routed)           0.000    15.550    test/io_led_OBUF[9]_inst_i_70_n_0
    SLICE_X57Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.664 r  test/io_led_OBUF[9]_inst_i_55/CO[3]
                         net (fo=1, routed)           0.000    15.664    test/io_led_OBUF[9]_inst_i_55_n_0
    SLICE_X57Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.778 r  test/io_led_OBUF[9]_inst_i_41/CO[3]
                         net (fo=1, routed)           0.000    15.778    test/io_led_OBUF[9]_inst_i_41_n_0
    SLICE_X57Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.892 r  test/M_prev_alu_out_q_reg[11]_i_12/CO[3]
                         net (fo=1, routed)           0.000    15.892    test/M_prev_alu_out_q_reg[11]_i_12_n_0
    SLICE_X57Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.049 r  test/M_prev_alu_out_q_reg[11]_i_8/CO[1]
                         net (fo=20, routed)          0.599    16.648    test/M_prev_alu_out_q[14]_i_14[8]
    SLICE_X56Y69         LUT3 (Prop_lut3_I1_O)        0.329    16.977 r  test/io_led_OBUF[9]_inst_i_87/O
                         net (fo=1, routed)           0.000    16.977    test/io_led_OBUF[9]_inst_i_87_n_0
    SLICE_X56Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.510 r  test/io_led_OBUF[9]_inst_i_65/CO[3]
                         net (fo=1, routed)           0.000    17.510    test/io_led_OBUF[9]_inst_i_65_n_0
    SLICE_X56Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.627 r  test/io_led_OBUF[9]_inst_i_50/CO[3]
                         net (fo=1, routed)           0.000    17.627    test/io_led_OBUF[9]_inst_i_50_n_0
    SLICE_X56Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.744 r  test/io_led_OBUF[9]_inst_i_34/CO[3]
                         net (fo=1, routed)           0.000    17.744    test/io_led_OBUF[9]_inst_i_34_n_0
    SLICE_X56Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.861 r  test/io_led_OBUF[9]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.861    test/io_led_OBUF[9]_inst_i_24_n_0
    SLICE_X56Y73         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.018 r  test/io_led_OBUF[9]_inst_i_23/CO[1]
                         net (fo=20, routed)          0.787    18.806    test/M_prev_alu_out_q[14]_i_14[7]
    SLICE_X55Y71         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    19.594 r  test/M_prev_alu_out_q_reg[5]_i_58/CO[3]
                         net (fo=1, routed)           0.000    19.594    test/M_prev_alu_out_q_reg[5]_i_58_n_0
    SLICE_X55Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.708 r  test/io_led_OBUF[9]_inst_i_49/CO[3]
                         net (fo=1, routed)           0.000    19.708    test/io_led_OBUF[9]_inst_i_49_n_0
    SLICE_X55Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.822 r  test/io_led_OBUF[9]_inst_i_33/CO[3]
                         net (fo=1, routed)           0.000    19.822    test/io_led_OBUF[9]_inst_i_33_n_0
    SLICE_X55Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.936 r  test/io_led_OBUF[9]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.009    19.945    test/io_led_OBUF[9]_inst_i_22_n_0
    SLICE_X55Y75         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.102 r  test/io_led_OBUF[9]_inst_i_13/CO[1]
                         net (fo=21, routed)          0.696    20.798    test/M_prev_alu_out_q[14]_i_14[6]
    SLICE_X56Y74         LUT3 (Prop_lut3_I0_O)        0.329    21.127 r  test/M_prev_alu_out_q[5]_i_69/O
                         net (fo=1, routed)           0.000    21.127    test/M_prev_alu_out_q[5]_i_69_n_0
    SLICE_X56Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.660 r  test/M_prev_alu_out_q_reg[5]_i_53/CO[3]
                         net (fo=1, routed)           0.009    21.669    test/M_prev_alu_out_q_reg[5]_i_53_n_0
    SLICE_X56Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.786 r  test/M_prev_alu_out_q_reg[5]_i_43/CO[3]
                         net (fo=1, routed)           0.000    21.786    test/M_prev_alu_out_q_reg[5]_i_43_n_0
    SLICE_X56Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.903 r  test/M_prev_alu_out_q_reg[8]_i_17/CO[3]
                         net (fo=1, routed)           0.000    21.903    test/M_prev_alu_out_q_reg[8]_i_17_n_0
    SLICE_X56Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.020 r  test/M_prev_alu_out_q_reg[8]_i_11/CO[3]
                         net (fo=1, routed)           0.000    22.020    test/M_prev_alu_out_q_reg[8]_i_11_n_0
    SLICE_X56Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.177 r  test/M_prev_alu_out_q_reg[8]_i_7/CO[1]
                         net (fo=20, routed)          0.648    22.825    test/M_prev_alu_out_q[14]_i_14[5]
    SLICE_X57Y76         LUT3 (Prop_lut3_I1_O)        0.332    23.157 r  test/M_prev_alu_out_q[5]_i_65/O
                         net (fo=1, routed)           0.000    23.157    test/M_prev_alu_out_q[5]_i_65_n_0
    SLICE_X57Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.707 r  test/M_prev_alu_out_q_reg[5]_i_48/CO[3]
                         net (fo=1, routed)           0.000    23.707    test/M_prev_alu_out_q_reg[5]_i_48_n_0
    SLICE_X57Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.821 r  test/M_prev_alu_out_q_reg[5]_i_38/CO[3]
                         net (fo=1, routed)           0.000    23.821    test/M_prev_alu_out_q_reg[5]_i_38_n_0
    SLICE_X57Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.935 r  test/M_prev_alu_out_q_reg[5]_i_28/CO[3]
                         net (fo=1, routed)           0.000    23.935    test/M_prev_alu_out_q_reg[5]_i_28_n_0
    SLICE_X57Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.049 r  test/M_prev_alu_out_q_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000    24.049    test/M_prev_alu_out_q_reg[7]_i_11_n_0
    SLICE_X57Y80         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.206 r  test/M_prev_alu_out_q_reg[7]_i_7/CO[1]
                         net (fo=20, routed)          0.557    24.763    test/M_prev_alu_out_q[14]_i_14[4]
    SLICE_X56Y79         LUT3 (Prop_lut3_I1_O)        0.329    25.092 r  test/out0__972_carry_i_72/O
                         net (fo=1, routed)           0.000    25.092    test/out0__972_carry_i_72_n_0
    SLICE_X56Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.625 r  test/out0__972_carry_i_62/CO[3]
                         net (fo=1, routed)           0.000    25.625    test/out0__972_carry_i_62_n_0
    SLICE_X56Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.742 r  test/M_prev_alu_out_q_reg[5]_i_33/CO[3]
                         net (fo=1, routed)           0.000    25.742    test/M_prev_alu_out_q_reg[5]_i_33_n_0
    SLICE_X56Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.859 r  test/M_prev_alu_out_q_reg[5]_i_23/CO[3]
                         net (fo=1, routed)           0.000    25.859    test/M_prev_alu_out_q_reg[5]_i_23_n_0
    SLICE_X56Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.976 r  test/M_prev_alu_out_q_reg[5]_i_19/CO[3]
                         net (fo=1, routed)           0.000    25.976    test/M_prev_alu_out_q_reg[5]_i_19_n_0
    SLICE_X56Y83         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.133 r  test/M_prev_alu_out_q_reg[6]_i_7/CO[1]
                         net (fo=20, routed)          0.763    26.896    test/M_prev_alu_out_q[14]_i_14[3]
    SLICE_X55Y81         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    27.684 r  test/out0__972_carry_i_54/CO[3]
                         net (fo=1, routed)           0.000    27.684    test/out0__972_carry_i_54_n_0
    SLICE_X55Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.798 r  test/out0__972_carry_i_49/CO[3]
                         net (fo=1, routed)           0.000    27.798    test/out0__972_carry_i_49_n_0
    SLICE_X55Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.912 r  test/M_prev_alu_out_q_reg[5]_i_22/CO[3]
                         net (fo=1, routed)           0.000    27.912    test/M_prev_alu_out_q_reg[5]_i_22_n_0
    SLICE_X55Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.026 r  test/M_prev_alu_out_q_reg[5]_i_18/CO[3]
                         net (fo=1, routed)           0.000    28.026    test/M_prev_alu_out_q_reg[5]_i_18_n_0
    SLICE_X55Y85         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.183 r  test/M_prev_alu_out_q_reg[5]_i_10/CO[1]
                         net (fo=20, routed)          0.450    28.633    test/alu/mul/M_prev_alu_out_q_reg[5]_4[0]
    SLICE_X54Y85         LUT4 (Prop_lut4_I1_O)        0.329    28.962 r  test/alu/mul/M_prev_alu_out_q[5]_i_3/O
                         net (fo=1, routed)           0.161    29.123    test/alu/mul/M_prev_alu_out_q[5]_i_3_n_0
    SLICE_X54Y85         LUT5 (Prop_lut5_I1_O)        0.124    29.247 r  test/alu/mul/M_prev_alu_out_q[5]_i_1/O
                         net (fo=4, routed)           0.626    29.873    test/M_alu_out[5]
    SLICE_X54Y85         FDRE                                         r  test/M_prev_alu_out_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.437    14.841    test/CLK
    SLICE_X54Y85         FDRE                                         r  test/M_prev_alu_out_q_reg[5]/C
                         clock pessimism              0.258    15.099    
                         clock uncertainty           -0.035    15.064    
    SLICE_X54Y85         FDRE (Setup_fdre_C_D)       -0.031    15.033    test/M_prev_alu_out_q_reg[5]
  -------------------------------------------------------------------
                         required time                         15.033    
                         arrival time                         -29.873    
  -------------------------------------------------------------------
                         slack                                -14.840    

Slack (VIOLATED) :        -13.562ns  (required time - arrival time)
  Source:                 test/M_prev_b_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test/M_prev_alu_out_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        23.405ns  (logic 14.407ns (61.555%)  route 8.998ns (38.445%))
  Logic Levels:           59  (CARRY4=49 LUT3=7 LUT6=3)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.896ns = ( 14.896 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.624     5.208    test/CLK
    SLICE_X61Y57         FDRE                                         r  test/M_prev_b_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y57         FDRE (Prop_fdre_C_Q)         0.419     5.627 f  test/M_prev_b_q_reg[5]/Q
                         net (fo=4, routed)           0.424     6.051    test/alu/div/out0[5]
    SLICE_X61Y58         LUT6 (Prop_lut6_I4_O)        0.296     6.347 r  test/alu/div/out0_carry__0_i_3/O
                         net (fo=1, routed)           0.323     6.670    test/alu/div/out0_carry__0_i_3_n_0
    SLICE_X58Y58         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.177 r  test/alu/div/out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.177    test/alu/div/out0_carry__0_n_0
    SLICE_X58Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.291 r  test/alu/div/out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.291    test/alu/div/out0_carry__1_n_0
    SLICE_X58Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.405 r  test/alu/div/out0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.405    test/alu/div/out0_carry__2_n_0
    SLICE_X58Y61         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.676 r  test/alu/div/M_prev_alu_out_q_reg[15]_i_18/CO[0]
                         net (fo=21, routed)          0.962     8.638    test/M_div_out[15]
    SLICE_X52Y58         LUT3 (Prop_lut3_I0_O)        0.373     9.011 r  test/M_prev_alu_out_q[14]_i_33/O
                         net (fo=1, routed)           0.000     9.011    test/alu/div/S[0]
    SLICE_X52Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.544 r  test/alu/div/M_prev_alu_out_q_reg[14]_i_25/CO[3]
                         net (fo=1, routed)           0.000     9.544    test/alu/div/M_prev_alu_out_q_reg[14]_i_25_n_0
    SLICE_X52Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.661 r  test/alu/div/M_prev_alu_out_q_reg[14]_i_20/CO[3]
                         net (fo=1, routed)           0.000     9.661    test/alu/div/M_prev_alu_out_q_reg[14]_i_20_n_0
    SLICE_X52Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.778 r  test/alu/div/M_prev_alu_out_q_reg[14]_i_15/CO[3]
                         net (fo=1, routed)           0.000     9.778    test/alu/div/M_prev_alu_out_q_reg[14]_i_15_n_0
    SLICE_X52Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.895 r  test/alu/div/M_prev_alu_out_q_reg[14]_i_12/CO[3]
                         net (fo=1, routed)           0.000     9.895    test/alu/div/M_prev_alu_out_q_reg[14]_i_12_n_0
    SLICE_X52Y62         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.052 r  test/alu/div/M_prev_alu_out_q_reg[14]_i_8/CO[1]
                         net (fo=20, routed)          0.705    10.757    test/M_prev_alu_out_q[14]_i_14[11]
    SLICE_X55Y61         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    11.545 r  test/io_led_OBUF[9]_inst_i_80/CO[3]
                         net (fo=1, routed)           0.000    11.545    test/io_led_OBUF[9]_inst_i_80_n_0
    SLICE_X55Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.659 r  test/M_prev_alu_out_q_reg[12]_i_35/CO[3]
                         net (fo=1, routed)           0.000    11.659    test/M_prev_alu_out_q_reg[12]_i_35_n_0
    SLICE_X55Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.773 r  test/M_prev_alu_out_q_reg[12]_i_26/CO[3]
                         net (fo=1, routed)           0.000    11.773    test/M_prev_alu_out_q_reg[12]_i_26_n_0
    SLICE_X55Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.887 r  test/M_prev_alu_out_q_reg[12]_i_20/CO[3]
                         net (fo=1, routed)           0.000    11.887    test/M_prev_alu_out_q_reg[12]_i_20_n_0
    SLICE_X55Y65         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.044 r  test/M_prev_alu_out_q_reg[13]_i_18/CO[1]
                         net (fo=20, routed)          0.705    12.749    test/M_prev_alu_out_q[14]_i_14[10]
    SLICE_X56Y63         LUT3 (Prop_lut3_I1_O)        0.329    13.078 r  test/io_led_OBUF[9]_inst_i_93/O
                         net (fo=1, routed)           0.000    13.078    test/io_led_OBUF[9]_inst_i_93_n_0
    SLICE_X56Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.611 r  test/io_led_OBUF[9]_inst_i_75/CO[3]
                         net (fo=1, routed)           0.000    13.611    test/io_led_OBUF[9]_inst_i_75_n_0
    SLICE_X56Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.728 r  test/io_led_OBUF[9]_inst_i_60/CO[3]
                         net (fo=1, routed)           0.000    13.728    test/io_led_OBUF[9]_inst_i_60_n_0
    SLICE_X56Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.845 r  test/M_prev_alu_out_q_reg[12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    13.845    test/M_prev_alu_out_q_reg[12]_i_25_n_0
    SLICE_X56Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.962 r  test/M_prev_alu_out_q_reg[12]_i_19/CO[3]
                         net (fo=1, routed)           0.000    13.962    test/M_prev_alu_out_q_reg[12]_i_19_n_0
    SLICE_X56Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.119 r  test/M_prev_alu_out_q_reg[12]_i_14/CO[1]
                         net (fo=20, routed)          0.549    14.668    test/M_prev_alu_out_q[14]_i_14[9]
    SLICE_X57Y66         LUT3 (Prop_lut3_I1_O)        0.332    15.000 r  test/io_led_OBUF[9]_inst_i_90/O
                         net (fo=1, routed)           0.000    15.000    test/io_led_OBUF[9]_inst_i_90_n_0
    SLICE_X57Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.550 r  test/io_led_OBUF[9]_inst_i_70/CO[3]
                         net (fo=1, routed)           0.000    15.550    test/io_led_OBUF[9]_inst_i_70_n_0
    SLICE_X57Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.664 r  test/io_led_OBUF[9]_inst_i_55/CO[3]
                         net (fo=1, routed)           0.000    15.664    test/io_led_OBUF[9]_inst_i_55_n_0
    SLICE_X57Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.778 r  test/io_led_OBUF[9]_inst_i_41/CO[3]
                         net (fo=1, routed)           0.000    15.778    test/io_led_OBUF[9]_inst_i_41_n_0
    SLICE_X57Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.892 r  test/M_prev_alu_out_q_reg[11]_i_12/CO[3]
                         net (fo=1, routed)           0.000    15.892    test/M_prev_alu_out_q_reg[11]_i_12_n_0
    SLICE_X57Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.049 r  test/M_prev_alu_out_q_reg[11]_i_8/CO[1]
                         net (fo=20, routed)          0.599    16.648    test/M_prev_alu_out_q[14]_i_14[8]
    SLICE_X56Y69         LUT3 (Prop_lut3_I1_O)        0.329    16.977 r  test/io_led_OBUF[9]_inst_i_87/O
                         net (fo=1, routed)           0.000    16.977    test/io_led_OBUF[9]_inst_i_87_n_0
    SLICE_X56Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.510 r  test/io_led_OBUF[9]_inst_i_65/CO[3]
                         net (fo=1, routed)           0.000    17.510    test/io_led_OBUF[9]_inst_i_65_n_0
    SLICE_X56Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.627 r  test/io_led_OBUF[9]_inst_i_50/CO[3]
                         net (fo=1, routed)           0.000    17.627    test/io_led_OBUF[9]_inst_i_50_n_0
    SLICE_X56Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.744 r  test/io_led_OBUF[9]_inst_i_34/CO[3]
                         net (fo=1, routed)           0.000    17.744    test/io_led_OBUF[9]_inst_i_34_n_0
    SLICE_X56Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.861 r  test/io_led_OBUF[9]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.861    test/io_led_OBUF[9]_inst_i_24_n_0
    SLICE_X56Y73         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.018 r  test/io_led_OBUF[9]_inst_i_23/CO[1]
                         net (fo=20, routed)          0.787    18.806    test/M_prev_alu_out_q[14]_i_14[7]
    SLICE_X55Y71         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    19.594 r  test/M_prev_alu_out_q_reg[5]_i_58/CO[3]
                         net (fo=1, routed)           0.000    19.594    test/M_prev_alu_out_q_reg[5]_i_58_n_0
    SLICE_X55Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.708 r  test/io_led_OBUF[9]_inst_i_49/CO[3]
                         net (fo=1, routed)           0.000    19.708    test/io_led_OBUF[9]_inst_i_49_n_0
    SLICE_X55Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.822 r  test/io_led_OBUF[9]_inst_i_33/CO[3]
                         net (fo=1, routed)           0.000    19.822    test/io_led_OBUF[9]_inst_i_33_n_0
    SLICE_X55Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.936 r  test/io_led_OBUF[9]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.009    19.945    test/io_led_OBUF[9]_inst_i_22_n_0
    SLICE_X55Y75         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.102 r  test/io_led_OBUF[9]_inst_i_13/CO[1]
                         net (fo=21, routed)          0.696    20.798    test/M_prev_alu_out_q[14]_i_14[6]
    SLICE_X56Y74         LUT3 (Prop_lut3_I0_O)        0.329    21.127 r  test/M_prev_alu_out_q[5]_i_69/O
                         net (fo=1, routed)           0.000    21.127    test/M_prev_alu_out_q[5]_i_69_n_0
    SLICE_X56Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.660 r  test/M_prev_alu_out_q_reg[5]_i_53/CO[3]
                         net (fo=1, routed)           0.009    21.669    test/M_prev_alu_out_q_reg[5]_i_53_n_0
    SLICE_X56Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.786 r  test/M_prev_alu_out_q_reg[5]_i_43/CO[3]
                         net (fo=1, routed)           0.000    21.786    test/M_prev_alu_out_q_reg[5]_i_43_n_0
    SLICE_X56Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.903 r  test/M_prev_alu_out_q_reg[8]_i_17/CO[3]
                         net (fo=1, routed)           0.000    21.903    test/M_prev_alu_out_q_reg[8]_i_17_n_0
    SLICE_X56Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.020 r  test/M_prev_alu_out_q_reg[8]_i_11/CO[3]
                         net (fo=1, routed)           0.000    22.020    test/M_prev_alu_out_q_reg[8]_i_11_n_0
    SLICE_X56Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.177 r  test/M_prev_alu_out_q_reg[8]_i_7/CO[1]
                         net (fo=20, routed)          0.648    22.825    test/M_prev_alu_out_q[14]_i_14[5]
    SLICE_X57Y76         LUT3 (Prop_lut3_I1_O)        0.332    23.157 r  test/M_prev_alu_out_q[5]_i_65/O
                         net (fo=1, routed)           0.000    23.157    test/M_prev_alu_out_q[5]_i_65_n_0
    SLICE_X57Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.707 r  test/M_prev_alu_out_q_reg[5]_i_48/CO[3]
                         net (fo=1, routed)           0.000    23.707    test/M_prev_alu_out_q_reg[5]_i_48_n_0
    SLICE_X57Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.821 r  test/M_prev_alu_out_q_reg[5]_i_38/CO[3]
                         net (fo=1, routed)           0.000    23.821    test/M_prev_alu_out_q_reg[5]_i_38_n_0
    SLICE_X57Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.935 r  test/M_prev_alu_out_q_reg[5]_i_28/CO[3]
                         net (fo=1, routed)           0.000    23.935    test/M_prev_alu_out_q_reg[5]_i_28_n_0
    SLICE_X57Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.049 r  test/M_prev_alu_out_q_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000    24.049    test/M_prev_alu_out_q_reg[7]_i_11_n_0
    SLICE_X57Y80         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.206 r  test/M_prev_alu_out_q_reg[7]_i_7/CO[1]
                         net (fo=20, routed)          0.557    24.763    test/M_prev_alu_out_q[14]_i_14[4]
    SLICE_X56Y79         LUT3 (Prop_lut3_I1_O)        0.329    25.092 r  test/out0__972_carry_i_72/O
                         net (fo=1, routed)           0.000    25.092    test/out0__972_carry_i_72_n_0
    SLICE_X56Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.625 r  test/out0__972_carry_i_62/CO[3]
                         net (fo=1, routed)           0.000    25.625    test/out0__972_carry_i_62_n_0
    SLICE_X56Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.742 r  test/M_prev_alu_out_q_reg[5]_i_33/CO[3]
                         net (fo=1, routed)           0.000    25.742    test/M_prev_alu_out_q_reg[5]_i_33_n_0
    SLICE_X56Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.859 r  test/M_prev_alu_out_q_reg[5]_i_23/CO[3]
                         net (fo=1, routed)           0.000    25.859    test/M_prev_alu_out_q_reg[5]_i_23_n_0
    SLICE_X56Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.976 r  test/M_prev_alu_out_q_reg[5]_i_19/CO[3]
                         net (fo=1, routed)           0.000    25.976    test/M_prev_alu_out_q_reg[5]_i_19_n_0
    SLICE_X56Y83         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.133 r  test/M_prev_alu_out_q_reg[6]_i_7/CO[1]
                         net (fo=20, routed)          1.363    27.496    test/alu/mul/io_led_OBUF[6]_inst_i_4_0[0]
    SLICE_X58Y74         LUT6 (Prop_lut6_I1_O)        0.332    27.828 r  test/alu/mul/M_prev_alu_out_q[6]_i_3/O
                         net (fo=2, routed)           0.304    28.132    test/alu/mul/M_prev_alu_out_q[6]_i_3_n_0
    SLICE_X60Y74         LUT6 (Prop_lut6_I0_O)        0.124    28.256 r  test/alu/mul/M_prev_alu_out_q[6]_i_2/O
                         net (fo=3, routed)           0.357    28.613    test/M_alu_out[6]
    SLICE_X63Y74         FDRE                                         r  test/M_prev_alu_out_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.492    14.896    test/CLK
    SLICE_X63Y74         FDRE                                         r  test/M_prev_alu_out_q_reg[6]/C
                         clock pessimism              0.258    15.154    
                         clock uncertainty           -0.035    15.119    
    SLICE_X63Y74         FDRE (Setup_fdre_C_D)       -0.067    15.052    test/M_prev_alu_out_q_reg[6]
  -------------------------------------------------------------------
                         required time                         15.052    
                         arrival time                         -28.613    
  -------------------------------------------------------------------
                         slack                                -13.562    

Slack (VIOLATED) :        -11.326ns  (required time - arrival time)
  Source:                 test/M_prev_b_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test/M_prev_alu_out_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        21.210ns  (logic 13.034ns (61.451%)  route 8.176ns (38.549%))
  Logic Levels:           53  (CARRY4=44 LUT3=6 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns = ( 14.901 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.624     5.208    test/CLK
    SLICE_X61Y57         FDRE                                         r  test/M_prev_b_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y57         FDRE (Prop_fdre_C_Q)         0.419     5.627 f  test/M_prev_b_q_reg[5]/Q
                         net (fo=4, routed)           0.424     6.051    test/alu/div/out0[5]
    SLICE_X61Y58         LUT6 (Prop_lut6_I4_O)        0.296     6.347 r  test/alu/div/out0_carry__0_i_3/O
                         net (fo=1, routed)           0.323     6.670    test/alu/div/out0_carry__0_i_3_n_0
    SLICE_X58Y58         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.177 r  test/alu/div/out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.177    test/alu/div/out0_carry__0_n_0
    SLICE_X58Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.291 r  test/alu/div/out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.291    test/alu/div/out0_carry__1_n_0
    SLICE_X58Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.405 r  test/alu/div/out0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.405    test/alu/div/out0_carry__2_n_0
    SLICE_X58Y61         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.676 r  test/alu/div/M_prev_alu_out_q_reg[15]_i_18/CO[0]
                         net (fo=21, routed)          0.962     8.638    test/M_div_out[15]
    SLICE_X52Y58         LUT3 (Prop_lut3_I0_O)        0.373     9.011 r  test/M_prev_alu_out_q[14]_i_33/O
                         net (fo=1, routed)           0.000     9.011    test/alu/div/S[0]
    SLICE_X52Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.544 r  test/alu/div/M_prev_alu_out_q_reg[14]_i_25/CO[3]
                         net (fo=1, routed)           0.000     9.544    test/alu/div/M_prev_alu_out_q_reg[14]_i_25_n_0
    SLICE_X52Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.661 r  test/alu/div/M_prev_alu_out_q_reg[14]_i_20/CO[3]
                         net (fo=1, routed)           0.000     9.661    test/alu/div/M_prev_alu_out_q_reg[14]_i_20_n_0
    SLICE_X52Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.778 r  test/alu/div/M_prev_alu_out_q_reg[14]_i_15/CO[3]
                         net (fo=1, routed)           0.000     9.778    test/alu/div/M_prev_alu_out_q_reg[14]_i_15_n_0
    SLICE_X52Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.895 r  test/alu/div/M_prev_alu_out_q_reg[14]_i_12/CO[3]
                         net (fo=1, routed)           0.000     9.895    test/alu/div/M_prev_alu_out_q_reg[14]_i_12_n_0
    SLICE_X52Y62         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.052 r  test/alu/div/M_prev_alu_out_q_reg[14]_i_8/CO[1]
                         net (fo=20, routed)          0.705    10.757    test/M_prev_alu_out_q[14]_i_14[11]
    SLICE_X55Y61         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    11.545 r  test/io_led_OBUF[9]_inst_i_80/CO[3]
                         net (fo=1, routed)           0.000    11.545    test/io_led_OBUF[9]_inst_i_80_n_0
    SLICE_X55Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.659 r  test/M_prev_alu_out_q_reg[12]_i_35/CO[3]
                         net (fo=1, routed)           0.000    11.659    test/M_prev_alu_out_q_reg[12]_i_35_n_0
    SLICE_X55Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.773 r  test/M_prev_alu_out_q_reg[12]_i_26/CO[3]
                         net (fo=1, routed)           0.000    11.773    test/M_prev_alu_out_q_reg[12]_i_26_n_0
    SLICE_X55Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.887 r  test/M_prev_alu_out_q_reg[12]_i_20/CO[3]
                         net (fo=1, routed)           0.000    11.887    test/M_prev_alu_out_q_reg[12]_i_20_n_0
    SLICE_X55Y65         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.044 r  test/M_prev_alu_out_q_reg[13]_i_18/CO[1]
                         net (fo=20, routed)          0.705    12.749    test/M_prev_alu_out_q[14]_i_14[10]
    SLICE_X56Y63         LUT3 (Prop_lut3_I1_O)        0.329    13.078 r  test/io_led_OBUF[9]_inst_i_93/O
                         net (fo=1, routed)           0.000    13.078    test/io_led_OBUF[9]_inst_i_93_n_0
    SLICE_X56Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.611 r  test/io_led_OBUF[9]_inst_i_75/CO[3]
                         net (fo=1, routed)           0.000    13.611    test/io_led_OBUF[9]_inst_i_75_n_0
    SLICE_X56Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.728 r  test/io_led_OBUF[9]_inst_i_60/CO[3]
                         net (fo=1, routed)           0.000    13.728    test/io_led_OBUF[9]_inst_i_60_n_0
    SLICE_X56Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.845 r  test/M_prev_alu_out_q_reg[12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    13.845    test/M_prev_alu_out_q_reg[12]_i_25_n_0
    SLICE_X56Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.962 r  test/M_prev_alu_out_q_reg[12]_i_19/CO[3]
                         net (fo=1, routed)           0.000    13.962    test/M_prev_alu_out_q_reg[12]_i_19_n_0
    SLICE_X56Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.119 r  test/M_prev_alu_out_q_reg[12]_i_14/CO[1]
                         net (fo=20, routed)          0.549    14.668    test/M_prev_alu_out_q[14]_i_14[9]
    SLICE_X57Y66         LUT3 (Prop_lut3_I1_O)        0.332    15.000 r  test/io_led_OBUF[9]_inst_i_90/O
                         net (fo=1, routed)           0.000    15.000    test/io_led_OBUF[9]_inst_i_90_n_0
    SLICE_X57Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.550 r  test/io_led_OBUF[9]_inst_i_70/CO[3]
                         net (fo=1, routed)           0.000    15.550    test/io_led_OBUF[9]_inst_i_70_n_0
    SLICE_X57Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.664 r  test/io_led_OBUF[9]_inst_i_55/CO[3]
                         net (fo=1, routed)           0.000    15.664    test/io_led_OBUF[9]_inst_i_55_n_0
    SLICE_X57Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.778 r  test/io_led_OBUF[9]_inst_i_41/CO[3]
                         net (fo=1, routed)           0.000    15.778    test/io_led_OBUF[9]_inst_i_41_n_0
    SLICE_X57Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.892 r  test/M_prev_alu_out_q_reg[11]_i_12/CO[3]
                         net (fo=1, routed)           0.000    15.892    test/M_prev_alu_out_q_reg[11]_i_12_n_0
    SLICE_X57Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.049 r  test/M_prev_alu_out_q_reg[11]_i_8/CO[1]
                         net (fo=20, routed)          0.599    16.648    test/M_prev_alu_out_q[14]_i_14[8]
    SLICE_X56Y69         LUT3 (Prop_lut3_I1_O)        0.329    16.977 r  test/io_led_OBUF[9]_inst_i_87/O
                         net (fo=1, routed)           0.000    16.977    test/io_led_OBUF[9]_inst_i_87_n_0
    SLICE_X56Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.510 r  test/io_led_OBUF[9]_inst_i_65/CO[3]
                         net (fo=1, routed)           0.000    17.510    test/io_led_OBUF[9]_inst_i_65_n_0
    SLICE_X56Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.627 r  test/io_led_OBUF[9]_inst_i_50/CO[3]
                         net (fo=1, routed)           0.000    17.627    test/io_led_OBUF[9]_inst_i_50_n_0
    SLICE_X56Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.744 r  test/io_led_OBUF[9]_inst_i_34/CO[3]
                         net (fo=1, routed)           0.000    17.744    test/io_led_OBUF[9]_inst_i_34_n_0
    SLICE_X56Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.861 r  test/io_led_OBUF[9]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.861    test/io_led_OBUF[9]_inst_i_24_n_0
    SLICE_X56Y73         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.018 r  test/io_led_OBUF[9]_inst_i_23/CO[1]
                         net (fo=20, routed)          0.787    18.806    test/M_prev_alu_out_q[14]_i_14[7]
    SLICE_X55Y71         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    19.594 r  test/M_prev_alu_out_q_reg[5]_i_58/CO[3]
                         net (fo=1, routed)           0.000    19.594    test/M_prev_alu_out_q_reg[5]_i_58_n_0
    SLICE_X55Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.708 r  test/io_led_OBUF[9]_inst_i_49/CO[3]
                         net (fo=1, routed)           0.000    19.708    test/io_led_OBUF[9]_inst_i_49_n_0
    SLICE_X55Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.822 r  test/io_led_OBUF[9]_inst_i_33/CO[3]
                         net (fo=1, routed)           0.000    19.822    test/io_led_OBUF[9]_inst_i_33_n_0
    SLICE_X55Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.936 r  test/io_led_OBUF[9]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.009    19.945    test/io_led_OBUF[9]_inst_i_22_n_0
    SLICE_X55Y75         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.102 r  test/io_led_OBUF[9]_inst_i_13/CO[1]
                         net (fo=21, routed)          0.696    20.798    test/M_prev_alu_out_q[14]_i_14[6]
    SLICE_X56Y74         LUT3 (Prop_lut3_I0_O)        0.329    21.127 r  test/M_prev_alu_out_q[5]_i_69/O
                         net (fo=1, routed)           0.000    21.127    test/M_prev_alu_out_q[5]_i_69_n_0
    SLICE_X56Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.660 r  test/M_prev_alu_out_q_reg[5]_i_53/CO[3]
                         net (fo=1, routed)           0.009    21.669    test/M_prev_alu_out_q_reg[5]_i_53_n_0
    SLICE_X56Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.786 r  test/M_prev_alu_out_q_reg[5]_i_43/CO[3]
                         net (fo=1, routed)           0.000    21.786    test/M_prev_alu_out_q_reg[5]_i_43_n_0
    SLICE_X56Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.903 r  test/M_prev_alu_out_q_reg[8]_i_17/CO[3]
                         net (fo=1, routed)           0.000    21.903    test/M_prev_alu_out_q_reg[8]_i_17_n_0
    SLICE_X56Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.020 r  test/M_prev_alu_out_q_reg[8]_i_11/CO[3]
                         net (fo=1, routed)           0.000    22.020    test/M_prev_alu_out_q_reg[8]_i_11_n_0
    SLICE_X56Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.177 r  test/M_prev_alu_out_q_reg[8]_i_7/CO[1]
                         net (fo=20, routed)          0.648    22.825    test/M_prev_alu_out_q[14]_i_14[5]
    SLICE_X57Y76         LUT3 (Prop_lut3_I1_O)        0.332    23.157 r  test/M_prev_alu_out_q[5]_i_65/O
                         net (fo=1, routed)           0.000    23.157    test/M_prev_alu_out_q[5]_i_65_n_0
    SLICE_X57Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.707 r  test/M_prev_alu_out_q_reg[5]_i_48/CO[3]
                         net (fo=1, routed)           0.000    23.707    test/M_prev_alu_out_q_reg[5]_i_48_n_0
    SLICE_X57Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.821 r  test/M_prev_alu_out_q_reg[5]_i_38/CO[3]
                         net (fo=1, routed)           0.000    23.821    test/M_prev_alu_out_q_reg[5]_i_38_n_0
    SLICE_X57Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.935 r  test/M_prev_alu_out_q_reg[5]_i_28/CO[3]
                         net (fo=1, routed)           0.000    23.935    test/M_prev_alu_out_q_reg[5]_i_28_n_0
    SLICE_X57Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.049 r  test/M_prev_alu_out_q_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000    24.049    test/M_prev_alu_out_q_reg[7]_i_11_n_0
    SLICE_X57Y80         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.206 r  test/M_prev_alu_out_q_reg[7]_i_7/CO[1]
                         net (fo=20, routed)          0.774    24.980    test/alu/mul/M_prev_alu_out_q[7]_i_2_1[0]
    SLICE_X58Y79         LUT5 (Prop_lut5_I3_O)        0.329    25.309 r  test/alu/mul/M_prev_alu_out_q[7]_i_3/O
                         net (fo=2, routed)           0.507    25.816    test/alu/mul/M_prev_alu_out_q[7]_i_3_n_0
    SLICE_X59Y79         LUT5 (Prop_lut5_I0_O)        0.124    25.940 r  test/alu/mul/M_prev_alu_out_q[7]_i_2/O
                         net (fo=3, routed)           0.479    26.419    test/M_alu_out[7]
    SLICE_X60Y79         FDRE                                         r  test/M_prev_alu_out_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.497    14.901    test/CLK
    SLICE_X60Y79         FDRE                                         r  test/M_prev_alu_out_q_reg[7]/C
                         clock pessimism              0.258    15.159    
                         clock uncertainty           -0.035    15.124    
    SLICE_X60Y79         FDRE (Setup_fdre_C_D)       -0.031    15.093    test/M_prev_alu_out_q_reg[7]
  -------------------------------------------------------------------
                         required time                         15.093    
                         arrival time                         -26.418    
  -------------------------------------------------------------------
                         slack                                -11.326    

Slack (VIOLATED) :        -9.371ns  (required time - arrival time)
  Source:                 test/M_prev_b_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test/M_prev_alu_out_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        19.149ns  (logic 11.656ns (60.871%)  route 7.493ns (39.129%))
  Logic Levels:           47  (CARRY4=39 LUT3=5 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.830ns = ( 14.830 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.624     5.208    test/CLK
    SLICE_X61Y57         FDRE                                         r  test/M_prev_b_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y57         FDRE (Prop_fdre_C_Q)         0.419     5.627 f  test/M_prev_b_q_reg[5]/Q
                         net (fo=4, routed)           0.424     6.051    test/alu/div/out0[5]
    SLICE_X61Y58         LUT6 (Prop_lut6_I4_O)        0.296     6.347 r  test/alu/div/out0_carry__0_i_3/O
                         net (fo=1, routed)           0.323     6.670    test/alu/div/out0_carry__0_i_3_n_0
    SLICE_X58Y58         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.177 r  test/alu/div/out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.177    test/alu/div/out0_carry__0_n_0
    SLICE_X58Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.291 r  test/alu/div/out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.291    test/alu/div/out0_carry__1_n_0
    SLICE_X58Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.405 r  test/alu/div/out0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.405    test/alu/div/out0_carry__2_n_0
    SLICE_X58Y61         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.676 r  test/alu/div/M_prev_alu_out_q_reg[15]_i_18/CO[0]
                         net (fo=21, routed)          0.962     8.638    test/M_div_out[15]
    SLICE_X52Y58         LUT3 (Prop_lut3_I0_O)        0.373     9.011 r  test/M_prev_alu_out_q[14]_i_33/O
                         net (fo=1, routed)           0.000     9.011    test/alu/div/S[0]
    SLICE_X52Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.544 r  test/alu/div/M_prev_alu_out_q_reg[14]_i_25/CO[3]
                         net (fo=1, routed)           0.000     9.544    test/alu/div/M_prev_alu_out_q_reg[14]_i_25_n_0
    SLICE_X52Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.661 r  test/alu/div/M_prev_alu_out_q_reg[14]_i_20/CO[3]
                         net (fo=1, routed)           0.000     9.661    test/alu/div/M_prev_alu_out_q_reg[14]_i_20_n_0
    SLICE_X52Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.778 r  test/alu/div/M_prev_alu_out_q_reg[14]_i_15/CO[3]
                         net (fo=1, routed)           0.000     9.778    test/alu/div/M_prev_alu_out_q_reg[14]_i_15_n_0
    SLICE_X52Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.895 r  test/alu/div/M_prev_alu_out_q_reg[14]_i_12/CO[3]
                         net (fo=1, routed)           0.000     9.895    test/alu/div/M_prev_alu_out_q_reg[14]_i_12_n_0
    SLICE_X52Y62         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.052 r  test/alu/div/M_prev_alu_out_q_reg[14]_i_8/CO[1]
                         net (fo=20, routed)          0.705    10.757    test/M_prev_alu_out_q[14]_i_14[11]
    SLICE_X55Y61         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    11.545 r  test/io_led_OBUF[9]_inst_i_80/CO[3]
                         net (fo=1, routed)           0.000    11.545    test/io_led_OBUF[9]_inst_i_80_n_0
    SLICE_X55Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.659 r  test/M_prev_alu_out_q_reg[12]_i_35/CO[3]
                         net (fo=1, routed)           0.000    11.659    test/M_prev_alu_out_q_reg[12]_i_35_n_0
    SLICE_X55Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.773 r  test/M_prev_alu_out_q_reg[12]_i_26/CO[3]
                         net (fo=1, routed)           0.000    11.773    test/M_prev_alu_out_q_reg[12]_i_26_n_0
    SLICE_X55Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.887 r  test/M_prev_alu_out_q_reg[12]_i_20/CO[3]
                         net (fo=1, routed)           0.000    11.887    test/M_prev_alu_out_q_reg[12]_i_20_n_0
    SLICE_X55Y65         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.044 r  test/M_prev_alu_out_q_reg[13]_i_18/CO[1]
                         net (fo=20, routed)          0.705    12.749    test/M_prev_alu_out_q[14]_i_14[10]
    SLICE_X56Y63         LUT3 (Prop_lut3_I1_O)        0.329    13.078 r  test/io_led_OBUF[9]_inst_i_93/O
                         net (fo=1, routed)           0.000    13.078    test/io_led_OBUF[9]_inst_i_93_n_0
    SLICE_X56Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.611 r  test/io_led_OBUF[9]_inst_i_75/CO[3]
                         net (fo=1, routed)           0.000    13.611    test/io_led_OBUF[9]_inst_i_75_n_0
    SLICE_X56Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.728 r  test/io_led_OBUF[9]_inst_i_60/CO[3]
                         net (fo=1, routed)           0.000    13.728    test/io_led_OBUF[9]_inst_i_60_n_0
    SLICE_X56Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.845 r  test/M_prev_alu_out_q_reg[12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    13.845    test/M_prev_alu_out_q_reg[12]_i_25_n_0
    SLICE_X56Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.962 r  test/M_prev_alu_out_q_reg[12]_i_19/CO[3]
                         net (fo=1, routed)           0.000    13.962    test/M_prev_alu_out_q_reg[12]_i_19_n_0
    SLICE_X56Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.119 r  test/M_prev_alu_out_q_reg[12]_i_14/CO[1]
                         net (fo=20, routed)          0.549    14.668    test/M_prev_alu_out_q[14]_i_14[9]
    SLICE_X57Y66         LUT3 (Prop_lut3_I1_O)        0.332    15.000 r  test/io_led_OBUF[9]_inst_i_90/O
                         net (fo=1, routed)           0.000    15.000    test/io_led_OBUF[9]_inst_i_90_n_0
    SLICE_X57Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.550 r  test/io_led_OBUF[9]_inst_i_70/CO[3]
                         net (fo=1, routed)           0.000    15.550    test/io_led_OBUF[9]_inst_i_70_n_0
    SLICE_X57Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.664 r  test/io_led_OBUF[9]_inst_i_55/CO[3]
                         net (fo=1, routed)           0.000    15.664    test/io_led_OBUF[9]_inst_i_55_n_0
    SLICE_X57Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.778 r  test/io_led_OBUF[9]_inst_i_41/CO[3]
                         net (fo=1, routed)           0.000    15.778    test/io_led_OBUF[9]_inst_i_41_n_0
    SLICE_X57Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.892 r  test/M_prev_alu_out_q_reg[11]_i_12/CO[3]
                         net (fo=1, routed)           0.000    15.892    test/M_prev_alu_out_q_reg[11]_i_12_n_0
    SLICE_X57Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.049 r  test/M_prev_alu_out_q_reg[11]_i_8/CO[1]
                         net (fo=20, routed)          0.599    16.648    test/M_prev_alu_out_q[14]_i_14[8]
    SLICE_X56Y69         LUT3 (Prop_lut3_I1_O)        0.329    16.977 r  test/io_led_OBUF[9]_inst_i_87/O
                         net (fo=1, routed)           0.000    16.977    test/io_led_OBUF[9]_inst_i_87_n_0
    SLICE_X56Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.510 r  test/io_led_OBUF[9]_inst_i_65/CO[3]
                         net (fo=1, routed)           0.000    17.510    test/io_led_OBUF[9]_inst_i_65_n_0
    SLICE_X56Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.627 r  test/io_led_OBUF[9]_inst_i_50/CO[3]
                         net (fo=1, routed)           0.000    17.627    test/io_led_OBUF[9]_inst_i_50_n_0
    SLICE_X56Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.744 r  test/io_led_OBUF[9]_inst_i_34/CO[3]
                         net (fo=1, routed)           0.000    17.744    test/io_led_OBUF[9]_inst_i_34_n_0
    SLICE_X56Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.861 r  test/io_led_OBUF[9]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.861    test/io_led_OBUF[9]_inst_i_24_n_0
    SLICE_X56Y73         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.018 r  test/io_led_OBUF[9]_inst_i_23/CO[1]
                         net (fo=20, routed)          0.787    18.806    test/M_prev_alu_out_q[14]_i_14[7]
    SLICE_X55Y71         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    19.594 r  test/M_prev_alu_out_q_reg[5]_i_58/CO[3]
                         net (fo=1, routed)           0.000    19.594    test/M_prev_alu_out_q_reg[5]_i_58_n_0
    SLICE_X55Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.708 r  test/io_led_OBUF[9]_inst_i_49/CO[3]
                         net (fo=1, routed)           0.000    19.708    test/io_led_OBUF[9]_inst_i_49_n_0
    SLICE_X55Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.822 r  test/io_led_OBUF[9]_inst_i_33/CO[3]
                         net (fo=1, routed)           0.000    19.822    test/io_led_OBUF[9]_inst_i_33_n_0
    SLICE_X55Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.936 r  test/io_led_OBUF[9]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.009    19.945    test/io_led_OBUF[9]_inst_i_22_n_0
    SLICE_X55Y75         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.102 r  test/io_led_OBUF[9]_inst_i_13/CO[1]
                         net (fo=21, routed)          0.696    20.798    test/M_prev_alu_out_q[14]_i_14[6]
    SLICE_X56Y74         LUT3 (Prop_lut3_I0_O)        0.329    21.127 r  test/M_prev_alu_out_q[5]_i_69/O
                         net (fo=1, routed)           0.000    21.127    test/M_prev_alu_out_q[5]_i_69_n_0
    SLICE_X56Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.660 r  test/M_prev_alu_out_q_reg[5]_i_53/CO[3]
                         net (fo=1, routed)           0.009    21.669    test/M_prev_alu_out_q_reg[5]_i_53_n_0
    SLICE_X56Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.786 r  test/M_prev_alu_out_q_reg[5]_i_43/CO[3]
                         net (fo=1, routed)           0.000    21.786    test/M_prev_alu_out_q_reg[5]_i_43_n_0
    SLICE_X56Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.903 r  test/M_prev_alu_out_q_reg[8]_i_17/CO[3]
                         net (fo=1, routed)           0.000    21.903    test/M_prev_alu_out_q_reg[8]_i_17_n_0
    SLICE_X56Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.020 r  test/M_prev_alu_out_q_reg[8]_i_11/CO[3]
                         net (fo=1, routed)           0.000    22.020    test/M_prev_alu_out_q_reg[8]_i_11_n_0
    SLICE_X56Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.177 r  test/M_prev_alu_out_q_reg[8]_i_7/CO[1]
                         net (fo=20, routed)          1.045    23.222    test/alu/mul/M_prev_alu_out_q[8]_i_2_1[0]
    SLICE_X57Y74         LUT5 (Prop_lut5_I1_O)        0.332    23.554 r  test/alu/mul/M_prev_alu_out_q[8]_i_4/O
                         net (fo=2, routed)           0.165    23.718    test/alu/mul/M_prev_alu_out_q[8]_i_4_n_0
    SLICE_X57Y74         LUT5 (Prop_lut5_I3_O)        0.124    23.842 r  test/alu/mul/M_prev_alu_out_q[8]_i_2/O
                         net (fo=4, routed)           0.514    24.357    test/M_alu_out[8]
    SLICE_X57Y74         FDRE                                         r  test/M_prev_alu_out_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.426    14.830    test/CLK
    SLICE_X57Y74         FDRE                                         r  test/M_prev_alu_out_q_reg[8]/C
                         clock pessimism              0.258    15.088    
                         clock uncertainty           -0.035    15.053    
    SLICE_X57Y74         FDRE (Setup_fdre_C_D)       -0.067    14.986    test/M_prev_alu_out_q_reg[8]
  -------------------------------------------------------------------
                         required time                         14.986    
                         arrival time                         -24.357    
  -------------------------------------------------------------------
                         slack                                 -9.371    

Slack (VIOLATED) :        -7.168ns  (required time - arrival time)
  Source:                 test/M_prev_b_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test/M_prev_alu_out_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        17.027ns  (logic 10.283ns (60.391%)  route 6.744ns (39.609%))
  Logic Levels:           41  (CARRY4=34 LUT3=4 LUT6=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 14.898 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.624     5.208    test/CLK
    SLICE_X61Y57         FDRE                                         r  test/M_prev_b_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y57         FDRE (Prop_fdre_C_Q)         0.419     5.627 f  test/M_prev_b_q_reg[5]/Q
                         net (fo=4, routed)           0.424     6.051    test/alu/div/out0[5]
    SLICE_X61Y58         LUT6 (Prop_lut6_I4_O)        0.296     6.347 r  test/alu/div/out0_carry__0_i_3/O
                         net (fo=1, routed)           0.323     6.670    test/alu/div/out0_carry__0_i_3_n_0
    SLICE_X58Y58         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.177 r  test/alu/div/out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.177    test/alu/div/out0_carry__0_n_0
    SLICE_X58Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.291 r  test/alu/div/out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.291    test/alu/div/out0_carry__1_n_0
    SLICE_X58Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.405 r  test/alu/div/out0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.405    test/alu/div/out0_carry__2_n_0
    SLICE_X58Y61         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.676 r  test/alu/div/M_prev_alu_out_q_reg[15]_i_18/CO[0]
                         net (fo=21, routed)          0.962     8.638    test/M_div_out[15]
    SLICE_X52Y58         LUT3 (Prop_lut3_I0_O)        0.373     9.011 r  test/M_prev_alu_out_q[14]_i_33/O
                         net (fo=1, routed)           0.000     9.011    test/alu/div/S[0]
    SLICE_X52Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.544 r  test/alu/div/M_prev_alu_out_q_reg[14]_i_25/CO[3]
                         net (fo=1, routed)           0.000     9.544    test/alu/div/M_prev_alu_out_q_reg[14]_i_25_n_0
    SLICE_X52Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.661 r  test/alu/div/M_prev_alu_out_q_reg[14]_i_20/CO[3]
                         net (fo=1, routed)           0.000     9.661    test/alu/div/M_prev_alu_out_q_reg[14]_i_20_n_0
    SLICE_X52Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.778 r  test/alu/div/M_prev_alu_out_q_reg[14]_i_15/CO[3]
                         net (fo=1, routed)           0.000     9.778    test/alu/div/M_prev_alu_out_q_reg[14]_i_15_n_0
    SLICE_X52Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.895 r  test/alu/div/M_prev_alu_out_q_reg[14]_i_12/CO[3]
                         net (fo=1, routed)           0.000     9.895    test/alu/div/M_prev_alu_out_q_reg[14]_i_12_n_0
    SLICE_X52Y62         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.052 r  test/alu/div/M_prev_alu_out_q_reg[14]_i_8/CO[1]
                         net (fo=20, routed)          0.705    10.757    test/M_prev_alu_out_q[14]_i_14[11]
    SLICE_X55Y61         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    11.545 r  test/io_led_OBUF[9]_inst_i_80/CO[3]
                         net (fo=1, routed)           0.000    11.545    test/io_led_OBUF[9]_inst_i_80_n_0
    SLICE_X55Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.659 r  test/M_prev_alu_out_q_reg[12]_i_35/CO[3]
                         net (fo=1, routed)           0.000    11.659    test/M_prev_alu_out_q_reg[12]_i_35_n_0
    SLICE_X55Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.773 r  test/M_prev_alu_out_q_reg[12]_i_26/CO[3]
                         net (fo=1, routed)           0.000    11.773    test/M_prev_alu_out_q_reg[12]_i_26_n_0
    SLICE_X55Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.887 r  test/M_prev_alu_out_q_reg[12]_i_20/CO[3]
                         net (fo=1, routed)           0.000    11.887    test/M_prev_alu_out_q_reg[12]_i_20_n_0
    SLICE_X55Y65         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.044 r  test/M_prev_alu_out_q_reg[13]_i_18/CO[1]
                         net (fo=20, routed)          0.705    12.749    test/M_prev_alu_out_q[14]_i_14[10]
    SLICE_X56Y63         LUT3 (Prop_lut3_I1_O)        0.329    13.078 r  test/io_led_OBUF[9]_inst_i_93/O
                         net (fo=1, routed)           0.000    13.078    test/io_led_OBUF[9]_inst_i_93_n_0
    SLICE_X56Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.611 r  test/io_led_OBUF[9]_inst_i_75/CO[3]
                         net (fo=1, routed)           0.000    13.611    test/io_led_OBUF[9]_inst_i_75_n_0
    SLICE_X56Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.728 r  test/io_led_OBUF[9]_inst_i_60/CO[3]
                         net (fo=1, routed)           0.000    13.728    test/io_led_OBUF[9]_inst_i_60_n_0
    SLICE_X56Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.845 r  test/M_prev_alu_out_q_reg[12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    13.845    test/M_prev_alu_out_q_reg[12]_i_25_n_0
    SLICE_X56Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.962 r  test/M_prev_alu_out_q_reg[12]_i_19/CO[3]
                         net (fo=1, routed)           0.000    13.962    test/M_prev_alu_out_q_reg[12]_i_19_n_0
    SLICE_X56Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.119 r  test/M_prev_alu_out_q_reg[12]_i_14/CO[1]
                         net (fo=20, routed)          0.549    14.668    test/M_prev_alu_out_q[14]_i_14[9]
    SLICE_X57Y66         LUT3 (Prop_lut3_I1_O)        0.332    15.000 r  test/io_led_OBUF[9]_inst_i_90/O
                         net (fo=1, routed)           0.000    15.000    test/io_led_OBUF[9]_inst_i_90_n_0
    SLICE_X57Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.550 r  test/io_led_OBUF[9]_inst_i_70/CO[3]
                         net (fo=1, routed)           0.000    15.550    test/io_led_OBUF[9]_inst_i_70_n_0
    SLICE_X57Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.664 r  test/io_led_OBUF[9]_inst_i_55/CO[3]
                         net (fo=1, routed)           0.000    15.664    test/io_led_OBUF[9]_inst_i_55_n_0
    SLICE_X57Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.778 r  test/io_led_OBUF[9]_inst_i_41/CO[3]
                         net (fo=1, routed)           0.000    15.778    test/io_led_OBUF[9]_inst_i_41_n_0
    SLICE_X57Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.892 r  test/M_prev_alu_out_q_reg[11]_i_12/CO[3]
                         net (fo=1, routed)           0.000    15.892    test/M_prev_alu_out_q_reg[11]_i_12_n_0
    SLICE_X57Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.049 r  test/M_prev_alu_out_q_reg[11]_i_8/CO[1]
                         net (fo=20, routed)          0.599    16.648    test/M_prev_alu_out_q[14]_i_14[8]
    SLICE_X56Y69         LUT3 (Prop_lut3_I1_O)        0.329    16.977 r  test/io_led_OBUF[9]_inst_i_87/O
                         net (fo=1, routed)           0.000    16.977    test/io_led_OBUF[9]_inst_i_87_n_0
    SLICE_X56Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.510 r  test/io_led_OBUF[9]_inst_i_65/CO[3]
                         net (fo=1, routed)           0.000    17.510    test/io_led_OBUF[9]_inst_i_65_n_0
    SLICE_X56Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.627 r  test/io_led_OBUF[9]_inst_i_50/CO[3]
                         net (fo=1, routed)           0.000    17.627    test/io_led_OBUF[9]_inst_i_50_n_0
    SLICE_X56Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.744 r  test/io_led_OBUF[9]_inst_i_34/CO[3]
                         net (fo=1, routed)           0.000    17.744    test/io_led_OBUF[9]_inst_i_34_n_0
    SLICE_X56Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.861 r  test/io_led_OBUF[9]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.861    test/io_led_OBUF[9]_inst_i_24_n_0
    SLICE_X56Y73         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.018 r  test/io_led_OBUF[9]_inst_i_23/CO[1]
                         net (fo=20, routed)          0.787    18.806    test/M_prev_alu_out_q[14]_i_14[7]
    SLICE_X55Y71         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    19.594 r  test/M_prev_alu_out_q_reg[5]_i_58/CO[3]
                         net (fo=1, routed)           0.000    19.594    test/M_prev_alu_out_q_reg[5]_i_58_n_0
    SLICE_X55Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.708 r  test/io_led_OBUF[9]_inst_i_49/CO[3]
                         net (fo=1, routed)           0.000    19.708    test/io_led_OBUF[9]_inst_i_49_n_0
    SLICE_X55Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.822 r  test/io_led_OBUF[9]_inst_i_33/CO[3]
                         net (fo=1, routed)           0.000    19.822    test/io_led_OBUF[9]_inst_i_33_n_0
    SLICE_X55Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.936 r  test/io_led_OBUF[9]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.009    19.945    test/io_led_OBUF[9]_inst_i_22_n_0
    SLICE_X55Y75         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.102 r  test/io_led_OBUF[9]_inst_i_13/CO[1]
                         net (fo=21, routed)          1.302    21.404    test/alu/mul/io_led_OBUF[9]_inst_i_3_1[0]
    SLICE_X60Y72         LUT6 (Prop_lut6_I2_O)        0.329    21.733 f  test/alu/mul/io_led_OBUF[9]_inst_i_6/O
                         net (fo=2, routed)           0.176    21.909    test/alu/mul/io_led_OBUF[9]_inst_i_6_n_0
    SLICE_X60Y72         LUT6 (Prop_lut6_I0_O)        0.124    22.033 r  test/alu/mul/io_led_OBUF[9]_inst_i_2/O
                         net (fo=3, routed)           0.203    22.235    test/M_alu_out[9]
    SLICE_X61Y72         FDRE                                         r  test/M_prev_alu_out_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.494    14.898    test/CLK
    SLICE_X61Y72         FDRE                                         r  test/M_prev_alu_out_q_reg[9]/C
                         clock pessimism              0.272    15.170    
                         clock uncertainty           -0.035    15.135    
    SLICE_X61Y72         FDRE (Setup_fdre_C_D)       -0.067    15.068    test/M_prev_alu_out_q_reg[9]
  -------------------------------------------------------------------
                         required time                         15.068    
                         arrival time                         -22.235    
  -------------------------------------------------------------------
                         slack                                 -7.168    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 manual_step_button/sync/M_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            manual_step_button/sync/M_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.589     1.533    manual_step_button/sync/CLK
    SLICE_X64Y64         FDRE                                         r  manual_step_button/sync/M_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y64         FDRE (Prop_fdre_C_Q)         0.164     1.697 r  manual_step_button/sync/M_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.110     1.807    manual_step_button/sync/M_pipe_d__1[1]
    SLICE_X64Y63         FDRE                                         r  manual_step_button/sync/M_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.858     2.048    manual_step_button/sync/CLK
    SLICE_X64Y63         FDRE                                         r  manual_step_button/sync/M_pipe_q_reg[1]/C
                         clock pessimism             -0.501     1.548    
    SLICE_X64Y63         FDRE (Hold_fdre_C_D)         0.059     1.607    manual_step_button/sync/M_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 btn_cond/sync/M_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_cond/sync/M_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.164ns (50.440%)  route 0.161ns (49.560%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.564     1.508    btn_cond/sync/CLK
    SLICE_X54Y56         FDRE                                         r  btn_cond/sync/M_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y56         FDRE (Prop_fdre_C_Q)         0.164     1.672 r  btn_cond/sync/M_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.161     1.833    btn_cond/sync/M_pipe_d[1]
    SLICE_X56Y56         FDRE                                         r  btn_cond/sync/M_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.834     2.024    btn_cond/sync/CLK
    SLICE_X56Y56         FDRE                                         r  btn_cond/sync/M_pipe_q_reg[1]/C
                         clock pessimism             -0.480     1.545    
    SLICE_X56Y56         FDRE (Hold_fdre_C_D)         0.059     1.604    btn_cond/sync/M_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 test/M_saved_ans_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test/M_saved_ans_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.053%)  route 0.158ns (45.947%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.581     1.525    test/CLK
    SLICE_X65Y73         FDRE                                         r  test/M_saved_ans_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y73         FDRE (Prop_fdre_C_Q)         0.141     1.666 r  test/M_saved_ans_q_reg[7]/Q
                         net (fo=1, routed)           0.158     1.824    test/M_saved_ans_q[7]
    SLICE_X65Y73         LUT6 (Prop_lut6_I4_O)        0.045     1.869 r  test/M_saved_ans_q[7]_i_1/O
                         net (fo=2, routed)           0.000     1.869    test/ans[7]
    SLICE_X65Y73         FDRE                                         r  test/M_saved_ans_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.848     2.038    test/CLK
    SLICE_X65Y73         FDRE                                         r  test/M_saved_ans_q_reg[7]/C
                         clock pessimism             -0.514     1.525    
    SLICE_X65Y73         FDRE (Hold_fdre_C_D)         0.092     1.617    test/M_saved_ans_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 segment_counter/M_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segment_counter/M_ctr_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.585     1.529    segment_counter/CLK
    SLICE_X60Y68         FDRE                                         r  segment_counter/M_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y68         FDRE (Prop_fdre_C_Q)         0.164     1.693 r  segment_counter/M_ctr_q_reg[2]/Q
                         net (fo=1, routed)           0.114     1.807    segment_counter/M_ctr_q_reg_n_0_[2]
    SLICE_X60Y68         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.917 r  segment_counter/M_ctr_q_reg[0]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.917    segment_counter/M_ctr_q_reg[0]_i_1__0_n_5
    SLICE_X60Y68         FDRE                                         r  segment_counter/M_ctr_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.853     2.042    segment_counter/CLK
    SLICE_X60Y68         FDRE                                         r  segment_counter/M_ctr_q_reg[2]/C
                         clock pessimism             -0.514     1.529    
    SLICE_X60Y68         FDRE (Hold_fdre_C_D)         0.134     1.663    segment_counter/M_ctr_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.663    
                         arrival time                           1.917    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 segment_counter/M_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segment_counter/M_ctr_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.584     1.528    segment_counter/CLK
    SLICE_X60Y69         FDRE                                         r  segment_counter/M_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y69         FDRE (Prop_fdre_C_Q)         0.164     1.692 r  segment_counter/M_ctr_q_reg[6]/Q
                         net (fo=1, routed)           0.114     1.806    segment_counter/M_ctr_q_reg_n_0_[6]
    SLICE_X60Y69         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.916 r  segment_counter/M_ctr_q_reg[4]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.916    segment_counter/M_ctr_q_reg[4]_i_1__0_n_5
    SLICE_X60Y69         FDRE                                         r  segment_counter/M_ctr_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.851     2.041    segment_counter/CLK
    SLICE_X60Y69         FDRE                                         r  segment_counter/M_ctr_q_reg[6]/C
                         clock pessimism             -0.514     1.528    
    SLICE_X60Y69         FDRE (Hold_fdre_C_D)         0.134     1.662    segment_counter/M_ctr_q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.662    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 manual_reset_button/M_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            manual_reset_button/M_ctr_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.584     1.528    manual_reset_button/CLK
    SLICE_X65Y70         FDRE                                         r  manual_reset_button/M_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y70         FDRE (Prop_fdre_C_Q)         0.141     1.669 r  manual_reset_button/M_ctr_q_reg[15]/Q
                         net (fo=2, routed)           0.118     1.787    manual_reset_button/M_ctr_q_reg[15]
    SLICE_X65Y70         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.895 r  manual_reset_button/M_ctr_q_reg[12]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     1.895    manual_reset_button/M_ctr_q_reg[12]_i_1__2_n_4
    SLICE_X65Y70         FDRE                                         r  manual_reset_button/M_ctr_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.852     2.042    manual_reset_button/CLK
    SLICE_X65Y70         FDRE                                         r  manual_reset_button/M_ctr_q_reg[15]/C
                         clock pessimism             -0.515     1.528    
    SLICE_X65Y70         FDRE (Hold_fdre_C_D)         0.105     1.633    manual_reset_button/M_ctr_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 test/M_saved_ans_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test/M_saved_ans_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.660%)  route 0.167ns (47.340%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.581     1.525    test/CLK
    SLICE_X65Y73         FDRE                                         r  test/M_saved_ans_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y73         FDRE (Prop_fdre_C_Q)         0.141     1.666 r  test/M_saved_ans_q_reg[0]/Q
                         net (fo=2, routed)           0.167     1.833    test/M_saved_ans_q[0]
    SLICE_X65Y73         LUT6 (Prop_lut6_I2_O)        0.045     1.878 r  test/M_saved_ans_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.878    test/ans[0]
    SLICE_X65Y73         FDRE                                         r  test/M_saved_ans_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.848     2.038    test/CLK
    SLICE_X65Y73         FDRE                                         r  test/M_saved_ans_q_reg[0]/C
                         clock pessimism             -0.514     1.525    
    SLICE_X65Y73         FDRE (Hold_fdre_C_D)         0.091     1.616    test/M_saved_ans_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 manual_reset_button/M_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            manual_reset_button/M_ctr_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.585     1.529    manual_reset_button/CLK
    SLICE_X65Y69         FDRE                                         r  manual_reset_button/M_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y69         FDRE (Prop_fdre_C_Q)         0.141     1.670 r  manual_reset_button/M_ctr_q_reg[11]/Q
                         net (fo=2, routed)           0.119     1.789    manual_reset_button/M_ctr_q_reg[11]
    SLICE_X65Y69         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.897 r  manual_reset_button/M_ctr_q_reg[8]_i_1__3/O[3]
                         net (fo=1, routed)           0.000     1.897    manual_reset_button/M_ctr_q_reg[8]_i_1__3_n_4
    SLICE_X65Y69         FDRE                                         r  manual_reset_button/M_ctr_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.853     2.043    manual_reset_button/CLK
    SLICE_X65Y69         FDRE                                         r  manual_reset_button/M_ctr_q_reg[11]/C
                         clock pessimism             -0.515     1.529    
    SLICE_X65Y69         FDRE (Hold_fdre_C_D)         0.105     1.634    manual_reset_button/M_ctr_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 manual_reset_button/M_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            manual_reset_button/M_ctr_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.586     1.530    manual_reset_button/CLK
    SLICE_X65Y68         FDRE                                         r  manual_reset_button/M_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y68         FDRE (Prop_fdre_C_Q)         0.141     1.671 r  manual_reset_button/M_ctr_q_reg[7]/Q
                         net (fo=2, routed)           0.119     1.790    manual_reset_button/M_ctr_q_reg[7]
    SLICE_X65Y68         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.898 r  manual_reset_button/M_ctr_q_reg[4]_i_1__3/O[3]
                         net (fo=1, routed)           0.000     1.898    manual_reset_button/M_ctr_q_reg[4]_i_1__3_n_4
    SLICE_X65Y68         FDRE                                         r  manual_reset_button/M_ctr_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.854     2.044    manual_reset_button/CLK
    SLICE_X65Y68         FDRE                                         r  manual_reset_button/M_ctr_q_reg[7]/C
                         clock pessimism             -0.515     1.530    
    SLICE_X65Y68         FDRE (Hold_fdre_C_D)         0.105     1.635    manual_reset_button/M_ctr_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 test/M_saved_ans_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test/M_saved_ans_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.581     1.525    test/CLK
    SLICE_X63Y73         FDRE                                         r  test/M_saved_ans_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y73         FDRE (Prop_fdre_C_Q)         0.141     1.666 r  test/M_saved_ans_q_reg[3]/Q
                         net (fo=2, routed)           0.168     1.834    test/M_saved_ans_q[3]
    SLICE_X63Y73         LUT6 (Prop_lut6_I5_O)        0.045     1.879 r  test/M_saved_ans_q[3]_i_1/O
                         net (fo=1, routed)           0.000     1.879    test/ans[3]
    SLICE_X63Y73         FDRE                                         r  test/M_saved_ans_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.848     2.038    test/CLK
    SLICE_X63Y73         FDRE                                         r  test/M_saved_ans_q_reg[3]/C
                         clock pessimism             -0.514     1.525    
    SLICE_X63Y73         FDRE (Hold_fdre_C_D)         0.091     1.616    test/M_saved_ans_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y57   btn_cond/M_ctr_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y59   btn_cond/M_ctr_q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y59   btn_cond/M_ctr_q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y60   btn_cond/M_ctr_q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y60   btn_cond/M_ctr_q_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y60   btn_cond/M_ctr_q_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y60   btn_cond/M_ctr_q_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y61   btn_cond/M_ctr_q_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y61   btn_cond/M_ctr_q_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y56   test/M_prev_b_q_reg[2]_replica_1/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y73   manual_reset_button/sync/M_pipe_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y73   manual_reset_button/sync/M_pipe_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y63   test/M_prev_a_q_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y71   test/M_prev_a_q_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y76   test/M_prev_alu_out_q_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y73   test/M_prev_alu_out_q_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y85   test/M_prev_alu_out_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y85   test/M_prev_alu_out_q_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y73   test/M_saved_ans_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y57   btn_cond/M_ctr_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y57   btn_cond/M_ctr_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y57   btn_cond/M_ctr_q_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y57   btn_cond/M_ctr_q_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y58   btn_cond/M_ctr_q_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y58   btn_cond/M_ctr_q_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y56   test/M_prev_b_q_reg[2]_replica_1/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y58   test/M_prev_a_q_reg[15]_replica_1/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y58   btn_cond/M_ctr_q_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y58   btn_cond/M_ctr_q_reg[7]/C



