<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<part_info part_name="xc7k420tffg901-2">
    <pins>
        <pin index="0" name ="GPIO_DIP_SW0" iostandard="LVCMOS15" loc="Y24"/>
        <pin index="1" name ="GPIO_DIP_SW1" iostandard="LVCMOS15" loc="Y23"/>
        <pin index="2" name ="GPIO_DIP_SW2" iostandard="LVCMOS15" loc="W24"/>
        <pin index="3" name ="GPIO_DIP_SW3" iostandard="LVCMOS15" loc="L17"/>
        
        <pin index="4" name ="GPIO_BTN_0" iostandard="LVCMOS25" loc="A16"/>
        <pin index="5" name ="GPIO_BTN_1" iostandard="LVCMOS25" loc="B17"/>
        <pin index="6" name ="GPIO_BTN_2" iostandard="LVCMOS15" loc="J24"/>        
        
        <pin index="7" name ="GPIO_LED_A_0_LS" iostandard="LVCMOS15" loc="A27"/>
        <pin index="8" name ="GPIO_LED_A_1_LS" iostandard="LVCMOS15" loc="E24"/>
        <pin index="9" name ="GPIO_LED_A_2_LS" iostandard="LVCMOS15" loc="G24"/>
        <pin index="10" name ="GPIO_LED_A_3_LS" iostandard="LVCMOS15" loc="H21"/>
        <pin index="11" name ="GPIO_LED_A_4_LS" iostandard="LVCMOS15" loc="G27"/>
        <pin index="12" name ="GPIO_LED_A_5_LS" iostandard="LVCMOS15" loc="H26"/>
        <pin index="13" name ="GPIO_LED_A_6_LS" iostandard="LVCMOS15" loc="H25"/>
        <pin index="14" name ="GPIO_LED_A_7_LS" iostandard="LVCMOS15" loc="H24"/>

        <pin index="15" name ="GPIO_LED_B_0_LS" iostandard="LVCMOS15" loc="AE20"/>
        <pin index="16" name ="GPIO_LED_B_1_LS" iostandard="LVCMOS15" loc="AC20"/>
        <pin index="17" name ="GPIO_LED_B_2_LS" iostandard="LVCMOS15" loc="AC19"/>
        <pin index="18" name ="GPIO_LED_B_3_LS" iostandard="LVCMOS15" loc="AB19"/>
        <pin index="19" name ="GPIO_LED_B_4_LS" iostandard="LVCMOS15" loc="AB20"/>
        <pin index="20" name ="GPIO_LED_B_5_LS" iostandard="LVCMOS15" loc="AA20"/>
        <pin index="21" name ="GPIO_LED_B_6_LS" iostandard="LVCMOS15" loc="Y20"/>
        <pin index="22" name ="GPIO_LED_B_7_LS" iostandard="LVCMOS15" loc="AA21"/>
        
        <pin index="23" name ="pcie_mgt_clkn" loc="AD5"/>
        <pin index="24" name ="pcie_mgt_clkp" loc="AD6"/>
        <pin index="25" name ="pcie_perstn_rst" iostandard="LVCMOS25" loc="W21"/>
        <pin index="26" name ="pcie_rx0_n" loc="AC3"/>
        <pin index="27" name ="pcie_rx1_n" loc="AE3"/>
        <pin index="28" name ="pcie_rx2_n" loc="AG3"/>
        <pin index="29" name ="pcie_rx3_n" loc="AH5"/>
        <pin index="30" name ="pcie_rx4_n" loc="AE11"/>
        <pin index="31" name ="pcie_rx5_n" loc="AF9"/>
        <pin index="32" name ="pcie_rx6_n" loc="AG11"/>
        <pin index="33" name ="pcie_rx7_n" loc="AH9"/>
        <pin index="34" name ="pcie_rx0_p" loc="AC4"/>
        <pin index="35" name ="pcie_rx1_p" loc="AE4"/>
        <pin index="36" name ="pcie_rx2_p" loc="AG4"/>
        <pin index="37" name ="pcie_rx3_p" loc="AH6"/>
        <pin index="38" name ="pcie_rx4_p" loc="AE12"/>
        <pin index="39" name ="pcie_rx5_p" loc="AF10"/>
        <pin index="40" name ="pcie_rx6_p" loc="AG12"/>
        <pin index="41" name ="pcie_rx7_p" loc="AH10"/>
        <pin index="42" name ="pcie_tx0_n" loc="AH1"/>
        <pin index="43" name ="pcie_tx1_n" loc="AK1"/>
        <pin index="44" name ="pcie_tx2_n" loc="AJ3"/>
        <pin index="45" name ="pcie_tx3_n" loc="AK5"/>
        <pin index="46" name ="pcie_tx4_n" loc="AG7"/>
        <pin index="47" name ="pcie_tx5_n" loc="AJ7"/>
        <pin index="48" name ="pcie_tx6_n" loc="AK9"/>
        <pin index="49" name ="pcie_tx7_n" loc="AJ11"/>
        <pin index="50" name ="pcie_tx0_p" loc="AH2"/>
        <pin index="51" name ="pcie_tx1_p" loc="AK2"/>
        <pin index="52" name ="pcie_tx2_p" loc="AJ4"/>
        <pin index="53" name ="pcie_tx3_p" loc="AK6"/>
        <pin index="54" name ="pcie_tx4_p" loc="AG8"/>
        <pin index="55" name ="pcie_tx5_p" loc="AJ8"/>
        <pin index="56" name ="pcie_tx6_p" loc="AK10"/>
        <pin index="57" name ="pcie_tx7_p" loc="AJ12"/>
        
        <pin index="58" name ="USB_RX" iostandard="LVCMOS25" loc="D17"/>
        <pin index="59" name ="USB_TX" iostandard="LVCMOS25" loc="D16"/>
        
        <pin index="60" name ="EEPROM_SCL" iostandard="LVCMOS25" loc="C16"/>
        <pin index="61" name ="EEPROM_SDA" iostandard="LVCMOS25" loc="C17"/>

        <pin index="62" name ="SFP_A_SCL" iostandard="LVCMOS25" loc="A15"/>
        <pin index="63" name ="SFP_A_SDA" iostandard="LVCMOS25" loc="C15"/>
        <pin index="64" name ="SFP_A_TX_DISABLE" iostandard="LVCMOS25" loc="A17"/>
        <pin index="65" name ="SFP_A_RATE" iostandard="LVCMOS25" loc="B15"/>
        <pin index="66" name ="SFP_A_TX_N" iostandard="LVDS" loc="A7"/>
        <pin index="67" name ="SFP_A_TX_P" iostandard="LVDS" loc="A8"/>
        <pin index="68" name ="SFP_A_RX_N" iostandard="LVDS" loc="D9"/>
        <pin index="69" name ="SFP_A_RX_P" iostandard="LVDS" loc="D10"/>

        <pin index="70" name ="SFP_B_SCL" iostandard="LVCMOS25" loc="B14"/>
        <pin index="71" name ="SFP_B_SDA" iostandard="LVCMOS25" loc="C14"/>
        <pin index="72" name ="SFP_B_TX_DISABLE" iostandard="LVCMOS25" loc="D14"/>
        <pin index="73" name ="SFP_B_RATE" iostandard="LVCMOS25" loc="A14"/>
        <pin index="74" name ="SFP_B_TX_N" iostandard="LVDS" loc="C7"/>
        <pin index="75" name ="SFP_B_TX_P" iostandard="LVDS" loc="C8"/>
        <pin index="76" name ="SFP_B_RX_N" iostandard="LVDS" loc="F9"/>
        <pin index="77" name ="SFP_B_RX_P" iostandard="LVDS" loc="F10"/>

        <pin index="78" name ="QSFP_A_LPMODE" iostandard="LVCMOS25" loc="A17"/>
        <pin index="79" name ="QSFP_A_MODSEL" iostandard="LVCMOS25" loc="B15"/>
        <pin index="80" name ="QSFP_A_MODPRSL" iostandard="LVCMOS25" loc="B15"/>
        <pin index="81" name ="QSFP_A_RESET" iostandard="LVCMOS25" loc="A15"/>
        <pin index="82" name ="QSFP_A_INTL" iostandard="LVCMOS25" loc="C15"/>
        <pin index="83" name ="QSFP_A_SCL" iostandard="LVCMOS25" loc="B14"/>
        <pin index="84" name ="QSFP_A_SDA" iostandard="LVCMOS25" loc="C14"/>
        <pin index="85" name ="QSFP_A_TX1_N" iostandard="LVDS" loc="D1"/>
        <pin index="86" name ="QSFP_A_TX1_P" iostandard="LVDS" loc="D2"/>
        <pin index="87" name ="QSFP_A_TX2_N" iostandard="LVDS" loc="B1"/>
        <pin index="88" name ="QSFP_A_TX2_P" iostandard="LVDS" loc="B2"/>
        <pin index="89" name ="QSFP_A_TX3_N" iostandard="LVDS" loc="A3"/>
        <pin index="90" name ="QSFP_A_TX3_P" iostandard="LVDS" loc="A4"/>
        <pin index="91" name ="QSFP_A_TX4_N" iostandard="LVDS" loc="B5"/>
        <pin index="92" name ="QSFP_A_TX4_P" iostandard="LVDS" loc="B6"/>
        <pin index="93" name ="QSFP_A_RX1_N" iostandard="LVDS" loc="G3"/>
        <pin index="94" name ="QSFP_A_RX1_P" iostandard="LVDS" loc="G4"/>
        <pin index="95" name ="QSFP_A_RX2_N" iostandard="LVDS" loc="E3"/>
        <pin index="96" name ="QSFP_A_RX2_P" iostandard="LVDS" loc="E4"/>
        <pin index="97" name ="QSFP_A_RX3_N" iostandard="LVDS" loc="D5"/>
        <pin index="98" name ="QSFP_A_RX3_P" iostandard="LVDS" loc="D6"/>
        <pin index="99" name ="QSFP_A_RX4_N" iostandard="LVDS" loc="C3"/>
        <pin index="100" name ="QSFP_A_RX4_P" iostandard="LVDS" loc="C4"/>

        <pin index="101" name ="QSFP_B_LPMODE" iostandard="LVCMOS25" loc="H15"/>
        <pin index="102" name ="QSFP_B_MODSEL" iostandard="LVCMOS25" loc="J17"/>
        <pin index="103" name ="QSFP_B_MODPRSL" iostandard="LVCMOS25" loc="G17"/>
        <pin index="104" name ="QSFP_B_RESET" iostandard="LVCMOS25" loc="H17"/>
        <pin index="105" name ="QSFP_B_INTL" iostandard="LVCMOS25" loc="F17"/>
        <pin index="106" name ="QSFP_B_SCL" iostandard="LVCMOS25" loc="J16"/>
        <pin index="107" name ="QSFP_B_SDA" iostandard="LVCMOS25" loc="H16"/>
        <pin index="108" name ="QSFP_B_TX1_N" iostandard="LVDS" loc="M1"/>
        <pin index="109" name ="QSFP_B_TX1_P" iostandard="LVDS" loc="M2"/>
        <pin index="110" name ="QSFP_B_TX2_N" iostandard="LVDS" loc="K1"/>
        <pin index="111" name ="QSFP_B_TX2_P" iostandard="LVDS" loc="K2"/>
        <pin index="112" name ="QSFP_B_TX3_N" iostandard="LVDS" loc="H1"/>
        <pin index="113" name ="QSFP_B_TX3_P" iostandard="LVDS" loc="H2"/>
        <pin index="114" name ="QSFP_B_TX4_N" iostandard="LVDS" loc="F1"/>
        <pin index="115" name ="QSFP_B_TX4_P" iostandard="LVDS" loc="F2"/>
        <pin index="116" name ="QSFP_B_RX1_N" iostandard="LVDS" loc="M5"/>
        <pin index="117" name ="QSFP_B_RX1_P" iostandard="LVDS" loc="M6"/>
        <pin index="118" name ="QSFP_B_RX2_N" iostandard="LVDS" loc="L3"/>
        <pin index="119" name ="QSFP_B_RX2_P" iostandard="LVDS" loc="L4"/>
        <pin index="120" name ="QSFP_B_RX3_N" iostandard="LVDS" loc="K5"/>
        <pin index="121" name ="QSFP_B_RX3_P" iostandard="LVDS" loc="K6"/>
        <pin index="122" name ="QSFP_B_RX4_N" iostandard="LVDS" loc="J3"/>
        <pin index="123" name ="QSFP_B_RX4_P" iostandard="LVDS" loc="J4"/>

        <pin index="124" name ="SMA_RX_N" iostandard="LVDS" loc="C11"/>
        <pin index="125" name ="SMA_RX_P" iostandard="LVDS" loc="C12"/>
        <pin index="126" name ="SMA_TX_N" iostandard="LVDS" loc="A11"/>
        <pin index="127" name ="SMA_TX_P" iostandard="LVDS" loc="A12"/>

        <pin index="128" name ="SATA_RX_N" iostandard="LVDS" loc="B9"/>
        <pin index="129" name ="SATA_RX_P" iostandard="LVDS" loc="B10"/>
        <pin index="130" name ="SATA_TX_N" iostandard="LVDS" loc="E11"/>
        <pin index="131" name ="SATA_TX_P" iostandard="LVDS" loc="E12"/>

        <!-- Optional part; requires current sense chip, resistors, and SW X4 fitted -->
        <pin index="132" name ="TLI4970_DOUT" iostandard="LVCMOS25" loc="F16"/>
        <pin index="133" name ="TLI4970_SCLK" iostandard="LVCMOS25" loc="E16"/>
        <pin index="134" name ="TLI4970_CS" iostandard="LVCMOS25" loc="V30"/>
        <pin index="135" name ="TLI4970_OCD" iostandard="LVCMOS25" loc="T22"/>

        <pin index="136" name ="mgt_clock_a_125_n" iostandard="LVPECL" loc="H5"/>
        <pin index="137" name ="mgt_clock_a_125_p" iostandard="LVPECL" loc="H6"/>

        <pin index="138" name ="mgt_clock_b_125_n" iostandard="LVPECL" loc="R7"/>
        <pin index="139" name ="mgt_clock_b_125_p" iostandard="LVPECL" loc="R8"/>

        <pin index="140" name ="mgt_clock_a_156_n" iostandard="LVPECL" loc="G7"/>
        <pin index="141" name ="mgt_clock_a_156_p" iostandard="LVPECL" loc="G8"/>

        <pin index="142" name ="mgt_clock_b_156_n" iostandard="LVPECL" loc="T5"/>
        <pin index="143" name ="mgt_clock_b_156_p" iostandard="LVPECL" loc="T6"/>

        <pin index="144" name ="SYSCLK_133_P" iostandard="LVDS_25" loc="T25"/>
        <pin index="145" name ="SYSCLK_133_N" iostandard="LVDS_25" loc="T26" diff_term="true"/>

        <pin index="146" name ="GPIO_PIN_RXP18" iostandard="LVCMOS25" loc="R20"/>
        <pin index="147" name ="GPIO_PIN_RXP19" iostandard="LVCMOS25" loc="U29"/>
        <pin index="148" name ="GPIO_PIN_RXP20" iostandard="LVCMOS25" loc="V24"/>
        <pin index="149" name ="GPIO_PIN_RXP21" iostandard="LVCMOS25" loc="U27"/>
        <pin index="150" name ="GPIO_PIN_RXP22" iostandard="LVCMOS25" loc="R26"/>
        <pin index="151" name ="GPIO_PIN_RXP23" iostandard="LVCMOS25" loc="R24"/>

        <pin index="152" name ="GPIO_PIN_RXN18" iostandard="LVCMOS25" loc="R21"/>
        <pin index="153" name ="GPIO_PIN_RXN19" iostandard="LVCMOS25" loc="U30"/>
        <pin index="154" name ="GPIO_PIN_RXN20" iostandard="LVCMOS25" loc="V25"/>
        <pin index="155" name ="GPIO_PIN_RXN21" iostandard="LVCMOS25" loc="U28"/>
        <pin index="156" name ="GPIO_PIN_RXN22" iostandard="LVCMOS25" loc="T27"/>
        <pin index="157" name ="GPIO_PIN_RXN23" iostandard="LVCMOS25" loc="R25"/>

        <pin index="158" name ="GPIO_PIN_6" iostandard="LVCMOS25" loc="W22"/>
        <pin index="159" name ="GPIO_PIN_7" iostandard="LVCMOS25" loc="W23"/>
        <pin index="160" name ="GPIO_PIN_9" iostandard="LVCMOS25" loc="U20"/>
        <pin index="161" name ="GPIO_PIN_10" iostandard="LVCMOS25" loc="V20"/>
        <pin index="162" name ="GPIO_PIN_12" iostandard="LVCMOS25" loc="R23"/>
        <pin index="163" name ="GPIO_PIN_13" iostandard="LVCMOS25" loc="T23"/>
        <pin index="164" name ="GPIO_PIN_15" iostandard="LVCMOS25" loc="T17"/>
        <pin index="165" name ="GPIO_PIN_16" iostandard="LVCMOS25" loc="T18"/>

        <pin index="166" name ="GPIO_PIN_TXP18" iostandard="LVCMOS25" loc="W18"/>
        <pin index="167" name ="GPIO_PIN_TXP19" iostandard="LVCMOS25" loc="V17"/>
        <pin index="168" name ="GPIO_PIN_TXP20" iostandard="LVCMOS25" loc="U17"/>
        <pin index="169" name ="GPIO_PIN_TXP21" iostandard="LVCMOS25" loc="U19"/>
        <pin index="170" name ="GPIO_PIN_TXP22" iostandard="LVCMOS25" loc="T20"/>
        <pin index="171" name ="GPIO_PIN_TXP23" iostandard="LVCMOS25" loc="R18"/>
        
        <pin index="172" name ="GPIO_PIN_TXN18" iostandard="LVCMOS25" loc="W19"/>
        <pin index="173" name ="GPIO_PIN_TXN19" iostandard="LVCMOS25" loc="W17"/>
        <pin index="174" name ="GPIO_PIN_TXN20" iostandard="LVCMOS25" loc="U18"/>
        <pin index="175" name ="GPIO_PIN_TXN21" iostandard="LVCMOS25" loc="V19"/>
        <pin index="176" name ="GPIO_PIN_TXN22" iostandard="LVCMOS25" loc="T21"/>
        <pin index="177" name ="GPIO_PIN_TXN23" iostandard="LVCMOS25" loc="R19"/>
        
        <pin index="178" name ="GTX_RX_113_P0" iostandard="LVDS" loc="AB6"/>
        <pin index="179" name ="GTX_RX_113_P1" iostandard="LVDS" loc="AA4"/>
        <pin index="180" name ="GTX_RX_113_P2" iostandard="LVDS" loc="Y6"/>
        <pin index="181" name ="GTX_RX_113_P3" iostandard="LVDS" loc="W4"/>
        <pin index="182" name ="GTX_RX_114_P0" iostandard="LVDS" loc="V6"/>
        <pin index="183" name ="GTX_RX_114_P1" iostandard="LVDS" loc="U4"/>
        <pin index="184" name ="GTX_RX_114_P2" iostandard="LVDS" loc="R4"/>
        <pin index="185" name ="GTX_RX_114_P3" iostandard="LVDS" loc="P6"/>
        <pin index="186" name ="GTX_RX_113_N0" iostandard="LVDS" loc="AB5"/>
        <pin index="187" name ="GTX_RX_113_N1" iostandard="LVDS" loc="AA3"/>
        <pin index="188" name ="GTX_RX_113_N2" iostandard="LVDS" loc="Y5"/>
        <pin index="189" name ="GTX_RX_113_N3" iostandard="LVDS" loc="W3"/>
        <pin index="190" name ="GTX_RX_114_N0" iostandard="LVDS" loc="V5"/>
        <pin index="191" name ="GTX_RX_114_N1" iostandard="LVDS" loc="U3"/>
        <pin index="192" name ="GTX_RX_114_N2" iostandard="LVDS" loc="R3"/>
        <pin index="193" name ="GTX_RX_114_N3" iostandard="LVDS" loc="P5"/>
        
        <pin index="194" name ="GTX_TX_113_P0" iostandard="LVDS" loc="AF2"/>
        <pin index="195" name ="GTX_TX_113_P1" iostandard="LVDS" loc="AD2"/>
        <pin index="196" name ="GTX_TX_113_P2" iostandard="LVDS" loc="AB2"/>
        <pin index="197" name ="GTX_TX_113_P3" iostandard="LVDS" loc="Y2"/>
        <pin index="198" name ="GTX_TX_114_P0" iostandard="LVDS" loc="V2"/>
        <pin index="199" name ="GTX_TX_114_P1" iostandard="LVDS" loc="T2"/>
        <pin index="200" name ="GTX_TX_114_P2" iostandard="LVDS" loc="P2"/>
        <pin index="201" name ="GTX_TX_114_P3" iostandard="LVDS" loc="N4"/>
        <pin index="202" name ="GTX_TX_113_N0" iostandard="LVDS" loc="AF1"/>
        <pin index="203" name ="GTX_TX_113_N1" iostandard="LVDS" loc="AD1"/>
        <pin index="204" name ="GTX_TX_113_N2" iostandard="LVDS" loc="AB1"/>
        <pin index="205" name ="GTX_TX_113_N3" iostandard="LVDS" loc="Y1"/>
        <pin index="206" name ="GTX_TX_114_N0" iostandard="LVDS" loc="V1"/>
        <pin index="207" name ="GTX_TX_114_N1" iostandard="LVDS" loc="T1"/>
        <pin index="208" name ="GTX_TX_114_N2" iostandard="LVDS" loc="P1"/>
        <pin index="209" name ="GTX_TX_114_N3" iostandard="LVDS" loc="N3"/>

        <!-- QSPI Flash -->
        <pin index="204" name ="SPI_D0" iostandard="LVCMOS25" loc="R30"/>
        <pin index="205" name ="SPI_D1" iostandard="LVCMOS25" loc="T30"/>
        <pin index="206" name ="SPI_D2" iostandard="LVCMOS25" loc="R28"/>
        <pin index="207" name ="SPI_D3" iostandard="LVCMOS25" loc="T28"/>
        <pin index="208" name ="SPI_CS" iostandard="LVCMOS25" loc="V26"/>
        <pin index="209" name ="SPI_SCK" iostandard="LVCMOS25" loc="H13"/>

        <pin index="210" name ="SYSCLK_100_P" iostandard="LVDS_25" loc="U24"/>
        <pin index="211" name ="SYSCLK_100_N" iostandard="LVDS_25" loc="U25" diff_term="true"/>

    </pins>
</part_info>
