<HTML>
<!-- created Dec 13 2011 from sparc.texi line 835 via texi2www -->
<BODY BGCOLOR="FFFFFF">
<A HREF="http://www.rtems.com" target="Text Frame">
  <IMG align=right BORDER=0 SRC="../images/rtems_logo.jpg" ALT="RTEMS Logo"> </A>
<H1>RTEMS 4.10.2 On-Line Library</H1>
<HR>
<HEAD>
<TITLE>SPARC Specific Information Interrupt Processing</TITLE>
<LINK REL="Precedes" HREF="cpu_supplement00203.html">
<LINK REV="Precedes" HREF="cpu_supplement00202.html">
<LINK REV="Subdocument" HREF="cpu_supplement00178.html">
<LINK REV="Library" HREF="../index.html">
</HEAD><BODY><P>
<A HREF="cpu_supplement00202.html"><IMG ALIGN=MIDDLE SRC="../images/prev-arrow.gif" ALT="PREV"></A>
<A HREF="cpu_supplement00178.html"> <IMG ALIGN=MIDDLE SRC="../images/up-arrow.gif" ALT="UP"></A>
<A HREF="cpu_supplement00203.html"><IMG ALIGN=MIDDLE SRC="../images/next-arrow.gif" ALT="NEXT"></A>
<A HREF="../index.html"> <IMG ALIGN=MIDDLE SRC="../images/dir-arrow.gif" ALT="Bookshelf"></A>
<CITE>RTEMS CPU Architecture Supplement</CITE></P>
<H2>11.4: Interrupt Processing</H2>
<MENU>
<LI><A HREF="cpu_supplement00203.html">SPARC Specific Information Synchronous Versus Asynchronous Traps</A>
<LI><A HREF="cpu_supplement00204.html">SPARC Specific Information Vectoring of Interrupt Handler</A>
<LI><A HREF="cpu_supplement00205.html">SPARC Specific Information Traps and Register Windows</A>
<LI><A HREF="cpu_supplement00206.html">SPARC Specific Information Interrupt Levels</A>
<LI><A HREF="cpu_supplement00207.html">SPARC Specific Information Disabling of Interrupts by RTEMS</A>
<LI><A HREF="cpu_supplement00208.html">SPARC Specific Information Interrupt Stack</A>
</MENU>
<P>
Different types of processors respond to the
occurrence of an interrupt in its own unique fashion. In
addition, each processor type provides a control mechanism to
allow for the proper handling of an interrupt.  The processor
dependent response to the interrupt modifies the current
execution state and results in a change in the execution stream.
Most processors require that an interrupt handler utilize some
special control mechanisms to return to the normal processing
stream.  Although RTEMS hides many of the processor dependent
details of interrupt processing, it is important to understand
how the RTEMS interrupt manager is mapped onto the processor's
unique architecture. Discussed in this chapter are the SPARC's
interrupt response and control mechanisms as they pertain to
RTEMS.
</P>
<P>
RTEMS and associated documentation uses the terms
interrupt and vector.  In the SPARC architecture, these terms
correspond to traps and trap type, respectively.  The terms will
be used interchangeably in this manual.
</P>
<P><HR>
<LINK REL="Precedes" HREF="cpu_supplement00203.html">
<LINK REV="Precedes" HREF="cpu_supplement00202.html">
<LINK REV="Subdocument" HREF="cpu_supplement00178.html">
<LINK REV="Library" HREF="../index.html">
</HEAD><BODY><P>
<A HREF="cpu_supplement00202.html"><IMG ALIGN=MIDDLE SRC="../images/prev-arrow.gif" ALT="PREV"></A>
<A HREF="cpu_supplement00178.html"> <IMG ALIGN=MIDDLE SRC="../images/up-arrow.gif" ALT="UP"></A>
<A HREF="cpu_supplement00203.html"><IMG ALIGN=MIDDLE SRC="../images/next-arrow.gif" ALT="NEXT"></A>
<A HREF="../index.html"> <IMG ALIGN=MIDDLE SRC="../images/dir-arrow.gif" ALT="Bookshelf"></A>
<CITE>RTEMS CPU Architecture Supplement</CITE></P>
<P>Copyright &copy; 1988-2008 <A HREF="http://www.oarcorp.com" target="Text Frame">OAR Corporation</A>
</BODY></HTML>
