Simulator report for KP_8
Sat Mar 30 19:43:09 2024
Quartus II Version 8.1 Build 163 10/28/2008 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. |cpu|lpm_rom0:inst6|lpm_rom:lpm_rom_component|altrom:srom|content
  6. |cpu|lpm_ram_dq0:inst15|lpm_ram_dq:lpm_ram_dq_component|altram:sram|content
  7. Coverage Summary
  8. Complete 1/0-Value Coverage
  9. Missing 1-Value Coverage
 10. Missing 0-Value Coverage
 11. Simulator INI Usage
 12. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2008 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------+
; Simulator Summary                           ;
+-----------------------------+---------------+
; Type                        ; Value         ;
+-----------------------------+---------------+
; Simulation Start Time       ; 0 ps          ;
; Simulation End Time         ; 5.0 us        ;
; Simulation Netlist Size     ; 406 nodes     ;
; Simulation Coverage         ;      62.97 %  ;
; Total Number of Transitions ; 3049          ;
; Simulation Breakpoints      ; 0             ;
; Family                      ; ACEX1K        ;
; Device                      ; EP1K10TC100-1 ;
+-----------------------------+---------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                      ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Option                                                                                     ; Setting    ; Default Value ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Simulation mode                                                                            ; Timing     ; Timing        ;
; Start time                                                                                 ; 0 ns       ; 0 ns          ;
; Simulation results format                                                                  ; CVWF       ;               ;
; Vector input source                                                                        ; ex1.vwf    ;               ;
; Add pins automatically to simulation output waveforms                                      ; On         ; On            ;
; Check outputs                                                                              ; Off        ; Off           ;
; Report simulation coverage                                                                 ; On         ; On            ;
; Display complete 1/0 value coverage report                                                 ; On         ; On            ;
; Display missing 1-value coverage report                                                    ; On         ; On            ;
; Display missing 0-value coverage report                                                    ; On         ; On            ;
; Detect setup and hold time violations                                                      ; Off        ; Off           ;
; Detect glitches                                                                            ; Off        ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off        ; Off           ;
; Generate Signal Activity File                                                              ; Off        ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off        ; Off           ;
; Group bus channels in simulation results                                                   ; Off        ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On         ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off        ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; Off        ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto       ; Auto          ;
+--------------------------------------------------------------------------------------------+------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II to view the waveform report data.


+-------------------------------------------------------------------+
; |cpu|lpm_rom0:inst6|lpm_rom:lpm_rom_component|altrom:srom|content ;
+-------------------------------------------------------------------+
Memory report data cannot be output to ASCII.
Please use Quartus II to view the memory report data.


+-----------------------------------------------------------------------------+
; |cpu|lpm_ram_dq0:inst15|lpm_ram_dq:lpm_ram_dq_component|altram:sram|content ;
+-----------------------------------------------------------------------------+
Memory report data cannot be output to ASCII.
Please use Quartus II to view the memory report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      62.97 % ;
; Total nodes checked                                 ; 406          ;
; Total output ports checked                          ; 397          ;
; Total output ports with complete 1/0-value coverage ; 250          ;
; Total output ports with no 1/0-value coverage       ; 136          ;
; Total output ports with no 1-value coverage         ; 137          ;
; Total output ports with no 0-value coverage         ; 146          ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                ; Output Port Name                                                                              ; Output Port Type ;
+------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------------------+
; |cpu|lpm_rom0:inst6|lpm_rom:lpm_rom_component|altrom:srom|segment[0][14]                 ; |cpu|lpm_rom0:inst6|lpm_rom:lpm_rom_component|altrom:srom|q[14]                               ; dataout          ;
; |cpu|lpm_rom0:inst6|lpm_rom:lpm_rom_component|altrom:srom|segment[0][13]                 ; |cpu|lpm_rom0:inst6|lpm_rom:lpm_rom_component|altrom:srom|q[13]                               ; dataout          ;
; |cpu|lpm_rom0:inst6|lpm_rom:lpm_rom_component|altrom:srom|segment[0][8]                  ; |cpu|lpm_rom0:inst6|lpm_rom:lpm_rom_component|altrom:srom|q[8]                                ; dataout          ;
; |cpu|lpm_rom0:inst6|lpm_rom:lpm_rom_component|altrom:srom|segment[0][7]                  ; |cpu|lpm_rom0:inst6|lpm_rom:lpm_rom_component|altrom:srom|q[7]                                ; dataout          ;
; |cpu|lpm_rom0:inst6|lpm_rom:lpm_rom_component|altrom:srom|segment[0][5]                  ; |cpu|lpm_rom0:inst6|lpm_rom:lpm_rom_component|altrom:srom|q[5]                                ; dataout          ;
; |cpu|lpm_rom0:inst6|lpm_rom:lpm_rom_component|altrom:srom|segment[0][3]                  ; |cpu|lpm_rom0:inst6|lpm_rom:lpm_rom_component|altrom:srom|q[3]                                ; dataout          ;
; |cpu|lpm_rom0:inst6|lpm_rom:lpm_rom_component|altrom:srom|segment[0][2]                  ; |cpu|lpm_rom0:inst6|lpm_rom:lpm_rom_component|altrom:srom|q[2]                                ; dataout          ;
; |cpu|lpm_rom0:inst6|lpm_rom:lpm_rom_component|altrom:srom|segment[0][1]                  ; |cpu|lpm_rom0:inst6|lpm_rom:lpm_rom_component|altrom:srom|q[1]                                ; dataout          ;
; |cpu|control:inst1|lpm_counter:q_pc_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1] ; |cpu|control:inst1|lpm_counter:q_pc_rtl_0|alt_counter_f10ke:wysi_counter|q[1]                 ; data_out0        ;
; |cpu|control:inst1|lpm_counter:q_pc_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1] ; |cpu|control:inst1|lpm_counter:q_pc_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1]~COUT ; cout             ;
; |cpu|control:inst1|lpm_counter:q_pc_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] ; |cpu|control:inst1|lpm_counter:q_pc_rtl_0|alt_counter_f10ke:wysi_counter|q[0]                 ; data_out0        ;
; |cpu|control:inst1|lpm_counter:q_pc_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] ; |cpu|control:inst1|lpm_counter:q_pc_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0]~COUT ; cout             ;
; |cpu|status_reg:inst4|c                                                                  ; |cpu|status_reg:inst4|c                                                                       ; data_out0        ;
; |cpu|status_reg:inst4|n                                                                  ; |cpu|status_reg:inst4|n                                                                       ; data_out0        ;
; |cpu|blok_ron:inst2|ron~1296                                                             ; |cpu|blok_ron:inst2|ron~1296                                                                  ; data_out0        ;
; |cpu|blok_ron:inst2|ron~1297                                                             ; |cpu|blok_ron:inst2|ron~1297                                                                  ; data_out0        ;
; |cpu|blok_ron:inst2|ron~1299                                                             ; |cpu|blok_ron:inst2|ron~1299                                                                  ; data_out0        ;
; |cpu|blok_ron:inst2|ron~1300                                                             ; |cpu|blok_ron:inst2|ron~1300                                                                  ; data_out0        ;
; |cpu|blok_ron:inst2|ron~1301                                                             ; |cpu|blok_ron:inst2|ron~1301                                                                  ; data_out0        ;
; |cpu|blok_ron:inst2|ron~1303                                                             ; |cpu|blok_ron:inst2|ron~1303                                                                  ; data_out0        ;
; |cpu|blok_ron:inst2|ron~1304                                                             ; |cpu|blok_ron:inst2|ron~1304                                                                  ; data_out0        ;
; |cpu|blok_ron:inst2|ron~1305                                                             ; |cpu|blok_ron:inst2|ron~1305                                                                  ; data_out0        ;
; |cpu|blok_ron:inst2|ron~1307                                                             ; |cpu|blok_ron:inst2|ron~1307                                                                  ; data_out0        ;
; |cpu|blok_ron:inst2|ron~1308                                                             ; |cpu|blok_ron:inst2|ron~1308                                                                  ; data_out0        ;
; |cpu|blok_ron:inst2|ron~1309                                                             ; |cpu|blok_ron:inst2|ron~1309                                                                  ; data_out0        ;
; |cpu|blok_ron:inst2|ron~1311                                                             ; |cpu|blok_ron:inst2|ron~1311                                                                  ; data_out0        ;
; |cpu|control:inst1|branch~346                                                            ; |cpu|control:inst1|branch~346                                                                 ; data_out0        ;
; |cpu|control:inst1|branch~347                                                            ; |cpu|control:inst1|branch~347                                                                 ; data_out0        ;
; |cpu|control:inst1|branch~348                                                            ; |cpu|control:inst1|branch~348                                                                 ; data_out0        ;
; |cpu|control:inst1|branch~349                                                            ; |cpu|control:inst1|branch~349                                                                 ; data_out0        ;
; |cpu|control:inst1|branch~350                                                            ; |cpu|control:inst1|branch~350                                                                 ; data_out0        ;
; |cpu|control:inst1|branch                                                                ; |cpu|control:inst1|branch                                                                     ; data_out0        ;
; |cpu|sync_wr:inst3|wreg                                                                  ; |cpu|sync_wr:inst3|wreg                                                                       ; data_out0        ;
; |cpu|rtl~1                                                                               ; |cpu|rtl~1                                                                                    ; data_out0        ;
; |cpu|rtl~0                                                                               ; |cpu|rtl~0                                                                                    ; data_out0        ;
; |cpu|alu:inst12|d_bus[7]                                                                 ; |cpu|alu:inst12|d_bus[7]                                                                      ; data_out0        ;
; |cpu|alu:inst12|d_bus[6]                                                                 ; |cpu|alu:inst12|d_bus[6]                                                                      ; data_out0        ;
; |cpu|alu:inst12|d_bus[5]                                                                 ; |cpu|alu:inst12|d_bus[5]                                                                      ; data_out0        ;
; |cpu|alu:inst12|d_bus[4]                                                                 ; |cpu|alu:inst12|d_bus[4]                                                                      ; data_out0        ;
; |cpu|alu:inst12|d_bus[3]                                                                 ; |cpu|alu:inst12|d_bus[3]                                                                      ; data_out0        ;
; |cpu|alu:inst12|d_bus[2]                                                                 ; |cpu|alu:inst12|d_bus[2]                                                                      ; data_out0        ;
; |cpu|alu:inst12|d_bus[1]                                                                 ; |cpu|alu:inst12|d_bus[1]                                                                      ; data_out0        ;
; |cpu|alu:inst12|d_bus[0]~11789                                                           ; |cpu|alu:inst12|d_bus[0]~11789                                                                ; data_out0        ;
; |cpu|alu:inst12|d_bus[0]~11790                                                           ; |cpu|alu:inst12|d_bus[0]~11790                                                                ; data_out0        ;
; |cpu|alu:inst12|lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]      ; |cpu|alu:inst12|lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]           ; data_out0        ;
; |cpu|alu:inst12|d_bus[0]~11792                                                           ; |cpu|alu:inst12|d_bus[0]~11792                                                                ; data_out0        ;
; |cpu|alu:inst12|d_bus[0]~11794                                                           ; |cpu|alu:inst12|d_bus[0]~11794                                                                ; data_out0        ;
; |cpu|alu:inst12|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]      ; |cpu|alu:inst12|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]           ; data_out0        ;
; |cpu|alu:inst12|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]      ; |cpu|alu:inst12|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cout[1]                ; cout             ;
; |cpu|alu:inst12|d_bus[0]~11795                                                           ; |cpu|alu:inst12|d_bus[0]~11795                                                                ; data_out0        ;
; |cpu|alu:inst12|d_bus[0]~11796                                                           ; |cpu|alu:inst12|d_bus[0]~11796                                                                ; data_out0        ;
; |cpu|alu:inst12|d_bus[0]~11799                                                           ; |cpu|alu:inst12|d_bus[0]~11799                                                                ; data_out0        ;
; |cpu|alu:inst12|d_bus[0]                                                                 ; |cpu|alu:inst12|d_bus[0]                                                                      ; data_out0        ;
; |cpu|alu:inst12|Equal3~79                                                                ; |cpu|alu:inst12|Equal3~79                                                                     ; data_out0        ;
; |cpu|alu:inst12|Equal3~80                                                                ; |cpu|alu:inst12|Equal3~80                                                                     ; data_out0        ;
; |cpu|alu:inst12|cl~1092                                                                  ; |cpu|alu:inst12|cl~1092                                                                       ; data_out0        ;
; |cpu|alu:inst12|cl~1093                                                                  ; |cpu|alu:inst12|cl~1093                                                                       ; data_out0        ;
; |cpu|alu:inst12|cl~1094                                                                  ; |cpu|alu:inst12|cl~1094                                                                       ; data_out0        ;
; |cpu|alu:inst12|cl~1095                                                                  ; |cpu|alu:inst12|cl~1095                                                                       ; data_out0        ;
; |cpu|alu:inst12|cl~1096                                                                  ; |cpu|alu:inst12|cl~1096                                                                       ; data_out0        ;
; |cpu|alu:inst12|cl                                                                       ; |cpu|alu:inst12|cl                                                                            ; data_out0        ;
; |cpu|alu:inst12|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~73   ; |cpu|alu:inst12|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~73        ; data_out0        ;
; |cpu|alu:inst12|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~73   ; |cpu|alu:inst12|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~73        ; data_out0        ;
; |cpu|alu:inst12|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~76   ; |cpu|alu:inst12|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~76        ; data_out0        ;
; |cpu|alu:inst12|lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cs_buffer[8]      ; |cpu|alu:inst12|lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cs_buffer[8]           ; data_out0        ;
; |cpu|alu:inst12|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[8]      ; |cpu|alu:inst12|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[8]           ; data_out0        ;
; |cpu|alu:inst12|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[8]      ; |cpu|alu:inst12|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cout[8]                ; cout             ;
; |cpu|alu:inst12|Mux25~29                                                                 ; |cpu|alu:inst12|Mux25~29                                                                      ; data_out0        ;
; |cpu|alu:inst12|concat~7                                                                 ; |cpu|alu:inst12|concat~7                                                                      ; data_out0        ;
; |cpu|alu:inst12|Mux25~30                                                                 ; |cpu|alu:inst12|Mux25~30                                                                      ; data_out0        ;
; |cpu|alu:inst12|d_bus[6]~11824                                                           ; |cpu|alu:inst12|d_bus[6]~11824                                                                ; data_out0        ;
; |cpu|alu:inst12|d_bus[7]~11826                                                           ; |cpu|alu:inst12|d_bus[7]~11930                                                                ; cascout          ;
; |cpu|alu:inst12|Equal1~44                                                                ; |cpu|alu:inst12|Equal1~44                                                                     ; data_out0        ;
; |cpu|alu:inst12|d_bus[7]~11828                                                           ; |cpu|alu:inst12|d_bus[7]~11828                                                                ; data_out0        ;
; |cpu|alu:inst12|d_bus[7]~11830                                                           ; |cpu|alu:inst12|d_bus[7]~11830                                                                ; data_out0        ;
; |cpu|alu:inst12|d_bus[7]~11833                                                           ; |cpu|alu:inst12|d_bus[7]~11833                                                                ; data_out0        ;
; |cpu|alu:inst12|d_bus[7]~11834                                                           ; |cpu|alu:inst12|d_bus[7]~11834                                                                ; data_out0        ;
; |cpu|alu:inst12|d_bus[7]~11835                                                           ; |cpu|alu:inst12|d_bus[7]~11835                                                                ; data_out0        ;
; |cpu|alu:inst12|Mux24~29                                                                 ; |cpu|alu:inst12|Mux24~29                                                                      ; data_out0        ;
; |cpu|alu:inst12|Mux24~30                                                                 ; |cpu|alu:inst12|Mux24~30                                                                      ; data_out0        ;
; |cpu|alu:inst12|d_bus[7]~11836                                                           ; |cpu|alu:inst12|d_bus[7]~11836                                                                ; data_out0        ;
; |cpu|alu:inst12|d_bus[7]~11891                                                           ; |cpu|alu:inst12|d_bus[7]~11891                                                                ; data_out0        ;
; |cpu|alu:inst12|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[7]      ; |cpu|alu:inst12|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[7]           ; data_out0        ;
; |cpu|alu:inst12|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[7]      ; |cpu|alu:inst12|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cout[7]                ; cout             ;
; |cpu|alu:inst12|Mux23~29                                                                 ; |cpu|alu:inst12|Mux23~29                                                                      ; data_out0        ;
; |cpu|alu:inst12|Mux23~30                                                                 ; |cpu|alu:inst12|Mux23~30                                                                      ; data_out0        ;
; |cpu|alu:inst12|lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cs_buffer[7]      ; |cpu|alu:inst12|lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cs_buffer[7]           ; data_out0        ;
; |cpu|alu:inst12|Mux22~29                                                                 ; |cpu|alu:inst12|Mux22~29                                                                      ; data_out0        ;
; |cpu|alu:inst12|Mux22~30                                                                 ; |cpu|alu:inst12|Mux22~30                                                                      ; data_out0        ;
; |cpu|alu:inst12|Mux7~28                                                                  ; |cpu|alu:inst12|Mux7~28                                                                       ; data_out0        ;
; |cpu|alu:inst12|Mux7~29                                                                  ; |cpu|alu:inst12|Mux7~29                                                                       ; data_out0        ;
; |cpu|alu:inst12|d_bus[6]~11843                                                           ; |cpu|alu:inst12|d_bus[6]~11843                                                                ; data_out0        ;
; |cpu|alu:inst12|d_bus[6]~11844                                                           ; |cpu|alu:inst12|d_bus[6]~11844                                                                ; data_out0        ;
; |cpu|alu:inst12|d_bus[6]~11846                                                           ; |cpu|alu:inst12|d_bus[6]~11846                                                                ; data_out0        ;
; |cpu|alu:inst12|d_bus[6]~11892                                                           ; |cpu|alu:inst12|d_bus[6]~11892                                                                ; data_out0        ;
; |cpu|alu:inst12|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]      ; |cpu|alu:inst12|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]           ; data_out0        ;
; |cpu|alu:inst12|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]      ; |cpu|alu:inst12|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cout[6]                ; cout             ;
; |cpu|alu:inst12|Mux21~29                                                                 ; |cpu|alu:inst12|Mux21~29                                                                      ; data_out0        ;
; |cpu|alu:inst12|concat~5                                                                 ; |cpu|alu:inst12|concat~5                                                                      ; data_out0        ;
; |cpu|alu:inst12|Mux21~30                                                                 ; |cpu|alu:inst12|Mux21~30                                                                      ; data_out0        ;
; |cpu|alu:inst12|d_bus[5]~11849                                                           ; |cpu|alu:inst12|d_bus[5]~11955                                                                ; cascout          ;
; |cpu|alu:inst12|lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]      ; |cpu|alu:inst12|lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]           ; data_out0        ;
; |cpu|alu:inst12|Mux20~29                                                                 ; |cpu|alu:inst12|Mux20~29                                                                      ; data_out0        ;
; |cpu|alu:inst12|Mux20~30                                                                 ; |cpu|alu:inst12|Mux20~30                                                                      ; data_out0        ;
; |cpu|alu:inst12|Mux8~28                                                                  ; |cpu|alu:inst12|Mux8~28                                                                       ; data_out0        ;
; |cpu|alu:inst12|Mux8~29                                                                  ; |cpu|alu:inst12|Mux8~29                                                                       ; data_out0        ;
; |cpu|alu:inst12|d_bus[5]~11851                                                           ; |cpu|alu:inst12|d_bus[5]~11851                                                                ; data_out0        ;
; |cpu|alu:inst12|d_bus[5]~11852                                                           ; |cpu|alu:inst12|d_bus[5]~11852                                                                ; data_out0        ;
; |cpu|alu:inst12|d_bus[5]~11854                                                           ; |cpu|alu:inst12|d_bus[5]~11854                                                                ; data_out0        ;
; |cpu|alu:inst12|d_bus[5]~11893                                                           ; |cpu|alu:inst12|d_bus[5]~11893                                                                ; data_out0        ;
; |cpu|alu:inst12|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]      ; |cpu|alu:inst12|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]           ; data_out0        ;
; |cpu|alu:inst12|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]      ; |cpu|alu:inst12|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cout[5]                ; cout             ;
; |cpu|alu:inst12|Mux19~29                                                                 ; |cpu|alu:inst12|Mux19~29                                                                      ; data_out0        ;
; |cpu|alu:inst12|Mux19~30                                                                 ; |cpu|alu:inst12|Mux19~30                                                                      ; data_out0        ;
; |cpu|alu:inst12|lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]      ; |cpu|alu:inst12|lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]           ; data_out0        ;
; |cpu|alu:inst12|Mux18~29                                                                 ; |cpu|alu:inst12|Mux18~29                                                                      ; data_out0        ;
; |cpu|alu:inst12|Mux18~30                                                                 ; |cpu|alu:inst12|Mux18~30                                                                      ; data_out0        ;
; |cpu|alu:inst12|Mux9~28                                                                  ; |cpu|alu:inst12|Mux9~28                                                                       ; data_out0        ;
; |cpu|alu:inst12|Mux9~29                                                                  ; |cpu|alu:inst12|Mux9~29                                                                       ; data_out0        ;
; |cpu|alu:inst12|d_bus[4]~11859                                                           ; |cpu|alu:inst12|d_bus[4]~11859                                                                ; data_out0        ;
; |cpu|alu:inst12|d_bus[4]~11860                                                           ; |cpu|alu:inst12|d_bus[4]~11860                                                                ; data_out0        ;
; |cpu|alu:inst12|d_bus[4]~11862                                                           ; |cpu|alu:inst12|d_bus[4]~11862                                                                ; data_out0        ;
; |cpu|alu:inst12|d_bus[4]~11894                                                           ; |cpu|alu:inst12|d_bus[4]~11894                                                                ; data_out0        ;
; |cpu|alu:inst12|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]      ; |cpu|alu:inst12|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]           ; data_out0        ;
; |cpu|alu:inst12|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]      ; |cpu|alu:inst12|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cout[4]                ; cout             ;
; |cpu|alu:inst12|Mux17~29                                                                 ; |cpu|alu:inst12|Mux17~29                                                                      ; data_out0        ;
; |cpu|alu:inst12|concat~3                                                                 ; |cpu|alu:inst12|concat~3                                                                      ; data_out0        ;
; |cpu|alu:inst12|Mux17~30                                                                 ; |cpu|alu:inst12|Mux17~30                                                                      ; data_out0        ;
; |cpu|alu:inst12|d_bus[3]~11865                                                           ; |cpu|alu:inst12|d_bus[3]~11973                                                                ; cascout          ;
; |cpu|alu:inst12|lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]      ; |cpu|alu:inst12|lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]           ; data_out0        ;
; |cpu|alu:inst12|Mux16~29                                                                 ; |cpu|alu:inst12|Mux16~29                                                                      ; data_out0        ;
; |cpu|alu:inst12|Mux16~30                                                                 ; |cpu|alu:inst12|Mux16~30                                                                      ; data_out0        ;
; |cpu|alu:inst12|Mux10~28                                                                 ; |cpu|alu:inst12|Mux10~28                                                                      ; data_out0        ;
; |cpu|alu:inst12|Mux10~29                                                                 ; |cpu|alu:inst12|Mux10~29                                                                      ; data_out0        ;
; |cpu|alu:inst12|d_bus[3]~11867                                                           ; |cpu|alu:inst12|d_bus[3]~11867                                                                ; data_out0        ;
; |cpu|alu:inst12|d_bus[3]~11868                                                           ; |cpu|alu:inst12|d_bus[3]~11868                                                                ; data_out0        ;
; |cpu|alu:inst12|d_bus[3]~11870                                                           ; |cpu|alu:inst12|d_bus[3]~11870                                                                ; data_out0        ;
; |cpu|alu:inst12|d_bus[3]~11895                                                           ; |cpu|alu:inst12|d_bus[3]~11895                                                                ; data_out0        ;
; |cpu|alu:inst12|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]      ; |cpu|alu:inst12|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]           ; data_out0        ;
; |cpu|alu:inst12|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]      ; |cpu|alu:inst12|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cout[3]                ; cout             ;
; |cpu|alu:inst12|Mux15~29                                                                 ; |cpu|alu:inst12|Mux15~29                                                                      ; data_out0        ;
; |cpu|alu:inst12|concat~2                                                                 ; |cpu|alu:inst12|concat~2                                                                      ; data_out0        ;
; |cpu|alu:inst12|Mux15~30                                                                 ; |cpu|alu:inst12|Mux15~30                                                                      ; data_out0        ;
; |cpu|alu:inst12|d_bus[2]~11872                                                           ; |cpu|alu:inst12|d_bus[2]~11872                                                                ; data_out0        ;
; |cpu|alu:inst12|lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]      ; |cpu|alu:inst12|lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]           ; data_out0        ;
; |cpu|alu:inst12|Mux14~29                                                                 ; |cpu|alu:inst12|Mux14~29                                                                      ; data_out0        ;
; |cpu|alu:inst12|Mux14~30                                                                 ; |cpu|alu:inst12|Mux14~30                                                                      ; data_out0        ;
; |cpu|alu:inst12|Mux11~28                                                                 ; |cpu|alu:inst12|Mux11~28                                                                      ; data_out0        ;
; |cpu|alu:inst12|Mux11~29                                                                 ; |cpu|alu:inst12|Mux11~29                                                                      ; data_out0        ;
; |cpu|alu:inst12|d_bus[2]~11875                                                           ; |cpu|alu:inst12|d_bus[2]~11875                                                                ; data_out0        ;
; |cpu|alu:inst12|d_bus[2]~11876                                                           ; |cpu|alu:inst12|d_bus[2]~11876                                                                ; data_out0        ;
; |cpu|alu:inst12|d_bus[2]~11878                                                           ; |cpu|alu:inst12|d_bus[2]~11878                                                                ; data_out0        ;
; |cpu|alu:inst12|d_bus[2]~11896                                                           ; |cpu|alu:inst12|d_bus[2]~11896                                                                ; data_out0        ;
; |cpu|alu:inst12|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]      ; |cpu|alu:inst12|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]           ; data_out0        ;
; |cpu|alu:inst12|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]      ; |cpu|alu:inst12|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cout[2]                ; cout             ;
; |cpu|alu:inst12|Mux1~29                                                                  ; |cpu|alu:inst12|Mux1~29                                                                       ; data_out0        ;
; |cpu|alu:inst12|concat~1                                                                 ; |cpu|alu:inst12|concat~1                                                                      ; data_out0        ;
; |cpu|alu:inst12|Mux1~30                                                                  ; |cpu|alu:inst12|Mux1~30                                                                       ; data_out0        ;
; |cpu|alu:inst12|d_bus[1]~11881                                                           ; |cpu|alu:inst12|d_bus[1]~11991                                                                ; cascout          ;
; |cpu|alu:inst12|lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]      ; |cpu|alu:inst12|lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]           ; data_out0        ;
; |cpu|alu:inst12|Mux2~29                                                                  ; |cpu|alu:inst12|Mux2~29                                                                       ; data_out0        ;
; |cpu|alu:inst12|Mux2~30                                                                  ; |cpu|alu:inst12|Mux2~30                                                                       ; data_out0        ;
; |cpu|alu:inst12|Mux12~28                                                                 ; |cpu|alu:inst12|Mux12~28                                                                      ; data_out0        ;
; |cpu|alu:inst12|Mux12~29                                                                 ; |cpu|alu:inst12|Mux12~29                                                                      ; data_out0        ;
; |cpu|alu:inst12|d_bus[1]~11883                                                           ; |cpu|alu:inst12|d_bus[1]~11883                                                                ; data_out0        ;
; |cpu|alu:inst12|d_bus[1]~11884                                                           ; |cpu|alu:inst12|d_bus[1]~11884                                                                ; data_out0        ;
; |cpu|alu:inst12|d_bus[1]~11886                                                           ; |cpu|alu:inst12|d_bus[1]~11886                                                                ; data_out0        ;
; |cpu|alu:inst12|d_bus[1]~11897                                                           ; |cpu|alu:inst12|d_bus[1]~11897                                                                ; data_out0        ;
; |cpu|alu:inst12|Mux5~17                                                                  ; |cpu|alu:inst12|Mux5~17                                                                       ; data_out0        ;
; |cpu|alu:inst12|d_bus[0]~11889                                                           ; |cpu|alu:inst12|d_bus[0]~11889                                                                ; data_out0        ;
; |cpu|alu:inst12|d_bus[0]~11898                                                           ; |cpu|alu:inst12|d_bus[0]~11898                                                                ; data_out0        ;
; |cpu|alu:inst12|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[7]~80   ; |cpu|alu:inst12|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[7]~80        ; data_out0        ;
; |cpu|alu:inst12|cl~1100                                                                  ; |cpu|alu:inst12|cl~1114                                                                       ; cascout          ;
; |cpu|alu:inst12|cl~1102                                                                  ; |cpu|alu:inst12|cl~1102                                                                       ; data_out0        ;
; |cpu|alu:inst12|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[7]~80   ; |cpu|alu:inst12|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[7]~80        ; data_out0        ;
; |cpu|alu:inst12|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[7]~84   ; |cpu|alu:inst12|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[7]~84        ; data_out0        ;
; |cpu|alu:inst12|lpm_add_sub:Add4|addcore:adder|a_csnbuffer:result_node|cs_buffer[7]~57   ; |cpu|alu:inst12|lpm_add_sub:Add4|addcore:adder|a_csnbuffer:result_node|cs_buffer[7]~57        ; data_out0        ;
; |cpu|alu:inst12|lpm_add_sub:Add5|addcore:adder|a_csnbuffer:result_node|cs_buffer[7]~57   ; |cpu|alu:inst12|lpm_add_sub:Add5|addcore:adder|a_csnbuffer:result_node|cs_buffer[7]~57        ; data_out0        ;
; |cpu|alu:inst12|lpm_add_sub:Add5|addcore:adder|a_csnbuffer:result_node|cs_buffer[7]~60   ; |cpu|alu:inst12|lpm_add_sub:Add5|addcore:adder|a_csnbuffer:result_node|cs_buffer[7]~60        ; data_out0        ;
; |cpu|alu:inst12|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]~88   ; |cpu|alu:inst12|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]~88        ; data_out0        ;
; |cpu|alu:inst12|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]~88   ; |cpu|alu:inst12|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]~88        ; data_out0        ;
; |cpu|alu:inst12|lpm_add_sub:Add5|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]~63   ; |cpu|alu:inst12|lpm_add_sub:Add5|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]~63        ; data_out0        ;
; |cpu|alu:inst12|lpm_add_sub:Add5|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]~66   ; |cpu|alu:inst12|lpm_add_sub:Add5|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]~66        ; data_out0        ;
; |cpu|alu:inst12|lpm_add_sub:Add4|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]~63   ; |cpu|alu:inst12|lpm_add_sub:Add4|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]~63        ; data_out0        ;
; |cpu|alu:inst12|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]~96   ; |cpu|alu:inst12|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]~96        ; data_out0        ;
; |cpu|alu:inst12|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]~100  ; |cpu|alu:inst12|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]~100       ; data_out0        ;
; |cpu|alu:inst12|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]~96   ; |cpu|alu:inst12|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]~96        ; data_out0        ;
; |cpu|alu:inst12|lpm_add_sub:Add5|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]~69   ; |cpu|alu:inst12|lpm_add_sub:Add5|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]~69        ; data_out0        ;
; |cpu|alu:inst12|lpm_add_sub:Add5|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]~72   ; |cpu|alu:inst12|lpm_add_sub:Add5|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]~72        ; data_out0        ;
; |cpu|alu:inst12|lpm_add_sub:Add4|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]~69   ; |cpu|alu:inst12|lpm_add_sub:Add4|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]~69        ; data_out0        ;
; |cpu|alu:inst12|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~104  ; |cpu|alu:inst12|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~104       ; data_out0        ;
; |cpu|alu:inst12|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~104  ; |cpu|alu:inst12|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~104       ; data_out0        ;
; |cpu|alu:inst12|lpm_add_sub:Add5|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~75   ; |cpu|alu:inst12|lpm_add_sub:Add5|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~75        ; data_out0        ;
; |cpu|alu:inst12|lpm_add_sub:Add5|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~78   ; |cpu|alu:inst12|lpm_add_sub:Add5|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~78        ; data_out0        ;
; |cpu|alu:inst12|lpm_add_sub:Add4|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~75   ; |cpu|alu:inst12|lpm_add_sub:Add4|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~75        ; data_out0        ;
; |cpu|alu:inst12|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~112  ; |cpu|alu:inst12|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~112       ; data_out0        ;
; |cpu|alu:inst12|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~116  ; |cpu|alu:inst12|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~116       ; data_out0        ;
; |cpu|alu:inst12|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~112  ; |cpu|alu:inst12|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~112       ; data_out0        ;
; |cpu|alu:inst12|lpm_add_sub:Add5|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~81   ; |cpu|alu:inst12|lpm_add_sub:Add5|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~81        ; data_out0        ;
; |cpu|alu:inst12|lpm_add_sub:Add5|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~84   ; |cpu|alu:inst12|lpm_add_sub:Add5|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~84        ; data_out0        ;
; |cpu|alu:inst12|lpm_add_sub:Add4|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~81   ; |cpu|alu:inst12|lpm_add_sub:Add4|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~81        ; data_out0        ;
; |cpu|alu:inst12|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~120  ; |cpu|alu:inst12|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~120       ; data_out0        ;
; |cpu|alu:inst12|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~124  ; |cpu|alu:inst12|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~124       ; data_out0        ;
; |cpu|alu:inst12|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~120  ; |cpu|alu:inst12|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~120       ; data_out0        ;
; |cpu|alu:inst12|lpm_add_sub:Add5|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~87   ; |cpu|alu:inst12|lpm_add_sub:Add5|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~87        ; data_out0        ;
; |cpu|alu:inst12|lpm_add_sub:Add5|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~90   ; |cpu|alu:inst12|lpm_add_sub:Add5|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~90        ; data_out0        ;
; |cpu|alu:inst12|lpm_add_sub:Add4|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~87   ; |cpu|alu:inst12|lpm_add_sub:Add4|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~87        ; data_out0        ;
; |cpu|alu:inst12|lpm_add_sub:Add4|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~90   ; |cpu|alu:inst12|lpm_add_sub:Add4|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~90        ; data_out0        ;
; |cpu|alu:inst12|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~128  ; |cpu|alu:inst12|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~128       ; data_out0        ;
; |cpu|alu:inst12|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~132  ; |cpu|alu:inst12|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~132       ; data_out0        ;
; |cpu|alu:inst12|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~128  ; |cpu|alu:inst12|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~128       ; data_out0        ;
; |cpu|alu:inst12|lpm_add_sub:Add5|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~93   ; |cpu|alu:inst12|lpm_add_sub:Add5|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~93        ; data_out0        ;
; |cpu|alu:inst12|lpm_add_sub:Add5|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~96   ; |cpu|alu:inst12|lpm_add_sub:Add5|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~96        ; data_out0        ;
; |cpu|alu:inst12|lpm_add_sub:Add4|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~93   ; |cpu|alu:inst12|lpm_add_sub:Add4|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~93        ; data_out0        ;
; |cpu|alu:inst12|lpm_add_sub:Add4|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~96   ; |cpu|alu:inst12|lpm_add_sub:Add4|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~96        ; data_out0        ;
; |cpu|alu:inst12|lpm_add_sub:Add5|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~98   ; |cpu|alu:inst12|lpm_add_sub:Add5|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~98        ; data_out0        ;
; |cpu|alu:inst12|lpm_add_sub:Add5|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~100  ; |cpu|alu:inst12|lpm_add_sub:Add5|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~100       ; data_out0        ;
; |cpu|alu:inst12|lpm_add_sub:Add4|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~98   ; |cpu|alu:inst12|lpm_add_sub:Add4|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~98        ; data_out0        ;
; |cpu|alu:inst12|lpm_add_sub:Add4|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~100  ; |cpu|alu:inst12|lpm_add_sub:Add4|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~100       ; data_out0        ;
; |cpu|clk                                                                                 ; |cpu|clk~corein                                                                               ; dataout          ;
; |cpu|wreg                                                                                ; |cpu|wreg                                                                                     ; padio            ;
; |cpu|k[14]                                                                               ; |cpu|k[14]                                                                                    ; padio            ;
; |cpu|k[13]                                                                               ; |cpu|k[13]                                                                                    ; padio            ;
; |cpu|k[8]                                                                                ; |cpu|k[8]                                                                                     ; padio            ;
; |cpu|k[7]                                                                                ; |cpu|k[7]                                                                                     ; padio            ;
; |cpu|k[5]                                                                                ; |cpu|k[5]                                                                                     ; padio            ;
; |cpu|k[3]                                                                                ; |cpu|k[3]                                                                                     ; padio            ;
; |cpu|k[2]                                                                                ; |cpu|k[2]                                                                                     ; padio            ;
; |cpu|k[1]                                                                                ; |cpu|k[1]                                                                                     ; padio            ;
; |cpu|ak[1]                                                                               ; |cpu|ak[1]                                                                                    ; padio            ;
; |cpu|ak[0]                                                                               ; |cpu|ak[0]                                                                                    ; padio            ;
; |cpu|c                                                                                   ; |cpu|c                                                                                        ; padio            ;
; |cpu|n                                                                                   ; |cpu|n                                                                                        ; padio            ;
; |cpu|d_bus[7]                                                                            ; |cpu|d_bus[7]                                                                                 ; padio            ;
; |cpu|d_bus[6]                                                                            ; |cpu|d_bus[6]                                                                                 ; padio            ;
; |cpu|d_bus[5]                                                                            ; |cpu|d_bus[5]                                                                                 ; padio            ;
; |cpu|d_bus[4]                                                                            ; |cpu|d_bus[4]                                                                                 ; padio            ;
; |cpu|d_bus[3]                                                                            ; |cpu|d_bus[3]                                                                                 ; padio            ;
; |cpu|d_bus[2]                                                                            ; |cpu|d_bus[2]                                                                                 ; padio            ;
; |cpu|d_bus[1]                                                                            ; |cpu|d_bus[1]                                                                                 ; padio            ;
; |cpu|d_bus[0]                                                                            ; |cpu|d_bus[0]                                                                                 ; padio            ;
; |cpu|x[7]                                                                                ; |cpu|x[7]                                                                                     ; padio            ;
; |cpu|x[6]                                                                                ; |cpu|x[6]                                                                                     ; padio            ;
; |cpu|x[5]                                                                                ; |cpu|x[5]                                                                                     ; padio            ;
; |cpu|x[4]                                                                                ; |cpu|x[4]                                                                                     ; padio            ;
; |cpu|x[3]                                                                                ; |cpu|x[3]                                                                                     ; padio            ;
; |cpu|x[2]                                                                                ; |cpu|x[2]                                                                                     ; padio            ;
; |cpu|x[1]                                                                                ; |cpu|x[1]                                                                                     ; padio            ;
; |cpu|x[0]                                                                                ; |cpu|x[0]                                                                                     ; padio            ;
; |cpu|branch                                                                              ; |cpu|branch                                                                                   ; padio            ;
+------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                                                                                    ;
+------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                ; Output Port Name                                                                              ; Output Port Type ;
+------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------------------+
; |cpu|lpm_rom0:inst6|lpm_rom:lpm_rom_component|altrom:srom|segment[0][11]                 ; |cpu|lpm_rom0:inst6|lpm_rom:lpm_rom_component|altrom:srom|q[11]                               ; dataout          ;
; |cpu|lpm_rom0:inst6|lpm_rom:lpm_rom_component|altrom:srom|segment[0][10]                 ; |cpu|lpm_rom0:inst6|lpm_rom:lpm_rom_component|altrom:srom|q[10]                               ; dataout          ;
; |cpu|lpm_rom0:inst6|lpm_rom:lpm_rom_component|altrom:srom|segment[0][9]                  ; |cpu|lpm_rom0:inst6|lpm_rom:lpm_rom_component|altrom:srom|q[9]                                ; dataout          ;
; |cpu|lpm_rom0:inst6|lpm_rom:lpm_rom_component|altrom:srom|segment[0][6]                  ; |cpu|lpm_rom0:inst6|lpm_rom:lpm_rom_component|altrom:srom|q[6]                                ; dataout          ;
; |cpu|lpm_rom0:inst6|lpm_rom:lpm_rom_component|altrom:srom|segment[0][4]                  ; |cpu|lpm_rom0:inst6|lpm_rom:lpm_rom_component|altrom:srom|q[4]                                ; dataout          ;
; |cpu|control:inst1|lpm_counter:q_pc_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7] ; |cpu|control:inst1|lpm_counter:q_pc_rtl_0|alt_counter_f10ke:wysi_counter|q[7]                 ; data_out0        ;
; |cpu|control:inst1|lpm_counter:q_pc_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[6] ; |cpu|control:inst1|lpm_counter:q_pc_rtl_0|alt_counter_f10ke:wysi_counter|q[6]                 ; data_out0        ;
; |cpu|control:inst1|lpm_counter:q_pc_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[6] ; |cpu|control:inst1|lpm_counter:q_pc_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[6]~COUT ; cout             ;
; |cpu|control:inst1|lpm_counter:q_pc_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[5] ; |cpu|control:inst1|lpm_counter:q_pc_rtl_0|alt_counter_f10ke:wysi_counter|q[5]                 ; data_out0        ;
; |cpu|control:inst1|lpm_counter:q_pc_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[5] ; |cpu|control:inst1|lpm_counter:q_pc_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[5]~COUT ; cout             ;
; |cpu|control:inst1|lpm_counter:q_pc_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[4] ; |cpu|control:inst1|lpm_counter:q_pc_rtl_0|alt_counter_f10ke:wysi_counter|q[4]                 ; data_out0        ;
; |cpu|control:inst1|lpm_counter:q_pc_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[4] ; |cpu|control:inst1|lpm_counter:q_pc_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[4]~COUT ; cout             ;
; |cpu|control:inst1|lpm_counter:q_pc_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3] ; |cpu|control:inst1|lpm_counter:q_pc_rtl_0|alt_counter_f10ke:wysi_counter|q[3]                 ; data_out0        ;
; |cpu|control:inst1|lpm_counter:q_pc_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3] ; |cpu|control:inst1|lpm_counter:q_pc_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3]~COUT ; cout             ;
; |cpu|control:inst1|lpm_counter:q_pc_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2] ; |cpu|control:inst1|lpm_counter:q_pc_rtl_0|alt_counter_f10ke:wysi_counter|q[2]                 ; data_out0        ;
; |cpu|control:inst1|lpm_counter:q_pc_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2] ; |cpu|control:inst1|lpm_counter:q_pc_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2]~COUT ; cout             ;
; |cpu|alu:inst12|Equal0~56                                                                ; |cpu|alu:inst12|Equal0~56                                                                     ; data_out0        ;
; |cpu|sync_wr:inst3|wmem~13                                                               ; |cpu|sync_wr:inst3|wmem~13                                                                    ; data_out0        ;
; |cpu|blok_ron:inst2|ron__dual~1596                                                       ; |cpu|blok_ron:inst2|ron__dual~1596                                                            ; data_out0        ;
; |cpu|blok_ron:inst2|ron__dual~1597                                                       ; |cpu|blok_ron:inst2|ron__dual~1597                                                            ; data_out0        ;
; |cpu|blok_ron:inst2|ron__dual~1598                                                       ; |cpu|blok_ron:inst2|ron__dual~1598                                                            ; data_out0        ;
; |cpu|blok_ron:inst2|ron__dual~1599                                                       ; |cpu|blok_ron:inst2|ron__dual~1599                                                            ; data_out0        ;
; |cpu|blok_ron:inst2|ron__dual~1600                                                       ; |cpu|blok_ron:inst2|ron__dual~1600                                                            ; data_out0        ;
; |cpu|blok_ron:inst2|ron__dual~1601                                                       ; |cpu|blok_ron:inst2|ron__dual~1601                                                            ; data_out0        ;
; |cpu|blok_ron:inst2|ron__dual~1602                                                       ; |cpu|blok_ron:inst2|ron__dual~1602                                                            ; data_out0        ;
; |cpu|blok_ron:inst2|ron__dual~1603                                                       ; |cpu|blok_ron:inst2|ron__dual~1603                                                            ; data_out0        ;
; |cpu|blok_ron:inst2|ron__dual~1604                                                       ; |cpu|blok_ron:inst2|ron__dual~1604                                                            ; data_out0        ;
; |cpu|blok_ron:inst2|ron__dual~1605                                                       ; |cpu|blok_ron:inst2|ron__dual~1605                                                            ; data_out0        ;
; |cpu|blok_ron:inst2|ron__dual~1606                                                       ; |cpu|blok_ron:inst2|ron__dual~1606                                                            ; data_out0        ;
; |cpu|blok_ron:inst2|ron__dual~1607                                                       ; |cpu|blok_ron:inst2|ron__dual~1607                                                            ; data_out0        ;
; |cpu|blok_ron:inst2|ron__dual~1608                                                       ; |cpu|blok_ron:inst2|ron__dual~1608                                                            ; data_out0        ;
; |cpu|blok_ron:inst2|ron__dual~1609                                                       ; |cpu|blok_ron:inst2|ron__dual~1609                                                            ; data_out0        ;
; |cpu|blok_ron:inst2|ron__dual~1610                                                       ; |cpu|blok_ron:inst2|ron__dual~1610                                                            ; data_out0        ;
; |cpu|blok_ron:inst2|ron__dual~1611                                                       ; |cpu|blok_ron:inst2|ron__dual~1611                                                            ; data_out0        ;
; |cpu|blok_ron:inst2|ron~1298                                                             ; |cpu|blok_ron:inst2|ron~1298                                                                  ; data_out0        ;
; |cpu|blok_ron:inst2|ron~1302                                                             ; |cpu|blok_ron:inst2|ron~1302                                                                  ; data_out0        ;
; |cpu|blok_ron:inst2|ron~1306                                                             ; |cpu|blok_ron:inst2|ron~1306                                                                  ; data_out0        ;
; |cpu|blok_ron:inst2|ron~1310                                                             ; |cpu|blok_ron:inst2|ron~1310                                                                  ; data_out0        ;
; |cpu|rtl~2                                                                               ; |cpu|rtl~2                                                                                    ; data_out0        ;
; |cpu|rtl~3                                                                               ; |cpu|rtl~3                                                                                    ; data_out0        ;
; |cpu|alu:inst12|d_bus[7]~11781                                                           ; |cpu|alu:inst12|d_bus[7]~11781                                                                ; data_out0        ;
; |cpu|alu:inst12|d_bus[7]~11782                                                           ; |cpu|alu:inst12|d_bus[7]~11782                                                                ; data_out0        ;
; |cpu|alu:inst12|lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]      ; |cpu|alu:inst12|lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cout[1]                ; cout             ;
; |cpu|alu:inst12|d_bus[0]~11791                                                           ; |cpu|alu:inst12|d_bus[0]~11791                                                                ; data_out0        ;
; |cpu|alu:inst12|Equal0~57                                                                ; |cpu|alu:inst12|Equal0~57                                                                     ; data_out0        ;
; |cpu|alu:inst12|d_bus[0]~11797                                                           ; |cpu|alu:inst12|d_bus[0]~11797                                                                ; data_out0        ;
; |cpu|alu:inst12|cl~1088                                                                  ; |cpu|alu:inst12|cl~1088                                                                       ; data_out0        ;
; |cpu|alu:inst12|cl~1089                                                                  ; |cpu|alu:inst12|cl~1089                                                                       ; data_out0        ;
; |cpu|alu:inst12|cl~1090                                                                  ; |cpu|alu:inst12|cl~1090                                                                       ; data_out0        ;
; |cpu|alu:inst12|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~76   ; |cpu|alu:inst12|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~76        ; data_out0        ;
; |cpu|alu:inst12|lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cs_buffer[8]      ; |cpu|alu:inst12|lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cout[8]                ; cout             ;
; |cpu|alu:inst12|d_bus[7]~11825                                                           ; |cpu|alu:inst12|d_bus[7]~11825                                                                ; data_out0        ;
; |cpu|alu:inst12|d_bus[7]~11827                                                           ; |cpu|alu:inst12|d_bus[7]~11827                                                                ; data_out0        ;
; |cpu|alu:inst12|d_bus[7]~11829                                                           ; |cpu|alu:inst12|d_bus[7]~11829                                                                ; data_out0        ;
; |cpu|alu:inst12|d_bus[7]~11831                                                           ; |cpu|alu:inst12|d_bus[7]~11831                                                                ; data_out0        ;
; |cpu|lpm_ram_dq0:inst15|lpm_ram_dq:lpm_ram_dq_component|altram:sram|segment[0][7]        ; |cpu|lpm_ram_dq0:inst15|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[7]                      ; dataout          ;
; |cpu|alu:inst12|d_bus[7]~11832                                                           ; |cpu|alu:inst12|d_bus[7]~11832                                                                ; data_out0        ;
; |cpu|alu:inst12|concat~31                                                                ; |cpu|alu:inst12|concat~31                                                                     ; data_out0        ;
; |cpu|alu:inst12|concat~6                                                                 ; |cpu|alu:inst12|concat~6                                                                      ; data_out0        ;
; |cpu|alu:inst12|d_bus[6]~11838                                                           ; |cpu|alu:inst12|d_bus[6]~11838                                                                ; data_out0        ;
; |cpu|alu:inst12|d_bus[6]~11839                                                           ; |cpu|alu:inst12|d_bus[6]~11944                                                                ; cascout          ;
; |cpu|alu:inst12|d_bus[7]~11840                                                           ; |cpu|alu:inst12|d_bus[7]~11840                                                                ; data_out0        ;
; |cpu|alu:inst12|lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cs_buffer[7]      ; |cpu|alu:inst12|lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cout[7]                ; cout             ;
; |cpu|alu:inst12|concat~30                                                                ; |cpu|alu:inst12|concat~30                                                                     ; data_out0        ;
; |cpu|alu:inst12|d_bus[6]~11841                                                           ; |cpu|alu:inst12|d_bus[6]~11841                                                                ; data_out0        ;
; |cpu|lpm_ram_dq0:inst15|lpm_ram_dq:lpm_ram_dq_component|altram:sram|segment[0][6]        ; |cpu|lpm_ram_dq0:inst15|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[6]                      ; dataout          ;
; |cpu|alu:inst12|d_bus[6]~11842                                                           ; |cpu|alu:inst12|d_bus[6]~11842                                                                ; data_out0        ;
; |cpu|alu:inst12|d_bus[6]~11845                                                           ; |cpu|alu:inst12|d_bus[6]~11845                                                                ; data_out0        ;
; |cpu|alu:inst12|d_bus[5]~11848                                                           ; |cpu|alu:inst12|d_bus[5]~11848                                                                ; data_out0        ;
; |cpu|alu:inst12|lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]      ; |cpu|alu:inst12|lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cout[6]                ; cout             ;
; |cpu|alu:inst12|concat~29                                                                ; |cpu|alu:inst12|concat~29                                                                     ; data_out0        ;
; |cpu|lpm_ram_dq0:inst15|lpm_ram_dq:lpm_ram_dq_component|altram:sram|segment[0][5]        ; |cpu|lpm_ram_dq0:inst15|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[5]                      ; dataout          ;
; |cpu|alu:inst12|d_bus[5]~11850                                                           ; |cpu|alu:inst12|d_bus[5]~11850                                                                ; data_out0        ;
; |cpu|alu:inst12|d_bus[5]~11853                                                           ; |cpu|alu:inst12|d_bus[5]~11853                                                                ; data_out0        ;
; |cpu|alu:inst12|concat~4                                                                 ; |cpu|alu:inst12|concat~4                                                                      ; data_out0        ;
; |cpu|alu:inst12|d_bus[4]~11856                                                           ; |cpu|alu:inst12|d_bus[4]~11856                                                                ; data_out0        ;
; |cpu|alu:inst12|d_bus[4]~11857                                                           ; |cpu|alu:inst12|d_bus[4]~11964                                                                ; cascout          ;
; |cpu|alu:inst12|lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]      ; |cpu|alu:inst12|lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cout[5]                ; cout             ;
; |cpu|alu:inst12|concat~28                                                                ; |cpu|alu:inst12|concat~28                                                                     ; data_out0        ;
; |cpu|lpm_ram_dq0:inst15|lpm_ram_dq:lpm_ram_dq_component|altram:sram|segment[0][4]        ; |cpu|lpm_ram_dq0:inst15|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[4]                      ; dataout          ;
; |cpu|alu:inst12|d_bus[4]~11858                                                           ; |cpu|alu:inst12|d_bus[4]~11858                                                                ; data_out0        ;
; |cpu|alu:inst12|d_bus[4]~11861                                                           ; |cpu|alu:inst12|d_bus[4]~11861                                                                ; data_out0        ;
; |cpu|alu:inst12|d_bus[3]~11864                                                           ; |cpu|alu:inst12|d_bus[3]~11864                                                                ; data_out0        ;
; |cpu|alu:inst12|lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]      ; |cpu|alu:inst12|lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cout[4]                ; cout             ;
; |cpu|alu:inst12|concat~27                                                                ; |cpu|alu:inst12|concat~27                                                                     ; data_out0        ;
; |cpu|lpm_ram_dq0:inst15|lpm_ram_dq:lpm_ram_dq_component|altram:sram|segment[0][3]        ; |cpu|lpm_ram_dq0:inst15|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[3]                      ; dataout          ;
; |cpu|alu:inst12|d_bus[3]~11866                                                           ; |cpu|alu:inst12|d_bus[3]~11866                                                                ; data_out0        ;
; |cpu|alu:inst12|d_bus[3]~11869                                                           ; |cpu|alu:inst12|d_bus[3]~11869                                                                ; data_out0        ;
; |cpu|alu:inst12|d_bus[2]~11873                                                           ; |cpu|alu:inst12|d_bus[2]~11982                                                                ; cascout          ;
; |cpu|alu:inst12|lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]      ; |cpu|alu:inst12|lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cout[3]                ; cout             ;
; |cpu|alu:inst12|concat~26                                                                ; |cpu|alu:inst12|concat~26                                                                     ; data_out0        ;
; |cpu|lpm_ram_dq0:inst15|lpm_ram_dq:lpm_ram_dq_component|altram:sram|segment[0][2]        ; |cpu|lpm_ram_dq0:inst15|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[2]                      ; dataout          ;
; |cpu|alu:inst12|d_bus[2]~11874                                                           ; |cpu|alu:inst12|d_bus[2]~11874                                                                ; data_out0        ;
; |cpu|alu:inst12|d_bus[2]~11877                                                           ; |cpu|alu:inst12|d_bus[2]~11877                                                                ; data_out0        ;
; |cpu|alu:inst12|d_bus[1]~11880                                                           ; |cpu|alu:inst12|d_bus[1]~11880                                                                ; data_out0        ;
; |cpu|alu:inst12|lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]      ; |cpu|alu:inst12|lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cout[2]                ; cout             ;
; |cpu|alu:inst12|concat~25                                                                ; |cpu|alu:inst12|concat~25                                                                     ; data_out0        ;
; |cpu|lpm_ram_dq0:inst15|lpm_ram_dq:lpm_ram_dq_component|altram:sram|segment[0][1]        ; |cpu|lpm_ram_dq0:inst15|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[1]                      ; dataout          ;
; |cpu|alu:inst12|d_bus[1]~11882                                                           ; |cpu|alu:inst12|d_bus[1]~11882                                                                ; data_out0        ;
; |cpu|alu:inst12|d_bus[1]~11885                                                           ; |cpu|alu:inst12|d_bus[1]~11885                                                                ; data_out0        ;
; |cpu|lpm_ram_dq0:inst15|lpm_ram_dq:lpm_ram_dq_component|altram:sram|segment[0][0]        ; |cpu|lpm_ram_dq0:inst15|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[0]                      ; dataout          ;
; |cpu|alu:inst12|d_bus[0]~11888                                                           ; |cpu|alu:inst12|d_bus[0]~11999                                                                ; cascout          ;
; |cpu|alu:inst12|Mux5~16                                                                  ; |cpu|alu:inst12|Mux5~16                                                                       ; data_out0        ;
; |cpu|alu:inst12|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[7]~84   ; |cpu|alu:inst12|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[7]~84        ; data_out0        ;
; |cpu|alu:inst12|lpm_add_sub:Add4|addcore:adder|a_csnbuffer:result_node|cs_buffer[7]~60   ; |cpu|alu:inst12|lpm_add_sub:Add4|addcore:adder|a_csnbuffer:result_node|cs_buffer[7]~60        ; data_out0        ;
; |cpu|alu:inst12|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]~92   ; |cpu|alu:inst12|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]~92        ; data_out0        ;
; |cpu|alu:inst12|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]~92   ; |cpu|alu:inst12|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]~92        ; data_out0        ;
; |cpu|alu:inst12|lpm_add_sub:Add4|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]~66   ; |cpu|alu:inst12|lpm_add_sub:Add4|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]~66        ; data_out0        ;
; |cpu|alu:inst12|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]~100  ; |cpu|alu:inst12|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]~100       ; data_out0        ;
; |cpu|alu:inst12|lpm_add_sub:Add4|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]~72   ; |cpu|alu:inst12|lpm_add_sub:Add4|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]~72        ; data_out0        ;
; |cpu|alu:inst12|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~108  ; |cpu|alu:inst12|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~108       ; data_out0        ;
; |cpu|alu:inst12|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~108  ; |cpu|alu:inst12|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~108       ; data_out0        ;
; |cpu|alu:inst12|lpm_add_sub:Add4|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~78   ; |cpu|alu:inst12|lpm_add_sub:Add4|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~78        ; data_out0        ;
; |cpu|alu:inst12|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~116  ; |cpu|alu:inst12|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~116       ; data_out0        ;
; |cpu|alu:inst12|lpm_add_sub:Add4|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~84   ; |cpu|alu:inst12|lpm_add_sub:Add4|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~84        ; data_out0        ;
; |cpu|alu:inst12|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~124  ; |cpu|alu:inst12|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~124       ; data_out0        ;
; |cpu|alu:inst12|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~132  ; |cpu|alu:inst12|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~132       ; data_out0        ;
; |cpu|k[11]                                                                               ; |cpu|k[11]                                                                                    ; padio            ;
; |cpu|k[10]                                                                               ; |cpu|k[10]                                                                                    ; padio            ;
; |cpu|k[9]                                                                                ; |cpu|k[9]                                                                                     ; padio            ;
; |cpu|k[6]                                                                                ; |cpu|k[6]                                                                                     ; padio            ;
; |cpu|k[4]                                                                                ; |cpu|k[4]                                                                                     ; padio            ;
; |cpu|ak[7]                                                                               ; |cpu|ak[7]                                                                                    ; padio            ;
; |cpu|ak[6]                                                                               ; |cpu|ak[6]                                                                                    ; padio            ;
; |cpu|ak[5]                                                                               ; |cpu|ak[5]                                                                                    ; padio            ;
; |cpu|ak[4]                                                                               ; |cpu|ak[4]                                                                                    ; padio            ;
; |cpu|ak[3]                                                                               ; |cpu|ak[3]                                                                                    ; padio            ;
; |cpu|ak[2]                                                                               ; |cpu|ak[2]                                                                                    ; padio            ;
; |cpu|wmem                                                                                ; |cpu|wmem                                                                                     ; padio            ;
; |cpu|y[7]                                                                                ; |cpu|y[7]                                                                                     ; padio            ;
; |cpu|y[6]                                                                                ; |cpu|y[6]                                                                                     ; padio            ;
; |cpu|y[5]                                                                                ; |cpu|y[5]                                                                                     ; padio            ;
; |cpu|y[4]                                                                                ; |cpu|y[4]                                                                                     ; padio            ;
; |cpu|y[3]                                                                                ; |cpu|y[3]                                                                                     ; padio            ;
; |cpu|y[2]                                                                                ; |cpu|y[2]                                                                                     ; padio            ;
; |cpu|y[1]                                                                                ; |cpu|y[1]                                                                                     ; padio            ;
; |cpu|y[0]                                                                                ; |cpu|y[0]                                                                                     ; padio            ;
+------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                                                                    ;
+------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                ; Output Port Name                                                                              ; Output Port Type ;
+------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------------------+
; |cpu|status_reg:inst4|z                                                                  ; |cpu|status_reg:inst4|z                                                                       ; data_out0        ;
; |cpu|lpm_rom0:inst6|lpm_rom:lpm_rom_component|altrom:srom|segment[0][15]                 ; |cpu|lpm_rom0:inst6|lpm_rom:lpm_rom_component|altrom:srom|q[15]                               ; dataout          ;
; |cpu|lpm_rom0:inst6|lpm_rom:lpm_rom_component|altrom:srom|segment[0][12]                 ; |cpu|lpm_rom0:inst6|lpm_rom:lpm_rom_component|altrom:srom|q[12]                               ; dataout          ;
; |cpu|lpm_rom0:inst6|lpm_rom:lpm_rom_component|altrom:srom|segment[0][11]                 ; |cpu|lpm_rom0:inst6|lpm_rom:lpm_rom_component|altrom:srom|q[11]                               ; dataout          ;
; |cpu|lpm_rom0:inst6|lpm_rom:lpm_rom_component|altrom:srom|segment[0][10]                 ; |cpu|lpm_rom0:inst6|lpm_rom:lpm_rom_component|altrom:srom|q[10]                               ; dataout          ;
; |cpu|lpm_rom0:inst6|lpm_rom:lpm_rom_component|altrom:srom|segment[0][9]                  ; |cpu|lpm_rom0:inst6|lpm_rom:lpm_rom_component|altrom:srom|q[9]                                ; dataout          ;
; |cpu|lpm_rom0:inst6|lpm_rom:lpm_rom_component|altrom:srom|segment[0][6]                  ; |cpu|lpm_rom0:inst6|lpm_rom:lpm_rom_component|altrom:srom|q[6]                                ; dataout          ;
; |cpu|lpm_rom0:inst6|lpm_rom:lpm_rom_component|altrom:srom|segment[0][4]                  ; |cpu|lpm_rom0:inst6|lpm_rom:lpm_rom_component|altrom:srom|q[4]                                ; dataout          ;
; |cpu|lpm_rom0:inst6|lpm_rom:lpm_rom_component|altrom:srom|segment[0][0]                  ; |cpu|lpm_rom0:inst6|lpm_rom:lpm_rom_component|altrom:srom|q[0]                                ; dataout          ;
; |cpu|control:inst1|lpm_counter:q_pc_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7] ; |cpu|control:inst1|lpm_counter:q_pc_rtl_0|alt_counter_f10ke:wysi_counter|q[7]                 ; data_out0        ;
; |cpu|control:inst1|lpm_counter:q_pc_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[6] ; |cpu|control:inst1|lpm_counter:q_pc_rtl_0|alt_counter_f10ke:wysi_counter|q[6]                 ; data_out0        ;
; |cpu|control:inst1|lpm_counter:q_pc_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[6] ; |cpu|control:inst1|lpm_counter:q_pc_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[6]~COUT ; cout             ;
; |cpu|control:inst1|lpm_counter:q_pc_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[5] ; |cpu|control:inst1|lpm_counter:q_pc_rtl_0|alt_counter_f10ke:wysi_counter|q[5]                 ; data_out0        ;
; |cpu|control:inst1|lpm_counter:q_pc_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[5] ; |cpu|control:inst1|lpm_counter:q_pc_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[5]~COUT ; cout             ;
; |cpu|control:inst1|lpm_counter:q_pc_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[4] ; |cpu|control:inst1|lpm_counter:q_pc_rtl_0|alt_counter_f10ke:wysi_counter|q[4]                 ; data_out0        ;
; |cpu|control:inst1|lpm_counter:q_pc_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[4] ; |cpu|control:inst1|lpm_counter:q_pc_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[4]~COUT ; cout             ;
; |cpu|control:inst1|lpm_counter:q_pc_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3] ; |cpu|control:inst1|lpm_counter:q_pc_rtl_0|alt_counter_f10ke:wysi_counter|q[3]                 ; data_out0        ;
; |cpu|control:inst1|lpm_counter:q_pc_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3] ; |cpu|control:inst1|lpm_counter:q_pc_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3]~COUT ; cout             ;
; |cpu|control:inst1|lpm_counter:q_pc_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2] ; |cpu|control:inst1|lpm_counter:q_pc_rtl_0|alt_counter_f10ke:wysi_counter|q[2]                 ; data_out0        ;
; |cpu|control:inst1|lpm_counter:q_pc_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2] ; |cpu|control:inst1|lpm_counter:q_pc_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2]~COUT ; cout             ;
; |cpu|alu:inst12|Equal0~56                                                                ; |cpu|alu:inst12|Equal0~56                                                                     ; data_out0        ;
; |cpu|sync_wr:inst3|wmem~13                                                               ; |cpu|sync_wr:inst3|wmem~13                                                                    ; data_out0        ;
; |cpu|blok_ron:inst2|ron__dual~1596                                                       ; |cpu|blok_ron:inst2|ron__dual~1596                                                            ; data_out0        ;
; |cpu|blok_ron:inst2|ron__dual~1597                                                       ; |cpu|blok_ron:inst2|ron__dual~1597                                                            ; data_out0        ;
; |cpu|blok_ron:inst2|ron__dual~1598                                                       ; |cpu|blok_ron:inst2|ron__dual~1598                                                            ; data_out0        ;
; |cpu|blok_ron:inst2|ron__dual~1599                                                       ; |cpu|blok_ron:inst2|ron__dual~1599                                                            ; data_out0        ;
; |cpu|blok_ron:inst2|ron__dual~1600                                                       ; |cpu|blok_ron:inst2|ron__dual~1600                                                            ; data_out0        ;
; |cpu|blok_ron:inst2|ron__dual~1601                                                       ; |cpu|blok_ron:inst2|ron__dual~1601                                                            ; data_out0        ;
; |cpu|blok_ron:inst2|ron__dual~1602                                                       ; |cpu|blok_ron:inst2|ron__dual~1602                                                            ; data_out0        ;
; |cpu|blok_ron:inst2|ron__dual~1603                                                       ; |cpu|blok_ron:inst2|ron__dual~1603                                                            ; data_out0        ;
; |cpu|blok_ron:inst2|ron__dual~1604                                                       ; |cpu|blok_ron:inst2|ron__dual~1604                                                            ; data_out0        ;
; |cpu|blok_ron:inst2|ron__dual~1605                                                       ; |cpu|blok_ron:inst2|ron__dual~1605                                                            ; data_out0        ;
; |cpu|blok_ron:inst2|ron__dual~1606                                                       ; |cpu|blok_ron:inst2|ron__dual~1606                                                            ; data_out0        ;
; |cpu|blok_ron:inst2|ron__dual~1607                                                       ; |cpu|blok_ron:inst2|ron__dual~1607                                                            ; data_out0        ;
; |cpu|blok_ron:inst2|ron__dual~1608                                                       ; |cpu|blok_ron:inst2|ron__dual~1608                                                            ; data_out0        ;
; |cpu|blok_ron:inst2|ron__dual~1609                                                       ; |cpu|blok_ron:inst2|ron__dual~1609                                                            ; data_out0        ;
; |cpu|blok_ron:inst2|ron__dual~1610                                                       ; |cpu|blok_ron:inst2|ron__dual~1610                                                            ; data_out0        ;
; |cpu|blok_ron:inst2|ron__dual~1611                                                       ; |cpu|blok_ron:inst2|ron__dual~1611                                                            ; data_out0        ;
; |cpu|blok_ron:inst2|ron~1298                                                             ; |cpu|blok_ron:inst2|ron~1298                                                                  ; data_out0        ;
; |cpu|blok_ron:inst2|ron~1302                                                             ; |cpu|blok_ron:inst2|ron~1302                                                                  ; data_out0        ;
; |cpu|blok_ron:inst2|ron~1306                                                             ; |cpu|blok_ron:inst2|ron~1306                                                                  ; data_out0        ;
; |cpu|blok_ron:inst2|ron~1310                                                             ; |cpu|blok_ron:inst2|ron~1310                                                                  ; data_out0        ;
; |cpu|alu:inst12|Equal1~43                                                                ; |cpu|alu:inst12|Equal1~43                                                                     ; data_out0        ;
; |cpu|rtl~2                                                                               ; |cpu|rtl~2                                                                                    ; data_out0        ;
; |cpu|rtl~3                                                                               ; |cpu|rtl~3                                                                                    ; data_out0        ;
; |cpu|alu:inst12|d_bus[7]~11781                                                           ; |cpu|alu:inst12|d_bus[7]~11781                                                                ; data_out0        ;
; |cpu|alu:inst12|d_bus[7]~11782                                                           ; |cpu|alu:inst12|d_bus[7]~11782                                                                ; data_out0        ;
; |cpu|alu:inst12|lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]      ; |cpu|alu:inst12|lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cout[1]                ; cout             ;
; |cpu|alu:inst12|d_bus[0]~11791                                                           ; |cpu|alu:inst12|d_bus[0]~11791                                                                ; data_out0        ;
; |cpu|alu:inst12|Equal0~57                                                                ; |cpu|alu:inst12|Equal0~57                                                                     ; data_out0        ;
; |cpu|alu:inst12|d_bus[0]~11793                                                           ; |cpu|alu:inst12|d_bus[0]~11793                                                                ; data_out0        ;
; |cpu|alu:inst12|d_bus[0]~11797                                                           ; |cpu|alu:inst12|d_bus[0]~11797                                                                ; data_out0        ;
; |cpu|alu:inst12|cl~1088                                                                  ; |cpu|alu:inst12|cl~1088                                                                       ; data_out0        ;
; |cpu|alu:inst12|cl~1089                                                                  ; |cpu|alu:inst12|cl~1089                                                                       ; data_out0        ;
; |cpu|alu:inst12|cl~1090                                                                  ; |cpu|alu:inst12|cl~1090                                                                       ; data_out0        ;
; |cpu|alu:inst12|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~76   ; |cpu|alu:inst12|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~76        ; data_out0        ;
; |cpu|alu:inst12|lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cs_buffer[8]      ; |cpu|alu:inst12|lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cout[8]                ; cout             ;
; |cpu|alu:inst12|d_bus[7]~11825                                                           ; |cpu|alu:inst12|d_bus[7]~11825                                                                ; data_out0        ;
; |cpu|alu:inst12|d_bus[7]~11827                                                           ; |cpu|alu:inst12|d_bus[7]~11827                                                                ; data_out0        ;
; |cpu|alu:inst12|d_bus[7]~11829                                                           ; |cpu|alu:inst12|d_bus[7]~11829                                                                ; data_out0        ;
; |cpu|alu:inst12|d_bus[7]~11831                                                           ; |cpu|alu:inst12|d_bus[7]~11831                                                                ; data_out0        ;
; |cpu|lpm_ram_dq0:inst15|lpm_ram_dq:lpm_ram_dq_component|altram:sram|segment[0][7]        ; |cpu|lpm_ram_dq0:inst15|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[7]                      ; dataout          ;
; |cpu|alu:inst12|d_bus[7]~11832                                                           ; |cpu|alu:inst12|d_bus[7]~11832                                                                ; data_out0        ;
; |cpu|alu:inst12|concat~31                                                                ; |cpu|alu:inst12|concat~31                                                                     ; data_out0        ;
; |cpu|alu:inst12|concat~6                                                                 ; |cpu|alu:inst12|concat~6                                                                      ; data_out0        ;
; |cpu|alu:inst12|d_bus[6]~11838                                                           ; |cpu|alu:inst12|d_bus[6]~11838                                                                ; data_out0        ;
; |cpu|alu:inst12|d_bus[6]~11839                                                           ; |cpu|alu:inst12|d_bus[6]~11944                                                                ; cascout          ;
; |cpu|alu:inst12|d_bus[7]~11840                                                           ; |cpu|alu:inst12|d_bus[7]~11840                                                                ; data_out0        ;
; |cpu|alu:inst12|lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cs_buffer[7]      ; |cpu|alu:inst12|lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cout[7]                ; cout             ;
; |cpu|alu:inst12|concat~30                                                                ; |cpu|alu:inst12|concat~30                                                                     ; data_out0        ;
; |cpu|alu:inst12|d_bus[6]~11841                                                           ; |cpu|alu:inst12|d_bus[6]~11841                                                                ; data_out0        ;
; |cpu|lpm_ram_dq0:inst15|lpm_ram_dq:lpm_ram_dq_component|altram:sram|segment[0][6]        ; |cpu|lpm_ram_dq0:inst15|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[6]                      ; dataout          ;
; |cpu|alu:inst12|d_bus[6]~11842                                                           ; |cpu|alu:inst12|d_bus[6]~11842                                                                ; data_out0        ;
; |cpu|alu:inst12|d_bus[6]~11845                                                           ; |cpu|alu:inst12|d_bus[6]~11845                                                                ; data_out0        ;
; |cpu|alu:inst12|d_bus[5]~11848                                                           ; |cpu|alu:inst12|d_bus[5]~11848                                                                ; data_out0        ;
; |cpu|alu:inst12|lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]      ; |cpu|alu:inst12|lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cout[6]                ; cout             ;
; |cpu|alu:inst12|concat~29                                                                ; |cpu|alu:inst12|concat~29                                                                     ; data_out0        ;
; |cpu|lpm_ram_dq0:inst15|lpm_ram_dq:lpm_ram_dq_component|altram:sram|segment[0][5]        ; |cpu|lpm_ram_dq0:inst15|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[5]                      ; dataout          ;
; |cpu|alu:inst12|d_bus[5]~11850                                                           ; |cpu|alu:inst12|d_bus[5]~11850                                                                ; data_out0        ;
; |cpu|alu:inst12|d_bus[5]~11853                                                           ; |cpu|alu:inst12|d_bus[5]~11853                                                                ; data_out0        ;
; |cpu|alu:inst12|concat~4                                                                 ; |cpu|alu:inst12|concat~4                                                                      ; data_out0        ;
; |cpu|alu:inst12|d_bus[4]~11856                                                           ; |cpu|alu:inst12|d_bus[4]~11856                                                                ; data_out0        ;
; |cpu|alu:inst12|d_bus[4]~11857                                                           ; |cpu|alu:inst12|d_bus[4]~11964                                                                ; cascout          ;
; |cpu|alu:inst12|lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]      ; |cpu|alu:inst12|lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cout[5]                ; cout             ;
; |cpu|alu:inst12|concat~28                                                                ; |cpu|alu:inst12|concat~28                                                                     ; data_out0        ;
; |cpu|lpm_ram_dq0:inst15|lpm_ram_dq:lpm_ram_dq_component|altram:sram|segment[0][4]        ; |cpu|lpm_ram_dq0:inst15|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[4]                      ; dataout          ;
; |cpu|alu:inst12|d_bus[4]~11858                                                           ; |cpu|alu:inst12|d_bus[4]~11858                                                                ; data_out0        ;
; |cpu|alu:inst12|d_bus[4]~11861                                                           ; |cpu|alu:inst12|d_bus[4]~11861                                                                ; data_out0        ;
; |cpu|alu:inst12|d_bus[3]~11864                                                           ; |cpu|alu:inst12|d_bus[3]~11864                                                                ; data_out0        ;
; |cpu|alu:inst12|lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]      ; |cpu|alu:inst12|lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cout[4]                ; cout             ;
; |cpu|alu:inst12|concat~27                                                                ; |cpu|alu:inst12|concat~27                                                                     ; data_out0        ;
; |cpu|lpm_ram_dq0:inst15|lpm_ram_dq:lpm_ram_dq_component|altram:sram|segment[0][3]        ; |cpu|lpm_ram_dq0:inst15|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[3]                      ; dataout          ;
; |cpu|alu:inst12|d_bus[3]~11866                                                           ; |cpu|alu:inst12|d_bus[3]~11866                                                                ; data_out0        ;
; |cpu|alu:inst12|d_bus[3]~11869                                                           ; |cpu|alu:inst12|d_bus[3]~11869                                                                ; data_out0        ;
; |cpu|alu:inst12|d_bus[2]~11873                                                           ; |cpu|alu:inst12|d_bus[2]~11982                                                                ; cascout          ;
; |cpu|alu:inst12|lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]      ; |cpu|alu:inst12|lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cout[3]                ; cout             ;
; |cpu|alu:inst12|concat~26                                                                ; |cpu|alu:inst12|concat~26                                                                     ; data_out0        ;
; |cpu|lpm_ram_dq0:inst15|lpm_ram_dq:lpm_ram_dq_component|altram:sram|segment[0][2]        ; |cpu|lpm_ram_dq0:inst15|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[2]                      ; dataout          ;
; |cpu|alu:inst12|d_bus[2]~11874                                                           ; |cpu|alu:inst12|d_bus[2]~11874                                                                ; data_out0        ;
; |cpu|alu:inst12|d_bus[2]~11877                                                           ; |cpu|alu:inst12|d_bus[2]~11877                                                                ; data_out0        ;
; |cpu|alu:inst12|d_bus[1]~11880                                                           ; |cpu|alu:inst12|d_bus[1]~11880                                                                ; data_out0        ;
; |cpu|alu:inst12|lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]      ; |cpu|alu:inst12|lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cout[2]                ; cout             ;
; |cpu|alu:inst12|concat~25                                                                ; |cpu|alu:inst12|concat~25                                                                     ; data_out0        ;
; |cpu|lpm_ram_dq0:inst15|lpm_ram_dq:lpm_ram_dq_component|altram:sram|segment[0][1]        ; |cpu|lpm_ram_dq0:inst15|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[1]                      ; dataout          ;
; |cpu|alu:inst12|d_bus[1]~11882                                                           ; |cpu|alu:inst12|d_bus[1]~11882                                                                ; data_out0        ;
; |cpu|alu:inst12|d_bus[1]~11885                                                           ; |cpu|alu:inst12|d_bus[1]~11885                                                                ; data_out0        ;
; |cpu|lpm_ram_dq0:inst15|lpm_ram_dq:lpm_ram_dq_component|altram:sram|segment[0][0]        ; |cpu|lpm_ram_dq0:inst15|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[0]                      ; dataout          ;
; |cpu|alu:inst12|d_bus[0]~11888                                                           ; |cpu|alu:inst12|d_bus[0]~11999                                                                ; cascout          ;
; |cpu|alu:inst12|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[7]~84   ; |cpu|alu:inst12|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[7]~84        ; data_out0        ;
; |cpu|alu:inst12|lpm_add_sub:Add4|addcore:adder|a_csnbuffer:result_node|cs_buffer[7]~60   ; |cpu|alu:inst12|lpm_add_sub:Add4|addcore:adder|a_csnbuffer:result_node|cs_buffer[7]~60        ; data_out0        ;
; |cpu|alu:inst12|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]~92   ; |cpu|alu:inst12|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]~92        ; data_out0        ;
; |cpu|alu:inst12|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]~92   ; |cpu|alu:inst12|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]~92        ; data_out0        ;
; |cpu|alu:inst12|lpm_add_sub:Add4|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]~66   ; |cpu|alu:inst12|lpm_add_sub:Add4|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]~66        ; data_out0        ;
; |cpu|alu:inst12|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]~100  ; |cpu|alu:inst12|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]~100       ; data_out0        ;
; |cpu|alu:inst12|lpm_add_sub:Add4|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]~72   ; |cpu|alu:inst12|lpm_add_sub:Add4|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]~72        ; data_out0        ;
; |cpu|alu:inst12|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~108  ; |cpu|alu:inst12|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~108       ; data_out0        ;
; |cpu|alu:inst12|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~108  ; |cpu|alu:inst12|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~108       ; data_out0        ;
; |cpu|alu:inst12|lpm_add_sub:Add4|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~78   ; |cpu|alu:inst12|lpm_add_sub:Add4|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~78        ; data_out0        ;
; |cpu|alu:inst12|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~116  ; |cpu|alu:inst12|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~116       ; data_out0        ;
; |cpu|alu:inst12|lpm_add_sub:Add4|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~84   ; |cpu|alu:inst12|lpm_add_sub:Add4|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~84        ; data_out0        ;
; |cpu|alu:inst12|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~124  ; |cpu|alu:inst12|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~124       ; data_out0        ;
; |cpu|alu:inst12|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~132  ; |cpu|alu:inst12|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~132       ; data_out0        ;
; |cpu|z                                                                                   ; |cpu|z                                                                                        ; padio            ;
; |cpu|k[15]                                                                               ; |cpu|k[15]                                                                                    ; padio            ;
; |cpu|k[12]                                                                               ; |cpu|k[12]                                                                                    ; padio            ;
; |cpu|k[11]                                                                               ; |cpu|k[11]                                                                                    ; padio            ;
; |cpu|k[10]                                                                               ; |cpu|k[10]                                                                                    ; padio            ;
; |cpu|k[9]                                                                                ; |cpu|k[9]                                                                                     ; padio            ;
; |cpu|k[6]                                                                                ; |cpu|k[6]                                                                                     ; padio            ;
; |cpu|k[4]                                                                                ; |cpu|k[4]                                                                                     ; padio            ;
; |cpu|k[0]                                                                                ; |cpu|k[0]                                                                                     ; padio            ;
; |cpu|ak[7]                                                                               ; |cpu|ak[7]                                                                                    ; padio            ;
; |cpu|ak[6]                                                                               ; |cpu|ak[6]                                                                                    ; padio            ;
; |cpu|ak[5]                                                                               ; |cpu|ak[5]                                                                                    ; padio            ;
; |cpu|ak[4]                                                                               ; |cpu|ak[4]                                                                                    ; padio            ;
; |cpu|ak[3]                                                                               ; |cpu|ak[3]                                                                                    ; padio            ;
; |cpu|ak[2]                                                                               ; |cpu|ak[2]                                                                                    ; padio            ;
; |cpu|wmem                                                                                ; |cpu|wmem                                                                                     ; padio            ;
; |cpu|y[7]                                                                                ; |cpu|y[7]                                                                                     ; padio            ;
; |cpu|y[6]                                                                                ; |cpu|y[6]                                                                                     ; padio            ;
; |cpu|y[5]                                                                                ; |cpu|y[5]                                                                                     ; padio            ;
; |cpu|y[4]                                                                                ; |cpu|y[4]                                                                                     ; padio            ;
; |cpu|y[3]                                                                                ; |cpu|y[3]                                                                                     ; padio            ;
; |cpu|y[2]                                                                                ; |cpu|y[2]                                                                                     ; padio            ;
; |cpu|y[1]                                                                                ; |cpu|y[1]                                                                                     ; padio            ;
; |cpu|y[0]                                                                                ; |cpu|y[0]                                                                                     ; padio            ;
+------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II Simulator
    Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition
    Info: Processing started: Sat Mar 30 19:43:08 2024
Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off KP_8 -c KP_8
Info: Using vector source file "E:/MyDoc/Projects/labs8/MSIPU/Coursework/NIKITA_KR/PROJECT/ex1.vwf"
Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info: Simulation partitioned into 1 sub-simulations
Info: Simulation coverage is      62.97 %
Info: Number of transitions in simulation is 3049
Info: Quartus II Simulator was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 162 megabytes
    Info: Processing ended: Sat Mar 30 19:43:09 2024
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


