OpenROAD b57893514040c5aa453ab5c104f35d1173a8add9 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ORD-0030] Using 20 thread(s).
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0140] SpacingRange unsupported.
[WARNING DRT-0145] New SPACINGTABLE PARALLELRUNLENGTH overrides old SPACING rule.
[WARNING DRT-0145] New SPACINGTABLE PARALLELRUNLENGTH overrides old SPACING rule.
[WARNING DRT-0145] New SPACINGTABLE PARALLELRUNLENGTH overrides old SPACING rule.
[WARNING DRT-0145] New SPACINGTABLE PARALLELRUNLENGTH overrides old SPACING rule.

Units:                1000
Number of layers:     21
Number of macros:     212
Number of vias:       9
Number of viarulegen: 11

[INFO DRT-0150] Reading design.

Design:                   halut_encoder_4
Die area:                 ( 0 0 ) ( 103371 103371 )
Number of track patterns: 32
Number of DEF vias:       2
Number of components:     396115
Number of terminals:      365
Number of snets:          2
Number of nets:           31629

[WARNING DRT-0240] CUT layer V3 does not have square single-cut via, cut layer width may be set incorrectly.
[WARNING DRT-0240] CUT layer V5 does not have square single-cut via, cut layer width may be set incorrectly.
[INFO DRT-0167] List of default vias:
  Layer V1
    default via: VIA12
  Layer V2
    default via: VIA23
  Layer V3
    default via: VIA34
  Layer V4
    default via: VIA45
  Layer V5
    default via: VIA56
  Layer V6
    default via: VIA67
  Layer V7
    default via: VIA78
  Layer V8
    default via: VIA89
  Layer V9
    default via: VIA9Pad
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
  Complete 10000 instances.
  Complete 20000 instances.
  Complete 30000 instances.
  Complete 40000 instances.
  Complete 50000 instances.
  Complete 60000 instances.
  Complete 70000 instances.
  Complete 80000 instances.
  Complete 90000 instances.
  Complete 100000 instances.
  Complete 200000 instances.
  Complete 300000 instances.
[INFO DRT-0164] Number of unique instances = 234.
[INFO DRT-0168] Init region query.
[INFO DRT-0018]   Complete 10000 insts.
[INFO DRT-0018]   Complete 20000 insts.
[INFO DRT-0018]   Complete 30000 insts.
[INFO DRT-0018]   Complete 40000 insts.
[INFO DRT-0018]   Complete 50000 insts.
[INFO DRT-0018]   Complete 60000 insts.
[INFO DRT-0018]   Complete 70000 insts.
[INFO DRT-0018]   Complete 80000 insts.
[INFO DRT-0018]   Complete 90000 insts.
[INFO DRT-0019]   Complete 100000 insts.
[INFO DRT-0019]   Complete 200000 insts.
[INFO DRT-0019]   Complete 300000 insts.
[INFO DRT-0024]   Complete Active.
[INFO DRT-0024]   Complete V0.
[INFO DRT-0024]   Complete M1.
[INFO DRT-0024]   Complete V1.
[INFO DRT-0024]   Complete M2.
[INFO DRT-0024]   Complete V2.
[INFO DRT-0024]   Complete M3.
[INFO DRT-0024]   Complete V3.
[INFO DRT-0024]   Complete M4.
[INFO DRT-0024]   Complete V4.
[INFO DRT-0024]   Complete M5.
[INFO DRT-0024]   Complete V5.
[INFO DRT-0024]   Complete M6.
[INFO DRT-0024]   Complete V6.
[INFO DRT-0024]   Complete M7.
[INFO DRT-0024]   Complete V7.
[INFO DRT-0024]   Complete M8.
[INFO DRT-0024]   Complete V8.
[INFO DRT-0024]   Complete M9.
[INFO DRT-0024]   Complete V9.
[INFO DRT-0024]   Complete Pad.
[INFO DRT-0033] Active shape region query size = 0.
[INFO DRT-0033] V0 shape region query size = 0.
[INFO DRT-0033] M1 shape region query size = 1350405.
[INFO DRT-0033] V1 shape region query size = 1093577.
[INFO DRT-0033] M2 shape region query size = 40245.
[INFO DRT-0033] V2 shape region query size = 9936.
[INFO DRT-0033] M3 shape region query size = 19872.
[INFO DRT-0033] V3 shape region query size = 6624.
[INFO DRT-0033] M4 shape region query size = 16715.
[INFO DRT-0033] V4 shape region query size = 6624.
[INFO DRT-0033] M5 shape region query size = 7014.
[INFO DRT-0033] V5 shape region query size = 324.
[INFO DRT-0033] M6 shape region query size = 180.
[INFO DRT-0033] V6 shape region query size = 0.
[INFO DRT-0033] M7 shape region query size = 0.
[INFO DRT-0033] V7 shape region query size = 0.
[INFO DRT-0033] M8 shape region query size = 0.
[INFO DRT-0033] V8 shape region query size = 0.
[INFO DRT-0033] M9 shape region query size = 0.
[INFO DRT-0033] V9 shape region query size = 0.
[INFO DRT-0033] Pad shape region query size = 0.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 100 pins.
[INFO DRT-0076]   Complete 200 pins.
[INFO DRT-0076]   Complete 300 pins.
[INFO DRT-0076]   Complete 400 pins.
[INFO DRT-0076]   Complete 500 pins.
[INFO DRT-0076]   Complete 600 pins.
[INFO DRT-0076]   Complete 700 pins.
[INFO DRT-0078]   Complete 739 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0081]   Complete 224 unique inst patterns.
[INFO DRT-0082]   Complete 1000 groups.
[INFO DRT-0082]   Complete 2000 groups.
[INFO DRT-0082]   Complete 3000 groups.
[INFO DRT-0082]   Complete 4000 groups.
[INFO DRT-0082]   Complete 5000 groups.
[INFO DRT-0082]   Complete 6000 groups.
[INFO DRT-0082]   Complete 7000 groups.
[INFO DRT-0082]   Complete 8000 groups.
[INFO DRT-0082]   Complete 9000 groups.
[INFO DRT-0083]   Complete 10000 groups.
[INFO DRT-0083]   Complete 20000 groups.
[INFO DRT-0083]   Complete 30000 groups.
[INFO DRT-0084]   Complete 31274 groups.
#scanned instances     = 396115
#unique  instances     = 230
#stdCellGenAp          = 8420
#stdCellValidPlanarAp  = 73
#stdCellValidViaAp     = 6710
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 95092
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:04:31, elapsed time = 00:00:17, memory = 890.25 (MB), peak = 890.25 (MB)
[INFO DRT-0156] guideIn read 100000 guides.
[INFO DRT-0156] guideIn read 200000 guides.
[INFO DRT-0156] guideIn read 300000 guides.

Number of guides:     339781

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 191 STEP 540 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 191 STEP 540 ;
[INFO DRT-0026]   Complete 10000 origin guides.
[INFO DRT-0026]   Complete 20000 origin guides.
[INFO DRT-0026]   Complete 30000 origin guides.
[INFO DRT-0026]   Complete 40000 origin guides.
[INFO DRT-0026]   Complete 50000 origin guides.
[INFO DRT-0026]   Complete 60000 origin guides.
[INFO DRT-0026]   Complete 70000 origin guides.
[INFO DRT-0026]   Complete 80000 origin guides.
[INFO DRT-0026]   Complete 90000 origin guides.
[INFO DRT-0027]   Complete 100000 origin guides.
[INFO DRT-0027]   Complete 200000 origin guides.
[INFO DRT-0027]   Complete 300000 origin guides.
[INFO DRT-0028]   Complete Active.
[INFO DRT-0028]   Complete V0.
[INFO DRT-0028]   Complete M1.
[INFO DRT-0028]   Complete V1.
[INFO DRT-0028]   Complete M2.
[INFO DRT-0028]   Complete V2.
[INFO DRT-0028]   Complete M3.
[INFO DRT-0028]   Complete V3.
[INFO DRT-0028]   Complete M4.
[INFO DRT-0028]   Complete V4.
[INFO DRT-0028]   Complete M5.
[INFO DRT-0028]   Complete V5.
[INFO DRT-0028]   Complete M6.
[INFO DRT-0028]   Complete V6.
[INFO DRT-0028]   Complete M7.
[INFO DRT-0028]   Complete V7.
[INFO DRT-0028]   Complete M8.
[INFO DRT-0028]   Complete V8.
[INFO DRT-0028]   Complete M9.
[INFO DRT-0028]   Complete V9.
[INFO DRT-0028]   Complete Pad.
  complete 10000 nets.
  complete 20000 nets.
  complete 30000 nets.
[INFO DRT-0178] Init guide query.
[INFO DRT-0029]   Complete 10000 nets (guide).
[INFO DRT-0029]   Complete 20000 nets (guide).
[INFO DRT-0029]   Complete 30000 nets (guide).
[INFO DRT-0035]   Complete Active (guide).
[INFO DRT-0035]   Complete V0 (guide).
[INFO DRT-0035]   Complete M1 (guide).
[INFO DRT-0035]   Complete V1 (guide).
[INFO DRT-0035]   Complete M2 (guide).
[INFO DRT-0035]   Complete V2 (guide).
[INFO DRT-0035]   Complete M3 (guide).
[INFO DRT-0035]   Complete V3 (guide).
[INFO DRT-0035]   Complete M4 (guide).
[INFO DRT-0035]   Complete V4 (guide).
[INFO DRT-0035]   Complete M5 (guide).
[INFO DRT-0035]   Complete V5 (guide).
[INFO DRT-0035]   Complete M6 (guide).
[INFO DRT-0035]   Complete V6 (guide).
[INFO DRT-0035]   Complete M7 (guide).
[INFO DRT-0035]   Complete V7 (guide).
[INFO DRT-0035]   Complete M8 (guide).
[INFO DRT-0035]   Complete V8 (guide).
[INFO DRT-0035]   Complete M9 (guide).
[INFO DRT-0035]   Complete V9 (guide).
[INFO DRT-0035]   Complete Pad (guide).
[INFO DRT-0036] Active guide region query size = 0.
[INFO DRT-0036] V0 guide region query size = 0.
[INFO DRT-0036] M1 guide region query size = 84932.
[INFO DRT-0036] V1 guide region query size = 0.
[INFO DRT-0036] M2 guide region query size = 72311.
[INFO DRT-0036] V2 guide region query size = 0.
[INFO DRT-0036] M3 guide region query size = 62195.
[INFO DRT-0036] V3 guide region query size = 0.
[INFO DRT-0036] M4 guide region query size = 39845.
[INFO DRT-0036] V4 guide region query size = 0.
[INFO DRT-0036] M5 guide region query size = 16590.
[INFO DRT-0036] V5 guide region query size = 0.
[INFO DRT-0036] M6 guide region query size = 6889.
[INFO DRT-0036] V6 guide region query size = 0.
[INFO DRT-0036] M7 guide region query size = 498.
[INFO DRT-0036] V7 guide region query size = 0.
[INFO DRT-0036] M8 guide region query size = 0.
[INFO DRT-0036] V8 guide region query size = 0.
[INFO DRT-0036] M9 guide region query size = 0.
[INFO DRT-0036] V9 guide region query size = 0.
[INFO DRT-0036] Pad guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 164215 vertical wires in 4 frboxes and 119045 horizontal wires in 4 frboxes.
[INFO DRT-0186] Done with 13183 vertical wires in 4 frboxes and 7544 horizontal wires in 4 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:32, elapsed time = 00:00:09, memory = 2146.41 (MB), peak = 2146.41 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2146.41 (MB), peak = 2146.41 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:10, memory = 4164.21 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:20, memory = 6232.93 (MB).
    Completing 30% with 1398 violations.
    elapsed time = 00:00:32, memory = 6960.88 (MB).
    Completing 40% with 1398 violations.
    elapsed time = 00:00:45, memory = 7076.97 (MB).
    Completing 50% with 1398 violations.
    elapsed time = 00:00:55, memory = 6710.11 (MB).
    Completing 60% with 2731 violations.
    elapsed time = 00:01:14, memory = 7528.21 (MB).
    Completing 70% with 2731 violations.
    elapsed time = 00:01:29, memory = 7765.22 (MB).
    Completing 80% with 3780 violations.
    elapsed time = 00:01:46, memory = 8006.46 (MB).
    Completing 90% with 3780 violations.
    elapsed time = 00:02:04, memory = 8074.30 (MB).
    Completing 100% with 4679 violations.
    elapsed time = 00:02:22, memory = 7628.68 (MB).
[INFO DRT-0199]   Number of violations = 18058.
[INFO DRT-0267] cpu time = 00:39:45, elapsed time = 00:02:24, memory = 7856.84 (MB), peak = 8253.56 (MB)
Total wire length = 141995 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 8780 um.
Total wire length on LAYER M3 = 41250 um.
Total wire length on LAYER M4 = 34988 um.
Total wire length on LAYER M5 = 32967 um.
Total wire length on LAYER M6 = 19801 um.
Total wire length on LAYER M7 = 4208 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 281971.
Up-via summary (total 281971):.

-----------------
 Active         0
     M1     94141
     M2     99359
     M3     52395
     M4     23098
     M5     11470
     M6      1508
     M7         0
     M8         0
     M9         0
-----------------
           281971


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 18058 violations.
    elapsed time = 00:00:17, memory = 8862.98 (MB).
    Completing 20% with 18058 violations.
    elapsed time = 00:00:32, memory = 8923.85 (MB).
    Completing 30% with 12491 violations.
    elapsed time = 00:00:52, memory = 9207.30 (MB).
    Completing 40% with 12491 violations.
    elapsed time = 00:01:08, memory = 9171.05 (MB).
    Completing 50% with 12491 violations.
    elapsed time = 00:01:22, memory = 8532.50 (MB).
    Completing 60% with 7687 violations.
    elapsed time = 00:01:45, memory = 9403.48 (MB).
    Completing 70% with 7687 violations.
    elapsed time = 00:02:01, memory = 9462.25 (MB).
    Completing 80% with 3547 violations.
    elapsed time = 00:02:19, memory = 9651.89 (MB).
    Completing 90% with 3547 violations.
    elapsed time = 00:02:35, memory = 9723.08 (MB).
    Completing 100% with 464 violations.
    elapsed time = 00:02:53, memory = 9151.29 (MB).
[INFO DRT-0199]   Number of violations = 10021.
[INFO DRT-0267] cpu time = 00:49:02, elapsed time = 00:02:56, memory = 9237.92 (MB), peak = 9836.66 (MB)
Total wire length = 141249 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 9134 um.
Total wire length on LAYER M3 = 41163 um.
Total wire length on LAYER M4 = 34505 um.
Total wire length on LAYER M5 = 32625 um.
Total wire length on LAYER M6 = 19639 um.
Total wire length on LAYER M7 = 4181 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 278042.
Up-via summary (total 278042):.

-----------------
 Active         0
     M1     94136
     M2     99415
     M3     49789
     M4     22431
     M5     10925
     M6      1346
     M7         0
     M8         0
     M9         0
-----------------
           278042


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 10021 violations.
    elapsed time = 00:00:16, memory = 10050.42 (MB).
    Completing 20% with 10021 violations.
    elapsed time = 00:00:32, memory = 10073.18 (MB).
    Completing 30% with 7380 violations.
    elapsed time = 00:00:51, memory = 10338.47 (MB).
    Completing 40% with 7380 violations.
    elapsed time = 00:01:06, memory = 10359.75 (MB).
    Completing 50% with 7380 violations.
    elapsed time = 00:01:21, memory = 9786.62 (MB).
    Completing 60% with 4524 violations.
    elapsed time = 00:01:43, memory = 10569.95 (MB).
    Completing 70% with 4524 violations.
    elapsed time = 00:02:00, memory = 10729.60 (MB).
    Completing 80% with 3343 violations.
    elapsed time = 00:02:17, memory = 10968.91 (MB).
    Completing 90% with 3343 violations.
    elapsed time = 00:02:34, memory = 10983.61 (MB).
    Completing 100% with 1717 violations.
    elapsed time = 00:02:51, memory = 10396.50 (MB).
[INFO DRT-0199]   Number of violations = 9770.
[INFO DRT-0267] cpu time = 00:48:03, elapsed time = 00:02:53, memory = 10477.71 (MB), peak = 11112.60 (MB)
Total wire length = 140844 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 9165 um.
Total wire length on LAYER M3 = 40992 um.
Total wire length on LAYER M4 = 34412 um.
Total wire length on LAYER M5 = 32525 um.
Total wire length on LAYER M6 = 19595 um.
Total wire length on LAYER M7 = 4154 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 276987.
Up-via summary (total 276987):.

-----------------
 Active         0
     M1     94136
     M2     99071
     M3     49347
     M4     22235
     M5     10830
     M6      1368
     M7         0
     M8         0
     M9         0
-----------------
           276987


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 9770 violations.
    elapsed time = 00:00:10, memory = 11420.04 (MB).
    Completing 20% with 9770 violations.
    elapsed time = 00:00:19, memory = 11463.03 (MB).
    Completing 30% with 6534 violations.
    elapsed time = 00:00:32, memory = 11663.63 (MB).
    Completing 40% with 6534 violations.
    elapsed time = 00:00:41, memory = 11646.95 (MB).
    Completing 50% with 6534 violations.
    elapsed time = 00:00:49, memory = 10938.67 (MB).
    Completing 60% with 4693 violations.
    elapsed time = 00:01:04, memory = 11756.23 (MB).
    Completing 70% with 4693 violations.
    elapsed time = 00:01:14, memory = 11882.91 (MB).
    Completing 80% with 1697 violations.
    elapsed time = 00:01:31, memory = 12039.61 (MB).
    Completing 90% with 1697 violations.
    elapsed time = 00:01:41, memory = 12012.58 (MB).
    Completing 100% with 51 violations.
    elapsed time = 00:02:21, memory = 11351.89 (MB).
[INFO DRT-0199]   Number of violations = 52.
[INFO DRT-0267] cpu time = 00:29:38, elapsed time = 00:02:22, memory = 11359.37 (MB), peak = 12114.92 (MB)
Total wire length = 140859 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 9201 um.
Total wire length on LAYER M3 = 41020 um.
Total wire length on LAYER M4 = 34406 um.
Total wire length on LAYER M5 = 32501 um.
Total wire length on LAYER M6 = 19579 um.
Total wire length on LAYER M7 = 4149 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 276882.
Up-via summary (total 276882):.

-----------------
 Active         0
     M1     94136
     M2     99101
     M3     49287
     M4     22190
     M5     10811
     M6      1357
     M7         0
     M8         0
     M9         0
-----------------
           276882


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 52 violations.
    elapsed time = 00:00:00, memory = 11359.37 (MB).
    Completing 20% with 52 violations.
    elapsed time = 00:00:00, memory = 11359.37 (MB).
    Completing 30% with 52 violations.
    elapsed time = 00:00:00, memory = 11359.37 (MB).
    Completing 40% with 52 violations.
    elapsed time = 00:00:00, memory = 11359.37 (MB).
    Completing 50% with 52 violations.
    elapsed time = 00:00:01, memory = 11359.37 (MB).
    Completing 60% with 47 violations.
    elapsed time = 00:00:02, memory = 11359.37 (MB).
    Completing 70% with 47 violations.
    elapsed time = 00:00:02, memory = 11359.37 (MB).
    Completing 80% with 47 violations.
    elapsed time = 00:00:23, memory = 11362.63 (MB).
    Completing 90% with 47 violations.
    elapsed time = 00:00:23, memory = 11362.63 (MB).
    Completing 100% with 29 violations.
    elapsed time = 00:01:00, memory = 11362.63 (MB).
[INFO DRT-0199]   Number of violations = 33.
[INFO DRT-0267] cpu time = 00:01:27, elapsed time = 00:01:01, memory = 11368.56 (MB), peak = 12114.92 (MB)
Total wire length = 140866 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 9220 um.
Total wire length on LAYER M3 = 41026 um.
Total wire length on LAYER M4 = 34398 um.
Total wire length on LAYER M5 = 32496 um.
Total wire length on LAYER M6 = 19575 um.
Total wire length on LAYER M7 = 4149 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 276910.
Up-via summary (total 276910):.

-----------------
 Active         0
     M1     94136
     M2     99133
     M3     49271
     M4     22206
     M5     10809
     M6      1355
     M7         0
     M8         0
     M9         0
-----------------
           276910


[INFO DRT-0195] Start 5th optimization iteration.
    Completing 10% with 33 violations.
    elapsed time = 00:00:00, memory = 11368.56 (MB).
    Completing 20% with 33 violations.
    elapsed time = 00:00:00, memory = 11368.56 (MB).
    Completing 30% with 33 violations.
    elapsed time = 00:00:01, memory = 11368.56 (MB).
    Completing 40% with 33 violations.
    elapsed time = 00:00:01, memory = 11368.56 (MB).
    Completing 50% with 33 violations.
    elapsed time = 00:00:08, memory = 11368.56 (MB).
    Completing 60% with 30 violations.
    elapsed time = 00:00:09, memory = 11368.56 (MB).
    Completing 70% with 30 violations.
    elapsed time = 00:00:09, memory = 11368.56 (MB).
    Completing 80% with 27 violations.
    elapsed time = 00:00:25, memory = 11368.57 (MB).
    Completing 90% with 27 violations.
    elapsed time = 00:00:25, memory = 11368.57 (MB).
    Completing 100% with 27 violations.
    elapsed time = 00:00:54, memory = 11368.57 (MB).
[INFO DRT-0199]   Number of violations = 30.
[INFO DRT-0267] cpu time = 00:01:11, elapsed time = 00:00:54, memory = 11368.57 (MB), peak = 12114.92 (MB)
Total wire length = 140859 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 9226 um.
Total wire length on LAYER M3 = 41029 um.
Total wire length on LAYER M4 = 34392 um.
Total wire length on LAYER M5 = 32490 um.
Total wire length on LAYER M6 = 19572 um.
Total wire length on LAYER M7 = 4148 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 276852.
Up-via summary (total 276852):.

-----------------
 Active         0
     M1     94136
     M2     99117
     M3     49248
     M4     22190
     M5     10805
     M6      1356
     M7         0
     M8         0
     M9         0
-----------------
           276852


[INFO DRT-0195] Start 6th optimization iteration.
    Completing 10% with 30 violations.
    elapsed time = 00:00:00, memory = 11368.57 (MB).
    Completing 20% with 30 violations.
    elapsed time = 00:00:00, memory = 11368.57 (MB).
    Completing 30% with 30 violations.
    elapsed time = 00:00:06, memory = 11368.57 (MB).
    Completing 40% with 30 violations.
    elapsed time = 00:00:06, memory = 11368.57 (MB).
    Completing 50% with 30 violations.
    elapsed time = 00:00:08, memory = 11368.57 (MB).
    Completing 60% with 30 violations.
    elapsed time = 00:00:08, memory = 11368.57 (MB).
    Completing 70% with 30 violations.
    elapsed time = 00:00:08, memory = 11368.57 (MB).
    Completing 80% with 9 violations.
    elapsed time = 00:00:26, memory = 11368.57 (MB).
    Completing 90% with 9 violations.
    elapsed time = 00:00:26, memory = 11368.57 (MB).
    Completing 100% with 9 violations.
    elapsed time = 00:00:41, memory = 11372.50 (MB).
[INFO DRT-0199]   Number of violations = 9.
[INFO DRT-0267] cpu time = 00:01:01, elapsed time = 00:00:42, memory = 11372.50 (MB), peak = 12114.92 (MB)
Total wire length = 140849 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 9226 um.
Total wire length on LAYER M3 = 41038 um.
Total wire length on LAYER M4 = 34389 um.
Total wire length on LAYER M5 = 32477 um.
Total wire length on LAYER M6 = 19569 um.
Total wire length on LAYER M7 = 4147 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 276809.
Up-via summary (total 276809):.

-----------------
 Active         0
     M1     94136
     M2     99120
     M3     49230
     M4     22167
     M5     10802
     M6      1354
     M7         0
     M8         0
     M9         0
-----------------
           276809


[INFO DRT-0195] Start 7th optimization iteration.
    Completing 10% with 9 violations.
    elapsed time = 00:00:00, memory = 11372.50 (MB).
    Completing 20% with 9 violations.
    elapsed time = 00:00:00, memory = 11372.50 (MB).
    Completing 30% with 9 violations.
    elapsed time = 00:00:08, memory = 11372.50 (MB).
    Completing 40% with 9 violations.
    elapsed time = 00:00:08, memory = 11372.50 (MB).
    Completing 50% with 9 violations.
    elapsed time = 00:00:10, memory = 11372.50 (MB).
    Completing 60% with 9 violations.
    elapsed time = 00:00:10, memory = 11372.50 (MB).
    Completing 70% with 9 violations.
    elapsed time = 00:00:10, memory = 11372.50 (MB).
    Completing 80% with 9 violations.
    elapsed time = 00:00:32, memory = 11372.50 (MB).
    Completing 90% with 9 violations.
    elapsed time = 00:00:32, memory = 11372.50 (MB).
    Completing 100% with 8 violations.
    elapsed time = 00:00:34, memory = 11372.50 (MB).
[INFO DRT-0199]   Number of violations = 8.
[INFO DRT-0267] cpu time = 00:00:54, elapsed time = 00:00:35, memory = 11372.50 (MB), peak = 12114.92 (MB)
Total wire length = 140849 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 9226 um.
Total wire length on LAYER M3 = 41038 um.
Total wire length on LAYER M4 = 34389 um.
Total wire length on LAYER M5 = 32477 um.
Total wire length on LAYER M6 = 19569 um.
Total wire length on LAYER M7 = 4147 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 276809.
Up-via summary (total 276809):.

-----------------
 Active         0
     M1     94136
     M2     99120
     M3     49230
     M4     22167
     M5     10802
     M6      1354
     M7         0
     M8         0
     M9         0
-----------------
           276809


[INFO DRT-0195] Start 8th optimization iteration.
    Completing 10% with 8 violations.
    elapsed time = 00:00:00, memory = 11372.50 (MB).
    Completing 20% with 8 violations.
    elapsed time = 00:00:00, memory = 11372.50 (MB).
    Completing 30% with 8 violations.
    elapsed time = 00:00:20, memory = 11372.50 (MB).
    Completing 40% with 8 violations.
    elapsed time = 00:00:20, memory = 11372.50 (MB).
    Completing 50% with 8 violations.
    elapsed time = 00:00:20, memory = 11372.50 (MB).
    Completing 60% with 8 violations.
    elapsed time = 00:00:20, memory = 11372.50 (MB).
    Completing 70% with 8 violations.
    elapsed time = 00:00:20, memory = 11372.50 (MB).
    Completing 80% with 8 violations.
    elapsed time = 00:00:35, memory = 11372.50 (MB).
    Completing 90% with 8 violations.
    elapsed time = 00:00:35, memory = 11372.50 (MB).
    Completing 100% with 8 violations.
    elapsed time = 00:00:35, memory = 11372.50 (MB).
[INFO DRT-0199]   Number of violations = 8.
[INFO DRT-0267] cpu time = 00:00:49, elapsed time = 00:00:35, memory = 11372.50 (MB), peak = 12114.92 (MB)
Total wire length = 140850 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 9223 um.
Total wire length on LAYER M3 = 41040 um.
Total wire length on LAYER M4 = 34393 um.
Total wire length on LAYER M5 = 32478 um.
Total wire length on LAYER M6 = 19567 um.
Total wire length on LAYER M7 = 4147 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 276841.
Up-via summary (total 276841):.

-----------------
 Active         0
     M1     94136
     M2     99129
     M3     49248
     M4     22174
     M5     10802
     M6      1352
     M7         0
     M8         0
     M9         0
-----------------
           276841


[INFO DRT-0195] Start 9th optimization iteration.
    Completing 10% with 8 violations.
    elapsed time = 00:00:00, memory = 11372.50 (MB).
    Completing 20% with 8 violations.
    elapsed time = 00:00:00, memory = 11372.50 (MB).
    Completing 30% with 8 violations.
    elapsed time = 00:00:30, memory = 11372.50 (MB).
    Completing 40% with 8 violations.
    elapsed time = 00:00:30, memory = 11372.50 (MB).
    Completing 50% with 8 violations.
    elapsed time = 00:00:30, memory = 11372.50 (MB).
    Completing 60% with 8 violations.
    elapsed time = 00:00:30, memory = 11372.50 (MB).
    Completing 70% with 8 violations.
    elapsed time = 00:00:30, memory = 11372.50 (MB).
    Completing 80% with 7 violations.
    elapsed time = 00:00:45, memory = 11376.22 (MB).
    Completing 90% with 7 violations.
    elapsed time = 00:00:45, memory = 11376.22 (MB).
    Completing 100% with 7 violations.
    elapsed time = 00:00:47, memory = 11376.22 (MB).
[INFO DRT-0199]   Number of violations = 7.
[INFO DRT-0267] cpu time = 00:00:56, elapsed time = 00:00:48, memory = 11376.22 (MB), peak = 12114.92 (MB)
Total wire length = 140851 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 9224 um.
Total wire length on LAYER M3 = 41042 um.
Total wire length on LAYER M4 = 34397 um.
Total wire length on LAYER M5 = 32477 um.
Total wire length on LAYER M6 = 19561 um.
Total wire length on LAYER M7 = 4148 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 276829.
Up-via summary (total 276829):.

-----------------
 Active         0
     M1     94136
     M2     99130
     M3     49239
     M4     22172
     M5     10798
     M6      1354
     M7         0
     M8         0
     M9         0
-----------------
           276829


[INFO DRT-0195] Start 10th optimization iteration.
    Completing 10% with 7 violations.
    elapsed time = 00:00:00, memory = 11376.22 (MB).
    Completing 20% with 7 violations.
    elapsed time = 00:00:00, memory = 11376.22 (MB).
    Completing 30% with 7 violations.
    elapsed time = 00:00:11, memory = 11376.22 (MB).
    Completing 40% with 7 violations.
    elapsed time = 00:00:11, memory = 11376.22 (MB).
    Completing 50% with 7 violations.
    elapsed time = 00:00:13, memory = 11376.22 (MB).
    Completing 60% with 7 violations.
    elapsed time = 00:00:13, memory = 11376.22 (MB).
    Completing 70% with 7 violations.
    elapsed time = 00:00:13, memory = 11376.22 (MB).
    Completing 80% with 7 violations.
    elapsed time = 00:00:13, memory = 11376.22 (MB).
    Completing 90% with 7 violations.
    elapsed time = 00:00:13, memory = 11376.22 (MB).
    Completing 100% with 7 violations.
    elapsed time = 00:01:18, memory = 11376.22 (MB).
[INFO DRT-0199]   Number of violations = 7.
[INFO DRT-0267] cpu time = 00:01:19, elapsed time = 00:01:18, memory = 11376.22 (MB), peak = 12114.92 (MB)
Total wire length = 140851 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 9224 um.
Total wire length on LAYER M3 = 41042 um.
Total wire length on LAYER M4 = 34397 um.
Total wire length on LAYER M5 = 32477 um.
Total wire length on LAYER M6 = 19561 um.
Total wire length on LAYER M7 = 4148 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 276829.
Up-via summary (total 276829):.

-----------------
 Active         0
     M1     94136
     M2     99130
     M3     49239
     M4     22172
     M5     10798
     M6      1354
     M7         0
     M8         0
     M9         0
-----------------
           276829


[INFO DRT-0195] Start 11th optimization iteration.
    Completing 10% with 7 violations.
    elapsed time = 00:00:00, memory = 11376.22 (MB).
    Completing 20% with 7 violations.
    elapsed time = 00:00:00, memory = 11376.22 (MB).
    Completing 30% with 7 violations.
    elapsed time = 00:00:25, memory = 11376.22 (MB).
    Completing 40% with 7 violations.
    elapsed time = 00:00:25, memory = 11376.22 (MB).
    Completing 50% with 7 violations.
    elapsed time = 00:00:25, memory = 11376.22 (MB).
    Completing 60% with 7 violations.
    elapsed time = 00:00:25, memory = 11376.22 (MB).
    Completing 70% with 7 violations.
    elapsed time = 00:00:25, memory = 11376.22 (MB).
    Completing 80% with 7 violations.
    elapsed time = 00:00:25, memory = 11376.22 (MB).
    Completing 90% with 7 violations.
    elapsed time = 00:00:25, memory = 11376.22 (MB).
    Completing 100% with 6 violations.
    elapsed time = 00:01:22, memory = 11376.88 (MB).
[INFO DRT-0199]   Number of violations = 6.
[INFO DRT-0267] cpu time = 00:01:23, elapsed time = 00:01:23, memory = 11376.88 (MB), peak = 12114.92 (MB)
Total wire length = 140856 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 9222 um.
Total wire length on LAYER M3 = 41038 um.
Total wire length on LAYER M4 = 34404 um.
Total wire length on LAYER M5 = 32481 um.
Total wire length on LAYER M6 = 19561 um.
Total wire length on LAYER M7 = 4148 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 276875.
Up-via summary (total 276875):.

-----------------
 Active         0
     M1     94136
     M2     99148
     M3     49255
     M4     22184
     M5     10798
     M6      1354
     M7         0
     M8         0
     M9         0
-----------------
           276875


[INFO DRT-0195] Start 12th optimization iteration.
    Completing 10% with 6 violations.
    elapsed time = 00:00:00, memory = 11376.88 (MB).
    Completing 20% with 6 violations.
    elapsed time = 00:00:00, memory = 11376.88 (MB).
    Completing 30% with 6 violations.
    elapsed time = 00:00:16, memory = 11376.88 (MB).
    Completing 40% with 6 violations.
    elapsed time = 00:00:16, memory = 11376.88 (MB).
    Completing 50% with 6 violations.
    elapsed time = 00:00:16, memory = 11376.88 (MB).
    Completing 60% with 6 violations.
    elapsed time = 00:00:16, memory = 11376.88 (MB).
    Completing 70% with 6 violations.
    elapsed time = 00:00:16, memory = 11376.88 (MB).
    Completing 80% with 6 violations.
    elapsed time = 00:00:18, memory = 11376.88 (MB).
    Completing 90% with 6 violations.
    elapsed time = 00:00:18, memory = 11376.88 (MB).
    Completing 100% with 6 violations.
    elapsed time = 00:01:09, memory = 11377.04 (MB).
[INFO DRT-0199]   Number of violations = 6.
[INFO DRT-0267] cpu time = 00:01:11, elapsed time = 00:01:10, memory = 11377.04 (MB), peak = 12114.92 (MB)
Total wire length = 140856 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 9222 um.
Total wire length on LAYER M3 = 41038 um.
Total wire length on LAYER M4 = 34404 um.
Total wire length on LAYER M5 = 32481 um.
Total wire length on LAYER M6 = 19561 um.
Total wire length on LAYER M7 = 4148 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 276875.
Up-via summary (total 276875):.

-----------------
 Active         0
     M1     94136
     M2     99148
     M3     49255
     M4     22184
     M5     10798
     M6      1354
     M7         0
     M8         0
     M9         0
-----------------
           276875


[INFO DRT-0195] Start 13th optimization iteration.
    Completing 10% with 6 violations.
    elapsed time = 00:00:00, memory = 11377.04 (MB).
    Completing 20% with 6 violations.
    elapsed time = 00:00:00, memory = 11377.04 (MB).
    Completing 30% with 5 violations.
    elapsed time = 00:00:01, memory = 11377.04 (MB).
    Completing 40% with 5 violations.
    elapsed time = 00:00:01, memory = 11377.04 (MB).
    Completing 50% with 5 violations.
    elapsed time = 00:00:01, memory = 11377.04 (MB).
    Completing 60% with 5 violations.
    elapsed time = 00:00:01, memory = 11377.04 (MB).
    Completing 70% with 5 violations.
    elapsed time = 00:00:01, memory = 11377.04 (MB).
    Completing 80% with 5 violations.
    elapsed time = 00:00:14, memory = 11377.04 (MB).
    Completing 90% with 5 violations.
    elapsed time = 00:00:14, memory = 11377.04 (MB).
    Completing 100% with 5 violations.
    elapsed time = 00:00:35, memory = 11377.04 (MB).
[INFO DRT-0199]   Number of violations = 5.
[INFO DRT-0267] cpu time = 00:00:36, elapsed time = 00:00:35, memory = 11387.61 (MB), peak = 12114.92 (MB)
Total wire length = 140855 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 9222 um.
Total wire length on LAYER M3 = 41037 um.
Total wire length on LAYER M4 = 34404 um.
Total wire length on LAYER M5 = 32481 um.
Total wire length on LAYER M6 = 19561 um.
Total wire length on LAYER M7 = 4148 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 276874.
Up-via summary (total 276874):.

-----------------
 Active         0
     M1     94136
     M2     99146
     M3     49256
     M4     22184
     M5     10798
     M6      1354
     M7         0
     M8         0
     M9         0
-----------------
           276874


[INFO DRT-0195] Start 14th optimization iteration.
    Completing 10% with 5 violations.
    elapsed time = 00:00:00, memory = 11387.61 (MB).
    Completing 20% with 5 violations.
    elapsed time = 00:00:00, memory = 11387.61 (MB).
    Completing 30% with 5 violations.
    elapsed time = 00:00:01, memory = 11387.61 (MB).
    Completing 40% with 5 violations.
    elapsed time = 00:00:01, memory = 11387.61 (MB).
    Completing 50% with 5 violations.
    elapsed time = 00:00:03, memory = 11387.61 (MB).
    Completing 60% with 5 violations.
    elapsed time = 00:00:03, memory = 11387.61 (MB).
    Completing 70% with 5 violations.
    elapsed time = 00:00:03, memory = 11387.61 (MB).
    Completing 80% with 5 violations.
    elapsed time = 00:00:32, memory = 11387.61 (MB).
    Completing 90% with 5 violations.
    elapsed time = 00:00:32, memory = 11387.61 (MB).
    Completing 100% with 5 violations.
    elapsed time = 00:00:34, memory = 11387.61 (MB).
[INFO DRT-0199]   Number of violations = 5.
[INFO DRT-0267] cpu time = 00:00:36, elapsed time = 00:00:35, memory = 11401.27 (MB), peak = 12114.92 (MB)
Total wire length = 140855 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 9222 um.
Total wire length on LAYER M3 = 41037 um.
Total wire length on LAYER M4 = 34404 um.
Total wire length on LAYER M5 = 32481 um.
Total wire length on LAYER M6 = 19561 um.
Total wire length on LAYER M7 = 4148 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 276874.
Up-via summary (total 276874):.

-----------------
 Active         0
     M1     94136
     M2     99146
     M3     49256
     M4     22184
     M5     10798
     M6      1354
     M7         0
     M8         0
     M9         0
-----------------
           276874


[INFO DRT-0195] Start 15th optimization iteration.
    Completing 10% with 5 violations.
    elapsed time = 00:00:00, memory = 11401.27 (MB).
    Completing 20% with 5 violations.
    elapsed time = 00:00:00, memory = 11401.27 (MB).
    Completing 30% with 5 violations.
    elapsed time = 00:00:27, memory = 11401.51 (MB).
    Completing 40% with 5 violations.
    elapsed time = 00:00:27, memory = 11401.51 (MB).
    Completing 50% with 5 violations.
    elapsed time = 00:00:27, memory = 11401.51 (MB).
    Completing 60% with 5 violations.
    elapsed time = 00:00:27, memory = 11401.51 (MB).
    Completing 70% with 5 violations.
    elapsed time = 00:00:27, memory = 11401.51 (MB).
    Completing 80% with 5 violations.
    elapsed time = 00:00:56, memory = 11401.51 (MB).
    Completing 90% with 5 violations.
    elapsed time = 00:00:56, memory = 11401.51 (MB).
    Completing 100% with 5 violations.
    elapsed time = 00:00:56, memory = 11401.51 (MB).
[INFO DRT-0199]   Number of violations = 5.
[INFO DRT-0267] cpu time = 00:00:58, elapsed time = 00:00:57, memory = 11401.51 (MB), peak = 12114.92 (MB)
Total wire length = 140855 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 9222 um.
Total wire length on LAYER M3 = 41037 um.
Total wire length on LAYER M4 = 34404 um.
Total wire length on LAYER M5 = 32481 um.
Total wire length on LAYER M6 = 19561 um.
Total wire length on LAYER M7 = 4148 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 276874.
Up-via summary (total 276874):.

-----------------
 Active         0
     M1     94136
     M2     99146
     M3     49256
     M4     22184
     M5     10798
     M6      1354
     M7         0
     M8         0
     M9         0
-----------------
           276874


[INFO DRT-0195] Start 16th optimization iteration.
    Completing 10% with 5 violations.
    elapsed time = 00:00:00, memory = 11401.51 (MB).
    Completing 20% with 5 violations.
    elapsed time = 00:00:00, memory = 11401.51 (MB).
    Completing 30% with 5 violations.
    elapsed time = 00:00:47, memory = 11401.54 (MB).
    Completing 40% with 5 violations.
    elapsed time = 00:00:47, memory = 11401.54 (MB).
    Completing 50% with 5 violations.
    elapsed time = 00:00:47, memory = 11401.54 (MB).
    Completing 60% with 5 violations.
    elapsed time = 00:00:47, memory = 11401.54 (MB).
    Completing 70% with 5 violations.
    elapsed time = 00:00:47, memory = 11401.54 (MB).
    Completing 80% with 4 violations.
    elapsed time = 00:00:49, memory = 11401.54 (MB).
    Completing 90% with 4 violations.
    elapsed time = 00:00:49, memory = 11401.54 (MB).
    Completing 100% with 4 violations.
    elapsed time = 00:00:49, memory = 11401.54 (MB).
[INFO DRT-0199]   Number of violations = 4.
[INFO DRT-0267] cpu time = 00:00:51, elapsed time = 00:00:50, memory = 11401.54 (MB), peak = 12114.92 (MB)
Total wire length = 140854 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 9222 um.
Total wire length on LAYER M3 = 41038 um.
Total wire length on LAYER M4 = 34402 um.
Total wire length on LAYER M5 = 32482 um.
Total wire length on LAYER M6 = 19561 um.
Total wire length on LAYER M7 = 4146 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 276863.
Up-via summary (total 276863):.

-----------------
 Active         0
     M1     94136
     M2     99140
     M3     49257
     M4     22180
     M5     10797
     M6      1353
     M7         0
     M8         0
     M9         0
-----------------
           276863


[INFO DRT-0195] Start 17th optimization iteration.
    Completing 10% with 4 violations.
    elapsed time = 00:00:00, memory = 11401.54 (MB).
    Completing 20% with 4 violations.
    elapsed time = 00:00:00, memory = 11401.54 (MB).
    Completing 30% with 4 violations.
    elapsed time = 00:00:00, memory = 11401.54 (MB).
    Completing 40% with 4 violations.
    elapsed time = 00:00:00, memory = 11401.54 (MB).
    Completing 50% with 4 violations.
    elapsed time = 00:00:00, memory = 11401.54 (MB).
    Completing 60% with 4 violations.
    elapsed time = 00:00:00, memory = 11401.54 (MB).
    Completing 70% with 4 violations.
    elapsed time = 00:00:00, memory = 11401.54 (MB).
    Completing 80% with 4 violations.
    elapsed time = 00:00:10, memory = 11401.54 (MB).
    Completing 90% with 4 violations.
    elapsed time = 00:00:10, memory = 11401.54 (MB).
    Completing 100% with 10 violations.
    elapsed time = 00:00:27, memory = 11401.54 (MB).
[INFO DRT-0199]   Number of violations = 27.
[INFO DRT-0267] cpu time = 00:00:28, elapsed time = 00:00:27, memory = 11335.75 (MB), peak = 12114.92 (MB)
Total wire length = 140857 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 9234 um.
Total wire length on LAYER M3 = 41040 um.
Total wire length on LAYER M4 = 34395 um.
Total wire length on LAYER M5 = 32485 um.
Total wire length on LAYER M6 = 19555 um.
Total wire length on LAYER M7 = 4145 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 276819.
Up-via summary (total 276819):.

-----------------
 Active         0
     M1     94136
     M2     99146
     M3     49223
     M4     22171
     M5     10790
     M6      1353
     M7         0
     M8         0
     M9         0
-----------------
           276819


[INFO DRT-0195] Start 18th optimization iteration.
    Completing 10% with 27 violations.
    elapsed time = 00:00:00, memory = 11335.75 (MB).
    Completing 20% with 27 violations.
    elapsed time = 00:00:00, memory = 11335.75 (MB).
    Completing 30% with 25 violations.
    elapsed time = 00:00:01, memory = 11335.75 (MB).
    Completing 40% with 25 violations.
    elapsed time = 00:00:01, memory = 11335.75 (MB).
    Completing 50% with 25 violations.
    elapsed time = 00:00:03, memory = 11335.75 (MB).
    Completing 60% with 21 violations.
    elapsed time = 00:00:03, memory = 11335.75 (MB).
    Completing 70% with 21 violations.
    elapsed time = 00:00:03, memory = 11335.75 (MB).
    Completing 80% with 13 violations.
    elapsed time = 00:00:05, memory = 11335.75 (MB).
    Completing 90% with 13 violations.
    elapsed time = 00:00:05, memory = 11335.75 (MB).
    Completing 100% with 13 violations.
    elapsed time = 00:01:10, memory = 11335.79 (MB).
[INFO DRT-0199]   Number of violations = 13.
[INFO DRT-0267] cpu time = 00:01:11, elapsed time = 00:01:10, memory = 11412.61 (MB), peak = 12114.92 (MB)
Total wire length = 140857 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 9234 um.
Total wire length on LAYER M3 = 41040 um.
Total wire length on LAYER M4 = 34395 um.
Total wire length on LAYER M5 = 32485 um.
Total wire length on LAYER M6 = 19555 um.
Total wire length on LAYER M7 = 4145 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 276819.
Up-via summary (total 276819):.

-----------------
 Active         0
     M1     94136
     M2     99146
     M3     49223
     M4     22171
     M5     10790
     M6      1353
     M7         0
     M8         0
     M9         0
-----------------
           276819


[INFO DRT-0195] Start 19th optimization iteration.
    Completing 10% with 13 violations.
    elapsed time = 00:00:00, memory = 11412.61 (MB).
    Completing 20% with 13 violations.
    elapsed time = 00:00:00, memory = 11412.61 (MB).
    Completing 30% with 13 violations.
    elapsed time = 00:00:00, memory = 11412.61 (MB).
    Completing 40% with 13 violations.
    elapsed time = 00:00:00, memory = 11412.61 (MB).
    Completing 50% with 13 violations.
    elapsed time = 00:00:00, memory = 11412.61 (MB).
    Completing 60% with 13 violations.
    elapsed time = 00:00:00, memory = 11412.61 (MB).
    Completing 70% with 13 violations.
    elapsed time = 00:00:00, memory = 11412.61 (MB).
    Completing 80% with 13 violations.
    elapsed time = 00:00:00, memory = 11412.61 (MB).
    Completing 90% with 13 violations.
    elapsed time = 00:00:00, memory = 11412.61 (MB).
    Completing 100% with 13 violations.
    elapsed time = 00:01:15, memory = 11412.61 (MB).
[INFO DRT-0199]   Number of violations = 13.
[INFO DRT-0267] cpu time = 00:01:16, elapsed time = 00:01:16, memory = 11412.87 (MB), peak = 12114.92 (MB)
Total wire length = 140857 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 9234 um.
Total wire length on LAYER M3 = 41040 um.
Total wire length on LAYER M4 = 34395 um.
Total wire length on LAYER M5 = 32485 um.
Total wire length on LAYER M6 = 19555 um.
Total wire length on LAYER M7 = 4145 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 276819.
Up-via summary (total 276819):.

-----------------
 Active         0
     M1     94136
     M2     99146
     M3     49223
     M4     22171
     M5     10790
     M6      1353
     M7         0
     M8         0
     M9         0
-----------------
           276819


[INFO DRT-0195] Start 20th optimization iteration.
    Completing 10% with 13 violations.
    elapsed time = 00:00:00, memory = 11412.87 (MB).
    Completing 20% with 13 violations.
    elapsed time = 00:00:00, memory = 11412.87 (MB).
    Completing 30% with 13 violations.
    elapsed time = 00:00:00, memory = 11412.87 (MB).
    Completing 40% with 13 violations.
    elapsed time = 00:00:00, memory = 11412.87 (MB).
    Completing 50% with 13 violations.
    elapsed time = 00:00:00, memory = 11412.87 (MB).
    Completing 60% with 13 violations.
    elapsed time = 00:00:00, memory = 11412.87 (MB).
    Completing 70% with 13 violations.
    elapsed time = 00:00:00, memory = 11412.87 (MB).
    Completing 80% with 13 violations.
    elapsed time = 00:00:00, memory = 11412.87 (MB).
    Completing 90% with 13 violations.
    elapsed time = 00:00:00, memory = 11412.87 (MB).
    Completing 100% with 4 violations.
    elapsed time = 00:00:59, memory = 11412.87 (MB).
[INFO DRT-0199]   Number of violations = 4.
[INFO DRT-0267] cpu time = 00:01:00, elapsed time = 00:01:00, memory = 11415.71 (MB), peak = 12114.92 (MB)
Total wire length = 140854 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 9231 um.
Total wire length on LAYER M3 = 41039 um.
Total wire length on LAYER M4 = 34396 um.
Total wire length on LAYER M5 = 32486 um.
Total wire length on LAYER M6 = 19555 um.
Total wire length on LAYER M7 = 4145 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 276845.
Up-via summary (total 276845):.

-----------------
 Active         0
     M1     94136
     M2     99160
     M3     49229
     M4     22177
     M5     10790
     M6      1353
     M7         0
     M8         0
     M9         0
-----------------
           276845


[INFO DRT-0195] Start 21st optimization iteration.
    Completing 10% with 4 violations.
    elapsed time = 00:00:00, memory = 11415.71 (MB).
    Completing 20% with 4 violations.
    elapsed time = 00:00:00, memory = 11415.71 (MB).
    Completing 30% with 4 violations.
    elapsed time = 00:00:01, memory = 11415.71 (MB).
    Completing 40% with 4 violations.
    elapsed time = 00:00:01, memory = 11415.71 (MB).
    Completing 50% with 4 violations.
    elapsed time = 00:00:03, memory = 11415.71 (MB).
    Completing 60% with 4 violations.
    elapsed time = 00:00:04, memory = 11415.71 (MB).
    Completing 70% with 4 violations.
    elapsed time = 00:00:04, memory = 11415.71 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:08, memory = 11415.71 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:08, memory = 11415.71 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:08, memory = 11415.71 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:09, elapsed time = 00:00:08, memory = 11415.71 (MB), peak = 12114.92 (MB)
Total wire length = 140852 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 9231 um.
Total wire length on LAYER M3 = 41041 um.
Total wire length on LAYER M4 = 34394 um.
Total wire length on LAYER M5 = 32485 um.
Total wire length on LAYER M6 = 19555 um.
Total wire length on LAYER M7 = 4145 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 276838.
Up-via summary (total 276838):.

-----------------
 Active         0
     M1     94136
     M2     99163
     M3     49231
     M4     22172
     M5     10786
     M6      1350
     M7         0
     M8         0
     M9         0
-----------------
           276838


[INFO DRT-0198] Complete detail routing.
Total wire length = 140852 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 9231 um.
Total wire length on LAYER M3 = 41041 um.
Total wire length on LAYER M4 = 34394 um.
Total wire length on LAYER M5 = 32485 um.
Total wire length on LAYER M6 = 19555 um.
Total wire length on LAYER M7 = 4145 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 276838.
Up-via summary (total 276838):.

-----------------
 Active         0
     M1     94136
     M2     99163
     M3     49231
     M4     22172
     M5     10786
     M6      1350
     M7         0
     M8         0
     M9         0
-----------------
           276838


[INFO DRT-0267] cpu time = 03:03:58, elapsed time = 00:26:08, memory = 11415.71 (MB), peak = 12114.92 (MB)

[INFO DRT-0180] Post processing.
Elapsed time: 26:47.29[h:]min:sec. CPU time: user 11283.20 sys 69.88 (706%). Peak memory: 12405680KB.
