// Seed: 1963865944
module module_0 (
    output wire id_0,
    input  wire id_1,
    output wire id_2,
    input  tri0 id_3
);
  wire id_5;
  assign module_1.type_18 = 0;
endmodule
module module_1 (
    output tri0 id_0,
    output tri0 id_1,
    input tri0 id_2,
    output wand id_3,
    input tri1 id_4,
    inout uwire id_5,
    input tri0 id_6,
    input uwire id_7,
    output supply1 id_8,
    output supply1 id_9,
    output supply1 id_10,
    input tri0 id_11
    , id_13
);
  assign id_5 = 1;
  module_0 modCall_1 (
      id_0,
      id_5,
      id_8,
      id_5
  );
  assign id_3 = 1 ? id_11 : 1 == id_11;
endmodule
