library verilog;
use verilog.vl_types.all;
entity mem_controller_tb is
    generic(
        CACHE_WIDTH     : integer := 162
    );
    attribute mti_svvh_generic_type : integer;
    attribute mti_svvh_generic_type of CACHE_WIDTH : constant is 1;
end mem_controller_tb;
