Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Jun  4 11:38:42 2019
| Host         : AndrewSi64 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -file ./report/calc_timing_synth.rpt
| Design       : bd_0_wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 60 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 113 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.830      -11.460                     16                31893        0.202        0.000                      0                31893        3.020        0.000                       0                 11800  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk             -0.830      -11.460                     16                31893        0.202        0.000                      0                31893        3.020        0.000                       0                 11800  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :           16  Failing Endpoints,  Worst Slack       -0.830ns,  Total Violation      -11.460ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.202ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.830ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/reg_2107_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_mandel_calc_fu_477/grp_pretest_fu_185/Range1_all_zeros_1_reg_1045_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.790ns  (logic 5.141ns (58.487%)  route 3.649ns (41.513%))
  Logic Levels:           25  (CARRY4=20 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 8.924 - 8.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=11863, unset)        0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/reg_2107_reg[30]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     1.451 f  bd_0_i/hls_inst/inst/reg_2107_reg[30]/Q
                         net (fo=12, unplaced)        0.811     2.262    bd_0_i/hls_inst/inst/grp_mandel_calc_fu_477/grp_pretest_fu_185/Q[30]
                         LUT3 (Prop_lut3_I0_O)        0.295     2.557 r  bd_0_i/hls_inst/inst/grp_mandel_calc_fu_477/grp_pretest_fu_185/p_Val2_13_reg_879[35]_i_42__2/O
                         net (fo=1, unplaced)         0.000     2.557    bd_0_i/hls_inst/inst/grp_mandel_calc_fu_477/grp_pretest_fu_185/p_Val2_13_reg_879[35]_i_42__2_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.090 r  bd_0_i/hls_inst/inst/grp_mandel_calc_fu_477/grp_pretest_fu_185/p_Val2_13_reg_879_reg[35]_i_27__2/CO[3]
                         net (fo=1, unplaced)         0.000     3.090    bd_0_i/hls_inst/inst/grp_mandel_calc_fu_477/grp_pretest_fu_185/p_Val2_13_reg_879_reg[35]_i_27__2_n_0
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     3.346 r  bd_0_i/hls_inst/inst/grp_mandel_calc_fu_477/grp_pretest_fu_185/p_Val2_13_reg_879_reg[35]_i_21__2/O[2]
                         net (fo=3, unplaced)         0.440     3.786    bd_0_i/hls_inst/inst/grp_mandel_calc_fu_477/grp_pretest_fu_185/p_Result_5_fu_112_p3
                         LUT5 (Prop_lut5_I3_O)        0.301     4.087 f  bd_0_i/hls_inst/inst/grp_mandel_calc_fu_477/grp_pretest_fu_185/p_Val2_13_reg_879[35]_i_18__2/O
                         net (fo=37, unplaced)        0.524     4.611    bd_0_i/hls_inst/inst/grp_mandel_calc_fu_477/grp_pretest_fu_185/p_Val2_13_reg_879[35]_i_18__2_n_0
                         LUT5 (Prop_lut5_I4_O)        0.124     4.735 f  bd_0_i/hls_inst/inst/grp_mandel_calc_fu_477/grp_pretest_fu_185/p_Val2_13_reg_879[35]_i_6__2/O
                         net (fo=140, unplaced)       0.557     5.292    bd_0_i/hls_inst/inst/grp_mandel_calc_fu_477/grp_pretest_fu_185/p_Val2_13_reg_879[35]_i_6__2_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     5.416 r  bd_0_i/hls_inst/inst/grp_mandel_calc_fu_477/grp_pretest_fu_185/reg_917[3]_i_5__2/O
                         net (fo=1, unplaced)         0.469     5.885    bd_0_i/hls_inst/inst/grp_mandel_calc_fu_477/grp_pretest_fu_185/reg_917[3]_i_5__2_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     6.405 r  bd_0_i/hls_inst/inst/grp_mandel_calc_fu_477/grp_pretest_fu_185/reg_917_reg[3]_i_2__2/CO[3]
                         net (fo=1, unplaced)         0.000     6.405    bd_0_i/hls_inst/inst/grp_mandel_calc_fu_477/grp_pretest_fu_185/reg_917_reg[3]_i_2__2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.522 r  bd_0_i/hls_inst/inst/grp_mandel_calc_fu_477/grp_pretest_fu_185/reg_917_reg[7]_i_2__2/CO[3]
                         net (fo=1, unplaced)         0.000     6.522    bd_0_i/hls_inst/inst/grp_mandel_calc_fu_477/grp_pretest_fu_185/reg_917_reg[7]_i_2__2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.639 r  bd_0_i/hls_inst/inst/grp_mandel_calc_fu_477/grp_pretest_fu_185/reg_917_reg[11]_i_2__2/CO[3]
                         net (fo=1, unplaced)         0.000     6.639    bd_0_i/hls_inst/inst/grp_mandel_calc_fu_477/grp_pretest_fu_185/reg_917_reg[11]_i_2__2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.756 r  bd_0_i/hls_inst/inst/grp_mandel_calc_fu_477/grp_pretest_fu_185/reg_917_reg[15]_i_2__2/CO[3]
                         net (fo=1, unplaced)         0.000     6.756    bd_0_i/hls_inst/inst/grp_mandel_calc_fu_477/grp_pretest_fu_185/reg_917_reg[15]_i_2__2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.873 r  bd_0_i/hls_inst/inst/grp_mandel_calc_fu_477/grp_pretest_fu_185/reg_917_reg[19]_i_2__2/CO[3]
                         net (fo=1, unplaced)         0.000     6.873    bd_0_i/hls_inst/inst/grp_mandel_calc_fu_477/grp_pretest_fu_185/reg_917_reg[19]_i_2__2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.990 r  bd_0_i/hls_inst/inst/grp_mandel_calc_fu_477/grp_pretest_fu_185/reg_917_reg[23]_i_2__2/CO[3]
                         net (fo=1, unplaced)         0.000     6.990    bd_0_i/hls_inst/inst/grp_mandel_calc_fu_477/grp_pretest_fu_185/reg_917_reg[23]_i_2__2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.107 r  bd_0_i/hls_inst/inst/grp_mandel_calc_fu_477/grp_pretest_fu_185/reg_917_reg[27]_i_2__2/CO[3]
                         net (fo=1, unplaced)         0.000     7.107    bd_0_i/hls_inst/inst/grp_mandel_calc_fu_477/grp_pretest_fu_185/reg_917_reg[27]_i_2__2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.224 r  bd_0_i/hls_inst/inst/grp_mandel_calc_fu_477/grp_pretest_fu_185/reg_917_reg[31]_i_1__2/CO[3]
                         net (fo=1, unplaced)         0.000     7.224    bd_0_i/hls_inst/inst/grp_mandel_calc_fu_477/grp_pretest_fu_185/reg_917_reg[31]_i_1__2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.341 r  bd_0_i/hls_inst/inst/grp_mandel_calc_fu_477/grp_pretest_fu_185/reg_917_reg[35]_i_1__2/CO[3]
                         net (fo=1, unplaced)         0.000     7.341    bd_0_i/hls_inst/inst/grp_mandel_calc_fu_477/grp_pretest_fu_185/reg_917_reg[35]_i_1__2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.458 r  bd_0_i/hls_inst/inst/grp_mandel_calc_fu_477/grp_pretest_fu_185/reg_917_reg[39]_i_1__2/CO[3]
                         net (fo=1, unplaced)         0.000     7.458    bd_0_i/hls_inst/inst/grp_mandel_calc_fu_477/grp_pretest_fu_185/reg_917_reg[39]_i_1__2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.575 r  bd_0_i/hls_inst/inst/grp_mandel_calc_fu_477/grp_pretest_fu_185/reg_917_reg[43]_i_1__2/CO[3]
                         net (fo=1, unplaced)         0.000     7.575    bd_0_i/hls_inst/inst/grp_mandel_calc_fu_477/grp_pretest_fu_185/reg_917_reg[43]_i_1__2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.692 r  bd_0_i/hls_inst/inst/grp_mandel_calc_fu_477/grp_pretest_fu_185/reg_917_reg[47]_i_1__2/CO[3]
                         net (fo=1, unplaced)         0.000     7.692    bd_0_i/hls_inst/inst/grp_mandel_calc_fu_477/grp_pretest_fu_185/reg_917_reg[47]_i_1__2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.809 r  bd_0_i/hls_inst/inst/grp_mandel_calc_fu_477/grp_pretest_fu_185/reg_917_reg[51]_i_1__2/CO[3]
                         net (fo=1, unplaced)         0.000     7.809    bd_0_i/hls_inst/inst/grp_mandel_calc_fu_477/grp_pretest_fu_185/reg_917_reg[51]_i_1__2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.926 r  bd_0_i/hls_inst/inst/grp_mandel_calc_fu_477/grp_pretest_fu_185/reg_917_reg[55]_i_1__2/CO[3]
                         net (fo=1, unplaced)         0.000     7.926    bd_0_i/hls_inst/inst/grp_mandel_calc_fu_477/grp_pretest_fu_185/reg_917_reg[55]_i_1__2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.043 r  bd_0_i/hls_inst/inst/grp_mandel_calc_fu_477/grp_pretest_fu_185/reg_917_reg[59]_i_1__2/CO[3]
                         net (fo=1, unplaced)         0.000     8.043    bd_0_i/hls_inst/inst/grp_mandel_calc_fu_477/grp_pretest_fu_185/reg_917_reg[59]_i_1__2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.160 r  bd_0_i/hls_inst/inst/grp_mandel_calc_fu_477/grp_pretest_fu_185/reg_917_reg[63]_i_1__2/CO[3]
                         net (fo=1, unplaced)         0.000     8.160    bd_0_i/hls_inst/inst/grp_mandel_calc_fu_477/grp_pretest_fu_185/reg_917_reg[63]_i_1__2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.277 r  bd_0_i/hls_inst/inst/grp_mandel_calc_fu_477/grp_pretest_fu_185/reg_917_reg[67]_i_3__2/CO[3]
                         net (fo=1, unplaced)         0.000     8.277    bd_0_i/hls_inst/inst/grp_mandel_calc_fu_477/grp_pretest_fu_185/reg_917_reg[67]_i_3__2_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     8.608 f  bd_0_i/hls_inst/inst/grp_mandel_calc_fu_477/grp_pretest_fu_185/p_Result_6_reg_1023_reg[0]_i_1__2/O[3]
                         net (fo=3, unplaced)         0.848     9.456    bd_0_i/hls_inst/inst/grp_mandel_calc_fu_477/grp_pretest_fu_185/tmp_1_fu_590_p4[3]
                         LUT6 (Prop_lut6_I1_O)        0.307     9.763 r  bd_0_i/hls_inst/inst/grp_mandel_calc_fu_477/grp_pretest_fu_185/Range1_all_zeros_1_reg_1045[0]_i_1__2/O
                         net (fo=1, unplaced)         0.000     9.763    bd_0_i/hls_inst/inst/grp_mandel_calc_fu_477/grp_pretest_fu_185/Range1_all_zeros_1_reg_1045[0]_i_1__2_n_0
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_mandel_calc_fu_477/grp_pretest_fu_185/Range1_all_zeros_1_reg_1045_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=11863, unset)        0.924     8.924    bd_0_i/hls_inst/inst/grp_mandel_calc_fu_477/grp_pretest_fu_185/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_mandel_calc_fu_477/grp_pretest_fu_185/Range1_all_zeros_1_reg_1045_reg[0]/C
                         clock pessimism              0.000     8.924    
                         clock uncertainty           -0.035     8.889    
                         FDRE (Setup_fdre_C_D)        0.044     8.933    bd_0_i/hls_inst/inst/grp_mandel_calc_fu_477/grp_pretest_fu_185/Range1_all_zeros_1_reg_1045_reg[0]
  -------------------------------------------------------------------
                         required time                          8.933    
                         arrival time                          -9.763    
  -------------------------------------------------------------------
                         slack                                 -0.830    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/calc_buf_r_m_axi_U/bus_write/rs_wreq/data_p1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/calc_buf_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4][0]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.147ns (51.079%)  route 0.141ns (48.921%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=11863, unset)        0.410     0.410    bd_0_i/hls_inst/inst/calc_buf_r_m_axi_U/bus_write/rs_wreq/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/calc_buf_r_m_axi_U/bus_write/rs_wreq/data_p1_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.557 r  bd_0_i/hls_inst/inst/calc_buf_r_m_axi_U/bus_write/rs_wreq/data_p1_reg[0]/Q
                         net (fo=1, unplaced)         0.141     0.698    bd_0_i/hls_inst/inst/calc_buf_r_m_axi_U/bus_write/fifo_wreq/q_reg[30]_0[0]
                         SRL16E                                       r  bd_0_i/hls_inst/inst/calc_buf_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4][0]_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=11863, unset)        0.432     0.432    bd_0_i/hls_inst/inst/calc_buf_r_m_axi_U/bus_write/fifo_wreq/ap_clk
                         SRL16E                                       r  bd_0_i/hls_inst/inst/calc_buf_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4][0]_srl5/CLK
                         clock pessimism              0.000     0.432    
                         SRL16E (Hold_srl16e_CLK_D)
                                                      0.064     0.496    bd_0_i/hls_inst/inst/calc_buf_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4][0]_srl5
  -------------------------------------------------------------------
                         required time                         -0.496    
                         arrival time                           0.698    
  -------------------------------------------------------------------
                         slack                                  0.202    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         8.000       4.116                bd_0_i/hls_inst/inst/grp_mandel_calc_fu_453/grp_pretest_fu_185/calc_mul_37s_36s_cud_U2/calc_mul_37s_36s_cud_MulnS_1_U/buff0_reg__0/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         4.000       3.020                bd_0_i/hls_inst/inst/calc_buf_r_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4][0]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         4.000       3.020                bd_0_i/hls_inst/inst/calc_buf_r_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4][0]_srl5/CLK



