
*** Running vivado
    with args -log test_mipse.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source test_mipse.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source test_mipse.tcl -notrace
Command: synth_design -top test_mipse -part xc7a35tcpg236-3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 32524 
WARNING: [Synth 8-2306] macro OP_BLTZ redefined [C:/Users/Shun Kinoshita/Desktop/CompSysArch/hardware/fpga_mips/fpga_mips.srcs/sources_1/imports/mips0717/def.h:47]
WARNING: [Synth 8-2306] macro OP_BLTZ redefined [C:/Users/Shun Kinoshita/Desktop/CompSysArch/hardware/fpga_mips/fpga_mips.srcs/sources_1/imports/mips0717/def.h:43]
WARNING: [Synth 8-2306] macro OP_BLTZ redefined [C:/Users/Shun Kinoshita/Desktop/CompSysArch/hardware/fpga_mips/fpga_mips.srcs/sources_1/imports/mips0717/def.h:47]
WARNING: [Synth 8-2306] macro OP_BLTZ redefined [C:/Users/Shun Kinoshita/Desktop/CompSysArch/hardware/fpga_mips/fpga_mips.srcs/sources_1/imports/mips0717/def.h:43]
WARNING: [Synth 8-2306] macro OP_BLTZ redefined [C:/Users/Shun Kinoshita/Desktop/CompSysArch/hardware/fpga_mips/fpga_mips.srcs/sources_1/imports/mips0717/def.h:47]
WARNING: [Synth 8-2306] macro OP_BLTZ redefined [C:/Users/Shun Kinoshita/Desktop/CompSysArch/hardware/fpga_mips/fpga_mips.srcs/sources_1/imports/mips0717/def.h:43]
WARNING: [Synth 8-2306] macro OP_BLTZ redefined [C:/Users/Shun Kinoshita/Desktop/CompSysArch/hardware/fpga_mips/fpga_mips.srcs/sources_1/imports/mips0717/def.h:47]
WARNING: [Synth 8-2306] macro OP_BLTZ redefined [C:/Users/Shun Kinoshita/Desktop/CompSysArch/hardware/fpga_mips/fpga_mips.srcs/sources_1/imports/mips0717/def.h:43]
WARNING: [Synth 8-2306] macro OP_BLTZ redefined [C:/Users/Shun Kinoshita/Desktop/CompSysArch/hardware/fpga_mips/fpga_mips.srcs/sources_1/imports/mips0717/def.h:47]
WARNING: [Synth 8-2306] macro OP_BLTZ redefined [C:/Users/Shun Kinoshita/Desktop/CompSysArch/hardware/fpga_mips/fpga_mips.srcs/sources_1/imports/mips0717/def.h:43]
WARNING: [Synth 8-2306] macro OP_BLTZ redefined [C:/Users/Shun Kinoshita/Desktop/CompSysArch/hardware/fpga_mips/fpga_mips.srcs/sources_1/imports/mips0717/def.h:47]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 294.074 ; gain = 83.777
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'test_mipse' [C:/Users/Shun Kinoshita/Desktop/CompSysArch/hardware/fpga_mips/fpga_mips.srcs/sources_1/imports/mips0717/test_mipse.v:3]
INFO: [Synth 8-638] synthesizing module 'mipse' [C:/Users/Shun Kinoshita/Desktop/CompSysArch/hardware/fpga_mips/fpga_mips.srcs/sources_1/imports/mips0717/mipse.v:2]
INFO: [Synth 8-638] synthesizing module 'alu' [C:/Users/Shun Kinoshita/Desktop/CompSysArch/hardware/fpga_mips/fpga_mips.srcs/sources_1/imports/mips0717/alu.v:3]
INFO: [Synth 8-256] done synthesizing module 'alu' (1#1) [C:/Users/Shun Kinoshita/Desktop/CompSysArch/hardware/fpga_mips/fpga_mips.srcs/sources_1/imports/mips0717/alu.v:3]
INFO: [Synth 8-638] synthesizing module 'rfile' [C:/Users/Shun Kinoshita/Desktop/CompSysArch/hardware/fpga_mips/fpga_mips.srcs/sources_1/imports/mips0717/rfile.v:2]
INFO: [Synth 8-256] done synthesizing module 'rfile' (2#1) [C:/Users/Shun Kinoshita/Desktop/CompSysArch/hardware/fpga_mips/fpga_mips.srcs/sources_1/imports/mips0717/rfile.v:2]
INFO: [Synth 8-256] done synthesizing module 'mipse' (3#1) [C:/Users/Shun Kinoshita/Desktop/CompSysArch/hardware/fpga_mips/fpga_mips.srcs/sources_1/imports/mips0717/mipse.v:2]
INFO: [Synth 8-638] synthesizing module 'imem' [C:/Users/Shun Kinoshita/Desktop/CompSysArch/hardware/fpga_mips/fpga_mips.srcs/sources_1/imports/mips0717/imem.v:2]
INFO: [Synth 8-3876] $readmem data file 'imem.dat' is read successfully [C:/Users/Shun Kinoshita/Desktop/CompSysArch/hardware/fpga_mips/fpga_mips.srcs/sources_1/imports/mips0717/imem.v:12]
INFO: [Synth 8-256] done synthesizing module 'imem' (4#1) [C:/Users/Shun Kinoshita/Desktop/CompSysArch/hardware/fpga_mips/fpga_mips.srcs/sources_1/imports/mips0717/imem.v:2]
INFO: [Synth 8-638] synthesizing module 'dmem' [C:/Users/Shun Kinoshita/Desktop/CompSysArch/hardware/fpga_mips/fpga_mips.srcs/sources_1/imports/mips0717/dmem.v:2]
INFO: [Synth 8-3876] $readmem data file 'dmem.dat' is read successfully [C:/Users/Shun Kinoshita/Desktop/CompSysArch/hardware/fpga_mips/fpga_mips.srcs/sources_1/imports/mips0717/dmem.v:18]
INFO: [Synth 8-256] done synthesizing module 'dmem' (5#1) [C:/Users/Shun Kinoshita/Desktop/CompSysArch/hardware/fpga_mips/fpga_mips.srcs/sources_1/imports/mips0717/dmem.v:2]
INFO: [Synth 8-256] done synthesizing module 'test_mipse' (6#1) [C:/Users/Shun Kinoshita/Desktop/CompSysArch/hardware/fpga_mips/fpga_mips.srcs/sources_1/imports/mips0717/test_mipse.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 316.320 ; gain = 106.023
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 316.320 ; gain = 106.023
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-3
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Shun Kinoshita/Desktop/CompSysArch/hardware/fpga_mips/fpga_mips.srcs/constrs_1/new/mips_constraints.xdc]
Finished Parsing XDC File [C:/Users/Shun Kinoshita/Desktop/CompSysArch/hardware/fpga_mips/fpga_mips.srcs/constrs_1/new/mips_constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Shun Kinoshita/Desktop/CompSysArch/hardware/fpga_mips/fpga_mips.srcs/constrs_1/new/mips_constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/test_mipse_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/test_mipse_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 613.586 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 613.586 ; gain = 403.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 613.586 ; gain = 403.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 613.586 ; gain = 403.289
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "pc" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "mem" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 613.586 ; gain = 403.289
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	 604 Input     32 Bit        Muxes := 1     
	   5 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module alu 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rfile 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module mipse 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   5 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
Module imem 
Detailed RTL Component Info : 
+---Muxes : 
	 604 Input     32 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design imem has unconnected port a[15]
WARNING: [Synth 8-3331] design imem has unconnected port a[14]
WARNING: [Synth 8-3331] design imem has unconnected port a[13]
WARNING: [Synth 8-3331] design imem has unconnected port a[12]
WARNING: [Synth 8-3331] design imem has unconnected port a[11]
WARNING: [Synth 8-3331] design imem has unconnected port a[10]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 613.586 ; gain = 403.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+------------------------+-----------+----------------------+-------------------+
|Module Name | RTL Object             | Inference | Size (Depth x Width) | Primitives        | 
+------------+------------------------+-----------+----------------------+-------------------+
|test_mipse  | mipse_1/rfile_1/rf_reg | Implied   | 32 x 32              | RAM32M x 12       | 
|dmem        | mem_reg                | Implied   | 4 K x 32             | RAM256X1S x 512   | 
+------------+------------------------+-----------+----------------------+-------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 633.680 ; gain = 423.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 633.680 ; gain = 423.383
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 702.430 ; gain = 492.133
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 702.430 ; gain = 492.133
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 702.430 ; gain = 492.133
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 702.430 ; gain = 492.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 702.430 ; gain = 492.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 702.430 ; gain = 492.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 702.430 ; gain = 492.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |BUFG      |     1|
|2     |CARRY4    |    32|
|3     |LUT1      |    36|
|4     |LUT2      |   232|
|5     |LUT3      |    39|
|6     |LUT4      |    61|
|7     |LUT5      |   244|
|8     |LUT6      |   999|
|9     |MUXF7     |   232|
|10    |MUXF8     |    49|
|11    |RAM256X1S |   512|
|12    |RAM32M    |    12|
|13    |FDCE      |    47|
|14    |FDRE      |     1|
|15    |IBUF      |     1|
+------+----------+------+

Report Instance Areas: 
+------+------------+-------+------+
|      |Instance    |Module |Cells |
+------+------------+-------+------+
|1     |top         |       |  2498|
|2     |  dmem_1    |dmem   |   752|
|3     |  mipse_1   |mipse  |  1742|
|4     |    alu_1   |alu    |   154|
|5     |    rfile_1 |rfile  |  1489|
+------+------------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 702.430 ; gain = 492.133
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 702.430 ; gain = 194.867
Synthesis Optimization Complete : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 702.430 ; gain = 492.133
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 557 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 524 instances were transformed.
  RAM256X1S => RAM256X1S (MUXF7, MUXF7, MUXF8, RAMS64E, RAMS64E, RAMS64E, RAMS64E): 512 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 12 instances

INFO: [Common 17-83] Releasing license: Synthesis
40 Infos, 17 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 704.270 ; gain = 493.973
INFO: [Common 17-1381] The checkpoint 'C:/Users/Shun Kinoshita/Desktop/CompSysArch/hardware/fpga_mips/fpga_mips.runs/synth_1/test_mipse.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 704.270 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Jul 20 04:31:35 2017...
