module mux_3to1 ( input wire [31:0] a,                 
                  input wire [31:0] b,
						input wire [31:0] c,
                  input wire [1:0] sel,               
                  output reg [31:0] out);         

   always @ (a or b or sel) begin
      case (sel)
         1'b0 : out <= a;
         1'b1 : out <= b;
      endcase
   end
endmodule