Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Apr  5 17:21:58 2019
| Host         : ManoharVohra-PC running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file compute_weight_wrapper_control_sets_placed.rpt
| Design       : compute_weight_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   360 |
| Unused register locations in slices containing registers |   826 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            4 |
|      4 |           11 |
|      6 |           13 |
|      8 |           22 |
|     10 |           11 |
|     12 |           27 |
|     14 |           16 |
|    16+ |          256 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            3754 |          626 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |            1776 |          377 |
| Yes          | No                    | No                     |            7716 |         1095 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            6656 |          914 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                      Clock Signal                     |                                                                                                                            Enable Signal                                                                                                                           |                                                                                                                 Set/Reset Signal                                                                                                                 | Slice Load Count | Bel Load Count |
+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                             | compute_weight_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0] |                1 |              2 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/first_xfer                                                                                                                                        |                                                                                                                                                                                                                                                  |                1 |              2 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.load_mesg                                                                     | compute_weight_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.mesg_reg[1]_i_1_n_0                                         |                1 |              2 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/gen_srls[0].srl_nx1/shift                                                                          |                                                                                                                                                                                                                                                  |                1 |              2 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                        |                                                                                                                                                                                                                                                  |                1 |              4 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_srls[3].srl_nx1/shift                                                                                                                          |                                                                                                                                                                                                                                                  |                1 |              4 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                               |                                                                                                                                                                                                                                                  |                1 |              4 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                              |                                                                                                                                                                                                                                                  |                1 |              4 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | compute_weight_i/axi_smc/inst/s03_nodes/s03_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                 |                2 |              4 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_wr_fifo                                                              |                                                                                                                                                                                                                                                  |                1 |              4 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                                                              |                                                                                                                                                                                                                                                  |                1 |              4 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                               |                                                                                                                                                                                                                                                  |                1 |              4 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[3].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                        |                                                                                                                                                                                                                                                  |                1 |              4 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[2].srl_nx1/shift_qual                                                                                                                                   |                                                                                                                                                                                                                                                  |                1 |              4 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                                              |                                                                                                                                                                                                                                                  |                1 |              4 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | compute_weight_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i            |                1 |              6 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | compute_weight_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                 |                3 |              6 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | compute_weight_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i    |                1 |              6 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/aw_sreg/m_vector_i                                                                                                                                                                                   |                                                                                                                                                                                                                                                  |                1 |              6 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | compute_weight_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                 |                3 |              6 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | compute_weight_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i  |                1 |              6 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | compute_weight_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                |                3 |              6 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/ar_sreg/m_vector_i                                                                                                                                                                                   |                                                                                                                                                                                                                                                  |                1 |              6 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | compute_weight_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                |                3 |              6 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                                  |                1 |              6 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                                  |                1 |              6 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | compute_weight_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                 |                3 |              6 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | compute_weight_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                 |                2 |              6 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[11][0]                                                                                                               | compute_weight_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7]_1                                                                                                 |                2 |              8 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/gen_srls[3].srl_nx1/shift                                                                                       |                                                                                                                                                                                                                                                  |                1 |              8 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | compute_weight_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                            |                2 |              8 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/gen_pipelined.load_mesg                                                                                         |                                                                                                                                                                                                                                                  |                1 |              8 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/E[0]                                                                                                       | compute_weight_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1_n_0                                                                                         |                1 |              8 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | compute_weight_i/axi_smc/inst/s03_nodes/s03_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                            |                4 |              8 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/E[0]                                                                                               | compute_weight_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1__0_n_0                                                                            |                1 |              8 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_token_cntr[3]_i_1_n_0                                                                                                                            | compute_weight_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                  |                1 |              8 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum                                                                                                                                    |                                                                                                                                                                                                                                                  |                1 |              8 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][0][userdata][7]_i_1_n_0                                                                                                     |                                                                                                                                                                                                                                                  |                1 |              8 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | compute_weight_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                               |                3 |              8 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | compute_weight_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                                                                                |                2 |              8 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_burst_dbeat_cntr_reg[3][0]                                                        | compute_weight_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_burst_dbeat_cntr0                                                                                                      |                1 |              8 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | compute_weight_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg_0                                                                                                               |                3 |              8 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                         | compute_weight_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                         |                2 |              8 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer_reg[1125]_0                                                                                                                                                                       | compute_weight_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/skid_buffer_reg[1128]                                                                                    |                2 |              8 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/w_sreg/m_vector_i                                                                                                                                                                                    |                                                                                                                                                                                                                                                  |                1 |              8 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                 | compute_weight_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[7]                                                                                                   |                1 |              8 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/w_sreg/skid_buffer[2052]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                  |                1 |              8 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                               | compute_weight_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_reg_full_i_1_n_0                                                                                                                     |                1 |              8 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                             | compute_weight_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                         |                2 |              8 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | compute_weight_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                            |                3 |              8 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | compute_weight_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]     |                3 |             10 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_rd_sts_reg                                                                                                                                               | compute_weight_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_rd_sts_interr_reg_i_1_n_0                                                                                                                |                1 |             10 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/gen_pipelined.load_mesg                                                                                    |                                                                                                                                                                                                                                                  |                3 |             10 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | compute_weight_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                            |                3 |             10 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | compute_weight_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                               |                1 |             10 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                             | compute_weight_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                         |                2 |             10 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                         | compute_weight_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                         |                2 |             10 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                       | compute_weight_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                         |                2 |             10 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | compute_weight_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                 |                3 |             10 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | compute_weight_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                 |                3 |             10 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/gen_srls[4].srl_nx1/shift                                                                                  |                                                                                                                                                                                                                                                  |                2 |             10 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                  | compute_weight_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                         |                2 |             12 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | compute_weight_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_m_valid_dup_reg                                                                                                      |                4 |             12 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/compute_weight_2_0/U0/output_data_1_load_B                                                                                                                                                                                                        |                                                                                                                                                                                                                                                  |                2 |             12 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/compute_weight_2_0/U0/output_data_1_load_A                                                                                                                                                                                                        |                                                                                                                                                                                                                                                  |                4 |             12 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/E[0]                                                                                                                                                                                          | compute_weight_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                             |                2 |             12 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/axi_smc/inst/s03_nodes/s03_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                              | compute_weight_i/axi_smc/inst/s03_nodes/s03_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                            |                2 |             12 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                           | compute_weight_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/SR[0]                                                                                                                                                                   |                3 |             12 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                                                                                                 | compute_weight_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/m_sc_areset_r                                                                                                                                                            |                1 |             12 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/axi_smc/inst/s03_nodes/s03_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                       | compute_weight_i/axi_smc/inst/s03_nodes/s03_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                           |                2 |             12 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/b_sreg/E[0]                                                                                                                                                                                          | compute_weight_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                             |                2 |             12 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                              | compute_weight_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                            |                2 |             12 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                       | compute_weight_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                           |                2 |             12 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/axi_smc/inst/s03_nodes/s03_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                            | compute_weight_i/axi_smc/inst/s03_nodes/s03_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                            |                3 |             12 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                           | compute_weight_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/SR[0]                                                                                                                                                                   |                2 |             12 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/E[0]                                                                                                                                                                                         | compute_weight_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                             |                3 |             12 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                              | compute_weight_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                            |                3 |             12 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                            | compute_weight_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/m_sc_areset_r                                                                                                                                                            |                2 |             12 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/ar_sreg/E[0]                                                                                                                                                                                         | compute_weight_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                                                             |                2 |             12 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                                                   | compute_weight_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                          |                1 |             12 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                                                                                                 | compute_weight_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/m_sc_areset_r                                                                                                                                                            |                1 |             12 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/aw_sreg/p_13_in                                                                                                                                                                                      | compute_weight_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/areset                                                                                                                                                                             |                2 |             12 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                            | compute_weight_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                            |                2 |             12 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                       | compute_weight_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                           |                2 |             12 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.load_mesg                                                                     |                                                                                                                                                                                                                                                  |                4 |             12 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                       | compute_weight_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                           |                3 |             12 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/b_sreg/E[0]                                                                                                                                                                                          | compute_weight_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/areset                                                                                                                                                                             |                3 |             12 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/s_axi_wready                                                                                                                                                                                   | compute_weight_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                             |                3 |             12 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/compute_weight_2_0/U0/ap_CS_fsm_state7                                                                                                                                                                                                            |                                                                                                                                                                                                                                                  |                3 |             14 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_burst_dbeat_cntr_reg[3][0]                                                        | compute_weight_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_byte_cntr_reg[0]_0[0]                                           |                3 |             14 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                        | compute_weight_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                            |                3 |             14 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                   | compute_weight_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                         |                3 |             14 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | compute_weight_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                           |                5 |             14 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | compute_weight_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                           |                5 |             14 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | compute_weight_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                            |                4 |             14 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                        | compute_weight_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                            |                3 |             14 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/axi_dma_1/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/s2mm_all_idle                                                                                                                 | compute_weight_i/axi_dma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s_soft_reset_i_re                                                                                                                                                          |                2 |             14 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | compute_weight_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                            |                3 |             14 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | compute_weight_i/axi_smc/inst/s03_nodes/s03_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                           |                4 |             14 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/axi_dma_1/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/p_11_out                                                                                                                      | compute_weight_i/axi_dma_1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/s_soft_reset_i_re                                                                                                                                                          |                1 |             14 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/E[0]                                                                                                                                                                                           |                                                                                                                                                                                                                                                  |                2 |             14 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | compute_weight_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                           |                4 |             14 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/b_reg/exit_bready                                                                                                                                                                                    | compute_weight_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                             |                2 |             14 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[13].srl_nx1/shift                                                                  |                                                                                                                                                                                                                                                  |                2 |             14 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr_1                                                                            | compute_weight_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                            |                4 |             16 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                            |                                                                                                                                                                                                                                                  |                1 |             16 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/compute_weight_2_0/U0/ap_block_pp1_stage0_subdone6_in                                                                                                                                                                                             | compute_weight_i/compute_weight_2_0/U0/compute_weight_2_g8j_U4/compute_weight_2_g8j_div_U/compute_weight_2_g8j_div_u_0/r_stage_reg[0]_0                                                                                                          |                2 |             16 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                        | compute_weight_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                  |                3 |             16 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                        | compute_weight_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                         |                3 |             16 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                        | compute_weight_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                            |                3 |             16 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                  |                                                                                                                                                                                                                                                  |                1 |             16 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                            |                                                                                                                                                                                                                                                  |                1 |             16 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                       | compute_weight_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                 |                3 |             16 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                        | compute_weight_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                            |                4 |             16 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/dmacr_i_reg[24][0]                                                                                                                                                                | compute_weight_i/axi_dma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/dmacr_i_reg[16][0]                                                                                                                                                         |                3 |             16 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/GEN_INDET_BTT.lsig_byte_cntr_reg[0][0]                                                                 | compute_weight_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/SR[0]                                                                                |                2 |             16 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                            |                                                                                                                                                                                                                                                  |                1 |             16 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/dmacr_i_reg[24]_0[0]                                                                                                                                                              | compute_weight_i/axi_dma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SS[0]                                                                                                                                                                      |                2 |             16 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                                  | compute_weight_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                             |                4 |             16 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                  |                                                                                                                                                                                                                                                  |                1 |             16 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                            |                                                                                                                                                                                                                                                  |                1 |             16 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                              | compute_weight_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                            |                3 |             16 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                                  | compute_weight_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                                                             |                3 |             16 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | compute_weight_i/axi_smc/inst/s03_entry_pipeline/s03_si_converter/inst/areset                                                                                                                                                                    |                3 |             18 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | compute_weight_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]             |                4 |             18 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[0]_0            |                                                                                                                                                                                                                                                  |                2 |             18 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                     | compute_weight_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]   |                3 |             18 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                        |                                                                                                                                                                                                                                                  |                2 |             18 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                                                                               | compute_weight_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                            |                3 |             18 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | compute_weight_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                            |                4 |             18 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | compute_weight_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                            |                4 |             18 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_dqual_reg_empty_reg                                     | compute_weight_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SR[0]                                     |                3 |             18 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_valid_fifo_ld12_out                                                                |                                                                                                                                                                                                                                                  |                3 |             18 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf             | compute_weight_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]   |                3 |             18 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[0]_0            | compute_weight_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]   |                3 |             18 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | compute_weight_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]   |                5 |             20 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | compute_weight_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[25]_i_1_n_0                                                                                           |                3 |             20 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_next_calc_error_reg_reg                                            |                                                                                                                                                                                                                                                  |                2 |             20 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | compute_weight_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                     |                4 |             20 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arvalid_re                                                                                                                                                                        | compute_weight_i/axi_dma_1/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                 |                4 |             20 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | compute_weight_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                    |                4 |             20 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/compute_weight_2_0/U0/ap_CS_fsm_state88                                                                                                                                                                                                           |                                                                                                                                                                                                                                                  |                6 |             22 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                             | compute_weight_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                 |                6 |             24 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                             | compute_weight_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                 |                6 |             24 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                            | compute_weight_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                |                4 |             24 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                                                                         | compute_weight_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                |                4 |             24 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_axis_packet_slave_normal_area.inst_allow_transfer_late/s_sc_valid                                                                                                       | compute_weight_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                 |                4 |             24 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/axi_smc/inst/s03_nodes/s03_b_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                             | compute_weight_i/axi_smc/inst/s03_nodes/s03_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                 |                4 |             24 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                             | compute_weight_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                 |                3 |             24 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                             | compute_weight_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                 |                4 |             24 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                             | compute_weight_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                 |                4 |             24 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                               |                                                                                                                                                                                                                                                  |                3 |             24 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                 |                                                                                                                                                                                                                                                  |                6 |             24 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc1_reg                                                                                                                                                   | compute_weight_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                       |                5 |             24 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                             | compute_weight_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                 |                4 |             24 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                             | compute_weight_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                 |                5 |             24 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                            | compute_weight_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                |                5 |             24 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                                                                                                                |                                                                                                                                                                                                                                                  |                3 |             24 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_boundary_axaddr_r_reg[11][0]                                                                                                    |                                                                                                                                                                                                                                                  |                5 |             24 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                                                                         | compute_weight_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                |                4 |             24 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/axi_smc/inst/s03_nodes/s03_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                             | compute_weight_i/axi_smc/inst/s03_nodes/s03_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                 |                5 |             24 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | compute_weight_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0] |                6 |             26 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                           |                                                                                                                                                                                                                                                  |                4 |             26 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/compute_weight_2_0/U0/i_reg_732[12]_i_1_n_6                                                                                                                                                                                                       | compute_weight_i/compute_weight_2_0/U0/ap_CS_fsm_state1                                                                                                                                                                                          |                3 |             26 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/dmacr_i_reg[24]_0[0]                                                                                                                                                              | compute_weight_i/axi_dma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                    |                5 |             26 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/compute_weight_2_0/U0/i_2_reg_8110                                                                                                                                                                                                                | compute_weight_i/compute_weight_2_0/U0/ap_NS_fsm158_out                                                                                                                                                                                          |                4 |             26 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/compute_weight_2_0/U0/i_3_reg_29050                                                                                                                                                                                                               |                                                                                                                                                                                                                                                  |                4 |             26 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | compute_weight_i/axi_dma_1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_FOR_SYNC.s_last_reg                                                                                                                                                    |                4 |             26 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/compute_weight_2_0/U0/ap_NS_fsm[83]                                                                                                                                                                                                               |                                                                                                                                                                                                                                                  |                3 |             26 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | compute_weight_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/SR[0]                                                                                                                                                                   |                6 |             26 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/compute_weight_2_0/U0/ap_NS_fsm[6]                                                                                                                                                                                                                |                                                                                                                                                                                                                                                  |                3 |             26 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/dmacr_i_reg[24][0]                                                                                                                                                                | compute_weight_i/axi_dma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                    |                5 |             26 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[16].srl_nx1/shift_qual                                                                                                                                  |                                                                                                                                                                                                                                                  |                4 |             28 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                | compute_weight_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]     |                6 |             28 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                            |                                                                                                                                                                                                                                                  |                2 |             28 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[0]_0                                                                                                                              |                                                                                                                                                                                                                                                  |                2 |             28 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | compute_weight_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/m_sc_areset_r                                                                                                                                                            |                7 |             28 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | compute_weight_i/axi_dma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                    |                7 |             28 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf                     | compute_weight_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]     |                4 |             28 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_dqual_reg                                          | compute_weight_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_cmd_cmplt_reg_reg_1              |                4 |             28 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                           |                                                                                                                                                                                                                                                  |                5 |             28 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/compute_weight_2_0/U0/exitcond1_reg_29010                                                                                                                                                                                                         |                                                                                                                                                                                                                                                  |                3 |             28 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/compute_weight_2_0/U0/ap_block_pp0_stage0_subdone                                                                                                                                                                                                 |                                                                                                                                                                                                                                                  |                6 |             30 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf                             | compute_weight_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]             |                5 |             30 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                   | compute_weight_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                       |                5 |             30 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                        | compute_weight_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]             |                6 |             30 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                  |                                                                                                                                                                                                                                                  |                2 |             32 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                               |                                                                                                                                                                                                                                                  |                3 |             32 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf             |                                                                                                                                                                                                                                                  |                2 |             32 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1_n_0                                                                                                                                      | compute_weight_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                       |                4 |             32 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh[0]_i_1_n_0                                                                                                         | compute_weight_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_reset_reg                                                                                                            |                4 |             32 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[0]_i_1_n_0                                                                                                         | compute_weight_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_reset_reg                                                                                                            |                4 |             32 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                            |                                                                                                                                                                                                                                                  |                2 |             32 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | compute_weight_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                       |                5 |             32 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | compute_weight_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                                                             |                7 |             32 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | compute_weight_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                             |                6 |             34 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/GEN_INDET_BTT.lsig_byte_cntr_reg[0][0]                                                                 | compute_weight_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[25]_i_1_n_0                                                                                                        |                5 |             36 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                 |                                                                                                                                                                                                                                                  |                8 |             40 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[11][0]                                                                                                               |                                                                                                                                                                                                                                                  |                8 |             40 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/compute_weight_2_0/U0/ap_NS_fsm[84]                                                                                                                                                                                                               |                                                                                                                                                                                                                                                  |                5 |             42 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | compute_weight_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/SR[0]                                                                                                                                                                   |               11 |             42 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/compute_weight_2_0/U0/tmp32_V_reg_37480                                                                                                                                                                                                           |                                                                                                                                                                                                                                                  |                4 |             46 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/compute_weight_2_0/U0/ap_block_pp1_stage0_subdone6_in                                                                                                                                                                                             |                                                                                                                                                                                                                                                  |                8 |             46 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/compute_weight_2_0/U0/compute_weight_2_eOg_U2/ce_r                                                                                                                                                                                                | compute_weight_i/compute_weight_2_0/U0/compute_weight_2_eOg_U2/compute_weight_2_ap_uitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/ZERO_DELAY/i_pipe/SR[0]                                                                              |                7 |             46 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/E[0]                                                                                                                                              | compute_weight_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                 |                6 |             48 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                                                                                          | compute_weight_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                 |                9 |             48 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/compute_weight_2_0/U0/ap_CS_fsm_state34                                                                                                                                                                                                           | compute_weight_i/compute_weight_2_0/U0/grp_sqrt_fixed_32_16_s_fu_822/agg_result_V_i_reg_3109_reg[0]                                                                                                                                              |                6 |             48 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                                                                                         | compute_weight_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                |                8 |             48 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/axi_smc/inst/s03_nodes/s03_aw_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                                                                                         | compute_weight_i/axi_smc/inst/s03_nodes/s03_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                |                9 |             48 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                                                                                         | compute_weight_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                |                9 |             48 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                                                                                          | compute_weight_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                 |                9 |             48 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/E[0]                                                                                                                                              | compute_weight_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                 |                9 |             48 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                                                                                         | compute_weight_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                |                8 |             48 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | compute_weight_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/areset                                                                                                                                                                             |               11 |             50 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | compute_weight_i/axi_dma_1/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                 |                9 |             50 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc3_reg                                                                                                                                                   | compute_weight_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                       |                7 |             50 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/E[0]                                                                                                                                                                              | compute_weight_i/axi_dma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                    |                9 |             52 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[25]_i_1_n_0                                                                                                                   | compute_weight_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_reset_reg                                                                                                            |                7 |             52 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_REG_FOR_SMPL.buffer_length_i_reg[25][0]                                                                                                                                       | compute_weight_i/axi_dma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                    |                5 |             52 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/compute_weight_2_0/U0/output_data_1_load_B                                                                                                                                                                                                        | compute_weight_i/compute_weight_2_0/U0/output_data_1_payload_B[31]_i_1_n_6                                                                                                                                                                       |                6 |             52 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/compute_weight_2_0/U0/output_data_1_load_A                                                                                                                                                                                                        | compute_weight_i/compute_weight_2_0/U0/output_data_1_payload_A[31]_i_1_n_6                                                                                                                                                                       |                9 |             52 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | compute_weight_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                             |               11 |             52 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                  | compute_weight_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                     |                9 |             52 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/compute_weight_2_0/U0/ap_NS_fsm1                                                                                                                                                                                                                  | compute_weight_i/compute_weight_2_0/U0/ap_CS_fsm_state6                                                                                                                                                                                          |                9 |             54 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg                 |                                                                                                                                                                                                                                                  |                4 |             58 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                        |                                                                                                                                                                                                                                                  |                4 |             58 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/E[0]                                                                                               | compute_weight_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                             |                9 |             60 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/E[0]                                                                                                       | compute_weight_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                             |               10 |             60 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_push_regfifo                                                                                                                 | compute_weight_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                         |                6 |             62 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_realigner_reg                                                                                                                   | compute_weight_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_tag_reg0                                                                                                     |               10 |             62 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                         |                                                                                                                                                                                                                                                  |               10 |             64 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/compute_weight_2_0/U0/input_data_0_load_B                                                                                                                                                                                                         |                                                                                                                                                                                                                                                  |               10 |             64 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/compute_weight_2_0/U0/ap_CS_fsm_state9                                                                                                                                                                                                            |                                                                                                                                                                                                                                                  |               12 |             64 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/compute_weight_2_0/U0/ap_CS_fsm_state12                                                                                                                                                                                                           |                                                                                                                                                                                                                                                  |                9 |             64 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_kh[31]_i_1_n_0                                                                                                                                      | compute_weight_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                       |                7 |             64 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/compute_weight_2_0/U0/ap_CS_fsm_state16                                                                                                                                                                                                           |                                                                                                                                                                                                                                                  |                9 |             64 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                   |                                                                                                                                                                                                                                                  |               10 |             64 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/compute_weight_2_0/U0/ap_CS_fsm_state17                                                                                                                                                                                                           | compute_weight_i/compute_weight_2_0/U0/norm_V_addr_loc_reg_779                                                                                                                                                                                   |                9 |             64 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_REG_FOR_SMPL.buffer_address_i_reg[0][0]                                                                                                                                       | compute_weight_i/axi_dma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                    |                7 |             64 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/rvalid                                                                                                                                                                            | compute_weight_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0                                                                                                                      |               12 |             64 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_REG_FOR_SMPL.buffer_address_i_reg[31][0]                                                                                                                                      | compute_weight_i/axi_dma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                    |                9 |             64 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_en                                                                                                                             | compute_weight_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out0                                                                                                             |               10 |             64 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_s_ready_dup                                                                                                                                 | compute_weight_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                  |                5 |             64 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/compute_weight_2_0/U0/compute_weight_2_g8j_U4/compute_weight_2_g8j_div_U/compute_weight_2_g8j_div_u_0/E[0]                                                                                                                                        |                                                                                                                                                                                                                                                  |                6 |             64 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/compute_weight_2_0/U0/ap_CS_fsm_state15                                                                                                                                                                                                           |                                                                                                                                                                                                                                                  |                9 |             64 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/compute_weight_2_0/U0/ap_CS_fsm_state11                                                                                                                                                                                                           |                                                                                                                                                                                                                                                  |                9 |             64 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                       |                                                                                                                                                                                                                                                  |                8 |             64 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/compute_weight_2_0/U0/p_Val2_7_reg_37110                                                                                                                                                                                                          |                                                                                                                                                                                                                                                  |               10 |             64 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/compute_weight_2_0/U0/ap_CS_fsm_state34                                                                                                                                                                                                           | compute_weight_i/compute_weight_2_0/U0/tmp_81_reg_3114                                                                                                                                                                                           |               12 |             64 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/compute_weight_2_0/U0/ap_CS_fsm_state13                                                                                                                                                                                                           |                                                                                                                                                                                                                                                  |                9 |             64 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/compute_weight_2_0/U0/ap_CS_fsm_state14                                                                                                                                                                                                           |                                                                                                                                                                                                                                                  |                9 |             64 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/compute_weight_2_0/U0/input_data_0_load_A                                                                                                                                                                                                         |                                                                                                                                                                                                                                                  |               11 |             64 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                             |                                                                                                                                                                                                                                                  |                8 |             64 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg | compute_weight_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_i_1_n_0                                                                                           |                7 |             66 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | compute_weight_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                  |               14 |             68 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1088]_i_2_n_0                                                                                                                                                                     | compute_weight_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1088]_i_1_n_0                                                                                                                                                   |                9 |             68 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/compute_weight_2_0/U0/exp_tmp_V_reg_29160                                                                                                                                                                                                         |                                                                                                                                                                                                                                                  |               14 |             68 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/compute_weight_2_0/U0/compute_weight_2_eOg_U2/ce                                                                                                                                                                                                  |                                                                                                                                                                                                                                                  |                9 |             68 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/compute_weight_2_0/U0/is_neg_reg_37170                                                                                                                                                                                                            |                                                                                                                                                                                                                                                  |                8 |             68 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/compute_weight_2_0/U0/ap_NS_fsm[29]                                                                                                                                                                                                               |                                                                                                                                                                                                                                                  |               12 |             68 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                                         | compute_weight_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[32]_i_1_n_0                                                                                                                                         |               10 |             68 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                              |                                                                                                                                                                                                                                                  |                9 |             68 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i                                                                                                                                                                                    |                                                                                                                                                                                                                                                  |               14 |             70 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_push_input_reg13_out                                                                                                                   | compute_weight_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_cache_type_reg0                                                                                                |                8 |             70 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                        |                                                                                                                                                                                                                                                  |               11 |             70 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | compute_weight_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_reset_reg                                                                                                            |               14 |             72 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_chcmd_reg                                                                                                                       | compute_weight_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_tag_reg0                                                                                                       |                6 |             72 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum                                                                                                                                    |                                                                                                                                                                                                                                                  |                7 |             72 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][0][userdata][7]_i_1_n_0                                                                                                     |                                                                                                                                                                                                                                                  |                6 |             72 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/compute_weight_2_0/U0/ap_CS_fsm_state33                                                                                                                                                                                                           |                                                                                                                                                                                                                                                  |               10 |             74 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/E[0]                                                                                  | compute_weight_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out0                                                                                                        |               14 |             74 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/skid_buffer[2052]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                  |                6 |             74 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/m_vector_i                                                                                                                                                                                    |                                                                                                                                                                                                                                                  |                6 |             74 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup                                                                                                                            | compute_weight_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                         |               13 |             74 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                    |                                                                                                                                                                                                                                                  |                6 |             76 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                               |                                                                                                                                                                                                                                                  |                7 |             76 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                                              |                                                                                                                                                                                                                                                  |                7 |             76 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/compute_weight_2_0/U0/tmp32_V_1_reg_37380                                                                                                                                                                                                         |                                                                                                                                                                                                                                                  |               13 |             76 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                    |                                                                                                                                                                                                                                                  |                7 |             78 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                                  |                8 |             78 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i                                                                                                                                                                                   |                                                                                                                                                                                                                                                  |                8 |             78 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                                                              |                                                                                                                                                                                                                                                  |                7 |             78 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                               |                                                                                                                                                                                                                                                  |               10 |             78 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/compute_weight_2_0/U0/man_V_2_reg_29320                                                                                                                                                                                                           |                                                                                                                                                                                                                                                  |               12 |             80 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                                  |               11 |             80 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/m_vector_i                                                                                                                                                                                   |                                                                                                                                                                                                                                                  |                9 |             80 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_ld_xfer                                                                                                                            | compute_weight_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_cache_reg0                                                                                                      |               11 |             82 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup                                                                                        | compute_weight_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                         |               11 |             82 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_en                                                                                    | compute_weight_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                         |               14 |             82 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | compute_weight_i/axi_dma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_FOR_SYNC.s_last_reg                                                                                                                                                    |                8 |             82 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_addr_reg1_out                                              | compute_weight_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1_n_0                                                                                                                      |                8 |             82 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_calc_error_reg_reg                                              | compute_weight_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1__0_n_0                                                                                                                   |                7 |             84 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                                     | compute_weight_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                       |               13 |             84 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer_reg[1125]_0                                                                                                                                                                       |                                                                                                                                                                                                                                                  |               10 |             86 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/compute_weight_2_0/U0/ap_NS_fsm[7]                                                                                                                                                                                                                |                                                                                                                                                                                                                                                  |               13 |             90 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                            |                                                                                                                                                                                                                                                  |               10 |             94 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i                                                                                                                                                                                    |                                                                                                                                                                                                                                                  |               15 |             94 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]_0                                                                                                                              |                                                                                                                                                                                                                                                  |               12 |             94 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/m_vector_i                                                                                                                                                                                    |                                                                                                                                                                                                                                                  |               13 |             94 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                                  |               11 |             94 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0]                                                                                                              |                                                                                                                                                                                                                                                  |               14 |             96 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                                                                                                                |                                                                                                                                                                                                                                                  |               10 |             96 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_axi_awready                                                                                                                                   |                                                                                                                                                                                                                                                  |               12 |             96 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_axi_arready                                                                                                                                   |                                                                                                                                                                                                                                                  |               12 |             96 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/E[0]                                                                                   | compute_weight_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_btt_cntr_reg[25]                                                |               15 |            104 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/compute_weight_2_0/U0/compute_weight_2_g8j_U4/compute_weight_2_g8j_div_U/start0_reg_n_6                                                                                                                                                           |                                                                                                                                                                                                                                                  |               23 |            114 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                             | compute_weight_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/SR[0]                                                                                                                                                                   |               13 |            118 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/axi_dma_1/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1__0_n_0                                                                                   | compute_weight_i/axi_dma_1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_FOR_SYNC.s_last_reg                                                                                                                                                    |               12 |            118 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/axi_dma_1/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0                                                                                      | compute_weight_i/axi_dma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_FOR_SYNC.s_last_reg                                                                                                                                                    |               13 |            118 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/E[0]                                                                                                                                                     | compute_weight_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                  |               17 |            120 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | compute_weight_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                       |               18 |            120 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo                                                                                                                                         | compute_weight_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                         |               15 |            120 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_ALEN_Q_reg[0]_0                                                                                                                | compute_weight_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                             |               12 |            120 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | compute_weight_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                         |               29 |            126 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/compute_weight_2_0/U0/ap_CS_fsm_state104                                                                                                                                                                                                          |                                                                                                                                                                                                                                                  |               17 |            128 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/compute_weight_2_0/U0/ap_CS_fsm_state103                                                                                                                                                                                                          |                                                                                                                                                                                                                                                  |               23 |            128 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                             | compute_weight_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/SR[0]                                                                                                                                                                   |               15 |            132 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                             | compute_weight_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                           |               14 |            134 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/axi_smc/inst/s03_nodes/s03_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                             | compute_weight_i/axi_smc/inst/s03_nodes/s03_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                           |               14 |            134 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i                                                                                                                                                                                     |                                                                                                                                                                                                                                                  |               11 |            134 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_ALEN_Q_reg[0]_0                                                                                                      | compute_weight_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                             |               13 |            134 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer[1122]_i_1_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                                  |               13 |            134 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/compute_weight_2_0/U0/ap_CS_fsm_state102                                                                                                                                                                                                          |                                                                                                                                                                                                                                                  |               23 |            144 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer[2056]_i_1_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                                  |               12 |            146 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                             | compute_weight_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                           |               14 |            146 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/compute_weight_2_0/U0/ap_CS_fsm_state98                                                                                                                                                                                                           |                                                                                                                                                                                                                                                  |               23 |            146 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/compute_weight_2_0/U0/ap_CS_fsm_state94                                                                                                                                                                                                           |                                                                                                                                                                                                                                                  |               27 |            146 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i                                                                                                                                                                                     |                                                                                                                                                                                                                                                  |               12 |            146 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                             | compute_weight_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                           |               14 |            146 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/compute_weight_2_0/U0/ap_CS_fsm_state101                                                                                                                                                                                                          |                                                                                                                                                                                                                                                  |               19 |            146 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/compute_weight_2_0/U0/ap_CS_fsm_state100                                                                                                                                                                                                          |                                                                                                                                                                                                                                                  |               26 |            146 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/compute_weight_2_0/U0/ap_CS_fsm_state99                                                                                                                                                                                                           |                                                                                                                                                                                                                                                  |               20 |            148 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/compute_weight_2_0/U0/ap_CS_fsm_state97                                                                                                                                                                                                           |                                                                                                                                                                                                                                                  |               23 |            148 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/compute_weight_2_0/U0/ap_CS_fsm_state90                                                                                                                                                                                                           |                                                                                                                                                                                                                                                  |               19 |            148 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/compute_weight_2_0/U0/ap_CS_fsm_state92                                                                                                                                                                                                           |                                                                                                                                                                                                                                                  |               26 |            148 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/compute_weight_2_0/U0/ap_CS_fsm_state93                                                                                                                                                                                                           |                                                                                                                                                                                                                                                  |               28 |            148 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/compute_weight_2_0/U0/ap_CS_fsm_state96                                                                                                                                                                                                           |                                                                                                                                                                                                                                                  |               22 |            148 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/compute_weight_2_0/U0/ap_CS_fsm_state95                                                                                                                                                                                                           |                                                                                                                                                                                                                                                  |               23 |            150 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/compute_weight_2_0/U0/ap_CS_fsm_state89                                                                                                                                                                                                           |                                                                                                                                                                                                                                                  |               24 |            150 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr_1                                                                            | compute_weight_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                            |               15 |            150 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | compute_weight_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                             |               34 |            150 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/compute_weight_2_0/U0/ap_CS_fsm_state91                                                                                                                                                                                                           |                                                                                                                                                                                                                                                  |               28 |            150 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                                                                               | compute_weight_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                            |               15 |            154 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                              | compute_weight_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/m_sc_areset_r                                                                                                                                                            |               15 |            156 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                              | compute_weight_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                            |               16 |            164 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                              | compute_weight_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                            |               15 |            164 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                 |                                                                                                                                                                                                                                                  |               11 |            176 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                 |                                                                                                                                                                                                                                                  |               11 |            176 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/axi_smc/inst/s03_nodes/s03_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                 |                                                                                                                                                                                                                                                  |               11 |            176 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                 |                                                                                                                                                                                                                                                  |               12 |            192 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                 |                                                                                                                                                                                                                                                  |               12 |            192 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                 |                                                                                                                                                                                                                                                  |               12 |            192 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                  |                                                                                                                                                                                                                                                  |               13 |            208 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                  |                                                                                                                                                                                                                                                  |               13 |            208 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                  |                                                                                                                                                                                                                                                  |               13 |            208 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                  |                                                                                                                                                                                                                                                  |               13 |            208 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                  |                                                                                                                                                                                                                                                  |               14 |            224 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | compute_weight_i/compute_weight_2_0/U0/compute_weight_2_g8j_U4/compute_weight_2_g8j_div_U/compute_weight_2_g8j_div_u_0/r_stage_reg[0]_0                                                                                                          |               58 |            328 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 | compute_weight_i/compute_weight_2_0/U0/compute_weight_2_eOg_U2/ce_r                                                                                                                                                                                                |                                                                                                                                                                                                                                                  |               69 |            448 |
|  compute_weight_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                  |              634 |           3806 |
+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


