#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Fri Dec 10 23:35:35 2021
# Process ID: 24164
# Current directory: D:/code/verilog/FPGA_Project/Ares/Ares.runs/imem_synth_1
# Command line: vivado.exe -log imem.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source imem.tcl
# Log file: D:/code/verilog/FPGA_Project/Ares/Ares.runs/imem_synth_1/imem.vds
# Journal file: D:/code/verilog/FPGA_Project/Ares/Ares.runs/imem_synth_1\vivado.jou
#-----------------------------------------------------------
source imem.tcl -notrace
