{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1585107453461 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1585107453462 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 25 11:37:33 2020 " "Processing started: Wed Mar 25 11:37:33 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1585107453462 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1585107453462 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Test_fir -c Test_fir " "Command: quartus_map --read_settings_files=on --write_settings_files=off Test_fir -c Test_fir" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1585107453462 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1585107454045 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Test_fir.v(49) " "Verilog HDL information at Test_fir.v(49): always construct contains both blocking and non-blocking assignments" {  } { { "../rtl/Test_fir.v" "" { Text "F:/FPGA_code/Test_fir_0516/rtl/Test_fir.v" 49 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1585107454154 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Test_fir.v(135) " "Verilog HDL information at Test_fir.v(135): always construct contains both blocking and non-blocking assignments" {  } { { "../rtl/Test_fir.v" "" { Text "F:/FPGA_code/Test_fir_0516/rtl/Test_fir.v" 135 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1585107454155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_code/test_fir_0516/rtl/test_fir.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_code/test_fir_0516/rtl/test_fir.v" { { "Info" "ISGN_ENTITY_NAME" "1 Test_fir " "Found entity 1: Test_fir" {  } { { "../rtl/Test_fir.v" "" { Text "F:/FPGA_code/Test_fir_0516/rtl/Test_fir.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1585107454158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1585107454158 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Test_fir " "Elaborating entity \"Test_fir\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1585107454220 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i Test_fir.v(49) " "Verilog HDL Always Construct warning at Test_fir.v(49): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/Test_fir.v" "" { Text "F:/FPGA_code/Test_fir_0516/rtl/Test_fir.v" 49 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1585107454332 "|Test_fir"}
{ "Error" "ESGN_ENTITY_IS_MISSING" "mult0 mult " "Node instance \"mult0\" instantiates undefined entity \"mult\"" {  } { { "../rtl/Test_fir.v" "mult0" { Text "F:/FPGA_code/Test_fir_0516/rtl/Test_fir.v" 80 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1585107454802 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "mult1 mult " "Node instance \"mult1\" instantiates undefined entity \"mult\"" {  } { { "../rtl/Test_fir.v" "mult1" { Text "F:/FPGA_code/Test_fir_0516/rtl/Test_fir.v" 87 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1585107454802 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "mult2 mult " "Node instance \"mult2\" instantiates undefined entity \"mult\"" {  } { { "../rtl/Test_fir.v" "mult2" { Text "F:/FPGA_code/Test_fir_0516/rtl/Test_fir.v" 94 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1585107454802 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "mult3 mult " "Node instance \"mult3\" instantiates undefined entity \"mult\"" {  } { { "../rtl/Test_fir.v" "mult3" { Text "F:/FPGA_code/Test_fir_0516/rtl/Test_fir.v" 101 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1585107454802 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "mult4 mult " "Node instance \"mult4\" instantiates undefined entity \"mult\"" {  } { { "../rtl/Test_fir.v" "mult4" { Text "F:/FPGA_code/Test_fir_0516/rtl/Test_fir.v" 108 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1585107454802 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "mult5 mult " "Node instance \"mult5\" instantiates undefined entity \"mult\"" {  } { { "../rtl/Test_fir.v" "mult5" { Text "F:/FPGA_code/Test_fir_0516/rtl/Test_fir.v" 115 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1585107454802 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "mult6 mult " "Node instance \"mult6\" instantiates undefined entity \"mult\"" {  } { { "../rtl/Test_fir.v" "mult6" { Text "F:/FPGA_code/Test_fir_0516/rtl/Test_fir.v" 122 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1585107454802 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "mult7 mult " "Node instance \"mult7\" instantiates undefined entity \"mult\"" {  } { { "../rtl/Test_fir.v" "mult7" { Text "F:/FPGA_code/Test_fir_0516/rtl/Test_fir.v" 129 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1585107454802 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/FPGA_code/Test_fir_0516/prj/output_files/Test_fir.map.smsg " "Generated suppressed messages file F:/FPGA_code/Test_fir_0516/prj/output_files/Test_fir.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1585107454849 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 8 s 11 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 8 errors, 11 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4591 " "Peak virtual memory: 4591 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1585107455317 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Mar 25 11:37:35 2020 " "Processing ended: Wed Mar 25 11:37:35 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1585107455317 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1585107455317 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1585107455317 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1585107455317 ""}
