//-----------------------------------------------------------------------------
// LSD Generator
//-----------------------------------------------------------------------------
// Perl Package        : LSD::generator::targetC (v1.1)
// LSD Source          : /home/p34x/p34x_chip/v_reddydev.priv.p34x_chip.chip_work/ipg_lsd/lsd_sys/source_32b/xml/reg_files/slice_pm/XGMAC_DWCXG_CORE_def.xml
// Register File Name  : XGMAC_DWCXG_CORE
// Register File Title : XGMAC DWCXG CORE
// Register Width      : 32
// Note                : Doxygen compliant comments
//-----------------------------------------------------------------------------

#ifndef _XGMAC_DWCXG_CORE_H
#define _XGMAC_DWCXG_CORE_H

//! \defgroup XGMAC_DWCXG_CORE Register File XGMAC_DWCXG_CORE - XGMAC DWCXG CORE
//! @{

//! Base Address of XGMAC_DWCXG_CORE
#define XGMAC_DWCXG_CORE_MODULE_BASE 0x00A30000u

//! \defgroup XGMAC_MAC_TX_CONFIGURATION_L Register XGMAC_MAC_TX_CONFIGURATION_L - XGMAC MAC Tx Configuration low word
//! @{

//! Register Offset (relative)
#define XGMAC_MAC_TX_CONFIGURATION_L 0x0
//! Register Offset (absolute) for 1st Instance XGMAC_DWCXG_CORE
#define XGMAC_DWCXG_CORE_XGMAC_MAC_TX_CONFIGURATION_L 0x00A30000u

//! Register Reset Value
#define XGMAC_MAC_TX_CONFIGURATION_L_RST 0x00000000u

//! Field TE - TE
#define XGMAC_MAC_TX_CONFIGURATION_L_TE_POS 0
//! Field TE - TE
#define XGMAC_MAC_TX_CONFIGURATION_L_TE_MASK 0x1u

//! Field DDIC - DDIC
#define XGMAC_MAC_TX_CONFIGURATION_L_DDIC_POS 1
//! Field DDIC - DDIC
#define XGMAC_MAC_TX_CONFIGURATION_L_DDIC_MASK 0x2u

//! Field RESERVED_2 - Reserved_2
#define XGMAC_MAC_TX_CONFIGURATION_L_RESERVED_2_POS 2
//! Field RESERVED_2 - Reserved_2
#define XGMAC_MAC_TX_CONFIGURATION_L_RESERVED_2_MASK 0x4u

//! Field ISM - ISM
#define XGMAC_MAC_TX_CONFIGURATION_L_ISM_POS 3
//! Field ISM - ISM
#define XGMAC_MAC_TX_CONFIGURATION_L_ISM_MASK 0x8u

//! Field ISR - ISR
#define XGMAC_MAC_TX_CONFIGURATION_L_ISR_POS 4
//! Field ISR - ISR
#define XGMAC_MAC_TX_CONFIGURATION_L_ISR_MASK 0xF0u

//! Field IPG - IPG
#define XGMAC_MAC_TX_CONFIGURATION_L_IPG_POS 8
//! Field IPG - IPG
#define XGMAC_MAC_TX_CONFIGURATION_L_IPG_MASK 0x700u

//! Field IFP - IFP
#define XGMAC_MAC_TX_CONFIGURATION_L_IFP_POS 11
//! Field IFP - IFP
#define XGMAC_MAC_TX_CONFIGURATION_L_IFP_MASK 0x800u

//! Field RESERVED_TC - Reserved_TC
#define XGMAC_MAC_TX_CONFIGURATION_L_RESERVED_TC_POS 12
//! Field RESERVED_TC - Reserved_TC
#define XGMAC_MAC_TX_CONFIGURATION_L_RESERVED_TC_MASK 0x1000u

//! Field RESERVED_LUD - Reserved_LUD
#define XGMAC_MAC_TX_CONFIGURATION_L_RESERVED_LUD_POS 13
//! Field RESERVED_LUD - Reserved_LUD
#define XGMAC_MAC_TX_CONFIGURATION_L_RESERVED_LUD_MASK 0x2000u

//! Field RESERVED_15_14 - Reserved_15_14
#define XGMAC_MAC_TX_CONFIGURATION_L_RESERVED_15_14_POS 14
//! Field RESERVED_15_14 - Reserved_15_14
#define XGMAC_MAC_TX_CONFIGURATION_L_RESERVED_15_14_MASK 0xC000u

//! @}

//! \defgroup XGMAC_MAC_TX_CONFIGURATION_H Register XGMAC_MAC_TX_CONFIGURATION_H - XGMAC MAC Tx Configuration high word
//! @{

//! Register Offset (relative)
#define XGMAC_MAC_TX_CONFIGURATION_H 0x4
//! Register Offset (absolute) for 1st Instance XGMAC_DWCXG_CORE
#define XGMAC_DWCXG_CORE_XGMAC_MAC_TX_CONFIGURATION_H 0x00A30004u

//! Register Reset Value
#define XGMAC_MAC_TX_CONFIGURATION_H_RST 0x00000000u

//! Field JD - JD
#define XGMAC_MAC_TX_CONFIGURATION_H_JD_POS 0
//! Field JD - JD
#define XGMAC_MAC_TX_CONFIGURATION_H_JD_MASK 0x1u

//! Field RESERVED_17 - Reserved_17
#define XGMAC_MAC_TX_CONFIGURATION_H_RESERVED_17_POS 1
//! Field RESERVED_17 - Reserved_17
#define XGMAC_MAC_TX_CONFIGURATION_H_RESERVED_17_MASK 0x2u

//! Field PCHM - PCHM
#define XGMAC_MAC_TX_CONFIGURATION_H_PCHM_POS 2
//! Field PCHM - PCHM
#define XGMAC_MAC_TX_CONFIGURATION_H_PCHM_MASK 0x4u

//! Field PEN - PEN
#define XGMAC_MAC_TX_CONFIGURATION_H_PEN_POS 3
//! Field PEN - PEN
#define XGMAC_MAC_TX_CONFIGURATION_H_PEN_MASK 0x8u

//! Field RESERVED_SARC - Reserved_SARC
#define XGMAC_MAC_TX_CONFIGURATION_H_RESERVED_SARC_POS 4
//! Field RESERVED_SARC - Reserved_SARC
#define XGMAC_MAC_TX_CONFIGURATION_H_RESERVED_SARC_MASK 0x70u

//! Field RESERVED_23 - Reserved_23
#define XGMAC_MAC_TX_CONFIGURATION_H_RESERVED_23_POS 7
//! Field RESERVED_23 - Reserved_23
#define XGMAC_MAC_TX_CONFIGURATION_H_RESERVED_23_MASK 0x80u

//! Field RESERVED_VNE - Reserved_VNE
#define XGMAC_MAC_TX_CONFIGURATION_H_RESERVED_VNE_POS 8
//! Field RESERVED_VNE - Reserved_VNE
#define XGMAC_MAC_TX_CONFIGURATION_H_RESERVED_VNE_MASK 0x100u

//! Field RESERVED_VNM - Reserved_VNM
#define XGMAC_MAC_TX_CONFIGURATION_H_RESERVED_VNM_POS 9
//! Field RESERVED_VNM - Reserved_VNM
#define XGMAC_MAC_TX_CONFIGURATION_H_RESERVED_VNM_MASK 0x200u

//! Field RESERVED_GT9WH - Reserved_GT9WH
#define XGMAC_MAC_TX_CONFIGURATION_H_RESERVED_GT9WH_POS 11
//! Field RESERVED_GT9WH - Reserved_GT9WH
#define XGMAC_MAC_TX_CONFIGURATION_H_RESERVED_GT9WH_MASK 0x800u

//! Field RESERVED_G9991EN - Reserved_G9991EN
#define XGMAC_MAC_TX_CONFIGURATION_H_RESERVED_G9991EN_POS 12
//! Field RESERVED_G9991EN - Reserved_G9991EN
#define XGMAC_MAC_TX_CONFIGURATION_H_RESERVED_G9991EN_MASK 0x1000u

//! Field SS - SS
#define XGMAC_MAC_TX_CONFIGURATION_H_SS_POS 13
//! Field SS - SS
#define XGMAC_MAC_TX_CONFIGURATION_H_SS_MASK 0xE000u

//! @}

//! \defgroup XGMAC_MAC_RX_CONFIGURATION_L Register XGMAC_MAC_RX_CONFIGURATION_L - XGMAC MAC Rx Configuration low word
//! @{

//! Register Offset (relative)
#define XGMAC_MAC_RX_CONFIGURATION_L 0x8
//! Register Offset (absolute) for 1st Instance XGMAC_DWCXG_CORE
#define XGMAC_DWCXG_CORE_XGMAC_MAC_RX_CONFIGURATION_L 0x00A30008u

//! Register Reset Value
#define XGMAC_MAC_RX_CONFIGURATION_L_RST 0x00000000u

//! Field RE - RE
#define XGMAC_MAC_RX_CONFIGURATION_L_RE_POS 0
//! Field RE - RE
#define XGMAC_MAC_RX_CONFIGURATION_L_RE_MASK 0x1u

//! Field ACS - ACS
#define XGMAC_MAC_RX_CONFIGURATION_L_ACS_POS 1
//! Field ACS - ACS
#define XGMAC_MAC_RX_CONFIGURATION_L_ACS_MASK 0x2u

//! Field CST - CST
#define XGMAC_MAC_RX_CONFIGURATION_L_CST_POS 2
//! Field CST - CST
#define XGMAC_MAC_RX_CONFIGURATION_L_CST_MASK 0x4u

//! Field DCRCC - DCRCC
#define XGMAC_MAC_RX_CONFIGURATION_L_DCRCC_POS 3
//! Field DCRCC - DCRCC
#define XGMAC_MAC_RX_CONFIGURATION_L_DCRCC_MASK 0x8u

//! Field SPEN - SPEN
#define XGMAC_MAC_RX_CONFIGURATION_L_SPEN_POS 4
//! Field SPEN - SPEN
#define XGMAC_MAC_RX_CONFIGURATION_L_SPEN_MASK 0x10u

//! Field USP - USP
#define XGMAC_MAC_RX_CONFIGURATION_L_USP_POS 5
//! Field USP - USP
#define XGMAC_MAC_RX_CONFIGURATION_L_USP_MASK 0x20u

//! Field GPSLCE - GPSLCE
#define XGMAC_MAC_RX_CONFIGURATION_L_GPSLCE_POS 6
//! Field GPSLCE - GPSLCE
#define XGMAC_MAC_RX_CONFIGURATION_L_GPSLCE_MASK 0x40u

//! Field WD - WD
#define XGMAC_MAC_RX_CONFIGURATION_L_WD_POS 7
//! Field WD - WD
#define XGMAC_MAC_RX_CONFIGURATION_L_WD_MASK 0x80u

//! Field JE - JE
#define XGMAC_MAC_RX_CONFIGURATION_L_JE_POS 8
//! Field JE - JE
#define XGMAC_MAC_RX_CONFIGURATION_L_JE_MASK 0x100u

//! Field IPC - IPC
#define XGMAC_MAC_RX_CONFIGURATION_L_IPC_POS 9
//! Field IPC - IPC
#define XGMAC_MAC_RX_CONFIGURATION_L_IPC_MASK 0x200u

//! Field LM - LM
#define XGMAC_MAC_RX_CONFIGURATION_L_LM_POS 10
//! Field LM - LM
#define XGMAC_MAC_RX_CONFIGURATION_L_LM_MASK 0x400u

//! Field S2KP - S2KP
#define XGMAC_MAC_RX_CONFIGURATION_L_S2KP_POS 11
//! Field S2KP - S2KP
#define XGMAC_MAC_RX_CONFIGURATION_L_S2KP_MASK 0x800u

//! Field RESERVED_HDSMS - Reserved_HDSMS
#define XGMAC_MAC_RX_CONFIGURATION_L_RESERVED_HDSMS_POS 12
//! Field RESERVED_HDSMS - Reserved_HDSMS
#define XGMAC_MAC_RX_CONFIGURATION_L_RESERVED_HDSMS_MASK 0x7000u

//! Field PRXM - PRXM
#define XGMAC_MAC_RX_CONFIGURATION_L_PRXM_POS 15
//! Field PRXM - PRXM
#define XGMAC_MAC_RX_CONFIGURATION_L_PRXM_MASK 0x8000u

//! @}

//! \defgroup XGMAC_MAC_RX_CONFIGURATION_H Register XGMAC_MAC_RX_CONFIGURATION_H - XGMAC MAC Rx Configuration high word
//! @{

//! Register Offset (relative)
#define XGMAC_MAC_RX_CONFIGURATION_H 0xC
//! Register Offset (absolute) for 1st Instance XGMAC_DWCXG_CORE
#define XGMAC_DWCXG_CORE_XGMAC_MAC_RX_CONFIGURATION_H 0x00A3000Cu

//! Register Reset Value
#define XGMAC_MAC_RX_CONFIGURATION_H_RST 0x00000000u

//! Field GPSL - GPSL
#define XGMAC_MAC_RX_CONFIGURATION_H_GPSL_POS 0
//! Field GPSL - GPSL
#define XGMAC_MAC_RX_CONFIGURATION_H_GPSL_MASK 0x3FFFu

//! Field RESERVED_ELEN - Reserved_ELEN
#define XGMAC_MAC_RX_CONFIGURATION_H_RESERVED_ELEN_POS 14
//! Field RESERVED_ELEN - Reserved_ELEN
#define XGMAC_MAC_RX_CONFIGURATION_H_RESERVED_ELEN_MASK 0x4000u

//! Field RESERVED_ARPEN - Reserved_ARPEN
#define XGMAC_MAC_RX_CONFIGURATION_H_RESERVED_ARPEN_POS 15
//! Field RESERVED_ARPEN - Reserved_ARPEN
#define XGMAC_MAC_RX_CONFIGURATION_H_RESERVED_ARPEN_MASK 0x8000u

//! @}

//! \defgroup XGMAC_MAC_PACKET_FILTER_L Register XGMAC_MAC_PACKET_FILTER_L - XGMAC MAC Packet Filter low word
//! @{

//! Register Offset (relative)
#define XGMAC_MAC_PACKET_FILTER_L 0x10
//! Register Offset (absolute) for 1st Instance XGMAC_DWCXG_CORE
#define XGMAC_DWCXG_CORE_XGMAC_MAC_PACKET_FILTER_L 0x00A30010u

//! Register Reset Value
#define XGMAC_MAC_PACKET_FILTER_L_RST 0x00000000u

//! Field PR - PR
#define XGMAC_MAC_PACKET_FILTER_L_PR_POS 0
//! Field PR - PR
#define XGMAC_MAC_PACKET_FILTER_L_PR_MASK 0x1u

//! Field RESERVED_HUC - Reserved_HUC
#define XGMAC_MAC_PACKET_FILTER_L_RESERVED_HUC_POS 1
//! Field RESERVED_HUC - Reserved_HUC
#define XGMAC_MAC_PACKET_FILTER_L_RESERVED_HUC_MASK 0x2u

//! Field RESERVED_HMC - Reserved_HMC
#define XGMAC_MAC_PACKET_FILTER_L_RESERVED_HMC_POS 2
//! Field RESERVED_HMC - Reserved_HMC
#define XGMAC_MAC_PACKET_FILTER_L_RESERVED_HMC_MASK 0x4u

//! Field DAIF - DAIF
#define XGMAC_MAC_PACKET_FILTER_L_DAIF_POS 3
//! Field DAIF - DAIF
#define XGMAC_MAC_PACKET_FILTER_L_DAIF_MASK 0x8u

//! Field PM - PM
#define XGMAC_MAC_PACKET_FILTER_L_PM_POS 4
//! Field PM - PM
#define XGMAC_MAC_PACKET_FILTER_L_PM_MASK 0x10u

//! Field DBF - DBF
#define XGMAC_MAC_PACKET_FILTER_L_DBF_POS 5
//! Field DBF - DBF
#define XGMAC_MAC_PACKET_FILTER_L_DBF_MASK 0x20u

//! Field PCF - PCF
#define XGMAC_MAC_PACKET_FILTER_L_PCF_POS 6
//! Field PCF - PCF
#define XGMAC_MAC_PACKET_FILTER_L_PCF_MASK 0xC0u

//! Field RESERVED_SAIF - Reserved_SAIF
#define XGMAC_MAC_PACKET_FILTER_L_RESERVED_SAIF_POS 8
//! Field RESERVED_SAIF - Reserved_SAIF
#define XGMAC_MAC_PACKET_FILTER_L_RESERVED_SAIF_MASK 0x100u

//! Field RESERVED_SAF - Reserved_SAF
#define XGMAC_MAC_PACKET_FILTER_L_RESERVED_SAF_POS 9
//! Field RESERVED_SAF - Reserved_SAF
#define XGMAC_MAC_PACKET_FILTER_L_RESERVED_SAF_MASK 0x200u

//! Field RESERVED_HPF - Reserved_HPF
#define XGMAC_MAC_PACKET_FILTER_L_RESERVED_HPF_POS 10
//! Field RESERVED_HPF - Reserved_HPF
#define XGMAC_MAC_PACKET_FILTER_L_RESERVED_HPF_MASK 0x400u

//! Field RESERVED_15_11 - Reserved_15_11
#define XGMAC_MAC_PACKET_FILTER_L_RESERVED_15_11_POS 11
//! Field RESERVED_15_11 - Reserved_15_11
#define XGMAC_MAC_PACKET_FILTER_L_RESERVED_15_11_MASK 0xF800u

//! @}

//! \defgroup XGMAC_MAC_PACKET_FILTER_H Register XGMAC_MAC_PACKET_FILTER_H - XGMAC MAC Packet Filter high word
//! @{

//! Register Offset (relative)
#define XGMAC_MAC_PACKET_FILTER_H 0x14
//! Register Offset (absolute) for 1st Instance XGMAC_DWCXG_CORE
#define XGMAC_DWCXG_CORE_XGMAC_MAC_PACKET_FILTER_H 0x00A30014u

//! Register Reset Value
#define XGMAC_MAC_PACKET_FILTER_H_RST 0x00000000u

//! Field VTFE - VTFE
#define XGMAC_MAC_PACKET_FILTER_H_VTFE_POS 0
//! Field VTFE - VTFE
#define XGMAC_MAC_PACKET_FILTER_H_VTFE_MASK 0x1u

//! Field RESERVED_19_17 - Reserved_19_17
#define XGMAC_MAC_PACKET_FILTER_H_RESERVED_19_17_POS 1
//! Field RESERVED_19_17 - Reserved_19_17
#define XGMAC_MAC_PACKET_FILTER_H_RESERVED_19_17_MASK 0xEu

//! Field RESERVED_IPFE - Reserved_IPFE
#define XGMAC_MAC_PACKET_FILTER_H_RESERVED_IPFE_POS 4
//! Field RESERVED_IPFE - Reserved_IPFE
#define XGMAC_MAC_PACKET_FILTER_H_RESERVED_IPFE_MASK 0x10u

//! Field RESERVED_DNTU - Reserved_DNTU
#define XGMAC_MAC_PACKET_FILTER_H_RESERVED_DNTU_POS 5
//! Field RESERVED_DNTU - Reserved_DNTU
#define XGMAC_MAC_PACKET_FILTER_H_RESERVED_DNTU_MASK 0x20u

//! Field RESERVED_VUCC - Reserved_VUCC
#define XGMAC_MAC_PACKET_FILTER_H_RESERVED_VUCC_POS 6
//! Field RESERVED_VUCC - Reserved_VUCC
#define XGMAC_MAC_PACKET_FILTER_H_RESERVED_VUCC_MASK 0x40u

//! Field RESERVED_30_23 - Reserved_30_23
#define XGMAC_MAC_PACKET_FILTER_H_RESERVED_30_23_POS 7
//! Field RESERVED_30_23 - Reserved_30_23
#define XGMAC_MAC_PACKET_FILTER_H_RESERVED_30_23_MASK 0x7F80u

//! Field RA - RA
#define XGMAC_MAC_PACKET_FILTER_H_RA_POS 15
//! Field RA - RA
#define XGMAC_MAC_PACKET_FILTER_H_RA_MASK 0x8000u

//! @}

//! \defgroup XGMAC_MAC_WATCHDOG_TIMEOUT_L Register XGMAC_MAC_WATCHDOG_TIMEOUT_L - XGMAC MAC Watchdog Timeout low word
//! @{

//! Register Offset (relative)
#define XGMAC_MAC_WATCHDOG_TIMEOUT_L 0x18
//! Register Offset (absolute) for 1st Instance XGMAC_DWCXG_CORE
#define XGMAC_DWCXG_CORE_XGMAC_MAC_WATCHDOG_TIMEOUT_L 0x00A30018u

//! Register Reset Value
#define XGMAC_MAC_WATCHDOG_TIMEOUT_L_RST 0x00000000u

//! Field WTO - WTO
#define XGMAC_MAC_WATCHDOG_TIMEOUT_L_WTO_POS 0
//! Field WTO - WTO
#define XGMAC_MAC_WATCHDOG_TIMEOUT_L_WTO_MASK 0xFu

//! Field RESERVED_7_4 - Reserved_7_4
#define XGMAC_MAC_WATCHDOG_TIMEOUT_L_RESERVED_7_4_POS 4
//! Field RESERVED_7_4 - Reserved_7_4
#define XGMAC_MAC_WATCHDOG_TIMEOUT_L_RESERVED_7_4_MASK 0xF0u

//! Field PWE - PWE
#define XGMAC_MAC_WATCHDOG_TIMEOUT_L_PWE_POS 8
//! Field PWE - PWE
#define XGMAC_MAC_WATCHDOG_TIMEOUT_L_PWE_MASK 0x100u

//! Field RESERVED_31_9 - Reserved_31_9
#define XGMAC_MAC_WATCHDOG_TIMEOUT_L_RESERVED_31_9_POS 9
//! Field RESERVED_31_9 - Reserved_31_9
#define XGMAC_MAC_WATCHDOG_TIMEOUT_L_RESERVED_31_9_MASK 0xFE00u

//! @}

//! \defgroup XGMAC_MAC_WATCHDOG_TIMEOUT_H Register XGMAC_MAC_WATCHDOG_TIMEOUT_H - XGMAC MAC Watchdog Timeout high word
//! @{

//! Register Offset (relative)
#define XGMAC_MAC_WATCHDOG_TIMEOUT_H 0x1C
//! Register Offset (absolute) for 1st Instance XGMAC_DWCXG_CORE
#define XGMAC_DWCXG_CORE_XGMAC_MAC_WATCHDOG_TIMEOUT_H 0x00A3001Cu

//! Register Reset Value
#define XGMAC_MAC_WATCHDOG_TIMEOUT_H_RST 0x00000000u

//! Field RESERVED_31_9 - Reserved_31_9
#define XGMAC_MAC_WATCHDOG_TIMEOUT_H_RESERVED_31_9_POS 0
//! Field RESERVED_31_9 - Reserved_31_9
#define XGMAC_MAC_WATCHDOG_TIMEOUT_H_RESERVED_31_9_MASK 0xFFFFu

//! @}

//! \defgroup XGMAC_MAC_VLAN_TAG_L Register XGMAC_MAC_VLAN_TAG_L - XGMAC MAC VLAN Tag low word
//! @{

//! Register Offset (relative)
#define XGMAC_MAC_VLAN_TAG_L 0xA0
//! Register Offset (absolute) for 1st Instance XGMAC_DWCXG_CORE
#define XGMAC_DWCXG_CORE_XGMAC_MAC_VLAN_TAG_L 0x00A300A0u

//! Register Reset Value
#define XGMAC_MAC_VLAN_TAG_L_RST 0x00000000u

//! Field VID - VID
#define XGMAC_MAC_VLAN_TAG_L_VID_POS 0
//! Field VID - VID
#define XGMAC_MAC_VLAN_TAG_L_VID_MASK 0xFFFFu

//! @}

//! \defgroup XGMAC_MAC_VLAN_TAG_H Register XGMAC_MAC_VLAN_TAG_H - XGMAC MAC VLAN Tag high word
//! @{

//! Register Offset (relative)
#define XGMAC_MAC_VLAN_TAG_H 0xA4
//! Register Offset (absolute) for 1st Instance XGMAC_DWCXG_CORE
#define XGMAC_DWCXG_CORE_XGMAC_MAC_VLAN_TAG_H 0x00A300A4u

//! Register Reset Value
#define XGMAC_MAC_VLAN_TAG_H_RST 0x00000000u

//! Field ETV - ETV
#define XGMAC_MAC_VLAN_TAG_H_ETV_POS 0
//! Field ETV - ETV
#define XGMAC_MAC_VLAN_TAG_H_ETV_MASK 0x1u

//! Field VTIM - VTIM
#define XGMAC_MAC_VLAN_TAG_H_VTIM_POS 1
//! Field VTIM - VTIM
#define XGMAC_MAC_VLAN_TAG_H_VTIM_MASK 0x2u

//! Field ESVL - ESVL
#define XGMAC_MAC_VLAN_TAG_H_ESVL_POS 2
//! Field ESVL - ESVL
#define XGMAC_MAC_VLAN_TAG_H_ESVL_MASK 0x4u

//! Field ERSVLM - ERSVLM
#define XGMAC_MAC_VLAN_TAG_H_ERSVLM_POS 3
//! Field ERSVLM - ERSVLM
#define XGMAC_MAC_VLAN_TAG_H_ERSVLM_MASK 0x8u

//! Field DOVLTC - DOVLTC
#define XGMAC_MAC_VLAN_TAG_H_DOVLTC_POS 4
//! Field DOVLTC - DOVLTC
#define XGMAC_MAC_VLAN_TAG_H_DOVLTC_MASK 0x10u

//! Field EVLS - EVLS
#define XGMAC_MAC_VLAN_TAG_H_EVLS_POS 5
//! Field EVLS - EVLS
#define XGMAC_MAC_VLAN_TAG_H_EVLS_MASK 0x60u

//! Field RESERVED_23 - Reserved_23
#define XGMAC_MAC_VLAN_TAG_H_RESERVED_23_POS 7
//! Field RESERVED_23 - Reserved_23
#define XGMAC_MAC_VLAN_TAG_H_RESERVED_23_MASK 0x80u

//! Field EVLRXS - EVLRXS
#define XGMAC_MAC_VLAN_TAG_H_EVLRXS_POS 8
//! Field EVLRXS - EVLRXS
#define XGMAC_MAC_VLAN_TAG_H_EVLRXS_MASK 0x100u

//! Field RESERVED_VTHM - Reserved_VTHM
#define XGMAC_MAC_VLAN_TAG_H_RESERVED_VTHM_POS 9
//! Field RESERVED_VTHM - Reserved_VTHM
#define XGMAC_MAC_VLAN_TAG_H_RESERVED_VTHM_MASK 0x200u

//! Field RESERVED_EDVLP - Reserved_EDVLP
#define XGMAC_MAC_VLAN_TAG_H_RESERVED_EDVLP_POS 10
//! Field RESERVED_EDVLP - Reserved_EDVLP
#define XGMAC_MAC_VLAN_TAG_H_RESERVED_EDVLP_MASK 0x400u

//! Field RESERVED_ERIVLT - Reserved_ERIVLT
#define XGMAC_MAC_VLAN_TAG_H_RESERVED_ERIVLT_POS 11
//! Field RESERVED_ERIVLT - Reserved_ERIVLT
#define XGMAC_MAC_VLAN_TAG_H_RESERVED_ERIVLT_MASK 0x800u

//! Field RESERVED_EIVLS - Reserved_EIVLS
#define XGMAC_MAC_VLAN_TAG_H_RESERVED_EIVLS_POS 12
//! Field RESERVED_EIVLS - Reserved_EIVLS
#define XGMAC_MAC_VLAN_TAG_H_RESERVED_EIVLS_MASK 0x3000u

//! Field RESERVED_30 - Reserved_30
#define XGMAC_MAC_VLAN_TAG_H_RESERVED_30_POS 14
//! Field RESERVED_30 - Reserved_30
#define XGMAC_MAC_VLAN_TAG_H_RESERVED_30_MASK 0x4000u

//! Field RESERVED_EIVLRXS - Reserved_EIVLRXS
#define XGMAC_MAC_VLAN_TAG_H_RESERVED_EIVLRXS_POS 15
//! Field RESERVED_EIVLRXS - Reserved_EIVLRXS
#define XGMAC_MAC_VLAN_TAG_H_RESERVED_EIVLRXS_MASK 0x8000u

//! @}

//! \defgroup XGMAC_MAC_RX_ETH_TYPE_MATCH_L Register XGMAC_MAC_RX_ETH_TYPE_MATCH_L - XGMAC MAC Rx Eth Type Match low word
//! @{

//! Register Offset (relative)
#define XGMAC_MAC_RX_ETH_TYPE_MATCH_L 0xD8
//! Register Offset (absolute) for 1st Instance XGMAC_DWCXG_CORE
#define XGMAC_DWCXG_CORE_XGMAC_MAC_RX_ETH_TYPE_MATCH_L 0x00A300D8u

//! Register Reset Value
#define XGMAC_MAC_RX_ETH_TYPE_MATCH_L_RST 0x00000000u

//! Field ET - ET
#define XGMAC_MAC_RX_ETH_TYPE_MATCH_L_ET_POS 0
//! Field ET - ET
#define XGMAC_MAC_RX_ETH_TYPE_MATCH_L_ET_MASK 0xFFFFu

//! @}

//! \defgroup XGMAC_MAC_RX_ETH_TYPE_MATCH_H Register XGMAC_MAC_RX_ETH_TYPE_MATCH_H - XGMAC MAC Rx Eth Type Match high word
//! @{

//! Register Offset (relative)
#define XGMAC_MAC_RX_ETH_TYPE_MATCH_H 0xDC
//! Register Offset (absolute) for 1st Instance XGMAC_DWCXG_CORE
#define XGMAC_DWCXG_CORE_XGMAC_MAC_RX_ETH_TYPE_MATCH_H 0x00A300DCu

//! Register Reset Value
#define XGMAC_MAC_RX_ETH_TYPE_MATCH_H_RST 0x00000000u

//! Field RESERVED_31_16 - Reserved_31_16
#define XGMAC_MAC_RX_ETH_TYPE_MATCH_H_RESERVED_31_16_POS 0
//! Field RESERVED_31_16 - Reserved_31_16
#define XGMAC_MAC_RX_ETH_TYPE_MATCH_H_RESERVED_31_16_MASK 0xFFFFu

//! @}

//! \defgroup XGMAC_MAC_Q0_TX_FLOW_CTRL_L Register XGMAC_MAC_Q0_TX_FLOW_CTRL_L - XGMAC MAC Q0 Tx Flow Ctrl low word
//! @{

//! Register Offset (relative)
#define XGMAC_MAC_Q0_TX_FLOW_CTRL_L 0xE0
//! Register Offset (absolute) for 1st Instance XGMAC_DWCXG_CORE
#define XGMAC_DWCXG_CORE_XGMAC_MAC_Q0_TX_FLOW_CTRL_L 0x00A300E0u

//! Register Reset Value
#define XGMAC_MAC_Q0_TX_FLOW_CTRL_L_RST 0x00000000u

//! Field FCB - FCB
#define XGMAC_MAC_Q0_TX_FLOW_CTRL_L_FCB_POS 0
//! Field FCB - FCB
#define XGMAC_MAC_Q0_TX_FLOW_CTRL_L_FCB_MASK 0x1u

//! Field TFE - TFE
#define XGMAC_MAC_Q0_TX_FLOW_CTRL_L_TFE_POS 1
//! Field TFE - TFE
#define XGMAC_MAC_Q0_TX_FLOW_CTRL_L_TFE_MASK 0x2u

//! Field RESERVED_3_2 - Reserved_3_2
#define XGMAC_MAC_Q0_TX_FLOW_CTRL_L_RESERVED_3_2_POS 2
//! Field RESERVED_3_2 - Reserved_3_2
#define XGMAC_MAC_Q0_TX_FLOW_CTRL_L_RESERVED_3_2_MASK 0xCu

//! Field PLT - PLT
#define XGMAC_MAC_Q0_TX_FLOW_CTRL_L_PLT_POS 4
//! Field PLT - PLT
#define XGMAC_MAC_Q0_TX_FLOW_CTRL_L_PLT_MASK 0x70u

//! Field DZPQ - DZPQ
#define XGMAC_MAC_Q0_TX_FLOW_CTRL_L_DZPQ_POS 7
//! Field DZPQ - DZPQ
#define XGMAC_MAC_Q0_TX_FLOW_CTRL_L_DZPQ_MASK 0x80u

//! Field RESERVED_15_8 - Reserved_15_8
#define XGMAC_MAC_Q0_TX_FLOW_CTRL_L_RESERVED_15_8_POS 8
//! Field RESERVED_15_8 - Reserved_15_8
#define XGMAC_MAC_Q0_TX_FLOW_CTRL_L_RESERVED_15_8_MASK 0xFF00u

//! @}

//! \defgroup XGMAC_MAC_Q0_TX_FLOW_CTRL_H Register XGMAC_MAC_Q0_TX_FLOW_CTRL_H - XGMAC MAC Q0 Tx Flow Ctrl high word
//! @{

//! Register Offset (relative)
#define XGMAC_MAC_Q0_TX_FLOW_CTRL_H 0xE4
//! Register Offset (absolute) for 1st Instance XGMAC_DWCXG_CORE
#define XGMAC_DWCXG_CORE_XGMAC_MAC_Q0_TX_FLOW_CTRL_H 0x00A300E4u

//! Register Reset Value
#define XGMAC_MAC_Q0_TX_FLOW_CTRL_H_RST 0x00000000u

//! Field PT - PT
#define XGMAC_MAC_Q0_TX_FLOW_CTRL_H_PT_POS 0
//! Field PT - PT
#define XGMAC_MAC_Q0_TX_FLOW_CTRL_H_PT_MASK 0xFFFFu

//! @}

//! \defgroup XGMAC_MAC_RX_FLOW_CTRL_L Register XGMAC_MAC_RX_FLOW_CTRL_L - XGMAC MAC Rx Flow Ctrl low word
//! @{

//! Register Offset (relative)
#define XGMAC_MAC_RX_FLOW_CTRL_L 0x120
//! Register Offset (absolute) for 1st Instance XGMAC_DWCXG_CORE
#define XGMAC_DWCXG_CORE_XGMAC_MAC_RX_FLOW_CTRL_L 0x00A30120u

//! Register Reset Value
#define XGMAC_MAC_RX_FLOW_CTRL_L_RST 0x00000000u

//! Field RFE - RFE
#define XGMAC_MAC_RX_FLOW_CTRL_L_RFE_POS 0
//! Field RFE - RFE
#define XGMAC_MAC_RX_FLOW_CTRL_L_RFE_MASK 0x1u

//! Field UP - UP
#define XGMAC_MAC_RX_FLOW_CTRL_L_UP_POS 1
//! Field UP - UP
#define XGMAC_MAC_RX_FLOW_CTRL_L_UP_MASK 0x2u

//! Field RESERVED_7_2 - Reserved_7_2
#define XGMAC_MAC_RX_FLOW_CTRL_L_RESERVED_7_2_POS 2
//! Field RESERVED_7_2 - Reserved_7_2
#define XGMAC_MAC_RX_FLOW_CTRL_L_RESERVED_7_2_MASK 0xFCu

//! Field RESERVED_PFCE - Reserved_PFCE
#define XGMAC_MAC_RX_FLOW_CTRL_L_RESERVED_PFCE_POS 8
//! Field RESERVED_PFCE - Reserved_PFCE
#define XGMAC_MAC_RX_FLOW_CTRL_L_RESERVED_PFCE_MASK 0x100u

//! Field RESERVED_31_9 - Reserved_31_9
#define XGMAC_MAC_RX_FLOW_CTRL_L_RESERVED_31_9_POS 9
//! Field RESERVED_31_9 - Reserved_31_9
#define XGMAC_MAC_RX_FLOW_CTRL_L_RESERVED_31_9_MASK 0xFE00u

//! @}

//! \defgroup XGMAC_MAC_RX_FLOW_CTRL_H Register XGMAC_MAC_RX_FLOW_CTRL_H - XGMAC MAC Rx Flow Ctrl high word
//! @{

//! Register Offset (relative)
#define XGMAC_MAC_RX_FLOW_CTRL_H 0x124
//! Register Offset (absolute) for 1st Instance XGMAC_DWCXG_CORE
#define XGMAC_DWCXG_CORE_XGMAC_MAC_RX_FLOW_CTRL_H 0x00A30124u

//! Register Reset Value
#define XGMAC_MAC_RX_FLOW_CTRL_H_RST 0x00000000u

//! Field RESERVED_31_9 - Reserved_31_9
#define XGMAC_MAC_RX_FLOW_CTRL_H_RESERVED_31_9_POS 0
//! Field RESERVED_31_9 - Reserved_31_9
#define XGMAC_MAC_RX_FLOW_CTRL_H_RESERVED_31_9_MASK 0xFFFFu

//! @}

//! \defgroup XGMAC_MAC_INTERRUPT_STATUS_L Register XGMAC_MAC_INTERRUPT_STATUS_L - XGMAC MAC Interrupt Status low word
//! @{

//! Register Offset (relative)
#define XGMAC_MAC_INTERRUPT_STATUS_L 0x160
//! Register Offset (absolute) for 1st Instance XGMAC_DWCXG_CORE
#define XGMAC_DWCXG_CORE_XGMAC_MAC_INTERRUPT_STATUS_L 0x00A30160u

//! Register Reset Value
#define XGMAC_MAC_INTERRUPT_STATUS_L_RST 0x00000000u

//! Field LSI - LSI
#define XGMAC_MAC_INTERRUPT_STATUS_L_LSI_POS 0
//! Field LSI - LSI
#define XGMAC_MAC_INTERRUPT_STATUS_L_LSI_MASK 0x1u

//! Field SMI - SMI
#define XGMAC_MAC_INTERRUPT_STATUS_L_SMI_POS 1
//! Field SMI - SMI
#define XGMAC_MAC_INTERRUPT_STATUS_L_SMI_MASK 0x2u

//! Field RESERVED_3_2 - Reserved_3_2
#define XGMAC_MAC_INTERRUPT_STATUS_L_RESERVED_3_2_POS 2
//! Field RESERVED_3_2 - Reserved_3_2
#define XGMAC_MAC_INTERRUPT_STATUS_L_RESERVED_3_2_MASK 0xCu

//! Field RESERVED_PMTIS - Reserved_PMTIS
#define XGMAC_MAC_INTERRUPT_STATUS_L_RESERVED_PMTIS_POS 4
//! Field RESERVED_PMTIS - Reserved_PMTIS
#define XGMAC_MAC_INTERRUPT_STATUS_L_RESERVED_PMTIS_MASK 0x10u

//! Field LPIIS - LPIIS
#define XGMAC_MAC_INTERRUPT_STATUS_L_LPIIS_POS 5
//! Field LPIIS - LPIIS
#define XGMAC_MAC_INTERRUPT_STATUS_L_LPIIS_MASK 0x20u

//! Field RESERVED_8_6 - Reserved_8_6
#define XGMAC_MAC_INTERRUPT_STATUS_L_RESERVED_8_6_POS 6
//! Field RESERVED_8_6 - Reserved_8_6
#define XGMAC_MAC_INTERRUPT_STATUS_L_RESERVED_8_6_MASK 0x1C0u

//! Field MMCRXIS - MMCRXIS
#define XGMAC_MAC_INTERRUPT_STATUS_L_MMCRXIS_POS 9
//! Field MMCRXIS - MMCRXIS
#define XGMAC_MAC_INTERRUPT_STATUS_L_MMCRXIS_MASK 0x200u

//! Field MMCTXIS - MMCTXIS
#define XGMAC_MAC_INTERRUPT_STATUS_L_MMCTXIS_POS 10
//! Field MMCTXIS - MMCTXIS
#define XGMAC_MAC_INTERRUPT_STATUS_L_MMCTXIS_MASK 0x400u

//! Field RESERVED_11 - Reserved_11
#define XGMAC_MAC_INTERRUPT_STATUS_L_RESERVED_11_POS 11
//! Field RESERVED_11 - Reserved_11
#define XGMAC_MAC_INTERRUPT_STATUS_L_RESERVED_11_MASK 0x800u

//! Field TSIS - TSIS
#define XGMAC_MAC_INTERRUPT_STATUS_L_TSIS_POS 12
//! Field TSIS - TSIS
#define XGMAC_MAC_INTERRUPT_STATUS_L_TSIS_MASK 0x1000u

//! Field TXESIS - TXESIS
#define XGMAC_MAC_INTERRUPT_STATUS_L_TXESIS_POS 13
//! Field TXESIS - TXESIS
#define XGMAC_MAC_INTERRUPT_STATUS_L_TXESIS_MASK 0x2000u

//! Field RXESIS - RXESIS
#define XGMAC_MAC_INTERRUPT_STATUS_L_RXESIS_POS 14
//! Field RXESIS - RXESIS
#define XGMAC_MAC_INTERRUPT_STATUS_L_RXESIS_MASK 0x4000u

//! Field GPIIS - GPIIS
#define XGMAC_MAC_INTERRUPT_STATUS_L_GPIIS_POS 15
//! Field GPIIS - GPIIS
#define XGMAC_MAC_INTERRUPT_STATUS_L_GPIIS_MASK 0x8000u

//! @}

//! \defgroup XGMAC_MAC_INTERRUPT_STATUS_H Register XGMAC_MAC_INTERRUPT_STATUS_H - XGMAC MAC Interrupt Status high word
//! @{

//! Register Offset (relative)
#define XGMAC_MAC_INTERRUPT_STATUS_H 0x164
//! Register Offset (absolute) for 1st Instance XGMAC_DWCXG_CORE
#define XGMAC_DWCXG_CORE_XGMAC_MAC_INTERRUPT_STATUS_H 0x00A30164u

//! Register Reset Value
#define XGMAC_MAC_INTERRUPT_STATUS_H_RST 0x00000000u

//! Field RESERVED_23_16 - Reserved_23_16
#define XGMAC_MAC_INTERRUPT_STATUS_H_RESERVED_23_16_POS 0
//! Field RESERVED_23_16 - Reserved_23_16
#define XGMAC_MAC_INTERRUPT_STATUS_H_RESERVED_23_16_MASK 0xFFu

//! Field LS - LS
#define XGMAC_MAC_INTERRUPT_STATUS_H_LS_POS 8
//! Field LS - LS
#define XGMAC_MAC_INTERRUPT_STATUS_H_LS_MASK 0x300u

//! Field RESERVED_31_26 - Reserved_31_26
#define XGMAC_MAC_INTERRUPT_STATUS_H_RESERVED_31_26_POS 10
//! Field RESERVED_31_26 - Reserved_31_26
#define XGMAC_MAC_INTERRUPT_STATUS_H_RESERVED_31_26_MASK 0xFC00u

//! @}

//! \defgroup XGMAC_MAC_INTERRUPT_ENABLE_L Register XGMAC_MAC_INTERRUPT_ENABLE_L - XGMAC MAC Interrupt Enable low word
//! @{

//! Register Offset (relative)
#define XGMAC_MAC_INTERRUPT_ENABLE_L 0x168
//! Register Offset (absolute) for 1st Instance XGMAC_DWCXG_CORE
#define XGMAC_DWCXG_CORE_XGMAC_MAC_INTERRUPT_ENABLE_L 0x00A30168u

//! Register Reset Value
#define XGMAC_MAC_INTERRUPT_ENABLE_L_RST 0x00000000u

//! Field RESERVED_3_0 - Reserved_3_0
#define XGMAC_MAC_INTERRUPT_ENABLE_L_RESERVED_3_0_POS 0
//! Field RESERVED_3_0 - Reserved_3_0
#define XGMAC_MAC_INTERRUPT_ENABLE_L_RESERVED_3_0_MASK 0xFu

//! Field RESERVED_PMTIE - Reserved_PMTIE
#define XGMAC_MAC_INTERRUPT_ENABLE_L_RESERVED_PMTIE_POS 4
//! Field RESERVED_PMTIE - Reserved_PMTIE
#define XGMAC_MAC_INTERRUPT_ENABLE_L_RESERVED_PMTIE_MASK 0x10u

//! Field LPIIE - LPIIE
#define XGMAC_MAC_INTERRUPT_ENABLE_L_LPIIE_POS 5
//! Field LPIIE - LPIIE
#define XGMAC_MAC_INTERRUPT_ENABLE_L_LPIIE_MASK 0x20u

//! Field RESERVED_11_6 - Reserved_11_6
#define XGMAC_MAC_INTERRUPT_ENABLE_L_RESERVED_11_6_POS 6
//! Field RESERVED_11_6 - Reserved_11_6
#define XGMAC_MAC_INTERRUPT_ENABLE_L_RESERVED_11_6_MASK 0xFC0u

//! Field TSIE - TSIE
#define XGMAC_MAC_INTERRUPT_ENABLE_L_TSIE_POS 12
//! Field TSIE - TSIE
#define XGMAC_MAC_INTERRUPT_ENABLE_L_TSIE_MASK 0x1000u

//! Field TXESIE - TXESIE
#define XGMAC_MAC_INTERRUPT_ENABLE_L_TXESIE_POS 13
//! Field TXESIE - TXESIE
#define XGMAC_MAC_INTERRUPT_ENABLE_L_TXESIE_MASK 0x2000u

//! Field RXESIE - RXESIE
#define XGMAC_MAC_INTERRUPT_ENABLE_L_RXESIE_POS 14
//! Field RXESIE - RXESIE
#define XGMAC_MAC_INTERRUPT_ENABLE_L_RXESIE_MASK 0x4000u

//! Field RESERVED_31_15 - Reserved_31_15
#define XGMAC_MAC_INTERRUPT_ENABLE_L_RESERVED_31_15_POS 15
//! Field RESERVED_31_15 - Reserved_31_15
#define XGMAC_MAC_INTERRUPT_ENABLE_L_RESERVED_31_15_MASK 0x8000u

//! @}

//! \defgroup XGMAC_MAC_INTERRUPT_ENABLE_H Register XGMAC_MAC_INTERRUPT_ENABLE_H - XGMAC MAC Interrupt Enable high word
//! @{

//! Register Offset (relative)
#define XGMAC_MAC_INTERRUPT_ENABLE_H 0x16C
//! Register Offset (absolute) for 1st Instance XGMAC_DWCXG_CORE
#define XGMAC_DWCXG_CORE_XGMAC_MAC_INTERRUPT_ENABLE_H 0x00A3016Cu

//! Register Reset Value
#define XGMAC_MAC_INTERRUPT_ENABLE_H_RST 0x00000000u

//! Field RESERVED_31_15 - Reserved_31_15
#define XGMAC_MAC_INTERRUPT_ENABLE_H_RESERVED_31_15_POS 0
//! Field RESERVED_31_15 - Reserved_31_15
#define XGMAC_MAC_INTERRUPT_ENABLE_H_RESERVED_31_15_MASK 0xFFFFu

//! @}

//! \defgroup XGMAC_MAC_RX_TX_STATUS_L Register XGMAC_MAC_RX_TX_STATUS_L - XGMAC MAC Rx Tx Status low word
//! @{

//! Register Offset (relative)
#define XGMAC_MAC_RX_TX_STATUS_L 0x170
//! Register Offset (absolute) for 1st Instance XGMAC_DWCXG_CORE
#define XGMAC_DWCXG_CORE_XGMAC_MAC_RX_TX_STATUS_L 0x00A30170u

//! Register Reset Value
#define XGMAC_MAC_RX_TX_STATUS_L_RST 0x00000000u

//! Field TJT - TJT
#define XGMAC_MAC_RX_TX_STATUS_L_TJT_POS 0
//! Field TJT - TJT
#define XGMAC_MAC_RX_TX_STATUS_L_TJT_MASK 0x1u

//! Field RESERVED_7_1 - Reserved_7_1
#define XGMAC_MAC_RX_TX_STATUS_L_RESERVED_7_1_POS 1
//! Field RESERVED_7_1 - Reserved_7_1
#define XGMAC_MAC_RX_TX_STATUS_L_RESERVED_7_1_MASK 0xFEu

//! Field RWT - RWT
#define XGMAC_MAC_RX_TX_STATUS_L_RWT_POS 8
//! Field RWT - RWT
#define XGMAC_MAC_RX_TX_STATUS_L_RWT_MASK 0x100u

//! Field RESERVED_31_9 - Reserved_31_9
#define XGMAC_MAC_RX_TX_STATUS_L_RESERVED_31_9_POS 9
//! Field RESERVED_31_9 - Reserved_31_9
#define XGMAC_MAC_RX_TX_STATUS_L_RESERVED_31_9_MASK 0xFE00u

//! @}

//! \defgroup XGMAC_MAC_RX_TX_STATUS_H Register XGMAC_MAC_RX_TX_STATUS_H - XGMAC MAC Rx Tx Status high word
//! @{

//! Register Offset (relative)
#define XGMAC_MAC_RX_TX_STATUS_H 0x174
//! Register Offset (absolute) for 1st Instance XGMAC_DWCXG_CORE
#define XGMAC_DWCXG_CORE_XGMAC_MAC_RX_TX_STATUS_H 0x00A30174u

//! Register Reset Value
#define XGMAC_MAC_RX_TX_STATUS_H_RST 0x00000000u

//! Field RESERVED_31_9 - Reserved_31_9
#define XGMAC_MAC_RX_TX_STATUS_H_RESERVED_31_9_POS 0
//! Field RESERVED_31_9 - Reserved_31_9
#define XGMAC_MAC_RX_TX_STATUS_H_RESERVED_31_9_MASK 0xFFFFu

//! @}

//! \defgroup XGMAC_MAC_LPI_CONTROL_STATUS_L Register XGMAC_MAC_LPI_CONTROL_STATUS_L - XGMAC MAC LPI Control Status low word
//! @{

//! Register Offset (relative)
#define XGMAC_MAC_LPI_CONTROL_STATUS_L 0x1A0
//! Register Offset (absolute) for 1st Instance XGMAC_DWCXG_CORE
#define XGMAC_DWCXG_CORE_XGMAC_MAC_LPI_CONTROL_STATUS_L 0x00A301A0u

//! Register Reset Value
#define XGMAC_MAC_LPI_CONTROL_STATUS_L_RST 0x00000000u

//! Field TLPIEN - TLPIEN
#define XGMAC_MAC_LPI_CONTROL_STATUS_L_TLPIEN_POS 0
//! Field TLPIEN - TLPIEN
#define XGMAC_MAC_LPI_CONTROL_STATUS_L_TLPIEN_MASK 0x1u

//! Field TLPIEX - TLPIEX
#define XGMAC_MAC_LPI_CONTROL_STATUS_L_TLPIEX_POS 1
//! Field TLPIEX - TLPIEX
#define XGMAC_MAC_LPI_CONTROL_STATUS_L_TLPIEX_MASK 0x2u

//! Field RLPIEN - RLPIEN
#define XGMAC_MAC_LPI_CONTROL_STATUS_L_RLPIEN_POS 2
//! Field RLPIEN - RLPIEN
#define XGMAC_MAC_LPI_CONTROL_STATUS_L_RLPIEN_MASK 0x4u

//! Field RLPIEX - RLPIEX
#define XGMAC_MAC_LPI_CONTROL_STATUS_L_RLPIEX_POS 3
//! Field RLPIEX - RLPIEX
#define XGMAC_MAC_LPI_CONTROL_STATUS_L_RLPIEX_MASK 0x8u

//! Field RESERVED_7_4 - Reserved_7_4
#define XGMAC_MAC_LPI_CONTROL_STATUS_L_RESERVED_7_4_POS 4
//! Field RESERVED_7_4 - Reserved_7_4
#define XGMAC_MAC_LPI_CONTROL_STATUS_L_RESERVED_7_4_MASK 0xF0u

//! Field TLPIST - TLPIST
#define XGMAC_MAC_LPI_CONTROL_STATUS_L_TLPIST_POS 8
//! Field TLPIST - TLPIST
#define XGMAC_MAC_LPI_CONTROL_STATUS_L_TLPIST_MASK 0x100u

//! Field RLPIST - RLPIST
#define XGMAC_MAC_LPI_CONTROL_STATUS_L_RLPIST_POS 9
//! Field RLPIST - RLPIST
#define XGMAC_MAC_LPI_CONTROL_STATUS_L_RLPIST_MASK 0x200u

//! Field RXRSTP - RXRSTP
#define XGMAC_MAC_LPI_CONTROL_STATUS_L_RXRSTP_POS 10
//! Field RXRSTP - RXRSTP
#define XGMAC_MAC_LPI_CONTROL_STATUS_L_RXRSTP_MASK 0x400u

//! Field TXRSTP - TXRSTP
#define XGMAC_MAC_LPI_CONTROL_STATUS_L_TXRSTP_POS 11
//! Field TXRSTP - TXRSTP
#define XGMAC_MAC_LPI_CONTROL_STATUS_L_TXRSTP_MASK 0x800u

//! Field RESERVED_15_12 - Reserved_15_12
#define XGMAC_MAC_LPI_CONTROL_STATUS_L_RESERVED_15_12_POS 12
//! Field RESERVED_15_12 - Reserved_15_12
#define XGMAC_MAC_LPI_CONTROL_STATUS_L_RESERVED_15_12_MASK 0xF000u

//! @}

//! \defgroup XGMAC_MAC_LPI_CONTROL_STATUS_H Register XGMAC_MAC_LPI_CONTROL_STATUS_H - XGMAC MAC LPI Control Status high word
//! @{

//! Register Offset (relative)
#define XGMAC_MAC_LPI_CONTROL_STATUS_H 0x1A4
//! Register Offset (absolute) for 1st Instance XGMAC_DWCXG_CORE
#define XGMAC_DWCXG_CORE_XGMAC_MAC_LPI_CONTROL_STATUS_H 0x00A301A4u

//! Register Reset Value
#define XGMAC_MAC_LPI_CONTROL_STATUS_H_RST 0x00000000u

//! Field LPITXEN - LPITXEN
#define XGMAC_MAC_LPI_CONTROL_STATUS_H_LPITXEN_POS 0
//! Field LPITXEN - LPITXEN
#define XGMAC_MAC_LPI_CONTROL_STATUS_H_LPITXEN_MASK 0x1u

//! Field PLS - PLS
#define XGMAC_MAC_LPI_CONTROL_STATUS_H_PLS_POS 1
//! Field PLS - PLS
#define XGMAC_MAC_LPI_CONTROL_STATUS_H_PLS_MASK 0x2u

//! Field PLSDIS - PLSDIS
#define XGMAC_MAC_LPI_CONTROL_STATUS_H_PLSDIS_POS 2
//! Field PLSDIS - PLSDIS
#define XGMAC_MAC_LPI_CONTROL_STATUS_H_PLSDIS_MASK 0x4u

//! Field LPITXA - LPITXA
#define XGMAC_MAC_LPI_CONTROL_STATUS_H_LPITXA_POS 3
//! Field LPITXA - LPITXA
#define XGMAC_MAC_LPI_CONTROL_STATUS_H_LPITXA_MASK 0x8u

//! Field LPIATE - LPIATE
#define XGMAC_MAC_LPI_CONTROL_STATUS_H_LPIATE_POS 4
//! Field LPIATE - LPIATE
#define XGMAC_MAC_LPI_CONTROL_STATUS_H_LPIATE_MASK 0x10u

//! Field LPITCSE - LPITCSE
#define XGMAC_MAC_LPI_CONTROL_STATUS_H_LPITCSE_POS 5
//! Field LPITCSE - LPITCSE
#define XGMAC_MAC_LPI_CONTROL_STATUS_H_LPITCSE_MASK 0x20u

//! Field RESERVED_31_22 - Reserved_31_22
#define XGMAC_MAC_LPI_CONTROL_STATUS_H_RESERVED_31_22_POS 6
//! Field RESERVED_31_22 - Reserved_31_22
#define XGMAC_MAC_LPI_CONTROL_STATUS_H_RESERVED_31_22_MASK 0xFFC0u

//! @}

//! \defgroup XGMAC_MAC_LPI_TIMERS_CONTROL_L Register XGMAC_MAC_LPI_TIMERS_CONTROL_L - XGMAC MAC LPI Timers Control low word
//! @{

//! Register Offset (relative)
#define XGMAC_MAC_LPI_TIMERS_CONTROL_L 0x1A8
//! Register Offset (absolute) for 1st Instance XGMAC_DWCXG_CORE
#define XGMAC_DWCXG_CORE_XGMAC_MAC_LPI_TIMERS_CONTROL_L 0x00A301A8u

//! Register Reset Value
#define XGMAC_MAC_LPI_TIMERS_CONTROL_L_RST 0x00000000u

//! Field TWT - TWT
#define XGMAC_MAC_LPI_TIMERS_CONTROL_L_TWT_POS 0
//! Field TWT - TWT
#define XGMAC_MAC_LPI_TIMERS_CONTROL_L_TWT_MASK 0xFFFFu

//! @}

//! \defgroup XGMAC_MAC_LPI_TIMERS_CONTROL_H Register XGMAC_MAC_LPI_TIMERS_CONTROL_H - XGMAC MAC LPI Timers Control high word
//! @{

//! Register Offset (relative)
#define XGMAC_MAC_LPI_TIMERS_CONTROL_H 0x1AC
//! Register Offset (absolute) for 1st Instance XGMAC_DWCXG_CORE
#define XGMAC_DWCXG_CORE_XGMAC_MAC_LPI_TIMERS_CONTROL_H 0x00A301ACu

//! Register Reset Value
#define XGMAC_MAC_LPI_TIMERS_CONTROL_H_RST 0x000003E8u

//! Field LST - LST
#define XGMAC_MAC_LPI_TIMERS_CONTROL_H_LST_POS 0
//! Field LST - LST
#define XGMAC_MAC_LPI_TIMERS_CONTROL_H_LST_MASK 0x3FFu

//! Field RESERVED_31_26 - Reserved_31_26
#define XGMAC_MAC_LPI_TIMERS_CONTROL_H_RESERVED_31_26_POS 10
//! Field RESERVED_31_26 - Reserved_31_26
#define XGMAC_MAC_LPI_TIMERS_CONTROL_H_RESERVED_31_26_MASK 0xFC00u

//! @}

//! \defgroup XGMAC_MAC_LPI_AUTO_ENTRY_TIMER_L Register XGMAC_MAC_LPI_AUTO_ENTRY_TIMER_L - XGMAC MAC LPI Auto Entry Timer low word
//! @{

//! Register Offset (relative)
#define XGMAC_MAC_LPI_AUTO_ENTRY_TIMER_L 0x1B0
//! Register Offset (absolute) for 1st Instance XGMAC_DWCXG_CORE
#define XGMAC_DWCXG_CORE_XGMAC_MAC_LPI_AUTO_ENTRY_TIMER_L 0x00A301B0u

//! Register Reset Value
#define XGMAC_MAC_LPI_AUTO_ENTRY_TIMER_L_RST 0x00000000u

//! Field RESERVED_2_0 - Reserved_2_0
#define XGMAC_MAC_LPI_AUTO_ENTRY_TIMER_L_RESERVED_2_0_POS 0
//! Field RESERVED_2_0 - Reserved_2_0
#define XGMAC_MAC_LPI_AUTO_ENTRY_TIMER_L_RESERVED_2_0_MASK 0x7u

//! Field LPIET - LPIET
#define XGMAC_MAC_LPI_AUTO_ENTRY_TIMER_L_LPIET_POS 3
//! Field LPIET - LPIET
#define XGMAC_MAC_LPI_AUTO_ENTRY_TIMER_L_LPIET_MASK 0xFFF8u

//! @}

//! \defgroup XGMAC_MAC_LPI_AUTO_ENTRY_TIMER_H Register XGMAC_MAC_LPI_AUTO_ENTRY_TIMER_H - XGMAC MAC LPI Auto Entry Timer high word
//! @{

//! Register Offset (relative)
#define XGMAC_MAC_LPI_AUTO_ENTRY_TIMER_H 0x1B4
//! Register Offset (absolute) for 1st Instance XGMAC_DWCXG_CORE
#define XGMAC_DWCXG_CORE_XGMAC_MAC_LPI_AUTO_ENTRY_TIMER_H 0x00A301B4u

//! Register Reset Value
#define XGMAC_MAC_LPI_AUTO_ENTRY_TIMER_H_RST 0x00000000u

//! Field LPIET - LPIET
#define XGMAC_MAC_LPI_AUTO_ENTRY_TIMER_H_LPIET_POS 0
//! Field LPIET - LPIET
#define XGMAC_MAC_LPI_AUTO_ENTRY_TIMER_H_LPIET_MASK 0xFu

//! Field RESERVED_31_20 - Reserved_31_20
#define XGMAC_MAC_LPI_AUTO_ENTRY_TIMER_H_RESERVED_31_20_POS 4
//! Field RESERVED_31_20 - Reserved_31_20
#define XGMAC_MAC_LPI_AUTO_ENTRY_TIMER_H_RESERVED_31_20_MASK 0xFFF0u

//! @}

//! \defgroup XGMAC_MAC_1US_TIC_COUNTER_L Register XGMAC_MAC_1US_TIC_COUNTER_L - XGMAC MAC 1US Tic Counter low word
//! @{

//! Register Offset (relative)
#define XGMAC_MAC_1US_TIC_COUNTER_L 0x1B8
//! Register Offset (absolute) for 1st Instance XGMAC_DWCXG_CORE
#define XGMAC_DWCXG_CORE_XGMAC_MAC_1US_TIC_COUNTER_L 0x00A301B8u

//! Register Reset Value
#define XGMAC_MAC_1US_TIC_COUNTER_L_RST 0x00000063u

//! Field TIC_1US_CNTR - TIC_1US_CNTR
#define XGMAC_MAC_1US_TIC_COUNTER_L_TIC_1US_CNTR_POS 0
//! Field TIC_1US_CNTR - TIC_1US_CNTR
#define XGMAC_MAC_1US_TIC_COUNTER_L_TIC_1US_CNTR_MASK 0xFFFu

//! Field RESERVED_31_12 - Reserved_31_12
#define XGMAC_MAC_1US_TIC_COUNTER_L_RESERVED_31_12_POS 12
//! Field RESERVED_31_12 - Reserved_31_12
#define XGMAC_MAC_1US_TIC_COUNTER_L_RESERVED_31_12_MASK 0xF000u

//! @}

//! \defgroup XGMAC_MAC_1US_TIC_COUNTER_H Register XGMAC_MAC_1US_TIC_COUNTER_H - XGMAC MAC 1US Tic Counter high word
//! @{

//! Register Offset (relative)
#define XGMAC_MAC_1US_TIC_COUNTER_H 0x1BC
//! Register Offset (absolute) for 1st Instance XGMAC_DWCXG_CORE
#define XGMAC_DWCXG_CORE_XGMAC_MAC_1US_TIC_COUNTER_H 0x00A301BCu

//! Register Reset Value
#define XGMAC_MAC_1US_TIC_COUNTER_H_RST 0x00000000u

//! Field RESERVED_31_12 - Reserved_31_12
#define XGMAC_MAC_1US_TIC_COUNTER_H_RESERVED_31_12_POS 0
//! Field RESERVED_31_12 - Reserved_31_12
#define XGMAC_MAC_1US_TIC_COUNTER_H_RESERVED_31_12_MASK 0xFFFFu

//! @}

//! \defgroup XGMAC_MAC_VERSION_L Register XGMAC_MAC_VERSION_L - XGMAC MAC Version low word
//! @{

//! Register Offset (relative)
#define XGMAC_MAC_VERSION_L 0x220
//! Register Offset (absolute) for 1st Instance XGMAC_DWCXG_CORE
#define XGMAC_DWCXG_CORE_XGMAC_MAC_VERSION_L 0x00A30220u

//! Register Reset Value
#define XGMAC_MAC_VERSION_L_RST 0x00007622u

//! Field SNPSVER - SNPSVER
#define XGMAC_MAC_VERSION_L_SNPSVER_POS 0
//! Field SNPSVER - SNPSVER
#define XGMAC_MAC_VERSION_L_SNPSVER_MASK 0xFFu

//! Field DEVID - DEVID
#define XGMAC_MAC_VERSION_L_DEVID_POS 8
//! Field DEVID - DEVID
#define XGMAC_MAC_VERSION_L_DEVID_MASK 0xFF00u

//! @}

//! \defgroup XGMAC_MAC_VERSION_H Register XGMAC_MAC_VERSION_H - XGMAC MAC Version high word
//! @{

//! Register Offset (relative)
#define XGMAC_MAC_VERSION_H 0x224
//! Register Offset (absolute) for 1st Instance XGMAC_DWCXG_CORE
#define XGMAC_DWCXG_CORE_XGMAC_MAC_VERSION_H 0x00A30224u

//! Register Reset Value
#define XGMAC_MAC_VERSION_H_RST 0x00000011u

//! Field USERVER - USERVER
#define XGMAC_MAC_VERSION_H_USERVER_POS 0
//! Field USERVER - USERVER
#define XGMAC_MAC_VERSION_H_USERVER_MASK 0xFFu

//! Field RESERVED_31_24 - Reserved_31_24
#define XGMAC_MAC_VERSION_H_RESERVED_31_24_POS 8
//! Field RESERVED_31_24 - Reserved_31_24
#define XGMAC_MAC_VERSION_H_RESERVED_31_24_MASK 0xFF00u

//! @}

//! \defgroup XGMAC_MAC_DEBUG_L Register XGMAC_MAC_DEBUG_L - XGMAC MAC Debug low word
//! @{

//! Register Offset (relative)
#define XGMAC_MAC_DEBUG_L 0x228
//! Register Offset (absolute) for 1st Instance XGMAC_DWCXG_CORE
#define XGMAC_DWCXG_CORE_XGMAC_MAC_DEBUG_L 0x00A30228u

//! Register Reset Value
#define XGMAC_MAC_DEBUG_L_RST 0x00000000u

//! Field RPESTS - RPESTS
#define XGMAC_MAC_DEBUG_L_RPESTS_POS 0
//! Field RPESTS - RPESTS
#define XGMAC_MAC_DEBUG_L_RPESTS_MASK 0x1u

//! Field RFCFCSTS - RFCFCSTS
#define XGMAC_MAC_DEBUG_L_RFCFCSTS_POS 1
//! Field RFCFCSTS - RFCFCSTS
#define XGMAC_MAC_DEBUG_L_RFCFCSTS_MASK 0x6u

//! Field RESERVED_15_3 - Reserved_15_3
#define XGMAC_MAC_DEBUG_L_RESERVED_15_3_POS 3
//! Field RESERVED_15_3 - Reserved_15_3
#define XGMAC_MAC_DEBUG_L_RESERVED_15_3_MASK 0xFFF8u

//! @}

//! \defgroup XGMAC_MAC_DEBUG_H Register XGMAC_MAC_DEBUG_H - XGMAC MAC Debug high word
//! @{

//! Register Offset (relative)
#define XGMAC_MAC_DEBUG_H 0x22C
//! Register Offset (absolute) for 1st Instance XGMAC_DWCXG_CORE
#define XGMAC_DWCXG_CORE_XGMAC_MAC_DEBUG_H 0x00A3022Cu

//! Register Reset Value
#define XGMAC_MAC_DEBUG_H_RST 0x00000000u

//! Field TPESTS - TPESTS
#define XGMAC_MAC_DEBUG_H_TPESTS_POS 0
//! Field TPESTS - TPESTS
#define XGMAC_MAC_DEBUG_H_TPESTS_MASK 0x1u

//! Field TFCSTS - TFCSTS
#define XGMAC_MAC_DEBUG_H_TFCSTS_POS 1
//! Field TFCSTS - TFCSTS
#define XGMAC_MAC_DEBUG_H_TFCSTS_MASK 0x6u

//! Field RESERVED_31_19 - Reserved_31_19
#define XGMAC_MAC_DEBUG_H_RESERVED_31_19_POS 3
//! Field RESERVED_31_19 - Reserved_31_19
#define XGMAC_MAC_DEBUG_H_RESERVED_31_19_MASK 0xFFF8u

//! @}

//! \defgroup XGMAC_MAC_HW_FEATURE0_L Register XGMAC_MAC_HW_FEATURE0_L - XGMAC MAC HW Feature0 low word
//! @{

//! Register Offset (relative)
#define XGMAC_MAC_HW_FEATURE0_L 0x238
//! Register Offset (absolute) for 1st Instance XGMAC_DWCXG_CORE
#define XGMAC_DWCXG_CORE_XGMAC_MAC_HW_FEATURE0_L 0x00A30238u

//! Register Reset Value
#define XGMAC_MAC_HW_FEATURE0_L_RST 0x00007102u

//! Field RGMIISEL - RGMIISEL
#define XGMAC_MAC_HW_FEATURE0_L_RGMIISEL_POS 0
//! Field RGMIISEL - RGMIISEL
#define XGMAC_MAC_HW_FEATURE0_L_RGMIISEL_MASK 0x1u

//! Field GMIISEL - GMIISEL
#define XGMAC_MAC_HW_FEATURE0_L_GMIISEL_POS 1
//! Field GMIISEL - GMIISEL
#define XGMAC_MAC_HW_FEATURE0_L_GMIISEL_MASK 0x2u

//! Field RESERVED_3_2 - Reserved_3_2
#define XGMAC_MAC_HW_FEATURE0_L_RESERVED_3_2_POS 2
//! Field RESERVED_3_2 - Reserved_3_2
#define XGMAC_MAC_HW_FEATURE0_L_RESERVED_3_2_MASK 0xCu

//! Field VLHASH - VLHASH
#define XGMAC_MAC_HW_FEATURE0_L_VLHASH_POS 4
//! Field VLHASH - VLHASH
#define XGMAC_MAC_HW_FEATURE0_L_VLHASH_MASK 0x10u

//! Field SMASEL - SMASEL
#define XGMAC_MAC_HW_FEATURE0_L_SMASEL_POS 5
//! Field SMASEL - SMASEL
#define XGMAC_MAC_HW_FEATURE0_L_SMASEL_MASK 0x20u

//! Field RWKSEL - RWKSEL
#define XGMAC_MAC_HW_FEATURE0_L_RWKSEL_POS 6
//! Field RWKSEL - RWKSEL
#define XGMAC_MAC_HW_FEATURE0_L_RWKSEL_MASK 0x40u

//! Field MGKSEL - MGKSEL
#define XGMAC_MAC_HW_FEATURE0_L_MGKSEL_POS 7
//! Field MGKSEL - MGKSEL
#define XGMAC_MAC_HW_FEATURE0_L_MGKSEL_MASK 0x80u

//! Field MMCSEL - MMCSEL
#define XGMAC_MAC_HW_FEATURE0_L_MMCSEL_POS 8
//! Field MMCSEL - MMCSEL
#define XGMAC_MAC_HW_FEATURE0_L_MMCSEL_MASK 0x100u

//! Field ARPOFFSEL - ARPOFFSEL
#define XGMAC_MAC_HW_FEATURE0_L_ARPOFFSEL_POS 9
//! Field ARPOFFSEL - ARPOFFSEL
#define XGMAC_MAC_HW_FEATURE0_L_ARPOFFSEL_MASK 0x200u

//! Field RAVSEL - RAVSEL
#define XGMAC_MAC_HW_FEATURE0_L_RAVSEL_POS 10
//! Field RAVSEL - RAVSEL
#define XGMAC_MAC_HW_FEATURE0_L_RAVSEL_MASK 0x400u

//! Field AVSEL - AVSEL
#define XGMAC_MAC_HW_FEATURE0_L_AVSEL_POS 11
//! Field AVSEL - AVSEL
#define XGMAC_MAC_HW_FEATURE0_L_AVSEL_MASK 0x800u

//! Field TSSEL - TSSEL
#define XGMAC_MAC_HW_FEATURE0_L_TSSEL_POS 12
//! Field TSSEL - TSSEL
#define XGMAC_MAC_HW_FEATURE0_L_TSSEL_MASK 0x1000u

//! Field EEESEL - EEESEL
#define XGMAC_MAC_HW_FEATURE0_L_EEESEL_POS 13
//! Field EEESEL - EEESEL
#define XGMAC_MAC_HW_FEATURE0_L_EEESEL_MASK 0x2000u

//! Field TXCOESEL - TXCOESEL
#define XGMAC_MAC_HW_FEATURE0_L_TXCOESEL_POS 14
//! Field TXCOESEL - TXCOESEL
#define XGMAC_MAC_HW_FEATURE0_L_TXCOESEL_MASK 0x4000u

//! Field RESERVED_15 - Reserved_15
#define XGMAC_MAC_HW_FEATURE0_L_RESERVED_15_POS 15
//! Field RESERVED_15 - Reserved_15
#define XGMAC_MAC_HW_FEATURE0_L_RESERVED_15_MASK 0x8000u

//! @}

//! \defgroup XGMAC_MAC_HW_FEATURE0_H Register XGMAC_MAC_HW_FEATURE0_H - XGMAC MAC HW Feature0 high word
//! @{

//! Register Offset (relative)
#define XGMAC_MAC_HW_FEATURE0_H 0x23C
//! Register Offset (absolute) for 1st Instance XGMAC_DWCXG_CORE
#define XGMAC_DWCXG_CORE_XGMAC_MAC_HW_FEATURE0_H 0x00A3023Cu

//! Register Reset Value
#define XGMAC_MAC_HW_FEATURE0_H_RST 0x00000201u

//! Field RXCOESEL - RXCOESEL
#define XGMAC_MAC_HW_FEATURE0_H_RXCOESEL_POS 0
//! Field RXCOESEL - RXCOESEL
#define XGMAC_MAC_HW_FEATURE0_H_RXCOESEL_MASK 0x1u

//! Field RESERVED_17 - Reserved_17
#define XGMAC_MAC_HW_FEATURE0_H_RESERVED_17_POS 1
//! Field RESERVED_17 - Reserved_17
#define XGMAC_MAC_HW_FEATURE0_H_RESERVED_17_MASK 0x2u

//! Field ADDMACADRSEL - ADDMACADRSEL
#define XGMAC_MAC_HW_FEATURE0_H_ADDMACADRSEL_POS 2
//! Field ADDMACADRSEL - ADDMACADRSEL
#define XGMAC_MAC_HW_FEATURE0_H_ADDMACADRSEL_MASK 0x7Cu

//! Field RESERVED_PHYSEL - Reserved_PHYSEL
#define XGMAC_MAC_HW_FEATURE0_H_RESERVED_PHYSEL_POS 7
//! Field RESERVED_PHYSEL - Reserved_PHYSEL
#define XGMAC_MAC_HW_FEATURE0_H_RESERVED_PHYSEL_MASK 0x180u

//! Field TSSTSSEL - TSSTSSEL
#define XGMAC_MAC_HW_FEATURE0_H_TSSTSSEL_POS 9
//! Field TSSTSSEL - TSSTSSEL
#define XGMAC_MAC_HW_FEATURE0_H_TSSTSSEL_MASK 0x600u

//! Field SAVLANINS - SAVLANINS
#define XGMAC_MAC_HW_FEATURE0_H_SAVLANINS_POS 11
//! Field SAVLANINS - SAVLANINS
#define XGMAC_MAC_HW_FEATURE0_H_SAVLANINS_MASK 0x800u

//! Field RESERVED_28 - Reserved_28
#define XGMAC_MAC_HW_FEATURE0_H_RESERVED_28_POS 12
//! Field RESERVED_28 - Reserved_28
#define XGMAC_MAC_HW_FEATURE0_H_RESERVED_28_MASK 0x1000u

//! Field VXN - VXN
#define XGMAC_MAC_HW_FEATURE0_H_VXN_POS 13
//! Field VXN - VXN
#define XGMAC_MAC_HW_FEATURE0_H_VXN_MASK 0x2000u

//! Field EDIFFC - EDIFFC
#define XGMAC_MAC_HW_FEATURE0_H_EDIFFC_POS 14
//! Field EDIFFC - EDIFFC
#define XGMAC_MAC_HW_FEATURE0_H_EDIFFC_MASK 0x4000u

//! Field EDMA - EDMA
#define XGMAC_MAC_HW_FEATURE0_H_EDMA_POS 15
//! Field EDMA - EDMA
#define XGMAC_MAC_HW_FEATURE0_H_EDMA_MASK 0x8000u

//! @}

//! \defgroup XGMAC_MAC_HW_FEATURE1_L Register XGMAC_MAC_HW_FEATURE1_L - XGMAC MAC HW Feature1 low word
//! @{

//! Register Offset (relative)
#define XGMAC_MAC_HW_FEATURE1_L 0x240
//! Register Offset (absolute) for 1st Instance XGMAC_DWCXG_CORE
#define XGMAC_DWCXG_CORE_XGMAC_MAC_HW_FEATURE1_L 0x00A30240u

//! Register Reset Value
#define XGMAC_MAC_HW_FEATURE1_L_RST 0x000008C3u

//! Field RXFIFOSIZE - RXFIFOSIZE
#define XGMAC_MAC_HW_FEATURE1_L_RXFIFOSIZE_POS 0
//! Field RXFIFOSIZE - RXFIFOSIZE
#define XGMAC_MAC_HW_FEATURE1_L_RXFIFOSIZE_MASK 0x1Fu

//! Field PFCEN - PFCEN
#define XGMAC_MAC_HW_FEATURE1_L_PFCEN_POS 5
//! Field PFCEN - PFCEN
#define XGMAC_MAC_HW_FEATURE1_L_PFCEN_MASK 0x20u

//! Field TXFIFOSIZE - TXFIFOSIZE
#define XGMAC_MAC_HW_FEATURE1_L_TXFIFOSIZE_POS 6
//! Field TXFIFOSIZE - TXFIFOSIZE
#define XGMAC_MAC_HW_FEATURE1_L_TXFIFOSIZE_MASK 0x7C0u

//! Field OSTEN - OSTEN
#define XGMAC_MAC_HW_FEATURE1_L_OSTEN_POS 11
//! Field OSTEN - OSTEN
#define XGMAC_MAC_HW_FEATURE1_L_OSTEN_MASK 0x800u

//! Field PTOEN - PTOEN
#define XGMAC_MAC_HW_FEATURE1_L_PTOEN_POS 12
//! Field PTOEN - PTOEN
#define XGMAC_MAC_HW_FEATURE1_L_PTOEN_MASK 0x1000u

//! Field ADVTHWORD - ADVTHWORD
#define XGMAC_MAC_HW_FEATURE1_L_ADVTHWORD_POS 13
//! Field ADVTHWORD - ADVTHWORD
#define XGMAC_MAC_HW_FEATURE1_L_ADVTHWORD_MASK 0x2000u

//! Field ADDR64 - ADDR64
#define XGMAC_MAC_HW_FEATURE1_L_ADDR64_POS 14
//! Field ADDR64 - ADDR64
#define XGMAC_MAC_HW_FEATURE1_L_ADDR64_MASK 0xC000u

//! @}

//! \defgroup XGMAC_MAC_HW_FEATURE1_H Register XGMAC_MAC_HW_FEATURE1_H - XGMAC MAC HW Feature1 high word
//! @{

//! Register Offset (relative)
#define XGMAC_MAC_HW_FEATURE1_H 0x244
//! Register Offset (absolute) for 1st Instance XGMAC_DWCXG_CORE
#define XGMAC_DWCXG_CORE_XGMAC_MAC_HW_FEATURE1_H 0x00A30244u

//! Register Reset Value
#define XGMAC_MAC_HW_FEATURE1_H_RST 0x00000008u

//! Field DCBEN - DCBEN
#define XGMAC_MAC_HW_FEATURE1_H_DCBEN_POS 0
//! Field DCBEN - DCBEN
#define XGMAC_MAC_HW_FEATURE1_H_DCBEN_MASK 0x1u

//! Field SPHEN - SPHEN
#define XGMAC_MAC_HW_FEATURE1_H_SPHEN_POS 1
//! Field SPHEN - SPHEN
#define XGMAC_MAC_HW_FEATURE1_H_SPHEN_MASK 0x2u

//! Field TSOEN - TSOEN
#define XGMAC_MAC_HW_FEATURE1_H_TSOEN_POS 2
//! Field TSOEN - TSOEN
#define XGMAC_MAC_HW_FEATURE1_H_TSOEN_MASK 0x4u

//! Field DBGMEMA - DBGMEMA
#define XGMAC_MAC_HW_FEATURE1_H_DBGMEMA_POS 3
//! Field DBGMEMA - DBGMEMA
#define XGMAC_MAC_HW_FEATURE1_H_DBGMEMA_MASK 0x8u

//! Field RSSEN - RSSEN
#define XGMAC_MAC_HW_FEATURE1_H_RSSEN_POS 4
//! Field RSSEN - RSSEN
#define XGMAC_MAC_HW_FEATURE1_H_RSSEN_MASK 0x10u

//! Field NUMTC - NUMTC
#define XGMAC_MAC_HW_FEATURE1_H_NUMTC_POS 5
//! Field NUMTC - NUMTC
#define XGMAC_MAC_HW_FEATURE1_H_NUMTC_MASK 0xE0u

//! Field HASHTBLSZ - HASHTBLSZ
#define XGMAC_MAC_HW_FEATURE1_H_HASHTBLSZ_POS 8
//! Field HASHTBLSZ - HASHTBLSZ
#define XGMAC_MAC_HW_FEATURE1_H_HASHTBLSZ_MASK 0x300u

//! Field RESERVED_26 - Reserved_26
#define XGMAC_MAC_HW_FEATURE1_H_RESERVED_26_POS 10
//! Field RESERVED_26 - Reserved_26
#define XGMAC_MAC_HW_FEATURE1_H_RESERVED_26_MASK 0x400u

//! Field L3L4FNUM - L3L4FNUM
#define XGMAC_MAC_HW_FEATURE1_H_L3L4FNUM_POS 11
//! Field L3L4FNUM - L3L4FNUM
#define XGMAC_MAC_HW_FEATURE1_H_L3L4FNUM_MASK 0x7800u

//! Field RESERVED_31 - Reserved_31
#define XGMAC_MAC_HW_FEATURE1_H_RESERVED_31_POS 15
//! Field RESERVED_31 - Reserved_31
#define XGMAC_MAC_HW_FEATURE1_H_RESERVED_31_MASK 0x8000u

//! @}

//! \defgroup XGMAC_MAC_HW_FEATURE2_L Register XGMAC_MAC_HW_FEATURE2_L - XGMAC MAC HW Feature2 low word
//! @{

//! Register Offset (relative)
#define XGMAC_MAC_HW_FEATURE2_L 0x248
//! Register Offset (absolute) for 1st Instance XGMAC_DWCXG_CORE
#define XGMAC_DWCXG_CORE_XGMAC_MAC_HW_FEATURE2_L 0x00A30248u

//! Register Reset Value
#define XGMAC_MAC_HW_FEATURE2_L_RST 0x00000000u

//! Field RXQCNT - RXQCNT
#define XGMAC_MAC_HW_FEATURE2_L_RXQCNT_POS 0
//! Field RXQCNT - RXQCNT
#define XGMAC_MAC_HW_FEATURE2_L_RXQCNT_MASK 0xFu

//! Field RESERVED_5_4 - Reserved_5_4
#define XGMAC_MAC_HW_FEATURE2_L_RESERVED_5_4_POS 4
//! Field RESERVED_5_4 - Reserved_5_4
#define XGMAC_MAC_HW_FEATURE2_L_RESERVED_5_4_MASK 0x30u

//! Field TXQCNT - TXQCNT
#define XGMAC_MAC_HW_FEATURE2_L_TXQCNT_POS 6
//! Field TXQCNT - TXQCNT
#define XGMAC_MAC_HW_FEATURE2_L_TXQCNT_MASK 0x3C0u

//! Field RESERVED_11_10 - Reserved_11_10
#define XGMAC_MAC_HW_FEATURE2_L_RESERVED_11_10_POS 10
//! Field RESERVED_11_10 - Reserved_11_10
#define XGMAC_MAC_HW_FEATURE2_L_RESERVED_11_10_MASK 0xC00u

//! Field RXCHCNT - RXCHCNT
#define XGMAC_MAC_HW_FEATURE2_L_RXCHCNT_POS 12
//! Field RXCHCNT - RXCHCNT
#define XGMAC_MAC_HW_FEATURE2_L_RXCHCNT_MASK 0xF000u

//! @}

//! \defgroup XGMAC_MAC_HW_FEATURE2_H Register XGMAC_MAC_HW_FEATURE2_H - XGMAC MAC HW Feature2 high word
//! @{

//! Register Offset (relative)
#define XGMAC_MAC_HW_FEATURE2_H 0x24C
//! Register Offset (absolute) for 1st Instance XGMAC_DWCXG_CORE
#define XGMAC_DWCXG_CORE_XGMAC_MAC_HW_FEATURE2_H 0x00A3024Cu

//! Register Reset Value
#define XGMAC_MAC_HW_FEATURE2_H_RST 0x00000000u

//! Field RESERVED_17_16 - Reserved_17_16
#define XGMAC_MAC_HW_FEATURE2_H_RESERVED_17_16_POS 0
//! Field RESERVED_17_16 - Reserved_17_16
#define XGMAC_MAC_HW_FEATURE2_H_RESERVED_17_16_MASK 0x3u

//! Field TXCHCNT - TXCHCNT
#define XGMAC_MAC_HW_FEATURE2_H_TXCHCNT_POS 2
//! Field TXCHCNT - TXCHCNT
#define XGMAC_MAC_HW_FEATURE2_H_TXCHCNT_MASK 0x3Cu

//! Field RESERVED_23_22 - Reserved_23_22
#define XGMAC_MAC_HW_FEATURE2_H_RESERVED_23_22_POS 6
//! Field RESERVED_23_22 - Reserved_23_22
#define XGMAC_MAC_HW_FEATURE2_H_RESERVED_23_22_MASK 0xC0u

//! Field PPSOUTNUM - PPSOUTNUM
#define XGMAC_MAC_HW_FEATURE2_H_PPSOUTNUM_POS 8
//! Field PPSOUTNUM - PPSOUTNUM
#define XGMAC_MAC_HW_FEATURE2_H_PPSOUTNUM_MASK 0x700u

//! Field RESERVED_27 - Reserved_27
#define XGMAC_MAC_HW_FEATURE2_H_RESERVED_27_POS 11
//! Field RESERVED_27 - Reserved_27
#define XGMAC_MAC_HW_FEATURE2_H_RESERVED_27_MASK 0x800u

//! Field AUXSNAPNUM - AUXSNAPNUM
#define XGMAC_MAC_HW_FEATURE2_H_AUXSNAPNUM_POS 12
//! Field AUXSNAPNUM - AUXSNAPNUM
#define XGMAC_MAC_HW_FEATURE2_H_AUXSNAPNUM_MASK 0x7000u

//! Field RESERVED_31 - Reserved_31
#define XGMAC_MAC_HW_FEATURE2_H_RESERVED_31_POS 15
//! Field RESERVED_31 - Reserved_31
#define XGMAC_MAC_HW_FEATURE2_H_RESERVED_31_MASK 0x8000u

//! @}

//! \defgroup XGMAC_MAC_HW_FEATURE3_L Register XGMAC_MAC_HW_FEATURE3_L - XGMAC MAC HW Feature3 low word
//! @{

//! Register Offset (relative)
#define XGMAC_MAC_HW_FEATURE3_L 0x250
//! Register Offset (absolute) for 1st Instance XGMAC_DWCXG_CORE
#define XGMAC_DWCXG_CORE_XGMAC_MAC_HW_FEATURE3_L 0x00A30250u

//! Register Reset Value
#define XGMAC_MAC_HW_FEATURE3_L_RST 0x00000100u

//! Field NRVF - NRVF
#define XGMAC_MAC_HW_FEATURE3_L_NRVF_POS 0
//! Field NRVF - NRVF
#define XGMAC_MAC_HW_FEATURE3_L_NRVF_MASK 0x7u

//! Field RESERVED_3 - Reserved_3
#define XGMAC_MAC_HW_FEATURE3_L_RESERVED_3_POS 3
//! Field RESERVED_3 - Reserved_3
#define XGMAC_MAC_HW_FEATURE3_L_RESERVED_3_MASK 0x8u

//! Field CBTISEL - CBTISEL
#define XGMAC_MAC_HW_FEATURE3_L_CBTISEL_POS 4
//! Field CBTISEL - CBTISEL
#define XGMAC_MAC_HW_FEATURE3_L_CBTISEL_MASK 0x10u

//! Field RESERVED_7_5 - Reserved_7_5
#define XGMAC_MAC_HW_FEATURE3_L_RESERVED_7_5_POS 5
//! Field RESERVED_7_5 - Reserved_7_5
#define XGMAC_MAC_HW_FEATURE3_L_RESERVED_7_5_MASK 0xE0u

//! Field POUOST - POUOST
#define XGMAC_MAC_HW_FEATURE3_L_POUOST_POS 8
//! Field POUOST - POUOST
#define XGMAC_MAC_HW_FEATURE3_L_POUOST_MASK 0x100u

//! Field RESERVED_11_9 - Reserved_11_9
#define XGMAC_MAC_HW_FEATURE3_L_RESERVED_11_9_POS 9
//! Field RESERVED_11_9 - Reserved_11_9
#define XGMAC_MAC_HW_FEATURE3_L_RESERVED_11_9_MASK 0xE00u

//! Field RESERVED_12 - Reserved_12
#define XGMAC_MAC_HW_FEATURE3_L_RESERVED_12_POS 12
//! Field RESERVED_12 - Reserved_12
#define XGMAC_MAC_HW_FEATURE3_L_RESERVED_12_MASK 0x1000u

//! Field DVLAN - DVLAN
#define XGMAC_MAC_HW_FEATURE3_L_DVLAN_POS 13
//! Field DVLAN - DVLAN
#define XGMAC_MAC_HW_FEATURE3_L_DVLAN_MASK 0x2000u

//! Field RESERVED_15_14 - Reserved_15_14
#define XGMAC_MAC_HW_FEATURE3_L_RESERVED_15_14_POS 14
//! Field RESERVED_15_14 - Reserved_15_14
#define XGMAC_MAC_HW_FEATURE3_L_RESERVED_15_14_MASK 0xC000u

//! @}

//! \defgroup XGMAC_MAC_HW_FEATURE3_H Register XGMAC_MAC_HW_FEATURE3_H - XGMAC MAC HW Feature3 high word
//! @{

//! Register Offset (relative)
#define XGMAC_MAC_HW_FEATURE3_H 0x254
//! Register Offset (absolute) for 1st Instance XGMAC_DWCXG_CORE
#define XGMAC_DWCXG_CORE_XGMAC_MAC_HW_FEATURE3_H 0x00A30254u

//! Register Reset Value
#define XGMAC_MAC_HW_FEATURE3_H_RST 0x00000005u

//! Field TTSFD - TTSFD
#define XGMAC_MAC_HW_FEATURE3_H_TTSFD_POS 0
//! Field TTSFD - TTSFD
#define XGMAC_MAC_HW_FEATURE3_H_TTSFD_MASK 0x7u

//! Field RESERVED_31_19 - Reserved_31_19
#define XGMAC_MAC_HW_FEATURE3_H_RESERVED_31_19_POS 3
//! Field RESERVED_31_19 - Reserved_31_19
#define XGMAC_MAC_HW_FEATURE3_H_RESERVED_31_19_MASK 0xFFF8u

//! @}

//! \defgroup XGMAC_MAC_EXTENDED_CONFIGURATION_L Register XGMAC_MAC_EXTENDED_CONFIGURATION_L - XGMAC MAC Extended Configuration low word
//! @{

//! Register Offset (relative)
#define XGMAC_MAC_EXTENDED_CONFIGURATION_L 0x280
//! Register Offset (absolute) for 1st Instance XGMAC_DWCXG_CORE
#define XGMAC_DWCXG_CORE_XGMAC_MAC_EXTENDED_CONFIGURATION_L 0x00A30280u

//! Register Reset Value
#define XGMAC_MAC_EXTENDED_CONFIGURATION_L_RST 0x00000000u

//! Field EIPG - EIPG
#define XGMAC_MAC_EXTENDED_CONFIGURATION_L_EIPG_POS 0
//! Field EIPG - EIPG
#define XGMAC_MAC_EXTENDED_CONFIGURATION_L_EIPG_MASK 0x7Fu

//! Field RESERVED_15_7 - Reserved_15_7
#define XGMAC_MAC_EXTENDED_CONFIGURATION_L_RESERVED_15_7_POS 7
//! Field RESERVED_15_7 - Reserved_15_7
#define XGMAC_MAC_EXTENDED_CONFIGURATION_L_RESERVED_15_7_MASK 0xFF80u

//! @}

//! \defgroup XGMAC_MAC_EXTENDED_CONFIGURATION_H Register XGMAC_MAC_EXTENDED_CONFIGURATION_H - XGMAC MAC Extended Configuration high word
//! @{

//! Register Offset (relative)
#define XGMAC_MAC_EXTENDED_CONFIGURATION_H 0x284
//! Register Offset (absolute) for 1st Instance XGMAC_DWCXG_CORE
#define XGMAC_DWCXG_CORE_XGMAC_MAC_EXTENDED_CONFIGURATION_H 0x00A30284u

//! Register Reset Value
#define XGMAC_MAC_EXTENDED_CONFIGURATION_H_RST 0x00000000u

//! Field RESERVED_SBDIOEN - Reserved_SBDIOEN
#define XGMAC_MAC_EXTENDED_CONFIGURATION_H_RESERVED_SBDIOEN_POS 0
//! Field RESERVED_SBDIOEN - Reserved_SBDIOEN
#define XGMAC_MAC_EXTENDED_CONFIGURATION_H_RESERVED_SBDIOEN_MASK 0x1u

//! Field RESERVED_31_17 - Reserved_31_17
#define XGMAC_MAC_EXTENDED_CONFIGURATION_H_RESERVED_31_17_POS 1
//! Field RESERVED_31_17 - Reserved_31_17
#define XGMAC_MAC_EXTENDED_CONFIGURATION_H_RESERVED_31_17_MASK 0xFFFEu

//! @}

//! \defgroup XGMAC_MAC_ADDRESS0_HIGH_L Register XGMAC_MAC_ADDRESS0_HIGH_L - XGMAC MAC Address0 High low word
//! @{

//! Register Offset (relative)
#define XGMAC_MAC_ADDRESS0_HIGH_L 0x600
//! Register Offset (absolute) for 1st Instance XGMAC_DWCXG_CORE
#define XGMAC_DWCXG_CORE_XGMAC_MAC_ADDRESS0_HIGH_L 0x00A30600u

//! Register Reset Value
#define XGMAC_MAC_ADDRESS0_HIGH_L_RST 0x0000FFFFu

//! Field ADDRHI - ADDRHI
#define XGMAC_MAC_ADDRESS0_HIGH_L_ADDRHI_POS 0
//! Field ADDRHI - ADDRHI
#define XGMAC_MAC_ADDRESS0_HIGH_L_ADDRHI_MASK 0xFFFFu

//! @}

//! \defgroup XGMAC_MAC_ADDRESS0_HIGH_H Register XGMAC_MAC_ADDRESS0_HIGH_H - XGMAC MAC Address0 High high word
//! @{

//! Register Offset (relative)
#define XGMAC_MAC_ADDRESS0_HIGH_H 0x604
//! Register Offset (absolute) for 1st Instance XGMAC_DWCXG_CORE
#define XGMAC_DWCXG_CORE_XGMAC_MAC_ADDRESS0_HIGH_H 0x00A30604u

//! Register Reset Value
#define XGMAC_MAC_ADDRESS0_HIGH_H_RST 0x00008000u

//! Field RESERVED_30_Y - Reserved_30_y
#define XGMAC_MAC_ADDRESS0_HIGH_H_RESERVED_30_Y_POS 0
//! Field RESERVED_30_Y - Reserved_30_y
#define XGMAC_MAC_ADDRESS0_HIGH_H_RESERVED_30_Y_MASK 0x7FFFu

//! Field AE - AE
#define XGMAC_MAC_ADDRESS0_HIGH_H_AE_POS 15
//! Field AE - AE
#define XGMAC_MAC_ADDRESS0_HIGH_H_AE_MASK 0x8000u

//! @}

//! \defgroup XGMAC_MAC_ADDRESS0_LOW_L Register XGMAC_MAC_ADDRESS0_LOW_L - XGMAC MAC Address0 Low low word
//! @{

//! Register Offset (relative)
#define XGMAC_MAC_ADDRESS0_LOW_L 0x608
//! Register Offset (absolute) for 1st Instance XGMAC_DWCXG_CORE
#define XGMAC_DWCXG_CORE_XGMAC_MAC_ADDRESS0_LOW_L 0x00A30608u

//! Register Reset Value
#define XGMAC_MAC_ADDRESS0_LOW_L_RST 0x0000FFFFu

//! Field ADDRLO - ADDRLO
#define XGMAC_MAC_ADDRESS0_LOW_L_ADDRLO_POS 0
//! Field ADDRLO - ADDRLO
#define XGMAC_MAC_ADDRESS0_LOW_L_ADDRLO_MASK 0xFFFFu

//! @}

//! \defgroup XGMAC_MAC_ADDRESS0_LOW_H Register XGMAC_MAC_ADDRESS0_LOW_H - XGMAC MAC Address0 Low high word
//! @{

//! Register Offset (relative)
#define XGMAC_MAC_ADDRESS0_LOW_H 0x60C
//! Register Offset (absolute) for 1st Instance XGMAC_DWCXG_CORE
#define XGMAC_DWCXG_CORE_XGMAC_MAC_ADDRESS0_LOW_H 0x00A3060Cu

//! Register Reset Value
#define XGMAC_MAC_ADDRESS0_LOW_H_RST 0x0000FFFFu

//! Field ADDRLO - ADDRLO
#define XGMAC_MAC_ADDRESS0_LOW_H_ADDRLO_POS 0
//! Field ADDRLO - ADDRLO
#define XGMAC_MAC_ADDRESS0_LOW_H_ADDRLO_MASK 0xFFFFu

//! @}

//! \defgroup XGMAC_MMC_CONTROL_L Register XGMAC_MMC_CONTROL_L - XGMAC MMC Control low word
//! @{

//! Register Offset (relative)
#define XGMAC_MMC_CONTROL_L 0x1000
//! Register Offset (absolute) for 1st Instance XGMAC_DWCXG_CORE
#define XGMAC_DWCXG_CORE_XGMAC_MMC_CONTROL_L 0x00A31000u

//! Register Reset Value
#define XGMAC_MMC_CONTROL_L_RST 0x00000020u

//! Field CNTRST - CNTRST
#define XGMAC_MMC_CONTROL_L_CNTRST_POS 0
//! Field CNTRST - CNTRST
#define XGMAC_MMC_CONTROL_L_CNTRST_MASK 0x1u

//! Field CNTSTOPRO - CNTSTOPRO
#define XGMAC_MMC_CONTROL_L_CNTSTOPRO_POS 1
//! Field CNTSTOPRO - CNTSTOPRO
#define XGMAC_MMC_CONTROL_L_CNTSTOPRO_MASK 0x2u

//! Field RSTONRD - RSTONRD
#define XGMAC_MMC_CONTROL_L_RSTONRD_POS 2
//! Field RSTONRD - RSTONRD
#define XGMAC_MMC_CONTROL_L_RSTONRD_MASK 0x4u

//! Field MCF - MCF
#define XGMAC_MMC_CONTROL_L_MCF_POS 3
//! Field MCF - MCF
#define XGMAC_MMC_CONTROL_L_MCF_MASK 0x8u

//! Field MCT - MCT
#define XGMAC_MMC_CONTROL_L_MCT_POS 4
//! Field MCT - MCT
#define XGMAC_MMC_CONTROL_L_MCT_MASK 0x30u

//! Field RESERVED_6 - Reserved_6
#define XGMAC_MMC_CONTROL_L_RESERVED_6_POS 6
//! Field RESERVED_6 - Reserved_6
#define XGMAC_MMC_CONTROL_L_RESERVED_6_MASK 0x40u

//! Field CNTPRST - CNTPRST
#define XGMAC_MMC_CONTROL_L_CNTPRST_POS 7
//! Field CNTPRST - CNTPRST
#define XGMAC_MMC_CONTROL_L_CNTPRST_MASK 0x80u

//! Field RESERVED_15_8 - Reserved_15_8
#define XGMAC_MMC_CONTROL_L_RESERVED_15_8_POS 8
//! Field RESERVED_15_8 - Reserved_15_8
#define XGMAC_MMC_CONTROL_L_RESERVED_15_8_MASK 0xFF00u

//! @}

//! \defgroup XGMAC_MMC_CONTROL_H Register XGMAC_MMC_CONTROL_H - XGMAC MMC Control high word
//! @{

//! Register Offset (relative)
#define XGMAC_MMC_CONTROL_H 0x1004
//! Register Offset (absolute) for 1st Instance XGMAC_DWCXG_CORE
#define XGMAC_DWCXG_CORE_XGMAC_MMC_CONTROL_H 0x00A31004u

//! Register Reset Value
#define XGMAC_MMC_CONTROL_H_RST 0x00000000u

//! Field RESERVED_PRMMCSEL - Reserved_PRMMCSEL
#define XGMAC_MMC_CONTROL_H_RESERVED_PRMMCSEL_POS 0
//! Field RESERVED_PRMMCSEL - Reserved_PRMMCSEL
#define XGMAC_MMC_CONTROL_H_RESERVED_PRMMCSEL_MASK 0x7u

//! Field RESERVED_31_19 - Reserved_31_19
#define XGMAC_MMC_CONTROL_H_RESERVED_31_19_POS 3
//! Field RESERVED_31_19 - Reserved_31_19
#define XGMAC_MMC_CONTROL_H_RESERVED_31_19_MASK 0xFFF8u

//! @}

//! \defgroup XGMAC_MMC_RX_INTERRUPT_L Register XGMAC_MMC_RX_INTERRUPT_L - XGMAC MMC Rx Interrupt low word
//! @{

//! Register Offset (relative)
#define XGMAC_MMC_RX_INTERRUPT_L 0x1008
//! Register Offset (absolute) for 1st Instance XGMAC_DWCXG_CORE
#define XGMAC_DWCXG_CORE_XGMAC_MMC_RX_INTERRUPT_L 0x00A31008u

//! Register Reset Value
#define XGMAC_MMC_RX_INTERRUPT_L_RST 0x00000000u

//! Field RXGBPKTIS - RXGBPKTIS
#define XGMAC_MMC_RX_INTERRUPT_L_RXGBPKTIS_POS 0
//! Field RXGBPKTIS - RXGBPKTIS
#define XGMAC_MMC_RX_INTERRUPT_L_RXGBPKTIS_MASK 0x1u

//! Field RXGBOCTIS - RXGBOCTIS
#define XGMAC_MMC_RX_INTERRUPT_L_RXGBOCTIS_POS 1
//! Field RXGBOCTIS - RXGBOCTIS
#define XGMAC_MMC_RX_INTERRUPT_L_RXGBOCTIS_MASK 0x2u

//! Field RXGOCTIS - RXGOCTIS
#define XGMAC_MMC_RX_INTERRUPT_L_RXGOCTIS_POS 2
//! Field RXGOCTIS - RXGOCTIS
#define XGMAC_MMC_RX_INTERRUPT_L_RXGOCTIS_MASK 0x4u

//! Field RXBCGPIS - RXBCGPIS
#define XGMAC_MMC_RX_INTERRUPT_L_RXBCGPIS_POS 3
//! Field RXBCGPIS - RXBCGPIS
#define XGMAC_MMC_RX_INTERRUPT_L_RXBCGPIS_MASK 0x8u

//! Field RXMCGPIS - RXMCGPIS
#define XGMAC_MMC_RX_INTERRUPT_L_RXMCGPIS_POS 4
//! Field RXMCGPIS - RXMCGPIS
#define XGMAC_MMC_RX_INTERRUPT_L_RXMCGPIS_MASK 0x10u

//! Field RXCRCERPIS - RXCRCERPIS
#define XGMAC_MMC_RX_INTERRUPT_L_RXCRCERPIS_POS 5
//! Field RXCRCERPIS - RXCRCERPIS
#define XGMAC_MMC_RX_INTERRUPT_L_RXCRCERPIS_MASK 0x20u

//! Field RXRUNTPIS - RXRUNTPIS
#define XGMAC_MMC_RX_INTERRUPT_L_RXRUNTPIS_POS 6
//! Field RXRUNTPIS - RXRUNTPIS
#define XGMAC_MMC_RX_INTERRUPT_L_RXRUNTPIS_MASK 0x40u

//! Field RXJABERPIS - RXJABERPIS
#define XGMAC_MMC_RX_INTERRUPT_L_RXJABERPIS_POS 7
//! Field RXJABERPIS - RXJABERPIS
#define XGMAC_MMC_RX_INTERRUPT_L_RXJABERPIS_MASK 0x80u

//! Field RXUSIZEGPIS - RXUSIZEGPIS
#define XGMAC_MMC_RX_INTERRUPT_L_RXUSIZEGPIS_POS 8
//! Field RXUSIZEGPIS - RXUSIZEGPIS
#define XGMAC_MMC_RX_INTERRUPT_L_RXUSIZEGPIS_MASK 0x100u

//! Field RXOSIZEGPIS - RXOSIZEGPIS
#define XGMAC_MMC_RX_INTERRUPT_L_RXOSIZEGPIS_POS 9
//! Field RXOSIZEGPIS - RXOSIZEGPIS
#define XGMAC_MMC_RX_INTERRUPT_L_RXOSIZEGPIS_MASK 0x200u

//! Field RX64OCTGBPIS - RX64OCTGBPIS
#define XGMAC_MMC_RX_INTERRUPT_L_RX64OCTGBPIS_POS 10
//! Field RX64OCTGBPIS - RX64OCTGBPIS
#define XGMAC_MMC_RX_INTERRUPT_L_RX64OCTGBPIS_MASK 0x400u

//! Field RX65T127OCTGBPIS - RX65T127OCTGBPIS
#define XGMAC_MMC_RX_INTERRUPT_L_RX65T127OCTGBPIS_POS 11
//! Field RX65T127OCTGBPIS - RX65T127OCTGBPIS
#define XGMAC_MMC_RX_INTERRUPT_L_RX65T127OCTGBPIS_MASK 0x800u

//! Field RX128T255OCTGBPIS - RX128T255OCTGBPIS
#define XGMAC_MMC_RX_INTERRUPT_L_RX128T255OCTGBPIS_POS 12
//! Field RX128T255OCTGBPIS - RX128T255OCTGBPIS
#define XGMAC_MMC_RX_INTERRUPT_L_RX128T255OCTGBPIS_MASK 0x1000u

//! Field RX256T511OCTGBPIS - RX256T511OCTGBPIS
#define XGMAC_MMC_RX_INTERRUPT_L_RX256T511OCTGBPIS_POS 13
//! Field RX256T511OCTGBPIS - RX256T511OCTGBPIS
#define XGMAC_MMC_RX_INTERRUPT_L_RX256T511OCTGBPIS_MASK 0x2000u

//! Field RX512T1023OCTGBPIS - RX512T1023OCTGBPIS
#define XGMAC_MMC_RX_INTERRUPT_L_RX512T1023OCTGBPIS_POS 14
//! Field RX512T1023OCTGBPIS - RX512T1023OCTGBPIS
#define XGMAC_MMC_RX_INTERRUPT_L_RX512T1023OCTGBPIS_MASK 0x4000u

//! Field RX1024TMAXOCTGBPIS - RX1024TMAXOCTGBPIS
#define XGMAC_MMC_RX_INTERRUPT_L_RX1024TMAXOCTGBPIS_POS 15
//! Field RX1024TMAXOCTGBPIS - RX1024TMAXOCTGBPIS
#define XGMAC_MMC_RX_INTERRUPT_L_RX1024TMAXOCTGBPIS_MASK 0x8000u

//! @}

//! \defgroup XGMAC_MMC_RX_INTERRUPT_H Register XGMAC_MMC_RX_INTERRUPT_H - XGMAC MMC Rx Interrupt high word
//! @{

//! Register Offset (relative)
#define XGMAC_MMC_RX_INTERRUPT_H 0x100C
//! Register Offset (absolute) for 1st Instance XGMAC_DWCXG_CORE
#define XGMAC_DWCXG_CORE_XGMAC_MMC_RX_INTERRUPT_H 0x00A3100Cu

//! Register Reset Value
#define XGMAC_MMC_RX_INTERRUPT_H_RST 0x00000000u

//! Field RXUCGPIS - RXUCGPIS
#define XGMAC_MMC_RX_INTERRUPT_H_RXUCGPIS_POS 0
//! Field RXUCGPIS - RXUCGPIS
#define XGMAC_MMC_RX_INTERRUPT_H_RXUCGPIS_MASK 0x1u

//! Field RXLENERPIS - RXLENERPIS
#define XGMAC_MMC_RX_INTERRUPT_H_RXLENERPIS_POS 1
//! Field RXLENERPIS - RXLENERPIS
#define XGMAC_MMC_RX_INTERRUPT_H_RXLENERPIS_MASK 0x2u

//! Field RXORANGEPIS - RXORANGEPIS
#define XGMAC_MMC_RX_INTERRUPT_H_RXORANGEPIS_POS 2
//! Field RXORANGEPIS - RXORANGEPIS
#define XGMAC_MMC_RX_INTERRUPT_H_RXORANGEPIS_MASK 0x4u

//! Field RXPAUSPIS - RXPAUSPIS
#define XGMAC_MMC_RX_INTERRUPT_H_RXPAUSPIS_POS 3
//! Field RXPAUSPIS - RXPAUSPIS
#define XGMAC_MMC_RX_INTERRUPT_H_RXPAUSPIS_MASK 0x8u

//! Field RXFOVPIS - RXFOVPIS
#define XGMAC_MMC_RX_INTERRUPT_H_RXFOVPIS_POS 4
//! Field RXFOVPIS - RXFOVPIS
#define XGMAC_MMC_RX_INTERRUPT_H_RXFOVPIS_MASK 0x10u

//! Field RXVLANGBPIS - RXVLANGBPIS
#define XGMAC_MMC_RX_INTERRUPT_H_RXVLANGBPIS_POS 5
//! Field RXVLANGBPIS - RXVLANGBPIS
#define XGMAC_MMC_RX_INTERRUPT_H_RXVLANGBPIS_MASK 0x20u

//! Field RXWDOGPIS - RXWDOGPIS
#define XGMAC_MMC_RX_INTERRUPT_H_RXWDOGPIS_POS 6
//! Field RXWDOGPIS - RXWDOGPIS
#define XGMAC_MMC_RX_INTERRUPT_H_RXWDOGPIS_MASK 0x40u

//! Field RXDISPCGBIS - RXDISPCGBIS
#define XGMAC_MMC_RX_INTERRUPT_H_RXDISPCGBIS_POS 7
//! Field RXDISPCGBIS - RXDISPCGBIS
#define XGMAC_MMC_RX_INTERRUPT_H_RXDISPCGBIS_MASK 0x80u

//! Field RXDISOCGBIS - RXDISOCGBIS
#define XGMAC_MMC_RX_INTERRUPT_H_RXDISOCGBIS_POS 8
//! Field RXDISOCGBIS - RXDISOCGBIS
#define XGMAC_MMC_RX_INTERRUPT_H_RXDISOCGBIS_MASK 0x100u

//! Field RXLPIUSCIS - RXLPIUSCIS
#define XGMAC_MMC_RX_INTERRUPT_H_RXLPIUSCIS_POS 9
//! Field RXLPIUSCIS - RXLPIUSCIS
#define XGMAC_MMC_RX_INTERRUPT_H_RXLPIUSCIS_MASK 0x200u

//! Field RXLPITRCIS - RXLPITRCIS
#define XGMAC_MMC_RX_INTERRUPT_H_RXLPITRCIS_POS 10
//! Field RXLPITRCIS - RXLPITRCIS
#define XGMAC_MMC_RX_INTERRUPT_H_RXLPITRCIS_MASK 0x400u

//! Field RXALEPIS - RXALEPIS
#define XGMAC_MMC_RX_INTERRUPT_H_RXALEPIS_POS 11
//! Field RXALEPIS - RXALEPIS
#define XGMAC_MMC_RX_INTERRUPT_H_RXALEPIS_MASK 0x800u

//! Field RESERVED_30_28 - Reserved_30_28
#define XGMAC_MMC_RX_INTERRUPT_H_RESERVED_30_28_POS 12
//! Field RESERVED_30_28 - Reserved_30_28
#define XGMAC_MMC_RX_INTERRUPT_H_RESERVED_30_28_MASK 0x7000u

//! Field RXPRMMCIS - RXPRMMCIS
#define XGMAC_MMC_RX_INTERRUPT_H_RXPRMMCIS_POS 15
//! Field RXPRMMCIS - RXPRMMCIS
#define XGMAC_MMC_RX_INTERRUPT_H_RXPRMMCIS_MASK 0x8000u

//! @}

//! \defgroup XGMAC_MMC_TX_INTERRUPT_L Register XGMAC_MMC_TX_INTERRUPT_L - XGMAC MMC Tx Interrupt low word
//! @{

//! Register Offset (relative)
#define XGMAC_MMC_TX_INTERRUPT_L 0x1010
//! Register Offset (absolute) for 1st Instance XGMAC_DWCXG_CORE
#define XGMAC_DWCXG_CORE_XGMAC_MMC_TX_INTERRUPT_L 0x00A31010u

//! Register Reset Value
#define XGMAC_MMC_TX_INTERRUPT_L_RST 0x00000000u

//! Field TXGBOCTIS - TXGBOCTIS
#define XGMAC_MMC_TX_INTERRUPT_L_TXGBOCTIS_POS 0
//! Field TXGBOCTIS - TXGBOCTIS
#define XGMAC_MMC_TX_INTERRUPT_L_TXGBOCTIS_MASK 0x1u

//! Field TXGBPKTIS - TXGBPKTIS
#define XGMAC_MMC_TX_INTERRUPT_L_TXGBPKTIS_POS 1
//! Field TXGBPKTIS - TXGBPKTIS
#define XGMAC_MMC_TX_INTERRUPT_L_TXGBPKTIS_MASK 0x2u

//! Field TXBCGPIS - TXBCGPIS
#define XGMAC_MMC_TX_INTERRUPT_L_TXBCGPIS_POS 2
//! Field TXBCGPIS - TXBCGPIS
#define XGMAC_MMC_TX_INTERRUPT_L_TXBCGPIS_MASK 0x4u

//! Field TXMCGPIS - TXMCGPIS
#define XGMAC_MMC_TX_INTERRUPT_L_TXMCGPIS_POS 3
//! Field TXMCGPIS - TXMCGPIS
#define XGMAC_MMC_TX_INTERRUPT_L_TXMCGPIS_MASK 0x8u

//! Field TX64OCTGBPIS - TX64OCTGBPIS
#define XGMAC_MMC_TX_INTERRUPT_L_TX64OCTGBPIS_POS 4
//! Field TX64OCTGBPIS - TX64OCTGBPIS
#define XGMAC_MMC_TX_INTERRUPT_L_TX64OCTGBPIS_MASK 0x10u

//! Field TX65T127OCTGBPIS - TX65T127OCTGBPIS
#define XGMAC_MMC_TX_INTERRUPT_L_TX65T127OCTGBPIS_POS 5
//! Field TX65T127OCTGBPIS - TX65T127OCTGBPIS
#define XGMAC_MMC_TX_INTERRUPT_L_TX65T127OCTGBPIS_MASK 0x20u

//! Field TX128T255OCTGBPIS - TX128T255OCTGBPIS
#define XGMAC_MMC_TX_INTERRUPT_L_TX128T255OCTGBPIS_POS 6
//! Field TX128T255OCTGBPIS - TX128T255OCTGBPIS
#define XGMAC_MMC_TX_INTERRUPT_L_TX128T255OCTGBPIS_MASK 0x40u

//! Field TX256T511OCTGBPIS - TX256T511OCTGBPIS
#define XGMAC_MMC_TX_INTERRUPT_L_TX256T511OCTGBPIS_POS 7
//! Field TX256T511OCTGBPIS - TX256T511OCTGBPIS
#define XGMAC_MMC_TX_INTERRUPT_L_TX256T511OCTGBPIS_MASK 0x80u

//! Field TX512T1023OCTGBPIS - TX512T1023OCTGBPIS
#define XGMAC_MMC_TX_INTERRUPT_L_TX512T1023OCTGBPIS_POS 8
//! Field TX512T1023OCTGBPIS - TX512T1023OCTGBPIS
#define XGMAC_MMC_TX_INTERRUPT_L_TX512T1023OCTGBPIS_MASK 0x100u

//! Field TX1024TMAXOCTGBPIS - TX1024TMAXOCTGBPIS
#define XGMAC_MMC_TX_INTERRUPT_L_TX1024TMAXOCTGBPIS_POS 9
//! Field TX1024TMAXOCTGBPIS - TX1024TMAXOCTGBPIS
#define XGMAC_MMC_TX_INTERRUPT_L_TX1024TMAXOCTGBPIS_MASK 0x200u

//! Field TXUCGBPIS - TXUCGBPIS
#define XGMAC_MMC_TX_INTERRUPT_L_TXUCGBPIS_POS 10
//! Field TXUCGBPIS - TXUCGBPIS
#define XGMAC_MMC_TX_INTERRUPT_L_TXUCGBPIS_MASK 0x400u

//! Field TXMCGBPIS - TXMCGBPIS
#define XGMAC_MMC_TX_INTERRUPT_L_TXMCGBPIS_POS 11
//! Field TXMCGBPIS - TXMCGBPIS
#define XGMAC_MMC_TX_INTERRUPT_L_TXMCGBPIS_MASK 0x800u

//! Field TXBCGBPIS - TXBCGBPIS
#define XGMAC_MMC_TX_INTERRUPT_L_TXBCGBPIS_POS 12
//! Field TXBCGBPIS - TXBCGBPIS
#define XGMAC_MMC_TX_INTERRUPT_L_TXBCGBPIS_MASK 0x1000u

//! Field TXUFLOWERPIS - TXUFLOWERPIS
#define XGMAC_MMC_TX_INTERRUPT_L_TXUFLOWERPIS_POS 13
//! Field TXUFLOWERPIS - TXUFLOWERPIS
#define XGMAC_MMC_TX_INTERRUPT_L_TXUFLOWERPIS_MASK 0x2000u

//! Field TXGOCTIS - TXGOCTIS
#define XGMAC_MMC_TX_INTERRUPT_L_TXGOCTIS_POS 14
//! Field TXGOCTIS - TXGOCTIS
#define XGMAC_MMC_TX_INTERRUPT_L_TXGOCTIS_MASK 0x4000u

//! Field TXGPKTIS - TXGPKTIS
#define XGMAC_MMC_TX_INTERRUPT_L_TXGPKTIS_POS 15
//! Field TXGPKTIS - TXGPKTIS
#define XGMAC_MMC_TX_INTERRUPT_L_TXGPKTIS_MASK 0x8000u

//! @}

//! \defgroup XGMAC_MMC_TX_INTERRUPT_H Register XGMAC_MMC_TX_INTERRUPT_H - XGMAC MMC Tx Interrupt high word
//! @{

//! Register Offset (relative)
#define XGMAC_MMC_TX_INTERRUPT_H 0x1014
//! Register Offset (absolute) for 1st Instance XGMAC_DWCXG_CORE
#define XGMAC_DWCXG_CORE_XGMAC_MMC_TX_INTERRUPT_H 0x00A31014u

//! Register Reset Value
#define XGMAC_MMC_TX_INTERRUPT_H_RST 0x00000000u

//! Field TXPAUSPIS - TXPAUSPIS
#define XGMAC_MMC_TX_INTERRUPT_H_TXPAUSPIS_POS 0
//! Field TXPAUSPIS - TXPAUSPIS
#define XGMAC_MMC_TX_INTERRUPT_H_TXPAUSPIS_MASK 0x1u

//! Field TXVLANGPIS - TXVLANGPIS
#define XGMAC_MMC_TX_INTERRUPT_H_TXVLANGPIS_POS 1
//! Field TXVLANGPIS - TXVLANGPIS
#define XGMAC_MMC_TX_INTERRUPT_H_TXVLANGPIS_MASK 0x2u

//! Field TXLPIUSCIS - TXLPIUSCIS
#define XGMAC_MMC_TX_INTERRUPT_H_TXLPIUSCIS_POS 2
//! Field TXLPIUSCIS - TXLPIUSCIS
#define XGMAC_MMC_TX_INTERRUPT_H_TXLPIUSCIS_MASK 0x4u

//! Field TXLPITRCIS - TXLPITRCIS
#define XGMAC_MMC_TX_INTERRUPT_H_TXLPITRCIS_POS 3
//! Field TXLPITRCIS - TXLPITRCIS
#define XGMAC_MMC_TX_INTERRUPT_H_TXLPITRCIS_MASK 0x8u

//! Field RESERVED_30_20 - Reserved_30_20
#define XGMAC_MMC_TX_INTERRUPT_H_RESERVED_30_20_POS 4
//! Field RESERVED_30_20 - Reserved_30_20
#define XGMAC_MMC_TX_INTERRUPT_H_RESERVED_30_20_MASK 0x7FF0u

//! Field TXPRMMCIS - TXPRMMCIS
#define XGMAC_MMC_TX_INTERRUPT_H_TXPRMMCIS_POS 15
//! Field TXPRMMCIS - TXPRMMCIS
#define XGMAC_MMC_TX_INTERRUPT_H_TXPRMMCIS_MASK 0x8000u

//! @}

//! \defgroup XGMAC_MMC_RECEIVE_INTERRUPT_ENABLE_L Register XGMAC_MMC_RECEIVE_INTERRUPT_ENABLE_L - XGMAC MMC Receive Interrupt Enable low word
//! @{

//! Register Offset (relative)
#define XGMAC_MMC_RECEIVE_INTERRUPT_ENABLE_L 0x1018
//! Register Offset (absolute) for 1st Instance XGMAC_DWCXG_CORE
#define XGMAC_DWCXG_CORE_XGMAC_MMC_RECEIVE_INTERRUPT_ENABLE_L 0x00A31018u

//! Register Reset Value
#define XGMAC_MMC_RECEIVE_INTERRUPT_ENABLE_L_RST 0x00000000u

//! Field RXGBPKTIE - RXGBPKTIE
#define XGMAC_MMC_RECEIVE_INTERRUPT_ENABLE_L_RXGBPKTIE_POS 0
//! Field RXGBPKTIE - RXGBPKTIE
#define XGMAC_MMC_RECEIVE_INTERRUPT_ENABLE_L_RXGBPKTIE_MASK 0x1u

//! Field RXGBOCTIE - RXGBOCTIE
#define XGMAC_MMC_RECEIVE_INTERRUPT_ENABLE_L_RXGBOCTIE_POS 1
//! Field RXGBOCTIE - RXGBOCTIE
#define XGMAC_MMC_RECEIVE_INTERRUPT_ENABLE_L_RXGBOCTIE_MASK 0x2u

//! Field RXGOCTIE - RXGOCTIE
#define XGMAC_MMC_RECEIVE_INTERRUPT_ENABLE_L_RXGOCTIE_POS 2
//! Field RXGOCTIE - RXGOCTIE
#define XGMAC_MMC_RECEIVE_INTERRUPT_ENABLE_L_RXGOCTIE_MASK 0x4u

//! Field RESERVED_RXBCGPIE - Reserved_RXBCGPIE
#define XGMAC_MMC_RECEIVE_INTERRUPT_ENABLE_L_RESERVED_RXBCGPIE_POS 3
//! Field RESERVED_RXBCGPIE - Reserved_RXBCGPIE
#define XGMAC_MMC_RECEIVE_INTERRUPT_ENABLE_L_RESERVED_RXBCGPIE_MASK 0x8u

//! Field RESERVED_RXMCGPIE - Reserved_RXMCGPIE
#define XGMAC_MMC_RECEIVE_INTERRUPT_ENABLE_L_RESERVED_RXMCGPIE_POS 4
//! Field RESERVED_RXMCGPIE - Reserved_RXMCGPIE
#define XGMAC_MMC_RECEIVE_INTERRUPT_ENABLE_L_RESERVED_RXMCGPIE_MASK 0x10u

//! Field RXCRCERPIE - RXCRCERPIE
#define XGMAC_MMC_RECEIVE_INTERRUPT_ENABLE_L_RXCRCERPIE_POS 5
//! Field RXCRCERPIE - RXCRCERPIE
#define XGMAC_MMC_RECEIVE_INTERRUPT_ENABLE_L_RXCRCERPIE_MASK 0x20u

//! Field RESERVED_RXRUNTPIE - Reserved_RXRUNTPIE
#define XGMAC_MMC_RECEIVE_INTERRUPT_ENABLE_L_RESERVED_RXRUNTPIE_POS 6
//! Field RESERVED_RXRUNTPIE - Reserved_RXRUNTPIE
#define XGMAC_MMC_RECEIVE_INTERRUPT_ENABLE_L_RESERVED_RXRUNTPIE_MASK 0x40u

//! Field RESERVED_RXJABERPIE - Reserved_RXJABERPIE
#define XGMAC_MMC_RECEIVE_INTERRUPT_ENABLE_L_RESERVED_RXJABERPIE_POS 7
//! Field RESERVED_RXJABERPIE - Reserved_RXJABERPIE
#define XGMAC_MMC_RECEIVE_INTERRUPT_ENABLE_L_RESERVED_RXJABERPIE_MASK 0x80u

//! Field RESERVED_RXUSIZEGPIE - Reserved_RXUSIZEGPIE
#define XGMAC_MMC_RECEIVE_INTERRUPT_ENABLE_L_RESERVED_RXUSIZEGPIE_POS 8
//! Field RESERVED_RXUSIZEGPIE - Reserved_RXUSIZEGPIE
#define XGMAC_MMC_RECEIVE_INTERRUPT_ENABLE_L_RESERVED_RXUSIZEGPIE_MASK 0x100u

//! Field RESERVED_RXOSIZEGPIE - Reserved_RXOSIZEGPIE
#define XGMAC_MMC_RECEIVE_INTERRUPT_ENABLE_L_RESERVED_RXOSIZEGPIE_POS 9
//! Field RESERVED_RXOSIZEGPIE - Reserved_RXOSIZEGPIE
#define XGMAC_MMC_RECEIVE_INTERRUPT_ENABLE_L_RESERVED_RXOSIZEGPIE_MASK 0x200u

//! Field RESERVED_RX64OCTGBPIE - Reserved_RX64OCTGBPIE
#define XGMAC_MMC_RECEIVE_INTERRUPT_ENABLE_L_RESERVED_RX64OCTGBPIE_POS 10
//! Field RESERVED_RX64OCTGBPIE - Reserved_RX64OCTGBPIE
#define XGMAC_MMC_RECEIVE_INTERRUPT_ENABLE_L_RESERVED_RX64OCTGBPIE_MASK 0x400u

//! Field RESERVED_RX65T127OCTGBPIE - Reserved_RX65T127OCTGBPIE
#define XGMAC_MMC_RECEIVE_INTERRUPT_ENABLE_L_RESERVED_RX65T127OCTGBPIE_POS 11
//! Field RESERVED_RX65T127OCTGBPIE - Reserved_RX65T127OCTGBPIE
#define XGMAC_MMC_RECEIVE_INTERRUPT_ENABLE_L_RESERVED_RX65T127OCTGBPIE_MASK 0x800u

//! Field RESERVED_RX128T255OCTGBPIE - Reserved_RX128T255OCTGBPIE
#define XGMAC_MMC_RECEIVE_INTERRUPT_ENABLE_L_RESERVED_RX128T255OCTGBPIE_POS 12
//! Field RESERVED_RX128T255OCTGBPIE - Reserved_RX128T255OCTGBPIE
#define XGMAC_MMC_RECEIVE_INTERRUPT_ENABLE_L_RESERVED_RX128T255OCTGBPIE_MASK 0x1000u

//! Field RESERVED_RX256T511OCTGBPIE - Reserved_RX256T511OCTGBPIE
#define XGMAC_MMC_RECEIVE_INTERRUPT_ENABLE_L_RESERVED_RX256T511OCTGBPIE_POS 13
//! Field RESERVED_RX256T511OCTGBPIE - Reserved_RX256T511OCTGBPIE
#define XGMAC_MMC_RECEIVE_INTERRUPT_ENABLE_L_RESERVED_RX256T511OCTGBPIE_MASK 0x2000u

//! Field RESERVED_RX512T1023OCTGBPIE - Reserved_RX512T1023OCTGBPIE
#define XGMAC_MMC_RECEIVE_INTERRUPT_ENABLE_L_RESERVED_RX512T1023OCTGBPIE_POS 14
//! Field RESERVED_RX512T1023OCTGBPIE - Reserved_RX512T1023OCTGBPIE
#define XGMAC_MMC_RECEIVE_INTERRUPT_ENABLE_L_RESERVED_RX512T1023OCTGBPIE_MASK 0x4000u

//! Field RESERVED_RX1024TMAXOCTGBPIE - Reserved_RX1024TMAXOCTGBPIE
#define XGMAC_MMC_RECEIVE_INTERRUPT_ENABLE_L_RESERVED_RX1024TMAXOCTGBPIE_POS 15
//! Field RESERVED_RX1024TMAXOCTGBPIE - Reserved_RX1024TMAXOCTGBPIE
#define XGMAC_MMC_RECEIVE_INTERRUPT_ENABLE_L_RESERVED_RX1024TMAXOCTGBPIE_MASK 0x8000u

//! @}

//! \defgroup XGMAC_MMC_RECEIVE_INTERRUPT_ENABLE_H Register XGMAC_MMC_RECEIVE_INTERRUPT_ENABLE_H - XGMAC MMC Receive Interrupt Enable high word
//! @{

//! Register Offset (relative)
#define XGMAC_MMC_RECEIVE_INTERRUPT_ENABLE_H 0x101C
//! Register Offset (absolute) for 1st Instance XGMAC_DWCXG_CORE
#define XGMAC_DWCXG_CORE_XGMAC_MMC_RECEIVE_INTERRUPT_ENABLE_H 0x00A3101Cu

//! Register Reset Value
#define XGMAC_MMC_RECEIVE_INTERRUPT_ENABLE_H_RST 0x00000000u

//! Field RESERVED_RXUCGPIE - Reserved_RXUCGPIE
#define XGMAC_MMC_RECEIVE_INTERRUPT_ENABLE_H_RESERVED_RXUCGPIE_POS 0
//! Field RESERVED_RXUCGPIE - Reserved_RXUCGPIE
#define XGMAC_MMC_RECEIVE_INTERRUPT_ENABLE_H_RESERVED_RXUCGPIE_MASK 0x1u

//! Field RESERVED_RXLENERPIE - Reserved_RXLENERPIE
#define XGMAC_MMC_RECEIVE_INTERRUPT_ENABLE_H_RESERVED_RXLENERPIE_POS 1
//! Field RESERVED_RXLENERPIE - Reserved_RXLENERPIE
#define XGMAC_MMC_RECEIVE_INTERRUPT_ENABLE_H_RESERVED_RXLENERPIE_MASK 0x2u

//! Field RESERVED_RXORANGEPIE - Reserved_RXORANGEPIE
#define XGMAC_MMC_RECEIVE_INTERRUPT_ENABLE_H_RESERVED_RXORANGEPIE_POS 2
//! Field RESERVED_RXORANGEPIE - Reserved_RXORANGEPIE
#define XGMAC_MMC_RECEIVE_INTERRUPT_ENABLE_H_RESERVED_RXORANGEPIE_MASK 0x4u

//! Field RESERVED_RXPAUSPIE - Reserved_RXPAUSPIE
#define XGMAC_MMC_RECEIVE_INTERRUPT_ENABLE_H_RESERVED_RXPAUSPIE_POS 3
//! Field RESERVED_RXPAUSPIE - Reserved_RXPAUSPIE
#define XGMAC_MMC_RECEIVE_INTERRUPT_ENABLE_H_RESERVED_RXPAUSPIE_MASK 0x8u

//! Field RESERVED_RXFOVPIE - Reserved_RXFOVPIE
#define XGMAC_MMC_RECEIVE_INTERRUPT_ENABLE_H_RESERVED_RXFOVPIE_POS 4
//! Field RESERVED_RXFOVPIE - Reserved_RXFOVPIE
#define XGMAC_MMC_RECEIVE_INTERRUPT_ENABLE_H_RESERVED_RXFOVPIE_MASK 0x10u

//! Field RESERVED_RXVLANGBPIE - Reserved_RXVLANGBPIE
#define XGMAC_MMC_RECEIVE_INTERRUPT_ENABLE_H_RESERVED_RXVLANGBPIE_POS 5
//! Field RESERVED_RXVLANGBPIE - Reserved_RXVLANGBPIE
#define XGMAC_MMC_RECEIVE_INTERRUPT_ENABLE_H_RESERVED_RXVLANGBPIE_MASK 0x20u

//! Field RESERVED_RXWDOGPIE - Reserved_RXWDOGPIE
#define XGMAC_MMC_RECEIVE_INTERRUPT_ENABLE_H_RESERVED_RXWDOGPIE_POS 6
//! Field RESERVED_RXWDOGPIE - Reserved_RXWDOGPIE
#define XGMAC_MMC_RECEIVE_INTERRUPT_ENABLE_H_RESERVED_RXWDOGPIE_MASK 0x40u

//! Field RESERVED_RXDISPCGBIE - Reserved_RXDISPCGBIE
#define XGMAC_MMC_RECEIVE_INTERRUPT_ENABLE_H_RESERVED_RXDISPCGBIE_POS 7
//! Field RESERVED_RXDISPCGBIE - Reserved_RXDISPCGBIE
#define XGMAC_MMC_RECEIVE_INTERRUPT_ENABLE_H_RESERVED_RXDISPCGBIE_MASK 0x80u

//! Field RESERVED_RXDISOCGBIE - Reserved_RXDISOCGBIE
#define XGMAC_MMC_RECEIVE_INTERRUPT_ENABLE_H_RESERVED_RXDISOCGBIE_POS 8
//! Field RESERVED_RXDISOCGBIE - Reserved_RXDISOCGBIE
#define XGMAC_MMC_RECEIVE_INTERRUPT_ENABLE_H_RESERVED_RXDISOCGBIE_MASK 0x100u

//! Field RESERVED_RXLPIUSCIE - Reserved_RXLPIUSCIE
#define XGMAC_MMC_RECEIVE_INTERRUPT_ENABLE_H_RESERVED_RXLPIUSCIE_POS 9
//! Field RESERVED_RXLPIUSCIE - Reserved_RXLPIUSCIE
#define XGMAC_MMC_RECEIVE_INTERRUPT_ENABLE_H_RESERVED_RXLPIUSCIE_MASK 0x200u

//! Field RESERVED_RXLPITRCIE - Reserved_RXLPITRCIE
#define XGMAC_MMC_RECEIVE_INTERRUPT_ENABLE_H_RESERVED_RXLPITRCIE_POS 10
//! Field RESERVED_RXLPITRCIE - Reserved_RXLPITRCIE
#define XGMAC_MMC_RECEIVE_INTERRUPT_ENABLE_H_RESERVED_RXLPITRCIE_MASK 0x400u

//! Field RESERVED_RXALEPIE - Reserved_RXALEPIE
#define XGMAC_MMC_RECEIVE_INTERRUPT_ENABLE_H_RESERVED_RXALEPIE_POS 11
//! Field RESERVED_RXALEPIE - Reserved_RXALEPIE
#define XGMAC_MMC_RECEIVE_INTERRUPT_ENABLE_H_RESERVED_RXALEPIE_MASK 0x800u

//! Field RESERVED_30_28 - Reserved_30_28
#define XGMAC_MMC_RECEIVE_INTERRUPT_ENABLE_H_RESERVED_30_28_POS 12
//! Field RESERVED_30_28 - Reserved_30_28
#define XGMAC_MMC_RECEIVE_INTERRUPT_ENABLE_H_RESERVED_30_28_MASK 0x7000u

//! Field RESERVED_RXPRMMCIE - Reserved_RXPRMMCIE
#define XGMAC_MMC_RECEIVE_INTERRUPT_ENABLE_H_RESERVED_RXPRMMCIE_POS 15
//! Field RESERVED_RXPRMMCIE - Reserved_RXPRMMCIE
#define XGMAC_MMC_RECEIVE_INTERRUPT_ENABLE_H_RESERVED_RXPRMMCIE_MASK 0x8000u

//! @}

//! \defgroup XGMAC_MMC_TRANSMIT_INTERRUPT_ENABLE_L Register XGMAC_MMC_TRANSMIT_INTERRUPT_ENABLE_L - XGMAC MMC Transmit Interrupt Enable low word
//! @{

//! Register Offset (relative)
#define XGMAC_MMC_TRANSMIT_INTERRUPT_ENABLE_L 0x1020
//! Register Offset (absolute) for 1st Instance XGMAC_DWCXG_CORE
#define XGMAC_DWCXG_CORE_XGMAC_MMC_TRANSMIT_INTERRUPT_ENABLE_L 0x00A31020u

//! Register Reset Value
#define XGMAC_MMC_TRANSMIT_INTERRUPT_ENABLE_L_RST 0x00000000u

//! Field TXGBOCTIE - TXGBOCTIE
#define XGMAC_MMC_TRANSMIT_INTERRUPT_ENABLE_L_TXGBOCTIE_POS 0
//! Field TXGBOCTIE - TXGBOCTIE
#define XGMAC_MMC_TRANSMIT_INTERRUPT_ENABLE_L_TXGBOCTIE_MASK 0x1u

//! Field TXGBPKTIE - TXGBPKTIE
#define XGMAC_MMC_TRANSMIT_INTERRUPT_ENABLE_L_TXGBPKTIE_POS 1
//! Field TXGBPKTIE - TXGBPKTIE
#define XGMAC_MMC_TRANSMIT_INTERRUPT_ENABLE_L_TXGBPKTIE_MASK 0x2u

//! Field RESERVED_TXBCGPIE - Reserved_TXBCGPIE
#define XGMAC_MMC_TRANSMIT_INTERRUPT_ENABLE_L_RESERVED_TXBCGPIE_POS 2
//! Field RESERVED_TXBCGPIE - Reserved_TXBCGPIE
#define XGMAC_MMC_TRANSMIT_INTERRUPT_ENABLE_L_RESERVED_TXBCGPIE_MASK 0x4u

//! Field RESERVED_TXMCGPIE - Reserved_TXMCGPIE
#define XGMAC_MMC_TRANSMIT_INTERRUPT_ENABLE_L_RESERVED_TXMCGPIE_POS 3
//! Field RESERVED_TXMCGPIE - Reserved_TXMCGPIE
#define XGMAC_MMC_TRANSMIT_INTERRUPT_ENABLE_L_RESERVED_TXMCGPIE_MASK 0x8u

//! Field RESERVED_TX64OCTGBPIE - Reserved_TX64OCTGBPIE
#define XGMAC_MMC_TRANSMIT_INTERRUPT_ENABLE_L_RESERVED_TX64OCTGBPIE_POS 4
//! Field RESERVED_TX64OCTGBPIE - Reserved_TX64OCTGBPIE
#define XGMAC_MMC_TRANSMIT_INTERRUPT_ENABLE_L_RESERVED_TX64OCTGBPIE_MASK 0x10u

//! Field RESERVED_TX65T127OCTGBPIE - Reserved_TX65T127OCTGBPIE
#define XGMAC_MMC_TRANSMIT_INTERRUPT_ENABLE_L_RESERVED_TX65T127OCTGBPIE_POS 5
//! Field RESERVED_TX65T127OCTGBPIE - Reserved_TX65T127OCTGBPIE
#define XGMAC_MMC_TRANSMIT_INTERRUPT_ENABLE_L_RESERVED_TX65T127OCTGBPIE_MASK 0x20u

//! Field RESERVED_TX128T255OCTGBPIE - Reserved_TX128T255OCTGBPIE
#define XGMAC_MMC_TRANSMIT_INTERRUPT_ENABLE_L_RESERVED_TX128T255OCTGBPIE_POS 6
//! Field RESERVED_TX128T255OCTGBPIE - Reserved_TX128T255OCTGBPIE
#define XGMAC_MMC_TRANSMIT_INTERRUPT_ENABLE_L_RESERVED_TX128T255OCTGBPIE_MASK 0x40u

//! Field RESERVED_TX256T511OCTGBPIE - Reserved_TX256T511OCTGBPIE
#define XGMAC_MMC_TRANSMIT_INTERRUPT_ENABLE_L_RESERVED_TX256T511OCTGBPIE_POS 7
//! Field RESERVED_TX256T511OCTGBPIE - Reserved_TX256T511OCTGBPIE
#define XGMAC_MMC_TRANSMIT_INTERRUPT_ENABLE_L_RESERVED_TX256T511OCTGBPIE_MASK 0x80u

//! Field RESERVED_TX512T1023OCTGBPIE - Reserved_TX512T1023OCTGBPIE
#define XGMAC_MMC_TRANSMIT_INTERRUPT_ENABLE_L_RESERVED_TX512T1023OCTGBPIE_POS 8
//! Field RESERVED_TX512T1023OCTGBPIE - Reserved_TX512T1023OCTGBPIE
#define XGMAC_MMC_TRANSMIT_INTERRUPT_ENABLE_L_RESERVED_TX512T1023OCTGBPIE_MASK 0x100u

//! Field RESERVED_TX1024TMAXOCTGBPIE - Reserved_TX1024TMAXOCTGBPIE
#define XGMAC_MMC_TRANSMIT_INTERRUPT_ENABLE_L_RESERVED_TX1024TMAXOCTGBPIE_POS 9
//! Field RESERVED_TX1024TMAXOCTGBPIE - Reserved_TX1024TMAXOCTGBPIE
#define XGMAC_MMC_TRANSMIT_INTERRUPT_ENABLE_L_RESERVED_TX1024TMAXOCTGBPIE_MASK 0x200u

//! Field RESERVED_TXUCGBPIE - Reserved_TXUCGBPIE
#define XGMAC_MMC_TRANSMIT_INTERRUPT_ENABLE_L_RESERVED_TXUCGBPIE_POS 10
//! Field RESERVED_TXUCGBPIE - Reserved_TXUCGBPIE
#define XGMAC_MMC_TRANSMIT_INTERRUPT_ENABLE_L_RESERVED_TXUCGBPIE_MASK 0x400u

//! Field RESERVED_TXMCGBPIE - Reserved_TXMCGBPIE
#define XGMAC_MMC_TRANSMIT_INTERRUPT_ENABLE_L_RESERVED_TXMCGBPIE_POS 11
//! Field RESERVED_TXMCGBPIE - Reserved_TXMCGBPIE
#define XGMAC_MMC_TRANSMIT_INTERRUPT_ENABLE_L_RESERVED_TXMCGBPIE_MASK 0x800u

//! Field RESERVED_TXBCGBPIE - Reserved_TXBCGBPIE
#define XGMAC_MMC_TRANSMIT_INTERRUPT_ENABLE_L_RESERVED_TXBCGBPIE_POS 12
//! Field RESERVED_TXBCGBPIE - Reserved_TXBCGBPIE
#define XGMAC_MMC_TRANSMIT_INTERRUPT_ENABLE_L_RESERVED_TXBCGBPIE_MASK 0x1000u

//! Field RESERVED_TXUFLOWERPIE - Reserved_TXUFLOWERPIE
#define XGMAC_MMC_TRANSMIT_INTERRUPT_ENABLE_L_RESERVED_TXUFLOWERPIE_POS 13
//! Field RESERVED_TXUFLOWERPIE - Reserved_TXUFLOWERPIE
#define XGMAC_MMC_TRANSMIT_INTERRUPT_ENABLE_L_RESERVED_TXUFLOWERPIE_MASK 0x2000u

//! Field TXGOCTIE - TXGOCTIE
#define XGMAC_MMC_TRANSMIT_INTERRUPT_ENABLE_L_TXGOCTIE_POS 14
//! Field TXGOCTIE - TXGOCTIE
#define XGMAC_MMC_TRANSMIT_INTERRUPT_ENABLE_L_TXGOCTIE_MASK 0x4000u

//! Field TXGPKTIE - TXGPKTIE
#define XGMAC_MMC_TRANSMIT_INTERRUPT_ENABLE_L_TXGPKTIE_POS 15
//! Field TXGPKTIE - TXGPKTIE
#define XGMAC_MMC_TRANSMIT_INTERRUPT_ENABLE_L_TXGPKTIE_MASK 0x8000u

//! @}

//! \defgroup XGMAC_MMC_TRANSMIT_INTERRUPT_ENABLE_H Register XGMAC_MMC_TRANSMIT_INTERRUPT_ENABLE_H - XGMAC MMC Transmit Interrupt Enable high word
//! @{

//! Register Offset (relative)
#define XGMAC_MMC_TRANSMIT_INTERRUPT_ENABLE_H 0x1024
//! Register Offset (absolute) for 1st Instance XGMAC_DWCXG_CORE
#define XGMAC_DWCXG_CORE_XGMAC_MMC_TRANSMIT_INTERRUPT_ENABLE_H 0x00A31024u

//! Register Reset Value
#define XGMAC_MMC_TRANSMIT_INTERRUPT_ENABLE_H_RST 0x00000000u

//! Field TXPAUSPIE - TXPAUSPIE
#define XGMAC_MMC_TRANSMIT_INTERRUPT_ENABLE_H_TXPAUSPIE_POS 0
//! Field TXPAUSPIE - TXPAUSPIE
#define XGMAC_MMC_TRANSMIT_INTERRUPT_ENABLE_H_TXPAUSPIE_MASK 0x1u

//! Field RESERVED_TXVLANGPIE - Reserved_TXVLANGPIE
#define XGMAC_MMC_TRANSMIT_INTERRUPT_ENABLE_H_RESERVED_TXVLANGPIE_POS 1
//! Field RESERVED_TXVLANGPIE - Reserved_TXVLANGPIE
#define XGMAC_MMC_TRANSMIT_INTERRUPT_ENABLE_H_RESERVED_TXVLANGPIE_MASK 0x2u

//! Field RESERVED_TXLPIUSCIE - Reserved_TXLPIUSCIE
#define XGMAC_MMC_TRANSMIT_INTERRUPT_ENABLE_H_RESERVED_TXLPIUSCIE_POS 2
//! Field RESERVED_TXLPIUSCIE - Reserved_TXLPIUSCIE
#define XGMAC_MMC_TRANSMIT_INTERRUPT_ENABLE_H_RESERVED_TXLPIUSCIE_MASK 0x4u

//! Field RESERVED_TXLPITRCIE - Reserved_TXLPITRCIE
#define XGMAC_MMC_TRANSMIT_INTERRUPT_ENABLE_H_RESERVED_TXLPITRCIE_POS 3
//! Field RESERVED_TXLPITRCIE - Reserved_TXLPITRCIE
#define XGMAC_MMC_TRANSMIT_INTERRUPT_ENABLE_H_RESERVED_TXLPITRCIE_MASK 0x8u

//! Field RESERVED_30_20 - Reserved_30_20
#define XGMAC_MMC_TRANSMIT_INTERRUPT_ENABLE_H_RESERVED_30_20_POS 4
//! Field RESERVED_30_20 - Reserved_30_20
#define XGMAC_MMC_TRANSMIT_INTERRUPT_ENABLE_H_RESERVED_30_20_MASK 0x7FF0u

//! Field RESERVED_TXPRMMCIE - Reserved_TXPRMMCIE
#define XGMAC_MMC_TRANSMIT_INTERRUPT_ENABLE_H_RESERVED_TXPRMMCIE_POS 15
//! Field RESERVED_TXPRMMCIE - Reserved_TXPRMMCIE
#define XGMAC_MMC_TRANSMIT_INTERRUPT_ENABLE_H_RESERVED_TXPRMMCIE_MASK 0x8000u

//! @}

//! \defgroup XGMAC_TX_OCTET_COUNT_GOOD_BAD_LOW_L Register XGMAC_TX_OCTET_COUNT_GOOD_BAD_LOW_L - XGMAC Tx Octet Count Good Bad Low low word
//! @{

//! Register Offset (relative)
#define XGMAC_TX_OCTET_COUNT_GOOD_BAD_LOW_L 0x1028
//! Register Offset (absolute) for 1st Instance XGMAC_DWCXG_CORE
#define XGMAC_DWCXG_CORE_XGMAC_TX_OCTET_COUNT_GOOD_BAD_LOW_L 0x00A31028u

//! Register Reset Value
#define XGMAC_TX_OCTET_COUNT_GOOD_BAD_LOW_L_RST 0x00000000u

//! Field TXOCTGBLO - TXOCTGBLO
#define XGMAC_TX_OCTET_COUNT_GOOD_BAD_LOW_L_TXOCTGBLO_POS 0
//! Field TXOCTGBLO - TXOCTGBLO
#define XGMAC_TX_OCTET_COUNT_GOOD_BAD_LOW_L_TXOCTGBLO_MASK 0xFFFFu

//! @}

//! \defgroup XGMAC_TX_OCTET_COUNT_GOOD_BAD_LOW_H Register XGMAC_TX_OCTET_COUNT_GOOD_BAD_LOW_H - XGMAC Tx Octet Count Good Bad Low high word
//! @{

//! Register Offset (relative)
#define XGMAC_TX_OCTET_COUNT_GOOD_BAD_LOW_H 0x102C
//! Register Offset (absolute) for 1st Instance XGMAC_DWCXG_CORE
#define XGMAC_DWCXG_CORE_XGMAC_TX_OCTET_COUNT_GOOD_BAD_LOW_H 0x00A3102Cu

//! Register Reset Value
#define XGMAC_TX_OCTET_COUNT_GOOD_BAD_LOW_H_RST 0x00000000u

//! Field TXOCTGBLO - TXOCTGBLO
#define XGMAC_TX_OCTET_COUNT_GOOD_BAD_LOW_H_TXOCTGBLO_POS 0
//! Field TXOCTGBLO - TXOCTGBLO
#define XGMAC_TX_OCTET_COUNT_GOOD_BAD_LOW_H_TXOCTGBLO_MASK 0xFFFFu

//! @}

//! \defgroup XGMAC_TX_OCTET_COUNT_GOOD_BAD_HIGH_L Register XGMAC_TX_OCTET_COUNT_GOOD_BAD_HIGH_L - XGMAC Tx Octet Count Good Bad High low word
//! @{

//! Register Offset (relative)
#define XGMAC_TX_OCTET_COUNT_GOOD_BAD_HIGH_L 0x1030
//! Register Offset (absolute) for 1st Instance XGMAC_DWCXG_CORE
#define XGMAC_DWCXG_CORE_XGMAC_TX_OCTET_COUNT_GOOD_BAD_HIGH_L 0x00A31030u

//! Register Reset Value
#define XGMAC_TX_OCTET_COUNT_GOOD_BAD_HIGH_L_RST 0x00000000u

//! Field TXOCTGBHI - TXOCTGBHI
#define XGMAC_TX_OCTET_COUNT_GOOD_BAD_HIGH_L_TXOCTGBHI_POS 0
//! Field TXOCTGBHI - TXOCTGBHI
#define XGMAC_TX_OCTET_COUNT_GOOD_BAD_HIGH_L_TXOCTGBHI_MASK 0xFFFFu

//! @}

//! \defgroup XGMAC_TX_OCTET_COUNT_GOOD_BAD_HIGH_H Register XGMAC_TX_OCTET_COUNT_GOOD_BAD_HIGH_H - XGMAC Tx Octet Count Good Bad High high word
//! @{

//! Register Offset (relative)
#define XGMAC_TX_OCTET_COUNT_GOOD_BAD_HIGH_H 0x1034
//! Register Offset (absolute) for 1st Instance XGMAC_DWCXG_CORE
#define XGMAC_DWCXG_CORE_XGMAC_TX_OCTET_COUNT_GOOD_BAD_HIGH_H 0x00A31034u

//! Register Reset Value
#define XGMAC_TX_OCTET_COUNT_GOOD_BAD_HIGH_H_RST 0x00000000u

//! Field TXOCTGBHI - TXOCTGBHI
#define XGMAC_TX_OCTET_COUNT_GOOD_BAD_HIGH_H_TXOCTGBHI_POS 0
//! Field TXOCTGBHI - TXOCTGBHI
#define XGMAC_TX_OCTET_COUNT_GOOD_BAD_HIGH_H_TXOCTGBHI_MASK 0xFFFFu

//! @}

//! \defgroup XGMAC_TX_PACKET_COUNT_GOOD_BAD_LOW_L Register XGMAC_TX_PACKET_COUNT_GOOD_BAD_LOW_L - XGMAC Tx Packet Count Good Bad Low low word
//! @{

//! Register Offset (relative)
#define XGMAC_TX_PACKET_COUNT_GOOD_BAD_LOW_L 0x1038
//! Register Offset (absolute) for 1st Instance XGMAC_DWCXG_CORE
#define XGMAC_DWCXG_CORE_XGMAC_TX_PACKET_COUNT_GOOD_BAD_LOW_L 0x00A31038u

//! Register Reset Value
#define XGMAC_TX_PACKET_COUNT_GOOD_BAD_LOW_L_RST 0x00000000u

//! Field TXPKTGBLO - TXPKTGBLO
#define XGMAC_TX_PACKET_COUNT_GOOD_BAD_LOW_L_TXPKTGBLO_POS 0
//! Field TXPKTGBLO - TXPKTGBLO
#define XGMAC_TX_PACKET_COUNT_GOOD_BAD_LOW_L_TXPKTGBLO_MASK 0xFFFFu

//! @}

//! \defgroup XGMAC_TX_PACKET_COUNT_GOOD_BAD_LOW_H Register XGMAC_TX_PACKET_COUNT_GOOD_BAD_LOW_H - XGMAC Tx Packet Count Good Bad Low high word
//! @{

//! Register Offset (relative)
#define XGMAC_TX_PACKET_COUNT_GOOD_BAD_LOW_H 0x103C
//! Register Offset (absolute) for 1st Instance XGMAC_DWCXG_CORE
#define XGMAC_DWCXG_CORE_XGMAC_TX_PACKET_COUNT_GOOD_BAD_LOW_H 0x00A3103Cu

//! Register Reset Value
#define XGMAC_TX_PACKET_COUNT_GOOD_BAD_LOW_H_RST 0x00000000u

//! Field TXPKTGBLO - TXPKTGBLO
#define XGMAC_TX_PACKET_COUNT_GOOD_BAD_LOW_H_TXPKTGBLO_POS 0
//! Field TXPKTGBLO - TXPKTGBLO
#define XGMAC_TX_PACKET_COUNT_GOOD_BAD_LOW_H_TXPKTGBLO_MASK 0xFFFFu

//! @}

//! \defgroup XGMAC_TX_OCTET_COUNT_GOOD_LOW_L Register XGMAC_TX_OCTET_COUNT_GOOD_LOW_L - XGMAC Tx Octet Count Good Low low word
//! @{

//! Register Offset (relative)
#define XGMAC_TX_OCTET_COUNT_GOOD_LOW_L 0x1108
//! Register Offset (absolute) for 1st Instance XGMAC_DWCXG_CORE
#define XGMAC_DWCXG_CORE_XGMAC_TX_OCTET_COUNT_GOOD_LOW_L 0x00A31108u

//! Register Reset Value
#define XGMAC_TX_OCTET_COUNT_GOOD_LOW_L_RST 0x00000000u

//! Field TXOCTGLO - TXOCTGLO
#define XGMAC_TX_OCTET_COUNT_GOOD_LOW_L_TXOCTGLO_POS 0
//! Field TXOCTGLO - TXOCTGLO
#define XGMAC_TX_OCTET_COUNT_GOOD_LOW_L_TXOCTGLO_MASK 0xFFFFu

//! @}

//! \defgroup XGMAC_TX_OCTET_COUNT_GOOD_LOW_H Register XGMAC_TX_OCTET_COUNT_GOOD_LOW_H - XGMAC Tx Octet Count Good Low high word
//! @{

//! Register Offset (relative)
#define XGMAC_TX_OCTET_COUNT_GOOD_LOW_H 0x110C
//! Register Offset (absolute) for 1st Instance XGMAC_DWCXG_CORE
#define XGMAC_DWCXG_CORE_XGMAC_TX_OCTET_COUNT_GOOD_LOW_H 0x00A3110Cu

//! Register Reset Value
#define XGMAC_TX_OCTET_COUNT_GOOD_LOW_H_RST 0x00000000u

//! Field TXOCTGLO - TXOCTGLO
#define XGMAC_TX_OCTET_COUNT_GOOD_LOW_H_TXOCTGLO_POS 0
//! Field TXOCTGLO - TXOCTGLO
#define XGMAC_TX_OCTET_COUNT_GOOD_LOW_H_TXOCTGLO_MASK 0xFFFFu

//! @}

//! \defgroup XGMAC_TX_OCTET_COUNT_GOOD_HIGH_L Register XGMAC_TX_OCTET_COUNT_GOOD_HIGH_L - XGMAC Tx Octet Count Good High low word
//! @{

//! Register Offset (relative)
#define XGMAC_TX_OCTET_COUNT_GOOD_HIGH_L 0x1110
//! Register Offset (absolute) for 1st Instance XGMAC_DWCXG_CORE
#define XGMAC_DWCXG_CORE_XGMAC_TX_OCTET_COUNT_GOOD_HIGH_L 0x00A31110u

//! Register Reset Value
#define XGMAC_TX_OCTET_COUNT_GOOD_HIGH_L_RST 0x00000000u

//! Field TXOCTGHI - TXOCTGHI
#define XGMAC_TX_OCTET_COUNT_GOOD_HIGH_L_TXOCTGHI_POS 0
//! Field TXOCTGHI - TXOCTGHI
#define XGMAC_TX_OCTET_COUNT_GOOD_HIGH_L_TXOCTGHI_MASK 0xFFFFu

//! @}

//! \defgroup XGMAC_TX_OCTET_COUNT_GOOD_HIGH_H Register XGMAC_TX_OCTET_COUNT_GOOD_HIGH_H - XGMAC Tx Octet Count Good High high word
//! @{

//! Register Offset (relative)
#define XGMAC_TX_OCTET_COUNT_GOOD_HIGH_H 0x1114
//! Register Offset (absolute) for 1st Instance XGMAC_DWCXG_CORE
#define XGMAC_DWCXG_CORE_XGMAC_TX_OCTET_COUNT_GOOD_HIGH_H 0x00A31114u

//! Register Reset Value
#define XGMAC_TX_OCTET_COUNT_GOOD_HIGH_H_RST 0x00000000u

//! Field TXOCTGHI - TXOCTGHI
#define XGMAC_TX_OCTET_COUNT_GOOD_HIGH_H_TXOCTGHI_POS 0
//! Field TXOCTGHI - TXOCTGHI
#define XGMAC_TX_OCTET_COUNT_GOOD_HIGH_H_TXOCTGHI_MASK 0xFFFFu

//! @}

//! \defgroup XGMAC_TX_PACKET_COUNT_GOOD_LOW_L Register XGMAC_TX_PACKET_COUNT_GOOD_LOW_L - XGMAC Tx Packet Count Good Low low word
//! @{

//! Register Offset (relative)
#define XGMAC_TX_PACKET_COUNT_GOOD_LOW_L 0x1118
//! Register Offset (absolute) for 1st Instance XGMAC_DWCXG_CORE
#define XGMAC_DWCXG_CORE_XGMAC_TX_PACKET_COUNT_GOOD_LOW_L 0x00A31118u

//! Register Reset Value
#define XGMAC_TX_PACKET_COUNT_GOOD_LOW_L_RST 0x00000000u

//! Field TXPKTGLO - TXPKTGLO
#define XGMAC_TX_PACKET_COUNT_GOOD_LOW_L_TXPKTGLO_POS 0
//! Field TXPKTGLO - TXPKTGLO
#define XGMAC_TX_PACKET_COUNT_GOOD_LOW_L_TXPKTGLO_MASK 0xFFFFu

//! @}

//! \defgroup XGMAC_TX_PACKET_COUNT_GOOD_LOW_H Register XGMAC_TX_PACKET_COUNT_GOOD_LOW_H - XGMAC Tx Packet Count Good Low high word
//! @{

//! Register Offset (relative)
#define XGMAC_TX_PACKET_COUNT_GOOD_LOW_H 0x111C
//! Register Offset (absolute) for 1st Instance XGMAC_DWCXG_CORE
#define XGMAC_DWCXG_CORE_XGMAC_TX_PACKET_COUNT_GOOD_LOW_H 0x00A3111Cu

//! Register Reset Value
#define XGMAC_TX_PACKET_COUNT_GOOD_LOW_H_RST 0x00000000u

//! Field TXPKTGLO - TXPKTGLO
#define XGMAC_TX_PACKET_COUNT_GOOD_LOW_H_TXPKTGLO_POS 0
//! Field TXPKTGLO - TXPKTGLO
#define XGMAC_TX_PACKET_COUNT_GOOD_LOW_H_TXPKTGLO_MASK 0xFFFFu

//! @}

//! \defgroup XGMAC_TX_PAUSE_PACKETS_LOW_L Register XGMAC_TX_PAUSE_PACKETS_LOW_L - XGMAC Tx Pause Packets Low low word
//! @{

//! Register Offset (relative)
#define XGMAC_TX_PAUSE_PACKETS_LOW_L 0x1128
//! Register Offset (absolute) for 1st Instance XGMAC_DWCXG_CORE
#define XGMAC_DWCXG_CORE_XGMAC_TX_PAUSE_PACKETS_LOW_L 0x00A31128u

//! Register Reset Value
#define XGMAC_TX_PAUSE_PACKETS_LOW_L_RST 0x00000000u

//! Field TXPAUSEGLO - TXPAUSEGLO
#define XGMAC_TX_PAUSE_PACKETS_LOW_L_TXPAUSEGLO_POS 0
//! Field TXPAUSEGLO - TXPAUSEGLO
#define XGMAC_TX_PAUSE_PACKETS_LOW_L_TXPAUSEGLO_MASK 0xFFFFu

//! @}

//! \defgroup XGMAC_TX_PAUSE_PACKETS_LOW_H Register XGMAC_TX_PAUSE_PACKETS_LOW_H - XGMAC Tx Pause Packets Low high word
//! @{

//! Register Offset (relative)
#define XGMAC_TX_PAUSE_PACKETS_LOW_H 0x112C
//! Register Offset (absolute) for 1st Instance XGMAC_DWCXG_CORE
#define XGMAC_DWCXG_CORE_XGMAC_TX_PAUSE_PACKETS_LOW_H 0x00A3112Cu

//! Register Reset Value
#define XGMAC_TX_PAUSE_PACKETS_LOW_H_RST 0x00000000u

//! Field TXPAUSEGLO - TXPAUSEGLO
#define XGMAC_TX_PAUSE_PACKETS_LOW_H_TXPAUSEGLO_POS 0
//! Field TXPAUSEGLO - TXPAUSEGLO
#define XGMAC_TX_PAUSE_PACKETS_LOW_H_TXPAUSEGLO_MASK 0xFFFFu

//! @}

//! \defgroup XGMAC_RX_PACKET_COUNT_GOOD_BAD_LOW_L Register XGMAC_RX_PACKET_COUNT_GOOD_BAD_LOW_L - XGMAC Rx Packet Count Good Bad Low low word
//! @{

//! Register Offset (relative)
#define XGMAC_RX_PACKET_COUNT_GOOD_BAD_LOW_L 0x1200
//! Register Offset (absolute) for 1st Instance XGMAC_DWCXG_CORE
#define XGMAC_DWCXG_CORE_XGMAC_RX_PACKET_COUNT_GOOD_BAD_LOW_L 0x00A31200u

//! Register Reset Value
#define XGMAC_RX_PACKET_COUNT_GOOD_BAD_LOW_L_RST 0x00000000u

//! Field RXPKTGBLO - RXPKTGBLO
#define XGMAC_RX_PACKET_COUNT_GOOD_BAD_LOW_L_RXPKTGBLO_POS 0
//! Field RXPKTGBLO - RXPKTGBLO
#define XGMAC_RX_PACKET_COUNT_GOOD_BAD_LOW_L_RXPKTGBLO_MASK 0xFFFFu

//! @}

//! \defgroup XGMAC_RX_PACKET_COUNT_GOOD_BAD_LOW_H Register XGMAC_RX_PACKET_COUNT_GOOD_BAD_LOW_H - XGMAC Rx Packet Count Good Bad Low high word
//! @{

//! Register Offset (relative)
#define XGMAC_RX_PACKET_COUNT_GOOD_BAD_LOW_H 0x1204
//! Register Offset (absolute) for 1st Instance XGMAC_DWCXG_CORE
#define XGMAC_DWCXG_CORE_XGMAC_RX_PACKET_COUNT_GOOD_BAD_LOW_H 0x00A31204u

//! Register Reset Value
#define XGMAC_RX_PACKET_COUNT_GOOD_BAD_LOW_H_RST 0x00000000u

//! Field RXPKTGBLO - RXPKTGBLO
#define XGMAC_RX_PACKET_COUNT_GOOD_BAD_LOW_H_RXPKTGBLO_POS 0
//! Field RXPKTGBLO - RXPKTGBLO
#define XGMAC_RX_PACKET_COUNT_GOOD_BAD_LOW_H_RXPKTGBLO_MASK 0xFFFFu

//! @}

//! \defgroup XGMAC_RX_OCTET_COUNT_GOOD_BAD_LOW_L Register XGMAC_RX_OCTET_COUNT_GOOD_BAD_LOW_L - XGMAC Rx Octet Count Good Bad Low low word
//! @{

//! Register Offset (relative)
#define XGMAC_RX_OCTET_COUNT_GOOD_BAD_LOW_L 0x1210
//! Register Offset (absolute) for 1st Instance XGMAC_DWCXG_CORE
#define XGMAC_DWCXG_CORE_XGMAC_RX_OCTET_COUNT_GOOD_BAD_LOW_L 0x00A31210u

//! Register Reset Value
#define XGMAC_RX_OCTET_COUNT_GOOD_BAD_LOW_L_RST 0x00000000u

//! Field RXOCTGBLO - RXOCTGBLO
#define XGMAC_RX_OCTET_COUNT_GOOD_BAD_LOW_L_RXOCTGBLO_POS 0
//! Field RXOCTGBLO - RXOCTGBLO
#define XGMAC_RX_OCTET_COUNT_GOOD_BAD_LOW_L_RXOCTGBLO_MASK 0xFFFFu

//! @}

//! \defgroup XGMAC_RX_OCTET_COUNT_GOOD_BAD_LOW_H Register XGMAC_RX_OCTET_COUNT_GOOD_BAD_LOW_H - XGMAC Rx Octet Count Good Bad Low high word
//! @{

//! Register Offset (relative)
#define XGMAC_RX_OCTET_COUNT_GOOD_BAD_LOW_H 0x1214
//! Register Offset (absolute) for 1st Instance XGMAC_DWCXG_CORE
#define XGMAC_DWCXG_CORE_XGMAC_RX_OCTET_COUNT_GOOD_BAD_LOW_H 0x00A31214u

//! Register Reset Value
#define XGMAC_RX_OCTET_COUNT_GOOD_BAD_LOW_H_RST 0x00000000u

//! Field RXOCTGBLO - RXOCTGBLO
#define XGMAC_RX_OCTET_COUNT_GOOD_BAD_LOW_H_RXOCTGBLO_POS 0
//! Field RXOCTGBLO - RXOCTGBLO
#define XGMAC_RX_OCTET_COUNT_GOOD_BAD_LOW_H_RXOCTGBLO_MASK 0xFFFFu

//! @}

//! \defgroup XGMAC_RX_OCTET_COUNT_GOOD_BAD_HIGH_L Register XGMAC_RX_OCTET_COUNT_GOOD_BAD_HIGH_L - XGMAC Rx Octet Count Good Bad High low word
//! @{

//! Register Offset (relative)
#define XGMAC_RX_OCTET_COUNT_GOOD_BAD_HIGH_L 0x1218
//! Register Offset (absolute) for 1st Instance XGMAC_DWCXG_CORE
#define XGMAC_DWCXG_CORE_XGMAC_RX_OCTET_COUNT_GOOD_BAD_HIGH_L 0x00A31218u

//! Register Reset Value
#define XGMAC_RX_OCTET_COUNT_GOOD_BAD_HIGH_L_RST 0x00000000u

//! Field RXOCTGBHI - RXOCTGBHI
#define XGMAC_RX_OCTET_COUNT_GOOD_BAD_HIGH_L_RXOCTGBHI_POS 0
//! Field RXOCTGBHI - RXOCTGBHI
#define XGMAC_RX_OCTET_COUNT_GOOD_BAD_HIGH_L_RXOCTGBHI_MASK 0xFFFFu

//! @}

//! \defgroup XGMAC_RX_OCTET_COUNT_GOOD_BAD_HIGH_H Register XGMAC_RX_OCTET_COUNT_GOOD_BAD_HIGH_H - XGMAC Rx Octet Count Good Bad High high word
//! @{

//! Register Offset (relative)
#define XGMAC_RX_OCTET_COUNT_GOOD_BAD_HIGH_H 0x121C
//! Register Offset (absolute) for 1st Instance XGMAC_DWCXG_CORE
#define XGMAC_DWCXG_CORE_XGMAC_RX_OCTET_COUNT_GOOD_BAD_HIGH_H 0x00A3121Cu

//! Register Reset Value
#define XGMAC_RX_OCTET_COUNT_GOOD_BAD_HIGH_H_RST 0x00000000u

//! Field RXOCTGBHI - RXOCTGBHI
#define XGMAC_RX_OCTET_COUNT_GOOD_BAD_HIGH_H_RXOCTGBHI_POS 0
//! Field RXOCTGBHI - RXOCTGBHI
#define XGMAC_RX_OCTET_COUNT_GOOD_BAD_HIGH_H_RXOCTGBHI_MASK 0xFFFFu

//! @}

//! \defgroup XGMAC_RX_OCTET_COUNT_GOOD_LOW_L Register XGMAC_RX_OCTET_COUNT_GOOD_LOW_L - XGMAC Rx Octet Count Good Low low word
//! @{

//! Register Offset (relative)
#define XGMAC_RX_OCTET_COUNT_GOOD_LOW_L 0x1220
//! Register Offset (absolute) for 1st Instance XGMAC_DWCXG_CORE
#define XGMAC_DWCXG_CORE_XGMAC_RX_OCTET_COUNT_GOOD_LOW_L 0x00A31220u

//! Register Reset Value
#define XGMAC_RX_OCTET_COUNT_GOOD_LOW_L_RST 0x00000000u

//! Field RXOCTGLO - RXOCTGLO
#define XGMAC_RX_OCTET_COUNT_GOOD_LOW_L_RXOCTGLO_POS 0
//! Field RXOCTGLO - RXOCTGLO
#define XGMAC_RX_OCTET_COUNT_GOOD_LOW_L_RXOCTGLO_MASK 0xFFFFu

//! @}

//! \defgroup XGMAC_RX_OCTET_COUNT_GOOD_LOW_H Register XGMAC_RX_OCTET_COUNT_GOOD_LOW_H - XGMAC Rx Octet Count Good Low high word
//! @{

//! Register Offset (relative)
#define XGMAC_RX_OCTET_COUNT_GOOD_LOW_H 0x1224
//! Register Offset (absolute) for 1st Instance XGMAC_DWCXG_CORE
#define XGMAC_DWCXG_CORE_XGMAC_RX_OCTET_COUNT_GOOD_LOW_H 0x00A31224u

//! Register Reset Value
#define XGMAC_RX_OCTET_COUNT_GOOD_LOW_H_RST 0x00000000u

//! Field RXOCTGLO - RXOCTGLO
#define XGMAC_RX_OCTET_COUNT_GOOD_LOW_H_RXOCTGLO_POS 0
//! Field RXOCTGLO - RXOCTGLO
#define XGMAC_RX_OCTET_COUNT_GOOD_LOW_H_RXOCTGLO_MASK 0xFFFFu

//! @}

//! \defgroup XGMAC_RX_OCTET_COUNT_GOOD_HIGH_L Register XGMAC_RX_OCTET_COUNT_GOOD_HIGH_L - XGMAC Rx Octet Count Good High low word
//! @{

//! Register Offset (relative)
#define XGMAC_RX_OCTET_COUNT_GOOD_HIGH_L 0x1228
//! Register Offset (absolute) for 1st Instance XGMAC_DWCXG_CORE
#define XGMAC_DWCXG_CORE_XGMAC_RX_OCTET_COUNT_GOOD_HIGH_L 0x00A31228u

//! Register Reset Value
#define XGMAC_RX_OCTET_COUNT_GOOD_HIGH_L_RST 0x00000000u

//! Field RXOCTGHI - RXOCTGHI
#define XGMAC_RX_OCTET_COUNT_GOOD_HIGH_L_RXOCTGHI_POS 0
//! Field RXOCTGHI - RXOCTGHI
#define XGMAC_RX_OCTET_COUNT_GOOD_HIGH_L_RXOCTGHI_MASK 0xFFFFu

//! @}

//! \defgroup XGMAC_RX_OCTET_COUNT_GOOD_HIGH_H Register XGMAC_RX_OCTET_COUNT_GOOD_HIGH_H - XGMAC Rx Octet Count Good High high word
//! @{

//! Register Offset (relative)
#define XGMAC_RX_OCTET_COUNT_GOOD_HIGH_H 0x122C
//! Register Offset (absolute) for 1st Instance XGMAC_DWCXG_CORE
#define XGMAC_DWCXG_CORE_XGMAC_RX_OCTET_COUNT_GOOD_HIGH_H 0x00A3122Cu

//! Register Reset Value
#define XGMAC_RX_OCTET_COUNT_GOOD_HIGH_H_RST 0x00000000u

//! Field RXOCTGHI - RXOCTGHI
#define XGMAC_RX_OCTET_COUNT_GOOD_HIGH_H_RXOCTGHI_POS 0
//! Field RXOCTGHI - RXOCTGHI
#define XGMAC_RX_OCTET_COUNT_GOOD_HIGH_H_RXOCTGHI_MASK 0xFFFFu

//! @}

//! \defgroup XGMAC_RX_CRC_ERROR_PACKETS_LOW_L Register XGMAC_RX_CRC_ERROR_PACKETS_LOW_L - XGMAC Rx CRC Error Packets Low low word
//! @{

//! Register Offset (relative)
#define XGMAC_RX_CRC_ERROR_PACKETS_LOW_L 0x1250
//! Register Offset (absolute) for 1st Instance XGMAC_DWCXG_CORE
#define XGMAC_DWCXG_CORE_XGMAC_RX_CRC_ERROR_PACKETS_LOW_L 0x00A31250u

//! Register Reset Value
#define XGMAC_RX_CRC_ERROR_PACKETS_LOW_L_RST 0x00000000u

//! Field RXCRCERLO - RXCRCERLO
#define XGMAC_RX_CRC_ERROR_PACKETS_LOW_L_RXCRCERLO_POS 0
//! Field RXCRCERLO - RXCRCERLO
#define XGMAC_RX_CRC_ERROR_PACKETS_LOW_L_RXCRCERLO_MASK 0xFFFFu

//! @}

//! \defgroup XGMAC_RX_CRC_ERROR_PACKETS_LOW_H Register XGMAC_RX_CRC_ERROR_PACKETS_LOW_H - XGMAC Rx CRC Error Packets Low high word
//! @{

//! Register Offset (relative)
#define XGMAC_RX_CRC_ERROR_PACKETS_LOW_H 0x1254
//! Register Offset (absolute) for 1st Instance XGMAC_DWCXG_CORE
#define XGMAC_DWCXG_CORE_XGMAC_RX_CRC_ERROR_PACKETS_LOW_H 0x00A31254u

//! Register Reset Value
#define XGMAC_RX_CRC_ERROR_PACKETS_LOW_H_RST 0x00000000u

//! Field RXCRCERLO - RXCRCERLO
#define XGMAC_RX_CRC_ERROR_PACKETS_LOW_H_RXCRCERLO_POS 0
//! Field RXCRCERLO - RXCRCERLO
#define XGMAC_RX_CRC_ERROR_PACKETS_LOW_H_RXCRCERLO_MASK 0xFFFFu

//! @}

//! \defgroup XGMAC_MAC_TIMESTAMP_CONTROL_L Register XGMAC_MAC_TIMESTAMP_CONTROL_L - XGMAC MAC Timestamp Control low word
//! @{

//! Register Offset (relative)
#define XGMAC_MAC_TIMESTAMP_CONTROL_L 0x1A00
//! Register Offset (absolute) for 1st Instance XGMAC_DWCXG_CORE
#define XGMAC_DWCXG_CORE_XGMAC_MAC_TIMESTAMP_CONTROL_L 0x00A31A00u

//! Register Reset Value
#define XGMAC_MAC_TIMESTAMP_CONTROL_L_RST 0x00002000u

//! Field TSENA - TSENA
#define XGMAC_MAC_TIMESTAMP_CONTROL_L_TSENA_POS 0
//! Field TSENA - TSENA
#define XGMAC_MAC_TIMESTAMP_CONTROL_L_TSENA_MASK 0x1u

//! Field TSCFUPDT - TSCFUPDT
#define XGMAC_MAC_TIMESTAMP_CONTROL_L_TSCFUPDT_POS 1
//! Field TSCFUPDT - TSCFUPDT
#define XGMAC_MAC_TIMESTAMP_CONTROL_L_TSCFUPDT_MASK 0x2u

//! Field TSINIT - TSINIT
#define XGMAC_MAC_TIMESTAMP_CONTROL_L_TSINIT_POS 2
//! Field TSINIT - TSINIT
#define XGMAC_MAC_TIMESTAMP_CONTROL_L_TSINIT_MASK 0x4u

//! Field TSUPDT - TSUPDT
#define XGMAC_MAC_TIMESTAMP_CONTROL_L_TSUPDT_POS 3
//! Field TSUPDT - TSUPDT
#define XGMAC_MAC_TIMESTAMP_CONTROL_L_TSUPDT_MASK 0x8u

//! Field TSTRIG - TSTRIG
#define XGMAC_MAC_TIMESTAMP_CONTROL_L_TSTRIG_POS 4
//! Field TSTRIG - TSTRIG
#define XGMAC_MAC_TIMESTAMP_CONTROL_L_TSTRIG_MASK 0x10u

//! Field TSADDREG - TSADDREG
#define XGMAC_MAC_TIMESTAMP_CONTROL_L_TSADDREG_POS 5
//! Field TSADDREG - TSADDREG
#define XGMAC_MAC_TIMESTAMP_CONTROL_L_TSADDREG_MASK 0x20u

//! Field RESERVED_7_6 - Reserved_7_6
#define XGMAC_MAC_TIMESTAMP_CONTROL_L_RESERVED_7_6_POS 6
//! Field RESERVED_7_6 - Reserved_7_6
#define XGMAC_MAC_TIMESTAMP_CONTROL_L_RESERVED_7_6_MASK 0xC0u

//! Field TSENALL - TSENALL
#define XGMAC_MAC_TIMESTAMP_CONTROL_L_TSENALL_POS 8
//! Field TSENALL - TSENALL
#define XGMAC_MAC_TIMESTAMP_CONTROL_L_TSENALL_MASK 0x100u

//! Field TSCTRLSSR - TSCTRLSSR
#define XGMAC_MAC_TIMESTAMP_CONTROL_L_TSCTRLSSR_POS 9
//! Field TSCTRLSSR - TSCTRLSSR
#define XGMAC_MAC_TIMESTAMP_CONTROL_L_TSCTRLSSR_MASK 0x200u

//! Field TSVER2ENA - TSVER2ENA
#define XGMAC_MAC_TIMESTAMP_CONTROL_L_TSVER2ENA_POS 10
//! Field TSVER2ENA - TSVER2ENA
#define XGMAC_MAC_TIMESTAMP_CONTROL_L_TSVER2ENA_MASK 0x400u

//! Field TSIPENA - TSIPENA
#define XGMAC_MAC_TIMESTAMP_CONTROL_L_TSIPENA_POS 11
//! Field TSIPENA - TSIPENA
#define XGMAC_MAC_TIMESTAMP_CONTROL_L_TSIPENA_MASK 0x800u

//! Field TSIPV6ENA - TSIPV6ENA
#define XGMAC_MAC_TIMESTAMP_CONTROL_L_TSIPV6ENA_POS 12
//! Field TSIPV6ENA - TSIPV6ENA
#define XGMAC_MAC_TIMESTAMP_CONTROL_L_TSIPV6ENA_MASK 0x1000u

//! Field TSIPV4ENA - TSIPV4ENA
#define XGMAC_MAC_TIMESTAMP_CONTROL_L_TSIPV4ENA_POS 13
//! Field TSIPV4ENA - TSIPV4ENA
#define XGMAC_MAC_TIMESTAMP_CONTROL_L_TSIPV4ENA_MASK 0x2000u

//! Field TSEVNTENA - TSEVNTENA
#define XGMAC_MAC_TIMESTAMP_CONTROL_L_TSEVNTENA_POS 14
//! Field TSEVNTENA - TSEVNTENA
#define XGMAC_MAC_TIMESTAMP_CONTROL_L_TSEVNTENA_MASK 0x4000u

//! Field TSMSTRENA - TSMSTRENA
#define XGMAC_MAC_TIMESTAMP_CONTROL_L_TSMSTRENA_POS 15
//! Field TSMSTRENA - TSMSTRENA
#define XGMAC_MAC_TIMESTAMP_CONTROL_L_TSMSTRENA_MASK 0x8000u

//! @}

//! \defgroup XGMAC_MAC_TIMESTAMP_CONTROL_H Register XGMAC_MAC_TIMESTAMP_CONTROL_H - XGMAC MAC Timestamp Control high word
//! @{

//! Register Offset (relative)
#define XGMAC_MAC_TIMESTAMP_CONTROL_H 0x1A04
//! Register Offset (absolute) for 1st Instance XGMAC_DWCXG_CORE
#define XGMAC_DWCXG_CORE_XGMAC_MAC_TIMESTAMP_CONTROL_H 0x00A31A04u

//! Register Reset Value
#define XGMAC_MAC_TIMESTAMP_CONTROL_H_RST 0x00000000u

//! Field SNAPTYPSEL - SNAPTYPSEL
#define XGMAC_MAC_TIMESTAMP_CONTROL_H_SNAPTYPSEL_POS 0
//! Field SNAPTYPSEL - SNAPTYPSEL
#define XGMAC_MAC_TIMESTAMP_CONTROL_H_SNAPTYPSEL_MASK 0x3u

//! Field TSENMACADDR - TSENMACADDR
#define XGMAC_MAC_TIMESTAMP_CONTROL_H_TSENMACADDR_POS 2
//! Field TSENMACADDR - TSENMACADDR
#define XGMAC_MAC_TIMESTAMP_CONTROL_H_TSENMACADDR_MASK 0x4u

//! Field CSC - CSC
#define XGMAC_MAC_TIMESTAMP_CONTROL_H_CSC_POS 3
//! Field CSC - CSC
#define XGMAC_MAC_TIMESTAMP_CONTROL_H_CSC_MASK 0x8u

//! Field RESERVED_ESTI - Reserved_ESTI
#define XGMAC_MAC_TIMESTAMP_CONTROL_H_RESERVED_ESTI_POS 4
//! Field RESERVED_ESTI - Reserved_ESTI
#define XGMAC_MAC_TIMESTAMP_CONTROL_H_RESERVED_ESTI_MASK 0x10u

//! Field RESERVED_23_21 - Reserved_23_21
#define XGMAC_MAC_TIMESTAMP_CONTROL_H_RESERVED_23_21_POS 5
//! Field RESERVED_23_21 - Reserved_23_21
#define XGMAC_MAC_TIMESTAMP_CONTROL_H_RESERVED_23_21_MASK 0xE0u

//! Field TXTSSTSM - TXTSSTSM
#define XGMAC_MAC_TIMESTAMP_CONTROL_H_TXTSSTSM_POS 8
//! Field TXTSSTSM - TXTSSTSM
#define XGMAC_MAC_TIMESTAMP_CONTROL_H_TXTSSTSM_MASK 0x100u

//! Field RESERVED_27_25 - Reserved_27_25
#define XGMAC_MAC_TIMESTAMP_CONTROL_H_RESERVED_27_25_POS 9
//! Field RESERVED_27_25 - Reserved_27_25
#define XGMAC_MAC_TIMESTAMP_CONTROL_H_RESERVED_27_25_MASK 0xE00u

//! Field AV8021ASMEN - AV8021ASMEN
#define XGMAC_MAC_TIMESTAMP_CONTROL_H_AV8021ASMEN_POS 12
//! Field AV8021ASMEN - AV8021ASMEN
#define XGMAC_MAC_TIMESTAMP_CONTROL_H_AV8021ASMEN_MASK 0x1000u

//! Field RESERVED_31_29 - Reserved_31_29
#define XGMAC_MAC_TIMESTAMP_CONTROL_H_RESERVED_31_29_POS 13
//! Field RESERVED_31_29 - Reserved_31_29
#define XGMAC_MAC_TIMESTAMP_CONTROL_H_RESERVED_31_29_MASK 0xE000u

//! @}

//! \defgroup XGMAC_MAC_SUB_SECOND_INCREMENT_L Register XGMAC_MAC_SUB_SECOND_INCREMENT_L - XGMAC MAC Sub Second Increment low word
//! @{

//! Register Offset (relative)
#define XGMAC_MAC_SUB_SECOND_INCREMENT_L 0x1A08
//! Register Offset (absolute) for 1st Instance XGMAC_DWCXG_CORE
#define XGMAC_DWCXG_CORE_XGMAC_MAC_SUB_SECOND_INCREMENT_L 0x00A31A08u

//! Register Reset Value
#define XGMAC_MAC_SUB_SECOND_INCREMENT_L_RST 0x00000000u

//! Field RESERVED_7_0 - Reserved_7_0
#define XGMAC_MAC_SUB_SECOND_INCREMENT_L_RESERVED_7_0_POS 0
//! Field RESERVED_7_0 - Reserved_7_0
#define XGMAC_MAC_SUB_SECOND_INCREMENT_L_RESERVED_7_0_MASK 0xFFu

//! Field RESERVED_SNSINC - Reserved_SNSINC
#define XGMAC_MAC_SUB_SECOND_INCREMENT_L_RESERVED_SNSINC_POS 8
//! Field RESERVED_SNSINC - Reserved_SNSINC
#define XGMAC_MAC_SUB_SECOND_INCREMENT_L_RESERVED_SNSINC_MASK 0xFF00u

//! @}

//! \defgroup XGMAC_MAC_SUB_SECOND_INCREMENT_H Register XGMAC_MAC_SUB_SECOND_INCREMENT_H - XGMAC MAC Sub Second Increment high word
//! @{

//! Register Offset (relative)
#define XGMAC_MAC_SUB_SECOND_INCREMENT_H 0x1A0C
//! Register Offset (absolute) for 1st Instance XGMAC_DWCXG_CORE
#define XGMAC_DWCXG_CORE_XGMAC_MAC_SUB_SECOND_INCREMENT_H 0x00A31A0Cu

//! Register Reset Value
#define XGMAC_MAC_SUB_SECOND_INCREMENT_H_RST 0x00000000u

//! Field SSINC - SSINC
#define XGMAC_MAC_SUB_SECOND_INCREMENT_H_SSINC_POS 0
//! Field SSINC - SSINC
#define XGMAC_MAC_SUB_SECOND_INCREMENT_H_SSINC_MASK 0xFFu

//! Field RESERVED_31_24 - Reserved_31_24
#define XGMAC_MAC_SUB_SECOND_INCREMENT_H_RESERVED_31_24_POS 8
//! Field RESERVED_31_24 - Reserved_31_24
#define XGMAC_MAC_SUB_SECOND_INCREMENT_H_RESERVED_31_24_MASK 0xFF00u

//! @}

//! \defgroup XGMAC_MAC_SYSTEM_TIME_SECONDS_L Register XGMAC_MAC_SYSTEM_TIME_SECONDS_L - XGMAC MAC System Time Seconds low word
//! @{

//! Register Offset (relative)
#define XGMAC_MAC_SYSTEM_TIME_SECONDS_L 0x1A10
//! Register Offset (absolute) for 1st Instance XGMAC_DWCXG_CORE
#define XGMAC_DWCXG_CORE_XGMAC_MAC_SYSTEM_TIME_SECONDS_L 0x00A31A10u

//! Register Reset Value
#define XGMAC_MAC_SYSTEM_TIME_SECONDS_L_RST 0x00000000u

//! Field TSS - TSS
#define XGMAC_MAC_SYSTEM_TIME_SECONDS_L_TSS_POS 0
//! Field TSS - TSS
#define XGMAC_MAC_SYSTEM_TIME_SECONDS_L_TSS_MASK 0xFFFFu

//! @}

//! \defgroup XGMAC_MAC_SYSTEM_TIME_SECONDS_H Register XGMAC_MAC_SYSTEM_TIME_SECONDS_H - XGMAC MAC System Time Seconds high word
//! @{

//! Register Offset (relative)
#define XGMAC_MAC_SYSTEM_TIME_SECONDS_H 0x1A14
//! Register Offset (absolute) for 1st Instance XGMAC_DWCXG_CORE
#define XGMAC_DWCXG_CORE_XGMAC_MAC_SYSTEM_TIME_SECONDS_H 0x00A31A14u

//! Register Reset Value
#define XGMAC_MAC_SYSTEM_TIME_SECONDS_H_RST 0x00000000u

//! Field TSS - TSS
#define XGMAC_MAC_SYSTEM_TIME_SECONDS_H_TSS_POS 0
//! Field TSS - TSS
#define XGMAC_MAC_SYSTEM_TIME_SECONDS_H_TSS_MASK 0xFFFFu

//! @}

//! \defgroup XGMAC_MAC_SYSTEM_TIME_NANOSECONDS_L Register XGMAC_MAC_SYSTEM_TIME_NANOSECONDS_L - XGMAC MAC System Time Nanoseconds low word
//! @{

//! Register Offset (relative)
#define XGMAC_MAC_SYSTEM_TIME_NANOSECONDS_L 0x1A18
//! Register Offset (absolute) for 1st Instance XGMAC_DWCXG_CORE
#define XGMAC_DWCXG_CORE_XGMAC_MAC_SYSTEM_TIME_NANOSECONDS_L 0x00A31A18u

//! Register Reset Value
#define XGMAC_MAC_SYSTEM_TIME_NANOSECONDS_L_RST 0x00000000u

//! Field TSSS - TSSS
#define XGMAC_MAC_SYSTEM_TIME_NANOSECONDS_L_TSSS_POS 0
//! Field TSSS - TSSS
#define XGMAC_MAC_SYSTEM_TIME_NANOSECONDS_L_TSSS_MASK 0xFFFFu

//! @}

//! \defgroup XGMAC_MAC_SYSTEM_TIME_NANOSECONDS_H Register XGMAC_MAC_SYSTEM_TIME_NANOSECONDS_H - XGMAC MAC System Time Nanoseconds high word
//! @{

//! Register Offset (relative)
#define XGMAC_MAC_SYSTEM_TIME_NANOSECONDS_H 0x1A1C
//! Register Offset (absolute) for 1st Instance XGMAC_DWCXG_CORE
#define XGMAC_DWCXG_CORE_XGMAC_MAC_SYSTEM_TIME_NANOSECONDS_H 0x00A31A1Cu

//! Register Reset Value
#define XGMAC_MAC_SYSTEM_TIME_NANOSECONDS_H_RST 0x00000000u

//! Field TSSS - TSSS
#define XGMAC_MAC_SYSTEM_TIME_NANOSECONDS_H_TSSS_POS 0
//! Field TSSS - TSSS
#define XGMAC_MAC_SYSTEM_TIME_NANOSECONDS_H_TSSS_MASK 0x7FFFu

//! Field RESERVED_31 - Reserved_31
#define XGMAC_MAC_SYSTEM_TIME_NANOSECONDS_H_RESERVED_31_POS 15
//! Field RESERVED_31 - Reserved_31
#define XGMAC_MAC_SYSTEM_TIME_NANOSECONDS_H_RESERVED_31_MASK 0x8000u

//! @}

//! \defgroup XGMAC_MAC_SYSTEM_TIME_SECONDS_UPDATE_L Register XGMAC_MAC_SYSTEM_TIME_SECONDS_UPDATE_L - XGMAC MAC System Time Seconds Update low word
//! @{

//! Register Offset (relative)
#define XGMAC_MAC_SYSTEM_TIME_SECONDS_UPDATE_L 0x1A20
//! Register Offset (absolute) for 1st Instance XGMAC_DWCXG_CORE
#define XGMAC_DWCXG_CORE_XGMAC_MAC_SYSTEM_TIME_SECONDS_UPDATE_L 0x00A31A20u

//! Register Reset Value
#define XGMAC_MAC_SYSTEM_TIME_SECONDS_UPDATE_L_RST 0x00000000u

//! Field TSS - TSS
#define XGMAC_MAC_SYSTEM_TIME_SECONDS_UPDATE_L_TSS_POS 0
//! Field TSS - TSS
#define XGMAC_MAC_SYSTEM_TIME_SECONDS_UPDATE_L_TSS_MASK 0xFFFFu

//! @}

//! \defgroup XGMAC_MAC_SYSTEM_TIME_SECONDS_UPDATE_H Register XGMAC_MAC_SYSTEM_TIME_SECONDS_UPDATE_H - XGMAC MAC System Time Seconds Update high word
//! @{

//! Register Offset (relative)
#define XGMAC_MAC_SYSTEM_TIME_SECONDS_UPDATE_H 0x1A24
//! Register Offset (absolute) for 1st Instance XGMAC_DWCXG_CORE
#define XGMAC_DWCXG_CORE_XGMAC_MAC_SYSTEM_TIME_SECONDS_UPDATE_H 0x00A31A24u

//! Register Reset Value
#define XGMAC_MAC_SYSTEM_TIME_SECONDS_UPDATE_H_RST 0x00000000u

//! Field TSS - TSS
#define XGMAC_MAC_SYSTEM_TIME_SECONDS_UPDATE_H_TSS_POS 0
//! Field TSS - TSS
#define XGMAC_MAC_SYSTEM_TIME_SECONDS_UPDATE_H_TSS_MASK 0xFFFFu

//! @}

//! \defgroup XGMAC_MAC_SYSTEM_TIME_NANOSECONDS_UPDATE_L Register XGMAC_MAC_SYSTEM_TIME_NANOSECONDS_UPDATE_L - XGMAC MAC System Time Nanoseconds Update low word
//! @{

//! Register Offset (relative)
#define XGMAC_MAC_SYSTEM_TIME_NANOSECONDS_UPDATE_L 0x1A28
//! Register Offset (absolute) for 1st Instance XGMAC_DWCXG_CORE
#define XGMAC_DWCXG_CORE_XGMAC_MAC_SYSTEM_TIME_NANOSECONDS_UPDATE_L 0x00A31A28u

//! Register Reset Value
#define XGMAC_MAC_SYSTEM_TIME_NANOSECONDS_UPDATE_L_RST 0x00000000u

//! Field TSSS - TSSS
#define XGMAC_MAC_SYSTEM_TIME_NANOSECONDS_UPDATE_L_TSSS_POS 0
//! Field TSSS - TSSS
#define XGMAC_MAC_SYSTEM_TIME_NANOSECONDS_UPDATE_L_TSSS_MASK 0xFFFFu

//! @}

//! \defgroup XGMAC_MAC_SYSTEM_TIME_NANOSECONDS_UPDATE_H Register XGMAC_MAC_SYSTEM_TIME_NANOSECONDS_UPDATE_H - XGMAC MAC System Time Nanoseconds Update high word
//! @{

//! Register Offset (relative)
#define XGMAC_MAC_SYSTEM_TIME_NANOSECONDS_UPDATE_H 0x1A2C
//! Register Offset (absolute) for 1st Instance XGMAC_DWCXG_CORE
#define XGMAC_DWCXG_CORE_XGMAC_MAC_SYSTEM_TIME_NANOSECONDS_UPDATE_H 0x00A31A2Cu

//! Register Reset Value
#define XGMAC_MAC_SYSTEM_TIME_NANOSECONDS_UPDATE_H_RST 0x00000000u

//! Field TSSS - TSSS
#define XGMAC_MAC_SYSTEM_TIME_NANOSECONDS_UPDATE_H_TSSS_POS 0
//! Field TSSS - TSSS
#define XGMAC_MAC_SYSTEM_TIME_NANOSECONDS_UPDATE_H_TSSS_MASK 0x7FFFu

//! Field ADDSUB - ADDSUB
#define XGMAC_MAC_SYSTEM_TIME_NANOSECONDS_UPDATE_H_ADDSUB_POS 15
//! Field ADDSUB - ADDSUB
#define XGMAC_MAC_SYSTEM_TIME_NANOSECONDS_UPDATE_H_ADDSUB_MASK 0x8000u

//! @}

//! \defgroup XGMAC_MAC_TIMESTAMP_ADDEND_L Register XGMAC_MAC_TIMESTAMP_ADDEND_L - XGMAC MAC Timestamp Addend low word
//! @{

//! Register Offset (relative)
#define XGMAC_MAC_TIMESTAMP_ADDEND_L 0x1A30
//! Register Offset (absolute) for 1st Instance XGMAC_DWCXG_CORE
#define XGMAC_DWCXG_CORE_XGMAC_MAC_TIMESTAMP_ADDEND_L 0x00A31A30u

//! Register Reset Value
#define XGMAC_MAC_TIMESTAMP_ADDEND_L_RST 0x00000000u

//! Field TSAR - TSAR
#define XGMAC_MAC_TIMESTAMP_ADDEND_L_TSAR_POS 0
//! Field TSAR - TSAR
#define XGMAC_MAC_TIMESTAMP_ADDEND_L_TSAR_MASK 0xFFFFu

//! @}

//! \defgroup XGMAC_MAC_TIMESTAMP_ADDEND_H Register XGMAC_MAC_TIMESTAMP_ADDEND_H - XGMAC MAC Timestamp Addend high word
//! @{

//! Register Offset (relative)
#define XGMAC_MAC_TIMESTAMP_ADDEND_H 0x1A34
//! Register Offset (absolute) for 1st Instance XGMAC_DWCXG_CORE
#define XGMAC_DWCXG_CORE_XGMAC_MAC_TIMESTAMP_ADDEND_H 0x00A31A34u

//! Register Reset Value
#define XGMAC_MAC_TIMESTAMP_ADDEND_H_RST 0x00000000u

//! Field TSAR - TSAR
#define XGMAC_MAC_TIMESTAMP_ADDEND_H_TSAR_POS 0
//! Field TSAR - TSAR
#define XGMAC_MAC_TIMESTAMP_ADDEND_H_TSAR_MASK 0xFFFFu

//! @}

//! \defgroup XGMAC_MAC_TIMESTAMP_STATUS_L Register XGMAC_MAC_TIMESTAMP_STATUS_L - XGMAC MAC Timestamp Status low word
//! @{

//! Register Offset (relative)
#define XGMAC_MAC_TIMESTAMP_STATUS_L 0x1A40
//! Register Offset (absolute) for 1st Instance XGMAC_DWCXG_CORE
#define XGMAC_DWCXG_CORE_XGMAC_MAC_TIMESTAMP_STATUS_L 0x00A31A40u

//! Register Reset Value
#define XGMAC_MAC_TIMESTAMP_STATUS_L_RST 0x00000000u

//! Field TSSOVF - TSSOVF
#define XGMAC_MAC_TIMESTAMP_STATUS_L_TSSOVF_POS 0
//! Field TSSOVF - TSSOVF
#define XGMAC_MAC_TIMESTAMP_STATUS_L_TSSOVF_MASK 0x1u

//! Field TSTARGT0 - TSTARGT0
#define XGMAC_MAC_TIMESTAMP_STATUS_L_TSTARGT0_POS 1
//! Field TSTARGT0 - TSTARGT0
#define XGMAC_MAC_TIMESTAMP_STATUS_L_TSTARGT0_MASK 0x2u

//! Field AUXTSTRIG - AUXTSTRIG
#define XGMAC_MAC_TIMESTAMP_STATUS_L_AUXTSTRIG_POS 2
//! Field AUXTSTRIG - AUXTSTRIG
#define XGMAC_MAC_TIMESTAMP_STATUS_L_AUXTSTRIG_MASK 0x4u

//! Field TSTRGTERR0 - TSTRGTERR0
#define XGMAC_MAC_TIMESTAMP_STATUS_L_TSTRGTERR0_POS 3
//! Field TSTRGTERR0 - TSTRGTERR0
#define XGMAC_MAC_TIMESTAMP_STATUS_L_TSTRGTERR0_MASK 0x8u

//! Field TSTARGT1 - TSTARGT1
#define XGMAC_MAC_TIMESTAMP_STATUS_L_TSTARGT1_POS 4
//! Field TSTARGT1 - TSTARGT1
#define XGMAC_MAC_TIMESTAMP_STATUS_L_TSTARGT1_MASK 0x10u

//! Field TSTRGTERR1 - TSTRGTERR1
#define XGMAC_MAC_TIMESTAMP_STATUS_L_TSTRGTERR1_POS 5
//! Field TSTRGTERR1 - TSTRGTERR1
#define XGMAC_MAC_TIMESTAMP_STATUS_L_TSTRGTERR1_MASK 0x20u

//! Field TSTARGT2 - TSTARGT2
#define XGMAC_MAC_TIMESTAMP_STATUS_L_TSTARGT2_POS 6
//! Field TSTARGT2 - TSTARGT2
#define XGMAC_MAC_TIMESTAMP_STATUS_L_TSTARGT2_MASK 0x40u

//! Field TSTRGTERR2 - TSTRGTERR2
#define XGMAC_MAC_TIMESTAMP_STATUS_L_TSTRGTERR2_POS 7
//! Field TSTRGTERR2 - TSTRGTERR2
#define XGMAC_MAC_TIMESTAMP_STATUS_L_TSTRGTERR2_MASK 0x80u

//! Field TSTARGT3 - TSTARGT3
#define XGMAC_MAC_TIMESTAMP_STATUS_L_TSTARGT3_POS 8
//! Field TSTARGT3 - TSTARGT3
#define XGMAC_MAC_TIMESTAMP_STATUS_L_TSTARGT3_MASK 0x100u

//! Field TSTRGTERR3 - TSTRGTERR3
#define XGMAC_MAC_TIMESTAMP_STATUS_L_TSTRGTERR3_POS 9
//! Field TSTRGTERR3 - TSTRGTERR3
#define XGMAC_MAC_TIMESTAMP_STATUS_L_TSTRGTERR3_MASK 0x200u

//! Field TTSNS - TTSNS
#define XGMAC_MAC_TIMESTAMP_STATUS_L_TTSNS_POS 10
//! Field TTSNS - TTSNS
#define XGMAC_MAC_TIMESTAMP_STATUS_L_TTSNS_MASK 0x7C00u

//! Field TXTSC - TXTSC
#define XGMAC_MAC_TIMESTAMP_STATUS_L_TXTSC_POS 15
//! Field TXTSC - TXTSC
#define XGMAC_MAC_TIMESTAMP_STATUS_L_TXTSC_MASK 0x8000u

//! @}

//! \defgroup XGMAC_MAC_TIMESTAMP_STATUS_H Register XGMAC_MAC_TIMESTAMP_STATUS_H - XGMAC MAC Timestamp Status high word
//! @{

//! Register Offset (relative)
#define XGMAC_MAC_TIMESTAMP_STATUS_H 0x1A44
//! Register Offset (absolute) for 1st Instance XGMAC_DWCXG_CORE
#define XGMAC_DWCXG_CORE_XGMAC_MAC_TIMESTAMP_STATUS_H 0x00A31A44u

//! Register Reset Value
#define XGMAC_MAC_TIMESTAMP_STATUS_H_RST 0x00000000u

//! Field ATSSTN - ATSSTN
#define XGMAC_MAC_TIMESTAMP_STATUS_H_ATSSTN_POS 0
//! Field ATSSTN - ATSSTN
#define XGMAC_MAC_TIMESTAMP_STATUS_H_ATSSTN_MASK 0xFu

//! Field RESERVED_23_20 - Reserved_23_20
#define XGMAC_MAC_TIMESTAMP_STATUS_H_RESERVED_23_20_POS 4
//! Field RESERVED_23_20 - Reserved_23_20
#define XGMAC_MAC_TIMESTAMP_STATUS_H_RESERVED_23_20_MASK 0xF0u

//! Field ATSSTM - ATSSTM
#define XGMAC_MAC_TIMESTAMP_STATUS_H_ATSSTM_POS 8
//! Field ATSSTM - ATSSTM
#define XGMAC_MAC_TIMESTAMP_STATUS_H_ATSSTM_MASK 0x100u

//! Field ATSNS - ATSNS
#define XGMAC_MAC_TIMESTAMP_STATUS_H_ATSNS_POS 9
//! Field ATSNS - ATSNS
#define XGMAC_MAC_TIMESTAMP_STATUS_H_ATSNS_MASK 0x3E00u

//! Field RESERVED_31_30 - Reserved_31_30
#define XGMAC_MAC_TIMESTAMP_STATUS_H_RESERVED_31_30_POS 14
//! Field RESERVED_31_30 - Reserved_31_30
#define XGMAC_MAC_TIMESTAMP_STATUS_H_RESERVED_31_30_MASK 0xC000u

//! @}

//! \defgroup XGMAC_MAC_RX_PCH_CRC_MISMATCH_COUNTER_L Register XGMAC_MAC_RX_PCH_CRC_MISMATCH_COUNTER_L - XGMAC MAC Rx PCH CRC Mismatch Counter low word
//! @{

//! Register Offset (relative)
#define XGMAC_MAC_RX_PCH_CRC_MISMATCH_COUNTER_L 0x1A58
//! Register Offset (absolute) for 1st Instance XGMAC_DWCXG_CORE
#define XGMAC_DWCXG_CORE_XGMAC_MAC_RX_PCH_CRC_MISMATCH_COUNTER_L 0x00A31A58u

//! Register Reset Value
#define XGMAC_MAC_RX_PCH_CRC_MISMATCH_COUNTER_L_RST 0x00000000u

//! Field RPCMC - RPCMC
#define XGMAC_MAC_RX_PCH_CRC_MISMATCH_COUNTER_L_RPCMC_POS 0
//! Field RPCMC - RPCMC
#define XGMAC_MAC_RX_PCH_CRC_MISMATCH_COUNTER_L_RPCMC_MASK 0xFFFFu

//! @}

//! \defgroup XGMAC_MAC_RX_PCH_CRC_MISMATCH_COUNTER_H Register XGMAC_MAC_RX_PCH_CRC_MISMATCH_COUNTER_H - XGMAC MAC Rx PCH CRC Mismatch Counter high word
//! @{

//! Register Offset (relative)
#define XGMAC_MAC_RX_PCH_CRC_MISMATCH_COUNTER_H 0x1A5C
//! Register Offset (absolute) for 1st Instance XGMAC_DWCXG_CORE
#define XGMAC_DWCXG_CORE_XGMAC_MAC_RX_PCH_CRC_MISMATCH_COUNTER_H 0x00A31A5Cu

//! Register Reset Value
#define XGMAC_MAC_RX_PCH_CRC_MISMATCH_COUNTER_H_RST 0x00000000u

//! Field RPCMC - RPCMC
#define XGMAC_MAC_RX_PCH_CRC_MISMATCH_COUNTER_H_RPCMC_POS 0
//! Field RPCMC - RPCMC
#define XGMAC_MAC_RX_PCH_CRC_MISMATCH_COUNTER_H_RPCMC_MASK 0xFFFFu

//! @}

//! \defgroup XGMAC_MAC_TX_TIMESTAMP_STATUS_NANOSECONDS_L Register XGMAC_MAC_TX_TIMESTAMP_STATUS_NANOSECONDS_L - XGMAC MAC Tx Timestamp Status Nanoseconds low word
//! @{

//! Register Offset (relative)
#define XGMAC_MAC_TX_TIMESTAMP_STATUS_NANOSECONDS_L 0x1A60
//! Register Offset (absolute) for 1st Instance XGMAC_DWCXG_CORE
#define XGMAC_DWCXG_CORE_XGMAC_MAC_TX_TIMESTAMP_STATUS_NANOSECONDS_L 0x00A31A60u

//! Register Reset Value
#define XGMAC_MAC_TX_TIMESTAMP_STATUS_NANOSECONDS_L_RST 0x00000000u

//! Field TXTSSLO - TXTSSLO
#define XGMAC_MAC_TX_TIMESTAMP_STATUS_NANOSECONDS_L_TXTSSLO_POS 0
//! Field TXTSSLO - TXTSSLO
#define XGMAC_MAC_TX_TIMESTAMP_STATUS_NANOSECONDS_L_TXTSSLO_MASK 0xFFFFu

//! @}

//! \defgroup XGMAC_MAC_TX_TIMESTAMP_STATUS_NANOSECONDS_H Register XGMAC_MAC_TX_TIMESTAMP_STATUS_NANOSECONDS_H - XGMAC MAC Tx Timestamp Status Nanoseconds high word
//! @{

//! Register Offset (relative)
#define XGMAC_MAC_TX_TIMESTAMP_STATUS_NANOSECONDS_H 0x1A64
//! Register Offset (absolute) for 1st Instance XGMAC_DWCXG_CORE
#define XGMAC_DWCXG_CORE_XGMAC_MAC_TX_TIMESTAMP_STATUS_NANOSECONDS_H 0x00A31A64u

//! Register Reset Value
#define XGMAC_MAC_TX_TIMESTAMP_STATUS_NANOSECONDS_H_RST 0x00000000u

//! Field TXTSSLO - TXTSSLO
#define XGMAC_MAC_TX_TIMESTAMP_STATUS_NANOSECONDS_H_TXTSSLO_POS 0
//! Field TXTSSLO - TXTSSLO
#define XGMAC_MAC_TX_TIMESTAMP_STATUS_NANOSECONDS_H_TXTSSLO_MASK 0x7FFFu

//! Field TXTSSMIS - TXTSSMIS
#define XGMAC_MAC_TX_TIMESTAMP_STATUS_NANOSECONDS_H_TXTSSMIS_POS 15
//! Field TXTSSMIS - TXTSSMIS
#define XGMAC_MAC_TX_TIMESTAMP_STATUS_NANOSECONDS_H_TXTSSMIS_MASK 0x8000u

//! @}

//! \defgroup XGMAC_MAC_TX_TIMESTAMP_STATUS_SECONDS_L Register XGMAC_MAC_TX_TIMESTAMP_STATUS_SECONDS_L - XGMAC MAC Tx Timestamp Status Seconds low word
//! @{

//! Register Offset (relative)
#define XGMAC_MAC_TX_TIMESTAMP_STATUS_SECONDS_L 0x1A68
//! Register Offset (absolute) for 1st Instance XGMAC_DWCXG_CORE
#define XGMAC_DWCXG_CORE_XGMAC_MAC_TX_TIMESTAMP_STATUS_SECONDS_L 0x00A31A68u

//! Register Reset Value
#define XGMAC_MAC_TX_TIMESTAMP_STATUS_SECONDS_L_RST 0x00000000u

//! Field TXTSSTSHI - TXTSSTSHI
#define XGMAC_MAC_TX_TIMESTAMP_STATUS_SECONDS_L_TXTSSTSHI_POS 0
//! Field TXTSSTSHI - TXTSSTSHI
#define XGMAC_MAC_TX_TIMESTAMP_STATUS_SECONDS_L_TXTSSTSHI_MASK 0xFFFFu

//! @}

//! \defgroup XGMAC_MAC_TX_TIMESTAMP_STATUS_SECONDS_H Register XGMAC_MAC_TX_TIMESTAMP_STATUS_SECONDS_H - XGMAC MAC Tx Timestamp Status Seconds high word
//! @{

//! Register Offset (relative)
#define XGMAC_MAC_TX_TIMESTAMP_STATUS_SECONDS_H 0x1A6C
//! Register Offset (absolute) for 1st Instance XGMAC_DWCXG_CORE
#define XGMAC_DWCXG_CORE_XGMAC_MAC_TX_TIMESTAMP_STATUS_SECONDS_H 0x00A31A6Cu

//! Register Reset Value
#define XGMAC_MAC_TX_TIMESTAMP_STATUS_SECONDS_H_RST 0x00000000u

//! Field TXTSSTSHI - TXTSSTSHI
#define XGMAC_MAC_TX_TIMESTAMP_STATUS_SECONDS_H_TXTSSTSHI_POS 0
//! Field TXTSSTSHI - TXTSSTSHI
#define XGMAC_MAC_TX_TIMESTAMP_STATUS_SECONDS_H_TXTSSTSHI_MASK 0xFFFFu

//! @}

//! \defgroup XGMAC_MAC_TX_TIMESTAMP_STATUS_PKTID_L Register XGMAC_MAC_TX_TIMESTAMP_STATUS_PKTID_L - XGMAC MAC Tx Timestamp Status PktID low word
//! @{

//! Register Offset (relative)
#define XGMAC_MAC_TX_TIMESTAMP_STATUS_PKTID_L 0x1A70
//! Register Offset (absolute) for 1st Instance XGMAC_DWCXG_CORE
#define XGMAC_DWCXG_CORE_XGMAC_MAC_TX_TIMESTAMP_STATUS_PKTID_L 0x00A31A70u

//! Register Reset Value
#define XGMAC_MAC_TX_TIMESTAMP_STATUS_PKTID_L_RST 0x00000000u

//! Field PKTID - PKTID
#define XGMAC_MAC_TX_TIMESTAMP_STATUS_PKTID_L_PKTID_POS 0
//! Field PKTID - PKTID
#define XGMAC_MAC_TX_TIMESTAMP_STATUS_PKTID_L_PKTID_MASK 0x3FFu

//! Field RESERVED_31_10 - Reserved_31_10
#define XGMAC_MAC_TX_TIMESTAMP_STATUS_PKTID_L_RESERVED_31_10_POS 10
//! Field RESERVED_31_10 - Reserved_31_10
#define XGMAC_MAC_TX_TIMESTAMP_STATUS_PKTID_L_RESERVED_31_10_MASK 0xFC00u

//! @}

//! \defgroup XGMAC_MAC_TX_TIMESTAMP_STATUS_PKTID_H Register XGMAC_MAC_TX_TIMESTAMP_STATUS_PKTID_H - XGMAC MAC Tx Timestamp Status PktID high word
//! @{

//! Register Offset (relative)
#define XGMAC_MAC_TX_TIMESTAMP_STATUS_PKTID_H 0x1A74
//! Register Offset (absolute) for 1st Instance XGMAC_DWCXG_CORE
#define XGMAC_DWCXG_CORE_XGMAC_MAC_TX_TIMESTAMP_STATUS_PKTID_H 0x00A31A74u

//! Register Reset Value
#define XGMAC_MAC_TX_TIMESTAMP_STATUS_PKTID_H_RST 0x00000000u

//! Field RESERVED_31_10 - Reserved_31_10
#define XGMAC_MAC_TX_TIMESTAMP_STATUS_PKTID_H_RESERVED_31_10_POS 0
//! Field RESERVED_31_10 - Reserved_31_10
#define XGMAC_MAC_TX_TIMESTAMP_STATUS_PKTID_H_RESERVED_31_10_MASK 0xFFFFu

//! @}

//! \defgroup XGMAC_MAC_TIMESTAMP_INGRESS_ASYM_CORR_L Register XGMAC_MAC_TIMESTAMP_INGRESS_ASYM_CORR_L - XGMAC MAC Timestamp Ingress Asym Corr low word
//! @{

//! Register Offset (relative)
#define XGMAC_MAC_TIMESTAMP_INGRESS_ASYM_CORR_L 0x1AA0
//! Register Offset (absolute) for 1st Instance XGMAC_DWCXG_CORE
#define XGMAC_DWCXG_CORE_XGMAC_MAC_TIMESTAMP_INGRESS_ASYM_CORR_L 0x00A31AA0u

//! Register Reset Value
#define XGMAC_MAC_TIMESTAMP_INGRESS_ASYM_CORR_L_RST 0x00000000u

//! Field OSTIAC - OSTIAC
#define XGMAC_MAC_TIMESTAMP_INGRESS_ASYM_CORR_L_OSTIAC_POS 0
//! Field OSTIAC - OSTIAC
#define XGMAC_MAC_TIMESTAMP_INGRESS_ASYM_CORR_L_OSTIAC_MASK 0xFFFFu

//! @}

//! \defgroup XGMAC_MAC_TIMESTAMP_INGRESS_ASYM_CORR_H Register XGMAC_MAC_TIMESTAMP_INGRESS_ASYM_CORR_H - XGMAC MAC Timestamp Ingress Asym Corr high word
//! @{

//! Register Offset (relative)
#define XGMAC_MAC_TIMESTAMP_INGRESS_ASYM_CORR_H 0x1AA4
//! Register Offset (absolute) for 1st Instance XGMAC_DWCXG_CORE
#define XGMAC_DWCXG_CORE_XGMAC_MAC_TIMESTAMP_INGRESS_ASYM_CORR_H 0x00A31AA4u

//! Register Reset Value
#define XGMAC_MAC_TIMESTAMP_INGRESS_ASYM_CORR_H_RST 0x00000000u

//! Field OSTIAC - OSTIAC
#define XGMAC_MAC_TIMESTAMP_INGRESS_ASYM_CORR_H_OSTIAC_POS 0
//! Field OSTIAC - OSTIAC
#define XGMAC_MAC_TIMESTAMP_INGRESS_ASYM_CORR_H_OSTIAC_MASK 0xFFFFu

//! @}

//! \defgroup XGMAC_MAC_TIMESTAMP_EGRESS_ASYM_CORR_L Register XGMAC_MAC_TIMESTAMP_EGRESS_ASYM_CORR_L - XGMAC MAC Timestamp Egress Asym Corr low word
//! @{

//! Register Offset (relative)
#define XGMAC_MAC_TIMESTAMP_EGRESS_ASYM_CORR_L 0x1AA8
//! Register Offset (absolute) for 1st Instance XGMAC_DWCXG_CORE
#define XGMAC_DWCXG_CORE_XGMAC_MAC_TIMESTAMP_EGRESS_ASYM_CORR_L 0x00A31AA8u

//! Register Reset Value
#define XGMAC_MAC_TIMESTAMP_EGRESS_ASYM_CORR_L_RST 0x00000000u

//! Field OSTEAC - OSTEAC
#define XGMAC_MAC_TIMESTAMP_EGRESS_ASYM_CORR_L_OSTEAC_POS 0
//! Field OSTEAC - OSTEAC
#define XGMAC_MAC_TIMESTAMP_EGRESS_ASYM_CORR_L_OSTEAC_MASK 0xFFFFu

//! @}

//! \defgroup XGMAC_MAC_TIMESTAMP_EGRESS_ASYM_CORR_H Register XGMAC_MAC_TIMESTAMP_EGRESS_ASYM_CORR_H - XGMAC MAC Timestamp Egress Asym Corr high word
//! @{

//! Register Offset (relative)
#define XGMAC_MAC_TIMESTAMP_EGRESS_ASYM_CORR_H 0x1AAC
//! Register Offset (absolute) for 1st Instance XGMAC_DWCXG_CORE
#define XGMAC_DWCXG_CORE_XGMAC_MAC_TIMESTAMP_EGRESS_ASYM_CORR_H 0x00A31AACu

//! Register Reset Value
#define XGMAC_MAC_TIMESTAMP_EGRESS_ASYM_CORR_H_RST 0x00000000u

//! Field OSTEAC - OSTEAC
#define XGMAC_MAC_TIMESTAMP_EGRESS_ASYM_CORR_H_OSTEAC_POS 0
//! Field OSTEAC - OSTEAC
#define XGMAC_MAC_TIMESTAMP_EGRESS_ASYM_CORR_H_OSTEAC_MASK 0xFFFFu

//! @}

//! \defgroup XGMAC_MAC_TIMESTAMP_INGRESS_CORR_NANOSECOND_L Register XGMAC_MAC_TIMESTAMP_INGRESS_CORR_NANOSECOND_L - XGMAC MAC Timestamp Ingress Corr Nanosecond low word
//! @{

//! Register Offset (relative)
#define XGMAC_MAC_TIMESTAMP_INGRESS_CORR_NANOSECOND_L 0x1AB0
//! Register Offset (absolute) for 1st Instance XGMAC_DWCXG_CORE
#define XGMAC_DWCXG_CORE_XGMAC_MAC_TIMESTAMP_INGRESS_CORR_NANOSECOND_L 0x00A31AB0u

//! Register Reset Value
#define XGMAC_MAC_TIMESTAMP_INGRESS_CORR_NANOSECOND_L_RST 0x00000000u

//! Field TSIC - TSIC
#define XGMAC_MAC_TIMESTAMP_INGRESS_CORR_NANOSECOND_L_TSIC_POS 0
//! Field TSIC - TSIC
#define XGMAC_MAC_TIMESTAMP_INGRESS_CORR_NANOSECOND_L_TSIC_MASK 0xFFFFu

//! @}

//! \defgroup XGMAC_MAC_TIMESTAMP_INGRESS_CORR_NANOSECOND_H Register XGMAC_MAC_TIMESTAMP_INGRESS_CORR_NANOSECOND_H - XGMAC MAC Timestamp Ingress Corr Nanosecond high word
//! @{

//! Register Offset (relative)
#define XGMAC_MAC_TIMESTAMP_INGRESS_CORR_NANOSECOND_H 0x1AB4
//! Register Offset (absolute) for 1st Instance XGMAC_DWCXG_CORE
#define XGMAC_DWCXG_CORE_XGMAC_MAC_TIMESTAMP_INGRESS_CORR_NANOSECOND_H 0x00A31AB4u

//! Register Reset Value
#define XGMAC_MAC_TIMESTAMP_INGRESS_CORR_NANOSECOND_H_RST 0x00000000u

//! Field TSIC - TSIC
#define XGMAC_MAC_TIMESTAMP_INGRESS_CORR_NANOSECOND_H_TSIC_POS 0
//! Field TSIC - TSIC
#define XGMAC_MAC_TIMESTAMP_INGRESS_CORR_NANOSECOND_H_TSIC_MASK 0xFFFFu

//! @}

//! \defgroup XGMAC_MAC_TIMESTAMP_EGRESS_CORR_NANOSECOND_L Register XGMAC_MAC_TIMESTAMP_EGRESS_CORR_NANOSECOND_L - XGMAC MAC Timestamp Egress Corr Nanosecond low word
//! @{

//! Register Offset (relative)
#define XGMAC_MAC_TIMESTAMP_EGRESS_CORR_NANOSECOND_L 0x1AC0
//! Register Offset (absolute) for 1st Instance XGMAC_DWCXG_CORE
#define XGMAC_DWCXG_CORE_XGMAC_MAC_TIMESTAMP_EGRESS_CORR_NANOSECOND_L 0x00A31AC0u

//! Register Reset Value
#define XGMAC_MAC_TIMESTAMP_EGRESS_CORR_NANOSECOND_L_RST 0x00000000u

//! Field TSEC - TSEC
#define XGMAC_MAC_TIMESTAMP_EGRESS_CORR_NANOSECOND_L_TSEC_POS 0
//! Field TSEC - TSEC
#define XGMAC_MAC_TIMESTAMP_EGRESS_CORR_NANOSECOND_L_TSEC_MASK 0xFFFFu

//! @}

//! \defgroup XGMAC_MAC_TIMESTAMP_EGRESS_CORR_NANOSECOND_H Register XGMAC_MAC_TIMESTAMP_EGRESS_CORR_NANOSECOND_H - XGMAC MAC Timestamp Egress Corr Nanosecond high word
//! @{

//! Register Offset (relative)
#define XGMAC_MAC_TIMESTAMP_EGRESS_CORR_NANOSECOND_H 0x1AC4
//! Register Offset (absolute) for 1st Instance XGMAC_DWCXG_CORE
#define XGMAC_DWCXG_CORE_XGMAC_MAC_TIMESTAMP_EGRESS_CORR_NANOSECOND_H 0x00A31AC4u

//! Register Reset Value
#define XGMAC_MAC_TIMESTAMP_EGRESS_CORR_NANOSECOND_H_RST 0x00000000u

//! Field TSEC - TSEC
#define XGMAC_MAC_TIMESTAMP_EGRESS_CORR_NANOSECOND_H_TSEC_POS 0
//! Field TSEC - TSEC
#define XGMAC_MAC_TIMESTAMP_EGRESS_CORR_NANOSECOND_H_TSEC_MASK 0xFFFFu

//! @}

//! \defgroup XGMAC_MAC_PPS_CONTROL_L Register XGMAC_MAC_PPS_CONTROL_L - XGMAC MAC PPS Control low word
//! @{

//! Register Offset (relative)
#define XGMAC_MAC_PPS_CONTROL_L 0x1AE0
//! Register Offset (absolute) for 1st Instance XGMAC_DWCXG_CORE
#define XGMAC_DWCXG_CORE_XGMAC_MAC_PPS_CONTROL_L 0x00A31AE0u

//! Register Reset Value
#define XGMAC_MAC_PPS_CONTROL_L_RST 0x00000000u

//! Field PPSCTRL0_PPSCMD0 - PPSCTRL0_PPSCMD0
#define XGMAC_MAC_PPS_CONTROL_L_PPSCTRL0_PPSCMD0_POS 0
//! Field PPSCTRL0_PPSCMD0 - PPSCTRL0_PPSCMD0
#define XGMAC_MAC_PPS_CONTROL_L_PPSCTRL0_PPSCMD0_MASK 0xFu

//! Field RESERVED_PPSEN0 - Reserved_PPSEN0
#define XGMAC_MAC_PPS_CONTROL_L_RESERVED_PPSEN0_POS 4
//! Field RESERVED_PPSEN0 - Reserved_PPSEN0
#define XGMAC_MAC_PPS_CONTROL_L_RESERVED_PPSEN0_MASK 0x10u

//! Field RESERVED_TRGTMODSEL0 - Reserved_TRGTMODSEL0
#define XGMAC_MAC_PPS_CONTROL_L_RESERVED_TRGTMODSEL0_POS 5
//! Field RESERVED_TRGTMODSEL0 - Reserved_TRGTMODSEL0
#define XGMAC_MAC_PPS_CONTROL_L_RESERVED_TRGTMODSEL0_MASK 0x60u

//! Field RESERVED_7 - Reserved_7
#define XGMAC_MAC_PPS_CONTROL_L_RESERVED_7_POS 7
//! Field RESERVED_7 - Reserved_7
#define XGMAC_MAC_PPS_CONTROL_L_RESERVED_7_MASK 0x80u

//! Field RESERVED_PPSCMD1 - Reserved_PPSCMD1
#define XGMAC_MAC_PPS_CONTROL_L_RESERVED_PPSCMD1_POS 8
//! Field RESERVED_PPSCMD1 - Reserved_PPSCMD1
#define XGMAC_MAC_PPS_CONTROL_L_RESERVED_PPSCMD1_MASK 0x700u

//! Field RESERVED_12_11 - Reserved_12_11
#define XGMAC_MAC_PPS_CONTROL_L_RESERVED_12_11_POS 11
//! Field RESERVED_12_11 - Reserved_12_11
#define XGMAC_MAC_PPS_CONTROL_L_RESERVED_12_11_MASK 0x1800u

//! Field RESERVED_TRGTMODSEL1 - Reserved_TRGTMODSEL1
#define XGMAC_MAC_PPS_CONTROL_L_RESERVED_TRGTMODSEL1_POS 13
//! Field RESERVED_TRGTMODSEL1 - Reserved_TRGTMODSEL1
#define XGMAC_MAC_PPS_CONTROL_L_RESERVED_TRGTMODSEL1_MASK 0x6000u

//! Field RESERVED_15 - Reserved_15
#define XGMAC_MAC_PPS_CONTROL_L_RESERVED_15_POS 15
//! Field RESERVED_15 - Reserved_15
#define XGMAC_MAC_PPS_CONTROL_L_RESERVED_15_MASK 0x8000u

//! @}

//! \defgroup XGMAC_MAC_PPS_CONTROL_H Register XGMAC_MAC_PPS_CONTROL_H - XGMAC MAC PPS Control high word
//! @{

//! Register Offset (relative)
#define XGMAC_MAC_PPS_CONTROL_H 0x1AE4
//! Register Offset (absolute) for 1st Instance XGMAC_DWCXG_CORE
#define XGMAC_DWCXG_CORE_XGMAC_MAC_PPS_CONTROL_H 0x00A31AE4u

//! Register Reset Value
#define XGMAC_MAC_PPS_CONTROL_H_RST 0x00000000u

//! Field RESERVED_PPSCMD2 - Reserved_PPSCMD2
#define XGMAC_MAC_PPS_CONTROL_H_RESERVED_PPSCMD2_POS 0
//! Field RESERVED_PPSCMD2 - Reserved_PPSCMD2
#define XGMAC_MAC_PPS_CONTROL_H_RESERVED_PPSCMD2_MASK 0x7u

//! Field RESERVED_20_19 - Reserved_20_19
#define XGMAC_MAC_PPS_CONTROL_H_RESERVED_20_19_POS 3
//! Field RESERVED_20_19 - Reserved_20_19
#define XGMAC_MAC_PPS_CONTROL_H_RESERVED_20_19_MASK 0x18u

//! Field RESERVED_TRGTMODSEL2 - Reserved_TRGTMODSEL2
#define XGMAC_MAC_PPS_CONTROL_H_RESERVED_TRGTMODSEL2_POS 5
//! Field RESERVED_TRGTMODSEL2 - Reserved_TRGTMODSEL2
#define XGMAC_MAC_PPS_CONTROL_H_RESERVED_TRGTMODSEL2_MASK 0x60u

//! Field RESERVED_23 - Reserved_23
#define XGMAC_MAC_PPS_CONTROL_H_RESERVED_23_POS 7
//! Field RESERVED_23 - Reserved_23
#define XGMAC_MAC_PPS_CONTROL_H_RESERVED_23_MASK 0x80u

//! Field RESERVED_PPSCMD3 - Reserved_PPSCMD3
#define XGMAC_MAC_PPS_CONTROL_H_RESERVED_PPSCMD3_POS 8
//! Field RESERVED_PPSCMD3 - Reserved_PPSCMD3
#define XGMAC_MAC_PPS_CONTROL_H_RESERVED_PPSCMD3_MASK 0x700u

//! Field RESERVED_28_27 - Reserved_28_27
#define XGMAC_MAC_PPS_CONTROL_H_RESERVED_28_27_POS 11
//! Field RESERVED_28_27 - Reserved_28_27
#define XGMAC_MAC_PPS_CONTROL_H_RESERVED_28_27_MASK 0x1800u

//! Field RESERVED_TRGTMODSEL3 - Reserved_TRGTMODSEL3
#define XGMAC_MAC_PPS_CONTROL_H_RESERVED_TRGTMODSEL3_POS 13
//! Field RESERVED_TRGTMODSEL3 - Reserved_TRGTMODSEL3
#define XGMAC_MAC_PPS_CONTROL_H_RESERVED_TRGTMODSEL3_MASK 0x6000u

//! Field RESERVED_31 - Reserved_31
#define XGMAC_MAC_PPS_CONTROL_H_RESERVED_31_POS 15
//! Field RESERVED_31 - Reserved_31
#define XGMAC_MAC_PPS_CONTROL_H_RESERVED_31_MASK 0x8000u

//! @}

//! \defgroup XGMAC_MAC_PPS0_TARGET_TIME_SECONDS_L Register XGMAC_MAC_PPS0_TARGET_TIME_SECONDS_L - XGMAC MAC PPS0 Target Time Seconds low word
//! @{

//! Register Offset (relative)
#define XGMAC_MAC_PPS0_TARGET_TIME_SECONDS_L 0x1B00
//! Register Offset (absolute) for 1st Instance XGMAC_DWCXG_CORE
#define XGMAC_DWCXG_CORE_XGMAC_MAC_PPS0_TARGET_TIME_SECONDS_L 0x00A31B00u

//! Register Reset Value
#define XGMAC_MAC_PPS0_TARGET_TIME_SECONDS_L_RST 0x00000000u

//! Field TSTRH0 - TSTRH0
#define XGMAC_MAC_PPS0_TARGET_TIME_SECONDS_L_TSTRH0_POS 0
//! Field TSTRH0 - TSTRH0
#define XGMAC_MAC_PPS0_TARGET_TIME_SECONDS_L_TSTRH0_MASK 0xFFFFu

//! @}

//! \defgroup XGMAC_MAC_PPS0_TARGET_TIME_SECONDS_H Register XGMAC_MAC_PPS0_TARGET_TIME_SECONDS_H - XGMAC MAC PPS0 Target Time Seconds high word
//! @{

//! Register Offset (relative)
#define XGMAC_MAC_PPS0_TARGET_TIME_SECONDS_H 0x1B04
//! Register Offset (absolute) for 1st Instance XGMAC_DWCXG_CORE
#define XGMAC_DWCXG_CORE_XGMAC_MAC_PPS0_TARGET_TIME_SECONDS_H 0x00A31B04u

//! Register Reset Value
#define XGMAC_MAC_PPS0_TARGET_TIME_SECONDS_H_RST 0x00000000u

//! Field TSTRH0 - TSTRH0
#define XGMAC_MAC_PPS0_TARGET_TIME_SECONDS_H_TSTRH0_POS 0
//! Field TSTRH0 - TSTRH0
#define XGMAC_MAC_PPS0_TARGET_TIME_SECONDS_H_TSTRH0_MASK 0xFFFFu

//! @}

//! \defgroup XGMAC_MAC_PPS0_TARGET_TIME_NANOSECONDS_L Register XGMAC_MAC_PPS0_TARGET_TIME_NANOSECONDS_L - XGMAC MAC PPS0 Target Time Nanoseconds low word
//! @{

//! Register Offset (relative)
#define XGMAC_MAC_PPS0_TARGET_TIME_NANOSECONDS_L 0x1B08
//! Register Offset (absolute) for 1st Instance XGMAC_DWCXG_CORE
#define XGMAC_DWCXG_CORE_XGMAC_MAC_PPS0_TARGET_TIME_NANOSECONDS_L 0x00A31B08u

//! Register Reset Value
#define XGMAC_MAC_PPS0_TARGET_TIME_NANOSECONDS_L_RST 0x00000000u

//! Field TTSL0 - TTSL0
#define XGMAC_MAC_PPS0_TARGET_TIME_NANOSECONDS_L_TTSL0_POS 0
//! Field TTSL0 - TTSL0
#define XGMAC_MAC_PPS0_TARGET_TIME_NANOSECONDS_L_TTSL0_MASK 0xFFFFu

//! @}

//! \defgroup XGMAC_MAC_PPS0_TARGET_TIME_NANOSECONDS_H Register XGMAC_MAC_PPS0_TARGET_TIME_NANOSECONDS_H - XGMAC MAC PPS0 Target Time Nanoseconds high word
//! @{

//! Register Offset (relative)
#define XGMAC_MAC_PPS0_TARGET_TIME_NANOSECONDS_H 0x1B0C
//! Register Offset (absolute) for 1st Instance XGMAC_DWCXG_CORE
#define XGMAC_DWCXG_CORE_XGMAC_MAC_PPS0_TARGET_TIME_NANOSECONDS_H 0x00A31B0Cu

//! Register Reset Value
#define XGMAC_MAC_PPS0_TARGET_TIME_NANOSECONDS_H_RST 0x00000000u

//! Field TTSL0 - TTSL0
#define XGMAC_MAC_PPS0_TARGET_TIME_NANOSECONDS_H_TTSL0_POS 0
//! Field TTSL0 - TTSL0
#define XGMAC_MAC_PPS0_TARGET_TIME_NANOSECONDS_H_TTSL0_MASK 0x7FFFu

//! Field TRGTBUSY0 - TRGTBUSY0
#define XGMAC_MAC_PPS0_TARGET_TIME_NANOSECONDS_H_TRGTBUSY0_POS 15
//! Field TRGTBUSY0 - TRGTBUSY0
#define XGMAC_MAC_PPS0_TARGET_TIME_NANOSECONDS_H_TRGTBUSY0_MASK 0x8000u

//! @}

//! @}

#endif
