

================================================================
== Vitis HLS Report for 'C_drain_IO_L1_out_boundary_1_x0'
================================================================
* Date:           Sun Sep 18 12:10:19 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        top
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.360 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4645|     4645|  15.482 us|  15.482 us|  4645|  4645|     none|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                                                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                                    Loop Name                                    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- C_drain_IO_L1_out_boundary_1_x0_loop_1_C_drain_IO_L1_out_boundary_1_x0_loop_2  |     3074|     3074|         6|          3|          1|  1024|       yes|
        |- C_drain_IO_L1_out_boundary_1_x0_loop_5                                         |     1568|     1568|        98|          -|          -|    16|        no|
        | + C_drain_IO_L1_out_boundary_1_x0_loop_6                                        |       96|       96|         3|          -|          -|    32|        no|
        +---------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 1
  Pipeline-0 : II = 3, D = 6, States = { 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 8 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 2 
8 --> 9 
9 --> 10 
10 --> 11 9 
11 --> 12 
12 --> 10 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %fifo_C_drain_C_drain_IO_L1_out_1_12_x0134, void @empty_104, i32 0, i32 0, void @empty_448, i32 0, i32 0, void @empty_448, void @empty_448, void @empty_448, i32 0, i32 0, i32 0, i32 0, void @empty_448, void @empty_448"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_C_drain_PE_12_1_x0108, void @empty_104, i32 0, i32 0, void @empty_448, i32 0, i32 0, void @empty_448, void @empty_448, void @empty_448, i32 0, i32 0, i32 0, i32 0, void @empty_448, void @empty_448"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%local_C_V = alloca i64 1" [./dut.cpp:5200]   --->   Operation 15 'alloca' 'local_C_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%buf_data_split_V = alloca i64 1" [./dut.cpp:5205]   --->   Operation 16 'alloca' 'buf_data_split_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specmemcore_ln5200 = specmemcore void @_ssdm_op_SpecMemCore, i64 %local_C_V, i64 666, i64 24, i64 18446744073709551615" [./dut.cpp:5200]   --->   Operation 17 'specmemcore' 'specmemcore_ln5200' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%buf_data_split_V_addr = getelementptr i32 %buf_data_split_V, i64 0, i64 1"   --->   Operation 18 'getelementptr' 'buf_data_split_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%buf_data_split_V_addr_3 = getelementptr i32 %buf_data_split_V, i64 0, i64 0"   --->   Operation 19 'getelementptr' 'buf_data_split_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.38ns)   --->   "%br_ln5211 = br void" [./dut.cpp:5211]   --->   Operation 20 'br' 'br_ln5211' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 1.01>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i11 0, void, i11 %add_ln890, void %.split9"   --->   Operation 21 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%c6_V = phi i7 0, void, i7 %select_ln890_264, void %.split9"   --->   Operation 22 'phi' 'c6_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%c7_V = phi i5 0, void, i5 %add_ln691_212, void %.split9"   --->   Operation 23 'phi' 'c7_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.73ns)   --->   "%add_ln890 = add i11 %indvar_flatten, i11 1"   --->   Operation 24 'add' 'add_ln890' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.61ns)   --->   "%icmp_ln890 = icmp_eq  i11 %indvar_flatten, i11 1024"   --->   Operation 25 'icmp' 'icmp_ln890' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln890 = br i1 %icmp_ln890, void %.split9, void %.preheader.preheader"   --->   Operation 26 'br' 'br_ln890' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.70ns)   --->   "%add_ln691 = add i7 %c6_V, i7 1"   --->   Operation 27 'add' 'add_ln691' <Predicate = (!icmp_ln890)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.63ns)   --->   "%icmp_ln890_161 = icmp_eq  i5 %c7_V, i5 16"   --->   Operation 28 'icmp' 'icmp_ln890_161' <Predicate = (!icmp_ln890)> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.27ns)   --->   "%select_ln890 = select i1 %icmp_ln890_161, i5 0, i5 %c7_V"   --->   Operation 29 'select' 'select_ln890' <Predicate = (!icmp_ln890)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.30ns)   --->   "%select_ln890_264 = select i1 %icmp_ln890_161, i7 %add_ln691, i7 %c6_V"   --->   Operation 30 'select' 'select_ln890_264' <Predicate = (!icmp_ln890)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%conv_i106_mid2_v = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %select_ln890_264, i32 1, i32 5"   --->   Operation 31 'partselect' 'conv_i106_mid2_v' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%trunc_ln890 = trunc i7 %select_ln890_264"   --->   Operation 32 'trunc' 'trunc_ln890' <Predicate = (!icmp_ln890)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.64>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %select_ln890, i5 %conv_i106_mid2_v" [./dut.cpp:5217]   --->   Operation 33 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln5217 = zext i10 %tmp_s" [./dut.cpp:5217]   --->   Operation 34 'zext' 'zext_ln5217' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%local_C_V_addr = getelementptr i64 %local_C_V, i64 0, i64 %zext_ln5217" [./dut.cpp:5217]   --->   Operation 35 'getelementptr' 'local_C_V_addr' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_3 : Operation 36 [2/2] (1.64ns)   --->   "%buf_data_V = load i9 %local_C_V_addr" [./dut.cpp:5217]   --->   Operation 36 'load' 'buf_data_V' <Predicate = (!icmp_ln890)> <Delay = 1.64> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>

State 4 <SV = 3> <Delay = 2.34>
ST_4 : Operation 37 [1/2] (1.64ns)   --->   "%buf_data_V = load i9 %local_C_V_addr" [./dut.cpp:5217]   --->   Operation 37 'load' 'buf_data_V' <Predicate = (!icmp_ln890)> <Delay = 1.64> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%trunc_ln674 = trunc i64 %buf_data_V"   --->   Operation 38 'trunc' 'trunc_ln674' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.69ns)   --->   "%store_ln5219 = store i32 %trunc_ln674, i1 %buf_data_split_V_addr_3" [./dut.cpp:5219]   --->   Operation 39 'store' 'store_ln5219' <Predicate = (!icmp_ln890)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%p_Result_1 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %buf_data_V, i32 32, i32 63"   --->   Operation 40 'partselect' 'p_Result_1' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.69ns)   --->   "%store_ln5219 = store i32 %p_Result_1, i1 %buf_data_split_V_addr" [./dut.cpp:5219]   --->   Operation 41 'store' 'store_ln5219' <Predicate = (!icmp_ln890)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_4 : Operation 42 [1/1] (0.70ns)   --->   "%add_ln691_212 = add i5 %select_ln890, i5 1"   --->   Operation 42 'add' 'add_ln691_212' <Predicate = (!icmp_ln890)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 1.91>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln890 = zext i1 %trunc_ln890"   --->   Operation 43 'zext' 'zext_ln890' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_5 : Operation 44 [1/1] (1.21ns)   --->   "%tmp = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %fifo_C_drain_PE_12_1_x0108" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 44 'read' 'tmp' <Predicate = (!icmp_ln890)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%buf_data_split_V_addr_4 = getelementptr i32 %buf_data_split_V, i64 0, i64 %zext_ln890"   --->   Operation 45 'getelementptr' 'buf_data_split_V_addr_4' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_5 : Operation 46 [1/1] (0.69ns)   --->   "%store_ln5229 = store i32 %tmp, i1 %buf_data_split_V_addr_4" [./dut.cpp:5229]   --->   Operation 46 'store' 'store_ln5229' <Predicate = (!icmp_ln890)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>

State 6 <SV = 5> <Delay = 0.69>
ST_6 : Operation 47 [2/2] (0.69ns)   --->   "%v2_V = load i1 %buf_data_split_V_addr_3"   --->   Operation 47 'load' 'v2_V' <Predicate = (!icmp_ln890)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_6 : Operation 48 [2/2] (0.69ns)   --->   "%v1_V = load i1 %buf_data_split_V_addr"   --->   Operation 48 'load' 'v1_V' <Predicate = (!icmp_ln890)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>

State 7 <SV = 6> <Delay = 2.34>
ST_7 : Operation 49 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @C_drain_IO_L1_out_boundary_1_x0_loop_1_C_drain_IO_L1_out_boundary_1_x0_loop_2_str"   --->   Operation 49 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_7 : Operation 50 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024"   --->   Operation 50 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_7 : Operation 51 [1/1] (0.00ns)   --->   "%specpipeline_ln5213 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_448" [./dut.cpp:5213]   --->   Operation 51 'specpipeline' 'specpipeline_ln5213' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_7 : Operation 52 [1/1] (0.00ns)   --->   "%specloopname_ln5213 = specloopname void @_ssdm_op_SpecLoopName, void @empty_156" [./dut.cpp:5213]   --->   Operation 52 'specloopname' 'specloopname_ln5213' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_7 : Operation 53 [1/2] (0.69ns)   --->   "%v2_V = load i1 %buf_data_split_V_addr_3"   --->   Operation 53 'load' 'v2_V' <Predicate = (!icmp_ln890)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_7 : Operation 54 [1/2] (0.69ns)   --->   "%v1_V = load i1 %buf_data_split_V_addr"   --->   Operation 54 'load' 'v1_V' <Predicate = (!icmp_ln890)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_7 : Operation 55 [1/1] (0.00ns)   --->   "%p_Result_s = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %v1_V, i32 %v2_V"   --->   Operation 55 'bitconcatenate' 'p_Result_s' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_7 : Operation 56 [1/1] (1.64ns)   --->   "%store_ln5231 = store i64 %p_Result_s, i9 %local_C_V_addr" [./dut.cpp:5231]   --->   Operation 56 'store' 'store_ln5231' <Predicate = (!icmp_ln890)> <Delay = 1.64> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_7 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 57 'br' 'br_ln0' <Predicate = (!icmp_ln890)> <Delay = 0.00>

State 8 <SV = 2> <Delay = 0.38>
ST_8 : Operation 58 [1/1] (0.38ns)   --->   "%br_ln5243 = br void %.preheader" [./dut.cpp:5243]   --->   Operation 58 'br' 'br_ln5243' <Predicate = true> <Delay = 0.38>

State 9 <SV = 3> <Delay = 0.70>
ST_9 : Operation 59 [1/1] (0.00ns)   --->   "%c5_V = phi i5 %add_ln691_213, void, i5 0, void %.preheader.preheader"   --->   Operation 59 'phi' 'c5_V' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 60 [1/1] (0.70ns)   --->   "%add_ln691_213 = add i5 %c5_V, i5 1"   --->   Operation 60 'add' 'add_ln691_213' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 61 [1/1] (0.00ns)   --->   "%trunc_ln5243 = trunc i5 %c5_V" [./dut.cpp:5243]   --->   Operation 61 'trunc' 'trunc_ln5243' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i4.i5, i4 %trunc_ln5243, i5 0"   --->   Operation 62 'bitconcatenate' 'tmp_cast' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 63 [1/1] (0.63ns)   --->   "%icmp_ln890_162 = icmp_eq  i5 %c5_V, i5 16"   --->   Operation 63 'icmp' 'icmp_ln890_162' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 64 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 64 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln5239 = br i1 %icmp_ln890_162, void %.split3, void" [./dut.cpp:5239]   --->   Operation 65 'br' 'br_ln5239' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 66 [1/1] (0.00ns)   --->   "%specloopname_ln5239 = specloopname void @_ssdm_op_SpecLoopName, void @empty_148" [./dut.cpp:5239]   --->   Operation 66 'specloopname' 'specloopname_ln5239' <Predicate = (!icmp_ln890_162)> <Delay = 0.00>
ST_9 : Operation 67 [1/1] (0.38ns)   --->   "%br_ln5241 = br void" [./dut.cpp:5241]   --->   Operation 67 'br' 'br_ln5241' <Predicate = (!icmp_ln890_162)> <Delay = 0.38>
ST_9 : Operation 68 [1/1] (0.00ns)   --->   "%ret_ln5248 = ret" [./dut.cpp:5248]   --->   Operation 68 'ret' 'ret_ln5248' <Predicate = (icmp_ln890_162)> <Delay = 0.00>

State 10 <SV = 4> <Delay = 2.36>
ST_10 : Operation 69 [1/1] (0.00ns)   --->   "%c6_V_54 = phi i6 %add_ln691_214, void %.split, i6 0, void %.split3"   --->   Operation 69 'phi' 'c6_V_54' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 70 [1/1] (0.70ns)   --->   "%add_ln691_214 = add i6 %c6_V_54, i6 1"   --->   Operation 70 'add' 'add_ln691_214' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln5243 = zext i6 %c6_V_54" [./dut.cpp:5243]   --->   Operation 71 'zext' 'zext_ln5243' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 72 [1/1] (0.71ns)   --->   "%add_ln5243 = add i9 %tmp_cast, i9 %zext_ln5243" [./dut.cpp:5243]   --->   Operation 72 'add' 'add_ln5243' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln5243_1 = zext i9 %add_ln5243" [./dut.cpp:5243]   --->   Operation 73 'zext' 'zext_ln5243_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 74 [1/1] (0.00ns)   --->   "%local_C_V_addr_2 = getelementptr i64 %local_C_V, i64 0, i64 %zext_ln5243_1" [./dut.cpp:5243]   --->   Operation 74 'getelementptr' 'local_C_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 75 [1/1] (0.61ns)   --->   "%icmp_ln890_163 = icmp_eq  i6 %c6_V_54, i6 32"   --->   Operation 75 'icmp' 'icmp_ln890_163' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 76 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 76 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 77 [1/1] (0.00ns)   --->   "%br_ln5241 = br i1 %icmp_ln890_163, void %.split, void" [./dut.cpp:5241]   --->   Operation 77 'br' 'br_ln5241' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 78 [2/2] (1.64ns)   --->   "%local_C_V_load = load i9 %local_C_V_addr_2" [./dut.cpp:5243]   --->   Operation 78 'load' 'local_C_V_load' <Predicate = (!icmp_ln890_163)> <Delay = 1.64> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_10 : Operation 79 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 79 'br' 'br_ln0' <Predicate = (icmp_ln890_163)> <Delay = 0.00>

State 11 <SV = 5> <Delay = 1.64>
ST_11 : Operation 80 [1/2] (1.64ns)   --->   "%local_C_V_load = load i9 %local_C_V_addr_2" [./dut.cpp:5243]   --->   Operation 80 'load' 'local_C_V_load' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>

State 12 <SV = 6> <Delay = 1.21>
ST_12 : Operation 81 [1/1] (0.00ns)   --->   "%specloopname_ln5241 = specloopname void @_ssdm_op_SpecLoopName, void @empty_162" [./dut.cpp:5241]   --->   Operation 81 'specloopname' 'specloopname_ln5241' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 82 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %fifo_C_drain_C_drain_IO_L1_out_1_12_x0134, i64 %local_C_V_load" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 82 'write' 'write_ln174' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_12 : Operation 83 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 83 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.9ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten') with incoming values : ('add_ln890') [12]  (0.387 ns)

 <State 2>: 1.01ns
The critical path consists of the following:
	'phi' operation ('c6.V') with incoming values : ('select_ln890_264') [13]  (0 ns)
	'add' operation ('add_ln691') [19]  (0.706 ns)
	'select' operation ('select_ln890_264') [24]  (0.308 ns)

 <State 3>: 1.65ns
The critical path consists of the following:
	'getelementptr' operation ('local_C_V_addr', ./dut.cpp:5217) [30]  (0 ns)
	'load' operation ('buf_data.V', ./dut.cpp:5217) on array 'local_C.V', ./dut.cpp:5200 [33]  (1.65 ns)

 <State 4>: 2.34ns
The critical path consists of the following:
	'load' operation ('buf_data.V', ./dut.cpp:5217) on array 'local_C.V', ./dut.cpp:5200 [33]  (1.65 ns)
	'store' operation ('store_ln5219', ./dut.cpp:5219) of variable 'trunc_ln674' on array 'buf_data_split.V', ./dut.cpp:5205 [35]  (0.699 ns)

 <State 5>: 1.92ns
The critical path consists of the following:
	fifo read on port 'fifo_C_drain_PE_12_1_x0108' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [38]  (1.22 ns)
	'store' operation ('store_ln5229', ./dut.cpp:5229) of variable 'tmp', /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145 on array 'buf_data_split.V', ./dut.cpp:5205 [40]  (0.699 ns)

 <State 6>: 0.699ns
The critical path consists of the following:
	'load' operation ('v2.V') on array 'buf_data_split.V', ./dut.cpp:5205 [41]  (0.699 ns)

 <State 7>: 2.34ns
The critical path consists of the following:
	'load' operation ('v2.V') on array 'buf_data_split.V', ./dut.cpp:5205 [41]  (0.699 ns)
	'store' operation ('store_ln5231', ./dut.cpp:5231) of variable '__Result__' on array 'local_C.V', ./dut.cpp:5200 [44]  (1.65 ns)

 <State 8>: 0.387ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('c5.V') with incoming values : ('add_ln691_213') [50]  (0.387 ns)

 <State 9>: 0.707ns
The critical path consists of the following:
	'phi' operation ('c5.V') with incoming values : ('add_ln691_213') [50]  (0 ns)
	'add' operation ('add_ln691_213') [51]  (0.707 ns)

 <State 10>: 2.36ns
The critical path consists of the following:
	'phi' operation ('c6.V') with incoming values : ('add_ln691_214') [61]  (0 ns)
	'add' operation ('add_ln5243', ./dut.cpp:5243) [64]  (0.715 ns)
	'getelementptr' operation ('local_C_V_addr_2', ./dut.cpp:5243) [66]  (0 ns)
	'load' operation ('local_C_V_load', ./dut.cpp:5243) on array 'local_C.V', ./dut.cpp:5200 [72]  (1.65 ns)

 <State 11>: 1.65ns
The critical path consists of the following:
	'load' operation ('local_C_V_load', ./dut.cpp:5243) on array 'local_C.V', ./dut.cpp:5200 [72]  (1.65 ns)

 <State 12>: 1.22ns
The critical path consists of the following:
	fifo write on port 'fifo_C_drain_C_drain_IO_L1_out_1_12_x0134' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [73]  (1.22 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
