
*** Running vivado
    with args -log soc_xbip_dsp48_macro_2_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source soc_xbip_dsp48_macro_2_0.tcl


****** Vivado v2017.3 (64-bit)
  **** SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
  **** IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source soc_xbip_dsp48_macro_2_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 404.969 ; gain = 98.586
INFO: [Synth 8-638] synthesizing module 'soc_xbip_dsp48_macro_2_0' [c:/Users/dell_/bram_comm_2/bram_comm_2.srcs/sources_1/bd/soc/ip/soc_xbip_dsp48_macro_2_0/synth/soc_xbip_dsp48_macro_2_0.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'soc_xbip_dsp48_macro_2_0' (6#1) [c:/Users/dell_/bram_comm_2/bram_comm_2.srcs/sources_1/bd/soc/ip/soc_xbip_dsp48_macro_2_0/synth/soc_xbip_dsp48_macro_2_0.vhd:69]
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 454.066 ; gain = 147.684
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 454.066 ; gain = 147.684
INFO: [Device 21-403] Loading part xc7z045ffg900-2
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 741.195 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:00:29 ; elapsed = 00:00:41 . Memory (MB): peak = 741.195 ; gain = 434.813
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:29 ; elapsed = 00:00:41 . Memory (MB): peak = 741.195 ; gain = 434.813
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:41 . Memory (MB): peak = 741.195 ; gain = 434.813
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:29 ; elapsed = 00:00:41 . Memory (MB): peak = 741.195 ; gain = 434.813
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:43 . Memory (MB): peak = 741.195 ; gain = 434.813
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:45 ; elapsed = 00:01:03 . Memory (MB): peak = 830.832 ; gain = 524.449
Finished Timing Optimization : Time (s): cpu = 00:00:45 ; elapsed = 00:01:03 . Memory (MB): peak = 830.832 ; gain = 524.449
Finished Technology Mapping : Time (s): cpu = 00:00:45 ; elapsed = 00:01:03 . Memory (MB): peak = 840.973 ; gain = 534.590
Finished IO Insertion : Time (s): cpu = 00:00:46 ; elapsed = 00:01:04 . Memory (MB): peak = 840.973 ; gain = 534.590
Finished Renaming Generated Instances : Time (s): cpu = 00:00:46 ; elapsed = 00:01:04 . Memory (MB): peak = 840.973 ; gain = 534.590
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:46 ; elapsed = 00:01:04 . Memory (MB): peak = 840.973 ; gain = 534.590
Finished Renaming Generated Ports : Time (s): cpu = 00:00:46 ; elapsed = 00:01:04 . Memory (MB): peak = 840.973 ; gain = 534.590
Finished Handling Custom Attributes : Time (s): cpu = 00:00:46 ; elapsed = 00:01:04 . Memory (MB): peak = 840.973 ; gain = 534.590
Finished Renaming Generated Nets : Time (s): cpu = 00:00:46 ; elapsed = 00:01:04 . Memory (MB): peak = 840.973 ; gain = 534.590

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |DSP48E1 |     1|
|2     |LUT2    |     1|
+------+--------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:00:46 ; elapsed = 00:01:04 . Memory (MB): peak = 840.973 ; gain = 534.590
synth_design: Time (s): cpu = 00:00:47 ; elapsed = 00:01:06 . Memory (MB): peak = 840.973 ; gain = 543.738
