Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Thu Apr  1 15:53:53 2021
| Host         : nicolo-XPS-15-9570 running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_utilization -file util.rpt -hierarchical -hierarchical_percentages
| Design       : design_1_wrapper
| Device       : 7z020clg400-1
| Design State : Routed
-------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+-----------------------------------------------------------------------------------+------------------------------------------------------------------------------------+-------------------+-------------------+---------------+----------------+-------------------+--------------+--------------+---------------+
|                                      Instance                                     |                                       Module                                       |     Total LUTs    |     Logic LUTs    |    LUTRAMs    |      SRLs      |        FFs        |    RAMB36    |    RAMB18    |  DSP48 Blocks |
+-----------------------------------------------------------------------------------+------------------------------------------------------------------------------------+-------------------+-------------------+---------------+----------------+-------------------+--------------+--------------+---------------+
| design_1_wrapper                                                                  |                                                                              (top) | 17654(33,189211%) | 17379(32,672293%) | 18(0,108448%) | 257(1,482011%) | 18333(17,235263%) | 2(1,433571%) | 6(2,147857%) | 21(9,550455%) |
|   design_1_i                                                                      |                                                                           design_1 | 17654(33,189211%) | 17379(32,672293%) | 18(0,108448%) | 257(1,482011%) | 18333(17,235263%) | 2(1,433571%) | 6(2,147857%) | 21(9,550455%) |
|     (design_1_i)                                                                  |                                                                           design_1 |      0(0,005000%) |      0(0,005000%) |  0(0,005000%) |   0(0,005000%) |      0(0,005000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|     axi_mem_intercon                                                              |                                                        design_1_axi_mem_intercon_0 |    995(1,875301%) |    934(1,760639%) | 10(0,062471%) |  51(0,298103%) |   1123(1,060451%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|       m00_couplers                                                                |                                                           m00_couplers_imp_1R706YB |    343(0,649737%) |    333(0,630940%) | 10(0,062471%) |   0(0,005000%) |    389(0,370602%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|         auto_pc                                                                   |                                                                 design_1_auto_pc_1 |    343(0,649737%) |    333(0,630940%) | 10(0,062471%) |   0(0,005000%) |    389(0,370602%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|           inst                                                                    |           design_1_auto_pc_1_axi_protocol_converter_v2_1_20_axi_protocol_converter |    343(0,649737%) |    333(0,630940%) | 10(0,062471%) |   0(0,005000%) |    389(0,370602%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             (inst)                                                                |           design_1_auto_pc_1_axi_protocol_converter_v2_1_20_axi_protocol_converter |      0(0,005000%) |      0(0,005000%) |  0(0,005000%) |   0(0,005000%) |      0(0,005000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             gen_axi4_axi3.axi3_conv_inst                                          |                        design_1_auto_pc_1_axi_protocol_converter_v2_1_20_axi3_conv |    343(0,649737%) |    333(0,630940%) | 10(0,062471%) |   0(0,005000%) |    389(0,370602%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               USE_READ.USE_SPLIT_R.read_addr_inst                                 |      design_1_auto_pc_1_axi_protocol_converter_v2_1_20_a_axi3_conv__parameterized0 |    135(0,258759%) |    133(0,255000%) |  2(0,016494%) |   0(0,005000%) |    154(0,149737%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                 (USE_READ.USE_SPLIT_R.read_addr_inst)                             |      design_1_auto_pc_1_axi_protocol_converter_v2_1_20_a_axi3_conv__parameterized0 |     88(0,170414%) |     88(0,170414%) |  0(0,005000%) |   0(0,005000%) |    116(0,114023%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                 USE_R_CHANNEL.cmd_queue                                           |                 design_1_auto_pc_1_axi_data_fifo_v2_1_19_axic_fifo__parameterized0 |     50(0,098985%) |     48(0,095226%) |  2(0,016494%) |   0(0,005000%) |     38(0,040714%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                   inst                                                            |                  design_1_auto_pc_1_axi_data_fifo_v2_1_19_fifo_gen__parameterized0 |     50(0,098985%) |     48(0,095226%) |  2(0,016494%) |   0(0,005000%) |     38(0,040714%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                     (inst)                                                        |                  design_1_auto_pc_1_axi_data_fifo_v2_1_19_fifo_gen__parameterized0 |     19(0,040714%) |     19(0,040714%) |  0(0,005000%) |   0(0,005000%) |      0(0,005000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                     fifo_gen_inst                                                 |                          design_1_auto_pc_1_fifo_generator_v13_2_5__parameterized0 |     31(0,063271%) |     29(0,059511%) |  2(0,016494%) |   0(0,005000%) |     38(0,040714%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                       inst_fifo_gen                                               |                    design_1_auto_pc_1_fifo_generator_v13_2_5_synth__parameterized0 |     31(0,063271%) |     29(0,059511%) |  2(0,016494%) |   0(0,005000%) |     38(0,040714%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                         gconvfifo.rf                                              |                              design_1_auto_pc_1_fifo_generator_top__parameterized0 |     31(0,063271%) |     29(0,059511%) |  2(0,016494%) |   0(0,005000%) |     38(0,040714%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                           grf.rf                                                  |                          design_1_auto_pc_1_fifo_generator_ramfifo__parameterized0 |     31(0,063271%) |     29(0,059511%) |  2(0,016494%) |   0(0,005000%) |     38(0,040714%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                             gntv_or_sync_fifo.gl0.rd                              |                                                      design_1_auto_pc_1_rd_logic_9 |      8(0,020038%) |      8(0,020038%) |  0(0,005000%) |   0(0,005000%) |     20(0,023797%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                               gr1.gr1_int.rfwft                                   |                                                      design_1_auto_pc_1_rd_fwft_13 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      8(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                               grss.rsts                                           |                                           design_1_auto_pc_1_rd_status_flags_ss_14 |      0(0,005000%) |      0(0,005000%) |  0(0,005000%) |   0(0,005000%) |      2(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                               rpntr                                               |                                                  design_1_auto_pc_1_rd_bin_cntr_15 |      3(0,015000%) |      3(0,015000%) |  0(0,005000%) |   0(0,005000%) |     10(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                             gntv_or_sync_fifo.gl0.wr                              |                                                     design_1_auto_pc_1_wr_logic_10 |     13(0,029436%) |     13(0,029436%) |  0(0,005000%) |   0(0,005000%) |     12(0,016278%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                               gwss.wsts                                           |                                           design_1_auto_pc_1_wr_status_flags_ss_11 |      3(0,015000%) |      3(0,015000%) |  0(0,005000%) |   0(0,005000%) |      2(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                               wpntr                                               |                                                  design_1_auto_pc_1_wr_bin_cntr_12 |     11(0,025677%) |     11(0,025677%) |  0(0,005000%) |   0(0,005000%) |     10(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                             gntv_or_sync_fifo.mem                                 |                                          design_1_auto_pc_1_memory__parameterized0 |      3(0,015000%) |      1(0,015000%) |  2(0,016494%) |   0(0,005000%) |      2(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                               (gntv_or_sync_fifo.mem)                             |                                          design_1_auto_pc_1_memory__parameterized0 |      0(0,005000%) |      0(0,005000%) |  0(0,005000%) |   0(0,005000%) |      1(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                               gdm.dm_gen.dm                                       |                                            design_1_auto_pc_1_dmem__parameterized0 |      3(0,015000%) |      1(0,015000%) |  2(0,016494%) |   0(0,005000%) |      1(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                             rstblk                                                |                                               design_1_auto_pc_1_reset_blk_ramfifo |      7(0,018158%) |      7(0,018158%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                               (rstblk)                                            |                                               design_1_auto_pc_1_reset_blk_ramfifo |      7(0,018158%) |      7(0,018158%) |  0(0,005000%) |   0(0,005000%) |      2(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                               ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst |                                               design_1_auto_pc_1_xpm_cdc_async_rst |      0(0,005000%) |      0(0,005000%) |  0(0,005000%) |   0(0,005000%) |      2(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               USE_WRITE.USE_SPLIT_W.write_resp_inst                               |                      design_1_auto_pc_1_axi_protocol_converter_v2_1_20_b_downsizer |      9(0,021917%) |      9(0,021917%) |  0(0,005000%) |   0(0,005000%) |      7(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               USE_WRITE.write_addr_inst                                           |                      design_1_auto_pc_1_axi_protocol_converter_v2_1_20_a_axi3_conv |    184(0,350865%) |    176(0,335827%) |  8(0,050977%) |   0(0,005000%) |    219(0,210827%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                 (USE_WRITE.write_addr_inst)                                       |                      design_1_auto_pc_1_axi_protocol_converter_v2_1_20_a_axi3_conv |     84(0,162895%) |     84(0,162895%) |  0(0,005000%) |   0(0,005000%) |    127(0,124361%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                 USE_BURSTS.cmd_queue                                              |                      design_1_auto_pc_1_axi_data_fifo_v2_1_19_axic_fifo__xdcDup__1 |     50(0,098985%) |     46(0,091466%) |  4(0,027989%) |   0(0,005000%) |     46(0,048233%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                   inst                                                            |                       design_1_auto_pc_1_axi_data_fifo_v2_1_19_fifo_gen__xdcDup__1 |     50(0,098985%) |     46(0,091466%) |  4(0,027989%) |   0(0,005000%) |     46(0,048233%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                     (inst)                                                        |                       design_1_auto_pc_1_axi_data_fifo_v2_1_19_fifo_gen__xdcDup__1 |     17(0,036955%) |     17(0,036955%) |  0(0,005000%) |   0(0,005000%) |      0(0,005000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                     fifo_gen_inst                                                 |                               design_1_auto_pc_1_fifo_generator_v13_2_5__xdcDup__1 |     33(0,067030%) |     29(0,059511%) |  4(0,027989%) |   0(0,005000%) |     46(0,048233%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                       inst_fifo_gen                                               |                         design_1_auto_pc_1_fifo_generator_v13_2_5_synth__xdcDup__1 |     33(0,067030%) |     29(0,059511%) |  4(0,027989%) |   0(0,005000%) |     46(0,048233%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                         gconvfifo.rf                                              |                                   design_1_auto_pc_1_fifo_generator_top__xdcDup__1 |     33(0,067030%) |     29(0,059511%) |  4(0,027989%) |   0(0,005000%) |     46(0,048233%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                           grf.rf                                                  |                               design_1_auto_pc_1_fifo_generator_ramfifo__xdcDup__1 |     33(0,067030%) |     29(0,059511%) |  4(0,027989%) |   0(0,005000%) |     46(0,048233%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                             gntv_or_sync_fifo.gl0.rd                              |                                                      design_1_auto_pc_1_rd_logic_0 |      8(0,020038%) |      8(0,020038%) |  0(0,005000%) |   0(0,005000%) |     20(0,023797%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                               gr1.gr1_int.rfwft                                   |                                                       design_1_auto_pc_1_rd_fwft_6 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      8(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                               grss.rsts                                           |                                            design_1_auto_pc_1_rd_status_flags_ss_7 |      0(0,005000%) |      0(0,005000%) |  0(0,005000%) |   0(0,005000%) |      2(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                               rpntr                                               |                                                   design_1_auto_pc_1_rd_bin_cntr_8 |      3(0,015000%) |      3(0,015000%) |  0(0,005000%) |   0(0,005000%) |     10(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                             gntv_or_sync_fifo.gl0.wr                              |                                                      design_1_auto_pc_1_wr_logic_1 |     13(0,029436%) |     13(0,029436%) |  0(0,005000%) |   0(0,005000%) |     12(0,016278%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                               gwss.wsts                                           |                                            design_1_auto_pc_1_wr_status_flags_ss_4 |      3(0,015000%) |      3(0,015000%) |  0(0,005000%) |   0(0,005000%) |      2(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                               wpntr                                               |                                                   design_1_auto_pc_1_wr_bin_cntr_5 |     11(0,025677%) |     11(0,025677%) |  0(0,005000%) |   0(0,005000%) |     10(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                             gntv_or_sync_fifo.mem                                 |                                                        design_1_auto_pc_1_memory_2 |      4(0,015000%) |      0(0,005000%) |  4(0,027989%) |   0(0,005000%) |     10(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                               (gntv_or_sync_fifo.mem)                             |                                                        design_1_auto_pc_1_memory_2 |      0(0,005000%) |      0(0,005000%) |  0(0,005000%) |   0(0,005000%) |      5(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                               gdm.dm_gen.dm                                       |                                                          design_1_auto_pc_1_dmem_3 |      4(0,015000%) |      0(0,005000%) |  4(0,027989%) |   0(0,005000%) |      5(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                             rstblk                                                |                                    design_1_auto_pc_1_reset_blk_ramfifo__xdcDup__1 |      8(0,020038%) |      8(0,020038%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                               (rstblk)                                            |                                    design_1_auto_pc_1_reset_blk_ramfifo__xdcDup__1 |      8(0,020038%) |      8(0,020038%) |  0(0,005000%) |   0(0,005000%) |      2(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                               ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst |                                            design_1_auto_pc_1_xpm_cdc_async_rst__3 |      0(0,005000%) |      0(0,005000%) |  0(0,005000%) |   0(0,005000%) |      2(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                 USE_B_CHANNEL.cmd_b_queue                                         |                                 design_1_auto_pc_1_axi_data_fifo_v2_1_19_axic_fifo |     52(0,102744%) |     48(0,095226%) |  4(0,027989%) |   0(0,005000%) |     46(0,048233%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                   inst                                                            |                                  design_1_auto_pc_1_axi_data_fifo_v2_1_19_fifo_gen |     52(0,102744%) |     48(0,095226%) |  4(0,027989%) |   0(0,005000%) |     46(0,048233%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                     (inst)                                                        |                                  design_1_auto_pc_1_axi_data_fifo_v2_1_19_fifo_gen |     19(0,040714%) |     19(0,040714%) |  0(0,005000%) |   0(0,005000%) |      0(0,005000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                     fifo_gen_inst                                                 |                                          design_1_auto_pc_1_fifo_generator_v13_2_5 |     33(0,067030%) |     29(0,059511%) |  4(0,027989%) |   0(0,005000%) |     46(0,048233%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                       inst_fifo_gen                                               |                                    design_1_auto_pc_1_fifo_generator_v13_2_5_synth |     33(0,067030%) |     29(0,059511%) |  4(0,027989%) |   0(0,005000%) |     46(0,048233%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                         gconvfifo.rf                                              |                                              design_1_auto_pc_1_fifo_generator_top |     33(0,067030%) |     29(0,059511%) |  4(0,027989%) |   0(0,005000%) |     46(0,048233%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                           grf.rf                                                  |                                          design_1_auto_pc_1_fifo_generator_ramfifo |     33(0,067030%) |     29(0,059511%) |  4(0,027989%) |   0(0,005000%) |     46(0,048233%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                             gntv_or_sync_fifo.gl0.rd                              |                                                        design_1_auto_pc_1_rd_logic |      8(0,020038%) |      8(0,020038%) |  0(0,005000%) |   0(0,005000%) |     20(0,023797%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                               gr1.gr1_int.rfwft                                   |                                                         design_1_auto_pc_1_rd_fwft |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      8(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                               grss.rsts                                           |                                              design_1_auto_pc_1_rd_status_flags_ss |      0(0,005000%) |      0(0,005000%) |  0(0,005000%) |   0(0,005000%) |      2(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                               rpntr                                               |                                                     design_1_auto_pc_1_rd_bin_cntr |      3(0,015000%) |      3(0,015000%) |  0(0,005000%) |   0(0,005000%) |     10(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                             gntv_or_sync_fifo.gl0.wr                              |                                                        design_1_auto_pc_1_wr_logic |     13(0,029436%) |     13(0,029436%) |  0(0,005000%) |   0(0,005000%) |     12(0,016278%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                               gwss.wsts                                           |                                              design_1_auto_pc_1_wr_status_flags_ss |      3(0,015000%) |      3(0,015000%) |  0(0,005000%) |   0(0,005000%) |      2(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                               wpntr                                               |                                                     design_1_auto_pc_1_wr_bin_cntr |     11(0,025677%) |     11(0,025677%) |  0(0,005000%) |   0(0,005000%) |     10(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                             gntv_or_sync_fifo.mem                                 |                                                          design_1_auto_pc_1_memory |      4(0,015000%) |      0(0,005000%) |  4(0,027989%) |   0(0,005000%) |     10(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                               (gntv_or_sync_fifo.mem)                             |                                                          design_1_auto_pc_1_memory |      0(0,005000%) |      0(0,005000%) |  0(0,005000%) |   0(0,005000%) |      5(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                               gdm.dm_gen.dm                                       |                                                            design_1_auto_pc_1_dmem |      4(0,015000%) |      0(0,005000%) |  4(0,027989%) |   0(0,005000%) |      5(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                             rstblk                                                |                                    design_1_auto_pc_1_reset_blk_ramfifo__xdcDup__2 |      8(0,020038%) |      8(0,020038%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                               (rstblk)                                            |                                    design_1_auto_pc_1_reset_blk_ramfifo__xdcDup__2 |      8(0,020038%) |      8(0,020038%) |  0(0,005000%) |   0(0,005000%) |      2(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                               ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst |                                            design_1_auto_pc_1_xpm_cdc_async_rst__4 |      0(0,005000%) |      0(0,005000%) |  0(0,005000%) |   0(0,005000%) |      2(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               USE_WRITE.write_data_inst                                           |                      design_1_auto_pc_1_axi_protocol_converter_v2_1_20_w_axi3_conv |     15(0,033195%) |     15(0,033195%) |  0(0,005000%) |   0(0,005000%) |      9(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|       s00_couplers                                                                |                                                            s00_couplers_imp_7HNO1D |    176(0,335827%) |    152(0,290714%) |  0(0,005000%) |  24(0,142931%) |    234(0,224925%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|         auto_us                                                                   |                                                                 design_1_auto_us_0 |    176(0,335827%) |    152(0,290714%) |  0(0,005000%) |  24(0,142931%) |    234(0,224925%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|           inst                                                                    |                               design_1_auto_us_0__axi_dwidth_converter_v2_1_20_top |    176(0,335827%) |    152(0,290714%) |  0(0,005000%) |  24(0,142931%) |    234(0,224925%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             gen_upsizer.gen_full_upsizer.axi_upsizer_inst                         |                       design_1_auto_us_0__axi_dwidth_converter_v2_1_20_axi_upsizer |    176(0,335827%) |    152(0,290714%) |  0(0,005000%) |  24(0,142931%) |    234(0,224925%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst              |                  design_1_auto_us_0__axi_register_slice_v2_1_20_axi_register_slice |     36(0,072669%) |     36(0,072669%) |  0(0,005000%) |   0(0,005000%) |    136(0,132820%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                 r.r_pipe                                                          | design_1_auto_us_0__axi_register_slice_v2_1_20_axic_register_slice__parameterized2 |     36(0,072669%) |     36(0,072669%) |  0(0,005000%) |   0(0,005000%) |    136(0,132820%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               USE_READ.gen_non_fifo_r_upsizer.read_data_inst                      |                         design_1_auto_us_0__axi_dwidth_converter_v2_1_20_r_upsizer |     56(0,110263%) |     56(0,110263%) |  0(0,005000%) |   0(0,005000%) |     18(0,021917%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               USE_READ.read_addr_inst                                             |                         design_1_auto_us_0__axi_dwidth_converter_v2_1_20_a_upsizer |     51(0,100865%) |     27(0,055752%) |  0(0,005000%) |  24(0,142931%) |     33(0,036015%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                 (USE_READ.read_addr_inst)                                         |                         design_1_auto_us_0__axi_dwidth_converter_v2_1_20_a_upsizer |      0(0,005000%) |      0(0,005000%) |  0(0,005000%) |   0(0,005000%) |      1(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                 GEN_CMD_QUEUE.cmd_queue                                           |                         design_1_auto_us_0__generic_baseblocks_v2_1_0_command_fifo |     51(0,100865%) |     27(0,055752%) |  0(0,005000%) |  24(0,142931%) |     32(0,035075%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               si_register_slice_inst                                              |  design_1_auto_us_0__axi_register_slice_v2_1_20_axi_register_slice__parameterized0 |     36(0,072669%) |     36(0,072669%) |  0(0,005000%) |   0(0,005000%) |     47(0,049173%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                 ar.ar_pipe                                                        |                 design_1_auto_us_0__axi_register_slice_v2_1_20_axic_register_slice |     36(0,072669%) |     36(0,072669%) |  0(0,005000%) |   0(0,005000%) |     47(0,049173%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|       s01_couplers                                                                |                                                           s01_couplers_imp_1W60HW0 |    195(0,371541%) |    171(0,326429%) |  0(0,005000%) |  24(0,142931%) |    171(0,165714%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|         auto_us                                                                   |                                                                 design_1_auto_us_1 |    195(0,371541%) |    171(0,326429%) |  0(0,005000%) |  24(0,142931%) |    171(0,165714%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|           inst                                                                    |                               design_1_auto_us_1__axi_dwidth_converter_v2_1_20_top |    195(0,371541%) |    171(0,326429%) |  0(0,005000%) |  24(0,142931%) |    171(0,165714%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             gen_upsizer.gen_full_upsizer.axi_upsizer_inst                         |                       design_1_auto_us_1__axi_dwidth_converter_v2_1_20_axi_upsizer |    195(0,371541%) |    171(0,326429%) |  0(0,005000%) |  24(0,142931%) |    171(0,165714%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst                    |                         design_1_auto_us_1__axi_dwidth_converter_v2_1_20_w_upsizer |    100(0,192970%) |    100(0,192970%) |  0(0,005000%) |   0(0,005000%) |     90(0,089586%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               USE_WRITE.write_addr_inst                                           |                         design_1_auto_us_1__axi_dwidth_converter_v2_1_20_a_upsizer |     60(0,117782%) |     36(0,072669%) |  0(0,005000%) |  24(0,142931%) |     33(0,036015%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                 (USE_WRITE.write_addr_inst)                                       |                         design_1_auto_us_1__axi_dwidth_converter_v2_1_20_a_upsizer |      0(0,005000%) |      0(0,005000%) |  0(0,005000%) |   0(0,005000%) |      1(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                 GEN_CMD_QUEUE.cmd_queue                                           |                         design_1_auto_us_1__generic_baseblocks_v2_1_0_command_fifo |     60(0,117782%) |     36(0,072669%) |  0(0,005000%) |  24(0,142931%) |     32(0,035075%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               si_register_slice_inst                                              |                  design_1_auto_us_1__axi_register_slice_v2_1_20_axi_register_slice |     38(0,076429%) |     38(0,076429%) |  0(0,005000%) |   0(0,005000%) |     48(0,050113%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                 aw.aw_pipe                                                        |                 design_1_auto_us_1__axi_register_slice_v2_1_20_axic_register_slice |     38(0,076429%) |     38(0,076429%) |  0(0,005000%) |   0(0,005000%) |     48(0,050113%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|       xbar                                                                        |                                                                    design_1_xbar_2 |    283(0,536955%) |    280(0,531316%) |  0(0,005000%) |   3(0,022241%) |    329(0,314211%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|         inst                                                                      |                                  design_1_xbar_2_axi_crossbar_v2_1_21_axi_crossbar |    283(0,536955%) |    280(0,531316%) |  0(0,005000%) |   3(0,022241%) |    329(0,314211%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|           gen_samd.crossbar_samd                                                  |                                      design_1_xbar_2_axi_crossbar_v2_1_21_crossbar |    283(0,536955%) |    280(0,531316%) |  0(0,005000%) |   3(0,022241%) |    329(0,314211%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             (gen_samd.crossbar_samd)                                              |                                      design_1_xbar_2_axi_crossbar_v2_1_21_crossbar |      2(0,015000%) |      2(0,015000%) |  0(0,005000%) |   0(0,005000%) |     11(0,015338%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             addr_arbiter_ar                                                       |                                  design_1_xbar_2_axi_crossbar_v2_1_21_addr_arbiter |     19(0,040714%) |     19(0,040714%) |  0(0,005000%) |   0(0,005000%) |     54(0,055752%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             addr_arbiter_aw                                                       |                                design_1_xbar_2_axi_crossbar_v2_1_21_addr_arbiter_0 |     45(0,089586%) |     45(0,089586%) |  0(0,005000%) |   0(0,005000%) |     55(0,056692%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             gen_decerr_slave.decerr_slave_inst                                    |                                  design_1_xbar_2_axi_crossbar_v2_1_21_decerr_slave |     24(0,050113%) |     24(0,050113%) |  0(0,005000%) |   0(0,005000%) |     18(0,021917%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             gen_master_slots[0].gen_mi_write.wdata_mux_w                          |                                     design_1_xbar_2_axi_crossbar_v2_1_21_wdata_mux |     50(0,098985%) |     49(0,097105%) |  0(0,005000%) |   1(0,015000%) |      8(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               gen_wmux.wmux_aw_fifo                                               |            design_1_xbar_2_axi_data_fifo_v2_1_19_axic_reg_srl_fifo__parameterized0 |     50(0,098985%) |     49(0,097105%) |  0(0,005000%) |   1(0,015000%) |      8(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                 (gen_wmux.wmux_aw_fifo)                                           |            design_1_xbar_2_axi_data_fifo_v2_1_19_axic_reg_srl_fifo__parameterized0 |     46(0,091466%) |     46(0,091466%) |  0(0,005000%) |   0(0,005000%) |      8(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                 gen_srls[0].gen_rep[0].srl_nx1                                    |                  design_1_xbar_2_axi_data_fifo_v2_1_19_ndeep_srl__parameterized0_5 |      4(0,015000%) |      3(0,015000%) |  0(0,005000%) |   1(0,015000%) |      0(0,005000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             gen_master_slots[0].reg_slice_mi                                      |                      design_1_xbar_2_axi_register_slice_v2_1_20_axi_register_slice |     64(0,125301%) |     64(0,125301%) |  0(0,005000%) |   0(0,005000%) |    142(0,138459%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               b.b_pipe                                                            |   design_1_xbar_2_axi_register_slice_v2_1_20_axic_register_slice__parameterized1_3 |      9(0,021917%) |      9(0,021917%) |  0(0,005000%) |   0(0,005000%) |      6(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               r.r_pipe                                                            |   design_1_xbar_2_axi_register_slice_v2_1_20_axic_register_slice__parameterized2_4 |     55(0,108383%) |     55(0,108383%) |  0(0,005000%) |   0(0,005000%) |    136(0,132820%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             gen_master_slots[1].gen_mi_write.wdata_mux_w                          |                     design_1_xbar_2_axi_crossbar_v2_1_21_wdata_mux__parameterized0 |     12(0,027556%) |     11(0,025677%) |  0(0,005000%) |   1(0,015000%) |      7(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               gen_wmux.wmux_aw_fifo                                               |            design_1_xbar_2_axi_data_fifo_v2_1_19_axic_reg_srl_fifo__parameterized1 |     12(0,027556%) |     11(0,025677%) |  0(0,005000%) |   1(0,015000%) |      7(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                 (gen_wmux.wmux_aw_fifo)                                           |            design_1_xbar_2_axi_data_fifo_v2_1_19_axic_reg_srl_fifo__parameterized1 |      9(0,021917%) |      9(0,021917%) |  0(0,005000%) |   0(0,005000%) |      7(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                 gen_srls[0].gen_rep[0].srl_nx1                                    |                    design_1_xbar_2_axi_data_fifo_v2_1_19_ndeep_srl__parameterized1 |      3(0,015000%) |      2(0,015000%) |  0(0,005000%) |   1(0,015000%) |      0(0,005000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             gen_master_slots[1].reg_slice_mi                                      |                    design_1_xbar_2_axi_register_slice_v2_1_20_axi_register_slice_1 |     10(0,023797%) |     10(0,023797%) |  0(0,005000%) |   0(0,005000%) |      8(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               b.b_pipe                                                            |     design_1_xbar_2_axi_register_slice_v2_1_20_axic_register_slice__parameterized1 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               r.r_pipe                                                            |     design_1_xbar_2_axi_register_slice_v2_1_20_axic_register_slice__parameterized2 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             gen_slave_slots[0].gen_si_read.si_transactor_ar                       |                                 design_1_xbar_2_axi_crossbar_v2_1_21_si_transactor |     25(0,051992%) |     25(0,051992%) |  0(0,005000%) |   0(0,005000%) |      6(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             gen_slave_slots[1].gen_si_write.si_transactor_aw                      |                 design_1_xbar_2_axi_crossbar_v2_1_21_si_transactor__parameterized0 |      9(0,021917%) |      9(0,021917%) |  0(0,005000%) |   0(0,005000%) |      6(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             gen_slave_slots[1].gen_si_write.splitter_aw_si                        |                                      design_1_xbar_2_axi_crossbar_v2_1_21_splitter |      6(0,016278%) |      6(0,016278%) |  0(0,005000%) |   0(0,005000%) |      2(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             gen_slave_slots[1].gen_si_write.wdata_router_w                        |                                  design_1_xbar_2_axi_crossbar_v2_1_21_wdata_router |     18(0,038835%) |     17(0,036955%) |  0(0,005000%) |   1(0,015000%) |     10(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               wrouter_aw_fifo                                                     |                            design_1_xbar_2_axi_data_fifo_v2_1_19_axic_reg_srl_fifo |     18(0,038835%) |     17(0,036955%) |  0(0,005000%) |   1(0,015000%) |     10(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                 (wrouter_aw_fifo)                                                 |                            design_1_xbar_2_axi_data_fifo_v2_1_19_axic_reg_srl_fifo |     13(0,029436%) |     13(0,029436%) |  0(0,005000%) |   0(0,005000%) |     10(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                 gen_srls[0].gen_rep[0].srl_nx1                                    |                    design_1_xbar_2_axi_data_fifo_v2_1_19_ndeep_srl__parameterized0 |      5(0,015000%) |      4(0,015000%) |  0(0,005000%) |   1(0,015000%) |      0(0,005000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             splitter_aw_mi                                                        |                                    design_1_xbar_2_axi_crossbar_v2_1_21_splitter_2 |      2(0,015000%) |      2(0,015000%) |  0(0,005000%) |   0(0,005000%) |      2(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|     hier_0                                                                        |                                                                  hier_0_imp_MHUNTD | 16137(30,337707%) | 15985(30,051992%) |  8(0,050977%) | 144(0,832586%) | 16516(15,527556%) | 2(1,433571%) | 6(2,147857%) | 21(9,550455%) |
|       axi_dma_0                                                                   |                                                               design_1_axi_dma_0_0 |   1402(2,640338%) |   1287(2,424173%) |  8(0,050977%) | 107(0,619943%) |   2010(1,894098%) | 2(1,433571%) | 2(0,719286%) |  0(0,005000%) |
|         U0                                                                        |                                                       design_1_axi_dma_0_0_axi_dma |   1402(2,640338%) |   1287(2,424173%) |  8(0,050977%) | 107(0,619943%) |   2010(1,894098%) | 2(1,433571%) | 2(0,719286%) |  0(0,005000%) |
|           (U0)                                                                    |                                                       design_1_axi_dma_0_0_axi_dma |      0(0,005000%) |      0(0,005000%) |  0(0,005000%) |   0(0,005000%) |      0(0,005000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|           INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR                          |                                             design_1_axi_dma_0_0_axi_dma_mm2s_mngr |     14(0,031316%) |     14(0,031316%) |  0(0,005000%) |   0(0,005000%) |     76(0,076429%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             (INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR)                      |                                             design_1_axi_dma_0_0_axi_dma_mm2s_mngr |      0(0,005000%) |      0(0,005000%) |  0(0,005000%) |   0(0,005000%) |      1(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM               |                                           design_1_axi_dma_0_0_axi_dma_smple_sm_31 |      8(0,020038%) |      8(0,020038%) |  0(0,005000%) |   0(0,005000%) |     65(0,066090%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS                                    |                                        design_1_axi_dma_0_0_axi_dma_mm2s_cmdsts_if |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      7(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             GEN_MM2S_DMA_CONTROL.I_MM2S_STS_MNGR                                  |                                         design_1_axi_dma_0_0_axi_dma_mm2s_sts_mngr |      1(0,015000%) |      1(0,015000%) |  0(0,005000%) |   0(0,005000%) |      3(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|           INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR                          |                                             design_1_axi_dma_0_0_axi_dma_s2mm_mngr |     28(0,057632%) |     28(0,057632%) |  0(0,005000%) |   0(0,005000%) |    104(0,102744%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             (INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR)                      |                                             design_1_axi_dma_0_0_axi_dma_s2mm_mngr |      0(0,005000%) |      0(0,005000%) |  0(0,005000%) |   0(0,005000%) |      1(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM               |                                              design_1_axi_dma_0_0_axi_dma_smple_sm |      8(0,020038%) |      8(0,020038%) |  0(0,005000%) |   0(0,005000%) |     65(0,066090%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS                                    |                                        design_1_axi_dma_0_0_axi_dma_s2mm_cmdsts_if |     19(0,040714%) |     19(0,040714%) |  0(0,005000%) |   0(0,005000%) |     35(0,037895%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             GEN_S2MM_DMA_CONTROL.I_S2MM_STS_MNGR                                  |                                         design_1_axi_dma_0_0_axi_dma_s2mm_sts_mngr |      1(0,015000%) |      1(0,015000%) |  0(0,005000%) |   0(0,005000%) |      3(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|           I_AXI_DMA_REG_MODULE                                                    |                                            design_1_axi_dma_0_0_axi_dma_reg_module |    151(0,288835%) |    151(0,288835%) |  0(0,005000%) |   0(0,005000%) |    265(0,254060%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             GEN_AXI_LITE_IF.AXI_LITE_IF_I                                         |                                               design_1_axi_dma_0_0_axi_dma_lite_if |    122(0,234323%) |    122(0,234323%) |  0(0,005000%) |   0(0,005000%) |     85(0,084887%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER                                |                                              design_1_axi_dma_0_0_axi_dma_register |     11(0,025677%) |     11(0,025677%) |  0(0,005000%) |   0(0,005000%) |     90(0,089586%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER                                |                                         design_1_axi_dma_0_0_axi_dma_register_s2mm |     18(0,038835%) |     18(0,038835%) |  0(0,005000%) |   0(0,005000%) |     90(0,089586%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|           I_PRMRY_DATAMOVER                                                       |                                                 design_1_axi_dma_0_0_axi_datamover |   1193(2,247481%) |   1078(2,031316%) |  8(0,050977%) | 107(0,619943%) |   1527(1,440150%) | 2(1,433571%) | 2(0,719286%) |  0(0,005000%) |
|             GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER                                     |                                  design_1_axi_dma_0_0_axi_datamover_mm2s_full_wrap |    392(0,741842%) |    357(0,676053%) |  0(0,005000%) |  35(0,206149%) |    464(0,441090%) | 1(0,719286%) | 1(0,362143%) |  0(0,005000%) |
|               ENABLE_AXIS_SKID.I_MM2S_SKID_BUF                                    |                                     design_1_axi_dma_0_0_axi_datamover_skid_buf_13 |      7(0,018158%) |      7(0,018158%) |  0(0,005000%) |   0(0,005000%) |     38(0,040714%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               GEN_INCLUDE_MM2S_SF.I_RD_SF                                         |                                           design_1_axi_dma_0_0_axi_datamover_rd_sf |     92(0,177932%) |     91(0,176053%) |  0(0,005000%) |   1(0,015000%) |     72(0,072669%) | 1(0,719286%) | 1(0,362143%) |  0(0,005000%) |
|                 (GEN_INCLUDE_MM2S_SF.I_RD_SF)                                     |                                           design_1_axi_dma_0_0_axi_datamover_rd_sf |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      7(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                 I_DATA_FIFO                                                       |                                    design_1_axi_dma_0_0_axi_datamover_sfifo_autord |     82(0,159135%) |     82(0,159135%) |  0(0,005000%) |   0(0,005000%) |     59(0,060451%) | 1(0,719286%) | 1(0,362143%) |  0(0,005000%) |
|                   BLK_MEM.I_SYNC_FIFOGEN_FIFO                                     |                                                  design_1_axi_dma_0_0_sync_fifo_fg |     82(0,159135%) |     82(0,159135%) |  0(0,005000%) |   0(0,005000%) |     59(0,060451%) | 1(0,719286%) | 1(0,362143%) |  0(0,005000%) |
|                     (BLK_MEM.I_SYNC_FIFOGEN_FIFO)                                 |                                                  design_1_axi_dma_0_0_sync_fifo_fg |     26(0,053872%) |     26(0,053872%) |  0(0,005000%) |   0(0,005000%) |      0(0,005000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                     xpm_fifo_instance.xpm_fifo_sync_inst                          |                                                 design_1_axi_dma_0_0_xpm_fifo_sync |     56(0,110263%) |     56(0,110263%) |  0(0,005000%) |   0(0,005000%) |     59(0,060451%) | 1(0,719286%) | 1(0,362143%) |  0(0,005000%) |
|                       xpm_fifo_base_inst                                          |                                                 design_1_axi_dma_0_0_xpm_fifo_base |     56(0,110263%) |     56(0,110263%) |  0(0,005000%) |   0(0,005000%) |     59(0,060451%) | 1(0,719286%) | 1(0,362143%) |  0(0,005000%) |
|                         (xpm_fifo_base_inst)                                      |                                                 design_1_axi_dma_0_0_xpm_fifo_base |      4(0,015000%) |      4(0,015000%) |  0(0,005000%) |   0(0,005000%) |      9(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                         gen_fwft.rdpp1_inst                                       |                           design_1_axi_dma_0_0_xpm_counter_updn__parameterized1_23 |      4(0,015000%) |      4(0,015000%) |  0(0,005000%) |   0(0,005000%) |      2(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                         gen_sdpram.xpm_memory_base_inst                           |                                               design_1_axi_dma_0_0_xpm_memory_base |      1(0,015000%) |      1(0,015000%) |  0(0,005000%) |   0(0,005000%) |      0(0,005000%) | 1(0,719286%) | 1(0,362143%) |  0(0,005000%) |
|                         rdp_inst                                                  |                           design_1_axi_dma_0_0_xpm_counter_updn__parameterized2_24 |     18(0,038835%) |     18(0,038835%) |  0(0,005000%) |   0(0,005000%) |     11(0,015338%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                         rdpp1_inst                                                |                           design_1_axi_dma_0_0_xpm_counter_updn__parameterized3_25 |     12(0,027556%) |     12(0,027556%) |  0(0,005000%) |   0(0,005000%) |     10(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                         rst_d1_inst                                               |                                           design_1_axi_dma_0_0_xpm_fifo_reg_bit_26 |      2(0,015000%) |      2(0,015000%) |  0(0,005000%) |   0(0,005000%) |      1(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                         wrp_inst                                                  |                           design_1_axi_dma_0_0_xpm_counter_updn__parameterized2_27 |      4(0,015000%) |      4(0,015000%) |  0(0,005000%) |   0(0,005000%) |     11(0,015338%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                         wrpp1_inst                                                |                           design_1_axi_dma_0_0_xpm_counter_updn__parameterized3_28 |     12(0,027556%) |     12(0,027556%) |  0(0,005000%) |   0(0,005000%) |     10(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                         xpm_fifo_rst_inst                                         |                                               design_1_axi_dma_0_0_xpm_fifo_rst_30 |      3(0,015000%) |      3(0,015000%) |  0(0,005000%) |   0(0,005000%) |      5(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                 OMIT_DRE_CNTL.I_DRE_CNTL_FIFO                                     |                            design_1_axi_dma_0_0_axi_datamover_fifo__parameterized3 |      5(0,015000%) |      4(0,015000%) |  0(0,005000%) |   1(0,015000%) |      6(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                   (OMIT_DRE_CNTL.I_DRE_CNTL_FIFO)                                 |                            design_1_axi_dma_0_0_axi_datamover_fifo__parameterized3 |      1(0,015000%) |      1(0,015000%) |  0(0,005000%) |   0(0,005000%) |      2(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                        |                                    design_1_axi_dma_0_0_srl_fifo_f__parameterized1 |      4(0,015000%) |      3(0,015000%) |  0(0,005000%) |   1(0,015000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                     I_SRL_FIFO_RBU_F                                              |                                design_1_axi_dma_0_0_srl_fifo_rbu_f__parameterized1 |      4(0,015000%) |      3(0,015000%) |  0(0,005000%) |   1(0,015000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                       (I_SRL_FIFO_RBU_F)                                          |                                design_1_axi_dma_0_0_srl_fifo_rbu_f__parameterized1 |      0(0,005000%) |      0(0,005000%) |  0(0,005000%) |   0(0,005000%) |      1(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                       CNTR_INCR_DECR_ADDN_F_I                                     |                                      design_1_axi_dma_0_0_cntr_incr_decr_addn_f_22 |      3(0,015000%) |      3(0,015000%) |  0(0,005000%) |   0(0,005000%) |      3(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                       DYNSHREG_F_I                                                |                                    design_1_axi_dma_0_0_dynshreg_f__parameterized1 |      1(0,015000%) |      0(0,005000%) |  0(0,005000%) |   1(0,015000%) |      0(0,005000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               I_ADDR_CNTL                                                         |                                       design_1_axi_dma_0_0_axi_datamover_addr_cntl |     34(0,068910%) |     12(0,027556%) |  0(0,005000%) |  22(0,131437%) |     54(0,055752%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                 (I_ADDR_CNTL)                                                     |                                       design_1_axi_dma_0_0_axi_datamover_addr_cntl |      2(0,015000%) |      2(0,015000%) |  0(0,005000%) |   0(0,005000%) |     47(0,049173%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                 GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                                    |                         design_1_axi_dma_0_0_axi_datamover_fifo__parameterized1_17 |     32(0,065150%) |     10(0,023797%) |  0(0,005000%) |  22(0,131437%) |      7(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                   (GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO)                                |                         design_1_axi_dma_0_0_axi_datamover_fifo__parameterized1_17 |      4(0,015000%) |      4(0,015000%) |  0(0,005000%) |   0(0,005000%) |      3(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                        |                                                 design_1_axi_dma_0_0_srl_fifo_f_18 |     28(0,057632%) |      6(0,016278%) |  0(0,005000%) |  22(0,131437%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                     I_SRL_FIFO_RBU_F                                              |                                             design_1_axi_dma_0_0_srl_fifo_rbu_f_19 |     28(0,057632%) |      6(0,016278%) |  0(0,005000%) |  22(0,131437%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                       (I_SRL_FIFO_RBU_F)                                          |                                             design_1_axi_dma_0_0_srl_fifo_rbu_f_19 |      1(0,015000%) |      1(0,015000%) |  0(0,005000%) |   0(0,005000%) |      1(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                       CNTR_INCR_DECR_ADDN_F_I                                     |                                      design_1_axi_dma_0_0_cntr_incr_decr_addn_f_20 |      4(0,015000%) |      4(0,015000%) |  0(0,005000%) |   0(0,005000%) |      3(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                       DYNSHREG_F_I                                                |                                                 design_1_axi_dma_0_0_dynshreg_f_21 |     24(0,050113%) |      2(0,015000%) |  0(0,005000%) |  22(0,131437%) |      0(0,005000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               I_CMD_STATUS                                                        |                                      design_1_axi_dma_0_0_axi_datamover_cmd_status |      9(0,021917%) |      9(0,021917%) |  0(0,005000%) |   0(0,005000%) |     69(0,069850%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                 GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                |                            design_1_axi_dma_0_0_axi_datamover_fifo__parameterized0 |      7(0,018158%) |      7(0,018158%) |  0(0,005000%) |   0(0,005000%) |      6(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                 I_CMD_FIFO                                                        |                                         design_1_axi_dma_0_0_axi_datamover_fifo_16 |      2(0,015000%) |      2(0,015000%) |  0(0,005000%) |   0(0,005000%) |     63(0,064211%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               I_MSTR_PCC                                                          |                                             design_1_axi_dma_0_0_axi_datamover_pcc |    189(0,360263%) |    189(0,360263%) |  0(0,005000%) |   0(0,005000%) |    180(0,174173%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                 (I_MSTR_PCC)                                                      |                                             design_1_axi_dma_0_0_axi_datamover_pcc |    188(0,358383%) |    188(0,358383%) |  0(0,005000%) |   0(0,005000%) |    180(0,174173%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                 I_STRT_STRB_GEN                                                   |                                       design_1_axi_dma_0_0_axi_datamover_strb_gen2 |      1(0,015000%) |      1(0,015000%) |  0(0,005000%) |   0(0,005000%) |      0(0,005000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               I_RD_DATA_CNTL                                                      |                                     design_1_axi_dma_0_0_axi_datamover_rddata_cntl |     59(0,115902%) |     47(0,093346%) |  0(0,005000%) |  12(0,073966%) |     43(0,045414%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                 (I_RD_DATA_CNTL)                                                  |                                     design_1_axi_dma_0_0_axi_datamover_rddata_cntl |     24(0,050113%) |     24(0,050113%) |  0(0,005000%) |   0(0,005000%) |     37(0,039774%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                 GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                               |                            design_1_axi_dma_0_0_axi_datamover_fifo__parameterized2 |     35(0,070789%) |     23(0,048233%) |  0(0,005000%) |  12(0,073966%) |      6(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                   (GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO)                           |                            design_1_axi_dma_0_0_axi_datamover_fifo__parameterized2 |      1(0,015000%) |      1(0,015000%) |  0(0,005000%) |   0(0,005000%) |      2(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                        |                                    design_1_axi_dma_0_0_srl_fifo_f__parameterized0 |     34(0,068910%) |     22(0,046353%) |  0(0,005000%) |  12(0,073966%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                     I_SRL_FIFO_RBU_F                                              |                                design_1_axi_dma_0_0_srl_fifo_rbu_f__parameterized0 |     34(0,068910%) |     22(0,046353%) |  0(0,005000%) |  12(0,073966%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                       (I_SRL_FIFO_RBU_F)                                          |                                design_1_axi_dma_0_0_srl_fifo_rbu_f__parameterized0 |      1(0,015000%) |      1(0,015000%) |  0(0,005000%) |   0(0,005000%) |      1(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                       CNTR_INCR_DECR_ADDN_F_I                                     |                                      design_1_axi_dma_0_0_cntr_incr_decr_addn_f_15 |     12(0,027556%) |     12(0,027556%) |  0(0,005000%) |   0(0,005000%) |      3(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                       DYNSHREG_F_I                                                |                                    design_1_axi_dma_0_0_dynshreg_f__parameterized0 |     22(0,046353%) |     10(0,023797%) |  0(0,005000%) |  12(0,073966%) |      0(0,005000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               I_RD_STATUS_CNTLR                                                   |                                  design_1_axi_dma_0_0_axi_datamover_rd_status_cntl |      3(0,015000%) |      3(0,015000%) |  0(0,005000%) |   0(0,005000%) |      5(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               I_RESET                                                             |                                        design_1_axi_dma_0_0_axi_datamover_reset_14 |      2(0,015000%) |      2(0,015000%) |  0(0,005000%) |   0(0,005000%) |      3(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER                                     |                                  design_1_axi_dma_0_0_axi_datamover_s2mm_full_wrap |    801(1,510639%) |    721(1,360263%) |  8(0,050977%) |  72(0,418793%) |   1063(1,004060%) | 1(0,719286%) | 1(0,362143%) |  0(0,005000%) |
|               ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF                               |                                        design_1_axi_dma_0_0_axi_datamover_skid_buf |     25(0,051992%) |     25(0,051992%) |  0(0,005000%) |   0(0,005000%) |     44(0,046353%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT                                 |                                       design_1_axi_dma_0_0_axi_datamover_indet_btt |    173(0,330188%) |    165(0,315150%) |  8(0,050977%) |   0(0,005000%) |    262(0,251241%) | 1(0,719286%) | 1(0,362143%) |  0(0,005000%) |
|                 (GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT)                             |                                       design_1_axi_dma_0_0_axi_datamover_indet_btt |     18(0,038835%) |     18(0,038835%) |  0(0,005000%) |   0(0,005000%) |     63(0,064211%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                 ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF                             |                        design_1_axi_dma_0_0_axi_datamover_skid_buf__parameterized0 |     45(0,089586%) |     45(0,089586%) |  0(0,005000%) |   0(0,005000%) |     86(0,085827%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                 I_DATA_FIFO                                                       |                    design_1_axi_dma_0_0_axi_datamover_sfifo_autord__parameterized1 |     51(0,100865%) |     51(0,100865%) |  0(0,005000%) |   0(0,005000%) |     53(0,054812%) | 1(0,719286%) | 1(0,362143%) |  0(0,005000%) |
|                   BLK_MEM.I_SYNC_FIFOGEN_FIFO                                     |                                  design_1_axi_dma_0_0_sync_fifo_fg__parameterized1 |     51(0,100865%) |     51(0,100865%) |  0(0,005000%) |   0(0,005000%) |     53(0,054812%) | 1(0,719286%) | 1(0,362143%) |  0(0,005000%) |
|                     (BLK_MEM.I_SYNC_FIFOGEN_FIFO)                                 |                                  design_1_axi_dma_0_0_sync_fifo_fg__parameterized1 |      8(0,020038%) |      8(0,020038%) |  0(0,005000%) |   0(0,005000%) |      0(0,005000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                     xpm_fifo_instance.xpm_fifo_sync_inst                          |                                 design_1_axi_dma_0_0_xpm_fifo_sync__parameterized3 |     43(0,085827%) |     43(0,085827%) |  0(0,005000%) |   0(0,005000%) |     53(0,054812%) | 1(0,719286%) | 1(0,362143%) |  0(0,005000%) |
|                       xpm_fifo_base_inst                                          |                                 design_1_axi_dma_0_0_xpm_fifo_base__parameterized1 |     43(0,085827%) |     43(0,085827%) |  0(0,005000%) |   0(0,005000%) |     53(0,054812%) | 1(0,719286%) | 1(0,362143%) |  0(0,005000%) |
|                         (xpm_fifo_base_inst)                                      |                                 design_1_axi_dma_0_0_xpm_fifo_base__parameterized1 |      4(0,015000%) |      4(0,015000%) |  0(0,005000%) |   0(0,005000%) |      5(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                         gen_sdpram.xpm_memory_base_inst                           |                               design_1_axi_dma_0_0_xpm_memory_base__parameterized1 |      2(0,015000%) |      2(0,015000%) |  0(0,005000%) |   0(0,005000%) |      0(0,005000%) | 1(0,719286%) | 1(0,362143%) |  0(0,005000%) |
|                         rdp_inst                                                  |                              design_1_axi_dma_0_0_xpm_counter_updn__parameterized2 |      7(0,018158%) |      7(0,018158%) |  0(0,005000%) |   0(0,005000%) |     11(0,015338%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                         rdpp1_inst                                                |                              design_1_axi_dma_0_0_xpm_counter_updn__parameterized3 |     12(0,027556%) |     12(0,027556%) |  0(0,005000%) |   0(0,005000%) |     10(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                         rst_d1_inst                                               |                                            design_1_axi_dma_0_0_xpm_fifo_reg_bit_9 |      2(0,015000%) |      2(0,015000%) |  0(0,005000%) |   0(0,005000%) |      1(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                         wrp_inst                                                  |                           design_1_axi_dma_0_0_xpm_counter_updn__parameterized2_10 |      4(0,015000%) |      4(0,015000%) |  0(0,005000%) |   0(0,005000%) |     11(0,015338%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                         wrpp1_inst                                                |                           design_1_axi_dma_0_0_xpm_counter_updn__parameterized3_11 |     12(0,027556%) |     12(0,027556%) |  0(0,005000%) |   0(0,005000%) |     10(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                         xpm_fifo_rst_inst                                         |                                               design_1_axi_dma_0_0_xpm_fifo_rst_12 |      3(0,015000%) |      3(0,015000%) |  0(0,005000%) |   0(0,005000%) |      5(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                 I_XD_FIFO                                                         |                    design_1_axi_dma_0_0_axi_datamover_sfifo_autord__parameterized0 |     59(0,115902%) |     51(0,100865%) |  8(0,050977%) |   0(0,005000%) |     60(0,061391%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                   NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO                                 |                                  design_1_axi_dma_0_0_sync_fifo_fg__parameterized0 |     59(0,115902%) |     51(0,100865%) |  8(0,050977%) |   0(0,005000%) |     60(0,061391%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                     (NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO)                             |                                  design_1_axi_dma_0_0_sync_fifo_fg__parameterized0 |     14(0,031316%) |     14(0,031316%) |  0(0,005000%) |   0(0,005000%) |      0(0,005000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                     xpm_fifo_instance.xpm_fifo_sync_inst                          |                                 design_1_axi_dma_0_0_xpm_fifo_sync__parameterized1 |     45(0,089586%) |     37(0,074549%) |  8(0,050977%) |   0(0,005000%) |     60(0,061391%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                       xpm_fifo_base_inst                                          |                                 design_1_axi_dma_0_0_xpm_fifo_base__parameterized0 |     45(0,089586%) |     37(0,074549%) |  8(0,050977%) |   0(0,005000%) |     60(0,061391%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                         (xpm_fifo_base_inst)                                      |                                 design_1_axi_dma_0_0_xpm_fifo_base__parameterized0 |      4(0,015000%) |      4(0,015000%) |  0(0,005000%) |   0(0,005000%) |     10(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                         gen_fwft.rdpp1_inst                                       |                              design_1_axi_dma_0_0_xpm_counter_updn__parameterized1 |      7(0,018158%) |      7(0,018158%) |  0(0,005000%) |   0(0,005000%) |      2(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                         gen_sdpram.xpm_memory_base_inst                           |                               design_1_axi_dma_0_0_xpm_memory_base__parameterized0 |      8(0,020038%) |      0(0,005000%) |  8(0,050977%) |   0(0,005000%) |     24(0,027556%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                         rdp_inst                                                  |                              design_1_axi_dma_0_0_xpm_counter_updn__parameterized6 |      8(0,020038%) |      8(0,020038%) |  0(0,005000%) |   0(0,005000%) |      5(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                         rdpp1_inst                                                |                              design_1_axi_dma_0_0_xpm_counter_updn__parameterized7 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                         rst_d1_inst                                               |                                              design_1_axi_dma_0_0_xpm_fifo_reg_bit |      2(0,015000%) |      2(0,015000%) |  0(0,005000%) |   0(0,005000%) |      1(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                         wrp_inst                                                  |                            design_1_axi_dma_0_0_xpm_counter_updn__parameterized6_6 |      9(0,021917%) |      9(0,021917%) |  0(0,005000%) |   0(0,005000%) |      5(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                         wrpp1_inst                                                |                            design_1_axi_dma_0_0_xpm_counter_updn__parameterized7_7 |      3(0,015000%) |      3(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                         xpm_fifo_rst_inst                                         |                                                  design_1_axi_dma_0_0_xpm_fifo_rst |      1(0,015000%) |      1(0,015000%) |  0(0,005000%) |   0(0,005000%) |      5(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC                               |                                          design_1_axi_dma_0_0_axi_datamover_ibttcc |    175(0,333947%) |    175(0,333947%) |  0(0,005000%) |   0(0,005000%) |    256(0,245602%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER                              |                                    design_1_axi_dma_0_0_axi_datamover_s2mm_realign |    212(0,403496%) |    190(0,362143%) |  0(0,005000%) |  22(0,131437%) |    146(0,142218%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                 (GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER)                          |                                    design_1_axi_dma_0_0_axi_datamover_s2mm_realign |      0(0,005000%) |      0(0,005000%) |  0(0,005000%) |   0(0,005000%) |      8(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                 GEN_INCLUDE_SCATTER.I_S2MM_SCATTER                                |                                    design_1_axi_dma_0_0_axi_datamover_s2mm_scatter |    179(0,341466%) |    175(0,333947%) |  0(0,005000%) |   4(0,027989%) |    131(0,128120%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                   (GEN_INCLUDE_SCATTER.I_S2MM_SCATTER)                            |                                    design_1_axi_dma_0_0_axi_datamover_s2mm_scatter |     77(0,149737%) |     77(0,149737%) |  0(0,005000%) |   0(0,005000%) |     67(0,067970%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                   I_MSSAI_SKID_BUF                                                |                                  design_1_axi_dma_0_0_axi_datamover_mssai_skid_buf |     66(0,129060%) |     66(0,129060%) |  0(0,005000%) |   0(0,005000%) |     45(0,047293%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                   I_TSTRB_FIFO                                                    |                            design_1_axi_dma_0_0_axi_datamover_fifo__parameterized8 |     16(0,035075%) |     12(0,027556%) |  0(0,005000%) |   4(0,027989%) |     10(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                     (I_TSTRB_FIFO)                                                |                            design_1_axi_dma_0_0_axi_datamover_fifo__parameterized8 |      2(0,015000%) |      2(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                     USE_SRL_FIFO.I_SYNC_FIFO                                      |                                    design_1_axi_dma_0_0_srl_fifo_f__parameterized5 |     14(0,031316%) |     10(0,023797%) |  0(0,005000%) |   4(0,027989%) |      6(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                       I_SRL_FIFO_RBU_F                                            |                                design_1_axi_dma_0_0_srl_fifo_rbu_f__parameterized5 |     14(0,031316%) |     10(0,023797%) |  0(0,005000%) |   4(0,027989%) |      6(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                         (I_SRL_FIFO_RBU_F)                                        |                                design_1_axi_dma_0_0_srl_fifo_rbu_f__parameterized5 |      0(0,005000%) |      0(0,005000%) |  0(0,005000%) |   0(0,005000%) |      1(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                         CNTR_INCR_DECR_ADDN_F_I                                   |                         design_1_axi_dma_0_0_cntr_incr_decr_addn_f__parameterized1 |      9(0,021917%) |      9(0,021917%) |  0(0,005000%) |   0(0,005000%) |      5(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                         DYNSHREG_F_I                                              |                                    design_1_axi_dma_0_0_dynshreg_f__parameterized5 |      5(0,015000%) |      1(0,015000%) |  0(0,005000%) |   4(0,027989%) |      0(0,005000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                   SLICE_INSERTION                                                 |                                           design_1_axi_dma_0_0_axi_datamover_slice |     21(0,044474%) |     21(0,044474%) |  0(0,005000%) |   0(0,005000%) |      9(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                 I_DRE_CNTL_FIFO                                                   |                            design_1_axi_dma_0_0_axi_datamover_fifo__parameterized7 |     34(0,068910%) |     16(0,035075%) |  0(0,005000%) |  18(0,108448%) |      7(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                   (I_DRE_CNTL_FIFO)                                               |                            design_1_axi_dma_0_0_axi_datamover_fifo__parameterized7 |      3(0,015000%) |      3(0,015000%) |  0(0,005000%) |   0(0,005000%) |      3(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                        |                                    design_1_axi_dma_0_0_srl_fifo_f__parameterized4 |     31(0,063271%) |     13(0,029436%) |  0(0,005000%) |  18(0,108448%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                     I_SRL_FIFO_RBU_F                                              |                                design_1_axi_dma_0_0_srl_fifo_rbu_f__parameterized4 |     31(0,063271%) |     13(0,029436%) |  0(0,005000%) |  18(0,108448%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                       (I_SRL_FIFO_RBU_F)                                          |                                design_1_axi_dma_0_0_srl_fifo_rbu_f__parameterized4 |      0(0,005000%) |      0(0,005000%) |  0(0,005000%) |   0(0,005000%) |      1(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                       CNTR_INCR_DECR_ADDN_F_I                                     |                                       design_1_axi_dma_0_0_cntr_incr_decr_addn_f_5 |      7(0,018158%) |      7(0,018158%) |  0(0,005000%) |   0(0,005000%) |      3(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                       DYNSHREG_F_I                                                |                                    design_1_axi_dma_0_0_dynshreg_f__parameterized4 |     24(0,050113%) |      6(0,016278%) |  0(0,005000%) |  18(0,108448%) |      0(0,005000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               I_ADDR_CNTL                                                         |                       design_1_axi_dma_0_0_axi_datamover_addr_cntl__parameterized0 |     32(0,065150%) |      9(0,021917%) |  0(0,005000%) |  23(0,137184%) |     53(0,054812%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                 (I_ADDR_CNTL)                                                     |                       design_1_axi_dma_0_0_axi_datamover_addr_cntl__parameterized0 |      1(0,015000%) |      1(0,015000%) |  0(0,005000%) |   0(0,005000%) |     47(0,049173%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                 GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                                    |                            design_1_axi_dma_0_0_axi_datamover_fifo__parameterized1 |     31(0,063271%) |      8(0,020038%) |  0(0,005000%) |  23(0,137184%) |      6(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                   (GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO)                                |                            design_1_axi_dma_0_0_axi_datamover_fifo__parameterized1 |      1(0,015000%) |      1(0,015000%) |  0(0,005000%) |   0(0,005000%) |      2(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                        |                                                    design_1_axi_dma_0_0_srl_fifo_f |     30(0,061391%) |      7(0,018158%) |  0(0,005000%) |  23(0,137184%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                     I_SRL_FIFO_RBU_F                                              |                                                design_1_axi_dma_0_0_srl_fifo_rbu_f |     30(0,061391%) |      7(0,018158%) |  0(0,005000%) |  23(0,137184%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                       (I_SRL_FIFO_RBU_F)                                          |                                                design_1_axi_dma_0_0_srl_fifo_rbu_f |      0(0,005000%) |      0(0,005000%) |  0(0,005000%) |   0(0,005000%) |      1(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                       CNTR_INCR_DECR_ADDN_F_I                                     |                                       design_1_axi_dma_0_0_cntr_incr_decr_addn_f_4 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      3(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                       DYNSHREG_F_I                                                |                                                    design_1_axi_dma_0_0_dynshreg_f |     25(0,051992%) |      2(0,015000%) |  0(0,005000%) |  23(0,137184%) |      0(0,005000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               I_CMD_STATUS                                                        |                      design_1_axi_dma_0_0_axi_datamover_cmd_status__parameterized0 |     22(0,046353%) |     22(0,046353%) |  0(0,005000%) |   0(0,005000%) |     97(0,096165%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                 GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                |                            design_1_axi_dma_0_0_axi_datamover_fifo__parameterized4 |     19(0,040714%) |     19(0,040714%) |  0(0,005000%) |   0(0,005000%) |     34(0,036955%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                 I_CMD_FIFO                                                        |                                            design_1_axi_dma_0_0_axi_datamover_fifo |      3(0,015000%) |      3(0,015000%) |  0(0,005000%) |   0(0,005000%) |     63(0,064211%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               I_RESET                                                             |                                           design_1_axi_dma_0_0_axi_datamover_reset |      3(0,015000%) |      3(0,015000%) |  0(0,005000%) |   0(0,005000%) |      3(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               I_S2MM_MMAP_SKID_BUF                                                |                                     design_1_axi_dma_0_0_axi_datamover_skid2mm_buf |     34(0,068910%) |     34(0,068910%) |  0(0,005000%) |   0(0,005000%) |     78(0,078308%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               I_WR_DATA_CNTL                                                      |                                     design_1_axi_dma_0_0_axi_datamover_wrdata_cntl |     89(0,172293%) |     80(0,155376%) |  0(0,005000%) |   9(0,056724%) |     66(0,067030%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                 (I_WR_DATA_CNTL)                                                  |                                     design_1_axi_dma_0_0_axi_datamover_wrdata_cntl |     53(0,104624%) |     53(0,104624%) |  0(0,005000%) |   0(0,005000%) |     60(0,061391%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                 GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                               |                            design_1_axi_dma_0_0_axi_datamover_fifo__parameterized9 |     36(0,072669%) |     27(0,055752%) |  0(0,005000%) |   9(0,056724%) |      6(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                   (GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO)                           |                            design_1_axi_dma_0_0_axi_datamover_fifo__parameterized9 |      1(0,015000%) |      1(0,015000%) |  0(0,005000%) |   0(0,005000%) |      2(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                        |                                    design_1_axi_dma_0_0_srl_fifo_f__parameterized6 |     35(0,070789%) |     26(0,053872%) |  0(0,005000%) |   9(0,056724%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                     I_SRL_FIFO_RBU_F                                              |                                design_1_axi_dma_0_0_srl_fifo_rbu_f__parameterized6 |     35(0,070789%) |     26(0,053872%) |  0(0,005000%) |   9(0,056724%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                       (I_SRL_FIFO_RBU_F)                                          |                                design_1_axi_dma_0_0_srl_fifo_rbu_f__parameterized6 |      0(0,005000%) |      0(0,005000%) |  0(0,005000%) |   0(0,005000%) |      1(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                       CNTR_INCR_DECR_ADDN_F_I                                     |                                         design_1_axi_dma_0_0_cntr_incr_decr_addn_f |     13(0,029436%) |     13(0,029436%) |  0(0,005000%) |   0(0,005000%) |      3(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                       DYNSHREG_F_I                                                |                                    design_1_axi_dma_0_0_dynshreg_f__parameterized6 |     22(0,046353%) |     13(0,029436%) |  0(0,005000%) |   9(0,056724%) |      0(0,005000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               I_WR_STATUS_CNTLR                                                   |                                  design_1_axi_dma_0_0_axi_datamover_wr_status_cntl |     56(0,110263%) |     38(0,076429%) |  0(0,005000%) |  18(0,108448%) |     58(0,059511%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                 (I_WR_STATUS_CNTLR)                                               |                                  design_1_axi_dma_0_0_axi_datamover_wr_status_cntl |      6(0,016278%) |      6(0,016278%) |  0(0,005000%) |   0(0,005000%) |     43(0,045414%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                 GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO                   |                            design_1_axi_dma_0_0_axi_datamover_fifo__parameterized6 |     31(0,063271%) |     15(0,033195%) |  0(0,005000%) |  16(0,096954%) |      7(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                   (GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO)               |                            design_1_axi_dma_0_0_axi_datamover_fifo__parameterized6 |      1(0,015000%) |      1(0,015000%) |  0(0,005000%) |   0(0,005000%) |      2(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                        |                                    design_1_axi_dma_0_0_srl_fifo_f__parameterized3 |     30(0,061391%) |     14(0,031316%) |  0(0,005000%) |  16(0,096954%) |      5(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                     I_SRL_FIFO_RBU_F                                              |                                design_1_axi_dma_0_0_srl_fifo_rbu_f__parameterized3 |     30(0,061391%) |     14(0,031316%) |  0(0,005000%) |  16(0,096954%) |      5(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                       (I_SRL_FIFO_RBU_F)                                          |                                design_1_axi_dma_0_0_srl_fifo_rbu_f__parameterized3 |      1(0,015000%) |      1(0,015000%) |  0(0,005000%) |   0(0,005000%) |      1(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                       CNTR_INCR_DECR_ADDN_F_I                                     |                       design_1_axi_dma_0_0_cntr_incr_decr_addn_f__parameterized0_3 |     10(0,023797%) |     10(0,023797%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                       DYNSHREG_F_I                                                |                                    design_1_axi_dma_0_0_dynshreg_f__parameterized3 |     19(0,040714%) |      3(0,015000%) |  0(0,005000%) |  16(0,096954%) |      0(0,005000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                 I_WRESP_STATUS_FIFO                                               |                            design_1_axi_dma_0_0_axi_datamover_fifo__parameterized5 |     19(0,040714%) |     17(0,036955%) |  0(0,005000%) |   2(0,016494%) |      8(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                   (I_WRESP_STATUS_FIFO)                                           |                            design_1_axi_dma_0_0_axi_datamover_fifo__parameterized5 |      4(0,015000%) |      4(0,015000%) |  0(0,005000%) |   0(0,005000%) |      3(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                        |                                    design_1_axi_dma_0_0_srl_fifo_f__parameterized2 |     15(0,033195%) |     13(0,029436%) |  0(0,005000%) |   2(0,016494%) |      5(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                     I_SRL_FIFO_RBU_F                                              |                                design_1_axi_dma_0_0_srl_fifo_rbu_f__parameterized2 |     15(0,033195%) |     13(0,029436%) |  0(0,005000%) |   2(0,016494%) |      5(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                       (I_SRL_FIFO_RBU_F)                                          |                                design_1_axi_dma_0_0_srl_fifo_rbu_f__parameterized2 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      1(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                       CNTR_INCR_DECR_ADDN_F_I                                     |                         design_1_axi_dma_0_0_cntr_incr_decr_addn_f__parameterized0 |      7(0,018158%) |      7(0,018158%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                       DYNSHREG_F_I                                                |                                    design_1_axi_dma_0_0_dynshreg_f__parameterized2 |      4(0,015000%) |      2(0,015000%) |  0(0,005000%) |   2(0,016494%) |      0(0,005000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|           I_RST_MODULE                                                            |                                            design_1_axi_dma_0_0_axi_dma_rst_module |     17(0,036955%) |     17(0,036955%) |  0(0,005000%) |   0(0,005000%) |     38(0,040714%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             (I_RST_MODULE)                                                        |                                            design_1_axi_dma_0_0_axi_dma_rst_module |      1(0,015000%) |      1(0,015000%) |  0(0,005000%) |   0(0,005000%) |      2(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             GEN_RESET_FOR_MM2S.RESET_I                                            |                                                 design_1_axi_dma_0_0_axi_dma_reset |      8(0,020038%) |      8(0,020038%) |  0(0,005000%) |   0(0,005000%) |     15(0,019098%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             GEN_RESET_FOR_S2MM.RESET_I                                            |                                               design_1_axi_dma_0_0_axi_dma_reset_1 |     10(0,023797%) |     10(0,023797%) |  0(0,005000%) |   0(0,005000%) |     13(0,017218%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             REG_HRD_RST                                                           |                                                      design_1_axi_dma_0_0_cdc_sync |      0(0,005000%) |      0(0,005000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             REG_HRD_RST_OUT                                                       |                                                    design_1_axi_dma_0_0_cdc_sync_2 |      0(0,005000%) |      0(0,005000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|       myproject_axi_0                                                             |                                                         design_1_myproject_axi_0_3 | 14736(27,704248%) | 14699(27,634699%) |  0(0,005000%) |  37(0,217644%) | 14506(13,638459%) | 0(0,005000%) | 4(1,433571%) | 21(9,550455%) |
|         inst                                                                      |                                           design_1_myproject_axi_0_3_myproject_axi | 14736(27,704248%) | 14699(27,634699%) |  0(0,005000%) |  37(0,217644%) | 14506(13,638459%) | 0(0,005000%) | 4(1,433571%) | 21(9,550455%) |
|           (inst)                                                                  |                                           design_1_myproject_axi_0_3_myproject_axi |    266(0,505000%) |    266(0,505000%) |  0(0,005000%) |   0(0,005000%) |    756(0,715526%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|           grp_myproject_fu_179                                                    |                                               design_1_myproject_axi_0_3_myproject | 14358(26,993722%) | 14321(26,924173%) |  0(0,005000%) |  37(0,217644%) | 13602(12,788835%) | 0(0,005000%) | 4(1,433571%) | 21(9,550455%) |
|             (grp_myproject_fu_179)                                                |                                               design_1_myproject_axi_0_3_myproject |     16(0,035075%) |     16(0,035075%) |  0(0,005000%) |   0(0,005000%) |    261(0,250301%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             dense_resource_1_U0                                                   |                                        design_1_myproject_axi_0_3_dense_resource_1 |   2406(4,527556%) |   2406(4,527556%) |  0(0,005000%) |   0(0,005000%) |   1211(1,143158%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (dense_resource_1_U0)                                               |                                        design_1_myproject_axi_0_3_dense_resource_1 |   2237(4,209887%) |   2237(4,209887%) |  0(0,005000%) |   0(0,005000%) |   1048(0,989962%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               w5_V_U                                                              |                                    design_1_myproject_axi_0_3_dense_resource_1_hbi |    170(0,324549%) |    170(0,324549%) |  0(0,005000%) |   0(0,005000%) |    163(0,158195%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                 dense_resource_1_hbi_rom_U                                        |                                design_1_myproject_axi_0_3_dense_resource_1_hbi_rom |    170(0,324549%) |    170(0,324549%) |  0(0,005000%) |   0(0,005000%) |    163(0,158195%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             dense_resource_2_U0                                                   |                                        design_1_myproject_axi_0_3_dense_resource_2 |    397(0,751241%) |    397(0,751241%) |  0(0,005000%) |   0(0,005000%) |    221(0,212707%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (dense_resource_2_U0)                                               |                                        design_1_myproject_axi_0_3_dense_resource_2 |    378(0,715526%) |    378(0,715526%) |  0(0,005000%) |   0(0,005000%) |    196(0,189211%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               w11_V_U                                                             |                                    design_1_myproject_axi_0_3_dense_resource_2_lbW |     20(0,042594%) |     20(0,042594%) |  0(0,005000%) |   0(0,005000%) |     25(0,028496%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                 dense_resource_2_lbW_rom_U                                        |                                design_1_myproject_axi_0_3_dense_resource_2_lbW_rom |     20(0,042594%) |     20(0,042594%) |  0(0,005000%) |   0(0,005000%) |     25(0,028496%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             dense_resource_3_U0                                                   |                                        design_1_myproject_axi_0_3_dense_resource_3 |   1784(3,358383%) |   1777(3,345226%) |  0(0,005000%) |   7(0,045230%) |   2961(2,787895%) | 0(0,005000%) | 0(0,005000%) | 16(7,277727%) |
|               (dense_resource_3_U0)                                               |                                        design_1_myproject_axi_0_3_dense_resource_3 |   1222(2,301992%) |   1215(2,288835%) |  0(0,005000%) |   7(0,045230%) |   2243(2,113083%) | 0(0,005000%) | 0(0,005000%) | 16(7,277727%) |
|               myproject_axi_lshdEe_U3                                             |                                    design_1_myproject_axi_0_3_myproject_axi_lshdEe |    210(0,399737%) |    210(0,399737%) |  0(0,005000%) |   0(0,005000%) |    620(0,587707%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               myproject_axi_muxeOg_U4                                             |                                    design_1_myproject_axi_0_3_myproject_axi_muxeOg |     16(0,035075%) |     16(0,035075%) |  0(0,005000%) |   0(0,005000%) |      0(0,005000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               myproject_axi_muxfYi_U10                                            |                                    design_1_myproject_axi_0_3_myproject_axi_muxfYi |     16(0,035075%) |     16(0,035075%) |  0(0,005000%) |   0(0,005000%) |      0(0,005000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               myproject_axi_muxfYi_U11                                            |                                design_1_myproject_axi_0_3_myproject_axi_muxfYi_517 |     16(0,035075%) |     16(0,035075%) |  0(0,005000%) |   0(0,005000%) |      0(0,005000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               myproject_axi_muxfYi_U12                                            |                                design_1_myproject_axi_0_3_myproject_axi_muxfYi_518 |     16(0,035075%) |     16(0,035075%) |  0(0,005000%) |   0(0,005000%) |      0(0,005000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               myproject_axi_muxfYi_U13                                            |                                design_1_myproject_axi_0_3_myproject_axi_muxfYi_519 |     16(0,035075%) |     16(0,035075%) |  0(0,005000%) |   0(0,005000%) |      0(0,005000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               myproject_axi_muxfYi_U14                                            |                                design_1_myproject_axi_0_3_myproject_axi_muxfYi_520 |     16(0,035075%) |     16(0,035075%) |  0(0,005000%) |   0(0,005000%) |      0(0,005000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               myproject_axi_muxfYi_U15                                            |                                design_1_myproject_axi_0_3_myproject_axi_muxfYi_521 |     16(0,035075%) |     16(0,035075%) |  0(0,005000%) |   0(0,005000%) |      0(0,005000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               myproject_axi_muxfYi_U16                                            |                                design_1_myproject_axi_0_3_myproject_axi_muxfYi_522 |     16(0,035075%) |     16(0,035075%) |  0(0,005000%) |   0(0,005000%) |      0(0,005000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               myproject_axi_muxfYi_U17                                            |                                design_1_myproject_axi_0_3_myproject_axi_muxfYi_523 |     16(0,035075%) |     16(0,035075%) |  0(0,005000%) |   0(0,005000%) |      0(0,005000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               myproject_axi_muxfYi_U18                                            |                                design_1_myproject_axi_0_3_myproject_axi_muxfYi_524 |     16(0,035075%) |     16(0,035075%) |  0(0,005000%) |   0(0,005000%) |      0(0,005000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               myproject_axi_muxfYi_U19                                            |                                design_1_myproject_axi_0_3_myproject_axi_muxfYi_525 |     16(0,035075%) |     16(0,035075%) |  0(0,005000%) |   0(0,005000%) |      0(0,005000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               myproject_axi_muxfYi_U5                                             |                                design_1_myproject_axi_0_3_myproject_axi_muxfYi_526 |     16(0,035075%) |     16(0,035075%) |  0(0,005000%) |   0(0,005000%) |      0(0,005000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               myproject_axi_muxfYi_U6                                             |                                design_1_myproject_axi_0_3_myproject_axi_muxfYi_527 |     16(0,035075%) |     16(0,035075%) |  0(0,005000%) |   0(0,005000%) |      0(0,005000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               myproject_axi_muxfYi_U7                                             |                                design_1_myproject_axi_0_3_myproject_axi_muxfYi_528 |     16(0,035075%) |     16(0,035075%) |  0(0,005000%) |   0(0,005000%) |      0(0,005000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               myproject_axi_muxfYi_U8                                             |                                design_1_myproject_axi_0_3_myproject_axi_muxfYi_529 |     16(0,035075%) |     16(0,035075%) |  0(0,005000%) |   0(0,005000%) |      0(0,005000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               myproject_axi_muxfYi_U9                                             |                                design_1_myproject_axi_0_3_myproject_axi_muxfYi_530 |     16(0,035075%) |     16(0,035075%) |  0(0,005000%) |   0(0,005000%) |      0(0,005000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               outidx3_U                                                           |                                    design_1_myproject_axi_0_3_dense_resource_3_bkb |      0(0,005000%) |      0(0,005000%) |  0(0,005000%) |   0(0,005000%) |      2(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                 dense_resource_3_bkb_rom_U                                        |                                design_1_myproject_axi_0_3_dense_resource_3_bkb_rom |      0(0,005000%) |      0(0,005000%) |  0(0,005000%) |   0(0,005000%) |      2(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               w2_V_U                                                              |                                    design_1_myproject_axi_0_3_dense_resource_3_cud |     98(0,189211%) |     98(0,189211%) |  0(0,005000%) |   0(0,005000%) |     96(0,095226%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                 dense_resource_3_cud_rom_U                                        |                                design_1_myproject_axi_0_3_dense_resource_3_cud_rom |     98(0,189211%) |     98(0,189211%) |  0(0,005000%) |   0(0,005000%) |     96(0,095226%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             dense_resource_U0                                                     |                                          design_1_myproject_axi_0_3_dense_resource |   1360(2,561391%) |   1360(2,561391%) |  0(0,005000%) |   0(0,005000%) |    915(0,864962%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (dense_resource_U0)                                                 |                                          design_1_myproject_axi_0_3_dense_resource |   1178(2,219286%) |   1178(2,219286%) |  0(0,005000%) |   0(0,005000%) |    831(0,786015%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               myproject_axi_muxkbM_U398                                           |                                    design_1_myproject_axi_0_3_myproject_axi_muxkbM |    102(0,196729%) |    102(0,196729%) |  0(0,005000%) |   0(0,005000%) |      0(0,005000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               outidx_U                                                            |                                    design_1_myproject_axi_0_3_dense_resource_oujbC |      0(0,005000%) |      0(0,005000%) |  0(0,005000%) |   0(0,005000%) |      1(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                 dense_resource_oujbC_rom_U                                        |                                design_1_myproject_axi_0_3_dense_resource_oujbC_rom |      0(0,005000%) |      0(0,005000%) |  0(0,005000%) |   0(0,005000%) |      1(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               w8_V_U                                                              |                                     design_1_myproject_axi_0_3_dense_resource_w8_V |     82(0,159135%) |     82(0,159135%) |  0(0,005000%) |   0(0,005000%) |     83(0,083008%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                 dense_resource_w8_V_rom_U                                         |                                 design_1_myproject_axi_0_3_dense_resource_w8_V_rom |     82(0,159135%) |     82(0,159135%) |  0(0,005000%) |   0(0,005000%) |     83(0,083008%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             fc1_input_V_c_U                                                       |                                          design_1_myproject_axi_0_3_fifo_w256_d2_A |    270(0,512519%) |    270(0,512519%) |  0(0,005000%) |   0(0,005000%) |    516(0,489962%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (fc1_input_V_c_U)                                                   |                                          design_1_myproject_axi_0_3_fifo_w256_d2_A |     14(0,031316%) |     14(0,031316%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w256_d2_A_ram                                                |                                 design_1_myproject_axi_0_3_fifo_w256_d2_A_shiftReg |    256(0,486203%) |    256(0,486203%) |  0(0,005000%) |   0(0,005000%) |    512(0,486203%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer10_out_0_V_1_U                                                   |                                            design_1_myproject_axi_0_3_fifo_w6_d2_A |     12(0,027556%) |     12(0,027556%) |  0(0,005000%) |   0(0,005000%) |     16(0,020038%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer10_out_0_V_1_U)                                               |                                            design_1_myproject_axi_0_3_fifo_w6_d2_A |      6(0,016278%) |      6(0,016278%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w6_d2_A_ram                                                  |                               design_1_myproject_axi_0_3_fifo_w6_d2_A_shiftReg_516 |      6(0,016278%) |      6(0,016278%) |  0(0,005000%) |   0(0,005000%) |     12(0,016278%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer10_out_10_V_1_U                                                  |                                          design_1_myproject_axi_0_3_fifo_w6_d2_A_3 |     12(0,027556%) |     12(0,027556%) |  0(0,005000%) |   0(0,005000%) |     16(0,020038%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer10_out_10_V_1_U)                                              |                                          design_1_myproject_axi_0_3_fifo_w6_d2_A_3 |      6(0,016278%) |      6(0,016278%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w6_d2_A_ram                                                  |                               design_1_myproject_axi_0_3_fifo_w6_d2_A_shiftReg_515 |      6(0,016278%) |      6(0,016278%) |  0(0,005000%) |   0(0,005000%) |     12(0,016278%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer10_out_11_V_1_U                                                  |                                          design_1_myproject_axi_0_3_fifo_w6_d2_A_4 |     12(0,027556%) |     12(0,027556%) |  0(0,005000%) |   0(0,005000%) |     16(0,020038%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer10_out_11_V_1_U)                                              |                                          design_1_myproject_axi_0_3_fifo_w6_d2_A_4 |      6(0,016278%) |      6(0,016278%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w6_d2_A_ram                                                  |                               design_1_myproject_axi_0_3_fifo_w6_d2_A_shiftReg_514 |      6(0,016278%) |      6(0,016278%) |  0(0,005000%) |   0(0,005000%) |     12(0,016278%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer10_out_12_V_1_U                                                  |                                          design_1_myproject_axi_0_3_fifo_w6_d2_A_5 |     13(0,029436%) |     13(0,029436%) |  0(0,005000%) |   0(0,005000%) |     16(0,020038%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer10_out_12_V_1_U)                                              |                                          design_1_myproject_axi_0_3_fifo_w6_d2_A_5 |      7(0,018158%) |      7(0,018158%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w6_d2_A_ram                                                  |                               design_1_myproject_axi_0_3_fifo_w6_d2_A_shiftReg_513 |      6(0,016278%) |      6(0,016278%) |  0(0,005000%) |   0(0,005000%) |     12(0,016278%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer10_out_13_V_1_U                                                  |                                          design_1_myproject_axi_0_3_fifo_w6_d2_A_6 |     12(0,027556%) |     12(0,027556%) |  0(0,005000%) |   0(0,005000%) |     16(0,020038%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer10_out_13_V_1_U)                                              |                                          design_1_myproject_axi_0_3_fifo_w6_d2_A_6 |      6(0,016278%) |      6(0,016278%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w6_d2_A_ram                                                  |                               design_1_myproject_axi_0_3_fifo_w6_d2_A_shiftReg_512 |      6(0,016278%) |      6(0,016278%) |  0(0,005000%) |   0(0,005000%) |     12(0,016278%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer10_out_14_V_1_U                                                  |                                          design_1_myproject_axi_0_3_fifo_w6_d2_A_7 |     12(0,027556%) |     12(0,027556%) |  0(0,005000%) |   0(0,005000%) |     16(0,020038%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer10_out_14_V_1_U)                                              |                                          design_1_myproject_axi_0_3_fifo_w6_d2_A_7 |      6(0,016278%) |      6(0,016278%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w6_d2_A_ram                                                  |                               design_1_myproject_axi_0_3_fifo_w6_d2_A_shiftReg_511 |      6(0,016278%) |      6(0,016278%) |  0(0,005000%) |   0(0,005000%) |     12(0,016278%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer10_out_15_V_1_U                                                  |                                          design_1_myproject_axi_0_3_fifo_w6_d2_A_8 |     12(0,027556%) |     12(0,027556%) |  0(0,005000%) |   0(0,005000%) |     16(0,020038%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer10_out_15_V_1_U)                                              |                                          design_1_myproject_axi_0_3_fifo_w6_d2_A_8 |      6(0,016278%) |      6(0,016278%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w6_d2_A_ram                                                  |                               design_1_myproject_axi_0_3_fifo_w6_d2_A_shiftReg_510 |      6(0,016278%) |      6(0,016278%) |  0(0,005000%) |   0(0,005000%) |     12(0,016278%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer10_out_16_V_1_U                                                  |                                          design_1_myproject_axi_0_3_fifo_w6_d2_A_9 |     12(0,027556%) |     12(0,027556%) |  0(0,005000%) |   0(0,005000%) |     16(0,020038%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer10_out_16_V_1_U)                                              |                                          design_1_myproject_axi_0_3_fifo_w6_d2_A_9 |      6(0,016278%) |      6(0,016278%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w6_d2_A_ram                                                  |                               design_1_myproject_axi_0_3_fifo_w6_d2_A_shiftReg_509 |      6(0,016278%) |      6(0,016278%) |  0(0,005000%) |   0(0,005000%) |     12(0,016278%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer10_out_17_V_1_U                                                  |                                         design_1_myproject_axi_0_3_fifo_w6_d2_A_10 |     12(0,027556%) |     12(0,027556%) |  0(0,005000%) |   0(0,005000%) |     16(0,020038%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer10_out_17_V_1_U)                                              |                                         design_1_myproject_axi_0_3_fifo_w6_d2_A_10 |      6(0,016278%) |      6(0,016278%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w6_d2_A_ram                                                  |                               design_1_myproject_axi_0_3_fifo_w6_d2_A_shiftReg_508 |      6(0,016278%) |      6(0,016278%) |  0(0,005000%) |   0(0,005000%) |     12(0,016278%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer10_out_18_V_1_U                                                  |                                         design_1_myproject_axi_0_3_fifo_w6_d2_A_11 |     13(0,029436%) |     13(0,029436%) |  0(0,005000%) |   0(0,005000%) |     16(0,020038%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer10_out_18_V_1_U)                                              |                                         design_1_myproject_axi_0_3_fifo_w6_d2_A_11 |      7(0,018158%) |      7(0,018158%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w6_d2_A_ram                                                  |                               design_1_myproject_axi_0_3_fifo_w6_d2_A_shiftReg_507 |      6(0,016278%) |      6(0,016278%) |  0(0,005000%) |   0(0,005000%) |     12(0,016278%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer10_out_19_V_1_U                                                  |                                         design_1_myproject_axi_0_3_fifo_w6_d2_A_12 |     12(0,027556%) |     12(0,027556%) |  0(0,005000%) |   0(0,005000%) |     16(0,020038%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer10_out_19_V_1_U)                                              |                                         design_1_myproject_axi_0_3_fifo_w6_d2_A_12 |      6(0,016278%) |      6(0,016278%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w6_d2_A_ram                                                  |                               design_1_myproject_axi_0_3_fifo_w6_d2_A_shiftReg_506 |      6(0,016278%) |      6(0,016278%) |  0(0,005000%) |   0(0,005000%) |     12(0,016278%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer10_out_1_V_1_U                                                   |                                         design_1_myproject_axi_0_3_fifo_w6_d2_A_13 |     12(0,027556%) |     12(0,027556%) |  0(0,005000%) |   0(0,005000%) |     16(0,020038%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer10_out_1_V_1_U)                                               |                                         design_1_myproject_axi_0_3_fifo_w6_d2_A_13 |      6(0,016278%) |      6(0,016278%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w6_d2_A_ram                                                  |                               design_1_myproject_axi_0_3_fifo_w6_d2_A_shiftReg_505 |      6(0,016278%) |      6(0,016278%) |  0(0,005000%) |   0(0,005000%) |     12(0,016278%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer10_out_20_V_1_U                                                  |                                         design_1_myproject_axi_0_3_fifo_w6_d2_A_14 |      8(0,020038%) |      8(0,020038%) |  0(0,005000%) |   0(0,005000%) |      8(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer10_out_20_V_1_U)                                              |                                         design_1_myproject_axi_0_3_fifo_w6_d2_A_14 |      6(0,016278%) |      6(0,016278%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w6_d2_A_ram                                                  |                               design_1_myproject_axi_0_3_fifo_w6_d2_A_shiftReg_504 |      2(0,015000%) |      2(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer10_out_21_V_1_U                                                  |                                         design_1_myproject_axi_0_3_fifo_w6_d2_A_15 |      8(0,020038%) |      8(0,020038%) |  0(0,005000%) |   0(0,005000%) |      8(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer10_out_21_V_1_U)                                              |                                         design_1_myproject_axi_0_3_fifo_w6_d2_A_15 |      6(0,016278%) |      6(0,016278%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w6_d2_A_ram                                                  |                               design_1_myproject_axi_0_3_fifo_w6_d2_A_shiftReg_503 |      2(0,015000%) |      2(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer10_out_22_V_1_U                                                  |                                         design_1_myproject_axi_0_3_fifo_w6_d2_A_16 |     12(0,027556%) |     12(0,027556%) |  0(0,005000%) |   0(0,005000%) |     16(0,020038%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer10_out_22_V_1_U)                                              |                                         design_1_myproject_axi_0_3_fifo_w6_d2_A_16 |      6(0,016278%) |      6(0,016278%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w6_d2_A_ram                                                  |                               design_1_myproject_axi_0_3_fifo_w6_d2_A_shiftReg_502 |      6(0,016278%) |      6(0,016278%) |  0(0,005000%) |   0(0,005000%) |     12(0,016278%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer10_out_23_V_1_U                                                  |                                         design_1_myproject_axi_0_3_fifo_w6_d2_A_17 |     13(0,029436%) |     13(0,029436%) |  0(0,005000%) |   0(0,005000%) |     16(0,020038%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer10_out_23_V_1_U)                                              |                                         design_1_myproject_axi_0_3_fifo_w6_d2_A_17 |      7(0,018158%) |      7(0,018158%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w6_d2_A_ram                                                  |                               design_1_myproject_axi_0_3_fifo_w6_d2_A_shiftReg_501 |      6(0,016278%) |      6(0,016278%) |  0(0,005000%) |   0(0,005000%) |     12(0,016278%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer10_out_24_V_1_U                                                  |                                         design_1_myproject_axi_0_3_fifo_w6_d2_A_18 |     12(0,027556%) |     12(0,027556%) |  0(0,005000%) |   0(0,005000%) |     16(0,020038%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer10_out_24_V_1_U)                                              |                                         design_1_myproject_axi_0_3_fifo_w6_d2_A_18 |      6(0,016278%) |      6(0,016278%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w6_d2_A_ram                                                  |                               design_1_myproject_axi_0_3_fifo_w6_d2_A_shiftReg_500 |      6(0,016278%) |      6(0,016278%) |  0(0,005000%) |   0(0,005000%) |     12(0,016278%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer10_out_25_V_1_U                                                  |                                         design_1_myproject_axi_0_3_fifo_w6_d2_A_19 |     12(0,027556%) |     12(0,027556%) |  0(0,005000%) |   0(0,005000%) |     16(0,020038%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer10_out_25_V_1_U)                                              |                                         design_1_myproject_axi_0_3_fifo_w6_d2_A_19 |      6(0,016278%) |      6(0,016278%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w6_d2_A_ram                                                  |                               design_1_myproject_axi_0_3_fifo_w6_d2_A_shiftReg_499 |      6(0,016278%) |      6(0,016278%) |  0(0,005000%) |   0(0,005000%) |     12(0,016278%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer10_out_26_V_1_U                                                  |                                         design_1_myproject_axi_0_3_fifo_w6_d2_A_20 |     12(0,027556%) |     12(0,027556%) |  0(0,005000%) |   0(0,005000%) |     16(0,020038%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer10_out_26_V_1_U)                                              |                                         design_1_myproject_axi_0_3_fifo_w6_d2_A_20 |      6(0,016278%) |      6(0,016278%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w6_d2_A_ram                                                  |                               design_1_myproject_axi_0_3_fifo_w6_d2_A_shiftReg_498 |      6(0,016278%) |      6(0,016278%) |  0(0,005000%) |   0(0,005000%) |     12(0,016278%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer10_out_27_V_1_U                                                  |                                         design_1_myproject_axi_0_3_fifo_w6_d2_A_21 |     12(0,027556%) |     12(0,027556%) |  0(0,005000%) |   0(0,005000%) |     16(0,020038%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer10_out_27_V_1_U)                                              |                                         design_1_myproject_axi_0_3_fifo_w6_d2_A_21 |      6(0,016278%) |      6(0,016278%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w6_d2_A_ram                                                  |                               design_1_myproject_axi_0_3_fifo_w6_d2_A_shiftReg_497 |      6(0,016278%) |      6(0,016278%) |  0(0,005000%) |   0(0,005000%) |     12(0,016278%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer10_out_28_V_1_U                                                  |                                         design_1_myproject_axi_0_3_fifo_w6_d2_A_22 |     12(0,027556%) |     12(0,027556%) |  0(0,005000%) |   0(0,005000%) |     16(0,020038%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer10_out_28_V_1_U)                                              |                                         design_1_myproject_axi_0_3_fifo_w6_d2_A_22 |      6(0,016278%) |      6(0,016278%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w6_d2_A_ram                                                  |                               design_1_myproject_axi_0_3_fifo_w6_d2_A_shiftReg_496 |      6(0,016278%) |      6(0,016278%) |  0(0,005000%) |   0(0,005000%) |     12(0,016278%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer10_out_29_V_1_U                                                  |                                         design_1_myproject_axi_0_3_fifo_w6_d2_A_23 |     13(0,029436%) |     13(0,029436%) |  0(0,005000%) |   0(0,005000%) |     16(0,020038%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer10_out_29_V_1_U)                                              |                                         design_1_myproject_axi_0_3_fifo_w6_d2_A_23 |      7(0,018158%) |      7(0,018158%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w6_d2_A_ram                                                  |                               design_1_myproject_axi_0_3_fifo_w6_d2_A_shiftReg_495 |      6(0,016278%) |      6(0,016278%) |  0(0,005000%) |   0(0,005000%) |     12(0,016278%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer10_out_2_V_1_U                                                   |                                         design_1_myproject_axi_0_3_fifo_w6_d2_A_24 |     12(0,027556%) |     12(0,027556%) |  0(0,005000%) |   0(0,005000%) |     16(0,020038%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer10_out_2_V_1_U)                                               |                                         design_1_myproject_axi_0_3_fifo_w6_d2_A_24 |      6(0,016278%) |      6(0,016278%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w6_d2_A_ram                                                  |                               design_1_myproject_axi_0_3_fifo_w6_d2_A_shiftReg_494 |      6(0,016278%) |      6(0,016278%) |  0(0,005000%) |   0(0,005000%) |     12(0,016278%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer10_out_30_V_1_U                                                  |                                         design_1_myproject_axi_0_3_fifo_w6_d2_A_25 |     12(0,027556%) |     12(0,027556%) |  0(0,005000%) |   0(0,005000%) |     16(0,020038%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer10_out_30_V_1_U)                                              |                                         design_1_myproject_axi_0_3_fifo_w6_d2_A_25 |      6(0,016278%) |      6(0,016278%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w6_d2_A_ram                                                  |                               design_1_myproject_axi_0_3_fifo_w6_d2_A_shiftReg_493 |      6(0,016278%) |      6(0,016278%) |  0(0,005000%) |   0(0,005000%) |     12(0,016278%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer10_out_31_V_1_U                                                  |                                         design_1_myproject_axi_0_3_fifo_w6_d2_A_26 |     12(0,027556%) |     12(0,027556%) |  0(0,005000%) |   0(0,005000%) |     16(0,020038%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer10_out_31_V_1_U)                                              |                                         design_1_myproject_axi_0_3_fifo_w6_d2_A_26 |      6(0,016278%) |      6(0,016278%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w6_d2_A_ram                                                  |                               design_1_myproject_axi_0_3_fifo_w6_d2_A_shiftReg_492 |      6(0,016278%) |      6(0,016278%) |  0(0,005000%) |   0(0,005000%) |     12(0,016278%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer10_out_3_V_1_U                                                   |                                         design_1_myproject_axi_0_3_fifo_w6_d2_A_27 |     12(0,027556%) |     12(0,027556%) |  0(0,005000%) |   0(0,005000%) |     16(0,020038%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer10_out_3_V_1_U)                                               |                                         design_1_myproject_axi_0_3_fifo_w6_d2_A_27 |      6(0,016278%) |      6(0,016278%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w6_d2_A_ram                                                  |                               design_1_myproject_axi_0_3_fifo_w6_d2_A_shiftReg_491 |      6(0,016278%) |      6(0,016278%) |  0(0,005000%) |   0(0,005000%) |     12(0,016278%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer10_out_4_V_1_U                                                   |                                         design_1_myproject_axi_0_3_fifo_w6_d2_A_28 |     12(0,027556%) |     12(0,027556%) |  0(0,005000%) |   0(0,005000%) |     16(0,020038%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer10_out_4_V_1_U)                                               |                                         design_1_myproject_axi_0_3_fifo_w6_d2_A_28 |      6(0,016278%) |      6(0,016278%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w6_d2_A_ram                                                  |                               design_1_myproject_axi_0_3_fifo_w6_d2_A_shiftReg_490 |      6(0,016278%) |      6(0,016278%) |  0(0,005000%) |   0(0,005000%) |     12(0,016278%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer10_out_5_V_1_U                                                   |                                         design_1_myproject_axi_0_3_fifo_w6_d2_A_29 |     13(0,029436%) |     13(0,029436%) |  0(0,005000%) |   0(0,005000%) |     16(0,020038%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer10_out_5_V_1_U)                                               |                                         design_1_myproject_axi_0_3_fifo_w6_d2_A_29 |      7(0,018158%) |      7(0,018158%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w6_d2_A_ram                                                  |                               design_1_myproject_axi_0_3_fifo_w6_d2_A_shiftReg_489 |      6(0,016278%) |      6(0,016278%) |  0(0,005000%) |   0(0,005000%) |     12(0,016278%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer10_out_6_V_1_U                                                   |                                         design_1_myproject_axi_0_3_fifo_w6_d2_A_30 |     12(0,027556%) |     12(0,027556%) |  0(0,005000%) |   0(0,005000%) |     16(0,020038%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer10_out_6_V_1_U)                                               |                                         design_1_myproject_axi_0_3_fifo_w6_d2_A_30 |      6(0,016278%) |      6(0,016278%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w6_d2_A_ram                                                  |                               design_1_myproject_axi_0_3_fifo_w6_d2_A_shiftReg_488 |      6(0,016278%) |      6(0,016278%) |  0(0,005000%) |   0(0,005000%) |     12(0,016278%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer10_out_7_V_1_U                                                   |                                         design_1_myproject_axi_0_3_fifo_w6_d2_A_31 |     12(0,027556%) |     12(0,027556%) |  0(0,005000%) |   0(0,005000%) |     16(0,020038%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer10_out_7_V_1_U)                                               |                                         design_1_myproject_axi_0_3_fifo_w6_d2_A_31 |      6(0,016278%) |      6(0,016278%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w6_d2_A_ram                                                  |                               design_1_myproject_axi_0_3_fifo_w6_d2_A_shiftReg_487 |      6(0,016278%) |      6(0,016278%) |  0(0,005000%) |   0(0,005000%) |     12(0,016278%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer10_out_8_V_1_U                                                   |                                         design_1_myproject_axi_0_3_fifo_w6_d2_A_32 |     12(0,027556%) |     12(0,027556%) |  0(0,005000%) |   0(0,005000%) |     16(0,020038%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer10_out_8_V_1_U)                                               |                                         design_1_myproject_axi_0_3_fifo_w6_d2_A_32 |      6(0,016278%) |      6(0,016278%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w6_d2_A_ram                                                  |                               design_1_myproject_axi_0_3_fifo_w6_d2_A_shiftReg_486 |      6(0,016278%) |      6(0,016278%) |  0(0,005000%) |   0(0,005000%) |     12(0,016278%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer10_out_9_V_1_U                                                   |                                         design_1_myproject_axi_0_3_fifo_w6_d2_A_33 |     14(0,031316%) |     14(0,031316%) |  0(0,005000%) |   0(0,005000%) |     16(0,020038%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer10_out_9_V_1_U)                                               |                                         design_1_myproject_axi_0_3_fifo_w6_d2_A_33 |      8(0,020038%) |      8(0,020038%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w6_d2_A_ram                                                  |                               design_1_myproject_axi_0_3_fifo_w6_d2_A_shiftReg_485 |      6(0,016278%) |      6(0,016278%) |  0(0,005000%) |   0(0,005000%) |     12(0,016278%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer11_out_0_V_1_U                                                   |                                           design_1_myproject_axi_0_3_fifo_w16_d2_A |     13(0,029436%) |     13(0,029436%) |  0(0,005000%) |   0(0,005000%) |     24(0,027556%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer11_out_0_V_1_U)                                               |                                           design_1_myproject_axi_0_3_fifo_w16_d2_A |      4(0,015000%) |      4(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w16_d2_A_ram                                                 |                              design_1_myproject_axi_0_3_fifo_w16_d2_A_shiftReg_484 |     10(0,023797%) |     10(0,023797%) |  0(0,005000%) |   0(0,005000%) |     20(0,023797%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer11_out_1_V_1_U                                                   |                                        design_1_myproject_axi_0_3_fifo_w16_d2_A_34 |     13(0,029436%) |     13(0,029436%) |  0(0,005000%) |   0(0,005000%) |     24(0,027556%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer11_out_1_V_1_U)                                               |                                        design_1_myproject_axi_0_3_fifo_w16_d2_A_34 |      4(0,015000%) |      4(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w16_d2_A_ram                                                 |                              design_1_myproject_axi_0_3_fifo_w16_d2_A_shiftReg_483 |     10(0,023797%) |     10(0,023797%) |  0(0,005000%) |   0(0,005000%) |     20(0,023797%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer11_out_2_V_1_U                                                   |                                        design_1_myproject_axi_0_3_fifo_w16_d2_A_35 |     14(0,031316%) |     14(0,031316%) |  0(0,005000%) |   0(0,005000%) |     24(0,027556%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer11_out_2_V_1_U)                                               |                                        design_1_myproject_axi_0_3_fifo_w16_d2_A_35 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w16_d2_A_ram                                                 |                              design_1_myproject_axi_0_3_fifo_w16_d2_A_shiftReg_482 |     10(0,023797%) |     10(0,023797%) |  0(0,005000%) |   0(0,005000%) |     20(0,023797%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer11_out_3_V_1_U                                                   |                                        design_1_myproject_axi_0_3_fifo_w16_d2_A_36 |     13(0,029436%) |     13(0,029436%) |  0(0,005000%) |   0(0,005000%) |     24(0,027556%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer11_out_3_V_1_U)                                               |                                        design_1_myproject_axi_0_3_fifo_w16_d2_A_36 |      4(0,015000%) |      4(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w16_d2_A_ram                                                 |                              design_1_myproject_axi_0_3_fifo_w16_d2_A_shiftReg_481 |     10(0,023797%) |     10(0,023797%) |  0(0,005000%) |   0(0,005000%) |     20(0,023797%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer11_out_4_V_1_U                                                   |                                        design_1_myproject_axi_0_3_fifo_w16_d2_A_37 |     15(0,033195%) |     15(0,033195%) |  0(0,005000%) |   0(0,005000%) |     24(0,027556%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer11_out_4_V_1_U)                                               |                                        design_1_myproject_axi_0_3_fifo_w16_d2_A_37 |      6(0,016278%) |      6(0,016278%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w16_d2_A_ram                                                 |                              design_1_myproject_axi_0_3_fifo_w16_d2_A_shiftReg_480 |     10(0,023797%) |     10(0,023797%) |  0(0,005000%) |   0(0,005000%) |     20(0,023797%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer2_out_0_V_1_U                                                    |                                        design_1_myproject_axi_0_3_fifo_w16_d2_A_38 |     44(0,087707%) |     44(0,087707%) |  0(0,005000%) |   0(0,005000%) |     36(0,038835%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer2_out_0_V_1_U)                                                |                                        design_1_myproject_axi_0_3_fifo_w16_d2_A_38 |      6(0,016278%) |      6(0,016278%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w16_d2_A_ram                                                 |                              design_1_myproject_axi_0_3_fifo_w16_d2_A_shiftReg_479 |     38(0,076429%) |     38(0,076429%) |  0(0,005000%) |   0(0,005000%) |     32(0,035075%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer2_out_10_V_1_U                                                   |                                        design_1_myproject_axi_0_3_fifo_w16_d2_A_39 |     43(0,085827%) |     43(0,085827%) |  0(0,005000%) |   0(0,005000%) |     36(0,038835%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer2_out_10_V_1_U)                                               |                                        design_1_myproject_axi_0_3_fifo_w16_d2_A_39 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w16_d2_A_ram                                                 |                              design_1_myproject_axi_0_3_fifo_w16_d2_A_shiftReg_478 |     38(0,076429%) |     38(0,076429%) |  0(0,005000%) |   0(0,005000%) |     32(0,035075%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer2_out_11_V_1_U                                                   |                                        design_1_myproject_axi_0_3_fifo_w16_d2_A_40 |     44(0,087707%) |     44(0,087707%) |  0(0,005000%) |   0(0,005000%) |     36(0,038835%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer2_out_11_V_1_U)                                               |                                        design_1_myproject_axi_0_3_fifo_w16_d2_A_40 |      7(0,018158%) |      7(0,018158%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w16_d2_A_ram                                                 |                              design_1_myproject_axi_0_3_fifo_w16_d2_A_shiftReg_477 |     38(0,076429%) |     38(0,076429%) |  0(0,005000%) |   0(0,005000%) |     32(0,035075%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer2_out_12_V_1_U                                                   |                                        design_1_myproject_axi_0_3_fifo_w16_d2_A_41 |     43(0,085827%) |     43(0,085827%) |  0(0,005000%) |   0(0,005000%) |     36(0,038835%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer2_out_12_V_1_U)                                               |                                        design_1_myproject_axi_0_3_fifo_w16_d2_A_41 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w16_d2_A_ram                                                 |                              design_1_myproject_axi_0_3_fifo_w16_d2_A_shiftReg_476 |     38(0,076429%) |     38(0,076429%) |  0(0,005000%) |   0(0,005000%) |     32(0,035075%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer2_out_13_V_1_U                                                   |                                        design_1_myproject_axi_0_3_fifo_w16_d2_A_42 |     43(0,085827%) |     43(0,085827%) |  0(0,005000%) |   0(0,005000%) |     36(0,038835%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer2_out_13_V_1_U)                                               |                                        design_1_myproject_axi_0_3_fifo_w16_d2_A_42 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w16_d2_A_ram                                                 |                              design_1_myproject_axi_0_3_fifo_w16_d2_A_shiftReg_475 |     38(0,076429%) |     38(0,076429%) |  0(0,005000%) |   0(0,005000%) |     32(0,035075%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer2_out_14_V_1_U                                                   |                                        design_1_myproject_axi_0_3_fifo_w16_d2_A_43 |     43(0,085827%) |     43(0,085827%) |  0(0,005000%) |   0(0,005000%) |     36(0,038835%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer2_out_14_V_1_U)                                               |                                        design_1_myproject_axi_0_3_fifo_w16_d2_A_43 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w16_d2_A_ram                                                 |                              design_1_myproject_axi_0_3_fifo_w16_d2_A_shiftReg_474 |     38(0,076429%) |     38(0,076429%) |  0(0,005000%) |   0(0,005000%) |     32(0,035075%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer2_out_15_V_1_U                                                   |                                        design_1_myproject_axi_0_3_fifo_w16_d2_A_44 |     44(0,087707%) |     44(0,087707%) |  0(0,005000%) |   0(0,005000%) |     36(0,038835%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer2_out_15_V_1_U)                                               |                                        design_1_myproject_axi_0_3_fifo_w16_d2_A_44 |      7(0,018158%) |      7(0,018158%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w16_d2_A_ram                                                 |                              design_1_myproject_axi_0_3_fifo_w16_d2_A_shiftReg_473 |     38(0,076429%) |     38(0,076429%) |  0(0,005000%) |   0(0,005000%) |     32(0,035075%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer2_out_16_V_1_U                                                   |                                        design_1_myproject_axi_0_3_fifo_w16_d2_A_45 |     43(0,085827%) |     43(0,085827%) |  0(0,005000%) |   0(0,005000%) |     36(0,038835%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer2_out_16_V_1_U)                                               |                                        design_1_myproject_axi_0_3_fifo_w16_d2_A_45 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w16_d2_A_ram                                                 |                              design_1_myproject_axi_0_3_fifo_w16_d2_A_shiftReg_472 |     38(0,076429%) |     38(0,076429%) |  0(0,005000%) |   0(0,005000%) |     32(0,035075%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer2_out_17_V_1_U                                                   |                                        design_1_myproject_axi_0_3_fifo_w16_d2_A_46 |     43(0,085827%) |     43(0,085827%) |  0(0,005000%) |   0(0,005000%) |     36(0,038835%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer2_out_17_V_1_U)                                               |                                        design_1_myproject_axi_0_3_fifo_w16_d2_A_46 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w16_d2_A_ram                                                 |                              design_1_myproject_axi_0_3_fifo_w16_d2_A_shiftReg_471 |     38(0,076429%) |     38(0,076429%) |  0(0,005000%) |   0(0,005000%) |     32(0,035075%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer2_out_18_V_1_U                                                   |                                        design_1_myproject_axi_0_3_fifo_w16_d2_A_47 |     43(0,085827%) |     43(0,085827%) |  0(0,005000%) |   0(0,005000%) |     36(0,038835%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer2_out_18_V_1_U)                                               |                                        design_1_myproject_axi_0_3_fifo_w16_d2_A_47 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w16_d2_A_ram                                                 |                              design_1_myproject_axi_0_3_fifo_w16_d2_A_shiftReg_470 |     38(0,076429%) |     38(0,076429%) |  0(0,005000%) |   0(0,005000%) |     32(0,035075%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer2_out_19_V_1_U                                                   |                                        design_1_myproject_axi_0_3_fifo_w16_d2_A_48 |     44(0,087707%) |     44(0,087707%) |  0(0,005000%) |   0(0,005000%) |     36(0,038835%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer2_out_19_V_1_U)                                               |                                        design_1_myproject_axi_0_3_fifo_w16_d2_A_48 |      7(0,018158%) |      7(0,018158%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w16_d2_A_ram                                                 |                              design_1_myproject_axi_0_3_fifo_w16_d2_A_shiftReg_469 |     38(0,076429%) |     38(0,076429%) |  0(0,005000%) |   0(0,005000%) |     32(0,035075%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer2_out_1_V_1_U                                                    |                                        design_1_myproject_axi_0_3_fifo_w16_d2_A_49 |     43(0,085827%) |     43(0,085827%) |  0(0,005000%) |   0(0,005000%) |     36(0,038835%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer2_out_1_V_1_U)                                                |                                        design_1_myproject_axi_0_3_fifo_w16_d2_A_49 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w16_d2_A_ram                                                 |                              design_1_myproject_axi_0_3_fifo_w16_d2_A_shiftReg_468 |     38(0,076429%) |     38(0,076429%) |  0(0,005000%) |   0(0,005000%) |     32(0,035075%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer2_out_20_V_1_U                                                   |                                        design_1_myproject_axi_0_3_fifo_w16_d2_A_50 |     43(0,085827%) |     43(0,085827%) |  0(0,005000%) |   0(0,005000%) |     36(0,038835%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer2_out_20_V_1_U)                                               |                                        design_1_myproject_axi_0_3_fifo_w16_d2_A_50 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w16_d2_A_ram                                                 |                              design_1_myproject_axi_0_3_fifo_w16_d2_A_shiftReg_467 |     38(0,076429%) |     38(0,076429%) |  0(0,005000%) |   0(0,005000%) |     32(0,035075%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer2_out_21_V_1_U                                                   |                                        design_1_myproject_axi_0_3_fifo_w16_d2_A_51 |     43(0,085827%) |     43(0,085827%) |  0(0,005000%) |   0(0,005000%) |     36(0,038835%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer2_out_21_V_1_U)                                               |                                        design_1_myproject_axi_0_3_fifo_w16_d2_A_51 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w16_d2_A_ram                                                 |                              design_1_myproject_axi_0_3_fifo_w16_d2_A_shiftReg_466 |     38(0,076429%) |     38(0,076429%) |  0(0,005000%) |   0(0,005000%) |     32(0,035075%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer2_out_22_V_1_U                                                   |                                        design_1_myproject_axi_0_3_fifo_w16_d2_A_52 |     44(0,087707%) |     44(0,087707%) |  0(0,005000%) |   0(0,005000%) |     36(0,038835%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer2_out_22_V_1_U)                                               |                                        design_1_myproject_axi_0_3_fifo_w16_d2_A_52 |      7(0,018158%) |      7(0,018158%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w16_d2_A_ram                                                 |                              design_1_myproject_axi_0_3_fifo_w16_d2_A_shiftReg_465 |     38(0,076429%) |     38(0,076429%) |  0(0,005000%) |   0(0,005000%) |     32(0,035075%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer2_out_23_V_1_U                                                   |                                        design_1_myproject_axi_0_3_fifo_w16_d2_A_53 |     43(0,085827%) |     43(0,085827%) |  0(0,005000%) |   0(0,005000%) |     36(0,038835%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer2_out_23_V_1_U)                                               |                                        design_1_myproject_axi_0_3_fifo_w16_d2_A_53 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w16_d2_A_ram                                                 |                              design_1_myproject_axi_0_3_fifo_w16_d2_A_shiftReg_464 |     38(0,076429%) |     38(0,076429%) |  0(0,005000%) |   0(0,005000%) |     32(0,035075%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer2_out_24_V_1_U                                                   |                                        design_1_myproject_axi_0_3_fifo_w16_d2_A_54 |     44(0,087707%) |     44(0,087707%) |  0(0,005000%) |   0(0,005000%) |     36(0,038835%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer2_out_24_V_1_U)                                               |                                        design_1_myproject_axi_0_3_fifo_w16_d2_A_54 |      6(0,016278%) |      6(0,016278%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w16_d2_A_ram                                                 |                              design_1_myproject_axi_0_3_fifo_w16_d2_A_shiftReg_463 |     38(0,076429%) |     38(0,076429%) |  0(0,005000%) |   0(0,005000%) |     32(0,035075%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer2_out_25_V_1_U                                                   |                                        design_1_myproject_axi_0_3_fifo_w16_d2_A_55 |     43(0,085827%) |     43(0,085827%) |  0(0,005000%) |   0(0,005000%) |     36(0,038835%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer2_out_25_V_1_U)                                               |                                        design_1_myproject_axi_0_3_fifo_w16_d2_A_55 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w16_d2_A_ram                                                 |                              design_1_myproject_axi_0_3_fifo_w16_d2_A_shiftReg_462 |     38(0,076429%) |     38(0,076429%) |  0(0,005000%) |   0(0,005000%) |     32(0,035075%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer2_out_26_V_1_U                                                   |                                        design_1_myproject_axi_0_3_fifo_w16_d2_A_56 |     44(0,087707%) |     44(0,087707%) |  0(0,005000%) |   0(0,005000%) |     36(0,038835%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer2_out_26_V_1_U)                                               |                                        design_1_myproject_axi_0_3_fifo_w16_d2_A_56 |      6(0,016278%) |      6(0,016278%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w16_d2_A_ram                                                 |                              design_1_myproject_axi_0_3_fifo_w16_d2_A_shiftReg_461 |     38(0,076429%) |     38(0,076429%) |  0(0,005000%) |   0(0,005000%) |     32(0,035075%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer2_out_27_V_1_U                                                   |                                        design_1_myproject_axi_0_3_fifo_w16_d2_A_57 |     43(0,085827%) |     43(0,085827%) |  0(0,005000%) |   0(0,005000%) |     36(0,038835%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer2_out_27_V_1_U)                                               |                                        design_1_myproject_axi_0_3_fifo_w16_d2_A_57 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w16_d2_A_ram                                                 |                              design_1_myproject_axi_0_3_fifo_w16_d2_A_shiftReg_460 |     38(0,076429%) |     38(0,076429%) |  0(0,005000%) |   0(0,005000%) |     32(0,035075%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer2_out_28_V_1_U                                                   |                                        design_1_myproject_axi_0_3_fifo_w16_d2_A_58 |     44(0,087707%) |     44(0,087707%) |  0(0,005000%) |   0(0,005000%) |     36(0,038835%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer2_out_28_V_1_U)                                               |                                        design_1_myproject_axi_0_3_fifo_w16_d2_A_58 |      7(0,018158%) |      7(0,018158%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w16_d2_A_ram                                                 |                              design_1_myproject_axi_0_3_fifo_w16_d2_A_shiftReg_459 |     38(0,076429%) |     38(0,076429%) |  0(0,005000%) |   0(0,005000%) |     32(0,035075%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer2_out_29_V_1_U                                                   |                                        design_1_myproject_axi_0_3_fifo_w16_d2_A_59 |     43(0,085827%) |     43(0,085827%) |  0(0,005000%) |   0(0,005000%) |     36(0,038835%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer2_out_29_V_1_U)                                               |                                        design_1_myproject_axi_0_3_fifo_w16_d2_A_59 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w16_d2_A_ram                                                 |                              design_1_myproject_axi_0_3_fifo_w16_d2_A_shiftReg_458 |     38(0,076429%) |     38(0,076429%) |  0(0,005000%) |   0(0,005000%) |     32(0,035075%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer2_out_2_V_1_U                                                    |                                        design_1_myproject_axi_0_3_fifo_w16_d2_A_60 |     43(0,085827%) |     43(0,085827%) |  0(0,005000%) |   0(0,005000%) |     36(0,038835%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer2_out_2_V_1_U)                                                |                                        design_1_myproject_axi_0_3_fifo_w16_d2_A_60 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w16_d2_A_ram                                                 |                              design_1_myproject_axi_0_3_fifo_w16_d2_A_shiftReg_457 |     38(0,076429%) |     38(0,076429%) |  0(0,005000%) |   0(0,005000%) |     32(0,035075%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer2_out_30_V_1_U                                                   |                                        design_1_myproject_axi_0_3_fifo_w16_d2_A_61 |     43(0,085827%) |     43(0,085827%) |  0(0,005000%) |   0(0,005000%) |     36(0,038835%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer2_out_30_V_1_U)                                               |                                        design_1_myproject_axi_0_3_fifo_w16_d2_A_61 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w16_d2_A_ram                                                 |                              design_1_myproject_axi_0_3_fifo_w16_d2_A_shiftReg_456 |     38(0,076429%) |     38(0,076429%) |  0(0,005000%) |   0(0,005000%) |     32(0,035075%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer2_out_31_V_1_U                                                   |                                        design_1_myproject_axi_0_3_fifo_w16_d2_A_62 |     44(0,087707%) |     44(0,087707%) |  0(0,005000%) |   0(0,005000%) |     36(0,038835%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer2_out_31_V_1_U)                                               |                                        design_1_myproject_axi_0_3_fifo_w16_d2_A_62 |      7(0,018158%) |      7(0,018158%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w16_d2_A_ram                                                 |                              design_1_myproject_axi_0_3_fifo_w16_d2_A_shiftReg_455 |     38(0,076429%) |     38(0,076429%) |  0(0,005000%) |   0(0,005000%) |     32(0,035075%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer2_out_32_V_1_U                                                   |                                        design_1_myproject_axi_0_3_fifo_w16_d2_A_63 |     43(0,085827%) |     43(0,085827%) |  0(0,005000%) |   0(0,005000%) |     36(0,038835%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer2_out_32_V_1_U)                                               |                                        design_1_myproject_axi_0_3_fifo_w16_d2_A_63 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w16_d2_A_ram                                                 |                              design_1_myproject_axi_0_3_fifo_w16_d2_A_shiftReg_454 |     38(0,076429%) |     38(0,076429%) |  0(0,005000%) |   0(0,005000%) |     32(0,035075%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer2_out_33_V_1_U                                                   |                                        design_1_myproject_axi_0_3_fifo_w16_d2_A_64 |     43(0,085827%) |     43(0,085827%) |  0(0,005000%) |   0(0,005000%) |     36(0,038835%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer2_out_33_V_1_U)                                               |                                        design_1_myproject_axi_0_3_fifo_w16_d2_A_64 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w16_d2_A_ram                                                 |                              design_1_myproject_axi_0_3_fifo_w16_d2_A_shiftReg_453 |     38(0,076429%) |     38(0,076429%) |  0(0,005000%) |   0(0,005000%) |     32(0,035075%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer2_out_34_V_1_U                                                   |                                        design_1_myproject_axi_0_3_fifo_w16_d2_A_65 |     43(0,085827%) |     43(0,085827%) |  0(0,005000%) |   0(0,005000%) |     36(0,038835%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer2_out_34_V_1_U)                                               |                                        design_1_myproject_axi_0_3_fifo_w16_d2_A_65 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w16_d2_A_ram                                                 |                              design_1_myproject_axi_0_3_fifo_w16_d2_A_shiftReg_452 |     38(0,076429%) |     38(0,076429%) |  0(0,005000%) |   0(0,005000%) |     32(0,035075%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer2_out_35_V_1_U                                                   |                                        design_1_myproject_axi_0_3_fifo_w16_d2_A_66 |     44(0,087707%) |     44(0,087707%) |  0(0,005000%) |   0(0,005000%) |     36(0,038835%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer2_out_35_V_1_U)                                               |                                        design_1_myproject_axi_0_3_fifo_w16_d2_A_66 |      7(0,018158%) |      7(0,018158%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w16_d2_A_ram                                                 |                              design_1_myproject_axi_0_3_fifo_w16_d2_A_shiftReg_451 |     38(0,076429%) |     38(0,076429%) |  0(0,005000%) |   0(0,005000%) |     32(0,035075%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer2_out_36_V_1_U                                                   |                                        design_1_myproject_axi_0_3_fifo_w16_d2_A_67 |     43(0,085827%) |     43(0,085827%) |  0(0,005000%) |   0(0,005000%) |     36(0,038835%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer2_out_36_V_1_U)                                               |                                        design_1_myproject_axi_0_3_fifo_w16_d2_A_67 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w16_d2_A_ram                                                 |                              design_1_myproject_axi_0_3_fifo_w16_d2_A_shiftReg_450 |     38(0,076429%) |     38(0,076429%) |  0(0,005000%) |   0(0,005000%) |     32(0,035075%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer2_out_37_V_1_U                                                   |                                        design_1_myproject_axi_0_3_fifo_w16_d2_A_68 |     43(0,085827%) |     43(0,085827%) |  0(0,005000%) |   0(0,005000%) |     36(0,038835%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer2_out_37_V_1_U)                                               |                                        design_1_myproject_axi_0_3_fifo_w16_d2_A_68 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w16_d2_A_ram                                                 |                              design_1_myproject_axi_0_3_fifo_w16_d2_A_shiftReg_449 |     38(0,076429%) |     38(0,076429%) |  0(0,005000%) |   0(0,005000%) |     32(0,035075%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer2_out_38_V_1_U                                                   |                                        design_1_myproject_axi_0_3_fifo_w16_d2_A_69 |     43(0,085827%) |     43(0,085827%) |  0(0,005000%) |   0(0,005000%) |     36(0,038835%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer2_out_38_V_1_U)                                               |                                        design_1_myproject_axi_0_3_fifo_w16_d2_A_69 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w16_d2_A_ram                                                 |                              design_1_myproject_axi_0_3_fifo_w16_d2_A_shiftReg_448 |     38(0,076429%) |     38(0,076429%) |  0(0,005000%) |   0(0,005000%) |     32(0,035075%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer2_out_39_V_1_U                                                   |                                        design_1_myproject_axi_0_3_fifo_w16_d2_A_70 |     44(0,087707%) |     44(0,087707%) |  0(0,005000%) |   0(0,005000%) |     36(0,038835%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer2_out_39_V_1_U)                                               |                                        design_1_myproject_axi_0_3_fifo_w16_d2_A_70 |      6(0,016278%) |      6(0,016278%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w16_d2_A_ram                                                 |                              design_1_myproject_axi_0_3_fifo_w16_d2_A_shiftReg_447 |     38(0,076429%) |     38(0,076429%) |  0(0,005000%) |   0(0,005000%) |     32(0,035075%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer2_out_3_V_1_U                                                    |                                        design_1_myproject_axi_0_3_fifo_w16_d2_A_71 |     43(0,085827%) |     43(0,085827%) |  0(0,005000%) |   0(0,005000%) |     36(0,038835%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer2_out_3_V_1_U)                                                |                                        design_1_myproject_axi_0_3_fifo_w16_d2_A_71 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w16_d2_A_ram                                                 |                              design_1_myproject_axi_0_3_fifo_w16_d2_A_shiftReg_446 |     38(0,076429%) |     38(0,076429%) |  0(0,005000%) |   0(0,005000%) |     32(0,035075%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer2_out_40_V_1_U                                                   |                                        design_1_myproject_axi_0_3_fifo_w16_d2_A_72 |     44(0,087707%) |     44(0,087707%) |  0(0,005000%) |   0(0,005000%) |     36(0,038835%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer2_out_40_V_1_U)                                               |                                        design_1_myproject_axi_0_3_fifo_w16_d2_A_72 |      7(0,018158%) |      7(0,018158%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w16_d2_A_ram                                                 |                              design_1_myproject_axi_0_3_fifo_w16_d2_A_shiftReg_445 |     38(0,076429%) |     38(0,076429%) |  0(0,005000%) |   0(0,005000%) |     32(0,035075%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer2_out_41_V_1_U                                                   |                                        design_1_myproject_axi_0_3_fifo_w16_d2_A_73 |     43(0,085827%) |     43(0,085827%) |  0(0,005000%) |   0(0,005000%) |     36(0,038835%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer2_out_41_V_1_U)                                               |                                        design_1_myproject_axi_0_3_fifo_w16_d2_A_73 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w16_d2_A_ram                                                 |                              design_1_myproject_axi_0_3_fifo_w16_d2_A_shiftReg_444 |     38(0,076429%) |     38(0,076429%) |  0(0,005000%) |   0(0,005000%) |     32(0,035075%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer2_out_42_V_1_U                                                   |                                        design_1_myproject_axi_0_3_fifo_w16_d2_A_74 |     43(0,085827%) |     43(0,085827%) |  0(0,005000%) |   0(0,005000%) |     36(0,038835%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer2_out_42_V_1_U)                                               |                                        design_1_myproject_axi_0_3_fifo_w16_d2_A_74 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w16_d2_A_ram                                                 |                              design_1_myproject_axi_0_3_fifo_w16_d2_A_shiftReg_443 |     38(0,076429%) |     38(0,076429%) |  0(0,005000%) |   0(0,005000%) |     32(0,035075%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer2_out_43_V_1_U                                                   |                                        design_1_myproject_axi_0_3_fifo_w16_d2_A_75 |     43(0,085827%) |     43(0,085827%) |  0(0,005000%) |   0(0,005000%) |     36(0,038835%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer2_out_43_V_1_U)                                               |                                        design_1_myproject_axi_0_3_fifo_w16_d2_A_75 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w16_d2_A_ram                                                 |                              design_1_myproject_axi_0_3_fifo_w16_d2_A_shiftReg_442 |     38(0,076429%) |     38(0,076429%) |  0(0,005000%) |   0(0,005000%) |     32(0,035075%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer2_out_44_V_1_U                                                   |                                        design_1_myproject_axi_0_3_fifo_w16_d2_A_76 |     44(0,087707%) |     44(0,087707%) |  0(0,005000%) |   0(0,005000%) |     36(0,038835%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer2_out_44_V_1_U)                                               |                                        design_1_myproject_axi_0_3_fifo_w16_d2_A_76 |      7(0,018158%) |      7(0,018158%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w16_d2_A_ram                                                 |                              design_1_myproject_axi_0_3_fifo_w16_d2_A_shiftReg_441 |     38(0,076429%) |     38(0,076429%) |  0(0,005000%) |   0(0,005000%) |     32(0,035075%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer2_out_45_V_1_U                                                   |                                        design_1_myproject_axi_0_3_fifo_w16_d2_A_77 |     43(0,085827%) |     43(0,085827%) |  0(0,005000%) |   0(0,005000%) |     36(0,038835%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer2_out_45_V_1_U)                                               |                                        design_1_myproject_axi_0_3_fifo_w16_d2_A_77 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w16_d2_A_ram                                                 |                              design_1_myproject_axi_0_3_fifo_w16_d2_A_shiftReg_440 |     38(0,076429%) |     38(0,076429%) |  0(0,005000%) |   0(0,005000%) |     32(0,035075%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer2_out_46_V_1_U                                                   |                                        design_1_myproject_axi_0_3_fifo_w16_d2_A_78 |     43(0,085827%) |     43(0,085827%) |  0(0,005000%) |   0(0,005000%) |     36(0,038835%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer2_out_46_V_1_U)                                               |                                        design_1_myproject_axi_0_3_fifo_w16_d2_A_78 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w16_d2_A_ram                                                 |                              design_1_myproject_axi_0_3_fifo_w16_d2_A_shiftReg_439 |     38(0,076429%) |     38(0,076429%) |  0(0,005000%) |   0(0,005000%) |     32(0,035075%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer2_out_47_V_1_U                                                   |                                        design_1_myproject_axi_0_3_fifo_w16_d2_A_79 |     43(0,085827%) |     43(0,085827%) |  0(0,005000%) |   0(0,005000%) |     36(0,038835%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer2_out_47_V_1_U)                                               |                                        design_1_myproject_axi_0_3_fifo_w16_d2_A_79 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w16_d2_A_ram                                                 |                              design_1_myproject_axi_0_3_fifo_w16_d2_A_shiftReg_438 |     38(0,076429%) |     38(0,076429%) |  0(0,005000%) |   0(0,005000%) |     32(0,035075%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer2_out_48_V_1_U                                                   |                                        design_1_myproject_axi_0_3_fifo_w16_d2_A_80 |     43(0,085827%) |     43(0,085827%) |  0(0,005000%) |   0(0,005000%) |     36(0,038835%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer2_out_48_V_1_U)                                               |                                        design_1_myproject_axi_0_3_fifo_w16_d2_A_80 |      7(0,018158%) |      7(0,018158%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w16_d2_A_ram                                                 |                              design_1_myproject_axi_0_3_fifo_w16_d2_A_shiftReg_437 |     38(0,076429%) |     38(0,076429%) |  0(0,005000%) |   0(0,005000%) |     32(0,035075%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer2_out_49_V_1_U                                                   |                                        design_1_myproject_axi_0_3_fifo_w16_d2_A_81 |     43(0,085827%) |     43(0,085827%) |  0(0,005000%) |   0(0,005000%) |     36(0,038835%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer2_out_49_V_1_U)                                               |                                        design_1_myproject_axi_0_3_fifo_w16_d2_A_81 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w16_d2_A_ram                                                 |                              design_1_myproject_axi_0_3_fifo_w16_d2_A_shiftReg_436 |     38(0,076429%) |     38(0,076429%) |  0(0,005000%) |   0(0,005000%) |     32(0,035075%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer2_out_4_V_1_U                                                    |                                        design_1_myproject_axi_0_3_fifo_w16_d2_A_82 |     43(0,085827%) |     43(0,085827%) |  0(0,005000%) |   0(0,005000%) |     36(0,038835%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer2_out_4_V_1_U)                                                |                                        design_1_myproject_axi_0_3_fifo_w16_d2_A_82 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w16_d2_A_ram                                                 |                              design_1_myproject_axi_0_3_fifo_w16_d2_A_shiftReg_435 |     38(0,076429%) |     38(0,076429%) |  0(0,005000%) |   0(0,005000%) |     32(0,035075%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer2_out_50_V_1_U                                                   |                                        design_1_myproject_axi_0_3_fifo_w16_d2_A_83 |     43(0,085827%) |     43(0,085827%) |  0(0,005000%) |   0(0,005000%) |     36(0,038835%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer2_out_50_V_1_U)                                               |                                        design_1_myproject_axi_0_3_fifo_w16_d2_A_83 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w16_d2_A_ram                                                 |                              design_1_myproject_axi_0_3_fifo_w16_d2_A_shiftReg_434 |     38(0,076429%) |     38(0,076429%) |  0(0,005000%) |   0(0,005000%) |     32(0,035075%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer2_out_51_V_1_U                                                   |                                        design_1_myproject_axi_0_3_fifo_w16_d2_A_84 |     44(0,087707%) |     44(0,087707%) |  0(0,005000%) |   0(0,005000%) |     36(0,038835%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer2_out_51_V_1_U)                                               |                                        design_1_myproject_axi_0_3_fifo_w16_d2_A_84 |      7(0,018158%) |      7(0,018158%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w16_d2_A_ram                                                 |                              design_1_myproject_axi_0_3_fifo_w16_d2_A_shiftReg_433 |     38(0,076429%) |     38(0,076429%) |  0(0,005000%) |   0(0,005000%) |     32(0,035075%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer2_out_52_V_1_U                                                   |                                        design_1_myproject_axi_0_3_fifo_w16_d2_A_85 |     43(0,085827%) |     43(0,085827%) |  0(0,005000%) |   0(0,005000%) |     36(0,038835%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer2_out_52_V_1_U)                                               |                                        design_1_myproject_axi_0_3_fifo_w16_d2_A_85 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w16_d2_A_ram                                                 |                              design_1_myproject_axi_0_3_fifo_w16_d2_A_shiftReg_432 |     38(0,076429%) |     38(0,076429%) |  0(0,005000%) |   0(0,005000%) |     32(0,035075%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer2_out_53_V_1_U                                                   |                                        design_1_myproject_axi_0_3_fifo_w16_d2_A_86 |     43(0,085827%) |     43(0,085827%) |  0(0,005000%) |   0(0,005000%) |     36(0,038835%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer2_out_53_V_1_U)                                               |                                        design_1_myproject_axi_0_3_fifo_w16_d2_A_86 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w16_d2_A_ram                                                 |                              design_1_myproject_axi_0_3_fifo_w16_d2_A_shiftReg_431 |     38(0,076429%) |     38(0,076429%) |  0(0,005000%) |   0(0,005000%) |     32(0,035075%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer2_out_54_V_1_U                                                   |                                        design_1_myproject_axi_0_3_fifo_w16_d2_A_87 |     44(0,087707%) |     44(0,087707%) |  0(0,005000%) |   0(0,005000%) |     36(0,038835%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer2_out_54_V_1_U)                                               |                                        design_1_myproject_axi_0_3_fifo_w16_d2_A_87 |      7(0,018158%) |      7(0,018158%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w16_d2_A_ram                                                 |                              design_1_myproject_axi_0_3_fifo_w16_d2_A_shiftReg_430 |     38(0,076429%) |     38(0,076429%) |  0(0,005000%) |   0(0,005000%) |     32(0,035075%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer2_out_55_V_1_U                                                   |                                        design_1_myproject_axi_0_3_fifo_w16_d2_A_88 |     43(0,085827%) |     43(0,085827%) |  0(0,005000%) |   0(0,005000%) |     36(0,038835%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer2_out_55_V_1_U)                                               |                                        design_1_myproject_axi_0_3_fifo_w16_d2_A_88 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w16_d2_A_ram                                                 |                              design_1_myproject_axi_0_3_fifo_w16_d2_A_shiftReg_429 |     38(0,076429%) |     38(0,076429%) |  0(0,005000%) |   0(0,005000%) |     32(0,035075%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer2_out_56_V_1_U                                                   |                                        design_1_myproject_axi_0_3_fifo_w16_d2_A_89 |     43(0,085827%) |     43(0,085827%) |  0(0,005000%) |   0(0,005000%) |     36(0,038835%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer2_out_56_V_1_U)                                               |                                        design_1_myproject_axi_0_3_fifo_w16_d2_A_89 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w16_d2_A_ram                                                 |                              design_1_myproject_axi_0_3_fifo_w16_d2_A_shiftReg_428 |     38(0,076429%) |     38(0,076429%) |  0(0,005000%) |   0(0,005000%) |     32(0,035075%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer2_out_57_V_1_U                                                   |                                        design_1_myproject_axi_0_3_fifo_w16_d2_A_90 |     43(0,085827%) |     43(0,085827%) |  0(0,005000%) |   0(0,005000%) |     36(0,038835%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer2_out_57_V_1_U)                                               |                                        design_1_myproject_axi_0_3_fifo_w16_d2_A_90 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w16_d2_A_ram                                                 |                              design_1_myproject_axi_0_3_fifo_w16_d2_A_shiftReg_427 |     38(0,076429%) |     38(0,076429%) |  0(0,005000%) |   0(0,005000%) |     32(0,035075%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer2_out_58_V_1_U                                                   |                                        design_1_myproject_axi_0_3_fifo_w16_d2_A_91 |     44(0,087707%) |     44(0,087707%) |  0(0,005000%) |   0(0,005000%) |     36(0,038835%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer2_out_58_V_1_U)                                               |                                        design_1_myproject_axi_0_3_fifo_w16_d2_A_91 |      7(0,018158%) |      7(0,018158%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w16_d2_A_ram                                                 |                              design_1_myproject_axi_0_3_fifo_w16_d2_A_shiftReg_426 |     38(0,076429%) |     38(0,076429%) |  0(0,005000%) |   0(0,005000%) |     32(0,035075%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer2_out_59_V_1_U                                                   |                                        design_1_myproject_axi_0_3_fifo_w16_d2_A_92 |     43(0,085827%) |     43(0,085827%) |  0(0,005000%) |   0(0,005000%) |     36(0,038835%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer2_out_59_V_1_U)                                               |                                        design_1_myproject_axi_0_3_fifo_w16_d2_A_92 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w16_d2_A_ram                                                 |                              design_1_myproject_axi_0_3_fifo_w16_d2_A_shiftReg_425 |     38(0,076429%) |     38(0,076429%) |  0(0,005000%) |   0(0,005000%) |     32(0,035075%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer2_out_5_V_1_U                                                    |                                        design_1_myproject_axi_0_3_fifo_w16_d2_A_93 |     43(0,085827%) |     43(0,085827%) |  0(0,005000%) |   0(0,005000%) |     36(0,038835%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer2_out_5_V_1_U)                                                |                                        design_1_myproject_axi_0_3_fifo_w16_d2_A_93 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w16_d2_A_ram                                                 |                              design_1_myproject_axi_0_3_fifo_w16_d2_A_shiftReg_424 |     38(0,076429%) |     38(0,076429%) |  0(0,005000%) |   0(0,005000%) |     32(0,035075%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer2_out_60_V_1_U                                                   |                                        design_1_myproject_axi_0_3_fifo_w16_d2_A_94 |     43(0,085827%) |     43(0,085827%) |  0(0,005000%) |   0(0,005000%) |     36(0,038835%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer2_out_60_V_1_U)                                               |                                        design_1_myproject_axi_0_3_fifo_w16_d2_A_94 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w16_d2_A_ram                                                 |                              design_1_myproject_axi_0_3_fifo_w16_d2_A_shiftReg_423 |     38(0,076429%) |     38(0,076429%) |  0(0,005000%) |   0(0,005000%) |     32(0,035075%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer2_out_61_V_1_U                                                   |                                        design_1_myproject_axi_0_3_fifo_w16_d2_A_95 |     44(0,087707%) |     44(0,087707%) |  0(0,005000%) |   0(0,005000%) |     36(0,038835%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer2_out_61_V_1_U)                                               |                                        design_1_myproject_axi_0_3_fifo_w16_d2_A_95 |      7(0,018158%) |      7(0,018158%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w16_d2_A_ram                                                 |                              design_1_myproject_axi_0_3_fifo_w16_d2_A_shiftReg_422 |     38(0,076429%) |     38(0,076429%) |  0(0,005000%) |   0(0,005000%) |     32(0,035075%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer2_out_62_V_1_U                                                   |                                        design_1_myproject_axi_0_3_fifo_w16_d2_A_96 |     43(0,085827%) |     43(0,085827%) |  0(0,005000%) |   0(0,005000%) |     36(0,038835%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer2_out_62_V_1_U)                                               |                                        design_1_myproject_axi_0_3_fifo_w16_d2_A_96 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w16_d2_A_ram                                                 |                              design_1_myproject_axi_0_3_fifo_w16_d2_A_shiftReg_421 |     38(0,076429%) |     38(0,076429%) |  0(0,005000%) |   0(0,005000%) |     32(0,035075%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer2_out_63_V_1_U                                                   |                                        design_1_myproject_axi_0_3_fifo_w16_d2_A_97 |     44(0,087707%) |     44(0,087707%) |  0(0,005000%) |   0(0,005000%) |     36(0,038835%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer2_out_63_V_1_U)                                               |                                        design_1_myproject_axi_0_3_fifo_w16_d2_A_97 |      7(0,018158%) |      7(0,018158%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w16_d2_A_ram                                                 |                              design_1_myproject_axi_0_3_fifo_w16_d2_A_shiftReg_420 |     38(0,076429%) |     38(0,076429%) |  0(0,005000%) |   0(0,005000%) |     32(0,035075%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer2_out_6_V_1_U                                                    |                                        design_1_myproject_axi_0_3_fifo_w16_d2_A_98 |     43(0,085827%) |     43(0,085827%) |  0(0,005000%) |   0(0,005000%) |     36(0,038835%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer2_out_6_V_1_U)                                                |                                        design_1_myproject_axi_0_3_fifo_w16_d2_A_98 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w16_d2_A_ram                                                 |                              design_1_myproject_axi_0_3_fifo_w16_d2_A_shiftReg_419 |     38(0,076429%) |     38(0,076429%) |  0(0,005000%) |   0(0,005000%) |     32(0,035075%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer2_out_7_V_1_U                                                    |                                        design_1_myproject_axi_0_3_fifo_w16_d2_A_99 |     43(0,085827%) |     43(0,085827%) |  0(0,005000%) |   0(0,005000%) |     36(0,038835%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer2_out_7_V_1_U)                                                |                                        design_1_myproject_axi_0_3_fifo_w16_d2_A_99 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w16_d2_A_ram                                                 |                              design_1_myproject_axi_0_3_fifo_w16_d2_A_shiftReg_418 |     38(0,076429%) |     38(0,076429%) |  0(0,005000%) |   0(0,005000%) |     32(0,035075%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer2_out_8_V_1_U                                                    |                                       design_1_myproject_axi_0_3_fifo_w16_d2_A_100 |     43(0,085827%) |     43(0,085827%) |  0(0,005000%) |   0(0,005000%) |     36(0,038835%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer2_out_8_V_1_U)                                                |                                       design_1_myproject_axi_0_3_fifo_w16_d2_A_100 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w16_d2_A_ram                                                 |                              design_1_myproject_axi_0_3_fifo_w16_d2_A_shiftReg_417 |     38(0,076429%) |     38(0,076429%) |  0(0,005000%) |   0(0,005000%) |     32(0,035075%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer2_out_9_V_1_U                                                    |                                       design_1_myproject_axi_0_3_fifo_w16_d2_A_101 |     43(0,085827%) |     43(0,085827%) |  0(0,005000%) |   0(0,005000%) |     36(0,038835%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer2_out_9_V_1_U)                                                |                                       design_1_myproject_axi_0_3_fifo_w16_d2_A_101 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w16_d2_A_ram                                                 |                              design_1_myproject_axi_0_3_fifo_w16_d2_A_shiftReg_416 |     38(0,076429%) |     38(0,076429%) |  0(0,005000%) |   0(0,005000%) |     32(0,035075%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer4_out_0_V_1_U                                                    |                                        design_1_myproject_axi_0_3_fifo_w6_d2_A_102 |     13(0,029436%) |     13(0,029436%) |  0(0,005000%) |   0(0,005000%) |     16(0,020038%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer4_out_0_V_1_U)                                                |                                        design_1_myproject_axi_0_3_fifo_w6_d2_A_102 |      6(0,016278%) |      6(0,016278%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w6_d2_A_ram                                                  |                               design_1_myproject_axi_0_3_fifo_w6_d2_A_shiftReg_415 |      7(0,018158%) |      7(0,018158%) |  0(0,005000%) |   0(0,005000%) |     12(0,016278%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer4_out_10_V_1_U                                                   |                                        design_1_myproject_axi_0_3_fifo_w6_d2_A_103 |     12(0,027556%) |     12(0,027556%) |  0(0,005000%) |   0(0,005000%) |     16(0,020038%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer4_out_10_V_1_U)                                               |                                        design_1_myproject_axi_0_3_fifo_w6_d2_A_103 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w6_d2_A_ram                                                  |                               design_1_myproject_axi_0_3_fifo_w6_d2_A_shiftReg_414 |      7(0,018158%) |      7(0,018158%) |  0(0,005000%) |   0(0,005000%) |     12(0,016278%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer4_out_11_V_1_U                                                   |                                        design_1_myproject_axi_0_3_fifo_w6_d2_A_104 |     12(0,027556%) |     12(0,027556%) |  0(0,005000%) |   0(0,005000%) |     16(0,020038%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer4_out_11_V_1_U)                                               |                                        design_1_myproject_axi_0_3_fifo_w6_d2_A_104 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w6_d2_A_ram                                                  |                               design_1_myproject_axi_0_3_fifo_w6_d2_A_shiftReg_413 |      7(0,018158%) |      7(0,018158%) |  0(0,005000%) |   0(0,005000%) |     12(0,016278%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer4_out_12_V_1_U                                                   |                                        design_1_myproject_axi_0_3_fifo_w6_d2_A_105 |     12(0,027556%) |     12(0,027556%) |  0(0,005000%) |   0(0,005000%) |     16(0,020038%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer4_out_12_V_1_U)                                               |                                        design_1_myproject_axi_0_3_fifo_w6_d2_A_105 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w6_d2_A_ram                                                  |                               design_1_myproject_axi_0_3_fifo_w6_d2_A_shiftReg_412 |      7(0,018158%) |      7(0,018158%) |  0(0,005000%) |   0(0,005000%) |     12(0,016278%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer4_out_13_V_1_U                                                   |                                        design_1_myproject_axi_0_3_fifo_w6_d2_A_106 |     12(0,027556%) |     12(0,027556%) |  0(0,005000%) |   0(0,005000%) |     16(0,020038%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer4_out_13_V_1_U)                                               |                                        design_1_myproject_axi_0_3_fifo_w6_d2_A_106 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w6_d2_A_ram                                                  |                               design_1_myproject_axi_0_3_fifo_w6_d2_A_shiftReg_411 |      7(0,018158%) |      7(0,018158%) |  0(0,005000%) |   0(0,005000%) |     12(0,016278%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer4_out_14_V_1_U                                                   |                                        design_1_myproject_axi_0_3_fifo_w6_d2_A_107 |     15(0,033195%) |     15(0,033195%) |  0(0,005000%) |   0(0,005000%) |     16(0,020038%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer4_out_14_V_1_U)                                               |                                        design_1_myproject_axi_0_3_fifo_w6_d2_A_107 |      8(0,020038%) |      8(0,020038%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w6_d2_A_ram                                                  |                               design_1_myproject_axi_0_3_fifo_w6_d2_A_shiftReg_410 |      7(0,018158%) |      7(0,018158%) |  0(0,005000%) |   0(0,005000%) |     12(0,016278%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer4_out_15_V_1_U                                                   |                                        design_1_myproject_axi_0_3_fifo_w6_d2_A_108 |     12(0,027556%) |     12(0,027556%) |  0(0,005000%) |   0(0,005000%) |     16(0,020038%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer4_out_15_V_1_U)                                               |                                        design_1_myproject_axi_0_3_fifo_w6_d2_A_108 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w6_d2_A_ram                                                  |                               design_1_myproject_axi_0_3_fifo_w6_d2_A_shiftReg_409 |      7(0,018158%) |      7(0,018158%) |  0(0,005000%) |   0(0,005000%) |     12(0,016278%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer4_out_16_V_1_U                                                   |                                        design_1_myproject_axi_0_3_fifo_w6_d2_A_109 |     12(0,027556%) |     12(0,027556%) |  0(0,005000%) |   0(0,005000%) |     16(0,020038%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer4_out_16_V_1_U)                                               |                                        design_1_myproject_axi_0_3_fifo_w6_d2_A_109 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w6_d2_A_ram                                                  |                               design_1_myproject_axi_0_3_fifo_w6_d2_A_shiftReg_408 |      7(0,018158%) |      7(0,018158%) |  0(0,005000%) |   0(0,005000%) |     12(0,016278%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer4_out_17_V_1_U                                                   |                                        design_1_myproject_axi_0_3_fifo_w6_d2_A_110 |     12(0,027556%) |     12(0,027556%) |  0(0,005000%) |   0(0,005000%) |     16(0,020038%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer4_out_17_V_1_U)                                               |                                        design_1_myproject_axi_0_3_fifo_w6_d2_A_110 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w6_d2_A_ram                                                  |                               design_1_myproject_axi_0_3_fifo_w6_d2_A_shiftReg_407 |      7(0,018158%) |      7(0,018158%) |  0(0,005000%) |   0(0,005000%) |     12(0,016278%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer4_out_18_V_1_U                                                   |                                        design_1_myproject_axi_0_3_fifo_w6_d2_A_111 |     12(0,027556%) |     12(0,027556%) |  0(0,005000%) |   0(0,005000%) |     16(0,020038%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer4_out_18_V_1_U)                                               |                                        design_1_myproject_axi_0_3_fifo_w6_d2_A_111 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w6_d2_A_ram                                                  |                               design_1_myproject_axi_0_3_fifo_w6_d2_A_shiftReg_406 |      7(0,018158%) |      7(0,018158%) |  0(0,005000%) |   0(0,005000%) |     12(0,016278%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer4_out_19_V_1_U                                                   |                                        design_1_myproject_axi_0_3_fifo_w6_d2_A_112 |     12(0,027556%) |     12(0,027556%) |  0(0,005000%) |   0(0,005000%) |     16(0,020038%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer4_out_19_V_1_U)                                               |                                        design_1_myproject_axi_0_3_fifo_w6_d2_A_112 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w6_d2_A_ram                                                  |                               design_1_myproject_axi_0_3_fifo_w6_d2_A_shiftReg_405 |      7(0,018158%) |      7(0,018158%) |  0(0,005000%) |   0(0,005000%) |     12(0,016278%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer4_out_1_V_1_U                                                    |                                        design_1_myproject_axi_0_3_fifo_w6_d2_A_113 |     13(0,029436%) |     13(0,029436%) |  0(0,005000%) |   0(0,005000%) |     16(0,020038%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer4_out_1_V_1_U)                                                |                                        design_1_myproject_axi_0_3_fifo_w6_d2_A_113 |      6(0,016278%) |      6(0,016278%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w6_d2_A_ram                                                  |                               design_1_myproject_axi_0_3_fifo_w6_d2_A_shiftReg_404 |      7(0,018158%) |      7(0,018158%) |  0(0,005000%) |   0(0,005000%) |     12(0,016278%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer4_out_20_V_1_U                                                   |                                        design_1_myproject_axi_0_3_fifo_w6_d2_A_114 |     12(0,027556%) |     12(0,027556%) |  0(0,005000%) |   0(0,005000%) |     16(0,020038%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer4_out_20_V_1_U)                                               |                                        design_1_myproject_axi_0_3_fifo_w6_d2_A_114 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w6_d2_A_ram                                                  |                               design_1_myproject_axi_0_3_fifo_w6_d2_A_shiftReg_403 |      7(0,018158%) |      7(0,018158%) |  0(0,005000%) |   0(0,005000%) |     12(0,016278%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer4_out_21_V_1_U                                                   |                                        design_1_myproject_axi_0_3_fifo_w6_d2_A_115 |     12(0,027556%) |     12(0,027556%) |  0(0,005000%) |   0(0,005000%) |     16(0,020038%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer4_out_21_V_1_U)                                               |                                        design_1_myproject_axi_0_3_fifo_w6_d2_A_115 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w6_d2_A_ram                                                  |                               design_1_myproject_axi_0_3_fifo_w6_d2_A_shiftReg_402 |      7(0,018158%) |      7(0,018158%) |  0(0,005000%) |   0(0,005000%) |     12(0,016278%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer4_out_22_V_1_U                                                   |                                        design_1_myproject_axi_0_3_fifo_w6_d2_A_116 |     12(0,027556%) |     12(0,027556%) |  0(0,005000%) |   0(0,005000%) |     16(0,020038%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer4_out_22_V_1_U)                                               |                                        design_1_myproject_axi_0_3_fifo_w6_d2_A_116 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w6_d2_A_ram                                                  |                               design_1_myproject_axi_0_3_fifo_w6_d2_A_shiftReg_401 |      7(0,018158%) |      7(0,018158%) |  0(0,005000%) |   0(0,005000%) |     12(0,016278%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer4_out_23_V_1_U                                                   |                                        design_1_myproject_axi_0_3_fifo_w6_d2_A_117 |     12(0,027556%) |     12(0,027556%) |  0(0,005000%) |   0(0,005000%) |     16(0,020038%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer4_out_23_V_1_U)                                               |                                        design_1_myproject_axi_0_3_fifo_w6_d2_A_117 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w6_d2_A_ram                                                  |                               design_1_myproject_axi_0_3_fifo_w6_d2_A_shiftReg_400 |      7(0,018158%) |      7(0,018158%) |  0(0,005000%) |   0(0,005000%) |     12(0,016278%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer4_out_24_V_1_U                                                   |                                        design_1_myproject_axi_0_3_fifo_w6_d2_A_118 |     13(0,029436%) |     13(0,029436%) |  0(0,005000%) |   0(0,005000%) |     16(0,020038%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer4_out_24_V_1_U)                                               |                                        design_1_myproject_axi_0_3_fifo_w6_d2_A_118 |      6(0,016278%) |      6(0,016278%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w6_d2_A_ram                                                  |                               design_1_myproject_axi_0_3_fifo_w6_d2_A_shiftReg_399 |      7(0,018158%) |      7(0,018158%) |  0(0,005000%) |   0(0,005000%) |     12(0,016278%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer4_out_25_V_1_U                                                   |                                        design_1_myproject_axi_0_3_fifo_w6_d2_A_119 |     13(0,029436%) |     13(0,029436%) |  0(0,005000%) |   0(0,005000%) |     16(0,020038%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer4_out_25_V_1_U)                                               |                                        design_1_myproject_axi_0_3_fifo_w6_d2_A_119 |      6(0,016278%) |      6(0,016278%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w6_d2_A_ram                                                  |                               design_1_myproject_axi_0_3_fifo_w6_d2_A_shiftReg_398 |      7(0,018158%) |      7(0,018158%) |  0(0,005000%) |   0(0,005000%) |     12(0,016278%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer4_out_26_V_1_U                                                   |                                        design_1_myproject_axi_0_3_fifo_w6_d2_A_120 |     13(0,029436%) |     13(0,029436%) |  0(0,005000%) |   0(0,005000%) |     16(0,020038%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer4_out_26_V_1_U)                                               |                                        design_1_myproject_axi_0_3_fifo_w6_d2_A_120 |      6(0,016278%) |      6(0,016278%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w6_d2_A_ram                                                  |                               design_1_myproject_axi_0_3_fifo_w6_d2_A_shiftReg_397 |      7(0,018158%) |      7(0,018158%) |  0(0,005000%) |   0(0,005000%) |     12(0,016278%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer4_out_27_V_1_U                                                   |                                        design_1_myproject_axi_0_3_fifo_w6_d2_A_121 |     12(0,027556%) |     12(0,027556%) |  0(0,005000%) |   0(0,005000%) |     16(0,020038%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer4_out_27_V_1_U)                                               |                                        design_1_myproject_axi_0_3_fifo_w6_d2_A_121 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w6_d2_A_ram                                                  |                               design_1_myproject_axi_0_3_fifo_w6_d2_A_shiftReg_396 |      7(0,018158%) |      7(0,018158%) |  0(0,005000%) |   0(0,005000%) |     12(0,016278%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer4_out_28_V_1_U                                                   |                                        design_1_myproject_axi_0_3_fifo_w6_d2_A_122 |     12(0,027556%) |     12(0,027556%) |  0(0,005000%) |   0(0,005000%) |     16(0,020038%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer4_out_28_V_1_U)                                               |                                        design_1_myproject_axi_0_3_fifo_w6_d2_A_122 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w6_d2_A_ram                                                  |                               design_1_myproject_axi_0_3_fifo_w6_d2_A_shiftReg_395 |      7(0,018158%) |      7(0,018158%) |  0(0,005000%) |   0(0,005000%) |     12(0,016278%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer4_out_29_V_1_U                                                   |                                        design_1_myproject_axi_0_3_fifo_w6_d2_A_123 |     12(0,027556%) |     12(0,027556%) |  0(0,005000%) |   0(0,005000%) |     16(0,020038%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer4_out_29_V_1_U)                                               |                                        design_1_myproject_axi_0_3_fifo_w6_d2_A_123 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w6_d2_A_ram                                                  |                               design_1_myproject_axi_0_3_fifo_w6_d2_A_shiftReg_394 |      7(0,018158%) |      7(0,018158%) |  0(0,005000%) |   0(0,005000%) |     12(0,016278%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer4_out_2_V_1_U                                                    |                                        design_1_myproject_axi_0_3_fifo_w6_d2_A_124 |     12(0,027556%) |     12(0,027556%) |  0(0,005000%) |   0(0,005000%) |     16(0,020038%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer4_out_2_V_1_U)                                                |                                        design_1_myproject_axi_0_3_fifo_w6_d2_A_124 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w6_d2_A_ram                                                  |                               design_1_myproject_axi_0_3_fifo_w6_d2_A_shiftReg_393 |      7(0,018158%) |      7(0,018158%) |  0(0,005000%) |   0(0,005000%) |     12(0,016278%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer4_out_30_V_1_U                                                   |                                        design_1_myproject_axi_0_3_fifo_w6_d2_A_125 |     13(0,029436%) |     13(0,029436%) |  0(0,005000%) |   0(0,005000%) |     16(0,020038%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer4_out_30_V_1_U)                                               |                                        design_1_myproject_axi_0_3_fifo_w6_d2_A_125 |      6(0,016278%) |      6(0,016278%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w6_d2_A_ram                                                  |                               design_1_myproject_axi_0_3_fifo_w6_d2_A_shiftReg_392 |      7(0,018158%) |      7(0,018158%) |  0(0,005000%) |   0(0,005000%) |     12(0,016278%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer4_out_31_V_1_U                                                   |                                        design_1_myproject_axi_0_3_fifo_w6_d2_A_126 |     12(0,027556%) |     12(0,027556%) |  0(0,005000%) |   0(0,005000%) |     16(0,020038%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer4_out_31_V_1_U)                                               |                                        design_1_myproject_axi_0_3_fifo_w6_d2_A_126 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w6_d2_A_ram                                                  |                               design_1_myproject_axi_0_3_fifo_w6_d2_A_shiftReg_391 |      7(0,018158%) |      7(0,018158%) |  0(0,005000%) |   0(0,005000%) |     12(0,016278%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer4_out_32_V_1_U                                                   |                                        design_1_myproject_axi_0_3_fifo_w6_d2_A_127 |     12(0,027556%) |     12(0,027556%) |  0(0,005000%) |   0(0,005000%) |     16(0,020038%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer4_out_32_V_1_U)                                               |                                        design_1_myproject_axi_0_3_fifo_w6_d2_A_127 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w6_d2_A_ram                                                  |                               design_1_myproject_axi_0_3_fifo_w6_d2_A_shiftReg_390 |      7(0,018158%) |      7(0,018158%) |  0(0,005000%) |   0(0,005000%) |     12(0,016278%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer4_out_33_V_1_U                                                   |                                        design_1_myproject_axi_0_3_fifo_w6_d2_A_128 |     12(0,027556%) |     12(0,027556%) |  0(0,005000%) |   0(0,005000%) |     16(0,020038%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer4_out_33_V_1_U)                                               |                                        design_1_myproject_axi_0_3_fifo_w6_d2_A_128 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w6_d2_A_ram                                                  |                               design_1_myproject_axi_0_3_fifo_w6_d2_A_shiftReg_389 |      7(0,018158%) |      7(0,018158%) |  0(0,005000%) |   0(0,005000%) |     12(0,016278%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer4_out_34_V_1_U                                                   |                                        design_1_myproject_axi_0_3_fifo_w6_d2_A_129 |     12(0,027556%) |     12(0,027556%) |  0(0,005000%) |   0(0,005000%) |     16(0,020038%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer4_out_34_V_1_U)                                               |                                        design_1_myproject_axi_0_3_fifo_w6_d2_A_129 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w6_d2_A_ram                                                  |                               design_1_myproject_axi_0_3_fifo_w6_d2_A_shiftReg_388 |      7(0,018158%) |      7(0,018158%) |  0(0,005000%) |   0(0,005000%) |     12(0,016278%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer4_out_35_V_1_U                                                   |                                        design_1_myproject_axi_0_3_fifo_w6_d2_A_130 |     12(0,027556%) |     12(0,027556%) |  0(0,005000%) |   0(0,005000%) |     16(0,020038%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer4_out_35_V_1_U)                                               |                                        design_1_myproject_axi_0_3_fifo_w6_d2_A_130 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w6_d2_A_ram                                                  |                               design_1_myproject_axi_0_3_fifo_w6_d2_A_shiftReg_387 |      7(0,018158%) |      7(0,018158%) |  0(0,005000%) |   0(0,005000%) |     12(0,016278%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer4_out_36_V_1_U                                                   |                                        design_1_myproject_axi_0_3_fifo_w6_d2_A_131 |     13(0,029436%) |     13(0,029436%) |  0(0,005000%) |   0(0,005000%) |     16(0,020038%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer4_out_36_V_1_U)                                               |                                        design_1_myproject_axi_0_3_fifo_w6_d2_A_131 |      6(0,016278%) |      6(0,016278%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w6_d2_A_ram                                                  |                               design_1_myproject_axi_0_3_fifo_w6_d2_A_shiftReg_386 |      7(0,018158%) |      7(0,018158%) |  0(0,005000%) |   0(0,005000%) |     12(0,016278%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer4_out_37_V_1_U                                                   |                                        design_1_myproject_axi_0_3_fifo_w6_d2_A_132 |     12(0,027556%) |     12(0,027556%) |  0(0,005000%) |   0(0,005000%) |     16(0,020038%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer4_out_37_V_1_U)                                               |                                        design_1_myproject_axi_0_3_fifo_w6_d2_A_132 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w6_d2_A_ram                                                  |                               design_1_myproject_axi_0_3_fifo_w6_d2_A_shiftReg_385 |      7(0,018158%) |      7(0,018158%) |  0(0,005000%) |   0(0,005000%) |     12(0,016278%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer4_out_38_V_1_U                                                   |                                        design_1_myproject_axi_0_3_fifo_w6_d2_A_133 |     12(0,027556%) |     12(0,027556%) |  0(0,005000%) |   0(0,005000%) |     16(0,020038%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer4_out_38_V_1_U)                                               |                                        design_1_myproject_axi_0_3_fifo_w6_d2_A_133 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w6_d2_A_ram                                                  |                               design_1_myproject_axi_0_3_fifo_w6_d2_A_shiftReg_384 |      7(0,018158%) |      7(0,018158%) |  0(0,005000%) |   0(0,005000%) |     12(0,016278%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer4_out_39_V_1_U                                                   |                                        design_1_myproject_axi_0_3_fifo_w6_d2_A_134 |     13(0,029436%) |     13(0,029436%) |  0(0,005000%) |   0(0,005000%) |     16(0,020038%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer4_out_39_V_1_U)                                               |                                        design_1_myproject_axi_0_3_fifo_w6_d2_A_134 |      6(0,016278%) |      6(0,016278%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w6_d2_A_ram                                                  |                               design_1_myproject_axi_0_3_fifo_w6_d2_A_shiftReg_383 |      7(0,018158%) |      7(0,018158%) |  0(0,005000%) |   0(0,005000%) |     12(0,016278%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer4_out_3_V_1_U                                                    |                                        design_1_myproject_axi_0_3_fifo_w6_d2_A_135 |     12(0,027556%) |     12(0,027556%) |  0(0,005000%) |   0(0,005000%) |     16(0,020038%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer4_out_3_V_1_U)                                                |                                        design_1_myproject_axi_0_3_fifo_w6_d2_A_135 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w6_d2_A_ram                                                  |                               design_1_myproject_axi_0_3_fifo_w6_d2_A_shiftReg_382 |      7(0,018158%) |      7(0,018158%) |  0(0,005000%) |   0(0,005000%) |     12(0,016278%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer4_out_40_V_1_U                                                   |                                        design_1_myproject_axi_0_3_fifo_w6_d2_A_136 |     12(0,027556%) |     12(0,027556%) |  0(0,005000%) |   0(0,005000%) |     16(0,020038%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer4_out_40_V_1_U)                                               |                                        design_1_myproject_axi_0_3_fifo_w6_d2_A_136 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w6_d2_A_ram                                                  |                               design_1_myproject_axi_0_3_fifo_w6_d2_A_shiftReg_381 |      7(0,018158%) |      7(0,018158%) |  0(0,005000%) |   0(0,005000%) |     12(0,016278%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer4_out_41_V_1_U                                                   |                                        design_1_myproject_axi_0_3_fifo_w6_d2_A_137 |     14(0,031316%) |     14(0,031316%) |  0(0,005000%) |   0(0,005000%) |     16(0,020038%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer4_out_41_V_1_U)                                               |                                        design_1_myproject_axi_0_3_fifo_w6_d2_A_137 |      7(0,018158%) |      7(0,018158%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w6_d2_A_ram                                                  |                               design_1_myproject_axi_0_3_fifo_w6_d2_A_shiftReg_380 |      7(0,018158%) |      7(0,018158%) |  0(0,005000%) |   0(0,005000%) |     12(0,016278%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer4_out_42_V_1_U                                                   |                                        design_1_myproject_axi_0_3_fifo_w6_d2_A_138 |     12(0,027556%) |     12(0,027556%) |  0(0,005000%) |   0(0,005000%) |     16(0,020038%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer4_out_42_V_1_U)                                               |                                        design_1_myproject_axi_0_3_fifo_w6_d2_A_138 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w6_d2_A_ram                                                  |                               design_1_myproject_axi_0_3_fifo_w6_d2_A_shiftReg_379 |      7(0,018158%) |      7(0,018158%) |  0(0,005000%) |   0(0,005000%) |     12(0,016278%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer4_out_43_V_1_U                                                   |                                        design_1_myproject_axi_0_3_fifo_w6_d2_A_139 |     12(0,027556%) |     12(0,027556%) |  0(0,005000%) |   0(0,005000%) |     16(0,020038%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer4_out_43_V_1_U)                                               |                                        design_1_myproject_axi_0_3_fifo_w6_d2_A_139 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w6_d2_A_ram                                                  |                               design_1_myproject_axi_0_3_fifo_w6_d2_A_shiftReg_378 |      7(0,018158%) |      7(0,018158%) |  0(0,005000%) |   0(0,005000%) |     12(0,016278%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer4_out_44_V_1_U                                                   |                                        design_1_myproject_axi_0_3_fifo_w6_d2_A_140 |     12(0,027556%) |     12(0,027556%) |  0(0,005000%) |   0(0,005000%) |     16(0,020038%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer4_out_44_V_1_U)                                               |                                        design_1_myproject_axi_0_3_fifo_w6_d2_A_140 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w6_d2_A_ram                                                  |                               design_1_myproject_axi_0_3_fifo_w6_d2_A_shiftReg_377 |      7(0,018158%) |      7(0,018158%) |  0(0,005000%) |   0(0,005000%) |     12(0,016278%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer4_out_45_V_1_U                                                   |                                        design_1_myproject_axi_0_3_fifo_w6_d2_A_141 |     12(0,027556%) |     12(0,027556%) |  0(0,005000%) |   0(0,005000%) |     16(0,020038%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer4_out_45_V_1_U)                                               |                                        design_1_myproject_axi_0_3_fifo_w6_d2_A_141 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w6_d2_A_ram                                                  |                               design_1_myproject_axi_0_3_fifo_w6_d2_A_shiftReg_376 |      7(0,018158%) |      7(0,018158%) |  0(0,005000%) |   0(0,005000%) |     12(0,016278%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer4_out_46_V_1_U                                                   |                                        design_1_myproject_axi_0_3_fifo_w6_d2_A_142 |     12(0,027556%) |     12(0,027556%) |  0(0,005000%) |   0(0,005000%) |     16(0,020038%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer4_out_46_V_1_U)                                               |                                        design_1_myproject_axi_0_3_fifo_w6_d2_A_142 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w6_d2_A_ram                                                  |                               design_1_myproject_axi_0_3_fifo_w6_d2_A_shiftReg_375 |      7(0,018158%) |      7(0,018158%) |  0(0,005000%) |   0(0,005000%) |     12(0,016278%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer4_out_47_V_1_U                                                   |                                        design_1_myproject_axi_0_3_fifo_w6_d2_A_143 |     13(0,029436%) |     13(0,029436%) |  0(0,005000%) |   0(0,005000%) |     16(0,020038%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer4_out_47_V_1_U)                                               |                                        design_1_myproject_axi_0_3_fifo_w6_d2_A_143 |      6(0,016278%) |      6(0,016278%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w6_d2_A_ram                                                  |                               design_1_myproject_axi_0_3_fifo_w6_d2_A_shiftReg_374 |      7(0,018158%) |      7(0,018158%) |  0(0,005000%) |   0(0,005000%) |     12(0,016278%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer4_out_48_V_1_U                                                   |                                        design_1_myproject_axi_0_3_fifo_w6_d2_A_144 |     12(0,027556%) |     12(0,027556%) |  0(0,005000%) |   0(0,005000%) |     16(0,020038%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer4_out_48_V_1_U)                                               |                                        design_1_myproject_axi_0_3_fifo_w6_d2_A_144 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w6_d2_A_ram                                                  |                               design_1_myproject_axi_0_3_fifo_w6_d2_A_shiftReg_373 |      7(0,018158%) |      7(0,018158%) |  0(0,005000%) |   0(0,005000%) |     12(0,016278%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer4_out_49_V_1_U                                                   |                                        design_1_myproject_axi_0_3_fifo_w6_d2_A_145 |     12(0,027556%) |     12(0,027556%) |  0(0,005000%) |   0(0,005000%) |     16(0,020038%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer4_out_49_V_1_U)                                               |                                        design_1_myproject_axi_0_3_fifo_w6_d2_A_145 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w6_d2_A_ram                                                  |                               design_1_myproject_axi_0_3_fifo_w6_d2_A_shiftReg_372 |      7(0,018158%) |      7(0,018158%) |  0(0,005000%) |   0(0,005000%) |     12(0,016278%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer4_out_4_V_1_U                                                    |                                        design_1_myproject_axi_0_3_fifo_w6_d2_A_146 |     12(0,027556%) |     12(0,027556%) |  0(0,005000%) |   0(0,005000%) |     16(0,020038%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer4_out_4_V_1_U)                                                |                                        design_1_myproject_axi_0_3_fifo_w6_d2_A_146 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w6_d2_A_ram                                                  |                               design_1_myproject_axi_0_3_fifo_w6_d2_A_shiftReg_371 |      7(0,018158%) |      7(0,018158%) |  0(0,005000%) |   0(0,005000%) |     12(0,016278%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer4_out_50_V_1_U                                                   |                                        design_1_myproject_axi_0_3_fifo_w6_d2_A_147 |     12(0,027556%) |     12(0,027556%) |  0(0,005000%) |   0(0,005000%) |     16(0,020038%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer4_out_50_V_1_U)                                               |                                        design_1_myproject_axi_0_3_fifo_w6_d2_A_147 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w6_d2_A_ram                                                  |                               design_1_myproject_axi_0_3_fifo_w6_d2_A_shiftReg_370 |      7(0,018158%) |      7(0,018158%) |  0(0,005000%) |   0(0,005000%) |     12(0,016278%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer4_out_51_V_1_U                                                   |                                        design_1_myproject_axi_0_3_fifo_w6_d2_A_148 |     12(0,027556%) |     12(0,027556%) |  0(0,005000%) |   0(0,005000%) |     16(0,020038%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer4_out_51_V_1_U)                                               |                                        design_1_myproject_axi_0_3_fifo_w6_d2_A_148 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w6_d2_A_ram                                                  |                               design_1_myproject_axi_0_3_fifo_w6_d2_A_shiftReg_369 |      7(0,018158%) |      7(0,018158%) |  0(0,005000%) |   0(0,005000%) |     12(0,016278%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer4_out_52_V_1_U                                                   |                                        design_1_myproject_axi_0_3_fifo_w6_d2_A_149 |     13(0,029436%) |     13(0,029436%) |  0(0,005000%) |   0(0,005000%) |     16(0,020038%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer4_out_52_V_1_U)                                               |                                        design_1_myproject_axi_0_3_fifo_w6_d2_A_149 |      6(0,016278%) |      6(0,016278%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w6_d2_A_ram                                                  |                               design_1_myproject_axi_0_3_fifo_w6_d2_A_shiftReg_368 |      7(0,018158%) |      7(0,018158%) |  0(0,005000%) |   0(0,005000%) |     12(0,016278%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer4_out_53_V_1_U                                                   |                                        design_1_myproject_axi_0_3_fifo_w6_d2_A_150 |     12(0,027556%) |     12(0,027556%) |  0(0,005000%) |   0(0,005000%) |     16(0,020038%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer4_out_53_V_1_U)                                               |                                        design_1_myproject_axi_0_3_fifo_w6_d2_A_150 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w6_d2_A_ram                                                  |                               design_1_myproject_axi_0_3_fifo_w6_d2_A_shiftReg_367 |      7(0,018158%) |      7(0,018158%) |  0(0,005000%) |   0(0,005000%) |     12(0,016278%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer4_out_54_V_1_U                                                   |                                        design_1_myproject_axi_0_3_fifo_w6_d2_A_151 |     12(0,027556%) |     12(0,027556%) |  0(0,005000%) |   0(0,005000%) |     16(0,020038%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer4_out_54_V_1_U)                                               |                                        design_1_myproject_axi_0_3_fifo_w6_d2_A_151 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w6_d2_A_ram                                                  |                               design_1_myproject_axi_0_3_fifo_w6_d2_A_shiftReg_366 |      7(0,018158%) |      7(0,018158%) |  0(0,005000%) |   0(0,005000%) |     12(0,016278%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer4_out_55_V_1_U                                                   |                                        design_1_myproject_axi_0_3_fifo_w6_d2_A_152 |     12(0,027556%) |     12(0,027556%) |  0(0,005000%) |   0(0,005000%) |     16(0,020038%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer4_out_55_V_1_U)                                               |                                        design_1_myproject_axi_0_3_fifo_w6_d2_A_152 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w6_d2_A_ram                                                  |                               design_1_myproject_axi_0_3_fifo_w6_d2_A_shiftReg_365 |      7(0,018158%) |      7(0,018158%) |  0(0,005000%) |   0(0,005000%) |     12(0,016278%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer4_out_56_V_1_U                                                   |                                        design_1_myproject_axi_0_3_fifo_w6_d2_A_153 |     12(0,027556%) |     12(0,027556%) |  0(0,005000%) |   0(0,005000%) |     16(0,020038%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer4_out_56_V_1_U)                                               |                                        design_1_myproject_axi_0_3_fifo_w6_d2_A_153 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w6_d2_A_ram                                                  |                               design_1_myproject_axi_0_3_fifo_w6_d2_A_shiftReg_364 |      7(0,018158%) |      7(0,018158%) |  0(0,005000%) |   0(0,005000%) |     12(0,016278%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer4_out_57_V_1_U                                                   |                                        design_1_myproject_axi_0_3_fifo_w6_d2_A_154 |     12(0,027556%) |     12(0,027556%) |  0(0,005000%) |   0(0,005000%) |     16(0,020038%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer4_out_57_V_1_U)                                               |                                        design_1_myproject_axi_0_3_fifo_w6_d2_A_154 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w6_d2_A_ram                                                  |                               design_1_myproject_axi_0_3_fifo_w6_d2_A_shiftReg_363 |      7(0,018158%) |      7(0,018158%) |  0(0,005000%) |   0(0,005000%) |     12(0,016278%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer4_out_58_V_1_U                                                   |                                        design_1_myproject_axi_0_3_fifo_w6_d2_A_155 |     13(0,029436%) |     13(0,029436%) |  0(0,005000%) |   0(0,005000%) |     16(0,020038%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer4_out_58_V_1_U)                                               |                                        design_1_myproject_axi_0_3_fifo_w6_d2_A_155 |      6(0,016278%) |      6(0,016278%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w6_d2_A_ram                                                  |                               design_1_myproject_axi_0_3_fifo_w6_d2_A_shiftReg_362 |      7(0,018158%) |      7(0,018158%) |  0(0,005000%) |   0(0,005000%) |     12(0,016278%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer4_out_59_V_1_U                                                   |                                        design_1_myproject_axi_0_3_fifo_w6_d2_A_156 |     12(0,027556%) |     12(0,027556%) |  0(0,005000%) |   0(0,005000%) |     16(0,020038%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer4_out_59_V_1_U)                                               |                                        design_1_myproject_axi_0_3_fifo_w6_d2_A_156 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w6_d2_A_ram                                                  |                               design_1_myproject_axi_0_3_fifo_w6_d2_A_shiftReg_361 |      7(0,018158%) |      7(0,018158%) |  0(0,005000%) |   0(0,005000%) |     12(0,016278%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer4_out_5_V_1_U                                                    |                                        design_1_myproject_axi_0_3_fifo_w6_d2_A_157 |     12(0,027556%) |     12(0,027556%) |  0(0,005000%) |   0(0,005000%) |     16(0,020038%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer4_out_5_V_1_U)                                                |                                        design_1_myproject_axi_0_3_fifo_w6_d2_A_157 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w6_d2_A_ram                                                  |                               design_1_myproject_axi_0_3_fifo_w6_d2_A_shiftReg_360 |      7(0,018158%) |      7(0,018158%) |  0(0,005000%) |   0(0,005000%) |     12(0,016278%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer4_out_60_V_1_U                                                   |                                        design_1_myproject_axi_0_3_fifo_w6_d2_A_158 |     12(0,027556%) |     12(0,027556%) |  0(0,005000%) |   0(0,005000%) |     16(0,020038%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer4_out_60_V_1_U)                                               |                                        design_1_myproject_axi_0_3_fifo_w6_d2_A_158 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w6_d2_A_ram                                                  |                               design_1_myproject_axi_0_3_fifo_w6_d2_A_shiftReg_359 |      7(0,018158%) |      7(0,018158%) |  0(0,005000%) |   0(0,005000%) |     12(0,016278%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer4_out_61_V_1_U                                                   |                                        design_1_myproject_axi_0_3_fifo_w6_d2_A_159 |     12(0,027556%) |     12(0,027556%) |  0(0,005000%) |   0(0,005000%) |     16(0,020038%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer4_out_61_V_1_U)                                               |                                        design_1_myproject_axi_0_3_fifo_w6_d2_A_159 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w6_d2_A_ram                                                  |                               design_1_myproject_axi_0_3_fifo_w6_d2_A_shiftReg_358 |      7(0,018158%) |      7(0,018158%) |  0(0,005000%) |   0(0,005000%) |     12(0,016278%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer4_out_62_V_1_U                                                   |                                        design_1_myproject_axi_0_3_fifo_w6_d2_A_160 |     12(0,027556%) |     12(0,027556%) |  0(0,005000%) |   0(0,005000%) |     16(0,020038%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer4_out_62_V_1_U)                                               |                                        design_1_myproject_axi_0_3_fifo_w6_d2_A_160 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w6_d2_A_ram                                                  |                               design_1_myproject_axi_0_3_fifo_w6_d2_A_shiftReg_357 |      7(0,018158%) |      7(0,018158%) |  0(0,005000%) |   0(0,005000%) |     12(0,016278%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer4_out_63_V_1_U                                                   |                                        design_1_myproject_axi_0_3_fifo_w6_d2_A_161 |     13(0,029436%) |     13(0,029436%) |  0(0,005000%) |   0(0,005000%) |     16(0,020038%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer4_out_63_V_1_U)                                               |                                        design_1_myproject_axi_0_3_fifo_w6_d2_A_161 |      6(0,016278%) |      6(0,016278%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w6_d2_A_ram                                                  |                               design_1_myproject_axi_0_3_fifo_w6_d2_A_shiftReg_356 |      7(0,018158%) |      7(0,018158%) |  0(0,005000%) |   0(0,005000%) |     12(0,016278%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer4_out_6_V_1_U                                                    |                                        design_1_myproject_axi_0_3_fifo_w6_d2_A_162 |     12(0,027556%) |     12(0,027556%) |  0(0,005000%) |   0(0,005000%) |     16(0,020038%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer4_out_6_V_1_U)                                                |                                        design_1_myproject_axi_0_3_fifo_w6_d2_A_162 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w6_d2_A_ram                                                  |                               design_1_myproject_axi_0_3_fifo_w6_d2_A_shiftReg_355 |      7(0,018158%) |      7(0,018158%) |  0(0,005000%) |   0(0,005000%) |     12(0,016278%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer4_out_7_V_1_U                                                    |                                        design_1_myproject_axi_0_3_fifo_w6_d2_A_163 |     12(0,027556%) |     12(0,027556%) |  0(0,005000%) |   0(0,005000%) |     16(0,020038%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer4_out_7_V_1_U)                                                |                                        design_1_myproject_axi_0_3_fifo_w6_d2_A_163 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w6_d2_A_ram                                                  |                               design_1_myproject_axi_0_3_fifo_w6_d2_A_shiftReg_354 |      7(0,018158%) |      7(0,018158%) |  0(0,005000%) |   0(0,005000%) |     12(0,016278%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer4_out_8_V_1_U                                                    |                                        design_1_myproject_axi_0_3_fifo_w6_d2_A_164 |     12(0,027556%) |     12(0,027556%) |  0(0,005000%) |   0(0,005000%) |     16(0,020038%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer4_out_8_V_1_U)                                                |                                        design_1_myproject_axi_0_3_fifo_w6_d2_A_164 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w6_d2_A_ram                                                  |                               design_1_myproject_axi_0_3_fifo_w6_d2_A_shiftReg_353 |      7(0,018158%) |      7(0,018158%) |  0(0,005000%) |   0(0,005000%) |     12(0,016278%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer4_out_9_V_1_U                                                    |                                        design_1_myproject_axi_0_3_fifo_w6_d2_A_165 |     12(0,027556%) |     12(0,027556%) |  0(0,005000%) |   0(0,005000%) |     16(0,020038%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer4_out_9_V_1_U)                                                |                                        design_1_myproject_axi_0_3_fifo_w6_d2_A_165 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w6_d2_A_ram                                                  |                               design_1_myproject_axi_0_3_fifo_w6_d2_A_shiftReg_352 |      7(0,018158%) |      7(0,018158%) |  0(0,005000%) |   0(0,005000%) |     12(0,016278%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer5_out_0_V_1_U                                                    |                                       design_1_myproject_axi_0_3_fifo_w16_d2_A_166 |     52(0,102744%) |     52(0,102744%) |  0(0,005000%) |   0(0,005000%) |     36(0,038835%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer5_out_0_V_1_U)                                                |                                       design_1_myproject_axi_0_3_fifo_w16_d2_A_166 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w16_d2_A_ram                                                 |                              design_1_myproject_axi_0_3_fifo_w16_d2_A_shiftReg_351 |     48(0,095226%) |     48(0,095226%) |  0(0,005000%) |   0(0,005000%) |     32(0,035075%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer5_out_10_V_1_U                                                   |                                       design_1_myproject_axi_0_3_fifo_w16_d2_A_167 |     52(0,102744%) |     52(0,102744%) |  0(0,005000%) |   0(0,005000%) |     36(0,038835%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer5_out_10_V_1_U)                                               |                                       design_1_myproject_axi_0_3_fifo_w16_d2_A_167 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w16_d2_A_ram                                                 |                              design_1_myproject_axi_0_3_fifo_w16_d2_A_shiftReg_350 |     48(0,095226%) |     48(0,095226%) |  0(0,005000%) |   0(0,005000%) |     32(0,035075%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer5_out_11_V_1_U                                                   |                                       design_1_myproject_axi_0_3_fifo_w16_d2_A_168 |     52(0,102744%) |     52(0,102744%) |  0(0,005000%) |   0(0,005000%) |     36(0,038835%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer5_out_11_V_1_U)                                               |                                       design_1_myproject_axi_0_3_fifo_w16_d2_A_168 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w16_d2_A_ram                                                 |                              design_1_myproject_axi_0_3_fifo_w16_d2_A_shiftReg_349 |     48(0,095226%) |     48(0,095226%) |  0(0,005000%) |   0(0,005000%) |     32(0,035075%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer5_out_12_V_1_U                                                   |                                       design_1_myproject_axi_0_3_fifo_w16_d2_A_169 |     54(0,106504%) |     54(0,106504%) |  0(0,005000%) |   0(0,005000%) |     36(0,038835%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer5_out_12_V_1_U)                                               |                                       design_1_myproject_axi_0_3_fifo_w16_d2_A_169 |      7(0,018158%) |      7(0,018158%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w16_d2_A_ram                                                 |                              design_1_myproject_axi_0_3_fifo_w16_d2_A_shiftReg_348 |     48(0,095226%) |     48(0,095226%) |  0(0,005000%) |   0(0,005000%) |     32(0,035075%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer5_out_13_V_1_U                                                   |                                       design_1_myproject_axi_0_3_fifo_w16_d2_A_170 |     53(0,104624%) |     53(0,104624%) |  0(0,005000%) |   0(0,005000%) |     36(0,038835%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer5_out_13_V_1_U)                                               |                                       design_1_myproject_axi_0_3_fifo_w16_d2_A_170 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w16_d2_A_ram                                                 |                              design_1_myproject_axi_0_3_fifo_w16_d2_A_shiftReg_347 |     48(0,095226%) |     48(0,095226%) |  0(0,005000%) |   0(0,005000%) |     32(0,035075%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer5_out_14_V_1_U                                                   |                                       design_1_myproject_axi_0_3_fifo_w16_d2_A_171 |     54(0,106504%) |     54(0,106504%) |  0(0,005000%) |   0(0,005000%) |     36(0,038835%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer5_out_14_V_1_U)                                               |                                       design_1_myproject_axi_0_3_fifo_w16_d2_A_171 |      6(0,016278%) |      6(0,016278%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w16_d2_A_ram                                                 |                              design_1_myproject_axi_0_3_fifo_w16_d2_A_shiftReg_346 |     48(0,095226%) |     48(0,095226%) |  0(0,005000%) |   0(0,005000%) |     32(0,035075%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer5_out_15_V_1_U                                                   |                                       design_1_myproject_axi_0_3_fifo_w16_d2_A_172 |     52(0,102744%) |     52(0,102744%) |  0(0,005000%) |   0(0,005000%) |     36(0,038835%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer5_out_15_V_1_U)                                               |                                       design_1_myproject_axi_0_3_fifo_w16_d2_A_172 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w16_d2_A_ram                                                 |                              design_1_myproject_axi_0_3_fifo_w16_d2_A_shiftReg_345 |     48(0,095226%) |     48(0,095226%) |  0(0,005000%) |   0(0,005000%) |     32(0,035075%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer5_out_16_V_1_U                                                   |                                       design_1_myproject_axi_0_3_fifo_w16_d2_A_173 |     52(0,102744%) |     52(0,102744%) |  0(0,005000%) |   0(0,005000%) |     36(0,038835%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer5_out_16_V_1_U)                                               |                                       design_1_myproject_axi_0_3_fifo_w16_d2_A_173 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w16_d2_A_ram                                                 |                              design_1_myproject_axi_0_3_fifo_w16_d2_A_shiftReg_344 |     48(0,095226%) |     48(0,095226%) |  0(0,005000%) |   0(0,005000%) |     32(0,035075%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer5_out_17_V_1_U                                                   |                                       design_1_myproject_axi_0_3_fifo_w16_d2_A_174 |     52(0,102744%) |     52(0,102744%) |  0(0,005000%) |   0(0,005000%) |     36(0,038835%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer5_out_17_V_1_U)                                               |                                       design_1_myproject_axi_0_3_fifo_w16_d2_A_174 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w16_d2_A_ram                                                 |                              design_1_myproject_axi_0_3_fifo_w16_d2_A_shiftReg_343 |     48(0,095226%) |     48(0,095226%) |  0(0,005000%) |   0(0,005000%) |     32(0,035075%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer5_out_18_V_1_U                                                   |                                       design_1_myproject_axi_0_3_fifo_w16_d2_A_175 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer5_out_19_V_1_U                                                   |                                       design_1_myproject_axi_0_3_fifo_w16_d2_A_176 |     52(0,102744%) |     52(0,102744%) |  0(0,005000%) |   0(0,005000%) |     36(0,038835%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer5_out_19_V_1_U)                                               |                                       design_1_myproject_axi_0_3_fifo_w16_d2_A_176 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w16_d2_A_ram                                                 |                              design_1_myproject_axi_0_3_fifo_w16_d2_A_shiftReg_342 |     48(0,095226%) |     48(0,095226%) |  0(0,005000%) |   0(0,005000%) |     32(0,035075%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer5_out_1_V_1_U                                                    |                                       design_1_myproject_axi_0_3_fifo_w16_d2_A_177 |     53(0,104624%) |     53(0,104624%) |  0(0,005000%) |   0(0,005000%) |     36(0,038835%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer5_out_1_V_1_U)                                                |                                       design_1_myproject_axi_0_3_fifo_w16_d2_A_177 |      6(0,016278%) |      6(0,016278%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w16_d2_A_ram                                                 |                              design_1_myproject_axi_0_3_fifo_w16_d2_A_shiftReg_341 |     48(0,095226%) |     48(0,095226%) |  0(0,005000%) |   0(0,005000%) |     32(0,035075%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer5_out_20_V_1_U                                                   |                                       design_1_myproject_axi_0_3_fifo_w16_d2_A_178 |     52(0,102744%) |     52(0,102744%) |  0(0,005000%) |   0(0,005000%) |     36(0,038835%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer5_out_20_V_1_U)                                               |                                       design_1_myproject_axi_0_3_fifo_w16_d2_A_178 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w16_d2_A_ram                                                 |                              design_1_myproject_axi_0_3_fifo_w16_d2_A_shiftReg_340 |     48(0,095226%) |     48(0,095226%) |  0(0,005000%) |   0(0,005000%) |     32(0,035075%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer5_out_21_V_1_U                                                   |                                       design_1_myproject_axi_0_3_fifo_w16_d2_A_179 |     53(0,104624%) |     53(0,104624%) |  0(0,005000%) |   0(0,005000%) |     36(0,038835%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer5_out_21_V_1_U)                                               |                                       design_1_myproject_axi_0_3_fifo_w16_d2_A_179 |      6(0,016278%) |      6(0,016278%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w16_d2_A_ram                                                 |                              design_1_myproject_axi_0_3_fifo_w16_d2_A_shiftReg_339 |     48(0,095226%) |     48(0,095226%) |  0(0,005000%) |   0(0,005000%) |     32(0,035075%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer5_out_22_V_1_U                                                   |                                       design_1_myproject_axi_0_3_fifo_w16_d2_A_180 |     52(0,102744%) |     52(0,102744%) |  0(0,005000%) |   0(0,005000%) |     36(0,038835%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer5_out_22_V_1_U)                                               |                                       design_1_myproject_axi_0_3_fifo_w16_d2_A_180 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w16_d2_A_ram                                                 |                              design_1_myproject_axi_0_3_fifo_w16_d2_A_shiftReg_338 |     48(0,095226%) |     48(0,095226%) |  0(0,005000%) |   0(0,005000%) |     32(0,035075%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer5_out_23_V_1_U                                                   |                                       design_1_myproject_axi_0_3_fifo_w16_d2_A_181 |     53(0,104624%) |     53(0,104624%) |  0(0,005000%) |   0(0,005000%) |     36(0,038835%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer5_out_23_V_1_U)                                               |                                       design_1_myproject_axi_0_3_fifo_w16_d2_A_181 |      6(0,016278%) |      6(0,016278%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w16_d2_A_ram                                                 |                              design_1_myproject_axi_0_3_fifo_w16_d2_A_shiftReg_337 |     48(0,095226%) |     48(0,095226%) |  0(0,005000%) |   0(0,005000%) |     32(0,035075%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer5_out_24_V_1_U                                                   |                                       design_1_myproject_axi_0_3_fifo_w16_d2_A_182 |     52(0,102744%) |     52(0,102744%) |  0(0,005000%) |   0(0,005000%) |     36(0,038835%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer5_out_24_V_1_U)                                               |                                       design_1_myproject_axi_0_3_fifo_w16_d2_A_182 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w16_d2_A_ram                                                 |                              design_1_myproject_axi_0_3_fifo_w16_d2_A_shiftReg_336 |     48(0,095226%) |     48(0,095226%) |  0(0,005000%) |   0(0,005000%) |     32(0,035075%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer5_out_25_V_1_U                                                   |                                       design_1_myproject_axi_0_3_fifo_w16_d2_A_183 |     52(0,102744%) |     52(0,102744%) |  0(0,005000%) |   0(0,005000%) |     36(0,038835%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer5_out_25_V_1_U)                                               |                                       design_1_myproject_axi_0_3_fifo_w16_d2_A_183 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w16_d2_A_ram                                                 |                              design_1_myproject_axi_0_3_fifo_w16_d2_A_shiftReg_335 |     48(0,095226%) |     48(0,095226%) |  0(0,005000%) |   0(0,005000%) |     32(0,035075%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer5_out_26_V_1_U                                                   |                                       design_1_myproject_axi_0_3_fifo_w16_d2_A_184 |     52(0,102744%) |     52(0,102744%) |  0(0,005000%) |   0(0,005000%) |     36(0,038835%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer5_out_26_V_1_U)                                               |                                       design_1_myproject_axi_0_3_fifo_w16_d2_A_184 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w16_d2_A_ram                                                 |                              design_1_myproject_axi_0_3_fifo_w16_d2_A_shiftReg_334 |     48(0,095226%) |     48(0,095226%) |  0(0,005000%) |   0(0,005000%) |     32(0,035075%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer5_out_27_V_1_U                                                   |                                       design_1_myproject_axi_0_3_fifo_w16_d2_A_185 |     53(0,104624%) |     53(0,104624%) |  0(0,005000%) |   0(0,005000%) |     36(0,038835%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer5_out_27_V_1_U)                                               |                                       design_1_myproject_axi_0_3_fifo_w16_d2_A_185 |      6(0,016278%) |      6(0,016278%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w16_d2_A_ram                                                 |                              design_1_myproject_axi_0_3_fifo_w16_d2_A_shiftReg_333 |     48(0,095226%) |     48(0,095226%) |  0(0,005000%) |   0(0,005000%) |     32(0,035075%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer5_out_28_V_1_U                                                   |                                       design_1_myproject_axi_0_3_fifo_w16_d2_A_186 |     52(0,102744%) |     52(0,102744%) |  0(0,005000%) |   0(0,005000%) |     36(0,038835%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer5_out_28_V_1_U)                                               |                                       design_1_myproject_axi_0_3_fifo_w16_d2_A_186 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w16_d2_A_ram                                                 |                              design_1_myproject_axi_0_3_fifo_w16_d2_A_shiftReg_332 |     48(0,095226%) |     48(0,095226%) |  0(0,005000%) |   0(0,005000%) |     32(0,035075%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer5_out_29_V_1_U                                                   |                                       design_1_myproject_axi_0_3_fifo_w16_d2_A_187 |     55(0,108383%) |     55(0,108383%) |  0(0,005000%) |   0(0,005000%) |     36(0,038835%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer5_out_29_V_1_U)                                               |                                       design_1_myproject_axi_0_3_fifo_w16_d2_A_187 |      8(0,020038%) |      8(0,020038%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w16_d2_A_ram                                                 |                              design_1_myproject_axi_0_3_fifo_w16_d2_A_shiftReg_331 |     48(0,095226%) |     48(0,095226%) |  0(0,005000%) |   0(0,005000%) |     32(0,035075%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer5_out_2_V_1_U                                                    |                                       design_1_myproject_axi_0_3_fifo_w16_d2_A_188 |     52(0,102744%) |     52(0,102744%) |  0(0,005000%) |   0(0,005000%) |     36(0,038835%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer5_out_2_V_1_U)                                                |                                       design_1_myproject_axi_0_3_fifo_w16_d2_A_188 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w16_d2_A_ram                                                 |                              design_1_myproject_axi_0_3_fifo_w16_d2_A_shiftReg_330 |     48(0,095226%) |     48(0,095226%) |  0(0,005000%) |   0(0,005000%) |     32(0,035075%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer5_out_30_V_1_U                                                   |                                       design_1_myproject_axi_0_3_fifo_w16_d2_A_189 |     52(0,102744%) |     52(0,102744%) |  0(0,005000%) |   0(0,005000%) |     36(0,038835%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer5_out_30_V_1_U)                                               |                                       design_1_myproject_axi_0_3_fifo_w16_d2_A_189 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w16_d2_A_ram                                                 |                              design_1_myproject_axi_0_3_fifo_w16_d2_A_shiftReg_329 |     48(0,095226%) |     48(0,095226%) |  0(0,005000%) |   0(0,005000%) |     32(0,035075%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer5_out_31_V_1_U                                                   |                                       design_1_myproject_axi_0_3_fifo_w16_d2_A_190 |     52(0,102744%) |     52(0,102744%) |  0(0,005000%) |   0(0,005000%) |     36(0,038835%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer5_out_31_V_1_U)                                               |                                       design_1_myproject_axi_0_3_fifo_w16_d2_A_190 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w16_d2_A_ram                                                 |                              design_1_myproject_axi_0_3_fifo_w16_d2_A_shiftReg_328 |     48(0,095226%) |     48(0,095226%) |  0(0,005000%) |   0(0,005000%) |     32(0,035075%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer5_out_3_V_1_U                                                    |                                       design_1_myproject_axi_0_3_fifo_w16_d2_A_191 |     52(0,102744%) |     52(0,102744%) |  0(0,005000%) |   0(0,005000%) |     36(0,038835%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer5_out_3_V_1_U)                                                |                                       design_1_myproject_axi_0_3_fifo_w16_d2_A_191 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w16_d2_A_ram                                                 |                              design_1_myproject_axi_0_3_fifo_w16_d2_A_shiftReg_327 |     48(0,095226%) |     48(0,095226%) |  0(0,005000%) |   0(0,005000%) |     32(0,035075%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer5_out_4_V_1_U                                                    |                                       design_1_myproject_axi_0_3_fifo_w16_d2_A_192 |     52(0,102744%) |     52(0,102744%) |  0(0,005000%) |   0(0,005000%) |     36(0,038835%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer5_out_4_V_1_U)                                                |                                       design_1_myproject_axi_0_3_fifo_w16_d2_A_192 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w16_d2_A_ram                                                 |                              design_1_myproject_axi_0_3_fifo_w16_d2_A_shiftReg_326 |     48(0,095226%) |     48(0,095226%) |  0(0,005000%) |   0(0,005000%) |     32(0,035075%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer5_out_5_V_1_U                                                    |                                       design_1_myproject_axi_0_3_fifo_w16_d2_A_193 |     54(0,106504%) |     54(0,106504%) |  0(0,005000%) |   0(0,005000%) |     36(0,038835%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer5_out_5_V_1_U)                                                |                                       design_1_myproject_axi_0_3_fifo_w16_d2_A_193 |      7(0,018158%) |      7(0,018158%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w16_d2_A_ram                                                 |                              design_1_myproject_axi_0_3_fifo_w16_d2_A_shiftReg_325 |     48(0,095226%) |     48(0,095226%) |  0(0,005000%) |   0(0,005000%) |     32(0,035075%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer5_out_6_V_1_U                                                    |                                       design_1_myproject_axi_0_3_fifo_w16_d2_A_194 |     52(0,102744%) |     52(0,102744%) |  0(0,005000%) |   0(0,005000%) |     36(0,038835%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer5_out_6_V_1_U)                                                |                                       design_1_myproject_axi_0_3_fifo_w16_d2_A_194 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w16_d2_A_ram                                                 |                              design_1_myproject_axi_0_3_fifo_w16_d2_A_shiftReg_324 |     48(0,095226%) |     48(0,095226%) |  0(0,005000%) |   0(0,005000%) |     32(0,035075%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer5_out_7_V_1_U                                                    |                                       design_1_myproject_axi_0_3_fifo_w16_d2_A_195 |     53(0,104624%) |     53(0,104624%) |  0(0,005000%) |   0(0,005000%) |     36(0,038835%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer5_out_7_V_1_U)                                                |                                       design_1_myproject_axi_0_3_fifo_w16_d2_A_195 |      6(0,016278%) |      6(0,016278%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w16_d2_A_ram                                                 |                              design_1_myproject_axi_0_3_fifo_w16_d2_A_shiftReg_323 |     48(0,095226%) |     48(0,095226%) |  0(0,005000%) |   0(0,005000%) |     32(0,035075%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer5_out_8_V_1_U                                                    |                                       design_1_myproject_axi_0_3_fifo_w16_d2_A_196 |     52(0,102744%) |     52(0,102744%) |  0(0,005000%) |   0(0,005000%) |     36(0,038835%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer5_out_8_V_1_U)                                                |                                       design_1_myproject_axi_0_3_fifo_w16_d2_A_196 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w16_d2_A_ram                                                 |                              design_1_myproject_axi_0_3_fifo_w16_d2_A_shiftReg_322 |     48(0,095226%) |     48(0,095226%) |  0(0,005000%) |   0(0,005000%) |     32(0,035075%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer5_out_9_V_1_U                                                    |                                       design_1_myproject_axi_0_3_fifo_w16_d2_A_197 |      4(0,015000%) |      4(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer7_out_0_V_1_U                                                    |                                        design_1_myproject_axi_0_3_fifo_w6_d2_A_198 |     12(0,027556%) |     12(0,027556%) |  0(0,005000%) |   0(0,005000%) |     16(0,020038%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer7_out_0_V_1_U)                                                |                                        design_1_myproject_axi_0_3_fifo_w6_d2_A_198 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w6_d2_A_ram                                                  |                               design_1_myproject_axi_0_3_fifo_w6_d2_A_shiftReg_321 |      7(0,018158%) |      7(0,018158%) |  0(0,005000%) |   0(0,005000%) |     12(0,016278%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer7_out_10_V_1_U                                                   |                                        design_1_myproject_axi_0_3_fifo_w6_d2_A_199 |     12(0,027556%) |     12(0,027556%) |  0(0,005000%) |   0(0,005000%) |     16(0,020038%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer7_out_10_V_1_U)                                               |                                        design_1_myproject_axi_0_3_fifo_w6_d2_A_199 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w6_d2_A_ram                                                  |                               design_1_myproject_axi_0_3_fifo_w6_d2_A_shiftReg_320 |      7(0,018158%) |      7(0,018158%) |  0(0,005000%) |   0(0,005000%) |     12(0,016278%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer7_out_11_V_1_U                                                   |                                        design_1_myproject_axi_0_3_fifo_w6_d2_A_200 |      6(0,016278%) |      6(0,016278%) |  0(0,005000%) |   0(0,005000%) |     16(0,020038%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer7_out_11_V_1_U)                                               |                                        design_1_myproject_axi_0_3_fifo_w6_d2_A_200 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w6_d2_A_ram                                                  |                               design_1_myproject_axi_0_3_fifo_w6_d2_A_shiftReg_319 |      1(0,015000%) |      1(0,015000%) |  0(0,005000%) |   0(0,005000%) |     12(0,016278%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer7_out_12_V_1_U                                                   |                                        design_1_myproject_axi_0_3_fifo_w6_d2_A_201 |     13(0,029436%) |     13(0,029436%) |  0(0,005000%) |   0(0,005000%) |     16(0,020038%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer7_out_12_V_1_U)                                               |                                        design_1_myproject_axi_0_3_fifo_w6_d2_A_201 |      6(0,016278%) |      6(0,016278%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w6_d2_A_ram                                                  |                               design_1_myproject_axi_0_3_fifo_w6_d2_A_shiftReg_318 |      7(0,018158%) |      7(0,018158%) |  0(0,005000%) |   0(0,005000%) |     12(0,016278%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer7_out_13_V_1_U                                                   |                                        design_1_myproject_axi_0_3_fifo_w6_d2_A_202 |      6(0,016278%) |      6(0,016278%) |  0(0,005000%) |   0(0,005000%) |     16(0,020038%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer7_out_13_V_1_U)                                               |                                        design_1_myproject_axi_0_3_fifo_w6_d2_A_202 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w6_d2_A_ram                                                  |                               design_1_myproject_axi_0_3_fifo_w6_d2_A_shiftReg_317 |      1(0,015000%) |      1(0,015000%) |  0(0,005000%) |   0(0,005000%) |     12(0,016278%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer7_out_14_V_1_U                                                   |                                        design_1_myproject_axi_0_3_fifo_w6_d2_A_203 |     12(0,027556%) |     12(0,027556%) |  0(0,005000%) |   0(0,005000%) |     16(0,020038%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer7_out_14_V_1_U)                                               |                                        design_1_myproject_axi_0_3_fifo_w6_d2_A_203 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w6_d2_A_ram                                                  |                               design_1_myproject_axi_0_3_fifo_w6_d2_A_shiftReg_316 |      7(0,018158%) |      7(0,018158%) |  0(0,005000%) |   0(0,005000%) |     12(0,016278%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer7_out_15_V_1_U                                                   |                                        design_1_myproject_axi_0_3_fifo_w6_d2_A_204 |      6(0,016278%) |      6(0,016278%) |  0(0,005000%) |   0(0,005000%) |     16(0,020038%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer7_out_15_V_1_U)                                               |                                        design_1_myproject_axi_0_3_fifo_w6_d2_A_204 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w6_d2_A_ram                                                  |                               design_1_myproject_axi_0_3_fifo_w6_d2_A_shiftReg_315 |      1(0,015000%) |      1(0,015000%) |  0(0,005000%) |   0(0,005000%) |     12(0,016278%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer7_out_16_V_1_U                                                   |                                        design_1_myproject_axi_0_3_fifo_w6_d2_A_205 |     12(0,027556%) |     12(0,027556%) |  0(0,005000%) |   0(0,005000%) |     16(0,020038%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer7_out_16_V_1_U)                                               |                                        design_1_myproject_axi_0_3_fifo_w6_d2_A_205 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w6_d2_A_ram                                                  |                               design_1_myproject_axi_0_3_fifo_w6_d2_A_shiftReg_314 |      7(0,018158%) |      7(0,018158%) |  0(0,005000%) |   0(0,005000%) |     12(0,016278%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer7_out_17_V_1_U                                                   |                                        design_1_myproject_axi_0_3_fifo_w6_d2_A_206 |      6(0,016278%) |      6(0,016278%) |  0(0,005000%) |   0(0,005000%) |     16(0,020038%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer7_out_17_V_1_U)                                               |                                        design_1_myproject_axi_0_3_fifo_w6_d2_A_206 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w6_d2_A_ram                                                  |                               design_1_myproject_axi_0_3_fifo_w6_d2_A_shiftReg_313 |      1(0,015000%) |      1(0,015000%) |  0(0,005000%) |   0(0,005000%) |     12(0,016278%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer7_out_18_V_1_U                                                   |                                        design_1_myproject_axi_0_3_fifo_w6_d2_A_207 |      6(0,016278%) |      6(0,016278%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer7_out_19_V_1_U                                                   |                                        design_1_myproject_axi_0_3_fifo_w6_d2_A_208 |      6(0,016278%) |      6(0,016278%) |  0(0,005000%) |   0(0,005000%) |     16(0,020038%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer7_out_19_V_1_U)                                               |                                        design_1_myproject_axi_0_3_fifo_w6_d2_A_208 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w6_d2_A_ram                                                  |                               design_1_myproject_axi_0_3_fifo_w6_d2_A_shiftReg_312 |      1(0,015000%) |      1(0,015000%) |  0(0,005000%) |   0(0,005000%) |     12(0,016278%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer7_out_1_V_1_U                                                    |                                        design_1_myproject_axi_0_3_fifo_w6_d2_A_209 |      6(0,016278%) |      6(0,016278%) |  0(0,005000%) |   0(0,005000%) |     16(0,020038%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer7_out_1_V_1_U)                                                |                                        design_1_myproject_axi_0_3_fifo_w6_d2_A_209 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w6_d2_A_ram                                                  |                               design_1_myproject_axi_0_3_fifo_w6_d2_A_shiftReg_311 |      1(0,015000%) |      1(0,015000%) |  0(0,005000%) |   0(0,005000%) |     12(0,016278%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer7_out_20_V_1_U                                                   |                                        design_1_myproject_axi_0_3_fifo_w6_d2_A_210 |     12(0,027556%) |     12(0,027556%) |  0(0,005000%) |   0(0,005000%) |     16(0,020038%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer7_out_20_V_1_U)                                               |                                        design_1_myproject_axi_0_3_fifo_w6_d2_A_210 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w6_d2_A_ram                                                  |                               design_1_myproject_axi_0_3_fifo_w6_d2_A_shiftReg_310 |      7(0,018158%) |      7(0,018158%) |  0(0,005000%) |   0(0,005000%) |     12(0,016278%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer7_out_21_V_1_U                                                   |                                        design_1_myproject_axi_0_3_fifo_w6_d2_A_211 |      6(0,016278%) |      6(0,016278%) |  0(0,005000%) |   0(0,005000%) |     16(0,020038%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer7_out_21_V_1_U)                                               |                                        design_1_myproject_axi_0_3_fifo_w6_d2_A_211 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w6_d2_A_ram                                                  |                               design_1_myproject_axi_0_3_fifo_w6_d2_A_shiftReg_309 |      1(0,015000%) |      1(0,015000%) |  0(0,005000%) |   0(0,005000%) |     12(0,016278%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer7_out_22_V_1_U                                                   |                                        design_1_myproject_axi_0_3_fifo_w6_d2_A_212 |     12(0,027556%) |     12(0,027556%) |  0(0,005000%) |   0(0,005000%) |     16(0,020038%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer7_out_22_V_1_U)                                               |                                        design_1_myproject_axi_0_3_fifo_w6_d2_A_212 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w6_d2_A_ram                                                  |                               design_1_myproject_axi_0_3_fifo_w6_d2_A_shiftReg_308 |      7(0,018158%) |      7(0,018158%) |  0(0,005000%) |   0(0,005000%) |     12(0,016278%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer7_out_23_V_1_U                                                   |                                        design_1_myproject_axi_0_3_fifo_w6_d2_A_213 |      7(0,018158%) |      7(0,018158%) |  0(0,005000%) |   0(0,005000%) |     16(0,020038%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer7_out_23_V_1_U)                                               |                                        design_1_myproject_axi_0_3_fifo_w6_d2_A_213 |      6(0,016278%) |      6(0,016278%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w6_d2_A_ram                                                  |                               design_1_myproject_axi_0_3_fifo_w6_d2_A_shiftReg_307 |      1(0,015000%) |      1(0,015000%) |  0(0,005000%) |   0(0,005000%) |     12(0,016278%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer7_out_24_V_1_U                                                   |                                        design_1_myproject_axi_0_3_fifo_w6_d2_A_214 |     12(0,027556%) |     12(0,027556%) |  0(0,005000%) |   0(0,005000%) |     16(0,020038%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer7_out_24_V_1_U)                                               |                                        design_1_myproject_axi_0_3_fifo_w6_d2_A_214 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w6_d2_A_ram                                                  |                               design_1_myproject_axi_0_3_fifo_w6_d2_A_shiftReg_306 |      7(0,018158%) |      7(0,018158%) |  0(0,005000%) |   0(0,005000%) |     12(0,016278%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer7_out_25_V_1_U                                                   |                                        design_1_myproject_axi_0_3_fifo_w6_d2_A_215 |      6(0,016278%) |      6(0,016278%) |  0(0,005000%) |   0(0,005000%) |     16(0,020038%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer7_out_25_V_1_U)                                               |                                        design_1_myproject_axi_0_3_fifo_w6_d2_A_215 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w6_d2_A_ram                                                  |                               design_1_myproject_axi_0_3_fifo_w6_d2_A_shiftReg_305 |      1(0,015000%) |      1(0,015000%) |  0(0,005000%) |   0(0,005000%) |     12(0,016278%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer7_out_26_V_1_U                                                   |                                        design_1_myproject_axi_0_3_fifo_w6_d2_A_216 |     12(0,027556%) |     12(0,027556%) |  0(0,005000%) |   0(0,005000%) |     16(0,020038%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer7_out_26_V_1_U)                                               |                                        design_1_myproject_axi_0_3_fifo_w6_d2_A_216 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w6_d2_A_ram                                                  |                               design_1_myproject_axi_0_3_fifo_w6_d2_A_shiftReg_304 |      7(0,018158%) |      7(0,018158%) |  0(0,005000%) |   0(0,005000%) |     12(0,016278%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer7_out_27_V_1_U                                                   |                                        design_1_myproject_axi_0_3_fifo_w6_d2_A_217 |      6(0,016278%) |      6(0,016278%) |  0(0,005000%) |   0(0,005000%) |     16(0,020038%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer7_out_27_V_1_U)                                               |                                        design_1_myproject_axi_0_3_fifo_w6_d2_A_217 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w6_d2_A_ram                                                  |                               design_1_myproject_axi_0_3_fifo_w6_d2_A_shiftReg_303 |      1(0,015000%) |      1(0,015000%) |  0(0,005000%) |   0(0,005000%) |     12(0,016278%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer7_out_28_V_1_U                                                   |                                        design_1_myproject_axi_0_3_fifo_w6_d2_A_218 |     12(0,027556%) |     12(0,027556%) |  0(0,005000%) |   0(0,005000%) |     16(0,020038%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer7_out_28_V_1_U)                                               |                                        design_1_myproject_axi_0_3_fifo_w6_d2_A_218 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w6_d2_A_ram                                                  |                               design_1_myproject_axi_0_3_fifo_w6_d2_A_shiftReg_302 |      7(0,018158%) |      7(0,018158%) |  0(0,005000%) |   0(0,005000%) |     12(0,016278%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer7_out_29_V_1_U                                                   |                                        design_1_myproject_axi_0_3_fifo_w6_d2_A_219 |      7(0,018158%) |      7(0,018158%) |  0(0,005000%) |   0(0,005000%) |     16(0,020038%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer7_out_29_V_1_U)                                               |                                        design_1_myproject_axi_0_3_fifo_w6_d2_A_219 |      6(0,016278%) |      6(0,016278%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w6_d2_A_ram                                                  |                               design_1_myproject_axi_0_3_fifo_w6_d2_A_shiftReg_301 |      1(0,015000%) |      1(0,015000%) |  0(0,005000%) |   0(0,005000%) |     12(0,016278%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer7_out_2_V_1_U                                                    |                                        design_1_myproject_axi_0_3_fifo_w6_d2_A_220 |     12(0,027556%) |     12(0,027556%) |  0(0,005000%) |   0(0,005000%) |     16(0,020038%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer7_out_2_V_1_U)                                                |                                        design_1_myproject_axi_0_3_fifo_w6_d2_A_220 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w6_d2_A_ram                                                  |                               design_1_myproject_axi_0_3_fifo_w6_d2_A_shiftReg_300 |      7(0,018158%) |      7(0,018158%) |  0(0,005000%) |   0(0,005000%) |     12(0,016278%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer7_out_30_V_1_U                                                   |                                        design_1_myproject_axi_0_3_fifo_w6_d2_A_221 |     12(0,027556%) |     12(0,027556%) |  0(0,005000%) |   0(0,005000%) |     16(0,020038%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer7_out_30_V_1_U)                                               |                                        design_1_myproject_axi_0_3_fifo_w6_d2_A_221 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w6_d2_A_ram                                                  |                               design_1_myproject_axi_0_3_fifo_w6_d2_A_shiftReg_299 |      7(0,018158%) |      7(0,018158%) |  0(0,005000%) |   0(0,005000%) |     12(0,016278%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer7_out_31_V_1_U                                                   |                                        design_1_myproject_axi_0_3_fifo_w6_d2_A_222 |      6(0,016278%) |      6(0,016278%) |  0(0,005000%) |   0(0,005000%) |     16(0,020038%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer7_out_31_V_1_U)                                               |                                        design_1_myproject_axi_0_3_fifo_w6_d2_A_222 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w6_d2_A_ram                                                  |                               design_1_myproject_axi_0_3_fifo_w6_d2_A_shiftReg_298 |      1(0,015000%) |      1(0,015000%) |  0(0,005000%) |   0(0,005000%) |     12(0,016278%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer7_out_3_V_1_U                                                    |                                        design_1_myproject_axi_0_3_fifo_w6_d2_A_223 |      6(0,016278%) |      6(0,016278%) |  0(0,005000%) |   0(0,005000%) |     16(0,020038%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer7_out_3_V_1_U)                                                |                                        design_1_myproject_axi_0_3_fifo_w6_d2_A_223 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w6_d2_A_ram                                                  |                               design_1_myproject_axi_0_3_fifo_w6_d2_A_shiftReg_297 |      1(0,015000%) |      1(0,015000%) |  0(0,005000%) |   0(0,005000%) |     12(0,016278%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer7_out_4_V_1_U                                                    |                                        design_1_myproject_axi_0_3_fifo_w6_d2_A_224 |     12(0,027556%) |     12(0,027556%) |  0(0,005000%) |   0(0,005000%) |     16(0,020038%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer7_out_4_V_1_U)                                                |                                        design_1_myproject_axi_0_3_fifo_w6_d2_A_224 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w6_d2_A_ram                                                  |                               design_1_myproject_axi_0_3_fifo_w6_d2_A_shiftReg_296 |      7(0,018158%) |      7(0,018158%) |  0(0,005000%) |   0(0,005000%) |     12(0,016278%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer7_out_5_V_1_U                                                    |                                        design_1_myproject_axi_0_3_fifo_w6_d2_A_225 |      7(0,018158%) |      7(0,018158%) |  0(0,005000%) |   0(0,005000%) |     16(0,020038%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer7_out_5_V_1_U)                                                |                                        design_1_myproject_axi_0_3_fifo_w6_d2_A_225 |      6(0,016278%) |      6(0,016278%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w6_d2_A_ram                                                  |                               design_1_myproject_axi_0_3_fifo_w6_d2_A_shiftReg_295 |      1(0,015000%) |      1(0,015000%) |  0(0,005000%) |   0(0,005000%) |     12(0,016278%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer7_out_6_V_1_U                                                    |                                        design_1_myproject_axi_0_3_fifo_w6_d2_A_226 |     12(0,027556%) |     12(0,027556%) |  0(0,005000%) |   0(0,005000%) |     16(0,020038%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer7_out_6_V_1_U)                                                |                                        design_1_myproject_axi_0_3_fifo_w6_d2_A_226 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w6_d2_A_ram                                                  |                               design_1_myproject_axi_0_3_fifo_w6_d2_A_shiftReg_294 |      7(0,018158%) |      7(0,018158%) |  0(0,005000%) |   0(0,005000%) |     12(0,016278%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer7_out_7_V_1_U                                                    |                                        design_1_myproject_axi_0_3_fifo_w6_d2_A_227 |      6(0,016278%) |      6(0,016278%) |  0(0,005000%) |   0(0,005000%) |     16(0,020038%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer7_out_7_V_1_U)                                                |                                        design_1_myproject_axi_0_3_fifo_w6_d2_A_227 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w6_d2_A_ram                                                  |                               design_1_myproject_axi_0_3_fifo_w6_d2_A_shiftReg_293 |      1(0,015000%) |      1(0,015000%) |  0(0,005000%) |   0(0,005000%) |     12(0,016278%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer7_out_8_V_1_U                                                    |                                        design_1_myproject_axi_0_3_fifo_w6_d2_A_228 |     12(0,027556%) |     12(0,027556%) |  0(0,005000%) |   0(0,005000%) |     16(0,020038%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer7_out_8_V_1_U)                                                |                                        design_1_myproject_axi_0_3_fifo_w6_d2_A_228 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w6_d2_A_ram                                                  |                                   design_1_myproject_axi_0_3_fifo_w6_d2_A_shiftReg |      7(0,018158%) |      7(0,018158%) |  0(0,005000%) |   0(0,005000%) |     12(0,016278%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer7_out_9_V_1_U                                                    |                                        design_1_myproject_axi_0_3_fifo_w6_d2_A_229 |      7(0,018158%) |      7(0,018158%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer8_out_0_V_1_U                                                    |                                       design_1_myproject_axi_0_3_fifo_w16_d2_A_230 |     32(0,065150%) |     32(0,065150%) |  0(0,005000%) |   0(0,005000%) |     26(0,029436%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer8_out_0_V_1_U)                                                |                                       design_1_myproject_axi_0_3_fifo_w16_d2_A_230 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w16_d2_A_ram                                                 |                              design_1_myproject_axi_0_3_fifo_w16_d2_A_shiftReg_292 |     27(0,055752%) |     27(0,055752%) |  0(0,005000%) |   0(0,005000%) |     22(0,025677%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer8_out_10_V_1_U                                                   |                                       design_1_myproject_axi_0_3_fifo_w16_d2_A_231 |     55(0,108383%) |     55(0,108383%) |  0(0,005000%) |   0(0,005000%) |     36(0,038835%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer8_out_10_V_1_U)                                               |                                       design_1_myproject_axi_0_3_fifo_w16_d2_A_231 |      6(0,016278%) |      6(0,016278%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w16_d2_A_ram                                                 |                              design_1_myproject_axi_0_3_fifo_w16_d2_A_shiftReg_291 |     49(0,097105%) |     49(0,097105%) |  0(0,005000%) |   0(0,005000%) |     32(0,035075%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer8_out_11_V_1_U                                                   |                                       design_1_myproject_axi_0_3_fifo_w16_d2_A_232 |     54(0,106504%) |     54(0,106504%) |  0(0,005000%) |   0(0,005000%) |     36(0,038835%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer8_out_11_V_1_U)                                               |                                       design_1_myproject_axi_0_3_fifo_w16_d2_A_232 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w16_d2_A_ram                                                 |                              design_1_myproject_axi_0_3_fifo_w16_d2_A_shiftReg_290 |     49(0,097105%) |     49(0,097105%) |  0(0,005000%) |   0(0,005000%) |     32(0,035075%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer8_out_12_V_1_U                                                   |                                       design_1_myproject_axi_0_3_fifo_w16_d2_A_233 |     55(0,108383%) |     55(0,108383%) |  0(0,005000%) |   0(0,005000%) |     36(0,038835%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer8_out_12_V_1_U)                                               |                                       design_1_myproject_axi_0_3_fifo_w16_d2_A_233 |      6(0,016278%) |      6(0,016278%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w16_d2_A_ram                                                 |                              design_1_myproject_axi_0_3_fifo_w16_d2_A_shiftReg_289 |     49(0,097105%) |     49(0,097105%) |  0(0,005000%) |   0(0,005000%) |     32(0,035075%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer8_out_13_V_1_U                                                   |                                       design_1_myproject_axi_0_3_fifo_w16_d2_A_234 |     54(0,106504%) |     54(0,106504%) |  0(0,005000%) |   0(0,005000%) |     36(0,038835%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer8_out_13_V_1_U)                                               |                                       design_1_myproject_axi_0_3_fifo_w16_d2_A_234 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w16_d2_A_ram                                                 |                              design_1_myproject_axi_0_3_fifo_w16_d2_A_shiftReg_288 |     49(0,097105%) |     49(0,097105%) |  0(0,005000%) |   0(0,005000%) |     32(0,035075%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer8_out_14_V_1_U                                                   |                                       design_1_myproject_axi_0_3_fifo_w16_d2_A_235 |     55(0,108383%) |     55(0,108383%) |  0(0,005000%) |   0(0,005000%) |     36(0,038835%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer8_out_14_V_1_U)                                               |                                       design_1_myproject_axi_0_3_fifo_w16_d2_A_235 |      6(0,016278%) |      6(0,016278%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w16_d2_A_ram                                                 |                              design_1_myproject_axi_0_3_fifo_w16_d2_A_shiftReg_287 |     49(0,097105%) |     49(0,097105%) |  0(0,005000%) |   0(0,005000%) |     32(0,035075%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer8_out_15_V_1_U                                                   |                                       design_1_myproject_axi_0_3_fifo_w16_d2_A_236 |     54(0,106504%) |     54(0,106504%) |  0(0,005000%) |   0(0,005000%) |     36(0,038835%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer8_out_15_V_1_U)                                               |                                       design_1_myproject_axi_0_3_fifo_w16_d2_A_236 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w16_d2_A_ram                                                 |                              design_1_myproject_axi_0_3_fifo_w16_d2_A_shiftReg_286 |     49(0,097105%) |     49(0,097105%) |  0(0,005000%) |   0(0,005000%) |     32(0,035075%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer8_out_16_V_1_U                                                   |                                       design_1_myproject_axi_0_3_fifo_w16_d2_A_237 |     54(0,106504%) |     54(0,106504%) |  0(0,005000%) |   0(0,005000%) |     36(0,038835%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer8_out_16_V_1_U)                                               |                                       design_1_myproject_axi_0_3_fifo_w16_d2_A_237 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w16_d2_A_ram                                                 |                              design_1_myproject_axi_0_3_fifo_w16_d2_A_shiftReg_285 |     49(0,097105%) |     49(0,097105%) |  0(0,005000%) |   0(0,005000%) |     32(0,035075%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer8_out_17_V_1_U                                                   |                                       design_1_myproject_axi_0_3_fifo_w16_d2_A_238 |     54(0,106504%) |     54(0,106504%) |  0(0,005000%) |   0(0,005000%) |     36(0,038835%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer8_out_17_V_1_U)                                               |                                       design_1_myproject_axi_0_3_fifo_w16_d2_A_238 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w16_d2_A_ram                                                 |                              design_1_myproject_axi_0_3_fifo_w16_d2_A_shiftReg_284 |     49(0,097105%) |     49(0,097105%) |  0(0,005000%) |   0(0,005000%) |     32(0,035075%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer8_out_18_V_1_U                                                   |                                       design_1_myproject_axi_0_3_fifo_w16_d2_A_239 |     56(0,110263%) |     56(0,110263%) |  0(0,005000%) |   0(0,005000%) |     36(0,038835%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer8_out_18_V_1_U)                                               |                                       design_1_myproject_axi_0_3_fifo_w16_d2_A_239 |      7(0,018158%) |      7(0,018158%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w16_d2_A_ram                                                 |                              design_1_myproject_axi_0_3_fifo_w16_d2_A_shiftReg_283 |     49(0,097105%) |     49(0,097105%) |  0(0,005000%) |   0(0,005000%) |     32(0,035075%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer8_out_19_V_1_U                                                   |                                       design_1_myproject_axi_0_3_fifo_w16_d2_A_240 |     54(0,106504%) |     54(0,106504%) |  0(0,005000%) |   0(0,005000%) |     36(0,038835%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer8_out_19_V_1_U)                                               |                                       design_1_myproject_axi_0_3_fifo_w16_d2_A_240 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w16_d2_A_ram                                                 |                              design_1_myproject_axi_0_3_fifo_w16_d2_A_shiftReg_282 |     49(0,097105%) |     49(0,097105%) |  0(0,005000%) |   0(0,005000%) |     32(0,035075%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer8_out_1_V_1_U                                                    |                                       design_1_myproject_axi_0_3_fifo_w16_d2_A_241 |     32(0,065150%) |     32(0,065150%) |  0(0,005000%) |   0(0,005000%) |     26(0,029436%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer8_out_1_V_1_U)                                                |                                       design_1_myproject_axi_0_3_fifo_w16_d2_A_241 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w16_d2_A_ram                                                 |                              design_1_myproject_axi_0_3_fifo_w16_d2_A_shiftReg_281 |     27(0,055752%) |     27(0,055752%) |  0(0,005000%) |   0(0,005000%) |     22(0,025677%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer8_out_20_V_1_U                                                   |                                       design_1_myproject_axi_0_3_fifo_w16_d2_A_242 |     14(0,031316%) |     14(0,031316%) |  0(0,005000%) |   0(0,005000%) |     12(0,016278%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer8_out_20_V_1_U)                                               |                                       design_1_myproject_axi_0_3_fifo_w16_d2_A_242 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w16_d2_A_ram                                                 |                              design_1_myproject_axi_0_3_fifo_w16_d2_A_shiftReg_280 |      9(0,021917%) |      9(0,021917%) |  0(0,005000%) |   0(0,005000%) |      8(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer8_out_21_V_1_U                                                   |                                       design_1_myproject_axi_0_3_fifo_w16_d2_A_243 |     15(0,033195%) |     15(0,033195%) |  0(0,005000%) |   0(0,005000%) |     12(0,016278%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer8_out_21_V_1_U)                                               |                                       design_1_myproject_axi_0_3_fifo_w16_d2_A_243 |      6(0,016278%) |      6(0,016278%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w16_d2_A_ram                                                 |                              design_1_myproject_axi_0_3_fifo_w16_d2_A_shiftReg_279 |      9(0,021917%) |      9(0,021917%) |  0(0,005000%) |   0(0,005000%) |      8(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer8_out_22_V_1_U                                                   |                                       design_1_myproject_axi_0_3_fifo_w16_d2_A_244 |     54(0,106504%) |     54(0,106504%) |  0(0,005000%) |   0(0,005000%) |     36(0,038835%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer8_out_22_V_1_U)                                               |                                       design_1_myproject_axi_0_3_fifo_w16_d2_A_244 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w16_d2_A_ram                                                 |                              design_1_myproject_axi_0_3_fifo_w16_d2_A_shiftReg_278 |     49(0,097105%) |     49(0,097105%) |  0(0,005000%) |   0(0,005000%) |     32(0,035075%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer8_out_23_V_1_U                                                   |                                       design_1_myproject_axi_0_3_fifo_w16_d2_A_245 |     55(0,108383%) |     55(0,108383%) |  0(0,005000%) |   0(0,005000%) |     36(0,038835%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer8_out_23_V_1_U)                                               |                                       design_1_myproject_axi_0_3_fifo_w16_d2_A_245 |      6(0,016278%) |      6(0,016278%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w16_d2_A_ram                                                 |                              design_1_myproject_axi_0_3_fifo_w16_d2_A_shiftReg_277 |     49(0,097105%) |     49(0,097105%) |  0(0,005000%) |   0(0,005000%) |     32(0,035075%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer8_out_24_V_1_U                                                   |                                       design_1_myproject_axi_0_3_fifo_w16_d2_A_246 |     54(0,106504%) |     54(0,106504%) |  0(0,005000%) |   0(0,005000%) |     36(0,038835%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer8_out_24_V_1_U)                                               |                                       design_1_myproject_axi_0_3_fifo_w16_d2_A_246 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w16_d2_A_ram                                                 |                              design_1_myproject_axi_0_3_fifo_w16_d2_A_shiftReg_276 |     49(0,097105%) |     49(0,097105%) |  0(0,005000%) |   0(0,005000%) |     32(0,035075%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer8_out_25_V_1_U                                                   |                                       design_1_myproject_axi_0_3_fifo_w16_d2_A_247 |     55(0,108383%) |     55(0,108383%) |  0(0,005000%) |   0(0,005000%) |     36(0,038835%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer8_out_25_V_1_U)                                               |                                       design_1_myproject_axi_0_3_fifo_w16_d2_A_247 |      6(0,016278%) |      6(0,016278%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w16_d2_A_ram                                                 |                              design_1_myproject_axi_0_3_fifo_w16_d2_A_shiftReg_275 |     49(0,097105%) |     49(0,097105%) |  0(0,005000%) |   0(0,005000%) |     32(0,035075%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer8_out_26_V_1_U                                                   |                                       design_1_myproject_axi_0_3_fifo_w16_d2_A_248 |     54(0,106504%) |     54(0,106504%) |  0(0,005000%) |   0(0,005000%) |     36(0,038835%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer8_out_26_V_1_U)                                               |                                       design_1_myproject_axi_0_3_fifo_w16_d2_A_248 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w16_d2_A_ram                                                 |                              design_1_myproject_axi_0_3_fifo_w16_d2_A_shiftReg_274 |     49(0,097105%) |     49(0,097105%) |  0(0,005000%) |   0(0,005000%) |     32(0,035075%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer8_out_27_V_1_U                                                   |                                       design_1_myproject_axi_0_3_fifo_w16_d2_A_249 |     54(0,106504%) |     54(0,106504%) |  0(0,005000%) |   0(0,005000%) |     36(0,038835%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer8_out_27_V_1_U)                                               |                                       design_1_myproject_axi_0_3_fifo_w16_d2_A_249 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w16_d2_A_ram                                                 |                              design_1_myproject_axi_0_3_fifo_w16_d2_A_shiftReg_273 |     49(0,097105%) |     49(0,097105%) |  0(0,005000%) |   0(0,005000%) |     32(0,035075%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer8_out_28_V_1_U                                                   |                                       design_1_myproject_axi_0_3_fifo_w16_d2_A_250 |     54(0,106504%) |     54(0,106504%) |  0(0,005000%) |   0(0,005000%) |     36(0,038835%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer8_out_28_V_1_U)                                               |                                       design_1_myproject_axi_0_3_fifo_w16_d2_A_250 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w16_d2_A_ram                                                 |                              design_1_myproject_axi_0_3_fifo_w16_d2_A_shiftReg_272 |     49(0,097105%) |     49(0,097105%) |  0(0,005000%) |   0(0,005000%) |     32(0,035075%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer8_out_29_V_1_U                                                   |                                       design_1_myproject_axi_0_3_fifo_w16_d2_A_251 |     57(0,112143%) |     57(0,112143%) |  0(0,005000%) |   0(0,005000%) |     36(0,038835%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer8_out_29_V_1_U)                                               |                                       design_1_myproject_axi_0_3_fifo_w16_d2_A_251 |      8(0,020038%) |      8(0,020038%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w16_d2_A_ram                                                 |                              design_1_myproject_axi_0_3_fifo_w16_d2_A_shiftReg_271 |     49(0,097105%) |     49(0,097105%) |  0(0,005000%) |   0(0,005000%) |     32(0,035075%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer8_out_2_V_1_U                                                    |                                       design_1_myproject_axi_0_3_fifo_w16_d2_A_252 |     54(0,106504%) |     54(0,106504%) |  0(0,005000%) |   0(0,005000%) |     36(0,038835%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer8_out_2_V_1_U)                                                |                                       design_1_myproject_axi_0_3_fifo_w16_d2_A_252 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w16_d2_A_ram                                                 |                              design_1_myproject_axi_0_3_fifo_w16_d2_A_shiftReg_270 |     49(0,097105%) |     49(0,097105%) |  0(0,005000%) |   0(0,005000%) |     32(0,035075%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer8_out_30_V_1_U                                                   |                                       design_1_myproject_axi_0_3_fifo_w16_d2_A_253 |     54(0,106504%) |     54(0,106504%) |  0(0,005000%) |   0(0,005000%) |     36(0,038835%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer8_out_30_V_1_U)                                               |                                       design_1_myproject_axi_0_3_fifo_w16_d2_A_253 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w16_d2_A_ram                                                 |                              design_1_myproject_axi_0_3_fifo_w16_d2_A_shiftReg_269 |     49(0,097105%) |     49(0,097105%) |  0(0,005000%) |   0(0,005000%) |     32(0,035075%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer8_out_31_V_1_U                                                   |                                       design_1_myproject_axi_0_3_fifo_w16_d2_A_254 |     54(0,106504%) |     54(0,106504%) |  0(0,005000%) |   0(0,005000%) |     36(0,038835%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer8_out_31_V_1_U)                                               |                                       design_1_myproject_axi_0_3_fifo_w16_d2_A_254 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w16_d2_A_ram                                                 |                              design_1_myproject_axi_0_3_fifo_w16_d2_A_shiftReg_268 |     49(0,097105%) |     49(0,097105%) |  0(0,005000%) |   0(0,005000%) |     32(0,035075%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer8_out_3_V_1_U                                                    |                                       design_1_myproject_axi_0_3_fifo_w16_d2_A_255 |     55(0,108383%) |     55(0,108383%) |  0(0,005000%) |   0(0,005000%) |     36(0,038835%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer8_out_3_V_1_U)                                                |                                       design_1_myproject_axi_0_3_fifo_w16_d2_A_255 |      6(0,016278%) |      6(0,016278%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w16_d2_A_ram                                                 |                              design_1_myproject_axi_0_3_fifo_w16_d2_A_shiftReg_267 |     49(0,097105%) |     49(0,097105%) |  0(0,005000%) |   0(0,005000%) |     32(0,035075%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer8_out_4_V_1_U                                                    |                                       design_1_myproject_axi_0_3_fifo_w16_d2_A_256 |     54(0,106504%) |     54(0,106504%) |  0(0,005000%) |   0(0,005000%) |     36(0,038835%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer8_out_4_V_1_U)                                                |                                       design_1_myproject_axi_0_3_fifo_w16_d2_A_256 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w16_d2_A_ram                                                 |                              design_1_myproject_axi_0_3_fifo_w16_d2_A_shiftReg_266 |     49(0,097105%) |     49(0,097105%) |  0(0,005000%) |   0(0,005000%) |     32(0,035075%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer8_out_5_V_1_U                                                    |                                       design_1_myproject_axi_0_3_fifo_w16_d2_A_257 |     55(0,108383%) |     55(0,108383%) |  0(0,005000%) |   0(0,005000%) |     36(0,038835%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer8_out_5_V_1_U)                                                |                                       design_1_myproject_axi_0_3_fifo_w16_d2_A_257 |      6(0,016278%) |      6(0,016278%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w16_d2_A_ram                                                 |                              design_1_myproject_axi_0_3_fifo_w16_d2_A_shiftReg_265 |     49(0,097105%) |     49(0,097105%) |  0(0,005000%) |   0(0,005000%) |     32(0,035075%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer8_out_6_V_1_U                                                    |                                       design_1_myproject_axi_0_3_fifo_w16_d2_A_258 |     54(0,106504%) |     54(0,106504%) |  0(0,005000%) |   0(0,005000%) |     36(0,038835%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer8_out_6_V_1_U)                                                |                                       design_1_myproject_axi_0_3_fifo_w16_d2_A_258 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w16_d2_A_ram                                                 |                              design_1_myproject_axi_0_3_fifo_w16_d2_A_shiftReg_264 |     49(0,097105%) |     49(0,097105%) |  0(0,005000%) |   0(0,005000%) |     32(0,035075%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer8_out_7_V_1_U                                                    |                                       design_1_myproject_axi_0_3_fifo_w16_d2_A_259 |     55(0,108383%) |     55(0,108383%) |  0(0,005000%) |   0(0,005000%) |     36(0,038835%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer8_out_7_V_1_U)                                                |                                       design_1_myproject_axi_0_3_fifo_w16_d2_A_259 |      6(0,016278%) |      6(0,016278%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w16_d2_A_ram                                                 |                              design_1_myproject_axi_0_3_fifo_w16_d2_A_shiftReg_263 |     49(0,097105%) |     49(0,097105%) |  0(0,005000%) |   0(0,005000%) |     32(0,035075%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer8_out_8_V_1_U                                                    |                                       design_1_myproject_axi_0_3_fifo_w16_d2_A_260 |     54(0,106504%) |     54(0,106504%) |  0(0,005000%) |   0(0,005000%) |     36(0,038835%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer8_out_8_V_1_U)                                                |                                       design_1_myproject_axi_0_3_fifo_w16_d2_A_260 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w16_d2_A_ram                                                 |                              design_1_myproject_axi_0_3_fifo_w16_d2_A_shiftReg_262 |     49(0,097105%) |     49(0,097105%) |  0(0,005000%) |   0(0,005000%) |     32(0,035075%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer8_out_9_V_1_U                                                    |                                       design_1_myproject_axi_0_3_fifo_w16_d2_A_261 |     54(0,106504%) |     54(0,106504%) |  0(0,005000%) |   0(0,005000%) |     36(0,038835%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer8_out_9_V_1_U)                                                |                                       design_1_myproject_axi_0_3_fifo_w16_d2_A_261 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w16_d2_A_ram                                                 |                                  design_1_myproject_axi_0_3_fifo_w16_d2_A_shiftReg |     49(0,097105%) |     49(0,097105%) |  0(0,005000%) |   0(0,005000%) |     32(0,035075%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             myproject_entry153_U0                                                 |                                      design_1_myproject_axi_0_3_myproject_entry153 |      0(0,005000%) |      0(0,005000%) |  0(0,005000%) |   0(0,005000%) |      1(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             relu_1_U0                                                             |                                                  design_1_myproject_axi_0_3_relu_1 |    489(0,924173%) |    489(0,924173%) |  0(0,005000%) |   0(0,005000%) |    385(0,366842%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             relu_2_U0                                                             |                                                  design_1_myproject_axi_0_3_relu_2 |     86(0,166654%) |     86(0,166654%) |  0(0,005000%) |   0(0,005000%) |    185(0,178872%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             relu_U0                                                               |                                                    design_1_myproject_axi_0_3_relu |     53(0,104624%) |     53(0,104624%) |  0(0,005000%) |   0(0,005000%) |    181(0,175113%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             softmax_latency_U0                                                    |                                         design_1_myproject_axi_0_3_softmax_latency |     79(0,153496%) |     49(0,097105%) |  0(0,005000%) |  30(0,177414%) |    157(0,152556%) | 0(0,005000%) | 4(1,433571%) |  5(2,277727%) |
|               (softmax_latency_U0)                                                |                                         design_1_myproject_axi_0_3_softmax_latency |     78(0,151617%) |     48(0,095226%) |  0(0,005000%) |  30(0,177414%) |    157(0,152556%) | 0(0,005000%) | 1(0,362143%) |  5(2,277727%) |
|               exp_table1_U                                                        |                                    design_1_myproject_axi_0_3_softmax_latency_emb6 |      1(0,015000%) |      1(0,015000%) |  0(0,005000%) |   0(0,005000%) |      0(0,005000%) | 0(0,005000%) | 3(1,076429%) |  0(0,005000%) |
|                 softmax_latency_emb6_rom_U                                        |                                design_1_myproject_axi_0_3_softmax_latency_emb6_rom |      1(0,015000%) |      1(0,015000%) |  0(0,005000%) |   0(0,005000%) |      0(0,005000%) | 0(0,005000%) | 3(1,076429%) |  0(0,005000%) |
|             start_for_dense_rpcA_U                                                |                                    design_1_myproject_axi_0_3_start_for_dense_rpcA |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|           myproject_axi_AXILiteS_s_axi_U                                          |                            design_1_myproject_axi_0_3_myproject_axi_AXILiteS_s_axi |     25(0,051992%) |     25(0,051992%) |  0(0,005000%) |   0(0,005000%) |     74(0,074549%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|           myproject_axi_muxqcK_U856                                               |                                    design_1_myproject_axi_0_3_myproject_axi_muxqcK |     24(0,050113%) |     24(0,050113%) |  0(0,005000%) |   0(0,005000%) |      0(0,005000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|           regslice_both_in_data_V_U                                               |                                           design_1_myproject_axi_0_3_regslice_both |     23(0,048233%) |     23(0,048233%) |  0(0,005000%) |   0(0,005000%) |     34(0,036955%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             ibuf_inst                                                             |                                                  design_1_myproject_axi_0_3_ibuf_1 |     10(0,023797%) |     10(0,023797%) |  0(0,005000%) |   0(0,005000%) |     17(0,020977%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             obuf_inst                                                             |                                                  design_1_myproject_axi_0_3_obuf_2 |     13(0,029436%) |     13(0,029436%) |  0(0,005000%) |   0(0,005000%) |     17(0,020977%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|           regslice_both_out_data_V_U                                              |                                         design_1_myproject_axi_0_3_regslice_both_0 |     34(0,068910%) |     34(0,068910%) |  0(0,005000%) |   0(0,005000%) |     36(0,038835%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             (regslice_both_out_data_V_U)                                          |                                         design_1_myproject_axi_0_3_regslice_both_0 |      1(0,015000%) |      1(0,015000%) |  0(0,005000%) |   0(0,005000%) |      2(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             ibuf_inst                                                             |                                                    design_1_myproject_axi_0_3_ibuf |     31(0,063271%) |     31(0,063271%) |  0(0,005000%) |   0(0,005000%) |     17(0,020977%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             obuf_inst                                                             |                                                    design_1_myproject_axi_0_3_obuf |      2(0,015000%) |      2(0,015000%) |  0(0,005000%) |   0(0,005000%) |     17(0,020977%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|           regslice_both_w1_out_last_U                                             |                                        design_1_myproject_axi_0_3_regslice_both_w1 |      7(0,018158%) |      7(0,018158%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             ibuf_inst                                                             |                                    design_1_myproject_axi_0_3_ibuf__parameterized0 |      2(0,015000%) |      2(0,015000%) |  0(0,005000%) |   0(0,005000%) |      2(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             obuf_inst                                                             |                                    design_1_myproject_axi_0_3_obuf__parameterized0 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      2(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|     processing_system7_0                                                          |                                                    design_1_processing_system7_0_0 |      0(0,005000%) |      0(0,005000%) |  0(0,005000%) |   0(0,005000%) |      0(0,005000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|       (processing_system7_0)                                                      |                                                    design_1_processing_system7_0_0 |      0(0,005000%) |      0(0,005000%) |  0(0,005000%) |   0(0,005000%) |      0(0,005000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|       inst                                                                        |         design_1_processing_system7_0_0_processing_system7_v5_5_processing_system7 |      0(0,005000%) |      0(0,005000%) |  0(0,005000%) |   0(0,005000%) |      0(0,005000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|     ps7_0_axi_periph                                                              |                                                        design_1_ps7_0_axi_periph_0 |    504(0,952368%) |    443(0,837707%) |  0(0,005000%) |  61(0,355575%) |    657(0,622481%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|       s00_couplers                                                                |                                                            s00_couplers_imp_UYSKKA |    393(0,743722%) |    332(0,629060%) |  0(0,005000%) |  61(0,355575%) |    536(0,508759%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|         auto_pc                                                                   |                                                                 design_1_auto_pc_0 |    393(0,743722%) |    332(0,629060%) |  0(0,005000%) |  61(0,355575%) |    536(0,508759%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|           inst                                                                    |          design_1_auto_pc_0__axi_protocol_converter_v2_1_20_axi_protocol_converter |    393(0,743722%) |    332(0,629060%) |  0(0,005000%) |  61(0,355575%) |    536(0,508759%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                  |                             design_1_auto_pc_0__axi_protocol_converter_v2_1_20_b2s |    393(0,743722%) |    332(0,629060%) |  0(0,005000%) |  61(0,355575%) |    536(0,508759%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (gen_axilite.gen_b2s_conv.axilite_b2s)                              |                             design_1_auto_pc_0__axi_protocol_converter_v2_1_20_b2s |      1(0,015000%) |      1(0,015000%) |  0(0,005000%) |   0(0,005000%) |      1(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               RD.ar_channel_0                                                     |                  design_1_auto_pc_0__axi_protocol_converter_v2_1_20_b2s_ar_channel |     77(0,149737%) |     77(0,149737%) |  0(0,005000%) |   0(0,005000%) |     83(0,083008%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                 (RD.ar_channel_0)                                                 |                  design_1_auto_pc_0__axi_protocol_converter_v2_1_20_b2s_ar_channel |      0(0,005000%) |      0(0,005000%) |  0(0,005000%) |   0(0,005000%) |     12(0,016278%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                 ar_cmd_fsm_0                                                      |                  design_1_auto_pc_0__axi_protocol_converter_v2_1_20_b2s_rd_cmd_fsm |     22(0,046353%) |     22(0,046353%) |  0(0,005000%) |   0(0,005000%) |      2(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                 cmd_translator_0                                                  |            design_1_auto_pc_0__axi_protocol_converter_v2_1_20_b2s_cmd_translator_1 |     55(0,108383%) |     55(0,108383%) |  0(0,005000%) |   0(0,005000%) |     69(0,069850%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                   (cmd_translator_0)                                              |            design_1_auto_pc_0__axi_protocol_converter_v2_1_20_b2s_cmd_translator_1 |      1(0,015000%) |      1(0,015000%) |  0(0,005000%) |   0(0,005000%) |      3(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                   incr_cmd_0                                                      |                  design_1_auto_pc_0__axi_protocol_converter_v2_1_20_b2s_incr_cmd_2 |     39(0,078308%) |     39(0,078308%) |  0(0,005000%) |   0(0,005000%) |     23(0,026617%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                   wrap_cmd_0                                                      |                  design_1_auto_pc_0__axi_protocol_converter_v2_1_20_b2s_wrap_cmd_3 |     15(0,033195%) |     15(0,033195%) |  0(0,005000%) |   0(0,005000%) |     43(0,045414%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               RD.r_channel_0                                                      |                   design_1_auto_pc_0__axi_protocol_converter_v2_1_20_b2s_r_channel |     62(0,121541%) |     15(0,033195%) |  0(0,005000%) |  47(0,275115%) |     24(0,027556%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                 (RD.r_channel_0)                                                  |                   design_1_auto_pc_0__axi_protocol_converter_v2_1_20_b2s_r_channel |      0(0,005000%) |      0(0,005000%) |  0(0,005000%) |   0(0,005000%) |     14(0,018158%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                 rd_data_fifo_0                                                    | design_1_auto_pc_0__axi_protocol_converter_v2_1_20_b2s_simple_fifo__parameterized1 |     41(0,082068%) |      7(0,018158%) |  0(0,005000%) |  34(0,200402%) |      5(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                 transaction_fifo_0                                                | design_1_auto_pc_0__axi_protocol_converter_v2_1_20_b2s_simple_fifo__parameterized2 |     21(0,044474%) |      8(0,020038%) |  0(0,005000%) |  13(0,079713%) |      5(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               SI_REG                                                              |                  design_1_auto_pc_0__axi_register_slice_v2_1_20_axi_register_slice |    149(0,285075%) |    149(0,285075%) |  0(0,005000%) |   0(0,005000%) |    324(0,309511%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                 ar.ar_pipe                                                        |                 design_1_auto_pc_0__axi_register_slice_v2_1_20_axic_register_slice |     53(0,104624%) |     53(0,104624%) |  0(0,005000%) |   0(0,005000%) |     99(0,098045%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                 aw.aw_pipe                                                        |               design_1_auto_pc_0__axi_register_slice_v2_1_20_axic_register_slice_0 |     59(0,115902%) |     59(0,115902%) |  0(0,005000%) |   0(0,005000%) |     99(0,098045%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                 b.b_pipe                                                          | design_1_auto_pc_0__axi_register_slice_v2_1_20_axic_register_slice__parameterized1 |     10(0,023797%) |     10(0,023797%) |  0(0,005000%) |   0(0,005000%) |     30(0,033195%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                 r.r_pipe                                                          | design_1_auto_pc_0__axi_register_slice_v2_1_20_axic_register_slice__parameterized2 |     27(0,055752%) |     27(0,055752%) |  0(0,005000%) |   0(0,005000%) |     96(0,095226%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               WR.aw_channel_0                                                     |                  design_1_auto_pc_0__axi_protocol_converter_v2_1_20_b2s_aw_channel |     76(0,147857%) |     76(0,147857%) |  0(0,005000%) |   0(0,005000%) |     87(0,086767%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                 (WR.aw_channel_0)                                                 |                  design_1_auto_pc_0__axi_protocol_converter_v2_1_20_b2s_aw_channel |      0(0,005000%) |      0(0,005000%) |  0(0,005000%) |   0(0,005000%) |     16(0,020038%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                 aw_cmd_fsm_0                                                      |                  design_1_auto_pc_0__axi_protocol_converter_v2_1_20_b2s_wr_cmd_fsm |     11(0,025677%) |     11(0,025677%) |  0(0,005000%) |   0(0,005000%) |      2(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                 cmd_translator_0                                                  |              design_1_auto_pc_0__axi_protocol_converter_v2_1_20_b2s_cmd_translator |     65(0,127180%) |     65(0,127180%) |  0(0,005000%) |   0(0,005000%) |     69(0,069850%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                   (cmd_translator_0)                                              |              design_1_auto_pc_0__axi_protocol_converter_v2_1_20_b2s_cmd_translator |      1(0,015000%) |      1(0,015000%) |  0(0,005000%) |   0(0,005000%) |      3(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                   incr_cmd_0                                                      |                    design_1_auto_pc_0__axi_protocol_converter_v2_1_20_b2s_incr_cmd |     39(0,078308%) |     39(0,078308%) |  0(0,005000%) |   0(0,005000%) |     23(0,026617%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                   wrap_cmd_0                                                      |                    design_1_auto_pc_0__axi_protocol_converter_v2_1_20_b2s_wrap_cmd |     25(0,051992%) |     25(0,051992%) |  0(0,005000%) |   0(0,005000%) |     43(0,045414%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               WR.b_channel_0                                                      |                   design_1_auto_pc_0__axi_protocol_converter_v2_1_20_b2s_b_channel |     32(0,065150%) |     18(0,038835%) |  0(0,005000%) |  14(0,085460%) |     17(0,020977%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                 (WR.b_channel_0)                                                  |                   design_1_auto_pc_0__axi_protocol_converter_v2_1_20_b2s_b_channel |      9(0,021917%) |      9(0,021917%) |  0(0,005000%) |   0(0,005000%) |     13(0,017218%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                 bid_fifo_0                                                        |                 design_1_auto_pc_0__axi_protocol_converter_v2_1_20_b2s_simple_fifo |     18(0,038835%) |      6(0,016278%) |  0(0,005000%) |  12(0,073966%) |      2(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                 bresp_fifo_0                                                      | design_1_auto_pc_0__axi_protocol_converter_v2_1_20_b2s_simple_fifo__parameterized0 |      5(0,015000%) |      3(0,015000%) |  0(0,005000%) |   2(0,016494%) |      2(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|       xbar                                                                        |                                                                    design_1_xbar_1 |    111(0,213647%) |    111(0,213647%) |  0(0,005000%) |   0(0,005000%) |    121(0,118722%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|         inst                                                                      |                                  design_1_xbar_1_axi_crossbar_v2_1_21_axi_crossbar |    111(0,213647%) |    111(0,213647%) |  0(0,005000%) |   0(0,005000%) |    121(0,118722%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|           gen_sasd.crossbar_sasd_0                                                |                                 design_1_xbar_1_axi_crossbar_v2_1_21_crossbar_sasd |    111(0,213647%) |    111(0,213647%) |  0(0,005000%) |   0(0,005000%) |    121(0,118722%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             (gen_sasd.crossbar_sasd_0)                                            |                                 design_1_xbar_1_axi_crossbar_v2_1_21_crossbar_sasd |      2(0,015000%) |      2(0,015000%) |  0(0,005000%) |   0(0,005000%) |      6(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             addr_arbiter_inst                                                     |                             design_1_xbar_1_axi_crossbar_v2_1_21_addr_arbiter_sasd |     61(0,119662%) |     61(0,119662%) |  0(0,005000%) |   0(0,005000%) |     32(0,035075%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             gen_decerr.decerr_slave_inst                                          |                                  design_1_xbar_1_axi_crossbar_v2_1_21_decerr_slave |      7(0,018158%) |      7(0,018158%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             reg_slice_r                                                           |                     design_1_xbar_1_axi_register_slice_v2_1_20_axic_register_slice |     36(0,072669%) |     36(0,072669%) |  0(0,005000%) |   0(0,005000%) |     74(0,074549%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             splitter_ar                                                           |                      design_1_xbar_1_axi_crossbar_v2_1_21_splitter__parameterized0 |      0(0,005000%) |      0(0,005000%) |  0(0,005000%) |   0(0,005000%) |      2(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             splitter_aw                                                           |                                      design_1_xbar_1_axi_crossbar_v2_1_21_splitter |      7(0,018158%) |      7(0,018158%) |  0(0,005000%) |   0(0,005000%) |      3(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|     rst_ps7_0_100M                                                                |                                                          design_1_rst_ps7_0_100M_0 |     18(0,038835%) |     17(0,036955%) |  0(0,005000%) |   1(0,015000%) |     37(0,039774%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|       U0                                                                          |                                          design_1_rst_ps7_0_100M_0__proc_sys_reset |     18(0,038835%) |     17(0,036955%) |  0(0,005000%) |   1(0,015000%) |     37(0,039774%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|         (U0)                                                                      |                                          design_1_rst_ps7_0_100M_0__proc_sys_reset |      0(0,005000%) |      0(0,005000%) |  0(0,005000%) |   0(0,005000%) |      2(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|         EXT_LPF                                                                   |                                                     design_1_rst_ps7_0_100M_0__lpf |      5(0,015000%) |      4(0,015000%) |  0(0,005000%) |   1(0,015000%) |     17(0,020977%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|           (EXT_LPF)                                                               |                                                     design_1_rst_ps7_0_100M_0__lpf |      2(0,015000%) |      1(0,015000%) |  0(0,005000%) |   1(0,015000%) |      9(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|           ACTIVE_LOW_AUX.ACT_LO_AUX                                               |                                                design_1_rst_ps7_0_100M_0__cdc_sync |      1(0,015000%) |      1(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                               |                                              design_1_rst_ps7_0_100M_0__cdc_sync_0 |      2(0,015000%) |      2(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|         SEQ                                                                       |                                            design_1_rst_ps7_0_100M_0__sequence_psr |     13(0,029436%) |     13(0,029436%) |  0(0,005000%) |   0(0,005000%) |     18(0,021917%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|           (SEQ)                                                                   |                                            design_1_rst_ps7_0_100M_0__sequence_psr |      8(0,020038%) |      8(0,020038%) |  0(0,005000%) |   0(0,005000%) |     12(0,016278%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|           SEQ_COUNTER                                                             |                                                 design_1_rst_ps7_0_100M_0__upcnt_n |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      6(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
+-----------------------------------------------------------------------------------+------------------------------------------------------------------------------------+-------------------+-------------------+---------------+----------------+-------------------+--------------+--------------+---------------+
* Note: The sum of lower-level cells may be larger than their parent cells total, due to cross-hierarchy LUT combining


