Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Thu Jun 27 09:03:55 2024
| Host         : azot running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  108         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (108)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (221)
5. checking no_input_delay (2)
6. checking no_output_delay (7)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (108)
--------------------------
 There are 90 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: db2/u1/slow_clk_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: re/flag_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (221)
--------------------------------------------------
 There are 221 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (7)
-------------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  228          inf        0.000                      0                  228           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           228 Endpoints
Min Delay           228 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 state_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            state[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.926ns  (logic 4.028ns (45.129%)  route 4.898ns (54.871%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y54         FDRE                         0.000     0.000 r  state_reg[2]/C
    SLICE_X60Y54         FDRE (Prop_fdre_C_Q)         0.524     0.524 r  state_reg[2]/Q
                         net (fo=11, routed)          4.898     5.422    state_OBUF[2]
    V13                  OBUF (Prop_obuf_I_O)         3.504     8.926 r  state_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.926    state[2]
    V13                                                               r  state[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tn/TxD_reg/C
                            (rising edge-triggered cell FDSE)
  Destination:            TxD
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.726ns  (logic 3.974ns (45.540%)  route 4.752ns (54.460%))
  Logic Levels:           2  (FDSE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y59         FDSE                         0.000     0.000 r  tn/TxD_reg/C
    SLICE_X58Y59         FDSE (Prop_fdse_C_Q)         0.456     0.456 r  tn/TxD_reg/Q
                         net (fo=1, routed)           4.752     5.208    TxD_OBUF
    A18                  OBUF (Prop_obuf_I_O)         3.518     8.726 r  TxD_OBUF_inst/O
                         net (fo=0)                   0.000     8.726    TxD
    A18                                                               r  TxD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            tn/bit_counter_reg[0]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.780ns  (logic 1.578ns (20.280%)  route 6.202ns (79.720%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  reset_IBUF_inst/O
                         net (fo=12, routed)          5.198     6.651    tn/reset_IBUF
    SLICE_X60Y59         LUT4 (Prop_lut4_I3_O)        0.124     6.775 r  tn/bit_counter[3]_i_1__0/O
                         net (fo=4, routed)           1.005     7.780    tn/bit_counter[3]_i_1__0_n_0
    SLICE_X60Y59         FDRE                                         r  tn/bit_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            tn/bit_counter_reg[1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.780ns  (logic 1.578ns (20.280%)  route 6.202ns (79.720%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  reset_IBUF_inst/O
                         net (fo=12, routed)          5.198     6.651    tn/reset_IBUF
    SLICE_X60Y59         LUT4 (Prop_lut4_I3_O)        0.124     6.775 r  tn/bit_counter[3]_i_1__0/O
                         net (fo=4, routed)           1.005     7.780    tn/bit_counter[3]_i_1__0_n_0
    SLICE_X60Y59         FDRE                                         r  tn/bit_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            tn/bit_counter_reg[2]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.780ns  (logic 1.578ns (20.280%)  route 6.202ns (79.720%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  reset_IBUF_inst/O
                         net (fo=12, routed)          5.198     6.651    tn/reset_IBUF
    SLICE_X60Y59         LUT4 (Prop_lut4_I3_O)        0.124     6.775 r  tn/bit_counter[3]_i_1__0/O
                         net (fo=4, routed)           1.005     7.780    tn/bit_counter[3]_i_1__0_n_0
    SLICE_X60Y59         FDRE                                         r  tn/bit_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            tn/bit_counter_reg[3]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.780ns  (logic 1.578ns (20.280%)  route 6.202ns (79.720%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  reset_IBUF_inst/O
                         net (fo=12, routed)          5.198     6.651    tn/reset_IBUF
    SLICE_X60Y59         LUT4 (Prop_lut4_I3_O)        0.124     6.775 r  tn/bit_counter[3]_i_1__0/O
                         net (fo=4, routed)           1.005     7.780    tn/bit_counter[3]_i_1__0_n_0
    SLICE_X60Y59         FDRE                                         r  tn/bit_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            tn/shiftright_register_reg[0]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.594ns  (logic 1.578ns (20.778%)  route 6.016ns (79.222%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  reset_IBUF_inst/O
                         net (fo=12, routed)          5.318     6.772    tn/reset_IBUF
    SLICE_X62Y58         LUT4 (Prop_lut4_I2_O)        0.124     6.896 r  tn/shiftright_register[8]_i_1/O
                         net (fo=6, routed)           0.698     7.594    tn/shiftright_register[8]_i_1_n_0
    SLICE_X62Y57         FDRE                                         r  tn/shiftright_register_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            tn/shiftright_register_reg[2]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.594ns  (logic 1.578ns (20.778%)  route 6.016ns (79.222%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  reset_IBUF_inst/O
                         net (fo=12, routed)          5.318     6.772    tn/reset_IBUF
    SLICE_X62Y58         LUT4 (Prop_lut4_I2_O)        0.124     6.896 r  tn/shiftright_register[8]_i_1/O
                         net (fo=6, routed)           0.698     7.594    tn/shiftright_register[8]_i_1_n_0
    SLICE_X62Y57         FDRE                                         r  tn/shiftright_register_reg[2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            tn/shiftright_register_reg[3]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.594ns  (logic 1.578ns (20.778%)  route 6.016ns (79.222%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  reset_IBUF_inst/O
                         net (fo=12, routed)          5.318     6.772    tn/reset_IBUF
    SLICE_X62Y58         LUT4 (Prop_lut4_I2_O)        0.124     6.896 r  tn/shiftright_register[8]_i_1/O
                         net (fo=6, routed)           0.698     7.594    tn/shiftright_register[8]_i_1_n_0
    SLICE_X62Y57         FDRE                                         r  tn/shiftright_register_reg[3]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            tn/shiftright_register_reg[4]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.594ns  (logic 1.578ns (20.778%)  route 6.016ns (79.222%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  reset_IBUF_inst/O
                         net (fo=12, routed)          5.318     6.772    tn/reset_IBUF
    SLICE_X62Y58         LUT4 (Prop_lut4_I2_O)        0.124     6.896 r  tn/shiftright_register[8]_i_1/O
                         net (fo=6, routed)           0.698     7.594    tn/shiftright_register[8]_i_1_n_0
    SLICE_X62Y57         FDRE                                         r  tn/shiftright_register_reg[4]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tn/shiftright_register_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tn/shiftright_register_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.128ns (50.360%)  route 0.126ns (49.640%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y57         FDRE                         0.000     0.000 r  tn/shiftright_register_reg[8]/C
    SLICE_X62Y57         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  tn/shiftright_register_reg[8]/Q
                         net (fo=1, routed)           0.126     0.254    tn/shiftright_register_reg_n_0_[8]
    SLICE_X62Y57         FDRE                                         r  tn/shiftright_register_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 re/shiftright_register_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            data_in_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y56         FDRE                         0.000     0.000 r  re/shiftright_register_reg[5]/C
    SLICE_X61Y56         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  re/shiftright_register_reg[5]/Q
                         net (fo=2, routed)           0.116     0.257    RxData[4]
    SLICE_X60Y56         FDRE                                         r  data_in_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tn/shiftright_register_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tn/shiftright_register_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.260ns  (logic 0.141ns (54.281%)  route 0.119ns (45.719%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y57         FDRE                         0.000     0.000 r  tn/shiftright_register_reg[1]/C
    SLICE_X63Y57         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  tn/shiftright_register_reg[1]/Q
                         net (fo=1, routed)           0.119     0.260    tn/shiftright_register_reg_n_0_[1]
    SLICE_X62Y57         FDRE                                         r  tn/shiftright_register_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tn/shiftright_register_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tn/shiftright_register_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.260ns  (logic 0.141ns (54.208%)  route 0.119ns (45.792%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y57         FDRE                         0.000     0.000 r  tn/shiftright_register_reg[5]/C
    SLICE_X63Y57         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  tn/shiftright_register_reg[5]/Q
                         net (fo=1, routed)           0.119     0.260    tn/shiftright_register_reg_n_0_[5]
    SLICE_X62Y57         FDRE                                         r  tn/shiftright_register_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 re/shiftright_register_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            re/shiftright_register_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.141ns (53.584%)  route 0.122ns (46.416%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y56         FDRE                         0.000     0.000 r  re/shiftright_register_reg[4]/C
    SLICE_X61Y56         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  re/shiftright_register_reg[4]/Q
                         net (fo=2, routed)           0.122     0.263    re/Q[3]
    SLICE_X61Y55         FDRE                                         r  re/shiftright_register_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 re/shiftright_register_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            re/shiftright_register_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.265ns  (logic 0.141ns (53.180%)  route 0.124ns (46.820%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y55         FDRE                         0.000     0.000 r  re/shiftright_register_reg[2]/C
    SLICE_X61Y55         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  re/shiftright_register_reg[2]/Q
                         net (fo=2, routed)           0.124     0.265    re/Q[1]
    SLICE_X61Y56         FDRE                                         r  re/shiftright_register_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 re/shiftright_register_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            re/shiftright_register_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.265ns  (logic 0.141ns (53.117%)  route 0.124ns (46.883%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y56         FDRE                         0.000     0.000 r  re/shiftright_register_reg[8]/C
    SLICE_X58Y56         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  re/shiftright_register_reg[8]/Q
                         net (fo=2, routed)           0.124     0.265    re/Q[7]
    SLICE_X59Y55         FDRE                                         r  re/shiftright_register_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 re/shiftright_register_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            data_in_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.266ns  (logic 0.141ns (52.980%)  route 0.125ns (47.020%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y56         FDRE                         0.000     0.000 r  re/shiftright_register_reg[4]/C
    SLICE_X61Y56         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  re/shiftright_register_reg[4]/Q
                         net (fo=2, routed)           0.125     0.266    RxData[3]
    SLICE_X60Y55         FDRE                                         r  data_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 db2/d2/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            tn/load_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.289ns  (logic 0.191ns (66.132%)  route 0.098ns (33.868%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y58         FDRE                         0.000     0.000 r  db2/d2/Q_reg/C
    SLICE_X58Y58         FDRE (Prop_fdre_C_Q)         0.146     0.146 f  db2/d2/Q_reg/Q
                         net (fo=2, routed)           0.098     0.244    db2/d2/Q2
    SLICE_X59Y58         LUT3 (Prop_lut3_I0_O)        0.045     0.289 r  db2/d2/load_i_1/O
                         net (fo=1, routed)           0.000     0.289    tn/load_reg_0
    SLICE_X59Y58         FDRE                                         r  tn/load_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 db2/d1/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            db2/d2/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.290ns  (logic 0.164ns (56.585%)  route 0.126ns (43.415%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y58         FDRE                         0.000     0.000 r  db2/d1/Q_reg/C
    SLICE_X60Y58         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  db2/d1/Q_reg/Q
                         net (fo=3, routed)           0.126     0.290    db2/d2/Q1
    SLICE_X58Y58         FDRE                                         r  db2/d2/Q_reg/D
  -------------------------------------------------------------------    -------------------





