#ifndef IPOD_NANO3G_SYSIC_H
#define IPOD_NANO3G_SYSIC_H

#include "qemu/osdep.h"
#include "qemu/module.h"
#include "qemu/timer.h"
#include "hw/sysbus.h"
#include "hw/irq.h"

#define TYPE_IPOD_NANO3G_SYSIC                "ipodnano3g.sysic"
OBJECT_DECLARE_SIMPLE_TYPE(IPodNano3GSYSICState, IPOD_NANO3G_SYSIC)

#define POWER_ID 0x44
#define POWER_ONCTRL 0xC
#define POWER_OFFCTRL 0x10
#define POWER_SETSTATE 0x8
#define POWER_STATE 0x14 // seems to be toggled by writing a 1 to the right device ID - cleared to 0 when the device has started.

#define POWER_ID_NAND 0x10

// the GPIO IC is part of the system controller
#define GPIO_INTLEVEL 0x80
#define GPIO_INTSTAT  0xA0
#define GPIO_INTEN    0xC0
#define GPIO_INTTYPE  0xE0

#define GPIO_NUMINTGROUPS 7

typedef struct IPodNano3GSYSICState {
    SysBusDevice parent_obj;
    MemoryRegion iomem;
    qemu_irq gpio_irqs[GPIO_NUMINTGROUPS];
    uint32_t power_state;

    // GPIO
    uint32_t gpio_int_level[GPIO_NUMINTGROUPS];
    uint32_t gpio_int_status[GPIO_NUMINTGROUPS];
    uint32_t gpio_int_enabled[GPIO_NUMINTGROUPS];
    uint32_t gpio_int_type[GPIO_NUMINTGROUPS];
} IPodNano3GSYSICState;

#endif