# SPDX-License-Identifier: MIT
# Copyright (C) 2024-2026, Advanced Micro Devices, Inc. All rights reserved.

"""gfx942 FP8 block-scale MoE GateUp (BM256) on 2x4 / 4x2 wave grids, A and B both staged through LDS.

out[token, slot] = BF16(SiLU(gate) * up) for every route, gate and up from one FP8 GEMM. B is aiter
shuffle_weight(16,16) of [E, 2I, K] (gate rows, then up rows); scales are FP32: A [K/128, tokens], B
[E, 2I/128, K/128]. Sorted IDs are (slot << 24) | token as from aiter moe_sorting(256); padding rows use an
invalid token or slot, and blocks past ceil(num_valid_ids[0] / 256) are never read, so sort buffers may keep
spare capacity. Per K128 block, A rows are gathered by sorted ID with eight lanes per row (128 B per row per
load) into a 32 KiB LDS tile, and the B packets gate0, gate1, up0, up1 (64 rows each) fill another 32 KiB.
The pipeline follows gemm_a8w8_blockscale_gfx942_2x4_lds_pf1: one operand is read for the whole K block at
stage 0 ("held"), the other streams one 64-row packet per stage, and each packet of the next K block is
written to LDS one stage after its load. A layout names the wave grid (M x N) and that 1-stage lead:
  2x4_pf1: 2 waves along M (128 rows) x 4 along N (32 gate + 32 up columns); B is held, A streams.
  4x2_pf1: 4 waves along M (64 rows) x 2 along N (64 gate + 64 up columns); A is held, B streams.
B rows are placed in LDS so that every wave's gate (and up) columns are contiguous. The B scales of all
K blocks sit in one VGPR and are read with v_readlane, so the K loop issues no scalar loads.
With fp8_out=True the output is the Down kernel's input instead: SiLU(gate) * up quantized
to FP8 per (row, 128 columns) with FP32 scale amax / 240, at sorted row block * 256 + row of
[blocks * 256, I] (scales [I/128, blocks * 256]). Row maxima meet in LDS across the waves along N, and the
FP8 tile goes through LDS so that every dwordx4 store writes 8 full rows x 128 B.
"""

import functools
from types import SimpleNamespace

import flydsl.compiler as flyc
import flydsl.expr as fx
import torch
from flydsl._mlir import ir
from flydsl.expr import const_expr, range_constexpr, rocdl
from flydsl.expr.typing import T
from flydsl.expr.typing import Vector as Vec

from .gemm_a8w8_blockscale_gfx942_common import pack_bf16x2_rne
from .helpers import BufferTensor, run_compiled, s_buffer_load

SORT_BLOCK_M = 256
TILE_N = 128
TILE_K = 128
TOKEN_MASK = 0xFFFFFF
# Past every descriptor used here; stays out of range after adding a tile-local byte offset.
OOB_OFFSET = 0x7FFF0000
LOG2E = 1.4426950408889634
PACKET_ROWS = 64
PACKET_DWORDS = PACKET_ROWS * TILE_K // 4
LAYOUTS = ("2x4_pf1", "4x2_pf1")
# Largest finite FP8 E4M3FNUZ (gfx942).
FP8_MAX = 240.0


def validate_parameters(tokens, inter_dim, hidden_dim, topk, num_experts, fp8_out=False):
    if not 0 < tokens <= TOKEN_MASK:
        raise ValueError(f"tokens must be in [1, {TOKEN_MASK}]")
    if inter_dim <= 0 or inter_dim % TILE_N:
        raise ValueError("inter_dim must be a positive multiple of 128")
    if hidden_dim < TILE_K or hidden_dim % TILE_K:
        raise ValueError("hidden_dim must be a positive multiple of 128")
    if not 0 < topk < 256 or num_experts <= 0:
        raise ValueError("require 0 < topk < 256 and num_experts > 0")
    # Descriptor byte counts and every voffset must stay below OOB_OFFSET.
    extents = {
        "a": tokens * hidden_dim,
        "a_scale": tokens * (hidden_dim // TILE_K) * 4,
        "weight tile": (inter_dim + TILE_N) * hidden_dim,
    }
    # The FP8 sorted-row output is sized by the sort capacity, which the caller checks.
    if not fp8_out:
        extents["output"] = tokens * topk * inter_dim * 2
    over = [f"{name}={size:,}" for name, size in extents.items() if size >= OOB_OFFSET]
    if over:
        raise ValueError("buffer byte extents too large: " + ", ".join(over))


def _lds_dwords(row, column):
    # XOR swizzle of the 16B column keeps MFMA-pattern ds_read_b128 conflict free.
    return row * (TILE_K // 4) + ((row ^ column) & 7) * 4


def _rsrc_of(ptr, num_records_bytes):
    tensor = fx.rocdl.make_buffer_tensor(
        fx.make_view(ptr, fx.make_layout(1, 1)), max_size=False, num_records_bytes=num_records_bytes
    )
    return fx.rocdl.get_buffer_rsrc(fx.get_iter(tensor))


def _load_i32(rsrc, voffset):
    zero = fx.Int32(0).ir_value()
    return fx.Int32(rocdl.raw_ptr_buffer_load(T.i32, rsrc, fx.Int32(voffset).ir_value(), zero, zero))


def _uniform(value):
    return fx.Int32(rocdl.readfirstlane(T.i32, value.ir_value()))


@functools.cache
def gateup_task_emitter(
    inter_dim, hidden_dim, topk, num_experts, layout="2x4_pf1", fp8_out=False, a_scale_token_major=False, store_aux=0
):
    """One GateUp task (256 sorted rows x 128 gate + 128 up columns) for use inside a kernel.

    Returns SimpleNamespace(SharedTiles, n_tiles, emit); emit(lds, pA, pB, pC, pScaleC, pScaleA, pScaleB, pSortedIds,
    num_tokens, num_blocks, active, coords) runs the task when `active` (an i1 or Python bool), with coords() giving
    its (block, N tile, expert) and lds a SharedTiles allocation. store_aux: cache bits of the output stores (16, sc1:
    written through to memory, so other XCDs see them after a vmcnt wait without an L2 write-back).
    """
    validate_parameters(1, inter_dim, hidden_dim, topk, num_experts)
    assert layout in LAYOUTS, layout
    I, K = inter_dim, hidden_dim
    KB = K // TILE_K
    assert 2 * KB <= 64, "B scales of all K blocks must fit in one VGPR (hidden_dim <= 4096)"
    n_tiles = I // TILE_N
    b_k_bytes = TILE_K * 16
    scale_rows_b = 2 * I // 128
    stream_a = layout == "2x4_pf1"
    # 16-row M / N slices per wave; N slices are gate first, then the matching up slices.
    m_slices = 8 if stream_a else 4
    n_slices = 32 // m_slices
    gate_slices = n_slices // 2
    side_rows = [0, I]

    def acc_index(m_slice, n_slice):
        return m_slice * n_slices + n_slice

    def stage_pairs(stage):
        """(m_slice, [n_slice, n_slice], side) of the four dequant pairs of a stage, in issue order."""
        if const_expr(stream_a):
            return [(stage * 2 + i % 2, [i // 2 * 2, i // 2 * 2 + 1], i // 2) for i in range(4)]
        return [(i, [stage * 2, stage * 2 + 1], stage // 2) for i in range(4)]

    @fx.struct
    class SharedTiles:
        # A tile in dwords [0, 4 packets), B tile after it.
        ab: fx.Array[fx.Int32, 8 * PACKET_DWORDS, 16]

    B_BASE = 4 * PACKET_DWORDS
    # fp8_out: per-row |x| maxima of each wave along N, 4 dwords per row after the FP8 tile (A area).
    ROW_MAX_BASE = B_BASE
    col_waves = 4 if stream_a else 2

    @flyc.jit
    def emit_task(
        lds, pA, pB, pC, pScaleC, pScaleA, pScaleB, pSortedIds, num_tokens, num_blocks, active, coords, tid=None,
        epilog_hook=None, kloop_hook=None,
    ):
        if const_expr(tid is None):
            tid = fx.thread_idx.x
        lane = tid % 64
        wave = tid // 64
        group = fx.Int32(rocdl.readfirstlane(T.i32, (tid // 256).ir_value()))
        if const_expr(stream_a):
            wave_m = group
            wave_n = fx.Int32(rocdl.readfirstlane(T.i32, (wave % 4).ir_value()))
        else:
            wave_m = fx.Int32(rocdl.readfirstlane(T.i32, (wave // 2).ir_value()))
            wave_n = fx.Int32(rocdl.readfirstlane(T.i32, (wave % 2).ir_value()))
        rsrc_of, load_i32 = _rsrc_of, _load_i32

        if active:
            sorted_rsrc = rsrc_of(pSortedIds, num_blocks * (SORT_BLOCK_M * 4))

            def route_ids(block, rows):
                return [load_i32(sorted_rsrc, (block * SORT_BLOCK_M + row) * 4) for row in rows]

            def decode(fused):
                """(token, slot, valid) of a sorted ID."""
                token = fused & TOKEN_MASK
                slot = (fused >> 24) & 255
                return token, slot, (token < num_tokens) & (slot < topk)

            # A slice j covers block rows slice_rows[j] + lane % 16, in LDS packet slice_packet[j].
            if const_expr(stream_a):
                slice_packet = [j // 2 for j in range(8)]
                slice_offset = [j % 2 * 32 for j in range(8)]
            else:
                slice_packet = list(range(4))
                slice_offset = [0] * 4
            slice_rows = [slice_packet[j] * PACKET_ROWS + slice_offset[j] + wave_m * 16 for j in range_constexpr(m_slices)]

            copy_row = tid // 8
            copy_col = tid % 8

            def copy_rows():
                return [tid // 8 + copy_packet * PACKET_ROWS for copy_packet in range_constexpr(4)]

            def slice_lane_rows():
                return [slice_rows[j] + tid % 16 for j in range_constexpr(m_slices)]

            def task_offsets(a_ids, sa_ids):
                """A copy and scale_a byte offsets of a block's rows."""
                a_offsets, sa_offsets = [], []
                for fused in a_ids:
                    token, _, valid = decode(fused)
                    a_offsets.append(valid.select(token * K + tid % 8 * 16, fx.Int32(OOB_OFFSET)))
                for fused in sa_ids:
                    token, _, valid = decode(fused)
                    sa_offsets.append(valid.select(token * (KB * 4 if a_scale_token_major else 4), fx.Int32(OOB_OFFSET)))
                return a_offsets, sa_offsets

            a_tensor = fx.rocdl.make_buffer_tensor(
                fx.make_view(pA, fx.make_layout(1, 1)), max_size=False, num_records_bytes=num_tokens * K
            )
            a_packet = BufferTensor(fx.make_view(fx.get_iter(a_tensor), fx.make_layout(4, 1)))
            scale_a_rsrc = rsrc_of(pScaleA, num_tokens * (KB * 4))
            scale_b_rsrc = rsrc_of(pScaleB, num_experts * scale_rows_b * (KB * 4))
            c_rsrc = rsrc_of(pC, num_tokens * (topk * I * 2))
            if const_expr(fp8_out):
                fp8_rsrc = rsrc_of(pC, num_blocks * (SORT_BLOCK_M * I))
                fp8_scale_rsrc = rsrc_of(pScaleC, num_blocks * (SORT_BLOCK_M * (I // 128) * 4))
            zero = fx.Int32(0).ir_value()

            def task_scale_b(expert, n_tile):
                """B scale of (side, K block) in lane side * KB + block."""
                scale_lane = tid % 64
                gate_scale_row = expert * scale_rows_b + n_tile
                scale_side = scale_lane // KB
                scale_b_offset = (gate_scale_row + scale_side * (I // 128)) * (KB * 4) + (scale_lane - scale_side * KB) * 4
                return fx.Float32(
                    rocdl.raw_ptr_buffer_load(
                        T.f32, scale_b_rsrc, (scale_lane < 2 * KB).select(scale_b_offset, fx.Int32(OOB_OFFSET)).ir_value(), zero, zero
                    )
                )

            # LDS rows [16 g, 16 g + 16) of B packet q hold this 16-row weight group of side q // 2, so
            # each wave's N slices are adjacent gate (and up) columns.
            loader = wave // 2
            if const_expr(stream_a):
                weight_groups = [loader * 2 + q % 2 for q in range(4)]
            else:
                weight_groups = [loader // 2 * 4 + q % 2 * 2 + loader % 2 for q in range(4)]
            b_voffsets = [
                (side_rows[q // 2] + weight_groups[q] * 16) * K + wave % 2 * 1024 + lane * 16 for q in range_constexpr(4)
            ]
            b_write = _lds_dwords(loader * 16 + lane % 16, wave % 2 * 4 + lane // 16)
            a_write = _lds_dwords(copy_row, copy_col)
            # Per (distinct packet-relative row, half_k) read addresses; the packet goes in the immediate offset.
            if const_expr(stream_a):
                a_read = [[_lds_dwords(r * 32 + wave_m * 16 + lane % 16, lane // 16 + h * 4) for h in range(2)] for r in range(2)]
                b_read = [[_lds_dwords(wave_n * 16 + lane % 16, lane // 16 + h * 4) for h in range(2)]]
            else:
                a_read = [[_lds_dwords(wave_m * 16 + lane % 16, lane // 16 + h * 4) for h in range(2)]]
                b_read = [[_lds_dwords(wave_n * 32 + r * 16 + lane % 16, lane // 16 + h * 4) for h in range(2)] for r in range(2)]

            def lds_view(dwords, count=4):
                return fx.make_view(lds.ab.ptr + dwords, fx.make_layout(count, 1))

            def read_a_slice(j, half_k):
                return lds_view(a_read[j % 2 if stream_a else 0][half_k] + slice_packet[j] * PACKET_DWORDS).load()

            def read_b_slice(n_slice, half_k):
                if const_expr(stream_a):
                    return lds_view(b_read[0][half_k] + (B_BASE + n_slice * PACKET_DWORDS)).load()
                return lds_view(b_read[n_slice % 2][half_k] + (B_BASE + n_slice // 2 * PACKET_DWORDS)).load()

            def task_ops(n_tile, expert, a_offsets, sa_offsets, sb_lanes):
                """Global loads and B scales of one task."""
                b_tensor = fx.rocdl.make_buffer_tensor(
                    fx.make_view(
                        pB + (fx.Int64(expert) * (2 * I * K // 4) + fx.Int64(n_tile) * (TILE_N * K // 4)),
                        fx.make_layout(1, 1),
                    ),
                    max_size=False,
                    num_records_bytes=(I + TILE_N) * K,
                )
                b_packet = BufferTensor(fx.make_view(fx.get_iter(b_tensor), fx.make_layout(4, 1)))

                def load_a(k_block, packet):
                    return a_packet.load(voffset_bytes=a_offsets[packet], soffset_bytes=k_block * TILE_K)

                def load_b(k_block, packet):
                    return b_packet.load(voffset_bytes=b_voffsets[packet], soffset_bytes=k_block * b_k_bytes)

                def load_scale_a(k_block, j):
                    scale_soffset = k_block * 4 if const_expr(a_scale_token_major) else k_block * num_tokens * 4
                    value = rocdl.raw_ptr_buffer_load(
                        T.f32, scale_a_rsrc, fx.Int32(sa_offsets[j]).ir_value(), fx.Int32(scale_soffset).ir_value(), zero
                    )
                    return Vec.from_elements([fx.Float32(value)], fx.Float32)

                def scale_b(side, k_block):
                    index = fx.Int32(side * KB) + k_block
                    return fx.Float32(rocdl.readlane(T.f32, sb_lanes.ir_value(), index.ir_value()))

                return SimpleNamespace(load_a=load_a, load_b=load_b, load_scale_a=load_scale_a, scale_b=scale_b)

            def barrier():
                rocdl.sched_barrier(0)
                rocdl.s_barrier()
                rocdl.sched_barrier(0)

            # The streamed operand stages all four packets of the next block, the held one two slots.
            s_stage = fx.make_rmem_tensor(fx.make_layout((4, 4), (1, 4)), fx.Int32)
            h_stage = fx.make_rmem_tensor(fx.make_layout((4, 2), (1, 4)), fx.Int32)
            # held column slice * 2 + half_k for the four held slices of the current block.
            held = fx.make_rmem_tensor(fx.make_layout((4, 8), (1, 4)), fx.Int32)
            # 2x4: scale_a column (stage parity) * 2 + slice-in-stage; 4x2: (block parity) * 4 + slice.
            scale_a = fx.make_rmem_tensor(fx.make_layout((1, 8), (1, 1)), fx.Float32)
            accum = fx.make_rmem_tensor(fx.make_layout((4, 32), (1, 4)), fx.Float32)
            partial = fx.make_rmem_tensor(fx.make_layout((4, 4), (1, 4)), fx.Float32)
            partial_scale = fx.make_rmem_tensor(fx.make_layout((1, 2), (1, 1)), fx.Float32)

            def load_s(ops, k_block, packet):
                s_stage[None, packet].store(ops.load_a(k_block, packet) if stream_a else ops.load_b(k_block, packet))

            def load_h(ops, k_block, packet, slot):
                h_stage[None, slot].store(ops.load_b(k_block, packet) if stream_a else ops.load_a(k_block, packet))

            def write_s(packet):
                if const_expr(stream_a):
                    lds_view(a_write + packet * PACKET_DWORDS).store(s_stage[None, packet].load())
                else:
                    lds_view(b_write + (B_BASE + packet * PACKET_DWORDS)).store(s_stage[None, packet].load())

            def write_h(packet, value):
                if const_expr(stream_a):
                    lds_view(b_write + (B_BASE + packet * PACKET_DWORDS)).store(value)
                else:
                    lds_view(a_write + packet * PACKET_DWORDS).store(value)

            def read_held():
                # 2x4: the four N slices of B; 4x2: the four M slices of A.
                for held_index in range_constexpr(4):
                    for held_half in range_constexpr(2):
                        value = read_b_slice(held_index, held_half) if stream_a else read_a_slice(held_index, held_half)
                        held[None, held_index * 2 + held_half].store(value)

            def held_word(index, half_k, word):
                return Vec(held[None, index * 2 + half_k].load()).bitcast(fx.Int64)[word]

            last_pair = stage_pairs(3)[3]

            def run_k(ops, parity, k_block):
                # The last block re-fetches clamped blocks so it stays inside the loop body.
                k_next = (k_block + 1 < KB).select(k_block + 1, KB - 1)
                previous = last_pair
                for stage in range_constexpr(4):
                    if const_expr(stage == 0):
                        write_s(3)
                    else:
                        write_s(stage - 1)
                        write_h(stage - 1, h_stage[None, (stage - 1) % 2].load())
                        if const_expr(stage == 3):
                            write_h(3, h_stage[None, 1].load())
                    rocdl.sched_barrier(0)
                    if const_expr(stage == 0):
                        read_held()
                    # Streamed slices of this stage: A slices 2s, 2s+1 (2x4) or B slices 2s, 2s+1 (4x2).
                    streamed = [
                        [Vec(read_a_slice(stage * 2 + i, h) if stream_a else read_b_slice(stage * 2 + i, h)).bitcast(fx.Int64) for h in range_constexpr(2)]
                        for i in range_constexpr(2)
                    ]
                    rocdl.sched_barrier(0)
                    if const_expr(stream_a):
                        for next_i in range_constexpr(2):
                            if const_expr(stage < 3):
                                scale_a[None, (stage + 1) % 2 * 2 + next_i].store(ops.load_scale_a(k_block, (stage + 1) * 2 + next_i))
                            else:
                                scale_a[None, next_i].store(ops.load_scale_a(k_next, next_i))
                    elif const_expr(stage == 0):
                        for next_j in range_constexpr(4):
                            scale_a[None, (1 - parity) * 4 + next_j].store(ops.load_scale_a(k_next, next_j))
                    load_s(ops, k_next, stage)
                    if const_expr(stage < 3):
                        load_h(ops, k_next, stage, stage % 2)
                    if const_expr(stage == 2):
                        load_h(ops, k_next, 3, 1)
                    rocdl.sched_barrier(0)
                    rocdl.s_waitcnt(lgkmcnt=0)
                    barrier()
                    rocdl.s_setprio(3)
                    for pair_id, (m_slice, n_pair, side) in enumerate(stage_pairs(stage)):
                        # Every pair of a stage alternates partial slots: entries pair_id % 2 * 2 + {0, 1}.
                        base, old_base = pair_id % 2 * 2, (pair_id + 1) % 2 * 2
                        for k_step in range_constexpr(4):
                            half_k, word = divmod(k_step, 2)
                            for inner in range_constexpr(2):
                                mfma_index = k_step * 2 + inner
                                n_slice = n_pair[inner]
                                if const_expr(stream_a):
                                    a_value = streamed[m_slice % 2][half_k][word]
                                    b_value = held_word(n_slice, half_k, word)
                                else:
                                    a_value = held_word(m_slice, half_k, word)
                                    b_value = streamed[inner][half_k][word]
                                accumulator = Vec.filled(4, 0.0, fx.Float32) if k_step == 0 else Vec(partial[None, base + inner].load())
                                partial[None, base + inner].store(
                                    Vec(rocdl.mfma_f32_16x16x32_fp8_fp8(T.f32x4, [b_value, a_value, accumulator, 0, 0, 0]))
                                )
                                # Keep MFMA -> FMA order: the FMA's partial then has two MFMAs of XDL latency cover.
                                rocdl.sched_barrier(0)
                                if const_expr(mfma_index == 0):
                                    if const_expr(stream_a):
                                        a_scale = Vec(scale_a[None, stage % 2 * 2 + m_slice % 2].load())[0]
                                    else:
                                        a_scale = Vec(scale_a[None, parity * 4 + m_slice].load())[0]
                                    partial_scale[None, pair_id % 2].store(
                                        Vec.from_elements([a_scale * ops.scale_b(side, k_block)], fx.Float32)
                                    )
                                # Retire one element of the previous pair under each MFMA.
                                old_m, old_n, _ = previous
                                source = old_base + mfma_index // 4
                                target = accum[None, acc_index(old_m, old_n[mfma_index // 4])]
                                element = mfma_index % 4
                                target[element] = fx.fma(
                                    Vec(partial[None, source].load())[element],
                                    Vec(partial_scale[None, (pair_id + 1) % 2].load())[0],
                                    target[element],
                                )
                                rocdl.sched_barrier(0)
                        previous = (m_slice, n_pair, side)
                    rocdl.s_setprio(0)
                    barrier()

            def k_loop(ops):
                if const_expr(KB % 2):
                    run_k(ops, 0, fx.Int32(0))
                for pair in range(0, KB // 2):
                    k_block = fx.Int32(pair) * 2 + KB % 2
                    run_k(ops, KB % 2, k_block)
                    run_k(ops, 1 - KB % 2, k_block + 1)

            def start_k_loop():
                accum.fill(0)
                # The first stage retires these zeros as the "previous" pair.
                for pro_index in range_constexpr(4):
                    partial[None, pro_index].store(Vec.filled(4, 0.0, fx.Float32))
                for pro_index in range_constexpr(2):
                    partial_scale[None, pro_index].store(Vec.filled(1, 0.0, fx.Float32))
                rocdl.s_waitcnt(lgkmcnt=0)
                barrier()
                # Waves 4-7 trail by one barrier so their memory phase overlaps waves 0-3 compute.
                if group == 1:
                    barrier()

            def out_offsets(out_ids, n_tile):
                offsets = []
                for fused in out_ids:
                    token, slot, valid = decode(fused)
                    offsets.append(valid.select(((token * topk + slot) * I + n_tile * TILE_N) * 2, fx.Int32(OOB_OFFSET)))
                return offsets

            def finish_k_loop():
                # The last pair has no later MFMA shadow.
                last_m, last_n, _ = last_pair
                final_scale = Vec(partial_scale[None, 1].load())[0]
                for inner in range_constexpr(2):
                    target = accum[None, acc_index(last_m, last_n[inner])]
                    values = Vec(partial[None, 2 + inner].load())
                    for element in range_constexpr(4):
                        target[element] = fx.fma(values[element], final_scale, target[element])
                if group == 0:
                    barrier()

            def silu_mul(gate_values, up_values):
                result = []
                for element in range_constexpr(4):
                    gate = gate_values[element]
                    exponent = fx.Float32(rocdl.exp2(T.f32, (gate * -LOG2E).ir_value()))
                    inverse = fx.Float32(rocdl.rcp(T.f32, (exponent + 1.0).ir_value()))
                    result.append(gate * inverse * up_values[element])
                return result

            def output_lanes():
                out_lane = tid % 64
                lane_group = out_lane // 16
                low_rows = out_lane % 16 < 8
                column_bytes = (lane_group % 2 * 2 + lane_group // 2) * 16 + wave_n * (gate_slices * 32)
                if const_expr(gate_slices == 4):
                    column_bytes = column_bytes + low_rows.select(fx.Int32(0), fx.Int32(64))
                return SimpleNamespace(
                    odd_group=lane_group % 2 == 1,
                    low_rows=low_rows,
                    exchange_lane=fx.Int32((out_lane ^ 16) * 4),
                    column_bytes=column_bytes,
                )

            def row_swap(value):
                # DPP row_ror:8 within 16 lanes = lane ^ 8: the same columns of row r ^ 8.
                return fx.Int32(rocdl.update_dpp(T.i32, value.ir_value(), value.ir_value(), 0x128, 0xF, 0xF, True))

            def column_pair(lanes, m_slice, gate):
                """16 B per lane: 8 consecutive BF16 columns of gate slice `gate` (even lane groups) or gate + 1."""
                halves = [
                    pack_bf16x2_rne(
                        silu_mul(
                            Vec(accum[None, acc_index(m_slice, gate + side)].load()),
                            Vec(accum[None, acc_index(m_slice, gate_slices + gate + side)].load()),
                        )
                    )
                    for side in range_constexpr(2)
                ]
                left, right = halves
                odd_group = lanes.odd_group
                # Even 16-lane groups keep `gate` and take the partner's half; odd groups do gate + 1.
                exchanged = [
                    fx.Int32(rocdl.ds_bpermute(T.i32, lanes.exchange_lane.ir_value(), odd_group.select(left[pair], right[pair]).ir_value()))
                    for pair in range_constexpr(2)
                ]
                return [odd_group.select(exchanged[pair], left[pair]) for pair in range_constexpr(2)] + [
                    odd_group.select(right[pair], exchanged[pair]) for pair in range_constexpr(2)
                ]

            def store(dwords, offset):
                rocdl.raw_ptr_buffer_store(
                    Vec.from_elements(dwords, fx.Int32).ir_value(), c_rsrc, offset.ir_value(), zero,
                    aux=ir.IntegerAttr.get(T.i32, store_aux),
                )

            def slice_words(lanes, j):
                """SiLU(gate) * up of M slice j as BF16: the dwords of each of its stores."""
                if const_expr(gate_slices == 2):
                    return [column_pair(lanes, j, 0)]
                # Rows r < 8 and r ^ 8 trade halves of two column pairs: each store is 8 rows x 128 B.
                first, second = column_pair(lanes, j, 0), column_pair(lanes, j, 2)
                return [
                    [lanes.low_rows.select(first[i], row_swap(second[i])) for i in range_constexpr(4)],
                    [lanes.low_rows.select(row_swap(first[i]), second[i]) for i in range_constexpr(4)],
                ]

            def slice_offsets(lanes, row_offset):
                if const_expr(gate_slices == 2):
                    return [row_offset + lanes.column_bytes]
                partner = row_swap(row_offset)
                return [
                    lanes.low_rows.select(row_offset, partner) + lanes.column_bytes,
                    lanes.low_rows.select(partner, row_offset) + lanes.column_bytes,
                ]

            def final_epilogue(block, n_tile):
                # Output rows are reloaded here (not kept through the K loop) so the loads overlap the drain.
                row_offsets_out = out_offsets(route_ids(block, slice_lane_rows()), n_tile)
                finish_k_loop()
                lanes = output_lanes()
                for j in range_constexpr(m_slices):
                    for dwords, offset in zip(slice_words(lanes, j), slice_offsets(lanes, row_offsets_out[j])):
                        store(dwords, offset)

            def row_max(row):
                partial = Vec(lds_view(ROW_MAX_BASE + row * 4, col_waves).load()).bitcast(fx.Float32)
                peak = partial[0]
                for wave_col in range_constexpr(1, col_waves):
                    peak = fx.arith.maxnumf(peak, partial[wave_col])
                return peak

            def fp8_epilogue(block, n_tile):
                # Padding rows (zero A rows) are written too: FP8 zeros with scale 0.
                finish_k_loop()
                values = [
                    [
                        silu_mul(
                            Vec(accum[None, acc_index(m_slice, gate)].load()),
                            Vec(accum[None, acc_index(m_slice, gate_slices + gate)].load()),
                        )
                        for gate in range_constexpr(gate_slices)
                    ]
                    for m_slice in range_constexpr(m_slices)
                ]
                for m_slice in range_constexpr(m_slices):
                    peak = fx.Float32(0.0)
                    for gate_values in values[m_slice]:
                        for value in gate_values:
                            peak = fx.arith.maxnumf(peak, fx.math.absf(value))
                    # Lanes l, l ^ 16, l ^ 32, l ^ 48 hold this wave's other columns of row l % 16.
                    for shift in (16, 32):
                        other = rocdl.ds_bpermute(T.i32, fx.Int32((lane ^ shift) * 4).ir_value(), peak.bitcast(fx.Int32).ir_value())
                        peak = fx.arith.maxnumf(peak, fx.Int32(other).bitcast(fx.Float32))
                    if lane < 16:
                        lds_view(ROW_MAX_BASE + (slice_rows[m_slice] + lane) * 4 + wave_n, 1).store(
                            Vec.from_elements([peak.bitcast(fx.Int32)], fx.Int32)
                        )
                rocdl.s_waitcnt(lgkmcnt=0)
                barrier()
                for m_slice in range_constexpr(m_slices):
                    row = slice_rows[m_slice] + lane % 16
                    amax = row_max(row)
                    # |x| <= amax keeps x * 240 / amax within the FP8 range after rounding.
                    inverse = (amax > 0.0).select(fx.Float32(rocdl.rcp(T.f32, amax.ir_value())) * FP8_MAX, fx.Float32(0.0))
                    for gate in range_constexpr(gate_slices):
                        q = [values[m_slice][gate][element] * inverse for element in range_constexpr(4)]
                        low = rocdl.cvt_pk_fp8_f32(T.i32, q[0], q[1], fx.Int32(0), False)
                        word = fx.Int32(rocdl.cvt_pk_fp8_f32(T.i32, q[2], q[3], low, True))
                        # 4 FP8 columns 4 g .. 4 g + 3 of the 16-column chunk; lane group g = lane // 16.
                        lds_view(_lds_dwords(row, wave_n * gate_slices + gate) + lane // 16, 1).store(
                            Vec.from_elements([word], fx.Int32)
                        )
                rocdl.s_waitcnt(lgkmcnt=0)
                barrier()
                for part in range_constexpr(4):
                    out_row = part * 64 + tid // 8
                    rocdl.raw_ptr_buffer_store(
                        Vec(lds_view(_lds_dwords(out_row, tid % 8)).load()).ir_value(),
                        fp8_rsrc,
                        ((block * SORT_BLOCK_M + out_row) * I + n_tile * TILE_N + tid % 8 * 16).ir_value(),
                        zero,
                        aux=ir.IntegerAttr.get(T.i32, store_aux),
                    )
                scale_row = tid % SORT_BLOCK_M
                scale_offset = ((n_tile * num_blocks + block) * SORT_BLOCK_M + scale_row) * 4
                rocdl.raw_ptr_buffer_store(
                    (row_max(scale_row) * (1.0 / FP8_MAX)).ir_value(),
                    fp8_scale_rsrc,
                    (tid < SORT_BLOCK_M).select(scale_offset, fx.Int32(OOB_OFFSET)).ir_value(),
                    zero,
                    aux=ir.IntegerAttr.get(T.i32, store_aux),
                )

            block, n_tile, expert = coords()
            a_offsets, sa_offsets = task_offsets(route_ids(block, copy_rows()), route_ids(block, slice_lane_rows()))
            ops = task_ops(n_tile, expert, a_offsets, sa_offsets, task_scale_b(expert, n_tile))
            for pro_packet in range_constexpr(4):
                load_s(ops, 0, pro_packet)
            for pair_begin in range_constexpr(0, 4, 2):
                for pro_packet in range_constexpr(pair_begin, pair_begin + 2):
                    load_h(ops, 0, pro_packet, pro_packet % 2)
                for pro_packet in range_constexpr(pair_begin, pair_begin + 2):
                    write_h(pro_packet, h_stage[None, pro_packet % 2].load())
                rocdl.sched_barrier(0)
            for pro_slice in range_constexpr(2 if stream_a else 4):
                scale_a[None, pro_slice].store(ops.load_scale_a(0, pro_slice))
            for pro_packet in range_constexpr(4):
                write_s(pro_packet)
            start_k_loop()
            if const_expr(kloop_hook is not None):
                kloop_hook()
            k_loop(ops)
            if const_expr(epilog_hook is not None):
                epilog_hook()
            if const_expr(fp8_out):
                fp8_epilogue(block, n_tile)
            else:
                final_epilogue(block, n_tile)

    return SimpleNamespace(SharedTiles=SharedTiles, n_tiles=n_tiles, emit=emit_task)


@functools.cache
def compile_moe_gateup_a8w8_blockscale_gfx942_lds(
    inter_dim, hidden_dim, topk, num_experts, layout="2x4_pf1", xcd_swizzle=True, pair_blocks=False, fp8_out=False,
    a_scale_token_major=False,
):
    """pair_blocks: aligned block pairs of one expert run N-tile-major, so both blocks stream each B tile at the
    same time and share it in L2; other tasks keep the block-major order.
    fp8_out: sorted-row FP8 output with per (row, 128 columns) scales (see the module doc).
    a_scale_token_major: A scales are [T, K/128] (as quantized) instead of [K/128, T].
    """
    gateup = gateup_task_emitter(inter_dim, hidden_dim, topk, num_experts, layout, fp8_out, a_scale_token_major)
    # Closures must hold the emitter itself: FlyDSL's cache key only recurses into callable closure values.
    emit_task, SharedTiles, n_tiles = gateup.emit, gateup.SharedTiles, gateup.n_tiles

    @flyc.kernel(known_block_size=[512, 1, 1])
    def gateup_kernel(
        pA: fx.Pointer,
        pB: fx.Pointer,
        pC: fx.Pointer,
        pScaleC: fx.Pointer,
        pScaleA: fx.Pointer,
        pScaleB: fx.Pointer,
        pSortedIds: fx.Pointer,
        pExpertIds: fx.Pointer,
        pNumValid: fx.Pointer,
        num_tokens: fx.Int32,
        num_blocks: fx.Int32,
    ):
        pid = fx.Int32(fx.block_idx.x)
        valid_rows = _uniform(_load_i32(_rsrc_of(pNumValid, 4), 0))
        valid_blocks = (valid_rows + (SORT_BLOCK_M - 1)) // SORT_BLOCK_M
        valid_blocks = (valid_blocks < num_blocks).select(valid_blocks, num_blocks)
        num_tasks = valid_blocks * n_tiles
        if const_expr(xcd_swizzle):
            # Hardware deals workgroups round-robin over 8 XCDs: give each XCD a contiguous task
            # range so the N tiles of a sorted block (same A rows) share one L2.
            chunk = (num_tasks + 7) >> 3
            xcd_slot = pid >> 3
            task = (pid & 7) * chunk + xcd_slot
            active = (xcd_slot < chunk) & (task < num_tasks)
        else:
            task = pid
            active = task < num_tasks

        def task_coords(task_id):
            """(block, N tile, expert or None) of a task."""
            task_block = task_id // n_tiles
            task_tile = task_id - task_block * n_tiles
            if const_expr(not pair_blocks):
                return task_block, task_tile, None
            expert_ptr = fx.get_iter(
                fx.rocdl.make_buffer_tensor(fx.make_view(pExpertIds, fx.make_layout(1, 1)), max_size=False, num_records_bytes=num_blocks * 4)
            )
            pair_first = _uniform(task_id) // (2 * n_tiles) * 2
            first_expert = fx.Int32(s_buffer_load(expert_ptr, pair_first))
            second_expert = fx.Int32(s_buffer_load(expert_ptr, pair_first + 1))
            pair_slot = task_id - pair_first * n_tiles
            interleave = (pair_first + 1 < valid_blocks) & (first_expert == second_expert)
            coords_block = interleave.select(pair_first + (pair_slot & 1), task_block)
            return (
                coords_block,
                interleave.select(pair_slot >> 1, task_tile),
                (coords_block == pair_first).select(first_expert, second_expert),
            )

        def coords():
            block, n_tile, pair_expert = task_coords(task)
            if const_expr(pair_blocks):
                return block, n_tile, pair_expert
            return block, n_tile, _uniform(_load_i32(_rsrc_of(pExpertIds, num_blocks * 4), block * 4))

        lds = fx.SharedAllocator().allocate(SharedTiles).peek()
        emit_task(lds, pA, pB, pC, pScaleC, pScaleA, pScaleB, pSortedIds, num_tokens, num_blocks, active, coords)

    @flyc.jit
    def launch(
        pA: fx.Pointer,
        pB: fx.Pointer,
        pC: fx.Pointer,
        pScaleC: fx.Pointer,
        pScaleA: fx.Pointer,
        pScaleB: fx.Pointer,
        pSortedIds: fx.Pointer,
        pExpertIds: fx.Pointer,
        pNumValid: fx.Pointer,
        num_tokens: fx.Int32,
        num_blocks: fx.Int32,
        stream: fx.Stream = fx.Stream(None),
    ):
        grid_x = (num_blocks * n_tiles + 7) // 8 * 8
        gateup_kernel(
            pA, pB, pC, pScaleC, pScaleA, pScaleB, pSortedIds, pExpertIds, pNumValid, num_tokens, num_blocks,
            value_attrs={"llvm.passthrough": [["target-features", "-packed-fp32-ops"]]},
        ).launch(
            grid=(grid_x, 1, 1),
            block=(512, 1, 1),
            stream=stream,
        )

    launch.compile_hints["target_features"] = "-packed-fp32-ops"
    return launch


def moe_gateup_a8w8_blockscale_gfx942_lds(
    a, w1, a_scale_t, w1_scale, sorted_ids, expert_ids, num_valid_ids, out, layout="2x4_pf1", xcd_swizzle=True,
    pair_blocks=False, out_scale_t=None, topk=None, a_scale_token_major=False,
):
    """a[T,K] fp8, w1[E,2I,K] fp8 shuffle_weight(16,16), a_scale_t[K/128,T], w1_scale[E,2I/128,K/128] fp32.

    a_scale_token_major=True: a_scale_t is the [T,K/128] scale as quantized (not transposed).
    sorted_ids[blocks*256] / expert_ids[blocks] / num_valid_ids[>=1] int32 as from aiter moe_sorting(256);
    out[T,topk,I] bf16 receives SiLU(gate) * up for every valid route. layout is "2x4_pf1" or "4x2_pf1".
    pair_blocks=True orders tasks so that consecutive blocks share each B tile in L2.
    With out_scale_t (pass topk too): out is the Down kernel's sorted-row FP8 input [blocks * 256, I] and
    out_scale_t its FP32 scales [I/128, blocks * 256].
    """
    tokens, hidden_dim = a.shape
    num_experts, two_inter, _ = w1.shape
    inter_dim = two_inter // 2
    num_blocks = expert_ids.numel()
    fp8_out = out_scale_t is not None
    if fp8_out:
        assert topk is not None
        capacity = num_blocks * SORT_BLOCK_M
        assert out.shape == (capacity, inter_dim) and out.element_size() == 1
        assert out_scale_t.shape == (inter_dim // 128, capacity) and out_scale_t.dtype == torch.float32
        assert capacity * inter_dim < OOB_OFFSET, "FP8 output too large for one buffer descriptor"
    else:
        topk = out.shape[1]
    validate_parameters(tokens, inter_dim, hidden_dim, topk, num_experts, fp8_out)
    assert sorted_ids.numel() >= num_blocks * SORT_BLOCK_M
    launch = compile_moe_gateup_a8w8_blockscale_gfx942_lds(
        inter_dim, hidden_dim, topk, num_experts, layout, bool(xcd_swizzle), bool(pair_blocks), fp8_out,
        bool(a_scale_token_major),
    )
    run_compiled(
        launch,
        flyc.from_c_void_p(fx.Int32, a.data_ptr()),
        flyc.from_c_void_p(fx.Int32, w1.data_ptr()),
        flyc.from_c_void_p(fx.Int32, out.data_ptr()),
        flyc.from_c_void_p(fx.Float32, (out_scale_t if fp8_out else out).data_ptr()),
        flyc.from_c_void_p(fx.Float32, a_scale_t.data_ptr()),
        flyc.from_c_void_p(fx.Float32, w1_scale.data_ptr()),
        flyc.from_c_void_p(fx.Int32, sorted_ids.data_ptr()),
        flyc.from_c_void_p(fx.Int32, expert_ids.data_ptr()),
        flyc.from_c_void_p(fx.Int32, num_valid_ids.data_ptr()),
        tokens,
        num_blocks,
        torch.cuda.current_stream(),
    )
    return out
