// Seed: 2013059609
module module_0 (
    input wand id_0,
    input wire id_1,
    input wand id_2,
    input tri  id_3
);
  assign id_5 = 'b0;
  module_2 modCall_1 (id_3);
endmodule
module module_1 (
    output tri1 id_0,
    output tri0 id_1,
    input  wire id_2,
    output wire id_3
);
  wire id_5;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2,
      id_2
  );
  assign modCall_1.id_0 = 0;
endmodule
module module_2 (
    input tri0 id_0,
    id_2 id_3
);
  assign id_2 = 1'b0;
  wire id_4;
  assign module_3.type_1 = 0;
  wire id_5;
  assign module_0.id_0 = 0;
endmodule
module module_3 (
    input  wand id_0,
    input  wor  id_1,
    input  tri0 id_2
    , id_5,
    output tri0 id_3
);
  id_6(
      .id_0(), .id_1(id_1)
  );
  module_2 modCall_1 (id_2);
  id_7(
      .id_0(id_3),
      .id_1(1 + 1'h0),
      .id_2(1),
      .id_3(1'd0),
      .id_4(1),
      .id_5(1),
      .id_6(id_5),
      .id_7(id_2),
      .id_8(1),
      .id_9(id_5 !=? 1),
      .id_10(1 !== 1 ==? id_1),
      .id_11((1)),
      .id_12(1'b0),
      .min(1),
      .id_13(1),
      .id_14(1)
  );
endmodule
