// Seed: 674518169
module module_0 (
    output supply0 id_0,
    input wand id_1,
    output uwire id_2
);
  logic [-1 : 1] id_4;
  ;
  module_2 modCall_1 (
      id_1,
      id_1,
      id_0,
      id_2,
      id_1,
      id_0
  );
  assign modCall_1.id_4 = 0;
  assign module_1.id_1  = 0;
endmodule
module module_1 (
    output supply0 id_0,
    input tri id_1,
    input wand id_2,
    output wire id_3,
    input tri1 id_4,
    output tri0 id_5
);
  wire id_7;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_5
  );
endmodule
module module_2 (
    input supply1 id_0,
    input wire id_1,
    output supply1 id_2,
    output uwire id_3,
    input tri id_4,
    output wand id_5
);
  assign id_5 = id_1;
  assign id_3 = id_0;
endmodule
