$date
	Sat Oct 22 23:20:45 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#897936
b1 !
1"
#897938
b1 &
b1 %
1$
#897939
0"
#897942
1#
#897946
b0 &
b0 %
0#
0$
#1896810
b10111 &
b10111 %
1$
b10111 !
1"
#1896811
0"
#1896814
b1000110 &
b1000110 %
#1896818
b100011 &
b100011 %
#1896822
b1101010 &
b1101010 %
#1896826
b110101 &
b110101 %
#1896830
b10100000 &
b10100000 %
#1896834
b1010000 &
b1010000 %
#1896838
b101000 &
b101000 %
#1896842
b10100 &
b10100 %
#1896846
b1010 &
b1010 %
#1896850
b101 &
b101 %
#1896854
b10000 &
b10000 %
#1896858
b1000 &
b1000 %
#1896862
b100 &
b100 %
#1896866
b10 &
b10 %
#1896870
b1 &
1#
b1 %
#1896874
b0 &
b0 %
0#
0$
#2867456
b11000 !
1"
#2867458
b11000 &
b11000 %
1$
#2867459
0"
#2867462
b1100 &
b1100 %
#2867466
b110 &
b110 %
#2867470
b11 &
b11 %
#2867474
b1010 &
b1010 %
#2867478
b101 &
b101 %
#2867482
b10000 &
b10000 %
#2867486
b1000 &
b1000 %
#2867490
b100 &
b100 %
#2867494
b10 &
b10 %
#2867498
b1 &
b1 %
1#
#2867502
b0 &
0#
b0 %
0$
#4500012
