{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1619380527568 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1619380527573 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 25 15:55:27 2021 " "Processing started: Sun Apr 25 15:55:27 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1619380527573 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619380527573 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off hd6309_test_ph0 -c HD6309_ph0_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off hd6309_test_ph0 -c HD6309_ph0_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619380527573 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1619380527972 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1619380527972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file seven_seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seven_seg-behavioral " "Found design unit 1: seven_seg-behavioral" {  } { { "seven_seg.vhd" "" { Text "C:/Users/IFX-radar/Documents/Projects/6309 SBC II/hardware/CPLD/CPLD_2v0/seven_seg.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619380540547 ""} { "Info" "ISGN_ENTITY_NAME" "1 seven_seg " "Found entity 1: seven_seg" {  } { { "seven_seg.vhd" "" { Text "C:/Users/IFX-radar/Documents/Projects/6309 SBC II/hardware/CPLD/CPLD_2v0/seven_seg.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619380540547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619380540547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode_ph0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decode_ph0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decode-behavioral " "Found design unit 1: decode-behavioral" {  } { { "decode_ph0.vhd" "" { Text "C:/Users/IFX-radar/Documents/Projects/6309 SBC II/hardware/CPLD/CPLD_2v0/decode_ph0.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619380540549 ""} { "Info" "ISGN_ENTITY_NAME" "1 decode " "Found entity 1: decode" {  } { { "decode_ph0.vhd" "" { Text "C:/Users/IFX-radar/Documents/Projects/6309 SBC II/hardware/CPLD/CPLD_2v0/decode_ph0.vhd" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619380540549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619380540549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpuclock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpuclock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpuclock-behavior " "Found design unit 1: cpuclock-behavior" {  } { { "cpuclock.vhd" "" { Text "C:/Users/IFX-radar/Documents/Projects/6309 SBC II/hardware/CPLD/CPLD_2v0/cpuclock.vhd" 110 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619380540552 ""} { "Info" "ISGN_ENTITY_NAME" "1 cpuclock " "Found entity 1: cpuclock" {  } { { "cpuclock.vhd" "" { Text "C:/Users/IFX-radar/Documents/Projects/6309 SBC II/hardware/CPLD/CPLD_2v0/cpuclock.vhd" 97 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619380540552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619380540552 ""}
{ "Warning" "WSGN_SEARCH_FILE" "hd6309_ph0_top.vhd 2 1 " "Using design file hd6309_ph0_top.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HD6309_ph0_top-behavioral " "Found design unit 1: HD6309_ph0_top-behavioral" {  } { { "hd6309_ph0_top.vhd" "" { Text "C:/Users/IFX-radar/Documents/Projects/6309 SBC II/hardware/CPLD/CPLD_2v0/hd6309_ph0_top.vhd" 97 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619380540588 ""} { "Info" "ISGN_ENTITY_NAME" "1 HD6309_ph0_top " "Found entity 1: HD6309_ph0_top" {  } { { "hd6309_ph0_top.vhd" "" { Text "C:/Users/IFX-radar/Documents/Projects/6309 SBC II/hardware/CPLD/CPLD_2v0/hd6309_ph0_top.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619380540588 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1619380540588 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "HD6309_ph0_top " "Elaborating entity \"HD6309_ph0_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1619380540590 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "dig_1 hd6309_ph0_top.vhd(37) " "VHDL Signal Declaration warning at hd6309_ph0_top.vhd(37): used implicit default value for signal \"dig_1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "hd6309_ph0_top.vhd" "" { Text "C:/Users/IFX-radar/Documents/Projects/6309 SBC II/hardware/CPLD/CPLD_2v0/hd6309_ph0_top.vhd" 37 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1619380540592 "|HD6309_ph0_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "t_rgb_q hd6309_ph0_top.vhd(88) " "VHDL Signal Declaration warning at hd6309_ph0_top.vhd(88): used implicit default value for signal \"t_rgb_q\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "hd6309_ph0_top.vhd" "" { Text "C:/Users/IFX-radar/Documents/Projects/6309 SBC II/hardware/CPLD/CPLD_2v0/hd6309_ph0_top.vhd" 88 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1619380540592 "|HD6309_ph0_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "memwe hd6309_ph0_top.vhd(105) " "Verilog HDL or VHDL warning at hd6309_ph0_top.vhd(105): object \"memwe\" assigned a value but never read" {  } { { "hd6309_ph0_top.vhd" "" { Text "C:/Users/IFX-radar/Documents/Projects/6309 SBC II/hardware/CPLD/CPLD_2v0/hd6309_ph0_top.vhd" 105 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1619380540592 "|HD6309_ph0_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "addr_in hd6309_ph0_top.vhd(108) " "Verilog HDL or VHDL warning at hd6309_ph0_top.vhd(108): object \"addr_in\" assigned a value but never read" {  } { { "hd6309_ph0_top.vhd" "" { Text "C:/Users/IFX-radar/Documents/Projects/6309 SBC II/hardware/CPLD/CPLD_2v0/hd6309_ph0_top.vhd" 108 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1619380540592 "|HD6309_ph0_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ba hd6309_ph0_top.vhd(110) " "Verilog HDL or VHDL warning at hd6309_ph0_top.vhd(110): object \"ba\" assigned a value but never read" {  } { { "hd6309_ph0_top.vhd" "" { Text "C:/Users/IFX-radar/Documents/Projects/6309 SBC II/hardware/CPLD/CPLD_2v0/hd6309_ph0_top.vhd" 110 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1619380540592 "|HD6309_ph0_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bs hd6309_ph0_top.vhd(110) " "Verilog HDL or VHDL warning at hd6309_ph0_top.vhd(110): object \"bs\" assigned a value but never read" {  } { { "hd6309_ph0_top.vhd" "" { Text "C:/Users/IFX-radar/Documents/Projects/6309 SBC II/hardware/CPLD/CPLD_2v0/hd6309_ph0_top.vhd" 110 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1619380540592 "|HD6309_ph0_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lic hd6309_ph0_top.vhd(111) " "Verilog HDL or VHDL warning at hd6309_ph0_top.vhd(111): object \"lic\" assigned a value but never read" {  } { { "hd6309_ph0_top.vhd" "" { Text "C:/Users/IFX-radar/Documents/Projects/6309 SBC II/hardware/CPLD/CPLD_2v0/hd6309_ph0_top.vhd" 111 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1619380540592 "|HD6309_ph0_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "vma hd6309_ph0_top.vhd(111) " "Verilog HDL or VHDL warning at hd6309_ph0_top.vhd(111): object \"vma\" assigned a value but never read" {  } { { "hd6309_ph0_top.vhd" "" { Text "C:/Users/IFX-radar/Documents/Projects/6309 SBC II/hardware/CPLD/CPLD_2v0/hd6309_ph0_top.vhd" 111 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1619380540592 "|HD6309_ph0_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "romsel hd6309_ph0_top.vhd(114) " "Verilog HDL or VHDL warning at hd6309_ph0_top.vhd(114): object \"romsel\" assigned a value but never read" {  } { { "hd6309_ph0_top.vhd" "" { Text "C:/Users/IFX-radar/Documents/Projects/6309 SBC II/hardware/CPLD/CPLD_2v0/hd6309_ph0_top.vhd" 114 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1619380540592 "|HD6309_ph0_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ramsel hd6309_ph0_top.vhd(114) " "Verilog HDL or VHDL warning at hd6309_ph0_top.vhd(114): object \"ramsel\" assigned a value but never read" {  } { { "hd6309_ph0_top.vhd" "" { Text "C:/Users/IFX-radar/Documents/Projects/6309 SBC II/hardware/CPLD/CPLD_2v0/hd6309_ph0_top.vhd" 114 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1619380540592 "|HD6309_ph0_top"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "op_data_q hd6309_ph0_top.vhd(217) " "VHDL Process Statement warning at hd6309_ph0_top.vhd(217): inferring latch(es) for signal or variable \"op_data_q\", which holds its previous value in one or more paths through the process" {  } { { "hd6309_ph0_top.vhd" "" { Text "C:/Users/IFX-radar/Documents/Projects/6309 SBC II/hardware/CPLD/CPLD_2v0/hd6309_ph0_top.vhd" 217 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1619380540592 "|HD6309_ph0_top"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ip_data_q hd6309_ph0_top.vhd(232) " "VHDL Process Statement warning at hd6309_ph0_top.vhd(232): inferring latch(es) for signal or variable \"ip_data_q\", which holds its previous value in one or more paths through the process" {  } { { "hd6309_ph0_top.vhd" "" { Text "C:/Users/IFX-radar/Documents/Projects/6309 SBC II/hardware/CPLD/CPLD_2v0/hd6309_ph0_top.vhd" 232 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1619380540592 "|HD6309_ph0_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_data_q\[4\] hd6309_ph0_top.vhd(232) " "Inferred latch for \"ip_data_q\[4\]\" at hd6309_ph0_top.vhd(232)" {  } { { "hd6309_ph0_top.vhd" "" { Text "C:/Users/IFX-radar/Documents/Projects/6309 SBC II/hardware/CPLD/CPLD_2v0/hd6309_ph0_top.vhd" 232 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619380540592 "|HD6309_ph0_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_data_q\[5\] hd6309_ph0_top.vhd(232) " "Inferred latch for \"ip_data_q\[5\]\" at hd6309_ph0_top.vhd(232)" {  } { { "hd6309_ph0_top.vhd" "" { Text "C:/Users/IFX-radar/Documents/Projects/6309 SBC II/hardware/CPLD/CPLD_2v0/hd6309_ph0_top.vhd" 232 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619380540592 "|HD6309_ph0_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_data_q\[6\] hd6309_ph0_top.vhd(232) " "Inferred latch for \"ip_data_q\[6\]\" at hd6309_ph0_top.vhd(232)" {  } { { "hd6309_ph0_top.vhd" "" { Text "C:/Users/IFX-radar/Documents/Projects/6309 SBC II/hardware/CPLD/CPLD_2v0/hd6309_ph0_top.vhd" 232 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619380540592 "|HD6309_ph0_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_data_q\[7\] hd6309_ph0_top.vhd(232) " "Inferred latch for \"ip_data_q\[7\]\" at hd6309_ph0_top.vhd(232)" {  } { { "hd6309_ph0_top.vhd" "" { Text "C:/Users/IFX-radar/Documents/Projects/6309 SBC II/hardware/CPLD/CPLD_2v0/hd6309_ph0_top.vhd" 232 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619380540592 "|HD6309_ph0_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op_data_q\[2\] hd6309_ph0_top.vhd(217) " "Inferred latch for \"op_data_q\[2\]\" at hd6309_ph0_top.vhd(217)" {  } { { "hd6309_ph0_top.vhd" "" { Text "C:/Users/IFX-radar/Documents/Projects/6309 SBC II/hardware/CPLD/CPLD_2v0/hd6309_ph0_top.vhd" 217 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619380540592 "|HD6309_ph0_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op_data_q\[3\] hd6309_ph0_top.vhd(217) " "Inferred latch for \"op_data_q\[3\]\" at hd6309_ph0_top.vhd(217)" {  } { { "hd6309_ph0_top.vhd" "" { Text "C:/Users/IFX-radar/Documents/Projects/6309 SBC II/hardware/CPLD/CPLD_2v0/hd6309_ph0_top.vhd" 217 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619380540592 "|HD6309_ph0_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op_data_q\[4\] hd6309_ph0_top.vhd(217) " "Inferred latch for \"op_data_q\[4\]\" at hd6309_ph0_top.vhd(217)" {  } { { "hd6309_ph0_top.vhd" "" { Text "C:/Users/IFX-radar/Documents/Projects/6309 SBC II/hardware/CPLD/CPLD_2v0/hd6309_ph0_top.vhd" 217 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619380540592 "|HD6309_ph0_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op_data_q\[5\] hd6309_ph0_top.vhd(217) " "Inferred latch for \"op_data_q\[5\]\" at hd6309_ph0_top.vhd(217)" {  } { { "hd6309_ph0_top.vhd" "" { Text "C:/Users/IFX-radar/Documents/Projects/6309 SBC II/hardware/CPLD/CPLD_2v0/hd6309_ph0_top.vhd" 217 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619380540592 "|HD6309_ph0_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op_data_q\[6\] hd6309_ph0_top.vhd(217) " "Inferred latch for \"op_data_q\[6\]\" at hd6309_ph0_top.vhd(217)" {  } { { "hd6309_ph0_top.vhd" "" { Text "C:/Users/IFX-radar/Documents/Projects/6309 SBC II/hardware/CPLD/CPLD_2v0/hd6309_ph0_top.vhd" 217 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619380540592 "|HD6309_ph0_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op_data_q\[7\] hd6309_ph0_top.vhd(217) " "Inferred latch for \"op_data_q\[7\]\" at hd6309_ph0_top.vhd(217)" {  } { { "hd6309_ph0_top.vhd" "" { Text "C:/Users/IFX-radar/Documents/Projects/6309 SBC II/hardware/CPLD/CPLD_2v0/hd6309_ph0_top.vhd" 217 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619380540593 "|HD6309_ph0_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpuclock cpuclock:clockgen0 " "Elaborating entity \"cpuclock\" for hierarchy \"cpuclock:clockgen0\"" {  } { { "hd6309_ph0_top.vhd" "clockgen0" { Text "C:/Users/IFX-radar/Documents/Projects/6309 SBC II/hardware/CPLD/CPLD_2v0/hd6309_ph0_top.vhd" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619380540593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode decode:decode0 " "Elaborating entity \"decode\" for hierarchy \"decode:decode0\"" {  } { { "hd6309_ph0_top.vhd" "decode0" { Text "C:/Users/IFX-radar/Documents/Projects/6309 SBC II/hardware/CPLD/CPLD_2v0/hd6309_ph0_top.vhd" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619380540595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_seg seven_seg:sevenseg0 " "Elaborating entity \"seven_seg\" for hierarchy \"seven_seg:sevenseg0\"" {  } { { "hd6309_ph0_top.vhd" "sevenseg0" { Text "C:/Users/IFX-radar/Documents/Projects/6309 SBC II/hardware/CPLD/CPLD_2v0/hd6309_ph0_top.vhd" 251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619380540596 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset seven_seg.vhd(70) " "VHDL Process Statement warning at seven_seg.vhd(70): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "seven_seg.vhd" "" { Text "C:/Users/IFX-radar/Documents/Projects/6309 SBC II/hardware/CPLD/CPLD_2v0/seven_seg.vhd" 70 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1619380540597 "|HD6309_ph0_top|seven_seg:sevenseg0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset seven_seg.vhd(85) " "VHDL Process Statement warning at seven_seg.vhd(85): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "seven_seg.vhd" "" { Text "C:/Users/IFX-radar/Documents/Projects/6309 SBC II/hardware/CPLD/CPLD_2v0/seven_seg.vhd" 85 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1619380540597 "|HD6309_ph0_top|seven_seg:sevenseg0"}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "t_addr\[11\] " "bidirectional pin \"t_addr\[11\]\" has no driver" {  } { { "hd6309_ph0_top.vhd" "" { Text "C:/Users/IFX-radar/Documents/Projects/6309 SBC II/hardware/CPLD/CPLD_2v0/hd6309_ph0_top.vhd" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1619380541154 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "t_addr\[12\] " "bidirectional pin \"t_addr\[12\]\" has no driver" {  } { { "hd6309_ph0_top.vhd" "" { Text "C:/Users/IFX-radar/Documents/Projects/6309 SBC II/hardware/CPLD/CPLD_2v0/hd6309_ph0_top.vhd" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1619380541154 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "t_addr\[13\] " "bidirectional pin \"t_addr\[13\]\" has no driver" {  } { { "hd6309_ph0_top.vhd" "" { Text "C:/Users/IFX-radar/Documents/Projects/6309 SBC II/hardware/CPLD/CPLD_2v0/hd6309_ph0_top.vhd" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1619380541154 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "t_addr\[14\] " "bidirectional pin \"t_addr\[14\]\" has no driver" {  } { { "hd6309_ph0_top.vhd" "" { Text "C:/Users/IFX-radar/Documents/Projects/6309 SBC II/hardware/CPLD/CPLD_2v0/hd6309_ph0_top.vhd" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1619380541154 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "t_addr\[15\] " "bidirectional pin \"t_addr\[15\]\" has no driver" {  } { { "hd6309_ph0_top.vhd" "" { Text "C:/Users/IFX-radar/Documents/Projects/6309 SBC II/hardware/CPLD/CPLD_2v0/hd6309_ph0_top.vhd" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1619380541154 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1619380541154 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "dig_1 GND " "Pin \"dig_1\" is stuck at GND" {  } { { "hd6309_ph0_top.vhd" "" { Text "C:/Users/IFX-radar/Documents/Projects/6309 SBC II/hardware/CPLD/CPLD_2v0/hd6309_ph0_top.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619380541181 "|HD6309_ph0_top|dig_1"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_full\[7\] VCC " "Pin \"seg_full\[7\]\" is stuck at VCC" {  } { { "hd6309_ph0_top.vhd" "" { Text "C:/Users/IFX-radar/Documents/Projects/6309 SBC II/hardware/CPLD/CPLD_2v0/hd6309_ph0_top.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619380541181 "|HD6309_ph0_top|seg_full[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "t_maddr\[12\] GND " "Pin \"t_maddr\[12\]\" is stuck at GND" {  } { { "hd6309_ph0_top.vhd" "" { Text "C:/Users/IFX-radar/Documents/Projects/6309 SBC II/hardware/CPLD/CPLD_2v0/hd6309_ph0_top.vhd" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619380541181 "|HD6309_ph0_top|t_maddr[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "t_maddr\[13\] GND " "Pin \"t_maddr\[13\]\" is stuck at GND" {  } { { "hd6309_ph0_top.vhd" "" { Text "C:/Users/IFX-radar/Documents/Projects/6309 SBC II/hardware/CPLD/CPLD_2v0/hd6309_ph0_top.vhd" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619380541181 "|HD6309_ph0_top|t_maddr[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "t_maddr\[14\] GND " "Pin \"t_maddr\[14\]\" is stuck at GND" {  } { { "hd6309_ph0_top.vhd" "" { Text "C:/Users/IFX-radar/Documents/Projects/6309 SBC II/hardware/CPLD/CPLD_2v0/hd6309_ph0_top.vhd" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619380541181 "|HD6309_ph0_top|t_maddr[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "t_maddr\[15\] GND " "Pin \"t_maddr\[15\]\" is stuck at GND" {  } { { "hd6309_ph0_top.vhd" "" { Text "C:/Users/IFX-radar/Documents/Projects/6309 SBC II/hardware/CPLD/CPLD_2v0/hd6309_ph0_top.vhd" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619380541181 "|HD6309_ph0_top|t_maddr[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "t_maddr\[16\] GND " "Pin \"t_maddr\[16\]\" is stuck at GND" {  } { { "hd6309_ph0_top.vhd" "" { Text "C:/Users/IFX-radar/Documents/Projects/6309 SBC II/hardware/CPLD/CPLD_2v0/hd6309_ph0_top.vhd" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619380541181 "|HD6309_ph0_top|t_maddr[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "t_maddr\[17\] GND " "Pin \"t_maddr\[17\]\" is stuck at GND" {  } { { "hd6309_ph0_top.vhd" "" { Text "C:/Users/IFX-radar/Documents/Projects/6309 SBC II/hardware/CPLD/CPLD_2v0/hd6309_ph0_top.vhd" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619380541181 "|HD6309_ph0_top|t_maddr[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "t_maddr\[18\] GND " "Pin \"t_maddr\[18\]\" is stuck at GND" {  } { { "hd6309_ph0_top.vhd" "" { Text "C:/Users/IFX-radar/Documents/Projects/6309 SBC II/hardware/CPLD/CPLD_2v0/hd6309_ph0_top.vhd" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619380541181 "|HD6309_ph0_top|t_maddr[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "t_maddr\[19\] GND " "Pin \"t_maddr\[19\]\" is stuck at GND" {  } { { "hd6309_ph0_top.vhd" "" { Text "C:/Users/IFX-radar/Documents/Projects/6309 SBC II/hardware/CPLD/CPLD_2v0/hd6309_ph0_top.vhd" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619380541181 "|HD6309_ph0_top|t_maddr[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "t_aben_n GND " "Pin \"t_aben_n\" is stuck at GND" {  } { { "hd6309_ph0_top.vhd" "" { Text "C:/Users/IFX-radar/Documents/Projects/6309 SBC II/hardware/CPLD/CPLD_2v0/hd6309_ph0_top.vhd" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619380541181 "|HD6309_ph0_top|t_aben_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "t_ram_oe_n VCC " "Pin \"t_ram_oe_n\" is stuck at VCC" {  } { { "hd6309_ph0_top.vhd" "" { Text "C:/Users/IFX-radar/Documents/Projects/6309 SBC II/hardware/CPLD/CPLD_2v0/hd6309_ph0_top.vhd" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619380541181 "|HD6309_ph0_top|t_ram_oe_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "t_ram_cs_n VCC " "Pin \"t_ram_cs_n\" is stuck at VCC" {  } { { "hd6309_ph0_top.vhd" "" { Text "C:/Users/IFX-radar/Documents/Projects/6309 SBC II/hardware/CPLD/CPLD_2v0/hd6309_ph0_top.vhd" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619380541181 "|HD6309_ph0_top|t_ram_cs_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "t_ram_we_n VCC " "Pin \"t_ram_we_n\" is stuck at VCC" {  } { { "hd6309_ph0_top.vhd" "" { Text "C:/Users/IFX-radar/Documents/Projects/6309 SBC II/hardware/CPLD/CPLD_2v0/hd6309_ph0_top.vhd" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619380541181 "|HD6309_ph0_top|t_ram_we_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "t_halt_n VCC " "Pin \"t_halt_n\" is stuck at VCC" {  } { { "hd6309_ph0_top.vhd" "" { Text "C:/Users/IFX-radar/Documents/Projects/6309 SBC II/hardware/CPLD/CPLD_2v0/hd6309_ph0_top.vhd" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619380541181 "|HD6309_ph0_top|t_halt_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "t_irq_n VCC " "Pin \"t_irq_n\" is stuck at VCC" {  } { { "hd6309_ph0_top.vhd" "" { Text "C:/Users/IFX-radar/Documents/Projects/6309 SBC II/hardware/CPLD/CPLD_2v0/hd6309_ph0_top.vhd" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619380541181 "|HD6309_ph0_top|t_irq_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "t_nmi_n VCC " "Pin \"t_nmi_n\" is stuck at VCC" {  } { { "hd6309_ph0_top.vhd" "" { Text "C:/Users/IFX-radar/Documents/Projects/6309 SBC II/hardware/CPLD/CPLD_2v0/hd6309_ph0_top.vhd" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619380541181 "|HD6309_ph0_top|t_nmi_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "t_ee_cs_n VCC " "Pin \"t_ee_cs_n\" is stuck at VCC" {  } { { "hd6309_ph0_top.vhd" "" { Text "C:/Users/IFX-radar/Documents/Projects/6309 SBC II/hardware/CPLD/CPLD_2v0/hd6309_ph0_top.vhd" 77 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619380541181 "|HD6309_ph0_top|t_ee_cs_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "t_ee_clk GND " "Pin \"t_ee_clk\" is stuck at GND" {  } { { "hd6309_ph0_top.vhd" "" { Text "C:/Users/IFX-radar/Documents/Projects/6309 SBC II/hardware/CPLD/CPLD_2v0/hd6309_ph0_top.vhd" 78 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619380541181 "|HD6309_ph0_top|t_ee_clk"} { "Warning" "WMLS_MLS_STUCK_PIN" "t_ee_mosi GND " "Pin \"t_ee_mosi\" is stuck at GND" {  } { { "hd6309_ph0_top.vhd" "" { Text "C:/Users/IFX-radar/Documents/Projects/6309 SBC II/hardware/CPLD/CPLD_2v0/hd6309_ph0_top.vhd" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619380541181 "|HD6309_ph0_top|t_ee_mosi"} { "Warning" "WMLS_MLS_STUCK_PIN" "t_sd_cs_n VCC " "Pin \"t_sd_cs_n\" is stuck at VCC" {  } { { "hd6309_ph0_top.vhd" "" { Text "C:/Users/IFX-radar/Documents/Projects/6309 SBC II/hardware/CPLD/CPLD_2v0/hd6309_ph0_top.vhd" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619380541181 "|HD6309_ph0_top|t_sd_cs_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "t_sd_clk GND " "Pin \"t_sd_clk\" is stuck at GND" {  } { { "hd6309_ph0_top.vhd" "" { Text "C:/Users/IFX-radar/Documents/Projects/6309 SBC II/hardware/CPLD/CPLD_2v0/hd6309_ph0_top.vhd" 84 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619380541181 "|HD6309_ph0_top|t_sd_clk"} { "Warning" "WMLS_MLS_STUCK_PIN" "t_sd_mosi GND " "Pin \"t_sd_mosi\" is stuck at GND" {  } { { "hd6309_ph0_top.vhd" "" { Text "C:/Users/IFX-radar/Documents/Projects/6309 SBC II/hardware/CPLD/CPLD_2v0/hd6309_ph0_top.vhd" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619380541181 "|HD6309_ph0_top|t_sd_mosi"} { "Warning" "WMLS_MLS_STUCK_PIN" "t_rgb_q GND " "Pin \"t_rgb_q\" is stuck at GND" {  } { { "hd6309_ph0_top.vhd" "" { Text "C:/Users/IFX-radar/Documents/Projects/6309 SBC II/hardware/CPLD/CPLD_2v0/hd6309_ph0_top.vhd" 88 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619380541181 "|HD6309_ph0_top|t_rgb_q"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1619380541181 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1619380541253 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "t_maddr\[11\] t_addr\[11\] " "Output pin \"t_maddr\[11\]\" driven by bidirectional pin \"t_addr\[11\]\" cannot be tri-stated" {  } { { "hd6309_ph0_top.vhd" "" { Text "C:/Users/IFX-radar/Documents/Projects/6309 SBC II/hardware/CPLD/CPLD_2v0/hd6309_ph0_top.vhd" 49 -1 0 } } { "hd6309_ph0_top.vhd" "" { Text "C:/Users/IFX-radar/Documents/Projects/6309 SBC II/hardware/CPLD/CPLD_2v0/hd6309_ph0_top.vhd" 48 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 -1 1619380541375 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1619380541827 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619380541827 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "7 " "Design contains 7 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "t_ba " "No output dependent on input pin \"t_ba\"" {  } { { "hd6309_ph0_top.vhd" "" { Text "C:/Users/IFX-radar/Documents/Projects/6309 SBC II/hardware/CPLD/CPLD_2v0/hd6309_ph0_top.vhd" 59 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1619380541925 "|HD6309_ph0_top|t_ba"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "t_bs " "No output dependent on input pin \"t_bs\"" {  } { { "hd6309_ph0_top.vhd" "" { Text "C:/Users/IFX-radar/Documents/Projects/6309 SBC II/hardware/CPLD/CPLD_2v0/hd6309_ph0_top.vhd" 60 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1619380541925 "|HD6309_ph0_top|t_bs"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "t_lic " "No output dependent on input pin \"t_lic\"" {  } { { "hd6309_ph0_top.vhd" "" { Text "C:/Users/IFX-radar/Documents/Projects/6309 SBC II/hardware/CPLD/CPLD_2v0/hd6309_ph0_top.vhd" 61 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1619380541925 "|HD6309_ph0_top|t_lic"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "t_avma " "No output dependent on input pin \"t_avma\"" {  } { { "hd6309_ph0_top.vhd" "" { Text "C:/Users/IFX-radar/Documents/Projects/6309 SBC II/hardware/CPLD/CPLD_2v0/hd6309_ph0_top.vhd" 62 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1619380541925 "|HD6309_ph0_top|t_avma"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "t_ee_miso " "No output dependent on input pin \"t_ee_miso\"" {  } { { "hd6309_ph0_top.vhd" "" { Text "C:/Users/IFX-radar/Documents/Projects/6309 SBC II/hardware/CPLD/CPLD_2v0/hd6309_ph0_top.vhd" 79 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1619380541925 "|HD6309_ph0_top|t_ee_miso"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "t_sd_card " "No output dependent on input pin \"t_sd_card\"" {  } { { "hd6309_ph0_top.vhd" "" { Text "C:/Users/IFX-radar/Documents/Projects/6309 SBC II/hardware/CPLD/CPLD_2v0/hd6309_ph0_top.vhd" 82 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1619380541925 "|HD6309_ph0_top|t_sd_card"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "t_sd_miso " "No output dependent on input pin \"t_sd_miso\"" {  } { { "hd6309_ph0_top.vhd" "" { Text "C:/Users/IFX-radar/Documents/Projects/6309 SBC II/hardware/CPLD/CPLD_2v0/hd6309_ph0_top.vhd" 85 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1619380541925 "|HD6309_ph0_top|t_sd_miso"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1619380541925 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "203 " "Implemented 203 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1619380541926 ""} { "Info" "ICUT_CUT_TM_OPINS" "47 " "Implemented 47 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1619380541926 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "25 " "Implemented 25 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1619380541926 ""} { "Info" "ICUT_CUT_TM_LCELLS" "112 " "Implemented 112 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1619380541926 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1619380541926 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 56 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 56 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "650 " "Peak virtual memory: 650 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1619380541985 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 25 15:55:41 2021 " "Processing ended: Sun Apr 25 15:55:41 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1619380541985 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1619380541985 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1619380541985 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1619380541985 ""}
