#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x20b2610 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x20adfd0 .scope module, "tb" "tb" 3 54;
 .timescale -12 -12;
L_0x20b3910 .functor NOT 1, L_0x20dce60, C4<0>, C4<0>, C4<0>;
L_0x20dccb0 .functor XOR 1, L_0x20dca30, L_0x20dcb80, C4<0>, C4<0>;
L_0x20dcdf0 .functor XOR 1, L_0x20dccb0, L_0x20dcd20, C4<0>, C4<0>;
v0x20d95f0_0 .net *"_ivl_10", 0 0, L_0x20dcd20;  1 drivers
v0x20d96f0_0 .net *"_ivl_12", 0 0, L_0x20dcdf0;  1 drivers
v0x20d97d0_0 .net *"_ivl_2", 0 0, L_0x20dc990;  1 drivers
v0x20d9890_0 .net *"_ivl_4", 0 0, L_0x20dca30;  1 drivers
v0x20d9970_0 .net *"_ivl_6", 0 0, L_0x20dcb80;  1 drivers
v0x20d9aa0_0 .net *"_ivl_8", 0 0, L_0x20dccb0;  1 drivers
v0x20d9b80_0 .net "a", 0 0, v0x20d51e0_0;  1 drivers
v0x20d9c20_0 .net "b", 0 0, v0x20d5280_0;  1 drivers
v0x20d9d50_0 .net "c", 0 0, v0x20d5320_0;  1 drivers
v0x20d9e80_0 .var "clk", 0 0;
v0x20d9f20_0 .net "d", 0 0, v0x20d5490_0;  1 drivers
v0x20da050_0 .net "out_dut", 0 0, L_0x20dc920;  1 drivers
v0x20da0f0_0 .net "out_ref", 0 0, L_0x20daf70;  1 drivers
v0x20da190_0 .var/2u "stats1", 159 0;
v0x20da230_0 .var/2u "strobe", 0 0;
v0x20da2f0_0 .net "tb_match", 0 0, L_0x20dce60;  1 drivers
v0x20da3b0_0 .net "tb_mismatch", 0 0, L_0x20b3910;  1 drivers
v0x20da580_0 .net "wavedrom_enable", 0 0, v0x20d5580_0;  1 drivers
v0x20da620_0 .net "wavedrom_title", 511 0, v0x20d5620_0;  1 drivers
L_0x20dc990 .concat [ 1 0 0 0], L_0x20daf70;
L_0x20dca30 .concat [ 1 0 0 0], L_0x20daf70;
L_0x20dcb80 .concat [ 1 0 0 0], L_0x20dc920;
L_0x20dcd20 .concat [ 1 0 0 0], L_0x20daf70;
L_0x20dce60 .cmp/eeq 1, L_0x20dc990, L_0x20dcdf0;
S_0x20892d0 .scope module, "good1" "reference_module" 3 99, 3 4 0, S_0x20adfd0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x20a34b0 .functor NOT 1, v0x20d5320_0, C4<0>, C4<0>, C4<0>;
L_0x20b41d0 .functor NOT 1, v0x20d5280_0, C4<0>, C4<0>, C4<0>;
L_0x20da740 .functor AND 1, L_0x20a34b0, L_0x20b41d0, C4<1>, C4<1>;
L_0x20da7e0 .functor NOT 1, v0x20d5490_0, C4<0>, C4<0>, C4<0>;
L_0x20da880 .functor NOT 1, v0x20d51e0_0, C4<0>, C4<0>, C4<0>;
L_0x20da8f0 .functor AND 1, L_0x20da7e0, L_0x20da880, C4<1>, C4<1>;
L_0x20daa20 .functor OR 1, L_0x20da740, L_0x20da8f0, C4<0>, C4<0>;
L_0x20dab30 .functor AND 1, v0x20d51e0_0, v0x20d5320_0, C4<1>, C4<1>;
L_0x20dabf0 .functor AND 1, L_0x20dab30, v0x20d5490_0, C4<1>, C4<1>;
L_0x20dacb0 .functor OR 1, L_0x20daa20, L_0x20dabf0, C4<0>, C4<0>;
L_0x20dae20 .functor AND 1, v0x20d5280_0, v0x20d5320_0, C4<1>, C4<1>;
L_0x20dae90 .functor AND 1, L_0x20dae20, v0x20d5490_0, C4<1>, C4<1>;
L_0x20daf70 .functor OR 1, L_0x20dacb0, L_0x20dae90, C4<0>, C4<0>;
v0x20b3b80_0 .net *"_ivl_0", 0 0, L_0x20a34b0;  1 drivers
v0x20b3c20_0 .net *"_ivl_10", 0 0, L_0x20da8f0;  1 drivers
v0x20d39d0_0 .net *"_ivl_12", 0 0, L_0x20daa20;  1 drivers
v0x20d3a90_0 .net *"_ivl_14", 0 0, L_0x20dab30;  1 drivers
v0x20d3b70_0 .net *"_ivl_16", 0 0, L_0x20dabf0;  1 drivers
v0x20d3ca0_0 .net *"_ivl_18", 0 0, L_0x20dacb0;  1 drivers
v0x20d3d80_0 .net *"_ivl_2", 0 0, L_0x20b41d0;  1 drivers
v0x20d3e60_0 .net *"_ivl_20", 0 0, L_0x20dae20;  1 drivers
v0x20d3f40_0 .net *"_ivl_22", 0 0, L_0x20dae90;  1 drivers
v0x20d4020_0 .net *"_ivl_4", 0 0, L_0x20da740;  1 drivers
v0x20d4100_0 .net *"_ivl_6", 0 0, L_0x20da7e0;  1 drivers
v0x20d41e0_0 .net *"_ivl_8", 0 0, L_0x20da880;  1 drivers
v0x20d42c0_0 .net "a", 0 0, v0x20d51e0_0;  alias, 1 drivers
v0x20d4380_0 .net "b", 0 0, v0x20d5280_0;  alias, 1 drivers
v0x20d4440_0 .net "c", 0 0, v0x20d5320_0;  alias, 1 drivers
v0x20d4500_0 .net "d", 0 0, v0x20d5490_0;  alias, 1 drivers
v0x20d45c0_0 .net "out", 0 0, L_0x20daf70;  alias, 1 drivers
S_0x20d4720 .scope module, "stim1" "stimulus_gen" 3 92, 3 17 0, S_0x20adfd0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x20d51e0_0 .var "a", 0 0;
v0x20d5280_0 .var "b", 0 0;
v0x20d5320_0 .var "c", 0 0;
v0x20d53f0_0 .net "clk", 0 0, v0x20d9e80_0;  1 drivers
v0x20d5490_0 .var "d", 0 0;
v0x20d5580_0 .var "wavedrom_enable", 0 0;
v0x20d5620_0 .var "wavedrom_title", 511 0;
S_0x20d49c0 .scope begin, "$unm_blk_1" "$unm_blk_1" 3 38, 3 38 0, S_0x20d4720;
 .timescale -12 -12;
v0x20d4c20_0 .var/2s "count", 31 0;
E_0x209afa0/0 .event negedge, v0x20d53f0_0;
E_0x209afa0/1 .event posedge, v0x20d53f0_0;
E_0x209afa0 .event/or E_0x209afa0/0, E_0x209afa0/1;
E_0x209a5d0 .event negedge, v0x20d53f0_0;
E_0x20849f0 .event posedge, v0x20d53f0_0;
S_0x20d4d20 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x20d4720;
 .timescale -12 -12;
v0x20d4f20_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x20d5000 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x20d4720;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x20d5780 .scope module, "top_module1" "top_module" 3 106, 4 1 0, S_0x20adfd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x20db4c0 .functor NOT 1, v0x20d5320_0, C4<0>, C4<0>, C4<0>;
L_0x20dba30 .functor NOT 1, v0x20d5280_0, C4<0>, C4<0>, C4<0>;
L_0x20dbaf0 .functor NOT 1, v0x20d5320_0, C4<0>, C4<0>, C4<0>;
L_0x20dc100 .functor NOT 1, v0x20d5490_0, C4<0>, C4<0>, C4<0>;
L_0x20dc520 .functor NOT 1, v0x20d51e0_0, C4<0>, C4<0>, C4<0>;
L_0x20dc5e0 .functor NOT 1, v0x20d5280_0, C4<0>, C4<0>, C4<0>;
L_0x20dc6e0 .functor NOT 1, v0x20d5320_0, C4<0>, C4<0>, C4<0>;
v0x20d8be0_0 .net "a", 0 0, v0x20d51e0_0;  alias, 1 drivers
v0x20d8ca0_0 .net "b", 0 0, v0x20d5280_0;  alias, 1 drivers
v0x20d8d60_0 .net "c", 0 0, v0x20d5320_0;  alias, 1 drivers
v0x20d8e00_0 .net "d", 0 0, v0x20d5490_0;  alias, 1 drivers
v0x20d8ea0_0 .net "out", 0 0, L_0x20dc920;  alias, 1 drivers
v0x20d8f90_0 .net "w1", 0 0, L_0x20db3d0;  1 drivers
v0x20d9080_0 .net "w2", 0 0, L_0x20db940;  1 drivers
v0x20d9170_0 .net "w3", 0 0, L_0x20dc010;  1 drivers
v0x20d9260_0 .net "w4", 0 0, L_0x20dc430;  1 drivers
S_0x20d5a70 .scope module, "final_gate" "or_gate" 4 19, 4 31 0, S_0x20d5780;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "in2";
    .port_info 3 /INPUT 1 "in3";
    .port_info 4 /INPUT 1 "in4";
L_0x20dc840 .functor OR 1, L_0x20db3d0, L_0x20db940, C4<0>, C4<0>;
L_0x20dc8b0 .functor OR 1, L_0x20dc840, L_0x20dc010, C4<0>, C4<0>;
L_0x20dc920 .functor OR 1, L_0x20dc8b0, L_0x20dc430, C4<0>, C4<0>;
v0x20d5d30_0 .net *"_ivl_0", 0 0, L_0x20dc840;  1 drivers
v0x20d5e30_0 .net *"_ivl_2", 0 0, L_0x20dc8b0;  1 drivers
v0x20d5f10_0 .net "in1", 0 0, L_0x20db3d0;  alias, 1 drivers
v0x20d5fe0_0 .net "in2", 0 0, L_0x20db940;  alias, 1 drivers
v0x20d60a0_0 .net "in3", 0 0, L_0x20dc010;  alias, 1 drivers
v0x20d61b0_0 .net "in4", 0 0, L_0x20dc430;  alias, 1 drivers
v0x20d6270_0 .net "out", 0 0, L_0x20dc920;  alias, 1 drivers
S_0x20d63d0 .scope module, "gate1" "nand_gate" 4 13, 4 22 0, S_0x20d5780;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "in2";
    .port_info 3 /INPUT 1 "in3";
    .port_info 4 /INPUT 1 "in4";
L_0x20db0d0 .functor AND 1, v0x20d51e0_0, L_0x20db4c0, C4<1>, C4<1>;
L_0x7f46947bc018 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x20db250 .functor AND 1, L_0x20db0d0, L_0x7f46947bc018, C4<1>, C4<1>;
L_0x7f46947bc060 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x20db310 .functor AND 1, L_0x20db250, L_0x7f46947bc060, C4<1>, C4<1>;
L_0x20db3d0 .functor NOT 1, L_0x20db310, C4<0>, C4<0>, C4<0>;
v0x20d6680_0 .net *"_ivl_0", 0 0, L_0x20db0d0;  1 drivers
v0x20d6760_0 .net *"_ivl_2", 0 0, L_0x20db250;  1 drivers
v0x20d6840_0 .net *"_ivl_4", 0 0, L_0x20db310;  1 drivers
v0x20d6930_0 .net "in1", 0 0, v0x20d51e0_0;  alias, 1 drivers
v0x20d6a20_0 .net "in2", 0 0, L_0x20db4c0;  1 drivers
v0x20d6b30_0 .net "in3", 0 0, L_0x7f46947bc018;  1 drivers
v0x20d6bf0_0 .net "in4", 0 0, L_0x7f46947bc060;  1 drivers
v0x20d6cb0_0 .net "out", 0 0, L_0x20db3d0;  alias, 1 drivers
S_0x20d6dd0 .scope module, "gate2" "nand_gate" 4 14, 4 22 0, S_0x20d5780;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "in2";
    .port_info 3 /INPUT 1 "in3";
    .port_info 4 /INPUT 1 "in4";
L_0x20db640 .functor AND 1, L_0x20dba30, L_0x20dbaf0, C4<1>, C4<1>;
L_0x20db6b0 .functor AND 1, L_0x20db640, v0x20d5490_0, C4<1>, C4<1>;
L_0x7f46947bc0a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x20db880 .functor AND 1, L_0x20db6b0, L_0x7f46947bc0a8, C4<1>, C4<1>;
L_0x20db940 .functor NOT 1, L_0x20db880, C4<0>, C4<0>, C4<0>;
v0x20d7090_0 .net *"_ivl_0", 0 0, L_0x20db640;  1 drivers
v0x20d7170_0 .net *"_ivl_2", 0 0, L_0x20db6b0;  1 drivers
v0x20d7250_0 .net *"_ivl_4", 0 0, L_0x20db880;  1 drivers
v0x20d7340_0 .net "in1", 0 0, L_0x20dba30;  1 drivers
v0x20d7400_0 .net "in2", 0 0, L_0x20dbaf0;  1 drivers
v0x20d7510_0 .net "in3", 0 0, v0x20d5490_0;  alias, 1 drivers
v0x20d7600_0 .net "in4", 0 0, L_0x7f46947bc0a8;  1 drivers
v0x20d76c0_0 .net "out", 0 0, L_0x20db940;  alias, 1 drivers
S_0x20d77e0 .scope module, "gate3" "nand_gate" 4 15, 4 22 0, S_0x20d5780;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "in2";
    .port_info 3 /INPUT 1 "in3";
    .port_info 4 /INPUT 1 "in4";
L_0x20dbd10 .functor AND 1, v0x20d51e0_0, v0x20d5280_0, C4<1>, C4<1>;
L_0x20dbe90 .functor AND 1, L_0x20dbd10, L_0x20dc100, C4<1>, C4<1>;
L_0x7f46947bc0f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x20dbf50 .functor AND 1, L_0x20dbe90, L_0x7f46947bc0f0, C4<1>, C4<1>;
L_0x20dc010 .functor NOT 1, L_0x20dbf50, C4<0>, C4<0>, C4<0>;
v0x20d7a70_0 .net *"_ivl_0", 0 0, L_0x20dbd10;  1 drivers
v0x20d7b70_0 .net *"_ivl_2", 0 0, L_0x20dbe90;  1 drivers
v0x20d7c50_0 .net *"_ivl_4", 0 0, L_0x20dbf50;  1 drivers
v0x20d7d40_0 .net "in1", 0 0, v0x20d51e0_0;  alias, 1 drivers
v0x20d7de0_0 .net "in2", 0 0, v0x20d5280_0;  alias, 1 drivers
v0x20d7f20_0 .net "in3", 0 0, L_0x20dc100;  1 drivers
v0x20d7fe0_0 .net "in4", 0 0, L_0x7f46947bc0f0;  1 drivers
v0x20d80a0_0 .net "out", 0 0, L_0x20dc010;  alias, 1 drivers
S_0x20d81c0 .scope module, "gate4" "nand_gate" 4 16, 4 22 0, S_0x20d5780;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "in2";
    .port_info 3 /INPUT 1 "in3";
    .port_info 4 /INPUT 1 "in4";
L_0x20dc240 .functor AND 1, L_0x20dc520, L_0x20dc5e0, C4<1>, C4<1>;
L_0x20dc2b0 .functor AND 1, L_0x20dc240, L_0x20dc6e0, C4<1>, C4<1>;
L_0x7f46947bc138 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x20dc370 .functor AND 1, L_0x20dc2b0, L_0x7f46947bc138, C4<1>, C4<1>;
L_0x20dc430 .functor NOT 1, L_0x20dc370, C4<0>, C4<0>, C4<0>;
v0x20d84a0_0 .net *"_ivl_0", 0 0, L_0x20dc240;  1 drivers
v0x20d85a0_0 .net *"_ivl_2", 0 0, L_0x20dc2b0;  1 drivers
v0x20d8680_0 .net *"_ivl_4", 0 0, L_0x20dc370;  1 drivers
v0x20d8740_0 .net "in1", 0 0, L_0x20dc520;  1 drivers
v0x20d8800_0 .net "in2", 0 0, L_0x20dc5e0;  1 drivers
v0x20d8910_0 .net "in3", 0 0, L_0x20dc6e0;  1 drivers
v0x20d89d0_0 .net "in4", 0 0, L_0x7f46947bc138;  1 drivers
v0x20d8a90_0 .net "out", 0 0, L_0x20dc430;  alias, 1 drivers
S_0x20d93d0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 115, 3 115 0, S_0x20adfd0;
 .timescale -12 -12;
E_0x209acd0 .event anyedge, v0x20da230_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x20da230_0;
    %nor/r;
    %assign/vec4 v0x20da230_0, 0;
    %wait E_0x209acd0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x20d4720;
T_3 ;
    %fork t_1, S_0x20d49c0;
    %jmp t_0;
    .scope S_0x20d49c0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x20d4c20_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x20d5490_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20d5320_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20d5280_0, 0;
    %assign/vec4 v0x20d51e0_0, 0;
    %pushi/vec4 16, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x20849f0;
    %load/vec4 v0x20d4c20_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x20d4c20_0, 0, 32;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x20d5490_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20d5320_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20d5280_0, 0;
    %assign/vec4 v0x20d51e0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x209a5d0;
    %fork TD_tb.stim1.wavedrom_stop, S_0x20d5000;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x209afa0;
    %vpi_func 3 47 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x20d51e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20d5280_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20d5320_0, 0;
    %assign/vec4 v0x20d5490_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 49 "$finish" {0 0 0};
    %end;
    .scope S_0x20d4720;
t_0 %join;
    %end;
    .thread T_3;
    .scope S_0x20adfd0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20d9e80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20da230_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x20adfd0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x20d9e80_0;
    %inv;
    %store/vec4 v0x20d9e80_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x20adfd0;
T_6 ;
    %vpi_call/w 3 84 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 85 "$dumpvars", 32'sb00000000000000000000000000000001, v0x20d53f0_0, v0x20da3b0_0, v0x20d9b80_0, v0x20d9c20_0, v0x20d9d50_0, v0x20d9f20_0, v0x20da0f0_0, v0x20da050_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x20adfd0;
T_7 ;
    %load/vec4 v0x20da190_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x20da190_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x20da190_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 124 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 125 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_7.1 ;
    %load/vec4 v0x20da190_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x20da190_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 128 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x20da190_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x20da190_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 129 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x20adfd0;
T_8 ;
    %wait E_0x209afa0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x20da190_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20da190_0, 4, 32;
    %load/vec4 v0x20da2f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x20da190_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 140 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20da190_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x20da190_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20da190_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x20da0f0_0;
    %load/vec4 v0x20da0f0_0;
    %load/vec4 v0x20da050_0;
    %xor;
    %load/vec4 v0x20da0f0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x20da190_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 144 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20da190_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x20da190_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20da190_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/kmap2/kmap2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5-ff/can1_depth10/human/kmap2/iter9/response0/top_module.sv";
