<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>File&nbsp;GEM5&nbsp;Wrapper: クラス PowerOnReset</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- 作成： Doxygen 1.6.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="main.html"><span>メインページ</span></a></li>
      <li><a href="pages.html"><span>関連ページ</span></a></li>
      <li><a href="modules.html"><span>モジュール</span></a></li>
      <li><a href="namespaces.html"><span>ネームスペース</span></a></li>
      <li class="current"><a href="annotated.html"><span>クラス</span></a></li>
      <li><a href="files.html"><span>ファイル</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="annotated.html"><span>構成</span></a></li>
      <li><a href="classes.html"><span>構成索引</span></a></li>
      <li><a href="hierarchy.html"><span>クラス階層</span></a></li>
      <li><a href="functions.html"><span>構成メンバ</span></a></li>
    </ul>
  </div>
  <div class="navpath"><a class="el" href="namespaceSparcISA.html">SparcISA</a>::<a class="el" href="classSparcISA_1_1PowerOnReset.html">PowerOnReset</a>
  </div>
</div>
<div class="contents">
<h1>クラス PowerOnReset</h1><!-- doxytag: class="SparcISA::PowerOnReset" --><!-- doxytag: inherits="SparcFault&lt; PowerOnReset &gt;" -->
<p><code>#include &lt;<a class="el" href="arch_2sparc_2faults_8hh_source.html">faults.hh</a>&gt;</code></p>
<div class="dynheader">
PowerOnResetに対する継承グラフ</div>
<div class="dynsection">
 <div class="center">
  <img src="classSparcISA_1_1PowerOnReset.gif" usemap="#PowerOnReset_map" alt=""/>
  <map id="PowerOnReset_map" name="PowerOnReset_map">
<area href="classSparcISA_1_1SparcFault.html" alt="SparcFault&lt; PowerOnReset &gt;" shape="rect" coords="0,168,182,192"/>
<area href="classSparcISA_1_1SparcFaultBase.html" alt="SparcFaultBase" shape="rect" coords="0,112,182,136"/>
<area href="classFaultBase.html" alt="FaultBase" shape="rect" coords="0,56,182,80"/>
<area href="classRefCounted.html" alt="RefCounted" shape="rect" coords="0,0,182,24"/>
</map>
 </div>
</div>

<p><a href="classSparcISA_1_1PowerOnReset-members.html">すべてのメンバ一覧</a></p>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td colspan="2"><h2>Private メソッド</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classSparcISA_1_1PowerOnReset.html#a2bd783b42262278d41157d428e1f8d6f">invoke</a> (<a class="el" href="classThreadContext.html">ThreadContext</a> *tc, <a class="el" href="classRefCountingPtr.html">StaticInstPtr</a> inst=<a class="el" href="classStaticInst.html#aa793d9793af735f09096369fb17567b6">StaticInst::nullStaticInstPtr</a>)</td></tr>
</table>
<hr/><h2>関数</h2>
<a class="anchor" id="a2bd783b42262278d41157d428e1f8d6f"></a><!-- doxytag: member="SparcISA::PowerOnReset::invoke" ref="a2bd783b42262278d41157d428e1f8d6f" args="(ThreadContext *tc, StaticInstPtr inst=StaticInst::nullStaticInstPtr)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void invoke </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&nbsp;</td>
          <td class="paramname"> <em>tc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classRefCountingPtr.html">StaticInstPtr</a>&nbsp;</td>
          <td class="paramname"> <em>inst</em> = <code><a class="el" href="classStaticInst.html#aa793d9793af735f09096369fb17567b6">StaticInst::nullStaticInstPtr</a></code></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [private, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><a class="el" href="classSparcISA_1_1SparcFaultBase.html#a2bd783b42262278d41157d428e1f8d6f">SparcFaultBase</a>を再定義しています。</p>

<p><div class="fragment"><pre class="fragment"><a name="l00555"></a>00555 {
<a name="l00556"></a>00556     <span class="comment">// For SPARC, when a system is first started, there is a power</span>
<a name="l00557"></a>00557     <span class="comment">// on reset Trap which sets the processor into the following state.</span>
<a name="l00558"></a>00558     <span class="comment">// Bits that aren&apos;t set aren&apos;t defined on startup.</span>
<a name="l00559"></a>00559 
<a name="l00560"></a>00560     tc-&gt;<a class="code" href="classThreadContext.html#a2987c1ff22ebdf6cdf354a31462bdbfb">setMiscRegNoEffect</a>(<a class="code" href="namespaceSparcISA.html#a1e522017e015d4c7efd6b2360143aa67a63fcdc28db1f74cf46ec0b7652c52f21">MISCREG_TL</a>, <a class="code" href="namespaceSparcISA.html#a8d6a6b2e04f9b3ebcec03466060ff24a">MaxTL</a>);
<a name="l00561"></a>00561     tc-&gt;<a class="code" href="classThreadContext.html#a2987c1ff22ebdf6cdf354a31462bdbfb">setMiscRegNoEffect</a>(<a class="code" href="namespaceSparcISA.html#a1e522017e015d4c7efd6b2360143aa67a85cab97106fabe35a326cad6a3c10443">MISCREG_TT</a>, <a class="code" href="classSparcISA_1_1SparcFault.html#aa059963bc65ed73d2d744374cd6da5b1">trapType</a>());
<a name="l00562"></a>00562     tc-&gt;<a class="code" href="classThreadContext.html#a074166dc2fe3c4aea3ad588ed9883c51">setMiscReg</a>(<a class="code" href="namespaceSparcISA.html#a1e522017e015d4c7efd6b2360143aa67a65196245c0cdf3c1de387463fa634d6f">MISCREG_GL</a>, <a class="code" href="namespaceSparcISA.html#af56470bc16dfc33549217225934bcd23">MaxGL</a>);
<a name="l00563"></a>00563 
<a name="l00564"></a>00564     PSTATE pstate = 0;
<a name="l00565"></a>00565     pstate.pef = 1;
<a name="l00566"></a>00566     pstate.priv = 1;
<a name="l00567"></a>00567     tc-&gt;<a class="code" href="classThreadContext.html#a2987c1ff22ebdf6cdf354a31462bdbfb">setMiscRegNoEffect</a>(<a class="code" href="namespaceSparcISA.html#a1e522017e015d4c7efd6b2360143aa67aa1cd313f40fd82bcbb96f5da27334613">MISCREG_PSTATE</a>, pstate);
<a name="l00568"></a>00568 
<a name="l00569"></a>00569     <span class="comment">// Turn on red and hpriv, set everything else to 0</span>
<a name="l00570"></a>00570     HPSTATE hpstate = tc-&gt;<a class="code" href="classThreadContext.html#a93c9c97261cb7289d5976b8222f70c4c">readMiscRegNoEffect</a>(<a class="code" href="namespaceSparcISA.html#a1e522017e015d4c7efd6b2360143aa67af07fe83c7aaf7daf2dbf05faafddc505">MISCREG_HPSTATE</a>);
<a name="l00571"></a>00571     hpstate.red = 1;
<a name="l00572"></a>00572     hpstate.hpriv = 1;
<a name="l00573"></a>00573     hpstate.ibe = 0;
<a name="l00574"></a>00574     hpstate.tlz = 0;
<a name="l00575"></a>00575     tc-&gt;<a class="code" href="classThreadContext.html#a2987c1ff22ebdf6cdf354a31462bdbfb">setMiscRegNoEffect</a>(<a class="code" href="namespaceSparcISA.html#a1e522017e015d4c7efd6b2360143aa67af07fe83c7aaf7daf2dbf05faafddc505">MISCREG_HPSTATE</a>, hpstate);
<a name="l00576"></a>00576 
<a name="l00577"></a>00577     <span class="comment">// The tick register is unreadable by nonprivileged software</span>
<a name="l00578"></a>00578     tc-&gt;<a class="code" href="classThreadContext.html#a2987c1ff22ebdf6cdf354a31462bdbfb">setMiscRegNoEffect</a>(<a class="code" href="namespaceSparcISA.html#a1e522017e015d4c7efd6b2360143aa67a3aec7a111c8a1c741ec91d6e530b263d">MISCREG_TICK</a>, 1<a class="code" href="base_2types_8hh.html#adcc3cf526a71c0dfaae020d432c78b83">ULL</a> &lt;&lt; 63);
<a name="l00579"></a>00579 
<a name="l00580"></a>00580     <span class="comment">// Enter RED state. We do this last so that the actual state preserved in</span>
<a name="l00581"></a>00581     <span class="comment">// the trap stack is the state from before this fault.</span>
<a name="l00582"></a>00582     <a class="code" href="namespaceSparcISA.html#af886d65b7669284f33784702caa9bddc">enterREDState</a>(tc);
<a name="l00583"></a>00583 
<a name="l00584"></a>00584     <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> PC, NPC;
<a name="l00585"></a>00585     <a class="code" href="namespaceSparcISA.html#a49dee5cc438e190bcdb1756438219536">getREDVector</a>(<a class="code" href="classSparcISA_1_1SparcFault.html#aa059963bc65ed73d2d744374cd6da5b1">trapType</a>(), PC, NPC);
<a name="l00586"></a>00586 
<a name="l00587"></a>00587     <a class="code" href="namespaceSparcISA.html#ad2dd2c09ea20fdef260773e5cb128f93">PCState</a> <a class="code" href="inorder__dyn__inst_8cc.html#a0c864f905330c0fe3ecc683b7bf8b793">pc</a>;
<a name="l00588"></a>00588     pc.pc(PC);
<a name="l00589"></a>00589     pc.npc(NPC);
<a name="l00590"></a>00590     pc.nnpc(NPC + <span class="keyword">sizeof</span>(<a class="code" href="namespaceSparcISA.html#a301c22ea09fa33dcfe6ddf22f203699c">MachInst</a>));
<a name="l00591"></a>00591     pc.upc(0);
<a name="l00592"></a>00592     pc.nupc(1);
<a name="l00593"></a>00593     tc-&gt;<a class="code" href="classThreadContext.html#a1aaca26c0732d2191edbde1477d7ec13">pcState</a>(pc);
<a name="l00594"></a>00594 
<a name="l00595"></a>00595     <span class="comment">// These registers are specified as &quot;undefined&quot; after a POR, and they</span>
<a name="l00596"></a>00596     <span class="comment">// should have reasonable values after the miscregfile is reset</span>
<a name="l00597"></a>00597     <span class="comment">/*</span>
<a name="l00598"></a>00598 <span class="comment">    // Clear all the soft interrupt bits</span>
<a name="l00599"></a>00599 <span class="comment">    softint = 0;</span>
<a name="l00600"></a>00600 <span class="comment">    // disable timer compare interrupts, reset tick_cmpr</span>
<a name="l00601"></a>00601 <span class="comment">    tc-&gt;setMiscRegNoEffect(MISCREG_</span>
<a name="l00602"></a>00602 <span class="comment">    tick_cmprFields.int_dis = 1;</span>
<a name="l00603"></a>00603 <span class="comment">    tick_cmprFields.tick_cmpr = 0; // Reset to 0 for pretty printing</span>
<a name="l00604"></a>00604 <span class="comment">    stickFields.npt = 1; // The TICK register is unreadable by by !priv</span>
<a name="l00605"></a>00605 <span class="comment">    stick_cmprFields.int_dis = 1; // disable timer compare interrupts</span>
<a name="l00606"></a>00606 <span class="comment">    stick_cmprFields.tick_cmpr = 0; // Reset to 0 for pretty printing</span>
<a name="l00607"></a>00607 <span class="comment"></span>
<a name="l00608"></a>00608 <span class="comment">    tt[tl] = _trapType;</span>
<a name="l00609"></a>00609 <span class="comment"></span>
<a name="l00610"></a>00610 <span class="comment">    hintp = 0; // no interrupts pending</span>
<a name="l00611"></a>00611 <span class="comment">    hstick_cmprFields.int_dis = 1; // disable timer compare interrupts</span>
<a name="l00612"></a>00612 <span class="comment">    hstick_cmprFields.tick_cmpr = 0; // Reset to 0 for pretty printing</span>
<a name="l00613"></a>00613 <span class="comment">    */</span>
<a name="l00614"></a>00614 }
</pre></div></p>

</div>
</div>
<hr/>このクラスの説明は次のファイルから生成されました:<ul>
<li>arch/sparc/<a class="el" href="arch_2sparc_2faults_8hh_source.html">faults.hh</a></li>
<li>arch/sparc/<a class="el" href="arch_2sparc_2faults_8cc.html">faults.cc</a></li>
</ul>
</div>
<hr size="1"/><address style="text-align: right;"><small>File&nbsp;GEM5&nbsp;Wrapperに対して25 May 2015に生成されました。&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.6.1 </small></address>
</body>
</html>
