set tool_name "ModelSim-Altera (Verilog)"
set corner_file_list {
	{{"Slow Model"} {s1111442_lab07.vo s1111442_lab07_v.sdo}}
}
