============================================================
  Generated by:           Genus(TM) Synthesis Solution 19.12-s121_1
  Generated on:           Jan 26 2023  08:52:25 pm
  Module:                 fifo1_sramb
  Operating conditions:   _nominal_ (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: VIOLATED (-4929 ps) Setup Check with Pin wdata_reg_2_/CLK->D
          Group: INPUTS
     Startpoint: (F) wdata_in[2]
          Clock: (R) wclk2x
       Endpoint: (F) wdata_reg_2_/D
          Clock: (R) wclk2x

                     Capture       Launch     
        Clock Edge:+     450            0     
        Drv Adjust:+       0         5080     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=     550         5180     
                                              
             Setup:-      86                  
       Uncertainty:-      45                  
     Required Time:=     419                  
      Launch Clock:-    5180                  
       Input Delay:-    -819                  
         Data Path:-     986                  
             Slack:=   -4929                  

Exceptions/Constraints:
  input_delay             -819            in_del_3_1 

#----------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell          Timing Point      
#  (ps)   (ps)   (ps)         (fF)                                     
#----------------------------------------------------------------------
      0    4361  5080      1 2574.1  (arrival)   wdata_in[2]           
    986    5347   160      1    0.5  I1025_NS    io_r_wdata_in_2_/DOUT 
      0    5347     -      1      -  DFFARX1_RVT wdata_reg_2_/D        
#----------------------------------------------------------------------

(P) : Instance is preserved



Path 2: VIOLATED (-4929 ps) Setup Check with Pin wdata_reg_5_/CLK->D
          Group: INPUTS
     Startpoint: (F) wdata_in[5]
          Clock: (R) wclk2x
       Endpoint: (F) wdata_reg_5_/D
          Clock: (R) wclk2x

                     Capture       Launch     
        Clock Edge:+     450            0     
        Drv Adjust:+       0         5080     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=     550         5180     
                                              
             Setup:-      86                  
       Uncertainty:-      45                  
     Required Time:=     419                  
      Launch Clock:-    5180                  
       Input Delay:-    -819                  
         Data Path:-     986                  
             Slack:=   -4929                  

Exceptions/Constraints:
  input_delay             -819            in_del_6_1 

#----------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell          Timing Point      
#  (ps)   (ps)   (ps)         (fF)                                     
#----------------------------------------------------------------------
      0    4361  5080      1 2574.1  (arrival)   wdata_in[5]           
    986    5347   160      1    0.5  I1025_NS    io_r_wdata_in_5_/DOUT 
      0    5347     -      1      -  DFFARX1_RVT wdata_reg_5_/D        
#----------------------------------------------------------------------

(P) : Instance is preserved



Path 3: VIOLATED (-4929 ps) Setup Check with Pin wdata_reg_1_/CLK->D
          Group: INPUTS
     Startpoint: (F) wdata_in[1]
          Clock: (R) wclk2x
       Endpoint: (F) wdata_reg_1_/D
          Clock: (R) wclk2x

                     Capture       Launch     
        Clock Edge:+     450            0     
        Drv Adjust:+       0         5080     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=     550         5180     
                                              
             Setup:-      86                  
       Uncertainty:-      45                  
     Required Time:=     419                  
      Launch Clock:-    5180                  
       Input Delay:-    -819                  
         Data Path:-     986                  
             Slack:=   -4929                  

Exceptions/Constraints:
  input_delay             -819            in_del_2_1 

#----------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell          Timing Point      
#  (ps)   (ps)   (ps)         (fF)                                     
#----------------------------------------------------------------------
      0    4361  5080      1 2574.1  (arrival)   wdata_in[1]           
    986    5347   160      1    0.5  I1025_NS    io_r_wdata_in_1_/DOUT 
      0    5347     -      1      -  DFFARX1_RVT wdata_reg_1_/D        
#----------------------------------------------------------------------

(P) : Instance is preserved



Path 4: VIOLATED (-4929 ps) Setup Check with Pin wdata_reg_3_/CLK->D
          Group: INPUTS
     Startpoint: (F) wdata_in[3]
          Clock: (R) wclk2x
       Endpoint: (F) wdata_reg_3_/D
          Clock: (R) wclk2x

                     Capture       Launch     
        Clock Edge:+     450            0     
        Drv Adjust:+       0         5080     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=     550         5180     
                                              
             Setup:-      86                  
       Uncertainty:-      45                  
     Required Time:=     419                  
      Launch Clock:-    5180                  
       Input Delay:-    -819                  
         Data Path:-     986                  
             Slack:=   -4929                  

Exceptions/Constraints:
  input_delay             -819            in_del_4_1 

#----------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell          Timing Point      
#  (ps)   (ps)   (ps)         (fF)                                     
#----------------------------------------------------------------------
      0    4361  5080      1 2574.1  (arrival)   wdata_in[3]           
    986    5347   160      1    0.5  I1025_NS    io_r_wdata_in_3_/DOUT 
      0    5347     -      1      -  DFFARX1_RVT wdata_reg_3_/D        
#----------------------------------------------------------------------

(P) : Instance is preserved



Path 5: VIOLATED (-4929 ps) Setup Check with Pin wdata_reg_7_/CLK->D
          Group: INPUTS
     Startpoint: (F) wdata_in[7]
          Clock: (R) wclk2x
       Endpoint: (F) wdata_reg_7_/D
          Clock: (R) wclk2x

                     Capture       Launch     
        Clock Edge:+     450            0     
        Drv Adjust:+       0         5080     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=     550         5180     
                                              
             Setup:-      86                  
       Uncertainty:-      45                  
     Required Time:=     419                  
      Launch Clock:-    5180                  
       Input Delay:-    -819                  
         Data Path:-     986                  
             Slack:=   -4929                  

Exceptions/Constraints:
  input_delay             -819            in_del_8_1 

#----------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell          Timing Point      
#  (ps)   (ps)   (ps)         (fF)                                     
#----------------------------------------------------------------------
      0    4361  5080      1 2574.1  (arrival)   wdata_in[7]           
    986    5347   160      1    0.5  I1025_NS    io_r_wdata_in_7_/DOUT 
      0    5347     -      1      -  DFFARX1_RVT wdata_reg_7_/D        
#----------------------------------------------------------------------

(P) : Instance is preserved



Path 6: VIOLATED (-4929 ps) Setup Check with Pin wdata_reg_4_/CLK->D
          Group: INPUTS
     Startpoint: (F) wdata_in[4]
          Clock: (R) wclk2x
       Endpoint: (F) wdata_reg_4_/D
          Clock: (R) wclk2x

                     Capture       Launch     
        Clock Edge:+     450            0     
        Drv Adjust:+       0         5080     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=     550         5180     
                                              
             Setup:-      86                  
       Uncertainty:-      45                  
     Required Time:=     419                  
      Launch Clock:-    5180                  
       Input Delay:-    -819                  
         Data Path:-     986                  
             Slack:=   -4929                  

Exceptions/Constraints:
  input_delay             -819            in_del_5_1 

#----------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell          Timing Point      
#  (ps)   (ps)   (ps)         (fF)                                     
#----------------------------------------------------------------------
      0    4361  5080      1 2574.1  (arrival)   wdata_in[4]           
    986    5347   160      1    0.5  I1025_NS    io_r_wdata_in_4_/DOUT 
      0    5347     -      1      -  DFFARX1_RVT wdata_reg_4_/D        
#----------------------------------------------------------------------

(P) : Instance is preserved



Path 7: VIOLATED (-4929 ps) Setup Check with Pin wdata_reg_0_/CLK->D
          Group: INPUTS
     Startpoint: (F) wdata_in[0]
          Clock: (R) wclk2x
       Endpoint: (F) wdata_reg_0_/D
          Clock: (R) wclk2x

                     Capture       Launch     
        Clock Edge:+     450            0     
        Drv Adjust:+       0         5080     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=     550         5180     
                                              
             Setup:-      86                  
       Uncertainty:-      45                  
     Required Time:=     419                  
      Launch Clock:-    5180                  
       Input Delay:-    -819                  
         Data Path:-     986                  
             Slack:=   -4929                  

Exceptions/Constraints:
  input_delay             -819            in_del_1_1 

#----------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell          Timing Point      
#  (ps)   (ps)   (ps)         (fF)                                     
#----------------------------------------------------------------------
      0    4361  5080      1 2574.1  (arrival)   wdata_in[0]           
    986    5347   160      1    0.5  I1025_NS    io_r_wdata_in_0_/DOUT 
      0    5347     -      1      -  DFFARX1_RVT wdata_reg_0_/D        
#----------------------------------------------------------------------

(P) : Instance is preserved



Path 8: VIOLATED (-4929 ps) Setup Check with Pin wdata_reg_6_/CLK->D
          Group: INPUTS
     Startpoint: (F) wdata_in[6]
          Clock: (R) wclk2x
       Endpoint: (F) wdata_reg_6_/D
          Clock: (R) wclk2x

                     Capture       Launch     
        Clock Edge:+     450            0     
        Drv Adjust:+       0         5080     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=     550         5180     
                                              
             Setup:-      86                  
       Uncertainty:-      45                  
     Required Time:=     419                  
      Launch Clock:-    5180                  
       Input Delay:-    -819                  
         Data Path:-     986                  
             Slack:=   -4929                  

Exceptions/Constraints:
  input_delay             -819            in_del_7_1 

#----------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell          Timing Point      
#  (ps)   (ps)   (ps)         (fF)                                     
#----------------------------------------------------------------------
      0    4361  5080      1 2574.1  (arrival)   wdata_in[6]           
    986    5347   160      1    0.5  I1025_NS    io_r_wdata_in_6_/DOUT 
      0    5347     -      1      -  DFFARX1_RVT wdata_reg_6_/D        
#----------------------------------------------------------------------

(P) : Instance is preserved



Path 9: VIOLATED (-4816 ps) Setup Check with Pin wptr_full/wptr_reg_0_/CLK->SI
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_0_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
        Drv Adjust:+       0         5080     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000         5180     
                                              
             Setup:-     123                  
       Uncertainty:-      90                  
     Required Time:=     787                  
      Launch Clock:-    5180                  
       Input Delay:-    -819                  
         Data Path:-    1242                  
             Slack:=   -4816                  

Exceptions/Constraints:
  input_delay             -819            in_del_9_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0    4361  5080      1 2574.1  (arrival)    winc                     
    995    5356   169     22   12.5  I1025_NS     io_b_winc/DOUT           
     38    5394    67      9    5.3  INVX8_RVT    wptr_full/g8902/Y        
     65    5459    28      1    1.0  OR2X1_RVT    wptr_full/g4/Y           
    114    5573    43      4    2.3  HADDX1_RVT   wptr_full/g5621__8943/SO 
     30    5603    28      2    1.0  INVX1_RVT    wptr_full/g5617/Y        
      0    5603     -      2      -  SDFFARX1_RVT wptr_full/wptr_reg_0_/SI 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 10: VIOLATED (-4816 ps) Setup Check with Pin wptr_full/wptr_reg_1_/CLK->SI
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_1_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
        Drv Adjust:+       0         5080     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000         5180     
                                              
             Setup:-     123                  
       Uncertainty:-      90                  
     Required Time:=     787                  
      Launch Clock:-    5180                  
       Input Delay:-    -819                  
         Data Path:-    1242                  
             Slack:=   -4816                  

Exceptions/Constraints:
  input_delay             -819            in_del_9_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0    4361  5080      1 2574.1  (arrival)    winc                     
    995    5356   169     22   12.5  I1025_NS     io_b_winc/DOUT           
     38    5394    67      9    5.3  INVX8_RVT    wptr_full/g8902/Y        
     65    5459    28      1    1.0  OR2X1_RVT    wptr_full/g4/Y           
    114    5573    43      4    2.3  HADDX1_RVT   wptr_full/g5621__8943/SO 
     30    5603    28      2    1.0  INVX1_RVT    wptr_full/g5617/Y        
      0    5603     -      2      -  SDFFARX1_RVT wptr_full/wptr_reg_1_/SI 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 11: VIOLATED (-4788 ps) Setup Check with Pin rptr_empty/rptr_reg_8_/CLK->SI
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_8_/SI
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
        Drv Adjust:+       0         5080     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000         5180     
                                              
             Setup:-     122                  
       Uncertainty:-      90                  
     Required Time:=     788                  
      Launch Clock:-    5180                  
       Input Delay:-    -819                  
         Data Path:-    1214                  
             Slack:=   -4788                  

Exceptions/Constraints:
  input_delay             -819            in_del 

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell            Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      0    4361  5080      1 2574.1  (arrival)    rinc                      
    996    5357   170      7   14.0  I1025_NS     io_b_rinc/DOUT            
     33    5390    65     10    6.9  INVX16_RVT   rptr_empty/g5458/Y        
     70    5459    33      1    1.7  OR2X1_RVT    rptr_empty/g5405__5477/Y  
     89    5548    36      4    2.3  XNOR2X2_RVT  rptr_empty/g5527__8246/Y  
     28    5576    25      2    1.0  INVX1_RVT    rptr_empty/g5396/Y        
      0    5576     -      2      -  SDFFARX1_RVT rptr_empty/rptr_reg_8_/SI 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 12: VIOLATED (-4788 ps) Setup Check with Pin rptr_empty/rptr_reg_9_/CLK->SI
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_9_/SI
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
        Drv Adjust:+       0         5080     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000         5180     
                                              
             Setup:-     122                  
       Uncertainty:-      90                  
     Required Time:=     788                  
      Launch Clock:-    5180                  
       Input Delay:-    -819                  
         Data Path:-    1214                  
             Slack:=   -4788                  

Exceptions/Constraints:
  input_delay             -819            in_del 

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell            Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      0    4361  5080      1 2574.1  (arrival)    rinc                      
    996    5357   170      7   14.0  I1025_NS     io_b_rinc/DOUT            
     33    5390    65     10    6.9  INVX16_RVT   rptr_empty/g5458/Y        
     70    5459    33      1    1.7  OR2X1_RVT    rptr_empty/g5405__5477/Y  
     89    5548    36      4    2.3  XNOR2X2_RVT  rptr_empty/g5527__8246/Y  
     28    5576    25      2    1.0  INVX1_RVT    rptr_empty/g5396/Y        
      0    5576     -      2      -  SDFFARX1_RVT rptr_empty/rptr_reg_9_/SI 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 13: VIOLATED (-4781 ps) Setup Check with Pin wptr_full/wptr_reg_4_/CLK->SI
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_4_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
        Drv Adjust:+       0         5080     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000         5180     
                                              
             Setup:-     125                  
       Uncertainty:-      90                  
     Required Time:=     785                  
      Launch Clock:-    5180                  
       Input Delay:-    -819                  
         Data Path:-    1205                  
             Slack:=   -4781                  

Exceptions/Constraints:
  input_delay             -819            in_del_9_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0    4361  5080      1 2574.1  (arrival)    winc                     
    995    5356   169     22   12.5  I1025_NS     io_b_winc/DOUT           
     38    5394    67      9    5.3  INVX8_RVT    wptr_full/g8902/Y        
     76    5471    40      2    2.7  OR2X1_RVT    wptr_full/g5604__6783/Y  
     95    5566    35      2    1.4  XNOR2X2_RVT  wptr_full/g5672__1881/Y  
      0    5566     -      2      -  SDFFARX1_RVT wptr_full/wptr_reg_4_/SI 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 14: VIOLATED (-4777 ps) Setup Check with Pin wptr_full/wptr_reg_5_/CLK->SE
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_5_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
        Drv Adjust:+       0         5080     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000         5180     
                                              
             Setup:-     121                  
       Uncertainty:-      90                  
     Required Time:=     789                  
      Launch Clock:-    5180                  
       Input Delay:-    -819                  
         Data Path:-    1205                  
             Slack:=   -4777                  

Exceptions/Constraints:
  input_delay             -819            in_del_9_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0    4361  5080      1 2574.1  (arrival)    winc                     
    995    5356   169     22   12.5  I1025_NS     io_b_winc/DOUT           
     38    5394    67      9    5.3  INVX8_RVT    wptr_full/g8902/Y        
     76    5471    40      2    2.7  OR2X1_RVT    wptr_full/g5604__6783/Y  
     95    5566    35      2    1.4  XNOR2X2_RVT  wptr_full/g5672__1881/Y  
      0    5566     -      2      -  SDFFARX1_RVT wptr_full/wptr_reg_5_/SE 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 15: VIOLATED (-4777 ps) Setup Check with Pin rptr_empty/rptr_reg_6_/CLK->SE
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_6_/SE
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
        Drv Adjust:+       0         5080     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000         5180     
                                              
             Setup:-     122                  
       Uncertainty:-      90                  
     Required Time:=     788                  
      Launch Clock:-    5180                  
       Input Delay:-    -819                  
         Data Path:-    1204                  
             Slack:=   -4777                  

Exceptions/Constraints:
  input_delay             -819            in_del 

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell            Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      0    4361  5080      1 2574.1  (arrival)    rinc                      
    996    5357   170      7   14.0  I1025_NS     io_b_rinc/DOUT            
     33    5390    65     10    6.9  INVX16_RVT   rptr_empty/g5458/Y        
     77    5467    41      3    2.9  OR2X1_RVT    rptr_empty/g6207/Y        
     98    5565    38      3    1.9  XNOR2X2_RVT  rptr_empty/g2__5526/Y     
      0    5565     -      3      -  SDFFARX1_RVT rptr_empty/rptr_reg_6_/SE 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 16: VIOLATED (-4777 ps) Setup Check with Pin rptr_empty/rptr_reg_7_/CLK->D
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_7_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
        Drv Adjust:+       0         5080     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000         5180     
                                              
             Setup:-     122                  
       Uncertainty:-      90                  
     Required Time:=     788                  
      Launch Clock:-    5180                  
       Input Delay:-    -819                  
         Data Path:-    1204                  
             Slack:=   -4777                  

Exceptions/Constraints:
  input_delay             -819            in_del 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0    4361  5080      1 2574.1  (arrival)    rinc                     
    996    5357   170      7   14.0  I1025_NS     io_b_rinc/DOUT           
     33    5390    65     10    6.9  INVX16_RVT   rptr_empty/g5458/Y       
     77    5467    41      3    2.9  OR2X1_RVT    rptr_empty/g6207/Y       
     98    5565    38      3    1.9  XNOR2X2_RVT  rptr_empty/g2__5526/Y    
      0    5565     -      3      -  SDFFARX1_RVT rptr_empty/rptr_reg_7_/D 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 17: VIOLATED (-4774 ps) Setup Check with Pin rptr_empty/rptr_reg_3_/CLK->SI
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_3_/SI
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
        Drv Adjust:+       0         5080     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000         5180     
                                              
             Setup:-     125                  
       Uncertainty:-      90                  
     Required Time:=     785                  
      Launch Clock:-    5180                  
       Input Delay:-    -819                  
         Data Path:-    1198                  
             Slack:=   -4774                  

Exceptions/Constraints:
  input_delay             -819            in_del 

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell            Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      0    4361  5080      1 2574.1  (arrival)    rinc                      
    996    5357   170      7   14.0  I1025_NS     io_b_rinc/DOUT            
     33    5390    65     10    6.9  INVX16_RVT   rptr_empty/g5458/Y        
     78    5467    37      3    3.7  OR2X2_RVT    rptr_empty/g5422__2802/Y  
     92    5559    34      2    1.0  XNOR2X2_RVT  rptr_empty/g5477__4319/Y  
      0    5559     -      2      -  SDFFARX1_RVT rptr_empty/rptr_reg_3_/SI 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 18: VIOLATED (-4773 ps) Setup Check with Pin wptr_full/wptr_reg_7_/CLK->SI
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_7_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
        Drv Adjust:+       0         5080     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000         5180     
                                              
             Setup:-     122                  
       Uncertainty:-      90                  
     Required Time:=     788                  
      Launch Clock:-    5180                  
       Input Delay:-    -819                  
         Data Path:-    1200                  
             Slack:=   -4773                  

Exceptions/Constraints:
  input_delay             -819            in_del_9_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0    4361  5080      1 2574.1  (arrival)    winc                     
    995    5356   169     22   12.5  I1025_NS     io_b_winc/DOUT           
    113    5469    41      1    0.5  AND3X1_RVT   wptr_full/g8905/Y        
     64    5534    40      4    2.5  AO21X1_RVT   wptr_full/g5589__6417/Y  
     27    5561    25      1    0.5  INVX0_RVT    wptr_full/g5585/Y        
      0    5561     -      1      -  SDFFARX1_RVT wptr_full/wptr_reg_7_/SI 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 19: VIOLATED (-4770 ps) Setup Check with Pin rptr_empty/rptr_reg_2_/CLK->D
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_2_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
        Drv Adjust:+       0         5080     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000         5180     
                                              
             Setup:-     120                  
       Uncertainty:-      90                  
     Required Time:=     790                  
      Launch Clock:-    5180                  
       Input Delay:-    -819                  
         Data Path:-    1198                  
             Slack:=   -4770                  

Exceptions/Constraints:
  input_delay             -819            in_del 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0    4361  5080      1 2574.1  (arrival)    rinc                     
    996    5357   170      7   14.0  I1025_NS     io_b_rinc/DOUT           
     33    5390    65     10    6.9  INVX16_RVT   rptr_empty/g5458/Y       
     78    5467    37      3    3.7  OR2X2_RVT    rptr_empty/g5422__2802/Y 
     92    5559    34      2    1.0  XNOR2X2_RVT  rptr_empty/g5477__4319/Y 
      0    5559     -      2      -  SDFFARX1_RVT rptr_empty/rptr_reg_2_/D 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 20: VIOLATED (-4770 ps) Setup Check with Pin rptr_empty/rptr_reg_8_/CLK->D
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_8_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
        Drv Adjust:+       0         5080     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000         5180     
                                              
             Setup:-     122                  
       Uncertainty:-      90                  
     Required Time:=     788                  
      Launch Clock:-    5180                  
       Input Delay:-    -819                  
         Data Path:-    1196                  
             Slack:=   -4770                  

Exceptions/Constraints:
  input_delay             -819            in_del 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0    4361  5080      1 2574.1  (arrival)    rinc                     
    996    5357   170      7   14.0  I1025_NS     io_b_rinc/DOUT           
     33    5390    65     10    6.9  INVX16_RVT   rptr_empty/g5458/Y       
     70    5459    33      1    1.7  OR2X1_RVT    rptr_empty/g5405__5477/Y 
     98    5557    39      4    2.3  XNOR2X2_RVT  rptr_empty/g5527__8246/Y 
      0    5557     -      4      -  SDFFARX1_RVT rptr_empty/rptr_reg_8_/D 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 21: VIOLATED (-4770 ps) Setup Check with Pin rptr_empty/rptr_reg_9_/CLK->D
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_9_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
        Drv Adjust:+       0         5080     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000         5180     
                                              
             Setup:-     122                  
       Uncertainty:-      90                  
     Required Time:=     788                  
      Launch Clock:-    5180                  
       Input Delay:-    -819                  
         Data Path:-    1196                  
             Slack:=   -4770                  

Exceptions/Constraints:
  input_delay             -819            in_del 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0    4361  5080      1 2574.1  (arrival)    rinc                     
    996    5357   170      7   14.0  I1025_NS     io_b_rinc/DOUT           
     33    5390    65     10    6.9  INVX16_RVT   rptr_empty/g5458/Y       
     70    5459    33      1    1.7  OR2X1_RVT    rptr_empty/g5405__5477/Y 
     98    5557    39      4    2.3  XNOR2X2_RVT  rptr_empty/g5527__8246/Y 
      0    5557     -      4      -  SDFFARX1_RVT rptr_empty/rptr_reg_9_/D 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 22: VIOLATED (-4769 ps) Setup Check with Pin rptr_empty/rptr_reg_4_/CLK->D
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_4_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
        Drv Adjust:+       0         5080     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000         5180     
                                              
             Setup:-     120                  
       Uncertainty:-      90                  
     Required Time:=     790                  
      Launch Clock:-    5180                  
       Input Delay:-    -819                  
         Data Path:-    1197                  
             Slack:=   -4769                  

Exceptions/Constraints:
  input_delay             -819            in_del 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0    4361  5080      1 2574.1  (arrival)    rinc                     
    996    5357   170      7   14.0  I1025_NS     io_b_rinc/DOUT           
     33    5390    65     10    6.9  INVX16_RVT   rptr_empty/g5458/Y       
     76    5465    40      2    2.7  OR2X1_RVT    rptr_empty/g5420__6215/Y 
     93    5558    34      2    1.0  XNOR2X2_RVT  rptr_empty/g5484__8428/Y 
      0    5558     -      2      -  SDFFARX1_RVT rptr_empty/rptr_reg_4_/D 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 23: VIOLATED (-4764 ps) Setup Check with Pin wptr_full/wptr_reg_0_/CLK->D
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (F) wptr_full/wptr_reg_0_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
        Drv Adjust:+       0         5080     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000         5180     
                                              
             Setup:-     101                  
       Uncertainty:-      90                  
     Required Time:=     809                  
      Launch Clock:-    5180                  
       Input Delay:-    -819                  
         Data Path:-    1212                  
             Slack:=   -4764                  

Exceptions/Constraints:
  input_delay             -819            in_del_9_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0    4361  5080      1 2574.1  (arrival)    winc                     
    995    5356   169     22   12.5  I1025_NS     io_b_winc/DOUT           
     38    5394    67      9    5.3  INVX8_RVT    wptr_full/g8902/Y        
     65    5459    28      1    1.0  OR2X1_RVT    wptr_full/g4/Y           
    114    5573    43      4    2.3  HADDX1_RVT   wptr_full/g5621__8943/SO 
      0    5573     -      4      -  SDFFARX1_RVT wptr_full/wptr_reg_0_/D  
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 24: VIOLATED (-4764 ps) Setup Check with Pin wptr_full/wptr_reg_1_/CLK->D
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (F) wptr_full/wptr_reg_1_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
        Drv Adjust:+       0         5080     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000         5180     
                                              
             Setup:-     101                  
       Uncertainty:-      90                  
     Required Time:=     809                  
      Launch Clock:-    5180                  
       Input Delay:-    -819                  
         Data Path:-    1212                  
             Slack:=   -4764                  

Exceptions/Constraints:
  input_delay             -819            in_del_9_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0    4361  5080      1 2574.1  (arrival)    winc                     
    995    5356   169     22   12.5  I1025_NS     io_b_winc/DOUT           
     38    5394    67      9    5.3  INVX8_RVT    wptr_full/g8902/Y        
     65    5459    28      1    1.0  OR2X1_RVT    wptr_full/g4/Y           
    114    5573    43      4    2.3  HADDX1_RVT   wptr_full/g5621__8943/SO 
      0    5573     -      4      -  SDFFARX1_RVT wptr_full/wptr_reg_1_/D  
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 25: VIOLATED (-4763 ps) Setup Check with Pin rptr_empty/rptr_reg_3_/CLK->SE
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (F) rptr_empty/rptr_reg_3_/SE
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
        Drv Adjust:+       0         5080     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000         5180     
                                              
             Setup:-     101                  
       Uncertainty:-      90                  
     Required Time:=     809                  
      Launch Clock:-    5180                  
       Input Delay:-    -819                  
         Data Path:-    1212                  
             Slack:=   -4763                  

Exceptions/Constraints:
  input_delay             -819            in_del 

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell            Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      0    4361  5080      1 2574.1  (arrival)    rinc                      
    996    5357   170      7   14.0  I1025_NS     io_b_rinc/DOUT            
     33    5390    65     10    6.9  INVX16_RVT   rptr_empty/g5458/Y        
     76    5465    40      2    2.7  OR2X1_RVT    rptr_empty/g5420__6215/Y  
    107    5573    36      2    1.4  HADDX1_RVT   rptr_empty/g6233/SO       
      0    5573     -      2      -  SDFFARX1_RVT rptr_empty/rptr_reg_3_/SE 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 26: VIOLATED (-4763 ps) Setup Check with Pin wptr_full/wptr_reg_4_/CLK->D
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (F) wptr_full/wptr_reg_4_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
        Drv Adjust:+       0         5080     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000         5180     
                                              
             Setup:-      98                  
       Uncertainty:-      90                  
     Required Time:=     812                  
      Launch Clock:-    5180                  
       Input Delay:-    -819                  
         Data Path:-    1214                  
             Slack:=   -4763                  

Exceptions/Constraints:
  input_delay             -819            in_del_9_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0    4361  5080      1 2574.1  (arrival)    winc                     
    995    5356   169     22   12.5  I1025_NS     io_b_winc/DOUT           
     38    5394    67      9    5.3  INVX8_RVT    wptr_full/g8902/Y        
     76    5471    40      2    2.7  OR2X1_RVT    wptr_full/g5604__6783/Y  
    104    5575    33      2    1.0  HADDX1_RVT   wptr_full/g5673__8932/SO 
      0    5575     -      2      -  SDFFARX1_RVT wptr_full/wptr_reg_4_/D  
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 27: VIOLATED (-4763 ps) Setup Check with Pin rptr_empty/rptr_reg_4_/CLK->SI
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (F) rptr_empty/rptr_reg_4_/SI
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
        Drv Adjust:+       0         5080     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000         5180     
                                              
             Setup:-     100                  
       Uncertainty:-      90                  
     Required Time:=     810                  
      Launch Clock:-    5180                  
       Input Delay:-    -819                  
         Data Path:-    1212                  
             Slack:=   -4763                  

Exceptions/Constraints:
  input_delay             -819            in_del 

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell            Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      0    4361  5080      1 2574.1  (arrival)    rinc                      
    996    5357   170      7   14.0  I1025_NS     io_b_rinc/DOUT            
     33    5390    65     10    6.9  INVX16_RVT   rptr_empty/g5458/Y        
     76    5465    40      2    2.7  OR2X1_RVT    rptr_empty/g5420__6215/Y  
    107    5573    36      2    1.4  HADDX1_RVT   rptr_empty/g6233/SO       
      0    5573     -      2      -  SDFFARX1_RVT rptr_empty/rptr_reg_4_/SI 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 28: VIOLATED (-4759 ps) Setup Check with Pin rptr_empty/rptr_reg_2_/CLK->SI
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (F) rptr_empty/rptr_reg_2_/SI
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
        Drv Adjust:+       0         5080     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000         5180     
                                              
             Setup:-      99                  
       Uncertainty:-      90                  
     Required Time:=     811                  
      Launch Clock:-    5180                  
       Input Delay:-    -819                  
         Data Path:-    1209                  
             Slack:=   -4759                  

Exceptions/Constraints:
  input_delay             -819            in_del 

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell            Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      0    4361  5080      1 2574.1  (arrival)    rinc                      
    996    5357   170      7   14.0  I1025_NS     io_b_rinc/DOUT            
     33    5390    65     10    6.9  INVX16_RVT   rptr_empty/g5458/Y        
     78    5467    37      3    3.7  OR2X2_RVT    rptr_empty/g5422__2802/Y  
    103    5570    33      2    1.0  HADDX1_RVT   rptr_empty/g5489__3680/SO 
      0    5570     -      2      -  SDFFARX1_RVT rptr_empty/rptr_reg_2_/SI 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 29: VIOLATED (-4758 ps) Setup Check with Pin rptr_empty/rptr_reg_5_/CLK->SI
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_5_/SI
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
        Drv Adjust:+       0         5080     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000         5180     
                                              
             Setup:-     123                  
       Uncertainty:-      90                  
     Required Time:=     787                  
      Launch Clock:-    5180                  
       Input Delay:-    -819                  
         Data Path:-    1185                  
             Slack:=   -4758                  

Exceptions/Constraints:
  input_delay             -819            in_del 

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell            Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      0    4361  5080      1 2574.1  (arrival)    rinc                      
    996    5357   170      7   14.0  I1025_NS     io_b_rinc/DOUT            
     78    5435    85      1    0.8  NAND3X0_RVT  rptr_empty/g6191/Y        
     21    5455    38      1    0.5  INVX1_RVT    rptr_empty/g5403/Y        
     62    5517    39      4    2.3  AO21X1_RVT   rptr_empty/g5402__7410/Y  
     28    5546    26      2    1.0  INVX1_RVT    rptr_empty/g5400/Y        
      0    5546     -      2      -  SDFFARX1_RVT rptr_empty/rptr_reg_5_/SI 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 30: VIOLATED (-4758 ps) Setup Check with Pin rptr_empty/rptr_reg_6_/CLK->SI
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_6_/SI
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
        Drv Adjust:+       0         5080     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000         5180     
                                              
             Setup:-     123                  
       Uncertainty:-      90                  
     Required Time:=     787                  
      Launch Clock:-    5180                  
       Input Delay:-    -819                  
         Data Path:-    1185                  
             Slack:=   -4758                  

Exceptions/Constraints:
  input_delay             -819            in_del 

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell            Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      0    4361  5080      1 2574.1  (arrival)    rinc                      
    996    5357   170      7   14.0  I1025_NS     io_b_rinc/DOUT            
     78    5435    85      1    0.8  NAND3X0_RVT  rptr_empty/g6191/Y        
     21    5455    38      1    0.5  INVX1_RVT    rptr_empty/g5403/Y        
     62    5517    39      4    2.3  AO21X1_RVT   rptr_empty/g5402__7410/Y  
     28    5546    26      2    1.0  INVX1_RVT    rptr_empty/g5400/Y        
      0    5546     -      2      -  SDFFARX1_RVT rptr_empty/rptr_reg_6_/SI 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 31: VIOLATED (-4758 ps) Setup Check with Pin rptr_empty/rptr_reg_3_/CLK->D
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (F) rptr_empty/rptr_reg_3_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
        Drv Adjust:+       0         5080     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000         5180     
                                              
             Setup:-      98                  
       Uncertainty:-      90                  
     Required Time:=     812                  
      Launch Clock:-    5180                  
       Input Delay:-    -819                  
         Data Path:-    1209                  
             Slack:=   -4758                  

Exceptions/Constraints:
  input_delay             -819            in_del 

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell            Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      0    4361  5080      1 2574.1  (arrival)    rinc                      
    996    5357   170      7   14.0  I1025_NS     io_b_rinc/DOUT            
     33    5390    65     10    6.9  INVX16_RVT   rptr_empty/g5458/Y        
     78    5467    37      3    3.7  OR2X2_RVT    rptr_empty/g5422__2802/Y  
    103    5570    33      2    1.0  HADDX1_RVT   rptr_empty/g5489__3680/SO 
      0    5570     -      2      -  SDFFARX1_RVT rptr_empty/rptr_reg_3_/D  
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 32: VIOLATED (-4758 ps) Setup Check with Pin rptr_empty/rptr_reg_7_/CLK->SE
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (F) rptr_empty/rptr_reg_7_/SE
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
        Drv Adjust:+       0         5080     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000         5180     
                                              
             Setup:-     104                  
       Uncertainty:-      90                  
     Required Time:=     806                  
      Launch Clock:-    5180                  
       Input Delay:-    -819                  
         Data Path:-    1204                  
             Slack:=   -4758                  

Exceptions/Constraints:
  input_delay             -819            in_del 

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell            Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      0    4361  5080      1 2574.1  (arrival)    rinc                      
    996    5357   170      7   14.0  I1025_NS     io_b_rinc/DOUT            
     33    5390    65     10    6.9  INVX16_RVT   rptr_empty/g5458/Y        
     64    5454    28      1    1.0  OR2X1_RVT    rptr_empty/g5416__4319/Y  
    110    5564    43      3    2.3  HADDX1_RVT   rptr_empty/g5401__6235/SO 
      0    5564     -      3      -  SDFFARX1_RVT rptr_empty/rptr_reg_7_/SE 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 33: VIOLATED (-4758 ps) Setup Check with Pin rptr_empty/rptr_reg_8_/CLK->SE
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (F) rptr_empty/rptr_reg_8_/SE
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
        Drv Adjust:+       0         5080     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000         5180     
                                              
             Setup:-     104                  
       Uncertainty:-      90                  
     Required Time:=     806                  
      Launch Clock:-    5180                  
       Input Delay:-    -819                  
         Data Path:-    1204                  
             Slack:=   -4758                  

Exceptions/Constraints:
  input_delay             -819            in_del 

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell            Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      0    4361  5080      1 2574.1  (arrival)    rinc                      
    996    5357   170      7   14.0  I1025_NS     io_b_rinc/DOUT            
     33    5390    65     10    6.9  INVX16_RVT   rptr_empty/g5458/Y        
     64    5454    28      1    1.0  OR2X1_RVT    rptr_empty/g5416__4319/Y  
    110    5564    43      3    2.3  HADDX1_RVT   rptr_empty/g5401__6235/SO 
      0    5564     -      3      -  SDFFARX1_RVT rptr_empty/rptr_reg_8_/SE 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 34: VIOLATED (-4757 ps) Setup Check with Pin wptr_full/wptr_reg_3_/CLK->SI
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_3_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
        Drv Adjust:+       0         5080     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000         5180     
                                              
             Setup:-     123                  
       Uncertainty:-      90                  
     Required Time:=     787                  
      Launch Clock:-    5180                  
       Input Delay:-    -819                  
         Data Path:-    1183                  
             Slack:=   -4757                  

Exceptions/Constraints:
  input_delay             -819            in_del_9_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0    4361  5080      1 2574.1  (arrival)    winc                     
    995    5356   169     22   12.5  I1025_NS     io_b_winc/DOUT           
     78    5433    84      1    0.8  NAND3X0_RVT  wptr_full/g5601__8428/Y  
     21    5454    38      1    0.5  INVX1_RVT    wptr_full/g5599/Y        
     62    5516    39      4    2.3  AO21X1_RVT   wptr_full/g5598__4319/Y  
     28    5544    26      2    1.0  INVX1_RVT    wptr_full/g5595/Y        
      0    5544     -      2      -  SDFFARX1_RVT wptr_full/wptr_reg_3_/SI 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 35: VIOLATED (-4757 ps) Setup Check with Pin wptr_full/wptr_reg_2_/CLK->SI
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_2_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
        Drv Adjust:+       0         5080     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000         5180     
                                              
             Setup:-     123                  
       Uncertainty:-      90                  
     Required Time:=     787                  
      Launch Clock:-    5180                  
       Input Delay:-    -819                  
         Data Path:-    1183                  
             Slack:=   -4757                  

Exceptions/Constraints:
  input_delay             -819            in_del_9_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0    4361  5080      1 2574.1  (arrival)    winc                     
    995    5356   169     22   12.5  I1025_NS     io_b_winc/DOUT           
     78    5433    84      1    0.8  NAND3X0_RVT  wptr_full/g5601__8428/Y  
     21    5454    38      1    0.5  INVX1_RVT    wptr_full/g5599/Y        
     62    5516    39      4    2.3  AO21X1_RVT   wptr_full/g5598__4319/Y  
     28    5544    26      2    1.0  INVX1_RVT    wptr_full/g5595/Y        
      0    5544     -      2      -  SDFFARX1_RVT wptr_full/wptr_reg_2_/SI 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 36: VIOLATED (-4757 ps) Setup Check with Pin wptr_full/wptr_reg_9_/CLK->SI
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_9_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
        Drv Adjust:+       0         5080     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000         5180     
                                              
             Setup:-     123                  
       Uncertainty:-      90                  
     Required Time:=     787                  
      Launch Clock:-    5180                  
       Input Delay:-    -819                  
         Data Path:-    1183                  
             Slack:=   -4757                  

Exceptions/Constraints:
  input_delay             -819            in_del_9_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0    4361  5080      1 2574.1  (arrival)    winc                     
    995    5356   169     22   12.5  I1025_NS     io_b_winc/DOUT           
     78    5433    84      1    0.8  NAND3X0_RVT  wptr_full/g5594__2398/Y  
     21    5454    38      1    0.5  INVX1_RVT    wptr_full/g5592/Y        
     62    5516    39      4    2.3  AO21X1_RVT   wptr_full/g5584__2346/Y  
     28    5544    26      2    1.0  INVX1_RVT    wptr_full/g5581/Y        
      0    5544     -      2      -  SDFFARX1_RVT wptr_full/wptr_reg_9_/SI 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 37: VIOLATED (-4757 ps) Setup Check with Pin wptr_full/wptr_reg_8_/CLK->SI
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_8_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
        Drv Adjust:+       0         5080     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000         5180     
                                              
             Setup:-     123                  
       Uncertainty:-      90                  
     Required Time:=     787                  
      Launch Clock:-    5180                  
       Input Delay:-    -819                  
         Data Path:-    1183                  
             Slack:=   -4757                  

Exceptions/Constraints:
  input_delay             -819            in_del_9_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0    4361  5080      1 2574.1  (arrival)    winc                     
    995    5356   169     22   12.5  I1025_NS     io_b_winc/DOUT           
     78    5433    84      1    0.8  NAND3X0_RVT  wptr_full/g5594__2398/Y  
     21    5454    38      1    0.5  INVX1_RVT    wptr_full/g5592/Y        
     62    5516    39      4    2.3  AO21X1_RVT   wptr_full/g5584__2346/Y  
     28    5544    26      2    1.0  INVX1_RVT    wptr_full/g5581/Y        
      0    5544     -      2      -  SDFFARX1_RVT wptr_full/wptr_reg_8_/SI 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 38: VIOLATED (-4757 ps) Setup Check with Pin wptr_full/wptr_reg_6_/CLK->SI
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_6_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
        Drv Adjust:+       0         5080     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000         5180     
                                              
             Setup:-     123                  
       Uncertainty:-      90                  
     Required Time:=     787                  
      Launch Clock:-    5180                  
       Input Delay:-    -819                  
         Data Path:-    1183                  
             Slack:=   -4757                  

Exceptions/Constraints:
  input_delay             -819            in_del_9_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0    4361  5080      1 2574.1  (arrival)    winc                     
    995    5356   169     22   12.5  I1025_NS     io_b_winc/DOUT           
     78    5433    84      1    0.8  NAND3X0_RVT  wptr_full/g5583__2883/Y  
     21    5454    38      1    0.5  INVX1_RVT    wptr_full/g5580/Y        
     62    5516    39      4    2.3  AO21X1_RVT   wptr_full/g5579__9945/Y  
     28    5544    26      2    1.0  INVX1_RVT    wptr_full/g5578/Y        
      0    5544     -      2      -  SDFFARX1_RVT wptr_full/wptr_reg_6_/SI 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 39: VIOLATED (-4757 ps) Setup Check with Pin wptr_full/wptr_reg_5_/CLK->SI
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_5_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
        Drv Adjust:+       0         5080     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000         5180     
                                              
             Setup:-     129                  
       Uncertainty:-      90                  
     Required Time:=     781                  
      Launch Clock:-    5180                  
       Input Delay:-    -819                  
         Data Path:-    1177                  
             Slack:=   -4757                  

Exceptions/Constraints:
  input_delay             -819            in_del_9_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0    4361  5080      1 2574.1  (arrival)    winc                     
    995    5356   169     22   12.5  I1025_NS     io_b_winc/DOUT           
     82    5437    80      1    0.5  NAND2X0_RVT  wptr_full/g5596__5107/Y  
    101    5538    46      4    2.3  AO21X1_RVT   wptr_full/g5579__9945/Y  
      0    5538     -      4      -  SDFFARX1_RVT wptr_full/wptr_reg_5_/SI 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 40: VIOLATED (-4755 ps) Setup Check with Pin wptr_full/wptr_reg_6_/CLK->SE
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_6_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
        Drv Adjust:+       0         5080     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000         5180     
                                              
             Setup:-     126                  
       Uncertainty:-      90                  
     Required Time:=     784                  
      Launch Clock:-    5180                  
       Input Delay:-    -819                  
         Data Path:-    1178                  
             Slack:=   -4755                  

Exceptions/Constraints:
  input_delay             -819            in_del_9_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0    4361  5080      1 2574.1  (arrival)    winc                     
    995    5356   169     22   12.5  I1025_NS     io_b_winc/DOUT           
     82    5437    80      1    0.5  NAND2X0_RVT  wptr_full/g5602__5526/Y  
    102    5539    47      4    2.5  AO21X1_RVT   wptr_full/g5589__6417/Y  
      0    5539     -      4      -  SDFFARX1_RVT wptr_full/wptr_reg_6_/SE 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 41: VIOLATED (-4755 ps) Setup Check with Pin wptr_full/wptr_reg_7_/CLK->D
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_7_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
        Drv Adjust:+       0         5080     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000         5180     
                                              
             Setup:-     125                  
       Uncertainty:-      90                  
     Required Time:=     785                  
      Launch Clock:-    5180                  
       Input Delay:-    -819                  
         Data Path:-    1178                  
             Slack:=   -4755                  

Exceptions/Constraints:
  input_delay             -819            in_del_9_1 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point       
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0    4361  5080      1 2574.1  (arrival)    winc                    
    995    5356   169     22   12.5  I1025_NS     io_b_winc/DOUT          
     82    5437    80      1    0.5  NAND2X0_RVT  wptr_full/g5602__5526/Y 
    102    5539    47      4    2.5  AO21X1_RVT   wptr_full/g5589__6417/Y 
      0    5539     -      4      -  SDFFARX1_RVT wptr_full/wptr_reg_7_/D 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 42: VIOLATED (-4754 ps) Setup Check with Pin rptr_empty/rptr_reg_5_/CLK->D
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_5_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
        Drv Adjust:+       0         5080     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000         5180     
                                              
             Setup:-     125                  
       Uncertainty:-      90                  
     Required Time:=     785                  
      Launch Clock:-    5180                  
       Input Delay:-    -819                  
         Data Path:-    1178                  
             Slack:=   -4754                  

Exceptions/Constraints:
  input_delay             -819            in_del 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0    4361  5080      1 2574.1  (arrival)    rinc                     
    996    5357   170      7   14.0  I1025_NS     io_b_rinc/DOUT           
     82    5439    81      1    0.5  NAND2X0_RVT  rptr_empty/g5417__8428/Y 
    101    5539    46      4    2.3  AO21X1_RVT   rptr_empty/g5402__7410/Y 
      0    5539     -      4      -  SDFFARX1_RVT rptr_empty/rptr_reg_5_/D 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 43: VIOLATED (-4754 ps) Setup Check with Pin rptr_empty/rptr_reg_6_/CLK->D
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_6_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
        Drv Adjust:+       0         5080     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000         5180     
                                              
             Setup:-     125                  
       Uncertainty:-      90                  
     Required Time:=     785                  
      Launch Clock:-    5180                  
       Input Delay:-    -819                  
         Data Path:-    1178                  
             Slack:=   -4754                  

Exceptions/Constraints:
  input_delay             -819            in_del 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0    4361  5080      1 2574.1  (arrival)    rinc                     
    996    5357   170      7   14.0  I1025_NS     io_b_rinc/DOUT           
     82    5439    81      1    0.5  NAND2X0_RVT  rptr_empty/g5417__8428/Y 
    101    5539    46      4    2.3  AO21X1_RVT   rptr_empty/g5402__7410/Y 
      0    5539     -      4      -  SDFFARX1_RVT rptr_empty/rptr_reg_6_/D 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 44: VIOLATED (-4753 ps) Setup Check with Pin wptr_full/wptr_reg_5_/CLK->D
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_5_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
        Drv Adjust:+       0         5080     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000         5180     
                                              
             Setup:-     119                  
       Uncertainty:-      90                  
     Required Time:=     791                  
      Launch Clock:-    5180                  
       Input Delay:-    -819                  
         Data Path:-    1183                  
             Slack:=   -4753                  

Exceptions/Constraints:
  input_delay             -819            in_del_9_1 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point       
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0    4361  5080      1 2574.1  (arrival)    winc                    
    995    5356   169     22   12.5  I1025_NS     io_b_winc/DOUT          
     78    5433    84      1    0.8  NAND3X0_RVT  wptr_full/g5583__2883/Y 
     21    5454    38      1    0.5  INVX1_RVT    wptr_full/g5580/Y       
     62    5516    39      4    2.3  AO21X1_RVT   wptr_full/g5579__9945/Y 
     28    5544    26      2    1.0  INVX1_RVT    wptr_full/g5578/Y       
      0    5544     -      2      -  SDFFARX1_RVT wptr_full/wptr_reg_5_/D 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 45: VIOLATED (-4753 ps) Setup Check with Pin wptr_full/wptr_reg_3_/CLK->D
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_3_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
        Drv Adjust:+       0         5080     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000         5180     
                                              
             Setup:-     125                  
       Uncertainty:-      90                  
     Required Time:=     785                  
      Launch Clock:-    5180                  
       Input Delay:-    -819                  
         Data Path:-    1177                  
             Slack:=   -4753                  

Exceptions/Constraints:
  input_delay             -819            in_del_9_1 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point       
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0    4361  5080      1 2574.1  (arrival)    winc                    
    995    5356   169     22   12.5  I1025_NS     io_b_winc/DOUT          
     82    5437    80      1    0.5  NAND2X0_RVT  wptr_full/g5611__8246/Y 
    101    5538    46      4    2.3  AO21X1_RVT   wptr_full/g5598__4319/Y 
      0    5538     -      4      -  SDFFARX1_RVT wptr_full/wptr_reg_3_/D 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 46: VIOLATED (-4753 ps) Setup Check with Pin wptr_full/wptr_reg_2_/CLK->D
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_2_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
        Drv Adjust:+       0         5080     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000         5180     
                                              
             Setup:-     125                  
       Uncertainty:-      90                  
     Required Time:=     785                  
      Launch Clock:-    5180                  
       Input Delay:-    -819                  
         Data Path:-    1177                  
             Slack:=   -4753                  

Exceptions/Constraints:
  input_delay             -819            in_del_9_1 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point       
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0    4361  5080      1 2574.1  (arrival)    winc                    
    995    5356   169     22   12.5  I1025_NS     io_b_winc/DOUT          
     82    5437    80      1    0.5  NAND2X0_RVT  wptr_full/g5611__8246/Y 
    101    5538    46      4    2.3  AO21X1_RVT   wptr_full/g5598__4319/Y 
      0    5538     -      4      -  SDFFARX1_RVT wptr_full/wptr_reg_2_/D 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 47: VIOLATED (-4753 ps) Setup Check with Pin wptr_full/wptr_reg_9_/CLK->D
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_9_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
        Drv Adjust:+       0         5080     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000         5180     
                                              
             Setup:-     125                  
       Uncertainty:-      90                  
     Required Time:=     785                  
      Launch Clock:-    5180                  
       Input Delay:-    -819                  
         Data Path:-    1177                  
             Slack:=   -4753                  

Exceptions/Constraints:
  input_delay             -819            in_del_9_1 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point       
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0    4361  5080      1 2574.1  (arrival)    winc                    
    995    5356   169     22   12.5  I1025_NS     io_b_winc/DOUT          
     82    5437    80      1    0.5  NAND2X0_RVT  wptr_full/g5608__1705/Y 
    101    5538    46      4    2.3  AO21X1_RVT   wptr_full/g5584__2346/Y 
      0    5538     -      4      -  SDFFARX1_RVT wptr_full/wptr_reg_9_/D 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 48: VIOLATED (-4753 ps) Setup Check with Pin wptr_full/wptr_reg_8_/CLK->D
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_8_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
        Drv Adjust:+       0         5080     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000         5180     
                                              
             Setup:-     125                  
       Uncertainty:-      90                  
     Required Time:=     785                  
      Launch Clock:-    5180                  
       Input Delay:-    -819                  
         Data Path:-    1177                  
             Slack:=   -4753                  

Exceptions/Constraints:
  input_delay             -819            in_del_9_1 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point       
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0    4361  5080      1 2574.1  (arrival)    winc                    
    995    5356   169     22   12.5  I1025_NS     io_b_winc/DOUT          
     82    5437    80      1    0.5  NAND2X0_RVT  wptr_full/g5608__1705/Y 
    101    5538    46      4    2.3  AO21X1_RVT   wptr_full/g5584__2346/Y 
      0    5538     -      4      -  SDFFARX1_RVT wptr_full/wptr_reg_8_/D 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 49: VIOLATED (-4753 ps) Setup Check with Pin wptr_full/wptr_reg_6_/CLK->D
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_6_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
        Drv Adjust:+       0         5080     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000         5180     
                                              
             Setup:-     125                  
       Uncertainty:-      90                  
     Required Time:=     785                  
      Launch Clock:-    5180                  
       Input Delay:-    -819                  
         Data Path:-    1177                  
             Slack:=   -4753                  

Exceptions/Constraints:
  input_delay             -819            in_del_9_1 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point       
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0    4361  5080      1 2574.1  (arrival)    winc                    
    995    5356   169     22   12.5  I1025_NS     io_b_winc/DOUT          
     82    5437    80      1    0.5  NAND2X0_RVT  wptr_full/g5596__5107/Y 
    101    5538    46      4    2.3  AO21X1_RVT   wptr_full/g5579__9945/Y 
      0    5538     -      4      -  SDFFARX1_RVT wptr_full/wptr_reg_6_/D 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 50: VIOLATED (-4751 ps) Setup Check with Pin rptr_empty/rptr_reg_4_/CLK->SE
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (F) rptr_empty/rptr_reg_4_/SE
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
        Drv Adjust:+       0         5080     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000         5180     
                                              
             Setup:-     102                  
       Uncertainty:-      90                  
     Required Time:=     808                  
      Launch Clock:-    5180                  
       Input Delay:-    -819                  
         Data Path:-    1198                  
             Slack:=   -4751                  

Exceptions/Constraints:
  input_delay             -819            in_del 

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell            Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      0    4361  5080      1 2574.1  (arrival)    rinc                      
    996    5357   170      7   14.0  I1025_NS     io_b_rinc/DOUT            
     33    5390    65     10    6.9  INVX16_RVT   rptr_empty/g5458/Y        
     67    5456    31      1    1.3  OR2X1_RVT    rptr_empty/g5421__1617/Y  
    103    5559    39      3    2.3  XOR2X2_RVT   rptr_empty/g5414__5107/Y  
      0    5559     -      3      -  SDFFARX1_RVT rptr_empty/rptr_reg_4_/SE 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 51: VIOLATED (-4751 ps) Setup Check with Pin rptr_empty/rptr_reg_5_/CLK->SE
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (F) rptr_empty/rptr_reg_5_/SE
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
        Drv Adjust:+       0         5080     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000         5180     
                                              
             Setup:-     102                  
       Uncertainty:-      90                  
     Required Time:=     808                  
      Launch Clock:-    5180                  
       Input Delay:-    -819                  
         Data Path:-    1198                  
             Slack:=   -4751                  

Exceptions/Constraints:
  input_delay             -819            in_del 

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell            Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      0    4361  5080      1 2574.1  (arrival)    rinc                      
    996    5357   170      7   14.0  I1025_NS     io_b_rinc/DOUT            
     33    5390    65     10    6.9  INVX16_RVT   rptr_empty/g5458/Y        
     67    5456    31      1    1.3  OR2X1_RVT    rptr_empty/g5421__1617/Y  
    103    5559    39      3    2.3  XOR2X2_RVT   rptr_empty/g5414__5107/Y  
      0    5559     -      3      -  SDFFARX1_RVT rptr_empty/rptr_reg_5_/SE 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 52: VIOLATED (-4751 ps) Setup Check with Pin rptr_empty/rptr_reg_1_/CLK->SE
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (F) rptr_empty/rptr_reg_1_/SE
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
        Drv Adjust:+       0         5080     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000         5180     
                                              
             Setup:-     102                  
       Uncertainty:-      90                  
     Required Time:=     808                  
      Launch Clock:-    5180                  
       Input Delay:-    -819                  
         Data Path:-    1198                  
             Slack:=   -4751                  

Exceptions/Constraints:
  input_delay             -819            in_del 

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell            Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      0    4361  5080      1 2574.1  (arrival)    rinc                      
    996    5357   170      7   14.0  I1025_NS     io_b_rinc/DOUT            
     33    5390    65     10    6.9  INVX16_RVT   rptr_empty/g5458/Y        
     67    5456    30      1    1.3  OR2X1_RVT    rptr_empty/g5432__5115/Y  
    103    5559    39      3    2.3  XOR2X2_RVT   rptr_empty/g5419__6783/Y  
      0    5559     -      3      -  SDFFARX1_RVT rptr_empty/rptr_reg_1_/SE 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 53: VIOLATED (-4751 ps) Setup Check with Pin rptr_empty/rptr_reg_2_/CLK->SE
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (F) rptr_empty/rptr_reg_2_/SE
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
        Drv Adjust:+       0         5080     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000         5180     
                                              
             Setup:-     102                  
       Uncertainty:-      90                  
     Required Time:=     808                  
      Launch Clock:-    5180                  
       Input Delay:-    -819                  
         Data Path:-    1198                  
             Slack:=   -4751                  

Exceptions/Constraints:
  input_delay             -819            in_del 

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell            Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      0    4361  5080      1 2574.1  (arrival)    rinc                      
    996    5357   170      7   14.0  I1025_NS     io_b_rinc/DOUT            
     33    5390    65     10    6.9  INVX16_RVT   rptr_empty/g5458/Y        
     67    5456    30      1    1.3  OR2X1_RVT    rptr_empty/g5432__5115/Y  
    103    5559    39      3    2.3  XOR2X2_RVT   rptr_empty/g5419__6783/Y  
      0    5559     -      3      -  SDFFARX1_RVT rptr_empty/rptr_reg_2_/SE 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 54: VIOLATED (-4750 ps) Setup Check with Pin wptr_full/wptr_reg_1_/CLK->SE
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (F) wptr_full/wptr_reg_1_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
        Drv Adjust:+       0         5080     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000         5180     
                                              
             Setup:-     104                  
       Uncertainty:-      90                  
     Required Time:=     806                  
      Launch Clock:-    5180                  
       Input Delay:-    -819                  
         Data Path:-    1194                  
             Slack:=   -4750                  

Exceptions/Constraints:
  input_delay             -819            in_del_9_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0    4361  5080      1 2574.1  (arrival)    winc                     
    995    5356   169     22   12.5  I1025_NS     io_b_winc/DOUT           
     38    5394    67      9    5.3  INVX8_RVT    wptr_full/g8902/Y        
     92    5486    22      1    0.6  NOR3X0_RVT   wptr_full/g8883/Y        
     69    5555    44      3    2.3  AO221X1_RVT  wptr_full/g8882/Y        
      0    5555     -      3      -  SDFFARX1_RVT wptr_full/wptr_reg_1_/SE 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 55: VIOLATED (-4750 ps) Setup Check with Pin wptr_full/wptr_reg_2_/CLK->SE
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (F) wptr_full/wptr_reg_2_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
        Drv Adjust:+       0         5080     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000         5180     
                                              
             Setup:-     104                  
       Uncertainty:-      90                  
     Required Time:=     806                  
      Launch Clock:-    5180                  
       Input Delay:-    -819                  
         Data Path:-    1194                  
             Slack:=   -4750                  

Exceptions/Constraints:
  input_delay             -819            in_del_9_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0    4361  5080      1 2574.1  (arrival)    winc                     
    995    5356   169     22   12.5  I1025_NS     io_b_winc/DOUT           
     38    5394    67      9    5.3  INVX8_RVT    wptr_full/g8902/Y        
     92    5486    22      1    0.6  NOR3X0_RVT   wptr_full/g8883/Y        
     69    5555    44      3    2.3  AO221X1_RVT  wptr_full/g8882/Y        
      0    5555     -      3      -  SDFFARX1_RVT wptr_full/wptr_reg_2_/SE 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 56: VIOLATED (-4748 ps) Setup Check with Pin rptr_empty/rptr_reg_0_/CLK->SE
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (F) rptr_empty/rptr_reg_0_/SE
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
        Drv Adjust:+       0         5080     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000         5180     
                                              
             Setup:-     100                  
       Uncertainty:-      90                  
     Required Time:=     810                  
      Launch Clock:-    5180                  
       Input Delay:-    -819                  
         Data Path:-    1197                  
             Slack:=   -4748                  

Exceptions/Constraints:
  input_delay             -819            in_del 

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell            Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      0    4361  5080      1 2574.1  (arrival)    rinc                      
    996    5357   170      7   14.0  I1025_NS     io_b_rinc/DOUT            
     33    5390    65     10    6.9  INVX16_RVT   rptr_empty/g5458/Y        
     64    5454    28      1    1.0  OR2X1_RVT    rptr_empty/g5444__2883/Y  
    104    5558    36      2    1.4  HADDX1_RVT   rptr_empty/g5533__6131/SO 
      0    5558     -      2      -  SDFFARX1_RVT rptr_empty/rptr_reg_0_/SE 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 57: VIOLATED (-4748 ps) Setup Check with Pin rptr_empty/rptr_reg_9_/CLK->SE
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (F) rptr_empty/rptr_reg_9_/SE
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
        Drv Adjust:+       0         5080     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000         5180     
                                              
             Setup:-     100                  
       Uncertainty:-      90                  
     Required Time:=     810                  
      Launch Clock:-    5180                  
       Input Delay:-    -819                  
         Data Path:-    1197                  
             Slack:=   -4748                  

Exceptions/Constraints:
  input_delay             -819            in_del 

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell            Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      0    4361  5080      1 2574.1  (arrival)    rinc                      
    996    5357   170      7   14.0  I1025_NS     io_b_rinc/DOUT            
     33    5390    65     10    6.9  INVX16_RVT   rptr_empty/g5458/Y        
     64    5454    28      1    1.0  OR2X1_RVT    rptr_empty/g5406__2398/Y  
    104    5558    36      2    1.4  HADDX1_RVT   rptr_empty/g5535__1881/SO 
      0    5558     -      2      -  SDFFARX1_RVT rptr_empty/rptr_reg_9_/SE 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 58: VIOLATED (-4744 ps) Setup Check with Pin rptr_empty/rptr_reg_7_/CLK->SI
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_7_/SI
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
        Drv Adjust:+       0         5080     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000         5180     
                                              
             Setup:-     124                  
       Uncertainty:-      90                  
     Required Time:=     786                  
      Launch Clock:-    5180                  
       Input Delay:-    -819                  
         Data Path:-    1169                  
             Slack:=   -4744                  

Exceptions/Constraints:
  input_delay             -819            in_del 

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell            Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      0    4361  5080      1 2574.1  (arrival)    rinc                      
    996    5357   170      7   14.0  I1025_NS     io_b_rinc/DOUT            
     33    5390    65     10    6.9  INVX16_RVT   rptr_empty/g5458/Y        
     77    5467    41      3    2.9  OR2X1_RVT    rptr_empty/g6207/Y        
     64    5530    31      1    0.5  AO22X1_RVT   rptr_empty/g6205/Y        
      0    5530     -      1      -  SDFFARX1_RVT rptr_empty/rptr_reg_7_/SI 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 59: VIOLATED (-4741 ps) Setup Check with Pin wptr_full/wptr_reg_3_/CLK->SE
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (F) wptr_full/wptr_reg_3_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
        Drv Adjust:+       0         5080     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000         5180     
                                              
             Setup:-     104                  
       Uncertainty:-      90                  
     Required Time:=     806                  
      Launch Clock:-    5180                  
       Input Delay:-    -819                  
         Data Path:-    1185                  
             Slack:=   -4741                  

Exceptions/Constraints:
  input_delay             -819            in_del_9_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0    4361  5080      1 2574.1  (arrival)    winc                     
    995    5356   169     22   12.5  I1025_NS     io_b_winc/DOUT           
    115    5470    42      1    0.6  AND3X1_RVT   wptr_full/g76/Y          
     76    5546    44      3    2.3  AO221X1_RVT  wptr_full/g75/Y          
      0    5546     -      3      -  SDFFARX1_RVT wptr_full/wptr_reg_3_/SE 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 60: VIOLATED (-4741 ps) Setup Check with Pin wptr_full/wptr_reg_4_/CLK->SE
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (F) wptr_full/wptr_reg_4_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
        Drv Adjust:+       0         5080     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000         5180     
                                              
             Setup:-     104                  
       Uncertainty:-      90                  
     Required Time:=     806                  
      Launch Clock:-    5180                  
       Input Delay:-    -819                  
         Data Path:-    1185                  
             Slack:=   -4741                  

Exceptions/Constraints:
  input_delay             -819            in_del_9_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0    4361  5080      1 2574.1  (arrival)    winc                     
    995    5356   169     22   12.5  I1025_NS     io_b_winc/DOUT           
    115    5470    42      1    0.6  AND3X1_RVT   wptr_full/g76/Y          
     76    5546    44      3    2.3  AO221X1_RVT  wptr_full/g75/Y          
      0    5546     -      3      -  SDFFARX1_RVT wptr_full/wptr_reg_4_/SE 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 61: VIOLATED (-4738 ps) Setup Check with Pin wptr_full/wptr_reg_0_/CLK->SE
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_0_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
        Drv Adjust:+       0         5080     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000         5180     
                                              
             Setup:-     129                  
       Uncertainty:-      90                  
     Required Time:=     781                  
      Launch Clock:-    5180                  
       Input Delay:-    -819                  
         Data Path:-    1158                  
             Slack:=   -4738                  

Exceptions/Constraints:
  input_delay             -819            in_del_9_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0    4361  5080      1 2574.1  (arrival)    winc                     
    995    5356   169     22   12.5  I1025_NS     io_b_winc/DOUT           
     38    5394    67      9    5.3  INVX8_RVT    wptr_full/g8902/Y        
    125    5519    58      2    1.4  AO222X1_RVT  wptr_full/g69/Y          
      0    5519     -      2      -  SDFFARX1_RVT wptr_full/wptr_reg_0_/SE 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 62: VIOLATED (-4734 ps) Setup Check with Pin wptr_full/wptr_reg_7_/CLK->SE
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_7_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
        Drv Adjust:+       0         5080     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000         5180     
                                              
             Setup:-     127                  
       Uncertainty:-      90                  
     Required Time:=     783                  
      Launch Clock:-    5180                  
       Input Delay:-    -819                  
         Data Path:-    1155                  
             Slack:=   -4734                  

Exceptions/Constraints:
  input_delay             -819            in_del_9_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0    4361  5080      1 2574.1  (arrival)    winc                     
    995    5356   169     22   12.5  I1025_NS     io_b_winc/DOUT           
     38    5394    67      9    5.3  INVX8_RVT    wptr_full/g8902/Y        
    122    5516    53      3    2.3  AO221X1_RVT  wptr_full/g78/Y          
      0    5516     -      3      -  SDFFARX1_RVT wptr_full/wptr_reg_7_/SE 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 63: VIOLATED (-4734 ps) Setup Check with Pin wptr_full/wptr_reg_8_/CLK->SE
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_8_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
        Drv Adjust:+       0         5080     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000         5180     
                                              
             Setup:-     127                  
       Uncertainty:-      90                  
     Required Time:=     783                  
      Launch Clock:-    5180                  
       Input Delay:-    -819                  
         Data Path:-    1155                  
             Slack:=   -4734                  

Exceptions/Constraints:
  input_delay             -819            in_del_9_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0    4361  5080      1 2574.1  (arrival)    winc                     
    995    5356   169     22   12.5  I1025_NS     io_b_winc/DOUT           
     38    5394    67      9    5.3  INVX8_RVT    wptr_full/g8902/Y        
    122    5516    53      3    2.3  AO221X1_RVT  wptr_full/g78/Y          
      0    5516     -      3      -  SDFFARX1_RVT wptr_full/wptr_reg_8_/SE 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 64: VIOLATED (-4733 ps) Setup Check with Pin rptr_empty/rptr_reg_0_/CLK->D
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_0_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
        Drv Adjust:+       0         5080     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000         5180     
                                              
             Setup:-     122                  
       Uncertainty:-      90                  
     Required Time:=     788                  
      Launch Clock:-    5180                  
       Input Delay:-    -819                  
         Data Path:-    1160                  
             Slack:=   -4733                  

Exceptions/Constraints:
  input_delay             -819            in_del 

#-------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell              Timing Point          
#  (ps)   (ps)   (ps)         (fF)                                              
#-------------------------------------------------------------------------------
      0    4361  5080      1 2574.1  (arrival)    rinc                          
    996    5357   170      7   14.0  I1025_NS     io_b_rinc/DOUT                
     33    5390    65     10    6.9  INVX16_RVT   rptr_empty/g5458/Y            
     77    5466    32      2    1.0  OA21X1_RVT   rptr_empty/g42/Y              
     55    5521    38      3    1.5  AO21X1_RVT   rptr_empty/g5428_5526__5122/Y 
      0    5521     -      3      -  SDFFARX1_RVT rptr_empty/rptr_reg_0_/D      
#-------------------------------------------------------------------------------

(P) : Instance is preserved



Path 65: VIOLATED (-4733 ps) Setup Check with Pin rptr_empty/rptr_reg_1_/CLK->D
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_1_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
        Drv Adjust:+       0         5080     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000         5180     
                                              
             Setup:-     122                  
       Uncertainty:-      90                  
     Required Time:=     788                  
      Launch Clock:-    5180                  
       Input Delay:-    -819                  
         Data Path:-    1160                  
             Slack:=   -4733                  

Exceptions/Constraints:
  input_delay             -819            in_del 

#-------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell              Timing Point          
#  (ps)   (ps)   (ps)         (fF)                                              
#-------------------------------------------------------------------------------
      0    4361  5080      1 2574.1  (arrival)    rinc                          
    996    5357   170      7   14.0  I1025_NS     io_b_rinc/DOUT                
     33    5390    65     10    6.9  INVX16_RVT   rptr_empty/g5458/Y            
     77    5466    32      2    1.0  OA21X1_RVT   rptr_empty/g42/Y              
     55    5521    38      3    1.5  AO21X1_RVT   rptr_empty/g5428_5526__5122/Y 
      0    5521     -      3      -  SDFFARX1_RVT rptr_empty/rptr_reg_1_/D      
#-------------------------------------------------------------------------------

(P) : Instance is preserved



Path 66: VIOLATED (-4726 ps) Setup Check with Pin rptr_empty/rptr_reg_0_/CLK->SI
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (F) rptr_empty/rptr_reg_0_/SI
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
        Drv Adjust:+       0         5080     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000         5180     
                                              
             Setup:-      98                  
       Uncertainty:-      90                  
     Required Time:=     812                  
      Launch Clock:-    5180                  
       Input Delay:-    -819                  
         Data Path:-    1178                  
             Slack:=   -4726                  

Exceptions/Constraints:
  input_delay             -819            in_del 

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell            Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      0    4361  5080      1 2574.1  (arrival)    rinc                      
    996    5357   170      7   14.0  I1025_NS     io_b_rinc/DOUT            
     33    5390    65     10    6.9  INVX16_RVT   rptr_empty/g5458/Y        
     77    5466    32      2    1.0  OA21X1_RVT   rptr_empty/g42/Y          
     73    5539    28      2    1.0  AOI21X1_RVT  rptr_empty/g20/Y          
      0    5539     -      2      -  SDFFARX1_RVT rptr_empty/rptr_reg_0_/SI 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 67: VIOLATED (-4726 ps) Setup Check with Pin rptr_empty/rptr_reg_1_/CLK->SI
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (F) rptr_empty/rptr_reg_1_/SI
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
        Drv Adjust:+       0         5080     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000         5180     
                                              
             Setup:-      98                  
       Uncertainty:-      90                  
     Required Time:=     812                  
      Launch Clock:-    5180                  
       Input Delay:-    -819                  
         Data Path:-    1178                  
             Slack:=   -4726                  

Exceptions/Constraints:
  input_delay             -819            in_del 

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell            Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      0    4361  5080      1 2574.1  (arrival)    rinc                      
    996    5357   170      7   14.0  I1025_NS     io_b_rinc/DOUT            
     33    5390    65     10    6.9  INVX16_RVT   rptr_empty/g5458/Y        
     77    5466    32      2    1.0  OA21X1_RVT   rptr_empty/g42/Y          
     73    5539    28      2    1.0  AOI21X1_RVT  rptr_empty/g20/Y          
      0    5539     -      2      -  SDFFARX1_RVT rptr_empty/rptr_reg_1_/SI 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 68: VIOLATED (-4723 ps) Setup Check with Pin wptr_full/wptr_reg_9_/CLK->SE
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_9_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
        Drv Adjust:+       0         5080     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000         5180     
                                              
             Setup:-     125                  
       Uncertainty:-      90                  
     Required Time:=     785                  
      Launch Clock:-    5180                  
       Input Delay:-    -819                  
         Data Path:-    1147                  
             Slack:=   -4723                  

Exceptions/Constraints:
  input_delay             -819            in_del_9_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0    4361  5080      1 2574.1  (arrival)    winc                     
    995    5356   169     22   12.5  I1025_NS     io_b_winc/DOUT           
     38    5394    67      9    5.3  INVX8_RVT    wptr_full/g8902/Y        
    114    5508    45      2    1.4  AO221X1_RVT  wptr_full/g8884/Y        
      0    5508     -      2      -  SDFFARX1_RVT wptr_full/wptr_reg_9_/SE 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 69: VIOLATED (-4714 ps) Setup Check with Pin rptr_empty/rbin_reg_7_/CLK->D
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rbin_reg_7_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
        Drv Adjust:+       0         5080     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000         5180     
                                              
             Setup:-      59                  
       Uncertainty:-      90                  
     Required Time:=     851                  
      Launch Clock:-    5180                  
       Input Delay:-    -819                  
         Data Path:-    1204                  
             Slack:=   -4714                  

Exceptions/Constraints:
  input_delay             -819            in_del 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0    4361  5080      1 2574.1  (arrival)   rinc                     
    996    5357   170      7   14.0  I1025_NS    io_b_rinc/DOUT           
     33    5390    65     10    6.9  INVX16_RVT  rptr_empty/g5458/Y       
     77    5467    41      3    2.9  OR2X1_RVT   rptr_empty/g6207/Y       
     98    5565    38      3    1.9  XNOR2X2_RVT rptr_empty/g2__5526/Y    
      0    5565     -      3      -  DFFARX2_RVT rptr_empty/rbin_reg_7_/D 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 70: VIOLATED (-4707 ps) Setup Check with Pin rptr_empty/rbin_reg_9_/CLK->D
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rbin_reg_9_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
        Drv Adjust:+       0         5080     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000         5180     
                                              
             Setup:-      60                  
       Uncertainty:-      90                  
     Required Time:=     850                  
      Launch Clock:-    5180                  
       Input Delay:-    -819                  
         Data Path:-    1196                  
             Slack:=   -4707                  

Exceptions/Constraints:
  input_delay             -819            in_del 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0    4361  5080      1 2574.1  (arrival)   rinc                     
    996    5357   170      7   14.0  I1025_NS    io_b_rinc/DOUT           
     33    5390    65     10    6.9  INVX16_RVT  rptr_empty/g5458/Y       
     70    5459    33      1    1.7  OR2X1_RVT   rptr_empty/g5405__5477/Y 
     98    5557    39      4    2.3  XNOR2X2_RVT rptr_empty/g5527__8246/Y 
      0    5557     -      4      -  DFFARX2_RVT rptr_empty/rbin_reg_9_/D 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 71: VIOLATED (-4702 ps) Setup Check with Pin rptr_empty/rbin_reg_4_/CLK->D
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rbin_reg_4_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
        Drv Adjust:+       0         5080     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000         5180     
                                              
             Setup:-      54                  
       Uncertainty:-      90                  
     Required Time:=     856                  
      Launch Clock:-    5180                  
       Input Delay:-    -819                  
         Data Path:-    1197                  
             Slack:=   -4702                  

Exceptions/Constraints:
  input_delay             -819            in_del 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0    4361  5080      1 2574.1  (arrival)   rinc                     
    996    5357   170      7   14.0  I1025_NS    io_b_rinc/DOUT           
     33    5390    65     10    6.9  INVX16_RVT  rptr_empty/g5458/Y       
     76    5465    40      2    2.7  OR2X1_RVT   rptr_empty/g5420__6215/Y 
     93    5558    34      2    1.0  XNOR2X2_RVT rptr_empty/g5484__8428/Y 
      0    5558     -      2      -  DFFARX1_RVT rptr_empty/rbin_reg_4_/D 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 72: VIOLATED (-4694 ps) Setup Check with Pin wptr_full/wfull_reg/CLK->D
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (F) wptr_full/wfull_reg/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
        Drv Adjust:+       0         5080     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000         5180     
                                              
             Setup:-      18                  
       Uncertainty:-      90                  
     Required Time:=     892                  
      Launch Clock:-    5180                  
       Input Delay:-    -819                  
         Data Path:-    1224                  
             Slack:=   -4694                  

Exceptions/Constraints:
  input_delay             -819            in_del_9_1 

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point       
#  (ps)   (ps)   (ps)         (fF)                                       
#------------------------------------------------------------------------
      0    4361  5080      1 2574.1  (arrival)   winc                    
    995    5356   169     22   12.5  I1025_NS    io_b_winc/DOUT          
     78    5433    84      1    0.8  NAND3X0_RVT wptr_full/g31/Y         
     22    5455    39      1    0.6  INVX1_RVT   wptr_full/g8724/Y       
     45    5500    45      1    0.6  NAND4X0_RVT wptr_full/g166/Y        
     85    5585    19      1    0.5  OAI22X1_RVT wptr_full/g8712__6161/Y 
      0    5585     -      1      -  DFFARX1_RVT wptr_full/wfull_reg/D   
#------------------------------------------------------------------------

(P) : Instance is preserved



Path 73: VIOLATED (-4693 ps) Setup Check with Pin wptr_full/wbin_reg_1_/CLK->D
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (F) wptr_full/wbin_reg_1_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
        Drv Adjust:+       0         5080     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000         5180     
                                              
             Setup:-      29                  
       Uncertainty:-      90                  
     Required Time:=     881                  
      Launch Clock:-    5180                  
       Input Delay:-    -819                  
         Data Path:-    1212                  
             Slack:=   -4693                  

Exceptions/Constraints:
  input_delay             -819            in_del_9_1 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0    4361  5080      1 2574.1  (arrival)   winc                     
    995    5356   169     22   12.5  I1025_NS    io_b_winc/DOUT           
     38    5394    67      9    5.3  INVX8_RVT   wptr_full/g8902/Y        
     65    5459    28      1    1.0  OR2X1_RVT   wptr_full/g4/Y           
    114    5573    43      4    2.3  HADDX1_RVT  wptr_full/g5621__8943/SO 
      0    5573     -      4      -  DFFARX1_RVT wptr_full/wbin_reg_1_/D  
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 74: VIOLATED (-4691 ps) Setup Check with Pin rptr_empty/rbin_reg_6_/CLK->D
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rbin_reg_6_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
        Drv Adjust:+       0         5080     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000         5180     
                                              
             Setup:-      62                  
       Uncertainty:-      90                  
     Required Time:=     848                  
      Launch Clock:-    5180                  
       Input Delay:-    -819                  
         Data Path:-    1178                  
             Slack:=   -4691                  

Exceptions/Constraints:
  input_delay             -819            in_del 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0    4361  5080      1 2574.1  (arrival)   rinc                     
    996    5357   170      7   14.0  I1025_NS    io_b_rinc/DOUT           
     82    5439    81      1    0.5  NAND2X0_RVT rptr_empty/g5417__8428/Y 
    101    5539    46      4    2.3  AO21X1_RVT  rptr_empty/g5402__7410/Y 
      0    5539     -      4      -  DFFARX2_RVT rptr_empty/rbin_reg_6_/D 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 75: VIOLATED (-4690 ps) Setup Check with Pin wptr_full/wbin_reg_9_/CLK->D
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wbin_reg_9_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
        Drv Adjust:+       0         5080     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000         5180     
                                              
             Setup:-      62                  
       Uncertainty:-      90                  
     Required Time:=     848                  
      Launch Clock:-    5180                  
       Input Delay:-    -819                  
         Data Path:-    1177                  
             Slack:=   -4690                  

Exceptions/Constraints:
  input_delay             -819            in_del_9_1 

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point       
#  (ps)   (ps)   (ps)         (fF)                                       
#------------------------------------------------------------------------
      0    4361  5080      1 2574.1  (arrival)   winc                    
    995    5356   169     22   12.5  I1025_NS    io_b_winc/DOUT          
     82    5437    80      1    0.5  NAND2X0_RVT wptr_full/g5608__1705/Y 
    101    5538    46      4    2.3  AO21X1_RVT  wptr_full/g5584__2346/Y 
      0    5538     -      4      -  DFFARX2_RVT wptr_full/wbin_reg_9_/D 
#------------------------------------------------------------------------

(P) : Instance is preserved



Path 76: VIOLATED (-4690 ps) Setup Check with Pin wptr_full/wbin_reg_6_/CLK->D
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wbin_reg_6_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
        Drv Adjust:+       0         5080     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000         5180     
                                              
             Setup:-      62                  
       Uncertainty:-      90                  
     Required Time:=     848                  
      Launch Clock:-    5180                  
       Input Delay:-    -819                  
         Data Path:-    1177                  
             Slack:=   -4690                  

Exceptions/Constraints:
  input_delay             -819            in_del_9_1 

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point       
#  (ps)   (ps)   (ps)         (fF)                                       
#------------------------------------------------------------------------
      0    4361  5080      1 2574.1  (arrival)   winc                    
    995    5356   169     22   12.5  I1025_NS    io_b_winc/DOUT          
     82    5437    80      1    0.5  NAND2X0_RVT wptr_full/g5596__5107/Y 
    101    5538    46      4    2.3  AO21X1_RVT  wptr_full/g5579__9945/Y 
      0    5538     -      4      -  DFFARX2_RVT wptr_full/wbin_reg_6_/D 
#------------------------------------------------------------------------

(P) : Instance is preserved



Path 77: VIOLATED (-4690 ps) Setup Check with Pin wptr_full/wbin_reg_3_/CLK->D
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wbin_reg_3_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
        Drv Adjust:+       0         5080     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000         5180     
                                              
             Setup:-      62                  
       Uncertainty:-      90                  
     Required Time:=     848                  
      Launch Clock:-    5180                  
       Input Delay:-    -819                  
         Data Path:-    1177                  
             Slack:=   -4690                  

Exceptions/Constraints:
  input_delay             -819            in_del_9_1 

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point       
#  (ps)   (ps)   (ps)         (fF)                                       
#------------------------------------------------------------------------
      0    4361  5080      1 2574.1  (arrival)   winc                    
    995    5356   169     22   12.5  I1025_NS    io_b_winc/DOUT          
     82    5437    80      1    0.5  NAND2X0_RVT wptr_full/g5611__8246/Y 
    101    5538    46      4    2.3  AO21X1_RVT  wptr_full/g5598__4319/Y 
      0    5538     -      4      -  DFFARX2_RVT wptr_full/wbin_reg_3_/D 
#------------------------------------------------------------------------

(P) : Instance is preserved



Path 78: VIOLATED (-4689 ps) Setup Check with Pin wptr_full/wbin_reg_5_/CLK->D
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (F) wptr_full/wbin_reg_5_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
        Drv Adjust:+       0         5080     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000         5180     
                                              
             Setup:-      25                  
       Uncertainty:-      90                  
     Required Time:=     885                  
      Launch Clock:-    5180                  
       Input Delay:-    -819                  
         Data Path:-    1214                  
             Slack:=   -4689                  

Exceptions/Constraints:
  input_delay             -819            in_del_9_1 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0    4361  5080      1 2574.1  (arrival)   winc                     
    995    5356   169     22   12.5  I1025_NS    io_b_winc/DOUT           
     38    5394    67      9    5.3  INVX8_RVT   wptr_full/g8902/Y        
     76    5471    40      2    2.7  OR2X1_RVT   wptr_full/g5604__6783/Y  
    104    5575    33      2    1.0  HADDX1_RVT  wptr_full/g5673__8932/SO 
      0    5575     -      2      -  DFFARX1_RVT wptr_full/wbin_reg_5_/D  
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 79: VIOLATED (-4688 ps) Setup Check with Pin wptr_full/wbin_reg_7_/CLK->D
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wbin_reg_7_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
        Drv Adjust:+       0         5080     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000         5180     
                                              
             Setup:-      58                  
       Uncertainty:-      90                  
     Required Time:=     852                  
      Launch Clock:-    5180                  
       Input Delay:-    -819                  
         Data Path:-    1178                  
             Slack:=   -4688                  

Exceptions/Constraints:
  input_delay             -819            in_del_9_1 

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point       
#  (ps)   (ps)   (ps)         (fF)                                       
#------------------------------------------------------------------------
      0    4361  5080      1 2574.1  (arrival)   winc                    
    995    5356   169     22   12.5  I1025_NS    io_b_winc/DOUT          
     82    5437    80      1    0.5  NAND2X0_RVT wptr_full/g5602__5526/Y 
    102    5539    47      4    2.5  AO21X1_RVT  wptr_full/g5589__6417/Y 
      0    5539     -      4      -  DFFARX1_RVT wptr_full/wbin_reg_7_/D 
#------------------------------------------------------------------------

(P) : Instance is preserved



Path 80: VIOLATED (-4684 ps) Setup Check with Pin rptr_empty/rbin_reg_8_/CLK->D
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (F) rptr_empty/rbin_reg_8_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
        Drv Adjust:+       0         5080     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000         5180     
                                              
             Setup:-      29                  
       Uncertainty:-      90                  
     Required Time:=     881                  
      Launch Clock:-    5180                  
       Input Delay:-    -819                  
         Data Path:-    1204                  
             Slack:=   -4684                  

Exceptions/Constraints:
  input_delay             -819            in_del 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell            Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0    4361  5080      1 2574.1  (arrival)   rinc                      
    996    5357   170      7   14.0  I1025_NS    io_b_rinc/DOUT            
     33    5390    65     10    6.9  INVX16_RVT  rptr_empty/g5458/Y        
     64    5454    28      1    1.0  OR2X1_RVT   rptr_empty/g5416__4319/Y  
    110    5564    43      3    2.3  HADDX1_RVT  rptr_empty/g5401__6235/SO 
      0    5564     -      3      -  DFFARX1_RVT rptr_empty/rbin_reg_8_/D  
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 81: VIOLATED (-4681 ps) Setup Check with Pin rptr_empty/rbin_reg_3_/CLK->D
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (F) rptr_empty/rbin_reg_3_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
        Drv Adjust:+       0         5080     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000         5180     
                                              
             Setup:-      26                  
       Uncertainty:-      90                  
     Required Time:=     884                  
      Launch Clock:-    5180                  
       Input Delay:-    -819                  
         Data Path:-    1204                  
             Slack:=   -4681                  

Exceptions/Constraints:
  input_delay             -819            in_del 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell            Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0    4361  5080      1 2574.1  (arrival)   rinc                      
    996    5357   170      7   14.0  I1025_NS    io_b_rinc/DOUT            
     33    5390    65     10    6.9  INVX16_RVT  rptr_empty/g5458/Y        
     78    5467    37      3    3.7  OR2X2_RVT   rptr_empty/g5422__2802/Y  
     98    5565    29      1    0.5  HADDX1_RVT  rptr_empty/g5531__7098/SO 
      0    5565     -      1      -  DFFARX2_RVT rptr_empty/rbin_reg_3_/D  
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 82: VIOLATED (-4680 ps) Setup Check with Pin rptr_empty/rbin_reg_2_/CLK->D
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (F) rptr_empty/rbin_reg_2_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
        Drv Adjust:+       0         5080     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000         5180     
                                              
             Setup:-      31                  
       Uncertainty:-      90                  
     Required Time:=     879                  
      Launch Clock:-    5180                  
       Input Delay:-    -819                  
         Data Path:-    1198                  
             Slack:=   -4680                  

Exceptions/Constraints:
  input_delay             -819            in_del 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0    4361  5080      1 2574.1  (arrival)   rinc                     
    996    5357   170      7   14.0  I1025_NS    io_b_rinc/DOUT           
     33    5390    65     10    6.9  INVX16_RVT  rptr_empty/g5458/Y       
     67    5456    30      1    1.3  OR2X1_RVT   rptr_empty/g5432__5115/Y 
    103    5559    39      3    2.3  XOR2X2_RVT  rptr_empty/g5419__6783/Y 
      0    5559     -      3      -  DFFARX2_RVT rptr_empty/rbin_reg_2_/D 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 83: VIOLATED (-4678 ps) Setup Check with Pin rptr_empty/rempty_reg/CLK->D
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (F) rptr_empty/rempty_reg/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
        Drv Adjust:+       0         5080     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000         5180     
                                              
             Setup:-      31                  
       Uncertainty:-      90                  
     Required Time:=     879                  
      Launch Clock:-    5180                  
       Input Delay:-    -819                  
         Data Path:-    1196                  
             Slack:=   -4678                  

Exceptions/Constraints:
  input_delay             -819            in_del 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0    4361  5080      1 2574.1  (arrival)   rinc                     
    996    5357   170      7   14.0  I1025_NS    io_b_rinc/DOUT           
     93    5450    91      1    0.8  NAND4X0_RVT rptr_empty/g5968__4733/Y 
     22    5472    41      1    0.6  INVX1_RVT   rptr_empty/g5967/Y       
     51    5523    47      1    0.6  NAND4X0_RVT rptr_empty/g5966__7482/Y 
     34    5557    39      1    0.5  NAND2X0_RVT rptr_empty/g5965__6107/Y 
      0    5557     -      1      -  DFFASX1_RVT rptr_empty/rempty_reg/D  
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 84: VIOLATED (-4676 ps) Setup Check with Pin rptr_empty/rbin_reg_5_/CLK->D
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (F) rptr_empty/rbin_reg_5_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
        Drv Adjust:+       0         5080     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000         5180     
                                              
             Setup:-      27                  
       Uncertainty:-      90                  
     Required Time:=     883                  
      Launch Clock:-    5180                  
       Input Delay:-    -819                  
         Data Path:-    1198                  
             Slack:=   -4676                  

Exceptions/Constraints:
  input_delay             -819            in_del 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0    4361  5080      1 2574.1  (arrival)   rinc                     
    996    5357   170      7   14.0  I1025_NS    io_b_rinc/DOUT           
     33    5390    65     10    6.9  INVX16_RVT  rptr_empty/g5458/Y       
     67    5456    31      1    1.3  OR2X1_RVT   rptr_empty/g5421__1617/Y 
    103    5559    39      3    2.3  XOR2X2_RVT  rptr_empty/g5414__5107/Y 
      0    5559     -      3      -  DFFARX1_RVT rptr_empty/rbin_reg_5_/D 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 85: VIOLATED (-4675 ps) Setup Check with Pin wptr_full/wbin_reg_2_/CLK->D
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (F) wptr_full/wbin_reg_2_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
        Drv Adjust:+       0         5080     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000         5180     
                                              
             Setup:-      30                  
       Uncertainty:-      90                  
     Required Time:=     880                  
      Launch Clock:-    5180                  
       Input Delay:-    -819                  
         Data Path:-    1194                  
             Slack:=   -4675                  

Exceptions/Constraints:
  input_delay             -819            in_del_9_1 

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point       
#  (ps)   (ps)   (ps)         (fF)                                       
#------------------------------------------------------------------------
      0    4361  5080      1 2574.1  (arrival)   winc                    
    995    5356   169     22   12.5  I1025_NS    io_b_winc/DOUT          
     38    5394    67      9    5.3  INVX8_RVT   wptr_full/g8902/Y       
     92    5486    22      1    0.6  NOR3X0_RVT  wptr_full/g8883/Y       
     69    5555    44      3    2.3  AO221X1_RVT wptr_full/g8882/Y       
      0    5555     -      3      -  DFFARX1_RVT wptr_full/wbin_reg_2_/D 
#------------------------------------------------------------------------

(P) : Instance is preserved



Path 86: VIOLATED (-4675 ps) Setup Check with Pin wptr_full/wbin_reg_0_/CLK->D
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wbin_reg_0_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
        Drv Adjust:+       0         5080     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000         5180     
                                              
             Setup:-      66                  
       Uncertainty:-      90                  
     Required Time:=     844                  
      Launch Clock:-    5180                  
       Input Delay:-    -819                  
         Data Path:-    1158                  
             Slack:=   -4675                  

Exceptions/Constraints:
  input_delay             -819            in_del_9_1 

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point       
#  (ps)   (ps)   (ps)         (fF)                                       
#------------------------------------------------------------------------
      0    4361  5080      1 2574.1  (arrival)   winc                    
    995    5356   169     22   12.5  I1025_NS    io_b_winc/DOUT          
     38    5394    67      9    5.3  INVX8_RVT   wptr_full/g8902/Y       
    125    5519    58      2    1.4  AO222X1_RVT wptr_full/g69/Y         
      0    5519     -      2      -  DFFARX2_RVT wptr_full/wbin_reg_0_/D 
#------------------------------------------------------------------------

(P) : Instance is preserved



Path 87: VIOLATED (-4674 ps) Setup Check with Pin rptr_empty/rbin_reg_10_/CLK->D
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (F) rptr_empty/rbin_reg_10_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
        Drv Adjust:+       0         5080     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000         5180     
                                              
             Setup:-      26                  
       Uncertainty:-      90                  
     Required Time:=     884                  
      Launch Clock:-    5180                  
       Input Delay:-    -819                  
         Data Path:-    1197                  
             Slack:=   -4674                  

Exceptions/Constraints:
  input_delay             -819            in_del 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell            Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0    4361  5080      1 2574.1  (arrival)   rinc                      
    996    5357   170      7   14.0  I1025_NS    io_b_rinc/DOUT            
     33    5390    65     10    6.9  INVX16_RVT  rptr_empty/g5458/Y        
     64    5454    28      1    1.0  OR2X1_RVT   rptr_empty/g5406__2398/Y  
    104    5558    36      2    1.4  HADDX1_RVT  rptr_empty/g5535__1881/SO 
      0    5558     -      2      -  DFFARX1_RVT rptr_empty/rbin_reg_10_/D 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 88: VIOLATED (-4674 ps) Setup Check with Pin rptr_empty/rbin_reg_0_/CLK->D
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (F) rptr_empty/rbin_reg_0_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
        Drv Adjust:+       0         5080     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000         5180     
                                              
             Setup:-      26                  
       Uncertainty:-      90                  
     Required Time:=     884                  
      Launch Clock:-    5180                  
       Input Delay:-    -819                  
         Data Path:-    1197                  
             Slack:=   -4674                  

Exceptions/Constraints:
  input_delay             -819            in_del 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell            Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0    4361  5080      1 2574.1  (arrival)   rinc                      
    996    5357   170      7   14.0  I1025_NS    io_b_rinc/DOUT            
     33    5390    65     10    6.9  INVX16_RVT  rptr_empty/g5458/Y        
     64    5454    28      1    1.0  OR2X1_RVT   rptr_empty/g5444__2883/Y  
    104    5558    36      2    1.4  HADDX1_RVT  rptr_empty/g5533__6131/SO 
      0    5558     -      2      -  DFFARX1_RVT rptr_empty/rbin_reg_0_/D  
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 89: VIOLATED (-4666 ps) Setup Check with Pin wptr_full/wbin_reg_8_/CLK->D
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wbin_reg_8_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
        Drv Adjust:+       0         5080     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000         5180     
                                              
             Setup:-      60                  
       Uncertainty:-      90                  
     Required Time:=     850                  
      Launch Clock:-    5180                  
       Input Delay:-    -819                  
         Data Path:-    1155                  
             Slack:=   -4666                  

Exceptions/Constraints:
  input_delay             -819            in_del_9_1 

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point       
#  (ps)   (ps)   (ps)         (fF)                                       
#------------------------------------------------------------------------
      0    4361  5080      1 2574.1  (arrival)   winc                    
    995    5356   169     22   12.5  I1025_NS    io_b_winc/DOUT          
     38    5394    67      9    5.3  INVX8_RVT   wptr_full/g8902/Y       
    122    5516    53      3    2.3  AO221X1_RVT wptr_full/g78/Y         
      0    5516     -      3      -  DFFARX1_RVT wptr_full/wbin_reg_8_/D 
#------------------------------------------------------------------------

(P) : Instance is preserved



Path 90: VIOLATED (-4666 ps) Setup Check with Pin wptr_full/wbin_reg_4_/CLK->D
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wbin_reg_4_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
        Drv Adjust:+       0         5080     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000         5180     
                                              
             Setup:-      60                  
       Uncertainty:-      90                  
     Required Time:=     850                  
      Launch Clock:-    5180                  
       Input Delay:-    -819                  
         Data Path:-    1155                  
             Slack:=   -4666                  

Exceptions/Constraints:
  input_delay             -819            in_del_9_1 

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point       
#  (ps)   (ps)   (ps)         (fF)                                       
#------------------------------------------------------------------------
      0    4361  5080      1 2574.1  (arrival)   winc                    
    995    5356   169     22   12.5  I1025_NS    io_b_winc/DOUT          
     38    5394    67      9    5.3  INVX8_RVT   wptr_full/g8902/Y       
    122    5516    53      3    2.3  AO221X1_RVT wptr_full/g75/Y         
      0    5516     -      3      -  DFFARX1_RVT wptr_full/wbin_reg_4_/D 
#------------------------------------------------------------------------

(P) : Instance is preserved



Path 91: VIOLATED (-4666 ps) Setup Check with Pin rptr_empty/rbin_reg_1_/CLK->D
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rbin_reg_1_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
        Drv Adjust:+       0         5080     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000         5180     
                                              
             Setup:-      55                  
       Uncertainty:-      90                  
     Required Time:=     855                  
      Launch Clock:-    5180                  
       Input Delay:-    -819                  
         Data Path:-    1160                  
             Slack:=   -4666                  

Exceptions/Constraints:
  input_delay             -819            in_del 

#------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell              Timing Point          
#  (ps)   (ps)   (ps)         (fF)                                             
#------------------------------------------------------------------------------
      0    4361  5080      1 2574.1  (arrival)   rinc                          
    996    5357   170      7   14.0  I1025_NS    io_b_rinc/DOUT                
     33    5390    65     10    6.9  INVX16_RVT  rptr_empty/g5458/Y            
     77    5466    32      2    1.0  OA21X1_RVT  rptr_empty/g42/Y              
     55    5521    38      3    1.5  AO21X1_RVT  rptr_empty/g5428_5526__5122/Y 
      0    5521     -      3      -  DFFARX1_RVT rptr_empty/rbin_reg_1_/D      
#------------------------------------------------------------------------------

(P) : Instance is preserved



Path 92: VIOLATED (-4656 ps) Setup Check with Pin wptr_full/wbin_reg_10_/CLK->D
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wbin_reg_10_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
        Drv Adjust:+       0         5080     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000         5180     
                                              
             Setup:-      58                  
       Uncertainty:-      90                  
     Required Time:=     852                  
      Launch Clock:-    5180                  
       Input Delay:-    -819                  
         Data Path:-    1147                  
             Slack:=   -4656                  

Exceptions/Constraints:
  input_delay             -819            in_del_9_1 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0    4361  5080      1 2574.1  (arrival)   winc                     
    995    5356   169     22   12.5  I1025_NS    io_b_winc/DOUT           
     38    5394    67      9    5.3  INVX8_RVT   wptr_full/g8902/Y        
    114    5508    45      2    1.4  AO221X1_RVT wptr_full/g8884/Y        
      0    5508     -      2      -  DFFARX1_RVT wptr_full/wbin_reg_10_/D 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 93: VIOLATED (-11 ps) Late External Delay Assertion at pin rempty
          Group: OUTPUTS
     Startpoint: (R) rptr_empty/rempty_reg/CLK
          Clock: (R) rclk
       Endpoint: (F) rempty
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000          100     
                                              
      Output Delay:-    -823                  
       Uncertainty:-      90                  
     Required Time:=    1733                  
      Launch Clock:-     100                  
         Data Path:-    1644                  
             Slack:=     -11                  

Exceptions/Constraints:
  output_delay             -823            ou_del_17_1 

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell            Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      -     100   150     52      -  (arrival)    rptr_empty/rempty_reg/CLK 
    184     284    60      1    1.4  DFFASX1_RVT  rptr_empty/rempty_reg/QN  
     82     366    25      1   21.8  IBUFFX32_RVT rptr_empty/fopt6174/Y     
   1378    1744   894      1 1433.3  D8I1025_NS   io_t_rempty/PADIO         
      0    1744     -      -      -  (port)       rempty                    
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 94: VIOLATED (-10 ps) Late External Delay Assertion at pin wfull
          Group: OUTPUTS
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (F) wfull
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000          100     
                                              
      Output Delay:-    -823                  
       Uncertainty:-      90                  
     Required Time:=    1733                  
      Launch Clock:-     100                  
         Data Path:-    1643                  
             Slack:=     -10                  

Exceptions/Constraints:
  output_delay             -823            ou_del_18_1 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point       
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      -     100   150     52      -  (arrival)    wptr_full/wfull_reg/CLK 
    174     274    57      3    2.7  DFFARX1_RVT  wptr_full/wfull_reg/QN  
     89     363    31      1   21.8  IBUFFX16_RVT wptr_full/fopt8813/Y    
   1380    1743   893      1 1433.3  D8I1025_NS   io_t_wfull/PADIO        
      0    1743     -      -      -  (port)       wfull                   
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 95: MET (6 ps) Late External Delay Assertion at pin rdata[0]
          Group: OUTPUTS
     Startpoint: (R) fifomem/genblk1_7__U/CE2
          Clock: (R) rclk
       Endpoint: (F) rdata[0]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000          100     
                                              
      Output Delay:-    -823                  
       Uncertainty:-      90                  
     Required Time:=    1733                  
      Launch Clock:-     100                  
         Data Path:-    1627                  
             Slack:=       6                  

Exceptions/Constraints:
  output_delay             -823            ou_del 

#------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load       Cell             Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                             
#------------------------------------------------------------------------------
      -     100   150     52      -  (arrival)      fifomem/genblk1_7__U/CE2   
    173     273    52      1    1.4  SRAMLP2RW128x8 fifomem/genblk1_7__U/O2[0] 
     70     344    39      1   21.8  NBUFFX8_RVT    fifomem/g203/Y             
   1383    1727   892      1 1433.3  D8I1025_NS     io_l_rdata_0_/PADIO        
      0    1727     -      -      -  (port)         rdata[0]                   
#------------------------------------------------------------------------------

(P) : Instance is preserved



Path 96: MET (6 ps) Late External Delay Assertion at pin rdata[1]
          Group: OUTPUTS
     Startpoint: (R) fifomem/genblk1_7__U/CE2
          Clock: (R) rclk
       Endpoint: (F) rdata[1]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000          100     
                                              
      Output Delay:-    -823                  
       Uncertainty:-      90                  
     Required Time:=    1733                  
      Launch Clock:-     100                  
         Data Path:-    1627                  
             Slack:=       6                  

Exceptions/Constraints:
  output_delay             -823            ou_del_10_1 

#------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load       Cell             Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                             
#------------------------------------------------------------------------------
      -     100   150     52      -  (arrival)      fifomem/genblk1_7__U/CE2   
    173     273    52      1    1.4  SRAMLP2RW128x8 fifomem/genblk1_7__U/O2[1] 
     70     344    39      1   21.8  NBUFFX8_RVT    fifomem/g200/Y             
   1383    1727   892      1 1433.3  D8I1025_NS     io_l_rdata_1_/PADIO        
      0    1727     -      -      -  (port)         rdata[1]                   
#------------------------------------------------------------------------------

(P) : Instance is preserved



Path 97: MET (6 ps) Late External Delay Assertion at pin rdata[2]
          Group: OUTPUTS
     Startpoint: (R) fifomem/genblk1_7__U/CE2
          Clock: (R) rclk
       Endpoint: (F) rdata[2]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000          100     
                                              
      Output Delay:-    -823                  
       Uncertainty:-      90                  
     Required Time:=    1733                  
      Launch Clock:-     100                  
         Data Path:-    1627                  
             Slack:=       6                  

Exceptions/Constraints:
  output_delay             -823            ou_del_11_1 

#------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load       Cell             Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                             
#------------------------------------------------------------------------------
      -     100   150     52      -  (arrival)      fifomem/genblk1_7__U/CE2   
    173     273    52      1    1.4  SRAMLP2RW128x8 fifomem/genblk1_7__U/O2[2] 
     70     344    39      1   21.8  NBUFFX8_RVT    fifomem/g201/Y             
   1383    1727   892      1 1433.3  D8I1025_NS     io_l_rdata_2_/PADIO        
      0    1727     -      -      -  (port)         rdata[2]                   
#------------------------------------------------------------------------------

(P) : Instance is preserved



Path 98: MET (6 ps) Late External Delay Assertion at pin rdata[3]
          Group: OUTPUTS
     Startpoint: (R) fifomem/genblk1_7__U/CE2
          Clock: (R) rclk
       Endpoint: (F) rdata[3]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000          100     
                                              
      Output Delay:-    -823                  
       Uncertainty:-      90                  
     Required Time:=    1733                  
      Launch Clock:-     100                  
         Data Path:-    1627                  
             Slack:=       6                  

Exceptions/Constraints:
  output_delay             -823            ou_del_12_1 

#------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load       Cell             Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                             
#------------------------------------------------------------------------------
      -     100   150     52      -  (arrival)      fifomem/genblk1_7__U/CE2   
    173     273    52      1    1.4  SRAMLP2RW128x8 fifomem/genblk1_7__U/O2[3] 
     70     344    39      1   21.8  NBUFFX8_RVT    fifomem/g202/Y             
   1383    1727   892      1 1433.3  D8I1025_NS     io_l_rdata_3_/PADIO        
      0    1727     -      -      -  (port)         rdata[3]                   
#------------------------------------------------------------------------------

(P) : Instance is preserved



Path 99: MET (6 ps) Late External Delay Assertion at pin rdata[4]
          Group: OUTPUTS
     Startpoint: (R) fifomem/genblk1_7__U/CE2
          Clock: (R) rclk
       Endpoint: (F) rdata[4]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000          100     
                                              
      Output Delay:-    -823                  
       Uncertainty:-      90                  
     Required Time:=    1733                  
      Launch Clock:-     100                  
         Data Path:-    1627                  
             Slack:=       6                  

Exceptions/Constraints:
  output_delay             -823            ou_del_13_1 

#------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load       Cell             Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                             
#------------------------------------------------------------------------------
      -     100   150     52      -  (arrival)      fifomem/genblk1_7__U/CE2   
    173     273    52      1    1.4  SRAMLP2RW128x8 fifomem/genblk1_7__U/O2[4] 
     70     344    39      1   21.8  NBUFFX8_RVT    fifomem/g199/Y             
   1383    1727   892      1 1433.3  D8I1025_NS     io_l_rdata_4_/PADIO        
      0    1727     -      -      -  (port)         rdata[4]                   
#------------------------------------------------------------------------------

(P) : Instance is preserved



Path 100: MET (6 ps) Late External Delay Assertion at pin rdata[5]
          Group: OUTPUTS
     Startpoint: (R) fifomem/genblk1_7__U/CE2
          Clock: (R) rclk
       Endpoint: (F) rdata[5]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000          100     
                                              
      Output Delay:-    -823                  
       Uncertainty:-      90                  
     Required Time:=    1733                  
      Launch Clock:-     100                  
         Data Path:-    1627                  
             Slack:=       6                  

Exceptions/Constraints:
  output_delay             -823            ou_del_14_1 

#------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load       Cell             Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                             
#------------------------------------------------------------------------------
      -     100   150     52      -  (arrival)      fifomem/genblk1_7__U/CE2   
    173     273    52      1    1.4  SRAMLP2RW128x8 fifomem/genblk1_7__U/O2[5] 
     70     344    39      1   21.8  NBUFFX8_RVT    fifomem/g196/Y             
   1383    1727   892      1 1433.3  D8I1025_NS     io_l_rdata_5_/PADIO        
      0    1727     -      -      -  (port)         rdata[5]                   
#------------------------------------------------------------------------------

(P) : Instance is preserved



Path 101: MET (6 ps) Late External Delay Assertion at pin rdata[6]
          Group: OUTPUTS
     Startpoint: (R) fifomem/genblk1_7__U/CE2
          Clock: (R) rclk
       Endpoint: (F) rdata[6]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000          100     
                                              
      Output Delay:-    -823                  
       Uncertainty:-      90                  
     Required Time:=    1733                  
      Launch Clock:-     100                  
         Data Path:-    1627                  
             Slack:=       6                  

Exceptions/Constraints:
  output_delay             -823            ou_del_15_1 

#------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load       Cell             Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                             
#------------------------------------------------------------------------------
      -     100   150     52      -  (arrival)      fifomem/genblk1_7__U/CE2   
    173     273    52      1    1.4  SRAMLP2RW128x8 fifomem/genblk1_7__U/O2[6] 
     70     344    39      1   21.8  NBUFFX8_RVT    fifomem/g197/Y             
   1383    1727   892      1 1433.3  D8I1025_NS     io_l_rdata_6_/PADIO        
      0    1727     -      -      -  (port)         rdata[6]                   
#------------------------------------------------------------------------------

(P) : Instance is preserved



Path 102: MET (6 ps) Late External Delay Assertion at pin rdata[7]
          Group: OUTPUTS
     Startpoint: (R) fifomem/genblk1_7__U/CE2
          Clock: (R) rclk
       Endpoint: (F) rdata[7]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000          100     
                                              
      Output Delay:-    -823                  
       Uncertainty:-      90                  
     Required Time:=    1733                  
      Launch Clock:-     100                  
         Data Path:-    1627                  
             Slack:=       6                  

Exceptions/Constraints:
  output_delay             -823            ou_del_16_1 

#------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load       Cell             Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                             
#------------------------------------------------------------------------------
      -     100   150     52      -  (arrival)      fifomem/genblk1_7__U/CE2   
    173     273    52      1    1.4  SRAMLP2RW128x8 fifomem/genblk1_7__U/O2[7] 
     70     344    39      1   21.8  NBUFFX8_RVT    fifomem/g198/Y             
   1383    1727   892      1 1433.3  D8I1025_NS     io_l_rdata_7_/PADIO        
      0    1727     -      -      -  (port)         rdata[7]                   
#------------------------------------------------------------------------------

(P) : Instance is preserved



Path 103: MET (144 ps) Setup Check with Pin fifomem/genblk1_3__U/CE2->CSB2
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_9_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_3__U/CSB2
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000          100     
                                              
             Setup:-     274                  
       Uncertainty:-      90                  
     Required Time:=     636                  
      Launch Clock:-     100                  
         Data Path:-     392                  
             Slack:=     144                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   150     52    -  (arrival)      rptr_empty/rbin_reg_9_/CLK 
    260     360    66     13  9.4  DFFARX2_RVT    rptr_empty/rbin_reg_9_/Q   
     28     388    38      2  1.1  INVX1_RVT      fifomem/g305/Y             
     52     440    55      2  1.3  NAND2X0_RVT    fifomem/g300__9945/Y       
     24     464    30      1  0.5  INVX0_RVT      fifomem/g298/Y             
     28     492    43      1  0.0  NAND2X0_RVT    fifomem/g290__7098/Y       
      0     492     -      1    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/CSB2  
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 104: MET (154 ps) Setup Check with Pin fifomem/genblk1_1__U/CE2->CSB2
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_9_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_1__U/CSB2
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000          100     
                                              
             Setup:-     264                  
       Uncertainty:-      90                  
     Required Time:=     646                  
      Launch Clock:-     100                  
         Data Path:-     393                  
             Slack:=     154                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   150     52    -  (arrival)      rptr_empty/rbin_reg_9_/CLK 
    260     360    66     13  9.4  DFFARX2_RVT    rptr_empty/rbin_reg_9_/Q   
     28     388    38      2  1.1  INVX1_RVT      fifomem/g305/Y             
     52     440    55      2  1.3  NAND2X0_RVT    fifomem/g300__9945/Y       
     53     493    23      1  0.0  OR2X1_RVT      fifomem/g291__6131/Y       
      0     493     -      1    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/CSB2  
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 105: MET (166 ps) Setup Check with Pin fifomem/genblk1_2__U/CE2->CSB2
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_9_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_2__U/CSB2
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000          100     
                                              
             Setup:-     274                  
       Uncertainty:-      90                  
     Required Time:=     636                  
      Launch Clock:-     100                  
         Data Path:-     370                  
             Slack:=     166                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   150     52    -  (arrival)      rptr_empty/rbin_reg_9_/CLK 
    260     360    66     13  9.4  DFFARX2_RVT    rptr_empty/rbin_reg_9_/Q   
     28     388    38      2  1.1  INVX1_RVT      fifomem/g305/Y             
     57     445    25      2  1.0  AND2X1_RVT     fifomem/g301__2883/Y       
     26     470    43      1  0.0  NAND2X0_RVT    fifomem/g292__1881/Y       
      0     470     -      1    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/CSB2  
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 106: MET (172 ps) Setup Check with Pin fifomem/genblk1_6__U/CE2->CSB2
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_9_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_6__U/CSB2
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000          100     
                                              
             Setup:-     274                  
       Uncertainty:-      90                  
     Required Time:=     636                  
      Launch Clock:-     100                  
         Data Path:-     364                  
             Slack:=     172                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   150     52    -  (arrival)      rptr_empty/rbin_reg_9_/CLK 
    247     347    62     13  9.4  DFFARX2_RVT    rptr_empty/rbin_reg_9_/Q   
     65     412    55      2  1.3  NAND2X0_RVT    fifomem/g299__9315/Y       
     24     436    30      1  0.5  INVX0_RVT      fifomem/g297/Y             
     28     464    43      1  0.0  NAND2X0_RVT    fifomem/g294__7482/Y       
      0     464     -      1    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/CSB2  
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 107: MET (173 ps) Setup Check with Pin fifomem/genblk1_0__U/CE2->CSB2
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_9_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_0__U/CSB2
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000          100     
                                              
             Setup:-     266                  
       Uncertainty:-      90                  
     Required Time:=     644                  
      Launch Clock:-     100                  
         Data Path:-     370                  
             Slack:=     173                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   150     52    -  (arrival)      rptr_empty/rbin_reg_9_/CLK 
    260     360    66     13  9.4  DFFARX2_RVT    rptr_empty/rbin_reg_9_/Q   
     28     388    38      2  1.1  INVX1_RVT      fifomem/g305/Y             
     57     445    25      2  1.0  AND2X1_RVT     fifomem/g301__2883/Y       
     26     470    27      1  0.0  NAND2X0_RVT    fifomem/g293__5115/Y       
      0     470     -      1    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/CSB2  
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 108: MET (181 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->CSB1
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_7_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_4__U/CSB1
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000          100     
                                              
             Setup:-     270                  
       Uncertainty:-      90                  
     Required Time:=     640                  
      Launch Clock:-     100                  
         Data Path:-     359                  
             Slack:=     181                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     100   150     52    -  (arrival)      wptr_full/wbin_reg_7_/CLK 
    143     243    40      1  0.8  DFFARX1_RVT    wptr_full/wbin_reg_7_/QN  
     31     274    29      2  1.3  INVX1_RVT      wptr_full/fopt8822/Y      
     57     331    33     11  7.4  NBUFFX4_RVT    wptr_full/fopt8821/Y      
     27     358    28      2  1.0  INVX0_RVT      fifomem/fopt306/Y         
     49     408    52      2  1.3  NAND2X0_RVT    fifomem/g284__1705/Y      
     23     431    29      1  0.5  INVX0_RVT      fifomem/g283/Y            
     28     459    32      1  0.0  NAND2X0_RVT    fifomem/g278__6783/Y      
      0     459     -      1    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/CSB1 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 109: MET (181 ps) Setup Check with Pin fifomem/genblk1_4__U/CE2->CSB2
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_9_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_4__U/CSB2
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000          100     
                                              
             Setup:-     264                  
       Uncertainty:-      90                  
     Required Time:=     646                  
      Launch Clock:-     100                  
         Data Path:-     365                  
             Slack:=     181                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   150     52    -  (arrival)      rptr_empty/rbin_reg_9_/CLK 
    247     347    62     13  9.4  DFFARX2_RVT    rptr_empty/rbin_reg_9_/Q   
     65     412    55      2  1.3  NAND2X0_RVT    fifomem/g299__9315/Y       
     53     465    23      1  0.0  OR2X1_RVT      fifomem/g295__4733/Y       
      0     465     -      1    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/CSB2  
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 110: MET (188 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->CSB1
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_7_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_6__U/CSB1
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000          100     
                                              
             Setup:-     261                  
       Uncertainty:-      90                  
     Required Time:=     649                  
      Launch Clock:-     100                  
         Data Path:-     361                  
             Slack:=     188                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     100   150     52    -  (arrival)      wptr_full/wbin_reg_7_/CLK 
    143     243    40      1  0.8  DFFARX1_RVT    wptr_full/wbin_reg_7_/QN  
     31     274    29      2  1.3  INVX1_RVT      wptr_full/fopt8822/Y      
     57     331    33     11  7.4  NBUFFX4_RVT    wptr_full/fopt8821/Y      
     27     358    28      2  1.0  INVX0_RVT      fifomem/fopt306/Y         
     49     407    57      2  1.4  NAND2X0_RVT    fifomem/g282__2802/Y      
     54     461    20      1  0.0  OR2X1_RVT      fifomem/g277__5526/Y      
      0     461     -      1    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/CSB1 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 111: MET (188 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->CSB1
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_7_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_2__U/CSB1
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000          100     
                                              
             Setup:-     261                  
       Uncertainty:-      90                  
     Required Time:=     649                  
      Launch Clock:-     100                  
         Data Path:-     361                  
             Slack:=     188                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     100   150     52    -  (arrival)      wptr_full/wbin_reg_7_/CLK 
    143     243    40      1  0.8  DFFARX1_RVT    wptr_full/wbin_reg_7_/QN  
     31     274    29      2  1.3  INVX1_RVT      wptr_full/fopt8822/Y      
     57     331    33     11  7.4  NBUFFX4_RVT    wptr_full/fopt8821/Y      
     27     358    28      2  1.0  INVX0_RVT      fifomem/fopt306/Y         
     49     407    57      2  1.4  NAND2X0_RVT    fifomem/g282__2802/Y      
     54     461    20      1  0.0  OR2X1_RVT      fifomem/g275__4319/Y      
      0     461     -      1    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/CSB1 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 112: MET (190 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->CSB1
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_7_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_0__U/CSB1
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000          100     
                                              
             Setup:-     261                  
       Uncertainty:-      90                  
     Required Time:=     649                  
      Launch Clock:-     100                  
         Data Path:-     360                  
             Slack:=     190                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     100   150     52    -  (arrival)      wptr_full/wbin_reg_7_/CLK 
    143     243    40      1  0.8  DFFARX1_RVT    wptr_full/wbin_reg_7_/QN  
     31     274    29      2  1.3  INVX1_RVT      wptr_full/fopt8822/Y      
     57     331    33     11  7.4  NBUFFX4_RVT    wptr_full/fopt8821/Y      
     27     358    28      2  1.0  INVX0_RVT      fifomem/fopt306/Y         
     49     408    52      2  1.3  NAND2X0_RVT    fifomem/g284__1705/Y      
     52     460    20      1  0.0  OR2X1_RVT      fifomem/g276__8428/Y      
      0     460     -      1    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/CSB1 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 113: MET (191 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->CSB1
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_8_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_5__U/CSB1
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000          100     
                                              
             Setup:-     270                  
       Uncertainty:-      90                  
     Required Time:=     640                  
      Launch Clock:-     100                  
         Data Path:-     349                  
             Slack:=     191                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     100   150     52    -  (arrival)      wptr_full/wbin_reg_8_/CLK 
    180     280    75      4  4.8  DFFARX1_RVT    wptr_full/wbin_reg_8_/QN  
     45     324    47     12  8.4  INVX4_RVT      wptr_full/g8800/Y         
     25     349    30      2  1.0  INVX1_RVT      fifomem/g288/Y            
     48     397    52      2  1.3  NAND2X0_RVT    fifomem/g281__1617/Y      
     23     421    29      1  0.5  INVX0_RVT      fifomem/g280/Y            
     28     449    32      1  0.0  NAND2X0_RVT    fifomem/g272__2398/Y      
      0     449     -      1    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/CSB1 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 114: MET (195 ps) Setup Check with Pin fifomem/genblk1_5__U/CE2->CSB2
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_9_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_5__U/CSB2
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000          100     
                                              
             Setup:-     264                  
       Uncertainty:-      90                  
     Required Time:=     646                  
      Launch Clock:-     100                  
         Data Path:-     352                  
             Slack:=     195                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   150     52    -  (arrival)      rptr_empty/rbin_reg_9_/CLK 
    247     347    62     13  9.4  DFFARX2_RVT    rptr_empty/rbin_reg_9_/Q   
     55     402    45      1  0.7  NAND2X0_RVT    fifomem/g302__2346/Y       
     50     452    23      1  0.0  OR2X1_RVT      fifomem/g289__8246/Y       
      0     452     -      1    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/CSB2  
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 115: MET (200 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->CSB1
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_8_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_1__U/CSB1
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000          100     
                                              
             Setup:-     261                  
       Uncertainty:-      90                  
     Required Time:=     649                  
      Launch Clock:-     100                  
         Data Path:-     349                  
             Slack:=     200                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     100   150     52    -  (arrival)      wptr_full/wbin_reg_8_/CLK 
    180     280    75      4  4.8  DFFARX1_RVT    wptr_full/wbin_reg_8_/QN  
     45     324    47     12  8.4  INVX4_RVT      wptr_full/g8800/Y         
     25     349    30      2  1.0  INVX1_RVT      fifomem/g288/Y            
     48     397    52      2  1.3  NAND2X0_RVT    fifomem/g281__1617/Y      
     52     449    20      1  0.0  OR2X1_RVT      fifomem/g274__6260/Y      
      0     449     -      1    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/CSB1 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 116: MET (220 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->CSB1
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_7_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_3__U/CSB1
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000          100     
                                              
             Setup:-     261                  
       Uncertainty:-      90                  
     Required Time:=     649                  
      Launch Clock:-     100                  
         Data Path:-     329                  
             Slack:=     220                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     100   150     52    -  (arrival)      wptr_full/wbin_reg_7_/CLK 
    156     256    39      1  0.8  DFFARX1_RVT    wptr_full/wbin_reg_7_/QN  
     26     282    29      2  1.3  INVX1_RVT      wptr_full/fopt8822/Y      
     57     339    31     11  7.4  NBUFFX4_RVT    wptr_full/fopt8821/Y      
     42     381    40      1  0.7  NAND2X0_RVT    fifomem/g285__5122/Y      
     48     429    20      1  0.0  OR2X1_RVT      fifomem/g273__5107/Y      
      0     429     -      1    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/CSB1 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 117: MET (248 ps) Setup Check with Pin fifomem/genblk1_7__U/CE2->CSB2
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_9_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_7__U/CSB2
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000          100     
                                              
             Setup:-     274                  
       Uncertainty:-      90                  
     Required Time:=     636                  
      Launch Clock:-     100                  
         Data Path:-     288                  
             Slack:=     248                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   150     52    -  (arrival)      rptr_empty/rbin_reg_9_/CLK 
    247     347    62     13  9.4  DFFARX2_RVT    rptr_empty/rbin_reg_9_/Q   
     41     388    42      1  0.0  NAND3X0_RVT    fifomem/g296__6161/Y       
      0     388     -      1    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/CSB2  
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 118: MET (271 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->CSB1
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_7_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_7__U/CSB1
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000          100     
                                              
             Setup:-     269                  
       Uncertainty:-      90                  
     Required Time:=     641                  
      Launch Clock:-     100                  
         Data Path:-     270                  
             Slack:=     271                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     100   150     52    -  (arrival)      wptr_full/wbin_reg_7_/CLK 
    156     256    39      1  0.8  DFFARX1_RVT    wptr_full/wbin_reg_7_/QN  
     26     282    29      2  1.3  INVX1_RVT      wptr_full/fopt8822/Y      
     57     339    31     11  7.4  NBUFFX4_RVT    wptr_full/fopt8821/Y      
     31     370    30      1  0.0  NAND3X0_RVT    fifomem/g279__3680/Y      
      0     370     -      1    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/CSB1 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 119: MET (314 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->I1[0]
          Group: wclk
     Startpoint: (R) wdata_reg_0_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_7__U/I1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900          450     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000          550     
                                              
             Setup:-    -136                  
       Uncertainty:-      90                  
     Required Time:=    1046                  
      Launch Clock:-     550                  
         Data Path:-     182                  
             Slack:=     314                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     550    75      8    -  (arrival)      wdata_reg_0_/CLK           
    182     732    26      8  0.0  DFFARX1_RVT    wdata_reg_0_/Q             
      0     732     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/I1[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 120: MET (314 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->I1[1]
          Group: wclk
     Startpoint: (R) wdata_reg_1_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_7__U/I1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900          450     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000          550     
                                              
             Setup:-    -136                  
       Uncertainty:-      90                  
     Required Time:=    1046                  
      Launch Clock:-     550                  
         Data Path:-     182                  
             Slack:=     314                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     550    75      8    -  (arrival)      wdata_reg_1_/CLK           
    182     732    26      8  0.0  DFFARX1_RVT    wdata_reg_1_/Q             
      0     732     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/I1[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 121: MET (314 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->I1[2]
          Group: wclk
     Startpoint: (R) wdata_reg_2_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_7__U/I1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900          450     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000          550     
                                              
             Setup:-    -136                  
       Uncertainty:-      90                  
     Required Time:=    1046                  
      Launch Clock:-     550                  
         Data Path:-     182                  
             Slack:=     314                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     550    75      8    -  (arrival)      wdata_reg_2_/CLK           
    182     732    26      8  0.0  DFFARX1_RVT    wdata_reg_2_/Q             
      0     732     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/I1[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 122: MET (314 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->I1[3]
          Group: wclk
     Startpoint: (R) wdata_reg_3_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_7__U/I1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900          450     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000          550     
                                              
             Setup:-    -136                  
       Uncertainty:-      90                  
     Required Time:=    1046                  
      Launch Clock:-     550                  
         Data Path:-     182                  
             Slack:=     314                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     550    75      8    -  (arrival)      wdata_reg_3_/CLK           
    182     732    26      8  0.0  DFFARX1_RVT    wdata_reg_3_/Q             
      0     732     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/I1[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 123: MET (314 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->I1[4]
          Group: wclk
     Startpoint: (R) wdata_reg_4_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_7__U/I1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900          450     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000          550     
                                              
             Setup:-    -136                  
       Uncertainty:-      90                  
     Required Time:=    1046                  
      Launch Clock:-     550                  
         Data Path:-     182                  
             Slack:=     314                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     550    75      8    -  (arrival)      wdata_reg_4_/CLK           
    182     732    26      8  0.0  DFFARX1_RVT    wdata_reg_4_/Q             
      0     732     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/I1[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 124: MET (314 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->I1[5]
          Group: wclk
     Startpoint: (R) wdata_reg_5_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_7__U/I1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900          450     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000          550     
                                              
             Setup:-    -136                  
       Uncertainty:-      90                  
     Required Time:=    1046                  
      Launch Clock:-     550                  
         Data Path:-     182                  
             Slack:=     314                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     550    75      8    -  (arrival)      wdata_reg_5_/CLK           
    182     732    26      8  0.0  DFFARX1_RVT    wdata_reg_5_/Q             
      0     732     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/I1[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 125: MET (314 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->I1[6]
          Group: wclk
     Startpoint: (R) wdata_reg_6_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_7__U/I1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900          450     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000          550     
                                              
             Setup:-    -136                  
       Uncertainty:-      90                  
     Required Time:=    1046                  
      Launch Clock:-     550                  
         Data Path:-     182                  
             Slack:=     314                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     550    75      8    -  (arrival)      wdata_reg_6_/CLK           
    182     732    26      8  0.0  DFFARX1_RVT    wdata_reg_6_/Q             
      0     732     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/I1[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 126: MET (314 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->I1[7]
          Group: wclk
     Startpoint: (R) wdata_reg_7_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_7__U/I1[7]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900          450     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000          550     
                                              
             Setup:-    -136                  
       Uncertainty:-      90                  
     Required Time:=    1046                  
      Launch Clock:-     550                  
         Data Path:-     182                  
             Slack:=     314                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     550    75      8    -  (arrival)      wdata_reg_7_/CLK           
    182     732    26      8  0.0  DFFARX1_RVT    wdata_reg_7_/Q             
      0     732     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/I1[7] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 127: MET (314 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->I1[0]
          Group: wclk
     Startpoint: (R) wdata_reg_0_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_6__U/I1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900          450     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000          550     
                                              
             Setup:-    -136                  
       Uncertainty:-      90                  
     Required Time:=    1046                  
      Launch Clock:-     550                  
         Data Path:-     182                  
             Slack:=     314                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     550    75      8    -  (arrival)      wdata_reg_0_/CLK           
    182     732    26      8  0.0  DFFARX1_RVT    wdata_reg_0_/Q             
      0     732     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/I1[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 128: MET (314 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->I1[1]
          Group: wclk
     Startpoint: (R) wdata_reg_1_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_6__U/I1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900          450     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000          550     
                                              
             Setup:-    -136                  
       Uncertainty:-      90                  
     Required Time:=    1046                  
      Launch Clock:-     550                  
         Data Path:-     182                  
             Slack:=     314                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     550    75      8    -  (arrival)      wdata_reg_1_/CLK           
    182     732    26      8  0.0  DFFARX1_RVT    wdata_reg_1_/Q             
      0     732     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/I1[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 129: MET (314 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->I1[2]
          Group: wclk
     Startpoint: (R) wdata_reg_2_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_6__U/I1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900          450     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000          550     
                                              
             Setup:-    -136                  
       Uncertainty:-      90                  
     Required Time:=    1046                  
      Launch Clock:-     550                  
         Data Path:-     182                  
             Slack:=     314                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     550    75      8    -  (arrival)      wdata_reg_2_/CLK           
    182     732    26      8  0.0  DFFARX1_RVT    wdata_reg_2_/Q             
      0     732     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/I1[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 130: MET (314 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->I1[3]
          Group: wclk
     Startpoint: (R) wdata_reg_3_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_6__U/I1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900          450     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000          550     
                                              
             Setup:-    -136                  
       Uncertainty:-      90                  
     Required Time:=    1046                  
      Launch Clock:-     550                  
         Data Path:-     182                  
             Slack:=     314                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     550    75      8    -  (arrival)      wdata_reg_3_/CLK           
    182     732    26      8  0.0  DFFARX1_RVT    wdata_reg_3_/Q             
      0     732     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/I1[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 131: MET (314 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->I1[4]
          Group: wclk
     Startpoint: (R) wdata_reg_4_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_6__U/I1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900          450     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000          550     
                                              
             Setup:-    -136                  
       Uncertainty:-      90                  
     Required Time:=    1046                  
      Launch Clock:-     550                  
         Data Path:-     182                  
             Slack:=     314                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     550    75      8    -  (arrival)      wdata_reg_4_/CLK           
    182     732    26      8  0.0  DFFARX1_RVT    wdata_reg_4_/Q             
      0     732     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/I1[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 132: MET (314 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->I1[5]
          Group: wclk
     Startpoint: (R) wdata_reg_5_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_6__U/I1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900          450     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000          550     
                                              
             Setup:-    -136                  
       Uncertainty:-      90                  
     Required Time:=    1046                  
      Launch Clock:-     550                  
         Data Path:-     182                  
             Slack:=     314                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     550    75      8    -  (arrival)      wdata_reg_5_/CLK           
    182     732    26      8  0.0  DFFARX1_RVT    wdata_reg_5_/Q             
      0     732     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/I1[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 133: MET (314 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->I1[6]
          Group: wclk
     Startpoint: (R) wdata_reg_6_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_6__U/I1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900          450     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000          550     
                                              
             Setup:-    -136                  
       Uncertainty:-      90                  
     Required Time:=    1046                  
      Launch Clock:-     550                  
         Data Path:-     182                  
             Slack:=     314                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     550    75      8    -  (arrival)      wdata_reg_6_/CLK           
    182     732    26      8  0.0  DFFARX1_RVT    wdata_reg_6_/Q             
      0     732     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/I1[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 134: MET (314 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->I1[7]
          Group: wclk
     Startpoint: (R) wdata_reg_7_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_6__U/I1[7]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900          450     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000          550     
                                              
             Setup:-    -136                  
       Uncertainty:-      90                  
     Required Time:=    1046                  
      Launch Clock:-     550                  
         Data Path:-     182                  
             Slack:=     314                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     550    75      8    -  (arrival)      wdata_reg_7_/CLK           
    182     732    26      8  0.0  DFFARX1_RVT    wdata_reg_7_/Q             
      0     732     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/I1[7] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 135: MET (314 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->I1[0]
          Group: wclk
     Startpoint: (R) wdata_reg_0_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_5__U/I1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900          450     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000          550     
                                              
             Setup:-    -136                  
       Uncertainty:-      90                  
     Required Time:=    1046                  
      Launch Clock:-     550                  
         Data Path:-     182                  
             Slack:=     314                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     550    75      8    -  (arrival)      wdata_reg_0_/CLK           
    182     732    26      8  0.0  DFFARX1_RVT    wdata_reg_0_/Q             
      0     732     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/I1[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 136: MET (314 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->I1[1]
          Group: wclk
     Startpoint: (R) wdata_reg_1_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_5__U/I1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900          450     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000          550     
                                              
             Setup:-    -136                  
       Uncertainty:-      90                  
     Required Time:=    1046                  
      Launch Clock:-     550                  
         Data Path:-     182                  
             Slack:=     314                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     550    75      8    -  (arrival)      wdata_reg_1_/CLK           
    182     732    26      8  0.0  DFFARX1_RVT    wdata_reg_1_/Q             
      0     732     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/I1[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 137: MET (314 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->I1[2]
          Group: wclk
     Startpoint: (R) wdata_reg_2_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_5__U/I1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900          450     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000          550     
                                              
             Setup:-    -136                  
       Uncertainty:-      90                  
     Required Time:=    1046                  
      Launch Clock:-     550                  
         Data Path:-     182                  
             Slack:=     314                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     550    75      8    -  (arrival)      wdata_reg_2_/CLK           
    182     732    26      8  0.0  DFFARX1_RVT    wdata_reg_2_/Q             
      0     732     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/I1[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 138: MET (314 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->I1[3]
          Group: wclk
     Startpoint: (R) wdata_reg_3_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_5__U/I1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900          450     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000          550     
                                              
             Setup:-    -136                  
       Uncertainty:-      90                  
     Required Time:=    1046                  
      Launch Clock:-     550                  
         Data Path:-     182                  
             Slack:=     314                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     550    75      8    -  (arrival)      wdata_reg_3_/CLK           
    182     732    26      8  0.0  DFFARX1_RVT    wdata_reg_3_/Q             
      0     732     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/I1[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 139: MET (314 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->I1[4]
          Group: wclk
     Startpoint: (R) wdata_reg_4_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_5__U/I1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900          450     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000          550     
                                              
             Setup:-    -136                  
       Uncertainty:-      90                  
     Required Time:=    1046                  
      Launch Clock:-     550                  
         Data Path:-     182                  
             Slack:=     314                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     550    75      8    -  (arrival)      wdata_reg_4_/CLK           
    182     732    26      8  0.0  DFFARX1_RVT    wdata_reg_4_/Q             
      0     732     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/I1[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 140: MET (314 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->I1[5]
          Group: wclk
     Startpoint: (R) wdata_reg_5_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_5__U/I1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900          450     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000          550     
                                              
             Setup:-    -136                  
       Uncertainty:-      90                  
     Required Time:=    1046                  
      Launch Clock:-     550                  
         Data Path:-     182                  
             Slack:=     314                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     550    75      8    -  (arrival)      wdata_reg_5_/CLK           
    182     732    26      8  0.0  DFFARX1_RVT    wdata_reg_5_/Q             
      0     732     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/I1[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 141: MET (314 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->I1[6]
          Group: wclk
     Startpoint: (R) wdata_reg_6_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_5__U/I1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900          450     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000          550     
                                              
             Setup:-    -136                  
       Uncertainty:-      90                  
     Required Time:=    1046                  
      Launch Clock:-     550                  
         Data Path:-     182                  
             Slack:=     314                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     550    75      8    -  (arrival)      wdata_reg_6_/CLK           
    182     732    26      8  0.0  DFFARX1_RVT    wdata_reg_6_/Q             
      0     732     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/I1[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 142: MET (314 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->I1[7]
          Group: wclk
     Startpoint: (R) wdata_reg_7_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_5__U/I1[7]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900          450     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000          550     
                                              
             Setup:-    -136                  
       Uncertainty:-      90                  
     Required Time:=    1046                  
      Launch Clock:-     550                  
         Data Path:-     182                  
             Slack:=     314                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     550    75      8    -  (arrival)      wdata_reg_7_/CLK           
    182     732    26      8  0.0  DFFARX1_RVT    wdata_reg_7_/Q             
      0     732     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/I1[7] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 143: MET (314 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->I1[0]
          Group: wclk
     Startpoint: (R) wdata_reg_0_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_4__U/I1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900          450     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000          550     
                                              
             Setup:-    -136                  
       Uncertainty:-      90                  
     Required Time:=    1046                  
      Launch Clock:-     550                  
         Data Path:-     182                  
             Slack:=     314                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     550    75      8    -  (arrival)      wdata_reg_0_/CLK           
    182     732    26      8  0.0  DFFARX1_RVT    wdata_reg_0_/Q             
      0     732     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/I1[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 144: MET (314 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->I1[1]
          Group: wclk
     Startpoint: (R) wdata_reg_1_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_4__U/I1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900          450     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000          550     
                                              
             Setup:-    -136                  
       Uncertainty:-      90                  
     Required Time:=    1046                  
      Launch Clock:-     550                  
         Data Path:-     182                  
             Slack:=     314                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     550    75      8    -  (arrival)      wdata_reg_1_/CLK           
    182     732    26      8  0.0  DFFARX1_RVT    wdata_reg_1_/Q             
      0     732     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/I1[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 145: MET (314 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->I1[2]
          Group: wclk
     Startpoint: (R) wdata_reg_2_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_4__U/I1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900          450     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000          550     
                                              
             Setup:-    -136                  
       Uncertainty:-      90                  
     Required Time:=    1046                  
      Launch Clock:-     550                  
         Data Path:-     182                  
             Slack:=     314                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     550    75      8    -  (arrival)      wdata_reg_2_/CLK           
    182     732    26      8  0.0  DFFARX1_RVT    wdata_reg_2_/Q             
      0     732     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/I1[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 146: MET (314 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->I1[3]
          Group: wclk
     Startpoint: (R) wdata_reg_3_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_4__U/I1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900          450     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000          550     
                                              
             Setup:-    -136                  
       Uncertainty:-      90                  
     Required Time:=    1046                  
      Launch Clock:-     550                  
         Data Path:-     182                  
             Slack:=     314                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     550    75      8    -  (arrival)      wdata_reg_3_/CLK           
    182     732    26      8  0.0  DFFARX1_RVT    wdata_reg_3_/Q             
      0     732     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/I1[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 147: MET (314 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->I1[4]
          Group: wclk
     Startpoint: (R) wdata_reg_4_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_4__U/I1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900          450     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000          550     
                                              
             Setup:-    -136                  
       Uncertainty:-      90                  
     Required Time:=    1046                  
      Launch Clock:-     550                  
         Data Path:-     182                  
             Slack:=     314                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     550    75      8    -  (arrival)      wdata_reg_4_/CLK           
    182     732    26      8  0.0  DFFARX1_RVT    wdata_reg_4_/Q             
      0     732     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/I1[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 148: MET (314 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->I1[5]
          Group: wclk
     Startpoint: (R) wdata_reg_5_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_4__U/I1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900          450     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000          550     
                                              
             Setup:-    -136                  
       Uncertainty:-      90                  
     Required Time:=    1046                  
      Launch Clock:-     550                  
         Data Path:-     182                  
             Slack:=     314                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     550    75      8    -  (arrival)      wdata_reg_5_/CLK           
    182     732    26      8  0.0  DFFARX1_RVT    wdata_reg_5_/Q             
      0     732     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/I1[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 149: MET (314 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->I1[6]
          Group: wclk
     Startpoint: (R) wdata_reg_6_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_4__U/I1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900          450     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000          550     
                                              
             Setup:-    -136                  
       Uncertainty:-      90                  
     Required Time:=    1046                  
      Launch Clock:-     550                  
         Data Path:-     182                  
             Slack:=     314                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     550    75      8    -  (arrival)      wdata_reg_6_/CLK           
    182     732    26      8  0.0  DFFARX1_RVT    wdata_reg_6_/Q             
      0     732     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/I1[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 150: MET (314 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->I1[7]
          Group: wclk
     Startpoint: (R) wdata_reg_7_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_4__U/I1[7]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900          450     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000          550     
                                              
             Setup:-    -136                  
       Uncertainty:-      90                  
     Required Time:=    1046                  
      Launch Clock:-     550                  
         Data Path:-     182                  
             Slack:=     314                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     550    75      8    -  (arrival)      wdata_reg_7_/CLK           
    182     732    26      8  0.0  DFFARX1_RVT    wdata_reg_7_/Q             
      0     732     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/I1[7] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 151: MET (314 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->I1[0]
          Group: wclk
     Startpoint: (R) wdata_reg_0_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_3__U/I1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900          450     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000          550     
                                              
             Setup:-    -136                  
       Uncertainty:-      90                  
     Required Time:=    1046                  
      Launch Clock:-     550                  
         Data Path:-     182                  
             Slack:=     314                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     550    75      8    -  (arrival)      wdata_reg_0_/CLK           
    182     732    26      8  0.0  DFFARX1_RVT    wdata_reg_0_/Q             
      0     732     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/I1[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 152: MET (314 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->I1[1]
          Group: wclk
     Startpoint: (R) wdata_reg_1_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_3__U/I1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900          450     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000          550     
                                              
             Setup:-    -136                  
       Uncertainty:-      90                  
     Required Time:=    1046                  
      Launch Clock:-     550                  
         Data Path:-     182                  
             Slack:=     314                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     550    75      8    -  (arrival)      wdata_reg_1_/CLK           
    182     732    26      8  0.0  DFFARX1_RVT    wdata_reg_1_/Q             
      0     732     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/I1[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 153: MET (314 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->I1[2]
          Group: wclk
     Startpoint: (R) wdata_reg_2_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_3__U/I1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900          450     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000          550     
                                              
             Setup:-    -136                  
       Uncertainty:-      90                  
     Required Time:=    1046                  
      Launch Clock:-     550                  
         Data Path:-     182                  
             Slack:=     314                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     550    75      8    -  (arrival)      wdata_reg_2_/CLK           
    182     732    26      8  0.0  DFFARX1_RVT    wdata_reg_2_/Q             
      0     732     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/I1[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 154: MET (314 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->I1[3]
          Group: wclk
     Startpoint: (R) wdata_reg_3_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_3__U/I1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900          450     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000          550     
                                              
             Setup:-    -136                  
       Uncertainty:-      90                  
     Required Time:=    1046                  
      Launch Clock:-     550                  
         Data Path:-     182                  
             Slack:=     314                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     550    75      8    -  (arrival)      wdata_reg_3_/CLK           
    182     732    26      8  0.0  DFFARX1_RVT    wdata_reg_3_/Q             
      0     732     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/I1[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 155: MET (314 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->I1[4]
          Group: wclk
     Startpoint: (R) wdata_reg_4_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_3__U/I1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900          450     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000          550     
                                              
             Setup:-    -136                  
       Uncertainty:-      90                  
     Required Time:=    1046                  
      Launch Clock:-     550                  
         Data Path:-     182                  
             Slack:=     314                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     550    75      8    -  (arrival)      wdata_reg_4_/CLK           
    182     732    26      8  0.0  DFFARX1_RVT    wdata_reg_4_/Q             
      0     732     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/I1[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 156: MET (314 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->I1[5]
          Group: wclk
     Startpoint: (R) wdata_reg_5_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_3__U/I1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900          450     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000          550     
                                              
             Setup:-    -136                  
       Uncertainty:-      90                  
     Required Time:=    1046                  
      Launch Clock:-     550                  
         Data Path:-     182                  
             Slack:=     314                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     550    75      8    -  (arrival)      wdata_reg_5_/CLK           
    182     732    26      8  0.0  DFFARX1_RVT    wdata_reg_5_/Q             
      0     732     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/I1[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 157: MET (314 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->I1[6]
          Group: wclk
     Startpoint: (R) wdata_reg_6_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_3__U/I1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900          450     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000          550     
                                              
             Setup:-    -136                  
       Uncertainty:-      90                  
     Required Time:=    1046                  
      Launch Clock:-     550                  
         Data Path:-     182                  
             Slack:=     314                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     550    75      8    -  (arrival)      wdata_reg_6_/CLK           
    182     732    26      8  0.0  DFFARX1_RVT    wdata_reg_6_/Q             
      0     732     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/I1[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 158: MET (314 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->I1[7]
          Group: wclk
     Startpoint: (R) wdata_reg_7_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_3__U/I1[7]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900          450     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000          550     
                                              
             Setup:-    -136                  
       Uncertainty:-      90                  
     Required Time:=    1046                  
      Launch Clock:-     550                  
         Data Path:-     182                  
             Slack:=     314                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     550    75      8    -  (arrival)      wdata_reg_7_/CLK           
    182     732    26      8  0.0  DFFARX1_RVT    wdata_reg_7_/Q             
      0     732     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/I1[7] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 159: MET (314 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->I1[0]
          Group: wclk
     Startpoint: (R) wdata_reg_0_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_2__U/I1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900          450     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000          550     
                                              
             Setup:-    -136                  
       Uncertainty:-      90                  
     Required Time:=    1046                  
      Launch Clock:-     550                  
         Data Path:-     182                  
             Slack:=     314                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     550    75      8    -  (arrival)      wdata_reg_0_/CLK           
    182     732    26      8  0.0  DFFARX1_RVT    wdata_reg_0_/Q             
      0     732     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/I1[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 160: MET (314 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->I1[1]
          Group: wclk
     Startpoint: (R) wdata_reg_1_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_2__U/I1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900          450     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000          550     
                                              
             Setup:-    -136                  
       Uncertainty:-      90                  
     Required Time:=    1046                  
      Launch Clock:-     550                  
         Data Path:-     182                  
             Slack:=     314                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     550    75      8    -  (arrival)      wdata_reg_1_/CLK           
    182     732    26      8  0.0  DFFARX1_RVT    wdata_reg_1_/Q             
      0     732     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/I1[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 161: MET (314 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->I1[2]
          Group: wclk
     Startpoint: (R) wdata_reg_2_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_2__U/I1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900          450     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000          550     
                                              
             Setup:-    -136                  
       Uncertainty:-      90                  
     Required Time:=    1046                  
      Launch Clock:-     550                  
         Data Path:-     182                  
             Slack:=     314                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     550    75      8    -  (arrival)      wdata_reg_2_/CLK           
    182     732    26      8  0.0  DFFARX1_RVT    wdata_reg_2_/Q             
      0     732     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/I1[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 162: MET (314 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->I1[3]
          Group: wclk
     Startpoint: (R) wdata_reg_3_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_2__U/I1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900          450     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000          550     
                                              
             Setup:-    -136                  
       Uncertainty:-      90                  
     Required Time:=    1046                  
      Launch Clock:-     550                  
         Data Path:-     182                  
             Slack:=     314                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     550    75      8    -  (arrival)      wdata_reg_3_/CLK           
    182     732    26      8  0.0  DFFARX1_RVT    wdata_reg_3_/Q             
      0     732     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/I1[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 163: MET (314 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->I1[4]
          Group: wclk
     Startpoint: (R) wdata_reg_4_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_2__U/I1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900          450     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000          550     
                                              
             Setup:-    -136                  
       Uncertainty:-      90                  
     Required Time:=    1046                  
      Launch Clock:-     550                  
         Data Path:-     182                  
             Slack:=     314                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     550    75      8    -  (arrival)      wdata_reg_4_/CLK           
    182     732    26      8  0.0  DFFARX1_RVT    wdata_reg_4_/Q             
      0     732     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/I1[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 164: MET (314 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->I1[5]
          Group: wclk
     Startpoint: (R) wdata_reg_5_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_2__U/I1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900          450     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000          550     
                                              
             Setup:-    -136                  
       Uncertainty:-      90                  
     Required Time:=    1046                  
      Launch Clock:-     550                  
         Data Path:-     182                  
             Slack:=     314                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     550    75      8    -  (arrival)      wdata_reg_5_/CLK           
    182     732    26      8  0.0  DFFARX1_RVT    wdata_reg_5_/Q             
      0     732     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/I1[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 165: MET (314 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->I1[6]
          Group: wclk
     Startpoint: (R) wdata_reg_6_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_2__U/I1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900          450     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000          550     
                                              
             Setup:-    -136                  
       Uncertainty:-      90                  
     Required Time:=    1046                  
      Launch Clock:-     550                  
         Data Path:-     182                  
             Slack:=     314                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     550    75      8    -  (arrival)      wdata_reg_6_/CLK           
    182     732    26      8  0.0  DFFARX1_RVT    wdata_reg_6_/Q             
      0     732     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/I1[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 166: MET (314 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->I1[7]
          Group: wclk
     Startpoint: (R) wdata_reg_7_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_2__U/I1[7]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900          450     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000          550     
                                              
             Setup:-    -136                  
       Uncertainty:-      90                  
     Required Time:=    1046                  
      Launch Clock:-     550                  
         Data Path:-     182                  
             Slack:=     314                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     550    75      8    -  (arrival)      wdata_reg_7_/CLK           
    182     732    26      8  0.0  DFFARX1_RVT    wdata_reg_7_/Q             
      0     732     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/I1[7] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 167: MET (314 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->I1[0]
          Group: wclk
     Startpoint: (R) wdata_reg_0_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_1__U/I1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900          450     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000          550     
                                              
             Setup:-    -136                  
       Uncertainty:-      90                  
     Required Time:=    1046                  
      Launch Clock:-     550                  
         Data Path:-     182                  
             Slack:=     314                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     550    75      8    -  (arrival)      wdata_reg_0_/CLK           
    182     732    26      8  0.0  DFFARX1_RVT    wdata_reg_0_/Q             
      0     732     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/I1[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 168: MET (314 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->I1[1]
          Group: wclk
     Startpoint: (R) wdata_reg_1_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_1__U/I1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900          450     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000          550     
                                              
             Setup:-    -136                  
       Uncertainty:-      90                  
     Required Time:=    1046                  
      Launch Clock:-     550                  
         Data Path:-     182                  
             Slack:=     314                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     550    75      8    -  (arrival)      wdata_reg_1_/CLK           
    182     732    26      8  0.0  DFFARX1_RVT    wdata_reg_1_/Q             
      0     732     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/I1[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 169: MET (314 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->I1[2]
          Group: wclk
     Startpoint: (R) wdata_reg_2_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_1__U/I1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900          450     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000          550     
                                              
             Setup:-    -136                  
       Uncertainty:-      90                  
     Required Time:=    1046                  
      Launch Clock:-     550                  
         Data Path:-     182                  
             Slack:=     314                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     550    75      8    -  (arrival)      wdata_reg_2_/CLK           
    182     732    26      8  0.0  DFFARX1_RVT    wdata_reg_2_/Q             
      0     732     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/I1[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 170: MET (314 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->I1[3]
          Group: wclk
     Startpoint: (R) wdata_reg_3_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_1__U/I1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900          450     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000          550     
                                              
             Setup:-    -136                  
       Uncertainty:-      90                  
     Required Time:=    1046                  
      Launch Clock:-     550                  
         Data Path:-     182                  
             Slack:=     314                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     550    75      8    -  (arrival)      wdata_reg_3_/CLK           
    182     732    26      8  0.0  DFFARX1_RVT    wdata_reg_3_/Q             
      0     732     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/I1[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 171: MET (314 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->I1[4]
          Group: wclk
     Startpoint: (R) wdata_reg_4_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_1__U/I1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900          450     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000          550     
                                              
             Setup:-    -136                  
       Uncertainty:-      90                  
     Required Time:=    1046                  
      Launch Clock:-     550                  
         Data Path:-     182                  
             Slack:=     314                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     550    75      8    -  (arrival)      wdata_reg_4_/CLK           
    182     732    26      8  0.0  DFFARX1_RVT    wdata_reg_4_/Q             
      0     732     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/I1[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 172: MET (314 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->I1[5]
          Group: wclk
     Startpoint: (R) wdata_reg_5_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_1__U/I1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900          450     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000          550     
                                              
             Setup:-    -136                  
       Uncertainty:-      90                  
     Required Time:=    1046                  
      Launch Clock:-     550                  
         Data Path:-     182                  
             Slack:=     314                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     550    75      8    -  (arrival)      wdata_reg_5_/CLK           
    182     732    26      8  0.0  DFFARX1_RVT    wdata_reg_5_/Q             
      0     732     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/I1[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 173: MET (314 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->I1[6]
          Group: wclk
     Startpoint: (R) wdata_reg_6_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_1__U/I1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900          450     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000          550     
                                              
             Setup:-    -136                  
       Uncertainty:-      90                  
     Required Time:=    1046                  
      Launch Clock:-     550                  
         Data Path:-     182                  
             Slack:=     314                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     550    75      8    -  (arrival)      wdata_reg_6_/CLK           
    182     732    26      8  0.0  DFFARX1_RVT    wdata_reg_6_/Q             
      0     732     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/I1[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 174: MET (314 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->I1[7]
          Group: wclk
     Startpoint: (R) wdata_reg_7_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_1__U/I1[7]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900          450     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000          550     
                                              
             Setup:-    -136                  
       Uncertainty:-      90                  
     Required Time:=    1046                  
      Launch Clock:-     550                  
         Data Path:-     182                  
             Slack:=     314                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     550    75      8    -  (arrival)      wdata_reg_7_/CLK           
    182     732    26      8  0.0  DFFARX1_RVT    wdata_reg_7_/Q             
      0     732     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/I1[7] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 175: MET (314 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->I1[0]
          Group: wclk
     Startpoint: (R) wdata_reg_0_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_0__U/I1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900          450     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000          550     
                                              
             Setup:-    -136                  
       Uncertainty:-      90                  
     Required Time:=    1046                  
      Launch Clock:-     550                  
         Data Path:-     182                  
             Slack:=     314                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     550    75      8    -  (arrival)      wdata_reg_0_/CLK           
    182     732    26      8  0.0  DFFARX1_RVT    wdata_reg_0_/Q             
      0     732     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/I1[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 176: MET (314 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->I1[1]
          Group: wclk
     Startpoint: (R) wdata_reg_1_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_0__U/I1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900          450     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000          550     
                                              
             Setup:-    -136                  
       Uncertainty:-      90                  
     Required Time:=    1046                  
      Launch Clock:-     550                  
         Data Path:-     182                  
             Slack:=     314                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     550    75      8    -  (arrival)      wdata_reg_1_/CLK           
    182     732    26      8  0.0  DFFARX1_RVT    wdata_reg_1_/Q             
      0     732     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/I1[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 177: MET (314 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->I1[2]
          Group: wclk
     Startpoint: (R) wdata_reg_2_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_0__U/I1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900          450     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000          550     
                                              
             Setup:-    -136                  
       Uncertainty:-      90                  
     Required Time:=    1046                  
      Launch Clock:-     550                  
         Data Path:-     182                  
             Slack:=     314                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     550    75      8    -  (arrival)      wdata_reg_2_/CLK           
    182     732    26      8  0.0  DFFARX1_RVT    wdata_reg_2_/Q             
      0     732     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/I1[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 178: MET (314 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->I1[3]
          Group: wclk
     Startpoint: (R) wdata_reg_3_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_0__U/I1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900          450     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000          550     
                                              
             Setup:-    -136                  
       Uncertainty:-      90                  
     Required Time:=    1046                  
      Launch Clock:-     550                  
         Data Path:-     182                  
             Slack:=     314                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     550    75      8    -  (arrival)      wdata_reg_3_/CLK           
    182     732    26      8  0.0  DFFARX1_RVT    wdata_reg_3_/Q             
      0     732     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/I1[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 179: MET (314 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->I1[4]
          Group: wclk
     Startpoint: (R) wdata_reg_4_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_0__U/I1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900          450     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000          550     
                                              
             Setup:-    -136                  
       Uncertainty:-      90                  
     Required Time:=    1046                  
      Launch Clock:-     550                  
         Data Path:-     182                  
             Slack:=     314                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     550    75      8    -  (arrival)      wdata_reg_4_/CLK           
    182     732    26      8  0.0  DFFARX1_RVT    wdata_reg_4_/Q             
      0     732     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/I1[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 180: MET (314 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->I1[5]
          Group: wclk
     Startpoint: (R) wdata_reg_5_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_0__U/I1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900          450     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000          550     
                                              
             Setup:-    -136                  
       Uncertainty:-      90                  
     Required Time:=    1046                  
      Launch Clock:-     550                  
         Data Path:-     182                  
             Slack:=     314                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     550    75      8    -  (arrival)      wdata_reg_5_/CLK           
    182     732    26      8  0.0  DFFARX1_RVT    wdata_reg_5_/Q             
      0     732     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/I1[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 181: MET (314 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->I1[6]
          Group: wclk
     Startpoint: (R) wdata_reg_6_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_0__U/I1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900          450     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000          550     
                                              
             Setup:-    -136                  
       Uncertainty:-      90                  
     Required Time:=    1046                  
      Launch Clock:-     550                  
         Data Path:-     182                  
             Slack:=     314                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     550    75      8    -  (arrival)      wdata_reg_6_/CLK           
    182     732    26      8  0.0  DFFARX1_RVT    wdata_reg_6_/Q             
      0     732     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/I1[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 182: MET (314 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->I1[7]
          Group: wclk
     Startpoint: (R) wdata_reg_7_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_0__U/I1[7]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900          450     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000          550     
                                              
             Setup:-    -136                  
       Uncertainty:-      90                  
     Required Time:=    1046                  
      Launch Clock:-     550                  
         Data Path:-     182                  
             Slack:=     314                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     550    75      8    -  (arrival)      wdata_reg_7_/CLK           
    182     732    26      8  0.0  DFFARX1_RVT    wdata_reg_7_/Q             
      0     732     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/I1[7] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 183: MET (554 ps) Setup Check with Pin sync_w2r/rq2_wptr_reg_4_/CLK->D
          Group: rclk
     Startpoint: (R) sync_w2r/rq1_wptr_reg_4_/CLK
          Clock: (R) rclk
       Endpoint: (R) sync_w2r/rq2_wptr_reg_4_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000          100     
                                              
             Setup:-      53                  
       Uncertainty:-      90                  
     Required Time:=     857                  
      Launch Clock:-     100                  
         Data Path:-     203                  
             Slack:=     554                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     100   150     52    -  (arrival)   sync_w2r/rq1_wptr_reg_4_/CLK 
    203     303    30      1  0.5  DFFARX1_RVT sync_w2r/rq1_wptr_reg_4_/Q   
      0     303     -      1    -  DFFARX1_RVT sync_w2r/rq2_wptr_reg_4_/D   
#---------------------------------------------------------------------------



Path 184: MET (554 ps) Setup Check with Pin sync_w2r/rq2_wptr_reg_5_/CLK->D
          Group: rclk
     Startpoint: (R) sync_w2r/rq1_wptr_reg_5_/CLK
          Clock: (R) rclk
       Endpoint: (R) sync_w2r/rq2_wptr_reg_5_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000          100     
                                              
             Setup:-      53                  
       Uncertainty:-      90                  
     Required Time:=     857                  
      Launch Clock:-     100                  
         Data Path:-     203                  
             Slack:=     554                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     100   150     52    -  (arrival)   sync_w2r/rq1_wptr_reg_5_/CLK 
    203     303    30      1  0.5  DFFARX1_RVT sync_w2r/rq1_wptr_reg_5_/Q   
      0     303     -      1    -  DFFARX1_RVT sync_w2r/rq2_wptr_reg_5_/D   
#---------------------------------------------------------------------------



Path 185: MET (554 ps) Setup Check with Pin sync_w2r/rq2_wptr_reg_8_/CLK->D
          Group: rclk
     Startpoint: (R) sync_w2r/rq1_wptr_reg_8_/CLK
          Clock: (R) rclk
       Endpoint: (R) sync_w2r/rq2_wptr_reg_8_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000          100     
                                              
             Setup:-      53                  
       Uncertainty:-      90                  
     Required Time:=     857                  
      Launch Clock:-     100                  
         Data Path:-     203                  
             Slack:=     554                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     100   150     52    -  (arrival)   sync_w2r/rq1_wptr_reg_8_/CLK 
    203     303    30      1  0.5  DFFARX1_RVT sync_w2r/rq1_wptr_reg_8_/Q   
      0     303     -      1    -  DFFARX1_RVT sync_w2r/rq2_wptr_reg_8_/D   
#---------------------------------------------------------------------------



Path 186: MET (554 ps) Setup Check with Pin sync_w2r/rq2_wptr_reg_0_/CLK->D
          Group: rclk
     Startpoint: (R) sync_w2r/rq1_wptr_reg_0_/CLK
          Clock: (R) rclk
       Endpoint: (R) sync_w2r/rq2_wptr_reg_0_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000          100     
                                              
             Setup:-      53                  
       Uncertainty:-      90                  
     Required Time:=     857                  
      Launch Clock:-     100                  
         Data Path:-     203                  
             Slack:=     554                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     100   150     52    -  (arrival)   sync_w2r/rq1_wptr_reg_0_/CLK 
    203     303    30      1  0.5  DFFARX1_RVT sync_w2r/rq1_wptr_reg_0_/Q   
      0     303     -      1    -  DFFARX1_RVT sync_w2r/rq2_wptr_reg_0_/D   
#---------------------------------------------------------------------------



Path 187: MET (554 ps) Setup Check with Pin sync_w2r/rq2_wptr_reg_1_/CLK->D
          Group: rclk
     Startpoint: (R) sync_w2r/rq1_wptr_reg_1_/CLK
          Clock: (R) rclk
       Endpoint: (R) sync_w2r/rq2_wptr_reg_1_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000          100     
                                              
             Setup:-      53                  
       Uncertainty:-      90                  
     Required Time:=     857                  
      Launch Clock:-     100                  
         Data Path:-     203                  
             Slack:=     554                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     100   150     52    -  (arrival)   sync_w2r/rq1_wptr_reg_1_/CLK 
    203     303    30      1  0.5  DFFARX1_RVT sync_w2r/rq1_wptr_reg_1_/Q   
      0     303     -      1    -  DFFARX1_RVT sync_w2r/rq2_wptr_reg_1_/D   
#---------------------------------------------------------------------------



Path 188: MET (554 ps) Setup Check with Pin sync_w2r/rq2_wptr_reg_6_/CLK->D
          Group: rclk
     Startpoint: (R) sync_w2r/rq1_wptr_reg_6_/CLK
          Clock: (R) rclk
       Endpoint: (R) sync_w2r/rq2_wptr_reg_6_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000          100     
                                              
             Setup:-      53                  
       Uncertainty:-      90                  
     Required Time:=     857                  
      Launch Clock:-     100                  
         Data Path:-     203                  
             Slack:=     554                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     100   150     52    -  (arrival)   sync_w2r/rq1_wptr_reg_6_/CLK 
    203     303    30      1  0.5  DFFARX1_RVT sync_w2r/rq1_wptr_reg_6_/Q   
      0     303     -      1    -  DFFARX1_RVT sync_w2r/rq2_wptr_reg_6_/D   
#---------------------------------------------------------------------------



Path 189: MET (554 ps) Setup Check with Pin sync_w2r/rq2_wptr_reg_2_/CLK->D
          Group: rclk
     Startpoint: (R) sync_w2r/rq1_wptr_reg_2_/CLK
          Clock: (R) rclk
       Endpoint: (R) sync_w2r/rq2_wptr_reg_2_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000          100     
                                              
             Setup:-      53                  
       Uncertainty:-      90                  
     Required Time:=     857                  
      Launch Clock:-     100                  
         Data Path:-     203                  
             Slack:=     554                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     100   150     52    -  (arrival)   sync_w2r/rq1_wptr_reg_2_/CLK 
    203     303    30      1  0.5  DFFARX1_RVT sync_w2r/rq1_wptr_reg_2_/Q   
      0     303     -      1    -  DFFARX1_RVT sync_w2r/rq2_wptr_reg_2_/D   
#---------------------------------------------------------------------------



Path 190: MET (554 ps) Setup Check with Pin sync_w2r/rq2_wptr_reg_3_/CLK->D
          Group: rclk
     Startpoint: (R) sync_w2r/rq1_wptr_reg_3_/CLK
          Clock: (R) rclk
       Endpoint: (R) sync_w2r/rq2_wptr_reg_3_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000          100     
                                              
             Setup:-      53                  
       Uncertainty:-      90                  
     Required Time:=     857                  
      Launch Clock:-     100                  
         Data Path:-     203                  
             Slack:=     554                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     100   150     52    -  (arrival)   sync_w2r/rq1_wptr_reg_3_/CLK 
    203     303    30      1  0.5  DFFARX1_RVT sync_w2r/rq1_wptr_reg_3_/Q   
      0     303     -      1    -  DFFARX1_RVT sync_w2r/rq2_wptr_reg_3_/D   
#---------------------------------------------------------------------------



Path 191: MET (554 ps) Setup Check with Pin sync_w2r/rq2_wptr_reg_10_/CLK->D
          Group: rclk
     Startpoint: (R) sync_w2r/rq1_wptr_reg_10_/CLK
          Clock: (R) rclk
       Endpoint: (R) sync_w2r/rq2_wptr_reg_10_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000          100     
                                              
             Setup:-      53                  
       Uncertainty:-      90                  
     Required Time:=     857                  
      Launch Clock:-     100                  
         Data Path:-     203                  
             Slack:=     554                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell              Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   150     52    -  (arrival)   sync_w2r/rq1_wptr_reg_10_/CLK 
    203     303    30      1  0.5  DFFARX1_RVT sync_w2r/rq1_wptr_reg_10_/Q   
      0     303     -      1    -  DFFARX1_RVT sync_w2r/rq2_wptr_reg_10_/D   
#----------------------------------------------------------------------------



Path 192: MET (554 ps) Setup Check with Pin sync_w2r/rq2_wptr_reg_9_/CLK->D
          Group: rclk
     Startpoint: (R) sync_w2r/rq1_wptr_reg_9_/CLK
          Clock: (R) rclk
       Endpoint: (R) sync_w2r/rq2_wptr_reg_9_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000          100     
                                              
             Setup:-      53                  
       Uncertainty:-      90                  
     Required Time:=     857                  
      Launch Clock:-     100                  
         Data Path:-     203                  
             Slack:=     554                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     100   150     52    -  (arrival)   sync_w2r/rq1_wptr_reg_9_/CLK 
    203     303    30      1  0.5  DFFARX1_RVT sync_w2r/rq1_wptr_reg_9_/Q   
      0     303     -      1    -  DFFARX1_RVT sync_w2r/rq2_wptr_reg_9_/D   
#---------------------------------------------------------------------------



Path 193: MET (554 ps) Setup Check with Pin sync_w2r/rq2_wptr_reg_7_/CLK->D
          Group: rclk
     Startpoint: (R) sync_w2r/rq1_wptr_reg_7_/CLK
          Clock: (R) rclk
       Endpoint: (R) sync_w2r/rq2_wptr_reg_7_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000          100     
                                              
             Setup:-      53                  
       Uncertainty:-      90                  
     Required Time:=     857                  
      Launch Clock:-     100                  
         Data Path:-     203                  
             Slack:=     554                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     100   150     52    -  (arrival)   sync_w2r/rq1_wptr_reg_7_/CLK 
    203     303    30      1  0.5  DFFARX1_RVT sync_w2r/rq1_wptr_reg_7_/Q   
      0     303     -      1    -  DFFARX1_RVT sync_w2r/rq2_wptr_reg_7_/D   
#---------------------------------------------------------------------------



Path 194: MET (554 ps) Setup Check with Pin sync_r2w/wq2_rptr_reg_4_/CLK->D
          Group: wclk
     Startpoint: (R) sync_r2w/wq1_rptr_reg_4_/CLK
          Clock: (R) wclk
       Endpoint: (R) sync_r2w/wq2_rptr_reg_4_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000          100     
                                              
             Setup:-      53                  
       Uncertainty:-      90                  
     Required Time:=     857                  
      Launch Clock:-     100                  
         Data Path:-     203                  
             Slack:=     554                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     100   150     52    -  (arrival)   sync_r2w/wq1_rptr_reg_4_/CLK 
    203     303    30      1  0.5  DFFARX1_RVT sync_r2w/wq1_rptr_reg_4_/Q   
      0     303     -      1    -  DFFARX1_RVT sync_r2w/wq2_rptr_reg_4_/D   
#---------------------------------------------------------------------------



Path 195: MET (554 ps) Setup Check with Pin sync_r2w/wq2_rptr_reg_5_/CLK->D
          Group: wclk
     Startpoint: (R) sync_r2w/wq1_rptr_reg_5_/CLK
          Clock: (R) wclk
       Endpoint: (R) sync_r2w/wq2_rptr_reg_5_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000          100     
                                              
             Setup:-      53                  
       Uncertainty:-      90                  
     Required Time:=     857                  
      Launch Clock:-     100                  
         Data Path:-     203                  
             Slack:=     554                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     100   150     52    -  (arrival)   sync_r2w/wq1_rptr_reg_5_/CLK 
    203     303    30      1  0.5  DFFARX1_RVT sync_r2w/wq1_rptr_reg_5_/Q   
      0     303     -      1    -  DFFARX1_RVT sync_r2w/wq2_rptr_reg_5_/D   
#---------------------------------------------------------------------------



Path 196: MET (554 ps) Setup Check with Pin sync_r2w/wq2_rptr_reg_8_/CLK->D
          Group: wclk
     Startpoint: (R) sync_r2w/wq1_rptr_reg_8_/CLK
          Clock: (R) wclk
       Endpoint: (R) sync_r2w/wq2_rptr_reg_8_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000          100     
                                              
             Setup:-      53                  
       Uncertainty:-      90                  
     Required Time:=     857                  
      Launch Clock:-     100                  
         Data Path:-     203                  
             Slack:=     554                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     100   150     52    -  (arrival)   sync_r2w/wq1_rptr_reg_8_/CLK 
    203     303    30      1  0.5  DFFARX1_RVT sync_r2w/wq1_rptr_reg_8_/Q   
      0     303     -      1    -  DFFARX1_RVT sync_r2w/wq2_rptr_reg_8_/D   
#---------------------------------------------------------------------------



Path 197: MET (554 ps) Setup Check with Pin sync_r2w/wq2_rptr_reg_0_/CLK->D
          Group: wclk
     Startpoint: (R) sync_r2w/wq1_rptr_reg_0_/CLK
          Clock: (R) wclk
       Endpoint: (R) sync_r2w/wq2_rptr_reg_0_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000          100     
                                              
             Setup:-      53                  
       Uncertainty:-      90                  
     Required Time:=     857                  
      Launch Clock:-     100                  
         Data Path:-     203                  
             Slack:=     554                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     100   150     52    -  (arrival)   sync_r2w/wq1_rptr_reg_0_/CLK 
    203     303    30      1  0.5  DFFARX1_RVT sync_r2w/wq1_rptr_reg_0_/Q   
      0     303     -      1    -  DFFARX1_RVT sync_r2w/wq2_rptr_reg_0_/D   
#---------------------------------------------------------------------------



Path 198: MET (554 ps) Setup Check with Pin sync_r2w/wq2_rptr_reg_1_/CLK->D
          Group: wclk
     Startpoint: (R) sync_r2w/wq1_rptr_reg_1_/CLK
          Clock: (R) wclk
       Endpoint: (R) sync_r2w/wq2_rptr_reg_1_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000          100     
                                              
             Setup:-      53                  
       Uncertainty:-      90                  
     Required Time:=     857                  
      Launch Clock:-     100                  
         Data Path:-     203                  
             Slack:=     554                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     100   150     52    -  (arrival)   sync_r2w/wq1_rptr_reg_1_/CLK 
    203     303    30      1  0.5  DFFARX1_RVT sync_r2w/wq1_rptr_reg_1_/Q   
      0     303     -      1    -  DFFARX1_RVT sync_r2w/wq2_rptr_reg_1_/D   
#---------------------------------------------------------------------------



Path 199: MET (554 ps) Setup Check with Pin sync_r2w/wq2_rptr_reg_6_/CLK->D
          Group: wclk
     Startpoint: (R) sync_r2w/wq1_rptr_reg_6_/CLK
          Clock: (R) wclk
       Endpoint: (R) sync_r2w/wq2_rptr_reg_6_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000          100     
                                              
             Setup:-      53                  
       Uncertainty:-      90                  
     Required Time:=     857                  
      Launch Clock:-     100                  
         Data Path:-     203                  
             Slack:=     554                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     100   150     52    -  (arrival)   sync_r2w/wq1_rptr_reg_6_/CLK 
    203     303    30      1  0.5  DFFARX1_RVT sync_r2w/wq1_rptr_reg_6_/Q   
      0     303     -      1    -  DFFARX1_RVT sync_r2w/wq2_rptr_reg_6_/D   
#---------------------------------------------------------------------------



Path 200: MET (554 ps) Setup Check with Pin sync_r2w/wq2_rptr_reg_2_/CLK->D
          Group: wclk
     Startpoint: (R) sync_r2w/wq1_rptr_reg_2_/CLK
          Clock: (R) wclk
       Endpoint: (R) sync_r2w/wq2_rptr_reg_2_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000          100     
                                              
             Setup:-      53                  
       Uncertainty:-      90                  
     Required Time:=     857                  
      Launch Clock:-     100                  
         Data Path:-     203                  
             Slack:=     554                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     100   150     52    -  (arrival)   sync_r2w/wq1_rptr_reg_2_/CLK 
    203     303    30      1  0.5  DFFARX1_RVT sync_r2w/wq1_rptr_reg_2_/Q   
      0     303     -      1    -  DFFARX1_RVT sync_r2w/wq2_rptr_reg_2_/D   
#---------------------------------------------------------------------------



Path 201: MET (554 ps) Setup Check with Pin sync_r2w/wq2_rptr_reg_3_/CLK->D
          Group: wclk
     Startpoint: (R) sync_r2w/wq1_rptr_reg_3_/CLK
          Clock: (R) wclk
       Endpoint: (R) sync_r2w/wq2_rptr_reg_3_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000          100     
                                              
             Setup:-      53                  
       Uncertainty:-      90                  
     Required Time:=     857                  
      Launch Clock:-     100                  
         Data Path:-     203                  
             Slack:=     554                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     100   150     52    -  (arrival)   sync_r2w/wq1_rptr_reg_3_/CLK 
    203     303    30      1  0.5  DFFARX1_RVT sync_r2w/wq1_rptr_reg_3_/Q   
      0     303     -      1    -  DFFARX1_RVT sync_r2w/wq2_rptr_reg_3_/D   
#---------------------------------------------------------------------------



Path 202: MET (554 ps) Setup Check with Pin sync_r2w/wq2_rptr_reg_10_/CLK->D
          Group: wclk
     Startpoint: (R) sync_r2w/wq1_rptr_reg_10_/CLK
          Clock: (R) wclk
       Endpoint: (R) sync_r2w/wq2_rptr_reg_10_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000          100     
                                              
             Setup:-      53                  
       Uncertainty:-      90                  
     Required Time:=     857                  
      Launch Clock:-     100                  
         Data Path:-     203                  
             Slack:=     554                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell              Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   150     52    -  (arrival)   sync_r2w/wq1_rptr_reg_10_/CLK 
    203     303    30      1  0.5  DFFARX1_RVT sync_r2w/wq1_rptr_reg_10_/Q   
      0     303     -      1    -  DFFARX1_RVT sync_r2w/wq2_rptr_reg_10_/D   
#----------------------------------------------------------------------------



Path 203: MET (554 ps) Setup Check with Pin sync_r2w/wq2_rptr_reg_9_/CLK->D
          Group: wclk
     Startpoint: (R) sync_r2w/wq1_rptr_reg_9_/CLK
          Clock: (R) wclk
       Endpoint: (R) sync_r2w/wq2_rptr_reg_9_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000          100     
                                              
             Setup:-      53                  
       Uncertainty:-      90                  
     Required Time:=     857                  
      Launch Clock:-     100                  
         Data Path:-     203                  
             Slack:=     554                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     100   150     52    -  (arrival)   sync_r2w/wq1_rptr_reg_9_/CLK 
    203     303    30      1  0.5  DFFARX1_RVT sync_r2w/wq1_rptr_reg_9_/Q   
      0     303     -      1    -  DFFARX1_RVT sync_r2w/wq2_rptr_reg_9_/D   
#---------------------------------------------------------------------------



Path 204: MET (554 ps) Setup Check with Pin sync_r2w/wq2_rptr_reg_7_/CLK->D
          Group: wclk
     Startpoint: (R) sync_r2w/wq1_rptr_reg_7_/CLK
          Clock: (R) wclk
       Endpoint: (R) sync_r2w/wq2_rptr_reg_7_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000          100     
                                              
             Setup:-      53                  
       Uncertainty:-      90                  
     Required Time:=     857                  
      Launch Clock:-     100                  
         Data Path:-     203                  
             Slack:=     554                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     100   150     52    -  (arrival)   sync_r2w/wq1_rptr_reg_7_/CLK 
    203     303    30      1  0.5  DFFARX1_RVT sync_r2w/wq1_rptr_reg_7_/Q   
      0     303     -      1    -  DFFARX1_RVT sync_r2w/wq2_rptr_reg_7_/D   
#---------------------------------------------------------------------------



Path 205: MET (682 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->A1[1]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_1_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_7__U/A1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000          100     
                                              
             Setup:-    -130                  
       Uncertainty:-      90                  
     Required Time:=    1040                  
      Launch Clock:-     100                  
         Data Path:-     258                  
             Slack:=     682                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   150     52    -  (arrival)      wptr_full/wbin_reg_1_/CLK  
    150     250    46      1  1.4  DFFARX1_RVT    wptr_full/wbin_reg_1_/QN   
     36     285    34      5  3.6  INVX2_RVT      wptr_full/fopt8843/Y       
     33     318    35      6  5.0  INVX2_RVT      wptr_full/fopt8842/Y       
     40     358    39     10  3.1  INVX1_RVT      wptr_full/fopt8841/Y       
      0     358     -     10    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/A1[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 206: MET (682 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->A1[1]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_1_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_6__U/A1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000          100     
                                              
             Setup:-    -130                  
       Uncertainty:-      90                  
     Required Time:=    1040                  
      Launch Clock:-     100                  
         Data Path:-     258                  
             Slack:=     682                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   150     52    -  (arrival)      wptr_full/wbin_reg_1_/CLK  
    150     250    46      1  1.4  DFFARX1_RVT    wptr_full/wbin_reg_1_/QN   
     36     285    34      5  3.6  INVX2_RVT      wptr_full/fopt8843/Y       
     33     318    35      6  5.0  INVX2_RVT      wptr_full/fopt8842/Y       
     40     358    39     10  3.1  INVX1_RVT      wptr_full/fopt8841/Y       
      0     358     -     10    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/A1[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 207: MET (682 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->A1[1]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_1_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_5__U/A1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000          100     
                                              
             Setup:-    -130                  
       Uncertainty:-      90                  
     Required Time:=    1040                  
      Launch Clock:-     100                  
         Data Path:-     258                  
             Slack:=     682                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   150     52    -  (arrival)      wptr_full/wbin_reg_1_/CLK  
    150     250    46      1  1.4  DFFARX1_RVT    wptr_full/wbin_reg_1_/QN   
     36     285    34      5  3.6  INVX2_RVT      wptr_full/fopt8843/Y       
     33     318    35      6  5.0  INVX2_RVT      wptr_full/fopt8842/Y       
     40     358    39     10  3.1  INVX1_RVT      wptr_full/fopt8841/Y       
      0     358     -     10    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/A1[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 208: MET (682 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->A1[1]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_1_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_4__U/A1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000          100     
                                              
             Setup:-    -130                  
       Uncertainty:-      90                  
     Required Time:=    1040                  
      Launch Clock:-     100                  
         Data Path:-     258                  
             Slack:=     682                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   150     52    -  (arrival)      wptr_full/wbin_reg_1_/CLK  
    150     250    46      1  1.4  DFFARX1_RVT    wptr_full/wbin_reg_1_/QN   
     36     285    34      5  3.6  INVX2_RVT      wptr_full/fopt8843/Y       
     33     318    35      6  5.0  INVX2_RVT      wptr_full/fopt8842/Y       
     40     358    39     10  3.1  INVX1_RVT      wptr_full/fopt8841/Y       
      0     358     -     10    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/A1[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 209: MET (682 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->A1[1]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_1_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_3__U/A1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000          100     
                                              
             Setup:-    -130                  
       Uncertainty:-      90                  
     Required Time:=    1040                  
      Launch Clock:-     100                  
         Data Path:-     258                  
             Slack:=     682                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   150     52    -  (arrival)      wptr_full/wbin_reg_1_/CLK  
    150     250    46      1  1.4  DFFARX1_RVT    wptr_full/wbin_reg_1_/QN   
     36     285    34      5  3.6  INVX2_RVT      wptr_full/fopt8843/Y       
     33     318    35      6  5.0  INVX2_RVT      wptr_full/fopt8842/Y       
     40     358    39     10  3.1  INVX1_RVT      wptr_full/fopt8841/Y       
      0     358     -     10    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/A1[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 210: MET (682 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->A1[1]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_1_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_2__U/A1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000          100     
                                              
             Setup:-    -130                  
       Uncertainty:-      90                  
     Required Time:=    1040                  
      Launch Clock:-     100                  
         Data Path:-     258                  
             Slack:=     682                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   150     52    -  (arrival)      wptr_full/wbin_reg_1_/CLK  
    150     250    46      1  1.4  DFFARX1_RVT    wptr_full/wbin_reg_1_/QN   
     36     285    34      5  3.6  INVX2_RVT      wptr_full/fopt8843/Y       
     33     318    35      6  5.0  INVX2_RVT      wptr_full/fopt8842/Y       
     40     358    39     10  3.1  INVX1_RVT      wptr_full/fopt8841/Y       
      0     358     -     10    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/A1[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 211: MET (682 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->A1[1]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_1_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_1__U/A1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000          100     
                                              
             Setup:-    -130                  
       Uncertainty:-      90                  
     Required Time:=    1040                  
      Launch Clock:-     100                  
         Data Path:-     258                  
             Slack:=     682                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   150     52    -  (arrival)      wptr_full/wbin_reg_1_/CLK  
    150     250    46      1  1.4  DFFARX1_RVT    wptr_full/wbin_reg_1_/QN   
     36     285    34      5  3.6  INVX2_RVT      wptr_full/fopt8843/Y       
     33     318    35      6  5.0  INVX2_RVT      wptr_full/fopt8842/Y       
     40     358    39     10  3.1  INVX1_RVT      wptr_full/fopt8841/Y       
      0     358     -     10    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/A1[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 212: MET (682 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->A1[1]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_1_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_0__U/A1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000          100     
                                              
             Setup:-    -130                  
       Uncertainty:-      90                  
     Required Time:=    1040                  
      Launch Clock:-     100                  
         Data Path:-     258                  
             Slack:=     682                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   150     52    -  (arrival)      wptr_full/wbin_reg_1_/CLK  
    150     250    46      1  1.4  DFFARX1_RVT    wptr_full/wbin_reg_1_/QN   
     36     285    34      5  3.6  INVX2_RVT      wptr_full/fopt8843/Y       
     33     318    35      6  5.0  INVX2_RVT      wptr_full/fopt8842/Y       
     40     358    39     10  3.1  INVX1_RVT      wptr_full/fopt8841/Y       
      0     358     -     10    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/A1[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 213: MET (685 ps) Setup Check with Pin fifomem/genblk1_7__U/CE2->A2[3]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_3_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_7__U/A2[3]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000          100     
                                              
             Setup:-    -123                  
       Uncertainty:-      90                  
     Required Time:=    1033                  
      Launch Clock:-     100                  
         Data Path:-     249                  
             Slack:=     685                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   150     52    -  (arrival)      rptr_empty/rbin_reg_3_/CLK 
    249     349    54     15  6.1  DFFARX2_RVT    rptr_empty/rbin_reg_3_/Q   
      0     349     -     15    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/A2[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 214: MET (685 ps) Setup Check with Pin fifomem/genblk1_6__U/CE2->A2[3]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_3_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_6__U/A2[3]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000          100     
                                              
             Setup:-    -123                  
       Uncertainty:-      90                  
     Required Time:=    1033                  
      Launch Clock:-     100                  
         Data Path:-     249                  
             Slack:=     685                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   150     52    -  (arrival)      rptr_empty/rbin_reg_3_/CLK 
    249     349    54     15  6.1  DFFARX2_RVT    rptr_empty/rbin_reg_3_/Q   
      0     349     -     15    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/A2[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 215: MET (685 ps) Setup Check with Pin fifomem/genblk1_5__U/CE2->A2[3]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_3_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_5__U/A2[3]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000          100     
                                              
             Setup:-    -123                  
       Uncertainty:-      90                  
     Required Time:=    1033                  
      Launch Clock:-     100                  
         Data Path:-     249                  
             Slack:=     685                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   150     52    -  (arrival)      rptr_empty/rbin_reg_3_/CLK 
    249     349    54     15  6.1  DFFARX2_RVT    rptr_empty/rbin_reg_3_/Q   
      0     349     -     15    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/A2[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 216: MET (685 ps) Setup Check with Pin fifomem/genblk1_4__U/CE2->A2[3]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_3_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_4__U/A2[3]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000          100     
                                              
             Setup:-    -123                  
       Uncertainty:-      90                  
     Required Time:=    1033                  
      Launch Clock:-     100                  
         Data Path:-     249                  
             Slack:=     685                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   150     52    -  (arrival)      rptr_empty/rbin_reg_3_/CLK 
    249     349    54     15  6.1  DFFARX2_RVT    rptr_empty/rbin_reg_3_/Q   
      0     349     -     15    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/A2[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 217: MET (685 ps) Setup Check with Pin fifomem/genblk1_3__U/CE2->A2[3]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_3_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_3__U/A2[3]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000          100     
                                              
             Setup:-    -123                  
       Uncertainty:-      90                  
     Required Time:=    1033                  
      Launch Clock:-     100                  
         Data Path:-     249                  
             Slack:=     685                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   150     52    -  (arrival)      rptr_empty/rbin_reg_3_/CLK 
    249     349    54     15  6.1  DFFARX2_RVT    rptr_empty/rbin_reg_3_/Q   
      0     349     -     15    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/A2[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 218: MET (685 ps) Setup Check with Pin fifomem/genblk1_2__U/CE2->A2[3]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_3_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_2__U/A2[3]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000          100     
                                              
             Setup:-    -123                  
       Uncertainty:-      90                  
     Required Time:=    1033                  
      Launch Clock:-     100                  
         Data Path:-     249                  
             Slack:=     685                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   150     52    -  (arrival)      rptr_empty/rbin_reg_3_/CLK 
    249     349    54     15  6.1  DFFARX2_RVT    rptr_empty/rbin_reg_3_/Q   
      0     349     -     15    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/A2[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 219: MET (685 ps) Setup Check with Pin fifomem/genblk1_1__U/CE2->A2[3]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_3_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_1__U/A2[3]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000          100     
                                              
             Setup:-    -123                  
       Uncertainty:-      90                  
     Required Time:=    1033                  
      Launch Clock:-     100                  
         Data Path:-     249                  
             Slack:=     685                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   150     52    -  (arrival)      rptr_empty/rbin_reg_3_/CLK 
    249     349    54     15  6.1  DFFARX2_RVT    rptr_empty/rbin_reg_3_/Q   
      0     349     -     15    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/A2[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 220: MET (685 ps) Setup Check with Pin fifomem/genblk1_0__U/CE2->A2[3]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_3_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_0__U/A2[3]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000          100     
                                              
             Setup:-    -123                  
       Uncertainty:-      90                  
     Required Time:=    1033                  
      Launch Clock:-     100                  
         Data Path:-     249                  
             Slack:=     685                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   150     52    -  (arrival)      rptr_empty/rbin_reg_3_/CLK 
    249     349    54     15  6.1  DFFARX2_RVT    rptr_empty/rbin_reg_3_/Q   
      0     349     -     15    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/A2[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 221: MET (688 ps) Setup Check with Pin fifomem/genblk1_7__U/CE2->A2[1]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_1_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_7__U/A2[1]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000          100     
                                              
             Setup:-    -117                  
       Uncertainty:-      90                  
     Required Time:=    1027                  
      Launch Clock:-     100                  
         Data Path:-     238                  
             Slack:=     688                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   150     52    -  (arrival)      rptr_empty/rbin_reg_1_/CLK 
    238     338    68     15  5.6  DFFARX1_RVT    rptr_empty/rbin_reg_1_/Q   
      0     338     -     15    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/A2[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 222: MET (688 ps) Setup Check with Pin fifomem/genblk1_6__U/CE2->A2[1]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_1_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_6__U/A2[1]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000          100     
                                              
             Setup:-    -117                  
       Uncertainty:-      90                  
     Required Time:=    1027                  
      Launch Clock:-     100                  
         Data Path:-     238                  
             Slack:=     688                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   150     52    -  (arrival)      rptr_empty/rbin_reg_1_/CLK 
    238     338    68     15  5.6  DFFARX1_RVT    rptr_empty/rbin_reg_1_/Q   
      0     338     -     15    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/A2[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 223: MET (688 ps) Setup Check with Pin fifomem/genblk1_5__U/CE2->A2[1]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_1_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_5__U/A2[1]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000          100     
                                              
             Setup:-    -117                  
       Uncertainty:-      90                  
     Required Time:=    1027                  
      Launch Clock:-     100                  
         Data Path:-     238                  
             Slack:=     688                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   150     52    -  (arrival)      rptr_empty/rbin_reg_1_/CLK 
    238     338    68     15  5.6  DFFARX1_RVT    rptr_empty/rbin_reg_1_/Q   
      0     338     -     15    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/A2[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 224: MET (688 ps) Setup Check with Pin fifomem/genblk1_4__U/CE2->A2[1]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_1_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_4__U/A2[1]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000          100     
                                              
             Setup:-    -117                  
       Uncertainty:-      90                  
     Required Time:=    1027                  
      Launch Clock:-     100                  
         Data Path:-     238                  
             Slack:=     688                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   150     52    -  (arrival)      rptr_empty/rbin_reg_1_/CLK 
    238     338    68     15  5.6  DFFARX1_RVT    rptr_empty/rbin_reg_1_/Q   
      0     338     -     15    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/A2[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 225: MET (688 ps) Setup Check with Pin fifomem/genblk1_3__U/CE2->A2[1]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_1_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_3__U/A2[1]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000          100     
                                              
             Setup:-    -117                  
       Uncertainty:-      90                  
     Required Time:=    1027                  
      Launch Clock:-     100                  
         Data Path:-     238                  
             Slack:=     688                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   150     52    -  (arrival)      rptr_empty/rbin_reg_1_/CLK 
    238     338    68     15  5.6  DFFARX1_RVT    rptr_empty/rbin_reg_1_/Q   
      0     338     -     15    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/A2[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 226: MET (688 ps) Setup Check with Pin fifomem/genblk1_2__U/CE2->A2[1]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_1_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_2__U/A2[1]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000          100     
                                              
             Setup:-    -117                  
       Uncertainty:-      90                  
     Required Time:=    1027                  
      Launch Clock:-     100                  
         Data Path:-     238                  
             Slack:=     688                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   150     52    -  (arrival)      rptr_empty/rbin_reg_1_/CLK 
    238     338    68     15  5.6  DFFARX1_RVT    rptr_empty/rbin_reg_1_/Q   
      0     338     -     15    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/A2[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 227: MET (688 ps) Setup Check with Pin fifomem/genblk1_1__U/CE2->A2[1]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_1_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_1__U/A2[1]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000          100     
                                              
             Setup:-    -117                  
       Uncertainty:-      90                  
     Required Time:=    1027                  
      Launch Clock:-     100                  
         Data Path:-     238                  
             Slack:=     688                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   150     52    -  (arrival)      rptr_empty/rbin_reg_1_/CLK 
    238     338    68     15  5.6  DFFARX1_RVT    rptr_empty/rbin_reg_1_/Q   
      0     338     -     15    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/A2[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 228: MET (688 ps) Setup Check with Pin fifomem/genblk1_0__U/CE2->A2[1]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_1_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_0__U/A2[1]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000          100     
                                              
             Setup:-    -117                  
       Uncertainty:-      90                  
     Required Time:=    1027                  
      Launch Clock:-     100                  
         Data Path:-     238                  
             Slack:=     688                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   150     52    -  (arrival)      rptr_empty/rbin_reg_1_/CLK 
    238     338    68     15  5.6  DFFARX1_RVT    rptr_empty/rbin_reg_1_/Q   
      0     338     -     15    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/A2[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 229: MET (695 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->A1[2]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_2_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_7__U/A1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000          100     
                                              
             Setup:-    -129                  
       Uncertainty:-      90                  
     Required Time:=    1039                  
      Launch Clock:-     100                  
         Data Path:-     244                  
             Slack:=     695                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   150     52    -  (arrival)      wptr_full/wbin_reg_2_/CLK  
    150     250    46      1  1.4  DFFARX1_RVT    wptr_full/wbin_reg_2_/QN   
     33     282    32      5  2.9  INVX2_RVT      wptr_full/fopt8871/Y       
     62     344    40     15  5.6  NBUFFX2_RVT    wptr_full/fopt8870/Y       
      0     344     -     15    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/A1[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 230: MET (695 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->A1[2]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_2_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_6__U/A1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000          100     
                                              
             Setup:-    -129                  
       Uncertainty:-      90                  
     Required Time:=    1039                  
      Launch Clock:-     100                  
         Data Path:-     244                  
             Slack:=     695                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   150     52    -  (arrival)      wptr_full/wbin_reg_2_/CLK  
    150     250    46      1  1.4  DFFARX1_RVT    wptr_full/wbin_reg_2_/QN   
     33     282    32      5  2.9  INVX2_RVT      wptr_full/fopt8871/Y       
     62     344    40     15  5.6  NBUFFX2_RVT    wptr_full/fopt8870/Y       
      0     344     -     15    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/A1[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 231: MET (695 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->A1[2]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_2_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_5__U/A1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000          100     
                                              
             Setup:-    -129                  
       Uncertainty:-      90                  
     Required Time:=    1039                  
      Launch Clock:-     100                  
         Data Path:-     244                  
             Slack:=     695                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   150     52    -  (arrival)      wptr_full/wbin_reg_2_/CLK  
    150     250    46      1  1.4  DFFARX1_RVT    wptr_full/wbin_reg_2_/QN   
     33     282    32      5  2.9  INVX2_RVT      wptr_full/fopt8871/Y       
     62     344    40     15  5.6  NBUFFX2_RVT    wptr_full/fopt8870/Y       
      0     344     -     15    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/A1[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 232: MET (695 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->A1[2]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_2_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_4__U/A1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000          100     
                                              
             Setup:-    -129                  
       Uncertainty:-      90                  
     Required Time:=    1039                  
      Launch Clock:-     100                  
         Data Path:-     244                  
             Slack:=     695                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   150     52    -  (arrival)      wptr_full/wbin_reg_2_/CLK  
    150     250    46      1  1.4  DFFARX1_RVT    wptr_full/wbin_reg_2_/QN   
     33     282    32      5  2.9  INVX2_RVT      wptr_full/fopt8871/Y       
     62     344    40     15  5.6  NBUFFX2_RVT    wptr_full/fopt8870/Y       
      0     344     -     15    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/A1[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 233: MET (695 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->A1[2]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_2_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_3__U/A1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000          100     
                                              
             Setup:-    -129                  
       Uncertainty:-      90                  
     Required Time:=    1039                  
      Launch Clock:-     100                  
         Data Path:-     244                  
             Slack:=     695                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   150     52    -  (arrival)      wptr_full/wbin_reg_2_/CLK  
    150     250    46      1  1.4  DFFARX1_RVT    wptr_full/wbin_reg_2_/QN   
     33     282    32      5  2.9  INVX2_RVT      wptr_full/fopt8871/Y       
     62     344    40     15  5.6  NBUFFX2_RVT    wptr_full/fopt8870/Y       
      0     344     -     15    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/A1[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 234: MET (695 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->A1[2]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_2_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_2__U/A1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000          100     
                                              
             Setup:-    -129                  
       Uncertainty:-      90                  
     Required Time:=    1039                  
      Launch Clock:-     100                  
         Data Path:-     244                  
             Slack:=     695                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   150     52    -  (arrival)      wptr_full/wbin_reg_2_/CLK  
    150     250    46      1  1.4  DFFARX1_RVT    wptr_full/wbin_reg_2_/QN   
     33     282    32      5  2.9  INVX2_RVT      wptr_full/fopt8871/Y       
     62     344    40     15  5.6  NBUFFX2_RVT    wptr_full/fopt8870/Y       
      0     344     -     15    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/A1[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 235: MET (695 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->A1[2]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_2_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_1__U/A1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000          100     
                                              
             Setup:-    -129                  
       Uncertainty:-      90                  
     Required Time:=    1039                  
      Launch Clock:-     100                  
         Data Path:-     244                  
             Slack:=     695                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   150     52    -  (arrival)      wptr_full/wbin_reg_2_/CLK  
    150     250    46      1  1.4  DFFARX1_RVT    wptr_full/wbin_reg_2_/QN   
     33     282    32      5  2.9  INVX2_RVT      wptr_full/fopt8871/Y       
     62     344    40     15  5.6  NBUFFX2_RVT    wptr_full/fopt8870/Y       
      0     344     -     15    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/A1[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 236: MET (695 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->A1[2]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_2_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_0__U/A1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000          100     
                                              
             Setup:-    -129                  
       Uncertainty:-      90                  
     Required Time:=    1039                  
      Launch Clock:-     100                  
         Data Path:-     244                  
             Slack:=     695                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   150     52    -  (arrival)      wptr_full/wbin_reg_2_/CLK  
    150     250    46      1  1.4  DFFARX1_RVT    wptr_full/wbin_reg_2_/QN   
     33     282    32      5  2.9  INVX2_RVT      wptr_full/fopt8871/Y       
     62     344    40     15  5.6  NBUFFX2_RVT    wptr_full/fopt8870/Y       
      0     344     -     15    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/A1[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 237: MET (714 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->A1[4]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_4_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_7__U/A1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000          100     
                                              
             Setup:-    -127                  
       Uncertainty:-      90                  
     Required Time:=    1037                  
      Launch Clock:-     100                  
         Data Path:-     223                  
             Slack:=     714                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   150     52    -  (arrival)      wptr_full/wbin_reg_4_/CLK  
    180     280    75      5  4.9  DFFARX1_RVT    wptr_full/wbin_reg_4_/QN   
     42     323    45     18  7.3  INVX4_RVT      wptr_full/g8798/Y          
      0     323     -     18    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/A1[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 238: MET (714 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->A1[4]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_4_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_6__U/A1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000          100     
                                              
             Setup:-    -127                  
       Uncertainty:-      90                  
     Required Time:=    1037                  
      Launch Clock:-     100                  
         Data Path:-     223                  
             Slack:=     714                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   150     52    -  (arrival)      wptr_full/wbin_reg_4_/CLK  
    180     280    75      5  4.9  DFFARX1_RVT    wptr_full/wbin_reg_4_/QN   
     42     323    45     18  7.3  INVX4_RVT      wptr_full/g8798/Y          
      0     323     -     18    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/A1[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 239: MET (714 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->A1[4]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_4_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_5__U/A1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000          100     
                                              
             Setup:-    -127                  
       Uncertainty:-      90                  
     Required Time:=    1037                  
      Launch Clock:-     100                  
         Data Path:-     223                  
             Slack:=     714                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   150     52    -  (arrival)      wptr_full/wbin_reg_4_/CLK  
    180     280    75      5  4.9  DFFARX1_RVT    wptr_full/wbin_reg_4_/QN   
     42     323    45     18  7.3  INVX4_RVT      wptr_full/g8798/Y          
      0     323     -     18    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/A1[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 240: MET (714 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->A1[4]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_4_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_4__U/A1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000          100     
                                              
             Setup:-    -127                  
       Uncertainty:-      90                  
     Required Time:=    1037                  
      Launch Clock:-     100                  
         Data Path:-     223                  
             Slack:=     714                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   150     52    -  (arrival)      wptr_full/wbin_reg_4_/CLK  
    180     280    75      5  4.9  DFFARX1_RVT    wptr_full/wbin_reg_4_/QN   
     42     323    45     18  7.3  INVX4_RVT      wptr_full/g8798/Y          
      0     323     -     18    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/A1[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 241: MET (714 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->A1[4]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_4_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_3__U/A1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000          100     
                                              
             Setup:-    -127                  
       Uncertainty:-      90                  
     Required Time:=    1037                  
      Launch Clock:-     100                  
         Data Path:-     223                  
             Slack:=     714                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   150     52    -  (arrival)      wptr_full/wbin_reg_4_/CLK  
    180     280    75      5  4.9  DFFARX1_RVT    wptr_full/wbin_reg_4_/QN   
     42     323    45     18  7.3  INVX4_RVT      wptr_full/g8798/Y          
      0     323     -     18    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/A1[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 242: MET (714 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->A1[4]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_4_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_2__U/A1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000          100     
                                              
             Setup:-    -127                  
       Uncertainty:-      90                  
     Required Time:=    1037                  
      Launch Clock:-     100                  
         Data Path:-     223                  
             Slack:=     714                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   150     52    -  (arrival)      wptr_full/wbin_reg_4_/CLK  
    180     280    75      5  4.9  DFFARX1_RVT    wptr_full/wbin_reg_4_/QN   
     42     323    45     18  7.3  INVX4_RVT      wptr_full/g8798/Y          
      0     323     -     18    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/A1[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 243: MET (714 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->A1[4]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_4_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_1__U/A1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000          100     
                                              
             Setup:-    -127                  
       Uncertainty:-      90                  
     Required Time:=    1037                  
      Launch Clock:-     100                  
         Data Path:-     223                  
             Slack:=     714                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   150     52    -  (arrival)      wptr_full/wbin_reg_4_/CLK  
    180     280    75      5  4.9  DFFARX1_RVT    wptr_full/wbin_reg_4_/QN   
     42     323    45     18  7.3  INVX4_RVT      wptr_full/g8798/Y          
      0     323     -     18    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/A1[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 244: MET (714 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->A1[4]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_4_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_0__U/A1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000          100     
                                              
             Setup:-    -127                  
       Uncertainty:-      90                  
     Required Time:=    1037                  
      Launch Clock:-     100                  
         Data Path:-     223                  
             Slack:=     714                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   150     52    -  (arrival)      wptr_full/wbin_reg_4_/CLK  
    180     280    75      5  4.9  DFFARX1_RVT    wptr_full/wbin_reg_4_/QN   
     42     323    45     18  7.3  INVX4_RVT      wptr_full/g8798/Y          
      0     323     -     18    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/A1[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 245: MET (716 ps) Setup Check with Pin fifomem/genblk1_7__U/CE2->A2[4]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_4_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_7__U/A2[4]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000          100     
                                              
             Setup:-    -122                  
       Uncertainty:-      90                  
     Required Time:=    1032                  
      Launch Clock:-     100                  
         Data Path:-     217                  
             Slack:=     716                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   150     52    -  (arrival)      rptr_empty/rbin_reg_4_/CLK 
    160     260    55      2  2.4  DFFARX1_RVT    rptr_empty/rbin_reg_4_/QN  
     57     317    56     17  9.2  INVX2_RVT      rptr_empty/g6214/Y         
      0     317     -     17    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/A2[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 246: MET (716 ps) Setup Check with Pin fifomem/genblk1_6__U/CE2->A2[4]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_4_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_6__U/A2[4]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000          100     
                                              
             Setup:-    -122                  
       Uncertainty:-      90                  
     Required Time:=    1032                  
      Launch Clock:-     100                  
         Data Path:-     217                  
             Slack:=     716                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   150     52    -  (arrival)      rptr_empty/rbin_reg_4_/CLK 
    160     260    55      2  2.4  DFFARX1_RVT    rptr_empty/rbin_reg_4_/QN  
     57     317    56     17  9.2  INVX2_RVT      rptr_empty/g6214/Y         
      0     317     -     17    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/A2[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 247: MET (716 ps) Setup Check with Pin fifomem/genblk1_5__U/CE2->A2[4]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_4_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_5__U/A2[4]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000          100     
                                              
             Setup:-    -122                  
       Uncertainty:-      90                  
     Required Time:=    1032                  
      Launch Clock:-     100                  
         Data Path:-     217                  
             Slack:=     716                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   150     52    -  (arrival)      rptr_empty/rbin_reg_4_/CLK 
    160     260    55      2  2.4  DFFARX1_RVT    rptr_empty/rbin_reg_4_/QN  
     57     317    56     17  9.2  INVX2_RVT      rptr_empty/g6214/Y         
      0     317     -     17    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/A2[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 248: MET (716 ps) Setup Check with Pin fifomem/genblk1_4__U/CE2->A2[4]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_4_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_4__U/A2[4]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000          100     
                                              
             Setup:-    -122                  
       Uncertainty:-      90                  
     Required Time:=    1032                  
      Launch Clock:-     100                  
         Data Path:-     217                  
             Slack:=     716                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   150     52    -  (arrival)      rptr_empty/rbin_reg_4_/CLK 
    160     260    55      2  2.4  DFFARX1_RVT    rptr_empty/rbin_reg_4_/QN  
     57     317    56     17  9.2  INVX2_RVT      rptr_empty/g6214/Y         
      0     317     -     17    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/A2[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 249: MET (716 ps) Setup Check with Pin fifomem/genblk1_3__U/CE2->A2[4]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_4_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_3__U/A2[4]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000          100     
                                              
             Setup:-    -122                  
       Uncertainty:-      90                  
     Required Time:=    1032                  
      Launch Clock:-     100                  
         Data Path:-     217                  
             Slack:=     716                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   150     52    -  (arrival)      rptr_empty/rbin_reg_4_/CLK 
    160     260    55      2  2.4  DFFARX1_RVT    rptr_empty/rbin_reg_4_/QN  
     57     317    56     17  9.2  INVX2_RVT      rptr_empty/g6214/Y         
      0     317     -     17    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/A2[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 250: MET (716 ps) Setup Check with Pin fifomem/genblk1_2__U/CE2->A2[4]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_4_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_2__U/A2[4]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000          100     
                                              
             Setup:-    -122                  
       Uncertainty:-      90                  
     Required Time:=    1032                  
      Launch Clock:-     100                  
         Data Path:-     217                  
             Slack:=     716                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   150     52    -  (arrival)      rptr_empty/rbin_reg_4_/CLK 
    160     260    55      2  2.4  DFFARX1_RVT    rptr_empty/rbin_reg_4_/QN  
     57     317    56     17  9.2  INVX2_RVT      rptr_empty/g6214/Y         
      0     317     -     17    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/A2[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 251: MET (716 ps) Setup Check with Pin fifomem/genblk1_1__U/CE2->A2[4]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_4_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_1__U/A2[4]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000          100     
                                              
             Setup:-    -122                  
       Uncertainty:-      90                  
     Required Time:=    1032                  
      Launch Clock:-     100                  
         Data Path:-     217                  
             Slack:=     716                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   150     52    -  (arrival)      rptr_empty/rbin_reg_4_/CLK 
    160     260    55      2  2.4  DFFARX1_RVT    rptr_empty/rbin_reg_4_/QN  
     57     317    56     17  9.2  INVX2_RVT      rptr_empty/g6214/Y         
      0     317     -     17    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/A2[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 252: MET (716 ps) Setup Check with Pin fifomem/genblk1_0__U/CE2->A2[4]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_4_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_0__U/A2[4]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000          100     
                                              
             Setup:-    -122                  
       Uncertainty:-      90                  
     Required Time:=    1032                  
      Launch Clock:-     100                  
         Data Path:-     217                  
             Slack:=     716                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   150     52    -  (arrival)      rptr_empty/rbin_reg_4_/CLK 
    160     260    55      2  2.4  DFFARX1_RVT    rptr_empty/rbin_reg_4_/QN  
     57     317    56     17  9.2  INVX2_RVT      rptr_empty/g6214/Y         
      0     317     -     17    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/A2[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 253: MET (718 ps) Setup Check with Pin fifomem/genblk1_7__U/CE2->A2[2]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_2_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_7__U/A2[2]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000          100     
                                              
             Setup:-    -127                  
       Uncertainty:-      90                  
     Required Time:=    1037                  
      Launch Clock:-     100                  
         Data Path:-     220                  
             Slack:=     718                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   150     52    -  (arrival)      rptr_empty/rbin_reg_2_/CLK 
    174     274    65      7  6.0  DFFARX2_RVT    rptr_empty/rbin_reg_2_/QN  
     46     320    45     15  4.5  INVX2_RVT      rptr_empty/g6047/Y         
      0     320     -     15    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/A2[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 254: MET (718 ps) Setup Check with Pin fifomem/genblk1_6__U/CE2->A2[2]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_2_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_6__U/A2[2]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000          100     
                                              
             Setup:-    -127                  
       Uncertainty:-      90                  
     Required Time:=    1037                  
      Launch Clock:-     100                  
         Data Path:-     220                  
             Slack:=     718                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   150     52    -  (arrival)      rptr_empty/rbin_reg_2_/CLK 
    174     274    65      7  6.0  DFFARX2_RVT    rptr_empty/rbin_reg_2_/QN  
     46     320    45     15  4.5  INVX2_RVT      rptr_empty/g6047/Y         
      0     320     -     15    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/A2[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 255: MET (718 ps) Setup Check with Pin fifomem/genblk1_5__U/CE2->A2[2]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_2_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_5__U/A2[2]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000          100     
                                              
             Setup:-    -127                  
       Uncertainty:-      90                  
     Required Time:=    1037                  
      Launch Clock:-     100                  
         Data Path:-     220                  
             Slack:=     718                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   150     52    -  (arrival)      rptr_empty/rbin_reg_2_/CLK 
    174     274    65      7  6.0  DFFARX2_RVT    rptr_empty/rbin_reg_2_/QN  
     46     320    45     15  4.5  INVX2_RVT      rptr_empty/g6047/Y         
      0     320     -     15    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/A2[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 256: MET (718 ps) Setup Check with Pin fifomem/genblk1_4__U/CE2->A2[2]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_2_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_4__U/A2[2]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000          100     
                                              
             Setup:-    -127                  
       Uncertainty:-      90                  
     Required Time:=    1037                  
      Launch Clock:-     100                  
         Data Path:-     220                  
             Slack:=     718                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   150     52    -  (arrival)      rptr_empty/rbin_reg_2_/CLK 
    174     274    65      7  6.0  DFFARX2_RVT    rptr_empty/rbin_reg_2_/QN  
     46     320    45     15  4.5  INVX2_RVT      rptr_empty/g6047/Y         
      0     320     -     15    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/A2[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 257: MET (718 ps) Setup Check with Pin fifomem/genblk1_3__U/CE2->A2[2]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_2_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_3__U/A2[2]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000          100     
                                              
             Setup:-    -127                  
       Uncertainty:-      90                  
     Required Time:=    1037                  
      Launch Clock:-     100                  
         Data Path:-     220                  
             Slack:=     718                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   150     52    -  (arrival)      rptr_empty/rbin_reg_2_/CLK 
    174     274    65      7  6.0  DFFARX2_RVT    rptr_empty/rbin_reg_2_/QN  
     46     320    45     15  4.5  INVX2_RVT      rptr_empty/g6047/Y         
      0     320     -     15    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/A2[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 258: MET (718 ps) Setup Check with Pin fifomem/genblk1_2__U/CE2->A2[2]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_2_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_2__U/A2[2]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000          100     
                                              
             Setup:-    -127                  
       Uncertainty:-      90                  
     Required Time:=    1037                  
      Launch Clock:-     100                  
         Data Path:-     220                  
             Slack:=     718                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   150     52    -  (arrival)      rptr_empty/rbin_reg_2_/CLK 
    174     274    65      7  6.0  DFFARX2_RVT    rptr_empty/rbin_reg_2_/QN  
     46     320    45     15  4.5  INVX2_RVT      rptr_empty/g6047/Y         
      0     320     -     15    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/A2[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 259: MET (718 ps) Setup Check with Pin fifomem/genblk1_1__U/CE2->A2[2]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_2_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_1__U/A2[2]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000          100     
                                              
             Setup:-    -127                  
       Uncertainty:-      90                  
     Required Time:=    1037                  
      Launch Clock:-     100                  
         Data Path:-     220                  
             Slack:=     718                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   150     52    -  (arrival)      rptr_empty/rbin_reg_2_/CLK 
    174     274    65      7  6.0  DFFARX2_RVT    rptr_empty/rbin_reg_2_/QN  
     46     320    45     15  4.5  INVX2_RVT      rptr_empty/g6047/Y         
      0     320     -     15    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/A2[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 260: MET (718 ps) Setup Check with Pin fifomem/genblk1_0__U/CE2->A2[2]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_2_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_0__U/A2[2]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000          100     
                                              
             Setup:-    -127                  
       Uncertainty:-      90                  
     Required Time:=    1037                  
      Launch Clock:-     100                  
         Data Path:-     220                  
             Slack:=     718                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   150     52    -  (arrival)      rptr_empty/rbin_reg_2_/CLK 
    174     274    65      7  6.0  DFFARX2_RVT    rptr_empty/rbin_reg_2_/QN  
     46     320    45     15  4.5  INVX2_RVT      rptr_empty/g6047/Y         
      0     320     -     15    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/A2[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 261: MET (719 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->A1[3]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_3_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_7__U/A1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000          100     
                                              
             Setup:-    -125                  
       Uncertainty:-      90                  
     Required Time:=    1035                  
      Launch Clock:-     100                  
         Data Path:-     215                  
             Slack:=     719                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   150     52    -  (arrival)      wptr_full/wbin_reg_3_/CLK  
    162     262    54      5  3.6  DFFARX2_RVT    wptr_full/wbin_reg_3_/QN   
     53     315    50     14  3.8  INVX1_RVT      wptr_full/fopt8858/Y       
      0     315     -     14    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/A1[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 262: MET (719 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->A1[3]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_3_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_6__U/A1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000          100     
                                              
             Setup:-    -125                  
       Uncertainty:-      90                  
     Required Time:=    1035                  
      Launch Clock:-     100                  
         Data Path:-     215                  
             Slack:=     719                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   150     52    -  (arrival)      wptr_full/wbin_reg_3_/CLK  
    162     262    54      5  3.6  DFFARX2_RVT    wptr_full/wbin_reg_3_/QN   
     53     315    50     14  3.8  INVX1_RVT      wptr_full/fopt8858/Y       
      0     315     -     14    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/A1[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 263: MET (719 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->A1[3]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_3_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_5__U/A1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000          100     
                                              
             Setup:-    -125                  
       Uncertainty:-      90                  
     Required Time:=    1035                  
      Launch Clock:-     100                  
         Data Path:-     215                  
             Slack:=     719                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   150     52    -  (arrival)      wptr_full/wbin_reg_3_/CLK  
    162     262    54      5  3.6  DFFARX2_RVT    wptr_full/wbin_reg_3_/QN   
     53     315    50     14  3.8  INVX1_RVT      wptr_full/fopt8858/Y       
      0     315     -     14    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/A1[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 264: MET (719 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->A1[3]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_3_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_4__U/A1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000          100     
                                              
             Setup:-    -125                  
       Uncertainty:-      90                  
     Required Time:=    1035                  
      Launch Clock:-     100                  
         Data Path:-     215                  
             Slack:=     719                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   150     52    -  (arrival)      wptr_full/wbin_reg_3_/CLK  
    162     262    54      5  3.6  DFFARX2_RVT    wptr_full/wbin_reg_3_/QN   
     53     315    50     14  3.8  INVX1_RVT      wptr_full/fopt8858/Y       
      0     315     -     14    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/A1[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 265: MET (719 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->A1[3]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_3_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_3__U/A1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000          100     
                                              
             Setup:-    -125                  
       Uncertainty:-      90                  
     Required Time:=    1035                  
      Launch Clock:-     100                  
         Data Path:-     215                  
             Slack:=     719                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   150     52    -  (arrival)      wptr_full/wbin_reg_3_/CLK  
    162     262    54      5  3.6  DFFARX2_RVT    wptr_full/wbin_reg_3_/QN   
     53     315    50     14  3.8  INVX1_RVT      wptr_full/fopt8858/Y       
      0     315     -     14    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/A1[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 266: MET (719 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->A1[3]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_3_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_2__U/A1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000          100     
                                              
             Setup:-    -125                  
       Uncertainty:-      90                  
     Required Time:=    1035                  
      Launch Clock:-     100                  
         Data Path:-     215                  
             Slack:=     719                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   150     52    -  (arrival)      wptr_full/wbin_reg_3_/CLK  
    162     262    54      5  3.6  DFFARX2_RVT    wptr_full/wbin_reg_3_/QN   
     53     315    50     14  3.8  INVX1_RVT      wptr_full/fopt8858/Y       
      0     315     -     14    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/A1[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 267: MET (719 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->A1[3]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_3_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_1__U/A1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000          100     
                                              
             Setup:-    -125                  
       Uncertainty:-      90                  
     Required Time:=    1035                  
      Launch Clock:-     100                  
         Data Path:-     215                  
             Slack:=     719                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   150     52    -  (arrival)      wptr_full/wbin_reg_3_/CLK  
    162     262    54      5  3.6  DFFARX2_RVT    wptr_full/wbin_reg_3_/QN   
     53     315    50     14  3.8  INVX1_RVT      wptr_full/fopt8858/Y       
      0     315     -     14    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/A1[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 268: MET (719 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->A1[3]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_3_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_0__U/A1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000          100     
                                              
             Setup:-    -125                  
       Uncertainty:-      90                  
     Required Time:=    1035                  
      Launch Clock:-     100                  
         Data Path:-     215                  
             Slack:=     719                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   150     52    -  (arrival)      wptr_full/wbin_reg_3_/CLK  
    162     262    54      5  3.6  DFFARX2_RVT    wptr_full/wbin_reg_3_/QN   
     53     315    50     14  3.8  INVX1_RVT      wptr_full/fopt8858/Y       
      0     315     -     14    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/A1[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 269: MET (722 ps) Setup Check with Pin fifomem/genblk1_7__U/CE2->A2[0]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_0_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_7__U/A2[0]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000          100     
                                              
             Setup:-    -128                  
       Uncertainty:-      90                  
     Required Time:=    1038                  
      Launch Clock:-     100                  
         Data Path:-     216                  
             Slack:=     722                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   150     52    -  (arrival)      rptr_empty/rbin_reg_0_/CLK 
    216     316    42     10  2.1  DFFARX1_RVT    rptr_empty/rbin_reg_0_/Q   
      0     316     -     10    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/A2[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 270: MET (722 ps) Setup Check with Pin fifomem/genblk1_6__U/CE2->A2[0]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_0_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_6__U/A2[0]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000          100     
                                              
             Setup:-    -128                  
       Uncertainty:-      90                  
     Required Time:=    1038                  
      Launch Clock:-     100                  
         Data Path:-     216                  
             Slack:=     722                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   150     52    -  (arrival)      rptr_empty/rbin_reg_0_/CLK 
    216     316    42     10  2.1  DFFARX1_RVT    rptr_empty/rbin_reg_0_/Q   
      0     316     -     10    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/A2[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 271: MET (722 ps) Setup Check with Pin fifomem/genblk1_5__U/CE2->A2[0]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_0_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_5__U/A2[0]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000          100     
                                              
             Setup:-    -128                  
       Uncertainty:-      90                  
     Required Time:=    1038                  
      Launch Clock:-     100                  
         Data Path:-     216                  
             Slack:=     722                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   150     52    -  (arrival)      rptr_empty/rbin_reg_0_/CLK 
    216     316    42     10  2.1  DFFARX1_RVT    rptr_empty/rbin_reg_0_/Q   
      0     316     -     10    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/A2[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 272: MET (722 ps) Setup Check with Pin fifomem/genblk1_4__U/CE2->A2[0]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_0_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_4__U/A2[0]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000          100     
                                              
             Setup:-    -128                  
       Uncertainty:-      90                  
     Required Time:=    1038                  
      Launch Clock:-     100                  
         Data Path:-     216                  
             Slack:=     722                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   150     52    -  (arrival)      rptr_empty/rbin_reg_0_/CLK 
    216     316    42     10  2.1  DFFARX1_RVT    rptr_empty/rbin_reg_0_/Q   
      0     316     -     10    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/A2[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 273: MET (722 ps) Setup Check with Pin fifomem/genblk1_3__U/CE2->A2[0]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_0_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_3__U/A2[0]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000          100     
                                              
             Setup:-    -128                  
       Uncertainty:-      90                  
     Required Time:=    1038                  
      Launch Clock:-     100                  
         Data Path:-     216                  
             Slack:=     722                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   150     52    -  (arrival)      rptr_empty/rbin_reg_0_/CLK 
    216     316    42     10  2.1  DFFARX1_RVT    rptr_empty/rbin_reg_0_/Q   
      0     316     -     10    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/A2[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 274: MET (722 ps) Setup Check with Pin fifomem/genblk1_2__U/CE2->A2[0]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_0_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_2__U/A2[0]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000          100     
                                              
             Setup:-    -128                  
       Uncertainty:-      90                  
     Required Time:=    1038                  
      Launch Clock:-     100                  
         Data Path:-     216                  
             Slack:=     722                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   150     52    -  (arrival)      rptr_empty/rbin_reg_0_/CLK 
    216     316    42     10  2.1  DFFARX1_RVT    rptr_empty/rbin_reg_0_/Q   
      0     316     -     10    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/A2[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 275: MET (722 ps) Setup Check with Pin fifomem/genblk1_1__U/CE2->A2[0]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_0_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_1__U/A2[0]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000          100     
                                              
             Setup:-    -128                  
       Uncertainty:-      90                  
     Required Time:=    1038                  
      Launch Clock:-     100                  
         Data Path:-     216                  
             Slack:=     722                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   150     52    -  (arrival)      rptr_empty/rbin_reg_0_/CLK 
    216     316    42     10  2.1  DFFARX1_RVT    rptr_empty/rbin_reg_0_/Q   
      0     316     -     10    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/A2[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 276: MET (722 ps) Setup Check with Pin fifomem/genblk1_0__U/CE2->A2[0]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_0_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_0__U/A2[0]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000          100     
                                              
             Setup:-    -128                  
       Uncertainty:-      90                  
     Required Time:=    1038                  
      Launch Clock:-     100                  
         Data Path:-     216                  
             Slack:=     722                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   150     52    -  (arrival)      rptr_empty/rbin_reg_0_/CLK 
    216     316    42     10  2.1  DFFARX1_RVT    rptr_empty/rbin_reg_0_/Q   
      0     316     -     10    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/A2[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 277: MET (723 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->A1[0]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_0_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_7__U/A1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000          100     
                                              
             Setup:-    -123                  
       Uncertainty:-      90                  
     Required Time:=    1033                  
      Launch Clock:-     100                  
         Data Path:-     210                  
             Slack:=     723                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   150     52    -  (arrival)      wptr_full/wbin_reg_0_/CLK  
    156     256    49      4  2.5  DFFARX2_RVT    wptr_full/wbin_reg_0_/QN   
     55     310    54     15  4.5  INVX1_RVT      wptr_full/fopt8865/Y       
      0     310     -     15    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/A1[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 278: MET (723 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->A1[0]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_0_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_6__U/A1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000          100     
                                              
             Setup:-    -123                  
       Uncertainty:-      90                  
     Required Time:=    1033                  
      Launch Clock:-     100                  
         Data Path:-     210                  
             Slack:=     723                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   150     52    -  (arrival)      wptr_full/wbin_reg_0_/CLK  
    156     256    49      4  2.5  DFFARX2_RVT    wptr_full/wbin_reg_0_/QN   
     55     310    54     15  4.5  INVX1_RVT      wptr_full/fopt8865/Y       
      0     310     -     15    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/A1[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 279: MET (723 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->A1[0]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_0_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_5__U/A1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000          100     
                                              
             Setup:-    -123                  
       Uncertainty:-      90                  
     Required Time:=    1033                  
      Launch Clock:-     100                  
         Data Path:-     210                  
             Slack:=     723                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   150     52    -  (arrival)      wptr_full/wbin_reg_0_/CLK  
    156     256    49      4  2.5  DFFARX2_RVT    wptr_full/wbin_reg_0_/QN   
     55     310    54     15  4.5  INVX1_RVT      wptr_full/fopt8865/Y       
      0     310     -     15    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/A1[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 280: MET (723 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->A1[0]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_0_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_4__U/A1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000          100     
                                              
             Setup:-    -123                  
       Uncertainty:-      90                  
     Required Time:=    1033                  
      Launch Clock:-     100                  
         Data Path:-     210                  
             Slack:=     723                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   150     52    -  (arrival)      wptr_full/wbin_reg_0_/CLK  
    156     256    49      4  2.5  DFFARX2_RVT    wptr_full/wbin_reg_0_/QN   
     55     310    54     15  4.5  INVX1_RVT      wptr_full/fopt8865/Y       
      0     310     -     15    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/A1[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 281: MET (723 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->A1[0]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_0_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_3__U/A1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000          100     
                                              
             Setup:-    -123                  
       Uncertainty:-      90                  
     Required Time:=    1033                  
      Launch Clock:-     100                  
         Data Path:-     210                  
             Slack:=     723                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   150     52    -  (arrival)      wptr_full/wbin_reg_0_/CLK  
    156     256    49      4  2.5  DFFARX2_RVT    wptr_full/wbin_reg_0_/QN   
     55     310    54     15  4.5  INVX1_RVT      wptr_full/fopt8865/Y       
      0     310     -     15    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/A1[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 282: MET (723 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->A1[0]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_0_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_2__U/A1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000          100     
                                              
             Setup:-    -123                  
       Uncertainty:-      90                  
     Required Time:=    1033                  
      Launch Clock:-     100                  
         Data Path:-     210                  
             Slack:=     723                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   150     52    -  (arrival)      wptr_full/wbin_reg_0_/CLK  
    156     256    49      4  2.5  DFFARX2_RVT    wptr_full/wbin_reg_0_/QN   
     55     310    54     15  4.5  INVX1_RVT      wptr_full/fopt8865/Y       
      0     310     -     15    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/A1[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 283: MET (723 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->A1[0]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_0_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_1__U/A1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000          100     
                                              
             Setup:-    -123                  
       Uncertainty:-      90                  
     Required Time:=    1033                  
      Launch Clock:-     100                  
         Data Path:-     210                  
             Slack:=     723                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   150     52    -  (arrival)      wptr_full/wbin_reg_0_/CLK  
    156     256    49      4  2.5  DFFARX2_RVT    wptr_full/wbin_reg_0_/QN   
     55     310    54     15  4.5  INVX1_RVT      wptr_full/fopt8865/Y       
      0     310     -     15    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/A1[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 284: MET (723 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->A1[0]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_0_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_0__U/A1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000          100     
                                              
             Setup:-    -123                  
       Uncertainty:-      90                  
     Required Time:=    1033                  
      Launch Clock:-     100                  
         Data Path:-     210                  
             Slack:=     723                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   150     52    -  (arrival)      wptr_full/wbin_reg_0_/CLK  
    156     256    49      4  2.5  DFFARX2_RVT    wptr_full/wbin_reg_0_/QN   
     55     310    54     15  4.5  INVX1_RVT      wptr_full/fopt8865/Y       
      0     310     -     15    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/A1[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 285: MET (723 ps) Setup Check with Pin fifomem/genblk1_7__U/CE2->A2[5]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_5_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_7__U/A2[5]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000          100     
                                              
             Setup:-    -128                  
       Uncertainty:-      90                  
     Required Time:=    1038                  
      Launch Clock:-     100                  
         Data Path:-     215                  
             Slack:=     723                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   150     52    -  (arrival)      rptr_empty/rbin_reg_5_/CLK 
    171     271    66      4  3.7  DFFARX1_RVT    rptr_empty/rbin_reg_5_/QN  
     44     315    43     14  3.9  INVX2_RVT      rptr_empty/g6056/Y         
      0     315     -     14    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/A2[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 286: MET (723 ps) Setup Check with Pin fifomem/genblk1_6__U/CE2->A2[5]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_5_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_6__U/A2[5]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000          100     
                                              
             Setup:-    -128                  
       Uncertainty:-      90                  
     Required Time:=    1038                  
      Launch Clock:-     100                  
         Data Path:-     215                  
             Slack:=     723                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   150     52    -  (arrival)      rptr_empty/rbin_reg_5_/CLK 
    171     271    66      4  3.7  DFFARX1_RVT    rptr_empty/rbin_reg_5_/QN  
     44     315    43     14  3.9  INVX2_RVT      rptr_empty/g6056/Y         
      0     315     -     14    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/A2[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 287: MET (723 ps) Setup Check with Pin fifomem/genblk1_5__U/CE2->A2[5]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_5_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_5__U/A2[5]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000          100     
                                              
             Setup:-    -128                  
       Uncertainty:-      90                  
     Required Time:=    1038                  
      Launch Clock:-     100                  
         Data Path:-     215                  
             Slack:=     723                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   150     52    -  (arrival)      rptr_empty/rbin_reg_5_/CLK 
    171     271    66      4  3.7  DFFARX1_RVT    rptr_empty/rbin_reg_5_/QN  
     44     315    43     14  3.9  INVX2_RVT      rptr_empty/g6056/Y         
      0     315     -     14    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/A2[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 288: MET (723 ps) Setup Check with Pin fifomem/genblk1_4__U/CE2->A2[5]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_5_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_4__U/A2[5]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000          100     
                                              
             Setup:-    -128                  
       Uncertainty:-      90                  
     Required Time:=    1038                  
      Launch Clock:-     100                  
         Data Path:-     215                  
             Slack:=     723                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   150     52    -  (arrival)      rptr_empty/rbin_reg_5_/CLK 
    171     271    66      4  3.7  DFFARX1_RVT    rptr_empty/rbin_reg_5_/QN  
     44     315    43     14  3.9  INVX2_RVT      rptr_empty/g6056/Y         
      0     315     -     14    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/A2[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 289: MET (723 ps) Setup Check with Pin fifomem/genblk1_3__U/CE2->A2[5]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_5_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_3__U/A2[5]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000          100     
                                              
             Setup:-    -128                  
       Uncertainty:-      90                  
     Required Time:=    1038                  
      Launch Clock:-     100                  
         Data Path:-     215                  
             Slack:=     723                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   150     52    -  (arrival)      rptr_empty/rbin_reg_5_/CLK 
    171     271    66      4  3.7  DFFARX1_RVT    rptr_empty/rbin_reg_5_/QN  
     44     315    43     14  3.9  INVX2_RVT      rptr_empty/g6056/Y         
      0     315     -     14    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/A2[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 290: MET (723 ps) Setup Check with Pin fifomem/genblk1_2__U/CE2->A2[5]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_5_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_2__U/A2[5]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000          100     
                                              
             Setup:-    -128                  
       Uncertainty:-      90                  
     Required Time:=    1038                  
      Launch Clock:-     100                  
         Data Path:-     215                  
             Slack:=     723                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   150     52    -  (arrival)      rptr_empty/rbin_reg_5_/CLK 
    171     271    66      4  3.7  DFFARX1_RVT    rptr_empty/rbin_reg_5_/QN  
     44     315    43     14  3.9  INVX2_RVT      rptr_empty/g6056/Y         
      0     315     -     14    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/A2[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 291: MET (723 ps) Setup Check with Pin fifomem/genblk1_1__U/CE2->A2[5]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_5_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_1__U/A2[5]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000          100     
                                              
             Setup:-    -128                  
       Uncertainty:-      90                  
     Required Time:=    1038                  
      Launch Clock:-     100                  
         Data Path:-     215                  
             Slack:=     723                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   150     52    -  (arrival)      rptr_empty/rbin_reg_5_/CLK 
    171     271    66      4  3.7  DFFARX1_RVT    rptr_empty/rbin_reg_5_/QN  
     44     315    43     14  3.9  INVX2_RVT      rptr_empty/g6056/Y         
      0     315     -     14    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/A2[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 292: MET (723 ps) Setup Check with Pin fifomem/genblk1_0__U/CE2->A2[5]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_5_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_0__U/A2[5]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000          100     
                                              
             Setup:-    -128                  
       Uncertainty:-      90                  
     Required Time:=    1038                  
      Launch Clock:-     100                  
         Data Path:-     215                  
             Slack:=     723                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   150     52    -  (arrival)      rptr_empty/rbin_reg_5_/CLK 
    171     271    66      4  3.7  DFFARX1_RVT    rptr_empty/rbin_reg_5_/QN  
     44     315    43     14  3.9  INVX2_RVT      rptr_empty/g6056/Y         
      0     315     -     14    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/A2[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 293: MET (732 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->A1[6]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_6_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_7__U/A1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000          100     
                                              
             Setup:-    -128                  
       Uncertainty:-      90                  
     Required Time:=    1038                  
      Launch Clock:-     100                  
         Data Path:-     206                  
             Slack:=     732                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   150     52    -  (arrival)      wptr_full/wbin_reg_6_/CLK  
    160     260    52      4  3.2  DFFARX2_RVT    wptr_full/wbin_reg_6_/QN   
     46     306    44     15  6.0  INVX2_RVT      wptr_full/fopt8850/Y       
      0     306     -     15    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/A1[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 294: MET (732 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->A1[6]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_6_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_6__U/A1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000          100     
                                              
             Setup:-    -128                  
       Uncertainty:-      90                  
     Required Time:=    1038                  
      Launch Clock:-     100                  
         Data Path:-     206                  
             Slack:=     732                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   150     52    -  (arrival)      wptr_full/wbin_reg_6_/CLK  
    160     260    52      4  3.2  DFFARX2_RVT    wptr_full/wbin_reg_6_/QN   
     46     306    44     15  6.0  INVX2_RVT      wptr_full/fopt8850/Y       
      0     306     -     15    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/A1[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 295: MET (732 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->A1[6]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_6_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_5__U/A1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000          100     
                                              
             Setup:-    -128                  
       Uncertainty:-      90                  
     Required Time:=    1038                  
      Launch Clock:-     100                  
         Data Path:-     206                  
             Slack:=     732                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   150     52    -  (arrival)      wptr_full/wbin_reg_6_/CLK  
    160     260    52      4  3.2  DFFARX2_RVT    wptr_full/wbin_reg_6_/QN   
     46     306    44     15  6.0  INVX2_RVT      wptr_full/fopt8850/Y       
      0     306     -     15    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/A1[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 296: MET (732 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->A1[6]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_6_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_4__U/A1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000          100     
                                              
             Setup:-    -128                  
       Uncertainty:-      90                  
     Required Time:=    1038                  
      Launch Clock:-     100                  
         Data Path:-     206                  
             Slack:=     732                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   150     52    -  (arrival)      wptr_full/wbin_reg_6_/CLK  
    160     260    52      4  3.2  DFFARX2_RVT    wptr_full/wbin_reg_6_/QN   
     46     306    44     15  6.0  INVX2_RVT      wptr_full/fopt8850/Y       
      0     306     -     15    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/A1[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 297: MET (732 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->A1[6]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_6_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_3__U/A1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000          100     
                                              
             Setup:-    -128                  
       Uncertainty:-      90                  
     Required Time:=    1038                  
      Launch Clock:-     100                  
         Data Path:-     206                  
             Slack:=     732                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   150     52    -  (arrival)      wptr_full/wbin_reg_6_/CLK  
    160     260    52      4  3.2  DFFARX2_RVT    wptr_full/wbin_reg_6_/QN   
     46     306    44     15  6.0  INVX2_RVT      wptr_full/fopt8850/Y       
      0     306     -     15    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/A1[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 298: MET (732 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->A1[6]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_6_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_2__U/A1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000          100     
                                              
             Setup:-    -128                  
       Uncertainty:-      90                  
     Required Time:=    1038                  
      Launch Clock:-     100                  
         Data Path:-     206                  
             Slack:=     732                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   150     52    -  (arrival)      wptr_full/wbin_reg_6_/CLK  
    160     260    52      4  3.2  DFFARX2_RVT    wptr_full/wbin_reg_6_/QN   
     46     306    44     15  6.0  INVX2_RVT      wptr_full/fopt8850/Y       
      0     306     -     15    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/A1[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 299: MET (732 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->A1[6]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_6_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_1__U/A1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000          100     
                                              
             Setup:-    -128                  
       Uncertainty:-      90                  
     Required Time:=    1038                  
      Launch Clock:-     100                  
         Data Path:-     206                  
             Slack:=     732                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   150     52    -  (arrival)      wptr_full/wbin_reg_6_/CLK  
    160     260    52      4  3.2  DFFARX2_RVT    wptr_full/wbin_reg_6_/QN   
     46     306    44     15  6.0  INVX2_RVT      wptr_full/fopt8850/Y       
      0     306     -     15    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/A1[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 300: MET (732 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->A1[6]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_6_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_0__U/A1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000          100     
                                              
             Setup:-    -128                  
       Uncertainty:-      90                  
     Required Time:=    1038                  
      Launch Clock:-     100                  
         Data Path:-     206                  
             Slack:=     732                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   150     52    -  (arrival)      wptr_full/wbin_reg_6_/CLK  
    160     260    52      4  3.2  DFFARX2_RVT    wptr_full/wbin_reg_6_/QN   
     46     306    44     15  6.0  INVX2_RVT      wptr_full/fopt8850/Y       
      0     306     -     15    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/A1[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 301: MET (735 ps) Setup Check with Pin fifomem/genblk1_7__U/CE2->A2[6]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_6_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_7__U/A2[6]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000          100     
                                              
             Setup:-    -130                  
       Uncertainty:-      90                  
     Required Time:=    1040                  
      Launch Clock:-     100                  
         Data Path:-     205                  
             Slack:=     735                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   150     52    -  (arrival)      rptr_empty/rbin_reg_6_/CLK 
    167     267    59      7  4.6  DFFARX2_RVT    rptr_empty/rbin_reg_6_/QN  
     38     305    38     14  3.2  INVX2_RVT      rptr_empty/g6058/Y         
      0     305     -     14    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/A2[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 302: MET (735 ps) Setup Check with Pin fifomem/genblk1_6__U/CE2->A2[6]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_6_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_6__U/A2[6]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000          100     
                                              
             Setup:-    -130                  
       Uncertainty:-      90                  
     Required Time:=    1040                  
      Launch Clock:-     100                  
         Data Path:-     205                  
             Slack:=     735                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   150     52    -  (arrival)      rptr_empty/rbin_reg_6_/CLK 
    167     267    59      7  4.6  DFFARX2_RVT    rptr_empty/rbin_reg_6_/QN  
     38     305    38     14  3.2  INVX2_RVT      rptr_empty/g6058/Y         
      0     305     -     14    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/A2[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 303: MET (735 ps) Setup Check with Pin fifomem/genblk1_5__U/CE2->A2[6]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_6_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_5__U/A2[6]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000          100     
                                              
             Setup:-    -130                  
       Uncertainty:-      90                  
     Required Time:=    1040                  
      Launch Clock:-     100                  
         Data Path:-     205                  
             Slack:=     735                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   150     52    -  (arrival)      rptr_empty/rbin_reg_6_/CLK 
    167     267    59      7  4.6  DFFARX2_RVT    rptr_empty/rbin_reg_6_/QN  
     38     305    38     14  3.2  INVX2_RVT      rptr_empty/g6058/Y         
      0     305     -     14    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/A2[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 304: MET (735 ps) Setup Check with Pin fifomem/genblk1_4__U/CE2->A2[6]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_6_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_4__U/A2[6]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000          100     
                                              
             Setup:-    -130                  
       Uncertainty:-      90                  
     Required Time:=    1040                  
      Launch Clock:-     100                  
         Data Path:-     205                  
             Slack:=     735                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   150     52    -  (arrival)      rptr_empty/rbin_reg_6_/CLK 
    167     267    59      7  4.6  DFFARX2_RVT    rptr_empty/rbin_reg_6_/QN  
     38     305    38     14  3.2  INVX2_RVT      rptr_empty/g6058/Y         
      0     305     -     14    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/A2[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 305: MET (735 ps) Setup Check with Pin fifomem/genblk1_3__U/CE2->A2[6]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_6_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_3__U/A2[6]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000          100     
                                              
             Setup:-    -130                  
       Uncertainty:-      90                  
     Required Time:=    1040                  
      Launch Clock:-     100                  
         Data Path:-     205                  
             Slack:=     735                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   150     52    -  (arrival)      rptr_empty/rbin_reg_6_/CLK 
    167     267    59      7  4.6  DFFARX2_RVT    rptr_empty/rbin_reg_6_/QN  
     38     305    38     14  3.2  INVX2_RVT      rptr_empty/g6058/Y         
      0     305     -     14    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/A2[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 306: MET (735 ps) Setup Check with Pin fifomem/genblk1_2__U/CE2->A2[6]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_6_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_2__U/A2[6]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000          100     
                                              
             Setup:-    -130                  
       Uncertainty:-      90                  
     Required Time:=    1040                  
      Launch Clock:-     100                  
         Data Path:-     205                  
             Slack:=     735                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   150     52    -  (arrival)      rptr_empty/rbin_reg_6_/CLK 
    167     267    59      7  4.6  DFFARX2_RVT    rptr_empty/rbin_reg_6_/QN  
     38     305    38     14  3.2  INVX2_RVT      rptr_empty/g6058/Y         
      0     305     -     14    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/A2[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 307: MET (735 ps) Setup Check with Pin fifomem/genblk1_1__U/CE2->A2[6]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_6_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_1__U/A2[6]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000          100     
                                              
             Setup:-    -130                  
       Uncertainty:-      90                  
     Required Time:=    1040                  
      Launch Clock:-     100                  
         Data Path:-     205                  
             Slack:=     735                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   150     52    -  (arrival)      rptr_empty/rbin_reg_6_/CLK 
    167     267    59      7  4.6  DFFARX2_RVT    rptr_empty/rbin_reg_6_/QN  
     38     305    38     14  3.2  INVX2_RVT      rptr_empty/g6058/Y         
      0     305     -     14    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/A2[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 308: MET (735 ps) Setup Check with Pin fifomem/genblk1_0__U/CE2->A2[6]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_6_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_0__U/A2[6]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000          100     
                                              
             Setup:-    -130                  
       Uncertainty:-      90                  
     Required Time:=    1040                  
      Launch Clock:-     100                  
         Data Path:-     205                  
             Slack:=     735                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   150     52    -  (arrival)      rptr_empty/rbin_reg_6_/CLK 
    167     267    59      7  4.6  DFFARX2_RVT    rptr_empty/rbin_reg_6_/QN  
     38     305    38     14  3.2  INVX2_RVT      rptr_empty/g6058/Y         
      0     305     -     14    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/A2[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 309: MET (742 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->A1[5]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_5_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_7__U/A1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000          100     
                                              
             Setup:-    -128                  
       Uncertainty:-      90                  
     Required Time:=    1038                  
      Launch Clock:-     100                  
         Data Path:-     196                  
             Slack:=     742                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   150     52    -  (arrival)      wptr_full/wbin_reg_5_/CLK  
    152     252    48      2  1.6  DFFARX1_RVT    wptr_full/wbin_reg_5_/QN   
     44     296    42     12  2.9  INVX1_RVT      wptr_full/fopt8832/Y       
      0     296     -     12    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/A1[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 310: MET (742 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->A1[5]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_5_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_6__U/A1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000          100     
                                              
             Setup:-    -128                  
       Uncertainty:-      90                  
     Required Time:=    1038                  
      Launch Clock:-     100                  
         Data Path:-     196                  
             Slack:=     742                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   150     52    -  (arrival)      wptr_full/wbin_reg_5_/CLK  
    152     252    48      2  1.6  DFFARX1_RVT    wptr_full/wbin_reg_5_/QN   
     44     296    42     12  2.9  INVX1_RVT      wptr_full/fopt8832/Y       
      0     296     -     12    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/A1[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 311: MET (742 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->A1[5]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_5_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_5__U/A1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000          100     
                                              
             Setup:-    -128                  
       Uncertainty:-      90                  
     Required Time:=    1038                  
      Launch Clock:-     100                  
         Data Path:-     196                  
             Slack:=     742                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   150     52    -  (arrival)      wptr_full/wbin_reg_5_/CLK  
    152     252    48      2  1.6  DFFARX1_RVT    wptr_full/wbin_reg_5_/QN   
     44     296    42     12  2.9  INVX1_RVT      wptr_full/fopt8832/Y       
      0     296     -     12    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/A1[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 312: MET (742 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->A1[5]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_5_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_4__U/A1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000          100     
                                              
             Setup:-    -128                  
       Uncertainty:-      90                  
     Required Time:=    1038                  
      Launch Clock:-     100                  
         Data Path:-     196                  
             Slack:=     742                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   150     52    -  (arrival)      wptr_full/wbin_reg_5_/CLK  
    152     252    48      2  1.6  DFFARX1_RVT    wptr_full/wbin_reg_5_/QN   
     44     296    42     12  2.9  INVX1_RVT      wptr_full/fopt8832/Y       
      0     296     -     12    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/A1[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 313: MET (742 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->A1[5]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_5_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_3__U/A1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000          100     
                                              
             Setup:-    -128                  
       Uncertainty:-      90                  
     Required Time:=    1038                  
      Launch Clock:-     100                  
         Data Path:-     196                  
             Slack:=     742                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   150     52    -  (arrival)      wptr_full/wbin_reg_5_/CLK  
    152     252    48      2  1.6  DFFARX1_RVT    wptr_full/wbin_reg_5_/QN   
     44     296    42     12  2.9  INVX1_RVT      wptr_full/fopt8832/Y       
      0     296     -     12    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/A1[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 314: MET (742 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->A1[5]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_5_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_2__U/A1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000          100     
                                              
             Setup:-    -128                  
       Uncertainty:-      90                  
     Required Time:=    1038                  
      Launch Clock:-     100                  
         Data Path:-     196                  
             Slack:=     742                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   150     52    -  (arrival)      wptr_full/wbin_reg_5_/CLK  
    152     252    48      2  1.6  DFFARX1_RVT    wptr_full/wbin_reg_5_/QN   
     44     296    42     12  2.9  INVX1_RVT      wptr_full/fopt8832/Y       
      0     296     -     12    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/A1[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 315: MET (742 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->A1[5]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_5_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_1__U/A1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000          100     
                                              
             Setup:-    -128                  
       Uncertainty:-      90                  
     Required Time:=    1038                  
      Launch Clock:-     100                  
         Data Path:-     196                  
             Slack:=     742                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   150     52    -  (arrival)      wptr_full/wbin_reg_5_/CLK  
    152     252    48      2  1.6  DFFARX1_RVT    wptr_full/wbin_reg_5_/QN   
     44     296    42     12  2.9  INVX1_RVT      wptr_full/fopt8832/Y       
      0     296     -     12    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/A1[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 316: MET (742 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->A1[5]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_5_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_0__U/A1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000          100     
                                              
             Setup:-    -128                  
       Uncertainty:-      90                  
     Required Time:=    1038                  
      Launch Clock:-     100                  
         Data Path:-     196                  
             Slack:=     742                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   150     52    -  (arrival)      wptr_full/wbin_reg_5_/CLK  
    152     252    48      2  1.6  DFFARX1_RVT    wptr_full/wbin_reg_5_/QN   
     44     296    42     12  2.9  INVX1_RVT      wptr_full/fopt8832/Y       
      0     296     -     12    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/A1[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved

Some unconstrained paths have not been displayed.
Use -unconstrained or set the root attribute 'timing_report_unconstrained' to 'true' to see only these unconstrained paths.

