Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Sun Jul 21 19:22:17 2019
| Host         : Host-001 running 64-bit Fedora release 27 (Twenty Seven)
| Command      : report_timing_summary -file place_design_timing_summary.rpt
| Design       : top_blink_leds
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There is 1 input port with no input delay but user has a false path constraint. (MEDIUM)


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.614        0.000                      0                   28        0.254        0.000                      0                   28        4.500        0.000                       0                    29  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
gclk100  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
gclk100             7.614        0.000                      0                   28        0.254        0.000                      0                   28        4.500        0.000                       0                    29  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  gclk100
  To Clock:  gclk100

Setup :            0  Failing Endpoints,  Worst Slack        7.614ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.254ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.614ns  (required time - arrival time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by gclk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by gclk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gclk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gclk100 rise@10.000ns - gclk100 rise@0.000ns)
  Data Path Delay:        2.377ns  (logic 2.034ns (85.570%)  route 0.343ns (14.430%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 14.878 - 10.000 ) 
    Source Clock Delay      (SCD):    5.174ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.043ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.050ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk100 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  gclk100 (IN)
                         net (fo=0)                   0.000     0.000    gclk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  gclk100_IBUF_inst/O
                         net (fo=1, estimated)        1.967     3.456    gclk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.552 r  gclk100_IBUF_BUFG_inst/O
                         net (fo=28, estimated)       1.622     5.174    gclk100_IBUF_BUFG
    SLICE_X65Y58         FDRE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y58         FDRE (Prop_fdre_C_Q)         0.456     5.630 r  counter_reg[1]/Q
                         net (fo=1, estimated)        0.343     5.973    counter_reg_n_0_[1]
    SLICE_X65Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.647 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, estimated)        0.000     6.647    counter_reg[0]_i_1_n_0
    SLICE_X65Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.761 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, estimated)        0.000     6.761    counter_reg[4]_i_1_n_0
    SLICE_X65Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.875 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, estimated)        0.000     6.875    counter_reg[8]_i_1_n_0
    SLICE_X65Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.989 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, estimated)        0.000     6.989    counter_reg[12]_i_1_n_0
    SLICE_X65Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.103 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, estimated)        0.000     7.103    counter_reg[16]_i_1_n_0
    SLICE_X65Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.217 r  counter_reg[20]_i_1/CO[3]
                         net (fo=1, estimated)        0.000     7.217    counter_reg[20]_i_1_n_0
    SLICE_X65Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.551 r  counter_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.551    counter_reg[24]_i_1_n_6
    SLICE_X65Y64         FDRE                                         r  counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk100 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  gclk100 (IN)
                         net (fo=0)                   0.000    10.000    gclk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  gclk100_IBUF_inst/O
                         net (fo=1, estimated)        1.869    13.287    gclk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.378 r  gclk100_IBUF_BUFG_inst/O
                         net (fo=28, estimated)       1.500    14.878    gclk100_IBUF_BUFG
    SLICE_X65Y64         FDRE                                         r  counter_reg[25]/C
                         clock pessimism              0.268    15.146    
                         clock uncertainty           -0.043    15.103    
    SLICE_X65Y64         FDRE (Setup_fdre_C_D)        0.062    15.165    counter_reg[25]
  -------------------------------------------------------------------
                         required time                         15.165    
                         arrival time                          -7.551    
  -------------------------------------------------------------------
                         slack                                  7.614    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by gclk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by gclk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gclk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gclk100 rise@0.000ns - gclk100 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.249ns (66.469%)  route 0.126ns (33.531%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.205ns
    Source Clock Delay      (SCD):    1.700ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk100 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  gclk100 (IN)
                         net (fo=0)                   0.000     0.000    gclk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  gclk100_IBUF_inst/O
                         net (fo=1, estimated)        0.829     1.086    gclk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.112 r  gclk100_IBUF_BUFG_inst/O
                         net (fo=28, estimated)       0.588     1.700    gclk100_IBUF_BUFG
    SLICE_X65Y60         FDRE                                         r  counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y60         FDRE (Prop_fdre_C_Q)         0.141     1.841 r  counter_reg[11]/Q
                         net (fo=1, estimated)        0.126     1.966    counter_reg_n_0_[11]
    SLICE_X65Y60         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.074 r  counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.074    counter_reg[8]_i_1_n_4
    SLICE_X65Y60         FDRE                                         r  counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk100 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  gclk100 (IN)
                         net (fo=0)                   0.000     0.000    gclk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  gclk100_IBUF_inst/O
                         net (fo=1, estimated)        0.873     1.317    gclk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.346 r  gclk100_IBUF_BUFG_inst/O
                         net (fo=28, estimated)       0.859     2.205    gclk100_IBUF_BUFG
    SLICE_X65Y60         FDRE                                         r  counter_reg[11]/C
                         clock pessimism             -0.490     1.716    
    SLICE_X65Y60         FDRE (Hold_fdre_C_D)         0.105     1.821    counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           2.074    
  -------------------------------------------------------------------
                         slack                                  0.254    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         gclk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { gclk100 }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  gclk100_IBUF_BUFG_inst/I
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y58    counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y60    counter_reg[10]/C



