verilog xil_defaultlib --include "../../../../pynqz2.srcs/sources_1/bd/pynqz2/ipshared/ec67/hdl" --include "../../../../pynqz2.srcs/sources_1/bd/pynqz2/ipshared/2d50/hdl" --include "../../../../pynqz2.srcs/sources_1/bd/pynqz2/ip/pynqz2_ps7_0" \
"../../../bd/pynqz2/ip/pynqz2_ps7_0/sim/pynqz2_ps7_0.v" \
"../../../bd/pynqz2/ip/pynqz2_xlconstant_0_1/sim/pynqz2_xlconstant_0_1.v" \
"../../../bd/pynqz2/ip/pynqz2_util_vector_logic_0_0/sim/pynqz2_util_vector_logic_0_0.v" \
"../../../bd/pynqz2/ip/pynqz2_dtpu_core_0_0/sim/pynqz2_dtpu_core_0_0.v" \
"../../../bd/pynqz2/ip/pynqz2_xbar_10/sim/pynqz2_xbar_10.v" \
"../../../bd/pynqz2/ip/pynqz2_xbar_11/sim/pynqz2_xbar_11.v" \
"../../../bd/pynqz2/ip/pynqz2_xlconcat_0_1/sim/pynqz2_xlconcat_0_1.v" \
"../../../bd/pynqz2/ip/pynqz2_util_vector_logic_1_1/sim/pynqz2_util_vector_logic_1_1.v" \
"../../../bd/pynqz2/sim/pynqz2.v" \
"../../../bd/pynqz2/ip/pynqz2_auto_pc_0/sim/pynqz2_auto_pc_0.v" \
"../../../bd/pynqz2/ip/pynqz2_auto_pc_1/sim/pynqz2_auto_pc_1.v" \

verilog xil_defaultlib "glbl.v"

nosort
