0.6
2019.2
Nov  6 2019
21:57:16
D:/shixi/fpga_prj/vivado/detector/detector.sim/sim_1/synth/func/xsim/tb_topmodule_func_synth.v,1637891379,verilog,,,,AD9220_ReadModule;AD9220_ReadTEST;TriggerModule;clk_wiz_0;clk_wiz_0_clk_wiz_0_clk_wiz;data_process;dbg_hub_CV;fifo_generator_0;fifo_generator_0_bindec;fifo_generator_0_bindec_0;fifo_generator_0_blk_mem_gen_generic_cstr;fifo_generator_0_blk_mem_gen_mux__parameterized0;fifo_generator_0_blk_mem_gen_prim_width;fifo_generator_0_blk_mem_gen_prim_width__parameterized0;fifo_generator_0_blk_mem_gen_prim_width__parameterized1;fifo_generator_0_blk_mem_gen_prim_wrapper;fifo_generator_0_blk_mem_gen_prim_wrapper__parameterized0;fifo_generator_0_blk_mem_gen_prim_wrapper__parameterized1;fifo_generator_0_blk_mem_gen_top;fifo_generator_0_blk_mem_gen_v8_4_4;fifo_generator_0_blk_mem_gen_v8_4_4_synth;fifo_generator_0_clk_x_pntrs;fifo_generator_0_compare;fifo_generator_0_compare_1;fifo_generator_0_compare_2;fifo_generator_0_compare_3;fifo_generator_0_compare_4;fifo_generator_0_compare_5;fifo_generator_0_fifo_generator_ramfifo;fifo_generator_0_fifo_generator_top;fifo_generator_0_fifo_generator_v13_2_5;fifo_generator_0_fifo_generator_v13_2_5_synth;fifo_generator_0_memory;fifo_generator_0_rd_bin_cntr;fifo_generator_0_rd_dc_as;fifo_generator_0_rd_logic;fifo_generator_0_rd_status_flags_as;fifo_generator_0_reset_blk_ramfifo;fifo_generator_0_wr_bin_cntr;fifo_generator_0_wr_dc_as;fifo_generator_0_wr_logic;fifo_generator_0_wr_status_flags_as;fifo_generator_0_xpm_cdc_gray;fifo_generator_0_xpm_cdc_gray__2;fifo_wr;glbl;ila_0;ila_0_blk_mem_gen_v8_4_4;ila_0_blk_mem_gen_v8_4_4_bindec;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_generic_cstr;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_mux__parameterized0;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_prim_width;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized0;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized1;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized10;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized11;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized12;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized13;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized14;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized15;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized16;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized17;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized18;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized19;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized2;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized20;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized21;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized22;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized23;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized24;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized25;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized26;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized27;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized28;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized29;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized3;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized30;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized31;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized32;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized33;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized34;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized35;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized36;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized37;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized38;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized39;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized4;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized40;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized5;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized6;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized7;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized8;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized9;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized0;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized1;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized10;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized11;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized12;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized13;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized14;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized15;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized16;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized17;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized18;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized19;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized2;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized20;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized21;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized22;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized23;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized24;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized25;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized26;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized27;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized28;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized29;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized3;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized30;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized31;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized32;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized33;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized34;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized35;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized36;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized37;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized38;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized39;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized4;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized40;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized5;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized6;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized7;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized8;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized9;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_top;ila_0_blk_mem_gen_v8_4_4_synth;ila_0_ila_v6_2_10_ila;ila_0_ila_v6_2_10_ila_cap_addrgen;ila_0_ila_v6_2_10_ila_cap_ctrl_legacy;ila_0_ila_v6_2_10_ila_cap_sample_counter;ila_0_ila_v6_2_10_ila_cap_window_counter;ila_0_ila_v6_2_10_ila_core;ila_0_ila_v6_2_10_ila_register;ila_0_ila_v6_2_10_ila_reset_ctrl;ila_0_ila_v6_2_10_ila_trace_memory;ila_0_ila_v6_2_10_ila_trig_match;ila_0_ila_v6_2_10_ila_trigger;ila_0_ltlib_v1_0_0_all_typeA;ila_0_ltlib_v1_0_0_all_typeA_1;ila_0_ltlib_v1_0_0_all_typeA__parameterized0;ila_0_ltlib_v1_0_0_all_typeA__parameterized1;ila_0_ltlib_v1_0_0_all_typeA__parameterized1_30;ila_0_ltlib_v1_0_0_all_typeA__parameterized1_39;ila_0_ltlib_v1_0_0_all_typeA_slice;ila_0_ltlib_v1_0_0_all_typeA_slice_0;ila_0_ltlib_v1_0_0_all_typeA_slice_2;ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized0;ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized1;ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized1_28;ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized1_31;ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized1_32;ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized1_40;ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized1_41;ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized2;ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized2_33;ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized2_42;ila_0_ltlib_v1_0_0_allx_typeA;ila_0_ltlib_v1_0_0_allx_typeA__parameterized0;ila_0_ltlib_v1_0_0_allx_typeA__parameterized1;ila_0_ltlib_v1_0_0_allx_typeA_nodelay;ila_0_ltlib_v1_0_0_allx_typeA_nodelay_29;ila_0_ltlib_v1_0_0_allx_typeA_nodelay_38;ila_0_ltlib_v1_0_0_async_edge_xfer;ila_0_ltlib_v1_0_0_async_edge_xfer_3;ila_0_ltlib_v1_0_0_async_edge_xfer_4;ila_0_ltlib_v1_0_0_async_edge_xfer_5;ila_0_ltlib_v1_0_0_cfglut4;ila_0_ltlib_v1_0_0_cfglut4_34;ila_0_ltlib_v1_0_0_cfglut5;ila_0_ltlib_v1_0_0_cfglut5_26;ila_0_ltlib_v1_0_0_cfglut5_35;ila_0_ltlib_v1_0_0_cfglut6;ila_0_ltlib_v1_0_0_cfglut6_36;ila_0_ltlib_v1_0_0_cfglut6__parameterized0;ila_0_ltlib_v1_0_0_cfglut7;ila_0_ltlib_v1_0_0_cfglut7_25;ila_0_ltlib_v1_0_0_generic_memrd;ila_0_ltlib_v1_0_0_match;ila_0_ltlib_v1_0_0_match__parameterized0;ila_0_ltlib_v1_0_0_match__parameterized1;ila_0_ltlib_v1_0_0_match_nodelay;ila_0_ltlib_v1_0_0_match_nodelay_27;ila_0_ltlib_v1_0_0_match_nodelay_37;ila_0_ltlib_v1_0_0_rising_edge_detection;ila_0_ltlib_v1_0_0_rising_edge_detection_6;ila_0_xsdbs_v1_0_2_reg__parameterized13;ila_0_xsdbs_v1_0_2_reg__parameterized14;ila_0_xsdbs_v1_0_2_reg__parameterized15;ila_0_xsdbs_v1_0_2_reg__parameterized16;ila_0_xsdbs_v1_0_2_reg__parameterized17;ila_0_xsdbs_v1_0_2_reg__parameterized28;ila_0_xsdbs_v1_0_2_reg__parameterized29;ila_0_xsdbs_v1_0_2_reg__parameterized30;ila_0_xsdbs_v1_0_2_reg__parameterized31;ila_0_xsdbs_v1_0_2_reg__parameterized32;ila_0_xsdbs_v1_0_2_reg__parameterized33;ila_0_xsdbs_v1_0_2_reg__parameterized34;ila_0_xsdbs_v1_0_2_reg__parameterized35;ila_0_xsdbs_v1_0_2_reg__parameterized36;ila_0_xsdbs_v1_0_2_reg__parameterized37;ila_0_xsdbs_v1_0_2_reg__parameterized38;ila_0_xsdbs_v1_0_2_reg__parameterized39;ila_0_xsdbs_v1_0_2_reg__parameterized41;ila_0_xsdbs_v1_0_2_reg__parameterized43;ila_0_xsdbs_v1_0_2_reg__parameterized46;ila_0_xsdbs_v1_0_2_reg_ctl;ila_0_xsdbs_v1_0_2_reg_ctl_11;ila_0_xsdbs_v1_0_2_reg_ctl_12;ila_0_xsdbs_v1_0_2_reg_ctl_13;ila_0_xsdbs_v1_0_2_reg_ctl_14;ila_0_xsdbs_v1_0_2_reg_ctl_17;ila_0_xsdbs_v1_0_2_reg_ctl_19;ila_0_xsdbs_v1_0_2_reg_ctl_20;ila_0_xsdbs_v1_0_2_reg_ctl_21;ila_0_xsdbs_v1_0_2_reg_ctl_22;ila_0_xsdbs_v1_0_2_reg_ctl_23;ila_0_xsdbs_v1_0_2_reg_ctl__parameterized0;ila_0_xsdbs_v1_0_2_reg_ctl__parameterized1;ila_0_xsdbs_v1_0_2_reg_ctl__parameterized1_15;ila_0_xsdbs_v1_0_2_reg_ctl__parameterized1_18;ila_0_xsdbs_v1_0_2_reg_p2s;ila_0_xsdbs_v1_0_2_reg_p2s__parameterized0;ila_0_xsdbs_v1_0_2_reg_p2s__parameterized1;ila_0_xsdbs_v1_0_2_reg_p2s__parameterized2;ila_0_xsdbs_v1_0_2_reg_stat;ila_0_xsdbs_v1_0_2_reg_stat_10;ila_0_xsdbs_v1_0_2_reg_stat_16;ila_0_xsdbs_v1_0_2_reg_stat_24;ila_0_xsdbs_v1_0_2_reg_stat_7;ila_0_xsdbs_v1_0_2_reg_stat_8;ila_0_xsdbs_v1_0_2_reg_stat_9;ila_0_xsdbs_v1_0_2_reg_stream;ila_0_xsdbs_v1_0_2_reg_stream__parameterized0;ila_0_xsdbs_v1_0_2_xsdbs;pre_trigger;simple_trigger;top_module;uart_send,,,../../../../../detector.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/shixi/fpga_prj/vivado/detector/detector.srcs/sim_1/imports/new/tb_topmodule.sv,1637891342,systemVerilog,,,,tb_topmodule,,,../../../../../detector.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/uart_loop.v,1637806848,verilog,,D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/uart_recv.v,,uart_loop,,,../../../../../detector.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/uart_loopback_top.v,1637806861,verilog,,,,uart_loopback_top,,,../../../../../detector.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/uart_recv.v,1637806642,verilog,,D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/uart_send.v,,uart_recv,,,../../../../../detector.srcs/sources_1/ip/clk_wiz_0,,,,,
