{
  "module_name": "smu_6_0_sh_mask.h",
  "hash_id": "359db08d4e9916d3d61f713e5276f80b8ce02900c882bcb305d5ce2eb01554bf",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/include/asic_reg/smu/smu_6_0_sh_mask.h",
  "human_readable_source": " \n\n#ifndef SMU_6_0_SH_MASK_H\n#define SMU_6_0_SH_MASK_H\n\n#define CG_SPLL_FUNC_CNTL_3__SPLL_FB_DIV_MASK 0x03ffffffL\n#define CG_SPLL_FUNC_CNTL_3__SPLL_FB_DIV__SHIFT 0x00000000\n#define CG_SPLL_FUNC_CNTL__SPLL_REF_DIV_MASK 0x000003f0L\n#define CG_SPLL_FUNC_CNTL__SPLL_REF_DIV__SHIFT 0x00000004\n#define GPIOPAD_A__GPIO_A_MASK 0x7fffffffL\n#define GPIOPAD_A__GPIO_A__SHIFT 0x00000000\n#define GPIOPAD_EN__GPIO_EN_MASK 0x7fffffffL\n#define GPIOPAD_EN__GPIO_EN__SHIFT 0x00000000\n#define GPIOPAD_EXTERN_TRIG_CNTL__EXTERN_TRIG_CLR_MASK 0x00000020L\n#define GPIOPAD_EXTERN_TRIG_CNTL__EXTERN_TRIG_CLR__SHIFT 0x00000005\n#define GPIOPAD_EXTERN_TRIG_CNTL__EXTERN_TRIG_READ_MASK 0x00000040L\n#define GPIOPAD_EXTERN_TRIG_CNTL__EXTERN_TRIG_READ__SHIFT 0x00000006\n#define GPIOPAD_EXTERN_TRIG_CNTL__EXTERN_TRIG_SEL_MASK 0x0000001fL\n#define GPIOPAD_EXTERN_TRIG_CNTL__EXTERN_TRIG_SEL__SHIFT 0x00000000\n#define GPIOPAD_INT_EN__GPIO_INT_EN_MASK 0x1fffffffL\n#define GPIOPAD_INT_EN__GPIO_INT_EN__SHIFT 0x00000000\n#define GPIOPAD_INT_EN__SW_INITIATED_INT_EN_MASK 0x80000000L\n#define GPIOPAD_INT_EN__SW_INITIATED_INT_EN__SHIFT 0x0000001f\n#define GPIOPAD_INT_POLARITY__GPIO_INT_POLARITY_MASK 0x1fffffffL\n#define GPIOPAD_INT_POLARITY__GPIO_INT_POLARITY__SHIFT 0x00000000\n#define GPIOPAD_INT_POLARITY__SW_INITIATED_INT_POLARITY_MASK 0x80000000L\n#define GPIOPAD_INT_POLARITY__SW_INITIATED_INT_POLARITY__SHIFT 0x0000001f\n#define GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_0_MASK 0x00000001L\n#define GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_0__SHIFT 0x00000000\n#define GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_10_MASK 0x00000400L\n#define GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_10__SHIFT 0x0000000a\n#define GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_11_MASK 0x00000800L\n#define GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_11__SHIFT 0x0000000b\n#define GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_12_MASK 0x00001000L\n#define GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_12__SHIFT 0x0000000c\n#define GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_13_MASK 0x00002000L\n#define GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_13__SHIFT 0x0000000d\n#define GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_14_MASK 0x00004000L\n#define GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_14__SHIFT 0x0000000e\n#define GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_15_MASK 0x00008000L\n#define GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_15__SHIFT 0x0000000f\n#define GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_16_MASK 0x00010000L\n#define GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_16__SHIFT 0x00000010\n#define GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_17_MASK 0x00020000L\n#define GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_17__SHIFT 0x00000011\n#define GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_18_MASK 0x00040000L\n#define GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_18__SHIFT 0x00000012\n#define GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_19_MASK 0x00080000L\n#define GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_19__SHIFT 0x00000013\n#define GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_1_MASK 0x00000002L\n#define GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_1__SHIFT 0x00000001\n#define GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_20_MASK 0x00100000L\n#define GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_20__SHIFT 0x00000014\n#define GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_21_MASK 0x00200000L\n#define GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_21__SHIFT 0x00000015\n#define GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_22_MASK 0x00400000L\n#define GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_22__SHIFT 0x00000016\n#define GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_23_MASK 0x00800000L\n#define GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_23__SHIFT 0x00000017\n#define GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_24_MASK 0x01000000L\n#define GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_24__SHIFT 0x00000018\n#define GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_25_MASK 0x02000000L\n#define GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_25__SHIFT 0x00000019\n#define GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_26_MASK 0x04000000L\n#define GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_26__SHIFT 0x0000001a\n#define GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_27_MASK 0x08000000L\n#define GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_27__SHIFT 0x0000001b\n#define GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_28_MASK 0x10000000L\n#define GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_28__SHIFT 0x0000001c\n#define GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_2_MASK 0x00000004L\n#define GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_2__SHIFT 0x00000002\n#define GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_3_MASK 0x00000008L\n#define GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_3__SHIFT 0x00000003\n#define GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_4_MASK 0x00000010L\n#define GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_4__SHIFT 0x00000004\n#define GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_5_MASK 0x00000020L\n#define GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_5__SHIFT 0x00000005\n#define GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_6_MASK 0x00000040L\n#define GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_6__SHIFT 0x00000006\n#define GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_7_MASK 0x00000080L\n#define GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_7__SHIFT 0x00000007\n#define GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_8_MASK 0x00000100L\n#define GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_8__SHIFT 0x00000008\n#define GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_9_MASK 0x00000200L\n#define GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_9__SHIFT 0x00000009\n#define GPIOPAD_INT_STAT_AK__SW_INITIATED_INT_STAT_AK_MASK 0x80000000L\n#define GPIOPAD_INT_STAT_AK__SW_INITIATED_INT_STAT_AK__SHIFT 0x0000001f\n#define GPIOPAD_INT_STAT_EN__GPIO_INT_STAT_EN_MASK 0x1fffffffL\n#define GPIOPAD_INT_STAT_EN__GPIO_INT_STAT_EN__SHIFT 0x00000000\n#define GPIOPAD_INT_STAT_EN__SW_INITIATED_INT_STAT_EN_MASK 0x80000000L\n#define GPIOPAD_INT_STAT_EN__SW_INITIATED_INT_STAT_EN__SHIFT 0x0000001f\n#define GPIOPAD_INT_STAT__GPIO_INT_STAT_MASK 0x1fffffffL\n#define GPIOPAD_INT_STAT__GPIO_INT_STAT__SHIFT 0x00000000\n#define GPIOPAD_INT_STAT__SW_INITIATED_INT_STAT_MASK 0x80000000L\n#define GPIOPAD_INT_STAT__SW_INITIATED_INT_STAT__SHIFT 0x0000001f\n#define GPIOPAD_INT_TYPE__GPIO_INT_TYPE_MASK 0x1fffffffL\n#define GPIOPAD_INT_TYPE__GPIO_INT_TYPE__SHIFT 0x00000000\n#define GPIOPAD_INT_TYPE__SW_INITIATED_INT_TYPE_MASK 0x80000000L\n#define GPIOPAD_INT_TYPE__SW_INITIATED_INT_TYPE__SHIFT 0x0000001f\n#define GPIOPAD_MASK__GPIO_MASK_MASK 0x7fffffffL\n#define GPIOPAD_MASK__GPIO_MASK__SHIFT 0x00000000\n#define GPIOPAD_PD_EN__GPIO_PD_EN_MASK 0x7fffffffL\n#define GPIOPAD_PD_EN__GPIO_PD_EN__SHIFT 0x00000000\n#define GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_0_MASK 0x00000001L\n#define GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_0__SHIFT 0x00000000\n#define GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_10_MASK 0x00000400L\n#define GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_10__SHIFT 0x0000000a\n#define GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_11_MASK 0x00000800L\n#define GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_11__SHIFT 0x0000000b\n#define GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_12_MASK 0x00001000L\n#define GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_12__SHIFT 0x0000000c\n#define GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_13_MASK 0x00002000L\n#define GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_13__SHIFT 0x0000000d\n#define GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_14_MASK 0x00004000L\n#define GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_14__SHIFT 0x0000000e\n#define GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_15_MASK 0x00008000L\n#define GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_15__SHIFT 0x0000000f\n#define GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_16_MASK 0x00010000L\n#define GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_16__SHIFT 0x00000010\n#define GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_17_MASK 0x00020000L\n#define GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_17__SHIFT 0x00000011\n#define GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_18_MASK 0x00040000L\n#define GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_18__SHIFT 0x00000012\n#define GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_19_MASK 0x00080000L\n#define GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_19__SHIFT 0x00000013\n#define GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_1_MASK 0x00000002L\n#define GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_1__SHIFT 0x00000001\n#define GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_20_MASK 0x00100000L\n#define GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_20__SHIFT 0x00000014\n#define GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_21_MASK 0x00200000L\n#define GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_21__SHIFT 0x00000015\n#define GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_22_MASK 0x00400000L\n#define GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_22__SHIFT 0x00000016\n#define GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_23_MASK 0x00800000L\n#define GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_23__SHIFT 0x00000017\n#define GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_24_MASK 0x01000000L\n#define GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_24__SHIFT 0x00000018\n#define GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_25_MASK 0x02000000L\n#define GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_25__SHIFT 0x00000019\n#define GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_26_MASK 0x04000000L\n#define GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_26__SHIFT 0x0000001a\n#define GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_27_MASK 0x08000000L\n#define GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_27__SHIFT 0x0000001b\n#define GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_28_MASK 0x10000000L\n#define GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_28__SHIFT 0x0000001c\n#define GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_29_MASK 0x20000000L\n#define GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_29__SHIFT 0x0000001d\n#define GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_2_MASK 0x00000004L\n#define GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_2__SHIFT 0x00000002\n#define GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_30_MASK 0x40000000L\n#define GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_30__SHIFT 0x0000001e\n#define GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_3_MASK 0x00000008L\n#define GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_3__SHIFT 0x00000003\n#define GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_4_MASK 0x00000010L\n#define GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_4__SHIFT 0x00000004\n#define GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_5_MASK 0x00000020L\n#define GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_5__SHIFT 0x00000005\n#define GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_6_MASK 0x00000040L\n#define GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_6__SHIFT 0x00000006\n#define GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_7_MASK 0x00000080L\n#define GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_7__SHIFT 0x00000007\n#define GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_8_MASK 0x00000100L\n#define GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_8__SHIFT 0x00000008\n#define GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_9_MASK 0x00000200L\n#define GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_9__SHIFT 0x00000009\n#define GPIOPAD_PU_EN__GPIO_PU_EN_MASK 0x7fffffffL\n#define GPIOPAD_PU_EN__GPIO_PU_EN__SHIFT 0x00000000\n#define GPIOPAD_RCVR_SEL__GPIO_RCVR_SEL_MASK 0x7fffffffL\n#define GPIOPAD_RCVR_SEL__GPIO_RCVR_SEL__SHIFT 0x00000000\n#define GPIOPAD_STRENGTH__GPIO_STRENGTH_SN_MASK 0x0000000fL\n#define GPIOPAD_STRENGTH__GPIO_STRENGTH_SN__SHIFT 0x00000000\n#define GPIOPAD_STRENGTH__GPIO_STRENGTH_SP_MASK 0x000000f0L\n#define GPIOPAD_STRENGTH__GPIO_STRENGTH_SP__SHIFT 0x00000004\n#define GPIOPAD_SW_INT_STAT__SW_INT_STAT_MASK 0x00000001L\n#define GPIOPAD_SW_INT_STAT__SW_INT_STAT__SHIFT 0x00000000\n#define GPIOPAD_Y__GPIO_Y_MASK 0x7fffffffL\n#define GPIOPAD_Y__GPIO_Y__SHIFT 0x00000000\n#define LCAC_MC0_CNTL__MC0_ENABLE_MASK 0x00000001L\n#define LCAC_MC0_CNTL__MC0_ENABLE__SHIFT 0x00000000\n#define LCAC_MC0_CNTL__MC0_THRESHOLD_MASK 0x0001fffeL\n#define LCAC_MC0_CNTL__MC0_THRESHOLD__SHIFT 0x00000001\n#define LCAC_MC0_OVR_SEL__MC0_OVR_SEL_MASK 0xffffffffL\n#define LCAC_MC0_OVR_SEL__MC0_OVR_SEL__SHIFT 0x00000000\n#define LCAC_MC0_OVR_VAL__MC0_OVR_VAL_MASK 0xffffffffL\n#define LCAC_MC0_OVR_VAL__MC0_OVR_VAL__SHIFT 0x00000000\n#define LCAC_MC1_CNTL__MC1_ENABLE_MASK 0x00000001L\n#define LCAC_MC1_CNTL__MC1_ENABLE__SHIFT 0x00000000\n#define LCAC_MC1_CNTL__MC1_THRESHOLD_MASK 0x0001fffeL\n#define LCAC_MC1_CNTL__MC1_THRESHOLD__SHIFT 0x00000001\n#define LCAC_MC1_OVR_SEL__MC1_OVR_SEL_MASK 0xffffffffL\n#define LCAC_MC1_OVR_SEL__MC1_OVR_SEL__SHIFT 0x00000000\n#define LCAC_MC1_OVR_VAL__MC1_OVR_VAL_MASK 0xffffffffL\n#define LCAC_MC1_OVR_VAL__MC1_OVR_VAL__SHIFT 0x00000000\n#define LCAC_MC2_CNTL__MC2_ENABLE_MASK 0x00000001L\n#define LCAC_MC2_CNTL__MC2_ENABLE__SHIFT 0x00000000\n#define LCAC_MC2_CNTL__MC2_THRESHOLD_MASK 0x0001fffeL\n#define LCAC_MC2_CNTL__MC2_THRESHOLD__SHIFT 0x00000001\n#define LCAC_MC2_OVR_SEL__MC2_OVR_SEL_MASK 0xffffffffL\n#define LCAC_MC2_OVR_SEL__MC2_OVR_SEL__SHIFT 0x00000000\n#define LCAC_MC2_OVR_VAL__MC2_OVR_VAL_MASK 0xffffffffL\n#define LCAC_MC2_OVR_VAL__MC2_OVR_VAL__SHIFT 0x00000000\n#define LCAC_MC3_CNTL__MC3_ENABLE_MASK 0x00000001L\n#define LCAC_MC3_CNTL__MC3_ENABLE__SHIFT 0x00000000\n#define LCAC_MC3_CNTL__MC3_THRESHOLD_MASK 0x0001fffeL\n#define LCAC_MC3_CNTL__MC3_THRESHOLD__SHIFT 0x00000001\n#define LCAC_MC3_OVR_SEL__MC3_OVR_SEL_MASK 0xffffffffL\n#define LCAC_MC3_OVR_SEL__MC3_OVR_SEL__SHIFT 0x00000000\n#define LCAC_MC3_OVR_VAL__MC3_OVR_VAL_MASK 0xffffffffL\n#define LCAC_MC3_OVR_VAL__MC3_OVR_VAL__SHIFT 0x00000000\n#define LCAC_MC4_CNTL__MC4_ENABLE_MASK 0x00000001L\n#define LCAC_MC4_CNTL__MC4_ENABLE__SHIFT 0x00000000\n#define LCAC_MC4_CNTL__MC4_THRESHOLD_MASK 0x0001fffeL\n#define LCAC_MC4_CNTL__MC4_THRESHOLD__SHIFT 0x00000001\n#define LCAC_MC4_OVR_SEL__MC4_OVR_SEL_MASK 0xffffffffL\n#define LCAC_MC4_OVR_SEL__MC4_OVR_SEL__SHIFT 0x00000000\n#define LCAC_MC4_OVR_VAL__MC4_OVR_VAL_MASK 0xffffffffL\n#define LCAC_MC4_OVR_VAL__MC4_OVR_VAL__SHIFT 0x00000000\n#define LCAC_MC5_CNTL__MC5_ENABLE_MASK 0x00000001L\n#define LCAC_MC5_CNTL__MC5_ENABLE__SHIFT 0x00000000\n#define LCAC_MC5_CNTL__MC5_THRESHOLD_MASK 0x0001fffeL\n#define LCAC_MC5_CNTL__MC5_THRESHOLD__SHIFT 0x00000001\n#define LCAC_MC5_OVR_SEL__MC5_OVR_SEL_MASK 0xffffffffL\n#define LCAC_MC5_OVR_SEL__MC5_OVR_SEL__SHIFT 0x00000000\n#define LCAC_MC5_OVR_VAL__MC5_OVR_VAL_MASK 0xffffffffL\n#define LCAC_MC5_OVR_VAL__MC5_OVR_VAL__SHIFT 0x00000000\n#define SMC_IND_ACCESS_CNTL__AUTO_INCREMENT_IND_0_MASK 0x00000001L\n#define SMC_IND_ACCESS_CNTL__AUTO_INCREMENT_IND_0__SHIFT 0x00000000\n#define SMC_IND_ACCESS_CNTL__AUTO_INCREMENT_IND_1_MASK 0x00000100L\n#define SMC_IND_ACCESS_CNTL__AUTO_INCREMENT_IND_1__SHIFT 0x00000008\n#define SMC_IND_ACCESS_CNTL__AUTO_INCREMENT_IND_2_MASK 0x00010000L\n#define SMC_IND_ACCESS_CNTL__AUTO_INCREMENT_IND_2__SHIFT 0x00000010\n#define SMC_IND_ACCESS_CNTL__AUTO_INCREMENT_IND_3_MASK 0x01000000L\n#define SMC_IND_ACCESS_CNTL__AUTO_INCREMENT_IND_3__SHIFT 0x00000018\n#define SMC_IND_DATA_0__SMC_IND_DATA_MASK 0xffffffffL\n#define SMC_IND_DATA_0__SMC_IND_DATA__SHIFT 0x00000000\n#define SMC_IND_DATA_1__SMC_IND_DATA_MASK 0xffffffffL\n#define SMC_IND_DATA_1__SMC_IND_DATA__SHIFT 0x00000000\n#define SMC_IND_DATA_2__SMC_IND_DATA_MASK 0xffffffffL\n#define SMC_IND_DATA_2__SMC_IND_DATA__SHIFT 0x00000000\n#define SMC_IND_DATA_3__SMC_IND_DATA_MASK 0xffffffffL\n#define SMC_IND_DATA_3__SMC_IND_DATA__SHIFT 0x00000000\n#define SMC_IND_DATA__SMC_IND_DATA_MASK 0xffffffffL\n#define SMC_IND_DATA__SMC_IND_DATA__SHIFT 0x00000000\n#define SMC_IND_INDEX_0__SMC_IND_ADDR_MASK 0xffffffffL\n#define SMC_IND_INDEX_0__SMC_IND_ADDR__SHIFT 0x00000000\n#define SMC_IND_INDEX_1__SMC_IND_ADDR_MASK 0xffffffffL\n#define SMC_IND_INDEX_1__SMC_IND_ADDR__SHIFT 0x00000000\n#define SMC_IND_INDEX_2__SMC_IND_ADDR_MASK 0xffffffffL\n#define SMC_IND_INDEX_2__SMC_IND_ADDR__SHIFT 0x00000000\n#define SMC_IND_INDEX_3__SMC_IND_ADDR_MASK 0xffffffffL\n#define SMC_IND_INDEX_3__SMC_IND_ADDR__SHIFT 0x00000000\n#define SMC_IND_INDEX__SMC_IND_ADDR_MASK 0xffffffffL\n#define SMC_IND_INDEX__SMC_IND_ADDR__SHIFT 0x00000000\n#define SMC_MESSAGE_0__SMC_MSG_MASK 0xffffffffL\n#define SMC_MESSAGE_0__SMC_MSG__SHIFT 0x00000000\n#define SMC_MESSAGE_1__SMC_MSG_MASK 0xffffffffL\n#define SMC_MESSAGE_1__SMC_MSG__SHIFT 0x00000000\n#define SMC_MESSAGE_2__SMC_MSG_MASK 0xffffffffL\n#define SMC_MESSAGE_2__SMC_MSG__SHIFT 0x00000000\n#define SMC_PC_C__smc_pc_c_MASK 0xffffffffL\n#define SMC_PC_C__smc_pc_c__SHIFT 0x00000000\n#define SMC_RESP_0__SMC_RESP_MASK 0xffffffffL\n#define SMC_RESP_0__SMC_RESP__SHIFT 0x00000000\n#define SMC_RESP_1__SMC_RESP_MASK 0xffffffffL\n#define SMC_RESP_1__SMC_RESP__SHIFT 0x00000000\n#define SMC_RESP_2__SMC_RESP_MASK 0xffffffffL\n#define SMC_RESP_2__SMC_RESP__SHIFT 0x00000000\n#define SPLL_CNTL_MODE__SPLL_CTLREQ_DLY_CNT_MASK 0x000ff000L\n#define SPLL_CNTL_MODE__SPLL_CTLREQ_DLY_CNT__SHIFT 0x0000000c\n#define SPLL_CNTL_MODE__SPLL_ENSAT_MASK 0x00000010L\n#define SPLL_CNTL_MODE__SPLL_ENSAT__SHIFT 0x00000004\n#define SPLL_CNTL_MODE__SPLL_FASTEN_MASK 0x00000008L\n#define SPLL_CNTL_MODE__SPLL_FASTEN__SHIFT 0x00000003\n#define SPLL_CNTL_MODE__SPLL_LEGACY_PDIV_MASK 0x00000002L\n#define SPLL_CNTL_MODE__SPLL_LEGACY_PDIV__SHIFT 0x00000001\n#define SPLL_CNTL_MODE__SPLL_RESET_EN_MASK 0x10000000L\n#define SPLL_CNTL_MODE__SPLL_RESET_EN__SHIFT 0x0000001c\n#define SPLL_CNTL_MODE__SPLL_SW_DIR_CONTROL_MASK 0x00000001L\n#define SPLL_CNTL_MODE__SPLL_SW_DIR_CONTROL__SHIFT 0x00000000\n#define SPLL_CNTL_MODE__SPLL_TEST_CLK_EXT_DIV_MASK 0x00000c00L\n#define SPLL_CNTL_MODE__SPLL_TEST_CLK_EXT_DIV__SHIFT 0x0000000a\n#define SPLL_CNTL_MODE__SPLL_TEST_MASK 0x00000004L\n#define SPLL_CNTL_MODE__SPLL_TEST__SHIFT 0x00000002\n#define SPLL_CNTL_MODE__SPLL_VCO_MODE_MASK 0x60000000L\n#define SPLL_CNTL_MODE__SPLL_VCO_MODE__SHIFT 0x0000001d\n#define TARGET_AND_CURRENT_PROFILE_INDEX_1__CURR_PCIE_INDEX_MASK 0x0f000000L\n#define TARGET_AND_CURRENT_PROFILE_INDEX_1__CURR_PCIE_INDEX__SHIFT 0x00000018\n#define TARGET_AND_CURRENT_PROFILE_INDEX_1__TARG_PCIE_INDEX_MASK 0xf0000000L\n#define TARGET_AND_CURRENT_PROFILE_INDEX_1__TARG_PCIE_INDEX__SHIFT 0x0000001c\n#define THM_TMON0_DEBUG__DEBUG_RDI_MASK 0x0000001fL\n#define THM_TMON0_DEBUG__DEBUG_RDI__SHIFT 0x00000000\n#define THM_TMON0_DEBUG__DEBUG_Z_MASK 0x0000ffe0L\n#define THM_TMON0_DEBUG__DEBUG_Z__SHIFT 0x00000005\n#define THM_TMON0_INT_DATA__TEMP_MASK 0x00fff000L\n#define THM_TMON0_INT_DATA__TEMP__SHIFT 0x0000000c\n#define THM_TMON0_INT_DATA__VALID_MASK 0x00000800L\n#define THM_TMON0_INT_DATA__VALID__SHIFT 0x0000000b\n#define THM_TMON0_INT_DATA__Z_MASK 0x000007ffL\n#define THM_TMON0_INT_DATA__Z__SHIFT 0x00000000\n#define THM_TMON0_RDIL0_DATA__TEMP_MASK 0x00fff000L\n#define THM_TMON0_RDIL0_DATA__TEMP__SHIFT 0x0000000c\n#define THM_TMON0_RDIL0_DATA__VALID_MASK 0x00000800L\n#define THM_TMON0_RDIL0_DATA__VALID__SHIFT 0x0000000b\n#define THM_TMON0_RDIL0_DATA__Z_MASK 0x000007ffL\n#define THM_TMON0_RDIL0_DATA__Z__SHIFT 0x00000000\n#define THM_TMON0_RDIL10_DATA__TEMP_MASK 0x00fff000L\n#define THM_TMON0_RDIL10_DATA__TEMP__SHIFT 0x0000000c\n#define THM_TMON0_RDIL10_DATA__VALID_MASK 0x00000800L\n#define THM_TMON0_RDIL10_DATA__VALID__SHIFT 0x0000000b\n#define THM_TMON0_RDIL10_DATA__Z_MASK 0x000007ffL\n#define THM_TMON0_RDIL10_DATA__Z__SHIFT 0x00000000\n#define THM_TMON0_RDIL11_DATA__TEMP_MASK 0x00fff000L\n#define THM_TMON0_RDIL11_DATA__TEMP__SHIFT 0x0000000c\n#define THM_TMON0_RDIL11_DATA__VALID_MASK 0x00000800L\n#define THM_TMON0_RDIL11_DATA__VALID__SHIFT 0x0000000b\n#define THM_TMON0_RDIL11_DATA__Z_MASK 0x000007ffL\n#define THM_TMON0_RDIL11_DATA__Z__SHIFT 0x00000000\n#define THM_TMON0_RDIL12_DATA__TEMP_MASK 0x00fff000L\n#define THM_TMON0_RDIL12_DATA__TEMP__SHIFT 0x0000000c\n#define THM_TMON0_RDIL12_DATA__VALID_MASK 0x00000800L\n#define THM_TMON0_RDIL12_DATA__VALID__SHIFT 0x0000000b\n#define THM_TMON0_RDIL12_DATA__Z_MASK 0x000007ffL\n#define THM_TMON0_RDIL12_DATA__Z__SHIFT 0x00000000\n#define THM_TMON0_RDIL13_DATA__TEMP_MASK 0x00fff000L\n#define THM_TMON0_RDIL13_DATA__TEMP__SHIFT 0x0000000c\n#define THM_TMON0_RDIL13_DATA__VALID_MASK 0x00000800L\n#define THM_TMON0_RDIL13_DATA__VALID__SHIFT 0x0000000b\n#define THM_TMON0_RDIL13_DATA__Z_MASK 0x000007ffL\n#define THM_TMON0_RDIL13_DATA__Z__SHIFT 0x00000000\n#define THM_TMON0_RDIL14_DATA__TEMP_MASK 0x00fff000L\n#define THM_TMON0_RDIL14_DATA__TEMP__SHIFT 0x0000000c\n#define THM_TMON0_RDIL14_DATA__VALID_MASK 0x00000800L\n#define THM_TMON0_RDIL14_DATA__VALID__SHIFT 0x0000000b\n#define THM_TMON0_RDIL14_DATA__Z_MASK 0x000007ffL\n#define THM_TMON0_RDIL14_DATA__Z__SHIFT 0x00000000\n#define THM_TMON0_RDIL15_DATA__TEMP_MASK 0x00fff000L\n#define THM_TMON0_RDIL15_DATA__TEMP__SHIFT 0x0000000c\n#define THM_TMON0_RDIL15_DATA__VALID_MASK 0x00000800L\n#define THM_TMON0_RDIL15_DATA__VALID__SHIFT 0x0000000b\n#define THM_TMON0_RDIL15_DATA__Z_MASK 0x000007ffL\n#define THM_TMON0_RDIL15_DATA__Z__SHIFT 0x00000000\n#define THM_TMON0_RDIL1_DATA__TEMP_MASK 0x00fff000L\n#define THM_TMON0_RDIL1_DATA__TEMP__SHIFT 0x0000000c\n#define THM_TMON0_RDIL1_DATA__VALID_MASK 0x00000800L\n#define THM_TMON0_RDIL1_DATA__VALID__SHIFT 0x0000000b\n#define THM_TMON0_RDIL1_DATA__Z_MASK 0x000007ffL\n#define THM_TMON0_RDIL1_DATA__Z__SHIFT 0x00000000\n#define THM_TMON0_RDIL2_DATA__TEMP_MASK 0x00fff000L\n#define THM_TMON0_RDIL2_DATA__TEMP__SHIFT 0x0000000c\n#define THM_TMON0_RDIL2_DATA__VALID_MASK 0x00000800L\n#define THM_TMON0_RDIL2_DATA__VALID__SHIFT 0x0000000b\n#define THM_TMON0_RDIL2_DATA__Z_MASK 0x000007ffL\n#define THM_TMON0_RDIL2_DATA__Z__SHIFT 0x00000000\n#define THM_TMON0_RDIL3_DATA__TEMP_MASK 0x00fff000L\n#define THM_TMON0_RDIL3_DATA__TEMP__SHIFT 0x0000000c\n#define THM_TMON0_RDIL3_DATA__VALID_MASK 0x00000800L\n#define THM_TMON0_RDIL3_DATA__VALID__SHIFT 0x0000000b\n#define THM_TMON0_RDIL3_DATA__Z_MASK 0x000007ffL\n#define THM_TMON0_RDIL3_DATA__Z__SHIFT 0x00000000\n#define THM_TMON0_RDIL4_DATA__TEMP_MASK 0x00fff000L\n#define THM_TMON0_RDIL4_DATA__TEMP__SHIFT 0x0000000c\n#define THM_TMON0_RDIL4_DATA__VALID_MASK 0x00000800L\n#define THM_TMON0_RDIL4_DATA__VALID__SHIFT 0x0000000b\n#define THM_TMON0_RDIL4_DATA__Z_MASK 0x000007ffL\n#define THM_TMON0_RDIL4_DATA__Z__SHIFT 0x00000000\n#define THM_TMON0_RDIL5_DATA__TEMP_MASK 0x00fff000L\n#define THM_TMON0_RDIL5_DATA__TEMP__SHIFT 0x0000000c\n#define THM_TMON0_RDIL5_DATA__VALID_MASK 0x00000800L\n#define THM_TMON0_RDIL5_DATA__VALID__SHIFT 0x0000000b\n#define THM_TMON0_RDIL5_DATA__Z_MASK 0x000007ffL\n#define THM_TMON0_RDIL5_DATA__Z__SHIFT 0x00000000\n#define THM_TMON0_RDIL6_DATA__TEMP_MASK 0x00fff000L\n#define THM_TMON0_RDIL6_DATA__TEMP__SHIFT 0x0000000c\n#define THM_TMON0_RDIL6_DATA__VALID_MASK 0x00000800L\n#define THM_TMON0_RDIL6_DATA__VALID__SHIFT 0x0000000b\n#define THM_TMON0_RDIL6_DATA__Z_MASK 0x000007ffL\n#define THM_TMON0_RDIL6_DATA__Z__SHIFT 0x00000000\n#define THM_TMON0_RDIL7_DATA__TEMP_MASK 0x00fff000L\n#define THM_TMON0_RDIL7_DATA__TEMP__SHIFT 0x0000000c\n#define THM_TMON0_RDIL7_DATA__VALID_MASK 0x00000800L\n#define THM_TMON0_RDIL7_DATA__VALID__SHIFT 0x0000000b\n#define THM_TMON0_RDIL7_DATA__Z_MASK 0x000007ffL\n#define THM_TMON0_RDIL7_DATA__Z__SHIFT 0x00000000\n#define THM_TMON0_RDIL8_DATA__TEMP_MASK 0x00fff000L\n#define THM_TMON0_RDIL8_DATA__TEMP__SHIFT 0x0000000c\n#define THM_TMON0_RDIL8_DATA__VALID_MASK 0x00000800L\n#define THM_TMON0_RDIL8_DATA__VALID__SHIFT 0x0000000b\n#define THM_TMON0_RDIL8_DATA__Z_MASK 0x000007ffL\n#define THM_TMON0_RDIL8_DATA__Z__SHIFT 0x00000000\n#define THM_TMON0_RDIL9_DATA__TEMP_MASK 0x00fff000L\n#define THM_TMON0_RDIL9_DATA__TEMP__SHIFT 0x0000000c\n#define THM_TMON0_RDIL9_DATA__VALID_MASK 0x00000800L\n#define THM_TMON0_RDIL9_DATA__VALID__SHIFT 0x0000000b\n#define THM_TMON0_RDIL9_DATA__Z_MASK 0x000007ffL\n#define THM_TMON0_RDIL9_DATA__Z__SHIFT 0x00000000\n#define THM_TMON0_RDIR0_DATA__TEMP_MASK 0x00fff000L\n#define THM_TMON0_RDIR0_DATA__TEMP__SHIFT 0x0000000c\n#define THM_TMON0_RDIR0_DATA__VALID_MASK 0x00000800L\n#define THM_TMON0_RDIR0_DATA__VALID__SHIFT 0x0000000b\n#define THM_TMON0_RDIR0_DATA__Z_MASK 0x000007ffL\n#define THM_TMON0_RDIR0_DATA__Z__SHIFT 0x00000000\n#define THM_TMON0_RDIR10_DATA__TEMP_MASK 0x00fff000L\n#define THM_TMON0_RDIR10_DATA__TEMP__SHIFT 0x0000000c\n#define THM_TMON0_RDIR10_DATA__VALID_MASK 0x00000800L\n#define THM_TMON0_RDIR10_DATA__VALID__SHIFT 0x0000000b\n#define THM_TMON0_RDIR10_DATA__Z_MASK 0x000007ffL\n#define THM_TMON0_RDIR10_DATA__Z__SHIFT 0x00000000\n#define THM_TMON0_RDIR11_DATA__TEMP_MASK 0x00fff000L\n#define THM_TMON0_RDIR11_DATA__TEMP__SHIFT 0x0000000c\n#define THM_TMON0_RDIR11_DATA__VALID_MASK 0x00000800L\n#define THM_TMON0_RDIR11_DATA__VALID__SHIFT 0x0000000b\n#define THM_TMON0_RDIR11_DATA__Z_MASK 0x000007ffL\n#define THM_TMON0_RDIR11_DATA__Z__SHIFT 0x00000000\n#define THM_TMON0_RDIR12_DATA__TEMP_MASK 0x00fff000L\n#define THM_TMON0_RDIR12_DATA__TEMP__SHIFT 0x0000000c\n#define THM_TMON0_RDIR12_DATA__VALID_MASK 0x00000800L\n#define THM_TMON0_RDIR12_DATA__VALID__SHIFT 0x0000000b\n#define THM_TMON0_RDIR12_DATA__Z_MASK 0x000007ffL\n#define THM_TMON0_RDIR12_DATA__Z__SHIFT 0x00000000\n#define THM_TMON0_RDIR13_DATA__TEMP_MASK 0x00fff000L\n#define THM_TMON0_RDIR13_DATA__TEMP__SHIFT 0x0000000c\n#define THM_TMON0_RDIR13_DATA__VALID_MASK 0x00000800L\n#define THM_TMON0_RDIR13_DATA__VALID__SHIFT 0x0000000b\n#define THM_TMON0_RDIR13_DATA__Z_MASK 0x000007ffL\n#define THM_TMON0_RDIR13_DATA__Z__SHIFT 0x00000000\n#define THM_TMON0_RDIR14_DATA__TEMP_MASK 0x00fff000L\n#define THM_TMON0_RDIR14_DATA__TEMP__SHIFT 0x0000000c\n#define THM_TMON0_RDIR14_DATA__VALID_MASK 0x00000800L\n#define THM_TMON0_RDIR14_DATA__VALID__SHIFT 0x0000000b\n#define THM_TMON0_RDIR14_DATA__Z_MASK 0x000007ffL\n#define THM_TMON0_RDIR14_DATA__Z__SHIFT 0x00000000\n#define THM_TMON0_RDIR15_DATA__TEMP_MASK 0x00fff000L\n#define THM_TMON0_RDIR15_DATA__TEMP__SHIFT 0x0000000c\n#define THM_TMON0_RDIR15_DATA__VALID_MASK 0x00000800L\n#define THM_TMON0_RDIR15_DATA__VALID__SHIFT 0x0000000b\n#define THM_TMON0_RDIR15_DATA__Z_MASK 0x000007ffL\n#define THM_TMON0_RDIR15_DATA__Z__SHIFT 0x00000000\n#define THM_TMON0_RDIR1_DATA__TEMP_MASK 0x00fff000L\n#define THM_TMON0_RDIR1_DATA__TEMP__SHIFT 0x0000000c\n#define THM_TMON0_RDIR1_DATA__VALID_MASK 0x00000800L\n#define THM_TMON0_RDIR1_DATA__VALID__SHIFT 0x0000000b\n#define THM_TMON0_RDIR1_DATA__Z_MASK 0x000007ffL\n#define THM_TMON0_RDIR1_DATA__Z__SHIFT 0x00000000\n#define THM_TMON0_RDIR2_DATA__TEMP_MASK 0x00fff000L\n#define THM_TMON0_RDIR2_DATA__TEMP__SHIFT 0x0000000c\n#define THM_TMON0_RDIR2_DATA__VALID_MASK 0x00000800L\n#define THM_TMON0_RDIR2_DATA__VALID__SHIFT 0x0000000b\n#define THM_TMON0_RDIR2_DATA__Z_MASK 0x000007ffL\n#define THM_TMON0_RDIR2_DATA__Z__SHIFT 0x00000000\n#define THM_TMON0_RDIR3_DATA__TEMP_MASK 0x00fff000L\n#define THM_TMON0_RDIR3_DATA__TEMP__SHIFT 0x0000000c\n#define THM_TMON0_RDIR3_DATA__VALID_MASK 0x00000800L\n#define THM_TMON0_RDIR3_DATA__VALID__SHIFT 0x0000000b\n#define THM_TMON0_RDIR3_DATA__Z_MASK 0x000007ffL\n#define THM_TMON0_RDIR3_DATA__Z__SHIFT 0x00000000\n#define THM_TMON0_RDIR4_DATA__TEMP_MASK 0x00fff000L\n#define THM_TMON0_RDIR4_DATA__TEMP__SHIFT 0x0000000c\n#define THM_TMON0_RDIR4_DATA__VALID_MASK 0x00000800L\n#define THM_TMON0_RDIR4_DATA__VALID__SHIFT 0x0000000b\n#define THM_TMON0_RDIR4_DATA__Z_MASK 0x000007ffL\n#define THM_TMON0_RDIR4_DATA__Z__SHIFT 0x00000000\n#define THM_TMON0_RDIR5_DATA__TEMP_MASK 0x00fff000L\n#define THM_TMON0_RDIR5_DATA__TEMP__SHIFT 0x0000000c\n#define THM_TMON0_RDIR5_DATA__VALID_MASK 0x00000800L\n#define THM_TMON0_RDIR5_DATA__VALID__SHIFT 0x0000000b\n#define THM_TMON0_RDIR5_DATA__Z_MASK 0x000007ffL\n#define THM_TMON0_RDIR5_DATA__Z__SHIFT 0x00000000\n#define THM_TMON0_RDIR6_DATA__TEMP_MASK 0x00fff000L\n#define THM_TMON0_RDIR6_DATA__TEMP__SHIFT 0x0000000c\n#define THM_TMON0_RDIR6_DATA__VALID_MASK 0x00000800L\n#define THM_TMON0_RDIR6_DATA__VALID__SHIFT 0x0000000b\n#define THM_TMON0_RDIR6_DATA__Z_MASK 0x000007ffL\n#define THM_TMON0_RDIR6_DATA__Z__SHIFT 0x00000000\n#define THM_TMON0_RDIR7_DATA__TEMP_MASK 0x00fff000L\n#define THM_TMON0_RDIR7_DATA__TEMP__SHIFT 0x0000000c\n#define THM_TMON0_RDIR7_DATA__VALID_MASK 0x00000800L\n#define THM_TMON0_RDIR7_DATA__VALID__SHIFT 0x0000000b\n#define THM_TMON0_RDIR7_DATA__Z_MASK 0x000007ffL\n#define THM_TMON0_RDIR7_DATA__Z__SHIFT 0x00000000\n#define THM_TMON0_RDIR8_DATA__TEMP_MASK 0x00fff000L\n#define THM_TMON0_RDIR8_DATA__TEMP__SHIFT 0x0000000c\n#define THM_TMON0_RDIR8_DATA__VALID_MASK 0x00000800L\n#define THM_TMON0_RDIR8_DATA__VALID__SHIFT 0x0000000b\n#define THM_TMON0_RDIR8_DATA__Z_MASK 0x000007ffL\n#define THM_TMON0_RDIR8_DATA__Z__SHIFT 0x00000000\n#define THM_TMON0_RDIR9_DATA__TEMP_MASK 0x00fff000L\n#define THM_TMON0_RDIR9_DATA__TEMP__SHIFT 0x0000000c\n#define THM_TMON0_RDIR9_DATA__VALID_MASK 0x00000800L\n#define THM_TMON0_RDIR9_DATA__VALID__SHIFT 0x0000000b\n#define THM_TMON0_RDIR9_DATA__Z_MASK 0x000007ffL\n#define THM_TMON0_RDIR9_DATA__Z__SHIFT 0x00000000\n#define THM_TMON1_DEBUG__DEBUG_RDI_MASK 0x0000001fL\n#define THM_TMON1_DEBUG__DEBUG_RDI__SHIFT 0x00000000\n#define THM_TMON1_DEBUG__DEBUG_Z_MASK 0x0000ffe0L\n#define THM_TMON1_DEBUG__DEBUG_Z__SHIFT 0x00000005\n#define THM_TMON1_INT_DATA__TEMP_MASK 0x00fff000L\n#define THM_TMON1_INT_DATA__TEMP__SHIFT 0x0000000c\n#define THM_TMON1_INT_DATA__VALID_MASK 0x00000800L\n#define THM_TMON1_INT_DATA__VALID__SHIFT 0x0000000b\n#define THM_TMON1_INT_DATA__Z_MASK 0x000007ffL\n#define THM_TMON1_INT_DATA__Z__SHIFT 0x00000000\n#define THM_TMON1_RDIL0_DATA__TEMP_MASK 0x00fff000L\n#define THM_TMON1_RDIL0_DATA__TEMP__SHIFT 0x0000000c\n#define THM_TMON1_RDIL0_DATA__VALID_MASK 0x00000800L\n#define THM_TMON1_RDIL0_DATA__VALID__SHIFT 0x0000000b\n#define THM_TMON1_RDIL0_DATA__Z_MASK 0x000007ffL\n#define THM_TMON1_RDIL0_DATA__Z__SHIFT 0x00000000\n#define THM_TMON1_RDIL10_DATA__TEMP_MASK 0x00fff000L\n#define THM_TMON1_RDIL10_DATA__TEMP__SHIFT 0x0000000c\n#define THM_TMON1_RDIL10_DATA__VALID_MASK 0x00000800L\n#define THM_TMON1_RDIL10_DATA__VALID__SHIFT 0x0000000b\n#define THM_TMON1_RDIL10_DATA__Z_MASK 0x000007ffL\n#define THM_TMON1_RDIL10_DATA__Z__SHIFT 0x00000000\n#define THM_TMON1_RDIL11_DATA__TEMP_MASK 0x00fff000L\n#define THM_TMON1_RDIL11_DATA__TEMP__SHIFT 0x0000000c\n#define THM_TMON1_RDIL11_DATA__VALID_MASK 0x00000800L\n#define THM_TMON1_RDIL11_DATA__VALID__SHIFT 0x0000000b\n#define THM_TMON1_RDIL11_DATA__Z_MASK 0x000007ffL\n#define THM_TMON1_RDIL11_DATA__Z__SHIFT 0x00000000\n#define THM_TMON1_RDIL12_DATA__TEMP_MASK 0x00fff000L\n#define THM_TMON1_RDIL12_DATA__TEMP__SHIFT 0x0000000c\n#define THM_TMON1_RDIL12_DATA__VALID_MASK 0x00000800L\n#define THM_TMON1_RDIL12_DATA__VALID__SHIFT 0x0000000b\n#define THM_TMON1_RDIL12_DATA__Z_MASK 0x000007ffL\n#define THM_TMON1_RDIL12_DATA__Z__SHIFT 0x00000000\n#define THM_TMON1_RDIL13_DATA__TEMP_MASK 0x00fff000L\n#define THM_TMON1_RDIL13_DATA__TEMP__SHIFT 0x0000000c\n#define THM_TMON1_RDIL13_DATA__VALID_MASK 0x00000800L\n#define THM_TMON1_RDIL13_DATA__VALID__SHIFT 0x0000000b\n#define THM_TMON1_RDIL13_DATA__Z_MASK 0x000007ffL\n#define THM_TMON1_RDIL13_DATA__Z__SHIFT 0x00000000\n#define THM_TMON1_RDIL14_DATA__TEMP_MASK 0x00fff000L\n#define THM_TMON1_RDIL14_DATA__TEMP__SHIFT 0x0000000c\n#define THM_TMON1_RDIL14_DATA__VALID_MASK 0x00000800L\n#define THM_TMON1_RDIL14_DATA__VALID__SHIFT 0x0000000b\n#define THM_TMON1_RDIL14_DATA__Z_MASK 0x000007ffL\n#define THM_TMON1_RDIL14_DATA__Z__SHIFT 0x00000000\n#define THM_TMON1_RDIL15_DATA__TEMP_MASK 0x00fff000L\n#define THM_TMON1_RDIL15_DATA__TEMP__SHIFT 0x0000000c\n#define THM_TMON1_RDIL15_DATA__VALID_MASK 0x00000800L\n#define THM_TMON1_RDIL15_DATA__VALID__SHIFT 0x0000000b\n#define THM_TMON1_RDIL15_DATA__Z_MASK 0x000007ffL\n#define THM_TMON1_RDIL15_DATA__Z__SHIFT 0x00000000\n#define THM_TMON1_RDIL1_DATA__TEMP_MASK 0x00fff000L\n#define THM_TMON1_RDIL1_DATA__TEMP__SHIFT 0x0000000c\n#define THM_TMON1_RDIL1_DATA__VALID_MASK 0x00000800L\n#define THM_TMON1_RDIL1_DATA__VALID__SHIFT 0x0000000b\n#define THM_TMON1_RDIL1_DATA__Z_MASK 0x000007ffL\n#define THM_TMON1_RDIL1_DATA__Z__SHIFT 0x00000000\n#define THM_TMON1_RDIL2_DATA__TEMP_MASK 0x00fff000L\n#define THM_TMON1_RDIL2_DATA__TEMP__SHIFT 0x0000000c\n#define THM_TMON1_RDIL2_DATA__VALID_MASK 0x00000800L\n#define THM_TMON1_RDIL2_DATA__VALID__SHIFT 0x0000000b\n#define THM_TMON1_RDIL2_DATA__Z_MASK 0x000007ffL\n#define THM_TMON1_RDIL2_DATA__Z__SHIFT 0x00000000\n#define THM_TMON1_RDIL3_DATA__TEMP_MASK 0x00fff000L\n#define THM_TMON1_RDIL3_DATA__TEMP__SHIFT 0x0000000c\n#define THM_TMON1_RDIL3_DATA__VALID_MASK 0x00000800L\n#define THM_TMON1_RDIL3_DATA__VALID__SHIFT 0x0000000b\n#define THM_TMON1_RDIL3_DATA__Z_MASK 0x000007ffL\n#define THM_TMON1_RDIL3_DATA__Z__SHIFT 0x00000000\n#define THM_TMON1_RDIL4_DATA__TEMP_MASK 0x00fff000L\n#define THM_TMON1_RDIL4_DATA__TEMP__SHIFT 0x0000000c\n#define THM_TMON1_RDIL4_DATA__VALID_MASK 0x00000800L\n#define THM_TMON1_RDIL4_DATA__VALID__SHIFT 0x0000000b\n#define THM_TMON1_RDIL4_DATA__Z_MASK 0x000007ffL\n#define THM_TMON1_RDIL4_DATA__Z__SHIFT 0x00000000\n#define THM_TMON1_RDIL5_DATA__TEMP_MASK 0x00fff000L\n#define THM_TMON1_RDIL5_DATA__TEMP__SHIFT 0x0000000c\n#define THM_TMON1_RDIL5_DATA__VALID_MASK 0x00000800L\n#define THM_TMON1_RDIL5_DATA__VALID__SHIFT 0x0000000b\n#define THM_TMON1_RDIL5_DATA__Z_MASK 0x000007ffL\n#define THM_TMON1_RDIL5_DATA__Z__SHIFT 0x00000000\n#define THM_TMON1_RDIL6_DATA__TEMP_MASK 0x00fff000L\n#define THM_TMON1_RDIL6_DATA__TEMP__SHIFT 0x0000000c\n#define THM_TMON1_RDIL6_DATA__VALID_MASK 0x00000800L\n#define THM_TMON1_RDIL6_DATA__VALID__SHIFT 0x0000000b\n#define THM_TMON1_RDIL6_DATA__Z_MASK 0x000007ffL\n#define THM_TMON1_RDIL6_DATA__Z__SHIFT 0x00000000\n#define THM_TMON1_RDIL7_DATA__TEMP_MASK 0x00fff000L\n#define THM_TMON1_RDIL7_DATA__TEMP__SHIFT 0x0000000c\n#define THM_TMON1_RDIL7_DATA__VALID_MASK 0x00000800L\n#define THM_TMON1_RDIL7_DATA__VALID__SHIFT 0x0000000b\n#define THM_TMON1_RDIL7_DATA__Z_MASK 0x000007ffL\n#define THM_TMON1_RDIL7_DATA__Z__SHIFT 0x00000000\n#define THM_TMON1_RDIL8_DATA__TEMP_MASK 0x00fff000L\n#define THM_TMON1_RDIL8_DATA__TEMP__SHIFT 0x0000000c\n#define THM_TMON1_RDIL8_DATA__VALID_MASK 0x00000800L\n#define THM_TMON1_RDIL8_DATA__VALID__SHIFT 0x0000000b\n#define THM_TMON1_RDIL8_DATA__Z_MASK 0x000007ffL\n#define THM_TMON1_RDIL8_DATA__Z__SHIFT 0x00000000\n#define THM_TMON1_RDIL9_DATA__TEMP_MASK 0x00fff000L\n#define THM_TMON1_RDIL9_DATA__TEMP__SHIFT 0x0000000c\n#define THM_TMON1_RDIL9_DATA__VALID_MASK 0x00000800L\n#define THM_TMON1_RDIL9_DATA__VALID__SHIFT 0x0000000b\n#define THM_TMON1_RDIL9_DATA__Z_MASK 0x000007ffL\n#define THM_TMON1_RDIL9_DATA__Z__SHIFT 0x00000000\n#define THM_TMON1_RDIR0_DATA__TEMP_MASK 0x00fff000L\n#define THM_TMON1_RDIR0_DATA__TEMP__SHIFT 0x0000000c\n#define THM_TMON1_RDIR0_DATA__VALID_MASK 0x00000800L\n#define THM_TMON1_RDIR0_DATA__VALID__SHIFT 0x0000000b\n#define THM_TMON1_RDIR0_DATA__Z_MASK 0x000007ffL\n#define THM_TMON1_RDIR0_DATA__Z__SHIFT 0x00000000\n#define THM_TMON1_RDIR10_DATA__TEMP_MASK 0x00fff000L\n#define THM_TMON1_RDIR10_DATA__TEMP__SHIFT 0x0000000c\n#define THM_TMON1_RDIR10_DATA__VALID_MASK 0x00000800L\n#define THM_TMON1_RDIR10_DATA__VALID__SHIFT 0x0000000b\n#define THM_TMON1_RDIR10_DATA__Z_MASK 0x000007ffL\n#define THM_TMON1_RDIR10_DATA__Z__SHIFT 0x00000000\n#define THM_TMON1_RDIR11_DATA__TEMP_MASK 0x00fff000L\n#define THM_TMON1_RDIR11_DATA__TEMP__SHIFT 0x0000000c\n#define THM_TMON1_RDIR11_DATA__VALID_MASK 0x00000800L\n#define THM_TMON1_RDIR11_DATA__VALID__SHIFT 0x0000000b\n#define THM_TMON1_RDIR11_DATA__Z_MASK 0x000007ffL\n#define THM_TMON1_RDIR11_DATA__Z__SHIFT 0x00000000\n#define THM_TMON1_RDIR12_DATA__TEMP_MASK 0x00fff000L\n#define THM_TMON1_RDIR12_DATA__TEMP__SHIFT 0x0000000c\n#define THM_TMON1_RDIR12_DATA__VALID_MASK 0x00000800L\n#define THM_TMON1_RDIR12_DATA__VALID__SHIFT 0x0000000b\n#define THM_TMON1_RDIR12_DATA__Z_MASK 0x000007ffL\n#define THM_TMON1_RDIR12_DATA__Z__SHIFT 0x00000000\n#define THM_TMON1_RDIR13_DATA__TEMP_MASK 0x00fff000L\n#define THM_TMON1_RDIR13_DATA__TEMP__SHIFT 0x0000000c\n#define THM_TMON1_RDIR13_DATA__VALID_MASK 0x00000800L\n#define THM_TMON1_RDIR13_DATA__VALID__SHIFT 0x0000000b\n#define THM_TMON1_RDIR13_DATA__Z_MASK 0x000007ffL\n#define THM_TMON1_RDIR13_DATA__Z__SHIFT 0x00000000\n#define THM_TMON1_RDIR14_DATA__TEMP_MASK 0x00fff000L\n#define THM_TMON1_RDIR14_DATA__TEMP__SHIFT 0x0000000c\n#define THM_TMON1_RDIR14_DATA__VALID_MASK 0x00000800L\n#define THM_TMON1_RDIR14_DATA__VALID__SHIFT 0x0000000b\n#define THM_TMON1_RDIR14_DATA__Z_MASK 0x000007ffL\n#define THM_TMON1_RDIR14_DATA__Z__SHIFT 0x00000000\n#define THM_TMON1_RDIR15_DATA__TEMP_MASK 0x00fff000L\n#define THM_TMON1_RDIR15_DATA__TEMP__SHIFT 0x0000000c\n#define THM_TMON1_RDIR15_DATA__VALID_MASK 0x00000800L\n#define THM_TMON1_RDIR15_DATA__VALID__SHIFT 0x0000000b\n#define THM_TMON1_RDIR15_DATA__Z_MASK 0x000007ffL\n#define THM_TMON1_RDIR15_DATA__Z__SHIFT 0x00000000\n#define THM_TMON1_RDIR1_DATA__TEMP_MASK 0x00fff000L\n#define THM_TMON1_RDIR1_DATA__TEMP__SHIFT 0x0000000c\n#define THM_TMON1_RDIR1_DATA__VALID_MASK 0x00000800L\n#define THM_TMON1_RDIR1_DATA__VALID__SHIFT 0x0000000b\n#define THM_TMON1_RDIR1_DATA__Z_MASK 0x000007ffL\n#define THM_TMON1_RDIR1_DATA__Z__SHIFT 0x00000000\n#define THM_TMON1_RDIR2_DATA__TEMP_MASK 0x00fff000L\n#define THM_TMON1_RDIR2_DATA__TEMP__SHIFT 0x0000000c\n#define THM_TMON1_RDIR2_DATA__VALID_MASK 0x00000800L\n#define THM_TMON1_RDIR2_DATA__VALID__SHIFT 0x0000000b\n#define THM_TMON1_RDIR2_DATA__Z_MASK 0x000007ffL\n#define THM_TMON1_RDIR2_DATA__Z__SHIFT 0x00000000\n#define THM_TMON1_RDIR3_DATA__TEMP_MASK 0x00fff000L\n#define THM_TMON1_RDIR3_DATA__TEMP__SHIFT 0x0000000c\n#define THM_TMON1_RDIR3_DATA__VALID_MASK 0x00000800L\n#define THM_TMON1_RDIR3_DATA__VALID__SHIFT 0x0000000b\n#define THM_TMON1_RDIR3_DATA__Z_MASK 0x000007ffL\n#define THM_TMON1_RDIR3_DATA__Z__SHIFT 0x00000000\n#define THM_TMON1_RDIR4_DATA__TEMP_MASK 0x00fff000L\n#define THM_TMON1_RDIR4_DATA__TEMP__SHIFT 0x0000000c\n#define THM_TMON1_RDIR4_DATA__VALID_MASK 0x00000800L\n#define THM_TMON1_RDIR4_DATA__VALID__SHIFT 0x0000000b\n#define THM_TMON1_RDIR4_DATA__Z_MASK 0x000007ffL\n#define THM_TMON1_RDIR4_DATA__Z__SHIFT 0x00000000\n#define THM_TMON1_RDIR5_DATA__TEMP_MASK 0x00fff000L\n#define THM_TMON1_RDIR5_DATA__TEMP__SHIFT 0x0000000c\n#define THM_TMON1_RDIR5_DATA__VALID_MASK 0x00000800L\n#define THM_TMON1_RDIR5_DATA__VALID__SHIFT 0x0000000b\n#define THM_TMON1_RDIR5_DATA__Z_MASK 0x000007ffL\n#define THM_TMON1_RDIR5_DATA__Z__SHIFT 0x00000000\n#define THM_TMON1_RDIR6_DATA__TEMP_MASK 0x00fff000L\n#define THM_TMON1_RDIR6_DATA__TEMP__SHIFT 0x0000000c\n#define THM_TMON1_RDIR6_DATA__VALID_MASK 0x00000800L\n#define THM_TMON1_RDIR6_DATA__VALID__SHIFT 0x0000000b\n#define THM_TMON1_RDIR6_DATA__Z_MASK 0x000007ffL\n#define THM_TMON1_RDIR6_DATA__Z__SHIFT 0x00000000\n#define THM_TMON1_RDIR7_DATA__TEMP_MASK 0x00fff000L\n#define THM_TMON1_RDIR7_DATA__TEMP__SHIFT 0x0000000c\n#define THM_TMON1_RDIR7_DATA__VALID_MASK 0x00000800L\n#define THM_TMON1_RDIR7_DATA__VALID__SHIFT 0x0000000b\n#define THM_TMON1_RDIR7_DATA__Z_MASK 0x000007ffL\n#define THM_TMON1_RDIR7_DATA__Z__SHIFT 0x00000000\n#define THM_TMON1_RDIR8_DATA__TEMP_MASK 0x00fff000L\n#define THM_TMON1_RDIR8_DATA__TEMP__SHIFT 0x0000000c\n#define THM_TMON1_RDIR8_DATA__VALID_MASK 0x00000800L\n#define THM_TMON1_RDIR8_DATA__VALID__SHIFT 0x0000000b\n#define THM_TMON1_RDIR8_DATA__Z_MASK 0x000007ffL\n#define THM_TMON1_RDIR8_DATA__Z__SHIFT 0x00000000\n#define THM_TMON1_RDIR9_DATA__TEMP_MASK 0x00fff000L\n#define THM_TMON1_RDIR9_DATA__TEMP__SHIFT 0x0000000c\n#define THM_TMON1_RDIR9_DATA__VALID_MASK 0x00000800L\n#define THM_TMON1_RDIR9_DATA__VALID__SHIFT 0x0000000b\n#define THM_TMON1_RDIR9_DATA__Z_MASK 0x000007ffL\n#define THM_TMON1_RDIR9_DATA__Z__SHIFT 0x00000000\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}