$date
	Thu Jan 14 16:52:27 2021
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module testbench $end
$var reg 16 ! in [15:0] $end
$var wire 1 " out [15] $end
$var wire 1 # out [14] $end
$var wire 1 $ out [13] $end
$var wire 1 % out [12] $end
$var wire 1 & out [11] $end
$var wire 1 ' out [10] $end
$var wire 1 ( out [9] $end
$var wire 1 ) out [8] $end
$var wire 1 * out [7] $end
$var wire 1 + out [6] $end
$var wire 1 , out [5] $end
$var wire 1 - out [4] $end
$var wire 1 . out [3] $end
$var wire 1 / out [2] $end
$var wire 1 0 out [1] $end
$var wire 1 1 out [0] $end
$var reg 1 2 clk $end
$var reg 1 3 reset $end

$scope task display_the_values $end
$var reg 4 4 display_number [3:0] $end
$var reg 1 5 clk_expected $end
$var reg 1 6 reset_expected $end
$var reg 16 7 in_expected [15:0] $end
$var reg 16 8 out_expected [15:0] $end
$var reg 1 9 clk_actual $end
$var reg 1 : reset_actual $end
$var reg 16 ; in_actual [15:0] $end
$var reg 16 < out_actual [15:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b101 !
12
13
bx 4
x5
x6
bx 7
bx 8
x9
x:
bx ;
bx <
01
00
0/
0.
0-
0,
0+
0*
0)
0(
0'
0&
0%
0$
0#
0"
$end
#25000
03
#50000
02
#100000
12
11
1/
b1 4
15
06
b101 7
b101 8
19
0:
b101 ;
b101 <
#150000
02
#200000
12
01
10
0/
1.
b10 4
b1010 8
b1010 <
#250000
02
#300000
b11001000 !
12
0.
1-
1+
1*
b11 4
b11001000 7
b11010010 8
b11001000 ;
b11010010 <
#350000
02
