library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity PC is
	GENERIC ((n : integer := 32);
	Port( 
			clk : in std_logic;
			reset : in std_logic;
			PC : in std_logic_vector(31 downto 0);
			
			PC' : out std_logic_vector(31 downto 0)
			);
end PC;

architecture behavioral of PC is
begin
	process (clk);
	begin
		if reset_neg = '0' then
			current_address <= (others => '0'); -- Clear address on reset 
		elsif rising_edge(CLK) then
			current_address <= next_address;
		end if;
  end process;
end behavioral;