#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Tue Dec 10 16:29:28 2024
# Process ID: 8624
# Current directory: C:/Users/jm134934/Desktop/mambo/Filtre2D_Deogracias/Filtre2D_Deogracias.runs/synth_1
# Command line: vivado.exe -log Memory_block.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Memory_block.tcl
# Log file: C:/Users/jm134934/Desktop/mambo/Filtre2D_Deogracias/Filtre2D_Deogracias.runs/synth_1/Memory_block.vds
# Journal file: C:/Users/jm134934/Desktop/mambo/Filtre2D_Deogracias/Filtre2D_Deogracias.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Memory_block.tcl -notrace
Command: synth_design -top Memory_block -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 444
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1073.461 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Memory_block' [C:/Users/jm134934/Desktop/mambo/Filtre2D_Deogracias/Filtre2D_Deogracias.srcs/sources_1/new/Memory_block.vhd:20]
INFO: [Synth 8-3491] module 'D_FlipFlop' declared at 'C:/Users/jm134934/Desktop/mambo/Filtre2D_Deogracias/Filtre2D_Deogracias.srcs/sources_1/new/D_FlipFlop.vhd:4' bound to instance 'DFF1' of component 'D_FlipFlop' [C:/Users/jm134934/Desktop/mambo/Filtre2D_Deogracias/Filtre2D_Deogracias.srcs/sources_1/new/Memory_block.vhd:144]
INFO: [Synth 8-638] synthesizing module 'D_FlipFlop' [C:/Users/jm134934/Desktop/mambo/Filtre2D_Deogracias/Filtre2D_Deogracias.srcs/sources_1/new/D_FlipFlop.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'D_FlipFlop' (1#1) [C:/Users/jm134934/Desktop/mambo/Filtre2D_Deogracias/Filtre2D_Deogracias.srcs/sources_1/new/D_FlipFlop.vhd:14]
INFO: [Synth 8-3491] module 'D_FlipFlop' declared at 'C:/Users/jm134934/Desktop/mambo/Filtre2D_Deogracias/Filtre2D_Deogracias.srcs/sources_1/new/D_FlipFlop.vhd:4' bound to instance 'DFF2' of component 'D_FlipFlop' [C:/Users/jm134934/Desktop/mambo/Filtre2D_Deogracias/Filtre2D_Deogracias.srcs/sources_1/new/Memory_block.vhd:153]
INFO: [Synth 8-3491] module 'D_FlipFlop' declared at 'C:/Users/jm134934/Desktop/mambo/Filtre2D_Deogracias/Filtre2D_Deogracias.srcs/sources_1/new/D_FlipFlop.vhd:4' bound to instance 'DFF3' of component 'D_FlipFlop' [C:/Users/jm134934/Desktop/mambo/Filtre2D_Deogracias/Filtre2D_Deogracias.srcs/sources_1/new/Memory_block.vhd:163]
INFO: [Synth 8-3491] module 'fifo_generator_1' declared at 'C:/Users/jm134934/Desktop/mambo/Filtre2D_Deogracias/Filtre2D_Deogracias.runs/synth_1/.Xil/Vivado-8624-gs21-13/realtime/fifo_generator_1_stub.v:6' bound to instance 'FIFO1' of component 'fifo_generator_1' [C:/Users/jm134934/Desktop/mambo/Filtre2D_Deogracias/Filtre2D_Deogracias.srcs/sources_1/new/Memory_block.vhd:172]
INFO: [Synth 8-6157] synthesizing module 'fifo_generator_1' [C:/Users/jm134934/Desktop/mambo/Filtre2D_Deogracias/Filtre2D_Deogracias.runs/synth_1/.Xil/Vivado-8624-gs21-13/realtime/fifo_generator_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fifo_generator_1' (2#1) [C:/Users/jm134934/Desktop/mambo/Filtre2D_Deogracias/Filtre2D_Deogracias.runs/synth_1/.Xil/Vivado-8624-gs21-13/realtime/fifo_generator_1_stub.v:6]
INFO: [Synth 8-3491] module 'D_FlipFlop' declared at 'C:/Users/jm134934/Desktop/mambo/Filtre2D_Deogracias/Filtre2D_Deogracias.srcs/sources_1/new/D_FlipFlop.vhd:4' bound to instance 'DFF4' of component 'D_FlipFlop' [C:/Users/jm134934/Desktop/mambo/Filtre2D_Deogracias/Filtre2D_Deogracias.srcs/sources_1/new/Memory_block.vhd:188]
INFO: [Synth 8-3491] module 'D_FlipFlop' declared at 'C:/Users/jm134934/Desktop/mambo/Filtre2D_Deogracias/Filtre2D_Deogracias.srcs/sources_1/new/D_FlipFlop.vhd:4' bound to instance 'DFF5' of component 'D_FlipFlop' [C:/Users/jm134934/Desktop/mambo/Filtre2D_Deogracias/Filtre2D_Deogracias.srcs/sources_1/new/Memory_block.vhd:197]
INFO: [Synth 8-3491] module 'D_FlipFlop' declared at 'C:/Users/jm134934/Desktop/mambo/Filtre2D_Deogracias/Filtre2D_Deogracias.srcs/sources_1/new/D_FlipFlop.vhd:4' bound to instance 'DFF6' of component 'D_FlipFlop' [C:/Users/jm134934/Desktop/mambo/Filtre2D_Deogracias/Filtre2D_Deogracias.srcs/sources_1/new/Memory_block.vhd:207]
INFO: [Synth 8-3491] module 'fifo_generator_1' declared at 'C:/Users/jm134934/Desktop/mambo/Filtre2D_Deogracias/Filtre2D_Deogracias.runs/synth_1/.Xil/Vivado-8624-gs21-13/realtime/fifo_generator_1_stub.v:6' bound to instance 'FIFO2' of component 'fifo_generator_1' [C:/Users/jm134934/Desktop/mambo/Filtre2D_Deogracias/Filtre2D_Deogracias.srcs/sources_1/new/Memory_block.vhd:216]
INFO: [Synth 8-3491] module 'D_FlipFlop' declared at 'C:/Users/jm134934/Desktop/mambo/Filtre2D_Deogracias/Filtre2D_Deogracias.srcs/sources_1/new/D_FlipFlop.vhd:4' bound to instance 'DFF7' of component 'D_FlipFlop' [C:/Users/jm134934/Desktop/mambo/Filtre2D_Deogracias/Filtre2D_Deogracias.srcs/sources_1/new/Memory_block.vhd:231]
INFO: [Synth 8-3491] module 'D_FlipFlop' declared at 'C:/Users/jm134934/Desktop/mambo/Filtre2D_Deogracias/Filtre2D_Deogracias.srcs/sources_1/new/D_FlipFlop.vhd:4' bound to instance 'DFF8' of component 'D_FlipFlop' [C:/Users/jm134934/Desktop/mambo/Filtre2D_Deogracias/Filtre2D_Deogracias.srcs/sources_1/new/Memory_block.vhd:240]
INFO: [Synth 8-3491] module 'D_FlipFlop' declared at 'C:/Users/jm134934/Desktop/mambo/Filtre2D_Deogracias/Filtre2D_Deogracias.srcs/sources_1/new/D_FlipFlop.vhd:4' bound to instance 'DFF9' of component 'D_FlipFlop' [C:/Users/jm134934/Desktop/mambo/Filtre2D_Deogracias/Filtre2D_Deogracias.srcs/sources_1/new/Memory_block.vhd:250]
INFO: [Synth 8-3491] module 'compt_decompt' declared at 'C:/Users/jm134934/Desktop/mambo/Filtre2D_Deogracias/Filtre2D_Deogracias.srcs/sources_1/new/compt_decompt.vhd:11' bound to instance 'compt1' of component 'compt_decompt' [C:/Users/jm134934/Desktop/mambo/Filtre2D_Deogracias/Filtre2D_Deogracias.srcs/sources_1/new/Memory_block.vhd:260]
INFO: [Synth 8-638] synthesizing module 'compt_decompt' [C:/Users/jm134934/Desktop/mambo/Filtre2D_Deogracias/Filtre2D_Deogracias.srcs/sources_1/new/compt_decompt.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'compt_decompt' (3#1) [C:/Users/jm134934/Desktop/mambo/Filtre2D_Deogracias/Filtre2D_Deogracias.srcs/sources_1/new/compt_decompt.vhd:21]
	Parameter CYCLE_COUNT bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'Clock_Counter' declared at 'C:/Users/jm134934/Desktop/mambo/Filtre2D_Deogracias/Filtre2D_Deogracias.srcs/sources_1/new/Clock_Counter.vhd:5' bound to instance 'compt2' of component 'Clock_Counter' [C:/Users/jm134934/Desktop/mambo/Filtre2D_Deogracias/Filtre2D_Deogracias.srcs/sources_1/new/Memory_block.vhd:268]
INFO: [Synth 8-638] synthesizing module 'Clock_Counter' [C:/Users/jm134934/Desktop/mambo/Filtre2D_Deogracias/Filtre2D_Deogracias.srcs/sources_1/new/Clock_Counter.vhd:18]
	Parameter CYCLE_COUNT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Clock_Counter' (4#1) [C:/Users/jm134934/Desktop/mambo/Filtre2D_Deogracias/Filtre2D_Deogracias.srcs/sources_1/new/Clock_Counter.vhd:18]
INFO: [Synth 8-3491] module 'Filter_3x3' declared at 'C:/Users/jm134934/Desktop/mambo/Filtre2D_Deogracias/Filtre2D_Deogracias.srcs/sources_1/new/Filter_3x3.vhd:9' bound to instance 'filter' of component 'Filter_3x3' [C:/Users/jm134934/Desktop/mambo/Filtre2D_Deogracias/Filtre2D_Deogracias.srcs/sources_1/new/Memory_block.vhd:280]
INFO: [Synth 8-638] synthesizing module 'Filter_3x3' [C:/Users/jm134934/Desktop/mambo/Filtre2D_Deogracias/Filtre2D_Deogracias.srcs/sources_1/new/Filter_3x3.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'Filter_3x3' (5#1) [C:/Users/jm134934/Desktop/mambo/Filtre2D_Deogracias/Filtre2D_Deogracias.srcs/sources_1/new/Filter_3x3.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'Memory_block' (6#1) [C:/Users/jm134934/Desktop/mambo/Filtre2D_Deogracias/Filtre2D_Deogracias.srcs/sources_1/new/Memory_block.vhd:20]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1115.082 ; gain = 41.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1115.082 ; gain = 41.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1115.082 ; gain = 41.621
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1115.082 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/jm134934/Desktop/mambo/Filtre2D_Deogracias/Filtre2D_Deogracias.srcs/sources_1/ip/fifo_generator_1/fifo_generator_1/fifo_generator_1_in_context.xdc] for cell 'FIFO1'
Finished Parsing XDC File [c:/Users/jm134934/Desktop/mambo/Filtre2D_Deogracias/Filtre2D_Deogracias.srcs/sources_1/ip/fifo_generator_1/fifo_generator_1/fifo_generator_1_in_context.xdc] for cell 'FIFO1'
Parsing XDC File [c:/Users/jm134934/Desktop/mambo/Filtre2D_Deogracias/Filtre2D_Deogracias.srcs/sources_1/ip/fifo_generator_1/fifo_generator_1/fifo_generator_1_in_context.xdc] for cell 'FIFO2'
Finished Parsing XDC File [c:/Users/jm134934/Desktop/mambo/Filtre2D_Deogracias/Filtre2D_Deogracias.srcs/sources_1/ip/fifo_generator_1/fifo_generator_1/fifo_generator_1_in_context.xdc] for cell 'FIFO2'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1217.383 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1217.383 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1217.383 ; gain = 143.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1217.383 ; gain = 143.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for FIFO1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for FIFO2. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1217.383 ; gain = 143.922
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'STAGE_reg' in module 'Memory_block'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  stage1 |                           000001 |                              000
                  stage2 |                           000010 |                              001
                  stage3 |                           000100 |                              010
                  stage4 |                           001000 |                              011
                  stage5 |                           010000 |                              100
                  stage6 |                           100000 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'STAGE_reg' using encoding 'one-hot' in module 'Memory_block'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1217.383 ; gain = 143.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   11 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 2     
	   2 Input    9 Bit       Adders := 4     
+---Registers : 
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 4     
	                8 Bit    Registers := 10    
	                1 Bit    Registers := 11    
+---Muxes : 
	   6 Input    6 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 6     
	   2 Input    1 Bit        Muxes := 3     
	   6 Input    1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1217.383 ; gain = 143.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 1217.383 ; gain = 143.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 1217.383 ; gain = 143.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 1230.668 ; gain = 157.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1230.668 ; gain = 157.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1230.668 ; gain = 157.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1230.668 ; gain = 157.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1230.668 ; gain = 157.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1230.668 ; gain = 157.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1230.668 ; gain = 157.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------+----------+
|      |BlackBox name    |Instances |
+------+-----------------+----------+
|1     |fifo_generator_1 |         2|
+------+-----------------+----------+

Report Cell Usage: 
+------+------------------+------+
|      |Cell              |Count |
+------+------------------+------+
|1     |fifo_generator    |     1|
|2     |fifo_generator_1_ |     1|
|3     |BUFG              |     1|
|4     |CARRY4            |    29|
|5     |LUT1              |     2|
|6     |LUT2              |    60|
|7     |LUT3              |     7|
|8     |LUT4              |     3|
|9     |LUT5              |     5|
|10    |LUT6              |     4|
|11    |FDCE              |    81|
|12    |FDPE              |     1|
|13    |FDRE              |   109|
|14    |IBUF              |    11|
|15    |OBUF              |    16|
+------+------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1230.668 ; gain = 157.207
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:30 . Memory (MB): peak = 1230.668 ; gain = 54.906
Synthesis Optimization Complete : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1230.668 ; gain = 157.207
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1238.992 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 29 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1246.758 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
42 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:45 . Memory (MB): peak = 1246.758 ; gain = 173.297
INFO: [Common 17-1381] The checkpoint 'C:/Users/jm134934/Desktop/mambo/Filtre2D_Deogracias/Filtre2D_Deogracias.runs/synth_1/Memory_block.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Memory_block_utilization_synth.rpt -pb Memory_block_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Dec 10 16:30:20 2024...
