// Seed: 1379077565
module module_0 ();
  assign id_1 = 1 > 1;
  initial id_1 = 1;
endmodule
module module_1 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  assign id_2 = id_2[1 : 1];
  wire id_3;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  id_4(
      .id_0(id_3),
      .id_1(1),
      .id_2(1),
      .id_3(1),
      .id_4(1),
      .id_5(id_1),
      .id_6(1'b0),
      .id_7(1'h0),
      .id_8(1)
  );
endmodule
