                                      1 ;--------------------------------------------------------
                                      2 ; File Created by SDCC : free open source ANSI-C Compiler
                                      3 ; Version 3.5.0 #9253 (Mar 24 2016) (Linux)
                                      4 ; This file was generated Tue Dec 12 21:28:07 2017
                                      5 ;--------------------------------------------------------
                                      6 	.module stm8s_tim1_tim1_deinit
                                      7 	.optsdcc -mstm8
                                      8 	
                                      9 ;--------------------------------------------------------
                                     10 ; Public variables in this module
                                     11 ;--------------------------------------------------------
                                     12 	.globl _TIM1_DeInit
                                     13 ;--------------------------------------------------------
                                     14 ; ram data
                                     15 ;--------------------------------------------------------
                                     16 	.area DATA
                                     17 ;--------------------------------------------------------
                                     18 ; ram data
                                     19 ;--------------------------------------------------------
                                     20 	.area INITIALIZED
                                     21 ;--------------------------------------------------------
                                     22 ; absolute external ram data
                                     23 ;--------------------------------------------------------
                                     24 	.area DABS (ABS)
                                     25 ;--------------------------------------------------------
                                     26 ; global & static initialisations
                                     27 ;--------------------------------------------------------
                                     28 	.area HOME
                                     29 	.area GSINIT
                                     30 	.area GSFINAL
                                     31 	.area GSINIT
                                     32 ;--------------------------------------------------------
                                     33 ; Home
                                     34 ;--------------------------------------------------------
                                     35 	.area HOME
                                     36 	.area HOME
                                     37 ;--------------------------------------------------------
                                     38 ; code
                                     39 ;--------------------------------------------------------
                                     40 	.area CODE
                                     41 ;	/home/grytole/dev/git/stm8builder/stm8builder/stdperiph_driver/src/stm8s_tim1.tim1_deinit.c: 50: void TIM1_DeInit(void)
                                     42 ;	-----------------------------------------
                                     43 ;	 function TIM1_DeInit
                                     44 ;	-----------------------------------------
      000000                         45 _TIM1_DeInit:
                                     46 ;	/home/grytole/dev/git/stm8builder/stm8builder/stdperiph_driver/src/stm8s_tim1.tim1_deinit.c: 52: TIM1->CR1  = TIM1_CR1_RESET_VALUE;
      000000 35 00 52 50      [ 1]   47 	mov	0x5250+0, #0x00
                                     48 ;	/home/grytole/dev/git/stm8builder/stm8builder/stdperiph_driver/src/stm8s_tim1.tim1_deinit.c: 53: TIM1->CR2  = TIM1_CR2_RESET_VALUE;
      000004 35 00 52 51      [ 1]   49 	mov	0x5251+0, #0x00
                                     50 ;	/home/grytole/dev/git/stm8builder/stm8builder/stdperiph_driver/src/stm8s_tim1.tim1_deinit.c: 54: TIM1->SMCR = TIM1_SMCR_RESET_VALUE;
      000008 35 00 52 52      [ 1]   51 	mov	0x5252+0, #0x00
                                     52 ;	/home/grytole/dev/git/stm8builder/stm8builder/stdperiph_driver/src/stm8s_tim1.tim1_deinit.c: 55: TIM1->ETR  = TIM1_ETR_RESET_VALUE;
      00000C 35 00 52 53      [ 1]   53 	mov	0x5253+0, #0x00
                                     54 ;	/home/grytole/dev/git/stm8builder/stm8builder/stdperiph_driver/src/stm8s_tim1.tim1_deinit.c: 56: TIM1->IER  = TIM1_IER_RESET_VALUE;
      000010 35 00 52 54      [ 1]   55 	mov	0x5254+0, #0x00
                                     56 ;	/home/grytole/dev/git/stm8builder/stm8builder/stdperiph_driver/src/stm8s_tim1.tim1_deinit.c: 57: TIM1->SR2  = TIM1_SR2_RESET_VALUE;
      000014 35 00 52 56      [ 1]   57 	mov	0x5256+0, #0x00
                                     58 ;	/home/grytole/dev/git/stm8builder/stm8builder/stdperiph_driver/src/stm8s_tim1.tim1_deinit.c: 59: TIM1->CCER1 = TIM1_CCER1_RESET_VALUE;
      000018 35 00 52 5C      [ 1]   59 	mov	0x525c+0, #0x00
                                     60 ;	/home/grytole/dev/git/stm8builder/stm8builder/stdperiph_driver/src/stm8s_tim1.tim1_deinit.c: 60: TIM1->CCER2 = TIM1_CCER2_RESET_VALUE;
      00001C 35 00 52 5D      [ 1]   61 	mov	0x525d+0, #0x00
                                     62 ;	/home/grytole/dev/git/stm8builder/stm8builder/stdperiph_driver/src/stm8s_tim1.tim1_deinit.c: 62: TIM1->CCMR1 = 0x01;
      000020 35 01 52 58      [ 1]   63 	mov	0x5258+0, #0x01
                                     64 ;	/home/grytole/dev/git/stm8builder/stm8builder/stdperiph_driver/src/stm8s_tim1.tim1_deinit.c: 63: TIM1->CCMR2 = 0x01;
      000024 35 01 52 59      [ 1]   65 	mov	0x5259+0, #0x01
                                     66 ;	/home/grytole/dev/git/stm8builder/stm8builder/stdperiph_driver/src/stm8s_tim1.tim1_deinit.c: 64: TIM1->CCMR3 = 0x01;
      000028 35 01 52 5A      [ 1]   67 	mov	0x525a+0, #0x01
                                     68 ;	/home/grytole/dev/git/stm8builder/stm8builder/stdperiph_driver/src/stm8s_tim1.tim1_deinit.c: 65: TIM1->CCMR4 = 0x01;
      00002C 35 01 52 5B      [ 1]   69 	mov	0x525b+0, #0x01
                                     70 ;	/home/grytole/dev/git/stm8builder/stm8builder/stdperiph_driver/src/stm8s_tim1.tim1_deinit.c: 67: TIM1->CCER1 = TIM1_CCER1_RESET_VALUE;
      000030 35 00 52 5C      [ 1]   71 	mov	0x525c+0, #0x00
                                     72 ;	/home/grytole/dev/git/stm8builder/stm8builder/stdperiph_driver/src/stm8s_tim1.tim1_deinit.c: 68: TIM1->CCER2 = TIM1_CCER2_RESET_VALUE;
      000034 35 00 52 5D      [ 1]   73 	mov	0x525d+0, #0x00
                                     74 ;	/home/grytole/dev/git/stm8builder/stm8builder/stdperiph_driver/src/stm8s_tim1.tim1_deinit.c: 69: TIM1->CCMR1 = TIM1_CCMR1_RESET_VALUE;
      000038 35 00 52 58      [ 1]   75 	mov	0x5258+0, #0x00
                                     76 ;	/home/grytole/dev/git/stm8builder/stm8builder/stdperiph_driver/src/stm8s_tim1.tim1_deinit.c: 70: TIM1->CCMR2 = TIM1_CCMR2_RESET_VALUE;
      00003C 35 00 52 59      [ 1]   77 	mov	0x5259+0, #0x00
                                     78 ;	/home/grytole/dev/git/stm8builder/stm8builder/stdperiph_driver/src/stm8s_tim1.tim1_deinit.c: 71: TIM1->CCMR3 = TIM1_CCMR3_RESET_VALUE;
      000040 35 00 52 5A      [ 1]   79 	mov	0x525a+0, #0x00
                                     80 ;	/home/grytole/dev/git/stm8builder/stm8builder/stdperiph_driver/src/stm8s_tim1.tim1_deinit.c: 72: TIM1->CCMR4 = TIM1_CCMR4_RESET_VALUE;
      000044 35 00 52 5B      [ 1]   81 	mov	0x525b+0, #0x00
                                     82 ;	/home/grytole/dev/git/stm8builder/stm8builder/stdperiph_driver/src/stm8s_tim1.tim1_deinit.c: 73: TIM1->CNTRH = TIM1_CNTRH_RESET_VALUE;
      000048 35 00 52 5E      [ 1]   83 	mov	0x525e+0, #0x00
                                     84 ;	/home/grytole/dev/git/stm8builder/stm8builder/stdperiph_driver/src/stm8s_tim1.tim1_deinit.c: 74: TIM1->CNTRL = TIM1_CNTRL_RESET_VALUE;
      00004C 35 00 52 5F      [ 1]   85 	mov	0x525f+0, #0x00
                                     86 ;	/home/grytole/dev/git/stm8builder/stm8builder/stdperiph_driver/src/stm8s_tim1.tim1_deinit.c: 75: TIM1->PSCRH = TIM1_PSCRH_RESET_VALUE;
      000050 35 00 52 60      [ 1]   87 	mov	0x5260+0, #0x00
                                     88 ;	/home/grytole/dev/git/stm8builder/stm8builder/stdperiph_driver/src/stm8s_tim1.tim1_deinit.c: 76: TIM1->PSCRL = TIM1_PSCRL_RESET_VALUE;
      000054 35 00 52 61      [ 1]   89 	mov	0x5261+0, #0x00
                                     90 ;	/home/grytole/dev/git/stm8builder/stm8builder/stdperiph_driver/src/stm8s_tim1.tim1_deinit.c: 77: TIM1->ARRH  = TIM1_ARRH_RESET_VALUE;
      000058 35 FF 52 62      [ 1]   91 	mov	0x5262+0, #0xff
                                     92 ;	/home/grytole/dev/git/stm8builder/stm8builder/stdperiph_driver/src/stm8s_tim1.tim1_deinit.c: 78: TIM1->ARRL  = TIM1_ARRL_RESET_VALUE;
      00005C 35 FF 52 63      [ 1]   93 	mov	0x5263+0, #0xff
                                     94 ;	/home/grytole/dev/git/stm8builder/stm8builder/stdperiph_driver/src/stm8s_tim1.tim1_deinit.c: 79: TIM1->CCR1H = TIM1_CCR1H_RESET_VALUE;
      000060 35 00 52 65      [ 1]   95 	mov	0x5265+0, #0x00
                                     96 ;	/home/grytole/dev/git/stm8builder/stm8builder/stdperiph_driver/src/stm8s_tim1.tim1_deinit.c: 80: TIM1->CCR1L = TIM1_CCR1L_RESET_VALUE;
      000064 35 00 52 66      [ 1]   97 	mov	0x5266+0, #0x00
                                     98 ;	/home/grytole/dev/git/stm8builder/stm8builder/stdperiph_driver/src/stm8s_tim1.tim1_deinit.c: 81: TIM1->CCR2H = TIM1_CCR2H_RESET_VALUE;
      000068 35 00 52 67      [ 1]   99 	mov	0x5267+0, #0x00
                                    100 ;	/home/grytole/dev/git/stm8builder/stm8builder/stdperiph_driver/src/stm8s_tim1.tim1_deinit.c: 82: TIM1->CCR2L = TIM1_CCR2L_RESET_VALUE;
      00006C 35 00 52 68      [ 1]  101 	mov	0x5268+0, #0x00
                                    102 ;	/home/grytole/dev/git/stm8builder/stm8builder/stdperiph_driver/src/stm8s_tim1.tim1_deinit.c: 83: TIM1->CCR3H = TIM1_CCR3H_RESET_VALUE;
      000070 35 00 52 69      [ 1]  103 	mov	0x5269+0, #0x00
                                    104 ;	/home/grytole/dev/git/stm8builder/stm8builder/stdperiph_driver/src/stm8s_tim1.tim1_deinit.c: 84: TIM1->CCR3L = TIM1_CCR3L_RESET_VALUE;
      000074 35 00 52 6A      [ 1]  105 	mov	0x526a+0, #0x00
                                    106 ;	/home/grytole/dev/git/stm8builder/stm8builder/stdperiph_driver/src/stm8s_tim1.tim1_deinit.c: 85: TIM1->CCR4H = TIM1_CCR4H_RESET_VALUE;
      000078 35 00 52 6B      [ 1]  107 	mov	0x526b+0, #0x00
                                    108 ;	/home/grytole/dev/git/stm8builder/stm8builder/stdperiph_driver/src/stm8s_tim1.tim1_deinit.c: 86: TIM1->CCR4L = TIM1_CCR4L_RESET_VALUE;
      00007C 35 00 52 6C      [ 1]  109 	mov	0x526c+0, #0x00
                                    110 ;	/home/grytole/dev/git/stm8builder/stm8builder/stdperiph_driver/src/stm8s_tim1.tim1_deinit.c: 87: TIM1->OISR  = TIM1_OISR_RESET_VALUE;
      000080 35 00 52 6F      [ 1]  111 	mov	0x526f+0, #0x00
                                    112 ;	/home/grytole/dev/git/stm8builder/stm8builder/stdperiph_driver/src/stm8s_tim1.tim1_deinit.c: 88: TIM1->EGR   = 0x01; /* TIM1_EGR_UG */
      000084 35 01 52 57      [ 1]  113 	mov	0x5257+0, #0x01
                                    114 ;	/home/grytole/dev/git/stm8builder/stm8builder/stdperiph_driver/src/stm8s_tim1.tim1_deinit.c: 89: TIM1->DTR   = TIM1_DTR_RESET_VALUE;
      000088 35 00 52 6E      [ 1]  115 	mov	0x526e+0, #0x00
                                    116 ;	/home/grytole/dev/git/stm8builder/stm8builder/stdperiph_driver/src/stm8s_tim1.tim1_deinit.c: 90: TIM1->BKR   = TIM1_BKR_RESET_VALUE;
      00008C 35 00 52 6D      [ 1]  117 	mov	0x526d+0, #0x00
                                    118 ;	/home/grytole/dev/git/stm8builder/stm8builder/stdperiph_driver/src/stm8s_tim1.tim1_deinit.c: 91: TIM1->RCR   = TIM1_RCR_RESET_VALUE;
      000090 35 00 52 64      [ 1]  119 	mov	0x5264+0, #0x00
                                    120 ;	/home/grytole/dev/git/stm8builder/stm8builder/stdperiph_driver/src/stm8s_tim1.tim1_deinit.c: 92: TIM1->SR1   = TIM1_SR1_RESET_VALUE;
      000094 35 00 52 55      [ 1]  121 	mov	0x5255+0, #0x00
      000098 81               [ 4]  122 	ret
                                    123 	.area CODE
                                    124 	.area INITIALIZER
                                    125 	.area CABS (ABS)
