{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1681213765617 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1681213765617 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 11 14:49:25 2023 " "Processing started: Tue Apr 11 14:49:25 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1681213765617 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213765617 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DMANNN -c DMANNN " "Command: quartus_map --read_settings_files=on --write_settings_files=off DMANNN -c DMANNN" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213765617 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1681213766069 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1681213766069 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux mux.v " "Entity \"mux\" obtained from \"mux.v\" instead of from Quartus Prime megafunction library" {  } { { "mux.v" "" { Text "C:/intelFPGA_lite/DMANNN/mux.v" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1681213775504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.v 1 1 " "Found 1 design units, including 1 entities, in source file mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "mux.v" "" { Text "C:/intelFPGA_lite/DMANNN/mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681213775504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775504 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "type Processor.v(6) " "Verilog HDL Declaration warning at Processor.v(6): \"type\" is SystemVerilog-2005 keyword" {  } { { "Processor.v" "" { Text "C:/intelFPGA_lite/DMANNN/Processor.v" 6 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1681213775506 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Processor.v(67) " "Verilog HDL warning at Processor.v(67): extended using \"x\" or \"z\"" {  } { { "Processor.v" "" { Text "C:/intelFPGA_lite/DMANNN/Processor.v" 67 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1681213775506 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Processor.v(83) " "Verilog HDL warning at Processor.v(83): extended using \"x\" or \"z\"" {  } { { "Processor.v" "" { Text "C:/intelFPGA_lite/DMANNN/Processor.v" 83 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1681213775507 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Processor.v(97) " "Verilog HDL warning at Processor.v(97): extended using \"x\" or \"z\"" {  } { { "Processor.v" "" { Text "C:/intelFPGA_lite/DMANNN/Processor.v" 97 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1681213775507 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Processor.v(115) " "Verilog HDL warning at Processor.v(115): extended using \"x\" or \"z\"" {  } { { "Processor.v" "" { Text "C:/intelFPGA_lite/DMANNN/Processor.v" 115 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1681213775507 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Processor.v(129) " "Verilog HDL warning at Processor.v(129): extended using \"x\" or \"z\"" {  } { { "Processor.v" "" { Text "C:/intelFPGA_lite/DMANNN/Processor.v" 129 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1681213775507 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Processor.v(154) " "Verilog HDL warning at Processor.v(154): extended using \"x\" or \"z\"" {  } { { "Processor.v" "" { Text "C:/intelFPGA_lite/DMANNN/Processor.v" 154 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1681213775507 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Processor.v(168) " "Verilog HDL warning at Processor.v(168): extended using \"x\" or \"z\"" {  } { { "Processor.v" "" { Text "C:/intelFPGA_lite/DMANNN/Processor.v" 168 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1681213775507 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Processor.v(190) " "Verilog HDL warning at Processor.v(190): extended using \"x\" or \"z\"" {  } { { "Processor.v" "" { Text "C:/intelFPGA_lite/DMANNN/Processor.v" 190 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1681213775507 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Processor.v(202) " "Verilog HDL warning at Processor.v(202): extended using \"x\" or \"z\"" {  } { { "Processor.v" "" { Text "C:/intelFPGA_lite/DMANNN/Processor.v" 202 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1681213775507 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Processor.v(217) " "Verilog HDL warning at Processor.v(217): extended using \"x\" or \"z\"" {  } { { "Processor.v" "" { Text "C:/intelFPGA_lite/DMANNN/Processor.v" 217 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1681213775507 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Processor.v(231) " "Verilog HDL warning at Processor.v(231): extended using \"x\" or \"z\"" {  } { { "Processor.v" "" { Text "C:/intelFPGA_lite/DMANNN/Processor.v" 231 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1681213775507 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Processor.v(251) " "Verilog HDL warning at Processor.v(251): extended using \"x\" or \"z\"" {  } { { "Processor.v" "" { Text "C:/intelFPGA_lite/DMANNN/Processor.v" 251 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1681213775507 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Processor.v(268) " "Verilog HDL warning at Processor.v(268): extended using \"x\" or \"z\"" {  } { { "Processor.v" "" { Text "C:/intelFPGA_lite/DMANNN/Processor.v" 268 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1681213775507 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Processor.v(287) " "Verilog HDL warning at Processor.v(287): extended using \"x\" or \"z\"" {  } { { "Processor.v" "" { Text "C:/intelFPGA_lite/DMANNN/Processor.v" 287 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1681213775507 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Processor.v(305) " "Verilog HDL warning at Processor.v(305): extended using \"x\" or \"z\"" {  } { { "Processor.v" "" { Text "C:/intelFPGA_lite/DMANNN/Processor.v" 305 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1681213775508 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Processor.v(322) " "Verilog HDL warning at Processor.v(322): extended using \"x\" or \"z\"" {  } { { "Processor.v" "" { Text "C:/intelFPGA_lite/DMANNN/Processor.v" 322 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1681213775508 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Processor.v(333) " "Verilog HDL warning at Processor.v(333): extended using \"x\" or \"z\"" {  } { { "Processor.v" "" { Text "C:/intelFPGA_lite/DMANNN/Processor.v" 333 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1681213775508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.v 1 1 " "Found 1 design units, including 1 entities, in source file processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 Processor " "Found entity 1: Processor" {  } { { "Processor.v" "" { Text "C:/intelFPGA_lite/DMANNN/Processor.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681213775508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 TestBench " "Found entity 1: TestBench" {  } { { "TestBench.v" "" { Text "C:/intelFPGA_lite/DMANNN/TestBench.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681213775510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addressmux.v 1 1 " "Found 1 design units, including 1 entities, in source file addressmux.v" { { "Info" "ISGN_ENTITY_NAME" "1 addressmux " "Found entity 1: addressmux" {  } { { "addressmux.v" "" { Text "C:/intelFPGA_lite/DMANNN/addressmux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681213775512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clkgenerator.v 1 1 " "Found 1 design units, including 1 entities, in source file clkgenerator.v" { { "Info" "ISGN_ENTITY_NAME" "1 clkgenerator " "Found entity 1: clkgenerator" {  } { { "clkgenerator.v" "" { Text "C:/intelFPGA_lite/DMANNN/clkgenerator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681213775514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775514 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "type DMA_Project.v(4) " "Verilog HDL Declaration warning at DMA_Project.v(4): \"type\" is SystemVerilog-2005 keyword" {  } { { "DMA_Project.v" "" { Text "C:/intelFPGA_lite/DMANNN/DMA_Project.v" 4 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1681213775516 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "DMA_Project.v(63) " "Verilog HDL warning at DMA_Project.v(63): extended using \"x\" or \"z\"" {  } { { "DMA_Project.v" "" { Text "C:/intelFPGA_lite/DMANNN/DMA_Project.v" 63 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1681213775516 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "DMA_Project.v(77) " "Verilog HDL warning at DMA_Project.v(77): extended using \"x\" or \"z\"" {  } { { "DMA_Project.v" "" { Text "C:/intelFPGA_lite/DMANNN/DMA_Project.v" 77 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1681213775516 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "DMA_Project.v(95) " "Verilog HDL warning at DMA_Project.v(95): extended using \"x\" or \"z\"" {  } { { "DMA_Project.v" "" { Text "C:/intelFPGA_lite/DMANNN/DMA_Project.v" 95 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1681213775516 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "DMA_Project.v(109) " "Verilog HDL warning at DMA_Project.v(109): extended using \"x\" or \"z\"" {  } { { "DMA_Project.v" "" { Text "C:/intelFPGA_lite/DMANNN/DMA_Project.v" 109 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1681213775517 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "DMA_Project.v(131) " "Verilog HDL warning at DMA_Project.v(131): extended using \"x\" or \"z\"" {  } { { "DMA_Project.v" "" { Text "C:/intelFPGA_lite/DMANNN/DMA_Project.v" 131 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1681213775517 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "DMA_Project.v(144) " "Verilog HDL warning at DMA_Project.v(144): extended using \"x\" or \"z\"" {  } { { "DMA_Project.v" "" { Text "C:/intelFPGA_lite/DMANNN/DMA_Project.v" 144 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1681213775517 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "DMA_Project.v(149) " "Verilog HDL warning at DMA_Project.v(149): extended using \"x\" or \"z\"" {  } { { "DMA_Project.v" "" { Text "C:/intelFPGA_lite/DMANNN/DMA_Project.v" 149 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1681213775517 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "DMA_Project.v(161) " "Verilog HDL warning at DMA_Project.v(161): extended using \"x\" or \"z\"" {  } { { "DMA_Project.v" "" { Text "C:/intelFPGA_lite/DMANNN/DMA_Project.v" 161 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1681213775517 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "DMA_Project.v(166) " "Verilog HDL warning at DMA_Project.v(166): extended using \"x\" or \"z\"" {  } { { "DMA_Project.v" "" { Text "C:/intelFPGA_lite/DMANNN/DMA_Project.v" 166 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1681213775517 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "DMA_Project.v(177) " "Verilog HDL warning at DMA_Project.v(177): extended using \"x\" or \"z\"" {  } { { "DMA_Project.v" "" { Text "C:/intelFPGA_lite/DMANNN/DMA_Project.v" 177 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1681213775517 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "DMA_Project.v(182) " "Verilog HDL warning at DMA_Project.v(182): extended using \"x\" or \"z\"" {  } { { "DMA_Project.v" "" { Text "C:/intelFPGA_lite/DMANNN/DMA_Project.v" 182 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1681213775517 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "DMA_Project.v(195) " "Verilog HDL warning at DMA_Project.v(195): extended using \"x\" or \"z\"" {  } { { "DMA_Project.v" "" { Text "C:/intelFPGA_lite/DMANNN/DMA_Project.v" 195 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1681213775517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dma_project.v 1 1 " "Found 1 design units, including 1 entities, in source file dma_project.v" { { "Info" "ISGN_ENTITY_NAME" "1 DMA_Project " "Found entity 1: DMA_Project" {  } { { "DMA_Project.v" "" { Text "C:/intelFPGA_lite/DMANNN/DMA_Project.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681213775517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775517 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "iodevice.v(39) " "Verilog HDL information at iodevice.v(39): always construct contains both blocking and non-blocking assignments" {  } { { "iodevice.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice.v" 39 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1681213775519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "iodevice.v 5 5 " "Found 5 design units, including 5 entities, in source file iodevice.v" { { "Info" "ISGN_ENTITY_NAME" "1 IODevice " "Found entity 1: IODevice" {  } { { "iodevice.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681213775520 ""} { "Info" "ISGN_ENTITY_NAME" "2 newtest " "Found entity 2: newtest" {  } { { "iodevice.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice.v" 133 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681213775520 ""} { "Info" "ISGN_ENTITY_NAME" "3 testbench " "Found entity 3: testbench" {  } { { "iodevice.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681213775520 ""} { "Info" "ISGN_ENTITY_NAME" "4 clkgenertor " "Found entity 4: clkgenertor" {  } { { "iodevice.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice.v" 220 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681213775520 ""} { "Info" "ISGN_ENTITY_NAME" "5 interrupt_test " "Found entity 5: interrupt_test" {  } { { "iodevice.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice.v" 231 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681213775520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "iodevice1.v 1 1 " "Found 1 design units, including 1 entities, in source file iodevice1.v" { { "Info" "ISGN_ENTITY_NAME" "1 iodevice1 " "Found entity 1: iodevice1" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681213775523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775523 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "iodevice2.v(96) " "Verilog HDL syntax warning at iodevice2.v(96): extra block comment delimiter characters /* within block comment" {  } { { "iodevice2.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice2.v" 96 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1681213775525 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "iodevice2.v(104) " "Verilog HDL information at iodevice2.v(104): always construct contains both blocking and non-blocking assignments" {  } { { "iodevice2.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice2.v" 104 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1681213775525 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "iodevice2.v(233) " "Verilog HDL syntax warning at iodevice2.v(233): extra block comment delimiter characters /* within block comment" {  } { { "iodevice2.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice2.v" 233 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1681213775525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "iodevice2.v 1 1 " "Found 1 design units, including 1 entities, in source file iodevice2.v" { { "Info" "ISGN_ENTITY_NAME" "1 iodevice2 " "Found entity 1: iodevice2" {  } { { "iodevice2.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681213775526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.v 1 1 " "Found 1 design units, including 1 entities, in source file memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.v" "" { Text "C:/intelFPGA_lite/DMANNN/memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681213775528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775528 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "type RegisterFile.v(14) " "Verilog HDL Declaration warning at RegisterFile.v(14): \"type\" is SystemVerilog-2005 keyword" {  } { { "RegisterFile.v" "" { Text "C:/intelFPGA_lite/DMANNN/RegisterFile.v" 14 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1681213775530 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "RegisterFile.v(78) " "Verilog HDL warning at RegisterFile.v(78): extended using \"x\" or \"z\"" {  } { { "RegisterFile.v" "" { Text "C:/intelFPGA_lite/DMANNN/RegisterFile.v" 78 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1681213775530 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "RegisterFile.v(101) " "Verilog HDL warning at RegisterFile.v(101): extended using \"x\" or \"z\"" {  } { { "RegisterFile.v" "" { Text "C:/intelFPGA_lite/DMANNN/RegisterFile.v" 101 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1681213775530 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "RegisterFile.v(104) " "Verilog HDL warning at RegisterFile.v(104): extended using \"x\" or \"z\"" {  } { { "RegisterFile.v" "" { Text "C:/intelFPGA_lite/DMANNN/RegisterFile.v" 104 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1681213775530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile.v 1 1 " "Found 1 design units, including 1 entities, in source file registerfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "RegisterFile.v" "" { Text "C:/intelFPGA_lite/DMANNN/RegisterFile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681213775530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775530 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clock TestBench.v(23) " "Verilog HDL Implicit Net warning at TestBench.v(23): created implicit net for \"clock\"" {  } { { "TestBench.v" "" { Text "C:/intelFPGA_lite/DMANNN/TestBench.v" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681213775531 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clock iodevice.v(214) " "Verilog HDL Implicit Net warning at iodevice.v(214): created implicit net for \"clock\"" {  } { { "iodevice.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice.v" 214 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681213775531 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "iodevice1 " "Elaborating entity \"iodevice1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1681213775581 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "anything iodevice1.v(15) " "Verilog HDL or VHDL warning at iodevice1.v(15): object \"anything\" assigned a value but never read" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1681213775582 "|iodevice1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "StatusReg iodevice1.v(20) " "Verilog HDL or VHDL warning at iodevice1.v(20): object \"StatusReg\" assigned a value but never read" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1681213775583 "|iodevice1"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "0 0 1 iodevice1.v(62) " "Verilog HDL warning at iodevice1.v(62): number of words (0) in memory file does not match the number of elements in the address range \[0:1\]" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 62 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1681213775587 "|iodevice1"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "31 0 31 iodevice1.v(76) " "Verilog HDL warning at iodevice1.v(76): number of words (31) in memory file does not match the number of elements in the address range \[0:31\]" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 76 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1681213775590 "|iodevice1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "GPIO1 iodevice1.v(58) " "Verilog HDL Always Construct warning at iodevice1.v(58): inferring latch(es) for variable \"GPIO1\", which holds its previous value in one or more paths through the always construct" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 58 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1681213775601 "|iodevice1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "k iodevice1.v(58) " "Verilog HDL Always Construct warning at iodevice1.v(58): inferring latch(es) for variable \"k\", which holds its previous value in one or more paths through the always construct" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 58 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1681213775601 "|iodevice1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "databus iodevice1.v(88) " "Verilog HDL Always Construct warning at iodevice1.v(88): variable \"databus\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 88 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1681213775604 "|iodevice1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "IO1_addr iodevice1.v(88) " "Verilog HDL Always Construct warning at iodevice1.v(88): variable \"IO1_addr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 88 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1681213775604 "|iodevice1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "IO1_addr iodevice1.v(94) " "Verilog HDL Always Construct warning at iodevice1.v(94): variable \"IO1_addr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 94 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1681213775606 "|iodevice1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Ack1 iodevice1.v(102) " "Verilog HDL Always Construct warning at iodevice1.v(102): variable \"Ack1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1681213775611 "|iodevice1"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "31 0 31 iodevice1.v(105) " "Verilog HDL warning at iodevice1.v(105): number of words (31) in memory file does not match the number of elements in the address range \[0:31\]" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 105 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1681213775612 "|iodevice1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "count iodevice1.v(110) " "Verilog HDL Always Construct warning at iodevice1.v(110): variable \"count\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 110 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1681213775612 "|iodevice1"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "iodevice1.v(127) " "Verilog HDL warning at iodevice1.v(127): ignoring unsupported system task" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 127 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1681213775614 "|iodevice1"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "iodevice1.v(134) " "Verilog HDL warning at iodevice1.v(134): ignoring unsupported system task" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 134 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1681213775615 "|iodevice1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Odatabus iodevice1.v(80) " "Verilog HDL Always Construct warning at iodevice1.v(80): inferring latch(es) for variable \"Odatabus\", which holds its previous value in one or more paths through the always construct" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 80 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1681213775722 "|iodevice1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i iodevice1.v(80) " "Verilog HDL Always Construct warning at iodevice1.v(80): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 80 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1681213775723 "|iodevice1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "count iodevice1.v(80) " "Verilog HDL Always Construct warning at iodevice1.v(80): inferring latch(es) for variable \"count\", which holds its previous value in one or more paths through the always construct" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 80 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1681213775723 "|iodevice1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "startcount iodevice1.v(80) " "Verilog HDL Always Construct warning at iodevice1.v(80): inferring latch(es) for variable \"startcount\", which holds its previous value in one or more paths through the always construct" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 80 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1681213775724 "|iodevice1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "GPIO1 iodevice1.v(80) " "Verilog HDL Always Construct warning at iodevice1.v(80): inferring latch(es) for variable \"GPIO1\", which holds its previous value in one or more paths through the always construct" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 80 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1681213775725 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt1\[0\] iodevice1.v(102) " "Inferred latch for \"interrupt1\[0\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775840 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPIO1 iodevice1.v(102) " "Inferred latch for \"GPIO1\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775841 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[0\] iodevice1.v(102) " "Inferred latch for \"count\[0\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775841 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[1\] iodevice1.v(102) " "Inferred latch for \"count\[1\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775841 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[2\] iodevice1.v(102) " "Inferred latch for \"count\[2\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775841 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[3\] iodevice1.v(102) " "Inferred latch for \"count\[3\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775842 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[4\] iodevice1.v(102) " "Inferred latch for \"count\[4\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775842 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[5\] iodevice1.v(102) " "Inferred latch for \"count\[5\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775842 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[6\] iodevice1.v(102) " "Inferred latch for \"count\[6\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775842 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[7\] iodevice1.v(102) " "Inferred latch for \"count\[7\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775842 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[8\] iodevice1.v(102) " "Inferred latch for \"count\[8\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775842 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[9\] iodevice1.v(102) " "Inferred latch for \"count\[9\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775842 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[10\] iodevice1.v(102) " "Inferred latch for \"count\[10\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775843 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[11\] iodevice1.v(102) " "Inferred latch for \"count\[11\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775843 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[12\] iodevice1.v(102) " "Inferred latch for \"count\[12\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775843 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[13\] iodevice1.v(102) " "Inferred latch for \"count\[13\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775843 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[14\] iodevice1.v(102) " "Inferred latch for \"count\[14\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775843 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[15\] iodevice1.v(102) " "Inferred latch for \"count\[15\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775843 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[16\] iodevice1.v(102) " "Inferred latch for \"count\[16\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775843 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[17\] iodevice1.v(102) " "Inferred latch for \"count\[17\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775844 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[18\] iodevice1.v(102) " "Inferred latch for \"count\[18\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775844 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[19\] iodevice1.v(102) " "Inferred latch for \"count\[19\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775844 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[20\] iodevice1.v(102) " "Inferred latch for \"count\[20\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775844 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[21\] iodevice1.v(102) " "Inferred latch for \"count\[21\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775844 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[22\] iodevice1.v(102) " "Inferred latch for \"count\[22\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775844 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[23\] iodevice1.v(102) " "Inferred latch for \"count\[23\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775844 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[24\] iodevice1.v(102) " "Inferred latch for \"count\[24\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775844 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[25\] iodevice1.v(102) " "Inferred latch for \"count\[25\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775845 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[26\] iodevice1.v(102) " "Inferred latch for \"count\[26\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775845 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[27\] iodevice1.v(102) " "Inferred latch for \"count\[27\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775845 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[28\] iodevice1.v(102) " "Inferred latch for \"count\[28\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775845 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[29\] iodevice1.v(102) " "Inferred latch for \"count\[29\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775845 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[30\] iodevice1.v(102) " "Inferred latch for \"count\[30\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775845 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[31\] iodevice1.v(102) " "Inferred latch for \"count\[31\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775845 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Odatabus\[0\] iodevice1.v(102) " "Inferred latch for \"Odatabus\[0\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775846 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Odatabus\[1\] iodevice1.v(102) " "Inferred latch for \"Odatabus\[1\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775847 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Odatabus\[2\] iodevice1.v(102) " "Inferred latch for \"Odatabus\[2\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775847 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Odatabus\[3\] iodevice1.v(102) " "Inferred latch for \"Odatabus\[3\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775848 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Odatabus\[4\] iodevice1.v(102) " "Inferred latch for \"Odatabus\[4\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775849 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Odatabus\[5\] iodevice1.v(102) " "Inferred latch for \"Odatabus\[5\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775849 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Odatabus\[6\] iodevice1.v(102) " "Inferred latch for \"Odatabus\[6\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775850 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Odatabus\[7\] iodevice1.v(102) " "Inferred latch for \"Odatabus\[7\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775850 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Odatabus\[8\] iodevice1.v(102) " "Inferred latch for \"Odatabus\[8\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775851 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Odatabus\[9\] iodevice1.v(102) " "Inferred latch for \"Odatabus\[9\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775852 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Odatabus\[10\] iodevice1.v(102) " "Inferred latch for \"Odatabus\[10\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775852 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Odatabus\[11\] iodevice1.v(102) " "Inferred latch for \"Odatabus\[11\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775853 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Odatabus\[12\] iodevice1.v(102) " "Inferred latch for \"Odatabus\[12\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775854 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Odatabus\[13\] iodevice1.v(102) " "Inferred latch for \"Odatabus\[13\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775854 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Odatabus\[14\] iodevice1.v(102) " "Inferred latch for \"Odatabus\[14\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775855 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Odatabus\[15\] iodevice1.v(102) " "Inferred latch for \"Odatabus\[15\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775856 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Odatabus\[16\] iodevice1.v(102) " "Inferred latch for \"Odatabus\[16\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775856 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Odatabus\[17\] iodevice1.v(102) " "Inferred latch for \"Odatabus\[17\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775857 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Odatabus\[18\] iodevice1.v(102) " "Inferred latch for \"Odatabus\[18\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775858 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Odatabus\[19\] iodevice1.v(102) " "Inferred latch for \"Odatabus\[19\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775858 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Odatabus\[20\] iodevice1.v(102) " "Inferred latch for \"Odatabus\[20\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775859 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Odatabus\[21\] iodevice1.v(102) " "Inferred latch for \"Odatabus\[21\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775859 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Odatabus\[22\] iodevice1.v(102) " "Inferred latch for \"Odatabus\[22\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775860 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Odatabus\[23\] iodevice1.v(102) " "Inferred latch for \"Odatabus\[23\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775861 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Odatabus\[24\] iodevice1.v(102) " "Inferred latch for \"Odatabus\[24\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775861 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Odatabus\[25\] iodevice1.v(102) " "Inferred latch for \"Odatabus\[25\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775862 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Odatabus\[26\] iodevice1.v(102) " "Inferred latch for \"Odatabus\[26\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775863 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Odatabus\[27\] iodevice1.v(102) " "Inferred latch for \"Odatabus\[27\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775864 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Odatabus\[28\] iodevice1.v(102) " "Inferred latch for \"Odatabus\[28\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775864 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Odatabus\[29\] iodevice1.v(102) " "Inferred latch for \"Odatabus\[29\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775865 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Odatabus\[30\] iodevice1.v(102) " "Inferred latch for \"Odatabus\[30\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775866 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Odatabus\[31\] iodevice1.v(102) " "Inferred latch for \"Odatabus\[31\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775866 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[31\]\[0\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[31\]\[0\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775867 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[31\]\[1\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[31\]\[1\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775867 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[31\]\[2\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[31\]\[2\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775867 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[31\]\[3\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[31\]\[3\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775867 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[31\]\[4\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[31\]\[4\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775867 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[31\]\[5\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[31\]\[5\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775867 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[31\]\[6\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[31\]\[6\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775867 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[31\]\[7\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[31\]\[7\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775868 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[31\]\[8\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[31\]\[8\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775868 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[31\]\[9\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[31\]\[9\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775868 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[31\]\[10\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[31\]\[10\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775868 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[31\]\[11\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[31\]\[11\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775868 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[31\]\[12\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[31\]\[12\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775868 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[31\]\[13\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[31\]\[13\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775868 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[31\]\[14\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[31\]\[14\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775869 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[31\]\[15\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[31\]\[15\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775869 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[31\]\[16\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[31\]\[16\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775869 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[31\]\[17\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[31\]\[17\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775869 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[31\]\[18\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[31\]\[18\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775869 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[31\]\[19\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[31\]\[19\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775869 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[31\]\[20\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[31\]\[20\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775869 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[31\]\[21\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[31\]\[21\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775870 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[31\]\[22\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[31\]\[22\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775870 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[31\]\[23\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[31\]\[23\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775870 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[31\]\[24\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[31\]\[24\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775870 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[31\]\[25\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[31\]\[25\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775870 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[31\]\[26\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[31\]\[26\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775870 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[31\]\[27\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[31\]\[27\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775870 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[31\]\[28\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[31\]\[28\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775870 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[31\]\[29\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[31\]\[29\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775871 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[31\]\[30\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[31\]\[30\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775871 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[31\]\[31\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[31\]\[31\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775871 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[30\]\[0\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[30\]\[0\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775871 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[30\]\[1\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[30\]\[1\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775871 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[30\]\[2\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[30\]\[2\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775871 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[30\]\[3\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[30\]\[3\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775871 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[30\]\[4\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[30\]\[4\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775871 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[30\]\[5\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[30\]\[5\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775872 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[30\]\[6\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[30\]\[6\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775872 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[30\]\[7\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[30\]\[7\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775872 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[30\]\[8\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[30\]\[8\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775872 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[30\]\[9\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[30\]\[9\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775872 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[30\]\[10\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[30\]\[10\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775872 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[30\]\[11\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[30\]\[11\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775872 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[30\]\[12\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[30\]\[12\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775872 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[30\]\[13\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[30\]\[13\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775872 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[30\]\[14\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[30\]\[14\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775872 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[30\]\[15\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[30\]\[15\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775873 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[30\]\[16\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[30\]\[16\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775873 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[30\]\[17\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[30\]\[17\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775873 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[30\]\[18\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[30\]\[18\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775873 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[30\]\[19\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[30\]\[19\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775873 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[30\]\[20\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[30\]\[20\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775873 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[30\]\[21\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[30\]\[21\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775873 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[30\]\[22\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[30\]\[22\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775873 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[30\]\[23\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[30\]\[23\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775873 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[30\]\[24\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[30\]\[24\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775874 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[30\]\[25\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[30\]\[25\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775874 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[30\]\[26\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[30\]\[26\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775874 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[30\]\[27\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[30\]\[27\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775874 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[30\]\[28\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[30\]\[28\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775874 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[30\]\[29\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[30\]\[29\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775874 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[30\]\[30\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[30\]\[30\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775874 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[30\]\[31\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[30\]\[31\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775874 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[29\]\[0\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[29\]\[0\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775874 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[29\]\[1\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[29\]\[1\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775874 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[29\]\[2\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[29\]\[2\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775875 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[29\]\[3\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[29\]\[3\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775875 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[29\]\[4\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[29\]\[4\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775875 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[29\]\[5\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[29\]\[5\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775875 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[29\]\[6\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[29\]\[6\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775875 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[29\]\[7\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[29\]\[7\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775875 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[29\]\[8\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[29\]\[8\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775875 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[29\]\[9\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[29\]\[9\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775875 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[29\]\[10\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[29\]\[10\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775875 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[29\]\[11\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[29\]\[11\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775875 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[29\]\[12\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[29\]\[12\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775876 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[29\]\[13\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[29\]\[13\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775876 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[29\]\[14\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[29\]\[14\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775876 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[29\]\[15\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[29\]\[15\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775876 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[29\]\[16\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[29\]\[16\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775876 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[29\]\[17\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[29\]\[17\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775876 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[29\]\[18\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[29\]\[18\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775876 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[29\]\[19\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[29\]\[19\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775876 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[29\]\[20\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[29\]\[20\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775876 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[29\]\[21\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[29\]\[21\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775876 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[29\]\[22\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[29\]\[22\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775877 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[29\]\[23\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[29\]\[23\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775877 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[29\]\[24\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[29\]\[24\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775877 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[29\]\[25\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[29\]\[25\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775877 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[29\]\[26\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[29\]\[26\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775877 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[29\]\[27\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[29\]\[27\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775877 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[29\]\[28\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[29\]\[28\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775877 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[29\]\[29\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[29\]\[29\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775877 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[29\]\[30\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[29\]\[30\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775877 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[29\]\[31\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[29\]\[31\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775877 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[28\]\[0\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[28\]\[0\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775878 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[28\]\[1\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[28\]\[1\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775878 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[28\]\[2\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[28\]\[2\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775878 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[28\]\[3\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[28\]\[3\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775878 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[28\]\[4\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[28\]\[4\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775878 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[28\]\[5\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[28\]\[5\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775878 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[28\]\[6\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[28\]\[6\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775878 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[28\]\[7\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[28\]\[7\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775878 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[28\]\[8\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[28\]\[8\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775879 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[28\]\[9\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[28\]\[9\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775879 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[28\]\[10\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[28\]\[10\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775879 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[28\]\[11\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[28\]\[11\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775879 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[28\]\[12\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[28\]\[12\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775879 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[28\]\[13\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[28\]\[13\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775879 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[28\]\[14\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[28\]\[14\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775879 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[28\]\[15\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[28\]\[15\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775879 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[28\]\[16\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[28\]\[16\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775879 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[28\]\[17\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[28\]\[17\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775880 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[28\]\[18\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[28\]\[18\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775880 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[28\]\[19\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[28\]\[19\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775880 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[28\]\[20\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[28\]\[20\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775880 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[28\]\[21\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[28\]\[21\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775880 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[28\]\[22\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[28\]\[22\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775880 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[28\]\[23\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[28\]\[23\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775880 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[28\]\[24\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[28\]\[24\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775880 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[28\]\[25\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[28\]\[25\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775880 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[28\]\[26\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[28\]\[26\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775880 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[28\]\[27\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[28\]\[27\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775881 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[28\]\[28\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[28\]\[28\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775881 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[28\]\[29\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[28\]\[29\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775881 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[28\]\[30\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[28\]\[30\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775881 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[28\]\[31\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[28\]\[31\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775881 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[27\]\[0\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[27\]\[0\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775881 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[27\]\[1\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[27\]\[1\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775881 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[27\]\[2\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[27\]\[2\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775881 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[27\]\[3\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[27\]\[3\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775881 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[27\]\[4\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[27\]\[4\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775882 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[27\]\[5\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[27\]\[5\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775882 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[27\]\[6\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[27\]\[6\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775882 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[27\]\[7\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[27\]\[7\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775882 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[27\]\[8\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[27\]\[8\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775882 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[27\]\[9\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[27\]\[9\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775882 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[27\]\[10\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[27\]\[10\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775882 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[27\]\[11\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[27\]\[11\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775882 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[27\]\[12\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[27\]\[12\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775882 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[27\]\[13\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[27\]\[13\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775882 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[27\]\[14\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[27\]\[14\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775883 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[27\]\[15\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[27\]\[15\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775883 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[27\]\[16\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[27\]\[16\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775883 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[27\]\[17\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[27\]\[17\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775883 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[27\]\[18\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[27\]\[18\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775883 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[27\]\[19\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[27\]\[19\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775883 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[27\]\[20\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[27\]\[20\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775883 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[27\]\[21\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[27\]\[21\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775883 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[27\]\[22\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[27\]\[22\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775883 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[27\]\[23\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[27\]\[23\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775883 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[27\]\[24\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[27\]\[24\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775884 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[27\]\[25\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[27\]\[25\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775884 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[27\]\[26\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[27\]\[26\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775884 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[27\]\[27\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[27\]\[27\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775884 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[27\]\[28\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[27\]\[28\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775884 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[27\]\[29\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[27\]\[29\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775884 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[27\]\[30\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[27\]\[30\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775884 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[27\]\[31\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[27\]\[31\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775884 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[26\]\[0\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[26\]\[0\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775884 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[26\]\[1\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[26\]\[1\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775885 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[26\]\[2\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[26\]\[2\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775885 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[26\]\[3\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[26\]\[3\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775885 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[26\]\[4\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[26\]\[4\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775885 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[26\]\[5\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[26\]\[5\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775885 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[26\]\[6\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[26\]\[6\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775885 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[26\]\[7\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[26\]\[7\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775885 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[26\]\[8\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[26\]\[8\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775885 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[26\]\[9\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[26\]\[9\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775885 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[26\]\[10\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[26\]\[10\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775885 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[26\]\[11\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[26\]\[11\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775886 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[26\]\[12\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[26\]\[12\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775886 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[26\]\[13\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[26\]\[13\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775886 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[26\]\[14\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[26\]\[14\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775886 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[26\]\[15\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[26\]\[15\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775886 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[26\]\[16\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[26\]\[16\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775886 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[26\]\[17\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[26\]\[17\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775886 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[26\]\[18\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[26\]\[18\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775886 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[26\]\[19\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[26\]\[19\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775886 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[26\]\[20\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[26\]\[20\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775887 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[26\]\[21\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[26\]\[21\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775887 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[26\]\[22\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[26\]\[22\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775887 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[26\]\[23\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[26\]\[23\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775887 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[26\]\[24\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[26\]\[24\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775887 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[26\]\[25\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[26\]\[25\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775887 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[26\]\[26\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[26\]\[26\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775887 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[26\]\[27\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[26\]\[27\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775887 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[26\]\[28\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[26\]\[28\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775887 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[26\]\[29\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[26\]\[29\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775887 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[26\]\[30\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[26\]\[30\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775888 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[26\]\[31\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[26\]\[31\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775888 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[25\]\[0\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[25\]\[0\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775888 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[25\]\[1\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[25\]\[1\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775888 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[25\]\[2\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[25\]\[2\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775888 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[25\]\[3\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[25\]\[3\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775888 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[25\]\[4\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[25\]\[4\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775888 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[25\]\[5\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[25\]\[5\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775888 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[25\]\[6\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[25\]\[6\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775888 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[25\]\[7\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[25\]\[7\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775889 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[25\]\[8\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[25\]\[8\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775889 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[25\]\[9\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[25\]\[9\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775889 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[25\]\[10\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[25\]\[10\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775889 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[25\]\[11\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[25\]\[11\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775889 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[25\]\[12\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[25\]\[12\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775889 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[25\]\[13\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[25\]\[13\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775889 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[25\]\[14\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[25\]\[14\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775889 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[25\]\[15\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[25\]\[15\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775889 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[25\]\[16\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[25\]\[16\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775889 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[25\]\[17\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[25\]\[17\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775890 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[25\]\[18\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[25\]\[18\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775890 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[25\]\[19\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[25\]\[19\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775890 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[25\]\[20\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[25\]\[20\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775890 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[25\]\[21\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[25\]\[21\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775890 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[25\]\[22\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[25\]\[22\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775890 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[25\]\[23\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[25\]\[23\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775890 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[25\]\[24\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[25\]\[24\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775890 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[25\]\[25\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[25\]\[25\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775890 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[25\]\[26\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[25\]\[26\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775890 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[25\]\[27\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[25\]\[27\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775891 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[25\]\[28\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[25\]\[28\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775891 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[25\]\[29\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[25\]\[29\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775891 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[25\]\[30\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[25\]\[30\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775891 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[25\]\[31\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[25\]\[31\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775891 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[24\]\[0\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[24\]\[0\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775891 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[24\]\[1\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[24\]\[1\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775891 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[24\]\[2\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[24\]\[2\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775891 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[24\]\[3\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[24\]\[3\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775892 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[24\]\[4\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[24\]\[4\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775892 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[24\]\[5\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[24\]\[5\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775892 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[24\]\[6\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[24\]\[6\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775892 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[24\]\[7\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[24\]\[7\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775892 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[24\]\[8\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[24\]\[8\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775892 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[24\]\[9\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[24\]\[9\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775892 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[24\]\[10\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[24\]\[10\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775892 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[24\]\[11\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[24\]\[11\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775892 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[24\]\[12\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[24\]\[12\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775893 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[24\]\[13\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[24\]\[13\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775893 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[24\]\[14\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[24\]\[14\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775893 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[24\]\[15\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[24\]\[15\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775893 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[24\]\[16\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[24\]\[16\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775893 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[24\]\[17\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[24\]\[17\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775893 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[24\]\[18\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[24\]\[18\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775893 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[24\]\[19\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[24\]\[19\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775893 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[24\]\[20\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[24\]\[20\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775893 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[24\]\[21\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[24\]\[21\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775893 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[24\]\[22\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[24\]\[22\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775894 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[24\]\[23\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[24\]\[23\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775894 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[24\]\[24\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[24\]\[24\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775894 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[24\]\[25\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[24\]\[25\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775894 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[24\]\[26\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[24\]\[26\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775894 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[24\]\[27\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[24\]\[27\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775894 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[24\]\[28\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[24\]\[28\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775895 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[24\]\[29\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[24\]\[29\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775895 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[24\]\[30\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[24\]\[30\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775895 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[24\]\[31\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[24\]\[31\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775895 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[23\]\[0\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[23\]\[0\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775895 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[23\]\[1\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[23\]\[1\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775895 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[23\]\[2\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[23\]\[2\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775895 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[23\]\[3\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[23\]\[3\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775896 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[23\]\[4\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[23\]\[4\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775896 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[23\]\[5\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[23\]\[5\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775896 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[23\]\[6\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[23\]\[6\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775896 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[23\]\[7\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[23\]\[7\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775896 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[23\]\[8\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[23\]\[8\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775896 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[23\]\[9\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[23\]\[9\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775896 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[23\]\[10\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[23\]\[10\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775896 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[23\]\[11\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[23\]\[11\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775897 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[23\]\[12\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[23\]\[12\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775897 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[23\]\[13\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[23\]\[13\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775897 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[23\]\[14\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[23\]\[14\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775897 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[23\]\[15\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[23\]\[15\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775897 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[23\]\[16\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[23\]\[16\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775897 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[23\]\[17\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[23\]\[17\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775897 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[23\]\[18\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[23\]\[18\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775898 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[23\]\[19\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[23\]\[19\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775898 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[23\]\[20\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[23\]\[20\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775898 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[23\]\[21\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[23\]\[21\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775898 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[23\]\[22\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[23\]\[22\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775898 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[23\]\[23\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[23\]\[23\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775898 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[23\]\[24\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[23\]\[24\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775898 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[23\]\[25\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[23\]\[25\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775898 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[23\]\[26\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[23\]\[26\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775899 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[23\]\[27\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[23\]\[27\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775899 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[23\]\[28\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[23\]\[28\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775899 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[23\]\[29\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[23\]\[29\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775899 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[23\]\[30\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[23\]\[30\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775899 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[23\]\[31\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[23\]\[31\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775899 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[22\]\[0\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[22\]\[0\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775899 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[22\]\[1\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[22\]\[1\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775900 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[22\]\[2\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[22\]\[2\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775900 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[22\]\[3\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[22\]\[3\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775900 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[22\]\[4\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[22\]\[4\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775900 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[22\]\[5\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[22\]\[5\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775900 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[22\]\[6\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[22\]\[6\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775900 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[22\]\[7\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[22\]\[7\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775900 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[22\]\[8\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[22\]\[8\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775900 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[22\]\[9\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[22\]\[9\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775900 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[22\]\[10\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[22\]\[10\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775901 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[22\]\[11\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[22\]\[11\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775901 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[22\]\[12\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[22\]\[12\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775901 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[22\]\[13\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[22\]\[13\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775901 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[22\]\[14\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[22\]\[14\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775901 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[22\]\[15\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[22\]\[15\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775901 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[22\]\[16\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[22\]\[16\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775901 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[22\]\[17\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[22\]\[17\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775901 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[22\]\[18\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[22\]\[18\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775902 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[22\]\[19\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[22\]\[19\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775902 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[22\]\[20\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[22\]\[20\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775902 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[22\]\[21\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[22\]\[21\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775902 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[22\]\[22\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[22\]\[22\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775902 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[22\]\[23\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[22\]\[23\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775902 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[22\]\[24\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[22\]\[24\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775902 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[22\]\[25\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[22\]\[25\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775902 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[22\]\[26\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[22\]\[26\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775902 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[22\]\[27\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[22\]\[27\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775903 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[22\]\[28\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[22\]\[28\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775903 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[22\]\[29\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[22\]\[29\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775903 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[22\]\[30\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[22\]\[30\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775903 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[22\]\[31\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[22\]\[31\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775903 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[21\]\[0\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[21\]\[0\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775903 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[21\]\[1\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[21\]\[1\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775903 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[21\]\[2\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[21\]\[2\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775903 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[21\]\[3\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[21\]\[3\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775903 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[21\]\[4\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[21\]\[4\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775903 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[21\]\[5\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[21\]\[5\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775904 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[21\]\[6\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[21\]\[6\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775904 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[21\]\[7\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[21\]\[7\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775904 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[21\]\[8\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[21\]\[8\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775904 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[21\]\[9\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[21\]\[9\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775904 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[21\]\[10\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[21\]\[10\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775904 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[21\]\[11\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[21\]\[11\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775904 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[21\]\[12\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[21\]\[12\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775904 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[21\]\[13\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[21\]\[13\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775904 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[21\]\[14\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[21\]\[14\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775905 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[21\]\[15\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[21\]\[15\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775905 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[21\]\[16\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[21\]\[16\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775905 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[21\]\[17\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[21\]\[17\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775905 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[21\]\[18\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[21\]\[18\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775905 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[21\]\[19\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[21\]\[19\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775905 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[21\]\[20\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[21\]\[20\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775905 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[21\]\[21\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[21\]\[21\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775905 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[21\]\[22\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[21\]\[22\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775905 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[21\]\[23\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[21\]\[23\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775906 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[21\]\[24\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[21\]\[24\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775906 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[21\]\[25\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[21\]\[25\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775906 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[21\]\[26\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[21\]\[26\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775906 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[21\]\[27\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[21\]\[27\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775906 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[21\]\[28\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[21\]\[28\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775906 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[21\]\[29\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[21\]\[29\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775906 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[21\]\[30\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[21\]\[30\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775906 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[21\]\[31\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[21\]\[31\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775906 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[20\]\[0\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[20\]\[0\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775907 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[20\]\[1\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[20\]\[1\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775907 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[20\]\[2\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[20\]\[2\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775907 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[20\]\[3\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[20\]\[3\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775907 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[20\]\[4\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[20\]\[4\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775907 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[20\]\[5\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[20\]\[5\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775907 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[20\]\[6\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[20\]\[6\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775907 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[20\]\[7\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[20\]\[7\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775907 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[20\]\[8\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[20\]\[8\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775907 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[20\]\[9\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[20\]\[9\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775907 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[20\]\[10\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[20\]\[10\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775908 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[20\]\[11\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[20\]\[11\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775908 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[20\]\[12\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[20\]\[12\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775908 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[20\]\[13\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[20\]\[13\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775908 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[20\]\[14\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[20\]\[14\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775908 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[20\]\[15\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[20\]\[15\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775908 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[20\]\[16\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[20\]\[16\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775908 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[20\]\[17\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[20\]\[17\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775908 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[20\]\[18\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[20\]\[18\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775908 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[20\]\[19\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[20\]\[19\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775909 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[20\]\[20\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[20\]\[20\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775909 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[20\]\[21\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[20\]\[21\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775909 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[20\]\[22\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[20\]\[22\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775909 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[20\]\[23\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[20\]\[23\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775909 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[20\]\[24\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[20\]\[24\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775909 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[20\]\[25\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[20\]\[25\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775910 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[20\]\[26\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[20\]\[26\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775910 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[20\]\[27\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[20\]\[27\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775910 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[20\]\[28\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[20\]\[28\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775910 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[20\]\[29\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[20\]\[29\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775910 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[20\]\[30\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[20\]\[30\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775910 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[20\]\[31\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[20\]\[31\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775910 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[19\]\[0\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[19\]\[0\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775910 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[19\]\[1\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[19\]\[1\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775910 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[19\]\[2\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[19\]\[2\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775911 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[19\]\[3\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[19\]\[3\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775911 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[19\]\[4\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[19\]\[4\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775911 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[19\]\[5\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[19\]\[5\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775911 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[19\]\[6\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[19\]\[6\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775911 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[19\]\[7\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[19\]\[7\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775911 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[19\]\[8\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[19\]\[8\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775911 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[19\]\[9\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[19\]\[9\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775911 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[19\]\[10\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[19\]\[10\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775911 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[19\]\[11\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[19\]\[11\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775912 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[19\]\[12\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[19\]\[12\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775912 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[19\]\[13\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[19\]\[13\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775912 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[19\]\[14\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[19\]\[14\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775912 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[19\]\[15\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[19\]\[15\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775912 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[19\]\[16\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[19\]\[16\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775912 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[19\]\[17\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[19\]\[17\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775912 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[19\]\[18\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[19\]\[18\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775912 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[19\]\[19\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[19\]\[19\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775912 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[19\]\[20\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[19\]\[20\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775913 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[19\]\[21\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[19\]\[21\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775913 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[19\]\[22\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[19\]\[22\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775913 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[19\]\[23\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[19\]\[23\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775913 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[19\]\[24\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[19\]\[24\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775913 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[19\]\[25\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[19\]\[25\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775913 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[19\]\[26\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[19\]\[26\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775913 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[19\]\[27\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[19\]\[27\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775913 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[19\]\[28\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[19\]\[28\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775914 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[19\]\[29\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[19\]\[29\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775914 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[19\]\[30\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[19\]\[30\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775914 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[19\]\[31\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[19\]\[31\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775914 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[18\]\[0\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[18\]\[0\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775914 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[18\]\[1\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[18\]\[1\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775914 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[18\]\[2\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[18\]\[2\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775914 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[18\]\[3\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[18\]\[3\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775914 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[18\]\[4\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[18\]\[4\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775914 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[18\]\[5\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[18\]\[5\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775914 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[18\]\[6\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[18\]\[6\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775915 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[18\]\[7\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[18\]\[7\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775915 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[18\]\[8\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[18\]\[8\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775915 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[18\]\[9\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[18\]\[9\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775915 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[18\]\[10\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[18\]\[10\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775915 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[18\]\[11\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[18\]\[11\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775915 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[18\]\[12\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[18\]\[12\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775915 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[18\]\[13\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[18\]\[13\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775915 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[18\]\[14\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[18\]\[14\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775915 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[18\]\[15\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[18\]\[15\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775916 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[18\]\[16\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[18\]\[16\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775916 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[18\]\[17\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[18\]\[17\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775916 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[18\]\[18\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[18\]\[18\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775916 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[18\]\[19\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[18\]\[19\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775916 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[18\]\[20\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[18\]\[20\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775916 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[18\]\[21\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[18\]\[21\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775916 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[18\]\[22\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[18\]\[22\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775916 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[18\]\[23\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[18\]\[23\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775916 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[18\]\[24\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[18\]\[24\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775917 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[18\]\[25\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[18\]\[25\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775917 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[18\]\[26\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[18\]\[26\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775917 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[18\]\[27\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[18\]\[27\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775917 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[18\]\[28\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[18\]\[28\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775917 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[18\]\[29\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[18\]\[29\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775917 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[18\]\[30\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[18\]\[30\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775917 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[18\]\[31\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[18\]\[31\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775917 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[17\]\[0\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[17\]\[0\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775918 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[17\]\[1\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[17\]\[1\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775918 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[17\]\[2\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[17\]\[2\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775918 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[17\]\[3\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[17\]\[3\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775918 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[17\]\[4\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[17\]\[4\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775918 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[17\]\[5\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[17\]\[5\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775918 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[17\]\[6\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[17\]\[6\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775918 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[17\]\[7\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[17\]\[7\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775918 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[17\]\[8\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[17\]\[8\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775919 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[17\]\[9\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[17\]\[9\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775919 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[17\]\[10\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[17\]\[10\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775919 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[17\]\[11\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[17\]\[11\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775919 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[17\]\[12\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[17\]\[12\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775919 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[17\]\[13\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[17\]\[13\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775919 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[17\]\[14\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[17\]\[14\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775919 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[17\]\[15\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[17\]\[15\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775919 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[17\]\[16\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[17\]\[16\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775920 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[17\]\[17\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[17\]\[17\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775920 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[17\]\[18\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[17\]\[18\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775920 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[17\]\[19\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[17\]\[19\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775920 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[17\]\[20\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[17\]\[20\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775920 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[17\]\[21\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[17\]\[21\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775920 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[17\]\[22\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[17\]\[22\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775920 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[17\]\[23\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[17\]\[23\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775920 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[17\]\[24\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[17\]\[24\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775920 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[17\]\[25\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[17\]\[25\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775921 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[17\]\[26\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[17\]\[26\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775921 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[17\]\[27\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[17\]\[27\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775921 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[17\]\[28\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[17\]\[28\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775921 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[17\]\[29\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[17\]\[29\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775921 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[17\]\[30\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[17\]\[30\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775921 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[17\]\[31\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[17\]\[31\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775921 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[16\]\[0\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[16\]\[0\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775921 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[16\]\[1\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[16\]\[1\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775921 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[16\]\[2\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[16\]\[2\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775922 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[16\]\[3\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[16\]\[3\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775922 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[16\]\[4\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[16\]\[4\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775922 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[16\]\[5\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[16\]\[5\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775922 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[16\]\[6\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[16\]\[6\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775922 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[16\]\[7\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[16\]\[7\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775922 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[16\]\[8\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[16\]\[8\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775922 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[16\]\[9\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[16\]\[9\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775922 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[16\]\[10\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[16\]\[10\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775922 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[16\]\[11\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[16\]\[11\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775923 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[16\]\[12\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[16\]\[12\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775923 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[16\]\[13\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[16\]\[13\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775923 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[16\]\[14\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[16\]\[14\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775923 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[16\]\[15\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[16\]\[15\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775923 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[16\]\[16\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[16\]\[16\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775923 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[16\]\[17\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[16\]\[17\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775923 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[16\]\[18\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[16\]\[18\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775923 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[16\]\[19\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[16\]\[19\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775924 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[16\]\[20\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[16\]\[20\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775924 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[16\]\[21\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[16\]\[21\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775924 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[16\]\[22\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[16\]\[22\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775924 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[16\]\[23\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[16\]\[23\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775924 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[16\]\[24\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[16\]\[24\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775924 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[16\]\[25\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[16\]\[25\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775924 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[16\]\[26\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[16\]\[26\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775924 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[16\]\[27\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[16\]\[27\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775924 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[16\]\[28\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[16\]\[28\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775925 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[16\]\[29\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[16\]\[29\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775925 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[16\]\[30\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[16\]\[30\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775925 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[16\]\[31\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[16\]\[31\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775925 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[15\]\[0\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[15\]\[0\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775925 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[15\]\[1\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[15\]\[1\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775925 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[15\]\[2\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[15\]\[2\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775925 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[15\]\[3\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[15\]\[3\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775925 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[15\]\[4\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[15\]\[4\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775926 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[15\]\[5\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[15\]\[5\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775926 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[15\]\[6\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[15\]\[6\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775926 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[15\]\[7\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[15\]\[7\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775926 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[15\]\[8\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[15\]\[8\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775926 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[15\]\[9\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[15\]\[9\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775926 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[15\]\[10\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[15\]\[10\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775926 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[15\]\[11\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[15\]\[11\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775926 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[15\]\[12\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[15\]\[12\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775927 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[15\]\[13\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[15\]\[13\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775927 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[15\]\[14\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[15\]\[14\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775927 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[15\]\[15\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[15\]\[15\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775927 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[15\]\[16\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[15\]\[16\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775927 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[15\]\[17\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[15\]\[17\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775927 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[15\]\[18\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[15\]\[18\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775927 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[15\]\[19\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[15\]\[19\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775927 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[15\]\[20\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[15\]\[20\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775927 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[15\]\[21\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[15\]\[21\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775928 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[15\]\[22\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[15\]\[22\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775928 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[15\]\[23\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[15\]\[23\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775928 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[15\]\[24\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[15\]\[24\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775928 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[15\]\[25\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[15\]\[25\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775928 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[15\]\[26\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[15\]\[26\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775928 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[15\]\[27\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[15\]\[27\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775928 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[15\]\[28\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[15\]\[28\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775928 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[15\]\[29\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[15\]\[29\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775929 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[15\]\[30\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[15\]\[30\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775929 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[15\]\[31\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[15\]\[31\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775929 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[14\]\[0\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[14\]\[0\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775929 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[14\]\[1\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[14\]\[1\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775929 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[14\]\[2\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[14\]\[2\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775929 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[14\]\[3\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[14\]\[3\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775929 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[14\]\[4\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[14\]\[4\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775929 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[14\]\[5\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[14\]\[5\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775929 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[14\]\[6\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[14\]\[6\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775930 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[14\]\[7\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[14\]\[7\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775930 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[14\]\[8\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[14\]\[8\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775930 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[14\]\[9\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[14\]\[9\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775930 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[14\]\[10\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[14\]\[10\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775930 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[14\]\[11\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[14\]\[11\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775930 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[14\]\[12\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[14\]\[12\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775930 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[14\]\[13\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[14\]\[13\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775930 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[14\]\[14\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[14\]\[14\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775930 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[14\]\[15\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[14\]\[15\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775931 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[14\]\[16\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[14\]\[16\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775931 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[14\]\[17\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[14\]\[17\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775931 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[14\]\[18\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[14\]\[18\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775931 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[14\]\[19\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[14\]\[19\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775931 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[14\]\[20\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[14\]\[20\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775931 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[14\]\[21\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[14\]\[21\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775931 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[14\]\[22\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[14\]\[22\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775931 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[14\]\[23\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[14\]\[23\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775932 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[14\]\[24\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[14\]\[24\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775932 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[14\]\[25\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[14\]\[25\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775932 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[14\]\[26\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[14\]\[26\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775932 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[14\]\[27\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[14\]\[27\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775932 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[14\]\[28\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[14\]\[28\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775932 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[14\]\[29\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[14\]\[29\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775932 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[14\]\[30\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[14\]\[30\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775932 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[14\]\[31\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[14\]\[31\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775932 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[13\]\[0\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[13\]\[0\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775933 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[13\]\[1\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[13\]\[1\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775933 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[13\]\[2\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[13\]\[2\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775933 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[13\]\[3\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[13\]\[3\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775933 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[13\]\[4\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[13\]\[4\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775933 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[13\]\[5\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[13\]\[5\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775933 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[13\]\[6\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[13\]\[6\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775933 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[13\]\[7\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[13\]\[7\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775933 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[13\]\[8\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[13\]\[8\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775933 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[13\]\[9\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[13\]\[9\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775934 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[13\]\[10\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[13\]\[10\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775934 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[13\]\[11\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[13\]\[11\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775934 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[13\]\[12\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[13\]\[12\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775934 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[13\]\[13\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[13\]\[13\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775934 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[13\]\[14\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[13\]\[14\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775934 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[13\]\[15\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[13\]\[15\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775934 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[13\]\[16\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[13\]\[16\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775934 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[13\]\[17\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[13\]\[17\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775935 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[13\]\[18\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[13\]\[18\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775935 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[13\]\[19\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[13\]\[19\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775935 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[13\]\[20\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[13\]\[20\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775935 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[13\]\[21\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[13\]\[21\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775935 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[13\]\[22\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[13\]\[22\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775935 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[13\]\[23\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[13\]\[23\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775935 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[13\]\[24\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[13\]\[24\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775936 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[13\]\[25\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[13\]\[25\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775936 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[13\]\[26\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[13\]\[26\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775936 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[13\]\[27\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[13\]\[27\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775936 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[13\]\[28\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[13\]\[28\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775936 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[13\]\[29\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[13\]\[29\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775936 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[13\]\[30\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[13\]\[30\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775936 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[13\]\[31\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[13\]\[31\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775936 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[12\]\[0\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[12\]\[0\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775936 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[12\]\[1\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[12\]\[1\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775937 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[12\]\[2\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[12\]\[2\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775937 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[12\]\[3\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[12\]\[3\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775937 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[12\]\[4\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[12\]\[4\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775937 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[12\]\[5\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[12\]\[5\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775937 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[12\]\[6\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[12\]\[6\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775937 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[12\]\[7\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[12\]\[7\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775937 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[12\]\[8\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[12\]\[8\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775937 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[12\]\[9\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[12\]\[9\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775938 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[12\]\[10\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[12\]\[10\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775938 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[12\]\[11\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[12\]\[11\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775938 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[12\]\[12\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[12\]\[12\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775938 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[12\]\[13\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[12\]\[13\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775938 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[12\]\[14\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[12\]\[14\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775938 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[12\]\[15\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[12\]\[15\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775938 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[12\]\[16\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[12\]\[16\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775938 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[12\]\[17\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[12\]\[17\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775939 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[12\]\[18\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[12\]\[18\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775939 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[12\]\[19\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[12\]\[19\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775939 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[12\]\[20\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[12\]\[20\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775939 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[12\]\[21\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[12\]\[21\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775939 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[12\]\[22\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[12\]\[22\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775939 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[12\]\[23\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[12\]\[23\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775939 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[12\]\[24\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[12\]\[24\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775939 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[12\]\[25\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[12\]\[25\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775940 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[12\]\[26\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[12\]\[26\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775940 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[12\]\[27\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[12\]\[27\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775940 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[12\]\[28\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[12\]\[28\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775940 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[12\]\[29\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[12\]\[29\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775940 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[12\]\[30\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[12\]\[30\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775940 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[12\]\[31\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[12\]\[31\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775940 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[11\]\[0\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[11\]\[0\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775940 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[11\]\[1\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[11\]\[1\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775941 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[11\]\[2\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[11\]\[2\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775941 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[11\]\[3\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[11\]\[3\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775941 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[11\]\[4\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[11\]\[4\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775941 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[11\]\[5\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[11\]\[5\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775941 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[11\]\[6\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[11\]\[6\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775941 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[11\]\[7\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[11\]\[7\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775941 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[11\]\[8\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[11\]\[8\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775941 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[11\]\[9\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[11\]\[9\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775942 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[11\]\[10\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[11\]\[10\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775942 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[11\]\[11\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[11\]\[11\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775942 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[11\]\[12\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[11\]\[12\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775942 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[11\]\[13\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[11\]\[13\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775942 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[11\]\[14\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[11\]\[14\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775942 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[11\]\[15\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[11\]\[15\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775942 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[11\]\[16\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[11\]\[16\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775942 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[11\]\[17\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[11\]\[17\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775942 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[11\]\[18\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[11\]\[18\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775943 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[11\]\[19\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[11\]\[19\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775943 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[11\]\[20\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[11\]\[20\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775943 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[11\]\[21\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[11\]\[21\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775943 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[11\]\[22\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[11\]\[22\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775943 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[11\]\[23\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[11\]\[23\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775943 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[11\]\[24\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[11\]\[24\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775943 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[11\]\[25\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[11\]\[25\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775943 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[11\]\[26\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[11\]\[26\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775944 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[11\]\[27\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[11\]\[27\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775944 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[11\]\[28\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[11\]\[28\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775944 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[11\]\[29\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[11\]\[29\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775944 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[11\]\[30\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[11\]\[30\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775944 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[11\]\[31\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[11\]\[31\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775944 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[10\]\[0\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[10\]\[0\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775944 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[10\]\[1\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[10\]\[1\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775944 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[10\]\[2\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[10\]\[2\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775945 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[10\]\[3\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[10\]\[3\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775945 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[10\]\[4\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[10\]\[4\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775945 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[10\]\[5\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[10\]\[5\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775945 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[10\]\[6\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[10\]\[6\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775945 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[10\]\[7\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[10\]\[7\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775945 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[10\]\[8\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[10\]\[8\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775945 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[10\]\[9\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[10\]\[9\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775945 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[10\]\[10\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[10\]\[10\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775946 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[10\]\[11\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[10\]\[11\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775946 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[10\]\[12\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[10\]\[12\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775946 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[10\]\[13\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[10\]\[13\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775946 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[10\]\[14\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[10\]\[14\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775946 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[10\]\[15\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[10\]\[15\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775946 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[10\]\[16\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[10\]\[16\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775946 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[10\]\[17\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[10\]\[17\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775946 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[10\]\[18\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[10\]\[18\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775947 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[10\]\[19\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[10\]\[19\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775947 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[10\]\[20\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[10\]\[20\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775947 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[10\]\[21\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[10\]\[21\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775947 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[10\]\[22\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[10\]\[22\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775947 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[10\]\[23\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[10\]\[23\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775947 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[10\]\[24\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[10\]\[24\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775947 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[10\]\[25\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[10\]\[25\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775947 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[10\]\[26\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[10\]\[26\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775948 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[10\]\[27\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[10\]\[27\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775948 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[10\]\[28\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[10\]\[28\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775948 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[10\]\[29\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[10\]\[29\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775948 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[10\]\[30\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[10\]\[30\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775948 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[10\]\[31\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[10\]\[31\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775948 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[9\]\[0\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[9\]\[0\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775948 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[9\]\[1\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[9\]\[1\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775948 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[9\]\[2\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[9\]\[2\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775948 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[9\]\[3\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[9\]\[3\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775949 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[9\]\[4\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[9\]\[4\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775949 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[9\]\[5\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[9\]\[5\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775949 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[9\]\[6\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[9\]\[6\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775949 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[9\]\[7\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[9\]\[7\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775949 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[9\]\[8\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[9\]\[8\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775949 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[9\]\[9\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[9\]\[9\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775949 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[9\]\[10\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[9\]\[10\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775949 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[9\]\[11\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[9\]\[11\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775950 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[9\]\[12\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[9\]\[12\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775950 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[9\]\[13\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[9\]\[13\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775950 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[9\]\[14\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[9\]\[14\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775950 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[9\]\[15\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[9\]\[15\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775950 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[9\]\[16\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[9\]\[16\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775950 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[9\]\[17\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[9\]\[17\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775950 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[9\]\[18\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[9\]\[18\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775950 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[9\]\[19\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[9\]\[19\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775951 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[9\]\[20\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[9\]\[20\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775951 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[9\]\[21\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[9\]\[21\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775951 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[9\]\[22\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[9\]\[22\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775951 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[9\]\[23\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[9\]\[23\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775951 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[9\]\[24\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[9\]\[24\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775951 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[9\]\[25\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[9\]\[25\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775951 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[9\]\[26\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[9\]\[26\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775951 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[9\]\[27\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[9\]\[27\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775952 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[9\]\[28\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[9\]\[28\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775952 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[9\]\[29\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[9\]\[29\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775952 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[9\]\[30\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[9\]\[30\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775952 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[9\]\[31\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[9\]\[31\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775952 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[8\]\[0\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[8\]\[0\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775952 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[8\]\[1\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[8\]\[1\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775952 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[8\]\[2\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[8\]\[2\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775952 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[8\]\[3\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[8\]\[3\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775952 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[8\]\[4\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[8\]\[4\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775953 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[8\]\[5\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[8\]\[5\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775953 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[8\]\[6\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[8\]\[6\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775953 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[8\]\[7\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[8\]\[7\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775953 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[8\]\[8\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[8\]\[8\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775953 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[8\]\[9\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[8\]\[9\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775953 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[8\]\[10\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[8\]\[10\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775953 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[8\]\[11\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[8\]\[11\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775953 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[8\]\[12\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[8\]\[12\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775954 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[8\]\[13\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[8\]\[13\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775954 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[8\]\[14\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[8\]\[14\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775954 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[8\]\[15\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[8\]\[15\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775954 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[8\]\[16\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[8\]\[16\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775954 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[8\]\[17\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[8\]\[17\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775954 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[8\]\[18\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[8\]\[18\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775954 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[8\]\[19\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[8\]\[19\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775954 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[8\]\[20\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[8\]\[20\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775955 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[8\]\[21\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[8\]\[21\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775955 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[8\]\[22\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[8\]\[22\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775955 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[8\]\[23\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[8\]\[23\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775955 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[8\]\[24\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[8\]\[24\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775955 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[8\]\[25\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[8\]\[25\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775955 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[8\]\[26\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[8\]\[26\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775955 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[8\]\[27\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[8\]\[27\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775955 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[8\]\[28\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[8\]\[28\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775955 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[8\]\[29\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[8\]\[29\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775956 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[8\]\[30\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[8\]\[30\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775956 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[8\]\[31\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[8\]\[31\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775956 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[7\]\[0\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[7\]\[0\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775956 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[7\]\[1\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[7\]\[1\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775956 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[7\]\[2\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[7\]\[2\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775956 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[7\]\[3\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[7\]\[3\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775956 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[7\]\[4\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[7\]\[4\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775956 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[7\]\[5\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[7\]\[5\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775957 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[7\]\[6\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[7\]\[6\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775957 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[7\]\[7\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[7\]\[7\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775957 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[7\]\[8\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[7\]\[8\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775957 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[7\]\[9\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[7\]\[9\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775957 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[7\]\[10\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[7\]\[10\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775957 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[7\]\[11\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[7\]\[11\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775957 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[7\]\[12\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[7\]\[12\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775957 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[7\]\[13\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[7\]\[13\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775958 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[7\]\[14\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[7\]\[14\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775958 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[7\]\[15\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[7\]\[15\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775958 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[7\]\[16\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[7\]\[16\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775958 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[7\]\[17\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[7\]\[17\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775958 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[7\]\[18\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[7\]\[18\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775958 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[7\]\[19\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[7\]\[19\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775958 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[7\]\[20\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[7\]\[20\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775959 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[7\]\[21\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[7\]\[21\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775959 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[7\]\[22\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[7\]\[22\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775959 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[7\]\[23\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[7\]\[23\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775959 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[7\]\[24\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[7\]\[24\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775959 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[7\]\[25\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[7\]\[25\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775959 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[7\]\[26\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[7\]\[26\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775959 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[7\]\[27\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[7\]\[27\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775959 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[7\]\[28\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[7\]\[28\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775960 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[7\]\[29\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[7\]\[29\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775960 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[7\]\[30\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[7\]\[30\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775960 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[7\]\[31\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[7\]\[31\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775960 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[6\]\[0\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[6\]\[0\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775960 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[6\]\[1\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[6\]\[1\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775960 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[6\]\[2\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[6\]\[2\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775960 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[6\]\[3\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[6\]\[3\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775960 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[6\]\[4\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[6\]\[4\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775961 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[6\]\[5\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[6\]\[5\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775961 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[6\]\[6\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[6\]\[6\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775961 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[6\]\[7\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[6\]\[7\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775961 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[6\]\[8\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[6\]\[8\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775961 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[6\]\[9\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[6\]\[9\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775961 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[6\]\[10\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[6\]\[10\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775961 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[6\]\[11\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[6\]\[11\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775961 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[6\]\[12\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[6\]\[12\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775962 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[6\]\[13\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[6\]\[13\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775962 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[6\]\[14\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[6\]\[14\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775962 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[6\]\[15\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[6\]\[15\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775962 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[6\]\[16\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[6\]\[16\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775962 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[6\]\[17\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[6\]\[17\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775962 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[6\]\[18\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[6\]\[18\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775962 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[6\]\[19\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[6\]\[19\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775962 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[6\]\[20\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[6\]\[20\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775963 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[6\]\[21\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[6\]\[21\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775963 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[6\]\[22\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[6\]\[22\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775963 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[6\]\[23\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[6\]\[23\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775963 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[6\]\[24\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[6\]\[24\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775963 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[6\]\[25\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[6\]\[25\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775963 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[6\]\[26\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[6\]\[26\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775963 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[6\]\[27\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[6\]\[27\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775963 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[6\]\[28\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[6\]\[28\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775964 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[6\]\[29\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[6\]\[29\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775964 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[6\]\[30\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[6\]\[30\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775964 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[6\]\[31\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[6\]\[31\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775964 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[5\]\[0\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[5\]\[0\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775964 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[5\]\[1\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[5\]\[1\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775964 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[5\]\[2\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[5\]\[2\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775964 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[5\]\[3\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[5\]\[3\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775965 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[5\]\[4\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[5\]\[4\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775965 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[5\]\[5\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[5\]\[5\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775965 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[5\]\[6\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[5\]\[6\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775965 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[5\]\[7\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[5\]\[7\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775965 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[5\]\[8\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[5\]\[8\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775965 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[5\]\[9\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[5\]\[9\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775965 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[5\]\[10\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[5\]\[10\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775965 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[5\]\[11\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[5\]\[11\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775966 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[5\]\[12\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[5\]\[12\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775966 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[5\]\[13\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[5\]\[13\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775966 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[5\]\[14\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[5\]\[14\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775966 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[5\]\[15\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[5\]\[15\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775966 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[5\]\[16\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[5\]\[16\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775966 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[5\]\[17\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[5\]\[17\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775966 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[5\]\[18\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[5\]\[18\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775966 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[5\]\[19\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[5\]\[19\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775966 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[5\]\[20\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[5\]\[20\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775967 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[5\]\[21\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[5\]\[21\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775967 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[5\]\[22\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[5\]\[22\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775967 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[5\]\[23\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[5\]\[23\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775967 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[5\]\[24\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[5\]\[24\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775967 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[5\]\[25\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[5\]\[25\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775967 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[5\]\[26\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[5\]\[26\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775967 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[5\]\[27\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[5\]\[27\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775967 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[5\]\[28\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[5\]\[28\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775968 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[5\]\[29\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[5\]\[29\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775968 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[5\]\[30\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[5\]\[30\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775968 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[5\]\[31\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[5\]\[31\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775968 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[4\]\[0\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[4\]\[0\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775968 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[4\]\[1\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[4\]\[1\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775968 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[4\]\[2\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[4\]\[2\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775968 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[4\]\[3\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[4\]\[3\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775969 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[4\]\[4\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[4\]\[4\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775969 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[4\]\[5\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[4\]\[5\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775969 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[4\]\[6\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[4\]\[6\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775969 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[4\]\[7\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[4\]\[7\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775969 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[4\]\[8\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[4\]\[8\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775969 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[4\]\[9\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[4\]\[9\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775969 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[4\]\[10\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[4\]\[10\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775969 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[4\]\[11\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[4\]\[11\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775970 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[4\]\[12\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[4\]\[12\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775970 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[4\]\[13\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[4\]\[13\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775970 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[4\]\[14\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[4\]\[14\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775970 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[4\]\[15\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[4\]\[15\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775970 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[4\]\[16\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[4\]\[16\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775970 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[4\]\[17\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[4\]\[17\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775970 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[4\]\[18\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[4\]\[18\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775970 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[4\]\[19\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[4\]\[19\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775971 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[4\]\[20\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[4\]\[20\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775971 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[4\]\[21\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[4\]\[21\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775971 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[4\]\[22\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[4\]\[22\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775971 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[4\]\[23\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[4\]\[23\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775971 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[4\]\[24\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[4\]\[24\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775971 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[4\]\[25\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[4\]\[25\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775971 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[4\]\[26\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[4\]\[26\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775971 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[4\]\[27\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[4\]\[27\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775972 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[4\]\[28\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[4\]\[28\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775972 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[4\]\[29\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[4\]\[29\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775972 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[4\]\[30\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[4\]\[30\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775972 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[4\]\[31\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[4\]\[31\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775972 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[3\]\[0\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[3\]\[0\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775972 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[3\]\[1\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[3\]\[1\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775972 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[3\]\[2\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[3\]\[2\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775973 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[3\]\[3\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[3\]\[3\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775973 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[3\]\[4\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[3\]\[4\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775973 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[3\]\[5\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[3\]\[5\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775973 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[3\]\[6\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[3\]\[6\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775973 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[3\]\[7\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[3\]\[7\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775973 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[3\]\[8\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[3\]\[8\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775973 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[3\]\[9\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[3\]\[9\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775973 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[3\]\[10\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[3\]\[10\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775974 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[3\]\[11\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[3\]\[11\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775974 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[3\]\[12\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[3\]\[12\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775974 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[3\]\[13\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[3\]\[13\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775974 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[3\]\[14\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[3\]\[14\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775974 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[3\]\[15\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[3\]\[15\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775974 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[3\]\[16\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[3\]\[16\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775974 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[3\]\[17\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[3\]\[17\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775975 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[3\]\[18\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[3\]\[18\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775975 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[3\]\[19\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[3\]\[19\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775975 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[3\]\[20\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[3\]\[20\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775975 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[3\]\[21\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[3\]\[21\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775975 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[3\]\[22\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[3\]\[22\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775975 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[3\]\[23\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[3\]\[23\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775975 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[3\]\[24\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[3\]\[24\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775975 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[3\]\[25\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[3\]\[25\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775976 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[3\]\[26\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[3\]\[26\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775976 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[3\]\[27\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[3\]\[27\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775976 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[3\]\[28\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[3\]\[28\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775976 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[3\]\[29\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[3\]\[29\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775976 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[3\]\[30\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[3\]\[30\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775976 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[3\]\[31\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[3\]\[31\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775976 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[2\]\[0\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[2\]\[0\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775976 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[2\]\[1\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[2\]\[1\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775977 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[2\]\[2\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[2\]\[2\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775977 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[2\]\[3\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[2\]\[3\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775977 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[2\]\[4\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[2\]\[4\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775977 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[2\]\[5\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[2\]\[5\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775977 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[2\]\[6\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[2\]\[6\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775977 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[2\]\[7\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[2\]\[7\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775977 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[2\]\[8\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[2\]\[8\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775978 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[2\]\[9\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[2\]\[9\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775978 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[2\]\[10\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[2\]\[10\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775978 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[2\]\[11\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[2\]\[11\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775978 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[2\]\[12\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[2\]\[12\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775978 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[2\]\[13\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[2\]\[13\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775978 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[2\]\[14\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[2\]\[14\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775978 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[2\]\[15\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[2\]\[15\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775978 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[2\]\[16\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[2\]\[16\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775979 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[2\]\[17\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[2\]\[17\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775979 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[2\]\[18\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[2\]\[18\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775979 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[2\]\[19\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[2\]\[19\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775979 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[2\]\[20\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[2\]\[20\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775979 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[2\]\[21\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[2\]\[21\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775979 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[2\]\[22\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[2\]\[22\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775979 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[2\]\[23\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[2\]\[23\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775979 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[2\]\[24\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[2\]\[24\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775980 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[2\]\[25\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[2\]\[25\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775980 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[2\]\[26\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[2\]\[26\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775980 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[2\]\[27\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[2\]\[27\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775980 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[2\]\[28\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[2\]\[28\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775980 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[2\]\[29\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[2\]\[29\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775980 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[2\]\[30\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[2\]\[30\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775980 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[2\]\[31\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[2\]\[31\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775980 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[1\]\[0\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[1\]\[0\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775981 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[1\]\[1\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[1\]\[1\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775981 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[1\]\[2\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[1\]\[2\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775981 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[1\]\[3\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[1\]\[3\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775981 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[1\]\[4\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[1\]\[4\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775981 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[1\]\[5\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[1\]\[5\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775981 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[1\]\[6\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[1\]\[6\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775981 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[1\]\[7\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[1\]\[7\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775982 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[1\]\[8\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[1\]\[8\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775982 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[1\]\[9\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[1\]\[9\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775982 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[1\]\[10\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[1\]\[10\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775982 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[1\]\[11\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[1\]\[11\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775982 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[1\]\[12\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[1\]\[12\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775982 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[1\]\[13\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[1\]\[13\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775982 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[1\]\[14\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[1\]\[14\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775983 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[1\]\[15\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[1\]\[15\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775983 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[1\]\[16\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[1\]\[16\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775983 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[1\]\[17\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[1\]\[17\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775983 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[1\]\[18\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[1\]\[18\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775983 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[1\]\[19\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[1\]\[19\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775983 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[1\]\[20\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[1\]\[20\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775983 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[1\]\[21\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[1\]\[21\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775983 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[1\]\[22\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[1\]\[22\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775984 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[1\]\[23\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[1\]\[23\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775984 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[1\]\[24\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[1\]\[24\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775984 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[1\]\[25\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[1\]\[25\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775984 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[1\]\[26\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[1\]\[26\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775984 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[1\]\[27\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[1\]\[27\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775984 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[1\]\[28\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[1\]\[28\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775984 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[1\]\[29\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[1\]\[29\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775985 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[1\]\[30\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[1\]\[30\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775985 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[1\]\[31\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[1\]\[31\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775985 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[0\]\[0\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[0\]\[0\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775985 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[0\]\[1\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[0\]\[1\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775985 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[0\]\[2\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[0\]\[2\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775985 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[0\]\[3\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[0\]\[3\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775985 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[0\]\[4\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[0\]\[4\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775986 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[0\]\[5\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[0\]\[5\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775986 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[0\]\[6\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[0\]\[6\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775986 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[0\]\[7\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[0\]\[7\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775986 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[0\]\[8\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[0\]\[8\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775986 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[0\]\[9\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[0\]\[9\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775986 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[0\]\[10\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[0\]\[10\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775986 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[0\]\[11\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[0\]\[11\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775987 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[0\]\[12\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[0\]\[12\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775987 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[0\]\[13\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[0\]\[13\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775987 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[0\]\[14\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[0\]\[14\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775987 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[0\]\[15\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[0\]\[15\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775987 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[0\]\[16\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[0\]\[16\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775987 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[0\]\[17\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[0\]\[17\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775987 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[0\]\[18\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[0\]\[18\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775987 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[0\]\[19\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[0\]\[19\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775988 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[0\]\[20\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[0\]\[20\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775988 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[0\]\[21\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[0\]\[21\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775988 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[0\]\[22\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[0\]\[22\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775988 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[0\]\[23\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[0\]\[23\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775988 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[0\]\[24\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[0\]\[24\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775988 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[0\]\[25\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[0\]\[25\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775988 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[0\]\[26\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[0\]\[26\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775989 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[0\]\[27\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[0\]\[27\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775989 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[0\]\[28\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[0\]\[28\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775989 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[0\]\[29\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[0\]\[29\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775989 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[0\]\[30\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[0\]\[30\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775989 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[0\]\[31\] iodevice1.v(102) " "Inferred latch for \"BufferReg1\[0\]\[31\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775989 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[30\]\[0\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[30\]\[0\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775991 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[30\]\[1\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[30\]\[1\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775991 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[30\]\[2\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[30\]\[2\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775991 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[30\]\[3\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[30\]\[3\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775991 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[30\]\[4\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[30\]\[4\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775991 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[30\]\[5\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[30\]\[5\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775991 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[30\]\[6\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[30\]\[6\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775991 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[30\]\[7\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[30\]\[7\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775991 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[30\]\[8\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[30\]\[8\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775991 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[30\]\[9\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[30\]\[9\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775992 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[30\]\[10\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[30\]\[10\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775992 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[30\]\[11\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[30\]\[11\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775992 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[30\]\[12\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[30\]\[12\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775992 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[30\]\[13\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[30\]\[13\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775992 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[30\]\[14\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[30\]\[14\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775992 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[30\]\[15\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[30\]\[15\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775992 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[30\]\[16\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[30\]\[16\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775992 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[30\]\[17\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[30\]\[17\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775992 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[30\]\[18\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[30\]\[18\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775993 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[30\]\[19\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[30\]\[19\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775993 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[30\]\[20\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[30\]\[20\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775993 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[30\]\[21\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[30\]\[21\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775993 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[30\]\[22\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[30\]\[22\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775993 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[30\]\[23\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[30\]\[23\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775993 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[30\]\[24\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[30\]\[24\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775993 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[30\]\[25\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[30\]\[25\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775993 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[30\]\[26\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[30\]\[26\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775993 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[30\]\[27\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[30\]\[27\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775993 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[30\]\[28\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[30\]\[28\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775994 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[30\]\[29\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[30\]\[29\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775994 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[30\]\[30\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[30\]\[30\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775994 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[30\]\[31\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[30\]\[31\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775994 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[29\]\[0\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[29\]\[0\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775994 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[29\]\[1\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[29\]\[1\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775994 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[29\]\[2\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[29\]\[2\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775994 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[29\]\[3\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[29\]\[3\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775994 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[29\]\[4\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[29\]\[4\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775994 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[29\]\[5\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[29\]\[5\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775994 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[29\]\[6\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[29\]\[6\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775995 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[29\]\[7\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[29\]\[7\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775995 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[29\]\[8\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[29\]\[8\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775995 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[29\]\[9\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[29\]\[9\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775995 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[29\]\[10\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[29\]\[10\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775995 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[29\]\[11\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[29\]\[11\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775995 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[29\]\[12\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[29\]\[12\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775995 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[29\]\[13\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[29\]\[13\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775995 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[29\]\[14\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[29\]\[14\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775995 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[29\]\[15\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[29\]\[15\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775995 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[29\]\[16\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[29\]\[16\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775996 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[29\]\[17\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[29\]\[17\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775996 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[29\]\[18\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[29\]\[18\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775996 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[29\]\[19\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[29\]\[19\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775996 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[29\]\[20\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[29\]\[20\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775996 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[29\]\[21\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[29\]\[21\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775996 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[29\]\[22\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[29\]\[22\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775996 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[29\]\[23\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[29\]\[23\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775996 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[29\]\[24\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[29\]\[24\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775996 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[29\]\[25\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[29\]\[25\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775996 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[29\]\[26\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[29\]\[26\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775997 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[29\]\[27\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[29\]\[27\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775997 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[29\]\[28\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[29\]\[28\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775997 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[29\]\[29\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[29\]\[29\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775997 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[29\]\[30\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[29\]\[30\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775997 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[29\]\[31\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[29\]\[31\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775997 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[28\]\[0\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[28\]\[0\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775997 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[28\]\[1\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[28\]\[1\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775997 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[28\]\[2\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[28\]\[2\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775997 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[28\]\[3\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[28\]\[3\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775997 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[28\]\[4\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[28\]\[4\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775998 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[28\]\[5\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[28\]\[5\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775998 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[28\]\[6\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[28\]\[6\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775998 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[28\]\[7\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[28\]\[7\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775998 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[28\]\[8\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[28\]\[8\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775998 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[28\]\[9\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[28\]\[9\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775998 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[28\]\[10\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[28\]\[10\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775998 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[28\]\[11\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[28\]\[11\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775998 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[28\]\[12\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[28\]\[12\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775998 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[28\]\[13\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[28\]\[13\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775998 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[28\]\[14\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[28\]\[14\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775999 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[28\]\[15\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[28\]\[15\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775999 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[28\]\[16\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[28\]\[16\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775999 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[28\]\[17\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[28\]\[17\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775999 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[28\]\[18\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[28\]\[18\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775999 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[28\]\[19\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[28\]\[19\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775999 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[28\]\[20\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[28\]\[20\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775999 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[28\]\[21\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[28\]\[21\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775999 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[28\]\[22\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[28\]\[22\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775999 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[28\]\[23\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[28\]\[23\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213775999 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[28\]\[24\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[28\]\[24\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776000 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[28\]\[25\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[28\]\[25\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776000 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[28\]\[26\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[28\]\[26\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776000 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[28\]\[27\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[28\]\[27\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776000 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[28\]\[28\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[28\]\[28\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776000 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[28\]\[29\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[28\]\[29\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776000 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[28\]\[30\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[28\]\[30\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776000 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[28\]\[31\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[28\]\[31\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776000 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[27\]\[0\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[27\]\[0\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776000 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[27\]\[1\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[27\]\[1\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776000 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[27\]\[2\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[27\]\[2\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776000 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[27\]\[3\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[27\]\[3\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776001 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[27\]\[4\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[27\]\[4\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776001 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[27\]\[5\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[27\]\[5\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776001 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[27\]\[6\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[27\]\[6\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776001 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[27\]\[7\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[27\]\[7\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776001 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[27\]\[8\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[27\]\[8\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776001 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[27\]\[9\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[27\]\[9\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776001 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[27\]\[10\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[27\]\[10\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776001 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[27\]\[11\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[27\]\[11\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776001 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[27\]\[12\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[27\]\[12\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776001 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[27\]\[13\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[27\]\[13\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776002 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[27\]\[14\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[27\]\[14\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776002 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[27\]\[15\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[27\]\[15\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776002 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[27\]\[16\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[27\]\[16\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776002 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[27\]\[17\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[27\]\[17\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776002 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[27\]\[18\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[27\]\[18\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776002 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[27\]\[19\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[27\]\[19\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776002 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[27\]\[20\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[27\]\[20\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776002 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[27\]\[21\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[27\]\[21\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776002 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[27\]\[22\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[27\]\[22\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776002 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[27\]\[23\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[27\]\[23\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776003 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[27\]\[24\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[27\]\[24\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776003 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[27\]\[25\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[27\]\[25\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776003 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[27\]\[26\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[27\]\[26\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776003 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[27\]\[27\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[27\]\[27\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776003 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[27\]\[28\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[27\]\[28\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776003 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[27\]\[29\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[27\]\[29\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776003 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[27\]\[30\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[27\]\[30\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776003 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[27\]\[31\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[27\]\[31\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776003 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[26\]\[0\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[26\]\[0\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776003 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[26\]\[1\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[26\]\[1\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776004 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[26\]\[2\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[26\]\[2\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776004 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[26\]\[3\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[26\]\[3\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776004 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[26\]\[4\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[26\]\[4\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776004 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[26\]\[5\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[26\]\[5\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776004 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[26\]\[6\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[26\]\[6\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776004 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[26\]\[7\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[26\]\[7\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776004 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[26\]\[8\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[26\]\[8\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776004 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[26\]\[9\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[26\]\[9\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776004 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[26\]\[10\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[26\]\[10\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776004 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[26\]\[11\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[26\]\[11\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776005 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[26\]\[12\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[26\]\[12\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776005 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[26\]\[13\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[26\]\[13\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776005 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[26\]\[14\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[26\]\[14\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776005 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[26\]\[15\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[26\]\[15\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776005 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[26\]\[16\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[26\]\[16\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776005 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[26\]\[17\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[26\]\[17\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776005 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[26\]\[18\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[26\]\[18\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776005 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[26\]\[19\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[26\]\[19\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776005 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[26\]\[20\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[26\]\[20\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776005 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[26\]\[21\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[26\]\[21\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776005 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[26\]\[22\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[26\]\[22\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776006 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[26\]\[23\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[26\]\[23\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776008 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[26\]\[24\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[26\]\[24\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776008 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[26\]\[25\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[26\]\[25\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776008 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[26\]\[26\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[26\]\[26\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776009 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[26\]\[27\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[26\]\[27\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776009 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[26\]\[28\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[26\]\[28\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776009 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[26\]\[29\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[26\]\[29\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776009 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[26\]\[30\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[26\]\[30\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776009 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[26\]\[31\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[26\]\[31\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776009 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[25\]\[0\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[25\]\[0\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776009 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[25\]\[1\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[25\]\[1\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776009 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[25\]\[2\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[25\]\[2\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776009 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[25\]\[3\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[25\]\[3\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776009 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[25\]\[4\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[25\]\[4\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776010 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[25\]\[5\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[25\]\[5\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776010 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[25\]\[6\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[25\]\[6\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776010 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[25\]\[7\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[25\]\[7\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776010 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[25\]\[8\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[25\]\[8\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776010 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[25\]\[9\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[25\]\[9\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776010 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[25\]\[10\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[25\]\[10\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776010 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[25\]\[11\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[25\]\[11\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776010 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[25\]\[12\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[25\]\[12\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776010 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[25\]\[13\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[25\]\[13\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776010 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[25\]\[14\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[25\]\[14\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776011 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[25\]\[15\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[25\]\[15\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776011 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[25\]\[16\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[25\]\[16\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776011 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[25\]\[17\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[25\]\[17\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776011 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[25\]\[18\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[25\]\[18\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776011 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[25\]\[19\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[25\]\[19\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776011 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[25\]\[20\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[25\]\[20\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776011 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[25\]\[21\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[25\]\[21\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776011 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[25\]\[22\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[25\]\[22\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776011 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[25\]\[23\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[25\]\[23\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776011 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[25\]\[24\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[25\]\[24\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776011 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[25\]\[25\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[25\]\[25\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776012 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[25\]\[26\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[25\]\[26\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776012 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[25\]\[27\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[25\]\[27\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776012 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[25\]\[28\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[25\]\[28\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776012 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[25\]\[29\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[25\]\[29\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776012 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[25\]\[30\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[25\]\[30\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776012 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[25\]\[31\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[25\]\[31\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776012 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[24\]\[0\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[24\]\[0\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776012 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[24\]\[1\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[24\]\[1\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776012 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[24\]\[2\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[24\]\[2\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776012 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[24\]\[3\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[24\]\[3\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776013 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[24\]\[4\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[24\]\[4\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776013 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[24\]\[5\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[24\]\[5\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776013 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[24\]\[6\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[24\]\[6\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776013 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[24\]\[7\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[24\]\[7\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776013 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[24\]\[8\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[24\]\[8\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776013 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[24\]\[9\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[24\]\[9\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776013 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[24\]\[10\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[24\]\[10\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776013 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[24\]\[11\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[24\]\[11\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776013 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[24\]\[12\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[24\]\[12\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776013 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[24\]\[13\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[24\]\[13\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776014 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[24\]\[14\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[24\]\[14\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776014 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[24\]\[15\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[24\]\[15\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776014 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[24\]\[16\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[24\]\[16\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776014 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[24\]\[17\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[24\]\[17\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776014 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[24\]\[18\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[24\]\[18\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776014 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[24\]\[19\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[24\]\[19\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776014 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[24\]\[20\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[24\]\[20\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776014 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[24\]\[21\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[24\]\[21\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776014 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[24\]\[22\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[24\]\[22\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776015 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[24\]\[23\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[24\]\[23\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776015 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[24\]\[24\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[24\]\[24\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776015 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[24\]\[25\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[24\]\[25\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776015 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[24\]\[26\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[24\]\[26\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776015 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[24\]\[27\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[24\]\[27\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776015 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[24\]\[28\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[24\]\[28\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776015 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[24\]\[29\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[24\]\[29\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776015 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[24\]\[30\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[24\]\[30\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776015 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[24\]\[31\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[24\]\[31\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776015 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[23\]\[0\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[23\]\[0\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776016 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[23\]\[1\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[23\]\[1\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776016 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[23\]\[2\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[23\]\[2\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776016 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[23\]\[3\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[23\]\[3\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776016 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[23\]\[4\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[23\]\[4\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776016 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[23\]\[5\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[23\]\[5\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776016 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[23\]\[6\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[23\]\[6\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776016 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[23\]\[7\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[23\]\[7\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776016 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[23\]\[8\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[23\]\[8\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776016 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[23\]\[9\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[23\]\[9\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776016 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[23\]\[10\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[23\]\[10\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776017 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[23\]\[11\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[23\]\[11\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776017 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[23\]\[12\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[23\]\[12\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776017 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[23\]\[13\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[23\]\[13\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776017 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[23\]\[14\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[23\]\[14\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776017 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[23\]\[15\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[23\]\[15\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776017 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[23\]\[16\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[23\]\[16\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776017 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[23\]\[17\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[23\]\[17\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776017 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[23\]\[18\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[23\]\[18\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776017 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[23\]\[19\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[23\]\[19\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776017 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[23\]\[20\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[23\]\[20\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776018 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[23\]\[21\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[23\]\[21\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776018 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[23\]\[22\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[23\]\[22\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776018 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[23\]\[23\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[23\]\[23\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776018 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[23\]\[24\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[23\]\[24\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776018 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[23\]\[25\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[23\]\[25\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776018 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[23\]\[26\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[23\]\[26\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776018 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[23\]\[27\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[23\]\[27\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776018 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[23\]\[28\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[23\]\[28\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776018 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[23\]\[29\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[23\]\[29\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776018 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[23\]\[30\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[23\]\[30\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776019 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[23\]\[31\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[23\]\[31\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776019 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[22\]\[0\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[22\]\[0\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776019 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[22\]\[1\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[22\]\[1\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776019 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[22\]\[2\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[22\]\[2\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776019 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[22\]\[3\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[22\]\[3\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776019 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[22\]\[4\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[22\]\[4\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776019 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[22\]\[5\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[22\]\[5\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776019 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[22\]\[6\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[22\]\[6\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776019 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[22\]\[7\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[22\]\[7\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776020 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[22\]\[8\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[22\]\[8\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776020 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[22\]\[9\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[22\]\[9\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776020 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[22\]\[10\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[22\]\[10\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776020 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[22\]\[11\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[22\]\[11\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776020 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[22\]\[12\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[22\]\[12\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776020 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[22\]\[13\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[22\]\[13\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776020 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[22\]\[14\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[22\]\[14\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776020 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[22\]\[15\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[22\]\[15\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776020 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[22\]\[16\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[22\]\[16\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776021 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[22\]\[17\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[22\]\[17\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776021 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[22\]\[18\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[22\]\[18\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776021 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[22\]\[19\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[22\]\[19\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776021 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[22\]\[20\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[22\]\[20\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776021 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[22\]\[21\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[22\]\[21\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776021 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[22\]\[22\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[22\]\[22\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776021 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[22\]\[23\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[22\]\[23\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776021 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[22\]\[24\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[22\]\[24\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776021 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[22\]\[25\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[22\]\[25\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776021 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[22\]\[26\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[22\]\[26\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776022 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[22\]\[27\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[22\]\[27\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776022 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[22\]\[28\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[22\]\[28\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776022 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[22\]\[29\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[22\]\[29\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776022 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[22\]\[30\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[22\]\[30\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776022 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[22\]\[31\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[22\]\[31\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776022 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[21\]\[0\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[21\]\[0\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776022 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[21\]\[1\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[21\]\[1\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776022 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[21\]\[2\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[21\]\[2\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776023 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[21\]\[3\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[21\]\[3\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776023 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[21\]\[4\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[21\]\[4\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776023 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[21\]\[5\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[21\]\[5\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776023 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[21\]\[6\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[21\]\[6\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776023 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[21\]\[7\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[21\]\[7\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776023 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[21\]\[8\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[21\]\[8\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776023 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[21\]\[9\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[21\]\[9\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776024 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[21\]\[10\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[21\]\[10\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776024 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[21\]\[11\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[21\]\[11\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776024 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[21\]\[12\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[21\]\[12\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776024 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[21\]\[13\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[21\]\[13\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776024 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[21\]\[14\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[21\]\[14\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776024 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[21\]\[15\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[21\]\[15\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776024 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[21\]\[16\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[21\]\[16\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776024 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[21\]\[17\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[21\]\[17\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776024 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[21\]\[18\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[21\]\[18\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776024 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[21\]\[19\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[21\]\[19\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776025 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[21\]\[20\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[21\]\[20\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776025 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[21\]\[21\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[21\]\[21\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776025 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[21\]\[22\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[21\]\[22\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776025 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[21\]\[23\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[21\]\[23\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776025 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[21\]\[24\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[21\]\[24\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776025 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[21\]\[25\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[21\]\[25\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776025 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[21\]\[26\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[21\]\[26\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776025 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[21\]\[27\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[21\]\[27\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776025 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[21\]\[28\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[21\]\[28\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776025 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[21\]\[29\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[21\]\[29\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776026 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[21\]\[30\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[21\]\[30\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776026 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[21\]\[31\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[21\]\[31\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776026 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[20\]\[0\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[20\]\[0\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776026 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[20\]\[1\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[20\]\[1\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776026 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[20\]\[2\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[20\]\[2\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776026 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[20\]\[3\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[20\]\[3\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776026 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[20\]\[4\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[20\]\[4\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776026 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[20\]\[5\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[20\]\[5\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776026 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[20\]\[6\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[20\]\[6\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776027 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[20\]\[7\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[20\]\[7\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776027 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[20\]\[8\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[20\]\[8\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776027 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[20\]\[9\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[20\]\[9\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776027 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[20\]\[10\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[20\]\[10\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776027 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[20\]\[11\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[20\]\[11\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776027 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[20\]\[12\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[20\]\[12\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776027 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[20\]\[13\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[20\]\[13\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776027 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[20\]\[14\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[20\]\[14\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776027 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[20\]\[15\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[20\]\[15\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776027 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[20\]\[16\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[20\]\[16\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776028 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[20\]\[17\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[20\]\[17\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776028 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[20\]\[18\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[20\]\[18\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776028 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[20\]\[19\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[20\]\[19\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776028 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[20\]\[20\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[20\]\[20\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776028 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[20\]\[21\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[20\]\[21\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776028 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[20\]\[22\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[20\]\[22\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776028 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[20\]\[23\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[20\]\[23\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776028 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[20\]\[24\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[20\]\[24\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776029 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[20\]\[25\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[20\]\[25\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776029 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[20\]\[26\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[20\]\[26\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776029 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[20\]\[27\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[20\]\[27\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776029 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[20\]\[28\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[20\]\[28\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776029 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[20\]\[29\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[20\]\[29\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776029 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[20\]\[30\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[20\]\[30\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776029 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[20\]\[31\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[20\]\[31\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776029 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[19\]\[0\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[19\]\[0\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776029 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[19\]\[1\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[19\]\[1\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776029 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[19\]\[2\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[19\]\[2\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776030 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[19\]\[3\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[19\]\[3\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776030 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[19\]\[4\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[19\]\[4\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776030 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[19\]\[5\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[19\]\[5\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776030 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[19\]\[6\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[19\]\[6\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776030 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[19\]\[7\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[19\]\[7\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776030 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[19\]\[8\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[19\]\[8\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776030 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[19\]\[9\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[19\]\[9\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776030 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[19\]\[10\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[19\]\[10\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776030 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[19\]\[11\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[19\]\[11\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776031 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[19\]\[12\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[19\]\[12\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776031 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[19\]\[13\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[19\]\[13\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776032 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[19\]\[14\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[19\]\[14\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776032 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[19\]\[15\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[19\]\[15\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776032 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[19\]\[16\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[19\]\[16\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776032 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[19\]\[17\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[19\]\[17\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776032 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[19\]\[18\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[19\]\[18\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776032 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[19\]\[19\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[19\]\[19\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776032 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[19\]\[20\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[19\]\[20\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776033 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[19\]\[21\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[19\]\[21\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776033 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[19\]\[22\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[19\]\[22\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776033 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[19\]\[23\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[19\]\[23\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776033 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[19\]\[24\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[19\]\[24\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776033 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[19\]\[25\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[19\]\[25\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776033 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[19\]\[26\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[19\]\[26\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776033 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[19\]\[27\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[19\]\[27\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776033 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[19\]\[28\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[19\]\[28\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776034 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[19\]\[29\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[19\]\[29\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776034 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[19\]\[30\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[19\]\[30\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776034 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[19\]\[31\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[19\]\[31\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776034 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[18\]\[0\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[18\]\[0\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776034 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[18\]\[1\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[18\]\[1\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776034 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[18\]\[2\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[18\]\[2\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776034 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[18\]\[3\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[18\]\[3\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776034 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[18\]\[4\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[18\]\[4\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776034 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[18\]\[5\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[18\]\[5\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776034 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[18\]\[6\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[18\]\[6\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776035 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[18\]\[7\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[18\]\[7\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776035 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[18\]\[8\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[18\]\[8\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776035 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[18\]\[9\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[18\]\[9\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776035 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[18\]\[10\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[18\]\[10\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776035 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[18\]\[11\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[18\]\[11\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776035 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[18\]\[12\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[18\]\[12\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776035 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[18\]\[13\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[18\]\[13\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776035 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[18\]\[14\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[18\]\[14\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776036 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[18\]\[15\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[18\]\[15\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776036 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[18\]\[16\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[18\]\[16\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776036 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[18\]\[17\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[18\]\[17\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776036 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[18\]\[18\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[18\]\[18\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776036 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[18\]\[19\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[18\]\[19\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776036 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[18\]\[20\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[18\]\[20\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776036 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[18\]\[21\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[18\]\[21\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776036 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[18\]\[22\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[18\]\[22\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776036 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[18\]\[23\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[18\]\[23\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776036 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[18\]\[24\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[18\]\[24\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776037 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[18\]\[25\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[18\]\[25\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776037 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[18\]\[26\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[18\]\[26\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776037 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[18\]\[27\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[18\]\[27\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776037 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[18\]\[28\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[18\]\[28\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776037 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[18\]\[29\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[18\]\[29\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776037 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[18\]\[30\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[18\]\[30\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776037 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[18\]\[31\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[18\]\[31\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776037 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[17\]\[0\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[17\]\[0\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776037 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[17\]\[1\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[17\]\[1\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776038 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[17\]\[2\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[17\]\[2\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776038 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[17\]\[3\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[17\]\[3\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776038 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[17\]\[4\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[17\]\[4\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776038 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[17\]\[5\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[17\]\[5\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776038 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[17\]\[6\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[17\]\[6\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776038 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[17\]\[7\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[17\]\[7\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776038 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[17\]\[8\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[17\]\[8\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776038 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[17\]\[9\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[17\]\[9\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776038 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[17\]\[10\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[17\]\[10\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776039 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[17\]\[11\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[17\]\[11\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776039 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[17\]\[12\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[17\]\[12\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776039 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[17\]\[13\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[17\]\[13\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776039 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[17\]\[14\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[17\]\[14\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776039 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[17\]\[15\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[17\]\[15\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776039 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[17\]\[16\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[17\]\[16\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776039 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[17\]\[17\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[17\]\[17\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776039 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[17\]\[18\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[17\]\[18\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776040 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[17\]\[19\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[17\]\[19\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776040 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[17\]\[20\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[17\]\[20\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776040 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[17\]\[21\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[17\]\[21\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776040 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[17\]\[22\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[17\]\[22\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776040 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[17\]\[23\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[17\]\[23\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776040 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[17\]\[24\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[17\]\[24\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776040 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[17\]\[25\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[17\]\[25\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776040 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[17\]\[26\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[17\]\[26\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776040 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[17\]\[27\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[17\]\[27\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776041 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[17\]\[28\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[17\]\[28\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776041 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[17\]\[29\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[17\]\[29\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776041 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[17\]\[30\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[17\]\[30\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776041 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[17\]\[31\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[17\]\[31\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776041 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[16\]\[0\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[16\]\[0\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776041 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[16\]\[1\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[16\]\[1\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776041 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[16\]\[2\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[16\]\[2\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776041 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[16\]\[3\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[16\]\[3\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776041 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[16\]\[4\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[16\]\[4\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776041 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[16\]\[5\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[16\]\[5\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776042 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[16\]\[6\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[16\]\[6\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776042 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[16\]\[7\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[16\]\[7\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776042 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[16\]\[8\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[16\]\[8\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776042 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[16\]\[9\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[16\]\[9\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776042 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[16\]\[10\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[16\]\[10\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776042 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[16\]\[11\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[16\]\[11\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776042 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[16\]\[12\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[16\]\[12\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776042 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[16\]\[13\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[16\]\[13\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776042 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[16\]\[14\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[16\]\[14\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776043 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[16\]\[15\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[16\]\[15\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776043 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[16\]\[16\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[16\]\[16\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776043 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[16\]\[17\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[16\]\[17\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776043 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[16\]\[18\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[16\]\[18\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776043 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[16\]\[19\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[16\]\[19\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776043 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[16\]\[20\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[16\]\[20\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776043 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[16\]\[21\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[16\]\[21\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776043 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[16\]\[22\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[16\]\[22\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776043 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[16\]\[23\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[16\]\[23\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776043 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[16\]\[24\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[16\]\[24\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776044 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[16\]\[25\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[16\]\[25\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776044 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[16\]\[26\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[16\]\[26\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776044 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[16\]\[27\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[16\]\[27\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776044 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[16\]\[28\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[16\]\[28\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776044 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[16\]\[29\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[16\]\[29\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776044 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[16\]\[30\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[16\]\[30\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776044 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[16\]\[31\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[16\]\[31\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776044 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[15\]\[0\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[15\]\[0\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776044 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[15\]\[1\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[15\]\[1\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776045 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[15\]\[2\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[15\]\[2\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776045 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[15\]\[3\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[15\]\[3\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776045 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[15\]\[4\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[15\]\[4\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776045 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[15\]\[5\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[15\]\[5\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776045 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[15\]\[6\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[15\]\[6\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776045 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[15\]\[7\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[15\]\[7\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776045 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[15\]\[8\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[15\]\[8\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776045 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[15\]\[9\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[15\]\[9\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776045 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[15\]\[10\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[15\]\[10\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776046 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[15\]\[11\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[15\]\[11\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776046 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[15\]\[12\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[15\]\[12\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776046 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[15\]\[13\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[15\]\[13\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776046 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[15\]\[14\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[15\]\[14\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776046 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[15\]\[15\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[15\]\[15\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776046 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[15\]\[16\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[15\]\[16\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776046 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[15\]\[17\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[15\]\[17\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776046 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[15\]\[18\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[15\]\[18\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776046 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[15\]\[19\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[15\]\[19\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776047 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[15\]\[20\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[15\]\[20\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776047 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[15\]\[21\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[15\]\[21\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776047 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[15\]\[22\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[15\]\[22\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776047 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[15\]\[23\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[15\]\[23\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776047 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[15\]\[24\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[15\]\[24\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776047 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[15\]\[25\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[15\]\[25\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776047 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[15\]\[26\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[15\]\[26\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776047 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[15\]\[27\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[15\]\[27\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776047 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[15\]\[28\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[15\]\[28\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776047 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[15\]\[29\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[15\]\[29\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776048 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[15\]\[30\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[15\]\[30\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776048 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[15\]\[31\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[15\]\[31\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776048 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[14\]\[0\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[14\]\[0\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776048 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[14\]\[1\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[14\]\[1\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776048 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[14\]\[2\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[14\]\[2\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776048 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[14\]\[3\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[14\]\[3\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776048 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[14\]\[4\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[14\]\[4\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776048 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[14\]\[5\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[14\]\[5\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776048 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[14\]\[6\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[14\]\[6\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776049 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[14\]\[7\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[14\]\[7\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776049 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[14\]\[8\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[14\]\[8\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776049 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[14\]\[9\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[14\]\[9\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776049 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[14\]\[10\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[14\]\[10\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776049 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[14\]\[11\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[14\]\[11\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776049 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[14\]\[12\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[14\]\[12\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776049 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[14\]\[13\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[14\]\[13\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776049 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[14\]\[14\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[14\]\[14\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776049 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[14\]\[15\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[14\]\[15\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776050 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[14\]\[16\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[14\]\[16\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776050 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[14\]\[17\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[14\]\[17\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776050 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[14\]\[18\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[14\]\[18\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776050 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[14\]\[19\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[14\]\[19\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776050 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[14\]\[20\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[14\]\[20\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776050 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[14\]\[21\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[14\]\[21\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776050 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[14\]\[22\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[14\]\[22\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776050 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[14\]\[23\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[14\]\[23\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776051 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[14\]\[24\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[14\]\[24\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776051 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[14\]\[25\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[14\]\[25\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776051 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[14\]\[26\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[14\]\[26\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776051 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[14\]\[27\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[14\]\[27\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776051 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[14\]\[28\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[14\]\[28\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776051 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[14\]\[29\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[14\]\[29\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776051 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[14\]\[30\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[14\]\[30\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776051 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[14\]\[31\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[14\]\[31\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776051 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[13\]\[0\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[13\]\[0\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776052 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[13\]\[1\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[13\]\[1\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776052 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[13\]\[2\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[13\]\[2\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776052 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[13\]\[3\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[13\]\[3\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776052 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[13\]\[4\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[13\]\[4\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776052 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[13\]\[5\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[13\]\[5\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776052 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[13\]\[6\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[13\]\[6\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776052 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[13\]\[7\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[13\]\[7\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776052 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[13\]\[8\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[13\]\[8\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776052 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[13\]\[9\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[13\]\[9\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776053 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[13\]\[10\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[13\]\[10\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776053 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[13\]\[11\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[13\]\[11\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776053 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[13\]\[12\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[13\]\[12\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776053 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[13\]\[13\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[13\]\[13\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776053 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[13\]\[14\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[13\]\[14\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776053 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[13\]\[15\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[13\]\[15\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776053 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[13\]\[16\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[13\]\[16\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776053 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[13\]\[17\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[13\]\[17\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776054 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[13\]\[18\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[13\]\[18\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776054 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[13\]\[19\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[13\]\[19\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776054 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[13\]\[20\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[13\]\[20\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776054 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[13\]\[21\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[13\]\[21\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776054 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[13\]\[22\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[13\]\[22\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776054 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[13\]\[23\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[13\]\[23\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776054 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[13\]\[24\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[13\]\[24\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776054 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[13\]\[25\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[13\]\[25\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776054 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[13\]\[26\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[13\]\[26\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776055 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[13\]\[27\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[13\]\[27\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776055 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[13\]\[28\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[13\]\[28\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776055 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[13\]\[29\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[13\]\[29\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776055 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[13\]\[30\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[13\]\[30\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776055 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[13\]\[31\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[13\]\[31\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776055 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[12\]\[0\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[12\]\[0\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776055 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[12\]\[1\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[12\]\[1\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776055 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[12\]\[2\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[12\]\[2\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776055 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[12\]\[3\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[12\]\[3\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776056 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[12\]\[4\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[12\]\[4\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776056 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[12\]\[5\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[12\]\[5\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776056 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[12\]\[6\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[12\]\[6\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776056 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[12\]\[7\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[12\]\[7\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776056 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[12\]\[8\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[12\]\[8\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776056 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[12\]\[9\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[12\]\[9\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776056 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[12\]\[10\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[12\]\[10\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776056 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[12\]\[11\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[12\]\[11\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776056 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[12\]\[12\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[12\]\[12\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776056 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[12\]\[13\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[12\]\[13\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776057 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[12\]\[14\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[12\]\[14\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776057 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[12\]\[15\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[12\]\[15\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776057 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[12\]\[16\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[12\]\[16\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776057 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[12\]\[17\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[12\]\[17\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776057 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[12\]\[18\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[12\]\[18\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776057 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[12\]\[19\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[12\]\[19\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776057 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[12\]\[20\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[12\]\[20\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776057 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[12\]\[21\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[12\]\[21\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776058 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[12\]\[22\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[12\]\[22\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776058 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[12\]\[23\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[12\]\[23\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776058 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[12\]\[24\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[12\]\[24\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776058 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[12\]\[25\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[12\]\[25\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776058 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[12\]\[26\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[12\]\[26\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776058 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[12\]\[27\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[12\]\[27\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776058 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[12\]\[28\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[12\]\[28\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776058 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[12\]\[29\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[12\]\[29\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776058 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[12\]\[30\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[12\]\[30\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776059 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[12\]\[31\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[12\]\[31\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776059 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[11\]\[0\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[11\]\[0\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776059 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[11\]\[1\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[11\]\[1\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776059 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[11\]\[2\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[11\]\[2\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776059 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[11\]\[3\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[11\]\[3\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776059 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[11\]\[4\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[11\]\[4\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776059 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[11\]\[5\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[11\]\[5\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776059 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[11\]\[6\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[11\]\[6\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776059 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[11\]\[7\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[11\]\[7\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776059 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[11\]\[8\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[11\]\[8\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776060 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[11\]\[9\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[11\]\[9\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776060 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[11\]\[10\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[11\]\[10\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776060 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[11\]\[11\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[11\]\[11\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776060 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[11\]\[12\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[11\]\[12\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776060 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[11\]\[13\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[11\]\[13\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776060 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[11\]\[14\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[11\]\[14\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776060 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[11\]\[15\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[11\]\[15\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776060 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[11\]\[16\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[11\]\[16\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776060 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[11\]\[17\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[11\]\[17\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776061 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[11\]\[18\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[11\]\[18\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776061 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[11\]\[19\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[11\]\[19\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776061 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[11\]\[20\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[11\]\[20\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776061 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[11\]\[21\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[11\]\[21\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776061 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[11\]\[22\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[11\]\[22\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776061 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[11\]\[23\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[11\]\[23\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776061 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[11\]\[24\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[11\]\[24\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776061 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[11\]\[25\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[11\]\[25\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776061 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[11\]\[26\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[11\]\[26\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776062 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[11\]\[27\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[11\]\[27\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776062 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[11\]\[28\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[11\]\[28\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776062 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[11\]\[29\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[11\]\[29\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776062 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[11\]\[30\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[11\]\[30\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776062 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[11\]\[31\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[11\]\[31\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776062 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[10\]\[0\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[10\]\[0\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776062 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[10\]\[1\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[10\]\[1\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776062 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[10\]\[2\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[10\]\[2\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776062 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[10\]\[3\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[10\]\[3\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776063 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[10\]\[4\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[10\]\[4\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776063 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[10\]\[5\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[10\]\[5\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776063 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[10\]\[6\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[10\]\[6\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776063 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[10\]\[7\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[10\]\[7\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776063 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[10\]\[8\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[10\]\[8\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776063 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[10\]\[9\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[10\]\[9\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776063 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[10\]\[10\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[10\]\[10\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776063 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[10\]\[11\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[10\]\[11\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776063 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[10\]\[12\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[10\]\[12\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776064 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[10\]\[13\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[10\]\[13\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776064 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[10\]\[14\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[10\]\[14\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776064 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[10\]\[15\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[10\]\[15\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776064 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[10\]\[16\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[10\]\[16\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776064 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[10\]\[17\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[10\]\[17\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776064 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[10\]\[18\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[10\]\[18\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776064 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[10\]\[19\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[10\]\[19\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776064 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[10\]\[20\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[10\]\[20\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776064 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[10\]\[21\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[10\]\[21\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776065 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[10\]\[22\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[10\]\[22\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776065 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[10\]\[23\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[10\]\[23\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776065 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[10\]\[24\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[10\]\[24\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776065 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[10\]\[25\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[10\]\[25\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776065 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[10\]\[26\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[10\]\[26\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776065 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[10\]\[27\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[10\]\[27\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776065 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[10\]\[28\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[10\]\[28\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776065 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[10\]\[29\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[10\]\[29\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776066 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[10\]\[30\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[10\]\[30\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776066 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[10\]\[31\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[10\]\[31\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776066 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[9\]\[0\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[9\]\[0\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776066 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[9\]\[1\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[9\]\[1\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776066 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[9\]\[2\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[9\]\[2\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776066 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[9\]\[3\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[9\]\[3\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776066 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[9\]\[4\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[9\]\[4\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776066 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[9\]\[5\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[9\]\[5\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776066 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[9\]\[6\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[9\]\[6\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776067 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[9\]\[7\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[9\]\[7\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776067 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[9\]\[8\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[9\]\[8\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776067 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[9\]\[9\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[9\]\[9\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776067 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[9\]\[10\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[9\]\[10\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776067 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[9\]\[11\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[9\]\[11\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776067 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[9\]\[12\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[9\]\[12\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776067 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[9\]\[13\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[9\]\[13\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776067 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[9\]\[14\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[9\]\[14\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776067 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[9\]\[15\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[9\]\[15\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776067 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[9\]\[16\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[9\]\[16\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776068 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[9\]\[17\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[9\]\[17\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776068 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[9\]\[18\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[9\]\[18\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776068 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[9\]\[19\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[9\]\[19\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776068 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[9\]\[20\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[9\]\[20\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776068 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[9\]\[21\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[9\]\[21\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776068 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[9\]\[22\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[9\]\[22\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776068 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[9\]\[23\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[9\]\[23\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776068 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[9\]\[24\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[9\]\[24\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776068 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[9\]\[25\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[9\]\[25\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776069 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[9\]\[26\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[9\]\[26\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776069 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[9\]\[27\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[9\]\[27\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776069 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[9\]\[28\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[9\]\[28\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776069 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[9\]\[29\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[9\]\[29\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776069 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[9\]\[30\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[9\]\[30\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776069 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[9\]\[31\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[9\]\[31\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776069 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[8\]\[0\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[8\]\[0\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776069 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[8\]\[1\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[8\]\[1\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776070 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[8\]\[2\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[8\]\[2\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776070 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[8\]\[3\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[8\]\[3\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776070 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[8\]\[4\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[8\]\[4\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776070 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[8\]\[5\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[8\]\[5\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776070 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[8\]\[6\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[8\]\[6\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776070 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[8\]\[7\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[8\]\[7\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776070 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[8\]\[8\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[8\]\[8\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776070 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[8\]\[9\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[8\]\[9\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776070 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[8\]\[10\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[8\]\[10\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776071 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[8\]\[11\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[8\]\[11\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776071 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[8\]\[12\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[8\]\[12\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776071 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[8\]\[13\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[8\]\[13\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776071 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[8\]\[14\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[8\]\[14\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776071 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[8\]\[15\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[8\]\[15\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776071 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[8\]\[16\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[8\]\[16\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776071 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[8\]\[17\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[8\]\[17\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776071 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[8\]\[18\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[8\]\[18\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776071 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[8\]\[19\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[8\]\[19\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776072 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[8\]\[20\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[8\]\[20\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776072 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[8\]\[21\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[8\]\[21\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776072 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[8\]\[22\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[8\]\[22\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776072 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[8\]\[23\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[8\]\[23\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776072 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[8\]\[24\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[8\]\[24\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776072 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[8\]\[25\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[8\]\[25\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776072 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[8\]\[26\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[8\]\[26\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776072 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[8\]\[27\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[8\]\[27\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776073 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[8\]\[28\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[8\]\[28\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776073 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[8\]\[29\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[8\]\[29\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776073 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[8\]\[30\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[8\]\[30\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776073 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[8\]\[31\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[8\]\[31\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776073 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[7\]\[0\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[7\]\[0\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776073 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[7\]\[1\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[7\]\[1\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776073 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[7\]\[2\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[7\]\[2\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776073 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[7\]\[3\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[7\]\[3\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776074 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[7\]\[4\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[7\]\[4\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776074 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[7\]\[5\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[7\]\[5\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776074 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[7\]\[6\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[7\]\[6\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776074 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[7\]\[7\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[7\]\[7\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776074 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[7\]\[8\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[7\]\[8\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776074 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[7\]\[9\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[7\]\[9\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776074 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[7\]\[10\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[7\]\[10\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776074 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[7\]\[11\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[7\]\[11\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776074 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[7\]\[12\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[7\]\[12\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776075 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[7\]\[13\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[7\]\[13\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776075 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[7\]\[14\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[7\]\[14\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776075 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[7\]\[15\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[7\]\[15\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776075 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[7\]\[16\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[7\]\[16\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776075 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[7\]\[17\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[7\]\[17\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776076 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[7\]\[18\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[7\]\[18\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776076 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[7\]\[19\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[7\]\[19\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776076 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[7\]\[20\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[7\]\[20\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776076 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[7\]\[21\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[7\]\[21\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776076 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[7\]\[22\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[7\]\[22\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776076 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[7\]\[23\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[7\]\[23\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776077 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[7\]\[24\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[7\]\[24\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776077 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[7\]\[25\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[7\]\[25\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776077 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[7\]\[26\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[7\]\[26\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776077 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[7\]\[27\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[7\]\[27\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776077 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[7\]\[28\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[7\]\[28\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776077 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[7\]\[29\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[7\]\[29\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776077 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[7\]\[30\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[7\]\[30\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776078 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[7\]\[31\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[7\]\[31\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776078 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[6\]\[0\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[6\]\[0\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776078 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[6\]\[1\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[6\]\[1\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776078 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[6\]\[2\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[6\]\[2\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776078 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[6\]\[3\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[6\]\[3\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776078 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[6\]\[4\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[6\]\[4\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776078 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[6\]\[5\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[6\]\[5\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776078 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[6\]\[6\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[6\]\[6\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776078 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[6\]\[7\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[6\]\[7\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776079 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[6\]\[8\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[6\]\[8\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776079 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[6\]\[9\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[6\]\[9\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776079 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[6\]\[10\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[6\]\[10\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776079 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[6\]\[11\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[6\]\[11\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776079 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[6\]\[12\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[6\]\[12\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776079 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[6\]\[13\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[6\]\[13\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776079 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[6\]\[14\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[6\]\[14\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776079 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[6\]\[15\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[6\]\[15\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776079 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[6\]\[16\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[6\]\[16\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776080 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[6\]\[17\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[6\]\[17\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776080 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[6\]\[18\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[6\]\[18\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776080 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[6\]\[19\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[6\]\[19\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776080 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[6\]\[20\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[6\]\[20\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776080 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[6\]\[21\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[6\]\[21\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776080 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[6\]\[22\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[6\]\[22\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776080 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[6\]\[23\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[6\]\[23\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776080 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[6\]\[24\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[6\]\[24\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776080 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[6\]\[25\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[6\]\[25\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776081 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[6\]\[26\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[6\]\[26\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776081 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[6\]\[27\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[6\]\[27\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776081 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[6\]\[28\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[6\]\[28\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776081 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[6\]\[29\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[6\]\[29\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776081 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[6\]\[30\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[6\]\[30\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776081 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[6\]\[31\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[6\]\[31\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776081 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[5\]\[0\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[5\]\[0\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776081 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[5\]\[1\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[5\]\[1\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776082 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[5\]\[2\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[5\]\[2\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776082 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[5\]\[3\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[5\]\[3\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776082 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[5\]\[4\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[5\]\[4\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776082 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[5\]\[5\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[5\]\[5\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776082 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[5\]\[6\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[5\]\[6\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776082 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[5\]\[7\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[5\]\[7\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776082 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[5\]\[8\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[5\]\[8\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776082 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[5\]\[9\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[5\]\[9\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776082 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[5\]\[10\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[5\]\[10\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776082 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[5\]\[11\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[5\]\[11\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776083 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[5\]\[12\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[5\]\[12\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776083 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[5\]\[13\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[5\]\[13\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776083 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[5\]\[14\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[5\]\[14\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776083 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[5\]\[15\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[5\]\[15\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776083 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[5\]\[16\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[5\]\[16\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776083 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[5\]\[17\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[5\]\[17\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776083 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[5\]\[18\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[5\]\[18\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776083 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[5\]\[19\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[5\]\[19\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776084 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[5\]\[20\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[5\]\[20\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776084 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[5\]\[21\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[5\]\[21\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776084 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[5\]\[22\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[5\]\[22\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776084 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[5\]\[23\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[5\]\[23\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776084 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[5\]\[24\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[5\]\[24\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776084 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[5\]\[25\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[5\]\[25\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776084 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[5\]\[26\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[5\]\[26\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776084 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[5\]\[27\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[5\]\[27\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776084 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[5\]\[28\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[5\]\[28\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776085 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[5\]\[29\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[5\]\[29\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776085 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[5\]\[30\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[5\]\[30\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776085 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[5\]\[31\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[5\]\[31\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776085 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[4\]\[0\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[4\]\[0\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776085 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[4\]\[1\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[4\]\[1\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776085 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[4\]\[2\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[4\]\[2\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776085 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[4\]\[3\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[4\]\[3\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776085 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[4\]\[4\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[4\]\[4\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776085 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[4\]\[5\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[4\]\[5\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776086 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[4\]\[6\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[4\]\[6\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776086 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[4\]\[7\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[4\]\[7\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776086 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[4\]\[8\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[4\]\[8\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776086 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[4\]\[9\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[4\]\[9\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776086 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[4\]\[10\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[4\]\[10\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776086 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[4\]\[11\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[4\]\[11\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776086 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[4\]\[12\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[4\]\[12\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776086 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[4\]\[13\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[4\]\[13\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776086 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[4\]\[14\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[4\]\[14\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776087 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[4\]\[15\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[4\]\[15\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776087 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[4\]\[16\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[4\]\[16\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776087 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[4\]\[17\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[4\]\[17\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776087 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[4\]\[18\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[4\]\[18\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776087 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[4\]\[19\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[4\]\[19\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776087 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[4\]\[20\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[4\]\[20\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776087 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[4\]\[21\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[4\]\[21\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776087 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[4\]\[22\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[4\]\[22\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776088 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[4\]\[23\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[4\]\[23\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776088 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[4\]\[24\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[4\]\[24\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776088 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[4\]\[25\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[4\]\[25\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776088 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[4\]\[26\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[4\]\[26\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776088 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[4\]\[27\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[4\]\[27\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776088 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[4\]\[28\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[4\]\[28\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776088 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[4\]\[29\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[4\]\[29\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776088 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[4\]\[30\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[4\]\[30\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776088 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[4\]\[31\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[4\]\[31\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776089 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[3\]\[0\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[3\]\[0\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776089 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[3\]\[1\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[3\]\[1\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776089 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[3\]\[2\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[3\]\[2\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776089 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[3\]\[3\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[3\]\[3\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776089 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[3\]\[4\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[3\]\[4\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776089 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[3\]\[5\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[3\]\[5\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776089 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[3\]\[6\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[3\]\[6\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776089 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[3\]\[7\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[3\]\[7\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776090 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[3\]\[8\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[3\]\[8\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776090 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[3\]\[9\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[3\]\[9\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776090 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[3\]\[10\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[3\]\[10\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776090 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[3\]\[11\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[3\]\[11\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776090 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[3\]\[12\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[3\]\[12\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776090 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[3\]\[13\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[3\]\[13\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776090 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[3\]\[14\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[3\]\[14\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776090 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[3\]\[15\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[3\]\[15\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776090 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[3\]\[16\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[3\]\[16\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776091 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[3\]\[17\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[3\]\[17\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776091 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[3\]\[18\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[3\]\[18\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776091 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[3\]\[19\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[3\]\[19\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776091 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[3\]\[20\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[3\]\[20\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776091 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[3\]\[21\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[3\]\[21\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776091 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[3\]\[22\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[3\]\[22\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776091 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[3\]\[23\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[3\]\[23\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776091 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[3\]\[24\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[3\]\[24\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776092 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[3\]\[25\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[3\]\[25\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776092 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[3\]\[26\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[3\]\[26\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776092 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[3\]\[27\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[3\]\[27\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776092 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[3\]\[28\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[3\]\[28\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776092 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[3\]\[29\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[3\]\[29\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776092 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[3\]\[30\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[3\]\[30\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776092 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[3\]\[31\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[3\]\[31\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776092 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[2\]\[0\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[2\]\[0\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776092 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[2\]\[1\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[2\]\[1\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776093 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[2\]\[2\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[2\]\[2\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776093 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[2\]\[3\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[2\]\[3\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776093 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[2\]\[4\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[2\]\[4\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776093 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[2\]\[5\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[2\]\[5\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776093 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[2\]\[6\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[2\]\[6\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776093 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[2\]\[7\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[2\]\[7\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776093 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[2\]\[8\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[2\]\[8\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776093 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[2\]\[9\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[2\]\[9\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776094 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[2\]\[10\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[2\]\[10\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776094 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[2\]\[11\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[2\]\[11\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776094 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[2\]\[12\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[2\]\[12\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776094 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[2\]\[13\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[2\]\[13\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776094 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[2\]\[14\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[2\]\[14\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776094 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[2\]\[15\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[2\]\[15\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776094 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[2\]\[16\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[2\]\[16\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776094 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[2\]\[17\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[2\]\[17\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776094 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[2\]\[18\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[2\]\[18\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776095 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[2\]\[19\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[2\]\[19\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776095 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[2\]\[20\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[2\]\[20\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776095 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[2\]\[21\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[2\]\[21\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776095 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[2\]\[22\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[2\]\[22\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776095 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[2\]\[23\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[2\]\[23\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776095 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[2\]\[24\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[2\]\[24\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776095 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[2\]\[25\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[2\]\[25\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776095 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[2\]\[26\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[2\]\[26\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776096 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[2\]\[27\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[2\]\[27\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776096 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[2\]\[28\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[2\]\[28\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776096 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[2\]\[29\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[2\]\[29\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776096 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[2\]\[30\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[2\]\[30\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776096 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[2\]\[31\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[2\]\[31\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776096 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[1\]\[0\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[1\]\[0\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776096 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[1\]\[1\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[1\]\[1\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776096 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[1\]\[2\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[1\]\[2\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776096 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[1\]\[3\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[1\]\[3\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776097 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[1\]\[4\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[1\]\[4\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776097 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[1\]\[5\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[1\]\[5\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776097 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[1\]\[6\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[1\]\[6\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776097 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[1\]\[7\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[1\]\[7\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776097 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[1\]\[8\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[1\]\[8\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776097 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[1\]\[9\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[1\]\[9\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776097 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[1\]\[10\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[1\]\[10\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776097 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[1\]\[11\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[1\]\[11\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776097 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[1\]\[12\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[1\]\[12\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776098 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[1\]\[13\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[1\]\[13\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776098 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[1\]\[14\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[1\]\[14\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776098 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[1\]\[15\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[1\]\[15\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776098 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[1\]\[16\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[1\]\[16\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776098 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[1\]\[17\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[1\]\[17\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776098 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[1\]\[18\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[1\]\[18\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776098 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[1\]\[19\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[1\]\[19\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776098 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[1\]\[20\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[1\]\[20\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776099 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[1\]\[21\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[1\]\[21\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776099 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[1\]\[22\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[1\]\[22\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776099 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[1\]\[23\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[1\]\[23\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776099 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[1\]\[24\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[1\]\[24\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776099 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[1\]\[25\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[1\]\[25\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776099 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[1\]\[26\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[1\]\[26\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776099 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[1\]\[27\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[1\]\[27\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776099 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[1\]\[28\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[1\]\[28\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776099 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[1\]\[29\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[1\]\[29\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776100 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[1\]\[30\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[1\]\[30\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776100 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[1\]\[31\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[1\]\[31\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776100 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[0\]\[0\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[0\]\[0\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776100 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[0\]\[1\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[0\]\[1\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776100 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[0\]\[2\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[0\]\[2\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776100 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[0\]\[3\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[0\]\[3\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776100 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[0\]\[4\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[0\]\[4\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776100 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[0\]\[5\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[0\]\[5\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776101 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[0\]\[6\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[0\]\[6\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776101 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[0\]\[7\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[0\]\[7\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776101 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[0\]\[8\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[0\]\[8\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776101 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[0\]\[9\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[0\]\[9\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776101 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[0\]\[10\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[0\]\[10\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776101 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[0\]\[11\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[0\]\[11\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776101 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[0\]\[12\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[0\]\[12\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776101 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[0\]\[13\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[0\]\[13\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776101 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[0\]\[14\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[0\]\[14\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776102 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[0\]\[15\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[0\]\[15\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776102 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[0\]\[16\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[0\]\[16\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776102 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[0\]\[17\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[0\]\[17\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776102 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[0\]\[18\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[0\]\[18\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776102 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[0\]\[19\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[0\]\[19\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776102 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[0\]\[20\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[0\]\[20\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776102 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[0\]\[21\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[0\]\[21\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776102 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[0\]\[22\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[0\]\[22\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776103 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[0\]\[23\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[0\]\[23\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776103 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[0\]\[24\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[0\]\[24\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776103 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[0\]\[25\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[0\]\[25\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776103 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[0\]\[26\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[0\]\[26\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776103 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[0\]\[27\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[0\]\[27\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776103 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[0\]\[28\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[0\]\[28\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776103 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[0\]\[29\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[0\]\[29\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776103 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[0\]\[30\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[0\]\[30\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776104 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferReg1\[0\]\[31\] iodevice1.v(68) " "Inferred latch for \"BufferReg1\[0\]\[31\]\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776104 "|iodevice1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPIO1 iodevice1.v(68) " "Inferred latch for \"GPIO1\" at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776104 "|iodevice1"}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "GPIO1 iodevice1.v(102) " "Can't resolve multiple constant drivers for net \"GPIO1\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776173 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "iodevice1.v(68) " "Constant driver at iodevice1.v(68)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 68 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776173 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "BufferReg1\[0\]\[31\] iodevice1.v(102) " "Can't resolve multiple constant drivers for net \"BufferReg1\[0\]\[31\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776174 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "BufferReg1\[0\]\[30\] iodevice1.v(102) " "Can't resolve multiple constant drivers for net \"BufferReg1\[0\]\[30\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776174 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "BufferReg1\[0\]\[29\] iodevice1.v(102) " "Can't resolve multiple constant drivers for net \"BufferReg1\[0\]\[29\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776174 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "BufferReg1\[0\]\[28\] iodevice1.v(102) " "Can't resolve multiple constant drivers for net \"BufferReg1\[0\]\[28\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776174 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "BufferReg1\[0\]\[27\] iodevice1.v(102) " "Can't resolve multiple constant drivers for net \"BufferReg1\[0\]\[27\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776174 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "BufferReg1\[0\]\[26\] iodevice1.v(102) " "Can't resolve multiple constant drivers for net \"BufferReg1\[0\]\[26\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776174 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "BufferReg1\[0\]\[25\] iodevice1.v(102) " "Can't resolve multiple constant drivers for net \"BufferReg1\[0\]\[25\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776174 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "BufferReg1\[0\]\[24\] iodevice1.v(102) " "Can't resolve multiple constant drivers for net \"BufferReg1\[0\]\[24\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776174 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "BufferReg1\[0\]\[23\] iodevice1.v(102) " "Can't resolve multiple constant drivers for net \"BufferReg1\[0\]\[23\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776174 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "BufferReg1\[0\]\[22\] iodevice1.v(102) " "Can't resolve multiple constant drivers for net \"BufferReg1\[0\]\[22\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776174 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "BufferReg1\[0\]\[21\] iodevice1.v(102) " "Can't resolve multiple constant drivers for net \"BufferReg1\[0\]\[21\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776174 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "BufferReg1\[0\]\[20\] iodevice1.v(102) " "Can't resolve multiple constant drivers for net \"BufferReg1\[0\]\[20\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776174 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "BufferReg1\[0\]\[19\] iodevice1.v(102) " "Can't resolve multiple constant drivers for net \"BufferReg1\[0\]\[19\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776174 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "BufferReg1\[0\]\[18\] iodevice1.v(102) " "Can't resolve multiple constant drivers for net \"BufferReg1\[0\]\[18\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776174 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "BufferReg1\[0\]\[17\] iodevice1.v(102) " "Can't resolve multiple constant drivers for net \"BufferReg1\[0\]\[17\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776174 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "BufferReg1\[0\]\[16\] iodevice1.v(102) " "Can't resolve multiple constant drivers for net \"BufferReg1\[0\]\[16\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776174 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "BufferReg1\[0\]\[15\] iodevice1.v(102) " "Can't resolve multiple constant drivers for net \"BufferReg1\[0\]\[15\]\" at iodevice1.v(102)" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776174 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1681213776199 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/DMANNN/output_files/DMANNN.map.smsg " "Generated suppressed messages file C:/intelFPGA_lite/DMANNN/output_files/DMANNN.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776365 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 20 s 28 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 20 errors, 28 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4783 " "Peak virtual memory: 4783 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1681213776426 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Apr 11 14:49:36 2023 " "Processing ended: Tue Apr 11 14:49:36 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1681213776426 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1681213776426 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1681213776426 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213776426 ""}
