<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: dti_mode_ctrl_map</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | <a href="groups.html" ><b>groups</b></a> | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_dti_mode_ctrl_map'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_dti_mode_ctrl_map')">dti_mode_ctrl_map<img src="fx.gif" class="icon"></a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/dft_reg_26_jan/gemini_ddr3/design/ip/dti/libs/dti_tm16_phy/hdl/dti_mode_ctrl_map.sv')">/nfs_project/gemini/DV/nadeem/dv/dft_reg_26_jan/gemini_ddr3/design/ip/dti/libs/dti_tm16_phy/hdl/dti_mode_ctrl_map.sv</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod3072.html#inst_tag_231733"  onclick="showContent('inst_tag_231733')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dti_tm16_phy.dti_mode_ctrl_map<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_dti_mode_ctrl_map'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod3072.html" >dti_mode_ctrl_map<img src="fx.gif" class="icon"></a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="wht"><td class="lf">TOTAL</td><td></td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>205</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>312</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>443</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
204                     always_comb begin
205        <font color = "grey">excluded     </font>  case (1'b1)
206                         // LPDDR4 - 2x16
207                         reg_lpddr4_en &amp; reg_dual_chan_en: begin
208        <font color = "grey">excluded     </font>      WDATA_ACT_N   = 1'b1;                                               // Unused
209        <font color = "grey">excluded     </font>      WDATA_CA      = { 6'h00,                                            // Unused
210                                             DTI_CA_TMP[1][5:0],                               // Channel B
211                                             DTI_CA_TMP[0][5:0]                                // Channel A
212                                           };
213        <font color = "grey">excluded     </font>      WDATA_CKE     = DTI_CKE_TMP;                                        // 2 channels, 2 ranks
214        <font color = "grey">excluded     </font>      WDATA_CS      = DTI_CS_TMP;                                         // 2 channels, 2 ranks
215        <font color = "grey">excluded     </font>      WDATA_L_CA    = 0;                                                  // Unused
216        <font color = "grey">excluded     </font>      WDATA_ODT     = DTI_ODT_TMP;                                        // 2 channels
217        <font color = "grey">excluded     </font>      WDATA_RESET_N = DTI_RESET_N_TMP[0];                                 // Use 1 reset_n for both channels
218                         end
219                         // LPDDR4 - x16
220                         reg_lpddr4_en &amp; (~reg_dual_chan_en) &amp; (|DTI_DATA_BYTE_DISABLE): begin
221        <font color = "grey">excluded     </font>      WDATA_ACT_N   = 1'b1;                                               // Unused
222        <font color = "grey">excluded     </font>      WDATA_CA      = { 6'h00,                                            // Unused
223                                             6'h00,                                            // Unused
224                                             DTI_CA_TMP[0][5:0]                                // Channel A
225                                           };
226        <font color = "grey">excluded     </font>      WDATA_CKE     = {2'b00, DTI_CKE_TMP[0]};                            // Channe A ONLY, 2 ranks
227        <font color = "grey">excluded     </font>      WDATA_CS      = {2'b00, DTI_CS_TMP[0]};                             // Channe A ONLY, 2 ranks
228        <font color = "grey">excluded     </font>      WDATA_L_CA    = 0;                                                  // Unused
229        <font color = "grey">excluded     </font>      WDATA_ODT     = {1'b0, DTI_ODT_TMP[0]};                             // Channe A ONLY
230        <font color = "grey">excluded     </font>      WDATA_RESET_N = DTI_RESET_N_TMP[0];                                 // Use 1 reset_n
231                         end
232                         // LPDDR4 - x32 - Merge 2 channels into 1
233                         reg_lpddr4_en &amp; (~reg_dual_chan_en) &amp; (~|DTI_DATA_BYTE_DISABLE): begin
234        <font color = "grey">excluded     </font>      WDATA_ACT_N   = 1'b1;                                               // Unused
235        <font color = "grey">excluded     </font>      WDATA_CA      = { 6'h00,                                            // Unused
236                                             DTI_CA_TMP[0][5:0],                               // Channel A is coppied to Channel B
237                                             DTI_CA_TMP[0][5:0]                                // Channel A
238                                           };
239        <font color = "grey">excluded     </font>      WDATA_CKE     = {2{DTI_CKE_TMP[0]}};                                // Channel A is coppied to Channel B
240        <font color = "grey">excluded     </font>      WDATA_CS      = {2{DTI_CS_TMP[0]}};                                 // Channel A is coppied to Channel B
241        <font color = "grey">excluded     </font>      WDATA_L_CA    = 0;                                                  // Unused
242        <font color = "grey">excluded     </font>      WDATA_ODT     = {2{DTI_ODT_TMP[0]}};                                // Channel A is coppied to Channel B
243        <font color = "grey">excluded     </font>      WDATA_RESET_N = DTI_RESET_N_TMP[0];                                 // Use 1 reset_n for both channels
244                         end
245                         // LPDDR3 - x16 x32
246                         reg_lpddr3_en: begin
247        <font color = "grey">excluded     </font>      WDATA_ACT_N   = 1'b1;                                               // Unused
248        <font color = "grey">excluded     </font>      WDATA_CA      = { 8'h00,                                            // Unused
249                                             DTI_CA_TMP[0][9:0]                                // Channel A - CA_H
250                                           };
251        <font color = "grey">excluded     </font>      WDATA_CKE     = {2'b00, DTI_CKE_TMP[0]};                            // Channe A ONLY, 2 ranks
252        <font color = "grey">excluded     </font>      WDATA_CS      = {2'b00, DTI_CS_TMP[0]};                             // Channe A ONLY, 2 ranks
253        <font color = "grey">excluded     </font>      WDATA_L_CA    = DTI_CA_L_TMP[0];                                    // Channel A - CA_L
254        <font color = "grey">excluded     </font>      WDATA_ODT     = {1'b0, DTI_ODT_TMP[0]};                             // Channe A ONLY
255        <font color = "grey">excluded     </font>      WDATA_RESET_N = 1'b1;                                               // Unused
256                         end
257                         // DDR4 - x16 x32
258                         reg_ddr4_en: begin
259        <font color = "grey">excluded     </font>      WDATA_ACT_N   = DTI_ACT_N_TMP[0];                                   // Channel A ONLY, ACT_N
260        <font color = "grey">excluded     </font>      WDATA_CA      = DTI_CA_TMP[0][17:0];                                // Channel A ONLY, ADDRESS
261        <font color = "grey">excluded     </font>      WDATA_CKE     = { DTI_BA_TMP[0][3:2],                               // Channel A, Bank Group Address
262                                             DTI_CKE_TMP[0]                                    // Channel A ONLY, CKE 2 ranks
263                                           };
264        <font color = "grey">excluded     </font>      WDATA_CS      = { DTI_BA_TMP[0][1:0],                               // Channel A ONLY, Bank Address
265                                             DTI_CS_TMP[0]                                     // Channe A ONLY, CS 2 ranks
266                                           };
267        <font color = "grey">excluded     </font>      WDATA_L_CA    = 0;                                                  // Unused
268        <font color = "grey">excluded     </font>      WDATA_ODT     = {1'b0, DTI_ODT_TMP[0]};                             // Channe A ONLY
269        <font color = "grey">excluded     </font>      WDATA_RESET_N = DTI_RESET_N_TMP[0];                                 // Channe A ONLY
270                         end
271                         // DDR3 - x16 x32
272                         reg_ddr3_en: begin
273        <font color = "grey">excluded     </font>      WDATA_ACT_N   = DTI_CA_TMP[0][18];                                  // Channel A ONLY, RAS_N
274        <font color = "grey">excluded     </font>      WDATA_CA      = DTI_CA_TMP[0][17:0];                                // Channel A ONLY, CAS_N, WE_N, ADDRESS[15:0]
275        <font color = "grey">excluded     </font>      WDATA_CKE     = { 1'b0,                                             // Unused
276                                             DTI_BA_TMP[0][2],                                 // Channel A, Bank Address[2]
277                                             DTI_CKE_TMP[0]                                    // Channel A ONLY, CKE 2 ranks
278                                           };
279        <font color = "grey">excluded     </font>      WDATA_CS      = { DTI_BA_TMP[0][1:0],                               // Channel A ONLY, Bank Address[1:0]
280                                             DTI_CS_TMP[0]                                     // Channe A ONLY, CS 2 ranks
281                                           };
282        <font color = "grey">excluded     </font>      WDATA_L_CA    = 0;                                                  // Unused
283        <font color = "grey">excluded     </font>      WDATA_ODT     = {1'b0, DTI_ODT_TMP[0]};                             // Channe A ONLY
284        <font color = "grey">excluded     </font>      WDATA_RESET_N = DTI_RESET_N_TMP[0];                                 // Channe A ONLY
285                         end
286                         default: begin
287        <font color = "grey">excluded     </font>      WDATA_ACT_N   = 1'b1;
288        <font color = "grey">excluded     </font>      WDATA_CA      = 0;
289        <font color = "grey">excluded     </font>      WDATA_CKE     = 0;
290        <font color = "grey">excluded     </font>      WDATA_CS      = 0;
291        <font color = "grey">excluded     </font>      WDATA_L_CA    = 0;
292        <font color = "grey">excluded     </font>      WDATA_ODT     = 0;
293        <font color = "grey">excluded     </font>      WDATA_RESET_N = 1'b1;
294                         end
295                       endcase
296                     end
297                     
298                     //===================================================================================================
299                     // Command Delay
300                     //===================================================================================================
301                     assign DTI_CALVL_DLY_TMP  = DTI_CALVL_DLY_SYNC;
302                     assign DTI_CSLVL_DLY_TMP  = DTI_CSLVL_DLY_SYNC;
303                     assign CKE_DLY_TMP        = CKE_DLY_SYNC;
304                     assign ODT_DLY_TMP        = ODT_DLY_SYNC;
305                     assign RESET_N_DLY_TMP    = RESET_N_DLY_SYNC;
306                     assign ACTN_DLY_TMP       = ACTN_DLY_SYNC;
307                     assign BA_DLY_TMP         = BA_DLY_SYNC;
308                     assign {CLK1_DLY,
309                             CLK0_DLY }        = CLK_DLY_SYNC;
310                     
311                     always_comb begin
312        <font color = "grey">excluded     </font>  case (1'b1)
313                         // LPDDR4 - 2x16
314                         reg_lpddr4_en &amp; reg_dual_chan_en: begin
315        <font color = "grey">excluded     </font>      ACT_N_DLY     = 0;                                                  // Unused
316        <font color = "grey">excluded     </font>      CKE0_DLY      = CKE_DLY_TMP[0][0];                                  // Channel A, Rank 0
317        <font color = "grey">excluded     </font>      CKE1_DLY      = CKE_DLY_TMP[0][1];                                  // Channel A, Rank 1
318        <font color = "grey">excluded     </font>      CKE2_DLY      = CKE_DLY_TMP[1][0];                                  // Channel B, Rank 0
319        <font color = "grey">excluded     </font>      CKE3_DLY      = CKE_DLY_TMP[1][1];                                  // Channel B, Rank 1
320        <font color = "grey">excluded     </font>      DTI_CALVL_DLY = { 42'h0,                                            // Unused
321                                             DTI_CALVL_DLY_TMP[1][5:0],                        // Channel B
322                                             DTI_CALVL_DLY_TMP[0][5:0]                         // Channel A
323                                           };
324        <font color = "grey">excluded     </font>      DTI_CSLVL_DLY = DTI_CSLVL_DLY_TMP;                                  // 2 channels, 2 ranks
325        <font color = "grey">excluded     </font>      ODT0_DLY      = ODT_DLY_TMP[0];                                     // Channel A
326        <font color = "grey">excluded     </font>      ODT1_DLY      = ODT_DLY_TMP[1];                                     // Channel B
327        <font color = "grey">excluded     </font>      RESET_N_DLY   = RESET_N_DLY_TMP[0];                                 // Use 1 reset_n for both channels
328                         end
329                         // LPDDR4 - x16
330                         reg_lpddr4_en &amp; (~reg_dual_chan_en) &amp; (|DTI_DATA_BYTE_DISABLE): begin
331        <font color = "grey">excluded     </font>      ACT_N_DLY     = 0;                                                  // Unused
332        <font color = "grey">excluded     </font>      CKE0_DLY      = CKE_DLY_TMP[0][0];                                  // Channel A, Rank 0
333        <font color = "grey">excluded     </font>      CKE1_DLY      = CKE_DLY_TMP[0][1];                                  // Channel A, Rank 1
334        <font color = "grey">excluded     </font>      CKE2_DLY      = 0;                                                  // Unused
335        <font color = "grey">excluded     </font>      CKE3_DLY      = 0;                                                  // Unused
336        <font color = "grey">excluded     </font>      DTI_CALVL_DLY = { 42'h0,                                            // Unused
337                                             42'h0,                                            // Unused
338                                             DTI_CALVL_DLY_TMP[0][5:0]                         // Channel A
339                                           };
340        <font color = "grey">excluded     </font>      DTI_CSLVL_DLY = { 14'h0,                                            // Unused
341                                             DTI_CSLVL_DLY_TMP[0]                              // Channel A, 2 ranks
342                                           };
343        <font color = "grey">excluded     </font>      ODT0_DLY      = ODT_DLY_TMP[0];                                     // Channel A
344        <font color = "grey">excluded     </font>      ODT1_DLY      = 0;                                                  // Unused
345        <font color = "grey">excluded     </font>      RESET_N_DLY   = RESET_N_DLY_TMP[0];                                 // Use 1 reset_n
346                         end
347                         // LPDDR4 - x32 - Merge 2 channels into 1
348                         reg_lpddr4_en &amp; (~reg_dual_chan_en) &amp; (~|DTI_DATA_BYTE_DISABLE): begin
349        <font color = "grey">excluded     </font>      ACT_N_DLY     = 0;                                                  // Unused
350        <font color = "grey">excluded     </font>      CKE0_DLY      = CKE_DLY_TMP[0][0];                                  // Channel A, Rank 0
351        <font color = "grey">excluded     </font>      CKE1_DLY      = CKE_DLY_TMP[0][1];                                  // Channel A, Rank 1
352        <font color = "grey">excluded     </font>      CKE2_DLY      = CKE_DLY_TMP[1][0];                                  // Channel B, Rank 0
353        <font color = "grey">excluded     </font>      CKE3_DLY      = CKE_DLY_TMP[1][1];                                  // Channel B, Rank 1
354        <font color = "grey">excluded     </font>      DTI_CALVL_DLY = { 42'h0,                                            // Unused
355                                             DTI_CALVL_DLY_TMP[1][5:0],                        // Channel B
356                                             DTI_CALVL_DLY_TMP[0][5:0]                         // Channel A
357                                           };
358        <font color = "grey">excluded     </font>      DTI_CSLVL_DLY = DTI_CSLVL_DLY_TMP;                                  // 2 channels, 2 ranks
359        <font color = "grey">excluded     </font>      ODT0_DLY      = ODT_DLY_TMP[0];                                     // Channel A
360        <font color = "grey">excluded     </font>      ODT1_DLY      = ODT_DLY_TMP[1];                                     // Channel B
361        <font color = "grey">excluded     </font>      RESET_N_DLY   = RESET_N_DLY_TMP[0];                                 // Use 1 reset_n for both channels
362                         end
363                         // LPDDR3 - x16 x32
364                         reg_lpddr3_en: begin
365        <font color = "grey">excluded     </font>      ACT_N_DLY     = 0;                                                  // Unused
366        <font color = "grey">excluded     </font>      CKE0_DLY      = CKE_DLY_TMP[0][0];                                  // Channel A, Rank 0
367        <font color = "grey">excluded     </font>      CKE1_DLY      = CKE_DLY_TMP[0][1];                                  // Channel A, Rank 1
368        <font color = "grey">excluded     </font>      CKE2_DLY      = 0;                                                  // Unused
369        <font color = "grey">excluded     </font>      CKE3_DLY      = 0;                                                  // Unused
370        <font color = "grey">excluded     </font>      DTI_CALVL_DLY = { 56'h0,                                            // Unused
371                                             DTI_CALVL_DLY_TMP[0][9:0]                         // Channel A
372                                           };
373        <font color = "grey">excluded     </font>      DTI_CSLVL_DLY = { 14'h0,                                            // Unused
374                                             DTI_CSLVL_DLY_TMP[0]                              // Channel A, 2 ranks
375                                           };
376        <font color = "grey">excluded     </font>      ODT0_DLY      = ODT_DLY_TMP[0];                                     // Channel A
377        <font color = "grey">excluded     </font>      ODT1_DLY      = 0;                                                  // Unused
378        <font color = "grey">excluded     </font>      RESET_N_DLY   = 0;                                                  // Unused
379                         end
380                         // DDR4 - x16 x32
381                         reg_ddr4_en: begin
382        <font color = "grey">excluded     </font>      ACT_N_DLY     = ACTN_DLY_TMP[0];                                    // Channel A
383        <font color = "grey">excluded     </font>      CKE0_DLY      = CKE_DLY_TMP[0][0];                                  // Channel A, Rank 0
384        <font color = "grey">excluded     </font>      CKE1_DLY      = CKE_DLY_TMP[0][1];                                  // Channel A, Rank 1
385        <font color = "grey">excluded     </font>      CKE2_DLY      = BA_DLY_TMP[0][2];                                   // Channel A, Bank Address[2] (Bank Group [0])
386        <font color = "grey">excluded     </font>      CKE3_DLY      = BA_DLY_TMP[0][3];                                   // Channel A, Bank Address[3] (Bank Group [1])
387        <font color = "grey">excluded     </font>      DTI_CALVL_DLY = DTI_CALVL_DLY_TMP[0][17:0];                         // Channel A, Address
388        <font color = "grey">excluded     </font>      DTI_CSLVL_DLY = { BA_DLY_TMP[0][1:0],                               // Channel A, Bank Address[1:0]
389                                             DTI_CSLVL_DLY_TMP[0]                              // Channel A, 2 ranks
390                                           };
391        <font color = "grey">excluded     </font>      ODT0_DLY      = ODT_DLY_TMP[0];                                     // Channel A
392        <font color = "grey">excluded     </font>      ODT1_DLY      = 0;                                                  // Unused
393        <font color = "grey">excluded     </font>      RESET_N_DLY   = RESET_N_DLY_TMP[0];                                 // Channel A
394                         end
395                         // DDR3 - x16 x32
396                         reg_ddr3_en: begin
397        <font color = "grey">excluded     </font>      ACT_N_DLY     = DTI_CALVL_DLY_TMP[0][18];                           // Channel A, RAS_N
398        <font color = "grey">excluded     </font>      CKE0_DLY      = CKE_DLY_TMP[0][0];                                  // Channel A, Rank 0
399        <font color = "grey">excluded     </font>      CKE1_DLY      = CKE_DLY_TMP[0][1];                                  // Channel A, Rank 1
400        <font color = "grey">excluded     </font>      CKE2_DLY      = BA_DLY_TMP[0][2];                                   // Channel A, Bank Address[2]
401        <font color = "grey">excluded     </font>      CKE3_DLY      = 0;                                                  // Unused
402        <font color = "grey">excluded     </font>      DTI_CALVL_DLY = DTI_CALVL_DLY_TMP[0][17:0];                         // Channel A, CAS_N, WE_N, Address[15:0]
403        <font color = "grey">excluded     </font>      DTI_CSLVL_DLY = { BA_DLY_TMP[0][1:0],                               // Channel A, Bank Address[1:0]
404                                             DTI_CSLVL_DLY_TMP[0]                              // Channel A, 2 ranks
405                                           };
406        <font color = "grey">excluded     </font>      ODT0_DLY      = ODT_DLY_TMP[0];                                     // Channel A
407        <font color = "grey">excluded     </font>      ODT1_DLY      = 0;                                                  // Unused
408        <font color = "grey">excluded     </font>      RESET_N_DLY   = RESET_N_DLY_TMP[0];                                 // Channel A
409                         end
410                         default: begin
411        <font color = "grey">excluded     </font>      ACT_N_DLY     = 0;
412        <font color = "grey">excluded     </font>      CKE0_DLY      = 0;
413        <font color = "grey">excluded     </font>      CKE1_DLY      = 0;
414        <font color = "grey">excluded     </font>      CKE2_DLY      = 0;
415        <font color = "grey">excluded     </font>      CKE3_DLY      = 0;
416        <font color = "grey">excluded     </font>      DTI_CALVL_DLY = 0;
417        <font color = "grey">excluded     </font>      DTI_CSLVL_DLY = 0;
418        <font color = "grey">excluded     </font>      ODT0_DLY      = 0;
419        <font color = "grey">excluded     </font>      ODT1_DLY      = 0;
420        <font color = "grey">excluded     </font>      RESET_N_DLY   = 0;
421                         end
422                       endcase
423                     end
424                     
425                     //===================================================================================================
426                     // CSLVL STATUS
427                     //===================================================================================================
428                     // assign DTI_CSLVL_STATUS = DTI_CSLVL_STATUS_TMP;
429                     // assign DTI_CSLVL_STATUS_TMP[0][0] = CSLVL_STATUS[0];
430                     // assign DTI_CSLVL_STATUS_TMP[0][1] = CSLVL_STATUS[2];
431                     // assign DTI_CSLVL_STATUS_TMP[1][0] = CSLVL_STATUS[1];
432                     // assign DTI_CSLVL_STATUS_TMP[1][1] = CSLVL_STATUS[3];
433                     
434                     //===================================================================================================
435                     // CALVL STATUS/SET
436                     //===================================================================================================
437                     assign DTI_CALVL_STATUS_SYNC  = DTI_CALVL_STATUS_SYNC_TMP;
438                     
439                     assign DTI_R0_CALVL_SET_SYNC  = DTI_R0_CALVL_SET_SYNC_TMP;
440                     assign DTI_R1_CALVL_SET_SYNC  = DTI_R1_CALVL_SET_SYNC_TMP;
441                     
442                     always_comb begin
443        <font color = "grey">excluded     </font>  case (reg_lpddr4_en)
444                         1'b1: begin // LPDDR4
445        <font color = "grey">excluded     </font>      DTI_CALVL_STATUS_SYNC_TMP[0][11 :  0] = CALVL_STATUS[11 :  0];
446        <font color = "grey">excluded     </font>      DTI_CALVL_STATUS_SYNC_TMP[0][23 : 12] = 0;
447        <font color = "grey">excluded     </font>      DTI_CALVL_STATUS_SYNC_TMP[1][11 :  0] = CALVL_STATUS[23 : 12];
448        <font color = "grey">excluded     </font>      DTI_CALVL_STATUS_SYNC_TMP[1][23 : 12] = 0;
449                     
450        <font color = "grey">excluded     </font>      DTI_R0_CALVL_SET_SYNC_TMP[0][5  :  0] = R0_CALVL_SET[41 :  0];
451        <font color = "grey">excluded     </font>      DTI_R0_CALVL_SET_SYNC_TMP[0][11 :  6] = 0;
452        <font color = "grey">excluded     </font>      DTI_R0_CALVL_SET_SYNC_TMP[1][5  :  0] = R0_CALVL_SET[83 : 42];
453        <font color = "grey">excluded     </font>      DTI_R0_CALVL_SET_SYNC_TMP[1][11 :  6] = 0;
454                     
455        <font color = "grey">excluded     </font>      DTI_R1_CALVL_SET_SYNC_TMP[0][5  :  0] = R1_CALVL_SET[41 :  0];
456        <font color = "grey">excluded     </font>      DTI_R1_CALVL_SET_SYNC_TMP[0][11 :  6] = 0;
457        <font color = "grey">excluded     </font>      DTI_R1_CALVL_SET_SYNC_TMP[1][5  :  0] = R1_CALVL_SET[83 : 42];
458        <font color = "grey">excluded     </font>      DTI_R1_CALVL_SET_SYNC_TMP[1][11 :  6] = 0;
459                         end
460                         1'b0: begin // LPDDR3
461        <font color = "grey">excluded     </font>      DTI_CALVL_STATUS_SYNC_TMP[0][19 :  0] = CALVL_STATUS[19 :  0];
462        <font color = "grey">excluded     </font>      DTI_CALVL_STATUS_SYNC_TMP[0][23 : 20] = 0;
463        <font color = "grey">excluded     </font>      DTI_CALVL_STATUS_SYNC_TMP[1]          = 0;
464                     
465        <font color = "grey">excluded     </font>      DTI_R0_CALVL_SET_SYNC_TMP[0][9  :  0] = R0_CALVL_SET[69 :  0];
466        <font color = "grey">excluded     </font>      DTI_R0_CALVL_SET_SYNC_TMP[0][11 : 10] = 0;
467        <font color = "grey">excluded     </font>      DTI_R0_CALVL_SET_SYNC_TMP[1]          = 0;
468                     
469        <font color = "grey">excluded     </font>      DTI_R1_CALVL_SET_SYNC_TMP[0][9  :  0] = R1_CALVL_SET[69 :  0];
470        <font color = "grey">excluded     </font>      DTI_R1_CALVL_SET_SYNC_TMP[0][11 : 10] = 0;
471        <font color = "grey">excluded     </font>      DTI_R1_CALVL_SET_SYNC_TMP[1]          = 0;
472                         end
473                         default: begin
474        <font color = "grey">excluded     </font>      DTI_CALVL_STATUS_SYNC_TMP = 0;
475        <font color = "grey">excluded     </font>      DTI_R1_CALVL_SET_SYNC_TMP = 0;
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod3072.html" >dti_mode_ctrl_map<img src="fx.gif" class="icon"></a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="wht"><td class="lf">Conditions</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       203
 EXPRESSION (reg_lpddr4_en ? DTI_RANK_TMP : ({DRAM_CHAN_NUM {DTI_RANK_TMP[0]}}))
             ------1------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="wht"><td>0</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>1</td><td class="lf">Excluded</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod3072.html" >dti_mode_ctrl_map<img src="fx.gif" class="icon"></a><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>reg_lpddr4_en</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>INPUT</td>
</tr><tr>
<td>reg_lpddr3_en</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>INPUT</td>
</tr><tr>
<td>reg_ddr4_en</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>INPUT</td>
</tr><tr>
<td>reg_ddr3_en</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>INPUT</td>
</tr><tr>
<td>reg_dual_rank_en</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>INPUT</td>
</tr><tr>
<td>reg_dual_chan_en</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>INPUT</td>
</tr><tr>
<td>DTI_DATA_BYTE_DISABLE[3:0]</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>INPUT</td>
</tr><tr>
<td>DTI_RESET_N_INT[1:0]</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>INPUT</td>
</tr><tr>
<td>DTI_CKE_INT[3:0]</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>INPUT</td>
</tr><tr>
<td>DTI_CS_INT[3:0]</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>INPUT</td>
</tr><tr>
<td>DTI_CA_INT[37:0]</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>INPUT</td>
</tr><tr>
<td>DTI_CA_L_INT[19:0]</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>INPUT</td>
</tr><tr>
<td>DTI_BA_INT[7:0]</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>INPUT</td>
</tr><tr>
<td>DTI_ACT_N_INT[1:0]</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>INPUT</td>
</tr><tr>
<td>DTI_ODT_INT[1:0]</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>INPUT</td>
</tr><tr>
<td>DTI_RANK_INT[1:0]</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>INPUT</td>
</tr><tr>
<td>WDATA_ACT_N</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>OUTPUT</td>
</tr><tr>
<td>WDATA_CA[17:0]</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>OUTPUT</td>
</tr><tr>
<td>WDATA_CKE[3:0]</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>OUTPUT</td>
</tr><tr>
<td>WDATA_CS[3:0]</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>OUTPUT</td>
</tr><tr>
<td>WDATA_L_CA[9:0]</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>OUTPUT</td>
</tr><tr>
<td>WDATA_ODT[1:0]</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>OUTPUT</td>
</tr><tr>
<td>WDATA_RESET_N</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>OUTPUT</td>
</tr><tr>
<td>DTI_RANK_A</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>OUTPUT</td>
</tr><tr>
<td>DTI_RANK_B</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>OUTPUT</td>
</tr><tr>
<td>DTI_CALVL_DLY_SYNC[265:0]</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>INPUT</td>
</tr><tr>
<td>DTI_CSLVL_DLY_SYNC[27:0]</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>INPUT</td>
</tr><tr>
<td>CKE_DLY_SYNC[27:0]</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>INPUT</td>
</tr><tr>
<td>ODT_DLY_SYNC[13:0]</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>INPUT</td>
</tr><tr>
<td>RESET_N_DLY_SYNC[13:0]</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>INPUT</td>
</tr><tr>
<td>ACTN_DLY_SYNC[13:0]</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>INPUT</td>
</tr><tr>
<td>BA_DLY_SYNC[55:0]</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>INPUT</td>
</tr><tr>
<td>CLK_DLY_SYNC[11:0]</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>INPUT</td>
</tr><tr>
<td>ACT_N_DLY[6:0]</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>OUTPUT</td>
</tr><tr>
<td>CKE0_DLY[6:0]</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>OUTPUT</td>
</tr><tr>
<td>CKE1_DLY[6:0]</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>OUTPUT</td>
</tr><tr>
<td>CKE2_DLY[6:0]</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>OUTPUT</td>
</tr><tr>
<td>CKE3_DLY[6:0]</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>OUTPUT</td>
</tr><tr>
<td>DTI_CALVL_DLY[125:0]</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>OUTPUT</td>
</tr><tr>
<td>DTI_CSLVL_DLY[27:0]</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>OUTPUT</td>
</tr><tr>
<td>ODT0_DLY[6:0]</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>OUTPUT</td>
</tr><tr>
<td>ODT1_DLY[6:0]</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>OUTPUT</td>
</tr><tr>
<td>RESET_N_DLY[6:0]</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>OUTPUT</td>
</tr><tr>
<td>CLK0_DLY[5:0]</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>OUTPUT</td>
</tr><tr>
<td>CLK1_DLY[5:0]</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>OUTPUT</td>
</tr><tr>
<td>DTI_CALVL_LOAD_INT[1:0]</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>INPUT</td>
</tr><tr>
<td>DTI_CALVL_CAPTURE_INT[1:0]</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>INPUT</td>
</tr><tr>
<td>DTI_CMDDLY_LOAD_INT[1:0]</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>INPUT</td>
</tr><tr>
<td>DTI_CALVL_CAPTURE</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>OUTPUT</td>
</tr><tr>
<td>DTI_CALVL_LOAD</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>OUTPUT</td>
</tr><tr>
<td>DTI_CMDDLY_LOAD</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>OUTPUT</td>
</tr><tr>
<td>DTI_RN_CALVL_SYNC[1:0]</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>INPUT</td>
</tr><tr>
<td>RN_CALVL</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>OUTPUT</td>
</tr><tr>
<td>DTI_CALVL_RESULT</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>INPUT</td>
</tr><tr>
<td>DTI_CALVL_RESULT_B</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>INPUT</td>
</tr><tr>
<td>DTI_CALVL_RESULT_SYNC[1:0]</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>OUTPUT</td>
</tr><tr>
<td>DTI_CALVL_CTRL_EN_SYNC[1:0]</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>INPUT</td>
</tr><tr>
<td>DTI_CALVL_CTRL_EN</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>OUTPUT</td>
</tr><tr>
<td>CALVL_STATUS[23:0]</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>INPUT</td>
</tr><tr>
<td>DTI_CALVL_STATUS_SYNC[47:0]</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>OUTPUT</td>
</tr><tr>
<td>R0_CALVL_SET[83:0]</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>INPUT</td>
</tr><tr>
<td>R1_CALVL_SET[83:0]</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>INPUT</td>
</tr><tr>
<td>DTI_R0_CALVL_SET_SYNC[167:0]</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>OUTPUT</td>
</tr><tr>
<td>DTI_R1_CALVL_SET_SYNC[167:0]</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>OUTPUT</td>
</tr><tr>
<td>DTI_INIT_COMPLETE_CA_SYNC[1:0]</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>INPUT</td>
</tr><tr>
<td>DTI_INIT_COMPLETE_CA</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>OUTPUT</td>
</tr><tr>
<td>LP_EN_REG_PBCR_CTL_SYNC[1:0]</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>INPUT</td>
</tr><tr>
<td>LP_EN_CTL</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>OUTPUT</td>
</tr><tr>
<td>E_CMOS_CTL_SYNC[1:0]</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>INPUT</td>
</tr><tr>
<td>E_CMOS_CTL</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>OUTPUT</td>
</tr><tr>
<td>DRVSEL_CTL_SYNC[5:0]</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>INPUT</td>
</tr><tr>
<td>DRVSEL_CTL[2:0]</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>OUTPUT</td>
</tr><tr>
<td>BYPC_CTL_SYNC[15:0]</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>INPUT</td>
</tr><tr>
<td>BYP_CTL_SYNC[1:0]</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>INPUT</td>
</tr><tr>
<td>BYPC_CTL[7:0]</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>OUTPUT</td>
</tr><tr>
<td>BYP_CTL</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>OUTPUT</td>
</tr><tr>
<td>DLL_EN_CTL_SYNC[1:0]</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>INPUT</td>
</tr><tr>
<td>DLL_RESET_CTL_SYNC[1:0]</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>INPUT</td>
</tr><tr>
<td>DLL_UPDT_EN_CTL_SYNC[1:0]</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>INPUT</td>
</tr><tr>
<td>DLL_EN_CTL</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>OUTPUT</td>
</tr><tr>
<td>DLL_RESET_CTL</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>OUTPUT</td>
</tr><tr>
<td>DLL_UPDT_EN_CTL</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>OUTPUT</td>
</tr><tr>
<td>LIMIT_CTL_SYNC[9:0]</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>INPUT</td>
</tr><tr>
<td>LOCK_CTL_SYNC[1:0]</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>OUTPUT</td>
</tr><tr>
<td>OVFL_CTL_SYNC[1:0]</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>OUTPUT</td>
</tr><tr>
<td>UNFL_CTL_SYNC[1:0]</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>OUTPUT</td>
</tr><tr>
<td>LIMIT_CTL[4:0]</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>OUTPUT</td>
</tr><tr>
<td>LOCK_CTL</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>INPUT</td>
</tr><tr>
<td>OVFL_CTL</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>INPUT</td>
</tr><tr>
<td>UNFL_CTL</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>INPUT</td>
</tr><tr>
<td>DTI_VREF_EN_CTL_SYNC[1:0]</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>INPUT</td>
</tr><tr>
<td>DTI_VREF_SET_CTL_SYNC[11:0]</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>INPUT</td>
</tr><tr>
<td>DTI_VREF_EN_CTL</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>OUTPUT</td>
</tr><tr>
<td>DTI_VREF_SET_CTL[5:0]</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod3072.html" >dti_mode_ctrl_map<img src="fx.gif" class="icon"></a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="wht">
<td>Branches</td>
<td></td>
<td class="rt">0</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="wht">
<td>TERNARY</td>
<td class="rt">203</td>
<td class="rt">0</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="wht">
<td>CASE</td>
<td class="rt">205</td>
<td class="rt">0</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="wht">
<td>CASE</td>
<td class="rt">312</td>
<td class="rt">0</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="wht">
<td>CASE</td>
<td class="rt">443</td>
<td class="rt">0</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
203        assign {DTI_RANK_B, DTI_RANK_A}   = reg_lpddr4_en ? DTI_RANK_TMP  : {DRAM_CHAN_NUM{DTI_RANK_TMP[0]}};
                                                             <font color = "red">-1-</font>  
                                                             <font color = "grey">==> (Excluded)</font>  
                                                             <font color = "grey">==> (Excluded)</font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="wht">
<td align=center>1</td>
<td>Excluded</td>
</tr><tr class="wht">
<td align=center>0</td>
<td>Excluded</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
205          case (1'b1)
             <font color = "red">-1-</font>  
206            // LPDDR4 - 2x16
207            reg_lpddr4_en & reg_dual_chan_en: begin
208              WDATA_ACT_N   = 1'b1;                                               // Unused
           <font color = "grey">      ==> (Excluded)</font>
209              WDATA_CA      = { 6'h00,                                            // Unused
210                                DTI_CA_TMP[1][5:0],                               // Channel B
211                                DTI_CA_TMP[0][5:0]                                // Channel A
212                              };
213              WDATA_CKE     = DTI_CKE_TMP;                                        // 2 channels, 2 ranks
214              WDATA_CS      = DTI_CS_TMP;                                         // 2 channels, 2 ranks
215              WDATA_L_CA    = 0;                                                  // Unused
216              WDATA_ODT     = DTI_ODT_TMP;                                        // 2 channels
217              WDATA_RESET_N = DTI_RESET_N_TMP[0];                                 // Use 1 reset_n for both channels
218            end
219            // LPDDR4 - x16
220            reg_lpddr4_en & (~reg_dual_chan_en) & (|DTI_DATA_BYTE_DISABLE): begin
221              WDATA_ACT_N   = 1'b1;                                               // Unused
           <font color = "grey">      ==> (Excluded)</font>
222              WDATA_CA      = { 6'h00,                                            // Unused
223                                6'h00,                                            // Unused
224                                DTI_CA_TMP[0][5:0]                                // Channel A
225                              };
226              WDATA_CKE     = {2'b00, DTI_CKE_TMP[0]};                            // Channe A ONLY, 2 ranks
227              WDATA_CS      = {2'b00, DTI_CS_TMP[0]};                             // Channe A ONLY, 2 ranks
228              WDATA_L_CA    = 0;                                                  // Unused
229              WDATA_ODT     = {1'b0, DTI_ODT_TMP[0]};                             // Channe A ONLY
230              WDATA_RESET_N = DTI_RESET_N_TMP[0];                                 // Use 1 reset_n
231            end
232            // LPDDR4 - x32 - Merge 2 channels into 1
233            reg_lpddr4_en & (~reg_dual_chan_en) & (~|DTI_DATA_BYTE_DISABLE): begin
234              WDATA_ACT_N   = 1'b1;                                               // Unused
           <font color = "grey">      ==> (Excluded)</font>
235              WDATA_CA      = { 6'h00,                                            // Unused
236                                DTI_CA_TMP[0][5:0],                               // Channel A is coppied to Channel B
237                                DTI_CA_TMP[0][5:0]                                // Channel A
238                              };
239              WDATA_CKE     = {2{DTI_CKE_TMP[0]}};                                // Channel A is coppied to Channel B
240              WDATA_CS      = {2{DTI_CS_TMP[0]}};                                 // Channel A is coppied to Channel B
241              WDATA_L_CA    = 0;                                                  // Unused
242              WDATA_ODT     = {2{DTI_ODT_TMP[0]}};                                // Channel A is coppied to Channel B
243              WDATA_RESET_N = DTI_RESET_N_TMP[0];                                 // Use 1 reset_n for both channels
244            end
245            // LPDDR3 - x16 x32
246            reg_lpddr3_en: begin
247              WDATA_ACT_N   = 1'b1;                                               // Unused
           <font color = "grey">      ==> (Excluded)</font>
248              WDATA_CA      = { 8'h00,                                            // Unused
249                                DTI_CA_TMP[0][9:0]                                // Channel A - CA_H
250                              };
251              WDATA_CKE     = {2'b00, DTI_CKE_TMP[0]};                            // Channe A ONLY, 2 ranks
252              WDATA_CS      = {2'b00, DTI_CS_TMP[0]};                             // Channe A ONLY, 2 ranks
253              WDATA_L_CA    = DTI_CA_L_TMP[0];                                    // Channel A - CA_L
254              WDATA_ODT     = {1'b0, DTI_ODT_TMP[0]};                             // Channe A ONLY
255              WDATA_RESET_N = 1'b1;                                               // Unused
256            end
257            // DDR4 - x16 x32
258            reg_ddr4_en: begin
259              WDATA_ACT_N   = DTI_ACT_N_TMP[0];                                   // Channel A ONLY, ACT_N
           <font color = "grey">      ==> (Excluded)</font>
260              WDATA_CA      = DTI_CA_TMP[0][17:0];                                // Channel A ONLY, ADDRESS
261              WDATA_CKE     = { DTI_BA_TMP[0][3:2],                               // Channel A, Bank Group Address
262                                DTI_CKE_TMP[0]                                    // Channel A ONLY, CKE 2 ranks
263                              };
264              WDATA_CS      = { DTI_BA_TMP[0][1:0],                               // Channel A ONLY, Bank Address
265                                DTI_CS_TMP[0]                                     // Channe A ONLY, CS 2 ranks
266                              };
267              WDATA_L_CA    = 0;                                                  // Unused
268              WDATA_ODT     = {1'b0, DTI_ODT_TMP[0]};                             // Channe A ONLY
269              WDATA_RESET_N = DTI_RESET_N_TMP[0];                                 // Channe A ONLY
270            end
271            // DDR3 - x16 x32
272            reg_ddr3_en: begin
273              WDATA_ACT_N   = DTI_CA_TMP[0][18];                                  // Channel A ONLY, RAS_N
           <font color = "grey">      ==> (Excluded)</font>
274              WDATA_CA      = DTI_CA_TMP[0][17:0];                                // Channel A ONLY, CAS_N, WE_N, ADDRESS[15:0]
275              WDATA_CKE     = { 1'b0,                                             // Unused
276                                DTI_BA_TMP[0][2],                                 // Channel A, Bank Address[2]
277                                DTI_CKE_TMP[0]                                    // Channel A ONLY, CKE 2 ranks
278                              };
279              WDATA_CS      = { DTI_BA_TMP[0][1:0],                               // Channel A ONLY, Bank Address[1:0]
280                                DTI_CS_TMP[0]                                     // Channe A ONLY, CS 2 ranks
281                              };
282              WDATA_L_CA    = 0;                                                  // Unused
283              WDATA_ODT     = {1'b0, DTI_ODT_TMP[0]};                             // Channe A ONLY
284              WDATA_RESET_N = DTI_RESET_N_TMP[0];                                 // Channe A ONLY
285            end
286            default: begin
287              WDATA_ACT_N   = 1'b1;
           <font color = "grey">      ==> (Excluded)</font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="wht">
<td align=center>(reg_lpddr4_en & reg_dual_chan_en) </td>
<td>Excluded</td>
</tr><tr class="wht">
<td align=center>((reg_lpddr4_en & (~reg_dual_chan_en)) & (|DTI_DATA_BYTE_DISABLE)) </td>
<td>Excluded</td>
</tr><tr class="wht">
<td align=center>((reg_lpddr4_en & (~reg_dual_chan_en)) & (~|DTI_DATA_BYTE_DISABLE)) </td>
<td>Excluded</td>
</tr><tr class="wht">
<td align=center>reg_lpddr3_en </td>
<td>Excluded</td>
</tr><tr class="wht">
<td align=center>reg_ddr4_en </td>
<td>Excluded</td>
</tr><tr class="wht">
<td align=center>reg_ddr3_en </td>
<td>Excluded</td>
</tr><tr class="wht">
<td align=center>default</td>
<td>Excluded</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
312          case (1'b1)
             <font color = "red">-1-</font>  
313            // LPDDR4 - 2x16
314            reg_lpddr4_en & reg_dual_chan_en: begin
315              ACT_N_DLY     = 0;                                                  // Unused
           <font color = "grey">      ==> (Excluded)</font>
316              CKE0_DLY      = CKE_DLY_TMP[0][0];                                  // Channel A, Rank 0
317              CKE1_DLY      = CKE_DLY_TMP[0][1];                                  // Channel A, Rank 1
318              CKE2_DLY      = CKE_DLY_TMP[1][0];                                  // Channel B, Rank 0
319              CKE3_DLY      = CKE_DLY_TMP[1][1];                                  // Channel B, Rank 1
320              DTI_CALVL_DLY = { 42'h0,                                            // Unused
321                                DTI_CALVL_DLY_TMP[1][5:0],                        // Channel B
322                                DTI_CALVL_DLY_TMP[0][5:0]                         // Channel A
323                              };
324              DTI_CSLVL_DLY = DTI_CSLVL_DLY_TMP;                                  // 2 channels, 2 ranks
325              ODT0_DLY      = ODT_DLY_TMP[0];                                     // Channel A
326              ODT1_DLY      = ODT_DLY_TMP[1];                                     // Channel B
327              RESET_N_DLY   = RESET_N_DLY_TMP[0];                                 // Use 1 reset_n for both channels
328            end
329            // LPDDR4 - x16
330            reg_lpddr4_en & (~reg_dual_chan_en) & (|DTI_DATA_BYTE_DISABLE): begin
331              ACT_N_DLY     = 0;                                                  // Unused
           <font color = "grey">      ==> (Excluded)</font>
332              CKE0_DLY      = CKE_DLY_TMP[0][0];                                  // Channel A, Rank 0
333              CKE1_DLY      = CKE_DLY_TMP[0][1];                                  // Channel A, Rank 1
334              CKE2_DLY      = 0;                                                  // Unused
335              CKE3_DLY      = 0;                                                  // Unused
336              DTI_CALVL_DLY = { 42'h0,                                            // Unused
337                                42'h0,                                            // Unused
338                                DTI_CALVL_DLY_TMP[0][5:0]                         // Channel A
339                              };
340              DTI_CSLVL_DLY = { 14'h0,                                            // Unused
341                                DTI_CSLVL_DLY_TMP[0]                              // Channel A, 2 ranks
342                              };
343              ODT0_DLY      = ODT_DLY_TMP[0];                                     // Channel A
344              ODT1_DLY      = 0;                                                  // Unused
345              RESET_N_DLY   = RESET_N_DLY_TMP[0];                                 // Use 1 reset_n
346            end
347            // LPDDR4 - x32 - Merge 2 channels into 1
348            reg_lpddr4_en & (~reg_dual_chan_en) & (~|DTI_DATA_BYTE_DISABLE): begin
349              ACT_N_DLY     = 0;                                                  // Unused
           <font color = "grey">      ==> (Excluded)</font>
350              CKE0_DLY      = CKE_DLY_TMP[0][0];                                  // Channel A, Rank 0
351              CKE1_DLY      = CKE_DLY_TMP[0][1];                                  // Channel A, Rank 1
352              CKE2_DLY      = CKE_DLY_TMP[1][0];                                  // Channel B, Rank 0
353              CKE3_DLY      = CKE_DLY_TMP[1][1];                                  // Channel B, Rank 1
354              DTI_CALVL_DLY = { 42'h0,                                            // Unused
355                                DTI_CALVL_DLY_TMP[1][5:0],                        // Channel B
356                                DTI_CALVL_DLY_TMP[0][5:0]                         // Channel A
357                              };
358              DTI_CSLVL_DLY = DTI_CSLVL_DLY_TMP;                                  // 2 channels, 2 ranks
359              ODT0_DLY      = ODT_DLY_TMP[0];                                     // Channel A
360              ODT1_DLY      = ODT_DLY_TMP[1];                                     // Channel B
361              RESET_N_DLY   = RESET_N_DLY_TMP[0];                                 // Use 1 reset_n for both channels
362            end
363            // LPDDR3 - x16 x32
364            reg_lpddr3_en: begin
365              ACT_N_DLY     = 0;                                                  // Unused
           <font color = "grey">      ==> (Excluded)</font>
366              CKE0_DLY      = CKE_DLY_TMP[0][0];                                  // Channel A, Rank 0
367              CKE1_DLY      = CKE_DLY_TMP[0][1];                                  // Channel A, Rank 1
368              CKE2_DLY      = 0;                                                  // Unused
369              CKE3_DLY      = 0;                                                  // Unused
370              DTI_CALVL_DLY = { 56'h0,                                            // Unused
371                                DTI_CALVL_DLY_TMP[0][9:0]                         // Channel A
372                              };
373              DTI_CSLVL_DLY = { 14'h0,                                            // Unused
374                                DTI_CSLVL_DLY_TMP[0]                              // Channel A, 2 ranks
375                              };
376              ODT0_DLY      = ODT_DLY_TMP[0];                                     // Channel A
377              ODT1_DLY      = 0;                                                  // Unused
378              RESET_N_DLY   = 0;                                                  // Unused
379            end
380            // DDR4 - x16 x32
381            reg_ddr4_en: begin
382              ACT_N_DLY     = ACTN_DLY_TMP[0];                                    // Channel A
           <font color = "grey">      ==> (Excluded)</font>
383              CKE0_DLY      = CKE_DLY_TMP[0][0];                                  // Channel A, Rank 0
384              CKE1_DLY      = CKE_DLY_TMP[0][1];                                  // Channel A, Rank 1
385              CKE2_DLY      = BA_DLY_TMP[0][2];                                   // Channel A, Bank Address[2] (Bank Group [0])
386              CKE3_DLY      = BA_DLY_TMP[0][3];                                   // Channel A, Bank Address[3] (Bank Group [1])
387              DTI_CALVL_DLY = DTI_CALVL_DLY_TMP[0][17:0];                         // Channel A, Address
388              DTI_CSLVL_DLY = { BA_DLY_TMP[0][1:0],                               // Channel A, Bank Address[1:0]
389                                DTI_CSLVL_DLY_TMP[0]                              // Channel A, 2 ranks
390                              };
391              ODT0_DLY      = ODT_DLY_TMP[0];                                     // Channel A
392              ODT1_DLY      = 0;                                                  // Unused
393              RESET_N_DLY   = RESET_N_DLY_TMP[0];                                 // Channel A
394            end
395            // DDR3 - x16 x32
396            reg_ddr3_en: begin
397              ACT_N_DLY     = DTI_CALVL_DLY_TMP[0][18];                           // Channel A, RAS_N
           <font color = "grey">      ==> (Excluded)</font>
398              CKE0_DLY      = CKE_DLY_TMP[0][0];                                  // Channel A, Rank 0
399              CKE1_DLY      = CKE_DLY_TMP[0][1];                                  // Channel A, Rank 1
400              CKE2_DLY      = BA_DLY_TMP[0][2];                                   // Channel A, Bank Address[2]
401              CKE3_DLY      = 0;                                                  // Unused
402              DTI_CALVL_DLY = DTI_CALVL_DLY_TMP[0][17:0];                         // Channel A, CAS_N, WE_N, Address[15:0]
403              DTI_CSLVL_DLY = { BA_DLY_TMP[0][1:0],                               // Channel A, Bank Address[1:0]
404                                DTI_CSLVL_DLY_TMP[0]                              // Channel A, 2 ranks
405                              };
406              ODT0_DLY      = ODT_DLY_TMP[0];                                     // Channel A
407              ODT1_DLY      = 0;                                                  // Unused
408              RESET_N_DLY   = RESET_N_DLY_TMP[0];                                 // Channel A
409            end
410            default: begin
411              ACT_N_DLY     = 0;
           <font color = "grey">      ==> (Excluded)</font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="wht">
<td align=center>(reg_lpddr4_en & reg_dual_chan_en) </td>
<td>Excluded</td>
</tr><tr class="wht">
<td align=center>((reg_lpddr4_en & (~reg_dual_chan_en)) & (|DTI_DATA_BYTE_DISABLE)) </td>
<td>Excluded</td>
</tr><tr class="wht">
<td align=center>((reg_lpddr4_en & (~reg_dual_chan_en)) & (~|DTI_DATA_BYTE_DISABLE)) </td>
<td>Excluded</td>
</tr><tr class="wht">
<td align=center>reg_lpddr3_en </td>
<td>Excluded</td>
</tr><tr class="wht">
<td align=center>reg_ddr4_en </td>
<td>Excluded</td>
</tr><tr class="wht">
<td align=center>reg_ddr3_en </td>
<td>Excluded</td>
</tr><tr class="wht">
<td align=center>default</td>
<td>Excluded</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
443          case (reg_lpddr4_en)
             <font color = "red">-1-</font>  
444            1'b1: begin // LPDDR4
445              DTI_CALVL_STATUS_SYNC_TMP[0][11 :  0] = CALVL_STATUS[11 :  0];
           <font color = "grey">      ==> (Excluded)</font>
446              DTI_CALVL_STATUS_SYNC_TMP[0][23 : 12] = 0;
447              DTI_CALVL_STATUS_SYNC_TMP[1][11 :  0] = CALVL_STATUS[23 : 12];
448              DTI_CALVL_STATUS_SYNC_TMP[1][23 : 12] = 0;
449        
450              DTI_R0_CALVL_SET_SYNC_TMP[0][5  :  0] = R0_CALVL_SET[41 :  0];
451              DTI_R0_CALVL_SET_SYNC_TMP[0][11 :  6] = 0;
452              DTI_R0_CALVL_SET_SYNC_TMP[1][5  :  0] = R0_CALVL_SET[83 : 42];
453              DTI_R0_CALVL_SET_SYNC_TMP[1][11 :  6] = 0;
454        
455              DTI_R1_CALVL_SET_SYNC_TMP[0][5  :  0] = R1_CALVL_SET[41 :  0];
456              DTI_R1_CALVL_SET_SYNC_TMP[0][11 :  6] = 0;
457              DTI_R1_CALVL_SET_SYNC_TMP[1][5  :  0] = R1_CALVL_SET[83 : 42];
458              DTI_R1_CALVL_SET_SYNC_TMP[1][11 :  6] = 0;
459            end
460            1'b0: begin // LPDDR3
461              DTI_CALVL_STATUS_SYNC_TMP[0][19 :  0] = CALVL_STATUS[19 :  0];
           <font color = "grey">      ==> (Excluded)</font>
462              DTI_CALVL_STATUS_SYNC_TMP[0][23 : 20] = 0;
463              DTI_CALVL_STATUS_SYNC_TMP[1]          = 0;
464        
465              DTI_R0_CALVL_SET_SYNC_TMP[0][9  :  0] = R0_CALVL_SET[69 :  0];
466              DTI_R0_CALVL_SET_SYNC_TMP[0][11 : 10] = 0;
467              DTI_R0_CALVL_SET_SYNC_TMP[1]          = 0;
468        
469              DTI_R1_CALVL_SET_SYNC_TMP[0][9  :  0] = R1_CALVL_SET[69 :  0];
470              DTI_R1_CALVL_SET_SYNC_TMP[0][11 : 10] = 0;
471              DTI_R1_CALVL_SET_SYNC_TMP[1]          = 0;
472            end
473            default: begin
474              DTI_CALVL_STATUS_SYNC_TMP = 0;
           <font color = "grey">      ==> (Excluded)</font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="wht">
<td align=center>1'b1 </td>
<td>Excluded</td>
</tr><tr class="wht">
<td align=center>1'b0 </td>
<td>Excluded</td>
</tr><tr class="wht">
<td align=center>default</td>
<td>Excluded</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="tag_dti_mode_ctrl_map">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
