
*** Running vivado
    with args -log TOP.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source TOP.tcl



****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Fri Nov 22 08:28:10 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source TOP.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 495.668 ; gain = 197.699
Command: read_checkpoint -auto_incremental -incremental C:/Users/thars/Downloads/11_21_2024/FPGA-Bluetooth-Communication-main/SSC_Bluetooth/tharsan/tharsan.srcs/utils_1/imports/synth_1/Nexys4.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/thars/Downloads/11_21_2024/FPGA-Bluetooth-Communication-main/SSC_Bluetooth/tharsan/tharsan.srcs/utils_1/imports/synth_1/Nexys4.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top TOP -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Device 21-9227] Part: xc7a100tcsg324-1 does not have CEAM library.
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 13696
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1367.941 ; gain = 448.031
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'TOP' [C:/Users/thars/Downloads/11_21_2024/FPGA-Bluetooth-Communication-main/SSC_Bluetooth/tharsan/tharsan.srcs/sources_1/new/TOP.v:19]
INFO: [Synth 8-638] synthesizing module 'TempSensorCtl' [C:/Users/thars/Downloads/11_21_2024/FPGA-Bluetooth-Communication-main/SSC_Bluetooth/tharsan/tharsan.srcs/sources_1/imports/sources_1/imports/new/temp_sensor.vhd:23]
	Parameter CLOCKFREQ bound to: 100 - type: integer 
	Parameter CLOCKFREQ bound to: 100 - type: integer 
	Parameter ATTEMPT_SLAVE_UNBLOCK bound to: 1 - type: bool 
INFO: [Synth 8-3491] module 'TWICtl' declared at 'C:/Users/thars/Downloads/11_21_2024/FPGA-Bluetooth-Communication-main/SSC_Bluetooth/tharsan/tharsan.srcs/sources_1/imports/sources_1/imports/new/i2c.vhd:28' bound to instance 'Inst_TWICtl' of component 'TWICtl' [C:/Users/thars/Downloads/11_21_2024/FPGA-Bluetooth-Communication-main/SSC_Bluetooth/tharsan/tharsan.srcs/sources_1/imports/sources_1/imports/new/temp_sensor.vhd:128]
INFO: [Synth 8-638] synthesizing module 'TWICtl' [C:/Users/thars/Downloads/11_21_2024/FPGA-Bluetooth-Communication-main/SSC_Bluetooth/tharsan/tharsan.srcs/sources_1/imports/sources_1/imports/new/i2c.vhd:92]
	Parameter CLOCKFREQ bound to: 100 - type: integer 
	Parameter ATTEMPT_SLAVE_UNBLOCK bound to: 1 - type: bool 
INFO: [Synth 8-226] default block is never used [C:/Users/thars/Downloads/11_21_2024/FPGA-Bluetooth-Communication-main/SSC_Bluetooth/tharsan/tharsan.srcs/sources_1/imports/sources_1/imports/new/i2c.vhd:317]
INFO: [Synth 8-226] default block is never used [C:/Users/thars/Downloads/11_21_2024/FPGA-Bluetooth-Communication-main/SSC_Bluetooth/tharsan/tharsan.srcs/sources_1/imports/sources_1/imports/new/i2c.vhd:335]
INFO: [Synth 8-226] default block is never used [C:/Users/thars/Downloads/11_21_2024/FPGA-Bluetooth-Communication-main/SSC_Bluetooth/tharsan/tharsan.srcs/sources_1/imports/sources_1/imports/new/i2c.vhd:353]
INFO: [Synth 8-226] default block is never used [C:/Users/thars/Downloads/11_21_2024/FPGA-Bluetooth-Communication-main/SSC_Bluetooth/tharsan/tharsan.srcs/sources_1/imports/sources_1/imports/new/i2c.vhd:371]
INFO: [Synth 8-226] default block is never used [C:/Users/thars/Downloads/11_21_2024/FPGA-Bluetooth-Communication-main/SSC_Bluetooth/tharsan/tharsan.srcs/sources_1/imports/sources_1/imports/new/i2c.vhd:389]
INFO: [Synth 8-226] default block is never used [C:/Users/thars/Downloads/11_21_2024/FPGA-Bluetooth-Communication-main/SSC_Bluetooth/tharsan/tharsan.srcs/sources_1/imports/sources_1/imports/new/i2c.vhd:407]
WARNING: [Synth 8-614] signal 'timeOutCnt' is read in the process but is not in the sensitivity list [C:/Users/thars/Downloads/11_21_2024/FPGA-Bluetooth-Communication-main/SSC_Bluetooth/tharsan/tharsan.srcs/sources_1/imports/sources_1/imports/new/i2c.vhd:460]
INFO: [Synth 8-256] done synthesizing module 'TWICtl' (0#1) [C:/Users/thars/Downloads/11_21_2024/FPGA-Bluetooth-Communication-main/SSC_Bluetooth/tharsan/tharsan.srcs/sources_1/imports/sources_1/imports/new/i2c.vhd:92]
INFO: [Synth 8-226] default block is never used [C:/Users/thars/Downloads/11_21_2024/FPGA-Bluetooth-Communication-main/SSC_Bluetooth/tharsan/tharsan.srcs/sources_1/imports/sources_1/imports/new/temp_sensor.vhd:293]
WARNING: [Synth 8-614] signal 'initA' is read in the process but is not in the sensitivity list [C:/Users/thars/Downloads/11_21_2024/FPGA-Bluetooth-Communication-main/SSC_Bluetooth/tharsan/tharsan.srcs/sources_1/imports/sources_1/imports/new/temp_sensor.vhd:288]
INFO: [Synth 8-256] done synthesizing module 'TempSensorCtl' (0#1) [C:/Users/thars/Downloads/11_21_2024/FPGA-Bluetooth-Communication-main/SSC_Bluetooth/tharsan/tharsan.srcs/sources_1/imports/sources_1/imports/new/temp_sensor.vhd:23]
INFO: [Synth 8-638] synthesizing module 'HexToDecimalConverter' [C:/Users/thars/Downloads/11_21_2024/FPGA-Bluetooth-Communication-main/SSC_Bluetooth/tharsan/tharsan.srcs/sources_1/imports/sources_1/new/HexToDecimalConverter.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'HexToDecimalConverter' (0#1) [C:/Users/thars/Downloads/11_21_2024/FPGA-Bluetooth-Communication-main/SSC_Bluetooth/tharsan/tharsan.srcs/sources_1/imports/sources_1/new/HexToDecimalConverter.vhd:23]
INFO: [Synth 8-638] synthesizing module 'displ7seg' [C:/Users/thars/Downloads/11_21_2024/FPGA-Bluetooth-Communication-main/SSC_Bluetooth/tharsan/tharsan.srcs/sources_1/imports/sources_1/imports/sources_1/imports/Nexys4/displ7seg.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'displ7seg' (0#1) [C:/Users/thars/Downloads/11_21_2024/FPGA-Bluetooth-Communication-main/SSC_Bluetooth/tharsan/tharsan.srcs/sources_1/imports/sources_1/imports/sources_1/imports/Nexys4/displ7seg.vhd:15]
INFO: [Synth 8-638] synthesizing module 'mpg' [C:/Users/thars/Downloads/11_21_2024/FPGA-Bluetooth-Communication-main/SSC_Bluetooth/tharsan/tharsan.srcs/sources_1/imports/sources_1/imports/Nexys4/mpg.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'mpg' (0#1) [C:/Users/thars/Downloads/11_21_2024/FPGA-Bluetooth-Communication-main/SSC_Bluetooth/tharsan/tharsan.srcs/sources_1/imports/sources_1/imports/Nexys4/mpg.vhd:25]
INFO: [Synth 8-638] synthesizing module 'UART_tx' [C:/Users/thars/Downloads/11_21_2024/FPGA-Bluetooth-Communication-main/SSC_Bluetooth/tharsan/tharsan.srcs/sources_1/imports/sources_1/imports/new/UART_tx.vhd:30]
	Parameter g_CLKS_PER_BIT bound to: 10416 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'UART_tx' (0#1) [C:/Users/thars/Downloads/11_21_2024/FPGA-Bluetooth-Communication-main/SSC_Bluetooth/tharsan/tharsan.srcs/sources_1/imports/sources_1/imports/new/UART_tx.vhd:30]
INFO: [Synth 8-638] synthesizing module 'DecToAsciiConverter' [C:/Users/thars/Downloads/11_21_2024/FPGA-Bluetooth-Communication-main/SSC_Bluetooth/tharsan/tharsan.srcs/sources_1/imports/sources_1/imports/new/DecToAsciiConverter.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'DecToAsciiConverter' (0#1) [C:/Users/thars/Downloads/11_21_2024/FPGA-Bluetooth-Communication-main/SSC_Bluetooth/tharsan/tharsan.srcs/sources_1/imports/sources_1/imports/new/DecToAsciiConverter.vhd:22]
INFO: [Synth 8-638] synthesizing module 'FrequencyDivider' [C:/Users/thars/Downloads/11_21_2024/FPGA-Bluetooth-Communication-main/SSC_Bluetooth/tharsan/tharsan.srcs/sources_1/imports/sources_1/imports/new/FrequencyDivider.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'FrequencyDivider' (0#1) [C:/Users/thars/Downloads/11_21_2024/FPGA-Bluetooth-Communication-main/SSC_Bluetooth/tharsan/tharsan.srcs/sources_1/imports/sources_1/imports/new/FrequencyDivider.vhd:22]
INFO: [Synth 8-638] synthesizing module 'TemperatureBroadcast' [C:/Users/thars/Downloads/11_21_2024/FPGA-Bluetooth-Communication-main/SSC_Bluetooth/tharsan/tharsan.srcs/sources_1/imports/sources_1/imports/new/TemperatureBroadcast.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'TemperatureBroadcast' (0#1) [C:/Users/thars/Downloads/11_21_2024/FPGA-Bluetooth-Communication-main/SSC_Bluetooth/tharsan/tharsan.srcs/sources_1/imports/sources_1/imports/new/TemperatureBroadcast.vhd:22]
INFO: [Synth 8-638] synthesizing module 'UCC' [C:/Users/thars/Downloads/11_21_2024/FPGA-Bluetooth-Communication-main/SSC_Bluetooth/tharsan/tharsan.srcs/sources_1/imports/sources_1/imports/new/UCC.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'UCC' (0#1) [C:/Users/thars/Downloads/11_21_2024/FPGA-Bluetooth-Communication-main/SSC_Bluetooth/tharsan/tharsan.srcs/sources_1/imports/sources_1/imports/new/UCC.vhd:34]
INFO: [Synth 8-6157] synthesizing module 'motor_controller' [C:/Users/thars/Downloads/11_21_2024/FPGA-Bluetooth-Communication-main/SSC_Bluetooth/tharsan/tharsan.srcs/sources_1/imports/sources_1/new/motor_controller.v:3]
INFO: [Synth 8-638] synthesizing module 'UART_RX_NEW' [C:/Users/thars/Downloads/11_21_2024/FPGA-Bluetooth-Communication-main/SSC_Bluetooth/tharsan/tharsan.srcs/sources_1/imports/new/UART_RX_NEW.vhd:26]
	Parameter g_CLKS_PER_BIT bound to: 10416 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'UART_RX_NEW' (0#1) [C:/Users/thars/Downloads/11_21_2024/FPGA-Bluetooth-Communication-main/SSC_Bluetooth/tharsan/tharsan.srcs/sources_1/imports/new/UART_RX_NEW.vhd:26]
INFO: [Synth 8-6157] synthesizing module 'drive_clock' [C:/Users/thars/Downloads/11_21_2024/FPGA-Bluetooth-Communication-main/SSC_Bluetooth/tharsan/tharsan.srcs/sources_1/imports/sources_1/new/motor_controller.v:81]
INFO: [Synth 8-6155] done synthesizing module 'drive_clock' (0#1) [C:/Users/thars/Downloads/11_21_2024/FPGA-Bluetooth-Communication-main/SSC_Bluetooth/tharsan/tharsan.srcs/sources_1/imports/sources_1/new/motor_controller.v:81]
INFO: [Synth 8-6157] synthesizing module 'protection_module' [C:/Users/thars/Downloads/11_21_2024/FPGA-Bluetooth-Communication-main/SSC_Bluetooth/tharsan/tharsan.srcs/sources_1/imports/new/protection_module.v:3]
INFO: [Synth 8-6155] done synthesizing module 'protection_module' (0#1) [C:/Users/thars/Downloads/11_21_2024/FPGA-Bluetooth-Communication-main/SSC_Bluetooth/tharsan/tharsan.srcs/sources_1/imports/new/protection_module.v:3]
INFO: [Synth 8-6157] synthesizing module 'status_indicator' [C:/Users/thars/Downloads/11_21_2024/FPGA-Bluetooth-Communication-main/SSC_Bluetooth/tharsan/tharsan.srcs/sources_1/imports/new/status_indicator.v:3]
INFO: [Synth 8-6155] done synthesizing module 'status_indicator' (0#1) [C:/Users/thars/Downloads/11_21_2024/FPGA-Bluetooth-Communication-main/SSC_Bluetooth/tharsan/tharsan.srcs/sources_1/imports/new/status_indicator.v:3]
INFO: [Synth 8-6155] done synthesizing module 'motor_controller' (0#1) [C:/Users/thars/Downloads/11_21_2024/FPGA-Bluetooth-Communication-main/SSC_Bluetooth/tharsan/tharsan.srcs/sources_1/imports/sources_1/new/motor_controller.v:3]
INFO: [Synth 8-6155] done synthesizing module 'TOP' (0#1) [C:/Users/thars/Downloads/11_21_2024/FPGA-Bluetooth-Communication-main/SSC_Bluetooth/tharsan/tharsan.srcs/sources_1/new/TOP.v:19]
WARNING: [Synth 8-6014] Unused sequential element errTypeR_reg was removed.  [C:/Users/thars/Downloads/11_21_2024/FPGA-Bluetooth-Communication-main/SSC_Bluetooth/tharsan/tharsan.srcs/sources_1/imports/sources_1/imports/new/i2c.vhd:295]
WARNING: [Synth 8-3936] Found unconnected internal register 'sync_scl_reg' and it is trimmed from '3' to '2' bits. [C:/Users/thars/Downloads/11_21_2024/FPGA-Bluetooth-Communication-main/SSC_Bluetooth/tharsan/tharsan.srcs/sources_1/imports/sources_1/imports/new/i2c.vhd:132]
WARNING: [Synth 8-3848] Net ERRTYPE_O in module/entity TWICtl does not have driver. [C:/Users/thars/Downloads/11_21_2024/FPGA-Bluetooth-Communication-main/SSC_Bluetooth/tharsan/tharsan.srcs/sources_1/imports/sources_1/imports/new/i2c.vhd:81]
WARNING: [Synth 8-3848] Net green_LED in module/entity motor_controller does not have driver. [C:/Users/thars/Downloads/11_21_2024/FPGA-Bluetooth-Communication-main/SSC_Bluetooth/tharsan/tharsan.srcs/sources_1/imports/sources_1/new/motor_controller.v:7]
WARNING: [Synth 8-3848] Net red_LED in module/entity motor_controller does not have driver. [C:/Users/thars/Downloads/11_21_2024/FPGA-Bluetooth-Communication-main/SSC_Bluetooth/tharsan/tharsan.srcs/sources_1/imports/sources_1/new/motor_controller.v:7]
WARNING: [Synth 8-3917] design TOP has port led[15] driven by constant 0
WARNING: [Synth 8-3917] design TOP has port led[14] driven by constant 0
WARNING: [Synth 8-3917] design TOP has port led[13] driven by constant 0
WARNING: [Synth 8-3917] design TOP has port led[12] driven by constant 0
WARNING: [Synth 8-3917] design TOP has port led[11] driven by constant 0
WARNING: [Synth 8-3917] design TOP has port led[10] driven by constant 0
WARNING: [Synth 8-3917] design TOP has port led[9] driven by constant 0
WARNING: [Synth 8-3917] design TOP has port led[8] driven by constant 0
WARNING: [Synth 8-7129] Port panic_display in module drive_clock is either unconnected or has no load
WARNING: [Synth 8-7129] Port green_LED in module motor_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port red_LED in module motor_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port ERRTYPE_O in module TWICtl is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn[4] in module TOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn[3] in module TOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[15] in module TOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[14] in module TOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[13] in module TOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[12] in module TOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[11] in module TOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[10] in module TOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[9] in module TOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[8] in module TOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[7] in module TOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[6] in module TOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[5] in module TOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[4] in module TOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[3] in module TOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[2] in module TOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[1] in module TOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[0] in module TOP is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1487.488 ; gain = 567.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1487.488 ; gain = 567.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1487.488 ; gain = 567.578
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1487.488 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/thars/Downloads/11_21_2024/FPGA-Bluetooth-Communication-main/SSC_Bluetooth/tharsan/tharsan.srcs/constrs_1/imports/Nexys4/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [C:/Users/thars/Downloads/11_21_2024/FPGA-Bluetooth-Communication-main/SSC_Bluetooth/tharsan/tharsan.srcs/constrs_1/imports/Nexys4/Nexys4DDR_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/thars/Downloads/11_21_2024/FPGA-Bluetooth-Communication-main/SSC_Bluetooth/tharsan/tharsan.srcs/constrs_1/imports/Nexys4/Nexys4DDR_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TOP_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TOP_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1528.996 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1528.996 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 1528.996 ; gain = 609.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 1528.996 ; gain = 609.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 1528.996 ; gain = 609.086
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'TWICtl'
INFO: [Synth 8-802] inferred FSM for state register 'r_SM_Main_reg' in module 'UART_tx'
INFO: [Synth 8-802] inferred FSM for state register 'stare_cur_reg' in module 'UCC'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  stidle |                             0001 |                             0000
                 ststart |                             1100 |                             0001
                 stwrite |                             0000 |                             0011
                  stsack |                             0010 |                             0110
                  stread |                             0110 |                             0010
            stmnackstart |                             0111 |                             1001
                  stmack |                             0101 |                             0111
             stmnackstop |                             0100 |                             1000
                  ststop |                             0011 |                             0101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'gray' in module 'TWICtl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  s_idle |                              000 |                              000
          s_tx_start_bit |                              001 |                              001
          s_tx_data_bits |                              010 |                              010
           s_tx_stop_bit |                              011 |                              011
               s_cleanup |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_SM_Main_reg' using encoding 'sequential' in module 'UART_tx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 inceput |                        000000001 |                             0000
          incarcare_date |                        000000010 |                             0001
                  octet1 |                        000000100 |                             0010
             transmisie1 |                        000001000 |                             0011
                  octet2 |                        000010000 |                             0100
             transmisie2 |                        000100000 |                             0101
                  octet3 |                        001000000 |                             0110
             transmisie3 |                        010000000 |                             0111
                  iSTATE |                        100000000 |                             1000
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'stare_cur_reg' using encoding 'one-hot' in module 'UCC'
WARNING: [Synth 8-327] inferring latch for variable 'date_iesire_reg' [C:/Users/thars/Downloads/11_21_2024/FPGA-Bluetooth-Communication-main/SSC_Bluetooth/tharsan/tharsan.srcs/sources_1/imports/sources_1/imports/new/UCC.vhd:65]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 1528.996 ; gain = 609.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   2 Input   14 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 3     
	   2 Input    4 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 3     
	   2 Input    2 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               14 Bit    Registers := 1     
	                8 Bit    Registers := 7     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 6     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 24    
+---Muxes : 
	   2 Input   26 Bit        Muxes := 1     
	   2 Input   24 Bit        Muxes := 1     
	   4 Input   17 Bit        Muxes := 1     
	   6 Input   14 Bit        Muxes := 1     
	   9 Input    9 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 4     
	   2 Input    8 Bit        Muxes := 5     
	   8 Input    8 Bit        Muxes := 2     
	   9 Input    8 Bit        Muxes := 2     
	   6 Input    8 Bit        Muxes := 1     
	   9 Input    4 Bit        Muxes := 1     
	  27 Input    4 Bit        Muxes := 1     
	   8 Input    3 Bit        Muxes := 1     
	   4 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 12    
	   5 Input    3 Bit        Muxes := 1     
	   3 Input    2 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 36    
	   4 Input    1 Bit        Muxes := 23    
	   8 Input    1 Bit        Muxes := 7     
	   3 Input    1 Bit        Muxes := 4     
	   9 Input    1 Bit        Muxes := 2     
	   5 Input    1 Bit        Muxes := 10    
	   6 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP realValue0, operation Mode is: A*(B:0x271).
DSP Report: operator realValue0 is absorbed into DSP realValue0.
WARNING: [Synth 8-3917] design TOP has port led[15] driven by constant 0
WARNING: [Synth 8-3917] design TOP has port led[14] driven by constant 0
WARNING: [Synth 8-3917] design TOP has port led[13] driven by constant 0
WARNING: [Synth 8-3917] design TOP has port led[12] driven by constant 0
WARNING: [Synth 8-3917] design TOP has port led[11] driven by constant 0
WARNING: [Synth 8-3917] design TOP has port led[10] driven by constant 0
WARNING: [Synth 8-3917] design TOP has port led[9] driven by constant 0
WARNING: [Synth 8-3917] design TOP has port led[8] driven by constant 0
WARNING: [Synth 8-7129] Port green_LED in module motor_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port red_LED in module motor_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn[4] in module TOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn[3] in module TOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[15] in module TOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[14] in module TOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[13] in module TOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[12] in module TOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[11] in module TOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[10] in module TOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[9] in module TOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[8] in module TOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[7] in module TOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[6] in module TOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[5] in module TOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[4] in module TOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[3] in module TOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[2] in module TOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[1] in module TOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[0] in module TOP is either unconnected or has no load
WARNING: [Synth 8-3332] Sequential element (unitate_cc/FSM_onehot_stare_cur_reg[8]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (unitate_cc/date_iesire_reg[6]) is unused and will be removed from module TOP.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 1528.996 ; gain = 609.086
---------------------------------------------------------------------------------
 Sort Area is  realValue0_0 : 0 0 : 460 460 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|TOP         | A*(B:0x271) | 13     | 10     | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:36 ; elapsed = 00:00:40 . Memory (MB): peak = 1528.996 ; gain = 609.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:41 ; elapsed = 00:00:45 . Memory (MB): peak = 1634.809 ; gain = 714.898
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:42 ; elapsed = 00:00:46 . Memory (MB): peak = 1644.883 ; gain = 724.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:47 ; elapsed = 00:00:52 . Memory (MB): peak = 1644.883 ; gain = 724.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:47 ; elapsed = 00:00:52 . Memory (MB): peak = 1644.883 ; gain = 724.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:47 ; elapsed = 00:00:52 . Memory (MB): peak = 1644.883 ; gain = 724.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:47 ; elapsed = 00:00:52 . Memory (MB): peak = 1644.883 ; gain = 724.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:47 ; elapsed = 00:00:52 . Memory (MB): peak = 1644.883 ; gain = 724.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:47 ; elapsed = 00:00:52 . Memory (MB): peak = 1644.883 ; gain = 724.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|TOP         | A'*B        | 13     | 10     | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     1|
|2     |CARRY4  |   107|
|3     |DSP48E1 |     1|
|4     |LUT1    |    64|
|5     |LUT2    |   127|
|6     |LUT3    |   139|
|7     |LUT4    |   117|
|8     |LUT5    |    88|
|9     |LUT6    |   208|
|10    |FDCE    |     7|
|11    |FDPE    |     1|
|12    |FDRE    |   266|
|13    |FDSE    |    26|
|14    |LD      |     5|
|15    |IBUF    |     6|
|16    |IOBUF   |     2|
|17    |OBUF    |    41|
|18    |OBUFT   |     2|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:47 ; elapsed = 00:00:52 . Memory (MB): peak = 1644.883 ; gain = 724.973
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 32 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:39 ; elapsed = 00:00:50 . Memory (MB): peak = 1644.883 ; gain = 683.465
Synthesis Optimization Complete : Time (s): cpu = 00:00:48 ; elapsed = 00:00:52 . Memory (MB): peak = 1644.883 ; gain = 724.973
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1644.883 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 115 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1644.883 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 7 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances
  LD => LDCE: 5 instances

Synth Design complete | Checksum: 19d57b54
INFO: [Common 17-83] Releasing license: Synthesis
68 Infos, 69 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:53 ; elapsed = 00:01:02 . Memory (MB): peak = 1644.883 ; gain = 1144.590
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1644.883 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/thars/Downloads/11_21_2024/FPGA-Bluetooth-Communication-main/SSC_Bluetooth/tharsan/tharsan.runs/synth_1/TOP.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file TOP_utilization_synth.rpt -pb TOP_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Nov 22 08:29:25 2024...
