{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 22 17:19:11 2018 " "Info: Processing started: Tue May 22 17:19:11 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off S1 -c S1 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off S1 -c S1 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "STOR0 S3 13.831 ns Longest " "Info: Longest tpd from source pin \"STOR0\" to destination pin \"S3\" is 13.831 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.893 ns) 0.893 ns STOR0 1 PIN PIN_74 1 " "Info: 1: + IC(0.000 ns) + CELL(0.893 ns) = 0.893 ns; Loc. = PIN_74; Fanout = 1; PIN Node = 'STOR0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { STOR0 } "NODE_NAME" } } { "S1.bdf" "" { Schematic "D:/Monday/Project/HardWiring/Controller/S1/S1.bdf" { { 416 24 192 432 "STOR0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.290 ns) + CELL(0.322 ns) 7.505 ns inst12~97 2 COMB LCCOMB_X33_Y12_N6 2 " "Info: 2: + IC(6.290 ns) + CELL(0.322 ns) = 7.505 ns; Loc. = LCCOMB_X33_Y12_N6; Fanout = 2; COMB Node = 'inst12~97'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.612 ns" { STOR0 inst12~97 } "NODE_NAME" } } { "S1.bdf" "" { Schematic "D:/Monday/Project/HardWiring/Controller/S1/S1.bdf" { { 360 384 448 504 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.327 ns) + CELL(0.507 ns) 8.339 ns inst12~99 3 COMB LCCOMB_X33_Y12_N20 1 " "Info: 3: + IC(0.327 ns) + CELL(0.507 ns) = 8.339 ns; Loc. = LCCOMB_X33_Y12_N20; Fanout = 1; COMB Node = 'inst12~99'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.834 ns" { inst12~97 inst12~99 } "NODE_NAME" } } { "S1.bdf" "" { Schematic "D:/Monday/Project/HardWiring/Controller/S1/S1.bdf" { { 360 384 448 504 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.319 ns) + CELL(0.545 ns) 9.203 ns inst8 4 COMB LCCOMB_X33_Y12_N10 1 " "Info: 4: + IC(0.319 ns) + CELL(0.545 ns) = 9.203 ns; Loc. = LCCOMB_X33_Y12_N10; Fanout = 1; COMB Node = 'inst8'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.864 ns" { inst12~99 inst8 } "NODE_NAME" } } { "S1.bdf" "" { Schematic "D:/Monday/Project/HardWiring/Controller/S1/S1.bdf" { { 152 384 448 360 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.323 ns) + CELL(0.545 ns) 10.071 ns inst~90 5 COMB LCCOMB_X33_Y12_N22 1 " "Info: 5: + IC(0.323 ns) + CELL(0.545 ns) = 10.071 ns; Loc. = LCCOMB_X33_Y12_N22; Fanout = 1; COMB Node = 'inst~90'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.868 ns" { inst8 inst~90 } "NODE_NAME" } } { "S1.bdf" "" { Schematic "D:/Monday/Project/HardWiring/Controller/S1/S1.bdf" { { 264 696 800 376 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.860 ns) + CELL(2.900 ns) 13.831 ns S3 6 PIN PIN_143 0 " "Info: 6: + IC(0.860 ns) + CELL(2.900 ns) = 13.831 ns; Loc. = PIN_143; Fanout = 0; PIN Node = 'S3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.760 ns" { inst~90 S3 } "NODE_NAME" } } { "S1.bdf" "" { Schematic "D:/Monday/Project/HardWiring/Controller/S1/S1.bdf" { { 328 896 1072 344 "S3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.712 ns ( 41.30 % ) " "Info: Total cell delay = 5.712 ns ( 41.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.119 ns ( 58.70 % ) " "Info: Total interconnect delay = 8.119 ns ( 58.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "13.831 ns" { STOR0 inst12~97 inst12~99 inst8 inst~90 S3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "13.831 ns" { STOR0 {} STOR0~combout {} inst12~97 {} inst12~99 {} inst8 {} inst~90 {} S3 {} } { 0.000ns 0.000ns 6.290ns 0.327ns 0.319ns 0.323ns 0.860ns } { 0.000ns 0.893ns 0.322ns 0.507ns 0.545ns 0.545ns 2.900ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "177 " "Info: Peak virtual memory: 177 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 22 17:19:11 2018 " "Info: Processing ended: Tue May 22 17:19:11 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
