<?xml version="1.0" encoding="UTF-8" standalone="no"?>
<!DOCTYPE svg PUBLIC "-//W3C//DTD SVG 1.1//EN"
 "http://www.w3.org/Graphics/SVG/1.1/DTD/svg11.dtd">
<!-- Generated by graphviz version 2.43.0 (0)
 -->
<!-- Title: G Pages: 1 -->
<svg width="1325pt" height="1034pt"
 viewBox="0.00 0.00 1325.00 1034.00" xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink">
<g id="graph0" class="graph" transform="scale(1 1) rotate(0) translate(4 1030)">
<title>G</title>
<polygon fill="white" stroke="transparent" points="-4,4 -4,-1030 1321,-1030 1321,4 -4,4"/>
<g id="clust1" class="cluster">
<title>cluster_root</title>
<g id="a_clust1"><a xlink:title="eventq_index=0&#10;full_system=false&#10;sim_quantum=0&#10;time_sync_enable=false&#10;time_sync_period=100000000000&#10;time_sync_spin_threshold=100000000">
<path fill="#bab6ae" stroke="#000000" d="M20,-8C20,-8 1297,-8 1297,-8 1303,-8 1309,-14 1309,-20 1309,-20 1309,-1006 1309,-1006 1309,-1012 1303,-1018 1297,-1018 1297,-1018 20,-1018 20,-1018 14,-1018 8,-1012 8,-1006 8,-1006 8,-20 8,-20 8,-14 14,-8 20,-8"/>
<text text-anchor="middle" x="658.5" y="-1002.8" font-family="Arial" font-size="14.00" fill="#000000">root </text>
<text text-anchor="middle" x="658.5" y="-987.8" font-family="Arial" font-size="14.00" fill="#000000">: Root</text>
</a>
</g>
</g>
<g id="clust2" class="cluster">
<title>cluster_board</title>
<g id="a_clust2"><a xlink:title="auto_unlink_shared_backstore=false&#10;cache_line_size=64&#10;eventq_index=0&#10;exit_on_work_items=true&#10;external_memory_ranges=&#10;init_param=0&#10;m5ops_base=4294901760&#10;mem_mode=atomic&#10;mem_ranges=0:3221225472 3221225472:6442450944&#10;memories=board.memory.mem_ctrl.dram board.pim.mem_ctrl.dram&#10;mmap_using_noreserve=false&#10;multi_thread=false&#10;&#10;um_work_ids=16&#10;&#13;eadfile=&#10;&#13;edirect_paths=&#10;shadow_rom_ranges=&#10;shared_backstore=&#10;symbolfile=&#10;thermal_components=&#10;thermal_model=Null&#10;work_begin_ckpt_count=0&#10;work_begin_cpu_id_exit=&#45;1&#10;work_begin_exit_count=0&#10;work_cpus_ckpt_count=0&#10;work_end_ckpt_count=0&#10;work_end_exit_count=0&#10;work_item_id=&#45;1&#10;workload=board.workload">
<path fill="#e4e7eb" stroke="#000000" d="M28,-16C28,-16 1289,-16 1289,-16 1295,-16 1301,-22 1301,-28 1301,-28 1301,-960 1301,-960 1301,-966 1295,-972 1289,-972 1289,-972 28,-972 28,-972 22,-972 16,-966 16,-960 16,-960 16,-28 16,-28 16,-22 22,-16 28,-16"/>
<text text-anchor="middle" x="658.5" y="-956.8" font-family="Arial" font-size="14.00" fill="#000000">board </text>
<text text-anchor="middle" x="658.5" y="-941.8" font-family="Arial" font-size="14.00" fill="#000000">: PIMBoard</text>
</a>
</g>
</g>
<g id="clust6" class="cluster">
<title>cluster_board_processor</title>
<g id="a_clust6"><a xlink:title="eventq_index=0&#10;thermal_domain=Null">
<path fill="#bab6ae" stroke="#000000" d="M385,-566C385,-566 1281,-566 1281,-566 1287,-566 1293,-572 1293,-578 1293,-578 1293,-914 1293,-914 1293,-920 1287,-926 1281,-926 1281,-926 385,-926 385,-926 379,-926 373,-920 373,-914 373,-914 373,-578 373,-578 373,-572 379,-566 385,-566"/>
<text text-anchor="middle" x="833" y="-910.8" font-family="Arial" font-size="14.00" fill="#000000">processor </text>
<text text-anchor="middle" x="833" y="-895.8" font-family="Arial" font-size="14.00" fill="#000000">: SimpleProcessor</text>
</a>
</g>
</g>
<g id="clust7" class="cluster">
<title>cluster_board_processor_cores</title>
<g id="a_clust7"><a xlink:title="eventq_index=0&#10;thermal_domain=Null">
<path fill="#9f9c95" stroke="#000000" d="M393,-574C393,-574 1273,-574 1273,-574 1279,-574 1285,-580 1285,-586 1285,-586 1285,-868 1285,-868 1285,-874 1279,-880 1273,-880 1273,-880 393,-880 393,-880 387,-880 381,-874 381,-868 381,-868 381,-586 381,-586 381,-580 387,-574 393,-574"/>
<text text-anchor="middle" x="833" y="-864.8" font-family="Arial" font-size="14.00" fill="#000000">cores </text>
<text text-anchor="middle" x="833" y="-849.8" font-family="Arial" font-size="14.00" fill="#000000">: SimpleCore</text>
</a>
</g>
</g>
<g id="clust8" class="cluster">
<title>cluster_board_processor_cores_core</title>
<g id="a_clust8"><a xlink:title="branchPred=Null&#10;checker=Null&#10;clk_domain=board.clk_domain&#10;cpu_id=0&#10;decoder=board.processor.cores.core.decoder&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;function_trace=false&#10;function_trace_start=0&#10;interrupts=board.processor.cores.core.interrupts&#10;isa=board.processor.cores.core.isa&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=board.processor.cores.core.mmu&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=board.processor.cores.core.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;simpoint_start_insts=&#10;simulate_data_stalls=false&#10;simulate_inst_stalls=false&#10;socket_id=0&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=board&#10;tracer=board.processor.cores.core.tracer&#10;width=1&#10;workload=board.processor.cores.core.workload">
<path fill="#bbc6d9" stroke="#000000" d="M401,-582C401,-582 1265,-582 1265,-582 1271,-582 1277,-588 1277,-594 1277,-594 1277,-822 1277,-822 1277,-828 1271,-834 1265,-834 1265,-834 401,-834 401,-834 395,-834 389,-828 389,-822 389,-822 389,-594 389,-594 389,-588 395,-582 401,-582"/>
<text text-anchor="middle" x="833" y="-818.8" font-family="Arial" font-size="14.00" fill="#000000">core </text>
<text text-anchor="middle" x="833" y="-803.8" font-family="Arial" font-size="14.00" fill="#000000">: X86AtomicSimpleCPU</text>
</a>
</g>
</g>
<g id="clust9" class="cluster">
<title>cluster_board_processor_cores_core_mmu</title>
<g id="a_clust9"><a xlink:title="dtb=board.processor.cores.core.mmu.dtb&#10;eventq_index=0&#10;itb=board.processor.cores.core.mmu.itb">
<path fill="#bab6ae" stroke="#000000" d="M719,-590C719,-590 1053,-590 1053,-590 1059,-590 1065,-596 1065,-602 1065,-602 1065,-776 1065,-776 1065,-782 1059,-788 1053,-788 1053,-788 719,-788 719,-788 713,-788 707,-782 707,-776 707,-776 707,-602 707,-602 707,-596 713,-590 719,-590"/>
<text text-anchor="middle" x="886" y="-772.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="886" y="-757.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MMU</text>
</a>
</g>
</g>
<g id="clust10" class="cluster">
<title>cluster_board_processor_cores_core_mmu_itb</title>
<g id="a_clust10"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=board&#10;walker=board.processor.cores.core.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M727,-598C727,-598 870,-598 870,-598 876,-598 882,-604 882,-610 882,-610 882,-730 882,-730 882,-736 876,-742 870,-742 870,-742 727,-742 727,-742 721,-742 715,-736 715,-730 715,-730 715,-610 715,-610 715,-604 721,-598 727,-598"/>
<text text-anchor="middle" x="798.5" y="-726.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="798.5" y="-711.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust11" class="cluster">
<title>cluster_board_processor_cores_core_mmu_itb_walker</title>
<g id="a_clust11"><a xlink:title="clk_domain=board.clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=board.processor.cores.core.mmu.itb.walker.power_state&#10;system=board">
<path fill="#84827c" stroke="#000000" d="M735,-606C735,-606 862,-606 862,-606 868,-606 874,-612 874,-618 874,-618 874,-684 874,-684 874,-690 868,-696 862,-696 862,-696 735,-696 735,-696 729,-696 723,-690 723,-684 723,-684 723,-618 723,-618 723,-612 729,-606 735,-606"/>
<text text-anchor="middle" x="798.5" y="-680.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="798.5" y="-665.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust13" class="cluster">
<title>cluster_board_processor_cores_core_mmu_dtb</title>
<g id="a_clust13"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=board&#10;walker=board.processor.cores.core.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M902,-598C902,-598 1045,-598 1045,-598 1051,-598 1057,-604 1057,-610 1057,-610 1057,-730 1057,-730 1057,-736 1051,-742 1045,-742 1045,-742 902,-742 902,-742 896,-742 890,-736 890,-730 890,-730 890,-610 890,-610 890,-604 896,-598 902,-598"/>
<text text-anchor="middle" x="973.5" y="-726.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="973.5" y="-711.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust14" class="cluster">
<title>cluster_board_processor_cores_core_mmu_dtb_walker</title>
<g id="a_clust14"><a xlink:title="clk_domain=board.clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=board.processor.cores.core.mmu.dtb.walker.power_state&#10;system=board">
<path fill="#84827c" stroke="#000000" d="M910,-606C910,-606 1037,-606 1037,-606 1043,-606 1049,-612 1049,-618 1049,-618 1049,-684 1049,-684 1049,-690 1043,-696 1037,-696 1037,-696 910,-696 910,-696 904,-696 898,-690 898,-684 898,-684 898,-618 898,-618 898,-612 904,-606 910,-606"/>
<text text-anchor="middle" x="973.5" y="-680.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="973.5" y="-665.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust22" class="cluster">
<title>cluster_board_processor_cores_core_interrupts</title>
<g id="a_clust22"><a xlink:title="clk_domain=board.processor.cores.core.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=board">
<path fill="#bab6ae" stroke="#000000" d="M409,-606C409,-606 687,-606 687,-606 693,-606 699,-612 699,-618 699,-618 699,-684 699,-684 699,-690 693,-696 687,-696 687,-696 409,-696 409,-696 403,-696 397,-690 397,-684 397,-684 397,-618 397,-618 397,-612 403,-606 409,-606"/>
<text text-anchor="middle" x="548" y="-680.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="548" y="-665.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust24" class="cluster">
<title>cluster_board_memory</title>
<g id="a_clust24"><a xlink:title="eventq_index=0&#10;thermal_domain=Null">
<path fill="#bab6ae" stroke="#000000" d="M237,-598C237,-598 353,-598 353,-598 359,-598 365,-604 365,-610 365,-610 365,-730 365,-730 365,-736 359,-742 353,-742 353,-742 237,-742 237,-742 231,-742 225,-736 225,-730 225,-730 225,-610 225,-610 225,-604 231,-598 237,-598"/>
<text text-anchor="middle" x="295" y="-726.8" font-family="Arial" font-size="14.00" fill="#000000">memory </text>
<text text-anchor="middle" x="295" y="-711.8" font-family="Arial" font-size="14.00" fill="#000000">: ChanneledMemory</text>
</a>
</g>
</g>
<g id="clust25" class="cluster">
<title>cluster_board_memory_mem_ctrl</title>
<g id="a_clust25"><a xlink:title="clk_domain=board.clk_domain&#10;command_window=10000&#10;disable_sanity_check=false&#10;dram=board.memory.mem_ctrl.dram&#10;eventq_index=0&#10;mem_sched_policy=frfcfs&#10;min_reads_per_switch=16&#10;min_writes_per_switch=16&#10;power_model=&#10;power_state=board.memory.mem_ctrl.power_state&#10;qos_policy=Null&#10;qos_priorities=1&#10;qos_priority_escalation=false&#10;qos_q_policy=fifo&#10;qos_requestors= &#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#10;qos_syncro_scheduler=false&#10;qos_turnaround_policy=Null&#10;static_backend_latency=10000&#10;static_frontend_latency=10000&#10;system=board&#10;write_high_thresh_perc=85&#10;write_low_thresh_perc=50">
<path fill="#9f9c95" stroke="#000000" d="M292,-606C292,-606 345,-606 345,-606 351,-606 357,-612 357,-618 357,-618 357,-684 357,-684 357,-690 351,-696 345,-696 345,-696 292,-696 292,-696 286,-696 280,-690 280,-684 280,-684 280,-618 280,-618 280,-612 286,-606 292,-606"/>
<text text-anchor="middle" x="318.5" y="-680.8" font-family="Arial" font-size="14.00" fill="#000000">mem_ctrl </text>
<text text-anchor="middle" x="318.5" y="-665.8" font-family="Arial" font-size="14.00" fill="#000000">: MemCtrl</text>
</a>
</g>
</g>
<g id="clust29" class="cluster">
<title>cluster_board_cache_hierarchy</title>
<g id="a_clust29"><a xlink:title="eventq_index=0&#10;thermal_domain=Null">
<path fill="#bab6ae" stroke="#000000" d="M310,-24C310,-24 832,-24 832,-24 838,-24 844,-30 844,-36 844,-36 844,-546 844,-546 844,-552 838,-558 832,-558 832,-558 310,-558 310,-558 304,-558 298,-552 298,-546 298,-546 298,-36 298,-36 298,-30 304,-24 310,-24"/>
<text text-anchor="middle" x="571" y="-542.8" font-family="Arial" font-size="14.00" fill="#000000">cache_hierarchy </text>
<text text-anchor="middle" x="571" y="-527.8" font-family="Arial" font-size="14.00" fill="#000000">: PrivateL1SharedL2CacheHierarchy</text>
</a>
</g>
</g>
<g id="clust30" class="cluster">
<title>cluster_board_cache_hierarchy_membus</title>
<g id="a_clust30"><a xlink:title="clk_domain=board.clk_domain&#10;eventq_index=0&#10;forward_latency=4&#10;frontend_latency=3&#10;header_latency=1&#10;max_outstanding_snoops=512&#10;max_routing_table_size=512&#10;point_of_coherency=true&#10;point_of_unification=true&#10;power_model=&#10;power_state=board.cache_hierarchy.membus.power_state&#10;&#13;esponse_latency=2&#10;snoop_filter=board.cache_hierarchy.membus.snoop_filter&#10;snoop_response_latency=4&#10;system=board&#10;use_default_range=false&#10;width=64">
<path fill="#6f798c" stroke="#000000" d="M318,-284C318,-284 630,-284 630,-284 636,-284 642,-290 642,-296 642,-296 642,-500 642,-500 642,-506 636,-512 630,-512 630,-512 318,-512 318,-512 312,-512 306,-506 306,-500 306,-500 306,-296 306,-296 306,-290 312,-284 318,-284"/>
<text text-anchor="middle" x="474" y="-496.8" font-family="Arial" font-size="14.00" fill="#000000">membus </text>
<text text-anchor="middle" x="474" y="-481.8" font-family="Arial" font-size="14.00" fill="#000000">: SystemXBar</text>
</a>
</g>
</g>
<g id="clust33" class="cluster">
<title>cluster_board_cache_hierarchy_membus_badaddr_responder</title>
<g id="a_clust33"><a xlink:title="clk_domain=board.clk_domain&#10;eventq_index=0&#10;fake_mem=false&#10;pio_addr=0&#10;pio_latency=100000&#10;pio_size=8&#10;power_model=&#10;power_state=board.cache_hierarchy.membus.badaddr_responder.power_state&#10;&#13;et_bad_addr=true&#10;&#13;et_data16=65535&#10;&#13;et_data32=4294967295&#10;&#13;et_data64=18446744073709551615&#10;&#13;et_data8=255&#10;system=board&#10;update_data=false&#10;warn_access=">
<path fill="#c7a793" stroke="#000000" d="M326,-292C326,-292 440,-292 440,-292 446,-292 452,-298 452,-304 452,-304 452,-370 452,-370 452,-376 446,-382 440,-382 440,-382 326,-382 326,-382 320,-382 314,-376 314,-370 314,-370 314,-304 314,-304 314,-298 320,-292 326,-292"/>
<text text-anchor="middle" x="383" y="-366.8" font-family="Arial" font-size="14.00" fill="#000000">badaddr_responder </text>
<text text-anchor="middle" x="383" y="-351.8" font-family="Arial" font-size="14.00" fill="#000000">: BadAddr</text>
</a>
</g>
</g>
<g id="clust35" class="cluster">
<title>cluster_board_cache_hierarchy_l1icaches</title>
<g id="a_clust35"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=8&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=1&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=16&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=board.cache_hierarchy.l1icaches.power_state&#10;prefetcher=board.cache_hierarchy.l1icaches.prefetcher&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.l1icaches.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=16384&#10;system=board&#10;tag_latency=1&#10;tags=board.cache_hierarchy.l1icaches.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#9f9c95" stroke="#000000" d="M662,-32C662,-32 824,-32 824,-32 830,-32 836,-38 836,-44 836,-44 836,-110 836,-110 836,-116 830,-122 824,-122 824,-122 662,-122 662,-122 656,-122 650,-116 650,-110 650,-110 650,-44 650,-44 650,-38 656,-32 662,-32"/>
<text text-anchor="middle" x="743" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">l1icaches </text>
<text text-anchor="middle" x="743" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: L1ICache</text>
</a>
</g>
</g>
<g id="clust45" class="cluster">
<title>cluster_board_cache_hierarchy_l1dcaches</title>
<g id="a_clust45"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=8&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=1&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=16&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=board.cache_hierarchy.l1dcaches.power_state&#10;prefetcher=board.cache_hierarchy.l1dcaches.prefetcher&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.l1dcaches.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=16384&#10;system=board&#10;tag_latency=1&#10;tags=board.cache_hierarchy.l1dcaches.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#9f9c95" stroke="#000000" d="M468,-32C468,-32 630,-32 630,-32 636,-32 642,-38 642,-44 642,-44 642,-110 642,-110 642,-116 636,-122 630,-122 630,-122 468,-122 468,-122 462,-122 456,-116 456,-110 456,-110 456,-44 456,-44 456,-38 462,-32 468,-32"/>
<text text-anchor="middle" x="549" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">l1dcaches </text>
<text text-anchor="middle" x="549" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: L1DCache</text>
</a>
</g>
</g>
<g id="clust55" class="cluster">
<title>cluster_board_cache_hierarchy_l2bus</title>
<g id="a_clust55"><a xlink:title="clk_domain=board.clk_domain&#10;eventq_index=0&#10;forward_latency=0&#10;frontend_latency=1&#10;header_latency=1&#10;max_outstanding_snoops=512&#10;max_routing_table_size=512&#10;point_of_coherency=false&#10;point_of_unification=true&#10;power_model=&#10;power_state=board.cache_hierarchy.l2bus.power_state&#10;&#13;esponse_latency=1&#10;snoop_filter=board.cache_hierarchy.l2bus.snoop_filter&#10;snoop_response_latency=1&#10;system=board&#10;use_default_range=false&#10;width=32">
<path fill="#6f798c" stroke="#000000" d="M588,-162C588,-162 824,-162 824,-162 830,-162 836,-168 836,-174 836,-174 836,-240 836,-240 836,-246 830,-252 824,-252 824,-252 588,-252 588,-252 582,-252 576,-246 576,-240 576,-240 576,-174 576,-174 576,-168 582,-162 588,-162"/>
<text text-anchor="middle" x="706" y="-236.8" font-family="Arial" font-size="14.00" fill="#000000">l2bus </text>
<text text-anchor="middle" x="706" y="-221.8" font-family="Arial" font-size="14.00" fill="#000000">: L2XBar</text>
</a>
</g>
</g>
<g id="clust58" class="cluster">
<title>cluster_board_cache_hierarchy_l2cache</title>
<g id="a_clust58"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=16&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=10&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=20&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=board.cache_hierarchy.l2cache.power_state&#10;prefetcher=board.cache_hierarchy.l2cache.prefetcher&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.l2cache.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=262144&#10;system=board&#10;tag_latency=10&#10;tags=board.cache_hierarchy.l2cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#9f9c95" stroke="#000000" d="M662,-292C662,-292 824,-292 824,-292 830,-292 836,-298 836,-304 836,-304 836,-370 836,-370 836,-376 830,-382 824,-382 824,-382 662,-382 662,-382 656,-382 650,-376 650,-370 650,-370 650,-304 650,-304 650,-298 656,-292 662,-292"/>
<text text-anchor="middle" x="743" y="-366.8" font-family="Arial" font-size="14.00" fill="#000000">l2cache </text>
<text text-anchor="middle" x="743" y="-351.8" font-family="Arial" font-size="14.00" fill="#000000">: L2Cache</text>
</a>
</g>
</g>
<g id="clust68" class="cluster">
<title>cluster_board_pim</title>
<g id="a_clust68"><a xlink:title="eventq_index=0&#10;thermal_domain=Null">
<path fill="#bab6ae" stroke="#000000" d="M136,-598C136,-598 205,-598 205,-598 211,-598 217,-604 217,-610 217,-610 217,-730 217,-730 217,-736 211,-742 205,-742 205,-742 136,-742 136,-742 130,-742 124,-736 124,-730 124,-730 124,-610 124,-610 124,-604 130,-598 136,-598"/>
<text text-anchor="middle" x="170.5" y="-726.8" font-family="Arial" font-size="14.00" fill="#000000">pim </text>
<text text-anchor="middle" x="170.5" y="-711.8" font-family="Arial" font-size="14.00" fill="#000000">: PIM</text>
</a>
</g>
</g>
<g id="clust69" class="cluster">
<title>cluster_board_pim_mem_ctrl</title>
<g id="a_clust69"><a xlink:title="clk_domain=board.clk_domain&#10;command_window=10000&#10;disable_sanity_check=false&#10;dram=board.pim.mem_ctrl.dram&#10;eventq_index=0&#10;mem_sched_policy=frfcfs&#10;min_reads_per_switch=16&#10;min_writes_per_switch=16&#10;power_model=&#10;power_state=board.pim.mem_ctrl.power_state&#10;qos_policy=Null&#10;qos_priorities=1&#10;qos_priority_escalation=false&#10;qos_q_policy=fifo&#10;qos_requestors= &#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#10;qos_syncro_scheduler=false&#10;qos_turnaround_policy=Null&#10;static_backend_latency=10000&#10;static_frontend_latency=10000&#10;system=board&#10;write_high_thresh_perc=85&#10;write_low_thresh_perc=50">
<path fill="#9f9c95" stroke="#000000" d="M144,-606C144,-606 197,-606 197,-606 203,-606 209,-612 209,-618 209,-618 209,-684 209,-684 209,-690 203,-696 197,-696 197,-696 144,-696 144,-696 138,-696 132,-690 132,-684 132,-684 132,-618 132,-618 132,-612 138,-606 144,-606"/>
<text text-anchor="middle" x="170.5" y="-680.8" font-family="Arial" font-size="14.00" fill="#000000">mem_ctrl </text>
<text text-anchor="middle" x="170.5" y="-665.8" font-family="Arial" font-size="14.00" fill="#000000">: PIMCtrl</text>
</a>
</g>
</g>
<!-- board_system_port -->
<g id="node1" class="node">
<title>board_system_port</title>
<path fill="#b6b8bc" stroke="#000000" d="M103.5,-650C103.5,-650 36.5,-650 36.5,-650 30.5,-650 24.5,-644 24.5,-638 24.5,-638 24.5,-626 24.5,-626 24.5,-620 30.5,-614 36.5,-614 36.5,-614 103.5,-614 103.5,-614 109.5,-614 115.5,-620 115.5,-626 115.5,-626 115.5,-638 115.5,-638 115.5,-644 109.5,-650 103.5,-650"/>
<text text-anchor="middle" x="70" y="-628.3" font-family="Arial" font-size="14.00" fill="#000000">system_port</text>
</g>
<!-- board_cache_hierarchy_membus_cpu_side_ports -->
<g id="node10" class="node">
<title>board_cache_hierarchy_membus_cpu_side_ports</title>
<path fill="#586070" stroke="#000000" d="M486,-466C486,-466 402,-466 402,-466 396,-466 390,-460 390,-454 390,-454 390,-442 390,-442 390,-436 396,-430 402,-430 402,-430 486,-430 486,-430 492,-430 498,-436 498,-442 498,-442 498,-454 498,-454 498,-460 492,-466 486,-466"/>
<text text-anchor="middle" x="444" y="-444.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_ports</text>
</g>
<!-- board_system_port&#45;&gt;board_cache_hierarchy_membus_cpu_side_ports -->
<g id="edge1" class="edge">
<title>board_system_port&#45;&gt;board_cache_hierarchy_membus_cpu_side_ports</title>
<path fill="none" stroke="black" d="M79.66,-613.86C89.55,-598.22 106.49,-576.05 128,-566 153.48,-554.1 356.86,-572.44 381,-558 410.97,-540.07 428.07,-502.06 436.69,-476.02"/>
<polygon fill="black" stroke="black" points="440.07,-476.94 439.69,-466.35 433.38,-474.87 440.07,-476.94"/>
</g>
<!-- board_processor_cores_core_icache_port -->
<g id="node2" class="node">
<title>board_processor_cores_core_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M1257,-650C1257,-650 1195,-650 1195,-650 1189,-650 1183,-644 1183,-638 1183,-638 1183,-626 1183,-626 1183,-620 1189,-614 1195,-614 1195,-614 1257,-614 1257,-614 1263,-614 1269,-620 1269,-626 1269,-626 1269,-638 1269,-638 1269,-644 1263,-650 1257,-650"/>
<text text-anchor="middle" x="1226" y="-628.3" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- board_cache_hierarchy_l1icaches_cpu_side -->
<g id="node14" class="node">
<title>board_cache_hierarchy_l1icaches_cpu_side</title>
<path fill="#7f7c77" stroke="#000000" d="M815.5,-76C815.5,-76 768.5,-76 768.5,-76 762.5,-76 756.5,-70 756.5,-64 756.5,-64 756.5,-52 756.5,-52 756.5,-46 762.5,-40 768.5,-40 768.5,-40 815.5,-40 815.5,-40 821.5,-40 827.5,-46 827.5,-52 827.5,-52 827.5,-64 827.5,-64 827.5,-70 821.5,-76 815.5,-76"/>
<text text-anchor="middle" x="792" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_processor_cores_core_icache_port&#45;&gt;board_cache_hierarchy_l1icaches_cpu_side -->
<g id="edge2" class="edge">
<title>board_processor_cores_core_icache_port&#45;&gt;board_cache_hierarchy_l1icaches_cpu_side</title>
<path fill="none" stroke="black" d="M1224.43,-613.9C1217.41,-546.83 1183,-298.75 1049,-162 991.04,-102.85 894.7,-76.67 837.89,-65.87"/>
<polygon fill="black" stroke="black" points="838.22,-62.37 827.76,-64.02 836.97,-69.26 838.22,-62.37"/>
</g>
<!-- board_processor_cores_core_dcache_port -->
<g id="node3" class="node">
<title>board_processor_cores_core_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M1152.5,-650C1152.5,-650 1085.5,-650 1085.5,-650 1079.5,-650 1073.5,-644 1073.5,-638 1073.5,-638 1073.5,-626 1073.5,-626 1073.5,-620 1079.5,-614 1085.5,-614 1085.5,-614 1152.5,-614 1152.5,-614 1158.5,-614 1164.5,-620 1164.5,-626 1164.5,-626 1164.5,-638 1164.5,-638 1164.5,-644 1158.5,-650 1152.5,-650"/>
<text text-anchor="middle" x="1119" y="-628.3" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- board_cache_hierarchy_l1dcaches_cpu_side -->
<g id="node16" class="node">
<title>board_cache_hierarchy_l1dcaches_cpu_side</title>
<path fill="#7f7c77" stroke="#000000" d="M621.5,-76C621.5,-76 574.5,-76 574.5,-76 568.5,-76 562.5,-70 562.5,-64 562.5,-64 562.5,-52 562.5,-52 562.5,-46 568.5,-40 574.5,-40 574.5,-40 621.5,-40 621.5,-40 627.5,-40 633.5,-46 633.5,-52 633.5,-52 633.5,-64 633.5,-64 633.5,-70 627.5,-76 621.5,-76"/>
<text text-anchor="middle" x="598" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_processor_cores_core_dcache_port&#45;&gt;board_cache_hierarchy_l1dcaches_cpu_side -->
<g id="edge3" class="edge">
<title>board_processor_cores_core_dcache_port&#45;&gt;board_cache_hierarchy_l1dcaches_cpu_side</title>
<path fill="none" stroke="black" d="M1114.35,-613.91C1094.56,-544.73 1010.56,-283.44 840,-162 768.29,-110.94 720.52,-168.88 646,-122 631.63,-112.96 619.95,-97.98 611.71,-84.89"/>
<polygon fill="black" stroke="black" points="614.69,-83.04 606.57,-76.23 608.67,-86.62 614.69,-83.04"/>
</g>
<!-- board_processor_cores_core_mmu_itb_walker_port -->
<g id="node4" class="node">
<title>board_processor_cores_core_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M854,-650C854,-650 824,-650 824,-650 818,-650 812,-644 812,-638 812,-638 812,-626 812,-626 812,-620 818,-614 824,-614 824,-614 854,-614 854,-614 860,-614 866,-620 866,-626 866,-626 866,-638 866,-638 866,-644 860,-650 854,-650"/>
<text text-anchor="middle" x="839" y="-628.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- board_cache_hierarchy_l2bus_cpu_side_ports -->
<g id="node18" class="node">
<title>board_cache_hierarchy_l2bus_cpu_side_ports</title>
<path fill="#586070" stroke="#000000" d="M816,-206C816,-206 732,-206 732,-206 726,-206 720,-200 720,-194 720,-194 720,-182 720,-182 720,-176 726,-170 732,-170 732,-170 816,-170 816,-170 822,-170 828,-176 828,-182 828,-182 828,-194 828,-194 828,-200 822,-206 816,-206"/>
<text text-anchor="middle" x="774" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_ports</text>
</g>
<!-- board_processor_cores_core_mmu_itb_walker_port&#45;&gt;board_cache_hierarchy_l2bus_cpu_side_ports -->
<g id="edge4" class="edge">
<title>board_processor_cores_core_mmu_itb_walker_port&#45;&gt;board_cache_hierarchy_l2bus_cpu_side_ports</title>
<path fill="none" stroke="black" d="M842.6,-613.85C852.68,-562.37 878,-405.3 840,-284 831.67,-257.41 812.98,-231.74 797.61,-213.8"/>
<polygon fill="black" stroke="black" points="800.07,-211.3 790.83,-206.12 794.83,-215.93 800.07,-211.3"/>
</g>
<!-- board_processor_cores_core_mmu_dtb_walker_port -->
<g id="node5" class="node">
<title>board_processor_cores_core_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M948,-650C948,-650 918,-650 918,-650 912,-650 906,-644 906,-638 906,-638 906,-626 906,-626 906,-620 912,-614 918,-614 918,-614 948,-614 948,-614 954,-614 960,-620 960,-626 960,-626 960,-638 960,-638 960,-644 954,-650 948,-650"/>
<text text-anchor="middle" x="933" y="-628.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- board_processor_cores_core_mmu_dtb_walker_port&#45;&gt;board_cache_hierarchy_l2bus_cpu_side_ports -->
<g id="edge5" class="edge">
<title>board_processor_cores_core_mmu_dtb_walker_port&#45;&gt;board_cache_hierarchy_l2bus_cpu_side_ports</title>
<path fill="none" stroke="black" d="M931.85,-613.81C927.79,-561.58 911.07,-401.16 853,-284 839.66,-257.09 817.29,-231.2 799.75,-213.27"/>
<polygon fill="black" stroke="black" points="802.11,-210.68 792.57,-206.09 797.16,-215.63 802.11,-210.68"/>
</g>
<!-- board_processor_cores_core_interrupts_int_requestor -->
<g id="node6" class="node">
<title>board_processor_cores_core_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M488.5,-650C488.5,-650 417.5,-650 417.5,-650 411.5,-650 405.5,-644 405.5,-638 405.5,-638 405.5,-626 405.5,-626 405.5,-620 411.5,-614 417.5,-614 417.5,-614 488.5,-614 488.5,-614 494.5,-614 500.5,-620 500.5,-626 500.5,-626 500.5,-638 500.5,-638 500.5,-644 494.5,-650 488.5,-650"/>
<text text-anchor="middle" x="453" y="-628.3" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- board_processor_cores_core_interrupts_int_requestor&#45;&gt;board_cache_hierarchy_membus_cpu_side_ports -->
<g id="edge6" class="edge">
<title>board_processor_cores_core_interrupts_int_requestor&#45;&gt;board_cache_hierarchy_membus_cpu_side_ports</title>
<path fill="none" stroke="black" d="M452.15,-613.88C450.59,-582.31 447.25,-514.67 445.36,-476.57"/>
<polygon fill="black" stroke="black" points="448.84,-476.02 444.85,-466.21 441.85,-476.37 448.84,-476.02"/>
</g>
<!-- board_processor_cores_core_interrupts_int_responder -->
<g id="node7" class="node">
<title>board_processor_cores_core_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M678.5,-650C678.5,-650 603.5,-650 603.5,-650 597.5,-650 591.5,-644 591.5,-638 591.5,-638 591.5,-626 591.5,-626 591.5,-620 597.5,-614 603.5,-614 603.5,-614 678.5,-614 678.5,-614 684.5,-614 690.5,-620 690.5,-626 690.5,-626 690.5,-638 690.5,-638 690.5,-644 684.5,-650 678.5,-650"/>
<text text-anchor="middle" x="641" y="-628.3" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- board_cache_hierarchy_membus_mem_side_ports -->
<g id="node11" class="node">
<title>board_cache_hierarchy_membus_mem_side_ports</title>
<path fill="#586070" stroke="#000000" d="M622,-466C622,-466 528,-466 528,-466 522,-466 516,-460 516,-454 516,-454 516,-442 516,-442 516,-436 522,-430 528,-430 528,-430 622,-430 622,-430 628,-430 634,-436 634,-442 634,-442 634,-454 634,-454 634,-460 628,-466 622,-466"/>
<text text-anchor="middle" x="575" y="-444.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side_ports</text>
</g>
<!-- board_processor_cores_core_interrupts_int_responder&#45;&gt;board_cache_hierarchy_membus_mem_side_ports -->
<g id="edge7" class="edge">
<title>board_processor_cores_core_interrupts_int_responder&#45;&gt;board_cache_hierarchy_membus_mem_side_ports</title>
<path fill="none" stroke="black" d="M631.22,-604.03C617.45,-566.07 592.76,-497.98 581.24,-466.21"/>
<polygon fill="black" stroke="black" points="628.09,-605.67 634.79,-613.88 634.67,-603.28 628.09,-605.67"/>
</g>
<!-- board_processor_cores_core_interrupts_pio -->
<g id="node8" class="node">
<title>board_processor_cores_core_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M561,-650C561,-650 531,-650 531,-650 525,-650 519,-644 519,-638 519,-638 519,-626 519,-626 519,-620 525,-614 531,-614 531,-614 561,-614 561,-614 567,-614 573,-620 573,-626 573,-626 573,-638 573,-638 573,-644 567,-650 561,-650"/>
<text text-anchor="middle" x="546" y="-628.3" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- board_processor_cores_core_interrupts_pio&#45;&gt;board_cache_hierarchy_membus_mem_side_ports -->
<g id="edge8" class="edge">
<title>board_processor_cores_core_interrupts_pio&#45;&gt;board_cache_hierarchy_membus_mem_side_ports</title>
<path fill="none" stroke="black" d="M550.38,-603.54C556.44,-565.49 567.22,-497.85 572.26,-466.21"/>
<polygon fill="black" stroke="black" points="546.85,-603.45 548.73,-613.88 553.76,-604.55 546.85,-603.45"/>
</g>
<!-- board_memory_mem_ctrl_port -->
<g id="node9" class="node">
<title>board_memory_mem_ctrl_port</title>
<path fill="#7f7c77" stroke="#000000" d="M337,-650C337,-650 307,-650 307,-650 301,-650 295,-644 295,-638 295,-638 295,-626 295,-626 295,-620 301,-614 307,-614 307,-614 337,-614 337,-614 343,-614 349,-620 349,-626 349,-626 349,-638 349,-638 349,-644 343,-650 337,-650"/>
<text text-anchor="middle" x="322" y="-628.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- board_memory_mem_ctrl_port&#45;&gt;board_cache_hierarchy_membus_mem_side_ports -->
<g id="edge9" class="edge">
<title>board_memory_mem_ctrl_port&#45;&gt;board_cache_hierarchy_membus_mem_side_ports</title>
<path fill="none" stroke="black" d="M341.68,-606.03C354.59,-591.62 372.79,-574.68 393,-566 416.33,-555.98 485.24,-571.09 507,-558 541.59,-537.19 561.26,-491.32 569.82,-466.23"/>
<polygon fill="black" stroke="black" points="338.94,-603.84 335.07,-613.7 344.25,-608.41 338.94,-603.84"/>
</g>
<!-- board_cache_hierarchy_l2cache_mem_side -->
<g id="node21" class="node">
<title>board_cache_hierarchy_l2cache_mem_side</title>
<path fill="#7f7c77" stroke="#000000" d="M726,-336C726,-336 670,-336 670,-336 664,-336 658,-330 658,-324 658,-324 658,-312 658,-312 658,-306 664,-300 670,-300 670,-300 726,-300 726,-300 732,-300 738,-306 738,-312 738,-312 738,-324 738,-324 738,-330 732,-336 726,-336"/>
<text text-anchor="middle" x="698" y="-314.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_membus_cpu_side_ports&#45;&gt;board_cache_hierarchy_l2cache_mem_side -->
<g id="edge10" class="edge">
<title>board_cache_hierarchy_membus_cpu_side_ports&#45;&gt;board_cache_hierarchy_l2cache_mem_side</title>
<path fill="none" stroke="black" d="M486.95,-425.36C536.95,-400.16 618.5,-359.06 664.21,-336.03"/>
<polygon fill="black" stroke="black" points="485.35,-422.24 477.99,-429.87 488.5,-428.5 485.35,-422.24"/>
</g>
<!-- board_cache_hierarchy_membus_default -->
<g id="node12" class="node">
<title>board_cache_hierarchy_membus_default</title>
<path fill="#586070" stroke="#000000" d="M359.5,-466C359.5,-466 326.5,-466 326.5,-466 320.5,-466 314.5,-460 314.5,-454 314.5,-454 314.5,-442 314.5,-442 314.5,-436 320.5,-430 326.5,-430 326.5,-430 359.5,-430 359.5,-430 365.5,-430 371.5,-436 371.5,-442 371.5,-442 371.5,-454 371.5,-454 371.5,-460 365.5,-466 359.5,-466"/>
<text text-anchor="middle" x="343" y="-444.3" font-family="Arial" font-size="14.00" fill="#000000">default</text>
</g>
<!-- board_cache_hierarchy_membus_badaddr_responder_pio -->
<g id="node13" class="node">
<title>board_cache_hierarchy_membus_badaddr_responder_pio</title>
<path fill="#9f8575" stroke="#000000" d="M364,-336C364,-336 334,-336 334,-336 328,-336 322,-330 322,-324 322,-324 322,-312 322,-312 322,-306 328,-300 334,-300 334,-300 364,-300 364,-300 370,-300 376,-306 376,-312 376,-312 376,-324 376,-324 376,-330 370,-336 364,-336"/>
<text text-anchor="middle" x="349" y="-314.3" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- board_cache_hierarchy_membus_default&#45;&gt;board_cache_hierarchy_membus_badaddr_responder_pio -->
<g id="edge11" class="edge">
<title>board_cache_hierarchy_membus_default&#45;&gt;board_cache_hierarchy_membus_badaddr_responder_pio</title>
<path fill="none" stroke="black" d="M343.81,-429.74C344.81,-408.36 346.53,-371.69 347.71,-346.44"/>
<polygon fill="black" stroke="black" points="351.21,-346.55 348.18,-336.4 344.22,-346.22 351.21,-346.55"/>
</g>
<!-- board_cache_hierarchy_l1icaches_mem_side -->
<g id="node15" class="node">
<title>board_cache_hierarchy_l1icaches_mem_side</title>
<path fill="#7f7c77" stroke="#000000" d="M726,-76C726,-76 670,-76 670,-76 664,-76 658,-70 658,-64 658,-64 658,-52 658,-52 658,-46 664,-40 670,-40 670,-40 726,-40 726,-40 732,-40 738,-46 738,-52 738,-52 738,-64 738,-64 738,-70 732,-76 726,-76"/>
<text text-anchor="middle" x="698" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_l1dcaches_mem_side -->
<g id="node17" class="node">
<title>board_cache_hierarchy_l1dcaches_mem_side</title>
<path fill="#7f7c77" stroke="#000000" d="M532,-76C532,-76 476,-76 476,-76 470,-76 464,-70 464,-64 464,-64 464,-52 464,-52 464,-46 470,-40 476,-40 476,-40 532,-40 532,-40 538,-40 544,-46 544,-52 544,-52 544,-64 544,-64 544,-70 538,-76 532,-76"/>
<text text-anchor="middle" x="504" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_l2bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_l1icaches_mem_side -->
<g id="edge12" class="edge">
<title>board_cache_hierarchy_l2bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_l1icaches_mem_side</title>
<path fill="none" stroke="black" d="M758.6,-161.06C743.62,-135.83 721.29,-98.22 708.33,-76.4"/>
<polygon fill="black" stroke="black" points="755.64,-162.93 763.75,-169.74 761.65,-159.35 755.64,-162.93"/>
</g>
<!-- board_cache_hierarchy_l2bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_l1dcaches_mem_side -->
<g id="edge13" class="edge">
<title>board_cache_hierarchy_l2bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_l1dcaches_mem_side</title>
<path fill="none" stroke="black" d="M723.86,-166.44C719.54,-164.87 715.21,-163.36 711,-162 642.51,-139.79 614.44,-161.14 554,-122 536.19,-110.46 521.9,-90.42 513.23,-76.03"/>
<polygon fill="black" stroke="black" points="722.68,-169.73 733.27,-169.96 725.13,-163.18 722.68,-169.73"/>
</g>
<!-- board_cache_hierarchy_l2bus_mem_side_ports -->
<g id="node19" class="node">
<title>board_cache_hierarchy_l2bus_mem_side_ports</title>
<path fill="#586070" stroke="#000000" d="M690,-206C690,-206 596,-206 596,-206 590,-206 584,-200 584,-194 584,-194 584,-182 584,-182 584,-176 590,-170 596,-170 596,-170 690,-170 690,-170 696,-170 702,-176 702,-182 702,-182 702,-194 702,-194 702,-200 696,-206 690,-206"/>
<text text-anchor="middle" x="643" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side_ports</text>
</g>
<!-- board_cache_hierarchy_l2cache_cpu_side -->
<g id="node20" class="node">
<title>board_cache_hierarchy_l2cache_cpu_side</title>
<path fill="#7f7c77" stroke="#000000" d="M815.5,-336C815.5,-336 768.5,-336 768.5,-336 762.5,-336 756.5,-330 756.5,-324 756.5,-324 756.5,-312 756.5,-312 756.5,-306 762.5,-300 768.5,-300 768.5,-300 815.5,-300 815.5,-300 821.5,-300 827.5,-306 827.5,-312 827.5,-312 827.5,-324 827.5,-324 827.5,-330 821.5,-336 815.5,-336"/>
<text text-anchor="middle" x="792" y="-314.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_cache_hierarchy_l2cache_cpu_side&#45;&gt;board_cache_hierarchy_l2bus_mem_side_ports -->
<g id="edge14" class="edge">
<title>board_cache_hierarchy_l2cache_cpu_side&#45;&gt;board_cache_hierarchy_l2bus_mem_side_ports</title>
<path fill="none" stroke="black" d="M761.51,-293.37C746.15,-281.25 727.36,-266.11 711,-252 693.57,-236.97 674.4,-219.07 660.86,-206.2"/>
<polygon fill="black" stroke="black" points="759.62,-296.34 769.65,-299.76 763.95,-290.83 759.62,-296.34"/>
</g>
<!-- board_pim_mem_ctrl_port -->
<g id="node22" class="node">
<title>board_pim_mem_ctrl_port</title>
<path fill="#7f7c77" stroke="#000000" d="M189,-650C189,-650 159,-650 159,-650 153,-650 147,-644 147,-638 147,-638 147,-626 147,-626 147,-620 153,-614 159,-614 159,-614 189,-614 189,-614 195,-614 201,-620 201,-626 201,-626 201,-638 201,-638 201,-644 195,-650 189,-650"/>
<text text-anchor="middle" x="174" y="-628.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- board_pim_mem_ctrl_port&#45;&gt;board_cache_hierarchy_membus_mem_side_ports -->
<g id="edge15" class="edge">
<title>board_pim_mem_ctrl_port&#45;&gt;board_cache_hierarchy_membus_mem_side_ports</title>
<path fill="none" stroke="black" d="M201.92,-607.37C221.34,-592.48 248.57,-574.51 276,-566 300.53,-558.39 484.76,-570.85 507,-558 541.96,-537.81 561.48,-491.68 569.91,-466.39"/>
<polygon fill="black" stroke="black" points="199.53,-604.8 193.84,-613.74 203.86,-610.3 199.53,-604.8"/>
</g>
</g>
</svg>
