# //  Questa Sim-64
# //  Version 2019.4 linux_x86_64 Oct 15 2019
# //
# //  Copyright 1991-2019 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading project f_function
# Compile of f_func.v was successful.
# Compile of expansion.v was successful.
# Compile of sbox.v was successful.
# Compile of pbox.v was successful.
# Compile of sbox_array.v was successful.
# Compile of f_func_tb.v was successful.
# Compile of feistel_tb.v was successful.
# 7 compiles, 0 failed with no errors.
# Compile of f_func.v was successful.
# Compile of expansion.v was successful.
# Compile of sbox.v was successful.
# Compile of pbox.v was successful.
# Compile of sbox_array.v was successful.
# Compile of f_func_tb.v was successful.
# Compile of feistel_tb.v was successful.
# 7 compiles, 0 failed with no errors.
vsim f_function.tb_Feistel_SimpleCase -voptargs=+acc
# vsim f_function.tb_Feistel_SimpleCase -voptargs="+acc" 
# Start time: 10:28:32 on Oct 28,2025
# ** Note: (vsim-3812) Design is being optimized...
# Loading work.tb_Feistel_SimpleCase(fast)
# Loading work.Feistel_Function(fast)
# Loading work.Expansion(fast)
# Loading work.SBoxArray(fast)
# Loading work.SBox(fast)
# Loading work.PBox(fast)
run -all
# FAIL: f_out = zzzzzzzz (expected 00EF5700)
vsim f_function.tb_Feistel_Diagnostic -voptargs=+acc
# End time: 10:30:03 on Oct 28,2025, Elapsed time: 0:01:31
# Errors: 10, Warnings: 0
# vsim f_function.tb_Feistel_Diagnostic -voptargs="+acc" 
# Start time: 10:30:03 on Oct 28,2025
# ** Note: (vsim-3812) Design is being optimized...
# Loading work.tb_Feistel_Diagnostic(fast)
# Loading work.Expansion(fast)
# Loading work.SBoxArray(fast)
# Loading work.SBox(fast)
# Loading work.PBox(fast)
run -all
# ========================================
# Feistel Function Diagnostic Test
# ========================================
# 
# Input Values:
#   R_in   = f0aaf0aa
#   subkey = 1b02effc7072
# 
# Stage 1: Expansion (32 -> 48 bits)
#   Input:    R_in = f0aaf0aa
#   Output:   E(R) = 7a15557a1555
#   Expected: E(R) = 7a15557a1555
#   PASS: Expansion correct
# 
# Stage 2: XOR with subkey
#   E(R)      = 7a15557a1555
#   subkey    = 1b02effc7072
#   XOR result= 6117ba866527
#   Expected  = 6117ba866527
#   PASS: XOR correct
# 
# Stage 3: S-box Array (48 -> 32 bits)
#   Input:  xor_result = 6117ba866527
#   Output: sbox_out   = 5c82b597
#   Expected (verify): = 234aa9bb
# 
#   Individual S-box inputs and outputs:
#     S1: input=011000 (18), output=?
#     S2: input=010001 (11), output=?
#     S3: input=011110 (1e), output=?
#     S4: input=111010 (3a), output=?
#     S5: input=100001 (21), output=?
#     S6: input=100110 (26), output=?
#     S7: input=010100 (14), output=?
#     S8: input=100111 (27), output=?
#     Combined sbox_out = 5c82b597
# 
# Stage 4: P-box (32 -> 32 bits permutation)
#   Input:  sbox_result = 5c82b597
#   Output: pbox_out    = 234aa9bb
#   Expected final      = 00ef5700
#   FAIL: P-box output incorrect!
# 
# ========================================
# Final Result:
#   Got:      234aa9bb
#   Expected: 00ef5700
#   OVERALL FAIL
# ========================================
# 
# Compile of sbox_array.v was successful.
# Compile of sbox_tb.v failed with 2 errors.
# Compile of sbox_tb.v failed with 2 errors.
# Compile of sbox_tb.v failed with 1 errors.
# Compile of sbox_tb.v was successful.
vsim f_function.tb_sbox
# End time: 10:38:51 on Oct 28,2025, Elapsed time: 0:08:48
# Errors: 2203, Warnings: 0
# vsim f_function.tb_sbox 
# Start time: 10:38:51 on Oct 28,2025
# ** Note: (vsim-3812) Design is being optimized...
# Loading work.tb_sbox(fast)
run -all
# out = 11101111101001110010110001001101
# Compile of f_func.v was successful.
# Compile of expansion.v was successful.
# Compile of sbox.v was successful.
# Compile of pbox.v was successful.
# Compile of sbox_array.v was successful.
# Compile of f_func_tb.v was successful.
# Compile of feistel_tb.v was successful.
# Compile of sbox_tb.v failed with 1 errors.
# 8 compiles, 1 failed with 1 error.
# Compile of f_func.v was successful.
# Compile of expansion.v was successful.
# Compile of sbox.v was successful.
# Compile of pbox.v was successful.
# Compile of sbox_array.v was successful.
# Compile of f_func_tb.v was successful.
# Compile of feistel_tb.v was successful.
# Compile of sbox_tb.v failed with 1 errors.
# 8 compiles, 1 failed with 1 error.
# Compile of f_func.v was successful.
# Compile of expansion.v was successful.
# Compile of sbox.v was successful.
# Compile of pbox.v was successful.
# Compile of sbox_array.v was successful.
# Compile of f_func_tb.v was successful.
# Compile of feistel_tb.v was successful.
# Compile of sbox_tb.v was successful.
# 8 compiles, 0 failed with no errors.
vsim f_function.tb_sbox
# End time: 11:00:04 on Oct 28,2025, Elapsed time: 0:21:13
# Errors: 3229, Warnings: 0
# vsim f_function.tb_sbox 
# Start time: 11:00:04 on Oct 28,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.tb_sbox(fast)
run -all
# PASS: out = 11101111101001110010110001001101
# PASS: Test 1 out = 11101111101001110010110001000001
# PASS: Test 2 out = 01000001000011011100000110110010
# PASS: Test 3 out = 01000111100101011100001001111000
# PASS: Test 4 out = 11000001010100101111110101010110
# PASS: Test 5 out = 01100100111110111101100000111100
# FAIL: Test 6 out = 11011001110011100011110111001011 (expected 11011001111011001110001111011011)
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading work.tb_sbox(fast)
run -all
# PASS: out = 11101111101001110010110001001101
# PASS: Test 1 out = 11101111101001110010110001000001
# PASS: Test 2 out = 01000001000011011100000110110010
# PASS: Test 3 out = 01000111100101011100001001111000
# PASS: Test 4 out = 11000001010100101111110101010110
# PASS: Test 5 out = 01100100111110111101100000111100
# FAIL: Test 6 out = 11011001110011100011110111001011 (expected 11011001111011001110001111011011)
# Compile of f_func.v was successful.
# Compile of expansion.v was successful.
# Compile of sbox.v was successful.
# Compile of pbox.v was successful.
# Compile of sbox_array.v was successful.
# Compile of f_func_tb.v was successful.
# Compile of feistel_tb.v was successful.
# Compile of sbox_tb.v was successful.
# 8 compiles, 0 failed with no errors.
vsim f_function.tb_sbox
# End time: 11:01:43 on Oct 28,2025, Elapsed time: 0:01:39
# Errors: 2185, Warnings: 0
# vsim f_function.tb_sbox 
# Start time: 11:01:43 on Oct 28,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.tb_sbox(fast)
run -all
# PASS: out = 11101111101001110010110001001101
# PASS: Test 1 out = 11101111101001110010110001000001
# PASS: Test 2 out = 01000001000011011100000110110010
# PASS: Test 3 out = 01000111100101011100001001111000
# PASS: Test 4 out = 11000001010100101111110101010110
# PASS: Test 5 out = 01100100111110111101100000111100
# FAIL: Test 6 out = 11011001110011100011110111001011 (expected 1101_1001_1110_1100_1110_0011_1101_1011)
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading work.tb_sbox(fast)
# Compile of f_func.v was successful.
# Compile of expansion.v was successful.
# Compile of sbox.v was successful.
# Compile of pbox.v was successful.
# Compile of sbox_array.v was successful.
# Compile of f_func_tb.v was successful.
# Compile of feistel_tb.v was successful.
# Compile of sbox_tb.v was successful.
# 8 compiles, 0 failed with no errors.
run -all
# PASS: out = 11101111101001110010110001001101
# PASS: Test 1 out = 11101111101001110010110001000001
# PASS: Test 2 out = 01000001000011011100000110110010
# PASS: Test 3 out = 01000111100101011100001001111000
# PASS: Test 4 out = 11000001010100101111110101010110
# PASS: Test 5 out = 01100100111110111101100000111100
# FAIL: Test 6 out = 11011001110011100011110111001011 (expected 1101_1001_1110_1100_1110_0011_1101_1011)
vsim f_function.tb_sbox
# End time: 11:05:04 on Oct 28,2025, Elapsed time: 0:03:21
# Errors: 2803, Warnings: 0
# vsim f_function.tb_sbox 
# Start time: 11:05:04 on Oct 28,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.tb_sbox(fast)
run -all
# PASS: out = 11101111101001110010110001001101
# PASS: Test 1 out = 11101111101001110010110001000001
# PASS: Test 2 out = 01000001000011011100000110110010
# PASS: Test 3 out = 01000111100101011100001001111000
# PASS: Test 4 out = 11000001010100101111110101010110
# PASS: Test 5 out = 01100100111110111101100000111100
# PASS: Test 6 out = 11011001110011100011110111001011
vsim f_function.tb_Feistel_SimpleCase -voptargs=+acc
# End time: 11:06:04 on Oct 28,2025, Elapsed time: 0:01:00
# Errors: 2799, Warnings: 0
# vsim f_function.tb_Feistel_SimpleCase -voptargs="+acc" 
# Start time: 11:06:04 on Oct 28,2025
# ** Note: (vsim-3812) Design is being optimized...
# Loading work.tb_Feistel_SimpleCase(fast)
# Loading work.Feistel_Function(fast)
# Loading work.Expansion(fast)
# Loading work.SBoxArray(fast)
# Loading work.SBox(fast)
# Loading work.PBox(fast)
