{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1654065243243 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1654065243253 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 01 15:34:03 2022 " "Processing started: Wed Jun 01 15:34:03 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1654065243253 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654065243253 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off kadai5 -c kadai5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off kadai5 -c kadai5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654065243253 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1654065244012 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1654065244012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/saule/documents/quartus/hw2019/verilog-src/public/syncro.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/saule/documents/quartus/hw2019/verilog-src/public/syncro.v" { { "Info" "ISGN_ENTITY_NAME" "1 syncro " "Found entity 1: syncro" {  } { { "../../hw2019/verilog-src/public/syncro.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/syncro.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654065258693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654065258693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/saule/documents/quartus/hw2019/verilog-src/templates/decode_7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/saule/documents/quartus/hw2019/verilog-src/templates/decode_7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 decode_7seg " "Found entity 1: decode_7seg" {  } { { "../../hw2019/verilog-src/templates/decode_7seg.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/templates/decode_7seg.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654065258697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654065258697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/saule/documents/quartus/hw2019/verilog-src/templates/keyenc.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/saule/documents/quartus/hw2019/verilog-src/templates/keyenc.v" { { "Info" "ISGN_ENTITY_NAME" "1 keyenc " "Found entity 1: keyenc" {  } { { "../../hw2019/verilog-src/templates/keyenc.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/templates/keyenc.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654065258701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654065258701 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "keybuf.v(28) " "Verilog HDL information at keybuf.v(28): always construct contains both blocking and non-blocking assignments" {  } { { "../../hw2019/verilog-src/templates/keybuf.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/templates/keybuf.v" 28 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1654065258705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/saule/documents/quartus/hw2019/verilog-src/templates/keybuf.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/saule/documents/quartus/hw2019/verilog-src/templates/keybuf.v" { { "Info" "ISGN_ENTITY_NAME" "1 keybuf " "Found entity 1: keybuf" {  } { { "../../hw2019/verilog-src/templates/keybuf.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/templates/keybuf.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654065258706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654065258706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/saule/documents/quartus/hw2019/verilog-src/templates/calc.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/saule/documents/quartus/hw2019/verilog-src/templates/calc.v" { { "Info" "ISGN_ENTITY_NAME" "1 calc " "Found entity 1: calc" {  } { { "../../hw2019/verilog-src/templates/calc.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/templates/calc.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654065258711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654065258711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/saule/documents/quartus/hw2019/verilog-src/public/led_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/saule/documents/quartus/hw2019/verilog-src/public/led_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 led_driver " "Found entity 1: led_driver" {  } { { "../../hw2019/verilog-src/public/led_driver.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/led_driver.v" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654065258716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654065258716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/saule/documents/quartus/hw2019/verilog-src/public/kadai5.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/saule/documents/quartus/hw2019/verilog-src/public/kadai5.v" { { "Info" "ISGN_ENTITY_NAME" "1 kadai5 " "Found entity 1: kadai5" {  } { { "../../hw2019/verilog-src/public/kadai5.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/kadai5.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654065258722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654065258722 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "kadai5 " "Elaborating entity \"kadai5\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1654065258784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_driver led_driver:led_driver_inst " "Elaborating entity \"led_driver\" for hierarchy \"led_driver:led_driver_inst\"" {  } { { "../../hw2019/verilog-src/public/kadai5.v" "led_driver_inst" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/kadai5.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654065258820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "syncro syncro:syncro_a0 " "Elaborating entity \"syncro\" for hierarchy \"syncro:syncro_a0\"" {  } { { "../../hw2019/verilog-src/public/kadai5.v" "syncro_a0" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/kadai5.v" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654065258851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "calc calc:calc_inst " "Elaborating entity \"calc\" for hierarchy \"calc:calc_inst\"" {  } { { "../../hw2019/verilog-src/public/kadai5.v" "calc_inst" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/kadai5.v" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654065258902 ""}
{ "Warning" "WVRFX_VERI_2104_UNCONVERTED" "tf tf calc.v(36) " "Verilog HDL warning at calc.v(36): variable tf in static task or function tf may have unintended latch behavior" {  } { { "../../hw2019/verilog-src/templates/calc.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/templates/calc.v" 36 0 0 } }  } 0 10776 "Verilog HDL warning at %3!s!: variable %1!s! in static task or function %2!s! may have unintended latch behavior" 0 0 "Analysis & Synthesis" 0 -1 1654065258909 "|kadai5|calc:calc_inst"}
{ "Warning" "WVRFX_VERI_FUNCTION_MAY_RETURN_X" "tf calc.v(36) " "Verilog HDL Function Declaration warning at calc.v(36): function \"tf\" may return a Don't Care value because its output register may not be assigned a value in every possible path through the function" {  } { { "../../hw2019/verilog-src/templates/calc.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/templates/calc.v" 36 0 0 } }  } 0 10241 "Verilog HDL Function Declaration warning at %2!s!: function \"%1!s!\" may return a Don't Care value because its output register may not be assigned a value in every possible path through the function" 0 0 "Analysis & Synthesis" 0 -1 1654065258909 "|kadai5|calc:calc_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "tf 0 calc.v(36) " "Net \"tf\" at calc.v(36) has no driver or initial value, using a default initial value '0'" {  } { { "../../hw2019/verilog-src/templates/calc.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/templates/calc.v" 36 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1654065258911 "|kadai5|calc:calc_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyenc calc:calc_inst\|keyenc:eee " "Elaborating entity \"keyenc\" for hierarchy \"calc:calc_inst\|keyenc:eee\"" {  } { { "../../hw2019/verilog-src/templates/calc.v" "eee" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/templates/calc.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654065258929 ""}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "keyenc.v(33) " "Verilog HDL Casex/Casez warning at keyenc.v(33): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "../../hw2019/verilog-src/templates/keyenc.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/templates/keyenc.v" 33 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Analysis & Synthesis" 0 -1 1654065258930 "|kadai5|calc:calc_inst|keyenc:eee"}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "keyenc.v(34) " "Verilog HDL Casex/Casez warning at keyenc.v(34): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "../../hw2019/verilog-src/templates/keyenc.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/templates/keyenc.v" 34 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Analysis & Synthesis" 0 -1 1654065258930 "|kadai5|calc:calc_inst|keyenc:eee"}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "keyenc.v(35) " "Verilog HDL Casex/Casez warning at keyenc.v(35): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "../../hw2019/verilog-src/templates/keyenc.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/templates/keyenc.v" 35 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Analysis & Synthesis" 0 -1 1654065258931 "|kadai5|calc:calc_inst|keyenc:eee"}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "keyenc.v(36) " "Verilog HDL Casex/Casez warning at keyenc.v(36): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "../../hw2019/verilog-src/templates/keyenc.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/templates/keyenc.v" 36 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Analysis & Synthesis" 0 -1 1654065258931 "|kadai5|calc:calc_inst|keyenc:eee"}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "keyenc.v(37) " "Verilog HDL Casex/Casez warning at keyenc.v(37): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "../../hw2019/verilog-src/templates/keyenc.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/templates/keyenc.v" 37 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Analysis & Synthesis" 0 -1 1654065258931 "|kadai5|calc:calc_inst|keyenc:eee"}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "keyenc.v(38) " "Verilog HDL Casex/Casez warning at keyenc.v(38): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "../../hw2019/verilog-src/templates/keyenc.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/templates/keyenc.v" 38 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Analysis & Synthesis" 0 -1 1654065258931 "|kadai5|calc:calc_inst|keyenc:eee"}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "keyenc.v(39) " "Verilog HDL Casex/Casez warning at keyenc.v(39): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "../../hw2019/verilog-src/templates/keyenc.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/templates/keyenc.v" 39 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Analysis & Synthesis" 0 -1 1654065258931 "|kadai5|calc:calc_inst|keyenc:eee"}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "keyenc.v(40) " "Verilog HDL Casex/Casez warning at keyenc.v(40): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "../../hw2019/verilog-src/templates/keyenc.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/templates/keyenc.v" 40 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Analysis & Synthesis" 0 -1 1654065258931 "|kadai5|calc:calc_inst|keyenc:eee"}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "keyenc.v(41) " "Verilog HDL Casex/Casez warning at keyenc.v(41): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "../../hw2019/verilog-src/templates/keyenc.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/templates/keyenc.v" 41 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Analysis & Synthesis" 0 -1 1654065258931 "|kadai5|calc:calc_inst|keyenc:eee"}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "keyenc.v(42) " "Verilog HDL Casex/Casez warning at keyenc.v(42): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "../../hw2019/verilog-src/templates/keyenc.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/templates/keyenc.v" 42 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Analysis & Synthesis" 0 -1 1654065258931 "|kadai5|calc:calc_inst|keyenc:eee"}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "keyenc.v(43) " "Verilog HDL Casex/Casez warning at keyenc.v(43): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "../../hw2019/verilog-src/templates/keyenc.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/templates/keyenc.v" 43 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Analysis & Synthesis" 0 -1 1654065258931 "|kadai5|calc:calc_inst|keyenc:eee"}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "keyenc.v(44) " "Verilog HDL Casex/Casez warning at keyenc.v(44): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "../../hw2019/verilog-src/templates/keyenc.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/templates/keyenc.v" 44 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Analysis & Synthesis" 0 -1 1654065258931 "|kadai5|calc:calc_inst|keyenc:eee"}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "keyenc.v(45) " "Verilog HDL Casex/Casez warning at keyenc.v(45): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "../../hw2019/verilog-src/templates/keyenc.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/templates/keyenc.v" 45 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Analysis & Synthesis" 0 -1 1654065258931 "|kadai5|calc:calc_inst|keyenc:eee"}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "keyenc.v(46) " "Verilog HDL Casex/Casez warning at keyenc.v(46): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "../../hw2019/verilog-src/templates/keyenc.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/templates/keyenc.v" 46 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Analysis & Synthesis" 0 -1 1654065258932 "|kadai5|calc:calc_inst|keyenc:eee"}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "keyenc.v(47) " "Verilog HDL Casex/Casez warning at keyenc.v(47): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "../../hw2019/verilog-src/templates/keyenc.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/templates/keyenc.v" 47 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Analysis & Synthesis" 0 -1 1654065258932 "|kadai5|calc:calc_inst|keyenc:eee"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keybuf calc:calc_inst\|keybuf:bbb " "Elaborating entity \"keybuf\" for hierarchy \"calc:calc_inst\|keybuf:bbb\"" {  } { { "../../hw2019/verilog-src/templates/calc.v" "bbb" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/templates/calc.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654065258945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_7seg decode_7seg:decode_7seg_inst0 " "Elaborating entity \"decode_7seg\" for hierarchy \"decode_7seg:decode_7seg_inst0\"" {  } { { "../../hw2019/verilog-src/public/kadai5.v" "decode_7seg_inst0" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/kadai5.v" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654065258960 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../../hw2019/verilog-src/public/led_driver.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/led_driver.v" 200 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1654065259955 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1654065259955 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "seg_x\[0\] GND " "Pin \"seg_x\[0\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/kadai5.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/kadai5.v" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654065260122 "|kadai5|seg_x[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_y\[0\] GND " "Pin \"seg_y\[0\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/kadai5.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/kadai5.v" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654065260122 "|kadai5|seg_y[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_out\[0\] GND " "Pin \"led_out\[0\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/kadai5.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/kadai5.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654065260122 "|kadai5|led_out[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_out\[1\] GND " "Pin \"led_out\[1\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/kadai5.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/kadai5.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654065260122 "|kadai5|led_out[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_out\[2\] GND " "Pin \"led_out\[2\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/kadai5.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/kadai5.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654065260122 "|kadai5|led_out[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_out\[3\] GND " "Pin \"led_out\[3\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/kadai5.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/kadai5.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654065260122 "|kadai5|led_out[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_out\[4\] GND " "Pin \"led_out\[4\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/kadai5.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/kadai5.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654065260122 "|kadai5|led_out[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_out\[5\] GND " "Pin \"led_out\[5\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/kadai5.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/kadai5.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654065260122 "|kadai5|led_out[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_out\[6\] GND " "Pin \"led_out\[6\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/kadai5.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/kadai5.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654065260122 "|kadai5|led_out[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_out\[7\] GND " "Pin \"led_out\[7\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/kadai5.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/kadai5.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654065260122 "|kadai5|led_out[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_a\[0\] GND " "Pin \"seg_a\[0\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/kadai5.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/kadai5.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654065260122 "|kadai5|seg_a[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_b\[0\] GND " "Pin \"seg_b\[0\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/kadai5.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/kadai5.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654065260122 "|kadai5|seg_b[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_c\[0\] GND " "Pin \"seg_c\[0\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/kadai5.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/kadai5.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654065260122 "|kadai5|seg_c[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_d\[0\] GND " "Pin \"seg_d\[0\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/kadai5.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/kadai5.v" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654065260122 "|kadai5|seg_d[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_e\[0\] GND " "Pin \"seg_e\[0\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/kadai5.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/kadai5.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654065260122 "|kadai5|seg_e[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_f\[0\] GND " "Pin \"seg_f\[0\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/kadai5.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/kadai5.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654065260122 "|kadai5|seg_f[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_g\[0\] GND " "Pin \"seg_g\[0\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/kadai5.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/kadai5.v" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654065260122 "|kadai5|seg_g[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_h\[0\] GND " "Pin \"seg_h\[0\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/kadai5.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/kadai5.v" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654065260122 "|kadai5|seg_h[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1654065260122 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1654065260239 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/saule/Documents/Quartus/schoolpc/Hardware5/output_files/kadai5.map.smsg " "Generated suppressed messages file C:/Users/saule/Documents/Quartus/schoolpc/Hardware5/output_files/kadai5.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654065261119 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1654065261463 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654065261463 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "25 " "Design contains 25 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "psw_c4 " "No output dependent on input pin \"psw_c4\"" {  } { { "../../hw2019/verilog-src/public/kadai5.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/kadai5.v" 50 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654065261600 "|kadai5|psw_c4"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hex_a\[0\] " "No output dependent on input pin \"hex_a\[0\]\"" {  } { { "../../hw2019/verilog-src/public/kadai5.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/kadai5.v" 56 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654065261600 "|kadai5|hex_a[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hex_a\[1\] " "No output dependent on input pin \"hex_a\[1\]\"" {  } { { "../../hw2019/verilog-src/public/kadai5.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/kadai5.v" 56 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654065261600 "|kadai5|hex_a[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hex_a\[2\] " "No output dependent on input pin \"hex_a\[2\]\"" {  } { { "../../hw2019/verilog-src/public/kadai5.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/kadai5.v" 56 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654065261600 "|kadai5|hex_a[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hex_a\[3\] " "No output dependent on input pin \"hex_a\[3\]\"" {  } { { "../../hw2019/verilog-src/public/kadai5.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/kadai5.v" 56 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654065261600 "|kadai5|hex_a[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hex_b\[0\] " "No output dependent on input pin \"hex_b\[0\]\"" {  } { { "../../hw2019/verilog-src/public/kadai5.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/kadai5.v" 57 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654065261600 "|kadai5|hex_b[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hex_b\[1\] " "No output dependent on input pin \"hex_b\[1\]\"" {  } { { "../../hw2019/verilog-src/public/kadai5.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/kadai5.v" 57 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654065261600 "|kadai5|hex_b[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hex_b\[2\] " "No output dependent on input pin \"hex_b\[2\]\"" {  } { { "../../hw2019/verilog-src/public/kadai5.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/kadai5.v" 57 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654065261600 "|kadai5|hex_b[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hex_b\[3\] " "No output dependent on input pin \"hex_b\[3\]\"" {  } { { "../../hw2019/verilog-src/public/kadai5.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/kadai5.v" 57 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654065261600 "|kadai5|hex_b[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dip_a\[0\] " "No output dependent on input pin \"dip_a\[0\]\"" {  } { { "../../hw2019/verilog-src/public/kadai5.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/kadai5.v" 58 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654065261600 "|kadai5|dip_a[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dip_a\[1\] " "No output dependent on input pin \"dip_a\[1\]\"" {  } { { "../../hw2019/verilog-src/public/kadai5.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/kadai5.v" 58 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654065261600 "|kadai5|dip_a[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dip_a\[2\] " "No output dependent on input pin \"dip_a\[2\]\"" {  } { { "../../hw2019/verilog-src/public/kadai5.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/kadai5.v" 58 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654065261600 "|kadai5|dip_a[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dip_a\[3\] " "No output dependent on input pin \"dip_a\[3\]\"" {  } { { "../../hw2019/verilog-src/public/kadai5.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/kadai5.v" 58 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654065261600 "|kadai5|dip_a[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dip_a\[4\] " "No output dependent on input pin \"dip_a\[4\]\"" {  } { { "../../hw2019/verilog-src/public/kadai5.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/kadai5.v" 58 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654065261600 "|kadai5|dip_a[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dip_a\[5\] " "No output dependent on input pin \"dip_a\[5\]\"" {  } { { "../../hw2019/verilog-src/public/kadai5.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/kadai5.v" 58 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654065261600 "|kadai5|dip_a[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dip_a\[6\] " "No output dependent on input pin \"dip_a\[6\]\"" {  } { { "../../hw2019/verilog-src/public/kadai5.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/kadai5.v" 58 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654065261600 "|kadai5|dip_a[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dip_a\[7\] " "No output dependent on input pin \"dip_a\[7\]\"" {  } { { "../../hw2019/verilog-src/public/kadai5.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/kadai5.v" 58 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654065261600 "|kadai5|dip_a[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dip_b\[0\] " "No output dependent on input pin \"dip_b\[0\]\"" {  } { { "../../hw2019/verilog-src/public/kadai5.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/kadai5.v" 59 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654065261600 "|kadai5|dip_b[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dip_b\[1\] " "No output dependent on input pin \"dip_b\[1\]\"" {  } { { "../../hw2019/verilog-src/public/kadai5.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/kadai5.v" 59 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654065261600 "|kadai5|dip_b[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dip_b\[2\] " "No output dependent on input pin \"dip_b\[2\]\"" {  } { { "../../hw2019/verilog-src/public/kadai5.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/kadai5.v" 59 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654065261600 "|kadai5|dip_b[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dip_b\[3\] " "No output dependent on input pin \"dip_b\[3\]\"" {  } { { "../../hw2019/verilog-src/public/kadai5.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/kadai5.v" 59 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654065261600 "|kadai5|dip_b[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dip_b\[4\] " "No output dependent on input pin \"dip_b\[4\]\"" {  } { { "../../hw2019/verilog-src/public/kadai5.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/kadai5.v" 59 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654065261600 "|kadai5|dip_b[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dip_b\[5\] " "No output dependent on input pin \"dip_b\[5\]\"" {  } { { "../../hw2019/verilog-src/public/kadai5.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/kadai5.v" 59 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654065261600 "|kadai5|dip_b[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dip_b\[6\] " "No output dependent on input pin \"dip_b\[6\]\"" {  } { { "../../hw2019/verilog-src/public/kadai5.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/kadai5.v" 59 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654065261600 "|kadai5|dip_b[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dip_b\[7\] " "No output dependent on input pin \"dip_b\[7\]\"" {  } { { "../../hw2019/verilog-src/public/kadai5.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/kadai5.v" 59 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654065261600 "|kadai5|dip_b[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1654065261600 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "622 " "Implemented 622 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "47 " "Implemented 47 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1654065261603 ""} { "Info" "ICUT_CUT_TM_OPINS" "105 " "Implemented 105 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1654065261603 ""} { "Info" "ICUT_CUT_TM_LCELLS" "470 " "Implemented 470 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1654065261603 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1654065261603 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 64 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 64 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4765 " "Peak virtual memory: 4765 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1654065261642 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 01 15:34:21 2022 " "Processing ended: Wed Jun 01 15:34:21 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1654065261642 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1654065261642 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:40 " "Total CPU time (on all processors): 00:00:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1654065261642 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1654065261642 ""}
