$date
	Sat Jun 29 00:23:07 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb $end
$var wire 4 ! BusOut [3:0] $end
$var reg 4 " BusIn [3:0] $end
$var reg 1 # PCIn $end
$var reg 1 $ PCInc $end
$var reg 1 % PCOut $end
$var reg 1 & clk $end
$var reg 1 ' rst $end
$scope module dut $end
$var wire 4 ( BusIn [3:0] $end
$var wire 1 # PCIn $end
$var wire 1 $ PCInc $end
$var wire 1 % PCOut $end
$var wire 1 & clk $end
$var wire 1 ' rst $end
$var wire 4 ) BusOut [3:0] $end
$var reg 4 * temp [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx *
bx )
b0 (
0'
0&
x%
0$
0#
b0 "
bx !
$end
#2000
b0 *
1'
#5000
1&
#7000
0'
#9000
b101 "
b101 (
#10000
0&
#12000
1#
#15000
b101 *
1&
#17000
0#
#19000
1$
#20000
0&
#25000
b110 *
1&
#30000
0&
#35000
b111 *
1&
#39000
0$
#40000
0&
#41000
b111 !
b111 )
1%
#45000
1&
#50000
0&
#55000
1&
#60000
0&
#65000
1&
#70000
0&
#75000
1&
#80000
0&
#85000
1&
#90000
0&
#95000
1&
#100000
0&
#105000
1&
#110000
0&
#115000
1&
#120000
0&
#125000
1&
#130000
0&
#135000
1&
#140000
0&
#145000
1&
#150000
0&
#155000
1&
#160000
0&
#165000
1&
#170000
0&
#175000
1&
#180000
0&
#185000
1&
#190000
0&
#195000
1&
#200000
0&
