{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1490716260714 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1490716260719 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 28 12:51:00 2017 " "Processing started: Tue Mar 28 12:51:00 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1490716260719 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1490716260719 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab3 -c lab3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab3 -c lab3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1490716260719 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1490716260976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gray.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gray.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 from_gray-behavior " "Found design unit 1: from_gray-behavior" {  } { { "gray.vhd" "" { Text "/home/ec2015/ra169767/prog/mc613/lab3/gray.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1490716261435 ""} { "Info" "ISGN_ENTITY_NAME" "1 from_gray " "Found entity 1: from_gray" {  } { { "gray.vhd" "" { Text "/home/ec2015/ra169767/prog/mc613/lab3/gray.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1490716261435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1490716261435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display_7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file display_7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 display_7seg-Behavior " "Found design unit 1: display_7seg-Behavior" {  } { { "display_7seg.vhd" "" { Text "/home/ec2015/ra169767/prog/mc613/lab3/display_7seg.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1490716261442 ""} { "Info" "ISGN_ENTITY_NAME" "1 display_7seg " "Found entity 1: display_7seg" {  } { { "display_7seg.vhd" "" { Text "/home/ec2015/ra169767/prog/mc613/lab3/display_7seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1490716261442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1490716261442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conv7_seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file conv7_seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conv7_seg-Behavior " "Found design unit 1: conv7_seg-Behavior" {  } { { "conv7_seg.vhd" "" { Text "/home/ec2015/ra169767/prog/mc613/lab3/conv7_seg.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1490716261448 ""} { "Info" "ISGN_ENTITY_NAME" "1 conv7_seg " "Found entity 1: conv7_seg" {  } { { "conv7_seg.vhd" "" { Text "/home/ec2015/ra169767/prog/mc613/lab3/conv7_seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1490716261448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1490716261448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gray_to_bin.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gray_to_bin.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gray_to_bin-Behavior " "Found design unit 1: gray_to_bin-Behavior" {  } { { "gray_to_bin.vhd" "" { Text "/home/ec2015/ra169767/prog/mc613/lab3/gray_to_bin.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1490716261455 ""} { "Info" "ISGN_ENTITY_NAME" "1 gray_to_bin " "Found entity 1: gray_to_bin" {  } { { "gray_to_bin.vhd" "" { Text "/home/ec2015/ra169767/prog/mc613/lab3/gray_to_bin.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1490716261455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1490716261455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demo_setup.vhd 2 1 " "Found 2 design units, including 1 entities, in source file demo_setup.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 demo_setup-Behavior " "Found design unit 1: demo_setup-Behavior" {  } { { "demo_setup.vhd" "" { Text "/home/ec2015/ra169767/prog/mc613/lab3/demo_setup.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1490716261461 ""} { "Info" "ISGN_ENTITY_NAME" "1 demo_setup " "Found entity 1: demo_setup" {  } { { "demo_setup.vhd" "" { Text "/home/ec2015/ra169767/prog/mc613/lab3/demo_setup.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1490716261461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1490716261461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gray_display.vhd 1 0 " "Found 1 design units, including 0 entities, in source file gray_display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gray_display " "Found design unit 1: gray_display" {  } { { "gray_display.vhd" "" { Text "/home/ec2015/ra169767/prog/mc613/lab3/gray_display.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1490716261468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1490716261468 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "demo_setup " "Elaborating entity \"demo_setup\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1490716261540 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LEDR demo_setup.vhd(13) " "VHDL Signal Declaration warning at demo_setup.vhd(13): used implicit default value for signal \"LEDR\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "demo_setup.vhd" "" { Text "/home/ec2015/ra169767/prog/mc613/lab3/demo_setup.vhd" 13 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1490716261542 "|demo_setup"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LEDG demo_setup.vhd(14) " "VHDL Signal Declaration warning at demo_setup.vhd(14): used implicit default value for signal \"LEDG\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "demo_setup.vhd" "" { Text "/home/ec2015/ra169767/prog/mc613/lab3/demo_setup.vhd" 14 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1490716261543 "|demo_setup"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX0 demo_setup.vhd(15) " "VHDL Signal Declaration warning at demo_setup.vhd(15): used implicit default value for signal \"HEX0\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "demo_setup.vhd" "" { Text "/home/ec2015/ra169767/prog/mc613/lab3/demo_setup.vhd" 15 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1490716261543 "|demo_setup"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX1 demo_setup.vhd(16) " "VHDL Signal Declaration warning at demo_setup.vhd(16): used implicit default value for signal \"HEX1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "demo_setup.vhd" "" { Text "/home/ec2015/ra169767/prog/mc613/lab3/demo_setup.vhd" 16 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1490716261543 "|demo_setup"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX2 demo_setup.vhd(17) " "VHDL Signal Declaration warning at demo_setup.vhd(17): used implicit default value for signal \"HEX2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "demo_setup.vhd" "" { Text "/home/ec2015/ra169767/prog/mc613/lab3/demo_setup.vhd" 17 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1490716261543 "|demo_setup"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gray_to_bin gray_to_bin:gray " "Elaborating entity \"gray_to_bin\" for hierarchy \"gray_to_bin:gray\"" {  } { { "demo_setup.vhd" "gray" { Text "/home/ec2015/ra169767/prog/mc613/lab3/demo_setup.vhd" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490716261564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conv7_seg conv7_seg:display " "Elaborating entity \"conv7_seg\" for hierarchy \"conv7_seg:display\"" {  } { { "demo_setup.vhd" "display" { Text "/home/ec2015/ra169767/prog/mc613/lab3/demo_setup.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490716261601 ""}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "conv7_seg.vhd(5) " "VHDL Subtype or Type Declaration warning at conv7_seg.vhd(5): subtype or type has null range" {  } { { "conv7_seg.vhd" "" { Text "/home/ec2015/ra169767/prog/mc613/lab3/conv7_seg.vhd" 5 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Quartus II" 0 -1 1490716261602 "|demo_setup|conv7_seg:display"}
{ "Error" "EVRFX_VHDL_EXPR_HAS_WRONG_NUM_OF_ELEMENTS" "\"0000\" 4 0 conv7_seg.vhd(12) " "VHDL Expression error at conv7_seg.vhd(12): expression \"\"0000\"\" has 4 elements ; expected 0 elements." {  } { { "conv7_seg.vhd" "" { Text "/home/ec2015/ra169767/prog/mc613/lab3/conv7_seg.vhd" 12 0 0 } }  } 0 10324 "VHDL Expression error at %4!s!: expression \"%1!s!\" has %2!d! elements ; expected %3!d! elements." 0 0 "Quartus II" 0 -1 1490716261602 ""}
{ "Error" "EVRFX_VHDL_EXPR_HAS_WRONG_NUM_OF_ELEMENTS" "\"0001\" 4 0 conv7_seg.vhd(13) " "VHDL Expression error at conv7_seg.vhd(13): expression \"\"0001\"\" has 4 elements ; expected 0 elements." {  } { { "conv7_seg.vhd" "" { Text "/home/ec2015/ra169767/prog/mc613/lab3/conv7_seg.vhd" 13 0 0 } }  } 0 10324 "VHDL Expression error at %4!s!: expression \"%1!s!\" has %2!d! elements ; expected %3!d! elements." 0 0 "Quartus II" 0 -1 1490716261602 ""}
{ "Error" "EVRFX_VHDL_EXPR_HAS_WRONG_NUM_OF_ELEMENTS" "\"0010\" 4 0 conv7_seg.vhd(14) " "VHDL Expression error at conv7_seg.vhd(14): expression \"\"0010\"\" has 4 elements ; expected 0 elements." {  } { { "conv7_seg.vhd" "" { Text "/home/ec2015/ra169767/prog/mc613/lab3/conv7_seg.vhd" 14 0 0 } }  } 0 10324 "VHDL Expression error at %4!s!: expression \"%1!s!\" has %2!d! elements ; expected %3!d! elements." 0 0 "Quartus II" 0 -1 1490716261602 ""}
{ "Error" "EVRFX_VHDL_EXPR_HAS_WRONG_NUM_OF_ELEMENTS" "\"0011\" 4 0 conv7_seg.vhd(15) " "VHDL Expression error at conv7_seg.vhd(15): expression \"\"0011\"\" has 4 elements ; expected 0 elements." {  } { { "conv7_seg.vhd" "" { Text "/home/ec2015/ra169767/prog/mc613/lab3/conv7_seg.vhd" 15 0 0 } }  } 0 10324 "VHDL Expression error at %4!s!: expression \"%1!s!\" has %2!d! elements ; expected %3!d! elements." 0 0 "Quartus II" 0 -1 1490716261602 ""}
{ "Error" "EVRFX_VHDL_EXPR_HAS_WRONG_NUM_OF_ELEMENTS" "\"0100\" 4 0 conv7_seg.vhd(16) " "VHDL Expression error at conv7_seg.vhd(16): expression \"\"0100\"\" has 4 elements ; expected 0 elements." {  } { { "conv7_seg.vhd" "" { Text "/home/ec2015/ra169767/prog/mc613/lab3/conv7_seg.vhd" 16 0 0 } }  } 0 10324 "VHDL Expression error at %4!s!: expression \"%1!s!\" has %2!d! elements ; expected %3!d! elements." 0 0 "Quartus II" 0 -1 1490716261602 ""}
{ "Error" "EVRFX_VHDL_EXPR_HAS_WRONG_NUM_OF_ELEMENTS" "\"0101\" 4 0 conv7_seg.vhd(17) " "VHDL Expression error at conv7_seg.vhd(17): expression \"\"0101\"\" has 4 elements ; expected 0 elements." {  } { { "conv7_seg.vhd" "" { Text "/home/ec2015/ra169767/prog/mc613/lab3/conv7_seg.vhd" 17 0 0 } }  } 0 10324 "VHDL Expression error at %4!s!: expression \"%1!s!\" has %2!d! elements ; expected %3!d! elements." 0 0 "Quartus II" 0 -1 1490716261603 ""}
{ "Error" "EVRFX_VHDL_EXPR_HAS_WRONG_NUM_OF_ELEMENTS" "\"0110\" 4 0 conv7_seg.vhd(18) " "VHDL Expression error at conv7_seg.vhd(18): expression \"\"0110\"\" has 4 elements ; expected 0 elements." {  } { { "conv7_seg.vhd" "" { Text "/home/ec2015/ra169767/prog/mc613/lab3/conv7_seg.vhd" 18 0 0 } }  } 0 10324 "VHDL Expression error at %4!s!: expression \"%1!s!\" has %2!d! elements ; expected %3!d! elements." 0 0 "Quartus II" 0 -1 1490716261603 ""}
{ "Error" "EVRFX_VHDL_EXPR_HAS_WRONG_NUM_OF_ELEMENTS" "\"0111\" 4 0 conv7_seg.vhd(19) " "VHDL Expression error at conv7_seg.vhd(19): expression \"\"0111\"\" has 4 elements ; expected 0 elements." {  } { { "conv7_seg.vhd" "" { Text "/home/ec2015/ra169767/prog/mc613/lab3/conv7_seg.vhd" 19 0 0 } }  } 0 10324 "VHDL Expression error at %4!s!: expression \"%1!s!\" has %2!d! elements ; expected %3!d! elements." 0 0 "Quartus II" 0 -1 1490716261603 ""}
{ "Error" "EVRFX_VHDL_EXPR_HAS_WRONG_NUM_OF_ELEMENTS" "\"1000\" 4 0 conv7_seg.vhd(20) " "VHDL Expression error at conv7_seg.vhd(20): expression \"\"1000\"\" has 4 elements ; expected 0 elements." {  } { { "conv7_seg.vhd" "" { Text "/home/ec2015/ra169767/prog/mc613/lab3/conv7_seg.vhd" 20 0 0 } }  } 0 10324 "VHDL Expression error at %4!s!: expression \"%1!s!\" has %2!d! elements ; expected %3!d! elements." 0 0 "Quartus II" 0 -1 1490716261603 ""}
{ "Error" "EVRFX_VHDL_EXPR_HAS_WRONG_NUM_OF_ELEMENTS" "\"1001\" 4 0 conv7_seg.vhd(21) " "VHDL Expression error at conv7_seg.vhd(21): expression \"\"1001\"\" has 4 elements ; expected 0 elements." {  } { { "conv7_seg.vhd" "" { Text "/home/ec2015/ra169767/prog/mc613/lab3/conv7_seg.vhd" 21 0 0 } }  } 0 10324 "VHDL Expression error at %4!s!: expression \"%1!s!\" has %2!d! elements ; expected %3!d! elements." 0 0 "Quartus II" 0 -1 1490716261603 ""}
{ "Error" "EVRFX_VHDL_EXPR_HAS_WRONG_NUM_OF_ELEMENTS" "\"1010\" 4 0 conv7_seg.vhd(23) " "VHDL Expression error at conv7_seg.vhd(23): expression \"\"1010\"\" has 4 elements ; expected 0 elements." {  } { { "conv7_seg.vhd" "" { Text "/home/ec2015/ra169767/prog/mc613/lab3/conv7_seg.vhd" 23 0 0 } }  } 0 10324 "VHDL Expression error at %4!s!: expression \"%1!s!\" has %2!d! elements ; expected %3!d! elements." 0 0 "Quartus II" 0 -1 1490716261603 ""}
{ "Error" "EVRFX_VHDL_EXPR_HAS_WRONG_NUM_OF_ELEMENTS" "\"1011\" 4 0 conv7_seg.vhd(24) " "VHDL Expression error at conv7_seg.vhd(24): expression \"\"1011\"\" has 4 elements ; expected 0 elements." {  } { { "conv7_seg.vhd" "" { Text "/home/ec2015/ra169767/prog/mc613/lab3/conv7_seg.vhd" 24 0 0 } }  } 0 10324 "VHDL Expression error at %4!s!: expression \"%1!s!\" has %2!d! elements ; expected %3!d! elements." 0 0 "Quartus II" 0 -1 1490716261603 ""}
{ "Error" "EVRFX_VHDL_EXPR_HAS_WRONG_NUM_OF_ELEMENTS" "\"1100\" 4 0 conv7_seg.vhd(25) " "VHDL Expression error at conv7_seg.vhd(25): expression \"\"1100\"\" has 4 elements ; expected 0 elements." {  } { { "conv7_seg.vhd" "" { Text "/home/ec2015/ra169767/prog/mc613/lab3/conv7_seg.vhd" 25 0 0 } }  } 0 10324 "VHDL Expression error at %4!s!: expression \"%1!s!\" has %2!d! elements ; expected %3!d! elements." 0 0 "Quartus II" 0 -1 1490716261603 ""}
{ "Error" "EVRFX_VHDL_EXPR_HAS_WRONG_NUM_OF_ELEMENTS" "\"1101\" 4 0 conv7_seg.vhd(26) " "VHDL Expression error at conv7_seg.vhd(26): expression \"\"1101\"\" has 4 elements ; expected 0 elements." {  } { { "conv7_seg.vhd" "" { Text "/home/ec2015/ra169767/prog/mc613/lab3/conv7_seg.vhd" 26 0 0 } }  } 0 10324 "VHDL Expression error at %4!s!: expression \"%1!s!\" has %2!d! elements ; expected %3!d! elements." 0 0 "Quartus II" 0 -1 1490716261603 ""}
{ "Error" "EVRFX_VHDL_EXPR_HAS_WRONG_NUM_OF_ELEMENTS" "\"1110\" 4 0 conv7_seg.vhd(27) " "VHDL Expression error at conv7_seg.vhd(27): expression \"\"1110\"\" has 4 elements ; expected 0 elements." {  } { { "conv7_seg.vhd" "" { Text "/home/ec2015/ra169767/prog/mc613/lab3/conv7_seg.vhd" 27 0 0 } }  } 0 10324 "VHDL Expression error at %4!s!: expression \"%1!s!\" has %2!d! elements ; expected %3!d! elements." 0 0 "Quartus II" 0 -1 1490716261603 ""}
{ "Error" "EVRFX_VHDL_EXPR_HAS_WRONG_NUM_OF_ELEMENTS" "\"1111\" 4 0 conv7_seg.vhd(28) " "VHDL Expression error at conv7_seg.vhd(28): expression \"\"1111\"\" has 4 elements ; expected 0 elements." {  } { { "conv7_seg.vhd" "" { Text "/home/ec2015/ra169767/prog/mc613/lab3/conv7_seg.vhd" 28 0 0 } }  } 0 10324 "VHDL Expression error at %4!s!: expression \"%1!s!\" has %2!d! elements ; expected %3!d! elements." 0 0 "Quartus II" 0 -1 1490716261603 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "conv7_seg:display " "Can't elaborate user hierarchy \"conv7_seg:display\"" {  } { { "demo_setup.vhd" "display" { Text "/home/ec2015/ra169767/prog/mc613/lab3/demo_setup.vhd" 26 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Quartus II" 0 -1 1490716261604 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 17 s 7 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was unsuccessful. 17 errors, 7 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "364 " "Peak virtual memory: 364 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1490716261827 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Mar 28 12:51:01 2017 " "Processing ended: Tue Mar 28 12:51:01 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1490716261827 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1490716261827 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1490716261827 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1490716261827 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 19 s 7 s " "Quartus II Full Compilation was unsuccessful. 19 errors, 7 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1490716262033 ""}
