================================================================================ 
Commit: b5223d6e48e794019aaa6adae6a9a3d0996ccddd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:27:53 2020 +0530 
-------------------------------------------------------------------------------- 
BIOS ID update CI BIOS Version to 2093_00

Original commit date: Wed Feb 26 05:06:36 2020 -0800
Change-Id: I4e555c18266e4ffb86ba7a3f6d03737453115935
Original commit hash: dc2a7167628f88ce870678706811bfc1a5af4e3a

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 41dd2ffec8ea26cd34ce20fb87d8d3fd161d011a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:27:51 2020 +0530 
-------------------------------------------------------------------------------- 
Adding Restricted Tag 

Original commit date: Wed Feb 26 17:13:37 2020 +0530
Change-Id: I3b99b0242e60134af70aaf16aec2bdc8240769cc
Original commit hash: 26769d430855bcfd2101904e4daaace298bde293

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf

================================================================================ 
Commit: e20c1746097570093058070f52bf466da837bec5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:27:48 2020 +0530 
-------------------------------------------------------------------------------- 
Description: Configure CPU root ports retimer
Solution: 
CpuPcieRpInitLib will now directly use PcieSipInitLib to
configure retimer and two retimers presence detect.

Original commit date: Fri Feb 14 17:16:02 2020 +0100
Change-Id: Ia8af20a146ac07903d3909aeda73034557c411de
Original commit hash: be57e0ad90b25e15cd8f355545119e37740fd21b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/JslCpu/IncludePrivate/Register/CpuPcieRegs.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c

================================================================================ 
Commit: 253e4ea3cce9f846017b96ae878e83020997e81f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:27:45 2020 +0530 
-------------------------------------------------------------------------------- 
Code sync for IOMMU and VTD

Original commit date: Thu Feb 20 17:17:12 2020 +0530
Change-Id: If509f79f27691421396c4bcdd3cc242090f14c8d
Original commit hash: d488870a8a0b797d346f349306dc769b84657efd

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/JslCpu/Graphics/LibraryPrivate/PeiDisplayInitFruLib/PeiDisplayInitFruLib.c
ClientOneSiliconPkg/Fru/JslCpu/Graphics/LibraryPrivate/PeiDisplayInitFruLib/PeiDisplayInitFruLib.inf
ClientOneSiliconPkg/Fru/JslCpu/PeiLib.dsc
ClientOneSiliconPkg/IncludePrivate/Library/PeiDisplayInitFruLib.h
ClientOneSiliconPkg/IpBlock/Graphics/IncludePrivate/Library/PeiDisplayInitLib.h
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiDisplayInitLibGen11/PeiDisplayInitLib.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiDisplayInitLibGen11/PeiDisplayInitLib.inf
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiDisplayInitLibGen12/PeiDisplayInitLib.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiDisplayInitLibGen12/PeiDisplayInitLib.inf
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiDisplayInitLibNull/PeiDisplayInitLibNull.c
ClientOneSiliconPkg/Product/JasperLake/SiInit/Pei/SiInitPreMem.c
JasperLakeFspPkg/JasperLakeFspPkg.dsc

================================================================================ 
Commit: ea6fa2abde0682e36489da01a0ec64e902b6532f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:27:41 2020 +0530 
-------------------------------------------------------------------------------- 
New TGL Platform VR

Original commit date: Tue Dec 24 16:37:33 2019 -0800
Change-Id: I83f87794a3b2bafa18239ac0cdfc41fc16a9dd8f
Original commit hash: 8711507f81801cc27002486aa0e2a79634381596

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Include/CpuPowerMgmt.h
ClientOneSiliconPkg/Cpu/Include/Library/CpuPlatformLib.h
ClientOneSiliconPkg/Cpu/Library/PeiDxeSmmCpuPlatformLib/CpuPlatformLibrary.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PowerLimits.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PowerMgmtCommon.h
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PowerMgmtInitPeim.c
ClientOneSiliconPkg/Fru/JslCpu/IncludePrivate/CpuGenInfoFruLib.h
ClientOneSiliconPkg/Fru/JslCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
ClientOneSiliconPkg/Fru/JslCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c
ClientOneSiliconPkg/IpBlock/VoltageRegulator/IncludePrivate/Library/PeiVrLib.h
ClientOneSiliconPkg/IpBlock/VoltageRegulator/LibraryPrivate/PeiVrLib/PeiVrLib.c
ClientOneSiliconPkg/Product/JasperLake/SiInit/Pei/SiInit.c

================================================================================ 
Commit: eda3c48bbe8dc25d9732fff5d22efbabb3107922 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:27:39 2020 +0530 
-------------------------------------------------------------------------------- 
Descrption: System BSOD after S3 resumed under Windows 10 OS if HDD Password enabled
Solution: Add _PR3 and change _S0W as 4 to indicate D3Cold support

Original commit date: Tue Feb 25 14:38:05 2020 +0800
Change-Id: Ia0a1b7bd181dab10692e18178b71da739f6d5b1a
Original commit hash: 301f3f51003d82b1f94d25ea7b4bebb3dd600d3f

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3Pcie.asl

================================================================================ 
Commit: b89fd981ea63fb37887bf933eb6908b6e27da1f3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:27:36 2020 +0530 
-------------------------------------------------------------------------------- 
After bios password settings,do not prompting out enter bios password while booting to the OS.

Original commit date: Tue Feb 25 15:58:53 2020 +0800
Change-Id: Id8ae8bbc10a9ccf43ad87d887796e0adc72a4892
Original commit hash: 48059b7ffc70b882ee279b433e1af65b3aa18e2c

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakePlatSamplePkg/Library/DxePlatformBootManagerLib/BdsPlatform.c

================================================================================ 
Commit: 89642a06fa3986b5fb2effe8f54cc3ef4f588a3b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:27:28 2020 +0530 
-------------------------------------------------------------------------------- 
Description: Enable 3GHZ Frequency support.

Original commit date: Tue Feb 18 13:01:39 2020 +0530
Change-Id: I1fb2c4e6ce0899e21215b20e1e7920613c49d4d9
Original commit hash: d56d4fdc311b5869ccd3fedd9b5e8c7da74383e9

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakePlatSamplePkg/Setup/CpuSetup.hfr

================================================================================ 
Commit: 8e3788cb0f7a7cd192320b7c2ba8f661ded39fd6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:27:21 2020 +0530 
-------------------------------------------------------------------------------- 
Use structure format MSR definition

Original commit date: Mon Jan 20 10:33:36 2020 +0800
Change-Id: Idd08555f485a57b363710db7ed3d58914c3eb682
Original commit hash: a90743e83ca46bce81639354c5612b36ff765ebd

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Include/Library/CpuPlatformLib.h
ClientOneSiliconPkg/Cpu/IncludePrivate/Library/MsrFruLib.h
ClientOneSiliconPkg/Cpu/Library/PeiDxeSmmCpuPlatformLib/CpuPlatformLibrary.c
ClientOneSiliconPkg/Fru/JslCpu/LibraryPrivate/BaseMsrFruLib/BaseMsrFruLib.c

================================================================================ 
Commit: a4d9dbd38843c425438871cdab73ed3a6681744b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:27:19 2020 +0530 
-------------------------------------------------------------------------------- 
Description: Fix build error.

Original commit date: Mon Feb 24 18:44:10 2020 +0530
Change-Id: I0776c22a8efcff687606616cfa96d4d8bbbd3856
Original commit hash: 4643647a1274b648b767b71f52765e65a5563f58

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeFspPkg/Tools/GenPartialHeader/UpdList/FSPM.txt

================================================================================ 
Commit: 6144e1bb62aa9871bdb1f9e717e9c04c25ded567 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:27:15 2020 +0530 
-------------------------------------------------------------------------------- 
Description: Removed acpiexec.exe.

Original commit date: Wed Feb 26 09:55:36 2020 +0800
Change-Id: I338cf1e0207ccf0b62b416727a1fc8f1c5b55c6a
Original commit hash: 8150473383d67cbbc00f199b28db19bd5fd4a885

-------------------------------------------------------------------------------- 
[Changed Files]
ClientCommonPkg/Tools/Iasl/acpiexec.exe

================================================================================ 
Commit: 32626bdf8690a01d9a18254c0a6df3d81e8012b1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:27:13 2020 +0530 
-------------------------------------------------------------------------------- 
Description: Clean up unused Firmware Volume description and DXE drivers

Original commit date: Tue Feb 25 00:26:51 2020 -0800
Change-Id: I470de487dd3ae52ec1513d948432cf93bc0af0c2
Original commit hash: c773dde0bc744c85e1e1cb5051fa6067cff02ead

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BoardPkg.dsc
JasperLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 960eb1d95d2616c56543569fd6ac52494345c75f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:27:05 2020 +0530 
-------------------------------------------------------------------------------- 
BIOS ID update CI BIOS Version to 2092_00

Original commit date: Tue Feb 25 17:34:38 2020 -0800
Change-Id: I022267c4f18c2e98508db153cf502761d91f30dd
Original commit hash: 04ff160fbcfa40abb6b9e13d169171b0d573494c

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 7b8b7a3c94ecd771bdcc24cab6e4c06c522cd975 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:26:51 2020 +0530 
-------------------------------------------------------------------------------- 
Description: Fix Ext FSP Wrapper boot failure and config block alignment

Original commit date: Mon Feb 24 14:07:50 2020 -0800
Change-Id: If1d03e55e7b85089ca9977d47b949ff6662da354
Original commit hash: 5a1db70b336fc8a7265546a4050157cc2fe20327

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/CpuPcieRp/Gen3/CpuPcieConfigGen3.h
ClientOneSiliconPkg/Include/ConfigBlock/CpuPcieRp/Gen3/PciePeiConfig.h

================================================================================ 
Commit: 0d9b272fe12cf982b7bb4642ba2e7ef8be7443c3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:26:45 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

Original commit date: Tue Feb 25 10:37:07 2020 -0800
Change-Id: I27949749b67697d916a1add0d1b86bf5f49dcae4
Original commit hash: c5f128a14e6217dbbf58c1b5bf8ac9a50a1ff757

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec.template

================================================================================ 
Commit: 90bdb4e6a7ba950ec94680bbc1130c387fba467e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:26:40 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Clear WhiteSpace-Git Auto-Commit [Part 2] CI Replace tab characters with two spaces and trim trailing white space

Original commit date: Tue Feb 25 09:36:39 2020 -0800
Change-Id: I83d3232b500edb9b85ed0e78915bbe9f55a64d11
Original commit hash: 4797bb0ca4c48a063b32d7e35a85e742e0b89e9a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/FiaMuxPolicy.h
ClientOneSiliconPkg/Include/Library/PeiFiaMuxConfigInitLib.h
ClientOneSiliconPkg/Include/Ppi/FiaMuxPolicyPpi.h

================================================================================ 
Commit: c25dbfef38808af57a95354d0f614ea8b180200a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:26:30 2020 +0530 
-------------------------------------------------------------------------------- 
Description: SPI Extended Decode Range PchInfoLib implementation

Original commit date: Wed Feb 5 10:41:09 2020 +0100
Change-Id: Ibf061464c4194c1c862a5fd589ac7cf1758b809e
Original commit hash: 2626d144ee90c0ad0a6321a7066d2f0bd12b17d9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/Include/Library/PchInfoLib.h
ClientOneSiliconPkg/Pch/Library/PeiDxeSmmPchInfoLib/PchInfoLibAdl.c
ClientOneSiliconPkg/Pch/Library/PeiDxeSmmPchInfoLib/PchInfoLibEbg.c
ClientOneSiliconPkg/Pch/Library/PeiDxeSmmPchInfoLib/PchInfoLibIcl.c
ClientOneSiliconPkg/Pch/Library/PeiDxeSmmPchInfoLib/PchInfoLibJsl.c
ClientOneSiliconPkg/Pch/Library/PeiDxeSmmPchInfoLib/PchInfoLibTgl.c

================================================================================ 
Commit: 6ede3a6f8d29e264744c96bb9f7f9a2d925a4f85 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:26:27 2020 +0530 
-------------------------------------------------------------------------------- 
Description: Ability for SPI to map host BIOS memory map beyond 16 MB

Original commit date: Tue Feb 4 14:04:44 2020 +0100
Change-Id: I5033d4675e2536368f9eb651f6e10d6bae373223
Original commit hash: 673c056411095f76c4890935e65fb90b8a14520c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Spi/SpiConfig.h
ClientOneSiliconPkg/IpBlock/Spi/IncludePrivate/Library/PeiSpiPolicyLib.h
ClientOneSiliconPkg/IpBlock/Spi/LibraryPrivate/PeiSpiPolicyLib/PeiSpiPolicyLib.c
ClientOneSiliconPkg/IpBlock/Spi/LibraryPrivate/PeiSpiPolicyLib/PeiSpiPolicyLib.inf
ClientOneSiliconPkg/Library/PeiSiPolicyLib/PeiSiPolicyLib.c
ClientOneSiliconPkg/Library/PeiSiPolicyLib/PeiSiPolicyLib.inf
ClientOneSiliconPkg/Library/PeiSiPolicyLib/PeiSiPolicyLibrary.h
ClientOneSiliconPkg/Pch/Include/PchPolicyCommon.h
ClientOneSiliconPkg/SiPkg.dec.template
ClientOneSiliconPkg/UniversalPeiLib.dsc
JasperLakeFspPkg/JasperLakeFspPkg.dsc

================================================================================ 
Commit: 4d1a2921cb209fce3bc7cd187de0a2fb9b50169e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:26:16 2020 +0530 
-------------------------------------------------------------------------------- 
[JSL]Avoid build failure with missing the Pcd declaration on any inf file.

Original commit date: Thu Feb 20 11:28:39 2020 +0800
Change-Id: I569d1592b0bcac6e1bc6c021f949e36723962889
Original commit hash: ab8539fd26911c4459d609e3660368e59f483f1c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuDmi/LibraryPrivate/PeiCpuDmiInitLibVer1/PeiCpuDmiInitLib.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/Library/PeiMemPolicyLib/PeiMemPolicyLib.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/Library/PeiMemPolicyLib/PeiMemPolicyLibFsp.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLib.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLibFsp.inf
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLibVer1.inf
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibFspIcl.inf
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibIcl.inf
ClientOneSiliconPkg/Pch/PchInit/Dxe/PchInitDxeIcl.inf
ClientOneSiliconPkg/Product/JasperLake/SiInit/Pei/SiInit.inf
ClientOneSiliconPkg/Product/JasperLake/SiInit/Pei/SiInitFsp.inf
ClientOneSiliconPkg/Product/JasperLake/SiInit/Pei/SiInitPreMem.inf
ClientOneSiliconPkg/Product/JasperLake/SiInit/Pei/SiInitPreMemFsp.inf
ClientOneSiliconPkg/Product/JasperLake/SiPkgBuildOption.dsc
JasperLakeBoardPkg/Acpi/AdvancedAcpiDxe/AdvancedAcpiDxe.inf
JasperLakeBoardPkg/BiosInfo/BiosInfo.inf
JasperLakeBoardPkg/Library/SiliconInitLib/SiliconInitLib.inf
JasperLakePlatSamplePkg/Features/CapsuleUpdate/BiosInfoRecovery/BiosInfoRecovery.inf
JasperLakePlatSamplePkg/Features/UiApp/UiApp.inf
JasperLakePlatSamplePkg/Library/PeiPolicyDebugLib/PeiPolicyDebugLib.inf
JasperLakePlatSamplePkg/Library/PeiPolicyDebugLib/PeiPolicyDebugLibFsp.inf
JasperLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
JasperLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf
JasperLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.inf
JasperLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPreMem.inf
JasperLakePlatSamplePkg/PlatformInitAdvanced/PolicyInitAdvancedDxe/PolicyInitAdvancedDxe.inf

================================================================================ 
Commit: 45e9c0245ff4875dd39b327e2ba99bbbaed9ffea 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:26:04 2020 +0530 
-------------------------------------------------------------------------------- 
Updating Program registers for SIP17

Original commit date: Sun Feb 16 13:59:25 2020 +0530
Change-Id: Ic8db6a69d694f80d78f22000f37ebadddc227ce5
Original commit hash: fd21faf6e02b23f0abc83344079b4dca673d7eb7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c

================================================================================ 
Commit: 5c4e38b94747645490c9f1b9bff7faf4e57ccfc4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:26:00 2020 +0530 
-------------------------------------------------------------------------------- 
Description: Fix debug print value for VR mailbox PSI 1/2/3/4.

Original commit date: Fri Feb 21 14:15:35 2020 -0800
Change-Id: I3ea89a16a3059cd50af77eb8c787578f02745f55
Original commit hash: 4fac9504241424943d0baa5ecb05f6d7faa08c8f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/VoltageRegulator/LibraryPrivate/PeiVrLib/PeiVrLib.c

================================================================================ 
Commit: fd01496cff70c039d6f90fc3d579751ca49e7302 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:25:49 2020 +0530 
-------------------------------------------------------------------------------- 
BIOS ID update CI BIOS Version to 2091_00

Original commit date: Mon Feb 24 17:51:54 2020 -0800
Change-Id: Id0ccbe979e9c78d03a981a68c75a8dc04271c036
Original commit hash: bed1e5ceba972ed2e7eb8c2b0e1afca58a7cb3f4

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: b63bdbde8053c92bd5c033ca0f6bca432dd302ed 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:25:47 2020 +0530 
-------------------------------------------------------------------------------- 
Description: Code Clean up

Original commit date: Mon Feb 24 14:19:07 2020 -0800
Change-Id: I7a71f35e99d12eb1554f24c83f0cd7536fd0c9a4
Original commit hash: 7d2ef70a4e33e0ff95323d56efa40cb403f76239

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/FiaMuxPolicy.h
ClientOneSiliconPkg/Include/IpStatusHob.h
ClientOneSiliconPkg/Include/Library/PeiFiaMuxConfigInitLib.h
ClientOneSiliconPkg/Include/Library/SiAssertErrorHandlerLib.h
ClientOneSiliconPkg/Include/Library/SmbiosProcessorLib.h
ClientOneSiliconPkg/Include/Ppi/FiaMuxPolicyPpi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/PeiMemPolicyLib/Ia32/MrcOemPlatform.asm
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/MiniBios/CPU/SRC16/crcpm32.asm
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/MiniBios/CPU/SRC32/crcmacros.inc
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/MiniBios/CPU/SRC32/crcoem.inc
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/MiniBios/CPU/SRC32/crcoemhook.asm
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/MiniBios/CPU/SRC32/crcsetup.asm
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/MiniBios/CPU/SRC32/crcstart.asm
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/MiniBios/Common/Pch/PciLib.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/MiniBios/Common/Pch/PciSegmentLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/MiniBios/Common/Pch/PciSegmentLib.h
ClientOneSiliconPkg/Library/DxeSmbiosProcessorLib/DxeSmbiosProcessorLib.c
ClientOneSiliconPkg/Library/DxeSmbiosProcessorLibNull/DxeSmbiosProcessorLibNull.c
ClientOneSiliconPkg/Library/SiAssertErrorHandlerLib/PeiSiAssertErrorHandler.c
ClientOneSiliconPkg/Library/SiAssertErrorHandlerLib/PeiSiAssertErrorHandlerLib.inf
ClientOneSiliconPkg/Library/SiAssertErrorHandlerLib/PeiSiAssertErrorHandlerLibFsp.inf
ClientOneSiliconPkg/Library/TraceHubDebugLibSvenTx/BaseTraceHubDebugLib.c
ClientOneSiliconPkg/Library/TraceHubDebugLibSvenTx/BaseTraceHubDebugLibSvenTx.inf
ClientOneSiliconPkg/Library/TraceHubDebugLibSvenTx/DxeTraceHubDebugLib.c
ClientOneSiliconPkg/Library/TraceHubDebugLibSvenTx/DxeTraceHubDebugLibSvenTx.inf
ClientOneSiliconPkg/Library/TraceHubDebugLibSvenTx/EnableTraceHubData.c
ClientOneSiliconPkg/Library/TraceHubDebugLibSvenTx/EnableTraceHubData.h
ClientOneSiliconPkg/Library/TraceHubDebugLibSvenTx/PeiTraceHubDebugLib.c
ClientOneSiliconPkg/Library/TraceHubDebugLibSvenTx/PeiTraceHubDebugLibSvenTx.inf
ClientOneSiliconPkg/Library/TraceHubDebugLibSvenTx/sventx/api.h
ClientOneSiliconPkg/Library/TraceHubDebugLibSvenTx/sventx/compiler.h
ClientOneSiliconPkg/Library/TraceHubDebugLibSvenTx/sventx/crc32.h
ClientOneSiliconPkg/Library/TraceHubDebugLibSvenTx/sventx/devh.h
ClientOneSiliconPkg/Library/TraceHubDebugLibSvenTx/sventx/event.h
ClientOneSiliconPkg/Library/TraceHubDebugLibSvenTx/sventx/inline.h
ClientOneSiliconPkg/Library/TraceHubDebugLibSvenTx/sventx/platform/UEFI/src/sventx_platform.c
ClientOneSiliconPkg/Library/TraceHubDebugLibSvenTx/sventx/src/sventx_api.c
ClientOneSiliconPkg/Library/TraceHubDebugLibSvenTx/sventx/src/sventx_compiler.c
ClientOneSiliconPkg/Library/TraceHubDebugLibSvenTx/sventx/src/sventx_crc32.c
ClientOneSiliconPkg/Library/TraceHubDebugLibSvenTx/sventx/src/sventx_init.c
ClientOneSiliconPkg/Library/TraceHubDebugLibSvenTx/sventx/src/sventx_inline.c
ClientOneSiliconPkg/Library/TraceHubDebugLibSvenTx/sventx/src/sventx_write.c
ClientOneSiliconPkg/Library/TraceHubDebugLibSvenTx/sventx/sventx.h
ClientOneSiliconPkg/Library/TraceHubDebugLibSvenTx/sventx/sventx_platform.h
ClientOneSiliconPkg/Library/TraceHubDebugLibSvenTx/sventx/sventx_platform_config.h
ClientOneSiliconPkg/Tools/GenNvs/Setup.py

================================================================================ 
Commit: b0b86858c00c35d5fbef4d36dbc463761676cf95 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:25:34 2020 +0530 
-------------------------------------------------------------------------------- 
Fix KW

Original commit date: Wed Feb 19 14:45:01 2020 -0800
Change-Id: I05d339a3f1c861c4b24afc7eb65695bbb05bec41
Original commit hash: 2b684e26eca8f280768f0ff196e237500b1c166c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/PeiVtdInitLib/PeiVtdInitLib.c

================================================================================ 
Commit: 56323b1f7f4b16b733dcbe77fc42c2a504cc1860 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:25:28 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

Original commit date: Mon Feb 24 09:00:36 2020 -0800
Change-Id: I0ef8728f60c149d4db5a86bafba008ed2b48947d
Original commit hash: acccad4ec74f620bfb6e1115f85cbd4318fcf19b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec.template

================================================================================ 
Commit: da8f57254eba4859192eacbf693a5f328dd60849 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:25:23 2020 +0530 
-------------------------------------------------------------------------------- 
Description: Set proper iDisplay Tmodes from BIOS
Solution: 
Change tmode default to 4T. JSL support 2T, 4T, 8T, 16T this change allow to select all supported tmodes.

Original commit date: Mon Feb 24 13:19:03 2020 +0100
Change-Id: I3cd761beee94298f60a6d1fe7898cbe6fe2f57f0
Original commit hash: f85878e2721a45d8efddbfecad453d83ebd83b26

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakePlatSamplePkg/Setup/PchSetup.hfr

================================================================================ 
Commit: 1803afcb4e78655cfbf0d34b064918c882c14b54 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:25:20 2020 +0530 
-------------------------------------------------------------------------------- 
Description: HSIO Lane Assignment (FiaMux) - PeiFiaMuxConfigInit () is not working.
Solution:  Use common interface in MeUtils in Pei and Dxe

Original commit date: Mon Jan 20 14:06:16 2020 +0100
Change-Id: I10b0166b0db0bda9afee053f7f05d673c7880888
Original commit hash: cbaa2c1d8ea28c37d955133968f7fdb8b8695925

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Library/MeFiaMuxLib.h
ClientOneSiliconPkg/Include/Library/MeUtilsLib.h
ClientOneSiliconPkg/IpBlock/Me/Library/PeiDxeSmmMeUtilsLib/MeUtilsCommon.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiDxeSmmMeUtilsLib/MeUtilsDxeLib.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiDxeSmmMeUtilsLib/MeUtilsDxeLib.inf
ClientOneSiliconPkg/IpBlock/Me/Library/PeiDxeSmmMeUtilsLib/MeUtilsPeiLib.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiDxeSmmMeUtilsLib/MeUtilsPeiLib.inf
ClientOneSiliconPkg/IpBlock/Me/Library/PeiDxeSmmMeUtilsLib/MeUtilsSmmLib.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiDxeSmmMeUtilsLib/MeUtilsSmmLib.inf

================================================================================ 
Commit: e888f6e70297f12131695e84e120a84e9ebcfd55 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:25:16 2020 +0530 
-------------------------------------------------------------------------------- 
Description: Support for retimer presence detect configuration for SIP16 root ports.

Original commit date: Mon Feb 3 16:04:54 2020 +0100
Change-Id: I67d2b5158f60b4c0da28eb39d8cc281a629970b5
Original commit hash: 4380aa4ec9088f63b8fec0d1dea3e7a405b47d49

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/JslCpu/IncludePrivate/Register/CpuPcieRegs.h
ClientOneSiliconPkg/Include/PcieRegs.h
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Library/PeiPcieSipInitLib.h
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Register/PcieSipRegs.h
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipInitLib.c

================================================================================ 
Commit: 8a729bca82fba99b2c99ff209969cf1bc9c4efae 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:25:12 2020 +0530 
-------------------------------------------------------------------------------- 
Removing extra added debug messgaes.


Original commit date: Wed Jan 29 17:36:40 2020 +0530
Change-Id: Ibd2f1252a4e3dcfbb3e40ea28561fb406fd3bf6f
Original commit hash: 196ede00ea78c2ae91bf2d2e9c0be8edc4ce51e9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuDmi/LibraryPrivate/PeiCpuDmiInitLibVer2/PeiCpuDmi16.c

================================================================================ 
Commit: 1a4b37de0f3a4dc1a17b9365311ceee96481c8c5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:25:11 2020 +0530 
-------------------------------------------------------------------------------- 
Description: Update setup options and MRC input.

Original commit date: Sun Feb 2 07:31:35 2020 -0800
Change-Id: I5357033fda12cb6a24b533ec7582377a7deed1cf
Original commit hash: f6fe39f7cd699e8d20e36893740b00667fc074a8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Memory/Ver3/MemoryConfig.h
ClientOneSiliconPkg/SystemAgent/Library/PeiSaPolicyLib/SaPrintPolicy.c

================================================================================ 
Commit: 3a3bc964010fa3c8418495e599731a0f5c62e251 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:25:04 2020 +0530 
-------------------------------------------------------------------------------- 
Remove ClientOneSiliconPkg's dependency on ClientSiliconPkg-Step2-Fix missing part
  1. Move SmbiosProcessorLib.h to C1S from ClientCommonPkg.

Original commit date: Mon Feb 24 11:25:00 2020 +0800
Change-Id: I82910e217a810851739538bc03e3e0d86ecf18d7
Original commit hash: 1e30b593cb08bcb07d79918a4fff5e1196e99fdc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Library/SmbiosProcessorLib.h

================================================================================ 
Commit: 96c3bfe67d81fb3ab62d6c5ca04f0665e78ed32b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:24:59 2020 +0530 
-------------------------------------------------------------------------------- 
Description: HT Enable/Disable including per core HT disable.

Original commit date: Thu Feb 20 16:25:14 2020 +0800
Change-Id: I01c091a3649a106b922e1261045bab08402bd661
Original commit hash: d96eb355d25a9d26fdb86cf6b261d84333c6f700

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/IncludePrivate/Library/BaseOcFruLib.h
ClientOneSiliconPkg/Fru/JslCpu/Overclocking/LibraryPrivate/BaseOcFruLib/BaseOcFruLib.c
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcInitLib/PeiOcInitLib.c

================================================================================ 
Commit: 63053580c2e3d354dfd63edcb78052c02bc5dee1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:24:49 2020 +0530 
-------------------------------------------------------------------------------- 
Description: Code Cleanup of unused registers.

Original commit date: Tue Feb 18 18:20:20 2020 +0800
Change-Id: I10063e038de4ea249b985330fe2e4b4fa823bc8d
Original commit hash: 213ad7e97d5a071a8ab0bad54ee50e4259c2c7f4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Include/CpuRegs.h

================================================================================ 
Commit: 8a9a23943d5c5f647d1e5e9b4bb5ee04b791eb63 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:24:44 2020 +0530 
-------------------------------------------------------------------------------- 
C1S sv restricted code removal

Original commit date: Fri Feb 21 15:25:45 2020 +0800
Change-Id: I49a38736730e9e4fe7e69027a005345501ea1f42
Original commit hash: 199af286868135c51a36b0981746a8e2d3f724e1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Services/MrcMemoryMap.c
ClientOneSiliconPkg/Pch/PchSmiDispatcher/Smm/PchSmmCore.c

================================================================================ 
Commit: 87dc6b14b954386d9871ce2a3598b640ba2e2acc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:24:42 2020 +0530 
-------------------------------------------------------------------------------- 
[JSL] Removing Preboot BLE options

Original commit date: Fri Feb 21 14:36:56 2020 +0800
Change-Id: I075dbf4791508d70f6c9c1c7a6a7e3d0b5bebf6d
Original commit hash: 0d8dc12690f96620c17180ce779822c8a973724a

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakePlatSamplePkg/Setup/ConnectivitySetup.hfr
JasperLakePlatSamplePkg/Setup/ConnectivitySetup.uni

================================================================================ 
Commit: d5c1e4c0a274c00bfc02311351d587260103e3a1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:24:41 2020 +0530 
-------------------------------------------------------------------------------- 
BIOS ID update CI BIOS Version to 2087_00

Original commit date: Sun Feb 23 17:32:56 2020 -0800
Change-Id: I757be9a7eb8b6006ca7e390f3bf8c14b43f71871
Original commit hash: 930559f16f8437696ea386e3838ffa3a5424f29a

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: b0d3045177409bd553f45c454620141110eb0b1f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:24:33 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

Original commit date: Sun Feb 23 09:03:12 2020 -0800
Change-Id: I82777428f85d427d23a708fa0b630aa9a78775f0
Original commit hash: 5288d4bacac31bf5d71a5d07d5c56791776b4c93

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec.template

================================================================================ 
Commit: aebead84086c14c59f812c28f9f190f8d9383be6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:24:32 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit WeeklyUpdate_FSP/RC CI

Original commit date: Sun Feb 23 08:49:59 2020 -0800
Change-Id: I43ef16295506ef19867a13c32618aeb4a6abefd6
Original commit hash: 1668d783ad137d0da193828e50432aef68ceafbb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec.template

================================================================================ 
Commit: 02b434b4d2abf535f9016721ac92d6558a5d6319 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:24:25 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] JSL Auto-Commit BIOS ID update CI BIOS Version to 2086_00

Original commit date: Sat Feb 22 17:32:40 2020 -0800
Change-Id: I1e01f3baeefc11758c2de9ba0f1c6ba15a18496a
Original commit hash: d8cfab79b54b3ecf19b205843cc40af173e9a4bd

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 7d6656afc40e06111bf5eb8b8015556c41950cfd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:24:23 2020 +0530 
-------------------------------------------------------------------------------- 
Description: Code Clean up

Original commit date: Fri Feb 21 11:56:12 2020 -0800
Change-Id: I587e0593747c8d7b329235923da4586b3eb0039a
Original commit hash: 1d6570dc9518db839a39337dac065081b8941630

-------------------------------------------------------------------------------- 
[Changed Files]
ClientSiliconPkg/ClientSiliconPkg.dec
ClientSiliconPkg/ClientSiliconPkg.dsc
ClientSiliconPkg/Include/ConfigBlock.h
ClientSiliconPkg/Include/FirmwareVersionInfoHob.h
ClientSiliconPkg/Include/Library/ConfigBlockLib.h
ClientSiliconPkg/Library/BaseConfigBlockLib/BaseConfigBlockLib.c
ClientSiliconPkg/Library/BaseConfigBlockLib/BaseConfigBlockLib.inf

================================================================================ 
Commit: 2858c1a878293cef50fcd94288481b1da669ae82 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:24:22 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

Original commit date: Sat Feb 22 09:00:28 2020 -0800
Change-Id: I2c67f4bed41808704daa4f1beeb33e1b5216b9e7
Original commit hash: 04759cda7f673ea58ecbb76cd0271b0685757605

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec.template

================================================================================ 
Commit: 4276f42e4a3affa4929e9f94fee1b61de07add1e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:24:11 2020 +0530 
-------------------------------------------------------------------------------- 
BIOS ID update CI BIOS Version to 2085_00

Original commit date: Fri Feb 21 17:33:24 2020 -0800
Change-Id: I062969876d1e159ce11b8747172677ae8efbc653
Original commit hash: b7a999b6c6b6591b71be95b933ccb1452a1459ad

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 2962092713762219a7f873c38d85d5dd084a811d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:23:52 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

Original commit date: Fri Feb 21 08:58:50 2020 -0800
Change-Id: Ia94e2d80761c85ccc6df14953c6043c12f9249a6
Original commit hash: 57a701699ef12ed0c5ec86296af22ef730a76c22

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec.template

================================================================================ 
Commit: 9b916706649cb805dfd5f2778f2257691739b7d5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:23:40 2020 +0530 
-------------------------------------------------------------------------------- 
Description: S5 exit is not working after s3->s4 and ME SOL device enable/disable in Auto mode

Original commit date: Wed Feb 12 12:50:52 2020 +0100
Change-Id: I8efbd82d2f90e375452e67aa187c123357427abc
Original commit hash: 2a5a99c21b753571273ef7cf8d1a96aa898bc0af

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Sps/SpsPeiConfig.h

================================================================================ 
Commit: 6733f0b8957a1ec99efaf97978a47d11214dd4af 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:23:33 2020 +0530 
-------------------------------------------------------------------------------- 
Description: Relocate PCD DSC include

Original commit date: Tue Jan 21 00:58:13 2020 -0800
Change-Id: I4e243d6b227080da3e70973f135e92e6dbd7393d
Original commit hash: 9dd8ce93d409e822c72ba035974eeaf9e75ce176

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BoardPkg.dsc

================================================================================ 
Commit: c5ade3acb5e72c74067a8a8be6045c3dedcf9c4c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:23:18 2020 +0530 
-------------------------------------------------------------------------------- 
Description :Add FishhawkFalls support.

Original commit date: Tue Feb 11 14:46:15 2020 -0800
Change-Id: Ifc3e3c07c7ebb4edb6175de006716f5f638e73a6
Original commit hash: 28bc0c4c64f473847afcd3fa175874c905efdf93

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec.template

================================================================================ 
Commit: 4e2845a7c0b69d3138df7dadf9314cad4e80be87 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:23:17 2020 +0530 
-------------------------------------------------------------------------------- 
Description: Remove obsolete PCD's

Original commit date: Wed Feb 19 08:47:33 2020 +0800
Change-Id: Ifadf7e5c1e664a2a60bb627d7db56a5cee541cde
Original commit hash: 7680922336f0021d180b7ca989b8a810b766165c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec.template

================================================================================ 
Commit: 211328fd6c0368341cb9dc92185fac4b5ce55acc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:23:15 2020 +0530 
-------------------------------------------------------------------------------- 
BIOS ID update CI BIOS Version to 2084_01

Original commit date: Thu Feb 20 17:36:32 2020 -0800
Change-Id: Ib761019aca2388d075c7603d2a326e420f6daf49
Original commit hash: d13cb965f6303a5c023f0bf51c625a409e075e09

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: ec18b9a0c98847d6c07b6f17ae38d1886b9aabc8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:22:56 2020 +0530 
-------------------------------------------------------------------------------- 
Description: slps0 to PS_ON timer value  to be programmed to correct value

Original commit date: Wed Feb 19 14:38:32 2020 -0800
Change-Id: I525185e0697ffdb13c0b0212b55e02c704b73e54
Original commit hash: 7d5a35dccafbea6fd119e44b24a3586b386078c5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Register/PmcRegs.h
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLib.c

================================================================================ 
Commit: 96966aab9dacc7d2d66cff245ba695a6b01cc589 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:22:40 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

Original commit date: Thu Feb 20 08:59:23 2020 -0800
Change-Id: I34fa2642b46cc65045f9e2bd6245f0252d7a19bd
Original commit hash: 8f8bba3ac67bee3393af597f612ee0239ac7c820

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec.template

================================================================================ 
Commit: d37d28725a34319941e4dc5bc2182bc2da272e63 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:22:27 2020 +0530 
-------------------------------------------------------------------------------- 
Description: aliginig PG2 and PG3 to Fru directory.

Original commit date: Tue Feb 11 14:58:17 2020 +0530
Change-Id: I159b570ba96fe229c43aeb76092d47d06576601c
Original commit hash: 2fe63bbd2ebe1df450a99da125887da039278c94

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/JslCpu/Graphics/Library/PeiDxeSmmGraphicsInfoFruLib/GraphicsInfoFruLib.c
ClientOneSiliconPkg/Fru/JslCpu/Graphics/Library/PeiDxeSmmGraphicsInfoFruLib/GraphicsInfoFruLib.inf
ClientOneSiliconPkg/Include/Library/GraphicsInfoFruLib.h
ClientOneSiliconPkg/Include/Library/GraphicsInfoLib.h
ClientOneSiliconPkg/IpBlock/Graphics/IncludePrivate/Library/PeiGraphicsInitLib.h
ClientOneSiliconPkg/IpBlock/Graphics/Library/PeiDxeSmmGraphicsInfoLib/GraphicsInfoLib.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiDisplayInitLibGen11/PeiDisplayInitLib.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiDisplayInitLibGen12/PeiDisplayInitLib.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen11/PeiGraphicsInitLib.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen11/PeiGraphicsPmInit.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen12/PeiGraphicsInitLib.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen12/PeiGraphicsPmInit.c

================================================================================ 
Commit: 86cd3da5b3beb250eaab95ae298126b0ebddedba 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:22:25 2020 +0530 
-------------------------------------------------------------------------------- 
Description: Fix for erase granularity check
Solution: Fixing issue where SPI component supported erase granularity was read
from invalid VSCC on systems with only 1 SPI Flash Component

Original commit date: Tue Feb 18 16:09:30 2020 +0100
Change-Id: I2fa32ce44a9c2cd9fc49108e0e0934309efc000c
Original commit hash: 25df17133abe4dc0f6cadf5d60b0a101a43c5434

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Spi/LibraryPrivate/BaseSpiCommonLib/SpiCommon.c

================================================================================ 
Commit: eeeca156abc3c40716c5692b13562b90ac466aa3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:22:24 2020 +0530 
-------------------------------------------------------------------------------- 

Issue: Anti-Rollback SVN entity increased.
Resolution: Re-allocate memory based on the returned entry number.

Original commit date: Thu Feb 20 10:18:39 2020 +0800
Change-Id: I51e208efb96535094a61e56c986716c4fbf1c9d8
Original commit hash: e69fe7b87e9f6184e45daca14b88391fcfed0a5b

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakePlatSamplePkg/Setup/MeSetup.c

================================================================================ 
Commit: e88befbcc860825285d200333de6fbff4f6bf20d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:22:23 2020 +0530 
-------------------------------------------------------------------------------- 
BIOS ID update CI BIOS Version to 2084_00

Original commit date: Thu Feb 20 04:46:16 2020 -0800
Change-Id: I74e296b7c830f5a57f28a8ada81ba7ed97cea0c5
Original commit hash: 6dec55baafee7f7718573d47c55873a7aafa3c4f

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 9d6acb5c7ad87c3673d9220e1f659ec31463c9e1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:22:21 2020 +0530 
-------------------------------------------------------------------------------- 
Revert "Removed PMTCS register programming from CPU TraceHub initialization."

This reverts commit ae591f44804e84dbba6d4b972aa47237ea253277.

Original commit date: Thu Feb 20 02:17:51 2020 -0800
Change-Id: I1042f8651b0e11a6827ce359d5d7b62a889e8088
Original commit hash: ffc5a8e5defca99545e699c145d0fba8fb9f2278

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/TraceHub/LibraryPrivate/PeiCpuTraceHubLib/PeiCpuTraceHubLib.c

================================================================================ 
Commit: e8e8c31b01f9a8a1e0d59cdec9bc854c385b19e4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:22:14 2020 +0530 
-------------------------------------------------------------------------------- 
ClientCommonPkg/Universal/SimpleBootFlagDxDescription: Code clean up.

Original commit date: Thu Feb 20 13:12:17 2020 +0800
Change-Id: I84756825c09489e6a51a62c2db6909273d667709
Original commit hash: a9f1aa293aaa5b60c267fb6ffffbf4f54d27bb78

-------------------------------------------------------------------------------- 
[Changed Files]
ClientCommonPkg/Include/SimpleBootFlag.h
ClientCommonPkg/Universal/SimpleBootFlagDxe/SimpleBootFlag.c
ClientCommonPkg/Universal/SimpleBootFlagDxe/SimpleBootFlag.inf
ClientCommonPkg/Universal/SimpleBootFlagDxe/SimpleBootFlagInternal.h
JasperLakeBoardPkg/BoardPkg.dsc
JasperLakeBoardPkg/BoardPkg.fdf
JasperLakeBoardPkg/BoardPkgConfig.dsc
JasperLakeBoardPkg/BoardPkgConfigDefault.dsc
JasperLakeBoardPkg/Library/PeiBootModeLib/PeiBootModeLib.c
JasperLakeBoardPkg/Library/PeiBootModeLib/PeiBootModeLibInternal.h
JasperLakePlatSamplePkg/PlatformPkg.dec

================================================================================ 
Commit: 4f7c4f26f0bfe9a76245dc0c4a15f37a05247488 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:22:10 2020 +0530 
-------------------------------------------------------------------------------- 
Remove obsolete PCD 

Original commit date: Wed Feb 19 11:20:48 2020 +0800
Change-Id: I206a9327c095fe2a3f683faed5757d60e76549c8
Original commit hash: 8feafc49924ab27437c16f650e5eb796df78b66d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec.template

================================================================================ 
Commit: 13fe586414cf72bf41b8f79b288e67926dd05ea4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:22:04 2020 +0530 
-------------------------------------------------------------------------------- 
Description:  Add 10 bit tag support
Solution: It is disabled for PCH SIP17 but BIOS need to clear the bits.

Original commit date: Tue Feb 11 22:10:25 2020 +0530
Change-Id: I78cc4855a56bfaff91c6ce05431e799f460daf4c
Original commit hash: 88d39869f0aa729402e46571c123fbccade06756

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/JslCpu/IncludePrivate/Register/CpuPcieRegs.h
ClientOneSiliconPkg/Include/PcieRegs.h
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Library/PeiPcieSipInitLib.h
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Register/PcieSipRegs.h
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipInitLib.c

================================================================================ 
Commit: f8a9eea22a4fc31029dc081c0ebab60f0eacc351 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:22:03 2020 +0530 
-------------------------------------------------------------------------------- 
Fix build issues.

Original commit date: Wed Feb 12 10:43:39 2020 +0800
Change-Id: I87ae921e1e84c5bc15e719a087527d93d70d8904
Original commit hash: cf1cccfc6c7b6e8c8d0abde43e13e773b69ada88

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Amt/AmtInit/Dxe/AmtInitDxe.inf

================================================================================ 
Commit: cc741be9f89fba7e6c86fb968f815b0122ec6a26 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:21:59 2020 +0530 
-------------------------------------------------------------------------------- 
Code clean up.

Original commit date: Wed Feb 12 14:04:19 2020 +0800
Change-Id: Ie8d513cd4dc2cae1ba84067d821302a61c25d298
Original commit hash: 0dec6372e5ed7564fddd7f3180a14ff6f978a47b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientCommonPkg/ClientCommonPkg.dec
ClientCommonPkg/Include/Library/KeyboardLedsLib.h
ClientCommonPkg/Include/Protocol/KeyboardLeds.h
ClientCommonPkg/Library/DxeKeyboardLedsLib/DxeKeyboardLedsLib.c
ClientCommonPkg/Library/DxeKeyboardLedsLib/DxeKeyboardLedsLib.inf

================================================================================ 
Commit: 2ac5fb47987c9ced5514f6860417840187bdb3c2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:21:49 2020 +0530 
-------------------------------------------------------------------------------- 
BIOS ID update CI BIOS Version to 2083_01

Original commit date: Wed Feb 19 17:43:36 2020 -0800
Change-Id: I921a9845ec17fe205999d182fb0630e6f309e877
Original commit hash: a59cb3105d635efacc47fc0e9dfda91fa1056e42

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 2c437295e9917a69d0b45db0bc8b46f89f0e558a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:21:35 2020 +0530 
-------------------------------------------------------------------------------- 
Added support for TGL E2E Check the Checker

Original commit date: Mon Feb 17 16:19:06 2020 +0800
Change-Id: Ie0c00185fb5c44fbf9083892b32a7e27794ae5a8
Original commit hash: 26f53af6a490ad1188484f3d62b321093d62edd2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Fusa/LibraryPrivate/PeiFusaE2eCtcLib/PeiFusaE2eCtcLib.c

================================================================================ 
Commit: a3cd6479a617ff2bf87240e8da9ada35de0176b8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:21:31 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

Original commit date: Wed Feb 19 09:01:49 2020 -0800
Change-Id: Iea16837038d4ee326b5f69a6b4a5dcd96b30628f
Original commit hash: 653c72a99d47155cba3642c5fc9a379dbfe092b8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec.template

================================================================================ 
Commit: 49b119931970c8f404569814bed70239af1080f2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:21:16 2020 +0530 
-------------------------------------------------------------------------------- 
BIOS ID update CI BIOS Version to 2083_00

Original commit date: Wed Feb 19 03:56:41 2020 -0800
Change-Id: Idcbe207b0e3a2c86c25ec572dccd71e9eea2494e
Original commit hash: 72e0f097c0331fa3733c22d5a2d5da359224b37c

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: fb0c71c8668e7da3991c411cf52e6401555abc33 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:21:15 2020 +0530 
-------------------------------------------------------------------------------- 
[JSL]Disable PeiGraphics for performance improvement
 
Original commit date: Fri Feb 14 10:45:06 2020 +0530
Change-Id: I6c2f7c592c0b3d5407027425134841765a34d41d
Original commit hash: 8f11926dcdfc14921f44c1f622c07b7b841b3a96

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakePlatSamplePkg/Setup/SaSetup.hfr

================================================================================ 
Commit: 075f934bcc4a5571a7f9c38e42c33a9ecd1544c8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:21:13 2020 +0530 
-------------------------------------------------------------------------------- 
[JSL] - Added PD version into Bios Platform information.

Original commit date: Tue Feb 18 15:31:03 2020 +0530
Change-Id: Ic0d24eea9eee543c2edb1832780baca6bee526a0
Original commit hash: 245c547fec9b75c89f3ddd5a9d8d787a3660ebef

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakePlatSamplePkg/Include/Library/EcLib.h
JasperLakePlatSamplePkg/Library/BaseEcLib/BaseEcLib.c
JasperLakePlatSamplePkg/Library/BaseEcLibNull/BaseEcLibNull.c
JasperLakePlatSamplePkg/Setup/PlatformSetup.c
JasperLakePlatSamplePkg/Setup/PlatformSetup.hfr
JasperLakePlatSamplePkg/Setup/PlatformSetup.uni
JasperLakePlatSamplePkg/Setup/Setup.inf

================================================================================ 
Commit: c697ca93252a070f0d91435eac418393e4777fc6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:21:10 2020 +0530 
-------------------------------------------------------------------------------- 
Description: Not use PEI Policy definition in Dxe

Original commit date: Thu Feb 6 09:31:57 2020 +0100
Change-Id: I431f79f00968ecf0e728b6836797fd8e9719b398
Original commit hash: 3dc82c5dcf120b8436535b206765b2070aae9a17

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Sps/SpsCommonConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/Sps/SpsDxeConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/Sps/SpsPeiConfig.h

================================================================================ 
Commit: 05588c161a417f878cb30cdc8eaafc075e936ef0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:20:53 2020 +0530 
-------------------------------------------------------------------------------- 
BIOS ID update CI BIOS Version to 2082_00

Original commit date: Tue Feb 18 17:33:35 2020 -0800
Change-Id: I3c70b1e615a8eafa0fdc6b7b0707267c9e62ee2c
Original commit hash: be1df5fa266dff47c50a3418ae8e7e4d0d15eba4

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 538b82d88229cae10bdecf44ed05753be6bdf61b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:20:35 2020 +0530 
-------------------------------------------------------------------------------- 
BIOS does not retain overridden IMON slope/offset values.

Original commit date: Thu Feb 13 10:52:32 2020 +0530
Change-Id: I7ce2beecbf898eccd967d8ce83bb6b08af9000ea
Original commit hash: 24676520e3d7f591af482f729b5b97c6d8adeaf5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Library/PeiDxeSmmCpuMailboxLib/MaiboxLibrary.c
ClientOneSiliconPkg/Fru/JslCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c

================================================================================ 
Commit: af056ea374c1778eb03f430f70d4b99597670fa0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:20:32 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

Original commit date: Tue Feb 18 09:01:49 2020 -0800
Change-Id: Ic00bfbc16e46483f5858fb2a4de878cae1acd92e
Original commit hash: 431d6ab35dba4030e0fa1a036bb62a4add104d8c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec.template

================================================================================ 
Commit: ce5060b1755b2ce8c4a8b23fa94f8b1e45fa018c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:20:23 2020 +0530 
-------------------------------------------------------------------------------- 
Description: Disabling ADSP bar by PSF not by HDAudio subsystem logic.

Original commit date: Mon Feb 3 10:27:10 2020 -0800
Change-Id: I55d52063e803fd024e285a332018277cd47c3c9b
Original commit hash: 786fae2019b165ad096e24532027bc429ac8f243

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Hda/LibraryPrivate/PeiHdaInitLib/PeiHdaInitLib.c
ClientOneSiliconPkg/IpBlock/Psf/IncludePrivate/Library/PsfLib.h
ClientOneSiliconPkg/IpBlock/Psf/LibraryPrivate/PsfLib/PsfLibVer1.c
ClientOneSiliconPkg/IpBlock/Psf/LibraryPrivate/PsfLib/PsfLibVer2.c
ClientOneSiliconPkg/IpBlock/Psf/LibraryPrivate/PsfLib/PsfLibVer3.c
ClientOneSiliconPkg/IpBlock/Psf/LibraryPrivate/PsfLib/PsfLibVer4.c
ClientOneSiliconPkg/Pch/Include/Register/PchRegsPsf.h

================================================================================ 
Commit: e4822eda8328dba679414cec165eb8899d6c7003 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:20:15 2020 +0530 
-------------------------------------------------------------------------------- 
Description: Updated EBG SKU mapping with available Device IDs

Original commit date: Thu Feb 13 14:51:11 2020 +0100
Change-Id: I8e61a3abc8e8ebf4c4945a998a5f846dbfa4c488
Original commit hash: 4eab1bffdd699de6d5668c6b54c22be60a16373a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/Include/Register/PchRegsLpcEbg.h
ClientOneSiliconPkg/Pch/Library/PeiDxeSmmPchInfoLib/PchInfoLibEbg.c

================================================================================ 
Commit: 203f4c863958c9362591903a3e5479258373fe9a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:20:14 2020 +0530 
-------------------------------------------------------------------------------- 
Description: By default PRMRR Size is set as 1MB, even when C6DRAM or SGX is disabled.

Original commit date: Mon Feb 17 21:49:22 2020 +0530
Change-Id: I6c7d0dd425430a18772ad759187064795445cb62
Original commit hash: 824374f5a2e0ec26080fdd8c923518f2c8a2aa30

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/PeiCpuPolicyLibPreMem.c

================================================================================ 
Commit: 544c5a175d1ff7023f47a4a582359a7158df171d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:20:13 2020 +0530 
-------------------------------------------------------------------------------- 
Remove obsolete PCD's.

Original commit date: Mon Feb 17 15:40:48 2020 +0800
Change-Id: Ib5a503982c9c56af1681e650d5e2428d52cdb4a3
Original commit hash: 2ac0d89471b20d41a906d2d1283944551e5b161a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec.template

================================================================================ 
Commit: 83edb167d620bb4e65625da15cdfecfe912828bb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:20:12 2020 +0530 
-------------------------------------------------------------------------------- 
Description: Add support for 255 P-states
The following changes were done:
1. Added method OSRD in SPS ACPI.
2. Added MKHI_MSG_NM_HOST_CFG_REQ 

Original commit date: Tue Feb 11 09:00:09 2020 +0100
Change-Id: I56c1aa806493a8acd3eb36c085bb596e1c6c32fd
Original commit hash: 408de582150d03c7915193dfd2ee256543ee1146

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Me/HeciTransport/HeciTransportCoreLib/HeciTransportCore.h
ClientOneSiliconPkg/IpBlock/Me/HeciTransport/HeciTransportCoreLib/HeciTransportCoreLib.c
ClientOneSiliconPkg/IpBlock/Me/HeciTransport/HeciTransportCoreLib/HeciTransportCoreLib.inf

================================================================================ 
Commit: e1b36e7c42bd89696b83f88b2ae23c4209c31e9e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:20:03 2020 +0530 
-------------------------------------------------------------------------------- 
Remove obsolete PCD

Original commit date: Mon Feb 17 08:10:17 2020 +0800
Change-Id: I38be8b0415291bc24baf002432f7a41895e51ce0
Original commit hash: f608932431fd4a864d10b6552c04832e38627a31

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/JasperLake/JasperLakeSiliconPkg.dsc
ClientOneSiliconPkg/SiPkg.dec.template
JasperLakeFspPkg/JasperLakeFspPkgConfig.dsc
JasperLakePlatSamplePkg/Tools/ToolScripts/FitGen/postbuildFitGen.bat

================================================================================ 
Commit: cbc41a0218b98115a8c894832167bf67e9a3756c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:20:02 2020 +0530 
-------------------------------------------------------------------------------- 
Description Code clean up 

Original commit date: Mon Feb 10 10:16:16 2020 +0800
Change-Id: Idcc81ac74c86f3adbd2694989209f674dfddb492
Original commit hash: f87dba5d6791740896c76169085d93fb865b004d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientCommonPkg/Include/Guid/HddPasswordSecurityVariable.h
ClientCommonPkg/Include/Protocol/HddPasswordNotify.h
ClientCommonPkg/Universal/HddPassword/Dxe/HddPassword.vfr
ClientCommonPkg/Universal/HddPassword/Dxe/HddPasswordDxe.c
ClientCommonPkg/Universal/HddPassword/Dxe/HddPasswordDxe.h
ClientCommonPkg/Universal/HddPassword/Dxe/HddPasswordDxe.inf
ClientCommonPkg/Universal/HddPassword/Dxe/HddPasswordNVDataStruc.h
ClientCommonPkg/Universal/HddPassword/Dxe/HddPasswordStrings.uni
ClientCommonPkg/Universal/HddPassword/Smm/AhciMode.c
ClientCommonPkg/Universal/HddPassword/Smm/AhciMode.h
ClientCommonPkg/Universal/HddPassword/Smm/HddPasswordSmm.c
ClientCommonPkg/Universal/HddPassword/Smm/HddPasswordSmm.h
ClientCommonPkg/Universal/HddPassword/Smm/HddPasswordSmm.inf
ClientCommonPkg/Universal/HddPassword/Smm/Ia32/Lfence.nasm
ClientCommonPkg/Universal/HddPassword/Smm/IdeMode.c
ClientCommonPkg/Universal/HddPassword/Smm/IdeMode.h
ClientCommonPkg/Universal/HddPassword/Smm/X64/Lfence.nasm

================================================================================ 
Commit: 988b301e30b19188f4330c226c6f588e9e60bb0b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:19:59 2020 +0530 
-------------------------------------------------------------------------------- 
Remove obsolete PCD 

Original commit date: Fri Feb 14 22:37:49 2020 +0800
Change-Id: If305fb084b3f671a8eff22298d2e6f95f684e24f
Original commit hash: 92cb0c2b943aae36ef32e5cc9775803dac631f20

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Ish/LibraryPrivate/PeiIshInitLib/PeiIshInitLibVer2.inf
ClientOneSiliconPkg/Library/BasePciSegmentMultiSegLibPci/BasePciSegmentMultiSegLibPci.inf
ClientOneSiliconPkg/Library/BasePciSegmentMultiSegLibPci/PciSegmentLib.c
JasperLakeBoardPkg/FspWrapper/Library/PeiSiliconPolicyUpdateLibFsp/PeiMiscPolicyUpdatePreMem.c

================================================================================ 
Commit: 97d1a91c13411f6d98e11a9cdf8c1946fc78904f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:19:57 2020 +0530 
-------------------------------------------------------------------------------- 
Description: Remove FindPcd support.

Original commit date: Mon Feb 17 11:27:53 2020 +0800
Change-Id: Iab598a03851c92a87e1ece3a35b145174eaf9e16
Original commit hash: 3f4086ec79d1464e8d9bd6896773950bc21b74c8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientCommonPkg/Tools/FindPcd/Bin/FindPCD.exe
ClientCommonPkg/Tools/FindPcd/Bin/_bz2.pyd
ClientCommonPkg/Tools/FindPcd/Bin/python34.dll
ClientCommonPkg/Tools/FindPcd/Bin/unicodedata.pyd
ClientCommonPkg/Tools/FindPcd/Python/FindPCD.py
ClientCommonPkg/Tools/FindPcd/Python/README.txt
ClientCommonPkg/Tools/FindPcd/Python/version.py

================================================================================ 
Commit: 080841329c7a9ac9b60003d5325d243df9219c71 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:19:54 2020 +0530 
-------------------------------------------------------------------------------- 
Description : Cannot exit from sleep and PCIe link get stuck.
Solution: Programming scratch pad reg bit 0 instead of 7.

Original commit date: Sat Feb 15 18:53:06 2020 -0800
Change-Id: I768671182b0dc514166312c55edfe5ab8c3e72f3
Original commit hash: e6a252cdc08d9c6f034342f06f9d64ed41f2c672

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c
ClientOneSiliconPkg/SystemAgent/AcpiTables/SaSsdt/CpuPcieRpCommon.asl

================================================================================ 
Commit: caf0e0f142e3517077da52840d823e91f233078f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:19:52 2020 +0530 
-------------------------------------------------------------------------------- 
BIOS ID update CI BIOS Version to 2081_00

Original commit date: Mon Feb 17 17:39:14 2020 -0800
Change-Id: I5f6d748ac6d2025ab7e9138c63c043ef75be0263
Original commit hash: b58f984435a91a7ad8f5ddd54e4046a9e8f5bfe5

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: aa1bc8734dc0f7d96e6f2a3dcb6dcf37ea6a1885 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:19:49 2020 +0530 
-------------------------------------------------------------------------------- 
Description: Added ability to disable Big Cores and Atom Core

Original commit date: Thu Feb 13 11:10:00 2020 +0800
Change-Id: Ie80d80cd5ff7d0876d308dc367a1d89552db81f2
Original commit hash: 28049e943f29d53c26b44b455cb1350271b82565

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Include/ConfigBlock/CpuConfigLibPreMemConfig.h
ClientOneSiliconPkg/Cpu/IncludePrivate/Library/CpuInfoFruLib.h
ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/PeiCpuPolicyLibPreMem.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerOnConfigLib/PeiCpuPowerOnConfigLib.c
ClientOneSiliconPkg/Fru/JslCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
ClientOneSiliconPkg/IpBlock/Pmc/IncludePrivate/Library/PmcPrivateLib.h
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PmcPrivateLib.c

================================================================================ 
Commit: 705676fa07f53c7ccf01ffbfff37728ddd8ba53e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:19:47 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

Original commit date: Mon Feb 17 08:58:41 2020 -0800
Change-Id: Id94765719140b345f346d2e354a10f1cd1065309
Original commit hash: 331403fc436448a3517fa9b679a406a43e89ab7e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec.template

================================================================================ 
Commit: a70e10d25fc4cb2be10b1be1c1571f7072e006df 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:19:33 2020 +0530 
-------------------------------------------------------------------------------- 
Description: Unable to change FIVR switching frequency (RFI frequency).
Solution : Corrected Bit fields.

Original commit date: Mon Feb 17 12:08:30 2020 +0530
Change-Id: I3ebd7bba52b7234be70eea8e8fe4677a114627eb
Original commit hash: 1da732e4210503ba4a75dd02561dc904d22cf48a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Include/CpuPowerMgmt.h

================================================================================ 
Commit: cb5e46b9cf9660722def407fb30dafaa4abf0475 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:19:31 2020 +0530 
-------------------------------------------------------------------------------- 
Avoid build failure with missing the Pcd declaration on any inf file.

Original commit date: Mon Feb 10 20:54:47 2020 +0800
Change-Id: I5421ed147c244282f5062ae96a8617b39a88d848
Original commit hash: 30769f538ae0b99919c2a1b78b432010fa8c6b74

-------------------------------------------------------------------------------- 
[Changed Files]
BluetoothPkg/BluetoothBusDxe/iLE/apps/inc/app_interface.h
BluetoothPkg/BluetoothBusDxe/iLE/ifc/inc/config_host.h
BluetoothPkg/BluetoothBusDxe/iLE/ifc/src/interface.c
ClientOneSiliconPkg/Cpu/CpuInit/Dxe/CpuInitDxe.inf
ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/PeiCpuPolicyLib.inf
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/PeiCpuInitLib.inf
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PeiCpuPowerMgmtLib.inf
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiDxeSoftwareGuardLib/PeiDxeSoftwareGuardLib.inf
ClientOneSiliconPkg/Cpu/PowerManagement/Dxe/PowerMgmtDxe.inf
ClientOneSiliconPkg/Cpu/PowerManagement/Smm/PowerMgmtSmm.inf
ClientOneSiliconPkg/Cpu/TxtInit/Dxe/TxtDxe.inf
ClientOneSiliconPkg/IpBlock/BiosGuard/LibraryPrivate/PeiBiosGuardLib/PeiBiosGuardLib.inf
ClientOneSiliconPkg/IpBlock/BiosGuard/Smm/BiosGuardServices.inf
ClientOneSiliconPkg/IpBlock/CpuDmi/LibraryPrivate/PeiCpuDmiInitLibVer2/PeiCpuDmiInitLib.c
ClientOneSiliconPkg/IpBlock/CpuDmi/LibraryPrivate/PeiCpuDmiInitLibVer2/PeiCpuDmiInitLib.inf
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiSaPciePolicyLibNull/PeiSaPciePolicyLibNull.inf
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieRpInitLib/PeiCpuPciePreMemRpInitLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.inf
ClientOneSiliconPkg/IpBlock/Fia/LibraryPrivate/PeiPchFiaLib/PchFiaLibVer4.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen12/PeiGraphicsInitLib.c
ClientOneSiliconPkg/IpBlock/Me/HeciInit/Dxe/EndOfPost.c
ClientOneSiliconPkg/IpBlock/Me/HeciInit/Dxe/HeciInitDxeFsp.inf
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMeLib/HeciMsgPeiLib.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/MeInitPostMemCommon.c
ClientOneSiliconPkg/IpBlock/P2sb/Library/PeiDxeSmmCpuRegbarAccessLib/CpuRegbarAccessLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLibVer2.inf
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLibVer4.inf
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLibVer4.inf
ClientOneSiliconPkg/IpBlock/Thermal/LibraryPrivate/PeiThermalLib/PeiThermalLib.inf
ClientOneSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPolicyLib.inf
ClientOneSiliconPkg/Pch/Library/SecPchLib/SecPchLib.inf
ClientOneSiliconPkg/Pch/PchInit/Dxe/PchInitDxeTgl.inf
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaInitLib/PeiSaInitLibFsp.inf
ClientOneSiliconPkg/SystemAgent/SaInit/Dxe/SaInitDxe.inf
ClientOneSiliconPkg/SystemAgent/SaInit/Dxe/SaInitFsp.inf

================================================================================ 
Commit: f5724d1d630de7573e2b7f874aac86b4667fcdb5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:19:20 2020 +0530 
-------------------------------------------------------------------------------- 
Description: Remove SignFv support.

Original commit date: Mon Feb 17 12:58:23 2020 +0800
Change-Id: I53cd6df3e522dda328e92ece232a618e09e095a5
Original commit hash: cb3e2ee325e6cda7b58ce2f2926028de81014a61

-------------------------------------------------------------------------------- 
[Changed Files]
ClientCommonPkg/Tools/SignFv/SignFv.exe

================================================================================ 
Commit: 59684172c1c4eb8848291e9d5f0c981a52d77eb7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:19:19 2020 +0530 
-------------------------------------------------------------------------------- 
Description: Remove the support of install legacy option rom.

Original commit date: Mon Jan 6 12:47:31 2020 +0800
Change-Id: Ibf14f0c12ecba3071cb2e60b5fa6d140d12aaf99
Original commit hash: be319d02ab167850cebadde39198f41f741c6705

-------------------------------------------------------------------------------- 
[Changed Files]
ClientCommonPkg/Include/Library/InstallOptionRomLib.h
ClientCommonPkg/Library/DxeInstallOptionRomLibNull/DxeInstallOptionRomLibNull.c
ClientCommonPkg/Library/DxeInstallOptionRomLibNull/DxeInstallOptionRomLibNull.inf
JasperLakeBoardPkg/BoardPkg.dsc
JasperLakePlatSamplePkg/Library/DxePlatformBootManagerLib/BdsPlatform.c
JasperLakePlatSamplePkg/Library/DxePlatformBootManagerLib/DxePlatformBootManagerHiiFreeLib.inf
JasperLakePlatSamplePkg/Library/DxePlatformBootManagerLib/DxePlatformBootManagerLib.inf
JasperLakePlatSamplePkg/PlatformPkg.dec

================================================================================ 
Commit: daf66bade58bdffcd12de7e1e2dd7281f6caa49b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:19:17 2020 +0530 
-------------------------------------------------------------------------------- 
Description: Remove FspBinRebase support.

Original commit date: Mon Feb 17 11:10:31 2020 +0800
Change-Id: Ia17e8e225abf64b32b9ba99aae8a79f98e8e5dcb
Original commit hash: 78e97e95814ce083b99ee3c183c14559583d74a8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientCommonPkg/Tools/FspBinRebase/PatchFspBinFvsBaseAddress.py
ClientCommonPkg/Tools/FspBinRebase/RebaseAndPatchFspBinBaseAddress.py
ClientCommonPkg/Tools/FspBinRebase/pad.bin
ClientCommonPkg/Tools/FspBinRebase/pad_4.bin

================================================================================ 
Commit: 077d68e819b3446fccfb119db2e34c47d7718478 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:19:14 2020 +0530 
-------------------------------------------------------------------------------- 
Remove SGX support. 

Original commit date: Thu Jan 9 15:33:52 2020 +0530
Change-Id: Ia20a8672b10ff0fd7d5b2d873836315580ba2a8a
Original commit hash: be5167e88c3a89277ee3329f051595844e831c3a

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/Acpi/AcpiTables/Dsdt/Platform.asl
JasperLakeBoardPkg/Acpi/AdvancedAcpiDxe/AdvancedAcpiDxe.inf
JasperLakeBoardPkg/Acpi/BoardAcpiDxe/Dsdt/Platform.asl
JasperLakeBoardPkg/BoardPkgConfig.dsc
JasperLakeBoardPkg/Library/PeiSiliconPolicyUpdateLib/PeiSiliconPolicyUpdateLibFsp.inf
JasperLakeFspPkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
JasperLakeFspPkg/Library/PeiPolicyUpdateLib/PeiSecurityPolicyUpdate.c
JasperLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSecurityPolicyUpdatePreMem.c
JasperLakeFspPkg/Upd/FspmUpd.dsc
JasperLakeFspPkg/Upd/FspsUpd.dsc
JasperLakePlatSamplePkg/Include/OemSetup.h
JasperLakePlatSamplePkg/Include/SetupVariable.h
JasperLakePlatSamplePkg/Include/SoftwareGuardSetupData.h
JasperLakePlatSamplePkg/Library/PeiPolicyBoardConfigLib/PeiCpuPolicyBoardConfig.c
JasperLakePlatSamplePkg/Library/PeiPolicyBoardConfigLib/PeiPolicyBoardConfig.h
JasperLakePlatSamplePkg/Library/PeiPolicyBoardConfigLib/PeiPolicyBoardConfigLib.inf
JasperLakePlatSamplePkg/Library/PeiPolicyBoardConfigLib/PeiPolicyBoardConfigLibFsp.inf
JasperLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.c
JasperLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.h
JasperLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
JasperLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
JasperLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf
JasperLakePlatSamplePkg/Platform/PlatformSetup/Dxe/PlatformSetup.c
JasperLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedDxe/PlatformInitAdvancedDxe.c
JasperLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedDxe/PlatformInitAdvancedDxe.inf
JasperLakePlatSamplePkg/PlatformPkg.dec
JasperLakePlatSamplePkg/Setup/Advanced.vfr
JasperLakePlatSamplePkg/Setup/CpuSetup.c
JasperLakePlatSamplePkg/Setup/CpuSetup.hfr
JasperLakePlatSamplePkg/Setup/CpuSetup.uni
JasperLakePlatSamplePkg/Setup/HiiConfigAccess.c
JasperLakePlatSamplePkg/Setup/PlatformSetup.c
JasperLakePlatSamplePkg/Setup/SetupCallbackExList.h
JasperLakePlatSamplePkg/Setup/SetupId.h

================================================================================ 
Commit: f810b5918346454e86d41120715f90ec6ad6367c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:19:10 2020 +0530 
-------------------------------------------------------------------------------- 
Description: Remove obsolete PCD.

Original commit date: Mon Feb 17 08:56:19 2020 +0800
Change-Id: I5916b3e2ab070044d9ebd7ba4c780d7cf3b37266
Original commit hash: 246e83edaa05060b96b1a2a2cf71a47dc7b28e95

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec.template
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaInitLib/PeiSaInitLib.inf
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaInitLib/PeiSaInitLibFsp.inf

================================================================================ 
Commit: 12d29dbfa63da72a010906dd9d4c57b138eac9ac 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:19:08 2020 +0530 
-------------------------------------------------------------------------------- 
Description: S4 resume become restart after first G3
Crash Log Dump function should be skipped when EnableCrashLog is disabled.

Original commit date: Wed Feb 12 17:55:59 2020 +0800
Change-Id: Idfcd92014b2ba900c081891c7e9a4c9b26e9a975
Original commit hash: fb5d2d29449079819f3d2b2f43a575002468e0b5

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.c

================================================================================ 
Commit: 63c5681fbce325f4be229f41c9ae7db6b423ff4b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:19:07 2020 +0530 
-------------------------------------------------------------------------------- 
Description: Record Processor Information in SMBIOS Record Type4 and Type7

Original commit date: Wed Feb 5 14:53:01 2020 +0530
Change-Id: I590517e5923c420ec674b8d316dd90da853484fe
Original commit hash: 4d0bf927777a1197323bb41fc670d5dfcabb709e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Include/CpuRegs.h
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiSmbiosCpuLib/PeiSmbiosCpuLib.inf
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiSmbiosCpuLib/SmbiosCpu.h
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiSmbiosCpuLib/SmbiosType7.c

================================================================================ 
Commit: 0cf8a66df6c8284a73947924e065d8e8d9f9b8fe 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:19:05 2020 +0530 
-------------------------------------------------------------------------------- 
Description: Support Hdd Password in PEI phase

Original commit date: Tue Feb 11 15:58:12 2020 +0800
Change-Id: Ibe229dec19d9c6816304a944f0c92f1536a4e77f
Original commit hash: b32eb9ba378db2b205ebf00d930dbcbae9d81ab7

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BoardPkg.dec
JasperLakeBoardPkg/BoardPkg.dsc
JasperLakeBoardPkg/BoardPkg.fdf
JasperLakeBoardPkg/BoardPkgPcd.dsc
JasperLakePlatSamplePkg/Features/Nvme/NvmExpressHcPlatformPei/NvmePciHcPei.c
JasperLakePlatSamplePkg/Features/Nvme/NvmExpressHcPlatformPei/NvmePciHcPei.h
JasperLakePlatSamplePkg/Features/Nvme/NvmePciHcPei/NvmePciHcPei.c
JasperLakePlatSamplePkg/Features/Nvme/NvmePciHcPei/NvmePciHcPei.h
JasperLakePlatSamplePkg/Features/Nvme/NvmePciHcPei/NvmePciHcPei.inf
JasperLakePlatSamplePkg/Features/Sata/AhciPciHcPei/AhciPciHcPei.c
JasperLakePlatSamplePkg/Features/Sata/AhciPciHcPei/AhciPciHcPei.h
JasperLakePlatSamplePkg/Features/Sata/AhciPciHcPei/AhciPciHcPei.inf
JasperLakePlatSamplePkg/Features/Sata/AtaDeviceDriverPei/AhciMode.c
JasperLakePlatSamplePkg/Features/Sata/AtaDeviceDriverPei/AhciMode.h
JasperLakePlatSamplePkg/Features/Sata/AtaDeviceDriverPei/AtaBlockIoPei.c
JasperLakePlatSamplePkg/Features/Sata/AtaDeviceDriverPei/AtaBlockIoPei.h
JasperLakePlatSamplePkg/Features/Sata/AtaDeviceDriverPei/AtaHostDriver.c
JasperLakePlatSamplePkg/Features/Sata/AtaDeviceDriverPei/AtaHostDriver.h
JasperLakePlatSamplePkg/Features/Sata/AtaDeviceDriverPei/AtaPassThruExecute.c
JasperLakePlatSamplePkg/Features/Sata/AtaDeviceDriverPei/AtaPassThruPei.c
JasperLakePlatSamplePkg/Features/Sata/AtaDeviceDriverPei/AtaPassThruPei.h
JasperLakePlatSamplePkg/Features/Sata/AtaDeviceDriverPei/IdeMode.h
JasperLakePlatSamplePkg/Features/Sata/SataController/ComponentName.c
JasperLakePlatSamplePkg/Features/Sata/SataController/SataController.c
JasperLakePlatSamplePkg/Features/Sata/SataController/SataController.h
JasperLakePlatSamplePkg/Features/Sata/SataController/SataController.inf
JasperLakePlatSamplePkg/Include/Ppi/AtaHostControllerPpi.h
JasperLakePlatSamplePkg/Include/Ppi/AtaPassThruPpi.h
JasperLakePlatSamplePkg/Include/Ppi/RstConfigPpi.h
JasperLakePlatSamplePkg/Include/SetupVariable.h
JasperLakePlatSamplePkg/Library/DxePlatformBootManagerLib/BdsPlatform.c
JasperLakePlatSamplePkg/Setup/PlatformSetup.hfr
JasperLakePlatSamplePkg/Setup/PlatformSetup.uni

================================================================================ 
Commit: bd7d1aa30af3debe85c2ff20e1515560057cd17d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:18:59 2020 +0530 
-------------------------------------------------------------------------------- 
ClientCommonPkg: Remove ClientCommonPkg/InternalOnly/DxeCapsuleLib

DxeCapsuleLib is not used by platform, we can start
clean up DxeCapsuleLib under ClientCommonPkg:
  ClientCommonPkg/InternalOnly/DxeCapsuleLib
and clean up related codes in ClientCommonPkg.

Hsd-es-id: 1507758106
Original commit date: Tue Feb 11 15:14:50 2020 +0800
Change-Id: Ic9b9d0998eefa59a4d9564c7381356ca167b17fe
Original commit hash: 59b85e67b2c2e326ff56108b70a10c776a924917

-------------------------------------------------------------------------------- 
[Changed Files]
ClientCommonPkg/ClientCommonPkg.dec
ClientCommonPkg/Include/DisplayCapsule.h

================================================================================ 
Commit: 588762e5ad6eead132f6c015652fbf038570a27f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:18:58 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] JSL Auto-Commit BIOS ID update CI BIOS Version to 2077_00

Hsd-es-id: no sighting
Original commit date: Sun Feb 16 17:39:18 2020 -0800
Change-Id: If82abc2fab16c429d5a5a3e5875c58b527fa7767
Original commit hash: f90a26c32a200651d7f8e7e7b84584c4b593b331

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 97021fd18cba46691e4364eaa649ccf7b391648a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:18:56 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit WeeklyUpdate_FSP/RC CI

Hsd-es-id: no sighting
Original commit date: Sun Feb 16 08:50:38 2020 -0800
Change-Id: I0d6cc365e921a6ae153aec4d797bcfa9e3a22a18
Original commit hash: c9bded87a78029c29bfefb07f1885b6c78b90fef

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec.template

================================================================================ 
Commit: 50f8ac03c9132310a6510512892fdcb25010ac42 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:18:49 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] JSL Auto-Commit BIOS ID update CI BIOS Version to 2076_00

Hsd-es-id: no sighting
Original commit date: Sat Feb 15 17:33:40 2020 -0800
Change-Id: I3e70472d6c58320c6cecb7710d2c05f51a7ee2c0
Original commit hash: 9b73fd550466c20cc8522d3475600c7fe9d26142

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 198855cd5cb23e880a912464ec6bd0c4099bcea3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:18:48 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

Hsd-es-id: no sighting
Original commit date: Sat Feb 15 08:58:00 2020 -0800
Change-Id: Ia471746780fbd96e0fe7ada2e4f45c0db7742bd9
Original commit hash: 2db7e071a82e8ddec70dfcf54578dfcbb913a84d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec.template

================================================================================ 
Commit: 9aeab60a747ba67a482288bf711b7f0ba9961154 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:18:43 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] RKL Auto-Commit NVS CI Update auto-generated NVS structure definitions

Hsd-es-id: no sighting
Original commit date: Sat Feb 15 01:27:38 2020 -0800
Change-Id: I17270a3a190599d8ffc200279556d42cc91443f9
Original commit hash: 30dc26a2913e9aea88c7d34c726b52fae3befb4e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SystemAgent/AcpiTables/SaSsdt/SaNvs.asl
ClientOneSiliconPkg/SystemAgent/IncludePrivate/SaNvsAreaDef.h

================================================================================ 
Commit: 8314cd3679c4ea39ea5fb22033bfbf97143ede82 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:18:36 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] JSL Auto-Commit BIOS ID update CI BIOS Version to 2075_00

Hsd-es-id: no sighting
Original commit date: Fri Feb 14 17:34:26 2020 -0800
Change-Id: Iafe0aa599d68f816667ce1e5a3d1e6868b1aab26
Original commit hash: 47d816cc498f450f7aea3300ca23f7c627adc258

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: b3c5aa994164f708395693b5e29873cb25056b2c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:18:23 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/IpBlock/TwoLm: BIOS Support for ACPI Methods for RST PMem Caching

Added Shadow interfaces _DSMs for NVDIMM Root Device and NVDIMM Device Functions.
Also, added _DSM interface for Reserved PMem Address Range for VMD

Hsd-es-id: 2207621010
Original commit date: Wed Feb 5 11:15:05 2020 -0800
Change-Id: I5317924e8d15a38fa768df56dd2b22806954c2dc
Original commit hash: 5ec938d4cfa99b900325651193b7032739f432a6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/TwoLm/Include/Library/NvdimmCacheInfoHob.h
ClientOneSiliconPkg/IpBlock/TwoLm/IncludePrivate/Library/NvdimmCacheInfoLib.h
ClientOneSiliconPkg/IpBlock/TwoLm/Nvdimm/Dxe/NfitDxe.c
ClientOneSiliconPkg/IpBlock/TwoLm/Nvdimm/Dxe/NfitDxe.inf
ClientOneSiliconPkg/IpBlock/TwoLm/Nvdimm/Smm/DurabilityDsms.asl
ClientOneSiliconPkg/IpBlock/TwoLm/Nvdimm/Smm/NvdimmSmm.asl
ClientOneSiliconPkg/IpBlock/Vmd/AcpiTables/Vmd.asl
ClientOneSiliconPkg/SystemAgent/SaInit/Dxe/SaAcpi.c
ClientOneSiliconPkg/SystemAgent/SaInit/Dxe/SaInitDxe.inf

================================================================================ 
Commit: f3e8eacc0231da5f258105b8f5de866c74e4d3fa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:18:16 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/PxhInitDxeTgl: gEmmcDxeConfigGuid used in PchAcpi.c EmmcUpdateNvsArea() but not included in PchInitDxeTgl driver

Hsd-es-id: 22010275653
Original commit date: Tue Feb 11 09:01:45 2020 -0800
Change-Id: Ib09dadf5bdaa7366dd1c32133fbdc9d86d34dda2
Original commit hash: 559c98cb0380fdc4cf2bb1c8f490ef48e898c62b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/PchInit/Dxe/PchInitDxeTgl.inf

================================================================================ 
Commit: ea788fc139de4e56e9dad4d9ff4ad952237f3819 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:18:12 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

Hsd-es-id: no sighting
Original commit date: Fri Feb 14 08:57:59 2020 -0800
Change-Id: I4f3bc05b97f13be094e0ea383ffdc600cee0b8d6
Original commit hash: 289beb7246a39abb28dc35ca69131a0229cd4181

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec.template

================================================================================ 
Commit: 9ab14bb512cdff02b571b90c986e0aaedbfdb041 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:18:10 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Clear WhiteSpace-Git Auto-Commit [Part 2] CI Replace tab characters with two spaces and trim trailing white space

Hsd-es-id: no sighting
Original commit date: Fri Feb 14 08:42:39 2020 -0800
Change-Id: I8ded151c780a5ac0332059c00ebf923aba53048f
Original commit hash: f20b66903fbd25859a7572ec499b0facca0f956e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Tools/GenNvs/ReadMe.md

================================================================================ 
Commit: 46cb36ff3b2656a543d1eeb857a400408e6e5a21 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:18:04 2020 +0530 
-------------------------------------------------------------------------------- 
Padrstcfg configured to Global Reset for non DSW GPIO pads should not assert

BIOS code should continue with boot if reset source for non DSW GPIO pad is detected to be Global Reset and print error message instead

Hsd-es-id: 18010026452
Original commit date: Mon Feb 10 14:59:52 2020 +0100
Change-Id: Iddaf28eaa592833f52511f28ecb8373f7c9ea272
Original commit hash: da0d0baf87f7a37b36d723ef5c994be314096cf3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Gpio/Library/PeiDxeSmmGpioLib/GpioLib.c

================================================================================ 
Commit: b024435f759198f34c5e59834a9aa418370b3f45 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:18:02 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Use PcieSipInitLib to initialize LTR subtraction

PcieSipInitLib is a new library shared between PCH and CPU
root ports. This commit integrates this library to the
CpuPcieRpInitLib and uses it to configure the LTR subtraction
feature.

Hsd-es-id: 1607351014
Original commit date: Wed Jan 22 13:44:05 2020 +0100
Change-Id: Id44d7aa5c504dd0e029e308e30e0194e985ddb4c
Original commit hash: ee6376fa5ebae938c7278a7a8175ee00ec7d1126

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieRpInitLib/CpuPcieRpInitLibInternal.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieRpInitLib/PcieRpDev.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.inf
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLib.c

================================================================================ 
Commit: 39d578a083a936e2e4817ff40d5fb89c4aab70de 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:18:00 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/PeiDxeSmmPmcPrivateLib: [EBG A0 PO] PMC PM policy has to be programmed

The PMC PM policy is programmed.

Hsd-es-id: 18010096719
Original commit date: Tue Feb 11 16:40:59 2020 +0100
Change-Id: Ie462438ca8483056029ce8a0b763bd96483710f7
Original commit hash: 3c9b52be60ad3089a84957eb13d59dc44133ed11

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLib.c
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLibVer3.c

================================================================================ 
Commit: f771902b8f77ead6c8ad195ab94ad40bbc074d8d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:17:56 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: BIOS Shall provide the platform MAC address to the CSME on every boot

Add MAC Pass Through Heci Command

Hsd-es-id: 2208945382
Original commit date: Thu Feb 13 11:32:17 2020 +0100
Change-Id: I693e199fc21c090a417db58c0accf69cb5378324
Original commit hash: 87751827b5f798e29f70146eb9d40275c6219268

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/AsfMsgs.h
ClientOneSiliconPkg/Include/IntelAsfExtensions.h
ClientOneSiliconPkg/Include/Library/DxeAmtHeciLib.h
ClientOneSiliconPkg/IpBlock/Amt/Library/DxeAmtHeciLib/DxeAmtHeciLib.c

================================================================================ 
Commit: a2261401d8c565ef6c483e6b3be09c28c8663452 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:17:54 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg IpBlock: Use structure format MSR definition

It is preparation to ClientOneSiliconPkg\Cpu\Include\Register\Pcucommon.h.

Hsd-es-id: 1507608826
Original commit date: Mon Jan 20 10:33:36 2020 +0800
Change-Id: I535c8af3317a3662f637af66aa400d59ad83aa71
Original commit hash: 8a34c7ab94370133b2bcddaff0d89ed92ce6e1ec

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/IncludePrivate/Library/MsrFruLib.h
ClientOneSiliconPkg/Fru/JslCpu/LibraryPrivate/BaseMsrFruLib/BaseMsrFruLib.c
ClientOneSiliconPkg/IpBlock/BiosGuard/LibraryPrivate/PeiBiosGuardLib/BiosGuardInit.c
ClientOneSiliconPkg/IpBlock/BiosGuard/LibraryPrivate/PeiBiosGuardLib/PeiBiosGuardLib.inf
ClientOneSiliconPkg/IpBlock/BiosGuard/Smm/BiosGuardServices.c
ClientOneSiliconPkg/IpBlock/BiosGuard/Smm/BiosGuardServices.inf
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen12/PeiGraphicsInitLib.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen12/PeiGraphicsInitLib.inf
ClientOneSiliconPkg/IpBlock/HostBridge/LibraryPrivate/PeiHostBridgeInitLib/PeiHostBridgeInitLib.c
ClientOneSiliconPkg/IpBlock/HostBridge/LibraryPrivate/PeiHostBridgeInitLib/PeiHostBridgeInitLib.inf
ClientOneSiliconPkg/IpBlock/TwoLm/LibraryPrivate/TwoLmInitLib/TwoLmInitLib.c
ClientOneSiliconPkg/IpBlock/TwoLm/LibraryPrivate/TwoLmInitLib/TwoLmInitLib.inf

================================================================================ 
Commit: dd7b56b5e60ac0e6f5a2fedf0b2062ad0d16a0ff 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:17:49 2020 +0530 
-------------------------------------------------------------------------------- 
[C1S][FSP][Platform] Remove obsolete PCD for TGL ERB PO specific

1. Remove obsolete PCD for TGL ERB PO
2. To have correct name for their Package
3. Remove Fru/IclPch
4. Remove Fru/IclCpu
5. Remove Product/IceLake
6. Remove ClientOneSiliconPkg/UniTestInernalOnly, it replace by UnitTestInternalOnlyPkg

Hsd-es-id: 1507757773
Original commit date: Tue Feb 11 14:25:58 2020 +0800
Change-Id: I0b4c7f5cbe4ac82a4e058da877d412e62487f377
Original commit hash: 0426faf4cdad97cfed1dac324aa9d843c402afe9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec.template
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaInitLib/PeiSaInitLib.inf
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaInitLib/PeiSaInitLibFsp.inf
JasperLakeFspBinPkg/JasperLakeFspBinPkg.dec
JasperLakeFspPkg/BuildFv.cmd

================================================================================ 
Commit: b75ab9c9e271024224217f20b24517e0ac1ad6bc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:17:40 2020 +0530 
-------------------------------------------------------------------------------- 
Implementing PreCursor and PostCursor values for all CPU PCIe lanes.

Impacted Platforms: ADL,RKL,TGL,SWX
Hsd-es-id: 1409506382
Original commit date: Thu Dec 26 15:18:03 2019 +0530
Change-Id: I91e3f9ebbceb57748dcb78c207e4e14e6b2cb641
Original commit hash: a1bc701dd44fa057e402bb6662c39b977c606dd9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/JslCpu/CpuPcieRp/Library/PeiDxeSmmCpuPcieInfoFruLib/CpuPcieInfoFruLib.c
ClientOneSiliconPkg/Fru/JslCpu/Include/Library/CpuPcieInfoFruLib.h
ClientOneSiliconPkg/Include/ConfigBlock/CpuPcieRp/Gen4/CpuPcieConfig.h

================================================================================ 
Commit: d0178aa1edf17e4180e0260209a1c9b6aa98764f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:17:35 2020 +0530 
-------------------------------------------------------------------------------- 
Remove tool Fciv under ClientCommonPkg

The tool "Fciv" is not used by platform, we can start to remove
the files in ClientCommonPkg:
    ClientCommonPkg/Restricted/Tools/Fciv/ReadMe.txt
    ClientCommonPkg/Restricted/Tools/Fciv/fciv.exe
    ClientCommonPkg/Tools/Fciv/Readme.txt

Hsd-es-id: 16010777406
Original commit date: Wed Feb 12 15:21:59 2020 +0800
Change-Id: Ia30f5b7e4ae84d06f8f60ce09043f8f1a178e190
Original commit hash: 23b883a6b5adc2be2251195bf6c5ffb007f522bc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientCommonPkg/Tools/Fciv/Readme.txt

================================================================================ 
Commit: 82e130c143c59b289108bd65f74c853c99e505c3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:17:30 2020 +0530 
-------------------------------------------------------------------------------- 
Remove ClientOneSiliconPkg's dependency on ClientSiliconPkg-Step2
  1. Move the libraries and headers which are still needed on master to C1S
  2. Move DxeSmbiosProcessorLib into ClientOneSiliconPkg due to SmbiosCacheInfoHob.h/SmbiosProcessorInfoHob.h move into ClientOneSiliconPkg.

Hsd-es-id: 1507577375
Impact Platforms: TGL, JSL, RKL, ADL

Original commit date: Mon Feb 3 13:21:56 2020 +0800
Change-Id: Iec15ccee24bbe3d97f2422714640c14a66a10fb5
Original commit hash: caa2dc7e6a292ea90f31f8f78e2a10864566d666

-------------------------------------------------------------------------------- 
[Changed Files]
ClientCommonPkg/ClientCommonPkg.dec
ClientOneSiliconPkg/Include/IpStatusHob.h
ClientOneSiliconPkg/Include/Library/SiAssertErrorHandlerLib.h
ClientOneSiliconPkg/Library/DxeSmbiosProcessorLib/DxeSmbiosProcessorLib.c
ClientOneSiliconPkg/Library/DxeSmbiosProcessorLib/DxeSmbiosProcessorLib.h
ClientOneSiliconPkg/Library/DxeSmbiosProcessorLib/DxeSmbiosProcessorLib.inf
ClientOneSiliconPkg/Library/DxeSmbiosProcessorLibNull/DxeSmbiosProcessorLibNull.c
ClientOneSiliconPkg/Library/DxeSmbiosProcessorLibNull/DxeSmbiosProcessorLibNull.inf
ClientOneSiliconPkg/Library/SiAssertErrorHandlerLib/PeiSiAssertErrorHandler.c
ClientOneSiliconPkg/Library/SiAssertErrorHandlerLib/PeiSiAssertErrorHandlerLib.inf
ClientOneSiliconPkg/Library/SiAssertErrorHandlerLib/PeiSiAssertErrorHandlerLibFsp.inf
ClientOneSiliconPkg/Tools/GenNvs/GenNvs.py
ClientOneSiliconPkg/Tools/GenNvs/ReadMe.md
ClientOneSiliconPkg/Tools/GenNvs/Setup.py
ClientSiliconPkg/Include/SmbiosCacheInfoHob.h
ClientSiliconPkg/Include/SmbiosProcessorInfoHob.h
ClientSiliconPkg/Library/CpuStackSwitchExceptionHandlerLib/CpuExceptionCommon.c
ClientSiliconPkg/Library/CpuStackSwitchExceptionHandlerLib/CpuExceptionCommon.h
ClientSiliconPkg/Library/CpuStackSwitchExceptionHandlerLib/DxeCpuExceptionHandlerLib.inf
ClientSiliconPkg/Library/CpuStackSwitchExceptionHandlerLib/DxeCpuExceptionHandlerLib.uni
ClientSiliconPkg/Library/CpuStackSwitchExceptionHandlerLib/DxeException.c
ClientSiliconPkg/Library/CpuStackSwitchExceptionHandlerLib/Ia32/ArchExceptionHandler.c
ClientSiliconPkg/Library/CpuStackSwitchExceptionHandlerLib/Ia32/ArchInterruptDefs.h
ClientSiliconPkg/Library/CpuStackSwitchExceptionHandlerLib/Ia32/ExceptionHandlerAsm.S
ClientSiliconPkg/Library/CpuStackSwitchExceptionHandlerLib/Ia32/ExceptionHandlerAsm.nasm
ClientSiliconPkg/Library/CpuStackSwitchExceptionHandlerLib/Ia32/ExceptionTssEntryAsm.nasm
ClientSiliconPkg/Library/CpuStackSwitchExceptionHandlerLib/PeiCpuException.c
ClientSiliconPkg/Library/CpuStackSwitchExceptionHandlerLib/PeiCpuExceptionHandlerLib.inf
ClientSiliconPkg/Library/CpuStackSwitchExceptionHandlerLib/PeiCpuExceptionHandlerLib.uni
ClientSiliconPkg/Library/CpuStackSwitchExceptionHandlerLib/PeiDxeSmmCpuException.c
ClientSiliconPkg/Library/CpuStackSwitchExceptionHandlerLib/SecPeiCpuException.c
ClientSiliconPkg/Library/CpuStackSwitchExceptionHandlerLib/SecPeiCpuExceptionHandlerLib.inf
ClientSiliconPkg/Library/CpuStackSwitchExceptionHandlerLib/SecPeiCpuExceptionHandlerLib.uni
ClientSiliconPkg/Library/CpuStackSwitchExceptionHandlerLib/SmmCpuExceptionHandlerLib.inf
ClientSiliconPkg/Library/CpuStackSwitchExceptionHandlerLib/SmmCpuExceptionHandlerLib.uni
ClientSiliconPkg/Library/CpuStackSwitchExceptionHandlerLib/SmmException.c
ClientSiliconPkg/Library/CpuStackSwitchExceptionHandlerLib/X64/ArchExceptionHandler.c
ClientSiliconPkg/Library/CpuStackSwitchExceptionHandlerLib/X64/ArchInterruptDefs.h
ClientSiliconPkg/Library/CpuStackSwitchExceptionHandlerLib/X64/ExceptionHandlerAsm.S
ClientSiliconPkg/Library/CpuStackSwitchExceptionHandlerLib/X64/ExceptionHandlerAsm.nasm
JasperLakeBoardPkg/BoardPkg.dsc
JasperLakeBoardPkg/prebuild.bat
JasperLakeFspPkg/BuildFv.sh

================================================================================ 
Commit: d0400d33f0be3d760a81cceebac8d767c62d9c19 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:17:28 2020 +0530 
-------------------------------------------------------------------------------- 
Remove some header files in ClientCommonPkg/Include/

Sone header files are not used by platform, we can start
clean up DxeCapsuleLib in ClientCommonPkg/Include/:
    ClientCommonPkg/Include/ExtendedFirmwarePerformanceData.h
    ClientCommonPkg/Include/Library/BaseFlashDecodeLib.h
    ClientCommonPkg/Include/Library/BasePlatformTimerLib.h
    ClientCommonPkg/Include/LowPowerIdleTable.h
    ClientCommonPkg/Include/PeiFirmwarePerformance.h
    ClientCommonPkg/Include/Protocol/Esrt.h
    ClientCommonPkg/Include/Protocol/FpdtFirmwarePerformance.h
    ClientCommonPkg/Include/Protocol/Tcg2Platform.h
and clean up related codes.

Hsd-es-id: 16010780494
Original commit date: Wed Feb 12 13:30:12 2020 +0800
Change-Id: Ic2d900c73327d39f05f8facf7e184d450b7af568
Original commit hash: 2c9089b29db5d6746b5949eed7d4fe481d49cd3b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientCommonPkg/ClientCommonPkg.dec
ClientCommonPkg/Include/ExtendedFirmwarePerformanceData.h
ClientCommonPkg/Include/Library/BaseFlashDecodeLib.h
ClientCommonPkg/Include/Library/BasePlatformTimerLib.h
ClientCommonPkg/Include/LowPowerIdleTable.h
ClientCommonPkg/Include/PeiFirmwarePerformance.h
ClientCommonPkg/Include/Protocol/Esrt.h
ClientCommonPkg/Include/Protocol/FpdtFirmwarePerformance.h
ClientCommonPkg/Include/Protocol/Tcg2Platform.h
JasperLakePlatSamplePkg/Library/DxePlatformBootManagerLib/DxePlatformBootManagerHiiFreeLib.inf
JasperLakePlatSamplePkg/Library/DxePlatformBootManagerLib/DxePlatformBootManagerLib.inf

================================================================================ 
Commit: cf129f968c5d0c3343e7742c0e8586caf7f971b5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:17:16 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] JSL Auto-Commit BIOS ID update CI BIOS Version to 2074_01

Hsd-es-id: no sighting
Original commit date: Thu Feb 13 17:39:44 2020 -0800
Change-Id: Iacf53d03674941c5dd7927e7d6be679e0e2e743b
Original commit hash: b950f9fdf458ebb722ce161c81b415500de70ac1

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 6eb2058db6ab364285ea006c41726f672facbe58 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:17:15 2020 +0530 
-------------------------------------------------------------------------------- 
[TGL][PEG] Default value for Gen3 PCET Timer should be 4

Update the Value-DisplayText mappings for Gen3 PCET Timer and set
default value to 4.

Hsd-es-id: 1507761444
Impacted Platforms: TGL,RKL,ADL

Original commit date: Wed Feb 12 16:27:01 2020 +0800
Change-Id: Id46a5950411a61597d3e4285bb97f27cdad4ed45
Original commit hash: dcc9e7072f48a6f0902997cd2bed2e68ec99270e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuDmi/LibraryPrivate/PeiCpuDmiInitLibVer2/PeiCpuDmi16.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c

================================================================================ 
Commit: 40df1c7e4ed06285e00a398d3e3d57bf96bcb56d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:17:13 2020 +0530 
-------------------------------------------------------------------------------- 
ClientCommonPkg/Universal: Remove Tcg2PlatformDxe and Tcg2PlatformPei.

Already use the Edk2Platforms\Platform\Intel\MinPlatformPkg\Tcg.
Remove the following:
  ClientCommonPkg/Universal/Tcg2PlatformDxe
  ClientCommonPkg/Universal/Tcg2PlatformPei

Hsd-es-id: 1507761180
Original commit date: Wed Feb 12 15:26:07 2020 +0800
Change-Id: I6bef4fd8b92effb58c0c294896e658342a90fbcf
Original commit hash: 08602fc93a43e01cd9cffd062ca1ada40330554e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientCommonPkg/Universal/Tcg2PlatformDxe/Tcg2PlatformDxe.c
ClientCommonPkg/Universal/Tcg2PlatformDxe/Tcg2PlatformDxe.inf
ClientCommonPkg/Universal/Tcg2PlatformPei/Tcg2PlatformPei.c
ClientCommonPkg/Universal/Tcg2PlatformPei/Tcg2PlatformPei.inf

================================================================================ 
Commit: da1d948e4e9ee235c824a9ab4fdb8cf72de54886 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:17:12 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg\IpBlock\Thc\LibraryPrivate\PeiThcInitLib: [BIOS]Missing programming THC_CFG_UR_STS_CTL.FD  when THC is Function disabled.

Once system is put into S0ix, after few minutes it stays in PC10 but stops entering s0ix. Blocking reason is that THC is not power-gated.
To solve this problem FD bit in THC Pci Config Space offset 0x40 must be set to 1.

Hsd-es-id: 14010888842
Original commit date: Thu Feb 13 12:53:48 2020 -0800
Change-Id: Ic137e5cd0a10942fb0b2a4a72fcd1b3348fda851
Original commit hash: 0c19d36a9ea7afb1f019cf9bb30388b0254853d2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Thc/IncludePrivate/Register/ThcRegs.h
ClientOneSiliconPkg/IpBlock/Thc/LibraryPrivate/PeiThcInitLib/PeiThcInitLib.c

================================================================================ 
Commit: 862a47da7123d04f2f08ab46aa697ef3e498d437 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:17:01 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

Hsd-es-id: no sighting
Original commit date: Thu Feb 13 10:44:29 2020 -0800
Change-Id: I785ed8893f238104ca5b6e760b82e160e85c162e
Original commit hash: 35226ba73a2deed546ae7b006b4fac4dfc29b156

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec.template

================================================================================ 
Commit: 336e9f3ac808a69c293210c60567bef6568d6fe8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:16:55 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit NVS CI Update auto-generated NVS structure definitions

Hsd-es-id: no sighting
Original commit date: Thu Feb 13 09:31:52 2020 -0800
Change-Id: I2ced58ceae4805babe858a1fee631c2344abfa0b
Original commit hash: 7aca74c9b797dcd8182830746721e892b74de69f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/AcpiTables/CpuSsdt/CpuNvs.asl
ClientOneSiliconPkg/Cpu/IncludePrivate/CpuNvsAreaDef.h
ClientOneSiliconPkg/SystemAgent/AcpiTables/SaSsdt/SaNvs.asl
ClientOneSiliconPkg/SystemAgent/IncludePrivate/SaNvsAreaDef.h

================================================================================ 
Commit: 459f4ac80e1b3b5a71e9dfa058304a4d8007a677 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:16:49 2020 +0530 
-------------------------------------------------------------------------------- 
BIOS shall use phase -dependent implementation of getting NMI state for Cmos reads.

With new ITSS SAI settings AME is not accesible in POSTBOOT, so PMC firmware gives us option to read NMI through mailbox inferface.
Corrected mistake leading to not saving menu options after reset.

Some not needed LP related code was removed in LBG code to solve issues when pulling dependencies, that were causing problems with build.

Hsd-es-id: 1306593973

Original commit date: Wed Feb 12 22:56:52 2020 +0100
Change-Id: I7972a21081b1c0f970b3d745a84b3d6aeb3e8034
Original commit hash: 3a9e2653e6f31821fa45ba1576b00a423e1a5214

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Register/PmcRegs.h
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PmcPrivateLib.c
ClientOneSiliconPkg/Pch/Include/Library/PchRtcLib.h
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiDxeSmmPchRtcLib/PchRtcLib.c
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiDxeSmmPchRtcLib/PeiDxeSmmPchRtcLib.inf

================================================================================ 
Commit: 2091ebb4bb8f98588d7689e4582f7ea33aa0a2ce 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:16:42 2020 +0530 
-------------------------------------------------------------------------------- 
[ADL] [Hetero] Create two _PSD domains - one for Big Core and other for Small Core(Windows Req for Hybrid)

Create two PSD domains and made the following changes.
 1. Each Favored core in its own separate domain.
 2. Rest of the big cores in a separate domain.
 3. Each atom module in its own domain.

Hsd-es-id: 1608197177
Original commit date: Fri Feb 7 15:50:49 2020 +0530
Change-Id: I49569ea94c8e2dff115d670ffa4488166edec285
Original commit hash: ef0354e4e0da7f76b58c0832430db0d30ac4e072

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/AcpiTables/CpuSsdt/Cpu0Psd.asl
ClientOneSiliconPkg/Cpu/CpuInit/Dxe/CpuAcpi.c
ClientOneSiliconPkg/Cpu/CpuInit/Dxe/CpuInitDxe.c
ClientOneSiliconPkg/Cpu/CpuInit/Dxe/CpuInitDxe.h
ClientOneSiliconPkg/Cpu/CpuInit/Dxe/CpuInitDxe.inf
ClientOneSiliconPkg/Cpu/Include/CpuRegs.h

================================================================================ 
Commit: 6b9190297c07745dc46b093a328cf9e2182204ad 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:16:36 2020 +0530 
-------------------------------------------------------------------------------- 
[TGL] Add PcdCpuPcieEnable in PeiCpuPcieRpInit.inf

UUNIT test:
Booted to OS successfully on TGL-U

Hsd-es-id: 14010844717
Impacted Platforms: ADL,RKL,TGL

Original commit date: Tue Feb 11 12:34:45 2020 +0530
Change-Id: Ia2f88ea21ab7efad5e1da59fb6ddc0fb183e9189
Original commit hash: 9e1bad6a718a28d0900321be8078500a17f56554

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.inf

================================================================================ 
Commit: 26999f60d349aaa1cceb0b3b41864ccbf7a7433e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:16:34 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] JSL Auto-Commit BIOS ID update CI BIOS Version to 2074_00

Hsd-es-id: no sighting
Original commit date: Thu Feb 13 02:55:52 2020 -0800
Change-Id: I6e5ac9549610a98d8e8f2073cd34056b4ccdb792
Original commit hash: 1192a5b21b4fb87e52d67177abbf5e2639c78c14

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: d323cb5cc676a32bc3e20d4c6dc2179a7b05fcee 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:16:33 2020 +0530 
-------------------------------------------------------------------------------- 
[SIIP] Framework support - take#3

Issue: SIIP is visible in other projects. For now, it should be POR for AlderLake only.
Resolution: Extract ME UMA function to a standalone library and move MeUmaSiipLib to Fru/AdlPch.
Impacted: All C1S projects.

Hsd-es-id: 2209649347
Original commit date: Mon Feb 10 11:55:31 2020 +0800
Change-Id: I3a8fded3802caaae1729dc912ea85689230c4da3
Original commit hash: bca73592845eeccb0af591cd1664ea3a9f3602ed

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/JslPch/PeiLib.dsc
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/PchMeUmaSiip.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/PeiMeInitLib.inf
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeUmaLib/PchMeUma.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeUmaLib/PeiMeUmaLib.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/PeiMemoryInitLib.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/PeiMemoryInitLibFsp.inf
ClientOneSiliconPkg/Product/JasperLake/SiInit/Pei/SiInitPreMem.inf
ClientOneSiliconPkg/Product/JasperLake/SiInit/Pei/SiInitPreMemFsp.inf
JasperLakeFspPkg/JasperLakeFspPkg.dsc

================================================================================ 
Commit: 4c3a8ba38c2b1e0a7379b31c1b4eea9ca6c8fdcf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:16:31 2020 +0530 
-------------------------------------------------------------------------------- 
[JSL] JSL A0 microcode update.
 Changing the JSL ucode from m1906C0_00000001 to m1906C0_00000002.

Hsd-es-id: NA

Original commit date: Thu Feb 13 14:36:28 2020 +0530
Change-Id: Id68f2ab2906a5a36a6ecb3fac898d1ae7848375f
Original commit hash: 5f70417c66009b99827d9b38f5cc137b82aca71e

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/Binaries/Microcode/m1906C0_00000002.pdb
JasperLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: a7988948e3c360f945b316fffdf934a9463b7083 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:16:29 2020 +0530 
-------------------------------------------------------------------------------- 
[JSL] To resolve the KW issues for JasperLakeplatsamplPkg and JasperLakeBoardPkg

Resolved the Latestd KW issues as per WW5.2 label KW report

Hsd-es-id: 1609902468
Original commit date: Wed Jan 29 15:56:32 2020 +0530
Change-Id: I1bc3e180d6404320014fbd67ee87afaeccd70fae
Original commit hash: 6517a5c53173295c3f5ba3c239dc10f5a4da9370

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakePlatSamplePkg/PlatformInitAdvanced/PolicyInitAdvancedDxe/TbtPolicyInitDxe.c

================================================================================ 
Commit: b511714f715f9f06f56738cc4fc7caed8a370bab 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:16:27 2020 +0530 
-------------------------------------------------------------------------------- 
Check Max PEG port number then expose PEG3 ASL code

1. Only expose PEG3 to OS when Max PEG Port number is 4.
2. Correct the _L69 implementation for PEG ports.
3. Move SA NVS into DSDT table to align with other projects.

Hsd-es-id: 16010714687
Original commit date: Mon Feb 10 13:35:32 2020 +0800
Change-Id: Ief8f3a0602ec4b2ff6b9b2c3bbe0f4d7d6923fb9
Original commit hash: a09e1509c9afceab06b863b973a60e70682d6746

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/HostBridge/AcpiTables/HostBus.asl
ClientOneSiliconPkg/SystemAgent/AcpiTables/SaSsdt/CpuPcieRp.asl
ClientOneSiliconPkg/SystemAgent/AcpiTables/SaSsdt/PegCommon.asl
ClientOneSiliconPkg/SystemAgent/AcpiTables/SaSsdt/Sa.asl
ClientOneSiliconPkg/SystemAgent/SaInit/Dxe/SaAcpi.c
JasperLakeBoardPkg/Acpi/AcpiTables/Dsdt/Dsdt.asl
JasperLakeBoardPkg/Acpi/AcpiTables/Dsdt/Gpe.asl
JasperLakeBoardPkg/Acpi/BoardAcpiDxe/Dsdt/Dsdt.asl
JasperLakeBoardPkg/Acpi/BoardAcpiDxe/Dsdt/Gpe.asl
JasperLakePlatSamplePkg/Features/Tbt/AcpiTables/DTbt.asl

================================================================================ 
Commit: 88aa083695f99cedd6ff6362cb9cc7643c97a8a4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:16:22 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Can't disable HDMI PORT B and port C

Codec needs to detect two frame syncs after power will is up.
Each frame sync is 20.83us. So atleast 42us are needed for correct working of iDsip codec.

Hsd-es-id: 2205496465
Original commit date: Wed Feb 12 14:53:15 2020 +0100
Change-Id: If4d7ccec01b3fe2b3badd7cd0617d5892238c64f
Original commit hash: 0cc7681d9018ba1d144380c8105ed04a34777eec

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Hda/LibraryPrivate/PeiHdaInitLib/PeiHdaInitLib.c

================================================================================ 
Commit: 237a570ff2e0617004f4da54a87c714113a5e9df 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:16:18 2020 +0530 
-------------------------------------------------------------------------------- 
[ADL] MKTME: 42 bit addressability reporting in BIOS.
 - Normally System BIOS enumerates the number of physical address bits by reading CPUID.80000008H:EAX[bits 7-0].
   Even though CPU reports MAX_PA as 46, only 39 bits will be supported by hardware for addressability, 3 bit hole and remaining 4 bits will be used for MKTME KeyIDs.

Hsd-es-id: 14010269348
Original commit date: Mon Feb 3 16:43:56 2020 +0530
Change-Id: I180616caaebc8d66d01d86741f519f6e502803ce
Original commit hash: 0427d1720967ffe595217d5cc5667d5ea766db58

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Include/Library/CpuPlatformLib.h
ClientOneSiliconPkg/Cpu/IncludePrivate/Library/CpuInfoFruLib.h
ClientOneSiliconPkg/Cpu/Library/PeiDxeSmmCpuPlatformLib/CpuPlatformLibrary.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiDxeSmmCpuCommonLib/CpuCommonLib.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiDxeSmmCpuCommonLib/PeiDxeSmmCpuCommonLib.inf
ClientOneSiliconPkg/Fru/JslCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c

================================================================================ 
Commit: 96bb313f1904b4caca06093e3b4c6ed10aa570c5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:16:14 2020 +0530 
-------------------------------------------------------------------------------- 
[JSL] PlatSampkePkg Clean-up for MinPlatform architecture

Removing all unused/duplicated code, files and folders for MinPlatform
architecture by merging the changes below from TGL.
0185f17dcebbb5e8df94a6e80e730825e148a8e9
 * TigeraLakePlatSamplePkg/Board: Remove Board folder
7f5f2a06a0eabd73061c1f9ab867b1c81343b3db
 * TigerLakePlatSamplePkg: Remove Unused Flash Maps.
630558ebb63fb7b5365a98371f94f8055ee06e79
 * TigerLakePlatformPkg: Remove duplicated modules.
6ed6bd59b310b3f5b291ecd37233f1c50cf7aec4
 * TigerLakePlatSamplePkg: Removed unused scripts.
ea75d2ebf51f467d23114930371821cc3c4b3eaf
 * TigerLakePlatSamplePkg: Remove PlatformInit folder from TigerLakePlatSamplePkg.
9e37bfb3c64d7968740c0a5c2020f293e9f23fe3
 * TigerLakePlatSamplePkg: Clean up unused FlashFv PCDs.
a82880689c0d67ff2021d715d81d05f37af25818
 * TigerLakePlatSamplePkg/Binaries: Delete duplicate folders from platform package

Hsd-es-id: 1507695470
Original commit date: Fri Jan 3 16:45:15 2020 +0800
Change-Id: Idde2f0f582e476ab529782c9b4994529e8bf3b35
Original commit hash: 753496a6698c9c17850f37eed296019af7d38af2

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakePlatSamplePkg/Acpi/AcpiTables/AcpiPlatform/Dxe/AcpiByteStream.h
JasperLakePlatSamplePkg/Acpi/AcpiTables/AcpiPlatform/Dxe/AcpiPlatform.c
JasperLakePlatSamplePkg/Acpi/AcpiTables/AcpiPlatform/Dxe/AcpiPlatform.h
JasperLakePlatSamplePkg/Acpi/AcpiTables/AcpiPlatform/Dxe/AcpiPlatform.inf
JasperLakePlatSamplePkg/Acpi/AcpiTables/AcpiPlatform/Dxe/GenSsdtLib.c
JasperLakePlatSamplePkg/Acpi/AcpiTables/AcpiPlatform/Dxe/GenSsdtLib.h
JasperLakePlatSamplePkg/BasicBuild.bat
JasperLakePlatSamplePkg/BinBuild.bat
JasperLakePlatSamplePkg/BiosInfo/BiosInfo.c
JasperLakePlatSamplePkg/BiosInfo/BiosInfo.inf
JasperLakePlatSamplePkg/Board/BoardInit/Dxe/BoardConfigInit.c
JasperLakePlatSamplePkg/Board/BoardInit/Dxe/BoardConfigInit.inf
JasperLakePlatSamplePkg/Board/BoardInit/Dxe/Common.c
JasperLakePlatSamplePkg/Board/BoardInit/Pei/BoardConfigInit.c
JasperLakePlatSamplePkg/Board/BoardInit/Pei/BoardConfigInit.inf
JasperLakePlatSamplePkg/Board/BoardInit/Pei/BoardConfigInitPreMem.c
JasperLakePlatSamplePkg/Board/BoardInit/Pei/BoardConfigInitPreMem.inf
JasperLakePlatSamplePkg/Board/BoardInit/Pei/Common.c
JasperLakePlatSamplePkg/Board/DxeBoardInit.dsc
JasperLakePlatSamplePkg/Board/Include/BaseBoardFunction.h
JasperLakePlatSamplePkg/Board/Include/BoardConfigInit.h
JasperLakePlatSamplePkg/Board/Include/BoardHook.h
JasperLakePlatSamplePkg/Board/Include/BoardInitTable.h
JasperLakePlatSamplePkg/Board/Include/PeiPlatformHookLib.h
JasperLakePlatSamplePkg/Board/Library/BaseFuncLib/BaseFuncLib.inf
JasperLakePlatSamplePkg/Board/Library/BaseFuncLib/Gop.c
JasperLakePlatSamplePkg/Board/Library/DxeBoardConfigLib/DxeBoardConfigLib.c
JasperLakePlatSamplePkg/Board/Library/DxeBoardConfigLib/DxeBoardConfigLib.inf
JasperLakePlatSamplePkg/Board/Library/PeiBoardConfigLib/PeiBoardConfigLib.c
JasperLakePlatSamplePkg/Board/Library/PeiBoardConfigLib/PeiBoardConfigLib.inf
JasperLakePlatSamplePkg/Board/Library/PeiPlatformHookLib/PeiPlatformHooklib.c
JasperLakePlatSamplePkg/Board/Library/PeiPlatformHookLib/PeiPlatformHooklib.inf
JasperLakePlatSamplePkg/Board/Others/DxeBoardInitLib/BoardInitLib.c
JasperLakePlatSamplePkg/Board/Others/DxeBoardInitLib/BoardInitLib.h
JasperLakePlatSamplePkg/Board/Others/DxeBoardInitLib/BoardInitLib.inf
JasperLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardFunc.c
JasperLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardFunc.h
JasperLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardFuncInit.c
JasperLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardFuncInitPreMem.c
JasperLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardInitLib.c
JasperLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardInitLib.h
JasperLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardInitLib.inf
JasperLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardInitPreMemLib.c
JasperLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardInitPreMemLib.h
JasperLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardInitPreMemLib.inf
JasperLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardPchInitPreMemLib.c
JasperLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardSaConfigPreMem.h
JasperLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardSaInitPreMemLib.c
JasperLakePlatSamplePkg/Board/Others/PeiBoardInitLib/GpioTableIclY.h
JasperLakePlatSamplePkg/Board/Others/PeiBoardInitLib/GpioTableIclYPreMem.h
JasperLakePlatSamplePkg/Board/Others/PeiBoardInitLib/GpioTableJsDddr4.h
JasperLakePlatSamplePkg/Board/Others/PeiBoardInitLib/GpioTableJslLp4x.h
JasperLakePlatSamplePkg/Board/Others/PeiBoardInitLib/GpioTableJslPreMem.h
JasperLakePlatSamplePkg/Board/Others/PeiBoardInitLib/PchHdaVerbTables.h
JasperLakePlatSamplePkg/Board/Others/PeiBoardInitLib/PchUsb2PhyTuningTable.c
JasperLakePlatSamplePkg/Board/Others/PeiBoardInitLib/PchUsb2PhyTuningTable.h
JasperLakePlatSamplePkg/Board/Others/PeiBoardInitLib/PchUsbOcMappingTable.c
JasperLakePlatSamplePkg/Board/Others/PeiBoardInitLib/PchUsbOcMappingTable.h
JasperLakePlatSamplePkg/Board/PeiBoardInit.dsc
JasperLakePlatSamplePkg/BuildIafw.sh
JasperLakePlatSamplePkg/BuildPlatTools.sh
JasperLakePlatSamplePkg/Features/CapsuleUpdate/BiosInfoRecovery/LegacyBiosInfo.c
JasperLakePlatSamplePkg/Features/CapsuleUpdate/BiosInfoRecovery/LegacyBiosInfoRecovery.inf
JasperLakePlatSamplePkg/Features/CapsuleUpdate/FaultTolerance.fdf
JasperLakePlatSamplePkg/Features/CapsuleUpdate/Library/PlatformFvAddressTsLib/PlatformFvAddressTsLib.c
JasperLakePlatSamplePkg/Features/CapsuleUpdate/Library/PlatformFvAddressTsLib/PlatformFvAddressTsLib.inf
JasperLakePlatSamplePkg/Features/EmmcSoftwareTuningStorage/EmmcSoftwareTuningStorage.c
JasperLakePlatSamplePkg/Features/EmmcSoftwareTuningStorage/EmmcSoftwareTuningStorage.inf
JasperLakePlatSamplePkg/Features/MultiFv/ReportFvRecoveryPei/ReportFvRecoveryPei.c
JasperLakePlatSamplePkg/Features/MultiFv/ReportFvRecoveryPei/ReportFvRecoveryPei.inf
JasperLakePlatSamplePkg/Features/Txt/TxtOneTouchDxe/TxtOneTouchDxe.c
JasperLakePlatSamplePkg/Features/Txt/TxtOneTouchDxe/TxtOneTouchDxe.h
JasperLakePlatSamplePkg/Features/Txt/TxtOneTouchDxe/TxtOneTouchDxe.inf
JasperLakePlatSamplePkg/Features/Txt/TxtOneTouchDxe/TxtOneTouchOp.c
JasperLakePlatSamplePkg/FlashMap/SIZE_70_UEFI_BOOT.fdf
JasperLakePlatSamplePkg/FlashMap/SIZE_80_FSP_WRAPPER.fdf
JasperLakePlatSamplePkg/FlashMap/SIZE_80_UEFI_BOOT.fdf
JasperLakePlatSamplePkg/FspBinFvsBaseAddress.dsc
JasperLakePlatSamplePkg/FspWrapper/FspWrapperReportFv/FspWrapperReportFv.c
JasperLakePlatSamplePkg/FspWrapper/FspWrapperReportFv/FspWrapperReportFv.inf
JasperLakePlatSamplePkg/FspWrapper/Library/SecFspWrapperPlatformSecLib/SecFspWrapperPlatformSecLib.inf
JasperLakePlatSamplePkg/FspWrapper/Library/SecFspWrapperPlatformSecLib/SecRamInitData.c
JasperLakePlatSamplePkg/Library/BaseAmtWrapperLib/BaseAmtWrapperLib.c
JasperLakePlatSamplePkg/Library/BaseAmtWrapperLib/BaseAmtWrapperLib.inf
JasperLakePlatSamplePkg/Library/BaseEcFlashLib/BaseEcFlashLib.c
JasperLakePlatSamplePkg/Library/BaseEcFlashLib/BaseEcFlashLib.inf
JasperLakePlatSamplePkg/Library/BaseFlashDecodeLib/BaseFlashDecodeLib.c
JasperLakePlatSamplePkg/Library/BaseFlashDecodeLib/BaseFlashDecodeLib.inf
JasperLakePlatSamplePkg/Library/BaseFlashDeviceLib/BaseFlashDeviceLib.c
JasperLakePlatSamplePkg/Library/BaseFlashDeviceLib/BaseFlashDeviceLib.inf
JasperLakePlatSamplePkg/Library/BasePlatformTimerLib/BasePlatformTimerLib.c
JasperLakePlatSamplePkg/Library/BasePlatformTimerLib/BasePlatformTimerLib.inf
JasperLakePlatSamplePkg/Library/BasePlatformVariableLib/BasePlatformVariableLib.c
JasperLakePlatSamplePkg/Library/BasePlatformVariableLib/BasePlatformVariableLib.inf
JasperLakePlatSamplePkg/Library/BaseVariableStorageSelectorLib/BaseVariableStorageSelectorLib.c
JasperLakePlatSamplePkg/Library/BaseVariableStorageSelectorLib/BaseVariableStorageSelectorLib.h
JasperLakePlatSamplePkg/Library/BaseVariableStorageSelectorLib/BaseVariableStorageSelectorLib.inf
JasperLakePlatSamplePkg/Library/BpdtLib/BpdtLib.c
JasperLakePlatSamplePkg/Library/BpdtLib/BpdtLib.inf
JasperLakePlatSamplePkg/Library/DxePlatformBootManagerLib/BdsPlatform.c
JasperLakePlatSamplePkg/Library/DxePlatformBootManagerLib/DxePlatformBootManagerHiiFreeLib.inf
JasperLakePlatSamplePkg/Library/DxePlatformBootManagerLib/DxePlatformBootManagerLib.inf
JasperLakePlatSamplePkg/Library/DxePlatformBootManagerLib/PlatformBootOption.c
JasperLakePlatSamplePkg/Library/DxePlatformImageVerificationLib/DxePlatformImageVerificationLib.c
JasperLakePlatSamplePkg/Library/DxePlatformImageVerificationLib/DxePlatformImageVerificationLib.inf
JasperLakePlatSamplePkg/Library/DxeSmmNemMapLib/DxeSmmNemMapLib.c
JasperLakePlatSamplePkg/Library/DxeSmmNemMapLib/DxeSmmNemMapLib.inf
JasperLakePlatSamplePkg/Library/PdtUpdateLib/PdtUpdateLib.c
JasperLakePlatSamplePkg/Library/PdtUpdateLib/PdtUpdateLib.inf
JasperLakePlatSamplePkg/Library/PeiBootGuardEventLogLib/PeiBootGuardEventLogLib.c
JasperLakePlatSamplePkg/Library/PeiBootGuardEventLogLib/PeiBootGuardEventLogLib.inf
JasperLakePlatSamplePkg/Library/PeiDxeBoardIdsLib/PeiDxeBoardIdsLib.c
JasperLakePlatSamplePkg/Library/PeiDxeBoardIdsLib/PeiDxeBoardIdsLib.inf
JasperLakePlatSamplePkg/Library/PeiMultiPlatSupportLib/InternalCommonLib.c
JasperLakePlatSamplePkg/Library/PeiMultiPlatSupportLib/PeiMultiPlatSupportLib.c
JasperLakePlatSamplePkg/Library/PeiMultiPlatSupportLib/PeiMultiPlatSupportLib.inf
JasperLakePlatSamplePkg/Library/PeiMultiPlatSupportLib/PeiMultiPlatSupportLibOptSize.c
JasperLakePlatSamplePkg/Library/PeiMultiPlatSupportLib/PeiMultiPlatSupportLibOptSize.inf
JasperLakePlatSamplePkg/Library/PeiNemMapLib/PeiNemMapLib.c
JasperLakePlatSamplePkg/Library/PeiNemMapLib/PeiNemMapLib.inf
JasperLakePlatSamplePkg/Library/PeiPlatformRecoveryLib/PeiPlatformRecoveryLib.inf
JasperLakePlatSamplePkg/Library/PeiPolicyBoardConfigLib/PeiPolicyBoardConfigLib.inf
JasperLakePlatSamplePkg/Library/PeiPolicyBoardConfigLib/PeiPolicyBoardConfigLibFsp.inf
JasperLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
JasperLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf
JasperLakePlatSamplePkg/Library/PeiReadWriteVariableLib/PeiReadWriteVariable.c
JasperLakePlatSamplePkg/Library/PeiReadWriteVariableLib/PeiReadWriteVariable.h
JasperLakePlatSamplePkg/Library/PeiReadWriteVariableLib/PeiReadWriteVariableLib.inf
JasperLakePlatSamplePkg/Library/PeiReadWriteVariableLibNull/PeiReadWriteVariableLibNull.inf
JasperLakePlatSamplePkg/Library/PeiReadWriteVariableLibNull/PeiReadWriteVariableNull.c
JasperLakePlatSamplePkg/Library/PeiSecurePreMemoryDataLoadLib/PeiSecurePreMemoryDataLoadLib.c
JasperLakePlatSamplePkg/Library/PeiSecurePreMemoryDataLoadLib/PeiSecurePreMemoryDataLoadLib.inf
JasperLakePlatSamplePkg/Library/PeiSetupDataCacheLib/PeiSetupDataCacheLib.c
JasperLakePlatSamplePkg/Library/PeiSetupDataCacheLib/PeiSetupDataCacheLib.h
JasperLakePlatSamplePkg/Library/PeiSetupDataCacheLib/PeiSetupDataCacheLib.inf
JasperLakePlatSamplePkg/Library/PlatformFvAddressLib/PlatformFvAddressLib.c
JasperLakePlatSamplePkg/Library/PlatformFvAddressLib/PlatformFvAddressLib.inf
JasperLakePlatSamplePkg/Library/PlatformVarCheckLib/PlatformVarCheckLib.inf
JasperLakePlatSamplePkg/Library/PlatformVarCheckLib/PlatformVarCheckLibNullClass.c
JasperLakePlatSamplePkg/Library/SmmPchLib/CommonHeader.h
JasperLakePlatSamplePkg/Library/SmmPchLib/SmmPchLib.c
JasperLakePlatSamplePkg/Library/SmmPchLib/SmmPchLib.inf
JasperLakePlatSamplePkg/Library/SmmStmConfTableLib/SmmStmConfTableLib.c
JasperLakePlatSamplePkg/Library/SmmStmConfTableLib/SmmStmConfTableLib.inf
JasperLakePlatSamplePkg/Library/SmmStmConfTableLibNull/SmmStmConfTableLibNull.c
JasperLakePlatSamplePkg/Library/SmmStmConfTableLibNull/SmmStmConfTableLibNull.inf
JasperLakePlatSamplePkg/Library/Tpm2DeviceLibPtp/Tpm2InstanceLibPtt.c
JasperLakePlatSamplePkg/Library/Tpm2DeviceLibPtp/Tpm2InstanceLibPtt.inf
JasperLakePlatSamplePkg/Platform/Isct/Docs/IsctReadme.docx
JasperLakePlatSamplePkg/Platform/PlatformInfo/Dxe/PlatformInfoDxe.c
JasperLakePlatSamplePkg/Platform/PlatformInfo/Dxe/PlatformInfoDxe.h
JasperLakePlatSamplePkg/Platform/PlatformInfo/Dxe/PlatformInfoDxe.inf
JasperLakePlatSamplePkg/Platform/PlatformSetup/Dxe/PlatformSetupLegacy.c
JasperLakePlatSamplePkg/Platform/PlatformSetup/Dxe/PlatformSetupLegacy.inf
JasperLakePlatSamplePkg/Platform/SmmPlatform/Smm/EcSmi.c
JasperLakePlatSamplePkg/Platform/SmmPlatform/Smm/EcSmi.h
JasperLakePlatSamplePkg/Platform/SmmPlatform/Smm/PcieDockSmi.c
JasperLakePlatSamplePkg/Platform/SmmPlatform/Smm/PcieDockSmi.h
JasperLakePlatSamplePkg/Platform/SmmPlatform/Smm/SmmPlatform.c
JasperLakePlatSamplePkg/Platform/SmmPlatform/Smm/SmmPlatform.h
JasperLakePlatSamplePkg/Platform/SmmPlatform/Smm/SmmPlatform.inf
JasperLakePlatSamplePkg/Platform/SpiFvbServiceLegacy/Common/FvbInfo.c
JasperLakePlatSamplePkg/Platform/SpiFvbServiceLegacy/Common/SpiFvbServiceCommon.c
JasperLakePlatSamplePkg/Platform/SpiFvbServiceLegacy/Common/SpiFvbServiceCommon.h
JasperLakePlatSamplePkg/Platform/SpiFvbServiceLegacy/Dxe/SpiFvbServiceDxe.c
JasperLakePlatSamplePkg/Platform/SpiFvbServiceLegacy/Smm/SpiFvbServiceSmm.c
JasperLakePlatSamplePkg/Platform/SpiFvbServiceLegacy/SpiFvbServiceDxe.inf
JasperLakePlatSamplePkg/Platform/SpiFvbServiceLegacy/SpiFvbServiceSmm.inf
JasperLakePlatSamplePkg/PlatformInit/PlatformInitDxe/GfxInt15Interface.c
JasperLakePlatSamplePkg/PlatformInit/PlatformInitDxe/PlatformInitDxe.c
JasperLakePlatSamplePkg/PlatformInit/PlatformInitDxe/PlatformInitDxe.h
JasperLakePlatSamplePkg/PlatformInit/PlatformInitDxe/PlatformInitDxe.inf
JasperLakePlatSamplePkg/PlatformInit/PlatformInitDxe/SaPlatformInitDxe.c
JasperLakePlatSamplePkg/PlatformInit/PlatformInitPei/FvCallback.c
JasperLakePlatSamplePkg/PlatformInit/PlatformInitPei/FvCallback.h
JasperLakePlatSamplePkg/PlatformInit/PlatformInitPei/PlatformInit.c
JasperLakePlatSamplePkg/PlatformInit/PlatformInitPei/PlatformInit.inf
JasperLakePlatSamplePkg/PlatformInit/PlatformInitPei/PlatformInitFsp.inf
JasperLakePlatSamplePkg/PlatformInit/PlatformInitPei/PlatformInitPreMem.c
JasperLakePlatSamplePkg/PlatformInit/PlatformInitPei/PlatformInitPreMem.inf
JasperLakePlatSamplePkg/PlatformInit/PolicyInitDxe/AmtPolicyInitDxe.c
JasperLakePlatSamplePkg/PlatformInit/PolicyInitDxe/AmtPolicyInitDxe.h
JasperLakePlatSamplePkg/PlatformInit/PolicyInitDxe/CpuPolicyInitDxe.c
JasperLakePlatSamplePkg/PlatformInit/PolicyInitDxe/CpuPolicyInitDxe.h
JasperLakePlatSamplePkg/PlatformInit/PolicyInitDxe/GopPolicyInitDxe.c
JasperLakePlatSamplePkg/PlatformInit/PolicyInitDxe/GopPolicyInitDxe.h
JasperLakePlatSamplePkg/PlatformInit/PolicyInitDxe/MePolicyInitDxe.c
JasperLakePlatSamplePkg/PlatformInit/PolicyInitDxe/MePolicyInitDxe.h
JasperLakePlatSamplePkg/PlatformInit/PolicyInitDxe/PchPolicyInitDxe.c
JasperLakePlatSamplePkg/PlatformInit/PolicyInitDxe/PchPolicyInitDxe.h
JasperLakePlatSamplePkg/PlatformInit/PolicyInitDxe/PolicyInitDxe.c
JasperLakePlatSamplePkg/PlatformInit/PolicyInitDxe/PolicyInitDxe.h
JasperLakePlatSamplePkg/PlatformInit/PolicyInitDxe/PolicyInitDxe.inf
JasperLakePlatSamplePkg/PlatformInit/PolicyInitDxe/SaPolicyInitDxe.c
JasperLakePlatSamplePkg/PlatformInit/PolicyInitDxe/SaPolicyInitDxe.h
JasperLakePlatSamplePkg/PlatformInit/PolicyInitDxe/SiliconPolicyInitDxe.c
JasperLakePlatSamplePkg/PlatformInit/PolicyInitDxe/SiliconPolicyInitDxe.h
JasperLakePlatSamplePkg/PlatformInit/PolicyInitDxe/TbtPolicyInitDxe.c
JasperLakePlatSamplePkg/PlatformInit/PolicyInitDxe/TbtPolicyInitDxe.h
JasperLakePlatSamplePkg/PlatformPkg.dec
JasperLakePlatSamplePkg/PlatformPkg.dsc
JasperLakePlatSamplePkg/PlatformPkg.fdf
JasperLakePlatSamplePkg/PlatformPkgBuildOption.dsc
JasperLakePlatSamplePkg/PlatformPkgConfig.dsc
JasperLakePlatSamplePkg/PlatformPkgConfigOverride.dsc
JasperLakePlatSamplePkg/PostBuild.sh
JasperLakePlatSamplePkg/PreBuild.sh
JasperLakePlatSamplePkg/PriBuild.sh
JasperLakePlatSamplePkg/Tools/GenBiosId/BiosId.env
JasperLakePlatSamplePkg/Tools/GenBiosId/BiosIdEmb.env
JasperLakePlatSamplePkg/Tools/GenVcxproj/EDK.gitignore
JasperLakePlatSamplePkg/Tools/GenVcxproj/genvcxproj.py
JasperLakePlatSamplePkg/ValidationFv.fdf
JasperLakePlatSamplePkg/ValidationFvDef.fdf
JasperLakePlatSamplePkg/WineCmdWrapper.sh
JasperLakePlatSamplePkg/bld.bat
JasperLakePlatSamplePkg/cln.bat
JasperLakePlatSamplePkg/postbuild.bat
JasperLakePlatSamplePkg/prebuild.bat
JasperLakePlatSamplePkg/prep.bat
JasperLakePlatSamplePkg/unixbuildprep.sh.tar.gz

================================================================================ 
Commit: 68da60a026b522ff5f75873c60a8ef72e9a9d253 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:16:02 2020 +0530 
-------------------------------------------------------------------------------- 
Implement general register programming as per SIP17 BWG Section 4.32 and 4.35

Hsd-es-id: 16010761820
Impact Platforms: ADL

Original commit date: Tue Feb 11 11:53:59 2020 +0800
Change-Id: I149f464ff021e76eb9de7d27d5458eeea9959043
Original commit hash: 5ebc65ecfb21b5752a1719261968fe3988e935aa

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c

================================================================================ 
Commit: 85f51bf33296b6bed5250c657cee6b351760faef 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:16:01 2020 +0530 
-------------------------------------------------------------------------------- 
[TGL-H][PO][2LM]: BIOS hang on "No DEKEL FW" with only PEG60 populated

Hsd-es-id: 16010770487
Impacted Platforms: ADL,RKL,TGL

Original commit date: Tue Feb 11 15:31:30 2020 +0530
Change-Id: I3eac768d527c77da41e9ded049a78f7c36a12355
Original commit hash: 65a6d66fbd5d273d6462c5e2dcac52a63d2647c8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c

================================================================================ 
Commit: 8ecc5c46a424b8e36dc0d9875544b6cb68c5aa01 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:15:59 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] JSL Auto-Commit BIOS ID update CI BIOS Version to 2073_00

Hsd-es-id: no sighting
Original commit date: Wed Feb 12 18:00:43 2020 -0800
Change-Id: Ic410923baa7bc780fa370617594bb0da1d2ada6c
Original commit hash: cfe8b3d7ac344a387a2383eefac706d2e19bd4ab

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 8caf9519e2a9d635e32deff148db00263bced9de 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:15:53 2020 +0530 
-------------------------------------------------------------------------------- 
[C1S] Remove CpuSmm NV variable

The CpuSmm is not used properly and can be removed.
Use CpuSetup to contain all CPU setup options.
Use CpuPolicyProtocol to contain policies consumed by CPU RC.

Hsd-es-id: 1507717512
Original commit date: Tue Jan 21 17:43:00 2020 +0800
Change-Id: I7b335e4df2aa4cbaa37da0b5a3607cb61c8bf5ad
Original commit hash: 16870a1b6fe63f31316df87e6d8bf74e4ab07215

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Include/Protocol/CpuPolicyProtocol.h
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmCpuFeaturesLib.c
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmCpuFeaturesLib.inf
ClientOneSiliconPkg/SiPkg.dec.template
JasperLakeBoardPkg/BoardPkgPcd.dsc
JasperLakePlatSamplePkg/Include/CpuSmm.h
JasperLakePlatSamplePkg/Include/SetupVariable.h
JasperLakePlatSamplePkg/Library/DxePolicyUpdateLib/DxeCpuPolicyUpdate.c
JasperLakePlatSamplePkg/PlatformInit/PolicyInitDxe/CpuPolicyInitDxe.c
JasperLakePlatSamplePkg/PlatformInit/PolicyInitDxe/PolicyInitDxe.c
JasperLakePlatSamplePkg/PlatformInit/PolicyInitDxe/PolicyInitDxe.inf
JasperLakePlatSamplePkg/PlatformInitAdvanced/PolicyInitAdvancedDxe/CpuPolicyInitDxe.c
JasperLakePlatSamplePkg/PlatformInitAdvanced/PolicyInitAdvancedDxe/PolicyInitAdvancedDxe.c
JasperLakePlatSamplePkg/PlatformInitAdvanced/PolicyInitAdvancedDxe/PolicyInitAdvancedDxe.inf
JasperLakePlatSamplePkg/PlatformPkg.dec
JasperLakePlatSamplePkg/PlatformPkg.dsc
JasperLakePlatSamplePkg/Setup/Advanced.vfr
JasperLakePlatSamplePkg/Setup/CpuSetup.hfr
JasperLakePlatSamplePkg/Setup/DebugSetup.hfr
JasperLakePlatSamplePkg/Setup/HiiConfigAccess.c
JasperLakePlatSamplePkg/Setup/SetupId.h

================================================================================ 
Commit: b992e2de8e1b571169e5137553203fdf875b4fb7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:15:40 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

Hsd-es-id: no sighting
Original commit date: Wed Feb 12 09:00:59 2020 -0800
Change-Id: I5d9d312c87a73235405ea5292e9b82b6fd91c612
Original commit hash: 1f6d474ff09a6e51eb582fc87d5cb024ac74721e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec.template

================================================================================ 
Commit: 88c3054d69ea5458fb4fa0596d14fcd15375f0be 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:15:27 2020 +0530 
-------------------------------------------------------------------------------- 
[JSL] - Change the JasperLakePlatSamplePkg/BuildIafw.sh file to Unix Format.

Used the "dos2unix -ic BuildIafw.sh | xargs dos2unix" command from Git Bash to change the file to Unix Format.

Hsd-es-id: NA
Original commit date: Wed Feb 5 15:59:07 2020 +0530
Change-Id: I718f585b22af095c34da46fa2f525c5f7a45b798
Original commit hash: 3f8934354eb34c22a15db52a0a4b4105149e6fd2

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakePlatSamplePkg/BuildIafw.sh

================================================================================ 
Commit: ecc9f8758865be25a7b08d1e2fa10bc0bf935027 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:15:16 2020 +0530 
-------------------------------------------------------------------------------- 
Adding External tags for "Setup option CpuPcieRtd3 to Enable/Disable CPU PCIE RTD3 support"
(SHA id:faff44d75b3579ea8665e1911100b2f4ec214398)

UNIT Test:
Booted to OS with External Release BIOS on TGL-U

CPU PCIE is not a POR for JSL.

Hsd-es-id: 16010178906
Impacted Platforms: ADL,RKL,TGL

Original commit date: Thu Jan 30 13:01:07 2020 +0530
Change-Id: Ifc999c4292bca08b53494b2f54747be35ea3613d
Original commit hash: 00ff8a53da695a2219bc718f6f8b60ebb3732035

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/DxeCpuPcieRpLib/DxeCpuPcieRpLib.c
ClientOneSiliconPkg/SystemAgent/Include/ConfigBlock/PcieDxeConfig.h
ClientOneSiliconPkg/SystemAgent/Library/DxeSaPolicyLib/DxeSaPolicyLib.c
JasperLakeBoardPkg/Acpi/AcpiTables/Dsdt/Gpe.asl
JasperLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3CpuPcie.asl

================================================================================ 
Commit: fdf5679fab0423fe39373bc93ca376d324118f5c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:15:12 2020 +0530 
-------------------------------------------------------------------------------- 
ClientCommonPkg: remove DebugPropertyLib and some PostCodeLib

Use the following as PostCodeLib:
  $(FSP_PACKAGE)/Library/BasePostCodeLibPort80Ex
  MdePkg/Library/BasePostCodeLibPort80

Remove the following:
  ClientCommonPkg/Library/BasePostCodeLibPort80Ex/*
  AlderLakePlatSamplePkg/Library/BaseTraceHubPostCodeLib/*
  JasperLakePlatSamplePkg/Library/BaseTraceHubPostCodeLib/*
  Include/Library/DebugPropertyLib.h
  Library/BaseDebugPropertyLibCmosPcd/*
  Library/BaseDebugPropertyLibNull/*

And modify related dsc files.

Hsd-es-id: 16010683506
Original commit date: Mon Jan 13 15:35:14 2020 +0800
Change-Id: I6983683ef3235d4eed1d6faaec80a60b67ba9efc
Original commit hash: ae2382652bd11907d96b163e4f26e135ef45e271

-------------------------------------------------------------------------------- 
[Changed Files]
ClientCommonPkg/Include/Library/DebugPropertyLib.h
ClientCommonPkg/Library/BaseDebugPropertyLibCmosPcd/BaseDebugPropertyLibCmosPcd.c
ClientCommonPkg/Library/BaseDebugPropertyLibCmosPcd/BaseDebugPropertyLibCmosPcd.inf
ClientCommonPkg/Library/BaseDebugPropertyLibNull/BaseDebugPropertyLibNull.c
ClientCommonPkg/Library/BaseDebugPropertyLibNull/BaseDebugPropertyLibNull.inf
ClientCommonPkg/Library/BasePostCodeLibPort80Ex/BasePostCodeLibPort80Ex.inf
ClientCommonPkg/Library/BasePostCodeLibPort80Ex/PostCode.c
JasperLakeBoardPkg/BoardPkg.dsc
JasperLakePlatSamplePkg/Library/BaseTraceHubPostCodeLib/BaseTraceHubPostCodeLib.c
JasperLakePlatSamplePkg/Library/BaseTraceHubPostCodeLib/BaseTraceHubPostCodeLib.h
JasperLakePlatSamplePkg/Library/BaseTraceHubPostCodeLib/BaseTraceHubPostCodeLib.inf
JasperLakePlatSamplePkg/PlatformPkg.dsc

================================================================================ 
Commit: 17b315be4a6df5cffaf3da45a74234cb97736617 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:15:10 2020 +0530 
-------------------------------------------------------------------------------- 
[TGL] TGL is missing PrintVrOverrides() for VR Override

- Added Config block print after VR Override.

Hsd-es-id: 1507740147
Original commit date: Mon Feb 10 14:26:14 2020 +0530
Change-Id: I7426ba82bec57754d3340466f5e4b004137dc419
Original commit hash: 5d753c3c3dbb4ab7ee0023ab8c547f47dc80e5eb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/VoltageRegulator/IncludePrivate/Library/PeiVrLib.h
ClientOneSiliconPkg/IpBlock/VoltageRegulator/LibraryPrivate/PeiVrLib/PeiVrLib.c

================================================================================ 
Commit: b004137462c1172baccd34145b1463d75e9d702c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:15:07 2020 +0530 
-------------------------------------------------------------------------------- 
ClientCommonPkg: Remove PeiSetupDataCacheLibNull

PeiSetupDataCacheLibNull is not used by platform, we can start clean up
PeiSetupDataCacheLibNull under ClientCommonPkg:
ClientCommonPkg/Library/PeiSetupDataCacheLibNull

Hsd-es-id: 1507754627
Original commit date: Fri Feb 7 16:14:00 2020 +0800
Change-Id: Id1f9016e5f4083f6c82339c5de7790378f91acaa
Original commit hash: d8066bf12204dc92f9437457469abc288c0d21f5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientCommonPkg/Library/PeiSetupDataCacheLibNull/PeiSetupDataCacheLibNull.c
ClientCommonPkg/Library/PeiSetupDataCacheLibNull/PeiSetupDataCacheLibNull.inf

================================================================================ 
Commit: 08b4dfb76b1632ea467dc6f6ce138ef34f440d72 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:15:06 2020 +0530 
-------------------------------------------------------------------------------- 
ClientCommonPkg: Remove DxeSignedSectionVerificationLib and PeiSignedSectionVerificationLib

These modules are to verify the signed section and extract raw data and
extractsraw data, they are not used by platform anymore, we can start
clean up the codes under ClientCommonPkg:
Library/DxeSignedSectionVerificationLib/
Library/PeiSignedSectionVerificationLib/

Hsd-es-id: 1507744284
Original commit date: Wed Feb 5 14:47:43 2020 +0800
Change-Id: I0806e5fad8331ee34dc12d33c759c5cff9a1fd37
Original commit hash: eeaad1f234f42d06771fb7bfa812a5803966d746

-------------------------------------------------------------------------------- 
[Changed Files]
ClientCommonPkg/Library/DxeSignedSectionVerificationLib/DxeSignedSectionVerificationLib.c
ClientCommonPkg/Library/DxeSignedSectionVerificationLib/DxeSignedSectionVerificationLib.inf
ClientCommonPkg/Library/PeiSignedSectionVerificationLib/PeiSignedSectionVerificationLib.c
ClientCommonPkg/Library/PeiSignedSectionVerificationLib/PeiSignedSectionVerificationLib.inf

================================================================================ 
Commit: a3bb6725b2afb224f5810dcecd7799c4b7c2e81c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:15:05 2020 +0530 
-------------------------------------------------------------------------------- 
Remove ClientCommonPkg/Universal/SerialRecovery/

SerialRecovery is not used by platform, we can start
clean up SerialRecovery under ClientCommonPkg:
  ClientCommonPkg/Universal/SerialRecovery/
and clean up related codes in ClientCommonPkg/ClientCommonPkg.dec
and JasperLakePlatSamplePkg

Hsd-es-id: 1507756337
Original commit date: Mon Feb 10 11:25:53 2020 +0800
Change-Id: Iaf7906afe862e63e4f515e7862f973cbaec7680f
Original commit hash: 74c08efbc06eb7e35d1ae26131d363a8faa76593

-------------------------------------------------------------------------------- 
[Changed Files]
ClientCommonPkg/ClientCommonPkg.dec
ClientCommonPkg/Universal/SerialRecovery/Recovery.h
ClientCommonPkg/Universal/SerialRecovery/Recovery.inf
ClientCommonPkg/Universal/SerialRecovery/SerialRecovery.c
JasperLakePlatSamplePkg/PlatformPkg.fdf

================================================================================ 
Commit: 97b1eb9d8cdba51cf24c33bff65663826ef00137 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:15:00 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] JSL Auto-Commit BIOS ID update CI BIOS Version to 2072_00

Hsd-es-id: no sighting
Original commit date: Tue Feb 11 17:36:16 2020 -0800
Change-Id: Ib4cc66bdd8c19bb15f2d15e9e0d0ac469cc0465e
Original commit hash: afef0d551acc1af89d52b9641a4cf4c8e9ee2e2c

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: d8a7509d29da9604f06a4c8efe8504a223875b49 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:14:46 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/EbgPch/Usb: [EBG A0 PO] USB Devices not getting detected

USB devices are not getting detected on EBG PO when reaching EFI.
AFE Recipe could be incorrect as the PLLDIVRATIOS is getting programmed to 19.2MHz and not to 24 MHz.
However this could not be the single problem and this is opened to track the issue.

Fix: 1. We have to disable programming the USB Over-Current becuse the actual OC values seem to
        incorect for Archer City and EVB boards. It shall be enable once we  get the proper OC values from SV.
        See comments in https://hsdes.intel.com/appstore/article/#/14010720419
     2. cfg.xhcc2.wrreqszctrl value was changed for EBG to make USB work
        See https://hsdes.intel.com/resource/14010864116

Hsd-es-id: 1809836234
Original commit date: Tue Feb 11 12:52:59 2020 +0100
Change-Id: Iccfb5d430891883e8f2edf3dfcaaa8cb0801cb80
Original commit hash: 64ae48877df0fc73ce9bc5f2847ea0ffae5ff14d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbHostControllerInitLib/XhciInit.c

================================================================================ 
Commit: d1e3dd213c20fe2610acda4bf33a900ebc5d4829 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:14:40 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

Hsd-es-id: no sighting
Original commit date: Tue Feb 11 08:59:28 2020 -0800
Change-Id: Id55d3f901cb7b97a51d2ddacf7a2e56390419dbd
Original commit hash: f978182f20165a57725986ffa4ea09ae9cdc70ff

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec.template

================================================================================ 
Commit: 607b62044106684d49e9d569592740847cf80e2e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:14:25 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Do not set SATA PGD power down for unsupported SoC

EBG PCH does not support SATA PG power down and it doesn't
disable it through the fuses. BIOS must refrain from enabling
power gating.

Hsd-es-id: 14010724581
Original commit date: Thu Jan 16 12:37:55 2020 -0600
Change-Id: Ibfae95644f03c085020beea7c6e7e1c179702e4a
Original commit hash: 453e830fbc87ca334ff907dde7024c5461ffe8b8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Sata/SataConfig.h
ClientOneSiliconPkg/Include/Library/SataLib.h
ClientOneSiliconPkg/IpBlock/Sata/Library/PeiDxeSmmSataLib/SataLibVer1.c
ClientOneSiliconPkg/IpBlock/Sata/Library/PeiDxeSmmSataLib/SataLibVer2.c
ClientOneSiliconPkg/IpBlock/Sata/Library/PeiDxeSmmSataLib/SataLibVer3.c
ClientOneSiliconPkg/IpBlock/Sata/LibraryPrivate/PeiSataLib/PeiSataLib.c
ClientOneSiliconPkg/IpBlock/Sata/LibraryPrivate/PeiSataPolicyLib/PeiSataPolicyLib.c

================================================================================ 
Commit: e28aa4f7b31d9f1473718aa0dd78ee69a9fa8224 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:14:10 2020 +0530 
-------------------------------------------------------------------------------- 
ClientCommonPkg: Remove SignedSectionPei

SignedSectionPei is not used by platform, we can start clean up
SignedSectionPei under ClientCommonPkg:
ClientCommonPkg/Universal/SignedSectionPei

Hsd-es-id: 1507756427
Original commit date: Mon Feb 10 14:25:51 2020 +0800
Change-Id: I038d81113c18392b09a5b8a4bd41d48e946b2c04
Original commit hash: ea983450a839356c9dc1d9d5d39f4214db31b2be

-------------------------------------------------------------------------------- 
[Changed Files]
ClientCommonPkg/Universal/SignedSectionPei/SignedSectionPei.c
ClientCommonPkg/Universal/SignedSectionPei/SignedSectionPei.inf

================================================================================ 
Commit: ea847a174a509caca3c7f0e0b5a336412aa2084e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:13:58 2020 +0530 
-------------------------------------------------------------------------------- 
[TGL] [SMBIOS table type 4]  MaxSocketSpeed  value is 0

CPU RC provides a policy for platform to override the SMBIOS TYPE 4 MaxSpeed field.
If the policy is zero, CPU RC will fill in the field according to CPU max ratio.

Hsd-es-id: 1306735801
Original commit date: Thu Feb 6 11:51:40 2020 +0800
Change-Id: I0102a39c6babe172205d88d6ccefd4f1e198e5f0
Original commit hash: 5eb7c2482173e479cd615f056c9a50bc50913c23

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Include/ConfigBlock/CpuConfig.h
ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/CpuPrintPolicy.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiSmbiosCpuLib/PeiSmbiosCpuLib.inf
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiSmbiosCpuLib/SmbiosCpu.h
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiSmbiosCpuLib/SmbiosType4.c
JasperLakeFspPkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.c
JasperLakeFspPkg/Upd/FspsUpd.dsc

================================================================================ 
Commit: 7103ce29821e935a76666b849dd9b25112de6b56 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:13:52 2020 +0530 
-------------------------------------------------------------------------------- 
Enable MCTP support over iTBT RPs.

For system that support MCTP over PCIE set
Set PCIE RP PCI offset D8h[27] = 1b
Set PCIE RP PCI offset D8h[3] = 1b

Hsd-es-id: 22010253949
Original commit date: Fri Feb 7 13:51:20 2020 +0800
Change-Id: Ie20655e4d19a72cd295ae2142b2495fbc58d63ed
Original commit hash: 83e01584d81f5105cbefc78f6dee2985230cc80f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiItbtPcieRpInitLib/ItbtPcieRpInitLib.c

================================================================================ 
Commit: 5d71d25efb3f5ae0e29de473d44d2a8b084c3f9a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:13:45 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Fix L23R transition for hybrid

For hybrid drives BIOS would transition the hybrid
partner into the L23R even if D3Cold was not supported
on the slot. This caused issues during device recovery into
LA. BIOS needs to avoid L23R tranistion if slot doesn't support
PERST# assertion.

Hsd-es-id: 22010154249
Original commit date: Fri Feb 7 14:04:13 2020 +0100
Change-Id: I50073f9dfdafccfa07b20457f526e6b07dab7c4e
Original commit hash: 493a6c79073406bb57fbb03992de5957222a921f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Vmd/AcpiTables/VmdRaid.asl

================================================================================ 
Commit: eaeb1c0ec61acb796acb98c3f9d2b10c48f41402 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:13:42 2020 +0530 
-------------------------------------------------------------------------------- 
Provide option to disable GFX PEIM in FSP while still retaining necessary SA init for GFX
- Adding a policy SkipFspGop to decide dispatching mEnablePeiGraphicsPpi

Hsd-es-id: 14010250718
Original commit date: Sat Dec 14 12:20:59 2019 +0530
Change-Id: I0f4566e43d60fa124a33951d9b2f4653cc95db28
Original commit hash: dd372be5879f2629d39e9e6275e335c78d49b032

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Graphics/Gen12/GraphicsConfig.h

================================================================================ 
Commit: 480e32ad872294f03a88a34418b581beb3e5096b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:13:37 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] JSL Auto-Commit BIOS ID update CI BIOS Version to 2071_00

Hsd-es-id: no sighting
Original commit date: Mon Feb 10 17:53:44 2020 -0800
Change-Id: I7add2a7c68eecff39613099da78d8baff610f42b
Original commit hash: 85768c232389d4d9cd0fe518c81c05254e37d069

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: f3624663344bc072694ddec4e35f3643b7088ea7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:13:29 2020 +0530 
-------------------------------------------------------------------------------- 
Removed PMTCS register programming from CPU TraceHub initialization.

Hsd-es-id: 1307269568
Impact Platforms: TGL, RKL, ADL, JSL

Original commit date: Mon Feb 10 21:39:46 2020 +0800
Change-Id: If1a95ccf4dcf9994a533bd5aa1c9ab8ae65d059b
Original commit hash: ae591f44804e84dbba6d4b972aa47237ea253277

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/TraceHub/LibraryPrivate/PeiCpuTraceHubLib/PeiCpuTraceHubLib.c

================================================================================ 
Commit: 066b484e05ffdcab5e7a96dbf60de1b575d45e52 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:13:10 2020 +0530 
-------------------------------------------------------------------------------- 
Deprecating STM feature as it is no longer required.

Hsd-es-id: 2209388444
Original commit date: Mon Jan 27 13:39:56 2020 -0800
Change-Id: I5b6f9c5327418f2799168b3c17578ce1eb273a42
Original commit hash: 54ddf889afbb85412c7b2e47ea8f55215e07b9ba

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Include/Txt.h
ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/PeiCpuPolicyLib.inf
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiDxeSoftwareGuardLib/PeiDxeSoftwareGuardLib.inf
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiTxtLib/PeiTxtLib.inf
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiTxtLib/TxtPeiLib.c
ClientOneSiliconPkg/Cpu/TxtInit/Dxe/TxtDxe.c
ClientOneSiliconPkg/Cpu/TxtInit/Dxe/TxtDxeLib.c
ClientOneSiliconPkg/Cpu/TxtInit/Dxe/TxtDxeLib.h

================================================================================ 
Commit: 32e4c1a7ea2ad6acebf15f61172a640d75550c26 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:13:08 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

Hsd-es-id: no sighting
Original commit date: Mon Feb 10 09:06:32 2020 -0800
Change-Id: I7dd8d4cb270fed7183b3c63d6118792dfc4d1f9d
Original commit hash: f78bbe4aa7d8e7d6c3274046d79bdf8e6aa1c11f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec.template

================================================================================ 
Commit: 7592ddc02cde92cbd98af73b5294b224bea69e93 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:13:05 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Fix the port CLKREQ override map sent to PMC

During clock disabling BIOS needs to supply the PMC with the
correct CLKREQ mapping disable information. BIOS was sending
wrong bitmask which caused the PMC to disable CLKREQ in FIA
for active root ports. This patch fixes the PCIe port CLKREQ
mask creation issue.

Hsd-es-id: 1507738584
Original commit date: Fri Feb 7 18:02:08 2020 +0100
Change-Id: Ib1a01b9cb2c93fe52ca0101a89d2ebc100ca5a1e
Original commit hash: 045b8eccdf8eb90d519b5f54749852f642ca619f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPchPcieClocksLib/PeiPchPcieDisableClocksLibVer1.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPchPcieClocksLib/PeiPchPcieDisableClocksLibVer2.c
ClientOneSiliconPkg/IpBlock/Pmc/IncludePrivate/Library/PmcPrivateLib.h
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PmcPrivateLib.c

================================================================================ 
Commit: a9168ce25eb6810ff2dae69356954777dd496481 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:12:42 2020 +0530 
-------------------------------------------------------------------------------- 
Tune the PACKAGES_PATH setting

1. Add Edk2Platforms\Features\Intel as WORKSPACE_CORE_FEATURES.
2. Modify the PACKAGES_PATH as the following sequence:
   WORKSPACE
   WORKSPACE_CORE_SILICON
   WORKSPACE_CORE_FEATURES
   WORKSPACE_CORE_PLATFORM
   WORKSPACE_CORE
   WORKSPACE_COMMON
   WORKSPACE_SILICON
   WORKSPACE_PLATFORM

Hsd-es-id: 1507714234
Original commit date: Mon Jan 20 10:29:01 2020 +0800
Change-Id: Ie1072ad0c978941856a4273a4d14e404c890cde8
Original commit hash: e26256d1d33496e647cdaab0dd84a88ecc5e8cbf

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/ClientOneSiliconBuild.py
ClientSiliconPkg/BuildFsp.cmd
JasperLakeBoardPkg/BuildIafw.sh
JasperLakeBoardPkg/SetEdk2Env.bat
JasperLakeBoardPkg/prebuild.bat
JasperLakeFspPkg/BuildFv.sh
JasperLakePlatSamplePkg/BuildIafw.sh
JasperLakePlatSamplePkg/prebuild.bat

================================================================================ 
Commit: 57427cdf1a7d5e672d70850048c26902b3f0034c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:12:31 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] JSL Auto-Commit BIOS ID update CI BIOS Version to 2067_00

Hsd-es-id: no sighting
Original commit date: Sun Feb 9 17:33:15 2020 -0800
Change-Id: I04f93d4ce94efad51ee51ac70b2cfb09f8b1648d
Original commit hash: d80014b687e07804ddeccede7730d9127e1ac607

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: dcde01fb5a12283af2f8762c251bbd8cec302240 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:12:26 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit WeeklyUpdate_FSP/RC CI

Hsd-es-id: no sighting
Original commit date: Sun Feb 9 08:50:19 2020 -0800
Change-Id: I1a7fc1fc617740d9eb8bae9163271d9cf3a969a0
Original commit hash: 853a56072ff1dad34c44100c4f8806343ed84149

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec.template

================================================================================ 
Commit: 6eab0ee81a45324f44c99c9c57b9cafd8058f208 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:12:16 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] JSL Auto-Commit BIOS ID update CI BIOS Version to 2066_00

Hsd-es-id: no sighting
Original commit date: Sat Feb 8 17:33:02 2020 -0800
Change-Id: I50c39aef321e713b416c83a8910506e0146db204
Original commit hash: 4a041001825ad1ec2af193ec1b4f282b9d9db699

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 59e28ca27bd17c5527ee7d28056dc0674cbec82a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:12:13 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

Hsd-es-id: no sighting
Original commit date: Sat Feb 8 08:58:01 2020 -0800
Change-Id: Idefd228b0a227cbb35cae5079ff4c46b0315d1d6
Original commit hash: 8a904f1b86c37d458215024923dd347c9eadeb5a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec.template

================================================================================ 
Commit: 7b43c6aeaada676b08e6f030e267491da3506d8d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:12:10 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] RKL Auto-Commit NVS CI Update auto-generated NVS structure definitions

Hsd-es-id: no sighting
Original commit date: Sat Feb 8 01:31:53 2020 -0800
Change-Id: Ie877cf1e70104140e08be8b3f8c06c6201e81773
Original commit hash: 23620f99bb454b7891f3e6ab547c248346ffea64

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/PchNvs.asl
ClientOneSiliconPkg/Pch/IncludePrivate/PchNvsAreaDef.h

================================================================================ 
Commit: 3000d7f56c4bdf340e70f66e73b3d1956fcd4191 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:12:05 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] JSL Auto-Commit BIOS ID update CI BIOS Version to 2065_01

Hsd-es-id: no sighting
Original commit date: Fri Feb 7 17:33:51 2020 -0800
Change-Id: I21790412ede458bef3a92d49568a7b656d2b61ba
Original commit hash: a224ebfb8ecc0705400509537a72b1309e3711c9

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: ed45b29de0484fa01c6de3eab9d355ce183f2d51 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:12:02 2020 +0530 
-------------------------------------------------------------------------------- 
[ADL] Enable external FSP Wrapper build - part3

1. Rename from AlderLake<Sku>SimicsBoardsRestricted to AlderLake<Sku>SimicsBoards.
2. Rename from TigerLakeXXXPkg.dec to AlderLakeXXXPkg.dec in AlderLakeXXXPkg.
3. Change PchNvt.aht -> PcieRootPort from 16 to 18, because ADL-S have 18 PCH PCIE ports.
4. ADL-S simics exist D6:F0 offset 54h BIT6 = 1 case, so we need to align "RpIndex - CpuRpIndex0"
usage in PchSmiHelperClient.c with usage "PortIndex + CpuRpIndex0" in CpuPcieSmm.c.
5. Change CPU reference TmeEnable and HwpLock that may lose to change from internal to external.
5-1. shaid: 53b24e78b4e53222ea322dabd9145c10c03cf2cb for TmeEnable.
5-2. shaid: 535c96273284accf6db53aec3a7f7eb7657b64cd for HwpLock.
6. Remove obsolete BpCommonPkg on FmpDeviceLibuCode.inf.
7. Rename reference files from TigerLake to AlderLake.
8. AlderLake FSP shouldn't use TigerLake FSP UPD

Hsd-es-id: 1507689634
Original commit date: Wed Feb 5 11:27:09 2020 +0800
Change-Id: Id05081dd011ec0633c994ace542e1b3ee2bb383b
Original commit hash: e4f3dfaecbccfe77a03cf40c0191e071a02845cc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/PchSmiDispatcher/Smm/PchSmiHelperClient.c

================================================================================ 
Commit: eb71cf0be850820406cbdee8d628f53ada06dea3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:11:43 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

Hsd-es-id: no sighting
Original commit date: Fri Feb 7 09:02:14 2020 -0800
Change-Id: I25336f201fe4069ce0beb62d78c03b2bb8125744
Original commit hash: e5b0f2900dc4e2aaabfe1c6fbf174ac06ff09556

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec.template

================================================================================ 
Commit: 7de1189c8bf201a7db4638cfa4700a6092e2c3ac 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:11:38 2020 +0530 
-------------------------------------------------------------------------------- 
1809912733: [ME] Remove policy cross-references in SPS ConfigBlocks (Dxe)

Hsd-es-id: 1809912733
Original commit date: Tue Feb 4 11:53:58 2020 +0100
Change-Id: I490c1d3d4365d32cfc9fde63b67b220b1394b02f
Original commit hash: 76fa42aec775da0697dc1a9abe183fb87bed9c2a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Sps/SpsDxeConfig.h

================================================================================ 
Commit: 57e01452ea32201f19df27548c8ae54be206b72b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:11:37 2020 +0530 
-------------------------------------------------------------------------------- 
1809625448: [ME] HSIO Lane Assignment (FiaMux) - PeiFiaMuxConfigInit () is not working on EGS (Part 1)

1. Move Fia Mux config to:
   EDKII Menu -> Platform Configuration -> PCH-IO Configuration -> Fia Mux Configuration

2. Use FixMux in EGS (override is disabled by default EGS & CDF)
3. Add Override per lane settings
4. Unify FiaMux library between CDF and EBG
5. Move FiaMux config earlier to send FiaMux before lanes configuration on BIOS side
   Added w/a for getting FeatureSetInformation so early
6. Use runtime function to dertmine MAX lanes
   Use dynamic allocations instead static define HSIO_LANES_NUM_MAX

Hsd-es-id: 1809625448
Original commit date: Mon Jan 13 13:43:04 2020 +0100
Change-Id: I176d948d54285d2f0d002e2ea93fae8b376fd0bb
Original commit hash: 5b5e655301afdd4dc456bb9e960d7387aac56e87

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/FiaMuxPolicy.h
ClientOneSiliconPkg/Include/Library/MeFiaMuxLib.h
ClientOneSiliconPkg/Include/Library/MeUtilsLib.h
ClientOneSiliconPkg/Include/Library/PeiFiaMuxConfigInitLib.h
ClientOneSiliconPkg/Include/Ppi/FiaMuxPolicyPpi.h
ClientOneSiliconPkg/IpBlock/Fia/IncludePrivate/Library/PchFiaLib.h
ClientOneSiliconPkg/IpBlock/Fia/LibraryPrivate/PeiPchFiaLib/PchFiaLibInternal.h
ClientOneSiliconPkg/IpBlock/Me/Library/PeiDxeSmmMeUtilsLib/MeUtilsPeiLib.c

================================================================================ 
Commit: 8bbd87dec598c0b869df6d5965afc51753dc1acc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:11:35 2020 +0530 
-------------------------------------------------------------------------------- 
This change causing BSOD in Jasperlake. Need to revert for a BIOS Label.
Revert "Check Max PEG port number then expose PEG3 ASL code"

This reverts commit 8e50390b76d42e5cb6fe0934d3fc3c3a8e04dbab.

Hsd-es-id: 16010714687
Original commit date: Fri Feb 7 03:49:53 2020 -0800
Change-Id: I050477db55c0dfaec57ea9a2649a1df3497b4dc2
Original commit hash: d27d2ef63e9769f60521e9b9234b3cac4c5d190d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/HostBridge/AcpiTables/HostBus.asl
ClientOneSiliconPkg/SystemAgent/AcpiTables/SaSsdt/CpuPcieRp.asl
ClientOneSiliconPkg/SystemAgent/AcpiTables/SaSsdt/PegCommon.asl
ClientOneSiliconPkg/SystemAgent/SaInit/Dxe/SaAcpi.c
JasperLakeBoardPkg/Acpi/AcpiTables/Dsdt/Gpe.asl
JasperLakeBoardPkg/Acpi/BoardAcpiDxe/Dsdt/Gpe.asl
JasperLakePlatSamplePkg/Features/Tbt/AcpiTables/DTbt.asl

================================================================================ 
Commit: 694c7c12eaa9d50522f85ee5e21fda34c1aebda2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:11:33 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] JSL Auto-Commit BIOS ID update CI BIOS Version to 2065_00

Hsd-es-id: no sighting
Original commit date: Fri Feb 7 05:37:03 2020 -0800
Change-Id: I64d9de02a7f13d4408f812fcba55ac7a53f508b3
Original commit hash: 712edf1529436d738697bb721cd1e49a0b1d82e1

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 4acf296791e2ca001d17410150c4bf62dbed24b0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:11:32 2020 +0530 
-------------------------------------------------------------------------------- 
JSL - Reverted back the Converged ACM release v1.13.0 CBNT [JSPP] changes

With Converged ACM release v1.13.0 CBNT on JSL with profile 5, system hanged at PC 0000 with CATERR.
Upon reverting back to previous ACM version 1.12.4, it booted fine.
Reverted back 829fc89f453ae30f5af108fa6a9aadf67931992d changes to solve.

Hsd-es-id: NA
Original commit date: Fri Feb 7 04:17:22 2020 -0800
Change-Id: I1159560bcd35e1335a9455ab77167906988ca87a
Original commit hash: ce8852b80ff075e4a37a4a4635213ac6cdf78c0b

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/Binaries/BootGuard/ACM/ReleaseNotes.txt
JasperLakeBoardPkg/Binaries/BootGuard/ACM/StartupAcm.bin

================================================================================ 
Commit: 5c3371820cfb1a018164c204537301ee9e777fd0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:11:31 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Fix TPO control setting in the BIOS

BIOS uses incorrect mask to read TPO capability from the
device which causes it to misinterpret the time required
by the device. This is causing issues with L1.2 on some devices.
Moreover the CPU root ports still hardcode the TPO to 500us
which will cause issues on devices that require TPO over that
value.

Hsd-es-id: 14010827486
Original commit date: Wed Feb 5 12:27:02 2020 +0100
Change-Id: Ic0b4fb709be8e38955033e96c1fb223049f6ff92
Original commit hash: 158ed58c344d3a54b1c006c78707da933649f30b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/PcieRegs.h
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PciExpressHelpersLibrary/PciExpressHelpersLibrary.c

================================================================================ 
Commit: 049dc723cce22386ecc774a74fb4f0ca375727c5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:11:28 2020 +0530 
-------------------------------------------------------------------------------- 
Added Serial GPIO setup option and PCH RC support

Original commit date: Wed Dec 18 16:37:23 2019 +0100
Change-Id: Ie25025ba8a2cbff7e9ed7009806e9fc16d631c91
Original commit hash: 6d66e596834bf95cd8614848e398f9e3c75fd2f6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Sata/SataConfig.h
ClientOneSiliconPkg/IpBlock/Gpio/IncludePrivate/Library/GpioPrivateLib.h
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLib.c
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibVer1.c
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibVer2.c
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibVer3.c
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibVer4.c
ClientOneSiliconPkg/IpBlock/Sata/LibraryPrivate/PeiSataLib/PeiSataLib.c

================================================================================ 
Commit: 7986357bb318977c3e6bd259f0ece05697e91628 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:11:26 2020 +0530 
-------------------------------------------------------------------------------- 
[EBG A0 PO] BIOS should not turn off SRCCLKOUTs to external PCIe devices.

Original commit date: Tue Jan 28 13:24:33 2020 +0100
Change-Id: I97071ca8910140fbe53df4c16318a6dcae9e4c1c
Original commit hash: a02250ed205a4558777351a9752c82898d8caa5f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/Library/PeiDxeSmmPchInfoLib/PchInfoLibEbg.c
ClientOneSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPreMemPolicyLibVer3.c

================================================================================ 
Commit: afbfc295222fdf32373ace78e18fd2f29b411073 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:11:25 2020 +0530 
-------------------------------------------------------------------------------- 
Program Clock gating registers specific to SIP17 controller

Platforms impacted : ADL

Original commit date: Fri Jan 31 21:38:55 2020 +0530
Change-Id: Ibc4694067a18dfe28ef5b19a2e9d3a7fdaf699d2
Original commit hash: ea4435e668de689a70c9d53e7cad358d56a07435

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/IncludePrivate/Gen4/Library/PeiCpuPcieSip17InitLib.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieSip17InitLib/PeiCpuPcieSip17InitLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieSip17InitLibNull/PeiCpuPcieSip17InitLibNull.c

================================================================================ 
Commit: 57701d6b9fec70065814c1511ad2374eae37b8c3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:11:22 2020 +0530 
-------------------------------------------------------------------------------- 
Program VWM programming for ADP

Original commit date: Sun Feb 2 22:22:21 2020 +0530
Change-Id: Ibe0ed019e277caa5c7ea548b17ce5721968be61d
Original commit hash: 80d1151c807e8a08d82dd1ed58c0d041d30f55ef

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieRpInitLib/PeiCpuPciePreMemRpInitLib.c

================================================================================ 
Commit: 87553d0605382604c2ed515438254a2891f7c275 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:11:14 2020 +0530 
-------------------------------------------------------------------------------- 
Check Max PEG port number then expose PEG3 ASL code

Original commit date: Mon Feb 3 17:38:20 2020 +0800
Change-Id: Ica5ccd6998d3611cef3af881d076610c681d64c7
Original commit hash: 8e50390b76d42e5cb6fe0934d3fc3c3a8e04dbab

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/HostBridge/AcpiTables/HostBus.asl
ClientOneSiliconPkg/SystemAgent/AcpiTables/SaSsdt/CpuPcieRp.asl
ClientOneSiliconPkg/SystemAgent/AcpiTables/SaSsdt/PegCommon.asl
ClientOneSiliconPkg/SystemAgent/SaInit/Dxe/SaAcpi.c
JasperLakeBoardPkg/Acpi/AcpiTables/Dsdt/Gpe.asl
JasperLakeBoardPkg/Acpi/BoardAcpiDxe/Dsdt/Gpe.asl
JasperLakePlatSamplePkg/Features/Tbt/AcpiTables/DTbt.asl

================================================================================ 
Commit: 2bba5becb460943780161288a0d93c6a5a74680c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:11:05 2020 +0530 
-------------------------------------------------------------------------------- 
[TGL][DGR] PPAM Test App issue fixed.

Original commit date: Thu Jan 30 19:41:01 2020 +0530
Change-Id: I3672a733b64174d47952e9de9f6ee076102f7592
Original commit hash: bf19258b1a388e81f40818ad9bb8ce40cea5df59

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/PpamApi.h
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmCpuFeaturesLib.c
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmCpuFeaturesLib.inf
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmPpam.c
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmSps.c
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmSps.h

================================================================================ 
Commit: 94a905b1aeb565ea61b5f678d0ea68699a253b8b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:11:03 2020 +0530 
-------------------------------------------------------------------------------- 
4 Cores & 6 Cores Device 0 Device ID values not supported in BIOS
Added new Host Bridge Device IDs 0x9A26 and 0x9A16

Original commit date: Fri Jan 24 14:09:46 2020 +0530
Change-Id: I5781e735a25ca972150089462f5aad320ccf5caf
Original commit hash: 9f5ad9efebc8d4b3bd78f2b093730820ff795b49

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/JslCpu/Include/Register/SaRegsHostBridge.h
ClientOneSiliconPkg/SystemAgent/Library/PeiDxeSmmSaPlatformLib/SaPlatformLibrary.c

================================================================================ 
Commit: f3d31ef8364258d12d71094b3d74f725c1d76083 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:10:59 2020 +0530 
-------------------------------------------------------------------------------- 
SBX: Add SIIP support on SBX

Original commit date: Tue Feb 4 18:15:44 2020 +0800
Change-Id: Iddacbbb91b0f7b2acd81759f1a20ee4ca18cc380
Original commit hash: ad495d16b1b7ed7ca252c84510bf0e150d983976

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec.template

================================================================================ 
Commit: 4576f7a8b18206e5eae738883ff11cb9214d5f94 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:10:56 2020 +0530 
-------------------------------------------------------------------------------- 
BIOS ID update CI BIOS Version to 2064_00

Original commit date: Thu Feb 6 17:35:59 2020 -0800
Change-Id: I76d2493e4042d51425f4a0cce450900911778f6d
Original commit hash: 98dfcb2bcdb0a80908b793b5f41c55764452ffcd

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 884ec615476f7cd66c724996cf2f20ca9255cb18 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:10:47 2020 +0530 
-------------------------------------------------------------------------------- 
Revert "[TGL-UP3/UP4_A6/A7_DC1_GC_20H1][Consumer][Corporate][WWAN][Regression]: WWAN failed to enumerate in DM/task menu even after enabling in BIOS"

This reverts commit 3881180aec1a9d0b8f6adc82e4d3a01b468ef4ad.

Platforms impacted : ADL, TGL, RKL, SWSBX

Original commit date: Thu Feb 6 08:07:04 2020 -0800
Change-Id: I1fdbcb5b507d0cde082381c62eb2fe932646d06f
Original commit hash: 3e4ddd8e48d146c882fe988d7d792e4e89fafba1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPchPcieClocksLib/PeiPchPcieDisableClocksLibVer2.c
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PmcPrivateLib.c
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/Pmc.asl

================================================================================ 
Commit: 080349c1bf170332b522c2274349da13e2896bb8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:10:38 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/IpBlock/Itss: THC IRQ #22 and #23 required Edge triggerer when MSI is disabled.

Original commit date: Wed Dec 18 16:47:05 2019 -0800
Change-Id: Ida4bf704b376c3da8e057f4d7a03f88d128df19c
Original commit hash: 3181c265cdd528b27dd85fe82a0350592d5bf972

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssPolicyLib/PeiItssPolicyLibVer2.c

================================================================================ 
Commit: aa742345efeb9aa8f48004cad6086a597a799c27 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:10:30 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

Original commit date: Thu Feb 6 08:58:23 2020 -0800
Change-Id: I08316687a53b9865beb81504b18c7cc856d260af
Original commit hash: 5d1824c51222f101f89a8668881831a9b12421cd

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec.template

================================================================================ 
Commit: 438923d58196bfd425e639279d33e012fcf16190 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:10:27 2020 +0530 
-------------------------------------------------------------------------------- 
Add support of Hardware EQ for SIP16 DMI brooks controller

Impact Platforms: TGL, RKL, ADL

Original commit date: Thu Jan 23 19:08:49 2020 +0530
Change-Id: I93562cb5be9f8e113d725e7aa5456a692660e641
Original commit hash: c3f733c5bcfc45f2aadb69b7485a252188978b4c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/CpuDmi/CpuDmiPreMemConfig.h
ClientOneSiliconPkg/Include/Ppi/SiPolicy.h
ClientOneSiliconPkg/IpBlock/CpuDmi/IncludePrivate/Library/PeiCpuDmiInitLib.h
ClientOneSiliconPkg/IpBlock/CpuDmi/LibraryPrivate/PeiCpuDmiInitLibVer2/PeiCpuDmi16.c
ClientOneSiliconPkg/IpBlock/CpuDmi/LibraryPrivate/PeiCpuDmiInitLibVer2/PeiCpuDmiInitLib.c
ClientOneSiliconPkg/IpBlock/CpuDmi/LibraryPrivate/PeiCpuDmiPolicyLib/PeiCpuDmiPreMemPolicyLib.c

================================================================================ 
Commit: bd83deef35995c0b866caf8e87b92d67d8915671 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:10:20 2020 +0530 
-------------------------------------------------------------------------------- 
Unhide P2SB config space for the time of verifying registers

Original commit date: Wed Feb 5 14:25:35 2020 +0100
Change-Id: I2b115e5c2124e3eebe03bc2c59b35704e4926ebf
Original commit hash: 9eec8972d3d9145a3786cb3356d97a79399e32be

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/P2sb/Library/PeiDxeSmmP2sbLib/PeiDxeSmmP2sbLib.c

================================================================================ 
Commit: 771b9e7d5f731d68e1ebf6643963298b91e2c7b6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:10:17 2020 +0530 
-------------------------------------------------------------------------------- 
PCIe performance settings need to be programmed by BIOS

Original commit date: Mon Nov 25 16:35:38 2019 +0100
Change-Id: I1925b61553a9f1d510f6e5d487d8a32b4210f278
Original commit hash: 5951f215efc72155b8ebaadb4aba4772eebf36a0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/PcieRp/PcieConfig.h
ClientOneSiliconPkg/Include/PcieRegs.h
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiEnterprisePcieRpInitLib/PeiEnterprisePcieRpInitLib.c
ClientOneSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPolicyLib.c

================================================================================ 
Commit: 3c3b8a3b70865e9255fb4d4b65c2706af9a106cb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:10:09 2020 +0530 
-------------------------------------------------------------------------------- 
TGL-U/Y PCIe P2P setup option added in the BIOS menu knob to enable/disable of 
P2P mode. The default value is "Disabled".

Impacted Platforms: TGL,RKL,ADL,SBX

Original commit date: Mon Jan 27 20:09:40 2020 +0800
Change-Id: Ife54548b98117dc3a46d0ed88b7d75a751ed20e2
Original commit hash: 6866a20f0cb86a1a8ea70aed37ae34b28586c6b1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/JslCpu/IncludePrivate/Register/CpuPcieRegs.h
ClientOneSiliconPkg/Include/ConfigBlock/CpuPcieRp/Gen4/CpuPcieConfig.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPciePolicyLib/PeiCpuPciePolicyLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c

================================================================================ 
Commit: fe7cdf78c0485b219105714c7c7f565b473e5ab1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:10:05 2020 +0530 
-------------------------------------------------------------------------------- 
Fix Number of IMGCLK mismatch

Impact Platforms: TGL, JSL, ADL

Original commit date: Tue Feb 4 14:38:48 2020 +0800
Change-Id: If3fbb2dd462d4b4d14994345dc7cb3510b42759a
Original commit hash: 08f3b507fe831f31d551d1da1a5f1c1107117153

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Ipu/IpuPreMemConfig.h
JasperLakeFspPkg/Upd/FspmUpd.dsc

================================================================================ 
Commit: fe51a25361fe6b1b5c6b9e7db7ebb52bf2e7f22e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:09:50 2020 +0530 
-------------------------------------------------------------------------------- 
Remove ClientSiliconPkg/Csm/Include/Protocol/LegacyBios.h

Code cleanup as legacy BIOS is not supported any more.

Original commit date: Thu Dec 19 09:27:02 2019 +0800
Change-Id: Ic5f42805e4c1cf06c598ea40ece947162c486147
Original commit hash: dec80fdf0c0bd01e7b563af2aaadb9cd541c84bd

-------------------------------------------------------------------------------- 
[Changed Files]
ClientSiliconPkg/ClientSiliconPkg.dec
ClientSiliconPkg/Csm/Include/Protocol/LegacyBios.h
JasperLakePlatSamplePkg/Library/DxePlatformBootManagerLib/BdsPlatform.h
JasperLakePlatSamplePkg/Library/DxePlatformBootManagerLib/PlatformBootOption.c

================================================================================ 
Commit: 3d95d2b8d3077fb376a78211c55f5941dc82af54 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:09:48 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] JSL Auto-Commit BIOS ID update CI BIOS Version to 2063_00

Original commit date: Wed Feb 5 17:33:19 2020 -0800
Change-Id: I9fbeba29e73d99405665c524be6625404162567f
Original commit hash: 754fe2a616f5eb54a27a105fab7146ea9a121ce8

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: d2e9cd31a11ad13246423ac541db8be0c4cf39db 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:09:46 2020 +0530 
-------------------------------------------------------------------------------- 
Clean up: remove the use of BpmGen. 

Original commit date: Wed Jan 22 13:13:09 2020 +0800
Change-Id: I2070792fce4a8e35584bff92d0085a2e53d1c8da
Original commit hash: ddf5e80e4dc3ea7ff829517db12cfa621ccc4b2c

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BuildIafw.sh
JasperLakeBoardPkg/BuildPlatTools.sh
JasperLakePlatSamplePkg/BuildIafw.sh

================================================================================ 
Commit: d65770d77014904d5f9b0de4e07ade86ec2b695d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:09:43 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/IpBlock/Vmd: Programming VMD MemBar1 as 32bit.

Impact Platforms: TGL, RKL, ADL

Original commit date: Tue Feb 4 16:28:38 2020 -0800
Change-Id: Ia793ef49cb81920a79f744235d48f398c5de036f
Original commit hash: 000d30eefabe17eff1e4ac41a329191af02648ef

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Vmd/LibraryPrivate/PeiVmdInitLib/PeiVmdInit.c
ClientOneSiliconPkg/IpBlock/Vmd/LibraryPrivate/PeiVmdInitLib/PeiVmdInitLib.inf

================================================================================ 
Commit: afda0208d30e901e6ddbad5843bcdd4664b6647f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:09:39 2020 +0530 
-------------------------------------------------------------------------------- 
[C1S] Change of PCR Register offset starting from SIP16

Original commit date: Wed Feb 5 19:09:39 2020 +0100
Change-Id: Ie99dcd5227891ed615a7bb508658c7db9dcb263f
Original commit hash: 33f245bd43f066bcfb104e58732c7c252dbcee2b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Register/PchPcieRpRegs.h
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Library/PeiPcieRpInitLib.h
ClientOneSiliconPkg/IpBlock/PcieRp/Library/PeiDxeSmmPchPcieRpLib/PchPcieRpLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/Library/PeiDxeSmmPchPcieRpLib/PchPcieRpLibVer4.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLib.c
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PchHobs.c
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PchInitPreMem.c
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibFspTgl.inf

================================================================================ 
Commit: f039d18abfdc4898b5e7a2fb3805eb9c4c42ac9a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:09:31 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

Original commit date: Wed Feb 5 09:12:53 2020 -0800
Change-Id: Ibd19ec2b9c02c5256c9ddd75bc85ae2791c81179
Original commit hash: 548fa1c702f82d49b48068b190b3bbe388b3229f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec.template

================================================================================ 
Commit: 6fd69f0f851b3cf8786d1a5eb7207eb5de16f3dd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:09:27 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Clear WhiteSpace-Git Auto-Commit [Part 2] CI Replace tab characters with two spaces and trim trailing white space

Original commit date: Wed Feb 5 08:55:27 2020 -0800
Change-Id: Id712cfeec7bef976545dd7eaaf1f2cc784a68649
Original commit hash: b2b7032ec8ccbbd533cd45beeffbf20ddef28211

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Fusa/LibraryPrivate/PeiFusaE2eCtcLib/PeiFusaPrivateLibInternal.h

================================================================================ 
Commit: 11ee0ba87d21e56bc6f5323acd7a5dfca00c425d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:09:20 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: BIOS shall set EMS bit in AHCI HBA Capabilites

Original commit date: Wed Jan 29 16:35:28 2020 +0100
Change-Id: I3af8298c469a4e5597f2fb6172c6131caa7f94b5
Original commit hash: 3e2e8070f2fa8bf40df7e6618fd25520a249f2e9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Sata/SataConfig.h
ClientOneSiliconPkg/IpBlock/Sata/LibraryPrivate/PeiSataLib/PeiSataLib.c

================================================================================ 
Commit: 9dde5f4534c84ad4c12705456377e2b6fb875423 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:09:19 2020 +0530 
-------------------------------------------------------------------------------- 
[ME] Remove policy cross-references in SPS ConfigBlocks (PEI)

Original commit date: Tue Feb 4 08:55:25 2020 +0100
Change-Id: I52672d551073cd5d6a76aaf1fcb4118d40011f43
Original commit hash: 35b4b3b80204e668f638966d7353272935d8c94f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Sps/SpsPeiConfig.h
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/MeInitPostMemVer3.c

================================================================================ 
Commit: ba82b9e736921b22aaba9ea826982d2dc87ade72 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:09:16 2020 +0530 
-------------------------------------------------------------------------------- 
Enhance gen_dec.py

Original commit date: Tue Dec 10 16:38:31 2019 +0800
Change-Id: I4bb33f840a142a4379937739dfda6669ef228a72
Original commit hash: 2d8a8e39d7fb29aa9c9bde38f4a942011e0c78d4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/gen_dec.py

================================================================================ 
Commit: 7375ddf6484e3c3c061629ab7bf27cafd2602df9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:09:13 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] JSL Auto-Commit BIOS ID update CI BIOS Version to 2062_02

Original commit date: Tue Feb 4 23:26:24 2020 -0800
Change-Id: Ib074b4ed4c9952a1530e905b4ba7020d73ac4b94
Original commit hash: 881c035fce03715679886aea0a1cdd6627c9171a

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: e0115a893a304fe5b6e2f542ebf1eab9fa32dcee 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:09:11 2020 +0530 
-------------------------------------------------------------------------------- 
WWAN enumeration issue fixed.

Original commit date: Wed Feb 5 00:47:12 2020 +0530
Change-Id: Ia00932112b2c3a0a5a59f31168b2e6933c0ef819
Original commit hash: 3881180aec1a9d0b8f6adc82e4d3a01b468ef4ad

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPchPcieClocksLib/PeiPchPcieDisableClocksLibVer2.c
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PmcPrivateLib.c
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/Pmc.asl

================================================================================ 
Commit: 3782518330f2f611f700ec98bb3175c0818b7c04 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:09:06 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/CoreMsrcommon.h Part 5 to remove MSR_PRMRR_BASE_0

Convert BIOS MSR definitions from macros to structure format and remove macro definition.

Original commit date: Mon Feb 3 11:31:25 2020 +0800
Change-Id: I3bcc2f137e2da0d54e88c4e08337858327d23b88
Original commit hash: d2ccb46194b17f49711f3d6ee9c16cb98983e216

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/CpuInit/Dxe/SoftwareGuard.c
ClientOneSiliconPkg/Cpu/Include/CpuRegs.h
ClientOneSiliconPkg/Cpu/Include/Register/CoreMsrcommon.h
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiDxeSmmCpuCommonLib/CpuCommonLib.c

================================================================================ 
Commit: 2a766e512ea01b6f3924a13d0ed78983431b8340 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:09:02 2020 +0530 
-------------------------------------------------------------------------------- 
Program registers:

1)Skip PCIERTP1, PCIERTP2, PCIERTP3 and ACGR3S2
2)Rename SRL bit to SRT

Original commit date: Tue Feb 4 09:45:31 2020 +0530
Change-Id: I6f0e9a7d9502fdd7bcac107c8d6c128cae766c3d
Original commit hash: 33573591445aad9491d019c167799706a973d31e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/JslCpu/IncludePrivate/Register/CpuPcieRegs.h
ClientOneSiliconPkg/IpBlock/CpuDmi/LibraryPrivate/PeiCpuDmiInitLibVer2/PeiCpuDmi16.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c

================================================================================ 
Commit: 4c2efaeb6b40f24d2fef0c6b579c75aa4df2dcce 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:09:00 2020 +0530 
-------------------------------------------------------------------------------- 
Support auto-disable PEP constraints for XHCI and CSME

Original commit date: Wed Jan 15 10:26:52 2020 +0800
Change-Id: I47cceaa7f019407fb8766f9a2d85e46ea409ab2e
Original commit hash: 4f45d0f72f877c9be1882451acaa33b70976984f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/Include/Library/PchPciBdfLib.h
ClientOneSiliconPkg/Pch/Library/BasePchPciBdfLib/PchPciBdfLib.c

================================================================================ 
Commit: e472601a35d64f5403bfed4f6decb0f442b285e0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:08:51 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg\IpBlock\Fusa\LibraryPrivate\PeiFusaE2eCtcLib: Added support for TGL E2E Check the Checker

Original commit date: Wed Jan 22 14:18:02 2020 +0800
Change-Id: I1d6fe27aaad65634c94b8359fd7ca7c9151c5ee9
Original commit hash: 2e2a76a0cc29d97e843dbc99fe759033b0f0b6fb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/FusaInfoHob.h
ClientOneSiliconPkg/IpBlock/Fusa/IncludePrivate/Library/PeiFusaE2eCtcLib.h
ClientOneSiliconPkg/IpBlock/Fusa/LibraryPrivate/PeiFusaE2eCtcLib/PeiFusaE2eCtcCoreIdi.c
ClientOneSiliconPkg/IpBlock/Fusa/LibraryPrivate/PeiFusaE2eCtcLib/PeiFusaE2eCtcDisplayIsochPort.c
ClientOneSiliconPkg/IpBlock/Fusa/LibraryPrivate/PeiFusaE2eCtcLib/PeiFusaE2eCtcIoPort.c
ClientOneSiliconPkg/IpBlock/Fusa/LibraryPrivate/PeiFusaE2eCtcLib/PeiFusaE2eCtcLib.c
ClientOneSiliconPkg/IpBlock/Fusa/LibraryPrivate/PeiFusaE2eCtcLib/PeiFusaE2eCtcLib.inf
ClientOneSiliconPkg/IpBlock/Fusa/LibraryPrivate/PeiFusaE2eCtcLib/PeiFusaE2eCtcLibInternal.h
ClientOneSiliconPkg/IpBlock/Fusa/LibraryPrivate/PeiFusaE2eCtcLib/PeiFusaE2eCtcLlcEcc.c
ClientOneSiliconPkg/IpBlock/Fusa/LibraryPrivate/PeiFusaE2eCtcLib/PeiFusaE2eCtcOpiLink.c
ClientOneSiliconPkg/IpBlock/Fusa/LibraryPrivate/PeiFusaE2eCtcLib/PeiFusaPrivateLibInternal.c
ClientOneSiliconPkg/IpBlock/Fusa/LibraryPrivate/PeiFusaE2eCtcLib/PeiFusaPrivateLibInternal.h
ClientOneSiliconPkg/IpBlock/Fusa/LibraryPrivate/PeiFusaE2eCtcLib/PeiFusaResultReportingLib.c
ClientOneSiliconPkg/IpBlock/Fusa/LibraryPrivate/PeiFusaE2eCtcLib/PeiFusaResultReportingLib.h
ClientOneSiliconPkg/IpBlock/Fusa/LibraryPrivate/PeiFusaE2eCtcLibNull/PeiFusaE2eCtcLibNull.c
ClientOneSiliconPkg/IpBlock/Fusa/LibraryPrivate/PeiFusaE2eCtcLibNull/PeiFusaE2eCtcLibNull.inf
ClientOneSiliconPkg/SiPkg.dec.template

================================================================================ 
Commit: 44126db8148712ac2d014e97f96c0a1101abeb21 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:08:49 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] JSL Auto-Commit BIOS ID update CI BIOS Version to 2062_01

Original commit date: Tue Feb 4 17:35:06 2020 -0800
Change-Id: Iee8b1c87320016d0ee8ba438fc7bcf67a414cacf
Original commit hash: 9edcb0be8070ee5c68acb914a5add5272df6e4ae

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 54373e96fdd01193b1804af64b0a39230351250c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:08:24 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

Original commit date: Tue Feb 4 09:01:20 2020 -0800
Change-Id: I7e6469573019ac0b3a760f84e92a91e21209f02f
Original commit hash: cb8cec65f830c81170a740305a426ccb13a0ddd1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec.template

================================================================================ 
Commit: 464e98be5f926a62dde5970a3059aefd9d7d90fe 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:08:15 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] JSL Auto-Commit BIOS ID update CI BIOS Version to 2062_00

Original commit date: Tue Feb 4 05:26:05 2020 -0800
Change-Id: I865aa739b98ed82b3ec2cad2095631bb8457f46c
Original commit hash: bc6d08ab9d9a0e03ae4ddb08a9090002d199f7ec

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 737880422c8ce0d097a159b6370e45252b0eb9a0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:08:13 2020 +0530 
-------------------------------------------------------------------------------- 
[JSL]Enabling Dynamic SAR Sensor

Original commit date: Fri Jan 31 15:41:10 2020 +0530
Change-Id: I4321c9e791c1bdede371b9e708a30bd8c59da4aa
Original commit hash: e0a780175a7a461d6b305b8b915b045a6b578bee

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/Acpi/AcpiTables/Dsdt/WifiDynamicSar.asl
JasperLakePlatSamplePkg/EC/Asl/EC.ASL

================================================================================ 
Commit: f788c22ca2ca8545b76bdbcd3409d890162a8673 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:08:10 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Add PCIe LTR subtraction config to PCH root ports

Original commit date: Fri Jan 17 13:56:44 2020 +0100
Change-Id: I070aec635c31866bacb45903b1eed85439edae5a
Original commit hash: e6a52f861349a8a2f94302580ac9d881c829e2a0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/JslPch/PeiLib.dsc
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PcieRpDev.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PcieRpInitInternal.h
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLibVer1.inf
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLibVer2.inf
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLibVer4.inf
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitVer1.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitVer2.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitVer4.c
JasperLakeFspPkg/JasperLakeFspPkg.dsc

================================================================================ 
Commit: 8a3a5a56d3f02c65d05c567779073b6ee21d809f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:08:08 2020 +0530 
-------------------------------------------------------------------------------- 
[TGL U] IFWI from WW28 and forward, trying to toggle Compliance Signal to Gen2 makes signal dissappear

Impacted Platforms: ADL, RKL, TGL
Original commit date: Mon Dec 16 14:16:12 2019 +0530
Change-Id: Ie9b97abad8980e283e8f24db78bd7f108b4aa28a
Original commit hash: 3d60fd767f460551a20c4b7db05a0e1770c1c6d8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPciePolicyLib/PeiCpuPciePolicyLib.c

================================================================================ 
Commit: 8bf76a6474f1868f62f53043e15ed6c2623326f8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:08:03 2020 +0530 
-------------------------------------------------------------------------------- 
[ClientOneSiliconPkg]: Use memory allocated within DPR when BiG is enabled

Original commit date: Fri Jan 31 10:58:49 2020 -0800
Change-Id: I56e65005ad9e51c082f334477f315995190f14a1
Original commit hash: 6e4e643f0225aeddd9ecbeb06789ab61f6ddefc2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/MemoryInit.c

================================================================================ 
Commit: 4ce283c6425a0ca5c006749496404dcfae2a9bdf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:07:56 2020 +0530 
-------------------------------------------------------------------------------- 
[JSL] - Fixed NVMe boot issue with BoardPkg EDKII Build BIOS

Original commit date: Tue Feb 4 07:46:55 2020 +0530
Change-Id: I3f014ef2e9cb60c2e4ab481b4f39ec3b1de1fbe8
Original commit hash: f15bdc07d9e3bc49f51c83ed96ee220d3ac0caa4

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BoardPkgConfig.dsc
JasperLakeBoardPkg/BoardPkgConfigDefault.dsc
JasperLakeBoardPkg/BoardPkgPcd.dsc

================================================================================ 
Commit: 8e472b7fb3b7e117b6f771bcba537b600a2c06e7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:07:53 2020 +0530 
-------------------------------------------------------------------------------- 
JSLP[Rev02][PO] : Updated msr to access proper bit fields.

Original commit date: Mon Feb 3 14:57:12 2020 +0530
Change-Id: I77ca2f6b0067a09ff84f15d62b37592cb69096c5
Original commit hash: 3d159831cae42af512f64f02b0289af55bb510cb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiSmbiosCpuLib/SmbiosType4.c

================================================================================ 
Commit: 1674ab4e1b4e726ec8454cfd558cd738a90ea532 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:07:47 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] JSL Auto-Commit BIOS ID update CI BIOS Version to 2061_00

Original commit date: Mon Feb 3 17:37:36 2020 -0800
Change-Id: Iadde9ec6f54f9fdc14b55a34f53712b4659f2c14
Original commit hash: c5ba4ccca605690442675bc66fbe6ae5a00c8c47

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: effd3c97c2c3f757d7866046493cacd9df8d1da3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:07:31 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

Original commit date: Mon Feb 3 08:59:21 2020 -0800
Change-Id: Ie1cc03a9df3a6f884b198d481cb7b480002a96b8
Original commit hash: 448e875b79413878b4a88b2d9d6186bc94e38c38

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec.template

================================================================================ 
Commit: cff970b74841a779672ec5e64c3da8062995654e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:07:26 2020 +0530 
-------------------------------------------------------------------------------- 
EBG/PCH SKU: Added EBG A0 SKU

Original commit date: Wed Jan 29 15:39:27 2020 +0100
Change-Id: Iebf79fc7b7f213a56ca529b046cd25b09b69897c
Original commit hash: c1a4a1ce46d63a7e79ac5ebd28e8c41d5f82674a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/Include/Register/PchRegsLpcEbg.h
ClientOneSiliconPkg/Pch/Library/PeiDxeSmmPchInfoLib/PchInfoLibEbg.c

================================================================================ 
Commit: 3b34ce92d30ca8f431d7536e2e1864e2119ef99a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:07:22 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Add PeiPcieSipInitLib

Original commit date: Fri Jan 17 13:01:38 2020 +0100
Change-Id: I19e35b2425945be8c122b850b2a95f87f64f0d54
Original commit hash: 9ea756a6e6801e661cd8726c03d644f801c052c4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Library/PeiPcieSipInitLib.h
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Register/PcieSipRegs.h
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipInitLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipInitLib.inf

================================================================================ 
Commit: afe322ed306b08ee7743079e0a2e039c7ed14e64 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:07:19 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] JSL Auto-Commit BIOS ID update CI BIOS Version to 2057_01

Original commit date: Sun Feb 2 23:23:58 2020 -0800
Change-Id: Ib88cf7282acdccc5bedf39b5f6dadb31ea8e9d58
Original commit hash: 0ed6ca1af417daca4867d73c96da2445d1c480a2

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: aaab1a08634f1ee85809664dadb77024b728d025 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:07:16 2020 +0530 
-------------------------------------------------------------------------------- 
JasperLakeBoardPkg/JasperLakePlatSamplePkg: Skipping Tianocore and Intel logo for Performance Build
which was displayed on the Console out from BIOS.

Original commit date: Wed Jan 29 16:37:04 2020 +0530
Change-Id: Iabfa9d920574887632cc7655eeacad3b2c10bf23
Original commit hash: 859fb2a84f9e439b2ee5fe113b097481c610a495

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BoardPkg.fdf
JasperLakePlatSamplePkg/Library/DxePlatformBootManagerLib/BdsPlatform.c
JasperLakePlatSamplePkg/Library/DxePlatformBootManagerLib/DxePlatformBootManagerLib.inf

================================================================================ 
Commit: c9cd686c3cbe3abb59042a6abb95d3b2d1de8af5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:07:12 2020 +0530 
-------------------------------------------------------------------------------- 
[JSL] Gop updated for Jasperlake

Original commit date: Fri Jan 31 18:37:12 2020 +0530
Change-Id: Id6adc85b60e9f48fb2ee15952e603d1aef28579f
Original commit hash: 5db70119609d8f76fd73697e91365629312f8f68

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/JslCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeim.efi
ClientOneSiliconPkg/Fru/JslCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimDebug.efi
JasperLakeBoardPkg/Binaries/UefiDriver/Gop/IntelGopDriver.efi
JasperLakeBoardPkg/Binaries/UefiDriver/Gop/IntelGopDriverDebug.efi
JasperLakeBoardPkg/Binaries/UefiDriver/Gop/Vbt.bin
JasperLakeBoardPkg/Binaries/UefiDriver/Gop/Vbt.bsf

================================================================================ 
Commit: 8e8be914828b0b504cf038e448c5047f644ffde3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:07:07 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] JSL Auto-Commit BIOS ID update CI BIOS Version to 2057_00

Original commit date: Sun Feb 2 17:34:25 2020 -0800
Change-Id: I5bd69cf8adce19b2f411ee0011c0c7f6c5a4b3a0
Original commit hash: a1078bc0a7cec7af10865dd59ef0b6f80058547e

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 70f1e9a630661a7bec754f6b64b3c2efa8cec4cd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:07:01 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit WeeklyUpdate_FSP/RC CI

Original commit date: Sun Feb 2 08:50:57 2020 -0800
Change-Id: I17e1c227f6e2805a214de8c00eb2c0a9e3437b7e
Original commit hash: 5c495b149496a606adc4117567f7189331b95e95

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec.template

================================================================================ 
Commit: 5882c4a077e3dff6f5991194a612c5a1b7a43f90 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:06:54 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] JSL Auto-Commit BIOS ID update CI BIOS Version to 2056_00

Original commit date: Sat Feb 1 17:33:39 2020 -0800
Change-Id: I7864f4c8d622dc65b3652f0c7bfa6e922c4acea2
Original commit hash: 75ed9596787a0a3d5a9859ad577478f6a0c8585a

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: b980474335296c55af9d3eb7aea85090b6a2578a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:06:53 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg:Added a TME hardware detection check before accessing TME MSRs.

Original commit date: Fri Jan 31 14:40:18 2020 -0800
Change-Id: Idf69233e78e9ac7b5cdbb49af466c895b719df97
Original commit hash: 82058178130671b919d17bb6833809b3db71d87e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/CpuInitPeim.c
ClientOneSiliconPkg/IpBlock/Tme/LibraryPrivate/MkTmeLib/MkTmeLib.c
ClientOneSiliconPkg/IpBlock/Tme/LibraryPrivate/TmeLib/TmeLib.c

================================================================================ 
Commit: fb37996edb9e32b2590a44bad7325e9b78762bf2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:06:48 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

Original commit date: Sat Feb 1 08:58:18 2020 -0800
Change-Id: I401f7e641def590a227fbe7b44c5385a8c7d277a
Original commit hash: badb1f6bd4071496e16e925f0fd7d2aba0a486b0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec.template

================================================================================ 
Commit: e939bfc9a9cef36a60dee8e1950f52876a8766ae 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:06:47 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit NVS CI Update auto-generated NVS structure definitions

Original commit date: Sat Feb 1 08:52:23 2020 -0800
Change-Id: I716d93739bfee9cb59ca821796ebdf27421297d2
Original commit hash: b06630f189ba27ed46ab35d2fb3d3d4d2ffc7f86

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/PchNvs.asl
ClientOneSiliconPkg/Pch/IncludePrivate/PchNvsAreaDef.h

================================================================================ 
Commit: cc613f2e1201d7373b3463bef8d8027c517aa487 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:06:39 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Enable VMD TG support

Original commit date: Wed Jan 15 10:58:24 2020 -0800
Change-Id: I3568a089cf4e46f55b21c84e7d6b60d73d3f80dc
Original commit hash: af38649342953e4eacaf54f078ab0a0fed02fc10

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Rst/LibraryPrivate/PeiHybridStorageLib/PeiHybridStorageLib.c
ClientOneSiliconPkg/IpBlock/Rst/LibraryPrivate/PeiHybridStorageLib/PeiHybridStorageLib.inf
ClientOneSiliconPkg/IpBlock/Vmd/AcpiTables/VmdRaid.asl
ClientOneSiliconPkg/Pch/IncludePrivate/PchHybridStorageHob.h
ClientOneSiliconPkg/Pch/PchInit/Dxe/PchAcpi.c
ClientOneSiliconPkg/Pch/PchInit/Dxe/PchInitDxeIcl.inf
ClientOneSiliconPkg/Pch/PchInit/Dxe/PchInitDxeTgl.inf
ClientOneSiliconPkg/SiPkg.dec.template
ClientOneSiliconPkg/SystemAgent/SaInit/Dxe/SaAcpi.c

================================================================================ 
Commit: 1e84a3ac7084bffed192fadc74f26612ef9f72bb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:06:37 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] JSL Auto-Commit BIOS ID update CI BIOS Version to 2055_00

Original commit date: Fri Jan 31 17:33:34 2020 -0800
Change-Id: I56e834e520b39e5ae741a9e1635e8827523dccd9
Original commit hash: 2d87da9340ec8560d448cd2d7f84251ab0111cd6

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: f4b0429e2311db41209a5e67c6f66ac19de51212 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:06:33 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Enable VMD Logical volume support

platform impacted:TGL

Original commit date: Sun Dec 8 07:43:29 2019 -0800
Change-Id: I15fbb8aab6f09a27ea3d2dc37a9dc963df54fad4
Original commit hash: b4b11a769ce2e01712bcb77692338755803d6298

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Vmd/AcpiTables/Vmd.asl
ClientOneSiliconPkg/IpBlock/Vmd/AcpiTables/VmdPcieRp.asl
ClientOneSiliconPkg/IpBlock/Vmd/AcpiTables/VmdRaid.asl
ClientOneSiliconPkg/IpBlock/Vmd/AcpiTables/VmdSata.asl

================================================================================ 
Commit: 926460f88eea75cbd06d46ee5083b3c88fc032d1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:06:23 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSilicon/IpBlock/Thc/PeiThcInitLib: Add support for THC #1 being enabled independently of THC #0

Original commit date: Wed Jan 29 10:20:33 2020 -0800
Change-Id: I541d6e2083bd80da617846e1503cdc6a512f5162
Original commit hash: a6824945823617c4ee63683dbd50882ad8302ec1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Thc/LibraryPrivate/PeiThcInitLib/PeiThcInitLib.c

================================================================================ 
Commit: 2cb17be8440ce49e50dada493882cd3d24f8c105 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:06:22 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

Original commit date: Fri Jan 31 08:58:47 2020 -0800
Change-Id: Ifcb4a96b22fe5e43a735b972a244985329bfcdff
Original commit hash: 1833ff9bb9773ba9b5bd0f6641b08b4d122ef791

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec.template

================================================================================ 
Commit: e0ff7fd5761f7cf8c15b9d23539eba439637ad29 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:06:16 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Remove LPM configuration from EBG

Original commit date: Thu Jan 30 15:10:50 2020 +0100
Change-Id: I4375a75a9e06ef0df8498358ee46461402b08a12
Original commit hash: f8a9c8abfb978e062f599b02f7e916c2b1314ce8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLibVer3.c

================================================================================ 
Commit: b82922f311539ed759fbe44a08506be2177f5ee9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:06:13 2020 +0530 
-------------------------------------------------------------------------------- 
Code clean up.

Original commit date: Wed Jan 29 11:05:31 2020 +0530
Change-Id: I08c4cbaa4f6d50efdb278fe9a95a8e356e513bc7
Original commit hash: 020e7939b62420e45d78fcf4de6d72aae0539ef2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/CpuPcieRp/Gen4/CpuPcieConfig.h
JasperLakePlatSamplePkg/Include/SetupVariable.h
JasperLakePlatSamplePkg/Setup/SaSetup.hfr
JasperLakePlatSamplePkg/Setup/SaSetup.uni

================================================================================ 
Commit: 9d0a928790956f6f19def5d210cb30f8d0fd8d1b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:06:11 2020 +0530 
-------------------------------------------------------------------------------- 
Fixed issues:
   1. System does not boot/power-on after disable AMT in BIOS Menu
   2. There is no way to send CSME halt command from outside FSP.

Impacted: All C1S projects.

Original commit date: Wed Jan 22 15:13:33 2020 +0800
Change-Id: Iff7628bb9f2791ffb807eda67b42d811573b4f9b
Original commit hash: 4067039127e9fbd705014e45348d70b176c8cb9b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Library/DxeMeLib.h
ClientOneSiliconPkg/Include/Library/PeiMeLib.h
ClientOneSiliconPkg/Include/MkhiMsgs.h
ClientOneSiliconPkg/IpBlock/Me/HeciInit/Dxe/MeHeciReset.c
ClientOneSiliconPkg/IpBlock/Me/IncludePrivate/Library/MeInitLib.h
ClientOneSiliconPkg/IpBlock/Me/Library/DxeMeLib/HeciMsgDxeLib.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMeLib/HeciMsgPeiLib.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMeLib/HeciPpiInit.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMeLib/MeHeciReset.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMeLib/PeiMeLib.inf
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiDxeHeciInitLib/HeciCore.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiDxeHeciInitLib/HeciHpet.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiDxeHeciInitLib/HeciHpet.h
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/HeciInit.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/HeciInit.h
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/MeInitPostMem.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/MeInitPostMemCommon.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/MeInitPreMem.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/PchMeUma.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/PchMeUmaSiip.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/PeiMeInitLib.inf
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/PeiMeInitLibSiip.inf
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/PeiMeInitLibVer3.inf
ClientOneSiliconPkg/Product/JasperLake/SiInit/Pei/SiInitPreMem.c
ClientOneSiliconPkg/SiPkg.dec.template
JasperLakePlatSamplePkg/FspWrapper/Library/PeiFspWrapperHobProcessLib/FspWrapperHobProcessLib.c
JasperLakePlatSamplePkg/FspWrapper/Library/PeiFspWrapperHobProcessLib/PeiFspWrapperHobProcessLib.inf
JasperLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPreMem.c

================================================================================ 
Commit: 667ccfa6e91d7b6df7b563026d4c33018ddc09ac 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:06:07 2020 +0530 
-------------------------------------------------------------------------------- 
Add option to expose HECI1 when ME in temp disabled to BIOS Test Menu

Original commit date: Thu Jan 23 15:41:46 2020 +0800
Change-Id: I196fcd89f9d8ab0e97f631b4290a03542d7a2cdf
Original commit hash: 169a85fa6de6f236366cc936f5d07d1f07343923

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Library/DxeMeLib.h
ClientOneSiliconPkg/IpBlock/Me/HeciInit/Dxe/MeInitFsp.c
ClientOneSiliconPkg/IpBlock/Me/HeciInit/Dxe/MeReadyToBoot.c
ClientOneSiliconPkg/IpBlock/Me/Library/DxeMeLib/MePolicyDxeLib.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMeLib/MePolicyCommonPeiLib.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiDxeHeciInitLib/HeciCore.c

================================================================================ 
Commit: e26567071169c7fd7f9da06435bfa49a1d6c6ebd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:06:04 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Move PCH root port function swap to end of PEI

Original commit date: Tue Jan 21 16:54:29 2020 +0100
Change-Id: I8c947c5b7de25c4f146c281a8a6b3836b66909d9
Original commit hash: b781c18b8a55610caa35492e10996ebcbf354273

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PchEndOfPei.c
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PchInit.c

================================================================================ 
Commit: 9977eb7befc09a42ada64d898ca1b9ae516b9675 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:06:03 2020 +0530 
-------------------------------------------------------------------------------- 
Changed variable MTRR settings to Fixed MTRR settings.

Original commit date: Fri Jan 31 11:46:31 2020 +0530
Change-Id: I1fd34791e08c099d9702b4b227c058b0b10b893a
Original commit hash: b9a4cd148c4a90c44bd7a368fc01fd171f019ea2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Library/SiMtrrLib/SiMtrrLib.c

================================================================================ 
Commit: 3962175cf873733898538165f0a75f699ebc3819 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:05:59 2020 +0530 
-------------------------------------------------------------------------------- 
The CpuPcieInitFruLib removed for simplify the PCIe gen5 implementation

Original commit date: Wed Jan 22 12:56:57 2020 +0800
Change-Id: I5fb9b38bd1aa7d8f6438059c6298fdc96972b7a5
Original commit hash: 11ed8dea42401dde5c527bfc0e8b56270fc7a776

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/IncludePrivate/Gen4/Library/PeiCpuPcieSip17InitLib.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.inf
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieSip17InitLib/PeiCpuPcieSip17InitLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieSip17InitLib/PeiCpuPcieSip17InitLib.inf
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieSip17InitLibNull/PeiCpuPcieSip17InitLibNull.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieSip17InitLibNull/PeiCpuPcieSip17InitLibNull.inf

================================================================================ 
Commit: 935b9778360b0872b637501fd66dd09bbc17d269 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:05:57 2020 +0530 
-------------------------------------------------------------------------------- 
RC6 Setup setting should depend on GT PM

This reverts commit e7afad7c520b9ba5c7e38362a0aa62d83d711d71.
[SaSetup.hfr] *cond(?:) operator evaluates for first time and default value of EnableRenderStandby not getting updated dynamically

Impacted Platforms: ADL,RKL,TGL

Original commit date: Thu Jan 30 02:46:59 2020 -0800
Change-Id: I53105632f063cbaa2fe0709d7c5899fd637c08c8
Original commit hash: 28212143077c016a4b761bb6ee70dda42004403b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen11/PeiGraphicsPmInit.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen12/PeiGraphicsPmInit.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen9/PeiGraphicsPmInit.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsPolicyLibGen11/PeiGraphicsPolicyLib.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsPolicyLibGen12/PeiGraphicsPolicyLib.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsPolicyLibGen9/PeiGraphicsPolicyLib.c

================================================================================ 
Commit: 3ea5a672e3ba7df682a2d29e5fdc97fdccbec03e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:05:55 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/IpBlock/TwoLm: Add EFI Interface support RST PMEM Caching

Original commit date: Thu Jan 2 17:23:43 2020 -0800
Change-Id: I8e079eb373971724b6eb6469710b95ac7545779c
Original commit hash: 17ac3d954da2ec12acaa8a220abbab62afef85e5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/TwoLm/TwoLmConfig.h
ClientOneSiliconPkg/IpBlock/TwoLm/IncludePrivate/Library/FmssMbLib.h
ClientOneSiliconPkg/IpBlock/TwoLm/IncludePrivate/Library/NvdimmCacheInfoLib.h
ClientOneSiliconPkg/IpBlock/TwoLm/LibraryPrivate/DPMem/NvdimmCacheInfoLib/Pei/NvdimmCacheInfoLib.c
ClientOneSiliconPkg/IpBlock/TwoLm/LibraryPrivate/DPMem/NvdimmCacheInfoLib/Pei/NvdimmCacheInfoLib.inf
ClientOneSiliconPkg/IpBlock/TwoLm/LibraryPrivate/FmssMbLib/FmssMailboxInterface.c
ClientOneSiliconPkg/IpBlock/TwoLm/LibraryPrivate/TwoLmInitLib/TwoLmInitLib.c
ClientOneSiliconPkg/IpBlock/TwoLm/LibraryPrivate/TwoLmInitLib/TwoLmInitLib.inf
ClientOneSiliconPkg/IpBlock/TwoLm/LibraryPrivate/TwoLmPreMemPolicyLib/TwoLmPreMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/TwoLm/Nvdimm/Dxe/NfitDxe.c
ClientOneSiliconPkg/IpBlock/TwoLm/Nvdimm/Dxe/NfitDxe.h
ClientOneSiliconPkg/IpBlock/TwoLm/Nvdimm/Dxe/NfitDxe.inf
ClientOneSiliconPkg/IpBlock/TwoLm/Nvdimm/Smm/NvdimmSmm.c
ClientOneSiliconPkg/SiPkg.dec.template

================================================================================ 
Commit: 83637311a631d4691b2cf8daf335dd5807146949 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:05:53 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] JSL Auto-Commit NVS CI Update auto-generated NVS structure definitions

Original commit date: Thu Jan 30 22:17:36 2020 -0800
Change-Id: Ibbaebb46b23fc167f01112cf3596e3a6fe5333f3
Original commit hash: 9d8f8907749e86410bba5057a8ea71df456884c4

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
JasperLakeBoardPkg/Include/PlatformNvsAreaDef.h

================================================================================ 
Commit: 90c92948f90dca568fbeb922153808ca1fb052e4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:05:49 2020 +0530 
-------------------------------------------------------------------------------- 
[ADL] Enable external FSP Wrapper build

Original commit date: Tue Jan 14 14:34:25 2020 +0800
Change-Id: I63e71abb6e148b8b61da7f6b1ca9303091ebf866
Original commit hash: 7f1530a0ff74021603c181ed6a5ffef8389ed3ac

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Include/CpuRegs.h

================================================================================ 
Commit: 2b0332c4d6ed25fc96d750a8bbf870830dd84a6d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:05:47 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] JSL Auto-Commit BIOS ID update CI BIOS Version to 2054_00

Original commit date: Thu Jan 30 17:34:58 2020 -0800
Change-Id: Iecb479f197df45e78c6d32db0e50345c8377fc21
Original commit hash: 0d343bbee4992c61d17ca029bf847f48c07dc47f

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: a4fdd0499c5059c7a8ebe6e9dc10983d0e057d2c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:05:45 2020 +0530 
-------------------------------------------------------------------------------- 
PlatSamplePkg/Features/Dptf: DPTF Installer prompts user to restart before 
installation has completed with PCH FIVR Participant enabled in BIOS

Original commit date: Tue Jan 28 14:37:20 2020 -0800
Change-Id: I0415dd9695999599d81e5e285f472f120779705e
Original commit hash: 1c39cac4454908543a28454f849bbf147740e3aa

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakePlatSamplePkg/Features/Dptf/AcpiTables/PchpParticipant.asl

================================================================================ 
Commit: dad479edbdfa13acca55d33aee2db52b5655fef5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:05:42 2020 +0530 
-------------------------------------------------------------------------------- 
PlatSamplePkg/Features/Dptf: Reduced DPTF BIOS Dependency 

Original commit date: Wed Jan 8 18:18:45 2020 -0800
Change-Id: Ia2f78bddd0cbe791b217c5e05ac167410a0b0f17
Original commit hash: b7d11106c80f867a1cb0c183497c257cf93f070d

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
JasperLakePlatSamplePkg/Acpi/AcpiTables/AcpiPlatform/Dxe/AcpiPlatform.c
JasperLakePlatSamplePkg/Features/Dptf/AcpiTables/B0d4Participant.asl
JasperLakePlatSamplePkg/Features/Dptf/AcpiTables/Dptf.asl
JasperLakePlatSamplePkg/Features/Dptf/AcpiTables/Sds/DptfSds.asl
JasperLakePlatSamplePkg/Features/Dptf/AcpiTables/Sds/Vir1Participant.asl
JasperLakePlatSamplePkg/Features/Dptf/AcpiTables/Sds/Vir2Participant.asl
JasperLakePlatSamplePkg/Features/Dptf/AcpiTables/WrlsParticipant.asl
JasperLakePlatSamplePkg/Include/SetupVariable.h
JasperLakePlatSamplePkg/Library/DxeAcpiGnvsInitLib/DxeAcpiGnvsInitLib.c
JasperLakePlatSamplePkg/Setup/PlatformSetup.hfr
JasperLakePlatSamplePkg/Setup/PlatformSetup.uni

================================================================================ 
Commit: c938432f2e9ab0c9f3f0f79e76210df4c6c31d57 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:05:32 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

Original commit date: Thu Jan 30 08:59:12 2020 -0800
Change-Id: I7b9de14239fda1d191f795f304dc1815b05092f2
Original commit hash: 7dd842aa3cb9dd42bd900bda2bdcc01fd459b639

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec.template

================================================================================ 
Commit: 76eb01f238ddd90e479b0d772234d3306f5b20ae 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:05:31 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit NVS CI Update auto-generated NVS structure definitions

Original commit date: Thu Jan 30 08:54:24 2020 -0800
Change-Id: I551e94132ad34e76bb6aa2158a688d8de2cb8782
Original commit hash: c94fb4ec0faec125ddf507f21443f20795abdbf3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SystemAgent/AcpiTables/SaSsdt/SaNvs.asl
ClientOneSiliconPkg/SystemAgent/IncludePrivate/SaNvsAreaDef.h

================================================================================ 
Commit: fbbfeb07d02680295bfe4d7fd84ccccbac5bf358 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:05:26 2020 +0530 
-------------------------------------------------------------------------------- 
[EBG A0 PO] PCH PCIe root ports not visible from Primary access

Original commit date: Wed Jan 29 16:03:04 2020 +0100
Change-Id: Iee55e863cf5c8c8cafd1dab2ebc4528d8cced07c
Original commit hash: 18a9da5fc5e4b7eb088a67e6691d8e58a0123f9b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Psf/LibraryPrivate/PsfLib/PeiDxeSmmPsfLibVer1.inf
ClientOneSiliconPkg/IpBlock/Psf/LibraryPrivate/PsfLib/PeiDxeSmmPsfLibVer2.inf
ClientOneSiliconPkg/IpBlock/Psf/LibraryPrivate/PsfLib/PeiDxeSmmPsfLibVer3.inf
ClientOneSiliconPkg/IpBlock/Psf/LibraryPrivate/PsfLib/PeiDxeSmmPsfLibVer4.inf
ClientOneSiliconPkg/IpBlock/Psf/LibraryPrivate/PsfLib/PsfLib.c

================================================================================ 
Commit: 2b2821ac24eb443ad9a52b5ce1fc00859ca7c060 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:05:25 2020 +0530 
-------------------------------------------------------------------------------- 
[JSLP] BIOS must redefine the Fivr SSC option to control FIVR SSC enable/disable

Original commit date: Wed Jan 29 16:48:33 2020 +0530
Change-Id: I086eaec6bd905df007fedaa34a7921497629de43
Original commit hash: 7802f57ccaa3fce0e75e04ed6459ef1c671cef7a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/JslCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c

================================================================================ 
Commit: 8ec91f41354e1bbb636551b583a0094dc2a7e266 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:05:23 2020 +0530 
-------------------------------------------------------------------------------- 
Use Direct PCR Writes instead of IPC1 command.

Original commit date: Wed Jan 29 16:44:28 2020 +0530
Change-Id: I05a6b515240d7a59709d27ee70238c7924956ac0
Original commit hash: c873ea1a661acc4bcc1a7a5e3442214165c4499c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPchPcieClocksLib/PeiPchPcieDisableClocksLibVer2.c

================================================================================ 
Commit: 305a418709fb474c1335ef0b0954633a71c6a935 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:05:22 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Add cycle router remapping support on TGP-H

Original commit date: Wed Jan 8 12:10:37 2020 +0100
Change-Id: Ia19c3f873e889c431cf67775c0a498c413386aea
Original commit hash: 7803a2aaf870bdb52907859aeb3ca4fadbb9a2f7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Rst/Library/PeiDxeSmmRstCrLib/RstCrLibVer2.c
ClientOneSiliconPkg/IpBlock/Rst/LibraryPrivate/PeiRstPrivateLib/PeiRstPrivateLib.c
ClientOneSiliconPkg/IpBlock/Sata/Library/PeiDxeSmmSataLib/SataLibVer2.c
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PchInit.c
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibFspTgl.inf
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibTgl.inf

================================================================================ 
Commit: 58ba9ffc9973eb585bed8f061380e873324b5399 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:05:14 2020 +0530 
-------------------------------------------------------------------------------- 
TGL-H P0 Stepping Encoding is fixed

Original commit date: Wed Jan 29 16:03:39 2020 +0530
Change-Id: I397fc137b24240e3abb96f9fa1f952a13655e045
Original commit hash: 56f4c86af65ad972b5dbe99a4f2b64c2032f07de

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Include/CpuRegs.h

================================================================================ 
Commit: 890441f0b8c6dd2c825521aee217c2e1640aae61 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:05:06 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] JSL Auto-Commit BIOS ID update CI BIOS Version to 2053_00

Original commit date: Wed Jan 29 17:35:31 2020 -0800
Change-Id: I211b83309706d8e0255365beb6f623e120b0cfdd
Original commit hash: 207204b0b6d2b12decfc2a9ccaaea470a1945030

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: e9d23a1578ed5f515fb2bfe5266d57f7d3551b00 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:04:50 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/IpBlock/TwoLm: Updates:
1. BIOS needs to program FMHC memory.
2. Align BZM definition to server behavior.

Original commit date: Wed Jan 22 13:41:40 2020 -0800
Change-Id: I6ce233ad3c802cb2faec043691f1d5f662431a6f
Original commit hash: 55954c644415863fab6d521e41209791685af9fb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/TwoLm/LibraryPrivate/TwoLmInitLib/BzmInit.c
ClientOneSiliconPkg/IpBlock/TwoLm/LibraryPrivate/TwoLmInitLib/TwoLmInitLib.c

================================================================================ 
Commit: c19054ebcef79829c6b07810dc9550bb72279665 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:04:48 2020 +0530 
-------------------------------------------------------------------------------- 
[RKL-U][vp_platform_nvme]:Fixed issue with Debug bios1052_00_116  boot

Original commit date: Wed Jan 29 09:31:20 2020 -0800
Change-Id: Ic98500b04f8612cde560a8a1c14be69e019f392d
Original commit hash: f34bc342828914b69e4053bef69ab5e133f96694

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Tcss/IncludePrivate/Library/TcssInitLib.h
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiTcssInitLib/PeiTcssInitLib.inf
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiTcssInitLib/TcssInit.c
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiTcssInitLibNull/TcssInitNull.c
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PchInitPreMem.c

================================================================================ 
Commit: 0dca03f669d8eb7729777c771baef0aeb8945ace 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:04:40 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

Original commit date: Wed Jan 29 09:01:04 2020 -0800
Change-Id: Id6870ae1f7e7b1c7ba104aa2a4bc429277248ddb
Original commit hash: 7917bbe4a3f6c660d8326219c6dd6c68954b5d12

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec.template

================================================================================ 
Commit: 4a1d852d294b69a54fe992f9751410cf82297daf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:04:30 2020 +0530 
-------------------------------------------------------------------------------- 
Unhide P2SB config space for the time of verifying registers

Original commit date: Thu Dec 5 14:56:00 2019 +0100
Change-Id: I9497b45a55b8506631146c378bbe09b7bcc9bbac
Original commit hash: e7cd72acc042ad6d15b33e149ca2bba757b87f16

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/P2sb/Library/PeiDxeSmmP2sbLib/PeiDxeSmmP2sbLib.c

================================================================================ 
Commit: fcecfa07b6c9dde635e43df6af7da5f3999dd9bd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:04:29 2020 +0530 
-------------------------------------------------------------------------------- 
Adding setup option CpuPcieRtd3 to Enable/Disable CPU PCIE RTD3 support

Impacted Platforms: ADL,RKL,TGL

Original commit date: Thu Dec 19 15:54:24 2019 +0530
Change-Id: I85bf900d12254564092607e60ad42f56398aa68d
Original commit hash: faff44d75b3579ea8665e1911100b2f4ec214398

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/DxeCpuPcieRpLib/DxeCpuPcieRpLib.c
ClientOneSiliconPkg/SystemAgent/Include/ConfigBlock/PcieDxeConfig.h
ClientOneSiliconPkg/SystemAgent/Library/DxeSaPolicyLib/DxeSaPolicyLib.c
JasperLakeBoardPkg/Acpi/AcpiTables/Dsdt/Gpe.asl
JasperLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3CpuPcie.asl

================================================================================ 
Commit: d7e1226bfeeff8e12e1c2964283ea034bcdc1624 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:04:27 2020 +0530 
-------------------------------------------------------------------------------- 
Removing CPU_CFL Flag from C1S Branch

Original commit date: Wed Jan 22 16:35:52 2020 +0530
Change-Id: I920c2275e41e3b30ef4b587c1be435b8495a5be9
Original commit hash: 68c870571d3656f5491f094e44a98f47fd318587

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcInitLib/PeiOcInitLib.c
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcPolicyLib/PeiOcPolicyLib.c
ClientOneSiliconPkg/IpBlock/VoltageRegulator/LibraryPrivate/PeiVrLib/PeiVrLib.c
ClientOneSiliconPkg/Library/PlatformSecLib/Ia32/Flat32.S
ClientOneSiliconPkg/Library/PlatformSecLib/Ia32/Flat32.asm
ClientOneSiliconPkg/Library/PlatformSecLib/Ia32/Flat32.nasm

================================================================================ 
Commit: f1f7e64bb54f41773ae3774ec9c8e5c0ab5b791b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:04:25 2020 +0530 
-------------------------------------------------------------------------------- 
[EBG A0 PO]  Configured clk for SATA COMINIT/COMWAKE gap detection

Original commit date: Fri Jan 10 13:26:01 2020 -0600
Change-Id: I2616eb64a1a698cbf41380532a89d5e97d6571ef
Original commit hash: 8c12cd19a5113b4d5d006fef0aa7141a6f4e1caf

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/Library/PeiDxeSmmPchInfoLib/PchInfoLibEbg.c

================================================================================ 
Commit: c7b7ec5298a8fcb6c338336e52422c7323862989 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:04:23 2020 +0530 
-------------------------------------------------------------------------------- 
Add check for disabled HECI 

Original commit date: Thu Jan 23 12:11:41 2020 +0100
Change-Id: I4b70360f1b668b3e067359b7e9b1765a598d33a5
Original commit hash: a304ce32f317cf2d12a0ee9d3a2e24b3c1f6d28c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Me/Library/PeiDxeSmmMeUtilsLib/MeUtilsCommon.c

================================================================================ 
Commit: d179324fee4e9a7d4313f265645acb4d57cf660f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:04:17 2020 +0530 
-------------------------------------------------------------------------------- 
[TGL] Remove WA in CPU FIA programming 

Impacted Platforms: ADL, RKL, SBX, TGL
Original commit date: Tue Jan 14 15:29:22 2020 +0800
Change-Id: Ic79715afe455b7163af90b28dcc655416318225f
Original commit hash: d8756b12858c47b53916ef24d05e63b3b519917c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c

================================================================================ 
Commit: 4ad812afda8c0811511babc5114cde0b329bd4d5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:04:15 2020 +0530 
-------------------------------------------------------------------------------- 
JasperLakePlatSamplePkg: Change default for DMIC interfaces.

Original commit date: Tue Jan 28 16:42:06 2020 +0100
Change-Id: Ic16929fcc51e2204cc1393000790a20ba175f27c
Original commit hash: db9fa3c81a501ca99d1f6b35f7a17015c2ebe9a9

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakePlatSamplePkg/Setup/PchSetup.hfr

================================================================================ 
Commit: 33eafc8e18e476efc39cdd5ae43928efb1ac1fd2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:04:12 2020 +0530 
-------------------------------------------------------------------------------- 
[ADL] ADL Added support for IPC Command "V_PMC_PWRM_IPC_SRC_CLK_PORT_MAPPING_CMD"

Original commit date: Tue Jan 28 12:53:21 2020 +0530
Change-Id: Ib380d71889ba499fa952ca5f53c7301c5f446f12
Original commit hash: 9acb5ad2118c06ce14e45c2dbdbab140f5218cbc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPchPcieClocksLib/PeiPchPcieDisableClocksLibVer2.c

================================================================================ 
Commit: 19efb35fcca31e6f4edcaca4cf20bfd3b7f098fc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:04:06 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] JSL Auto-Commit BIOS ID update CI BIOS Version to 2052_01

Original commit date: Tue Jan 28 17:35:04 2020 -0800
Change-Id: I862d3feab1c4aaa1478b72966593a2516bfe4441
Original commit hash: bda45d3f1513fb3edf99b800142f59f562cf474b

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: bb53b366e3ad023f2dd3ea21e7dc65f555093c97 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:03:58 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/IpBlock/Thc/ThcDriver: Fixed memory mapping for THC Write DMA.

Original commit date: Tue Jan 28 11:25:42 2020 -0800
Change-Id: I13ac7dc535051ac40d142263f90583cddc6b9997
Original commit hash: 5a6bca558aa931514208707e026608353112f28c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Thc/ThcDriver/ThcDriver.c

================================================================================ 
Commit: 105ae81572b07239f647f843393cb20c85ea5d4d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:03:56 2020 +0530 
-------------------------------------------------------------------------------- 
Converged ACM release

Original commit date: Tue Jan 28 10:03:27 2020 -0800
Change-Id: Ifccad2d29e53a8c12f7634892e91d8ae964d1081
Original commit hash: 829fc89f453ae30f5af108fa6a9aadf67931992d

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/Binaries/BootGuard/ACM/ReleaseNotes.txt
JasperLakeBoardPkg/Binaries/BootGuard/ACM/StartupAcm.bin

================================================================================ 
Commit: ffd3f480435ec8b19004a19c5e97e46b249514fc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:03:55 2020 +0530 
-------------------------------------------------------------------------------- 
[TigerLakeBoardPkg]: Add interrupt support for discrete TPMs 

Original commit date: Thu Jan 23 14:30:47 2020 -0800
Change-Id: I7bddb0e22724391ec7d9f925010324b264f5a2c3
Original commit hash: 7ce6f5a607b1ee9feac31bab259b6bb37216fc8a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssPolicyLib/PeiItssPolicyLibVer2.c

================================================================================ 
Commit: b5df88647d759ffad0fda7936ff644c015d274e9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:03:49 2020 +0530 
-------------------------------------------------------------------------------- 
Configure PCH SBU pins for PCH Type-C ports.

Original commit date: Fri Jan 10 10:50:22 2020 -0800
Change-Id: Ia84064449af130bb390e6def91813c018b5a0757
Original commit hash: 18164cd8661fe9c62d9c1013808fea0f0f32986f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Tcss/IncludePrivate/Library/TcssInitLib.h
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiTcssInitLib/TcssInit.c
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiTcssInitLibNull/TcssInitNull.c
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PchInitPreMem.c

================================================================================ 
Commit: acd1e9ddec0009306739edcd3ab1c7f45b2c65dc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:03:39 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

Original commit date: Tue Jan 28 09:00:47 2020 -0800
Change-Id: I47a5bc8af6d44717f4b270242ce4e94659336f07
Original commit hash: 75760f297f1839e0330274ae00b39dcdfdd3104f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec.template

================================================================================ 
Commit: 1bd696bb7494e701fa6cb5eceabb81f9d516b035 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:03:37 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/AcpiTables/Gpio: ADL PCH - GPIO Development - Device ID update

Original commit date: Mon Jan 27 13:38:52 2020 -0800
Change-Id: Ief842debc873f571a81952ba3e487fa58f810cf2
Original commit hash: 67d7f75236c7ea29aadf1ea33036fbd3da5fb806

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/GpioAcpiDefinesVer4.h
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/GpioVer4.asl

================================================================================ 
Commit: aa865f27250a5da1e96e45d65583e03433689d88 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:03:36 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Update configuration for SATA port

Original commit date: Thu Jan 23 15:29:56 2020 +0530
Change-Id: If854d5c0812fdfb35e1ce12cec61513ebefbef79
Original commit hash: dea8dc2bcea208d056b720ba6ea04d376195f4e0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Sata/SataConfig.h
ClientOneSiliconPkg/IpBlock/Sata/LibraryPrivate/PeiSataLib/PeiSataLib.c

================================================================================ 
Commit: f6f463ffa0dae3261626fda000be8be937df2460 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 16 18:03:26 2020 +0530 
-------------------------------------------------------------------------------- 
[JSL] - Updated S3 resume Boot Response Time reduction.

Original commit date: Mon Jan 27 10:07:07 2020 +0530
Change-Id: I61583245ea5441f4ef727df06886ae6848954421
Original commit hash: 1e6d6db91ed8dc1b29f55ed79c199d7d225f063c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/PchInit/Dxe/PchInit.c
