// Seed: 2387971253
module module_0 (
    input id_0,
    input id_1,
    output logic id_2,
    input id_3,
    output id_4
);
  assign id_4 = 1'b0;
  assign id_4 = id_3;
  assign id_4 = id_1 || 1;
endmodule
