Classic Timing Analyzer report for ADDC0809
Tue Jan 01 01:48:13 2013
Quartus II Version 9.1 Build 222 10/21/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'CLK'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                          ;
+------------------------------+-------+---------------+------------------------------------------------+---------+---------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From    ; To      ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+---------+---------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 6.909 ns                                       ; EOC     ; cs.s2   ; --         ; CLK      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 15.413 ns                                      ; REGL[4] ; Q[4]    ; CLK        ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; 1.878 ns                                       ; D[4]    ; REGL[4] ; --         ; CLK      ; 0            ;
; Clock Setup: 'CLK'           ; N/A   ; None          ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; cs.s2   ; cs.s3   ; CLK        ; CLK      ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;         ;         ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+---------+---------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP1C6Q240C8        ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; Off                ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; CLK             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLK'                                                                                                                                                                 ;
+-------+------------------------------------------------+-------+-------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From  ; To    ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-------+-------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; cs.s2 ; cs.s3 ; CLK        ; CLK      ; None                        ; None                      ; 1.030 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; cs.s2 ; cs.s2 ; CLK        ; CLK      ; None                        ; None                      ; 1.027 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; cs.s1 ; cs.s2 ; CLK        ; CLK      ; None                        ; None                      ; 0.827 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; cs.s0 ; cs.s1 ; CLK        ; CLK      ; None                        ; None                      ; 0.826 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; cs.s4 ; cs.s0 ; CLK        ; CLK      ; None                        ; None                      ; 0.826 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; cs.s3 ; cs.s4 ; CLK        ; CLK      ; None                        ; None                      ; 0.629 ns                ;
+-------+------------------------------------------------+-------+-------+------------+----------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------+
; tsu                                                           ;
+-------+--------------+------------+------+---------+----------+
; Slack ; Required tsu ; Actual tsu ; From ; To      ; To Clock ;
+-------+--------------+------------+------+---------+----------+
; N/A   ; None         ; 6.909 ns   ; EOC  ; cs.s2   ; CLK      ;
; N/A   ; None         ; 6.908 ns   ; EOC  ; cs.s3   ; CLK      ;
; N/A   ; None         ; 1.469 ns   ; D[5] ; REGL[5] ; CLK      ;
; N/A   ; None         ; 1.178 ns   ; D[6] ; REGL[6] ; CLK      ;
; N/A   ; None         ; 0.435 ns   ; D[7] ; REGL[7] ; CLK      ;
; N/A   ; None         ; 0.122 ns   ; D[1] ; REGL[1] ; CLK      ;
; N/A   ; None         ; 0.069 ns   ; D[0] ; REGL[0] ; CLK      ;
; N/A   ; None         ; -0.563 ns  ; D[3] ; REGL[3] ; CLK      ;
; N/A   ; None         ; -0.977 ns  ; D[2] ; REGL[2] ; CLK      ;
; N/A   ; None         ; -1.826 ns  ; D[4] ; REGL[4] ; CLK      ;
+-------+--------------+------------+------+---------+----------+


+-------------------------------------------------------------------+
; tco                                                               ;
+-------+--------------+------------+---------+--------+------------+
; Slack ; Required tco ; Actual tco ; From    ; To     ; From Clock ;
+-------+--------------+------------+---------+--------+------------+
; N/A   ; None         ; 15.413 ns  ; REGL[4] ; Q[4]   ; CLK        ;
; N/A   ; None         ; 14.432 ns  ; REGL[0] ; Q[0]   ; CLK        ;
; N/A   ; None         ; 14.196 ns  ; REGL[2] ; Q[2]   ; CLK        ;
; N/A   ; None         ; 13.773 ns  ; REGL[3] ; Q[3]   ; CLK        ;
; N/A   ; None         ; 13.144 ns  ; REGL[5] ; Q[5]   ; CLK        ;
; N/A   ; None         ; 13.121 ns  ; REGL[1] ; Q[1]   ; CLK        ;
; N/A   ; None         ; 13.053 ns  ; REGL[7] ; Q[7]   ; CLK        ;
; N/A   ; None         ; 12.488 ns  ; REGL[6] ; Q[6]   ; CLK        ;
; N/A   ; None         ; 9.423 ns   ; cs.s4   ; LOCK_T ; CLK        ;
; N/A   ; None         ; 9.018 ns   ; cs.s3   ; OE     ; CLK        ;
; N/A   ; None         ; 8.440 ns   ; cs.s4   ; OE     ; CLK        ;
; N/A   ; None         ; 8.126 ns   ; cs.s1   ; START  ; CLK        ;
; N/A   ; None         ; 8.126 ns   ; cs.s1   ; ALE    ; CLK        ;
+-------+--------------+------------+---------+--------+------------+


+---------------------------------------------------------------------+
; th                                                                  ;
+---------------+-------------+-----------+------+---------+----------+
; Minimum Slack ; Required th ; Actual th ; From ; To      ; To Clock ;
+---------------+-------------+-----------+------+---------+----------+
; N/A           ; None        ; 1.878 ns  ; D[4] ; REGL[4] ; CLK      ;
; N/A           ; None        ; 1.029 ns  ; D[2] ; REGL[2] ; CLK      ;
; N/A           ; None        ; 0.615 ns  ; D[3] ; REGL[3] ; CLK      ;
; N/A           ; None        ; -0.017 ns ; D[0] ; REGL[0] ; CLK      ;
; N/A           ; None        ; -0.070 ns ; D[1] ; REGL[1] ; CLK      ;
; N/A           ; None        ; -0.383 ns ; D[7] ; REGL[7] ; CLK      ;
; N/A           ; None        ; -1.126 ns ; D[6] ; REGL[6] ; CLK      ;
; N/A           ; None        ; -1.417 ns ; D[5] ; REGL[5] ; CLK      ;
; N/A           ; None        ; -6.856 ns ; EOC  ; cs.s3   ; CLK      ;
; N/A           ; None        ; -6.857 ns ; EOC  ; cs.s2   ; CLK      ;
+---------------+-------------+-----------+------+---------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 222 10/21/2009 SJ Full Version
    Info: Processing started: Tue Jan 01 01:48:13 2013
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ADDC0809 -c ADDC0809 --timing_analysis_only
Info: Parallel compilation is enabled and will use 2 of the 2 processors detected
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CLK" is an undefined clock
Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "cs.s4" as buffer
Info: Clock "CLK" Internal fmax is restricted to 275.03 MHz between source register "cs.s2" and destination register "cs.s3"
    Info: fmax restricted to Clock High delay (1.818 ns) plus Clock Low delay (1.818 ns) : restricted to 3.636 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 1.030 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X20_Y9_N2; Fanout = 2; REG Node = 'cs.s2'
            Info: 2: + IC(0.552 ns) + CELL(0.478 ns) = 1.030 ns; Loc. = LC_X20_Y9_N8; Fanout = 2; REG Node = 'cs.s3'
            Info: Total cell delay = 0.478 ns ( 46.41 % )
            Info: Total interconnect delay = 0.552 ns ( 53.59 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "CLK" to destination register is 2.909 ns
                Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 5; CLK Node = 'CLK'
                Info: 2: + IC(0.729 ns) + CELL(0.711 ns) = 2.909 ns; Loc. = LC_X20_Y9_N8; Fanout = 2; REG Node = 'cs.s3'
                Info: Total cell delay = 2.180 ns ( 74.94 % )
                Info: Total interconnect delay = 0.729 ns ( 25.06 % )
            Info: - Longest clock path from clock "CLK" to source register is 2.909 ns
                Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 5; CLK Node = 'CLK'
                Info: 2: + IC(0.729 ns) + CELL(0.711 ns) = 2.909 ns; Loc. = LC_X20_Y9_N2; Fanout = 2; REG Node = 'cs.s2'
                Info: Total cell delay = 2.180 ns ( 74.94 % )
                Info: Total interconnect delay = 0.729 ns ( 25.06 % )
        Info: + Micro clock to output delay of source is 0.224 ns
        Info: + Micro setup delay of destination is 0.037 ns
Info: tsu for register "cs.s2" (data pin = "EOC", clock pin = "CLK") is 6.909 ns
    Info: + Longest pin to register delay is 9.781 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_1; Fanout = 2; PIN Node = 'EOC'
        Info: 2: + IC(7.705 ns) + CELL(0.607 ns) = 9.781 ns; Loc. = LC_X20_Y9_N2; Fanout = 2; REG Node = 'cs.s2'
        Info: Total cell delay = 2.076 ns ( 21.22 % )
        Info: Total interconnect delay = 7.705 ns ( 78.78 % )
    Info: + Micro setup delay of destination is 0.037 ns
    Info: - Shortest clock path from clock "CLK" to destination register is 2.909 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 5; CLK Node = 'CLK'
        Info: 2: + IC(0.729 ns) + CELL(0.711 ns) = 2.909 ns; Loc. = LC_X20_Y9_N2; Fanout = 2; REG Node = 'cs.s2'
        Info: Total cell delay = 2.180 ns ( 74.94 % )
        Info: Total interconnect delay = 0.729 ns ( 25.06 % )
Info: tco from clock "CLK" to destination pin "Q[4]" through register "REGL[4]" is 15.413 ns
    Info: + Longest clock path from clock "CLK" to source register is 8.549 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 5; CLK Node = 'CLK'
        Info: 2: + IC(0.729 ns) + CELL(0.935 ns) = 3.133 ns; Loc. = LC_X20_Y9_N5; Fanout = 11; REG Node = 'cs.s4'
        Info: 3: + IC(4.705 ns) + CELL(0.711 ns) = 8.549 ns; Loc. = LC_X1_Y17_N2; Fanout = 1; REG Node = 'REGL[4]'
        Info: Total cell delay = 3.115 ns ( 36.44 % )
        Info: Total interconnect delay = 5.434 ns ( 63.56 % )
    Info: + Micro clock to output delay of source is 0.224 ns
    Info: + Longest register to pin delay is 6.640 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X1_Y17_N2; Fanout = 1; REG Node = 'REGL[4]'
        Info: 2: + IC(4.516 ns) + CELL(2.124 ns) = 6.640 ns; Loc. = PIN_165; Fanout = 0; PIN Node = 'Q[4]'
        Info: Total cell delay = 2.124 ns ( 31.99 % )
        Info: Total interconnect delay = 4.516 ns ( 68.01 % )
Info: th for register "REGL[4]" (data pin = "D[4]", clock pin = "CLK") is 1.878 ns
    Info: + Longest clock path from clock "CLK" to destination register is 8.549 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 5; CLK Node = 'CLK'
        Info: 2: + IC(0.729 ns) + CELL(0.935 ns) = 3.133 ns; Loc. = LC_X20_Y9_N5; Fanout = 11; REG Node = 'cs.s4'
        Info: 3: + IC(4.705 ns) + CELL(0.711 ns) = 8.549 ns; Loc. = LC_X1_Y17_N2; Fanout = 1; REG Node = 'REGL[4]'
        Info: Total cell delay = 3.115 ns ( 36.44 % )
        Info: Total interconnect delay = 5.434 ns ( 63.56 % )
    Info: + Micro hold delay of destination is 0.015 ns
    Info: - Shortest pin to register delay is 6.686 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_17; Fanout = 1; PIN Node = 'D[4]'
        Info: 2: + IC(5.102 ns) + CELL(0.115 ns) = 6.686 ns; Loc. = LC_X1_Y17_N2; Fanout = 1; REG Node = 'REGL[4]'
        Info: Total cell delay = 1.584 ns ( 23.69 % )
        Info: Total interconnect delay = 5.102 ns ( 76.31 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 152 megabytes
    Info: Processing ended: Tue Jan 01 01:48:13 2013
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


