$date
	Sun Jun  4 14:39:51 2017
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module delay_tb $end
$var wire 1 ! out3 $end
$var wire 1 " out2 $end
$var wire 1 # out1 $end
$var reg 1 $ clk $end
$var reg 1 % in $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0%
0$
0#
0"
0!
$end
#5000
1%
1$
#10000
0%
0$
#15000
1#
1$
#20000
0#
0$
#25000
1"
1$
#30000
0"
0$
#35000
1$
1%
#40000
0$
0%
#45000
1#
1!
1$
#50000
0!
0#
0$
#55000
1"
1$
#60000
0"
0$
#65000
1$
#70000
0$
#75000
1!
1$
#80000
0!
0$
#85000
1$
1%
#90000
0$
0%
#95000
1#
1$
1%
#100000
0#
0$
0%
#105000
1#
1"
1$
#110000
0"
0#
0$
#115000
1"
1$
#120000
0"
0$
