{
  "constraints__clocks__count": 1,
  "constraints__clocks__details": [
    "clock: 100.0000"
  ],
  "cts__clock__skew__hold": 14.3989,
  "cts__clock__skew__hold__post_repair": 14.9846,
  "cts__clock__skew__hold__pre_repair": 14.9846,
  "cts__clock__skew__setup": 14.3989,
  "cts__clock__skew__setup__post_repair": 14.9846,
  "cts__clock__skew__setup__pre_repair": 14.9846,
  "cts__cpu__total": 80.81,
  "cts__design__core__area": 2814.81,
  "cts__design__core__area__post_repair": 2814.81,
  "cts__design__core__area__pre_repair": 2814.81,
  "cts__design__die__area": 3278.71,
  "cts__design__die__area__post_repair": 3278.71,
  "cts__design__die__area__pre_repair": 3278.71,
  "cts__design__instance__area": 1581.71,
  "cts__design__instance__area__macros": 0,
  "cts__design__instance__area__macros__post_repair": 0,
  "cts__design__instance__area__macros__pre_repair": 0,
  "cts__design__instance__area__post_repair": 1531.82,
  "cts__design__instance__area__pre_repair": 1531.82,
  "cts__design__instance__area__stdcell": 1581.71,
  "cts__design__instance__area__stdcell__post_repair": 1531.82,
  "cts__design__instance__area__stdcell__pre_repair": 1531.82,
  "cts__design__instance__count": 12435,
  "cts__design__instance__count__hold_buffer": 499,
  "cts__design__instance__count__macros": 0,
  "cts__design__instance__count__macros__post_repair": 0,
  "cts__design__instance__count__macros__pre_repair": 0,
  "cts__design__instance__count__post_repair": 11807,
  "cts__design__instance__count__pre_repair": 11807,
  "cts__design__instance__count__setup_buffer": 104,
  "cts__design__instance__count__stdcell": 12435,
  "cts__design__instance__count__stdcell__post_repair": 11807,
  "cts__design__instance__count__stdcell__pre_repair": 11807,
  "cts__design__instance__displacement__max": 15.676,
  "cts__design__instance__displacement__mean": 0.375,
  "cts__design__instance__displacement__total": 4670.47,
  "cts__design__instance__utilization": 0.561924,
  "cts__design__instance__utilization__post_repair": 0.544199,
  "cts__design__instance__utilization__pre_repair": 0.544199,
  "cts__design__instance__utilization__stdcell": 0.561924,
  "cts__design__instance__utilization__stdcell__post_repair": 0.544199,
  "cts__design__instance__utilization__stdcell__pre_repair": 0.544199,
  "cts__design__io": 200,
  "cts__design__io__post_repair": 200,
  "cts__design__io__pre_repair": 200,
  "cts__design__violations": 0,
  "cts__mem__peak": 232004.0,
  "cts__power__internal__total": 0.0498638,
  "cts__power__internal__total__post_repair": 0.0498826,
  "cts__power__internal__total__pre_repair": 0.0498826,
  "cts__power__leakage__total": 1.03231e-06,
  "cts__power__leakage__total__post_repair": 9.834e-07,
  "cts__power__leakage__total__pre_repair": 9.834e-07,
  "cts__power__switching__total": 0.0383965,
  "cts__power__switching__total__post_repair": 0.0385099,
  "cts__power__switching__total__pre_repair": 0.0385099,
  "cts__power__total": 0.0882613,
  "cts__power__total__post_repair": 0.0883935,
  "cts__power__total__pre_repair": 0.0883935,
  "cts__route__wirelength__estimated": 39510.4,
  "cts__runtime__total": "1:20.97",
  "cts__timing__drv__hold_violation_count": 0,
  "cts__timing__drv__hold_violation_count__post_repair": 134,
  "cts__timing__drv__hold_violation_count__pre_repair": 134,
  "cts__timing__drv__max_cap": 0,
  "cts__timing__drv__max_cap__post_repair": 0,
  "cts__timing__drv__max_cap__pre_repair": 0,
  "cts__timing__drv__max_cap_limit": 0.270778,
  "cts__timing__drv__max_cap_limit__post_repair": 0.270778,
  "cts__timing__drv__max_cap_limit__pre_repair": 0.270778,
  "cts__timing__drv__max_fanout": 0,
  "cts__timing__drv__max_fanout__post_repair": 0,
  "cts__timing__drv__max_fanout__pre_repair": 0,
  "cts__timing__drv__max_fanout_limit": 0,
  "cts__timing__drv__max_fanout_limit__post_repair": 0,
  "cts__timing__drv__max_fanout_limit__pre_repair": 0,
  "cts__timing__drv__max_slew": 0,
  "cts__timing__drv__max_slew__post_repair": 0,
  "cts__timing__drv__max_slew__pre_repair": 0,
  "cts__timing__drv__max_slew_limit": 0.0470343,
  "cts__timing__drv__max_slew_limit__post_repair": 0.0471389,
  "cts__timing__drv__max_slew_limit__pre_repair": 0.0471389,
  "cts__timing__drv__setup_violation_count": 1334,
  "cts__timing__drv__setup_violation_count__post_repair": 1334,
  "cts__timing__drv__setup_violation_count__pre_repair": 1334,
  "cts__timing__setup__tns": -253257,
  "cts__timing__setup__tns__post_repair": -261949,
  "cts__timing__setup__tns__pre_repair": -261949,
  "cts__timing__setup__ws": -655.123,
  "cts__timing__setup__ws__post_repair": -862.315,
  "cts__timing__setup__ws__pre_repair": -862.315,
  "design__io__hpwl": 2130319,
  "detailedplace__cpu__total": 11.52,
  "detailedplace__design__core__area": 2814.81,
  "detailedplace__design__die__area": 3278.71,
  "detailedplace__design__instance__area": 1526.41,
  "detailedplace__design__instance__area__macros": 0,
  "detailedplace__design__instance__area__stdcell": 1526.41,
  "detailedplace__design__instance__count": 11754,
  "detailedplace__design__instance__count__macros": 0,
  "detailedplace__design__instance__count__stdcell": 11754,
  "detailedplace__design__instance__displacement__max": 5.922,
  "detailedplace__design__instance__displacement__mean": 0.316,
  "detailedplace__design__instance__displacement__total": 3720.56,
  "detailedplace__design__instance__utilization": 0.542277,
  "detailedplace__design__instance__utilization__stdcell": 0.542277,
  "detailedplace__design__io": 200,
  "detailedplace__design__violations": 0,
  "detailedplace__mem__peak": 219720.0,
  "detailedplace__power__internal__total": 0.049352,
  "detailedplace__power__leakage__total": 9.79369e-07,
  "detailedplace__power__switching__total": 0.0324841,
  "detailedplace__power__total": 0.081837,
  "detailedplace__route__wirelength__estimated": 34279.4,
  "detailedplace__runtime__total": "0:11.66",
  "detailedplace__timing__drv__hold_violation_count": 0,
  "detailedplace__timing__drv__max_cap": 0,
  "detailedplace__timing__drv__max_cap_limit": 0.270778,
  "detailedplace__timing__drv__max_fanout": 0,
  "detailedplace__timing__drv__max_fanout_limit": 0,
  "detailedplace__timing__drv__max_slew": 0,
  "detailedplace__timing__drv__max_slew_limit": 0.0471639,
  "detailedplace__timing__drv__setup_violation_count": 1271,
  "detailedplace__timing__setup__tns": -254037,
  "detailedplace__timing__setup__ws": -860.479,
  "detailedroute__cpu__total": 2555.7,
  "detailedroute__mem__peak": 3733572.0,
  "detailedroute__route__drc_errors": 0,
  "detailedroute__route__drc_errors__iter:1": 5373,
  "detailedroute__route__drc_errors__iter:2": 332,
  "detailedroute__route__drc_errors__iter:3": 237,
  "detailedroute__route__drc_errors__iter:4": 5,
  "detailedroute__route__drc_errors__iter:5": 0,
  "detailedroute__route__net": 13264,
  "detailedroute__route__net__special": 2,
  "detailedroute__route__vias": 106566,
  "detailedroute__route__vias__multicut": 0,
  "detailedroute__route__vias__singlecut": 106566,
  "detailedroute__route__wirelength": 57411,
  "detailedroute__route__wirelength__iter:1": 57817,
  "detailedroute__route__wirelength__iter:2": 57473,
  "detailedroute__route__wirelength__iter:3": 57413,
  "detailedroute__route__wirelength__iter:4": 57411,
  "detailedroute__route__wirelength__iter:5": 57411,
  "detailedroute__runtime__total": "4:05.92",
  "fillcell__cpu__total": 2.22,
  "fillcell__mem__peak": 197040.0,
  "fillcell__runtime__total": "0:02.35",
  "finish__clock__skew__hold": 19.3617,
  "finish__clock__skew__setup": 19.7193,
  "finish__cpu__total": 37.02,
  "finish__design__core__area": 2814.81,
  "finish__design__die__area": 3278.71,
  "finish__design__instance__area": 1572.48,
  "finish__design__instance__area__macros": 0,
  "finish__design__instance__area__stdcell": 1572.48,
  "finish__design__instance__count": 12437,
  "finish__design__instance__count__macros": 0,
  "finish__design__instance__count__stdcell": 12437,
  "finish__design__instance__utilization": 0.558645,
  "finish__design__instance__utilization__stdcell": 0.558645,
  "finish__design__io": 200,
  "finish__design_powergrid__drop__average__net:VDD__corner:default": 0.456793,
  "finish__design_powergrid__drop__average__net:VSS__corner:default": 0.456163,
  "finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.562769,
  "finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.556066,
  "finish__design_powergrid__voltage__worst__net:VDD__corner:default": 0.207231,
  "finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.556066,
  "finish__mem__peak": 1211340.0,
  "finish__power__internal__total": 0.0496747,
  "finish__power__leakage__total": 9.92369e-07,
  "finish__power__switching__total": 0.0407966,
  "finish__power__total": 0.0904723,
  "finish__runtime__total": "0:37.31",
  "finish__timing__drv__hold_violation_count": 1,
  "finish__timing__drv__max_cap": 0,
  "finish__timing__drv__max_cap_limit": 0.135649,
  "finish__timing__drv__max_fanout": 0,
  "finish__timing__drv__max_fanout_limit": 0,
  "finish__timing__drv__max_slew": 62,
  "finish__timing__drv__max_slew_limit": -0.126142,
  "finish__timing__drv__setup_violation_count": 1334,
  "finish__timing__setup__tns": -263723,
  "finish__timing__setup__ws": -644.04,
  "finish__timing__wns_percent_delay": -75.925593,
  "finish_merge__cpu__total": 3.68,
  "finish_merge__mem__peak": 349668.0,
  "finish_merge__runtime__total": "0:04.09",
  "floorplan__cpu__total": 5.42,
  "floorplan__design__core__area": 2814.81,
  "floorplan__design__die__area": 3278.71,
  "floorplan__design__instance__area": 1399.26,
  "floorplan__design__instance__area__macros": 0,
  "floorplan__design__instance__area__stdcell": 1399.26,
  "floorplan__design__instance__count": 10905,
  "floorplan__design__instance__count__macros": 0,
  "floorplan__design__instance__count__stdcell": 10905,
  "floorplan__design__instance__utilization": 0.497105,
  "floorplan__design__instance__utilization__stdcell": 0.497105,
  "floorplan__design__io": 200,
  "floorplan__mem__peak": 208840.0,
  "floorplan__power__internal__total": 0.0462562,
  "floorplan__power__leakage__total": 8.34135e-07,
  "floorplan__power__switching__total": 0.0254328,
  "floorplan__power__total": 0.0716898,
  "floorplan__runtime__total": "0:05.68",
  "floorplan__timing__setup__tns": -641037,
  "floorplan__timing__setup__ws": -2269.06,
  "floorplan_io__cpu__total": 2.04,
  "floorplan_io__mem__peak": 177380.0,
  "floorplan_io__runtime__total": "0:02.14",
  "floorplan_macro__cpu__total": 2.05,
  "floorplan_macro__mem__peak": 177324.0,
  "floorplan_macro__runtime__total": "0:02.15",
  "floorplan_pdn__cpu__total": 2.3,
  "floorplan_pdn__mem__peak": 180380.0,
  "floorplan_pdn__runtime__total": "0:02.40",
  "floorplan_tap__cpu__total": 2.05,
  "floorplan_tap__mem__peak": 172492.0,
  "floorplan_tap__runtime__total": "0:02.15",
  "floorplan_tdms__cpu__total": 2.05,
  "floorplan_tdms__mem__peak": 176636.0,
  "floorplan_tdms__runtime__total": "0:02.15",
  "globalplace__cpu__total": 56.26,
  "globalplace__design__core__area": 2814.81,
  "globalplace__design__die__area": 3278.71,
  "globalplace__design__instance__area": 1416.46,
  "globalplace__design__instance__area__macros": 0,
  "globalplace__design__instance__area__stdcell": 1416.46,
  "globalplace__design__instance__count": 11495,
  "globalplace__design__instance__count__macros": 0,
  "globalplace__design__instance__count__stdcell": 11495,
  "globalplace__design__instance__utilization": 0.503217,
  "globalplace__design__instance__utilization__stdcell": 0.503217,
  "globalplace__design__io": 200,
  "globalplace__mem__peak": 285628.0,
  "globalplace__power__internal__total": 0.0471252,
  "globalplace__power__leakage__total": 8.34135e-07,
  "globalplace__power__switching__total": 0.0318995,
  "globalplace__power__total": 0.0790255,
  "globalplace__runtime__total": "0:52.47",
  "globalplace__timing__setup__tns": -957066,
  "globalplace__timing__setup__ws": -2962.26,
  "globalplace_io__cpu__total": 2.1,
  "globalplace_io__mem__peak": 178948.0,
  "globalplace_io__runtime__total": "0:02.21",
  "globalplace_skip_io__cpu__total": 5.65,
  "globalplace_skip_io__mem__peak": 191844.0,
  "globalplace_skip_io__runtime__total": "0:05.76",
  "globalroute__antenna__violating__nets": 0,
  "globalroute__antenna__violating__pins": 0,
  "globalroute__clock__skew__hold": 15.5406,
  "globalroute__clock__skew__setup": 15.5406,
  "globalroute__cpu__total": 33.49,
  "globalroute__design__core__area": 2814.81,
  "globalroute__design__die__area": 3278.71,
  "globalroute__design__instance__area": 1572.48,
  "globalroute__design__instance__area__macros": 0,
  "globalroute__design__instance__area__stdcell": 1572.48,
  "globalroute__design__instance__count": 12437,
  "globalroute__design__instance__count__hold_buffer": 0,
  "globalroute__design__instance__count__macros": 0,
  "globalroute__design__instance__count__setup_buffer": 1,
  "globalroute__design__instance__count__stdcell": 12437,
  "globalroute__design__instance__displacement__max": 3.186,
  "globalroute__design__instance__displacement__mean": 0.009,
  "globalroute__design__instance__displacement__total": 121.392,
  "globalroute__design__instance__utilization": 0.558645,
  "globalroute__design__instance__utilization__stdcell": 0.558645,
  "globalroute__design__io": 200,
  "globalroute__design__violations": 0,
  "globalroute__mem__peak": 397636.0,
  "globalroute__power__internal__total": 0.0496073,
  "globalroute__power__leakage__total": 9.92565e-07,
  "globalroute__power__switching__total": 0.0415983,
  "globalroute__power__total": 0.0912066,
  "globalroute__route__wirelength__estimated": 40264.3,
  "globalroute__runtime__total": "0:33.96",
  "globalroute__timing__clock__slack": -686.516,
  "globalroute__timing__drv__hold_violation_count": 0,
  "globalroute__timing__drv__max_cap": 0,
  "globalroute__timing__drv__max_cap_limit": 0.248957,
  "globalroute__timing__drv__max_fanout": 0,
  "globalroute__timing__drv__max_fanout_limit": 0,
  "globalroute__timing__drv__max_slew": 0,
  "globalroute__timing__drv__max_slew_limit": 0.0510074,
  "globalroute__timing__drv__setup_violation_count": 1336,
  "globalroute__timing__setup__tns": -272077,
  "globalroute__timing__setup__ws": -686.516,
  "placeopt__cpu__total": 14.22,
  "placeopt__design__core__area": 2814.81,
  "placeopt__design__core__area__pre_opt": 2814.81,
  "placeopt__design__die__area": 3278.71,
  "placeopt__design__die__area__pre_opt": 3278.71,
  "placeopt__design__instance__area": 1526.41,
  "placeopt__design__instance__area__macros": 0,
  "placeopt__design__instance__area__macros__pre_opt": 0,
  "placeopt__design__instance__area__pre_opt": 1416.46,
  "placeopt__design__instance__area__stdcell": 1526.41,
  "placeopt__design__instance__area__stdcell__pre_opt": 1416.46,
  "placeopt__design__instance__count": 11754,
  "placeopt__design__instance__count__macros": 0,
  "placeopt__design__instance__count__macros__pre_opt": 0,
  "placeopt__design__instance__count__pre_opt": 11495,
  "placeopt__design__instance__count__stdcell": 11754,
  "placeopt__design__instance__count__stdcell__pre_opt": 11495,
  "placeopt__design__instance__utilization": 0.542277,
  "placeopt__design__instance__utilization__pre_opt": 0.503217,
  "placeopt__design__instance__utilization__stdcell": 0.542277,
  "placeopt__design__instance__utilization__stdcell__pre_opt": 0.503217,
  "placeopt__design__io": 200,
  "placeopt__design__io__pre_opt": 200,
  "placeopt__mem__peak": 219320.0,
  "placeopt__power__internal__total": 0.049076,
  "placeopt__power__internal__total__pre_opt": 0.0471252,
  "placeopt__power__leakage__total": 9.8691e-07,
  "placeopt__power__leakage__total__pre_opt": 8.34135e-07,
  "placeopt__power__switching__total": 0.0319828,
  "placeopt__power__switching__total__pre_opt": 0.0318995,
  "placeopt__power__total": 0.0810598,
  "placeopt__power__total__pre_opt": 0.0790255,
  "placeopt__runtime__total": "0:14.36",
  "placeopt__timing__drv__floating__nets": 0,
  "placeopt__timing__drv__floating__pins": 0,
  "placeopt__timing__drv__hold_violation_count": 0,
  "placeopt__timing__drv__max_cap": 0,
  "placeopt__timing__drv__max_cap_limit": 0.277613,
  "placeopt__timing__drv__max_fanout": 0,
  "placeopt__timing__drv__max_fanout_limit": 0,
  "placeopt__timing__drv__max_slew": 0,
  "placeopt__timing__drv__max_slew_limit": 0.0399649,
  "placeopt__timing__drv__setup_violation_count": 1270,
  "placeopt__timing__setup__tns": -253420,
  "placeopt__timing__setup__tns__pre_opt": -957066,
  "placeopt__timing__setup__ws": -856.403,
  "placeopt__timing__setup__ws__pre_opt": -2962.26,
  "run__flow__design": "mock-alu",
  "run__flow__generate_date": "2023-12-18 21:57",
  "run__flow__metrics_version": "Metrics_2.1.2",
  "run__flow__openroad_commit": "N/A",
  "run__flow__openroad_version": "v2.0-11538-gbc3306b50",
  "run__flow__platform": "asap7",
  "run__flow__platform__capacitance_units": "1fF",
  "run__flow__platform__current_units": "1mA",
  "run__flow__platform__distance_units": "1um",
  "run__flow__platform__power_units": "1pW",
  "run__flow__platform__resistance_units": "1kohm",
  "run__flow__platform__time_units": "1ps",
  "run__flow__platform__voltage_units": "1v",
  "run__flow__platform_commit": "664ad26731368db07b38609491630e59a6ef1fa0",
  "run__flow__scripts_commit": "664ad26731368db07b38609491630e59a6ef1fa0",
  "run__flow__uuid": "804876c4-c833-4d99-9bb5-5e745d4722d1",
  "run__flow__variant": "base",
  "synth__cpu__total": 45.07,
  "synth__design__instance__area__stdcell": 1418.3424,
  "synth__design__instance__count__stdcell": 11156.0,
  "synth__mem__peak": 296664.0,
  "synth__runtime__total": "0:45.54",
  "total_time": "0:09:13.270000"
}