#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x13fe8b0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x13fea40 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x13f12d0 .functor NOT 1, L_0x144d7a0, C4<0>, C4<0>, C4<0>;
L_0x144d580 .functor XOR 2, L_0x144d420, L_0x144d4e0, C4<00>, C4<00>;
L_0x144d690 .functor XOR 2, L_0x144d580, L_0x144d5f0, C4<00>, C4<00>;
v0x1448c10_0 .net *"_ivl_10", 1 0, L_0x144d5f0;  1 drivers
v0x1448d10_0 .net *"_ivl_12", 1 0, L_0x144d690;  1 drivers
v0x1448df0_0 .net *"_ivl_2", 1 0, L_0x144c020;  1 drivers
v0x1448eb0_0 .net *"_ivl_4", 1 0, L_0x144d420;  1 drivers
v0x1448f90_0 .net *"_ivl_6", 1 0, L_0x144d4e0;  1 drivers
v0x14490c0_0 .net *"_ivl_8", 1 0, L_0x144d580;  1 drivers
v0x14491a0_0 .net "a", 0 0, v0x1445aa0_0;  1 drivers
v0x1449240_0 .net "b", 0 0, v0x1445b40_0;  1 drivers
v0x14492e0_0 .net "c", 0 0, v0x1445be0_0;  1 drivers
v0x1449380_0 .var "clk", 0 0;
v0x1449420_0 .net "d", 0 0, v0x1445d20_0;  1 drivers
v0x14494c0_0 .net "out_pos_dut", 0 0, L_0x144d180;  1 drivers
v0x1449560_0 .net "out_pos_ref", 0 0, L_0x144aa90;  1 drivers
v0x1449600_0 .net "out_sop_dut", 0 0, L_0x144bec0;  1 drivers
v0x14496a0_0 .net "out_sop_ref", 0 0, L_0x1420250;  1 drivers
v0x1449740_0 .var/2u "stats1", 223 0;
v0x14497e0_0 .var/2u "strobe", 0 0;
v0x1449880_0 .net "tb_match", 0 0, L_0x144d7a0;  1 drivers
v0x1449950_0 .net "tb_mismatch", 0 0, L_0x13f12d0;  1 drivers
v0x14499f0_0 .net "wavedrom_enable", 0 0, v0x1445ff0_0;  1 drivers
v0x1449ac0_0 .net "wavedrom_title", 511 0, v0x1446090_0;  1 drivers
L_0x144c020 .concat [ 1 1 0 0], L_0x144aa90, L_0x1420250;
L_0x144d420 .concat [ 1 1 0 0], L_0x144aa90, L_0x1420250;
L_0x144d4e0 .concat [ 1 1 0 0], L_0x144d180, L_0x144bec0;
L_0x144d5f0 .concat [ 1 1 0 0], L_0x144aa90, L_0x1420250;
L_0x144d7a0 .cmp/eeq 2, L_0x144c020, L_0x144d690;
S_0x13febd0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x13fea40;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x13f16b0 .functor AND 1, v0x1445be0_0, v0x1445d20_0, C4<1>, C4<1>;
L_0x13f1a90 .functor NOT 1, v0x1445aa0_0, C4<0>, C4<0>, C4<0>;
L_0x13f1e70 .functor NOT 1, v0x1445b40_0, C4<0>, C4<0>, C4<0>;
L_0x13f20f0 .functor AND 1, L_0x13f1a90, L_0x13f1e70, C4<1>, C4<1>;
L_0x1409440 .functor AND 1, L_0x13f20f0, v0x1445be0_0, C4<1>, C4<1>;
L_0x1420250 .functor OR 1, L_0x13f16b0, L_0x1409440, C4<0>, C4<0>;
L_0x1449f10 .functor NOT 1, v0x1445b40_0, C4<0>, C4<0>, C4<0>;
L_0x1449f80 .functor OR 1, L_0x1449f10, v0x1445d20_0, C4<0>, C4<0>;
L_0x144a090 .functor AND 1, v0x1445be0_0, L_0x1449f80, C4<1>, C4<1>;
L_0x144a150 .functor NOT 1, v0x1445aa0_0, C4<0>, C4<0>, C4<0>;
L_0x144a220 .functor OR 1, L_0x144a150, v0x1445b40_0, C4<0>, C4<0>;
L_0x144a290 .functor AND 1, L_0x144a090, L_0x144a220, C4<1>, C4<1>;
L_0x144a410 .functor NOT 1, v0x1445b40_0, C4<0>, C4<0>, C4<0>;
L_0x144a480 .functor OR 1, L_0x144a410, v0x1445d20_0, C4<0>, C4<0>;
L_0x144a3a0 .functor AND 1, v0x1445be0_0, L_0x144a480, C4<1>, C4<1>;
L_0x144a610 .functor NOT 1, v0x1445aa0_0, C4<0>, C4<0>, C4<0>;
L_0x144a710 .functor OR 1, L_0x144a610, v0x1445d20_0, C4<0>, C4<0>;
L_0x144a7d0 .functor AND 1, L_0x144a3a0, L_0x144a710, C4<1>, C4<1>;
L_0x144a980 .functor XNOR 1, L_0x144a290, L_0x144a7d0, C4<0>, C4<0>;
v0x13f0c00_0 .net *"_ivl_0", 0 0, L_0x13f16b0;  1 drivers
v0x13f1000_0 .net *"_ivl_12", 0 0, L_0x1449f10;  1 drivers
v0x13f13e0_0 .net *"_ivl_14", 0 0, L_0x1449f80;  1 drivers
v0x13f17c0_0 .net *"_ivl_16", 0 0, L_0x144a090;  1 drivers
v0x13f1ba0_0 .net *"_ivl_18", 0 0, L_0x144a150;  1 drivers
v0x13f1f80_0 .net *"_ivl_2", 0 0, L_0x13f1a90;  1 drivers
v0x13f2200_0 .net *"_ivl_20", 0 0, L_0x144a220;  1 drivers
v0x1444010_0 .net *"_ivl_24", 0 0, L_0x144a410;  1 drivers
v0x14440f0_0 .net *"_ivl_26", 0 0, L_0x144a480;  1 drivers
v0x14441d0_0 .net *"_ivl_28", 0 0, L_0x144a3a0;  1 drivers
v0x14442b0_0 .net *"_ivl_30", 0 0, L_0x144a610;  1 drivers
v0x1444390_0 .net *"_ivl_32", 0 0, L_0x144a710;  1 drivers
v0x1444470_0 .net *"_ivl_36", 0 0, L_0x144a980;  1 drivers
L_0x7f8b95585018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1444530_0 .net *"_ivl_38", 0 0, L_0x7f8b95585018;  1 drivers
v0x1444610_0 .net *"_ivl_4", 0 0, L_0x13f1e70;  1 drivers
v0x14446f0_0 .net *"_ivl_6", 0 0, L_0x13f20f0;  1 drivers
v0x14447d0_0 .net *"_ivl_8", 0 0, L_0x1409440;  1 drivers
v0x14448b0_0 .net "a", 0 0, v0x1445aa0_0;  alias, 1 drivers
v0x1444970_0 .net "b", 0 0, v0x1445b40_0;  alias, 1 drivers
v0x1444a30_0 .net "c", 0 0, v0x1445be0_0;  alias, 1 drivers
v0x1444af0_0 .net "d", 0 0, v0x1445d20_0;  alias, 1 drivers
v0x1444bb0_0 .net "out_pos", 0 0, L_0x144aa90;  alias, 1 drivers
v0x1444c70_0 .net "out_sop", 0 0, L_0x1420250;  alias, 1 drivers
v0x1444d30_0 .net "pos0", 0 0, L_0x144a290;  1 drivers
v0x1444df0_0 .net "pos1", 0 0, L_0x144a7d0;  1 drivers
L_0x144aa90 .functor MUXZ 1, L_0x7f8b95585018, L_0x144a290, L_0x144a980, C4<>;
S_0x1444f70 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x13fea40;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x1445aa0_0 .var "a", 0 0;
v0x1445b40_0 .var "b", 0 0;
v0x1445be0_0 .var "c", 0 0;
v0x1445c80_0 .net "clk", 0 0, v0x1449380_0;  1 drivers
v0x1445d20_0 .var "d", 0 0;
v0x1445e10_0 .var/2u "fail", 0 0;
v0x1445eb0_0 .var/2u "fail1", 0 0;
v0x1445f50_0 .net "tb_match", 0 0, L_0x144d7a0;  alias, 1 drivers
v0x1445ff0_0 .var "wavedrom_enable", 0 0;
v0x1446090_0 .var "wavedrom_title", 511 0;
E_0x13fd220/0 .event negedge, v0x1445c80_0;
E_0x13fd220/1 .event posedge, v0x1445c80_0;
E_0x13fd220 .event/or E_0x13fd220/0, E_0x13fd220/1;
S_0x14452a0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x1444f70;
 .timescale -12 -12;
v0x14454e0_0 .var/2s "i", 31 0;
E_0x13fd0c0 .event posedge, v0x1445c80_0;
S_0x14455e0 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x1444f70;
 .timescale -12 -12;
v0x14457e0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x14458c0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x1444f70;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1446270 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x13fea40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x144ac40 .functor NOT 1, v0x1445b40_0, C4<0>, C4<0>, C4<0>;
L_0x144ade0 .functor AND 1, v0x1445aa0_0, L_0x144ac40, C4<1>, C4<1>;
L_0x144aec0 .functor NOT 1, v0x1445be0_0, C4<0>, C4<0>, C4<0>;
L_0x144b040 .functor AND 1, L_0x144ade0, L_0x144aec0, C4<1>, C4<1>;
L_0x144b180 .functor NOT 1, v0x1445d20_0, C4<0>, C4<0>, C4<0>;
L_0x144b300 .functor AND 1, L_0x144b040, L_0x144b180, C4<1>, C4<1>;
L_0x144b450 .functor AND 1, v0x1445aa0_0, v0x1445b40_0, C4<1>, C4<1>;
L_0x144b5d0 .functor NOT 1, v0x1445be0_0, C4<0>, C4<0>, C4<0>;
L_0x144b690 .functor AND 1, L_0x144b450, L_0x144b5d0, C4<1>, C4<1>;
L_0x144b7a0 .functor NOT 1, v0x1445d20_0, C4<0>, C4<0>, C4<0>;
L_0x144b870 .functor AND 1, L_0x144b690, L_0x144b7a0, C4<1>, C4<1>;
L_0x144b930 .functor OR 1, L_0x144b300, L_0x144b870, C4<0>, C4<0>;
L_0x144bab0 .functor NOT 1, v0x1445b40_0, C4<0>, C4<0>, C4<0>;
L_0x144bb20 .functor AND 1, v0x1445aa0_0, L_0x144bab0, C4<1>, C4<1>;
L_0x144ba40 .functor NOT 1, v0x1445be0_0, C4<0>, C4<0>, C4<0>;
L_0x144bc60 .functor AND 1, L_0x144bb20, L_0x144ba40, C4<1>, C4<1>;
L_0x144be00 .functor AND 1, L_0x144bc60, v0x1445d20_0, C4<1>, C4<1>;
L_0x144bec0 .functor OR 1, L_0x144b930, L_0x144be00, C4<0>, C4<0>;
L_0x144c0c0 .functor OR 1, v0x1445aa0_0, v0x1445b40_0, C4<0>, C4<0>;
L_0x144c130 .functor OR 1, L_0x144c0c0, v0x1445be0_0, C4<0>, C4<0>;
L_0x144c2a0 .functor NOT 1, v0x1445d20_0, C4<0>, C4<0>, C4<0>;
L_0x144c310 .functor OR 1, L_0x144c130, L_0x144c2a0, C4<0>, C4<0>;
L_0x144c4e0 .functor OR 1, v0x1445aa0_0, v0x1445b40_0, C4<0>, C4<0>;
L_0x144c550 .functor NOT 1, v0x1445be0_0, C4<0>, C4<0>, C4<0>;
L_0x144c690 .functor OR 1, L_0x144c4e0, L_0x144c550, C4<0>, C4<0>;
L_0x144c7a0 .functor NOT 1, v0x1445d20_0, C4<0>, C4<0>, C4<0>;
L_0x144c8f0 .functor OR 1, L_0x144c690, L_0x144c7a0, C4<0>, C4<0>;
L_0x144ca00 .functor AND 1, L_0x144c310, L_0x144c8f0, C4<1>, C4<1>;
L_0x144cc00 .functor NOT 1, v0x1445b40_0, C4<0>, C4<0>, C4<0>;
L_0x144cc70 .functor OR 1, v0x1445aa0_0, L_0x144cc00, C4<0>, C4<0>;
L_0x144ce30 .functor OR 1, L_0x144cc70, v0x1445be0_0, C4<0>, C4<0>;
L_0x144cef0 .functor NOT 1, v0x1445d20_0, C4<0>, C4<0>, C4<0>;
L_0x144d070 .functor OR 1, L_0x144ce30, L_0x144cef0, C4<0>, C4<0>;
L_0x144d180 .functor AND 1, L_0x144ca00, L_0x144d070, C4<1>, C4<1>;
v0x1446430_0 .net *"_ivl_0", 0 0, L_0x144ac40;  1 drivers
v0x1446510_0 .net *"_ivl_10", 0 0, L_0x144b300;  1 drivers
v0x14465f0_0 .net *"_ivl_12", 0 0, L_0x144b450;  1 drivers
v0x14466e0_0 .net *"_ivl_14", 0 0, L_0x144b5d0;  1 drivers
v0x14467c0_0 .net *"_ivl_16", 0 0, L_0x144b690;  1 drivers
v0x14468f0_0 .net *"_ivl_18", 0 0, L_0x144b7a0;  1 drivers
v0x14469d0_0 .net *"_ivl_2", 0 0, L_0x144ade0;  1 drivers
v0x1446ab0_0 .net *"_ivl_20", 0 0, L_0x144b870;  1 drivers
v0x1446b90_0 .net *"_ivl_22", 0 0, L_0x144b930;  1 drivers
v0x1446d00_0 .net *"_ivl_24", 0 0, L_0x144bab0;  1 drivers
v0x1446de0_0 .net *"_ivl_26", 0 0, L_0x144bb20;  1 drivers
v0x1446ec0_0 .net *"_ivl_28", 0 0, L_0x144ba40;  1 drivers
v0x1446fa0_0 .net *"_ivl_30", 0 0, L_0x144bc60;  1 drivers
v0x1447080_0 .net *"_ivl_32", 0 0, L_0x144be00;  1 drivers
v0x1447160_0 .net *"_ivl_36", 0 0, L_0x144c0c0;  1 drivers
v0x1447240_0 .net *"_ivl_38", 0 0, L_0x144c130;  1 drivers
v0x1447320_0 .net *"_ivl_4", 0 0, L_0x144aec0;  1 drivers
v0x1447510_0 .net *"_ivl_40", 0 0, L_0x144c2a0;  1 drivers
v0x14475f0_0 .net *"_ivl_42", 0 0, L_0x144c310;  1 drivers
v0x14476d0_0 .net *"_ivl_44", 0 0, L_0x144c4e0;  1 drivers
v0x14477b0_0 .net *"_ivl_46", 0 0, L_0x144c550;  1 drivers
v0x1447890_0 .net *"_ivl_48", 0 0, L_0x144c690;  1 drivers
v0x1447970_0 .net *"_ivl_50", 0 0, L_0x144c7a0;  1 drivers
v0x1447a50_0 .net *"_ivl_52", 0 0, L_0x144c8f0;  1 drivers
v0x1447b30_0 .net *"_ivl_54", 0 0, L_0x144ca00;  1 drivers
v0x1447c10_0 .net *"_ivl_56", 0 0, L_0x144cc00;  1 drivers
v0x1447cf0_0 .net *"_ivl_58", 0 0, L_0x144cc70;  1 drivers
v0x1447dd0_0 .net *"_ivl_6", 0 0, L_0x144b040;  1 drivers
v0x1447eb0_0 .net *"_ivl_60", 0 0, L_0x144ce30;  1 drivers
v0x1447f90_0 .net *"_ivl_62", 0 0, L_0x144cef0;  1 drivers
v0x1448070_0 .net *"_ivl_64", 0 0, L_0x144d070;  1 drivers
v0x1448150_0 .net *"_ivl_8", 0 0, L_0x144b180;  1 drivers
v0x1448230_0 .net "a", 0 0, v0x1445aa0_0;  alias, 1 drivers
v0x14484e0_0 .net "b", 0 0, v0x1445b40_0;  alias, 1 drivers
v0x14485d0_0 .net "c", 0 0, v0x1445be0_0;  alias, 1 drivers
v0x14486c0_0 .net "d", 0 0, v0x1445d20_0;  alias, 1 drivers
v0x14487b0_0 .net "out_pos", 0 0, L_0x144d180;  alias, 1 drivers
v0x1448870_0 .net "out_sop", 0 0, L_0x144bec0;  alias, 1 drivers
S_0x14489f0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x13fea40;
 .timescale -12 -12;
E_0x13e69f0 .event anyedge, v0x14497e0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x14497e0_0;
    %nor/r;
    %assign/vec4 v0x14497e0_0, 0;
    %wait E_0x13e69f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1444f70;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1445e10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1445eb0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x1444f70;
T_4 ;
    %wait E_0x13fd220;
    %load/vec4 v0x1445f50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1445e10_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1444f70;
T_5 ;
    %wait E_0x13fd0c0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1445d20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1445be0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1445b40_0, 0;
    %assign/vec4 v0x1445aa0_0, 0;
    %wait E_0x13fd0c0;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1445d20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1445be0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1445b40_0, 0;
    %assign/vec4 v0x1445aa0_0, 0;
    %wait E_0x13fd0c0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1445d20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1445be0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1445b40_0, 0;
    %assign/vec4 v0x1445aa0_0, 0;
    %wait E_0x13fd0c0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1445d20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1445be0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1445b40_0, 0;
    %assign/vec4 v0x1445aa0_0, 0;
    %wait E_0x13fd0c0;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1445d20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1445be0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1445b40_0, 0;
    %assign/vec4 v0x1445aa0_0, 0;
    %wait E_0x13fd0c0;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1445d20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1445be0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1445b40_0, 0;
    %assign/vec4 v0x1445aa0_0, 0;
    %wait E_0x13fd0c0;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1445d20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1445be0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1445b40_0, 0;
    %assign/vec4 v0x1445aa0_0, 0;
    %wait E_0x13fd0c0;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1445d20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1445be0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1445b40_0, 0;
    %assign/vec4 v0x1445aa0_0, 0;
    %wait E_0x13fd0c0;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1445d20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1445be0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1445b40_0, 0;
    %assign/vec4 v0x1445aa0_0, 0;
    %wait E_0x13fd0c0;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1445d20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1445be0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1445b40_0, 0;
    %assign/vec4 v0x1445aa0_0, 0;
    %wait E_0x13fd0c0;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1445d20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1445be0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1445b40_0, 0;
    %assign/vec4 v0x1445aa0_0, 0;
    %wait E_0x13fd0c0;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1445d20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1445be0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1445b40_0, 0;
    %assign/vec4 v0x1445aa0_0, 0;
    %wait E_0x13fd0c0;
    %load/vec4 v0x1445e10_0;
    %store/vec4 v0x1445eb0_0, 0, 1;
    %fork t_1, S_0x14452a0;
    %jmp t_0;
    .scope S_0x14452a0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x14454e0_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x14454e0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x13fd0c0;
    %load/vec4 v0x14454e0_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1445d20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1445be0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1445b40_0, 0;
    %assign/vec4 v0x1445aa0_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x14454e0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x14454e0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x1444f70;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x13fd220;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1445d20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1445be0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1445b40_0, 0;
    %assign/vec4 v0x1445aa0_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x1445e10_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x1445eb0_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x13fea40;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1449380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14497e0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x13fea40;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x1449380_0;
    %inv;
    %store/vec4 v0x1449380_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x13fea40;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1445c80_0, v0x1449950_0, v0x14491a0_0, v0x1449240_0, v0x14492e0_0, v0x1449420_0, v0x14496a0_0, v0x1449600_0, v0x1449560_0, v0x14494c0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x13fea40;
T_9 ;
    %load/vec4 v0x1449740_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x1449740_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1449740_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x1449740_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x1449740_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1449740_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x1449740_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1449740_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1449740_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1449740_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x13fea40;
T_10 ;
    %wait E_0x13fd220;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1449740_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1449740_0, 4, 32;
    %load/vec4 v0x1449880_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x1449740_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1449740_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1449740_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1449740_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x14496a0_0;
    %load/vec4 v0x14496a0_0;
    %load/vec4 v0x1449600_0;
    %xor;
    %load/vec4 v0x14496a0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x1449740_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1449740_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x1449740_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1449740_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x1449560_0;
    %load/vec4 v0x1449560_0;
    %load/vec4 v0x14494c0_0;
    %xor;
    %load/vec4 v0x1449560_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x1449740_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1449740_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x1449740_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1449740_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can30_depth0/human/ece241_2013_q2/iter0/response6/top_module.sv";
