0.7
2020.2
Nov  8 2024
22:36:57
C:/Users/kyle3/Documents/VivadoProjects/RISC-V/RV32I_Core/RV32I_Core.sim/id_stage_sim/behav/xsim/glbl.v,1724786425,verilog,,,,glbl,,,,,,,,
C:/Users/kyle3/Documents/VivadoProjects/RISC-V/vivadoSrc/rtl/immd_gen.v,1752556719,verilog,,C:/Users/kyle3/Documents/VivadoProjects/RISC-V/vivadoSrc/tb/immd_gen_tb.v,C:/Users/kyle3/Documents/VivadoProjects/RISC-V/vivadoSrc/utils/defines.vh,immd_gen,,,../../../../../vivadoSrc/utils;../../../../RV32I_Core.srcs/sources_1/imports/utils,,,,,
C:/Users/kyle3/Documents/VivadoProjects/RISC-V/vivadoSrc/tb/immd_gen_tb.v,1752596395,verilog,,,C:/Users/kyle3/Documents/VivadoProjects/RISC-V/vivadoSrc/utils/defines.vh,immd_gen_tb,,,../../../../../vivadoSrc/utils;../../../../RV32I_Core.srcs/sources_1/imports/utils,,,,,
C:/Users/kyle3/Documents/VivadoProjects/RISC-V/vivadoSrc/utils/defines.vh,1752552466,verilog,,,,,,,,,,,,
