

================================================================
== Vitis HLS Report for 'receiver_Pipeline_VITIS_LOOP_191_13'
================================================================
* Date:           Mon May 13 18:48:07 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        receiver
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  4.666 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       21|       21|  0.168 us|  0.168 us|   21|   21|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_191_13  |       19|       19|         3|          1|          1|    17|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.41>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (1.58ns)   --->   "%store_ln0 = store i9 0, i9 %i"   --->   Operation 7 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body468.0.split"   --->   Operation 8 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i_11 = load i9 %i" [receiver.cpp:191]   --->   Operation 9 'load' 'i_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i5 @_ssdm_op_PartSelect.i5.i9.i32.i32, i9 %i_11, i32 4, i32 8" [receiver.cpp:191]   --->   Operation 10 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%zext_ln191 = zext i5 %lshr_ln" [receiver.cpp:191]   --->   Operation 11 'zext' 'zext_ln191' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%arr_2_I_addr = getelementptr i25 %arr_2_I, i64 0, i64 %zext_ln191" [receiver.cpp:193]   --->   Operation 12 'getelementptr' 'arr_2_I_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [2/2] (2.32ns)   --->   "%arr_2_I_load = load i5 %arr_2_I_addr" [receiver.cpp:193]   --->   Operation 13 'load' 'arr_2_I_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 18> <RAM>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%arr_2_I_1_addr = getelementptr i25 %arr_2_I_1, i64 0, i64 %zext_ln191" [receiver.cpp:193]   --->   Operation 14 'getelementptr' 'arr_2_I_1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [2/2] (2.32ns)   --->   "%arr_2_I_1_load = load i5 %arr_2_I_1_addr" [receiver.cpp:193]   --->   Operation 15 'load' 'arr_2_I_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 18> <RAM>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%arr_2_Q_addr = getelementptr i25 %arr_2_Q, i64 0, i64 %zext_ln191" [receiver.cpp:194]   --->   Operation 16 'getelementptr' 'arr_2_Q_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%arr_2_Q_1_addr = getelementptr i25 %arr_2_Q_1, i64 0, i64 %zext_ln191" [receiver.cpp:194]   --->   Operation 17 'getelementptr' 'arr_2_Q_1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%arr_2_I_2_addr = getelementptr i25 %arr_2_I_2, i64 0, i64 %zext_ln191" [receiver.cpp:193]   --->   Operation 18 'getelementptr' 'arr_2_I_2_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%arr_2_I_3_addr = getelementptr i25 %arr_2_I_3, i64 0, i64 %zext_ln191" [receiver.cpp:193]   --->   Operation 19 'getelementptr' 'arr_2_I_3_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%arr_2_Q_2_addr = getelementptr i25 %arr_2_Q_2, i64 0, i64 %zext_ln191" [receiver.cpp:194]   --->   Operation 20 'getelementptr' 'arr_2_Q_2_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%arr_2_Q_3_addr = getelementptr i25 %arr_2_Q_3, i64 0, i64 %zext_ln191" [receiver.cpp:194]   --->   Operation 21 'getelementptr' 'arr_2_Q_3_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%arr_2_I_4_addr = getelementptr i25 %arr_2_I_4, i64 0, i64 %zext_ln191" [receiver.cpp:193]   --->   Operation 22 'getelementptr' 'arr_2_I_4_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%arr_2_I_5_addr = getelementptr i25 %arr_2_I_5, i64 0, i64 %zext_ln191" [receiver.cpp:193]   --->   Operation 23 'getelementptr' 'arr_2_I_5_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%arr_2_Q_4_addr = getelementptr i25 %arr_2_Q_4, i64 0, i64 %zext_ln191" [receiver.cpp:194]   --->   Operation 24 'getelementptr' 'arr_2_Q_4_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%arr_2_Q_5_addr = getelementptr i25 %arr_2_Q_5, i64 0, i64 %zext_ln191" [receiver.cpp:194]   --->   Operation 25 'getelementptr' 'arr_2_Q_5_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%arr_2_I_6_addr = getelementptr i25 %arr_2_I_6, i64 0, i64 %zext_ln191" [receiver.cpp:193]   --->   Operation 26 'getelementptr' 'arr_2_I_6_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%arr_2_I_7_addr = getelementptr i25 %arr_2_I_7, i64 0, i64 %zext_ln191" [receiver.cpp:193]   --->   Operation 27 'getelementptr' 'arr_2_I_7_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [2/2] (2.32ns)   --->   "%arr_2_I_2_load = load i5 %arr_2_I_2_addr" [receiver.cpp:193]   --->   Operation 28 'load' 'arr_2_I_2_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 18> <RAM>
ST_1 : Operation 29 [2/2] (2.32ns)   --->   "%arr_2_I_3_load = load i5 %arr_2_I_3_addr" [receiver.cpp:193]   --->   Operation 29 'load' 'arr_2_I_3_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 18> <RAM>
ST_1 : Operation 30 [2/2] (2.32ns)   --->   "%arr_2_I_4_load = load i5 %arr_2_I_4_addr" [receiver.cpp:193]   --->   Operation 30 'load' 'arr_2_I_4_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 18> <RAM>
ST_1 : Operation 31 [2/2] (2.32ns)   --->   "%arr_2_I_5_load = load i5 %arr_2_I_5_addr" [receiver.cpp:193]   --->   Operation 31 'load' 'arr_2_I_5_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 18> <RAM>
ST_1 : Operation 32 [2/2] (2.32ns)   --->   "%arr_2_I_6_load = load i5 %arr_2_I_6_addr" [receiver.cpp:193]   --->   Operation 32 'load' 'arr_2_I_6_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 18> <RAM>
ST_1 : Operation 33 [2/2] (2.32ns)   --->   "%arr_2_I_7_load = load i5 %arr_2_I_7_addr" [receiver.cpp:193]   --->   Operation 33 'load' 'arr_2_I_7_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 18> <RAM>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%arr_2_Q_6_addr = getelementptr i25 %arr_2_Q_6, i64 0, i64 %zext_ln191" [receiver.cpp:194]   --->   Operation 34 'getelementptr' 'arr_2_Q_6_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%arr_2_Q_7_addr = getelementptr i25 %arr_2_Q_7, i64 0, i64 %zext_ln191" [receiver.cpp:194]   --->   Operation 35 'getelementptr' 'arr_2_Q_7_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [2/2] (2.32ns)   --->   "%arr_2_Q_load = load i5 %arr_2_Q_addr" [receiver.cpp:194]   --->   Operation 36 'load' 'arr_2_Q_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 18> <RAM>
ST_1 : Operation 37 [2/2] (2.32ns)   --->   "%arr_2_Q_1_load = load i5 %arr_2_Q_1_addr" [receiver.cpp:194]   --->   Operation 37 'load' 'arr_2_Q_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 18> <RAM>
ST_1 : Operation 38 [2/2] (2.32ns)   --->   "%arr_2_Q_2_load = load i5 %arr_2_Q_2_addr" [receiver.cpp:194]   --->   Operation 38 'load' 'arr_2_Q_2_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 18> <RAM>
ST_1 : Operation 39 [2/2] (2.32ns)   --->   "%arr_2_Q_3_load = load i5 %arr_2_Q_3_addr" [receiver.cpp:194]   --->   Operation 39 'load' 'arr_2_Q_3_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 18> <RAM>
ST_1 : Operation 40 [2/2] (2.32ns)   --->   "%arr_2_Q_4_load = load i5 %arr_2_Q_4_addr" [receiver.cpp:194]   --->   Operation 40 'load' 'arr_2_Q_4_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 18> <RAM>
ST_1 : Operation 41 [2/2] (2.32ns)   --->   "%arr_2_Q_5_load = load i5 %arr_2_Q_5_addr" [receiver.cpp:194]   --->   Operation 41 'load' 'arr_2_Q_5_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 18> <RAM>
ST_1 : Operation 42 [2/2] (2.32ns)   --->   "%arr_2_Q_6_load = load i5 %arr_2_Q_6_addr" [receiver.cpp:194]   --->   Operation 42 'load' 'arr_2_Q_6_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 18> <RAM>
ST_1 : Operation 43 [2/2] (2.32ns)   --->   "%arr_2_Q_7_load = load i5 %arr_2_Q_7_addr" [receiver.cpp:194]   --->   Operation 43 'load' 'arr_2_Q_7_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 18> <RAM>
ST_1 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln191)   --->   "%or_ln191 = or i9 %i_11, i9 8" [receiver.cpp:191]   --->   Operation 44 'or' 'or_ln191' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (1.82ns) (out node of the LUT)   --->   "%icmp_ln191 = icmp_ult  i9 %or_ln191, i9 280" [receiver.cpp:191]   --->   Operation 45 'icmp' 'icmp_ln191' <Predicate = true> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln191, void %for.end489.exitStub, void %for.body468.4" [receiver.cpp:191]   --->   Operation 46 'br' 'br_ln191' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%arr_2_I_8_addr = getelementptr i25 %arr_2_I_8, i64 0, i64 %zext_ln191" [receiver.cpp:193]   --->   Operation 47 'getelementptr' 'arr_2_I_8_addr' <Predicate = (icmp_ln191)> <Delay = 0.00>
ST_1 : Operation 48 [2/2] (2.32ns)   --->   "%arr_2_I_8_load = load i5 %arr_2_I_8_addr" [receiver.cpp:193]   --->   Operation 48 'load' 'arr_2_I_8_load' <Predicate = (icmp_ln191)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 18> <RAM>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%arr_2_I_9_addr = getelementptr i25 %arr_2_I_9, i64 0, i64 %zext_ln191" [receiver.cpp:193]   --->   Operation 49 'getelementptr' 'arr_2_I_9_addr' <Predicate = (icmp_ln191)> <Delay = 0.00>
ST_1 : Operation 50 [2/2] (2.32ns)   --->   "%arr_2_I_9_load = load i5 %arr_2_I_9_addr" [receiver.cpp:193]   --->   Operation 50 'load' 'arr_2_I_9_load' <Predicate = (icmp_ln191)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 18> <RAM>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%arr_2_Q_8_addr = getelementptr i25 %arr_2_Q_8, i64 0, i64 %zext_ln191" [receiver.cpp:194]   --->   Operation 51 'getelementptr' 'arr_2_Q_8_addr' <Predicate = (icmp_ln191)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%arr_2_Q_9_addr = getelementptr i25 %arr_2_Q_9, i64 0, i64 %zext_ln191" [receiver.cpp:194]   --->   Operation 52 'getelementptr' 'arr_2_Q_9_addr' <Predicate = (icmp_ln191)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%arr_2_I_10_addr = getelementptr i25 %arr_2_I_10, i64 0, i64 %zext_ln191" [receiver.cpp:193]   --->   Operation 53 'getelementptr' 'arr_2_I_10_addr' <Predicate = (icmp_ln191)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%arr_2_I_11_addr = getelementptr i25 %arr_2_I_11, i64 0, i64 %zext_ln191" [receiver.cpp:193]   --->   Operation 54 'getelementptr' 'arr_2_I_11_addr' <Predicate = (icmp_ln191)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%arr_2_Q_10_addr = getelementptr i25 %arr_2_Q_10, i64 0, i64 %zext_ln191" [receiver.cpp:194]   --->   Operation 55 'getelementptr' 'arr_2_Q_10_addr' <Predicate = (icmp_ln191)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%arr_2_Q_11_addr = getelementptr i25 %arr_2_Q_11, i64 0, i64 %zext_ln191" [receiver.cpp:194]   --->   Operation 56 'getelementptr' 'arr_2_Q_11_addr' <Predicate = (icmp_ln191)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%arr_2_I_12_addr = getelementptr i25 %arr_2_I_12, i64 0, i64 %zext_ln191" [receiver.cpp:193]   --->   Operation 57 'getelementptr' 'arr_2_I_12_addr' <Predicate = (icmp_ln191)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%arr_2_I_13_addr = getelementptr i25 %arr_2_I_13, i64 0, i64 %zext_ln191" [receiver.cpp:193]   --->   Operation 58 'getelementptr' 'arr_2_I_13_addr' <Predicate = (icmp_ln191)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%arr_2_Q_12_addr = getelementptr i25 %arr_2_Q_12, i64 0, i64 %zext_ln191" [receiver.cpp:194]   --->   Operation 59 'getelementptr' 'arr_2_Q_12_addr' <Predicate = (icmp_ln191)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%arr_2_Q_13_addr = getelementptr i25 %arr_2_Q_13, i64 0, i64 %zext_ln191" [receiver.cpp:194]   --->   Operation 60 'getelementptr' 'arr_2_Q_13_addr' <Predicate = (icmp_ln191)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%arr_2_I_14_addr = getelementptr i25 %arr_2_I_14, i64 0, i64 %zext_ln191" [receiver.cpp:193]   --->   Operation 61 'getelementptr' 'arr_2_I_14_addr' <Predicate = (icmp_ln191)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%arr_2_I_15_addr = getelementptr i25 %arr_2_I_15, i64 0, i64 %zext_ln191" [receiver.cpp:193]   --->   Operation 62 'getelementptr' 'arr_2_I_15_addr' <Predicate = (icmp_ln191)> <Delay = 0.00>
ST_1 : Operation 63 [2/2] (2.32ns)   --->   "%arr_2_I_10_load = load i5 %arr_2_I_10_addr" [receiver.cpp:193]   --->   Operation 63 'load' 'arr_2_I_10_load' <Predicate = (icmp_ln191)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 18> <RAM>
ST_1 : Operation 64 [2/2] (2.32ns)   --->   "%arr_2_I_11_load = load i5 %arr_2_I_11_addr" [receiver.cpp:193]   --->   Operation 64 'load' 'arr_2_I_11_load' <Predicate = (icmp_ln191)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 18> <RAM>
ST_1 : Operation 65 [2/2] (2.32ns)   --->   "%arr_2_I_12_load = load i5 %arr_2_I_12_addr" [receiver.cpp:193]   --->   Operation 65 'load' 'arr_2_I_12_load' <Predicate = (icmp_ln191)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 18> <RAM>
ST_1 : Operation 66 [2/2] (2.32ns)   --->   "%arr_2_I_13_load = load i5 %arr_2_I_13_addr" [receiver.cpp:193]   --->   Operation 66 'load' 'arr_2_I_13_load' <Predicate = (icmp_ln191)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 18> <RAM>
ST_1 : Operation 67 [2/2] (2.32ns)   --->   "%arr_2_I_14_load = load i5 %arr_2_I_14_addr" [receiver.cpp:193]   --->   Operation 67 'load' 'arr_2_I_14_load' <Predicate = (icmp_ln191)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 18> <RAM>
ST_1 : Operation 68 [2/2] (2.32ns)   --->   "%arr_2_I_15_load = load i5 %arr_2_I_15_addr" [receiver.cpp:193]   --->   Operation 68 'load' 'arr_2_I_15_load' <Predicate = (icmp_ln191)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 18> <RAM>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%arr_2_Q_14_addr = getelementptr i25 %arr_2_Q_14, i64 0, i64 %zext_ln191" [receiver.cpp:194]   --->   Operation 69 'getelementptr' 'arr_2_Q_14_addr' <Predicate = (icmp_ln191)> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%arr_2_Q_15_addr = getelementptr i25 %arr_2_Q_15, i64 0, i64 %zext_ln191" [receiver.cpp:194]   --->   Operation 70 'getelementptr' 'arr_2_Q_15_addr' <Predicate = (icmp_ln191)> <Delay = 0.00>
ST_1 : Operation 71 [2/2] (2.32ns)   --->   "%arr_2_Q_8_load = load i5 %arr_2_Q_8_addr" [receiver.cpp:194]   --->   Operation 71 'load' 'arr_2_Q_8_load' <Predicate = (icmp_ln191)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 18> <RAM>
ST_1 : Operation 72 [2/2] (2.32ns)   --->   "%arr_2_Q_9_load = load i5 %arr_2_Q_9_addr" [receiver.cpp:194]   --->   Operation 72 'load' 'arr_2_Q_9_load' <Predicate = (icmp_ln191)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 18> <RAM>
ST_1 : Operation 73 [2/2] (2.32ns)   --->   "%arr_2_Q_10_load = load i5 %arr_2_Q_10_addr" [receiver.cpp:194]   --->   Operation 73 'load' 'arr_2_Q_10_load' <Predicate = (icmp_ln191)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 18> <RAM>
ST_1 : Operation 74 [2/2] (2.32ns)   --->   "%arr_2_Q_11_load = load i5 %arr_2_Q_11_addr" [receiver.cpp:194]   --->   Operation 74 'load' 'arr_2_Q_11_load' <Predicate = (icmp_ln191)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 18> <RAM>
ST_1 : Operation 75 [2/2] (2.32ns)   --->   "%arr_2_Q_12_load = load i5 %arr_2_Q_12_addr" [receiver.cpp:194]   --->   Operation 75 'load' 'arr_2_Q_12_load' <Predicate = (icmp_ln191)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 18> <RAM>
ST_1 : Operation 76 [2/2] (2.32ns)   --->   "%arr_2_Q_13_load = load i5 %arr_2_Q_13_addr" [receiver.cpp:194]   --->   Operation 76 'load' 'arr_2_Q_13_load' <Predicate = (icmp_ln191)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 18> <RAM>
ST_1 : Operation 77 [2/2] (2.32ns)   --->   "%arr_2_Q_14_load = load i5 %arr_2_Q_14_addr" [receiver.cpp:194]   --->   Operation 77 'load' 'arr_2_Q_14_load' <Predicate = (icmp_ln191)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 18> <RAM>
ST_1 : Operation 78 [2/2] (2.32ns)   --->   "%arr_2_Q_15_load = load i5 %arr_2_Q_15_addr" [receiver.cpp:194]   --->   Operation 78 'load' 'arr_2_Q_15_load' <Predicate = (icmp_ln191)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 18> <RAM>
ST_1 : Operation 79 [1/1] (1.82ns)   --->   "%add_ln191 = add i9 %i_11, i9 16" [receiver.cpp:191]   --->   Operation 79 'add' 'add_ln191' <Predicate = (icmp_ln191)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 80 [1/1] (1.58ns)   --->   "%store_ln191 = store i9 %add_ln191, i9 %i" [receiver.cpp:191]   --->   Operation 80 'store' 'store_ln191' <Predicate = (icmp_ln191)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 4.66>
ST_2 : Operation 81 [1/2] (2.32ns)   --->   "%arr_2_I_load = load i5 %arr_2_I_addr" [receiver.cpp:193]   --->   Operation 81 'load' 'arr_2_I_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 18> <RAM>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%sext_ln193 = sext i25 %arr_2_I_load" [receiver.cpp:193]   --->   Operation 82 'sext' 'sext_ln193' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 83 [1/2] (2.32ns)   --->   "%arr_2_I_1_load = load i5 %arr_2_I_1_addr" [receiver.cpp:193]   --->   Operation 83 'load' 'arr_2_I_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 18> <RAM>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%sext_ln193_1 = sext i25 %arr_2_I_1_load" [receiver.cpp:193]   --->   Operation 84 'sext' 'sext_ln193_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (2.34ns)   --->   "%add_ln193 = add i26 %sext_ln193_1, i26 %sext_ln193" [receiver.cpp:193]   --->   Operation 85 'add' 'add_ln193' <Predicate = true> <Delay = 2.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 86 [1/2] (2.32ns)   --->   "%arr_2_I_2_load = load i5 %arr_2_I_2_addr" [receiver.cpp:193]   --->   Operation 86 'load' 'arr_2_I_2_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 18> <RAM>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%sext_ln193_2 = sext i25 %arr_2_I_2_load" [receiver.cpp:193]   --->   Operation 87 'sext' 'sext_ln193_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 88 [1/2] (2.32ns)   --->   "%arr_2_I_3_load = load i5 %arr_2_I_3_addr" [receiver.cpp:193]   --->   Operation 88 'load' 'arr_2_I_3_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 18> <RAM>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%sext_ln193_3 = sext i25 %arr_2_I_3_load" [receiver.cpp:193]   --->   Operation 89 'sext' 'sext_ln193_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (2.34ns)   --->   "%add_ln193_1 = add i26 %sext_ln193_3, i26 %sext_ln193_2" [receiver.cpp:193]   --->   Operation 90 'add' 'add_ln193_1' <Predicate = true> <Delay = 2.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 91 [1/2] (2.32ns)   --->   "%arr_2_I_4_load = load i5 %arr_2_I_4_addr" [receiver.cpp:193]   --->   Operation 91 'load' 'arr_2_I_4_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 18> <RAM>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%sext_ln193_4 = sext i25 %arr_2_I_4_load" [receiver.cpp:193]   --->   Operation 92 'sext' 'sext_ln193_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 93 [1/2] (2.32ns)   --->   "%arr_2_I_5_load = load i5 %arr_2_I_5_addr" [receiver.cpp:193]   --->   Operation 93 'load' 'arr_2_I_5_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 18> <RAM>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%sext_ln193_5 = sext i25 %arr_2_I_5_load" [receiver.cpp:193]   --->   Operation 94 'sext' 'sext_ln193_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (2.34ns)   --->   "%add_ln193_2 = add i26 %sext_ln193_5, i26 %sext_ln193_4" [receiver.cpp:193]   --->   Operation 95 'add' 'add_ln193_2' <Predicate = true> <Delay = 2.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 96 [1/2] (2.32ns)   --->   "%arr_2_I_6_load = load i5 %arr_2_I_6_addr" [receiver.cpp:193]   --->   Operation 96 'load' 'arr_2_I_6_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 18> <RAM>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%sext_ln193_6 = sext i25 %arr_2_I_6_load" [receiver.cpp:193]   --->   Operation 97 'sext' 'sext_ln193_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 98 [1/2] (2.32ns)   --->   "%arr_2_I_7_load = load i5 %arr_2_I_7_addr" [receiver.cpp:193]   --->   Operation 98 'load' 'arr_2_I_7_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 18> <RAM>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%sext_ln193_7 = sext i25 %arr_2_I_7_load" [receiver.cpp:193]   --->   Operation 99 'sext' 'sext_ln193_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (2.34ns)   --->   "%add_ln193_3 = add i26 %sext_ln193_7, i26 %sext_ln193_6" [receiver.cpp:193]   --->   Operation 100 'add' 'add_ln193_3' <Predicate = true> <Delay = 2.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 101 [1/2] (2.32ns)   --->   "%arr_2_Q_load = load i5 %arr_2_Q_addr" [receiver.cpp:194]   --->   Operation 101 'load' 'arr_2_Q_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 18> <RAM>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%sext_ln194 = sext i25 %arr_2_Q_load" [receiver.cpp:194]   --->   Operation 102 'sext' 'sext_ln194' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 103 [1/2] (2.32ns)   --->   "%arr_2_Q_1_load = load i5 %arr_2_Q_1_addr" [receiver.cpp:194]   --->   Operation 103 'load' 'arr_2_Q_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 18> <RAM>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%sext_ln194_1 = sext i25 %arr_2_Q_1_load" [receiver.cpp:194]   --->   Operation 104 'sext' 'sext_ln194_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (2.34ns)   --->   "%add_ln194 = add i26 %sext_ln194_1, i26 %sext_ln194" [receiver.cpp:194]   --->   Operation 105 'add' 'add_ln194' <Predicate = true> <Delay = 2.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 106 [1/2] (2.32ns)   --->   "%arr_2_Q_2_load = load i5 %arr_2_Q_2_addr" [receiver.cpp:194]   --->   Operation 106 'load' 'arr_2_Q_2_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 18> <RAM>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%sext_ln194_2 = sext i25 %arr_2_Q_2_load" [receiver.cpp:194]   --->   Operation 107 'sext' 'sext_ln194_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 108 [1/2] (2.32ns)   --->   "%arr_2_Q_3_load = load i5 %arr_2_Q_3_addr" [receiver.cpp:194]   --->   Operation 108 'load' 'arr_2_Q_3_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 18> <RAM>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%sext_ln194_3 = sext i25 %arr_2_Q_3_load" [receiver.cpp:194]   --->   Operation 109 'sext' 'sext_ln194_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (2.34ns)   --->   "%add_ln194_1 = add i26 %sext_ln194_3, i26 %sext_ln194_2" [receiver.cpp:194]   --->   Operation 110 'add' 'add_ln194_1' <Predicate = true> <Delay = 2.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 111 [1/2] (2.32ns)   --->   "%arr_2_Q_4_load = load i5 %arr_2_Q_4_addr" [receiver.cpp:194]   --->   Operation 111 'load' 'arr_2_Q_4_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 18> <RAM>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%sext_ln194_4 = sext i25 %arr_2_Q_4_load" [receiver.cpp:194]   --->   Operation 112 'sext' 'sext_ln194_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 113 [1/2] (2.32ns)   --->   "%arr_2_Q_5_load = load i5 %arr_2_Q_5_addr" [receiver.cpp:194]   --->   Operation 113 'load' 'arr_2_Q_5_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 18> <RAM>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%sext_ln194_5 = sext i25 %arr_2_Q_5_load" [receiver.cpp:194]   --->   Operation 114 'sext' 'sext_ln194_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 115 [1/1] (2.34ns)   --->   "%add_ln194_2 = add i26 %sext_ln194_5, i26 %sext_ln194_4" [receiver.cpp:194]   --->   Operation 115 'add' 'add_ln194_2' <Predicate = true> <Delay = 2.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 116 [1/2] (2.32ns)   --->   "%arr_2_Q_6_load = load i5 %arr_2_Q_6_addr" [receiver.cpp:194]   --->   Operation 116 'load' 'arr_2_Q_6_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 18> <RAM>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%sext_ln194_6 = sext i25 %arr_2_Q_6_load" [receiver.cpp:194]   --->   Operation 117 'sext' 'sext_ln194_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 118 [1/2] (2.32ns)   --->   "%arr_2_Q_7_load = load i5 %arr_2_Q_7_addr" [receiver.cpp:194]   --->   Operation 118 'load' 'arr_2_Q_7_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 18> <RAM>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%sext_ln194_7 = sext i25 %arr_2_Q_7_load" [receiver.cpp:194]   --->   Operation 119 'sext' 'sext_ln194_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (2.34ns)   --->   "%add_ln194_3 = add i26 %sext_ln194_7, i26 %sext_ln194_6" [receiver.cpp:194]   --->   Operation 120 'add' 'add_ln194_3' <Predicate = true> <Delay = 2.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 121 [1/2] (2.32ns)   --->   "%arr_2_I_8_load = load i5 %arr_2_I_8_addr" [receiver.cpp:193]   --->   Operation 121 'load' 'arr_2_I_8_load' <Predicate = (icmp_ln191)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 18> <RAM>
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "%sext_ln193_8 = sext i25 %arr_2_I_8_load" [receiver.cpp:193]   --->   Operation 122 'sext' 'sext_ln193_8' <Predicate = (icmp_ln191)> <Delay = 0.00>
ST_2 : Operation 123 [1/2] (2.32ns)   --->   "%arr_2_I_9_load = load i5 %arr_2_I_9_addr" [receiver.cpp:193]   --->   Operation 123 'load' 'arr_2_I_9_load' <Predicate = (icmp_ln191)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 18> <RAM>
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "%sext_ln193_9 = sext i25 %arr_2_I_9_load" [receiver.cpp:193]   --->   Operation 124 'sext' 'sext_ln193_9' <Predicate = (icmp_ln191)> <Delay = 0.00>
ST_2 : Operation 125 [1/1] (2.34ns)   --->   "%add_ln193_4 = add i26 %sext_ln193_9, i26 %sext_ln193_8" [receiver.cpp:193]   --->   Operation 125 'add' 'add_ln193_4' <Predicate = (icmp_ln191)> <Delay = 2.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 126 [1/2] (2.32ns)   --->   "%arr_2_I_10_load = load i5 %arr_2_I_10_addr" [receiver.cpp:193]   --->   Operation 126 'load' 'arr_2_I_10_load' <Predicate = (icmp_ln191)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 18> <RAM>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "%sext_ln193_10 = sext i25 %arr_2_I_10_load" [receiver.cpp:193]   --->   Operation 127 'sext' 'sext_ln193_10' <Predicate = (icmp_ln191)> <Delay = 0.00>
ST_2 : Operation 128 [1/2] (2.32ns)   --->   "%arr_2_I_11_load = load i5 %arr_2_I_11_addr" [receiver.cpp:193]   --->   Operation 128 'load' 'arr_2_I_11_load' <Predicate = (icmp_ln191)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 18> <RAM>
ST_2 : Operation 129 [1/1] (0.00ns)   --->   "%sext_ln193_11 = sext i25 %arr_2_I_11_load" [receiver.cpp:193]   --->   Operation 129 'sext' 'sext_ln193_11' <Predicate = (icmp_ln191)> <Delay = 0.00>
ST_2 : Operation 130 [1/1] (2.34ns)   --->   "%add_ln193_5 = add i26 %sext_ln193_11, i26 %sext_ln193_10" [receiver.cpp:193]   --->   Operation 130 'add' 'add_ln193_5' <Predicate = (icmp_ln191)> <Delay = 2.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 131 [1/2] (2.32ns)   --->   "%arr_2_I_12_load = load i5 %arr_2_I_12_addr" [receiver.cpp:193]   --->   Operation 131 'load' 'arr_2_I_12_load' <Predicate = (icmp_ln191)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 18> <RAM>
ST_2 : Operation 132 [1/1] (0.00ns)   --->   "%sext_ln193_12 = sext i25 %arr_2_I_12_load" [receiver.cpp:193]   --->   Operation 132 'sext' 'sext_ln193_12' <Predicate = (icmp_ln191)> <Delay = 0.00>
ST_2 : Operation 133 [1/2] (2.32ns)   --->   "%arr_2_I_13_load = load i5 %arr_2_I_13_addr" [receiver.cpp:193]   --->   Operation 133 'load' 'arr_2_I_13_load' <Predicate = (icmp_ln191)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 18> <RAM>
ST_2 : Operation 134 [1/1] (0.00ns)   --->   "%sext_ln193_13 = sext i25 %arr_2_I_13_load" [receiver.cpp:193]   --->   Operation 134 'sext' 'sext_ln193_13' <Predicate = (icmp_ln191)> <Delay = 0.00>
ST_2 : Operation 135 [1/1] (2.34ns)   --->   "%add_ln193_6 = add i26 %sext_ln193_13, i26 %sext_ln193_12" [receiver.cpp:193]   --->   Operation 135 'add' 'add_ln193_6' <Predicate = (icmp_ln191)> <Delay = 2.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 136 [1/2] (2.32ns)   --->   "%arr_2_I_14_load = load i5 %arr_2_I_14_addr" [receiver.cpp:193]   --->   Operation 136 'load' 'arr_2_I_14_load' <Predicate = (icmp_ln191)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 18> <RAM>
ST_2 : Operation 137 [1/1] (0.00ns)   --->   "%sext_ln193_14 = sext i25 %arr_2_I_14_load" [receiver.cpp:193]   --->   Operation 137 'sext' 'sext_ln193_14' <Predicate = (icmp_ln191)> <Delay = 0.00>
ST_2 : Operation 138 [1/2] (2.32ns)   --->   "%arr_2_I_15_load = load i5 %arr_2_I_15_addr" [receiver.cpp:193]   --->   Operation 138 'load' 'arr_2_I_15_load' <Predicate = (icmp_ln191)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 18> <RAM>
ST_2 : Operation 139 [1/1] (0.00ns)   --->   "%sext_ln193_15 = sext i25 %arr_2_I_15_load" [receiver.cpp:193]   --->   Operation 139 'sext' 'sext_ln193_15' <Predicate = (icmp_ln191)> <Delay = 0.00>
ST_2 : Operation 140 [1/1] (2.34ns)   --->   "%add_ln193_7 = add i26 %sext_ln193_15, i26 %sext_ln193_14" [receiver.cpp:193]   --->   Operation 140 'add' 'add_ln193_7' <Predicate = (icmp_ln191)> <Delay = 2.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 141 [1/2] (2.32ns)   --->   "%arr_2_Q_8_load = load i5 %arr_2_Q_8_addr" [receiver.cpp:194]   --->   Operation 141 'load' 'arr_2_Q_8_load' <Predicate = (icmp_ln191)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 18> <RAM>
ST_2 : Operation 142 [1/1] (0.00ns)   --->   "%sext_ln194_8 = sext i25 %arr_2_Q_8_load" [receiver.cpp:194]   --->   Operation 142 'sext' 'sext_ln194_8' <Predicate = (icmp_ln191)> <Delay = 0.00>
ST_2 : Operation 143 [1/2] (2.32ns)   --->   "%arr_2_Q_9_load = load i5 %arr_2_Q_9_addr" [receiver.cpp:194]   --->   Operation 143 'load' 'arr_2_Q_9_load' <Predicate = (icmp_ln191)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 18> <RAM>
ST_2 : Operation 144 [1/1] (0.00ns)   --->   "%sext_ln194_9 = sext i25 %arr_2_Q_9_load" [receiver.cpp:194]   --->   Operation 144 'sext' 'sext_ln194_9' <Predicate = (icmp_ln191)> <Delay = 0.00>
ST_2 : Operation 145 [1/1] (2.34ns)   --->   "%add_ln194_4 = add i26 %sext_ln194_9, i26 %sext_ln194_8" [receiver.cpp:194]   --->   Operation 145 'add' 'add_ln194_4' <Predicate = (icmp_ln191)> <Delay = 2.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 146 [1/2] (2.32ns)   --->   "%arr_2_Q_10_load = load i5 %arr_2_Q_10_addr" [receiver.cpp:194]   --->   Operation 146 'load' 'arr_2_Q_10_load' <Predicate = (icmp_ln191)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 18> <RAM>
ST_2 : Operation 147 [1/1] (0.00ns)   --->   "%sext_ln194_10 = sext i25 %arr_2_Q_10_load" [receiver.cpp:194]   --->   Operation 147 'sext' 'sext_ln194_10' <Predicate = (icmp_ln191)> <Delay = 0.00>
ST_2 : Operation 148 [1/2] (2.32ns)   --->   "%arr_2_Q_11_load = load i5 %arr_2_Q_11_addr" [receiver.cpp:194]   --->   Operation 148 'load' 'arr_2_Q_11_load' <Predicate = (icmp_ln191)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 18> <RAM>
ST_2 : Operation 149 [1/1] (0.00ns)   --->   "%sext_ln194_11 = sext i25 %arr_2_Q_11_load" [receiver.cpp:194]   --->   Operation 149 'sext' 'sext_ln194_11' <Predicate = (icmp_ln191)> <Delay = 0.00>
ST_2 : Operation 150 [1/1] (2.34ns)   --->   "%add_ln194_5 = add i26 %sext_ln194_11, i26 %sext_ln194_10" [receiver.cpp:194]   --->   Operation 150 'add' 'add_ln194_5' <Predicate = (icmp_ln191)> <Delay = 2.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 151 [1/2] (2.32ns)   --->   "%arr_2_Q_12_load = load i5 %arr_2_Q_12_addr" [receiver.cpp:194]   --->   Operation 151 'load' 'arr_2_Q_12_load' <Predicate = (icmp_ln191)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 18> <RAM>
ST_2 : Operation 152 [1/1] (0.00ns)   --->   "%sext_ln194_12 = sext i25 %arr_2_Q_12_load" [receiver.cpp:194]   --->   Operation 152 'sext' 'sext_ln194_12' <Predicate = (icmp_ln191)> <Delay = 0.00>
ST_2 : Operation 153 [1/2] (2.32ns)   --->   "%arr_2_Q_13_load = load i5 %arr_2_Q_13_addr" [receiver.cpp:194]   --->   Operation 153 'load' 'arr_2_Q_13_load' <Predicate = (icmp_ln191)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 18> <RAM>
ST_2 : Operation 154 [1/1] (0.00ns)   --->   "%sext_ln194_13 = sext i25 %arr_2_Q_13_load" [receiver.cpp:194]   --->   Operation 154 'sext' 'sext_ln194_13' <Predicate = (icmp_ln191)> <Delay = 0.00>
ST_2 : Operation 155 [1/1] (2.34ns)   --->   "%add_ln194_6 = add i26 %sext_ln194_13, i26 %sext_ln194_12" [receiver.cpp:194]   --->   Operation 155 'add' 'add_ln194_6' <Predicate = (icmp_ln191)> <Delay = 2.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 156 [1/2] (2.32ns)   --->   "%arr_2_Q_14_load = load i5 %arr_2_Q_14_addr" [receiver.cpp:194]   --->   Operation 156 'load' 'arr_2_Q_14_load' <Predicate = (icmp_ln191)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 18> <RAM>
ST_2 : Operation 157 [1/1] (0.00ns)   --->   "%sext_ln194_14 = sext i25 %arr_2_Q_14_load" [receiver.cpp:194]   --->   Operation 157 'sext' 'sext_ln194_14' <Predicate = (icmp_ln191)> <Delay = 0.00>
ST_2 : Operation 158 [1/2] (2.32ns)   --->   "%arr_2_Q_15_load = load i5 %arr_2_Q_15_addr" [receiver.cpp:194]   --->   Operation 158 'load' 'arr_2_Q_15_load' <Predicate = (icmp_ln191)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 18> <RAM>
ST_2 : Operation 159 [1/1] (0.00ns)   --->   "%sext_ln194_15 = sext i25 %arr_2_Q_15_load" [receiver.cpp:194]   --->   Operation 159 'sext' 'sext_ln194_15' <Predicate = (icmp_ln191)> <Delay = 0.00>
ST_2 : Operation 160 [1/1] (2.34ns)   --->   "%add_ln194_7 = add i26 %sext_ln194_15, i26 %sext_ln194_14" [receiver.cpp:194]   --->   Operation 160 'add' 'add_ln194_7' <Predicate = (icmp_ln191)> <Delay = 2.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.32>
ST_3 : Operation 161 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 161 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 162 [1/1] (0.00ns)   --->   "%specloopname_ln191 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [receiver.cpp:191]   --->   Operation 162 'specloopname' 'specloopname_ln191' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 163 [1/1] (0.00ns)   --->   "%arr_3_I_addr_1 = getelementptr i26 %arr_3_I, i64 0, i64 %zext_ln191" [receiver.cpp:193]   --->   Operation 163 'getelementptr' 'arr_3_I_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 164 [1/1] (0.00ns)   --->   "%arr_3_Q_addr_1 = getelementptr i26 %arr_3_Q, i64 0, i64 %zext_ln191" [receiver.cpp:194]   --->   Operation 164 'getelementptr' 'arr_3_Q_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 165 [1/1] (0.00ns)   --->   "%arr_3_I_1_addr = getelementptr i26 %arr_3_I_1, i64 0, i64 %zext_ln191" [receiver.cpp:193]   --->   Operation 165 'getelementptr' 'arr_3_I_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 166 [1/1] (0.00ns)   --->   "%arr_3_Q_1_addr = getelementptr i26 %arr_3_Q_1, i64 0, i64 %zext_ln191" [receiver.cpp:194]   --->   Operation 166 'getelementptr' 'arr_3_Q_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 167 [1/1] (0.00ns)   --->   "%arr_3_I_2_addr = getelementptr i26 %arr_3_I_2, i64 0, i64 %zext_ln191" [receiver.cpp:193]   --->   Operation 167 'getelementptr' 'arr_3_I_2_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 168 [1/1] (0.00ns)   --->   "%arr_3_Q_2_addr = getelementptr i26 %arr_3_Q_2, i64 0, i64 %zext_ln191" [receiver.cpp:194]   --->   Operation 168 'getelementptr' 'arr_3_Q_2_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 169 [1/1] (0.00ns)   --->   "%arr_3_I_3_addr = getelementptr i26 %arr_3_I_3, i64 0, i64 %zext_ln191" [receiver.cpp:193]   --->   Operation 169 'getelementptr' 'arr_3_I_3_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 170 [1/1] (2.32ns)   --->   "%store_ln193 = store i26 %add_ln193, i5 %arr_3_I_addr_1" [receiver.cpp:193]   --->   Operation 170 'store' 'store_ln193' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 26> <Depth = 18> <RAM>
ST_3 : Operation 171 [1/1] (2.32ns)   --->   "%store_ln193 = store i26 %add_ln193_1, i5 %arr_3_I_1_addr" [receiver.cpp:193]   --->   Operation 171 'store' 'store_ln193' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 26> <Depth = 18> <RAM>
ST_3 : Operation 172 [1/1] (2.32ns)   --->   "%store_ln193 = store i26 %add_ln193_2, i5 %arr_3_I_2_addr" [receiver.cpp:193]   --->   Operation 172 'store' 'store_ln193' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 26> <Depth = 18> <RAM>
ST_3 : Operation 173 [1/1] (2.32ns)   --->   "%store_ln193 = store i26 %add_ln193_3, i5 %arr_3_I_3_addr" [receiver.cpp:193]   --->   Operation 173 'store' 'store_ln193' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 26> <Depth = 18> <RAM>
ST_3 : Operation 174 [1/1] (0.00ns)   --->   "%arr_3_Q_3_addr = getelementptr i26 %arr_3_Q_3, i64 0, i64 %zext_ln191" [receiver.cpp:194]   --->   Operation 174 'getelementptr' 'arr_3_Q_3_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 175 [1/1] (2.32ns)   --->   "%store_ln194 = store i26 %add_ln194, i5 %arr_3_Q_addr_1" [receiver.cpp:194]   --->   Operation 175 'store' 'store_ln194' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 26> <Depth = 18> <RAM>
ST_3 : Operation 176 [1/1] (2.32ns)   --->   "%store_ln194 = store i26 %add_ln194_1, i5 %arr_3_Q_1_addr" [receiver.cpp:194]   --->   Operation 176 'store' 'store_ln194' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 26> <Depth = 18> <RAM>
ST_3 : Operation 177 [1/1] (2.32ns)   --->   "%store_ln194 = store i26 %add_ln194_2, i5 %arr_3_Q_2_addr" [receiver.cpp:194]   --->   Operation 177 'store' 'store_ln194' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 26> <Depth = 18> <RAM>
ST_3 : Operation 178 [1/1] (2.32ns)   --->   "%store_ln194 = store i26 %add_ln194_3, i5 %arr_3_Q_3_addr" [receiver.cpp:194]   --->   Operation 178 'store' 'store_ln194' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 26> <Depth = 18> <RAM>
ST_3 : Operation 179 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 17, i64 17, i64 17"   --->   Operation 179 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 180 [1/1] (0.00ns)   --->   "%arr_3_I_4_addr = getelementptr i26 %arr_3_I_4, i64 0, i64 %zext_ln191" [receiver.cpp:193]   --->   Operation 180 'getelementptr' 'arr_3_I_4_addr' <Predicate = (icmp_ln191)> <Delay = 0.00>
ST_3 : Operation 181 [1/1] (0.00ns)   --->   "%arr_3_Q_4_addr = getelementptr i26 %arr_3_Q_4, i64 0, i64 %zext_ln191" [receiver.cpp:194]   --->   Operation 181 'getelementptr' 'arr_3_Q_4_addr' <Predicate = (icmp_ln191)> <Delay = 0.00>
ST_3 : Operation 182 [1/1] (0.00ns)   --->   "%arr_3_I_5_addr = getelementptr i26 %arr_3_I_5, i64 0, i64 %zext_ln191" [receiver.cpp:193]   --->   Operation 182 'getelementptr' 'arr_3_I_5_addr' <Predicate = (icmp_ln191)> <Delay = 0.00>
ST_3 : Operation 183 [1/1] (0.00ns)   --->   "%arr_3_Q_5_addr = getelementptr i26 %arr_3_Q_5, i64 0, i64 %zext_ln191" [receiver.cpp:194]   --->   Operation 183 'getelementptr' 'arr_3_Q_5_addr' <Predicate = (icmp_ln191)> <Delay = 0.00>
ST_3 : Operation 184 [1/1] (0.00ns)   --->   "%arr_3_I_6_addr = getelementptr i26 %arr_3_I_6, i64 0, i64 %zext_ln191" [receiver.cpp:193]   --->   Operation 184 'getelementptr' 'arr_3_I_6_addr' <Predicate = (icmp_ln191)> <Delay = 0.00>
ST_3 : Operation 185 [1/1] (0.00ns)   --->   "%arr_3_Q_6_addr = getelementptr i26 %arr_3_Q_6, i64 0, i64 %zext_ln191" [receiver.cpp:194]   --->   Operation 185 'getelementptr' 'arr_3_Q_6_addr' <Predicate = (icmp_ln191)> <Delay = 0.00>
ST_3 : Operation 186 [1/1] (0.00ns)   --->   "%arr_3_I_7_addr = getelementptr i26 %arr_3_I_7, i64 0, i64 %zext_ln191" [receiver.cpp:193]   --->   Operation 186 'getelementptr' 'arr_3_I_7_addr' <Predicate = (icmp_ln191)> <Delay = 0.00>
ST_3 : Operation 187 [1/1] (2.32ns)   --->   "%store_ln193 = store i26 %add_ln193_4, i5 %arr_3_I_4_addr" [receiver.cpp:193]   --->   Operation 187 'store' 'store_ln193' <Predicate = (icmp_ln191)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 26> <Depth = 18> <RAM>
ST_3 : Operation 188 [1/1] (2.32ns)   --->   "%store_ln193 = store i26 %add_ln193_5, i5 %arr_3_I_5_addr" [receiver.cpp:193]   --->   Operation 188 'store' 'store_ln193' <Predicate = (icmp_ln191)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 26> <Depth = 18> <RAM>
ST_3 : Operation 189 [1/1] (2.32ns)   --->   "%store_ln193 = store i26 %add_ln193_6, i5 %arr_3_I_6_addr" [receiver.cpp:193]   --->   Operation 189 'store' 'store_ln193' <Predicate = (icmp_ln191)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 26> <Depth = 18> <RAM>
ST_3 : Operation 190 [1/1] (2.32ns)   --->   "%store_ln193 = store i26 %add_ln193_7, i5 %arr_3_I_7_addr" [receiver.cpp:193]   --->   Operation 190 'store' 'store_ln193' <Predicate = (icmp_ln191)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 26> <Depth = 18> <RAM>
ST_3 : Operation 191 [1/1] (0.00ns)   --->   "%arr_3_Q_7_addr = getelementptr i26 %arr_3_Q_7, i64 0, i64 %zext_ln191" [receiver.cpp:194]   --->   Operation 191 'getelementptr' 'arr_3_Q_7_addr' <Predicate = (icmp_ln191)> <Delay = 0.00>
ST_3 : Operation 192 [1/1] (2.32ns)   --->   "%store_ln194 = store i26 %add_ln194_4, i5 %arr_3_Q_4_addr" [receiver.cpp:194]   --->   Operation 192 'store' 'store_ln194' <Predicate = (icmp_ln191)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 26> <Depth = 18> <RAM>
ST_3 : Operation 193 [1/1] (2.32ns)   --->   "%store_ln194 = store i26 %add_ln194_5, i5 %arr_3_Q_5_addr" [receiver.cpp:194]   --->   Operation 193 'store' 'store_ln194' <Predicate = (icmp_ln191)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 26> <Depth = 18> <RAM>
ST_3 : Operation 194 [1/1] (2.32ns)   --->   "%store_ln194 = store i26 %add_ln194_6, i5 %arr_3_Q_6_addr" [receiver.cpp:194]   --->   Operation 194 'store' 'store_ln194' <Predicate = (icmp_ln191)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 26> <Depth = 18> <RAM>
ST_3 : Operation 195 [1/1] (2.32ns)   --->   "%store_ln194 = store i26 %add_ln194_7, i5 %arr_3_Q_7_addr" [receiver.cpp:194]   --->   Operation 195 'store' 'store_ln194' <Predicate = (icmp_ln191)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 26> <Depth = 18> <RAM>
ST_3 : Operation 196 [1/1] (0.00ns)   --->   "%br_ln191 = br void %for.body468.0.split" [receiver.cpp:191]   --->   Operation 196 'br' 'br_ln191' <Predicate = (icmp_ln191)> <Delay = 0.00>
ST_3 : Operation 197 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 197 'ret' 'ret_ln0' <Predicate = (!icmp_ln191)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 8.000ns, clock uncertainty: 2.160ns.

 <State 1>: 3.411ns
The critical path consists of the following:
	'alloca' operation ('i') [49]  (0.000 ns)
	'load' operation ('i', receiver.cpp:191) on local variable 'i' [53]  (0.000 ns)
	'add' operation ('add_ln191', receiver.cpp:191) [207]  (1.823 ns)
	'store' operation ('store_ln191', receiver.cpp:191) of variable 'add_ln191', receiver.cpp:191 on local variable 'i' [208]  (1.588 ns)

 <State 2>: 4.666ns
The critical path consists of the following:
	'load' operation ('arr_2_I_8_load', receiver.cpp:193) on array 'arr_2_I_8' [136]  (2.322 ns)
	'add' operation ('add_ln193_4', receiver.cpp:193) [141]  (2.344 ns)

 <State 3>: 2.322ns
The critical path consists of the following:
	'getelementptr' operation ('arr_3_I_4_addr', receiver.cpp:193) [142]  (0.000 ns)
	'store' operation ('store_ln193', receiver.cpp:193) of variable 'add_ln193_4', receiver.cpp:193 on array 'arr_3_I_4' [176]  (2.322 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
