#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000002110e2dd520 .scope module, "RegisterFile_tb" "RegisterFile_tb" 2 3;
 .timescale -9 -12;
v000002110e24c3b0_0 .var "clk", 0 0;
v000002110e24bff0_0 .net "read_data1", 31 0, L_000002110e1f89d0;  1 drivers
v000002110e24c1d0_0 .net "read_data2", 31 0, L_000002110e1f8960;  1 drivers
v000002110e24beb0_0 .var "read_reg1", 4 0;
v000002110e24bf50_0 .var "read_reg2", 4 0;
v000002110e24b910_0 .var "reg_write", 0 0;
v000002110e24c090_0 .var "write_data", 31 0;
v000002110e24bcd0_0 .var "write_reg", 4 0;
S_000002110e2dd6b0 .scope module, "RF" "RegisterFile" 2 16, 3 1 0, S_000002110e2dd520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reg_write";
    .port_info 2 /INPUT 5 "read_reg1";
    .port_info 3 /INPUT 5 "read_reg2";
    .port_info 4 /INPUT 5 "write_reg";
    .port_info 5 /INPUT 32 "write_data";
    .port_info 6 /OUTPUT 32 "read_data1";
    .port_info 7 /OUTPUT 32 "read_data2";
L_000002110e1f89d0 .functor BUFZ 32, L_000002110e24bb90, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002110e1f8960 .functor BUFZ 32, L_000002110e24c4f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002110e2d6ae0_0 .net *"_ivl_0", 31 0, L_000002110e24bb90;  1 drivers
v000002110e2d6880_0 .net *"_ivl_10", 6 0, L_000002110e24c270;  1 drivers
L_000002110e24d090 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002110e2da840_0 .net *"_ivl_13", 1 0, L_000002110e24d090;  1 drivers
v000002110e2dd840_0 .net *"_ivl_2", 6 0, L_000002110e24c630;  1 drivers
L_000002110e24d048 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002110e2dd8e0_0 .net *"_ivl_5", 1 0, L_000002110e24d048;  1 drivers
v000002110e1f4010_0 .net *"_ivl_8", 31 0, L_000002110e24c4f0;  1 drivers
v000002110e1f40b0_0 .net "clk", 0 0, v000002110e24c3b0_0;  1 drivers
v000002110e1f4150_0 .net "read_data1", 31 0, L_000002110e1f89d0;  alias, 1 drivers
v000002110e1f41f0_0 .net "read_data2", 31 0, L_000002110e1f8960;  alias, 1 drivers
v000002110e1f4290_0 .net "read_reg1", 4 0, v000002110e24beb0_0;  1 drivers
v000002110e1f4330_0 .net "read_reg2", 4 0, v000002110e24bf50_0;  1 drivers
v000002110e1f43d0_0 .net "reg_write", 0 0, v000002110e24b910_0;  1 drivers
v000002110e24c310 .array "registers", 0 31, 31 0;
v000002110e24c130_0 .net "write_data", 31 0, v000002110e24c090_0;  1 drivers
v000002110e24c590_0 .net "write_reg", 4 0, v000002110e24bcd0_0;  1 drivers
E_000002110e1fcde0 .event posedge, v000002110e1f40b0_0;
L_000002110e24bb90 .array/port v000002110e24c310, L_000002110e24c630;
L_000002110e24c630 .concat [ 5 2 0 0], v000002110e24beb0_0, L_000002110e24d048;
L_000002110e24c4f0 .array/port v000002110e24c310, L_000002110e24c270;
L_000002110e24c270 .concat [ 5 2 0 0], v000002110e24bf50_0, L_000002110e24d090;
    .scope S_000002110e2dd6b0;
T_0 ;
    %wait E_000002110e1fcde0;
    %load/vec4 v000002110e1f43d0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.2, 9;
    %load/vec4 v000002110e24c590_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v000002110e24c130_0;
    %load/vec4 v000002110e24c590_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002110e24c310, 0, 4;
T_0.0 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000002110e2dd520;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002110e24c3b0_0, 0, 1;
T_1.0 ;
    %delay 5000, 0;
    %load/vec4 v000002110e24c3b0_0;
    %inv;
    %store/vec4 v000002110e24c3b0_0, 0, 1;
    %jmp T_1.0;
    %end;
    .thread T_1;
    .scope S_000002110e2dd520;
T_2 ;
    %vpi_call 2 36 "$monitor", "Time = %0t | write_reg = %d | write_data = %h | read_reg1 = %d | read_data1 = %h | read_reg2 = %d | read_data2 = %h | reg_write = %b", $time, v000002110e24bcd0_0, v000002110e24c090_0, v000002110e24beb0_0, v000002110e24bff0_0, v000002110e24bf50_0, v000002110e24c1d0_0, v000002110e24b910_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002110e24b910_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000002110e24bcd0_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002110e24c090_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000002110e24beb0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000002110e24bf50_0, 0, 5;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002110e24b910_0, 0, 1;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v000002110e24bcd0_0, 0, 5;
    %pushi/vec4 2779096485, 0, 32;
    %store/vec4 v000002110e24c090_0, 0, 32;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002110e24b910_0, 0, 1;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v000002110e24beb0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000002110e24bf50_0, 0, 5;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002110e24b910_0, 0, 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v000002110e24bcd0_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v000002110e24c090_0, 0, 32;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002110e24b910_0, 0, 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v000002110e24beb0_0, 0, 5;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v000002110e24bf50_0, 0, 5;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002110e24b910_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000002110e24bcd0_0, 0, 5;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v000002110e24c090_0, 0, 32;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002110e24b910_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000002110e24beb0_0, 0, 5;
    %delay 10000, 0;
    %delay 50000, 0;
    %vpi_call 2 84 "$stop" {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "RegisterFile_tb.v";
    "RegisterFile.v";
