# This file is automatically generated.
# It contains project source information necessary for synthesis and implementation.

# XDC: C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaInterconnect3S2M/src/rvfpganexys.xdc

# XDC: C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaInterconnect3S2M/src/LiteDRAM/liteDRAM.xdc

# Block Designs: bd/interconnect3s2m/interconnect3s2m.bd
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==interconnect3s2m || ORIG_REF_NAME==interconnect3s2m} -quiet] -quiet

# IP: bd/interconnect3s2m/ip/interconnect3s2m_xbar_0/interconnect3s2m_xbar_0.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==interconnect3s2m_xbar_0 || ORIG_REF_NAME==interconnect3s2m_xbar_0} -quiet] -quiet

# IP: bd/interconnect3s2m/ip/interconnect3s2m_axi_interconnect_0_0/interconnect3s2m_axi_interconnect_0_0.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==interconnect3s2m_axi_interconnect_0_0 || ORIG_REF_NAME==interconnect3s2m_axi_interconnect_0_0} -quiet] -quiet

# IP: bd/interconnect3s2m/ip/interconnect3s2m_s00_data_fifo_0/interconnect3s2m_s00_data_fifo_0.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==interconnect3s2m_s00_data_fifo_0 || ORIG_REF_NAME==interconnect3s2m_s00_data_fifo_0} -quiet] -quiet

# IP: bd/interconnect3s2m/ip/interconnect3s2m_s01_data_fifo_0/interconnect3s2m_s01_data_fifo_0.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==interconnect3s2m_s01_data_fifo_0 || ORIG_REF_NAME==interconnect3s2m_s01_data_fifo_0} -quiet] -quiet

# IP: bd/interconnect3s2m/ip/interconnect3s2m_s02_data_fifo_0/interconnect3s2m_s02_data_fifo_0.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==interconnect3s2m_s02_data_fifo_0 || ORIG_REF_NAME==interconnect3s2m_s02_data_fifo_0} -quiet] -quiet

# XDC: c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaInterconnect3S2M/rvfpga_interconnect3s2m/rvfpga_interconnect3s2m.gen/sources_1/bd/interconnect3s2m/interconnect3s2m_ooc.xdc
