# compile vhdl design source files
vhdl xil_defaultlib  "../../../../src/concurrent_signal.vhd"
vhdl xil_defaultlib  "../../../../src/tb_concurrent_signal.vhd"

# Do not sort compile order
nosort
