<def f='llvm/llvm/lib/Target/AMDGPU/AMDGPUArgumentUsageInfo.h' l='61' ll='64' type='unsigned int llvm::ArgDescriptor::getRegister() const'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUArgumentUsageInfo.cpp' l='29' u='c' c='_ZNK4llvm13ArgDescriptor5printERNS_11raw_ostreamEPKNS_18TargetRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineFunctionInfo.h' l='324' u='c' c='_ZN4llvm21SIMachineFunctionInfo15addWorkGroupIDXEv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineFunctionInfo.h' l='330' u='c' c='_ZN4llvm21SIMachineFunctionInfo15addWorkGroupIDYEv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineFunctionInfo.h' l='336' u='c' c='_ZN4llvm21SIMachineFunctionInfo15addWorkGroupIDZEv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineFunctionInfo.h' l='342' u='c' c='_ZN4llvm21SIMachineFunctionInfo16addWorkGroupInfoEv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineFunctionInfo.h' l='362' u='c' c='_ZN4llvm21SIMachineFunctionInfo31addPrivateSegmentWaveByteOffsetEv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineFunctionInfo.h' l='448' u='c' c='_ZNK4llvm21SIMachineFunctionInfo15getPreloadedRegENS_21AMDGPUFunctionArgInfo14PreloadedValueE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineFunctionInfo.h' l='468' u='c' c='_ZNK4llvm21SIMachineFunctionInfo41getPrivateSegmentWaveByteOffsetSystemSGPREv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineFunctionInfo.h' l='514' u='c' c='_ZNK4llvm21SIMachineFunctionInfo19getQueuePtrUserSGPREv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineFunctionInfo.h' l='518' u='c' c='_ZNK4llvm21SIMachineFunctionInfo28getImplicitBufferPtrUserSGPREv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineFunctionInfo.h' l='634' u='c' c='_ZNK4llvm21SIMachineFunctionInfo18getWorkGroupIDSGPREj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineFunctionInfo.h' l='637' u='c' c='_ZNK4llvm21SIMachineFunctionInfo18getWorkGroupIDSGPREj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineFunctionInfo.h' l='640' u='c' c='_ZNK4llvm21SIMachineFunctionInfo18getWorkGroupIDSGPREj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUISelLowering.cpp' l='4237' u='c' c='_ZNK4llvm20AMDGPUTargetLowering14loadInputValueERNS_12SelectionDAGEPKNS_19TargetRegisterClassENS_3EVTERKNS_5SDLocERKNS_13ArgDescriptorE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='1336' u='c' c='_ZNK4llvm16SITargetLowering24lowerKernArgParameterPtrERNS_12SelectionDAGERKNS_5SDLocENS_7SDValueEm'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='1482' u='c' c='_ZNK4llvm16SITargetLowering17getPreloadedValueERNS_12SelectionDAGERKNS_21SIMachineFunctionInfoENS_3EVTENS_21AMDGPUFunctionArgInfo14PreloadedValueE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='2398' u='c' c='_ZNK4llvm16SITargetLowering17passSpecialInputsERNS_14TargetLowering16CallLoweringInfoERNS_7CCStateERKNS_21SIMachineFunctionInfoERNS_15SmallVectorImplI3438745'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineFunctionInfo.cpp' l='177' u='c' c='_ZN4llvm21SIMachineFunctionInfo23addPrivateSegmentBufferERKNS_14SIRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineFunctionInfo.cpp' l='184' u='c' c='_ZN4llvm21SIMachineFunctionInfo14addDispatchPtrERKNS_14SIRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineFunctionInfo.cpp' l='191' u='c' c='_ZN4llvm21SIMachineFunctionInfo11addQueuePtrERKNS_14SIRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineFunctionInfo.cpp' l='199' u='c' c='_ZN4llvm21SIMachineFunctionInfo20addKernargSegmentPtrERKNS_14SIRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineFunctionInfo.cpp' l='206' u='c' c='_ZN4llvm21SIMachineFunctionInfo13addDispatchIDERKNS_14SIRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineFunctionInfo.cpp' l='213' u='c' c='_ZN4llvm21SIMachineFunctionInfo18addFlatScratchInitERKNS_14SIRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineFunctionInfo.cpp' l='220' u='c' c='_ZN4llvm21SIMachineFunctionInfo20addImplicitBufferPtrERKNS_14SIRegisterInfoE'/>
