Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug all --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot testbench_func_synth xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'override' on this module [C:/Users/andrew/Downloads/n64_gamecat/gamecat_fpga/gamecat_fpga.srcs/sim_1/new/testbench.v:51]
ERROR: [VRFC 10-8530] module 'LUT1(INIT=2'b01)' is ignored due to previous errors [/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/LUT1.v:27]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
