# src/simulation/netlist_generator.py

"""G√©n√©rateur de netlists SPICE pour la caract√©risation des cellules standard
Auteurs : Vincent Cauquil (vincent.cauquil@cpe.fr)
          L√©onard Anselme (leonard.anselme@cpe.fr)

Assist√© par IA (Copilote - Claude 3.5 - Gemini Pro)

Date : Novembre 2025 - Janvier 2026

class SimulationConfig:
    dataclass pour la configuration de simulation

class GateLogic:
    dataclass pour d√©finir la logique d'une porte

class TransitionTest:
    dataclass pour stocker les tests de transition

class NetlistGenerator:
    g√©n√®re des netlists SPICE pour caract√©risation

"""
# libre de gestion des netlists SPICE pour la caract√©risation des cellules standard
from pathlib import Path
from typing import List, Tuple, Optional, Dict, Callable
from dataclasses import dataclass
import re

@dataclass
class SimulationConfig:
    """Configuration de simulation"""
    vdd: float = 1.8
    temp: float = 27
    cload: float = 10e-15  
    corner: str = "tt"
    trise: float = 100e-12
    tfall: float = 100e-12
    test_duration : float = 2e-9
    settling_time : float = 1e-9
    tran_step: str = "10p"  

    # Options de convergence
    rel_tol: float = 1e-3
    abs_tol: float = 1e-12
    vntol: float = 1e-6
    gmin: float = 1e-15
    method: str = "gear"

@dataclass
class GateLogic:
    """D√©finit la logique d'une porte"""
    function: Callable
    transition_states: Dict[str, str]

@dataclass
class TransitionTest:
    """D√©finit un test de transition"""
    name: str
    input_signals: Dict[str, str]
    measures: List[str]

class NetlistGenerator:
    """G√©n√®re des netlists SPICE pour caract√©risation"""

    def __init__(self, pdk_manager, output_dir: Optional[Path] = None,  verbose: bool = False):
        self.pdk = pdk_manager
        self.verbose = verbose

        if output_dir is None:
            self.output_dir = self.pdk.pdk_root / "libs.tech" / "ngspice"
        else:
            self.output_dir = Path(output_dir)

        self.output_dir.mkdir(parents=True, exist_ok=True)
        self.lib_spice = self.pdk.pdk_root / "libs.ref" / "sky130_fd_sc_hd" / "spice" / "sky130_fd_sc_hd.spice"
        
        # D√©finition des portes logiques
        self.gate_logic = {
            'inv': GateLogic(lambda a: not a, {'enable': {}}),
            'buf': GateLogic(lambda a: a, {'enable': {}}),
            'nand': GateLogic(lambda *x: not all(x), {'enable': {'others': '1'}}),
            'nor': GateLogic(lambda *x: not any(x), {'enable': {'others': '0'}}),
            'and': GateLogic(lambda *x: all(x), {'enable': {'others': '1'}}),
            'or': GateLogic(lambda *x: any(x), {'enable': {'others': '0'}}),
            'xor': GateLogic(lambda *x: sum(x) % 2 == 1, {'enable': {'others': '0'}}),
            'xnor': GateLogic(lambda *x: sum(x) % 2 == 0, {'enable': {'others': '0'}}),
        }

    def _identify_inverted_inputs(self, cell_name: str, inputs: List[str]) -> Dict[str, bool]:
        """
        Identifie quelles entr√©es sont invers√©es dans le nom de la cellule par :
        1. Le suffixe '_N' dans le nom du port (prioritaire)
        2. La convention Sky130 (derni√®res lettres avec 'b')
        Exemples:
        - or2b_1 ‚Üí B invers√© ‚Üí {'A': False, 'B': True}
        - or3b_1 ‚Üí B invers√© ‚Üí {'A': False, 'B': True, 'C': False}
        - and2bb_1 ‚Üí A et B invers√©s ‚Üí {'A': True, 'B': True}        
        """
        inverted = {inp: False for inp in inputs}
        
        for inp in inputs:
            if inp.upper().endswith('_N'):
                inverted[inp] = True
        
        # Si des inversions trouv√©es par _N, on s'arr√™te l√†
        if any(inverted.values()):
            return inverted
        
        # Convention Sky130
        #  Par convention SKY130: les derni√®res entr√©es sont invers√©es
        #   or2b_1 : A OR ~B (B est invers√©)
        #   or3b_1 : A OR B OR ~C (C est invers√©)
        #   and2bb_1 : ~A AND ~B (A et B invers√©s) 
        cell_lower = cell_name.lower()
        for gate in ['nand', 'nor', 'and', 'or', 'xor', 'xnor']:
            if gate in cell_lower:
                pattern = rf'{gate}(\d+)(b+)'
                match = re.search(pattern, cell_lower)
                
                if match:
                    n_inverted = len(match.group(2))
                    
                    if n_inverted >= len(inputs):
                        for inp in inputs:
                            inverted[inp] = True
                    elif n_inverted > 0:
                        for i in range(n_inverted):
                            inv_idx = len(inputs) - n_inverted + i
                            if inv_idx < len(inputs):
                                inverted[inputs[inv_idx]] = True
                break
        
        return inverted

    def _get_base_gate_type(self, cell_name: str) -> str:
        """Extrait le type de porte de base (sans consid√©rer les inversions)"""
        cell_lower = cell_name.lower()
        
        # Ordre important: compos√©s d'abord
        for gate in ['xnor', 'xor', 'nand', 'nor', 'and', 'or', 'buf', 'inv']:
            if gate in cell_lower:
                return gate
        
        raise ValueError(f"Type de porte non reconnu: {cell_name}")

    def _get_gate_type(self, cell_name: str) -> str:
        """Extrait le type de porte (alias pour compatibilit√©)"""
        return self._get_base_gate_type(cell_name)

    def _parse_transition(self, signal: str) -> Tuple[str, str]:
        """Parse '0‚Üí1', '1‚Üí0' ou '1'"""
        if "‚Üí" in signal:
            parts = signal.split("‚Üí")
            if parts[0] == "0" and parts[1] == "1":
                return ("rise", "0")
            elif parts[0] == "1" and parts[1] == "0":
                return ("fall", "1")
        return ("static", signal)

    def generate_netlist(
        self,
        cell_name: str,
        config: SimulationConfig = SimulationConfig(),
        transitions: Optional[List[TransitionTest]] = None
    ) -> Path:
        """G√©n√®re une netlist de caract√©risation """

        output_file = self.output_dir / f"{cell_name}_delay.spice"

        if transitions is None:
            transitions = self._generate_default_transitions(cell_name)

        ports_info = self._get_cell_ports(cell_name)
        input_pins = ports_info['input_list']
        output_pin = ports_info['output']
        all_ports_ordered = ports_info['all_ports']

        # ===== EN-T√äTE =====
        netlist_lines = [
            f"* Cell Characterization: {cell_name}",
            f"* Generated by NetlistGenerator",
            f"* Corner: {config.corner}, VDD={config.vdd}V, Temp={config.temp}¬∞C",
            "",
            "* ===== CONVERGENCE OPTIONS =====",
            f".option reltol={config.rel_tol}",
            f".option abstol={config.abs_tol}",
            f".option vntol={config.vntol}",
            f".option gmin={config.gmin}",
            f".option method={config.method}",
            "",
            "* ===== PDK LIBRARY =====",
            f".lib sky130.lib.spice {config.corner}",
            "",
            "* ===== CELL LIBRARY =====",
            f".include {self.lib_spice}",
            "",
            "* ===== PARAMETERS =====",
            f".param SUPPLY={config.vdd}",
            f".param CLOAD={config.cload}",
            f".param TRISE={config.trise}",
            f".param TFALL={config.tfall}",
            "",
            f".temp {config.temp}",
            "",
        ]

        # ===== ALIMENTATIONS =====
        netlist_lines.extend([
            "* ===== POWER SUPPLIES =====",
            "Vdd VPWR 0 DC {SUPPLY}",
            "Vss VGND 0 DC 0",
            "Vpb VPB 0 DC {SUPPLY}",
            "Vnb VNB 0 DC 0",
            "",
        ])

        # ===== G√âN√âRATION PWL =====

        
        pin_states = {pin: 0.0 for pin in input_pins}
        pwl_data = {pin: [(0, 0.0)] for pin in input_pins}

        for test_idx, test in enumerate(transitions):
            test_start = test_idx * (config.test_duration + config.settling_time)
            transition_time = test_start + 0.5e-9

            for pin in input_pins:
                signal = test.input_signals.get(pin, None)
                if signal is None:
                    continue

                trans_type, target = self._parse_transition(signal)

                if trans_type == "static":
                    target_voltage = float(target) * config.vdd
                    if pin_states[pin] != target_voltage:
                        self._safe_add(pwl_data[pin], test_start, pin_states[pin])
                        self._safe_add(pwl_data[pin], test_start + 1e-12, target_voltage)
                        pin_states[pin] = target_voltage

                elif trans_type == "rise":
                    if pin_states[pin] != 0:
                        self._safe_add(pwl_data[pin], test_start, pin_states[pin])
                        self._safe_add(pwl_data[pin], test_start + 1e-12, 0.0)

                    self._safe_add(pwl_data[pin], transition_time, 0.0)
                    self._safe_add(pwl_data[pin], transition_time + config.trise, config.vdd)
                    pin_states[pin] = config.vdd

                elif trans_type == "fall":
                    if pin_states[pin] != config.vdd:
                        self._safe_add(pwl_data[pin], test_start, pin_states[pin])
                        self._safe_add(pwl_data[pin], test_start + 1e-12, config.vdd)

                    self._safe_add(pwl_data[pin], transition_time, config.vdd)
                    self._safe_add(pwl_data[pin], transition_time + config.tfall, 0.0)
                    pin_states[pin] = 0.0

            test_end = test_start + config.test_duration
            for pin in input_pins:
                self._safe_add(pwl_data[pin], test_end, pin_states[pin])

        # ===== SOURCES PWL =====
        netlist_lines.append("* ===== INPUT SIGNALS (PWL) =====")

        for pin in input_pins:
            pwl_parts = []
            prev_v = None
            
            for t, v in pwl_data[pin]:
                t_ns = round(t * 1e9, 3)  # ‚Üê Arrondir √† 3 d√©cimales
                
                if prev_v is not None and v != prev_v:
                    # D√©but de transition
                    pwl_parts.append(f"{t_ns:.3f}n {prev_v:.1f}")
                    
                    # Fin de transition avec slew
                    slew_param = "TRISE" if v > prev_v else "TFALL"
                    pwl_parts.append(f"'{t_ns:.3f}n+{slew_param}' {v:.1f}")
                else:
                    # Niveau stable
                    pwl_parts.append(f"{t_ns:.3f}n {v:.1f}")
                
                prev_v = v
            
            pwl_str = " ".join(pwl_parts)
            netlist_lines.append(f"V{pin} {pin.lower()} 0 PWL({pwl_str})")

        netlist_lines.append("")

        # ===== INSTANCIATION DUT =====
        dut_connections = self._build_dut_connections(self, all_ports_ordered)

        netlist_lines.extend([
            "* ===== DEVICE UNDER TEST =====",
            f"XCELL {' '.join(dut_connections)} {cell_name}",
            "",
            "* ===== OUTPUT LOAD =====",
            f"CL {output_pin.lower()} 0 {{CLOAD}}",
            "",
        ])

        # ===== MESURES DE D√âLAI =====
        netlist_lines.append("* ===== DELAY MEASUREMENTS =====")
        threshold = config.vdd / 2

        for test_idx, test in enumerate(transitions):
            t_start = test_idx * (config.test_duration + config.settling_time)
            t_end = t_start + config.test_duration

            netlist_lines.append(f"* Test {test_idx + 1}: {test.name}")

            for measure in test.measures:
                # Remplacer {{SUPPLY/2}}
                adapted = measure.replace("{{SUPPLY/2}}", str(threshold))
                
                # ‚úÖ Rendre le nom unique en ajoutant _t{numero}
                parts = adapted.split()
                if len(parts) >= 3 and parts[0] == '.meas':
                    # parts[0] = '.meas'
                    # parts[1] = 'tran'
                    # parts[2] = 'tplh' ou 'tphl'
                    measure_name = parts[2]
                    unique_name = f"{measure_name}_t{test_idx+1}"
                    parts[2] = unique_name
                    adapted = ' '.join(parts)
                
                # Ajouter FROM/TO
                adapted += f" FROM={t_start*1e9:.3f}n TO={t_end*1e9:.3f}n"
                netlist_lines.append(adapted)

            netlist_lines.append("")

        # ===== MESURES DE CONSOMMATION ===== 
        netlist_lines.append("* ===== POWER MEASUREMENTS =====")

        total_time = len(transitions) * (config.test_duration + config.settling_time)
        total_time_ns = total_time * 1e9

        # √ânergie dynamique totale
        netlist_lines.append(
            f".meas TRAN energy_dyn INTEG PAR('v(VPWR) * -i(Vdd)') "
            f"FROM=0n TO={total_time_ns:.3f}n"
        )

        # √ânergie par transition (optionnel mais utile)
        for test_idx, test in enumerate(transitions):
            t_start = test_idx * (config.test_duration + config.settling_time)
            t_end = t_start + config.test_duration

            netlist_lines.append(
                f".meas TRAN energy_test{test_idx+1} INTEG PAR('v(VPWR) * -i(Vdd)') "
                f"FROM={t_start*1e9:.3f}n TO={t_end*1e9:.3f}n"
            )


        # ===== SIMULATION =====
        netlist_lines.extend([
            "* ===== TRANSIENT ANALYSIS =====",
            f".tran {config.tran_step} {total_time_ns:.3f}n",
        ])
        # ===== SECTION CONTROL =====
        netlist_lines.extend([
            "",".control","run",".endc","",".end"
        ])

        output_file.write_text("\n".join(netlist_lines))
        return output_file

    def _safe_add(self, pts: List[Tuple[float, float]], t: float, v: float):
        """Ajoute un point PWL uniquement si t est croissant"""
        if not pts or pts[-1][0] < t:
            pts.append((t, v))

    def _get_cell_ports(self, cell_name: str) -> dict:
        """Extrait les ports d'une cellule du fichier SPICE"""
        with open(self.lib_spice, 'r') as f:
            lines = f.readlines()

        in_cell = False
        ports_lines = []

        for line in lines:
            line = line.strip()
            if line.lower().startswith(f'.subckt {cell_name.lower()}'):
                in_cell = True
                parts = line.split(maxsplit=2)
                if len(parts) > 2:
                    ports_lines.append(parts[2])
                continue
            if in_cell and line.startswith('+'):
                ports_lines.append(line[1:].strip())
                continue
            if in_cell:
                break

        if not ports_lines:
            raise ValueError(f"Cellule {cell_name} introuvable dans {self.lib_spice}")

        ports_text = ' '.join(ports_lines)
        all_ports = ports_text.split()

        power_ports = {'VPWR', 'VGND', 'VPB', 'VNB', 'VDD', 'VSS'}
        signal_ports = [p for p in all_ports if p.upper() not in power_ports]

        output_port = signal_ports[-1]
        input_ports = signal_ports[:-1]

        return {
            'inputs': ' '.join(input_ports),
            'output': output_port,
            'all_ports': all_ports,
            'input_list': input_ports
        }

    def _generate_default_transitions(self, cell_name: str) -> List[TransitionTest]:
        """G√©n√®re les tests par d√©faut de mani√®re g√©n√©rique"""
        try:
            ports = self._get_cell_ports(cell_name)
            inputs = ports['input_list']
            output = ports['output']
            gate_type = self._get_base_gate_type(cell_name)
            logic = self.gate_logic[gate_type]
            
            # Identifier les entr√©es invers√©es
            inverted_map = self._identify_inverted_inputs(cell_name, inputs)
            
        except Exception as e:
            print(f"‚ö†Ô∏è  Erreur g√©n√©ration transitions pour {cell_name}: {e}")
            return []

        n_inputs = len(inputs)

        if n_inputs == 1:
            is_inverted = inverted_map.get(inputs[0], False)
            return self._generate_single_input_transitions(
                inputs[0], output, logic, is_inverted
            )
        else:
            return self._generate_multi_input_transitions(
                inputs, output, logic, inverted_map
            )

    def _generate_single_input_transitions(
        self, 
        input_pin: str, 
        output_pin: str, 
        logic: GateLogic,
        is_inverted: bool = False
    ) -> List[TransitionTest]:
        """G√©n√®re transitions pour porte 1 entr√©e"""
        
        # Si l'entr√©e est invers√©e, inverser les valeurs logiques
        if is_inverted:
            out_0 = logic.function(True)   # Input physique 0 = logique 1
            out_1 = logic.function(False)  # Input physique 1 = logique 0
        else:
            out_0 = logic.function(False)
            out_1 = logic.function(True)

        # Rise transition (0‚Üí1 physique)
        metric_rise = "tplh" if out_1 else "tphl"
        targ_edge_rise = "RISE" if out_1 else "FALL"

        # Fall transition (1‚Üí0 physique)
        metric_fall = "tphl" if not out_0 else "tplh"
        targ_edge_fall = "FALL" if not out_0 else "RISE"

        return [
            TransitionTest(
                name=f"{input_pin}: 0‚Üí1 ‚Üí {output_pin}: {int(out_0)}‚Üí{int(out_1)} ({metric_rise})",
                input_signals={input_pin: "0‚Üí1"},
                measures=[
                    f".meas tran {metric_rise} TRIG v({input_pin.lower()}) VAL='{{{{SUPPLY/2}}}}' RISE=1 "
                    f"TARG v({output_pin.lower()}) VAL='{{{{SUPPLY/2}}}}' {targ_edge_rise}=1",
                    *self._generate_slew_measures(input_pin, output_pin, "RISE")
                ]
            ),
            TransitionTest(
                name=f"{input_pin}: 1‚Üí0 ‚Üí {output_pin}: {int(out_1)}‚Üí{int(out_0)} ({metric_fall})",
                input_signals={input_pin: "1‚Üí0"},
                measures=[
                    f".meas tran {metric_fall} TRIG v({input_pin.lower()}) VAL='{{{{SUPPLY/2}}}}' FALL=1 "
                    f"TARG v({output_pin.lower()}) VAL='{{{{SUPPLY/2}}}}' {targ_edge_fall}=1",
                    *self._generate_slew_measures(input_pin, output_pin, "FALL")
                ]
            )
        ]

    def _generate_multi_input_transitions(
        self,
        inputs: List[str],
        output: str,
        logic: GateLogic,
        inverted_map: Dict[str, bool]
    ) -> List[TransitionTest]:
        """G√©n√®re transitions pour porte N entr√©es avec support des inversions"""

        transitions = []
        n_inputs = len(inputs)
        enable_state_logical = logic.transition_states['enable'].get('others', '0')

        for idx, active_input in enumerate(inputs):
            is_active_inverted = inverted_map.get(active_input, False)
          
            other_inputs = {}
            for inp in inputs:
                if inp != active_input:
                    is_other_inverted = inverted_map.get(inp, False)
                    
                    # √âtat logique d√©sir√© (de la d√©finition de la porte)
                    logical_state = enable_state_logical
                    
                    # √âtat physique √† appliquer (inverser si l'entr√©e est invers√©e)
                    if is_other_inverted:
                        # Si on veut logical=1 et que l'entr√©e est invers√©e, mettre phys=0
                        physical_state = '0' if logical_state == '1' else '1'
                    else:
                        physical_state = logical_state
                    
                    other_inputs[inp] = physical_state

            # === CALCUL DES √âTATS LOGIQUES ===
            def build_logical_state(physical_states: List[bool]) -> List[bool]:
                """Convertit √©tats physiques en √©tats logiques"""
                logical = []
                for i, inp in enumerate(inputs):
                    phys_val = physical_states[i]
                    if inverted_map.get(inp, False):
                        logical.append(not phys_val)
                    else:
                        logical.append(phys_val)
                return logical

            # === √âTAT INITIAL : active_input=0 (physique), others=enable (logique) ===
            phys_initial = []
            for i, inp in enumerate(inputs):
                if i == idx:
                    # L'entr√©e active commence √† 0 (physique)
                    phys_initial.append(False)
                else:
                    # Les autres entr√©es √† l'√©tat d'activation (logique)
                    is_other_inv = inverted_map.get(inp, False)
                    logical_val = (enable_state_logical == '1')
                    
                    if is_other_inv:
                        # Inverser pour obtenir la valeur logique d√©sir√©e
                        phys_initial.append(not logical_val)
                    else:
                        phys_initial.append(logical_val)
            
            logic_initial = build_logical_state(phys_initial)
            out_initial = logic.function(*logic_initial)

            # === √âTAT APR√àS RISE : active_input=1 ===
            phys_after_rise = phys_initial.copy()
            phys_after_rise[idx] = True
            logic_after_rise = build_logical_state(phys_after_rise)
            out_after_rise = logic.function(*logic_after_rise)

            # === √âTAT AVANT FALL : active_input=1 ===
            phys_before_fall = []
            for i, inp in enumerate(inputs):
                if i == idx:
                    phys_before_fall.append(True)
                else:
                    is_other_inv = inverted_map.get(inp, False)
                    logical_val = (enable_state_logical == '1')
                    
                    if is_other_inv:
                        phys_before_fall.append(not logical_val)
                    else:
                        phys_before_fall.append(logical_val)
            
            logic_before_fall = build_logical_state(phys_before_fall)
            out_before_fall = logic.function(*logic_before_fall)

            # === √âTAT APR√àS FALL : active_input=0 ===
            phys_after_fall = phys_initial.copy()
            logic_after_fall = build_logical_state(phys_after_fall)
            out_after_fall = logic.function(*logic_after_fall)

            # === TRANSITION RISE (0‚Üí1 physique) ===
            if out_initial != out_after_rise:
                metric = "tplh" if out_after_rise else "tphl"
                targ_edge = "RISE" if out_after_rise else "FALL"

                inv_marker = "~" if is_active_inverted else ""
                transitions.append(TransitionTest(
                    name=f"{active_input}: 0‚Üí1{inv_marker}, others={enable_state_logical}(log) ‚Üí {output}: {int(out_initial)}‚Üí{int(out_after_rise)} ({metric})",
                    input_signals={active_input: "0‚Üí1", **other_inputs},
                    measures=[
                        f".meas tran {metric} TRIG v({active_input.lower()}) VAL='{{{{SUPPLY/2}}}}' RISE=1 "
                        f"TARG v({output.lower()}) VAL='{{{{SUPPLY/2}}}}' {targ_edge}=1",
                        *self._generate_slew_measures(active_input, output, "RISE")
                    ]
                ))

            # === TRANSITION FALL (1‚Üí0 physique) ===
            if out_before_fall != out_after_fall:
                metric = "tphl" if not out_after_fall else "tplh"
                targ_edge = "FALL" if not out_after_fall else "RISE"

                inv_marker = "~" if is_active_inverted else ""
                transitions.append(TransitionTest(
                    name=f"{active_input}: 1‚Üí0{inv_marker}, others={enable_state_logical}(log) ‚Üí {output}: {int(out_before_fall)}‚Üí{int(out_after_fall)} ({metric})",
                    input_signals={active_input: "1‚Üí0", **other_inputs},
                    measures=[
                        f".meas tran {metric} TRIG v({active_input.lower()}) VAL='{{{{SUPPLY/2}}}}' FALL=1 "
                        f"TARG v({output.lower()}) VAL='{{{{SUPPLY/2}}}}' {targ_edge}=1",
                        *self._generate_slew_measures(active_input, output, "FALL")
                    ]
                ))

        return transitions

    def _generate_slew_measures(self, input_pin: str, output_pin: str, transition: str) -> List[str]:
        """G√©n√®re les mesures de slew pour une transition donn√©e

        Args:
            input_pin: Nom du pin d'entr√©e
            output_pin: Nom du pin de sortie
            transition: Transition ('RISE' ou 'FALL')
        """
        if transition == "RISE":  # 0‚Üí1
            return [
                # Input rise
                f".meas tran slew_in_rise TRIG v({input_pin}) VAL='0.2*SUPPLY' RISE=1 "
                f"TARG v({input_pin}) VAL='0.8*SUPPLY' RISE=1",

                # Output FALL (inverter effect)
                f".meas tran slew_out_fall TRIG v({output_pin}) VAL='0.8*SUPPLY' FALL=1 "
                f"TARG v({output_pin}) VAL='0.2*SUPPLY' FALL=1",
            ]

        else:  # FALL = 1‚Üí0
            return [
                # Input fall
                f".meas tran slew_in_fall TRIG v({input_pin}) VAL='0.8*SUPPLY' FALL=1 "
                f"TARG v({input_pin}) VAL='0.2*SUPPLY' FALL=1",

                # Output RISE (inverter effect)
                f".meas tran slew_out_rise TRIG v({output_pin}) VAL='0.2*SUPPLY' RISE=1 "
                f"TARG v({output_pin}) VAL='0.8*SUPPLY' RISE=1",
            ]

    def generate_characterization_netlist(
        self,
        cell_name: str,
        output_path: str,
        config: SimulationConfig = SimulationConfig(),
        transitions: Optional[List[TransitionTest]] = None
    ) -> str:
        """
        G√©n√®re une netlist SPICE pour caract√©risation AVEC transistors modifiables
        
        IMPORTANT: Cette m√©thode g√©n√®re une netlist o√π les transistors du DUT
        sont explicitement instanci√©s (pas de sous-circuit), ce qui permet
        √† CellModifier de modifier les largeurs.
        
        Args:
            cell_name: Nom de la cellule (ex: "sky130_fd_sc_hd__inv_1")
            output_path: Chemin de sortie de la netlist
            config: Configuration de simulation
            transitions: Tests personnalis√©s (None = g√©n√©ration auto)
        
        Returns:
            str: Chemin de la netlist g√©n√©r√©e
        
        Example:
            >>> gen = NetlistGenerator(pdk)
            >>> path = gen.generate_characterization_netlist(
            ...     "sky130_fd_sc_hd__inv_1",
            ...     "delay",
            ...     "/tmp/inv_delay.sp"
            ... )
            >>> # La netlist contient:
            >>> # M1 Y A VPWR VPWR sky130_fd_pr__pfet_01v8 w=1.0u l=0.15u
            >>> # M2 Y A VGND VGND sky130_fd_pr__nfet_01v8 w=0.65u l=0.15u
        """
        
        output_file = Path(output_path)
        output_file.parent.mkdir(parents=True, exist_ok=True)
        
        # R√©cup√©rer les ports et transitions
        if transitions is None:
            transitions = self._generate_default_transitions(cell_name)
        
        ports_info = self._get_cell_ports(cell_name)
        input_pins = ports_info['input_list']
        output_pin = ports_info['output']
        
        # ===== EN-T√äTE =====
        netlist_lines = [
            f"* Cell Characterization: {cell_name}",
            f"* Generated by NetlistGenerator (modifiable version)",
            f"* Corner: {config.corner}, VDD={config.vdd}V, Temp={config.temp}¬∞C",
            "",
            f".options parser scale=1E-12 * Set w/L unit to pm",
            "",
            "* ===== CONVERGENCE OPTIONS =====",
            f".option reltol={config.rel_tol}",
            f".option abstol={config.abs_tol}",
            f".option vntol={config.vntol}",
            f".option gmin={config.gmin}",
            f".option method={config.method}",
            "",
            "* ===== PDK LIBRARY =====",
            f".lib {self.pdk.pdk_root}/libs.tech/ngspice/sky130.lib.spice {config.corner}",
            "",
            "* ===== PARAMETERS =====",
            f".param SUPPLY={config.vdd}",
            f".param CLOAD={config.cload}",
            f".param TRISE={config.trise}",
            f".param TFALL={config.tfall}",
            "",
            f".temp {config.temp}",
            "",
        ]
        
        # ===== ALIMENTATIONS =====
        netlist_lines.extend([
            "* ===== POWER SUPPLIES =====",
            "Vdd VPWR 0 DC {SUPPLY}",
            "Vss VGND 0 DC 0",
            "Vpb VPB 0 DC {SUPPLY}",
            "Vnb VNB 0 DC 0",
            "",
        ])
        
        # ===== G√âN√âRATION PWL (r√©utiliser votre code existant) =====        
        pin_states = {pin: 0.0 for pin in input_pins}
        pwl_data = {pin: [(0, 0.0)] for pin in input_pins}
        
        for test_idx, test in enumerate(transitions):
            test_start = test_idx * (config.test_duration + config.settling_time)
            transition_time = test_start + 0.5e-9
            
            for pin in input_pins:
                signal = test.input_signals.get(pin, None)
                if signal is None:
                    continue
                
                trans_type, target = self._parse_transition(signal)
                
                if trans_type == "static":
                    target_voltage = float(target) * config.vdd
                    if pin_states[pin] != target_voltage:
                        self._safe_add(pwl_data[pin], test_start, pin_states[pin])
                        self._safe_add(pwl_data[pin], test_start + 1e-12, target_voltage)
                        pin_states[pin] = target_voltage
                
                elif trans_type == "rise":
                    if pin_states[pin] != 0:
                        self._safe_add(pwl_data[pin], test_start, pin_states[pin])
                        self._safe_add(pwl_data[pin], test_start + 1e-12, 0.0)
                    
                    self._safe_add(pwl_data[pin], transition_time, 0.0)
                    self._safe_add(pwl_data[pin], transition_time + config.trise, config.vdd)
                    pin_states[pin] = config.vdd
                
                elif trans_type == "fall":
                    if pin_states[pin] != config.vdd:
                        self._safe_add(pwl_data[pin], test_start, pin_states[pin])
                        self._safe_add(pwl_data[pin], test_start + 1e-12, config.vdd)
                    
                    self._safe_add(pwl_data[pin], transition_time, config.vdd)
                    self._safe_add(pwl_data[pin], transition_time + config.tfall, 0.0)
                    pin_states[pin] = 0.0
            
            test_end = test_start + config.test_duration
            for pin in input_pins:
                self._safe_add(pwl_data[pin], test_end, pin_states[pin])
        
        # ===== SOURCES PWL =====
        netlist_lines.append("* ===== INPUT SIGNALS (PWL) =====")
        
        for pin in input_pins:
            pwl_parts = []
            prev_v = None
            
            for t, v in pwl_data[pin]:
                t_ns = round(t * 1e9, 3)
                
                if prev_v is not None and v != prev_v:
                    pwl_parts.append(f"{t_ns:.3f}n {prev_v:.1f}")
                    slew_param = "TRISE" if v > prev_v else "TFALL"
                    pwl_parts.append(f"'{t_ns:.3f}n+{slew_param}' {v:.1f}")
                else:
                    pwl_parts.append(f"{t_ns:.3f}n {v:.1f}")
                
                prev_v = v
            
            pwl_str = " ".join(pwl_parts)
            netlist_lines.append(f"V{pin} {pin.lower()} 0 PWL({pwl_str})")
        
        netlist_lines.append("")
        
        # ===== INSTANCIATION DUT (VERSION MODIFIABLE) =====
        netlist_lines.extend([
            "* ===== DEVICE UNDER TEST =====",
            f"* Original cell: {cell_name}",
            ""
        ])
        
        # üîß Extraire les transistors de la cellule
        transistors = self._extract_transistors_from_cell(cell_name)
        
        if not transistors:
            print(f"‚ö†Ô∏è  Impossible d'extraire les transistors de {cell_name}, utilisation du sous-circuit")
            dut_connections = self._build_dut_connections(ports_info['all_ports'])
            netlist_lines.append(f"XCELL {' '.join(dut_connections)} {cell_name}")
        else:
            for trans in transistors:
                netlist_lines.append(trans)
        
        netlist_lines.append("")
        
        # ===== OUTPUT LOAD =====
        netlist_lines.extend([
            "* ===== OUTPUT LOAD =====",
            f"CL {output_pin.lower()} 0 {{CLOAD}}",
            "",
        ])
        
        # ===== MESURES  =====
        netlist_lines.append("* ===== DELAY MEASUREMENTS =====")
        threshold = config.vdd / 2
        
        for test_idx, test in enumerate(transitions):
            t_start = test_idx * (config.test_duration + config.settling_time)
            t_end = t_start + config.test_duration
            
            netlist_lines.append(f"* Test {test_idx + 1}: {test.name}")
            
            for measure in test.measures:
                adapted = measure.replace("{{SUPPLY/2}}", str(threshold))
                
                parts = adapted.split()
                if len(parts) >= 3 and parts[0] == '.meas':
                    measure_name = parts[2]
                    unique_name = f"{measure_name}_t{test_idx+1}"
                    parts[2] = unique_name
                    adapted = ' '.join(parts)
                
                adapted += f" FROM={t_start*1e9:.3f}n TO={t_end*1e9:.3f}n"
                netlist_lines.append(adapted)
            
            netlist_lines.append("")
        
        # ===== MESURES DE CONSOMMATION =====
        netlist_lines.append("* ===== POWER MEASUREMENTS =====")
        
        total_time = len(transitions) * (config.test_duration + config.settling_time)
        total_time_ns = total_time * 1e9
        
        netlist_lines.append(
            f".meas TRAN energy_dyn INTEG PAR('v(VPWR) * -i(Vdd)') "
            f"FROM=0n TO={total_time_ns:.3f}n"
        )
        
        for test_idx, test in enumerate(transitions):
            t_start = test_idx * (config.test_duration + config.settling_time)
            t_end = t_start + config.test_duration

            netlist_lines.append(
                f".meas TRAN energy_test{test_idx+1} INTEG PAR('v(VPWR) * -i(Vdd)') "
                f"FROM={t_start*1e9:.3f}n TO={t_end*1e9:.3f}n"
            )
            
            stable_start = (t_end - 0.2e-9) * 1e9
            stable_end   = (t_end - 0.05e-9) * 1e9

            netlist_lines.append(
                f".meas TRAN power_leak_t{test_idx+1} AVG PAR('v(VPWR) * -i(Vdd)') "
                f"FROM={stable_start:.3f}n TO={stable_end:.3f}n"
    )
        
        # ===== SIMULATION =====
        netlist_lines.extend([
            "",
            "* ===== TRANSIENT ANALYSIS =====",
            f".tran {config.tran_step} {total_time_ns:.3f}n",
            "",
            ".control",
            "run",
            ".endc",
            "",
            ".end"
        ])
        
        # ===== √âCRITURE =====
        output_file.write_text("\n".join(netlist_lines))
        return str(output_file)

    def _extract_transistors_from_cell(self, cell_name: str) -> List[str]:
        """
        Extrait les lignes de transistors et retire le suffixe 'u' des param√®tres W et L.
        Exemple : w=6500u -> w=6500
        """
        try:
            with open(self.lib_spice, 'r') as f:
                lines = f.readlines()
            
            in_cell = False
            transistors = []
            clean_pattern = re.compile(r'\b(w|l)=([0-9\.\+\-eE]+)u', re.IGNORECASE)

            # Utilisation d'enumerate pour avoir l'index 'i' de fa√ßon s√ªre
            for i, line in enumerate(lines):
                line_stripped = line.strip()
                
                # D√©but du subcircuit
                if line_stripped.lower().startswith(f'.subckt {cell_name.lower()}'):
                    in_cell = True
                    continue
                
                # Fin du subcircuit
                if in_cell and line_stripped.lower().startswith('.ends'):
                    break
                
                # Ligne de transistor (commence par M ou X)
                if in_cell and (line_stripped.startswith('M') or line_stripped.startswith('X')):
                    full_line = line_stripped
                    
                    # Gestion multi-lignes avec '+'
                    # On utilise l'index 'i' courant pour regarder les lignes suivantes
                    current_idx = i
                    while full_line.endswith('\\') or (current_idx + 1 < len(lines) and lines[current_idx + 1].strip().startswith('+')):
                        current_idx += 1
                        next_line = lines[current_idx].strip()
                        
                        if next_line.startswith('+'):
                            # On ajoute la ligne suivante en sautant le '+'
                            full_line += ' ' + next_line[1:].strip()
                        else:
                            break

                    # Nettoyer les param√®tres w et l
                    full_line = clean_pattern.sub(r'\1=\2', full_line)
                    
                    transistors.append(full_line)
            
            return transistors
        
        except Exception as e:
            print(f"‚ö†Ô∏è  Erreur extraction transistors de {cell_name}: {e}")
            return []

    def extract_transistor_specs(self, cell_name: str) -> Dict[str, Dict[str, float]]:
        lines = self._extract_transistors_from_cell(cell_name)
        specs = {}

        # CORRECTION 1 : On retire le 'u' obligatoire du regex
        # On utilise (?:u)? pour dire "le u est optionnel" (au cas o√π)
        pattern = re.compile(
            r"^(X[\w\d]+)\s+.*?\s+(sky130_fd_pr__\w+).*?w=([\d\.e\+\-]+)(?:u)?.*?l=([\d\.e\+\-]+)(?:u)?",
            re.IGNORECASE
        )

        for line in lines:
            m = pattern.search(line)
            if not m:
                continue

            name, mtype, w_raw, l_raw = m.groups()

            # CORRECTION 2 : Conversion Picom√®tres -> M√®tres
            # Les chiffres bruts (ex: 650000) sont en unit√©s scale=1e-12
            specs[name] = {
                "type": mtype,
                "w": float(w_raw) * 1e-12,  # √âtait 1e-9
                "l": float(l_raw) * 1e-12,  # √âtait 1e-9
            }

        return specs


    def _build_dut_connections(self, all_ports: List[str]) -> List[str]:
        """Construit la liste des connexions pour le DUT"""
        dut_connections = []
        for port in all_ports:
            p_lower = port.lower()
            if p_lower in ['vpwr', 'vdd']:
                dut_connections.append('VPWR')  
            elif p_lower in ['vgnd', 'vss']:
                dut_connections.append('VGND')  
            elif p_lower == 'vpb':
                dut_connections.append('VPB')   
            elif p_lower == 'vnb':
                dut_connections.append('VNB')   
            else:
                dut_connections.append(p_lower)
        return dut_connections
