{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1554342050996 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1554342050996 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 03 19:40:50 2019 " "Processing started: Wed Apr 03 19:40:50 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1554342050996 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554342050996 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE10_LITE_ALU -c DE10_LITE_ALU " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE10_LITE_ALU -c DE10_LITE_ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554342050996 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1554342051637 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1554342051637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arithmetic.v 6 6 " "Found 6 design units, including 6 entities, in source file arithmetic.v" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "Arithmetic.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/Arithmetic.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554342064137 ""} { "Info" "ISGN_ENTITY_NAME" "2 ripple_carry_adder " "Found entity 2: ripple_carry_adder" {  } { { "Arithmetic.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/Arithmetic.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554342064137 ""} { "Info" "ISGN_ENTITY_NAME" "3 subtract " "Found entity 3: subtract" {  } { { "Arithmetic.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/Arithmetic.v" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554342064137 ""} { "Info" "ISGN_ENTITY_NAME" "4 multiply_by_2 " "Found entity 4: multiply_by_2" {  } { { "Arithmetic.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/Arithmetic.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554342064137 ""} { "Info" "ISGN_ENTITY_NAME" "5 divide_by_2 " "Found entity 5: divide_by_2" {  } { { "Arithmetic.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/Arithmetic.v" 99 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554342064137 ""} { "Info" "ISGN_ENTITY_NAME" "6 multiply " "Found entity 6: multiply" {  } { { "Arithmetic.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/Arithmetic.v" 112 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554342064137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554342064137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevensegment.v 1 1 " "Found 1 design units, including 1 entities, in source file sevensegment.v" { { "Info" "ISGN_ENTITY_NAME" "1 seven_segment " "Found entity 1: seven_segment" {  } { { "SevenSegment.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/SevenSegment.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554342064152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554342064152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparison.v 4 4 " "Found 4 design units, including 4 entities, in source file comparison.v" { { "Info" "ISGN_ENTITY_NAME" "1 equal " "Found entity 1: equal" {  } { { "Comparison.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/Comparison.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554342064183 ""} { "Info" "ISGN_ENTITY_NAME" "2 greater_than " "Found entity 2: greater_than" {  } { { "Comparison.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/Comparison.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554342064183 ""} { "Info" "ISGN_ENTITY_NAME" "3 less_than " "Found entity 3: less_than" {  } { { "Comparison.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/Comparison.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554342064183 ""} { "Info" "ISGN_ENTITY_NAME" "4 max " "Found entity 4: max" {  } { { "Comparison.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/Comparison.v" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554342064183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554342064183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logical.v 4 4 " "Found 4 design units, including 4 entities, in source file logical.v" { { "Info" "ISGN_ENTITY_NAME" "1 m_and " "Found entity 1: m_and" {  } { { "Logical.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/Logical.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554342064215 ""} { "Info" "ISGN_ENTITY_NAME" "2 m_or " "Found entity 2: m_or" {  } { { "Logical.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/Logical.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554342064215 ""} { "Info" "ISGN_ENTITY_NAME" "3 m_xor " "Found entity 3: m_xor" {  } { { "Logical.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/Logical.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554342064215 ""} { "Info" "ISGN_ENTITY_NAME" "4 m_not " "Found entity 4: m_not" {  } { { "Logical.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/Logical.v" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554342064215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554342064215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexer.v 4 4 " "Found 4 design units, including 4 entities, in source file multiplexer.v" { { "Info" "ISGN_ENTITY_NAME" "1 arithmetic_mux " "Found entity 1: arithmetic_mux" {  } { { "Multiplexer.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/Multiplexer.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554342064246 ""} { "Info" "ISGN_ENTITY_NAME" "2 logical_mux " "Found entity 2: logical_mux" {  } { { "Multiplexer.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/Multiplexer.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554342064246 ""} { "Info" "ISGN_ENTITY_NAME" "3 comparison_mux " "Found entity 3: comparison_mux" {  } { { "Multiplexer.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/Multiplexer.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554342064246 ""} { "Info" "ISGN_ENTITY_NAME" "4 main " "Found entity 4: main" {  } { { "Multiplexer.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/Multiplexer.v" 124 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554342064246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554342064246 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "magic.v(8) " "Verilog HDL information at magic.v(8): always construct contains both blocking and non-blocking assignments" {  } { { "magic.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/magic.v" 8 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1554342064277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "magic.v 1 1 " "Found 1 design units, including 1 entities, in source file magic.v" { { "Info" "ISGN_ENTITY_NAME" "1 magic_mode " "Found entity 1: magic_mode" {  } { { "magic.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/magic.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554342064277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554342064277 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "carry_out Arithmetic.v(80) " "Verilog HDL Implicit Net warning at Arithmetic.v(80): created implicit net for \"carry_out\"" {  } { { "Arithmetic.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/Arithmetic.v" 80 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554342064277 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "wire_add Arithmetic.v(162) " "Verilog HDL Implicit Net warning at Arithmetic.v(162): created implicit net for \"wire_add\"" {  } { { "Arithmetic.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/Arithmetic.v" 162 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554342064277 ""}
{ "Warning" "WSGN_SEARCH_FILE" "de10_lite_alu.v 1 1 " "Using design file de10_lite_alu.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE_ALU " "Found entity 1: DE10_LITE_ALU" {  } { { "de10_lite_alu.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/de10_lite_alu.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554342064480 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1554342064480 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE10_LITE_ALU " "Elaborating entity \"DE10_LITE_ALU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1554342064480 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 de10_lite_alu.v(65) " "Verilog HDL assignment warning at de10_lite_alu.v(65): truncated value with size 32 to match size of target (2)" {  } { { "de10_lite_alu.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/de10_lite_alu.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1554342064480 "|DE10_LITE_ALU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 de10_lite_alu.v(76) " "Verilog HDL assignment warning at de10_lite_alu.v(76): truncated value with size 32 to match size of target (2)" {  } { { "de10_lite_alu.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/de10_lite_alu.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1554342064480 "|DE10_LITE_ALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_segment seven_segment:a_seg " "Elaborating entity \"seven_segment\" for hierarchy \"seven_segment:a_seg\"" {  } { { "de10_lite_alu.v" "a_seg" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/de10_lite_alu.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554342064496 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "dec SevenSegment.v(15) " "Verilog HDL Always Construct warning at SevenSegment.v(15): variable \"dec\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "SevenSegment.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/SevenSegment.v" 15 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1554342064496 "|DE10_LITE_ALU|seven_segment:s1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "dec SevenSegment.v(16) " "Verilog HDL Always Construct warning at SevenSegment.v(16): variable \"dec\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "SevenSegment.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/SevenSegment.v" 16 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1554342064496 "|DE10_LITE_ALU|seven_segment:s1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "dec SevenSegment.v(17) " "Verilog HDL Always Construct warning at SevenSegment.v(17): variable \"dec\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "SevenSegment.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/SevenSegment.v" 17 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1554342064496 "|DE10_LITE_ALU|seven_segment:s1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "dec SevenSegment.v(18) " "Verilog HDL Always Construct warning at SevenSegment.v(18): variable \"dec\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "SevenSegment.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/SevenSegment.v" 18 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1554342064496 "|DE10_LITE_ALU|seven_segment:s1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "dec SevenSegment.v(19) " "Verilog HDL Always Construct warning at SevenSegment.v(19): variable \"dec\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "SevenSegment.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/SevenSegment.v" 19 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1554342064496 "|DE10_LITE_ALU|seven_segment:s1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "dec SevenSegment.v(20) " "Verilog HDL Always Construct warning at SevenSegment.v(20): variable \"dec\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "SevenSegment.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/SevenSegment.v" 20 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1554342064496 "|DE10_LITE_ALU|seven_segment:s1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "dec SevenSegment.v(21) " "Verilog HDL Always Construct warning at SevenSegment.v(21): variable \"dec\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "SevenSegment.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/SevenSegment.v" 21 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1554342064496 "|DE10_LITE_ALU|seven_segment:s1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "dec SevenSegment.v(22) " "Verilog HDL Always Construct warning at SevenSegment.v(22): variable \"dec\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "SevenSegment.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/SevenSegment.v" 22 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1554342064496 "|DE10_LITE_ALU|seven_segment:s1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "dec SevenSegment.v(23) " "Verilog HDL Always Construct warning at SevenSegment.v(23): variable \"dec\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "SevenSegment.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/SevenSegment.v" 23 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1554342064496 "|DE10_LITE_ALU|seven_segment:s1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "dec SevenSegment.v(24) " "Verilog HDL Always Construct warning at SevenSegment.v(24): variable \"dec\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "SevenSegment.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/SevenSegment.v" 24 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1554342064496 "|DE10_LITE_ALU|seven_segment:s1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "dec SevenSegment.v(25) " "Verilog HDL Always Construct warning at SevenSegment.v(25): variable \"dec\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "SevenSegment.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/SevenSegment.v" 25 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1554342064496 "|DE10_LITE_ALU|seven_segment:s1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "dec SevenSegment.v(26) " "Verilog HDL Always Construct warning at SevenSegment.v(26): variable \"dec\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "SevenSegment.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/SevenSegment.v" 26 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1554342064496 "|DE10_LITE_ALU|seven_segment:s1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "dec SevenSegment.v(27) " "Verilog HDL Always Construct warning at SevenSegment.v(27): variable \"dec\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "SevenSegment.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/SevenSegment.v" 27 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1554342064496 "|DE10_LITE_ALU|seven_segment:s1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "dec SevenSegment.v(28) " "Verilog HDL Always Construct warning at SevenSegment.v(28): variable \"dec\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "SevenSegment.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/SevenSegment.v" 28 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1554342064496 "|DE10_LITE_ALU|seven_segment:s1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "dec SevenSegment.v(29) " "Verilog HDL Always Construct warning at SevenSegment.v(29): variable \"dec\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "SevenSegment.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/SevenSegment.v" 29 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1554342064496 "|DE10_LITE_ALU|seven_segment:s1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "dec SevenSegment.v(30) " "Verilog HDL Always Construct warning at SevenSegment.v(30): variable \"dec\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "SevenSegment.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/SevenSegment.v" 30 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1554342064496 "|DE10_LITE_ALU|seven_segment:s1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main main:m " "Elaborating entity \"main\" for hierarchy \"main:m\"" {  } { { "de10_lite_alu.v" "m" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/de10_lite_alu.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554342064512 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "am_out Multiplexer.v(165) " "Verilog HDL Always Construct warning at Multiplexer.v(165): variable \"am_out\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Multiplexer.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/Multiplexer.v" 165 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1554342064512 "|DE10_LITE_ALU|main:m"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "log_out Multiplexer.v(166) " "Verilog HDL Always Construct warning at Multiplexer.v(166): variable \"log_out\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Multiplexer.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/Multiplexer.v" 166 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1554342064512 "|DE10_LITE_ALU|main:m"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "comp_out Multiplexer.v(167) " "Verilog HDL Always Construct warning at Multiplexer.v(167): variable \"comp_out\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Multiplexer.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/Multiplexer.v" 167 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1554342064512 "|DE10_LITE_ALU|main:m"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "magic_out Multiplexer.v(168) " "Verilog HDL Always Construct warning at Multiplexer.v(168): variable \"magic_out\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Multiplexer.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/Multiplexer.v" 168 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1554342064512 "|DE10_LITE_ALU|main:m"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arithmetic_mux main:m\|arithmetic_mux:am " "Elaborating entity \"arithmetic_mux\" for hierarchy \"main:m\|arithmetic_mux:am\"" {  } { { "Multiplexer.v" "am" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/Multiplexer.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554342064527 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "adder_out Multiplexer.v(28) " "Verilog HDL Always Construct warning at Multiplexer.v(28): variable \"adder_out\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Multiplexer.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/Multiplexer.v" 28 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1554342064527 "|DE10_LITE_ALU|main:m|arithmetic_mux:am"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "adder_out Multiplexer.v(29) " "Verilog HDL Always Construct warning at Multiplexer.v(29): variable \"adder_out\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Multiplexer.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/Multiplexer.v" 29 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1554342064527 "|DE10_LITE_ALU|main:m|arithmetic_mux:am"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sub_out Multiplexer.v(31) " "Verilog HDL Always Construct warning at Multiplexer.v(31): variable \"sub_out\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Multiplexer.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/Multiplexer.v" 31 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1554342064527 "|DE10_LITE_ALU|main:m|arithmetic_mux:am"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "mult_out Multiplexer.v(33) " "Verilog HDL Always Construct warning at Multiplexer.v(33): variable \"mult_out\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Multiplexer.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/Multiplexer.v" 33 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1554342064527 "|DE10_LITE_ALU|main:m|arithmetic_mux:am"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "mult_out Multiplexer.v(34) " "Verilog HDL Always Construct warning at Multiplexer.v(34): variable \"mult_out\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Multiplexer.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/Multiplexer.v" 34 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1554342064527 "|DE10_LITE_ALU|main:m|arithmetic_mux:am"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "div_out Multiplexer.v(37) " "Verilog HDL Always Construct warning at Multiplexer.v(37): variable \"div_out\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Multiplexer.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/Multiplexer.v" 37 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1554342064527 "|DE10_LITE_ALU|main:m|arithmetic_mux:am"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "div_out Multiplexer.v(38) " "Verilog HDL Always Construct warning at Multiplexer.v(38): variable \"div_out\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Multiplexer.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/Multiplexer.v" 38 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1554342064527 "|DE10_LITE_ALU|main:m|arithmetic_mux:am"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out Multiplexer.v(25) " "Verilog HDL Always Construct warning at Multiplexer.v(25): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "Multiplexer.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/Multiplexer.v" 25 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1554342064527 "|DE10_LITE_ALU|main:m|arithmetic_mux:am"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[4\] Multiplexer.v(25) " "Inferred latch for \"out\[4\]\" at Multiplexer.v(25)" {  } { { "Multiplexer.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/Multiplexer.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554342064527 "|DE10_LITE_ALU|main:m|arithmetic_mux:am"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[5\] Multiplexer.v(25) " "Inferred latch for \"out\[5\]\" at Multiplexer.v(25)" {  } { { "Multiplexer.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/Multiplexer.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554342064527 "|DE10_LITE_ALU|main:m|arithmetic_mux:am"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[6\] Multiplexer.v(25) " "Inferred latch for \"out\[6\]\" at Multiplexer.v(25)" {  } { { "Multiplexer.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/Multiplexer.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554342064527 "|DE10_LITE_ALU|main:m|arithmetic_mux:am"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[7\] Multiplexer.v(25) " "Inferred latch for \"out\[7\]\" at Multiplexer.v(25)" {  } { { "Multiplexer.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/Multiplexer.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554342064527 "|DE10_LITE_ALU|main:m|arithmetic_mux:am"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[8\] Multiplexer.v(25) " "Inferred latch for \"out\[8\]\" at Multiplexer.v(25)" {  } { { "Multiplexer.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/Multiplexer.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554342064527 "|DE10_LITE_ALU|main:m|arithmetic_mux:am"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ripple_carry_adder main:m\|arithmetic_mux:am\|ripple_carry_adder:adder " "Elaborating entity \"ripple_carry_adder\" for hierarchy \"main:m\|arithmetic_mux:am\|ripple_carry_adder:adder\"" {  } { { "Multiplexer.v" "adder" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/Multiplexer.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554342064558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder main:m\|arithmetic_mux:am\|ripple_carry_adder:adder\|full_adder:gen1\[0\].f_a " "Elaborating entity \"full_adder\" for hierarchy \"main:m\|arithmetic_mux:am\|ripple_carry_adder:adder\|full_adder:gen1\[0\].f_a\"" {  } { { "Arithmetic.v" "gen1\[0\].f_a" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/Arithmetic.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554342064574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "subtract main:m\|arithmetic_mux:am\|subtract:sub " "Elaborating entity \"subtract\" for hierarchy \"main:m\|arithmetic_mux:am\|subtract:sub\"" {  } { { "Multiplexer.v" "sub" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/Multiplexer.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554342064590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiply_by_2 main:m\|arithmetic_mux:am\|multiply_by_2:m2 " "Elaborating entity \"multiply_by_2\" for hierarchy \"main:m\|arithmetic_mux:am\|multiply_by_2:m2\"" {  } { { "Multiplexer.v" "m2" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/Multiplexer.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554342064605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divide_by_2 main:m\|arithmetic_mux:am\|divide_by_2:d2 " "Elaborating entity \"divide_by_2\" for hierarchy \"main:m\|arithmetic_mux:am\|divide_by_2:d2\"" {  } { { "Multiplexer.v" "d2" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/Multiplexer.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554342064605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logical_mux main:m\|logical_mux:lm " "Elaborating entity \"logical_mux\" for hierarchy \"main:m\|logical_mux:lm\"" {  } { { "Multiplexer.v" "lm" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/Multiplexer.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554342064621 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "and_out Multiplexer.v(68) " "Verilog HDL Always Construct warning at Multiplexer.v(68): variable \"and_out\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Multiplexer.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/Multiplexer.v" 68 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1554342064621 "|DE10_LITE_ALU|main:m|logical_mux:lm"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "or_out Multiplexer.v(69) " "Verilog HDL Always Construct warning at Multiplexer.v(69): variable \"or_out\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Multiplexer.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/Multiplexer.v" 69 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1554342064621 "|DE10_LITE_ALU|main:m|logical_mux:lm"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "x_out Multiplexer.v(70) " "Verilog HDL Always Construct warning at Multiplexer.v(70): variable \"x_out\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Multiplexer.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/Multiplexer.v" 70 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1554342064621 "|DE10_LITE_ALU|main:m|logical_mux:lm"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "not_out Multiplexer.v(71) " "Verilog HDL Always Construct warning at Multiplexer.v(71): variable \"not_out\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Multiplexer.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/Multiplexer.v" 71 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1554342064621 "|DE10_LITE_ALU|main:m|logical_mux:lm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "m_and main:m\|logical_mux:lm\|m_and:ad " "Elaborating entity \"m_and\" for hierarchy \"main:m\|logical_mux:lm\|m_and:ad\"" {  } { { "Multiplexer.v" "ad" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/Multiplexer.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554342064637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "m_or main:m\|logical_mux:lm\|m_or:o " "Elaborating entity \"m_or\" for hierarchy \"main:m\|logical_mux:lm\|m_or:o\"" {  } { { "Multiplexer.v" "o" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/Multiplexer.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554342064652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "m_xor main:m\|logical_mux:lm\|m_xor:x " "Elaborating entity \"m_xor\" for hierarchy \"main:m\|logical_mux:lm\|m_xor:x\"" {  } { { "Multiplexer.v" "x" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/Multiplexer.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554342064668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "m_not main:m\|logical_mux:lm\|m_not:n " "Elaborating entity \"m_not\" for hierarchy \"main:m\|logical_mux:lm\|m_not:n\"" {  } { { "Multiplexer.v" "n" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/Multiplexer.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554342064683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparison_mux main:m\|comparison_mux:cm " "Elaborating entity \"comparison_mux\" for hierarchy \"main:m\|comparison_mux:cm\"" {  } { { "Multiplexer.v" "cm" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/Multiplexer.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554342064683 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "eq_out Multiplexer.v(99) " "Verilog HDL Always Construct warning at Multiplexer.v(99): variable \"eq_out\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Multiplexer.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/Multiplexer.v" 99 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1554342064683 "|DE10_LITE_ALU|main:m|comparison_mux:cm"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "gt_out Multiplexer.v(100) " "Verilog HDL Always Construct warning at Multiplexer.v(100): variable \"gt_out\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Multiplexer.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/Multiplexer.v" 100 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1554342064683 "|DE10_LITE_ALU|main:m|comparison_mux:cm"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "lt_out Multiplexer.v(101) " "Verilog HDL Always Construct warning at Multiplexer.v(101): variable \"lt_out\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Multiplexer.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/Multiplexer.v" 101 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1554342064683 "|DE10_LITE_ALU|main:m|comparison_mux:cm"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "max_out Multiplexer.v(102) " "Verilog HDL Always Construct warning at Multiplexer.v(102): variable \"max_out\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Multiplexer.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/Multiplexer.v" 102 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1554342064683 "|DE10_LITE_ALU|main:m|comparison_mux:cm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "equal main:m\|comparison_mux:cm\|equal:eq " "Elaborating entity \"equal\" for hierarchy \"main:m\|comparison_mux:cm\|equal:eq\"" {  } { { "Multiplexer.v" "eq" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/Multiplexer.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554342064699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "greater_than main:m\|comparison_mux:cm\|greater_than:gt " "Elaborating entity \"greater_than\" for hierarchy \"main:m\|comparison_mux:cm\|greater_than:gt\"" {  } { { "Multiplexer.v" "gt" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/Multiplexer.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554342064715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "less_than main:m\|comparison_mux:cm\|less_than:lt " "Elaborating entity \"less_than\" for hierarchy \"main:m\|comparison_mux:cm\|less_than:lt\"" {  } { { "Multiplexer.v" "lt" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/Multiplexer.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554342064730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "max main:m\|comparison_mux:cm\|max:max_m " "Elaborating entity \"max\" for hierarchy \"main:m\|comparison_mux:cm\|max:max_m\"" {  } { { "Multiplexer.v" "max_m" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/Multiplexer.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554342064762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "magic_mode main:m\|magic_mode:mm_mux " "Elaborating entity \"magic_mode\" for hierarchy \"main:m\|magic_mode:mm_mux\"" {  } { { "Multiplexer.v" "mm_mux" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/Multiplexer.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554342064777 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1554342065340 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "main:m\|arithmetic_mux:am\|out\[4\] " "Latch main:m\|arithmetic_mux:am\|out\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "de10_lite_alu.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/de10_lite_alu.v" 73 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1554342065340 ""}  } { { "Multiplexer.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/Multiplexer.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1554342065340 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "main:m\|arithmetic_mux:am\|out\[5\] " "Latch main:m\|arithmetic_mux:am\|out\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "de10_lite_alu.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/de10_lite_alu.v" 73 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1554342065340 ""}  } { { "Multiplexer.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/Multiplexer.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1554342065340 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "main:m\|arithmetic_mux:am\|out\[6\] " "Latch main:m\|arithmetic_mux:am\|out\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "de10_lite_alu.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/de10_lite_alu.v" 73 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1554342065340 ""}  } { { "Multiplexer.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/Multiplexer.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1554342065340 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "main:m\|arithmetic_mux:am\|out\[7\] " "Latch main:m\|arithmetic_mux:am\|out\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[0\] " "Ports D and ENA on the latch are fed by the same signal b\[0\]" {  } { { "de10_lite_alu.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/de10_lite_alu.v" 73 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1554342065340 ""}  } { { "Multiplexer.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/Multiplexer.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1554342065340 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[7\] VCC " "Pin \"HEX0\[7\]\" is stuck at VCC" {  } { { "de10_lite_alu.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/de10_lite_alu.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554342065403 "|DE10_LITE_ALU|HEX0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[7\] VCC " "Pin \"HEX1\[7\]\" is stuck at VCC" {  } { { "de10_lite_alu.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/de10_lite_alu.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554342065403 "|DE10_LITE_ALU|HEX1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] VCC " "Pin \"HEX2\[0\]\" is stuck at VCC" {  } { { "de10_lite_alu.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/de10_lite_alu.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554342065403 "|DE10_LITE_ALU|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] VCC " "Pin \"HEX2\[1\]\" is stuck at VCC" {  } { { "de10_lite_alu.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/de10_lite_alu.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554342065403 "|DE10_LITE_ALU|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] VCC " "Pin \"HEX2\[2\]\" is stuck at VCC" {  } { { "de10_lite_alu.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/de10_lite_alu.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554342065403 "|DE10_LITE_ALU|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] VCC " "Pin \"HEX2\[3\]\" is stuck at VCC" {  } { { "de10_lite_alu.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/de10_lite_alu.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554342065403 "|DE10_LITE_ALU|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] VCC " "Pin \"HEX2\[4\]\" is stuck at VCC" {  } { { "de10_lite_alu.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/de10_lite_alu.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554342065403 "|DE10_LITE_ALU|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] VCC " "Pin \"HEX2\[5\]\" is stuck at VCC" {  } { { "de10_lite_alu.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/de10_lite_alu.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554342065403 "|DE10_LITE_ALU|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] VCC " "Pin \"HEX2\[6\]\" is stuck at VCC" {  } { { "de10_lite_alu.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/de10_lite_alu.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554342065403 "|DE10_LITE_ALU|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[7\] VCC " "Pin \"HEX2\[7\]\" is stuck at VCC" {  } { { "de10_lite_alu.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/de10_lite_alu.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554342065403 "|DE10_LITE_ALU|HEX2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] VCC " "Pin \"HEX3\[0\]\" is stuck at VCC" {  } { { "de10_lite_alu.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/de10_lite_alu.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554342065403 "|DE10_LITE_ALU|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] VCC " "Pin \"HEX3\[1\]\" is stuck at VCC" {  } { { "de10_lite_alu.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/de10_lite_alu.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554342065403 "|DE10_LITE_ALU|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] VCC " "Pin \"HEX3\[2\]\" is stuck at VCC" {  } { { "de10_lite_alu.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/de10_lite_alu.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554342065403 "|DE10_LITE_ALU|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] VCC " "Pin \"HEX3\[3\]\" is stuck at VCC" {  } { { "de10_lite_alu.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/de10_lite_alu.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554342065403 "|DE10_LITE_ALU|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] VCC " "Pin \"HEX3\[4\]\" is stuck at VCC" {  } { { "de10_lite_alu.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/de10_lite_alu.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554342065403 "|DE10_LITE_ALU|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] VCC " "Pin \"HEX3\[5\]\" is stuck at VCC" {  } { { "de10_lite_alu.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/de10_lite_alu.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554342065403 "|DE10_LITE_ALU|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "de10_lite_alu.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/de10_lite_alu.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554342065403 "|DE10_LITE_ALU|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[7\] VCC " "Pin \"HEX3\[7\]\" is stuck at VCC" {  } { { "de10_lite_alu.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/de10_lite_alu.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554342065403 "|DE10_LITE_ALU|HEX3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "de10_lite_alu.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/de10_lite_alu.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554342065403 "|DE10_LITE_ALU|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[7\] VCC " "Pin \"HEX4\[7\]\" is stuck at VCC" {  } { { "de10_lite_alu.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/de10_lite_alu.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554342065403 "|DE10_LITE_ALU|HEX4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "de10_lite_alu.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/de10_lite_alu.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554342065403 "|DE10_LITE_ALU|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[7\] VCC " "Pin \"HEX5\[7\]\" is stuck at VCC" {  } { { "de10_lite_alu.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/de10_lite_alu.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554342065403 "|DE10_LITE_ALU|HEX5[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1554342065403 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1554342065480 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "11 " "11 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1554342066013 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/DE10_LITE_ALU.map.smsg " "Generated suppressed messages file Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/DE10_LITE_ALU.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554342066074 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1554342066277 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554342066277 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_CLK_10 " "No output dependent on input pin \"ADC_CLK_10\"" {  } { { "de10_lite_alu.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/de10_lite_alu.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1554342066449 "|DE10_LITE_ALU|ADC_CLK_10"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MAX10_CLK1_50 " "No output dependent on input pin \"MAX10_CLK1_50\"" {  } { { "de10_lite_alu.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/de10_lite_alu.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1554342066449 "|DE10_LITE_ALU|MAX10_CLK1_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "de10_lite_alu.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/de10_lite_alu.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1554342066449 "|DE10_LITE_ALU|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "de10_lite_alu.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/de10_lite_alu.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1554342066449 "|DE10_LITE_ALU|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1554342066449 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "211 " "Implemented 211 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1554342066449 ""} { "Info" "ICUT_CUT_TM_OPINS" "58 " "Implemented 58 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1554342066449 ""} { "Info" "ICUT_CUT_TM_LCELLS" "138 " "Implemented 138 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1554342066449 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1554342066449 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 79 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 79 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4756 " "Peak virtual memory: 4756 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1554342066480 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 03 19:41:06 2019 " "Processing ended: Wed Apr 03 19:41:06 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1554342066480 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1554342066480 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1554342066480 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1554342066480 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1554342068012 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1554342068012 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 03 19:41:07 2019 " "Processing started: Wed Apr 03 19:41:07 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1554342068012 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1554342068012 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off DE10_LITE_ALU -c DE10_LITE_ALU " "Command: quartus_fit --read_settings_files=off --write_settings_files=off DE10_LITE_ALU -c DE10_LITE_ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1554342068012 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1554342068168 ""}
{ "Info" "0" "" "Project  = DE10_LITE_ALU" {  } {  } 0 0 "Project  = DE10_LITE_ALU" 0 0 "Fitter" 0 0 1554342068168 ""}
{ "Info" "0" "" "Revision = DE10_LITE_ALU" {  } {  } 0 0 "Revision = DE10_LITE_ALU" 0 0 "Fitter" 0 0 1554342068168 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1554342068324 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1554342068324 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DE10_LITE_ALU 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"DE10_LITE_ALU\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1554342068340 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1554342068387 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1554342068387 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1554342068637 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1554342068637 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1554342068919 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1554342068919 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1554342068919 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1554342068919 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1554342068919 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1554342068919 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1554342068919 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1554342068919 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1554342068919 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1554342068919 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1554342068919 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1554342068919 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/" { { 0 { 0 ""} 0 438 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1554342068919 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/" { { 0 { 0 ""} 0 440 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1554342068919 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/" { { 0 { 0 ""} 0 442 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1554342068919 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/" { { 0 { 0 ""} 0 444 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1554342068919 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/" { { 0 { 0 ""} 0 446 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1554342068919 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/" { { 0 { 0 ""} 0 448 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1554342068919 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/" { { 0 { 0 ""} 0 450 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1554342068919 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/" { { 0 { 0 ""} 0 452 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1554342068919 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1554342068919 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1554342068919 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1554342068919 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1554342068919 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1554342068919 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1554342068919 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "4 " "The Timing Analyzer is analyzing 4 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1554342069777 ""}
{ "Info" "ISTA_SDC_FOUND" "DE10_LITE_ALU.SDC " "Reading SDC File: 'DE10_LITE_ALU.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1554342069777 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1554342069793 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[1\] " "Node: KEY\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register b\[1\] KEY\[1\] " "Register b\[1\] is being clocked by KEY\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1554342069793 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1554342069793 "|DE10_LITE_ALU|KEY[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[0\] " "Node: KEY\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register a\[1\] KEY\[0\] " "Register a\[1\] is being clocked by KEY\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1554342069793 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1554342069793 "|DE10_LITE_ALU|KEY[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_cnt\[20\] " "Node: clk_cnt\[20\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register main:m\|magic_mode:mm_mux\|leds\[0\] clk_cnt\[20\] " "Register main:m\|magic_mode:mm_mux\|leds\[0\] is being clocked by clk_cnt\[20\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1554342069793 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1554342069793 "|DE10_LITE_ALU|clk_cnt[20]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "b\[0\] " "Node: b\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch main:m\|arithmetic_mux:am\|out\[5\] b\[0\] " "Latch main:m\|arithmetic_mux:am\|out\[5\] is being clocked by b\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1554342069793 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1554342069793 "|DE10_LITE_ALU|b[0]"}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1554342069793 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1554342069793 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 3 clocks " "Found 3 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1554342069793 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1554342069793 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000   ADC_CLK_10 " " 100.000   ADC_CLK_10" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1554342069793 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 MAX10_CLK1_50 " "  20.000 MAX10_CLK1_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1554342069793 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 MAX10_CLK2_50 " "  20.000 MAX10_CLK2_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1554342069793 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1554342069793 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MAX10_CLK2_50~input (placed in PIN N14 (CLK2p, DIFFIO_RX_R38p, DIFFOUT_R38p, High_Speed)) " "Automatically promoted node MAX10_CLK2_50~input (placed in PIN N14 (CLK2p, DIFFIO_RX_R38p, DIFFOUT_R38p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1554342069808 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_cnt\[20\] " "Destination node clk_cnt\[20\]" {  } { { "de10_lite_alu.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/de10_lite_alu.v" 81 -1 0 } } { "temporary_test_loc" "" { Generic "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/" { { 0 { 0 ""} 0 184 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1554342069808 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1554342069808 ""}  } { { "de10_lite_alu.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/de10_lite_alu.v" 11 0 0 } } { "temporary_test_loc" "" { Generic "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/" { { 0 { 0 ""} 0 432 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1554342069808 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_cnt\[20\]  " "Automatically promoted node clk_cnt\[20\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1554342069808 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_cnt\[20\]~58 " "Destination node clk_cnt\[20\]~58" {  } { { "de10_lite_alu.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/de10_lite_alu.v" 81 -1 0 } } { "temporary_test_loc" "" { Generic "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/" { { 0 { 0 ""} 0 336 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1554342069808 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1554342069808 ""}  } { { "de10_lite_alu.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/de10_lite_alu.v" 81 -1 0 } } { "temporary_test_loc" "" { Generic "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/" { { 0 { 0 ""} 0 184 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1554342069808 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "seven_segment:b_seg\|Decoder0~1  " "Automatically promoted node seven_segment:b_seg\|Decoder0~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1554342069808 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "HEX4\[6\]~output " "Destination node HEX4\[6\]~output" {  } { { "de10_lite_alu.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/de10_lite_alu.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/" { { 0 { 0 ""} 0 400 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1554342069808 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1554342069808 ""}  } { { "SevenSegment.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/SevenSegment.v" 14 -1 0 } } { "temporary_test_loc" "" { Generic "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/" { { 0 { 0 ""} 0 269 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1554342069808 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1554342070340 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1554342070340 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1554342070340 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1554342070340 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1554342070340 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1554342070340 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1554342070340 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1554342070340 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1554342070340 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1554342070340 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1554342070340 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1554342070418 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1554342070433 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1554342072512 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1554342072574 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1554342072605 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1554342072965 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1554342072965 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1554342073621 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X56_Y44 X66_Y54 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X56_Y44 to location X66_Y54" {  } { { "loc" "" { Generic "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X56_Y44 to location X66_Y54"} { { 12 { 0 ""} 56 44 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1554342075137 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1554342075137 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1554342075246 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1554342075246 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1554342075246 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1554342075246 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.05 " "Total time spent on timing analysis during the Fitter is 0.05 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1554342075497 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1554342075512 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1554342075902 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1554342075902 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1554342076527 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1554342077277 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "15 MAX 10 " "15 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC_CLK_10 3.3-V LVTTL N5 " "Pin ADC_CLK_10 uses I/O standard 3.3-V LVTTL at N5" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ADC_CLK_10 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_CLK_10" } } } } { "de10_lite_alu.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/de10_lite_alu.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/" { { 0 { 0 ""} 0 112 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1554342077559 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MAX10_CLK1_50 3.3-V LVTTL P11 " "Pin MAX10_CLK1_50 uses I/O standard 3.3-V LVTTL at P11" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { MAX10_CLK1_50 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MAX10_CLK1_50" } } } } { "de10_lite_alu.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/de10_lite_alu.v" 10 0 0 } } { "temporary_test_loc" "" { Generic "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/" { { 0 { 0 ""} 0 113 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1554342077559 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[8\] 3.3-V LVTTL B14 " "Pin SW\[8\] uses I/O standard 3.3-V LVTTL at B14" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[8] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } } { "de10_lite_alu.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/de10_lite_alu.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/" { { 0 { 0 ""} 0 110 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1554342077559 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[9\] 3.3-V LVTTL F15 " "Pin SW\[9\] uses I/O standard 3.3-V LVTTL at F15" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[9] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } } { "de10_lite_alu.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/de10_lite_alu.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/" { { 0 { 0 ""} 0 111 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1554342077559 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[7\] 3.3-V LVTTL A14 " "Pin SW\[7\] uses I/O standard 3.3-V LVTTL at A14" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[7] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } } { "de10_lite_alu.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/de10_lite_alu.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/" { { 0 { 0 ""} 0 109 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1554342077559 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[6\] 3.3-V LVTTL A13 " "Pin SW\[6\] uses I/O standard 3.3-V LVTTL at A13" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[6] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } } { "de10_lite_alu.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/de10_lite_alu.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/" { { 0 { 0 ""} 0 108 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1554342077559 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[2\] 3.3-V LVTTL D12 " "Pin SW\[2\] uses I/O standard 3.3-V LVTTL at D12" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } } { "de10_lite_alu.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/de10_lite_alu.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/" { { 0 { 0 ""} 0 104 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1554342077559 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[3\] 3.3-V LVTTL C12 " "Pin SW\[3\] uses I/O standard 3.3-V LVTTL at C12" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } } { "de10_lite_alu.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/de10_lite_alu.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/" { { 0 { 0 ""} 0 105 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1554342077559 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[5\] 3.3-V LVTTL B12 " "Pin SW\[5\] uses I/O standard 3.3-V LVTTL at B12" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[5] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } } { "de10_lite_alu.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/de10_lite_alu.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/" { { 0 { 0 ""} 0 107 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1554342077559 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[4\] 3.3-V LVTTL A12 " "Pin SW\[4\] uses I/O standard 3.3-V LVTTL at A12" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[4] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } } { "de10_lite_alu.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/de10_lite_alu.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/" { { 0 { 0 ""} 0 106 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1554342077559 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[0\] 3.3-V LVTTL C10 " "Pin SW\[0\] uses I/O standard 3.3-V LVTTL at C10" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } } { "de10_lite_alu.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/de10_lite_alu.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/" { { 0 { 0 ""} 0 102 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1554342077559 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[1\] 3.3-V LVTTL C11 " "Pin SW\[1\] uses I/O standard 3.3-V LVTTL at C11" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } } { "de10_lite_alu.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/de10_lite_alu.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/" { { 0 { 0 ""} 0 103 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1554342077559 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[1\] 3.3 V Schmitt Trigger A7 " "Pin KEY\[1\] uses I/O standard 3.3 V Schmitt Trigger at A7" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { KEY[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } } { "de10_lite_alu.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/de10_lite_alu.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/" { { 0 { 0 ""} 0 91 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1554342077559 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[0\] 3.3 V Schmitt Trigger B8 " "Pin KEY\[0\] uses I/O standard 3.3 V Schmitt Trigger at B8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "de10_lite_alu.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/de10_lite_alu.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/" { { 0 { 0 ""} 0 90 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1554342077559 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MAX10_CLK2_50 3.3-V LVTTL N14 " "Pin MAX10_CLK2_50 uses I/O standard 3.3-V LVTTL at N14" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { MAX10_CLK2_50 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MAX10_CLK2_50" } } } } { "de10_lite_alu.v" "" { Text "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/de10_lite_alu.v" 11 0 0 } } { "temporary_test_loc" "" { Generic "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/" { { 0 { 0 ""} 0 114 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1554342077559 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1554342077559 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/DE10_LITE_ALU.fit.smsg " "Generated suppressed messages file Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/DE10_LITE_ALU.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1554342077637 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 9 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5390 " "Peak virtual memory: 5390 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1554342078308 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 03 19:41:18 2019 " "Processing ended: Wed Apr 03 19:41:18 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1554342078308 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1554342078308 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1554342078308 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1554342078308 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1554342079730 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1554342079746 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 03 19:41:19 2019 " "Processing started: Wed Apr 03 19:41:19 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1554342079746 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1554342079746 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off DE10_LITE_ALU -c DE10_LITE_ALU " "Command: quartus_asm --read_settings_files=off --write_settings_files=off DE10_LITE_ALU -c DE10_LITE_ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1554342079746 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1554342080152 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1554342082059 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1554342082215 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4694 " "Peak virtual memory: 4694 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1554342083293 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 03 19:41:23 2019 " "Processing ended: Wed Apr 03 19:41:23 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1554342083293 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1554342083293 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1554342083293 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1554342083293 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1554342084043 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1554342084824 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1554342084840 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 03 19:41:24 2019 " "Processing started: Wed Apr 03 19:41:24 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1554342084840 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1554342084840 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta DE10_LITE_ALU -c DE10_LITE_ALU " "Command: quartus_sta DE10_LITE_ALU -c DE10_LITE_ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1554342084840 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1554342084996 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1554342085372 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1554342085372 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1554342085418 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1554342085418 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "4 " "The Timing Analyzer is analyzing 4 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1554342085699 ""}
{ "Info" "ISTA_SDC_FOUND" "DE10_LITE_ALU.SDC " "Reading SDC File: 'DE10_LITE_ALU.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1554342085730 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1554342085746 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[1\] " "Node: KEY\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register b\[1\] KEY\[1\] " "Register b\[1\] is being clocked by KEY\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1554342085746 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1554342085746 "|DE10_LITE_ALU|KEY[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[0\] " "Node: KEY\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register a\[1\] KEY\[0\] " "Register a\[1\] is being clocked by KEY\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1554342085746 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1554342085746 "|DE10_LITE_ALU|KEY[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_cnt\[20\] " "Node: clk_cnt\[20\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register main:m\|magic_mode:mm_mux\|leds\[0\] clk_cnt\[20\] " "Register main:m\|magic_mode:mm_mux\|leds\[0\] is being clocked by clk_cnt\[20\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1554342085746 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1554342085746 "|DE10_LITE_ALU|clk_cnt[20]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "b\[0\] " "Node: b\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch main:m\|arithmetic_mux:am\|out\[5\] b\[0\] " "Latch main:m\|arithmetic_mux:am\|out\[5\] is being clocked by b\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1554342085746 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1554342085746 "|DE10_LITE_ALU|b[0]"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1554342085746 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1554342085746 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1554342085762 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1554342085777 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 16.121 " "Worst-case setup slack is 16.121" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554342085777 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554342085777 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.121               0.000 MAX10_CLK2_50  " "   16.121               0.000 MAX10_CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554342085777 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1554342085777 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.363 " "Worst-case hold slack is 0.363" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554342085793 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554342085793 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.363               0.000 MAX10_CLK2_50  " "    0.363               0.000 MAX10_CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554342085793 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1554342085793 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1554342085793 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1554342085808 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.642 " "Worst-case minimum pulse width slack is 9.642" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554342085808 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554342085808 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.642               0.000 MAX10_CLK2_50  " "    9.642               0.000 MAX10_CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554342085808 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 MAX10_CLK1_50  " "   16.000               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554342085808 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.000               0.000 ADC_CLK_10  " "   96.000               0.000 ADC_CLK_10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554342085808 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1554342085808 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1554342085824 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1554342085855 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1554342086621 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[1\] " "Node: KEY\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register b\[1\] KEY\[1\] " "Register b\[1\] is being clocked by KEY\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1554342086715 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1554342086715 "|DE10_LITE_ALU|KEY[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[0\] " "Node: KEY\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register a\[1\] KEY\[0\] " "Register a\[1\] is being clocked by KEY\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1554342086715 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1554342086715 "|DE10_LITE_ALU|KEY[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_cnt\[20\] " "Node: clk_cnt\[20\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register main:m\|magic_mode:mm_mux\|leds\[0\] clk_cnt\[20\] " "Register main:m\|magic_mode:mm_mux\|leds\[0\] is being clocked by clk_cnt\[20\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1554342086715 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1554342086715 "|DE10_LITE_ALU|clk_cnt[20]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "b\[0\] " "Node: b\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch main:m\|arithmetic_mux:am\|out\[5\] b\[0\] " "Latch main:m\|arithmetic_mux:am\|out\[5\] is being clocked by b\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1554342086715 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1554342086715 "|DE10_LITE_ALU|b[0]"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1554342086715 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 16.513 " "Worst-case setup slack is 16.513" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554342086730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554342086730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.513               0.000 MAX10_CLK2_50  " "   16.513               0.000 MAX10_CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554342086730 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1554342086730 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.328 " "Worst-case hold slack is 0.328" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554342086730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554342086730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.328               0.000 MAX10_CLK2_50  " "    0.328               0.000 MAX10_CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554342086730 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1554342086730 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1554342086730 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1554342086746 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.638 " "Worst-case minimum pulse width slack is 9.638" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554342086746 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554342086746 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.638               0.000 MAX10_CLK2_50  " "    9.638               0.000 MAX10_CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554342086746 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 MAX10_CLK1_50  " "   16.000               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554342086746 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.000               0.000 ADC_CLK_10  " "   96.000               0.000 ADC_CLK_10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554342086746 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1554342086746 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1554342086762 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[1\] " "Node: KEY\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register b\[1\] KEY\[1\] " "Register b\[1\] is being clocked by KEY\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1554342086965 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1554342086965 "|DE10_LITE_ALU|KEY[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[0\] " "Node: KEY\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register a\[1\] KEY\[0\] " "Register a\[1\] is being clocked by KEY\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1554342086965 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1554342086965 "|DE10_LITE_ALU|KEY[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_cnt\[20\] " "Node: clk_cnt\[20\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register main:m\|magic_mode:mm_mux\|leds\[0\] clk_cnt\[20\] " "Register main:m\|magic_mode:mm_mux\|leds\[0\] is being clocked by clk_cnt\[20\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1554342086965 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1554342086965 "|DE10_LITE_ALU|clk_cnt[20]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "b\[0\] " "Node: b\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch main:m\|arithmetic_mux:am\|out\[5\] b\[0\] " "Latch main:m\|arithmetic_mux:am\|out\[5\] is being clocked by b\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1554342086965 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1554342086965 "|DE10_LITE_ALU|b[0]"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1554342086965 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 18.258 " "Worst-case setup slack is 18.258" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554342086965 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554342086965 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.258               0.000 MAX10_CLK2_50  " "   18.258               0.000 MAX10_CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554342086965 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1554342086965 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.156 " "Worst-case hold slack is 0.156" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554342086965 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554342086965 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.156               0.000 MAX10_CLK2_50  " "    0.156               0.000 MAX10_CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554342086965 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1554342086965 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1554342086980 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1554342086980 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.331 " "Worst-case minimum pulse width slack is 9.331" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554342086980 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554342086980 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.331               0.000 MAX10_CLK2_50  " "    9.331               0.000 MAX10_CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554342086980 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 MAX10_CLK1_50  " "   16.000               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554342086980 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.000               0.000 ADC_CLK_10  " "   96.000               0.000 ADC_CLK_10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554342086980 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1554342086980 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1554342088168 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1554342088168 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 14 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4806 " "Peak virtual memory: 4806 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1554342088262 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 03 19:41:28 2019 " "Processing ended: Wed Apr 03 19:41:28 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1554342088262 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1554342088262 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1554342088262 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1554342088262 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1554342089605 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1554342089605 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 03 19:41:29 2019 " "Processing started: Wed Apr 03 19:41:29 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1554342089605 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1554342089605 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off DE10_LITE_ALU -c DE10_LITE_ALU " "Command: quartus_eda --read_settings_files=off --write_settings_files=off DE10_LITE_ALU -c DE10_LITE_ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1554342089605 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1554342090371 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1554342090465 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DE10_LITE_ALU.vo Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/simulation/modelsim/ simulation " "Generated file DE10_LITE_ALU.vo in folder \"Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1554342090621 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4660 " "Peak virtual memory: 4660 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1554342090750 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 03 19:41:30 2019 " "Processing ended: Wed Apr 03 19:41:30 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1554342090750 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1554342090750 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1554342090750 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1554342090750 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 105 s " "Quartus Prime Full Compilation was successful. 0 errors, 105 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1554342091469 ""}
