multiline_comment|/*&n; *  arch/ppc/kernel/open_pic.c -- OpenPIC Interrupt Handling&n; *&n; *  Copyright (C) 1997 Geert Uytterhoeven&n; *&n; *  This file is subject to the terms and conditions of the GNU General Public&n; *  License.  See the file COPYING in the main directory of this archive&n; *  for more details.&n; */
macro_line|#include &lt;linux/config.h&gt;
macro_line|#include &lt;linux/types.h&gt;
macro_line|#include &lt;linux/kernel.h&gt;
macro_line|#include &lt;linux/sched.h&gt;
macro_line|#include &lt;linux/init.h&gt;
macro_line|#include &lt;linux/irq.h&gt;
macro_line|#include &lt;linux/interrupt.h&gt;
macro_line|#include &lt;linux/sysdev.h&gt;
macro_line|#include &lt;linux/errno.h&gt;
macro_line|#include &lt;asm/ptrace.h&gt;
macro_line|#include &lt;asm/signal.h&gt;
macro_line|#include &lt;asm/io.h&gt;
macro_line|#include &lt;asm/irq.h&gt;
macro_line|#include &lt;asm/prom.h&gt;
macro_line|#include &lt;asm/sections.h&gt;
macro_line|#include &lt;asm/open_pic.h&gt;
macro_line|#include &lt;asm/i8259.h&gt;
macro_line|#include &lt;asm/hardirq.h&gt;
macro_line|#include &quot;open_pic_defs.h&quot;
macro_line|#if defined(CONFIG_PRPMC800) || defined(CONFIG_85xx)
DECL|macro|OPENPIC_BIG_ENDIAN
mdefine_line|#define OPENPIC_BIG_ENDIAN
macro_line|#endif
DECL|variable|OpenPIC_Addr
r_void
op_star
id|OpenPIC_Addr
suffix:semicolon
DECL|variable|OpenPIC
r_static
r_volatile
r_struct
id|OpenPIC
op_star
id|OpenPIC
op_assign
l_int|NULL
suffix:semicolon
multiline_comment|/*&n; * We define OpenPIC_InitSenses table thusly:&n; * bit 0x1: sense, 0 for edge and 1 for level.&n; * bit 0x2: polarity, 0 for negative, 1 for positive.&n; */
DECL|variable|__initdata
id|u_int
id|OpenPIC_NumInitSenses
id|__initdata
op_assign
l_int|0
suffix:semicolon
DECL|variable|__initdata
id|u_char
op_star
id|OpenPIC_InitSenses
id|__initdata
op_assign
l_int|NULL
suffix:semicolon
r_extern
r_int
id|use_of_interrupt_tree
suffix:semicolon
DECL|variable|NumProcessors
r_static
id|u_int
id|NumProcessors
suffix:semicolon
DECL|variable|NumSources
r_static
id|u_int
id|NumSources
suffix:semicolon
DECL|variable|open_pic_irq_offset
r_static
r_int
id|open_pic_irq_offset
suffix:semicolon
DECL|variable|ISR
r_static
r_volatile
id|OpenPIC_Source
op_star
id|ISR
(braket
id|NR_IRQS
)braket
suffix:semicolon
DECL|variable|openpic_cascade_irq
r_static
r_int
id|openpic_cascade_irq
op_assign
op_minus
l_int|1
suffix:semicolon
DECL|variable|openpic_cascade_fn
r_static
r_int
(paren
op_star
id|openpic_cascade_fn
)paren
(paren
r_struct
id|pt_regs
op_star
)paren
suffix:semicolon
multiline_comment|/* Global Operations */
r_static
r_void
id|openpic_disable_8259_pass_through
c_func
(paren
r_void
)paren
suffix:semicolon
r_static
r_void
id|openpic_set_priority
c_func
(paren
id|u_int
id|pri
)paren
suffix:semicolon
r_static
r_void
id|openpic_set_spurious
c_func
(paren
id|u_int
id|vector
)paren
suffix:semicolon
macro_line|#ifdef CONFIG_SMP
multiline_comment|/* Interprocessor Interrupts */
r_static
r_void
id|openpic_initipi
c_func
(paren
id|u_int
id|ipi
comma
id|u_int
id|pri
comma
id|u_int
id|vector
)paren
suffix:semicolon
r_static
id|irqreturn_t
id|openpic_ipi_action
c_func
(paren
r_int
id|cpl
comma
r_void
op_star
id|dev_id
comma
r_struct
id|pt_regs
op_star
)paren
suffix:semicolon
macro_line|#endif
multiline_comment|/* Timer Interrupts */
r_static
r_void
id|openpic_inittimer
c_func
(paren
id|u_int
id|timer
comma
id|u_int
id|pri
comma
id|u_int
id|vector
)paren
suffix:semicolon
r_static
r_void
id|openpic_maptimer
c_func
(paren
id|u_int
id|timer
comma
id|cpumask_t
id|cpumask
)paren
suffix:semicolon
multiline_comment|/* Interrupt Sources */
r_static
r_void
id|openpic_enable_irq
c_func
(paren
id|u_int
id|irq
)paren
suffix:semicolon
r_static
r_void
id|openpic_disable_irq
c_func
(paren
id|u_int
id|irq
)paren
suffix:semicolon
r_static
r_void
id|openpic_initirq
c_func
(paren
id|u_int
id|irq
comma
id|u_int
id|pri
comma
id|u_int
id|vector
comma
r_int
id|polarity
comma
r_int
id|is_level
)paren
suffix:semicolon
r_static
r_void
id|openpic_mapirq
c_func
(paren
id|u_int
id|irq
comma
id|cpumask_t
id|cpumask
comma
id|cpumask_t
id|keepmask
)paren
suffix:semicolon
multiline_comment|/*&n; * These functions are not used but the code is kept here&n; * for completeness and future reference.&n; */
macro_line|#ifdef notused
r_static
r_void
id|openpic_enable_8259_pass_through
c_func
(paren
r_void
)paren
suffix:semicolon
r_static
id|u_int
id|openpic_get_priority
c_func
(paren
r_void
)paren
suffix:semicolon
r_static
id|u_int
id|openpic_get_spurious
c_func
(paren
r_void
)paren
suffix:semicolon
r_static
r_void
id|openpic_set_sense
c_func
(paren
id|u_int
id|irq
comma
r_int
id|sense
)paren
suffix:semicolon
macro_line|#endif /* notused */
multiline_comment|/*&n; * Description of the openpic for the higher-level irq code&n; */
r_static
r_void
id|openpic_end_irq
c_func
(paren
r_int
r_int
id|irq_nr
)paren
suffix:semicolon
r_static
r_void
id|openpic_ack_irq
c_func
(paren
r_int
r_int
id|irq_nr
)paren
suffix:semicolon
r_static
r_void
id|openpic_set_affinity
c_func
(paren
r_int
r_int
id|irq_nr
comma
id|cpumask_t
id|cpumask
)paren
suffix:semicolon
DECL|variable|open_pic
r_struct
id|hw_interrupt_type
id|open_pic
op_assign
(brace
dot
r_typename
op_assign
l_string|&quot; OpenPIC  &quot;
comma
dot
id|enable
op_assign
id|openpic_enable_irq
comma
dot
id|disable
op_assign
id|openpic_disable_irq
comma
dot
id|ack
op_assign
id|openpic_ack_irq
comma
dot
id|end
op_assign
id|openpic_end_irq
comma
dot
id|set_affinity
op_assign
id|openpic_set_affinity
comma
)brace
suffix:semicolon
macro_line|#ifdef CONFIG_SMP
r_static
r_void
id|openpic_end_ipi
c_func
(paren
r_int
r_int
id|irq_nr
)paren
suffix:semicolon
r_static
r_void
id|openpic_ack_ipi
c_func
(paren
r_int
r_int
id|irq_nr
)paren
suffix:semicolon
r_static
r_void
id|openpic_enable_ipi
c_func
(paren
r_int
r_int
id|irq_nr
)paren
suffix:semicolon
r_static
r_void
id|openpic_disable_ipi
c_func
(paren
r_int
r_int
id|irq_nr
)paren
suffix:semicolon
DECL|variable|open_pic_ipi
r_struct
id|hw_interrupt_type
id|open_pic_ipi
op_assign
(brace
dot
r_typename
op_assign
l_string|&quot; OpenPIC  &quot;
comma
dot
id|enable
op_assign
id|openpic_enable_ipi
comma
dot
id|disable
op_assign
id|openpic_disable_ipi
comma
dot
id|ack
op_assign
id|openpic_ack_ipi
comma
dot
id|end
op_assign
id|openpic_end_ipi
comma
)brace
suffix:semicolon
macro_line|#endif /* CONFIG_SMP */
multiline_comment|/*&n; *  Accesses to the current processor&squot;s openpic registers&n; */
macro_line|#ifdef CONFIG_SMP
DECL|macro|THIS_CPU
mdefine_line|#define THIS_CPU&t;&t;Processor[cpu]
DECL|macro|DECL_THIS_CPU
mdefine_line|#define DECL_THIS_CPU&t;&t;int cpu = smp_hw_index[smp_processor_id()]
DECL|macro|CHECK_THIS_CPU
mdefine_line|#define CHECK_THIS_CPU&t;&t;check_arg_cpu(cpu)
macro_line|#else
DECL|macro|THIS_CPU
mdefine_line|#define THIS_CPU&t;&t;Processor[0]
DECL|macro|DECL_THIS_CPU
mdefine_line|#define DECL_THIS_CPU
DECL|macro|CHECK_THIS_CPU
mdefine_line|#define CHECK_THIS_CPU
macro_line|#endif /* CONFIG_SMP */
macro_line|#if 1
DECL|macro|check_arg_ipi
mdefine_line|#define check_arg_ipi(ipi) &bslash;&n;    if (ipi &lt; 0 || ipi &gt;= OPENPIC_NUM_IPI) &bslash;&n;&t;printk(&quot;open_pic.c:%d: invalid ipi %d&bslash;n&quot;, __LINE__, ipi);
DECL|macro|check_arg_timer
mdefine_line|#define check_arg_timer(timer) &bslash;&n;    if (timer &lt; 0 || timer &gt;= OPENPIC_NUM_TIMERS) &bslash;&n;&t;printk(&quot;open_pic.c:%d: invalid timer %d&bslash;n&quot;, __LINE__, timer);
DECL|macro|check_arg_vec
mdefine_line|#define check_arg_vec(vec) &bslash;&n;    if (vec &lt; 0 || vec &gt;= OPENPIC_NUM_VECTORS) &bslash;&n;&t;printk(&quot;open_pic.c:%d: invalid vector %d&bslash;n&quot;, __LINE__, vec);
DECL|macro|check_arg_pri
mdefine_line|#define check_arg_pri(pri) &bslash;&n;    if (pri &lt; 0 || pri &gt;= OPENPIC_NUM_PRI) &bslash;&n;&t;printk(&quot;open_pic.c:%d: invalid priority %d&bslash;n&quot;, __LINE__, pri);
multiline_comment|/*&n; * Print out a backtrace if it&squot;s out of range, since if it&squot;s larger than NR_IRQ&squot;s&n; * data has probably been corrupted and we&squot;re going to panic or deadlock later&n; * anyway --Troy&n; */
DECL|macro|check_arg_irq
mdefine_line|#define check_arg_irq(irq) &bslash;&n;    if (irq &lt; open_pic_irq_offset || irq &gt;= NumSources+open_pic_irq_offset &bslash;&n;&t;|| ISR[irq - open_pic_irq_offset] == 0) { &bslash;&n;      printk(&quot;open_pic.c:%d: invalid irq %d&bslash;n&quot;, __LINE__, irq); &bslash;&n;      dump_stack(); }
DECL|macro|check_arg_cpu
mdefine_line|#define check_arg_cpu(cpu) &bslash;&n;    if (cpu &lt; 0 || cpu &gt;= NumProcessors){ &bslash;&n;&t;printk(&quot;open_pic.c:%d: invalid cpu %d&bslash;n&quot;, __LINE__, cpu); &bslash;&n;&t;dump_stack(); }
macro_line|#else
DECL|macro|check_arg_ipi
mdefine_line|#define check_arg_ipi(ipi)&t;do {} while (0)
DECL|macro|check_arg_timer
mdefine_line|#define check_arg_timer(timer)&t;do {} while (0)
DECL|macro|check_arg_vec
mdefine_line|#define check_arg_vec(vec)&t;do {} while (0)
DECL|macro|check_arg_pri
mdefine_line|#define check_arg_pri(pri)&t;do {} while (0)
DECL|macro|check_arg_irq
mdefine_line|#define check_arg_irq(irq)&t;do {} while (0)
DECL|macro|check_arg_cpu
mdefine_line|#define check_arg_cpu(cpu)&t;do {} while (0)
macro_line|#endif
DECL|function|openpic_read
id|u_int
id|openpic_read
c_func
(paren
r_volatile
id|u_int
op_star
id|addr
)paren
(brace
id|u_int
id|val
suffix:semicolon
macro_line|#ifdef OPENPIC_BIG_ENDIAN
id|val
op_assign
id|in_be32
c_func
(paren
id|addr
)paren
suffix:semicolon
macro_line|#else
id|val
op_assign
id|in_le32
c_func
(paren
id|addr
)paren
suffix:semicolon
macro_line|#endif
r_return
id|val
suffix:semicolon
)brace
DECL|function|openpic_write
r_static
r_inline
r_void
id|openpic_write
c_func
(paren
r_volatile
id|u_int
op_star
id|addr
comma
id|u_int
id|val
)paren
(brace
macro_line|#ifdef OPENPIC_BIG_ENDIAN
id|out_be32
c_func
(paren
id|addr
comma
id|val
)paren
suffix:semicolon
macro_line|#else
id|out_le32
c_func
(paren
id|addr
comma
id|val
)paren
suffix:semicolon
macro_line|#endif
)brace
DECL|function|openpic_readfield
r_static
r_inline
id|u_int
id|openpic_readfield
c_func
(paren
r_volatile
id|u_int
op_star
id|addr
comma
id|u_int
id|mask
)paren
(brace
id|u_int
id|val
op_assign
id|openpic_read
c_func
(paren
id|addr
)paren
suffix:semicolon
r_return
id|val
op_amp
id|mask
suffix:semicolon
)brace
DECL|function|openpic_writefield
r_inline
r_void
id|openpic_writefield
c_func
(paren
r_volatile
id|u_int
op_star
id|addr
comma
id|u_int
id|mask
comma
id|u_int
id|field
)paren
(brace
id|u_int
id|val
op_assign
id|openpic_read
c_func
(paren
id|addr
)paren
suffix:semicolon
id|openpic_write
c_func
(paren
id|addr
comma
(paren
id|val
op_amp
op_complement
id|mask
)paren
op_or
(paren
id|field
op_amp
id|mask
)paren
)paren
suffix:semicolon
)brace
DECL|function|openpic_clearfield
r_static
r_inline
r_void
id|openpic_clearfield
c_func
(paren
r_volatile
id|u_int
op_star
id|addr
comma
id|u_int
id|mask
)paren
(brace
id|openpic_writefield
c_func
(paren
id|addr
comma
id|mask
comma
l_int|0
)paren
suffix:semicolon
)brace
DECL|function|openpic_setfield
r_static
r_inline
r_void
id|openpic_setfield
c_func
(paren
r_volatile
id|u_int
op_star
id|addr
comma
id|u_int
id|mask
)paren
(brace
id|openpic_writefield
c_func
(paren
id|addr
comma
id|mask
comma
id|mask
)paren
suffix:semicolon
)brace
DECL|function|openpic_safe_writefield
r_static
r_void
id|openpic_safe_writefield
c_func
(paren
r_volatile
id|u_int
op_star
id|addr
comma
id|u_int
id|mask
comma
id|u_int
id|field
)paren
(brace
id|openpic_setfield
c_func
(paren
id|addr
comma
id|OPENPIC_MASK
)paren
suffix:semicolon
r_while
c_loop
(paren
id|openpic_read
c_func
(paren
id|addr
)paren
op_amp
id|OPENPIC_ACTIVITY
)paren
suffix:semicolon
id|openpic_writefield
c_func
(paren
id|addr
comma
id|mask
op_or
id|OPENPIC_MASK
comma
id|field
op_or
id|OPENPIC_MASK
)paren
suffix:semicolon
)brace
macro_line|#ifdef CONFIG_SMP
multiline_comment|/* yes this is right ... bug, feature, you decide! -- tgall */
DECL|function|openpic_read_IPI
id|u_int
id|openpic_read_IPI
c_func
(paren
r_volatile
id|u_int
op_star
id|addr
)paren
(brace
id|u_int
id|val
op_assign
l_int|0
suffix:semicolon
macro_line|#if defined(OPENPIC_BIG_ENDIAN) || defined(CONFIG_POWER3)
id|val
op_assign
id|in_be32
c_func
(paren
id|addr
)paren
suffix:semicolon
macro_line|#else
id|val
op_assign
id|in_le32
c_func
(paren
id|addr
)paren
suffix:semicolon
macro_line|#endif
r_return
id|val
suffix:semicolon
)brace
multiline_comment|/* because of the power3 be / le above, this is needed */
DECL|function|openpic_writefield_IPI
r_inline
r_void
id|openpic_writefield_IPI
c_func
(paren
r_volatile
id|u_int
op_star
id|addr
comma
id|u_int
id|mask
comma
id|u_int
id|field
)paren
(brace
id|u_int
id|val
op_assign
id|openpic_read_IPI
c_func
(paren
id|addr
)paren
suffix:semicolon
id|openpic_write
c_func
(paren
id|addr
comma
(paren
id|val
op_amp
op_complement
id|mask
)paren
op_or
(paren
id|field
op_amp
id|mask
)paren
)paren
suffix:semicolon
)brace
DECL|function|openpic_clearfield_IPI
r_static
r_inline
r_void
id|openpic_clearfield_IPI
c_func
(paren
r_volatile
id|u_int
op_star
id|addr
comma
id|u_int
id|mask
)paren
(brace
id|openpic_writefield_IPI
c_func
(paren
id|addr
comma
id|mask
comma
l_int|0
)paren
suffix:semicolon
)brace
DECL|function|openpic_setfield_IPI
r_static
r_inline
r_void
id|openpic_setfield_IPI
c_func
(paren
r_volatile
id|u_int
op_star
id|addr
comma
id|u_int
id|mask
)paren
(brace
id|openpic_writefield_IPI
c_func
(paren
id|addr
comma
id|mask
comma
id|mask
)paren
suffix:semicolon
)brace
DECL|function|openpic_safe_writefield_IPI
r_static
r_void
id|openpic_safe_writefield_IPI
c_func
(paren
r_volatile
id|u_int
op_star
id|addr
comma
id|u_int
id|mask
comma
id|u_int
id|field
)paren
(brace
id|openpic_setfield_IPI
c_func
(paren
id|addr
comma
id|OPENPIC_MASK
)paren
suffix:semicolon
multiline_comment|/* wait until it&squot;s not in use */
multiline_comment|/* BenH: Is this code really enough ? I would rather check the result&n;         *       and eventually retry ...&n;         */
r_while
c_loop
(paren
id|openpic_read_IPI
c_func
(paren
id|addr
)paren
op_amp
id|OPENPIC_ACTIVITY
)paren
(brace
suffix:semicolon
)brace
id|openpic_writefield_IPI
c_func
(paren
id|addr
comma
id|mask
op_or
id|OPENPIC_MASK
comma
id|field
op_or
id|OPENPIC_MASK
)paren
suffix:semicolon
)brace
macro_line|#endif /* CONFIG_SMP */
macro_line|#ifdef CONFIG_EPIC_SERIAL_MODE
DECL|function|openpic_eicr_set_clk
r_static
r_void
id|__init
id|openpic_eicr_set_clk
c_func
(paren
id|u_int
id|clkval
)paren
(brace
id|openpic_writefield
c_func
(paren
op_amp
id|OpenPIC-&gt;Global.Global_Configuration1
comma
id|OPENPIC_EICR_S_CLK_MASK
comma
(paren
id|clkval
op_lshift
l_int|28
)paren
)paren
suffix:semicolon
)brace
DECL|function|openpic_enable_sie
r_static
r_void
id|__init
id|openpic_enable_sie
c_func
(paren
r_void
)paren
(brace
id|openpic_setfield
c_func
(paren
op_amp
id|OpenPIC-&gt;Global.Global_Configuration1
comma
id|OPENPIC_EICR_SIE
)paren
suffix:semicolon
)brace
macro_line|#endif
macro_line|#if defined(CONFIG_EPIC_SERIAL_MODE) || defined(CONFIG_PM)
DECL|function|openpic_reset
r_static
r_void
id|openpic_reset
c_func
(paren
r_void
)paren
(brace
id|openpic_setfield
c_func
(paren
op_amp
id|OpenPIC-&gt;Global.Global_Configuration0
comma
id|OPENPIC_CONFIG_RESET
)paren
suffix:semicolon
r_while
c_loop
(paren
id|openpic_readfield
c_func
(paren
op_amp
id|OpenPIC-&gt;Global.Global_Configuration0
comma
id|OPENPIC_CONFIG_RESET
)paren
)paren
id|mb
c_func
(paren
)paren
suffix:semicolon
)brace
macro_line|#endif
DECL|function|openpic_set_sources
r_void
id|__init
id|openpic_set_sources
c_func
(paren
r_int
id|first_irq
comma
r_int
id|num_irqs
comma
r_void
op_star
id|first_ISR
)paren
(brace
r_volatile
id|OpenPIC_Source
op_star
id|src
op_assign
id|first_ISR
suffix:semicolon
r_int
id|i
comma
id|last_irq
suffix:semicolon
id|last_irq
op_assign
id|first_irq
op_plus
id|num_irqs
suffix:semicolon
r_if
c_cond
(paren
id|last_irq
OG
id|NumSources
)paren
id|NumSources
op_assign
id|last_irq
suffix:semicolon
r_if
c_cond
(paren
id|src
op_eq
l_int|0
)paren
id|src
op_assign
op_amp
(paren
(paren
r_struct
id|OpenPIC
op_star
)paren
id|OpenPIC_Addr
)paren
op_member_access_from_pointer
id|Source
(braket
id|first_irq
)braket
suffix:semicolon
r_for
c_loop
(paren
id|i
op_assign
id|first_irq
suffix:semicolon
id|i
OL
id|last_irq
suffix:semicolon
op_increment
id|i
comma
op_increment
id|src
)paren
id|ISR
(braket
id|i
)braket
op_assign
id|src
suffix:semicolon
)brace
multiline_comment|/*&n; * The `offset&squot; parameter defines where the interrupts handled by the&n; * OpenPIC start in the space of interrupt numbers that the kernel knows&n; * about.  In other words, the OpenPIC&squot;s IRQ0 is numbered `offset&squot; in the&n; * kernel&squot;s interrupt numbering scheme.&n; * We assume there is only one OpenPIC.&n; */
DECL|function|openpic_init
r_void
id|__init
id|openpic_init
c_func
(paren
r_int
id|offset
)paren
(brace
id|u_int
id|t
comma
id|i
suffix:semicolon
id|u_int
id|timerfreq
suffix:semicolon
r_const
r_char
op_star
id|version
suffix:semicolon
r_if
c_cond
(paren
op_logical_neg
id|OpenPIC_Addr
)paren
(brace
id|printk
c_func
(paren
l_string|&quot;No OpenPIC found !&bslash;n&quot;
)paren
suffix:semicolon
r_return
suffix:semicolon
)brace
id|OpenPIC
op_assign
(paren
r_volatile
r_struct
id|OpenPIC
op_star
)paren
id|OpenPIC_Addr
suffix:semicolon
macro_line|#ifdef CONFIG_EPIC_SERIAL_MODE
multiline_comment|/* Have to start from ground zero.&n;&t;*/
id|openpic_reset
c_func
(paren
)paren
suffix:semicolon
macro_line|#endif
r_if
c_cond
(paren
id|ppc_md.progress
)paren
id|ppc_md
dot
id|progress
c_func
(paren
l_string|&quot;openpic: enter&quot;
comma
l_int|0x122
)paren
suffix:semicolon
id|t
op_assign
id|openpic_read
c_func
(paren
op_amp
id|OpenPIC-&gt;Global.Feature_Reporting0
)paren
suffix:semicolon
r_switch
c_cond
(paren
id|t
op_amp
id|OPENPIC_FEATURE_VERSION_MASK
)paren
(brace
r_case
l_int|1
suffix:colon
id|version
op_assign
l_string|&quot;1.0&quot;
suffix:semicolon
r_break
suffix:semicolon
r_case
l_int|2
suffix:colon
id|version
op_assign
l_string|&quot;1.2&quot;
suffix:semicolon
r_break
suffix:semicolon
r_case
l_int|3
suffix:colon
id|version
op_assign
l_string|&quot;1.3&quot;
suffix:semicolon
r_break
suffix:semicolon
r_default
suffix:colon
id|version
op_assign
l_string|&quot;?&quot;
suffix:semicolon
r_break
suffix:semicolon
)brace
id|NumProcessors
op_assign
(paren
(paren
id|t
op_amp
id|OPENPIC_FEATURE_LAST_PROCESSOR_MASK
)paren
op_rshift
id|OPENPIC_FEATURE_LAST_PROCESSOR_SHIFT
)paren
op_plus
l_int|1
suffix:semicolon
r_if
c_cond
(paren
id|NumSources
op_eq
l_int|0
)paren
id|openpic_set_sources
c_func
(paren
l_int|0
comma
(paren
(paren
id|t
op_amp
id|OPENPIC_FEATURE_LAST_SOURCE_MASK
)paren
op_rshift
id|OPENPIC_FEATURE_LAST_SOURCE_SHIFT
)paren
op_plus
l_int|1
comma
l_int|NULL
)paren
suffix:semicolon
id|printk
c_func
(paren
l_string|&quot;OpenPIC Version %s (%d CPUs and %d IRQ sources) at %p&bslash;n&quot;
comma
id|version
comma
id|NumProcessors
comma
id|NumSources
comma
id|OpenPIC
)paren
suffix:semicolon
id|timerfreq
op_assign
id|openpic_read
c_func
(paren
op_amp
id|OpenPIC-&gt;Global.Timer_Frequency
)paren
suffix:semicolon
r_if
c_cond
(paren
id|timerfreq
)paren
id|printk
c_func
(paren
l_string|&quot;OpenPIC timer frequency is %d.%06d MHz&bslash;n&quot;
comma
id|timerfreq
op_div
l_int|1000000
comma
id|timerfreq
op_mod
l_int|1000000
)paren
suffix:semicolon
id|open_pic_irq_offset
op_assign
id|offset
suffix:semicolon
multiline_comment|/* Initialize timer interrupts */
r_if
c_cond
(paren
id|ppc_md.progress
)paren
id|ppc_md
dot
id|progress
c_func
(paren
l_string|&quot;openpic: timer&quot;
comma
l_int|0x3ba
)paren
suffix:semicolon
r_for
c_loop
(paren
id|i
op_assign
l_int|0
suffix:semicolon
id|i
OL
id|OPENPIC_NUM_TIMERS
suffix:semicolon
id|i
op_increment
)paren
(brace
multiline_comment|/* Disabled, Priority 0 */
id|openpic_inittimer
c_func
(paren
id|i
comma
l_int|0
comma
id|OPENPIC_VEC_TIMER
op_plus
id|i
op_plus
id|offset
)paren
suffix:semicolon
multiline_comment|/* No processor */
id|openpic_maptimer
c_func
(paren
id|i
comma
id|CPU_MASK_NONE
)paren
suffix:semicolon
)brace
macro_line|#ifdef CONFIG_SMP
multiline_comment|/* Initialize IPI interrupts */
r_if
c_cond
(paren
id|ppc_md.progress
)paren
id|ppc_md
dot
id|progress
c_func
(paren
l_string|&quot;openpic: ipi&quot;
comma
l_int|0x3bb
)paren
suffix:semicolon
r_for
c_loop
(paren
id|i
op_assign
l_int|0
suffix:semicolon
id|i
OL
id|OPENPIC_NUM_IPI
suffix:semicolon
id|i
op_increment
)paren
(brace
multiline_comment|/* Disabled, Priority 10..13 */
id|openpic_initipi
c_func
(paren
id|i
comma
l_int|10
op_plus
id|i
comma
id|OPENPIC_VEC_IPI
op_plus
id|i
op_plus
id|offset
)paren
suffix:semicolon
multiline_comment|/* IPIs are per-CPU */
id|irq_desc
(braket
id|OPENPIC_VEC_IPI
op_plus
id|i
op_plus
id|offset
)braket
dot
id|status
op_or_assign
id|IRQ_PER_CPU
suffix:semicolon
id|irq_desc
(braket
id|OPENPIC_VEC_IPI
op_plus
id|i
op_plus
id|offset
)braket
dot
id|handler
op_assign
op_amp
id|open_pic_ipi
suffix:semicolon
)brace
macro_line|#endif
multiline_comment|/* Initialize external interrupts */
r_if
c_cond
(paren
id|ppc_md.progress
)paren
id|ppc_md
dot
id|progress
c_func
(paren
l_string|&quot;openpic: external&quot;
comma
l_int|0x3bc
)paren
suffix:semicolon
id|openpic_set_priority
c_func
(paren
l_int|0xf
)paren
suffix:semicolon
multiline_comment|/* Init all external sources, including possibly the cascade. */
r_for
c_loop
(paren
id|i
op_assign
l_int|0
suffix:semicolon
id|i
OL
id|NumSources
suffix:semicolon
id|i
op_increment
)paren
(brace
r_int
id|sense
suffix:semicolon
r_if
c_cond
(paren
id|ISR
(braket
id|i
)braket
op_eq
l_int|0
)paren
r_continue
suffix:semicolon
multiline_comment|/* the bootloader may have left it enabled (bad !) */
id|openpic_disable_irq
c_func
(paren
id|i
op_plus
id|offset
)paren
suffix:semicolon
id|sense
op_assign
(paren
id|i
OL
id|OpenPIC_NumInitSenses
)paren
ques
c_cond
id|OpenPIC_InitSenses
(braket
id|i
)braket
suffix:colon
"&bslash;"
(paren
id|IRQ_SENSE_LEVEL
op_or
id|IRQ_POLARITY_NEGATIVE
)paren
suffix:semicolon
r_if
c_cond
(paren
id|sense
op_amp
id|IRQ_SENSE_MASK
)paren
id|irq_desc
(braket
id|i
op_plus
id|offset
)braket
dot
id|status
op_assign
id|IRQ_LEVEL
suffix:semicolon
multiline_comment|/* Enabled, Priority 8 */
id|openpic_initirq
c_func
(paren
id|i
comma
l_int|8
comma
id|i
op_plus
id|offset
comma
(paren
id|sense
op_amp
id|IRQ_POLARITY_MASK
)paren
comma
(paren
id|sense
op_amp
id|IRQ_SENSE_MASK
)paren
)paren
suffix:semicolon
multiline_comment|/* Processor 0 */
id|openpic_mapirq
c_func
(paren
id|i
comma
id|CPU_MASK_CPU0
comma
id|CPU_MASK_NONE
)paren
suffix:semicolon
)brace
multiline_comment|/* Init descriptors */
r_for
c_loop
(paren
id|i
op_assign
id|offset
suffix:semicolon
id|i
OL
id|NumSources
op_plus
id|offset
suffix:semicolon
id|i
op_increment
)paren
id|irq_desc
(braket
id|i
)braket
dot
id|handler
op_assign
op_amp
id|open_pic
suffix:semicolon
multiline_comment|/* Initialize the spurious interrupt */
r_if
c_cond
(paren
id|ppc_md.progress
)paren
id|ppc_md
dot
id|progress
c_func
(paren
l_string|&quot;openpic: spurious&quot;
comma
l_int|0x3bd
)paren
suffix:semicolon
id|openpic_set_spurious
c_func
(paren
id|OPENPIC_VEC_SPURIOUS
op_plus
id|offset
)paren
suffix:semicolon
id|openpic_disable_8259_pass_through
c_func
(paren
)paren
suffix:semicolon
macro_line|#ifdef CONFIG_EPIC_SERIAL_MODE
id|openpic_eicr_set_clk
c_func
(paren
l_int|7
)paren
suffix:semicolon
multiline_comment|/* Slowest value until we know better */
id|openpic_enable_sie
c_func
(paren
)paren
suffix:semicolon
macro_line|#endif
id|openpic_set_priority
c_func
(paren
l_int|0
)paren
suffix:semicolon
r_if
c_cond
(paren
id|ppc_md.progress
)paren
id|ppc_md
dot
id|progress
c_func
(paren
l_string|&quot;openpic: exit&quot;
comma
l_int|0x222
)paren
suffix:semicolon
)brace
macro_line|#ifdef notused
DECL|function|openpic_enable_8259_pass_through
r_static
r_void
id|openpic_enable_8259_pass_through
c_func
(paren
r_void
)paren
(brace
id|openpic_clearfield
c_func
(paren
op_amp
id|OpenPIC-&gt;Global.Global_Configuration0
comma
id|OPENPIC_CONFIG_8259_PASSTHROUGH_DISABLE
)paren
suffix:semicolon
)brace
macro_line|#endif /* notused */
DECL|function|openpic_disable_8259_pass_through
r_static
r_void
id|openpic_disable_8259_pass_through
c_func
(paren
r_void
)paren
(brace
id|openpic_setfield
c_func
(paren
op_amp
id|OpenPIC-&gt;Global.Global_Configuration0
comma
id|OPENPIC_CONFIG_8259_PASSTHROUGH_DISABLE
)paren
suffix:semicolon
)brace
multiline_comment|/*&n; *  Find out the current interrupt&n; */
DECL|function|openpic_irq
id|u_int
id|openpic_irq
c_func
(paren
r_void
)paren
(brace
id|u_int
id|vec
suffix:semicolon
id|DECL_THIS_CPU
suffix:semicolon
id|CHECK_THIS_CPU
suffix:semicolon
id|vec
op_assign
id|openpic_readfield
c_func
(paren
op_amp
id|OpenPIC-&gt;THIS_CPU.Interrupt_Acknowledge
comma
id|OPENPIC_VECTOR_MASK
)paren
suffix:semicolon
r_return
id|vec
suffix:semicolon
)brace
DECL|function|openpic_eoi
r_void
id|openpic_eoi
c_func
(paren
r_void
)paren
(brace
id|DECL_THIS_CPU
suffix:semicolon
id|CHECK_THIS_CPU
suffix:semicolon
id|openpic_write
c_func
(paren
op_amp
id|OpenPIC-&gt;THIS_CPU.EOI
comma
l_int|0
)paren
suffix:semicolon
multiline_comment|/* Handle PCI write posting */
(paren
r_void
)paren
id|openpic_read
c_func
(paren
op_amp
id|OpenPIC-&gt;THIS_CPU.EOI
)paren
suffix:semicolon
)brace
macro_line|#ifdef notused
DECL|function|openpic_get_priority
r_static
id|u_int
id|openpic_get_priority
c_func
(paren
r_void
)paren
(brace
id|DECL_THIS_CPU
suffix:semicolon
id|CHECK_THIS_CPU
suffix:semicolon
r_return
id|openpic_readfield
c_func
(paren
op_amp
id|OpenPIC-&gt;THIS_CPU.Current_Task_Priority
comma
id|OPENPIC_CURRENT_TASK_PRIORITY_MASK
)paren
suffix:semicolon
)brace
macro_line|#endif /* notused */
DECL|function|openpic_set_priority
r_static
r_void
id|__init
id|openpic_set_priority
c_func
(paren
id|u_int
id|pri
)paren
(brace
id|DECL_THIS_CPU
suffix:semicolon
id|CHECK_THIS_CPU
suffix:semicolon
id|check_arg_pri
c_func
(paren
id|pri
)paren
suffix:semicolon
id|openpic_writefield
c_func
(paren
op_amp
id|OpenPIC-&gt;THIS_CPU.Current_Task_Priority
comma
id|OPENPIC_CURRENT_TASK_PRIORITY_MASK
comma
id|pri
)paren
suffix:semicolon
)brace
multiline_comment|/*&n; *  Get/set the spurious vector&n; */
macro_line|#ifdef notused
DECL|function|openpic_get_spurious
r_static
id|u_int
id|openpic_get_spurious
c_func
(paren
r_void
)paren
(brace
r_return
id|openpic_readfield
c_func
(paren
op_amp
id|OpenPIC-&gt;Global.Spurious_Vector
comma
id|OPENPIC_VECTOR_MASK
)paren
suffix:semicolon
)brace
macro_line|#endif /* notused */
DECL|function|openpic_set_spurious
r_static
r_void
id|openpic_set_spurious
c_func
(paren
id|u_int
id|vec
)paren
(brace
id|check_arg_vec
c_func
(paren
id|vec
)paren
suffix:semicolon
id|openpic_writefield
c_func
(paren
op_amp
id|OpenPIC-&gt;Global.Spurious_Vector
comma
id|OPENPIC_VECTOR_MASK
comma
id|vec
)paren
suffix:semicolon
)brace
macro_line|#ifdef CONFIG_SMP
multiline_comment|/*&n; * Convert a cpu mask from logical to physical cpu numbers.&n; */
DECL|function|physmask
r_static
r_inline
id|cpumask_t
id|physmask
c_func
(paren
id|cpumask_t
id|cpumask
)paren
(brace
r_int
id|i
suffix:semicolon
id|cpumask_t
id|mask
op_assign
id|CPU_MASK_NONE
suffix:semicolon
id|cpus_and
c_func
(paren
id|cpumask
comma
id|cpu_online_map
comma
id|cpumask
)paren
suffix:semicolon
r_for
c_loop
(paren
id|i
op_assign
l_int|0
suffix:semicolon
id|i
OL
id|NR_CPUS
suffix:semicolon
id|i
op_increment
)paren
r_if
c_cond
(paren
id|cpu_isset
c_func
(paren
id|i
comma
id|cpumask
)paren
)paren
id|cpu_set
c_func
(paren
id|smp_hw_index
(braket
id|i
)braket
comma
id|mask
)paren
suffix:semicolon
r_return
id|mask
suffix:semicolon
)brace
macro_line|#else
DECL|macro|physmask
mdefine_line|#define physmask(cpumask)&t;(cpumask)
macro_line|#endif
DECL|function|openpic_reset_processor_phys
r_void
id|openpic_reset_processor_phys
c_func
(paren
id|u_int
id|mask
)paren
(brace
id|openpic_write
c_func
(paren
op_amp
id|OpenPIC-&gt;Global.Processor_Initialization
comma
id|mask
)paren
suffix:semicolon
)brace
macro_line|#if defined(CONFIG_SMP) || defined(CONFIG_PM)
DECL|variable|openpic_setup_lock
r_static
id|spinlock_t
id|openpic_setup_lock
op_assign
id|SPIN_LOCK_UNLOCKED
suffix:semicolon
macro_line|#endif
macro_line|#ifdef CONFIG_SMP
multiline_comment|/*&n; *  Initialize an interprocessor interrupt (and disable it)&n; *&n; *  ipi: OpenPIC interprocessor interrupt number&n; *  pri: interrupt source priority&n; *  vec: the vector it will produce&n; */
DECL|function|openpic_initipi
r_static
r_void
id|__init
id|openpic_initipi
c_func
(paren
id|u_int
id|ipi
comma
id|u_int
id|pri
comma
id|u_int
id|vec
)paren
(brace
id|check_arg_ipi
c_func
(paren
id|ipi
)paren
suffix:semicolon
id|check_arg_pri
c_func
(paren
id|pri
)paren
suffix:semicolon
id|check_arg_vec
c_func
(paren
id|vec
)paren
suffix:semicolon
id|openpic_safe_writefield_IPI
c_func
(paren
op_amp
id|OpenPIC-&gt;Global
dot
id|IPI_Vector_Priority
c_func
(paren
id|ipi
)paren
comma
id|OPENPIC_PRIORITY_MASK
op_or
id|OPENPIC_VECTOR_MASK
comma
(paren
id|pri
op_lshift
id|OPENPIC_PRIORITY_SHIFT
)paren
op_or
id|vec
)paren
suffix:semicolon
)brace
multiline_comment|/*&n; *  Send an IPI to one or more CPUs&n; *&n; *  Externally called, however, it takes an IPI number (0...OPENPIC_NUM_IPI)&n; *  and not a system-wide interrupt number&n; */
DECL|function|openpic_cause_IPI
r_void
id|openpic_cause_IPI
c_func
(paren
id|u_int
id|ipi
comma
id|cpumask_t
id|cpumask
)paren
(brace
id|cpumask_t
id|phys
suffix:semicolon
id|DECL_THIS_CPU
suffix:semicolon
id|CHECK_THIS_CPU
suffix:semicolon
id|check_arg_ipi
c_func
(paren
id|ipi
)paren
suffix:semicolon
id|phys
op_assign
id|physmask
c_func
(paren
id|cpumask
)paren
suffix:semicolon
id|openpic_write
c_func
(paren
op_amp
id|OpenPIC-&gt;THIS_CPU
dot
id|IPI_Dispatch
c_func
(paren
id|ipi
)paren
comma
id|cpus_addr
c_func
(paren
id|physmask
c_func
(paren
id|cpumask
)paren
)paren
(braket
l_int|0
)braket
)paren
suffix:semicolon
)brace
DECL|function|openpic_request_IPIs
r_void
id|openpic_request_IPIs
c_func
(paren
r_void
)paren
(brace
r_int
id|i
suffix:semicolon
multiline_comment|/*&n;&t; * Make sure this matches what is defined in smp.c for&n;&t; * smp_message_{pass|recv}() or what shows up in&n;&t; * /proc/interrupts will be wrong!!! --Troy */
r_if
c_cond
(paren
id|OpenPIC
op_eq
l_int|NULL
)paren
r_return
suffix:semicolon
multiline_comment|/* IPIs are marked SA_INTERRUPT as they must run with irqs disabled */
id|request_irq
c_func
(paren
id|OPENPIC_VEC_IPI
op_plus
id|open_pic_irq_offset
comma
id|openpic_ipi_action
comma
id|SA_INTERRUPT
comma
l_string|&quot;IPI0 (call function)&quot;
comma
l_int|NULL
)paren
suffix:semicolon
id|request_irq
c_func
(paren
id|OPENPIC_VEC_IPI
op_plus
id|open_pic_irq_offset
op_plus
l_int|1
comma
id|openpic_ipi_action
comma
id|SA_INTERRUPT
comma
l_string|&quot;IPI1 (reschedule)&quot;
comma
l_int|NULL
)paren
suffix:semicolon
id|request_irq
c_func
(paren
id|OPENPIC_VEC_IPI
op_plus
id|open_pic_irq_offset
op_plus
l_int|2
comma
id|openpic_ipi_action
comma
id|SA_INTERRUPT
comma
l_string|&quot;IPI2 (invalidate tlb)&quot;
comma
l_int|NULL
)paren
suffix:semicolon
id|request_irq
c_func
(paren
id|OPENPIC_VEC_IPI
op_plus
id|open_pic_irq_offset
op_plus
l_int|3
comma
id|openpic_ipi_action
comma
id|SA_INTERRUPT
comma
l_string|&quot;IPI3 (xmon break)&quot;
comma
l_int|NULL
)paren
suffix:semicolon
r_for
c_loop
(paren
id|i
op_assign
l_int|0
suffix:semicolon
id|i
OL
id|OPENPIC_NUM_IPI
suffix:semicolon
id|i
op_increment
)paren
id|openpic_enable_ipi
c_func
(paren
id|OPENPIC_VEC_IPI
op_plus
id|open_pic_irq_offset
op_plus
id|i
)paren
suffix:semicolon
)brace
multiline_comment|/*&n; * Do per-cpu setup for SMP systems.&n; *&n; * Get IPI&squot;s working and start taking interrupts.&n; *   -- Cort&n; */
DECL|function|do_openpic_setup_cpu
r_void
id|__devinit
id|do_openpic_setup_cpu
c_func
(paren
r_void
)paren
(brace
macro_line|#ifdef CONFIG_IRQ_ALL_CPUS
r_int
id|i
suffix:semicolon
id|cpumask_t
id|msk
op_assign
id|CPU_MASK_NONE
suffix:semicolon
macro_line|#endif
id|spin_lock
c_func
(paren
op_amp
id|openpic_setup_lock
)paren
suffix:semicolon
macro_line|#ifdef CONFIG_IRQ_ALL_CPUS
id|cpu_set
c_func
(paren
id|smp_hw_index
(braket
id|smp_processor_id
c_func
(paren
)paren
)braket
comma
id|msk
)paren
suffix:semicolon
multiline_comment|/* let the openpic know we want intrs. default affinity&n; &t; * is 0xffffffff until changed via /proc&n; &t; * That&squot;s how it&squot;s done on x86. If we want it differently, then&n; &t; * we should make sure we also change the default values of irq_affinity&n; &t; * in irq.c.&n; &t; */
r_for
c_loop
(paren
id|i
op_assign
l_int|0
suffix:semicolon
id|i
OL
id|NumSources
suffix:semicolon
id|i
op_increment
)paren
id|openpic_mapirq
c_func
(paren
id|i
comma
id|msk
comma
id|CPU_MASK_ALL
)paren
suffix:semicolon
macro_line|#endif /* CONFIG_IRQ_ALL_CPUS */
id|openpic_set_priority
c_func
(paren
l_int|0
)paren
suffix:semicolon
id|spin_unlock
c_func
(paren
op_amp
id|openpic_setup_lock
)paren
suffix:semicolon
)brace
macro_line|#endif /* CONFIG_SMP */
multiline_comment|/*&n; *  Initialize a timer interrupt (and disable it)&n; *&n; *  timer: OpenPIC timer number&n; *  pri: interrupt source priority&n; *  vec: the vector it will produce&n; */
DECL|function|openpic_inittimer
r_static
r_void
id|__init
id|openpic_inittimer
c_func
(paren
id|u_int
id|timer
comma
id|u_int
id|pri
comma
id|u_int
id|vec
)paren
(brace
id|check_arg_timer
c_func
(paren
id|timer
)paren
suffix:semicolon
id|check_arg_pri
c_func
(paren
id|pri
)paren
suffix:semicolon
id|check_arg_vec
c_func
(paren
id|vec
)paren
suffix:semicolon
id|openpic_safe_writefield
c_func
(paren
op_amp
id|OpenPIC-&gt;Global.Timer
(braket
id|timer
)braket
dot
id|Vector_Priority
comma
id|OPENPIC_PRIORITY_MASK
op_or
id|OPENPIC_VECTOR_MASK
comma
(paren
id|pri
op_lshift
id|OPENPIC_PRIORITY_SHIFT
)paren
op_or
id|vec
)paren
suffix:semicolon
)brace
multiline_comment|/*&n; *  Map a timer interrupt to one or more CPUs&n; */
DECL|function|openpic_maptimer
r_static
r_void
id|__init
id|openpic_maptimer
c_func
(paren
id|u_int
id|timer
comma
id|cpumask_t
id|cpumask
)paren
(brace
id|cpumask_t
id|phys
op_assign
id|physmask
c_func
(paren
id|cpumask
)paren
suffix:semicolon
id|check_arg_timer
c_func
(paren
id|timer
)paren
suffix:semicolon
id|openpic_write
c_func
(paren
op_amp
id|OpenPIC-&gt;Global.Timer
(braket
id|timer
)braket
dot
id|Destination
comma
id|cpus_addr
c_func
(paren
id|phys
)paren
(braket
l_int|0
)braket
)paren
suffix:semicolon
)brace
multiline_comment|/*&n; * Initalize the interrupt source which will generate an NMI.&n; * This raises the interrupt&squot;s priority from 8 to 9.&n; *&n; * irq: The logical IRQ which generates an NMI.&n; */
r_void
id|__init
DECL|function|openpic_init_nmi_irq
id|openpic_init_nmi_irq
c_func
(paren
id|u_int
id|irq
)paren
(brace
id|check_arg_irq
c_func
(paren
id|irq
)paren
suffix:semicolon
id|openpic_safe_writefield
c_func
(paren
op_amp
id|ISR
(braket
id|irq
op_minus
id|open_pic_irq_offset
)braket
op_member_access_from_pointer
id|Vector_Priority
comma
id|OPENPIC_PRIORITY_MASK
comma
l_int|9
op_lshift
id|OPENPIC_PRIORITY_SHIFT
)paren
suffix:semicolon
)brace
multiline_comment|/*&n; *&n; * All functions below take an offset&squot;ed irq argument&n; *&n; */
multiline_comment|/*&n; * Hookup a cascade to the OpenPIC.&n; */
r_void
id|__init
DECL|function|openpic_hookup_cascade
id|openpic_hookup_cascade
c_func
(paren
id|u_int
id|irq
comma
r_char
op_star
id|name
comma
r_int
(paren
op_star
id|cascade_fn
)paren
(paren
r_struct
id|pt_regs
op_star
)paren
)paren
(brace
id|openpic_cascade_irq
op_assign
id|irq
suffix:semicolon
id|openpic_cascade_fn
op_assign
id|cascade_fn
suffix:semicolon
r_if
c_cond
(paren
id|request_irq
c_func
(paren
id|irq
comma
id|no_action
comma
id|SA_INTERRUPT
comma
id|name
comma
l_int|NULL
)paren
)paren
id|printk
c_func
(paren
l_string|&quot;Unable to get OpenPIC IRQ %d for cascade&bslash;n&quot;
comma
id|irq
op_minus
id|open_pic_irq_offset
)paren
suffix:semicolon
)brace
multiline_comment|/*&n; *  Enable/disable an external interrupt source&n; *&n; *  Externally called, irq is an offseted system-wide interrupt number&n; */
DECL|function|openpic_enable_irq
r_static
r_void
id|openpic_enable_irq
c_func
(paren
id|u_int
id|irq
)paren
(brace
r_volatile
id|u_int
op_star
id|vpp
suffix:semicolon
id|check_arg_irq
c_func
(paren
id|irq
)paren
suffix:semicolon
id|vpp
op_assign
op_amp
id|ISR
(braket
id|irq
op_minus
id|open_pic_irq_offset
)braket
op_member_access_from_pointer
id|Vector_Priority
suffix:semicolon
id|openpic_clearfield
c_func
(paren
id|vpp
comma
id|OPENPIC_MASK
)paren
suffix:semicolon
multiline_comment|/* make sure mask gets to controller before we return to user */
r_do
(brace
id|mb
c_func
(paren
)paren
suffix:semicolon
multiline_comment|/* sync is probably useless here */
)brace
r_while
c_loop
(paren
id|openpic_readfield
c_func
(paren
id|vpp
comma
id|OPENPIC_MASK
)paren
)paren
suffix:semicolon
)brace
DECL|function|openpic_disable_irq
r_static
r_void
id|openpic_disable_irq
c_func
(paren
id|u_int
id|irq
)paren
(brace
r_volatile
id|u_int
op_star
id|vpp
suffix:semicolon
id|u32
id|vp
suffix:semicolon
id|check_arg_irq
c_func
(paren
id|irq
)paren
suffix:semicolon
id|vpp
op_assign
op_amp
id|ISR
(braket
id|irq
op_minus
id|open_pic_irq_offset
)braket
op_member_access_from_pointer
id|Vector_Priority
suffix:semicolon
id|openpic_setfield
c_func
(paren
id|vpp
comma
id|OPENPIC_MASK
)paren
suffix:semicolon
multiline_comment|/* make sure mask gets to controller before we return to user */
r_do
(brace
id|mb
c_func
(paren
)paren
suffix:semicolon
multiline_comment|/* sync is probably useless here */
id|vp
op_assign
id|openpic_readfield
c_func
(paren
id|vpp
comma
id|OPENPIC_MASK
op_or
id|OPENPIC_ACTIVITY
)paren
suffix:semicolon
)brace
r_while
c_loop
(paren
(paren
id|vp
op_amp
id|OPENPIC_ACTIVITY
)paren
op_logical_and
op_logical_neg
(paren
id|vp
op_amp
id|OPENPIC_MASK
)paren
)paren
(brace
suffix:semicolon
)brace
)brace
macro_line|#ifdef CONFIG_SMP
multiline_comment|/*&n; *  Enable/disable an IPI interrupt source&n; *&n; *  Externally called, irq is an offseted system-wide interrupt number&n; */
DECL|function|openpic_enable_ipi
r_void
id|openpic_enable_ipi
c_func
(paren
id|u_int
id|irq
)paren
(brace
id|irq
op_sub_assign
(paren
id|OPENPIC_VEC_IPI
op_plus
id|open_pic_irq_offset
)paren
suffix:semicolon
id|check_arg_ipi
c_func
(paren
id|irq
)paren
suffix:semicolon
id|openpic_clearfield_IPI
c_func
(paren
op_amp
id|OpenPIC-&gt;Global
dot
id|IPI_Vector_Priority
c_func
(paren
id|irq
)paren
comma
id|OPENPIC_MASK
)paren
suffix:semicolon
)brace
DECL|function|openpic_disable_ipi
r_void
id|openpic_disable_ipi
c_func
(paren
id|u_int
id|irq
)paren
(brace
id|irq
op_sub_assign
(paren
id|OPENPIC_VEC_IPI
op_plus
id|open_pic_irq_offset
)paren
suffix:semicolon
id|check_arg_ipi
c_func
(paren
id|irq
)paren
suffix:semicolon
id|openpic_setfield_IPI
c_func
(paren
op_amp
id|OpenPIC-&gt;Global
dot
id|IPI_Vector_Priority
c_func
(paren
id|irq
)paren
comma
id|OPENPIC_MASK
)paren
suffix:semicolon
)brace
macro_line|#endif
multiline_comment|/*&n; *  Initialize an interrupt source (and disable it!)&n; *&n; *  irq: OpenPIC interrupt number&n; *  pri: interrupt source priority&n; *  vec: the vector it will produce&n; *  pol: polarity (1 for positive, 0 for negative)&n; *  sense: 1 for level, 0 for edge&n; */
r_static
r_void
id|__init
DECL|function|openpic_initirq
id|openpic_initirq
c_func
(paren
id|u_int
id|irq
comma
id|u_int
id|pri
comma
id|u_int
id|vec
comma
r_int
id|pol
comma
r_int
id|sense
)paren
(brace
id|openpic_safe_writefield
c_func
(paren
op_amp
id|ISR
(braket
id|irq
)braket
op_member_access_from_pointer
id|Vector_Priority
comma
id|OPENPIC_PRIORITY_MASK
op_or
id|OPENPIC_VECTOR_MASK
op_or
id|OPENPIC_SENSE_MASK
op_or
id|OPENPIC_POLARITY_MASK
comma
(paren
id|pri
op_lshift
id|OPENPIC_PRIORITY_SHIFT
)paren
op_or
id|vec
op_or
(paren
id|pol
ques
c_cond
id|OPENPIC_POLARITY_POSITIVE
suffix:colon
id|OPENPIC_POLARITY_NEGATIVE
)paren
op_or
(paren
id|sense
ques
c_cond
id|OPENPIC_SENSE_LEVEL
suffix:colon
id|OPENPIC_SENSE_EDGE
)paren
)paren
suffix:semicolon
)brace
multiline_comment|/*&n; *  Map an interrupt source to one or more CPUs&n; */
DECL|function|openpic_mapirq
r_static
r_void
id|openpic_mapirq
c_func
(paren
id|u_int
id|irq
comma
id|cpumask_t
id|physmask
comma
id|cpumask_t
id|keepmask
)paren
(brace
r_if
c_cond
(paren
id|ISR
(braket
id|irq
)braket
op_eq
l_int|0
)paren
r_return
suffix:semicolon
r_if
c_cond
(paren
op_logical_neg
id|cpus_empty
c_func
(paren
id|keepmask
)paren
)paren
(brace
id|cpumask_t
id|irqdest
op_assign
(brace
dot
id|bits
(braket
l_int|0
)braket
op_assign
id|openpic_read
c_func
(paren
op_amp
id|ISR
(braket
id|irq
)braket
op_member_access_from_pointer
id|Destination
)paren
)brace
suffix:semicolon
id|cpus_and
c_func
(paren
id|irqdest
comma
id|irqdest
comma
id|keepmask
)paren
suffix:semicolon
id|cpus_or
c_func
(paren
id|physmask
comma
id|physmask
comma
id|irqdest
)paren
suffix:semicolon
)brace
id|openpic_write
c_func
(paren
op_amp
id|ISR
(braket
id|irq
)braket
op_member_access_from_pointer
id|Destination
comma
id|cpus_addr
c_func
(paren
id|physmask
)paren
(braket
l_int|0
)braket
)paren
suffix:semicolon
)brace
macro_line|#ifdef notused
multiline_comment|/*&n; *  Set the sense for an interrupt source (and disable it!)&n; *&n; *  sense: 1 for level, 0 for edge&n; */
DECL|function|openpic_set_sense
r_static
r_void
id|openpic_set_sense
c_func
(paren
id|u_int
id|irq
comma
r_int
id|sense
)paren
(brace
r_if
c_cond
(paren
id|ISR
(braket
id|irq
)braket
op_ne
l_int|0
)paren
id|openpic_safe_writefield
c_func
(paren
op_amp
id|ISR
(braket
id|irq
)braket
op_member_access_from_pointer
id|Vector_Priority
comma
id|OPENPIC_SENSE_LEVEL
comma
(paren
id|sense
ques
c_cond
id|OPENPIC_SENSE_LEVEL
suffix:colon
l_int|0
)paren
)paren
suffix:semicolon
)brace
macro_line|#endif /* notused */
multiline_comment|/* No spinlocks, should not be necessary with the OpenPIC&n; * (1 register = 1 interrupt and we have the desc lock).&n; */
DECL|function|openpic_ack_irq
r_static
r_void
id|openpic_ack_irq
c_func
(paren
r_int
r_int
id|irq_nr
)paren
(brace
macro_line|#ifdef __SLOW_VERSION__
id|openpic_disable_irq
c_func
(paren
id|irq_nr
)paren
suffix:semicolon
id|openpic_eoi
c_func
(paren
)paren
suffix:semicolon
macro_line|#else
r_if
c_cond
(paren
(paren
id|irq_desc
(braket
id|irq_nr
)braket
dot
id|status
op_amp
id|IRQ_LEVEL
)paren
op_eq
l_int|0
)paren
id|openpic_eoi
c_func
(paren
)paren
suffix:semicolon
macro_line|#endif
)brace
DECL|function|openpic_end_irq
r_static
r_void
id|openpic_end_irq
c_func
(paren
r_int
r_int
id|irq_nr
)paren
(brace
macro_line|#ifdef __SLOW_VERSION__
r_if
c_cond
(paren
op_logical_neg
(paren
id|irq_desc
(braket
id|irq_nr
)braket
dot
id|status
op_amp
(paren
id|IRQ_DISABLED
op_or
id|IRQ_INPROGRESS
)paren
)paren
op_logical_and
id|irq_desc
(braket
id|irq_nr
)braket
dot
id|action
)paren
id|openpic_enable_irq
c_func
(paren
id|irq_nr
)paren
suffix:semicolon
macro_line|#else
r_if
c_cond
(paren
(paren
id|irq_desc
(braket
id|irq_nr
)braket
dot
id|status
op_amp
id|IRQ_LEVEL
)paren
op_ne
l_int|0
)paren
id|openpic_eoi
c_func
(paren
)paren
suffix:semicolon
macro_line|#endif
)brace
DECL|function|openpic_set_affinity
r_static
r_void
id|openpic_set_affinity
c_func
(paren
r_int
r_int
id|irq_nr
comma
id|cpumask_t
id|cpumask
)paren
(brace
id|openpic_mapirq
c_func
(paren
id|irq_nr
op_minus
id|open_pic_irq_offset
comma
id|physmask
c_func
(paren
id|cpumask
)paren
comma
id|CPU_MASK_NONE
)paren
suffix:semicolon
)brace
macro_line|#ifdef CONFIG_SMP
DECL|function|openpic_ack_ipi
r_static
r_void
id|openpic_ack_ipi
c_func
(paren
r_int
r_int
id|irq_nr
)paren
(brace
id|openpic_eoi
c_func
(paren
)paren
suffix:semicolon
)brace
DECL|function|openpic_end_ipi
r_static
r_void
id|openpic_end_ipi
c_func
(paren
r_int
r_int
id|irq_nr
)paren
(brace
)brace
DECL|function|openpic_ipi_action
r_static
id|irqreturn_t
id|openpic_ipi_action
c_func
(paren
r_int
id|cpl
comma
r_void
op_star
id|dev_id
comma
r_struct
id|pt_regs
op_star
id|regs
)paren
(brace
id|smp_message_recv
c_func
(paren
id|cpl
op_minus
id|OPENPIC_VEC_IPI
op_minus
id|open_pic_irq_offset
comma
id|regs
)paren
suffix:semicolon
r_return
id|IRQ_HANDLED
suffix:semicolon
)brace
macro_line|#endif /* CONFIG_SMP */
r_int
DECL|function|openpic_get_irq
id|openpic_get_irq
c_func
(paren
r_struct
id|pt_regs
op_star
id|regs
)paren
(brace
r_int
id|irq
op_assign
id|openpic_irq
c_func
(paren
)paren
suffix:semicolon
multiline_comment|/*&n;&t; * Check for the cascade interrupt and call the cascaded&n;&t; * interrupt controller function (usually i8259_irq) if so.&n;&t; * This should move to irq.c eventually.  -- paulus&n;&t; */
r_if
c_cond
(paren
id|irq
op_eq
id|openpic_cascade_irq
op_logical_and
id|openpic_cascade_fn
op_ne
l_int|NULL
)paren
(brace
r_int
id|cirq
op_assign
id|openpic_cascade_fn
c_func
(paren
id|regs
)paren
suffix:semicolon
multiline_comment|/* Allow for the cascade being shared with other devices */
r_if
c_cond
(paren
id|cirq
op_ne
op_minus
l_int|1
)paren
(brace
id|irq
op_assign
id|cirq
suffix:semicolon
id|openpic_eoi
c_func
(paren
)paren
suffix:semicolon
)brace
)brace
r_else
r_if
c_cond
(paren
id|irq
op_eq
id|OPENPIC_VEC_SPURIOUS
op_plus
id|open_pic_irq_offset
)paren
id|irq
op_assign
op_minus
l_int|1
suffix:semicolon
r_return
id|irq
suffix:semicolon
)brace
macro_line|#ifdef CONFIG_SMP
r_void
DECL|function|smp_openpic_message_pass
id|smp_openpic_message_pass
c_func
(paren
r_int
id|target
comma
r_int
id|msg
comma
r_int
r_int
id|data
comma
r_int
id|wait
)paren
(brace
id|cpumask_t
id|mask
op_assign
id|CPU_MASK_ALL
suffix:semicolon
multiline_comment|/* make sure we&squot;re sending something that translates to an IPI */
r_if
c_cond
(paren
id|msg
OG
l_int|0x3
)paren
(brace
id|printk
c_func
(paren
l_string|&quot;SMP %d: smp_message_pass: unknown msg %d&bslash;n&quot;
comma
id|smp_processor_id
c_func
(paren
)paren
comma
id|msg
)paren
suffix:semicolon
r_return
suffix:semicolon
)brace
r_switch
c_cond
(paren
id|target
)paren
(brace
r_case
id|MSG_ALL
suffix:colon
id|openpic_cause_IPI
c_func
(paren
id|msg
comma
id|mask
)paren
suffix:semicolon
r_break
suffix:semicolon
r_case
id|MSG_ALL_BUT_SELF
suffix:colon
id|cpu_clear
c_func
(paren
id|smp_processor_id
c_func
(paren
)paren
comma
id|mask
)paren
suffix:semicolon
id|openpic_cause_IPI
c_func
(paren
id|msg
comma
id|mask
)paren
suffix:semicolon
r_break
suffix:semicolon
r_default
suffix:colon
id|openpic_cause_IPI
c_func
(paren
id|msg
comma
id|cpumask_of_cpu
c_func
(paren
id|target
)paren
)paren
suffix:semicolon
r_break
suffix:semicolon
)brace
)brace
macro_line|#endif /* CONFIG_SMP */
macro_line|#ifdef CONFIG_PM
multiline_comment|/*&n; * We implement the IRQ controller as a sysdev and put it&n; * to sleep at powerdown stage (the callback is named suspend,&n; * but it&squot;s old semantics, for the Device Model, it&squot;s really&n; * powerdown). The possible problem is that another sysdev that&n; * happens to be suspend after this one will have interrupts off,&n; * that may be an issue... For now, this isn&squot;t an issue on pmac&n; * though...&n; */
DECL|variable|save_ipi_vp
r_static
id|u32
id|save_ipi_vp
(braket
id|OPENPIC_NUM_IPI
)braket
suffix:semicolon
DECL|variable|save_irq_src_vp
r_static
id|u32
id|save_irq_src_vp
(braket
id|OPENPIC_MAX_SOURCES
)braket
suffix:semicolon
DECL|variable|save_irq_src_dest
r_static
id|u32
id|save_irq_src_dest
(braket
id|OPENPIC_MAX_SOURCES
)braket
suffix:semicolon
DECL|variable|save_cpu_task_pri
r_static
id|u32
id|save_cpu_task_pri
(braket
id|OPENPIC_MAX_PROCESSORS
)braket
suffix:semicolon
DECL|variable|openpic_suspend_count
r_static
r_int
id|openpic_suspend_count
suffix:semicolon
DECL|function|openpic_cached_enable_irq
r_static
r_void
id|openpic_cached_enable_irq
c_func
(paren
id|u_int
id|irq
)paren
(brace
id|check_arg_irq
c_func
(paren
id|irq
)paren
suffix:semicolon
id|save_irq_src_vp
(braket
id|irq
op_minus
id|open_pic_irq_offset
)braket
op_and_assign
op_complement
id|OPENPIC_MASK
suffix:semicolon
)brace
DECL|function|openpic_cached_disable_irq
r_static
r_void
id|openpic_cached_disable_irq
c_func
(paren
id|u_int
id|irq
)paren
(brace
id|check_arg_irq
c_func
(paren
id|irq
)paren
suffix:semicolon
id|save_irq_src_vp
(braket
id|irq
op_minus
id|open_pic_irq_offset
)braket
op_or_assign
id|OPENPIC_MASK
suffix:semicolon
)brace
multiline_comment|/* WARNING: Can be called directly by the cpufreq code with NULL parameter,&n; * we need something better to deal with that... Maybe switch to S1 for&n; * cpufreq changes&n; */
DECL|function|openpic_suspend
r_int
id|openpic_suspend
c_func
(paren
r_struct
id|sys_device
op_star
id|sysdev
comma
id|u32
id|state
)paren
(brace
r_int
id|i
suffix:semicolon
r_int
r_int
id|flags
suffix:semicolon
id|spin_lock_irqsave
c_func
(paren
op_amp
id|openpic_setup_lock
comma
id|flags
)paren
suffix:semicolon
r_if
c_cond
(paren
id|openpic_suspend_count
op_increment
OG
l_int|0
)paren
(brace
id|spin_unlock_irqrestore
c_func
(paren
op_amp
id|openpic_setup_lock
comma
id|flags
)paren
suffix:semicolon
r_return
l_int|0
suffix:semicolon
)brace
id|open_pic.enable
op_assign
id|openpic_cached_enable_irq
suffix:semicolon
id|open_pic.disable
op_assign
id|openpic_cached_disable_irq
suffix:semicolon
r_for
c_loop
(paren
id|i
op_assign
l_int|0
suffix:semicolon
id|i
OL
id|NumProcessors
suffix:semicolon
id|i
op_increment
)paren
(brace
id|save_cpu_task_pri
(braket
id|i
)braket
op_assign
id|openpic_read
c_func
(paren
op_amp
id|OpenPIC-&gt;Processor
(braket
id|i
)braket
dot
id|Current_Task_Priority
)paren
suffix:semicolon
id|openpic_writefield
c_func
(paren
op_amp
id|OpenPIC-&gt;Processor
(braket
id|i
)braket
dot
id|Current_Task_Priority
comma
id|OPENPIC_CURRENT_TASK_PRIORITY_MASK
comma
l_int|0xf
)paren
suffix:semicolon
)brace
r_for
c_loop
(paren
id|i
op_assign
l_int|0
suffix:semicolon
id|i
OL
id|OPENPIC_NUM_IPI
suffix:semicolon
id|i
op_increment
)paren
id|save_ipi_vp
(braket
id|i
)braket
op_assign
id|openpic_read
c_func
(paren
op_amp
id|OpenPIC-&gt;Global
dot
id|IPI_Vector_Priority
c_func
(paren
id|i
)paren
)paren
suffix:semicolon
r_for
c_loop
(paren
id|i
op_assign
l_int|0
suffix:semicolon
id|i
OL
id|NumSources
suffix:semicolon
id|i
op_increment
)paren
(brace
r_if
c_cond
(paren
id|ISR
(braket
id|i
)braket
op_eq
l_int|0
)paren
r_continue
suffix:semicolon
id|save_irq_src_vp
(braket
id|i
)braket
op_assign
id|openpic_read
c_func
(paren
op_amp
id|ISR
(braket
id|i
)braket
op_member_access_from_pointer
id|Vector_Priority
)paren
op_amp
op_complement
id|OPENPIC_ACTIVITY
suffix:semicolon
id|save_irq_src_dest
(braket
id|i
)braket
op_assign
id|openpic_read
c_func
(paren
op_amp
id|ISR
(braket
id|i
)braket
op_member_access_from_pointer
id|Destination
)paren
suffix:semicolon
)brace
id|spin_unlock_irqrestore
c_func
(paren
op_amp
id|openpic_setup_lock
comma
id|flags
)paren
suffix:semicolon
r_return
l_int|0
suffix:semicolon
)brace
multiline_comment|/* WARNING: Can be called directly by the cpufreq code with NULL parameter,&n; * we need something better to deal with that... Maybe switch to S1 for&n; * cpufreq changes&n; */
DECL|function|openpic_resume
r_int
id|openpic_resume
c_func
(paren
r_struct
id|sys_device
op_star
id|sysdev
)paren
(brace
r_int
id|i
suffix:semicolon
r_int
r_int
id|flags
suffix:semicolon
id|u32
id|vppmask
op_assign
id|OPENPIC_PRIORITY_MASK
op_or
id|OPENPIC_VECTOR_MASK
op_or
id|OPENPIC_SENSE_MASK
op_or
id|OPENPIC_POLARITY_MASK
op_or
id|OPENPIC_MASK
suffix:semicolon
id|spin_lock_irqsave
c_func
(paren
op_amp
id|openpic_setup_lock
comma
id|flags
)paren
suffix:semicolon
r_if
c_cond
(paren
(paren
op_decrement
id|openpic_suspend_count
)paren
OG
l_int|0
)paren
(brace
id|spin_unlock_irqrestore
c_func
(paren
op_amp
id|openpic_setup_lock
comma
id|flags
)paren
suffix:semicolon
r_return
l_int|0
suffix:semicolon
)brace
id|openpic_reset
c_func
(paren
)paren
suffix:semicolon
multiline_comment|/* OpenPIC sometimes seem to need some time to be fully back up... */
r_do
(brace
id|openpic_set_spurious
c_func
(paren
id|OPENPIC_VEC_SPURIOUS
op_plus
id|open_pic_irq_offset
)paren
suffix:semicolon
)brace
r_while
c_loop
(paren
id|openpic_readfield
c_func
(paren
op_amp
id|OpenPIC-&gt;Global.Spurious_Vector
comma
id|OPENPIC_VECTOR_MASK
)paren
op_ne
(paren
id|OPENPIC_VEC_SPURIOUS
op_plus
id|open_pic_irq_offset
)paren
)paren
(brace
suffix:semicolon
)brace
id|openpic_disable_8259_pass_through
c_func
(paren
)paren
suffix:semicolon
r_for
c_loop
(paren
id|i
op_assign
l_int|0
suffix:semicolon
id|i
OL
id|OPENPIC_NUM_IPI
suffix:semicolon
id|i
op_increment
)paren
id|openpic_write
c_func
(paren
op_amp
id|OpenPIC-&gt;Global
dot
id|IPI_Vector_Priority
c_func
(paren
id|i
)paren
comma
id|save_ipi_vp
(braket
id|i
)braket
)paren
suffix:semicolon
r_for
c_loop
(paren
id|i
op_assign
l_int|0
suffix:semicolon
id|i
OL
id|NumSources
suffix:semicolon
id|i
op_increment
)paren
(brace
r_if
c_cond
(paren
id|ISR
(braket
id|i
)braket
op_eq
l_int|0
)paren
r_continue
suffix:semicolon
id|openpic_write
c_func
(paren
op_amp
id|ISR
(braket
id|i
)braket
op_member_access_from_pointer
id|Destination
comma
id|save_irq_src_dest
(braket
id|i
)braket
)paren
suffix:semicolon
id|openpic_write
c_func
(paren
op_amp
id|ISR
(braket
id|i
)braket
op_member_access_from_pointer
id|Vector_Priority
comma
id|save_irq_src_vp
(braket
id|i
)braket
)paren
suffix:semicolon
multiline_comment|/* make sure mask gets to controller before we return to user */
r_do
(brace
id|openpic_write
c_func
(paren
op_amp
id|ISR
(braket
id|i
)braket
op_member_access_from_pointer
id|Vector_Priority
comma
id|save_irq_src_vp
(braket
id|i
)braket
)paren
suffix:semicolon
)brace
r_while
c_loop
(paren
id|openpic_readfield
c_func
(paren
op_amp
id|ISR
(braket
id|i
)braket
op_member_access_from_pointer
id|Vector_Priority
comma
id|vppmask
)paren
op_ne
(paren
id|save_irq_src_vp
(braket
id|i
)braket
op_amp
id|vppmask
)paren
)paren
suffix:semicolon
)brace
r_for
c_loop
(paren
id|i
op_assign
l_int|0
suffix:semicolon
id|i
OL
id|NumProcessors
suffix:semicolon
id|i
op_increment
)paren
id|openpic_write
c_func
(paren
op_amp
id|OpenPIC-&gt;Processor
(braket
id|i
)braket
dot
id|Current_Task_Priority
comma
id|save_cpu_task_pri
(braket
id|i
)braket
)paren
suffix:semicolon
id|open_pic.enable
op_assign
id|openpic_enable_irq
suffix:semicolon
id|open_pic.disable
op_assign
id|openpic_disable_irq
suffix:semicolon
id|spin_unlock_irqrestore
c_func
(paren
op_amp
id|openpic_setup_lock
comma
id|flags
)paren
suffix:semicolon
r_return
l_int|0
suffix:semicolon
)brace
macro_line|#endif /* CONFIG_PM */
DECL|variable|openpic_sysclass
r_static
r_struct
id|sysdev_class
id|openpic_sysclass
op_assign
(brace
id|set_kset_name
c_func
(paren
l_string|&quot;openpic&quot;
)paren
comma
)brace
suffix:semicolon
DECL|variable|device_openpic
r_static
r_struct
id|sys_device
id|device_openpic
op_assign
(brace
dot
id|id
op_assign
l_int|0
comma
dot
id|cls
op_assign
op_amp
id|openpic_sysclass
comma
)brace
suffix:semicolon
DECL|variable|driver_openpic
r_static
r_struct
id|sysdev_driver
id|driver_openpic
op_assign
(brace
macro_line|#ifdef CONFIG_PM
dot
id|suspend
op_assign
op_amp
id|openpic_suspend
comma
dot
id|resume
op_assign
op_amp
id|openpic_resume
comma
macro_line|#endif /* CONFIG_PM */
)brace
suffix:semicolon
DECL|function|init_openpic_sysfs
r_static
r_int
id|__init
id|init_openpic_sysfs
c_func
(paren
r_void
)paren
(brace
r_int
id|rc
suffix:semicolon
r_if
c_cond
(paren
op_logical_neg
id|OpenPIC_Addr
)paren
r_return
op_minus
id|ENODEV
suffix:semicolon
id|printk
c_func
(paren
id|KERN_DEBUG
l_string|&quot;Registering openpic with sysfs...&bslash;n&quot;
)paren
suffix:semicolon
id|rc
op_assign
id|sysdev_class_register
c_func
(paren
op_amp
id|openpic_sysclass
)paren
suffix:semicolon
r_if
c_cond
(paren
id|rc
)paren
(brace
id|printk
c_func
(paren
id|KERN_ERR
l_string|&quot;Failed registering openpic sys class&bslash;n&quot;
)paren
suffix:semicolon
r_return
op_minus
id|ENODEV
suffix:semicolon
)brace
id|rc
op_assign
id|sysdev_register
c_func
(paren
op_amp
id|device_openpic
)paren
suffix:semicolon
r_if
c_cond
(paren
id|rc
)paren
(brace
id|printk
c_func
(paren
id|KERN_ERR
l_string|&quot;Failed registering openpic sys device&bslash;n&quot;
)paren
suffix:semicolon
r_return
op_minus
id|ENODEV
suffix:semicolon
)brace
id|rc
op_assign
id|sysdev_driver_register
c_func
(paren
op_amp
id|openpic_sysclass
comma
op_amp
id|driver_openpic
)paren
suffix:semicolon
r_if
c_cond
(paren
id|rc
)paren
(brace
id|printk
c_func
(paren
id|KERN_ERR
l_string|&quot;Failed registering openpic sys driver&bslash;n&quot;
)paren
suffix:semicolon
r_return
op_minus
id|ENODEV
suffix:semicolon
)brace
r_return
l_int|0
suffix:semicolon
)brace
DECL|variable|init_openpic_sysfs
id|subsys_initcall
c_func
(paren
id|init_openpic_sysfs
)paren
suffix:semicolon
eof
