<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.5"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/Target/AArch64/AArch64InstrInfo.cpp Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
MathJax.Hub.Config({
  extensions: ["tex2jax.js"],
  jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">LLVM<span id="projectnumber">&#160;9.0.1</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.5 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_794e483eb1cc7921d35fd149d9cc325b.html">Target</a></li><li class="navelem"><a class="el" href="dir_b69b85499a0be7bec9dbd65569a12909.html">AArch64</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle"><div class="title">AArch64InstrInfo.cpp</div></div>
</div><!--header-->
<div class="contents">
<a href="AArch64InstrInfo_8cpp.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">//===- AArch64InstrInfo.cpp - AArch64 Instruction Information -------------===//</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span><span class="comment">//</span></div>
<div class="line"><a id="l00003" name="l00003"></a><span class="lineno">    3</span><span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div>
<div class="line"><a id="l00004" name="l00004"></a><span class="lineno">    4</span><span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div>
<div class="line"><a id="l00005" name="l00005"></a><span class="lineno">    5</span><span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div>
<div class="line"><a id="l00006" name="l00006"></a><span class="lineno">    6</span><span class="comment">//</span></div>
<div class="line"><a id="l00007" name="l00007"></a><span class="lineno">    7</span><span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span><span class="comment">//</span></div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="comment">// This file contains the AArch64 implementation of the TargetInstrInfo class.</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span><span class="comment">//</span></div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span><span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno">   12</span> </div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno">   13</span><span class="preprocessor">#include &quot;<a class="code" href="AArch64InstrInfo_8h.html">AArch64InstrInfo.h</a>&quot;</span></div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno">   14</span><span class="preprocessor">#include &quot;<a class="code" href="AArch64MachineFunctionInfo_8h.html">AArch64MachineFunctionInfo.h</a>&quot;</span></div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno">   15</span><span class="preprocessor">#include &quot;<a class="code" href="AArch64Subtarget_8h.html">AArch64Subtarget.h</a>&quot;</span></div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno">   16</span><span class="preprocessor">#include &quot;<a class="code" href="AArch64AddressingModes_8h.html">MCTargetDesc/AArch64AddressingModes.h</a>&quot;</span></div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno">   17</span><span class="preprocessor">#include &quot;<a class="code" href="AArch64BaseInfo_8h.html">Utils/AArch64BaseInfo.h</a>&quot;</span></div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno">   18</span><span class="preprocessor">#include &quot;<a class="code" href="ArrayRef_8h.html">llvm/ADT/ArrayRef.h</a>&quot;</span></div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span><span class="preprocessor">#include &quot;<a class="code" href="STLExtras_8h.html">llvm/ADT/STLExtras.h</a>&quot;</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span><span class="preprocessor">#include &quot;<a class="code" href="SmallVector_8h.html">llvm/ADT/SmallVector.h</a>&quot;</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span><span class="preprocessor">#include &quot;<a class="code" href="MachineBasicBlock_8h.html">llvm/CodeGen/MachineBasicBlock.h</a>&quot;</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span><span class="preprocessor">#include &quot;<a class="code" href="MachineFrameInfo_8h.html">llvm/CodeGen/MachineFrameInfo.h</a>&quot;</span></div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span><span class="preprocessor">#include &quot;<a class="code" href="MachineFunction_8h.html">llvm/CodeGen/MachineFunction.h</a>&quot;</span></div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span><span class="preprocessor">#include &quot;<a class="code" href="MachineInstr_8h.html">llvm/CodeGen/MachineInstr.h</a>&quot;</span></div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span><span class="preprocessor">#include &quot;<a class="code" href="MachineInstrBuilder_8h.html">llvm/CodeGen/MachineInstrBuilder.h</a>&quot;</span></div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span><span class="preprocessor">#include &quot;<a class="code" href="MachineMemOperand_8h.html">llvm/CodeGen/MachineMemOperand.h</a>&quot;</span></div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span><span class="preprocessor">#include &quot;<a class="code" href="MachineOperand_8h.html">llvm/CodeGen/MachineOperand.h</a>&quot;</span></div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span><span class="preprocessor">#include &quot;<a class="code" href="MachineRegisterInfo_8h.html">llvm/CodeGen/MachineRegisterInfo.h</a>&quot;</span></div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span><span class="preprocessor">#include &quot;<a class="code" href="MachineModuleInfo_8h.html">llvm/CodeGen/MachineModuleInfo.h</a>&quot;</span></div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno">   30</span><span class="preprocessor">#include &quot;<a class="code" href="StackMaps_8h.html">llvm/CodeGen/StackMaps.h</a>&quot;</span></div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno">   31</span><span class="preprocessor">#include &quot;<a class="code" href="TargetRegisterInfo_8h.html">llvm/CodeGen/TargetRegisterInfo.h</a>&quot;</span></div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno">   32</span><span class="preprocessor">#include &quot;<a class="code" href="TargetSubtargetInfo_8h.html">llvm/CodeGen/TargetSubtargetInfo.h</a>&quot;</span></div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno">   33</span><span class="preprocessor">#include &quot;<a class="code" href="DebugLoc_8h.html">llvm/IR/DebugLoc.h</a>&quot;</span></div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno">   34</span><span class="preprocessor">#include &quot;<a class="code" href="GlobalValue_8h.html">llvm/IR/GlobalValue.h</a>&quot;</span></div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno">   35</span><span class="preprocessor">#include &quot;<a class="code" href="MCAsmInfo_8h.html">llvm/MC/MCAsmInfo.h</a>&quot;</span></div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno">   36</span><span class="preprocessor">#include &quot;<a class="code" href="MCInst_8h.html">llvm/MC/MCInst.h</a>&quot;</span></div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno">   37</span><span class="preprocessor">#include &quot;<a class="code" href="MCInstrDesc_8h.html">llvm/MC/MCInstrDesc.h</a>&quot;</span></div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno">   38</span><span class="preprocessor">#include &quot;<a class="code" href="Casting_8h.html">llvm/Support/Casting.h</a>&quot;</span></div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno">   39</span><span class="preprocessor">#include &quot;<a class="code" href="CodeGen_8h.html">llvm/Support/CodeGen.h</a>&quot;</span></div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span><span class="preprocessor">#include &quot;<a class="code" href="CommandLine_8h.html">llvm/Support/CommandLine.h</a>&quot;</span></div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span><span class="preprocessor">#include &quot;<a class="code" href="Compiler_8h.html">llvm/Support/Compiler.h</a>&quot;</span></div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno">   42</span><span class="preprocessor">#include &quot;<a class="code" href="llvm_2Support_2ErrorHandling_8h.html">llvm/Support/ErrorHandling.h</a>&quot;</span></div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno">   43</span><span class="preprocessor">#include &quot;<a class="code" href="MathExtras_8h.html">llvm/Support/MathExtras.h</a>&quot;</span></div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno">   44</span><span class="preprocessor">#include &quot;<a class="code" href="llvm_2Target_2TargetMachine_8h.html">llvm/Target/TargetMachine.h</a>&quot;</span></div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno">   45</span><span class="preprocessor">#include &quot;<a class="code" href="TargetOptions_8h.html">llvm/Target/TargetOptions.h</a>&quot;</span></div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno">   46</span><span class="preprocessor">#include &lt;cassert&gt;</span></div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno">   47</span><span class="preprocessor">#include &lt;cstdint&gt;</span></div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno">   48</span><span class="preprocessor">#include &lt;iterator&gt;</span></div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno">   49</span><span class="preprocessor">#include &lt;utility&gt;</span></div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno">   50</span> </div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno">   51</span><span class="keyword">using namespace </span><a class="code hl_namespace" href="namespacellvm.html">llvm</a>;</div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno">   52</span> </div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno"><a class="line" href="AArch64InstrInfo_8cpp.html#a5d99008fb7e5cdc4774786d0743a2c4f">   53</a></span><span class="preprocessor">#define GET_INSTRINFO_CTOR_DTOR</span></div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno">   54</span><span class="preprocessor">#include &quot;AArch64GenInstrInfo.inc&quot;</span></div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno">   55</span> </div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno"><a class="line" href="AArch64InstrInfo_8cpp.html#acd3cc339aff66a17d663a76992d474d5">   56</a></span><span class="keyword">static</span> <a class="code hl_class" href="classllvm_1_1cl_1_1opt.html">cl::opt&lt;unsigned&gt;</a> <a class="code hl_variable" href="AArch64InstrInfo_8cpp.html#acd3cc339aff66a17d663a76992d474d5">TBZDisplacementBits</a>(</div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno">   57</span>    <span class="stringliteral">&quot;aarch64-tbz-offset-bits&quot;</span>, <a class="code hl_enumvalue" href="namespacellvm_1_1cl.html#a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6">cl::Hidden</a>, <a class="code hl_function" href="namespacellvm_1_1cl.html#ac12e6a8f3a1b511f0dee2ed6de0ae806">cl::init</a>(14),</div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno">   58</span>    <a class="code hl_struct" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(<span class="stringliteral">&quot;Restrict range of TB[N]Z instructions (DEBUG)&quot;</span>));</div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno">   59</span> </div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno"><a class="line" href="AArch64InstrInfo_8cpp.html#aeef1f8831e5bff7c0ca8fe17cfdc889d">   60</a></span><span class="keyword">static</span> <a class="code hl_class" href="classllvm_1_1cl_1_1opt.html">cl::opt&lt;unsigned&gt;</a> <a class="code hl_variable" href="AArch64InstrInfo_8cpp.html#aeef1f8831e5bff7c0ca8fe17cfdc889d">CBZDisplacementBits</a>(</div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno">   61</span>    <span class="stringliteral">&quot;aarch64-cbz-offset-bits&quot;</span>, <a class="code hl_enumvalue" href="namespacellvm_1_1cl.html#a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6">cl::Hidden</a>, <a class="code hl_function" href="namespacellvm_1_1cl.html#ac12e6a8f3a1b511f0dee2ed6de0ae806">cl::init</a>(19),</div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno">   62</span>    <a class="code hl_struct" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(<span class="stringliteral">&quot;Restrict range of CB[N]Z instructions (DEBUG)&quot;</span>));</div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno">   63</span> </div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno">   64</span><span class="keyword">static</span> <a class="code hl_class" href="classllvm_1_1cl_1_1opt.html">cl::opt&lt;unsigned&gt;</a></div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno"><a class="line" href="AArch64InstrInfo_8cpp.html#a00df395c26d74e8d6cd2f9e5336065d9">   65</a></span>    <a class="code hl_variable" href="AArch64InstrInfo_8cpp.html#a00df395c26d74e8d6cd2f9e5336065d9">BCCDisplacementBits</a>(<span class="stringliteral">&quot;aarch64-bcc-offset-bits&quot;</span>, <a class="code hl_enumvalue" href="namespacellvm_1_1cl.html#a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6">cl::Hidden</a>, <a class="code hl_function" href="namespacellvm_1_1cl.html#ac12e6a8f3a1b511f0dee2ed6de0ae806">cl::init</a>(19),</div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno">   66</span>                        <a class="code hl_struct" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(<span class="stringliteral">&quot;Restrict range of Bcc instructions (DEBUG)&quot;</span>));</div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno">   67</span> </div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64InstrInfo.html#a685d0f817c9260ea16202a9964652fe6">   68</a></span><a class="code hl_function" href="classllvm_1_1AArch64InstrInfo.html#a685d0f817c9260ea16202a9964652fe6">AArch64InstrInfo::AArch64InstrInfo</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a> &amp;STI)</div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno">   69</span>    : <a class="code hl_class" href="classAArch64GenInstrInfo.html">AArch64GenInstrInfo</a>(AArch64::ADJCALLSTACKDOWN, AArch64::ADJCALLSTACKUP,</div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno">   70</span>                          AArch64::CATCHRET),</div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno">   71</span>      RI(STI.getTargetTriple()), Subtarget(STI) {}</div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno">   72</span><span class="comment"></span> </div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno">   73</span><span class="comment">/// GetInstSize - Return the number of bytes of code the specified</span></div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno">   74</span><span class="comment">/// instruction may be.  This returns the maximum number of bytes.</span></div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64InstrInfo.html#a1bf38b3bbe867377cde6e530a0256b29">   75</a></span><span class="comment"></span><span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1AArch64InstrInfo.html#a1bf38b3bbe867377cde6e530a0256b29">AArch64InstrInfo::getInstSizeInBytes</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno">   76</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB = *<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getParent();</div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno">   77</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *MF = MBB.<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#acf6442108e21e7e5379feb8962de65b7">getParent</a>();</div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno">   78</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCAsmInfo.html">MCAsmInfo</a> *MAI = MF-&gt;<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a9e51edf88ef3878857794a6bf7e44287">getTarget</a>().<a class="code hl_function" href="classllvm_1_1TargetMachine.html#afb72c5626afbc815284e2b26bb0663f8">getMCAsmInfo</a>();</div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno">   79</span> </div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno">   80</span>  {</div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno">   81</span>    <span class="keyword">auto</span> Op = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode();</div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno">   82</span>    <span class="keywordflow">if</span> (Op == AArch64::INLINEASM || Op == AArch64::INLINEASM_BR)</div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno">   83</span>      <span class="keywordflow">return</span> getInlineAsmLength(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getSymbolName(), *MAI);</div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno">   84</span>  }</div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno">   85</span> </div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno">   86</span>  <span class="comment">// FIXME: We currently only handle pseudoinstructions that don&#39;t get expanded</span></div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno">   87</span>  <span class="comment">//        before the assembly printer.</span></div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno">   88</span>  <span class="keywordtype">unsigned</span> NumBytes = 0;</div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno">   89</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;Desc = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getDesc();</div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno">   90</span>  <span class="keywordflow">switch</span> (Desc.<a class="code hl_function" href="classllvm_1_1MCInstrDesc.html#aee50fcacb786c1fc56168a0c55a4e934">getOpcode</a>()) {</div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno">   91</span>  <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno">   92</span>    <span class="comment">// Anything not explicitly designated otherwise is a normal 4-byte insn.</span></div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span>    NumBytes = 4;</div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno">   95</span>  <span class="keywordflow">case</span> TargetOpcode::DBG_VALUE:</div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno">   96</span>  <span class="keywordflow">case</span> TargetOpcode::EH_LABEL:</div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno">   97</span>  <span class="keywordflow">case</span> TargetOpcode::IMPLICIT_DEF:</div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno">   98</span>  <span class="keywordflow">case</span> TargetOpcode::KILL:</div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno">   99</span>    NumBytes = 0;</div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno">  100</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno">  101</span>  <span class="keywordflow">case</span> TargetOpcode::STACKMAP:</div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno">  102</span>    <span class="comment">// The upper bound for a stackmap intrinsic is the full length of its shadow</span></div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno">  103</span>    NumBytes = <a class="code hl_class" href="classllvm_1_1StackMapOpers.html">StackMapOpers</a>(&amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>).<a class="code hl_function" href="classllvm_1_1StackMapOpers.html#a4330cae153bbaadcf79bb4917a6c3924">getNumPatchBytes</a>();</div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno">  104</span>    <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(NumBytes % 4 == 0 &amp;&amp; <span class="stringliteral">&quot;Invalid number of NOP bytes requested!&quot;</span>);</div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno">  105</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno">  106</span>  <span class="keywordflow">case</span> TargetOpcode::PATCHPOINT:</div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno">  107</span>    <span class="comment">// The size of the patchpoint intrinsic is the number of bytes requested</span></div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno">  108</span>    NumBytes = <a class="code hl_class" href="classllvm_1_1PatchPointOpers.html">PatchPointOpers</a>(&amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>).<a class="code hl_function" href="classllvm_1_1PatchPointOpers.html#aa319bb1da5a106c84bfa9a1fdca084bc">getNumPatchBytes</a>();</div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno">  109</span>    <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(NumBytes % 4 == 0 &amp;&amp; <span class="stringliteral">&quot;Invalid number of NOP bytes requested!&quot;</span>);</div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno">  110</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno">  111</span>  <span class="keywordflow">case</span> AArch64::TLSDESC_CALLSEQ:</div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno">  112</span>    <span class="comment">// This gets lowered to an instruction sequence which takes 16 bytes</span></div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno">  113</span>    NumBytes = 16;</div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno">  114</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno">  115</span>  <span class="keywordflow">case</span> AArch64::JumpTableDest32:</div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno">  116</span>  <span class="keywordflow">case</span> AArch64::JumpTableDest16:</div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno">  117</span>  <span class="keywordflow">case</span> AArch64::JumpTableDest8:</div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno">  118</span>    NumBytes = 12;</div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno">  119</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno">  120</span>  <span class="keywordflow">case</span> AArch64::SPACE:</div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno">  121</span>    NumBytes = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1).getImm();</div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno">  122</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno">  123</span>  }</div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno">  124</span> </div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno">  125</span>  <span class="keywordflow">return</span> NumBytes;</div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno">  126</span>}</div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno">  127</span> </div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno"><a class="line" href="AArch64InstrInfo_8cpp.html#aae34e9ed9446266fe2dcc421cc67093f">  128</a></span><span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code hl_function" href="AArch64InstrInfo_8cpp.html#aae34e9ed9446266fe2dcc421cc67093f">parseCondBranch</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *LastInst, <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&amp;<a class="code hl_class" href="classllvm_1_1Target.html">Target</a>,</div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno">  129</span>                            <a class="code hl_class" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineOperand&gt;</a> &amp;Cond) {</div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno">  130</span>  <span class="comment">// Block ends with fall-through condbranch.</span></div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno">  131</span>  <span class="keywordflow">switch</span> (LastInst-&gt;<a class="code hl_function" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>()) {</div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno">  132</span>  <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno">  133</span>    <a class="code hl_define" href="llvm_2Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Unknown branch instruction?&quot;</span>);</div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno">  134</span>  <span class="keywordflow">case</span> AArch64::Bcc:</div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno">  135</span>    <a class="code hl_class" href="classllvm_1_1Target.html">Target</a> = LastInst-&gt;<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ad67c9230577a0b640c52852c75c93939">getOperand</a>(1).<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a57e64b633278df75c699e6b98ce15031">getMBB</a>();</div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno">  136</span>    Cond.push_back(LastInst-&gt;<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ad67c9230577a0b640c52852c75c93939">getOperand</a>(0));</div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno">  137</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno">  138</span>  <span class="keywordflow">case</span> AArch64::CBZW:</div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno">  139</span>  <span class="keywordflow">case</span> AArch64::CBZX:</div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno">  140</span>  <span class="keywordflow">case</span> AArch64::CBNZW:</div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno">  141</span>  <span class="keywordflow">case</span> AArch64::CBNZX:</div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno">  142</span>    <a class="code hl_class" href="classllvm_1_1Target.html">Target</a> = LastInst-&gt;<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ad67c9230577a0b640c52852c75c93939">getOperand</a>(1).<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a57e64b633278df75c699e6b98ce15031">getMBB</a>();</div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno">  143</span>    Cond.push_back(<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ab09679b541a6ba1219b3602569847364">MachineOperand::CreateImm</a>(-1));</div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno">  144</span>    Cond.push_back(<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ab09679b541a6ba1219b3602569847364">MachineOperand::CreateImm</a>(LastInst-&gt;<a class="code hl_function" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>()));</div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno">  145</span>    Cond.push_back(LastInst-&gt;<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ad67c9230577a0b640c52852c75c93939">getOperand</a>(0));</div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno">  146</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno">  147</span>  <span class="keywordflow">case</span> AArch64::TBZW:</div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno">  148</span>  <span class="keywordflow">case</span> AArch64::TBZX:</div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno">  149</span>  <span class="keywordflow">case</span> AArch64::TBNZW:</div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno">  150</span>  <span class="keywordflow">case</span> AArch64::TBNZX:</div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno">  151</span>    <a class="code hl_class" href="classllvm_1_1Target.html">Target</a> = LastInst-&gt;<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ad67c9230577a0b640c52852c75c93939">getOperand</a>(2).<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a57e64b633278df75c699e6b98ce15031">getMBB</a>();</div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno">  152</span>    Cond.push_back(<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ab09679b541a6ba1219b3602569847364">MachineOperand::CreateImm</a>(-1));</div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno">  153</span>    Cond.push_back(<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ab09679b541a6ba1219b3602569847364">MachineOperand::CreateImm</a>(LastInst-&gt;<a class="code hl_function" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>()));</div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno">  154</span>    Cond.push_back(LastInst-&gt;<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ad67c9230577a0b640c52852c75c93939">getOperand</a>(0));</div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno">  155</span>    Cond.push_back(LastInst-&gt;<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ad67c9230577a0b640c52852c75c93939">getOperand</a>(1));</div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno">  156</span>  }</div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno">  157</span>}</div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno">  158</span> </div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno"><a class="line" href="AArch64InstrInfo_8cpp.html#a4847fec83cba37133072e8930de7eb0e">  159</a></span><span class="keyword">static</span> <span class="keywordtype">unsigned</span> <a class="code hl_function" href="AArch64InstrInfo_8cpp.html#a4847fec83cba37133072e8930de7eb0e">getBranchDisplacementBits</a>(<span class="keywordtype">unsigned</span> Opc) {</div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno">  160</span>  <span class="keywordflow">switch</span> (Opc) {</div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno">  161</span>  <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno">  162</span>    <a class="code hl_define" href="llvm_2Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;unexpected opcode!&quot;</span>);</div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno">  163</span>  <span class="keywordflow">case</span> AArch64::B:</div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno">  164</span>    <span class="keywordflow">return</span> 64;</div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno">  165</span>  <span class="keywordflow">case</span> AArch64::TBNZW:</div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno">  166</span>  <span class="keywordflow">case</span> AArch64::TBZW:</div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno">  167</span>  <span class="keywordflow">case</span> AArch64::TBNZX:</div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno">  168</span>  <span class="keywordflow">case</span> AArch64::TBZX:</div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno">  169</span>    <span class="keywordflow">return</span> <a class="code hl_variable" href="AArch64InstrInfo_8cpp.html#acd3cc339aff66a17d663a76992d474d5">TBZDisplacementBits</a>;</div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno">  170</span>  <span class="keywordflow">case</span> AArch64::CBNZW:</div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno">  171</span>  <span class="keywordflow">case</span> AArch64::CBZW:</div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno">  172</span>  <span class="keywordflow">case</span> AArch64::CBNZX:</div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno">  173</span>  <span class="keywordflow">case</span> AArch64::CBZX:</div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno">  174</span>    <span class="keywordflow">return</span> <a class="code hl_variable" href="AArch64InstrInfo_8cpp.html#aeef1f8831e5bff7c0ca8fe17cfdc889d">CBZDisplacementBits</a>;</div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno">  175</span>  <span class="keywordflow">case</span> AArch64::Bcc:</div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno">  176</span>    <span class="keywordflow">return</span> <a class="code hl_variable" href="AArch64InstrInfo_8cpp.html#a00df395c26d74e8d6cd2f9e5336065d9">BCCDisplacementBits</a>;</div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno">  177</span>  }</div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno">  178</span>}</div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno">  179</span> </div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64InstrInfo.html#a2d997a80040d5eea603cf8ca302c2dbc">  180</a></span><span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AArch64InstrInfo.html#a2d997a80040d5eea603cf8ca302c2dbc">AArch64InstrInfo::isBranchOffsetInRange</a>(<span class="keywordtype">unsigned</span> BranchOp,</div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno">  181</span>                                             int64_t BrOffset)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno">  182</span>  <span class="keywordtype">unsigned</span> Bits = <a class="code hl_function" href="AArch64InstrInfo_8cpp.html#a4847fec83cba37133072e8930de7eb0e">getBranchDisplacementBits</a>(BranchOp);</div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno">  183</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Bits &gt;= 3 &amp;&amp; <span class="stringliteral">&quot;max branch displacement must be enough to jump&quot;</span></div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno">  184</span>                      <span class="stringliteral">&quot;over conditional branch expansion&quot;</span>);</div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno">  185</span>  <span class="keywordflow">return</span> <a class="code hl_function" href="namespacellvm.html#aad80b46c754cc7216244a866ec9b1cb0">isIntN</a>(Bits, BrOffset / 4);</div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno">  186</span>}</div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno">  187</span> </div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno">  188</span><a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *</div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64InstrInfo.html#a15b71869ae17ba55cfb477020eaadc19">  189</a></span><a class="code hl_function" href="classllvm_1_1AArch64InstrInfo.html#a15b71869ae17ba55cfb477020eaadc19">AArch64InstrInfo::getBranchDestBlock</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno">  190</span>  <span class="keywordflow">switch</span> (<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode()) {</div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno">  191</span>  <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno">  192</span>    <a class="code hl_define" href="llvm_2Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;unexpected opcode!&quot;</span>);</div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno">  193</span>  <span class="keywordflow">case</span> AArch64::B:</div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno">  194</span>    <span class="keywordflow">return</span> <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getMBB();</div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno">  195</span>  <span class="keywordflow">case</span> AArch64::TBZW:</div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno">  196</span>  <span class="keywordflow">case</span> AArch64::TBNZW:</div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno">  197</span>  <span class="keywordflow">case</span> AArch64::TBZX:</div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno">  198</span>  <span class="keywordflow">case</span> AArch64::TBNZX:</div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno">  199</span>    <span class="keywordflow">return</span> <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(2).getMBB();</div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno">  200</span>  <span class="keywordflow">case</span> AArch64::CBZW:</div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno">  201</span>  <span class="keywordflow">case</span> AArch64::CBNZW:</div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno">  202</span>  <span class="keywordflow">case</span> AArch64::CBZX:</div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno">  203</span>  <span class="keywordflow">case</span> AArch64::CBNZX:</div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno">  204</span>  <span class="keywordflow">case</span> AArch64::Bcc:</div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno">  205</span>    <span class="keywordflow">return</span> <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1).getMBB();</div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno">  206</span>  }</div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno">  207</span>}</div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno">  208</span> </div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno">  209</span><span class="comment">// Branch analysis.</span></div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64InstrInfo.html#aa61674464afddf4b2a24ab65f3833233">  210</a></span><span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AArch64InstrInfo.html#aa61674464afddf4b2a24ab65f3833233">AArch64InstrInfo::analyzeBranch</a>(<a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno">  211</span>                                     <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&amp;TBB,</div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno">  212</span>                                     <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&amp;FBB,</div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno">  213</span>                                     <a class="code hl_class" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineOperand&gt;</a> &amp;Cond,</div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno">  214</span>                                     <span class="keywordtype">bool</span> AllowModify)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno">  215</span>  <span class="comment">// If the block has no terminators, it just falls into the block after it.</span></div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno">  216</span>  <a class="code hl_class" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = MBB.<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#a4c711446100d52415f8e142855c223e1">getLastNonDebugInstr</a>();</div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno">  217</span>  <span class="keywordflow">if</span> (<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> == MBB.<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">end</a>())</div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno">  218</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno">  219</span> </div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno">  220</span>  <span class="keywordflow">if</span> (!isUnpredicatedTerminator(*<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>))</div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno">  221</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno">  222</span> </div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno">  223</span>  <span class="comment">// Get the last instruction in the block.</span></div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno">  224</span>  <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *LastInst = &amp;*<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>;</div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno">  225</span> </div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno">  226</span>  <span class="comment">// If there is only one terminator instruction, process it.</span></div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno">  227</span>  <span class="keywordtype">unsigned</span> LastOpc = LastInst-&gt;<a class="code hl_function" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>();</div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno">  228</span>  <span class="keywordflow">if</span> (<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> == MBB.<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#ab2d91e7bec944efcbc39d8e30644f111">begin</a>() || !isUnpredicatedTerminator(*--<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>)) {</div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno">  229</span>    <span class="keywordflow">if</span> (<a class="code hl_function" href="namespacellvm.html#abbf5784629864b659e702b4861bc3b1e">isUncondBranchOpcode</a>(LastOpc)) {</div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno">  230</span>      TBB = LastInst-&gt;<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ad67c9230577a0b640c52852c75c93939">getOperand</a>(0).<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a57e64b633278df75c699e6b98ce15031">getMBB</a>();</div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno">  231</span>      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno">  232</span>    }</div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno">  233</span>    <span class="keywordflow">if</span> (<a class="code hl_function" href="namespacellvm.html#a0e6336a1dd23986cd15023ea0aae5269">isCondBranchOpcode</a>(LastOpc)) {</div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno">  234</span>      <span class="comment">// Block ends with fall-through condbranch.</span></div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno">  235</span>      <a class="code hl_function" href="AArch64InstrInfo_8cpp.html#aae34e9ed9446266fe2dcc421cc67093f">parseCondBranch</a>(LastInst, TBB, Cond);</div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno">  236</span>      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno">  237</span>    }</div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno">  238</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>; <span class="comment">// Can&#39;t handle indirect branch.</span></div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno">  239</span>  }</div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno">  240</span> </div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno">  241</span>  <span class="comment">// Get the instruction before it if it is a terminator.</span></div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno">  242</span>  <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *SecondLastInst = &amp;*<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>;</div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno">  243</span>  <span class="keywordtype">unsigned</span> SecondLastOpc = SecondLastInst-&gt;<a class="code hl_function" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>();</div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno">  244</span> </div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno">  245</span>  <span class="comment">// If AllowModify is true and the block ends with two or more unconditional</span></div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno">  246</span>  <span class="comment">// branches, delete all but the first unconditional branch.</span></div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno">  247</span>  <span class="keywordflow">if</span> (AllowModify &amp;&amp; <a class="code hl_function" href="namespacellvm.html#abbf5784629864b659e702b4861bc3b1e">isUncondBranchOpcode</a>(LastOpc)) {</div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno">  248</span>    <span class="keywordflow">while</span> (<a class="code hl_function" href="namespacellvm.html#abbf5784629864b659e702b4861bc3b1e">isUncondBranchOpcode</a>(SecondLastOpc)) {</div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno">  249</span>      LastInst-&gt;<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno">  250</span>      LastInst = SecondLastInst;</div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno">  251</span>      LastOpc = LastInst-&gt;<a class="code hl_function" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>();</div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno">  252</span>      <span class="keywordflow">if</span> (<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> == MBB.<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#ab2d91e7bec944efcbc39d8e30644f111">begin</a>() || !isUnpredicatedTerminator(*--<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>)) {</div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno">  253</span>        <span class="comment">// Return now the only terminator is an unconditional branch.</span></div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno">  254</span>        TBB = LastInst-&gt;<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ad67c9230577a0b640c52852c75c93939">getOperand</a>(0).<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a57e64b633278df75c699e6b98ce15031">getMBB</a>();</div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno">  255</span>        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno">  256</span>      } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno">  257</span>        SecondLastInst = &amp;*<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>;</div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno">  258</span>        SecondLastOpc = SecondLastInst-&gt;<a class="code hl_function" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>();</div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno">  259</span>      }</div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno">  260</span>    }</div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno">  261</span>  }</div>
<div class="line"><a id="l00262" name="l00262"></a><span class="lineno">  262</span> </div>
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno">  263</span>  <span class="comment">// If there are three terminators, we don&#39;t know what sort of block this is.</span></div>
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno">  264</span>  <span class="keywordflow">if</span> (SecondLastInst &amp;&amp; <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> != MBB.<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#ab2d91e7bec944efcbc39d8e30644f111">begin</a>() &amp;&amp; isUnpredicatedTerminator(*--<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>))</div>
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno">  265</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l00266" name="l00266"></a><span class="lineno">  266</span> </div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno">  267</span>  <span class="comment">// If the block ends with a B and a Bcc, handle it.</span></div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno">  268</span>  <span class="keywordflow">if</span> (<a class="code hl_function" href="namespacellvm.html#a0e6336a1dd23986cd15023ea0aae5269">isCondBranchOpcode</a>(SecondLastOpc) &amp;&amp; <a class="code hl_function" href="namespacellvm.html#abbf5784629864b659e702b4861bc3b1e">isUncondBranchOpcode</a>(LastOpc)) {</div>
<div class="line"><a id="l00269" name="l00269"></a><span class="lineno">  269</span>    <a class="code hl_function" href="AArch64InstrInfo_8cpp.html#aae34e9ed9446266fe2dcc421cc67093f">parseCondBranch</a>(SecondLastInst, TBB, Cond);</div>
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno">  270</span>    FBB = LastInst-&gt;<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ad67c9230577a0b640c52852c75c93939">getOperand</a>(0).<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a57e64b633278df75c699e6b98ce15031">getMBB</a>();</div>
<div class="line"><a id="l00271" name="l00271"></a><span class="lineno">  271</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00272" name="l00272"></a><span class="lineno">  272</span>  }</div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno">  273</span> </div>
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno">  274</span>  <span class="comment">// If the block ends with two unconditional branches, handle it.  The second</span></div>
<div class="line"><a id="l00275" name="l00275"></a><span class="lineno">  275</span>  <span class="comment">// one is not executed, so remove it.</span></div>
<div class="line"><a id="l00276" name="l00276"></a><span class="lineno">  276</span>  <span class="keywordflow">if</span> (<a class="code hl_function" href="namespacellvm.html#abbf5784629864b659e702b4861bc3b1e">isUncondBranchOpcode</a>(SecondLastOpc) &amp;&amp; <a class="code hl_function" href="namespacellvm.html#abbf5784629864b659e702b4861bc3b1e">isUncondBranchOpcode</a>(LastOpc)) {</div>
<div class="line"><a id="l00277" name="l00277"></a><span class="lineno">  277</span>    TBB = SecondLastInst-&gt;<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ad67c9230577a0b640c52852c75c93939">getOperand</a>(0).<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a57e64b633278df75c699e6b98ce15031">getMBB</a>();</div>
<div class="line"><a id="l00278" name="l00278"></a><span class="lineno">  278</span>    <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = LastInst;</div>
<div class="line"><a id="l00279" name="l00279"></a><span class="lineno">  279</span>    <span class="keywordflow">if</span> (AllowModify)</div>
<div class="line"><a id="l00280" name="l00280"></a><span class="lineno">  280</span>      <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>-&gt;eraseFromParent();</div>
<div class="line"><a id="l00281" name="l00281"></a><span class="lineno">  281</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00282" name="l00282"></a><span class="lineno">  282</span>  }</div>
<div class="line"><a id="l00283" name="l00283"></a><span class="lineno">  283</span> </div>
<div class="line"><a id="l00284" name="l00284"></a><span class="lineno">  284</span>  <span class="comment">// ...likewise if it ends with an indirect branch followed by an unconditional</span></div>
<div class="line"><a id="l00285" name="l00285"></a><span class="lineno">  285</span>  <span class="comment">// branch.</span></div>
<div class="line"><a id="l00286" name="l00286"></a><span class="lineno">  286</span>  <span class="keywordflow">if</span> (<a class="code hl_function" href="namespacellvm.html#a25ebb5d5fa4431b1a1835d0a5f4e2796">isIndirectBranchOpcode</a>(SecondLastOpc) &amp;&amp; <a class="code hl_function" href="namespacellvm.html#abbf5784629864b659e702b4861bc3b1e">isUncondBranchOpcode</a>(LastOpc)) {</div>
<div class="line"><a id="l00287" name="l00287"></a><span class="lineno">  287</span>    <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = LastInst;</div>
<div class="line"><a id="l00288" name="l00288"></a><span class="lineno">  288</span>    <span class="keywordflow">if</span> (AllowModify)</div>
<div class="line"><a id="l00289" name="l00289"></a><span class="lineno">  289</span>      <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>-&gt;eraseFromParent();</div>
<div class="line"><a id="l00290" name="l00290"></a><span class="lineno">  290</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l00291" name="l00291"></a><span class="lineno">  291</span>  }</div>
<div class="line"><a id="l00292" name="l00292"></a><span class="lineno">  292</span> </div>
<div class="line"><a id="l00293" name="l00293"></a><span class="lineno">  293</span>  <span class="comment">// Otherwise, can&#39;t handle this.</span></div>
<div class="line"><a id="l00294" name="l00294"></a><span class="lineno">  294</span>  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l00295" name="l00295"></a><span class="lineno">  295</span>}</div>
<div class="line"><a id="l00296" name="l00296"></a><span class="lineno">  296</span> </div>
<div class="line"><a id="l00297" name="l00297"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64InstrInfo.html#a7cca5afbdfdcb468161ffe0b888668d0">  297</a></span><span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AArch64InstrInfo.html#a7cca5afbdfdcb468161ffe0b888668d0">AArch64InstrInfo::reverseBranchCondition</a>(</div>
<div class="line"><a id="l00298" name="l00298"></a><span class="lineno">  298</span>    <a class="code hl_class" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineOperand&gt;</a> &amp;Cond)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00299" name="l00299"></a><span class="lineno">  299</span>  <span class="keywordflow">if</span> (Cond[0].getImm() != -1) {</div>
<div class="line"><a id="l00300" name="l00300"></a><span class="lineno">  300</span>    <span class="comment">// Regular Bcc</span></div>
<div class="line"><a id="l00301" name="l00301"></a><span class="lineno">  301</span>    <a class="code hl_enumeration" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a> CC = (<a class="code hl_enumeration" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a>)(<span class="keywordtype">int</span>)Cond[0].getImm();</div>
<div class="line"><a id="l00302" name="l00302"></a><span class="lineno">  302</span>    Cond[0].setImm(<a class="code hl_function" href="namespacellvm_1_1AArch64CC.html#afc2ebeb83373be407903e43096e4f7b9">AArch64CC::getInvertedCondCode</a>(CC));</div>
<div class="line"><a id="l00303" name="l00303"></a><span class="lineno">  303</span>  } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l00304" name="l00304"></a><span class="lineno">  304</span>    <span class="comment">// Folded compare-and-branch</span></div>
<div class="line"><a id="l00305" name="l00305"></a><span class="lineno">  305</span>    <span class="keywordflow">switch</span> (Cond[1].getImm()) {</div>
<div class="line"><a id="l00306" name="l00306"></a><span class="lineno">  306</span>    <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l00307" name="l00307"></a><span class="lineno">  307</span>      <a class="code hl_define" href="llvm_2Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Unknown conditional branch!&quot;</span>);</div>
<div class="line"><a id="l00308" name="l00308"></a><span class="lineno">  308</span>    <span class="keywordflow">case</span> AArch64::CBZW:</div>
<div class="line"><a id="l00309" name="l00309"></a><span class="lineno">  309</span>      Cond[1].setImm(AArch64::CBNZW);</div>
<div class="line"><a id="l00310" name="l00310"></a><span class="lineno">  310</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00311" name="l00311"></a><span class="lineno">  311</span>    <span class="keywordflow">case</span> AArch64::CBNZW:</div>
<div class="line"><a id="l00312" name="l00312"></a><span class="lineno">  312</span>      Cond[1].setImm(AArch64::CBZW);</div>
<div class="line"><a id="l00313" name="l00313"></a><span class="lineno">  313</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00314" name="l00314"></a><span class="lineno">  314</span>    <span class="keywordflow">case</span> AArch64::CBZX:</div>
<div class="line"><a id="l00315" name="l00315"></a><span class="lineno">  315</span>      Cond[1].setImm(AArch64::CBNZX);</div>
<div class="line"><a id="l00316" name="l00316"></a><span class="lineno">  316</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00317" name="l00317"></a><span class="lineno">  317</span>    <span class="keywordflow">case</span> AArch64::CBNZX:</div>
<div class="line"><a id="l00318" name="l00318"></a><span class="lineno">  318</span>      Cond[1].setImm(AArch64::CBZX);</div>
<div class="line"><a id="l00319" name="l00319"></a><span class="lineno">  319</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00320" name="l00320"></a><span class="lineno">  320</span>    <span class="keywordflow">case</span> AArch64::TBZW:</div>
<div class="line"><a id="l00321" name="l00321"></a><span class="lineno">  321</span>      Cond[1].setImm(AArch64::TBNZW);</div>
<div class="line"><a id="l00322" name="l00322"></a><span class="lineno">  322</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00323" name="l00323"></a><span class="lineno">  323</span>    <span class="keywordflow">case</span> AArch64::TBNZW:</div>
<div class="line"><a id="l00324" name="l00324"></a><span class="lineno">  324</span>      Cond[1].setImm(AArch64::TBZW);</div>
<div class="line"><a id="l00325" name="l00325"></a><span class="lineno">  325</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00326" name="l00326"></a><span class="lineno">  326</span>    <span class="keywordflow">case</span> AArch64::TBZX:</div>
<div class="line"><a id="l00327" name="l00327"></a><span class="lineno">  327</span>      Cond[1].setImm(AArch64::TBNZX);</div>
<div class="line"><a id="l00328" name="l00328"></a><span class="lineno">  328</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00329" name="l00329"></a><span class="lineno">  329</span>    <span class="keywordflow">case</span> AArch64::TBNZX:</div>
<div class="line"><a id="l00330" name="l00330"></a><span class="lineno">  330</span>      Cond[1].setImm(AArch64::TBZX);</div>
<div class="line"><a id="l00331" name="l00331"></a><span class="lineno">  331</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00332" name="l00332"></a><span class="lineno">  332</span>    }</div>
<div class="line"><a id="l00333" name="l00333"></a><span class="lineno">  333</span>  }</div>
<div class="line"><a id="l00334" name="l00334"></a><span class="lineno">  334</span> </div>
<div class="line"><a id="l00335" name="l00335"></a><span class="lineno">  335</span>  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00336" name="l00336"></a><span class="lineno">  336</span>}</div>
<div class="line"><a id="l00337" name="l00337"></a><span class="lineno">  337</span> </div>
<div class="line"><a id="l00338" name="l00338"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64InstrInfo.html#a94cd6ca17535844dc42503cc7b6f32ef">  338</a></span><span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1AArch64InstrInfo.html#a94cd6ca17535844dc42503cc7b6f32ef">AArch64InstrInfo::removeBranch</a>(<a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div>
<div class="line"><a id="l00339" name="l00339"></a><span class="lineno">  339</span>                                        <span class="keywordtype">int</span> *BytesRemoved)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00340" name="l00340"></a><span class="lineno">  340</span>  <a class="code hl_class" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = MBB.<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#a4c711446100d52415f8e142855c223e1">getLastNonDebugInstr</a>();</div>
<div class="line"><a id="l00341" name="l00341"></a><span class="lineno">  341</span>  <span class="keywordflow">if</span> (<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> == MBB.<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">end</a>())</div>
<div class="line"><a id="l00342" name="l00342"></a><span class="lineno">  342</span>    <span class="keywordflow">return</span> 0;</div>
<div class="line"><a id="l00343" name="l00343"></a><span class="lineno">  343</span> </div>
<div class="line"><a id="l00344" name="l00344"></a><span class="lineno">  344</span>  <span class="keywordflow">if</span> (!<a class="code hl_function" href="namespacellvm.html#abbf5784629864b659e702b4861bc3b1e">isUncondBranchOpcode</a>(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>-&gt;getOpcode()) &amp;&amp;</div>
<div class="line"><a id="l00345" name="l00345"></a><span class="lineno">  345</span>      !<a class="code hl_function" href="namespacellvm.html#a0e6336a1dd23986cd15023ea0aae5269">isCondBranchOpcode</a>(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>-&gt;getOpcode()))</div>
<div class="line"><a id="l00346" name="l00346"></a><span class="lineno">  346</span>    <span class="keywordflow">return</span> 0;</div>
<div class="line"><a id="l00347" name="l00347"></a><span class="lineno">  347</span> </div>
<div class="line"><a id="l00348" name="l00348"></a><span class="lineno">  348</span>  <span class="comment">// Remove the branch.</span></div>
<div class="line"><a id="l00349" name="l00349"></a><span class="lineno">  349</span>  <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>-&gt;eraseFromParent();</div>
<div class="line"><a id="l00350" name="l00350"></a><span class="lineno">  350</span> </div>
<div class="line"><a id="l00351" name="l00351"></a><span class="lineno">  351</span>  <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = MBB.<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">end</a>();</div>
<div class="line"><a id="l00352" name="l00352"></a><span class="lineno">  352</span> </div>
<div class="line"><a id="l00353" name="l00353"></a><span class="lineno">  353</span>  <span class="keywordflow">if</span> (<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> == MBB.<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#ab2d91e7bec944efcbc39d8e30644f111">begin</a>()) {</div>
<div class="line"><a id="l00354" name="l00354"></a><span class="lineno">  354</span>    <span class="keywordflow">if</span> (BytesRemoved)</div>
<div class="line"><a id="l00355" name="l00355"></a><span class="lineno">  355</span>      *BytesRemoved = 4;</div>
<div class="line"><a id="l00356" name="l00356"></a><span class="lineno">  356</span>    <span class="keywordflow">return</span> 1;</div>
<div class="line"><a id="l00357" name="l00357"></a><span class="lineno">  357</span>  }</div>
<div class="line"><a id="l00358" name="l00358"></a><span class="lineno">  358</span>  --<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>;</div>
<div class="line"><a id="l00359" name="l00359"></a><span class="lineno">  359</span>  <span class="keywordflow">if</span> (!<a class="code hl_function" href="namespacellvm.html#a0e6336a1dd23986cd15023ea0aae5269">isCondBranchOpcode</a>(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>-&gt;getOpcode())) {</div>
<div class="line"><a id="l00360" name="l00360"></a><span class="lineno">  360</span>    <span class="keywordflow">if</span> (BytesRemoved)</div>
<div class="line"><a id="l00361" name="l00361"></a><span class="lineno">  361</span>      *BytesRemoved = 4;</div>
<div class="line"><a id="l00362" name="l00362"></a><span class="lineno">  362</span>    <span class="keywordflow">return</span> 1;</div>
<div class="line"><a id="l00363" name="l00363"></a><span class="lineno">  363</span>  }</div>
<div class="line"><a id="l00364" name="l00364"></a><span class="lineno">  364</span> </div>
<div class="line"><a id="l00365" name="l00365"></a><span class="lineno">  365</span>  <span class="comment">// Remove the branch.</span></div>
<div class="line"><a id="l00366" name="l00366"></a><span class="lineno">  366</span>  <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>-&gt;eraseFromParent();</div>
<div class="line"><a id="l00367" name="l00367"></a><span class="lineno">  367</span>  <span class="keywordflow">if</span> (BytesRemoved)</div>
<div class="line"><a id="l00368" name="l00368"></a><span class="lineno">  368</span>    *BytesRemoved = 8;</div>
<div class="line"><a id="l00369" name="l00369"></a><span class="lineno">  369</span> </div>
<div class="line"><a id="l00370" name="l00370"></a><span class="lineno">  370</span>  <span class="keywordflow">return</span> 2;</div>
<div class="line"><a id="l00371" name="l00371"></a><span class="lineno">  371</span>}</div>
<div class="line"><a id="l00372" name="l00372"></a><span class="lineno">  372</span> </div>
<div class="line"><a id="l00373" name="l00373"></a><span class="lineno">  373</span><span class="keywordtype">void</span> AArch64InstrInfo::instantiateCondBranch(</div>
<div class="line"><a id="l00374" name="l00374"></a><span class="lineno">  374</span>    <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;DL, <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *TBB,</div>
<div class="line"><a id="l00375" name="l00375"></a><span class="lineno">  375</span>    <a class="code hl_class" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;MachineOperand&gt;</a> Cond)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00376" name="l00376"></a><span class="lineno">  376</span>  <span class="keywordflow">if</span> (Cond[0].getImm() != -1) {</div>
<div class="line"><a id="l00377" name="l00377"></a><span class="lineno">  377</span>    <span class="comment">// Regular Bcc</span></div>
<div class="line"><a id="l00378" name="l00378"></a><span class="lineno">  378</span>    <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(&amp;MBB, DL, get(AArch64::Bcc)).<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(Cond[0].getImm()).<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a4d5cadc953c8b076bd0b5a62c5cd2358">addMBB</a>(TBB);</div>
<div class="line"><a id="l00379" name="l00379"></a><span class="lineno">  379</span>  } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l00380" name="l00380"></a><span class="lineno">  380</span>    <span class="comment">// Folded compare-and-branch</span></div>
<div class="line"><a id="l00381" name="l00381"></a><span class="lineno">  381</span>    <span class="comment">// Note that we use addOperand instead of addReg to keep the flags.</span></div>
<div class="line"><a id="l00382" name="l00382"></a><span class="lineno">  382</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> MIB =</div>
<div class="line"><a id="l00383" name="l00383"></a><span class="lineno">  383</span>        <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(&amp;MBB, DL, get(Cond[1].getImm())).<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a713eab58694282971c413a0d6de5975c">add</a>(Cond[2]);</div>
<div class="line"><a id="l00384" name="l00384"></a><span class="lineno">  384</span>    <span class="keywordflow">if</span> (Cond.size() &gt; 3)</div>
<div class="line"><a id="l00385" name="l00385"></a><span class="lineno">  385</span>      MIB.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(Cond[3].getImm());</div>
<div class="line"><a id="l00386" name="l00386"></a><span class="lineno">  386</span>    MIB.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a4d5cadc953c8b076bd0b5a62c5cd2358">addMBB</a>(TBB);</div>
<div class="line"><a id="l00387" name="l00387"></a><span class="lineno">  387</span>  }</div>
<div class="line"><a id="l00388" name="l00388"></a><span class="lineno">  388</span>}</div>
<div class="line"><a id="l00389" name="l00389"></a><span class="lineno">  389</span> </div>
<div class="line"><a id="l00390" name="l00390"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64InstrInfo.html#ab8903896a25679d038ebd3e8769233f6">  390</a></span><span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1AArch64InstrInfo.html#ab8903896a25679d038ebd3e8769233f6">AArch64InstrInfo::insertBranch</a>(</div>
<div class="line"><a id="l00391" name="l00391"></a><span class="lineno">  391</span>    <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *TBB, <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *FBB,</div>
<div class="line"><a id="l00392" name="l00392"></a><span class="lineno">  392</span>    <a class="code hl_class" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;MachineOperand&gt;</a> Cond, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;DL, <span class="keywordtype">int</span> *BytesAdded)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00393" name="l00393"></a><span class="lineno">  393</span>  <span class="comment">// Shouldn&#39;t be a fall through.</span></div>
<div class="line"><a id="l00394" name="l00394"></a><span class="lineno">  394</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(TBB &amp;&amp; <span class="stringliteral">&quot;insertBranch must not be told to insert a fallthrough&quot;</span>);</div>
<div class="line"><a id="l00395" name="l00395"></a><span class="lineno">  395</span> </div>
<div class="line"><a id="l00396" name="l00396"></a><span class="lineno">  396</span>  <span class="keywordflow">if</span> (!FBB) {</div>
<div class="line"><a id="l00397" name="l00397"></a><span class="lineno">  397</span>    <span class="keywordflow">if</span> (Cond.empty()) <span class="comment">// Unconditional branch?</span></div>
<div class="line"><a id="l00398" name="l00398"></a><span class="lineno">  398</span>      <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(&amp;MBB, DL, get(AArch64::B)).<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a4d5cadc953c8b076bd0b5a62c5cd2358">addMBB</a>(TBB);</div>
<div class="line"><a id="l00399" name="l00399"></a><span class="lineno">  399</span>    <span class="keywordflow">else</span></div>
<div class="line"><a id="l00400" name="l00400"></a><span class="lineno">  400</span>      instantiateCondBranch(MBB, DL, TBB, Cond);</div>
<div class="line"><a id="l00401" name="l00401"></a><span class="lineno">  401</span> </div>
<div class="line"><a id="l00402" name="l00402"></a><span class="lineno">  402</span>    <span class="keywordflow">if</span> (BytesAdded)</div>
<div class="line"><a id="l00403" name="l00403"></a><span class="lineno">  403</span>      *BytesAdded = 4;</div>
<div class="line"><a id="l00404" name="l00404"></a><span class="lineno">  404</span> </div>
<div class="line"><a id="l00405" name="l00405"></a><span class="lineno">  405</span>    <span class="keywordflow">return</span> 1;</div>
<div class="line"><a id="l00406" name="l00406"></a><span class="lineno">  406</span>  }</div>
<div class="line"><a id="l00407" name="l00407"></a><span class="lineno">  407</span> </div>
<div class="line"><a id="l00408" name="l00408"></a><span class="lineno">  408</span>  <span class="comment">// Two-way conditional branch.</span></div>
<div class="line"><a id="l00409" name="l00409"></a><span class="lineno">  409</span>  instantiateCondBranch(MBB, DL, TBB, Cond);</div>
<div class="line"><a id="l00410" name="l00410"></a><span class="lineno">  410</span>  <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(&amp;MBB, DL, get(AArch64::B)).<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a4d5cadc953c8b076bd0b5a62c5cd2358">addMBB</a>(FBB);</div>
<div class="line"><a id="l00411" name="l00411"></a><span class="lineno">  411</span> </div>
<div class="line"><a id="l00412" name="l00412"></a><span class="lineno">  412</span>  <span class="keywordflow">if</span> (BytesAdded)</div>
<div class="line"><a id="l00413" name="l00413"></a><span class="lineno">  413</span>    *BytesAdded = 8;</div>
<div class="line"><a id="l00414" name="l00414"></a><span class="lineno">  414</span> </div>
<div class="line"><a id="l00415" name="l00415"></a><span class="lineno">  415</span>  <span class="keywordflow">return</span> 2;</div>
<div class="line"><a id="l00416" name="l00416"></a><span class="lineno">  416</span>}</div>
<div class="line"><a id="l00417" name="l00417"></a><span class="lineno">  417</span> </div>
<div class="line"><a id="l00418" name="l00418"></a><span class="lineno">  418</span><span class="comment">// Find the original register that VReg is copied from.</span></div>
<div class="line"><a id="l00419" name="l00419"></a><span class="lineno"><a class="line" href="AArch64InstrInfo_8cpp.html#a18f4a66d99dba4cf2a2c1054d796cf9c">  419</a></span><span class="keyword">static</span> <span class="keywordtype">unsigned</span> <a class="code hl_function" href="AArch64InstrInfo_8cpp.html#a18f4a66d99dba4cf2a2c1054d796cf9c">removeCopies</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <span class="keywordtype">unsigned</span> VReg) {</div>
<div class="line"><a id="l00420" name="l00420"></a><span class="lineno">  420</span>  <span class="keywordflow">while</span> (<a class="code hl_function" href="classllvm_1_1TargetRegisterInfo.html#ae62c5ea35b71f9020caa94340bc78f37">TargetRegisterInfo::isVirtualRegister</a>(VReg)) {</div>
<div class="line"><a id="l00421" name="l00421"></a><span class="lineno">  421</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_variable" href="AArch64ExpandPseudoInsts_8cpp.html#ad3ece0ac2421637044624c9b01c42466">DefMI</a> = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getVRegDef(VReg);</div>
<div class="line"><a id="l00422" name="l00422"></a><span class="lineno">  422</span>    <span class="keywordflow">if</span> (!<a class="code hl_variable" href="AArch64ExpandPseudoInsts_8cpp.html#ad3ece0ac2421637044624c9b01c42466">DefMI</a>-&gt;<a class="code hl_function" href="classllvm_1_1MachineInstr.html#a6ee45760c97bf2dda6bee91508e6946e">isFullCopy</a>())</div>
<div class="line"><a id="l00423" name="l00423"></a><span class="lineno">  423</span>      <span class="keywordflow">return</span> VReg;</div>
<div class="line"><a id="l00424" name="l00424"></a><span class="lineno">  424</span>    VReg = <a class="code hl_variable" href="AArch64ExpandPseudoInsts_8cpp.html#ad3ece0ac2421637044624c9b01c42466">DefMI</a>-&gt;<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ad67c9230577a0b640c52852c75c93939">getOperand</a>(1).<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div>
<div class="line"><a id="l00425" name="l00425"></a><span class="lineno">  425</span>  }</div>
<div class="line"><a id="l00426" name="l00426"></a><span class="lineno">  426</span>  <span class="keywordflow">return</span> VReg;</div>
<div class="line"><a id="l00427" name="l00427"></a><span class="lineno">  427</span>}</div>
<div class="line"><a id="l00428" name="l00428"></a><span class="lineno">  428</span> </div>
<div class="line"><a id="l00429" name="l00429"></a><span class="lineno">  429</span><span class="comment">// Determine if VReg is defined by an instruction that can be folded into a</span></div>
<div class="line"><a id="l00430" name="l00430"></a><span class="lineno">  430</span><span class="comment">// csel instruction. If so, return the folded opcode, and the replacement</span></div>
<div class="line"><a id="l00431" name="l00431"></a><span class="lineno">  431</span><span class="comment">// register.</span></div>
<div class="line"><a id="l00432" name="l00432"></a><span class="lineno"><a class="line" href="AArch64InstrInfo_8cpp.html#aef21a685c4183683271cbaa741991f12">  432</a></span><span class="keyword">static</span> <span class="keywordtype">unsigned</span> <a class="code hl_function" href="AArch64InstrInfo_8cpp.html#aef21a685c4183683271cbaa741991f12">canFoldIntoCSel</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <span class="keywordtype">unsigned</span> VReg,</div>
<div class="line"><a id="l00433" name="l00433"></a><span class="lineno">  433</span>                                <span class="keywordtype">unsigned</span> *NewVReg = <span class="keyword">nullptr</span>) {</div>
<div class="line"><a id="l00434" name="l00434"></a><span class="lineno">  434</span>  VReg = <a class="code hl_function" href="AArch64InstrInfo_8cpp.html#a18f4a66d99dba4cf2a2c1054d796cf9c">removeCopies</a>(<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, VReg);</div>
<div class="line"><a id="l00435" name="l00435"></a><span class="lineno">  435</span>  <span class="keywordflow">if</span> (!<a class="code hl_function" href="classllvm_1_1TargetRegisterInfo.html#ae62c5ea35b71f9020caa94340bc78f37">TargetRegisterInfo::isVirtualRegister</a>(VReg))</div>
<div class="line"><a id="l00436" name="l00436"></a><span class="lineno">  436</span>    <span class="keywordflow">return</span> 0;</div>
<div class="line"><a id="l00437" name="l00437"></a><span class="lineno">  437</span> </div>
<div class="line"><a id="l00438" name="l00438"></a><span class="lineno">  438</span>  <span class="keywordtype">bool</span> Is64Bit = AArch64::GPR64allRegClass.hasSubClassEq(<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getRegClass(VReg));</div>
<div class="line"><a id="l00439" name="l00439"></a><span class="lineno">  439</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_variable" href="AArch64ExpandPseudoInsts_8cpp.html#ad3ece0ac2421637044624c9b01c42466">DefMI</a> = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getVRegDef(VReg);</div>
<div class="line"><a id="l00440" name="l00440"></a><span class="lineno">  440</span>  <span class="keywordtype">unsigned</span> Opc = 0;</div>
<div class="line"><a id="l00441" name="l00441"></a><span class="lineno">  441</span>  <span class="keywordtype">unsigned</span> SrcOpNum = 0;</div>
<div class="line"><a id="l00442" name="l00442"></a><span class="lineno">  442</span>  <span class="keywordflow">switch</span> (<a class="code hl_variable" href="AArch64ExpandPseudoInsts_8cpp.html#ad3ece0ac2421637044624c9b01c42466">DefMI</a>-&gt;<a class="code hl_function" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>()) {</div>
<div class="line"><a id="l00443" name="l00443"></a><span class="lineno">  443</span>  <span class="keywordflow">case</span> AArch64::ADDSXri:</div>
<div class="line"><a id="l00444" name="l00444"></a><span class="lineno">  444</span>  <span class="keywordflow">case</span> AArch64::ADDSWri:</div>
<div class="line"><a id="l00445" name="l00445"></a><span class="lineno">  445</span>    <span class="comment">// if NZCV is used, do not fold.</span></div>
<div class="line"><a id="l00446" name="l00446"></a><span class="lineno">  446</span>    <span class="keywordflow">if</span> (<a class="code hl_variable" href="AArch64ExpandPseudoInsts_8cpp.html#ad3ece0ac2421637044624c9b01c42466">DefMI</a>-&gt;<a class="code hl_function" href="classllvm_1_1MachineInstr.html#a02e5b1bec00ecb94815acf800825561c">findRegisterDefOperandIdx</a>(AArch64::NZCV, <span class="keyword">true</span>) == -1)</div>
<div class="line"><a id="l00447" name="l00447"></a><span class="lineno">  447</span>      <span class="keywordflow">return</span> 0;</div>
<div class="line"><a id="l00448" name="l00448"></a><span class="lineno">  448</span>    <span class="comment">// fall-through to ADDXri and ADDWri.</span></div>
<div class="line"><a id="l00449" name="l00449"></a><span class="lineno">  449</span>    <a class="code hl_define" href="Compiler_8h.html#a9579881de06b1560d242d15171ca1b86">LLVM_FALLTHROUGH</a>;</div>
<div class="line"><a id="l00450" name="l00450"></a><span class="lineno">  450</span>  <span class="keywordflow">case</span> AArch64::ADDXri:</div>
<div class="line"><a id="l00451" name="l00451"></a><span class="lineno">  451</span>  <span class="keywordflow">case</span> AArch64::ADDWri:</div>
<div class="line"><a id="l00452" name="l00452"></a><span class="lineno">  452</span>    <span class="comment">// add x, 1 -&gt; csinc.</span></div>
<div class="line"><a id="l00453" name="l00453"></a><span class="lineno">  453</span>    <span class="keywordflow">if</span> (!<a class="code hl_variable" href="AArch64ExpandPseudoInsts_8cpp.html#ad3ece0ac2421637044624c9b01c42466">DefMI</a>-&gt;<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ad67c9230577a0b640c52852c75c93939">getOperand</a>(2).<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a76f61c6784df6dc8402a8b9011041926">isImm</a>() || <a class="code hl_variable" href="AArch64ExpandPseudoInsts_8cpp.html#ad3ece0ac2421637044624c9b01c42466">DefMI</a>-&gt;<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ad67c9230577a0b640c52852c75c93939">getOperand</a>(2).<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>() != 1 ||</div>
<div class="line"><a id="l00454" name="l00454"></a><span class="lineno">  454</span>        <a class="code hl_variable" href="AArch64ExpandPseudoInsts_8cpp.html#ad3ece0ac2421637044624c9b01c42466">DefMI</a>-&gt;<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ad67c9230577a0b640c52852c75c93939">getOperand</a>(3).<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>() != 0)</div>
<div class="line"><a id="l00455" name="l00455"></a><span class="lineno">  455</span>      <span class="keywordflow">return</span> 0;</div>
<div class="line"><a id="l00456" name="l00456"></a><span class="lineno">  456</span>    SrcOpNum = 1;</div>
<div class="line"><a id="l00457" name="l00457"></a><span class="lineno">  457</span>    Opc = Is64Bit ? AArch64::CSINCXr : AArch64::CSINCWr;</div>
<div class="line"><a id="l00458" name="l00458"></a><span class="lineno">  458</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00459" name="l00459"></a><span class="lineno">  459</span> </div>
<div class="line"><a id="l00460" name="l00460"></a><span class="lineno">  460</span>  <span class="keywordflow">case</span> AArch64::ORNXrr:</div>
<div class="line"><a id="l00461" name="l00461"></a><span class="lineno">  461</span>  <span class="keywordflow">case</span> AArch64::ORNWrr: {</div>
<div class="line"><a id="l00462" name="l00462"></a><span class="lineno">  462</span>    <span class="comment">// not x -&gt; csinv, represented as orn dst, xzr, src.</span></div>
<div class="line"><a id="l00463" name="l00463"></a><span class="lineno">  463</span>    <span class="keywordtype">unsigned</span> ZReg = <a class="code hl_function" href="AArch64InstrInfo_8cpp.html#a18f4a66d99dba4cf2a2c1054d796cf9c">removeCopies</a>(<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code hl_variable" href="AArch64ExpandPseudoInsts_8cpp.html#ad3ece0ac2421637044624c9b01c42466">DefMI</a>-&gt;<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ad67c9230577a0b640c52852c75c93939">getOperand</a>(1).<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div>
<div class="line"><a id="l00464" name="l00464"></a><span class="lineno">  464</span>    <span class="keywordflow">if</span> (ZReg != AArch64::XZR &amp;&amp; ZReg != AArch64::WZR)</div>
<div class="line"><a id="l00465" name="l00465"></a><span class="lineno">  465</span>      <span class="keywordflow">return</span> 0;</div>
<div class="line"><a id="l00466" name="l00466"></a><span class="lineno">  466</span>    SrcOpNum = 2;</div>
<div class="line"><a id="l00467" name="l00467"></a><span class="lineno">  467</span>    Opc = Is64Bit ? AArch64::CSINVXr : AArch64::CSINVWr;</div>
<div class="line"><a id="l00468" name="l00468"></a><span class="lineno">  468</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00469" name="l00469"></a><span class="lineno">  469</span>  }</div>
<div class="line"><a id="l00470" name="l00470"></a><span class="lineno">  470</span> </div>
<div class="line"><a id="l00471" name="l00471"></a><span class="lineno">  471</span>  <span class="keywordflow">case</span> AArch64::SUBSXrr:</div>
<div class="line"><a id="l00472" name="l00472"></a><span class="lineno">  472</span>  <span class="keywordflow">case</span> AArch64::SUBSWrr:</div>
<div class="line"><a id="l00473" name="l00473"></a><span class="lineno">  473</span>    <span class="comment">// if NZCV is used, do not fold.</span></div>
<div class="line"><a id="l00474" name="l00474"></a><span class="lineno">  474</span>    <span class="keywordflow">if</span> (<a class="code hl_variable" href="AArch64ExpandPseudoInsts_8cpp.html#ad3ece0ac2421637044624c9b01c42466">DefMI</a>-&gt;<a class="code hl_function" href="classllvm_1_1MachineInstr.html#a02e5b1bec00ecb94815acf800825561c">findRegisterDefOperandIdx</a>(AArch64::NZCV, <span class="keyword">true</span>) == -1)</div>
<div class="line"><a id="l00475" name="l00475"></a><span class="lineno">  475</span>      <span class="keywordflow">return</span> 0;</div>
<div class="line"><a id="l00476" name="l00476"></a><span class="lineno">  476</span>    <span class="comment">// fall-through to SUBXrr and SUBWrr.</span></div>
<div class="line"><a id="l00477" name="l00477"></a><span class="lineno">  477</span>    <a class="code hl_define" href="Compiler_8h.html#a9579881de06b1560d242d15171ca1b86">LLVM_FALLTHROUGH</a>;</div>
<div class="line"><a id="l00478" name="l00478"></a><span class="lineno">  478</span>  <span class="keywordflow">case</span> AArch64::SUBXrr:</div>
<div class="line"><a id="l00479" name="l00479"></a><span class="lineno">  479</span>  <span class="keywordflow">case</span> AArch64::SUBWrr: {</div>
<div class="line"><a id="l00480" name="l00480"></a><span class="lineno">  480</span>    <span class="comment">// neg x -&gt; csneg, represented as sub dst, xzr, src.</span></div>
<div class="line"><a id="l00481" name="l00481"></a><span class="lineno">  481</span>    <span class="keywordtype">unsigned</span> ZReg = <a class="code hl_function" href="AArch64InstrInfo_8cpp.html#a18f4a66d99dba4cf2a2c1054d796cf9c">removeCopies</a>(<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code hl_variable" href="AArch64ExpandPseudoInsts_8cpp.html#ad3ece0ac2421637044624c9b01c42466">DefMI</a>-&gt;<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ad67c9230577a0b640c52852c75c93939">getOperand</a>(1).<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div>
<div class="line"><a id="l00482" name="l00482"></a><span class="lineno">  482</span>    <span class="keywordflow">if</span> (ZReg != AArch64::XZR &amp;&amp; ZReg != AArch64::WZR)</div>
<div class="line"><a id="l00483" name="l00483"></a><span class="lineno">  483</span>      <span class="keywordflow">return</span> 0;</div>
<div class="line"><a id="l00484" name="l00484"></a><span class="lineno">  484</span>    SrcOpNum = 2;</div>
<div class="line"><a id="l00485" name="l00485"></a><span class="lineno">  485</span>    Opc = Is64Bit ? AArch64::CSNEGXr : AArch64::CSNEGWr;</div>
<div class="line"><a id="l00486" name="l00486"></a><span class="lineno">  486</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00487" name="l00487"></a><span class="lineno">  487</span>  }</div>
<div class="line"><a id="l00488" name="l00488"></a><span class="lineno">  488</span>  <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l00489" name="l00489"></a><span class="lineno">  489</span>    <span class="keywordflow">return</span> 0;</div>
<div class="line"><a id="l00490" name="l00490"></a><span class="lineno">  490</span>  }</div>
<div class="line"><a id="l00491" name="l00491"></a><span class="lineno">  491</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Opc &amp;&amp; SrcOpNum &amp;&amp; <span class="stringliteral">&quot;Missing parameters&quot;</span>);</div>
<div class="line"><a id="l00492" name="l00492"></a><span class="lineno">  492</span> </div>
<div class="line"><a id="l00493" name="l00493"></a><span class="lineno">  493</span>  <span class="keywordflow">if</span> (NewVReg)</div>
<div class="line"><a id="l00494" name="l00494"></a><span class="lineno">  494</span>    *NewVReg = <a class="code hl_variable" href="AArch64ExpandPseudoInsts_8cpp.html#ad3ece0ac2421637044624c9b01c42466">DefMI</a>-&gt;<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ad67c9230577a0b640c52852c75c93939">getOperand</a>(SrcOpNum).<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div>
<div class="line"><a id="l00495" name="l00495"></a><span class="lineno">  495</span>  <span class="keywordflow">return</span> Opc;</div>
<div class="line"><a id="l00496" name="l00496"></a><span class="lineno">  496</span>}</div>
<div class="line"><a id="l00497" name="l00497"></a><span class="lineno">  497</span> </div>
<div class="line"><a id="l00498" name="l00498"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64InstrInfo.html#a498c4f2831126b5c190a9383bb7055e7">  498</a></span><span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AArch64InstrInfo.html#a498c4f2831126b5c190a9383bb7055e7">AArch64InstrInfo::canInsertSelect</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div>
<div class="line"><a id="l00499" name="l00499"></a><span class="lineno">  499</span>                                       <a class="code hl_class" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;MachineOperand&gt;</a> Cond,</div>
<div class="line"><a id="l00500" name="l00500"></a><span class="lineno">  500</span>                                       <span class="keywordtype">unsigned</span> TrueReg, <span class="keywordtype">unsigned</span> FalseReg,</div>
<div class="line"><a id="l00501" name="l00501"></a><span class="lineno">  501</span>                                       <span class="keywordtype">int</span> &amp;CondCycles, <span class="keywordtype">int</span> &amp;TrueCycles,</div>
<div class="line"><a id="l00502" name="l00502"></a><span class="lineno">  502</span>                                       <span class="keywordtype">int</span> &amp;FalseCycles)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00503" name="l00503"></a><span class="lineno">  503</span>  <span class="comment">// Check register classes.</span></div>
<div class="line"><a id="l00504" name="l00504"></a><span class="lineno">  504</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = MBB.<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#acf6442108e21e7e5379feb8962de65b7">getParent</a>()-&gt;<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a810234b6b3d223b7c74a4253fcc5ea5e">getRegInfo</a>();</div>
<div class="line"><a id="l00505" name="l00505"></a><span class="lineno">  505</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC =</div>
<div class="line"><a id="l00506" name="l00506"></a><span class="lineno">  506</span>      RI.getCommonSubClass(<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getRegClass(TrueReg), <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getRegClass(FalseReg));</div>
<div class="line"><a id="l00507" name="l00507"></a><span class="lineno">  507</span>  <span class="keywordflow">if</span> (!RC)</div>
<div class="line"><a id="l00508" name="l00508"></a><span class="lineno">  508</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00509" name="l00509"></a><span class="lineno">  509</span> </div>
<div class="line"><a id="l00510" name="l00510"></a><span class="lineno">  510</span>  <span class="comment">// Expanding cbz/tbz requires an extra cycle of latency on the condition.</span></div>
<div class="line"><a id="l00511" name="l00511"></a><span class="lineno">  511</span>  <span class="keywordtype">unsigned</span> ExtraCondLat = Cond.size() != 1;</div>
<div class="line"><a id="l00512" name="l00512"></a><span class="lineno">  512</span> </div>
<div class="line"><a id="l00513" name="l00513"></a><span class="lineno">  513</span>  <span class="comment">// GPRs are handled by csel.</span></div>
<div class="line"><a id="l00514" name="l00514"></a><span class="lineno">  514</span>  <span class="comment">// FIXME: Fold in x+1, -x, and ~x when applicable.</span></div>
<div class="line"><a id="l00515" name="l00515"></a><span class="lineno">  515</span>  <span class="keywordflow">if</span> (AArch64::GPR64allRegClass.hasSubClassEq(RC) ||</div>
<div class="line"><a id="l00516" name="l00516"></a><span class="lineno">  516</span>      AArch64::GPR32allRegClass.hasSubClassEq(RC)) {</div>
<div class="line"><a id="l00517" name="l00517"></a><span class="lineno">  517</span>    <span class="comment">// Single-cycle csel, csinc, csinv, and csneg.</span></div>
<div class="line"><a id="l00518" name="l00518"></a><span class="lineno">  518</span>    CondCycles = 1 + ExtraCondLat;</div>
<div class="line"><a id="l00519" name="l00519"></a><span class="lineno">  519</span>    TrueCycles = FalseCycles = 1;</div>
<div class="line"><a id="l00520" name="l00520"></a><span class="lineno">  520</span>    <span class="keywordflow">if</span> (<a class="code hl_function" href="AArch64InstrInfo_8cpp.html#aef21a685c4183683271cbaa741991f12">canFoldIntoCSel</a>(<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, TrueReg))</div>
<div class="line"><a id="l00521" name="l00521"></a><span class="lineno">  521</span>      TrueCycles = 0;</div>
<div class="line"><a id="l00522" name="l00522"></a><span class="lineno">  522</span>    <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code hl_function" href="AArch64InstrInfo_8cpp.html#aef21a685c4183683271cbaa741991f12">canFoldIntoCSel</a>(<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, FalseReg))</div>
<div class="line"><a id="l00523" name="l00523"></a><span class="lineno">  523</span>      FalseCycles = 0;</div>
<div class="line"><a id="l00524" name="l00524"></a><span class="lineno">  524</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l00525" name="l00525"></a><span class="lineno">  525</span>  }</div>
<div class="line"><a id="l00526" name="l00526"></a><span class="lineno">  526</span> </div>
<div class="line"><a id="l00527" name="l00527"></a><span class="lineno">  527</span>  <span class="comment">// Scalar floating point is handled by fcsel.</span></div>
<div class="line"><a id="l00528" name="l00528"></a><span class="lineno">  528</span>  <span class="comment">// FIXME: Form fabs, fmin, and fmax when applicable.</span></div>
<div class="line"><a id="l00529" name="l00529"></a><span class="lineno">  529</span>  <span class="keywordflow">if</span> (AArch64::FPR64RegClass.hasSubClassEq(RC) ||</div>
<div class="line"><a id="l00530" name="l00530"></a><span class="lineno">  530</span>      AArch64::FPR32RegClass.hasSubClassEq(RC)) {</div>
<div class="line"><a id="l00531" name="l00531"></a><span class="lineno">  531</span>    CondCycles = 5 + ExtraCondLat;</div>
<div class="line"><a id="l00532" name="l00532"></a><span class="lineno">  532</span>    TrueCycles = FalseCycles = 2;</div>
<div class="line"><a id="l00533" name="l00533"></a><span class="lineno">  533</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l00534" name="l00534"></a><span class="lineno">  534</span>  }</div>
<div class="line"><a id="l00535" name="l00535"></a><span class="lineno">  535</span> </div>
<div class="line"><a id="l00536" name="l00536"></a><span class="lineno">  536</span>  <span class="comment">// Can&#39;t do vectors.</span></div>
<div class="line"><a id="l00537" name="l00537"></a><span class="lineno">  537</span>  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00538" name="l00538"></a><span class="lineno">  538</span>}</div>
<div class="line"><a id="l00539" name="l00539"></a><span class="lineno">  539</span> </div>
<div class="line"><a id="l00540" name="l00540"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64InstrInfo.html#a5976149d8063e018b3accf248f463310">  540</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1AArch64InstrInfo.html#a5976149d8063e018b3accf248f463310">AArch64InstrInfo::insertSelect</a>(<a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div>
<div class="line"><a id="l00541" name="l00541"></a><span class="lineno">  541</span>                                    <a class="code hl_class" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>,</div>
<div class="line"><a id="l00542" name="l00542"></a><span class="lineno">  542</span>                                    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;DL, <span class="keywordtype">unsigned</span> DstReg,</div>
<div class="line"><a id="l00543" name="l00543"></a><span class="lineno">  543</span>                                    <a class="code hl_class" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;MachineOperand&gt;</a> Cond,</div>
<div class="line"><a id="l00544" name="l00544"></a><span class="lineno">  544</span>                                    <span class="keywordtype">unsigned</span> TrueReg, <span class="keywordtype">unsigned</span> FalseReg)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00545" name="l00545"></a><span class="lineno">  545</span>  <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = MBB.<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#acf6442108e21e7e5379feb8962de65b7">getParent</a>()-&gt;<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a810234b6b3d223b7c74a4253fcc5ea5e">getRegInfo</a>();</div>
<div class="line"><a id="l00546" name="l00546"></a><span class="lineno">  546</span> </div>
<div class="line"><a id="l00547" name="l00547"></a><span class="lineno">  547</span>  <span class="comment">// Parse the condition code, see parseCondBranch() above.</span></div>
<div class="line"><a id="l00548" name="l00548"></a><span class="lineno">  548</span>  <a class="code hl_enumeration" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a> CC;</div>
<div class="line"><a id="l00549" name="l00549"></a><span class="lineno">  549</span>  <span class="keywordflow">switch</span> (Cond.size()) {</div>
<div class="line"><a id="l00550" name="l00550"></a><span class="lineno">  550</span>  <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l00551" name="l00551"></a><span class="lineno">  551</span>    <a class="code hl_define" href="llvm_2Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Unknown condition opcode in Cond&quot;</span>);</div>
<div class="line"><a id="l00552" name="l00552"></a><span class="lineno">  552</span>  <span class="keywordflow">case</span> 1: <span class="comment">// b.cc</span></div>
<div class="line"><a id="l00553" name="l00553"></a><span class="lineno">  553</span>    CC = <a class="code hl_enumeration" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a>(Cond[0].getImm());</div>
<div class="line"><a id="l00554" name="l00554"></a><span class="lineno">  554</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00555" name="l00555"></a><span class="lineno">  555</span>  <span class="keywordflow">case</span> 3: { <span class="comment">// cbz/cbnz</span></div>
<div class="line"><a id="l00556" name="l00556"></a><span class="lineno">  556</span>    <span class="comment">// We must insert a compare against 0.</span></div>
<div class="line"><a id="l00557" name="l00557"></a><span class="lineno">  557</span>    <span class="keywordtype">bool</span> Is64Bit;</div>
<div class="line"><a id="l00558" name="l00558"></a><span class="lineno">  558</span>    <span class="keywordflow">switch</span> (Cond[1].getImm()) {</div>
<div class="line"><a id="l00559" name="l00559"></a><span class="lineno">  559</span>    <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l00560" name="l00560"></a><span class="lineno">  560</span>      <a class="code hl_define" href="llvm_2Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Unknown branch opcode in Cond&quot;</span>);</div>
<div class="line"><a id="l00561" name="l00561"></a><span class="lineno">  561</span>    <span class="keywordflow">case</span> AArch64::CBZW:</div>
<div class="line"><a id="l00562" name="l00562"></a><span class="lineno">  562</span>      Is64Bit = <span class="keyword">false</span>;</div>
<div class="line"><a id="l00563" name="l00563"></a><span class="lineno">  563</span>      CC = <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a756347c46f7abfa1e1fefcc39502c680">AArch64CC::EQ</a>;</div>
<div class="line"><a id="l00564" name="l00564"></a><span class="lineno">  564</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00565" name="l00565"></a><span class="lineno">  565</span>    <span class="keywordflow">case</span> AArch64::CBZX:</div>
<div class="line"><a id="l00566" name="l00566"></a><span class="lineno">  566</span>      Is64Bit = <span class="keyword">true</span>;</div>
<div class="line"><a id="l00567" name="l00567"></a><span class="lineno">  567</span>      CC = <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a756347c46f7abfa1e1fefcc39502c680">AArch64CC::EQ</a>;</div>
<div class="line"><a id="l00568" name="l00568"></a><span class="lineno">  568</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00569" name="l00569"></a><span class="lineno">  569</span>    <span class="keywordflow">case</span> AArch64::CBNZW:</div>
<div class="line"><a id="l00570" name="l00570"></a><span class="lineno">  570</span>      Is64Bit = <span class="keyword">false</span>;</div>
<div class="line"><a id="l00571" name="l00571"></a><span class="lineno">  571</span>      CC = <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a191e89dbc4939ebd0b572cae44aac05f">AArch64CC::NE</a>;</div>
<div class="line"><a id="l00572" name="l00572"></a><span class="lineno">  572</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00573" name="l00573"></a><span class="lineno">  573</span>    <span class="keywordflow">case</span> AArch64::CBNZX:</div>
<div class="line"><a id="l00574" name="l00574"></a><span class="lineno">  574</span>      Is64Bit = <span class="keyword">true</span>;</div>
<div class="line"><a id="l00575" name="l00575"></a><span class="lineno">  575</span>      CC = <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a191e89dbc4939ebd0b572cae44aac05f">AArch64CC::NE</a>;</div>
<div class="line"><a id="l00576" name="l00576"></a><span class="lineno">  576</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00577" name="l00577"></a><span class="lineno">  577</span>    }</div>
<div class="line"><a id="l00578" name="l00578"></a><span class="lineno">  578</span>    <span class="keywordtype">unsigned</span> SrcReg = Cond[2].getReg();</div>
<div class="line"><a id="l00579" name="l00579"></a><span class="lineno">  579</span>    <span class="keywordflow">if</span> (Is64Bit) {</div>
<div class="line"><a id="l00580" name="l00580"></a><span class="lineno">  580</span>      <span class="comment">// cmp reg, #0 is actually subs xzr, reg, #0.</span></div>
<div class="line"><a id="l00581" name="l00581"></a><span class="lineno">  581</span>      <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.constrainRegClass(SrcReg, &amp;AArch64::GPR64spRegClass);</div>
<div class="line"><a id="l00582" name="l00582"></a><span class="lineno">  582</span>      <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, DL, get(AArch64::SUBSXri), AArch64::XZR)</div>
<div class="line"><a id="l00583" name="l00583"></a><span class="lineno">  583</span>          .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a96e5a87aa1f2294a2ba1189047987083">addReg</a>(SrcReg)</div>
<div class="line"><a id="l00584" name="l00584"></a><span class="lineno">  584</span>          .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(0)</div>
<div class="line"><a id="l00585" name="l00585"></a><span class="lineno">  585</span>          .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(0);</div>
<div class="line"><a id="l00586" name="l00586"></a><span class="lineno">  586</span>    } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l00587" name="l00587"></a><span class="lineno">  587</span>      <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.constrainRegClass(SrcReg, &amp;AArch64::GPR32spRegClass);</div>
<div class="line"><a id="l00588" name="l00588"></a><span class="lineno">  588</span>      <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, DL, get(AArch64::SUBSWri), AArch64::WZR)</div>
<div class="line"><a id="l00589" name="l00589"></a><span class="lineno">  589</span>          .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a96e5a87aa1f2294a2ba1189047987083">addReg</a>(SrcReg)</div>
<div class="line"><a id="l00590" name="l00590"></a><span class="lineno">  590</span>          .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(0)</div>
<div class="line"><a id="l00591" name="l00591"></a><span class="lineno">  591</span>          .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(0);</div>
<div class="line"><a id="l00592" name="l00592"></a><span class="lineno">  592</span>    }</div>
<div class="line"><a id="l00593" name="l00593"></a><span class="lineno">  593</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00594" name="l00594"></a><span class="lineno">  594</span>  }</div>
<div class="line"><a id="l00595" name="l00595"></a><span class="lineno">  595</span>  <span class="keywordflow">case</span> 4: { <span class="comment">// tbz/tbnz</span></div>
<div class="line"><a id="l00596" name="l00596"></a><span class="lineno">  596</span>    <span class="comment">// We must insert a tst instruction.</span></div>
<div class="line"><a id="l00597" name="l00597"></a><span class="lineno">  597</span>    <span class="keywordflow">switch</span> (Cond[1].getImm()) {</div>
<div class="line"><a id="l00598" name="l00598"></a><span class="lineno">  598</span>    <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l00599" name="l00599"></a><span class="lineno">  599</span>      <a class="code hl_define" href="llvm_2Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Unknown branch opcode in Cond&quot;</span>);</div>
<div class="line"><a id="l00600" name="l00600"></a><span class="lineno">  600</span>    <span class="keywordflow">case</span> AArch64::TBZW:</div>
<div class="line"><a id="l00601" name="l00601"></a><span class="lineno">  601</span>    <span class="keywordflow">case</span> AArch64::TBZX:</div>
<div class="line"><a id="l00602" name="l00602"></a><span class="lineno">  602</span>      CC = <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a756347c46f7abfa1e1fefcc39502c680">AArch64CC::EQ</a>;</div>
<div class="line"><a id="l00603" name="l00603"></a><span class="lineno">  603</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00604" name="l00604"></a><span class="lineno">  604</span>    <span class="keywordflow">case</span> AArch64::TBNZW:</div>
<div class="line"><a id="l00605" name="l00605"></a><span class="lineno">  605</span>    <span class="keywordflow">case</span> AArch64::TBNZX:</div>
<div class="line"><a id="l00606" name="l00606"></a><span class="lineno">  606</span>      CC = <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a191e89dbc4939ebd0b572cae44aac05f">AArch64CC::NE</a>;</div>
<div class="line"><a id="l00607" name="l00607"></a><span class="lineno">  607</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00608" name="l00608"></a><span class="lineno">  608</span>    }</div>
<div class="line"><a id="l00609" name="l00609"></a><span class="lineno">  609</span>    <span class="comment">// cmp reg, #foo is actually ands xzr, reg, #1&lt;&lt;foo.</span></div>
<div class="line"><a id="l00610" name="l00610"></a><span class="lineno">  610</span>    <span class="keywordflow">if</span> (Cond[1].getImm() == AArch64::TBZW || Cond[1].getImm() == AArch64::TBNZW)</div>
<div class="line"><a id="l00611" name="l00611"></a><span class="lineno">  611</span>      <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, DL, get(AArch64::ANDSWri), AArch64::WZR)</div>
<div class="line"><a id="l00612" name="l00612"></a><span class="lineno">  612</span>          .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a96e5a87aa1f2294a2ba1189047987083">addReg</a>(Cond[2].<a class="code hl_function" href="MipsDisassembler_8cpp.html#a30bccd0ebacd9892c243f7bd520e4aa0">getReg</a>())</div>
<div class="line"><a id="l00613" name="l00613"></a><span class="lineno">  613</span>          .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(</div>
<div class="line"><a id="l00614" name="l00614"></a><span class="lineno">  614</span>              <a class="code hl_function" href="namespacellvm_1_1AArch64__AM.html#a832ad315a355f4ddcc32f189f34e28a9">AArch64_AM::encodeLogicalImmediate</a>(1ull &lt;&lt; Cond[3].getImm(), 32));</div>
<div class="line"><a id="l00615" name="l00615"></a><span class="lineno">  615</span>    <span class="keywordflow">else</span></div>
<div class="line"><a id="l00616" name="l00616"></a><span class="lineno">  616</span>      <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, DL, get(AArch64::ANDSXri), AArch64::XZR)</div>
<div class="line"><a id="l00617" name="l00617"></a><span class="lineno">  617</span>          .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a96e5a87aa1f2294a2ba1189047987083">addReg</a>(Cond[2].<a class="code hl_function" href="MipsDisassembler_8cpp.html#a30bccd0ebacd9892c243f7bd520e4aa0">getReg</a>())</div>
<div class="line"><a id="l00618" name="l00618"></a><span class="lineno">  618</span>          .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(</div>
<div class="line"><a id="l00619" name="l00619"></a><span class="lineno">  619</span>              <a class="code hl_function" href="namespacellvm_1_1AArch64__AM.html#a832ad315a355f4ddcc32f189f34e28a9">AArch64_AM::encodeLogicalImmediate</a>(1ull &lt;&lt; Cond[3].getImm(), 64));</div>
<div class="line"><a id="l00620" name="l00620"></a><span class="lineno">  620</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00621" name="l00621"></a><span class="lineno">  621</span>  }</div>
<div class="line"><a id="l00622" name="l00622"></a><span class="lineno">  622</span>  }</div>
<div class="line"><a id="l00623" name="l00623"></a><span class="lineno">  623</span> </div>
<div class="line"><a id="l00624" name="l00624"></a><span class="lineno">  624</span>  <span class="keywordtype">unsigned</span> Opc = 0;</div>
<div class="line"><a id="l00625" name="l00625"></a><span class="lineno">  625</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC = <span class="keyword">nullptr</span>;</div>
<div class="line"><a id="l00626" name="l00626"></a><span class="lineno">  626</span>  <span class="keywordtype">bool</span> TryFold = <span class="keyword">false</span>;</div>
<div class="line"><a id="l00627" name="l00627"></a><span class="lineno">  627</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.constrainRegClass(DstReg, &amp;AArch64::GPR64RegClass)) {</div>
<div class="line"><a id="l00628" name="l00628"></a><span class="lineno">  628</span>    RC = &amp;AArch64::GPR64RegClass;</div>
<div class="line"><a id="l00629" name="l00629"></a><span class="lineno">  629</span>    Opc = AArch64::CSELXr;</div>
<div class="line"><a id="l00630" name="l00630"></a><span class="lineno">  630</span>    TryFold = <span class="keyword">true</span>;</div>
<div class="line"><a id="l00631" name="l00631"></a><span class="lineno">  631</span>  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.constrainRegClass(DstReg, &amp;AArch64::GPR32RegClass)) {</div>
<div class="line"><a id="l00632" name="l00632"></a><span class="lineno">  632</span>    RC = &amp;AArch64::GPR32RegClass;</div>
<div class="line"><a id="l00633" name="l00633"></a><span class="lineno">  633</span>    Opc = AArch64::CSELWr;</div>
<div class="line"><a id="l00634" name="l00634"></a><span class="lineno">  634</span>    TryFold = <span class="keyword">true</span>;</div>
<div class="line"><a id="l00635" name="l00635"></a><span class="lineno">  635</span>  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.constrainRegClass(DstReg, &amp;AArch64::FPR64RegClass)) {</div>
<div class="line"><a id="l00636" name="l00636"></a><span class="lineno">  636</span>    RC = &amp;AArch64::FPR64RegClass;</div>
<div class="line"><a id="l00637" name="l00637"></a><span class="lineno">  637</span>    Opc = AArch64::FCSELDrrr;</div>
<div class="line"><a id="l00638" name="l00638"></a><span class="lineno">  638</span>  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.constrainRegClass(DstReg, &amp;AArch64::FPR32RegClass)) {</div>
<div class="line"><a id="l00639" name="l00639"></a><span class="lineno">  639</span>    RC = &amp;AArch64::FPR32RegClass;</div>
<div class="line"><a id="l00640" name="l00640"></a><span class="lineno">  640</span>    Opc = AArch64::FCSELSrrr;</div>
<div class="line"><a id="l00641" name="l00641"></a><span class="lineno">  641</span>  }</div>
<div class="line"><a id="l00642" name="l00642"></a><span class="lineno">  642</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(RC &amp;&amp; <span class="stringliteral">&quot;Unsupported regclass&quot;</span>);</div>
<div class="line"><a id="l00643" name="l00643"></a><span class="lineno">  643</span> </div>
<div class="line"><a id="l00644" name="l00644"></a><span class="lineno">  644</span>  <span class="comment">// Try folding simple instructions into the csel.</span></div>
<div class="line"><a id="l00645" name="l00645"></a><span class="lineno">  645</span>  <span class="keywordflow">if</span> (TryFold) {</div>
<div class="line"><a id="l00646" name="l00646"></a><span class="lineno">  646</span>    <span class="keywordtype">unsigned</span> NewVReg = 0;</div>
<div class="line"><a id="l00647" name="l00647"></a><span class="lineno">  647</span>    <span class="keywordtype">unsigned</span> FoldedOpc = <a class="code hl_function" href="AArch64InstrInfo_8cpp.html#aef21a685c4183683271cbaa741991f12">canFoldIntoCSel</a>(<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, TrueReg, &amp;NewVReg);</div>
<div class="line"><a id="l00648" name="l00648"></a><span class="lineno">  648</span>    <span class="keywordflow">if</span> (FoldedOpc) {</div>
<div class="line"><a id="l00649" name="l00649"></a><span class="lineno">  649</span>      <span class="comment">// The folded opcodes csinc, csinc and csneg apply the operation to</span></div>
<div class="line"><a id="l00650" name="l00650"></a><span class="lineno">  650</span>      <span class="comment">// FalseReg, so we need to invert the condition.</span></div>
<div class="line"><a id="l00651" name="l00651"></a><span class="lineno">  651</span>      CC = <a class="code hl_function" href="namespacellvm_1_1AArch64CC.html#afc2ebeb83373be407903e43096e4f7b9">AArch64CC::getInvertedCondCode</a>(CC);</div>
<div class="line"><a id="l00652" name="l00652"></a><span class="lineno">  652</span>      TrueReg = FalseReg;</div>
<div class="line"><a id="l00653" name="l00653"></a><span class="lineno">  653</span>    } <span class="keywordflow">else</span></div>
<div class="line"><a id="l00654" name="l00654"></a><span class="lineno">  654</span>      FoldedOpc = <a class="code hl_function" href="AArch64InstrInfo_8cpp.html#aef21a685c4183683271cbaa741991f12">canFoldIntoCSel</a>(<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, FalseReg, &amp;NewVReg);</div>
<div class="line"><a id="l00655" name="l00655"></a><span class="lineno">  655</span> </div>
<div class="line"><a id="l00656" name="l00656"></a><span class="lineno">  656</span>    <span class="comment">// Fold the operation. Leave any dead instructions for DCE to clean up.</span></div>
<div class="line"><a id="l00657" name="l00657"></a><span class="lineno">  657</span>    <span class="keywordflow">if</span> (FoldedOpc) {</div>
<div class="line"><a id="l00658" name="l00658"></a><span class="lineno">  658</span>      FalseReg = NewVReg;</div>
<div class="line"><a id="l00659" name="l00659"></a><span class="lineno">  659</span>      Opc = FoldedOpc;</div>
<div class="line"><a id="l00660" name="l00660"></a><span class="lineno">  660</span>      <span class="comment">// The extends the live range of NewVReg.</span></div>
<div class="line"><a id="l00661" name="l00661"></a><span class="lineno">  661</span>      <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.clearKillFlags(NewVReg);</div>
<div class="line"><a id="l00662" name="l00662"></a><span class="lineno">  662</span>    }</div>
<div class="line"><a id="l00663" name="l00663"></a><span class="lineno">  663</span>  }</div>
<div class="line"><a id="l00664" name="l00664"></a><span class="lineno">  664</span> </div>
<div class="line"><a id="l00665" name="l00665"></a><span class="lineno">  665</span>  <span class="comment">// Pull all virtual register into the appropriate class.</span></div>
<div class="line"><a id="l00666" name="l00666"></a><span class="lineno">  666</span>  <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.constrainRegClass(TrueReg, RC);</div>
<div class="line"><a id="l00667" name="l00667"></a><span class="lineno">  667</span>  <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.constrainRegClass(FalseReg, RC);</div>
<div class="line"><a id="l00668" name="l00668"></a><span class="lineno">  668</span> </div>
<div class="line"><a id="l00669" name="l00669"></a><span class="lineno">  669</span>  <span class="comment">// Insert the csel.</span></div>
<div class="line"><a id="l00670" name="l00670"></a><span class="lineno">  670</span>  <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, DL, get(Opc), DstReg)</div>
<div class="line"><a id="l00671" name="l00671"></a><span class="lineno">  671</span>      .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a96e5a87aa1f2294a2ba1189047987083">addReg</a>(TrueReg)</div>
<div class="line"><a id="l00672" name="l00672"></a><span class="lineno">  672</span>      .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a96e5a87aa1f2294a2ba1189047987083">addReg</a>(FalseReg)</div>
<div class="line"><a id="l00673" name="l00673"></a><span class="lineno">  673</span>      .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(CC);</div>
<div class="line"><a id="l00674" name="l00674"></a><span class="lineno">  674</span>}</div>
<div class="line"><a id="l00675" name="l00675"></a><span class="lineno">  675</span><span class="comment"></span> </div>
<div class="line"><a id="l00676" name="l00676"></a><span class="lineno">  676</span><span class="comment">/// Returns true if a MOVi32imm or MOVi64imm can be expanded to an  ORRxx.</span></div>
<div class="line"><a id="l00677" name="l00677"></a><span class="lineno"><a class="line" href="AArch64InstrInfo_8cpp.html#a1de3723766632d625fae11642a4583ae">  677</a></span><span class="comment"></span><span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="AArch64InstrInfo_8cpp.html#a1de3723766632d625fae11642a4583ae">canBeExpandedToORR</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keywordtype">unsigned</span> BitSize) {</div>
<div class="line"><a id="l00678" name="l00678"></a><span class="lineno">  678</span>  uint64_t Imm = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1).getImm();</div>
<div class="line"><a id="l00679" name="l00679"></a><span class="lineno">  679</span>  uint64_t UImm = Imm &lt;&lt; (64 - BitSize) &gt;&gt; (64 - BitSize);</div>
<div class="line"><a id="l00680" name="l00680"></a><span class="lineno">  680</span>  uint64_t Encoding;</div>
<div class="line"><a id="l00681" name="l00681"></a><span class="lineno">  681</span>  <span class="keywordflow">return</span> <a class="code hl_function" href="namespacellvm_1_1AArch64__AM.html#a2cd3e23b97b495a98c0b723ab18e4d96">AArch64_AM::processLogicalImmediate</a>(UImm, BitSize, Encoding);</div>
<div class="line"><a id="l00682" name="l00682"></a><span class="lineno">  682</span>}</div>
<div class="line"><a id="l00683" name="l00683"></a><span class="lineno">  683</span> </div>
<div class="line"><a id="l00684" name="l00684"></a><span class="lineno">  684</span><span class="comment">// FIXME: this implementation should be micro-architecture dependent, so a</span></div>
<div class="line"><a id="l00685" name="l00685"></a><span class="lineno">  685</span><span class="comment">// micro-architecture target hook should be introduced here in future.</span></div>
<div class="line"><a id="l00686" name="l00686"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64InstrInfo.html#ade267f03d50e04004e9ef2019ce25738">  686</a></span><span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1MCInstrDesc.html#a2d4f0d8f211f41b42adcf08ed3f098b9">AArch64InstrInfo::isAsCheapAsAMove</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00687" name="l00687"></a><span class="lineno">  687</span>  <span class="keywordflow">if</span> (!Subtarget.<a class="code hl_function" href="classllvm_1_1AArch64Subtarget.html#aef1d5cbd0e6f9932f0a6d18348277631">hasCustomCheapAsMoveHandling</a>())</div>
<div class="line"><a id="l00688" name="l00688"></a><span class="lineno">  688</span>    <span class="keywordflow">return</span> <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.isAsCheapAsAMove();</div>
<div class="line"><a id="l00689" name="l00689"></a><span class="lineno">  689</span> </div>
<div class="line"><a id="l00690" name="l00690"></a><span class="lineno">  690</span>  <span class="keyword">const</span> <span class="keywordtype">unsigned</span> Opcode = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode();</div>
<div class="line"><a id="l00691" name="l00691"></a><span class="lineno">  691</span> </div>
<div class="line"><a id="l00692" name="l00692"></a><span class="lineno">  692</span>  <span class="comment">// Firstly, check cases gated by features.</span></div>
<div class="line"><a id="l00693" name="l00693"></a><span class="lineno">  693</span> </div>
<div class="line"><a id="l00694" name="l00694"></a><span class="lineno">  694</span>  <span class="keywordflow">if</span> (Subtarget.<a class="code hl_function" href="classllvm_1_1AArch64Subtarget.html#aa6bd7cc2dee8d7fbf5eb1371e5b089f9">hasZeroCycleZeroingFP</a>()) {</div>
<div class="line"><a id="l00695" name="l00695"></a><span class="lineno">  695</span>    <span class="keywordflow">if</span> (Opcode == AArch64::FMOVH0 ||</div>
<div class="line"><a id="l00696" name="l00696"></a><span class="lineno">  696</span>        Opcode == AArch64::FMOVS0 ||</div>
<div class="line"><a id="l00697" name="l00697"></a><span class="lineno">  697</span>        Opcode == AArch64::FMOVD0)</div>
<div class="line"><a id="l00698" name="l00698"></a><span class="lineno">  698</span>      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l00699" name="l00699"></a><span class="lineno">  699</span>  }</div>
<div class="line"><a id="l00700" name="l00700"></a><span class="lineno">  700</span> </div>
<div class="line"><a id="l00701" name="l00701"></a><span class="lineno">  701</span>  <span class="keywordflow">if</span> (Subtarget.<a class="code hl_function" href="classllvm_1_1AArch64Subtarget.html#aed6c589ce481d170c8bdebd6951a90fd">hasZeroCycleZeroingGP</a>()) {</div>
<div class="line"><a id="l00702" name="l00702"></a><span class="lineno">  702</span>    <span class="keywordflow">if</span> (Opcode == TargetOpcode::COPY &amp;&amp;</div>
<div class="line"><a id="l00703" name="l00703"></a><span class="lineno">  703</span>        (<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1).getReg() == AArch64::WZR ||</div>
<div class="line"><a id="l00704" name="l00704"></a><span class="lineno">  704</span>         <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1).getReg() == AArch64::XZR))</div>
<div class="line"><a id="l00705" name="l00705"></a><span class="lineno">  705</span>      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l00706" name="l00706"></a><span class="lineno">  706</span>  }</div>
<div class="line"><a id="l00707" name="l00707"></a><span class="lineno">  707</span> </div>
<div class="line"><a id="l00708" name="l00708"></a><span class="lineno">  708</span>  <span class="comment">// Secondly, check cases specific to sub-targets.</span></div>
<div class="line"><a id="l00709" name="l00709"></a><span class="lineno">  709</span> </div>
<div class="line"><a id="l00710" name="l00710"></a><span class="lineno">  710</span>  <span class="keywordflow">if</span> (Subtarget.<a class="code hl_function" href="classllvm_1_1AArch64Subtarget.html#a05c2f9387231e4a51efb86338bf0f43a">hasExynosCheapAsMoveHandling</a>()) {</div>
<div class="line"><a id="l00711" name="l00711"></a><span class="lineno">  711</span>    <span class="keywordflow">if</span> (isExynosCheapAsMove(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>))</div>
<div class="line"><a id="l00712" name="l00712"></a><span class="lineno">  712</span>      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l00713" name="l00713"></a><span class="lineno">  713</span> </div>
<div class="line"><a id="l00714" name="l00714"></a><span class="lineno">  714</span>    <span class="keywordflow">return</span> <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.isAsCheapAsAMove();</div>
<div class="line"><a id="l00715" name="l00715"></a><span class="lineno">  715</span>  }</div>
<div class="line"><a id="l00716" name="l00716"></a><span class="lineno">  716</span> </div>
<div class="line"><a id="l00717" name="l00717"></a><span class="lineno">  717</span>  <span class="comment">// Finally, check generic cases.</span></div>
<div class="line"><a id="l00718" name="l00718"></a><span class="lineno">  718</span> </div>
<div class="line"><a id="l00719" name="l00719"></a><span class="lineno">  719</span>  <span class="keywordflow">switch</span> (Opcode) {</div>
<div class="line"><a id="l00720" name="l00720"></a><span class="lineno">  720</span>  <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l00721" name="l00721"></a><span class="lineno">  721</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00722" name="l00722"></a><span class="lineno">  722</span> </div>
<div class="line"><a id="l00723" name="l00723"></a><span class="lineno">  723</span>  <span class="comment">// add/sub on register without shift</span></div>
<div class="line"><a id="l00724" name="l00724"></a><span class="lineno">  724</span>  <span class="keywordflow">case</span> AArch64::ADDWri:</div>
<div class="line"><a id="l00725" name="l00725"></a><span class="lineno">  725</span>  <span class="keywordflow">case</span> AArch64::ADDXri:</div>
<div class="line"><a id="l00726" name="l00726"></a><span class="lineno">  726</span>  <span class="keywordflow">case</span> AArch64::SUBWri:</div>
<div class="line"><a id="l00727" name="l00727"></a><span class="lineno">  727</span>  <span class="keywordflow">case</span> AArch64::SUBXri:</div>
<div class="line"><a id="l00728" name="l00728"></a><span class="lineno">  728</span>    <span class="keywordflow">return</span> (<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(3).getImm() == 0);</div>
<div class="line"><a id="l00729" name="l00729"></a><span class="lineno">  729</span> </div>
<div class="line"><a id="l00730" name="l00730"></a><span class="lineno">  730</span>  <span class="comment">// logical ops on immediate</span></div>
<div class="line"><a id="l00731" name="l00731"></a><span class="lineno">  731</span>  <span class="keywordflow">case</span> AArch64::ANDWri:</div>
<div class="line"><a id="l00732" name="l00732"></a><span class="lineno">  732</span>  <span class="keywordflow">case</span> AArch64::ANDXri:</div>
<div class="line"><a id="l00733" name="l00733"></a><span class="lineno">  733</span>  <span class="keywordflow">case</span> AArch64::EORWri:</div>
<div class="line"><a id="l00734" name="l00734"></a><span class="lineno">  734</span>  <span class="keywordflow">case</span> AArch64::EORXri:</div>
<div class="line"><a id="l00735" name="l00735"></a><span class="lineno">  735</span>  <span class="keywordflow">case</span> AArch64::ORRWri:</div>
<div class="line"><a id="l00736" name="l00736"></a><span class="lineno">  736</span>  <span class="keywordflow">case</span> AArch64::ORRXri:</div>
<div class="line"><a id="l00737" name="l00737"></a><span class="lineno">  737</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l00738" name="l00738"></a><span class="lineno">  738</span> </div>
<div class="line"><a id="l00739" name="l00739"></a><span class="lineno">  739</span>  <span class="comment">// logical ops on register without shift</span></div>
<div class="line"><a id="l00740" name="l00740"></a><span class="lineno">  740</span>  <span class="keywordflow">case</span> AArch64::ANDWrr:</div>
<div class="line"><a id="l00741" name="l00741"></a><span class="lineno">  741</span>  <span class="keywordflow">case</span> AArch64::ANDXrr:</div>
<div class="line"><a id="l00742" name="l00742"></a><span class="lineno">  742</span>  <span class="keywordflow">case</span> AArch64::BICWrr:</div>
<div class="line"><a id="l00743" name="l00743"></a><span class="lineno">  743</span>  <span class="keywordflow">case</span> AArch64::BICXrr:</div>
<div class="line"><a id="l00744" name="l00744"></a><span class="lineno">  744</span>  <span class="keywordflow">case</span> AArch64::EONWrr:</div>
<div class="line"><a id="l00745" name="l00745"></a><span class="lineno">  745</span>  <span class="keywordflow">case</span> AArch64::EONXrr:</div>
<div class="line"><a id="l00746" name="l00746"></a><span class="lineno">  746</span>  <span class="keywordflow">case</span> AArch64::EORWrr:</div>
<div class="line"><a id="l00747" name="l00747"></a><span class="lineno">  747</span>  <span class="keywordflow">case</span> AArch64::EORXrr:</div>
<div class="line"><a id="l00748" name="l00748"></a><span class="lineno">  748</span>  <span class="keywordflow">case</span> AArch64::ORNWrr:</div>
<div class="line"><a id="l00749" name="l00749"></a><span class="lineno">  749</span>  <span class="keywordflow">case</span> AArch64::ORNXrr:</div>
<div class="line"><a id="l00750" name="l00750"></a><span class="lineno">  750</span>  <span class="keywordflow">case</span> AArch64::ORRWrr:</div>
<div class="line"><a id="l00751" name="l00751"></a><span class="lineno">  751</span>  <span class="keywordflow">case</span> AArch64::ORRXrr:</div>
<div class="line"><a id="l00752" name="l00752"></a><span class="lineno">  752</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l00753" name="l00753"></a><span class="lineno">  753</span> </div>
<div class="line"><a id="l00754" name="l00754"></a><span class="lineno">  754</span>  <span class="comment">// If MOVi32imm or MOVi64imm can be expanded into ORRWri or</span></div>
<div class="line"><a id="l00755" name="l00755"></a><span class="lineno">  755</span>  <span class="comment">// ORRXri, it is as cheap as MOV</span></div>
<div class="line"><a id="l00756" name="l00756"></a><span class="lineno">  756</span>  <span class="keywordflow">case</span> AArch64::MOVi32imm:</div>
<div class="line"><a id="l00757" name="l00757"></a><span class="lineno">  757</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="AArch64InstrInfo_8cpp.html#a1de3723766632d625fae11642a4583ae">canBeExpandedToORR</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, 32);</div>
<div class="line"><a id="l00758" name="l00758"></a><span class="lineno">  758</span>  <span class="keywordflow">case</span> AArch64::MOVi64imm:</div>
<div class="line"><a id="l00759" name="l00759"></a><span class="lineno">  759</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="AArch64InstrInfo_8cpp.html#a1de3723766632d625fae11642a4583ae">canBeExpandedToORR</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, 64);</div>
<div class="line"><a id="l00760" name="l00760"></a><span class="lineno">  760</span>  }</div>
<div class="line"><a id="l00761" name="l00761"></a><span class="lineno">  761</span> </div>
<div class="line"><a id="l00762" name="l00762"></a><span class="lineno">  762</span>  <a class="code hl_define" href="llvm_2Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Unknown opcode to check as cheap as a move!&quot;</span>);</div>
<div class="line"><a id="l00763" name="l00763"></a><span class="lineno">  763</span>}</div>
<div class="line"><a id="l00764" name="l00764"></a><span class="lineno">  764</span> </div>
<div class="line"><a id="l00765" name="l00765"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64InstrInfo.html#a796a2f531a01a5d72a58920fa8ec61b9">  765</a></span><span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AArch64InstrInfo.html#a796a2f531a01a5d72a58920fa8ec61b9">AArch64InstrInfo::isFalkorShiftExtFast</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) {</div>
<div class="line"><a id="l00766" name="l00766"></a><span class="lineno">  766</span>  <span class="keywordflow">switch</span> (<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode()) {</div>
<div class="line"><a id="l00767" name="l00767"></a><span class="lineno">  767</span>  <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l00768" name="l00768"></a><span class="lineno">  768</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00769" name="l00769"></a><span class="lineno">  769</span> </div>
<div class="line"><a id="l00770" name="l00770"></a><span class="lineno">  770</span>  <span class="keywordflow">case</span> AArch64::ADDWrs:</div>
<div class="line"><a id="l00771" name="l00771"></a><span class="lineno">  771</span>  <span class="keywordflow">case</span> AArch64::ADDXrs:</div>
<div class="line"><a id="l00772" name="l00772"></a><span class="lineno">  772</span>  <span class="keywordflow">case</span> AArch64::ADDSWrs:</div>
<div class="line"><a id="l00773" name="l00773"></a><span class="lineno">  773</span>  <span class="keywordflow">case</span> AArch64::ADDSXrs: {</div>
<div class="line"><a id="l00774" name="l00774"></a><span class="lineno">  774</span>    <span class="keywordtype">unsigned</span> Imm = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(3).getImm();</div>
<div class="line"><a id="l00775" name="l00775"></a><span class="lineno">  775</span>    <span class="keywordtype">unsigned</span> ShiftVal = <a class="code hl_function" href="namespacellvm_1_1AArch64__AM.html#a22f623563f43de6d1aabcdfa9d341031">AArch64_AM::getShiftValue</a>(Imm);</div>
<div class="line"><a id="l00776" name="l00776"></a><span class="lineno">  776</span>    <span class="keywordflow">if</span> (ShiftVal == 0)</div>
<div class="line"><a id="l00777" name="l00777"></a><span class="lineno">  777</span>      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l00778" name="l00778"></a><span class="lineno">  778</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="namespacellvm_1_1AArch64__AM.html#adff7aee2baba9b9691304bee7e76f574">AArch64_AM::getShiftType</a>(Imm) == <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64__AM.html#a7e75394a33f6a5897d7a14c0ba5d44f1a1d97e13eb9923037fe733eda83b7f938">AArch64_AM::LSL</a> &amp;&amp; ShiftVal &lt;= 5;</div>
<div class="line"><a id="l00779" name="l00779"></a><span class="lineno">  779</span>  }</div>
<div class="line"><a id="l00780" name="l00780"></a><span class="lineno">  780</span> </div>
<div class="line"><a id="l00781" name="l00781"></a><span class="lineno">  781</span>  <span class="keywordflow">case</span> AArch64::ADDWrx:</div>
<div class="line"><a id="l00782" name="l00782"></a><span class="lineno">  782</span>  <span class="keywordflow">case</span> AArch64::ADDXrx:</div>
<div class="line"><a id="l00783" name="l00783"></a><span class="lineno">  783</span>  <span class="keywordflow">case</span> AArch64::ADDXrx64:</div>
<div class="line"><a id="l00784" name="l00784"></a><span class="lineno">  784</span>  <span class="keywordflow">case</span> AArch64::ADDSWrx:</div>
<div class="line"><a id="l00785" name="l00785"></a><span class="lineno">  785</span>  <span class="keywordflow">case</span> AArch64::ADDSXrx:</div>
<div class="line"><a id="l00786" name="l00786"></a><span class="lineno">  786</span>  <span class="keywordflow">case</span> AArch64::ADDSXrx64: {</div>
<div class="line"><a id="l00787" name="l00787"></a><span class="lineno">  787</span>    <span class="keywordtype">unsigned</span> Imm = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(3).getImm();</div>
<div class="line"><a id="l00788" name="l00788"></a><span class="lineno">  788</span>    <span class="keywordflow">switch</span> (<a class="code hl_function" href="namespacellvm_1_1AArch64__AM.html#ad45de36bc238edb61ed6b9375030f62f">AArch64_AM::getArithExtendType</a>(Imm)) {</div>
<div class="line"><a id="l00789" name="l00789"></a><span class="lineno">  789</span>    <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l00790" name="l00790"></a><span class="lineno">  790</span>      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00791" name="l00791"></a><span class="lineno">  791</span>    <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64__AM.html#a7e75394a33f6a5897d7a14c0ba5d44f1a59dcdcd32661c3deea19d0b4c00aeb09">AArch64_AM::UXTB</a>:</div>
<div class="line"><a id="l00792" name="l00792"></a><span class="lineno">  792</span>    <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64__AM.html#a7e75394a33f6a5897d7a14c0ba5d44f1a822b65b0f419881e5f0352e2f4f33d29">AArch64_AM::UXTH</a>:</div>
<div class="line"><a id="l00793" name="l00793"></a><span class="lineno">  793</span>    <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64__AM.html#a7e75394a33f6a5897d7a14c0ba5d44f1a2620d8167a503c9942cc4afded7f830d">AArch64_AM::UXTW</a>:</div>
<div class="line"><a id="l00794" name="l00794"></a><span class="lineno">  794</span>    <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64__AM.html#a7e75394a33f6a5897d7a14c0ba5d44f1ad2f6771d4027a09ba1d0de2e5ea54470">AArch64_AM::UXTX</a>:</div>
<div class="line"><a id="l00795" name="l00795"></a><span class="lineno">  795</span>      <span class="keywordflow">return</span> <a class="code hl_function" href="namespacellvm_1_1AArch64__AM.html#a529c6b94f32165c3d420316bcb6e0d9e">AArch64_AM::getArithShiftValue</a>(Imm) &lt;= 4;</div>
<div class="line"><a id="l00796" name="l00796"></a><span class="lineno">  796</span>    }</div>
<div class="line"><a id="l00797" name="l00797"></a><span class="lineno">  797</span>  }</div>
<div class="line"><a id="l00798" name="l00798"></a><span class="lineno">  798</span> </div>
<div class="line"><a id="l00799" name="l00799"></a><span class="lineno">  799</span>  <span class="keywordflow">case</span> AArch64::SUBWrs:</div>
<div class="line"><a id="l00800" name="l00800"></a><span class="lineno">  800</span>  <span class="keywordflow">case</span> AArch64::SUBSWrs: {</div>
<div class="line"><a id="l00801" name="l00801"></a><span class="lineno">  801</span>    <span class="keywordtype">unsigned</span> Imm = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(3).getImm();</div>
<div class="line"><a id="l00802" name="l00802"></a><span class="lineno">  802</span>    <span class="keywordtype">unsigned</span> ShiftVal = <a class="code hl_function" href="namespacellvm_1_1AArch64__AM.html#a22f623563f43de6d1aabcdfa9d341031">AArch64_AM::getShiftValue</a>(Imm);</div>
<div class="line"><a id="l00803" name="l00803"></a><span class="lineno">  803</span>    <span class="keywordflow">return</span> ShiftVal == 0 ||</div>
<div class="line"><a id="l00804" name="l00804"></a><span class="lineno">  804</span>           (<a class="code hl_function" href="namespacellvm_1_1AArch64__AM.html#adff7aee2baba9b9691304bee7e76f574">AArch64_AM::getShiftType</a>(Imm) == <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64__AM.html#a7e75394a33f6a5897d7a14c0ba5d44f1a2f11475361161d9ce95a2f7be74de342">AArch64_AM::ASR</a> &amp;&amp; ShiftVal == 31);</div>
<div class="line"><a id="l00805" name="l00805"></a><span class="lineno">  805</span>  }</div>
<div class="line"><a id="l00806" name="l00806"></a><span class="lineno">  806</span> </div>
<div class="line"><a id="l00807" name="l00807"></a><span class="lineno">  807</span>  <span class="keywordflow">case</span> AArch64::SUBXrs:</div>
<div class="line"><a id="l00808" name="l00808"></a><span class="lineno">  808</span>  <span class="keywordflow">case</span> AArch64::SUBSXrs: {</div>
<div class="line"><a id="l00809" name="l00809"></a><span class="lineno">  809</span>    <span class="keywordtype">unsigned</span> Imm = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(3).getImm();</div>
<div class="line"><a id="l00810" name="l00810"></a><span class="lineno">  810</span>    <span class="keywordtype">unsigned</span> ShiftVal = <a class="code hl_function" href="namespacellvm_1_1AArch64__AM.html#a22f623563f43de6d1aabcdfa9d341031">AArch64_AM::getShiftValue</a>(Imm);</div>
<div class="line"><a id="l00811" name="l00811"></a><span class="lineno">  811</span>    <span class="keywordflow">return</span> ShiftVal == 0 ||</div>
<div class="line"><a id="l00812" name="l00812"></a><span class="lineno">  812</span>           (<a class="code hl_function" href="namespacellvm_1_1AArch64__AM.html#adff7aee2baba9b9691304bee7e76f574">AArch64_AM::getShiftType</a>(Imm) == <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64__AM.html#a7e75394a33f6a5897d7a14c0ba5d44f1a2f11475361161d9ce95a2f7be74de342">AArch64_AM::ASR</a> &amp;&amp; ShiftVal == 63);</div>
<div class="line"><a id="l00813" name="l00813"></a><span class="lineno">  813</span>  }</div>
<div class="line"><a id="l00814" name="l00814"></a><span class="lineno">  814</span> </div>
<div class="line"><a id="l00815" name="l00815"></a><span class="lineno">  815</span>  <span class="keywordflow">case</span> AArch64::SUBWrx:</div>
<div class="line"><a id="l00816" name="l00816"></a><span class="lineno">  816</span>  <span class="keywordflow">case</span> AArch64::SUBXrx:</div>
<div class="line"><a id="l00817" name="l00817"></a><span class="lineno">  817</span>  <span class="keywordflow">case</span> AArch64::SUBXrx64:</div>
<div class="line"><a id="l00818" name="l00818"></a><span class="lineno">  818</span>  <span class="keywordflow">case</span> AArch64::SUBSWrx:</div>
<div class="line"><a id="l00819" name="l00819"></a><span class="lineno">  819</span>  <span class="keywordflow">case</span> AArch64::SUBSXrx:</div>
<div class="line"><a id="l00820" name="l00820"></a><span class="lineno">  820</span>  <span class="keywordflow">case</span> AArch64::SUBSXrx64: {</div>
<div class="line"><a id="l00821" name="l00821"></a><span class="lineno">  821</span>    <span class="keywordtype">unsigned</span> Imm = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(3).getImm();</div>
<div class="line"><a id="l00822" name="l00822"></a><span class="lineno">  822</span>    <span class="keywordflow">switch</span> (<a class="code hl_function" href="namespacellvm_1_1AArch64__AM.html#ad45de36bc238edb61ed6b9375030f62f">AArch64_AM::getArithExtendType</a>(Imm)) {</div>
<div class="line"><a id="l00823" name="l00823"></a><span class="lineno">  823</span>    <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l00824" name="l00824"></a><span class="lineno">  824</span>      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00825" name="l00825"></a><span class="lineno">  825</span>    <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64__AM.html#a7e75394a33f6a5897d7a14c0ba5d44f1a59dcdcd32661c3deea19d0b4c00aeb09">AArch64_AM::UXTB</a>:</div>
<div class="line"><a id="l00826" name="l00826"></a><span class="lineno">  826</span>    <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64__AM.html#a7e75394a33f6a5897d7a14c0ba5d44f1a822b65b0f419881e5f0352e2f4f33d29">AArch64_AM::UXTH</a>:</div>
<div class="line"><a id="l00827" name="l00827"></a><span class="lineno">  827</span>    <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64__AM.html#a7e75394a33f6a5897d7a14c0ba5d44f1a2620d8167a503c9942cc4afded7f830d">AArch64_AM::UXTW</a>:</div>
<div class="line"><a id="l00828" name="l00828"></a><span class="lineno">  828</span>    <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64__AM.html#a7e75394a33f6a5897d7a14c0ba5d44f1ad2f6771d4027a09ba1d0de2e5ea54470">AArch64_AM::UXTX</a>:</div>
<div class="line"><a id="l00829" name="l00829"></a><span class="lineno">  829</span>      <span class="keywordflow">return</span> <a class="code hl_function" href="namespacellvm_1_1AArch64__AM.html#a529c6b94f32165c3d420316bcb6e0d9e">AArch64_AM::getArithShiftValue</a>(Imm) == 0;</div>
<div class="line"><a id="l00830" name="l00830"></a><span class="lineno">  830</span>    }</div>
<div class="line"><a id="l00831" name="l00831"></a><span class="lineno">  831</span>  }</div>
<div class="line"><a id="l00832" name="l00832"></a><span class="lineno">  832</span> </div>
<div class="line"><a id="l00833" name="l00833"></a><span class="lineno">  833</span>  <span class="keywordflow">case</span> AArch64::LDRBBroW:</div>
<div class="line"><a id="l00834" name="l00834"></a><span class="lineno">  834</span>  <span class="keywordflow">case</span> AArch64::LDRBBroX:</div>
<div class="line"><a id="l00835" name="l00835"></a><span class="lineno">  835</span>  <span class="keywordflow">case</span> AArch64::LDRBroW:</div>
<div class="line"><a id="l00836" name="l00836"></a><span class="lineno">  836</span>  <span class="keywordflow">case</span> AArch64::LDRBroX:</div>
<div class="line"><a id="l00837" name="l00837"></a><span class="lineno">  837</span>  <span class="keywordflow">case</span> AArch64::LDRDroW:</div>
<div class="line"><a id="l00838" name="l00838"></a><span class="lineno">  838</span>  <span class="keywordflow">case</span> AArch64::LDRDroX:</div>
<div class="line"><a id="l00839" name="l00839"></a><span class="lineno">  839</span>  <span class="keywordflow">case</span> AArch64::LDRHHroW:</div>
<div class="line"><a id="l00840" name="l00840"></a><span class="lineno">  840</span>  <span class="keywordflow">case</span> AArch64::LDRHHroX:</div>
<div class="line"><a id="l00841" name="l00841"></a><span class="lineno">  841</span>  <span class="keywordflow">case</span> AArch64::LDRHroW:</div>
<div class="line"><a id="l00842" name="l00842"></a><span class="lineno">  842</span>  <span class="keywordflow">case</span> AArch64::LDRHroX:</div>
<div class="line"><a id="l00843" name="l00843"></a><span class="lineno">  843</span>  <span class="keywordflow">case</span> AArch64::LDRQroW:</div>
<div class="line"><a id="l00844" name="l00844"></a><span class="lineno">  844</span>  <span class="keywordflow">case</span> AArch64::LDRQroX:</div>
<div class="line"><a id="l00845" name="l00845"></a><span class="lineno">  845</span>  <span class="keywordflow">case</span> AArch64::LDRSBWroW:</div>
<div class="line"><a id="l00846" name="l00846"></a><span class="lineno">  846</span>  <span class="keywordflow">case</span> AArch64::LDRSBWroX:</div>
<div class="line"><a id="l00847" name="l00847"></a><span class="lineno">  847</span>  <span class="keywordflow">case</span> AArch64::LDRSBXroW:</div>
<div class="line"><a id="l00848" name="l00848"></a><span class="lineno">  848</span>  <span class="keywordflow">case</span> AArch64::LDRSBXroX:</div>
<div class="line"><a id="l00849" name="l00849"></a><span class="lineno">  849</span>  <span class="keywordflow">case</span> AArch64::LDRSHWroW:</div>
<div class="line"><a id="l00850" name="l00850"></a><span class="lineno">  850</span>  <span class="keywordflow">case</span> AArch64::LDRSHWroX:</div>
<div class="line"><a id="l00851" name="l00851"></a><span class="lineno">  851</span>  <span class="keywordflow">case</span> AArch64::LDRSHXroW:</div>
<div class="line"><a id="l00852" name="l00852"></a><span class="lineno">  852</span>  <span class="keywordflow">case</span> AArch64::LDRSHXroX:</div>
<div class="line"><a id="l00853" name="l00853"></a><span class="lineno">  853</span>  <span class="keywordflow">case</span> AArch64::LDRSWroW:</div>
<div class="line"><a id="l00854" name="l00854"></a><span class="lineno">  854</span>  <span class="keywordflow">case</span> AArch64::LDRSWroX:</div>
<div class="line"><a id="l00855" name="l00855"></a><span class="lineno">  855</span>  <span class="keywordflow">case</span> AArch64::LDRSroW:</div>
<div class="line"><a id="l00856" name="l00856"></a><span class="lineno">  856</span>  <span class="keywordflow">case</span> AArch64::LDRSroX:</div>
<div class="line"><a id="l00857" name="l00857"></a><span class="lineno">  857</span>  <span class="keywordflow">case</span> AArch64::LDRWroW:</div>
<div class="line"><a id="l00858" name="l00858"></a><span class="lineno">  858</span>  <span class="keywordflow">case</span> AArch64::LDRWroX:</div>
<div class="line"><a id="l00859" name="l00859"></a><span class="lineno">  859</span>  <span class="keywordflow">case</span> AArch64::LDRXroW:</div>
<div class="line"><a id="l00860" name="l00860"></a><span class="lineno">  860</span>  <span class="keywordflow">case</span> AArch64::LDRXroX:</div>
<div class="line"><a id="l00861" name="l00861"></a><span class="lineno">  861</span>  <span class="keywordflow">case</span> AArch64::PRFMroW:</div>
<div class="line"><a id="l00862" name="l00862"></a><span class="lineno">  862</span>  <span class="keywordflow">case</span> AArch64::PRFMroX:</div>
<div class="line"><a id="l00863" name="l00863"></a><span class="lineno">  863</span>  <span class="keywordflow">case</span> AArch64::STRBBroW:</div>
<div class="line"><a id="l00864" name="l00864"></a><span class="lineno">  864</span>  <span class="keywordflow">case</span> AArch64::STRBBroX:</div>
<div class="line"><a id="l00865" name="l00865"></a><span class="lineno">  865</span>  <span class="keywordflow">case</span> AArch64::STRBroW:</div>
<div class="line"><a id="l00866" name="l00866"></a><span class="lineno">  866</span>  <span class="keywordflow">case</span> AArch64::STRBroX:</div>
<div class="line"><a id="l00867" name="l00867"></a><span class="lineno">  867</span>  <span class="keywordflow">case</span> AArch64::STRDroW:</div>
<div class="line"><a id="l00868" name="l00868"></a><span class="lineno">  868</span>  <span class="keywordflow">case</span> AArch64::STRDroX:</div>
<div class="line"><a id="l00869" name="l00869"></a><span class="lineno">  869</span>  <span class="keywordflow">case</span> AArch64::STRHHroW:</div>
<div class="line"><a id="l00870" name="l00870"></a><span class="lineno">  870</span>  <span class="keywordflow">case</span> AArch64::STRHHroX:</div>
<div class="line"><a id="l00871" name="l00871"></a><span class="lineno">  871</span>  <span class="keywordflow">case</span> AArch64::STRHroW:</div>
<div class="line"><a id="l00872" name="l00872"></a><span class="lineno">  872</span>  <span class="keywordflow">case</span> AArch64::STRHroX:</div>
<div class="line"><a id="l00873" name="l00873"></a><span class="lineno">  873</span>  <span class="keywordflow">case</span> AArch64::STRQroW:</div>
<div class="line"><a id="l00874" name="l00874"></a><span class="lineno">  874</span>  <span class="keywordflow">case</span> AArch64::STRQroX:</div>
<div class="line"><a id="l00875" name="l00875"></a><span class="lineno">  875</span>  <span class="keywordflow">case</span> AArch64::STRSroW:</div>
<div class="line"><a id="l00876" name="l00876"></a><span class="lineno">  876</span>  <span class="keywordflow">case</span> AArch64::STRSroX:</div>
<div class="line"><a id="l00877" name="l00877"></a><span class="lineno">  877</span>  <span class="keywordflow">case</span> AArch64::STRWroW:</div>
<div class="line"><a id="l00878" name="l00878"></a><span class="lineno">  878</span>  <span class="keywordflow">case</span> AArch64::STRWroX:</div>
<div class="line"><a id="l00879" name="l00879"></a><span class="lineno">  879</span>  <span class="keywordflow">case</span> AArch64::STRXroW:</div>
<div class="line"><a id="l00880" name="l00880"></a><span class="lineno">  880</span>  <span class="keywordflow">case</span> AArch64::STRXroX: {</div>
<div class="line"><a id="l00881" name="l00881"></a><span class="lineno">  881</span>    <span class="keywordtype">unsigned</span> IsSigned = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(3).getImm();</div>
<div class="line"><a id="l00882" name="l00882"></a><span class="lineno">  882</span>    <span class="keywordflow">return</span> !IsSigned;</div>
<div class="line"><a id="l00883" name="l00883"></a><span class="lineno">  883</span>  }</div>
<div class="line"><a id="l00884" name="l00884"></a><span class="lineno">  884</span>  }</div>
<div class="line"><a id="l00885" name="l00885"></a><span class="lineno">  885</span>}</div>
<div class="line"><a id="l00886" name="l00886"></a><span class="lineno">  886</span> </div>
<div class="line"><a id="l00887" name="l00887"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64InstrInfo.html#a52619cc1f9c5c3029a03a6c956b32595">  887</a></span><span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AArch64InstrInfo.html#a52619cc1f9c5c3029a03a6c956b32595">AArch64InstrInfo::isSEHInstruction</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) {</div>
<div class="line"><a id="l00888" name="l00888"></a><span class="lineno">  888</span>  <span class="keywordtype">unsigned</span> Opc = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode();</div>
<div class="line"><a id="l00889" name="l00889"></a><span class="lineno">  889</span>  <span class="keywordflow">switch</span> (Opc) {</div>
<div class="line"><a id="l00890" name="l00890"></a><span class="lineno">  890</span>    <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l00891" name="l00891"></a><span class="lineno">  891</span>      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00892" name="l00892"></a><span class="lineno">  892</span>    <span class="keywordflow">case</span> AArch64::SEH_StackAlloc:</div>
<div class="line"><a id="l00893" name="l00893"></a><span class="lineno">  893</span>    <span class="keywordflow">case</span> AArch64::SEH_SaveFPLR:</div>
<div class="line"><a id="l00894" name="l00894"></a><span class="lineno">  894</span>    <span class="keywordflow">case</span> AArch64::SEH_SaveFPLR_X:</div>
<div class="line"><a id="l00895" name="l00895"></a><span class="lineno">  895</span>    <span class="keywordflow">case</span> AArch64::SEH_SaveReg:</div>
<div class="line"><a id="l00896" name="l00896"></a><span class="lineno">  896</span>    <span class="keywordflow">case</span> AArch64::SEH_SaveReg_X:</div>
<div class="line"><a id="l00897" name="l00897"></a><span class="lineno">  897</span>    <span class="keywordflow">case</span> AArch64::SEH_SaveRegP:</div>
<div class="line"><a id="l00898" name="l00898"></a><span class="lineno">  898</span>    <span class="keywordflow">case</span> AArch64::SEH_SaveRegP_X:</div>
<div class="line"><a id="l00899" name="l00899"></a><span class="lineno">  899</span>    <span class="keywordflow">case</span> AArch64::SEH_SaveFReg:</div>
<div class="line"><a id="l00900" name="l00900"></a><span class="lineno">  900</span>    <span class="keywordflow">case</span> AArch64::SEH_SaveFReg_X:</div>
<div class="line"><a id="l00901" name="l00901"></a><span class="lineno">  901</span>    <span class="keywordflow">case</span> AArch64::SEH_SaveFRegP:</div>
<div class="line"><a id="l00902" name="l00902"></a><span class="lineno">  902</span>    <span class="keywordflow">case</span> AArch64::SEH_SaveFRegP_X:</div>
<div class="line"><a id="l00903" name="l00903"></a><span class="lineno">  903</span>    <span class="keywordflow">case</span> AArch64::SEH_SetFP:</div>
<div class="line"><a id="l00904" name="l00904"></a><span class="lineno">  904</span>    <span class="keywordflow">case</span> AArch64::SEH_AddFP:</div>
<div class="line"><a id="l00905" name="l00905"></a><span class="lineno">  905</span>    <span class="keywordflow">case</span> AArch64::SEH_Nop:</div>
<div class="line"><a id="l00906" name="l00906"></a><span class="lineno">  906</span>    <span class="keywordflow">case</span> AArch64::SEH_PrologEnd:</div>
<div class="line"><a id="l00907" name="l00907"></a><span class="lineno">  907</span>    <span class="keywordflow">case</span> AArch64::SEH_EpilogStart:</div>
<div class="line"><a id="l00908" name="l00908"></a><span class="lineno">  908</span>    <span class="keywordflow">case</span> AArch64::SEH_EpilogEnd:</div>
<div class="line"><a id="l00909" name="l00909"></a><span class="lineno">  909</span>      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l00910" name="l00910"></a><span class="lineno">  910</span>  }</div>
<div class="line"><a id="l00911" name="l00911"></a><span class="lineno">  911</span>}</div>
<div class="line"><a id="l00912" name="l00912"></a><span class="lineno">  912</span> </div>
<div class="line"><a id="l00913" name="l00913"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64InstrInfo.html#a3f27d3892d89ca416f664d02e209605c">  913</a></span><span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AArch64InstrInfo.html#a3f27d3892d89ca416f664d02e209605c">AArch64InstrInfo::isCoalescableExtInstr</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l00914" name="l00914"></a><span class="lineno">  914</span>                                             <span class="keywordtype">unsigned</span> &amp;SrcReg, <span class="keywordtype">unsigned</span> &amp;DstReg,</div>
<div class="line"><a id="l00915" name="l00915"></a><span class="lineno">  915</span>                                             <span class="keywordtype">unsigned</span> &amp;SubIdx)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00916" name="l00916"></a><span class="lineno">  916</span>  <span class="keywordflow">switch</span> (<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode()) {</div>
<div class="line"><a id="l00917" name="l00917"></a><span class="lineno">  917</span>  <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l00918" name="l00918"></a><span class="lineno">  918</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00919" name="l00919"></a><span class="lineno">  919</span>  <span class="keywordflow">case</span> AArch64::SBFMXri: <span class="comment">// aka sxtw</span></div>
<div class="line"><a id="l00920" name="l00920"></a><span class="lineno">  920</span>  <span class="keywordflow">case</span> AArch64::UBFMXri: <span class="comment">// aka uxtw</span></div>
<div class="line"><a id="l00921" name="l00921"></a><span class="lineno">  921</span>    <span class="comment">// Check for the 32 -&gt; 64 bit extension case, these instructions can do</span></div>
<div class="line"><a id="l00922" name="l00922"></a><span class="lineno">  922</span>    <span class="comment">// much more.</span></div>
<div class="line"><a id="l00923" name="l00923"></a><span class="lineno">  923</span>    <span class="keywordflow">if</span> (<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(2).getImm() != 0 || <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(3).getImm() != 31)</div>
<div class="line"><a id="l00924" name="l00924"></a><span class="lineno">  924</span>      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00925" name="l00925"></a><span class="lineno">  925</span>    <span class="comment">// This is a signed or unsigned 32 -&gt; 64 bit extension.</span></div>
<div class="line"><a id="l00926" name="l00926"></a><span class="lineno">  926</span>    SrcReg = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1).getReg();</div>
<div class="line"><a id="l00927" name="l00927"></a><span class="lineno">  927</span>    DstReg = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg();</div>
<div class="line"><a id="l00928" name="l00928"></a><span class="lineno">  928</span>    SubIdx = AArch64::sub_32;</div>
<div class="line"><a id="l00929" name="l00929"></a><span class="lineno">  929</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l00930" name="l00930"></a><span class="lineno">  930</span>  }</div>
<div class="line"><a id="l00931" name="l00931"></a><span class="lineno">  931</span>}</div>
<div class="line"><a id="l00932" name="l00932"></a><span class="lineno">  932</span> </div>
<div class="line"><a id="l00933" name="l00933"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64InstrInfo.html#acea0a94b4de31e9193cdd63a8c433245">  933</a></span><span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AArch64InstrInfo.html#acea0a94b4de31e9193cdd63a8c433245">AArch64InstrInfo::areMemAccessesTriviallyDisjoint</a>(</div>
<div class="line"><a id="l00934" name="l00934"></a><span class="lineno">  934</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MIa, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MIb, <a class="code hl_class" href="classllvm_1_1AAResults.html">AliasAnalysis</a> *AA)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00935" name="l00935"></a><span class="lineno">  935</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a> = &amp;<a class="code hl_function" href="classllvm_1_1AArch64InstrInfo.html#a616fc69908b11c1c62addae537191ad4">getRegisterInfo</a>();</div>
<div class="line"><a id="l00936" name="l00936"></a><span class="lineno">  936</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *BaseOpA = <span class="keyword">nullptr</span>, *BaseOpB = <span class="keyword">nullptr</span>;</div>
<div class="line"><a id="l00937" name="l00937"></a><span class="lineno">  937</span>  int64_t OffsetA = 0, OffsetB = 0;</div>
<div class="line"><a id="l00938" name="l00938"></a><span class="lineno">  938</span>  <span class="keywordtype">unsigned</span> WidthA = 0, WidthB = 0;</div>
<div class="line"><a id="l00939" name="l00939"></a><span class="lineno">  939</span> </div>
<div class="line"><a id="l00940" name="l00940"></a><span class="lineno">  940</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(MIa.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#a17f5d15a7320dec2cfefb6617f711ab7">mayLoadOrStore</a>() &amp;&amp; <span class="stringliteral">&quot;MIa must be a load or store.&quot;</span>);</div>
<div class="line"><a id="l00941" name="l00941"></a><span class="lineno">  941</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(MIb.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#a17f5d15a7320dec2cfefb6617f711ab7">mayLoadOrStore</a>() &amp;&amp; <span class="stringliteral">&quot;MIb must be a load or store.&quot;</span>);</div>
<div class="line"><a id="l00942" name="l00942"></a><span class="lineno">  942</span> </div>
<div class="line"><a id="l00943" name="l00943"></a><span class="lineno">  943</span>  <span class="keywordflow">if</span> (MIa.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#a8c161f5f015730ac6853c802c3693a41">hasUnmodeledSideEffects</a>() || MIb.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#a8c161f5f015730ac6853c802c3693a41">hasUnmodeledSideEffects</a>() ||</div>
<div class="line"><a id="l00944" name="l00944"></a><span class="lineno">  944</span>      MIa.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#aabc3917d917c6247778c88107945d13b">hasOrderedMemoryRef</a>() || MIb.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#aabc3917d917c6247778c88107945d13b">hasOrderedMemoryRef</a>())</div>
<div class="line"><a id="l00945" name="l00945"></a><span class="lineno">  945</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00946" name="l00946"></a><span class="lineno">  946</span> </div>
<div class="line"><a id="l00947" name="l00947"></a><span class="lineno">  947</span>  <span class="comment">// Retrieve the base, offset from the base and width. Width</span></div>
<div class="line"><a id="l00948" name="l00948"></a><span class="lineno">  948</span>  <span class="comment">// is the size of memory that is being loaded/stored (e.g. 1, 2, 4, 8).  If</span></div>
<div class="line"><a id="l00949" name="l00949"></a><span class="lineno">  949</span>  <span class="comment">// base are identical, and the offset of a lower memory access +</span></div>
<div class="line"><a id="l00950" name="l00950"></a><span class="lineno">  950</span>  <span class="comment">// the width doesn&#39;t overlap the offset of a higher memory access,</span></div>
<div class="line"><a id="l00951" name="l00951"></a><span class="lineno">  951</span>  <span class="comment">// then the memory accesses are different.</span></div>
<div class="line"><a id="l00952" name="l00952"></a><span class="lineno">  952</span>  <span class="keywordflow">if</span> (<a class="code hl_function" href="classllvm_1_1AArch64InstrInfo.html#a0c43809149057dffbf66267b7f9e02c6">getMemOperandWithOffsetWidth</a>(MIa, BaseOpA, OffsetA, WidthA, <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>) &amp;&amp;</div>
<div class="line"><a id="l00953" name="l00953"></a><span class="lineno">  953</span>      <a class="code hl_function" href="classllvm_1_1AArch64InstrInfo.html#a0c43809149057dffbf66267b7f9e02c6">getMemOperandWithOffsetWidth</a>(MIb, BaseOpB, OffsetB, WidthB, <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>)) {</div>
<div class="line"><a id="l00954" name="l00954"></a><span class="lineno">  954</span>    <span class="keywordflow">if</span> (BaseOpA-&gt;<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ad7f2dc64214551418f486026ffc95fa4">isIdenticalTo</a>(*BaseOpB)) {</div>
<div class="line"><a id="l00955" name="l00955"></a><span class="lineno">  955</span>      <span class="keywordtype">int</span> LowOffset = OffsetA &lt; OffsetB ? OffsetA : OffsetB;</div>
<div class="line"><a id="l00956" name="l00956"></a><span class="lineno">  956</span>      <span class="keywordtype">int</span> HighOffset = OffsetA &lt; OffsetB ? OffsetB : OffsetA;</div>
<div class="line"><a id="l00957" name="l00957"></a><span class="lineno">  957</span>      <span class="keywordtype">int</span> LowWidth = (LowOffset == OffsetA) ? WidthA : WidthB;</div>
<div class="line"><a id="l00958" name="l00958"></a><span class="lineno">  958</span>      <span class="keywordflow">if</span> (LowOffset + LowWidth &lt;= HighOffset)</div>
<div class="line"><a id="l00959" name="l00959"></a><span class="lineno">  959</span>        <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l00960" name="l00960"></a><span class="lineno">  960</span>    }</div>
<div class="line"><a id="l00961" name="l00961"></a><span class="lineno">  961</span>  }</div>
<div class="line"><a id="l00962" name="l00962"></a><span class="lineno">  962</span>  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00963" name="l00963"></a><span class="lineno">  963</span>}</div>
<div class="line"><a id="l00964" name="l00964"></a><span class="lineno">  964</span> </div>
<div class="line"><a id="l00965" name="l00965"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64InstrInfo.html#ab46fe6f7eb24fe0268c273a28452ecba">  965</a></span><span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AArch64InstrInfo.html#ab46fe6f7eb24fe0268c273a28452ecba">AArch64InstrInfo::isSchedulingBoundary</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l00966" name="l00966"></a><span class="lineno">  966</span>                                            <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB,</div>
<div class="line"><a id="l00967" name="l00967"></a><span class="lineno">  967</span>                                            <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00968" name="l00968"></a><span class="lineno">  968</span>  <span class="keywordflow">if</span> (<a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#ad071e937f4986e51fd3fd54b10888894">TargetInstrInfo::isSchedulingBoundary</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, MBB, MF))</div>
<div class="line"><a id="l00969" name="l00969"></a><span class="lineno">  969</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l00970" name="l00970"></a><span class="lineno">  970</span>  <span class="keywordflow">switch</span> (<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode()) {</div>
<div class="line"><a id="l00971" name="l00971"></a><span class="lineno">  971</span>  <span class="keywordflow">case</span> AArch64::HINT:</div>
<div class="line"><a id="l00972" name="l00972"></a><span class="lineno">  972</span>    <span class="comment">// CSDB hints are scheduling barriers.</span></div>
<div class="line"><a id="l00973" name="l00973"></a><span class="lineno">  973</span>    <span class="keywordflow">if</span> (<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getImm() == 0x14)</div>
<div class="line"><a id="l00974" name="l00974"></a><span class="lineno">  974</span>      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l00975" name="l00975"></a><span class="lineno">  975</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00976" name="l00976"></a><span class="lineno">  976</span>  <span class="keywordflow">case</span> AArch64::DSB:</div>
<div class="line"><a id="l00977" name="l00977"></a><span class="lineno">  977</span>  <span class="keywordflow">case</span> AArch64::ISB:</div>
<div class="line"><a id="l00978" name="l00978"></a><span class="lineno">  978</span>    <span class="comment">// DSB and ISB also are scheduling barriers.</span></div>
<div class="line"><a id="l00979" name="l00979"></a><span class="lineno">  979</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l00980" name="l00980"></a><span class="lineno">  980</span>  <span class="keywordflow">default</span>:;</div>
<div class="line"><a id="l00981" name="l00981"></a><span class="lineno">  981</span>  }</div>
<div class="line"><a id="l00982" name="l00982"></a><span class="lineno">  982</span>  <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1AArch64InstrInfo.html#a52619cc1f9c5c3029a03a6c956b32595">isSEHInstruction</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a id="l00983" name="l00983"></a><span class="lineno">  983</span>}</div>
<div class="line"><a id="l00984" name="l00984"></a><span class="lineno">  984</span><span class="comment"></span> </div>
<div class="line"><a id="l00985" name="l00985"></a><span class="lineno">  985</span><span class="comment">/// analyzeCompare - For a comparison instruction, return the source registers</span></div>
<div class="line"><a id="l00986" name="l00986"></a><span class="lineno">  986</span><span class="comment">/// in SrcReg and SrcReg2, and the value it compares against in CmpValue.</span></div>
<div class="line"><a id="l00987" name="l00987"></a><span class="lineno">  987</span><span class="comment">/// Return true if the comparison instruction can be analyzed.</span></div>
<div class="line"><a id="l00988" name="l00988"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64InstrInfo.html#ae80230a4b9e9f1c100db75b57ef331b2">  988</a></span><span class="comment"></span><span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AArch64InstrInfo.html#ae80230a4b9e9f1c100db75b57ef331b2">AArch64InstrInfo::analyzeCompare</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keywordtype">unsigned</span> &amp;SrcReg,</div>
<div class="line"><a id="l00989" name="l00989"></a><span class="lineno">  989</span>                                      <span class="keywordtype">unsigned</span> &amp;SrcReg2, <span class="keywordtype">int</span> &amp;CmpMask,</div>
<div class="line"><a id="l00990" name="l00990"></a><span class="lineno">  990</span>                                      <span class="keywordtype">int</span> &amp;CmpValue)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00991" name="l00991"></a><span class="lineno">  991</span>  <span class="comment">// The first operand can be a frame index where we&#39;d normally expect a</span></div>
<div class="line"><a id="l00992" name="l00992"></a><span class="lineno">  992</span>  <span class="comment">// register.</span></div>
<div class="line"><a id="l00993" name="l00993"></a><span class="lineno">  993</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getNumOperands() &gt;= 2 &amp;&amp; <span class="stringliteral">&quot;All AArch64 cmps should have 2 operands&quot;</span>);</div>
<div class="line"><a id="l00994" name="l00994"></a><span class="lineno">  994</span>  <span class="keywordflow">if</span> (!<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1).isReg())</div>
<div class="line"><a id="l00995" name="l00995"></a><span class="lineno">  995</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00996" name="l00996"></a><span class="lineno">  996</span> </div>
<div class="line"><a id="l00997" name="l00997"></a><span class="lineno">  997</span>  <span class="keywordflow">switch</span> (<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode()) {</div>
<div class="line"><a id="l00998" name="l00998"></a><span class="lineno">  998</span>  <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l00999" name="l00999"></a><span class="lineno">  999</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01000" name="l01000"></a><span class="lineno"> 1000</span>  <span class="keywordflow">case</span> AArch64::SUBSWrr:</div>
<div class="line"><a id="l01001" name="l01001"></a><span class="lineno"> 1001</span>  <span class="keywordflow">case</span> AArch64::SUBSWrs:</div>
<div class="line"><a id="l01002" name="l01002"></a><span class="lineno"> 1002</span>  <span class="keywordflow">case</span> AArch64::SUBSWrx:</div>
<div class="line"><a id="l01003" name="l01003"></a><span class="lineno"> 1003</span>  <span class="keywordflow">case</span> AArch64::SUBSXrr:</div>
<div class="line"><a id="l01004" name="l01004"></a><span class="lineno"> 1004</span>  <span class="keywordflow">case</span> AArch64::SUBSXrs:</div>
<div class="line"><a id="l01005" name="l01005"></a><span class="lineno"> 1005</span>  <span class="keywordflow">case</span> AArch64::SUBSXrx:</div>
<div class="line"><a id="l01006" name="l01006"></a><span class="lineno"> 1006</span>  <span class="keywordflow">case</span> AArch64::ADDSWrr:</div>
<div class="line"><a id="l01007" name="l01007"></a><span class="lineno"> 1007</span>  <span class="keywordflow">case</span> AArch64::ADDSWrs:</div>
<div class="line"><a id="l01008" name="l01008"></a><span class="lineno"> 1008</span>  <span class="keywordflow">case</span> AArch64::ADDSWrx:</div>
<div class="line"><a id="l01009" name="l01009"></a><span class="lineno"> 1009</span>  <span class="keywordflow">case</span> AArch64::ADDSXrr:</div>
<div class="line"><a id="l01010" name="l01010"></a><span class="lineno"> 1010</span>  <span class="keywordflow">case</span> AArch64::ADDSXrs:</div>
<div class="line"><a id="l01011" name="l01011"></a><span class="lineno"> 1011</span>  <span class="keywordflow">case</span> AArch64::ADDSXrx:</div>
<div class="line"><a id="l01012" name="l01012"></a><span class="lineno"> 1012</span>    <span class="comment">// Replace SUBSWrr with SUBWrr if NZCV is not used.</span></div>
<div class="line"><a id="l01013" name="l01013"></a><span class="lineno"> 1013</span>    SrcReg = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1).getReg();</div>
<div class="line"><a id="l01014" name="l01014"></a><span class="lineno"> 1014</span>    SrcReg2 = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(2).getReg();</div>
<div class="line"><a id="l01015" name="l01015"></a><span class="lineno"> 1015</span>    CmpMask = ~0;</div>
<div class="line"><a id="l01016" name="l01016"></a><span class="lineno"> 1016</span>    CmpValue = 0;</div>
<div class="line"><a id="l01017" name="l01017"></a><span class="lineno"> 1017</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l01018" name="l01018"></a><span class="lineno"> 1018</span>  <span class="keywordflow">case</span> AArch64::SUBSWri:</div>
<div class="line"><a id="l01019" name="l01019"></a><span class="lineno"> 1019</span>  <span class="keywordflow">case</span> AArch64::ADDSWri:</div>
<div class="line"><a id="l01020" name="l01020"></a><span class="lineno"> 1020</span>  <span class="keywordflow">case</span> AArch64::SUBSXri:</div>
<div class="line"><a id="l01021" name="l01021"></a><span class="lineno"> 1021</span>  <span class="keywordflow">case</span> AArch64::ADDSXri:</div>
<div class="line"><a id="l01022" name="l01022"></a><span class="lineno"> 1022</span>    SrcReg = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1).getReg();</div>
<div class="line"><a id="l01023" name="l01023"></a><span class="lineno"> 1023</span>    SrcReg2 = 0;</div>
<div class="line"><a id="l01024" name="l01024"></a><span class="lineno"> 1024</span>    CmpMask = ~0;</div>
<div class="line"><a id="l01025" name="l01025"></a><span class="lineno"> 1025</span>    <span class="comment">// FIXME: In order to convert CmpValue to 0 or 1</span></div>
<div class="line"><a id="l01026" name="l01026"></a><span class="lineno"> 1026</span>    CmpValue = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(2).getImm() != 0;</div>
<div class="line"><a id="l01027" name="l01027"></a><span class="lineno"> 1027</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l01028" name="l01028"></a><span class="lineno"> 1028</span>  <span class="keywordflow">case</span> AArch64::ANDSWri:</div>
<div class="line"><a id="l01029" name="l01029"></a><span class="lineno"> 1029</span>  <span class="keywordflow">case</span> AArch64::ANDSXri:</div>
<div class="line"><a id="l01030" name="l01030"></a><span class="lineno"> 1030</span>    <span class="comment">// ANDS does not use the same encoding scheme as the others xxxS</span></div>
<div class="line"><a id="l01031" name="l01031"></a><span class="lineno"> 1031</span>    <span class="comment">// instructions.</span></div>
<div class="line"><a id="l01032" name="l01032"></a><span class="lineno"> 1032</span>    SrcReg = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1).getReg();</div>
<div class="line"><a id="l01033" name="l01033"></a><span class="lineno"> 1033</span>    SrcReg2 = 0;</div>
<div class="line"><a id="l01034" name="l01034"></a><span class="lineno"> 1034</span>    CmpMask = ~0;</div>
<div class="line"><a id="l01035" name="l01035"></a><span class="lineno"> 1035</span>    <span class="comment">// FIXME:The return val type of decodeLogicalImmediate is uint64_t,</span></div>
<div class="line"><a id="l01036" name="l01036"></a><span class="lineno"> 1036</span>    <span class="comment">// while the type of CmpValue is int. When converting uint64_t to int,</span></div>
<div class="line"><a id="l01037" name="l01037"></a><span class="lineno"> 1037</span>    <span class="comment">// the high 32 bits of uint64_t will be lost.</span></div>
<div class="line"><a id="l01038" name="l01038"></a><span class="lineno"> 1038</span>    <span class="comment">// In fact it causes a bug in spec2006-483.xalancbmk</span></div>
<div class="line"><a id="l01039" name="l01039"></a><span class="lineno"> 1039</span>    <span class="comment">// CmpValue is only used to compare with zero in OptimizeCompareInstr</span></div>
<div class="line"><a id="l01040" name="l01040"></a><span class="lineno"> 1040</span>    CmpValue = <a class="code hl_function" href="namespacellvm_1_1AArch64__AM.html#a1affd6d7e8a280fa6a0b642a6e0734b8">AArch64_AM::decodeLogicalImmediate</a>(</div>
<div class="line"><a id="l01041" name="l01041"></a><span class="lineno"> 1041</span>                   <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(2).getImm(),</div>
<div class="line"><a id="l01042" name="l01042"></a><span class="lineno"> 1042</span>                   <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode() == AArch64::ANDSWri ? 32 : 64) != 0;</div>
<div class="line"><a id="l01043" name="l01043"></a><span class="lineno"> 1043</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l01044" name="l01044"></a><span class="lineno"> 1044</span>  }</div>
<div class="line"><a id="l01045" name="l01045"></a><span class="lineno"> 1045</span> </div>
<div class="line"><a id="l01046" name="l01046"></a><span class="lineno"> 1046</span>  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l01047" name="l01047"></a><span class="lineno"> 1047</span>}</div>
<div class="line"><a id="l01048" name="l01048"></a><span class="lineno"> 1048</span> </div>
<div class="line"><a id="l01049" name="l01049"></a><span class="lineno"><a class="line" href="AArch64InstrInfo_8cpp.html#a77dea00ee37a964ad5edf6072fb35071"> 1049</a></span><span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="AArch64InstrInfo_8cpp.html#a77dea00ee37a964ad5edf6072fb35071">UpdateOperandRegClass</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;Instr) {</div>
<div class="line"><a id="l01050" name="l01050"></a><span class="lineno"> 1050</span>  <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB = Instr.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#a1e855100f407ca4be098d0050be403b0">getParent</a>();</div>
<div class="line"><a id="l01051" name="l01051"></a><span class="lineno"> 1051</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(MBB &amp;&amp; <span class="stringliteral">&quot;Can&#39;t get MachineBasicBlock here&quot;</span>);</div>
<div class="line"><a id="l01052" name="l01052"></a><span class="lineno"> 1052</span>  <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *MF = MBB-&gt;<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#acf6442108e21e7e5379feb8962de65b7">getParent</a>();</div>
<div class="line"><a id="l01053" name="l01053"></a><span class="lineno"> 1053</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(MF &amp;&amp; <span class="stringliteral">&quot;Can&#39;t get MachineFunction here&quot;</span>);</div>
<div class="line"><a id="l01054" name="l01054"></a><span class="lineno"> 1054</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> *<a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a> = MF-&gt;<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a3825368aca2bc1550d173660df4da6a6">getSubtarget</a>().<a class="code hl_function" href="classllvm_1_1TargetSubtargetInfo.html#acd858ed72f11db9444617740c3622608">getInstrInfo</a>();</div>
<div class="line"><a id="l01055" name="l01055"></a><span class="lineno"> 1055</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a> = MF-&gt;<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a3825368aca2bc1550d173660df4da6a6">getSubtarget</a>().<a class="code hl_function" href="classllvm_1_1TargetSubtargetInfo.html#a43c530c830206ecf5ad3359364634c75">getRegisterInfo</a>();</div>
<div class="line"><a id="l01056" name="l01056"></a><span class="lineno"> 1056</span>  <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = &amp;MF-&gt;<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a810234b6b3d223b7c74a4253fcc5ea5e">getRegInfo</a>();</div>
<div class="line"><a id="l01057" name="l01057"></a><span class="lineno"> 1057</span> </div>
<div class="line"><a id="l01058" name="l01058"></a><span class="lineno"> 1058</span>  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> OpIdx = 0, EndIdx = Instr.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#a432824f0975bb863478bf4ef3a5df258">getNumOperands</a>(); OpIdx &lt; EndIdx;</div>
<div class="line"><a id="l01059" name="l01059"></a><span class="lineno"> 1059</span>       ++OpIdx) {</div>
<div class="line"><a id="l01060" name="l01060"></a><span class="lineno"> 1060</span>    <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO = Instr.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ad67c9230577a0b640c52852c75c93939">getOperand</a>(OpIdx);</div>
<div class="line"><a id="l01061" name="l01061"></a><span class="lineno"> 1061</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *OpRegCstraints =</div>
<div class="line"><a id="l01062" name="l01062"></a><span class="lineno"> 1062</span>        Instr.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#af551bfe7ee8756cbe50de3bb97478723">getRegClassConstraint</a>(OpIdx, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>);</div>
<div class="line"><a id="l01063" name="l01063"></a><span class="lineno"> 1063</span> </div>
<div class="line"><a id="l01064" name="l01064"></a><span class="lineno"> 1064</span>    <span class="comment">// If there&#39;s no constraint, there&#39;s nothing to do.</span></div>
<div class="line"><a id="l01065" name="l01065"></a><span class="lineno"> 1065</span>    <span class="keywordflow">if</span> (!OpRegCstraints)</div>
<div class="line"><a id="l01066" name="l01066"></a><span class="lineno"> 1066</span>      <span class="keywordflow">continue</span>;</div>
<div class="line"><a id="l01067" name="l01067"></a><span class="lineno"> 1067</span>    <span class="comment">// If the operand is a frame index, there&#39;s nothing to do here.</span></div>
<div class="line"><a id="l01068" name="l01068"></a><span class="lineno"> 1068</span>    <span class="comment">// A frame index operand will resolve correctly during PEI.</span></div>
<div class="line"><a id="l01069" name="l01069"></a><span class="lineno"> 1069</span>    <span class="keywordflow">if</span> (MO.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ad7213433bd60dc33020246384dc18b9b">isFI</a>())</div>
<div class="line"><a id="l01070" name="l01070"></a><span class="lineno"> 1070</span>      <span class="keywordflow">continue</span>;</div>
<div class="line"><a id="l01071" name="l01071"></a><span class="lineno"> 1071</span> </div>
<div class="line"><a id="l01072" name="l01072"></a><span class="lineno"> 1072</span>    <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(MO.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>() &amp;&amp;</div>
<div class="line"><a id="l01073" name="l01073"></a><span class="lineno"> 1073</span>           <span class="stringliteral">&quot;Operand has register constraints without being a register!&quot;</span>);</div>
<div class="line"><a id="l01074" name="l01074"></a><span class="lineno"> 1074</span> </div>
<div class="line"><a id="l01075" name="l01075"></a><span class="lineno"> 1075</span>    <span class="keywordtype">unsigned</span> Reg = MO.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div>
<div class="line"><a id="l01076" name="l01076"></a><span class="lineno"> 1076</span>    <span class="keywordflow">if</span> (<a class="code hl_function" href="classllvm_1_1TargetRegisterInfo.html#a055858b14215864ed367a8db6c19d6f6">TargetRegisterInfo::isPhysicalRegister</a>(Reg)) {</div>
<div class="line"><a id="l01077" name="l01077"></a><span class="lineno"> 1077</span>      <span class="keywordflow">if</span> (!OpRegCstraints-&gt;<a class="code hl_function" href="classllvm_1_1TargetRegisterClass.html#abd520c7b7939c6d4c37dff9e30e23fc6">contains</a>(Reg))</div>
<div class="line"><a id="l01078" name="l01078"></a><span class="lineno"> 1078</span>        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l01079" name="l01079"></a><span class="lineno"> 1079</span>    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (!OpRegCstraints-&gt;<a class="code hl_function" href="classllvm_1_1TargetRegisterClass.html#a8ea8ce186fc4a70ad542e74d015d84ed">hasSubClassEq</a>(<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>-&gt;getRegClass(Reg)) &amp;&amp;</div>
<div class="line"><a id="l01080" name="l01080"></a><span class="lineno"> 1080</span>               !<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>-&gt;constrainRegClass(Reg, OpRegCstraints))</div>
<div class="line"><a id="l01081" name="l01081"></a><span class="lineno"> 1081</span>      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l01082" name="l01082"></a><span class="lineno"> 1082</span>  }</div>
<div class="line"><a id="l01083" name="l01083"></a><span class="lineno"> 1083</span> </div>
<div class="line"><a id="l01084" name="l01084"></a><span class="lineno"> 1084</span>  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l01085" name="l01085"></a><span class="lineno"> 1085</span>}</div>
<div class="line"><a id="l01086" name="l01086"></a><span class="lineno"> 1086</span><span class="comment"></span> </div>
<div class="line"><a id="l01087" name="l01087"></a><span class="lineno"> 1087</span><span class="comment">/// Return the opcode that does not set flags when possible - otherwise</span></div>
<div class="line"><a id="l01088" name="l01088"></a><span class="lineno"> 1088</span><span class="comment">/// return the original opcode. The caller is responsible to do the actual</span></div>
<div class="line"><a id="l01089" name="l01089"></a><span class="lineno"> 1089</span><span class="comment">/// substitution and legality checking.</span></div>
<div class="line"><a id="l01090" name="l01090"></a><span class="lineno"><a class="line" href="AArch64InstrInfo_8cpp.html#aa3d936cb9197b15ae6b41f8a52592961"> 1090</a></span><span class="comment"></span><span class="keyword">static</span> <span class="keywordtype">unsigned</span> <a class="code hl_function" href="AArch64InstrInfo_8cpp.html#aa3d936cb9197b15ae6b41f8a52592961">convertToNonFlagSettingOpc</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) {</div>
<div class="line"><a id="l01091" name="l01091"></a><span class="lineno"> 1091</span>  <span class="comment">// Don&#39;t convert all compare instructions, because for some the zero register</span></div>
<div class="line"><a id="l01092" name="l01092"></a><span class="lineno"> 1092</span>  <span class="comment">// encoding becomes the sp register.</span></div>
<div class="line"><a id="l01093" name="l01093"></a><span class="lineno"> 1093</span>  <span class="keywordtype">bool</span> MIDefinesZeroReg = <span class="keyword">false</span>;</div>
<div class="line"><a id="l01094" name="l01094"></a><span class="lineno"> 1094</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.definesRegister(AArch64::WZR) || <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.definesRegister(AArch64::XZR))</div>
<div class="line"><a id="l01095" name="l01095"></a><span class="lineno"> 1095</span>    MIDefinesZeroReg = <span class="keyword">true</span>;</div>
<div class="line"><a id="l01096" name="l01096"></a><span class="lineno"> 1096</span> </div>
<div class="line"><a id="l01097" name="l01097"></a><span class="lineno"> 1097</span>  <span class="keywordflow">switch</span> (<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode()) {</div>
<div class="line"><a id="l01098" name="l01098"></a><span class="lineno"> 1098</span>  <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l01099" name="l01099"></a><span class="lineno"> 1099</span>    <span class="keywordflow">return</span> <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode();</div>
<div class="line"><a id="l01100" name="l01100"></a><span class="lineno"> 1100</span>  <span class="keywordflow">case</span> AArch64::ADDSWrr:</div>
<div class="line"><a id="l01101" name="l01101"></a><span class="lineno"> 1101</span>    <span class="keywordflow">return</span> AArch64::ADDWrr;</div>
<div class="line"><a id="l01102" name="l01102"></a><span class="lineno"> 1102</span>  <span class="keywordflow">case</span> AArch64::ADDSWri:</div>
<div class="line"><a id="l01103" name="l01103"></a><span class="lineno"> 1103</span>    <span class="keywordflow">return</span> MIDefinesZeroReg ? AArch64::ADDSWri : AArch64::ADDWri;</div>
<div class="line"><a id="l01104" name="l01104"></a><span class="lineno"> 1104</span>  <span class="keywordflow">case</span> AArch64::ADDSWrs:</div>
<div class="line"><a id="l01105" name="l01105"></a><span class="lineno"> 1105</span>    <span class="keywordflow">return</span> MIDefinesZeroReg ? AArch64::ADDSWrs : AArch64::ADDWrs;</div>
<div class="line"><a id="l01106" name="l01106"></a><span class="lineno"> 1106</span>  <span class="keywordflow">case</span> AArch64::ADDSWrx:</div>
<div class="line"><a id="l01107" name="l01107"></a><span class="lineno"> 1107</span>    <span class="keywordflow">return</span> AArch64::ADDWrx;</div>
<div class="line"><a id="l01108" name="l01108"></a><span class="lineno"> 1108</span>  <span class="keywordflow">case</span> AArch64::ADDSXrr:</div>
<div class="line"><a id="l01109" name="l01109"></a><span class="lineno"> 1109</span>    <span class="keywordflow">return</span> AArch64::ADDXrr;</div>
<div class="line"><a id="l01110" name="l01110"></a><span class="lineno"> 1110</span>  <span class="keywordflow">case</span> AArch64::ADDSXri:</div>
<div class="line"><a id="l01111" name="l01111"></a><span class="lineno"> 1111</span>    <span class="keywordflow">return</span> MIDefinesZeroReg ? AArch64::ADDSXri : AArch64::ADDXri;</div>
<div class="line"><a id="l01112" name="l01112"></a><span class="lineno"> 1112</span>  <span class="keywordflow">case</span> AArch64::ADDSXrs:</div>
<div class="line"><a id="l01113" name="l01113"></a><span class="lineno"> 1113</span>    <span class="keywordflow">return</span> MIDefinesZeroReg ? AArch64::ADDSXrs : AArch64::ADDXrs;</div>
<div class="line"><a id="l01114" name="l01114"></a><span class="lineno"> 1114</span>  <span class="keywordflow">case</span> AArch64::ADDSXrx:</div>
<div class="line"><a id="l01115" name="l01115"></a><span class="lineno"> 1115</span>    <span class="keywordflow">return</span> AArch64::ADDXrx;</div>
<div class="line"><a id="l01116" name="l01116"></a><span class="lineno"> 1116</span>  <span class="keywordflow">case</span> AArch64::SUBSWrr:</div>
<div class="line"><a id="l01117" name="l01117"></a><span class="lineno"> 1117</span>    <span class="keywordflow">return</span> AArch64::SUBWrr;</div>
<div class="line"><a id="l01118" name="l01118"></a><span class="lineno"> 1118</span>  <span class="keywordflow">case</span> AArch64::SUBSWri:</div>
<div class="line"><a id="l01119" name="l01119"></a><span class="lineno"> 1119</span>    <span class="keywordflow">return</span> MIDefinesZeroReg ? AArch64::SUBSWri : AArch64::SUBWri;</div>
<div class="line"><a id="l01120" name="l01120"></a><span class="lineno"> 1120</span>  <span class="keywordflow">case</span> AArch64::SUBSWrs:</div>
<div class="line"><a id="l01121" name="l01121"></a><span class="lineno"> 1121</span>    <span class="keywordflow">return</span> MIDefinesZeroReg ? AArch64::SUBSWrs : AArch64::SUBWrs;</div>
<div class="line"><a id="l01122" name="l01122"></a><span class="lineno"> 1122</span>  <span class="keywordflow">case</span> AArch64::SUBSWrx:</div>
<div class="line"><a id="l01123" name="l01123"></a><span class="lineno"> 1123</span>    <span class="keywordflow">return</span> AArch64::SUBWrx;</div>
<div class="line"><a id="l01124" name="l01124"></a><span class="lineno"> 1124</span>  <span class="keywordflow">case</span> AArch64::SUBSXrr:</div>
<div class="line"><a id="l01125" name="l01125"></a><span class="lineno"> 1125</span>    <span class="keywordflow">return</span> AArch64::SUBXrr;</div>
<div class="line"><a id="l01126" name="l01126"></a><span class="lineno"> 1126</span>  <span class="keywordflow">case</span> AArch64::SUBSXri:</div>
<div class="line"><a id="l01127" name="l01127"></a><span class="lineno"> 1127</span>    <span class="keywordflow">return</span> MIDefinesZeroReg ? AArch64::SUBSXri : AArch64::SUBXri;</div>
<div class="line"><a id="l01128" name="l01128"></a><span class="lineno"> 1128</span>  <span class="keywordflow">case</span> AArch64::SUBSXrs:</div>
<div class="line"><a id="l01129" name="l01129"></a><span class="lineno"> 1129</span>    <span class="keywordflow">return</span> MIDefinesZeroReg ? AArch64::SUBSXrs : AArch64::SUBXrs;</div>
<div class="line"><a id="l01130" name="l01130"></a><span class="lineno"> 1130</span>  <span class="keywordflow">case</span> AArch64::SUBSXrx:</div>
<div class="line"><a id="l01131" name="l01131"></a><span class="lineno"> 1131</span>    <span class="keywordflow">return</span> AArch64::SUBXrx;</div>
<div class="line"><a id="l01132" name="l01132"></a><span class="lineno"> 1132</span>  }</div>
<div class="line"><a id="l01133" name="l01133"></a><span class="lineno"> 1133</span>}</div>
<div class="line"><a id="l01134" name="l01134"></a><span class="lineno"> 1134</span> </div>
<div class="line"><a id="l01135" name="l01135"></a><span class="lineno"><a class="line" href="AArch64InstrInfo_8cpp.html#a317497ce5235c135f0b4d4ab463f1847"> 1135</a></span><span class="keyword">enum</span> <a class="code hl_enumeration" href="AArch64InstrInfo_8cpp.html#a317497ce5235c135f0b4d4ab463f1847">AccessKind</a> { <a class="code hl_enumvalue" href="AArch64InstrInfo_8cpp.html#a317497ce5235c135f0b4d4ab463f1847ad95a443441a0fd8b5fffc844eb6fabc3">AK_Write</a> = 0x01, <a class="code hl_enumvalue" href="AArch64InstrInfo_8cpp.html#a317497ce5235c135f0b4d4ab463f1847af7122e781d4583ad1b055afbfee22794">AK_Read</a> = 0x10, <a class="code hl_enumvalue" href="AArch64InstrInfo_8cpp.html#a317497ce5235c135f0b4d4ab463f1847a4674dbc301d67e19366ba51f76b75720">AK_All</a> = 0x11 };</div>
<div class="line"><a id="l01136" name="l01136"></a><span class="lineno"> 1136</span><span class="comment"></span> </div>
<div class="line"><a id="l01137" name="l01137"></a><span class="lineno"> 1137</span><span class="comment">/// True when condition flags are accessed (either by writing or reading)</span></div>
<div class="line"><a id="l01138" name="l01138"></a><span class="lineno"> 1138</span><span class="comment">/// on the instruction trace starting at From and ending at To.</span></div>
<div class="line"><a id="l01139" name="l01139"></a><span class="lineno"> 1139</span><span class="comment">///</span></div>
<div class="line"><a id="l01140" name="l01140"></a><span class="lineno"> 1140</span><span class="comment">/// Note: If From and To are from different blocks it&#39;s assumed CC are accessed</span></div>
<div class="line"><a id="l01141" name="l01141"></a><span class="lineno"> 1141</span><span class="comment">///       on the path.</span></div>
<div class="line"><a id="l01142" name="l01142"></a><span class="lineno"><a class="line" href="AArch64InstrInfo_8cpp.html#a19a5a038e1b77984ca9710992b68b938"> 1142</a></span><span class="comment"></span><span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="AArch64InstrInfo_8cpp.html#a19a5a038e1b77984ca9710992b68b938">areCFlagsAccessedBetweenInstrs</a>(</div>
<div class="line"><a id="l01143" name="l01143"></a><span class="lineno"> 1143</span>    <a class="code hl_class" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code hl_variable" href="BlockVerifier_8cpp.html#ae45c7d73c0ff5d177b59153ffae77f84">From</a>, <a class="code hl_class" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> To,</div>
<div class="line"><a id="l01144" name="l01144"></a><span class="lineno"> 1144</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, <span class="keyword">const</span> <a class="code hl_enumeration" href="AArch64InstrInfo_8cpp.html#a317497ce5235c135f0b4d4ab463f1847">AccessKind</a> AccessToCheck = <a class="code hl_enumvalue" href="AArch64InstrInfo_8cpp.html#a317497ce5235c135f0b4d4ab463f1847a4674dbc301d67e19366ba51f76b75720">AK_All</a>) {</div>
<div class="line"><a id="l01145" name="l01145"></a><span class="lineno"> 1145</span>  <span class="comment">// Early exit if To is at the beginning of the BB.</span></div>
<div class="line"><a id="l01146" name="l01146"></a><span class="lineno"> 1146</span>  <span class="keywordflow">if</span> (To == To-&gt;getParent()-&gt;begin())</div>
<div class="line"><a id="l01147" name="l01147"></a><span class="lineno"> 1147</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l01148" name="l01148"></a><span class="lineno"> 1148</span> </div>
<div class="line"><a id="l01149" name="l01149"></a><span class="lineno"> 1149</span>  <span class="comment">// Check whether the instructions are in the same basic block</span></div>
<div class="line"><a id="l01150" name="l01150"></a><span class="lineno"> 1150</span>  <span class="comment">// If not, assume the condition flags might get modified somewhere.</span></div>
<div class="line"><a id="l01151" name="l01151"></a><span class="lineno"> 1151</span>  <span class="keywordflow">if</span> (To-&gt;getParent() != <a class="code hl_variable" href="BlockVerifier_8cpp.html#ae45c7d73c0ff5d177b59153ffae77f84">From</a>-&gt;getParent())</div>
<div class="line"><a id="l01152" name="l01152"></a><span class="lineno"> 1152</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l01153" name="l01153"></a><span class="lineno"> 1153</span> </div>
<div class="line"><a id="l01154" name="l01154"></a><span class="lineno"> 1154</span>  <span class="comment">// From must be above To.</span></div>
<div class="line"><a id="l01155" name="l01155"></a><span class="lineno"> 1155</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(std::find_if(++To.<a class="code hl_function" href="classllvm_1_1MachineInstrBundleIterator.html#a13dd64c40d9f175e578ade3ef60ea351">getReverse</a>(), To-&gt;getParent()-&gt;rend(),</div>
<div class="line"><a id="l01156" name="l01156"></a><span class="lineno"> 1156</span>                      [<a class="code hl_variable" href="BlockVerifier_8cpp.html#ae45c7d73c0ff5d177b59153ffae77f84">From</a>](<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) {</div>
<div class="line"><a id="l01157" name="l01157"></a><span class="lineno"> 1157</span>                        return MI.getIterator() == From;</div>
<div class="line"><a id="l01158" name="l01158"></a><span class="lineno"> 1158</span>                      }) != To-&gt;getParent()-&gt;rend());</div>
<div class="line"><a id="l01159" name="l01159"></a><span class="lineno"> 1159</span> </div>
<div class="line"><a id="l01160" name="l01160"></a><span class="lineno"> 1160</span>  <span class="comment">// We iterate backward starting \p To until we hit \p From.</span></div>
<div class="line"><a id="l01161" name="l01161"></a><span class="lineno"> 1161</span>  <span class="keywordflow">for</span> (--To; To != <a class="code hl_variable" href="BlockVerifier_8cpp.html#ae45c7d73c0ff5d177b59153ffae77f84">From</a>; --To) {</div>
<div class="line"><a id="l01162" name="l01162"></a><span class="lineno"> 1162</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;Instr = *To;</div>
<div class="line"><a id="l01163" name="l01163"></a><span class="lineno"> 1163</span> </div>
<div class="line"><a id="l01164" name="l01164"></a><span class="lineno"> 1164</span>    <span class="keywordflow">if</span> (((AccessToCheck &amp; <a class="code hl_enumvalue" href="AArch64InstrInfo_8cpp.html#a317497ce5235c135f0b4d4ab463f1847ad95a443441a0fd8b5fffc844eb6fabc3">AK_Write</a>) &amp;&amp;</div>
<div class="line"><a id="l01165" name="l01165"></a><span class="lineno"> 1165</span>         Instr.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#a5b682875d40f854297e64e661ab7d0e5">modifiesRegister</a>(AArch64::NZCV, <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>)) ||</div>
<div class="line"><a id="l01166" name="l01166"></a><span class="lineno"> 1166</span>        ((AccessToCheck &amp; <a class="code hl_enumvalue" href="AArch64InstrInfo_8cpp.html#a317497ce5235c135f0b4d4ab463f1847af7122e781d4583ad1b055afbfee22794">AK_Read</a>) &amp;&amp; Instr.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#a6878ab58973ee157b7fdc2ca4cfff886">readsRegister</a>(AArch64::NZCV, <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>)))</div>
<div class="line"><a id="l01167" name="l01167"></a><span class="lineno"> 1167</span>      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l01168" name="l01168"></a><span class="lineno"> 1168</span>  }</div>
<div class="line"><a id="l01169" name="l01169"></a><span class="lineno"> 1169</span>  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l01170" name="l01170"></a><span class="lineno"> 1170</span>}</div>
<div class="line"><a id="l01171" name="l01171"></a><span class="lineno"> 1171</span><span class="comment"></span> </div>
<div class="line"><a id="l01172" name="l01172"></a><span class="lineno"> 1172</span><span class="comment">/// Try to optimize a compare instruction. A compare instruction is an</span></div>
<div class="line"><a id="l01173" name="l01173"></a><span class="lineno"> 1173</span><span class="comment">/// instruction which produces AArch64::NZCV. It can be truly compare</span></div>
<div class="line"><a id="l01174" name="l01174"></a><span class="lineno"> 1174</span><span class="comment">/// instruction</span></div>
<div class="line"><a id="l01175" name="l01175"></a><span class="lineno"> 1175</span><span class="comment">/// when there are no uses of its destination register.</span></div>
<div class="line"><a id="l01176" name="l01176"></a><span class="lineno"> 1176</span><span class="comment">///</span></div>
<div class="line"><a id="l01177" name="l01177"></a><span class="lineno"> 1177</span><span class="comment">/// The following steps are tried in order:</span></div>
<div class="line"><a id="l01178" name="l01178"></a><span class="lineno"> 1178</span><span class="comment">/// 1. Convert CmpInstr into an unconditional version.</span></div>
<div class="line"><a id="l01179" name="l01179"></a><span class="lineno"> 1179</span><span class="comment">/// 2. Remove CmpInstr if above there is an instruction producing a needed</span></div>
<div class="line"><a id="l01180" name="l01180"></a><span class="lineno"> 1180</span><span class="comment">///    condition code or an instruction which can be converted into such an</span></div>
<div class="line"><a id="l01181" name="l01181"></a><span class="lineno"> 1181</span><span class="comment">///    instruction.</span></div>
<div class="line"><a id="l01182" name="l01182"></a><span class="lineno"> 1182</span><span class="comment">///    Only comparison with zero is supported.</span></div>
<div class="line"><a id="l01183" name="l01183"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64InstrInfo.html#a3cab32a9230ae7c8600e56e739e0ebe6"> 1183</a></span><span class="comment"></span><span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AArch64InstrInfo.html#a3cab32a9230ae7c8600e56e739e0ebe6">AArch64InstrInfo::optimizeCompareInstr</a>(</div>
<div class="line"><a id="l01184" name="l01184"></a><span class="lineno"> 1184</span>    <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;CmpInstr, <span class="keywordtype">unsigned</span> SrcReg, <span class="keywordtype">unsigned</span> SrcReg2, <span class="keywordtype">int</span> CmpMask,</div>
<div class="line"><a id="l01185" name="l01185"></a><span class="lineno"> 1185</span>    <span class="keywordtype">int</span> CmpValue, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01186" name="l01186"></a><span class="lineno"> 1186</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(CmpInstr.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#a1e855100f407ca4be098d0050be403b0">getParent</a>());</div>
<div class="line"><a id="l01187" name="l01187"></a><span class="lineno"> 1187</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a id="l01188" name="l01188"></a><span class="lineno"> 1188</span> </div>
<div class="line"><a id="l01189" name="l01189"></a><span class="lineno"> 1189</span>  <span class="comment">// Replace SUBSWrr with SUBWrr if NZCV is not used.</span></div>
<div class="line"><a id="l01190" name="l01190"></a><span class="lineno"> 1190</span>  <span class="keywordtype">int</span> DeadNZCVIdx = CmpInstr.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#a02e5b1bec00ecb94815acf800825561c">findRegisterDefOperandIdx</a>(AArch64::NZCV, <span class="keyword">true</span>);</div>
<div class="line"><a id="l01191" name="l01191"></a><span class="lineno"> 1191</span>  <span class="keywordflow">if</span> (DeadNZCVIdx != -1) {</div>
<div class="line"><a id="l01192" name="l01192"></a><span class="lineno"> 1192</span>    <span class="keywordflow">if</span> (CmpInstr.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ae66f54b7eb4e3996095b73c4a2d8eada">definesRegister</a>(AArch64::WZR) ||</div>
<div class="line"><a id="l01193" name="l01193"></a><span class="lineno"> 1193</span>        CmpInstr.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ae66f54b7eb4e3996095b73c4a2d8eada">definesRegister</a>(AArch64::XZR)) {</div>
<div class="line"><a id="l01194" name="l01194"></a><span class="lineno"> 1194</span>      CmpInstr.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div>
<div class="line"><a id="l01195" name="l01195"></a><span class="lineno"> 1195</span>      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l01196" name="l01196"></a><span class="lineno"> 1196</span>    }</div>
<div class="line"><a id="l01197" name="l01197"></a><span class="lineno"> 1197</span>    <span class="keywordtype">unsigned</span> Opc = CmpInstr.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>();</div>
<div class="line"><a id="l01198" name="l01198"></a><span class="lineno"> 1198</span>    <span class="keywordtype">unsigned</span> NewOpc = <a class="code hl_function" href="AArch64InstrInfo_8cpp.html#aa3d936cb9197b15ae6b41f8a52592961">convertToNonFlagSettingOpc</a>(CmpInstr);</div>
<div class="line"><a id="l01199" name="l01199"></a><span class="lineno"> 1199</span>    <span class="keywordflow">if</span> (NewOpc == Opc)</div>
<div class="line"><a id="l01200" name="l01200"></a><span class="lineno"> 1200</span>      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l01201" name="l01201"></a><span class="lineno"> 1201</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;MCID = get(NewOpc);</div>
<div class="line"><a id="l01202" name="l01202"></a><span class="lineno"> 1202</span>    CmpInstr.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#a1ecb35298bc4d1fe03997959e1210c87">setDesc</a>(MCID);</div>
<div class="line"><a id="l01203" name="l01203"></a><span class="lineno"> 1203</span>    CmpInstr.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#a58fb7c99a3300f341e23893f999d35f3">RemoveOperand</a>(DeadNZCVIdx);</div>
<div class="line"><a id="l01204" name="l01204"></a><span class="lineno"> 1204</span>    <span class="keywordtype">bool</span> succeeded = <a class="code hl_function" href="AArch64InstrInfo_8cpp.html#a77dea00ee37a964ad5edf6072fb35071">UpdateOperandRegClass</a>(CmpInstr);</div>
<div class="line"><a id="l01205" name="l01205"></a><span class="lineno"> 1205</span>    (void)succeeded;</div>
<div class="line"><a id="l01206" name="l01206"></a><span class="lineno"> 1206</span>    <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(succeeded &amp;&amp; <span class="stringliteral">&quot;Some operands reg class are incompatible!&quot;</span>);</div>
<div class="line"><a id="l01207" name="l01207"></a><span class="lineno"> 1207</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l01208" name="l01208"></a><span class="lineno"> 1208</span>  }</div>
<div class="line"><a id="l01209" name="l01209"></a><span class="lineno"> 1209</span> </div>
<div class="line"><a id="l01210" name="l01210"></a><span class="lineno"> 1210</span>  <span class="comment">// Continue only if we have a &quot;ri&quot; where immediate is zero.</span></div>
<div class="line"><a id="l01211" name="l01211"></a><span class="lineno"> 1211</span>  <span class="comment">// FIXME:CmpValue has already been converted to 0 or 1 in analyzeCompare</span></div>
<div class="line"><a id="l01212" name="l01212"></a><span class="lineno"> 1212</span>  <span class="comment">// function.</span></div>
<div class="line"><a id="l01213" name="l01213"></a><span class="lineno"> 1213</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>((CmpValue == 0 || CmpValue == 1) &amp;&amp; <span class="stringliteral">&quot;CmpValue must be 0 or 1!&quot;</span>);</div>
<div class="line"><a id="l01214" name="l01214"></a><span class="lineno"> 1214</span>  <span class="keywordflow">if</span> (CmpValue != 0 || SrcReg2 != 0)</div>
<div class="line"><a id="l01215" name="l01215"></a><span class="lineno"> 1215</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l01216" name="l01216"></a><span class="lineno"> 1216</span> </div>
<div class="line"><a id="l01217" name="l01217"></a><span class="lineno"> 1217</span>  <span class="comment">// CmpInstr is a Compare instruction if destination register is not used.</span></div>
<div class="line"><a id="l01218" name="l01218"></a><span class="lineno"> 1218</span>  <span class="keywordflow">if</span> (!<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>-&gt;use_nodbg_empty(CmpInstr.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ad67c9230577a0b640c52852c75c93939">getOperand</a>(0).<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>()))</div>
<div class="line"><a id="l01219" name="l01219"></a><span class="lineno"> 1219</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l01220" name="l01220"></a><span class="lineno"> 1220</span> </div>
<div class="line"><a id="l01221" name="l01221"></a><span class="lineno"> 1221</span>  <span class="keywordflow">return</span> substituteCmpToZero(CmpInstr, SrcReg, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a id="l01222" name="l01222"></a><span class="lineno"> 1222</span>}</div>
<div class="line"><a id="l01223" name="l01223"></a><span class="lineno"> 1223</span><span class="comment"></span> </div>
<div class="line"><a id="l01224" name="l01224"></a><span class="lineno"> 1224</span><span class="comment">/// Get opcode of S version of Instr.</span></div>
<div class="line"><a id="l01225" name="l01225"></a><span class="lineno"> 1225</span><span class="comment">/// If Instr is S version its opcode is returned.</span></div>
<div class="line"><a id="l01226" name="l01226"></a><span class="lineno"> 1226</span><span class="comment">/// AArch64::INSTRUCTION_LIST_END is returned if Instr does not have S version</span></div>
<div class="line"><a id="l01227" name="l01227"></a><span class="lineno"> 1227</span><span class="comment">/// or we are not interested in it.</span></div>
<div class="line"><a id="l01228" name="l01228"></a><span class="lineno"><a class="line" href="AArch64InstrInfo_8cpp.html#a30270b20b168cbb68c654812dd91db96"> 1228</a></span><span class="comment"></span><span class="keyword">static</span> <span class="keywordtype">unsigned</span> <a class="code hl_function" href="AArch64InstrInfo_8cpp.html#a30270b20b168cbb68c654812dd91db96">sForm</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;Instr) {</div>
<div class="line"><a id="l01229" name="l01229"></a><span class="lineno"> 1229</span>  <span class="keywordflow">switch</span> (Instr.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>()) {</div>
<div class="line"><a id="l01230" name="l01230"></a><span class="lineno"> 1230</span>  <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l01231" name="l01231"></a><span class="lineno"> 1231</span>    <span class="keywordflow">return</span> AArch64::INSTRUCTION_LIST_END;</div>
<div class="line"><a id="l01232" name="l01232"></a><span class="lineno"> 1232</span> </div>
<div class="line"><a id="l01233" name="l01233"></a><span class="lineno"> 1233</span>  <span class="keywordflow">case</span> AArch64::ADDSWrr:</div>
<div class="line"><a id="l01234" name="l01234"></a><span class="lineno"> 1234</span>  <span class="keywordflow">case</span> AArch64::ADDSWri:</div>
<div class="line"><a id="l01235" name="l01235"></a><span class="lineno"> 1235</span>  <span class="keywordflow">case</span> AArch64::ADDSXrr:</div>
<div class="line"><a id="l01236" name="l01236"></a><span class="lineno"> 1236</span>  <span class="keywordflow">case</span> AArch64::ADDSXri:</div>
<div class="line"><a id="l01237" name="l01237"></a><span class="lineno"> 1237</span>  <span class="keywordflow">case</span> AArch64::SUBSWrr:</div>
<div class="line"><a id="l01238" name="l01238"></a><span class="lineno"> 1238</span>  <span class="keywordflow">case</span> AArch64::SUBSWri:</div>
<div class="line"><a id="l01239" name="l01239"></a><span class="lineno"> 1239</span>  <span class="keywordflow">case</span> AArch64::SUBSXrr:</div>
<div class="line"><a id="l01240" name="l01240"></a><span class="lineno"> 1240</span>  <span class="keywordflow">case</span> AArch64::SUBSXri:</div>
<div class="line"><a id="l01241" name="l01241"></a><span class="lineno"> 1241</span>    <span class="keywordflow">return</span> Instr.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>();</div>
<div class="line"><a id="l01242" name="l01242"></a><span class="lineno"> 1242</span> </div>
<div class="line"><a id="l01243" name="l01243"></a><span class="lineno"> 1243</span>  <span class="keywordflow">case</span> AArch64::ADDWrr:</div>
<div class="line"><a id="l01244" name="l01244"></a><span class="lineno"> 1244</span>    <span class="keywordflow">return</span> AArch64::ADDSWrr;</div>
<div class="line"><a id="l01245" name="l01245"></a><span class="lineno"> 1245</span>  <span class="keywordflow">case</span> AArch64::ADDWri:</div>
<div class="line"><a id="l01246" name="l01246"></a><span class="lineno"> 1246</span>    <span class="keywordflow">return</span> AArch64::ADDSWri;</div>
<div class="line"><a id="l01247" name="l01247"></a><span class="lineno"> 1247</span>  <span class="keywordflow">case</span> AArch64::ADDXrr:</div>
<div class="line"><a id="l01248" name="l01248"></a><span class="lineno"> 1248</span>    <span class="keywordflow">return</span> AArch64::ADDSXrr;</div>
<div class="line"><a id="l01249" name="l01249"></a><span class="lineno"> 1249</span>  <span class="keywordflow">case</span> AArch64::ADDXri:</div>
<div class="line"><a id="l01250" name="l01250"></a><span class="lineno"> 1250</span>    <span class="keywordflow">return</span> AArch64::ADDSXri;</div>
<div class="line"><a id="l01251" name="l01251"></a><span class="lineno"> 1251</span>  <span class="keywordflow">case</span> AArch64::ADCWr:</div>
<div class="line"><a id="l01252" name="l01252"></a><span class="lineno"> 1252</span>    <span class="keywordflow">return</span> AArch64::ADCSWr;</div>
<div class="line"><a id="l01253" name="l01253"></a><span class="lineno"> 1253</span>  <span class="keywordflow">case</span> AArch64::ADCXr:</div>
<div class="line"><a id="l01254" name="l01254"></a><span class="lineno"> 1254</span>    <span class="keywordflow">return</span> AArch64::ADCSXr;</div>
<div class="line"><a id="l01255" name="l01255"></a><span class="lineno"> 1255</span>  <span class="keywordflow">case</span> AArch64::SUBWrr:</div>
<div class="line"><a id="l01256" name="l01256"></a><span class="lineno"> 1256</span>    <span class="keywordflow">return</span> AArch64::SUBSWrr;</div>
<div class="line"><a id="l01257" name="l01257"></a><span class="lineno"> 1257</span>  <span class="keywordflow">case</span> AArch64::SUBWri:</div>
<div class="line"><a id="l01258" name="l01258"></a><span class="lineno"> 1258</span>    <span class="keywordflow">return</span> AArch64::SUBSWri;</div>
<div class="line"><a id="l01259" name="l01259"></a><span class="lineno"> 1259</span>  <span class="keywordflow">case</span> AArch64::SUBXrr:</div>
<div class="line"><a id="l01260" name="l01260"></a><span class="lineno"> 1260</span>    <span class="keywordflow">return</span> AArch64::SUBSXrr;</div>
<div class="line"><a id="l01261" name="l01261"></a><span class="lineno"> 1261</span>  <span class="keywordflow">case</span> AArch64::SUBXri:</div>
<div class="line"><a id="l01262" name="l01262"></a><span class="lineno"> 1262</span>    <span class="keywordflow">return</span> AArch64::SUBSXri;</div>
<div class="line"><a id="l01263" name="l01263"></a><span class="lineno"> 1263</span>  <span class="keywordflow">case</span> AArch64::SBCWr:</div>
<div class="line"><a id="l01264" name="l01264"></a><span class="lineno"> 1264</span>    <span class="keywordflow">return</span> AArch64::SBCSWr;</div>
<div class="line"><a id="l01265" name="l01265"></a><span class="lineno"> 1265</span>  <span class="keywordflow">case</span> AArch64::SBCXr:</div>
<div class="line"><a id="l01266" name="l01266"></a><span class="lineno"> 1266</span>    <span class="keywordflow">return</span> AArch64::SBCSXr;</div>
<div class="line"><a id="l01267" name="l01267"></a><span class="lineno"> 1267</span>  <span class="keywordflow">case</span> AArch64::ANDWri:</div>
<div class="line"><a id="l01268" name="l01268"></a><span class="lineno"> 1268</span>    <span class="keywordflow">return</span> AArch64::ANDSWri;</div>
<div class="line"><a id="l01269" name="l01269"></a><span class="lineno"> 1269</span>  <span class="keywordflow">case</span> AArch64::ANDXri:</div>
<div class="line"><a id="l01270" name="l01270"></a><span class="lineno"> 1270</span>    <span class="keywordflow">return</span> AArch64::ANDSXri;</div>
<div class="line"><a id="l01271" name="l01271"></a><span class="lineno"> 1271</span>  }</div>
<div class="line"><a id="l01272" name="l01272"></a><span class="lineno"> 1272</span>}</div>
<div class="line"><a id="l01273" name="l01273"></a><span class="lineno"> 1273</span><span class="comment"></span> </div>
<div class="line"><a id="l01274" name="l01274"></a><span class="lineno"> 1274</span><span class="comment">/// Check if AArch64::NZCV should be alive in successors of MBB.</span></div>
<div class="line"><a id="l01275" name="l01275"></a><span class="lineno"><a class="line" href="AArch64InstrInfo_8cpp.html#a4cda772a3ad81eb1c74f655a01894b9e"> 1275</a></span><span class="comment"></span><span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="AArch64InstrInfo_8cpp.html#a4cda772a3ad81eb1c74f655a01894b9e">areCFlagsAliveInSuccessors</a>(<a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB) {</div>
<div class="line"><a id="l01276" name="l01276"></a><span class="lineno"> 1276</span>  <span class="keywordflow">for</span> (<span class="keyword">auto</span> *BB : MBB-&gt;<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#ad88ff1529541fb4e243cc8ed90b11131">successors</a>())</div>
<div class="line"><a id="l01277" name="l01277"></a><span class="lineno"> 1277</span>    <span class="keywordflow">if</span> (BB-&gt;isLiveIn(AArch64::NZCV))</div>
<div class="line"><a id="l01278" name="l01278"></a><span class="lineno"> 1278</span>      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l01279" name="l01279"></a><span class="lineno"> 1279</span>  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l01280" name="l01280"></a><span class="lineno"> 1280</span>}</div>
<div class="line"><a id="l01281" name="l01281"></a><span class="lineno"> 1281</span> </div>
<div class="line"><a id="l01282" name="l01282"></a><span class="lineno"> 1282</span><span class="keyword">namespace </span>{</div>
<div class="line"><a id="l01283" name="l01283"></a><span class="lineno"> 1283</span> </div>
<div class="line"><a id="l01284" name="l01284"></a><span class="lineno"> 1284</span><span class="keyword">struct </span>UsedNZCV {</div>
<div class="line"><a id="l01285" name="l01285"></a><span class="lineno"> 1285</span>  <span class="keywordtype">bool</span> <a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a> = <span class="keyword">false</span>;</div>
<div class="line"><a id="l01286" name="l01286"></a><span class="lineno"> 1286</span>  <span class="keywordtype">bool</span> <a class="code hl_enumvalue" href="namespacellvm.html#aa100a124c9d33561b0950011928aae00a21c2e59531c8710156d34a3c30ac81d5">Z</a> = <span class="keyword">false</span>;</div>
<div class="line"><a id="l01287" name="l01287"></a><span class="lineno"> 1287</span>  <span class="keywordtype">bool</span> <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a694d9607a781d330039787de0726acc0">C</a> = <span class="keyword">false</span>;</div>
<div class="line"><a id="l01288" name="l01288"></a><span class="lineno"> 1288</span>  <span class="keywordtype">bool</span> V = <span class="keyword">false</span>;</div>
<div class="line"><a id="l01289" name="l01289"></a><span class="lineno"> 1289</span> </div>
<div class="line"><a id="l01290" name="l01290"></a><span class="lineno"> 1290</span>  UsedNZCV() = <span class="keywordflow">default</span>;</div>
<div class="line"><a id="l01291" name="l01291"></a><span class="lineno"> 1291</span> </div>
<div class="line"><a id="l01292" name="l01292"></a><span class="lineno"> 1292</span>  UsedNZCV &amp;<a class="code hl_function" href="namespacellvm.html#ad4a8206f2068cba6fb0ab21fb5c5e7e2">operator|=</a>(<span class="keyword">const</span> UsedNZCV &amp;UsedFlags) {</div>
<div class="line"><a id="l01293" name="l01293"></a><span class="lineno"> 1293</span>    this-&gt;N |= UsedFlags.N;</div>
<div class="line"><a id="l01294" name="l01294"></a><span class="lineno"> 1294</span>    this-&gt;Z |= UsedFlags.Z;</div>
<div class="line"><a id="l01295" name="l01295"></a><span class="lineno"> 1295</span>    this-&gt;C |= UsedFlags.C;</div>
<div class="line"><a id="l01296" name="l01296"></a><span class="lineno"> 1296</span>    this-&gt;V |= UsedFlags.V;</div>
<div class="line"><a id="l01297" name="l01297"></a><span class="lineno"> 1297</span>    <span class="keywordflow">return</span> *<span class="keyword">this</span>;</div>
<div class="line"><a id="l01298" name="l01298"></a><span class="lineno"> 1298</span>  }</div>
<div class="line"><a id="l01299" name="l01299"></a><span class="lineno"> 1299</span>};</div>
<div class="line"><a id="l01300" name="l01300"></a><span class="lineno"> 1300</span> </div>
<div class="line"><a id="l01301" name="l01301"></a><span class="lineno"> 1301</span>} <span class="comment">// end anonymous namespace</span></div>
<div class="line"><a id="l01302" name="l01302"></a><span class="lineno"> 1302</span><span class="comment"></span> </div>
<div class="line"><a id="l01303" name="l01303"></a><span class="lineno"> 1303</span><span class="comment">/// Find a condition code used by the instruction.</span></div>
<div class="line"><a id="l01304" name="l01304"></a><span class="lineno"> 1304</span><span class="comment">/// Returns AArch64CC::Invalid if either the instruction does not use condition</span></div>
<div class="line"><a id="l01305" name="l01305"></a><span class="lineno"> 1305</span><span class="comment">/// codes or we don&#39;t optimize CmpInstr in the presence of such instructions.</span></div>
<div class="line"><a id="l01306" name="l01306"></a><span class="lineno"><a class="line" href="AArch64InstrInfo_8cpp.html#a088e2740f3c34806eb6ecdf02a03a958"> 1306</a></span><span class="comment"></span><span class="keyword">static</span> <a class="code hl_enumeration" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a> <a class="code hl_function" href="AArch64InstrInfo_8cpp.html#a088e2740f3c34806eb6ecdf02a03a958">findCondCodeUsedByInstr</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;Instr) {</div>
<div class="line"><a id="l01307" name="l01307"></a><span class="lineno"> 1307</span>  <span class="keywordflow">switch</span> (Instr.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>()) {</div>
<div class="line"><a id="l01308" name="l01308"></a><span class="lineno"> 1308</span>  <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l01309" name="l01309"></a><span class="lineno"> 1309</span>    <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28aef225b7df5953a2942e07071d0013eb0">AArch64CC::Invalid</a>;</div>
<div class="line"><a id="l01310" name="l01310"></a><span class="lineno"> 1310</span> </div>
<div class="line"><a id="l01311" name="l01311"></a><span class="lineno"> 1311</span>  <span class="keywordflow">case</span> AArch64::Bcc: {</div>
<div class="line"><a id="l01312" name="l01312"></a><span class="lineno"> 1312</span>    <span class="keywordtype">int</span> <a class="code hl_variable" href="DeadArgumentElimination_8cpp.html#a39a491a969849f634027f20be70a5c57">Idx</a> = Instr.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#a1f8ef33a0bc845d2d8c504812973d7b8">findRegisterUseOperandIdx</a>(AArch64::NZCV);</div>
<div class="line"><a id="l01313" name="l01313"></a><span class="lineno"> 1313</span>    <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_variable" href="DeadArgumentElimination_8cpp.html#a39a491a969849f634027f20be70a5c57">Idx</a> &gt;= 2);</div>
<div class="line"><a id="l01314" name="l01314"></a><span class="lineno"> 1314</span>    <span class="keywordflow">return</span> <span class="keyword">static_cast&lt;</span><a class="code hl_enumeration" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a><span class="keyword">&gt;</span>(Instr.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ad67c9230577a0b640c52852c75c93939">getOperand</a>(<a class="code hl_variable" href="DeadArgumentElimination_8cpp.html#a39a491a969849f634027f20be70a5c57">Idx</a> - 2).<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>());</div>
<div class="line"><a id="l01315" name="l01315"></a><span class="lineno"> 1315</span>  }</div>
<div class="line"><a id="l01316" name="l01316"></a><span class="lineno"> 1316</span> </div>
<div class="line"><a id="l01317" name="l01317"></a><span class="lineno"> 1317</span>  <span class="keywordflow">case</span> AArch64::CSINVWr:</div>
<div class="line"><a id="l01318" name="l01318"></a><span class="lineno"> 1318</span>  <span class="keywordflow">case</span> AArch64::CSINVXr:</div>
<div class="line"><a id="l01319" name="l01319"></a><span class="lineno"> 1319</span>  <span class="keywordflow">case</span> AArch64::CSINCWr:</div>
<div class="line"><a id="l01320" name="l01320"></a><span class="lineno"> 1320</span>  <span class="keywordflow">case</span> AArch64::CSINCXr:</div>
<div class="line"><a id="l01321" name="l01321"></a><span class="lineno"> 1321</span>  <span class="keywordflow">case</span> AArch64::CSELWr:</div>
<div class="line"><a id="l01322" name="l01322"></a><span class="lineno"> 1322</span>  <span class="keywordflow">case</span> AArch64::CSELXr:</div>
<div class="line"><a id="l01323" name="l01323"></a><span class="lineno"> 1323</span>  <span class="keywordflow">case</span> AArch64::CSNEGWr:</div>
<div class="line"><a id="l01324" name="l01324"></a><span class="lineno"> 1324</span>  <span class="keywordflow">case</span> AArch64::CSNEGXr:</div>
<div class="line"><a id="l01325" name="l01325"></a><span class="lineno"> 1325</span>  <span class="keywordflow">case</span> AArch64::FCSELSrrr:</div>
<div class="line"><a id="l01326" name="l01326"></a><span class="lineno"> 1326</span>  <span class="keywordflow">case</span> AArch64::FCSELDrrr: {</div>
<div class="line"><a id="l01327" name="l01327"></a><span class="lineno"> 1327</span>    <span class="keywordtype">int</span> <a class="code hl_variable" href="DeadArgumentElimination_8cpp.html#a39a491a969849f634027f20be70a5c57">Idx</a> = Instr.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#a1f8ef33a0bc845d2d8c504812973d7b8">findRegisterUseOperandIdx</a>(AArch64::NZCV);</div>
<div class="line"><a id="l01328" name="l01328"></a><span class="lineno"> 1328</span>    <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_variable" href="DeadArgumentElimination_8cpp.html#a39a491a969849f634027f20be70a5c57">Idx</a> &gt;= 1);</div>
<div class="line"><a id="l01329" name="l01329"></a><span class="lineno"> 1329</span>    <span class="keywordflow">return</span> <span class="keyword">static_cast&lt;</span><a class="code hl_enumeration" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a><span class="keyword">&gt;</span>(Instr.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ad67c9230577a0b640c52852c75c93939">getOperand</a>(<a class="code hl_variable" href="DeadArgumentElimination_8cpp.html#a39a491a969849f634027f20be70a5c57">Idx</a> - 1).<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>());</div>
<div class="line"><a id="l01330" name="l01330"></a><span class="lineno"> 1330</span>  }</div>
<div class="line"><a id="l01331" name="l01331"></a><span class="lineno"> 1331</span>  }</div>
<div class="line"><a id="l01332" name="l01332"></a><span class="lineno"> 1332</span>}</div>
<div class="line"><a id="l01333" name="l01333"></a><span class="lineno"> 1333</span> </div>
<div class="line"><a id="l01334" name="l01334"></a><span class="lineno"><a class="line" href="AArch64InstrInfo_8cpp.html#a833c45aff4e26b616764ec936994bf45"> 1334</a></span><span class="keyword">static</span> UsedNZCV <a class="code hl_function" href="AArch64InstrInfo_8cpp.html#a833c45aff4e26b616764ec936994bf45">getUsedNZCV</a>(<a class="code hl_enumeration" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a> CC) {</div>
<div class="line"><a id="l01335" name="l01335"></a><span class="lineno"> 1335</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(CC != <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28aef225b7df5953a2942e07071d0013eb0">AArch64CC::Invalid</a>);</div>
<div class="line"><a id="l01336" name="l01336"></a><span class="lineno"> 1336</span>  UsedNZCV UsedFlags;</div>
<div class="line"><a id="l01337" name="l01337"></a><span class="lineno"> 1337</span>  <span class="keywordflow">switch</span> (CC) {</div>
<div class="line"><a id="l01338" name="l01338"></a><span class="lineno"> 1338</span>  <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l01339" name="l01339"></a><span class="lineno"> 1339</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01340" name="l01340"></a><span class="lineno"> 1340</span> </div>
<div class="line"><a id="l01341" name="l01341"></a><span class="lineno"> 1341</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a756347c46f7abfa1e1fefcc39502c680">AArch64CC::EQ</a>: <span class="comment">// Z set</span></div>
<div class="line"><a id="l01342" name="l01342"></a><span class="lineno"> 1342</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a191e89dbc4939ebd0b572cae44aac05f">AArch64CC::NE</a>: <span class="comment">// Z clear</span></div>
<div class="line"><a id="l01343" name="l01343"></a><span class="lineno"> 1343</span>    UsedFlags.Z = <span class="keyword">true</span>;</div>
<div class="line"><a id="l01344" name="l01344"></a><span class="lineno"> 1344</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01345" name="l01345"></a><span class="lineno"> 1345</span> </div>
<div class="line"><a id="l01346" name="l01346"></a><span class="lineno"> 1346</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28aa5506efe3dc67f7b794331f0cbffddaf">AArch64CC::HI</a>: <span class="comment">// Z clear and C set</span></div>
<div class="line"><a id="l01347" name="l01347"></a><span class="lineno"> 1347</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28afdd8238d6005774fe2bb9067de76eb8c">AArch64CC::LS</a>: <span class="comment">// Z set   or  C clear</span></div>
<div class="line"><a id="l01348" name="l01348"></a><span class="lineno"> 1348</span>    UsedFlags.Z = <span class="keyword">true</span>;</div>
<div class="line"><a id="l01349" name="l01349"></a><span class="lineno"> 1349</span>    <a class="code hl_define" href="Compiler_8h.html#a9579881de06b1560d242d15171ca1b86">LLVM_FALLTHROUGH</a>;</div>
<div class="line"><a id="l01350" name="l01350"></a><span class="lineno"> 1350</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a7d0223b39a4cf6354c08b3d7fcc35630">AArch64CC::HS</a>: <span class="comment">// C set</span></div>
<div class="line"><a id="l01351" name="l01351"></a><span class="lineno"> 1351</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28ab620924321db413fcc748afe522c2303">AArch64CC::LO</a>: <span class="comment">// C clear</span></div>
<div class="line"><a id="l01352" name="l01352"></a><span class="lineno"> 1352</span>    UsedFlags.C = <span class="keyword">true</span>;</div>
<div class="line"><a id="l01353" name="l01353"></a><span class="lineno"> 1353</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01354" name="l01354"></a><span class="lineno"> 1354</span> </div>
<div class="line"><a id="l01355" name="l01355"></a><span class="lineno"> 1355</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">AArch64CC::MI</a>: <span class="comment">// N set</span></div>
<div class="line"><a id="l01356" name="l01356"></a><span class="lineno"> 1356</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a5b3c2afaad5594cd0eedd58a78a91baf">AArch64CC::PL</a>: <span class="comment">// N clear</span></div>
<div class="line"><a id="l01357" name="l01357"></a><span class="lineno"> 1357</span>    UsedFlags.N = <span class="keyword">true</span>;</div>
<div class="line"><a id="l01358" name="l01358"></a><span class="lineno"> 1358</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01359" name="l01359"></a><span class="lineno"> 1359</span> </div>
<div class="line"><a id="l01360" name="l01360"></a><span class="lineno"> 1360</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a9f54e5976c204d779cee3d87cabf0b02">AArch64CC::VS</a>: <span class="comment">// V set</span></div>
<div class="line"><a id="l01361" name="l01361"></a><span class="lineno"> 1361</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a0be9a5b045e14f589506ab6372ab6592">AArch64CC::VC</a>: <span class="comment">// V clear</span></div>
<div class="line"><a id="l01362" name="l01362"></a><span class="lineno"> 1362</span>    UsedFlags.V = <span class="keyword">true</span>;</div>
<div class="line"><a id="l01363" name="l01363"></a><span class="lineno"> 1363</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01364" name="l01364"></a><span class="lineno"> 1364</span> </div>
<div class="line"><a id="l01365" name="l01365"></a><span class="lineno"> 1365</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a91a0c1b4eac415607c4ceb0a899c4629">AArch64CC::GT</a>: <span class="comment">// Z clear, N and V the same</span></div>
<div class="line"><a id="l01366" name="l01366"></a><span class="lineno"> 1366</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28aeb67eda6b42e3237bc28fb457347a1cb">AArch64CC::LE</a>: <span class="comment">// Z set,   N and V differ</span></div>
<div class="line"><a id="l01367" name="l01367"></a><span class="lineno"> 1367</span>    UsedFlags.Z = <span class="keyword">true</span>;</div>
<div class="line"><a id="l01368" name="l01368"></a><span class="lineno"> 1368</span>    <a class="code hl_define" href="Compiler_8h.html#a9579881de06b1560d242d15171ca1b86">LLVM_FALLTHROUGH</a>;</div>
<div class="line"><a id="l01369" name="l01369"></a><span class="lineno"> 1369</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a2f9f5539ad5eab7c3de9fb21766bc78b">AArch64CC::GE</a>: <span class="comment">// N and V the same</span></div>
<div class="line"><a id="l01370" name="l01370"></a><span class="lineno"> 1370</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a968f33165430f95099556df970a6336a">AArch64CC::LT</a>: <span class="comment">// N and V differ</span></div>
<div class="line"><a id="l01371" name="l01371"></a><span class="lineno"> 1371</span>    UsedFlags.N = <span class="keyword">true</span>;</div>
<div class="line"><a id="l01372" name="l01372"></a><span class="lineno"> 1372</span>    UsedFlags.V = <span class="keyword">true</span>;</div>
<div class="line"><a id="l01373" name="l01373"></a><span class="lineno"> 1373</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01374" name="l01374"></a><span class="lineno"> 1374</span>  }</div>
<div class="line"><a id="l01375" name="l01375"></a><span class="lineno"> 1375</span>  <span class="keywordflow">return</span> UsedFlags;</div>
<div class="line"><a id="l01376" name="l01376"></a><span class="lineno"> 1376</span>}</div>
<div class="line"><a id="l01377" name="l01377"></a><span class="lineno"> 1377</span> </div>
<div class="line"><a id="l01378" name="l01378"></a><span class="lineno"><a class="line" href="AArch64InstrInfo_8cpp.html#a22d94dbb2ca88224dfaf3377e3adf7cf"> 1378</a></span><span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="AArch64InstrInfo_8cpp.html#a22d94dbb2ca88224dfaf3377e3adf7cf">isADDSRegImm</a>(<span class="keywordtype">unsigned</span> Opcode) {</div>
<div class="line"><a id="l01379" name="l01379"></a><span class="lineno"> 1379</span>  <span class="keywordflow">return</span> Opcode == AArch64::ADDSWri || Opcode == AArch64::ADDSXri;</div>
<div class="line"><a id="l01380" name="l01380"></a><span class="lineno"> 1380</span>}</div>
<div class="line"><a id="l01381" name="l01381"></a><span class="lineno"> 1381</span> </div>
<div class="line"><a id="l01382" name="l01382"></a><span class="lineno"><a class="line" href="AArch64InstrInfo_8cpp.html#a7713f36f3b42f9196c16db0d7493b466"> 1382</a></span><span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="AArch64InstrInfo_8cpp.html#a7713f36f3b42f9196c16db0d7493b466">isSUBSRegImm</a>(<span class="keywordtype">unsigned</span> Opcode) {</div>
<div class="line"><a id="l01383" name="l01383"></a><span class="lineno"> 1383</span>  <span class="keywordflow">return</span> Opcode == AArch64::SUBSWri || Opcode == AArch64::SUBSXri;</div>
<div class="line"><a id="l01384" name="l01384"></a><span class="lineno"> 1384</span>}</div>
<div class="line"><a id="l01385" name="l01385"></a><span class="lineno"> 1385</span><span class="comment"></span> </div>
<div class="line"><a id="l01386" name="l01386"></a><span class="lineno"> 1386</span><span class="comment">/// Check if CmpInstr can be substituted by MI.</span></div>
<div class="line"><a id="l01387" name="l01387"></a><span class="lineno"> 1387</span><span class="comment">///</span></div>
<div class="line"><a id="l01388" name="l01388"></a><span class="lineno"> 1388</span><span class="comment">/// CmpInstr can be substituted:</span></div>
<div class="line"><a id="l01389" name="l01389"></a><span class="lineno"> 1389</span><span class="comment">/// - CmpInstr is either &#39;ADDS %vreg, 0&#39; or &#39;SUBS %vreg, 0&#39;</span></div>
<div class="line"><a id="l01390" name="l01390"></a><span class="lineno"> 1390</span><span class="comment">/// - and, MI and CmpInstr are from the same MachineBB</span></div>
<div class="line"><a id="l01391" name="l01391"></a><span class="lineno"> 1391</span><span class="comment">/// - and, condition flags are not alive in successors of the CmpInstr parent</span></div>
<div class="line"><a id="l01392" name="l01392"></a><span class="lineno"> 1392</span><span class="comment">/// - and, if MI opcode is the S form there must be no defs of flags between</span></div>
<div class="line"><a id="l01393" name="l01393"></a><span class="lineno"> 1393</span><span class="comment">///        MI and CmpInstr</span></div>
<div class="line"><a id="l01394" name="l01394"></a><span class="lineno"> 1394</span><span class="comment">///        or if MI opcode is not the S form there must be neither defs of flags</span></div>
<div class="line"><a id="l01395" name="l01395"></a><span class="lineno"> 1395</span><span class="comment">///        nor uses of flags between MI and CmpInstr.</span></div>
<div class="line"><a id="l01396" name="l01396"></a><span class="lineno"> 1396</span><span class="comment">/// - and  C/V flags are not used after CmpInstr</span></div>
<div class="line"><a id="l01397" name="l01397"></a><span class="lineno"><a class="line" href="AArch64InstrInfo_8cpp.html#a1641cece2a977e5762e900230081b3d7"> 1397</a></span><span class="comment"></span><span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="AArch64InstrInfo_8cpp.html#a1641cece2a977e5762e900230081b3d7">canInstrSubstituteCmpInstr</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *CmpInstr,</div>
<div class="line"><a id="l01398" name="l01398"></a><span class="lineno"> 1398</span>                                       <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>) {</div>
<div class="line"><a id="l01399" name="l01399"></a><span class="lineno"> 1399</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a id="l01400" name="l01400"></a><span class="lineno"> 1400</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_function" href="AArch64InstrInfo_8cpp.html#a30270b20b168cbb68c654812dd91db96">sForm</a>(*<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) != AArch64::INSTRUCTION_LIST_END);</div>
<div class="line"><a id="l01401" name="l01401"></a><span class="lineno"> 1401</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(CmpInstr);</div>
<div class="line"><a id="l01402" name="l01402"></a><span class="lineno"> 1402</span> </div>
<div class="line"><a id="l01403" name="l01403"></a><span class="lineno"> 1403</span>  <span class="keyword">const</span> <span class="keywordtype">unsigned</span> CmpOpcode = CmpInstr-&gt;<a class="code hl_function" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>();</div>
<div class="line"><a id="l01404" name="l01404"></a><span class="lineno"> 1404</span>  <span class="keywordflow">if</span> (!<a class="code hl_function" href="AArch64InstrInfo_8cpp.html#a22d94dbb2ca88224dfaf3377e3adf7cf">isADDSRegImm</a>(CmpOpcode) &amp;&amp; !<a class="code hl_function" href="AArch64InstrInfo_8cpp.html#a7713f36f3b42f9196c16db0d7493b466">isSUBSRegImm</a>(CmpOpcode))</div>
<div class="line"><a id="l01405" name="l01405"></a><span class="lineno"> 1405</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l01406" name="l01406"></a><span class="lineno"> 1406</span> </div>
<div class="line"><a id="l01407" name="l01407"></a><span class="lineno"> 1407</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;getParent() != CmpInstr-&gt;<a class="code hl_function" href="classllvm_1_1MachineInstr.html#a1e855100f407ca4be098d0050be403b0">getParent</a>())</div>
<div class="line"><a id="l01408" name="l01408"></a><span class="lineno"> 1408</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l01409" name="l01409"></a><span class="lineno"> 1409</span> </div>
<div class="line"><a id="l01410" name="l01410"></a><span class="lineno"> 1410</span>  <span class="keywordflow">if</span> (<a class="code hl_function" href="AArch64InstrInfo_8cpp.html#a4cda772a3ad81eb1c74f655a01894b9e">areCFlagsAliveInSuccessors</a>(CmpInstr-&gt;<a class="code hl_function" href="classllvm_1_1MachineInstr.html#a1e855100f407ca4be098d0050be403b0">getParent</a>()))</div>
<div class="line"><a id="l01411" name="l01411"></a><span class="lineno"> 1411</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l01412" name="l01412"></a><span class="lineno"> 1412</span> </div>
<div class="line"><a id="l01413" name="l01413"></a><span class="lineno"> 1413</span>  <a class="code hl_enumeration" href="AArch64InstrInfo_8cpp.html#a317497ce5235c135f0b4d4ab463f1847">AccessKind</a> AccessToCheck = <a class="code hl_enumvalue" href="AArch64InstrInfo_8cpp.html#a317497ce5235c135f0b4d4ab463f1847ad95a443441a0fd8b5fffc844eb6fabc3">AK_Write</a>;</div>
<div class="line"><a id="l01414" name="l01414"></a><span class="lineno"> 1414</span>  <span class="keywordflow">if</span> (<a class="code hl_function" href="AArch64InstrInfo_8cpp.html#a30270b20b168cbb68c654812dd91db96">sForm</a>(*<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) != <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;getOpcode())</div>
<div class="line"><a id="l01415" name="l01415"></a><span class="lineno"> 1415</span>    AccessToCheck = <a class="code hl_enumvalue" href="AArch64InstrInfo_8cpp.html#a317497ce5235c135f0b4d4ab463f1847a4674dbc301d67e19366ba51f76b75720">AK_All</a>;</div>
<div class="line"><a id="l01416" name="l01416"></a><span class="lineno"> 1416</span>  <span class="keywordflow">if</span> (<a class="code hl_function" href="AArch64InstrInfo_8cpp.html#a19a5a038e1b77984ca9710992b68b938">areCFlagsAccessedBetweenInstrs</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, CmpInstr, <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, AccessToCheck))</div>
<div class="line"><a id="l01417" name="l01417"></a><span class="lineno"> 1417</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l01418" name="l01418"></a><span class="lineno"> 1418</span> </div>
<div class="line"><a id="l01419" name="l01419"></a><span class="lineno"> 1419</span>  UsedNZCV NZCVUsedAfterCmp;</div>
<div class="line"><a id="l01420" name="l01420"></a><span class="lineno"> 1420</span>  <span class="keywordflow">for</span> (<span class="keyword">auto</span> <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = std::next(CmpInstr-&gt;<a class="code hl_function" href="classllvm_1_1ilist__node__impl.html#af719fc783be6589465137d997701a432">getIterator</a>()),</div>
<div class="line"><a id="l01421" name="l01421"></a><span class="lineno"> 1421</span>            <a class="code hl_variable" href="BuiltinGCs_8cpp.html#ab5899ca200d34e3cc6bb09ebce5e5b3c">E</a> = CmpInstr-&gt;<a class="code hl_function" href="classllvm_1_1MachineInstr.html#a1e855100f407ca4be098d0050be403b0">getParent</a>()-&gt;<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#acae72f6ab1071b7ec87b741a8bef582b">instr_end</a>();</div>
<div class="line"><a id="l01422" name="l01422"></a><span class="lineno"> 1422</span>       <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> != <a class="code hl_variable" href="BuiltinGCs_8cpp.html#ab5899ca200d34e3cc6bb09ebce5e5b3c">E</a>; ++<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) {</div>
<div class="line"><a id="l01423" name="l01423"></a><span class="lineno"> 1423</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;Instr = *<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>;</div>
<div class="line"><a id="l01424" name="l01424"></a><span class="lineno"> 1424</span>    <span class="keywordflow">if</span> (Instr.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#a6878ab58973ee157b7fdc2ca4cfff886">readsRegister</a>(AArch64::NZCV, <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>)) {</div>
<div class="line"><a id="l01425" name="l01425"></a><span class="lineno"> 1425</span>      <a class="code hl_enumeration" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a> CC = <a class="code hl_function" href="AArch64InstrInfo_8cpp.html#a088e2740f3c34806eb6ecdf02a03a958">findCondCodeUsedByInstr</a>(Instr);</div>
<div class="line"><a id="l01426" name="l01426"></a><span class="lineno"> 1426</span>      <span class="keywordflow">if</span> (CC == <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28aef225b7df5953a2942e07071d0013eb0">AArch64CC::Invalid</a>) <span class="comment">// Unsupported conditional instruction</span></div>
<div class="line"><a id="l01427" name="l01427"></a><span class="lineno"> 1427</span>        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l01428" name="l01428"></a><span class="lineno"> 1428</span>      NZCVUsedAfterCmp |= <a class="code hl_function" href="AArch64InstrInfo_8cpp.html#a833c45aff4e26b616764ec936994bf45">getUsedNZCV</a>(CC);</div>
<div class="line"><a id="l01429" name="l01429"></a><span class="lineno"> 1429</span>    }</div>
<div class="line"><a id="l01430" name="l01430"></a><span class="lineno"> 1430</span> </div>
<div class="line"><a id="l01431" name="l01431"></a><span class="lineno"> 1431</span>    <span class="keywordflow">if</span> (Instr.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#a5b682875d40f854297e64e661ab7d0e5">modifiesRegister</a>(AArch64::NZCV, <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>))</div>
<div class="line"><a id="l01432" name="l01432"></a><span class="lineno"> 1432</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01433" name="l01433"></a><span class="lineno"> 1433</span>  }</div>
<div class="line"><a id="l01434" name="l01434"></a><span class="lineno"> 1434</span> </div>
<div class="line"><a id="l01435" name="l01435"></a><span class="lineno"> 1435</span>  <span class="keywordflow">return</span> !NZCVUsedAfterCmp.C &amp;&amp; !NZCVUsedAfterCmp.V;</div>
<div class="line"><a id="l01436" name="l01436"></a><span class="lineno"> 1436</span>}</div>
<div class="line"><a id="l01437" name="l01437"></a><span class="lineno"> 1437</span><span class="comment"></span> </div>
<div class="line"><a id="l01438" name="l01438"></a><span class="lineno"> 1438</span><span class="comment">/// Substitute an instruction comparing to zero with another instruction</span></div>
<div class="line"><a id="l01439" name="l01439"></a><span class="lineno"> 1439</span><span class="comment">/// which produces needed condition flags.</span></div>
<div class="line"><a id="l01440" name="l01440"></a><span class="lineno"> 1440</span><span class="comment">///</span></div>
<div class="line"><a id="l01441" name="l01441"></a><span class="lineno"> 1441</span><span class="comment">/// Return true on success.</span></div>
<div class="line"><a id="l01442" name="l01442"></a><span class="lineno"> 1442</span><span class="comment"></span><span class="keywordtype">bool</span> AArch64InstrInfo::substituteCmpToZero(</div>
<div class="line"><a id="l01443" name="l01443"></a><span class="lineno"> 1443</span>    <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;CmpInstr, <span class="keywordtype">unsigned</span> SrcReg,</div>
<div class="line"><a id="l01444" name="l01444"></a><span class="lineno"> 1444</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01445" name="l01445"></a><span class="lineno"> 1445</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a id="l01446" name="l01446"></a><span class="lineno"> 1446</span>  <span class="comment">// Get the unique definition of SrcReg.</span></div>
<div class="line"><a id="l01447" name="l01447"></a><span class="lineno"> 1447</span>  <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a> = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>-&gt;getUniqueVRegDef(SrcReg);</div>
<div class="line"><a id="l01448" name="l01448"></a><span class="lineno"> 1448</span>  <span class="keywordflow">if</span> (!<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)</div>
<div class="line"><a id="l01449" name="l01449"></a><span class="lineno"> 1449</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l01450" name="l01450"></a><span class="lineno"> 1450</span> </div>
<div class="line"><a id="l01451" name="l01451"></a><span class="lineno"> 1451</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a> = &amp;<a class="code hl_function" href="classllvm_1_1AArch64InstrInfo.html#a616fc69908b11c1c62addae537191ad4">getRegisterInfo</a>();</div>
<div class="line"><a id="l01452" name="l01452"></a><span class="lineno"> 1452</span> </div>
<div class="line"><a id="l01453" name="l01453"></a><span class="lineno"> 1453</span>  <span class="keywordtype">unsigned</span> NewOpc = <a class="code hl_function" href="AArch64InstrInfo_8cpp.html#a30270b20b168cbb68c654812dd91db96">sForm</a>(*<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a id="l01454" name="l01454"></a><span class="lineno"> 1454</span>  <span class="keywordflow">if</span> (NewOpc == AArch64::INSTRUCTION_LIST_END)</div>
<div class="line"><a id="l01455" name="l01455"></a><span class="lineno"> 1455</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l01456" name="l01456"></a><span class="lineno"> 1456</span> </div>
<div class="line"><a id="l01457" name="l01457"></a><span class="lineno"> 1457</span>  <span class="keywordflow">if</span> (!<a class="code hl_function" href="AArch64InstrInfo_8cpp.html#a1641cece2a977e5762e900230081b3d7">canInstrSubstituteCmpInstr</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, &amp;CmpInstr, <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>))</div>
<div class="line"><a id="l01458" name="l01458"></a><span class="lineno"> 1458</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l01459" name="l01459"></a><span class="lineno"> 1459</span> </div>
<div class="line"><a id="l01460" name="l01460"></a><span class="lineno"> 1460</span>  <span class="comment">// Update the instruction to set NZCV.</span></div>
<div class="line"><a id="l01461" name="l01461"></a><span class="lineno"> 1461</span>  <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;setDesc(get(NewOpc));</div>
<div class="line"><a id="l01462" name="l01462"></a><span class="lineno"> 1462</span>  CmpInstr.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div>
<div class="line"><a id="l01463" name="l01463"></a><span class="lineno"> 1463</span>  <span class="keywordtype">bool</span> succeeded = <a class="code hl_function" href="AArch64InstrInfo_8cpp.html#a77dea00ee37a964ad5edf6072fb35071">UpdateOperandRegClass</a>(*<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a id="l01464" name="l01464"></a><span class="lineno"> 1464</span>  (void)succeeded;</div>
<div class="line"><a id="l01465" name="l01465"></a><span class="lineno"> 1465</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(succeeded &amp;&amp; <span class="stringliteral">&quot;Some operands reg class are incompatible!&quot;</span>);</div>
<div class="line"><a id="l01466" name="l01466"></a><span class="lineno"> 1466</span>  <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;addRegisterDefined(AArch64::NZCV, <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>);</div>
<div class="line"><a id="l01467" name="l01467"></a><span class="lineno"> 1467</span>  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l01468" name="l01468"></a><span class="lineno"> 1468</span>}</div>
<div class="line"><a id="l01469" name="l01469"></a><span class="lineno"> 1469</span> </div>
<div class="line"><a id="l01470" name="l01470"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64InstrInfo.html#a8997d907b1de0e1b433c59102335b06a"> 1470</a></span><span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AArch64InstrInfo.html#a8997d907b1de0e1b433c59102335b06a">AArch64InstrInfo::expandPostRAPseudo</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01471" name="l01471"></a><span class="lineno"> 1471</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode() != TargetOpcode::LOAD_STACK_GUARD &amp;&amp;</div>
<div class="line"><a id="l01472" name="l01472"></a><span class="lineno"> 1472</span>      <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode() != AArch64::CATCHRET)</div>
<div class="line"><a id="l01473" name="l01473"></a><span class="lineno"> 1473</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l01474" name="l01474"></a><span class="lineno"> 1474</span> </div>
<div class="line"><a id="l01475" name="l01475"></a><span class="lineno"> 1475</span>  <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB = *<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getParent();</div>
<div class="line"><a id="l01476" name="l01476"></a><span class="lineno"> 1476</span>  <a class="code hl_class" href="classllvm_1_1DebugLoc.html">DebugLoc</a> DL = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getDebugLoc();</div>
<div class="line"><a id="l01477" name="l01477"></a><span class="lineno"> 1477</span> </div>
<div class="line"><a id="l01478" name="l01478"></a><span class="lineno"> 1478</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode() == AArch64::CATCHRET) {</div>
<div class="line"><a id="l01479" name="l01479"></a><span class="lineno"> 1479</span>    <span class="comment">// Skip to the first instruction before the epilog.</span></div>
<div class="line"><a id="l01480" name="l01480"></a><span class="lineno"> 1480</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> *<a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a> =</div>
<div class="line"><a id="l01481" name="l01481"></a><span class="lineno"> 1481</span>      MBB.<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#acf6442108e21e7e5379feb8962de65b7">getParent</a>()-&gt;<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a3825368aca2bc1550d173660df4da6a6">getSubtarget</a>().<a class="code hl_function" href="classllvm_1_1TargetSubtargetInfo.html#acd858ed72f11db9444617740c3622608">getInstrInfo</a>();</div>
<div class="line"><a id="l01482" name="l01482"></a><span class="lineno"> 1482</span>    <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *TargetMBB = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getMBB();</div>
<div class="line"><a id="l01483" name="l01483"></a><span class="lineno"> 1483</span>    <span class="keyword">auto</span> MBBI = <a class="code hl_typedef" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a id="l01484" name="l01484"></a><span class="lineno"> 1484</span>    <a class="code hl_class" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> FirstEpilogSEH = std::prev(MBBI);</div>
<div class="line"><a id="l01485" name="l01485"></a><span class="lineno"> 1485</span>    <span class="keywordflow">while</span> (FirstEpilogSEH-&gt;getFlag(<a class="code hl_enumvalue" href="classllvm_1_1MachineInstr.html#aafacf84de1cb994a92dc045f4aa1d518a4e4e6764dc61dbf0e8f330644880480f">MachineInstr::FrameDestroy</a>) &amp;&amp;</div>
<div class="line"><a id="l01486" name="l01486"></a><span class="lineno"> 1486</span>           FirstEpilogSEH != MBB.<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#ab2d91e7bec944efcbc39d8e30644f111">begin</a>())</div>
<div class="line"><a id="l01487" name="l01487"></a><span class="lineno"> 1487</span>      FirstEpilogSEH = std::prev(FirstEpilogSEH);</div>
<div class="line"><a id="l01488" name="l01488"></a><span class="lineno"> 1488</span>    <span class="keywordflow">if</span> (FirstEpilogSEH != MBB.<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#ab2d91e7bec944efcbc39d8e30644f111">begin</a>())</div>
<div class="line"><a id="l01489" name="l01489"></a><span class="lineno"> 1489</span>      FirstEpilogSEH = std::next(FirstEpilogSEH);</div>
<div class="line"><a id="l01490" name="l01490"></a><span class="lineno"> 1490</span>    <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, FirstEpilogSEH, DL, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(AArch64::ADRP))</div>
<div class="line"><a id="l01491" name="l01491"></a><span class="lineno"> 1491</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a96e5a87aa1f2294a2ba1189047987083">addReg</a>(AArch64::X0, <a class="code hl_enumvalue" href="namespacellvm_1_1RegState.html#a01ac90f45467b542efe5d3f1d4f129c7a72c17e2ff2d5af62a30e56ac152aa8d5">RegState::Define</a>)</div>
<div class="line"><a id="l01492" name="l01492"></a><span class="lineno"> 1492</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a4d5cadc953c8b076bd0b5a62c5cd2358">addMBB</a>(TargetMBB);</div>
<div class="line"><a id="l01493" name="l01493"></a><span class="lineno"> 1493</span>    <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, FirstEpilogSEH, DL, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(AArch64::ADDXri))</div>
<div class="line"><a id="l01494" name="l01494"></a><span class="lineno"> 1494</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a96e5a87aa1f2294a2ba1189047987083">addReg</a>(AArch64::X0, <a class="code hl_enumvalue" href="namespacellvm_1_1RegState.html#a01ac90f45467b542efe5d3f1d4f129c7a72c17e2ff2d5af62a30e56ac152aa8d5">RegState::Define</a>)</div>
<div class="line"><a id="l01495" name="l01495"></a><span class="lineno"> 1495</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a96e5a87aa1f2294a2ba1189047987083">addReg</a>(AArch64::X0)</div>
<div class="line"><a id="l01496" name="l01496"></a><span class="lineno"> 1496</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a4d5cadc953c8b076bd0b5a62c5cd2358">addMBB</a>(TargetMBB)</div>
<div class="line"><a id="l01497" name="l01497"></a><span class="lineno"> 1497</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(0);</div>
<div class="line"><a id="l01498" name="l01498"></a><span class="lineno"> 1498</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l01499" name="l01499"></a><span class="lineno"> 1499</span>  }</div>
<div class="line"><a id="l01500" name="l01500"></a><span class="lineno"> 1500</span> </div>
<div class="line"><a id="l01501" name="l01501"></a><span class="lineno"> 1501</span>  <span class="keywordtype">unsigned</span> Reg = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg();</div>
<div class="line"><a id="l01502" name="l01502"></a><span class="lineno"> 1502</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1GlobalValue.html">GlobalValue</a> *GV =</div>
<div class="line"><a id="l01503" name="l01503"></a><span class="lineno"> 1503</span>      cast&lt;GlobalValue&gt;((*<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.memoperands_begin())-&gt;getValue());</div>
<div class="line"><a id="l01504" name="l01504"></a><span class="lineno"> 1504</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetMachine.html">TargetMachine</a> &amp;TM = MBB.<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#acf6442108e21e7e5379feb8962de65b7">getParent</a>()-&gt;<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a9e51edf88ef3878857794a6bf7e44287">getTarget</a>();</div>
<div class="line"><a id="l01505" name="l01505"></a><span class="lineno"> 1505</span>  <span class="keywordtype">unsigned</span> <span class="keywordtype">char</span> OpFlags = Subtarget.<a class="code hl_function" href="classllvm_1_1AArch64Subtarget.html#a215dde7b03cacb2e500e9fe0f1df9bb8">ClassifyGlobalReference</a>(GV, TM);</div>
<div class="line"><a id="l01506" name="l01506"></a><span class="lineno"> 1506</span>  <span class="keyword">const</span> <span class="keywordtype">unsigned</span> <span class="keywordtype">char</span> MO_NC = <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64II.html#ae22a65863fdb02ce99abf9ee08bcbb71a028a4adc46c746ba1501e1e6fefb54cc">AArch64II::MO_NC</a>;</div>
<div class="line"><a id="l01507" name="l01507"></a><span class="lineno"> 1507</span> </div>
<div class="line"><a id="l01508" name="l01508"></a><span class="lineno"> 1508</span>  <span class="keywordflow">if</span> ((OpFlags &amp; <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64II.html#ae22a65863fdb02ce99abf9ee08bcbb71a4144c2ee93286fba09bd8f14fb11f27a">AArch64II::MO_GOT</a>) != 0) {</div>
<div class="line"><a id="l01509" name="l01509"></a><span class="lineno"> 1509</span>    <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, DL, get(AArch64::LOADgot), Reg)</div>
<div class="line"><a id="l01510" name="l01510"></a><span class="lineno"> 1510</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a10e7c818a5c33da2eada8a89fd7282d3">addGlobalAddress</a>(GV, 0, OpFlags);</div>
<div class="line"><a id="l01511" name="l01511"></a><span class="lineno"> 1511</span>    <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, DL, get(AArch64::LDRXui), Reg)</div>
<div class="line"><a id="l01512" name="l01512"></a><span class="lineno"> 1512</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a96e5a87aa1f2294a2ba1189047987083">addReg</a>(Reg, <a class="code hl_enumvalue" href="namespacellvm_1_1RegState.html#a01ac90f45467b542efe5d3f1d4f129c7a9ddde91ef09476d28a088fe57f8e2921">RegState::Kill</a>)</div>
<div class="line"><a id="l01513" name="l01513"></a><span class="lineno"> 1513</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(0)</div>
<div class="line"><a id="l01514" name="l01514"></a><span class="lineno"> 1514</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#ae565d45627e1678a3e37bd6a016c561c">addMemOperand</a>(*<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.memoperands_begin());</div>
<div class="line"><a id="l01515" name="l01515"></a><span class="lineno"> 1515</span>  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (TM.getCodeModel() == <a class="code hl_enumvalue" href="namespacellvm_1_1CodeModel.html#afc59396a9e5809fc92938e203d91a8dfa5208f558fccf9f63423fb5385bb3e75c">CodeModel::Large</a>) {</div>
<div class="line"><a id="l01516" name="l01516"></a><span class="lineno"> 1516</span>    <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, DL, get(AArch64::MOVZXi), Reg)</div>
<div class="line"><a id="l01517" name="l01517"></a><span class="lineno"> 1517</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a10e7c818a5c33da2eada8a89fd7282d3">addGlobalAddress</a>(GV, 0, <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64II.html#ae22a65863fdb02ce99abf9ee08bcbb71a6d9cfbe4ea54a3ce9d5308efab7200b9">AArch64II::MO_G0</a> | MO_NC)</div>
<div class="line"><a id="l01518" name="l01518"></a><span class="lineno"> 1518</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(0);</div>
<div class="line"><a id="l01519" name="l01519"></a><span class="lineno"> 1519</span>    <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, DL, get(AArch64::MOVKXi), Reg)</div>
<div class="line"><a id="l01520" name="l01520"></a><span class="lineno"> 1520</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a96e5a87aa1f2294a2ba1189047987083">addReg</a>(Reg, <a class="code hl_enumvalue" href="namespacellvm_1_1RegState.html#a01ac90f45467b542efe5d3f1d4f129c7a9ddde91ef09476d28a088fe57f8e2921">RegState::Kill</a>)</div>
<div class="line"><a id="l01521" name="l01521"></a><span class="lineno"> 1521</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a10e7c818a5c33da2eada8a89fd7282d3">addGlobalAddress</a>(GV, 0, <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64II.html#ae22a65863fdb02ce99abf9ee08bcbb71a30eefa1143a0a238486ada4ff95bc34b">AArch64II::MO_G1</a> | MO_NC)</div>
<div class="line"><a id="l01522" name="l01522"></a><span class="lineno"> 1522</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(16);</div>
<div class="line"><a id="l01523" name="l01523"></a><span class="lineno"> 1523</span>    <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, DL, get(AArch64::MOVKXi), Reg)</div>
<div class="line"><a id="l01524" name="l01524"></a><span class="lineno"> 1524</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a96e5a87aa1f2294a2ba1189047987083">addReg</a>(Reg, <a class="code hl_enumvalue" href="namespacellvm_1_1RegState.html#a01ac90f45467b542efe5d3f1d4f129c7a9ddde91ef09476d28a088fe57f8e2921">RegState::Kill</a>)</div>
<div class="line"><a id="l01525" name="l01525"></a><span class="lineno"> 1525</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a10e7c818a5c33da2eada8a89fd7282d3">addGlobalAddress</a>(GV, 0, <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64II.html#ae22a65863fdb02ce99abf9ee08bcbb71ae048a7c85d8a27195ad9ce1e1282bda9">AArch64II::MO_G2</a> | MO_NC)</div>
<div class="line"><a id="l01526" name="l01526"></a><span class="lineno"> 1526</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(32);</div>
<div class="line"><a id="l01527" name="l01527"></a><span class="lineno"> 1527</span>    <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, DL, get(AArch64::MOVKXi), Reg)</div>
<div class="line"><a id="l01528" name="l01528"></a><span class="lineno"> 1528</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a96e5a87aa1f2294a2ba1189047987083">addReg</a>(Reg, <a class="code hl_enumvalue" href="namespacellvm_1_1RegState.html#a01ac90f45467b542efe5d3f1d4f129c7a9ddde91ef09476d28a088fe57f8e2921">RegState::Kill</a>)</div>
<div class="line"><a id="l01529" name="l01529"></a><span class="lineno"> 1529</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a10e7c818a5c33da2eada8a89fd7282d3">addGlobalAddress</a>(GV, 0, <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64II.html#ae22a65863fdb02ce99abf9ee08bcbb71af2217d25138eade76a256c4c3dc131bd">AArch64II::MO_G3</a>)</div>
<div class="line"><a id="l01530" name="l01530"></a><span class="lineno"> 1530</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(48);</div>
<div class="line"><a id="l01531" name="l01531"></a><span class="lineno"> 1531</span>    <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, DL, get(AArch64::LDRXui), Reg)</div>
<div class="line"><a id="l01532" name="l01532"></a><span class="lineno"> 1532</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a96e5a87aa1f2294a2ba1189047987083">addReg</a>(Reg, <a class="code hl_enumvalue" href="namespacellvm_1_1RegState.html#a01ac90f45467b542efe5d3f1d4f129c7a9ddde91ef09476d28a088fe57f8e2921">RegState::Kill</a>)</div>
<div class="line"><a id="l01533" name="l01533"></a><span class="lineno"> 1533</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(0)</div>
<div class="line"><a id="l01534" name="l01534"></a><span class="lineno"> 1534</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#ae565d45627e1678a3e37bd6a016c561c">addMemOperand</a>(*<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.memoperands_begin());</div>
<div class="line"><a id="l01535" name="l01535"></a><span class="lineno"> 1535</span>  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (TM.getCodeModel() == <a class="code hl_enumvalue" href="namespacellvm_1_1CodeModel.html#afc59396a9e5809fc92938e203d91a8dfa686bcdfaefdfe3f49acbfe6f680bc22d">CodeModel::Tiny</a>) {</div>
<div class="line"><a id="l01536" name="l01536"></a><span class="lineno"> 1536</span>    <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, DL, get(AArch64::ADR), Reg)</div>
<div class="line"><a id="l01537" name="l01537"></a><span class="lineno"> 1537</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a10e7c818a5c33da2eada8a89fd7282d3">addGlobalAddress</a>(GV, 0, OpFlags);</div>
<div class="line"><a id="l01538" name="l01538"></a><span class="lineno"> 1538</span>  } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l01539" name="l01539"></a><span class="lineno"> 1539</span>    <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, DL, get(AArch64::ADRP), Reg)</div>
<div class="line"><a id="l01540" name="l01540"></a><span class="lineno"> 1540</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a10e7c818a5c33da2eada8a89fd7282d3">addGlobalAddress</a>(GV, 0, OpFlags | <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64II.html#ae22a65863fdb02ce99abf9ee08bcbb71a7f04634c15a04a59d5f234002e613b5b">AArch64II::MO_PAGE</a>);</div>
<div class="line"><a id="l01541" name="l01541"></a><span class="lineno"> 1541</span>    <span class="keywordtype">unsigned</span> <span class="keywordtype">char</span> LoFlags = OpFlags | <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64II.html#ae22a65863fdb02ce99abf9ee08bcbb71a3a5053185998bdf24f3167c234915785">AArch64II::MO_PAGEOFF</a> | MO_NC;</div>
<div class="line"><a id="l01542" name="l01542"></a><span class="lineno"> 1542</span>    <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, DL, get(AArch64::LDRXui), Reg)</div>
<div class="line"><a id="l01543" name="l01543"></a><span class="lineno"> 1543</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a96e5a87aa1f2294a2ba1189047987083">addReg</a>(Reg, <a class="code hl_enumvalue" href="namespacellvm_1_1RegState.html#a01ac90f45467b542efe5d3f1d4f129c7a9ddde91ef09476d28a088fe57f8e2921">RegState::Kill</a>)</div>
<div class="line"><a id="l01544" name="l01544"></a><span class="lineno"> 1544</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a10e7c818a5c33da2eada8a89fd7282d3">addGlobalAddress</a>(GV, 0, LoFlags)</div>
<div class="line"><a id="l01545" name="l01545"></a><span class="lineno"> 1545</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#ae565d45627e1678a3e37bd6a016c561c">addMemOperand</a>(*<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.memoperands_begin());</div>
<div class="line"><a id="l01546" name="l01546"></a><span class="lineno"> 1546</span>  }</div>
<div class="line"><a id="l01547" name="l01547"></a><span class="lineno"> 1547</span> </div>
<div class="line"><a id="l01548" name="l01548"></a><span class="lineno"> 1548</span>  MBB.<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#ad26bff839257f220557ce812b2159c72">erase</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a id="l01549" name="l01549"></a><span class="lineno"> 1549</span> </div>
<div class="line"><a id="l01550" name="l01550"></a><span class="lineno"> 1550</span>  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l01551" name="l01551"></a><span class="lineno"> 1551</span>}</div>
<div class="line"><a id="l01552" name="l01552"></a><span class="lineno"> 1552</span> </div>
<div class="line"><a id="l01553" name="l01553"></a><span class="lineno"> 1553</span><span class="comment">// Return true if this instruction simply sets its single destination register</span></div>
<div class="line"><a id="l01554" name="l01554"></a><span class="lineno"> 1554</span><span class="comment">// to zero. This is equivalent to a register rename of the zero-register.</span></div>
<div class="line"><a id="l01555" name="l01555"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64InstrInfo.html#acb53158b2fba2683ec41c5873eb16a2f"> 1555</a></span><span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AArch64InstrInfo.html#acb53158b2fba2683ec41c5873eb16a2f">AArch64InstrInfo::isGPRZero</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) {</div>
<div class="line"><a id="l01556" name="l01556"></a><span class="lineno"> 1556</span>  <span class="keywordflow">switch</span> (<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode()) {</div>
<div class="line"><a id="l01557" name="l01557"></a><span class="lineno"> 1557</span>  <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l01558" name="l01558"></a><span class="lineno"> 1558</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01559" name="l01559"></a><span class="lineno"> 1559</span>  <span class="keywordflow">case</span> AArch64::MOVZWi:</div>
<div class="line"><a id="l01560" name="l01560"></a><span class="lineno"> 1560</span>  <span class="keywordflow">case</span> AArch64::MOVZXi: <span class="comment">// movz Rd, #0 (LSL #0)</span></div>
<div class="line"><a id="l01561" name="l01561"></a><span class="lineno"> 1561</span>    <span class="keywordflow">if</span> (<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1).isImm() &amp;&amp; <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1).getImm() == 0) {</div>
<div class="line"><a id="l01562" name="l01562"></a><span class="lineno"> 1562</span>      <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getDesc().getNumOperands() == 3 &amp;&amp;</div>
<div class="line"><a id="l01563" name="l01563"></a><span class="lineno"> 1563</span>             <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(2).getImm() == 0 &amp;&amp; <span class="stringliteral">&quot;invalid MOVZi operands&quot;</span>);</div>
<div class="line"><a id="l01564" name="l01564"></a><span class="lineno"> 1564</span>      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l01565" name="l01565"></a><span class="lineno"> 1565</span>    }</div>
<div class="line"><a id="l01566" name="l01566"></a><span class="lineno"> 1566</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01567" name="l01567"></a><span class="lineno"> 1567</span>  <span class="keywordflow">case</span> AArch64::ANDWri: <span class="comment">// and Rd, Rzr, #imm</span></div>
<div class="line"><a id="l01568" name="l01568"></a><span class="lineno"> 1568</span>    <span class="keywordflow">return</span> <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1).getReg() == AArch64::WZR;</div>
<div class="line"><a id="l01569" name="l01569"></a><span class="lineno"> 1569</span>  <span class="keywordflow">case</span> AArch64::ANDXri:</div>
<div class="line"><a id="l01570" name="l01570"></a><span class="lineno"> 1570</span>    <span class="keywordflow">return</span> <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1).getReg() == AArch64::XZR;</div>
<div class="line"><a id="l01571" name="l01571"></a><span class="lineno"> 1571</span>  <span class="keywordflow">case</span> TargetOpcode::COPY:</div>
<div class="line"><a id="l01572" name="l01572"></a><span class="lineno"> 1572</span>    <span class="keywordflow">return</span> <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1).getReg() == AArch64::WZR;</div>
<div class="line"><a id="l01573" name="l01573"></a><span class="lineno"> 1573</span>  }</div>
<div class="line"><a id="l01574" name="l01574"></a><span class="lineno"> 1574</span>  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l01575" name="l01575"></a><span class="lineno"> 1575</span>}</div>
<div class="line"><a id="l01576" name="l01576"></a><span class="lineno"> 1576</span> </div>
<div class="line"><a id="l01577" name="l01577"></a><span class="lineno"> 1577</span><span class="comment">// Return true if this instruction simply renames a general register without</span></div>
<div class="line"><a id="l01578" name="l01578"></a><span class="lineno"> 1578</span><span class="comment">// modifying bits.</span></div>
<div class="line"><a id="l01579" name="l01579"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64InstrInfo.html#a2a037132ef2f33daa0522efe92a983ed"> 1579</a></span><span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AArch64InstrInfo.html#a2a037132ef2f33daa0522efe92a983ed">AArch64InstrInfo::isGPRCopy</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) {</div>
<div class="line"><a id="l01580" name="l01580"></a><span class="lineno"> 1580</span>  <span class="keywordflow">switch</span> (<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode()) {</div>
<div class="line"><a id="l01581" name="l01581"></a><span class="lineno"> 1581</span>  <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l01582" name="l01582"></a><span class="lineno"> 1582</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01583" name="l01583"></a><span class="lineno"> 1583</span>  <span class="keywordflow">case</span> TargetOpcode::COPY: {</div>
<div class="line"><a id="l01584" name="l01584"></a><span class="lineno"> 1584</span>    <span class="comment">// GPR32 copies will by lowered to ORRXrs</span></div>
<div class="line"><a id="l01585" name="l01585"></a><span class="lineno"> 1585</span>    <span class="keywordtype">unsigned</span> DstReg = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg();</div>
<div class="line"><a id="l01586" name="l01586"></a><span class="lineno"> 1586</span>    <span class="keywordflow">return</span> (AArch64::GPR32RegClass.<a class="code hl_function" href="Value_8cpp.html#a34433c37334a1cde3d58cde3099257dd">contains</a>(DstReg) ||</div>
<div class="line"><a id="l01587" name="l01587"></a><span class="lineno"> 1587</span>            AArch64::GPR64RegClass.<a class="code hl_function" href="Value_8cpp.html#a34433c37334a1cde3d58cde3099257dd">contains</a>(DstReg));</div>
<div class="line"><a id="l01588" name="l01588"></a><span class="lineno"> 1588</span>  }</div>
<div class="line"><a id="l01589" name="l01589"></a><span class="lineno"> 1589</span>  <span class="keywordflow">case</span> AArch64::ORRXrs: <span class="comment">// orr Xd, Xzr, Xm (LSL #0)</span></div>
<div class="line"><a id="l01590" name="l01590"></a><span class="lineno"> 1590</span>    <span class="keywordflow">if</span> (<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1).getReg() == AArch64::XZR) {</div>
<div class="line"><a id="l01591" name="l01591"></a><span class="lineno"> 1591</span>      <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getDesc().getNumOperands() == 4 &amp;&amp;</div>
<div class="line"><a id="l01592" name="l01592"></a><span class="lineno"> 1592</span>             <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(3).getImm() == 0 &amp;&amp; <span class="stringliteral">&quot;invalid ORRrs operands&quot;</span>);</div>
<div class="line"><a id="l01593" name="l01593"></a><span class="lineno"> 1593</span>      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l01594" name="l01594"></a><span class="lineno"> 1594</span>    }</div>
<div class="line"><a id="l01595" name="l01595"></a><span class="lineno"> 1595</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01596" name="l01596"></a><span class="lineno"> 1596</span>  <span class="keywordflow">case</span> AArch64::ADDXri: <span class="comment">// add Xd, Xn, #0 (LSL #0)</span></div>
<div class="line"><a id="l01597" name="l01597"></a><span class="lineno"> 1597</span>    <span class="keywordflow">if</span> (<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(2).getImm() == 0) {</div>
<div class="line"><a id="l01598" name="l01598"></a><span class="lineno"> 1598</span>      <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getDesc().getNumOperands() == 4 &amp;&amp;</div>
<div class="line"><a id="l01599" name="l01599"></a><span class="lineno"> 1599</span>             <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(3).getImm() == 0 &amp;&amp; <span class="stringliteral">&quot;invalid ADDXri operands&quot;</span>);</div>
<div class="line"><a id="l01600" name="l01600"></a><span class="lineno"> 1600</span>      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l01601" name="l01601"></a><span class="lineno"> 1601</span>    }</div>
<div class="line"><a id="l01602" name="l01602"></a><span class="lineno"> 1602</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01603" name="l01603"></a><span class="lineno"> 1603</span>  }</div>
<div class="line"><a id="l01604" name="l01604"></a><span class="lineno"> 1604</span>  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l01605" name="l01605"></a><span class="lineno"> 1605</span>}</div>
<div class="line"><a id="l01606" name="l01606"></a><span class="lineno"> 1606</span> </div>
<div class="line"><a id="l01607" name="l01607"></a><span class="lineno"> 1607</span><span class="comment">// Return true if this instruction simply renames a general register without</span></div>
<div class="line"><a id="l01608" name="l01608"></a><span class="lineno"> 1608</span><span class="comment">// modifying bits.</span></div>
<div class="line"><a id="l01609" name="l01609"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64InstrInfo.html#a0f025e2cec1b7eb026b572b2d12800fd"> 1609</a></span><span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AArch64InstrInfo.html#a0f025e2cec1b7eb026b572b2d12800fd">AArch64InstrInfo::isFPRCopy</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) {</div>
<div class="line"><a id="l01610" name="l01610"></a><span class="lineno"> 1610</span>  <span class="keywordflow">switch</span> (<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode()) {</div>
<div class="line"><a id="l01611" name="l01611"></a><span class="lineno"> 1611</span>  <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l01612" name="l01612"></a><span class="lineno"> 1612</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01613" name="l01613"></a><span class="lineno"> 1613</span>  <span class="keywordflow">case</span> TargetOpcode::COPY: {</div>
<div class="line"><a id="l01614" name="l01614"></a><span class="lineno"> 1614</span>    <span class="comment">// FPR64 copies will by lowered to ORR.16b</span></div>
<div class="line"><a id="l01615" name="l01615"></a><span class="lineno"> 1615</span>    <span class="keywordtype">unsigned</span> DstReg = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg();</div>
<div class="line"><a id="l01616" name="l01616"></a><span class="lineno"> 1616</span>    <span class="keywordflow">return</span> (AArch64::FPR64RegClass.<a class="code hl_function" href="Value_8cpp.html#a34433c37334a1cde3d58cde3099257dd">contains</a>(DstReg) ||</div>
<div class="line"><a id="l01617" name="l01617"></a><span class="lineno"> 1617</span>            AArch64::FPR128RegClass.<a class="code hl_function" href="Value_8cpp.html#a34433c37334a1cde3d58cde3099257dd">contains</a>(DstReg));</div>
<div class="line"><a id="l01618" name="l01618"></a><span class="lineno"> 1618</span>  }</div>
<div class="line"><a id="l01619" name="l01619"></a><span class="lineno"> 1619</span>  <span class="keywordflow">case</span> AArch64::ORRv16i8:</div>
<div class="line"><a id="l01620" name="l01620"></a><span class="lineno"> 1620</span>    <span class="keywordflow">if</span> (<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1).getReg() == <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(2).getReg()) {</div>
<div class="line"><a id="l01621" name="l01621"></a><span class="lineno"> 1621</span>      <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getDesc().getNumOperands() == 3 &amp;&amp; <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).isReg() &amp;&amp;</div>
<div class="line"><a id="l01622" name="l01622"></a><span class="lineno"> 1622</span>             <span class="stringliteral">&quot;invalid ORRv16i8 operands&quot;</span>);</div>
<div class="line"><a id="l01623" name="l01623"></a><span class="lineno"> 1623</span>      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l01624" name="l01624"></a><span class="lineno"> 1624</span>    }</div>
<div class="line"><a id="l01625" name="l01625"></a><span class="lineno"> 1625</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01626" name="l01626"></a><span class="lineno"> 1626</span>  }</div>
<div class="line"><a id="l01627" name="l01627"></a><span class="lineno"> 1627</span>  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l01628" name="l01628"></a><span class="lineno"> 1628</span>}</div>
<div class="line"><a id="l01629" name="l01629"></a><span class="lineno"> 1629</span> </div>
<div class="line"><a id="l01630" name="l01630"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64InstrInfo.html#a9577820d8006811afa3d9713624c1e01"> 1630</a></span><span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1AArch64InstrInfo.html#a9577820d8006811afa3d9713624c1e01">AArch64InstrInfo::isLoadFromStackSlot</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l01631" name="l01631"></a><span class="lineno"> 1631</span>                                               <span class="keywordtype">int</span> &amp;FrameIndex)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01632" name="l01632"></a><span class="lineno"> 1632</span>  <span class="keywordflow">switch</span> (<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode()) {</div>
<div class="line"><a id="l01633" name="l01633"></a><span class="lineno"> 1633</span>  <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l01634" name="l01634"></a><span class="lineno"> 1634</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01635" name="l01635"></a><span class="lineno"> 1635</span>  <span class="keywordflow">case</span> AArch64::LDRWui:</div>
<div class="line"><a id="l01636" name="l01636"></a><span class="lineno"> 1636</span>  <span class="keywordflow">case</span> AArch64::LDRXui:</div>
<div class="line"><a id="l01637" name="l01637"></a><span class="lineno"> 1637</span>  <span class="keywordflow">case</span> AArch64::LDRBui:</div>
<div class="line"><a id="l01638" name="l01638"></a><span class="lineno"> 1638</span>  <span class="keywordflow">case</span> AArch64::LDRHui:</div>
<div class="line"><a id="l01639" name="l01639"></a><span class="lineno"> 1639</span>  <span class="keywordflow">case</span> AArch64::LDRSui:</div>
<div class="line"><a id="l01640" name="l01640"></a><span class="lineno"> 1640</span>  <span class="keywordflow">case</span> AArch64::LDRDui:</div>
<div class="line"><a id="l01641" name="l01641"></a><span class="lineno"> 1641</span>  <span class="keywordflow">case</span> AArch64::LDRQui:</div>
<div class="line"><a id="l01642" name="l01642"></a><span class="lineno"> 1642</span>    <span class="keywordflow">if</span> (<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getSubReg() == 0 &amp;&amp; <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1).isFI() &amp;&amp;</div>
<div class="line"><a id="l01643" name="l01643"></a><span class="lineno"> 1643</span>        <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(2).isImm() &amp;&amp; <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(2).getImm() == 0) {</div>
<div class="line"><a id="l01644" name="l01644"></a><span class="lineno"> 1644</span>      FrameIndex = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1).getIndex();</div>
<div class="line"><a id="l01645" name="l01645"></a><span class="lineno"> 1645</span>      <span class="keywordflow">return</span> <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg();</div>
<div class="line"><a id="l01646" name="l01646"></a><span class="lineno"> 1646</span>    }</div>
<div class="line"><a id="l01647" name="l01647"></a><span class="lineno"> 1647</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01648" name="l01648"></a><span class="lineno"> 1648</span>  }</div>
<div class="line"><a id="l01649" name="l01649"></a><span class="lineno"> 1649</span> </div>
<div class="line"><a id="l01650" name="l01650"></a><span class="lineno"> 1650</span>  <span class="keywordflow">return</span> 0;</div>
<div class="line"><a id="l01651" name="l01651"></a><span class="lineno"> 1651</span>}</div>
<div class="line"><a id="l01652" name="l01652"></a><span class="lineno"> 1652</span> </div>
<div class="line"><a id="l01653" name="l01653"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64InstrInfo.html#abb85cb5e394d43767d67d067075a7b4f"> 1653</a></span><span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1AArch64InstrInfo.html#abb85cb5e394d43767d67d067075a7b4f">AArch64InstrInfo::isStoreToStackSlot</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l01654" name="l01654"></a><span class="lineno"> 1654</span>                                              <span class="keywordtype">int</span> &amp;FrameIndex)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01655" name="l01655"></a><span class="lineno"> 1655</span>  <span class="keywordflow">switch</span> (<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode()) {</div>
<div class="line"><a id="l01656" name="l01656"></a><span class="lineno"> 1656</span>  <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l01657" name="l01657"></a><span class="lineno"> 1657</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01658" name="l01658"></a><span class="lineno"> 1658</span>  <span class="keywordflow">case</span> AArch64::STRWui:</div>
<div class="line"><a id="l01659" name="l01659"></a><span class="lineno"> 1659</span>  <span class="keywordflow">case</span> AArch64::STRXui:</div>
<div class="line"><a id="l01660" name="l01660"></a><span class="lineno"> 1660</span>  <span class="keywordflow">case</span> AArch64::STRBui:</div>
<div class="line"><a id="l01661" name="l01661"></a><span class="lineno"> 1661</span>  <span class="keywordflow">case</span> AArch64::STRHui:</div>
<div class="line"><a id="l01662" name="l01662"></a><span class="lineno"> 1662</span>  <span class="keywordflow">case</span> AArch64::STRSui:</div>
<div class="line"><a id="l01663" name="l01663"></a><span class="lineno"> 1663</span>  <span class="keywordflow">case</span> AArch64::STRDui:</div>
<div class="line"><a id="l01664" name="l01664"></a><span class="lineno"> 1664</span>  <span class="keywordflow">case</span> AArch64::STRQui:</div>
<div class="line"><a id="l01665" name="l01665"></a><span class="lineno"> 1665</span>    <span class="keywordflow">if</span> (<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getSubReg() == 0 &amp;&amp; <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1).isFI() &amp;&amp;</div>
<div class="line"><a id="l01666" name="l01666"></a><span class="lineno"> 1666</span>        <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(2).isImm() &amp;&amp; <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(2).getImm() == 0) {</div>
<div class="line"><a id="l01667" name="l01667"></a><span class="lineno"> 1667</span>      FrameIndex = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1).getIndex();</div>
<div class="line"><a id="l01668" name="l01668"></a><span class="lineno"> 1668</span>      <span class="keywordflow">return</span> <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg();</div>
<div class="line"><a id="l01669" name="l01669"></a><span class="lineno"> 1669</span>    }</div>
<div class="line"><a id="l01670" name="l01670"></a><span class="lineno"> 1670</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01671" name="l01671"></a><span class="lineno"> 1671</span>  }</div>
<div class="line"><a id="l01672" name="l01672"></a><span class="lineno"> 1672</span>  <span class="keywordflow">return</span> 0;</div>
<div class="line"><a id="l01673" name="l01673"></a><span class="lineno"> 1673</span>}</div>
<div class="line"><a id="l01674" name="l01674"></a><span class="lineno"> 1674</span><span class="comment"></span> </div>
<div class="line"><a id="l01675" name="l01675"></a><span class="lineno"> 1675</span><span class="comment">/// Check all MachineMemOperands for a hint to suppress pairing.</span></div>
<div class="line"><a id="l01676" name="l01676"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64InstrInfo.html#aaa692777da741a4f7da2822b9f154a42"> 1676</a></span><span class="comment"></span><span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AArch64InstrInfo.html#aaa692777da741a4f7da2822b9f154a42">AArch64InstrInfo::isLdStPairSuppressed</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) {</div>
<div class="line"><a id="l01677" name="l01677"></a><span class="lineno"> 1677</span>  <span class="keywordflow">return</span> <a class="code hl_function" href="namespacellvm.html#a61d13d6824ec46c31260a4fd0997eda0">llvm::any_of</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.memoperands(), [](<a class="code hl_class" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> *MMO) {</div>
<div class="line"><a id="l01678" name="l01678"></a><span class="lineno"> 1678</span>    return MMO-&gt;getFlags() &amp; MOSuppressPair;</div>
<div class="line"><a id="l01679" name="l01679"></a><span class="lineno"> 1679</span>  });</div>
<div class="line"><a id="l01680" name="l01680"></a><span class="lineno"> 1680</span>}</div>
<div class="line"><a id="l01681" name="l01681"></a><span class="lineno"> 1681</span><span class="comment"></span> </div>
<div class="line"><a id="l01682" name="l01682"></a><span class="lineno"> 1682</span><span class="comment">/// Set a flag on the first MachineMemOperand to suppress pairing.</span></div>
<div class="line"><a id="l01683" name="l01683"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64InstrInfo.html#ae2f38a334980a3888a4fc55b8e9542ac"> 1683</a></span><span class="comment"></span><span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1AArch64InstrInfo.html#ae2f38a334980a3888a4fc55b8e9542ac">AArch64InstrInfo::suppressLdStPair</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) {</div>
<div class="line"><a id="l01684" name="l01684"></a><span class="lineno"> 1684</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.memoperands_empty())</div>
<div class="line"><a id="l01685" name="l01685"></a><span class="lineno"> 1685</span>    <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l01686" name="l01686"></a><span class="lineno"> 1686</span>  (*<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.memoperands_begin())-&gt;setFlags(<a class="code hl_variable" href="namespacellvm.html#acecb758d131c550fcdf82d6211884138">MOSuppressPair</a>);</div>
<div class="line"><a id="l01687" name="l01687"></a><span class="lineno"> 1687</span>}</div>
<div class="line"><a id="l01688" name="l01688"></a><span class="lineno"> 1688</span><span class="comment"></span> </div>
<div class="line"><a id="l01689" name="l01689"></a><span class="lineno"> 1689</span><span class="comment">/// Check all MachineMemOperands for a hint that the load/store is strided.</span></div>
<div class="line"><a id="l01690" name="l01690"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64InstrInfo.html#a801e90197138f0d232f8efcf2426dd81"> 1690</a></span><span class="comment"></span><span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AArch64InstrInfo.html#a801e90197138f0d232f8efcf2426dd81">AArch64InstrInfo::isStridedAccess</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) {</div>
<div class="line"><a id="l01691" name="l01691"></a><span class="lineno"> 1691</span>  <span class="keywordflow">return</span> <a class="code hl_function" href="namespacellvm.html#a61d13d6824ec46c31260a4fd0997eda0">llvm::any_of</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.memoperands(), [](<a class="code hl_class" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> *MMO) {</div>
<div class="line"><a id="l01692" name="l01692"></a><span class="lineno"> 1692</span>    return MMO-&gt;getFlags() &amp; MOStridedAccess;</div>
<div class="line"><a id="l01693" name="l01693"></a><span class="lineno"> 1693</span>  });</div>
<div class="line"><a id="l01694" name="l01694"></a><span class="lineno"> 1694</span>}</div>
<div class="line"><a id="l01695" name="l01695"></a><span class="lineno"> 1695</span> </div>
<div class="line"><a id="l01696" name="l01696"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64InstrInfo.html#aaf6a746794da53626b45e8869bf9dac5"> 1696</a></span><span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AArch64InstrInfo.html#aaf6a746794da53626b45e8869bf9dac5">AArch64InstrInfo::isUnscaledLdSt</a>(<span class="keywordtype">unsigned</span> Opc) {</div>
<div class="line"><a id="l01697" name="l01697"></a><span class="lineno"> 1697</span>  <span class="keywordflow">switch</span> (Opc) {</div>
<div class="line"><a id="l01698" name="l01698"></a><span class="lineno"> 1698</span>  <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l01699" name="l01699"></a><span class="lineno"> 1699</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l01700" name="l01700"></a><span class="lineno"> 1700</span>  <span class="keywordflow">case</span> AArch64::STURSi:</div>
<div class="line"><a id="l01701" name="l01701"></a><span class="lineno"> 1701</span>  <span class="keywordflow">case</span> AArch64::STURDi:</div>
<div class="line"><a id="l01702" name="l01702"></a><span class="lineno"> 1702</span>  <span class="keywordflow">case</span> AArch64::STURQi:</div>
<div class="line"><a id="l01703" name="l01703"></a><span class="lineno"> 1703</span>  <span class="keywordflow">case</span> AArch64::STURBBi:</div>
<div class="line"><a id="l01704" name="l01704"></a><span class="lineno"> 1704</span>  <span class="keywordflow">case</span> AArch64::STURHHi:</div>
<div class="line"><a id="l01705" name="l01705"></a><span class="lineno"> 1705</span>  <span class="keywordflow">case</span> AArch64::STURWi:</div>
<div class="line"><a id="l01706" name="l01706"></a><span class="lineno"> 1706</span>  <span class="keywordflow">case</span> AArch64::STURXi:</div>
<div class="line"><a id="l01707" name="l01707"></a><span class="lineno"> 1707</span>  <span class="keywordflow">case</span> AArch64::LDURSi:</div>
<div class="line"><a id="l01708" name="l01708"></a><span class="lineno"> 1708</span>  <span class="keywordflow">case</span> AArch64::LDURDi:</div>
<div class="line"><a id="l01709" name="l01709"></a><span class="lineno"> 1709</span>  <span class="keywordflow">case</span> AArch64::LDURQi:</div>
<div class="line"><a id="l01710" name="l01710"></a><span class="lineno"> 1710</span>  <span class="keywordflow">case</span> AArch64::LDURWi:</div>
<div class="line"><a id="l01711" name="l01711"></a><span class="lineno"> 1711</span>  <span class="keywordflow">case</span> AArch64::LDURXi:</div>
<div class="line"><a id="l01712" name="l01712"></a><span class="lineno"> 1712</span>  <span class="keywordflow">case</span> AArch64::LDURSWi:</div>
<div class="line"><a id="l01713" name="l01713"></a><span class="lineno"> 1713</span>  <span class="keywordflow">case</span> AArch64::LDURHHi:</div>
<div class="line"><a id="l01714" name="l01714"></a><span class="lineno"> 1714</span>  <span class="keywordflow">case</span> AArch64::LDURBBi:</div>
<div class="line"><a id="l01715" name="l01715"></a><span class="lineno"> 1715</span>  <span class="keywordflow">case</span> AArch64::LDURSBWi:</div>
<div class="line"><a id="l01716" name="l01716"></a><span class="lineno"> 1716</span>  <span class="keywordflow">case</span> AArch64::LDURSHWi:</div>
<div class="line"><a id="l01717" name="l01717"></a><span class="lineno"> 1717</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l01718" name="l01718"></a><span class="lineno"> 1718</span>  }</div>
<div class="line"><a id="l01719" name="l01719"></a><span class="lineno"> 1719</span>}</div>
<div class="line"><a id="l01720" name="l01720"></a><span class="lineno"> 1720</span> </div>
<div class="line"><a id="l01721" name="l01721"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64InstrInfo.html#a66319864880e0ab3ae40570927171410"> 1721</a></span><a class="code hl_class" href="classllvm_1_1Optional.html">Optional&lt;unsigned&gt;</a> <a class="code hl_function" href="classllvm_1_1AArch64InstrInfo.html#a66319864880e0ab3ae40570927171410">AArch64InstrInfo::getUnscaledLdSt</a>(<span class="keywordtype">unsigned</span> Opc) {</div>
<div class="line"><a id="l01722" name="l01722"></a><span class="lineno"> 1722</span>  <span class="keywordflow">switch</span> (Opc) {</div>
<div class="line"><a id="l01723" name="l01723"></a><span class="lineno"> 1723</span>  <span class="keywordflow">default</span>: <span class="keywordflow">return</span> {};</div>
<div class="line"><a id="l01724" name="l01724"></a><span class="lineno"> 1724</span>  <span class="keywordflow">case</span> AArch64::PRFMui: <span class="keywordflow">return</span> AArch64::PRFUMi;</div>
<div class="line"><a id="l01725" name="l01725"></a><span class="lineno"> 1725</span>  <span class="keywordflow">case</span> AArch64::LDRXui: <span class="keywordflow">return</span> AArch64::LDURXi;</div>
<div class="line"><a id="l01726" name="l01726"></a><span class="lineno"> 1726</span>  <span class="keywordflow">case</span> AArch64::LDRWui: <span class="keywordflow">return</span> AArch64::LDURWi;</div>
<div class="line"><a id="l01727" name="l01727"></a><span class="lineno"> 1727</span>  <span class="keywordflow">case</span> AArch64::LDRBui: <span class="keywordflow">return</span> AArch64::LDURBi;</div>
<div class="line"><a id="l01728" name="l01728"></a><span class="lineno"> 1728</span>  <span class="keywordflow">case</span> AArch64::LDRHui: <span class="keywordflow">return</span> AArch64::LDURHi;</div>
<div class="line"><a id="l01729" name="l01729"></a><span class="lineno"> 1729</span>  <span class="keywordflow">case</span> AArch64::LDRSui: <span class="keywordflow">return</span> AArch64::LDURSi;</div>
<div class="line"><a id="l01730" name="l01730"></a><span class="lineno"> 1730</span>  <span class="keywordflow">case</span> AArch64::LDRDui: <span class="keywordflow">return</span> AArch64::LDURDi;</div>
<div class="line"><a id="l01731" name="l01731"></a><span class="lineno"> 1731</span>  <span class="keywordflow">case</span> AArch64::LDRQui: <span class="keywordflow">return</span> AArch64::LDURQi;</div>
<div class="line"><a id="l01732" name="l01732"></a><span class="lineno"> 1732</span>  <span class="keywordflow">case</span> AArch64::LDRBBui: <span class="keywordflow">return</span> AArch64::LDURBBi;</div>
<div class="line"><a id="l01733" name="l01733"></a><span class="lineno"> 1733</span>  <span class="keywordflow">case</span> AArch64::LDRHHui: <span class="keywordflow">return</span> AArch64::LDURHHi;</div>
<div class="line"><a id="l01734" name="l01734"></a><span class="lineno"> 1734</span>  <span class="keywordflow">case</span> AArch64::LDRSBXui: <span class="keywordflow">return</span> AArch64::LDURSBXi;</div>
<div class="line"><a id="l01735" name="l01735"></a><span class="lineno"> 1735</span>  <span class="keywordflow">case</span> AArch64::LDRSBWui: <span class="keywordflow">return</span> AArch64::LDURSBWi;</div>
<div class="line"><a id="l01736" name="l01736"></a><span class="lineno"> 1736</span>  <span class="keywordflow">case</span> AArch64::LDRSHXui: <span class="keywordflow">return</span> AArch64::LDURSHXi;</div>
<div class="line"><a id="l01737" name="l01737"></a><span class="lineno"> 1737</span>  <span class="keywordflow">case</span> AArch64::LDRSHWui: <span class="keywordflow">return</span> AArch64::LDURSHWi;</div>
<div class="line"><a id="l01738" name="l01738"></a><span class="lineno"> 1738</span>  <span class="keywordflow">case</span> AArch64::LDRSWui: <span class="keywordflow">return</span> AArch64::LDURSWi;</div>
<div class="line"><a id="l01739" name="l01739"></a><span class="lineno"> 1739</span>  <span class="keywordflow">case</span> AArch64::STRXui: <span class="keywordflow">return</span> AArch64::STURXi;</div>
<div class="line"><a id="l01740" name="l01740"></a><span class="lineno"> 1740</span>  <span class="keywordflow">case</span> AArch64::STRWui: <span class="keywordflow">return</span> AArch64::STURWi;</div>
<div class="line"><a id="l01741" name="l01741"></a><span class="lineno"> 1741</span>  <span class="keywordflow">case</span> AArch64::STRBui: <span class="keywordflow">return</span> AArch64::STURBi;</div>
<div class="line"><a id="l01742" name="l01742"></a><span class="lineno"> 1742</span>  <span class="keywordflow">case</span> AArch64::STRHui: <span class="keywordflow">return</span> AArch64::STURHi;</div>
<div class="line"><a id="l01743" name="l01743"></a><span class="lineno"> 1743</span>  <span class="keywordflow">case</span> AArch64::STRSui: <span class="keywordflow">return</span> AArch64::STURSi;</div>
<div class="line"><a id="l01744" name="l01744"></a><span class="lineno"> 1744</span>  <span class="keywordflow">case</span> AArch64::STRDui: <span class="keywordflow">return</span> AArch64::STURDi;</div>
<div class="line"><a id="l01745" name="l01745"></a><span class="lineno"> 1745</span>  <span class="keywordflow">case</span> AArch64::STRQui: <span class="keywordflow">return</span> AArch64::STURQi;</div>
<div class="line"><a id="l01746" name="l01746"></a><span class="lineno"> 1746</span>  <span class="keywordflow">case</span> AArch64::STRBBui: <span class="keywordflow">return</span> AArch64::STURBBi;</div>
<div class="line"><a id="l01747" name="l01747"></a><span class="lineno"> 1747</span>  <span class="keywordflow">case</span> AArch64::STRHHui: <span class="keywordflow">return</span> AArch64::STURHHi;</div>
<div class="line"><a id="l01748" name="l01748"></a><span class="lineno"> 1748</span>  }</div>
<div class="line"><a id="l01749" name="l01749"></a><span class="lineno"> 1749</span>}</div>
<div class="line"><a id="l01750" name="l01750"></a><span class="lineno"> 1750</span> </div>
<div class="line"><a id="l01751" name="l01751"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64InstrInfo.html#ac473d40b6b8803f2924e0c6751f51bf3"> 1751</a></span><span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1AArch64InstrInfo.html#ac473d40b6b8803f2924e0c6751f51bf3">AArch64InstrInfo::getLoadStoreImmIdx</a>(<span class="keywordtype">unsigned</span> Opc) {</div>
<div class="line"><a id="l01752" name="l01752"></a><span class="lineno"> 1752</span>  <span class="keywordflow">switch</span> (Opc) {</div>
<div class="line"><a id="l01753" name="l01753"></a><span class="lineno"> 1753</span>  <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l01754" name="l01754"></a><span class="lineno"> 1754</span>    <span class="keywordflow">return</span> 2;</div>
<div class="line"><a id="l01755" name="l01755"></a><span class="lineno"> 1755</span>  <span class="keywordflow">case</span> AArch64::LDPXi:</div>
<div class="line"><a id="l01756" name="l01756"></a><span class="lineno"> 1756</span>  <span class="keywordflow">case</span> AArch64::LDPDi:</div>
<div class="line"><a id="l01757" name="l01757"></a><span class="lineno"> 1757</span>  <span class="keywordflow">case</span> AArch64::STPXi:</div>
<div class="line"><a id="l01758" name="l01758"></a><span class="lineno"> 1758</span>  <span class="keywordflow">case</span> AArch64::STPDi:</div>
<div class="line"><a id="l01759" name="l01759"></a><span class="lineno"> 1759</span>  <span class="keywordflow">case</span> AArch64::LDNPXi:</div>
<div class="line"><a id="l01760" name="l01760"></a><span class="lineno"> 1760</span>  <span class="keywordflow">case</span> AArch64::LDNPDi:</div>
<div class="line"><a id="l01761" name="l01761"></a><span class="lineno"> 1761</span>  <span class="keywordflow">case</span> AArch64::STNPXi:</div>
<div class="line"><a id="l01762" name="l01762"></a><span class="lineno"> 1762</span>  <span class="keywordflow">case</span> AArch64::STNPDi:</div>
<div class="line"><a id="l01763" name="l01763"></a><span class="lineno"> 1763</span>  <span class="keywordflow">case</span> AArch64::LDPQi:</div>
<div class="line"><a id="l01764" name="l01764"></a><span class="lineno"> 1764</span>  <span class="keywordflow">case</span> AArch64::STPQi:</div>
<div class="line"><a id="l01765" name="l01765"></a><span class="lineno"> 1765</span>  <span class="keywordflow">case</span> AArch64::LDNPQi:</div>
<div class="line"><a id="l01766" name="l01766"></a><span class="lineno"> 1766</span>  <span class="keywordflow">case</span> AArch64::STNPQi:</div>
<div class="line"><a id="l01767" name="l01767"></a><span class="lineno"> 1767</span>  <span class="keywordflow">case</span> AArch64::LDPWi:</div>
<div class="line"><a id="l01768" name="l01768"></a><span class="lineno"> 1768</span>  <span class="keywordflow">case</span> AArch64::LDPSi:</div>
<div class="line"><a id="l01769" name="l01769"></a><span class="lineno"> 1769</span>  <span class="keywordflow">case</span> AArch64::STPWi:</div>
<div class="line"><a id="l01770" name="l01770"></a><span class="lineno"> 1770</span>  <span class="keywordflow">case</span> AArch64::STPSi:</div>
<div class="line"><a id="l01771" name="l01771"></a><span class="lineno"> 1771</span>  <span class="keywordflow">case</span> AArch64::LDNPWi:</div>
<div class="line"><a id="l01772" name="l01772"></a><span class="lineno"> 1772</span>  <span class="keywordflow">case</span> AArch64::LDNPSi:</div>
<div class="line"><a id="l01773" name="l01773"></a><span class="lineno"> 1773</span>  <span class="keywordflow">case</span> AArch64::STNPWi:</div>
<div class="line"><a id="l01774" name="l01774"></a><span class="lineno"> 1774</span>  <span class="keywordflow">case</span> AArch64::STNPSi:</div>
<div class="line"><a id="l01775" name="l01775"></a><span class="lineno"> 1775</span>  <span class="keywordflow">case</span> AArch64::LDG:</div>
<div class="line"><a id="l01776" name="l01776"></a><span class="lineno"> 1776</span>  <span class="keywordflow">case</span> AArch64::STGPi:</div>
<div class="line"><a id="l01777" name="l01777"></a><span class="lineno"> 1777</span>    <span class="keywordflow">return</span> 3;</div>
<div class="line"><a id="l01778" name="l01778"></a><span class="lineno"> 1778</span>  <span class="keywordflow">case</span> AArch64::ADDG:</div>
<div class="line"><a id="l01779" name="l01779"></a><span class="lineno"> 1779</span>  <span class="keywordflow">case</span> AArch64::STGOffset:</div>
<div class="line"><a id="l01780" name="l01780"></a><span class="lineno"> 1780</span>    <span class="keywordflow">return</span> 2;</div>
<div class="line"><a id="l01781" name="l01781"></a><span class="lineno"> 1781</span>  }</div>
<div class="line"><a id="l01782" name="l01782"></a><span class="lineno"> 1782</span>}</div>
<div class="line"><a id="l01783" name="l01783"></a><span class="lineno"> 1783</span> </div>
<div class="line"><a id="l01784" name="l01784"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64InstrInfo.html#a5c41685529bfa4394f6b8f15207809c1"> 1784</a></span><span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AArch64InstrInfo.html#a5c41685529bfa4394f6b8f15207809c1">AArch64InstrInfo::isPairableLdStInst</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) {</div>
<div class="line"><a id="l01785" name="l01785"></a><span class="lineno"> 1785</span>  <span class="keywordflow">switch</span> (<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode()) {</div>
<div class="line"><a id="l01786" name="l01786"></a><span class="lineno"> 1786</span>  <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l01787" name="l01787"></a><span class="lineno"> 1787</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l01788" name="l01788"></a><span class="lineno"> 1788</span>  <span class="comment">// Scaled instructions.</span></div>
<div class="line"><a id="l01789" name="l01789"></a><span class="lineno"> 1789</span>  <span class="keywordflow">case</span> AArch64::STRSui:</div>
<div class="line"><a id="l01790" name="l01790"></a><span class="lineno"> 1790</span>  <span class="keywordflow">case</span> AArch64::STRDui:</div>
<div class="line"><a id="l01791" name="l01791"></a><span class="lineno"> 1791</span>  <span class="keywordflow">case</span> AArch64::STRQui:</div>
<div class="line"><a id="l01792" name="l01792"></a><span class="lineno"> 1792</span>  <span class="keywordflow">case</span> AArch64::STRXui:</div>
<div class="line"><a id="l01793" name="l01793"></a><span class="lineno"> 1793</span>  <span class="keywordflow">case</span> AArch64::STRWui:</div>
<div class="line"><a id="l01794" name="l01794"></a><span class="lineno"> 1794</span>  <span class="keywordflow">case</span> AArch64::LDRSui:</div>
<div class="line"><a id="l01795" name="l01795"></a><span class="lineno"> 1795</span>  <span class="keywordflow">case</span> AArch64::LDRDui:</div>
<div class="line"><a id="l01796" name="l01796"></a><span class="lineno"> 1796</span>  <span class="keywordflow">case</span> AArch64::LDRQui:</div>
<div class="line"><a id="l01797" name="l01797"></a><span class="lineno"> 1797</span>  <span class="keywordflow">case</span> AArch64::LDRXui:</div>
<div class="line"><a id="l01798" name="l01798"></a><span class="lineno"> 1798</span>  <span class="keywordflow">case</span> AArch64::LDRWui:</div>
<div class="line"><a id="l01799" name="l01799"></a><span class="lineno"> 1799</span>  <span class="keywordflow">case</span> AArch64::LDRSWui:</div>
<div class="line"><a id="l01800" name="l01800"></a><span class="lineno"> 1800</span>  <span class="comment">// Unscaled instructions.</span></div>
<div class="line"><a id="l01801" name="l01801"></a><span class="lineno"> 1801</span>  <span class="keywordflow">case</span> AArch64::STURSi:</div>
<div class="line"><a id="l01802" name="l01802"></a><span class="lineno"> 1802</span>  <span class="keywordflow">case</span> AArch64::STURDi:</div>
<div class="line"><a id="l01803" name="l01803"></a><span class="lineno"> 1803</span>  <span class="keywordflow">case</span> AArch64::STURQi:</div>
<div class="line"><a id="l01804" name="l01804"></a><span class="lineno"> 1804</span>  <span class="keywordflow">case</span> AArch64::STURWi:</div>
<div class="line"><a id="l01805" name="l01805"></a><span class="lineno"> 1805</span>  <span class="keywordflow">case</span> AArch64::STURXi:</div>
<div class="line"><a id="l01806" name="l01806"></a><span class="lineno"> 1806</span>  <span class="keywordflow">case</span> AArch64::LDURSi:</div>
<div class="line"><a id="l01807" name="l01807"></a><span class="lineno"> 1807</span>  <span class="keywordflow">case</span> AArch64::LDURDi:</div>
<div class="line"><a id="l01808" name="l01808"></a><span class="lineno"> 1808</span>  <span class="keywordflow">case</span> AArch64::LDURQi:</div>
<div class="line"><a id="l01809" name="l01809"></a><span class="lineno"> 1809</span>  <span class="keywordflow">case</span> AArch64::LDURWi:</div>
<div class="line"><a id="l01810" name="l01810"></a><span class="lineno"> 1810</span>  <span class="keywordflow">case</span> AArch64::LDURXi:</div>
<div class="line"><a id="l01811" name="l01811"></a><span class="lineno"> 1811</span>  <span class="keywordflow">case</span> AArch64::LDURSWi:</div>
<div class="line"><a id="l01812" name="l01812"></a><span class="lineno"> 1812</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l01813" name="l01813"></a><span class="lineno"> 1813</span>  }</div>
<div class="line"><a id="l01814" name="l01814"></a><span class="lineno"> 1814</span>}</div>
<div class="line"><a id="l01815" name="l01815"></a><span class="lineno"> 1815</span> </div>
<div class="line"><a id="l01816" name="l01816"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64InstrInfo.html#a6effe3eb87233c936c9045b64d717b3a"> 1816</a></span><span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1AArch64InstrInfo.html#a6effe3eb87233c936c9045b64d717b3a">AArch64InstrInfo::convertToFlagSettingOpc</a>(<span class="keywordtype">unsigned</span> Opc,</div>
<div class="line"><a id="l01817" name="l01817"></a><span class="lineno"> 1817</span>                                                   <span class="keywordtype">bool</span> &amp;Is64Bit) {</div>
<div class="line"><a id="l01818" name="l01818"></a><span class="lineno"> 1818</span>  <span class="keywordflow">switch</span> (Opc) {</div>
<div class="line"><a id="l01819" name="l01819"></a><span class="lineno"> 1819</span>  <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l01820" name="l01820"></a><span class="lineno"> 1820</span>    <a class="code hl_define" href="llvm_2Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Opcode has no flag setting equivalent!&quot;</span>);</div>
<div class="line"><a id="l01821" name="l01821"></a><span class="lineno"> 1821</span>  <span class="comment">// 32-bit cases:</span></div>
<div class="line"><a id="l01822" name="l01822"></a><span class="lineno"> 1822</span>  <span class="keywordflow">case</span> AArch64::ADDWri:</div>
<div class="line"><a id="l01823" name="l01823"></a><span class="lineno"> 1823</span>    Is64Bit = <span class="keyword">false</span>;</div>
<div class="line"><a id="l01824" name="l01824"></a><span class="lineno"> 1824</span>    <span class="keywordflow">return</span> AArch64::ADDSWri;</div>
<div class="line"><a id="l01825" name="l01825"></a><span class="lineno"> 1825</span>  <span class="keywordflow">case</span> AArch64::ADDWrr:</div>
<div class="line"><a id="l01826" name="l01826"></a><span class="lineno"> 1826</span>    Is64Bit = <span class="keyword">false</span>;</div>
<div class="line"><a id="l01827" name="l01827"></a><span class="lineno"> 1827</span>    <span class="keywordflow">return</span> AArch64::ADDSWrr;</div>
<div class="line"><a id="l01828" name="l01828"></a><span class="lineno"> 1828</span>  <span class="keywordflow">case</span> AArch64::ADDWrs:</div>
<div class="line"><a id="l01829" name="l01829"></a><span class="lineno"> 1829</span>    Is64Bit = <span class="keyword">false</span>;</div>
<div class="line"><a id="l01830" name="l01830"></a><span class="lineno"> 1830</span>    <span class="keywordflow">return</span> AArch64::ADDSWrs;</div>
<div class="line"><a id="l01831" name="l01831"></a><span class="lineno"> 1831</span>  <span class="keywordflow">case</span> AArch64::ADDWrx:</div>
<div class="line"><a id="l01832" name="l01832"></a><span class="lineno"> 1832</span>    Is64Bit = <span class="keyword">false</span>;</div>
<div class="line"><a id="l01833" name="l01833"></a><span class="lineno"> 1833</span>    <span class="keywordflow">return</span> AArch64::ADDSWrx;</div>
<div class="line"><a id="l01834" name="l01834"></a><span class="lineno"> 1834</span>  <span class="keywordflow">case</span> AArch64::ANDWri:</div>
<div class="line"><a id="l01835" name="l01835"></a><span class="lineno"> 1835</span>    Is64Bit = <span class="keyword">false</span>;</div>
<div class="line"><a id="l01836" name="l01836"></a><span class="lineno"> 1836</span>    <span class="keywordflow">return</span> AArch64::ANDSWri;</div>
<div class="line"><a id="l01837" name="l01837"></a><span class="lineno"> 1837</span>  <span class="keywordflow">case</span> AArch64::ANDWrr:</div>
<div class="line"><a id="l01838" name="l01838"></a><span class="lineno"> 1838</span>    Is64Bit = <span class="keyword">false</span>;</div>
<div class="line"><a id="l01839" name="l01839"></a><span class="lineno"> 1839</span>    <span class="keywordflow">return</span> AArch64::ANDSWrr;</div>
<div class="line"><a id="l01840" name="l01840"></a><span class="lineno"> 1840</span>  <span class="keywordflow">case</span> AArch64::ANDWrs:</div>
<div class="line"><a id="l01841" name="l01841"></a><span class="lineno"> 1841</span>    Is64Bit = <span class="keyword">false</span>;</div>
<div class="line"><a id="l01842" name="l01842"></a><span class="lineno"> 1842</span>    <span class="keywordflow">return</span> AArch64::ANDSWrs;</div>
<div class="line"><a id="l01843" name="l01843"></a><span class="lineno"> 1843</span>  <span class="keywordflow">case</span> AArch64::BICWrr:</div>
<div class="line"><a id="l01844" name="l01844"></a><span class="lineno"> 1844</span>    Is64Bit = <span class="keyword">false</span>;</div>
<div class="line"><a id="l01845" name="l01845"></a><span class="lineno"> 1845</span>    <span class="keywordflow">return</span> AArch64::BICSWrr;</div>
<div class="line"><a id="l01846" name="l01846"></a><span class="lineno"> 1846</span>  <span class="keywordflow">case</span> AArch64::BICWrs:</div>
<div class="line"><a id="l01847" name="l01847"></a><span class="lineno"> 1847</span>    Is64Bit = <span class="keyword">false</span>;</div>
<div class="line"><a id="l01848" name="l01848"></a><span class="lineno"> 1848</span>    <span class="keywordflow">return</span> AArch64::BICSWrs;</div>
<div class="line"><a id="l01849" name="l01849"></a><span class="lineno"> 1849</span>  <span class="keywordflow">case</span> AArch64::SUBWri:</div>
<div class="line"><a id="l01850" name="l01850"></a><span class="lineno"> 1850</span>    Is64Bit = <span class="keyword">false</span>;</div>
<div class="line"><a id="l01851" name="l01851"></a><span class="lineno"> 1851</span>    <span class="keywordflow">return</span> AArch64::SUBSWri;</div>
<div class="line"><a id="l01852" name="l01852"></a><span class="lineno"> 1852</span>  <span class="keywordflow">case</span> AArch64::SUBWrr:</div>
<div class="line"><a id="l01853" name="l01853"></a><span class="lineno"> 1853</span>    Is64Bit = <span class="keyword">false</span>;</div>
<div class="line"><a id="l01854" name="l01854"></a><span class="lineno"> 1854</span>    <span class="keywordflow">return</span> AArch64::SUBSWrr;</div>
<div class="line"><a id="l01855" name="l01855"></a><span class="lineno"> 1855</span>  <span class="keywordflow">case</span> AArch64::SUBWrs:</div>
<div class="line"><a id="l01856" name="l01856"></a><span class="lineno"> 1856</span>    Is64Bit = <span class="keyword">false</span>;</div>
<div class="line"><a id="l01857" name="l01857"></a><span class="lineno"> 1857</span>    <span class="keywordflow">return</span> AArch64::SUBSWrs;</div>
<div class="line"><a id="l01858" name="l01858"></a><span class="lineno"> 1858</span>  <span class="keywordflow">case</span> AArch64::SUBWrx:</div>
<div class="line"><a id="l01859" name="l01859"></a><span class="lineno"> 1859</span>    Is64Bit = <span class="keyword">false</span>;</div>
<div class="line"><a id="l01860" name="l01860"></a><span class="lineno"> 1860</span>    <span class="keywordflow">return</span> AArch64::SUBSWrx;</div>
<div class="line"><a id="l01861" name="l01861"></a><span class="lineno"> 1861</span>  <span class="comment">// 64-bit cases:</span></div>
<div class="line"><a id="l01862" name="l01862"></a><span class="lineno"> 1862</span>  <span class="keywordflow">case</span> AArch64::ADDXri:</div>
<div class="line"><a id="l01863" name="l01863"></a><span class="lineno"> 1863</span>    Is64Bit = <span class="keyword">true</span>;</div>
<div class="line"><a id="l01864" name="l01864"></a><span class="lineno"> 1864</span>    <span class="keywordflow">return</span> AArch64::ADDSXri;</div>
<div class="line"><a id="l01865" name="l01865"></a><span class="lineno"> 1865</span>  <span class="keywordflow">case</span> AArch64::ADDXrr:</div>
<div class="line"><a id="l01866" name="l01866"></a><span class="lineno"> 1866</span>    Is64Bit = <span class="keyword">true</span>;</div>
<div class="line"><a id="l01867" name="l01867"></a><span class="lineno"> 1867</span>    <span class="keywordflow">return</span> AArch64::ADDSXrr;</div>
<div class="line"><a id="l01868" name="l01868"></a><span class="lineno"> 1868</span>  <span class="keywordflow">case</span> AArch64::ADDXrs:</div>
<div class="line"><a id="l01869" name="l01869"></a><span class="lineno"> 1869</span>    Is64Bit = <span class="keyword">true</span>;</div>
<div class="line"><a id="l01870" name="l01870"></a><span class="lineno"> 1870</span>    <span class="keywordflow">return</span> AArch64::ADDSXrs;</div>
<div class="line"><a id="l01871" name="l01871"></a><span class="lineno"> 1871</span>  <span class="keywordflow">case</span> AArch64::ADDXrx:</div>
<div class="line"><a id="l01872" name="l01872"></a><span class="lineno"> 1872</span>    Is64Bit = <span class="keyword">true</span>;</div>
<div class="line"><a id="l01873" name="l01873"></a><span class="lineno"> 1873</span>    <span class="keywordflow">return</span> AArch64::ADDSXrx;</div>
<div class="line"><a id="l01874" name="l01874"></a><span class="lineno"> 1874</span>  <span class="keywordflow">case</span> AArch64::ANDXri:</div>
<div class="line"><a id="l01875" name="l01875"></a><span class="lineno"> 1875</span>    Is64Bit = <span class="keyword">true</span>;</div>
<div class="line"><a id="l01876" name="l01876"></a><span class="lineno"> 1876</span>    <span class="keywordflow">return</span> AArch64::ANDSXri;</div>
<div class="line"><a id="l01877" name="l01877"></a><span class="lineno"> 1877</span>  <span class="keywordflow">case</span> AArch64::ANDXrr:</div>
<div class="line"><a id="l01878" name="l01878"></a><span class="lineno"> 1878</span>    Is64Bit = <span class="keyword">true</span>;</div>
<div class="line"><a id="l01879" name="l01879"></a><span class="lineno"> 1879</span>    <span class="keywordflow">return</span> AArch64::ANDSXrr;</div>
<div class="line"><a id="l01880" name="l01880"></a><span class="lineno"> 1880</span>  <span class="keywordflow">case</span> AArch64::ANDXrs:</div>
<div class="line"><a id="l01881" name="l01881"></a><span class="lineno"> 1881</span>    Is64Bit = <span class="keyword">true</span>;</div>
<div class="line"><a id="l01882" name="l01882"></a><span class="lineno"> 1882</span>    <span class="keywordflow">return</span> AArch64::ANDSXrs;</div>
<div class="line"><a id="l01883" name="l01883"></a><span class="lineno"> 1883</span>  <span class="keywordflow">case</span> AArch64::BICXrr:</div>
<div class="line"><a id="l01884" name="l01884"></a><span class="lineno"> 1884</span>    Is64Bit = <span class="keyword">true</span>;</div>
<div class="line"><a id="l01885" name="l01885"></a><span class="lineno"> 1885</span>    <span class="keywordflow">return</span> AArch64::BICSXrr;</div>
<div class="line"><a id="l01886" name="l01886"></a><span class="lineno"> 1886</span>  <span class="keywordflow">case</span> AArch64::BICXrs:</div>
<div class="line"><a id="l01887" name="l01887"></a><span class="lineno"> 1887</span>    Is64Bit = <span class="keyword">true</span>;</div>
<div class="line"><a id="l01888" name="l01888"></a><span class="lineno"> 1888</span>    <span class="keywordflow">return</span> AArch64::BICSXrs;</div>
<div class="line"><a id="l01889" name="l01889"></a><span class="lineno"> 1889</span>  <span class="keywordflow">case</span> AArch64::SUBXri:</div>
<div class="line"><a id="l01890" name="l01890"></a><span class="lineno"> 1890</span>    Is64Bit = <span class="keyword">true</span>;</div>
<div class="line"><a id="l01891" name="l01891"></a><span class="lineno"> 1891</span>    <span class="keywordflow">return</span> AArch64::SUBSXri;</div>
<div class="line"><a id="l01892" name="l01892"></a><span class="lineno"> 1892</span>  <span class="keywordflow">case</span> AArch64::SUBXrr:</div>
<div class="line"><a id="l01893" name="l01893"></a><span class="lineno"> 1893</span>    Is64Bit = <span class="keyword">true</span>;</div>
<div class="line"><a id="l01894" name="l01894"></a><span class="lineno"> 1894</span>    <span class="keywordflow">return</span> AArch64::SUBSXrr;</div>
<div class="line"><a id="l01895" name="l01895"></a><span class="lineno"> 1895</span>  <span class="keywordflow">case</span> AArch64::SUBXrs:</div>
<div class="line"><a id="l01896" name="l01896"></a><span class="lineno"> 1896</span>    Is64Bit = <span class="keyword">true</span>;</div>
<div class="line"><a id="l01897" name="l01897"></a><span class="lineno"> 1897</span>    <span class="keywordflow">return</span> AArch64::SUBSXrs;</div>
<div class="line"><a id="l01898" name="l01898"></a><span class="lineno"> 1898</span>  <span class="keywordflow">case</span> AArch64::SUBXrx:</div>
<div class="line"><a id="l01899" name="l01899"></a><span class="lineno"> 1899</span>    Is64Bit = <span class="keyword">true</span>;</div>
<div class="line"><a id="l01900" name="l01900"></a><span class="lineno"> 1900</span>    <span class="keywordflow">return</span> AArch64::SUBSXrx;</div>
<div class="line"><a id="l01901" name="l01901"></a><span class="lineno"> 1901</span>  }</div>
<div class="line"><a id="l01902" name="l01902"></a><span class="lineno"> 1902</span>}</div>
<div class="line"><a id="l01903" name="l01903"></a><span class="lineno"> 1903</span> </div>
<div class="line"><a id="l01904" name="l01904"></a><span class="lineno"> 1904</span><span class="comment">// Is this a candidate for ld/st merging or pairing?  For example, we don&#39;t</span></div>
<div class="line"><a id="l01905" name="l01905"></a><span class="lineno"> 1905</span><span class="comment">// touch volatiles or load/stores that have a hint to avoid pair formation.</span></div>
<div class="line"><a id="l01906" name="l01906"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64InstrInfo.html#af28ada2e1e13faab18ee3746c01e684c"> 1906</a></span><span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AArch64InstrInfo.html#af28ada2e1e13faab18ee3746c01e684c">AArch64InstrInfo::isCandidateToMergeOrPair</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01907" name="l01907"></a><span class="lineno"> 1907</span>  <span class="comment">// If this is a volatile load/store, don&#39;t mess with it.</span></div>
<div class="line"><a id="l01908" name="l01908"></a><span class="lineno"> 1908</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.hasOrderedMemoryRef())</div>
<div class="line"><a id="l01909" name="l01909"></a><span class="lineno"> 1909</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l01910" name="l01910"></a><span class="lineno"> 1910</span> </div>
<div class="line"><a id="l01911" name="l01911"></a><span class="lineno"> 1911</span>  <span class="comment">// Make sure this is a reg/fi+imm (as opposed to an address reloc).</span></div>
<div class="line"><a id="l01912" name="l01912"></a><span class="lineno"> 1912</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>((<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1).isReg() || <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1).isFI()) &amp;&amp;</div>
<div class="line"><a id="l01913" name="l01913"></a><span class="lineno"> 1913</span>         <span class="stringliteral">&quot;Expected a reg or frame index operand.&quot;</span>);</div>
<div class="line"><a id="l01914" name="l01914"></a><span class="lineno"> 1914</span>  <span class="keywordflow">if</span> (!<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(2).isImm())</div>
<div class="line"><a id="l01915" name="l01915"></a><span class="lineno"> 1915</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l01916" name="l01916"></a><span class="lineno"> 1916</span> </div>
<div class="line"><a id="l01917" name="l01917"></a><span class="lineno"> 1917</span>  <span class="comment">// Can&#39;t merge/pair if the instruction modifies the base register.</span></div>
<div class="line"><a id="l01918" name="l01918"></a><span class="lineno"> 1918</span>  <span class="comment">// e.g., ldr x0, [x0]</span></div>
<div class="line"><a id="l01919" name="l01919"></a><span class="lineno"> 1919</span>  <span class="comment">// This case will never occur with an FI base.</span></div>
<div class="line"><a id="l01920" name="l01920"></a><span class="lineno"> 1920</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1).isReg()) {</div>
<div class="line"><a id="l01921" name="l01921"></a><span class="lineno"> 1921</span>    <span class="keywordtype">unsigned</span> BaseReg = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1).getReg();</div>
<div class="line"><a id="l01922" name="l01922"></a><span class="lineno"> 1922</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a> = &amp;<a class="code hl_function" href="classllvm_1_1AArch64InstrInfo.html#a616fc69908b11c1c62addae537191ad4">getRegisterInfo</a>();</div>
<div class="line"><a id="l01923" name="l01923"></a><span class="lineno"> 1923</span>    <span class="keywordflow">if</span> (<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.modifiesRegister(BaseReg, <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>))</div>
<div class="line"><a id="l01924" name="l01924"></a><span class="lineno"> 1924</span>      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l01925" name="l01925"></a><span class="lineno"> 1925</span>  }</div>
<div class="line"><a id="l01926" name="l01926"></a><span class="lineno"> 1926</span> </div>
<div class="line"><a id="l01927" name="l01927"></a><span class="lineno"> 1927</span>  <span class="comment">// Check if this load/store has a hint to avoid pair formation.</span></div>
<div class="line"><a id="l01928" name="l01928"></a><span class="lineno"> 1928</span>  <span class="comment">// MachineMemOperands hints are set by the AArch64StorePairSuppress pass.</span></div>
<div class="line"><a id="l01929" name="l01929"></a><span class="lineno"> 1929</span>  <span class="keywordflow">if</span> (<a class="code hl_function" href="classllvm_1_1AArch64InstrInfo.html#aaa692777da741a4f7da2822b9f154a42">isLdStPairSuppressed</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>))</div>
<div class="line"><a id="l01930" name="l01930"></a><span class="lineno"> 1930</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l01931" name="l01931"></a><span class="lineno"> 1931</span> </div>
<div class="line"><a id="l01932" name="l01932"></a><span class="lineno"> 1932</span>  <span class="comment">// Do not pair any callee-save store/reload instructions in the</span></div>
<div class="line"><a id="l01933" name="l01933"></a><span class="lineno"> 1933</span>  <span class="comment">// prologue/epilogue if the CFI information encoded the operations as separate</span></div>
<div class="line"><a id="l01934" name="l01934"></a><span class="lineno"> 1934</span>  <span class="comment">// instructions, as that will cause the size of the actual prologue to mismatch</span></div>
<div class="line"><a id="l01935" name="l01935"></a><span class="lineno"> 1935</span>  <span class="comment">// with the prologue size recorded in the Windows CFI.</span></div>
<div class="line"><a id="l01936" name="l01936"></a><span class="lineno"> 1936</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCAsmInfo.html">MCAsmInfo</a> *MAI = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getMF()-&gt;getTarget().getMCAsmInfo();</div>
<div class="line"><a id="l01937" name="l01937"></a><span class="lineno"> 1937</span>  <span class="keywordtype">bool</span> NeedsWinCFI = MAI-&gt;<a class="code hl_function" href="classllvm_1_1MCAsmInfo.html#ac158349781823fe8ff9e02d3a3533d55">usesWindowsCFI</a>() &amp;&amp;</div>
<div class="line"><a id="l01938" name="l01938"></a><span class="lineno"> 1938</span>                     <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getMF()-&gt;getFunction().needsUnwindTableEntry();</div>
<div class="line"><a id="l01939" name="l01939"></a><span class="lineno"> 1939</span>  <span class="keywordflow">if</span> (NeedsWinCFI &amp;&amp; (<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getFlag(<a class="code hl_enumvalue" href="classllvm_1_1MachineInstr.html#aafacf84de1cb994a92dc045f4aa1d518a78f1067d270179dff7915b90a03ce237">MachineInstr::FrameSetup</a>) ||</div>
<div class="line"><a id="l01940" name="l01940"></a><span class="lineno"> 1940</span>                      <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getFlag(<a class="code hl_enumvalue" href="classllvm_1_1MachineInstr.html#aafacf84de1cb994a92dc045f4aa1d518a4e4e6764dc61dbf0e8f330644880480f">MachineInstr::FrameDestroy</a>)))</div>
<div class="line"><a id="l01941" name="l01941"></a><span class="lineno"> 1941</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l01942" name="l01942"></a><span class="lineno"> 1942</span> </div>
<div class="line"><a id="l01943" name="l01943"></a><span class="lineno"> 1943</span>  <span class="comment">// On some CPUs quad load/store pairs are slower than two single load/stores.</span></div>
<div class="line"><a id="l01944" name="l01944"></a><span class="lineno"> 1944</span>  <span class="keywordflow">if</span> (Subtarget.<a class="code hl_function" href="classllvm_1_1AArch64Subtarget.html#a0540eedabb0623aadce9d088ea928240">isPaired128Slow</a>()) {</div>
<div class="line"><a id="l01945" name="l01945"></a><span class="lineno"> 1945</span>    <span class="keywordflow">switch</span> (<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode()) {</div>
<div class="line"><a id="l01946" name="l01946"></a><span class="lineno"> 1946</span>    <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l01947" name="l01947"></a><span class="lineno"> 1947</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01948" name="l01948"></a><span class="lineno"> 1948</span>    <span class="keywordflow">case</span> AArch64::LDURQi:</div>
<div class="line"><a id="l01949" name="l01949"></a><span class="lineno"> 1949</span>    <span class="keywordflow">case</span> AArch64::STURQi:</div>
<div class="line"><a id="l01950" name="l01950"></a><span class="lineno"> 1950</span>    <span class="keywordflow">case</span> AArch64::LDRQui:</div>
<div class="line"><a id="l01951" name="l01951"></a><span class="lineno"> 1951</span>    <span class="keywordflow">case</span> AArch64::STRQui:</div>
<div class="line"><a id="l01952" name="l01952"></a><span class="lineno"> 1952</span>      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l01953" name="l01953"></a><span class="lineno"> 1953</span>    }</div>
<div class="line"><a id="l01954" name="l01954"></a><span class="lineno"> 1954</span>  }</div>
<div class="line"><a id="l01955" name="l01955"></a><span class="lineno"> 1955</span> </div>
<div class="line"><a id="l01956" name="l01956"></a><span class="lineno"> 1956</span>  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l01957" name="l01957"></a><span class="lineno"> 1957</span>}</div>
<div class="line"><a id="l01958" name="l01958"></a><span class="lineno"> 1958</span> </div>
<div class="line"><a id="l01959" name="l01959"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64InstrInfo.html#afdd56180b2e41499346807b9e9cb88e0"> 1959</a></span><span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AArch64InstrInfo.html#afdd56180b2e41499346807b9e9cb88e0">AArch64InstrInfo::getMemOperandWithOffset</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;LdSt,</div>
<div class="line"><a id="l01960" name="l01960"></a><span class="lineno"> 1960</span>                                          <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *&amp;BaseOp,</div>
<div class="line"><a id="l01961" name="l01961"></a><span class="lineno"> 1961</span>                                          int64_t &amp;Offset,</div>
<div class="line"><a id="l01962" name="l01962"></a><span class="lineno"> 1962</span>                                          <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01963" name="l01963"></a><span class="lineno"> 1963</span>  <span class="keywordtype">unsigned</span> Width;</div>
<div class="line"><a id="l01964" name="l01964"></a><span class="lineno"> 1964</span>  <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1AArch64InstrInfo.html#a0c43809149057dffbf66267b7f9e02c6">getMemOperandWithOffsetWidth</a>(LdSt, BaseOp, Offset, Width, <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>);</div>
<div class="line"><a id="l01965" name="l01965"></a><span class="lineno"> 1965</span>}</div>
<div class="line"><a id="l01966" name="l01966"></a><span class="lineno"> 1966</span> </div>
<div class="line"><a id="l01967" name="l01967"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64InstrInfo.html#a0c43809149057dffbf66267b7f9e02c6"> 1967</a></span><span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AArch64InstrInfo.html#a0c43809149057dffbf66267b7f9e02c6">AArch64InstrInfo::getMemOperandWithOffsetWidth</a>(</div>
<div class="line"><a id="l01968" name="l01968"></a><span class="lineno"> 1968</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;LdSt, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *&amp;BaseOp, int64_t &amp;Offset,</div>
<div class="line"><a id="l01969" name="l01969"></a><span class="lineno"> 1969</span>    <span class="keywordtype">unsigned</span> &amp;Width, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01970" name="l01970"></a><span class="lineno"> 1970</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(LdSt.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#a17f5d15a7320dec2cfefb6617f711ab7">mayLoadOrStore</a>() &amp;&amp; <span class="stringliteral">&quot;Expected a memory operation.&quot;</span>);</div>
<div class="line"><a id="l01971" name="l01971"></a><span class="lineno"> 1971</span>  <span class="comment">// Handle only loads/stores with base register followed by immediate offset.</span></div>
<div class="line"><a id="l01972" name="l01972"></a><span class="lineno"> 1972</span>  <span class="keywordflow">if</span> (LdSt.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#a56b7fed94faeb5bc67ee2b71608d2665">getNumExplicitOperands</a>() == 3) {</div>
<div class="line"><a id="l01973" name="l01973"></a><span class="lineno"> 1973</span>    <span class="comment">// Non-paired instruction (e.g., ldr x1, [x0, #8]).</span></div>
<div class="line"><a id="l01974" name="l01974"></a><span class="lineno"> 1974</span>    <span class="keywordflow">if</span> ((!LdSt.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ad67c9230577a0b640c52852c75c93939">getOperand</a>(1).<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>() &amp;&amp; !LdSt.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ad67c9230577a0b640c52852c75c93939">getOperand</a>(1).<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ad7213433bd60dc33020246384dc18b9b">isFI</a>()) ||</div>
<div class="line"><a id="l01975" name="l01975"></a><span class="lineno"> 1975</span>        !LdSt.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ad67c9230577a0b640c52852c75c93939">getOperand</a>(2).<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a76f61c6784df6dc8402a8b9011041926">isImm</a>())</div>
<div class="line"><a id="l01976" name="l01976"></a><span class="lineno"> 1976</span>      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l01977" name="l01977"></a><span class="lineno"> 1977</span>  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (LdSt.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#a56b7fed94faeb5bc67ee2b71608d2665">getNumExplicitOperands</a>() == 4) {</div>
<div class="line"><a id="l01978" name="l01978"></a><span class="lineno"> 1978</span>    <span class="comment">// Paired instruction (e.g., ldp x1, x2, [x0, #8]).</span></div>
<div class="line"><a id="l01979" name="l01979"></a><span class="lineno"> 1979</span>    <span class="keywordflow">if</span> (!LdSt.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ad67c9230577a0b640c52852c75c93939">getOperand</a>(1).<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>() ||</div>
<div class="line"><a id="l01980" name="l01980"></a><span class="lineno"> 1980</span>        (!LdSt.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ad67c9230577a0b640c52852c75c93939">getOperand</a>(2).<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>() &amp;&amp; !LdSt.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ad67c9230577a0b640c52852c75c93939">getOperand</a>(2).<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ad7213433bd60dc33020246384dc18b9b">isFI</a>()) ||</div>
<div class="line"><a id="l01981" name="l01981"></a><span class="lineno"> 1981</span>        !LdSt.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ad67c9230577a0b640c52852c75c93939">getOperand</a>(3).<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a76f61c6784df6dc8402a8b9011041926">isImm</a>())</div>
<div class="line"><a id="l01982" name="l01982"></a><span class="lineno"> 1982</span>      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l01983" name="l01983"></a><span class="lineno"> 1983</span>  } <span class="keywordflow">else</span></div>
<div class="line"><a id="l01984" name="l01984"></a><span class="lineno"> 1984</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l01985" name="l01985"></a><span class="lineno"> 1985</span> </div>
<div class="line"><a id="l01986" name="l01986"></a><span class="lineno"> 1986</span>  <span class="comment">// Get the scaling factor for the instruction and set the width for the</span></div>
<div class="line"><a id="l01987" name="l01987"></a><span class="lineno"> 1987</span>  <span class="comment">// instruction.</span></div>
<div class="line"><a id="l01988" name="l01988"></a><span class="lineno"> 1988</span>  <span class="keywordtype">unsigned</span> Scale = 0;</div>
<div class="line"><a id="l01989" name="l01989"></a><span class="lineno"> 1989</span>  int64_t Dummy1, Dummy2;</div>
<div class="line"><a id="l01990" name="l01990"></a><span class="lineno"> 1990</span> </div>
<div class="line"><a id="l01991" name="l01991"></a><span class="lineno"> 1991</span>  <span class="comment">// If this returns false, then it&#39;s an instruction we don&#39;t want to handle.</span></div>
<div class="line"><a id="l01992" name="l01992"></a><span class="lineno"> 1992</span>  <span class="keywordflow">if</span> (!<a class="code hl_function" href="classllvm_1_1AArch64InstrInfo.html#a90a4ab08ffab80a46e6d828f10c49105">getMemOpInfo</a>(LdSt.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>(), Scale, Width, Dummy1, Dummy2))</div>
<div class="line"><a id="l01993" name="l01993"></a><span class="lineno"> 1993</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l01994" name="l01994"></a><span class="lineno"> 1994</span> </div>
<div class="line"><a id="l01995" name="l01995"></a><span class="lineno"> 1995</span>  <span class="comment">// Compute the offset. Offset is calculated as the immediate operand</span></div>
<div class="line"><a id="l01996" name="l01996"></a><span class="lineno"> 1996</span>  <span class="comment">// multiplied by the scaling factor. Unscaled instructions have scaling factor</span></div>
<div class="line"><a id="l01997" name="l01997"></a><span class="lineno"> 1997</span>  <span class="comment">// set to 1.</span></div>
<div class="line"><a id="l01998" name="l01998"></a><span class="lineno"> 1998</span>  <span class="keywordflow">if</span> (LdSt.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#a56b7fed94faeb5bc67ee2b71608d2665">getNumExplicitOperands</a>() == 3) {</div>
<div class="line"><a id="l01999" name="l01999"></a><span class="lineno"> 1999</span>    BaseOp = &amp;LdSt.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ad67c9230577a0b640c52852c75c93939">getOperand</a>(1);</div>
<div class="line"><a id="l02000" name="l02000"></a><span class="lineno"> 2000</span>    Offset = LdSt.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ad67c9230577a0b640c52852c75c93939">getOperand</a>(2).<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>() * Scale;</div>
<div class="line"><a id="l02001" name="l02001"></a><span class="lineno"> 2001</span>  } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l02002" name="l02002"></a><span class="lineno"> 2002</span>    <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(LdSt.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#a56b7fed94faeb5bc67ee2b71608d2665">getNumExplicitOperands</a>() == 4 &amp;&amp; <span class="stringliteral">&quot;invalid number of operands&quot;</span>);</div>
<div class="line"><a id="l02003" name="l02003"></a><span class="lineno"> 2003</span>    BaseOp = &amp;LdSt.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ad67c9230577a0b640c52852c75c93939">getOperand</a>(2);</div>
<div class="line"><a id="l02004" name="l02004"></a><span class="lineno"> 2004</span>    Offset = LdSt.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ad67c9230577a0b640c52852c75c93939">getOperand</a>(3).<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>() * Scale;</div>
<div class="line"><a id="l02005" name="l02005"></a><span class="lineno"> 2005</span>  }</div>
<div class="line"><a id="l02006" name="l02006"></a><span class="lineno"> 2006</span> </div>
<div class="line"><a id="l02007" name="l02007"></a><span class="lineno"> 2007</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>((BaseOp-&gt;<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>() || BaseOp-&gt;<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ad7213433bd60dc33020246384dc18b9b">isFI</a>()) &amp;&amp;</div>
<div class="line"><a id="l02008" name="l02008"></a><span class="lineno"> 2008</span>         <span class="stringliteral">&quot;getMemOperandWithOffset only supports base &quot;</span></div>
<div class="line"><a id="l02009" name="l02009"></a><span class="lineno"> 2009</span>         <span class="stringliteral">&quot;operands of type register or frame index.&quot;</span>);</div>
<div class="line"><a id="l02010" name="l02010"></a><span class="lineno"> 2010</span> </div>
<div class="line"><a id="l02011" name="l02011"></a><span class="lineno"> 2011</span>  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l02012" name="l02012"></a><span class="lineno"> 2012</span>}</div>
<div class="line"><a id="l02013" name="l02013"></a><span class="lineno"> 2013</span> </div>
<div class="line"><a id="l02014" name="l02014"></a><span class="lineno"> 2014</span><a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;</div>
<div class="line"><a id="l02015" name="l02015"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64InstrInfo.html#a9f95e557fb675ab6ef80f2fc4b8b3e01"> 2015</a></span><a class="code hl_function" href="classllvm_1_1AArch64InstrInfo.html#a9f95e557fb675ab6ef80f2fc4b8b3e01">AArch64InstrInfo::getMemOpBaseRegImmOfsOffsetOperand</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;LdSt)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l02016" name="l02016"></a><span class="lineno"> 2016</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(LdSt.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#a17f5d15a7320dec2cfefb6617f711ab7">mayLoadOrStore</a>() &amp;&amp; <span class="stringliteral">&quot;Expected a memory operation.&quot;</span>);</div>
<div class="line"><a id="l02017" name="l02017"></a><span class="lineno"> 2017</span>  <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;OfsOp = LdSt.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ad67c9230577a0b640c52852c75c93939">getOperand</a>(LdSt.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#a56b7fed94faeb5bc67ee2b71608d2665">getNumExplicitOperands</a>() - 1);</div>
<div class="line"><a id="l02018" name="l02018"></a><span class="lineno"> 2018</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(OfsOp.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a76f61c6784df6dc8402a8b9011041926">isImm</a>() &amp;&amp; <span class="stringliteral">&quot;Offset operand wasn&#39;t immediate.&quot;</span>);</div>
<div class="line"><a id="l02019" name="l02019"></a><span class="lineno"> 2019</span>  <span class="keywordflow">return</span> OfsOp;</div>
<div class="line"><a id="l02020" name="l02020"></a><span class="lineno"> 2020</span>}</div>
<div class="line"><a id="l02021" name="l02021"></a><span class="lineno"> 2021</span> </div>
<div class="line"><a id="l02022" name="l02022"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64InstrInfo.html#a90a4ab08ffab80a46e6d828f10c49105"> 2022</a></span><span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AArch64InstrInfo.html#a90a4ab08ffab80a46e6d828f10c49105">AArch64InstrInfo::getMemOpInfo</a>(<span class="keywordtype">unsigned</span> Opcode, <span class="keywordtype">unsigned</span> &amp;Scale,</div>
<div class="line"><a id="l02023" name="l02023"></a><span class="lineno"> 2023</span>                                    <span class="keywordtype">unsigned</span> &amp;Width, int64_t &amp;MinOffset,</div>
<div class="line"><a id="l02024" name="l02024"></a><span class="lineno"> 2024</span>                                    int64_t &amp;MaxOffset) {</div>
<div class="line"><a id="l02025" name="l02025"></a><span class="lineno"> 2025</span>  <span class="keywordflow">switch</span> (Opcode) {</div>
<div class="line"><a id="l02026" name="l02026"></a><span class="lineno"> 2026</span>  <span class="comment">// Not a memory operation or something we want to handle.</span></div>
<div class="line"><a id="l02027" name="l02027"></a><span class="lineno"> 2027</span>  <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l02028" name="l02028"></a><span class="lineno"> 2028</span>    Scale = Width = 0;</div>
<div class="line"><a id="l02029" name="l02029"></a><span class="lineno"> 2029</span>    MinOffset = MaxOffset = 0;</div>
<div class="line"><a id="l02030" name="l02030"></a><span class="lineno"> 2030</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l02031" name="l02031"></a><span class="lineno"> 2031</span>  <span class="keywordflow">case</span> AArch64::STRWpost:</div>
<div class="line"><a id="l02032" name="l02032"></a><span class="lineno"> 2032</span>  <span class="keywordflow">case</span> AArch64::LDRWpost:</div>
<div class="line"><a id="l02033" name="l02033"></a><span class="lineno"> 2033</span>    Width = 32;</div>
<div class="line"><a id="l02034" name="l02034"></a><span class="lineno"> 2034</span>    Scale = 4;</div>
<div class="line"><a id="l02035" name="l02035"></a><span class="lineno"> 2035</span>    MinOffset = -256;</div>
<div class="line"><a id="l02036" name="l02036"></a><span class="lineno"> 2036</span>    MaxOffset = 255;</div>
<div class="line"><a id="l02037" name="l02037"></a><span class="lineno"> 2037</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l02038" name="l02038"></a><span class="lineno"> 2038</span>  <span class="keywordflow">case</span> AArch64::LDURQi:</div>
<div class="line"><a id="l02039" name="l02039"></a><span class="lineno"> 2039</span>  <span class="keywordflow">case</span> AArch64::STURQi:</div>
<div class="line"><a id="l02040" name="l02040"></a><span class="lineno"> 2040</span>    Width = 16;</div>
<div class="line"><a id="l02041" name="l02041"></a><span class="lineno"> 2041</span>    Scale = 1;</div>
<div class="line"><a id="l02042" name="l02042"></a><span class="lineno"> 2042</span>    MinOffset = -256;</div>
<div class="line"><a id="l02043" name="l02043"></a><span class="lineno"> 2043</span>    MaxOffset = 255;</div>
<div class="line"><a id="l02044" name="l02044"></a><span class="lineno"> 2044</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l02045" name="l02045"></a><span class="lineno"> 2045</span>  <span class="keywordflow">case</span> AArch64::PRFUMi:</div>
<div class="line"><a id="l02046" name="l02046"></a><span class="lineno"> 2046</span>  <span class="keywordflow">case</span> AArch64::LDURXi:</div>
<div class="line"><a id="l02047" name="l02047"></a><span class="lineno"> 2047</span>  <span class="keywordflow">case</span> AArch64::LDURDi:</div>
<div class="line"><a id="l02048" name="l02048"></a><span class="lineno"> 2048</span>  <span class="keywordflow">case</span> AArch64::STURXi:</div>
<div class="line"><a id="l02049" name="l02049"></a><span class="lineno"> 2049</span>  <span class="keywordflow">case</span> AArch64::STURDi:</div>
<div class="line"><a id="l02050" name="l02050"></a><span class="lineno"> 2050</span>    Width = 8;</div>
<div class="line"><a id="l02051" name="l02051"></a><span class="lineno"> 2051</span>    Scale = 1;</div>
<div class="line"><a id="l02052" name="l02052"></a><span class="lineno"> 2052</span>    MinOffset = -256;</div>
<div class="line"><a id="l02053" name="l02053"></a><span class="lineno"> 2053</span>    MaxOffset = 255;</div>
<div class="line"><a id="l02054" name="l02054"></a><span class="lineno"> 2054</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l02055" name="l02055"></a><span class="lineno"> 2055</span>  <span class="keywordflow">case</span> AArch64::LDURWi:</div>
<div class="line"><a id="l02056" name="l02056"></a><span class="lineno"> 2056</span>  <span class="keywordflow">case</span> AArch64::LDURSi:</div>
<div class="line"><a id="l02057" name="l02057"></a><span class="lineno"> 2057</span>  <span class="keywordflow">case</span> AArch64::LDURSWi:</div>
<div class="line"><a id="l02058" name="l02058"></a><span class="lineno"> 2058</span>  <span class="keywordflow">case</span> AArch64::STURWi:</div>
<div class="line"><a id="l02059" name="l02059"></a><span class="lineno"> 2059</span>  <span class="keywordflow">case</span> AArch64::STURSi:</div>
<div class="line"><a id="l02060" name="l02060"></a><span class="lineno"> 2060</span>    Width = 4;</div>
<div class="line"><a id="l02061" name="l02061"></a><span class="lineno"> 2061</span>    Scale = 1;</div>
<div class="line"><a id="l02062" name="l02062"></a><span class="lineno"> 2062</span>    MinOffset = -256;</div>
<div class="line"><a id="l02063" name="l02063"></a><span class="lineno"> 2063</span>    MaxOffset = 255;</div>
<div class="line"><a id="l02064" name="l02064"></a><span class="lineno"> 2064</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l02065" name="l02065"></a><span class="lineno"> 2065</span>  <span class="keywordflow">case</span> AArch64::LDURHi:</div>
<div class="line"><a id="l02066" name="l02066"></a><span class="lineno"> 2066</span>  <span class="keywordflow">case</span> AArch64::LDURHHi:</div>
<div class="line"><a id="l02067" name="l02067"></a><span class="lineno"> 2067</span>  <span class="keywordflow">case</span> AArch64::LDURSHXi:</div>
<div class="line"><a id="l02068" name="l02068"></a><span class="lineno"> 2068</span>  <span class="keywordflow">case</span> AArch64::LDURSHWi:</div>
<div class="line"><a id="l02069" name="l02069"></a><span class="lineno"> 2069</span>  <span class="keywordflow">case</span> AArch64::STURHi:</div>
<div class="line"><a id="l02070" name="l02070"></a><span class="lineno"> 2070</span>  <span class="keywordflow">case</span> AArch64::STURHHi:</div>
<div class="line"><a id="l02071" name="l02071"></a><span class="lineno"> 2071</span>    Width = 2;</div>
<div class="line"><a id="l02072" name="l02072"></a><span class="lineno"> 2072</span>    Scale = 1;</div>
<div class="line"><a id="l02073" name="l02073"></a><span class="lineno"> 2073</span>    MinOffset = -256;</div>
<div class="line"><a id="l02074" name="l02074"></a><span class="lineno"> 2074</span>    MaxOffset = 255;</div>
<div class="line"><a id="l02075" name="l02075"></a><span class="lineno"> 2075</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l02076" name="l02076"></a><span class="lineno"> 2076</span>  <span class="keywordflow">case</span> AArch64::LDURBi:</div>
<div class="line"><a id="l02077" name="l02077"></a><span class="lineno"> 2077</span>  <span class="keywordflow">case</span> AArch64::LDURBBi:</div>
<div class="line"><a id="l02078" name="l02078"></a><span class="lineno"> 2078</span>  <span class="keywordflow">case</span> AArch64::LDURSBXi:</div>
<div class="line"><a id="l02079" name="l02079"></a><span class="lineno"> 2079</span>  <span class="keywordflow">case</span> AArch64::LDURSBWi:</div>
<div class="line"><a id="l02080" name="l02080"></a><span class="lineno"> 2080</span>  <span class="keywordflow">case</span> AArch64::STURBi:</div>
<div class="line"><a id="l02081" name="l02081"></a><span class="lineno"> 2081</span>  <span class="keywordflow">case</span> AArch64::STURBBi:</div>
<div class="line"><a id="l02082" name="l02082"></a><span class="lineno"> 2082</span>    Width = 1;</div>
<div class="line"><a id="l02083" name="l02083"></a><span class="lineno"> 2083</span>    Scale = 1;</div>
<div class="line"><a id="l02084" name="l02084"></a><span class="lineno"> 2084</span>    MinOffset = -256;</div>
<div class="line"><a id="l02085" name="l02085"></a><span class="lineno"> 2085</span>    MaxOffset = 255;</div>
<div class="line"><a id="l02086" name="l02086"></a><span class="lineno"> 2086</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l02087" name="l02087"></a><span class="lineno"> 2087</span>  <span class="keywordflow">case</span> AArch64::LDPQi:</div>
<div class="line"><a id="l02088" name="l02088"></a><span class="lineno"> 2088</span>  <span class="keywordflow">case</span> AArch64::LDNPQi:</div>
<div class="line"><a id="l02089" name="l02089"></a><span class="lineno"> 2089</span>  <span class="keywordflow">case</span> AArch64::STPQi:</div>
<div class="line"><a id="l02090" name="l02090"></a><span class="lineno"> 2090</span>  <span class="keywordflow">case</span> AArch64::STNPQi:</div>
<div class="line"><a id="l02091" name="l02091"></a><span class="lineno"> 2091</span>    Scale = 16;</div>
<div class="line"><a id="l02092" name="l02092"></a><span class="lineno"> 2092</span>    Width = 32;</div>
<div class="line"><a id="l02093" name="l02093"></a><span class="lineno"> 2093</span>    MinOffset = -64;</div>
<div class="line"><a id="l02094" name="l02094"></a><span class="lineno"> 2094</span>    MaxOffset = 63;</div>
<div class="line"><a id="l02095" name="l02095"></a><span class="lineno"> 2095</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l02096" name="l02096"></a><span class="lineno"> 2096</span>  <span class="keywordflow">case</span> AArch64::LDRQui:</div>
<div class="line"><a id="l02097" name="l02097"></a><span class="lineno"> 2097</span>  <span class="keywordflow">case</span> AArch64::STRQui:</div>
<div class="line"><a id="l02098" name="l02098"></a><span class="lineno"> 2098</span>    Scale = Width = 16;</div>
<div class="line"><a id="l02099" name="l02099"></a><span class="lineno"> 2099</span>    MinOffset = 0;</div>
<div class="line"><a id="l02100" name="l02100"></a><span class="lineno"> 2100</span>    MaxOffset = 4095;</div>
<div class="line"><a id="l02101" name="l02101"></a><span class="lineno"> 2101</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l02102" name="l02102"></a><span class="lineno"> 2102</span>  <span class="keywordflow">case</span> AArch64::LDPXi:</div>
<div class="line"><a id="l02103" name="l02103"></a><span class="lineno"> 2103</span>  <span class="keywordflow">case</span> AArch64::LDPDi:</div>
<div class="line"><a id="l02104" name="l02104"></a><span class="lineno"> 2104</span>  <span class="keywordflow">case</span> AArch64::LDNPXi:</div>
<div class="line"><a id="l02105" name="l02105"></a><span class="lineno"> 2105</span>  <span class="keywordflow">case</span> AArch64::LDNPDi:</div>
<div class="line"><a id="l02106" name="l02106"></a><span class="lineno"> 2106</span>  <span class="keywordflow">case</span> AArch64::STPXi:</div>
<div class="line"><a id="l02107" name="l02107"></a><span class="lineno"> 2107</span>  <span class="keywordflow">case</span> AArch64::STPDi:</div>
<div class="line"><a id="l02108" name="l02108"></a><span class="lineno"> 2108</span>  <span class="keywordflow">case</span> AArch64::STNPXi:</div>
<div class="line"><a id="l02109" name="l02109"></a><span class="lineno"> 2109</span>  <span class="keywordflow">case</span> AArch64::STNPDi:</div>
<div class="line"><a id="l02110" name="l02110"></a><span class="lineno"> 2110</span>    Scale = 8;</div>
<div class="line"><a id="l02111" name="l02111"></a><span class="lineno"> 2111</span>    Width = 16;</div>
<div class="line"><a id="l02112" name="l02112"></a><span class="lineno"> 2112</span>    MinOffset = -64;</div>
<div class="line"><a id="l02113" name="l02113"></a><span class="lineno"> 2113</span>    MaxOffset = 63;</div>
<div class="line"><a id="l02114" name="l02114"></a><span class="lineno"> 2114</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l02115" name="l02115"></a><span class="lineno"> 2115</span>  <span class="keywordflow">case</span> AArch64::PRFMui:</div>
<div class="line"><a id="l02116" name="l02116"></a><span class="lineno"> 2116</span>  <span class="keywordflow">case</span> AArch64::LDRXui:</div>
<div class="line"><a id="l02117" name="l02117"></a><span class="lineno"> 2117</span>  <span class="keywordflow">case</span> AArch64::LDRDui:</div>
<div class="line"><a id="l02118" name="l02118"></a><span class="lineno"> 2118</span>  <span class="keywordflow">case</span> AArch64::STRXui:</div>
<div class="line"><a id="l02119" name="l02119"></a><span class="lineno"> 2119</span>  <span class="keywordflow">case</span> AArch64::STRDui:</div>
<div class="line"><a id="l02120" name="l02120"></a><span class="lineno"> 2120</span>    Scale = Width = 8;</div>
<div class="line"><a id="l02121" name="l02121"></a><span class="lineno"> 2121</span>    MinOffset = 0;</div>
<div class="line"><a id="l02122" name="l02122"></a><span class="lineno"> 2122</span>    MaxOffset = 4095;</div>
<div class="line"><a id="l02123" name="l02123"></a><span class="lineno"> 2123</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l02124" name="l02124"></a><span class="lineno"> 2124</span>  <span class="keywordflow">case</span> AArch64::LDPWi:</div>
<div class="line"><a id="l02125" name="l02125"></a><span class="lineno"> 2125</span>  <span class="keywordflow">case</span> AArch64::LDPSi:</div>
<div class="line"><a id="l02126" name="l02126"></a><span class="lineno"> 2126</span>  <span class="keywordflow">case</span> AArch64::LDNPWi:</div>
<div class="line"><a id="l02127" name="l02127"></a><span class="lineno"> 2127</span>  <span class="keywordflow">case</span> AArch64::LDNPSi:</div>
<div class="line"><a id="l02128" name="l02128"></a><span class="lineno"> 2128</span>  <span class="keywordflow">case</span> AArch64::STPWi:</div>
<div class="line"><a id="l02129" name="l02129"></a><span class="lineno"> 2129</span>  <span class="keywordflow">case</span> AArch64::STPSi:</div>
<div class="line"><a id="l02130" name="l02130"></a><span class="lineno"> 2130</span>  <span class="keywordflow">case</span> AArch64::STNPWi:</div>
<div class="line"><a id="l02131" name="l02131"></a><span class="lineno"> 2131</span>  <span class="keywordflow">case</span> AArch64::STNPSi:</div>
<div class="line"><a id="l02132" name="l02132"></a><span class="lineno"> 2132</span>    Scale = 4;</div>
<div class="line"><a id="l02133" name="l02133"></a><span class="lineno"> 2133</span>    Width = 8;</div>
<div class="line"><a id="l02134" name="l02134"></a><span class="lineno"> 2134</span>    MinOffset = -64;</div>
<div class="line"><a id="l02135" name="l02135"></a><span class="lineno"> 2135</span>    MaxOffset = 63;</div>
<div class="line"><a id="l02136" name="l02136"></a><span class="lineno"> 2136</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l02137" name="l02137"></a><span class="lineno"> 2137</span>  <span class="keywordflow">case</span> AArch64::LDRWui:</div>
<div class="line"><a id="l02138" name="l02138"></a><span class="lineno"> 2138</span>  <span class="keywordflow">case</span> AArch64::LDRSui:</div>
<div class="line"><a id="l02139" name="l02139"></a><span class="lineno"> 2139</span>  <span class="keywordflow">case</span> AArch64::LDRSWui:</div>
<div class="line"><a id="l02140" name="l02140"></a><span class="lineno"> 2140</span>  <span class="keywordflow">case</span> AArch64::STRWui:</div>
<div class="line"><a id="l02141" name="l02141"></a><span class="lineno"> 2141</span>  <span class="keywordflow">case</span> AArch64::STRSui:</div>
<div class="line"><a id="l02142" name="l02142"></a><span class="lineno"> 2142</span>    Scale = Width = 4;</div>
<div class="line"><a id="l02143" name="l02143"></a><span class="lineno"> 2143</span>    MinOffset = 0;</div>
<div class="line"><a id="l02144" name="l02144"></a><span class="lineno"> 2144</span>    MaxOffset = 4095;</div>
<div class="line"><a id="l02145" name="l02145"></a><span class="lineno"> 2145</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l02146" name="l02146"></a><span class="lineno"> 2146</span>  <span class="keywordflow">case</span> AArch64::LDRHui:</div>
<div class="line"><a id="l02147" name="l02147"></a><span class="lineno"> 2147</span>  <span class="keywordflow">case</span> AArch64::LDRHHui:</div>
<div class="line"><a id="l02148" name="l02148"></a><span class="lineno"> 2148</span>  <span class="keywordflow">case</span> AArch64::LDRSHWui:</div>
<div class="line"><a id="l02149" name="l02149"></a><span class="lineno"> 2149</span>  <span class="keywordflow">case</span> AArch64::LDRSHXui:</div>
<div class="line"><a id="l02150" name="l02150"></a><span class="lineno"> 2150</span>  <span class="keywordflow">case</span> AArch64::STRHui:</div>
<div class="line"><a id="l02151" name="l02151"></a><span class="lineno"> 2151</span>  <span class="keywordflow">case</span> AArch64::STRHHui:</div>
<div class="line"><a id="l02152" name="l02152"></a><span class="lineno"> 2152</span>    Scale = Width = 2;</div>
<div class="line"><a id="l02153" name="l02153"></a><span class="lineno"> 2153</span>    MinOffset = 0;</div>
<div class="line"><a id="l02154" name="l02154"></a><span class="lineno"> 2154</span>    MaxOffset = 4095;</div>
<div class="line"><a id="l02155" name="l02155"></a><span class="lineno"> 2155</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l02156" name="l02156"></a><span class="lineno"> 2156</span>  <span class="keywordflow">case</span> AArch64::LDRBui:</div>
<div class="line"><a id="l02157" name="l02157"></a><span class="lineno"> 2157</span>  <span class="keywordflow">case</span> AArch64::LDRBBui:</div>
<div class="line"><a id="l02158" name="l02158"></a><span class="lineno"> 2158</span>  <span class="keywordflow">case</span> AArch64::LDRSBWui:</div>
<div class="line"><a id="l02159" name="l02159"></a><span class="lineno"> 2159</span>  <span class="keywordflow">case</span> AArch64::LDRSBXui:</div>
<div class="line"><a id="l02160" name="l02160"></a><span class="lineno"> 2160</span>  <span class="keywordflow">case</span> AArch64::STRBui:</div>
<div class="line"><a id="l02161" name="l02161"></a><span class="lineno"> 2161</span>  <span class="keywordflow">case</span> AArch64::STRBBui:</div>
<div class="line"><a id="l02162" name="l02162"></a><span class="lineno"> 2162</span>    Scale = Width = 1;</div>
<div class="line"><a id="l02163" name="l02163"></a><span class="lineno"> 2163</span>    MinOffset = 0;</div>
<div class="line"><a id="l02164" name="l02164"></a><span class="lineno"> 2164</span>    MaxOffset = 4095;</div>
<div class="line"><a id="l02165" name="l02165"></a><span class="lineno"> 2165</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l02166" name="l02166"></a><span class="lineno"> 2166</span>  <span class="keywordflow">case</span> AArch64::ADDG:</div>
<div class="line"><a id="l02167" name="l02167"></a><span class="lineno"> 2167</span>  <span class="keywordflow">case</span> AArch64::TAGPstack:</div>
<div class="line"><a id="l02168" name="l02168"></a><span class="lineno"> 2168</span>    Scale = 16;</div>
<div class="line"><a id="l02169" name="l02169"></a><span class="lineno"> 2169</span>    Width = 0;</div>
<div class="line"><a id="l02170" name="l02170"></a><span class="lineno"> 2170</span>    MinOffset = 0;</div>
<div class="line"><a id="l02171" name="l02171"></a><span class="lineno"> 2171</span>    MaxOffset = 63;</div>
<div class="line"><a id="l02172" name="l02172"></a><span class="lineno"> 2172</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l02173" name="l02173"></a><span class="lineno"> 2173</span>  <span class="keywordflow">case</span> AArch64::LDG:</div>
<div class="line"><a id="l02174" name="l02174"></a><span class="lineno"> 2174</span>  <span class="keywordflow">case</span> AArch64::STGOffset:</div>
<div class="line"><a id="l02175" name="l02175"></a><span class="lineno"> 2175</span>  <span class="keywordflow">case</span> AArch64::STZGOffset:</div>
<div class="line"><a id="l02176" name="l02176"></a><span class="lineno"> 2176</span>    Scale = Width = 16;</div>
<div class="line"><a id="l02177" name="l02177"></a><span class="lineno"> 2177</span>    MinOffset = -256;</div>
<div class="line"><a id="l02178" name="l02178"></a><span class="lineno"> 2178</span>    MaxOffset = 255;</div>
<div class="line"><a id="l02179" name="l02179"></a><span class="lineno"> 2179</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l02180" name="l02180"></a><span class="lineno"> 2180</span>  <span class="keywordflow">case</span> AArch64::ST2GOffset:</div>
<div class="line"><a id="l02181" name="l02181"></a><span class="lineno"> 2181</span>  <span class="keywordflow">case</span> AArch64::STZ2GOffset:</div>
<div class="line"><a id="l02182" name="l02182"></a><span class="lineno"> 2182</span>    Scale = 16;</div>
<div class="line"><a id="l02183" name="l02183"></a><span class="lineno"> 2183</span>    Width = 32;</div>
<div class="line"><a id="l02184" name="l02184"></a><span class="lineno"> 2184</span>    MinOffset = -256;</div>
<div class="line"><a id="l02185" name="l02185"></a><span class="lineno"> 2185</span>    MaxOffset = 255;</div>
<div class="line"><a id="l02186" name="l02186"></a><span class="lineno"> 2186</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l02187" name="l02187"></a><span class="lineno"> 2187</span>  <span class="keywordflow">case</span> AArch64::STGPi:</div>
<div class="line"><a id="l02188" name="l02188"></a><span class="lineno"> 2188</span>    Scale = Width = 16;</div>
<div class="line"><a id="l02189" name="l02189"></a><span class="lineno"> 2189</span>    MinOffset = -64;</div>
<div class="line"><a id="l02190" name="l02190"></a><span class="lineno"> 2190</span>    MaxOffset = 63;</div>
<div class="line"><a id="l02191" name="l02191"></a><span class="lineno"> 2191</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l02192" name="l02192"></a><span class="lineno"> 2192</span>  }</div>
<div class="line"><a id="l02193" name="l02193"></a><span class="lineno"> 2193</span> </div>
<div class="line"><a id="l02194" name="l02194"></a><span class="lineno"> 2194</span>  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l02195" name="l02195"></a><span class="lineno"> 2195</span>}</div>
<div class="line"><a id="l02196" name="l02196"></a><span class="lineno"> 2196</span> </div>
<div class="line"><a id="l02197" name="l02197"></a><span class="lineno"><a class="line" href="AArch64InstrInfo_8cpp.html#ae540e0d3b597fb4ff833c4c8fe31da16"> 2197</a></span><span class="keyword">static</span> <span class="keywordtype">unsigned</span> <a class="code hl_function" href="AArch64InstrInfo_8cpp.html#ae540e0d3b597fb4ff833c4c8fe31da16">getOffsetStride</a>(<span class="keywordtype">unsigned</span> Opc) {</div>
<div class="line"><a id="l02198" name="l02198"></a><span class="lineno"> 2198</span>  <span class="keywordflow">switch</span> (Opc) {</div>
<div class="line"><a id="l02199" name="l02199"></a><span class="lineno"> 2199</span>  <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l02200" name="l02200"></a><span class="lineno"> 2200</span>    <span class="keywordflow">return</span> 0;</div>
<div class="line"><a id="l02201" name="l02201"></a><span class="lineno"> 2201</span>  <span class="keywordflow">case</span> AArch64::LDURQi:</div>
<div class="line"><a id="l02202" name="l02202"></a><span class="lineno"> 2202</span>  <span class="keywordflow">case</span> AArch64::STURQi:</div>
<div class="line"><a id="l02203" name="l02203"></a><span class="lineno"> 2203</span>    <span class="keywordflow">return</span> 16;</div>
<div class="line"><a id="l02204" name="l02204"></a><span class="lineno"> 2204</span>  <span class="keywordflow">case</span> AArch64::LDURXi:</div>
<div class="line"><a id="l02205" name="l02205"></a><span class="lineno"> 2205</span>  <span class="keywordflow">case</span> AArch64::LDURDi:</div>
<div class="line"><a id="l02206" name="l02206"></a><span class="lineno"> 2206</span>  <span class="keywordflow">case</span> AArch64::STURXi:</div>
<div class="line"><a id="l02207" name="l02207"></a><span class="lineno"> 2207</span>  <span class="keywordflow">case</span> AArch64::STURDi:</div>
<div class="line"><a id="l02208" name="l02208"></a><span class="lineno"> 2208</span>    <span class="keywordflow">return</span> 8;</div>
<div class="line"><a id="l02209" name="l02209"></a><span class="lineno"> 2209</span>  <span class="keywordflow">case</span> AArch64::LDURWi:</div>
<div class="line"><a id="l02210" name="l02210"></a><span class="lineno"> 2210</span>  <span class="keywordflow">case</span> AArch64::LDURSi:</div>
<div class="line"><a id="l02211" name="l02211"></a><span class="lineno"> 2211</span>  <span class="keywordflow">case</span> AArch64::LDURSWi:</div>
<div class="line"><a id="l02212" name="l02212"></a><span class="lineno"> 2212</span>  <span class="keywordflow">case</span> AArch64::STURWi:</div>
<div class="line"><a id="l02213" name="l02213"></a><span class="lineno"> 2213</span>  <span class="keywordflow">case</span> AArch64::STURSi:</div>
<div class="line"><a id="l02214" name="l02214"></a><span class="lineno"> 2214</span>    <span class="keywordflow">return</span> 4;</div>
<div class="line"><a id="l02215" name="l02215"></a><span class="lineno"> 2215</span>  }</div>
<div class="line"><a id="l02216" name="l02216"></a><span class="lineno"> 2216</span>}</div>
<div class="line"><a id="l02217" name="l02217"></a><span class="lineno"> 2217</span> </div>
<div class="line"><a id="l02218" name="l02218"></a><span class="lineno"> 2218</span><span class="comment">// Scale the unscaled offsets.  Returns false if the unscaled offset can&#39;t be</span></div>
<div class="line"><a id="l02219" name="l02219"></a><span class="lineno"> 2219</span><span class="comment">// scaled.</span></div>
<div class="line"><a id="l02220" name="l02220"></a><span class="lineno"><a class="line" href="AArch64InstrInfo_8cpp.html#a6bee6e7bc0ab5c00b5331eddb64e7ac4"> 2220</a></span><span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="AArch64InstrInfo_8cpp.html#a6bee6e7bc0ab5c00b5331eddb64e7ac4">scaleOffset</a>(<span class="keywordtype">unsigned</span> Opc, int64_t &amp;Offset) {</div>
<div class="line"><a id="l02221" name="l02221"></a><span class="lineno"> 2221</span>  <span class="keywordtype">unsigned</span> OffsetStride = <a class="code hl_function" href="AArch64InstrInfo_8cpp.html#ae540e0d3b597fb4ff833c4c8fe31da16">getOffsetStride</a>(Opc);</div>
<div class="line"><a id="l02222" name="l02222"></a><span class="lineno"> 2222</span>  <span class="keywordflow">if</span> (OffsetStride == 0)</div>
<div class="line"><a id="l02223" name="l02223"></a><span class="lineno"> 2223</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l02224" name="l02224"></a><span class="lineno"> 2224</span>  <span class="comment">// If the byte-offset isn&#39;t a multiple of the stride, we can&#39;t scale this</span></div>
<div class="line"><a id="l02225" name="l02225"></a><span class="lineno"> 2225</span>  <span class="comment">// offset.</span></div>
<div class="line"><a id="l02226" name="l02226"></a><span class="lineno"> 2226</span>  <span class="keywordflow">if</span> (Offset % OffsetStride != 0)</div>
<div class="line"><a id="l02227" name="l02227"></a><span class="lineno"> 2227</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l02228" name="l02228"></a><span class="lineno"> 2228</span> </div>
<div class="line"><a id="l02229" name="l02229"></a><span class="lineno"> 2229</span>  <span class="comment">// Convert the byte-offset used by unscaled into an &quot;element&quot; offset used</span></div>
<div class="line"><a id="l02230" name="l02230"></a><span class="lineno"> 2230</span>  <span class="comment">// by the scaled pair load/store instructions.</span></div>
<div class="line"><a id="l02231" name="l02231"></a><span class="lineno"> 2231</span>  Offset /= OffsetStride;</div>
<div class="line"><a id="l02232" name="l02232"></a><span class="lineno"> 2232</span>  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l02233" name="l02233"></a><span class="lineno"> 2233</span>}</div>
<div class="line"><a id="l02234" name="l02234"></a><span class="lineno"> 2234</span> </div>
<div class="line"><a id="l02235" name="l02235"></a><span class="lineno"> 2235</span><span class="comment">// Unscale the scaled offsets. Returns false if the scaled offset can&#39;t be</span></div>
<div class="line"><a id="l02236" name="l02236"></a><span class="lineno"> 2236</span><span class="comment">// unscaled.</span></div>
<div class="line"><a id="l02237" name="l02237"></a><span class="lineno"><a class="line" href="AArch64InstrInfo_8cpp.html#a54364eff37dd85ae40daeae825a036cf"> 2237</a></span><span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="AArch64InstrInfo_8cpp.html#a54364eff37dd85ae40daeae825a036cf">unscaleOffset</a>(<span class="keywordtype">unsigned</span> Opc, int64_t &amp;Offset) {</div>
<div class="line"><a id="l02238" name="l02238"></a><span class="lineno"> 2238</span>  <span class="keywordtype">unsigned</span> OffsetStride = <a class="code hl_function" href="AArch64InstrInfo_8cpp.html#ae540e0d3b597fb4ff833c4c8fe31da16">getOffsetStride</a>(Opc);</div>
<div class="line"><a id="l02239" name="l02239"></a><span class="lineno"> 2239</span>  <span class="keywordflow">if</span> (OffsetStride == 0)</div>
<div class="line"><a id="l02240" name="l02240"></a><span class="lineno"> 2240</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l02241" name="l02241"></a><span class="lineno"> 2241</span> </div>
<div class="line"><a id="l02242" name="l02242"></a><span class="lineno"> 2242</span>  <span class="comment">// Convert the &quot;element&quot; offset used by scaled pair load/store instructions</span></div>
<div class="line"><a id="l02243" name="l02243"></a><span class="lineno"> 2243</span>  <span class="comment">// into the byte-offset used by unscaled.</span></div>
<div class="line"><a id="l02244" name="l02244"></a><span class="lineno"> 2244</span>  Offset *= OffsetStride;</div>
<div class="line"><a id="l02245" name="l02245"></a><span class="lineno"> 2245</span>  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l02246" name="l02246"></a><span class="lineno"> 2246</span>}</div>
<div class="line"><a id="l02247" name="l02247"></a><span class="lineno"> 2247</span> </div>
<div class="line"><a id="l02248" name="l02248"></a><span class="lineno"><a class="line" href="AArch64InstrInfo_8cpp.html#a372af6912a0c5feb882c8194f28ab8b2"> 2248</a></span><span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="AArch64InstrInfo_8cpp.html#a372af6912a0c5feb882c8194f28ab8b2">canPairLdStOpc</a>(<span class="keywordtype">unsigned</span> FirstOpc, <span class="keywordtype">unsigned</span> SecondOpc) {</div>
<div class="line"><a id="l02249" name="l02249"></a><span class="lineno"> 2249</span>  <span class="keywordflow">if</span> (FirstOpc == SecondOpc)</div>
<div class="line"><a id="l02250" name="l02250"></a><span class="lineno"> 2250</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l02251" name="l02251"></a><span class="lineno"> 2251</span>  <span class="comment">// We can also pair sign-ext and zero-ext instructions.</span></div>
<div class="line"><a id="l02252" name="l02252"></a><span class="lineno"> 2252</span>  <span class="keywordflow">switch</span> (FirstOpc) {</div>
<div class="line"><a id="l02253" name="l02253"></a><span class="lineno"> 2253</span>  <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l02254" name="l02254"></a><span class="lineno"> 2254</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l02255" name="l02255"></a><span class="lineno"> 2255</span>  <span class="keywordflow">case</span> AArch64::LDRWui:</div>
<div class="line"><a id="l02256" name="l02256"></a><span class="lineno"> 2256</span>  <span class="keywordflow">case</span> AArch64::LDURWi:</div>
<div class="line"><a id="l02257" name="l02257"></a><span class="lineno"> 2257</span>    <span class="keywordflow">return</span> SecondOpc == AArch64::LDRSWui || SecondOpc == AArch64::LDURSWi;</div>
<div class="line"><a id="l02258" name="l02258"></a><span class="lineno"> 2258</span>  <span class="keywordflow">case</span> AArch64::LDRSWui:</div>
<div class="line"><a id="l02259" name="l02259"></a><span class="lineno"> 2259</span>  <span class="keywordflow">case</span> AArch64::LDURSWi:</div>
<div class="line"><a id="l02260" name="l02260"></a><span class="lineno"> 2260</span>    <span class="keywordflow">return</span> SecondOpc == AArch64::LDRWui || SecondOpc == AArch64::LDURWi;</div>
<div class="line"><a id="l02261" name="l02261"></a><span class="lineno"> 2261</span>  }</div>
<div class="line"><a id="l02262" name="l02262"></a><span class="lineno"> 2262</span>  <span class="comment">// These instructions can&#39;t be paired based on their opcodes.</span></div>
<div class="line"><a id="l02263" name="l02263"></a><span class="lineno"> 2263</span>  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l02264" name="l02264"></a><span class="lineno"> 2264</span>}</div>
<div class="line"><a id="l02265" name="l02265"></a><span class="lineno"> 2265</span> </div>
<div class="line"><a id="l02266" name="l02266"></a><span class="lineno"><a class="line" href="AArch64InstrInfo_8cpp.html#ac6785462ddb955dc6a9a79d592dd9718"> 2266</a></span><span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="AArch64InstrInfo_8cpp.html#ac6785462ddb955dc6a9a79d592dd9718">shouldClusterFI</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineFrameInfo.html">MachineFrameInfo</a> &amp;MFI, <span class="keywordtype">int</span> FI1,</div>
<div class="line"><a id="l02267" name="l02267"></a><span class="lineno"> 2267</span>                            int64_t Offset1, <span class="keywordtype">unsigned</span> Opcode1, <span class="keywordtype">int</span> FI2,</div>
<div class="line"><a id="l02268" name="l02268"></a><span class="lineno"> 2268</span>                            int64_t Offset2, <span class="keywordtype">unsigned</span> Opcode2) {</div>
<div class="line"><a id="l02269" name="l02269"></a><span class="lineno"> 2269</span>  <span class="comment">// Accesses through fixed stack object frame indices may access a different</span></div>
<div class="line"><a id="l02270" name="l02270"></a><span class="lineno"> 2270</span>  <span class="comment">// fixed stack slot. Check that the object offsets + offsets match.</span></div>
<div class="line"><a id="l02271" name="l02271"></a><span class="lineno"> 2271</span>  <span class="keywordflow">if</span> (MFI.<a class="code hl_function" href="classllvm_1_1MachineFrameInfo.html#ae6e7e975f7a4e5d535be32068a7c67df">isFixedObjectIndex</a>(FI1) &amp;&amp; MFI.<a class="code hl_function" href="classllvm_1_1MachineFrameInfo.html#ae6e7e975f7a4e5d535be32068a7c67df">isFixedObjectIndex</a>(FI2)) {</div>
<div class="line"><a id="l02272" name="l02272"></a><span class="lineno"> 2272</span>    int64_t ObjectOffset1 = MFI.<a class="code hl_function" href="classllvm_1_1MachineFrameInfo.html#adf98860d7f42290f873c82a981eb0ea6">getObjectOffset</a>(FI1);</div>
<div class="line"><a id="l02273" name="l02273"></a><span class="lineno"> 2273</span>    int64_t ObjectOffset2 = MFI.<a class="code hl_function" href="classllvm_1_1MachineFrameInfo.html#adf98860d7f42290f873c82a981eb0ea6">getObjectOffset</a>(FI2);</div>
<div class="line"><a id="l02274" name="l02274"></a><span class="lineno"> 2274</span>    <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(ObjectOffset1 &lt;= ObjectOffset2 &amp;&amp; <span class="stringliteral">&quot;Object offsets are not ordered.&quot;</span>);</div>
<div class="line"><a id="l02275" name="l02275"></a><span class="lineno"> 2275</span>    <span class="comment">// Get the byte-offset from the object offset.</span></div>
<div class="line"><a id="l02276" name="l02276"></a><span class="lineno"> 2276</span>    <span class="keywordflow">if</span> (!<a class="code hl_function" href="AArch64InstrInfo_8cpp.html#a54364eff37dd85ae40daeae825a036cf">unscaleOffset</a>(Opcode1, Offset1) || !<a class="code hl_function" href="AArch64InstrInfo_8cpp.html#a54364eff37dd85ae40daeae825a036cf">unscaleOffset</a>(Opcode2, Offset2))</div>
<div class="line"><a id="l02277" name="l02277"></a><span class="lineno"> 2277</span>      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l02278" name="l02278"></a><span class="lineno"> 2278</span>    ObjectOffset1 += Offset1;</div>
<div class="line"><a id="l02279" name="l02279"></a><span class="lineno"> 2279</span>    ObjectOffset2 += Offset2;</div>
<div class="line"><a id="l02280" name="l02280"></a><span class="lineno"> 2280</span>    <span class="comment">// Get the &quot;element&quot; index in the object.</span></div>
<div class="line"><a id="l02281" name="l02281"></a><span class="lineno"> 2281</span>    <span class="keywordflow">if</span> (!<a class="code hl_function" href="AArch64InstrInfo_8cpp.html#a6bee6e7bc0ab5c00b5331eddb64e7ac4">scaleOffset</a>(Opcode1, ObjectOffset1) ||</div>
<div class="line"><a id="l02282" name="l02282"></a><span class="lineno"> 2282</span>        !<a class="code hl_function" href="AArch64InstrInfo_8cpp.html#a6bee6e7bc0ab5c00b5331eddb64e7ac4">scaleOffset</a>(Opcode2, ObjectOffset2))</div>
<div class="line"><a id="l02283" name="l02283"></a><span class="lineno"> 2283</span>      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l02284" name="l02284"></a><span class="lineno"> 2284</span>    <span class="keywordflow">return</span> ObjectOffset1 + 1 == ObjectOffset2;</div>
<div class="line"><a id="l02285" name="l02285"></a><span class="lineno"> 2285</span>  }</div>
<div class="line"><a id="l02286" name="l02286"></a><span class="lineno"> 2286</span> </div>
<div class="line"><a id="l02287" name="l02287"></a><span class="lineno"> 2287</span>  <span class="keywordflow">return</span> FI1 == FI2;</div>
<div class="line"><a id="l02288" name="l02288"></a><span class="lineno"> 2288</span>}</div>
<div class="line"><a id="l02289" name="l02289"></a><span class="lineno"> 2289</span><span class="comment"></span> </div>
<div class="line"><a id="l02290" name="l02290"></a><span class="lineno"> 2290</span><span class="comment">/// Detect opportunities for ldp/stp formation.</span></div>
<div class="line"><a id="l02291" name="l02291"></a><span class="lineno"> 2291</span><span class="comment">///</span></div>
<div class="line"><a id="l02292" name="l02292"></a><span class="lineno"> 2292</span><span class="comment">/// Only called for LdSt for which getMemOperandWithOffset returns true.</span></div>
<div class="line"><a id="l02293" name="l02293"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64InstrInfo.html#ae29e16211e91898b24ff90048741d79c"> 2293</a></span><span class="comment"></span><span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AArch64InstrInfo.html#ae29e16211e91898b24ff90048741d79c">AArch64InstrInfo::shouldClusterMemOps</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;BaseOp1,</div>
<div class="line"><a id="l02294" name="l02294"></a><span class="lineno"> 2294</span>                                           <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;BaseOp2,</div>
<div class="line"><a id="l02295" name="l02295"></a><span class="lineno"> 2295</span>                                           <span class="keywordtype">unsigned</span> NumLoads)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l02296" name="l02296"></a><span class="lineno"> 2296</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;FirstLdSt = *BaseOp1.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a9719077fcba2cd439e84897257a47bb0">getParent</a>();</div>
<div class="line"><a id="l02297" name="l02297"></a><span class="lineno"> 2297</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;SecondLdSt = *BaseOp2.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a9719077fcba2cd439e84897257a47bb0">getParent</a>();</div>
<div class="line"><a id="l02298" name="l02298"></a><span class="lineno"> 2298</span>  <span class="keywordflow">if</span> (BaseOp1.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ab313591ae4ea1e3a4ab59121a7dc2a2b">getType</a>() != BaseOp2.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ab313591ae4ea1e3a4ab59121a7dc2a2b">getType</a>())</div>
<div class="line"><a id="l02299" name="l02299"></a><span class="lineno"> 2299</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l02300" name="l02300"></a><span class="lineno"> 2300</span> </div>
<div class="line"><a id="l02301" name="l02301"></a><span class="lineno"> 2301</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>((BaseOp1.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>() || BaseOp1.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ad7213433bd60dc33020246384dc18b9b">isFI</a>()) &amp;&amp;</div>
<div class="line"><a id="l02302" name="l02302"></a><span class="lineno"> 2302</span>         <span class="stringliteral">&quot;Only base registers and frame indices are supported.&quot;</span>);</div>
<div class="line"><a id="l02303" name="l02303"></a><span class="lineno"> 2303</span> </div>
<div class="line"><a id="l02304" name="l02304"></a><span class="lineno"> 2304</span>  <span class="comment">// Check for both base regs and base FI.</span></div>
<div class="line"><a id="l02305" name="l02305"></a><span class="lineno"> 2305</span>  <span class="keywordflow">if</span> (BaseOp1.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>() &amp;&amp; BaseOp1.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>() != BaseOp2.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>())</div>
<div class="line"><a id="l02306" name="l02306"></a><span class="lineno"> 2306</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l02307" name="l02307"></a><span class="lineno"> 2307</span> </div>
<div class="line"><a id="l02308" name="l02308"></a><span class="lineno"> 2308</span>  <span class="comment">// Only cluster up to a single pair.</span></div>
<div class="line"><a id="l02309" name="l02309"></a><span class="lineno"> 2309</span>  <span class="keywordflow">if</span> (NumLoads &gt; 1)</div>
<div class="line"><a id="l02310" name="l02310"></a><span class="lineno"> 2310</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l02311" name="l02311"></a><span class="lineno"> 2311</span> </div>
<div class="line"><a id="l02312" name="l02312"></a><span class="lineno"> 2312</span>  <span class="keywordflow">if</span> (!<a class="code hl_function" href="classllvm_1_1AArch64InstrInfo.html#a5c41685529bfa4394f6b8f15207809c1">isPairableLdStInst</a>(FirstLdSt) || !<a class="code hl_function" href="classllvm_1_1AArch64InstrInfo.html#a5c41685529bfa4394f6b8f15207809c1">isPairableLdStInst</a>(SecondLdSt))</div>
<div class="line"><a id="l02313" name="l02313"></a><span class="lineno"> 2313</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l02314" name="l02314"></a><span class="lineno"> 2314</span> </div>
<div class="line"><a id="l02315" name="l02315"></a><span class="lineno"> 2315</span>  <span class="comment">// Can we pair these instructions based on their opcodes?</span></div>
<div class="line"><a id="l02316" name="l02316"></a><span class="lineno"> 2316</span>  <span class="keywordtype">unsigned</span> FirstOpc = FirstLdSt.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>();</div>
<div class="line"><a id="l02317" name="l02317"></a><span class="lineno"> 2317</span>  <span class="keywordtype">unsigned</span> SecondOpc = SecondLdSt.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>();</div>
<div class="line"><a id="l02318" name="l02318"></a><span class="lineno"> 2318</span>  <span class="keywordflow">if</span> (!<a class="code hl_function" href="AArch64InstrInfo_8cpp.html#a372af6912a0c5feb882c8194f28ab8b2">canPairLdStOpc</a>(FirstOpc, SecondOpc))</div>
<div class="line"><a id="l02319" name="l02319"></a><span class="lineno"> 2319</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l02320" name="l02320"></a><span class="lineno"> 2320</span> </div>
<div class="line"><a id="l02321" name="l02321"></a><span class="lineno"> 2321</span>  <span class="comment">// Can&#39;t merge volatiles or load/stores that have a hint to avoid pair</span></div>
<div class="line"><a id="l02322" name="l02322"></a><span class="lineno"> 2322</span>  <span class="comment">// formation, for example.</span></div>
<div class="line"><a id="l02323" name="l02323"></a><span class="lineno"> 2323</span>  <span class="keywordflow">if</span> (!<a class="code hl_function" href="classllvm_1_1AArch64InstrInfo.html#af28ada2e1e13faab18ee3746c01e684c">isCandidateToMergeOrPair</a>(FirstLdSt) ||</div>
<div class="line"><a id="l02324" name="l02324"></a><span class="lineno"> 2324</span>      !<a class="code hl_function" href="classllvm_1_1AArch64InstrInfo.html#af28ada2e1e13faab18ee3746c01e684c">isCandidateToMergeOrPair</a>(SecondLdSt))</div>
<div class="line"><a id="l02325" name="l02325"></a><span class="lineno"> 2325</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l02326" name="l02326"></a><span class="lineno"> 2326</span> </div>
<div class="line"><a id="l02327" name="l02327"></a><span class="lineno"> 2327</span>  <span class="comment">// isCandidateToMergeOrPair guarantees that operand 2 is an immediate.</span></div>
<div class="line"><a id="l02328" name="l02328"></a><span class="lineno"> 2328</span>  int64_t Offset1 = FirstLdSt.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ad67c9230577a0b640c52852c75c93939">getOperand</a>(2).<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>();</div>
<div class="line"><a id="l02329" name="l02329"></a><span class="lineno"> 2329</span>  <span class="keywordflow">if</span> (<a class="code hl_function" href="classllvm_1_1AArch64InstrInfo.html#aaf6a746794da53626b45e8869bf9dac5">isUnscaledLdSt</a>(FirstOpc) &amp;&amp; !<a class="code hl_function" href="AArch64InstrInfo_8cpp.html#a6bee6e7bc0ab5c00b5331eddb64e7ac4">scaleOffset</a>(FirstOpc, Offset1))</div>
<div class="line"><a id="l02330" name="l02330"></a><span class="lineno"> 2330</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l02331" name="l02331"></a><span class="lineno"> 2331</span> </div>
<div class="line"><a id="l02332" name="l02332"></a><span class="lineno"> 2332</span>  int64_t Offset2 = SecondLdSt.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ad67c9230577a0b640c52852c75c93939">getOperand</a>(2).<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>();</div>
<div class="line"><a id="l02333" name="l02333"></a><span class="lineno"> 2333</span>  <span class="keywordflow">if</span> (<a class="code hl_function" href="classllvm_1_1AArch64InstrInfo.html#aaf6a746794da53626b45e8869bf9dac5">isUnscaledLdSt</a>(SecondOpc) &amp;&amp; !<a class="code hl_function" href="AArch64InstrInfo_8cpp.html#a6bee6e7bc0ab5c00b5331eddb64e7ac4">scaleOffset</a>(SecondOpc, Offset2))</div>
<div class="line"><a id="l02334" name="l02334"></a><span class="lineno"> 2334</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l02335" name="l02335"></a><span class="lineno"> 2335</span> </div>
<div class="line"><a id="l02336" name="l02336"></a><span class="lineno"> 2336</span>  <span class="comment">// Pairwise instructions have a 7-bit signed offset field.</span></div>
<div class="line"><a id="l02337" name="l02337"></a><span class="lineno"> 2337</span>  <span class="keywordflow">if</span> (Offset1 &gt; 63 || Offset1 &lt; -64)</div>
<div class="line"><a id="l02338" name="l02338"></a><span class="lineno"> 2338</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l02339" name="l02339"></a><span class="lineno"> 2339</span> </div>
<div class="line"><a id="l02340" name="l02340"></a><span class="lineno"> 2340</span>  <span class="comment">// The caller should already have ordered First/SecondLdSt by offset.</span></div>
<div class="line"><a id="l02341" name="l02341"></a><span class="lineno"> 2341</span>  <span class="comment">// Note: except for non-equal frame index bases</span></div>
<div class="line"><a id="l02342" name="l02342"></a><span class="lineno"> 2342</span>  <span class="keywordflow">if</span> (BaseOp1.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ad7213433bd60dc33020246384dc18b9b">isFI</a>()) {</div>
<div class="line"><a id="l02343" name="l02343"></a><span class="lineno"> 2343</span>    <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>((!BaseOp1.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ad7f2dc64214551418f486026ffc95fa4">isIdenticalTo</a>(BaseOp2) || Offset1 &gt;= Offset2) &amp;&amp;</div>
<div class="line"><a id="l02344" name="l02344"></a><span class="lineno"> 2344</span>           <span class="stringliteral">&quot;Caller should have ordered offsets.&quot;</span>);</div>
<div class="line"><a id="l02345" name="l02345"></a><span class="lineno"> 2345</span> </div>
<div class="line"><a id="l02346" name="l02346"></a><span class="lineno"> 2346</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineFrameInfo.html">MachineFrameInfo</a> &amp;MFI =</div>
<div class="line"><a id="l02347" name="l02347"></a><span class="lineno"> 2347</span>        FirstLdSt.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#a1e855100f407ca4be098d0050be403b0">getParent</a>()-&gt;<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#acf6442108e21e7e5379feb8962de65b7">getParent</a>()-&gt;<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a54f334a9c8ca6d105eae383ae87e4524">getFrameInfo</a>();</div>
<div class="line"><a id="l02348" name="l02348"></a><span class="lineno"> 2348</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="AArch64InstrInfo_8cpp.html#ac6785462ddb955dc6a9a79d592dd9718">shouldClusterFI</a>(MFI, BaseOp1.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#aaa68daaf8d7b773d012887c92c2023ce">getIndex</a>(), Offset1, FirstOpc,</div>
<div class="line"><a id="l02349" name="l02349"></a><span class="lineno"> 2349</span>                           BaseOp2.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#aaa68daaf8d7b773d012887c92c2023ce">getIndex</a>(), Offset2, SecondOpc);</div>
<div class="line"><a id="l02350" name="l02350"></a><span class="lineno"> 2350</span>  }</div>
<div class="line"><a id="l02351" name="l02351"></a><span class="lineno"> 2351</span> </div>
<div class="line"><a id="l02352" name="l02352"></a><span class="lineno"> 2352</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>((!BaseOp1.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ad7f2dc64214551418f486026ffc95fa4">isIdenticalTo</a>(BaseOp2) || Offset1 &lt;= Offset2) &amp;&amp;</div>
<div class="line"><a id="l02353" name="l02353"></a><span class="lineno"> 2353</span>         <span class="stringliteral">&quot;Caller should have ordered offsets.&quot;</span>);</div>
<div class="line"><a id="l02354" name="l02354"></a><span class="lineno"> 2354</span> </div>
<div class="line"><a id="l02355" name="l02355"></a><span class="lineno"> 2355</span>  <span class="keywordflow">return</span> Offset1 + 1 == Offset2;</div>
<div class="line"><a id="l02356" name="l02356"></a><span class="lineno"> 2356</span>}</div>
<div class="line"><a id="l02357" name="l02357"></a><span class="lineno"> 2357</span> </div>
<div class="line"><a id="l02358" name="l02358"></a><span class="lineno"><a class="line" href="AArch64InstrInfo_8cpp.html#aa729784bba6bc69c8ee861b40ce7e377"> 2358</a></span><span class="keyword">static</span> <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;<a class="code hl_function" href="AArch64InstrInfo_8cpp.html#aa729784bba6bc69c8ee861b40ce7e377">AddSubReg</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB,</div>
<div class="line"><a id="l02359" name="l02359"></a><span class="lineno"> 2359</span>                                            <span class="keywordtype">unsigned</span> Reg, <span class="keywordtype">unsigned</span> SubIdx,</div>
<div class="line"><a id="l02360" name="l02360"></a><span class="lineno"> 2360</span>                                            <span class="keywordtype">unsigned</span> State,</div>
<div class="line"><a id="l02361" name="l02361"></a><span class="lineno"> 2361</span>                                            <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>) {</div>
<div class="line"><a id="l02362" name="l02362"></a><span class="lineno"> 2362</span>  <span class="keywordflow">if</span> (!SubIdx)</div>
<div class="line"><a id="l02363" name="l02363"></a><span class="lineno"> 2363</span>    <span class="keywordflow">return</span> MIB.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a96e5a87aa1f2294a2ba1189047987083">addReg</a>(Reg, State);</div>
<div class="line"><a id="l02364" name="l02364"></a><span class="lineno"> 2364</span> </div>
<div class="line"><a id="l02365" name="l02365"></a><span class="lineno"> 2365</span>  <span class="keywordflow">if</span> (<a class="code hl_function" href="classllvm_1_1TargetRegisterInfo.html#a055858b14215864ed367a8db6c19d6f6">TargetRegisterInfo::isPhysicalRegister</a>(Reg))</div>
<div class="line"><a id="l02366" name="l02366"></a><span class="lineno"> 2366</span>    <span class="keywordflow">return</span> MIB.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a96e5a87aa1f2294a2ba1189047987083">addReg</a>(<a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>-&gt;getSubReg(Reg, SubIdx), State);</div>
<div class="line"><a id="l02367" name="l02367"></a><span class="lineno"> 2367</span>  <span class="keywordflow">return</span> MIB.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a96e5a87aa1f2294a2ba1189047987083">addReg</a>(Reg, State, SubIdx);</div>
<div class="line"><a id="l02368" name="l02368"></a><span class="lineno"> 2368</span>}</div>
<div class="line"><a id="l02369" name="l02369"></a><span class="lineno"> 2369</span> </div>
<div class="line"><a id="l02370" name="l02370"></a><span class="lineno"><a class="line" href="AArch64InstrInfo_8cpp.html#a00bd5f8fc1c23cffaa56ecb4cf6443d4"> 2370</a></span><span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="AArch64InstrInfo_8cpp.html#a00bd5f8fc1c23cffaa56ecb4cf6443d4">forwardCopyWillClobberTuple</a>(<span class="keywordtype">unsigned</span> DestReg, <span class="keywordtype">unsigned</span> SrcReg,</div>
<div class="line"><a id="l02371" name="l02371"></a><span class="lineno"> 2371</span>                                        <span class="keywordtype">unsigned</span> NumRegs) {</div>
<div class="line"><a id="l02372" name="l02372"></a><span class="lineno"> 2372</span>  <span class="comment">// We really want the positive remainder mod 32 here, that happens to be</span></div>
<div class="line"><a id="l02373" name="l02373"></a><span class="lineno"> 2373</span>  <span class="comment">// easily obtainable with a mask.</span></div>
<div class="line"><a id="l02374" name="l02374"></a><span class="lineno"> 2374</span>  <span class="keywordflow">return</span> ((DestReg - SrcReg) &amp; 0x1f) &lt; NumRegs;</div>
<div class="line"><a id="l02375" name="l02375"></a><span class="lineno"> 2375</span>}</div>
<div class="line"><a id="l02376" name="l02376"></a><span class="lineno"> 2376</span> </div>
<div class="line"><a id="l02377" name="l02377"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64InstrInfo.html#aee1794f9d210b5a0af2aa1e4dd9c0683"> 2377</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1AArch64InstrInfo.html#aee1794f9d210b5a0af2aa1e4dd9c0683">AArch64InstrInfo::copyPhysRegTuple</a>(<a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div>
<div class="line"><a id="l02378" name="l02378"></a><span class="lineno"> 2378</span>                                        <a class="code hl_class" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>,</div>
<div class="line"><a id="l02379" name="l02379"></a><span class="lineno"> 2379</span>                                        <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;DL, <span class="keywordtype">unsigned</span> DestReg,</div>
<div class="line"><a id="l02380" name="l02380"></a><span class="lineno"> 2380</span>                                        <span class="keywordtype">unsigned</span> SrcReg, <span class="keywordtype">bool</span> KillSrc,</div>
<div class="line"><a id="l02381" name="l02381"></a><span class="lineno"> 2381</span>                                        <span class="keywordtype">unsigned</span> Opcode,</div>
<div class="line"><a id="l02382" name="l02382"></a><span class="lineno"> 2382</span>                                        <a class="code hl_class" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;unsigned&gt;</a> Indices)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l02383" name="l02383"></a><span class="lineno"> 2383</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Subtarget.<a class="code hl_function" href="classllvm_1_1AArch64Subtarget.html#a6bfb4190fd6ae5758701eed8b0c06edf">hasNEON</a>() &amp;&amp; <span class="stringliteral">&quot;Unexpected register copy without NEON&quot;</span>);</div>
<div class="line"><a id="l02384" name="l02384"></a><span class="lineno"> 2384</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a> = &amp;<a class="code hl_function" href="classllvm_1_1AArch64InstrInfo.html#a616fc69908b11c1c62addae537191ad4">getRegisterInfo</a>();</div>
<div class="line"><a id="l02385" name="l02385"></a><span class="lineno"> 2385</span>  uint16_t DestEncoding = <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>-&gt;getEncodingValue(DestReg);</div>
<div class="line"><a id="l02386" name="l02386"></a><span class="lineno"> 2386</span>  uint16_t SrcEncoding = <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>-&gt;getEncodingValue(SrcReg);</div>
<div class="line"><a id="l02387" name="l02387"></a><span class="lineno"> 2387</span>  <span class="keywordtype">unsigned</span> NumRegs = Indices.<a class="code hl_function" href="classllvm_1_1ArrayRef.html#a85ffb6531d4cda988ea81f18d4e56fb7">size</a>();</div>
<div class="line"><a id="l02388" name="l02388"></a><span class="lineno"> 2388</span> </div>
<div class="line"><a id="l02389" name="l02389"></a><span class="lineno"> 2389</span>  <span class="keywordtype">int</span> <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a> = 0, End = NumRegs, Incr = 1;</div>
<div class="line"><a id="l02390" name="l02390"></a><span class="lineno"> 2390</span>  <span class="keywordflow">if</span> (<a class="code hl_function" href="AArch64InstrInfo_8cpp.html#a00bd5f8fc1c23cffaa56ecb4cf6443d4">forwardCopyWillClobberTuple</a>(DestEncoding, SrcEncoding, NumRegs)) {</div>
<div class="line"><a id="l02391" name="l02391"></a><span class="lineno"> 2391</span>    <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a> = NumRegs - 1;</div>
<div class="line"><a id="l02392" name="l02392"></a><span class="lineno"> 2392</span>    End = -1;</div>
<div class="line"><a id="l02393" name="l02393"></a><span class="lineno"> 2393</span>    Incr = -1;</div>
<div class="line"><a id="l02394" name="l02394"></a><span class="lineno"> 2394</span>  }</div>
<div class="line"><a id="l02395" name="l02395"></a><span class="lineno"> 2395</span> </div>
<div class="line"><a id="l02396" name="l02396"></a><span class="lineno"> 2396</span>  <span class="keywordflow">for</span> (; <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a> != End; <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a> += Incr) {</div>
<div class="line"><a id="l02397" name="l02397"></a><span class="lineno"> 2397</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> MIB = <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, DL, get(Opcode));</div>
<div class="line"><a id="l02398" name="l02398"></a><span class="lineno"> 2398</span>    <a class="code hl_function" href="AArch64InstrInfo_8cpp.html#aa729784bba6bc69c8ee861b40ce7e377">AddSubReg</a>(MIB, DestReg, Indices[<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a>], <a class="code hl_enumvalue" href="namespacellvm_1_1RegState.html#a01ac90f45467b542efe5d3f1d4f129c7a72c17e2ff2d5af62a30e56ac152aa8d5">RegState::Define</a>, <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>);</div>
<div class="line"><a id="l02399" name="l02399"></a><span class="lineno"> 2399</span>    <a class="code hl_function" href="AArch64InstrInfo_8cpp.html#aa729784bba6bc69c8ee861b40ce7e377">AddSubReg</a>(MIB, SrcReg, Indices[<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a>], 0, <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>);</div>
<div class="line"><a id="l02400" name="l02400"></a><span class="lineno"> 2400</span>    <a class="code hl_function" href="AArch64InstrInfo_8cpp.html#aa729784bba6bc69c8ee861b40ce7e377">AddSubReg</a>(MIB, SrcReg, Indices[<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a>], <a class="code hl_function" href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>(KillSrc), <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>);</div>
<div class="line"><a id="l02401" name="l02401"></a><span class="lineno"> 2401</span>  }</div>
<div class="line"><a id="l02402" name="l02402"></a><span class="lineno"> 2402</span>}</div>
<div class="line"><a id="l02403" name="l02403"></a><span class="lineno"> 2403</span> </div>
<div class="line"><a id="l02404" name="l02404"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64InstrInfo.html#a989da0fe668d5de76ef2ccd3c04a8d35"> 2404</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1AArch64InstrInfo.html#a989da0fe668d5de76ef2ccd3c04a8d35">AArch64InstrInfo::copyGPRRegTuple</a>(<a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div>
<div class="line"><a id="l02405" name="l02405"></a><span class="lineno"> 2405</span>                                       <a class="code hl_class" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>,</div>
<div class="line"><a id="l02406" name="l02406"></a><span class="lineno"> 2406</span>                                       <a class="code hl_class" href="classllvm_1_1DebugLoc.html">DebugLoc</a> DL, <span class="keywordtype">unsigned</span> DestReg,</div>
<div class="line"><a id="l02407" name="l02407"></a><span class="lineno"> 2407</span>                                       <span class="keywordtype">unsigned</span> SrcReg, <span class="keywordtype">bool</span> KillSrc,</div>
<div class="line"><a id="l02408" name="l02408"></a><span class="lineno"> 2408</span>                                       <span class="keywordtype">unsigned</span> Opcode, <span class="keywordtype">unsigned</span> ZeroReg,</div>
<div class="line"><a id="l02409" name="l02409"></a><span class="lineno"> 2409</span>                                       <a class="code hl_class" href="classllvm_1_1ArrayRef.html">llvm::ArrayRef&lt;unsigned&gt;</a> Indices)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l02410" name="l02410"></a><span class="lineno"> 2410</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a> = &amp;<a class="code hl_function" href="classllvm_1_1AArch64InstrInfo.html#a616fc69908b11c1c62addae537191ad4">getRegisterInfo</a>();</div>
<div class="line"><a id="l02411" name="l02411"></a><span class="lineno"> 2411</span>  <span class="keywordtype">unsigned</span> NumRegs = Indices.<a class="code hl_function" href="classllvm_1_1ArrayRef.html#a85ffb6531d4cda988ea81f18d4e56fb7">size</a>();</div>
<div class="line"><a id="l02412" name="l02412"></a><span class="lineno"> 2412</span> </div>
<div class="line"><a id="l02413" name="l02413"></a><span class="lineno"> 2413</span><span class="preprocessor">#ifndef NDEBUG</span></div>
<div class="line"><a id="l02414" name="l02414"></a><span class="lineno"> 2414</span>  uint16_t DestEncoding = <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>-&gt;getEncodingValue(DestReg);</div>
<div class="line"><a id="l02415" name="l02415"></a><span class="lineno"> 2415</span>  uint16_t SrcEncoding = <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>-&gt;getEncodingValue(SrcReg);</div>
<div class="line"><a id="l02416" name="l02416"></a><span class="lineno"> 2416</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(DestEncoding % NumRegs == 0 &amp;&amp; SrcEncoding % NumRegs == 0 &amp;&amp;</div>
<div class="line"><a id="l02417" name="l02417"></a><span class="lineno"> 2417</span>         <span class="stringliteral">&quot;GPR reg sequences should not be able to overlap&quot;</span>);</div>
<div class="line"><a id="l02418" name="l02418"></a><span class="lineno"> 2418</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l02419" name="l02419"></a><span class="lineno"> 2419</span> </div>
<div class="line"><a id="l02420" name="l02420"></a><span class="lineno"> 2420</span>  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a> = 0; <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a> != NumRegs; ++<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a>) {</div>
<div class="line"><a id="l02421" name="l02421"></a><span class="lineno"> 2421</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> MIB = <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, DL, get(Opcode));</div>
<div class="line"><a id="l02422" name="l02422"></a><span class="lineno"> 2422</span>    <a class="code hl_function" href="AArch64InstrInfo_8cpp.html#aa729784bba6bc69c8ee861b40ce7e377">AddSubReg</a>(MIB, DestReg, Indices[<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a>], <a class="code hl_enumvalue" href="namespacellvm_1_1RegState.html#a01ac90f45467b542efe5d3f1d4f129c7a72c17e2ff2d5af62a30e56ac152aa8d5">RegState::Define</a>, <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>);</div>
<div class="line"><a id="l02423" name="l02423"></a><span class="lineno"> 2423</span>    MIB.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a96e5a87aa1f2294a2ba1189047987083">addReg</a>(ZeroReg);</div>
<div class="line"><a id="l02424" name="l02424"></a><span class="lineno"> 2424</span>    <a class="code hl_function" href="AArch64InstrInfo_8cpp.html#aa729784bba6bc69c8ee861b40ce7e377">AddSubReg</a>(MIB, SrcReg, Indices[<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a>], <a class="code hl_function" href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>(KillSrc), <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>);</div>
<div class="line"><a id="l02425" name="l02425"></a><span class="lineno"> 2425</span>    MIB.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(0);</div>
<div class="line"><a id="l02426" name="l02426"></a><span class="lineno"> 2426</span>  }</div>
<div class="line"><a id="l02427" name="l02427"></a><span class="lineno"> 2427</span>}</div>
<div class="line"><a id="l02428" name="l02428"></a><span class="lineno"> 2428</span> </div>
<div class="line"><a id="l02429" name="l02429"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64InstrInfo.html#a27b6d0d0bfb988645dd3ad8574b37ca6"> 2429</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1AArch64InstrInfo.html#a27b6d0d0bfb988645dd3ad8574b37ca6">AArch64InstrInfo::copyPhysReg</a>(<a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div>
<div class="line"><a id="l02430" name="l02430"></a><span class="lineno"> 2430</span>                                   <a class="code hl_class" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>,</div>
<div class="line"><a id="l02431" name="l02431"></a><span class="lineno"> 2431</span>                                   <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;DL, <span class="keywordtype">unsigned</span> DestReg,</div>
<div class="line"><a id="l02432" name="l02432"></a><span class="lineno"> 2432</span>                                   <span class="keywordtype">unsigned</span> SrcReg, <span class="keywordtype">bool</span> KillSrc)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l02433" name="l02433"></a><span class="lineno"> 2433</span>  <span class="keywordflow">if</span> (AArch64::GPR32spRegClass.<a class="code hl_function" href="Value_8cpp.html#a34433c37334a1cde3d58cde3099257dd">contains</a>(DestReg) &amp;&amp;</div>
<div class="line"><a id="l02434" name="l02434"></a><span class="lineno"> 2434</span>      (AArch64::GPR32spRegClass.<a class="code hl_function" href="Value_8cpp.html#a34433c37334a1cde3d58cde3099257dd">contains</a>(SrcReg) || SrcReg == AArch64::WZR)) {</div>
<div class="line"><a id="l02435" name="l02435"></a><span class="lineno"> 2435</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a> = &amp;<a class="code hl_function" href="classllvm_1_1AArch64InstrInfo.html#a616fc69908b11c1c62addae537191ad4">getRegisterInfo</a>();</div>
<div class="line"><a id="l02436" name="l02436"></a><span class="lineno"> 2436</span> </div>
<div class="line"><a id="l02437" name="l02437"></a><span class="lineno"> 2437</span>    <span class="keywordflow">if</span> (DestReg == AArch64::WSP || SrcReg == AArch64::WSP) {</div>
<div class="line"><a id="l02438" name="l02438"></a><span class="lineno"> 2438</span>      <span class="comment">// If either operand is WSP, expand to ADD #0.</span></div>
<div class="line"><a id="l02439" name="l02439"></a><span class="lineno"> 2439</span>      <span class="keywordflow">if</span> (Subtarget.<a class="code hl_function" href="classllvm_1_1AArch64Subtarget.html#a41f75a344870d8b332439fda32e33362">hasZeroCycleRegMove</a>()) {</div>
<div class="line"><a id="l02440" name="l02440"></a><span class="lineno"> 2440</span>        <span class="comment">// Cyclone recognizes &quot;ADD Xd, Xn, #0&quot; as a zero-cycle register move.</span></div>
<div class="line"><a id="l02441" name="l02441"></a><span class="lineno"> 2441</span>        <span class="keywordtype">unsigned</span> DestRegX = <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>-&gt;getMatchingSuperReg(DestReg, AArch64::sub_32,</div>
<div class="line"><a id="l02442" name="l02442"></a><span class="lineno"> 2442</span>                                                     &amp;AArch64::GPR64spRegClass);</div>
<div class="line"><a id="l02443" name="l02443"></a><span class="lineno"> 2443</span>        <span class="keywordtype">unsigned</span> SrcRegX = <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>-&gt;getMatchingSuperReg(SrcReg, AArch64::sub_32,</div>
<div class="line"><a id="l02444" name="l02444"></a><span class="lineno"> 2444</span>                                                    &amp;AArch64::GPR64spRegClass);</div>
<div class="line"><a id="l02445" name="l02445"></a><span class="lineno"> 2445</span>        <span class="comment">// This instruction is reading and writing X registers.  This may upset</span></div>
<div class="line"><a id="l02446" name="l02446"></a><span class="lineno"> 2446</span>        <span class="comment">// the register scavenger and machine verifier, so we need to indicate</span></div>
<div class="line"><a id="l02447" name="l02447"></a><span class="lineno"> 2447</span>        <span class="comment">// that we are reading an undefined value from SrcRegX, but a proper</span></div>
<div class="line"><a id="l02448" name="l02448"></a><span class="lineno"> 2448</span>        <span class="comment">// value from SrcReg.</span></div>
<div class="line"><a id="l02449" name="l02449"></a><span class="lineno"> 2449</span>        <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, DL, get(AArch64::ADDXri), DestRegX)</div>
<div class="line"><a id="l02450" name="l02450"></a><span class="lineno"> 2450</span>            .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a96e5a87aa1f2294a2ba1189047987083">addReg</a>(SrcRegX, <a class="code hl_enumvalue" href="namespacellvm_1_1RegState.html#a01ac90f45467b542efe5d3f1d4f129c7ab502f975742e9bff6d6dd7b49439b806">RegState::Undef</a>)</div>
<div class="line"><a id="l02451" name="l02451"></a><span class="lineno"> 2451</span>            .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(0)</div>
<div class="line"><a id="l02452" name="l02452"></a><span class="lineno"> 2452</span>            .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(<a class="code hl_function" href="namespacellvm_1_1AArch64__AM.html#aeae88f12b667477f90db9b726556b337">AArch64_AM::getShifterImm</a>(<a class="code hl_enumvalue" href="namespacellvm_1_1AArch64__AM.html#a7e75394a33f6a5897d7a14c0ba5d44f1a1d97e13eb9923037fe733eda83b7f938">AArch64_AM::LSL</a>, 0))</div>
<div class="line"><a id="l02453" name="l02453"></a><span class="lineno"> 2453</span>            .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a96e5a87aa1f2294a2ba1189047987083">addReg</a>(SrcReg, <a class="code hl_enumvalue" href="namespacellvm_1_1RegState.html#a01ac90f45467b542efe5d3f1d4f129c7a0fec8ba6f4a4dc758b725205985eee99">RegState::Implicit</a> | <a class="code hl_function" href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>(KillSrc));</div>
<div class="line"><a id="l02454" name="l02454"></a><span class="lineno"> 2454</span>      } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l02455" name="l02455"></a><span class="lineno"> 2455</span>        <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, DL, get(AArch64::ADDWri), DestReg)</div>
<div class="line"><a id="l02456" name="l02456"></a><span class="lineno"> 2456</span>            .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a96e5a87aa1f2294a2ba1189047987083">addReg</a>(SrcReg, <a class="code hl_function" href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>(KillSrc))</div>
<div class="line"><a id="l02457" name="l02457"></a><span class="lineno"> 2457</span>            .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(0)</div>
<div class="line"><a id="l02458" name="l02458"></a><span class="lineno"> 2458</span>            .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(<a class="code hl_function" href="namespacellvm_1_1AArch64__AM.html#aeae88f12b667477f90db9b726556b337">AArch64_AM::getShifterImm</a>(<a class="code hl_enumvalue" href="namespacellvm_1_1AArch64__AM.html#a7e75394a33f6a5897d7a14c0ba5d44f1a1d97e13eb9923037fe733eda83b7f938">AArch64_AM::LSL</a>, 0));</div>
<div class="line"><a id="l02459" name="l02459"></a><span class="lineno"> 2459</span>      }</div>
<div class="line"><a id="l02460" name="l02460"></a><span class="lineno"> 2460</span>    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (SrcReg == AArch64::WZR &amp;&amp; Subtarget.<a class="code hl_function" href="classllvm_1_1AArch64Subtarget.html#aed6c589ce481d170c8bdebd6951a90fd">hasZeroCycleZeroingGP</a>()) {</div>
<div class="line"><a id="l02461" name="l02461"></a><span class="lineno"> 2461</span>      <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, DL, get(AArch64::MOVZWi), DestReg)</div>
<div class="line"><a id="l02462" name="l02462"></a><span class="lineno"> 2462</span>          .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(0)</div>
<div class="line"><a id="l02463" name="l02463"></a><span class="lineno"> 2463</span>          .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(<a class="code hl_function" href="namespacellvm_1_1AArch64__AM.html#aeae88f12b667477f90db9b726556b337">AArch64_AM::getShifterImm</a>(<a class="code hl_enumvalue" href="namespacellvm_1_1AArch64__AM.html#a7e75394a33f6a5897d7a14c0ba5d44f1a1d97e13eb9923037fe733eda83b7f938">AArch64_AM::LSL</a>, 0));</div>
<div class="line"><a id="l02464" name="l02464"></a><span class="lineno"> 2464</span>    } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l02465" name="l02465"></a><span class="lineno"> 2465</span>      <span class="keywordflow">if</span> (Subtarget.<a class="code hl_function" href="classllvm_1_1AArch64Subtarget.html#a41f75a344870d8b332439fda32e33362">hasZeroCycleRegMove</a>()) {</div>
<div class="line"><a id="l02466" name="l02466"></a><span class="lineno"> 2466</span>        <span class="comment">// Cyclone recognizes &quot;ORR Xd, XZR, Xm&quot; as a zero-cycle register move.</span></div>
<div class="line"><a id="l02467" name="l02467"></a><span class="lineno"> 2467</span>        <span class="keywordtype">unsigned</span> DestRegX = <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>-&gt;getMatchingSuperReg(DestReg, AArch64::sub_32,</div>
<div class="line"><a id="l02468" name="l02468"></a><span class="lineno"> 2468</span>                                                     &amp;AArch64::GPR64spRegClass);</div>
<div class="line"><a id="l02469" name="l02469"></a><span class="lineno"> 2469</span>        <span class="keywordtype">unsigned</span> SrcRegX = <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>-&gt;getMatchingSuperReg(SrcReg, AArch64::sub_32,</div>
<div class="line"><a id="l02470" name="l02470"></a><span class="lineno"> 2470</span>                                                    &amp;AArch64::GPR64spRegClass);</div>
<div class="line"><a id="l02471" name="l02471"></a><span class="lineno"> 2471</span>        <span class="comment">// This instruction is reading and writing X registers.  This may upset</span></div>
<div class="line"><a id="l02472" name="l02472"></a><span class="lineno"> 2472</span>        <span class="comment">// the register scavenger and machine verifier, so we need to indicate</span></div>
<div class="line"><a id="l02473" name="l02473"></a><span class="lineno"> 2473</span>        <span class="comment">// that we are reading an undefined value from SrcRegX, but a proper</span></div>
<div class="line"><a id="l02474" name="l02474"></a><span class="lineno"> 2474</span>        <span class="comment">// value from SrcReg.</span></div>
<div class="line"><a id="l02475" name="l02475"></a><span class="lineno"> 2475</span>        <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, DL, get(AArch64::ORRXrr), DestRegX)</div>
<div class="line"><a id="l02476" name="l02476"></a><span class="lineno"> 2476</span>            .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a96e5a87aa1f2294a2ba1189047987083">addReg</a>(AArch64::XZR)</div>
<div class="line"><a id="l02477" name="l02477"></a><span class="lineno"> 2477</span>            .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a96e5a87aa1f2294a2ba1189047987083">addReg</a>(SrcRegX, <a class="code hl_enumvalue" href="namespacellvm_1_1RegState.html#a01ac90f45467b542efe5d3f1d4f129c7ab502f975742e9bff6d6dd7b49439b806">RegState::Undef</a>)</div>
<div class="line"><a id="l02478" name="l02478"></a><span class="lineno"> 2478</span>            .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a96e5a87aa1f2294a2ba1189047987083">addReg</a>(SrcReg, <a class="code hl_enumvalue" href="namespacellvm_1_1RegState.html#a01ac90f45467b542efe5d3f1d4f129c7a0fec8ba6f4a4dc758b725205985eee99">RegState::Implicit</a> | <a class="code hl_function" href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>(KillSrc));</div>
<div class="line"><a id="l02479" name="l02479"></a><span class="lineno"> 2479</span>      } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l02480" name="l02480"></a><span class="lineno"> 2480</span>        <span class="comment">// Otherwise, expand to ORR WZR.</span></div>
<div class="line"><a id="l02481" name="l02481"></a><span class="lineno"> 2481</span>        <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, DL, get(AArch64::ORRWrr), DestReg)</div>
<div class="line"><a id="l02482" name="l02482"></a><span class="lineno"> 2482</span>            .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a96e5a87aa1f2294a2ba1189047987083">addReg</a>(AArch64::WZR)</div>
<div class="line"><a id="l02483" name="l02483"></a><span class="lineno"> 2483</span>            .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a96e5a87aa1f2294a2ba1189047987083">addReg</a>(SrcReg, <a class="code hl_function" href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>(KillSrc));</div>
<div class="line"><a id="l02484" name="l02484"></a><span class="lineno"> 2484</span>      }</div>
<div class="line"><a id="l02485" name="l02485"></a><span class="lineno"> 2485</span>    }</div>
<div class="line"><a id="l02486" name="l02486"></a><span class="lineno"> 2486</span>    <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l02487" name="l02487"></a><span class="lineno"> 2487</span>  }</div>
<div class="line"><a id="l02488" name="l02488"></a><span class="lineno"> 2488</span> </div>
<div class="line"><a id="l02489" name="l02489"></a><span class="lineno"> 2489</span>  <span class="keywordflow">if</span> (AArch64::GPR64spRegClass.<a class="code hl_function" href="Value_8cpp.html#a34433c37334a1cde3d58cde3099257dd">contains</a>(DestReg) &amp;&amp;</div>
<div class="line"><a id="l02490" name="l02490"></a><span class="lineno"> 2490</span>      (AArch64::GPR64spRegClass.<a class="code hl_function" href="Value_8cpp.html#a34433c37334a1cde3d58cde3099257dd">contains</a>(SrcReg) || SrcReg == AArch64::XZR)) {</div>
<div class="line"><a id="l02491" name="l02491"></a><span class="lineno"> 2491</span>    <span class="keywordflow">if</span> (DestReg == AArch64::SP || SrcReg == AArch64::SP) {</div>
<div class="line"><a id="l02492" name="l02492"></a><span class="lineno"> 2492</span>      <span class="comment">// If either operand is SP, expand to ADD #0.</span></div>
<div class="line"><a id="l02493" name="l02493"></a><span class="lineno"> 2493</span>      <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, DL, get(AArch64::ADDXri), DestReg)</div>
<div class="line"><a id="l02494" name="l02494"></a><span class="lineno"> 2494</span>          .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a96e5a87aa1f2294a2ba1189047987083">addReg</a>(SrcReg, <a class="code hl_function" href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>(KillSrc))</div>
<div class="line"><a id="l02495" name="l02495"></a><span class="lineno"> 2495</span>          .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(0)</div>
<div class="line"><a id="l02496" name="l02496"></a><span class="lineno"> 2496</span>          .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(<a class="code hl_function" href="namespacellvm_1_1AArch64__AM.html#aeae88f12b667477f90db9b726556b337">AArch64_AM::getShifterImm</a>(<a class="code hl_enumvalue" href="namespacellvm_1_1AArch64__AM.html#a7e75394a33f6a5897d7a14c0ba5d44f1a1d97e13eb9923037fe733eda83b7f938">AArch64_AM::LSL</a>, 0));</div>
<div class="line"><a id="l02497" name="l02497"></a><span class="lineno"> 2497</span>    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (SrcReg == AArch64::XZR &amp;&amp; Subtarget.<a class="code hl_function" href="classllvm_1_1AArch64Subtarget.html#aed6c589ce481d170c8bdebd6951a90fd">hasZeroCycleZeroingGP</a>()) {</div>
<div class="line"><a id="l02498" name="l02498"></a><span class="lineno"> 2498</span>      <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, DL, get(AArch64::MOVZXi), DestReg)</div>
<div class="line"><a id="l02499" name="l02499"></a><span class="lineno"> 2499</span>          .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(0)</div>
<div class="line"><a id="l02500" name="l02500"></a><span class="lineno"> 2500</span>          .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(<a class="code hl_function" href="namespacellvm_1_1AArch64__AM.html#aeae88f12b667477f90db9b726556b337">AArch64_AM::getShifterImm</a>(<a class="code hl_enumvalue" href="namespacellvm_1_1AArch64__AM.html#a7e75394a33f6a5897d7a14c0ba5d44f1a1d97e13eb9923037fe733eda83b7f938">AArch64_AM::LSL</a>, 0));</div>
<div class="line"><a id="l02501" name="l02501"></a><span class="lineno"> 2501</span>    } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l02502" name="l02502"></a><span class="lineno"> 2502</span>      <span class="comment">// Otherwise, expand to ORR XZR.</span></div>
<div class="line"><a id="l02503" name="l02503"></a><span class="lineno"> 2503</span>      <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, DL, get(AArch64::ORRXrr), DestReg)</div>
<div class="line"><a id="l02504" name="l02504"></a><span class="lineno"> 2504</span>          .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a96e5a87aa1f2294a2ba1189047987083">addReg</a>(AArch64::XZR)</div>
<div class="line"><a id="l02505" name="l02505"></a><span class="lineno"> 2505</span>          .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a96e5a87aa1f2294a2ba1189047987083">addReg</a>(SrcReg, <a class="code hl_function" href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>(KillSrc));</div>
<div class="line"><a id="l02506" name="l02506"></a><span class="lineno"> 2506</span>    }</div>
<div class="line"><a id="l02507" name="l02507"></a><span class="lineno"> 2507</span>    <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l02508" name="l02508"></a><span class="lineno"> 2508</span>  }</div>
<div class="line"><a id="l02509" name="l02509"></a><span class="lineno"> 2509</span> </div>
<div class="line"><a id="l02510" name="l02510"></a><span class="lineno"> 2510</span>  <span class="comment">// Copy a DDDD register quad by copying the individual sub-registers.</span></div>
<div class="line"><a id="l02511" name="l02511"></a><span class="lineno"> 2511</span>  <span class="keywordflow">if</span> (AArch64::DDDDRegClass.<a class="code hl_function" href="Value_8cpp.html#a34433c37334a1cde3d58cde3099257dd">contains</a>(DestReg) &amp;&amp;</div>
<div class="line"><a id="l02512" name="l02512"></a><span class="lineno"> 2512</span>      AArch64::DDDDRegClass.<a class="code hl_function" href="Value_8cpp.html#a34433c37334a1cde3d58cde3099257dd">contains</a>(SrcReg)) {</div>
<div class="line"><a id="l02513" name="l02513"></a><span class="lineno"> 2513</span>    <span class="keyword">static</span> <span class="keyword">const</span> <span class="keywordtype">unsigned</span> Indices[] = {AArch64::dsub0, AArch64::dsub1,</div>
<div class="line"><a id="l02514" name="l02514"></a><span class="lineno"> 2514</span>                                       AArch64::dsub2, AArch64::dsub3};</div>
<div class="line"><a id="l02515" name="l02515"></a><span class="lineno"> 2515</span>    <a class="code hl_function" href="classllvm_1_1AArch64InstrInfo.html#aee1794f9d210b5a0af2aa1e4dd9c0683">copyPhysRegTuple</a>(MBB, <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, DL, DestReg, SrcReg, KillSrc, AArch64::ORRv8i8,</div>
<div class="line"><a id="l02516" name="l02516"></a><span class="lineno"> 2516</span>                     Indices);</div>
<div class="line"><a id="l02517" name="l02517"></a><span class="lineno"> 2517</span>    <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l02518" name="l02518"></a><span class="lineno"> 2518</span>  }</div>
<div class="line"><a id="l02519" name="l02519"></a><span class="lineno"> 2519</span> </div>
<div class="line"><a id="l02520" name="l02520"></a><span class="lineno"> 2520</span>  <span class="comment">// Copy a DDD register triple by copying the individual sub-registers.</span></div>
<div class="line"><a id="l02521" name="l02521"></a><span class="lineno"> 2521</span>  <span class="keywordflow">if</span> (AArch64::DDDRegClass.<a class="code hl_function" href="Value_8cpp.html#a34433c37334a1cde3d58cde3099257dd">contains</a>(DestReg) &amp;&amp;</div>
<div class="line"><a id="l02522" name="l02522"></a><span class="lineno"> 2522</span>      AArch64::DDDRegClass.<a class="code hl_function" href="Value_8cpp.html#a34433c37334a1cde3d58cde3099257dd">contains</a>(SrcReg)) {</div>
<div class="line"><a id="l02523" name="l02523"></a><span class="lineno"> 2523</span>    <span class="keyword">static</span> <span class="keyword">const</span> <span class="keywordtype">unsigned</span> Indices[] = {AArch64::dsub0, AArch64::dsub1,</div>
<div class="line"><a id="l02524" name="l02524"></a><span class="lineno"> 2524</span>                                       AArch64::dsub2};</div>
<div class="line"><a id="l02525" name="l02525"></a><span class="lineno"> 2525</span>    <a class="code hl_function" href="classllvm_1_1AArch64InstrInfo.html#aee1794f9d210b5a0af2aa1e4dd9c0683">copyPhysRegTuple</a>(MBB, <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, DL, DestReg, SrcReg, KillSrc, AArch64::ORRv8i8,</div>
<div class="line"><a id="l02526" name="l02526"></a><span class="lineno"> 2526</span>                     Indices);</div>
<div class="line"><a id="l02527" name="l02527"></a><span class="lineno"> 2527</span>    <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l02528" name="l02528"></a><span class="lineno"> 2528</span>  }</div>
<div class="line"><a id="l02529" name="l02529"></a><span class="lineno"> 2529</span> </div>
<div class="line"><a id="l02530" name="l02530"></a><span class="lineno"> 2530</span>  <span class="comment">// Copy a DD register pair by copying the individual sub-registers.</span></div>
<div class="line"><a id="l02531" name="l02531"></a><span class="lineno"> 2531</span>  <span class="keywordflow">if</span> (AArch64::DDRegClass.<a class="code hl_function" href="Value_8cpp.html#a34433c37334a1cde3d58cde3099257dd">contains</a>(DestReg) &amp;&amp;</div>
<div class="line"><a id="l02532" name="l02532"></a><span class="lineno"> 2532</span>      AArch64::DDRegClass.<a class="code hl_function" href="Value_8cpp.html#a34433c37334a1cde3d58cde3099257dd">contains</a>(SrcReg)) {</div>
<div class="line"><a id="l02533" name="l02533"></a><span class="lineno"> 2533</span>    <span class="keyword">static</span> <span class="keyword">const</span> <span class="keywordtype">unsigned</span> Indices[] = {AArch64::dsub0, AArch64::dsub1};</div>
<div class="line"><a id="l02534" name="l02534"></a><span class="lineno"> 2534</span>    <a class="code hl_function" href="classllvm_1_1AArch64InstrInfo.html#aee1794f9d210b5a0af2aa1e4dd9c0683">copyPhysRegTuple</a>(MBB, <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, DL, DestReg, SrcReg, KillSrc, AArch64::ORRv8i8,</div>
<div class="line"><a id="l02535" name="l02535"></a><span class="lineno"> 2535</span>                     Indices);</div>
<div class="line"><a id="l02536" name="l02536"></a><span class="lineno"> 2536</span>    <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l02537" name="l02537"></a><span class="lineno"> 2537</span>  }</div>
<div class="line"><a id="l02538" name="l02538"></a><span class="lineno"> 2538</span> </div>
<div class="line"><a id="l02539" name="l02539"></a><span class="lineno"> 2539</span>  <span class="comment">// Copy a QQQQ register quad by copying the individual sub-registers.</span></div>
<div class="line"><a id="l02540" name="l02540"></a><span class="lineno"> 2540</span>  <span class="keywordflow">if</span> (AArch64::QQQQRegClass.<a class="code hl_function" href="Value_8cpp.html#a34433c37334a1cde3d58cde3099257dd">contains</a>(DestReg) &amp;&amp;</div>
<div class="line"><a id="l02541" name="l02541"></a><span class="lineno"> 2541</span>      AArch64::QQQQRegClass.<a class="code hl_function" href="Value_8cpp.html#a34433c37334a1cde3d58cde3099257dd">contains</a>(SrcReg)) {</div>
<div class="line"><a id="l02542" name="l02542"></a><span class="lineno"> 2542</span>    <span class="keyword">static</span> <span class="keyword">const</span> <span class="keywordtype">unsigned</span> Indices[] = {AArch64::qsub0, AArch64::qsub1,</div>
<div class="line"><a id="l02543" name="l02543"></a><span class="lineno"> 2543</span>                                       AArch64::qsub2, AArch64::qsub3};</div>
<div class="line"><a id="l02544" name="l02544"></a><span class="lineno"> 2544</span>    <a class="code hl_function" href="classllvm_1_1AArch64InstrInfo.html#aee1794f9d210b5a0af2aa1e4dd9c0683">copyPhysRegTuple</a>(MBB, <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, DL, DestReg, SrcReg, KillSrc, AArch64::ORRv16i8,</div>
<div class="line"><a id="l02545" name="l02545"></a><span class="lineno"> 2545</span>                     Indices);</div>
<div class="line"><a id="l02546" name="l02546"></a><span class="lineno"> 2546</span>    <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l02547" name="l02547"></a><span class="lineno"> 2547</span>  }</div>
<div class="line"><a id="l02548" name="l02548"></a><span class="lineno"> 2548</span> </div>
<div class="line"><a id="l02549" name="l02549"></a><span class="lineno"> 2549</span>  <span class="comment">// Copy a QQQ register triple by copying the individual sub-registers.</span></div>
<div class="line"><a id="l02550" name="l02550"></a><span class="lineno"> 2550</span>  <span class="keywordflow">if</span> (AArch64::QQQRegClass.<a class="code hl_function" href="Value_8cpp.html#a34433c37334a1cde3d58cde3099257dd">contains</a>(DestReg) &amp;&amp;</div>
<div class="line"><a id="l02551" name="l02551"></a><span class="lineno"> 2551</span>      AArch64::QQQRegClass.<a class="code hl_function" href="Value_8cpp.html#a34433c37334a1cde3d58cde3099257dd">contains</a>(SrcReg)) {</div>
<div class="line"><a id="l02552" name="l02552"></a><span class="lineno"> 2552</span>    <span class="keyword">static</span> <span class="keyword">const</span> <span class="keywordtype">unsigned</span> Indices[] = {AArch64::qsub0, AArch64::qsub1,</div>
<div class="line"><a id="l02553" name="l02553"></a><span class="lineno"> 2553</span>                                       AArch64::qsub2};</div>
<div class="line"><a id="l02554" name="l02554"></a><span class="lineno"> 2554</span>    <a class="code hl_function" href="classllvm_1_1AArch64InstrInfo.html#aee1794f9d210b5a0af2aa1e4dd9c0683">copyPhysRegTuple</a>(MBB, <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, DL, DestReg, SrcReg, KillSrc, AArch64::ORRv16i8,</div>
<div class="line"><a id="l02555" name="l02555"></a><span class="lineno"> 2555</span>                     Indices);</div>
<div class="line"><a id="l02556" name="l02556"></a><span class="lineno"> 2556</span>    <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l02557" name="l02557"></a><span class="lineno"> 2557</span>  }</div>
<div class="line"><a id="l02558" name="l02558"></a><span class="lineno"> 2558</span> </div>
<div class="line"><a id="l02559" name="l02559"></a><span class="lineno"> 2559</span>  <span class="comment">// Copy a QQ register pair by copying the individual sub-registers.</span></div>
<div class="line"><a id="l02560" name="l02560"></a><span class="lineno"> 2560</span>  <span class="keywordflow">if</span> (AArch64::QQRegClass.<a class="code hl_function" href="Value_8cpp.html#a34433c37334a1cde3d58cde3099257dd">contains</a>(DestReg) &amp;&amp;</div>
<div class="line"><a id="l02561" name="l02561"></a><span class="lineno"> 2561</span>      AArch64::QQRegClass.<a class="code hl_function" href="Value_8cpp.html#a34433c37334a1cde3d58cde3099257dd">contains</a>(SrcReg)) {</div>
<div class="line"><a id="l02562" name="l02562"></a><span class="lineno"> 2562</span>    <span class="keyword">static</span> <span class="keyword">const</span> <span class="keywordtype">unsigned</span> Indices[] = {AArch64::qsub0, AArch64::qsub1};</div>
<div class="line"><a id="l02563" name="l02563"></a><span class="lineno"> 2563</span>    <a class="code hl_function" href="classllvm_1_1AArch64InstrInfo.html#aee1794f9d210b5a0af2aa1e4dd9c0683">copyPhysRegTuple</a>(MBB, <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, DL, DestReg, SrcReg, KillSrc, AArch64::ORRv16i8,</div>
<div class="line"><a id="l02564" name="l02564"></a><span class="lineno"> 2564</span>                     Indices);</div>
<div class="line"><a id="l02565" name="l02565"></a><span class="lineno"> 2565</span>    <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l02566" name="l02566"></a><span class="lineno"> 2566</span>  }</div>
<div class="line"><a id="l02567" name="l02567"></a><span class="lineno"> 2567</span> </div>
<div class="line"><a id="l02568" name="l02568"></a><span class="lineno"> 2568</span>  <span class="keywordflow">if</span> (AArch64::XSeqPairsClassRegClass.<a class="code hl_function" href="Value_8cpp.html#a34433c37334a1cde3d58cde3099257dd">contains</a>(DestReg) &amp;&amp;</div>
<div class="line"><a id="l02569" name="l02569"></a><span class="lineno"> 2569</span>      AArch64::XSeqPairsClassRegClass.<a class="code hl_function" href="Value_8cpp.html#a34433c37334a1cde3d58cde3099257dd">contains</a>(SrcReg)) {</div>
<div class="line"><a id="l02570" name="l02570"></a><span class="lineno"> 2570</span>    <span class="keyword">static</span> <span class="keyword">const</span> <span class="keywordtype">unsigned</span> Indices[] = {AArch64::sube64, AArch64::subo64};</div>
<div class="line"><a id="l02571" name="l02571"></a><span class="lineno"> 2571</span>    <a class="code hl_function" href="classllvm_1_1AArch64InstrInfo.html#a989da0fe668d5de76ef2ccd3c04a8d35">copyGPRRegTuple</a>(MBB, <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, DL, DestReg, SrcReg, KillSrc, AArch64::ORRXrs,</div>
<div class="line"><a id="l02572" name="l02572"></a><span class="lineno"> 2572</span>                    AArch64::XZR, Indices);</div>
<div class="line"><a id="l02573" name="l02573"></a><span class="lineno"> 2573</span>    <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l02574" name="l02574"></a><span class="lineno"> 2574</span>  }</div>
<div class="line"><a id="l02575" name="l02575"></a><span class="lineno"> 2575</span> </div>
<div class="line"><a id="l02576" name="l02576"></a><span class="lineno"> 2576</span>  <span class="keywordflow">if</span> (AArch64::WSeqPairsClassRegClass.<a class="code hl_function" href="Value_8cpp.html#a34433c37334a1cde3d58cde3099257dd">contains</a>(DestReg) &amp;&amp;</div>
<div class="line"><a id="l02577" name="l02577"></a><span class="lineno"> 2577</span>      AArch64::WSeqPairsClassRegClass.<a class="code hl_function" href="Value_8cpp.html#a34433c37334a1cde3d58cde3099257dd">contains</a>(SrcReg)) {</div>
<div class="line"><a id="l02578" name="l02578"></a><span class="lineno"> 2578</span>    <span class="keyword">static</span> <span class="keyword">const</span> <span class="keywordtype">unsigned</span> Indices[] = {AArch64::sube32, AArch64::subo32};</div>
<div class="line"><a id="l02579" name="l02579"></a><span class="lineno"> 2579</span>    <a class="code hl_function" href="classllvm_1_1AArch64InstrInfo.html#a989da0fe668d5de76ef2ccd3c04a8d35">copyGPRRegTuple</a>(MBB, <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, DL, DestReg, SrcReg, KillSrc, AArch64::ORRWrs,</div>
<div class="line"><a id="l02580" name="l02580"></a><span class="lineno"> 2580</span>                    AArch64::WZR, Indices);</div>
<div class="line"><a id="l02581" name="l02581"></a><span class="lineno"> 2581</span>    <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l02582" name="l02582"></a><span class="lineno"> 2582</span>  }</div>
<div class="line"><a id="l02583" name="l02583"></a><span class="lineno"> 2583</span> </div>
<div class="line"><a id="l02584" name="l02584"></a><span class="lineno"> 2584</span>  <span class="keywordflow">if</span> (AArch64::FPR128RegClass.<a class="code hl_function" href="Value_8cpp.html#a34433c37334a1cde3d58cde3099257dd">contains</a>(DestReg) &amp;&amp;</div>
<div class="line"><a id="l02585" name="l02585"></a><span class="lineno"> 2585</span>      AArch64::FPR128RegClass.<a class="code hl_function" href="Value_8cpp.html#a34433c37334a1cde3d58cde3099257dd">contains</a>(SrcReg)) {</div>
<div class="line"><a id="l02586" name="l02586"></a><span class="lineno"> 2586</span>    <span class="keywordflow">if</span> (Subtarget.<a class="code hl_function" href="classllvm_1_1AArch64Subtarget.html#a6bfb4190fd6ae5758701eed8b0c06edf">hasNEON</a>()) {</div>
<div class="line"><a id="l02587" name="l02587"></a><span class="lineno"> 2587</span>      <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, DL, get(AArch64::ORRv16i8), DestReg)</div>
<div class="line"><a id="l02588" name="l02588"></a><span class="lineno"> 2588</span>          .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a96e5a87aa1f2294a2ba1189047987083">addReg</a>(SrcReg)</div>
<div class="line"><a id="l02589" name="l02589"></a><span class="lineno"> 2589</span>          .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a96e5a87aa1f2294a2ba1189047987083">addReg</a>(SrcReg, <a class="code hl_function" href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>(KillSrc));</div>
<div class="line"><a id="l02590" name="l02590"></a><span class="lineno"> 2590</span>    } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l02591" name="l02591"></a><span class="lineno"> 2591</span>      <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, DL, get(AArch64::STRQpre))</div>
<div class="line"><a id="l02592" name="l02592"></a><span class="lineno"> 2592</span>          .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a96e5a87aa1f2294a2ba1189047987083">addReg</a>(AArch64::SP, <a class="code hl_enumvalue" href="namespacellvm_1_1RegState.html#a01ac90f45467b542efe5d3f1d4f129c7a72c17e2ff2d5af62a30e56ac152aa8d5">RegState::Define</a>)</div>
<div class="line"><a id="l02593" name="l02593"></a><span class="lineno"> 2593</span>          .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a96e5a87aa1f2294a2ba1189047987083">addReg</a>(SrcReg, <a class="code hl_function" href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>(KillSrc))</div>
<div class="line"><a id="l02594" name="l02594"></a><span class="lineno"> 2594</span>          .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a96e5a87aa1f2294a2ba1189047987083">addReg</a>(AArch64::SP)</div>
<div class="line"><a id="l02595" name="l02595"></a><span class="lineno"> 2595</span>          .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(-16);</div>
<div class="line"><a id="l02596" name="l02596"></a><span class="lineno"> 2596</span>      <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, DL, get(AArch64::LDRQpre))</div>
<div class="line"><a id="l02597" name="l02597"></a><span class="lineno"> 2597</span>          .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a96e5a87aa1f2294a2ba1189047987083">addReg</a>(AArch64::SP, <a class="code hl_enumvalue" href="namespacellvm_1_1RegState.html#a01ac90f45467b542efe5d3f1d4f129c7a72c17e2ff2d5af62a30e56ac152aa8d5">RegState::Define</a>)</div>
<div class="line"><a id="l02598" name="l02598"></a><span class="lineno"> 2598</span>          .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a96e5a87aa1f2294a2ba1189047987083">addReg</a>(DestReg, <a class="code hl_enumvalue" href="namespacellvm_1_1RegState.html#a01ac90f45467b542efe5d3f1d4f129c7a72c17e2ff2d5af62a30e56ac152aa8d5">RegState::Define</a>)</div>
<div class="line"><a id="l02599" name="l02599"></a><span class="lineno"> 2599</span>          .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a96e5a87aa1f2294a2ba1189047987083">addReg</a>(AArch64::SP)</div>
<div class="line"><a id="l02600" name="l02600"></a><span class="lineno"> 2600</span>          .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(16);</div>
<div class="line"><a id="l02601" name="l02601"></a><span class="lineno"> 2601</span>    }</div>
<div class="line"><a id="l02602" name="l02602"></a><span class="lineno"> 2602</span>    <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l02603" name="l02603"></a><span class="lineno"> 2603</span>  }</div>
<div class="line"><a id="l02604" name="l02604"></a><span class="lineno"> 2604</span> </div>
<div class="line"><a id="l02605" name="l02605"></a><span class="lineno"> 2605</span>  <span class="keywordflow">if</span> (AArch64::FPR64RegClass.<a class="code hl_function" href="Value_8cpp.html#a34433c37334a1cde3d58cde3099257dd">contains</a>(DestReg) &amp;&amp;</div>
<div class="line"><a id="l02606" name="l02606"></a><span class="lineno"> 2606</span>      AArch64::FPR64RegClass.<a class="code hl_function" href="Value_8cpp.html#a34433c37334a1cde3d58cde3099257dd">contains</a>(SrcReg)) {</div>
<div class="line"><a id="l02607" name="l02607"></a><span class="lineno"> 2607</span>    <span class="keywordflow">if</span> (Subtarget.<a class="code hl_function" href="classllvm_1_1AArch64Subtarget.html#a6bfb4190fd6ae5758701eed8b0c06edf">hasNEON</a>()) {</div>
<div class="line"><a id="l02608" name="l02608"></a><span class="lineno"> 2608</span>      DestReg = RI.getMatchingSuperReg(DestReg, AArch64::dsub,</div>
<div class="line"><a id="l02609" name="l02609"></a><span class="lineno"> 2609</span>                                       &amp;AArch64::FPR128RegClass);</div>
<div class="line"><a id="l02610" name="l02610"></a><span class="lineno"> 2610</span>      SrcReg = RI.getMatchingSuperReg(SrcReg, AArch64::dsub,</div>
<div class="line"><a id="l02611" name="l02611"></a><span class="lineno"> 2611</span>                                      &amp;AArch64::FPR128RegClass);</div>
<div class="line"><a id="l02612" name="l02612"></a><span class="lineno"> 2612</span>      <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, DL, get(AArch64::ORRv16i8), DestReg)</div>
<div class="line"><a id="l02613" name="l02613"></a><span class="lineno"> 2613</span>          .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a96e5a87aa1f2294a2ba1189047987083">addReg</a>(SrcReg)</div>
<div class="line"><a id="l02614" name="l02614"></a><span class="lineno"> 2614</span>          .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a96e5a87aa1f2294a2ba1189047987083">addReg</a>(SrcReg, <a class="code hl_function" href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>(KillSrc));</div>
<div class="line"><a id="l02615" name="l02615"></a><span class="lineno"> 2615</span>    } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l02616" name="l02616"></a><span class="lineno"> 2616</span>      <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, DL, get(AArch64::FMOVDr), DestReg)</div>
<div class="line"><a id="l02617" name="l02617"></a><span class="lineno"> 2617</span>          .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a96e5a87aa1f2294a2ba1189047987083">addReg</a>(SrcReg, <a class="code hl_function" href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>(KillSrc));</div>
<div class="line"><a id="l02618" name="l02618"></a><span class="lineno"> 2618</span>    }</div>
<div class="line"><a id="l02619" name="l02619"></a><span class="lineno"> 2619</span>    <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l02620" name="l02620"></a><span class="lineno"> 2620</span>  }</div>
<div class="line"><a id="l02621" name="l02621"></a><span class="lineno"> 2621</span> </div>
<div class="line"><a id="l02622" name="l02622"></a><span class="lineno"> 2622</span>  <span class="keywordflow">if</span> (AArch64::FPR32RegClass.<a class="code hl_function" href="Value_8cpp.html#a34433c37334a1cde3d58cde3099257dd">contains</a>(DestReg) &amp;&amp;</div>
<div class="line"><a id="l02623" name="l02623"></a><span class="lineno"> 2623</span>      AArch64::FPR32RegClass.<a class="code hl_function" href="Value_8cpp.html#a34433c37334a1cde3d58cde3099257dd">contains</a>(SrcReg)) {</div>
<div class="line"><a id="l02624" name="l02624"></a><span class="lineno"> 2624</span>    <span class="keywordflow">if</span> (Subtarget.<a class="code hl_function" href="classllvm_1_1AArch64Subtarget.html#a6bfb4190fd6ae5758701eed8b0c06edf">hasNEON</a>()) {</div>
<div class="line"><a id="l02625" name="l02625"></a><span class="lineno"> 2625</span>      DestReg = RI.getMatchingSuperReg(DestReg, AArch64::ssub,</div>
<div class="line"><a id="l02626" name="l02626"></a><span class="lineno"> 2626</span>                                       &amp;AArch64::FPR128RegClass);</div>
<div class="line"><a id="l02627" name="l02627"></a><span class="lineno"> 2627</span>      SrcReg = RI.getMatchingSuperReg(SrcReg, AArch64::ssub,</div>
<div class="line"><a id="l02628" name="l02628"></a><span class="lineno"> 2628</span>                                      &amp;AArch64::FPR128RegClass);</div>
<div class="line"><a id="l02629" name="l02629"></a><span class="lineno"> 2629</span>      <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, DL, get(AArch64::ORRv16i8), DestReg)</div>
<div class="line"><a id="l02630" name="l02630"></a><span class="lineno"> 2630</span>          .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a96e5a87aa1f2294a2ba1189047987083">addReg</a>(SrcReg)</div>
<div class="line"><a id="l02631" name="l02631"></a><span class="lineno"> 2631</span>          .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a96e5a87aa1f2294a2ba1189047987083">addReg</a>(SrcReg, <a class="code hl_function" href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>(KillSrc));</div>
<div class="line"><a id="l02632" name="l02632"></a><span class="lineno"> 2632</span>    } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l02633" name="l02633"></a><span class="lineno"> 2633</span>      <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, DL, get(AArch64::FMOVSr), DestReg)</div>
<div class="line"><a id="l02634" name="l02634"></a><span class="lineno"> 2634</span>          .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a96e5a87aa1f2294a2ba1189047987083">addReg</a>(SrcReg, <a class="code hl_function" href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>(KillSrc));</div>
<div class="line"><a id="l02635" name="l02635"></a><span class="lineno"> 2635</span>    }</div>
<div class="line"><a id="l02636" name="l02636"></a><span class="lineno"> 2636</span>    <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l02637" name="l02637"></a><span class="lineno"> 2637</span>  }</div>
<div class="line"><a id="l02638" name="l02638"></a><span class="lineno"> 2638</span> </div>
<div class="line"><a id="l02639" name="l02639"></a><span class="lineno"> 2639</span>  <span class="keywordflow">if</span> (AArch64::FPR16RegClass.<a class="code hl_function" href="Value_8cpp.html#a34433c37334a1cde3d58cde3099257dd">contains</a>(DestReg) &amp;&amp;</div>
<div class="line"><a id="l02640" name="l02640"></a><span class="lineno"> 2640</span>      AArch64::FPR16RegClass.<a class="code hl_function" href="Value_8cpp.html#a34433c37334a1cde3d58cde3099257dd">contains</a>(SrcReg)) {</div>
<div class="line"><a id="l02641" name="l02641"></a><span class="lineno"> 2641</span>    <span class="keywordflow">if</span> (Subtarget.<a class="code hl_function" href="classllvm_1_1AArch64Subtarget.html#a6bfb4190fd6ae5758701eed8b0c06edf">hasNEON</a>()) {</div>
<div class="line"><a id="l02642" name="l02642"></a><span class="lineno"> 2642</span>      DestReg = RI.getMatchingSuperReg(DestReg, AArch64::hsub,</div>
<div class="line"><a id="l02643" name="l02643"></a><span class="lineno"> 2643</span>                                       &amp;AArch64::FPR128RegClass);</div>
<div class="line"><a id="l02644" name="l02644"></a><span class="lineno"> 2644</span>      SrcReg = RI.getMatchingSuperReg(SrcReg, AArch64::hsub,</div>
<div class="line"><a id="l02645" name="l02645"></a><span class="lineno"> 2645</span>                                      &amp;AArch64::FPR128RegClass);</div>
<div class="line"><a id="l02646" name="l02646"></a><span class="lineno"> 2646</span>      <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, DL, get(AArch64::ORRv16i8), DestReg)</div>
<div class="line"><a id="l02647" name="l02647"></a><span class="lineno"> 2647</span>          .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a96e5a87aa1f2294a2ba1189047987083">addReg</a>(SrcReg)</div>
<div class="line"><a id="l02648" name="l02648"></a><span class="lineno"> 2648</span>          .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a96e5a87aa1f2294a2ba1189047987083">addReg</a>(SrcReg, <a class="code hl_function" href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>(KillSrc));</div>
<div class="line"><a id="l02649" name="l02649"></a><span class="lineno"> 2649</span>    } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l02650" name="l02650"></a><span class="lineno"> 2650</span>      DestReg = RI.getMatchingSuperReg(DestReg, AArch64::hsub,</div>
<div class="line"><a id="l02651" name="l02651"></a><span class="lineno"> 2651</span>                                       &amp;AArch64::FPR32RegClass);</div>
<div class="line"><a id="l02652" name="l02652"></a><span class="lineno"> 2652</span>      SrcReg = RI.getMatchingSuperReg(SrcReg, AArch64::hsub,</div>
<div class="line"><a id="l02653" name="l02653"></a><span class="lineno"> 2653</span>                                      &amp;AArch64::FPR32RegClass);</div>
<div class="line"><a id="l02654" name="l02654"></a><span class="lineno"> 2654</span>      <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, DL, get(AArch64::FMOVSr), DestReg)</div>
<div class="line"><a id="l02655" name="l02655"></a><span class="lineno"> 2655</span>          .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a96e5a87aa1f2294a2ba1189047987083">addReg</a>(SrcReg, <a class="code hl_function" href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>(KillSrc));</div>
<div class="line"><a id="l02656" name="l02656"></a><span class="lineno"> 2656</span>    }</div>
<div class="line"><a id="l02657" name="l02657"></a><span class="lineno"> 2657</span>    <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l02658" name="l02658"></a><span class="lineno"> 2658</span>  }</div>
<div class="line"><a id="l02659" name="l02659"></a><span class="lineno"> 2659</span> </div>
<div class="line"><a id="l02660" name="l02660"></a><span class="lineno"> 2660</span>  <span class="keywordflow">if</span> (AArch64::FPR8RegClass.<a class="code hl_function" href="Value_8cpp.html#a34433c37334a1cde3d58cde3099257dd">contains</a>(DestReg) &amp;&amp;</div>
<div class="line"><a id="l02661" name="l02661"></a><span class="lineno"> 2661</span>      AArch64::FPR8RegClass.<a class="code hl_function" href="Value_8cpp.html#a34433c37334a1cde3d58cde3099257dd">contains</a>(SrcReg)) {</div>
<div class="line"><a id="l02662" name="l02662"></a><span class="lineno"> 2662</span>    <span class="keywordflow">if</span> (Subtarget.<a class="code hl_function" href="classllvm_1_1AArch64Subtarget.html#a6bfb4190fd6ae5758701eed8b0c06edf">hasNEON</a>()) {</div>
<div class="line"><a id="l02663" name="l02663"></a><span class="lineno"> 2663</span>      DestReg = RI.getMatchingSuperReg(DestReg, AArch64::bsub,</div>
<div class="line"><a id="l02664" name="l02664"></a><span class="lineno"> 2664</span>                                       &amp;AArch64::FPR128RegClass);</div>
<div class="line"><a id="l02665" name="l02665"></a><span class="lineno"> 2665</span>      SrcReg = RI.getMatchingSuperReg(SrcReg, AArch64::bsub,</div>
<div class="line"><a id="l02666" name="l02666"></a><span class="lineno"> 2666</span>                                      &amp;AArch64::FPR128RegClass);</div>
<div class="line"><a id="l02667" name="l02667"></a><span class="lineno"> 2667</span>      <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, DL, get(AArch64::ORRv16i8), DestReg)</div>
<div class="line"><a id="l02668" name="l02668"></a><span class="lineno"> 2668</span>          .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a96e5a87aa1f2294a2ba1189047987083">addReg</a>(SrcReg)</div>
<div class="line"><a id="l02669" name="l02669"></a><span class="lineno"> 2669</span>          .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a96e5a87aa1f2294a2ba1189047987083">addReg</a>(SrcReg, <a class="code hl_function" href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>(KillSrc));</div>
<div class="line"><a id="l02670" name="l02670"></a><span class="lineno"> 2670</span>    } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l02671" name="l02671"></a><span class="lineno"> 2671</span>      DestReg = RI.getMatchingSuperReg(DestReg, AArch64::bsub,</div>
<div class="line"><a id="l02672" name="l02672"></a><span class="lineno"> 2672</span>                                       &amp;AArch64::FPR32RegClass);</div>
<div class="line"><a id="l02673" name="l02673"></a><span class="lineno"> 2673</span>      SrcReg = RI.getMatchingSuperReg(SrcReg, AArch64::bsub,</div>
<div class="line"><a id="l02674" name="l02674"></a><span class="lineno"> 2674</span>                                      &amp;AArch64::FPR32RegClass);</div>
<div class="line"><a id="l02675" name="l02675"></a><span class="lineno"> 2675</span>      <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, DL, get(AArch64::FMOVSr), DestReg)</div>
<div class="line"><a id="l02676" name="l02676"></a><span class="lineno"> 2676</span>          .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a96e5a87aa1f2294a2ba1189047987083">addReg</a>(SrcReg, <a class="code hl_function" href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>(KillSrc));</div>
<div class="line"><a id="l02677" name="l02677"></a><span class="lineno"> 2677</span>    }</div>
<div class="line"><a id="l02678" name="l02678"></a><span class="lineno"> 2678</span>    <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l02679" name="l02679"></a><span class="lineno"> 2679</span>  }</div>
<div class="line"><a id="l02680" name="l02680"></a><span class="lineno"> 2680</span> </div>
<div class="line"><a id="l02681" name="l02681"></a><span class="lineno"> 2681</span>  <span class="comment">// Copies between GPR64 and FPR64.</span></div>
<div class="line"><a id="l02682" name="l02682"></a><span class="lineno"> 2682</span>  <span class="keywordflow">if</span> (AArch64::FPR64RegClass.<a class="code hl_function" href="Value_8cpp.html#a34433c37334a1cde3d58cde3099257dd">contains</a>(DestReg) &amp;&amp;</div>
<div class="line"><a id="l02683" name="l02683"></a><span class="lineno"> 2683</span>      AArch64::GPR64RegClass.<a class="code hl_function" href="Value_8cpp.html#a34433c37334a1cde3d58cde3099257dd">contains</a>(SrcReg)) {</div>
<div class="line"><a id="l02684" name="l02684"></a><span class="lineno"> 2684</span>    <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, DL, get(AArch64::FMOVXDr), DestReg)</div>
<div class="line"><a id="l02685" name="l02685"></a><span class="lineno"> 2685</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a96e5a87aa1f2294a2ba1189047987083">addReg</a>(SrcReg, <a class="code hl_function" href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>(KillSrc));</div>
<div class="line"><a id="l02686" name="l02686"></a><span class="lineno"> 2686</span>    <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l02687" name="l02687"></a><span class="lineno"> 2687</span>  }</div>
<div class="line"><a id="l02688" name="l02688"></a><span class="lineno"> 2688</span>  <span class="keywordflow">if</span> (AArch64::GPR64RegClass.<a class="code hl_function" href="Value_8cpp.html#a34433c37334a1cde3d58cde3099257dd">contains</a>(DestReg) &amp;&amp;</div>
<div class="line"><a id="l02689" name="l02689"></a><span class="lineno"> 2689</span>      AArch64::FPR64RegClass.<a class="code hl_function" href="Value_8cpp.html#a34433c37334a1cde3d58cde3099257dd">contains</a>(SrcReg)) {</div>
<div class="line"><a id="l02690" name="l02690"></a><span class="lineno"> 2690</span>    <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, DL, get(AArch64::FMOVDXr), DestReg)</div>
<div class="line"><a id="l02691" name="l02691"></a><span class="lineno"> 2691</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a96e5a87aa1f2294a2ba1189047987083">addReg</a>(SrcReg, <a class="code hl_function" href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>(KillSrc));</div>
<div class="line"><a id="l02692" name="l02692"></a><span class="lineno"> 2692</span>    <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l02693" name="l02693"></a><span class="lineno"> 2693</span>  }</div>
<div class="line"><a id="l02694" name="l02694"></a><span class="lineno"> 2694</span>  <span class="comment">// Copies between GPR32 and FPR32.</span></div>
<div class="line"><a id="l02695" name="l02695"></a><span class="lineno"> 2695</span>  <span class="keywordflow">if</span> (AArch64::FPR32RegClass.<a class="code hl_function" href="Value_8cpp.html#a34433c37334a1cde3d58cde3099257dd">contains</a>(DestReg) &amp;&amp;</div>
<div class="line"><a id="l02696" name="l02696"></a><span class="lineno"> 2696</span>      AArch64::GPR32RegClass.<a class="code hl_function" href="Value_8cpp.html#a34433c37334a1cde3d58cde3099257dd">contains</a>(SrcReg)) {</div>
<div class="line"><a id="l02697" name="l02697"></a><span class="lineno"> 2697</span>    <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, DL, get(AArch64::FMOVWSr), DestReg)</div>
<div class="line"><a id="l02698" name="l02698"></a><span class="lineno"> 2698</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a96e5a87aa1f2294a2ba1189047987083">addReg</a>(SrcReg, <a class="code hl_function" href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>(KillSrc));</div>
<div class="line"><a id="l02699" name="l02699"></a><span class="lineno"> 2699</span>    <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l02700" name="l02700"></a><span class="lineno"> 2700</span>  }</div>
<div class="line"><a id="l02701" name="l02701"></a><span class="lineno"> 2701</span>  <span class="keywordflow">if</span> (AArch64::GPR32RegClass.<a class="code hl_function" href="Value_8cpp.html#a34433c37334a1cde3d58cde3099257dd">contains</a>(DestReg) &amp;&amp;</div>
<div class="line"><a id="l02702" name="l02702"></a><span class="lineno"> 2702</span>      AArch64::FPR32RegClass.<a class="code hl_function" href="Value_8cpp.html#a34433c37334a1cde3d58cde3099257dd">contains</a>(SrcReg)) {</div>
<div class="line"><a id="l02703" name="l02703"></a><span class="lineno"> 2703</span>    <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, DL, get(AArch64::FMOVSWr), DestReg)</div>
<div class="line"><a id="l02704" name="l02704"></a><span class="lineno"> 2704</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a96e5a87aa1f2294a2ba1189047987083">addReg</a>(SrcReg, <a class="code hl_function" href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>(KillSrc));</div>
<div class="line"><a id="l02705" name="l02705"></a><span class="lineno"> 2705</span>    <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l02706" name="l02706"></a><span class="lineno"> 2706</span>  }</div>
<div class="line"><a id="l02707" name="l02707"></a><span class="lineno"> 2707</span> </div>
<div class="line"><a id="l02708" name="l02708"></a><span class="lineno"> 2708</span>  <span class="keywordflow">if</span> (DestReg == AArch64::NZCV) {</div>
<div class="line"><a id="l02709" name="l02709"></a><span class="lineno"> 2709</span>    <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(AArch64::GPR64RegClass.<a class="code hl_function" href="Value_8cpp.html#a34433c37334a1cde3d58cde3099257dd">contains</a>(SrcReg) &amp;&amp; <span class="stringliteral">&quot;Invalid NZCV copy&quot;</span>);</div>
<div class="line"><a id="l02710" name="l02710"></a><span class="lineno"> 2710</span>    <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, DL, get(AArch64::MSR))</div>
<div class="line"><a id="l02711" name="l02711"></a><span class="lineno"> 2711</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(AArch64SysReg::NZCV)</div>
<div class="line"><a id="l02712" name="l02712"></a><span class="lineno"> 2712</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a96e5a87aa1f2294a2ba1189047987083">addReg</a>(SrcReg, <a class="code hl_function" href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>(KillSrc))</div>
<div class="line"><a id="l02713" name="l02713"></a><span class="lineno"> 2713</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a96e5a87aa1f2294a2ba1189047987083">addReg</a>(AArch64::NZCV, <a class="code hl_enumvalue" href="namespacellvm_1_1RegState.html#a01ac90f45467b542efe5d3f1d4f129c7a0fec8ba6f4a4dc758b725205985eee99">RegState::Implicit</a> | <a class="code hl_enumvalue" href="namespacellvm_1_1RegState.html#a01ac90f45467b542efe5d3f1d4f129c7a72c17e2ff2d5af62a30e56ac152aa8d5">RegState::Define</a>);</div>
<div class="line"><a id="l02714" name="l02714"></a><span class="lineno"> 2714</span>    <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l02715" name="l02715"></a><span class="lineno"> 2715</span>  }</div>
<div class="line"><a id="l02716" name="l02716"></a><span class="lineno"> 2716</span> </div>
<div class="line"><a id="l02717" name="l02717"></a><span class="lineno"> 2717</span>  <span class="keywordflow">if</span> (SrcReg == AArch64::NZCV) {</div>
<div class="line"><a id="l02718" name="l02718"></a><span class="lineno"> 2718</span>    <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(AArch64::GPR64RegClass.<a class="code hl_function" href="Value_8cpp.html#a34433c37334a1cde3d58cde3099257dd">contains</a>(DestReg) &amp;&amp; <span class="stringliteral">&quot;Invalid NZCV copy&quot;</span>);</div>
<div class="line"><a id="l02719" name="l02719"></a><span class="lineno"> 2719</span>    <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, DL, get(AArch64::MRS), DestReg)</div>
<div class="line"><a id="l02720" name="l02720"></a><span class="lineno"> 2720</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(AArch64SysReg::NZCV)</div>
<div class="line"><a id="l02721" name="l02721"></a><span class="lineno"> 2721</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a96e5a87aa1f2294a2ba1189047987083">addReg</a>(AArch64::NZCV, <a class="code hl_enumvalue" href="namespacellvm_1_1RegState.html#a01ac90f45467b542efe5d3f1d4f129c7a0fec8ba6f4a4dc758b725205985eee99">RegState::Implicit</a> | <a class="code hl_function" href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>(KillSrc));</div>
<div class="line"><a id="l02722" name="l02722"></a><span class="lineno"> 2722</span>    <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l02723" name="l02723"></a><span class="lineno"> 2723</span>  }</div>
<div class="line"><a id="l02724" name="l02724"></a><span class="lineno"> 2724</span> </div>
<div class="line"><a id="l02725" name="l02725"></a><span class="lineno"> 2725</span>  <a class="code hl_define" href="llvm_2Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;unimplemented reg-to-reg copy&quot;</span>);</div>
<div class="line"><a id="l02726" name="l02726"></a><span class="lineno"> 2726</span>}</div>
<div class="line"><a id="l02727" name="l02727"></a><span class="lineno"> 2727</span> </div>
<div class="line"><a id="l02728" name="l02728"></a><span class="lineno"><a class="line" href="AArch64InstrInfo_8cpp.html#a4562e06b3ad458d67ecebb2c1f658438"> 2728</a></span><span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code hl_function" href="AArch64InstrInfo_8cpp.html#a4562e06b3ad458d67ecebb2c1f658438">storeRegPairToStackSlot</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;<a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>,</div>
<div class="line"><a id="l02729" name="l02729"></a><span class="lineno"> 2729</span>                                    <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div>
<div class="line"><a id="l02730" name="l02730"></a><span class="lineno"> 2730</span>                                    <a class="code hl_class" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> InsertBefore,</div>
<div class="line"><a id="l02731" name="l02731"></a><span class="lineno"> 2731</span>                                    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;MCID,</div>
<div class="line"><a id="l02732" name="l02732"></a><span class="lineno"> 2732</span>                                    <span class="keywordtype">unsigned</span> SrcReg, <span class="keywordtype">bool</span> IsKill,</div>
<div class="line"><a id="l02733" name="l02733"></a><span class="lineno"> 2733</span>                                    <span class="keywordtype">unsigned</span> SubIdx0, <span class="keywordtype">unsigned</span> SubIdx1, <span class="keywordtype">int</span> FI,</div>
<div class="line"><a id="l02734" name="l02734"></a><span class="lineno"> 2734</span>                                    <a class="code hl_class" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> *MMO) {</div>
<div class="line"><a id="l02735" name="l02735"></a><span class="lineno"> 2735</span>  <span class="keywordtype">unsigned</span> SrcReg0 = SrcReg;</div>
<div class="line"><a id="l02736" name="l02736"></a><span class="lineno"> 2736</span>  <span class="keywordtype">unsigned</span> SrcReg1 = SrcReg;</div>
<div class="line"><a id="l02737" name="l02737"></a><span class="lineno"> 2737</span>  <span class="keywordflow">if</span> (<a class="code hl_function" href="classllvm_1_1TargetRegisterInfo.html#a055858b14215864ed367a8db6c19d6f6">TargetRegisterInfo::isPhysicalRegister</a>(SrcReg)) {</div>
<div class="line"><a id="l02738" name="l02738"></a><span class="lineno"> 2738</span>    SrcReg0 = <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>.getSubReg(SrcReg, SubIdx0);</div>
<div class="line"><a id="l02739" name="l02739"></a><span class="lineno"> 2739</span>    SubIdx0 = 0;</div>
<div class="line"><a id="l02740" name="l02740"></a><span class="lineno"> 2740</span>    SrcReg1 = <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>.getSubReg(SrcReg, SubIdx1);</div>
<div class="line"><a id="l02741" name="l02741"></a><span class="lineno"> 2741</span>    SubIdx1 = 0;</div>
<div class="line"><a id="l02742" name="l02742"></a><span class="lineno"> 2742</span>  }</div>
<div class="line"><a id="l02743" name="l02743"></a><span class="lineno"> 2743</span>  <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, InsertBefore, <a class="code hl_class" href="classllvm_1_1DebugLoc.html">DebugLoc</a>(), MCID)</div>
<div class="line"><a id="l02744" name="l02744"></a><span class="lineno"> 2744</span>      .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a96e5a87aa1f2294a2ba1189047987083">addReg</a>(SrcReg0, <a class="code hl_function" href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>(IsKill), SubIdx0)</div>
<div class="line"><a id="l02745" name="l02745"></a><span class="lineno"> 2745</span>      .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a96e5a87aa1f2294a2ba1189047987083">addReg</a>(SrcReg1, <a class="code hl_function" href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>(IsKill), SubIdx1)</div>
<div class="line"><a id="l02746" name="l02746"></a><span class="lineno"> 2746</span>      .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a86a93dd8ddbce120d8c3101c16bc3cc6">addFrameIndex</a>(FI)</div>
<div class="line"><a id="l02747" name="l02747"></a><span class="lineno"> 2747</span>      .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(0)</div>
<div class="line"><a id="l02748" name="l02748"></a><span class="lineno"> 2748</span>      .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#ae565d45627e1678a3e37bd6a016c561c">addMemOperand</a>(MMO);</div>
<div class="line"><a id="l02749" name="l02749"></a><span class="lineno"> 2749</span>}</div>
<div class="line"><a id="l02750" name="l02750"></a><span class="lineno"> 2750</span> </div>
<div class="line"><a id="l02751" name="l02751"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64InstrInfo.html#a5345b53b58d2462c6986d22e7d7f4686"> 2751</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1AArch64InstrInfo.html#a5345b53b58d2462c6986d22e7d7f4686">AArch64InstrInfo::storeRegToStackSlot</a>(</div>
<div class="line"><a id="l02752" name="l02752"></a><span class="lineno"> 2752</span>    <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <a class="code hl_class" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> MBBI, <span class="keywordtype">unsigned</span> SrcReg,</div>
<div class="line"><a id="l02753" name="l02753"></a><span class="lineno"> 2753</span>    <span class="keywordtype">bool</span> isKill, <span class="keywordtype">int</span> FI, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC,</div>
<div class="line"><a id="l02754" name="l02754"></a><span class="lineno"> 2754</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l02755" name="l02755"></a><span class="lineno"> 2755</span>  <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF = *MBB.<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#acf6442108e21e7e5379feb8962de65b7">getParent</a>();</div>
<div class="line"><a id="l02756" name="l02756"></a><span class="lineno"> 2756</span>  <a class="code hl_class" href="classllvm_1_1MachineFrameInfo.html">MachineFrameInfo</a> &amp;MFI = MF.<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a54f334a9c8ca6d105eae383ae87e4524">getFrameInfo</a>();</div>
<div class="line"><a id="l02757" name="l02757"></a><span class="lineno"> 2757</span>  <span class="keywordtype">unsigned</span> Align = MFI.<a class="code hl_function" href="classllvm_1_1MachineFrameInfo.html#a160722f9cc0cc58c8d02808a95c58b34">getObjectAlignment</a>(FI);</div>
<div class="line"><a id="l02758" name="l02758"></a><span class="lineno"> 2758</span> </div>
<div class="line"><a id="l02759" name="l02759"></a><span class="lineno"> 2759</span>  <a class="code hl_struct" href="structllvm_1_1MachinePointerInfo.html">MachinePointerInfo</a> PtrInfo = <a class="code hl_function" href="structllvm_1_1MachinePointerInfo.html#ad8ce1aee13dbdcc05d20284a30e83170">MachinePointerInfo::getFixedStack</a>(MF, FI);</div>
<div class="line"><a id="l02760" name="l02760"></a><span class="lineno"> 2760</span>  <a class="code hl_class" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> *MMO = MF.<a class="code hl_function" href="classllvm_1_1MachineFunction.html#aab286010c5d6d400df9eee0ef4d196f0">getMachineMemOperand</a>(</div>
<div class="line"><a id="l02761" name="l02761"></a><span class="lineno"> 2761</span>      PtrInfo, <a class="code hl_enumvalue" href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2ddaed357b1367bc90a56fefa4d1b0e17374">MachineMemOperand::MOStore</a>, MFI.<a class="code hl_function" href="classllvm_1_1MachineFrameInfo.html#a9284fd53296d2a2f8ae654d000971000">getObjectSize</a>(FI), Align);</div>
<div class="line"><a id="l02762" name="l02762"></a><span class="lineno"> 2762</span>  <span class="keywordtype">unsigned</span> Opc = 0;</div>
<div class="line"><a id="l02763" name="l02763"></a><span class="lineno"> 2763</span>  <span class="keywordtype">bool</span> Offset = <span class="keyword">true</span>;</div>
<div class="line"><a id="l02764" name="l02764"></a><span class="lineno"> 2764</span>  <span class="keywordflow">switch</span> (<a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>-&gt;getSpillSize(*RC)) {</div>
<div class="line"><a id="l02765" name="l02765"></a><span class="lineno"> 2765</span>  <span class="keywordflow">case</span> 1:</div>
<div class="line"><a id="l02766" name="l02766"></a><span class="lineno"> 2766</span>    <span class="keywordflow">if</span> (AArch64::FPR8RegClass.hasSubClassEq(RC))</div>
<div class="line"><a id="l02767" name="l02767"></a><span class="lineno"> 2767</span>      Opc = AArch64::STRBui;</div>
<div class="line"><a id="l02768" name="l02768"></a><span class="lineno"> 2768</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l02769" name="l02769"></a><span class="lineno"> 2769</span>  <span class="keywordflow">case</span> 2:</div>
<div class="line"><a id="l02770" name="l02770"></a><span class="lineno"> 2770</span>    <span class="keywordflow">if</span> (AArch64::FPR16RegClass.hasSubClassEq(RC))</div>
<div class="line"><a id="l02771" name="l02771"></a><span class="lineno"> 2771</span>      Opc = AArch64::STRHui;</div>
<div class="line"><a id="l02772" name="l02772"></a><span class="lineno"> 2772</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l02773" name="l02773"></a><span class="lineno"> 2773</span>  <span class="keywordflow">case</span> 4:</div>
<div class="line"><a id="l02774" name="l02774"></a><span class="lineno"> 2774</span>    <span class="keywordflow">if</span> (AArch64::GPR32allRegClass.hasSubClassEq(RC)) {</div>
<div class="line"><a id="l02775" name="l02775"></a><span class="lineno"> 2775</span>      Opc = AArch64::STRWui;</div>
<div class="line"><a id="l02776" name="l02776"></a><span class="lineno"> 2776</span>      <span class="keywordflow">if</span> (<a class="code hl_function" href="classllvm_1_1TargetRegisterInfo.html#ae62c5ea35b71f9020caa94340bc78f37">TargetRegisterInfo::isVirtualRegister</a>(SrcReg))</div>
<div class="line"><a id="l02777" name="l02777"></a><span class="lineno"> 2777</span>        MF.<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a810234b6b3d223b7c74a4253fcc5ea5e">getRegInfo</a>().<a class="code hl_function" href="classllvm_1_1MachineRegisterInfo.html#a4312b4757ac75bf9be905acfeefd6838">constrainRegClass</a>(SrcReg, &amp;AArch64::GPR32RegClass);</div>
<div class="line"><a id="l02778" name="l02778"></a><span class="lineno"> 2778</span>      <span class="keywordflow">else</span></div>
<div class="line"><a id="l02779" name="l02779"></a><span class="lineno"> 2779</span>        <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(SrcReg != AArch64::WSP);</div>
<div class="line"><a id="l02780" name="l02780"></a><span class="lineno"> 2780</span>    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (AArch64::FPR32RegClass.hasSubClassEq(RC))</div>
<div class="line"><a id="l02781" name="l02781"></a><span class="lineno"> 2781</span>      Opc = AArch64::STRSui;</div>
<div class="line"><a id="l02782" name="l02782"></a><span class="lineno"> 2782</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l02783" name="l02783"></a><span class="lineno"> 2783</span>  <span class="keywordflow">case</span> 8:</div>
<div class="line"><a id="l02784" name="l02784"></a><span class="lineno"> 2784</span>    <span class="keywordflow">if</span> (AArch64::GPR64allRegClass.hasSubClassEq(RC)) {</div>
<div class="line"><a id="l02785" name="l02785"></a><span class="lineno"> 2785</span>      Opc = AArch64::STRXui;</div>
<div class="line"><a id="l02786" name="l02786"></a><span class="lineno"> 2786</span>      <span class="keywordflow">if</span> (<a class="code hl_function" href="classllvm_1_1TargetRegisterInfo.html#ae62c5ea35b71f9020caa94340bc78f37">TargetRegisterInfo::isVirtualRegister</a>(SrcReg))</div>
<div class="line"><a id="l02787" name="l02787"></a><span class="lineno"> 2787</span>        MF.<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a810234b6b3d223b7c74a4253fcc5ea5e">getRegInfo</a>().<a class="code hl_function" href="classllvm_1_1MachineRegisterInfo.html#a4312b4757ac75bf9be905acfeefd6838">constrainRegClass</a>(SrcReg, &amp;AArch64::GPR64RegClass);</div>
<div class="line"><a id="l02788" name="l02788"></a><span class="lineno"> 2788</span>      <span class="keywordflow">else</span></div>
<div class="line"><a id="l02789" name="l02789"></a><span class="lineno"> 2789</span>        <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(SrcReg != AArch64::SP);</div>
<div class="line"><a id="l02790" name="l02790"></a><span class="lineno"> 2790</span>    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (AArch64::FPR64RegClass.hasSubClassEq(RC)) {</div>
<div class="line"><a id="l02791" name="l02791"></a><span class="lineno"> 2791</span>      Opc = AArch64::STRDui;</div>
<div class="line"><a id="l02792" name="l02792"></a><span class="lineno"> 2792</span>    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (AArch64::WSeqPairsClassRegClass.hasSubClassEq(RC)) {</div>
<div class="line"><a id="l02793" name="l02793"></a><span class="lineno"> 2793</span>      <a class="code hl_function" href="AArch64InstrInfo_8cpp.html#a4562e06b3ad458d67ecebb2c1f658438">storeRegPairToStackSlot</a>(<a class="code hl_function" href="classllvm_1_1AArch64InstrInfo.html#a616fc69908b11c1c62addae537191ad4">getRegisterInfo</a>(), MBB, MBBI,</div>
<div class="line"><a id="l02794" name="l02794"></a><span class="lineno"> 2794</span>                              get(AArch64::STPWi), SrcReg, isKill,</div>
<div class="line"><a id="l02795" name="l02795"></a><span class="lineno"> 2795</span>                              AArch64::sube32, AArch64::subo32, FI, MMO);</div>
<div class="line"><a id="l02796" name="l02796"></a><span class="lineno"> 2796</span>      <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l02797" name="l02797"></a><span class="lineno"> 2797</span>    }</div>
<div class="line"><a id="l02798" name="l02798"></a><span class="lineno"> 2798</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l02799" name="l02799"></a><span class="lineno"> 2799</span>  <span class="keywordflow">case</span> 16:</div>
<div class="line"><a id="l02800" name="l02800"></a><span class="lineno"> 2800</span>    <span class="keywordflow">if</span> (AArch64::FPR128RegClass.hasSubClassEq(RC))</div>
<div class="line"><a id="l02801" name="l02801"></a><span class="lineno"> 2801</span>      Opc = AArch64::STRQui;</div>
<div class="line"><a id="l02802" name="l02802"></a><span class="lineno"> 2802</span>    <span class="keywordflow">else</span> <span class="keywordflow">if</span> (AArch64::DDRegClass.hasSubClassEq(RC)) {</div>
<div class="line"><a id="l02803" name="l02803"></a><span class="lineno"> 2803</span>      <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Subtarget.<a class="code hl_function" href="classllvm_1_1AArch64Subtarget.html#a6bfb4190fd6ae5758701eed8b0c06edf">hasNEON</a>() &amp;&amp; <span class="stringliteral">&quot;Unexpected register store without NEON&quot;</span>);</div>
<div class="line"><a id="l02804" name="l02804"></a><span class="lineno"> 2804</span>      Opc = AArch64::ST1Twov1d;</div>
<div class="line"><a id="l02805" name="l02805"></a><span class="lineno"> 2805</span>      Offset = <span class="keyword">false</span>;</div>
<div class="line"><a id="l02806" name="l02806"></a><span class="lineno"> 2806</span>    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (AArch64::XSeqPairsClassRegClass.hasSubClassEq(RC)) {</div>
<div class="line"><a id="l02807" name="l02807"></a><span class="lineno"> 2807</span>      <a class="code hl_function" href="AArch64InstrInfo_8cpp.html#a4562e06b3ad458d67ecebb2c1f658438">storeRegPairToStackSlot</a>(<a class="code hl_function" href="classllvm_1_1AArch64InstrInfo.html#a616fc69908b11c1c62addae537191ad4">getRegisterInfo</a>(), MBB, MBBI,</div>
<div class="line"><a id="l02808" name="l02808"></a><span class="lineno"> 2808</span>                              get(AArch64::STPXi), SrcReg, isKill,</div>
<div class="line"><a id="l02809" name="l02809"></a><span class="lineno"> 2809</span>                              AArch64::sube64, AArch64::subo64, FI, MMO);</div>
<div class="line"><a id="l02810" name="l02810"></a><span class="lineno"> 2810</span>      <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l02811" name="l02811"></a><span class="lineno"> 2811</span>    }</div>
<div class="line"><a id="l02812" name="l02812"></a><span class="lineno"> 2812</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l02813" name="l02813"></a><span class="lineno"> 2813</span>  <span class="keywordflow">case</span> 24:</div>
<div class="line"><a id="l02814" name="l02814"></a><span class="lineno"> 2814</span>    <span class="keywordflow">if</span> (AArch64::DDDRegClass.hasSubClassEq(RC)) {</div>
<div class="line"><a id="l02815" name="l02815"></a><span class="lineno"> 2815</span>      <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Subtarget.<a class="code hl_function" href="classllvm_1_1AArch64Subtarget.html#a6bfb4190fd6ae5758701eed8b0c06edf">hasNEON</a>() &amp;&amp; <span class="stringliteral">&quot;Unexpected register store without NEON&quot;</span>);</div>
<div class="line"><a id="l02816" name="l02816"></a><span class="lineno"> 2816</span>      Opc = AArch64::ST1Threev1d;</div>
<div class="line"><a id="l02817" name="l02817"></a><span class="lineno"> 2817</span>      Offset = <span class="keyword">false</span>;</div>
<div class="line"><a id="l02818" name="l02818"></a><span class="lineno"> 2818</span>    }</div>
<div class="line"><a id="l02819" name="l02819"></a><span class="lineno"> 2819</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l02820" name="l02820"></a><span class="lineno"> 2820</span>  <span class="keywordflow">case</span> 32:</div>
<div class="line"><a id="l02821" name="l02821"></a><span class="lineno"> 2821</span>    <span class="keywordflow">if</span> (AArch64::DDDDRegClass.hasSubClassEq(RC)) {</div>
<div class="line"><a id="l02822" name="l02822"></a><span class="lineno"> 2822</span>      <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Subtarget.<a class="code hl_function" href="classllvm_1_1AArch64Subtarget.html#a6bfb4190fd6ae5758701eed8b0c06edf">hasNEON</a>() &amp;&amp; <span class="stringliteral">&quot;Unexpected register store without NEON&quot;</span>);</div>
<div class="line"><a id="l02823" name="l02823"></a><span class="lineno"> 2823</span>      Opc = AArch64::ST1Fourv1d;</div>
<div class="line"><a id="l02824" name="l02824"></a><span class="lineno"> 2824</span>      Offset = <span class="keyword">false</span>;</div>
<div class="line"><a id="l02825" name="l02825"></a><span class="lineno"> 2825</span>    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (AArch64::QQRegClass.hasSubClassEq(RC)) {</div>
<div class="line"><a id="l02826" name="l02826"></a><span class="lineno"> 2826</span>      <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Subtarget.<a class="code hl_function" href="classllvm_1_1AArch64Subtarget.html#a6bfb4190fd6ae5758701eed8b0c06edf">hasNEON</a>() &amp;&amp; <span class="stringliteral">&quot;Unexpected register store without NEON&quot;</span>);</div>
<div class="line"><a id="l02827" name="l02827"></a><span class="lineno"> 2827</span>      Opc = AArch64::ST1Twov2d;</div>
<div class="line"><a id="l02828" name="l02828"></a><span class="lineno"> 2828</span>      Offset = <span class="keyword">false</span>;</div>
<div class="line"><a id="l02829" name="l02829"></a><span class="lineno"> 2829</span>    }</div>
<div class="line"><a id="l02830" name="l02830"></a><span class="lineno"> 2830</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l02831" name="l02831"></a><span class="lineno"> 2831</span>  <span class="keywordflow">case</span> 48:</div>
<div class="line"><a id="l02832" name="l02832"></a><span class="lineno"> 2832</span>    <span class="keywordflow">if</span> (AArch64::QQQRegClass.hasSubClassEq(RC)) {</div>
<div class="line"><a id="l02833" name="l02833"></a><span class="lineno"> 2833</span>      <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Subtarget.<a class="code hl_function" href="classllvm_1_1AArch64Subtarget.html#a6bfb4190fd6ae5758701eed8b0c06edf">hasNEON</a>() &amp;&amp; <span class="stringliteral">&quot;Unexpected register store without NEON&quot;</span>);</div>
<div class="line"><a id="l02834" name="l02834"></a><span class="lineno"> 2834</span>      Opc = AArch64::ST1Threev2d;</div>
<div class="line"><a id="l02835" name="l02835"></a><span class="lineno"> 2835</span>      Offset = <span class="keyword">false</span>;</div>
<div class="line"><a id="l02836" name="l02836"></a><span class="lineno"> 2836</span>    }</div>
<div class="line"><a id="l02837" name="l02837"></a><span class="lineno"> 2837</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l02838" name="l02838"></a><span class="lineno"> 2838</span>  <span class="keywordflow">case</span> 64:</div>
<div class="line"><a id="l02839" name="l02839"></a><span class="lineno"> 2839</span>    <span class="keywordflow">if</span> (AArch64::QQQQRegClass.hasSubClassEq(RC)) {</div>
<div class="line"><a id="l02840" name="l02840"></a><span class="lineno"> 2840</span>      <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Subtarget.<a class="code hl_function" href="classllvm_1_1AArch64Subtarget.html#a6bfb4190fd6ae5758701eed8b0c06edf">hasNEON</a>() &amp;&amp; <span class="stringliteral">&quot;Unexpected register store without NEON&quot;</span>);</div>
<div class="line"><a id="l02841" name="l02841"></a><span class="lineno"> 2841</span>      Opc = AArch64::ST1Fourv2d;</div>
<div class="line"><a id="l02842" name="l02842"></a><span class="lineno"> 2842</span>      Offset = <span class="keyword">false</span>;</div>
<div class="line"><a id="l02843" name="l02843"></a><span class="lineno"> 2843</span>    }</div>
<div class="line"><a id="l02844" name="l02844"></a><span class="lineno"> 2844</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l02845" name="l02845"></a><span class="lineno"> 2845</span>  }</div>
<div class="line"><a id="l02846" name="l02846"></a><span class="lineno"> 2846</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Opc &amp;&amp; <span class="stringliteral">&quot;Unknown register class&quot;</span>);</div>
<div class="line"><a id="l02847" name="l02847"></a><span class="lineno"> 2847</span> </div>
<div class="line"><a id="l02848" name="l02848"></a><span class="lineno"> 2848</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a> = <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, MBBI, <a class="code hl_class" href="classllvm_1_1DebugLoc.html">DebugLoc</a>(), get(Opc))</div>
<div class="line"><a id="l02849" name="l02849"></a><span class="lineno"> 2849</span>                                     .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a96e5a87aa1f2294a2ba1189047987083">addReg</a>(SrcReg, <a class="code hl_function" href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>(isKill))</div>
<div class="line"><a id="l02850" name="l02850"></a><span class="lineno"> 2850</span>                                     .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a86a93dd8ddbce120d8c3101c16bc3cc6">addFrameIndex</a>(FI);</div>
<div class="line"><a id="l02851" name="l02851"></a><span class="lineno"> 2851</span> </div>
<div class="line"><a id="l02852" name="l02852"></a><span class="lineno"> 2852</span>  <span class="keywordflow">if</span> (Offset)</div>
<div class="line"><a id="l02853" name="l02853"></a><span class="lineno"> 2853</span>    <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.addImm(0);</div>
<div class="line"><a id="l02854" name="l02854"></a><span class="lineno"> 2854</span>  <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.addMemOperand(MMO);</div>
<div class="line"><a id="l02855" name="l02855"></a><span class="lineno"> 2855</span>}</div>
<div class="line"><a id="l02856" name="l02856"></a><span class="lineno"> 2856</span> </div>
<div class="line"><a id="l02857" name="l02857"></a><span class="lineno"><a class="line" href="AArch64InstrInfo_8cpp.html#aedf04d923bd1581ccf5ad9db091ea9ee"> 2857</a></span><span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code hl_function" href="AArch64InstrInfo_8cpp.html#aedf04d923bd1581ccf5ad9db091ea9ee">loadRegPairFromStackSlot</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;<a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>,</div>
<div class="line"><a id="l02858" name="l02858"></a><span class="lineno"> 2858</span>                                     <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div>
<div class="line"><a id="l02859" name="l02859"></a><span class="lineno"> 2859</span>                                     <a class="code hl_class" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> InsertBefore,</div>
<div class="line"><a id="l02860" name="l02860"></a><span class="lineno"> 2860</span>                                     <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;MCID,</div>
<div class="line"><a id="l02861" name="l02861"></a><span class="lineno"> 2861</span>                                     <span class="keywordtype">unsigned</span> DestReg, <span class="keywordtype">unsigned</span> SubIdx0,</div>
<div class="line"><a id="l02862" name="l02862"></a><span class="lineno"> 2862</span>                                     <span class="keywordtype">unsigned</span> SubIdx1, <span class="keywordtype">int</span> FI,</div>
<div class="line"><a id="l02863" name="l02863"></a><span class="lineno"> 2863</span>                                     <a class="code hl_class" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> *MMO) {</div>
<div class="line"><a id="l02864" name="l02864"></a><span class="lineno"> 2864</span>  <span class="keywordtype">unsigned</span> DestReg0 = DestReg;</div>
<div class="line"><a id="l02865" name="l02865"></a><span class="lineno"> 2865</span>  <span class="keywordtype">unsigned</span> DestReg1 = DestReg;</div>
<div class="line"><a id="l02866" name="l02866"></a><span class="lineno"> 2866</span>  <span class="keywordtype">bool</span> IsUndef = <span class="keyword">true</span>;</div>
<div class="line"><a id="l02867" name="l02867"></a><span class="lineno"> 2867</span>  <span class="keywordflow">if</span> (<a class="code hl_function" href="classllvm_1_1TargetRegisterInfo.html#a055858b14215864ed367a8db6c19d6f6">TargetRegisterInfo::isPhysicalRegister</a>(DestReg)) {</div>
<div class="line"><a id="l02868" name="l02868"></a><span class="lineno"> 2868</span>    DestReg0 = <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>.getSubReg(DestReg, SubIdx0);</div>
<div class="line"><a id="l02869" name="l02869"></a><span class="lineno"> 2869</span>    SubIdx0 = 0;</div>
<div class="line"><a id="l02870" name="l02870"></a><span class="lineno"> 2870</span>    DestReg1 = <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>.getSubReg(DestReg, SubIdx1);</div>
<div class="line"><a id="l02871" name="l02871"></a><span class="lineno"> 2871</span>    SubIdx1 = 0;</div>
<div class="line"><a id="l02872" name="l02872"></a><span class="lineno"> 2872</span>    IsUndef = <span class="keyword">false</span>;</div>
<div class="line"><a id="l02873" name="l02873"></a><span class="lineno"> 2873</span>  }</div>
<div class="line"><a id="l02874" name="l02874"></a><span class="lineno"> 2874</span>  <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, InsertBefore, <a class="code hl_class" href="classllvm_1_1DebugLoc.html">DebugLoc</a>(), MCID)</div>
<div class="line"><a id="l02875" name="l02875"></a><span class="lineno"> 2875</span>      .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a96e5a87aa1f2294a2ba1189047987083">addReg</a>(DestReg0, <a class="code hl_enumvalue" href="namespacellvm_1_1RegState.html#a01ac90f45467b542efe5d3f1d4f129c7a72c17e2ff2d5af62a30e56ac152aa8d5">RegState::Define</a> | <a class="code hl_function" href="namespacellvm.html#aa3a1f79eb5e89f41ad5a3d8e9b2a367a">getUndefRegState</a>(IsUndef), SubIdx0)</div>
<div class="line"><a id="l02876" name="l02876"></a><span class="lineno"> 2876</span>      .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a96e5a87aa1f2294a2ba1189047987083">addReg</a>(DestReg1, <a class="code hl_enumvalue" href="namespacellvm_1_1RegState.html#a01ac90f45467b542efe5d3f1d4f129c7a72c17e2ff2d5af62a30e56ac152aa8d5">RegState::Define</a> | <a class="code hl_function" href="namespacellvm.html#aa3a1f79eb5e89f41ad5a3d8e9b2a367a">getUndefRegState</a>(IsUndef), SubIdx1)</div>
<div class="line"><a id="l02877" name="l02877"></a><span class="lineno"> 2877</span>      .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a86a93dd8ddbce120d8c3101c16bc3cc6">addFrameIndex</a>(FI)</div>
<div class="line"><a id="l02878" name="l02878"></a><span class="lineno"> 2878</span>      .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(0)</div>
<div class="line"><a id="l02879" name="l02879"></a><span class="lineno"> 2879</span>      .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#ae565d45627e1678a3e37bd6a016c561c">addMemOperand</a>(MMO);</div>
<div class="line"><a id="l02880" name="l02880"></a><span class="lineno"> 2880</span>}</div>
<div class="line"><a id="l02881" name="l02881"></a><span class="lineno"> 2881</span> </div>
<div class="line"><a id="l02882" name="l02882"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64InstrInfo.html#a783649795e22d8f4318137834040398f"> 2882</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1AArch64InstrInfo.html#a783649795e22d8f4318137834040398f">AArch64InstrInfo::loadRegFromStackSlot</a>(</div>
<div class="line"><a id="l02883" name="l02883"></a><span class="lineno"> 2883</span>    <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <a class="code hl_class" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> MBBI, <span class="keywordtype">unsigned</span> DestReg,</div>
<div class="line"><a id="l02884" name="l02884"></a><span class="lineno"> 2884</span>    <span class="keywordtype">int</span> FI, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC,</div>
<div class="line"><a id="l02885" name="l02885"></a><span class="lineno"> 2885</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l02886" name="l02886"></a><span class="lineno"> 2886</span>  <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF = *MBB.<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#acf6442108e21e7e5379feb8962de65b7">getParent</a>();</div>
<div class="line"><a id="l02887" name="l02887"></a><span class="lineno"> 2887</span>  <a class="code hl_class" href="classllvm_1_1MachineFrameInfo.html">MachineFrameInfo</a> &amp;MFI = MF.<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a54f334a9c8ca6d105eae383ae87e4524">getFrameInfo</a>();</div>
<div class="line"><a id="l02888" name="l02888"></a><span class="lineno"> 2888</span>  <span class="keywordtype">unsigned</span> Align = MFI.<a class="code hl_function" href="classllvm_1_1MachineFrameInfo.html#a160722f9cc0cc58c8d02808a95c58b34">getObjectAlignment</a>(FI);</div>
<div class="line"><a id="l02889" name="l02889"></a><span class="lineno"> 2889</span>  <a class="code hl_struct" href="structllvm_1_1MachinePointerInfo.html">MachinePointerInfo</a> PtrInfo = <a class="code hl_function" href="structllvm_1_1MachinePointerInfo.html#ad8ce1aee13dbdcc05d20284a30e83170">MachinePointerInfo::getFixedStack</a>(MF, FI);</div>
<div class="line"><a id="l02890" name="l02890"></a><span class="lineno"> 2890</span>  <a class="code hl_class" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> *MMO = MF.<a class="code hl_function" href="classllvm_1_1MachineFunction.html#aab286010c5d6d400df9eee0ef4d196f0">getMachineMemOperand</a>(</div>
<div class="line"><a id="l02891" name="l02891"></a><span class="lineno"> 2891</span>      PtrInfo, <a class="code hl_enumvalue" href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2dda7d12be6206e5b0026c71bbcd5cb76494">MachineMemOperand::MOLoad</a>, MFI.<a class="code hl_function" href="classllvm_1_1MachineFrameInfo.html#a9284fd53296d2a2f8ae654d000971000">getObjectSize</a>(FI), Align);</div>
<div class="line"><a id="l02892" name="l02892"></a><span class="lineno"> 2892</span> </div>
<div class="line"><a id="l02893" name="l02893"></a><span class="lineno"> 2893</span>  <span class="keywordtype">unsigned</span> Opc = 0;</div>
<div class="line"><a id="l02894" name="l02894"></a><span class="lineno"> 2894</span>  <span class="keywordtype">bool</span> Offset = <span class="keyword">true</span>;</div>
<div class="line"><a id="l02895" name="l02895"></a><span class="lineno"> 2895</span>  <span class="keywordflow">switch</span> (<a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>-&gt;getSpillSize(*RC)) {</div>
<div class="line"><a id="l02896" name="l02896"></a><span class="lineno"> 2896</span>  <span class="keywordflow">case</span> 1:</div>
<div class="line"><a id="l02897" name="l02897"></a><span class="lineno"> 2897</span>    <span class="keywordflow">if</span> (AArch64::FPR8RegClass.hasSubClassEq(RC))</div>
<div class="line"><a id="l02898" name="l02898"></a><span class="lineno"> 2898</span>      Opc = AArch64::LDRBui;</div>
<div class="line"><a id="l02899" name="l02899"></a><span class="lineno"> 2899</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l02900" name="l02900"></a><span class="lineno"> 2900</span>  <span class="keywordflow">case</span> 2:</div>
<div class="line"><a id="l02901" name="l02901"></a><span class="lineno"> 2901</span>    <span class="keywordflow">if</span> (AArch64::FPR16RegClass.hasSubClassEq(RC))</div>
<div class="line"><a id="l02902" name="l02902"></a><span class="lineno"> 2902</span>      Opc = AArch64::LDRHui;</div>
<div class="line"><a id="l02903" name="l02903"></a><span class="lineno"> 2903</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l02904" name="l02904"></a><span class="lineno"> 2904</span>  <span class="keywordflow">case</span> 4:</div>
<div class="line"><a id="l02905" name="l02905"></a><span class="lineno"> 2905</span>    <span class="keywordflow">if</span> (AArch64::GPR32allRegClass.hasSubClassEq(RC)) {</div>
<div class="line"><a id="l02906" name="l02906"></a><span class="lineno"> 2906</span>      Opc = AArch64::LDRWui;</div>
<div class="line"><a id="l02907" name="l02907"></a><span class="lineno"> 2907</span>      <span class="keywordflow">if</span> (<a class="code hl_function" href="classllvm_1_1TargetRegisterInfo.html#ae62c5ea35b71f9020caa94340bc78f37">TargetRegisterInfo::isVirtualRegister</a>(DestReg))</div>
<div class="line"><a id="l02908" name="l02908"></a><span class="lineno"> 2908</span>        MF.<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a810234b6b3d223b7c74a4253fcc5ea5e">getRegInfo</a>().<a class="code hl_function" href="classllvm_1_1MachineRegisterInfo.html#a4312b4757ac75bf9be905acfeefd6838">constrainRegClass</a>(DestReg, &amp;AArch64::GPR32RegClass);</div>
<div class="line"><a id="l02909" name="l02909"></a><span class="lineno"> 2909</span>      <span class="keywordflow">else</span></div>
<div class="line"><a id="l02910" name="l02910"></a><span class="lineno"> 2910</span>        <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(DestReg != AArch64::WSP);</div>
<div class="line"><a id="l02911" name="l02911"></a><span class="lineno"> 2911</span>    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (AArch64::FPR32RegClass.hasSubClassEq(RC))</div>
<div class="line"><a id="l02912" name="l02912"></a><span class="lineno"> 2912</span>      Opc = AArch64::LDRSui;</div>
<div class="line"><a id="l02913" name="l02913"></a><span class="lineno"> 2913</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l02914" name="l02914"></a><span class="lineno"> 2914</span>  <span class="keywordflow">case</span> 8:</div>
<div class="line"><a id="l02915" name="l02915"></a><span class="lineno"> 2915</span>    <span class="keywordflow">if</span> (AArch64::GPR64allRegClass.hasSubClassEq(RC)) {</div>
<div class="line"><a id="l02916" name="l02916"></a><span class="lineno"> 2916</span>      Opc = AArch64::LDRXui;</div>
<div class="line"><a id="l02917" name="l02917"></a><span class="lineno"> 2917</span>      <span class="keywordflow">if</span> (<a class="code hl_function" href="classllvm_1_1TargetRegisterInfo.html#ae62c5ea35b71f9020caa94340bc78f37">TargetRegisterInfo::isVirtualRegister</a>(DestReg))</div>
<div class="line"><a id="l02918" name="l02918"></a><span class="lineno"> 2918</span>        MF.<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a810234b6b3d223b7c74a4253fcc5ea5e">getRegInfo</a>().<a class="code hl_function" href="classllvm_1_1MachineRegisterInfo.html#a4312b4757ac75bf9be905acfeefd6838">constrainRegClass</a>(DestReg, &amp;AArch64::GPR64RegClass);</div>
<div class="line"><a id="l02919" name="l02919"></a><span class="lineno"> 2919</span>      <span class="keywordflow">else</span></div>
<div class="line"><a id="l02920" name="l02920"></a><span class="lineno"> 2920</span>        <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(DestReg != AArch64::SP);</div>
<div class="line"><a id="l02921" name="l02921"></a><span class="lineno"> 2921</span>    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (AArch64::FPR64RegClass.hasSubClassEq(RC)) {</div>
<div class="line"><a id="l02922" name="l02922"></a><span class="lineno"> 2922</span>      Opc = AArch64::LDRDui;</div>
<div class="line"><a id="l02923" name="l02923"></a><span class="lineno"> 2923</span>    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (AArch64::WSeqPairsClassRegClass.hasSubClassEq(RC)) {</div>
<div class="line"><a id="l02924" name="l02924"></a><span class="lineno"> 2924</span>      <a class="code hl_function" href="AArch64InstrInfo_8cpp.html#aedf04d923bd1581ccf5ad9db091ea9ee">loadRegPairFromStackSlot</a>(<a class="code hl_function" href="classllvm_1_1AArch64InstrInfo.html#a616fc69908b11c1c62addae537191ad4">getRegisterInfo</a>(), MBB, MBBI,</div>
<div class="line"><a id="l02925" name="l02925"></a><span class="lineno"> 2925</span>                               get(AArch64::LDPWi), DestReg, AArch64::sube32,</div>
<div class="line"><a id="l02926" name="l02926"></a><span class="lineno"> 2926</span>                               AArch64::subo32, FI, MMO);</div>
<div class="line"><a id="l02927" name="l02927"></a><span class="lineno"> 2927</span>      <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l02928" name="l02928"></a><span class="lineno"> 2928</span>    }</div>
<div class="line"><a id="l02929" name="l02929"></a><span class="lineno"> 2929</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l02930" name="l02930"></a><span class="lineno"> 2930</span>  <span class="keywordflow">case</span> 16:</div>
<div class="line"><a id="l02931" name="l02931"></a><span class="lineno"> 2931</span>    <span class="keywordflow">if</span> (AArch64::FPR128RegClass.hasSubClassEq(RC))</div>
<div class="line"><a id="l02932" name="l02932"></a><span class="lineno"> 2932</span>      Opc = AArch64::LDRQui;</div>
<div class="line"><a id="l02933" name="l02933"></a><span class="lineno"> 2933</span>    <span class="keywordflow">else</span> <span class="keywordflow">if</span> (AArch64::DDRegClass.hasSubClassEq(RC)) {</div>
<div class="line"><a id="l02934" name="l02934"></a><span class="lineno"> 2934</span>      <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Subtarget.<a class="code hl_function" href="classllvm_1_1AArch64Subtarget.html#a6bfb4190fd6ae5758701eed8b0c06edf">hasNEON</a>() &amp;&amp; <span class="stringliteral">&quot;Unexpected register load without NEON&quot;</span>);</div>
<div class="line"><a id="l02935" name="l02935"></a><span class="lineno"> 2935</span>      Opc = AArch64::LD1Twov1d;</div>
<div class="line"><a id="l02936" name="l02936"></a><span class="lineno"> 2936</span>      Offset = <span class="keyword">false</span>;</div>
<div class="line"><a id="l02937" name="l02937"></a><span class="lineno"> 2937</span>    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (AArch64::XSeqPairsClassRegClass.hasSubClassEq(RC)) {</div>
<div class="line"><a id="l02938" name="l02938"></a><span class="lineno"> 2938</span>      <a class="code hl_function" href="AArch64InstrInfo_8cpp.html#aedf04d923bd1581ccf5ad9db091ea9ee">loadRegPairFromStackSlot</a>(<a class="code hl_function" href="classllvm_1_1AArch64InstrInfo.html#a616fc69908b11c1c62addae537191ad4">getRegisterInfo</a>(), MBB, MBBI,</div>
<div class="line"><a id="l02939" name="l02939"></a><span class="lineno"> 2939</span>                               get(AArch64::LDPXi), DestReg, AArch64::sube64,</div>
<div class="line"><a id="l02940" name="l02940"></a><span class="lineno"> 2940</span>                               AArch64::subo64, FI, MMO);</div>
<div class="line"><a id="l02941" name="l02941"></a><span class="lineno"> 2941</span>      <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l02942" name="l02942"></a><span class="lineno"> 2942</span>    }</div>
<div class="line"><a id="l02943" name="l02943"></a><span class="lineno"> 2943</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l02944" name="l02944"></a><span class="lineno"> 2944</span>  <span class="keywordflow">case</span> 24:</div>
<div class="line"><a id="l02945" name="l02945"></a><span class="lineno"> 2945</span>    <span class="keywordflow">if</span> (AArch64::DDDRegClass.hasSubClassEq(RC)) {</div>
<div class="line"><a id="l02946" name="l02946"></a><span class="lineno"> 2946</span>      <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Subtarget.<a class="code hl_function" href="classllvm_1_1AArch64Subtarget.html#a6bfb4190fd6ae5758701eed8b0c06edf">hasNEON</a>() &amp;&amp; <span class="stringliteral">&quot;Unexpected register load without NEON&quot;</span>);</div>
<div class="line"><a id="l02947" name="l02947"></a><span class="lineno"> 2947</span>      Opc = AArch64::LD1Threev1d;</div>
<div class="line"><a id="l02948" name="l02948"></a><span class="lineno"> 2948</span>      Offset = <span class="keyword">false</span>;</div>
<div class="line"><a id="l02949" name="l02949"></a><span class="lineno"> 2949</span>    }</div>
<div class="line"><a id="l02950" name="l02950"></a><span class="lineno"> 2950</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l02951" name="l02951"></a><span class="lineno"> 2951</span>  <span class="keywordflow">case</span> 32:</div>
<div class="line"><a id="l02952" name="l02952"></a><span class="lineno"> 2952</span>    <span class="keywordflow">if</span> (AArch64::DDDDRegClass.hasSubClassEq(RC)) {</div>
<div class="line"><a id="l02953" name="l02953"></a><span class="lineno"> 2953</span>      <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Subtarget.<a class="code hl_function" href="classllvm_1_1AArch64Subtarget.html#a6bfb4190fd6ae5758701eed8b0c06edf">hasNEON</a>() &amp;&amp; <span class="stringliteral">&quot;Unexpected register load without NEON&quot;</span>);</div>
<div class="line"><a id="l02954" name="l02954"></a><span class="lineno"> 2954</span>      Opc = AArch64::LD1Fourv1d;</div>
<div class="line"><a id="l02955" name="l02955"></a><span class="lineno"> 2955</span>      Offset = <span class="keyword">false</span>;</div>
<div class="line"><a id="l02956" name="l02956"></a><span class="lineno"> 2956</span>    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (AArch64::QQRegClass.hasSubClassEq(RC)) {</div>
<div class="line"><a id="l02957" name="l02957"></a><span class="lineno"> 2957</span>      <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Subtarget.<a class="code hl_function" href="classllvm_1_1AArch64Subtarget.html#a6bfb4190fd6ae5758701eed8b0c06edf">hasNEON</a>() &amp;&amp; <span class="stringliteral">&quot;Unexpected register load without NEON&quot;</span>);</div>
<div class="line"><a id="l02958" name="l02958"></a><span class="lineno"> 2958</span>      Opc = AArch64::LD1Twov2d;</div>
<div class="line"><a id="l02959" name="l02959"></a><span class="lineno"> 2959</span>      Offset = <span class="keyword">false</span>;</div>
<div class="line"><a id="l02960" name="l02960"></a><span class="lineno"> 2960</span>    }</div>
<div class="line"><a id="l02961" name="l02961"></a><span class="lineno"> 2961</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l02962" name="l02962"></a><span class="lineno"> 2962</span>  <span class="keywordflow">case</span> 48:</div>
<div class="line"><a id="l02963" name="l02963"></a><span class="lineno"> 2963</span>    <span class="keywordflow">if</span> (AArch64::QQQRegClass.hasSubClassEq(RC)) {</div>
<div class="line"><a id="l02964" name="l02964"></a><span class="lineno"> 2964</span>      <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Subtarget.<a class="code hl_function" href="classllvm_1_1AArch64Subtarget.html#a6bfb4190fd6ae5758701eed8b0c06edf">hasNEON</a>() &amp;&amp; <span class="stringliteral">&quot;Unexpected register load without NEON&quot;</span>);</div>
<div class="line"><a id="l02965" name="l02965"></a><span class="lineno"> 2965</span>      Opc = AArch64::LD1Threev2d;</div>
<div class="line"><a id="l02966" name="l02966"></a><span class="lineno"> 2966</span>      Offset = <span class="keyword">false</span>;</div>
<div class="line"><a id="l02967" name="l02967"></a><span class="lineno"> 2967</span>    }</div>
<div class="line"><a id="l02968" name="l02968"></a><span class="lineno"> 2968</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l02969" name="l02969"></a><span class="lineno"> 2969</span>  <span class="keywordflow">case</span> 64:</div>
<div class="line"><a id="l02970" name="l02970"></a><span class="lineno"> 2970</span>    <span class="keywordflow">if</span> (AArch64::QQQQRegClass.hasSubClassEq(RC)) {</div>
<div class="line"><a id="l02971" name="l02971"></a><span class="lineno"> 2971</span>      <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Subtarget.<a class="code hl_function" href="classllvm_1_1AArch64Subtarget.html#a6bfb4190fd6ae5758701eed8b0c06edf">hasNEON</a>() &amp;&amp; <span class="stringliteral">&quot;Unexpected register load without NEON&quot;</span>);</div>
<div class="line"><a id="l02972" name="l02972"></a><span class="lineno"> 2972</span>      Opc = AArch64::LD1Fourv2d;</div>
<div class="line"><a id="l02973" name="l02973"></a><span class="lineno"> 2973</span>      Offset = <span class="keyword">false</span>;</div>
<div class="line"><a id="l02974" name="l02974"></a><span class="lineno"> 2974</span>    }</div>
<div class="line"><a id="l02975" name="l02975"></a><span class="lineno"> 2975</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l02976" name="l02976"></a><span class="lineno"> 2976</span>  }</div>
<div class="line"><a id="l02977" name="l02977"></a><span class="lineno"> 2977</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Opc &amp;&amp; <span class="stringliteral">&quot;Unknown register class&quot;</span>);</div>
<div class="line"><a id="l02978" name="l02978"></a><span class="lineno"> 2978</span> </div>
<div class="line"><a id="l02979" name="l02979"></a><span class="lineno"> 2979</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a> = <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, MBBI, <a class="code hl_class" href="classllvm_1_1DebugLoc.html">DebugLoc</a>(), get(Opc))</div>
<div class="line"><a id="l02980" name="l02980"></a><span class="lineno"> 2980</span>                                     .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a96e5a87aa1f2294a2ba1189047987083">addReg</a>(DestReg, <a class="code hl_function" href="namespacellvm.html#aa5e4d7acf58e87826a15b94d37144f2b">getDefRegState</a>(<span class="keyword">true</span>))</div>
<div class="line"><a id="l02981" name="l02981"></a><span class="lineno"> 2981</span>                                     .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a86a93dd8ddbce120d8c3101c16bc3cc6">addFrameIndex</a>(FI);</div>
<div class="line"><a id="l02982" name="l02982"></a><span class="lineno"> 2982</span>  <span class="keywordflow">if</span> (Offset)</div>
<div class="line"><a id="l02983" name="l02983"></a><span class="lineno"> 2983</span>    <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.addImm(0);</div>
<div class="line"><a id="l02984" name="l02984"></a><span class="lineno"> 2984</span>  <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.addMemOperand(MMO);</div>
<div class="line"><a id="l02985" name="l02985"></a><span class="lineno"> 2985</span>}</div>
<div class="line"><a id="l02986" name="l02986"></a><span class="lineno"> 2986</span> </div>
<div class="line"><a id="l02987" name="l02987"></a><span class="lineno"><a class="line" href="namespacellvm.html#a0a734a4f4159e6aa68e862fa65059834"> 2987</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="namespacellvm.html#a0a734a4f4159e6aa68e862fa65059834">llvm::emitFrameOffset</a>(<a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div>
<div class="line"><a id="l02988" name="l02988"></a><span class="lineno"> 2988</span>                           <a class="code hl_class" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> MBBI, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;DL,</div>
<div class="line"><a id="l02989" name="l02989"></a><span class="lineno"> 2989</span>                           <span class="keywordtype">unsigned</span> DestReg, <span class="keywordtype">unsigned</span> SrcReg, <span class="keywordtype">int</span> Offset,</div>
<div class="line"><a id="l02990" name="l02990"></a><span class="lineno"> 2990</span>                           <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> *<a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>,</div>
<div class="line"><a id="l02991" name="l02991"></a><span class="lineno"> 2991</span>                           <a class="code hl_enumeration" href="classllvm_1_1MachineInstr.html#aafacf84de1cb994a92dc045f4aa1d518">MachineInstr::MIFlag</a> Flag, <span class="keywordtype">bool</span> SetNZCV,</div>
<div class="line"><a id="l02992" name="l02992"></a><span class="lineno"> 2992</span>                           <span class="keywordtype">bool</span> NeedsWinCFI, <span class="keywordtype">bool</span> *HasWinCFI) {</div>
<div class="line"><a id="l02993" name="l02993"></a><span class="lineno"> 2993</span>  <span class="keywordflow">if</span> (DestReg == SrcReg &amp;&amp; Offset == 0)</div>
<div class="line"><a id="l02994" name="l02994"></a><span class="lineno"> 2994</span>    <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l02995" name="l02995"></a><span class="lineno"> 2995</span> </div>
<div class="line"><a id="l02996" name="l02996"></a><span class="lineno"> 2996</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>((DestReg != AArch64::SP || Offset % 16 == 0) &amp;&amp;</div>
<div class="line"><a id="l02997" name="l02997"></a><span class="lineno"> 2997</span>         <span class="stringliteral">&quot;SP increment/decrement not 16-byte aligned&quot;</span>);</div>
<div class="line"><a id="l02998" name="l02998"></a><span class="lineno"> 2998</span> </div>
<div class="line"><a id="l02999" name="l02999"></a><span class="lineno"> 2999</span>  <span class="keywordtype">bool</span> isSub = Offset &lt; 0;</div>
<div class="line"><a id="l03000" name="l03000"></a><span class="lineno"> 3000</span>  <span class="keywordflow">if</span> (isSub)</div>
<div class="line"><a id="l03001" name="l03001"></a><span class="lineno"> 3001</span>    Offset = -Offset;</div>
<div class="line"><a id="l03002" name="l03002"></a><span class="lineno"> 3002</span> </div>
<div class="line"><a id="l03003" name="l03003"></a><span class="lineno"> 3003</span>  <span class="comment">// FIXME: If the offset won&#39;t fit in 24-bits, compute the offset into a</span></div>
<div class="line"><a id="l03004" name="l03004"></a><span class="lineno"> 3004</span>  <span class="comment">// scratch register.  If DestReg is a virtual register, use it as the</span></div>
<div class="line"><a id="l03005" name="l03005"></a><span class="lineno"> 3005</span>  <span class="comment">// scratch register; otherwise, create a new virtual register (to be</span></div>
<div class="line"><a id="l03006" name="l03006"></a><span class="lineno"> 3006</span>  <span class="comment">// replaced by the scavenger at the end of PEI).  That case can be optimized</span></div>
<div class="line"><a id="l03007" name="l03007"></a><span class="lineno"> 3007</span>  <span class="comment">// slightly if DestReg is SP which is always 16-byte aligned, so the scratch</span></div>
<div class="line"><a id="l03008" name="l03008"></a><span class="lineno"> 3008</span>  <span class="comment">// register can be loaded with offset%8 and the add/sub can use an extending</span></div>
<div class="line"><a id="l03009" name="l03009"></a><span class="lineno"> 3009</span>  <span class="comment">// instruction with LSL#3.</span></div>
<div class="line"><a id="l03010" name="l03010"></a><span class="lineno"> 3010</span>  <span class="comment">// Currently the function handles any offsets but generates a poor sequence</span></div>
<div class="line"><a id="l03011" name="l03011"></a><span class="lineno"> 3011</span>  <span class="comment">// of code.</span></div>
<div class="line"><a id="l03012" name="l03012"></a><span class="lineno"> 3012</span>  <span class="comment">//  assert(Offset &lt; (1 &lt;&lt; 24) &amp;&amp; &quot;unimplemented reg plus immediate&quot;);</span></div>
<div class="line"><a id="l03013" name="l03013"></a><span class="lineno"> 3013</span> </div>
<div class="line"><a id="l03014" name="l03014"></a><span class="lineno"> 3014</span>  <span class="keywordtype">unsigned</span> Opc;</div>
<div class="line"><a id="l03015" name="l03015"></a><span class="lineno"> 3015</span>  <span class="keywordflow">if</span> (SetNZCV)</div>
<div class="line"><a id="l03016" name="l03016"></a><span class="lineno"> 3016</span>    Opc = isSub ? AArch64::SUBSXri : AArch64::ADDSXri;</div>
<div class="line"><a id="l03017" name="l03017"></a><span class="lineno"> 3017</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l03018" name="l03018"></a><span class="lineno"> 3018</span>    Opc = isSub ? AArch64::SUBXri : AArch64::ADDXri;</div>
<div class="line"><a id="l03019" name="l03019"></a><span class="lineno"> 3019</span>  <span class="keyword">const</span> <span class="keywordtype">unsigned</span> MaxEncoding = 0xfff;</div>
<div class="line"><a id="l03020" name="l03020"></a><span class="lineno"> 3020</span>  <span class="keyword">const</span> <span class="keywordtype">unsigned</span> ShiftSize = 12;</div>
<div class="line"><a id="l03021" name="l03021"></a><span class="lineno"> 3021</span>  <span class="keyword">const</span> <span class="keywordtype">unsigned</span> MaxEncodableValue = MaxEncoding &lt;&lt; ShiftSize;</div>
<div class="line"><a id="l03022" name="l03022"></a><span class="lineno"> 3022</span>  <span class="keywordflow">while</span> (((<span class="keywordtype">unsigned</span>)Offset) &gt;= (1 &lt;&lt; ShiftSize)) {</div>
<div class="line"><a id="l03023" name="l03023"></a><span class="lineno"> 3023</span>    <span class="keywordtype">unsigned</span> ThisVal;</div>
<div class="line"><a id="l03024" name="l03024"></a><span class="lineno"> 3024</span>    <span class="keywordflow">if</span> (((<span class="keywordtype">unsigned</span>)Offset) &gt; MaxEncodableValue) {</div>
<div class="line"><a id="l03025" name="l03025"></a><span class="lineno"> 3025</span>      ThisVal = MaxEncodableValue;</div>
<div class="line"><a id="l03026" name="l03026"></a><span class="lineno"> 3026</span>    } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l03027" name="l03027"></a><span class="lineno"> 3027</span>      ThisVal = Offset &amp; MaxEncodableValue;</div>
<div class="line"><a id="l03028" name="l03028"></a><span class="lineno"> 3028</span>    }</div>
<div class="line"><a id="l03029" name="l03029"></a><span class="lineno"> 3029</span>    <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>((ThisVal &gt;&gt; ShiftSize) &lt;= MaxEncoding &amp;&amp;</div>
<div class="line"><a id="l03030" name="l03030"></a><span class="lineno"> 3030</span>           <span class="stringliteral">&quot;Encoding cannot handle value that big&quot;</span>);</div>
<div class="line"><a id="l03031" name="l03031"></a><span class="lineno"> 3031</span>    <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, MBBI, DL, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(Opc), DestReg)</div>
<div class="line"><a id="l03032" name="l03032"></a><span class="lineno"> 3032</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a96e5a87aa1f2294a2ba1189047987083">addReg</a>(SrcReg)</div>
<div class="line"><a id="l03033" name="l03033"></a><span class="lineno"> 3033</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(ThisVal &gt;&gt; ShiftSize)</div>
<div class="line"><a id="l03034" name="l03034"></a><span class="lineno"> 3034</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(<a class="code hl_function" href="namespacellvm_1_1AArch64__AM.html#aeae88f12b667477f90db9b726556b337">AArch64_AM::getShifterImm</a>(<a class="code hl_enumvalue" href="namespacellvm_1_1AArch64__AM.html#a7e75394a33f6a5897d7a14c0ba5d44f1a1d97e13eb9923037fe733eda83b7f938">AArch64_AM::LSL</a>, ShiftSize))</div>
<div class="line"><a id="l03035" name="l03035"></a><span class="lineno"> 3035</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a632680dcf899466c32c0095a40e7e89e">setMIFlag</a>(Flag);</div>
<div class="line"><a id="l03036" name="l03036"></a><span class="lineno"> 3036</span> </div>
<div class="line"><a id="l03037" name="l03037"></a><span class="lineno"> 3037</span>    <span class="keywordflow">if</span> (NeedsWinCFI &amp;&amp; SrcReg == AArch64::SP &amp;&amp; DestReg == AArch64::SP) {</div>
<div class="line"><a id="l03038" name="l03038"></a><span class="lineno"> 3038</span>      <span class="keywordflow">if</span> (HasWinCFI)</div>
<div class="line"><a id="l03039" name="l03039"></a><span class="lineno"> 3039</span>        *HasWinCFI = <span class="keyword">true</span>;</div>
<div class="line"><a id="l03040" name="l03040"></a><span class="lineno"> 3040</span>      <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, MBBI, DL, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(AArch64::SEH_StackAlloc))</div>
<div class="line"><a id="l03041" name="l03041"></a><span class="lineno"> 3041</span>          .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(ThisVal)</div>
<div class="line"><a id="l03042" name="l03042"></a><span class="lineno"> 3042</span>          .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a632680dcf899466c32c0095a40e7e89e">setMIFlag</a>(Flag);</div>
<div class="line"><a id="l03043" name="l03043"></a><span class="lineno"> 3043</span>    }</div>
<div class="line"><a id="l03044" name="l03044"></a><span class="lineno"> 3044</span> </div>
<div class="line"><a id="l03045" name="l03045"></a><span class="lineno"> 3045</span>    SrcReg = DestReg;</div>
<div class="line"><a id="l03046" name="l03046"></a><span class="lineno"> 3046</span>    Offset -= ThisVal;</div>
<div class="line"><a id="l03047" name="l03047"></a><span class="lineno"> 3047</span>    <span class="keywordflow">if</span> (Offset == 0)</div>
<div class="line"><a id="l03048" name="l03048"></a><span class="lineno"> 3048</span>      <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l03049" name="l03049"></a><span class="lineno"> 3049</span>  }</div>
<div class="line"><a id="l03050" name="l03050"></a><span class="lineno"> 3050</span>  <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, MBBI, DL, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(Opc), DestReg)</div>
<div class="line"><a id="l03051" name="l03051"></a><span class="lineno"> 3051</span>      .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a96e5a87aa1f2294a2ba1189047987083">addReg</a>(SrcReg)</div>
<div class="line"><a id="l03052" name="l03052"></a><span class="lineno"> 3052</span>      .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(Offset)</div>
<div class="line"><a id="l03053" name="l03053"></a><span class="lineno"> 3053</span>      .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(<a class="code hl_function" href="namespacellvm_1_1AArch64__AM.html#aeae88f12b667477f90db9b726556b337">AArch64_AM::getShifterImm</a>(<a class="code hl_enumvalue" href="namespacellvm_1_1AArch64__AM.html#a7e75394a33f6a5897d7a14c0ba5d44f1a1d97e13eb9923037fe733eda83b7f938">AArch64_AM::LSL</a>, 0))</div>
<div class="line"><a id="l03054" name="l03054"></a><span class="lineno"> 3054</span>      .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a632680dcf899466c32c0095a40e7e89e">setMIFlag</a>(Flag);</div>
<div class="line"><a id="l03055" name="l03055"></a><span class="lineno"> 3055</span> </div>
<div class="line"><a id="l03056" name="l03056"></a><span class="lineno"> 3056</span>  <span class="keywordflow">if</span> (NeedsWinCFI) {</div>
<div class="line"><a id="l03057" name="l03057"></a><span class="lineno"> 3057</span>    <span class="keywordflow">if</span> ((DestReg == AArch64::FP &amp;&amp; SrcReg == AArch64::SP) ||</div>
<div class="line"><a id="l03058" name="l03058"></a><span class="lineno"> 3058</span>        (SrcReg == AArch64::FP &amp;&amp; DestReg == AArch64::SP)) {</div>
<div class="line"><a id="l03059" name="l03059"></a><span class="lineno"> 3059</span>      <span class="keywordflow">if</span> (HasWinCFI)</div>
<div class="line"><a id="l03060" name="l03060"></a><span class="lineno"> 3060</span>        *HasWinCFI = <span class="keyword">true</span>;</div>
<div class="line"><a id="l03061" name="l03061"></a><span class="lineno"> 3061</span>      <span class="keywordflow">if</span> (Offset == 0)</div>
<div class="line"><a id="l03062" name="l03062"></a><span class="lineno"> 3062</span>        <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, MBBI, DL, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(AArch64::SEH_SetFP)).</div>
<div class="line"><a id="l03063" name="l03063"></a><span class="lineno"> 3063</span>                setMIFlag(Flag);</div>
<div class="line"><a id="l03064" name="l03064"></a><span class="lineno"> 3064</span>      <span class="keywordflow">else</span></div>
<div class="line"><a id="l03065" name="l03065"></a><span class="lineno"> 3065</span>        <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, MBBI, DL, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(AArch64::SEH_AddFP)).</div>
<div class="line"><a id="l03066" name="l03066"></a><span class="lineno"> 3066</span>                addImm(Offset).<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a632680dcf899466c32c0095a40e7e89e">setMIFlag</a>(Flag);</div>
<div class="line"><a id="l03067" name="l03067"></a><span class="lineno"> 3067</span>    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (DestReg == AArch64::SP) {</div>
<div class="line"><a id="l03068" name="l03068"></a><span class="lineno"> 3068</span>      <span class="keywordflow">if</span> (HasWinCFI)</div>
<div class="line"><a id="l03069" name="l03069"></a><span class="lineno"> 3069</span>        *HasWinCFI = <span class="keyword">true</span>;</div>
<div class="line"><a id="l03070" name="l03070"></a><span class="lineno"> 3070</span>      <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, MBBI, DL, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(AArch64::SEH_StackAlloc)).</div>
<div class="line"><a id="l03071" name="l03071"></a><span class="lineno"> 3071</span>              addImm(Offset).<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a632680dcf899466c32c0095a40e7e89e">setMIFlag</a>(Flag);</div>
<div class="line"><a id="l03072" name="l03072"></a><span class="lineno"> 3072</span>    }</div>
<div class="line"><a id="l03073" name="l03073"></a><span class="lineno"> 3073</span>  }</div>
<div class="line"><a id="l03074" name="l03074"></a><span class="lineno"> 3074</span>}</div>
<div class="line"><a id="l03075" name="l03075"></a><span class="lineno"> 3075</span> </div>
<div class="line"><a id="l03076" name="l03076"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64InstrInfo.html#a64505b70265bcadc4993631d532a5fd5"> 3076</a></span><a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_function" href="classllvm_1_1AArch64InstrInfo.html#a64505b70265bcadc4993631d532a5fd5">AArch64InstrInfo::foldMemoryOperandImpl</a>(</div>
<div class="line"><a id="l03077" name="l03077"></a><span class="lineno"> 3077</span>    <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_class" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;unsigned&gt;</a> Ops,</div>
<div class="line"><a id="l03078" name="l03078"></a><span class="lineno"> 3078</span>    <a class="code hl_class" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> InsertPt, <span class="keywordtype">int</span> FrameIndex,</div>
<div class="line"><a id="l03079" name="l03079"></a><span class="lineno"> 3079</span>    <a class="code hl_class" href="classllvm_1_1LiveIntervals.html">LiveIntervals</a> *LIS, <a class="code hl_class" href="classllvm_1_1VirtRegMap.html">VirtRegMap</a> *VRM)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l03080" name="l03080"></a><span class="lineno"> 3080</span>  <span class="comment">// This is a bit of a hack. Consider this instruction:</span></div>
<div class="line"><a id="l03081" name="l03081"></a><span class="lineno"> 3081</span>  <span class="comment">//</span></div>
<div class="line"><a id="l03082" name="l03082"></a><span class="lineno"> 3082</span>  <span class="comment">//   %0 = COPY %sp; GPR64all:%0</span></div>
<div class="line"><a id="l03083" name="l03083"></a><span class="lineno"> 3083</span>  <span class="comment">//</span></div>
<div class="line"><a id="l03084" name="l03084"></a><span class="lineno"> 3084</span>  <span class="comment">// We explicitly chose GPR64all for the virtual register so such a copy might</span></div>
<div class="line"><a id="l03085" name="l03085"></a><span class="lineno"> 3085</span>  <span class="comment">// be eliminated by RegisterCoalescer. However, that may not be possible, and</span></div>
<div class="line"><a id="l03086" name="l03086"></a><span class="lineno"> 3086</span>  <span class="comment">// %0 may even spill. We can&#39;t spill %sp, and since it is in the GPR64all</span></div>
<div class="line"><a id="l03087" name="l03087"></a><span class="lineno"> 3087</span>  <span class="comment">// register class, TargetInstrInfo::foldMemoryOperand() is going to try.</span></div>
<div class="line"><a id="l03088" name="l03088"></a><span class="lineno"> 3088</span>  <span class="comment">//</span></div>
<div class="line"><a id="l03089" name="l03089"></a><span class="lineno"> 3089</span>  <span class="comment">// To prevent that, we are going to constrain the %0 register class here.</span></div>
<div class="line"><a id="l03090" name="l03090"></a><span class="lineno"> 3090</span>  <span class="comment">//</span></div>
<div class="line"><a id="l03091" name="l03091"></a><span class="lineno"> 3091</span>  <span class="comment">// &lt;rdar://problem/11522048&gt;</span></div>
<div class="line"><a id="l03092" name="l03092"></a><span class="lineno"> 3092</span>  <span class="comment">//</span></div>
<div class="line"><a id="l03093" name="l03093"></a><span class="lineno"> 3093</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.isFullCopy()) {</div>
<div class="line"><a id="l03094" name="l03094"></a><span class="lineno"> 3094</span>    <span class="keywordtype">unsigned</span> DstReg = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg();</div>
<div class="line"><a id="l03095" name="l03095"></a><span class="lineno"> 3095</span>    <span class="keywordtype">unsigned</span> SrcReg = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1).getReg();</div>
<div class="line"><a id="l03096" name="l03096"></a><span class="lineno"> 3096</span>    <span class="keywordflow">if</span> (SrcReg == AArch64::SP &amp;&amp;</div>
<div class="line"><a id="l03097" name="l03097"></a><span class="lineno"> 3097</span>        <a class="code hl_function" href="classllvm_1_1TargetRegisterInfo.html#ae62c5ea35b71f9020caa94340bc78f37">TargetRegisterInfo::isVirtualRegister</a>(DstReg)) {</div>
<div class="line"><a id="l03098" name="l03098"></a><span class="lineno"> 3098</span>      MF.<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a810234b6b3d223b7c74a4253fcc5ea5e">getRegInfo</a>().<a class="code hl_function" href="classllvm_1_1MachineRegisterInfo.html#a4312b4757ac75bf9be905acfeefd6838">constrainRegClass</a>(DstReg, &amp;AArch64::GPR64RegClass);</div>
<div class="line"><a id="l03099" name="l03099"></a><span class="lineno"> 3099</span>      <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div>
<div class="line"><a id="l03100" name="l03100"></a><span class="lineno"> 3100</span>    }</div>
<div class="line"><a id="l03101" name="l03101"></a><span class="lineno"> 3101</span>    <span class="keywordflow">if</span> (DstReg == AArch64::SP &amp;&amp;</div>
<div class="line"><a id="l03102" name="l03102"></a><span class="lineno"> 3102</span>        <a class="code hl_function" href="classllvm_1_1TargetRegisterInfo.html#ae62c5ea35b71f9020caa94340bc78f37">TargetRegisterInfo::isVirtualRegister</a>(SrcReg)) {</div>
<div class="line"><a id="l03103" name="l03103"></a><span class="lineno"> 3103</span>      MF.<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a810234b6b3d223b7c74a4253fcc5ea5e">getRegInfo</a>().<a class="code hl_function" href="classllvm_1_1MachineRegisterInfo.html#a4312b4757ac75bf9be905acfeefd6838">constrainRegClass</a>(SrcReg, &amp;AArch64::GPR64RegClass);</div>
<div class="line"><a id="l03104" name="l03104"></a><span class="lineno"> 3104</span>      <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div>
<div class="line"><a id="l03105" name="l03105"></a><span class="lineno"> 3105</span>    }</div>
<div class="line"><a id="l03106" name="l03106"></a><span class="lineno"> 3106</span>  }</div>
<div class="line"><a id="l03107" name="l03107"></a><span class="lineno"> 3107</span> </div>
<div class="line"><a id="l03108" name="l03108"></a><span class="lineno"> 3108</span>  <span class="comment">// Handle the case where a copy is being spilled or filled but the source</span></div>
<div class="line"><a id="l03109" name="l03109"></a><span class="lineno"> 3109</span>  <span class="comment">// and destination register class don&#39;t match.  For example:</span></div>
<div class="line"><a id="l03110" name="l03110"></a><span class="lineno"> 3110</span>  <span class="comment">//</span></div>
<div class="line"><a id="l03111" name="l03111"></a><span class="lineno"> 3111</span>  <span class="comment">//   %0 = COPY %xzr; GPR64common:%0</span></div>
<div class="line"><a id="l03112" name="l03112"></a><span class="lineno"> 3112</span>  <span class="comment">//</span></div>
<div class="line"><a id="l03113" name="l03113"></a><span class="lineno"> 3113</span>  <span class="comment">// In this case we can still safely fold away the COPY and generate the</span></div>
<div class="line"><a id="l03114" name="l03114"></a><span class="lineno"> 3114</span>  <span class="comment">// following spill code:</span></div>
<div class="line"><a id="l03115" name="l03115"></a><span class="lineno"> 3115</span>  <span class="comment">//</span></div>
<div class="line"><a id="l03116" name="l03116"></a><span class="lineno"> 3116</span>  <span class="comment">//   STRXui %xzr, %stack.0</span></div>
<div class="line"><a id="l03117" name="l03117"></a><span class="lineno"> 3117</span>  <span class="comment">//</span></div>
<div class="line"><a id="l03118" name="l03118"></a><span class="lineno"> 3118</span>  <span class="comment">// This also eliminates spilled cross register class COPYs (e.g. between x and</span></div>
<div class="line"><a id="l03119" name="l03119"></a><span class="lineno"> 3119</span>  <span class="comment">// d regs) of the same size.  For example:</span></div>
<div class="line"><a id="l03120" name="l03120"></a><span class="lineno"> 3120</span>  <span class="comment">//</span></div>
<div class="line"><a id="l03121" name="l03121"></a><span class="lineno"> 3121</span>  <span class="comment">//   %0 = COPY %1; GPR64:%0, FPR64:%1</span></div>
<div class="line"><a id="l03122" name="l03122"></a><span class="lineno"> 3122</span>  <span class="comment">//</span></div>
<div class="line"><a id="l03123" name="l03123"></a><span class="lineno"> 3123</span>  <span class="comment">// will be filled as</span></div>
<div class="line"><a id="l03124" name="l03124"></a><span class="lineno"> 3124</span>  <span class="comment">//</span></div>
<div class="line"><a id="l03125" name="l03125"></a><span class="lineno"> 3125</span>  <span class="comment">//   LDRDui %0, fi&lt;#0&gt;</span></div>
<div class="line"><a id="l03126" name="l03126"></a><span class="lineno"> 3126</span>  <span class="comment">//</span></div>
<div class="line"><a id="l03127" name="l03127"></a><span class="lineno"> 3127</span>  <span class="comment">// instead of</span></div>
<div class="line"><a id="l03128" name="l03128"></a><span class="lineno"> 3128</span>  <span class="comment">//</span></div>
<div class="line"><a id="l03129" name="l03129"></a><span class="lineno"> 3129</span>  <span class="comment">//   LDRXui %Temp, fi&lt;#0&gt;</span></div>
<div class="line"><a id="l03130" name="l03130"></a><span class="lineno"> 3130</span>  <span class="comment">//   %0 = FMOV %Temp</span></div>
<div class="line"><a id="l03131" name="l03131"></a><span class="lineno"> 3131</span>  <span class="comment">//</span></div>
<div class="line"><a id="l03132" name="l03132"></a><span class="lineno"> 3132</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.isCopy() &amp;&amp; Ops.<a class="code hl_function" href="classllvm_1_1ArrayRef.html#a85ffb6531d4cda988ea81f18d4e56fb7">size</a>() == 1 &amp;&amp;</div>
<div class="line"><a id="l03133" name="l03133"></a><span class="lineno"> 3133</span>      <span class="comment">// Make sure we&#39;re only folding the explicit COPY defs/uses.</span></div>
<div class="line"><a id="l03134" name="l03134"></a><span class="lineno"> 3134</span>      (Ops[0] == 0 || Ops[0] == 1)) {</div>
<div class="line"><a id="l03135" name="l03135"></a><span class="lineno"> 3135</span>    <span class="keywordtype">bool</span> IsSpill = Ops[0] == 0;</div>
<div class="line"><a id="l03136" name="l03136"></a><span class="lineno"> 3136</span>    <span class="keywordtype">bool</span> IsFill = !IsSpill;</div>
<div class="line"><a id="l03137" name="l03137"></a><span class="lineno"> 3137</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;<a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a> = *MF.<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a3825368aca2bc1550d173660df4da6a6">getSubtarget</a>().<a class="code hl_function" href="classllvm_1_1TargetSubtargetInfo.html#a43c530c830206ecf5ad3359364634c75">getRegisterInfo</a>();</div>
<div class="line"><a id="l03138" name="l03138"></a><span class="lineno"> 3138</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = MF.<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a810234b6b3d223b7c74a4253fcc5ea5e">getRegInfo</a>();</div>
<div class="line"><a id="l03139" name="l03139"></a><span class="lineno"> 3139</span>    <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB = *<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getParent();</div>
<div class="line"><a id="l03140" name="l03140"></a><span class="lineno"> 3140</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;DstMO = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0);</div>
<div class="line"><a id="l03141" name="l03141"></a><span class="lineno"> 3141</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;SrcMO = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1);</div>
<div class="line"><a id="l03142" name="l03142"></a><span class="lineno"> 3142</span>    <span class="keywordtype">unsigned</span> DstReg = DstMO.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div>
<div class="line"><a id="l03143" name="l03143"></a><span class="lineno"> 3143</span>    <span class="keywordtype">unsigned</span> SrcReg = SrcMO.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div>
<div class="line"><a id="l03144" name="l03144"></a><span class="lineno"> 3144</span>    <span class="comment">// This is slightly expensive to compute for physical regs since</span></div>
<div class="line"><a id="l03145" name="l03145"></a><span class="lineno"> 3145</span>    <span class="comment">// getMinimalPhysRegClass is slow.</span></div>
<div class="line"><a id="l03146" name="l03146"></a><span class="lineno"> 3146</span>    <span class="keyword">auto</span> <a class="code hl_function" href="AMDGPUAsmParser_8cpp.html#abb21a41bf541ba2c706937ef91f9e4c9">getRegClass</a> = [&amp;](<span class="keywordtype">unsigned</span> Reg) {</div>
<div class="line"><a id="l03147" name="l03147"></a><span class="lineno"> 3147</span>      <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1TargetRegisterInfo.html#ae62c5ea35b71f9020caa94340bc78f37">TargetRegisterInfo::isVirtualRegister</a>(Reg)</div>
<div class="line"><a id="l03148" name="l03148"></a><span class="lineno"> 3148</span>                 ? <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getRegClass(Reg)</div>
<div class="line"><a id="l03149" name="l03149"></a><span class="lineno"> 3149</span>                 : <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>.getMinimalPhysRegClass(Reg);</div>
<div class="line"><a id="l03150" name="l03150"></a><span class="lineno"> 3150</span>    };</div>
<div class="line"><a id="l03151" name="l03151"></a><span class="lineno"> 3151</span> </div>
<div class="line"><a id="l03152" name="l03152"></a><span class="lineno"> 3152</span>    <span class="keywordflow">if</span> (DstMO.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a028a8c5113d40d8c3f4427053bf36738">getSubReg</a>() == 0 &amp;&amp; SrcMO.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a028a8c5113d40d8c3f4427053bf36738">getSubReg</a>() == 0) {</div>
<div class="line"><a id="l03153" name="l03153"></a><span class="lineno"> 3153</span>      <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>.getRegSizeInBits(*<a class="code hl_function" href="AMDGPUAsmParser_8cpp.html#abb21a41bf541ba2c706937ef91f9e4c9">getRegClass</a>(DstReg)) ==</div>
<div class="line"><a id="l03154" name="l03154"></a><span class="lineno"> 3154</span>                 <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>.getRegSizeInBits(*<a class="code hl_function" href="AMDGPUAsmParser_8cpp.html#abb21a41bf541ba2c706937ef91f9e4c9">getRegClass</a>(SrcReg)) &amp;&amp;</div>
<div class="line"><a id="l03155" name="l03155"></a><span class="lineno"> 3155</span>             <span class="stringliteral">&quot;Mismatched register size in non subreg COPY&quot;</span>);</div>
<div class="line"><a id="l03156" name="l03156"></a><span class="lineno"> 3156</span>      <span class="keywordflow">if</span> (IsSpill)</div>
<div class="line"><a id="l03157" name="l03157"></a><span class="lineno"> 3157</span>        <a class="code hl_function" href="classllvm_1_1AArch64InstrInfo.html#a5345b53b58d2462c6986d22e7d7f4686">storeRegToStackSlot</a>(MBB, InsertPt, SrcReg, SrcMO.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a4046212ebc647b17e811837ae4ea3afd">isKill</a>(), FrameIndex,</div>
<div class="line"><a id="l03158" name="l03158"></a><span class="lineno"> 3158</span>                            <a class="code hl_function" href="AMDGPUAsmParser_8cpp.html#abb21a41bf541ba2c706937ef91f9e4c9">getRegClass</a>(SrcReg), &amp;<a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>);</div>
<div class="line"><a id="l03159" name="l03159"></a><span class="lineno"> 3159</span>      <span class="keywordflow">else</span></div>
<div class="line"><a id="l03160" name="l03160"></a><span class="lineno"> 3160</span>        <a class="code hl_function" href="classllvm_1_1AArch64InstrInfo.html#a783649795e22d8f4318137834040398f">loadRegFromStackSlot</a>(MBB, InsertPt, DstReg, FrameIndex,</div>
<div class="line"><a id="l03161" name="l03161"></a><span class="lineno"> 3161</span>                             <a class="code hl_function" href="AMDGPUAsmParser_8cpp.html#abb21a41bf541ba2c706937ef91f9e4c9">getRegClass</a>(DstReg), &amp;<a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>);</div>
<div class="line"><a id="l03162" name="l03162"></a><span class="lineno"> 3162</span>      <span class="keywordflow">return</span> &amp;*--InsertPt;</div>
<div class="line"><a id="l03163" name="l03163"></a><span class="lineno"> 3163</span>    }</div>
<div class="line"><a id="l03164" name="l03164"></a><span class="lineno"> 3164</span> </div>
<div class="line"><a id="l03165" name="l03165"></a><span class="lineno"> 3165</span>    <span class="comment">// Handle cases like spilling def of:</span></div>
<div class="line"><a id="l03166" name="l03166"></a><span class="lineno"> 3166</span>    <span class="comment">//</span></div>
<div class="line"><a id="l03167" name="l03167"></a><span class="lineno"> 3167</span>    <span class="comment">//   %0:sub_32&lt;def,read-undef&gt; = COPY %wzr; GPR64common:%0</span></div>
<div class="line"><a id="l03168" name="l03168"></a><span class="lineno"> 3168</span>    <span class="comment">//</span></div>
<div class="line"><a id="l03169" name="l03169"></a><span class="lineno"> 3169</span>    <span class="comment">// where the physical register source can be widened and stored to the full</span></div>
<div class="line"><a id="l03170" name="l03170"></a><span class="lineno"> 3170</span>    <span class="comment">// virtual reg destination stack slot, in this case producing:</span></div>
<div class="line"><a id="l03171" name="l03171"></a><span class="lineno"> 3171</span>    <span class="comment">//</span></div>
<div class="line"><a id="l03172" name="l03172"></a><span class="lineno"> 3172</span>    <span class="comment">//   STRXui %xzr, %stack.0</span></div>
<div class="line"><a id="l03173" name="l03173"></a><span class="lineno"> 3173</span>    <span class="comment">//</span></div>
<div class="line"><a id="l03174" name="l03174"></a><span class="lineno"> 3174</span>    <span class="keywordflow">if</span> (IsSpill &amp;&amp; DstMO.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a1255befbcd6e034394681b1bcd3529ff">isUndef</a>() &amp;&amp;</div>
<div class="line"><a id="l03175" name="l03175"></a><span class="lineno"> 3175</span>        <a class="code hl_function" href="classllvm_1_1TargetRegisterInfo.html#a055858b14215864ed367a8db6c19d6f6">TargetRegisterInfo::isPhysicalRegister</a>(SrcReg)) {</div>
<div class="line"><a id="l03176" name="l03176"></a><span class="lineno"> 3176</span>      <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(SrcMO.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a028a8c5113d40d8c3f4427053bf36738">getSubReg</a>() == 0 &amp;&amp;</div>
<div class="line"><a id="l03177" name="l03177"></a><span class="lineno"> 3177</span>             <span class="stringliteral">&quot;Unexpected subreg on physical register&quot;</span>);</div>
<div class="line"><a id="l03178" name="l03178"></a><span class="lineno"> 3178</span>      <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *SpillRC;</div>
<div class="line"><a id="l03179" name="l03179"></a><span class="lineno"> 3179</span>      <span class="keywordtype">unsigned</span> SpillSubreg;</div>
<div class="line"><a id="l03180" name="l03180"></a><span class="lineno"> 3180</span>      <span class="keywordflow">switch</span> (DstMO.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a028a8c5113d40d8c3f4427053bf36738">getSubReg</a>()) {</div>
<div class="line"><a id="l03181" name="l03181"></a><span class="lineno"> 3181</span>      <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l03182" name="l03182"></a><span class="lineno"> 3182</span>        SpillRC = <span class="keyword">nullptr</span>;</div>
<div class="line"><a id="l03183" name="l03183"></a><span class="lineno"> 3183</span>        <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l03184" name="l03184"></a><span class="lineno"> 3184</span>      <span class="keywordflow">case</span> AArch64::sub_32:</div>
<div class="line"><a id="l03185" name="l03185"></a><span class="lineno"> 3185</span>      <span class="keywordflow">case</span> AArch64::ssub:</div>
<div class="line"><a id="l03186" name="l03186"></a><span class="lineno"> 3186</span>        <span class="keywordflow">if</span> (AArch64::GPR32RegClass.<a class="code hl_function" href="Value_8cpp.html#a34433c37334a1cde3d58cde3099257dd">contains</a>(SrcReg)) {</div>
<div class="line"><a id="l03187" name="l03187"></a><span class="lineno"> 3187</span>          SpillRC = &amp;AArch64::GPR64RegClass;</div>
<div class="line"><a id="l03188" name="l03188"></a><span class="lineno"> 3188</span>          SpillSubreg = AArch64::sub_32;</div>
<div class="line"><a id="l03189" name="l03189"></a><span class="lineno"> 3189</span>        } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (AArch64::FPR32RegClass.<a class="code hl_function" href="Value_8cpp.html#a34433c37334a1cde3d58cde3099257dd">contains</a>(SrcReg)) {</div>
<div class="line"><a id="l03190" name="l03190"></a><span class="lineno"> 3190</span>          SpillRC = &amp;AArch64::FPR64RegClass;</div>
<div class="line"><a id="l03191" name="l03191"></a><span class="lineno"> 3191</span>          SpillSubreg = AArch64::ssub;</div>
<div class="line"><a id="l03192" name="l03192"></a><span class="lineno"> 3192</span>        } <span class="keywordflow">else</span></div>
<div class="line"><a id="l03193" name="l03193"></a><span class="lineno"> 3193</span>          SpillRC = <span class="keyword">nullptr</span>;</div>
<div class="line"><a id="l03194" name="l03194"></a><span class="lineno"> 3194</span>        <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l03195" name="l03195"></a><span class="lineno"> 3195</span>      <span class="keywordflow">case</span> AArch64::dsub:</div>
<div class="line"><a id="l03196" name="l03196"></a><span class="lineno"> 3196</span>        <span class="keywordflow">if</span> (AArch64::FPR64RegClass.<a class="code hl_function" href="Value_8cpp.html#a34433c37334a1cde3d58cde3099257dd">contains</a>(SrcReg)) {</div>
<div class="line"><a id="l03197" name="l03197"></a><span class="lineno"> 3197</span>          SpillRC = &amp;AArch64::FPR128RegClass;</div>
<div class="line"><a id="l03198" name="l03198"></a><span class="lineno"> 3198</span>          SpillSubreg = AArch64::dsub;</div>
<div class="line"><a id="l03199" name="l03199"></a><span class="lineno"> 3199</span>        } <span class="keywordflow">else</span></div>
<div class="line"><a id="l03200" name="l03200"></a><span class="lineno"> 3200</span>          SpillRC = <span class="keyword">nullptr</span>;</div>
<div class="line"><a id="l03201" name="l03201"></a><span class="lineno"> 3201</span>        <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l03202" name="l03202"></a><span class="lineno"> 3202</span>      }</div>
<div class="line"><a id="l03203" name="l03203"></a><span class="lineno"> 3203</span> </div>
<div class="line"><a id="l03204" name="l03204"></a><span class="lineno"> 3204</span>      <span class="keywordflow">if</span> (SpillRC)</div>
<div class="line"><a id="l03205" name="l03205"></a><span class="lineno"> 3205</span>        <span class="keywordflow">if</span> (<span class="keywordtype">unsigned</span> WidenedSrcReg =</div>
<div class="line"><a id="l03206" name="l03206"></a><span class="lineno"> 3206</span>                <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>.getMatchingSuperReg(SrcReg, SpillSubreg, SpillRC)) {</div>
<div class="line"><a id="l03207" name="l03207"></a><span class="lineno"> 3207</span>          <a class="code hl_function" href="classllvm_1_1AArch64InstrInfo.html#a5345b53b58d2462c6986d22e7d7f4686">storeRegToStackSlot</a>(MBB, InsertPt, WidenedSrcReg, SrcMO.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a4046212ebc647b17e811837ae4ea3afd">isKill</a>(),</div>
<div class="line"><a id="l03208" name="l03208"></a><span class="lineno"> 3208</span>                              FrameIndex, SpillRC, &amp;<a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>);</div>
<div class="line"><a id="l03209" name="l03209"></a><span class="lineno"> 3209</span>          <span class="keywordflow">return</span> &amp;*--InsertPt;</div>
<div class="line"><a id="l03210" name="l03210"></a><span class="lineno"> 3210</span>        }</div>
<div class="line"><a id="l03211" name="l03211"></a><span class="lineno"> 3211</span>    }</div>
<div class="line"><a id="l03212" name="l03212"></a><span class="lineno"> 3212</span> </div>
<div class="line"><a id="l03213" name="l03213"></a><span class="lineno"> 3213</span>    <span class="comment">// Handle cases like filling use of:</span></div>
<div class="line"><a id="l03214" name="l03214"></a><span class="lineno"> 3214</span>    <span class="comment">//</span></div>
<div class="line"><a id="l03215" name="l03215"></a><span class="lineno"> 3215</span>    <span class="comment">//   %0:sub_32&lt;def,read-undef&gt; = COPY %1; GPR64:%0, GPR32:%1</span></div>
<div class="line"><a id="l03216" name="l03216"></a><span class="lineno"> 3216</span>    <span class="comment">//</span></div>
<div class="line"><a id="l03217" name="l03217"></a><span class="lineno"> 3217</span>    <span class="comment">// where we can load the full virtual reg source stack slot, into the subreg</span></div>
<div class="line"><a id="l03218" name="l03218"></a><span class="lineno"> 3218</span>    <span class="comment">// destination, in this case producing:</span></div>
<div class="line"><a id="l03219" name="l03219"></a><span class="lineno"> 3219</span>    <span class="comment">//</span></div>
<div class="line"><a id="l03220" name="l03220"></a><span class="lineno"> 3220</span>    <span class="comment">//   LDRWui %0:sub_32&lt;def,read-undef&gt;, %stack.0</span></div>
<div class="line"><a id="l03221" name="l03221"></a><span class="lineno"> 3221</span>    <span class="comment">//</span></div>
<div class="line"><a id="l03222" name="l03222"></a><span class="lineno"> 3222</span>    <span class="keywordflow">if</span> (IsFill &amp;&amp; SrcMO.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a028a8c5113d40d8c3f4427053bf36738">getSubReg</a>() == 0 &amp;&amp; DstMO.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a1255befbcd6e034394681b1bcd3529ff">isUndef</a>()) {</div>
<div class="line"><a id="l03223" name="l03223"></a><span class="lineno"> 3223</span>      <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *FillRC;</div>
<div class="line"><a id="l03224" name="l03224"></a><span class="lineno"> 3224</span>      <span class="keywordflow">switch</span> (DstMO.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a028a8c5113d40d8c3f4427053bf36738">getSubReg</a>()) {</div>
<div class="line"><a id="l03225" name="l03225"></a><span class="lineno"> 3225</span>      <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l03226" name="l03226"></a><span class="lineno"> 3226</span>        FillRC = <span class="keyword">nullptr</span>;</div>
<div class="line"><a id="l03227" name="l03227"></a><span class="lineno"> 3227</span>        <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l03228" name="l03228"></a><span class="lineno"> 3228</span>      <span class="keywordflow">case</span> AArch64::sub_32:</div>
<div class="line"><a id="l03229" name="l03229"></a><span class="lineno"> 3229</span>        FillRC = &amp;AArch64::GPR32RegClass;</div>
<div class="line"><a id="l03230" name="l03230"></a><span class="lineno"> 3230</span>        <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l03231" name="l03231"></a><span class="lineno"> 3231</span>      <span class="keywordflow">case</span> AArch64::ssub:</div>
<div class="line"><a id="l03232" name="l03232"></a><span class="lineno"> 3232</span>        FillRC = &amp;AArch64::FPR32RegClass;</div>
<div class="line"><a id="l03233" name="l03233"></a><span class="lineno"> 3233</span>        <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l03234" name="l03234"></a><span class="lineno"> 3234</span>      <span class="keywordflow">case</span> AArch64::dsub:</div>
<div class="line"><a id="l03235" name="l03235"></a><span class="lineno"> 3235</span>        FillRC = &amp;AArch64::FPR64RegClass;</div>
<div class="line"><a id="l03236" name="l03236"></a><span class="lineno"> 3236</span>        <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l03237" name="l03237"></a><span class="lineno"> 3237</span>      }</div>
<div class="line"><a id="l03238" name="l03238"></a><span class="lineno"> 3238</span> </div>
<div class="line"><a id="l03239" name="l03239"></a><span class="lineno"> 3239</span>      <span class="keywordflow">if</span> (FillRC) {</div>
<div class="line"><a id="l03240" name="l03240"></a><span class="lineno"> 3240</span>        <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>.getRegSizeInBits(*<a class="code hl_function" href="AMDGPUAsmParser_8cpp.html#abb21a41bf541ba2c706937ef91f9e4c9">getRegClass</a>(SrcReg)) ==</div>
<div class="line"><a id="l03241" name="l03241"></a><span class="lineno"> 3241</span>                   <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>.getRegSizeInBits(*FillRC) &amp;&amp;</div>
<div class="line"><a id="l03242" name="l03242"></a><span class="lineno"> 3242</span>               <span class="stringliteral">&quot;Mismatched regclass size on folded subreg COPY&quot;</span>);</div>
<div class="line"><a id="l03243" name="l03243"></a><span class="lineno"> 3243</span>        <a class="code hl_function" href="classllvm_1_1AArch64InstrInfo.html#a783649795e22d8f4318137834040398f">loadRegFromStackSlot</a>(MBB, InsertPt, DstReg, FrameIndex, FillRC, &amp;<a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>);</div>
<div class="line"><a id="l03244" name="l03244"></a><span class="lineno"> 3244</span>        <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;LoadMI = *--InsertPt;</div>
<div class="line"><a id="l03245" name="l03245"></a><span class="lineno"> 3245</span>        <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;LoadDst = LoadMI.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ad67c9230577a0b640c52852c75c93939">getOperand</a>(0);</div>
<div class="line"><a id="l03246" name="l03246"></a><span class="lineno"> 3246</span>        <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(LoadDst.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a028a8c5113d40d8c3f4427053bf36738">getSubReg</a>() == 0 &amp;&amp; <span class="stringliteral">&quot;unexpected subreg on fill load&quot;</span>);</div>
<div class="line"><a id="l03247" name="l03247"></a><span class="lineno"> 3247</span>        LoadDst.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a001d31fcea92be51d2999826b806606f">setSubReg</a>(DstMO.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a028a8c5113d40d8c3f4427053bf36738">getSubReg</a>());</div>
<div class="line"><a id="l03248" name="l03248"></a><span class="lineno"> 3248</span>        LoadDst.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ab979122f21b7fa46d3d2d9b21983068b">setIsUndef</a>();</div>
<div class="line"><a id="l03249" name="l03249"></a><span class="lineno"> 3249</span>        <span class="keywordflow">return</span> &amp;LoadMI;</div>
<div class="line"><a id="l03250" name="l03250"></a><span class="lineno"> 3250</span>      }</div>
<div class="line"><a id="l03251" name="l03251"></a><span class="lineno"> 3251</span>    }</div>
<div class="line"><a id="l03252" name="l03252"></a><span class="lineno"> 3252</span>  }</div>
<div class="line"><a id="l03253" name="l03253"></a><span class="lineno"> 3253</span> </div>
<div class="line"><a id="l03254" name="l03254"></a><span class="lineno"> 3254</span>  <span class="comment">// Cannot fold.</span></div>
<div class="line"><a id="l03255" name="l03255"></a><span class="lineno"> 3255</span>  <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div>
<div class="line"><a id="l03256" name="l03256"></a><span class="lineno"> 3256</span>}</div>
<div class="line"><a id="l03257" name="l03257"></a><span class="lineno"> 3257</span> </div>
<div class="line"><a id="l03258" name="l03258"></a><span class="lineno"><a class="line" href="namespacellvm.html#a989dae534d07cf5ab1da6f887cc95fab"> 3258</a></span><span class="keywordtype">int</span> <a class="code hl_function" href="namespacellvm.html#a989dae534d07cf5ab1da6f887cc95fab">llvm::isAArch64FrameOffsetLegal</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keywordtype">int</span> &amp;Offset,</div>
<div class="line"><a id="l03259" name="l03259"></a><span class="lineno"> 3259</span>                                    <span class="keywordtype">bool</span> *OutUseUnscaledOp,</div>
<div class="line"><a id="l03260" name="l03260"></a><span class="lineno"> 3260</span>                                    <span class="keywordtype">unsigned</span> *OutUnscaledOp,</div>
<div class="line"><a id="l03261" name="l03261"></a><span class="lineno"> 3261</span>                                    <span class="keywordtype">int</span> *EmittableOffset) {</div>
<div class="line"><a id="l03262" name="l03262"></a><span class="lineno"> 3262</span>  <span class="comment">// Set output values in case of early exit.</span></div>
<div class="line"><a id="l03263" name="l03263"></a><span class="lineno"> 3263</span>  <span class="keywordflow">if</span> (EmittableOffset)</div>
<div class="line"><a id="l03264" name="l03264"></a><span class="lineno"> 3264</span>    *EmittableOffset = 0;</div>
<div class="line"><a id="l03265" name="l03265"></a><span class="lineno"> 3265</span>  <span class="keywordflow">if</span> (OutUseUnscaledOp)</div>
<div class="line"><a id="l03266" name="l03266"></a><span class="lineno"> 3266</span>    *OutUseUnscaledOp = <span class="keyword">false</span>;</div>
<div class="line"><a id="l03267" name="l03267"></a><span class="lineno"> 3267</span>  <span class="keywordflow">if</span> (OutUnscaledOp)</div>
<div class="line"><a id="l03268" name="l03268"></a><span class="lineno"> 3268</span>    *OutUnscaledOp = 0;</div>
<div class="line"><a id="l03269" name="l03269"></a><span class="lineno"> 3269</span> </div>
<div class="line"><a id="l03270" name="l03270"></a><span class="lineno"> 3270</span>  <span class="comment">// Exit early for structured vector spills/fills as they can&#39;t take an</span></div>
<div class="line"><a id="l03271" name="l03271"></a><span class="lineno"> 3271</span>  <span class="comment">// immediate offset.</span></div>
<div class="line"><a id="l03272" name="l03272"></a><span class="lineno"> 3272</span>  <span class="keywordflow">switch</span> (<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode()) {</div>
<div class="line"><a id="l03273" name="l03273"></a><span class="lineno"> 3273</span>  <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l03274" name="l03274"></a><span class="lineno"> 3274</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l03275" name="l03275"></a><span class="lineno"> 3275</span>  <span class="keywordflow">case</span> AArch64::LD1Twov2d:</div>
<div class="line"><a id="l03276" name="l03276"></a><span class="lineno"> 3276</span>  <span class="keywordflow">case</span> AArch64::LD1Threev2d:</div>
<div class="line"><a id="l03277" name="l03277"></a><span class="lineno"> 3277</span>  <span class="keywordflow">case</span> AArch64::LD1Fourv2d:</div>
<div class="line"><a id="l03278" name="l03278"></a><span class="lineno"> 3278</span>  <span class="keywordflow">case</span> AArch64::LD1Twov1d:</div>
<div class="line"><a id="l03279" name="l03279"></a><span class="lineno"> 3279</span>  <span class="keywordflow">case</span> AArch64::LD1Threev1d:</div>
<div class="line"><a id="l03280" name="l03280"></a><span class="lineno"> 3280</span>  <span class="keywordflow">case</span> AArch64::LD1Fourv1d:</div>
<div class="line"><a id="l03281" name="l03281"></a><span class="lineno"> 3281</span>  <span class="keywordflow">case</span> AArch64::ST1Twov2d:</div>
<div class="line"><a id="l03282" name="l03282"></a><span class="lineno"> 3282</span>  <span class="keywordflow">case</span> AArch64::ST1Threev2d:</div>
<div class="line"><a id="l03283" name="l03283"></a><span class="lineno"> 3283</span>  <span class="keywordflow">case</span> AArch64::ST1Fourv2d:</div>
<div class="line"><a id="l03284" name="l03284"></a><span class="lineno"> 3284</span>  <span class="keywordflow">case</span> AArch64::ST1Twov1d:</div>
<div class="line"><a id="l03285" name="l03285"></a><span class="lineno"> 3285</span>  <span class="keywordflow">case</span> AArch64::ST1Threev1d:</div>
<div class="line"><a id="l03286" name="l03286"></a><span class="lineno"> 3286</span>  <span class="keywordflow">case</span> AArch64::ST1Fourv1d:</div>
<div class="line"><a id="l03287" name="l03287"></a><span class="lineno"> 3287</span>  <span class="keywordflow">case</span> AArch64::IRG:</div>
<div class="line"><a id="l03288" name="l03288"></a><span class="lineno"> 3288</span>  <span class="keywordflow">case</span> AArch64::IRGstack:</div>
<div class="line"><a id="l03289" name="l03289"></a><span class="lineno"> 3289</span>    <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="namespacellvm.html#a3d42df7595bb7da318e52023ffe95226afb5cb35207b915f8db3811db32920094">AArch64FrameOffsetCannotUpdate</a>;</div>
<div class="line"><a id="l03290" name="l03290"></a><span class="lineno"> 3290</span>  }</div>
<div class="line"><a id="l03291" name="l03291"></a><span class="lineno"> 3291</span> </div>
<div class="line"><a id="l03292" name="l03292"></a><span class="lineno"> 3292</span>  <span class="comment">// Get the min/max offset and the scale.</span></div>
<div class="line"><a id="l03293" name="l03293"></a><span class="lineno"> 3293</span>  <span class="keywordtype">unsigned</span> Scale, Width;</div>
<div class="line"><a id="l03294" name="l03294"></a><span class="lineno"> 3294</span>  int64_t MinOff, MaxOff;</div>
<div class="line"><a id="l03295" name="l03295"></a><span class="lineno"> 3295</span>  <span class="keywordflow">if</span> (!<a class="code hl_function" href="classllvm_1_1AArch64InstrInfo.html#a90a4ab08ffab80a46e6d828f10c49105">AArch64InstrInfo::getMemOpInfo</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode(), Scale, Width, MinOff,</div>
<div class="line"><a id="l03296" name="l03296"></a><span class="lineno"> 3296</span>                                      MaxOff))</div>
<div class="line"><a id="l03297" name="l03297"></a><span class="lineno"> 3297</span>    <a class="code hl_define" href="llvm_2Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;unhandled opcode in isAArch64FrameOffsetLegal&quot;</span>);</div>
<div class="line"><a id="l03298" name="l03298"></a><span class="lineno"> 3298</span> </div>
<div class="line"><a id="l03299" name="l03299"></a><span class="lineno"> 3299</span>  <span class="comment">// Construct the complete offset.</span></div>
<div class="line"><a id="l03300" name="l03300"></a><span class="lineno"> 3300</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;ImmOpnd =</div>
<div class="line"><a id="l03301" name="l03301"></a><span class="lineno"> 3301</span>      <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(<a class="code hl_function" href="classllvm_1_1AArch64InstrInfo.html#ac473d40b6b8803f2924e0c6751f51bf3">AArch64InstrInfo::getLoadStoreImmIdx</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode()));</div>
<div class="line"><a id="l03302" name="l03302"></a><span class="lineno"> 3302</span>  Offset += ImmOpnd.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>() * Scale;</div>
<div class="line"><a id="l03303" name="l03303"></a><span class="lineno"> 3303</span> </div>
<div class="line"><a id="l03304" name="l03304"></a><span class="lineno"> 3304</span>  <span class="comment">// If the offset doesn&#39;t match the scale, we rewrite the instruction to</span></div>
<div class="line"><a id="l03305" name="l03305"></a><span class="lineno"> 3305</span>  <span class="comment">// use the unscaled instruction instead. Likewise, if we have a negative</span></div>
<div class="line"><a id="l03306" name="l03306"></a><span class="lineno"> 3306</span>  <span class="comment">// offset and there is an unscaled op to use.</span></div>
<div class="line"><a id="l03307" name="l03307"></a><span class="lineno"> 3307</span>  <a class="code hl_class" href="classllvm_1_1Optional.html">Optional&lt;unsigned&gt;</a> UnscaledOp =</div>
<div class="line"><a id="l03308" name="l03308"></a><span class="lineno"> 3308</span>      <a class="code hl_function" href="classllvm_1_1AArch64InstrInfo.html#a66319864880e0ab3ae40570927171410">AArch64InstrInfo::getUnscaledLdSt</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode());</div>
<div class="line"><a id="l03309" name="l03309"></a><span class="lineno"> 3309</span>  <span class="keywordtype">bool</span> useUnscaledOp = UnscaledOp &amp;&amp; (Offset % Scale || Offset &lt; 0);</div>
<div class="line"><a id="l03310" name="l03310"></a><span class="lineno"> 3310</span>  <span class="keywordflow">if</span> (useUnscaledOp &amp;&amp;</div>
<div class="line"><a id="l03311" name="l03311"></a><span class="lineno"> 3311</span>      !<a class="code hl_function" href="classllvm_1_1AArch64InstrInfo.html#a90a4ab08ffab80a46e6d828f10c49105">AArch64InstrInfo::getMemOpInfo</a>(*UnscaledOp, Scale, Width, MinOff, MaxOff))</div>
<div class="line"><a id="l03312" name="l03312"></a><span class="lineno"> 3312</span>    <a class="code hl_define" href="llvm_2Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;unhandled opcode in isAArch64FrameOffsetLegal&quot;</span>);</div>
<div class="line"><a id="l03313" name="l03313"></a><span class="lineno"> 3313</span> </div>
<div class="line"><a id="l03314" name="l03314"></a><span class="lineno"> 3314</span>  int64_t Remainder = Offset % Scale;</div>
<div class="line"><a id="l03315" name="l03315"></a><span class="lineno"> 3315</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(!(Remainder &amp;&amp; useUnscaledOp) &amp;&amp;</div>
<div class="line"><a id="l03316" name="l03316"></a><span class="lineno"> 3316</span>         <span class="stringliteral">&quot;Cannot have remainder when using unscaled op&quot;</span>);</div>
<div class="line"><a id="l03317" name="l03317"></a><span class="lineno"> 3317</span> </div>
<div class="line"><a id="l03318" name="l03318"></a><span class="lineno"> 3318</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(MinOff &lt; MaxOff &amp;&amp; <span class="stringliteral">&quot;Unexpected Min/Max offsets&quot;</span>);</div>
<div class="line"><a id="l03319" name="l03319"></a><span class="lineno"> 3319</span>  <span class="keywordtype">int</span> NewOffset = Offset / Scale;</div>
<div class="line"><a id="l03320" name="l03320"></a><span class="lineno"> 3320</span>  <span class="keywordflow">if</span> (MinOff &lt;= NewOffset &amp;&amp; NewOffset &lt;= MaxOff)</div>
<div class="line"><a id="l03321" name="l03321"></a><span class="lineno"> 3321</span>    Offset = Remainder;</div>
<div class="line"><a id="l03322" name="l03322"></a><span class="lineno"> 3322</span>  <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l03323" name="l03323"></a><span class="lineno"> 3323</span>    NewOffset = NewOffset &lt; 0 ? MinOff : MaxOff;</div>
<div class="line"><a id="l03324" name="l03324"></a><span class="lineno"> 3324</span>    Offset = Offset - NewOffset * Scale + Remainder;</div>
<div class="line"><a id="l03325" name="l03325"></a><span class="lineno"> 3325</span>  }</div>
<div class="line"><a id="l03326" name="l03326"></a><span class="lineno"> 3326</span> </div>
<div class="line"><a id="l03327" name="l03327"></a><span class="lineno"> 3327</span>  <span class="keywordflow">if</span> (EmittableOffset)</div>
<div class="line"><a id="l03328" name="l03328"></a><span class="lineno"> 3328</span>    *EmittableOffset = NewOffset;</div>
<div class="line"><a id="l03329" name="l03329"></a><span class="lineno"> 3329</span>  <span class="keywordflow">if</span> (OutUseUnscaledOp)</div>
<div class="line"><a id="l03330" name="l03330"></a><span class="lineno"> 3330</span>    *OutUseUnscaledOp = useUnscaledOp;</div>
<div class="line"><a id="l03331" name="l03331"></a><span class="lineno"> 3331</span>  <span class="keywordflow">if</span> (OutUnscaledOp &amp;&amp; UnscaledOp)</div>
<div class="line"><a id="l03332" name="l03332"></a><span class="lineno"> 3332</span>    *OutUnscaledOp = *UnscaledOp;</div>
<div class="line"><a id="l03333" name="l03333"></a><span class="lineno"> 3333</span> </div>
<div class="line"><a id="l03334" name="l03334"></a><span class="lineno"> 3334</span>  <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="namespacellvm.html#a3d42df7595bb7da318e52023ffe95226a8dc2c9caf2dbb5337725c3f2dc11f72f">AArch64FrameOffsetCanUpdate</a> |</div>
<div class="line"><a id="l03335" name="l03335"></a><span class="lineno"> 3335</span>         (Offset == 0 ? <a class="code hl_enumvalue" href="namespacellvm.html#a3d42df7595bb7da318e52023ffe95226a11e259103be968c42cfd9c607f12904a">AArch64FrameOffsetIsLegal</a> : 0);</div>
<div class="line"><a id="l03336" name="l03336"></a><span class="lineno"> 3336</span>}</div>
<div class="line"><a id="l03337" name="l03337"></a><span class="lineno"> 3337</span> </div>
<div class="line"><a id="l03338" name="l03338"></a><span class="lineno"><a class="line" href="namespacellvm.html#a2552b35163c76442be36c8e766708930"> 3338</a></span><span class="keywordtype">bool</span> <a class="code hl_function" href="namespacellvm.html#a2552b35163c76442be36c8e766708930">llvm::rewriteAArch64FrameIndex</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keywordtype">unsigned</span> FrameRegIdx,</div>
<div class="line"><a id="l03339" name="l03339"></a><span class="lineno"> 3339</span>                                    <span class="keywordtype">unsigned</span> FrameReg, <span class="keywordtype">int</span> &amp;Offset,</div>
<div class="line"><a id="l03340" name="l03340"></a><span class="lineno"> 3340</span>                                    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1AArch64InstrInfo.html">AArch64InstrInfo</a> *<a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>) {</div>
<div class="line"><a id="l03341" name="l03341"></a><span class="lineno"> 3341</span>  <span class="keywordtype">unsigned</span> Opcode = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode();</div>
<div class="line"><a id="l03342" name="l03342"></a><span class="lineno"> 3342</span>  <span class="keywordtype">unsigned</span> ImmIdx = FrameRegIdx + 1;</div>
<div class="line"><a id="l03343" name="l03343"></a><span class="lineno"> 3343</span> </div>
<div class="line"><a id="l03344" name="l03344"></a><span class="lineno"> 3344</span>  <span class="keywordflow">if</span> (Opcode == AArch64::ADDSXri || Opcode == AArch64::ADDXri) {</div>
<div class="line"><a id="l03345" name="l03345"></a><span class="lineno"> 3345</span>    Offset += <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(ImmIdx).getImm();</div>
<div class="line"><a id="l03346" name="l03346"></a><span class="lineno"> 3346</span>    <a class="code hl_function" href="namespacellvm.html#a0a734a4f4159e6aa68e862fa65059834">emitFrameOffset</a>(*<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getParent(), <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getDebugLoc(),</div>
<div class="line"><a id="l03347" name="l03347"></a><span class="lineno"> 3347</span>                    <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg(), FrameReg, Offset, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>,</div>
<div class="line"><a id="l03348" name="l03348"></a><span class="lineno"> 3348</span>                    <a class="code hl_enumvalue" href="classllvm_1_1MachineInstr.html#aafacf84de1cb994a92dc045f4aa1d518a75967179a013c48b7d5b1690cb0b47cc">MachineInstr::NoFlags</a>, (Opcode == AArch64::ADDSXri));</div>
<div class="line"><a id="l03349" name="l03349"></a><span class="lineno"> 3349</span>    <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.eraseFromParent();</div>
<div class="line"><a id="l03350" name="l03350"></a><span class="lineno"> 3350</span>    Offset = 0;</div>
<div class="line"><a id="l03351" name="l03351"></a><span class="lineno"> 3351</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l03352" name="l03352"></a><span class="lineno"> 3352</span>  }</div>
<div class="line"><a id="l03353" name="l03353"></a><span class="lineno"> 3353</span> </div>
<div class="line"><a id="l03354" name="l03354"></a><span class="lineno"> 3354</span>  <span class="keywordtype">int</span> NewOffset;</div>
<div class="line"><a id="l03355" name="l03355"></a><span class="lineno"> 3355</span>  <span class="keywordtype">unsigned</span> UnscaledOp;</div>
<div class="line"><a id="l03356" name="l03356"></a><span class="lineno"> 3356</span>  <span class="keywordtype">bool</span> UseUnscaledOp;</div>
<div class="line"><a id="l03357" name="l03357"></a><span class="lineno"> 3357</span>  <span class="keywordtype">int</span> <a class="code hl_struct" href="structStatus.html">Status</a> = <a class="code hl_function" href="namespacellvm.html#a989dae534d07cf5ab1da6f887cc95fab">isAArch64FrameOffsetLegal</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, Offset, &amp;UseUnscaledOp,</div>
<div class="line"><a id="l03358" name="l03358"></a><span class="lineno"> 3358</span>                                         &amp;UnscaledOp, &amp;NewOffset);</div>
<div class="line"><a id="l03359" name="l03359"></a><span class="lineno"> 3359</span>  <span class="keywordflow">if</span> (<a class="code hl_struct" href="structStatus.html">Status</a> &amp; <a class="code hl_enumvalue" href="namespacellvm.html#a3d42df7595bb7da318e52023ffe95226a8dc2c9caf2dbb5337725c3f2dc11f72f">AArch64FrameOffsetCanUpdate</a>) {</div>
<div class="line"><a id="l03360" name="l03360"></a><span class="lineno"> 3360</span>    <span class="keywordflow">if</span> (<a class="code hl_struct" href="structStatus.html">Status</a> &amp; <a class="code hl_enumvalue" href="namespacellvm.html#a3d42df7595bb7da318e52023ffe95226a11e259103be968c42cfd9c607f12904a">AArch64FrameOffsetIsLegal</a>)</div>
<div class="line"><a id="l03361" name="l03361"></a><span class="lineno"> 3361</span>      <span class="comment">// Replace the FrameIndex with FrameReg.</span></div>
<div class="line"><a id="l03362" name="l03362"></a><span class="lineno"> 3362</span>      <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(FrameRegIdx).ChangeToRegister(FrameReg, <span class="keyword">false</span>);</div>
<div class="line"><a id="l03363" name="l03363"></a><span class="lineno"> 3363</span>    <span class="keywordflow">if</span> (UseUnscaledOp)</div>
<div class="line"><a id="l03364" name="l03364"></a><span class="lineno"> 3364</span>      <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.setDesc(<a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(UnscaledOp));</div>
<div class="line"><a id="l03365" name="l03365"></a><span class="lineno"> 3365</span> </div>
<div class="line"><a id="l03366" name="l03366"></a><span class="lineno"> 3366</span>    <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(ImmIdx).ChangeToImmediate(NewOffset);</div>
<div class="line"><a id="l03367" name="l03367"></a><span class="lineno"> 3367</span>    <span class="keywordflow">return</span> Offset == 0;</div>
<div class="line"><a id="l03368" name="l03368"></a><span class="lineno"> 3368</span>  }</div>
<div class="line"><a id="l03369" name="l03369"></a><span class="lineno"> 3369</span> </div>
<div class="line"><a id="l03370" name="l03370"></a><span class="lineno"> 3370</span>  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l03371" name="l03371"></a><span class="lineno"> 3371</span>}</div>
<div class="line"><a id="l03372" name="l03372"></a><span class="lineno"> 3372</span> </div>
<div class="line"><a id="l03373" name="l03373"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64InstrInfo.html#a6ded0a85b004be3aabc164799210a125"> 3373</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1AArch64InstrInfo.html#a6ded0a85b004be3aabc164799210a125">AArch64InstrInfo::getNoop</a>(<a class="code hl_class" href="classllvm_1_1MCInst.html">MCInst</a> &amp;NopInst)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l03374" name="l03374"></a><span class="lineno"> 3374</span>  NopInst.<a class="code hl_function" href="classllvm_1_1MCInst.html#ae844d6ff99f067e6672e004ed7613c24">setOpcode</a>(AArch64::HINT);</div>
<div class="line"><a id="l03375" name="l03375"></a><span class="lineno"> 3375</span>  NopInst.<a class="code hl_function" href="classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">addOperand</a>(<a class="code hl_function" href="classllvm_1_1MCOperand.html#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>(0));</div>
<div class="line"><a id="l03376" name="l03376"></a><span class="lineno"> 3376</span>}</div>
<div class="line"><a id="l03377" name="l03377"></a><span class="lineno"> 3377</span> </div>
<div class="line"><a id="l03378" name="l03378"></a><span class="lineno"> 3378</span><span class="comment">// AArch64 supports MachineCombiner.</span></div>
<div class="line"><a id="l03379" name="l03379"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64InstrInfo.html#a74804e3c6e291fe90c0cb697632dcf0e"> 3379</a></span><span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AArch64InstrInfo.html#a74804e3c6e291fe90c0cb697632dcf0e">AArch64InstrInfo::useMachineCombiner</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> <span class="keyword">true</span>; }</div>
<div class="line"><a id="l03380" name="l03380"></a><span class="lineno"> 3380</span> </div>
<div class="line"><a id="l03381" name="l03381"></a><span class="lineno"> 3381</span><span class="comment">// True when Opc sets flag</span></div>
<div class="line"><a id="l03382" name="l03382"></a><span class="lineno"><a class="line" href="AArch64InstrInfo_8cpp.html#a31643f4a8497b19fbc2891b312eb7c2d"> 3382</a></span><span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="AArch64InstrInfo_8cpp.html#a31643f4a8497b19fbc2891b312eb7c2d">isCombineInstrSettingFlag</a>(<span class="keywordtype">unsigned</span> Opc) {</div>
<div class="line"><a id="l03383" name="l03383"></a><span class="lineno"> 3383</span>  <span class="keywordflow">switch</span> (Opc) {</div>
<div class="line"><a id="l03384" name="l03384"></a><span class="lineno"> 3384</span>  <span class="keywordflow">case</span> AArch64::ADDSWrr:</div>
<div class="line"><a id="l03385" name="l03385"></a><span class="lineno"> 3385</span>  <span class="keywordflow">case</span> AArch64::ADDSWri:</div>
<div class="line"><a id="l03386" name="l03386"></a><span class="lineno"> 3386</span>  <span class="keywordflow">case</span> AArch64::ADDSXrr:</div>
<div class="line"><a id="l03387" name="l03387"></a><span class="lineno"> 3387</span>  <span class="keywordflow">case</span> AArch64::ADDSXri:</div>
<div class="line"><a id="l03388" name="l03388"></a><span class="lineno"> 3388</span>  <span class="keywordflow">case</span> AArch64::SUBSWrr:</div>
<div class="line"><a id="l03389" name="l03389"></a><span class="lineno"> 3389</span>  <span class="keywordflow">case</span> AArch64::SUBSXrr:</div>
<div class="line"><a id="l03390" name="l03390"></a><span class="lineno"> 3390</span>  <span class="comment">// Note: MSUB Wd,Wn,Wm,Wi -&gt; Wd = Wi - WnxWm, not Wd=WnxWm - Wi.</span></div>
<div class="line"><a id="l03391" name="l03391"></a><span class="lineno"> 3391</span>  <span class="keywordflow">case</span> AArch64::SUBSWri:</div>
<div class="line"><a id="l03392" name="l03392"></a><span class="lineno"> 3392</span>  <span class="keywordflow">case</span> AArch64::SUBSXri:</div>
<div class="line"><a id="l03393" name="l03393"></a><span class="lineno"> 3393</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l03394" name="l03394"></a><span class="lineno"> 3394</span>  <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l03395" name="l03395"></a><span class="lineno"> 3395</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l03396" name="l03396"></a><span class="lineno"> 3396</span>  }</div>
<div class="line"><a id="l03397" name="l03397"></a><span class="lineno"> 3397</span>  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l03398" name="l03398"></a><span class="lineno"> 3398</span>}</div>
<div class="line"><a id="l03399" name="l03399"></a><span class="lineno"> 3399</span> </div>
<div class="line"><a id="l03400" name="l03400"></a><span class="lineno"> 3400</span><span class="comment">// 32b Opcodes that can be combined with a MUL</span></div>
<div class="line"><a id="l03401" name="l03401"></a><span class="lineno"><a class="line" href="AArch64InstrInfo_8cpp.html#aac1b3c004a879852010caa15e70109e0"> 3401</a></span><span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="AArch64InstrInfo_8cpp.html#aac1b3c004a879852010caa15e70109e0">isCombineInstrCandidate32</a>(<span class="keywordtype">unsigned</span> Opc) {</div>
<div class="line"><a id="l03402" name="l03402"></a><span class="lineno"> 3402</span>  <span class="keywordflow">switch</span> (Opc) {</div>
<div class="line"><a id="l03403" name="l03403"></a><span class="lineno"> 3403</span>  <span class="keywordflow">case</span> AArch64::ADDWrr:</div>
<div class="line"><a id="l03404" name="l03404"></a><span class="lineno"> 3404</span>  <span class="keywordflow">case</span> AArch64::ADDWri:</div>
<div class="line"><a id="l03405" name="l03405"></a><span class="lineno"> 3405</span>  <span class="keywordflow">case</span> AArch64::SUBWrr:</div>
<div class="line"><a id="l03406" name="l03406"></a><span class="lineno"> 3406</span>  <span class="keywordflow">case</span> AArch64::ADDSWrr:</div>
<div class="line"><a id="l03407" name="l03407"></a><span class="lineno"> 3407</span>  <span class="keywordflow">case</span> AArch64::ADDSWri:</div>
<div class="line"><a id="l03408" name="l03408"></a><span class="lineno"> 3408</span>  <span class="keywordflow">case</span> AArch64::SUBSWrr:</div>
<div class="line"><a id="l03409" name="l03409"></a><span class="lineno"> 3409</span>  <span class="comment">// Note: MSUB Wd,Wn,Wm,Wi -&gt; Wd = Wi - WnxWm, not Wd=WnxWm - Wi.</span></div>
<div class="line"><a id="l03410" name="l03410"></a><span class="lineno"> 3410</span>  <span class="keywordflow">case</span> AArch64::SUBWri:</div>
<div class="line"><a id="l03411" name="l03411"></a><span class="lineno"> 3411</span>  <span class="keywordflow">case</span> AArch64::SUBSWri:</div>
<div class="line"><a id="l03412" name="l03412"></a><span class="lineno"> 3412</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l03413" name="l03413"></a><span class="lineno"> 3413</span>  <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l03414" name="l03414"></a><span class="lineno"> 3414</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l03415" name="l03415"></a><span class="lineno"> 3415</span>  }</div>
<div class="line"><a id="l03416" name="l03416"></a><span class="lineno"> 3416</span>  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l03417" name="l03417"></a><span class="lineno"> 3417</span>}</div>
<div class="line"><a id="l03418" name="l03418"></a><span class="lineno"> 3418</span> </div>
<div class="line"><a id="l03419" name="l03419"></a><span class="lineno"> 3419</span><span class="comment">// 64b Opcodes that can be combined with a MUL</span></div>
<div class="line"><a id="l03420" name="l03420"></a><span class="lineno"><a class="line" href="AArch64InstrInfo_8cpp.html#a10faaea75a2dba1bf0bbdd2daeb7b953"> 3420</a></span><span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="AArch64InstrInfo_8cpp.html#a10faaea75a2dba1bf0bbdd2daeb7b953">isCombineInstrCandidate64</a>(<span class="keywordtype">unsigned</span> Opc) {</div>
<div class="line"><a id="l03421" name="l03421"></a><span class="lineno"> 3421</span>  <span class="keywordflow">switch</span> (Opc) {</div>
<div class="line"><a id="l03422" name="l03422"></a><span class="lineno"> 3422</span>  <span class="keywordflow">case</span> AArch64::ADDXrr:</div>
<div class="line"><a id="l03423" name="l03423"></a><span class="lineno"> 3423</span>  <span class="keywordflow">case</span> AArch64::ADDXri:</div>
<div class="line"><a id="l03424" name="l03424"></a><span class="lineno"> 3424</span>  <span class="keywordflow">case</span> AArch64::SUBXrr:</div>
<div class="line"><a id="l03425" name="l03425"></a><span class="lineno"> 3425</span>  <span class="keywordflow">case</span> AArch64::ADDSXrr:</div>
<div class="line"><a id="l03426" name="l03426"></a><span class="lineno"> 3426</span>  <span class="keywordflow">case</span> AArch64::ADDSXri:</div>
<div class="line"><a id="l03427" name="l03427"></a><span class="lineno"> 3427</span>  <span class="keywordflow">case</span> AArch64::SUBSXrr:</div>
<div class="line"><a id="l03428" name="l03428"></a><span class="lineno"> 3428</span>  <span class="comment">// Note: MSUB Wd,Wn,Wm,Wi -&gt; Wd = Wi - WnxWm, not Wd=WnxWm - Wi.</span></div>
<div class="line"><a id="l03429" name="l03429"></a><span class="lineno"> 3429</span>  <span class="keywordflow">case</span> AArch64::SUBXri:</div>
<div class="line"><a id="l03430" name="l03430"></a><span class="lineno"> 3430</span>  <span class="keywordflow">case</span> AArch64::SUBSXri:</div>
<div class="line"><a id="l03431" name="l03431"></a><span class="lineno"> 3431</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l03432" name="l03432"></a><span class="lineno"> 3432</span>  <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l03433" name="l03433"></a><span class="lineno"> 3433</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l03434" name="l03434"></a><span class="lineno"> 3434</span>  }</div>
<div class="line"><a id="l03435" name="l03435"></a><span class="lineno"> 3435</span>  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l03436" name="l03436"></a><span class="lineno"> 3436</span>}</div>
<div class="line"><a id="l03437" name="l03437"></a><span class="lineno"> 3437</span> </div>
<div class="line"><a id="l03438" name="l03438"></a><span class="lineno"> 3438</span><span class="comment">// FP Opcodes that can be combined with a FMUL</span></div>
<div class="line"><a id="l03439" name="l03439"></a><span class="lineno"><a class="line" href="AArch64InstrInfo_8cpp.html#a89fae3db628b477b713990d7a58732ea"> 3439</a></span><span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="AArch64InstrInfo_8cpp.html#a89fae3db628b477b713990d7a58732ea">isCombineInstrCandidateFP</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;Inst) {</div>
<div class="line"><a id="l03440" name="l03440"></a><span class="lineno"> 3440</span>  <span class="keywordflow">switch</span> (Inst.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>()) {</div>
<div class="line"><a id="l03441" name="l03441"></a><span class="lineno"> 3441</span>  <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l03442" name="l03442"></a><span class="lineno"> 3442</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l03443" name="l03443"></a><span class="lineno"> 3443</span>  <span class="keywordflow">case</span> AArch64::FADDSrr:</div>
<div class="line"><a id="l03444" name="l03444"></a><span class="lineno"> 3444</span>  <span class="keywordflow">case</span> AArch64::FADDDrr:</div>
<div class="line"><a id="l03445" name="l03445"></a><span class="lineno"> 3445</span>  <span class="keywordflow">case</span> AArch64::FADDv2f32:</div>
<div class="line"><a id="l03446" name="l03446"></a><span class="lineno"> 3446</span>  <span class="keywordflow">case</span> AArch64::FADDv2f64:</div>
<div class="line"><a id="l03447" name="l03447"></a><span class="lineno"> 3447</span>  <span class="keywordflow">case</span> AArch64::FADDv4f32:</div>
<div class="line"><a id="l03448" name="l03448"></a><span class="lineno"> 3448</span>  <span class="keywordflow">case</span> AArch64::FSUBSrr:</div>
<div class="line"><a id="l03449" name="l03449"></a><span class="lineno"> 3449</span>  <span class="keywordflow">case</span> AArch64::FSUBDrr:</div>
<div class="line"><a id="l03450" name="l03450"></a><span class="lineno"> 3450</span>  <span class="keywordflow">case</span> AArch64::FSUBv2f32:</div>
<div class="line"><a id="l03451" name="l03451"></a><span class="lineno"> 3451</span>  <span class="keywordflow">case</span> AArch64::FSUBv2f64:</div>
<div class="line"><a id="l03452" name="l03452"></a><span class="lineno"> 3452</span>  <span class="keywordflow">case</span> AArch64::FSUBv4f32:</div>
<div class="line"><a id="l03453" name="l03453"></a><span class="lineno"> 3453</span>    <a class="code hl_class" href="classllvm_1_1TargetOptions.html">TargetOptions</a> Options = Inst.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#a1e855100f407ca4be098d0050be403b0">getParent</a>()-&gt;<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#acf6442108e21e7e5379feb8962de65b7">getParent</a>()-&gt;<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a9e51edf88ef3878857794a6bf7e44287">getTarget</a>().<a class="code hl_variable" href="classllvm_1_1TargetMachine.html#ab1fb67187fc37e569cc5171cbebba873">Options</a>;</div>
<div class="line"><a id="l03454" name="l03454"></a><span class="lineno"> 3454</span>    <span class="keywordflow">return</span> (Options.<a class="code hl_variable" href="classllvm_1_1TargetOptions.html#a0544e2966374684ff74255e5a4290fa7">UnsafeFPMath</a> ||</div>
<div class="line"><a id="l03455" name="l03455"></a><span class="lineno"> 3455</span>            Options.<a class="code hl_variable" href="classllvm_1_1TargetOptions.html#affeb69a55c900f2d333c385955676931">AllowFPOpFusion</a> == <a class="code hl_enumvalue" href="namespacellvm_1_1FPOpFusion.html#a9c71bae9f02af273833fde586d529fc5aa9dfaae1f5b7d4ebb31ccf9aee1aacce">FPOpFusion::Fast</a>);</div>
<div class="line"><a id="l03456" name="l03456"></a><span class="lineno"> 3456</span>  }</div>
<div class="line"><a id="l03457" name="l03457"></a><span class="lineno"> 3457</span>  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l03458" name="l03458"></a><span class="lineno"> 3458</span>}</div>
<div class="line"><a id="l03459" name="l03459"></a><span class="lineno"> 3459</span> </div>
<div class="line"><a id="l03460" name="l03460"></a><span class="lineno"> 3460</span><span class="comment">// Opcodes that can be combined with a MUL</span></div>
<div class="line"><a id="l03461" name="l03461"></a><span class="lineno"><a class="line" href="AArch64InstrInfo_8cpp.html#ae0c83ea77a8a90f821157e321ff1ad5b"> 3461</a></span><span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="AArch64InstrInfo_8cpp.html#ae0c83ea77a8a90f821157e321ff1ad5b">isCombineInstrCandidate</a>(<span class="keywordtype">unsigned</span> Opc) {</div>
<div class="line"><a id="l03462" name="l03462"></a><span class="lineno"> 3462</span>  <span class="keywordflow">return</span> (<a class="code hl_function" href="AArch64InstrInfo_8cpp.html#aac1b3c004a879852010caa15e70109e0">isCombineInstrCandidate32</a>(Opc) || <a class="code hl_function" href="AArch64InstrInfo_8cpp.html#a10faaea75a2dba1bf0bbdd2daeb7b953">isCombineInstrCandidate64</a>(Opc));</div>
<div class="line"><a id="l03463" name="l03463"></a><span class="lineno"> 3463</span>}</div>
<div class="line"><a id="l03464" name="l03464"></a><span class="lineno"> 3464</span> </div>
<div class="line"><a id="l03465" name="l03465"></a><span class="lineno"> 3465</span><span class="comment">//</span></div>
<div class="line"><a id="l03466" name="l03466"></a><span class="lineno"> 3466</span><span class="comment">// Utility routine that checks if \param MO is defined by an</span></div>
<div class="line"><a id="l03467" name="l03467"></a><span class="lineno"> 3467</span><span class="comment">// \param CombineOpc instruction in the basic block \param MBB</span></div>
<div class="line"><a id="l03468" name="l03468"></a><span class="lineno"><a class="line" href="AArch64InstrInfo_8cpp.html#a8a77823ca1d474b22f9b923674749a14"> 3468</a></span><span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="AArch64InstrInfo_8cpp.html#a8a77823ca1d474b22f9b923674749a14">canCombine</a>(<a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO,</div>
<div class="line"><a id="l03469" name="l03469"></a><span class="lineno"> 3469</span>                       <span class="keywordtype">unsigned</span> CombineOpc, <span class="keywordtype">unsigned</span> ZeroReg = 0,</div>
<div class="line"><a id="l03470" name="l03470"></a><span class="lineno"> 3470</span>                       <span class="keywordtype">bool</span> CheckZeroReg = <span class="keyword">false</span>) {</div>
<div class="line"><a id="l03471" name="l03471"></a><span class="lineno"> 3471</span>  <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = MBB.<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#acf6442108e21e7e5379feb8962de65b7">getParent</a>()-&gt;<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a810234b6b3d223b7c74a4253fcc5ea5e">getRegInfo</a>();</div>
<div class="line"><a id="l03472" name="l03472"></a><span class="lineno"> 3472</span>  <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a> = <span class="keyword">nullptr</span>;</div>
<div class="line"><a id="l03473" name="l03473"></a><span class="lineno"> 3473</span> </div>
<div class="line"><a id="l03474" name="l03474"></a><span class="lineno"> 3474</span>  <span class="keywordflow">if</span> (MO.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>() &amp;&amp; <a class="code hl_function" href="classllvm_1_1TargetRegisterInfo.html#ae62c5ea35b71f9020caa94340bc78f37">TargetRegisterInfo::isVirtualRegister</a>(MO.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>()))</div>
<div class="line"><a id="l03475" name="l03475"></a><span class="lineno"> 3475</span>    <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a> = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getUniqueVRegDef(MO.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div>
<div class="line"><a id="l03476" name="l03476"></a><span class="lineno"> 3476</span>  <span class="comment">// And it needs to be in the trace (otherwise, it won&#39;t have a depth).</span></div>
<div class="line"><a id="l03477" name="l03477"></a><span class="lineno"> 3477</span>  <span class="keywordflow">if</span> (!<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a> || <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;getParent() != &amp;MBB || (<span class="keywordtype">unsigned</span>)<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;getOpcode() != CombineOpc)</div>
<div class="line"><a id="l03478" name="l03478"></a><span class="lineno"> 3478</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l03479" name="l03479"></a><span class="lineno"> 3479</span>  <span class="comment">// Must only used by the user we combine with.</span></div>
<div class="line"><a id="l03480" name="l03480"></a><span class="lineno"> 3480</span>  <span class="keywordflow">if</span> (!<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.hasOneNonDBGUse(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;getOperand(0).getReg()))</div>
<div class="line"><a id="l03481" name="l03481"></a><span class="lineno"> 3481</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l03482" name="l03482"></a><span class="lineno"> 3482</span> </div>
<div class="line"><a id="l03483" name="l03483"></a><span class="lineno"> 3483</span>  <span class="keywordflow">if</span> (CheckZeroReg) {</div>
<div class="line"><a id="l03484" name="l03484"></a><span class="lineno"> 3484</span>    <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;getNumOperands() &gt;= 4 &amp;&amp; <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;getOperand(0).isReg() &amp;&amp;</div>
<div class="line"><a id="l03485" name="l03485"></a><span class="lineno"> 3485</span>           <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;getOperand(1).isReg() &amp;&amp; <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;getOperand(2).isReg() &amp;&amp;</div>
<div class="line"><a id="l03486" name="l03486"></a><span class="lineno"> 3486</span>           <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;getOperand(3).isReg() &amp;&amp; <span class="stringliteral">&quot;MAdd/MSub must have a least 4 regs&quot;</span>);</div>
<div class="line"><a id="l03487" name="l03487"></a><span class="lineno"> 3487</span>    <span class="comment">// The third input reg must be zero.</span></div>
<div class="line"><a id="l03488" name="l03488"></a><span class="lineno"> 3488</span>    <span class="keywordflow">if</span> (<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;getOperand(3).getReg() != ZeroReg)</div>
<div class="line"><a id="l03489" name="l03489"></a><span class="lineno"> 3489</span>      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l03490" name="l03490"></a><span class="lineno"> 3490</span>  }</div>
<div class="line"><a id="l03491" name="l03491"></a><span class="lineno"> 3491</span> </div>
<div class="line"><a id="l03492" name="l03492"></a><span class="lineno"> 3492</span>  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l03493" name="l03493"></a><span class="lineno"> 3493</span>}</div>
<div class="line"><a id="l03494" name="l03494"></a><span class="lineno"> 3494</span> </div>
<div class="line"><a id="l03495" name="l03495"></a><span class="lineno"> 3495</span><span class="comment">//</span></div>
<div class="line"><a id="l03496" name="l03496"></a><span class="lineno"> 3496</span><span class="comment">// Is \param MO defined by an integer multiply and can be combined?</span></div>
<div class="line"><a id="l03497" name="l03497"></a><span class="lineno"><a class="line" href="AArch64InstrInfo_8cpp.html#af975a2c02ec432e792cd734ce52fa02c"> 3497</a></span><span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="AArch64InstrInfo_8cpp.html#af975a2c02ec432e792cd734ce52fa02c">canCombineWithMUL</a>(<a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO,</div>
<div class="line"><a id="l03498" name="l03498"></a><span class="lineno"> 3498</span>                              <span class="keywordtype">unsigned</span> MulOpc, <span class="keywordtype">unsigned</span> ZeroReg) {</div>
<div class="line"><a id="l03499" name="l03499"></a><span class="lineno"> 3499</span>  <span class="keywordflow">return</span> <a class="code hl_function" href="AArch64InstrInfo_8cpp.html#a8a77823ca1d474b22f9b923674749a14">canCombine</a>(MBB, MO, MulOpc, ZeroReg, <span class="keyword">true</span>);</div>
<div class="line"><a id="l03500" name="l03500"></a><span class="lineno"> 3500</span>}</div>
<div class="line"><a id="l03501" name="l03501"></a><span class="lineno"> 3501</span> </div>
<div class="line"><a id="l03502" name="l03502"></a><span class="lineno"> 3502</span><span class="comment">//</span></div>
<div class="line"><a id="l03503" name="l03503"></a><span class="lineno"> 3503</span><span class="comment">// Is \param MO defined by a floating-point multiply and can be combined?</span></div>
<div class="line"><a id="l03504" name="l03504"></a><span class="lineno"><a class="line" href="AArch64InstrInfo_8cpp.html#a6d8faa716c9389c680c284bc9284c113"> 3504</a></span><span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="AArch64InstrInfo_8cpp.html#a6d8faa716c9389c680c284bc9284c113">canCombineWithFMUL</a>(<a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO,</div>
<div class="line"><a id="l03505" name="l03505"></a><span class="lineno"> 3505</span>                               <span class="keywordtype">unsigned</span> MulOpc) {</div>
<div class="line"><a id="l03506" name="l03506"></a><span class="lineno"> 3506</span>  <span class="keywordflow">return</span> <a class="code hl_function" href="AArch64InstrInfo_8cpp.html#a8a77823ca1d474b22f9b923674749a14">canCombine</a>(MBB, MO, MulOpc);</div>
<div class="line"><a id="l03507" name="l03507"></a><span class="lineno"> 3507</span>}</div>
<div class="line"><a id="l03508" name="l03508"></a><span class="lineno"> 3508</span> </div>
<div class="line"><a id="l03509" name="l03509"></a><span class="lineno"> 3509</span><span class="comment">// TODO: There are many more machine instruction opcodes to match:</span></div>
<div class="line"><a id="l03510" name="l03510"></a><span class="lineno"> 3510</span><span class="comment">//       1. Other data types (integer, vectors)</span></div>
<div class="line"><a id="l03511" name="l03511"></a><span class="lineno"> 3511</span><span class="comment">//       2. Other math / logic operations (xor, or)</span></div>
<div class="line"><a id="l03512" name="l03512"></a><span class="lineno"> 3512</span><span class="comment">//       3. Other forms of the same operation (intrinsics and other variants)</span></div>
<div class="line"><a id="l03513" name="l03513"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64InstrInfo.html#a87b656660a62cefd44342a4909d88dfd"> 3513</a></span><span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AArch64InstrInfo.html#a87b656660a62cefd44342a4909d88dfd">AArch64InstrInfo::isAssociativeAndCommutative</a>(</div>
<div class="line"><a id="l03514" name="l03514"></a><span class="lineno"> 3514</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;Inst)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l03515" name="l03515"></a><span class="lineno"> 3515</span>  <span class="keywordflow">switch</span> (Inst.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>()) {</div>
<div class="line"><a id="l03516" name="l03516"></a><span class="lineno"> 3516</span>  <span class="keywordflow">case</span> AArch64::FADDDrr:</div>
<div class="line"><a id="l03517" name="l03517"></a><span class="lineno"> 3517</span>  <span class="keywordflow">case</span> AArch64::FADDSrr:</div>
<div class="line"><a id="l03518" name="l03518"></a><span class="lineno"> 3518</span>  <span class="keywordflow">case</span> AArch64::FADDv2f32:</div>
<div class="line"><a id="l03519" name="l03519"></a><span class="lineno"> 3519</span>  <span class="keywordflow">case</span> AArch64::FADDv2f64:</div>
<div class="line"><a id="l03520" name="l03520"></a><span class="lineno"> 3520</span>  <span class="keywordflow">case</span> AArch64::FADDv4f32:</div>
<div class="line"><a id="l03521" name="l03521"></a><span class="lineno"> 3521</span>  <span class="keywordflow">case</span> AArch64::FMULDrr:</div>
<div class="line"><a id="l03522" name="l03522"></a><span class="lineno"> 3522</span>  <span class="keywordflow">case</span> AArch64::FMULSrr:</div>
<div class="line"><a id="l03523" name="l03523"></a><span class="lineno"> 3523</span>  <span class="keywordflow">case</span> AArch64::FMULX32:</div>
<div class="line"><a id="l03524" name="l03524"></a><span class="lineno"> 3524</span>  <span class="keywordflow">case</span> AArch64::FMULX64:</div>
<div class="line"><a id="l03525" name="l03525"></a><span class="lineno"> 3525</span>  <span class="keywordflow">case</span> AArch64::FMULXv2f32:</div>
<div class="line"><a id="l03526" name="l03526"></a><span class="lineno"> 3526</span>  <span class="keywordflow">case</span> AArch64::FMULXv2f64:</div>
<div class="line"><a id="l03527" name="l03527"></a><span class="lineno"> 3527</span>  <span class="keywordflow">case</span> AArch64::FMULXv4f32:</div>
<div class="line"><a id="l03528" name="l03528"></a><span class="lineno"> 3528</span>  <span class="keywordflow">case</span> AArch64::FMULv2f32:</div>
<div class="line"><a id="l03529" name="l03529"></a><span class="lineno"> 3529</span>  <span class="keywordflow">case</span> AArch64::FMULv2f64:</div>
<div class="line"><a id="l03530" name="l03530"></a><span class="lineno"> 3530</span>  <span class="keywordflow">case</span> AArch64::FMULv4f32:</div>
<div class="line"><a id="l03531" name="l03531"></a><span class="lineno"> 3531</span>    <span class="keywordflow">return</span> Inst.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#a1e855100f407ca4be098d0050be403b0">getParent</a>()-&gt;<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#acf6442108e21e7e5379feb8962de65b7">getParent</a>()-&gt;<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a9e51edf88ef3878857794a6bf7e44287">getTarget</a>().<a class="code hl_variable" href="classllvm_1_1TargetMachine.html#ab1fb67187fc37e569cc5171cbebba873">Options</a>.<a class="code hl_variable" href="classllvm_1_1TargetOptions.html#a0544e2966374684ff74255e5a4290fa7">UnsafeFPMath</a>;</div>
<div class="line"><a id="l03532" name="l03532"></a><span class="lineno"> 3532</span>  <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l03533" name="l03533"></a><span class="lineno"> 3533</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l03534" name="l03534"></a><span class="lineno"> 3534</span>  }</div>
<div class="line"><a id="l03535" name="l03535"></a><span class="lineno"> 3535</span>}</div>
<div class="line"><a id="l03536" name="l03536"></a><span class="lineno"> 3536</span><span class="comment"></span> </div>
<div class="line"><a id="l03537" name="l03537"></a><span class="lineno"> 3537</span><span class="comment">/// Find instructions that can be turned into madd.</span></div>
<div class="line"><a id="l03538" name="l03538"></a><span class="lineno"><a class="line" href="AArch64InstrInfo_8cpp.html#afd0aa3ba35c12ee51c941a5c1c1e275e"> 3538</a></span><span class="comment"></span><span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="AArch64InstrInfo_8cpp.html#afd0aa3ba35c12ee51c941a5c1c1e275e">getMaddPatterns</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;Root,</div>
<div class="line"><a id="l03539" name="l03539"></a><span class="lineno"> 3539</span>                            <a class="code hl_class" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineCombinerPattern&gt;</a> &amp;Patterns) {</div>
<div class="line"><a id="l03540" name="l03540"></a><span class="lineno"> 3540</span>  <span class="keywordtype">unsigned</span> Opc = Root.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>();</div>
<div class="line"><a id="l03541" name="l03541"></a><span class="lineno"> 3541</span>  <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB = *Root.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#a1e855100f407ca4be098d0050be403b0">getParent</a>();</div>
<div class="line"><a id="l03542" name="l03542"></a><span class="lineno"> 3542</span>  <span class="keywordtype">bool</span> Found = <span class="keyword">false</span>;</div>
<div class="line"><a id="l03543" name="l03543"></a><span class="lineno"> 3543</span> </div>
<div class="line"><a id="l03544" name="l03544"></a><span class="lineno"> 3544</span>  <span class="keywordflow">if</span> (!<a class="code hl_function" href="AArch64InstrInfo_8cpp.html#ae0c83ea77a8a90f821157e321ff1ad5b">isCombineInstrCandidate</a>(Opc))</div>
<div class="line"><a id="l03545" name="l03545"></a><span class="lineno"> 3545</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l03546" name="l03546"></a><span class="lineno"> 3546</span>  <span class="keywordflow">if</span> (<a class="code hl_function" href="AArch64InstrInfo_8cpp.html#a31643f4a8497b19fbc2891b312eb7c2d">isCombineInstrSettingFlag</a>(Opc)) {</div>
<div class="line"><a id="l03547" name="l03547"></a><span class="lineno"> 3547</span>    <span class="keywordtype">int</span> Cmp_NZCV = Root.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#a02e5b1bec00ecb94815acf800825561c">findRegisterDefOperandIdx</a>(AArch64::NZCV, <span class="keyword">true</span>);</div>
<div class="line"><a id="l03548" name="l03548"></a><span class="lineno"> 3548</span>    <span class="comment">// When NZCV is live bail out.</span></div>
<div class="line"><a id="l03549" name="l03549"></a><span class="lineno"> 3549</span>    <span class="keywordflow">if</span> (Cmp_NZCV == -1)</div>
<div class="line"><a id="l03550" name="l03550"></a><span class="lineno"> 3550</span>      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l03551" name="l03551"></a><span class="lineno"> 3551</span>    <span class="keywordtype">unsigned</span> NewOpc = <a class="code hl_function" href="AArch64InstrInfo_8cpp.html#aa3d936cb9197b15ae6b41f8a52592961">convertToNonFlagSettingOpc</a>(Root);</div>
<div class="line"><a id="l03552" name="l03552"></a><span class="lineno"> 3552</span>    <span class="comment">// When opcode can&#39;t change bail out.</span></div>
<div class="line"><a id="l03553" name="l03553"></a><span class="lineno"> 3553</span>    <span class="comment">// CHECKME: do we miss any cases for opcode conversion?</span></div>
<div class="line"><a id="l03554" name="l03554"></a><span class="lineno"> 3554</span>    <span class="keywordflow">if</span> (NewOpc == Opc)</div>
<div class="line"><a id="l03555" name="l03555"></a><span class="lineno"> 3555</span>      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l03556" name="l03556"></a><span class="lineno"> 3556</span>    Opc = NewOpc;</div>
<div class="line"><a id="l03557" name="l03557"></a><span class="lineno"> 3557</span>  }</div>
<div class="line"><a id="l03558" name="l03558"></a><span class="lineno"> 3558</span> </div>
<div class="line"><a id="l03559" name="l03559"></a><span class="lineno"> 3559</span>  <span class="keywordflow">switch</span> (Opc) {</div>
<div class="line"><a id="l03560" name="l03560"></a><span class="lineno"> 3560</span>  <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l03561" name="l03561"></a><span class="lineno"> 3561</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l03562" name="l03562"></a><span class="lineno"> 3562</span>  <span class="keywordflow">case</span> AArch64::ADDWrr:</div>
<div class="line"><a id="l03563" name="l03563"></a><span class="lineno"> 3563</span>    <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Root.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ad67c9230577a0b640c52852c75c93939">getOperand</a>(1).<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>() &amp;&amp; Root.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ad67c9230577a0b640c52852c75c93939">getOperand</a>(2).<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>() &amp;&amp;</div>
<div class="line"><a id="l03564" name="l03564"></a><span class="lineno"> 3564</span>           <span class="stringliteral">&quot;ADDWrr does not have register operands&quot;</span>);</div>
<div class="line"><a id="l03565" name="l03565"></a><span class="lineno"> 3565</span>    <span class="keywordflow">if</span> (<a class="code hl_function" href="AArch64InstrInfo_8cpp.html#af975a2c02ec432e792cd734ce52fa02c">canCombineWithMUL</a>(MBB, Root.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ad67c9230577a0b640c52852c75c93939">getOperand</a>(1), AArch64::MADDWrrr,</div>
<div class="line"><a id="l03566" name="l03566"></a><span class="lineno"> 3566</span>                          AArch64::WZR)) {</div>
<div class="line"><a id="l03567" name="l03567"></a><span class="lineno"> 3567</span>      Patterns.<a class="code hl_function" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(<a class="code hl_enumvalue" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05ab0463108c1a22d61437ab9f8afa16dd6">MachineCombinerPattern::MULADDW_OP1</a>);</div>
<div class="line"><a id="l03568" name="l03568"></a><span class="lineno"> 3568</span>      Found = <span class="keyword">true</span>;</div>
<div class="line"><a id="l03569" name="l03569"></a><span class="lineno"> 3569</span>    }</div>
<div class="line"><a id="l03570" name="l03570"></a><span class="lineno"> 3570</span>    <span class="keywordflow">if</span> (<a class="code hl_function" href="AArch64InstrInfo_8cpp.html#af975a2c02ec432e792cd734ce52fa02c">canCombineWithMUL</a>(MBB, Root.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ad67c9230577a0b640c52852c75c93939">getOperand</a>(2), AArch64::MADDWrrr,</div>
<div class="line"><a id="l03571" name="l03571"></a><span class="lineno"> 3571</span>                          AArch64::WZR)) {</div>
<div class="line"><a id="l03572" name="l03572"></a><span class="lineno"> 3572</span>      Patterns.<a class="code hl_function" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(<a class="code hl_enumvalue" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05ab66aa5e09c8483c462584509ec18c5ea">MachineCombinerPattern::MULADDW_OP2</a>);</div>
<div class="line"><a id="l03573" name="l03573"></a><span class="lineno"> 3573</span>      Found = <span class="keyword">true</span>;</div>
<div class="line"><a id="l03574" name="l03574"></a><span class="lineno"> 3574</span>    }</div>
<div class="line"><a id="l03575" name="l03575"></a><span class="lineno"> 3575</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l03576" name="l03576"></a><span class="lineno"> 3576</span>  <span class="keywordflow">case</span> AArch64::ADDXrr:</div>
<div class="line"><a id="l03577" name="l03577"></a><span class="lineno"> 3577</span>    <span class="keywordflow">if</span> (<a class="code hl_function" href="AArch64InstrInfo_8cpp.html#af975a2c02ec432e792cd734ce52fa02c">canCombineWithMUL</a>(MBB, Root.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ad67c9230577a0b640c52852c75c93939">getOperand</a>(1), AArch64::MADDXrrr,</div>
<div class="line"><a id="l03578" name="l03578"></a><span class="lineno"> 3578</span>                          AArch64::XZR)) {</div>
<div class="line"><a id="l03579" name="l03579"></a><span class="lineno"> 3579</span>      Patterns.<a class="code hl_function" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(<a class="code hl_enumvalue" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05ae76b12e1408c68a474e6599b0dc0ed8d">MachineCombinerPattern::MULADDX_OP1</a>);</div>
<div class="line"><a id="l03580" name="l03580"></a><span class="lineno"> 3580</span>      Found = <span class="keyword">true</span>;</div>
<div class="line"><a id="l03581" name="l03581"></a><span class="lineno"> 3581</span>    }</div>
<div class="line"><a id="l03582" name="l03582"></a><span class="lineno"> 3582</span>    <span class="keywordflow">if</span> (<a class="code hl_function" href="AArch64InstrInfo_8cpp.html#af975a2c02ec432e792cd734ce52fa02c">canCombineWithMUL</a>(MBB, Root.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ad67c9230577a0b640c52852c75c93939">getOperand</a>(2), AArch64::MADDXrrr,</div>
<div class="line"><a id="l03583" name="l03583"></a><span class="lineno"> 3583</span>                          AArch64::XZR)) {</div>
<div class="line"><a id="l03584" name="l03584"></a><span class="lineno"> 3584</span>      Patterns.<a class="code hl_function" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(<a class="code hl_enumvalue" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a4eca2bf387bac8749af955ac467e689e">MachineCombinerPattern::MULADDX_OP2</a>);</div>
<div class="line"><a id="l03585" name="l03585"></a><span class="lineno"> 3585</span>      Found = <span class="keyword">true</span>;</div>
<div class="line"><a id="l03586" name="l03586"></a><span class="lineno"> 3586</span>    }</div>
<div class="line"><a id="l03587" name="l03587"></a><span class="lineno"> 3587</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l03588" name="l03588"></a><span class="lineno"> 3588</span>  <span class="keywordflow">case</span> AArch64::SUBWrr:</div>
<div class="line"><a id="l03589" name="l03589"></a><span class="lineno"> 3589</span>    <span class="keywordflow">if</span> (<a class="code hl_function" href="AArch64InstrInfo_8cpp.html#af975a2c02ec432e792cd734ce52fa02c">canCombineWithMUL</a>(MBB, Root.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ad67c9230577a0b640c52852c75c93939">getOperand</a>(1), AArch64::MADDWrrr,</div>
<div class="line"><a id="l03590" name="l03590"></a><span class="lineno"> 3590</span>                          AArch64::WZR)) {</div>
<div class="line"><a id="l03591" name="l03591"></a><span class="lineno"> 3591</span>      Patterns.<a class="code hl_function" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(<a class="code hl_enumvalue" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a4793d022bcb9d48a9d535990179977bf">MachineCombinerPattern::MULSUBW_OP1</a>);</div>
<div class="line"><a id="l03592" name="l03592"></a><span class="lineno"> 3592</span>      Found = <span class="keyword">true</span>;</div>
<div class="line"><a id="l03593" name="l03593"></a><span class="lineno"> 3593</span>    }</div>
<div class="line"><a id="l03594" name="l03594"></a><span class="lineno"> 3594</span>    <span class="keywordflow">if</span> (<a class="code hl_function" href="AArch64InstrInfo_8cpp.html#af975a2c02ec432e792cd734ce52fa02c">canCombineWithMUL</a>(MBB, Root.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ad67c9230577a0b640c52852c75c93939">getOperand</a>(2), AArch64::MADDWrrr,</div>
<div class="line"><a id="l03595" name="l03595"></a><span class="lineno"> 3595</span>                          AArch64::WZR)) {</div>
<div class="line"><a id="l03596" name="l03596"></a><span class="lineno"> 3596</span>      Patterns.<a class="code hl_function" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(<a class="code hl_enumvalue" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a068a0d81b376d09225a729014cbc3ea8">MachineCombinerPattern::MULSUBW_OP2</a>);</div>
<div class="line"><a id="l03597" name="l03597"></a><span class="lineno"> 3597</span>      Found = <span class="keyword">true</span>;</div>
<div class="line"><a id="l03598" name="l03598"></a><span class="lineno"> 3598</span>    }</div>
<div class="line"><a id="l03599" name="l03599"></a><span class="lineno"> 3599</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l03600" name="l03600"></a><span class="lineno"> 3600</span>  <span class="keywordflow">case</span> AArch64::SUBXrr:</div>
<div class="line"><a id="l03601" name="l03601"></a><span class="lineno"> 3601</span>    <span class="keywordflow">if</span> (<a class="code hl_function" href="AArch64InstrInfo_8cpp.html#af975a2c02ec432e792cd734ce52fa02c">canCombineWithMUL</a>(MBB, Root.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ad67c9230577a0b640c52852c75c93939">getOperand</a>(1), AArch64::MADDXrrr,</div>
<div class="line"><a id="l03602" name="l03602"></a><span class="lineno"> 3602</span>                          AArch64::XZR)) {</div>
<div class="line"><a id="l03603" name="l03603"></a><span class="lineno"> 3603</span>      Patterns.<a class="code hl_function" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(<a class="code hl_enumvalue" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05ad2c3bc2a42e083e2fb01153831bd0dbd">MachineCombinerPattern::MULSUBX_OP1</a>);</div>
<div class="line"><a id="l03604" name="l03604"></a><span class="lineno"> 3604</span>      Found = <span class="keyword">true</span>;</div>
<div class="line"><a id="l03605" name="l03605"></a><span class="lineno"> 3605</span>    }</div>
<div class="line"><a id="l03606" name="l03606"></a><span class="lineno"> 3606</span>    <span class="keywordflow">if</span> (<a class="code hl_function" href="AArch64InstrInfo_8cpp.html#af975a2c02ec432e792cd734ce52fa02c">canCombineWithMUL</a>(MBB, Root.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ad67c9230577a0b640c52852c75c93939">getOperand</a>(2), AArch64::MADDXrrr,</div>
<div class="line"><a id="l03607" name="l03607"></a><span class="lineno"> 3607</span>                          AArch64::XZR)) {</div>
<div class="line"><a id="l03608" name="l03608"></a><span class="lineno"> 3608</span>      Patterns.<a class="code hl_function" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(<a class="code hl_enumvalue" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05abd09f0b4e2d7e21332d9cd723a7528f0">MachineCombinerPattern::MULSUBX_OP2</a>);</div>
<div class="line"><a id="l03609" name="l03609"></a><span class="lineno"> 3609</span>      Found = <span class="keyword">true</span>;</div>
<div class="line"><a id="l03610" name="l03610"></a><span class="lineno"> 3610</span>    }</div>
<div class="line"><a id="l03611" name="l03611"></a><span class="lineno"> 3611</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l03612" name="l03612"></a><span class="lineno"> 3612</span>  <span class="keywordflow">case</span> AArch64::ADDWri:</div>
<div class="line"><a id="l03613" name="l03613"></a><span class="lineno"> 3613</span>    <span class="keywordflow">if</span> (<a class="code hl_function" href="AArch64InstrInfo_8cpp.html#af975a2c02ec432e792cd734ce52fa02c">canCombineWithMUL</a>(MBB, Root.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ad67c9230577a0b640c52852c75c93939">getOperand</a>(1), AArch64::MADDWrrr,</div>
<div class="line"><a id="l03614" name="l03614"></a><span class="lineno"> 3614</span>                          AArch64::WZR)) {</div>
<div class="line"><a id="l03615" name="l03615"></a><span class="lineno"> 3615</span>      Patterns.<a class="code hl_function" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(<a class="code hl_enumvalue" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a2fa503376495cd110965ec1b531bce73">MachineCombinerPattern::MULADDWI_OP1</a>);</div>
<div class="line"><a id="l03616" name="l03616"></a><span class="lineno"> 3616</span>      Found = <span class="keyword">true</span>;</div>
<div class="line"><a id="l03617" name="l03617"></a><span class="lineno"> 3617</span>    }</div>
<div class="line"><a id="l03618" name="l03618"></a><span class="lineno"> 3618</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l03619" name="l03619"></a><span class="lineno"> 3619</span>  <span class="keywordflow">case</span> AArch64::ADDXri:</div>
<div class="line"><a id="l03620" name="l03620"></a><span class="lineno"> 3620</span>    <span class="keywordflow">if</span> (<a class="code hl_function" href="AArch64InstrInfo_8cpp.html#af975a2c02ec432e792cd734ce52fa02c">canCombineWithMUL</a>(MBB, Root.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ad67c9230577a0b640c52852c75c93939">getOperand</a>(1), AArch64::MADDXrrr,</div>
<div class="line"><a id="l03621" name="l03621"></a><span class="lineno"> 3621</span>                          AArch64::XZR)) {</div>
<div class="line"><a id="l03622" name="l03622"></a><span class="lineno"> 3622</span>      Patterns.<a class="code hl_function" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(<a class="code hl_enumvalue" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a27f95a016db7579ee3748369cc518ec9">MachineCombinerPattern::MULADDXI_OP1</a>);</div>
<div class="line"><a id="l03623" name="l03623"></a><span class="lineno"> 3623</span>      Found = <span class="keyword">true</span>;</div>
<div class="line"><a id="l03624" name="l03624"></a><span class="lineno"> 3624</span>    }</div>
<div class="line"><a id="l03625" name="l03625"></a><span class="lineno"> 3625</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l03626" name="l03626"></a><span class="lineno"> 3626</span>  <span class="keywordflow">case</span> AArch64::SUBWri:</div>
<div class="line"><a id="l03627" name="l03627"></a><span class="lineno"> 3627</span>    <span class="keywordflow">if</span> (<a class="code hl_function" href="AArch64InstrInfo_8cpp.html#af975a2c02ec432e792cd734ce52fa02c">canCombineWithMUL</a>(MBB, Root.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ad67c9230577a0b640c52852c75c93939">getOperand</a>(1), AArch64::MADDWrrr,</div>
<div class="line"><a id="l03628" name="l03628"></a><span class="lineno"> 3628</span>                          AArch64::WZR)) {</div>
<div class="line"><a id="l03629" name="l03629"></a><span class="lineno"> 3629</span>      Patterns.<a class="code hl_function" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(<a class="code hl_enumvalue" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a5d49fd91db5ae34f84ed73048dbaf46f">MachineCombinerPattern::MULSUBWI_OP1</a>);</div>
<div class="line"><a id="l03630" name="l03630"></a><span class="lineno"> 3630</span>      Found = <span class="keyword">true</span>;</div>
<div class="line"><a id="l03631" name="l03631"></a><span class="lineno"> 3631</span>    }</div>
<div class="line"><a id="l03632" name="l03632"></a><span class="lineno"> 3632</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l03633" name="l03633"></a><span class="lineno"> 3633</span>  <span class="keywordflow">case</span> AArch64::SUBXri:</div>
<div class="line"><a id="l03634" name="l03634"></a><span class="lineno"> 3634</span>    <span class="keywordflow">if</span> (<a class="code hl_function" href="AArch64InstrInfo_8cpp.html#af975a2c02ec432e792cd734ce52fa02c">canCombineWithMUL</a>(MBB, Root.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ad67c9230577a0b640c52852c75c93939">getOperand</a>(1), AArch64::MADDXrrr,</div>
<div class="line"><a id="l03635" name="l03635"></a><span class="lineno"> 3635</span>                          AArch64::XZR)) {</div>
<div class="line"><a id="l03636" name="l03636"></a><span class="lineno"> 3636</span>      Patterns.<a class="code hl_function" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(<a class="code hl_enumvalue" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a8427539a44774ff5060ae67cd1d42e6e">MachineCombinerPattern::MULSUBXI_OP1</a>);</div>
<div class="line"><a id="l03637" name="l03637"></a><span class="lineno"> 3637</span>      Found = <span class="keyword">true</span>;</div>
<div class="line"><a id="l03638" name="l03638"></a><span class="lineno"> 3638</span>    }</div>
<div class="line"><a id="l03639" name="l03639"></a><span class="lineno"> 3639</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l03640" name="l03640"></a><span class="lineno"> 3640</span>  }</div>
<div class="line"><a id="l03641" name="l03641"></a><span class="lineno"> 3641</span>  <span class="keywordflow">return</span> Found;</div>
<div class="line"><a id="l03642" name="l03642"></a><span class="lineno"> 3642</span>}<span class="comment"></span></div>
<div class="line"><a id="l03643" name="l03643"></a><span class="lineno"> 3643</span><span class="comment">/// Floating-Point Support</span></div>
<div class="line"><a id="l03644" name="l03644"></a><span class="lineno"> 3644</span><span class="comment"></span><span class="comment"></span> </div>
<div class="line"><a id="l03645" name="l03645"></a><span class="lineno"> 3645</span><span class="comment">/// Find instructions that can be turned into madd.</span></div>
<div class="line"><a id="l03646" name="l03646"></a><span class="lineno"><a class="line" href="AArch64InstrInfo_8cpp.html#ad0da9705518e24c1435d33d0ad806b3e"> 3646</a></span><span class="comment"></span><span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="AArch64InstrInfo_8cpp.html#ad0da9705518e24c1435d33d0ad806b3e">getFMAPatterns</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;Root,</div>
<div class="line"><a id="l03647" name="l03647"></a><span class="lineno"> 3647</span>                           <a class="code hl_class" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineCombinerPattern&gt;</a> &amp;Patterns) {</div>
<div class="line"><a id="l03648" name="l03648"></a><span class="lineno"> 3648</span> </div>
<div class="line"><a id="l03649" name="l03649"></a><span class="lineno"> 3649</span>  <span class="keywordflow">if</span> (!<a class="code hl_function" href="AArch64InstrInfo_8cpp.html#a89fae3db628b477b713990d7a58732ea">isCombineInstrCandidateFP</a>(Root))</div>
<div class="line"><a id="l03650" name="l03650"></a><span class="lineno"> 3650</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l03651" name="l03651"></a><span class="lineno"> 3651</span> </div>
<div class="line"><a id="l03652" name="l03652"></a><span class="lineno"> 3652</span>  <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB = *Root.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#a1e855100f407ca4be098d0050be403b0">getParent</a>();</div>
<div class="line"><a id="l03653" name="l03653"></a><span class="lineno"> 3653</span>  <span class="keywordtype">bool</span> Found = <span class="keyword">false</span>;</div>
<div class="line"><a id="l03654" name="l03654"></a><span class="lineno"> 3654</span> </div>
<div class="line"><a id="l03655" name="l03655"></a><span class="lineno"> 3655</span>  <span class="keywordflow">switch</span> (Root.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>()) {</div>
<div class="line"><a id="l03656" name="l03656"></a><span class="lineno"> 3656</span>  <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l03657" name="l03657"></a><span class="lineno"> 3657</span>    <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<span class="keyword">false</span> &amp;&amp; <span class="stringliteral">&quot;Unsupported FP instruction in combiner\n&quot;</span>);</div>
<div class="line"><a id="l03658" name="l03658"></a><span class="lineno"> 3658</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l03659" name="l03659"></a><span class="lineno"> 3659</span>  <span class="keywordflow">case</span> AArch64::FADDSrr:</div>
<div class="line"><a id="l03660" name="l03660"></a><span class="lineno"> 3660</span>    <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Root.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ad67c9230577a0b640c52852c75c93939">getOperand</a>(1).<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>() &amp;&amp; Root.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ad67c9230577a0b640c52852c75c93939">getOperand</a>(2).<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>() &amp;&amp;</div>
<div class="line"><a id="l03661" name="l03661"></a><span class="lineno"> 3661</span>           <span class="stringliteral">&quot;FADDWrr does not have register operands&quot;</span>);</div>
<div class="line"><a id="l03662" name="l03662"></a><span class="lineno"> 3662</span>    <span class="keywordflow">if</span> (<a class="code hl_function" href="AArch64InstrInfo_8cpp.html#a6d8faa716c9389c680c284bc9284c113">canCombineWithFMUL</a>(MBB, Root.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ad67c9230577a0b640c52852c75c93939">getOperand</a>(1), AArch64::FMULSrr)) {</div>
<div class="line"><a id="l03663" name="l03663"></a><span class="lineno"> 3663</span>      Patterns.<a class="code hl_function" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(<a class="code hl_enumvalue" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a2aa982c2e9455a191597a4d7373b8f5d">MachineCombinerPattern::FMULADDS_OP1</a>);</div>
<div class="line"><a id="l03664" name="l03664"></a><span class="lineno"> 3664</span>      Found = <span class="keyword">true</span>;</div>
<div class="line"><a id="l03665" name="l03665"></a><span class="lineno"> 3665</span>    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code hl_function" href="AArch64InstrInfo_8cpp.html#a6d8faa716c9389c680c284bc9284c113">canCombineWithFMUL</a>(MBB, Root.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ad67c9230577a0b640c52852c75c93939">getOperand</a>(1),</div>
<div class="line"><a id="l03666" name="l03666"></a><span class="lineno"> 3666</span>                                  AArch64::FMULv1i32_indexed)) {</div>
<div class="line"><a id="l03667" name="l03667"></a><span class="lineno"> 3667</span>      Patterns.<a class="code hl_function" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(<a class="code hl_enumvalue" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a07b4e7927d6c11fbc390d55161008bec">MachineCombinerPattern::FMLAv1i32_indexed_OP1</a>);</div>
<div class="line"><a id="l03668" name="l03668"></a><span class="lineno"> 3668</span>      Found = <span class="keyword">true</span>;</div>
<div class="line"><a id="l03669" name="l03669"></a><span class="lineno"> 3669</span>    }</div>
<div class="line"><a id="l03670" name="l03670"></a><span class="lineno"> 3670</span>    <span class="keywordflow">if</span> (<a class="code hl_function" href="AArch64InstrInfo_8cpp.html#a6d8faa716c9389c680c284bc9284c113">canCombineWithFMUL</a>(MBB, Root.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ad67c9230577a0b640c52852c75c93939">getOperand</a>(2), AArch64::FMULSrr)) {</div>
<div class="line"><a id="l03671" name="l03671"></a><span class="lineno"> 3671</span>      Patterns.<a class="code hl_function" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(<a class="code hl_enumvalue" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a72d2a54e9757efee4bf7e0cc8bbdf489">MachineCombinerPattern::FMULADDS_OP2</a>);</div>
<div class="line"><a id="l03672" name="l03672"></a><span class="lineno"> 3672</span>      Found = <span class="keyword">true</span>;</div>
<div class="line"><a id="l03673" name="l03673"></a><span class="lineno"> 3673</span>    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code hl_function" href="AArch64InstrInfo_8cpp.html#a6d8faa716c9389c680c284bc9284c113">canCombineWithFMUL</a>(MBB, Root.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ad67c9230577a0b640c52852c75c93939">getOperand</a>(2),</div>
<div class="line"><a id="l03674" name="l03674"></a><span class="lineno"> 3674</span>                                  AArch64::FMULv1i32_indexed)) {</div>
<div class="line"><a id="l03675" name="l03675"></a><span class="lineno"> 3675</span>      Patterns.<a class="code hl_function" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(<a class="code hl_enumvalue" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05aadd2f44199ccd69d17aed8a5e0998c8e">MachineCombinerPattern::FMLAv1i32_indexed_OP2</a>);</div>
<div class="line"><a id="l03676" name="l03676"></a><span class="lineno"> 3676</span>      Found = <span class="keyword">true</span>;</div>
<div class="line"><a id="l03677" name="l03677"></a><span class="lineno"> 3677</span>    }</div>
<div class="line"><a id="l03678" name="l03678"></a><span class="lineno"> 3678</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l03679" name="l03679"></a><span class="lineno"> 3679</span>  <span class="keywordflow">case</span> AArch64::FADDDrr:</div>
<div class="line"><a id="l03680" name="l03680"></a><span class="lineno"> 3680</span>    <span class="keywordflow">if</span> (<a class="code hl_function" href="AArch64InstrInfo_8cpp.html#a6d8faa716c9389c680c284bc9284c113">canCombineWithFMUL</a>(MBB, Root.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ad67c9230577a0b640c52852c75c93939">getOperand</a>(1), AArch64::FMULDrr)) {</div>
<div class="line"><a id="l03681" name="l03681"></a><span class="lineno"> 3681</span>      Patterns.<a class="code hl_function" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(<a class="code hl_enumvalue" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a03290efbf7ccd62d1500de80287021b5">MachineCombinerPattern::FMULADDD_OP1</a>);</div>
<div class="line"><a id="l03682" name="l03682"></a><span class="lineno"> 3682</span>      Found = <span class="keyword">true</span>;</div>
<div class="line"><a id="l03683" name="l03683"></a><span class="lineno"> 3683</span>    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code hl_function" href="AArch64InstrInfo_8cpp.html#a6d8faa716c9389c680c284bc9284c113">canCombineWithFMUL</a>(MBB, Root.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ad67c9230577a0b640c52852c75c93939">getOperand</a>(1),</div>
<div class="line"><a id="l03684" name="l03684"></a><span class="lineno"> 3684</span>                                  AArch64::FMULv1i64_indexed)) {</div>
<div class="line"><a id="l03685" name="l03685"></a><span class="lineno"> 3685</span>      Patterns.<a class="code hl_function" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(<a class="code hl_enumvalue" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a29ca12a368c8c3752c4cf28a39468b44">MachineCombinerPattern::FMLAv1i64_indexed_OP1</a>);</div>
<div class="line"><a id="l03686" name="l03686"></a><span class="lineno"> 3686</span>      Found = <span class="keyword">true</span>;</div>
<div class="line"><a id="l03687" name="l03687"></a><span class="lineno"> 3687</span>    }</div>
<div class="line"><a id="l03688" name="l03688"></a><span class="lineno"> 3688</span>    <span class="keywordflow">if</span> (<a class="code hl_function" href="AArch64InstrInfo_8cpp.html#a6d8faa716c9389c680c284bc9284c113">canCombineWithFMUL</a>(MBB, Root.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ad67c9230577a0b640c52852c75c93939">getOperand</a>(2), AArch64::FMULDrr)) {</div>
<div class="line"><a id="l03689" name="l03689"></a><span class="lineno"> 3689</span>      Patterns.<a class="code hl_function" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(<a class="code hl_enumvalue" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a57e701bf8e691f97f00961440fd86ece">MachineCombinerPattern::FMULADDD_OP2</a>);</div>
<div class="line"><a id="l03690" name="l03690"></a><span class="lineno"> 3690</span>      Found = <span class="keyword">true</span>;</div>
<div class="line"><a id="l03691" name="l03691"></a><span class="lineno"> 3691</span>    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code hl_function" href="AArch64InstrInfo_8cpp.html#a6d8faa716c9389c680c284bc9284c113">canCombineWithFMUL</a>(MBB, Root.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ad67c9230577a0b640c52852c75c93939">getOperand</a>(2),</div>
<div class="line"><a id="l03692" name="l03692"></a><span class="lineno"> 3692</span>                                  AArch64::FMULv1i64_indexed)) {</div>
<div class="line"><a id="l03693" name="l03693"></a><span class="lineno"> 3693</span>      Patterns.<a class="code hl_function" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(<a class="code hl_enumvalue" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05aae06220c51ead042db61d0f53f19c72d">MachineCombinerPattern::FMLAv1i64_indexed_OP2</a>);</div>
<div class="line"><a id="l03694" name="l03694"></a><span class="lineno"> 3694</span>      Found = <span class="keyword">true</span>;</div>
<div class="line"><a id="l03695" name="l03695"></a><span class="lineno"> 3695</span>    }</div>
<div class="line"><a id="l03696" name="l03696"></a><span class="lineno"> 3696</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l03697" name="l03697"></a><span class="lineno"> 3697</span>  <span class="keywordflow">case</span> AArch64::FADDv2f32:</div>
<div class="line"><a id="l03698" name="l03698"></a><span class="lineno"> 3698</span>    <span class="keywordflow">if</span> (<a class="code hl_function" href="AArch64InstrInfo_8cpp.html#a6d8faa716c9389c680c284bc9284c113">canCombineWithFMUL</a>(MBB, Root.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ad67c9230577a0b640c52852c75c93939">getOperand</a>(1),</div>
<div class="line"><a id="l03699" name="l03699"></a><span class="lineno"> 3699</span>                           AArch64::FMULv2i32_indexed)) {</div>
<div class="line"><a id="l03700" name="l03700"></a><span class="lineno"> 3700</span>      Patterns.<a class="code hl_function" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(<a class="code hl_enumvalue" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a8f80dd904ec89e49bde70d459e4af797">MachineCombinerPattern::FMLAv2i32_indexed_OP1</a>);</div>
<div class="line"><a id="l03701" name="l03701"></a><span class="lineno"> 3701</span>      Found = <span class="keyword">true</span>;</div>
<div class="line"><a id="l03702" name="l03702"></a><span class="lineno"> 3702</span>    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code hl_function" href="AArch64InstrInfo_8cpp.html#a6d8faa716c9389c680c284bc9284c113">canCombineWithFMUL</a>(MBB, Root.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ad67c9230577a0b640c52852c75c93939">getOperand</a>(1),</div>
<div class="line"><a id="l03703" name="l03703"></a><span class="lineno"> 3703</span>                                  AArch64::FMULv2f32)) {</div>
<div class="line"><a id="l03704" name="l03704"></a><span class="lineno"> 3704</span>      Patterns.<a class="code hl_function" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(<a class="code hl_enumvalue" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05ab69092ab6c6e9cd0991d64490009a768">MachineCombinerPattern::FMLAv2f32_OP1</a>);</div>
<div class="line"><a id="l03705" name="l03705"></a><span class="lineno"> 3705</span>      Found = <span class="keyword">true</span>;</div>
<div class="line"><a id="l03706" name="l03706"></a><span class="lineno"> 3706</span>    }</div>
<div class="line"><a id="l03707" name="l03707"></a><span class="lineno"> 3707</span>    <span class="keywordflow">if</span> (<a class="code hl_function" href="AArch64InstrInfo_8cpp.html#a6d8faa716c9389c680c284bc9284c113">canCombineWithFMUL</a>(MBB, Root.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ad67c9230577a0b640c52852c75c93939">getOperand</a>(2),</div>
<div class="line"><a id="l03708" name="l03708"></a><span class="lineno"> 3708</span>                           AArch64::FMULv2i32_indexed)) {</div>
<div class="line"><a id="l03709" name="l03709"></a><span class="lineno"> 3709</span>      Patterns.<a class="code hl_function" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(<a class="code hl_enumvalue" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a4ba13e72e96e35990ba222a501f1cfbe">MachineCombinerPattern::FMLAv2i32_indexed_OP2</a>);</div>
<div class="line"><a id="l03710" name="l03710"></a><span class="lineno"> 3710</span>      Found = <span class="keyword">true</span>;</div>
<div class="line"><a id="l03711" name="l03711"></a><span class="lineno"> 3711</span>    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code hl_function" href="AArch64InstrInfo_8cpp.html#a6d8faa716c9389c680c284bc9284c113">canCombineWithFMUL</a>(MBB, Root.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ad67c9230577a0b640c52852c75c93939">getOperand</a>(2),</div>
<div class="line"><a id="l03712" name="l03712"></a><span class="lineno"> 3712</span>                                  AArch64::FMULv2f32)) {</div>
<div class="line"><a id="l03713" name="l03713"></a><span class="lineno"> 3713</span>      Patterns.<a class="code hl_function" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(<a class="code hl_enumvalue" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a4dea34f9dbf530101a40103639f059e2">MachineCombinerPattern::FMLAv2f32_OP2</a>);</div>
<div class="line"><a id="l03714" name="l03714"></a><span class="lineno"> 3714</span>      Found = <span class="keyword">true</span>;</div>
<div class="line"><a id="l03715" name="l03715"></a><span class="lineno"> 3715</span>    }</div>
<div class="line"><a id="l03716" name="l03716"></a><span class="lineno"> 3716</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l03717" name="l03717"></a><span class="lineno"> 3717</span>  <span class="keywordflow">case</span> AArch64::FADDv2f64:</div>
<div class="line"><a id="l03718" name="l03718"></a><span class="lineno"> 3718</span>    <span class="keywordflow">if</span> (<a class="code hl_function" href="AArch64InstrInfo_8cpp.html#a6d8faa716c9389c680c284bc9284c113">canCombineWithFMUL</a>(MBB, Root.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ad67c9230577a0b640c52852c75c93939">getOperand</a>(1),</div>
<div class="line"><a id="l03719" name="l03719"></a><span class="lineno"> 3719</span>                           AArch64::FMULv2i64_indexed)) {</div>
<div class="line"><a id="l03720" name="l03720"></a><span class="lineno"> 3720</span>      Patterns.<a class="code hl_function" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(<a class="code hl_enumvalue" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a2ed3ade77242d9e64161d189f8ce6005">MachineCombinerPattern::FMLAv2i64_indexed_OP1</a>);</div>
<div class="line"><a id="l03721" name="l03721"></a><span class="lineno"> 3721</span>      Found = <span class="keyword">true</span>;</div>
<div class="line"><a id="l03722" name="l03722"></a><span class="lineno"> 3722</span>    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code hl_function" href="AArch64InstrInfo_8cpp.html#a6d8faa716c9389c680c284bc9284c113">canCombineWithFMUL</a>(MBB, Root.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ad67c9230577a0b640c52852c75c93939">getOperand</a>(1),</div>
<div class="line"><a id="l03723" name="l03723"></a><span class="lineno"> 3723</span>                                  AArch64::FMULv2f64)) {</div>
<div class="line"><a id="l03724" name="l03724"></a><span class="lineno"> 3724</span>      Patterns.<a class="code hl_function" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(<a class="code hl_enumvalue" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05adfc676b68cdc9d3fb6b6dfd043d90131">MachineCombinerPattern::FMLAv2f64_OP1</a>);</div>
<div class="line"><a id="l03725" name="l03725"></a><span class="lineno"> 3725</span>      Found = <span class="keyword">true</span>;</div>
<div class="line"><a id="l03726" name="l03726"></a><span class="lineno"> 3726</span>    }</div>
<div class="line"><a id="l03727" name="l03727"></a><span class="lineno"> 3727</span>    <span class="keywordflow">if</span> (<a class="code hl_function" href="AArch64InstrInfo_8cpp.html#a6d8faa716c9389c680c284bc9284c113">canCombineWithFMUL</a>(MBB, Root.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ad67c9230577a0b640c52852c75c93939">getOperand</a>(2),</div>
<div class="line"><a id="l03728" name="l03728"></a><span class="lineno"> 3728</span>                           AArch64::FMULv2i64_indexed)) {</div>
<div class="line"><a id="l03729" name="l03729"></a><span class="lineno"> 3729</span>      Patterns.<a class="code hl_function" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(<a class="code hl_enumvalue" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a2a43e332a448a5e87a619d833c162703">MachineCombinerPattern::FMLAv2i64_indexed_OP2</a>);</div>
<div class="line"><a id="l03730" name="l03730"></a><span class="lineno"> 3730</span>      Found = <span class="keyword">true</span>;</div>
<div class="line"><a id="l03731" name="l03731"></a><span class="lineno"> 3731</span>    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code hl_function" href="AArch64InstrInfo_8cpp.html#a6d8faa716c9389c680c284bc9284c113">canCombineWithFMUL</a>(MBB, Root.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ad67c9230577a0b640c52852c75c93939">getOperand</a>(2),</div>
<div class="line"><a id="l03732" name="l03732"></a><span class="lineno"> 3732</span>                                  AArch64::FMULv2f64)) {</div>
<div class="line"><a id="l03733" name="l03733"></a><span class="lineno"> 3733</span>      Patterns.<a class="code hl_function" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(<a class="code hl_enumvalue" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a13802c3052a671d9a5e8e877e2cd3a05">MachineCombinerPattern::FMLAv2f64_OP2</a>);</div>
<div class="line"><a id="l03734" name="l03734"></a><span class="lineno"> 3734</span>      Found = <span class="keyword">true</span>;</div>
<div class="line"><a id="l03735" name="l03735"></a><span class="lineno"> 3735</span>    }</div>
<div class="line"><a id="l03736" name="l03736"></a><span class="lineno"> 3736</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l03737" name="l03737"></a><span class="lineno"> 3737</span>  <span class="keywordflow">case</span> AArch64::FADDv4f32:</div>
<div class="line"><a id="l03738" name="l03738"></a><span class="lineno"> 3738</span>    <span class="keywordflow">if</span> (<a class="code hl_function" href="AArch64InstrInfo_8cpp.html#a6d8faa716c9389c680c284bc9284c113">canCombineWithFMUL</a>(MBB, Root.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ad67c9230577a0b640c52852c75c93939">getOperand</a>(1),</div>
<div class="line"><a id="l03739" name="l03739"></a><span class="lineno"> 3739</span>                           AArch64::FMULv4i32_indexed)) {</div>
<div class="line"><a id="l03740" name="l03740"></a><span class="lineno"> 3740</span>      Patterns.<a class="code hl_function" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(<a class="code hl_enumvalue" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a4376790aa70f615c404bf3c4f9c82490">MachineCombinerPattern::FMLAv4i32_indexed_OP1</a>);</div>
<div class="line"><a id="l03741" name="l03741"></a><span class="lineno"> 3741</span>      Found = <span class="keyword">true</span>;</div>
<div class="line"><a id="l03742" name="l03742"></a><span class="lineno"> 3742</span>    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code hl_function" href="AArch64InstrInfo_8cpp.html#a6d8faa716c9389c680c284bc9284c113">canCombineWithFMUL</a>(MBB, Root.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ad67c9230577a0b640c52852c75c93939">getOperand</a>(1),</div>
<div class="line"><a id="l03743" name="l03743"></a><span class="lineno"> 3743</span>                                  AArch64::FMULv4f32)) {</div>
<div class="line"><a id="l03744" name="l03744"></a><span class="lineno"> 3744</span>      Patterns.<a class="code hl_function" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(<a class="code hl_enumvalue" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a2de7d9704e1d5b42f56ed3f11f095596">MachineCombinerPattern::FMLAv4f32_OP1</a>);</div>
<div class="line"><a id="l03745" name="l03745"></a><span class="lineno"> 3745</span>      Found = <span class="keyword">true</span>;</div>
<div class="line"><a id="l03746" name="l03746"></a><span class="lineno"> 3746</span>    }</div>
<div class="line"><a id="l03747" name="l03747"></a><span class="lineno"> 3747</span>    <span class="keywordflow">if</span> (<a class="code hl_function" href="AArch64InstrInfo_8cpp.html#a6d8faa716c9389c680c284bc9284c113">canCombineWithFMUL</a>(MBB, Root.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ad67c9230577a0b640c52852c75c93939">getOperand</a>(2),</div>
<div class="line"><a id="l03748" name="l03748"></a><span class="lineno"> 3748</span>                           AArch64::FMULv4i32_indexed)) {</div>
<div class="line"><a id="l03749" name="l03749"></a><span class="lineno"> 3749</span>      Patterns.<a class="code hl_function" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(<a class="code hl_enumvalue" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a73146e4a922058dc65540763ca1054d8">MachineCombinerPattern::FMLAv4i32_indexed_OP2</a>);</div>
<div class="line"><a id="l03750" name="l03750"></a><span class="lineno"> 3750</span>      Found = <span class="keyword">true</span>;</div>
<div class="line"><a id="l03751" name="l03751"></a><span class="lineno"> 3751</span>    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code hl_function" href="AArch64InstrInfo_8cpp.html#a6d8faa716c9389c680c284bc9284c113">canCombineWithFMUL</a>(MBB, Root.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ad67c9230577a0b640c52852c75c93939">getOperand</a>(2),</div>
<div class="line"><a id="l03752" name="l03752"></a><span class="lineno"> 3752</span>                                  AArch64::FMULv4f32)) {</div>
<div class="line"><a id="l03753" name="l03753"></a><span class="lineno"> 3753</span>      Patterns.<a class="code hl_function" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(<a class="code hl_enumvalue" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a4da5c624b602859153b3f5ca5aaca932">MachineCombinerPattern::FMLAv4f32_OP2</a>);</div>
<div class="line"><a id="l03754" name="l03754"></a><span class="lineno"> 3754</span>      Found = <span class="keyword">true</span>;</div>
<div class="line"><a id="l03755" name="l03755"></a><span class="lineno"> 3755</span>    }</div>
<div class="line"><a id="l03756" name="l03756"></a><span class="lineno"> 3756</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l03757" name="l03757"></a><span class="lineno"> 3757</span> </div>
<div class="line"><a id="l03758" name="l03758"></a><span class="lineno"> 3758</span>  <span class="keywordflow">case</span> AArch64::FSUBSrr:</div>
<div class="line"><a id="l03759" name="l03759"></a><span class="lineno"> 3759</span>    <span class="keywordflow">if</span> (<a class="code hl_function" href="AArch64InstrInfo_8cpp.html#a6d8faa716c9389c680c284bc9284c113">canCombineWithFMUL</a>(MBB, Root.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ad67c9230577a0b640c52852c75c93939">getOperand</a>(1), AArch64::FMULSrr)) {</div>
<div class="line"><a id="l03760" name="l03760"></a><span class="lineno"> 3760</span>      Patterns.<a class="code hl_function" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(<a class="code hl_enumvalue" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a15a6d01915a59c547b3b0f93e49963e9">MachineCombinerPattern::FMULSUBS_OP1</a>);</div>
<div class="line"><a id="l03761" name="l03761"></a><span class="lineno"> 3761</span>      Found = <span class="keyword">true</span>;</div>
<div class="line"><a id="l03762" name="l03762"></a><span class="lineno"> 3762</span>    }</div>
<div class="line"><a id="l03763" name="l03763"></a><span class="lineno"> 3763</span>    <span class="keywordflow">if</span> (<a class="code hl_function" href="AArch64InstrInfo_8cpp.html#a6d8faa716c9389c680c284bc9284c113">canCombineWithFMUL</a>(MBB, Root.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ad67c9230577a0b640c52852c75c93939">getOperand</a>(2), AArch64::FMULSrr)) {</div>
<div class="line"><a id="l03764" name="l03764"></a><span class="lineno"> 3764</span>      Patterns.<a class="code hl_function" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(<a class="code hl_enumvalue" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a97d771099b0db3d75f4b3f386d0c1092">MachineCombinerPattern::FMULSUBS_OP2</a>);</div>
<div class="line"><a id="l03765" name="l03765"></a><span class="lineno"> 3765</span>      Found = <span class="keyword">true</span>;</div>
<div class="line"><a id="l03766" name="l03766"></a><span class="lineno"> 3766</span>    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code hl_function" href="AArch64InstrInfo_8cpp.html#a6d8faa716c9389c680c284bc9284c113">canCombineWithFMUL</a>(MBB, Root.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ad67c9230577a0b640c52852c75c93939">getOperand</a>(2),</div>
<div class="line"><a id="l03767" name="l03767"></a><span class="lineno"> 3767</span>                                  AArch64::FMULv1i32_indexed)) {</div>
<div class="line"><a id="l03768" name="l03768"></a><span class="lineno"> 3768</span>      Patterns.<a class="code hl_function" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(<a class="code hl_enumvalue" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05acf29990824391c17beb64d5a9550a733">MachineCombinerPattern::FMLSv1i32_indexed_OP2</a>);</div>
<div class="line"><a id="l03769" name="l03769"></a><span class="lineno"> 3769</span>      Found = <span class="keyword">true</span>;</div>
<div class="line"><a id="l03770" name="l03770"></a><span class="lineno"> 3770</span>    }</div>
<div class="line"><a id="l03771" name="l03771"></a><span class="lineno"> 3771</span>    <span class="keywordflow">if</span> (<a class="code hl_function" href="AArch64InstrInfo_8cpp.html#a6d8faa716c9389c680c284bc9284c113">canCombineWithFMUL</a>(MBB, Root.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ad67c9230577a0b640c52852c75c93939">getOperand</a>(1), AArch64::FNMULSrr)) {</div>
<div class="line"><a id="l03772" name="l03772"></a><span class="lineno"> 3772</span>      Patterns.<a class="code hl_function" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(<a class="code hl_enumvalue" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a7f4b4c44651a69c4f6f9134cb4b51352">MachineCombinerPattern::FNMULSUBS_OP1</a>);</div>
<div class="line"><a id="l03773" name="l03773"></a><span class="lineno"> 3773</span>      Found = <span class="keyword">true</span>;</div>
<div class="line"><a id="l03774" name="l03774"></a><span class="lineno"> 3774</span>    }</div>
<div class="line"><a id="l03775" name="l03775"></a><span class="lineno"> 3775</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l03776" name="l03776"></a><span class="lineno"> 3776</span>  <span class="keywordflow">case</span> AArch64::FSUBDrr:</div>
<div class="line"><a id="l03777" name="l03777"></a><span class="lineno"> 3777</span>    <span class="keywordflow">if</span> (<a class="code hl_function" href="AArch64InstrInfo_8cpp.html#a6d8faa716c9389c680c284bc9284c113">canCombineWithFMUL</a>(MBB, Root.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ad67c9230577a0b640c52852c75c93939">getOperand</a>(1), AArch64::FMULDrr)) {</div>
<div class="line"><a id="l03778" name="l03778"></a><span class="lineno"> 3778</span>      Patterns.<a class="code hl_function" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(<a class="code hl_enumvalue" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05af7fc35feded50db37bcfab5eab7aadbb">MachineCombinerPattern::FMULSUBD_OP1</a>);</div>
<div class="line"><a id="l03779" name="l03779"></a><span class="lineno"> 3779</span>      Found = <span class="keyword">true</span>;</div>
<div class="line"><a id="l03780" name="l03780"></a><span class="lineno"> 3780</span>    }</div>
<div class="line"><a id="l03781" name="l03781"></a><span class="lineno"> 3781</span>    <span class="keywordflow">if</span> (<a class="code hl_function" href="AArch64InstrInfo_8cpp.html#a6d8faa716c9389c680c284bc9284c113">canCombineWithFMUL</a>(MBB, Root.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ad67c9230577a0b640c52852c75c93939">getOperand</a>(2), AArch64::FMULDrr)) {</div>
<div class="line"><a id="l03782" name="l03782"></a><span class="lineno"> 3782</span>      Patterns.<a class="code hl_function" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(<a class="code hl_enumvalue" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05ad928dd9bf909fd02460a07284c2bb35c">MachineCombinerPattern::FMULSUBD_OP2</a>);</div>
<div class="line"><a id="l03783" name="l03783"></a><span class="lineno"> 3783</span>      Found = <span class="keyword">true</span>;</div>
<div class="line"><a id="l03784" name="l03784"></a><span class="lineno"> 3784</span>    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code hl_function" href="AArch64InstrInfo_8cpp.html#a6d8faa716c9389c680c284bc9284c113">canCombineWithFMUL</a>(MBB, Root.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ad67c9230577a0b640c52852c75c93939">getOperand</a>(2),</div>
<div class="line"><a id="l03785" name="l03785"></a><span class="lineno"> 3785</span>                                  AArch64::FMULv1i64_indexed)) {</div>
<div class="line"><a id="l03786" name="l03786"></a><span class="lineno"> 3786</span>      Patterns.<a class="code hl_function" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(<a class="code hl_enumvalue" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05aa1b36e8f37f19ad49f7c55272586c602">MachineCombinerPattern::FMLSv1i64_indexed_OP2</a>);</div>
<div class="line"><a id="l03787" name="l03787"></a><span class="lineno"> 3787</span>      Found = <span class="keyword">true</span>;</div>
<div class="line"><a id="l03788" name="l03788"></a><span class="lineno"> 3788</span>    }</div>
<div class="line"><a id="l03789" name="l03789"></a><span class="lineno"> 3789</span>    <span class="keywordflow">if</span> (<a class="code hl_function" href="AArch64InstrInfo_8cpp.html#a6d8faa716c9389c680c284bc9284c113">canCombineWithFMUL</a>(MBB, Root.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ad67c9230577a0b640c52852c75c93939">getOperand</a>(1), AArch64::FNMULDrr)) {</div>
<div class="line"><a id="l03790" name="l03790"></a><span class="lineno"> 3790</span>      Patterns.<a class="code hl_function" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(<a class="code hl_enumvalue" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a4d8c9c67f03d210a1c844f09f64137c6">MachineCombinerPattern::FNMULSUBD_OP1</a>);</div>
<div class="line"><a id="l03791" name="l03791"></a><span class="lineno"> 3791</span>      Found = <span class="keyword">true</span>;</div>
<div class="line"><a id="l03792" name="l03792"></a><span class="lineno"> 3792</span>    }</div>
<div class="line"><a id="l03793" name="l03793"></a><span class="lineno"> 3793</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l03794" name="l03794"></a><span class="lineno"> 3794</span>  <span class="keywordflow">case</span> AArch64::FSUBv2f32:</div>
<div class="line"><a id="l03795" name="l03795"></a><span class="lineno"> 3795</span>    <span class="keywordflow">if</span> (<a class="code hl_function" href="AArch64InstrInfo_8cpp.html#a6d8faa716c9389c680c284bc9284c113">canCombineWithFMUL</a>(MBB, Root.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ad67c9230577a0b640c52852c75c93939">getOperand</a>(2),</div>
<div class="line"><a id="l03796" name="l03796"></a><span class="lineno"> 3796</span>                           AArch64::FMULv2i32_indexed)) {</div>
<div class="line"><a id="l03797" name="l03797"></a><span class="lineno"> 3797</span>      Patterns.<a class="code hl_function" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(<a class="code hl_enumvalue" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05aa2d716f420628248e7a89013c5460484">MachineCombinerPattern::FMLSv2i32_indexed_OP2</a>);</div>
<div class="line"><a id="l03798" name="l03798"></a><span class="lineno"> 3798</span>      Found = <span class="keyword">true</span>;</div>
<div class="line"><a id="l03799" name="l03799"></a><span class="lineno"> 3799</span>    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code hl_function" href="AArch64InstrInfo_8cpp.html#a6d8faa716c9389c680c284bc9284c113">canCombineWithFMUL</a>(MBB, Root.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ad67c9230577a0b640c52852c75c93939">getOperand</a>(2),</div>
<div class="line"><a id="l03800" name="l03800"></a><span class="lineno"> 3800</span>                                  AArch64::FMULv2f32)) {</div>
<div class="line"><a id="l03801" name="l03801"></a><span class="lineno"> 3801</span>      Patterns.<a class="code hl_function" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(<a class="code hl_enumvalue" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a85248a43678ef4a873ca8783c0f83a60">MachineCombinerPattern::FMLSv2f32_OP2</a>);</div>
<div class="line"><a id="l03802" name="l03802"></a><span class="lineno"> 3802</span>      Found = <span class="keyword">true</span>;</div>
<div class="line"><a id="l03803" name="l03803"></a><span class="lineno"> 3803</span>    }</div>
<div class="line"><a id="l03804" name="l03804"></a><span class="lineno"> 3804</span>    <span class="keywordflow">if</span> (<a class="code hl_function" href="AArch64InstrInfo_8cpp.html#a6d8faa716c9389c680c284bc9284c113">canCombineWithFMUL</a>(MBB, Root.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ad67c9230577a0b640c52852c75c93939">getOperand</a>(1),</div>
<div class="line"><a id="l03805" name="l03805"></a><span class="lineno"> 3805</span>                           AArch64::FMULv2i32_indexed)) {</div>
<div class="line"><a id="l03806" name="l03806"></a><span class="lineno"> 3806</span>      Patterns.<a class="code hl_function" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(<a class="code hl_enumvalue" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a1cbe2e1c0cbaffe3679afcc7e69582d0">MachineCombinerPattern::FMLSv2i32_indexed_OP1</a>);</div>
<div class="line"><a id="l03807" name="l03807"></a><span class="lineno"> 3807</span>      Found = <span class="keyword">true</span>;</div>
<div class="line"><a id="l03808" name="l03808"></a><span class="lineno"> 3808</span>    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code hl_function" href="AArch64InstrInfo_8cpp.html#a6d8faa716c9389c680c284bc9284c113">canCombineWithFMUL</a>(MBB, Root.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ad67c9230577a0b640c52852c75c93939">getOperand</a>(1),</div>
<div class="line"><a id="l03809" name="l03809"></a><span class="lineno"> 3809</span>                                  AArch64::FMULv2f32)) {</div>
<div class="line"><a id="l03810" name="l03810"></a><span class="lineno"> 3810</span>      Patterns.<a class="code hl_function" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(<a class="code hl_enumvalue" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05ac5a30549fe8425855610e29203ca1c9a">MachineCombinerPattern::FMLSv2f32_OP1</a>);</div>
<div class="line"><a id="l03811" name="l03811"></a><span class="lineno"> 3811</span>      Found = <span class="keyword">true</span>;</div>
<div class="line"><a id="l03812" name="l03812"></a><span class="lineno"> 3812</span>    }</div>
<div class="line"><a id="l03813" name="l03813"></a><span class="lineno"> 3813</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l03814" name="l03814"></a><span class="lineno"> 3814</span>  <span class="keywordflow">case</span> AArch64::FSUBv2f64:</div>
<div class="line"><a id="l03815" name="l03815"></a><span class="lineno"> 3815</span>    <span class="keywordflow">if</span> (<a class="code hl_function" href="AArch64InstrInfo_8cpp.html#a6d8faa716c9389c680c284bc9284c113">canCombineWithFMUL</a>(MBB, Root.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ad67c9230577a0b640c52852c75c93939">getOperand</a>(2),</div>
<div class="line"><a id="l03816" name="l03816"></a><span class="lineno"> 3816</span>                           AArch64::FMULv2i64_indexed)) {</div>
<div class="line"><a id="l03817" name="l03817"></a><span class="lineno"> 3817</span>      Patterns.<a class="code hl_function" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(<a class="code hl_enumvalue" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a19f4ffebc2ddf94a14b8ad8d081b517e">MachineCombinerPattern::FMLSv2i64_indexed_OP2</a>);</div>
<div class="line"><a id="l03818" name="l03818"></a><span class="lineno"> 3818</span>      Found = <span class="keyword">true</span>;</div>
<div class="line"><a id="l03819" name="l03819"></a><span class="lineno"> 3819</span>    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code hl_function" href="AArch64InstrInfo_8cpp.html#a6d8faa716c9389c680c284bc9284c113">canCombineWithFMUL</a>(MBB, Root.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ad67c9230577a0b640c52852c75c93939">getOperand</a>(2),</div>
<div class="line"><a id="l03820" name="l03820"></a><span class="lineno"> 3820</span>                                  AArch64::FMULv2f64)) {</div>
<div class="line"><a id="l03821" name="l03821"></a><span class="lineno"> 3821</span>      Patterns.<a class="code hl_function" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(<a class="code hl_enumvalue" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a450bf3e112ffa4c43568d1d9193d40a1">MachineCombinerPattern::FMLSv2f64_OP2</a>);</div>
<div class="line"><a id="l03822" name="l03822"></a><span class="lineno"> 3822</span>      Found = <span class="keyword">true</span>;</div>
<div class="line"><a id="l03823" name="l03823"></a><span class="lineno"> 3823</span>    }</div>
<div class="line"><a id="l03824" name="l03824"></a><span class="lineno"> 3824</span>    <span class="keywordflow">if</span> (<a class="code hl_function" href="AArch64InstrInfo_8cpp.html#a6d8faa716c9389c680c284bc9284c113">canCombineWithFMUL</a>(MBB, Root.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ad67c9230577a0b640c52852c75c93939">getOperand</a>(1),</div>
<div class="line"><a id="l03825" name="l03825"></a><span class="lineno"> 3825</span>                           AArch64::FMULv2i64_indexed)) {</div>
<div class="line"><a id="l03826" name="l03826"></a><span class="lineno"> 3826</span>      Patterns.<a class="code hl_function" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(<a class="code hl_enumvalue" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a40719f011633f9bd8003d80dfccea246">MachineCombinerPattern::FMLSv2i64_indexed_OP1</a>);</div>
<div class="line"><a id="l03827" name="l03827"></a><span class="lineno"> 3827</span>      Found = <span class="keyword">true</span>;</div>
<div class="line"><a id="l03828" name="l03828"></a><span class="lineno"> 3828</span>    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code hl_function" href="AArch64InstrInfo_8cpp.html#a6d8faa716c9389c680c284bc9284c113">canCombineWithFMUL</a>(MBB, Root.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ad67c9230577a0b640c52852c75c93939">getOperand</a>(1),</div>
<div class="line"><a id="l03829" name="l03829"></a><span class="lineno"> 3829</span>                                  AArch64::FMULv2f64)) {</div>
<div class="line"><a id="l03830" name="l03830"></a><span class="lineno"> 3830</span>      Patterns.<a class="code hl_function" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(<a class="code hl_enumvalue" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a59cc126201a45868166b5ddad3206b7f">MachineCombinerPattern::FMLSv2f64_OP1</a>);</div>
<div class="line"><a id="l03831" name="l03831"></a><span class="lineno"> 3831</span>      Found = <span class="keyword">true</span>;</div>
<div class="line"><a id="l03832" name="l03832"></a><span class="lineno"> 3832</span>    }</div>
<div class="line"><a id="l03833" name="l03833"></a><span class="lineno"> 3833</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l03834" name="l03834"></a><span class="lineno"> 3834</span>  <span class="keywordflow">case</span> AArch64::FSUBv4f32:</div>
<div class="line"><a id="l03835" name="l03835"></a><span class="lineno"> 3835</span>    <span class="keywordflow">if</span> (<a class="code hl_function" href="AArch64InstrInfo_8cpp.html#a6d8faa716c9389c680c284bc9284c113">canCombineWithFMUL</a>(MBB, Root.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ad67c9230577a0b640c52852c75c93939">getOperand</a>(2),</div>
<div class="line"><a id="l03836" name="l03836"></a><span class="lineno"> 3836</span>                           AArch64::FMULv4i32_indexed)) {</div>
<div class="line"><a id="l03837" name="l03837"></a><span class="lineno"> 3837</span>      Patterns.<a class="code hl_function" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(<a class="code hl_enumvalue" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05afde7d706260ac691ef32056402b10797">MachineCombinerPattern::FMLSv4i32_indexed_OP2</a>);</div>
<div class="line"><a id="l03838" name="l03838"></a><span class="lineno"> 3838</span>      Found = <span class="keyword">true</span>;</div>
<div class="line"><a id="l03839" name="l03839"></a><span class="lineno"> 3839</span>    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code hl_function" href="AArch64InstrInfo_8cpp.html#a6d8faa716c9389c680c284bc9284c113">canCombineWithFMUL</a>(MBB, Root.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ad67c9230577a0b640c52852c75c93939">getOperand</a>(2),</div>
<div class="line"><a id="l03840" name="l03840"></a><span class="lineno"> 3840</span>                                  AArch64::FMULv4f32)) {</div>
<div class="line"><a id="l03841" name="l03841"></a><span class="lineno"> 3841</span>      Patterns.<a class="code hl_function" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(<a class="code hl_enumvalue" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a51010efdaa1d2ca750d10de8c350b9ec">MachineCombinerPattern::FMLSv4f32_OP2</a>);</div>
<div class="line"><a id="l03842" name="l03842"></a><span class="lineno"> 3842</span>      Found = <span class="keyword">true</span>;</div>
<div class="line"><a id="l03843" name="l03843"></a><span class="lineno"> 3843</span>    }</div>
<div class="line"><a id="l03844" name="l03844"></a><span class="lineno"> 3844</span>    <span class="keywordflow">if</span> (<a class="code hl_function" href="AArch64InstrInfo_8cpp.html#a6d8faa716c9389c680c284bc9284c113">canCombineWithFMUL</a>(MBB, Root.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ad67c9230577a0b640c52852c75c93939">getOperand</a>(1),</div>
<div class="line"><a id="l03845" name="l03845"></a><span class="lineno"> 3845</span>                           AArch64::FMULv4i32_indexed)) {</div>
<div class="line"><a id="l03846" name="l03846"></a><span class="lineno"> 3846</span>      Patterns.<a class="code hl_function" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(<a class="code hl_enumvalue" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a7f3b8fc2531f7a300c494ef77a630b31">MachineCombinerPattern::FMLSv4i32_indexed_OP1</a>);</div>
<div class="line"><a id="l03847" name="l03847"></a><span class="lineno"> 3847</span>      Found = <span class="keyword">true</span>;</div>
<div class="line"><a id="l03848" name="l03848"></a><span class="lineno"> 3848</span>    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code hl_function" href="AArch64InstrInfo_8cpp.html#a6d8faa716c9389c680c284bc9284c113">canCombineWithFMUL</a>(MBB, Root.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ad67c9230577a0b640c52852c75c93939">getOperand</a>(1),</div>
<div class="line"><a id="l03849" name="l03849"></a><span class="lineno"> 3849</span>                                  AArch64::FMULv4f32)) {</div>
<div class="line"><a id="l03850" name="l03850"></a><span class="lineno"> 3850</span>      Patterns.<a class="code hl_function" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(<a class="code hl_enumvalue" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a4488867294264fa12092c6121b93e530">MachineCombinerPattern::FMLSv4f32_OP1</a>);</div>
<div class="line"><a id="l03851" name="l03851"></a><span class="lineno"> 3851</span>      Found = <span class="keyword">true</span>;</div>
<div class="line"><a id="l03852" name="l03852"></a><span class="lineno"> 3852</span>    }</div>
<div class="line"><a id="l03853" name="l03853"></a><span class="lineno"> 3853</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l03854" name="l03854"></a><span class="lineno"> 3854</span>  }</div>
<div class="line"><a id="l03855" name="l03855"></a><span class="lineno"> 3855</span>  <span class="keywordflow">return</span> Found;</div>
<div class="line"><a id="l03856" name="l03856"></a><span class="lineno"> 3856</span>}</div>
<div class="line"><a id="l03857" name="l03857"></a><span class="lineno"> 3857</span><span class="comment"></span> </div>
<div class="line"><a id="l03858" name="l03858"></a><span class="lineno"> 3858</span><span class="comment">/// Return true when a code sequence can improve throughput. It</span></div>
<div class="line"><a id="l03859" name="l03859"></a><span class="lineno"> 3859</span><span class="comment">/// should be called only for instructions in loops.</span></div>
<div class="line"><a id="l03860" name="l03860"></a><span class="lineno"> 3860</span><span class="comment">/// \param Pattern - combiner pattern</span></div>
<div class="line"><a id="l03861" name="l03861"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64InstrInfo.html#a10ff9c7b29be1debe32fa6ba92256068"> 3861</a></span><span class="comment"></span><span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AArch64InstrInfo.html#a10ff9c7b29be1debe32fa6ba92256068">AArch64InstrInfo::isThroughputPattern</a>(</div>
<div class="line"><a id="l03862" name="l03862"></a><span class="lineno"> 3862</span>    <a class="code hl_enumeration" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05">MachineCombinerPattern</a> Pattern)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l03863" name="l03863"></a><span class="lineno"> 3863</span>  <span class="keywordflow">switch</span> (Pattern) {</div>
<div class="line"><a id="l03864" name="l03864"></a><span class="lineno"> 3864</span>  <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l03865" name="l03865"></a><span class="lineno"> 3865</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l03866" name="l03866"></a><span class="lineno"> 3866</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a2aa982c2e9455a191597a4d7373b8f5d">MachineCombinerPattern::FMULADDS_OP1</a>:</div>
<div class="line"><a id="l03867" name="l03867"></a><span class="lineno"> 3867</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a72d2a54e9757efee4bf7e0cc8bbdf489">MachineCombinerPattern::FMULADDS_OP2</a>:</div>
<div class="line"><a id="l03868" name="l03868"></a><span class="lineno"> 3868</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a15a6d01915a59c547b3b0f93e49963e9">MachineCombinerPattern::FMULSUBS_OP1</a>:</div>
<div class="line"><a id="l03869" name="l03869"></a><span class="lineno"> 3869</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a97d771099b0db3d75f4b3f386d0c1092">MachineCombinerPattern::FMULSUBS_OP2</a>:</div>
<div class="line"><a id="l03870" name="l03870"></a><span class="lineno"> 3870</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a03290efbf7ccd62d1500de80287021b5">MachineCombinerPattern::FMULADDD_OP1</a>:</div>
<div class="line"><a id="l03871" name="l03871"></a><span class="lineno"> 3871</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a57e701bf8e691f97f00961440fd86ece">MachineCombinerPattern::FMULADDD_OP2</a>:</div>
<div class="line"><a id="l03872" name="l03872"></a><span class="lineno"> 3872</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05af7fc35feded50db37bcfab5eab7aadbb">MachineCombinerPattern::FMULSUBD_OP1</a>:</div>
<div class="line"><a id="l03873" name="l03873"></a><span class="lineno"> 3873</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05ad928dd9bf909fd02460a07284c2bb35c">MachineCombinerPattern::FMULSUBD_OP2</a>:</div>
<div class="line"><a id="l03874" name="l03874"></a><span class="lineno"> 3874</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a7f4b4c44651a69c4f6f9134cb4b51352">MachineCombinerPattern::FNMULSUBS_OP1</a>:</div>
<div class="line"><a id="l03875" name="l03875"></a><span class="lineno"> 3875</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a4d8c9c67f03d210a1c844f09f64137c6">MachineCombinerPattern::FNMULSUBD_OP1</a>:</div>
<div class="line"><a id="l03876" name="l03876"></a><span class="lineno"> 3876</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a07b4e7927d6c11fbc390d55161008bec">MachineCombinerPattern::FMLAv1i32_indexed_OP1</a>:</div>
<div class="line"><a id="l03877" name="l03877"></a><span class="lineno"> 3877</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05aadd2f44199ccd69d17aed8a5e0998c8e">MachineCombinerPattern::FMLAv1i32_indexed_OP2</a>:</div>
<div class="line"><a id="l03878" name="l03878"></a><span class="lineno"> 3878</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a29ca12a368c8c3752c4cf28a39468b44">MachineCombinerPattern::FMLAv1i64_indexed_OP1</a>:</div>
<div class="line"><a id="l03879" name="l03879"></a><span class="lineno"> 3879</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05aae06220c51ead042db61d0f53f19c72d">MachineCombinerPattern::FMLAv1i64_indexed_OP2</a>:</div>
<div class="line"><a id="l03880" name="l03880"></a><span class="lineno"> 3880</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a4dea34f9dbf530101a40103639f059e2">MachineCombinerPattern::FMLAv2f32_OP2</a>:</div>
<div class="line"><a id="l03881" name="l03881"></a><span class="lineno"> 3881</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05ab69092ab6c6e9cd0991d64490009a768">MachineCombinerPattern::FMLAv2f32_OP1</a>:</div>
<div class="line"><a id="l03882" name="l03882"></a><span class="lineno"> 3882</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05adfc676b68cdc9d3fb6b6dfd043d90131">MachineCombinerPattern::FMLAv2f64_OP1</a>:</div>
<div class="line"><a id="l03883" name="l03883"></a><span class="lineno"> 3883</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a13802c3052a671d9a5e8e877e2cd3a05">MachineCombinerPattern::FMLAv2f64_OP2</a>:</div>
<div class="line"><a id="l03884" name="l03884"></a><span class="lineno"> 3884</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a8f80dd904ec89e49bde70d459e4af797">MachineCombinerPattern::FMLAv2i32_indexed_OP1</a>:</div>
<div class="line"><a id="l03885" name="l03885"></a><span class="lineno"> 3885</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a4ba13e72e96e35990ba222a501f1cfbe">MachineCombinerPattern::FMLAv2i32_indexed_OP2</a>:</div>
<div class="line"><a id="l03886" name="l03886"></a><span class="lineno"> 3886</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a2ed3ade77242d9e64161d189f8ce6005">MachineCombinerPattern::FMLAv2i64_indexed_OP1</a>:</div>
<div class="line"><a id="l03887" name="l03887"></a><span class="lineno"> 3887</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a2a43e332a448a5e87a619d833c162703">MachineCombinerPattern::FMLAv2i64_indexed_OP2</a>:</div>
<div class="line"><a id="l03888" name="l03888"></a><span class="lineno"> 3888</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a2de7d9704e1d5b42f56ed3f11f095596">MachineCombinerPattern::FMLAv4f32_OP1</a>:</div>
<div class="line"><a id="l03889" name="l03889"></a><span class="lineno"> 3889</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a4da5c624b602859153b3f5ca5aaca932">MachineCombinerPattern::FMLAv4f32_OP2</a>:</div>
<div class="line"><a id="l03890" name="l03890"></a><span class="lineno"> 3890</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a4376790aa70f615c404bf3c4f9c82490">MachineCombinerPattern::FMLAv4i32_indexed_OP1</a>:</div>
<div class="line"><a id="l03891" name="l03891"></a><span class="lineno"> 3891</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a73146e4a922058dc65540763ca1054d8">MachineCombinerPattern::FMLAv4i32_indexed_OP2</a>:</div>
<div class="line"><a id="l03892" name="l03892"></a><span class="lineno"> 3892</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05acf29990824391c17beb64d5a9550a733">MachineCombinerPattern::FMLSv1i32_indexed_OP2</a>:</div>
<div class="line"><a id="l03893" name="l03893"></a><span class="lineno"> 3893</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05aa1b36e8f37f19ad49f7c55272586c602">MachineCombinerPattern::FMLSv1i64_indexed_OP2</a>:</div>
<div class="line"><a id="l03894" name="l03894"></a><span class="lineno"> 3894</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05aa2d716f420628248e7a89013c5460484">MachineCombinerPattern::FMLSv2i32_indexed_OP2</a>:</div>
<div class="line"><a id="l03895" name="l03895"></a><span class="lineno"> 3895</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a19f4ffebc2ddf94a14b8ad8d081b517e">MachineCombinerPattern::FMLSv2i64_indexed_OP2</a>:</div>
<div class="line"><a id="l03896" name="l03896"></a><span class="lineno"> 3896</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a85248a43678ef4a873ca8783c0f83a60">MachineCombinerPattern::FMLSv2f32_OP2</a>:</div>
<div class="line"><a id="l03897" name="l03897"></a><span class="lineno"> 3897</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a450bf3e112ffa4c43568d1d9193d40a1">MachineCombinerPattern::FMLSv2f64_OP2</a>:</div>
<div class="line"><a id="l03898" name="l03898"></a><span class="lineno"> 3898</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05afde7d706260ac691ef32056402b10797">MachineCombinerPattern::FMLSv4i32_indexed_OP2</a>:</div>
<div class="line"><a id="l03899" name="l03899"></a><span class="lineno"> 3899</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a51010efdaa1d2ca750d10de8c350b9ec">MachineCombinerPattern::FMLSv4f32_OP2</a>:</div>
<div class="line"><a id="l03900" name="l03900"></a><span class="lineno"> 3900</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l03901" name="l03901"></a><span class="lineno"> 3901</span>  } <span class="comment">// end switch (Pattern)</span></div>
<div class="line"><a id="l03902" name="l03902"></a><span class="lineno"> 3902</span>  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l03903" name="l03903"></a><span class="lineno"> 3903</span>}<span class="comment"></span></div>
<div class="line"><a id="l03904" name="l03904"></a><span class="lineno"> 3904</span><span class="comment">/// Return true when there is potentially a faster code sequence for an</span></div>
<div class="line"><a id="l03905" name="l03905"></a><span class="lineno"> 3905</span><span class="comment">/// instruction chain ending in \p Root. All potential patterns are listed in</span></div>
<div class="line"><a id="l03906" name="l03906"></a><span class="lineno"> 3906</span><span class="comment">/// the \p Pattern vector. Pattern should be sorted in priority order since the</span></div>
<div class="line"><a id="l03907" name="l03907"></a><span class="lineno"> 3907</span><span class="comment">/// pattern evaluator stops checking as soon as it finds a faster sequence.</span></div>
<div class="line"><a id="l03908" name="l03908"></a><span class="lineno"> 3908</span><span class="comment"></span> </div>
<div class="line"><a id="l03909" name="l03909"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64InstrInfo.html#ad2daef917016dd53e03812923e65f728"> 3909</a></span><span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AArch64InstrInfo.html#ad2daef917016dd53e03812923e65f728">AArch64InstrInfo::getMachineCombinerPatterns</a>(</div>
<div class="line"><a id="l03910" name="l03910"></a><span class="lineno"> 3910</span>    <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;Root,</div>
<div class="line"><a id="l03911" name="l03911"></a><span class="lineno"> 3911</span>    <a class="code hl_class" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineCombinerPattern&gt;</a> &amp;Patterns)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l03912" name="l03912"></a><span class="lineno"> 3912</span>  <span class="comment">// Integer patterns</span></div>
<div class="line"><a id="l03913" name="l03913"></a><span class="lineno"> 3913</span>  <span class="keywordflow">if</span> (<a class="code hl_function" href="AArch64InstrInfo_8cpp.html#afd0aa3ba35c12ee51c941a5c1c1e275e">getMaddPatterns</a>(Root, Patterns))</div>
<div class="line"><a id="l03914" name="l03914"></a><span class="lineno"> 3914</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l03915" name="l03915"></a><span class="lineno"> 3915</span>  <span class="comment">// Floating point patterns</span></div>
<div class="line"><a id="l03916" name="l03916"></a><span class="lineno"> 3916</span>  <span class="keywordflow">if</span> (<a class="code hl_function" href="AArch64InstrInfo_8cpp.html#ad0da9705518e24c1435d33d0ad806b3e">getFMAPatterns</a>(Root, Patterns))</div>
<div class="line"><a id="l03917" name="l03917"></a><span class="lineno"> 3917</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l03918" name="l03918"></a><span class="lineno"> 3918</span> </div>
<div class="line"><a id="l03919" name="l03919"></a><span class="lineno"> 3919</span>  <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#a071d83acde1b217eded2733cce23d59f">TargetInstrInfo::getMachineCombinerPatterns</a>(Root, Patterns);</div>
<div class="line"><a id="l03920" name="l03920"></a><span class="lineno"> 3920</span>}</div>
<div class="line"><a id="l03921" name="l03921"></a><span class="lineno"> 3921</span> </div>
<div class="line"><a id="l03922" name="l03922"></a><span class="lineno"><a class="line" href="AArch64InstrInfo_8cpp.html#abb0a82cf9ab3cf0c256918c17512f987"> 3922</a></span><span class="keyword">enum class</span> <a class="code hl_enumeration" href="AArch64InstrInfo_8cpp.html#abb0a82cf9ab3cf0c256918c17512f987">FMAInstKind</a> { <a class="code hl_enumvalue" href="namespacellvm.html#a05609d049bfe3c5c2f64711566131a86a7a1920d61156abc05a60135aefe8bc67">Default</a>, <a class="code hl_enumvalue" href="AArch64InstrInfo_8cpp.html#abb0a82cf9ab3cf0c256918c17512f987acccd5fd8c8f59fe9373c56b1b951780c">Indexed</a>, <a class="code hl_enumvalue" href="AArch64InstrInfo_8cpp.html#abb0a82cf9ab3cf0c256918c17512f987aa66d3974b6f2e3a542f896da144cd297">Accumulator</a> };<span class="comment"></span></div>
<div class="line"><a id="l03923" name="l03923"></a><span class="lineno"> 3923</span><span class="comment">/// genFusedMultiply - Generate fused multiply instructions.</span></div>
<div class="line"><a id="l03924" name="l03924"></a><span class="lineno"> 3924</span><span class="comment">/// This function supports both integer and floating point instructions.</span></div>
<div class="line"><a id="l03925" name="l03925"></a><span class="lineno"> 3925</span><span class="comment">/// A typical example:</span></div>
<div class="line"><a id="l03926" name="l03926"></a><span class="lineno"> 3926</span><span class="comment">///  F|MUL I=A,B,0</span></div>
<div class="line"><a id="l03927" name="l03927"></a><span class="lineno"> 3927</span><span class="comment">///  F|ADD R,I,C</span></div>
<div class="line"><a id="l03928" name="l03928"></a><span class="lineno"> 3928</span><span class="comment">///  ==&gt; F|MADD R,A,B,C</span></div>
<div class="line"><a id="l03929" name="l03929"></a><span class="lineno"> 3929</span><span class="comment">/// \param MF Containing MachineFunction</span></div>
<div class="line"><a id="l03930" name="l03930"></a><span class="lineno"> 3930</span><span class="comment">/// \param MRI Register information</span></div>
<div class="line"><a id="l03931" name="l03931"></a><span class="lineno"> 3931</span><span class="comment">/// \param TII Target information</span></div>
<div class="line"><a id="l03932" name="l03932"></a><span class="lineno"> 3932</span><span class="comment">/// \param Root is the F|ADD instruction</span></div>
<div class="line"><a id="l03933" name="l03933"></a><span class="lineno"> 3933</span><span class="comment">/// \param [out] InsInstrs is a vector of machine instructions and will</span></div>
<div class="line"><a id="l03934" name="l03934"></a><span class="lineno"> 3934</span><span class="comment">/// contain the generated madd instruction</span></div>
<div class="line"><a id="l03935" name="l03935"></a><span class="lineno"> 3935</span><span class="comment">/// \param IdxMulOpd is index of operand in Root that is the result of</span></div>
<div class="line"><a id="l03936" name="l03936"></a><span class="lineno"> 3936</span><span class="comment">/// the F|MUL. In the example above IdxMulOpd is 1.</span></div>
<div class="line"><a id="l03937" name="l03937"></a><span class="lineno"> 3937</span><span class="comment">/// \param MaddOpc the opcode fo the f|madd instruction</span></div>
<div class="line"><a id="l03938" name="l03938"></a><span class="lineno"> 3938</span><span class="comment">/// \param RC Register class of operands</span></div>
<div class="line"><a id="l03939" name="l03939"></a><span class="lineno"> 3939</span><span class="comment">/// \param kind of fma instruction (addressing mode) to be generated</span></div>
<div class="line"><a id="l03940" name="l03940"></a><span class="lineno"> 3940</span><span class="comment">/// \param ReplacedAddend is the result register from the instruction</span></div>
<div class="line"><a id="l03941" name="l03941"></a><span class="lineno"> 3941</span><span class="comment">/// replacing the non-combined operand, if any.</span></div>
<div class="line"><a id="l03942" name="l03942"></a><span class="lineno"> 3942</span><span class="comment"></span><span class="keyword">static</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *</div>
<div class="line"><a id="l03943" name="l03943"></a><span class="lineno"><a class="line" href="AArch64InstrInfo_8cpp.html#a6bcbaaaf5cdd6776370ca2566bd96aaf"> 3943</a></span><a class="code hl_function" href="AArch64InstrInfo_8cpp.html#a6bcbaaaf5cdd6776370ca2566bd96aaf">genFusedMultiply</a>(<a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a id="l03944" name="l03944"></a><span class="lineno"> 3944</span>                 <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> *<a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;Root,</div>
<div class="line"><a id="l03945" name="l03945"></a><span class="lineno"> 3945</span>                 <a class="code hl_class" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineInstr *&gt;</a> &amp;InsInstrs, <span class="keywordtype">unsigned</span> IdxMulOpd,</div>
<div class="line"><a id="l03946" name="l03946"></a><span class="lineno"> 3946</span>                 <span class="keywordtype">unsigned</span> MaddOpc, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC,</div>
<div class="line"><a id="l03947" name="l03947"></a><span class="lineno"> 3947</span>                 <a class="code hl_enumeration" href="AArch64InstrInfo_8cpp.html#abb0a82cf9ab3cf0c256918c17512f987">FMAInstKind</a> kind = FMAInstKind::Default,</div>
<div class="line"><a id="l03948" name="l03948"></a><span class="lineno"> 3948</span>                 <span class="keyword">const</span> <span class="keywordtype">unsigned</span> *ReplacedAddend = <span class="keyword">nullptr</span>) {</div>
<div class="line"><a id="l03949" name="l03949"></a><span class="lineno"> 3949</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(IdxMulOpd == 1 || IdxMulOpd == 2);</div>
<div class="line"><a id="l03950" name="l03950"></a><span class="lineno"> 3950</span> </div>
<div class="line"><a id="l03951" name="l03951"></a><span class="lineno"> 3951</span>  <span class="keywordtype">unsigned</span> IdxOtherOpd = IdxMulOpd == 1 ? 2 : 1;</div>
<div class="line"><a id="l03952" name="l03952"></a><span class="lineno"> 3952</span>  <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MUL = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getUniqueVRegDef(Root.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ad67c9230577a0b640c52852c75c93939">getOperand</a>(IdxMulOpd).<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div>
<div class="line"><a id="l03953" name="l03953"></a><span class="lineno"> 3953</span>  <span class="keywordtype">unsigned</span> ResultReg = Root.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ad67c9230577a0b640c52852c75c93939">getOperand</a>(0).<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div>
<div class="line"><a id="l03954" name="l03954"></a><span class="lineno"> 3954</span>  <span class="keywordtype">unsigned</span> SrcReg0 = MUL-&gt;getOperand(1).getReg();</div>
<div class="line"><a id="l03955" name="l03955"></a><span class="lineno"> 3955</span>  <span class="keywordtype">bool</span> Src0IsKill = MUL-&gt;getOperand(1).isKill();</div>
<div class="line"><a id="l03956" name="l03956"></a><span class="lineno"> 3956</span>  <span class="keywordtype">unsigned</span> SrcReg1 = MUL-&gt;getOperand(2).getReg();</div>
<div class="line"><a id="l03957" name="l03957"></a><span class="lineno"> 3957</span>  <span class="keywordtype">bool</span> Src1IsKill = MUL-&gt;getOperand(2).isKill();</div>
<div class="line"><a id="l03958" name="l03958"></a><span class="lineno"> 3958</span> </div>
<div class="line"><a id="l03959" name="l03959"></a><span class="lineno"> 3959</span>  <span class="keywordtype">unsigned</span> SrcReg2;</div>
<div class="line"><a id="l03960" name="l03960"></a><span class="lineno"> 3960</span>  <span class="keywordtype">bool</span> Src2IsKill;</div>
<div class="line"><a id="l03961" name="l03961"></a><span class="lineno"> 3961</span>  <span class="keywordflow">if</span> (ReplacedAddend) {</div>
<div class="line"><a id="l03962" name="l03962"></a><span class="lineno"> 3962</span>    <span class="comment">// If we just generated a new addend, we must be it&#39;s only use.</span></div>
<div class="line"><a id="l03963" name="l03963"></a><span class="lineno"> 3963</span>    SrcReg2 = *ReplacedAddend;</div>
<div class="line"><a id="l03964" name="l03964"></a><span class="lineno"> 3964</span>    Src2IsKill = <span class="keyword">true</span>;</div>
<div class="line"><a id="l03965" name="l03965"></a><span class="lineno"> 3965</span>  } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l03966" name="l03966"></a><span class="lineno"> 3966</span>    SrcReg2 = Root.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ad67c9230577a0b640c52852c75c93939">getOperand</a>(IdxOtherOpd).<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div>
<div class="line"><a id="l03967" name="l03967"></a><span class="lineno"> 3967</span>    Src2IsKill = Root.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ad67c9230577a0b640c52852c75c93939">getOperand</a>(IdxOtherOpd).<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a4046212ebc647b17e811837ae4ea3afd">isKill</a>();</div>
<div class="line"><a id="l03968" name="l03968"></a><span class="lineno"> 3968</span>  }</div>
<div class="line"><a id="l03969" name="l03969"></a><span class="lineno"> 3969</span> </div>
<div class="line"><a id="l03970" name="l03970"></a><span class="lineno"> 3970</span>  <span class="keywordflow">if</span> (<a class="code hl_function" href="classllvm_1_1TargetRegisterInfo.html#ae62c5ea35b71f9020caa94340bc78f37">TargetRegisterInfo::isVirtualRegister</a>(ResultReg))</div>
<div class="line"><a id="l03971" name="l03971"></a><span class="lineno"> 3971</span>    <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.constrainRegClass(ResultReg, RC);</div>
<div class="line"><a id="l03972" name="l03972"></a><span class="lineno"> 3972</span>  <span class="keywordflow">if</span> (<a class="code hl_function" href="classllvm_1_1TargetRegisterInfo.html#ae62c5ea35b71f9020caa94340bc78f37">TargetRegisterInfo::isVirtualRegister</a>(SrcReg0))</div>
<div class="line"><a id="l03973" name="l03973"></a><span class="lineno"> 3973</span>    <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.constrainRegClass(SrcReg0, RC);</div>
<div class="line"><a id="l03974" name="l03974"></a><span class="lineno"> 3974</span>  <span class="keywordflow">if</span> (<a class="code hl_function" href="classllvm_1_1TargetRegisterInfo.html#ae62c5ea35b71f9020caa94340bc78f37">TargetRegisterInfo::isVirtualRegister</a>(SrcReg1))</div>
<div class="line"><a id="l03975" name="l03975"></a><span class="lineno"> 3975</span>    <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.constrainRegClass(SrcReg1, RC);</div>
<div class="line"><a id="l03976" name="l03976"></a><span class="lineno"> 3976</span>  <span class="keywordflow">if</span> (<a class="code hl_function" href="classllvm_1_1TargetRegisterInfo.html#ae62c5ea35b71f9020caa94340bc78f37">TargetRegisterInfo::isVirtualRegister</a>(SrcReg2))</div>
<div class="line"><a id="l03977" name="l03977"></a><span class="lineno"> 3977</span>    <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.constrainRegClass(SrcReg2, RC);</div>
<div class="line"><a id="l03978" name="l03978"></a><span class="lineno"> 3978</span> </div>
<div class="line"><a id="l03979" name="l03979"></a><span class="lineno"> 3979</span>  <a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> MIB;</div>
<div class="line"><a id="l03980" name="l03980"></a><span class="lineno"> 3980</span>  <span class="keywordflow">if</span> (kind == FMAInstKind::Default)</div>
<div class="line"><a id="l03981" name="l03981"></a><span class="lineno"> 3981</span>    MIB = <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MF, Root.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#abb10ef030fba4ea901518a0c8dbef3e2">getDebugLoc</a>(), <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(MaddOpc), ResultReg)</div>
<div class="line"><a id="l03982" name="l03982"></a><span class="lineno"> 3982</span>              .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a96e5a87aa1f2294a2ba1189047987083">addReg</a>(SrcReg0, <a class="code hl_function" href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>(Src0IsKill))</div>
<div class="line"><a id="l03983" name="l03983"></a><span class="lineno"> 3983</span>              .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a96e5a87aa1f2294a2ba1189047987083">addReg</a>(SrcReg1, <a class="code hl_function" href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>(Src1IsKill))</div>
<div class="line"><a id="l03984" name="l03984"></a><span class="lineno"> 3984</span>              .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a96e5a87aa1f2294a2ba1189047987083">addReg</a>(SrcReg2, <a class="code hl_function" href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>(Src2IsKill));</div>
<div class="line"><a id="l03985" name="l03985"></a><span class="lineno"> 3985</span>  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (kind == FMAInstKind::Indexed)</div>
<div class="line"><a id="l03986" name="l03986"></a><span class="lineno"> 3986</span>    MIB = <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MF, Root.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#abb10ef030fba4ea901518a0c8dbef3e2">getDebugLoc</a>(), <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(MaddOpc), ResultReg)</div>
<div class="line"><a id="l03987" name="l03987"></a><span class="lineno"> 3987</span>              .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a96e5a87aa1f2294a2ba1189047987083">addReg</a>(SrcReg2, <a class="code hl_function" href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>(Src2IsKill))</div>
<div class="line"><a id="l03988" name="l03988"></a><span class="lineno"> 3988</span>              .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a96e5a87aa1f2294a2ba1189047987083">addReg</a>(SrcReg0, <a class="code hl_function" href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>(Src0IsKill))</div>
<div class="line"><a id="l03989" name="l03989"></a><span class="lineno"> 3989</span>              .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a96e5a87aa1f2294a2ba1189047987083">addReg</a>(SrcReg1, <a class="code hl_function" href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>(Src1IsKill))</div>
<div class="line"><a id="l03990" name="l03990"></a><span class="lineno"> 3990</span>              .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(MUL-&gt;getOperand(3).getImm());</div>
<div class="line"><a id="l03991" name="l03991"></a><span class="lineno"> 3991</span>  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (kind == FMAInstKind::Accumulator)</div>
<div class="line"><a id="l03992" name="l03992"></a><span class="lineno"> 3992</span>    MIB = <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MF, Root.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#abb10ef030fba4ea901518a0c8dbef3e2">getDebugLoc</a>(), <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(MaddOpc), ResultReg)</div>
<div class="line"><a id="l03993" name="l03993"></a><span class="lineno"> 3993</span>              .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a96e5a87aa1f2294a2ba1189047987083">addReg</a>(SrcReg2, <a class="code hl_function" href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>(Src2IsKill))</div>
<div class="line"><a id="l03994" name="l03994"></a><span class="lineno"> 3994</span>              .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a96e5a87aa1f2294a2ba1189047987083">addReg</a>(SrcReg0, <a class="code hl_function" href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>(Src0IsKill))</div>
<div class="line"><a id="l03995" name="l03995"></a><span class="lineno"> 3995</span>              .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a96e5a87aa1f2294a2ba1189047987083">addReg</a>(SrcReg1, <a class="code hl_function" href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>(Src1IsKill));</div>
<div class="line"><a id="l03996" name="l03996"></a><span class="lineno"> 3996</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l03997" name="l03997"></a><span class="lineno"> 3997</span>    <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<span class="keyword">false</span> &amp;&amp; <span class="stringliteral">&quot;Invalid FMA instruction kind \n&quot;</span>);</div>
<div class="line"><a id="l03998" name="l03998"></a><span class="lineno"> 3998</span>  <span class="comment">// Insert the MADD (MADD, FMA, FMS, FMLA, FMSL)</span></div>
<div class="line"><a id="l03999" name="l03999"></a><span class="lineno"> 3999</span>  InsInstrs.<a class="code hl_function" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(MIB);</div>
<div class="line"><a id="l04000" name="l04000"></a><span class="lineno"> 4000</span>  <span class="keywordflow">return</span> MUL;</div>
<div class="line"><a id="l04001" name="l04001"></a><span class="lineno"> 4001</span>}</div>
<div class="line"><a id="l04002" name="l04002"></a><span class="lineno"> 4002</span><span class="comment"></span> </div>
<div class="line"><a id="l04003" name="l04003"></a><span class="lineno"> 4003</span><span class="comment">/// genMaddR - Generate madd instruction and combine mul and add using</span></div>
<div class="line"><a id="l04004" name="l04004"></a><span class="lineno"> 4004</span><span class="comment">/// an extra virtual register</span></div>
<div class="line"><a id="l04005" name="l04005"></a><span class="lineno"> 4005</span><span class="comment">/// Example - an ADD intermediate needs to be stored in a register:</span></div>
<div class="line"><a id="l04006" name="l04006"></a><span class="lineno"> 4006</span><span class="comment">///   MUL I=A,B,0</span></div>
<div class="line"><a id="l04007" name="l04007"></a><span class="lineno"> 4007</span><span class="comment">///   ADD R,I,Imm</span></div>
<div class="line"><a id="l04008" name="l04008"></a><span class="lineno"> 4008</span><span class="comment">///   ==&gt; ORR  V, ZR, Imm</span></div>
<div class="line"><a id="l04009" name="l04009"></a><span class="lineno"> 4009</span><span class="comment">///   ==&gt; MADD R,A,B,V</span></div>
<div class="line"><a id="l04010" name="l04010"></a><span class="lineno"> 4010</span><span class="comment">/// \param MF Containing MachineFunction</span></div>
<div class="line"><a id="l04011" name="l04011"></a><span class="lineno"> 4011</span><span class="comment">/// \param MRI Register information</span></div>
<div class="line"><a id="l04012" name="l04012"></a><span class="lineno"> 4012</span><span class="comment">/// \param TII Target information</span></div>
<div class="line"><a id="l04013" name="l04013"></a><span class="lineno"> 4013</span><span class="comment">/// \param Root is the ADD instruction</span></div>
<div class="line"><a id="l04014" name="l04014"></a><span class="lineno"> 4014</span><span class="comment">/// \param [out] InsInstrs is a vector of machine instructions and will</span></div>
<div class="line"><a id="l04015" name="l04015"></a><span class="lineno"> 4015</span><span class="comment">/// contain the generated madd instruction</span></div>
<div class="line"><a id="l04016" name="l04016"></a><span class="lineno"> 4016</span><span class="comment">/// \param IdxMulOpd is index of operand in Root that is the result of</span></div>
<div class="line"><a id="l04017" name="l04017"></a><span class="lineno"> 4017</span><span class="comment">/// the MUL. In the example above IdxMulOpd is 1.</span></div>
<div class="line"><a id="l04018" name="l04018"></a><span class="lineno"> 4018</span><span class="comment">/// \param MaddOpc the opcode fo the madd instruction</span></div>
<div class="line"><a id="l04019" name="l04019"></a><span class="lineno"> 4019</span><span class="comment">/// \param VR is a virtual register that holds the value of an ADD operand</span></div>
<div class="line"><a id="l04020" name="l04020"></a><span class="lineno"> 4020</span><span class="comment">/// (V in the example above).</span></div>
<div class="line"><a id="l04021" name="l04021"></a><span class="lineno"> 4021</span><span class="comment">/// \param RC Register class of operands</span></div>
<div class="line"><a id="l04022" name="l04022"></a><span class="lineno"><a class="line" href="AArch64InstrInfo_8cpp.html#a6893512d8a2c2aaf9d6758440d1bc583"> 4022</a></span><span class="comment"></span><span class="keyword">static</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_function" href="AArch64InstrInfo_8cpp.html#a6893512d8a2c2aaf9d6758440d1bc583">genMaddR</a>(<a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a id="l04023" name="l04023"></a><span class="lineno"> 4023</span>                              <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> *<a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;Root,</div>
<div class="line"><a id="l04024" name="l04024"></a><span class="lineno"> 4024</span>                              <a class="code hl_class" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineInstr *&gt;</a> &amp;InsInstrs,</div>
<div class="line"><a id="l04025" name="l04025"></a><span class="lineno"> 4025</span>                              <span class="keywordtype">unsigned</span> IdxMulOpd, <span class="keywordtype">unsigned</span> MaddOpc, <span class="keywordtype">unsigned</span> VR,</div>
<div class="line"><a id="l04026" name="l04026"></a><span class="lineno"> 4026</span>                              <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC) {</div>
<div class="line"><a id="l04027" name="l04027"></a><span class="lineno"> 4027</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(IdxMulOpd == 1 || IdxMulOpd == 2);</div>
<div class="line"><a id="l04028" name="l04028"></a><span class="lineno"> 4028</span> </div>
<div class="line"><a id="l04029" name="l04029"></a><span class="lineno"> 4029</span>  <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MUL = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getUniqueVRegDef(Root.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ad67c9230577a0b640c52852c75c93939">getOperand</a>(IdxMulOpd).<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div>
<div class="line"><a id="l04030" name="l04030"></a><span class="lineno"> 4030</span>  <span class="keywordtype">unsigned</span> ResultReg = Root.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ad67c9230577a0b640c52852c75c93939">getOperand</a>(0).<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div>
<div class="line"><a id="l04031" name="l04031"></a><span class="lineno"> 4031</span>  <span class="keywordtype">unsigned</span> SrcReg0 = MUL-&gt;getOperand(1).getReg();</div>
<div class="line"><a id="l04032" name="l04032"></a><span class="lineno"> 4032</span>  <span class="keywordtype">bool</span> Src0IsKill = MUL-&gt;getOperand(1).isKill();</div>
<div class="line"><a id="l04033" name="l04033"></a><span class="lineno"> 4033</span>  <span class="keywordtype">unsigned</span> SrcReg1 = MUL-&gt;getOperand(2).getReg();</div>
<div class="line"><a id="l04034" name="l04034"></a><span class="lineno"> 4034</span>  <span class="keywordtype">bool</span> Src1IsKill = MUL-&gt;getOperand(2).isKill();</div>
<div class="line"><a id="l04035" name="l04035"></a><span class="lineno"> 4035</span> </div>
<div class="line"><a id="l04036" name="l04036"></a><span class="lineno"> 4036</span>  <span class="keywordflow">if</span> (<a class="code hl_function" href="classllvm_1_1TargetRegisterInfo.html#ae62c5ea35b71f9020caa94340bc78f37">TargetRegisterInfo::isVirtualRegister</a>(ResultReg))</div>
<div class="line"><a id="l04037" name="l04037"></a><span class="lineno"> 4037</span>    <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.constrainRegClass(ResultReg, RC);</div>
<div class="line"><a id="l04038" name="l04038"></a><span class="lineno"> 4038</span>  <span class="keywordflow">if</span> (<a class="code hl_function" href="classllvm_1_1TargetRegisterInfo.html#ae62c5ea35b71f9020caa94340bc78f37">TargetRegisterInfo::isVirtualRegister</a>(SrcReg0))</div>
<div class="line"><a id="l04039" name="l04039"></a><span class="lineno"> 4039</span>    <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.constrainRegClass(SrcReg0, RC);</div>
<div class="line"><a id="l04040" name="l04040"></a><span class="lineno"> 4040</span>  <span class="keywordflow">if</span> (<a class="code hl_function" href="classllvm_1_1TargetRegisterInfo.html#ae62c5ea35b71f9020caa94340bc78f37">TargetRegisterInfo::isVirtualRegister</a>(SrcReg1))</div>
<div class="line"><a id="l04041" name="l04041"></a><span class="lineno"> 4041</span>    <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.constrainRegClass(SrcReg1, RC);</div>
<div class="line"><a id="l04042" name="l04042"></a><span class="lineno"> 4042</span>  <span class="keywordflow">if</span> (<a class="code hl_function" href="classllvm_1_1TargetRegisterInfo.html#ae62c5ea35b71f9020caa94340bc78f37">TargetRegisterInfo::isVirtualRegister</a>(VR))</div>
<div class="line"><a id="l04043" name="l04043"></a><span class="lineno"> 4043</span>    <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.constrainRegClass(VR, RC);</div>
<div class="line"><a id="l04044" name="l04044"></a><span class="lineno"> 4044</span> </div>
<div class="line"><a id="l04045" name="l04045"></a><span class="lineno"> 4045</span>  <a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> MIB =</div>
<div class="line"><a id="l04046" name="l04046"></a><span class="lineno"> 4046</span>      <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MF, Root.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#abb10ef030fba4ea901518a0c8dbef3e2">getDebugLoc</a>(), <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(MaddOpc), ResultReg)</div>
<div class="line"><a id="l04047" name="l04047"></a><span class="lineno"> 4047</span>          .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a96e5a87aa1f2294a2ba1189047987083">addReg</a>(SrcReg0, <a class="code hl_function" href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>(Src0IsKill))</div>
<div class="line"><a id="l04048" name="l04048"></a><span class="lineno"> 4048</span>          .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a96e5a87aa1f2294a2ba1189047987083">addReg</a>(SrcReg1, <a class="code hl_function" href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>(Src1IsKill))</div>
<div class="line"><a id="l04049" name="l04049"></a><span class="lineno"> 4049</span>          .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a96e5a87aa1f2294a2ba1189047987083">addReg</a>(VR);</div>
<div class="line"><a id="l04050" name="l04050"></a><span class="lineno"> 4050</span>  <span class="comment">// Insert the MADD</span></div>
<div class="line"><a id="l04051" name="l04051"></a><span class="lineno"> 4051</span>  InsInstrs.<a class="code hl_function" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(MIB);</div>
<div class="line"><a id="l04052" name="l04052"></a><span class="lineno"> 4052</span>  <span class="keywordflow">return</span> MUL;</div>
<div class="line"><a id="l04053" name="l04053"></a><span class="lineno"> 4053</span>}</div>
<div class="line"><a id="l04054" name="l04054"></a><span class="lineno"> 4054</span><span class="comment"></span> </div>
<div class="line"><a id="l04055" name="l04055"></a><span class="lineno"> 4055</span><span class="comment">/// When getMachineCombinerPatterns() finds potential patterns,</span></div>
<div class="line"><a id="l04056" name="l04056"></a><span class="lineno"> 4056</span><span class="comment">/// this function generates the instructions that could replace the</span></div>
<div class="line"><a id="l04057" name="l04057"></a><span class="lineno"> 4057</span><span class="comment">/// original code sequence</span></div>
<div class="line"><a id="l04058" name="l04058"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64InstrInfo.html#a80ae2cc1410980d536c9032568832dab"> 4058</a></span><span class="comment"></span><span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1AArch64InstrInfo.html#a80ae2cc1410980d536c9032568832dab">AArch64InstrInfo::genAlternativeCodeSequence</a>(</div>
<div class="line"><a id="l04059" name="l04059"></a><span class="lineno"> 4059</span>    <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;Root, <a class="code hl_enumeration" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05">MachineCombinerPattern</a> Pattern,</div>
<div class="line"><a id="l04060" name="l04060"></a><span class="lineno"> 4060</span>    <a class="code hl_class" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineInstr *&gt;</a> &amp;InsInstrs,</div>
<div class="line"><a id="l04061" name="l04061"></a><span class="lineno"> 4061</span>    <a class="code hl_class" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineInstr *&gt;</a> &amp;DelInstrs,</div>
<div class="line"><a id="l04062" name="l04062"></a><span class="lineno"> 4062</span>    <a class="code hl_class" href="classllvm_1_1DenseMap.html">DenseMap&lt;unsigned, unsigned&gt;</a> &amp;InstrIdxForVirtReg)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l04063" name="l04063"></a><span class="lineno"> 4063</span>  <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB = *Root.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#a1e855100f407ca4be098d0050be403b0">getParent</a>();</div>
<div class="line"><a id="l04064" name="l04064"></a><span class="lineno"> 4064</span>  <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = MBB.<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#acf6442108e21e7e5379feb8962de65b7">getParent</a>()-&gt;<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a810234b6b3d223b7c74a4253fcc5ea5e">getRegInfo</a>();</div>
<div class="line"><a id="l04065" name="l04065"></a><span class="lineno"> 4065</span>  <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF = *MBB.<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#acf6442108e21e7e5379feb8962de65b7">getParent</a>();</div>
<div class="line"><a id="l04066" name="l04066"></a><span class="lineno"> 4066</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> *<a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a> = MF.<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a3825368aca2bc1550d173660df4da6a6">getSubtarget</a>().<a class="code hl_function" href="classllvm_1_1TargetSubtargetInfo.html#acd858ed72f11db9444617740c3622608">getInstrInfo</a>();</div>
<div class="line"><a id="l04067" name="l04067"></a><span class="lineno"> 4067</span> </div>
<div class="line"><a id="l04068" name="l04068"></a><span class="lineno"> 4068</span>  <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MUL;</div>
<div class="line"><a id="l04069" name="l04069"></a><span class="lineno"> 4069</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC;</div>
<div class="line"><a id="l04070" name="l04070"></a><span class="lineno"> 4070</span>  <span class="keywordtype">unsigned</span> Opc;</div>
<div class="line"><a id="l04071" name="l04071"></a><span class="lineno"> 4071</span>  <span class="keywordflow">switch</span> (Pattern) {</div>
<div class="line"><a id="l04072" name="l04072"></a><span class="lineno"> 4072</span>  <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l04073" name="l04073"></a><span class="lineno"> 4073</span>    <span class="comment">// Reassociate instructions.</span></div>
<div class="line"><a id="l04074" name="l04074"></a><span class="lineno"> 4074</span>    <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#aa438b91b89d93aa1caed060cfc90d1cd">TargetInstrInfo::genAlternativeCodeSequence</a>(Root, Pattern, InsInstrs,</div>
<div class="line"><a id="l04075" name="l04075"></a><span class="lineno"> 4075</span>                                                DelInstrs, InstrIdxForVirtReg);</div>
<div class="line"><a id="l04076" name="l04076"></a><span class="lineno"> 4076</span>    <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l04077" name="l04077"></a><span class="lineno"> 4077</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05ab0463108c1a22d61437ab9f8afa16dd6">MachineCombinerPattern::MULADDW_OP1</a>:</div>
<div class="line"><a id="l04078" name="l04078"></a><span class="lineno"> 4078</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05ae76b12e1408c68a474e6599b0dc0ed8d">MachineCombinerPattern::MULADDX_OP1</a>:</div>
<div class="line"><a id="l04079" name="l04079"></a><span class="lineno"> 4079</span>    <span class="comment">// MUL I=A,B,0</span></div>
<div class="line"><a id="l04080" name="l04080"></a><span class="lineno"> 4080</span>    <span class="comment">// ADD R,I,C</span></div>
<div class="line"><a id="l04081" name="l04081"></a><span class="lineno"> 4081</span>    <span class="comment">// ==&gt; MADD R,A,B,C</span></div>
<div class="line"><a id="l04082" name="l04082"></a><span class="lineno"> 4082</span>    <span class="comment">// --- Create(MADD);</span></div>
<div class="line"><a id="l04083" name="l04083"></a><span class="lineno"> 4083</span>    <span class="keywordflow">if</span> (Pattern == <a class="code hl_enumvalue" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05ab0463108c1a22d61437ab9f8afa16dd6">MachineCombinerPattern::MULADDW_OP1</a>) {</div>
<div class="line"><a id="l04084" name="l04084"></a><span class="lineno"> 4084</span>      Opc = AArch64::MADDWrrr;</div>
<div class="line"><a id="l04085" name="l04085"></a><span class="lineno"> 4085</span>      RC = &amp;AArch64::GPR32RegClass;</div>
<div class="line"><a id="l04086" name="l04086"></a><span class="lineno"> 4086</span>    } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l04087" name="l04087"></a><span class="lineno"> 4087</span>      Opc = AArch64::MADDXrrr;</div>
<div class="line"><a id="l04088" name="l04088"></a><span class="lineno"> 4088</span>      RC = &amp;AArch64::GPR64RegClass;</div>
<div class="line"><a id="l04089" name="l04089"></a><span class="lineno"> 4089</span>    }</div>
<div class="line"><a id="l04090" name="l04090"></a><span class="lineno"> 4090</span>    MUL = <a class="code hl_function" href="AArch64InstrInfo_8cpp.html#a6bcbaaaf5cdd6776370ca2566bd96aaf">genFusedMultiply</a>(MF, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, Root, InsInstrs, 1, Opc, RC);</div>
<div class="line"><a id="l04091" name="l04091"></a><span class="lineno"> 4091</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l04092" name="l04092"></a><span class="lineno"> 4092</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05ab66aa5e09c8483c462584509ec18c5ea">MachineCombinerPattern::MULADDW_OP2</a>:</div>
<div class="line"><a id="l04093" name="l04093"></a><span class="lineno"> 4093</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a4eca2bf387bac8749af955ac467e689e">MachineCombinerPattern::MULADDX_OP2</a>:</div>
<div class="line"><a id="l04094" name="l04094"></a><span class="lineno"> 4094</span>    <span class="comment">// MUL I=A,B,0</span></div>
<div class="line"><a id="l04095" name="l04095"></a><span class="lineno"> 4095</span>    <span class="comment">// ADD R,C,I</span></div>
<div class="line"><a id="l04096" name="l04096"></a><span class="lineno"> 4096</span>    <span class="comment">// ==&gt; MADD R,A,B,C</span></div>
<div class="line"><a id="l04097" name="l04097"></a><span class="lineno"> 4097</span>    <span class="comment">// --- Create(MADD);</span></div>
<div class="line"><a id="l04098" name="l04098"></a><span class="lineno"> 4098</span>    <span class="keywordflow">if</span> (Pattern == <a class="code hl_enumvalue" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05ab66aa5e09c8483c462584509ec18c5ea">MachineCombinerPattern::MULADDW_OP2</a>) {</div>
<div class="line"><a id="l04099" name="l04099"></a><span class="lineno"> 4099</span>      Opc = AArch64::MADDWrrr;</div>
<div class="line"><a id="l04100" name="l04100"></a><span class="lineno"> 4100</span>      RC = &amp;AArch64::GPR32RegClass;</div>
<div class="line"><a id="l04101" name="l04101"></a><span class="lineno"> 4101</span>    } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l04102" name="l04102"></a><span class="lineno"> 4102</span>      Opc = AArch64::MADDXrrr;</div>
<div class="line"><a id="l04103" name="l04103"></a><span class="lineno"> 4103</span>      RC = &amp;AArch64::GPR64RegClass;</div>
<div class="line"><a id="l04104" name="l04104"></a><span class="lineno"> 4104</span>    }</div>
<div class="line"><a id="l04105" name="l04105"></a><span class="lineno"> 4105</span>    MUL = <a class="code hl_function" href="AArch64InstrInfo_8cpp.html#a6bcbaaaf5cdd6776370ca2566bd96aaf">genFusedMultiply</a>(MF, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, Root, InsInstrs, 2, Opc, RC);</div>
<div class="line"><a id="l04106" name="l04106"></a><span class="lineno"> 4106</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l04107" name="l04107"></a><span class="lineno"> 4107</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a2fa503376495cd110965ec1b531bce73">MachineCombinerPattern::MULADDWI_OP1</a>:</div>
<div class="line"><a id="l04108" name="l04108"></a><span class="lineno"> 4108</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a27f95a016db7579ee3748369cc518ec9">MachineCombinerPattern::MULADDXI_OP1</a>: {</div>
<div class="line"><a id="l04109" name="l04109"></a><span class="lineno"> 4109</span>    <span class="comment">// MUL I=A,B,0</span></div>
<div class="line"><a id="l04110" name="l04110"></a><span class="lineno"> 4110</span>    <span class="comment">// ADD R,I,Imm</span></div>
<div class="line"><a id="l04111" name="l04111"></a><span class="lineno"> 4111</span>    <span class="comment">// ==&gt; ORR  V, ZR, Imm</span></div>
<div class="line"><a id="l04112" name="l04112"></a><span class="lineno"> 4112</span>    <span class="comment">// ==&gt; MADD R,A,B,V</span></div>
<div class="line"><a id="l04113" name="l04113"></a><span class="lineno"> 4113</span>    <span class="comment">// --- Create(MADD);</span></div>
<div class="line"><a id="l04114" name="l04114"></a><span class="lineno"> 4114</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *OrrRC;</div>
<div class="line"><a id="l04115" name="l04115"></a><span class="lineno"> 4115</span>    <span class="keywordtype">unsigned</span> BitSize, OrrOpc, ZeroReg;</div>
<div class="line"><a id="l04116" name="l04116"></a><span class="lineno"> 4116</span>    <span class="keywordflow">if</span> (Pattern == <a class="code hl_enumvalue" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a2fa503376495cd110965ec1b531bce73">MachineCombinerPattern::MULADDWI_OP1</a>) {</div>
<div class="line"><a id="l04117" name="l04117"></a><span class="lineno"> 4117</span>      OrrOpc = AArch64::ORRWri;</div>
<div class="line"><a id="l04118" name="l04118"></a><span class="lineno"> 4118</span>      OrrRC = &amp;AArch64::GPR32spRegClass;</div>
<div class="line"><a id="l04119" name="l04119"></a><span class="lineno"> 4119</span>      BitSize = 32;</div>
<div class="line"><a id="l04120" name="l04120"></a><span class="lineno"> 4120</span>      ZeroReg = AArch64::WZR;</div>
<div class="line"><a id="l04121" name="l04121"></a><span class="lineno"> 4121</span>      Opc = AArch64::MADDWrrr;</div>
<div class="line"><a id="l04122" name="l04122"></a><span class="lineno"> 4122</span>      RC = &amp;AArch64::GPR32RegClass;</div>
<div class="line"><a id="l04123" name="l04123"></a><span class="lineno"> 4123</span>    } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l04124" name="l04124"></a><span class="lineno"> 4124</span>      OrrOpc = AArch64::ORRXri;</div>
<div class="line"><a id="l04125" name="l04125"></a><span class="lineno"> 4125</span>      OrrRC = &amp;AArch64::GPR64spRegClass;</div>
<div class="line"><a id="l04126" name="l04126"></a><span class="lineno"> 4126</span>      BitSize = 64;</div>
<div class="line"><a id="l04127" name="l04127"></a><span class="lineno"> 4127</span>      ZeroReg = AArch64::XZR;</div>
<div class="line"><a id="l04128" name="l04128"></a><span class="lineno"> 4128</span>      Opc = AArch64::MADDXrrr;</div>
<div class="line"><a id="l04129" name="l04129"></a><span class="lineno"> 4129</span>      RC = &amp;AArch64::GPR64RegClass;</div>
<div class="line"><a id="l04130" name="l04130"></a><span class="lineno"> 4130</span>    }</div>
<div class="line"><a id="l04131" name="l04131"></a><span class="lineno"> 4131</span>    <span class="keywordtype">unsigned</span> NewVR = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.createVirtualRegister(OrrRC);</div>
<div class="line"><a id="l04132" name="l04132"></a><span class="lineno"> 4132</span>    uint64_t Imm = Root.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ad67c9230577a0b640c52852c75c93939">getOperand</a>(2).<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>();</div>
<div class="line"><a id="l04133" name="l04133"></a><span class="lineno"> 4133</span> </div>
<div class="line"><a id="l04134" name="l04134"></a><span class="lineno"> 4134</span>    <span class="keywordflow">if</span> (Root.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ad67c9230577a0b640c52852c75c93939">getOperand</a>(3).<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a76f61c6784df6dc8402a8b9011041926">isImm</a>()) {</div>
<div class="line"><a id="l04135" name="l04135"></a><span class="lineno"> 4135</span>      <span class="keywordtype">unsigned</span> Val = Root.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ad67c9230577a0b640c52852c75c93939">getOperand</a>(3).<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>();</div>
<div class="line"><a id="l04136" name="l04136"></a><span class="lineno"> 4136</span>      Imm = Imm &lt;&lt; Val;</div>
<div class="line"><a id="l04137" name="l04137"></a><span class="lineno"> 4137</span>    }</div>
<div class="line"><a id="l04138" name="l04138"></a><span class="lineno"> 4138</span>    uint64_t UImm = <a class="code hl_function" href="namespacellvm.html#ad12a58d7f81a304e0c568ad2210bc4fe">SignExtend64</a>(Imm, BitSize);</div>
<div class="line"><a id="l04139" name="l04139"></a><span class="lineno"> 4139</span>    uint64_t Encoding;</div>
<div class="line"><a id="l04140" name="l04140"></a><span class="lineno"> 4140</span>    <span class="keywordflow">if</span> (<a class="code hl_function" href="namespacellvm_1_1AArch64__AM.html#a2cd3e23b97b495a98c0b723ab18e4d96">AArch64_AM::processLogicalImmediate</a>(UImm, BitSize, Encoding)) {</div>
<div class="line"><a id="l04141" name="l04141"></a><span class="lineno"> 4141</span>      <a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> MIB1 =</div>
<div class="line"><a id="l04142" name="l04142"></a><span class="lineno"> 4142</span>          <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MF, Root.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#abb10ef030fba4ea901518a0c8dbef3e2">getDebugLoc</a>(), <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(OrrOpc), NewVR)</div>
<div class="line"><a id="l04143" name="l04143"></a><span class="lineno"> 4143</span>              .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a96e5a87aa1f2294a2ba1189047987083">addReg</a>(ZeroReg)</div>
<div class="line"><a id="l04144" name="l04144"></a><span class="lineno"> 4144</span>              .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(Encoding);</div>
<div class="line"><a id="l04145" name="l04145"></a><span class="lineno"> 4145</span>      InsInstrs.<a class="code hl_function" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(MIB1);</div>
<div class="line"><a id="l04146" name="l04146"></a><span class="lineno"> 4146</span>      InstrIdxForVirtReg.<a class="code hl_function" href="classllvm_1_1DenseMapBase.html#adb33f3ede2f5bfc9b3ee658aaf648492">insert</a>(std::make_pair(NewVR, 0));</div>
<div class="line"><a id="l04147" name="l04147"></a><span class="lineno"> 4147</span>      MUL = <a class="code hl_function" href="AArch64InstrInfo_8cpp.html#a6893512d8a2c2aaf9d6758440d1bc583">genMaddR</a>(MF, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, Root, InsInstrs, 1, Opc, NewVR, RC);</div>
<div class="line"><a id="l04148" name="l04148"></a><span class="lineno"> 4148</span>    }</div>
<div class="line"><a id="l04149" name="l04149"></a><span class="lineno"> 4149</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l04150" name="l04150"></a><span class="lineno"> 4150</span>  }</div>
<div class="line"><a id="l04151" name="l04151"></a><span class="lineno"> 4151</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a4793d022bcb9d48a9d535990179977bf">MachineCombinerPattern::MULSUBW_OP1</a>:</div>
<div class="line"><a id="l04152" name="l04152"></a><span class="lineno"> 4152</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05ad2c3bc2a42e083e2fb01153831bd0dbd">MachineCombinerPattern::MULSUBX_OP1</a>: {</div>
<div class="line"><a id="l04153" name="l04153"></a><span class="lineno"> 4153</span>    <span class="comment">// MUL I=A,B,0</span></div>
<div class="line"><a id="l04154" name="l04154"></a><span class="lineno"> 4154</span>    <span class="comment">// SUB R,I, C</span></div>
<div class="line"><a id="l04155" name="l04155"></a><span class="lineno"> 4155</span>    <span class="comment">// ==&gt; SUB  V, 0, C</span></div>
<div class="line"><a id="l04156" name="l04156"></a><span class="lineno"> 4156</span>    <span class="comment">// ==&gt; MADD R,A,B,V // = -C + A*B</span></div>
<div class="line"><a id="l04157" name="l04157"></a><span class="lineno"> 4157</span>    <span class="comment">// --- Create(MADD);</span></div>
<div class="line"><a id="l04158" name="l04158"></a><span class="lineno"> 4158</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *SubRC;</div>
<div class="line"><a id="l04159" name="l04159"></a><span class="lineno"> 4159</span>    <span class="keywordtype">unsigned</span> SubOpc, ZeroReg;</div>
<div class="line"><a id="l04160" name="l04160"></a><span class="lineno"> 4160</span>    <span class="keywordflow">if</span> (Pattern == <a class="code hl_enumvalue" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a4793d022bcb9d48a9d535990179977bf">MachineCombinerPattern::MULSUBW_OP1</a>) {</div>
<div class="line"><a id="l04161" name="l04161"></a><span class="lineno"> 4161</span>      SubOpc = AArch64::SUBWrr;</div>
<div class="line"><a id="l04162" name="l04162"></a><span class="lineno"> 4162</span>      SubRC = &amp;AArch64::GPR32spRegClass;</div>
<div class="line"><a id="l04163" name="l04163"></a><span class="lineno"> 4163</span>      ZeroReg = AArch64::WZR;</div>
<div class="line"><a id="l04164" name="l04164"></a><span class="lineno"> 4164</span>      Opc = AArch64::MADDWrrr;</div>
<div class="line"><a id="l04165" name="l04165"></a><span class="lineno"> 4165</span>      RC = &amp;AArch64::GPR32RegClass;</div>
<div class="line"><a id="l04166" name="l04166"></a><span class="lineno"> 4166</span>    } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l04167" name="l04167"></a><span class="lineno"> 4167</span>      SubOpc = AArch64::SUBXrr;</div>
<div class="line"><a id="l04168" name="l04168"></a><span class="lineno"> 4168</span>      SubRC = &amp;AArch64::GPR64spRegClass;</div>
<div class="line"><a id="l04169" name="l04169"></a><span class="lineno"> 4169</span>      ZeroReg = AArch64::XZR;</div>
<div class="line"><a id="l04170" name="l04170"></a><span class="lineno"> 4170</span>      Opc = AArch64::MADDXrrr;</div>
<div class="line"><a id="l04171" name="l04171"></a><span class="lineno"> 4171</span>      RC = &amp;AArch64::GPR64RegClass;</div>
<div class="line"><a id="l04172" name="l04172"></a><span class="lineno"> 4172</span>    }</div>
<div class="line"><a id="l04173" name="l04173"></a><span class="lineno"> 4173</span>    <span class="keywordtype">unsigned</span> NewVR = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.createVirtualRegister(SubRC);</div>
<div class="line"><a id="l04174" name="l04174"></a><span class="lineno"> 4174</span>    <span class="comment">// SUB NewVR, 0, C</span></div>
<div class="line"><a id="l04175" name="l04175"></a><span class="lineno"> 4175</span>    <a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> MIB1 =</div>
<div class="line"><a id="l04176" name="l04176"></a><span class="lineno"> 4176</span>        <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MF, Root.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#abb10ef030fba4ea901518a0c8dbef3e2">getDebugLoc</a>(), <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(SubOpc), NewVR)</div>
<div class="line"><a id="l04177" name="l04177"></a><span class="lineno"> 4177</span>            .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a96e5a87aa1f2294a2ba1189047987083">addReg</a>(ZeroReg)</div>
<div class="line"><a id="l04178" name="l04178"></a><span class="lineno"> 4178</span>            .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a713eab58694282971c413a0d6de5975c">add</a>(Root.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ad67c9230577a0b640c52852c75c93939">getOperand</a>(2));</div>
<div class="line"><a id="l04179" name="l04179"></a><span class="lineno"> 4179</span>    InsInstrs.<a class="code hl_function" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(MIB1);</div>
<div class="line"><a id="l04180" name="l04180"></a><span class="lineno"> 4180</span>    InstrIdxForVirtReg.<a class="code hl_function" href="classllvm_1_1DenseMapBase.html#adb33f3ede2f5bfc9b3ee658aaf648492">insert</a>(std::make_pair(NewVR, 0));</div>
<div class="line"><a id="l04181" name="l04181"></a><span class="lineno"> 4181</span>    MUL = <a class="code hl_function" href="AArch64InstrInfo_8cpp.html#a6893512d8a2c2aaf9d6758440d1bc583">genMaddR</a>(MF, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, Root, InsInstrs, 1, Opc, NewVR, RC);</div>
<div class="line"><a id="l04182" name="l04182"></a><span class="lineno"> 4182</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l04183" name="l04183"></a><span class="lineno"> 4183</span>  }</div>
<div class="line"><a id="l04184" name="l04184"></a><span class="lineno"> 4184</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a068a0d81b376d09225a729014cbc3ea8">MachineCombinerPattern::MULSUBW_OP2</a>:</div>
<div class="line"><a id="l04185" name="l04185"></a><span class="lineno"> 4185</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05abd09f0b4e2d7e21332d9cd723a7528f0">MachineCombinerPattern::MULSUBX_OP2</a>:</div>
<div class="line"><a id="l04186" name="l04186"></a><span class="lineno"> 4186</span>    <span class="comment">// MUL I=A,B,0</span></div>
<div class="line"><a id="l04187" name="l04187"></a><span class="lineno"> 4187</span>    <span class="comment">// SUB R,C,I</span></div>
<div class="line"><a id="l04188" name="l04188"></a><span class="lineno"> 4188</span>    <span class="comment">// ==&gt; MSUB R,A,B,C (computes C - A*B)</span></div>
<div class="line"><a id="l04189" name="l04189"></a><span class="lineno"> 4189</span>    <span class="comment">// --- Create(MSUB);</span></div>
<div class="line"><a id="l04190" name="l04190"></a><span class="lineno"> 4190</span>    <span class="keywordflow">if</span> (Pattern == <a class="code hl_enumvalue" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a068a0d81b376d09225a729014cbc3ea8">MachineCombinerPattern::MULSUBW_OP2</a>) {</div>
<div class="line"><a id="l04191" name="l04191"></a><span class="lineno"> 4191</span>      Opc = AArch64::MSUBWrrr;</div>
<div class="line"><a id="l04192" name="l04192"></a><span class="lineno"> 4192</span>      RC = &amp;AArch64::GPR32RegClass;</div>
<div class="line"><a id="l04193" name="l04193"></a><span class="lineno"> 4193</span>    } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l04194" name="l04194"></a><span class="lineno"> 4194</span>      Opc = AArch64::MSUBXrrr;</div>
<div class="line"><a id="l04195" name="l04195"></a><span class="lineno"> 4195</span>      RC = &amp;AArch64::GPR64RegClass;</div>
<div class="line"><a id="l04196" name="l04196"></a><span class="lineno"> 4196</span>    }</div>
<div class="line"><a id="l04197" name="l04197"></a><span class="lineno"> 4197</span>    MUL = <a class="code hl_function" href="AArch64InstrInfo_8cpp.html#a6bcbaaaf5cdd6776370ca2566bd96aaf">genFusedMultiply</a>(MF, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, Root, InsInstrs, 2, Opc, RC);</div>
<div class="line"><a id="l04198" name="l04198"></a><span class="lineno"> 4198</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l04199" name="l04199"></a><span class="lineno"> 4199</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a5d49fd91db5ae34f84ed73048dbaf46f">MachineCombinerPattern::MULSUBWI_OP1</a>:</div>
<div class="line"><a id="l04200" name="l04200"></a><span class="lineno"> 4200</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a8427539a44774ff5060ae67cd1d42e6e">MachineCombinerPattern::MULSUBXI_OP1</a>: {</div>
<div class="line"><a id="l04201" name="l04201"></a><span class="lineno"> 4201</span>    <span class="comment">// MUL I=A,B,0</span></div>
<div class="line"><a id="l04202" name="l04202"></a><span class="lineno"> 4202</span>    <span class="comment">// SUB R,I, Imm</span></div>
<div class="line"><a id="l04203" name="l04203"></a><span class="lineno"> 4203</span>    <span class="comment">// ==&gt; ORR  V, ZR, -Imm</span></div>
<div class="line"><a id="l04204" name="l04204"></a><span class="lineno"> 4204</span>    <span class="comment">// ==&gt; MADD R,A,B,V // = -Imm + A*B</span></div>
<div class="line"><a id="l04205" name="l04205"></a><span class="lineno"> 4205</span>    <span class="comment">// --- Create(MADD);</span></div>
<div class="line"><a id="l04206" name="l04206"></a><span class="lineno"> 4206</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *OrrRC;</div>
<div class="line"><a id="l04207" name="l04207"></a><span class="lineno"> 4207</span>    <span class="keywordtype">unsigned</span> BitSize, OrrOpc, ZeroReg;</div>
<div class="line"><a id="l04208" name="l04208"></a><span class="lineno"> 4208</span>    <span class="keywordflow">if</span> (Pattern == <a class="code hl_enumvalue" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a5d49fd91db5ae34f84ed73048dbaf46f">MachineCombinerPattern::MULSUBWI_OP1</a>) {</div>
<div class="line"><a id="l04209" name="l04209"></a><span class="lineno"> 4209</span>      OrrOpc = AArch64::ORRWri;</div>
<div class="line"><a id="l04210" name="l04210"></a><span class="lineno"> 4210</span>      OrrRC = &amp;AArch64::GPR32spRegClass;</div>
<div class="line"><a id="l04211" name="l04211"></a><span class="lineno"> 4211</span>      BitSize = 32;</div>
<div class="line"><a id="l04212" name="l04212"></a><span class="lineno"> 4212</span>      ZeroReg = AArch64::WZR;</div>
<div class="line"><a id="l04213" name="l04213"></a><span class="lineno"> 4213</span>      Opc = AArch64::MADDWrrr;</div>
<div class="line"><a id="l04214" name="l04214"></a><span class="lineno"> 4214</span>      RC = &amp;AArch64::GPR32RegClass;</div>
<div class="line"><a id="l04215" name="l04215"></a><span class="lineno"> 4215</span>    } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l04216" name="l04216"></a><span class="lineno"> 4216</span>      OrrOpc = AArch64::ORRXri;</div>
<div class="line"><a id="l04217" name="l04217"></a><span class="lineno"> 4217</span>      OrrRC = &amp;AArch64::GPR64spRegClass;</div>
<div class="line"><a id="l04218" name="l04218"></a><span class="lineno"> 4218</span>      BitSize = 64;</div>
<div class="line"><a id="l04219" name="l04219"></a><span class="lineno"> 4219</span>      ZeroReg = AArch64::XZR;</div>
<div class="line"><a id="l04220" name="l04220"></a><span class="lineno"> 4220</span>      Opc = AArch64::MADDXrrr;</div>
<div class="line"><a id="l04221" name="l04221"></a><span class="lineno"> 4221</span>      RC = &amp;AArch64::GPR64RegClass;</div>
<div class="line"><a id="l04222" name="l04222"></a><span class="lineno"> 4222</span>    }</div>
<div class="line"><a id="l04223" name="l04223"></a><span class="lineno"> 4223</span>    <span class="keywordtype">unsigned</span> NewVR = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.createVirtualRegister(OrrRC);</div>
<div class="line"><a id="l04224" name="l04224"></a><span class="lineno"> 4224</span>    uint64_t Imm = Root.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ad67c9230577a0b640c52852c75c93939">getOperand</a>(2).<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>();</div>
<div class="line"><a id="l04225" name="l04225"></a><span class="lineno"> 4225</span>    <span class="keywordflow">if</span> (Root.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ad67c9230577a0b640c52852c75c93939">getOperand</a>(3).<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a76f61c6784df6dc8402a8b9011041926">isImm</a>()) {</div>
<div class="line"><a id="l04226" name="l04226"></a><span class="lineno"> 4226</span>      <span class="keywordtype">unsigned</span> Val = Root.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ad67c9230577a0b640c52852c75c93939">getOperand</a>(3).<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>();</div>
<div class="line"><a id="l04227" name="l04227"></a><span class="lineno"> 4227</span>      Imm = Imm &lt;&lt; Val;</div>
<div class="line"><a id="l04228" name="l04228"></a><span class="lineno"> 4228</span>    }</div>
<div class="line"><a id="l04229" name="l04229"></a><span class="lineno"> 4229</span>    uint64_t UImm = <a class="code hl_function" href="namespacellvm.html#ad12a58d7f81a304e0c568ad2210bc4fe">SignExtend64</a>(-Imm, BitSize);</div>
<div class="line"><a id="l04230" name="l04230"></a><span class="lineno"> 4230</span>    uint64_t Encoding;</div>
<div class="line"><a id="l04231" name="l04231"></a><span class="lineno"> 4231</span>    <span class="keywordflow">if</span> (<a class="code hl_function" href="namespacellvm_1_1AArch64__AM.html#a2cd3e23b97b495a98c0b723ab18e4d96">AArch64_AM::processLogicalImmediate</a>(UImm, BitSize, Encoding)) {</div>
<div class="line"><a id="l04232" name="l04232"></a><span class="lineno"> 4232</span>      <a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> MIB1 =</div>
<div class="line"><a id="l04233" name="l04233"></a><span class="lineno"> 4233</span>          <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MF, Root.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#abb10ef030fba4ea901518a0c8dbef3e2">getDebugLoc</a>(), <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(OrrOpc), NewVR)</div>
<div class="line"><a id="l04234" name="l04234"></a><span class="lineno"> 4234</span>              .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a96e5a87aa1f2294a2ba1189047987083">addReg</a>(ZeroReg)</div>
<div class="line"><a id="l04235" name="l04235"></a><span class="lineno"> 4235</span>              .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(Encoding);</div>
<div class="line"><a id="l04236" name="l04236"></a><span class="lineno"> 4236</span>      InsInstrs.<a class="code hl_function" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(MIB1);</div>
<div class="line"><a id="l04237" name="l04237"></a><span class="lineno"> 4237</span>      InstrIdxForVirtReg.<a class="code hl_function" href="classllvm_1_1DenseMapBase.html#adb33f3ede2f5bfc9b3ee658aaf648492">insert</a>(std::make_pair(NewVR, 0));</div>
<div class="line"><a id="l04238" name="l04238"></a><span class="lineno"> 4238</span>      MUL = <a class="code hl_function" href="AArch64InstrInfo_8cpp.html#a6893512d8a2c2aaf9d6758440d1bc583">genMaddR</a>(MF, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, Root, InsInstrs, 1, Opc, NewVR, RC);</div>
<div class="line"><a id="l04239" name="l04239"></a><span class="lineno"> 4239</span>    }</div>
<div class="line"><a id="l04240" name="l04240"></a><span class="lineno"> 4240</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l04241" name="l04241"></a><span class="lineno"> 4241</span>  }</div>
<div class="line"><a id="l04242" name="l04242"></a><span class="lineno"> 4242</span>  <span class="comment">// Floating Point Support</span></div>
<div class="line"><a id="l04243" name="l04243"></a><span class="lineno"> 4243</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a2aa982c2e9455a191597a4d7373b8f5d">MachineCombinerPattern::FMULADDS_OP1</a>:</div>
<div class="line"><a id="l04244" name="l04244"></a><span class="lineno"> 4244</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a03290efbf7ccd62d1500de80287021b5">MachineCombinerPattern::FMULADDD_OP1</a>:</div>
<div class="line"><a id="l04245" name="l04245"></a><span class="lineno"> 4245</span>    <span class="comment">// MUL I=A,B,0</span></div>
<div class="line"><a id="l04246" name="l04246"></a><span class="lineno"> 4246</span>    <span class="comment">// ADD R,I,C</span></div>
<div class="line"><a id="l04247" name="l04247"></a><span class="lineno"> 4247</span>    <span class="comment">// ==&gt; MADD R,A,B,C</span></div>
<div class="line"><a id="l04248" name="l04248"></a><span class="lineno"> 4248</span>    <span class="comment">// --- Create(MADD);</span></div>
<div class="line"><a id="l04249" name="l04249"></a><span class="lineno"> 4249</span>    <span class="keywordflow">if</span> (Pattern == <a class="code hl_enumvalue" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a2aa982c2e9455a191597a4d7373b8f5d">MachineCombinerPattern::FMULADDS_OP1</a>) {</div>
<div class="line"><a id="l04250" name="l04250"></a><span class="lineno"> 4250</span>      Opc = AArch64::FMADDSrrr;</div>
<div class="line"><a id="l04251" name="l04251"></a><span class="lineno"> 4251</span>      RC = &amp;AArch64::FPR32RegClass;</div>
<div class="line"><a id="l04252" name="l04252"></a><span class="lineno"> 4252</span>    } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l04253" name="l04253"></a><span class="lineno"> 4253</span>      Opc = AArch64::FMADDDrrr;</div>
<div class="line"><a id="l04254" name="l04254"></a><span class="lineno"> 4254</span>      RC = &amp;AArch64::FPR64RegClass;</div>
<div class="line"><a id="l04255" name="l04255"></a><span class="lineno"> 4255</span>    }</div>
<div class="line"><a id="l04256" name="l04256"></a><span class="lineno"> 4256</span>    MUL = <a class="code hl_function" href="AArch64InstrInfo_8cpp.html#a6bcbaaaf5cdd6776370ca2566bd96aaf">genFusedMultiply</a>(MF, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, Root, InsInstrs, 1, Opc, RC);</div>
<div class="line"><a id="l04257" name="l04257"></a><span class="lineno"> 4257</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l04258" name="l04258"></a><span class="lineno"> 4258</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a72d2a54e9757efee4bf7e0cc8bbdf489">MachineCombinerPattern::FMULADDS_OP2</a>:</div>
<div class="line"><a id="l04259" name="l04259"></a><span class="lineno"> 4259</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a57e701bf8e691f97f00961440fd86ece">MachineCombinerPattern::FMULADDD_OP2</a>:</div>
<div class="line"><a id="l04260" name="l04260"></a><span class="lineno"> 4260</span>    <span class="comment">// FMUL I=A,B,0</span></div>
<div class="line"><a id="l04261" name="l04261"></a><span class="lineno"> 4261</span>    <span class="comment">// FADD R,C,I</span></div>
<div class="line"><a id="l04262" name="l04262"></a><span class="lineno"> 4262</span>    <span class="comment">// ==&gt; FMADD R,A,B,C</span></div>
<div class="line"><a id="l04263" name="l04263"></a><span class="lineno"> 4263</span>    <span class="comment">// --- Create(FMADD);</span></div>
<div class="line"><a id="l04264" name="l04264"></a><span class="lineno"> 4264</span>    <span class="keywordflow">if</span> (Pattern == <a class="code hl_enumvalue" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a72d2a54e9757efee4bf7e0cc8bbdf489">MachineCombinerPattern::FMULADDS_OP2</a>) {</div>
<div class="line"><a id="l04265" name="l04265"></a><span class="lineno"> 4265</span>      Opc = AArch64::FMADDSrrr;</div>
<div class="line"><a id="l04266" name="l04266"></a><span class="lineno"> 4266</span>      RC = &amp;AArch64::FPR32RegClass;</div>
<div class="line"><a id="l04267" name="l04267"></a><span class="lineno"> 4267</span>    } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l04268" name="l04268"></a><span class="lineno"> 4268</span>      Opc = AArch64::FMADDDrrr;</div>
<div class="line"><a id="l04269" name="l04269"></a><span class="lineno"> 4269</span>      RC = &amp;AArch64::FPR64RegClass;</div>
<div class="line"><a id="l04270" name="l04270"></a><span class="lineno"> 4270</span>    }</div>
<div class="line"><a id="l04271" name="l04271"></a><span class="lineno"> 4271</span>    MUL = <a class="code hl_function" href="AArch64InstrInfo_8cpp.html#a6bcbaaaf5cdd6776370ca2566bd96aaf">genFusedMultiply</a>(MF, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, Root, InsInstrs, 2, Opc, RC);</div>
<div class="line"><a id="l04272" name="l04272"></a><span class="lineno"> 4272</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l04273" name="l04273"></a><span class="lineno"> 4273</span> </div>
<div class="line"><a id="l04274" name="l04274"></a><span class="lineno"> 4274</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a07b4e7927d6c11fbc390d55161008bec">MachineCombinerPattern::FMLAv1i32_indexed_OP1</a>:</div>
<div class="line"><a id="l04275" name="l04275"></a><span class="lineno"> 4275</span>    Opc = AArch64::FMLAv1i32_indexed;</div>
<div class="line"><a id="l04276" name="l04276"></a><span class="lineno"> 4276</span>    RC = &amp;AArch64::FPR32RegClass;</div>
<div class="line"><a id="l04277" name="l04277"></a><span class="lineno"> 4277</span>    MUL = <a class="code hl_function" href="AArch64InstrInfo_8cpp.html#a6bcbaaaf5cdd6776370ca2566bd96aaf">genFusedMultiply</a>(MF, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, Root, InsInstrs, 1, Opc, RC,</div>
<div class="line"><a id="l04278" name="l04278"></a><span class="lineno"> 4278</span>                           FMAInstKind::Indexed);</div>
<div class="line"><a id="l04279" name="l04279"></a><span class="lineno"> 4279</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l04280" name="l04280"></a><span class="lineno"> 4280</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05aadd2f44199ccd69d17aed8a5e0998c8e">MachineCombinerPattern::FMLAv1i32_indexed_OP2</a>:</div>
<div class="line"><a id="l04281" name="l04281"></a><span class="lineno"> 4281</span>    Opc = AArch64::FMLAv1i32_indexed;</div>
<div class="line"><a id="l04282" name="l04282"></a><span class="lineno"> 4282</span>    RC = &amp;AArch64::FPR32RegClass;</div>
<div class="line"><a id="l04283" name="l04283"></a><span class="lineno"> 4283</span>    MUL = <a class="code hl_function" href="AArch64InstrInfo_8cpp.html#a6bcbaaaf5cdd6776370ca2566bd96aaf">genFusedMultiply</a>(MF, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, Root, InsInstrs, 2, Opc, RC,</div>
<div class="line"><a id="l04284" name="l04284"></a><span class="lineno"> 4284</span>                           FMAInstKind::Indexed);</div>
<div class="line"><a id="l04285" name="l04285"></a><span class="lineno"> 4285</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l04286" name="l04286"></a><span class="lineno"> 4286</span> </div>
<div class="line"><a id="l04287" name="l04287"></a><span class="lineno"> 4287</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a29ca12a368c8c3752c4cf28a39468b44">MachineCombinerPattern::FMLAv1i64_indexed_OP1</a>:</div>
<div class="line"><a id="l04288" name="l04288"></a><span class="lineno"> 4288</span>    Opc = AArch64::FMLAv1i64_indexed;</div>
<div class="line"><a id="l04289" name="l04289"></a><span class="lineno"> 4289</span>    RC = &amp;AArch64::FPR64RegClass;</div>
<div class="line"><a id="l04290" name="l04290"></a><span class="lineno"> 4290</span>    MUL = <a class="code hl_function" href="AArch64InstrInfo_8cpp.html#a6bcbaaaf5cdd6776370ca2566bd96aaf">genFusedMultiply</a>(MF, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, Root, InsInstrs, 1, Opc, RC,</div>
<div class="line"><a id="l04291" name="l04291"></a><span class="lineno"> 4291</span>                           FMAInstKind::Indexed);</div>
<div class="line"><a id="l04292" name="l04292"></a><span class="lineno"> 4292</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l04293" name="l04293"></a><span class="lineno"> 4293</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05aae06220c51ead042db61d0f53f19c72d">MachineCombinerPattern::FMLAv1i64_indexed_OP2</a>:</div>
<div class="line"><a id="l04294" name="l04294"></a><span class="lineno"> 4294</span>    Opc = AArch64::FMLAv1i64_indexed;</div>
<div class="line"><a id="l04295" name="l04295"></a><span class="lineno"> 4295</span>    RC = &amp;AArch64::FPR64RegClass;</div>
<div class="line"><a id="l04296" name="l04296"></a><span class="lineno"> 4296</span>    MUL = <a class="code hl_function" href="AArch64InstrInfo_8cpp.html#a6bcbaaaf5cdd6776370ca2566bd96aaf">genFusedMultiply</a>(MF, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, Root, InsInstrs, 2, Opc, RC,</div>
<div class="line"><a id="l04297" name="l04297"></a><span class="lineno"> 4297</span>                           FMAInstKind::Indexed);</div>
<div class="line"><a id="l04298" name="l04298"></a><span class="lineno"> 4298</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l04299" name="l04299"></a><span class="lineno"> 4299</span> </div>
<div class="line"><a id="l04300" name="l04300"></a><span class="lineno"> 4300</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a8f80dd904ec89e49bde70d459e4af797">MachineCombinerPattern::FMLAv2i32_indexed_OP1</a>:</div>
<div class="line"><a id="l04301" name="l04301"></a><span class="lineno"> 4301</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05ab69092ab6c6e9cd0991d64490009a768">MachineCombinerPattern::FMLAv2f32_OP1</a>:</div>
<div class="line"><a id="l04302" name="l04302"></a><span class="lineno"> 4302</span>    RC = &amp;AArch64::FPR64RegClass;</div>
<div class="line"><a id="l04303" name="l04303"></a><span class="lineno"> 4303</span>    <span class="keywordflow">if</span> (Pattern == <a class="code hl_enumvalue" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a8f80dd904ec89e49bde70d459e4af797">MachineCombinerPattern::FMLAv2i32_indexed_OP1</a>) {</div>
<div class="line"><a id="l04304" name="l04304"></a><span class="lineno"> 4304</span>      Opc = AArch64::FMLAv2i32_indexed;</div>
<div class="line"><a id="l04305" name="l04305"></a><span class="lineno"> 4305</span>      MUL = <a class="code hl_function" href="AArch64InstrInfo_8cpp.html#a6bcbaaaf5cdd6776370ca2566bd96aaf">genFusedMultiply</a>(MF, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, Root, InsInstrs, 1, Opc, RC,</div>
<div class="line"><a id="l04306" name="l04306"></a><span class="lineno"> 4306</span>                             FMAInstKind::Indexed);</div>
<div class="line"><a id="l04307" name="l04307"></a><span class="lineno"> 4307</span>    } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l04308" name="l04308"></a><span class="lineno"> 4308</span>      Opc = AArch64::FMLAv2f32;</div>
<div class="line"><a id="l04309" name="l04309"></a><span class="lineno"> 4309</span>      MUL = <a class="code hl_function" href="AArch64InstrInfo_8cpp.html#a6bcbaaaf5cdd6776370ca2566bd96aaf">genFusedMultiply</a>(MF, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, Root, InsInstrs, 1, Opc, RC,</div>
<div class="line"><a id="l04310" name="l04310"></a><span class="lineno"> 4310</span>                             FMAInstKind::Accumulator);</div>
<div class="line"><a id="l04311" name="l04311"></a><span class="lineno"> 4311</span>    }</div>
<div class="line"><a id="l04312" name="l04312"></a><span class="lineno"> 4312</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l04313" name="l04313"></a><span class="lineno"> 4313</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a4ba13e72e96e35990ba222a501f1cfbe">MachineCombinerPattern::FMLAv2i32_indexed_OP2</a>:</div>
<div class="line"><a id="l04314" name="l04314"></a><span class="lineno"> 4314</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a4dea34f9dbf530101a40103639f059e2">MachineCombinerPattern::FMLAv2f32_OP2</a>:</div>
<div class="line"><a id="l04315" name="l04315"></a><span class="lineno"> 4315</span>    RC = &amp;AArch64::FPR64RegClass;</div>
<div class="line"><a id="l04316" name="l04316"></a><span class="lineno"> 4316</span>    <span class="keywordflow">if</span> (Pattern == <a class="code hl_enumvalue" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a4ba13e72e96e35990ba222a501f1cfbe">MachineCombinerPattern::FMLAv2i32_indexed_OP2</a>) {</div>
<div class="line"><a id="l04317" name="l04317"></a><span class="lineno"> 4317</span>      Opc = AArch64::FMLAv2i32_indexed;</div>
<div class="line"><a id="l04318" name="l04318"></a><span class="lineno"> 4318</span>      MUL = <a class="code hl_function" href="AArch64InstrInfo_8cpp.html#a6bcbaaaf5cdd6776370ca2566bd96aaf">genFusedMultiply</a>(MF, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, Root, InsInstrs, 2, Opc, RC,</div>
<div class="line"><a id="l04319" name="l04319"></a><span class="lineno"> 4319</span>                             FMAInstKind::Indexed);</div>
<div class="line"><a id="l04320" name="l04320"></a><span class="lineno"> 4320</span>    } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l04321" name="l04321"></a><span class="lineno"> 4321</span>      Opc = AArch64::FMLAv2f32;</div>
<div class="line"><a id="l04322" name="l04322"></a><span class="lineno"> 4322</span>      MUL = <a class="code hl_function" href="AArch64InstrInfo_8cpp.html#a6bcbaaaf5cdd6776370ca2566bd96aaf">genFusedMultiply</a>(MF, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, Root, InsInstrs, 2, Opc, RC,</div>
<div class="line"><a id="l04323" name="l04323"></a><span class="lineno"> 4323</span>                             FMAInstKind::Accumulator);</div>
<div class="line"><a id="l04324" name="l04324"></a><span class="lineno"> 4324</span>    }</div>
<div class="line"><a id="l04325" name="l04325"></a><span class="lineno"> 4325</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l04326" name="l04326"></a><span class="lineno"> 4326</span> </div>
<div class="line"><a id="l04327" name="l04327"></a><span class="lineno"> 4327</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a2ed3ade77242d9e64161d189f8ce6005">MachineCombinerPattern::FMLAv2i64_indexed_OP1</a>:</div>
<div class="line"><a id="l04328" name="l04328"></a><span class="lineno"> 4328</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05adfc676b68cdc9d3fb6b6dfd043d90131">MachineCombinerPattern::FMLAv2f64_OP1</a>:</div>
<div class="line"><a id="l04329" name="l04329"></a><span class="lineno"> 4329</span>    RC = &amp;AArch64::FPR128RegClass;</div>
<div class="line"><a id="l04330" name="l04330"></a><span class="lineno"> 4330</span>    <span class="keywordflow">if</span> (Pattern == <a class="code hl_enumvalue" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a2ed3ade77242d9e64161d189f8ce6005">MachineCombinerPattern::FMLAv2i64_indexed_OP1</a>) {</div>
<div class="line"><a id="l04331" name="l04331"></a><span class="lineno"> 4331</span>      Opc = AArch64::FMLAv2i64_indexed;</div>
<div class="line"><a id="l04332" name="l04332"></a><span class="lineno"> 4332</span>      MUL = <a class="code hl_function" href="AArch64InstrInfo_8cpp.html#a6bcbaaaf5cdd6776370ca2566bd96aaf">genFusedMultiply</a>(MF, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, Root, InsInstrs, 1, Opc, RC,</div>
<div class="line"><a id="l04333" name="l04333"></a><span class="lineno"> 4333</span>                             FMAInstKind::Indexed);</div>
<div class="line"><a id="l04334" name="l04334"></a><span class="lineno"> 4334</span>    } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l04335" name="l04335"></a><span class="lineno"> 4335</span>      Opc = AArch64::FMLAv2f64;</div>
<div class="line"><a id="l04336" name="l04336"></a><span class="lineno"> 4336</span>      MUL = <a class="code hl_function" href="AArch64InstrInfo_8cpp.html#a6bcbaaaf5cdd6776370ca2566bd96aaf">genFusedMultiply</a>(MF, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, Root, InsInstrs, 1, Opc, RC,</div>
<div class="line"><a id="l04337" name="l04337"></a><span class="lineno"> 4337</span>                             FMAInstKind::Accumulator);</div>
<div class="line"><a id="l04338" name="l04338"></a><span class="lineno"> 4338</span>    }</div>
<div class="line"><a id="l04339" name="l04339"></a><span class="lineno"> 4339</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l04340" name="l04340"></a><span class="lineno"> 4340</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a2a43e332a448a5e87a619d833c162703">MachineCombinerPattern::FMLAv2i64_indexed_OP2</a>:</div>
<div class="line"><a id="l04341" name="l04341"></a><span class="lineno"> 4341</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a13802c3052a671d9a5e8e877e2cd3a05">MachineCombinerPattern::FMLAv2f64_OP2</a>:</div>
<div class="line"><a id="l04342" name="l04342"></a><span class="lineno"> 4342</span>    RC = &amp;AArch64::FPR128RegClass;</div>
<div class="line"><a id="l04343" name="l04343"></a><span class="lineno"> 4343</span>    <span class="keywordflow">if</span> (Pattern == <a class="code hl_enumvalue" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a2a43e332a448a5e87a619d833c162703">MachineCombinerPattern::FMLAv2i64_indexed_OP2</a>) {</div>
<div class="line"><a id="l04344" name="l04344"></a><span class="lineno"> 4344</span>      Opc = AArch64::FMLAv2i64_indexed;</div>
<div class="line"><a id="l04345" name="l04345"></a><span class="lineno"> 4345</span>      MUL = <a class="code hl_function" href="AArch64InstrInfo_8cpp.html#a6bcbaaaf5cdd6776370ca2566bd96aaf">genFusedMultiply</a>(MF, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, Root, InsInstrs, 2, Opc, RC,</div>
<div class="line"><a id="l04346" name="l04346"></a><span class="lineno"> 4346</span>                             FMAInstKind::Indexed);</div>
<div class="line"><a id="l04347" name="l04347"></a><span class="lineno"> 4347</span>    } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l04348" name="l04348"></a><span class="lineno"> 4348</span>      Opc = AArch64::FMLAv2f64;</div>
<div class="line"><a id="l04349" name="l04349"></a><span class="lineno"> 4349</span>      MUL = <a class="code hl_function" href="AArch64InstrInfo_8cpp.html#a6bcbaaaf5cdd6776370ca2566bd96aaf">genFusedMultiply</a>(MF, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, Root, InsInstrs, 2, Opc, RC,</div>
<div class="line"><a id="l04350" name="l04350"></a><span class="lineno"> 4350</span>                             FMAInstKind::Accumulator);</div>
<div class="line"><a id="l04351" name="l04351"></a><span class="lineno"> 4351</span>    }</div>
<div class="line"><a id="l04352" name="l04352"></a><span class="lineno"> 4352</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l04353" name="l04353"></a><span class="lineno"> 4353</span> </div>
<div class="line"><a id="l04354" name="l04354"></a><span class="lineno"> 4354</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a4376790aa70f615c404bf3c4f9c82490">MachineCombinerPattern::FMLAv4i32_indexed_OP1</a>:</div>
<div class="line"><a id="l04355" name="l04355"></a><span class="lineno"> 4355</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a2de7d9704e1d5b42f56ed3f11f095596">MachineCombinerPattern::FMLAv4f32_OP1</a>:</div>
<div class="line"><a id="l04356" name="l04356"></a><span class="lineno"> 4356</span>    RC = &amp;AArch64::FPR128RegClass;</div>
<div class="line"><a id="l04357" name="l04357"></a><span class="lineno"> 4357</span>    <span class="keywordflow">if</span> (Pattern == <a class="code hl_enumvalue" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a4376790aa70f615c404bf3c4f9c82490">MachineCombinerPattern::FMLAv4i32_indexed_OP1</a>) {</div>
<div class="line"><a id="l04358" name="l04358"></a><span class="lineno"> 4358</span>      Opc = AArch64::FMLAv4i32_indexed;</div>
<div class="line"><a id="l04359" name="l04359"></a><span class="lineno"> 4359</span>      MUL = <a class="code hl_function" href="AArch64InstrInfo_8cpp.html#a6bcbaaaf5cdd6776370ca2566bd96aaf">genFusedMultiply</a>(MF, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, Root, InsInstrs, 1, Opc, RC,</div>
<div class="line"><a id="l04360" name="l04360"></a><span class="lineno"> 4360</span>                             FMAInstKind::Indexed);</div>
<div class="line"><a id="l04361" name="l04361"></a><span class="lineno"> 4361</span>    } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l04362" name="l04362"></a><span class="lineno"> 4362</span>      Opc = AArch64::FMLAv4f32;</div>
<div class="line"><a id="l04363" name="l04363"></a><span class="lineno"> 4363</span>      MUL = <a class="code hl_function" href="AArch64InstrInfo_8cpp.html#a6bcbaaaf5cdd6776370ca2566bd96aaf">genFusedMultiply</a>(MF, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, Root, InsInstrs, 1, Opc, RC,</div>
<div class="line"><a id="l04364" name="l04364"></a><span class="lineno"> 4364</span>                             FMAInstKind::Accumulator);</div>
<div class="line"><a id="l04365" name="l04365"></a><span class="lineno"> 4365</span>    }</div>
<div class="line"><a id="l04366" name="l04366"></a><span class="lineno"> 4366</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l04367" name="l04367"></a><span class="lineno"> 4367</span> </div>
<div class="line"><a id="l04368" name="l04368"></a><span class="lineno"> 4368</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a73146e4a922058dc65540763ca1054d8">MachineCombinerPattern::FMLAv4i32_indexed_OP2</a>:</div>
<div class="line"><a id="l04369" name="l04369"></a><span class="lineno"> 4369</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a4da5c624b602859153b3f5ca5aaca932">MachineCombinerPattern::FMLAv4f32_OP2</a>:</div>
<div class="line"><a id="l04370" name="l04370"></a><span class="lineno"> 4370</span>    RC = &amp;AArch64::FPR128RegClass;</div>
<div class="line"><a id="l04371" name="l04371"></a><span class="lineno"> 4371</span>    <span class="keywordflow">if</span> (Pattern == <a class="code hl_enumvalue" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a73146e4a922058dc65540763ca1054d8">MachineCombinerPattern::FMLAv4i32_indexed_OP2</a>) {</div>
<div class="line"><a id="l04372" name="l04372"></a><span class="lineno"> 4372</span>      Opc = AArch64::FMLAv4i32_indexed;</div>
<div class="line"><a id="l04373" name="l04373"></a><span class="lineno"> 4373</span>      MUL = <a class="code hl_function" href="AArch64InstrInfo_8cpp.html#a6bcbaaaf5cdd6776370ca2566bd96aaf">genFusedMultiply</a>(MF, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, Root, InsInstrs, 2, Opc, RC,</div>
<div class="line"><a id="l04374" name="l04374"></a><span class="lineno"> 4374</span>                             FMAInstKind::Indexed);</div>
<div class="line"><a id="l04375" name="l04375"></a><span class="lineno"> 4375</span>    } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l04376" name="l04376"></a><span class="lineno"> 4376</span>      Opc = AArch64::FMLAv4f32;</div>
<div class="line"><a id="l04377" name="l04377"></a><span class="lineno"> 4377</span>      MUL = <a class="code hl_function" href="AArch64InstrInfo_8cpp.html#a6bcbaaaf5cdd6776370ca2566bd96aaf">genFusedMultiply</a>(MF, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, Root, InsInstrs, 2, Opc, RC,</div>
<div class="line"><a id="l04378" name="l04378"></a><span class="lineno"> 4378</span>                             FMAInstKind::Accumulator);</div>
<div class="line"><a id="l04379" name="l04379"></a><span class="lineno"> 4379</span>    }</div>
<div class="line"><a id="l04380" name="l04380"></a><span class="lineno"> 4380</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l04381" name="l04381"></a><span class="lineno"> 4381</span> </div>
<div class="line"><a id="l04382" name="l04382"></a><span class="lineno"> 4382</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a15a6d01915a59c547b3b0f93e49963e9">MachineCombinerPattern::FMULSUBS_OP1</a>:</div>
<div class="line"><a id="l04383" name="l04383"></a><span class="lineno"> 4383</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05af7fc35feded50db37bcfab5eab7aadbb">MachineCombinerPattern::FMULSUBD_OP1</a>: {</div>
<div class="line"><a id="l04384" name="l04384"></a><span class="lineno"> 4384</span>    <span class="comment">// FMUL I=A,B,0</span></div>
<div class="line"><a id="l04385" name="l04385"></a><span class="lineno"> 4385</span>    <span class="comment">// FSUB R,I,C</span></div>
<div class="line"><a id="l04386" name="l04386"></a><span class="lineno"> 4386</span>    <span class="comment">// ==&gt; FNMSUB R,A,B,C // = -C + A*B</span></div>
<div class="line"><a id="l04387" name="l04387"></a><span class="lineno"> 4387</span>    <span class="comment">// --- Create(FNMSUB);</span></div>
<div class="line"><a id="l04388" name="l04388"></a><span class="lineno"> 4388</span>    <span class="keywordflow">if</span> (Pattern == <a class="code hl_enumvalue" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a15a6d01915a59c547b3b0f93e49963e9">MachineCombinerPattern::FMULSUBS_OP1</a>) {</div>
<div class="line"><a id="l04389" name="l04389"></a><span class="lineno"> 4389</span>      Opc = AArch64::FNMSUBSrrr;</div>
<div class="line"><a id="l04390" name="l04390"></a><span class="lineno"> 4390</span>      RC = &amp;AArch64::FPR32RegClass;</div>
<div class="line"><a id="l04391" name="l04391"></a><span class="lineno"> 4391</span>    } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l04392" name="l04392"></a><span class="lineno"> 4392</span>      Opc = AArch64::FNMSUBDrrr;</div>
<div class="line"><a id="l04393" name="l04393"></a><span class="lineno"> 4393</span>      RC = &amp;AArch64::FPR64RegClass;</div>
<div class="line"><a id="l04394" name="l04394"></a><span class="lineno"> 4394</span>    }</div>
<div class="line"><a id="l04395" name="l04395"></a><span class="lineno"> 4395</span>    MUL = <a class="code hl_function" href="AArch64InstrInfo_8cpp.html#a6bcbaaaf5cdd6776370ca2566bd96aaf">genFusedMultiply</a>(MF, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, Root, InsInstrs, 1, Opc, RC);</div>
<div class="line"><a id="l04396" name="l04396"></a><span class="lineno"> 4396</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l04397" name="l04397"></a><span class="lineno"> 4397</span>  }</div>
<div class="line"><a id="l04398" name="l04398"></a><span class="lineno"> 4398</span> </div>
<div class="line"><a id="l04399" name="l04399"></a><span class="lineno"> 4399</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a7f4b4c44651a69c4f6f9134cb4b51352">MachineCombinerPattern::FNMULSUBS_OP1</a>:</div>
<div class="line"><a id="l04400" name="l04400"></a><span class="lineno"> 4400</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a4d8c9c67f03d210a1c844f09f64137c6">MachineCombinerPattern::FNMULSUBD_OP1</a>: {</div>
<div class="line"><a id="l04401" name="l04401"></a><span class="lineno"> 4401</span>    <span class="comment">// FNMUL I=A,B,0</span></div>
<div class="line"><a id="l04402" name="l04402"></a><span class="lineno"> 4402</span>    <span class="comment">// FSUB R,I,C</span></div>
<div class="line"><a id="l04403" name="l04403"></a><span class="lineno"> 4403</span>    <span class="comment">// ==&gt; FNMADD R,A,B,C // = -A*B - C</span></div>
<div class="line"><a id="l04404" name="l04404"></a><span class="lineno"> 4404</span>    <span class="comment">// --- Create(FNMADD);</span></div>
<div class="line"><a id="l04405" name="l04405"></a><span class="lineno"> 4405</span>    <span class="keywordflow">if</span> (Pattern == <a class="code hl_enumvalue" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a7f4b4c44651a69c4f6f9134cb4b51352">MachineCombinerPattern::FNMULSUBS_OP1</a>) {</div>
<div class="line"><a id="l04406" name="l04406"></a><span class="lineno"> 4406</span>      Opc = AArch64::FNMADDSrrr;</div>
<div class="line"><a id="l04407" name="l04407"></a><span class="lineno"> 4407</span>      RC = &amp;AArch64::FPR32RegClass;</div>
<div class="line"><a id="l04408" name="l04408"></a><span class="lineno"> 4408</span>    } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l04409" name="l04409"></a><span class="lineno"> 4409</span>      Opc = AArch64::FNMADDDrrr;</div>
<div class="line"><a id="l04410" name="l04410"></a><span class="lineno"> 4410</span>      RC = &amp;AArch64::FPR64RegClass;</div>
<div class="line"><a id="l04411" name="l04411"></a><span class="lineno"> 4411</span>    }</div>
<div class="line"><a id="l04412" name="l04412"></a><span class="lineno"> 4412</span>    MUL = <a class="code hl_function" href="AArch64InstrInfo_8cpp.html#a6bcbaaaf5cdd6776370ca2566bd96aaf">genFusedMultiply</a>(MF, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, Root, InsInstrs, 1, Opc, RC);</div>
<div class="line"><a id="l04413" name="l04413"></a><span class="lineno"> 4413</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l04414" name="l04414"></a><span class="lineno"> 4414</span>  }</div>
<div class="line"><a id="l04415" name="l04415"></a><span class="lineno"> 4415</span> </div>
<div class="line"><a id="l04416" name="l04416"></a><span class="lineno"> 4416</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a97d771099b0db3d75f4b3f386d0c1092">MachineCombinerPattern::FMULSUBS_OP2</a>:</div>
<div class="line"><a id="l04417" name="l04417"></a><span class="lineno"> 4417</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05ad928dd9bf909fd02460a07284c2bb35c">MachineCombinerPattern::FMULSUBD_OP2</a>: {</div>
<div class="line"><a id="l04418" name="l04418"></a><span class="lineno"> 4418</span>    <span class="comment">// FMUL I=A,B,0</span></div>
<div class="line"><a id="l04419" name="l04419"></a><span class="lineno"> 4419</span>    <span class="comment">// FSUB R,C,I</span></div>
<div class="line"><a id="l04420" name="l04420"></a><span class="lineno"> 4420</span>    <span class="comment">// ==&gt; FMSUB R,A,B,C (computes C - A*B)</span></div>
<div class="line"><a id="l04421" name="l04421"></a><span class="lineno"> 4421</span>    <span class="comment">// --- Create(FMSUB);</span></div>
<div class="line"><a id="l04422" name="l04422"></a><span class="lineno"> 4422</span>    <span class="keywordflow">if</span> (Pattern == <a class="code hl_enumvalue" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a97d771099b0db3d75f4b3f386d0c1092">MachineCombinerPattern::FMULSUBS_OP2</a>) {</div>
<div class="line"><a id="l04423" name="l04423"></a><span class="lineno"> 4423</span>      Opc = AArch64::FMSUBSrrr;</div>
<div class="line"><a id="l04424" name="l04424"></a><span class="lineno"> 4424</span>      RC = &amp;AArch64::FPR32RegClass;</div>
<div class="line"><a id="l04425" name="l04425"></a><span class="lineno"> 4425</span>    } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l04426" name="l04426"></a><span class="lineno"> 4426</span>      Opc = AArch64::FMSUBDrrr;</div>
<div class="line"><a id="l04427" name="l04427"></a><span class="lineno"> 4427</span>      RC = &amp;AArch64::FPR64RegClass;</div>
<div class="line"><a id="l04428" name="l04428"></a><span class="lineno"> 4428</span>    }</div>
<div class="line"><a id="l04429" name="l04429"></a><span class="lineno"> 4429</span>    MUL = <a class="code hl_function" href="AArch64InstrInfo_8cpp.html#a6bcbaaaf5cdd6776370ca2566bd96aaf">genFusedMultiply</a>(MF, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, Root, InsInstrs, 2, Opc, RC);</div>
<div class="line"><a id="l04430" name="l04430"></a><span class="lineno"> 4430</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l04431" name="l04431"></a><span class="lineno"> 4431</span>  }</div>
<div class="line"><a id="l04432" name="l04432"></a><span class="lineno"> 4432</span> </div>
<div class="line"><a id="l04433" name="l04433"></a><span class="lineno"> 4433</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05acf29990824391c17beb64d5a9550a733">MachineCombinerPattern::FMLSv1i32_indexed_OP2</a>:</div>
<div class="line"><a id="l04434" name="l04434"></a><span class="lineno"> 4434</span>    Opc = AArch64::FMLSv1i32_indexed;</div>
<div class="line"><a id="l04435" name="l04435"></a><span class="lineno"> 4435</span>    RC = &amp;AArch64::FPR32RegClass;</div>
<div class="line"><a id="l04436" name="l04436"></a><span class="lineno"> 4436</span>    MUL = <a class="code hl_function" href="AArch64InstrInfo_8cpp.html#a6bcbaaaf5cdd6776370ca2566bd96aaf">genFusedMultiply</a>(MF, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, Root, InsInstrs, 2, Opc, RC,</div>
<div class="line"><a id="l04437" name="l04437"></a><span class="lineno"> 4437</span>                           FMAInstKind::Indexed);</div>
<div class="line"><a id="l04438" name="l04438"></a><span class="lineno"> 4438</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l04439" name="l04439"></a><span class="lineno"> 4439</span> </div>
<div class="line"><a id="l04440" name="l04440"></a><span class="lineno"> 4440</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05aa1b36e8f37f19ad49f7c55272586c602">MachineCombinerPattern::FMLSv1i64_indexed_OP2</a>:</div>
<div class="line"><a id="l04441" name="l04441"></a><span class="lineno"> 4441</span>    Opc = AArch64::FMLSv1i64_indexed;</div>
<div class="line"><a id="l04442" name="l04442"></a><span class="lineno"> 4442</span>    RC = &amp;AArch64::FPR64RegClass;</div>
<div class="line"><a id="l04443" name="l04443"></a><span class="lineno"> 4443</span>    MUL = <a class="code hl_function" href="AArch64InstrInfo_8cpp.html#a6bcbaaaf5cdd6776370ca2566bd96aaf">genFusedMultiply</a>(MF, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, Root, InsInstrs, 2, Opc, RC,</div>
<div class="line"><a id="l04444" name="l04444"></a><span class="lineno"> 4444</span>                           FMAInstKind::Indexed);</div>
<div class="line"><a id="l04445" name="l04445"></a><span class="lineno"> 4445</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l04446" name="l04446"></a><span class="lineno"> 4446</span> </div>
<div class="line"><a id="l04447" name="l04447"></a><span class="lineno"> 4447</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a85248a43678ef4a873ca8783c0f83a60">MachineCombinerPattern::FMLSv2f32_OP2</a>:</div>
<div class="line"><a id="l04448" name="l04448"></a><span class="lineno"> 4448</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05aa2d716f420628248e7a89013c5460484">MachineCombinerPattern::FMLSv2i32_indexed_OP2</a>:</div>
<div class="line"><a id="l04449" name="l04449"></a><span class="lineno"> 4449</span>    RC = &amp;AArch64::FPR64RegClass;</div>
<div class="line"><a id="l04450" name="l04450"></a><span class="lineno"> 4450</span>    <span class="keywordflow">if</span> (Pattern == <a class="code hl_enumvalue" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05aa2d716f420628248e7a89013c5460484">MachineCombinerPattern::FMLSv2i32_indexed_OP2</a>) {</div>
<div class="line"><a id="l04451" name="l04451"></a><span class="lineno"> 4451</span>      Opc = AArch64::FMLSv2i32_indexed;</div>
<div class="line"><a id="l04452" name="l04452"></a><span class="lineno"> 4452</span>      MUL = <a class="code hl_function" href="AArch64InstrInfo_8cpp.html#a6bcbaaaf5cdd6776370ca2566bd96aaf">genFusedMultiply</a>(MF, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, Root, InsInstrs, 2, Opc, RC,</div>
<div class="line"><a id="l04453" name="l04453"></a><span class="lineno"> 4453</span>                             FMAInstKind::Indexed);</div>
<div class="line"><a id="l04454" name="l04454"></a><span class="lineno"> 4454</span>    } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l04455" name="l04455"></a><span class="lineno"> 4455</span>      Opc = AArch64::FMLSv2f32;</div>
<div class="line"><a id="l04456" name="l04456"></a><span class="lineno"> 4456</span>      MUL = <a class="code hl_function" href="AArch64InstrInfo_8cpp.html#a6bcbaaaf5cdd6776370ca2566bd96aaf">genFusedMultiply</a>(MF, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, Root, InsInstrs, 2, Opc, RC,</div>
<div class="line"><a id="l04457" name="l04457"></a><span class="lineno"> 4457</span>                             FMAInstKind::Accumulator);</div>
<div class="line"><a id="l04458" name="l04458"></a><span class="lineno"> 4458</span>    }</div>
<div class="line"><a id="l04459" name="l04459"></a><span class="lineno"> 4459</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l04460" name="l04460"></a><span class="lineno"> 4460</span> </div>
<div class="line"><a id="l04461" name="l04461"></a><span class="lineno"> 4461</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a450bf3e112ffa4c43568d1d9193d40a1">MachineCombinerPattern::FMLSv2f64_OP2</a>:</div>
<div class="line"><a id="l04462" name="l04462"></a><span class="lineno"> 4462</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a19f4ffebc2ddf94a14b8ad8d081b517e">MachineCombinerPattern::FMLSv2i64_indexed_OP2</a>:</div>
<div class="line"><a id="l04463" name="l04463"></a><span class="lineno"> 4463</span>    RC = &amp;AArch64::FPR128RegClass;</div>
<div class="line"><a id="l04464" name="l04464"></a><span class="lineno"> 4464</span>    <span class="keywordflow">if</span> (Pattern == <a class="code hl_enumvalue" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a19f4ffebc2ddf94a14b8ad8d081b517e">MachineCombinerPattern::FMLSv2i64_indexed_OP2</a>) {</div>
<div class="line"><a id="l04465" name="l04465"></a><span class="lineno"> 4465</span>      Opc = AArch64::FMLSv2i64_indexed;</div>
<div class="line"><a id="l04466" name="l04466"></a><span class="lineno"> 4466</span>      MUL = <a class="code hl_function" href="AArch64InstrInfo_8cpp.html#a6bcbaaaf5cdd6776370ca2566bd96aaf">genFusedMultiply</a>(MF, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, Root, InsInstrs, 2, Opc, RC,</div>
<div class="line"><a id="l04467" name="l04467"></a><span class="lineno"> 4467</span>                             FMAInstKind::Indexed);</div>
<div class="line"><a id="l04468" name="l04468"></a><span class="lineno"> 4468</span>    } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l04469" name="l04469"></a><span class="lineno"> 4469</span>      Opc = AArch64::FMLSv2f64;</div>
<div class="line"><a id="l04470" name="l04470"></a><span class="lineno"> 4470</span>      MUL = <a class="code hl_function" href="AArch64InstrInfo_8cpp.html#a6bcbaaaf5cdd6776370ca2566bd96aaf">genFusedMultiply</a>(MF, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, Root, InsInstrs, 2, Opc, RC,</div>
<div class="line"><a id="l04471" name="l04471"></a><span class="lineno"> 4471</span>                             FMAInstKind::Accumulator);</div>
<div class="line"><a id="l04472" name="l04472"></a><span class="lineno"> 4472</span>    }</div>
<div class="line"><a id="l04473" name="l04473"></a><span class="lineno"> 4473</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l04474" name="l04474"></a><span class="lineno"> 4474</span> </div>
<div class="line"><a id="l04475" name="l04475"></a><span class="lineno"> 4475</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a51010efdaa1d2ca750d10de8c350b9ec">MachineCombinerPattern::FMLSv4f32_OP2</a>:</div>
<div class="line"><a id="l04476" name="l04476"></a><span class="lineno"> 4476</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05afde7d706260ac691ef32056402b10797">MachineCombinerPattern::FMLSv4i32_indexed_OP2</a>:</div>
<div class="line"><a id="l04477" name="l04477"></a><span class="lineno"> 4477</span>    RC = &amp;AArch64::FPR128RegClass;</div>
<div class="line"><a id="l04478" name="l04478"></a><span class="lineno"> 4478</span>    <span class="keywordflow">if</span> (Pattern == <a class="code hl_enumvalue" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05afde7d706260ac691ef32056402b10797">MachineCombinerPattern::FMLSv4i32_indexed_OP2</a>) {</div>
<div class="line"><a id="l04479" name="l04479"></a><span class="lineno"> 4479</span>      Opc = AArch64::FMLSv4i32_indexed;</div>
<div class="line"><a id="l04480" name="l04480"></a><span class="lineno"> 4480</span>      MUL = <a class="code hl_function" href="AArch64InstrInfo_8cpp.html#a6bcbaaaf5cdd6776370ca2566bd96aaf">genFusedMultiply</a>(MF, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, Root, InsInstrs, 2, Opc, RC,</div>
<div class="line"><a id="l04481" name="l04481"></a><span class="lineno"> 4481</span>                             FMAInstKind::Indexed);</div>
<div class="line"><a id="l04482" name="l04482"></a><span class="lineno"> 4482</span>    } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l04483" name="l04483"></a><span class="lineno"> 4483</span>      Opc = AArch64::FMLSv4f32;</div>
<div class="line"><a id="l04484" name="l04484"></a><span class="lineno"> 4484</span>      MUL = <a class="code hl_function" href="AArch64InstrInfo_8cpp.html#a6bcbaaaf5cdd6776370ca2566bd96aaf">genFusedMultiply</a>(MF, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, Root, InsInstrs, 2, Opc, RC,</div>
<div class="line"><a id="l04485" name="l04485"></a><span class="lineno"> 4485</span>                             FMAInstKind::Accumulator);</div>
<div class="line"><a id="l04486" name="l04486"></a><span class="lineno"> 4486</span>    }</div>
<div class="line"><a id="l04487" name="l04487"></a><span class="lineno"> 4487</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l04488" name="l04488"></a><span class="lineno"> 4488</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05ac5a30549fe8425855610e29203ca1c9a">MachineCombinerPattern::FMLSv2f32_OP1</a>:</div>
<div class="line"><a id="l04489" name="l04489"></a><span class="lineno"> 4489</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a1cbe2e1c0cbaffe3679afcc7e69582d0">MachineCombinerPattern::FMLSv2i32_indexed_OP1</a>: {</div>
<div class="line"><a id="l04490" name="l04490"></a><span class="lineno"> 4490</span>    RC = &amp;AArch64::FPR64RegClass;</div>
<div class="line"><a id="l04491" name="l04491"></a><span class="lineno"> 4491</span>    <span class="keywordtype">unsigned</span> NewVR = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.createVirtualRegister(RC);</div>
<div class="line"><a id="l04492" name="l04492"></a><span class="lineno"> 4492</span>    <a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> MIB1 =</div>
<div class="line"><a id="l04493" name="l04493"></a><span class="lineno"> 4493</span>        <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MF, Root.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#abb10ef030fba4ea901518a0c8dbef3e2">getDebugLoc</a>(), <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(AArch64::FNEGv2f32), NewVR)</div>
<div class="line"><a id="l04494" name="l04494"></a><span class="lineno"> 4494</span>            .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a713eab58694282971c413a0d6de5975c">add</a>(Root.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ad67c9230577a0b640c52852c75c93939">getOperand</a>(2));</div>
<div class="line"><a id="l04495" name="l04495"></a><span class="lineno"> 4495</span>    InsInstrs.<a class="code hl_function" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(MIB1);</div>
<div class="line"><a id="l04496" name="l04496"></a><span class="lineno"> 4496</span>    InstrIdxForVirtReg.<a class="code hl_function" href="classllvm_1_1DenseMapBase.html#adb33f3ede2f5bfc9b3ee658aaf648492">insert</a>(std::make_pair(NewVR, 0));</div>
<div class="line"><a id="l04497" name="l04497"></a><span class="lineno"> 4497</span>    <span class="keywordflow">if</span> (Pattern == <a class="code hl_enumvalue" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a1cbe2e1c0cbaffe3679afcc7e69582d0">MachineCombinerPattern::FMLSv2i32_indexed_OP1</a>) {</div>
<div class="line"><a id="l04498" name="l04498"></a><span class="lineno"> 4498</span>      Opc = AArch64::FMLAv2i32_indexed;</div>
<div class="line"><a id="l04499" name="l04499"></a><span class="lineno"> 4499</span>      MUL = <a class="code hl_function" href="AArch64InstrInfo_8cpp.html#a6bcbaaaf5cdd6776370ca2566bd96aaf">genFusedMultiply</a>(MF, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, Root, InsInstrs, 1, Opc, RC,</div>
<div class="line"><a id="l04500" name="l04500"></a><span class="lineno"> 4500</span>                             FMAInstKind::Indexed, &amp;NewVR);</div>
<div class="line"><a id="l04501" name="l04501"></a><span class="lineno"> 4501</span>    } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l04502" name="l04502"></a><span class="lineno"> 4502</span>      Opc = AArch64::FMLAv2f32;</div>
<div class="line"><a id="l04503" name="l04503"></a><span class="lineno"> 4503</span>      MUL = <a class="code hl_function" href="AArch64InstrInfo_8cpp.html#a6bcbaaaf5cdd6776370ca2566bd96aaf">genFusedMultiply</a>(MF, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, Root, InsInstrs, 1, Opc, RC,</div>
<div class="line"><a id="l04504" name="l04504"></a><span class="lineno"> 4504</span>                             FMAInstKind::Accumulator, &amp;NewVR);</div>
<div class="line"><a id="l04505" name="l04505"></a><span class="lineno"> 4505</span>    }</div>
<div class="line"><a id="l04506" name="l04506"></a><span class="lineno"> 4506</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l04507" name="l04507"></a><span class="lineno"> 4507</span>  }</div>
<div class="line"><a id="l04508" name="l04508"></a><span class="lineno"> 4508</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a4488867294264fa12092c6121b93e530">MachineCombinerPattern::FMLSv4f32_OP1</a>:</div>
<div class="line"><a id="l04509" name="l04509"></a><span class="lineno"> 4509</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a7f3b8fc2531f7a300c494ef77a630b31">MachineCombinerPattern::FMLSv4i32_indexed_OP1</a>: {</div>
<div class="line"><a id="l04510" name="l04510"></a><span class="lineno"> 4510</span>    RC = &amp;AArch64::FPR128RegClass;</div>
<div class="line"><a id="l04511" name="l04511"></a><span class="lineno"> 4511</span>    <span class="keywordtype">unsigned</span> NewVR = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.createVirtualRegister(RC);</div>
<div class="line"><a id="l04512" name="l04512"></a><span class="lineno"> 4512</span>    <a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> MIB1 =</div>
<div class="line"><a id="l04513" name="l04513"></a><span class="lineno"> 4513</span>        <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MF, Root.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#abb10ef030fba4ea901518a0c8dbef3e2">getDebugLoc</a>(), <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(AArch64::FNEGv4f32), NewVR)</div>
<div class="line"><a id="l04514" name="l04514"></a><span class="lineno"> 4514</span>            .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a713eab58694282971c413a0d6de5975c">add</a>(Root.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ad67c9230577a0b640c52852c75c93939">getOperand</a>(2));</div>
<div class="line"><a id="l04515" name="l04515"></a><span class="lineno"> 4515</span>    InsInstrs.<a class="code hl_function" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(MIB1);</div>
<div class="line"><a id="l04516" name="l04516"></a><span class="lineno"> 4516</span>    InstrIdxForVirtReg.<a class="code hl_function" href="classllvm_1_1DenseMapBase.html#adb33f3ede2f5bfc9b3ee658aaf648492">insert</a>(std::make_pair(NewVR, 0));</div>
<div class="line"><a id="l04517" name="l04517"></a><span class="lineno"> 4517</span>    <span class="keywordflow">if</span> (Pattern == <a class="code hl_enumvalue" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a7f3b8fc2531f7a300c494ef77a630b31">MachineCombinerPattern::FMLSv4i32_indexed_OP1</a>) {</div>
<div class="line"><a id="l04518" name="l04518"></a><span class="lineno"> 4518</span>      Opc = AArch64::FMLAv4i32_indexed;</div>
<div class="line"><a id="l04519" name="l04519"></a><span class="lineno"> 4519</span>      MUL = <a class="code hl_function" href="AArch64InstrInfo_8cpp.html#a6bcbaaaf5cdd6776370ca2566bd96aaf">genFusedMultiply</a>(MF, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, Root, InsInstrs, 1, Opc, RC,</div>
<div class="line"><a id="l04520" name="l04520"></a><span class="lineno"> 4520</span>                             FMAInstKind::Indexed, &amp;NewVR);</div>
<div class="line"><a id="l04521" name="l04521"></a><span class="lineno"> 4521</span>    } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l04522" name="l04522"></a><span class="lineno"> 4522</span>      Opc = AArch64::FMLAv4f32;</div>
<div class="line"><a id="l04523" name="l04523"></a><span class="lineno"> 4523</span>      MUL = <a class="code hl_function" href="AArch64InstrInfo_8cpp.html#a6bcbaaaf5cdd6776370ca2566bd96aaf">genFusedMultiply</a>(MF, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, Root, InsInstrs, 1, Opc, RC,</div>
<div class="line"><a id="l04524" name="l04524"></a><span class="lineno"> 4524</span>                             FMAInstKind::Accumulator, &amp;NewVR);</div>
<div class="line"><a id="l04525" name="l04525"></a><span class="lineno"> 4525</span>    }</div>
<div class="line"><a id="l04526" name="l04526"></a><span class="lineno"> 4526</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l04527" name="l04527"></a><span class="lineno"> 4527</span>  }</div>
<div class="line"><a id="l04528" name="l04528"></a><span class="lineno"> 4528</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a59cc126201a45868166b5ddad3206b7f">MachineCombinerPattern::FMLSv2f64_OP1</a>:</div>
<div class="line"><a id="l04529" name="l04529"></a><span class="lineno"> 4529</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a40719f011633f9bd8003d80dfccea246">MachineCombinerPattern::FMLSv2i64_indexed_OP1</a>: {</div>
<div class="line"><a id="l04530" name="l04530"></a><span class="lineno"> 4530</span>    RC = &amp;AArch64::FPR128RegClass;</div>
<div class="line"><a id="l04531" name="l04531"></a><span class="lineno"> 4531</span>    <span class="keywordtype">unsigned</span> NewVR = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.createVirtualRegister(RC);</div>
<div class="line"><a id="l04532" name="l04532"></a><span class="lineno"> 4532</span>    <a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> MIB1 =</div>
<div class="line"><a id="l04533" name="l04533"></a><span class="lineno"> 4533</span>        <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MF, Root.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#abb10ef030fba4ea901518a0c8dbef3e2">getDebugLoc</a>(), <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(AArch64::FNEGv2f64), NewVR)</div>
<div class="line"><a id="l04534" name="l04534"></a><span class="lineno"> 4534</span>            .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a713eab58694282971c413a0d6de5975c">add</a>(Root.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ad67c9230577a0b640c52852c75c93939">getOperand</a>(2));</div>
<div class="line"><a id="l04535" name="l04535"></a><span class="lineno"> 4535</span>    InsInstrs.<a class="code hl_function" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(MIB1);</div>
<div class="line"><a id="l04536" name="l04536"></a><span class="lineno"> 4536</span>    InstrIdxForVirtReg.<a class="code hl_function" href="classllvm_1_1DenseMapBase.html#adb33f3ede2f5bfc9b3ee658aaf648492">insert</a>(std::make_pair(NewVR, 0));</div>
<div class="line"><a id="l04537" name="l04537"></a><span class="lineno"> 4537</span>    <span class="keywordflow">if</span> (Pattern == <a class="code hl_enumvalue" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a40719f011633f9bd8003d80dfccea246">MachineCombinerPattern::FMLSv2i64_indexed_OP1</a>) {</div>
<div class="line"><a id="l04538" name="l04538"></a><span class="lineno"> 4538</span>      Opc = AArch64::FMLAv2i64_indexed;</div>
<div class="line"><a id="l04539" name="l04539"></a><span class="lineno"> 4539</span>      MUL = <a class="code hl_function" href="AArch64InstrInfo_8cpp.html#a6bcbaaaf5cdd6776370ca2566bd96aaf">genFusedMultiply</a>(MF, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, Root, InsInstrs, 1, Opc, RC,</div>
<div class="line"><a id="l04540" name="l04540"></a><span class="lineno"> 4540</span>                             FMAInstKind::Indexed, &amp;NewVR);</div>
<div class="line"><a id="l04541" name="l04541"></a><span class="lineno"> 4541</span>    } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l04542" name="l04542"></a><span class="lineno"> 4542</span>      Opc = AArch64::FMLAv2f64;</div>
<div class="line"><a id="l04543" name="l04543"></a><span class="lineno"> 4543</span>      MUL = <a class="code hl_function" href="AArch64InstrInfo_8cpp.html#a6bcbaaaf5cdd6776370ca2566bd96aaf">genFusedMultiply</a>(MF, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, Root, InsInstrs, 1, Opc, RC,</div>
<div class="line"><a id="l04544" name="l04544"></a><span class="lineno"> 4544</span>                             FMAInstKind::Accumulator, &amp;NewVR);</div>
<div class="line"><a id="l04545" name="l04545"></a><span class="lineno"> 4545</span>    }</div>
<div class="line"><a id="l04546" name="l04546"></a><span class="lineno"> 4546</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l04547" name="l04547"></a><span class="lineno"> 4547</span>  }</div>
<div class="line"><a id="l04548" name="l04548"></a><span class="lineno"> 4548</span>  } <span class="comment">// end switch (Pattern)</span></div>
<div class="line"><a id="l04549" name="l04549"></a><span class="lineno"> 4549</span>  <span class="comment">// Record MUL and ADD/SUB for deletion</span></div>
<div class="line"><a id="l04550" name="l04550"></a><span class="lineno"> 4550</span>  DelInstrs.<a class="code hl_function" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(MUL);</div>
<div class="line"><a id="l04551" name="l04551"></a><span class="lineno"> 4551</span>  DelInstrs.<a class="code hl_function" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(&amp;Root);</div>
<div class="line"><a id="l04552" name="l04552"></a><span class="lineno"> 4552</span>}</div>
<div class="line"><a id="l04553" name="l04553"></a><span class="lineno"> 4553</span><span class="comment"></span> </div>
<div class="line"><a id="l04554" name="l04554"></a><span class="lineno"> 4554</span><span class="comment">/// Replace csincr-branch sequence by simple conditional branch</span></div>
<div class="line"><a id="l04555" name="l04555"></a><span class="lineno"> 4555</span><span class="comment">///</span></div>
<div class="line"><a id="l04556" name="l04556"></a><span class="lineno"> 4556</span><span class="comment">/// Examples:</span></div>
<div class="line"><a id="l04557" name="l04557"></a><span class="lineno"> 4557</span><span class="comment">/// 1. \code</span></div>
<div class="line"><a id="l04558" name="l04558"></a><span class="lineno"> 4558</span><span class="comment">///   csinc  w9, wzr, wzr, &lt;condition code&gt;</span></div>
<div class="line"><a id="l04559" name="l04559"></a><span class="lineno"> 4559</span><span class="comment">///   tbnz   w9, #0, 0x44</span></div>
<div class="line"><a id="l04560" name="l04560"></a><span class="lineno"> 4560</span><span class="comment">///    \endcode</span></div>
<div class="line"><a id="l04561" name="l04561"></a><span class="lineno"> 4561</span><span class="comment">/// to</span></div>
<div class="line"><a id="l04562" name="l04562"></a><span class="lineno"> 4562</span><span class="comment">///    \code</span></div>
<div class="line"><a id="l04563" name="l04563"></a><span class="lineno"> 4563</span><span class="comment">///   b.&lt;inverted condition code&gt;</span></div>
<div class="line"><a id="l04564" name="l04564"></a><span class="lineno"> 4564</span><span class="comment">///    \endcode</span></div>
<div class="line"><a id="l04565" name="l04565"></a><span class="lineno"> 4565</span><span class="comment">///</span></div>
<div class="line"><a id="l04566" name="l04566"></a><span class="lineno"> 4566</span><span class="comment">/// 2. \code</span></div>
<div class="line"><a id="l04567" name="l04567"></a><span class="lineno"> 4567</span><span class="comment">///   csinc w9, wzr, wzr, &lt;condition code&gt;</span></div>
<div class="line"><a id="l04568" name="l04568"></a><span class="lineno"> 4568</span><span class="comment">///   tbz   w9, #0, 0x44</span></div>
<div class="line"><a id="l04569" name="l04569"></a><span class="lineno"> 4569</span><span class="comment">///    \endcode</span></div>
<div class="line"><a id="l04570" name="l04570"></a><span class="lineno"> 4570</span><span class="comment">/// to</span></div>
<div class="line"><a id="l04571" name="l04571"></a><span class="lineno"> 4571</span><span class="comment">///    \code</span></div>
<div class="line"><a id="l04572" name="l04572"></a><span class="lineno"> 4572</span><span class="comment">///   b.&lt;condition code&gt;</span></div>
<div class="line"><a id="l04573" name="l04573"></a><span class="lineno"> 4573</span><span class="comment">///    \endcode</span></div>
<div class="line"><a id="l04574" name="l04574"></a><span class="lineno"> 4574</span><span class="comment">///</span></div>
<div class="line"><a id="l04575" name="l04575"></a><span class="lineno"> 4575</span><span class="comment">/// Replace compare and branch sequence by TBZ/TBNZ instruction when the</span></div>
<div class="line"><a id="l04576" name="l04576"></a><span class="lineno"> 4576</span><span class="comment">/// compare&#39;s constant operand is power of 2.</span></div>
<div class="line"><a id="l04577" name="l04577"></a><span class="lineno"> 4577</span><span class="comment">///</span></div>
<div class="line"><a id="l04578" name="l04578"></a><span class="lineno"> 4578</span><span class="comment">/// Examples:</span></div>
<div class="line"><a id="l04579" name="l04579"></a><span class="lineno"> 4579</span><span class="comment">///    \code</span></div>
<div class="line"><a id="l04580" name="l04580"></a><span class="lineno"> 4580</span><span class="comment">///   and  w8, w8, #0x400</span></div>
<div class="line"><a id="l04581" name="l04581"></a><span class="lineno"> 4581</span><span class="comment">///   cbnz w8, L1</span></div>
<div class="line"><a id="l04582" name="l04582"></a><span class="lineno"> 4582</span><span class="comment">///    \endcode</span></div>
<div class="line"><a id="l04583" name="l04583"></a><span class="lineno"> 4583</span><span class="comment">/// to</span></div>
<div class="line"><a id="l04584" name="l04584"></a><span class="lineno"> 4584</span><span class="comment">///    \code</span></div>
<div class="line"><a id="l04585" name="l04585"></a><span class="lineno"> 4585</span><span class="comment">///   tbnz w8, #10, L1</span></div>
<div class="line"><a id="l04586" name="l04586"></a><span class="lineno"> 4586</span><span class="comment">///    \endcode</span></div>
<div class="line"><a id="l04587" name="l04587"></a><span class="lineno"> 4587</span><span class="comment">///</span></div>
<div class="line"><a id="l04588" name="l04588"></a><span class="lineno"> 4588</span><span class="comment">/// \param  MI Conditional Branch</span></div>
<div class="line"><a id="l04589" name="l04589"></a><span class="lineno"> 4589</span><span class="comment">/// \return True when the simple conditional branch is generated</span></div>
<div class="line"><a id="l04590" name="l04590"></a><span class="lineno"> 4590</span><span class="comment">///</span></div>
<div class="line"><a id="l04591" name="l04591"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64InstrInfo.html#af0bbac5dd9f698f2c73477c4e5f36b60"> 4591</a></span><span class="comment"></span><span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AArch64InstrInfo.html#af0bbac5dd9f698f2c73477c4e5f36b60">AArch64InstrInfo::optimizeCondBranch</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l04592" name="l04592"></a><span class="lineno"> 4592</span>  <span class="keywordtype">bool</span> IsNegativeBranch = <span class="keyword">false</span>;</div>
<div class="line"><a id="l04593" name="l04593"></a><span class="lineno"> 4593</span>  <span class="keywordtype">bool</span> IsTestAndBranch = <span class="keyword">false</span>;</div>
<div class="line"><a id="l04594" name="l04594"></a><span class="lineno"> 4594</span>  <span class="keywordtype">unsigned</span> TargetBBInMI = 0;</div>
<div class="line"><a id="l04595" name="l04595"></a><span class="lineno"> 4595</span>  <span class="keywordflow">switch</span> (<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode()) {</div>
<div class="line"><a id="l04596" name="l04596"></a><span class="lineno"> 4596</span>  <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l04597" name="l04597"></a><span class="lineno"> 4597</span>    <a class="code hl_define" href="llvm_2Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Unknown branch instruction?&quot;</span>);</div>
<div class="line"><a id="l04598" name="l04598"></a><span class="lineno"> 4598</span>  <span class="keywordflow">case</span> AArch64::Bcc:</div>
<div class="line"><a id="l04599" name="l04599"></a><span class="lineno"> 4599</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l04600" name="l04600"></a><span class="lineno"> 4600</span>  <span class="keywordflow">case</span> AArch64::CBZW:</div>
<div class="line"><a id="l04601" name="l04601"></a><span class="lineno"> 4601</span>  <span class="keywordflow">case</span> AArch64::CBZX:</div>
<div class="line"><a id="l04602" name="l04602"></a><span class="lineno"> 4602</span>    TargetBBInMI = 1;</div>
<div class="line"><a id="l04603" name="l04603"></a><span class="lineno"> 4603</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l04604" name="l04604"></a><span class="lineno"> 4604</span>  <span class="keywordflow">case</span> AArch64::CBNZW:</div>
<div class="line"><a id="l04605" name="l04605"></a><span class="lineno"> 4605</span>  <span class="keywordflow">case</span> AArch64::CBNZX:</div>
<div class="line"><a id="l04606" name="l04606"></a><span class="lineno"> 4606</span>    TargetBBInMI = 1;</div>
<div class="line"><a id="l04607" name="l04607"></a><span class="lineno"> 4607</span>    IsNegativeBranch = <span class="keyword">true</span>;</div>
<div class="line"><a id="l04608" name="l04608"></a><span class="lineno"> 4608</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l04609" name="l04609"></a><span class="lineno"> 4609</span>  <span class="keywordflow">case</span> AArch64::TBZW:</div>
<div class="line"><a id="l04610" name="l04610"></a><span class="lineno"> 4610</span>  <span class="keywordflow">case</span> AArch64::TBZX:</div>
<div class="line"><a id="l04611" name="l04611"></a><span class="lineno"> 4611</span>    TargetBBInMI = 2;</div>
<div class="line"><a id="l04612" name="l04612"></a><span class="lineno"> 4612</span>    IsTestAndBranch = <span class="keyword">true</span>;</div>
<div class="line"><a id="l04613" name="l04613"></a><span class="lineno"> 4613</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l04614" name="l04614"></a><span class="lineno"> 4614</span>  <span class="keywordflow">case</span> AArch64::TBNZW:</div>
<div class="line"><a id="l04615" name="l04615"></a><span class="lineno"> 4615</span>  <span class="keywordflow">case</span> AArch64::TBNZX:</div>
<div class="line"><a id="l04616" name="l04616"></a><span class="lineno"> 4616</span>    TargetBBInMI = 2;</div>
<div class="line"><a id="l04617" name="l04617"></a><span class="lineno"> 4617</span>    IsNegativeBranch = <span class="keyword">true</span>;</div>
<div class="line"><a id="l04618" name="l04618"></a><span class="lineno"> 4618</span>    IsTestAndBranch = <span class="keyword">true</span>;</div>
<div class="line"><a id="l04619" name="l04619"></a><span class="lineno"> 4619</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l04620" name="l04620"></a><span class="lineno"> 4620</span>  }</div>
<div class="line"><a id="l04621" name="l04621"></a><span class="lineno"> 4621</span>  <span class="comment">// So we increment a zero register and test for bits other</span></div>
<div class="line"><a id="l04622" name="l04622"></a><span class="lineno"> 4622</span>  <span class="comment">// than bit 0? Conservatively bail out in case the verifier</span></div>
<div class="line"><a id="l04623" name="l04623"></a><span class="lineno"> 4623</span>  <span class="comment">// missed this case.</span></div>
<div class="line"><a id="l04624" name="l04624"></a><span class="lineno"> 4624</span>  <span class="keywordflow">if</span> (IsTestAndBranch &amp;&amp; <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1).getImm())</div>
<div class="line"><a id="l04625" name="l04625"></a><span class="lineno"> 4625</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l04626" name="l04626"></a><span class="lineno"> 4626</span> </div>
<div class="line"><a id="l04627" name="l04627"></a><span class="lineno"> 4627</span>  <span class="comment">// Find Definition.</span></div>
<div class="line"><a id="l04628" name="l04628"></a><span class="lineno"> 4628</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getParent() &amp;&amp; <span class="stringliteral">&quot;Incomplete machine instruciton\n&quot;</span>);</div>
<div class="line"><a id="l04629" name="l04629"></a><span class="lineno"> 4629</span>  <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getParent();</div>
<div class="line"><a id="l04630" name="l04630"></a><span class="lineno"> 4630</span>  <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *MF = MBB-&gt;<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#acf6442108e21e7e5379feb8962de65b7">getParent</a>();</div>
<div class="line"><a id="l04631" name="l04631"></a><span class="lineno"> 4631</span>  <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = &amp;MF-&gt;<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a810234b6b3d223b7c74a4253fcc5ea5e">getRegInfo</a>();</div>
<div class="line"><a id="l04632" name="l04632"></a><span class="lineno"> 4632</span>  <span class="keywordtype">unsigned</span> VReg = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg();</div>
<div class="line"><a id="l04633" name="l04633"></a><span class="lineno"> 4633</span>  <span class="keywordflow">if</span> (!<a class="code hl_function" href="classllvm_1_1TargetRegisterInfo.html#ae62c5ea35b71f9020caa94340bc78f37">TargetRegisterInfo::isVirtualRegister</a>(VReg))</div>
<div class="line"><a id="l04634" name="l04634"></a><span class="lineno"> 4634</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l04635" name="l04635"></a><span class="lineno"> 4635</span> </div>
<div class="line"><a id="l04636" name="l04636"></a><span class="lineno"> 4636</span>  <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_variable" href="AArch64ExpandPseudoInsts_8cpp.html#ad3ece0ac2421637044624c9b01c42466">DefMI</a> = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>-&gt;getVRegDef(VReg);</div>
<div class="line"><a id="l04637" name="l04637"></a><span class="lineno"> 4637</span> </div>
<div class="line"><a id="l04638" name="l04638"></a><span class="lineno"> 4638</span>  <span class="comment">// Look through COPY instructions to find definition.</span></div>
<div class="line"><a id="l04639" name="l04639"></a><span class="lineno"> 4639</span>  <span class="keywordflow">while</span> (<a class="code hl_variable" href="AArch64ExpandPseudoInsts_8cpp.html#ad3ece0ac2421637044624c9b01c42466">DefMI</a>-&gt;<a class="code hl_function" href="classllvm_1_1MachineInstr.html#a1912d4fbc40c61a12b1f770ad54dfd74">isCopy</a>()) {</div>
<div class="line"><a id="l04640" name="l04640"></a><span class="lineno"> 4640</span>    <span class="keywordtype">unsigned</span> CopyVReg = <a class="code hl_variable" href="AArch64ExpandPseudoInsts_8cpp.html#ad3ece0ac2421637044624c9b01c42466">DefMI</a>-&gt;<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ad67c9230577a0b640c52852c75c93939">getOperand</a>(1).<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div>
<div class="line"><a id="l04641" name="l04641"></a><span class="lineno"> 4641</span>    <span class="keywordflow">if</span> (!<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>-&gt;hasOneNonDBGUse(CopyVReg))</div>
<div class="line"><a id="l04642" name="l04642"></a><span class="lineno"> 4642</span>      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l04643" name="l04643"></a><span class="lineno"> 4643</span>    <span class="keywordflow">if</span> (!<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>-&gt;hasOneDef(CopyVReg))</div>
<div class="line"><a id="l04644" name="l04644"></a><span class="lineno"> 4644</span>      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l04645" name="l04645"></a><span class="lineno"> 4645</span>    <a class="code hl_variable" href="AArch64ExpandPseudoInsts_8cpp.html#ad3ece0ac2421637044624c9b01c42466">DefMI</a> = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>-&gt;getVRegDef(CopyVReg);</div>
<div class="line"><a id="l04646" name="l04646"></a><span class="lineno"> 4646</span>  }</div>
<div class="line"><a id="l04647" name="l04647"></a><span class="lineno"> 4647</span> </div>
<div class="line"><a id="l04648" name="l04648"></a><span class="lineno"> 4648</span>  <span class="keywordflow">switch</span> (<a class="code hl_variable" href="AArch64ExpandPseudoInsts_8cpp.html#ad3ece0ac2421637044624c9b01c42466">DefMI</a>-&gt;<a class="code hl_function" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>()) {</div>
<div class="line"><a id="l04649" name="l04649"></a><span class="lineno"> 4649</span>  <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l04650" name="l04650"></a><span class="lineno"> 4650</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l04651" name="l04651"></a><span class="lineno"> 4651</span>  <span class="comment">// Fold AND into a TBZ/TBNZ if constant operand is power of 2.</span></div>
<div class="line"><a id="l04652" name="l04652"></a><span class="lineno"> 4652</span>  <span class="keywordflow">case</span> AArch64::ANDWri:</div>
<div class="line"><a id="l04653" name="l04653"></a><span class="lineno"> 4653</span>  <span class="keywordflow">case</span> AArch64::ANDXri: {</div>
<div class="line"><a id="l04654" name="l04654"></a><span class="lineno"> 4654</span>    <span class="keywordflow">if</span> (IsTestAndBranch)</div>
<div class="line"><a id="l04655" name="l04655"></a><span class="lineno"> 4655</span>      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l04656" name="l04656"></a><span class="lineno"> 4656</span>    <span class="keywordflow">if</span> (<a class="code hl_variable" href="AArch64ExpandPseudoInsts_8cpp.html#ad3ece0ac2421637044624c9b01c42466">DefMI</a>-&gt;<a class="code hl_function" href="classllvm_1_1MachineInstr.html#a1e855100f407ca4be098d0050be403b0">getParent</a>() != MBB)</div>
<div class="line"><a id="l04657" name="l04657"></a><span class="lineno"> 4657</span>      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l04658" name="l04658"></a><span class="lineno"> 4658</span>    <span class="keywordflow">if</span> (!<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>-&gt;hasOneNonDBGUse(VReg))</div>
<div class="line"><a id="l04659" name="l04659"></a><span class="lineno"> 4659</span>      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l04660" name="l04660"></a><span class="lineno"> 4660</span> </div>
<div class="line"><a id="l04661" name="l04661"></a><span class="lineno"> 4661</span>    <span class="keywordtype">bool</span> Is32Bit = (<a class="code hl_variable" href="AArch64ExpandPseudoInsts_8cpp.html#ad3ece0ac2421637044624c9b01c42466">DefMI</a>-&gt;<a class="code hl_function" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == AArch64::ANDWri);</div>
<div class="line"><a id="l04662" name="l04662"></a><span class="lineno"> 4662</span>    uint64_t Mask = <a class="code hl_function" href="namespacellvm_1_1AArch64__AM.html#a1affd6d7e8a280fa6a0b642a6e0734b8">AArch64_AM::decodeLogicalImmediate</a>(</div>
<div class="line"><a id="l04663" name="l04663"></a><span class="lineno"> 4663</span>        <a class="code hl_variable" href="AArch64ExpandPseudoInsts_8cpp.html#ad3ece0ac2421637044624c9b01c42466">DefMI</a>-&gt;<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ad67c9230577a0b640c52852c75c93939">getOperand</a>(2).<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>(), Is32Bit ? 32 : 64);</div>
<div class="line"><a id="l04664" name="l04664"></a><span class="lineno"> 4664</span>    <span class="keywordflow">if</span> (!<a class="code hl_function" href="namespacellvm.html#a434f6a0d80fb13e4326e848a6391f057">isPowerOf2_64</a>(Mask))</div>
<div class="line"><a id="l04665" name="l04665"></a><span class="lineno"> 4665</span>      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l04666" name="l04666"></a><span class="lineno"> 4666</span> </div>
<div class="line"><a id="l04667" name="l04667"></a><span class="lineno"> 4667</span>    <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO = <a class="code hl_variable" href="AArch64ExpandPseudoInsts_8cpp.html#ad3ece0ac2421637044624c9b01c42466">DefMI</a>-&gt;<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ad67c9230577a0b640c52852c75c93939">getOperand</a>(1);</div>
<div class="line"><a id="l04668" name="l04668"></a><span class="lineno"> 4668</span>    <span class="keywordtype">unsigned</span> NewReg = MO.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div>
<div class="line"><a id="l04669" name="l04669"></a><span class="lineno"> 4669</span>    <span class="keywordflow">if</span> (!<a class="code hl_function" href="classllvm_1_1TargetRegisterInfo.html#ae62c5ea35b71f9020caa94340bc78f37">TargetRegisterInfo::isVirtualRegister</a>(NewReg))</div>
<div class="line"><a id="l04670" name="l04670"></a><span class="lineno"> 4670</span>      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l04671" name="l04671"></a><span class="lineno"> 4671</span> </div>
<div class="line"><a id="l04672" name="l04672"></a><span class="lineno"> 4672</span>    <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(!<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>-&gt;def_empty(NewReg) &amp;&amp; <span class="stringliteral">&quot;Register must be defined.&quot;</span>);</div>
<div class="line"><a id="l04673" name="l04673"></a><span class="lineno"> 4673</span> </div>
<div class="line"><a id="l04674" name="l04674"></a><span class="lineno"> 4674</span>    <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;RefToMBB = *MBB;</div>
<div class="line"><a id="l04675" name="l04675"></a><span class="lineno"> 4675</span>    <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *TBB = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1).getMBB();</div>
<div class="line"><a id="l04676" name="l04676"></a><span class="lineno"> 4676</span>    <a class="code hl_class" href="classllvm_1_1DebugLoc.html">DebugLoc</a> DL = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getDebugLoc();</div>
<div class="line"><a id="l04677" name="l04677"></a><span class="lineno"> 4677</span>    <span class="keywordtype">unsigned</span> Imm = <a class="code hl_function" href="namespacellvm.html#a4f42ed6fd2569fa43f03814a17f9d94a">Log2_64</a>(Mask);</div>
<div class="line"><a id="l04678" name="l04678"></a><span class="lineno"> 4678</span>    <span class="keywordtype">unsigned</span> Opc = (Imm &lt; 32)</div>
<div class="line"><a id="l04679" name="l04679"></a><span class="lineno"> 4679</span>                       ? (IsNegativeBranch ? AArch64::TBNZW : AArch64::TBZW)</div>
<div class="line"><a id="l04680" name="l04680"></a><span class="lineno"> 4680</span>                       : (IsNegativeBranch ? AArch64::TBNZX : AArch64::TBZX);</div>
<div class="line"><a id="l04681" name="l04681"></a><span class="lineno"> 4681</span>    <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *NewMI = <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(RefToMBB, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, DL, get(Opc))</div>
<div class="line"><a id="l04682" name="l04682"></a><span class="lineno"> 4682</span>                              .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a96e5a87aa1f2294a2ba1189047987083">addReg</a>(NewReg)</div>
<div class="line"><a id="l04683" name="l04683"></a><span class="lineno"> 4683</span>                              .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(Imm)</div>
<div class="line"><a id="l04684" name="l04684"></a><span class="lineno"> 4684</span>                              .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a4d5cadc953c8b076bd0b5a62c5cd2358">addMBB</a>(TBB);</div>
<div class="line"><a id="l04685" name="l04685"></a><span class="lineno"> 4685</span>    <span class="comment">// Register lives on to the CBZ now.</span></div>
<div class="line"><a id="l04686" name="l04686"></a><span class="lineno"> 4686</span>    MO.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a8a82683fccdef8a5ef772ef03277aee7">setIsKill</a>(<span class="keyword">false</span>);</div>
<div class="line"><a id="l04687" name="l04687"></a><span class="lineno"> 4687</span> </div>
<div class="line"><a id="l04688" name="l04688"></a><span class="lineno"> 4688</span>    <span class="comment">// For immediate smaller than 32, we need to use the 32-bit</span></div>
<div class="line"><a id="l04689" name="l04689"></a><span class="lineno"> 4689</span>    <span class="comment">// variant (W) in all cases. Indeed the 64-bit variant does not</span></div>
<div class="line"><a id="l04690" name="l04690"></a><span class="lineno"> 4690</span>    <span class="comment">// allow to encode them.</span></div>
<div class="line"><a id="l04691" name="l04691"></a><span class="lineno"> 4691</span>    <span class="comment">// Therefore, if the input register is 64-bit, we need to take the</span></div>
<div class="line"><a id="l04692" name="l04692"></a><span class="lineno"> 4692</span>    <span class="comment">// 32-bit sub-part.</span></div>
<div class="line"><a id="l04693" name="l04693"></a><span class="lineno"> 4693</span>    <span class="keywordflow">if</span> (!Is32Bit &amp;&amp; Imm &lt; 32)</div>
<div class="line"><a id="l04694" name="l04694"></a><span class="lineno"> 4694</span>      NewMI-&gt;<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ad67c9230577a0b640c52852c75c93939">getOperand</a>(0).<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a001d31fcea92be51d2999826b806606f">setSubReg</a>(AArch64::sub_32);</div>
<div class="line"><a id="l04695" name="l04695"></a><span class="lineno"> 4695</span>    <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.eraseFromParent();</div>
<div class="line"><a id="l04696" name="l04696"></a><span class="lineno"> 4696</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l04697" name="l04697"></a><span class="lineno"> 4697</span>  }</div>
<div class="line"><a id="l04698" name="l04698"></a><span class="lineno"> 4698</span>  <span class="comment">// Look for CSINC</span></div>
<div class="line"><a id="l04699" name="l04699"></a><span class="lineno"> 4699</span>  <span class="keywordflow">case</span> AArch64::CSINCWr:</div>
<div class="line"><a id="l04700" name="l04700"></a><span class="lineno"> 4700</span>  <span class="keywordflow">case</span> AArch64::CSINCXr: {</div>
<div class="line"><a id="l04701" name="l04701"></a><span class="lineno"> 4701</span>    <span class="keywordflow">if</span> (!(<a class="code hl_variable" href="AArch64ExpandPseudoInsts_8cpp.html#ad3ece0ac2421637044624c9b01c42466">DefMI</a>-&gt;<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ad67c9230577a0b640c52852c75c93939">getOperand</a>(1).<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>() == AArch64::WZR &amp;&amp;</div>
<div class="line"><a id="l04702" name="l04702"></a><span class="lineno"> 4702</span>          <a class="code hl_variable" href="AArch64ExpandPseudoInsts_8cpp.html#ad3ece0ac2421637044624c9b01c42466">DefMI</a>-&gt;<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ad67c9230577a0b640c52852c75c93939">getOperand</a>(2).<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>() == AArch64::WZR) &amp;&amp;</div>
<div class="line"><a id="l04703" name="l04703"></a><span class="lineno"> 4703</span>        !(<a class="code hl_variable" href="AArch64ExpandPseudoInsts_8cpp.html#ad3ece0ac2421637044624c9b01c42466">DefMI</a>-&gt;<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ad67c9230577a0b640c52852c75c93939">getOperand</a>(1).<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>() == AArch64::XZR &amp;&amp;</div>
<div class="line"><a id="l04704" name="l04704"></a><span class="lineno"> 4704</span>          <a class="code hl_variable" href="AArch64ExpandPseudoInsts_8cpp.html#ad3ece0ac2421637044624c9b01c42466">DefMI</a>-&gt;<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ad67c9230577a0b640c52852c75c93939">getOperand</a>(2).<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>() == AArch64::XZR))</div>
<div class="line"><a id="l04705" name="l04705"></a><span class="lineno"> 4705</span>      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l04706" name="l04706"></a><span class="lineno"> 4706</span> </div>
<div class="line"><a id="l04707" name="l04707"></a><span class="lineno"> 4707</span>    <span class="keywordflow">if</span> (<a class="code hl_variable" href="AArch64ExpandPseudoInsts_8cpp.html#ad3ece0ac2421637044624c9b01c42466">DefMI</a>-&gt;<a class="code hl_function" href="classllvm_1_1MachineInstr.html#a02e5b1bec00ecb94815acf800825561c">findRegisterDefOperandIdx</a>(AArch64::NZCV, <span class="keyword">true</span>) != -1)</div>
<div class="line"><a id="l04708" name="l04708"></a><span class="lineno"> 4708</span>      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l04709" name="l04709"></a><span class="lineno"> 4709</span> </div>
<div class="line"><a id="l04710" name="l04710"></a><span class="lineno"> 4710</span>    <a class="code hl_enumeration" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a> CC = (<a class="code hl_enumeration" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a>)<a class="code hl_variable" href="AArch64ExpandPseudoInsts_8cpp.html#ad3ece0ac2421637044624c9b01c42466">DefMI</a>-&gt;<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ad67c9230577a0b640c52852c75c93939">getOperand</a>(3).<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>();</div>
<div class="line"><a id="l04711" name="l04711"></a><span class="lineno"> 4711</span>    <span class="comment">// Convert only when the condition code is not modified between</span></div>
<div class="line"><a id="l04712" name="l04712"></a><span class="lineno"> 4712</span>    <span class="comment">// the CSINC and the branch. The CC may be used by other</span></div>
<div class="line"><a id="l04713" name="l04713"></a><span class="lineno"> 4713</span>    <span class="comment">// instructions in between.</span></div>
<div class="line"><a id="l04714" name="l04714"></a><span class="lineno"> 4714</span>    <span class="keywordflow">if</span> (<a class="code hl_function" href="AArch64InstrInfo_8cpp.html#a19a5a038e1b77984ca9710992b68b938">areCFlagsAccessedBetweenInstrs</a>(<a class="code hl_variable" href="AArch64ExpandPseudoInsts_8cpp.html#ad3ece0ac2421637044624c9b01c42466">DefMI</a>, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, &amp;<a class="code hl_function" href="classllvm_1_1AArch64InstrInfo.html#a616fc69908b11c1c62addae537191ad4">getRegisterInfo</a>(), <a class="code hl_enumvalue" href="AArch64InstrInfo_8cpp.html#a317497ce5235c135f0b4d4ab463f1847ad95a443441a0fd8b5fffc844eb6fabc3">AK_Write</a>))</div>
<div class="line"><a id="l04715" name="l04715"></a><span class="lineno"> 4715</span>      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l04716" name="l04716"></a><span class="lineno"> 4716</span>    <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;RefToMBB = *MBB;</div>
<div class="line"><a id="l04717" name="l04717"></a><span class="lineno"> 4717</span>    <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *TBB = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(TargetBBInMI).getMBB();</div>
<div class="line"><a id="l04718" name="l04718"></a><span class="lineno"> 4718</span>    <a class="code hl_class" href="classllvm_1_1DebugLoc.html">DebugLoc</a> DL = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getDebugLoc();</div>
<div class="line"><a id="l04719" name="l04719"></a><span class="lineno"> 4719</span>    <span class="keywordflow">if</span> (IsNegativeBranch)</div>
<div class="line"><a id="l04720" name="l04720"></a><span class="lineno"> 4720</span>      CC = <a class="code hl_function" href="namespacellvm_1_1AArch64CC.html#afc2ebeb83373be407903e43096e4f7b9">AArch64CC::getInvertedCondCode</a>(CC);</div>
<div class="line"><a id="l04721" name="l04721"></a><span class="lineno"> 4721</span>    <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(RefToMBB, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, DL, get(AArch64::Bcc)).<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(CC).<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a4d5cadc953c8b076bd0b5a62c5cd2358">addMBB</a>(TBB);</div>
<div class="line"><a id="l04722" name="l04722"></a><span class="lineno"> 4722</span>    <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.eraseFromParent();</div>
<div class="line"><a id="l04723" name="l04723"></a><span class="lineno"> 4723</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l04724" name="l04724"></a><span class="lineno"> 4724</span>  }</div>
<div class="line"><a id="l04725" name="l04725"></a><span class="lineno"> 4725</span>  }</div>
<div class="line"><a id="l04726" name="l04726"></a><span class="lineno"> 4726</span>}</div>
<div class="line"><a id="l04727" name="l04727"></a><span class="lineno"> 4727</span> </div>
<div class="line"><a id="l04728" name="l04728"></a><span class="lineno"> 4728</span>std::pair&lt;unsigned, unsigned&gt;</div>
<div class="line"><a id="l04729" name="l04729"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64InstrInfo.html#acb8985e96f5a8a270fc9d57fc8c99920"> 4729</a></span><a class="code hl_function" href="classllvm_1_1AArch64InstrInfo.html#acb8985e96f5a8a270fc9d57fc8c99920">AArch64InstrInfo::decomposeMachineOperandsTargetFlags</a>(<span class="keywordtype">unsigned</span> TF)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l04730" name="l04730"></a><span class="lineno"> 4730</span>  <span class="keyword">const</span> <span class="keywordtype">unsigned</span> Mask = <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64II.html#ae22a65863fdb02ce99abf9ee08bcbb71a431b2e3ea036a96be92385e07bfbb0ad">AArch64II::MO_FRAGMENT</a>;</div>
<div class="line"><a id="l04731" name="l04731"></a><span class="lineno"> 4731</span>  <span class="keywordflow">return</span> std::make_pair(TF &amp; Mask, TF &amp; ~Mask);</div>
<div class="line"><a id="l04732" name="l04732"></a><span class="lineno"> 4732</span>}</div>
<div class="line"><a id="l04733" name="l04733"></a><span class="lineno"> 4733</span> </div>
<div class="line"><a id="l04734" name="l04734"></a><span class="lineno"> 4734</span><a class="code hl_class" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;std::pair&lt;unsigned, const char *&gt;</a>&gt;</div>
<div class="line"><a id="l04735" name="l04735"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64InstrInfo.html#a9e7195b691e065ac34568c1b3340a3f8"> 4735</a></span><a class="code hl_function" href="classllvm_1_1AArch64InstrInfo.html#a9e7195b691e065ac34568c1b3340a3f8">AArch64InstrInfo::getSerializableDirectMachineOperandTargetFlags</a>()<span class="keyword"> const </span>{</div>
<div class="line"><a id="l04736" name="l04736"></a><span class="lineno"> 4736</span>  <span class="keyword">using namespace </span>AArch64II;</div>
<div class="line"><a id="l04737" name="l04737"></a><span class="lineno"> 4737</span> </div>
<div class="line"><a id="l04738" name="l04738"></a><span class="lineno"> 4738</span>  <span class="keyword">static</span> <span class="keyword">const</span> std::pair&lt;unsigned, const char *&gt; TargetFlags[] = {</div>
<div class="line"><a id="l04739" name="l04739"></a><span class="lineno"> 4739</span>      {MO_PAGE, <span class="stringliteral">&quot;aarch64-page&quot;</span>}, {MO_PAGEOFF, <span class="stringliteral">&quot;aarch64-pageoff&quot;</span>},</div>
<div class="line"><a id="l04740" name="l04740"></a><span class="lineno"> 4740</span>      {MO_G3, <span class="stringliteral">&quot;aarch64-g3&quot;</span>},     {MO_G2, <span class="stringliteral">&quot;aarch64-g2&quot;</span>},</div>
<div class="line"><a id="l04741" name="l04741"></a><span class="lineno"> 4741</span>      {MO_G1, <span class="stringliteral">&quot;aarch64-g1&quot;</span>},     {MO_G0, <span class="stringliteral">&quot;aarch64-g0&quot;</span>},</div>
<div class="line"><a id="l04742" name="l04742"></a><span class="lineno"> 4742</span>      {MO_HI12, <span class="stringliteral">&quot;aarch64-hi12&quot;</span>}};</div>
<div class="line"><a id="l04743" name="l04743"></a><span class="lineno"> 4743</span>  <span class="keywordflow">return</span> <a class="code hl_function" href="namespacellvm.html#a7f17e43606069ef1c8466aa59f86db20">makeArrayRef</a>(TargetFlags);</div>
<div class="line"><a id="l04744" name="l04744"></a><span class="lineno"> 4744</span>}</div>
<div class="line"><a id="l04745" name="l04745"></a><span class="lineno"> 4745</span> </div>
<div class="line"><a id="l04746" name="l04746"></a><span class="lineno"> 4746</span><a class="code hl_class" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;std::pair&lt;unsigned, const char *&gt;</a>&gt;</div>
<div class="line"><a id="l04747" name="l04747"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64InstrInfo.html#aedb4c96bbe231a3c622b06e15fdb05cb"> 4747</a></span><a class="code hl_function" href="classllvm_1_1AArch64InstrInfo.html#aedb4c96bbe231a3c622b06e15fdb05cb">AArch64InstrInfo::getSerializableBitmaskMachineOperandTargetFlags</a>()<span class="keyword"> const </span>{</div>
<div class="line"><a id="l04748" name="l04748"></a><span class="lineno"> 4748</span>  <span class="keyword">using namespace </span>AArch64II;</div>
<div class="line"><a id="l04749" name="l04749"></a><span class="lineno"> 4749</span> </div>
<div class="line"><a id="l04750" name="l04750"></a><span class="lineno"> 4750</span>  <span class="keyword">static</span> <span class="keyword">const</span> std::pair&lt;unsigned, const char *&gt; TargetFlags[] = {</div>
<div class="line"><a id="l04751" name="l04751"></a><span class="lineno"> 4751</span>      {MO_COFFSTUB, <span class="stringliteral">&quot;aarch64-coffstub&quot;</span>},</div>
<div class="line"><a id="l04752" name="l04752"></a><span class="lineno"> 4752</span>      {MO_GOT, <span class="stringliteral">&quot;aarch64-got&quot;</span>},   {MO_NC, <span class="stringliteral">&quot;aarch64-nc&quot;</span>},</div>
<div class="line"><a id="l04753" name="l04753"></a><span class="lineno"> 4753</span>      {MO_S, <span class="stringliteral">&quot;aarch64-s&quot;</span>},       {MO_TLS, <span class="stringliteral">&quot;aarch64-tls&quot;</span>},</div>
<div class="line"><a id="l04754" name="l04754"></a><span class="lineno"> 4754</span>      {MO_DLLIMPORT, <span class="stringliteral">&quot;aarch64-dllimport&quot;</span>}};</div>
<div class="line"><a id="l04755" name="l04755"></a><span class="lineno"> 4755</span>  <span class="keywordflow">return</span> <a class="code hl_function" href="namespacellvm.html#a7f17e43606069ef1c8466aa59f86db20">makeArrayRef</a>(TargetFlags);</div>
<div class="line"><a id="l04756" name="l04756"></a><span class="lineno"> 4756</span>}</div>
<div class="line"><a id="l04757" name="l04757"></a><span class="lineno"> 4757</span> </div>
<div class="line"><a id="l04758" name="l04758"></a><span class="lineno"> 4758</span><a class="code hl_class" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;std::pair&lt;MachineMemOperand::Flags, const char *&gt;</a>&gt;</div>
<div class="line"><a id="l04759" name="l04759"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64InstrInfo.html#a74f4174a5d158b611050cdf7abd04b58"> 4759</a></span><a class="code hl_function" href="classllvm_1_1AArch64InstrInfo.html#a74f4174a5d158b611050cdf7abd04b58">AArch64InstrInfo::getSerializableMachineMemOperandTargetFlags</a>()<span class="keyword"> const </span>{</div>
<div class="line"><a id="l04760" name="l04760"></a><span class="lineno"> 4760</span>  <span class="keyword">static</span> <span class="keyword">const</span> std::pair&lt;MachineMemOperand::Flags, const char *&gt; TargetFlags[] =</div>
<div class="line"><a id="l04761" name="l04761"></a><span class="lineno"> 4761</span>      {{<a class="code hl_variable" href="namespacellvm.html#acecb758d131c550fcdf82d6211884138">MOSuppressPair</a>, <span class="stringliteral">&quot;aarch64-suppress-pair&quot;</span>},</div>
<div class="line"><a id="l04762" name="l04762"></a><span class="lineno"> 4762</span>       {<a class="code hl_variable" href="namespacellvm.html#adcbbc11398a037540fd4fbab96e6f6a4">MOStridedAccess</a>, <span class="stringliteral">&quot;aarch64-strided-access&quot;</span>}};</div>
<div class="line"><a id="l04763" name="l04763"></a><span class="lineno"> 4763</span>  <span class="keywordflow">return</span> <a class="code hl_function" href="namespacellvm.html#a7f17e43606069ef1c8466aa59f86db20">makeArrayRef</a>(TargetFlags);</div>
<div class="line"><a id="l04764" name="l04764"></a><span class="lineno"> 4764</span>}</div>
<div class="line"><a id="l04765" name="l04765"></a><span class="lineno"> 4765</span><span class="comment"></span> </div>
<div class="line"><a id="l04766" name="l04766"></a><span class="lineno"> 4766</span><span class="comment">/// Constants defining how certain sequences should be outlined.</span></div>
<div class="line"><a id="l04767" name="l04767"></a><span class="lineno"> 4767</span><span class="comment">/// This encompasses how an outlined function should be called, and what kind of</span></div>
<div class="line"><a id="l04768" name="l04768"></a><span class="lineno"> 4768</span><span class="comment">/// frame should be emitted for that outlined function.</span></div>
<div class="line"><a id="l04769" name="l04769"></a><span class="lineno"> 4769</span><span class="comment">///</span></div>
<div class="line"><a id="l04770" name="l04770"></a><span class="lineno"> 4770</span><span class="comment">/// \p MachineOutlinerDefault implies that the function should be called with</span></div>
<div class="line"><a id="l04771" name="l04771"></a><span class="lineno"> 4771</span><span class="comment">/// a save and restore of LR to the stack.</span></div>
<div class="line"><a id="l04772" name="l04772"></a><span class="lineno"> 4772</span><span class="comment">///</span></div>
<div class="line"><a id="l04773" name="l04773"></a><span class="lineno"> 4773</span><span class="comment">/// That is,</span></div>
<div class="line"><a id="l04774" name="l04774"></a><span class="lineno"> 4774</span><span class="comment">///</span></div>
<div class="line"><a id="l04775" name="l04775"></a><span class="lineno"> 4775</span><span class="comment">/// I1     Save LR                    OUTLINED_FUNCTION:</span></div>
<div class="line"><a id="l04776" name="l04776"></a><span class="lineno"> 4776</span><span class="comment">/// I2 --&gt; BL OUTLINED_FUNCTION       I1</span></div>
<div class="line"><a id="l04777" name="l04777"></a><span class="lineno"> 4777</span><span class="comment">/// I3     Restore LR                 I2</span></div>
<div class="line"><a id="l04778" name="l04778"></a><span class="lineno"> 4778</span><span class="comment">///                                   I3</span></div>
<div class="line"><a id="l04779" name="l04779"></a><span class="lineno"> 4779</span><span class="comment">///                                   RET</span></div>
<div class="line"><a id="l04780" name="l04780"></a><span class="lineno"> 4780</span><span class="comment">///</span></div>
<div class="line"><a id="l04781" name="l04781"></a><span class="lineno"> 4781</span><span class="comment">/// * Call construction overhead: 3 (save + BL + restore)</span></div>
<div class="line"><a id="l04782" name="l04782"></a><span class="lineno"> 4782</span><span class="comment">/// * Frame construction overhead: 1 (ret)</span></div>
<div class="line"><a id="l04783" name="l04783"></a><span class="lineno"> 4783</span><span class="comment">/// * Requires stack fixups? Yes</span></div>
<div class="line"><a id="l04784" name="l04784"></a><span class="lineno"> 4784</span><span class="comment">///</span></div>
<div class="line"><a id="l04785" name="l04785"></a><span class="lineno"> 4785</span><span class="comment">/// \p MachineOutlinerTailCall implies that the function is being created from</span></div>
<div class="line"><a id="l04786" name="l04786"></a><span class="lineno"> 4786</span><span class="comment">/// a sequence of instructions ending in a return.</span></div>
<div class="line"><a id="l04787" name="l04787"></a><span class="lineno"> 4787</span><span class="comment">///</span></div>
<div class="line"><a id="l04788" name="l04788"></a><span class="lineno"> 4788</span><span class="comment">/// That is,</span></div>
<div class="line"><a id="l04789" name="l04789"></a><span class="lineno"> 4789</span><span class="comment">///</span></div>
<div class="line"><a id="l04790" name="l04790"></a><span class="lineno"> 4790</span><span class="comment">/// I1                             OUTLINED_FUNCTION:</span></div>
<div class="line"><a id="l04791" name="l04791"></a><span class="lineno"> 4791</span><span class="comment">/// I2 --&gt; B OUTLINED_FUNCTION     I1</span></div>
<div class="line"><a id="l04792" name="l04792"></a><span class="lineno"> 4792</span><span class="comment">/// RET                            I2</span></div>
<div class="line"><a id="l04793" name="l04793"></a><span class="lineno"> 4793</span><span class="comment">///                                RET</span></div>
<div class="line"><a id="l04794" name="l04794"></a><span class="lineno"> 4794</span><span class="comment">///</span></div>
<div class="line"><a id="l04795" name="l04795"></a><span class="lineno"> 4795</span><span class="comment">/// * Call construction overhead: 1 (B)</span></div>
<div class="line"><a id="l04796" name="l04796"></a><span class="lineno"> 4796</span><span class="comment">/// * Frame construction overhead: 0 (Return included in sequence)</span></div>
<div class="line"><a id="l04797" name="l04797"></a><span class="lineno"> 4797</span><span class="comment">/// * Requires stack fixups? No</span></div>
<div class="line"><a id="l04798" name="l04798"></a><span class="lineno"> 4798</span><span class="comment">///</span></div>
<div class="line"><a id="l04799" name="l04799"></a><span class="lineno"> 4799</span><span class="comment">/// \p MachineOutlinerNoLRSave implies that the function should be called using</span></div>
<div class="line"><a id="l04800" name="l04800"></a><span class="lineno"> 4800</span><span class="comment">/// a BL instruction, but doesn&#39;t require LR to be saved and restored. This</span></div>
<div class="line"><a id="l04801" name="l04801"></a><span class="lineno"> 4801</span><span class="comment">/// happens when LR is known to be dead.</span></div>
<div class="line"><a id="l04802" name="l04802"></a><span class="lineno"> 4802</span><span class="comment">///</span></div>
<div class="line"><a id="l04803" name="l04803"></a><span class="lineno"> 4803</span><span class="comment">/// That is,</span></div>
<div class="line"><a id="l04804" name="l04804"></a><span class="lineno"> 4804</span><span class="comment">///</span></div>
<div class="line"><a id="l04805" name="l04805"></a><span class="lineno"> 4805</span><span class="comment">/// I1                                OUTLINED_FUNCTION:</span></div>
<div class="line"><a id="l04806" name="l04806"></a><span class="lineno"> 4806</span><span class="comment">/// I2 --&gt; BL OUTLINED_FUNCTION       I1</span></div>
<div class="line"><a id="l04807" name="l04807"></a><span class="lineno"> 4807</span><span class="comment">/// I3                                I2</span></div>
<div class="line"><a id="l04808" name="l04808"></a><span class="lineno"> 4808</span><span class="comment">///                                   I3</span></div>
<div class="line"><a id="l04809" name="l04809"></a><span class="lineno"> 4809</span><span class="comment">///                                   RET</span></div>
<div class="line"><a id="l04810" name="l04810"></a><span class="lineno"> 4810</span><span class="comment">///</span></div>
<div class="line"><a id="l04811" name="l04811"></a><span class="lineno"> 4811</span><span class="comment">/// * Call construction overhead: 1 (BL)</span></div>
<div class="line"><a id="l04812" name="l04812"></a><span class="lineno"> 4812</span><span class="comment">/// * Frame construction overhead: 1 (RET)</span></div>
<div class="line"><a id="l04813" name="l04813"></a><span class="lineno"> 4813</span><span class="comment">/// * Requires stack fixups? No</span></div>
<div class="line"><a id="l04814" name="l04814"></a><span class="lineno"> 4814</span><span class="comment">///</span></div>
<div class="line"><a id="l04815" name="l04815"></a><span class="lineno"> 4815</span><span class="comment">/// \p MachineOutlinerThunk implies that the function is being created from</span></div>
<div class="line"><a id="l04816" name="l04816"></a><span class="lineno"> 4816</span><span class="comment">/// a sequence of instructions ending in a call. The outlined function is</span></div>
<div class="line"><a id="l04817" name="l04817"></a><span class="lineno"> 4817</span><span class="comment">/// called with a BL instruction, and the outlined function tail-calls the</span></div>
<div class="line"><a id="l04818" name="l04818"></a><span class="lineno"> 4818</span><span class="comment">/// original call destination.</span></div>
<div class="line"><a id="l04819" name="l04819"></a><span class="lineno"> 4819</span><span class="comment">///</span></div>
<div class="line"><a id="l04820" name="l04820"></a><span class="lineno"> 4820</span><span class="comment">/// That is,</span></div>
<div class="line"><a id="l04821" name="l04821"></a><span class="lineno"> 4821</span><span class="comment">///</span></div>
<div class="line"><a id="l04822" name="l04822"></a><span class="lineno"> 4822</span><span class="comment">/// I1                                OUTLINED_FUNCTION:</span></div>
<div class="line"><a id="l04823" name="l04823"></a><span class="lineno"> 4823</span><span class="comment">/// I2 --&gt; BL OUTLINED_FUNCTION       I1</span></div>
<div class="line"><a id="l04824" name="l04824"></a><span class="lineno"> 4824</span><span class="comment">/// BL f                              I2</span></div>
<div class="line"><a id="l04825" name="l04825"></a><span class="lineno"> 4825</span><span class="comment">///                                   B f</span></div>
<div class="line"><a id="l04826" name="l04826"></a><span class="lineno"> 4826</span><span class="comment">/// * Call construction overhead: 1 (BL)</span></div>
<div class="line"><a id="l04827" name="l04827"></a><span class="lineno"> 4827</span><span class="comment">/// * Frame construction overhead: 0</span></div>
<div class="line"><a id="l04828" name="l04828"></a><span class="lineno"> 4828</span><span class="comment">/// * Requires stack fixups? No</span></div>
<div class="line"><a id="l04829" name="l04829"></a><span class="lineno"> 4829</span><span class="comment">///</span></div>
<div class="line"><a id="l04830" name="l04830"></a><span class="lineno"> 4830</span><span class="comment">/// \p MachineOutlinerRegSave implies that the function should be called with a</span></div>
<div class="line"><a id="l04831" name="l04831"></a><span class="lineno"> 4831</span><span class="comment">/// save and restore of LR to an available register. This allows us to avoid</span></div>
<div class="line"><a id="l04832" name="l04832"></a><span class="lineno"> 4832</span><span class="comment">/// stack fixups. Note that this outlining variant is compatible with the</span></div>
<div class="line"><a id="l04833" name="l04833"></a><span class="lineno"> 4833</span><span class="comment">/// NoLRSave case.</span></div>
<div class="line"><a id="l04834" name="l04834"></a><span class="lineno"> 4834</span><span class="comment">///</span></div>
<div class="line"><a id="l04835" name="l04835"></a><span class="lineno"> 4835</span><span class="comment">/// That is,</span></div>
<div class="line"><a id="l04836" name="l04836"></a><span class="lineno"> 4836</span><span class="comment">///</span></div>
<div class="line"><a id="l04837" name="l04837"></a><span class="lineno"> 4837</span><span class="comment">/// I1     Save LR                    OUTLINED_FUNCTION:</span></div>
<div class="line"><a id="l04838" name="l04838"></a><span class="lineno"> 4838</span><span class="comment">/// I2 --&gt; BL OUTLINED_FUNCTION       I1</span></div>
<div class="line"><a id="l04839" name="l04839"></a><span class="lineno"> 4839</span><span class="comment">/// I3     Restore LR                 I2</span></div>
<div class="line"><a id="l04840" name="l04840"></a><span class="lineno"> 4840</span><span class="comment">///                                   I3</span></div>
<div class="line"><a id="l04841" name="l04841"></a><span class="lineno"> 4841</span><span class="comment">///                                   RET</span></div>
<div class="line"><a id="l04842" name="l04842"></a><span class="lineno"> 4842</span><span class="comment">///</span></div>
<div class="line"><a id="l04843" name="l04843"></a><span class="lineno"> 4843</span><span class="comment">/// * Call construction overhead: 3 (save + BL + restore)</span></div>
<div class="line"><a id="l04844" name="l04844"></a><span class="lineno"> 4844</span><span class="comment">/// * Frame construction overhead: 1 (ret)</span></div>
<div class="line"><a id="l04845" name="l04845"></a><span class="lineno"> 4845</span><span class="comment">/// * Requires stack fixups? No</span></div>
<div class="line"><a id="l04846" name="l04846"></a><span class="lineno"><a class="line" href="AArch64InstrInfo_8cpp.html#ae25253bd68535ed8bdcb98a751098fe4"> 4846</a></span><span class="comment"></span><span class="keyword">enum</span> <a class="code hl_enumeration" href="AArch64InstrInfo_8cpp.html#ae25253bd68535ed8bdcb98a751098fe4">MachineOutlinerClass</a> {</div>
<div class="line"><a id="l04847" name="l04847"></a><span class="lineno"><a class="line" href="AArch64InstrInfo_8cpp.html#ae25253bd68535ed8bdcb98a751098fe4ae6d079724e013e1fd057cf6fcb57675a"> 4847</a></span>  <a class="code hl_enumvalue" href="AArch64InstrInfo_8cpp.html#ae25253bd68535ed8bdcb98a751098fe4ae6d079724e013e1fd057cf6fcb57675a">MachineOutlinerDefault</a>,  <span class="comment">/// Emit a save, restore, call, and return.</span></div>
<div class="line"><a id="l04848" name="l04848"></a><span class="lineno"><a class="line" href="AArch64InstrInfo_8cpp.html#ae25253bd68535ed8bdcb98a751098fe4a0f5f89e2a0973bd42b48aa3ab23bc4a7"> 4848</a></span>  <a class="code hl_enumvalue" href="AArch64InstrInfo_8cpp.html#ae25253bd68535ed8bdcb98a751098fe4a0f5f89e2a0973bd42b48aa3ab23bc4a7">MachineOutlinerTailCall</a>, <span class="comment">/// Only emit a branch.</span></div>
<div class="line"><a id="l04849" name="l04849"></a><span class="lineno"><a class="line" href="AArch64InstrInfo_8cpp.html#ae25253bd68535ed8bdcb98a751098fe4a91f63a4449fb0a4504497465cc2f4c9a"> 4849</a></span>  <a class="code hl_enumvalue" href="AArch64InstrInfo_8cpp.html#ae25253bd68535ed8bdcb98a751098fe4a91f63a4449fb0a4504497465cc2f4c9a">MachineOutlinerNoLRSave</a>, <span class="comment">/// Emit a call and return.</span></div>
<div class="line"><a id="l04850" name="l04850"></a><span class="lineno"><a class="line" href="AArch64InstrInfo_8cpp.html#ae25253bd68535ed8bdcb98a751098fe4ae4ec11c9120413385aef372aaa2a390c"> 4850</a></span>  <a class="code hl_enumvalue" href="AArch64InstrInfo_8cpp.html#ae25253bd68535ed8bdcb98a751098fe4ae4ec11c9120413385aef372aaa2a390c">MachineOutlinerThunk</a>,    <span class="comment">/// Emit a call and tail-call.</span></div>
<div class="line"><a id="l04851" name="l04851"></a><span class="lineno"> 4851</span>  <a class="code hl_enumvalue" href="AArch64InstrInfo_8cpp.html#ae25253bd68535ed8bdcb98a751098fe4a428eb3c2a256781b5e0589b47427e585">MachineOutlinerRegSave</a>   <span class="comment">/// Same as default, but save to a register.</span></div>
<div class="line"><a id="l04852" name="l04852"></a><span class="lineno"><a class="line" href="AArch64InstrInfo_8cpp.html#ae25253bd68535ed8bdcb98a751098fe4a428eb3c2a256781b5e0589b47427e585"> 4852</a></span>};</div>
<div class="line"><a id="l04853" name="l04853"></a><span class="lineno"> 4853</span> </div>
<div class="line"><a id="l04854" name="l04854"></a><span class="lineno"><a class="line" href="AArch64InstrInfo_8cpp.html#ab0b0a572164f8fccd5474cb6babed129"> 4854</a></span><span class="keyword">enum</span> <a class="code hl_enumeration" href="AArch64InstrInfo_8cpp.html#ab0b0a572164f8fccd5474cb6babed129">MachineOutlinerMBBFlags</a> {</div>
<div class="line"><a id="l04855" name="l04855"></a><span class="lineno"><a class="line" href="AArch64InstrInfo_8cpp.html#ab0b0a572164f8fccd5474cb6babed129a4833a7f75545b7500185a9ececd92b08"> 4855</a></span>  <a class="code hl_enumvalue" href="AArch64InstrInfo_8cpp.html#ab0b0a572164f8fccd5474cb6babed129a4833a7f75545b7500185a9ececd92b08">LRUnavailableSomewhere</a> = 0x2,</div>
<div class="line"><a id="l04856" name="l04856"></a><span class="lineno"><a class="line" href="AArch64InstrInfo_8cpp.html#ab0b0a572164f8fccd5474cb6babed129a4f2a846b62b36aa105ec3ddfd151a482"> 4856</a></span>  <a class="code hl_enumvalue" href="AArch64InstrInfo_8cpp.html#ab0b0a572164f8fccd5474cb6babed129a4f2a846b62b36aa105ec3ddfd151a482">HasCalls</a> = 0x4,</div>
<div class="line"><a id="l04857" name="l04857"></a><span class="lineno"> 4857</span>  <a class="code hl_enumvalue" href="AArch64InstrInfo_8cpp.html#ab0b0a572164f8fccd5474cb6babed129ac7d6a08b9442af3460a55305a35fd823">UnsafeRegsDead</a> = 0x8</div>
<div class="line"><a id="l04858" name="l04858"></a><span class="lineno"><a class="line" href="AArch64InstrInfo_8cpp.html#ab0b0a572164f8fccd5474cb6babed129ac7d6a08b9442af3460a55305a35fd823"> 4858</a></span>};</div>
<div class="line"><a id="l04859" name="l04859"></a><span class="lineno"> 4859</span> </div>
<div class="line"><a id="l04860" name="l04860"></a><span class="lineno"> 4860</span><span class="keywordtype">unsigned</span></div>
<div class="line"><a id="l04861" name="l04861"></a><span class="lineno"> 4861</span>AArch64InstrInfo::findRegisterToSaveLRTo(<span class="keyword">const</span> <a class="code hl_struct" href="structllvm_1_1outliner_1_1Candidate.html">outliner::Candidate</a> &amp;<a class="code hl_variable" href="BuiltinGCs_8cpp.html#a694d9607a781d330039787de0726acc0">C</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l04862" name="l04862"></a><span class="lineno"> 4862</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_variable" href="BuiltinGCs_8cpp.html#a694d9607a781d330039787de0726acc0">C</a>.LRUWasSet &amp;&amp; <span class="stringliteral">&quot;LRU wasn&#39;t set?&quot;</span>);</div>
<div class="line"><a id="l04863" name="l04863"></a><span class="lineno"> 4863</span>  <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *MF = <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a694d9607a781d330039787de0726acc0">C</a>.getMF();</div>
<div class="line"><a id="l04864" name="l04864"></a><span class="lineno"> 4864</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1AArch64RegisterInfo.html">AArch64RegisterInfo</a> *ARI = <span class="keyword">static_cast&lt;</span><span class="keyword">const </span><a class="code hl_class" href="classllvm_1_1AArch64RegisterInfo.html">AArch64RegisterInfo</a> *<span class="keyword">&gt;</span>(</div>
<div class="line"><a id="l04865" name="l04865"></a><span class="lineno"> 4865</span>      MF-&gt;<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a3825368aca2bc1550d173660df4da6a6">getSubtarget</a>().<a class="code hl_function" href="classllvm_1_1TargetSubtargetInfo.html#a43c530c830206ecf5ad3359364634c75">getRegisterInfo</a>());</div>
<div class="line"><a id="l04866" name="l04866"></a><span class="lineno"> 4866</span> </div>
<div class="line"><a id="l04867" name="l04867"></a><span class="lineno"> 4867</span>  <span class="comment">// Check if there is an available register across the sequence that we can</span></div>
<div class="line"><a id="l04868" name="l04868"></a><span class="lineno"> 4868</span>  <span class="comment">// use.</span></div>
<div class="line"><a id="l04869" name="l04869"></a><span class="lineno"> 4869</span>  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code hl_enumeration" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a> : AArch64::GPR64RegClass) {</div>
<div class="line"><a id="l04870" name="l04870"></a><span class="lineno"> 4870</span>    <span class="keywordflow">if</span> (!ARI-&gt;<a class="code hl_function" href="classllvm_1_1AArch64RegisterInfo.html#a853e9b05cc48d75ad5c0fcd3f9f3abdb">isReservedReg</a>(*MF, <a class="code hl_enumeration" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>) &amp;&amp;</div>
<div class="line"><a id="l04871" name="l04871"></a><span class="lineno"> 4871</span>        <a class="code hl_enumeration" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a> != AArch64::LR &amp;&amp;  <span class="comment">// LR is not reserved, but don&#39;t use it.</span></div>
<div class="line"><a id="l04872" name="l04872"></a><span class="lineno"> 4872</span>        <a class="code hl_enumeration" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a> != AArch64::X16 &amp;&amp; <span class="comment">// X16 is not guaranteed to be preserved.</span></div>
<div class="line"><a id="l04873" name="l04873"></a><span class="lineno"> 4873</span>        <a class="code hl_enumeration" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a> != AArch64::X17 &amp;&amp; <span class="comment">// Ditto for X17.</span></div>
<div class="line"><a id="l04874" name="l04874"></a><span class="lineno"> 4874</span>        <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a694d9607a781d330039787de0726acc0">C</a>.LRU.available(<a class="code hl_enumeration" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>) &amp;&amp; <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a694d9607a781d330039787de0726acc0">C</a>.UsedInSequence.available(<a class="code hl_enumeration" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>))</div>
<div class="line"><a id="l04875" name="l04875"></a><span class="lineno"> 4875</span>      <span class="keywordflow">return</span> <a class="code hl_enumeration" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>;</div>
<div class="line"><a id="l04876" name="l04876"></a><span class="lineno"> 4876</span>  }</div>
<div class="line"><a id="l04877" name="l04877"></a><span class="lineno"> 4877</span> </div>
<div class="line"><a id="l04878" name="l04878"></a><span class="lineno"> 4878</span>  <span class="comment">// No suitable register. Return 0.</span></div>
<div class="line"><a id="l04879" name="l04879"></a><span class="lineno"> 4879</span>  <span class="keywordflow">return</span> 0u;</div>
<div class="line"><a id="l04880" name="l04880"></a><span class="lineno"> 4880</span>}</div>
<div class="line"><a id="l04881" name="l04881"></a><span class="lineno"> 4881</span> </div>
<div class="line"><a id="l04882" name="l04882"></a><span class="lineno"> 4882</span><a class="code hl_struct" href="structllvm_1_1outliner_1_1OutlinedFunction.html">outliner::OutlinedFunction</a></div>
<div class="line"><a id="l04883" name="l04883"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64InstrInfo.html#ac091833891ee8d22563063570f1cfad0"> 4883</a></span><a class="code hl_function" href="classllvm_1_1AArch64InstrInfo.html#ac091833891ee8d22563063570f1cfad0">AArch64InstrInfo::getOutliningCandidateInfo</a>(</div>
<div class="line"><a id="l04884" name="l04884"></a><span class="lineno"> 4884</span>    std::vector&lt;outliner::Candidate&gt; &amp;RepeatedSequenceLocs)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l04885" name="l04885"></a><span class="lineno"> 4885</span>  <a class="code hl_struct" href="structllvm_1_1outliner_1_1Candidate.html">outliner::Candidate</a> &amp;FirstCand = RepeatedSequenceLocs[0];</div>
<div class="line"><a id="l04886" name="l04886"></a><span class="lineno"> 4886</span>  <span class="keywordtype">unsigned</span> SequenceSize =</div>
<div class="line"><a id="l04887" name="l04887"></a><span class="lineno"> 4887</span>      std::accumulate(FirstCand.<a class="code hl_function" href="structllvm_1_1outliner_1_1Candidate.html#a06d9f413310be5e0abd3354788e951f6">front</a>(), std::next(FirstCand.<a class="code hl_function" href="structllvm_1_1outliner_1_1Candidate.html#af381c8235c8b192a1689816c993dd035">back</a>()), 0,</div>
<div class="line"><a id="l04888" name="l04888"></a><span class="lineno"> 4888</span>                      [<span class="keyword">this</span>](<span class="keywordtype">unsigned</span> Sum, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) {</div>
<div class="line"><a id="l04889" name="l04889"></a><span class="lineno"> 4889</span>                        return Sum + getInstSizeInBytes(MI);</div>
<div class="line"><a id="l04890" name="l04890"></a><span class="lineno"> 4890</span>                      });</div>
<div class="line"><a id="l04891" name="l04891"></a><span class="lineno"> 4891</span> </div>
<div class="line"><a id="l04892" name="l04892"></a><span class="lineno"> 4892</span>  <span class="comment">// Properties about candidate MBBs that hold for all of them.</span></div>
<div class="line"><a id="l04893" name="l04893"></a><span class="lineno"> 4893</span>  <span class="keywordtype">unsigned</span> FlagsSetInAll = 0xF;</div>
<div class="line"><a id="l04894" name="l04894"></a><span class="lineno"> 4894</span> </div>
<div class="line"><a id="l04895" name="l04895"></a><span class="lineno"> 4895</span>  <span class="comment">// Compute liveness information for each candidate, and set FlagsSetInAll.</span></div>
<div class="line"><a id="l04896" name="l04896"></a><span class="lineno"> 4896</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;<a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a> = <a class="code hl_function" href="classllvm_1_1AArch64InstrInfo.html#a616fc69908b11c1c62addae537191ad4">getRegisterInfo</a>();</div>
<div class="line"><a id="l04897" name="l04897"></a><span class="lineno"> 4897</span>  std::for_each(RepeatedSequenceLocs.begin(), RepeatedSequenceLocs.end(),</div>
<div class="line"><a id="l04898" name="l04898"></a><span class="lineno"> 4898</span>                [&amp;FlagsSetInAll](<a class="code hl_struct" href="structllvm_1_1outliner_1_1Candidate.html">outliner::Candidate</a> &amp;<a class="code hl_variable" href="BuiltinGCs_8cpp.html#a694d9607a781d330039787de0726acc0">C</a>) {</div>
<div class="line"><a id="l04899" name="l04899"></a><span class="lineno"> 4899</span>                  FlagsSetInAll &amp;= C.Flags;</div>
<div class="line"><a id="l04900" name="l04900"></a><span class="lineno"> 4900</span>                });</div>
<div class="line"><a id="l04901" name="l04901"></a><span class="lineno"> 4901</span> </div>
<div class="line"><a id="l04902" name="l04902"></a><span class="lineno"> 4902</span>  <span class="comment">// According to the AArch64 Procedure Call Standard, the following are</span></div>
<div class="line"><a id="l04903" name="l04903"></a><span class="lineno"> 4903</span>  <span class="comment">// undefined on entry/exit from a function call:</span></div>
<div class="line"><a id="l04904" name="l04904"></a><span class="lineno"> 4904</span>  <span class="comment">//</span></div>
<div class="line"><a id="l04905" name="l04905"></a><span class="lineno"> 4905</span>  <span class="comment">// * Registers x16, x17, (and thus w16, w17)</span></div>
<div class="line"><a id="l04906" name="l04906"></a><span class="lineno"> 4906</span>  <span class="comment">// * Condition codes (and thus the NZCV register)</span></div>
<div class="line"><a id="l04907" name="l04907"></a><span class="lineno"> 4907</span>  <span class="comment">//</span></div>
<div class="line"><a id="l04908" name="l04908"></a><span class="lineno"> 4908</span>  <span class="comment">// Because if this, we can&#39;t outline any sequence of instructions where</span></div>
<div class="line"><a id="l04909" name="l04909"></a><span class="lineno"> 4909</span>  <span class="comment">// one</span></div>
<div class="line"><a id="l04910" name="l04910"></a><span class="lineno"> 4910</span>  <span class="comment">// of these registers is live into/across it. Thus, we need to delete</span></div>
<div class="line"><a id="l04911" name="l04911"></a><span class="lineno"> 4911</span>  <span class="comment">// those</span></div>
<div class="line"><a id="l04912" name="l04912"></a><span class="lineno"> 4912</span>  <span class="comment">// candidates.</span></div>
<div class="line"><a id="l04913" name="l04913"></a><span class="lineno"> 4913</span>  <span class="keyword">auto</span> CantGuaranteeValueAcrossCall = [&amp;<a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>](<a class="code hl_struct" href="structllvm_1_1outliner_1_1Candidate.html">outliner::Candidate</a> &amp;<a class="code hl_variable" href="BuiltinGCs_8cpp.html#a694d9607a781d330039787de0726acc0">C</a>) {</div>
<div class="line"><a id="l04914" name="l04914"></a><span class="lineno"> 4914</span>    <span class="comment">// If the unsafe registers in this block are all dead, then we don&#39;t need</span></div>
<div class="line"><a id="l04915" name="l04915"></a><span class="lineno"> 4915</span>    <span class="comment">// to compute liveness here.</span></div>
<div class="line"><a id="l04916" name="l04916"></a><span class="lineno"> 4916</span>    <span class="keywordflow">if</span> (<a class="code hl_variable" href="BuiltinGCs_8cpp.html#a694d9607a781d330039787de0726acc0">C</a>.Flags &amp; <a class="code hl_enumvalue" href="AArch64InstrInfo_8cpp.html#ab0b0a572164f8fccd5474cb6babed129ac7d6a08b9442af3460a55305a35fd823">UnsafeRegsDead</a>)</div>
<div class="line"><a id="l04917" name="l04917"></a><span class="lineno"> 4917</span>      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l04918" name="l04918"></a><span class="lineno"> 4918</span>    <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a694d9607a781d330039787de0726acc0">C</a>.initLRU(<a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>);</div>
<div class="line"><a id="l04919" name="l04919"></a><span class="lineno"> 4919</span>    <a class="code hl_class" href="classllvm_1_1LiveRegUnits.html">LiveRegUnits</a> LRU = <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a694d9607a781d330039787de0726acc0">C</a>.LRU;</div>
<div class="line"><a id="l04920" name="l04920"></a><span class="lineno"> 4920</span>    <span class="keywordflow">return</span> (!LRU.<a class="code hl_function" href="classllvm_1_1LiveRegUnits.html#a3996f7c3774880bfe32422602fe34f9c">available</a>(AArch64::W16) || !LRU.<a class="code hl_function" href="classllvm_1_1LiveRegUnits.html#a3996f7c3774880bfe32422602fe34f9c">available</a>(AArch64::W17) ||</div>
<div class="line"><a id="l04921" name="l04921"></a><span class="lineno"> 4921</span>            !LRU.<a class="code hl_function" href="classllvm_1_1LiveRegUnits.html#a3996f7c3774880bfe32422602fe34f9c">available</a>(AArch64::NZCV));</div>
<div class="line"><a id="l04922" name="l04922"></a><span class="lineno"> 4922</span>  };</div>
<div class="line"><a id="l04923" name="l04923"></a><span class="lineno"> 4923</span> </div>
<div class="line"><a id="l04924" name="l04924"></a><span class="lineno"> 4924</span>  <span class="comment">// Are there any candidates where those registers are live?</span></div>
<div class="line"><a id="l04925" name="l04925"></a><span class="lineno"> 4925</span>  <span class="keywordflow">if</span> (!(FlagsSetInAll &amp; <a class="code hl_enumvalue" href="AArch64InstrInfo_8cpp.html#ab0b0a572164f8fccd5474cb6babed129ac7d6a08b9442af3460a55305a35fd823">UnsafeRegsDead</a>)) {</div>
<div class="line"><a id="l04926" name="l04926"></a><span class="lineno"> 4926</span>    <span class="comment">// Erase every candidate that violates the restrictions above. (It could be</span></div>
<div class="line"><a id="l04927" name="l04927"></a><span class="lineno"> 4927</span>    <span class="comment">// true that we have viable candidates, so it&#39;s not worth bailing out in</span></div>
<div class="line"><a id="l04928" name="l04928"></a><span class="lineno"> 4928</span>    <span class="comment">// the case that, say, 1 out of 20 candidates violate the restructions.)</span></div>
<div class="line"><a id="l04929" name="l04929"></a><span class="lineno"> 4929</span>    RepeatedSequenceLocs.erase(std::remove_if(RepeatedSequenceLocs.begin(),</div>
<div class="line"><a id="l04930" name="l04930"></a><span class="lineno"> 4930</span>                                              RepeatedSequenceLocs.end(),</div>
<div class="line"><a id="l04931" name="l04931"></a><span class="lineno"> 4931</span>                                              CantGuaranteeValueAcrossCall),</div>
<div class="line"><a id="l04932" name="l04932"></a><span class="lineno"> 4932</span>                               RepeatedSequenceLocs.end());</div>
<div class="line"><a id="l04933" name="l04933"></a><span class="lineno"> 4933</span> </div>
<div class="line"><a id="l04934" name="l04934"></a><span class="lineno"> 4934</span>    <span class="comment">// If the sequence doesn&#39;t have enough candidates left, then we&#39;re done.</span></div>
<div class="line"><a id="l04935" name="l04935"></a><span class="lineno"> 4935</span>    <span class="keywordflow">if</span> (RepeatedSequenceLocs.size() &lt; 2)</div>
<div class="line"><a id="l04936" name="l04936"></a><span class="lineno"> 4936</span>      <span class="keywordflow">return</span> <a class="code hl_struct" href="structllvm_1_1outliner_1_1OutlinedFunction.html">outliner::OutlinedFunction</a>();</div>
<div class="line"><a id="l04937" name="l04937"></a><span class="lineno"> 4937</span>  }</div>
<div class="line"><a id="l04938" name="l04938"></a><span class="lineno"> 4938</span> </div>
<div class="line"><a id="l04939" name="l04939"></a><span class="lineno"> 4939</span>  <span class="comment">// At this point, we have only &quot;safe&quot; candidates to outline. Figure out</span></div>
<div class="line"><a id="l04940" name="l04940"></a><span class="lineno"> 4940</span>  <span class="comment">// frame + call instruction information.</span></div>
<div class="line"><a id="l04941" name="l04941"></a><span class="lineno"> 4941</span> </div>
<div class="line"><a id="l04942" name="l04942"></a><span class="lineno"> 4942</span>  <span class="keywordtype">unsigned</span> LastInstrOpcode = RepeatedSequenceLocs[0].back()-&gt;getOpcode();</div>
<div class="line"><a id="l04943" name="l04943"></a><span class="lineno"> 4943</span> </div>
<div class="line"><a id="l04944" name="l04944"></a><span class="lineno"> 4944</span>  <span class="comment">// Helper lambda which sets call information for every candidate.</span></div>
<div class="line"><a id="l04945" name="l04945"></a><span class="lineno"> 4945</span>  <span class="keyword">auto</span> SetCandidateCallInfo =</div>
<div class="line"><a id="l04946" name="l04946"></a><span class="lineno"> 4946</span>      [&amp;RepeatedSequenceLocs](<span class="keywordtype">unsigned</span> CallID, <span class="keywordtype">unsigned</span> NumBytesForCall) {</div>
<div class="line"><a id="l04947" name="l04947"></a><span class="lineno"> 4947</span>        <span class="keywordflow">for</span> (<a class="code hl_struct" href="structllvm_1_1outliner_1_1Candidate.html">outliner::Candidate</a> &amp;<a class="code hl_variable" href="BuiltinGCs_8cpp.html#a694d9607a781d330039787de0726acc0">C</a> : RepeatedSequenceLocs)</div>
<div class="line"><a id="l04948" name="l04948"></a><span class="lineno"> 4948</span>          <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a694d9607a781d330039787de0726acc0">C</a>.setCallInfo(CallID, NumBytesForCall);</div>
<div class="line"><a id="l04949" name="l04949"></a><span class="lineno"> 4949</span>      };</div>
<div class="line"><a id="l04950" name="l04950"></a><span class="lineno"> 4950</span> </div>
<div class="line"><a id="l04951" name="l04951"></a><span class="lineno"> 4951</span>  <span class="keywordtype">unsigned</span> FrameID = <a class="code hl_enumvalue" href="AArch64InstrInfo_8cpp.html#ae25253bd68535ed8bdcb98a751098fe4ae6d079724e013e1fd057cf6fcb57675a">MachineOutlinerDefault</a>;</div>
<div class="line"><a id="l04952" name="l04952"></a><span class="lineno"> 4952</span>  <span class="keywordtype">unsigned</span> NumBytesToCreateFrame = 4;</div>
<div class="line"><a id="l04953" name="l04953"></a><span class="lineno"> 4953</span> </div>
<div class="line"><a id="l04954" name="l04954"></a><span class="lineno"> 4954</span>  <span class="keywordtype">bool</span> HasBTI = <a class="code hl_function" href="namespacellvm.html#a61d13d6824ec46c31260a4fd0997eda0">any_of</a>(RepeatedSequenceLocs, [](<a class="code hl_struct" href="structllvm_1_1outliner_1_1Candidate.html">outliner::Candidate</a> &amp;<a class="code hl_variable" href="BuiltinGCs_8cpp.html#a694d9607a781d330039787de0726acc0">C</a>) {</div>
<div class="line"><a id="l04955" name="l04955"></a><span class="lineno"> 4955</span>    <span class="keywordflow">return</span> <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a694d9607a781d330039787de0726acc0">C</a>.getMF()-&gt;<a class="code hl_function" href="Evaluator_8cpp.html#a92efb02157b6836e1232c577d34678d6">getFunction</a>().hasFnAttribute(<span class="stringliteral">&quot;branch-target-enforcement&quot;</span>);</div>
<div class="line"><a id="l04956" name="l04956"></a><span class="lineno"> 4956</span>  });</div>
<div class="line"><a id="l04957" name="l04957"></a><span class="lineno"> 4957</span> </div>
<div class="line"><a id="l04958" name="l04958"></a><span class="lineno"> 4958</span>  <span class="comment">// Returns true if an instructions is safe to fix up, false otherwise.</span></div>
<div class="line"><a id="l04959" name="l04959"></a><span class="lineno"> 4959</span>  <span class="keyword">auto</span> IsSafeToFixup = [<span class="keyword">this</span>, &amp;<a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>](<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) {</div>
<div class="line"><a id="l04960" name="l04960"></a><span class="lineno"> 4960</span>    <span class="keywordflow">if</span> (<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.isCall())</div>
<div class="line"><a id="l04961" name="l04961"></a><span class="lineno"> 4961</span>      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l04962" name="l04962"></a><span class="lineno"> 4962</span> </div>
<div class="line"><a id="l04963" name="l04963"></a><span class="lineno"> 4963</span>    <span class="keywordflow">if</span> (!<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.modifiesRegister(AArch64::SP, &amp;<a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>) &amp;&amp;</div>
<div class="line"><a id="l04964" name="l04964"></a><span class="lineno"> 4964</span>        !<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.readsRegister(AArch64::SP, &amp;<a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>))</div>
<div class="line"><a id="l04965" name="l04965"></a><span class="lineno"> 4965</span>      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l04966" name="l04966"></a><span class="lineno"> 4966</span> </div>
<div class="line"><a id="l04967" name="l04967"></a><span class="lineno"> 4967</span>    <span class="comment">// Any modification of SP will break our code to save/restore LR.</span></div>
<div class="line"><a id="l04968" name="l04968"></a><span class="lineno"> 4968</span>    <span class="comment">// FIXME: We could handle some instructions which add a constant</span></div>
<div class="line"><a id="l04969" name="l04969"></a><span class="lineno"> 4969</span>    <span class="comment">// offset to SP, with a bit more work.</span></div>
<div class="line"><a id="l04970" name="l04970"></a><span class="lineno"> 4970</span>    <span class="keywordflow">if</span> (<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.modifiesRegister(AArch64::SP, &amp;<a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>))</div>
<div class="line"><a id="l04971" name="l04971"></a><span class="lineno"> 4971</span>      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l04972" name="l04972"></a><span class="lineno"> 4972</span> </div>
<div class="line"><a id="l04973" name="l04973"></a><span class="lineno"> 4973</span>    <span class="comment">// At this point, we have a stack instruction that we might need to</span></div>
<div class="line"><a id="l04974" name="l04974"></a><span class="lineno"> 4974</span>    <span class="comment">// fix up. We&#39;ll handle it if it&#39;s a load or store.</span></div>
<div class="line"><a id="l04975" name="l04975"></a><span class="lineno"> 4975</span>    <span class="keywordflow">if</span> (<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.mayLoadOrStore()) {</div>
<div class="line"><a id="l04976" name="l04976"></a><span class="lineno"> 4976</span>      <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *Base; <span class="comment">// Filled with the base operand of MI.</span></div>
<div class="line"><a id="l04977" name="l04977"></a><span class="lineno"> 4977</span>      int64_t Offset;             <span class="comment">// Filled with the offset of MI.</span></div>
<div class="line"><a id="l04978" name="l04978"></a><span class="lineno"> 4978</span> </div>
<div class="line"><a id="l04979" name="l04979"></a><span class="lineno"> 4979</span>      <span class="comment">// Does it allow us to offset the base operand and is the base the</span></div>
<div class="line"><a id="l04980" name="l04980"></a><span class="lineno"> 4980</span>      <span class="comment">// register SP?</span></div>
<div class="line"><a id="l04981" name="l04981"></a><span class="lineno"> 4981</span>      <span class="keywordflow">if</span> (!<a class="code hl_function" href="classllvm_1_1AArch64InstrInfo.html#afdd56180b2e41499346807b9e9cb88e0">getMemOperandWithOffset</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, Base, Offset, &amp;<a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>) || !Base-&gt;<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>() ||</div>
<div class="line"><a id="l04982" name="l04982"></a><span class="lineno"> 4982</span>          Base-&gt;<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>() != AArch64::SP)</div>
<div class="line"><a id="l04983" name="l04983"></a><span class="lineno"> 4983</span>        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l04984" name="l04984"></a><span class="lineno"> 4984</span> </div>
<div class="line"><a id="l04985" name="l04985"></a><span class="lineno"> 4985</span>      <span class="comment">// Find the minimum/maximum offset for this instruction and check</span></div>
<div class="line"><a id="l04986" name="l04986"></a><span class="lineno"> 4986</span>      <span class="comment">// if fixing it up would be in range.</span></div>
<div class="line"><a id="l04987" name="l04987"></a><span class="lineno"> 4987</span>      int64_t MinOffset,</div>
<div class="line"><a id="l04988" name="l04988"></a><span class="lineno"> 4988</span>          MaxOffset;  <span class="comment">// Unscaled offsets for the instruction.</span></div>
<div class="line"><a id="l04989" name="l04989"></a><span class="lineno"> 4989</span>      <span class="keywordtype">unsigned</span> Scale; <span class="comment">// The scale to multiply the offsets by.</span></div>
<div class="line"><a id="l04990" name="l04990"></a><span class="lineno"> 4990</span>      <span class="keywordtype">unsigned</span> DummyWidth;</div>
<div class="line"><a id="l04991" name="l04991"></a><span class="lineno"> 4991</span>      <a class="code hl_function" href="classllvm_1_1AArch64InstrInfo.html#a90a4ab08ffab80a46e6d828f10c49105">getMemOpInfo</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode(), Scale, DummyWidth, MinOffset, MaxOffset);</div>
<div class="line"><a id="l04992" name="l04992"></a><span class="lineno"> 4992</span> </div>
<div class="line"><a id="l04993" name="l04993"></a><span class="lineno"> 4993</span>      Offset += 16; <span class="comment">// Update the offset to what it would be if we outlined.</span></div>
<div class="line"><a id="l04994" name="l04994"></a><span class="lineno"> 4994</span>      <span class="keywordflow">if</span> (Offset &lt; MinOffset * Scale || Offset &gt; MaxOffset * Scale)</div>
<div class="line"><a id="l04995" name="l04995"></a><span class="lineno"> 4995</span>        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l04996" name="l04996"></a><span class="lineno"> 4996</span> </div>
<div class="line"><a id="l04997" name="l04997"></a><span class="lineno"> 4997</span>      <span class="comment">// It&#39;s in range, so we can outline it.</span></div>
<div class="line"><a id="l04998" name="l04998"></a><span class="lineno"> 4998</span>      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l04999" name="l04999"></a><span class="lineno"> 4999</span>    }</div>
<div class="line"><a id="l05000" name="l05000"></a><span class="lineno"> 5000</span> </div>
<div class="line"><a id="l05001" name="l05001"></a><span class="lineno"> 5001</span>    <span class="comment">// FIXME: Add handling for instructions like &quot;add x0, sp, #8&quot;.</span></div>
<div class="line"><a id="l05002" name="l05002"></a><span class="lineno"> 5002</span> </div>
<div class="line"><a id="l05003" name="l05003"></a><span class="lineno"> 5003</span>    <span class="comment">// We can&#39;t fix it up, so don&#39;t outline it.</span></div>
<div class="line"><a id="l05004" name="l05004"></a><span class="lineno"> 5004</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l05005" name="l05005"></a><span class="lineno"> 5005</span>  };</div>
<div class="line"><a id="l05006" name="l05006"></a><span class="lineno"> 5006</span> </div>
<div class="line"><a id="l05007" name="l05007"></a><span class="lineno"> 5007</span>  <span class="comment">// True if it&#39;s possible to fix up each stack instruction in this sequence.</span></div>
<div class="line"><a id="l05008" name="l05008"></a><span class="lineno"> 5008</span>  <span class="comment">// Important for frames/call variants that modify the stack.</span></div>
<div class="line"><a id="l05009" name="l05009"></a><span class="lineno"> 5009</span>  <span class="keywordtype">bool</span> AllStackInstrsSafe = std::all_of(</div>
<div class="line"><a id="l05010" name="l05010"></a><span class="lineno"> 5010</span>      FirstCand.<a class="code hl_function" href="structllvm_1_1outliner_1_1Candidate.html#a06d9f413310be5e0abd3354788e951f6">front</a>(), std::next(FirstCand.<a class="code hl_function" href="structllvm_1_1outliner_1_1Candidate.html#af381c8235c8b192a1689816c993dd035">back</a>()), IsSafeToFixup);</div>
<div class="line"><a id="l05011" name="l05011"></a><span class="lineno"> 5011</span> </div>
<div class="line"><a id="l05012" name="l05012"></a><span class="lineno"> 5012</span>  <span class="comment">// If the last instruction in any candidate is a terminator, then we should</span></div>
<div class="line"><a id="l05013" name="l05013"></a><span class="lineno"> 5013</span>  <span class="comment">// tail call all of the candidates.</span></div>
<div class="line"><a id="l05014" name="l05014"></a><span class="lineno"> 5014</span>  <span class="keywordflow">if</span> (RepeatedSequenceLocs[0].back()-&gt;isTerminator()) {</div>
<div class="line"><a id="l05015" name="l05015"></a><span class="lineno"> 5015</span>    FrameID = <a class="code hl_enumvalue" href="AArch64InstrInfo_8cpp.html#ae25253bd68535ed8bdcb98a751098fe4a0f5f89e2a0973bd42b48aa3ab23bc4a7">MachineOutlinerTailCall</a>;</div>
<div class="line"><a id="l05016" name="l05016"></a><span class="lineno"> 5016</span>    NumBytesToCreateFrame = 0;</div>
<div class="line"><a id="l05017" name="l05017"></a><span class="lineno"> 5017</span>    SetCandidateCallInfo(<a class="code hl_enumvalue" href="AArch64InstrInfo_8cpp.html#ae25253bd68535ed8bdcb98a751098fe4a0f5f89e2a0973bd42b48aa3ab23bc4a7">MachineOutlinerTailCall</a>, 4);</div>
<div class="line"><a id="l05018" name="l05018"></a><span class="lineno"> 5018</span>  }</div>
<div class="line"><a id="l05019" name="l05019"></a><span class="lineno"> 5019</span> </div>
<div class="line"><a id="l05020" name="l05020"></a><span class="lineno"> 5020</span>  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (LastInstrOpcode == AArch64::BL ||</div>
<div class="line"><a id="l05021" name="l05021"></a><span class="lineno"> 5021</span>           (LastInstrOpcode == AArch64::BLR &amp;&amp; !HasBTI)) {</div>
<div class="line"><a id="l05022" name="l05022"></a><span class="lineno"> 5022</span>    <span class="comment">// FIXME: Do we need to check if the code after this uses the value of LR?</span></div>
<div class="line"><a id="l05023" name="l05023"></a><span class="lineno"> 5023</span>    FrameID = <a class="code hl_enumvalue" href="AArch64InstrInfo_8cpp.html#ae25253bd68535ed8bdcb98a751098fe4ae4ec11c9120413385aef372aaa2a390c">MachineOutlinerThunk</a>;</div>
<div class="line"><a id="l05024" name="l05024"></a><span class="lineno"> 5024</span>    NumBytesToCreateFrame = 0;</div>
<div class="line"><a id="l05025" name="l05025"></a><span class="lineno"> 5025</span>    SetCandidateCallInfo(<a class="code hl_enumvalue" href="AArch64InstrInfo_8cpp.html#ae25253bd68535ed8bdcb98a751098fe4ae4ec11c9120413385aef372aaa2a390c">MachineOutlinerThunk</a>, 4);</div>
<div class="line"><a id="l05026" name="l05026"></a><span class="lineno"> 5026</span>  }</div>
<div class="line"><a id="l05027" name="l05027"></a><span class="lineno"> 5027</span> </div>
<div class="line"><a id="l05028" name="l05028"></a><span class="lineno"> 5028</span>  <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l05029" name="l05029"></a><span class="lineno"> 5029</span>    <span class="comment">// We need to decide how to emit calls + frames. We can always emit the same</span></div>
<div class="line"><a id="l05030" name="l05030"></a><span class="lineno"> 5030</span>    <span class="comment">// frame if we don&#39;t need to save to the stack. If we have to save to the</span></div>
<div class="line"><a id="l05031" name="l05031"></a><span class="lineno"> 5031</span>    <span class="comment">// stack, then we need a different frame.</span></div>
<div class="line"><a id="l05032" name="l05032"></a><span class="lineno"> 5032</span>    <span class="keywordtype">unsigned</span> NumBytesNoStackCalls = 0;</div>
<div class="line"><a id="l05033" name="l05033"></a><span class="lineno"> 5033</span>    std::vector&lt;outliner::Candidate&gt; CandidatesWithoutStackFixups;</div>
<div class="line"><a id="l05034" name="l05034"></a><span class="lineno"> 5034</span> </div>
<div class="line"><a id="l05035" name="l05035"></a><span class="lineno"> 5035</span>    <span class="keywordflow">for</span> (<a class="code hl_struct" href="structllvm_1_1outliner_1_1Candidate.html">outliner::Candidate</a> &amp;<a class="code hl_variable" href="BuiltinGCs_8cpp.html#a694d9607a781d330039787de0726acc0">C</a> : RepeatedSequenceLocs) {</div>
<div class="line"><a id="l05036" name="l05036"></a><span class="lineno"> 5036</span>      <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a694d9607a781d330039787de0726acc0">C</a>.initLRU(<a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>);</div>
<div class="line"><a id="l05037" name="l05037"></a><span class="lineno"> 5037</span> </div>
<div class="line"><a id="l05038" name="l05038"></a><span class="lineno"> 5038</span>      <span class="comment">// Is LR available? If so, we don&#39;t need a save.</span></div>
<div class="line"><a id="l05039" name="l05039"></a><span class="lineno"> 5039</span>      <span class="keywordflow">if</span> (<a class="code hl_variable" href="BuiltinGCs_8cpp.html#a694d9607a781d330039787de0726acc0">C</a>.LRU.available(AArch64::LR)) {</div>
<div class="line"><a id="l05040" name="l05040"></a><span class="lineno"> 5040</span>        NumBytesNoStackCalls += 4;</div>
<div class="line"><a id="l05041" name="l05041"></a><span class="lineno"> 5041</span>        <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a694d9607a781d330039787de0726acc0">C</a>.setCallInfo(<a class="code hl_enumvalue" href="AArch64InstrInfo_8cpp.html#ae25253bd68535ed8bdcb98a751098fe4a91f63a4449fb0a4504497465cc2f4c9a">MachineOutlinerNoLRSave</a>, 4);</div>
<div class="line"><a id="l05042" name="l05042"></a><span class="lineno"> 5042</span>        CandidatesWithoutStackFixups.push_back(<a class="code hl_variable" href="BuiltinGCs_8cpp.html#a694d9607a781d330039787de0726acc0">C</a>);</div>
<div class="line"><a id="l05043" name="l05043"></a><span class="lineno"> 5043</span>      }</div>
<div class="line"><a id="l05044" name="l05044"></a><span class="lineno"> 5044</span> </div>
<div class="line"><a id="l05045" name="l05045"></a><span class="lineno"> 5045</span>      <span class="comment">// Is an unused register available? If so, we won&#39;t modify the stack, so</span></div>
<div class="line"><a id="l05046" name="l05046"></a><span class="lineno"> 5046</span>      <span class="comment">// we can outline with the same frame type as those that don&#39;t save LR.</span></div>
<div class="line"><a id="l05047" name="l05047"></a><span class="lineno"> 5047</span>      <span class="keywordflow">else</span> <span class="keywordflow">if</span> (findRegisterToSaveLRTo(<a class="code hl_variable" href="BuiltinGCs_8cpp.html#a694d9607a781d330039787de0726acc0">C</a>)) {</div>
<div class="line"><a id="l05048" name="l05048"></a><span class="lineno"> 5048</span>        NumBytesNoStackCalls += 12;</div>
<div class="line"><a id="l05049" name="l05049"></a><span class="lineno"> 5049</span>        <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a694d9607a781d330039787de0726acc0">C</a>.setCallInfo(<a class="code hl_enumvalue" href="AArch64InstrInfo_8cpp.html#ae25253bd68535ed8bdcb98a751098fe4a428eb3c2a256781b5e0589b47427e585">MachineOutlinerRegSave</a>, 12);</div>
<div class="line"><a id="l05050" name="l05050"></a><span class="lineno"> 5050</span>        CandidatesWithoutStackFixups.push_back(<a class="code hl_variable" href="BuiltinGCs_8cpp.html#a694d9607a781d330039787de0726acc0">C</a>);</div>
<div class="line"><a id="l05051" name="l05051"></a><span class="lineno"> 5051</span>      }</div>
<div class="line"><a id="l05052" name="l05052"></a><span class="lineno"> 5052</span> </div>
<div class="line"><a id="l05053" name="l05053"></a><span class="lineno"> 5053</span>      <span class="comment">// Is SP used in the sequence at all? If not, we don&#39;t have to modify</span></div>
<div class="line"><a id="l05054" name="l05054"></a><span class="lineno"> 5054</span>      <span class="comment">// the stack, so we are guaranteed to get the same frame.</span></div>
<div class="line"><a id="l05055" name="l05055"></a><span class="lineno"> 5055</span>      <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code hl_variable" href="BuiltinGCs_8cpp.html#a694d9607a781d330039787de0726acc0">C</a>.UsedInSequence.available(AArch64::SP)) {</div>
<div class="line"><a id="l05056" name="l05056"></a><span class="lineno"> 5056</span>        NumBytesNoStackCalls += 12;</div>
<div class="line"><a id="l05057" name="l05057"></a><span class="lineno"> 5057</span>        <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a694d9607a781d330039787de0726acc0">C</a>.setCallInfo(<a class="code hl_enumvalue" href="AArch64InstrInfo_8cpp.html#ae25253bd68535ed8bdcb98a751098fe4ae6d079724e013e1fd057cf6fcb57675a">MachineOutlinerDefault</a>, 12);</div>
<div class="line"><a id="l05058" name="l05058"></a><span class="lineno"> 5058</span>        CandidatesWithoutStackFixups.push_back(<a class="code hl_variable" href="BuiltinGCs_8cpp.html#a694d9607a781d330039787de0726acc0">C</a>);</div>
<div class="line"><a id="l05059" name="l05059"></a><span class="lineno"> 5059</span>      }</div>
<div class="line"><a id="l05060" name="l05060"></a><span class="lineno"> 5060</span> </div>
<div class="line"><a id="l05061" name="l05061"></a><span class="lineno"> 5061</span>      <span class="comment">// If we outline this, we need to modify the stack. Pretend we don&#39;t</span></div>
<div class="line"><a id="l05062" name="l05062"></a><span class="lineno"> 5062</span>      <span class="comment">// outline this by saving all of its bytes.</span></div>
<div class="line"><a id="l05063" name="l05063"></a><span class="lineno"> 5063</span>      <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l05064" name="l05064"></a><span class="lineno"> 5064</span>        NumBytesNoStackCalls += SequenceSize;</div>
<div class="line"><a id="l05065" name="l05065"></a><span class="lineno"> 5065</span>      }</div>
<div class="line"><a id="l05066" name="l05066"></a><span class="lineno"> 5066</span>    }</div>
<div class="line"><a id="l05067" name="l05067"></a><span class="lineno"> 5067</span> </div>
<div class="line"><a id="l05068" name="l05068"></a><span class="lineno"> 5068</span>    <span class="comment">// If there are no places where we have to save LR, then note that we</span></div>
<div class="line"><a id="l05069" name="l05069"></a><span class="lineno"> 5069</span>    <span class="comment">// don&#39;t have to update the stack. Otherwise, give every candidate the</span></div>
<div class="line"><a id="l05070" name="l05070"></a><span class="lineno"> 5070</span>    <span class="comment">// default call type, as long as it&#39;s safe to do so.</span></div>
<div class="line"><a id="l05071" name="l05071"></a><span class="lineno"> 5071</span>    <span class="keywordflow">if</span> (!AllStackInstrsSafe ||</div>
<div class="line"><a id="l05072" name="l05072"></a><span class="lineno"> 5072</span>        NumBytesNoStackCalls &lt;= RepeatedSequenceLocs.size() * 12) {</div>
<div class="line"><a id="l05073" name="l05073"></a><span class="lineno"> 5073</span>      RepeatedSequenceLocs = CandidatesWithoutStackFixups;</div>
<div class="line"><a id="l05074" name="l05074"></a><span class="lineno"> 5074</span>      FrameID = <a class="code hl_enumvalue" href="AArch64InstrInfo_8cpp.html#ae25253bd68535ed8bdcb98a751098fe4a91f63a4449fb0a4504497465cc2f4c9a">MachineOutlinerNoLRSave</a>;</div>
<div class="line"><a id="l05075" name="l05075"></a><span class="lineno"> 5075</span>    } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l05076" name="l05076"></a><span class="lineno"> 5076</span>      SetCandidateCallInfo(<a class="code hl_enumvalue" href="AArch64InstrInfo_8cpp.html#ae25253bd68535ed8bdcb98a751098fe4ae6d079724e013e1fd057cf6fcb57675a">MachineOutlinerDefault</a>, 12);</div>
<div class="line"><a id="l05077" name="l05077"></a><span class="lineno"> 5077</span>    }</div>
<div class="line"><a id="l05078" name="l05078"></a><span class="lineno"> 5078</span> </div>
<div class="line"><a id="l05079" name="l05079"></a><span class="lineno"> 5079</span>    <span class="comment">// If we dropped all of the candidates, bail out here.</span></div>
<div class="line"><a id="l05080" name="l05080"></a><span class="lineno"> 5080</span>    <span class="keywordflow">if</span> (RepeatedSequenceLocs.size() &lt; 2) {</div>
<div class="line"><a id="l05081" name="l05081"></a><span class="lineno"> 5081</span>      RepeatedSequenceLocs.clear();</div>
<div class="line"><a id="l05082" name="l05082"></a><span class="lineno"> 5082</span>      <span class="keywordflow">return</span> <a class="code hl_struct" href="structllvm_1_1outliner_1_1OutlinedFunction.html">outliner::OutlinedFunction</a>();</div>
<div class="line"><a id="l05083" name="l05083"></a><span class="lineno"> 5083</span>    }</div>
<div class="line"><a id="l05084" name="l05084"></a><span class="lineno"> 5084</span>  }</div>
<div class="line"><a id="l05085" name="l05085"></a><span class="lineno"> 5085</span> </div>
<div class="line"><a id="l05086" name="l05086"></a><span class="lineno"> 5086</span>  <span class="comment">// Does every candidate&#39;s MBB contain a call? If so, then we might have a call</span></div>
<div class="line"><a id="l05087" name="l05087"></a><span class="lineno"> 5087</span>  <span class="comment">// in the range.</span></div>
<div class="line"><a id="l05088" name="l05088"></a><span class="lineno"> 5088</span>  <span class="keywordflow">if</span> (FlagsSetInAll &amp; MachineOutlinerMBBFlags::HasCalls) {</div>
<div class="line"><a id="l05089" name="l05089"></a><span class="lineno"> 5089</span>    <span class="comment">// Check if the range contains a call. These require a save + restore of the</span></div>
<div class="line"><a id="l05090" name="l05090"></a><span class="lineno"> 5090</span>    <span class="comment">// link register.</span></div>
<div class="line"><a id="l05091" name="l05091"></a><span class="lineno"> 5091</span>    <span class="keywordtype">bool</span> ModStackToSaveLR = <span class="keyword">false</span>;</div>
<div class="line"><a id="l05092" name="l05092"></a><span class="lineno"> 5092</span>    <span class="keywordflow">if</span> (std::any_of(FirstCand.<a class="code hl_function" href="structllvm_1_1outliner_1_1Candidate.html#a06d9f413310be5e0abd3354788e951f6">front</a>(), FirstCand.<a class="code hl_function" href="structllvm_1_1outliner_1_1Candidate.html#af381c8235c8b192a1689816c993dd035">back</a>(),</div>
<div class="line"><a id="l05093" name="l05093"></a><span class="lineno"> 5093</span>                    [](<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) { return MI.isCall(); }))</div>
<div class="line"><a id="l05094" name="l05094"></a><span class="lineno"> 5094</span>      ModStackToSaveLR = <span class="keyword">true</span>;</div>
<div class="line"><a id="l05095" name="l05095"></a><span class="lineno"> 5095</span> </div>
<div class="line"><a id="l05096" name="l05096"></a><span class="lineno"> 5096</span>    <span class="comment">// Handle the last instruction separately. If this is a tail call, then the</span></div>
<div class="line"><a id="l05097" name="l05097"></a><span class="lineno"> 5097</span>    <span class="comment">// last instruction is a call. We don&#39;t want to save + restore in this case.</span></div>
<div class="line"><a id="l05098" name="l05098"></a><span class="lineno"> 5098</span>    <span class="comment">// However, it could be possible that the last instruction is a call without</span></div>
<div class="line"><a id="l05099" name="l05099"></a><span class="lineno"> 5099</span>    <span class="comment">// it being valid to tail call this sequence. We should consider this as</span></div>
<div class="line"><a id="l05100" name="l05100"></a><span class="lineno"> 5100</span>    <span class="comment">// well.</span></div>
<div class="line"><a id="l05101" name="l05101"></a><span class="lineno"> 5101</span>    <span class="keywordflow">else</span> <span class="keywordflow">if</span> (FrameID != <a class="code hl_enumvalue" href="AArch64InstrInfo_8cpp.html#ae25253bd68535ed8bdcb98a751098fe4ae4ec11c9120413385aef372aaa2a390c">MachineOutlinerThunk</a> &amp;&amp;</div>
<div class="line"><a id="l05102" name="l05102"></a><span class="lineno"> 5102</span>             FrameID != <a class="code hl_enumvalue" href="AArch64InstrInfo_8cpp.html#ae25253bd68535ed8bdcb98a751098fe4a0f5f89e2a0973bd42b48aa3ab23bc4a7">MachineOutlinerTailCall</a> &amp;&amp; FirstCand.<a class="code hl_function" href="structllvm_1_1outliner_1_1Candidate.html#af381c8235c8b192a1689816c993dd035">back</a>()-&gt;isCall())</div>
<div class="line"><a id="l05103" name="l05103"></a><span class="lineno"> 5103</span>      ModStackToSaveLR = <span class="keyword">true</span>;</div>
<div class="line"><a id="l05104" name="l05104"></a><span class="lineno"> 5104</span> </div>
<div class="line"><a id="l05105" name="l05105"></a><span class="lineno"> 5105</span>    <span class="keywordflow">if</span> (ModStackToSaveLR) {</div>
<div class="line"><a id="l05106" name="l05106"></a><span class="lineno"> 5106</span>      <span class="comment">// We can&#39;t fix up the stack. Bail out.</span></div>
<div class="line"><a id="l05107" name="l05107"></a><span class="lineno"> 5107</span>      <span class="keywordflow">if</span> (!AllStackInstrsSafe) {</div>
<div class="line"><a id="l05108" name="l05108"></a><span class="lineno"> 5108</span>        RepeatedSequenceLocs.clear();</div>
<div class="line"><a id="l05109" name="l05109"></a><span class="lineno"> 5109</span>        <span class="keywordflow">return</span> <a class="code hl_struct" href="structllvm_1_1outliner_1_1OutlinedFunction.html">outliner::OutlinedFunction</a>();</div>
<div class="line"><a id="l05110" name="l05110"></a><span class="lineno"> 5110</span>      }</div>
<div class="line"><a id="l05111" name="l05111"></a><span class="lineno"> 5111</span> </div>
<div class="line"><a id="l05112" name="l05112"></a><span class="lineno"> 5112</span>      <span class="comment">// Save + restore LR.</span></div>
<div class="line"><a id="l05113" name="l05113"></a><span class="lineno"> 5113</span>      NumBytesToCreateFrame += 8;</div>
<div class="line"><a id="l05114" name="l05114"></a><span class="lineno"> 5114</span>    }</div>
<div class="line"><a id="l05115" name="l05115"></a><span class="lineno"> 5115</span>  }</div>
<div class="line"><a id="l05116" name="l05116"></a><span class="lineno"> 5116</span> </div>
<div class="line"><a id="l05117" name="l05117"></a><span class="lineno"> 5117</span>  <span class="keywordflow">return</span> <a class="code hl_struct" href="structllvm_1_1outliner_1_1OutlinedFunction.html">outliner::OutlinedFunction</a>(RepeatedSequenceLocs, SequenceSize,</div>
<div class="line"><a id="l05118" name="l05118"></a><span class="lineno"> 5118</span>                                    NumBytesToCreateFrame, FrameID);</div>
<div class="line"><a id="l05119" name="l05119"></a><span class="lineno"> 5119</span>}</div>
<div class="line"><a id="l05120" name="l05120"></a><span class="lineno"> 5120</span> </div>
<div class="line"><a id="l05121" name="l05121"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64InstrInfo.html#a8e7ea4a37a21caeb8c336ef3e95f8ee0"> 5121</a></span><span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AArch64InstrInfo.html#a8e7ea4a37a21caeb8c336ef3e95f8ee0">AArch64InstrInfo::isFunctionSafeToOutlineFrom</a>(</div>
<div class="line"><a id="l05122" name="l05122"></a><span class="lineno"> 5122</span>    <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <span class="keywordtype">bool</span> OutlineFromLinkOnceODRs)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l05123" name="l05123"></a><span class="lineno"> 5123</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1Function.html">Function</a> &amp;<a class="code hl_define" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a> = MF.<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a7bbd043f57d1d0ab11080103d057e662">getFunction</a>();</div>
<div class="line"><a id="l05124" name="l05124"></a><span class="lineno"> 5124</span> </div>
<div class="line"><a id="l05125" name="l05125"></a><span class="lineno"> 5125</span>  <span class="comment">// Can F be deduplicated by the linker? If it can, don&#39;t outline from it.</span></div>
<div class="line"><a id="l05126" name="l05126"></a><span class="lineno"> 5126</span>  <span class="keywordflow">if</span> (!OutlineFromLinkOnceODRs &amp;&amp; <a class="code hl_define" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a>.hasLinkOnceODRLinkage())</div>
<div class="line"><a id="l05127" name="l05127"></a><span class="lineno"> 5127</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l05128" name="l05128"></a><span class="lineno"> 5128</span> </div>
<div class="line"><a id="l05129" name="l05129"></a><span class="lineno"> 5129</span>  <span class="comment">// Don&#39;t outline from functions with section markings; the program could</span></div>
<div class="line"><a id="l05130" name="l05130"></a><span class="lineno"> 5130</span>  <span class="comment">// expect that all the code is in the named section.</span></div>
<div class="line"><a id="l05131" name="l05131"></a><span class="lineno"> 5131</span>  <span class="comment">// FIXME: Allow outlining from multiple functions with the same section</span></div>
<div class="line"><a id="l05132" name="l05132"></a><span class="lineno"> 5132</span>  <span class="comment">// marking.</span></div>
<div class="line"><a id="l05133" name="l05133"></a><span class="lineno"> 5133</span>  <span class="keywordflow">if</span> (<a class="code hl_define" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a>.hasSection())</div>
<div class="line"><a id="l05134" name="l05134"></a><span class="lineno"> 5134</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l05135" name="l05135"></a><span class="lineno"> 5135</span> </div>
<div class="line"><a id="l05136" name="l05136"></a><span class="lineno"> 5136</span>  <span class="comment">// Outlining from functions with redzones is unsafe since the outliner may</span></div>
<div class="line"><a id="l05137" name="l05137"></a><span class="lineno"> 5137</span>  <span class="comment">// modify the stack. Check if hasRedZone is true or unknown; if yes, don&#39;t</span></div>
<div class="line"><a id="l05138" name="l05138"></a><span class="lineno"> 5138</span>  <span class="comment">// outline from it.</span></div>
<div class="line"><a id="l05139" name="l05139"></a><span class="lineno"> 5139</span>  <a class="code hl_class" href="classllvm_1_1AArch64FunctionInfo.html">AArch64FunctionInfo</a> *AFI = MF.<a class="code hl_function" href="classllvm_1_1MachineFunction.html#ab7feae1932b436c8630e247166ec42b7">getInfo</a>&lt;<a class="code hl_class" href="classllvm_1_1AArch64FunctionInfo.html">AArch64FunctionInfo</a>&gt;();</div>
<div class="line"><a id="l05140" name="l05140"></a><span class="lineno"> 5140</span>  <span class="keywordflow">if</span> (!AFI || AFI-&gt;<a class="code hl_function" href="classllvm_1_1AArch64FunctionInfo.html#ab402054f83283498842e3db4694557c9">hasRedZone</a>().<a class="code hl_function" href="classllvm_1_1Optional.html#a3213ef934a6c27249671fd594d534b3c">getValueOr</a>(<span class="keyword">true</span>))</div>
<div class="line"><a id="l05141" name="l05141"></a><span class="lineno"> 5141</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l05142" name="l05142"></a><span class="lineno"> 5142</span> </div>
<div class="line"><a id="l05143" name="l05143"></a><span class="lineno"> 5143</span>  <span class="comment">// It&#39;s safe to outline from MF.</span></div>
<div class="line"><a id="l05144" name="l05144"></a><span class="lineno"> 5144</span>  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l05145" name="l05145"></a><span class="lineno"> 5145</span>}</div>
<div class="line"><a id="l05146" name="l05146"></a><span class="lineno"> 5146</span> </div>
<div class="line"><a id="l05147" name="l05147"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64InstrInfo.html#a0d93655abe7a956170573a09a78814ff"> 5147</a></span><span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AArch64InstrInfo.html#a0d93655abe7a956170573a09a78814ff">AArch64InstrInfo::isMBBSafeToOutlineFrom</a>(<a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div>
<div class="line"><a id="l05148" name="l05148"></a><span class="lineno"> 5148</span>                                              <span class="keywordtype">unsigned</span> &amp;Flags)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l05149" name="l05149"></a><span class="lineno"> 5149</span>  <span class="comment">// Check if LR is available through all of the MBB. If it&#39;s not, then set</span></div>
<div class="line"><a id="l05150" name="l05150"></a><span class="lineno"> 5150</span>  <span class="comment">// a flag.</span></div>
<div class="line"><a id="l05151" name="l05151"></a><span class="lineno"> 5151</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(MBB.<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#acf6442108e21e7e5379feb8962de65b7">getParent</a>()-&gt;<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a810234b6b3d223b7c74a4253fcc5ea5e">getRegInfo</a>().<a class="code hl_function" href="classllvm_1_1MachineRegisterInfo.html#a218bf4a49a8808ebb854ec9b89907904">tracksLiveness</a>() &amp;&amp;</div>
<div class="line"><a id="l05152" name="l05152"></a><span class="lineno"> 5152</span>         <span class="stringliteral">&quot;Suitable Machine Function for outlining must track liveness&quot;</span>);</div>
<div class="line"><a id="l05153" name="l05153"></a><span class="lineno"> 5153</span>  <a class="code hl_class" href="classllvm_1_1LiveRegUnits.html">LiveRegUnits</a> LRU(<a class="code hl_function" href="classllvm_1_1AArch64InstrInfo.html#a616fc69908b11c1c62addae537191ad4">getRegisterInfo</a>());</div>
<div class="line"><a id="l05154" name="l05154"></a><span class="lineno"> 5154</span> </div>
<div class="line"><a id="l05155" name="l05155"></a><span class="lineno"> 5155</span>  std::for_each(MBB.<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#ad8c9657cfb03ef2ebf6364ba9d68c127">rbegin</a>(), MBB.<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#a2a25c462b91ac5da41f4ab7edc32b650">rend</a>(),</div>
<div class="line"><a id="l05156" name="l05156"></a><span class="lineno"> 5156</span>                [&amp;LRU](<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) { LRU.accumulate(MI); });</div>
<div class="line"><a id="l05157" name="l05157"></a><span class="lineno"> 5157</span> </div>
<div class="line"><a id="l05158" name="l05158"></a><span class="lineno"> 5158</span>  <span class="comment">// Check if each of the unsafe registers are available...</span></div>
<div class="line"><a id="l05159" name="l05159"></a><span class="lineno"> 5159</span>  <span class="keywordtype">bool</span> W16AvailableInBlock = LRU.<a class="code hl_function" href="classllvm_1_1LiveRegUnits.html#a3996f7c3774880bfe32422602fe34f9c">available</a>(AArch64::W16);</div>
<div class="line"><a id="l05160" name="l05160"></a><span class="lineno"> 5160</span>  <span class="keywordtype">bool</span> W17AvailableInBlock = LRU.<a class="code hl_function" href="classllvm_1_1LiveRegUnits.html#a3996f7c3774880bfe32422602fe34f9c">available</a>(AArch64::W17);</div>
<div class="line"><a id="l05161" name="l05161"></a><span class="lineno"> 5161</span>  <span class="keywordtype">bool</span> NZCVAvailableInBlock = LRU.<a class="code hl_function" href="classllvm_1_1LiveRegUnits.html#a3996f7c3774880bfe32422602fe34f9c">available</a>(AArch64::NZCV);</div>
<div class="line"><a id="l05162" name="l05162"></a><span class="lineno"> 5162</span> </div>
<div class="line"><a id="l05163" name="l05163"></a><span class="lineno"> 5163</span>  <span class="comment">// If all of these are dead (and not live out), we know we don&#39;t have to check</span></div>
<div class="line"><a id="l05164" name="l05164"></a><span class="lineno"> 5164</span>  <span class="comment">// them later.</span></div>
<div class="line"><a id="l05165" name="l05165"></a><span class="lineno"> 5165</span>  <span class="keywordflow">if</span> (W16AvailableInBlock &amp;&amp; W17AvailableInBlock &amp;&amp; NZCVAvailableInBlock)</div>
<div class="line"><a id="l05166" name="l05166"></a><span class="lineno"> 5166</span>    Flags |= MachineOutlinerMBBFlags::UnsafeRegsDead;</div>
<div class="line"><a id="l05167" name="l05167"></a><span class="lineno"> 5167</span> </div>
<div class="line"><a id="l05168" name="l05168"></a><span class="lineno"> 5168</span>  <span class="comment">// Now, add the live outs to the set.</span></div>
<div class="line"><a id="l05169" name="l05169"></a><span class="lineno"> 5169</span>  LRU.<a class="code hl_function" href="classllvm_1_1LiveRegUnits.html#ab4fff7ad3de452b1b1d20de5afd986a3">addLiveOuts</a>(MBB);</div>
<div class="line"><a id="l05170" name="l05170"></a><span class="lineno"> 5170</span> </div>
<div class="line"><a id="l05171" name="l05171"></a><span class="lineno"> 5171</span>  <span class="comment">// If any of these registers is available in the MBB, but also a live out of</span></div>
<div class="line"><a id="l05172" name="l05172"></a><span class="lineno"> 5172</span>  <span class="comment">// the block, then we know outlining is unsafe.</span></div>
<div class="line"><a id="l05173" name="l05173"></a><span class="lineno"> 5173</span>  <span class="keywordflow">if</span> (W16AvailableInBlock &amp;&amp; !LRU.<a class="code hl_function" href="classllvm_1_1LiveRegUnits.html#a3996f7c3774880bfe32422602fe34f9c">available</a>(AArch64::W16))</div>
<div class="line"><a id="l05174" name="l05174"></a><span class="lineno"> 5174</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l05175" name="l05175"></a><span class="lineno"> 5175</span>  <span class="keywordflow">if</span> (W17AvailableInBlock &amp;&amp; !LRU.<a class="code hl_function" href="classllvm_1_1LiveRegUnits.html#a3996f7c3774880bfe32422602fe34f9c">available</a>(AArch64::W17))</div>
<div class="line"><a id="l05176" name="l05176"></a><span class="lineno"> 5176</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l05177" name="l05177"></a><span class="lineno"> 5177</span>  <span class="keywordflow">if</span> (NZCVAvailableInBlock &amp;&amp; !LRU.<a class="code hl_function" href="classllvm_1_1LiveRegUnits.html#a3996f7c3774880bfe32422602fe34f9c">available</a>(AArch64::NZCV))</div>
<div class="line"><a id="l05178" name="l05178"></a><span class="lineno"> 5178</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l05179" name="l05179"></a><span class="lineno"> 5179</span> </div>
<div class="line"><a id="l05180" name="l05180"></a><span class="lineno"> 5180</span>  <span class="comment">// Check if there&#39;s a call inside this MachineBasicBlock. If there is, then</span></div>
<div class="line"><a id="l05181" name="l05181"></a><span class="lineno"> 5181</span>  <span class="comment">// set a flag.</span></div>
<div class="line"><a id="l05182" name="l05182"></a><span class="lineno"> 5182</span>  <span class="keywordflow">if</span> (<a class="code hl_function" href="namespacellvm.html#a61d13d6824ec46c31260a4fd0997eda0">any_of</a>(MBB, [](<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) { <span class="keywordflow">return</span> <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.isCall(); }))</div>
<div class="line"><a id="l05183" name="l05183"></a><span class="lineno"> 5183</span>    Flags |= MachineOutlinerMBBFlags::HasCalls;</div>
<div class="line"><a id="l05184" name="l05184"></a><span class="lineno"> 5184</span> </div>
<div class="line"><a id="l05185" name="l05185"></a><span class="lineno"> 5185</span>  <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *MF = MBB.<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#acf6442108e21e7e5379feb8962de65b7">getParent</a>();</div>
<div class="line"><a id="l05186" name="l05186"></a><span class="lineno"> 5186</span> </div>
<div class="line"><a id="l05187" name="l05187"></a><span class="lineno"> 5187</span>  <span class="comment">// In the event that we outline, we may have to save LR. If there is an</span></div>
<div class="line"><a id="l05188" name="l05188"></a><span class="lineno"> 5188</span>  <span class="comment">// available register in the MBB, then we&#39;ll always save LR there. Check if</span></div>
<div class="line"><a id="l05189" name="l05189"></a><span class="lineno"> 5189</span>  <span class="comment">// this is true.</span></div>
<div class="line"><a id="l05190" name="l05190"></a><span class="lineno"> 5190</span>  <span class="keywordtype">bool</span> CanSaveLR = <span class="keyword">false</span>;</div>
<div class="line"><a id="l05191" name="l05191"></a><span class="lineno"> 5191</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1AArch64RegisterInfo.html">AArch64RegisterInfo</a> *ARI = <span class="keyword">static_cast&lt;</span><span class="keyword">const </span><a class="code hl_class" href="classllvm_1_1AArch64RegisterInfo.html">AArch64RegisterInfo</a> *<span class="keyword">&gt;</span>(</div>
<div class="line"><a id="l05192" name="l05192"></a><span class="lineno"> 5192</span>      MF-&gt;<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a3825368aca2bc1550d173660df4da6a6">getSubtarget</a>().<a class="code hl_function" href="classllvm_1_1TargetSubtargetInfo.html#a43c530c830206ecf5ad3359364634c75">getRegisterInfo</a>());</div>
<div class="line"><a id="l05193" name="l05193"></a><span class="lineno"> 5193</span> </div>
<div class="line"><a id="l05194" name="l05194"></a><span class="lineno"> 5194</span>  <span class="comment">// Check if there is an available register across the sequence that we can</span></div>
<div class="line"><a id="l05195" name="l05195"></a><span class="lineno"> 5195</span>  <span class="comment">// use.</span></div>
<div class="line"><a id="l05196" name="l05196"></a><span class="lineno"> 5196</span>  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> Reg : AArch64::GPR64RegClass) {</div>
<div class="line"><a id="l05197" name="l05197"></a><span class="lineno"> 5197</span>    <span class="keywordflow">if</span> (!ARI-&gt;<a class="code hl_function" href="classllvm_1_1AArch64RegisterInfo.html#a853e9b05cc48d75ad5c0fcd3f9f3abdb">isReservedReg</a>(*MF, Reg) &amp;&amp; Reg != AArch64::LR &amp;&amp;</div>
<div class="line"><a id="l05198" name="l05198"></a><span class="lineno"> 5198</span>        Reg != AArch64::X16 &amp;&amp; Reg != AArch64::X17 &amp;&amp; LRU.<a class="code hl_function" href="classllvm_1_1LiveRegUnits.html#a3996f7c3774880bfe32422602fe34f9c">available</a>(Reg)) {</div>
<div class="line"><a id="l05199" name="l05199"></a><span class="lineno"> 5199</span>      CanSaveLR = <span class="keyword">true</span>;</div>
<div class="line"><a id="l05200" name="l05200"></a><span class="lineno"> 5200</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l05201" name="l05201"></a><span class="lineno"> 5201</span>    }</div>
<div class="line"><a id="l05202" name="l05202"></a><span class="lineno"> 5202</span>  }</div>
<div class="line"><a id="l05203" name="l05203"></a><span class="lineno"> 5203</span> </div>
<div class="line"><a id="l05204" name="l05204"></a><span class="lineno"> 5204</span>  <span class="comment">// Check if we have a register we can save LR to, and if LR was used</span></div>
<div class="line"><a id="l05205" name="l05205"></a><span class="lineno"> 5205</span>  <span class="comment">// somewhere. If both of those things are true, then we need to evaluate the</span></div>
<div class="line"><a id="l05206" name="l05206"></a><span class="lineno"> 5206</span>  <span class="comment">// safety of outlining stack instructions later.</span></div>
<div class="line"><a id="l05207" name="l05207"></a><span class="lineno"> 5207</span>  <span class="keywordflow">if</span> (!CanSaveLR &amp;&amp; !LRU.<a class="code hl_function" href="classllvm_1_1LiveRegUnits.html#a3996f7c3774880bfe32422602fe34f9c">available</a>(AArch64::LR))</div>
<div class="line"><a id="l05208" name="l05208"></a><span class="lineno"> 5208</span>    Flags |= MachineOutlinerMBBFlags::LRUnavailableSomewhere;</div>
<div class="line"><a id="l05209" name="l05209"></a><span class="lineno"> 5209</span> </div>
<div class="line"><a id="l05210" name="l05210"></a><span class="lineno"> 5210</span>  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l05211" name="l05211"></a><span class="lineno"> 5211</span>}</div>
<div class="line"><a id="l05212" name="l05212"></a><span class="lineno"> 5212</span> </div>
<div class="line"><a id="l05213" name="l05213"></a><span class="lineno"> 5213</span><a class="code hl_enumeration" href="namespacellvm_1_1outliner.html#a0765e098fe7aae0f01b60ec890ac1b52">outliner::InstrType</a></div>
<div class="line"><a id="l05214" name="l05214"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64InstrInfo.html#a7b66755cbe9d309216c9cba0088132e2"> 5214</a></span><a class="code hl_function" href="classllvm_1_1AArch64InstrInfo.html#a7b66755cbe9d309216c9cba0088132e2">AArch64InstrInfo::getOutliningType</a>(<a class="code hl_class" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> &amp;MIT,</div>
<div class="line"><a id="l05215" name="l05215"></a><span class="lineno"> 5215</span>                                   <span class="keywordtype">unsigned</span> Flags)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l05216" name="l05216"></a><span class="lineno"> 5216</span>  <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a> = *MIT;</div>
<div class="line"><a id="l05217" name="l05217"></a><span class="lineno"> 5217</span>  <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getParent();</div>
<div class="line"><a id="l05218" name="l05218"></a><span class="lineno"> 5218</span>  <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *MF = MBB-&gt;<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#acf6442108e21e7e5379feb8962de65b7">getParent</a>();</div>
<div class="line"><a id="l05219" name="l05219"></a><span class="lineno"> 5219</span>  <a class="code hl_class" href="classllvm_1_1AArch64FunctionInfo.html">AArch64FunctionInfo</a> *FuncInfo = MF-&gt;<a class="code hl_function" href="classllvm_1_1MachineFunction.html#ab7feae1932b436c8630e247166ec42b7">getInfo</a>&lt;<a class="code hl_class" href="classllvm_1_1AArch64FunctionInfo.html">AArch64FunctionInfo</a>&gt;();</div>
<div class="line"><a id="l05220" name="l05220"></a><span class="lineno"> 5220</span> </div>
<div class="line"><a id="l05221" name="l05221"></a><span class="lineno"> 5221</span>  <span class="comment">// Don&#39;t outline LOHs.</span></div>
<div class="line"><a id="l05222" name="l05222"></a><span class="lineno"> 5222</span>  <span class="keywordflow">if</span> (FuncInfo-&gt;<a class="code hl_function" href="classllvm_1_1AArch64FunctionInfo.html#a6ad1c8eb92bcb0cc7e14c2ebd5a2b1dc">getLOHRelated</a>().<a class="code hl_function" href="classllvm_1_1SmallPtrSetImpl.html#a1f475b0df44ebd7169e720fa1bf9169e">count</a>(&amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>))</div>
<div class="line"><a id="l05223" name="l05223"></a><span class="lineno"> 5223</span>    <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="namespacellvm_1_1outliner.html#a0765e098fe7aae0f01b60ec890ac1b52a795f5ad85ed392b65a70b46dacaeef34">outliner::InstrType::Illegal</a>;</div>
<div class="line"><a id="l05224" name="l05224"></a><span class="lineno"> 5224</span> </div>
<div class="line"><a id="l05225" name="l05225"></a><span class="lineno"> 5225</span>  <span class="comment">// Don&#39;t allow debug values to impact outlining type.</span></div>
<div class="line"><a id="l05226" name="l05226"></a><span class="lineno"> 5226</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.isDebugInstr() || <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.isIndirectDebugValue())</div>
<div class="line"><a id="l05227" name="l05227"></a><span class="lineno"> 5227</span>    <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="namespacellvm_1_1outliner.html#a0765e098fe7aae0f01b60ec890ac1b52add798e74afcdf046a9a39e477261ab0e">outliner::InstrType::Invisible</a>;</div>
<div class="line"><a id="l05228" name="l05228"></a><span class="lineno"> 5228</span> </div>
<div class="line"><a id="l05229" name="l05229"></a><span class="lineno"> 5229</span>  <span class="comment">// At this point, KILL instructions don&#39;t really tell us much so we can go</span></div>
<div class="line"><a id="l05230" name="l05230"></a><span class="lineno"> 5230</span>  <span class="comment">// ahead and skip over them.</span></div>
<div class="line"><a id="l05231" name="l05231"></a><span class="lineno"> 5231</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.isKill())</div>
<div class="line"><a id="l05232" name="l05232"></a><span class="lineno"> 5232</span>    <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="namespacellvm_1_1outliner.html#a0765e098fe7aae0f01b60ec890ac1b52add798e74afcdf046a9a39e477261ab0e">outliner::InstrType::Invisible</a>;</div>
<div class="line"><a id="l05233" name="l05233"></a><span class="lineno"> 5233</span> </div>
<div class="line"><a id="l05234" name="l05234"></a><span class="lineno"> 5234</span>  <span class="comment">// Is this a terminator for a basic block?</span></div>
<div class="line"><a id="l05235" name="l05235"></a><span class="lineno"> 5235</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.isTerminator()) {</div>
<div class="line"><a id="l05236" name="l05236"></a><span class="lineno"> 5236</span> </div>
<div class="line"><a id="l05237" name="l05237"></a><span class="lineno"> 5237</span>    <span class="comment">// Is this the end of a function?</span></div>
<div class="line"><a id="l05238" name="l05238"></a><span class="lineno"> 5238</span>    <span class="keywordflow">if</span> (<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getParent()-&gt;succ_empty())</div>
<div class="line"><a id="l05239" name="l05239"></a><span class="lineno"> 5239</span>      <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="namespacellvm_1_1outliner.html#a0765e098fe7aae0f01b60ec890ac1b52a5b2760b5bb9cc62190d2ddfe563776b9">outliner::InstrType::Legal</a>;</div>
<div class="line"><a id="l05240" name="l05240"></a><span class="lineno"> 5240</span> </div>
<div class="line"><a id="l05241" name="l05241"></a><span class="lineno"> 5241</span>    <span class="comment">// It&#39;s not, so don&#39;t outline it.</span></div>
<div class="line"><a id="l05242" name="l05242"></a><span class="lineno"> 5242</span>    <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="namespacellvm_1_1outliner.html#a0765e098fe7aae0f01b60ec890ac1b52a795f5ad85ed392b65a70b46dacaeef34">outliner::InstrType::Illegal</a>;</div>
<div class="line"><a id="l05243" name="l05243"></a><span class="lineno"> 5243</span>  }</div>
<div class="line"><a id="l05244" name="l05244"></a><span class="lineno"> 5244</span> </div>
<div class="line"><a id="l05245" name="l05245"></a><span class="lineno"> 5245</span>  <span class="comment">// Make sure none of the operands are un-outlinable.</span></div>
<div class="line"><a id="l05246" name="l05246"></a><span class="lineno"> 5246</span>  <span class="keywordflow">for</span> (<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MOP : <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.operands()) {</div>
<div class="line"><a id="l05247" name="l05247"></a><span class="lineno"> 5247</span>    <span class="keywordflow">if</span> (MOP.isCPI() || MOP.isJTI() || MOP.isCFIIndex() || MOP.isFI() ||</div>
<div class="line"><a id="l05248" name="l05248"></a><span class="lineno"> 5248</span>        MOP.isTargetIndex())</div>
<div class="line"><a id="l05249" name="l05249"></a><span class="lineno"> 5249</span>      <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="namespacellvm_1_1outliner.html#a0765e098fe7aae0f01b60ec890ac1b52a795f5ad85ed392b65a70b46dacaeef34">outliner::InstrType::Illegal</a>;</div>
<div class="line"><a id="l05250" name="l05250"></a><span class="lineno"> 5250</span> </div>
<div class="line"><a id="l05251" name="l05251"></a><span class="lineno"> 5251</span>    <span class="comment">// If it uses LR or W30 explicitly, then don&#39;t touch it.</span></div>
<div class="line"><a id="l05252" name="l05252"></a><span class="lineno"> 5252</span>    <span class="keywordflow">if</span> (MOP.isReg() &amp;&amp; !MOP.isImplicit() &amp;&amp;</div>
<div class="line"><a id="l05253" name="l05253"></a><span class="lineno"> 5253</span>        (MOP.getReg() == AArch64::LR || MOP.getReg() == AArch64::W30))</div>
<div class="line"><a id="l05254" name="l05254"></a><span class="lineno"> 5254</span>      <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="namespacellvm_1_1outliner.html#a0765e098fe7aae0f01b60ec890ac1b52a795f5ad85ed392b65a70b46dacaeef34">outliner::InstrType::Illegal</a>;</div>
<div class="line"><a id="l05255" name="l05255"></a><span class="lineno"> 5255</span>  }</div>
<div class="line"><a id="l05256" name="l05256"></a><span class="lineno"> 5256</span> </div>
<div class="line"><a id="l05257" name="l05257"></a><span class="lineno"> 5257</span>  <span class="comment">// Special cases for instructions that can always be outlined, but will fail</span></div>
<div class="line"><a id="l05258" name="l05258"></a><span class="lineno"> 5258</span>  <span class="comment">// the later tests. e.g, ADRPs, which are PC-relative use LR, but can always</span></div>
<div class="line"><a id="l05259" name="l05259"></a><span class="lineno"> 5259</span>  <span class="comment">// be outlined because they don&#39;t require a *specific* value to be in LR.</span></div>
<div class="line"><a id="l05260" name="l05260"></a><span class="lineno"> 5260</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode() == AArch64::ADRP)</div>
<div class="line"><a id="l05261" name="l05261"></a><span class="lineno"> 5261</span>    <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="namespacellvm_1_1outliner.html#a0765e098fe7aae0f01b60ec890ac1b52a5b2760b5bb9cc62190d2ddfe563776b9">outliner::InstrType::Legal</a>;</div>
<div class="line"><a id="l05262" name="l05262"></a><span class="lineno"> 5262</span> </div>
<div class="line"><a id="l05263" name="l05263"></a><span class="lineno"> 5263</span>  <span class="comment">// If MI is a call we might be able to outline it. We don&#39;t want to outline</span></div>
<div class="line"><a id="l05264" name="l05264"></a><span class="lineno"> 5264</span>  <span class="comment">// any calls that rely on the position of items on the stack. When we outline</span></div>
<div class="line"><a id="l05265" name="l05265"></a><span class="lineno"> 5265</span>  <span class="comment">// something containing a call, we have to emit a save and restore of LR in</span></div>
<div class="line"><a id="l05266" name="l05266"></a><span class="lineno"> 5266</span>  <span class="comment">// the outlined function. Currently, this always happens by saving LR to the</span></div>
<div class="line"><a id="l05267" name="l05267"></a><span class="lineno"> 5267</span>  <span class="comment">// stack. Thus, if we outline, say, half the parameters for a function call</span></div>
<div class="line"><a id="l05268" name="l05268"></a><span class="lineno"> 5268</span>  <span class="comment">// plus the call, then we&#39;ll break the callee&#39;s expectations for the layout</span></div>
<div class="line"><a id="l05269" name="l05269"></a><span class="lineno"> 5269</span>  <span class="comment">// of the stack.</span></div>
<div class="line"><a id="l05270" name="l05270"></a><span class="lineno"> 5270</span>  <span class="comment">//</span></div>
<div class="line"><a id="l05271" name="l05271"></a><span class="lineno"> 5271</span>  <span class="comment">// FIXME: Allow calls to functions which construct a stack frame, as long</span></div>
<div class="line"><a id="l05272" name="l05272"></a><span class="lineno"> 5272</span>  <span class="comment">// as they don&#39;t access arguments on the stack.</span></div>
<div class="line"><a id="l05273" name="l05273"></a><span class="lineno"> 5273</span>  <span class="comment">// FIXME: Figure out some way to analyze functions defined in other modules.</span></div>
<div class="line"><a id="l05274" name="l05274"></a><span class="lineno"> 5274</span>  <span class="comment">// We should be able to compute the memory usage based on the IR calling</span></div>
<div class="line"><a id="l05275" name="l05275"></a><span class="lineno"> 5275</span>  <span class="comment">// convention, even if we can&#39;t see the definition.</span></div>
<div class="line"><a id="l05276" name="l05276"></a><span class="lineno"> 5276</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.isCall()) {</div>
<div class="line"><a id="l05277" name="l05277"></a><span class="lineno"> 5277</span>    <span class="comment">// Get the function associated with the call. Look at each operand and find</span></div>
<div class="line"><a id="l05278" name="l05278"></a><span class="lineno"> 5278</span>    <span class="comment">// the one that represents the callee and get its name.</span></div>
<div class="line"><a id="l05279" name="l05279"></a><span class="lineno"> 5279</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1Function.html">Function</a> *<a class="code hl_variable" href="AMDGPULibCalls_8cpp.html#a537c835c34f0b44b6ad2696643754390">Callee</a> = <span class="keyword">nullptr</span>;</div>
<div class="line"><a id="l05280" name="l05280"></a><span class="lineno"> 5280</span>    <span class="keywordflow">for</span> (<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MOP : <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.operands()) {</div>
<div class="line"><a id="l05281" name="l05281"></a><span class="lineno"> 5281</span>      <span class="keywordflow">if</span> (MOP.isGlobal()) {</div>
<div class="line"><a id="l05282" name="l05282"></a><span class="lineno"> 5282</span>        <a class="code hl_variable" href="AMDGPULibCalls_8cpp.html#a537c835c34f0b44b6ad2696643754390">Callee</a> = dyn_cast&lt;Function&gt;(MOP.getGlobal());</div>
<div class="line"><a id="l05283" name="l05283"></a><span class="lineno"> 5283</span>        <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l05284" name="l05284"></a><span class="lineno"> 5284</span>      }</div>
<div class="line"><a id="l05285" name="l05285"></a><span class="lineno"> 5285</span>    }</div>
<div class="line"><a id="l05286" name="l05286"></a><span class="lineno"> 5286</span> </div>
<div class="line"><a id="l05287" name="l05287"></a><span class="lineno"> 5287</span>    <span class="comment">// Never outline calls to mcount.  There isn&#39;t any rule that would require</span></div>
<div class="line"><a id="l05288" name="l05288"></a><span class="lineno"> 5288</span>    <span class="comment">// this, but the Linux kernel&#39;s &quot;ftrace&quot; feature depends on it.</span></div>
<div class="line"><a id="l05289" name="l05289"></a><span class="lineno"> 5289</span>    <span class="keywordflow">if</span> (<a class="code hl_variable" href="AMDGPULibCalls_8cpp.html#a537c835c34f0b44b6ad2696643754390">Callee</a> &amp;&amp; <a class="code hl_variable" href="AMDGPULibCalls_8cpp.html#a537c835c34f0b44b6ad2696643754390">Callee</a>-&gt;getName() == <span class="stringliteral">&quot;\01_mcount&quot;</span>)</div>
<div class="line"><a id="l05290" name="l05290"></a><span class="lineno"> 5290</span>      <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="namespacellvm_1_1outliner.html#a0765e098fe7aae0f01b60ec890ac1b52a795f5ad85ed392b65a70b46dacaeef34">outliner::InstrType::Illegal</a>;</div>
<div class="line"><a id="l05291" name="l05291"></a><span class="lineno"> 5291</span> </div>
<div class="line"><a id="l05292" name="l05292"></a><span class="lineno"> 5292</span>    <span class="comment">// If we don&#39;t know anything about the callee, assume it depends on the</span></div>
<div class="line"><a id="l05293" name="l05293"></a><span class="lineno"> 5293</span>    <span class="comment">// stack layout of the caller. In that case, it&#39;s only legal to outline</span></div>
<div class="line"><a id="l05294" name="l05294"></a><span class="lineno"> 5294</span>    <span class="comment">// as a tail-call.  Whitelist the call instructions we know about so we</span></div>
<div class="line"><a id="l05295" name="l05295"></a><span class="lineno"> 5295</span>    <span class="comment">// don&#39;t get unexpected results with call pseudo-instructions.</span></div>
<div class="line"><a id="l05296" name="l05296"></a><span class="lineno"> 5296</span>    <span class="keyword">auto</span> UnknownCallOutlineType = <a class="code hl_enumvalue" href="namespacellvm_1_1outliner.html#a0765e098fe7aae0f01b60ec890ac1b52a795f5ad85ed392b65a70b46dacaeef34">outliner::InstrType::Illegal</a>;</div>
<div class="line"><a id="l05297" name="l05297"></a><span class="lineno"> 5297</span>    <span class="keywordflow">if</span> (<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode() == AArch64::BLR || <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode() == AArch64::BL)</div>
<div class="line"><a id="l05298" name="l05298"></a><span class="lineno"> 5298</span>      UnknownCallOutlineType = <a class="code hl_enumvalue" href="namespacellvm_1_1outliner.html#a0765e098fe7aae0f01b60ec890ac1b52a6adc06fdab039cdbfaaeda00060c5e63">outliner::InstrType::LegalTerminator</a>;</div>
<div class="line"><a id="l05299" name="l05299"></a><span class="lineno"> 5299</span> </div>
<div class="line"><a id="l05300" name="l05300"></a><span class="lineno"> 5300</span>    <span class="keywordflow">if</span> (!<a class="code hl_variable" href="AMDGPULibCalls_8cpp.html#a537c835c34f0b44b6ad2696643754390">Callee</a>)</div>
<div class="line"><a id="l05301" name="l05301"></a><span class="lineno"> 5301</span>      <span class="keywordflow">return</span> UnknownCallOutlineType;</div>
<div class="line"><a id="l05302" name="l05302"></a><span class="lineno"> 5302</span> </div>
<div class="line"><a id="l05303" name="l05303"></a><span class="lineno"> 5303</span>    <span class="comment">// We have a function we have information about. Check it if it&#39;s something</span></div>
<div class="line"><a id="l05304" name="l05304"></a><span class="lineno"> 5304</span>    <span class="comment">// can safely outline.</span></div>
<div class="line"><a id="l05305" name="l05305"></a><span class="lineno"> 5305</span>    <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *CalleeMF = MF-&gt;<a class="code hl_function" href="classllvm_1_1MachineFunction.html#aaa396f0cff0b79f6337f2aff14c77308">getMMI</a>().<a class="code hl_function" href="classllvm_1_1MachineModuleInfo.html#ac1a4ac2dc30f53dff05d2c7b2d8ebaef">getMachineFunction</a>(*<a class="code hl_variable" href="AMDGPULibCalls_8cpp.html#a537c835c34f0b44b6ad2696643754390">Callee</a>);</div>
<div class="line"><a id="l05306" name="l05306"></a><span class="lineno"> 5306</span> </div>
<div class="line"><a id="l05307" name="l05307"></a><span class="lineno"> 5307</span>    <span class="comment">// We don&#39;t know what&#39;s going on with the callee at all. Don&#39;t touch it.</span></div>
<div class="line"><a id="l05308" name="l05308"></a><span class="lineno"> 5308</span>    <span class="keywordflow">if</span> (!CalleeMF)</div>
<div class="line"><a id="l05309" name="l05309"></a><span class="lineno"> 5309</span>      <span class="keywordflow">return</span> UnknownCallOutlineType;</div>
<div class="line"><a id="l05310" name="l05310"></a><span class="lineno"> 5310</span> </div>
<div class="line"><a id="l05311" name="l05311"></a><span class="lineno"> 5311</span>    <span class="comment">// Check if we know anything about the callee saves on the function. If we</span></div>
<div class="line"><a id="l05312" name="l05312"></a><span class="lineno"> 5312</span>    <span class="comment">// don&#39;t, then don&#39;t touch it, since that implies that we haven&#39;t</span></div>
<div class="line"><a id="l05313" name="l05313"></a><span class="lineno"> 5313</span>    <span class="comment">// computed anything about its stack frame yet.</span></div>
<div class="line"><a id="l05314" name="l05314"></a><span class="lineno"> 5314</span>    <a class="code hl_class" href="classllvm_1_1MachineFrameInfo.html">MachineFrameInfo</a> &amp;MFI = CalleeMF-&gt;<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a54f334a9c8ca6d105eae383ae87e4524">getFrameInfo</a>();</div>
<div class="line"><a id="l05315" name="l05315"></a><span class="lineno"> 5315</span>    <span class="keywordflow">if</span> (!MFI.<a class="code hl_function" href="classllvm_1_1MachineFrameInfo.html#a81504f733d0491a446a16ef1ba0a5c2a">isCalleeSavedInfoValid</a>() || MFI.<a class="code hl_function" href="classllvm_1_1MachineFrameInfo.html#a14c39a24bf6ebbe339ae8a453c7fdd11">getStackSize</a>() &gt; 0 ||</div>
<div class="line"><a id="l05316" name="l05316"></a><span class="lineno"> 5316</span>        MFI.<a class="code hl_function" href="classllvm_1_1MachineFrameInfo.html#ab4b44bc5aa744df4f8b70f971e8dcbf1">getNumObjects</a>() &gt; 0)</div>
<div class="line"><a id="l05317" name="l05317"></a><span class="lineno"> 5317</span>      <span class="keywordflow">return</span> UnknownCallOutlineType;</div>
<div class="line"><a id="l05318" name="l05318"></a><span class="lineno"> 5318</span> </div>
<div class="line"><a id="l05319" name="l05319"></a><span class="lineno"> 5319</span>    <span class="comment">// At this point, we can say that CalleeMF ought to not pass anything on the</span></div>
<div class="line"><a id="l05320" name="l05320"></a><span class="lineno"> 5320</span>    <span class="comment">// stack. Therefore, we can outline it.</span></div>
<div class="line"><a id="l05321" name="l05321"></a><span class="lineno"> 5321</span>    <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="namespacellvm_1_1outliner.html#a0765e098fe7aae0f01b60ec890ac1b52a5b2760b5bb9cc62190d2ddfe563776b9">outliner::InstrType::Legal</a>;</div>
<div class="line"><a id="l05322" name="l05322"></a><span class="lineno"> 5322</span>  }</div>
<div class="line"><a id="l05323" name="l05323"></a><span class="lineno"> 5323</span> </div>
<div class="line"><a id="l05324" name="l05324"></a><span class="lineno"> 5324</span>  <span class="comment">// Don&#39;t outline positions.</span></div>
<div class="line"><a id="l05325" name="l05325"></a><span class="lineno"> 5325</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.isPosition())</div>
<div class="line"><a id="l05326" name="l05326"></a><span class="lineno"> 5326</span>    <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="namespacellvm_1_1outliner.html#a0765e098fe7aae0f01b60ec890ac1b52a795f5ad85ed392b65a70b46dacaeef34">outliner::InstrType::Illegal</a>;</div>
<div class="line"><a id="l05327" name="l05327"></a><span class="lineno"> 5327</span> </div>
<div class="line"><a id="l05328" name="l05328"></a><span class="lineno"> 5328</span>  <span class="comment">// Don&#39;t touch the link register or W30.</span></div>
<div class="line"><a id="l05329" name="l05329"></a><span class="lineno"> 5329</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.readsRegister(AArch64::W30, &amp;<a class="code hl_function" href="classllvm_1_1AArch64InstrInfo.html#a616fc69908b11c1c62addae537191ad4">getRegisterInfo</a>()) ||</div>
<div class="line"><a id="l05330" name="l05330"></a><span class="lineno"> 5330</span>      <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.modifiesRegister(AArch64::W30, &amp;<a class="code hl_function" href="classllvm_1_1AArch64InstrInfo.html#a616fc69908b11c1c62addae537191ad4">getRegisterInfo</a>()))</div>
<div class="line"><a id="l05331" name="l05331"></a><span class="lineno"> 5331</span>    <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="namespacellvm_1_1outliner.html#a0765e098fe7aae0f01b60ec890ac1b52a795f5ad85ed392b65a70b46dacaeef34">outliner::InstrType::Illegal</a>;</div>
<div class="line"><a id="l05332" name="l05332"></a><span class="lineno"> 5332</span> </div>
<div class="line"><a id="l05333" name="l05333"></a><span class="lineno"> 5333</span>  <span class="comment">// Don&#39;t outline BTI instructions, because that will prevent the outlining</span></div>
<div class="line"><a id="l05334" name="l05334"></a><span class="lineno"> 5334</span>  <span class="comment">// site from being indirectly callable.</span></div>
<div class="line"><a id="l05335" name="l05335"></a><span class="lineno"> 5335</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode() == AArch64::HINT) {</div>
<div class="line"><a id="l05336" name="l05336"></a><span class="lineno"> 5336</span>    int64_t Imm = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getImm();</div>
<div class="line"><a id="l05337" name="l05337"></a><span class="lineno"> 5337</span>    <span class="keywordflow">if</span> (Imm == 32 || Imm == 34 || Imm == 36 || Imm == 38)</div>
<div class="line"><a id="l05338" name="l05338"></a><span class="lineno"> 5338</span>      <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="namespacellvm_1_1outliner.html#a0765e098fe7aae0f01b60ec890ac1b52a795f5ad85ed392b65a70b46dacaeef34">outliner::InstrType::Illegal</a>;</div>
<div class="line"><a id="l05339" name="l05339"></a><span class="lineno"> 5339</span>  }</div>
<div class="line"><a id="l05340" name="l05340"></a><span class="lineno"> 5340</span> </div>
<div class="line"><a id="l05341" name="l05341"></a><span class="lineno"> 5341</span>  <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="namespacellvm_1_1outliner.html#a0765e098fe7aae0f01b60ec890ac1b52a5b2760b5bb9cc62190d2ddfe563776b9">outliner::InstrType::Legal</a>;</div>
<div class="line"><a id="l05342" name="l05342"></a><span class="lineno"> 5342</span>}</div>
<div class="line"><a id="l05343" name="l05343"></a><span class="lineno"> 5343</span> </div>
<div class="line"><a id="l05344" name="l05344"></a><span class="lineno"> 5344</span><span class="keywordtype">void</span> AArch64InstrInfo::fixupPostOutline(<a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l05345" name="l05345"></a><span class="lineno"> 5345</span>  <span class="keywordflow">for</span> (<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a> : MBB) {</div>
<div class="line"><a id="l05346" name="l05346"></a><span class="lineno"> 5346</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *Base;</div>
<div class="line"><a id="l05347" name="l05347"></a><span class="lineno"> 5347</span>    <span class="keywordtype">unsigned</span> Width;</div>
<div class="line"><a id="l05348" name="l05348"></a><span class="lineno"> 5348</span>    int64_t Offset;</div>
<div class="line"><a id="l05349" name="l05349"></a><span class="lineno"> 5349</span> </div>
<div class="line"><a id="l05350" name="l05350"></a><span class="lineno"> 5350</span>    <span class="comment">// Is this a load or store with an immediate offset with SP as the base?</span></div>
<div class="line"><a id="l05351" name="l05351"></a><span class="lineno"> 5351</span>    <span class="keywordflow">if</span> (!<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.mayLoadOrStore() ||</div>
<div class="line"><a id="l05352" name="l05352"></a><span class="lineno"> 5352</span>        !<a class="code hl_function" href="classllvm_1_1AArch64InstrInfo.html#a0c43809149057dffbf66267b7f9e02c6">getMemOperandWithOffsetWidth</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, Base, Offset, Width, &amp;RI) ||</div>
<div class="line"><a id="l05353" name="l05353"></a><span class="lineno"> 5353</span>        (Base-&gt;<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>() &amp;&amp; Base-&gt;<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>() != AArch64::SP))</div>
<div class="line"><a id="l05354" name="l05354"></a><span class="lineno"> 5354</span>      <span class="keywordflow">continue</span>;</div>
<div class="line"><a id="l05355" name="l05355"></a><span class="lineno"> 5355</span> </div>
<div class="line"><a id="l05356" name="l05356"></a><span class="lineno"> 5356</span>    <span class="comment">// It is, so we have to fix it up.</span></div>
<div class="line"><a id="l05357" name="l05357"></a><span class="lineno"> 5357</span>    <span class="keywordtype">unsigned</span> Scale;</div>
<div class="line"><a id="l05358" name="l05358"></a><span class="lineno"> 5358</span>    int64_t Dummy1, Dummy2;</div>
<div class="line"><a id="l05359" name="l05359"></a><span class="lineno"> 5359</span> </div>
<div class="line"><a id="l05360" name="l05360"></a><span class="lineno"> 5360</span>    <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;StackOffsetOperand = <a class="code hl_function" href="classllvm_1_1AArch64InstrInfo.html#a9f95e557fb675ab6ef80f2fc4b8b3e01">getMemOpBaseRegImmOfsOffsetOperand</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a id="l05361" name="l05361"></a><span class="lineno"> 5361</span>    <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(StackOffsetOperand.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a76f61c6784df6dc8402a8b9011041926">isImm</a>() &amp;&amp; <span class="stringliteral">&quot;Stack offset wasn&#39;t immediate!&quot;</span>);</div>
<div class="line"><a id="l05362" name="l05362"></a><span class="lineno"> 5362</span>    <a class="code hl_function" href="classllvm_1_1AArch64InstrInfo.html#a90a4ab08ffab80a46e6d828f10c49105">getMemOpInfo</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode(), Scale, Width, Dummy1, Dummy2);</div>
<div class="line"><a id="l05363" name="l05363"></a><span class="lineno"> 5363</span>    <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Scale != 0 &amp;&amp; <span class="stringliteral">&quot;Unexpected opcode!&quot;</span>);</div>
<div class="line"><a id="l05364" name="l05364"></a><span class="lineno"> 5364</span> </div>
<div class="line"><a id="l05365" name="l05365"></a><span class="lineno"> 5365</span>    <span class="comment">// We&#39;ve pushed the return address to the stack, so add 16 to the offset.</span></div>
<div class="line"><a id="l05366" name="l05366"></a><span class="lineno"> 5366</span>    <span class="comment">// This is safe, since we already checked if it would overflow when we</span></div>
<div class="line"><a id="l05367" name="l05367"></a><span class="lineno"> 5367</span>    <span class="comment">// checked if this instruction was legal to outline.</span></div>
<div class="line"><a id="l05368" name="l05368"></a><span class="lineno"> 5368</span>    int64_t NewImm = (Offset + 16) / Scale;</div>
<div class="line"><a id="l05369" name="l05369"></a><span class="lineno"> 5369</span>    StackOffsetOperand.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a2feaa1c69335c6b9028076cd68c7a5f5">setImm</a>(NewImm);</div>
<div class="line"><a id="l05370" name="l05370"></a><span class="lineno"> 5370</span>  }</div>
<div class="line"><a id="l05371" name="l05371"></a><span class="lineno"> 5371</span>}</div>
<div class="line"><a id="l05372" name="l05372"></a><span class="lineno"> 5372</span> </div>
<div class="line"><a id="l05373" name="l05373"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64InstrInfo.html#a9b0a622dbae74cb8a4b9b87a8b559b25"> 5373</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1AArch64InstrInfo.html#a9b0a622dbae74cb8a4b9b87a8b559b25">AArch64InstrInfo::buildOutlinedFrame</a>(</div>
<div class="line"><a id="l05374" name="l05374"></a><span class="lineno"> 5374</span>    <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF,</div>
<div class="line"><a id="l05375" name="l05375"></a><span class="lineno"> 5375</span>    <span class="keyword">const</span> <a class="code hl_struct" href="structllvm_1_1outliner_1_1OutlinedFunction.html">outliner::OutlinedFunction</a> &amp;OF)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l05376" name="l05376"></a><span class="lineno"> 5376</span>  <span class="comment">// For thunk outlining, rewrite the last instruction from a call to a</span></div>
<div class="line"><a id="l05377" name="l05377"></a><span class="lineno"> 5377</span>  <span class="comment">// tail-call.</span></div>
<div class="line"><a id="l05378" name="l05378"></a><span class="lineno"> 5378</span>  <span class="keywordflow">if</span> (OF.<a class="code hl_variable" href="structllvm_1_1outliner_1_1OutlinedFunction.html#a83ee605247fd32b2a6981444fd996825">FrameConstructionID</a> == <a class="code hl_enumvalue" href="AArch64InstrInfo_8cpp.html#ae25253bd68535ed8bdcb98a751098fe4ae4ec11c9120413385aef372aaa2a390c">MachineOutlinerThunk</a>) {</div>
<div class="line"><a id="l05379" name="l05379"></a><span class="lineno"> 5379</span>    <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *Call = &amp;*--MBB.<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#acae72f6ab1071b7ec87b741a8bef582b">instr_end</a>();</div>
<div class="line"><a id="l05380" name="l05380"></a><span class="lineno"> 5380</span>    <span class="keywordtype">unsigned</span> TailOpcode;</div>
<div class="line"><a id="l05381" name="l05381"></a><span class="lineno"> 5381</span>    <span class="keywordflow">if</span> (Call-&gt;getOpcode() == AArch64::BL) {</div>
<div class="line"><a id="l05382" name="l05382"></a><span class="lineno"> 5382</span>      TailOpcode = AArch64::TCRETURNdi;</div>
<div class="line"><a id="l05383" name="l05383"></a><span class="lineno"> 5383</span>    } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l05384" name="l05384"></a><span class="lineno"> 5384</span>      <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Call-&gt;getOpcode() == AArch64::BLR);</div>
<div class="line"><a id="l05385" name="l05385"></a><span class="lineno"> 5385</span>      TailOpcode = AArch64::TCRETURNriALL;</div>
<div class="line"><a id="l05386" name="l05386"></a><span class="lineno"> 5386</span>    }</div>
<div class="line"><a id="l05387" name="l05387"></a><span class="lineno"> 5387</span>    <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *TC = <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MF, <a class="code hl_class" href="classllvm_1_1DebugLoc.html">DebugLoc</a>(), get(TailOpcode))</div>
<div class="line"><a id="l05388" name="l05388"></a><span class="lineno"> 5388</span>                            .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a713eab58694282971c413a0d6de5975c">add</a>(Call-&gt;getOperand(0))</div>
<div class="line"><a id="l05389" name="l05389"></a><span class="lineno"> 5389</span>                            .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(0);</div>
<div class="line"><a id="l05390" name="l05390"></a><span class="lineno"> 5390</span>    MBB.<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#a3435a2381e60e842e915f85c931b7dde">insert</a>(MBB.<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">end</a>(), TC);</div>
<div class="line"><a id="l05391" name="l05391"></a><span class="lineno"> 5391</span>    Call-&gt;eraseFromParent();</div>
<div class="line"><a id="l05392" name="l05392"></a><span class="lineno"> 5392</span>  }</div>
<div class="line"><a id="l05393" name="l05393"></a><span class="lineno"> 5393</span> </div>
<div class="line"><a id="l05394" name="l05394"></a><span class="lineno"> 5394</span>  <span class="comment">// Is there a call in the outlined range?</span></div>
<div class="line"><a id="l05395" name="l05395"></a><span class="lineno"> 5395</span>  <span class="keyword">auto</span> IsNonTailCall = [](<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) {</div>
<div class="line"><a id="l05396" name="l05396"></a><span class="lineno"> 5396</span>    <span class="keywordflow">return</span> <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.isCall() &amp;&amp; !<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.isReturn();</div>
<div class="line"><a id="l05397" name="l05397"></a><span class="lineno"> 5397</span>  };</div>
<div class="line"><a id="l05398" name="l05398"></a><span class="lineno"> 5398</span>  <span class="keywordflow">if</span> (std::any_of(MBB.<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#a172e7bd9150eb0519ef04c796086f93d">instr_begin</a>(), MBB.<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#acae72f6ab1071b7ec87b741a8bef582b">instr_end</a>(), IsNonTailCall)) {</div>
<div class="line"><a id="l05399" name="l05399"></a><span class="lineno"> 5399</span>    <span class="comment">// Fix up the instructions in the range, since we&#39;re going to modify the</span></div>
<div class="line"><a id="l05400" name="l05400"></a><span class="lineno"> 5400</span>    <span class="comment">// stack.</span></div>
<div class="line"><a id="l05401" name="l05401"></a><span class="lineno"> 5401</span>    <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(OF.<a class="code hl_variable" href="structllvm_1_1outliner_1_1OutlinedFunction.html#a83ee605247fd32b2a6981444fd996825">FrameConstructionID</a> != <a class="code hl_enumvalue" href="AArch64InstrInfo_8cpp.html#ae25253bd68535ed8bdcb98a751098fe4ae6d079724e013e1fd057cf6fcb57675a">MachineOutlinerDefault</a> &amp;&amp;</div>
<div class="line"><a id="l05402" name="l05402"></a><span class="lineno"> 5402</span>           <span class="stringliteral">&quot;Can only fix up stack references once&quot;</span>);</div>
<div class="line"><a id="l05403" name="l05403"></a><span class="lineno"> 5403</span>    fixupPostOutline(MBB);</div>
<div class="line"><a id="l05404" name="l05404"></a><span class="lineno"> 5404</span> </div>
<div class="line"><a id="l05405" name="l05405"></a><span class="lineno"> 5405</span>    <span class="comment">// LR has to be a live in so that we can save it.</span></div>
<div class="line"><a id="l05406" name="l05406"></a><span class="lineno"> 5406</span>    MBB.<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#a5112982194aab5789a22c2dcfc569c9e">addLiveIn</a>(AArch64::LR);</div>
<div class="line"><a id="l05407" name="l05407"></a><span class="lineno"> 5407</span> </div>
<div class="line"><a id="l05408" name="l05408"></a><span class="lineno"> 5408</span>    <a class="code hl_class" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> It = MBB.<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#ab2d91e7bec944efcbc39d8e30644f111">begin</a>();</div>
<div class="line"><a id="l05409" name="l05409"></a><span class="lineno"> 5409</span>    <a class="code hl_class" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> Et = MBB.<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">end</a>();</div>
<div class="line"><a id="l05410" name="l05410"></a><span class="lineno"> 5410</span> </div>
<div class="line"><a id="l05411" name="l05411"></a><span class="lineno"> 5411</span>    <span class="keywordflow">if</span> (OF.<a class="code hl_variable" href="structllvm_1_1outliner_1_1OutlinedFunction.html#a83ee605247fd32b2a6981444fd996825">FrameConstructionID</a> == <a class="code hl_enumvalue" href="AArch64InstrInfo_8cpp.html#ae25253bd68535ed8bdcb98a751098fe4a0f5f89e2a0973bd42b48aa3ab23bc4a7">MachineOutlinerTailCall</a> ||</div>
<div class="line"><a id="l05412" name="l05412"></a><span class="lineno"> 5412</span>        OF.<a class="code hl_variable" href="structllvm_1_1outliner_1_1OutlinedFunction.html#a83ee605247fd32b2a6981444fd996825">FrameConstructionID</a> == <a class="code hl_enumvalue" href="AArch64InstrInfo_8cpp.html#ae25253bd68535ed8bdcb98a751098fe4ae4ec11c9120413385aef372aaa2a390c">MachineOutlinerThunk</a>)</div>
<div class="line"><a id="l05413" name="l05413"></a><span class="lineno"> 5413</span>      Et = std::prev(MBB.<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">end</a>());</div>
<div class="line"><a id="l05414" name="l05414"></a><span class="lineno"> 5414</span> </div>
<div class="line"><a id="l05415" name="l05415"></a><span class="lineno"> 5415</span>    <span class="comment">// Insert a save before the outlined region</span></div>
<div class="line"><a id="l05416" name="l05416"></a><span class="lineno"> 5416</span>    <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *STRXpre = <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MF, <a class="code hl_class" href="classllvm_1_1DebugLoc.html">DebugLoc</a>(), get(AArch64::STRXpre))</div>
<div class="line"><a id="l05417" name="l05417"></a><span class="lineno"> 5417</span>                                .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a96e5a87aa1f2294a2ba1189047987083">addReg</a>(AArch64::SP, <a class="code hl_enumvalue" href="namespacellvm_1_1RegState.html#a01ac90f45467b542efe5d3f1d4f129c7a72c17e2ff2d5af62a30e56ac152aa8d5">RegState::Define</a>)</div>
<div class="line"><a id="l05418" name="l05418"></a><span class="lineno"> 5418</span>                                .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a96e5a87aa1f2294a2ba1189047987083">addReg</a>(AArch64::LR)</div>
<div class="line"><a id="l05419" name="l05419"></a><span class="lineno"> 5419</span>                                .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a96e5a87aa1f2294a2ba1189047987083">addReg</a>(AArch64::SP)</div>
<div class="line"><a id="l05420" name="l05420"></a><span class="lineno"> 5420</span>                                .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(-16);</div>
<div class="line"><a id="l05421" name="l05421"></a><span class="lineno"> 5421</span>    It = MBB.<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#a3435a2381e60e842e915f85c931b7dde">insert</a>(It, STRXpre);</div>
<div class="line"><a id="l05422" name="l05422"></a><span class="lineno"> 5422</span> </div>
<div class="line"><a id="l05423" name="l05423"></a><span class="lineno"> 5423</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetSubtargetInfo.html">TargetSubtargetInfo</a> &amp;STI = MF.<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a3825368aca2bc1550d173660df4da6a6">getSubtarget</a>();</div>
<div class="line"><a id="l05424" name="l05424"></a><span class="lineno"> 5424</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCRegisterInfo.html">MCRegisterInfo</a> *<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = STI.<a class="code hl_function" href="classllvm_1_1TargetSubtargetInfo.html#a43c530c830206ecf5ad3359364634c75">getRegisterInfo</a>();</div>
<div class="line"><a id="l05425" name="l05425"></a><span class="lineno"> 5425</span>    <span class="keywordtype">unsigned</span> DwarfReg = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>-&gt;getDwarfRegNum(AArch64::LR, <span class="keyword">true</span>);</div>
<div class="line"><a id="l05426" name="l05426"></a><span class="lineno"> 5426</span> </div>
<div class="line"><a id="l05427" name="l05427"></a><span class="lineno"> 5427</span>    <span class="comment">// Add a CFI saying the stack was moved 16 B down.</span></div>
<div class="line"><a id="l05428" name="l05428"></a><span class="lineno"> 5428</span>    int64_t StackPosEntry =</div>
<div class="line"><a id="l05429" name="l05429"></a><span class="lineno"> 5429</span>        MF.<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a3917767e0ab031503f77a894bbd89f5c">addFrameInst</a>(<a class="code hl_function" href="classllvm_1_1MCCFIInstruction.html#a574f705ef18dd3e6c46c0a6b0ae81b08">MCCFIInstruction::createDefCfaOffset</a>(<span class="keyword">nullptr</span>, 16));</div>
<div class="line"><a id="l05430" name="l05430"></a><span class="lineno"> 5430</span>    <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, It, <a class="code hl_class" href="classllvm_1_1DebugLoc.html">DebugLoc</a>(), get(AArch64::CFI_INSTRUCTION))</div>
<div class="line"><a id="l05431" name="l05431"></a><span class="lineno"> 5431</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a3e4e67777edb24fac492ef4ae15e69ba">addCFIIndex</a>(StackPosEntry)</div>
<div class="line"><a id="l05432" name="l05432"></a><span class="lineno"> 5432</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#adf25b569ca308aacc819a2331626ed5d">setMIFlags</a>(<a class="code hl_enumvalue" href="classllvm_1_1MachineInstr.html#aafacf84de1cb994a92dc045f4aa1d518a78f1067d270179dff7915b90a03ce237">MachineInstr::FrameSetup</a>);</div>
<div class="line"><a id="l05433" name="l05433"></a><span class="lineno"> 5433</span> </div>
<div class="line"><a id="l05434" name="l05434"></a><span class="lineno"> 5434</span>    <span class="comment">// Add a CFI saying that the LR that we want to find is now 16 B higher than</span></div>
<div class="line"><a id="l05435" name="l05435"></a><span class="lineno"> 5435</span>    <span class="comment">// before.</span></div>
<div class="line"><a id="l05436" name="l05436"></a><span class="lineno"> 5436</span>    int64_t LRPosEntry =</div>
<div class="line"><a id="l05437" name="l05437"></a><span class="lineno"> 5437</span>        MF.<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a3917767e0ab031503f77a894bbd89f5c">addFrameInst</a>(<a class="code hl_function" href="classllvm_1_1MCCFIInstruction.html#aea2b8a3efd6694a33452ed7e8716300e">MCCFIInstruction::createOffset</a>(<span class="keyword">nullptr</span>, DwarfReg, 16));</div>
<div class="line"><a id="l05438" name="l05438"></a><span class="lineno"> 5438</span>    <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, It, <a class="code hl_class" href="classllvm_1_1DebugLoc.html">DebugLoc</a>(), get(AArch64::CFI_INSTRUCTION))</div>
<div class="line"><a id="l05439" name="l05439"></a><span class="lineno"> 5439</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a3e4e67777edb24fac492ef4ae15e69ba">addCFIIndex</a>(LRPosEntry)</div>
<div class="line"><a id="l05440" name="l05440"></a><span class="lineno"> 5440</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#adf25b569ca308aacc819a2331626ed5d">setMIFlags</a>(<a class="code hl_enumvalue" href="classllvm_1_1MachineInstr.html#aafacf84de1cb994a92dc045f4aa1d518a78f1067d270179dff7915b90a03ce237">MachineInstr::FrameSetup</a>);</div>
<div class="line"><a id="l05441" name="l05441"></a><span class="lineno"> 5441</span> </div>
<div class="line"><a id="l05442" name="l05442"></a><span class="lineno"> 5442</span>    <span class="comment">// Insert a restore before the terminator for the function.</span></div>
<div class="line"><a id="l05443" name="l05443"></a><span class="lineno"> 5443</span>    <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *LDRXpost = <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MF, <a class="code hl_class" href="classllvm_1_1DebugLoc.html">DebugLoc</a>(), get(AArch64::LDRXpost))</div>
<div class="line"><a id="l05444" name="l05444"></a><span class="lineno"> 5444</span>                                 .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a96e5a87aa1f2294a2ba1189047987083">addReg</a>(AArch64::SP, <a class="code hl_enumvalue" href="namespacellvm_1_1RegState.html#a01ac90f45467b542efe5d3f1d4f129c7a72c17e2ff2d5af62a30e56ac152aa8d5">RegState::Define</a>)</div>
<div class="line"><a id="l05445" name="l05445"></a><span class="lineno"> 5445</span>                                 .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a96e5a87aa1f2294a2ba1189047987083">addReg</a>(AArch64::LR, <a class="code hl_enumvalue" href="namespacellvm_1_1RegState.html#a01ac90f45467b542efe5d3f1d4f129c7a72c17e2ff2d5af62a30e56ac152aa8d5">RegState::Define</a>)</div>
<div class="line"><a id="l05446" name="l05446"></a><span class="lineno"> 5446</span>                                 .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a96e5a87aa1f2294a2ba1189047987083">addReg</a>(AArch64::SP)</div>
<div class="line"><a id="l05447" name="l05447"></a><span class="lineno"> 5447</span>                                 .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(16);</div>
<div class="line"><a id="l05448" name="l05448"></a><span class="lineno"> 5448</span>    Et = MBB.<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#a3435a2381e60e842e915f85c931b7dde">insert</a>(Et, LDRXpost);</div>
<div class="line"><a id="l05449" name="l05449"></a><span class="lineno"> 5449</span>  }</div>
<div class="line"><a id="l05450" name="l05450"></a><span class="lineno"> 5450</span> </div>
<div class="line"><a id="l05451" name="l05451"></a><span class="lineno"> 5451</span>  <span class="comment">// If this is a tail call outlined function, then there&#39;s already a return.</span></div>
<div class="line"><a id="l05452" name="l05452"></a><span class="lineno"> 5452</span>  <span class="keywordflow">if</span> (OF.<a class="code hl_variable" href="structllvm_1_1outliner_1_1OutlinedFunction.html#a83ee605247fd32b2a6981444fd996825">FrameConstructionID</a> == <a class="code hl_enumvalue" href="AArch64InstrInfo_8cpp.html#ae25253bd68535ed8bdcb98a751098fe4a0f5f89e2a0973bd42b48aa3ab23bc4a7">MachineOutlinerTailCall</a> ||</div>
<div class="line"><a id="l05453" name="l05453"></a><span class="lineno"> 5453</span>      OF.<a class="code hl_variable" href="structllvm_1_1outliner_1_1OutlinedFunction.html#a83ee605247fd32b2a6981444fd996825">FrameConstructionID</a> == <a class="code hl_enumvalue" href="AArch64InstrInfo_8cpp.html#ae25253bd68535ed8bdcb98a751098fe4ae4ec11c9120413385aef372aaa2a390c">MachineOutlinerThunk</a>)</div>
<div class="line"><a id="l05454" name="l05454"></a><span class="lineno"> 5454</span>    <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l05455" name="l05455"></a><span class="lineno"> 5455</span> </div>
<div class="line"><a id="l05456" name="l05456"></a><span class="lineno"> 5456</span>  <span class="comment">// It&#39;s not a tail call, so we have to insert the return ourselves.</span></div>
<div class="line"><a id="l05457" name="l05457"></a><span class="lineno"> 5457</span>  <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *ret = <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MF, <a class="code hl_class" href="classllvm_1_1DebugLoc.html">DebugLoc</a>(), get(AArch64::RET))</div>
<div class="line"><a id="l05458" name="l05458"></a><span class="lineno"> 5458</span>                          .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a96e5a87aa1f2294a2ba1189047987083">addReg</a>(AArch64::LR, <a class="code hl_enumvalue" href="namespacellvm_1_1RegState.html#a01ac90f45467b542efe5d3f1d4f129c7ab502f975742e9bff6d6dd7b49439b806">RegState::Undef</a>);</div>
<div class="line"><a id="l05459" name="l05459"></a><span class="lineno"> 5459</span>  MBB.<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#a3435a2381e60e842e915f85c931b7dde">insert</a>(MBB.<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">end</a>(), ret);</div>
<div class="line"><a id="l05460" name="l05460"></a><span class="lineno"> 5460</span> </div>
<div class="line"><a id="l05461" name="l05461"></a><span class="lineno"> 5461</span>  <span class="comment">// Did we have to modify the stack by saving the link register?</span></div>
<div class="line"><a id="l05462" name="l05462"></a><span class="lineno"> 5462</span>  <span class="keywordflow">if</span> (OF.<a class="code hl_variable" href="structllvm_1_1outliner_1_1OutlinedFunction.html#a83ee605247fd32b2a6981444fd996825">FrameConstructionID</a> != <a class="code hl_enumvalue" href="AArch64InstrInfo_8cpp.html#ae25253bd68535ed8bdcb98a751098fe4ae6d079724e013e1fd057cf6fcb57675a">MachineOutlinerDefault</a>)</div>
<div class="line"><a id="l05463" name="l05463"></a><span class="lineno"> 5463</span>    <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l05464" name="l05464"></a><span class="lineno"> 5464</span> </div>
<div class="line"><a id="l05465" name="l05465"></a><span class="lineno"> 5465</span>  <span class="comment">// We modified the stack.</span></div>
<div class="line"><a id="l05466" name="l05466"></a><span class="lineno"> 5466</span>  <span class="comment">// Walk over the basic block and fix up all the stack accesses.</span></div>
<div class="line"><a id="l05467" name="l05467"></a><span class="lineno"> 5467</span>  fixupPostOutline(MBB);</div>
<div class="line"><a id="l05468" name="l05468"></a><span class="lineno"> 5468</span>}</div>
<div class="line"><a id="l05469" name="l05469"></a><span class="lineno"> 5469</span> </div>
<div class="line"><a id="l05470" name="l05470"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64InstrInfo.html#a1bebf2efd349fef461e2b5cf865d4d97"> 5470</a></span><a class="code hl_class" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code hl_function" href="classllvm_1_1AArch64InstrInfo.html#a1bebf2efd349fef461e2b5cf865d4d97">AArch64InstrInfo::insertOutlinedCall</a>(</div>
<div class="line"><a id="l05471" name="l05471"></a><span class="lineno"> 5471</span>    <a class="code hl_class" href="classllvm_1_1Module.html">Module</a> &amp;M, <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <a class="code hl_class" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> &amp;It,</div>
<div class="line"><a id="l05472" name="l05472"></a><span class="lineno"> 5472</span>    <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <span class="keyword">const</span> <a class="code hl_struct" href="structllvm_1_1outliner_1_1Candidate.html">outliner::Candidate</a> &amp;<a class="code hl_variable" href="BuiltinGCs_8cpp.html#a694d9607a781d330039787de0726acc0">C</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l05473" name="l05473"></a><span class="lineno"> 5473</span> </div>
<div class="line"><a id="l05474" name="l05474"></a><span class="lineno"> 5474</span>  <span class="comment">// Are we tail calling?</span></div>
<div class="line"><a id="l05475" name="l05475"></a><span class="lineno"> 5475</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="BuiltinGCs_8cpp.html#a694d9607a781d330039787de0726acc0">C</a>.CallConstructionID == <a class="code hl_enumvalue" href="AArch64InstrInfo_8cpp.html#ae25253bd68535ed8bdcb98a751098fe4a0f5f89e2a0973bd42b48aa3ab23bc4a7">MachineOutlinerTailCall</a>) {</div>
<div class="line"><a id="l05476" name="l05476"></a><span class="lineno"> 5476</span>    <span class="comment">// If yes, then we can just branch to the label.</span></div>
<div class="line"><a id="l05477" name="l05477"></a><span class="lineno"> 5477</span>    It = MBB.<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#a3435a2381e60e842e915f85c931b7dde">insert</a>(It, <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MF, <a class="code hl_class" href="classllvm_1_1DebugLoc.html">DebugLoc</a>(), get(AArch64::TCRETURNdi))</div>
<div class="line"><a id="l05478" name="l05478"></a><span class="lineno"> 5478</span>                            .addGlobalAddress(M.getNamedValue(MF.<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a3d142c9e7c066059e15232c56dec9e2e">getName</a>()))</div>
<div class="line"><a id="l05479" name="l05479"></a><span class="lineno"> 5479</span>                            .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(0));</div>
<div class="line"><a id="l05480" name="l05480"></a><span class="lineno"> 5480</span>    <span class="keywordflow">return</span> It;</div>
<div class="line"><a id="l05481" name="l05481"></a><span class="lineno"> 5481</span>  }</div>
<div class="line"><a id="l05482" name="l05482"></a><span class="lineno"> 5482</span> </div>
<div class="line"><a id="l05483" name="l05483"></a><span class="lineno"> 5483</span>  <span class="comment">// Are we saving the link register?</span></div>
<div class="line"><a id="l05484" name="l05484"></a><span class="lineno"> 5484</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="BuiltinGCs_8cpp.html#a694d9607a781d330039787de0726acc0">C</a>.CallConstructionID == <a class="code hl_enumvalue" href="AArch64InstrInfo_8cpp.html#ae25253bd68535ed8bdcb98a751098fe4a91f63a4449fb0a4504497465cc2f4c9a">MachineOutlinerNoLRSave</a> ||</div>
<div class="line"><a id="l05485" name="l05485"></a><span class="lineno"> 5485</span>      <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a694d9607a781d330039787de0726acc0">C</a>.CallConstructionID == <a class="code hl_enumvalue" href="AArch64InstrInfo_8cpp.html#ae25253bd68535ed8bdcb98a751098fe4ae4ec11c9120413385aef372aaa2a390c">MachineOutlinerThunk</a>) {</div>
<div class="line"><a id="l05486" name="l05486"></a><span class="lineno"> 5486</span>    <span class="comment">// No, so just insert the call.</span></div>
<div class="line"><a id="l05487" name="l05487"></a><span class="lineno"> 5487</span>    It = MBB.<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#a3435a2381e60e842e915f85c931b7dde">insert</a>(It, <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MF, <a class="code hl_class" href="classllvm_1_1DebugLoc.html">DebugLoc</a>(), get(AArch64::BL))</div>
<div class="line"><a id="l05488" name="l05488"></a><span class="lineno"> 5488</span>                            .addGlobalAddress(M.getNamedValue(MF.<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a3d142c9e7c066059e15232c56dec9e2e">getName</a>())));</div>
<div class="line"><a id="l05489" name="l05489"></a><span class="lineno"> 5489</span>    <span class="keywordflow">return</span> It;</div>
<div class="line"><a id="l05490" name="l05490"></a><span class="lineno"> 5490</span>  }</div>
<div class="line"><a id="l05491" name="l05491"></a><span class="lineno"> 5491</span> </div>
<div class="line"><a id="l05492" name="l05492"></a><span class="lineno"> 5492</span>  <span class="comment">// We want to return the spot where we inserted the call.</span></div>
<div class="line"><a id="l05493" name="l05493"></a><span class="lineno"> 5493</span>  <a class="code hl_class" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> CallPt;</div>
<div class="line"><a id="l05494" name="l05494"></a><span class="lineno"> 5494</span> </div>
<div class="line"><a id="l05495" name="l05495"></a><span class="lineno"> 5495</span>  <span class="comment">// Instructions for saving and restoring LR around the call instruction we&#39;re</span></div>
<div class="line"><a id="l05496" name="l05496"></a><span class="lineno"> 5496</span>  <span class="comment">// going to insert.</span></div>
<div class="line"><a id="l05497" name="l05497"></a><span class="lineno"> 5497</span>  <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *Save;</div>
<div class="line"><a id="l05498" name="l05498"></a><span class="lineno"> 5498</span>  <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *Restore;</div>
<div class="line"><a id="l05499" name="l05499"></a><span class="lineno"> 5499</span>  <span class="comment">// Can we save to a register?</span></div>
<div class="line"><a id="l05500" name="l05500"></a><span class="lineno"> 5500</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="BuiltinGCs_8cpp.html#a694d9607a781d330039787de0726acc0">C</a>.CallConstructionID == <a class="code hl_enumvalue" href="AArch64InstrInfo_8cpp.html#ae25253bd68535ed8bdcb98a751098fe4a428eb3c2a256781b5e0589b47427e585">MachineOutlinerRegSave</a>) {</div>
<div class="line"><a id="l05501" name="l05501"></a><span class="lineno"> 5501</span>    <span class="comment">// FIXME: This logic should be sunk into a target-specific interface so that</span></div>
<div class="line"><a id="l05502" name="l05502"></a><span class="lineno"> 5502</span>    <span class="comment">// we don&#39;t have to recompute the register.</span></div>
<div class="line"><a id="l05503" name="l05503"></a><span class="lineno"> 5503</span>    <span class="keywordtype">unsigned</span> Reg = findRegisterToSaveLRTo(<a class="code hl_variable" href="BuiltinGCs_8cpp.html#a694d9607a781d330039787de0726acc0">C</a>);</div>
<div class="line"><a id="l05504" name="l05504"></a><span class="lineno"> 5504</span>    <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Reg != 0 &amp;&amp; <span class="stringliteral">&quot;No callee-saved register available?&quot;</span>);</div>
<div class="line"><a id="l05505" name="l05505"></a><span class="lineno"> 5505</span> </div>
<div class="line"><a id="l05506" name="l05506"></a><span class="lineno"> 5506</span>    <span class="comment">// Save and restore LR from that register.</span></div>
<div class="line"><a id="l05507" name="l05507"></a><span class="lineno"> 5507</span>    Save = <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MF, <a class="code hl_class" href="classllvm_1_1DebugLoc.html">DebugLoc</a>(), get(AArch64::ORRXrs), Reg)</div>
<div class="line"><a id="l05508" name="l05508"></a><span class="lineno"> 5508</span>               .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a96e5a87aa1f2294a2ba1189047987083">addReg</a>(AArch64::XZR)</div>
<div class="line"><a id="l05509" name="l05509"></a><span class="lineno"> 5509</span>               .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a96e5a87aa1f2294a2ba1189047987083">addReg</a>(AArch64::LR)</div>
<div class="line"><a id="l05510" name="l05510"></a><span class="lineno"> 5510</span>               .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(0);</div>
<div class="line"><a id="l05511" name="l05511"></a><span class="lineno"> 5511</span>    Restore = <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MF, <a class="code hl_class" href="classllvm_1_1DebugLoc.html">DebugLoc</a>(), get(AArch64::ORRXrs), AArch64::LR)</div>
<div class="line"><a id="l05512" name="l05512"></a><span class="lineno"> 5512</span>                .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a96e5a87aa1f2294a2ba1189047987083">addReg</a>(AArch64::XZR)</div>
<div class="line"><a id="l05513" name="l05513"></a><span class="lineno"> 5513</span>                .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a96e5a87aa1f2294a2ba1189047987083">addReg</a>(Reg)</div>
<div class="line"><a id="l05514" name="l05514"></a><span class="lineno"> 5514</span>                .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(0);</div>
<div class="line"><a id="l05515" name="l05515"></a><span class="lineno"> 5515</span>  } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l05516" name="l05516"></a><span class="lineno"> 5516</span>    <span class="comment">// We have the default case. Save and restore from SP.</span></div>
<div class="line"><a id="l05517" name="l05517"></a><span class="lineno"> 5517</span>    Save = <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MF, <a class="code hl_class" href="classllvm_1_1DebugLoc.html">DebugLoc</a>(), get(AArch64::STRXpre))</div>
<div class="line"><a id="l05518" name="l05518"></a><span class="lineno"> 5518</span>               .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a96e5a87aa1f2294a2ba1189047987083">addReg</a>(AArch64::SP, <a class="code hl_enumvalue" href="namespacellvm_1_1RegState.html#a01ac90f45467b542efe5d3f1d4f129c7a72c17e2ff2d5af62a30e56ac152aa8d5">RegState::Define</a>)</div>
<div class="line"><a id="l05519" name="l05519"></a><span class="lineno"> 5519</span>               .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a96e5a87aa1f2294a2ba1189047987083">addReg</a>(AArch64::LR)</div>
<div class="line"><a id="l05520" name="l05520"></a><span class="lineno"> 5520</span>               .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a96e5a87aa1f2294a2ba1189047987083">addReg</a>(AArch64::SP)</div>
<div class="line"><a id="l05521" name="l05521"></a><span class="lineno"> 5521</span>               .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(-16);</div>
<div class="line"><a id="l05522" name="l05522"></a><span class="lineno"> 5522</span>    Restore = <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MF, <a class="code hl_class" href="classllvm_1_1DebugLoc.html">DebugLoc</a>(), get(AArch64::LDRXpost))</div>
<div class="line"><a id="l05523" name="l05523"></a><span class="lineno"> 5523</span>                  .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a96e5a87aa1f2294a2ba1189047987083">addReg</a>(AArch64::SP, <a class="code hl_enumvalue" href="namespacellvm_1_1RegState.html#a01ac90f45467b542efe5d3f1d4f129c7a72c17e2ff2d5af62a30e56ac152aa8d5">RegState::Define</a>)</div>
<div class="line"><a id="l05524" name="l05524"></a><span class="lineno"> 5524</span>                  .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a96e5a87aa1f2294a2ba1189047987083">addReg</a>(AArch64::LR, <a class="code hl_enumvalue" href="namespacellvm_1_1RegState.html#a01ac90f45467b542efe5d3f1d4f129c7a72c17e2ff2d5af62a30e56ac152aa8d5">RegState::Define</a>)</div>
<div class="line"><a id="l05525" name="l05525"></a><span class="lineno"> 5525</span>                  .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a96e5a87aa1f2294a2ba1189047987083">addReg</a>(AArch64::SP)</div>
<div class="line"><a id="l05526" name="l05526"></a><span class="lineno"> 5526</span>                  .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(16);</div>
<div class="line"><a id="l05527" name="l05527"></a><span class="lineno"> 5527</span>  }</div>
<div class="line"><a id="l05528" name="l05528"></a><span class="lineno"> 5528</span> </div>
<div class="line"><a id="l05529" name="l05529"></a><span class="lineno"> 5529</span>  It = MBB.<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#a3435a2381e60e842e915f85c931b7dde">insert</a>(It, Save);</div>
<div class="line"><a id="l05530" name="l05530"></a><span class="lineno"> 5530</span>  It++;</div>
<div class="line"><a id="l05531" name="l05531"></a><span class="lineno"> 5531</span> </div>
<div class="line"><a id="l05532" name="l05532"></a><span class="lineno"> 5532</span>  <span class="comment">// Insert the call.</span></div>
<div class="line"><a id="l05533" name="l05533"></a><span class="lineno"> 5533</span>  It = MBB.<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#a3435a2381e60e842e915f85c931b7dde">insert</a>(It, <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MF, <a class="code hl_class" href="classllvm_1_1DebugLoc.html">DebugLoc</a>(), get(AArch64::BL))</div>
<div class="line"><a id="l05534" name="l05534"></a><span class="lineno"> 5534</span>                          .addGlobalAddress(M.getNamedValue(MF.<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a3d142c9e7c066059e15232c56dec9e2e">getName</a>())));</div>
<div class="line"><a id="l05535" name="l05535"></a><span class="lineno"> 5535</span>  CallPt = It;</div>
<div class="line"><a id="l05536" name="l05536"></a><span class="lineno"> 5536</span>  It++;</div>
<div class="line"><a id="l05537" name="l05537"></a><span class="lineno"> 5537</span> </div>
<div class="line"><a id="l05538" name="l05538"></a><span class="lineno"> 5538</span>  It = MBB.<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#a3435a2381e60e842e915f85c931b7dde">insert</a>(It, Restore);</div>
<div class="line"><a id="l05539" name="l05539"></a><span class="lineno"> 5539</span>  <span class="keywordflow">return</span> CallPt;</div>
<div class="line"><a id="l05540" name="l05540"></a><span class="lineno"> 5540</span>}</div>
<div class="line"><a id="l05541" name="l05541"></a><span class="lineno"> 5541</span> </div>
<div class="line"><a id="l05542" name="l05542"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64InstrInfo.html#a944bf3cc625b6bf05e52bc6daa2cc47f"> 5542</a></span><span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AArch64InstrInfo.html#a944bf3cc625b6bf05e52bc6daa2cc47f">AArch64InstrInfo::shouldOutlineFromFunctionByDefault</a>(</div>
<div class="line"><a id="l05543" name="l05543"></a><span class="lineno"> 5543</span>  <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l05544" name="l05544"></a><span class="lineno"> 5544</span>  <span class="keywordflow">return</span> MF.<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a7bbd043f57d1d0ab11080103d057e662">getFunction</a>().hasMinSize();</div>
<div class="line"><a id="l05545" name="l05545"></a><span class="lineno"> 5545</span>}</div>
<div class="line"><a id="l05546" name="l05546"></a><span class="lineno"> 5546</span> </div>
<div class="line"><a id="l05547" name="l05547"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64InstrInfo.html#a823844183a9beb61d448372adccc51ad"> 5547</a></span><span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AArch64InstrInfo.html#a823844183a9beb61d448372adccc51ad">AArch64InstrInfo::isCopyInstrImpl</a>(</div>
<div class="line"><a id="l05548" name="l05548"></a><span class="lineno"> 5548</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *&amp;Source,</div>
<div class="line"><a id="l05549" name="l05549"></a><span class="lineno"> 5549</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *&amp;Destination)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l05550" name="l05550"></a><span class="lineno"> 5550</span> </div>
<div class="line"><a id="l05551" name="l05551"></a><span class="lineno"> 5551</span>  <span class="comment">// AArch64::ORRWrs and AArch64::ORRXrs with WZR/XZR reg</span></div>
<div class="line"><a id="l05552" name="l05552"></a><span class="lineno"> 5552</span>  <span class="comment">// and zero immediate operands used as an alias for mov instruction.</span></div>
<div class="line"><a id="l05553" name="l05553"></a><span class="lineno"> 5553</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode() == AArch64::ORRWrs &amp;&amp;</div>
<div class="line"><a id="l05554" name="l05554"></a><span class="lineno"> 5554</span>      <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1).getReg() == AArch64::WZR &amp;&amp;</div>
<div class="line"><a id="l05555" name="l05555"></a><span class="lineno"> 5555</span>      <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(3).getImm() == 0x0) {</div>
<div class="line"><a id="l05556" name="l05556"></a><span class="lineno"> 5556</span>    Destination = &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0);</div>
<div class="line"><a id="l05557" name="l05557"></a><span class="lineno"> 5557</span>    Source = &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(2);</div>
<div class="line"><a id="l05558" name="l05558"></a><span class="lineno"> 5558</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l05559" name="l05559"></a><span class="lineno"> 5559</span>  }</div>
<div class="line"><a id="l05560" name="l05560"></a><span class="lineno"> 5560</span> </div>
<div class="line"><a id="l05561" name="l05561"></a><span class="lineno"> 5561</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode() == AArch64::ORRXrs &amp;&amp;</div>
<div class="line"><a id="l05562" name="l05562"></a><span class="lineno"> 5562</span>      <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1).getReg() == AArch64::XZR &amp;&amp;</div>
<div class="line"><a id="l05563" name="l05563"></a><span class="lineno"> 5563</span>      <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(3).getImm() == 0x0) {</div>
<div class="line"><a id="l05564" name="l05564"></a><span class="lineno"> 5564</span>    Destination = &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0);</div>
<div class="line"><a id="l05565" name="l05565"></a><span class="lineno"> 5565</span>    Source = &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(2);</div>
<div class="line"><a id="l05566" name="l05566"></a><span class="lineno"> 5566</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l05567" name="l05567"></a><span class="lineno"> 5567</span>  }</div>
<div class="line"><a id="l05568" name="l05568"></a><span class="lineno"> 5568</span> </div>
<div class="line"><a id="l05569" name="l05569"></a><span class="lineno"> 5569</span>  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l05570" name="l05570"></a><span class="lineno"> 5570</span>}</div>
<div class="line"><a id="l05571" name="l05571"></a><span class="lineno"> 5571</span> </div>
<div class="line"><a id="l05572" name="l05572"></a><span class="lineno"><a class="line" href="AArch64InstrInfo_8cpp.html#ae7cacd3c36ea1b8c5eb3fd95f8c35cca"> 5572</a></span><span class="preprocessor">#define GET_INSTRINFO_HELPERS</span></div>
<div class="line"><a id="l05573" name="l05573"></a><span class="lineno"> 5573</span><span class="preprocessor">#include &quot;AArch64GenInstrInfo.inc&quot;</span></div>
<div class="ttc" id="aAArch64AddressingModes_8h_html"><div class="ttname"><a href="AArch64AddressingModes_8h.html">AArch64AddressingModes.h</a></div></div>
<div class="ttc" id="aAArch64AdvSIMDScalarPass_8cpp_html_a92a6b0a9b7228d190b0a7d8ae3ef03c7"><div class="ttname"><a href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a></div><div class="ttdeci">unsigned SubReg</div><div class="ttdef"><b>Definition:</b> <a href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00104">AArch64AdvSIMDScalarPass.cpp:104</a></div></div>
<div class="ttc" id="aAArch64AdvSIMDScalarPass_8cpp_html_aacd2ab195054a3e6a74bfbb9d5d571c8"><div class="ttname"><a href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a></div><div class="ttdeci">unsigned const MachineRegisterInfo * MRI</div><div class="ttdef"><b>Definition:</b> <a href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">AArch64AdvSIMDScalarPass.cpp:105</a></div></div>
<div class="ttc" id="aAArch64BaseInfo_8h_html"><div class="ttname"><a href="AArch64BaseInfo_8h.html">AArch64BaseInfo.h</a></div></div>
<div class="ttc" id="aAArch64ExpandPseudoInsts_8cpp_html_ad3ece0ac2421637044624c9b01c42466"><div class="ttname"><a href="AArch64ExpandPseudoInsts_8cpp.html#ad3ece0ac2421637044624c9b01c42466">DefMI</a></div><div class="ttdeci">MachineInstrBuilder MachineInstrBuilder &amp; DefMI</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ExpandPseudoInsts_8cpp_source.html#l00093">AArch64ExpandPseudoInsts.cpp:93</a></div></div>
<div class="ttc" id="aAArch64InstrInfo_8cpp_html_a00bd5f8fc1c23cffaa56ecb4cf6443d4"><div class="ttname"><a href="AArch64InstrInfo_8cpp.html#a00bd5f8fc1c23cffaa56ecb4cf6443d4">forwardCopyWillClobberTuple</a></div><div class="ttdeci">static bool forwardCopyWillClobberTuple(unsigned DestReg, unsigned SrcReg, unsigned NumRegs)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l02370">AArch64InstrInfo.cpp:2370</a></div></div>
<div class="ttc" id="aAArch64InstrInfo_8cpp_html_a00df395c26d74e8d6cd2f9e5336065d9"><div class="ttname"><a href="AArch64InstrInfo_8cpp.html#a00df395c26d74e8d6cd2f9e5336065d9">BCCDisplacementBits</a></div><div class="ttdeci">static cl::opt&lt; unsigned &gt; BCCDisplacementBits(&quot;aarch64-bcc-offset-bits&quot;, cl::Hidden, cl::init(19), cl::desc(&quot;Restrict range of Bcc instructions (DEBUG)&quot;))</div></div>
<div class="ttc" id="aAArch64InstrInfo_8cpp_html_a088e2740f3c34806eb6ecdf02a03a958"><div class="ttname"><a href="AArch64InstrInfo_8cpp.html#a088e2740f3c34806eb6ecdf02a03a958">findCondCodeUsedByInstr</a></div><div class="ttdeci">static AArch64CC::CondCode findCondCodeUsedByInstr(const MachineInstr &amp;Instr)</div><div class="ttdoc">Find a condition code used by the instruction.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l01306">AArch64InstrInfo.cpp:1306</a></div></div>
<div class="ttc" id="aAArch64InstrInfo_8cpp_html_a10faaea75a2dba1bf0bbdd2daeb7b953"><div class="ttname"><a href="AArch64InstrInfo_8cpp.html#a10faaea75a2dba1bf0bbdd2daeb7b953">isCombineInstrCandidate64</a></div><div class="ttdeci">static bool isCombineInstrCandidate64(unsigned Opc)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l03420">AArch64InstrInfo.cpp:3420</a></div></div>
<div class="ttc" id="aAArch64InstrInfo_8cpp_html_a1641cece2a977e5762e900230081b3d7"><div class="ttname"><a href="AArch64InstrInfo_8cpp.html#a1641cece2a977e5762e900230081b3d7">canInstrSubstituteCmpInstr</a></div><div class="ttdeci">static bool canInstrSubstituteCmpInstr(MachineInstr *MI, MachineInstr *CmpInstr, const TargetRegisterInfo *TRI)</div><div class="ttdoc">Check if CmpInstr can be substituted by MI.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l01397">AArch64InstrInfo.cpp:1397</a></div></div>
<div class="ttc" id="aAArch64InstrInfo_8cpp_html_a18f4a66d99dba4cf2a2c1054d796cf9c"><div class="ttname"><a href="AArch64InstrInfo_8cpp.html#a18f4a66d99dba4cf2a2c1054d796cf9c">removeCopies</a></div><div class="ttdeci">static unsigned removeCopies(const MachineRegisterInfo &amp;MRI, unsigned VReg)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l00419">AArch64InstrInfo.cpp:419</a></div></div>
<div class="ttc" id="aAArch64InstrInfo_8cpp_html_a19a5a038e1b77984ca9710992b68b938"><div class="ttname"><a href="AArch64InstrInfo_8cpp.html#a19a5a038e1b77984ca9710992b68b938">areCFlagsAccessedBetweenInstrs</a></div><div class="ttdeci">static bool areCFlagsAccessedBetweenInstrs(MachineBasicBlock::iterator From, MachineBasicBlock::iterator To, const TargetRegisterInfo *TRI, const AccessKind AccessToCheck=AK_All)</div><div class="ttdoc">True when condition flags are accessed (either by writing or reading) on the instruction trace starti...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l01142">AArch64InstrInfo.cpp:1142</a></div></div>
<div class="ttc" id="aAArch64InstrInfo_8cpp_html_a1de3723766632d625fae11642a4583ae"><div class="ttname"><a href="AArch64InstrInfo_8cpp.html#a1de3723766632d625fae11642a4583ae">canBeExpandedToORR</a></div><div class="ttdeci">static bool canBeExpandedToORR(const MachineInstr &amp;MI, unsigned BitSize)</div><div class="ttdoc">Returns true if a MOVi32imm or MOVi64imm can be expanded to an ORRxx.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l00677">AArch64InstrInfo.cpp:677</a></div></div>
<div class="ttc" id="aAArch64InstrInfo_8cpp_html_a22d94dbb2ca88224dfaf3377e3adf7cf"><div class="ttname"><a href="AArch64InstrInfo_8cpp.html#a22d94dbb2ca88224dfaf3377e3adf7cf">isADDSRegImm</a></div><div class="ttdeci">static bool isADDSRegImm(unsigned Opcode)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l01378">AArch64InstrInfo.cpp:1378</a></div></div>
<div class="ttc" id="aAArch64InstrInfo_8cpp_html_a30270b20b168cbb68c654812dd91db96"><div class="ttname"><a href="AArch64InstrInfo_8cpp.html#a30270b20b168cbb68c654812dd91db96">sForm</a></div><div class="ttdeci">static unsigned sForm(MachineInstr &amp;Instr)</div><div class="ttdoc">Get opcode of S version of Instr.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l01228">AArch64InstrInfo.cpp:1228</a></div></div>
<div class="ttc" id="aAArch64InstrInfo_8cpp_html_a31643f4a8497b19fbc2891b312eb7c2d"><div class="ttname"><a href="AArch64InstrInfo_8cpp.html#a31643f4a8497b19fbc2891b312eb7c2d">isCombineInstrSettingFlag</a></div><div class="ttdeci">static bool isCombineInstrSettingFlag(unsigned Opc)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l03382">AArch64InstrInfo.cpp:3382</a></div></div>
<div class="ttc" id="aAArch64InstrInfo_8cpp_html_a317497ce5235c135f0b4d4ab463f1847"><div class="ttname"><a href="AArch64InstrInfo_8cpp.html#a317497ce5235c135f0b4d4ab463f1847">AccessKind</a></div><div class="ttdeci">AccessKind</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l01135">AArch64InstrInfo.cpp:1135</a></div></div>
<div class="ttc" id="aAArch64InstrInfo_8cpp_html_a317497ce5235c135f0b4d4ab463f1847a4674dbc301d67e19366ba51f76b75720"><div class="ttname"><a href="AArch64InstrInfo_8cpp.html#a317497ce5235c135f0b4d4ab463f1847a4674dbc301d67e19366ba51f76b75720">AK_All</a></div><div class="ttdeci">@ AK_All</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l01135">AArch64InstrInfo.cpp:1135</a></div></div>
<div class="ttc" id="aAArch64InstrInfo_8cpp_html_a317497ce5235c135f0b4d4ab463f1847ad95a443441a0fd8b5fffc844eb6fabc3"><div class="ttname"><a href="AArch64InstrInfo_8cpp.html#a317497ce5235c135f0b4d4ab463f1847ad95a443441a0fd8b5fffc844eb6fabc3">AK_Write</a></div><div class="ttdeci">@ AK_Write</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l01135">AArch64InstrInfo.cpp:1135</a></div></div>
<div class="ttc" id="aAArch64InstrInfo_8cpp_html_a317497ce5235c135f0b4d4ab463f1847af7122e781d4583ad1b055afbfee22794"><div class="ttname"><a href="AArch64InstrInfo_8cpp.html#a317497ce5235c135f0b4d4ab463f1847af7122e781d4583ad1b055afbfee22794">AK_Read</a></div><div class="ttdeci">@ AK_Read</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l01135">AArch64InstrInfo.cpp:1135</a></div></div>
<div class="ttc" id="aAArch64InstrInfo_8cpp_html_a372af6912a0c5feb882c8194f28ab8b2"><div class="ttname"><a href="AArch64InstrInfo_8cpp.html#a372af6912a0c5feb882c8194f28ab8b2">canPairLdStOpc</a></div><div class="ttdeci">static bool canPairLdStOpc(unsigned FirstOpc, unsigned SecondOpc)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l02248">AArch64InstrInfo.cpp:2248</a></div></div>
<div class="ttc" id="aAArch64InstrInfo_8cpp_html_a4562e06b3ad458d67ecebb2c1f658438"><div class="ttname"><a href="AArch64InstrInfo_8cpp.html#a4562e06b3ad458d67ecebb2c1f658438">storeRegPairToStackSlot</a></div><div class="ttdeci">static void storeRegPairToStackSlot(const TargetRegisterInfo &amp;TRI, MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator InsertBefore, const MCInstrDesc &amp;MCID, unsigned SrcReg, bool IsKill, unsigned SubIdx0, unsigned SubIdx1, int FI, MachineMemOperand *MMO)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l02728">AArch64InstrInfo.cpp:2728</a></div></div>
<div class="ttc" id="aAArch64InstrInfo_8cpp_html_a4847fec83cba37133072e8930de7eb0e"><div class="ttname"><a href="AArch64InstrInfo_8cpp.html#a4847fec83cba37133072e8930de7eb0e">getBranchDisplacementBits</a></div><div class="ttdeci">static unsigned getBranchDisplacementBits(unsigned Opc)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l00159">AArch64InstrInfo.cpp:159</a></div></div>
<div class="ttc" id="aAArch64InstrInfo_8cpp_html_a4cda772a3ad81eb1c74f655a01894b9e"><div class="ttname"><a href="AArch64InstrInfo_8cpp.html#a4cda772a3ad81eb1c74f655a01894b9e">areCFlagsAliveInSuccessors</a></div><div class="ttdeci">static bool areCFlagsAliveInSuccessors(MachineBasicBlock *MBB)</div><div class="ttdoc">Check if AArch64::NZCV should be alive in successors of MBB.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l01275">AArch64InstrInfo.cpp:1275</a></div></div>
<div class="ttc" id="aAArch64InstrInfo_8cpp_html_a54364eff37dd85ae40daeae825a036cf"><div class="ttname"><a href="AArch64InstrInfo_8cpp.html#a54364eff37dd85ae40daeae825a036cf">unscaleOffset</a></div><div class="ttdeci">static bool unscaleOffset(unsigned Opc, int64_t &amp;Offset)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l02237">AArch64InstrInfo.cpp:2237</a></div></div>
<div class="ttc" id="aAArch64InstrInfo_8cpp_html_a6893512d8a2c2aaf9d6758440d1bc583"><div class="ttname"><a href="AArch64InstrInfo_8cpp.html#a6893512d8a2c2aaf9d6758440d1bc583">genMaddR</a></div><div class="ttdeci">static MachineInstr * genMaddR(MachineFunction &amp;MF, MachineRegisterInfo &amp;MRI, const TargetInstrInfo *TII, MachineInstr &amp;Root, SmallVectorImpl&lt; MachineInstr * &gt; &amp;InsInstrs, unsigned IdxMulOpd, unsigned MaddOpc, unsigned VR, const TargetRegisterClass *RC)</div><div class="ttdoc">genMaddR - Generate madd instruction and combine mul and add using an extra virtual register Example ...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l04022">AArch64InstrInfo.cpp:4022</a></div></div>
<div class="ttc" id="aAArch64InstrInfo_8cpp_html_a6bcbaaaf5cdd6776370ca2566bd96aaf"><div class="ttname"><a href="AArch64InstrInfo_8cpp.html#a6bcbaaaf5cdd6776370ca2566bd96aaf">genFusedMultiply</a></div><div class="ttdeci">static MachineInstr * genFusedMultiply(MachineFunction &amp;MF, MachineRegisterInfo &amp;MRI, const TargetInstrInfo *TII, MachineInstr &amp;Root, SmallVectorImpl&lt; MachineInstr * &gt; &amp;InsInstrs, unsigned IdxMulOpd, unsigned MaddOpc, const TargetRegisterClass *RC, FMAInstKind kind=FMAInstKind::Default, const unsigned *ReplacedAddend=nullptr)</div><div class="ttdoc">genFusedMultiply - Generate fused multiply instructions.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l03943">AArch64InstrInfo.cpp:3943</a></div></div>
<div class="ttc" id="aAArch64InstrInfo_8cpp_html_a6bee6e7bc0ab5c00b5331eddb64e7ac4"><div class="ttname"><a href="AArch64InstrInfo_8cpp.html#a6bee6e7bc0ab5c00b5331eddb64e7ac4">scaleOffset</a></div><div class="ttdeci">static bool scaleOffset(unsigned Opc, int64_t &amp;Offset)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l02220">AArch64InstrInfo.cpp:2220</a></div></div>
<div class="ttc" id="aAArch64InstrInfo_8cpp_html_a6d8faa716c9389c680c284bc9284c113"><div class="ttname"><a href="AArch64InstrInfo_8cpp.html#a6d8faa716c9389c680c284bc9284c113">canCombineWithFMUL</a></div><div class="ttdeci">static bool canCombineWithFMUL(MachineBasicBlock &amp;MBB, MachineOperand &amp;MO, unsigned MulOpc)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l03504">AArch64InstrInfo.cpp:3504</a></div></div>
<div class="ttc" id="aAArch64InstrInfo_8cpp_html_a7713f36f3b42f9196c16db0d7493b466"><div class="ttname"><a href="AArch64InstrInfo_8cpp.html#a7713f36f3b42f9196c16db0d7493b466">isSUBSRegImm</a></div><div class="ttdeci">static bool isSUBSRegImm(unsigned Opcode)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l01382">AArch64InstrInfo.cpp:1382</a></div></div>
<div class="ttc" id="aAArch64InstrInfo_8cpp_html_a77dea00ee37a964ad5edf6072fb35071"><div class="ttname"><a href="AArch64InstrInfo_8cpp.html#a77dea00ee37a964ad5edf6072fb35071">UpdateOperandRegClass</a></div><div class="ttdeci">static bool UpdateOperandRegClass(MachineInstr &amp;Instr)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l01049">AArch64InstrInfo.cpp:1049</a></div></div>
<div class="ttc" id="aAArch64InstrInfo_8cpp_html_a833c45aff4e26b616764ec936994bf45"><div class="ttname"><a href="AArch64InstrInfo_8cpp.html#a833c45aff4e26b616764ec936994bf45">getUsedNZCV</a></div><div class="ttdeci">static UsedNZCV getUsedNZCV(AArch64CC::CondCode CC)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l01334">AArch64InstrInfo.cpp:1334</a></div></div>
<div class="ttc" id="aAArch64InstrInfo_8cpp_html_a89fae3db628b477b713990d7a58732ea"><div class="ttname"><a href="AArch64InstrInfo_8cpp.html#a89fae3db628b477b713990d7a58732ea">isCombineInstrCandidateFP</a></div><div class="ttdeci">static bool isCombineInstrCandidateFP(const MachineInstr &amp;Inst)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l03439">AArch64InstrInfo.cpp:3439</a></div></div>
<div class="ttc" id="aAArch64InstrInfo_8cpp_html_a8a77823ca1d474b22f9b923674749a14"><div class="ttname"><a href="AArch64InstrInfo_8cpp.html#a8a77823ca1d474b22f9b923674749a14">canCombine</a></div><div class="ttdeci">static bool canCombine(MachineBasicBlock &amp;MBB, MachineOperand &amp;MO, unsigned CombineOpc, unsigned ZeroReg=0, bool CheckZeroReg=false)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l03468">AArch64InstrInfo.cpp:3468</a></div></div>
<div class="ttc" id="aAArch64InstrInfo_8cpp_html_aa3d936cb9197b15ae6b41f8a52592961"><div class="ttname"><a href="AArch64InstrInfo_8cpp.html#aa3d936cb9197b15ae6b41f8a52592961">convertToNonFlagSettingOpc</a></div><div class="ttdeci">static unsigned convertToNonFlagSettingOpc(const MachineInstr &amp;MI)</div><div class="ttdoc">Return the opcode that does not set flags when possible - otherwise return the original opcode.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l01090">AArch64InstrInfo.cpp:1090</a></div></div>
<div class="ttc" id="aAArch64InstrInfo_8cpp_html_aa729784bba6bc69c8ee861b40ce7e377"><div class="ttname"><a href="AArch64InstrInfo_8cpp.html#aa729784bba6bc69c8ee861b40ce7e377">AddSubReg</a></div><div class="ttdeci">static const MachineInstrBuilder &amp; AddSubReg(const MachineInstrBuilder &amp;MIB, unsigned Reg, unsigned SubIdx, unsigned State, const TargetRegisterInfo *TRI)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l02358">AArch64InstrInfo.cpp:2358</a></div></div>
<div class="ttc" id="aAArch64InstrInfo_8cpp_html_aac1b3c004a879852010caa15e70109e0"><div class="ttname"><a href="AArch64InstrInfo_8cpp.html#aac1b3c004a879852010caa15e70109e0">isCombineInstrCandidate32</a></div><div class="ttdeci">static bool isCombineInstrCandidate32(unsigned Opc)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l03401">AArch64InstrInfo.cpp:3401</a></div></div>
<div class="ttc" id="aAArch64InstrInfo_8cpp_html_aae34e9ed9446266fe2dcc421cc67093f"><div class="ttname"><a href="AArch64InstrInfo_8cpp.html#aae34e9ed9446266fe2dcc421cc67093f">parseCondBranch</a></div><div class="ttdeci">static void parseCondBranch(MachineInstr *LastInst, MachineBasicBlock *&amp;Target, SmallVectorImpl&lt; MachineOperand &gt; &amp;Cond)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l00128">AArch64InstrInfo.cpp:128</a></div></div>
<div class="ttc" id="aAArch64InstrInfo_8cpp_html_ab0b0a572164f8fccd5474cb6babed129"><div class="ttname"><a href="AArch64InstrInfo_8cpp.html#ab0b0a572164f8fccd5474cb6babed129">MachineOutlinerMBBFlags</a></div><div class="ttdeci">MachineOutlinerMBBFlags</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l04854">AArch64InstrInfo.cpp:4854</a></div></div>
<div class="ttc" id="aAArch64InstrInfo_8cpp_html_ab0b0a572164f8fccd5474cb6babed129a4833a7f75545b7500185a9ececd92b08"><div class="ttname"><a href="AArch64InstrInfo_8cpp.html#ab0b0a572164f8fccd5474cb6babed129a4833a7f75545b7500185a9ececd92b08">LRUnavailableSomewhere</a></div><div class="ttdeci">@ LRUnavailableSomewhere</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l04855">AArch64InstrInfo.cpp:4855</a></div></div>
<div class="ttc" id="aAArch64InstrInfo_8cpp_html_ab0b0a572164f8fccd5474cb6babed129a4f2a846b62b36aa105ec3ddfd151a482"><div class="ttname"><a href="AArch64InstrInfo_8cpp.html#ab0b0a572164f8fccd5474cb6babed129a4f2a846b62b36aa105ec3ddfd151a482">HasCalls</a></div><div class="ttdeci">@ HasCalls</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l04856">AArch64InstrInfo.cpp:4856</a></div></div>
<div class="ttc" id="aAArch64InstrInfo_8cpp_html_ab0b0a572164f8fccd5474cb6babed129ac7d6a08b9442af3460a55305a35fd823"><div class="ttname"><a href="AArch64InstrInfo_8cpp.html#ab0b0a572164f8fccd5474cb6babed129ac7d6a08b9442af3460a55305a35fd823">UnsafeRegsDead</a></div><div class="ttdeci">@ UnsafeRegsDead</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l04858">AArch64InstrInfo.cpp:4857</a></div></div>
<div class="ttc" id="aAArch64InstrInfo_8cpp_html_abb0a82cf9ab3cf0c256918c17512f987"><div class="ttname"><a href="AArch64InstrInfo_8cpp.html#abb0a82cf9ab3cf0c256918c17512f987">FMAInstKind</a></div><div class="ttdeci">FMAInstKind</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l03922">AArch64InstrInfo.cpp:3922</a></div></div>
<div class="ttc" id="aAArch64InstrInfo_8cpp_html_abb0a82cf9ab3cf0c256918c17512f987aa66d3974b6f2e3a542f896da144cd297"><div class="ttname"><a href="AArch64InstrInfo_8cpp.html#abb0a82cf9ab3cf0c256918c17512f987aa66d3974b6f2e3a542f896da144cd297">FMAInstKind::Accumulator</a></div><div class="ttdeci">@ Accumulator</div></div>
<div class="ttc" id="aAArch64InstrInfo_8cpp_html_abb0a82cf9ab3cf0c256918c17512f987acccd5fd8c8f59fe9373c56b1b951780c"><div class="ttname"><a href="AArch64InstrInfo_8cpp.html#abb0a82cf9ab3cf0c256918c17512f987acccd5fd8c8f59fe9373c56b1b951780c">FMAInstKind::Indexed</a></div><div class="ttdeci">@ Indexed</div></div>
<div class="ttc" id="aAArch64InstrInfo_8cpp_html_ac6785462ddb955dc6a9a79d592dd9718"><div class="ttname"><a href="AArch64InstrInfo_8cpp.html#ac6785462ddb955dc6a9a79d592dd9718">shouldClusterFI</a></div><div class="ttdeci">static bool shouldClusterFI(const MachineFrameInfo &amp;MFI, int FI1, int64_t Offset1, unsigned Opcode1, int FI2, int64_t Offset2, unsigned Opcode2)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l02266">AArch64InstrInfo.cpp:2266</a></div></div>
<div class="ttc" id="aAArch64InstrInfo_8cpp_html_acd3cc339aff66a17d663a76992d474d5"><div class="ttname"><a href="AArch64InstrInfo_8cpp.html#acd3cc339aff66a17d663a76992d474d5">TBZDisplacementBits</a></div><div class="ttdeci">static cl::opt&lt; unsigned &gt; TBZDisplacementBits(&quot;aarch64-tbz-offset-bits&quot;, cl::Hidden, cl::init(14), cl::desc(&quot;Restrict range of TB[N]Z instructions (DEBUG)&quot;))</div></div>
<div class="ttc" id="aAArch64InstrInfo_8cpp_html_ad0da9705518e24c1435d33d0ad806b3e"><div class="ttname"><a href="AArch64InstrInfo_8cpp.html#ad0da9705518e24c1435d33d0ad806b3e">getFMAPatterns</a></div><div class="ttdeci">static bool getFMAPatterns(MachineInstr &amp;Root, SmallVectorImpl&lt; MachineCombinerPattern &gt; &amp;Patterns)</div><div class="ttdoc">Floating-Point Support.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l03646">AArch64InstrInfo.cpp:3646</a></div></div>
<div class="ttc" id="aAArch64InstrInfo_8cpp_html_ae0c83ea77a8a90f821157e321ff1ad5b"><div class="ttname"><a href="AArch64InstrInfo_8cpp.html#ae0c83ea77a8a90f821157e321ff1ad5b">isCombineInstrCandidate</a></div><div class="ttdeci">static bool isCombineInstrCandidate(unsigned Opc)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l03461">AArch64InstrInfo.cpp:3461</a></div></div>
<div class="ttc" id="aAArch64InstrInfo_8cpp_html_ae25253bd68535ed8bdcb98a751098fe4"><div class="ttname"><a href="AArch64InstrInfo_8cpp.html#ae25253bd68535ed8bdcb98a751098fe4">MachineOutlinerClass</a></div><div class="ttdeci">MachineOutlinerClass</div><div class="ttdoc">Constants defining how certain sequences should be outlined.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l04846">AArch64InstrInfo.cpp:4846</a></div></div>
<div class="ttc" id="aAArch64InstrInfo_8cpp_html_ae25253bd68535ed8bdcb98a751098fe4a0f5f89e2a0973bd42b48aa3ab23bc4a7"><div class="ttname"><a href="AArch64InstrInfo_8cpp.html#ae25253bd68535ed8bdcb98a751098fe4a0f5f89e2a0973bd42b48aa3ab23bc4a7">MachineOutlinerTailCall</a></div><div class="ttdeci">@ MachineOutlinerTailCall</div><div class="ttdoc">Emit a save, restore, call, and return.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l04848">AArch64InstrInfo.cpp:4848</a></div></div>
<div class="ttc" id="aAArch64InstrInfo_8cpp_html_ae25253bd68535ed8bdcb98a751098fe4a428eb3c2a256781b5e0589b47427e585"><div class="ttname"><a href="AArch64InstrInfo_8cpp.html#ae25253bd68535ed8bdcb98a751098fe4a428eb3c2a256781b5e0589b47427e585">MachineOutlinerRegSave</a></div><div class="ttdeci">@ MachineOutlinerRegSave</div><div class="ttdoc">Emit a call and tail-call.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l04852">AArch64InstrInfo.cpp:4851</a></div></div>
<div class="ttc" id="aAArch64InstrInfo_8cpp_html_ae25253bd68535ed8bdcb98a751098fe4a91f63a4449fb0a4504497465cc2f4c9a"><div class="ttname"><a href="AArch64InstrInfo_8cpp.html#ae25253bd68535ed8bdcb98a751098fe4a91f63a4449fb0a4504497465cc2f4c9a">MachineOutlinerNoLRSave</a></div><div class="ttdeci">@ MachineOutlinerNoLRSave</div><div class="ttdoc">Only emit a branch.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l04849">AArch64InstrInfo.cpp:4849</a></div></div>
<div class="ttc" id="aAArch64InstrInfo_8cpp_html_ae25253bd68535ed8bdcb98a751098fe4ae4ec11c9120413385aef372aaa2a390c"><div class="ttname"><a href="AArch64InstrInfo_8cpp.html#ae25253bd68535ed8bdcb98a751098fe4ae4ec11c9120413385aef372aaa2a390c">MachineOutlinerThunk</a></div><div class="ttdeci">@ MachineOutlinerThunk</div><div class="ttdoc">Emit a call and return.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l04850">AArch64InstrInfo.cpp:4850</a></div></div>
<div class="ttc" id="aAArch64InstrInfo_8cpp_html_ae25253bd68535ed8bdcb98a751098fe4ae6d079724e013e1fd057cf6fcb57675a"><div class="ttname"><a href="AArch64InstrInfo_8cpp.html#ae25253bd68535ed8bdcb98a751098fe4ae6d079724e013e1fd057cf6fcb57675a">MachineOutlinerDefault</a></div><div class="ttdeci">@ MachineOutlinerDefault</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l04847">AArch64InstrInfo.cpp:4847</a></div></div>
<div class="ttc" id="aAArch64InstrInfo_8cpp_html_ae540e0d3b597fb4ff833c4c8fe31da16"><div class="ttname"><a href="AArch64InstrInfo_8cpp.html#ae540e0d3b597fb4ff833c4c8fe31da16">getOffsetStride</a></div><div class="ttdeci">static unsigned getOffsetStride(unsigned Opc)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l02197">AArch64InstrInfo.cpp:2197</a></div></div>
<div class="ttc" id="aAArch64InstrInfo_8cpp_html_aedf04d923bd1581ccf5ad9db091ea9ee"><div class="ttname"><a href="AArch64InstrInfo_8cpp.html#aedf04d923bd1581ccf5ad9db091ea9ee">loadRegPairFromStackSlot</a></div><div class="ttdeci">static void loadRegPairFromStackSlot(const TargetRegisterInfo &amp;TRI, MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator InsertBefore, const MCInstrDesc &amp;MCID, unsigned DestReg, unsigned SubIdx0, unsigned SubIdx1, int FI, MachineMemOperand *MMO)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l02857">AArch64InstrInfo.cpp:2857</a></div></div>
<div class="ttc" id="aAArch64InstrInfo_8cpp_html_aeef1f8831e5bff7c0ca8fe17cfdc889d"><div class="ttname"><a href="AArch64InstrInfo_8cpp.html#aeef1f8831e5bff7c0ca8fe17cfdc889d">CBZDisplacementBits</a></div><div class="ttdeci">static cl::opt&lt; unsigned &gt; CBZDisplacementBits(&quot;aarch64-cbz-offset-bits&quot;, cl::Hidden, cl::init(19), cl::desc(&quot;Restrict range of CB[N]Z instructions (DEBUG)&quot;))</div></div>
<div class="ttc" id="aAArch64InstrInfo_8cpp_html_aef21a685c4183683271cbaa741991f12"><div class="ttname"><a href="AArch64InstrInfo_8cpp.html#aef21a685c4183683271cbaa741991f12">canFoldIntoCSel</a></div><div class="ttdeci">static unsigned canFoldIntoCSel(const MachineRegisterInfo &amp;MRI, unsigned VReg, unsigned *NewVReg=nullptr)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l00432">AArch64InstrInfo.cpp:432</a></div></div>
<div class="ttc" id="aAArch64InstrInfo_8cpp_html_af975a2c02ec432e792cd734ce52fa02c"><div class="ttname"><a href="AArch64InstrInfo_8cpp.html#af975a2c02ec432e792cd734ce52fa02c">canCombineWithMUL</a></div><div class="ttdeci">static bool canCombineWithMUL(MachineBasicBlock &amp;MBB, MachineOperand &amp;MO, unsigned MulOpc, unsigned ZeroReg)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l03497">AArch64InstrInfo.cpp:3497</a></div></div>
<div class="ttc" id="aAArch64InstrInfo_8cpp_html_afd0aa3ba35c12ee51c941a5c1c1e275e"><div class="ttname"><a href="AArch64InstrInfo_8cpp.html#afd0aa3ba35c12ee51c941a5c1c1e275e">getMaddPatterns</a></div><div class="ttdeci">static bool getMaddPatterns(MachineInstr &amp;Root, SmallVectorImpl&lt; MachineCombinerPattern &gt; &amp;Patterns)</div><div class="ttdoc">Find instructions that can be turned into madd.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l03538">AArch64InstrInfo.cpp:3538</a></div></div>
<div class="ttc" id="aAArch64InstrInfo_8h_html"><div class="ttname"><a href="AArch64InstrInfo_8h.html">AArch64InstrInfo.h</a></div></div>
<div class="ttc" id="aAArch64MachineFunctionInfo_8h_html"><div class="ttname"><a href="AArch64MachineFunctionInfo_8h.html">AArch64MachineFunctionInfo.h</a></div></div>
<div class="ttc" id="aAArch64Subtarget_8h_html"><div class="ttname"><a href="AArch64Subtarget_8h.html">AArch64Subtarget.h</a></div></div>
<div class="ttc" id="aAMDGPUAsmParser_8cpp_html_abb21a41bf541ba2c706937ef91f9e4c9"><div class="ttname"><a href="AMDGPUAsmParser_8cpp.html#abb21a41bf541ba2c706937ef91f9e4c9">getRegClass</a></div><div class="ttdeci">static int getRegClass(RegisterKind Is, unsigned RegWidth)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUAsmParser_8cpp_source.html#l01865">AMDGPUAsmParser.cpp:1865</a></div></div>
<div class="ttc" id="aAMDGPULibCalls_8cpp_html_a537c835c34f0b44b6ad2696643754390"><div class="ttname"><a href="AMDGPULibCalls_8cpp.html#a537c835c34f0b44b6ad2696643754390">Callee</a></div><div class="ttdeci">amdgpu Simplify well known AMD library false FunctionCallee Callee</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPULibCalls_8cpp_source.html#l00230">AMDGPULibCalls.cpp:230</a></div></div>
<div class="ttc" id="aArrayRef_8h_html"><div class="ttname"><a href="ArrayRef_8h.html">ArrayRef.h</a></div></div>
<div class="ttc" id="aBlockVerifier_8cpp_html_ae45c7d73c0ff5d177b59153ffae77f84"><div class="ttname"><a href="BlockVerifier_8cpp.html#ae45c7d73c0ff5d177b59153ffae77f84">From</a></div><div class="ttdeci">BlockVerifier::State From</div><div class="ttdef"><b>Definition:</b> <a href="BlockVerifier_8cpp_source.html#l00055">BlockVerifier.cpp:55</a></div></div>
<div class="ttc" id="aBuiltinGCs_8cpp_html_a694d9607a781d330039787de0726acc0"><div class="ttname"><a href="BuiltinGCs_8cpp.html#a694d9607a781d330039787de0726acc0">C</a></div><div class="ttdeci">static GCRegistry::Add&lt; ShadowStackGC &gt; C(&quot;shadow-stack&quot;, &quot;Very portable GC for uncooperative code generators&quot;)</div></div>
<div class="ttc" id="aBuiltinGCs_8cpp_html_ab5899ca200d34e3cc6bb09ebce5e5b3c"><div class="ttname"><a href="BuiltinGCs_8cpp.html#ab5899ca200d34e3cc6bb09ebce5e5b3c">E</a></div><div class="ttdeci">static GCRegistry::Add&lt; CoreCLRGC &gt; E(&quot;coreclr&quot;, &quot;CoreCLR-compatible GC&quot;)</div></div>
<div class="ttc" id="aCasting_8h_html"><div class="ttname"><a href="Casting_8h.html">Casting.h</a></div></div>
<div class="ttc" id="aCodeGen_8h_html"><div class="ttname"><a href="CodeGen_8h.html">CodeGen.h</a></div></div>
<div class="ttc" id="aCommandLine_8h_html"><div class="ttname"><a href="CommandLine_8h.html">CommandLine.h</a></div></div>
<div class="ttc" id="aCompiler_8h_html"><div class="ttname"><a href="Compiler_8h.html">Compiler.h</a></div></div>
<div class="ttc" id="aCompiler_8h_html_a9579881de06b1560d242d15171ca1b86"><div class="ttname"><a href="Compiler_8h.html#a9579881de06b1560d242d15171ca1b86">LLVM_FALLTHROUGH</a></div><div class="ttdeci">#define LLVM_FALLTHROUGH</div><div class="ttdoc">LLVM_FALLTHROUGH - Mark fallthrough cases in switch statements.</div><div class="ttdef"><b>Definition:</b> <a href="Compiler_8h_source.html#l00250">Compiler.h:250</a></div></div>
<div class="ttc" id="aDeadArgumentElimination_8cpp_html_a39a491a969849f634027f20be70a5c57"><div class="ttname"><a href="DeadArgumentElimination_8cpp.html#a39a491a969849f634027f20be70a5c57">Idx</a></div><div class="ttdeci">Returns the sub type a function will return at a given Idx Should correspond to the result type of an ExtractValue instruction executed with just that one unsigned Idx</div><div class="ttdef"><b>Definition:</b> <a href="DeadArgumentElimination_8cpp_source.html#l00342">DeadArgumentElimination.cpp:342</a></div></div>
<div class="ttc" id="aDebugLoc_8h_html"><div class="ttname"><a href="DebugLoc_8h.html">DebugLoc.h</a></div></div>
<div class="ttc" id="aEvaluator_8cpp_html_a92efb02157b6836e1232c577d34678d6"><div class="ttname"><a href="Evaluator_8cpp.html#a92efb02157b6836e1232c577d34678d6">getFunction</a></div><div class="ttdeci">static Function * getFunction(Constant *C)</div><div class="ttdef"><b>Definition:</b> <a href="Evaluator_8cpp_source.html#l00258">Evaluator.cpp:258</a></div></div>
<div class="ttc" id="aGlobalValue_8h_html"><div class="ttname"><a href="GlobalValue_8h.html">GlobalValue.h</a></div></div>
<div class="ttc" id="aHexagonCopyToCombine_8cpp_html_a1d40004718218dbdf06b496766299101"><div class="ttname"><a href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a></div><div class="ttdeci">const HexagonInstrInfo * TII</div><div class="ttdef"><b>Definition:</b> <a href="HexagonCopyToCombine_8cpp_source.html#l00127">HexagonCopyToCombine.cpp:127</a></div></div>
<div class="ttc" id="aIRTranslator_8cpp_html_abe44dfdea65b4f7e11e0a608ab708b76"><div class="ttname"><a href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a></div><div class="ttdeci">IRTranslator LLVM IR MI</div><div class="ttdef"><b>Definition:</b> <a href="IRTranslator_8cpp_source.html#l00091">IRTranslator.cpp:91</a></div></div>
<div class="ttc" id="aMCAsmInfo_8h_html"><div class="ttname"><a href="MCAsmInfo_8h.html">MCAsmInfo.h</a></div></div>
<div class="ttc" id="aMCInst_8h_html"><div class="ttname"><a href="MCInst_8h.html">MCInst.h</a></div></div>
<div class="ttc" id="aMCInstrDesc_8h_html"><div class="ttname"><a href="MCInstrDesc_8h.html">MCInstrDesc.h</a></div></div>
<div class="ttc" id="aMD5_8cpp_html_a96d73bbd7af15cb1fc38c3f4a3bd82e9"><div class="ttname"><a href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a></div><div class="ttdeci">#define F(x, y, z)</div><div class="ttdef"><b>Definition:</b> <a href="MD5_8cpp_source.html#l00055">MD5.cpp:55</a></div></div>
<div class="ttc" id="aMD5_8cpp_html_ac0eafdc9ee161b71e7af98af736952fd"><div class="ttname"><a href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a></div><div class="ttdeci">#define I(x, y, z)</div><div class="ttdef"><b>Definition:</b> <a href="MD5_8cpp_source.html#l00058">MD5.cpp:58</a></div></div>
<div class="ttc" id="aMachineBasicBlock_8h_html"><div class="ttname"><a href="MachineBasicBlock_8h.html">MachineBasicBlock.h</a></div></div>
<div class="ttc" id="aMachineFrameInfo_8h_html"><div class="ttname"><a href="MachineFrameInfo_8h.html">MachineFrameInfo.h</a></div></div>
<div class="ttc" id="aMachineFunction_8h_html"><div class="ttname"><a href="MachineFunction_8h.html">MachineFunction.h</a></div></div>
<div class="ttc" id="aMachineInstrBuilder_8h_html"><div class="ttname"><a href="MachineInstrBuilder_8h.html">MachineInstrBuilder.h</a></div></div>
<div class="ttc" id="aMachineInstr_8h_html"><div class="ttname"><a href="MachineInstr_8h.html">MachineInstr.h</a></div></div>
<div class="ttc" id="aMachineMemOperand_8h_html"><div class="ttname"><a href="MachineMemOperand_8h.html">MachineMemOperand.h</a></div></div>
<div class="ttc" id="aMachineModuleInfo_8h_html"><div class="ttname"><a href="MachineModuleInfo_8h.html">MachineModuleInfo.h</a></div></div>
<div class="ttc" id="aMachineOperand_8h_html"><div class="ttname"><a href="MachineOperand_8h.html">MachineOperand.h</a></div></div>
<div class="ttc" id="aMachineRegisterInfo_8h_html"><div class="ttname"><a href="MachineRegisterInfo_8h.html">MachineRegisterInfo.h</a></div></div>
<div class="ttc" id="aMachineSink_8cpp_html_a0f36ed1bc17fc1aa97fe291c439a0698"><div class="ttname"><a href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a></div><div class="ttdeci">unsigned const TargetRegisterInfo * TRI</div><div class="ttdef"><b>Definition:</b> <a href="MachineSink_8cpp_source.html#l00978">MachineSink.cpp:978</a></div></div>
<div class="ttc" id="aMathExtras_8h_html"><div class="ttname"><a href="MathExtras_8h.html">MathExtras.h</a></div></div>
<div class="ttc" id="aMipsDisassembler_8cpp_html_a30bccd0ebacd9892c243f7bd520e4aa0"><div class="ttname"><a href="MipsDisassembler_8cpp.html#a30bccd0ebacd9892c243f7bd520e4aa0">getReg</a></div><div class="ttdeci">static unsigned getReg(const void *D, unsigned RC, unsigned RegNo)</div><div class="ttdef"><b>Definition:</b> <a href="MipsDisassembler_8cpp_source.html#l00572">MipsDisassembler.cpp:572</a></div></div>
<div class="ttc" id="aSILowerControlFlow_8cpp_html_a4868c5d81c5ccc98c47aeab6244346a0"><div class="ttname"><a href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a></div><div class="ttdeci">assert(ImpDefSCC.getReg()==AMDGPU::SCC &amp;&amp;ImpDefSCC.isDef())</div></div>
<div class="ttc" id="aSTLExtras_8h_html"><div class="ttname"><a href="STLExtras_8h.html">STLExtras.h</a></div></div>
<div class="ttc" id="aSmallVector_8h_html"><div class="ttname"><a href="SmallVector_8h.html">SmallVector.h</a></div></div>
<div class="ttc" id="aStackMaps_8h_html"><div class="ttname"><a href="StackMaps_8h.html">StackMaps.h</a></div></div>
<div class="ttc" id="aTargetOptions_8h_html"><div class="ttname"><a href="TargetOptions_8h.html">TargetOptions.h</a></div></div>
<div class="ttc" id="aTargetRegisterInfo_8h_html"><div class="ttname"><a href="TargetRegisterInfo_8h.html">TargetRegisterInfo.h</a></div></div>
<div class="ttc" id="aTargetSubtargetInfo_8h_html"><div class="ttname"><a href="TargetSubtargetInfo_8h.html">TargetSubtargetInfo.h</a></div></div>
<div class="ttc" id="aValue_8cpp_html_a34433c37334a1cde3d58cde3099257dd"><div class="ttname"><a href="Value_8cpp.html#a34433c37334a1cde3d58cde3099257dd">contains</a></div><div class="ttdeci">static bool contains(SmallPtrSetImpl&lt; ConstantExpr * &gt; &amp;Cache, ConstantExpr *Expr, Constant *C)</div><div class="ttdef"><b>Definition:</b> <a href="Value_8cpp_source.html#l00364">Value.cpp:364</a></div></div>
<div class="ttc" id="aclassAArch64GenInstrInfo_html"><div class="ttname"><a href="classAArch64GenInstrInfo.html">AArch64GenInstrInfo</a></div></div>
<div class="ttc" id="aclassllvm_1_1AAResults_html"><div class="ttname"><a href="classllvm_1_1AAResults.html">llvm::AAResults</a></div><div class="ttdef"><b>Definition:</b> <a href="AliasAnalysis_8h_source.html#l00311">AliasAnalysis.h:311</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64FunctionInfo_html"><div class="ttname"><a href="classllvm_1_1AArch64FunctionInfo.html">llvm::AArch64FunctionInfo</a></div><div class="ttdoc">AArch64FunctionInfo - This class is derived from MachineFunctionInfo and contains private AArch64-spe...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64MachineFunctionInfo_8h_source.html#l00031">AArch64MachineFunctionInfo.h:31</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64FunctionInfo_html_a6ad1c8eb92bcb0cc7e14c2ebd5a2b1dc"><div class="ttname"><a href="classllvm_1_1AArch64FunctionInfo.html#a6ad1c8eb92bcb0cc7e14c2ebd5a2b1dc">llvm::AArch64FunctionInfo::getLOHRelated</a></div><div class="ttdeci">const SetOfInstructions &amp; getLOHRelated() const</div><div class="ttdef"><b>Definition:</b> <a href="AArch64MachineFunctionInfo_8h_source.html#l00197">AArch64MachineFunctionInfo.h:197</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64FunctionInfo_html_ab402054f83283498842e3db4694557c9"><div class="ttname"><a href="classllvm_1_1AArch64FunctionInfo.html#ab402054f83283498842e3db4694557c9">llvm::AArch64FunctionInfo::hasRedZone</a></div><div class="ttdeci">Optional&lt; bool &gt; hasRedZone() const</div><div class="ttdef"><b>Definition:</b> <a href="AArch64MachineFunctionInfo_8h_source.html#l00161">AArch64MachineFunctionInfo.h:161</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8h_source.html#l00037">AArch64InstrInfo.h:37</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_a0c43809149057dffbf66267b7f9e02c6"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a0c43809149057dffbf66267b7f9e02c6">llvm::AArch64InstrInfo::getMemOperandWithOffsetWidth</a></div><div class="ttdeci">bool getMemOperandWithOffsetWidth(const MachineInstr &amp;MI, const MachineOperand *&amp;BaseOp, int64_t &amp;Offset, unsigned &amp;Width, const TargetRegisterInfo *TRI) const</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l01967">AArch64InstrInfo.cpp:1967</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_a0d93655abe7a956170573a09a78814ff"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a0d93655abe7a956170573a09a78814ff">llvm::AArch64InstrInfo::isMBBSafeToOutlineFrom</a></div><div class="ttdeci">bool isMBBSafeToOutlineFrom(MachineBasicBlock &amp;MBB, unsigned &amp;Flags) const override</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l05147">AArch64InstrInfo.cpp:5147</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_a0f025e2cec1b7eb026b572b2d12800fd"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a0f025e2cec1b7eb026b572b2d12800fd">llvm::AArch64InstrInfo::isFPRCopy</a></div><div class="ttdeci">static bool isFPRCopy(const MachineInstr &amp;MI)</div><div class="ttdoc">Does this instruction rename an FPR without modifying bits?</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l01609">AArch64InstrInfo.cpp:1609</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_a10ff9c7b29be1debe32fa6ba92256068"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a10ff9c7b29be1debe32fa6ba92256068">llvm::AArch64InstrInfo::isThroughputPattern</a></div><div class="ttdeci">bool isThroughputPattern(MachineCombinerPattern Pattern) const override</div><div class="ttdoc">Return true when a code sequence can improve throughput.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l03861">AArch64InstrInfo.cpp:3861</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_a15b71869ae17ba55cfb477020eaadc19"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a15b71869ae17ba55cfb477020eaadc19">llvm::AArch64InstrInfo::getBranchDestBlock</a></div><div class="ttdeci">MachineBasicBlock * getBranchDestBlock(const MachineInstr &amp;MI) const override</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l00189">AArch64InstrInfo.cpp:189</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_a1bebf2efd349fef461e2b5cf865d4d97"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a1bebf2efd349fef461e2b5cf865d4d97">llvm::AArch64InstrInfo::insertOutlinedCall</a></div><div class="ttdeci">MachineBasicBlock::iterator insertOutlinedCall(Module &amp;M, MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator &amp;It, MachineFunction &amp;MF, const outliner::Candidate &amp;C) const override</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l05470">AArch64InstrInfo.cpp:5470</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_a1bf38b3bbe867377cde6e530a0256b29"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a1bf38b3bbe867377cde6e530a0256b29">llvm::AArch64InstrInfo::getInstSizeInBytes</a></div><div class="ttdeci">unsigned getInstSizeInBytes(const MachineInstr &amp;MI) const override</div><div class="ttdoc">GetInstSize - Return the number of bytes of code the specified instruction may be.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l00075">AArch64InstrInfo.cpp:75</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_a27b6d0d0bfb988645dd3ad8574b37ca6"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a27b6d0d0bfb988645dd3ad8574b37ca6">llvm::AArch64InstrInfo::copyPhysReg</a></div><div class="ttdeci">void copyPhysReg(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator I, const DebugLoc &amp;DL, unsigned DestReg, unsigned SrcReg, bool KillSrc) const override</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l02429">AArch64InstrInfo.cpp:2429</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_a2a037132ef2f33daa0522efe92a983ed"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a2a037132ef2f33daa0522efe92a983ed">llvm::AArch64InstrInfo::isGPRCopy</a></div><div class="ttdeci">static bool isGPRCopy(const MachineInstr &amp;MI)</div><div class="ttdoc">Does this instruction rename a GPR without modifying bits?</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l01579">AArch64InstrInfo.cpp:1579</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_a2d997a80040d5eea603cf8ca302c2dbc"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a2d997a80040d5eea603cf8ca302c2dbc">llvm::AArch64InstrInfo::isBranchOffsetInRange</a></div><div class="ttdeci">bool isBranchOffsetInRange(unsigned BranchOpc, int64_t BrOffset) const override</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l00180">AArch64InstrInfo.cpp:180</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_a3cab32a9230ae7c8600e56e739e0ebe6"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a3cab32a9230ae7c8600e56e739e0ebe6">llvm::AArch64InstrInfo::optimizeCompareInstr</a></div><div class="ttdeci">bool optimizeCompareInstr(MachineInstr &amp;CmpInstr, unsigned SrcReg, unsigned SrcReg2, int CmpMask, int CmpValue, const MachineRegisterInfo *MRI) const override</div><div class="ttdoc">optimizeCompareInstr - Convert the instruction supplying the argument to the comparison into one that...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l01183">AArch64InstrInfo.cpp:1183</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_a3f27d3892d89ca416f664d02e209605c"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a3f27d3892d89ca416f664d02e209605c">llvm::AArch64InstrInfo::isCoalescableExtInstr</a></div><div class="ttdeci">bool isCoalescableExtInstr(const MachineInstr &amp;MI, unsigned &amp;SrcReg, unsigned &amp;DstReg, unsigned &amp;SubIdx) const override</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l00913">AArch64InstrInfo.cpp:913</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_a498c4f2831126b5c190a9383bb7055e7"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a498c4f2831126b5c190a9383bb7055e7">llvm::AArch64InstrInfo::canInsertSelect</a></div><div class="ttdeci">bool canInsertSelect(const MachineBasicBlock &amp;, ArrayRef&lt; MachineOperand &gt; Cond, unsigned, unsigned, int &amp;, int &amp;, int &amp;) const override</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l00498">AArch64InstrInfo.cpp:498</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_a52619cc1f9c5c3029a03a6c956b32595"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a52619cc1f9c5c3029a03a6c956b32595">llvm::AArch64InstrInfo::isSEHInstruction</a></div><div class="ttdeci">static bool isSEHInstruction(const MachineInstr &amp;MI)</div><div class="ttdoc">Return true if the instructions is a SEH instruciton used for unwinding on Windows.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l00887">AArch64InstrInfo.cpp:887</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_a5345b53b58d2462c6986d22e7d7f4686"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a5345b53b58d2462c6986d22e7d7f4686">llvm::AArch64InstrInfo::storeRegToStackSlot</a></div><div class="ttdeci">void storeRegToStackSlot(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MBBI, unsigned SrcReg, bool isKill, int FrameIndex, const TargetRegisterClass *RC, const TargetRegisterInfo *TRI) const override</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l02751">AArch64InstrInfo.cpp:2751</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_a5976149d8063e018b3accf248f463310"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a5976149d8063e018b3accf248f463310">llvm::AArch64InstrInfo::insertSelect</a></div><div class="ttdeci">void insertSelect(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MI, const DebugLoc &amp;DL, unsigned DstReg, ArrayRef&lt; MachineOperand &gt; Cond, unsigned TrueReg, unsigned FalseReg) const override</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l00540">AArch64InstrInfo.cpp:540</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_a5c41685529bfa4394f6b8f15207809c1"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a5c41685529bfa4394f6b8f15207809c1">llvm::AArch64InstrInfo::isPairableLdStInst</a></div><div class="ttdeci">static bool isPairableLdStInst(const MachineInstr &amp;MI)</div><div class="ttdoc">Return true if pairing the given load or store may be paired with another.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l01784">AArch64InstrInfo.cpp:1784</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_a616fc69908b11c1c62addae537191ad4"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a616fc69908b11c1c62addae537191ad4">llvm::AArch64InstrInfo::getRegisterInfo</a></div><div class="ttdeci">const AArch64RegisterInfo &amp; getRegisterInfo() const</div><div class="ttdoc">getRegisterInfo - TargetInstrInfo is a superset of MRegister info.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8h_source.html#l00047">AArch64InstrInfo.h:47</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_a64505b70265bcadc4993631d532a5fd5"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a64505b70265bcadc4993631d532a5fd5">llvm::AArch64InstrInfo::foldMemoryOperandImpl</a></div><div class="ttdeci">MachineInstr * foldMemoryOperandImpl(MachineFunction &amp;MF, MachineInstr &amp;MI, ArrayRef&lt; unsigned &gt; Ops, MachineBasicBlock::iterator InsertPt, int FrameIndex, LiveIntervals *LIS=nullptr, VirtRegMap *VRM=nullptr) const override</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l03076">AArch64InstrInfo.cpp:3076</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_a66319864880e0ab3ae40570927171410"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a66319864880e0ab3ae40570927171410">llvm::AArch64InstrInfo::getUnscaledLdSt</a></div><div class="ttdeci">static Optional&lt; unsigned &gt; getUnscaledLdSt(unsigned Opc)</div><div class="ttdoc">Returns the unscaled load/store for the scaled load/store opcode, if there is a corresponding unscale...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l01721">AArch64InstrInfo.cpp:1721</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_a685d0f817c9260ea16202a9964652fe6"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a685d0f817c9260ea16202a9964652fe6">llvm::AArch64InstrInfo::AArch64InstrInfo</a></div><div class="ttdeci">AArch64InstrInfo(const AArch64Subtarget &amp;STI)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l00068">AArch64InstrInfo.cpp:68</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_a6ded0a85b004be3aabc164799210a125"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a6ded0a85b004be3aabc164799210a125">llvm::AArch64InstrInfo::getNoop</a></div><div class="ttdeci">void getNoop(MCInst &amp;NopInst) const override</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l03373">AArch64InstrInfo.cpp:3373</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_a6effe3eb87233c936c9045b64d717b3a"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a6effe3eb87233c936c9045b64d717b3a">llvm::AArch64InstrInfo::convertToFlagSettingOpc</a></div><div class="ttdeci">static unsigned convertToFlagSettingOpc(unsigned Opc, bool &amp;Is64Bit)</div><div class="ttdoc">Return the opcode that set flags when possible.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l01816">AArch64InstrInfo.cpp:1816</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_a74804e3c6e291fe90c0cb697632dcf0e"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a74804e3c6e291fe90c0cb697632dcf0e">llvm::AArch64InstrInfo::useMachineCombiner</a></div><div class="ttdeci">bool useMachineCombiner() const override</div><div class="ttdoc">AArch64 supports MachineCombiner.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l03379">AArch64InstrInfo.cpp:3379</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_a74f4174a5d158b611050cdf7abd04b58"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a74f4174a5d158b611050cdf7abd04b58">llvm::AArch64InstrInfo::getSerializableMachineMemOperandTargetFlags</a></div><div class="ttdeci">ArrayRef&lt; std::pair&lt; MachineMemOperand::Flags, const char * &gt; &gt; getSerializableMachineMemOperandTargetFlags() const override</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l04759">AArch64InstrInfo.cpp:4759</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_a783649795e22d8f4318137834040398f"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a783649795e22d8f4318137834040398f">llvm::AArch64InstrInfo::loadRegFromStackSlot</a></div><div class="ttdeci">void loadRegFromStackSlot(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MBBI, unsigned DestReg, int FrameIndex, const TargetRegisterClass *RC, const TargetRegisterInfo *TRI) const override</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l02882">AArch64InstrInfo.cpp:2882</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_a796a2f531a01a5d72a58920fa8ec61b9"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a796a2f531a01a5d72a58920fa8ec61b9">llvm::AArch64InstrInfo::isFalkorShiftExtFast</a></div><div class="ttdeci">static bool isFalkorShiftExtFast(const MachineInstr &amp;MI)</div><div class="ttdoc">Returns true if the instruction has a shift by immediate that can be executed in one cycle less.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l00765">AArch64InstrInfo.cpp:765</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_a7b66755cbe9d309216c9cba0088132e2"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a7b66755cbe9d309216c9cba0088132e2">llvm::AArch64InstrInfo::getOutliningType</a></div><div class="ttdeci">outliner::InstrType getOutliningType(MachineBasicBlock::iterator &amp;MIT, unsigned Flags) const override</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l05214">AArch64InstrInfo.cpp:5214</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_a7cca5afbdfdcb468161ffe0b888668d0"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a7cca5afbdfdcb468161ffe0b888668d0">llvm::AArch64InstrInfo::reverseBranchCondition</a></div><div class="ttdeci">bool reverseBranchCondition(SmallVectorImpl&lt; MachineOperand &gt; &amp;Cond) const override</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l00297">AArch64InstrInfo.cpp:297</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_a801e90197138f0d232f8efcf2426dd81"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a801e90197138f0d232f8efcf2426dd81">llvm::AArch64InstrInfo::isStridedAccess</a></div><div class="ttdeci">static bool isStridedAccess(const MachineInstr &amp;MI)</div><div class="ttdoc">Return true if the given load or store is a strided memory access.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l01690">AArch64InstrInfo.cpp:1690</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_a80ae2cc1410980d536c9032568832dab"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a80ae2cc1410980d536c9032568832dab">llvm::AArch64InstrInfo::genAlternativeCodeSequence</a></div><div class="ttdeci">void genAlternativeCodeSequence(MachineInstr &amp;Root, MachineCombinerPattern Pattern, SmallVectorImpl&lt; MachineInstr * &gt; &amp;InsInstrs, SmallVectorImpl&lt; MachineInstr * &gt; &amp;DelInstrs, DenseMap&lt; unsigned, unsigned &gt; &amp;InstrIdxForVirtReg) const override</div><div class="ttdoc">When getMachineCombinerPatterns() finds patterns, this function generates the instructions that could...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l04058">AArch64InstrInfo.cpp:4058</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_a823844183a9beb61d448372adccc51ad"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a823844183a9beb61d448372adccc51ad">llvm::AArch64InstrInfo::isCopyInstrImpl</a></div><div class="ttdeci">bool isCopyInstrImpl(const MachineInstr &amp;MI, const MachineOperand *&amp;Source, const MachineOperand *&amp;Destination) const override</div><div class="ttdoc">If the specific machine instruction is a instruction that moves/copies value from one register to ano...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l05547">AArch64InstrInfo.cpp:5547</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_a87b656660a62cefd44342a4909d88dfd"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a87b656660a62cefd44342a4909d88dfd">llvm::AArch64InstrInfo::isAssociativeAndCommutative</a></div><div class="ttdeci">bool isAssociativeAndCommutative(const MachineInstr &amp;Inst) const override</div><div class="ttdoc">Return true when Inst is associative and commutative so that it can be reassociated.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l03513">AArch64InstrInfo.cpp:3513</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_a8997d907b1de0e1b433c59102335b06a"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a8997d907b1de0e1b433c59102335b06a">llvm::AArch64InstrInfo::expandPostRAPseudo</a></div><div class="ttdeci">bool expandPostRAPseudo(MachineInstr &amp;MI) const override</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l01470">AArch64InstrInfo.cpp:1470</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_a8e7ea4a37a21caeb8c336ef3e95f8ee0"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a8e7ea4a37a21caeb8c336ef3e95f8ee0">llvm::AArch64InstrInfo::isFunctionSafeToOutlineFrom</a></div><div class="ttdeci">bool isFunctionSafeToOutlineFrom(MachineFunction &amp;MF, bool OutlineFromLinkOnceODRs) const override</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l05121">AArch64InstrInfo.cpp:5121</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_a90a4ab08ffab80a46e6d828f10c49105"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a90a4ab08ffab80a46e6d828f10c49105">llvm::AArch64InstrInfo::getMemOpInfo</a></div><div class="ttdeci">static bool getMemOpInfo(unsigned Opcode, unsigned &amp;Scale, unsigned &amp;Width, int64_t &amp;MinOffset, int64_t &amp;MaxOffset)</div><div class="ttdoc">Returns true if opcode Opc is a memory operation.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l02022">AArch64InstrInfo.cpp:2022</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_a944bf3cc625b6bf05e52bc6daa2cc47f"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a944bf3cc625b6bf05e52bc6daa2cc47f">llvm::AArch64InstrInfo::shouldOutlineFromFunctionByDefault</a></div><div class="ttdeci">bool shouldOutlineFromFunctionByDefault(MachineFunction &amp;MF) const override</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l05542">AArch64InstrInfo.cpp:5542</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_a94cd6ca17535844dc42503cc7b6f32ef"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a94cd6ca17535844dc42503cc7b6f32ef">llvm::AArch64InstrInfo::removeBranch</a></div><div class="ttdeci">unsigned removeBranch(MachineBasicBlock &amp;MBB, int *BytesRemoved=nullptr) const override</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l00338">AArch64InstrInfo.cpp:338</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_a9577820d8006811afa3d9713624c1e01"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a9577820d8006811afa3d9713624c1e01">llvm::AArch64InstrInfo::isLoadFromStackSlot</a></div><div class="ttdeci">unsigned isLoadFromStackSlot(const MachineInstr &amp;MI, int &amp;FrameIndex) const override</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l01630">AArch64InstrInfo.cpp:1630</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_a989da0fe668d5de76ef2ccd3c04a8d35"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a989da0fe668d5de76ef2ccd3c04a8d35">llvm::AArch64InstrInfo::copyGPRRegTuple</a></div><div class="ttdeci">void copyGPRRegTuple(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator I, DebugLoc DL, unsigned DestReg, unsigned SrcReg, bool KillSrc, unsigned Opcode, unsigned ZeroReg, llvm::ArrayRef&lt; unsigned &gt; Indices) const</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l02404">AArch64InstrInfo.cpp:2404</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_a9b0a622dbae74cb8a4b9b87a8b559b25"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a9b0a622dbae74cb8a4b9b87a8b559b25">llvm::AArch64InstrInfo::buildOutlinedFrame</a></div><div class="ttdeci">void buildOutlinedFrame(MachineBasicBlock &amp;MBB, MachineFunction &amp;MF, const outliner::OutlinedFunction &amp;OF) const override</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l05373">AArch64InstrInfo.cpp:5373</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_a9e7195b691e065ac34568c1b3340a3f8"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a9e7195b691e065ac34568c1b3340a3f8">llvm::AArch64InstrInfo::getSerializableDirectMachineOperandTargetFlags</a></div><div class="ttdeci">ArrayRef&lt; std::pair&lt; unsigned, const char * &gt; &gt; getSerializableDirectMachineOperandTargetFlags() const override</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l04735">AArch64InstrInfo.cpp:4735</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_a9f95e557fb675ab6ef80f2fc4b8b3e01"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a9f95e557fb675ab6ef80f2fc4b8b3e01">llvm::AArch64InstrInfo::getMemOpBaseRegImmOfsOffsetOperand</a></div><div class="ttdeci">MachineOperand &amp; getMemOpBaseRegImmOfsOffsetOperand(MachineInstr &amp;LdSt) const</div><div class="ttdoc">Return the immediate offset of the base register in a load/store LdSt.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l02015">AArch64InstrInfo.cpp:2015</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_aa61674464afddf4b2a24ab65f3833233"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#aa61674464afddf4b2a24ab65f3833233">llvm::AArch64InstrInfo::analyzeBranch</a></div><div class="ttdeci">bool analyzeBranch(MachineBasicBlock &amp;MBB, MachineBasicBlock *&amp;TBB, MachineBasicBlock *&amp;FBB, SmallVectorImpl&lt; MachineOperand &gt; &amp;Cond, bool AllowModify=false) const override</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l00210">AArch64InstrInfo.cpp:210</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_aaa692777da741a4f7da2822b9f154a42"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#aaa692777da741a4f7da2822b9f154a42">llvm::AArch64InstrInfo::isLdStPairSuppressed</a></div><div class="ttdeci">static bool isLdStPairSuppressed(const MachineInstr &amp;MI)</div><div class="ttdoc">Return true if pairing the given load or store is hinted to be unprofitable.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l01676">AArch64InstrInfo.cpp:1676</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_aaf6a746794da53626b45e8869bf9dac5"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#aaf6a746794da53626b45e8869bf9dac5">llvm::AArch64InstrInfo::isUnscaledLdSt</a></div><div class="ttdeci">static bool isUnscaledLdSt(unsigned Opc)</div><div class="ttdoc">Return true if this is an unscaled load/store.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l01696">AArch64InstrInfo.cpp:1696</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_ab46fe6f7eb24fe0268c273a28452ecba"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#ab46fe6f7eb24fe0268c273a28452ecba">llvm::AArch64InstrInfo::isSchedulingBoundary</a></div><div class="ttdeci">bool isSchedulingBoundary(const MachineInstr &amp;MI, const MachineBasicBlock *MBB, const MachineFunction &amp;MF) const override</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l00965">AArch64InstrInfo.cpp:965</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_ab8903896a25679d038ebd3e8769233f6"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#ab8903896a25679d038ebd3e8769233f6">llvm::AArch64InstrInfo::insertBranch</a></div><div class="ttdeci">unsigned insertBranch(MachineBasicBlock &amp;MBB, MachineBasicBlock *TBB, MachineBasicBlock *FBB, ArrayRef&lt; MachineOperand &gt; Cond, const DebugLoc &amp;DL, int *BytesAdded=nullptr) const override</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l00390">AArch64InstrInfo.cpp:390</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_abb85cb5e394d43767d67d067075a7b4f"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#abb85cb5e394d43767d67d067075a7b4f">llvm::AArch64InstrInfo::isStoreToStackSlot</a></div><div class="ttdeci">unsigned isStoreToStackSlot(const MachineInstr &amp;MI, int &amp;FrameIndex) const override</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l01653">AArch64InstrInfo.cpp:1653</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_ac091833891ee8d22563063570f1cfad0"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#ac091833891ee8d22563063570f1cfad0">llvm::AArch64InstrInfo::getOutliningCandidateInfo</a></div><div class="ttdeci">outliner::OutlinedFunction getOutliningCandidateInfo(std::vector&lt; outliner::Candidate &gt; &amp;RepeatedSequenceLocs) const override</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l04883">AArch64InstrInfo.cpp:4883</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_ac473d40b6b8803f2924e0c6751f51bf3"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#ac473d40b6b8803f2924e0c6751f51bf3">llvm::AArch64InstrInfo::getLoadStoreImmIdx</a></div><div class="ttdeci">static unsigned getLoadStoreImmIdx(unsigned Opc)</div><div class="ttdoc">Returns the index for the immediate for a given instruction.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l01751">AArch64InstrInfo.cpp:1751</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_acb53158b2fba2683ec41c5873eb16a2f"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#acb53158b2fba2683ec41c5873eb16a2f">llvm::AArch64InstrInfo::isGPRZero</a></div><div class="ttdeci">static bool isGPRZero(const MachineInstr &amp;MI)</div><div class="ttdoc">Does this instruction set its full destination register to zero?</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l01555">AArch64InstrInfo.cpp:1555</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_acb8985e96f5a8a270fc9d57fc8c99920"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#acb8985e96f5a8a270fc9d57fc8c99920">llvm::AArch64InstrInfo::decomposeMachineOperandsTargetFlags</a></div><div class="ttdeci">std::pair&lt; unsigned, unsigned &gt; decomposeMachineOperandsTargetFlags(unsigned TF) const override</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l04729">AArch64InstrInfo.cpp:4729</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_acea0a94b4de31e9193cdd63a8c433245"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#acea0a94b4de31e9193cdd63a8c433245">llvm::AArch64InstrInfo::areMemAccessesTriviallyDisjoint</a></div><div class="ttdeci">bool areMemAccessesTriviallyDisjoint(const MachineInstr &amp;MIa, const MachineInstr &amp;MIb, AliasAnalysis *AA=nullptr) const override</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l00933">AArch64InstrInfo.cpp:933</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_ad2daef917016dd53e03812923e65f728"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#ad2daef917016dd53e03812923e65f728">llvm::AArch64InstrInfo::getMachineCombinerPatterns</a></div><div class="ttdeci">bool getMachineCombinerPatterns(MachineInstr &amp;Root, SmallVectorImpl&lt; MachineCombinerPattern &gt; &amp;Patterns) const override</div><div class="ttdoc">Return true when there is potentially a faster code sequence for an instruction chain ending in Root.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l03909">AArch64InstrInfo.cpp:3909</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_ae29e16211e91898b24ff90048741d79c"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#ae29e16211e91898b24ff90048741d79c">llvm::AArch64InstrInfo::shouldClusterMemOps</a></div><div class="ttdeci">bool shouldClusterMemOps(const MachineOperand &amp;BaseOp1, const MachineOperand &amp;BaseOp2, unsigned NumLoads) const override</div><div class="ttdoc">Detect opportunities for ldp/stp formation.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l02293">AArch64InstrInfo.cpp:2293</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_ae2f38a334980a3888a4fc55b8e9542ac"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#ae2f38a334980a3888a4fc55b8e9542ac">llvm::AArch64InstrInfo::suppressLdStPair</a></div><div class="ttdeci">static void suppressLdStPair(MachineInstr &amp;MI)</div><div class="ttdoc">Hint that pairing the given load or store is unprofitable.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l01683">AArch64InstrInfo.cpp:1683</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_ae80230a4b9e9f1c100db75b57ef331b2"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#ae80230a4b9e9f1c100db75b57ef331b2">llvm::AArch64InstrInfo::analyzeCompare</a></div><div class="ttdeci">bool analyzeCompare(const MachineInstr &amp;MI, unsigned &amp;SrcReg, unsigned &amp;SrcReg2, int &amp;CmpMask, int &amp;CmpValue) const override</div><div class="ttdoc">analyzeCompare - For a comparison instruction, return the source registers in SrcReg and SrcReg2,...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l00988">AArch64InstrInfo.cpp:988</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_aedb4c96bbe231a3c622b06e15fdb05cb"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#aedb4c96bbe231a3c622b06e15fdb05cb">llvm::AArch64InstrInfo::getSerializableBitmaskMachineOperandTargetFlags</a></div><div class="ttdeci">ArrayRef&lt; std::pair&lt; unsigned, const char * &gt; &gt; getSerializableBitmaskMachineOperandTargetFlags() const override</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l04747">AArch64InstrInfo.cpp:4747</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_aee1794f9d210b5a0af2aa1e4dd9c0683"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#aee1794f9d210b5a0af2aa1e4dd9c0683">llvm::AArch64InstrInfo::copyPhysRegTuple</a></div><div class="ttdeci">void copyPhysRegTuple(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator I, const DebugLoc &amp;DL, unsigned DestReg, unsigned SrcReg, bool KillSrc, unsigned Opcode, llvm::ArrayRef&lt; unsigned &gt; Indices) const</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l02377">AArch64InstrInfo.cpp:2377</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_af0bbac5dd9f698f2c73477c4e5f36b60"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#af0bbac5dd9f698f2c73477c4e5f36b60">llvm::AArch64InstrInfo::optimizeCondBranch</a></div><div class="ttdeci">bool optimizeCondBranch(MachineInstr &amp;MI) const override</div><div class="ttdoc">Replace csincr-branch sequence by simple conditional branch.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l04591">AArch64InstrInfo.cpp:4591</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_af28ada2e1e13faab18ee3746c01e684c"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#af28ada2e1e13faab18ee3746c01e684c">llvm::AArch64InstrInfo::isCandidateToMergeOrPair</a></div><div class="ttdeci">bool isCandidateToMergeOrPair(const MachineInstr &amp;MI) const</div><div class="ttdoc">Return true if this is a load/store that can be potentially paired/merged.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l01906">AArch64InstrInfo.cpp:1906</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_afdd56180b2e41499346807b9e9cb88e0"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#afdd56180b2e41499346807b9e9cb88e0">llvm::AArch64InstrInfo::getMemOperandWithOffset</a></div><div class="ttdeci">bool getMemOperandWithOffset(const MachineInstr &amp;MI, const MachineOperand *&amp;BaseOp, int64_t &amp;Offset, const TargetRegisterInfo *TRI) const override</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l01959">AArch64InstrInfo.cpp:1959</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64RegisterInfo_html"><div class="ttname"><a href="classllvm_1_1AArch64RegisterInfo.html">llvm::AArch64RegisterInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64RegisterInfo_8h_source.html#l00026">AArch64RegisterInfo.h:26</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64RegisterInfo_html_a853e9b05cc48d75ad5c0fcd3f9f3abdb"><div class="ttname"><a href="classllvm_1_1AArch64RegisterInfo.html#a853e9b05cc48d75ad5c0fcd3f9f3abdb">llvm::AArch64RegisterInfo::isReservedReg</a></div><div class="ttdeci">bool isReservedReg(const MachineFunction &amp;MF, unsigned Reg) const</div><div class="ttdef"><b>Definition:</b> <a href="AArch64RegisterInfo_8cpp_source.html#l00213">AArch64RegisterInfo.cpp:213</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64Subtarget_html"><div class="ttname"><a href="classllvm_1_1AArch64Subtarget.html">llvm::AArch64Subtarget</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64Subtarget_8h_source.html#l00037">AArch64Subtarget.h:37</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64Subtarget_html_a0540eedabb0623aadce9d088ea928240"><div class="ttname"><a href="classllvm_1_1AArch64Subtarget.html#a0540eedabb0623aadce9d088ea928240">llvm::AArch64Subtarget::isPaired128Slow</a></div><div class="ttdeci">bool isPaired128Slow() const</div><div class="ttdef"><b>Definition:</b> <a href="AArch64Subtarget_8h_source.html#l00316">AArch64Subtarget.h:316</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64Subtarget_html_a05c2f9387231e4a51efb86338bf0f43a"><div class="ttname"><a href="classllvm_1_1AArch64Subtarget.html#a05c2f9387231e4a51efb86338bf0f43a">llvm::AArch64Subtarget::hasExynosCheapAsMoveHandling</a></div><div class="ttdeci">bool hasExynosCheapAsMoveHandling() const</div><div class="ttdef"><b>Definition:</b> <a href="AArch64Subtarget_8h_source.html#l00314">AArch64Subtarget.h:314</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64Subtarget_html_a215dde7b03cacb2e500e9fe0f1df9bb8"><div class="ttname"><a href="classllvm_1_1AArch64Subtarget.html#a215dde7b03cacb2e500e9fe0f1df9bb8">llvm::AArch64Subtarget::ClassifyGlobalReference</a></div><div class="ttdeci">unsigned char ClassifyGlobalReference(const GlobalValue *GV, const TargetMachine &amp;TM) const</div><div class="ttdoc">ClassifyGlobalReference - Find the target operand flags that describe how a global value should be re...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64Subtarget_8cpp_source.html#l00205">AArch64Subtarget.cpp:205</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64Subtarget_html_a41f75a344870d8b332439fda32e33362"><div class="ttname"><a href="classllvm_1_1AArch64Subtarget.html#a41f75a344870d8b332439fda32e33362">llvm::AArch64Subtarget::hasZeroCycleRegMove</a></div><div class="ttdeci">bool hasZeroCycleRegMove() const</div><div class="ttdef"><b>Definition:</b> <a href="AArch64Subtarget_8h_source.html#l00273">AArch64Subtarget.h:273</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64Subtarget_html_a6bfb4190fd6ae5758701eed8b0c06edf"><div class="ttname"><a href="classllvm_1_1AArch64Subtarget.html#a6bfb4190fd6ae5758701eed8b0c06edf">llvm::AArch64Subtarget::hasNEON</a></div><div class="ttdeci">bool hasNEON() const</div><div class="ttdef"><b>Definition:</b> <a href="AArch64Subtarget_8h_source.html#l00298">AArch64Subtarget.h:298</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64Subtarget_html_aa6bd7cc2dee8d7fbf5eb1371e5b089f9"><div class="ttname"><a href="classllvm_1_1AArch64Subtarget.html#aa6bd7cc2dee8d7fbf5eb1371e5b089f9">llvm::AArch64Subtarget::hasZeroCycleZeroingFP</a></div><div class="ttdeci">bool hasZeroCycleZeroingFP() const</div><div class="ttdef"><b>Definition:</b> <a href="AArch64Subtarget_8h_source.html#l00277">AArch64Subtarget.h:277</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64Subtarget_html_aed6c589ce481d170c8bdebd6951a90fd"><div class="ttname"><a href="classllvm_1_1AArch64Subtarget.html#aed6c589ce481d170c8bdebd6951a90fd">llvm::AArch64Subtarget::hasZeroCycleZeroingGP</a></div><div class="ttdeci">bool hasZeroCycleZeroingGP() const</div><div class="ttdef"><b>Definition:</b> <a href="AArch64Subtarget_8h_source.html#l00275">AArch64Subtarget.h:275</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64Subtarget_html_aef1d5cbd0e6f9932f0a6d18348277631"><div class="ttname"><a href="classllvm_1_1AArch64Subtarget.html#aef1d5cbd0e6f9932f0a6d18348277631">llvm::AArch64Subtarget::hasCustomCheapAsMoveHandling</a></div><div class="ttdeci">bool hasCustomCheapAsMoveHandling() const</div><div class="ttdef"><b>Definition:</b> <a href="AArch64Subtarget_8h_source.html#l00313">AArch64Subtarget.h:313</a></div></div>
<div class="ttc" id="aclassllvm_1_1ArrayRef_html"><div class="ttname"><a href="classllvm_1_1ArrayRef.html">llvm::ArrayRef</a></div><div class="ttdoc">ArrayRef - Represent a constant reference to an array (0 or more elements consecutively in memory),...</div><div class="ttdef"><b>Definition:</b> <a href="ArrayRef_8h_source.html#l00041">ArrayRef.h:41</a></div></div>
<div class="ttc" id="aclassllvm_1_1ArrayRef_html_a85ffb6531d4cda988ea81f18d4e56fb7"><div class="ttname"><a href="classllvm_1_1ArrayRef.html#a85ffb6531d4cda988ea81f18d4e56fb7">llvm::ArrayRef::size</a></div><div class="ttdeci">size_t size() const</div><div class="ttdoc">size - Get the array size.</div><div class="ttdef"><b>Definition:</b> <a href="ArrayRef_8h_source.html#l00148">ArrayRef.h:148</a></div></div>
<div class="ttc" id="aclassllvm_1_1DebugLoc_html"><div class="ttname"><a href="classllvm_1_1DebugLoc.html">llvm::DebugLoc</a></div><div class="ttdoc">A debug info location.</div><div class="ttdef"><b>Definition:</b> <a href="DebugLoc_8h_source.html#l00033">DebugLoc.h:33</a></div></div>
<div class="ttc" id="aclassllvm_1_1DenseMapBase_html_adb33f3ede2f5bfc9b3ee658aaf648492"><div class="ttname"><a href="classllvm_1_1DenseMapBase.html#adb33f3ede2f5bfc9b3ee658aaf648492">llvm::DenseMapBase::insert</a></div><div class="ttdeci">std::pair&lt; iterator, bool &gt; insert(const std::pair&lt; KeyT, ValueT &gt; &amp;KV)</div><div class="ttdef"><b>Definition:</b> <a href="DenseMap_8h_source.html#l00221">DenseMap.h:221</a></div></div>
<div class="ttc" id="aclassllvm_1_1DenseMap_html"><div class="ttname"><a href="classllvm_1_1DenseMap.html">llvm::DenseMap</a></div><div class="ttdef"><b>Definition:</b> <a href="DenseMap_8h_source.html#l00710">DenseMap.h:711</a></div></div>
<div class="ttc" id="aclassllvm_1_1Function_html"><div class="ttname"><a href="classllvm_1_1Function.html">llvm::Function</a></div><div class="ttdef"><b>Definition:</b> <a href="Function_8h_source.html#l00059">Function.h:59</a></div></div>
<div class="ttc" id="aclassllvm_1_1GlobalValue_html"><div class="ttname"><a href="classllvm_1_1GlobalValue.html">llvm::GlobalValue</a></div><div class="ttdef"><b>Definition:</b> <a href="GlobalValue_8h_source.html#l00044">GlobalValue.h:44</a></div></div>
<div class="ttc" id="aclassllvm_1_1LiveIntervals_html"><div class="ttname"><a href="classllvm_1_1LiveIntervals.html">llvm::LiveIntervals</a></div><div class="ttdef"><b>Definition:</b> <a href="LiveIntervals_8h_source.html#l00054">LiveIntervals.h:54</a></div></div>
<div class="ttc" id="aclassllvm_1_1LiveRegUnits_html"><div class="ttname"><a href="classllvm_1_1LiveRegUnits.html">llvm::LiveRegUnits</a></div><div class="ttdoc">A set of register units used to track register liveness.</div><div class="ttdef"><b>Definition:</b> <a href="LiveRegUnits_8h_source.html#l00030">LiveRegUnits.h:30</a></div></div>
<div class="ttc" id="aclassllvm_1_1LiveRegUnits_html_a3996f7c3774880bfe32422602fe34f9c"><div class="ttname"><a href="classllvm_1_1LiveRegUnits.html#a3996f7c3774880bfe32422602fe34f9c">llvm::LiveRegUnits::available</a></div><div class="ttdeci">bool available(MCPhysReg Reg) const</div><div class="ttdoc">Returns true if no part of physical register Reg is live.</div><div class="ttdef"><b>Definition:</b> <a href="LiveRegUnits_8h_source.html#l00117">LiveRegUnits.h:117</a></div></div>
<div class="ttc" id="aclassllvm_1_1LiveRegUnits_html_ab4fff7ad3de452b1b1d20de5afd986a3"><div class="ttname"><a href="classllvm_1_1LiveRegUnits.html#ab4fff7ad3de452b1b1d20de5afd986a3">llvm::LiveRegUnits::addLiveOuts</a></div><div class="ttdeci">void addLiveOuts(const MachineBasicBlock &amp;MBB)</div><div class="ttdoc">Adds registers living out of block MBB.</div><div class="ttdef"><b>Definition:</b> <a href="LiveRegUnits_8cpp_source.html#l00126">LiveRegUnits.cpp:126</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCAsmInfo_html"><div class="ttname"><a href="classllvm_1_1MCAsmInfo.html">llvm::MCAsmInfo</a></div><div class="ttdoc">This class is intended to be used as a base class for asm properties and features specific to the tar...</div><div class="ttdef"><b>Definition:</b> <a href="MCAsmInfo_8h_source.html#l00056">MCAsmInfo.h:56</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCAsmInfo_html_ac158349781823fe8ff9e02d3a3533d55"><div class="ttname"><a href="classllvm_1_1MCAsmInfo.html#ac158349781823fe8ff9e02d3a3533d55">llvm::MCAsmInfo::usesWindowsCFI</a></div><div class="ttdeci">bool usesWindowsCFI() const</div><div class="ttdef"><b>Definition:</b> <a href="MCAsmInfo_8h_source.html#l00590">MCAsmInfo.h:590</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCCFIInstruction_html_a574f705ef18dd3e6c46c0a6b0ae81b08"><div class="ttname"><a href="classllvm_1_1MCCFIInstruction.html#a574f705ef18dd3e6c46c0a6b0ae81b08">llvm::MCCFIInstruction::createDefCfaOffset</a></div><div class="ttdeci">static MCCFIInstruction createDefCfaOffset(MCSymbol *L, int Offset)</div><div class="ttdoc">.cfi_def_cfa_offset modifies a rule for computing CFA.</div><div class="ttdef"><b>Definition:</b> <a href="MCDwarf_8h_source.html#l00494">MCDwarf.h:494</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCCFIInstruction_html_aea2b8a3efd6694a33452ed7e8716300e"><div class="ttname"><a href="classllvm_1_1MCCFIInstruction.html#aea2b8a3efd6694a33452ed7e8716300e">llvm::MCCFIInstruction::createOffset</a></div><div class="ttdeci">static MCCFIInstruction createOffset(MCSymbol *L, unsigned Register, int Offset)</div><div class="ttdoc">.cfi_offset Previous value of Register is saved at offset Offset from CFA.</div><div class="ttdef"><b>Definition:</b> <a href="MCDwarf_8h_source.html#l00507">MCDwarf.h:507</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCInst_html"><div class="ttname"><a href="classllvm_1_1MCInst.html">llvm::MCInst</a></div><div class="ttdoc">Instances of this class represent a single low-level machine instruction.</div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00158">MCInst.h:158</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCInst_html_ae844d6ff99f067e6672e004ed7613c24"><div class="ttname"><a href="classllvm_1_1MCInst.html#ae844d6ff99f067e6672e004ed7613c24">llvm::MCInst::setOpcode</a></div><div class="ttdeci">void setOpcode(unsigned Op)</div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00170">MCInst.h:170</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCInst_html_af5530910b07aa0c82adbc555dfc04fce"><div class="ttname"><a href="classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">llvm::MCInst::addOperand</a></div><div class="ttdeci">void addOperand(const MCOperand &amp;Op)</div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00183">MCInst.h:183</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCInstrDesc_html"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html">llvm::MCInstrDesc</a></div><div class="ttdoc">Describe properties that are true of each instruction in the target description file.</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00164">MCInstrDesc.h:164</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCInstrDesc_html_a2d4f0d8f211f41b42adcf08ed3f098b9"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html#a2d4f0d8f211f41b42adcf08ed3f098b9">llvm::MCInstrDesc::isAsCheapAsAMove</a></div><div class="ttdeci">bool isAsCheapAsAMove() const</div><div class="ttdoc">Returns true if this instruction has the same cost (or less) than a move instruction.</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00499">MCInstrDesc.h:499</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCInstrDesc_html_aee50fcacb786c1fc56168a0c55a4e934"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html#aee50fcacb786c1fc56168a0c55a4e934">llvm::MCInstrDesc::getOpcode</a></div><div class="ttdeci">unsigned getOpcode() const</div><div class="ttdoc">Return the opcode number for this descriptor.</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00204">MCInstrDesc.h:204</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCOperand_html_a595e70d3c4ee2ed95ece67a1957167a4"><div class="ttname"><a href="classllvm_1_1MCOperand.html#a595e70d3c4ee2ed95ece67a1957167a4">llvm::MCOperand::createImm</a></div><div class="ttdeci">static MCOperand createImm(int64_t Val)</div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00122">MCInst.h:122</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo.html">llvm::MCRegisterInfo</a></div><div class="ttdoc">MCRegisterInfo base class - We assume that the target defines a static array of MCRegisterDesc object...</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00128">MCRegisterInfo.h:128</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineBasicBlock_html"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html">llvm::MachineBasicBlock</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00065">MachineBasicBlock.h:66</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineBasicBlock_html_a172e7bd9150eb0519ef04c796086f93d"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#a172e7bd9150eb0519ef04c796086f93d">llvm::MachineBasicBlock::instr_begin</a></div><div class="ttdeci">instr_iterator instr_begin()</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00200">MachineBasicBlock.h:200</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineBasicBlock_html_a2a25c462b91ac5da41f4ab7edc32b650"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#a2a25c462b91ac5da41f4ab7edc32b650">llvm::MachineBasicBlock::rend</a></div><div class="ttdeci">reverse_iterator rend()</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00226">MachineBasicBlock.h:226</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineBasicBlock_html_a3435a2381e60e842e915f85c931b7dde"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#a3435a2381e60e842e915f85c931b7dde">llvm::MachineBasicBlock::insert</a></div><div class="ttdeci">instr_iterator insert(instr_iterator I, MachineInstr *M)</div><div class="ttdoc">Insert MI into the instruction list before I, possibly inside a bundle.</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8cpp_source.html#l01172">MachineBasicBlock.cpp:1172</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineBasicBlock_html_a4c711446100d52415f8e142855c223e1"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#a4c711446100d52415f8e142855c223e1">llvm::MachineBasicBlock::getLastNonDebugInstr</a></div><div class="ttdeci">iterator getLastNonDebugInstr()</div><div class="ttdoc">Returns an iterator to the last non-debug instruction in the basic block, or end().</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8cpp_source.html#l00217">MachineBasicBlock.cpp:217</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineBasicBlock_html_a5112982194aab5789a22c2dcfc569c9e"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#a5112982194aab5789a22c2dcfc569c9e">llvm::MachineBasicBlock::addLiveIn</a></div><div class="ttdeci">void addLiveIn(MCPhysReg PhysReg, LaneBitmask LaneMask=LaneBitmask::getAll())</div><div class="ttdoc">Adds the specified register as a live in.</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00315">MachineBasicBlock.h:315</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineBasicBlock_html_ab2d91e7bec944efcbc39d8e30644f111"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#ab2d91e7bec944efcbc39d8e30644f111">llvm::MachineBasicBlock::begin</a></div><div class="ttdeci">iterator begin()</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00216">MachineBasicBlock.h:216</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineBasicBlock_html_acae72f6ab1071b7ec87b741a8bef582b"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#acae72f6ab1071b7ec87b741a8bef582b">llvm::MachineBasicBlock::instr_end</a></div><div class="ttdeci">instr_iterator instr_end()</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00202">MachineBasicBlock.h:202</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineBasicBlock_html_acbc921830578e2741be6549db716c0ce"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">llvm::MachineBasicBlock::end</a></div><div class="ttdeci">iterator end()</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00218">MachineBasicBlock.h:218</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineBasicBlock_html_acf6442108e21e7e5379feb8962de65b7"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#acf6442108e21e7e5379feb8962de65b7">llvm::MachineBasicBlock::getParent</a></div><div class="ttdeci">const MachineFunction * getParent() const</div><div class="ttdoc">Return the MachineFunction containing this basic block.</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00173">MachineBasicBlock.h:173</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineBasicBlock_html_ad26bff839257f220557ce812b2159c72"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#ad26bff839257f220557ce812b2159c72">llvm::MachineBasicBlock::erase</a></div><div class="ttdeci">instr_iterator erase(instr_iterator I)</div><div class="ttdoc">Remove an instruction from the instruction list and delete it.</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8cpp_source.html#l01159">MachineBasicBlock.cpp:1159</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineBasicBlock_html_ad88ff1529541fb4e243cc8ed90b11131"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#ad88ff1529541fb4e243cc8ed90b11131">llvm::MachineBasicBlock::successors</a></div><div class="ttdeci">iterator_range&lt; succ_iterator &gt; successors()</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00303">MachineBasicBlock.h:303</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineBasicBlock_html_ad8c9657cfb03ef2ebf6364ba9d68c127"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#ad8c9657cfb03ef2ebf6364ba9d68c127">llvm::MachineBasicBlock::rbegin</a></div><div class="ttdeci">reverse_iterator rbegin()</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00220">MachineBasicBlock.h:220</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineBasicBlock_html_ae34c996b58df9b9ce6695a0c8b70c533"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">llvm::MachineBasicBlock::iterator</a></div><div class="ttdeci">MachineInstrBundleIterator&lt; MachineInstr &gt; iterator</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00181">MachineBasicBlock.h:181</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFrameInfo_html"><div class="ttname"><a href="classllvm_1_1MachineFrameInfo.html">llvm::MachineFrameInfo</a></div><div class="ttdoc">The MachineFrameInfo class represents an abstract stack frame until prolog/epilog code is inserted.</div><div class="ttdef"><b>Definition:</b> <a href="MachineFrameInfo_8h_source.html#l00105">MachineFrameInfo.h:105</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFrameInfo_html_a14c39a24bf6ebbe339ae8a453c7fdd11"><div class="ttname"><a href="classllvm_1_1MachineFrameInfo.html#a14c39a24bf6ebbe339ae8a453c7fdd11">llvm::MachineFrameInfo::getStackSize</a></div><div class="ttdeci">uint64_t getStackSize() const</div><div class="ttdoc">Return the number of bytes that must be allocated to hold all of the fixed size frame objects.</div><div class="ttdef"><b>Definition:</b> <a href="MachineFrameInfo_8h_source.html#l00548">MachineFrameInfo.h:548</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFrameInfo_html_a160722f9cc0cc58c8d02808a95c58b34"><div class="ttname"><a href="classllvm_1_1MachineFrameInfo.html#a160722f9cc0cc58c8d02808a95c58b34">llvm::MachineFrameInfo::getObjectAlignment</a></div><div class="ttdeci">unsigned getObjectAlignment(int ObjectIdx) const</div><div class="ttdoc">Return the alignment of the specified stack object.</div><div class="ttdef"><b>Definition:</b> <a href="MachineFrameInfo_8h_source.html#l00462">MachineFrameInfo.h:462</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFrameInfo_html_a81504f733d0491a446a16ef1ba0a5c2a"><div class="ttname"><a href="classllvm_1_1MachineFrameInfo.html#a81504f733d0491a446a16ef1ba0a5c2a">llvm::MachineFrameInfo::isCalleeSavedInfoValid</a></div><div class="ttdeci">bool isCalleeSavedInfoValid() const</div><div class="ttdoc">Has the callee saved info been calculated yet?</div><div class="ttdef"><b>Definition:</b> <a href="MachineFrameInfo_8h_source.html#l00763">MachineFrameInfo.h:763</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFrameInfo_html_a9284fd53296d2a2f8ae654d000971000"><div class="ttname"><a href="classllvm_1_1MachineFrameInfo.html#a9284fd53296d2a2f8ae654d000971000">llvm::MachineFrameInfo::getObjectSize</a></div><div class="ttdeci">int64_t getObjectSize(int ObjectIdx) const</div><div class="ttdoc">Return the size of the specified object.</div><div class="ttdef"><b>Definition:</b> <a href="MachineFrameInfo_8h_source.html#l00448">MachineFrameInfo.h:448</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFrameInfo_html_ab4b44bc5aa744df4f8b70f971e8dcbf1"><div class="ttname"><a href="classllvm_1_1MachineFrameInfo.html#ab4b44bc5aa744df4f8b70f971e8dcbf1">llvm::MachineFrameInfo::getNumObjects</a></div><div class="ttdeci">unsigned getNumObjects() const</div><div class="ttdoc">Return the number of objects.</div><div class="ttdef"><b>Definition:</b> <a href="MachineFrameInfo_8h_source.html#l00396">MachineFrameInfo.h:396</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFrameInfo_html_adf98860d7f42290f873c82a981eb0ea6"><div class="ttname"><a href="classllvm_1_1MachineFrameInfo.html#adf98860d7f42290f873c82a981eb0ea6">llvm::MachineFrameInfo::getObjectOffset</a></div><div class="ttdeci">int64_t getObjectOffset(int ObjectIdx) const</div><div class="ttdoc">Return the assigned stack offset of the specified object from the incoming stack pointer.</div><div class="ttdef"><b>Definition:</b> <a href="MachineFrameInfo_8h_source.html#l00489">MachineFrameInfo.h:489</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFrameInfo_html_ae6e7e975f7a4e5d535be32068a7c67df"><div class="ttname"><a href="classllvm_1_1MachineFrameInfo.html#ae6e7e975f7a4e5d535be32068a7c67df">llvm::MachineFrameInfo::isFixedObjectIndex</a></div><div class="ttdeci">bool isFixedObjectIndex(int ObjectIdx) const</div><div class="ttdoc">Returns true if the specified index corresponds to a fixed stack object.</div><div class="ttdef"><b>Definition:</b> <a href="MachineFrameInfo_8h_source.html#l00651">MachineFrameInfo.h:651</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunction_html"><div class="ttname"><a href="classllvm_1_1MachineFunction.html">llvm::MachineFunction</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00222">MachineFunction.h:222</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunction_html_a3825368aca2bc1550d173660df4da6a6"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a3825368aca2bc1550d173660df4da6a6">llvm::MachineFunction::getSubtarget</a></div><div class="ttdeci">const TargetSubtargetInfo &amp; getSubtarget() const</div><div class="ttdoc">getSubtarget - Return the subtarget for which this machine code is being compiled.</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00464">MachineFunction.h:464</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunction_html_a3917767e0ab031503f77a894bbd89f5c"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a3917767e0ab031503f77a894bbd89f5c">llvm::MachineFunction::addFrameInst</a></div><div class="ttdeci">LLVM_NODISCARD unsigned addFrameInst(const MCCFIInstruction &amp;Inst)</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8cpp_source.html#l00278">MachineFunction.cpp:278</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunction_html_a3d142c9e7c066059e15232c56dec9e2e"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a3d142c9e7c066059e15232c56dec9e2e">llvm::MachineFunction::getName</a></div><div class="ttdeci">StringRef getName() const</div><div class="ttdoc">getName - Return the name of the corresponding LLVM function.</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8cpp_source.html#l00485">MachineFunction.cpp:485</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunction_html_a54f334a9c8ca6d105eae383ae87e4524"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a54f334a9c8ca6d105eae383ae87e4524">llvm::MachineFunction::getFrameInfo</a></div><div class="ttdeci">MachineFrameInfo &amp; getFrameInfo()</div><div class="ttdoc">getFrameInfo - Return the frame info object for the current function.</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00480">MachineFunction.h:480</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunction_html_a7bbd043f57d1d0ab11080103d057e662"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a7bbd043f57d1d0ab11080103d057e662">llvm::MachineFunction::getFunction</a></div><div class="ttdeci">const Function &amp; getFunction() const</div><div class="ttdoc">Return the LLVM function that this machine code represents.</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00451">MachineFunction.h:451</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunction_html_a810234b6b3d223b7c74a4253fcc5ea5e"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a810234b6b3d223b7c74a4253fcc5ea5e">llvm::MachineFunction::getRegInfo</a></div><div class="ttdeci">MachineRegisterInfo &amp; getRegInfo()</div><div class="ttdoc">getRegInfo - Return information about the registers currently in use.</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00474">MachineFunction.h:474</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunction_html_a9e51edf88ef3878857794a6bf7e44287"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a9e51edf88ef3878857794a6bf7e44287">llvm::MachineFunction::getTarget</a></div><div class="ttdeci">const LLVMTargetMachine &amp; getTarget() const</div><div class="ttdoc">getTarget - Return the target machine this machine code is compiled with</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00460">MachineFunction.h:460</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunction_html_aaa396f0cff0b79f6337f2aff14c77308"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#aaa396f0cff0b79f6337f2aff14c77308">llvm::MachineFunction::getMMI</a></div><div class="ttdeci">MachineModuleInfo &amp; getMMI() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00442">MachineFunction.h:442</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunction_html_aab286010c5d6d400df9eee0ef4d196f0"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#aab286010c5d6d400df9eee0ef4d196f0">llvm::MachineFunction::getMachineMemOperand</a></div><div class="ttdeci">MachineMemOperand * getMachineMemOperand(MachinePointerInfo PtrInfo, MachineMemOperand::Flags f, uint64_t s, unsigned base_alignment, const AAMDNodes &amp;AAInfo=AAMDNodes(), const MDNode *Ranges=nullptr, SyncScope::ID SSID=SyncScope::System, AtomicOrdering Ordering=AtomicOrdering::NotAtomic, AtomicOrdering FailureOrdering=AtomicOrdering::NotAtomic)</div><div class="ttdoc">getMachineMemOperand - Allocate a new MachineMemOperand.</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8cpp_source.html#l00399">MachineFunction.cpp:399</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunction_html_ab7feae1932b436c8630e247166ec42b7"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#ab7feae1932b436c8630e247166ec42b7">llvm::MachineFunction::getInfo</a></div><div class="ttdeci">Ty * getInfo()</div><div class="ttdoc">getInfo - Keep track of various per-function pieces of information for backends that would like to do...</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00558">MachineFunction.h:558</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstrBuilder_html"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html">llvm::MachineInstrBuilder</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00060">MachineInstrBuilder.h:60</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstrBuilder_html_a10e7c818a5c33da2eada8a89fd7282d3"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#a10e7c818a5c33da2eada8a89fd7282d3">llvm::MachineInstrBuilder::addGlobalAddress</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addGlobalAddress(const GlobalValue *GV, int64_t Offset=0, unsigned char TargetFlags=0) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00168">MachineInstrBuilder.h:168</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstrBuilder_html_a3e4e67777edb24fac492ef4ae15e69ba"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#a3e4e67777edb24fac492ef4ae15e69ba">llvm::MachineInstrBuilder::addCFIIndex</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addCFIIndex(unsigned CFIIndex) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00238">MachineInstrBuilder.h:238</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstrBuilder_html_a4d5cadc953c8b076bd0b5a62c5cd2358"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#a4d5cadc953c8b076bd0b5a62c5cd2358">llvm::MachineInstrBuilder::addMBB</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addMBB(MachineBasicBlock *MBB, unsigned char TargetFlags=0) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00137">MachineInstrBuilder.h:137</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstrBuilder_html_a632680dcf899466c32c0095a40e7e89e"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#a632680dcf899466c32c0095a40e7e89e">llvm::MachineInstrBuilder::setMIFlag</a></div><div class="ttdeci">const MachineInstrBuilder &amp; setMIFlag(MachineInstr::MIFlag Flag) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00264">MachineInstrBuilder.h:264</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstrBuilder_html_a6c1f959947905135c7dd215b64957654"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">llvm::MachineInstrBuilder::addImm</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addImm(int64_t Val) const</div><div class="ttdoc">Add a new immediate operand.</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00122">MachineInstrBuilder.h:122</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstrBuilder_html_a713eab58694282971c413a0d6de5975c"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#a713eab58694282971c413a0d6de5975c">llvm::MachineInstrBuilder::add</a></div><div class="ttdeci">const MachineInstrBuilder &amp; add(const MachineOperand &amp;MO) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00215">MachineInstrBuilder.h:215</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstrBuilder_html_a86a93dd8ddbce120d8c3101c16bc3cc6"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#a86a93dd8ddbce120d8c3101c16bc3cc6">llvm::MachineInstrBuilder::addFrameIndex</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addFrameIndex(int Idx) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00143">MachineInstrBuilder.h:143</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstrBuilder_html_a96e5a87aa1f2294a2ba1189047987083"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#a96e5a87aa1f2294a2ba1189047987083">llvm::MachineInstrBuilder::addReg</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addReg(unsigned RegNo, unsigned flags=0, unsigned SubReg=0) const</div><div class="ttdoc">Add a new virtual register operand.</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00088">MachineInstrBuilder.h:88</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstrBuilder_html_adf25b569ca308aacc819a2331626ed5d"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#adf25b569ca308aacc819a2331626ed5d">llvm::MachineInstrBuilder::setMIFlags</a></div><div class="ttdeci">const MachineInstrBuilder &amp; setMIFlags(unsigned Flags) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00259">MachineInstrBuilder.h:259</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstrBuilder_html_ae565d45627e1678a3e37bd6a016c561c"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#ae565d45627e1678a3e37bd6a016c561c">llvm::MachineInstrBuilder::addMemOperand</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addMemOperand(MachineMemOperand *MMO) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00193">MachineInstrBuilder.h:193</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstrBundleIterator_html"><div class="ttname"><a href="classllvm_1_1MachineInstrBundleIterator.html">llvm::MachineInstrBundleIterator&lt; MachineInstr &gt;</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstrBundleIterator_html_a13dd64c40d9f175e578ade3ef60ea351"><div class="ttname"><a href="classllvm_1_1MachineInstrBundleIterator.html#a13dd64c40d9f175e578ade3ef60ea351">llvm::MachineInstrBundleIterator::getReverse</a></div><div class="ttdeci">reverse_iterator getReverse() const</div><div class="ttdoc">Get a reverse iterator to the same node.</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBundleIterator_8h_source.html#l00283">MachineInstrBundleIterator.h:283</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstr_html"><div class="ttname"><a href="classllvm_1_1MachineInstr.html">llvm::MachineInstr</a></div><div class="ttdoc">Representation of each machine instruction.</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00064">MachineInstr.h:66</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstr_html_a02e5b1bec00ecb94815acf800825561c"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a02e5b1bec00ecb94815acf800825561c">llvm::MachineInstr::findRegisterDefOperandIdx</a></div><div class="ttdeci">int findRegisterDefOperandIdx(unsigned Reg, bool isDead=false, bool Overlap=false, const TargetRegisterInfo *TRI=nullptr) const</div><div class="ttdoc">Returns the operand index that is a def of the specified register or -1 if it is not found.</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8cpp_source.html#l00988">MachineInstr.cpp:988</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstr_html_a0363204b5fbab08a46f5a7cd7f376f78"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">llvm::MachineInstr::getOpcode</a></div><div class="ttdeci">unsigned getOpcode() const</div><div class="ttdoc">Returns the opcode of this MachineInstr.</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00427">MachineInstr.h:427</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstr_html_a17f5d15a7320dec2cfefb6617f711ab7"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a17f5d15a7320dec2cfefb6617f711ab7">llvm::MachineInstr::mayLoadOrStore</a></div><div class="ttdeci">bool mayLoadOrStore(QueryType Type=AnyInBundle) const</div><div class="ttdoc">Return true if this instruction could possibly read or modify memory.</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00858">MachineInstr.h:858</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstr_html_a1912d4fbc40c61a12b1f770ad54dfd74"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a1912d4fbc40c61a12b1f770ad54dfd74">llvm::MachineInstr::isCopy</a></div><div class="ttdeci">bool isCopy() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l01096">MachineInstr.h:1096</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstr_html_a1e855100f407ca4be098d0050be403b0"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a1e855100f407ca4be098d0050be403b0">llvm::MachineInstr::getParent</a></div><div class="ttdeci">const MachineBasicBlock * getParent() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00272">MachineInstr.h:272</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstr_html_a1ecb35298bc4d1fe03997959e1210c87"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a1ecb35298bc4d1fe03997959e1210c87">llvm::MachineInstr::setDesc</a></div><div class="ttdeci">void setDesc(const MCInstrDesc &amp;tid)</div><div class="ttdoc">Replace the instruction descriptor (thus opcode) of the current instruction with a new one.</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l01540">MachineInstr.h:1540</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstr_html_a1f8ef33a0bc845d2d8c504812973d7b8"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a1f8ef33a0bc845d2d8c504812973d7b8">llvm::MachineInstr::findRegisterUseOperandIdx</a></div><div class="ttdeci">int findRegisterUseOperandIdx(unsigned Reg, bool isKill=false, const TargetRegisterInfo *TRI=nullptr) const</div><div class="ttdoc">Returns the operand index that is a use of the specific register or -1 if it is not found.</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8cpp_source.html#l00939">MachineInstr.cpp:939</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstr_html_a432824f0975bb863478bf4ef3a5df258"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a432824f0975bb863478bf4ef3a5df258">llvm::MachineInstr::getNumOperands</a></div><div class="ttdeci">unsigned getNumOperands() const</div><div class="ttdoc">Retuns the total number of operands.</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00430">MachineInstr.h:430</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstr_html_a56b7fed94faeb5bc67ee2b71608d2665"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a56b7fed94faeb5bc67ee2b71608d2665">llvm::MachineInstr::getNumExplicitOperands</a></div><div class="ttdeci">unsigned getNumExplicitOperands() const</div><div class="ttdoc">Returns the number of non-implicit operands.</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8cpp_source.html#l00699">MachineInstr.cpp:699</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstr_html_a58fb7c99a3300f341e23893f999d35f3"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a58fb7c99a3300f341e23893f999d35f3">llvm::MachineInstr::RemoveOperand</a></div><div class="ttdeci">void RemoveOperand(unsigned OpNo)</div><div class="ttdoc">Erase an operand from an instruction, leaving it with one fewer operand than it started with.</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8cpp_source.html#l00295">MachineInstr.cpp:295</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstr_html_a5b682875d40f854297e64e661ab7d0e5"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a5b682875d40f854297e64e661ab7d0e5">llvm::MachineInstr::modifiesRegister</a></div><div class="ttdeci">bool modifiesRegister(unsigned Reg, const TargetRegisterInfo *TRI) const</div><div class="ttdoc">Return true if the MachineInstr modifies (fully define or partially define) the specified register.</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l01207">MachineInstr.h:1207</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstr_html_a6878ab58973ee157b7fdc2ca4cfff886"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a6878ab58973ee157b7fdc2ca4cfff886">llvm::MachineInstr::readsRegister</a></div><div class="ttdeci">bool readsRegister(unsigned Reg, const TargetRegisterInfo *TRI=nullptr) const</div><div class="ttdoc">Return true if the MachineInstr reads the specified register.</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l01169">MachineInstr.h:1169</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstr_html_a6ee45760c97bf2dda6bee91508e6946e"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a6ee45760c97bf2dda6bee91508e6946e">llvm::MachineInstr::isFullCopy</a></div><div class="ttdeci">bool isFullCopy() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l01100">MachineInstr.h:1100</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstr_html_a8c161f5f015730ac6853c802c3693a41"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a8c161f5f015730ac6853c802c3693a41">llvm::MachineInstr::hasUnmodeledSideEffects</a></div><div class="ttdeci">bool hasUnmodeledSideEffects() const</div><div class="ttdoc">Return true if this instruction has side effects that are not modeled by mayLoad / mayStore,...</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8cpp_source.html#l01365">MachineInstr.cpp:1365</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstr_html_aabc3917d917c6247778c88107945d13b"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#aabc3917d917c6247778c88107945d13b">llvm::MachineInstr::hasOrderedMemoryRef</a></div><div class="ttdeci">bool hasOrderedMemoryRef() const</div><div class="ttdoc">Return true if this instruction may have an ordered or volatile memory reference, or if the informati...</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8cpp_source.html#l01284">MachineInstr.cpp:1284</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstr_html_aafacf84de1cb994a92dc045f4aa1d518"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#aafacf84de1cb994a92dc045f4aa1d518">llvm::MachineInstr::MIFlag</a></div><div class="ttdeci">MIFlag</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00080">MachineInstr.h:80</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstr_html_aafacf84de1cb994a92dc045f4aa1d518a4e4e6764dc61dbf0e8f330644880480f"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#aafacf84de1cb994a92dc045f4aa1d518a4e4e6764dc61dbf0e8f330644880480f">llvm::MachineInstr::FrameDestroy</a></div><div class="ttdeci">@ FrameDestroy</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00084">MachineInstr.h:84</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstr_html_aafacf84de1cb994a92dc045f4aa1d518a75967179a013c48b7d5b1690cb0b47cc"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#aafacf84de1cb994a92dc045f4aa1d518a75967179a013c48b7d5b1690cb0b47cc">llvm::MachineInstr::NoFlags</a></div><div class="ttdeci">@ NoFlags</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00081">MachineInstr.h:81</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstr_html_aafacf84de1cb994a92dc045f4aa1d518a78f1067d270179dff7915b90a03ce237"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#aafacf84de1cb994a92dc045f4aa1d518a78f1067d270179dff7915b90a03ce237">llvm::MachineInstr::FrameSetup</a></div><div class="ttdeci">@ FrameSetup</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00082">MachineInstr.h:82</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstr_html_abb10ef030fba4ea901518a0c8dbef3e2"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#abb10ef030fba4ea901518a0c8dbef3e2">llvm::MachineInstr::getDebugLoc</a></div><div class="ttdeci">const DebugLoc &amp; getDebugLoc() const</div><div class="ttdoc">Returns the debug location id of this MachineInstr.</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00401">MachineInstr.h:401</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstr_html_ac2421adbb9996e1b15f03a8abb6c70a8"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">llvm::MachineInstr::eraseFromParent</a></div><div class="ttdeci">void eraseFromParent()</div><div class="ttdoc">Unlink 'this' from the containing basic block and delete it.</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8cpp_source.html#l00669">MachineInstr.cpp:669</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstr_html_ad67c9230577a0b640c52852c75c93939"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#ad67c9230577a0b640c52852c75c93939">llvm::MachineInstr::getOperand</a></div><div class="ttdeci">const MachineOperand &amp; getOperand(unsigned i) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00432">MachineInstr.h:432</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstr_html_ae66f54b7eb4e3996095b73c4a2d8eada"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#ae66f54b7eb4e3996095b73c4a2d8eada">llvm::MachineInstr::definesRegister</a></div><div class="ttdeci">bool definesRegister(unsigned Reg, const TargetRegisterInfo *TRI=nullptr) const</div><div class="ttdoc">Return true if the MachineInstr fully defines the specified register.</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l01199">MachineInstr.h:1199</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstr_html_af551bfe7ee8756cbe50de3bb97478723"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#af551bfe7ee8756cbe50de3bb97478723">llvm::MachineInstr::getRegClassConstraint</a></div><div class="ttdeci">const TargetRegisterClass * getRegClassConstraint(unsigned OpIdx, const TargetInstrInfo *TII, const TargetRegisterInfo *TRI) const</div><div class="ttdoc">Compute the static register class constraint for operand OpIdx.</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8cpp_source.html#l00827">MachineInstr.cpp:827</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineMemOperand_html"><div class="ttname"><a href="classllvm_1_1MachineMemOperand.html">llvm::MachineMemOperand</a></div><div class="ttdoc">A description of a memory reference used in the backend.</div><div class="ttdef"><b>Definition:</b> <a href="MachineMemOperand_8h_source.html#l00126">MachineMemOperand.h:126</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineMemOperand_html_aaa2020e47e35179234b9ea27d555b2dda7d12be6206e5b0026c71bbcd5cb76494"><div class="ttname"><a href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2dda7d12be6206e5b0026c71bbcd5cb76494">llvm::MachineMemOperand::MOLoad</a></div><div class="ttdeci">@ MOLoad</div><div class="ttdoc">The memory access reads data.</div><div class="ttdef"><b>Definition:</b> <a href="MachineMemOperand_8h_source.html#l00133">MachineMemOperand.h:133</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineMemOperand_html_aaa2020e47e35179234b9ea27d555b2ddaed357b1367bc90a56fefa4d1b0e17374"><div class="ttname"><a href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2ddaed357b1367bc90a56fefa4d1b0e17374">llvm::MachineMemOperand::MOStore</a></div><div class="ttdeci">@ MOStore</div><div class="ttdoc">The memory access writes data.</div><div class="ttdef"><b>Definition:</b> <a href="MachineMemOperand_8h_source.html#l00135">MachineMemOperand.h:135</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineModuleInfo_html_ac1a4ac2dc30f53dff05d2c7b2d8ebaef"><div class="ttname"><a href="classllvm_1_1MachineModuleInfo.html#ac1a4ac2dc30f53dff05d2c7b2d8ebaef">llvm::MachineModuleInfo::getMachineFunction</a></div><div class="ttdeci">MachineFunction * getMachineFunction(const Function &amp;F) const</div><div class="ttdoc">\bried Returns the MachineFunction associated to IR function F if there is one, otherwise nullptr.</div><div class="ttdef"><b>Definition:</b> <a href="MachineModuleInfo_8cpp_source.html#l00262">MachineModuleInfo.cpp:262</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html"><div class="ttname"><a href="classllvm_1_1MachineOperand.html">llvm::MachineOperand</a></div><div class="ttdoc">MachineOperand class - Representation of each machine instruction operand.</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00049">MachineOperand.h:49</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_a001d31fcea92be51d2999826b806606f"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a001d31fcea92be51d2999826b806606f">llvm::MachineOperand::setSubReg</a></div><div class="ttdeci">void setSubReg(unsigned subReg)</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00460">MachineOperand.h:460</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_a028a8c5113d40d8c3f4427053bf36738"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a028a8c5113d40d8c3f4427053bf36738">llvm::MachineOperand::getSubReg</a></div><div class="ttdeci">unsigned getSubReg() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00354">MachineOperand.h:354</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_a1255befbcd6e034394681b1bcd3529ff"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a1255befbcd6e034394681b1bcd3529ff">llvm::MachineOperand::isUndef</a></div><div class="ttdeci">bool isUndef() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00384">MachineOperand.h:384</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_a2feaa1c69335c6b9028076cd68c7a5f5"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a2feaa1c69335c6b9028076cd68c7a5f5">llvm::MachineOperand::setImm</a></div><div class="ttdeci">void setImm(int64_t immVal)</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00639">MachineOperand.h:639</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_a38b28a85f818b49d8806c150b8a5b4f7"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">llvm::MachineOperand::getImm</a></div><div class="ttdeci">int64_t getImm() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00526">MachineOperand.h:526</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_a4046212ebc647b17e811837ae4ea3afd"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a4046212ebc647b17e811837ae4ea3afd">llvm::MachineOperand::isKill</a></div><div class="ttdeci">bool isKill() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00379">MachineOperand.h:379</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_a4c9594c955fec80c73ddd964b5efd554"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">llvm::MachineOperand::isReg</a></div><div class="ttdeci">bool isReg() const</div><div class="ttdoc">isReg - Tests if this is a MO_Register operand.</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00311">MachineOperand.h:311</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_a57e64b633278df75c699e6b98ce15031"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a57e64b633278df75c699e6b98ce15031">llvm::MachineOperand::getMBB</a></div><div class="ttdeci">MachineBasicBlock * getMBB() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00541">MachineOperand.h:541</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_a76f61c6784df6dc8402a8b9011041926"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a76f61c6784df6dc8402a8b9011041926">llvm::MachineOperand::isImm</a></div><div class="ttdeci">bool isImm() const</div><div class="ttdoc">isImm - Tests if this is a MO_Immediate operand.</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00313">MachineOperand.h:313</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_a8a82683fccdef8a5ef772ef03277aee7"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a8a82683fccdef8a5ef772ef03277aee7">llvm::MachineOperand::setIsKill</a></div><div class="ttdeci">void setIsKill(bool Val=true)</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00489">MachineOperand.h:489</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_a9719077fcba2cd439e84897257a47bb0"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a9719077fcba2cd439e84897257a47bb0">llvm::MachineOperand::getParent</a></div><div class="ttdeci">MachineInstr * getParent()</div><div class="ttdoc">getParent - Return the instruction that this operand belongs to.</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00232">MachineOperand.h:232</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_aaa68daaf8d7b773d012887c92c2023ce"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#aaa68daaf8d7b773d012887c92c2023ce">llvm::MachineOperand::getIndex</a></div><div class="ttdeci">int getIndex() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00546">MachineOperand.h:546</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_ab09679b541a6ba1219b3602569847364"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#ab09679b541a6ba1219b3602569847364">llvm::MachineOperand::CreateImm</a></div><div class="ttdeci">static MachineOperand CreateImm(int64_t Val)</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00747">MachineOperand.h:747</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_ab313591ae4ea1e3a4ab59121a7dc2a2b"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#ab313591ae4ea1e3a4ab59121a7dc2a2b">llvm::MachineOperand::getType</a></div><div class="ttdeci">MachineOperandType getType() const</div><div class="ttdoc">getType - Returns the MachineOperandType for this operand.</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00213">MachineOperand.h:213</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_ab979122f21b7fa46d3d2d9b21983068b"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#ab979122f21b7fa46d3d2d9b21983068b">llvm::MachineOperand::setIsUndef</a></div><div class="ttdeci">void setIsUndef(bool Val=true)</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00500">MachineOperand.h:500</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_ac0035d7c1c860501c877c20e6e93297b"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">llvm::MachineOperand::getReg</a></div><div class="ttdeci">Register getReg() const</div><div class="ttdoc">getReg - Returns the register number.</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00349">MachineOperand.h:349</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_ad7213433bd60dc33020246384dc18b9b"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#ad7213433bd60dc33020246384dc18b9b">llvm::MachineOperand::isFI</a></div><div class="ttdeci">bool isFI() const</div><div class="ttdoc">isFI - Tests if this is a MO_FrameIndex operand.</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00321">MachineOperand.h:321</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_ad7f2dc64214551418f486026ffc95fa4"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#ad7f2dc64214551418f486026ffc95fa4">llvm::MachineOperand::isIdenticalTo</a></div><div class="ttdeci">bool isIdenticalTo(const MachineOperand &amp;Other) const</div><div class="ttdoc">Returns true if this operand is identical to the specified operand except for liveness related flags ...</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8cpp_source.html#l00274">MachineOperand.cpp:274</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html">llvm::MachineRegisterInfo</a></div><div class="ttdoc">MachineRegisterInfo - Keep track of information for virtual and physical registers,...</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00052">MachineRegisterInfo.h:52</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineRegisterInfo_html_a218bf4a49a8808ebb854ec9b89907904"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a218bf4a49a8808ebb854ec9b89907904">llvm::MachineRegisterInfo::tracksLiveness</a></div><div class="ttdeci">bool tracksLiveness() const</div><div class="ttdoc">tracksLiveness - Returns true when tracking register liveness accurately.</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00197">MachineRegisterInfo.h:197</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineRegisterInfo_html_a4312b4757ac75bf9be905acfeefd6838"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a4312b4757ac75bf9be905acfeefd6838">llvm::MachineRegisterInfo::constrainRegClass</a></div><div class="ttdeci">const TargetRegisterClass * constrainRegClass(unsigned Reg, const TargetRegisterClass *RC, unsigned MinNumRegs=0)</div><div class="ttdoc">constrainRegClass - Constrain the register class of the specified virtual register to be a common sub...</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8cpp_source.html#l00085">MachineRegisterInfo.cpp:85</a></div></div>
<div class="ttc" id="aclassllvm_1_1Module_html"><div class="ttname"><a href="classllvm_1_1Module.html">llvm::Module</a></div><div class="ttdoc">A Module instance is used to store all the information related to an LLVM module.</div><div class="ttdef"><b>Definition:</b> <a href="Module_8h_source.html#l00065">Module.h:65</a></div></div>
<div class="ttc" id="aclassllvm_1_1Optional_html"><div class="ttname"><a href="classllvm_1_1Optional.html">llvm::Optional</a></div><div class="ttdef"><b>Definition:</b> <a href="Optional_8h_source.html#l00215">Optional.h:215</a></div></div>
<div class="ttc" id="aclassllvm_1_1Optional_html_a3213ef934a6c27249671fd594d534b3c"><div class="ttname"><a href="classllvm_1_1Optional.html#a3213ef934a6c27249671fd594d534b3c">llvm::Optional::getValueOr</a></div><div class="ttdeci">constexpr T getValueOr(U &amp;&amp;value) const LLVM_LVALUE_FUNCTION</div><div class="ttdef"><b>Definition:</b> <a href="Optional_8h_source.html#l00266">Optional.h:266</a></div></div>
<div class="ttc" id="aclassllvm_1_1PatchPointOpers_html"><div class="ttname"><a href="classllvm_1_1PatchPointOpers.html">llvm::PatchPointOpers</a></div><div class="ttdoc">MI-level patchpoint operands.</div><div class="ttdef"><b>Definition:</b> <a href="StackMaps_8h_source.html#l00076">StackMaps.h:76</a></div></div>
<div class="ttc" id="aclassllvm_1_1PatchPointOpers_html_aa319bb1da5a106c84bfa9a1fdca084bc"><div class="ttname"><a href="classllvm_1_1PatchPointOpers.html#aa319bb1da5a106c84bfa9a1fdca084bc">llvm::PatchPointOpers::getNumPatchBytes</a></div><div class="ttdeci">uint32_t getNumPatchBytes() const</div><div class="ttdoc">Return the number of patchable bytes the given patchpoint should emit.</div><div class="ttdef"><b>Definition:</b> <a href="StackMaps_8h_source.html#l00104">StackMaps.h:104</a></div></div>
<div class="ttc" id="aclassllvm_1_1SmallPtrSetImpl_html_a1f475b0df44ebd7169e720fa1bf9169e"><div class="ttname"><a href="classllvm_1_1SmallPtrSetImpl.html#a1f475b0df44ebd7169e720fa1bf9169e">llvm::SmallPtrSetImpl::count</a></div><div class="ttdeci">size_type count(ConstPtrType Ptr) const</div><div class="ttdoc">count - Return 1 if the specified pointer is in the set, 0 otherwise.</div><div class="ttdef"><b>Definition:</b> <a href="SmallPtrSet_8h_source.html#l00381">SmallPtrSet.h:381</a></div></div>
<div class="ttc" id="aclassllvm_1_1SmallVectorImpl_html"><div class="ttname"><a href="classllvm_1_1SmallVectorImpl.html">llvm::SmallVectorImpl</a></div><div class="ttdoc">This class consists of common code factored out of the SmallVector class to reduce code duplication b...</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00315">SmallVector.h:315</a></div></div>
<div class="ttc" id="aclassllvm_1_1SmallVectorTemplateBase_html_af42bfbc067df27c19ee2fc859df58799"><div class="ttname"><a href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">llvm::SmallVectorTemplateBase::push_back</a></div><div class="ttdeci">void push_back(const T &amp;Elt)</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00211">SmallVector.h:211</a></div></div>
<div class="ttc" id="aclassllvm_1_1StackMapOpers_html"><div class="ttname"><a href="classllvm_1_1StackMapOpers.html">llvm::StackMapOpers</a></div><div class="ttdoc">MI-level stackmap operands.</div><div class="ttdef"><b>Definition:</b> <a href="StackMaps_8h_source.html#l00035">StackMaps.h:35</a></div></div>
<div class="ttc" id="aclassllvm_1_1StackMapOpers_html_a4330cae153bbaadcf79bb4917a6c3924"><div class="ttname"><a href="classllvm_1_1StackMapOpers.html#a4330cae153bbaadcf79bb4917a6c3924">llvm::StackMapOpers::getNumPatchBytes</a></div><div class="ttdeci">uint32_t getNumPatchBytes() const</div><div class="ttdoc">Return the number of patchable bytes the given stackmap should emit.</div><div class="ttdef"><b>Definition:</b> <a href="StackMaps_8h_source.html#l00050">StackMaps.h:50</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html">llvm::TargetInstrInfo</a></div><div class="ttdoc">TargetInstrInfo - Interface to description of machine instruction set.</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00067">TargetInstrInfo.h:67</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_a071d83acde1b217eded2733cce23d59f"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a071d83acde1b217eded2733cce23d59f">llvm::TargetInstrInfo::getMachineCombinerPatterns</a></div><div class="ttdeci">virtual bool getMachineCombinerPatterns(MachineInstr &amp;Root, SmallVectorImpl&lt; MachineCombinerPattern &gt; &amp;Patterns) const</div><div class="ttdoc">Return true when there is potentially a faster code sequence for an instruction chain ending in Root.</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8cpp_source.html#l00741">TargetInstrInfo.cpp:741</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_aa438b91b89d93aa1caed060cfc90d1cd"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#aa438b91b89d93aa1caed060cfc90d1cd">llvm::TargetInstrInfo::genAlternativeCodeSequence</a></div><div class="ttdeci">virtual void genAlternativeCodeSequence(MachineInstr &amp;Root, MachineCombinerPattern Pattern, SmallVectorImpl&lt; MachineInstr * &gt; &amp;InsInstrs, SmallVectorImpl&lt; MachineInstr * &gt; &amp;DelInstrs, DenseMap&lt; unsigned, unsigned &gt; &amp;InstIdxForVirtReg) const</div><div class="ttdoc">When getMachineCombinerPatterns() finds patterns, this function generates the instructions that could...</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8cpp_source.html#l00855">TargetInstrInfo.cpp:855</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_ad071e937f4986e51fd3fd54b10888894"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#ad071e937f4986e51fd3fd54b10888894">llvm::TargetInstrInfo::isSchedulingBoundary</a></div><div class="ttdeci">virtual bool isSchedulingBoundary(const MachineInstr &amp;MI, const MachineBasicBlock *MBB, const MachineFunction &amp;MF) const</div><div class="ttdoc">Test if the given instruction should be considered a scheduling boundary.</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8cpp_source.html#l00986">TargetInstrInfo.cpp:986</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetMachine_html"><div class="ttname"><a href="classllvm_1_1TargetMachine.html">llvm::TargetMachine</a></div><div class="ttdoc">Primary interface to the complete machine description for the target machine.</div><div class="ttdef"><b>Definition:</b> <a href="llvm_2Target_2TargetMachine_8h_source.html#l00065">TargetMachine.h:65</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetMachine_html_ab1fb67187fc37e569cc5171cbebba873"><div class="ttname"><a href="classllvm_1_1TargetMachine.html#ab1fb67187fc37e569cc5171cbebba873">llvm::TargetMachine::Options</a></div><div class="ttdeci">TargetOptions Options</div><div class="ttdef"><b>Definition:</b> <a href="llvm_2Target_2TargetMachine_8h_source.html#l00103">TargetMachine.h:103</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetMachine_html_afb72c5626afbc815284e2b26bb0663f8"><div class="ttname"><a href="classllvm_1_1TargetMachine.html#afb72c5626afbc815284e2b26bb0663f8">llvm::TargetMachine::getMCAsmInfo</a></div><div class="ttdeci">const MCAsmInfo * getMCAsmInfo() const</div><div class="ttdoc">Return target specific asm information.</div><div class="ttdef"><b>Definition:</b> <a href="llvm_2Target_2TargetMachine_8h_source.html#l00189">TargetMachine.h:189</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetOptions_html"><div class="ttname"><a href="classllvm_1_1TargetOptions.html">llvm::TargetOptions</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetOptions_8h_source.html#l00106">TargetOptions.h:106</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetOptions_html_a0544e2966374684ff74255e5a4290fa7"><div class="ttname"><a href="classllvm_1_1TargetOptions.html#a0544e2966374684ff74255e5a4290fa7">llvm::TargetOptions::UnsafeFPMath</a></div><div class="ttdeci">unsigned UnsafeFPMath</div><div class="ttdoc">UnsafeFPMath - This flag is enabled when the -enable-unsafe-fp-math flag is specified on the command ...</div><div class="ttdef"><b>Definition:</b> <a href="TargetOptions_8h_source.html#l00138">TargetOptions.h:138</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetOptions_html_affeb69a55c900f2d333c385955676931"><div class="ttname"><a href="classllvm_1_1TargetOptions.html#affeb69a55c900f2d333c385955676931">llvm::TargetOptions::AllowFPOpFusion</a></div><div class="ttdeci">FPOpFusion::FPOpFusionMode AllowFPOpFusion</div><div class="ttdoc">AllowFPOpFusion - This flag is set by the -fuse-fp-ops=xxx option.</div><div class="ttdef"><b>Definition:</b> <a href="TargetOptions_8h_source.html#l00283">TargetOptions.h:283</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterClass_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html">llvm::TargetRegisterClass</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00044">TargetRegisterInfo.h:44</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterClass_html_a8ea8ce186fc4a70ad542e74d015d84ed"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html#a8ea8ce186fc4a70ad542e74d015d84ed">llvm::TargetRegisterClass::hasSubClassEq</a></div><div class="ttdeci">bool hasSubClassEq(const TargetRegisterClass *RC) const</div><div class="ttdoc">Returns true if RC is a sub-class of or equal to this class.</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00114">TargetRegisterInfo.h:114</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterClass_html_abd520c7b7939c6d4c37dff9e30e23fc6"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html#abd520c7b7939c6d4c37dff9e30e23fc6">llvm::TargetRegisterClass::contains</a></div><div class="ttdeci">bool contains(unsigned Reg) const</div><div class="ttdoc">Return true if the specified register is included in this register class.</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00089">TargetRegisterInfo.h:89</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></div><div class="ttdoc">TargetRegisterInfo base class - We assume that the target defines a static array of TargetRegisterDes...</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00219">TargetRegisterInfo.h:219</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterInfo_html_a055858b14215864ed367a8db6c19d6f6"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#a055858b14215864ed367a8db6c19d6f6">llvm::TargetRegisterInfo::isPhysicalRegister</a></div><div class="ttdeci">static bool isPhysicalRegister(unsigned Reg)</div><div class="ttdoc">Return true if the specified register number is in the physical register namespace.</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00287">TargetRegisterInfo.h:287</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterInfo_html_ae62c5ea35b71f9020caa94340bc78f37"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#ae62c5ea35b71f9020caa94340bc78f37">llvm::TargetRegisterInfo::isVirtualRegister</a></div><div class="ttdeci">static bool isVirtualRegister(unsigned Reg)</div><div class="ttdoc">Return true if the specified register number is in the virtual register namespace.</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00294">TargetRegisterInfo.h:294</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetSubtargetInfo_html"><div class="ttname"><a href="classllvm_1_1TargetSubtargetInfo.html">llvm::TargetSubtargetInfo</a></div><div class="ttdoc">TargetSubtargetInfo - Generic base class for all target subtargets.</div><div class="ttdef"><b>Definition:</b> <a href="TargetSubtargetInfo_8h_source.html#l00062">TargetSubtargetInfo.h:62</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetSubtargetInfo_html_a43c530c830206ecf5ad3359364634c75"><div class="ttname"><a href="classllvm_1_1TargetSubtargetInfo.html#a43c530c830206ecf5ad3359364634c75">llvm::TargetSubtargetInfo::getRegisterInfo</a></div><div class="ttdeci">virtual const TargetRegisterInfo * getRegisterInfo() const</div><div class="ttdoc">getRegisterInfo - If register information is available, return it.</div><div class="ttdef"><b>Definition:</b> <a href="TargetSubtargetInfo_8h_source.html#l00125">TargetSubtargetInfo.h:125</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetSubtargetInfo_html_acd858ed72f11db9444617740c3622608"><div class="ttname"><a href="classllvm_1_1TargetSubtargetInfo.html#acd858ed72f11db9444617740c3622608">llvm::TargetSubtargetInfo::getInstrInfo</a></div><div class="ttdeci">virtual const TargetInstrInfo * getInstrInfo() const</div><div class="ttdef"><b>Definition:</b> <a href="TargetSubtargetInfo_8h_source.html#l00095">TargetSubtargetInfo.h:95</a></div></div>
<div class="ttc" id="aclassllvm_1_1Target_html"><div class="ttname"><a href="classllvm_1_1Target.html">llvm::Target</a></div><div class="ttdoc">Target - Wrapper for Target specific information.</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegistry_8h_source.html#l00124">TargetRegistry.h:124</a></div></div>
<div class="ttc" id="aclassllvm_1_1VirtRegMap_html"><div class="ttname"><a href="classllvm_1_1VirtRegMap.html">llvm::VirtRegMap</a></div><div class="ttdef"><b>Definition:</b> <a href="VirtRegMap_8h_source.html#l00033">VirtRegMap.h:33</a></div></div>
<div class="ttc" id="aclassllvm_1_1cl_1_1opt_html"><div class="ttname"><a href="classllvm_1_1cl_1_1opt.html">llvm::cl::opt</a></div><div class="ttdef"><b>Definition:</b> <a href="CommandLine_8h_source.html#l01331">CommandLine.h:1333</a></div></div>
<div class="ttc" id="aclassllvm_1_1ilist__node__impl_html_af719fc783be6589465137d997701a432"><div class="ttname"><a href="classllvm_1_1ilist__node__impl.html#af719fc783be6589465137d997701a432">llvm::ilist_node_impl::getIterator</a></div><div class="ttdeci">self_iterator getIterator()</div><div class="ttdef"><b>Definition:</b> <a href="ilist__node_8h_source.html#l00081">ilist_node.h:81</a></div></div>
<div class="ttc" id="allvm_2Support_2ErrorHandling_8h_html"><div class="ttname"><a href="llvm_2Support_2ErrorHandling_8h.html">ErrorHandling.h</a></div></div>
<div class="ttc" id="allvm_2Support_2ErrorHandling_8h_html_ace243f5c25697a1107cce46626b3dc94"><div class="ttname"><a href="llvm_2Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a></div><div class="ttdeci">#define llvm_unreachable(msg)</div><div class="ttdoc">Marks that the current location is not supposed to be reachable.</div><div class="ttdef"><b>Definition:</b> <a href="llvm_2Support_2ErrorHandling_8h_source.html#l00135">ErrorHandling.h:135</a></div></div>
<div class="ttc" id="allvm_2Target_2TargetMachine_8h_html"><div class="ttname"><a href="llvm_2Target_2TargetMachine_8h.html">TargetMachine.h</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64CC_html_abfa1f7dce576430da99eed57807c7f28"><div class="ttname"><a href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">llvm::AArch64CC::CondCode</a></div><div class="ttdeci">CondCode</div><div class="ttdef"><b>Definition:</b> <a href="AArch64BaseInfo_8h_source.html#l00235">AArch64BaseInfo.h:235</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64CC_html_abfa1f7dce576430da99eed57807c7f28a0be9a5b045e14f589506ab6372ab6592"><div class="ttname"><a href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a0be9a5b045e14f589506ab6372ab6592">llvm::AArch64CC::VC</a></div><div class="ttdeci">@ VC</div><div class="ttdef"><b>Definition:</b> <a href="AArch64BaseInfo_8h_source.html#l00243">AArch64BaseInfo.h:243</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64CC_html_abfa1f7dce576430da99eed57807c7f28a191e89dbc4939ebd0b572cae44aac05f"><div class="ttname"><a href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a191e89dbc4939ebd0b572cae44aac05f">llvm::AArch64CC::NE</a></div><div class="ttdeci">@ NE</div><div class="ttdef"><b>Definition:</b> <a href="AArch64BaseInfo_8h_source.html#l00237">AArch64BaseInfo.h:237</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64CC_html_abfa1f7dce576430da99eed57807c7f28a2f9f5539ad5eab7c3de9fb21766bc78b"><div class="ttname"><a href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a2f9f5539ad5eab7c3de9fb21766bc78b">llvm::AArch64CC::GE</a></div><div class="ttdeci">@ GE</div><div class="ttdef"><b>Definition:</b> <a href="AArch64BaseInfo_8h_source.html#l00246">AArch64BaseInfo.h:246</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64CC_html_abfa1f7dce576430da99eed57807c7f28a5b3c2afaad5594cd0eedd58a78a91baf"><div class="ttname"><a href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a5b3c2afaad5594cd0eedd58a78a91baf">llvm::AArch64CC::PL</a></div><div class="ttdeci">@ PL</div><div class="ttdef"><b>Definition:</b> <a href="AArch64BaseInfo_8h_source.html#l00241">AArch64BaseInfo.h:241</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64CC_html_abfa1f7dce576430da99eed57807c7f28a756347c46f7abfa1e1fefcc39502c680"><div class="ttname"><a href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a756347c46f7abfa1e1fefcc39502c680">llvm::AArch64CC::EQ</a></div><div class="ttdeci">@ EQ</div><div class="ttdef"><b>Definition:</b> <a href="AArch64BaseInfo_8h_source.html#l00236">AArch64BaseInfo.h:236</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64CC_html_abfa1f7dce576430da99eed57807c7f28a7d0223b39a4cf6354c08b3d7fcc35630"><div class="ttname"><a href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a7d0223b39a4cf6354c08b3d7fcc35630">llvm::AArch64CC::HS</a></div><div class="ttdeci">@ HS</div><div class="ttdef"><b>Definition:</b> <a href="AArch64BaseInfo_8h_source.html#l00238">AArch64BaseInfo.h:238</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64CC_html_abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00"><div class="ttname"><a href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">llvm::AArch64CC::MI</a></div><div class="ttdeci">@ MI</div><div class="ttdef"><b>Definition:</b> <a href="AArch64BaseInfo_8h_source.html#l00240">AArch64BaseInfo.h:240</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64CC_html_abfa1f7dce576430da99eed57807c7f28a91a0c1b4eac415607c4ceb0a899c4629"><div class="ttname"><a href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a91a0c1b4eac415607c4ceb0a899c4629">llvm::AArch64CC::GT</a></div><div class="ttdeci">@ GT</div><div class="ttdef"><b>Definition:</b> <a href="AArch64BaseInfo_8h_source.html#l00248">AArch64BaseInfo.h:248</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64CC_html_abfa1f7dce576430da99eed57807c7f28a968f33165430f95099556df970a6336a"><div class="ttname"><a href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a968f33165430f95099556df970a6336a">llvm::AArch64CC::LT</a></div><div class="ttdeci">@ LT</div><div class="ttdef"><b>Definition:</b> <a href="AArch64BaseInfo_8h_source.html#l00247">AArch64BaseInfo.h:247</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64CC_html_abfa1f7dce576430da99eed57807c7f28a9f54e5976c204d779cee3d87cabf0b02"><div class="ttname"><a href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a9f54e5976c204d779cee3d87cabf0b02">llvm::AArch64CC::VS</a></div><div class="ttdeci">@ VS</div><div class="ttdef"><b>Definition:</b> <a href="AArch64BaseInfo_8h_source.html#l00242">AArch64BaseInfo.h:242</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64CC_html_abfa1f7dce576430da99eed57807c7f28aa5506efe3dc67f7b794331f0cbffddaf"><div class="ttname"><a href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28aa5506efe3dc67f7b794331f0cbffddaf">llvm::AArch64CC::HI</a></div><div class="ttdeci">@ HI</div><div class="ttdef"><b>Definition:</b> <a href="AArch64BaseInfo_8h_source.html#l00244">AArch64BaseInfo.h:244</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64CC_html_abfa1f7dce576430da99eed57807c7f28ab620924321db413fcc748afe522c2303"><div class="ttname"><a href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28ab620924321db413fcc748afe522c2303">llvm::AArch64CC::LO</a></div><div class="ttdeci">@ LO</div><div class="ttdef"><b>Definition:</b> <a href="AArch64BaseInfo_8h_source.html#l00239">AArch64BaseInfo.h:239</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64CC_html_abfa1f7dce576430da99eed57807c7f28aeb67eda6b42e3237bc28fb457347a1cb"><div class="ttname"><a href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28aeb67eda6b42e3237bc28fb457347a1cb">llvm::AArch64CC::LE</a></div><div class="ttdeci">@ LE</div><div class="ttdef"><b>Definition:</b> <a href="AArch64BaseInfo_8h_source.html#l00249">AArch64BaseInfo.h:249</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64CC_html_abfa1f7dce576430da99eed57807c7f28aef225b7df5953a2942e07071d0013eb0"><div class="ttname"><a href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28aef225b7df5953a2942e07071d0013eb0">llvm::AArch64CC::Invalid</a></div><div class="ttdeci">@ Invalid</div><div class="ttdef"><b>Definition:</b> <a href="AArch64BaseInfo_8h_source.html#l00254">AArch64BaseInfo.h:253</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64CC_html_abfa1f7dce576430da99eed57807c7f28afdd8238d6005774fe2bb9067de76eb8c"><div class="ttname"><a href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28afdd8238d6005774fe2bb9067de76eb8c">llvm::AArch64CC::LS</a></div><div class="ttdeci">@ LS</div><div class="ttdef"><b>Definition:</b> <a href="AArch64BaseInfo_8h_source.html#l00245">AArch64BaseInfo.h:245</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64CC_html_afc2ebeb83373be407903e43096e4f7b9"><div class="ttname"><a href="namespacellvm_1_1AArch64CC.html#afc2ebeb83373be407903e43096e4f7b9">llvm::AArch64CC::getInvertedCondCode</a></div><div class="ttdeci">static CondCode getInvertedCondCode(CondCode Code)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64BaseInfo_8h_source.html#l00278">AArch64BaseInfo.h:278</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64II_html_ae22a65863fdb02ce99abf9ee08bcbb71a028a4adc46c746ba1501e1e6fefb54cc"><div class="ttname"><a href="namespacellvm_1_1AArch64II.html#ae22a65863fdb02ce99abf9ee08bcbb71a028a4adc46c746ba1501e1e6fefb54cc">llvm::AArch64II::MO_NC</a></div><div class="ttdeci">@ MO_NC</div><div class="ttdoc">MO_NC - Indicates whether the linker is expected to check the symbol reference for overflow.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64BaseInfo_8h_source.html#l00614">AArch64BaseInfo.h:614</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64II_html_ae22a65863fdb02ce99abf9ee08bcbb71a30eefa1143a0a238486ada4ff95bc34b"><div class="ttname"><a href="namespacellvm_1_1AArch64II.html#ae22a65863fdb02ce99abf9ee08bcbb71a30eefa1143a0a238486ada4ff95bc34b">llvm::AArch64II::MO_G1</a></div><div class="ttdeci">@ MO_G1</div><div class="ttdoc">MO_G1 - A symbol operand with this flag (granule 1) represents the bits 16-31 of a 64-bit address,...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64BaseInfo_8h_source.html#l00590">AArch64BaseInfo.h:590</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64II_html_ae22a65863fdb02ce99abf9ee08bcbb71a3a5053185998bdf24f3167c234915785"><div class="ttname"><a href="namespacellvm_1_1AArch64II.html#ae22a65863fdb02ce99abf9ee08bcbb71a3a5053185998bdf24f3167c234915785">llvm::AArch64II::MO_PAGEOFF</a></div><div class="ttdeci">@ MO_PAGEOFF</div><div class="ttdoc">MO_PAGEOFF - A symbol operand with this flag represents the offset of that symbol within a 4K page.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64BaseInfo_8h_source.html#l00578">AArch64BaseInfo.h:578</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64II_html_ae22a65863fdb02ce99abf9ee08bcbb71a4144c2ee93286fba09bd8f14fb11f27a"><div class="ttname"><a href="namespacellvm_1_1AArch64II.html#ae22a65863fdb02ce99abf9ee08bcbb71a4144c2ee93286fba09bd8f14fb11f27a">llvm::AArch64II::MO_GOT</a></div><div class="ttdeci">@ MO_GOT</div><div class="ttdoc">MO_GOT - This flag indicates that a symbol operand represents the address of the GOT entry for the sy...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64BaseInfo_8h_source.html#l00609">AArch64BaseInfo.h:609</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64II_html_ae22a65863fdb02ce99abf9ee08bcbb71a431b2e3ea036a96be92385e07bfbb0ad"><div class="ttname"><a href="namespacellvm_1_1AArch64II.html#ae22a65863fdb02ce99abf9ee08bcbb71a431b2e3ea036a96be92385e07bfbb0ad">llvm::AArch64II::MO_FRAGMENT</a></div><div class="ttdeci">@ MO_FRAGMENT</div><div class="ttdef"><b>Definition:</b> <a href="AArch64BaseInfo_8h_source.html#l00568">AArch64BaseInfo.h:568</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64II_html_ae22a65863fdb02ce99abf9ee08bcbb71a6d9cfbe4ea54a3ce9d5308efab7200b9"><div class="ttname"><a href="namespacellvm_1_1AArch64II.html#ae22a65863fdb02ce99abf9ee08bcbb71a6d9cfbe4ea54a3ce9d5308efab7200b9">llvm::AArch64II::MO_G0</a></div><div class="ttdeci">@ MO_G0</div><div class="ttdoc">MO_G0 - A symbol operand with this flag (granule 0) represents the bits 0-15 of a 64-bit address,...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64BaseInfo_8h_source.html#l00594">AArch64BaseInfo.h:594</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64II_html_ae22a65863fdb02ce99abf9ee08bcbb71a7f04634c15a04a59d5f234002e613b5b"><div class="ttname"><a href="namespacellvm_1_1AArch64II.html#ae22a65863fdb02ce99abf9ee08bcbb71a7f04634c15a04a59d5f234002e613b5b">llvm::AArch64II::MO_PAGE</a></div><div class="ttdeci">@ MO_PAGE</div><div class="ttdoc">MO_PAGE - A symbol operand with this flag represents the pc-relative offset of the 4K page containing...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64BaseInfo_8h_source.html#l00573">AArch64BaseInfo.h:573</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64II_html_ae22a65863fdb02ce99abf9ee08bcbb71ae048a7c85d8a27195ad9ce1e1282bda9"><div class="ttname"><a href="namespacellvm_1_1AArch64II.html#ae22a65863fdb02ce99abf9ee08bcbb71ae048a7c85d8a27195ad9ce1e1282bda9">llvm::AArch64II::MO_G2</a></div><div class="ttdeci">@ MO_G2</div><div class="ttdoc">MO_G2 - A symbol operand with this flag (granule 2) represents the bits 32-47 of a 64-bit address,...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64BaseInfo_8h_source.html#l00586">AArch64BaseInfo.h:586</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64II_html_ae22a65863fdb02ce99abf9ee08bcbb71af2217d25138eade76a256c4c3dc131bd"><div class="ttname"><a href="namespacellvm_1_1AArch64II.html#ae22a65863fdb02ce99abf9ee08bcbb71af2217d25138eade76a256c4c3dc131bd">llvm::AArch64II::MO_G3</a></div><div class="ttdeci">@ MO_G3</div><div class="ttdoc">MO_G3 - A symbol operand with this flag (granule 3) represents the high 16-bits of a 64-bit address,...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64BaseInfo_8h_source.html#l00582">AArch64BaseInfo.h:582</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64__AM_html_a1affd6d7e8a280fa6a0b642a6e0734b8"><div class="ttname"><a href="namespacellvm_1_1AArch64__AM.html#a1affd6d7e8a280fa6a0b642a6e0734b8">llvm::AArch64_AM::decodeLogicalImmediate</a></div><div class="ttdeci">static uint64_t decodeLogicalImmediate(uint64_t val, unsigned regSize)</div><div class="ttdoc">decodeLogicalImmediate - Decode a logical immediate value in the form &quot;N:immr:imms&quot; (where the immr a...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64AddressingModes_8h_source.html#l00293">AArch64AddressingModes.h:293</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64__AM_html_a22f623563f43de6d1aabcdfa9d341031"><div class="ttname"><a href="namespacellvm_1_1AArch64__AM.html#a22f623563f43de6d1aabcdfa9d341031">llvm::AArch64_AM::getShiftValue</a></div><div class="ttdeci">static unsigned getShiftValue(unsigned Imm)</div><div class="ttdoc">getShiftValue - Extract the shift value.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64AddressingModes_8h_source.html#l00085">AArch64AddressingModes.h:85</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64__AM_html_a2cd3e23b97b495a98c0b723ab18e4d96"><div class="ttname"><a href="namespacellvm_1_1AArch64__AM.html#a2cd3e23b97b495a98c0b723ab18e4d96">llvm::AArch64_AM::processLogicalImmediate</a></div><div class="ttdeci">static bool processLogicalImmediate(uint64_t Imm, unsigned RegSize, uint64_t &amp;Encoding)</div><div class="ttdoc">processLogicalImmediate - Determine if an immediate value can be encoded as the immediate operand of ...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64AddressingModes_8h_source.html#l00213">AArch64AddressingModes.h:213</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64__AM_html_a529c6b94f32165c3d420316bcb6e0d9e"><div class="ttname"><a href="namespacellvm_1_1AArch64__AM.html#a529c6b94f32165c3d420316bcb6e0d9e">llvm::AArch64_AM::getArithShiftValue</a></div><div class="ttdeci">static unsigned getArithShiftValue(unsigned Imm)</div><div class="ttdoc">getArithShiftValue - get the arithmetic shift value.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64AddressingModes_8h_source.html#l00118">AArch64AddressingModes.h:118</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64__AM_html_a7e75394a33f6a5897d7a14c0ba5d44f1a1d97e13eb9923037fe733eda83b7f938"><div class="ttname"><a href="namespacellvm_1_1AArch64__AM.html#a7e75394a33f6a5897d7a14c0ba5d44f1a1d97e13eb9923037fe733eda83b7f938">llvm::AArch64_AM::LSL</a></div><div class="ttdeci">@ LSL</div><div class="ttdef"><b>Definition:</b> <a href="AArch64AddressingModes_8h_source.html#l00034">AArch64AddressingModes.h:34</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64__AM_html_a7e75394a33f6a5897d7a14c0ba5d44f1a2620d8167a503c9942cc4afded7f830d"><div class="ttname"><a href="namespacellvm_1_1AArch64__AM.html#a7e75394a33f6a5897d7a14c0ba5d44f1a2620d8167a503c9942cc4afded7f830d">llvm::AArch64_AM::UXTW</a></div><div class="ttdeci">@ UXTW</div><div class="ttdef"><b>Definition:</b> <a href="AArch64AddressingModes_8h_source.html#l00042">AArch64AddressingModes.h:42</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64__AM_html_a7e75394a33f6a5897d7a14c0ba5d44f1a2f11475361161d9ce95a2f7be74de342"><div class="ttname"><a href="namespacellvm_1_1AArch64__AM.html#a7e75394a33f6a5897d7a14c0ba5d44f1a2f11475361161d9ce95a2f7be74de342">llvm::AArch64_AM::ASR</a></div><div class="ttdeci">@ ASR</div><div class="ttdef"><b>Definition:</b> <a href="AArch64AddressingModes_8h_source.html#l00036">AArch64AddressingModes.h:36</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64__AM_html_a7e75394a33f6a5897d7a14c0ba5d44f1a59dcdcd32661c3deea19d0b4c00aeb09"><div class="ttname"><a href="namespacellvm_1_1AArch64__AM.html#a7e75394a33f6a5897d7a14c0ba5d44f1a59dcdcd32661c3deea19d0b4c00aeb09">llvm::AArch64_AM::UXTB</a></div><div class="ttdeci">@ UXTB</div><div class="ttdef"><b>Definition:</b> <a href="AArch64AddressingModes_8h_source.html#l00040">AArch64AddressingModes.h:40</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64__AM_html_a7e75394a33f6a5897d7a14c0ba5d44f1a822b65b0f419881e5f0352e2f4f33d29"><div class="ttname"><a href="namespacellvm_1_1AArch64__AM.html#a7e75394a33f6a5897d7a14c0ba5d44f1a822b65b0f419881e5f0352e2f4f33d29">llvm::AArch64_AM::UXTH</a></div><div class="ttdeci">@ UXTH</div><div class="ttdef"><b>Definition:</b> <a href="AArch64AddressingModes_8h_source.html#l00041">AArch64AddressingModes.h:41</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64__AM_html_a7e75394a33f6a5897d7a14c0ba5d44f1ad2f6771d4027a09ba1d0de2e5ea54470"><div class="ttname"><a href="namespacellvm_1_1AArch64__AM.html#a7e75394a33f6a5897d7a14c0ba5d44f1ad2f6771d4027a09ba1d0de2e5ea54470">llvm::AArch64_AM::UXTX</a></div><div class="ttdeci">@ UXTX</div><div class="ttdef"><b>Definition:</b> <a href="AArch64AddressingModes_8h_source.html#l00043">AArch64AddressingModes.h:43</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64__AM_html_a832ad315a355f4ddcc32f189f34e28a9"><div class="ttname"><a href="namespacellvm_1_1AArch64__AM.html#a832ad315a355f4ddcc32f189f34e28a9">llvm::AArch64_AM::encodeLogicalImmediate</a></div><div class="ttdeci">static uint64_t encodeLogicalImmediate(uint64_t imm, unsigned regSize)</div><div class="ttdoc">encodeLogicalImmediate - Return the encoded immediate value for a logical immediate instruction of th...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64AddressingModes_8h_source.html#l00282">AArch64AddressingModes.h:282</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64__AM_html_ad45de36bc238edb61ed6b9375030f62f"><div class="ttname"><a href="namespacellvm_1_1AArch64__AM.html#ad45de36bc238edb61ed6b9375030f62f">llvm::AArch64_AM::getArithExtendType</a></div><div class="ttdeci">static AArch64_AM::ShiftExtendType getArithExtendType(unsigned Imm)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64AddressingModes_8h_source.html#l00138">AArch64AddressingModes.h:138</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64__AM_html_adff7aee2baba9b9691304bee7e76f574"><div class="ttname"><a href="namespacellvm_1_1AArch64__AM.html#adff7aee2baba9b9691304bee7e76f574">llvm::AArch64_AM::getShiftType</a></div><div class="ttdeci">static AArch64_AM::ShiftExtendType getShiftType(unsigned Imm)</div><div class="ttdoc">getShiftType - Extract the shift type.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64AddressingModes_8h_source.html#l00073">AArch64AddressingModes.h:73</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64__AM_html_aeae88f12b667477f90db9b726556b337"><div class="ttname"><a href="namespacellvm_1_1AArch64__AM.html#aeae88f12b667477f90db9b726556b337">llvm::AArch64_AM::getShifterImm</a></div><div class="ttdeci">static unsigned getShifterImm(AArch64_AM::ShiftExtendType ST, unsigned Imm)</div><div class="ttdoc">getShifterImm - Encode the shift type and amount: imm: 6-bit shift amount shifter: 000 ==&gt; lsl 001 ==...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64AddressingModes_8h_source.html#l00098">AArch64AddressingModes.h:98</a></div></div>
<div class="ttc" id="anamespacellvm_1_1CodeModel_html_afc59396a9e5809fc92938e203d91a8dfa5208f558fccf9f63423fb5385bb3e75c"><div class="ttname"><a href="namespacellvm_1_1CodeModel.html#afc59396a9e5809fc92938e203d91a8dfa5208f558fccf9f63423fb5385bb3e75c">llvm::CodeModel::Large</a></div><div class="ttdeci">@ Large</div><div class="ttdef"><b>Definition:</b> <a href="CodeGen_8h_source.html#l00028">CodeGen.h:28</a></div></div>
<div class="ttc" id="anamespacellvm_1_1CodeModel_html_afc59396a9e5809fc92938e203d91a8dfa686bcdfaefdfe3f49acbfe6f680bc22d"><div class="ttname"><a href="namespacellvm_1_1CodeModel.html#afc59396a9e5809fc92938e203d91a8dfa686bcdfaefdfe3f49acbfe6f680bc22d">llvm::CodeModel::Tiny</a></div><div class="ttdeci">@ Tiny</div><div class="ttdef"><b>Definition:</b> <a href="CodeGen_8h_source.html#l00028">CodeGen.h:28</a></div></div>
<div class="ttc" id="anamespacellvm_1_1FPOpFusion_html_a9c71bae9f02af273833fde586d529fc5aa9dfaae1f5b7d4ebb31ccf9aee1aacce"><div class="ttname"><a href="namespacellvm_1_1FPOpFusion.html#a9c71bae9f02af273833fde586d529fc5aa9dfaae1f5b7d4ebb31ccf9aee1aacce">llvm::FPOpFusion::Fast</a></div><div class="ttdeci">@ Fast</div><div class="ttdef"><b>Definition:</b> <a href="TargetOptions_8h_source.html#l00033">TargetOptions.h:33</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RegState_html_a01ac90f45467b542efe5d3f1d4f129c7a0fec8ba6f4a4dc758b725205985eee99"><div class="ttname"><a href="namespacellvm_1_1RegState.html#a01ac90f45467b542efe5d3f1d4f129c7a0fec8ba6f4a4dc758b725205985eee99">llvm::RegState::Implicit</a></div><div class="ttdeci">@ Implicit</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00045">MachineInstrBuilder.h:45</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RegState_html_a01ac90f45467b542efe5d3f1d4f129c7a72c17e2ff2d5af62a30e56ac152aa8d5"><div class="ttname"><a href="namespacellvm_1_1RegState.html#a01ac90f45467b542efe5d3f1d4f129c7a72c17e2ff2d5af62a30e56ac152aa8d5">llvm::RegState::Define</a></div><div class="ttdeci">@ Define</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00044">MachineInstrBuilder.h:44</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RegState_html_a01ac90f45467b542efe5d3f1d4f129c7a9ddde91ef09476d28a088fe57f8e2921"><div class="ttname"><a href="namespacellvm_1_1RegState.html#a01ac90f45467b542efe5d3f1d4f129c7a9ddde91ef09476d28a088fe57f8e2921">llvm::RegState::Kill</a></div><div class="ttdeci">@ Kill</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00046">MachineInstrBuilder.h:46</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RegState_html_a01ac90f45467b542efe5d3f1d4f129c7ab502f975742e9bff6d6dd7b49439b806"><div class="ttname"><a href="namespacellvm_1_1RegState.html#a01ac90f45467b542efe5d3f1d4f129c7ab502f975742e9bff6d6dd7b49439b806">llvm::RegState::Undef</a></div><div class="ttdeci">@ Undef</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00048">MachineInstrBuilder.h:48</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86Disassembler_html_a1e59b79e1d09149912cad9c0ef2809ad"><div class="ttname"><a href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">llvm::X86Disassembler::Reg</a></div><div class="ttdeci">Reg</div><div class="ttdoc">All possible values of the reg field in the ModR/M byte.</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00457">X86DisassemblerDecoder.h:457</a></div></div>
<div class="ttc" id="anamespacellvm_1_1cl_html_a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6"><div class="ttname"><a href="namespacellvm_1_1cl.html#a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6">llvm::cl::Hidden</a></div><div class="ttdeci">@ Hidden</div><div class="ttdef"><b>Definition:</b> <a href="CommandLine_8h_source.html#l00145">CommandLine.h:145</a></div></div>
<div class="ttc" id="anamespacellvm_1_1cl_html_ac12e6a8f3a1b511f0dee2ed6de0ae806"><div class="ttname"><a href="namespacellvm_1_1cl.html#ac12e6a8f3a1b511f0dee2ed6de0ae806">llvm::cl::init</a></div><div class="ttdeci">initializer&lt; Ty &gt; init(const Ty &amp;Val)</div><div class="ttdef"><b>Definition:</b> <a href="CommandLine_8h_source.html#l00432">CommandLine.h:432</a></div></div>
<div class="ttc" id="anamespacellvm_1_1outliner_html_a0765e098fe7aae0f01b60ec890ac1b52"><div class="ttname"><a href="namespacellvm_1_1outliner.html#a0765e098fe7aae0f01b60ec890ac1b52">llvm::outliner::InstrType</a></div><div class="ttdeci">InstrType</div><div class="ttdoc">Represents how an instruction should be mapped by the outliner.</div><div class="ttdef"><b>Definition:</b> <a href="MachineOutliner_8h_source.html#l00033">MachineOutliner.h:33</a></div></div>
<div class="ttc" id="anamespacellvm_1_1outliner_html_a0765e098fe7aae0f01b60ec890ac1b52a5b2760b5bb9cc62190d2ddfe563776b9"><div class="ttname"><a href="namespacellvm_1_1outliner.html#a0765e098fe7aae0f01b60ec890ac1b52a5b2760b5bb9cc62190d2ddfe563776b9">llvm::outliner::Legal</a></div><div class="ttdeci">@ Legal</div><div class="ttdef"><b>Definition:</b> <a href="MachineOutliner_8h_source.html#l00033">MachineOutliner.h:33</a></div></div>
<div class="ttc" id="anamespacellvm_1_1outliner_html_a0765e098fe7aae0f01b60ec890ac1b52a6adc06fdab039cdbfaaeda00060c5e63"><div class="ttname"><a href="namespacellvm_1_1outliner.html#a0765e098fe7aae0f01b60ec890ac1b52a6adc06fdab039cdbfaaeda00060c5e63">llvm::outliner::LegalTerminator</a></div><div class="ttdeci">@ LegalTerminator</div><div class="ttdef"><b>Definition:</b> <a href="MachineOutliner_8h_source.html#l00033">MachineOutliner.h:33</a></div></div>
<div class="ttc" id="anamespacellvm_1_1outliner_html_a0765e098fe7aae0f01b60ec890ac1b52a795f5ad85ed392b65a70b46dacaeef34"><div class="ttname"><a href="namespacellvm_1_1outliner.html#a0765e098fe7aae0f01b60ec890ac1b52a795f5ad85ed392b65a70b46dacaeef34">llvm::outliner::Illegal</a></div><div class="ttdeci">@ Illegal</div><div class="ttdef"><b>Definition:</b> <a href="MachineOutliner_8h_source.html#l00033">MachineOutliner.h:33</a></div></div>
<div class="ttc" id="anamespacellvm_1_1outliner_html_a0765e098fe7aae0f01b60ec890ac1b52add798e74afcdf046a9a39e477261ab0e"><div class="ttname"><a href="namespacellvm_1_1outliner.html#a0765e098fe7aae0f01b60ec890ac1b52add798e74afcdf046a9a39e477261ab0e">llvm::outliner::Invisible</a></div><div class="ttdeci">@ Invisible</div><div class="ttdef"><b>Definition:</b> <a href="MachineOutliner_8h_source.html#l00033">MachineOutliner.h:33</a></div></div>
<div class="ttc" id="anamespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">This class represents lattice values for constants.</div><div class="ttdef"><b>Definition:</b> <a href="AllocatorList_8h_source.html#l00023">AllocatorList.h:23</a></div></div>
<div class="ttc" id="anamespacellvm_html_a05609d049bfe3c5c2f64711566131a86a7a1920d61156abc05a60135aefe8bc67"><div class="ttname"><a href="namespacellvm.html#a05609d049bfe3c5c2f64711566131a86a7a1920d61156abc05a60135aefe8bc67">llvm::ThreadPriority::Default</a></div><div class="ttdeci">@ Default</div></div>
<div class="ttc" id="anamespacellvm_html_a0a734a4f4159e6aa68e862fa65059834"><div class="ttname"><a href="namespacellvm.html#a0a734a4f4159e6aa68e862fa65059834">llvm::emitFrameOffset</a></div><div class="ttdeci">void emitFrameOffset(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MBBI, const DebugLoc &amp;DL, unsigned DestReg, unsigned SrcReg, int Offset, const TargetInstrInfo *TII, MachineInstr::MIFlag=MachineInstr::NoFlags, bool SetNZCV=false, bool NeedsWinCFI=false, bool *HasWinCFI=nullptr)</div><div class="ttdoc">emitFrameOffset - Emit instructions as needed to set DestReg to SrcReg plus Offset.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l02987">AArch64InstrInfo.cpp:2987</a></div></div>
<div class="ttc" id="anamespacellvm_html_a0e6336a1dd23986cd15023ea0aae5269"><div class="ttname"><a href="namespacellvm.html#a0e6336a1dd23986cd15023ea0aae5269">llvm::isCondBranchOpcode</a></div><div class="ttdeci">static bool isCondBranchOpcode(int Opc)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8h_source.html#l00342">AArch64InstrInfo.h:342</a></div></div>
<div class="ttc" id="anamespacellvm_html_a2552b35163c76442be36c8e766708930"><div class="ttname"><a href="namespacellvm.html#a2552b35163c76442be36c8e766708930">llvm::rewriteAArch64FrameIndex</a></div><div class="ttdeci">bool rewriteAArch64FrameIndex(MachineInstr &amp;MI, unsigned FrameRegIdx, unsigned FrameReg, int &amp;Offset, const AArch64InstrInfo *TII)</div><div class="ttdoc">rewriteAArch64FrameIndex - Rewrite MI to access 'Offset' bytes from the FP.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l03338">AArch64InstrInfo.cpp:3338</a></div></div>
<div class="ttc" id="anamespacellvm_html_a25ebb5d5fa4431b1a1835d0a5f4e2796"><div class="ttname"><a href="namespacellvm.html#a25ebb5d5fa4431b1a1835d0a5f4e2796">llvm::isIndirectBranchOpcode</a></div><div class="ttdeci">static bool isIndirectBranchOpcode(int Opc)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8h_source.html#l00359">AArch64InstrInfo.h:359</a></div></div>
<div class="ttc" id="anamespacellvm_html_a3d42df7595bb7da318e52023ffe95226a11e259103be968c42cfd9c607f12904a"><div class="ttname"><a href="namespacellvm.html#a3d42df7595bb7da318e52023ffe95226a11e259103be968c42cfd9c607f12904a">llvm::AArch64FrameOffsetIsLegal</a></div><div class="ttdeci">@ AArch64FrameOffsetIsLegal</div><div class="ttdoc">Offset is legal.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8h_source.html#l00317">AArch64InstrInfo.h:317</a></div></div>
<div class="ttc" id="anamespacellvm_html_a3d42df7595bb7da318e52023ffe95226a8dc2c9caf2dbb5337725c3f2dc11f72f"><div class="ttname"><a href="namespacellvm.html#a3d42df7595bb7da318e52023ffe95226a8dc2c9caf2dbb5337725c3f2dc11f72f">llvm::AArch64FrameOffsetCanUpdate</a></div><div class="ttdeci">@ AArch64FrameOffsetCanUpdate</div><div class="ttdoc">Offset can apply, at least partly.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8h_source.html#l00319">AArch64InstrInfo.h:318</a></div></div>
<div class="ttc" id="anamespacellvm_html_a3d42df7595bb7da318e52023ffe95226afb5cb35207b915f8db3811db32920094"><div class="ttname"><a href="namespacellvm.html#a3d42df7595bb7da318e52023ffe95226afb5cb35207b915f8db3811db32920094">llvm::AArch64FrameOffsetCannotUpdate</a></div><div class="ttdeci">@ AArch64FrameOffsetCannotUpdate</div><div class="ttdoc">Offset cannot apply.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8h_source.html#l00316">AArch64InstrInfo.h:316</a></div></div>
<div class="ttc" id="anamespacellvm_html_a434f6a0d80fb13e4326e848a6391f057"><div class="ttname"><a href="namespacellvm.html#a434f6a0d80fb13e4326e848a6391f057">llvm::isPowerOf2_64</a></div><div class="ttdeci">constexpr bool isPowerOf2_64(uint64_t Value)</div><div class="ttdoc">Return true if the argument is a power of two &gt; 0 (64 bit edition.)</div><div class="ttdef"><b>Definition:</b> <a href="MathExtras_8h_source.html#l00433">MathExtras.h:433</a></div></div>
<div class="ttc" id="anamespacellvm_html_a4f42ed6fd2569fa43f03814a17f9d94a"><div class="ttname"><a href="namespacellvm.html#a4f42ed6fd2569fa43f03814a17f9d94a">llvm::Log2_64</a></div><div class="ttdeci">unsigned Log2_64(uint64_t Value)</div><div class="ttdoc">Return the floor log base 2 of the specified value, -1 if the value is zero.</div><div class="ttdef"><b>Definition:</b> <a href="MathExtras_8h_source.html#l00544">MathExtras.h:544</a></div></div>
<div class="ttc" id="anamespacellvm_html_a61d13d6824ec46c31260a4fd0997eda0"><div class="ttname"><a href="namespacellvm.html#a61d13d6824ec46c31260a4fd0997eda0">llvm::any_of</a></div><div class="ttdeci">bool any_of(R &amp;&amp;range, UnaryPredicate P)</div><div class="ttdoc">Provide wrappers to std::any_of which take ranges instead of having to pass begin/end explicitly.</div><div class="ttdef"><b>Definition:</b> <a href="STLExtras_8h_source.html#l01199">STLExtras.h:1199</a></div></div>
<div class="ttc" id="anamespacellvm_html_a7f17e43606069ef1c8466aa59f86db20"><div class="ttname"><a href="namespacellvm.html#a7f17e43606069ef1c8466aa59f86db20">llvm::makeArrayRef</a></div><div class="ttdeci">ArrayRef&lt; T &gt; makeArrayRef(const T &amp;OneElt)</div><div class="ttdoc">Construct an ArrayRef from a single element.</div><div class="ttdef"><b>Definition:</b> <a href="ArrayRef_8h_source.html#l00450">ArrayRef.h:450</a></div></div>
<div class="ttc" id="anamespacellvm_html_a8050bfe8dcbfba2dbf1ece9a4827bb05"><div class="ttname"><a href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05">llvm::MachineCombinerPattern</a></div><div class="ttdeci">MachineCombinerPattern</div><div class="ttdoc">These are instruction patterns matched by the machine combiner pass.</div><div class="ttdef"><b>Definition:</b> <a href="MachineCombinerPattern_8h_source.html#l00020">MachineCombinerPattern.h:20</a></div></div>
<div class="ttc" id="anamespacellvm_html_a8050bfe8dcbfba2dbf1ece9a4827bb05a03290efbf7ccd62d1500de80287021b5"><div class="ttname"><a href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a03290efbf7ccd62d1500de80287021b5">llvm::MachineCombinerPattern::FMULADDD_OP1</a></div><div class="ttdeci">@ FMULADDD_OP1</div></div>
<div class="ttc" id="anamespacellvm_html_a8050bfe8dcbfba2dbf1ece9a4827bb05a068a0d81b376d09225a729014cbc3ea8"><div class="ttname"><a href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a068a0d81b376d09225a729014cbc3ea8">llvm::MachineCombinerPattern::MULSUBW_OP2</a></div><div class="ttdeci">@ MULSUBW_OP2</div></div>
<div class="ttc" id="anamespacellvm_html_a8050bfe8dcbfba2dbf1ece9a4827bb05a07b4e7927d6c11fbc390d55161008bec"><div class="ttname"><a href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a07b4e7927d6c11fbc390d55161008bec">llvm::MachineCombinerPattern::FMLAv1i32_indexed_OP1</a></div><div class="ttdeci">@ FMLAv1i32_indexed_OP1</div></div>
<div class="ttc" id="anamespacellvm_html_a8050bfe8dcbfba2dbf1ece9a4827bb05a13802c3052a671d9a5e8e877e2cd3a05"><div class="ttname"><a href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a13802c3052a671d9a5e8e877e2cd3a05">llvm::MachineCombinerPattern::FMLAv2f64_OP2</a></div><div class="ttdeci">@ FMLAv2f64_OP2</div></div>
<div class="ttc" id="anamespacellvm_html_a8050bfe8dcbfba2dbf1ece9a4827bb05a15a6d01915a59c547b3b0f93e49963e9"><div class="ttname"><a href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a15a6d01915a59c547b3b0f93e49963e9">llvm::MachineCombinerPattern::FMULSUBS_OP1</a></div><div class="ttdeci">@ FMULSUBS_OP1</div></div>
<div class="ttc" id="anamespacellvm_html_a8050bfe8dcbfba2dbf1ece9a4827bb05a19f4ffebc2ddf94a14b8ad8d081b517e"><div class="ttname"><a href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a19f4ffebc2ddf94a14b8ad8d081b517e">llvm::MachineCombinerPattern::FMLSv2i64_indexed_OP2</a></div><div class="ttdeci">@ FMLSv2i64_indexed_OP2</div></div>
<div class="ttc" id="anamespacellvm_html_a8050bfe8dcbfba2dbf1ece9a4827bb05a1cbe2e1c0cbaffe3679afcc7e69582d0"><div class="ttname"><a href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a1cbe2e1c0cbaffe3679afcc7e69582d0">llvm::MachineCombinerPattern::FMLSv2i32_indexed_OP1</a></div><div class="ttdeci">@ FMLSv2i32_indexed_OP1</div></div>
<div class="ttc" id="anamespacellvm_html_a8050bfe8dcbfba2dbf1ece9a4827bb05a27f95a016db7579ee3748369cc518ec9"><div class="ttname"><a href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a27f95a016db7579ee3748369cc518ec9">llvm::MachineCombinerPattern::MULADDXI_OP1</a></div><div class="ttdeci">@ MULADDXI_OP1</div></div>
<div class="ttc" id="anamespacellvm_html_a8050bfe8dcbfba2dbf1ece9a4827bb05a29ca12a368c8c3752c4cf28a39468b44"><div class="ttname"><a href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a29ca12a368c8c3752c4cf28a39468b44">llvm::MachineCombinerPattern::FMLAv1i64_indexed_OP1</a></div><div class="ttdeci">@ FMLAv1i64_indexed_OP1</div></div>
<div class="ttc" id="anamespacellvm_html_a8050bfe8dcbfba2dbf1ece9a4827bb05a2a43e332a448a5e87a619d833c162703"><div class="ttname"><a href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a2a43e332a448a5e87a619d833c162703">llvm::MachineCombinerPattern::FMLAv2i64_indexed_OP2</a></div><div class="ttdeci">@ FMLAv2i64_indexed_OP2</div></div>
<div class="ttc" id="anamespacellvm_html_a8050bfe8dcbfba2dbf1ece9a4827bb05a2aa982c2e9455a191597a4d7373b8f5d"><div class="ttname"><a href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a2aa982c2e9455a191597a4d7373b8f5d">llvm::MachineCombinerPattern::FMULADDS_OP1</a></div><div class="ttdeci">@ FMULADDS_OP1</div></div>
<div class="ttc" id="anamespacellvm_html_a8050bfe8dcbfba2dbf1ece9a4827bb05a2de7d9704e1d5b42f56ed3f11f095596"><div class="ttname"><a href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a2de7d9704e1d5b42f56ed3f11f095596">llvm::MachineCombinerPattern::FMLAv4f32_OP1</a></div><div class="ttdeci">@ FMLAv4f32_OP1</div></div>
<div class="ttc" id="anamespacellvm_html_a8050bfe8dcbfba2dbf1ece9a4827bb05a2ed3ade77242d9e64161d189f8ce6005"><div class="ttname"><a href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a2ed3ade77242d9e64161d189f8ce6005">llvm::MachineCombinerPattern::FMLAv2i64_indexed_OP1</a></div><div class="ttdeci">@ FMLAv2i64_indexed_OP1</div></div>
<div class="ttc" id="anamespacellvm_html_a8050bfe8dcbfba2dbf1ece9a4827bb05a2fa503376495cd110965ec1b531bce73"><div class="ttname"><a href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a2fa503376495cd110965ec1b531bce73">llvm::MachineCombinerPattern::MULADDWI_OP1</a></div><div class="ttdeci">@ MULADDWI_OP1</div></div>
<div class="ttc" id="anamespacellvm_html_a8050bfe8dcbfba2dbf1ece9a4827bb05a40719f011633f9bd8003d80dfccea246"><div class="ttname"><a href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a40719f011633f9bd8003d80dfccea246">llvm::MachineCombinerPattern::FMLSv2i64_indexed_OP1</a></div><div class="ttdeci">@ FMLSv2i64_indexed_OP1</div></div>
<div class="ttc" id="anamespacellvm_html_a8050bfe8dcbfba2dbf1ece9a4827bb05a4376790aa70f615c404bf3c4f9c82490"><div class="ttname"><a href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a4376790aa70f615c404bf3c4f9c82490">llvm::MachineCombinerPattern::FMLAv4i32_indexed_OP1</a></div><div class="ttdeci">@ FMLAv4i32_indexed_OP1</div></div>
<div class="ttc" id="anamespacellvm_html_a8050bfe8dcbfba2dbf1ece9a4827bb05a4488867294264fa12092c6121b93e530"><div class="ttname"><a href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a4488867294264fa12092c6121b93e530">llvm::MachineCombinerPattern::FMLSv4f32_OP1</a></div><div class="ttdeci">@ FMLSv4f32_OP1</div></div>
<div class="ttc" id="anamespacellvm_html_a8050bfe8dcbfba2dbf1ece9a4827bb05a450bf3e112ffa4c43568d1d9193d40a1"><div class="ttname"><a href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a450bf3e112ffa4c43568d1d9193d40a1">llvm::MachineCombinerPattern::FMLSv2f64_OP2</a></div><div class="ttdeci">@ FMLSv2f64_OP2</div></div>
<div class="ttc" id="anamespacellvm_html_a8050bfe8dcbfba2dbf1ece9a4827bb05a4793d022bcb9d48a9d535990179977bf"><div class="ttname"><a href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a4793d022bcb9d48a9d535990179977bf">llvm::MachineCombinerPattern::MULSUBW_OP1</a></div><div class="ttdeci">@ MULSUBW_OP1</div></div>
<div class="ttc" id="anamespacellvm_html_a8050bfe8dcbfba2dbf1ece9a4827bb05a4ba13e72e96e35990ba222a501f1cfbe"><div class="ttname"><a href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a4ba13e72e96e35990ba222a501f1cfbe">llvm::MachineCombinerPattern::FMLAv2i32_indexed_OP2</a></div><div class="ttdeci">@ FMLAv2i32_indexed_OP2</div></div>
<div class="ttc" id="anamespacellvm_html_a8050bfe8dcbfba2dbf1ece9a4827bb05a4d8c9c67f03d210a1c844f09f64137c6"><div class="ttname"><a href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a4d8c9c67f03d210a1c844f09f64137c6">llvm::MachineCombinerPattern::FNMULSUBD_OP1</a></div><div class="ttdeci">@ FNMULSUBD_OP1</div></div>
<div class="ttc" id="anamespacellvm_html_a8050bfe8dcbfba2dbf1ece9a4827bb05a4da5c624b602859153b3f5ca5aaca932"><div class="ttname"><a href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a4da5c624b602859153b3f5ca5aaca932">llvm::MachineCombinerPattern::FMLAv4f32_OP2</a></div><div class="ttdeci">@ FMLAv4f32_OP2</div></div>
<div class="ttc" id="anamespacellvm_html_a8050bfe8dcbfba2dbf1ece9a4827bb05a4dea34f9dbf530101a40103639f059e2"><div class="ttname"><a href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a4dea34f9dbf530101a40103639f059e2">llvm::MachineCombinerPattern::FMLAv2f32_OP2</a></div><div class="ttdeci">@ FMLAv2f32_OP2</div></div>
<div class="ttc" id="anamespacellvm_html_a8050bfe8dcbfba2dbf1ece9a4827bb05a4eca2bf387bac8749af955ac467e689e"><div class="ttname"><a href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a4eca2bf387bac8749af955ac467e689e">llvm::MachineCombinerPattern::MULADDX_OP2</a></div><div class="ttdeci">@ MULADDX_OP2</div></div>
<div class="ttc" id="anamespacellvm_html_a8050bfe8dcbfba2dbf1ece9a4827bb05a51010efdaa1d2ca750d10de8c350b9ec"><div class="ttname"><a href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a51010efdaa1d2ca750d10de8c350b9ec">llvm::MachineCombinerPattern::FMLSv4f32_OP2</a></div><div class="ttdeci">@ FMLSv4f32_OP2</div></div>
<div class="ttc" id="anamespacellvm_html_a8050bfe8dcbfba2dbf1ece9a4827bb05a57e701bf8e691f97f00961440fd86ece"><div class="ttname"><a href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a57e701bf8e691f97f00961440fd86ece">llvm::MachineCombinerPattern::FMULADDD_OP2</a></div><div class="ttdeci">@ FMULADDD_OP2</div></div>
<div class="ttc" id="anamespacellvm_html_a8050bfe8dcbfba2dbf1ece9a4827bb05a59cc126201a45868166b5ddad3206b7f"><div class="ttname"><a href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a59cc126201a45868166b5ddad3206b7f">llvm::MachineCombinerPattern::FMLSv2f64_OP1</a></div><div class="ttdeci">@ FMLSv2f64_OP1</div></div>
<div class="ttc" id="anamespacellvm_html_a8050bfe8dcbfba2dbf1ece9a4827bb05a5d49fd91db5ae34f84ed73048dbaf46f"><div class="ttname"><a href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a5d49fd91db5ae34f84ed73048dbaf46f">llvm::MachineCombinerPattern::MULSUBWI_OP1</a></div><div class="ttdeci">@ MULSUBWI_OP1</div></div>
<div class="ttc" id="anamespacellvm_html_a8050bfe8dcbfba2dbf1ece9a4827bb05a72d2a54e9757efee4bf7e0cc8bbdf489"><div class="ttname"><a href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a72d2a54e9757efee4bf7e0cc8bbdf489">llvm::MachineCombinerPattern::FMULADDS_OP2</a></div><div class="ttdeci">@ FMULADDS_OP2</div></div>
<div class="ttc" id="anamespacellvm_html_a8050bfe8dcbfba2dbf1ece9a4827bb05a73146e4a922058dc65540763ca1054d8"><div class="ttname"><a href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a73146e4a922058dc65540763ca1054d8">llvm::MachineCombinerPattern::FMLAv4i32_indexed_OP2</a></div><div class="ttdeci">@ FMLAv4i32_indexed_OP2</div></div>
<div class="ttc" id="anamespacellvm_html_a8050bfe8dcbfba2dbf1ece9a4827bb05a7f3b8fc2531f7a300c494ef77a630b31"><div class="ttname"><a href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a7f3b8fc2531f7a300c494ef77a630b31">llvm::MachineCombinerPattern::FMLSv4i32_indexed_OP1</a></div><div class="ttdeci">@ FMLSv4i32_indexed_OP1</div></div>
<div class="ttc" id="anamespacellvm_html_a8050bfe8dcbfba2dbf1ece9a4827bb05a7f4b4c44651a69c4f6f9134cb4b51352"><div class="ttname"><a href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a7f4b4c44651a69c4f6f9134cb4b51352">llvm::MachineCombinerPattern::FNMULSUBS_OP1</a></div><div class="ttdeci">@ FNMULSUBS_OP1</div></div>
<div class="ttc" id="anamespacellvm_html_a8050bfe8dcbfba2dbf1ece9a4827bb05a8427539a44774ff5060ae67cd1d42e6e"><div class="ttname"><a href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a8427539a44774ff5060ae67cd1d42e6e">llvm::MachineCombinerPattern::MULSUBXI_OP1</a></div><div class="ttdeci">@ MULSUBXI_OP1</div></div>
<div class="ttc" id="anamespacellvm_html_a8050bfe8dcbfba2dbf1ece9a4827bb05a85248a43678ef4a873ca8783c0f83a60"><div class="ttname"><a href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a85248a43678ef4a873ca8783c0f83a60">llvm::MachineCombinerPattern::FMLSv2f32_OP2</a></div><div class="ttdeci">@ FMLSv2f32_OP2</div></div>
<div class="ttc" id="anamespacellvm_html_a8050bfe8dcbfba2dbf1ece9a4827bb05a8f80dd904ec89e49bde70d459e4af797"><div class="ttname"><a href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a8f80dd904ec89e49bde70d459e4af797">llvm::MachineCombinerPattern::FMLAv2i32_indexed_OP1</a></div><div class="ttdeci">@ FMLAv2i32_indexed_OP1</div></div>
<div class="ttc" id="anamespacellvm_html_a8050bfe8dcbfba2dbf1ece9a4827bb05a97d771099b0db3d75f4b3f386d0c1092"><div class="ttname"><a href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a97d771099b0db3d75f4b3f386d0c1092">llvm::MachineCombinerPattern::FMULSUBS_OP2</a></div><div class="ttdeci">@ FMULSUBS_OP2</div></div>
<div class="ttc" id="anamespacellvm_html_a8050bfe8dcbfba2dbf1ece9a4827bb05aa1b36e8f37f19ad49f7c55272586c602"><div class="ttname"><a href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05aa1b36e8f37f19ad49f7c55272586c602">llvm::MachineCombinerPattern::FMLSv1i64_indexed_OP2</a></div><div class="ttdeci">@ FMLSv1i64_indexed_OP2</div></div>
<div class="ttc" id="anamespacellvm_html_a8050bfe8dcbfba2dbf1ece9a4827bb05aa2d716f420628248e7a89013c5460484"><div class="ttname"><a href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05aa2d716f420628248e7a89013c5460484">llvm::MachineCombinerPattern::FMLSv2i32_indexed_OP2</a></div><div class="ttdeci">@ FMLSv2i32_indexed_OP2</div></div>
<div class="ttc" id="anamespacellvm_html_a8050bfe8dcbfba2dbf1ece9a4827bb05aadd2f44199ccd69d17aed8a5e0998c8e"><div class="ttname"><a href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05aadd2f44199ccd69d17aed8a5e0998c8e">llvm::MachineCombinerPattern::FMLAv1i32_indexed_OP2</a></div><div class="ttdeci">@ FMLAv1i32_indexed_OP2</div></div>
<div class="ttc" id="anamespacellvm_html_a8050bfe8dcbfba2dbf1ece9a4827bb05aae06220c51ead042db61d0f53f19c72d"><div class="ttname"><a href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05aae06220c51ead042db61d0f53f19c72d">llvm::MachineCombinerPattern::FMLAv1i64_indexed_OP2</a></div><div class="ttdeci">@ FMLAv1i64_indexed_OP2</div></div>
<div class="ttc" id="anamespacellvm_html_a8050bfe8dcbfba2dbf1ece9a4827bb05ab0463108c1a22d61437ab9f8afa16dd6"><div class="ttname"><a href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05ab0463108c1a22d61437ab9f8afa16dd6">llvm::MachineCombinerPattern::MULADDW_OP1</a></div><div class="ttdeci">@ MULADDW_OP1</div></div>
<div class="ttc" id="anamespacellvm_html_a8050bfe8dcbfba2dbf1ece9a4827bb05ab66aa5e09c8483c462584509ec18c5ea"><div class="ttname"><a href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05ab66aa5e09c8483c462584509ec18c5ea">llvm::MachineCombinerPattern::MULADDW_OP2</a></div><div class="ttdeci">@ MULADDW_OP2</div></div>
<div class="ttc" id="anamespacellvm_html_a8050bfe8dcbfba2dbf1ece9a4827bb05ab69092ab6c6e9cd0991d64490009a768"><div class="ttname"><a href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05ab69092ab6c6e9cd0991d64490009a768">llvm::MachineCombinerPattern::FMLAv2f32_OP1</a></div><div class="ttdeci">@ FMLAv2f32_OP1</div></div>
<div class="ttc" id="anamespacellvm_html_a8050bfe8dcbfba2dbf1ece9a4827bb05abd09f0b4e2d7e21332d9cd723a7528f0"><div class="ttname"><a href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05abd09f0b4e2d7e21332d9cd723a7528f0">llvm::MachineCombinerPattern::MULSUBX_OP2</a></div><div class="ttdeci">@ MULSUBX_OP2</div></div>
<div class="ttc" id="anamespacellvm_html_a8050bfe8dcbfba2dbf1ece9a4827bb05ac5a30549fe8425855610e29203ca1c9a"><div class="ttname"><a href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05ac5a30549fe8425855610e29203ca1c9a">llvm::MachineCombinerPattern::FMLSv2f32_OP1</a></div><div class="ttdeci">@ FMLSv2f32_OP1</div></div>
<div class="ttc" id="anamespacellvm_html_a8050bfe8dcbfba2dbf1ece9a4827bb05acf29990824391c17beb64d5a9550a733"><div class="ttname"><a href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05acf29990824391c17beb64d5a9550a733">llvm::MachineCombinerPattern::FMLSv1i32_indexed_OP2</a></div><div class="ttdeci">@ FMLSv1i32_indexed_OP2</div></div>
<div class="ttc" id="anamespacellvm_html_a8050bfe8dcbfba2dbf1ece9a4827bb05ad2c3bc2a42e083e2fb01153831bd0dbd"><div class="ttname"><a href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05ad2c3bc2a42e083e2fb01153831bd0dbd">llvm::MachineCombinerPattern::MULSUBX_OP1</a></div><div class="ttdeci">@ MULSUBX_OP1</div></div>
<div class="ttc" id="anamespacellvm_html_a8050bfe8dcbfba2dbf1ece9a4827bb05ad928dd9bf909fd02460a07284c2bb35c"><div class="ttname"><a href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05ad928dd9bf909fd02460a07284c2bb35c">llvm::MachineCombinerPattern::FMULSUBD_OP2</a></div><div class="ttdeci">@ FMULSUBD_OP2</div></div>
<div class="ttc" id="anamespacellvm_html_a8050bfe8dcbfba2dbf1ece9a4827bb05adfc676b68cdc9d3fb6b6dfd043d90131"><div class="ttname"><a href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05adfc676b68cdc9d3fb6b6dfd043d90131">llvm::MachineCombinerPattern::FMLAv2f64_OP1</a></div><div class="ttdeci">@ FMLAv2f64_OP1</div></div>
<div class="ttc" id="anamespacellvm_html_a8050bfe8dcbfba2dbf1ece9a4827bb05ae76b12e1408c68a474e6599b0dc0ed8d"><div class="ttname"><a href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05ae76b12e1408c68a474e6599b0dc0ed8d">llvm::MachineCombinerPattern::MULADDX_OP1</a></div><div class="ttdeci">@ MULADDX_OP1</div></div>
<div class="ttc" id="anamespacellvm_html_a8050bfe8dcbfba2dbf1ece9a4827bb05af7fc35feded50db37bcfab5eab7aadbb"><div class="ttname"><a href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05af7fc35feded50db37bcfab5eab7aadbb">llvm::MachineCombinerPattern::FMULSUBD_OP1</a></div><div class="ttdeci">@ FMULSUBD_OP1</div></div>
<div class="ttc" id="anamespacellvm_html_a8050bfe8dcbfba2dbf1ece9a4827bb05afde7d706260ac691ef32056402b10797"><div class="ttname"><a href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05afde7d706260ac691ef32056402b10797">llvm::MachineCombinerPattern::FMLSv4i32_indexed_OP2</a></div><div class="ttdeci">@ FMLSv4i32_indexed_OP2</div></div>
<div class="ttc" id="anamespacellvm_html_a989dae534d07cf5ab1da6f887cc95fab"><div class="ttname"><a href="namespacellvm.html#a989dae534d07cf5ab1da6f887cc95fab">llvm::isAArch64FrameOffsetLegal</a></div><div class="ttdeci">int isAArch64FrameOffsetLegal(const MachineInstr &amp;MI, int &amp;Offset, bool *OutUseUnscaledOp=nullptr, unsigned *OutUnscaledOp=nullptr, int *EmittableOffset=nullptr)</div><div class="ttdoc">Check if the Offset is a valid frame offset for MI.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l03258">AArch64InstrInfo.cpp:3258</a></div></div>
<div class="ttc" id="anamespacellvm_html_aa100a124c9d33561b0950011928aae00a21c2e59531c8710156d34a3c30ac81d5"><div class="ttname"><a href="namespacellvm.html#aa100a124c9d33561b0950011928aae00a21c2e59531c8710156d34a3c30ac81d5">llvm::DebugCompressionType::Z</a></div><div class="ttdeci">@ Z</div><div class="ttdoc">zlib style complession</div></div>
<div class="ttc" id="anamespacellvm_html_aa3a1f79eb5e89f41ad5a3d8e9b2a367a"><div class="ttname"><a href="namespacellvm.html#aa3a1f79eb5e89f41ad5a3d8e9b2a367a">llvm::getUndefRegState</a></div><div class="ttdeci">unsigned getUndefRegState(bool B)</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00477">MachineInstrBuilder.h:477</a></div></div>
<div class="ttc" id="anamespacellvm_html_aa5e4d7acf58e87826a15b94d37144f2b"><div class="ttname"><a href="namespacellvm.html#aa5e4d7acf58e87826a15b94d37144f2b">llvm::getDefRegState</a></div><div class="ttdeci">unsigned getDefRegState(bool B)</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00465">MachineInstrBuilder.h:465</a></div></div>
<div class="ttc" id="anamespacellvm_html_aac57d4100e9a9d02522fbd724568397d"><div class="ttname"><a href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">llvm::getKillRegState</a></div><div class="ttdeci">unsigned getKillRegState(bool B)</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00471">MachineInstrBuilder.h:471</a></div></div>
<div class="ttc" id="anamespacellvm_html_aad80b46c754cc7216244a866ec9b1cb0"><div class="ttname"><a href="namespacellvm.html#aad80b46c754cc7216244a866ec9b1cb0">llvm::isIntN</a></div><div class="ttdeci">bool isIntN(unsigned N, int64_t x)</div><div class="ttdoc">Checks if an signed integer fits into the given (dynamic) bit width.</div><div class="ttdef"><b>Definition:</b> <a href="MathExtras_8h_source.html#l00397">MathExtras.h:397</a></div></div>
<div class="ttc" id="anamespacellvm_html_abbf5784629864b659e702b4861bc3b1e"><div class="ttname"><a href="namespacellvm.html#abbf5784629864b659e702b4861bc3b1e">llvm::isUncondBranchOpcode</a></div><div class="ttdeci">static bool isUncondBranchOpcode(int Opc)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8h_source.html#l00340">AArch64InstrInfo.h:340</a></div></div>
<div class="ttc" id="anamespacellvm_html_abe63d9ba16515b8df95d8b2a677d39d8"><div class="ttname"><a href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">llvm::BuildMI</a></div><div class="ttdeci">MachineInstrBuilder BuildMI(MachineFunction &amp;MF, const DebugLoc &amp;DL, const MCInstrDesc &amp;MCID)</div><div class="ttdoc">Builder interface. Specify how to create the initial instruction itself.</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00311">MachineInstrBuilder.h:311</a></div></div>
<div class="ttc" id="anamespacellvm_html_acecb758d131c550fcdf82d6211884138"><div class="ttname"><a href="namespacellvm.html#acecb758d131c550fcdf82d6211884138">llvm::MOSuppressPair</a></div><div class="ttdeci">static const MachineMemOperand::Flags MOSuppressPair</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8h_source.html#l00030">AArch64InstrInfo.h:30</a></div></div>
<div class="ttc" id="anamespacellvm_html_ad12a58d7f81a304e0c568ad2210bc4fe"><div class="ttname"><a href="namespacellvm.html#ad12a58d7f81a304e0c568ad2210bc4fe">llvm::SignExtend64</a></div><div class="ttdeci">constexpr int64_t SignExtend64(uint64_t x)</div><div class="ttdoc">Sign-extend the number in the bottom B bits of X to a 64-bit integer.</div><div class="ttdef"><b>Definition:</b> <a href="MathExtras_8h_source.html#l00753">MathExtras.h:753</a></div></div>
<div class="ttc" id="anamespacellvm_html_ad4a8206f2068cba6fb0ab21fb5c5e7e2"><div class="ttname"><a href="namespacellvm.html#ad4a8206f2068cba6fb0ab21fb5c5e7e2">llvm::operator|=</a></div><div class="ttdeci">bool operator|=(SparseBitVector&lt; ElementSize &gt; &amp;LHS, const SparseBitVector&lt; ElementSize &gt; *RHS)</div><div class="ttdef"><b>Definition:</b> <a href="SparseBitVector_8h_source.html#l00822">SparseBitVector.h:822</a></div></div>
<div class="ttc" id="anamespacellvm_html_adcbbc11398a037540fd4fbab96e6f6a4"><div class="ttname"><a href="namespacellvm.html#adcbbc11398a037540fd4fbab96e6f6a4">llvm::MOStridedAccess</a></div><div class="ttdeci">static const MachineMemOperand::Flags MOStridedAccess</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8h_source.html#l00032">AArch64InstrInfo.h:32</a></div></div>
<div class="ttc" id="aregcomp_8c_html_a0240ac851181b84ac374872dc5434ee4"><div class="ttname"><a href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a></div><div class="ttdeci">#define N</div></div>
<div class="ttc" id="astructStatus_html"><div class="ttname"><a href="structStatus.html">Status</a></div><div class="ttdef"><b>Definition:</b> <a href="SIModeRegister_8cpp_source.html#l00039">SIModeRegister.cpp:39</a></div></div>
<div class="ttc" id="astructllvm_1_1MachinePointerInfo_html"><div class="ttname"><a href="structllvm_1_1MachinePointerInfo.html">llvm::MachinePointerInfo</a></div><div class="ttdoc">This class contains a discriminated union of information about pointers in memory operands,...</div><div class="ttdef"><b>Definition:</b> <a href="MachineMemOperand_8h_source.html#l00036">MachineMemOperand.h:36</a></div></div>
<div class="ttc" id="astructllvm_1_1MachinePointerInfo_html_ad8ce1aee13dbdcc05d20284a30e83170"><div class="ttname"><a href="structllvm_1_1MachinePointerInfo.html#ad8ce1aee13dbdcc05d20284a30e83170">llvm::MachinePointerInfo::getFixedStack</a></div><div class="ttdeci">static MachinePointerInfo getFixedStack(MachineFunction &amp;MF, int FI, int64_t Offset=0)</div><div class="ttdoc">Return a MachinePointerInfo record that refers to the specified FrameIndex.</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8cpp_source.html#l00977">MachineOperand.cpp:977</a></div></div>
<div class="ttc" id="astructllvm_1_1cl_1_1desc_html"><div class="ttname"><a href="structllvm_1_1cl_1_1desc.html">llvm::cl::desc</a></div><div class="ttdef"><b>Definition:</b> <a href="CommandLine_8h_source.html#l00403">CommandLine.h:403</a></div></div>
<div class="ttc" id="astructllvm_1_1outliner_1_1Candidate_html"><div class="ttname"><a href="structllvm_1_1outliner_1_1Candidate.html">llvm::outliner::Candidate</a></div><div class="ttdoc">An individual sequence of instructions to be replaced with a call to an outlined function.</div><div class="ttdef"><b>Definition:</b> <a href="MachineOutliner_8h_source.html#l00037">MachineOutliner.h:37</a></div></div>
<div class="ttc" id="astructllvm_1_1outliner_1_1Candidate_html_a06d9f413310be5e0abd3354788e951f6"><div class="ttname"><a href="structllvm_1_1outliner_1_1Candidate.html#a06d9f413310be5e0abd3354788e951f6">llvm::outliner::Candidate::front</a></div><div class="ttdeci">MachineBasicBlock::iterator &amp; front()</div><div class="ttdef"><b>Definition:</b> <a href="MachineOutliner_8h_source.html#l00106">MachineOutliner.h:106</a></div></div>
<div class="ttc" id="astructllvm_1_1outliner_1_1Candidate_html_af381c8235c8b192a1689816c993dd035"><div class="ttname"><a href="structllvm_1_1outliner_1_1Candidate.html#af381c8235c8b192a1689816c993dd035">llvm::outliner::Candidate::back</a></div><div class="ttdeci">MachineBasicBlock::iterator &amp; back()</div><div class="ttdef"><b>Definition:</b> <a href="MachineOutliner_8h_source.html#l00107">MachineOutliner.h:107</a></div></div>
<div class="ttc" id="astructllvm_1_1outliner_1_1OutlinedFunction_html"><div class="ttname"><a href="structllvm_1_1outliner_1_1OutlinedFunction.html">llvm::outliner::OutlinedFunction</a></div><div class="ttdoc">The information necessary to create an outlined function for some class of candidate.</div><div class="ttdef"><b>Definition:</b> <a href="MachineOutliner_8h_source.html#l00163">MachineOutliner.h:163</a></div></div>
<div class="ttc" id="astructllvm_1_1outliner_1_1OutlinedFunction_html_a83ee605247fd32b2a6981444fd996825"><div class="ttname"><a href="structllvm_1_1outliner_1_1OutlinedFunction.html#a83ee605247fd32b2a6981444fd996825">llvm::outliner::OutlinedFunction::FrameConstructionID</a></div><div class="ttdeci">unsigned FrameConstructionID</div><div class="ttdoc">Target-defined identifier for constructing a frame for this function.</div><div class="ttdef"><b>Definition:</b> <a href="MachineOutliner_8h_source.html#l00180">MachineOutliner.h:180</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Wed Jul 13 2022 11:23:32 for LLVM by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.5
</small></address>
</body>
</html>
