
	dsi@ff450000 {
		compatible = "rockchip,px30-mipi-dsi";
		reg = <0x00 0xff450000 0x00 0x10000>;
		interrupts = <0x00 0x4b 0x04>;
		clocks = <0x02 0x144>;
		clock-names = "pclk";
		phys = <0x4c>;
		phy-names = "dphy";
		power-domains = <0x87 0x0c>;
		resets = <0x02 0x3d>;
		reset-names = "apb";
		rockchip,grf = <0x33>;
		#address-cells = <0x01>;
		#size-cells = <0x00>;
		status = "okay";
		phandle = <0x120>;

		ports {
			#address-cells = <0x01>;
			#size-cells = <0x00>;

			port@0 {
				reg = <0x00>;
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				endpoint@0 {
					reg = <0x00>;
					remote-endpoint = <0x13>;
					status = "okay";
					phandle = <0xa3>;
				};
			};

			port@1 {
				reg = <0x01>;

				endpoint {
					remote-endpoint = <0x9d>;
					phandle = <0xa1>;
				};
			};
		};

		panel@0 {
			compatible = "sitronix,st7703\0simple-panel-dsi";
			reg = <0x00>;
			backlight = <0x9e>;
			power-supply = <0x9f>;
			prepare-delay-ms = <0x14>;
			reset-delay-ms = <0x14>;
			init-delay-ms = <0x14>;
			enable-delay-ms = <0x78>;
			disable-delay-ms = <0x14>;
			unprepare-delay-ms = <0x14>;
			width-mm = <0x99>;
			height-mm = <0x55>;
			dsi,flags = <0xa03>;
			dsi,format = <0x00>;
			dsi,lanes = <0x04>;
			panel-init-sequence = <0x150002ff 0x30150002 0xff521500 0x2ff0115 0x2e301 0x15000228 0x5f150002 0x29c21500 0x22acf15 0x23058 0x15000237 0xbc150002 0x38c71500 0x2390115 0x24400 0x15000249 0x3c150002 0x59fe1500 0x25c0015 0x28020 0x15000291 0x77150002 0x92771500 0x2991515 0x29b10 0x150002a0 0x55150002 0xa1501500 0x2a49c15 0x2a702 0x150002a8 0x1150002 0xa9211500 0x2aafc15 0x2ab28 0x150002ac 0x6150002 0xad061500 0x2ae0615 0x2af03 0x150002b0 0x8150002 0xb1261500 0x2b22815 0x2b328 0x150002b4 0x3150002 0xb5081500 0x2b62615 0x2b708 0x150002b8 0x26150002 0xc0001500 0x2c10015 0x2c200 0x150002c3 0xf150002 0xff301500 0x2ff5215 0x2ff02 0x150002ff 0x30150002 0xff521500 0x2ff0215 0x2b005 0x150002b1 0x15150002 0xb2161500 0x2b33b15 0x2b438 0x150002b5 0x37150002 0xb6281500 0x2b74a15 0x2b80f 0x150002b9 0x8150002 0xba131500 0x2bb1215 0x2bc13 0x150002bd 0x15150002 0xbe1c1500 0x2bf1215 0x2c018 0x150002c1 0xa150002 0xd0051500 0x2d10b15 0x2d20c 0x150002d3 0x31150002 0xd42e1500 0x2d53715 0x2d61e 0x150002d7 0x40150002 0xd80b1500 0x2d90215 0x2da0f 0x150002db 0xe150002 0xdc0f1500 0x2dd1115 0x2de18 0x150002df 0xe150002 0xe0141500 0x2e10615 0x2ff30 0x150002ff 0x52150002 0xff031500 0x2070015 0x20887 0x15000209 0x86150002 0x34a11500 0x2350715 0x23607 0x15000237 0x33150002 0x40851500 0x2418415 0x24283 0x15000243 0x82150002 0x44221500 0x245d015 0x246d1 0x15000247 0x22150002 0x48d21500 0x249d315 0x25081 0x15000251 0x150002 0x52011500 0x2530215 0x25422 0x15000255 0xd4150002 0x56d51500 0x2572215 0x258d6 0x15000259 0xd7150002 0x800f1500 0x2820f15 0x2840f 0x15000286 0xe150002 0x88071500 0x2890615 0x28a05 0x1500028b 0x4150002 0x8d001500 0x28f0f15 0x2910f 0x15000292 0xf150002 0x940e1500 0x2950e15 0x2960f 0x15000298 0xf150002 0x9a0f1500 0x29c0e15 0x29e07 0x1500029f 0x6150002 0xa0051500 0x2a10415 0x2a300 0x150002a5 0xf150002 0xa70f1500 0x2a80f15 0x2aa0e 0x150002ab 0xe150002 0xe0021500 0x2e15215 0x2ff30 0x150002ff 0x52150002 0xff001500 0x2360215 0x2532c 0x5c80111 0x5640129>;
			panel-exit-sequence = <0x5000128 0x5000110>;
			reset-gpios = <0x66 0x0f 0x01>;

			display-timings {
				native-mode = <0xa0>;

				timing0 {
					clock-frequency = <0x206cc80>;
					hactive = <0x2d0>;
					vactive = <0x2d0>;
					hfront-porch = <0x10>;
					hsync-len = <0x05>;
					hback-porch = <0x0b>;
					vfront-porch = <0x10>;
					vsync-len = <0x05>;
					vback-porch = <0x0b>;
					hsync-active = <0x00>;
					vsync-active = <0x00>;
					de-active = <0x00>;
					pixelclk-active = <0x00>;
					phandle = <0xa0>;
				};
			};

			ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0xa1>;
						phandle = <0x9d>;
					};
				};
			};
		};
	};
