;  LST file generated by mikroListExporter - v.2.0 
; Date/Time: 6.7.2018. 09:28:23
;----------------------------------------------

;Address Opcode 	ASM
____SysVT:
0x0000	0x00300BC1  JMP	_main
0x0004	0x00300BBF  JMP	___GenExcept
0x0008	0x00300BBF  JMP	___GenExcept
0x000C	0x00300BBF  JMP	___GenExcept
0x0010	0x00300BBF  JMP	___GenExcept
0x0014	0x00300BBF  JMP	___GenExcept
0x0018	0x00300BBF  JMP	___GenExcept
0x001C	0x00300BBF  JMP	___GenExcept
0x0020	0x00300BBF  JMP	___GenExcept
0x0024	0x00300BBF  JMP	___GenExcept
0x0028	0x00300BBF  JMP	___GenExcept
0x002C	0x00300BBF  JMP	___GenExcept
0x0030	0x00300BBF  JMP	___GenExcept
0x0034	0x00300BBF  JMP	___GenExcept
0x0038	0x00300BBF  JMP	___GenExcept
0x003C	0x00300BBF  JMP	___GenExcept
0x0040	0x00300BBF  JMP	___GenExcept
0x0044	0x00300BBF  JMP	___GenExcept
0x0048	0x00300BBF  JMP	___GenExcept
0x004C	0x00300BAC  JMP	_Timer_interrupt
0x0050	0x00300BBF  JMP	___GenExcept
0x0054	0x00300BBF  JMP	___GenExcept
0x0058	0x00300BBF  JMP	___GenExcept
0x005C	0x00300BBF  JMP	___GenExcept
0x0060	0x00300BBF  JMP	___GenExcept
0x0064	0x00300BBF  JMP	___GenExcept
0x0068	0x00300BBF  JMP	___GenExcept
0x006C	0x00300BBF  JMP	___GenExcept
0x0070	0x00300BBF  JMP	___GenExcept
0x0074	0x00300BBF  JMP	___GenExcept
0x0078	0x00300BBF  JMP	___GenExcept
0x007C	0x00300BBF  JMP	___GenExcept
0x0080	0x00300BBF  JMP	___GenExcept
0x0084	0x00300BBF  JMP	___GenExcept
0x0088	0x00300BBF  JMP	___GenExcept
0x008C	0x00300BBF  JMP	___GenExcept
; end of ____SysVT
_main:
;Click_LTE_IoT2_FT90x.c, 120 :: 		void main()
0x2F04	0x65F0FFFC  LDK.L	SP, #65532
0x2F08	0x00340C8E  CALL	_ZeroStaticLink
0x2F0C	0x00340BCA  CALL	__Lib_System_InitialSetUpCLKPMC
0x2F10	0x00340C89  CALL	_InitStaticLink
;Click_LTE_IoT2_FT90x.c, 122 :: 		systemInit();
0x2F14	0x00340B51  CALL	_systemInit+0
;Click_LTE_IoT2_FT90x.c, 123 :: 		applicationInit();
0x2F18	0x00340B70  CALL	_applicationInit+0
;Click_LTE_IoT2_FT90x.c, 125 :: 		while (1)
L_main3:
;Click_LTE_IoT2_FT90x.c, 127 :: 		applicationTask();
0x2F1C	0x00340B1C  CALL	_applicationTask+0
;Click_LTE_IoT2_FT90x.c, 128 :: 		}
0x2F20	0x00300BC7  JMP	L_main3
;Click_LTE_IoT2_FT90x.c, 129 :: 		}
L_end_main:
L__main_end_loop:
0x2F24	0x00300BC9  JMP	L__main_end_loop
; end of _main
_systemInit:
;Click_LTE_IoT2_FT90x.c, 38 :: 		void systemInit()
;Click_LTE_IoT2_FT90x.c, 40 :: 		mikrobus_gpioInit( _MIKROBUS1, _MIKROBUS_AN_PIN, _GPIO_INPUT );
0x2D44	0x64200001  LDK.L	R2, #1
0x2D48	0x64100000  LDK.L	R1, #0
0x2D4C	0x64000000  LDK.L	R0, #0
0x2D50	0x00340A91  CALL	_mikrobus_gpioInit+0
;Click_LTE_IoT2_FT90x.c, 41 :: 		mikrobus_gpioInit( _MIKROBUS1, _MIKROBUS_PWM_PIN, _GPIO_INPUT );
0x2D54	0x64200001  LDK.L	R2, #1
0x2D58	0x64100006  LDK.L	R1, #6
0x2D5C	0x64000000  LDK.L	R0, #0
0x2D60	0x00340A91  CALL	_mikrobus_gpioInit+0
;Click_LTE_IoT2_FT90x.c, 42 :: 		mikrobus_gpioInit( _MIKROBUS1, _MIKROBUS_INT_PIN, _GPIO_INPUT );
0x2D64	0x64200001  LDK.L	R2, #1
0x2D68	0x64100007  LDK.L	R1, #7
0x2D6C	0x64000000  LDK.L	R0, #0
0x2D70	0x00340A91  CALL	_mikrobus_gpioInit+0
;Click_LTE_IoT2_FT90x.c, 43 :: 		mikrobus_gpioInit( _MIKROBUS1, _MIKROBUS_RST_PIN, _GPIO_OUTPUT );
0x2D74	0x64200000  LDK.L	R2, #0
0x2D78	0x64100001  LDK.L	R1, #1
0x2D7C	0x64000000  LDK.L	R0, #0
0x2D80	0x00340A91  CALL	_mikrobus_gpioInit+0
;Click_LTE_IoT2_FT90x.c, 44 :: 		mikrobus_gpioInit( _MIKROBUS1, _MIKROBUS_CS_PIN, _GPIO_OUTPUT );
0x2D84	0x64200000  LDK.L	R2, #0
0x2D88	0x64100002  LDK.L	R1, #2
0x2D8C	0x64000000  LDK.L	R0, #0
0x2D90	0x00340A91  CALL	_mikrobus_gpioInit+0
;Click_LTE_IoT2_FT90x.c, 45 :: 		mikrobus_uartInit( _MIKROBUS1, &_LTEIOT2_UART_CFG[0] );
0x2D94	0x64003220  LDK.L	R0, #__LTEIOT2_UART_CFG+0
0x2D98	0x44104000  MOVE.L	R1, R0
0x2D9C	0x64000000  LDK.L	R0, #0
0x2DA0	0x00340AA2  CALL	_mikrobus_uartInit+0
;Click_LTE_IoT2_FT90x.c, 46 :: 		mikrobus_logInit( _LOG_USBUART, 115200 );
0x2DA4	0x6411C200  LDK.L	R1, #115200
0x2DA8	0x64000010  LDK.L	R0, #16
0x2DAC	0x00340A7D  CALL	_mikrobus_logInit+0
;Click_LTE_IoT2_FT90x.c, 47 :: 		mikrobus_logWrite(" --- System init --- ", _LOG_LINE );
0x2DB0	0x64000171  LDK.L	R0, #?lstr1_Click_LTE_IoT2_FT90x+0
0x2DB4	0x64100002  LDK.L	R1, #2
0x2DB8	0x00340A31  CALL	_mikrobus_logWrite+0
;Click_LTE_IoT2_FT90x.c, 48 :: 		}
L_end_systemInit:
0x2DBC	0xA0000000  RETURN	
; end of _systemInit
_mikrobus_gpioInit:
;easyft90x_v7_FT900.c, 162 :: 		T_mikrobus_ret mikrobus_gpioInit(T_mikrobus_soc bus, T_mikrobus_pin pin, T_gpio_dir direction)
; direction start address is: 8 (R2)
; pin start address is: 4 (R1)
; bus start address is: 0 (R0)
; direction end address is: 8 (R2)
; pin end address is: 4 (R1)
; bus end address is: 0 (R0)
; bus start address is: 0 (R0)
; pin start address is: 4 (R1)
; direction start address is: 8 (R2)
;easyft90x_v7_FT900.c, 164 :: 		switch( bus )
0x2A44	0x00300A9C  JMP	L_mikrobus_gpioInit78
; bus end address is: 0 (R0)
;easyft90x_v7_FT900.c, 167 :: 		case _MIKROBUS1 : return _gpioInit_1(pin, direction);
L_mikrobus_gpioInit80:
0x2A48	0x4400D00D  BEXTU.L	R0, R1, #256
; direction end address is: 8 (R2)
0x2A4C	0x4411500D  BEXTU.L	R1, R2, #256
; pin end address is: 4 (R1)
0x2A50	0x00340805  CALL	easyft90x_v7_FT900__gpioInit_1+0
0x2A54	0x00300AA1  JMP	L_end_mikrobus_gpioInit
;easyft90x_v7_FT900.c, 170 :: 		case _MIKROBUS2 : return _gpioInit_2(pin, direction);
L_mikrobus_gpioInit81:
; direction start address is: 8 (R2)
; pin start address is: 4 (R1)
0x2A58	0x4400D00D  BEXTU.L	R0, R1, #256
; direction end address is: 8 (R2)
0x2A5C	0x4411500D  BEXTU.L	R1, R2, #256
; pin end address is: 4 (R1)
0x2A60	0x003408C0  CALL	easyft90x_v7_FT900__gpioInit_2+0
0x2A64	0x00300AA1  JMP	L_end_mikrobus_gpioInit
;easyft90x_v7_FT900.c, 184 :: 		default : return _MIKROBUS_ERR_BUS;
L_mikrobus_gpioInit82:
0x2A68	0x64000001  LDK.L	R0, #1
0x2A6C	0x00300AA1  JMP	L_end_mikrobus_gpioInit
;easyft90x_v7_FT900.c, 185 :: 		}
L_mikrobus_gpioInit78:
; direction start address is: 8 (R2)
; pin start address is: 4 (R1)
; bus start address is: 0 (R0)
0x2A70	0x59E04002  CMP.B	R0, #0
0x2A74	0x00280A92  JMPC	R30, Z, #1, L_mikrobus_gpioInit80
0x2A78	0x59E04012  CMP.B	R0, #1
0x2A7C	0x00280A96  JMPC	R30, Z, #1, L_mikrobus_gpioInit81
; bus end address is: 0 (R0)
; pin end address is: 4 (R1)
; direction end address is: 8 (R2)
0x2A80	0x00300A9A  JMP	L_mikrobus_gpioInit82
;easyft90x_v7_FT900.c, 187 :: 		}
L_end_mikrobus_gpioInit:
0x2A84	0xA0000000  RETURN	
; end of _mikrobus_gpioInit
easyft90x_v7_FT900__gpioInit_1:
;__ef_ft900_gpio.c, 81 :: 		static T_mikrobus_ret _gpioInit_1(T_mikrobus_pin pin, T_gpio_dir dir)
; dir start address is: 4 (R1)
; pin start address is: 0 (R0)
; dir end address is: 4 (R1)
; pin end address is: 0 (R0)
; pin start address is: 0 (R0)
; dir start address is: 4 (R1)
;__ef_ft900_gpio.c, 83 :: 		switch( pin )
0x2014	0x00300880  JMP	L_easyft90x_v7_FT900__gpioInit_10
; pin end address is: 0 (R0)
;__ef_ft900_gpio.c, 85 :: 		case _MIKROBUS_AN_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_08_15, _GPIO_PINMASK_1); else GPIO_Digital_Output(&GPIO_PORT_08_15, _GPIO_PINMASK_1); break;
L_easyft90x_v7_FT900__gpioInit_12:
0x2018	0x59E0C012  CMP.B	R1, #1
0x201C	0x0020080C  JMPC	R30, Z, #0, L_easyft90x_v7_FT900__gpioInit_13
; dir end address is: 4 (R1)
0x2020	0x64100002  LDK.L	R1, #2
0x2024	0x64010085  LDK.L	R0, #GPIO_PORT_08_15+0
0x2028	0x00340781  CALL	_GPIO_Digital_Input+0
0x202C	0x0030080F  JMP	L_easyft90x_v7_FT900__gpioInit_14
L_easyft90x_v7_FT900__gpioInit_13:
0x2030	0x64100002  LDK.L	R1, #2
0x2034	0x64010085  LDK.L	R0, #GPIO_PORT_08_15+0
0x2038	0x00340771  CALL	_GPIO_Digital_Output+0
L_easyft90x_v7_FT900__gpioInit_14:
0x203C	0x00300899  JMP	L_easyft90x_v7_FT900__gpioInit_11
;__ef_ft900_gpio.c, 86 :: 		case _MIKROBUS_RST_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_00_07, _GPIO_PINMASK_1); else GPIO_Digital_Output(&GPIO_PORT_00_07, _GPIO_PINMASK_1); break;
L_easyft90x_v7_FT900__gpioInit_15:
; dir start address is: 4 (R1)
0x2040	0x59E0C012  CMP.B	R1, #1
0x2044	0x00200816  JMPC	R30, Z, #0, L_easyft90x_v7_FT900__gpioInit_16
; dir end address is: 4 (R1)
0x2048	0x64100002  LDK.L	R1, #2
0x204C	0x64010084  LDK.L	R0, #GPIO_PORT_00_07+0
0x2050	0x00340781  CALL	_GPIO_Digital_Input+0
0x2054	0x00300819  JMP	L_easyft90x_v7_FT900__gpioInit_17
L_easyft90x_v7_FT900__gpioInit_16:
0x2058	0x64100002  LDK.L	R1, #2
0x205C	0x64010084  LDK.L	R0, #GPIO_PORT_00_07+0
0x2060	0x00340771  CALL	_GPIO_Digital_Output+0
L_easyft90x_v7_FT900__gpioInit_17:
0x2064	0x00300899  JMP	L_easyft90x_v7_FT900__gpioInit_11
;__ef_ft900_gpio.c, 87 :: 		case _MIKROBUS_CS_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_24_31, _GPIO_PINMASK_4); else GPIO_Digital_Output(&GPIO_PORT_24_31, _GPIO_PINMASK_4); break;
L_easyft90x_v7_FT900__gpioInit_18:
; dir start address is: 4 (R1)
0x2068	0x59E0C012  CMP.B	R1, #1
0x206C	0x00200820  JMPC	R30, Z, #0, L_easyft90x_v7_FT900__gpioInit_19
; dir end address is: 4 (R1)
0x2070	0x64100010  LDK.L	R1, #16
0x2074	0x64010087  LDK.L	R0, #GPIO_PORT_24_31+0
0x2078	0x00340781  CALL	_GPIO_Digital_Input+0
0x207C	0x00300823  JMP	L_easyft90x_v7_FT900__gpioInit_110
L_easyft90x_v7_FT900__gpioInit_19:
0x2080	0x64100010  LDK.L	R1, #16
0x2084	0x64010087  LDK.L	R0, #GPIO_PORT_24_31+0
0x2088	0x00340771  CALL	_GPIO_Digital_Output+0
L_easyft90x_v7_FT900__gpioInit_110:
0x208C	0x00300899  JMP	L_easyft90x_v7_FT900__gpioInit_11
;__ef_ft900_gpio.c, 88 :: 		case _MIKROBUS_SCK_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_24_31, _GPIO_PINMASK_3); else GPIO_Digital_Output(&GPIO_PORT_24_31, _GPIO_PINMASK_3); break;
L_easyft90x_v7_FT900__gpioInit_111:
; dir start address is: 4 (R1)
0x2090	0x59E0C012  CMP.B	R1, #1
0x2094	0x0020082A  JMPC	R30, Z, #0, L_easyft90x_v7_FT900__gpioInit_112
; dir end address is: 4 (R1)
0x2098	0x64100008  LDK.L	R1, #8
0x209C	0x64010087  LDK.L	R0, #GPIO_PORT_24_31+0
0x20A0	0x00340781  CALL	_GPIO_Digital_Input+0
0x20A4	0x0030082D  JMP	L_easyft90x_v7_FT900__gpioInit_113
L_easyft90x_v7_FT900__gpioInit_112:
0x20A8	0x64100008  LDK.L	R1, #8
0x20AC	0x64010087  LDK.L	R0, #GPIO_PORT_24_31+0
0x20B0	0x00340771  CALL	_GPIO_Digital_Output+0
L_easyft90x_v7_FT900__gpioInit_113:
0x20B4	0x00300899  JMP	L_easyft90x_v7_FT900__gpioInit_11
;__ef_ft900_gpio.c, 89 :: 		case _MIKROBUS_MISO_PIN  : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_24_31, _GPIO_PINMASK_6); else GPIO_Digital_Output(&GPIO_PORT_24_31, _GPIO_PINMASK_6); break;
L_easyft90x_v7_FT900__gpioInit_114:
; dir start address is: 4 (R1)
0x20B8	0x59E0C012  CMP.B	R1, #1
0x20BC	0x00200834  JMPC	R30, Z, #0, L_easyft90x_v7_FT900__gpioInit_115
; dir end address is: 4 (R1)
0x20C0	0x64100040  LDK.L	R1, #64
0x20C4	0x64010087  LDK.L	R0, #GPIO_PORT_24_31+0
0x20C8	0x00340781  CALL	_GPIO_Digital_Input+0
0x20CC	0x00300837  JMP	L_easyft90x_v7_FT900__gpioInit_116
L_easyft90x_v7_FT900__gpioInit_115:
0x20D0	0x64100040  LDK.L	R1, #64
0x20D4	0x64010087  LDK.L	R0, #GPIO_PORT_24_31+0
0x20D8	0x00340771  CALL	_GPIO_Digital_Output+0
L_easyft90x_v7_FT900__gpioInit_116:
0x20DC	0x00300899  JMP	L_easyft90x_v7_FT900__gpioInit_11
;__ef_ft900_gpio.c, 90 :: 		case _MIKROBUS_MOSI_PIN  : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_24_31, _GPIO_PINMASK_5); else GPIO_Digital_Output(&GPIO_PORT_24_31, _GPIO_PINMASK_5); break;
L_easyft90x_v7_FT900__gpioInit_117:
; dir start address is: 4 (R1)
0x20E0	0x59E0C012  CMP.B	R1, #1
0x20E4	0x0020083E  JMPC	R30, Z, #0, L_easyft90x_v7_FT900__gpioInit_118
; dir end address is: 4 (R1)
0x20E8	0x64100020  LDK.L	R1, #32
0x20EC	0x64010087  LDK.L	R0, #GPIO_PORT_24_31+0
0x20F0	0x00340781  CALL	_GPIO_Digital_Input+0
0x20F4	0x00300841  JMP	L_easyft90x_v7_FT900__gpioInit_119
L_easyft90x_v7_FT900__gpioInit_118:
0x20F8	0x64100020  LDK.L	R1, #32
0x20FC	0x64010087  LDK.L	R0, #GPIO_PORT_24_31+0
0x2100	0x00340771  CALL	_GPIO_Digital_Output+0
L_easyft90x_v7_FT900__gpioInit_119:
0x2104	0x00300899  JMP	L_easyft90x_v7_FT900__gpioInit_11
;__ef_ft900_gpio.c, 91 :: 		case _MIKROBUS_PWM_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_56_63, _GPIO_PINMASK_0); else GPIO_Digital_Output(&GPIO_PORT_56_63, _GPIO_PINMASK_0); break;
L_easyft90x_v7_FT900__gpioInit_120:
; dir start address is: 4 (R1)
0x2108	0x59E0C012  CMP.B	R1, #1
0x210C	0x00200848  JMPC	R30, Z, #0, L_easyft90x_v7_FT900__gpioInit_121
; dir end address is: 4 (R1)
0x2110	0x64100001  LDK.L	R1, #1
0x2114	0x6401008B  LDK.L	R0, #GPIO_PORT_56_63+0
0x2118	0x00340781  CALL	_GPIO_Digital_Input+0
0x211C	0x0030084B  JMP	L_easyft90x_v7_FT900__gpioInit_122
L_easyft90x_v7_FT900__gpioInit_121:
0x2120	0x64100001  LDK.L	R1, #1
0x2124	0x6401008B  LDK.L	R0, #GPIO_PORT_56_63+0
0x2128	0x00340771  CALL	_GPIO_Digital_Output+0
L_easyft90x_v7_FT900__gpioInit_122:
0x212C	0x00300899  JMP	L_easyft90x_v7_FT900__gpioInit_11
;__ef_ft900_gpio.c, 92 :: 		case _MIKROBUS_INT_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_00_07, _GPIO_PINMASK_3); else GPIO_Digital_Output(&GPIO_PORT_00_07, _GPIO_PINMASK_3); break;
L_easyft90x_v7_FT900__gpioInit_123:
; dir start address is: 4 (R1)
0x2130	0x59E0C012  CMP.B	R1, #1
0x2134	0x00200852  JMPC	R30, Z, #0, L_easyft90x_v7_FT900__gpioInit_124
; dir end address is: 4 (R1)
0x2138	0x64100008  LDK.L	R1, #8
0x213C	0x64010084  LDK.L	R0, #GPIO_PORT_00_07+0
0x2140	0x00340781  CALL	_GPIO_Digital_Input+0
0x2144	0x00300855  JMP	L_easyft90x_v7_FT900__gpioInit_125
L_easyft90x_v7_FT900__gpioInit_124:
0x2148	0x64100008  LDK.L	R1, #8
0x214C	0x64010084  LDK.L	R0, #GPIO_PORT_00_07+0
0x2150	0x00340771  CALL	_GPIO_Digital_Output+0
L_easyft90x_v7_FT900__gpioInit_125:
0x2154	0x00300899  JMP	L_easyft90x_v7_FT900__gpioInit_11
;__ef_ft900_gpio.c, 93 :: 		case _MIKROBUS_RX_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_48_55, _GPIO_PINMASK_5); else GPIO_Digital_Output(&GPIO_PORT_48_55, _GPIO_PINMASK_5); break;
L_easyft90x_v7_FT900__gpioInit_126:
; dir start address is: 4 (R1)
0x2158	0x59E0C012  CMP.B	R1, #1
0x215C	0x0020085C  JMPC	R30, Z, #0, L_easyft90x_v7_FT900__gpioInit_127
; dir end address is: 4 (R1)
0x2160	0x64100020  LDK.L	R1, #32
0x2164	0x6401008A  LDK.L	R0, #GPIO_PORT_48_55+0
0x2168	0x00340781  CALL	_GPIO_Digital_Input+0
0x216C	0x0030085F  JMP	L_easyft90x_v7_FT900__gpioInit_128
L_easyft90x_v7_FT900__gpioInit_127:
0x2170	0x64100020  LDK.L	R1, #32
0x2174	0x6401008A  LDK.L	R0, #GPIO_PORT_48_55+0
0x2178	0x00340771  CALL	_GPIO_Digital_Output+0
L_easyft90x_v7_FT900__gpioInit_128:
0x217C	0x00300899  JMP	L_easyft90x_v7_FT900__gpioInit_11
;__ef_ft900_gpio.c, 94 :: 		case _MIKROBUS_TX_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_48_55, _GPIO_PINMASK_4); else GPIO_Digital_Output(&GPIO_PORT_48_55, _GPIO_PINMASK_4); break;
L_easyft90x_v7_FT900__gpioInit_129:
; dir start address is: 4 (R1)
0x2180	0x59E0C012  CMP.B	R1, #1
0x2184	0x00200866  JMPC	R30, Z, #0, L_easyft90x_v7_FT900__gpioInit_130
; dir end address is: 4 (R1)
0x2188	0x64100010  LDK.L	R1, #16
0x218C	0x6401008A  LDK.L	R0, #GPIO_PORT_48_55+0
0x2190	0x00340781  CALL	_GPIO_Digital_Input+0
0x2194	0x00300869  JMP	L_easyft90x_v7_FT900__gpioInit_131
L_easyft90x_v7_FT900__gpioInit_130:
0x2198	0x64100010  LDK.L	R1, #16
0x219C	0x6401008A  LDK.L	R0, #GPIO_PORT_48_55+0
0x21A0	0x00340771  CALL	_GPIO_Digital_Output+0
L_easyft90x_v7_FT900__gpioInit_131:
0x21A4	0x00300899  JMP	L_easyft90x_v7_FT900__gpioInit_11
;__ef_ft900_gpio.c, 95 :: 		case _MIKROBUS_SCL_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_40_47, _GPIO_PINMASK_4); else GPIO_Digital_Output(&GPIO_PORT_40_47, _GPIO_PINMASK_4); break;
L_easyft90x_v7_FT900__gpioInit_132:
; dir start address is: 4 (R1)
0x21A8	0x59E0C012  CMP.B	R1, #1
0x21AC	0x00200870  JMPC	R30, Z, #0, L_easyft90x_v7_FT900__gpioInit_133
; dir end address is: 4 (R1)
0x21B0	0x64100010  LDK.L	R1, #16
0x21B4	0x64010089  LDK.L	R0, #GPIO_PORT_40_47+0
0x21B8	0x00340781  CALL	_GPIO_Digital_Input+0
0x21BC	0x00300873  JMP	L_easyft90x_v7_FT900__gpioInit_134
L_easyft90x_v7_FT900__gpioInit_133:
0x21C0	0x64100010  LDK.L	R1, #16
0x21C4	0x64010089  LDK.L	R0, #GPIO_PORT_40_47+0
0x21C8	0x00340771  CALL	_GPIO_Digital_Output+0
L_easyft90x_v7_FT900__gpioInit_134:
0x21CC	0x00300899  JMP	L_easyft90x_v7_FT900__gpioInit_11
;__ef_ft900_gpio.c, 96 :: 		case _MIKROBUS_SDA_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_40_47, _GPIO_PINMASK_5); else GPIO_Digital_Output(&GPIO_PORT_40_47, _GPIO_PINMASK_5); break;
L_easyft90x_v7_FT900__gpioInit_135:
; dir start address is: 4 (R1)
0x21D0	0x59E0C012  CMP.B	R1, #1
0x21D4	0x0020087A  JMPC	R30, Z, #0, L_easyft90x_v7_FT900__gpioInit_136
; dir end address is: 4 (R1)
0x21D8	0x64100020  LDK.L	R1, #32
0x21DC	0x64010089  LDK.L	R0, #GPIO_PORT_40_47+0
0x21E0	0x00340781  CALL	_GPIO_Digital_Input+0
0x21E4	0x0030087D  JMP	L_easyft90x_v7_FT900__gpioInit_137
L_easyft90x_v7_FT900__gpioInit_136:
0x21E8	0x64100020  LDK.L	R1, #32
0x21EC	0x64010089  LDK.L	R0, #GPIO_PORT_40_47+0
0x21F0	0x00340771  CALL	_GPIO_Digital_Output+0
L_easyft90x_v7_FT900__gpioInit_137:
0x21F4	0x00300899  JMP	L_easyft90x_v7_FT900__gpioInit_11
;__ef_ft900_gpio.c, 97 :: 		default                  : return _MIKROBUS_ERR_PIN;
L_easyft90x_v7_FT900__gpioInit_138:
0x21F8	0x64000001  LDK.L	R0, #1
0x21FC	0x0030089A  JMP	L_end__gpioInit_1
;__ef_ft900_gpio.c, 98 :: 		}
L_easyft90x_v7_FT900__gpioInit_10:
; dir start address is: 4 (R1)
; pin start address is: 0 (R0)
0x2200	0x59E04002  CMP.B	R0, #0
0x2204	0x00280806  JMPC	R30, Z, #1, L_easyft90x_v7_FT900__gpioInit_12
0x2208	0x59E04012  CMP.B	R0, #1
0x220C	0x00280810  JMPC	R30, Z, #1, L_easyft90x_v7_FT900__gpioInit_15
0x2210	0x59E04022  CMP.B	R0, #2
0x2214	0x0028081A  JMPC	R30, Z, #1, L_easyft90x_v7_FT900__gpioInit_18
0x2218	0x59E04032  CMP.B	R0, #3
0x221C	0x00280824  JMPC	R30, Z, #1, L_easyft90x_v7_FT900__gpioInit_111
0x2220	0x59E04042  CMP.B	R0, #4
0x2224	0x0028082E  JMPC	R30, Z, #1, L_easyft90x_v7_FT900__gpioInit_114
0x2228	0x59E04052  CMP.B	R0, #5
0x222C	0x00280838  JMPC	R30, Z, #1, L_easyft90x_v7_FT900__gpioInit_117
0x2230	0x59E04062  CMP.B	R0, #6
0x2234	0x00280842  JMPC	R30, Z, #1, L_easyft90x_v7_FT900__gpioInit_120
0x2238	0x59E04072  CMP.B	R0, #7
0x223C	0x0028084C  JMPC	R30, Z, #1, L_easyft90x_v7_FT900__gpioInit_123
0x2240	0x59E04082  CMP.B	R0, #8
0x2244	0x00280856  JMPC	R30, Z, #1, L_easyft90x_v7_FT900__gpioInit_126
0x2248	0x59E04092  CMP.B	R0, #9
0x224C	0x00280860  JMPC	R30, Z, #1, L_easyft90x_v7_FT900__gpioInit_129
0x2250	0x59E040A2  CMP.B	R0, #10
0x2254	0x0028086A  JMPC	R30, Z, #1, L_easyft90x_v7_FT900__gpioInit_132
0x2258	0x59E040B2  CMP.B	R0, #11
0x225C	0x00280874  JMPC	R30, Z, #1, L_easyft90x_v7_FT900__gpioInit_135
; pin end address is: 0 (R0)
; dir end address is: 4 (R1)
0x2260	0x0030087E  JMP	L_easyft90x_v7_FT900__gpioInit_138
L_easyft90x_v7_FT900__gpioInit_11:
;__ef_ft900_gpio.c, 99 :: 		return _MIKROBUS_OK;
0x2264	0x64000000  LDK.L	R0, __MIKROBUS_OK
;__ef_ft900_gpio.c, 100 :: 		}
L_end__gpioInit_1:
0x2268	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__gpioInit_1
_GPIO_Digital_Input:
;__Lib_GPIO.c, 481 :: 		
; pinMask start address is: 4 (R1)
; port start address is: 0 (R0)
; pinMask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pinMask start address is: 4 (R1)
;__Lib_GPIO.c, 483 :: 		
0x1E04	0x6C300785  LPM.L	R3, $+16
0x1E08	0x64200000  LDK.L	R2, #0
; pinMask end address is: 4 (R1)
; port end address is: 0 (R0)
0x1E0C	0x003405AE  CALL	_GPIO_Config+0
;__Lib_GPIO.c, 484 :: 		
L_end_GPIO_Digital_Input:
0x1E10	0xA0000000  RETURN	
0x1E14	0x00100215  	#1049109
; end of _GPIO_Digital_Input
_GPIO_Config:
;__Lib_GPIO.c, 378 :: 		
; config start address is: 12 (R3)
; dir start address is: 8 (R2)
; pinMask start address is: 4 (R1)
; port start address is: 0 (R0)
0x16B8	0x95D00004  LINK	LR, #4
; config end address is: 12 (R3)
; dir end address is: 8 (R2)
; pinMask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pinMask start address is: 4 (R1)
; dir start address is: 8 (R2)
; config start address is: 12 (R3)
;__Lib_GPIO.c, 389 :: 		
; configLow start address is: 20 (R5)
0x16BC	0x4451C00D  BEXTU.L	R5, R3, #0
;__Lib_GPIO.c, 390 :: 		
0x16C0	0x4441C109  LSHR.L	R4, R3, #16
; config end address is: 12 (R3)
; configHigh start address is: 24 (R6)
0x16C4	0x4462400D  BEXTU.L	R6, R4, #0
;__Lib_GPIO.c, 392 :: 		
0x16C8	0x6441008C  LDK.L	R4, #GPIO_PORT_64_66+0
0x16CC	0x5DE00042  CMP.L	R0, R4
0x16D0	0x002005B7  JMPC	R30, Z, #0, L_GPIO_Config22
;__Lib_GPIO.c, 394 :: 		
; portNumOfPins start address is: 12 (R3)
0x16D4	0x64300003  LDK.L	R3, #3
;__Lib_GPIO.c, 395 :: 		
; portNumOfPins end address is: 12 (R3)
0x16D8	0x003005B8  JMP	L_GPIO_Config23
L_GPIO_Config22:
;__Lib_GPIO.c, 398 :: 		
; portNumOfPins start address is: 12 (R3)
0x16DC	0x64300008  LDK.L	R3, #8
; portNumOfPins end address is: 12 (R3)
;__Lib_GPIO.c, 399 :: 		
L_GPIO_Config23:
;__Lib_GPIO.c, 402 :: 		
; portNumOfPins start address is: 12 (R3)
; clearMask start address is: 32 (R8)
0x16E0	0x64800000  LDK.L	R8, #0
;__Lib_GPIO.c, 403 :: 		
; setMask start address is: 28 (R7)
0x16E4	0x64700000  LDK.L	R7, #0
;__Lib_GPIO.c, 405 :: 		
0x16E8	0x64410003  LDK.L	R4, #65539
0x16EC	0x44428044  AND.L	R4, R5, R4
0x16F0	0x5DE24002  CMP.L	R4, #0
0x16F4	0x002805C3  JMPC	R30, Z, #1, L__GPIO_Config53
;__Lib_GPIO.c, 407 :: 		
0x16F8	0x44844015  OR.L	R8, R8, #1
;__Lib_GPIO.c, 408 :: 		
0x16FC	0x44434014  AND.L	R4, R6, #1
0x1700	0x4442400D  BEXTU.L	R4, R4, #0
0x1704	0x44738045  OR.L	R7, R7, R4
; setMask end address is: 28 (R7)
; clearMask end address is: 32 (R8)
;__Lib_GPIO.c, 409 :: 		
0x1708	0x003005C3  JMP	L_GPIO_Config24
L__GPIO_Config53:
;__Lib_GPIO.c, 405 :: 		
;__Lib_GPIO.c, 409 :: 		
L_GPIO_Config24:
;__Lib_GPIO.c, 411 :: 		
; setMask start address is: 28 (R7)
; clearMask start address is: 32 (R8)
0x170C	0x6442000C  LDK.L	R4, #131084
0x1710	0x44428044  AND.L	R4, R5, R4
0x1714	0x5DE24002  CMP.L	R4, #0
0x1718	0x002805CC  JMPC	R30, Z, #1, L__GPIO_Config54
;__Lib_GPIO.c, 413 :: 		
0x171C	0x44844025  OR.L	R8, R8, #2
;__Lib_GPIO.c, 414 :: 		
0x1720	0x44434024  AND.L	R4, R6, #2
0x1724	0x4442400D  BEXTU.L	R4, R4, #0
0x1728	0x44738045  OR.L	R7, R7, R4
; setMask end address is: 28 (R7)
; clearMask end address is: 32 (R8)
;__Lib_GPIO.c, 415 :: 		
0x172C	0x003005CC  JMP	L_GPIO_Config25
L__GPIO_Config54:
;__Lib_GPIO.c, 411 :: 		
;__Lib_GPIO.c, 415 :: 		
L_GPIO_Config25:
;__Lib_GPIO.c, 417 :: 		
; setMask start address is: 28 (R7)
; clearMask start address is: 32 (R8)
0x1730	0x6C400628  LPM.L	R4, $+368
0x1734	0x44428044  AND.L	R4, R5, R4
0x1738	0x5DE24002  CMP.L	R4, #0
0x173C	0x002805D8  JMPC	R30, Z, #1, L__GPIO_Config55
;__Lib_GPIO.c, 419 :: 		
0x1740	0x448440C5  OR.L	R8, R8, #12
;__Lib_GPIO.c, 420 :: 		
0x1744	0x444340C4  AND.L	R4, R6, #12
0x1748	0x4442400D  BEXTU.L	R4, R4, #0
0x174C	0x44738045  OR.L	R7, R7, R4
; setMask end address is: 28 (R7)
; clearMask end address is: 32 (R8)
0x1750	0xB5F38000  STI.L	SP, #0, R7
0x1754	0x44744000  MOVE.L	R7, R8
0x1758	0xAC8F8000  LDI.L	R8, SP, #0
;__Lib_GPIO.c, 421 :: 		
0x175C	0x003005DB  JMP	L_GPIO_Config26
L__GPIO_Config55:
;__Lib_GPIO.c, 417 :: 		
0x1760	0xB5F40000  STI.L	SP, #0, R8
0x1764	0x4483C000  MOVE.L	R8, R7
0x1768	0xAC7F8000  LDI.L	R7, SP, #0
;__Lib_GPIO.c, 421 :: 		
L_GPIO_Config26:
;__Lib_GPIO.c, 423 :: 		
; setMask start address is: 32 (R8)
; clearMask start address is: 28 (R7)
0x176C	0x6C400629  LPM.L	R4, $+312
0x1770	0x44428044  AND.L	R4, R5, R4
; configLow end address is: 20 (R5)
0x1774	0x5DE24002  CMP.L	R4, #0
0x1778	0x002805E4  JMPC	R30, Z, #1, L__GPIO_Config56
;__Lib_GPIO.c, 425 :: 		
0x177C	0x4473C305  OR.L	R7, R7, #48
;__Lib_GPIO.c, 426 :: 		
0x1780	0x44434304  AND.L	R4, R6, #48
0x1784	0x4442400D  BEXTU.L	R4, R4, #0
; configHigh end address is: 24 (R6)
0x1788	0x44840045  OR.L	R8, R8, R4
; clearMask end address is: 28 (R7)
; setMask end address is: 32 (R8)
;__Lib_GPIO.c, 427 :: 		
0x178C	0x003005E4  JMP	L_GPIO_Config27
L__GPIO_Config56:
;__Lib_GPIO.c, 423 :: 		
;__Lib_GPIO.c, 427 :: 		
L_GPIO_Config27:
;__Lib_GPIO.c, 429 :: 		
; setMask start address is: 32 (R8)
; clearMask start address is: 28 (R7)
0x1790	0x64410084  LDK.L	R4, #GPIO_VAL_00_31+0
0x1794	0x44400042  SUB.L	R4, R0, R4
0x1798	0x44524038  ASHL.L	R5, R4, #3
0x179C	0x6441001C  LDK.L	R4, #PIN_00_03+0
0x17A0	0x44420050  ADD.L	R4, R4, R5
; regByteAddr start address is: 16 (R4)
;__Lib_GPIO.c, 431 :: 		
; tmpPinMask start address is: 44 (R11)
0x17A4	0x44B0D00D  BEXTU.L	R11, R1, #256
;__Lib_GPIO.c, 432 :: 		
; cnt start address is: 40 (R10)
0x17A8	0x64A00000  LDK.L	R10, #0
; portNumOfPins end address is: 12 (R3)
; regByteAddr end address is: 16 (R4)
; dir end address is: 8 (R2)
; pinMask end address is: 4 (R1)
; tmpPinMask end address is: 44 (R11)
; cnt end address is: 40 (R10)
; port end address is: 0 (R0)
0x17AC	0x4491D00D  BEXTU.L	R9, R3, #256
0x17B0	0x44324000  MOVE.L	R3, R4
L_GPIO_Config28:
; cnt start address is: 40 (R10)
; regByteAddr start address is: 12 (R3)
; tmpPinMask start address is: 44 (R11)
; regByteAddr start address is: 12 (R3)
; regByteAddr end address is: 12 (R3)
; clearMask start address is: 28 (R7)
; clearMask end address is: 28 (R7)
; setMask start address is: 32 (R8)
; setMask end address is: 32 (R8)
; portNumOfPins start address is: 36 (R9)
; dir start address is: 8 (R2)
; pinMask start address is: 4 (R1)
; port start address is: 0 (R0)
0x17B4	0x5DE50092  CMP.L	R10, R9
0x17B8	0x00600602  JMPC	R30, C, #0, L_GPIO_Config29
; regByteAddr end address is: 12 (R3)
; clearMask end address is: 28 (R7)
; setMask end address is: 32 (R8)
;__Lib_GPIO.c, 434 :: 		
; setMask start address is: 32 (R8)
; clearMask start address is: 28 (R7)
; regByteAddr start address is: 12 (R3)
0x17BC	0x4445C014  AND.L	R4, R11, #1
0x17C0	0x5DE24002  CMP.L	R4, #0
0x17C4	0x002805FF  JMPC	R30, Z, #1, L_GPIO_Config31
;__Lib_GPIO.c, 436 :: 		
0x17C8	0x445180A0  ADD.L	R5, R3, R10
0x17CC	0xA8428000  LDI.B	R4, R5, #0
0x17D0	0x444243F4  AND.L	R4, R4, #63
0x17D4	0xB0520000  STI.B	R5, #0, R4
;__Lib_GPIO.c, 437 :: 		
0x17D8	0x446180A0  ADD.L	R6, R3, R10
0x17DC	0x4453FFF6  XOR.L	R5, R7, #-1
0x17E0	0xA8430000  LDI.B	R4, R6, #0
0x17E4	0x44420054  AND.L	R4, R4, R5
0x17E8	0xB0620000  STI.B	R6, #0, R4
;__Lib_GPIO.c, 438 :: 		
0x17EC	0x445180A0  ADD.L	R5, R3, R10
0x17F0	0xA8428000  LDI.B	R4, R5, #0
0x17F4	0x44420085  OR.L	R4, R4, R8
0x17F8	0xB0520000  STI.B	R5, #0, R4
;__Lib_GPIO.c, 439 :: 		
L_GPIO_Config31:
;__Lib_GPIO.c, 440 :: 		
0x17FC	0x44B5C019  LSHR.L	R11, R11, #1
;__Lib_GPIO.c, 432 :: 		
0x1800	0x44A54010  ADD.L	R10, R10, #1
;__Lib_GPIO.c, 441 :: 		
; regByteAddr end address is: 12 (R3)
; clearMask end address is: 28 (R7)
; setMask end address is: 32 (R8)
; portNumOfPins end address is: 36 (R9)
; tmpPinMask end address is: 44 (R11)
; cnt end address is: 40 (R10)
0x1804	0x003005ED  JMP	L_GPIO_Config28
L_GPIO_Config29:
;__Lib_GPIO.c, 447 :: 		
; clearMask start address is: 32 (R8)
0x1808	0x64800000  LDK.L	R8, #0
;__Lib_GPIO.c, 448 :: 		
; setMask start address is: 28 (R7)
0x180C	0x64700000  LDK.L	R7, #0
;__Lib_GPIO.c, 450 :: 		
; tmpPinMask start address is: 12 (R3)
0x1810	0x4430D00D  BEXTU.L	R3, R1, #256
; pinMask end address is: 4 (R1)
;__Lib_GPIO.c, 451 :: 		
; cnt start address is: 4 (R1)
0x1814	0x64100000  LDK.L	R1, #0
; dir end address is: 8 (R2)
; cnt end address is: 4 (R1)
; port end address is: 0 (R0)
; setMask end address is: 28 (R7)
; clearMask end address is: 32 (R8)
; tmpPinMask end address is: 12 (R3)
0x1818	0xB5F08000  STI.L	SP, #0, R1
0x181C	0x4411500D  BEXTU.L	R1, R2, #256
0x1820	0xAC2F8000  LDI.L	R2, SP, #0
L_GPIO_Config32:
; cnt start address is: 8 (R2)
; dir start address is: 4 (R1)
; tmpPinMask start address is: 12 (R3)
; setMask start address is: 28 (R7)
; clearMask start address is: 32 (R8)
; port start address is: 0 (R0)
; dir start address is: 4 (R1)
; dir end address is: 4 (R1)
0x1824	0x5DE14202  CMP.L	R2, #32
0x1828	0x00600618  JMPC	R30, C, #0, L_GPIO_Config33
; dir end address is: 4 (R1)
;__Lib_GPIO.c, 453 :: 		
; dir start address is: 4 (R1)
0x182C	0x4441C014  AND.L	R4, R3, #1
0x1830	0x5DE24002  CMP.L	R4, #0
0x1834	0x00280615  JMPC	R30, Z, #1, L__GPIO_Config57
;__Lib_GPIO.c, 455 :: 		
0x1838	0x6440000C  LDK.L	R4, #12
0x183C	0x44420028  ASHL.L	R4, R4, R2
0x1840	0x44840045  OR.L	R8, R8, R4
;__Lib_GPIO.c, 456 :: 		
0x1844	0x4440D00D  BEXTU.L	R4, R1, #256
0x1848	0x44420028  ASHL.L	R4, R4, R2
0x184C	0x44738045  OR.L	R7, R7, R4
; setMask end address is: 28 (R7)
; clearMask end address is: 32 (R8)
;__Lib_GPIO.c, 457 :: 		
0x1850	0x00300615  JMP	L_GPIO_Config35
L__GPIO_Config57:
;__Lib_GPIO.c, 453 :: 		
;__Lib_GPIO.c, 457 :: 		
L_GPIO_Config35:
;__Lib_GPIO.c, 458 :: 		
; setMask start address is: 28 (R7)
; clearMask start address is: 32 (R8)
0x1854	0x4431C019  LSHR.L	R3, R3, #1
;__Lib_GPIO.c, 451 :: 		
0x1858	0x44214040  ADD.L	R2, R2, #4
;__Lib_GPIO.c, 459 :: 		
; dir end address is: 4 (R1)
; tmpPinMask end address is: 12 (R3)
; cnt end address is: 8 (R2)
0x185C	0x00300609  JMP	L_GPIO_Config32
L_GPIO_Config33:
;__Lib_GPIO.c, 461 :: 		
0x1860	0x64410084  LDK.L	R4, #GPIO_VAL_00_31+0
0x1864	0x44400042  SUB.L	R4, R0, R4
; port end address is: 0 (R0)
0x1868	0x44524028  ASHL.L	R5, R4, #2
0x186C	0x64410060  LDK.L	R4, #GPIO_CFG_00_07+0
0x1870	0x44620050  ADD.L	R6, R4, R5
; regLongAddr start address is: 0 (R0)
0x1874	0x44034000  MOVE.L	R0, R6
;__Lib_GPIO.c, 462 :: 		
0x1878	0x44547FF6  XOR.L	R5, R8, #-1
; clearMask end address is: 32 (R8)
0x187C	0xAC430000  LDI.L	R4, R6, #0
0x1880	0x44420054  AND.L	R4, R4, R5
0x1884	0xB4620000  STI.L	R6, #0, R4
;__Lib_GPIO.c, 463 :: 		
0x1888	0xAC400000  LDI.L	R4, R0, #0
0x188C	0x44420075  OR.L	R4, R4, R7
; setMask end address is: 28 (R7)
0x1890	0xB4020000  STI.L	R0, #0, R4
; regLongAddr end address is: 0 (R0)
;__Lib_GPIO.c, 465 :: 		
0x1894	0x640000FF  LDK.L	R0, #255
;__Lib_GPIO.c, 466 :: 		
L_end_GPIO_Config:
0x1898	0x99D00000  UNLINK	LR
0x189C	0xA0000000  RETURN	
0x18A0	0x000C00F0  	#786672
0x18A4	0x00300F00  	#3149568
; end of _GPIO_Config
_GPIO_Digital_Output:
;__Lib_GPIO.c, 472 :: 		
; pinMask start address is: 4 (R1)
; port start address is: 0 (R0)
; pinMask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pinMask start address is: 4 (R1)
;__Lib_GPIO.c, 474 :: 		
0x1DC4	0x6C300775  LPM.L	R3, $+16
0x1DC8	0x64200004  LDK.L	R2, #4
; pinMask end address is: 4 (R1)
; port end address is: 0 (R0)
0x1DCC	0x003405AE  CALL	_GPIO_Config+0
;__Lib_GPIO.c, 475 :: 		
L_end_GPIO_Digital_Output:
0x1DD0	0xA0000000  RETURN	
0x1DD4	0x00100215  	#1049109
; end of _GPIO_Digital_Output
easyft90x_v7_FT900__gpioInit_2:
;__ef_ft900_gpio.c, 102 :: 		static T_mikrobus_ret _gpioInit_2(T_mikrobus_pin pin, T_gpio_dir dir)
; dir start address is: 4 (R1)
; pin start address is: 0 (R0)
; dir end address is: 4 (R1)
; pin end address is: 0 (R0)
; pin start address is: 0 (R0)
; dir start address is: 4 (R1)
;__ef_ft900_gpio.c, 104 :: 		switch( pin )
0x2300	0x0030093B  JMP	L_easyft90x_v7_FT900__gpioInit_239
; pin end address is: 0 (R0)
;__ef_ft900_gpio.c, 106 :: 		case _MIKROBUS_AN_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_48_55, _GPIO_PINMASK_6); else GPIO_Digital_Output(&GPIO_PORT_48_55, _GPIO_PINMASK_6); break;
L_easyft90x_v7_FT900__gpioInit_241:
0x2304	0x59E0C012  CMP.B	R1, #1
0x2308	0x002008C7  JMPC	R30, Z, #0, L_easyft90x_v7_FT900__gpioInit_242
; dir end address is: 4 (R1)
0x230C	0x64100040  LDK.L	R1, #64
0x2310	0x6401008A  LDK.L	R0, #GPIO_PORT_48_55+0
0x2314	0x00340781  CALL	_GPIO_Digital_Input+0
0x2318	0x003008CA  JMP	L_easyft90x_v7_FT900__gpioInit_243
L_easyft90x_v7_FT900__gpioInit_242:
0x231C	0x64100040  LDK.L	R1, #64
0x2320	0x6401008A  LDK.L	R0, #GPIO_PORT_48_55+0
0x2324	0x00340771  CALL	_GPIO_Digital_Output+0
L_easyft90x_v7_FT900__gpioInit_243:
0x2328	0x00300954  JMP	L_easyft90x_v7_FT900__gpioInit_240
;__ef_ft900_gpio.c, 107 :: 		case _MIKROBUS_RST_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_00_07, _GPIO_PINMASK_4); else GPIO_Digital_Output(&GPIO_PORT_00_07, _GPIO_PINMASK_4); break;
L_easyft90x_v7_FT900__gpioInit_244:
; dir start address is: 4 (R1)
0x232C	0x59E0C012  CMP.B	R1, #1
0x2330	0x002008D1  JMPC	R30, Z, #0, L_easyft90x_v7_FT900__gpioInit_245
; dir end address is: 4 (R1)
0x2334	0x64100010  LDK.L	R1, #16
0x2338	0x64010084  LDK.L	R0, #GPIO_PORT_00_07+0
0x233C	0x00340781  CALL	_GPIO_Digital_Input+0
0x2340	0x003008D4  JMP	L_easyft90x_v7_FT900__gpioInit_246
L_easyft90x_v7_FT900__gpioInit_245:
0x2344	0x64100010  LDK.L	R1, #16
0x2348	0x64010084  LDK.L	R0, #GPIO_PORT_00_07+0
0x234C	0x00340771  CALL	_GPIO_Digital_Output+0
L_easyft90x_v7_FT900__gpioInit_246:
0x2350	0x00300954  JMP	L_easyft90x_v7_FT900__gpioInit_240
;__ef_ft900_gpio.c, 108 :: 		case _MIKROBUS_CS_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_56_63, _GPIO_PINMASK_5); else GPIO_Digital_Output(&GPIO_PORT_56_63, _GPIO_PINMASK_5); break;
L_easyft90x_v7_FT900__gpioInit_247:
; dir start address is: 4 (R1)
0x2354	0x59E0C012  CMP.B	R1, #1
0x2358	0x002008DB  JMPC	R30, Z, #0, L_easyft90x_v7_FT900__gpioInit_248
; dir end address is: 4 (R1)
0x235C	0x64100020  LDK.L	R1, #32
0x2360	0x6401008B  LDK.L	R0, #GPIO_PORT_56_63+0
0x2364	0x00340781  CALL	_GPIO_Digital_Input+0
0x2368	0x003008DE  JMP	L_easyft90x_v7_FT900__gpioInit_249
L_easyft90x_v7_FT900__gpioInit_248:
0x236C	0x64100020  LDK.L	R1, #32
0x2370	0x6401008B  LDK.L	R0, #GPIO_PORT_56_63+0
0x2374	0x00340771  CALL	_GPIO_Digital_Output+0
L_easyft90x_v7_FT900__gpioInit_249:
0x2378	0x00300954  JMP	L_easyft90x_v7_FT900__gpioInit_240
;__ef_ft900_gpio.c, 109 :: 		case _MIKROBUS_SCK_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_24_31, _GPIO_PINMASK_3); else GPIO_Digital_Output(&GPIO_PORT_24_31, _GPIO_PINMASK_3); break;
L_easyft90x_v7_FT900__gpioInit_250:
; dir start address is: 4 (R1)
0x237C	0x59E0C012  CMP.B	R1, #1
0x2380	0x002008E5  JMPC	R30, Z, #0, L_easyft90x_v7_FT900__gpioInit_251
; dir end address is: 4 (R1)
0x2384	0x64100008  LDK.L	R1, #8
0x2388	0x64010087  LDK.L	R0, #GPIO_PORT_24_31+0
0x238C	0x00340781  CALL	_GPIO_Digital_Input+0
0x2390	0x003008E8  JMP	L_easyft90x_v7_FT900__gpioInit_252
L_easyft90x_v7_FT900__gpioInit_251:
0x2394	0x64100008  LDK.L	R1, #8
0x2398	0x64010087  LDK.L	R0, #GPIO_PORT_24_31+0
0x239C	0x00340771  CALL	_GPIO_Digital_Output+0
L_easyft90x_v7_FT900__gpioInit_252:
0x23A0	0x00300954  JMP	L_easyft90x_v7_FT900__gpioInit_240
;__ef_ft900_gpio.c, 110 :: 		case _MIKROBUS_MISO_PIN  : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_24_31, _GPIO_PINMASK_6); else GPIO_Digital_Output(&GPIO_PORT_24_31, _GPIO_PINMASK_6); break;
L_easyft90x_v7_FT900__gpioInit_253:
; dir start address is: 4 (R1)
0x23A4	0x59E0C012  CMP.B	R1, #1
0x23A8	0x002008EF  JMPC	R30, Z, #0, L_easyft90x_v7_FT900__gpioInit_254
; dir end address is: 4 (R1)
0x23AC	0x64100040  LDK.L	R1, #64
0x23B0	0x64010087  LDK.L	R0, #GPIO_PORT_24_31+0
0x23B4	0x00340781  CALL	_GPIO_Digital_Input+0
0x23B8	0x003008F2  JMP	L_easyft90x_v7_FT900__gpioInit_255
L_easyft90x_v7_FT900__gpioInit_254:
0x23BC	0x64100040  LDK.L	R1, #64
0x23C0	0x64010087  LDK.L	R0, #GPIO_PORT_24_31+0
0x23C4	0x00340771  CALL	_GPIO_Digital_Output+0
L_easyft90x_v7_FT900__gpioInit_255:
0x23C8	0x00300954  JMP	L_easyft90x_v7_FT900__gpioInit_240
;__ef_ft900_gpio.c, 111 :: 		case _MIKROBUS_MOSI_PIN  : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_24_31, _GPIO_PINMASK_5); else GPIO_Digital_Output(&GPIO_PORT_24_31, _GPIO_PINMASK_5); break;
L_easyft90x_v7_FT900__gpioInit_256:
; dir start address is: 4 (R1)
0x23CC	0x59E0C012  CMP.B	R1, #1
0x23D0	0x002008F9  JMPC	R30, Z, #0, L_easyft90x_v7_FT900__gpioInit_257
; dir end address is: 4 (R1)
0x23D4	0x64100020  LDK.L	R1, #32
0x23D8	0x64010087  LDK.L	R0, #GPIO_PORT_24_31+0
0x23DC	0x00340781  CALL	_GPIO_Digital_Input+0
0x23E0	0x003008FC  JMP	L_easyft90x_v7_FT900__gpioInit_258
L_easyft90x_v7_FT900__gpioInit_257:
0x23E4	0x64100020  LDK.L	R1, #32
0x23E8	0x64010087  LDK.L	R0, #GPIO_PORT_24_31+0
0x23EC	0x00340771  CALL	_GPIO_Digital_Output+0
L_easyft90x_v7_FT900__gpioInit_258:
0x23F0	0x00300954  JMP	L_easyft90x_v7_FT900__gpioInit_240
;__ef_ft900_gpio.c, 112 :: 		case _MIKROBUS_PWM_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_56_63, _GPIO_PINMASK_1); else GPIO_Digital_Output(&GPIO_PORT_56_63, _GPIO_PINMASK_1); break;
L_easyft90x_v7_FT900__gpioInit_259:
; dir start address is: 4 (R1)
0x23F4	0x59E0C012  CMP.B	R1, #1
0x23F8	0x00200903  JMPC	R30, Z, #0, L_easyft90x_v7_FT900__gpioInit_260
; dir end address is: 4 (R1)
0x23FC	0x64100002  LDK.L	R1, #2
0x2400	0x6401008B  LDK.L	R0, #GPIO_PORT_56_63+0
0x2404	0x00340781  CALL	_GPIO_Digital_Input+0
0x2408	0x00300906  JMP	L_easyft90x_v7_FT900__gpioInit_261
L_easyft90x_v7_FT900__gpioInit_260:
0x240C	0x64100002  LDK.L	R1, #2
0x2410	0x6401008B  LDK.L	R0, #GPIO_PORT_56_63+0
0x2414	0x00340771  CALL	_GPIO_Digital_Output+0
L_easyft90x_v7_FT900__gpioInit_261:
0x2418	0x00300954  JMP	L_easyft90x_v7_FT900__gpioInit_240
;__ef_ft900_gpio.c, 113 :: 		case _MIKROBUS_INT_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_00_07, _GPIO_PINMASK_5); else GPIO_Digital_Output(&GPIO_PORT_00_07, _GPIO_PINMASK_5); break;
L_easyft90x_v7_FT900__gpioInit_262:
; dir start address is: 4 (R1)
0x241C	0x59E0C012  CMP.B	R1, #1
0x2420	0x0020090D  JMPC	R30, Z, #0, L_easyft90x_v7_FT900__gpioInit_263
; dir end address is: 4 (R1)
0x2424	0x64100020  LDK.L	R1, #32
0x2428	0x64010084  LDK.L	R0, #GPIO_PORT_00_07+0
0x242C	0x00340781  CALL	_GPIO_Digital_Input+0
0x2430	0x00300910  JMP	L_easyft90x_v7_FT900__gpioInit_264
L_easyft90x_v7_FT900__gpioInit_263:
0x2434	0x64100020  LDK.L	R1, #32
0x2438	0x64010084  LDK.L	R0, #GPIO_PORT_00_07+0
0x243C	0x00340771  CALL	_GPIO_Digital_Output+0
L_easyft90x_v7_FT900__gpioInit_264:
0x2440	0x00300954  JMP	L_easyft90x_v7_FT900__gpioInit_240
;__ef_ft900_gpio.c, 114 :: 		case _MIKROBUS_RX_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_48_55, _GPIO_PINMASK_5); else GPIO_Digital_Output(&GPIO_PORT_48_55, _GPIO_PINMASK_5); break;
L_easyft90x_v7_FT900__gpioInit_265:
; dir start address is: 4 (R1)
0x2444	0x59E0C012  CMP.B	R1, #1
0x2448	0x00200917  JMPC	R30, Z, #0, L_easyft90x_v7_FT900__gpioInit_266
; dir end address is: 4 (R1)
0x244C	0x64100020  LDK.L	R1, #32
0x2450	0x6401008A  LDK.L	R0, #GPIO_PORT_48_55+0
0x2454	0x00340781  CALL	_GPIO_Digital_Input+0
0x2458	0x0030091A  JMP	L_easyft90x_v7_FT900__gpioInit_267
L_easyft90x_v7_FT900__gpioInit_266:
0x245C	0x64100020  LDK.L	R1, #32
0x2460	0x6401008A  LDK.L	R0, #GPIO_PORT_48_55+0
0x2464	0x00340771  CALL	_GPIO_Digital_Output+0
L_easyft90x_v7_FT900__gpioInit_267:
0x2468	0x00300954  JMP	L_easyft90x_v7_FT900__gpioInit_240
;__ef_ft900_gpio.c, 115 :: 		case _MIKROBUS_TX_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_48_55, _GPIO_PINMASK_4); else GPIO_Digital_Output(&GPIO_PORT_48_55, _GPIO_PINMASK_4); break;
L_easyft90x_v7_FT900__gpioInit_268:
; dir start address is: 4 (R1)
0x246C	0x59E0C012  CMP.B	R1, #1
0x2470	0x00200921  JMPC	R30, Z, #0, L_easyft90x_v7_FT900__gpioInit_269
; dir end address is: 4 (R1)
0x2474	0x64100010  LDK.L	R1, #16
0x2478	0x6401008A  LDK.L	R0, #GPIO_PORT_48_55+0
0x247C	0x00340781  CALL	_GPIO_Digital_Input+0
0x2480	0x00300924  JMP	L_easyft90x_v7_FT900__gpioInit_270
L_easyft90x_v7_FT900__gpioInit_269:
0x2484	0x64100010  LDK.L	R1, #16
0x2488	0x6401008A  LDK.L	R0, #GPIO_PORT_48_55+0
0x248C	0x00340771  CALL	_GPIO_Digital_Output+0
L_easyft90x_v7_FT900__gpioInit_270:
0x2490	0x00300954  JMP	L_easyft90x_v7_FT900__gpioInit_240
;__ef_ft900_gpio.c, 116 :: 		case _MIKROBUS_SCL_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_40_47, _GPIO_PINMASK_4); else GPIO_Digital_Output(&GPIO_PORT_40_47, _GPIO_PINMASK_4); break;
L_easyft90x_v7_FT900__gpioInit_271:
; dir start address is: 4 (R1)
0x2494	0x59E0C012  CMP.B	R1, #1
0x2498	0x0020092B  JMPC	R30, Z, #0, L_easyft90x_v7_FT900__gpioInit_272
; dir end address is: 4 (R1)
0x249C	0x64100010  LDK.L	R1, #16
0x24A0	0x64010089  LDK.L	R0, #GPIO_PORT_40_47+0
0x24A4	0x00340781  CALL	_GPIO_Digital_Input+0
0x24A8	0x0030092E  JMP	L_easyft90x_v7_FT900__gpioInit_273
L_easyft90x_v7_FT900__gpioInit_272:
0x24AC	0x64100010  LDK.L	R1, #16
0x24B0	0x64010089  LDK.L	R0, #GPIO_PORT_40_47+0
0x24B4	0x00340771  CALL	_GPIO_Digital_Output+0
L_easyft90x_v7_FT900__gpioInit_273:
0x24B8	0x00300954  JMP	L_easyft90x_v7_FT900__gpioInit_240
;__ef_ft900_gpio.c, 117 :: 		case _MIKROBUS_SDA_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_40_47, _GPIO_PINMASK_5); else GPIO_Digital_Output(&GPIO_PORT_40_47, _GPIO_PINMASK_5); break;
L_easyft90x_v7_FT900__gpioInit_274:
; dir start address is: 4 (R1)
0x24BC	0x59E0C012  CMP.B	R1, #1
0x24C0	0x00200935  JMPC	R30, Z, #0, L_easyft90x_v7_FT900__gpioInit_275
; dir end address is: 4 (R1)
0x24C4	0x64100020  LDK.L	R1, #32
0x24C8	0x64010089  LDK.L	R0, #GPIO_PORT_40_47+0
0x24CC	0x00340781  CALL	_GPIO_Digital_Input+0
0x24D0	0x00300938  JMP	L_easyft90x_v7_FT900__gpioInit_276
L_easyft90x_v7_FT900__gpioInit_275:
0x24D4	0x64100020  LDK.L	R1, #32
0x24D8	0x64010089  LDK.L	R0, #GPIO_PORT_40_47+0
0x24DC	0x00340771  CALL	_GPIO_Digital_Output+0
L_easyft90x_v7_FT900__gpioInit_276:
0x24E0	0x00300954  JMP	L_easyft90x_v7_FT900__gpioInit_240
;__ef_ft900_gpio.c, 118 :: 		default                  : return _MIKROBUS_ERR_PIN;
L_easyft90x_v7_FT900__gpioInit_277:
0x24E4	0x64000001  LDK.L	R0, #1
0x24E8	0x00300955  JMP	L_end__gpioInit_2
;__ef_ft900_gpio.c, 119 :: 		}
L_easyft90x_v7_FT900__gpioInit_239:
; dir start address is: 4 (R1)
; pin start address is: 0 (R0)
0x24EC	0x59E04002  CMP.B	R0, #0
0x24F0	0x002808C1  JMPC	R30, Z, #1, L_easyft90x_v7_FT900__gpioInit_241
0x24F4	0x59E04012  CMP.B	R0, #1
0x24F8	0x002808CB  JMPC	R30, Z, #1, L_easyft90x_v7_FT900__gpioInit_244
0x24FC	0x59E04022  CMP.B	R0, #2
0x2500	0x002808D5  JMPC	R30, Z, #1, L_easyft90x_v7_FT900__gpioInit_247
0x2504	0x59E04032  CMP.B	R0, #3
0x2508	0x002808DF  JMPC	R30, Z, #1, L_easyft90x_v7_FT900__gpioInit_250
0x250C	0x59E04042  CMP.B	R0, #4
0x2510	0x002808E9  JMPC	R30, Z, #1, L_easyft90x_v7_FT900__gpioInit_253
0x2514	0x59E04052  CMP.B	R0, #5
0x2518	0x002808F3  JMPC	R30, Z, #1, L_easyft90x_v7_FT900__gpioInit_256
0x251C	0x59E04062  CMP.B	R0, #6
0x2520	0x002808FD  JMPC	R30, Z, #1, L_easyft90x_v7_FT900__gpioInit_259
0x2524	0x59E04072  CMP.B	R0, #7
0x2528	0x00280907  JMPC	R30, Z, #1, L_easyft90x_v7_FT900__gpioInit_262
0x252C	0x59E04082  CMP.B	R0, #8
0x2530	0x00280911  JMPC	R30, Z, #1, L_easyft90x_v7_FT900__gpioInit_265
0x2534	0x59E04092  CMP.B	R0, #9
0x2538	0x0028091B  JMPC	R30, Z, #1, L_easyft90x_v7_FT900__gpioInit_268
0x253C	0x59E040A2  CMP.B	R0, #10
0x2540	0x00280925  JMPC	R30, Z, #1, L_easyft90x_v7_FT900__gpioInit_271
0x2544	0x59E040B2  CMP.B	R0, #11
0x2548	0x0028092F  JMPC	R30, Z, #1, L_easyft90x_v7_FT900__gpioInit_274
; pin end address is: 0 (R0)
; dir end address is: 4 (R1)
0x254C	0x00300939  JMP	L_easyft90x_v7_FT900__gpioInit_277
L_easyft90x_v7_FT900__gpioInit_240:
;__ef_ft900_gpio.c, 120 :: 		return _MIKROBUS_OK;
0x2550	0x64000000  LDK.L	R0, __MIKROBUS_OK
;__ef_ft900_gpio.c, 121 :: 		}
L_end__gpioInit_2:
0x2554	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__gpioInit_2
_mikrobus_uartInit:
;easyft90x_v7_FT900.c, 253 :: 		T_mikrobus_ret mikrobus_uartInit(T_mikrobus_soc bus, const uint32_t *cfg)
; cfg start address is: 4 (R1)
; bus start address is: 0 (R0)
; cfg end address is: 4 (R1)
; bus end address is: 0 (R0)
; bus start address is: 0 (R0)
; cfg start address is: 4 (R1)
;easyft90x_v7_FT900.c, 255 :: 		switch( bus )
0x2A88	0x00300AAB  JMP	L_mikrobus_uartInit83
; bus end address is: 0 (R0)
;easyft90x_v7_FT900.c, 258 :: 		case _MIKROBUS1 : return _uartInit_1( cfg );
L_mikrobus_uartInit85:
0x2A8C	0x4400C000  MOVE.L	R0, R1
; cfg end address is: 4 (R1)
0x2A90	0x003407FD  CALL	easyft90x_v7_FT900__uartInit_1+0
0x2A94	0x00300AB0  JMP	L_end_mikrobus_uartInit
;easyft90x_v7_FT900.c, 261 :: 		case _MIKROBUS2 : return _uartInit_2( cfg );
L_mikrobus_uartInit86:
; cfg start address is: 4 (R1)
0x2A98	0x4400C000  MOVE.L	R0, R1
; cfg end address is: 4 (R1)
0x2A9C	0x00340801  CALL	easyft90x_v7_FT900__uartInit_2+0
0x2AA0	0x00300AB0  JMP	L_end_mikrobus_uartInit
;easyft90x_v7_FT900.c, 275 :: 		default : return _MIKROBUS_ERR_BUS;
L_mikrobus_uartInit87:
0x2AA4	0x64000001  LDK.L	R0, #1
0x2AA8	0x00300AB0  JMP	L_end_mikrobus_uartInit
;easyft90x_v7_FT900.c, 276 :: 		}
L_mikrobus_uartInit83:
; cfg start address is: 4 (R1)
; bus start address is: 0 (R0)
0x2AAC	0x59E04002  CMP.B	R0, #0
0x2AB0	0x00280AA3  JMPC	R30, Z, #1, L_mikrobus_uartInit85
0x2AB4	0x59E04012  CMP.B	R0, #1
0x2AB8	0x00280AA6  JMPC	R30, Z, #1, L_mikrobus_uartInit86
; bus end address is: 0 (R0)
; cfg end address is: 4 (R1)
0x2ABC	0x00300AA9  JMP	L_mikrobus_uartInit87
;easyft90x_v7_FT900.c, 278 :: 		}
L_end_mikrobus_uartInit:
0x2AC0	0xA0000000  RETURN	
; end of _mikrobus_uartInit
easyft90x_v7_FT900__uartInit_1:
;__ef_ft900_uart.c, 29 :: 		static T_mikrobus_ret _uartInit_1(const uint32_t* cfg)
; cfg start address is: 0 (R0)
; cfg end address is: 0 (R0)
; cfg start address is: 0 (R0)
;__ef_ft900_uart.c, 31 :: 		UART2_Init( (unsigned long) cfg[0] );
0x1FF4	0xCC000000  LPMI.L	R0, R0, #0
; cfg end address is: 0 (R0)
0x1FF8	0x00340776  CALL	_UART2_Init+0
;__ef_ft900_uart.c, 32 :: 		return _MIKROBUS_OK;
0x1FFC	0x64000000  LDK.L	R0, __MIKROBUS_OK
;__ef_ft900_uart.c, 33 :: 		}
L_end__uartInit_1:
0x2000	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__uartInit_1
_UART2_Init:
;__Lib_UART.c, 682 :: 		
; baudRate start address is: 0 (R0)
0x1DD8	0x95D00004  LINK	LR, #4
; baudRate end address is: 0 (R0)
; baudRate start address is: 0 (R0)
;__Lib_UART.c, 684 :: 		
0x1DDC	0xC410023C  LDA.L	R1, __Lib_UART_UART2+0
0x1DE0	0xB5F08000  STI.L	SP, #0, R1
0x1DE4	0x64400000  LDK.L	R4, #0
0x1DE8	0x64300000  LDK.L	R3, #0
0x1DEC	0x64200003  LDK.L	R2, #3
0x1DF0	0x44104000  MOVE.L	R1, R0
; baudRate end address is: 0 (R0)
0x1DF4	0xAC0F8000  LDI.L	R0, SP, #0
0x1DF8	0x00340670  CALL	__Lib_UART_UARTx_Init_Advanced+0
;__Lib_UART.c, 685 :: 		
L_end_UART2_Init:
0x1DFC	0x99D00000  UNLINK	LR
0x1E00	0xA0000000  RETURN	
; end of _UART2_Init
__Lib_UART_UARTx_Init_Advanced:
;__Lib_UART.c, 1986 :: 		
; stopBits start address is: 16 (R4)
; parity start address is: 12 (R3)
; dataBits start address is: 8 (R2)
; baudRate start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x19C0	0x95D0000C  LINK	LR, #12
0x19C4	0x44B04000  MOVE.L	R11, R0
; stopBits end address is: 16 (R4)
; parity end address is: 12 (R3)
; dataBits end address is: 8 (R2)
; baudRate end address is: 4 (R1)
; UARTx end address is: 0 (R0)
; UARTx start address is: 44 (R11)
; baudRate start address is: 4 (R1)
; dataBits start address is: 8 (R2)
; parity start address is: 12 (R3)
; stopBits start address is: 16 (R4)
;__Lib_UART.c, 1990 :: 		
0x19C8	0xC4500238  LDA.L	R5, __Lib_UART_UART1+0
0x19CC	0x5DE58052  CMP.L	R11, R5
0x19D0	0x0020067E  JMPC	R30, Z, #0, L___Lib_UART_UARTx_Init_Advanced156
;__Lib_UART.c, 1992 :: 		
0x19D4	0x645016A0  LDK.L	R5, #_UART1_Read+0
0x19D8	0xBC500270  STA.L	_UART_Rd_Ptr+0, R5
;__Lib_UART.c, 1993 :: 		
0x19DC	0x64501EB8  LDK.L	R5, #_UART1_Write+0
0x19E0	0xBC500274  STA.L	_UART_Wr_Ptr+0, R5
;__Lib_UART.c, 1994 :: 		
0x19E4	0x64501694  LDK.L	R5, #_UART1_Data_Ready+0
0x19E8	0xBC500278  STA.L	_UART_Rdy_Ptr+0, R5
;__Lib_UART.c, 1995 :: 		
0x19EC	0x64501580  LDK.L	R5, #_UART1_Tx_Idle+0
0x19F0	0xBC50027C  STA.L	_UART_Tx_Idle_Ptr+0, R5
;__Lib_UART.c, 1996 :: 		
0x19F4	0x00300689  JMP	L___Lib_UART_UARTx_Init_Advanced157
L___Lib_UART_UARTx_Init_Advanced156:
;__Lib_UART.c, 1997 :: 		
0x19F8	0xC450023C  LDA.L	R5, __Lib_UART_UART2+0
0x19FC	0x5DE58052  CMP.L	R11, R5
0x1A00	0x00200689  JMPC	R30, Z, #0, L___Lib_UART_UARTx_Init_Advanced158
;__Lib_UART.c, 1999 :: 		
0x1A04	0x64501574  LDK.L	R5, #_UART2_Read+0
0x1A08	0xBC500270  STA.L	_UART_Rd_Ptr+0, R5
;__Lib_UART.c, 2000 :: 		
0x1A0C	0x64501E6C  LDK.L	R5, #_UART2_Write+0
0x1A10	0xBC500274  STA.L	_UART_Wr_Ptr+0, R5
;__Lib_UART.c, 2001 :: 		
0x1A14	0x64501598  LDK.L	R5, #_UART2_Data_Ready+0
0x1A18	0xBC500278  STA.L	_UART_Rdy_Ptr+0, R5
;__Lib_UART.c, 2002 :: 		
0x1A1C	0x6450158C  LDK.L	R5, #_UART2_Tx_Idle+0
0x1A20	0xBC50027C  STA.L	_UART_Tx_Idle_Ptr+0, R5
;__Lib_UART.c, 2003 :: 		
L___Lib_UART_UARTx_Init_Advanced158:
L___Lib_UART_UARTx_Init_Advanced157:
;__Lib_UART.c, 2005 :: 		
0x1A24	0xB5F08008  STI.L	SP, #8, R1
; baudRate end address is: 4 (R1)
;__Lib_UART.c, 2006 :: 		
0x1A28	0x003404FE  CALL	_Get_Peripheral_Clock_kHz+0
0x1A2C	0x645003E8  LDK.L	R5, #1000
0x1A30	0xF4500058  MUL.L	R5, R0, R5
0x1A34	0xB5F28000  STI.L	SP, #0, R5
;__Lib_UART.c, 2007 :: 		
0x1A38	0xB1F10005  STI.B	SP, #5, R2
; dataBits end address is: 8 (R2)
;__Lib_UART.c, 2008 :: 		
0x1A3C	0xB1F20004  STI.B	SP, #4, R4
; stopBits end address is: 16 (R4)
;__Lib_UART.c, 2009 :: 		
0x1A40	0xB1F18006  STI.B	SP, #6, R3
; parity end address is: 12 (R3)
;__Lib_UART.c, 2011 :: 		
0x1A44	0x4405C000  MOVE.L	R0, R11
0x1A48	0x0034050D  CALL	__Lib_UART_UARTx_Sys_Init+0
;__Lib_UART.c, 2012 :: 		
0x1A4C	0x4405C000  MOVE.L	R0, R11
0x1A50	0x003403C3  CALL	__Lib_UART_UARTx_Soft_Reset+0
;__Lib_UART.c, 2015 :: 		
0x1A54	0x6410000F  LDK.L	R1, #15
0x1A58	0x4405C000  MOVE.L	R0, R11
0x1A5C	0x00340435  CALL	__Lib_UART_UARTx_Read_ICR+0
0x1A60	0x44507FE4  AND.L	R5, R0, #-2
0x1A64	0x64200026  LDK.L	R2, #38
0x1A68	0x4412D00D  BEXTU.L	R1, R5, #256
0x1A6C	0x4405C000  MOVE.L	R0, R11
0x1A70	0x003402E7  CALL	__Lib_UART_UARTX_Write_Reg550+0
;__Lib_UART.c, 2017 :: 		
0x1A74	0xAC2F8000  LDI.L	R2, SP, #0
0x1A78	0xAC1F8008  LDI.L	R1, SP, #8
0x1A7C	0x4405C000  MOVE.L	R0, R11
0x1A80	0x003403D0  CALL	__Lib_UART_UARTx_Set_Baud_Rate+0
;__Lib_UART.c, 2018 :: 		
0x1A84	0xA81F8005  LDI.B	R1, SP, #5
0x1A88	0x4405C000  MOVE.L	R0, R11
0x1A8C	0x003403FE  CALL	__Lib_UART_UARTx_Set_Data_Bits+0
;__Lib_UART.c, 2019 :: 		
0x1A90	0xA81F8004  LDI.B	R1, SP, #4
0x1A94	0x4405C000  MOVE.L	R0, R11
0x1A98	0x00340488  CALL	__Lib_UART_UARTx_Set_Stop_Bits+0
;__Lib_UART.c, 2020 :: 		
0x1A9C	0xA81F8006  LDI.B	R1, SP, #6
0x1AA0	0x4405C000  MOVE.L	R0, R11
0x1AA4	0x003402A1  CALL	__Lib_UART_UARTx_Set_Polarity+0
;__Lib_UART.c, 2021 :: 		
0x1AA8	0x4405C000  MOVE.L	R0, R11
; UARTx end address is: 44 (R11)
0x1AAC	0x003403C7  CALL	__Lib_UART_UARTx_Set_Flow_Control+0
;__Lib_UART.c, 2022 :: 		
L_end_UARTx_Init_Advanced:
0x1AB0	0x99D00000  UNLINK	LR
0x1AB4	0xA0000000  RETURN	
; end of __Lib_UART_UARTx_Init_Advanced
_Get_Peripheral_Clock_kHz:
;__Lib_Delays.c, 13 :: 		unsigned long Get_Peripheral_Clock_kHz() {
;__Lib_Delays.c, 17 :: 		if (CLKCFG.B31) {
0x13F8	0xC4010008  LDA.L	R0, CLKCFG+0
0x13FC	0x440043FD  BEXTU.L	R0, R0, #63
0x1400	0x5DE04002  CMP.L	R0, #0
0x1404	0x0028050B  JMPC	R30, Z, #1, L_Get_Peripheral_Clock_kHz0
;__Lib_Delays.c, 20 :: 		cpuClockDiv = ((CLKCFG >> 16) & 0x0F);
0x1408	0xC4010008  LDA.L	R0, CLKCFG+0
0x140C	0x44004109  LSHR.L	R0, R0, #16
0x1410	0x441040F4  AND.L	R1, R0, #15
;__Lib_Delays.c, 21 :: 		return (100000  / (1 << cpuClockDiv));
0x1414	0x64000001  LDK.L	R0, #1
0x1418	0x44100018  ASHL.L	R1, R0, R1
0x141C	0x4410C00C  BEXTS.L	R1, R1, #0
0x1420	0x640186A0  LDK.L	R0, #100000
0x1424	0xF4000012  DIV.L	R0, R0, R1
0x1428	0x0030050C  JMP	L_end_Get_Peripheral_Clock_kHz
;__Lib_Delays.c, 22 :: 		}
L_Get_Peripheral_Clock_kHz0:
;__Lib_Delays.c, 24 :: 		return 100000;
0x142C	0x640186A0  LDK.L	R0, #100000
;__Lib_Delays.c, 26 :: 		}
L_end_Get_Peripheral_Clock_kHz:
0x1430	0xA0000000  RETURN	
; end of _Get_Peripheral_Clock_kHz
__Lib_UART_UARTx_Sys_Init:
;__Lib_UART.c, 843 :: 		
; UARTx start address is: 0 (R0)
; UARTx end address is: 0 (R0)
; UARTx start address is: 0 (R0)
;__Lib_UART.c, 845 :: 		
0x1434	0xC4100238  LDA.L	R1, __Lib_UART_UART1+0
0x1438	0x5DE00012  CMP.L	R0, R1
0x143C	0x00200524  JMPC	R30, Z, #0, L___Lib_UART_UARTx_Sys_Init11
; UARTx end address is: 0 (R0)
;__Lib_UART.c, 848 :: 		
0x1440	0xC4110008  LDA.L	R1, CLKCFG+0
0x1444	0x4410C105  OR.L	R1, R1, #16
0x1448	0xBC110008  STA.L	CLKCFG+0, R1
;__Lib_UART.c, 851 :: 		
0x144C	0xC421004C  LDA.L	R2, PIN_48_51+0
0x1450	0x641F0000  LDK.L	R1, #-65536
0x1454	0x44110014  AND.L	R1, R2, R1
0x1458	0xBC11004C  STA.L	PIN_48_51+0, R1
;__Lib_UART.c, 852 :: 		
0x145C	0xC421004C  LDA.L	R2, PIN_48_51+0
0x1460	0x6410D0D0  LDK.L	R1, #53456
0x1464	0x44110015  OR.L	R1, R2, R1
0x1468	0xBC11004C  STA.L	PIN_48_51+0, R1
;__Lib_UART.c, 856 :: 		
0x146C	0xC4210018  LDA.L	R2, MSC0CFG+0
0x1470	0x6C100538  LPM.L	R1, $+112
0x1474	0x44110014  AND.L	R1, R2, R1
0x1478	0xBC110018  STA.L	MSC0CFG+0, R1
;__Lib_UART.c, 857 :: 		
0x147C	0xC4210018  LDA.L	R2, MSC0CFG+0
0x1480	0x6C100539  LPM.L	R1, $+100
0x1484	0x44110015  OR.L	R1, R2, R1
0x1488	0xBC110018  STA.L	MSC0CFG+0, R1
;__Lib_UART.c, 858 :: 		
0x148C	0x00300537  JMP	L___Lib_UART_UARTx_Sys_Init12
L___Lib_UART_UARTx_Sys_Init11:
;__Lib_UART.c, 862 :: 		
0x1490	0xC4110008  LDA.L	R1, CLKCFG+0
0x1494	0x4410C085  OR.L	R1, R1, #8
0x1498	0xBC110008  STA.L	CLKCFG+0, R1
;__Lib_UART.c, 865 :: 		
0x149C	0xC4210050  LDA.L	R2, PIN_52_55+0
0x14A0	0x641F0000  LDK.L	R1, #-65536
0x14A4	0x44110014  AND.L	R1, R2, R1
0x14A8	0xBC110050  STA.L	PIN_52_55+0, R1
;__Lib_UART.c, 866 :: 		
0x14AC	0xC4210050  LDA.L	R2, PIN_52_55+0
0x14B0	0x64109090  LDK.L	R1, #37008
0x14B4	0x44110015  OR.L	R1, R2, R1
0x14B8	0xBC110050  STA.L	PIN_52_55+0, R1
;__Lib_UART.c, 869 :: 		
0x14BC	0xC4210018  LDA.L	R2, MSC0CFG+0
0x14C0	0x6C100538  LPM.L	R1, $+32
0x14C4	0x44110014  AND.L	R1, R2, R1
0x14C8	0xBC110018  STA.L	MSC0CFG+0, R1
;__Lib_UART.c, 870 :: 		
0x14CC	0xC4210018  LDA.L	R2, MSC0CFG+0
0x14D0	0x64150000  LDK.L	R1, #327680
0x14D4	0x44110015  OR.L	R1, R2, R1
0x14D8	0xBC110018  STA.L	MSC0CFG+0, R1
;__Lib_UART.c, 871 :: 		
L___Lib_UART_UARTx_Sys_Init12:
;__Lib_UART.c, 872 :: 		
;__Lib_UART.c, 873 :: 		
L_end_UARTx_Sys_Init:
0x14DC	0xA0000000  RETURN	
0x14E0	0xFF00FFFF  	#-16711681
0x14E4	0x00280000  	#2621440
; end of __Lib_UART_UARTx_Sys_Init
__Lib_UART_UARTx_Soft_Reset:
;__Lib_UART.c, 1964 :: 		
; UARTx start address is: 0 (R0)
; UARTx end address is: 0 (R0)
; UARTx start address is: 0 (R0)
;__Lib_UART.c, 1966 :: 		
0x0F0C	0x6420000C  LDK.L	R2, #12
0x0F10	0x64100000  LDK.L	R1, #0
; UARTx end address is: 0 (R0)
0x0F14	0x003401DF  CALL	__Lib_UART_UARTx_Write_ICR+0
;__Lib_UART.c, 1967 :: 		
L_end_UARTx_Soft_Reset:
0x0F18	0xA0000000  RETURN	
; end of __Lib_UART_UARTx_Soft_Reset
__Lib_UART_UARTx_Write_ICR:
;__Lib_UART.c, 1590 :: 		
; addr start address is: 8 (R2)
; val start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x077C	0x44504000  MOVE.L	R5, R0
0x0780	0x4460D00D  BEXTU.L	R6, R1, #256
0x0784	0x4471500D  BEXTU.L	R7, R2, #256
; addr end address is: 8 (R2)
; val end address is: 4 (R1)
; UARTx end address is: 0 (R0)
; UARTx start address is: 20 (R5)
; val start address is: 24 (R6)
; addr start address is: 28 (R7)
;__Lib_UART.c, 1592 :: 		
; tmpLCR start address is: 0 (R0)
0x0788	0x64000000  LDK.L	R0, #0
;__Lib_UART.c, 1595 :: 		
0x078C	0x4432C560  ADD.L	R3, R5, #86
0x0790	0xA8318000  LDI.B	R3, R3, #0
0x0794	0x59E1CBF2  CMP.B	R3, #191
0x0798	0x002001F6  JMPC	R30, Z, #0, L___Lib_UART_UARTx_Write_ICR159
; tmpLCR end address is: 0 (R0)
;__Lib_UART.c, 1597 :: 		
0x079C	0x4442C560  ADD.L	R4, R5, #86
0x07A0	0xA8320000  LDI.B	R3, R4, #0
; tmpLCR start address is: 32 (R8)
0x07A4	0x4481D00D  BEXTU.L	R8, R3, #256
;__Lib_UART.c, 1598 :: 		
0x07A8	0x4432C550  ADD.L	R3, R5, #85
0x07AC	0xA8318000  LDI.B	R3, R3, #0
0x07B0	0x4431C7F4  AND.L	R3, R3, #127
0x07B4	0xB0418000  STI.B	R4, #0, R3
;__Lib_UART.c, 1599 :: 		
0x07B8	0x4432C560  ADD.L	R3, R5, #86
0x07BC	0xA8318000  LDI.B	R3, R3, #0
0x07C0	0x64200027  LDK.L	R2, #39
0x07C4	0x4411D00D  BEXTU.L	R1, R3, #256
0x07C8	0x4402C000  MOVE.L	R0, R5
0x07CC	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
; tmpLCR end address is: 32 (R8)
0x07D0	0x4444500D  BEXTU.L	R4, R8, #256
;__Lib_UART.c, 1600 :: 		
0x07D4	0x003001F7  JMP	L___Lib_UART_UARTx_Write_ICR109
L___Lib_UART_UARTx_Write_ICR159:
;__Lib_UART.c, 1595 :: 		
0x07D8	0x4440500D  BEXTU.L	R4, R0, #256
;__Lib_UART.c, 1600 :: 		
L___Lib_UART_UARTx_Write_ICR109:
;__Lib_UART.c, 1603 :: 		
; tmpLCR start address is: 16 (R4)
0x07DC	0x59E3C002  CMP.B	R7, #0
0x07E0	0x002001FB  JMPC	R30, Z, #0, L___Lib_UART_UARTx_Write_ICR110
;__Lib_UART.c, 1605 :: 		
0x07E4	0x4432C540  ADD.L	R3, R5, #84
0x07E8	0xB0330000  STI.B	R3, #0, R6
;__Lib_UART.c, 1606 :: 		
L___Lib_UART_UARTx_Write_ICR110:
;__Lib_UART.c, 1609 :: 		
0x07EC	0x6420002B  LDK.L	R2, #43
0x07F0	0x4413D00D  BEXTU.L	R1, R7, #256
; addr end address is: 28 (R7)
0x07F4	0x4402C000  MOVE.L	R0, R5
0x07F8	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1611 :: 		
0x07FC	0x64200035  LDK.L	R2, #53
0x0800	0x4413500D  BEXTU.L	R1, R6, #256
; val end address is: 24 (R6)
0x0804	0x4402C000  MOVE.L	R0, R5
0x0808	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1614 :: 		
0x080C	0x59E24BF2  CMP.B	R4, #191
0x0810	0x0020020D  JMPC	R30, Z, #0, L___Lib_UART_UARTx_Write_ICR111
;__Lib_UART.c, 1616 :: 		
0x0814	0x4432C560  ADD.L	R3, R5, #86
0x0818	0xB0320000  STI.B	R3, #0, R4
; tmpLCR end address is: 16 (R4)
;__Lib_UART.c, 1617 :: 		
0x081C	0x4432C560  ADD.L	R3, R5, #86
0x0820	0xA8318000  LDI.B	R3, R3, #0
0x0824	0x64200027  LDK.L	R2, #39
0x0828	0x4411D00D  BEXTU.L	R1, R3, #256
0x082C	0x4402C000  MOVE.L	R0, R5
; UARTx end address is: 20 (R5)
0x0830	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1618 :: 		
L___Lib_UART_UARTx_Write_ICR111:
;__Lib_UART.c, 1620 :: 		
;__Lib_UART.c, 1621 :: 		
L_end_UARTx_Write_ICR:
0x0834	0xA0000000  RETURN	
; end of __Lib_UART_UARTx_Write_ICR
__Lib_UART_UARTx_Write_Reg:
;__Lib_UART.c, 970 :: 		
; addr start address is: 8 (R2)
; val start address is: 4 (R1)
; UARTx start address is: 0 (R0)
; addr end address is: 8 (R2)
; val end address is: 4 (R1)
; UARTx end address is: 0 (R0)
; UARTx start address is: 0 (R0)
; val start address is: 4 (R1)
; addr start address is: 8 (R2)
;__Lib_UART.c, 972 :: 		
0x0090	0x00300062  JMP	L___Lib_UART_UARTx_Write_Reg35
; addr end address is: 8 (R2)
;__Lib_UART.c, 974 :: 		
L___Lib_UART_UARTx_Write_Reg37:
;__Lib_UART.c, 975 :: 		
0x0094	0x44304040  ADD.L	R3, R0, #4
; UARTx end address is: 0 (R0)
0x0098	0xAC318000  LDI.L	R3, R3, #0
0x009C	0xB0308000  STI.B	R3, #0, R1
; val end address is: 4 (R1)
;__Lib_UART.c, 976 :: 		
0x00A0	0x00300081  JMP	L___Lib_UART_UARTx_Write_Reg36
;__Lib_UART.c, 977 :: 		
L___Lib_UART_UARTx_Write_Reg38:
;__Lib_UART.c, 978 :: 		
; val start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x00A4	0x443040C0  ADD.L	R3, R0, #12
; UARTx end address is: 0 (R0)
0x00A8	0xAC318000  LDI.L	R3, R3, #0
0x00AC	0xB0308000  STI.B	R3, #0, R1
; val end address is: 4 (R1)
;__Lib_UART.c, 979 :: 		
0x00B0	0x00300081  JMP	L___Lib_UART_UARTx_Write_Reg36
;__Lib_UART.c, 980 :: 		
L___Lib_UART_UARTx_Write_Reg39:
;__Lib_UART.c, 981 :: 		
; val start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x00B4	0x44304080  ADD.L	R3, R0, #8
; UARTx end address is: 0 (R0)
0x00B8	0xAC318000  LDI.L	R3, R3, #0
0x00BC	0xB0308000  STI.B	R3, #0, R1
; val end address is: 4 (R1)
;__Lib_UART.c, 982 :: 		
0x00C0	0x00300081  JMP	L___Lib_UART_UARTx_Write_Reg36
;__Lib_UART.c, 983 :: 		
L___Lib_UART_UARTx_Write_Reg40:
;__Lib_UART.c, 984 :: 		
; val start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x00C4	0x44304100  ADD.L	R3, R0, #16
; UARTx end address is: 0 (R0)
0x00C8	0xAC318000  LDI.L	R3, R3, #0
0x00CC	0xB0308000  STI.B	R3, #0, R1
; val end address is: 4 (R1)
;__Lib_UART.c, 985 :: 		
0x00D0	0x00300081  JMP	L___Lib_UART_UARTx_Write_Reg36
;__Lib_UART.c, 986 :: 		
L___Lib_UART_UARTx_Write_Reg41:
;__Lib_UART.c, 987 :: 		
; val start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x00D4	0x44304180  ADD.L	R3, R0, #24
; UARTx end address is: 0 (R0)
0x00D8	0xAC318000  LDI.L	R3, R3, #0
0x00DC	0xB0308000  STI.B	R3, #0, R1
; val end address is: 4 (R1)
;__Lib_UART.c, 988 :: 		
0x00E0	0x00300081  JMP	L___Lib_UART_UARTx_Write_Reg36
;__Lib_UART.c, 989 :: 		
L___Lib_UART_UARTx_Write_Reg42:
;__Lib_UART.c, 990 :: 		
; val start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x00E4	0x443041C0  ADD.L	R3, R0, #28
; UARTx end address is: 0 (R0)
0x00E8	0xAC318000  LDI.L	R3, R3, #0
0x00EC	0xB0308000  STI.B	R3, #0, R1
; val end address is: 4 (R1)
;__Lib_UART.c, 991 :: 		
0x00F0	0x00300081  JMP	L___Lib_UART_UARTx_Write_Reg36
;__Lib_UART.c, 992 :: 		
L___Lib_UART_UARTx_Write_Reg43:
;__Lib_UART.c, 993 :: 		
; val start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x00F4	0x44304200  ADD.L	R3, R0, #32
; UARTx end address is: 0 (R0)
0x00F8	0xAC318000  LDI.L	R3, R3, #0
0x00FC	0xB0308000  STI.B	R3, #0, R1
; val end address is: 4 (R1)
;__Lib_UART.c, 994 :: 		
0x0100	0x00300081  JMP	L___Lib_UART_UARTx_Write_Reg36
;__Lib_UART.c, 995 :: 		
L___Lib_UART_UARTx_Write_Reg44:
;__Lib_UART.c, 996 :: 		
; val start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x0104	0x443042C0  ADD.L	R3, R0, #44
; UARTx end address is: 0 (R0)
0x0108	0xAC318000  LDI.L	R3, R3, #0
0x010C	0xB0308000  STI.B	R3, #0, R1
; val end address is: 4 (R1)
;__Lib_UART.c, 997 :: 		
0x0110	0x00300081  JMP	L___Lib_UART_UARTx_Write_Reg36
;__Lib_UART.c, 998 :: 		
L___Lib_UART_UARTx_Write_Reg45:
;__Lib_UART.c, 999 :: 		
; val start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x0114	0x44304300  ADD.L	R3, R0, #48
; UARTx end address is: 0 (R0)
0x0118	0xAC318000  LDI.L	R3, R3, #0
0x011C	0xB0308000  STI.B	R3, #0, R1
; val end address is: 4 (R1)
;__Lib_UART.c, 1000 :: 		
0x0120	0x00300081  JMP	L___Lib_UART_UARTx_Write_Reg36
;__Lib_UART.c, 1001 :: 		
L___Lib_UART_UARTx_Write_Reg46:
;__Lib_UART.c, 1002 :: 		
; val start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x0124	0x44304340  ADD.L	R3, R0, #52
; UARTx end address is: 0 (R0)
0x0128	0xAC318000  LDI.L	R3, R3, #0
0x012C	0xB0308000  STI.B	R3, #0, R1
; val end address is: 4 (R1)
;__Lib_UART.c, 1003 :: 		
0x0130	0x00300081  JMP	L___Lib_UART_UARTx_Write_Reg36
;__Lib_UART.c, 1004 :: 		
L___Lib_UART_UARTx_Write_Reg47:
;__Lib_UART.c, 1005 :: 		
; val start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x0134	0x44304380  ADD.L	R3, R0, #56
; UARTx end address is: 0 (R0)
0x0138	0xAC318000  LDI.L	R3, R3, #0
0x013C	0xB0308000  STI.B	R3, #0, R1
; val end address is: 4 (R1)
;__Lib_UART.c, 1006 :: 		
0x0140	0x00300081  JMP	L___Lib_UART_UARTx_Write_Reg36
;__Lib_UART.c, 1007 :: 		
L___Lib_UART_UARTx_Write_Reg48:
;__Lib_UART.c, 1008 :: 		
; val start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x0144	0x443043C0  ADD.L	R3, R0, #60
; UARTx end address is: 0 (R0)
0x0148	0xAC318000  LDI.L	R3, R3, #0
0x014C	0xB0308000  STI.B	R3, #0, R1
; val end address is: 4 (R1)
;__Lib_UART.c, 1009 :: 		
0x0150	0x00300081  JMP	L___Lib_UART_UARTx_Write_Reg36
;__Lib_UART.c, 1010 :: 		
L___Lib_UART_UARTx_Write_Reg49:
;__Lib_UART.c, 1011 :: 		
; val start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x0154	0x44304400  ADD.L	R3, R0, #64
; UARTx end address is: 0 (R0)
0x0158	0xAC318000  LDI.L	R3, R3, #0
0x015C	0xB0308000  STI.B	R3, #0, R1
; val end address is: 4 (R1)
;__Lib_UART.c, 1012 :: 		
0x0160	0x00300081  JMP	L___Lib_UART_UARTx_Write_Reg36
;__Lib_UART.c, 1013 :: 		
L___Lib_UART_UARTx_Write_Reg50:
;__Lib_UART.c, 1014 :: 		
; val start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x0164	0x44304440  ADD.L	R3, R0, #68
; UARTx end address is: 0 (R0)
0x0168	0xAC318000  LDI.L	R3, R3, #0
0x016C	0xB0308000  STI.B	R3, #0, R1
; val end address is: 4 (R1)
;__Lib_UART.c, 1015 :: 		
0x0170	0x00300081  JMP	L___Lib_UART_UARTx_Write_Reg36
;__Lib_UART.c, 1016 :: 		
L___Lib_UART_UARTx_Write_Reg51:
;__Lib_UART.c, 1017 :: 		
; val start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x0174	0x44304500  ADD.L	R3, R0, #80
; UARTx end address is: 0 (R0)
0x0178	0xAC318000  LDI.L	R3, R3, #0
0x017C	0xB0308000  STI.B	R3, #0, R1
; val end address is: 4 (R1)
;__Lib_UART.c, 1018 :: 		
0x0180	0x00300081  JMP	L___Lib_UART_UARTx_Write_Reg36
;__Lib_UART.c, 1019 :: 		
L___Lib_UART_UARTx_Write_Reg52:
;__Lib_UART.c, 1020 :: 		
0x0184	0x00300081  JMP	L___Lib_UART_UARTx_Write_Reg36
;__Lib_UART.c, 1022 :: 		
L___Lib_UART_UARTx_Write_Reg35:
; addr start address is: 8 (R2)
; val start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x0188	0x59E14212  CMP.B	R2, #33
0x018C	0x00280025  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Write_Reg37
0x0190	0x59E14232  CMP.B	R2, #35
0x0194	0x00280029  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Write_Reg38
0x0198	0x59E14222  CMP.B	R2, #34
0x019C	0x0028002D  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Write_Reg39
0x01A0	0x59E14242  CMP.B	R2, #36
0x01A4	0x00280031  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Write_Reg40
0x01A8	0x59E14262  CMP.B	R2, #38
0x01AC	0x00280035  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Write_Reg41
0x01B0	0x59E14272  CMP.B	R2, #39
0x01B4	0x00280039  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Write_Reg42
0x01B8	0x59E14282  CMP.B	R2, #40
0x01BC	0x0028003D  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Write_Reg43
0x01C0	0x59E142B2  CMP.B	R2, #43
0x01C4	0x00280041  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Write_Reg44
0x01C8	0x59E142C2  CMP.B	R2, #44
0x01CC	0x00280045  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Write_Reg45
0x01D0	0x59E142D2  CMP.B	R2, #45
0x01D4	0x00280049  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Write_Reg46
0x01D8	0x59E142E2  CMP.B	R2, #46
0x01DC	0x0028004D  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Write_Reg47
0x01E0	0x59E14302  CMP.B	R2, #48
0x01E4	0x00280051  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Write_Reg48
0x01E8	0x59E14312  CMP.B	R2, #49
0x01EC	0x00280055  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Write_Reg49
0x01F0	0x59E14322  CMP.B	R2, #50
0x01F4	0x00280059  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Write_Reg50
0x01F8	0x59E14352  CMP.B	R2, #53
0x01FC	0x0028005D  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Write_Reg51
; UARTx end address is: 0 (R0)
; val end address is: 4 (R1)
; addr end address is: 8 (R2)
0x0200	0x00300061  JMP	L___Lib_UART_UARTx_Write_Reg52
L___Lib_UART_UARTx_Write_Reg36:
;__Lib_UART.c, 1024 :: 		
;__Lib_UART.c, 1025 :: 		
L_end_UARTx_Write_Reg:
0x0204	0xA0000000  RETURN	
; end of __Lib_UART_UARTx_Write_Reg
__Lib_UART_UARTX_Write_Reg550:
;__Lib_UART.c, 1264 :: 		
; addr start address is: 8 (R2)
; val start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x0B9C	0x44504000  MOVE.L	R5, R0
0x0BA0	0x4460D00D  BEXTU.L	R6, R1, #256
0x0BA4	0x4471500D  BEXTU.L	R7, R2, #256
; addr end address is: 8 (R2)
; val end address is: 4 (R1)
; UARTx end address is: 0 (R0)
; UARTx start address is: 20 (R5)
; val start address is: 24 (R6)
; addr start address is: 28 (R7)
;__Lib_UART.c, 1266 :: 		
; tmpLCR start address is: 32 (R8)
0x0BA8	0x64800000  LDK.L	R8, #0
; tmpLCR1 start address is: 36 (R9)
0x0BAC	0x64900000  LDK.L	R9, #0
;__Lib_UART.c, 1268 :: 		
0x0BB0	0x003003B5  JMP	L___Lib_UART_UARTX_Write_Reg55082
; addr end address is: 28 (R7)
; tmpLCR1 end address is: 36 (R9)
;__Lib_UART.c, 1270 :: 		
L___Lib_UART_UARTX_Write_Reg55084:
;__Lib_UART.c, 1273 :: 		
0x0BB4	0x4432C560  ADD.L	R3, R5, #86
0x0BB8	0xA8318000  LDI.B	R3, R3, #0
0x0BBC	0x4431C804  AND.L	R3, R3, #128
0x0BC0	0x59E1C802  CMP.B	R3, #128
0x0BC4	0x00200301  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Write_Reg550160
; tmpLCR end address is: 32 (R8)
;__Lib_UART.c, 1275 :: 		
0x0BC8	0x4442C560  ADD.L	R4, R5, #86
0x0BCC	0xA8320000  LDI.B	R3, R4, #0
; tmpLCR start address is: 28 (R7)
0x0BD0	0x4471D00D  BEXTU.L	R7, R3, #256
;__Lib_UART.c, 1276 :: 		
0x0BD4	0x4432C550  ADD.L	R3, R5, #85
0x0BD8	0xA8318000  LDI.B	R3, R3, #0
0x0BDC	0x4431C7F4  AND.L	R3, R3, #127
0x0BE0	0xB0418000  STI.B	R4, #0, R3
;__Lib_UART.c, 1277 :: 		
0x0BE4	0x4432C560  ADD.L	R3, R5, #86
0x0BE8	0xA8318000  LDI.B	R3, R3, #0
0x0BEC	0x64200027  LDK.L	R2, #39
0x0BF0	0x4411D00D  BEXTU.L	R1, R3, #256
0x0BF4	0x4402C000  MOVE.L	R0, R5
0x0BF8	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
; tmpLCR end address is: 28 (R7)
0x0BFC	0x4443D00D  BEXTU.L	R4, R7, #256
;__Lib_UART.c, 1278 :: 		
0x0C00	0x00300302  JMP	L___Lib_UART_UARTX_Write_Reg55085
L___Lib_UART_UARTX_Write_Reg550160:
;__Lib_UART.c, 1273 :: 		
0x0C04	0x4444500D  BEXTU.L	R4, R8, #256
;__Lib_UART.c, 1278 :: 		
L___Lib_UART_UARTX_Write_Reg55085:
;__Lib_UART.c, 1280 :: 		
; tmpLCR start address is: 16 (R4)
0x0C08	0x64200021  LDK.L	R2, #33
0x0C0C	0x4413500D  BEXTU.L	R1, R6, #256
; val end address is: 24 (R6)
0x0C10	0x4402C000  MOVE.L	R0, R5
0x0C14	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1283 :: 		
0x0C18	0x44324804  AND.L	R3, R4, #128
0x0C1C	0x59E1C802  CMP.B	R3, #128
0x0C20	0x00200311  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Write_Reg55086
;__Lib_UART.c, 1285 :: 		
0x0C24	0x4432C560  ADD.L	R3, R5, #86
0x0C28	0xB0320000  STI.B	R3, #0, R4
; tmpLCR end address is: 16 (R4)
;__Lib_UART.c, 1286 :: 		
0x0C2C	0x4432C560  ADD.L	R3, R5, #86
0x0C30	0xA8318000  LDI.B	R3, R3, #0
0x0C34	0x64200027  LDK.L	R2, #39
0x0C38	0x4411D00D  BEXTU.L	R1, R3, #256
0x0C3C	0x4402C000  MOVE.L	R0, R5
; UARTx end address is: 20 (R5)
0x0C40	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1287 :: 		
L___Lib_UART_UARTX_Write_Reg55086:
;__Lib_UART.c, 1288 :: 		
0x0C44	0x003003C2  JMP	L___Lib_UART_UARTX_Write_Reg55083
;__Lib_UART.c, 1291 :: 		
L___Lib_UART_UARTX_Write_Reg55087:
;__Lib_UART.c, 1295 :: 		
; tmpLCR start address is: 32 (R8)
; val start address is: 24 (R6)
; UARTx start address is: 20 (R5)
0x0C48	0x4432C560  ADD.L	R3, R5, #86
0x0C4C	0xA8318000  LDI.B	R3, R3, #0
0x0C50	0x4431C804  AND.L	R3, R3, #128
0x0C54	0x59E1C802  CMP.B	R3, #128
0x0C58	0x00200325  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Write_Reg550161
; tmpLCR end address is: 32 (R8)
;__Lib_UART.c, 1297 :: 		
0x0C5C	0x4442C560  ADD.L	R4, R5, #86
0x0C60	0xA8720000  LDI.B	R7, R4, #0
; tmpLCR start address is: 28 (R7)
;__Lib_UART.c, 1298 :: 		
0x0C64	0x4432C550  ADD.L	R3, R5, #85
0x0C68	0xA8318000  LDI.B	R3, R3, #0
0x0C6C	0x4431C7F4  AND.L	R3, R3, #127
0x0C70	0xB0418000  STI.B	R4, #0, R3
;__Lib_UART.c, 1299 :: 		
0x0C74	0x4432C560  ADD.L	R3, R5, #86
0x0C78	0xA8318000  LDI.B	R3, R3, #0
0x0C7C	0x64200027  LDK.L	R2, #39
0x0C80	0x4411D00D  BEXTU.L	R1, R3, #256
0x0C84	0x4402C000  MOVE.L	R0, R5
0x0C88	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
; tmpLCR end address is: 28 (R7)
0x0C8C	0x4443D00D  BEXTU.L	R4, R7, #256
;__Lib_UART.c, 1300 :: 		
0x0C90	0x00300326  JMP	L___Lib_UART_UARTX_Write_Reg55088
L___Lib_UART_UARTX_Write_Reg550161:
;__Lib_UART.c, 1295 :: 		
0x0C94	0x4444500D  BEXTU.L	R4, R8, #256
;__Lib_UART.c, 1300 :: 		
L___Lib_UART_UARTX_Write_Reg55088:
;__Lib_UART.c, 1303 :: 		
; tmpLCR start address is: 16 (R4)
0x0C98	0x4432C540  ADD.L	R3, R5, #84
0x0C9C	0xA8318000  LDI.B	R3, R3, #0
0x0CA0	0x4431C804  AND.L	R3, R3, #128
0x0CA4	0x59E1C802  CMP.B	R3, #128
0x0CA8	0x00200336  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Write_Reg55089
;__Lib_UART.c, 1306 :: 		
0x0CAC	0x6420002B  LDK.L	R2, #43
0x0CB0	0x64100000  LDK.L	R1, #0
0x0CB4	0x4402C000  MOVE.L	R0, R5
0x0CB8	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1308 :: 		
0x0CBC	0x4432C540  ADD.L	R3, R5, #84
0x0CC0	0xA8318000  LDI.B	R3, R3, #0
0x0CC4	0x4431C7F4  AND.L	R3, R3, #127
0x0CC8	0x64200035  LDK.L	R2, #53
0x0CCC	0x4411D00D  BEXTU.L	R1, R3, #256
0x0CD0	0x4402C000  MOVE.L	R0, R5
0x0CD4	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1309 :: 		
L___Lib_UART_UARTX_Write_Reg55089:
;__Lib_UART.c, 1312 :: 		
0x0CD8	0x64200024  LDK.L	R2, #36
0x0CDC	0x4413500D  BEXTU.L	R1, R6, #256
; val end address is: 24 (R6)
0x0CE0	0x4402C000  MOVE.L	R0, R5
0x0CE4	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1315 :: 		
0x0CE8	0x4432C540  ADD.L	R3, R5, #84
0x0CEC	0xA8318000  LDI.B	R3, R3, #0
0x0CF0	0x4431C804  AND.L	R3, R3, #128
0x0CF4	0x59E1C802  CMP.B	R3, #128
0x0CF8	0x0020034A  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Write_Reg55090
;__Lib_UART.c, 1317 :: 		
0x0CFC	0x6420002B  LDK.L	R2, #43
0x0D00	0x64100000  LDK.L	R1, #0
0x0D04	0x4402C000  MOVE.L	R0, R5
0x0D08	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1318 :: 		
0x0D0C	0x4432C540  ADD.L	R3, R5, #84
0x0D10	0xA8318000  LDI.B	R3, R3, #0
0x0D14	0x4431C805  OR.L	R3, R3, #128
0x0D18	0x64200035  LDK.L	R2, #53
0x0D1C	0x4411D00D  BEXTU.L	R1, R3, #256
0x0D20	0x4402C000  MOVE.L	R0, R5
0x0D24	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1319 :: 		
L___Lib_UART_UARTX_Write_Reg55090:
;__Lib_UART.c, 1322 :: 		
0x0D28	0x44324804  AND.L	R3, R4, #128
0x0D2C	0x59E1C802  CMP.B	R3, #128
0x0D30	0x00200355  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Write_Reg55091
;__Lib_UART.c, 1324 :: 		
0x0D34	0x4432C560  ADD.L	R3, R5, #86
0x0D38	0xB0320000  STI.B	R3, #0, R4
; tmpLCR end address is: 16 (R4)
;__Lib_UART.c, 1325 :: 		
0x0D3C	0x4432C560  ADD.L	R3, R5, #86
0x0D40	0xA8318000  LDI.B	R3, R3, #0
0x0D44	0x64200027  LDK.L	R2, #39
0x0D48	0x4411D00D  BEXTU.L	R1, R3, #256
0x0D4C	0x4402C000  MOVE.L	R0, R5
; UARTx end address is: 20 (R5)
0x0D50	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1326 :: 		
L___Lib_UART_UARTX_Write_Reg55091:
;__Lib_UART.c, 1327 :: 		
0x0D54	0x003003C2  JMP	L___Lib_UART_UARTX_Write_Reg55083
;__Lib_UART.c, 1330 :: 		
L___Lib_UART_UARTX_Write_Reg55092:
;__Lib_UART.c, 1331 :: 		
; tmpLCR1 start address is: 36 (R9)
; tmpLCR start address is: 32 (R8)
; addr start address is: 28 (R7)
; val start address is: 24 (R6)
; UARTx start address is: 20 (R5)
L___Lib_UART_UARTX_Write_Reg55093:
;__Lib_UART.c, 1332 :: 		
L___Lib_UART_UARTX_Write_Reg55094:
;__Lib_UART.c, 1336 :: 		
0x0D58	0x4432C560  ADD.L	R3, R5, #86
0x0D5C	0xA8318000  LDI.B	R3, R3, #0
0x0D60	0x59E1CBF2  CMP.B	R3, #191
0x0D64	0x00200367  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Write_Reg550162
; tmpLCR end address is: 32 (R8)
;__Lib_UART.c, 1338 :: 		
0x0D68	0x4442C560  ADD.L	R4, R5, #86
0x0D6C	0xA8820000  LDI.B	R8, R4, #0
; tmpLCR start address is: 32 (R8)
;__Lib_UART.c, 1339 :: 		
0x0D70	0x4432C550  ADD.L	R3, R5, #85
0x0D74	0xA8318000  LDI.B	R3, R3, #0
0x0D78	0x4431C7F4  AND.L	R3, R3, #127
0x0D7C	0xB0418000  STI.B	R4, #0, R3
;__Lib_UART.c, 1340 :: 		
0x0D80	0x4432C560  ADD.L	R3, R5, #86
0x0D84	0xA8318000  LDI.B	R3, R3, #0
0x0D88	0x64200027  LDK.L	R2, #39
0x0D8C	0x4411D00D  BEXTU.L	R1, R3, #256
0x0D90	0x4402C000  MOVE.L	R0, R5
0x0D94	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
; tmpLCR end address is: 32 (R8)
;__Lib_UART.c, 1341 :: 		
0x0D98	0x00300367  JMP	L___Lib_UART_UARTX_Write_Reg55095
L___Lib_UART_UARTX_Write_Reg550162:
;__Lib_UART.c, 1336 :: 		
;__Lib_UART.c, 1341 :: 		
L___Lib_UART_UARTX_Write_Reg55095:
;__Lib_UART.c, 1344 :: 		
; tmpLCR start address is: 32 (R8)
0x0D9C	0x59E3C262  CMP.B	R7, #38
0x0DA0	0x0020037F  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Write_Reg550164
;__Lib_UART.c, 1347 :: 		
0x0DA4	0x4432C560  ADD.L	R3, R5, #86
0x0DA8	0xA8318000  LDI.B	R3, R3, #0
0x0DAC	0x4431C804  AND.L	R3, R3, #128
0x0DB0	0x59E1C002  CMP.B	R3, #0
0x0DB4	0x0020037D  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Write_Reg550163
; tmpLCR1 end address is: 36 (R9)
;__Lib_UART.c, 1349 :: 		
0x0DB8	0x4442C560  ADD.L	R4, R5, #86
0x0DBC	0xA8320000  LDI.B	R3, R4, #0
; tmpLCR1 start address is: 36 (R9)
0x0DC0	0x4491D00D  BEXTU.L	R9, R3, #256
;__Lib_UART.c, 1350 :: 		
0x0DC4	0x4432C550  ADD.L	R3, R5, #85
0x0DC8	0xA8318000  LDI.B	R3, R3, #0
0x0DCC	0x4431C805  OR.L	R3, R3, #128
0x0DD0	0xB0418000  STI.B	R4, #0, R3
;__Lib_UART.c, 1351 :: 		
0x0DD4	0x4432C560  ADD.L	R3, R5, #86
0x0DD8	0xA8318000  LDI.B	R3, R3, #0
0x0DDC	0x64200027  LDK.L	R2, #39
0x0DE0	0x4411D00D  BEXTU.L	R1, R3, #256
0x0DE4	0x4402C000  MOVE.L	R0, R5
0x0DE8	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
; tmpLCR1 end address is: 36 (R9)
0x0DEC	0x4444D00D  BEXTU.L	R4, R9, #256
;__Lib_UART.c, 1352 :: 		
0x0DF0	0x0030037E  JMP	L___Lib_UART_UARTX_Write_Reg55097
L___Lib_UART_UARTX_Write_Reg550163:
;__Lib_UART.c, 1347 :: 		
0x0DF4	0x4444D00D  BEXTU.L	R4, R9, #256
;__Lib_UART.c, 1352 :: 		
L___Lib_UART_UARTX_Write_Reg55097:
;__Lib_UART.c, 1353 :: 		
; tmpLCR1 start address is: 16 (R4)
; tmpLCR1 end address is: 16 (R4)
0x0DF8	0x00300380  JMP	L___Lib_UART_UARTX_Write_Reg55096
L___Lib_UART_UARTX_Write_Reg550164:
;__Lib_UART.c, 1344 :: 		
0x0DFC	0x4444D00D  BEXTU.L	R4, R9, #256
;__Lib_UART.c, 1353 :: 		
L___Lib_UART_UARTX_Write_Reg55096:
;__Lib_UART.c, 1356 :: 		
; tmpLCR1 start address is: 16 (R4)
0x0E00	0x4433D00D  BEXTU.L	R3, R7, #256
0x0E04	0x4421D00D  BEXTU.L	R2, R3, #256
0x0E08	0x4413500D  BEXTU.L	R1, R6, #256
; val end address is: 24 (R6)
0x0E0C	0x4402C000  MOVE.L	R0, R5
0x0E10	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1358 :: 		
0x0E14	0x59E3C262  CMP.B	R7, #38
0x0E18	0x00200392  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Write_Reg55098
; addr end address is: 28 (R7)
;__Lib_UART.c, 1360 :: 		
0x0E1C	0x44324804  AND.L	R3, R4, #128
0x0E20	0x59E1C002  CMP.B	R3, #0
0x0E24	0x00200392  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Write_Reg55099
;__Lib_UART.c, 1362 :: 		
0x0E28	0x4432C560  ADD.L	R3, R5, #86
0x0E2C	0xB0320000  STI.B	R3, #0, R4
; tmpLCR1 end address is: 16 (R4)
;__Lib_UART.c, 1363 :: 		
0x0E30	0x4432C560  ADD.L	R3, R5, #86
0x0E34	0xA8318000  LDI.B	R3, R3, #0
0x0E38	0x64200027  LDK.L	R2, #39
0x0E3C	0x4411D00D  BEXTU.L	R1, R3, #256
0x0E40	0x4402C000  MOVE.L	R0, R5
0x0E44	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1364 :: 		
L___Lib_UART_UARTX_Write_Reg55099:
;__Lib_UART.c, 1365 :: 		
L___Lib_UART_UARTX_Write_Reg55098:
;__Lib_UART.c, 1368 :: 		
0x0E48	0x59E44BF2  CMP.B	R8, #191
0x0E4C	0x0020039C  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Write_Reg550100
;__Lib_UART.c, 1370 :: 		
0x0E50	0x4432C560  ADD.L	R3, R5, #86
0x0E54	0xB0340000  STI.B	R3, #0, R8
; tmpLCR end address is: 32 (R8)
;__Lib_UART.c, 1371 :: 		
0x0E58	0x4432C560  ADD.L	R3, R5, #86
0x0E5C	0xA8318000  LDI.B	R3, R3, #0
0x0E60	0x64200027  LDK.L	R2, #39
0x0E64	0x4411D00D  BEXTU.L	R1, R3, #256
0x0E68	0x4402C000  MOVE.L	R0, R5
; UARTx end address is: 20 (R5)
0x0E6C	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1372 :: 		
L___Lib_UART_UARTX_Write_Reg550100:
;__Lib_UART.c, 1373 :: 		
0x0E70	0x003003C2  JMP	L___Lib_UART_UARTX_Write_Reg55083
;__Lib_UART.c, 1376 :: 		
L___Lib_UART_UARTX_Write_Reg550101:
;__Lib_UART.c, 1381 :: 		
; addr start address is: 28 (R7)
; val start address is: 24 (R6)
; UARTx start address is: 20 (R5)
0x0E74	0x4432C560  ADD.L	R3, R5, #86
0x0E78	0xB0330000  STI.B	R3, #0, R6
; val end address is: 24 (R6)
;__Lib_UART.c, 1382 :: 		
0x0E7C	0x4443D00D  BEXTU.L	R4, R7, #256
; addr end address is: 28 (R7)
0x0E80	0x4432C560  ADD.L	R3, R5, #86
0x0E84	0xA8318000  LDI.B	R3, R3, #0
0x0E88	0x4422500D  BEXTU.L	R2, R4, #256
0x0E8C	0x4411D00D  BEXTU.L	R1, R3, #256
0x0E90	0x4402C000  MOVE.L	R0, R5
0x0E94	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1384 :: 		
0x0E98	0x4432C560  ADD.L	R3, R5, #86
0x0E9C	0xA8318000  LDI.B	R3, R3, #0
0x0EA0	0x59E1CBF2  CMP.B	R3, #191
0x0EA4	0x002003AF  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Write_Reg550102
;__Lib_UART.c, 1386 :: 		
0x0EA8	0x4442C550  ADD.L	R4, R5, #85
; UARTx end address is: 20 (R5)
0x0EAC	0xA8320000  LDI.B	R3, R4, #0
0x0EB0	0x4431C805  OR.L	R3, R3, #128
0x0EB4	0xB0418000  STI.B	R4, #0, R3
;__Lib_UART.c, 1387 :: 		
0x0EB8	0x003003B3  JMP	L___Lib_UART_UARTX_Write_Reg550103
L___Lib_UART_UARTX_Write_Reg550102:
;__Lib_UART.c, 1390 :: 		
; UARTx start address is: 20 (R5)
0x0EBC	0x4442C550  ADD.L	R4, R5, #85
0x0EC0	0x4432C560  ADD.L	R3, R5, #86
; UARTx end address is: 20 (R5)
0x0EC4	0xA8318000  LDI.B	R3, R3, #0
0x0EC8	0xB0418000  STI.B	R4, #0, R3
;__Lib_UART.c, 1391 :: 		
L___Lib_UART_UARTX_Write_Reg550103:
;__Lib_UART.c, 1392 :: 		
0x0ECC	0x003003C2  JMP	L___Lib_UART_UARTX_Write_Reg55083
;__Lib_UART.c, 1395 :: 		
L___Lib_UART_UARTX_Write_Reg550104:
;__Lib_UART.c, 1397 :: 		
0x0ED0	0x003003C2  JMP	L___Lib_UART_UARTX_Write_Reg55083
;__Lib_UART.c, 1398 :: 		
L___Lib_UART_UARTX_Write_Reg55082:
; tmpLCR1 start address is: 36 (R9)
; tmpLCR start address is: 32 (R8)
; addr start address is: 28 (R7)
; val start address is: 24 (R6)
; UARTx start address is: 20 (R5)
0x0ED4	0x59E3C212  CMP.B	R7, #33
0x0ED8	0x002802ED  JMPC	R30, Z, #1, L___Lib_UART_UARTX_Write_Reg55084
0x0EDC	0x59E3C242  CMP.B	R7, #36
0x0EE0	0x00280312  JMPC	R30, Z, #1, L___Lib_UART_UARTX_Write_Reg55087
0x0EE4	0x59E3C262  CMP.B	R7, #38
0x0EE8	0x00280356  JMPC	R30, Z, #1, L___Lib_UART_UARTX_Write_Reg55092
0x0EEC	0x59E3C282  CMP.B	R7, #40
0x0EF0	0x00280356  JMPC	R30, Z, #1, L___Lib_UART_UARTX_Write_Reg55093
0x0EF4	0x59E3C2B2  CMP.B	R7, #43
0x0EF8	0x00280356  JMPC	R30, Z, #1, L___Lib_UART_UARTX_Write_Reg55094
; tmpLCR end address is: 32 (R8)
; tmpLCR1 end address is: 36 (R9)
0x0EFC	0x59E3C272  CMP.B	R7, #39
0x0F00	0x0028039D  JMPC	R30, Z, #1, L___Lib_UART_UARTX_Write_Reg550101
; UARTx end address is: 20 (R5)
; val end address is: 24 (R6)
; addr end address is: 28 (R7)
0x0F04	0x003003B4  JMP	L___Lib_UART_UARTX_Write_Reg550104
L___Lib_UART_UARTX_Write_Reg55083:
;__Lib_UART.c, 1400 :: 		
;__Lib_UART.c, 1401 :: 		
L_end_UARTX_Write_Reg550:
0x0F08	0xA0000000  RETURN	
; end of __Lib_UART_UARTX_Write_Reg550
__Lib_UART_UARTx_Read_ICR:
;__Lib_UART.c, 1530 :: 		
; addr start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x10D4	0x44404000  MOVE.L	R4, R0
0x10D8	0x4460D00D  BEXTU.L	R6, R1, #256
; addr end address is: 4 (R1)
; UARTx end address is: 0 (R0)
; UARTx start address is: 16 (R4)
; addr start address is: 24 (R6)
;__Lib_UART.c, 1532 :: 		
; tmpLCR start address is: 20 (R5)
0x10DC	0x64500000  LDK.L	R5, #0
;__Lib_UART.c, 1535 :: 		
0x10E0	0x44224560  ADD.L	R2, R4, #86
0x10E4	0xA8210000  LDI.B	R2, R2, #0
0x10E8	0x59E14BF2  CMP.B	R2, #191
0x10EC	0x00200449  JMPC	R30, Z, #0, L___Lib_UART_UARTx_Read_ICR165
; tmpLCR end address is: 20 (R5)
;__Lib_UART.c, 1537 :: 		
0x10F0	0x44324560  ADD.L	R3, R4, #86
0x10F4	0xA8518000  LDI.B	R5, R3, #0
; tmpLCR start address is: 20 (R5)
;__Lib_UART.c, 1538 :: 		
0x10F8	0x44224550  ADD.L	R2, R4, #85
0x10FC	0xA8210000  LDI.B	R2, R2, #0
0x1100	0x442147F4  AND.L	R2, R2, #127
0x1104	0xB0310000  STI.B	R3, #0, R2
;__Lib_UART.c, 1539 :: 		
0x1108	0x44224560  ADD.L	R2, R4, #86
0x110C	0xA8210000  LDI.B	R2, R2, #0
0x1110	0x4411500D  BEXTU.L	R1, R2, #256
0x1114	0x64200027  LDK.L	R2, #39
0x1118	0x44024000  MOVE.L	R0, R4
0x111C	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
; tmpLCR end address is: 20 (R5)
;__Lib_UART.c, 1540 :: 		
0x1120	0x00300449  JMP	L___Lib_UART_UARTx_Read_ICR105
L___Lib_UART_UARTx_Read_ICR165:
;__Lib_UART.c, 1535 :: 		
;__Lib_UART.c, 1540 :: 		
L___Lib_UART_UARTx_Read_ICR105:
;__Lib_UART.c, 1544 :: 		
; tmpLCR start address is: 20 (R5)
0x1124	0x59E34002  CMP.B	R6, #0
0x1128	0x00200458  JMPC	R30, Z, #0, L___Lib_UART_UARTx_Read_ICR106
; addr end address is: 24 (R6)
;__Lib_UART.c, 1547 :: 		
0x112C	0x6420002B  LDK.L	R2, #43
0x1130	0x64100000  LDK.L	R1, #0
0x1134	0x44024000  MOVE.L	R0, R4
0x1138	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1549 :: 		
0x113C	0x44224540  ADD.L	R2, R4, #84
0x1140	0xA8210000  LDI.B	R2, R2, #0
0x1144	0x4411500D  BEXTU.L	R1, R2, #256
0x1148	0x64200035  LDK.L	R2, #53
0x114C	0x44024000  MOVE.L	R0, R4
0x1150	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1550 :: 		
0x1154	0x44224540  ADD.L	R2, R4, #84
0x1158	0xA8610000  LDI.B	R6, R2, #0
; regVal start address is: 24 (R6)
;__Lib_UART.c, 1551 :: 		
; regVal end address is: 24 (R6)
0x115C	0x0030047C  JMP	L___Lib_UART_UARTx_Read_ICR107
L___Lib_UART_UARTx_Read_ICR106:
;__Lib_UART.c, 1555 :: 		
; addr start address is: 24 (R6)
0x1160	0x6420002B  LDK.L	R2, #43
0x1164	0x64100000  LDK.L	R1, #0
0x1168	0x44024000  MOVE.L	R0, R4
0x116C	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1556 :: 		
0x1170	0x44324540  ADD.L	R3, R4, #84
0x1174	0xA8218000  LDI.B	R2, R3, #0
0x1178	0x44214405  OR.L	R2, R2, #64
0x117C	0xB0310000  STI.B	R3, #0, R2
;__Lib_UART.c, 1557 :: 		
0x1180	0x44224540  ADD.L	R2, R4, #84
0x1184	0xA8210000  LDI.B	R2, R2, #0
0x1188	0x4411500D  BEXTU.L	R1, R2, #256
0x118C	0x64200035  LDK.L	R2, #53
0x1190	0x44024000  MOVE.L	R0, R4
0x1194	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1559 :: 		
0x1198	0x6420002B  LDK.L	R2, #43
0x119C	0x4413500D  BEXTU.L	R1, R6, #256
; addr end address is: 24 (R6)
0x11A0	0x44024000  MOVE.L	R0, R4
0x11A4	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1561 :: 		
0x11A8	0x64100035  LDK.L	R1, #53
0x11AC	0x44024000  MOVE.L	R0, R4
0x11B0	0x0034020E  CALL	__Lib_UART_UARTx_Read_Reg+0
; regVal start address is: 24 (R6)
0x11B4	0x4460500D  BEXTU.L	R6, R0, #256
;__Lib_UART.c, 1563 :: 		
0x11B8	0x6420002B  LDK.L	R2, #43
0x11BC	0x64100000  LDK.L	R1, #0
0x11C0	0x44024000  MOVE.L	R0, R4
0x11C4	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1564 :: 		
0x11C8	0x44324540  ADD.L	R3, R4, #84
0x11CC	0xA8218000  LDI.B	R2, R3, #0
0x11D0	0x44217BF4  AND.L	R2, R2, #-65
0x11D4	0xB0310000  STI.B	R3, #0, R2
;__Lib_UART.c, 1565 :: 		
0x11D8	0x44224540  ADD.L	R2, R4, #84
0x11DC	0xA8210000  LDI.B	R2, R2, #0
0x11E0	0x4411500D  BEXTU.L	R1, R2, #256
0x11E4	0x64200035  LDK.L	R2, #53
0x11E8	0x44024000  MOVE.L	R0, R4
0x11EC	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
; regVal end address is: 24 (R6)
;__Lib_UART.c, 1566 :: 		
L___Lib_UART_UARTx_Read_ICR107:
;__Lib_UART.c, 1569 :: 		
; regVal start address is: 24 (R6)
0x11F0	0x59E2CBF2  CMP.B	R5, #191
0x11F4	0x00200486  JMPC	R30, Z, #0, L___Lib_UART_UARTx_Read_ICR108
;__Lib_UART.c, 1571 :: 		
0x11F8	0x44224560  ADD.L	R2, R4, #86
0x11FC	0xB0228000  STI.B	R2, #0, R5
; tmpLCR end address is: 20 (R5)
;__Lib_UART.c, 1572 :: 		
0x1200	0x44224560  ADD.L	R2, R4, #86
0x1204	0xA8210000  LDI.B	R2, R2, #0
0x1208	0x4411500D  BEXTU.L	R1, R2, #256
0x120C	0x64200027  LDK.L	R2, #39
0x1210	0x44024000  MOVE.L	R0, R4
; UARTx end address is: 16 (R4)
0x1214	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1573 :: 		
L___Lib_UART_UARTx_Read_ICR108:
;__Lib_UART.c, 1575 :: 		
0x1218	0x4403500D  BEXTU.L	R0, R6, #256
; regVal end address is: 24 (R6)
;__Lib_UART.c, 1576 :: 		
L_end_UARTx_Read_ICR:
0x121C	0xA0000000  RETURN	
; end of __Lib_UART_UARTx_Read_ICR
__Lib_UART_UARTx_Read_Reg:
;__Lib_UART.c, 888 :: 		
; addr start address is: 4 (R1)
; UARTx start address is: 0 (R0)
; addr end address is: 4 (R1)
; UARTx end address is: 0 (R0)
; UARTx start address is: 0 (R0)
; addr start address is: 4 (R1)
;__Lib_UART.c, 890 :: 		
; regVal start address is: 8 (R2)
0x0838	0x64200000  LDK.L	R2, #0
;__Lib_UART.c, 892 :: 		
0x083C	0x0030025D  JMP	L___Lib_UART_UARTx_Read_Reg13
; addr end address is: 4 (R1)
; regVal end address is: 8 (R2)
;__Lib_UART.c, 894 :: 		
L___Lib_UART_UARTx_Read_Reg15:
;__Lib_UART.c, 895 :: 		
0x0840	0xAC200000  LDI.L	R2, R0, #0
; UARTx end address is: 0 (R0)
0x0844	0xA8010000  LDI.B	R0, R2, #0
; regVal start address is: 0 (R0)
;__Lib_UART.c, 896 :: 		
; regVal end address is: 0 (R0)
0x0848	0x00300284  JMP	L___Lib_UART_UARTx_Read_Reg14
;__Lib_UART.c, 897 :: 		
L___Lib_UART_UARTx_Read_Reg16:
;__Lib_UART.c, 898 :: 		
; UARTx start address is: 0 (R0)
0x084C	0x442040C0  ADD.L	R2, R0, #12
; UARTx end address is: 0 (R0)
0x0850	0xAC210000  LDI.L	R2, R2, #0
0x0854	0xA8010000  LDI.B	R0, R2, #0
; regVal start address is: 0 (R0)
;__Lib_UART.c, 899 :: 		
; regVal end address is: 0 (R0)
0x0858	0x00300284  JMP	L___Lib_UART_UARTx_Read_Reg14
;__Lib_UART.c, 900 :: 		
L___Lib_UART_UARTx_Read_Reg17:
;__Lib_UART.c, 901 :: 		
; UARTx start address is: 0 (R0)
0x085C	0x44204080  ADD.L	R2, R0, #8
; UARTx end address is: 0 (R0)
0x0860	0xAC210000  LDI.L	R2, R2, #0
0x0864	0xA8010000  LDI.B	R0, R2, #0
; regVal start address is: 0 (R0)
;__Lib_UART.c, 902 :: 		
; regVal end address is: 0 (R0)
0x0868	0x00300284  JMP	L___Lib_UART_UARTx_Read_Reg14
;__Lib_UART.c, 903 :: 		
L___Lib_UART_UARTx_Read_Reg18:
;__Lib_UART.c, 904 :: 		
; UARTx start address is: 0 (R0)
0x086C	0x44204100  ADD.L	R2, R0, #16
; UARTx end address is: 0 (R0)
0x0870	0xAC210000  LDI.L	R2, R2, #0
0x0874	0xA8010000  LDI.B	R0, R2, #0
; regVal start address is: 0 (R0)
;__Lib_UART.c, 905 :: 		
; regVal end address is: 0 (R0)
0x0878	0x00300284  JMP	L___Lib_UART_UARTx_Read_Reg14
;__Lib_UART.c, 906 :: 		
L___Lib_UART_UARTx_Read_Reg19:
;__Lib_UART.c, 907 :: 		
; UARTx start address is: 0 (R0)
0x087C	0x44204140  ADD.L	R2, R0, #20
; UARTx end address is: 0 (R0)
0x0880	0xAC210000  LDI.L	R2, R2, #0
0x0884	0xA8010000  LDI.B	R0, R2, #0
; regVal start address is: 0 (R0)
;__Lib_UART.c, 908 :: 		
; regVal end address is: 0 (R0)
0x0888	0x00300284  JMP	L___Lib_UART_UARTx_Read_Reg14
;__Lib_UART.c, 909 :: 		
L___Lib_UART_UARTx_Read_Reg20:
;__Lib_UART.c, 910 :: 		
; UARTx start address is: 0 (R0)
0x088C	0x442041C0  ADD.L	R2, R0, #28
; UARTx end address is: 0 (R0)
0x0890	0xAC210000  LDI.L	R2, R2, #0
0x0894	0xA8010000  LDI.B	R0, R2, #0
; regVal start address is: 0 (R0)
;__Lib_UART.c, 911 :: 		
; regVal end address is: 0 (R0)
0x0898	0x00300284  JMP	L___Lib_UART_UARTx_Read_Reg14
;__Lib_UART.c, 912 :: 		
L___Lib_UART_UARTx_Read_Reg21:
;__Lib_UART.c, 913 :: 		
; UARTx start address is: 0 (R0)
0x089C	0x44204200  ADD.L	R2, R0, #32
; UARTx end address is: 0 (R0)
0x08A0	0xAC210000  LDI.L	R2, R2, #0
0x08A4	0xA8010000  LDI.B	R0, R2, #0
; regVal start address is: 0 (R0)
;__Lib_UART.c, 914 :: 		
; regVal end address is: 0 (R0)
0x08A8	0x00300284  JMP	L___Lib_UART_UARTx_Read_Reg14
;__Lib_UART.c, 915 :: 		
L___Lib_UART_UARTx_Read_Reg22:
;__Lib_UART.c, 916 :: 		
; UARTx start address is: 0 (R0)
0x08AC	0x44204240  ADD.L	R2, R0, #36
; UARTx end address is: 0 (R0)
0x08B0	0xAC210000  LDI.L	R2, R2, #0
0x08B4	0xA8010000  LDI.B	R0, R2, #0
; regVal start address is: 0 (R0)
;__Lib_UART.c, 917 :: 		
; regVal end address is: 0 (R0)
0x08B8	0x00300284  JMP	L___Lib_UART_UARTx_Read_Reg14
;__Lib_UART.c, 918 :: 		
L___Lib_UART_UARTx_Read_Reg23:
;__Lib_UART.c, 919 :: 		
; UARTx start address is: 0 (R0)
0x08BC	0x44204280  ADD.L	R2, R0, #40
; UARTx end address is: 0 (R0)
0x08C0	0xAC210000  LDI.L	R2, R2, #0
0x08C4	0xA8010000  LDI.B	R0, R2, #0
; regVal start address is: 0 (R0)
;__Lib_UART.c, 920 :: 		
; regVal end address is: 0 (R0)
0x08C8	0x00300284  JMP	L___Lib_UART_UARTx_Read_Reg14
;__Lib_UART.c, 921 :: 		
L___Lib_UART_UARTx_Read_Reg24:
;__Lib_UART.c, 922 :: 		
; UARTx start address is: 0 (R0)
0x08CC	0x442042C0  ADD.L	R2, R0, #44
; UARTx end address is: 0 (R0)
0x08D0	0xAC210000  LDI.L	R2, R2, #0
0x08D4	0xA8010000  LDI.B	R0, R2, #0
; regVal start address is: 0 (R0)
;__Lib_UART.c, 923 :: 		
; regVal end address is: 0 (R0)
0x08D8	0x00300284  JMP	L___Lib_UART_UARTx_Read_Reg14
;__Lib_UART.c, 924 :: 		
L___Lib_UART_UARTx_Read_Reg25:
;__Lib_UART.c, 925 :: 		
; UARTx start address is: 0 (R0)
0x08DC	0x44204300  ADD.L	R2, R0, #48
; UARTx end address is: 0 (R0)
0x08E0	0xAC210000  LDI.L	R2, R2, #0
0x08E4	0xA8010000  LDI.B	R0, R2, #0
; regVal start address is: 0 (R0)
;__Lib_UART.c, 926 :: 		
; regVal end address is: 0 (R0)
0x08E8	0x00300284  JMP	L___Lib_UART_UARTx_Read_Reg14
;__Lib_UART.c, 927 :: 		
L___Lib_UART_UARTx_Read_Reg26:
;__Lib_UART.c, 928 :: 		
; UARTx start address is: 0 (R0)
0x08EC	0x44204340  ADD.L	R2, R0, #52
; UARTx end address is: 0 (R0)
0x08F0	0xAC210000  LDI.L	R2, R2, #0
0x08F4	0xA8010000  LDI.B	R0, R2, #0
; regVal start address is: 0 (R0)
;__Lib_UART.c, 929 :: 		
; regVal end address is: 0 (R0)
0x08F8	0x00300284  JMP	L___Lib_UART_UARTx_Read_Reg14
;__Lib_UART.c, 930 :: 		
L___Lib_UART_UARTx_Read_Reg27:
;__Lib_UART.c, 931 :: 		
; UARTx start address is: 0 (R0)
0x08FC	0x44204380  ADD.L	R2, R0, #56
; UARTx end address is: 0 (R0)
0x0900	0xAC210000  LDI.L	R2, R2, #0
0x0904	0xA8010000  LDI.B	R0, R2, #0
; regVal start address is: 0 (R0)
;__Lib_UART.c, 932 :: 		
; regVal end address is: 0 (R0)
0x0908	0x00300284  JMP	L___Lib_UART_UARTx_Read_Reg14
;__Lib_UART.c, 933 :: 		
L___Lib_UART_UARTx_Read_Reg28:
;__Lib_UART.c, 934 :: 		
; UARTx start address is: 0 (R0)
0x090C	0x442043C0  ADD.L	R2, R0, #60
; UARTx end address is: 0 (R0)
0x0910	0xAC210000  LDI.L	R2, R2, #0
0x0914	0xA8010000  LDI.B	R0, R2, #0
; regVal start address is: 0 (R0)
;__Lib_UART.c, 935 :: 		
; regVal end address is: 0 (R0)
0x0918	0x00300284  JMP	L___Lib_UART_UARTx_Read_Reg14
;__Lib_UART.c, 936 :: 		
L___Lib_UART_UARTx_Read_Reg29:
;__Lib_UART.c, 937 :: 		
; UARTx start address is: 0 (R0)
0x091C	0x44204400  ADD.L	R2, R0, #64
; UARTx end address is: 0 (R0)
0x0920	0xAC210000  LDI.L	R2, R2, #0
0x0924	0xA8010000  LDI.B	R0, R2, #0
; regVal start address is: 0 (R0)
;__Lib_UART.c, 938 :: 		
; regVal end address is: 0 (R0)
0x0928	0x00300284  JMP	L___Lib_UART_UARTx_Read_Reg14
;__Lib_UART.c, 939 :: 		
L___Lib_UART_UARTx_Read_Reg30:
;__Lib_UART.c, 940 :: 		
; UARTx start address is: 0 (R0)
0x092C	0x44204440  ADD.L	R2, R0, #68
; UARTx end address is: 0 (R0)
0x0930	0xAC210000  LDI.L	R2, R2, #0
0x0934	0xA8010000  LDI.B	R0, R2, #0
; regVal start address is: 0 (R0)
;__Lib_UART.c, 941 :: 		
; regVal end address is: 0 (R0)
0x0938	0x00300284  JMP	L___Lib_UART_UARTx_Read_Reg14
;__Lib_UART.c, 942 :: 		
L___Lib_UART_UARTx_Read_Reg31:
;__Lib_UART.c, 943 :: 		
; UARTx start address is: 0 (R0)
0x093C	0x442044C0  ADD.L	R2, R0, #76
; UARTx end address is: 0 (R0)
0x0940	0xAC210000  LDI.L	R2, R2, #0
0x0944	0xA8010000  LDI.B	R0, R2, #0
; regVal start address is: 0 (R0)
;__Lib_UART.c, 944 :: 		
; regVal end address is: 0 (R0)
0x0948	0x00300284  JMP	L___Lib_UART_UARTx_Read_Reg14
;__Lib_UART.c, 945 :: 		
L___Lib_UART_UARTx_Read_Reg32:
;__Lib_UART.c, 946 :: 		
; UARTx start address is: 0 (R0)
0x094C	0x44204480  ADD.L	R2, R0, #72
; UARTx end address is: 0 (R0)
0x0950	0xAC210000  LDI.L	R2, R2, #0
0x0954	0xA8010000  LDI.B	R0, R2, #0
; regVal start address is: 0 (R0)
;__Lib_UART.c, 947 :: 		
; regVal end address is: 0 (R0)
0x0958	0x00300284  JMP	L___Lib_UART_UARTx_Read_Reg14
;__Lib_UART.c, 948 :: 		
L___Lib_UART_UARTx_Read_Reg33:
;__Lib_UART.c, 949 :: 		
; UARTx start address is: 0 (R0)
0x095C	0x44204500  ADD.L	R2, R0, #80
; UARTx end address is: 0 (R0)
0x0960	0xAC210000  LDI.L	R2, R2, #0
0x0964	0xA8010000  LDI.B	R0, R2, #0
; regVal start address is: 0 (R0)
;__Lib_UART.c, 950 :: 		
; regVal end address is: 0 (R0)
0x0968	0x00300284  JMP	L___Lib_UART_UARTx_Read_Reg14
;__Lib_UART.c, 951 :: 		
L___Lib_UART_UARTx_Read_Reg34:
;__Lib_UART.c, 952 :: 		
; regVal start address is: 8 (R2)
0x096C	0x4401500D  BEXTU.L	R0, R2, #256
0x0970	0x00300284  JMP	L___Lib_UART_UARTx_Read_Reg14
;__Lib_UART.c, 954 :: 		
L___Lib_UART_UARTx_Read_Reg13:
; addr start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x0974	0x59E0C202  CMP.B	R1, #32
0x0978	0x00280210  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Read_Reg15
0x097C	0x59E0C232  CMP.B	R1, #35
0x0980	0x00280213  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Read_Reg16
0x0984	0x59E0C222  CMP.B	R1, #34
0x0988	0x00280217  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Read_Reg17
0x098C	0x59E0C242  CMP.B	R1, #36
0x0990	0x0028021B  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Read_Reg18
0x0994	0x59E0C252  CMP.B	R1, #37
0x0998	0x0028021F  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Read_Reg19
0x099C	0x59E0C272  CMP.B	R1, #39
0x09A0	0x00280223  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Read_Reg20
0x09A4	0x59E0C282  CMP.B	R1, #40
0x09A8	0x00280227  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Read_Reg21
0x09AC	0x59E0C292  CMP.B	R1, #41
0x09B0	0x0028022B  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Read_Reg22
0x09B4	0x59E0C2A2  CMP.B	R1, #42
0x09B8	0x0028022F  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Read_Reg23
0x09BC	0x59E0C2B2  CMP.B	R1, #43
0x09C0	0x00280233  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Read_Reg24
0x09C4	0x59E0C2C2  CMP.B	R1, #44
0x09C8	0x00280237  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Read_Reg25
0x09CC	0x59E0C2D2  CMP.B	R1, #45
0x09D0	0x0028023B  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Read_Reg26
0x09D4	0x59E0C2E2  CMP.B	R1, #46
0x09D8	0x0028023F  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Read_Reg27
0x09DC	0x59E0C302  CMP.B	R1, #48
0x09E0	0x00280243  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Read_Reg28
0x09E4	0x59E0C312  CMP.B	R1, #49
0x09E8	0x00280247  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Read_Reg29
0x09EC	0x59E0C322  CMP.B	R1, #50
0x09F0	0x0028024B  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Read_Reg30
0x09F4	0x59E0C342  CMP.B	R1, #52
0x09F8	0x0028024F  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Read_Reg31
0x09FC	0x59E0C332  CMP.B	R1, #51
0x0A00	0x00280253  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Read_Reg32
0x0A04	0x59E0C352  CMP.B	R1, #53
0x0A08	0x00280257  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Read_Reg33
; UARTx end address is: 0 (R0)
; addr end address is: 4 (R1)
0x0A0C	0x0030025B  JMP	L___Lib_UART_UARTx_Read_Reg34
; regVal end address is: 8 (R2)
L___Lib_UART_UARTx_Read_Reg14:
;__Lib_UART.c, 955 :: 		
; regVal start address is: 0 (R0)
; regVal end address is: 0 (R0)
;__Lib_UART.c, 956 :: 		
L_end_UARTx_Read_Reg:
0x0A10	0xA0000000  RETURN	
; end of __Lib_UART_UARTx_Read_Reg
__Lib_UART_UARTx_Set_Baud_Rate:
;__Lib_UART.c, 1636 :: 		
; clk_freq start address is: 8 (R2)
; baudrate start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x0F40	0x44704000  MOVE.L	R7, R0
0x0F44	0x4480C000  MOVE.L	R8, R1
0x0F48	0x44914000  MOVE.L	R9, R2
; clk_freq end address is: 8 (R2)
; baudrate end address is: 4 (R1)
; UARTx end address is: 0 (R0)
; UARTx start address is: 28 (R7)
; baudrate start address is: 32 (R8)
; clk_freq start address is: 36 (R9)
;__Lib_UART.c, 1642 :: 		
0x0F4C	0x64100028  LDK.L	R1, #40
0x0F50	0x4403C000  MOVE.L	R0, R7
0x0F54	0x00340082  CALL	__Lib_UART_UARTX_Read_Reg550+0
0x0F58	0x44304804  AND.L	R3, R0, #128
0x0F5C	0x59E1C002  CMP.B	R3, #0
0x0F60	0x002803E2  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Set_Baud_Rate112
;__Lib_UART.c, 1644 :: 		
0x0F64	0x64100001  LDK.L	R1, #1
0x0F68	0x4403C000  MOVE.L	R0, R7
0x0F6C	0x00340435  CALL	__Lib_UART_UARTx_Read_ICR+0
0x0F70	0x4430500D  BEXTU.L	R3, R0, #256
0x0F74	0x44A1C039  LSHR.L	R10, R3, #3
0x0F78	0x44A5500D  BEXTU.L	R10, R10, #256
0x0F7C	0x44A541F4  AND.L	R10, R10, #31
0x0F80	0x44A5500D  BEXTU.L	R10, R10, #256
; prescaler start address is: 40 (R10)
;__Lib_UART.c, 1645 :: 		
; prescaler end address is: 40 (R10)
0x0F84	0x003003E3  JMP	L___Lib_UART_UARTx_Set_Baud_Rate113
L___Lib_UART_UARTx_Set_Baud_Rate112:
;__Lib_UART.c, 1648 :: 		
; prescaler start address is: 40 (R10)
0x0F88	0x64A00001  LDK.L	R10, #1
; prescaler end address is: 40 (R10)
;__Lib_UART.c, 1649 :: 		
L___Lib_UART_UARTx_Set_Baud_Rate113:
;__Lib_UART.c, 1652 :: 		
; prescaler start address is: 40 (R10)
0x0F8C	0x64100002  LDK.L	R1, #2
0x0F90	0x4403C000  MOVE.L	R0, R7
0x0F94	0x00340435  CALL	__Lib_UART_UARTx_Read_ICR+0
0x0F98	0x443040F4  AND.L	R3, R0, #15
; sample_clock start address is: 0 (R0)
0x0F9C	0x4401D00D  BEXTU.L	R0, R3, #256
;__Lib_UART.c, 1653 :: 		
0x0FA0	0x59E1C032  CMP.B	R3, #3
0x0FA4	0x01A803EC  JMPC	R30, A, #1, L___Lib_UART_UARTx_Set_Baud_Rate171
;__Lib_UART.c, 1655 :: 		
0x0FA8	0x64000010  LDK.L	R0, #16
; sample_clock end address is: 0 (R0)
;__Lib_UART.c, 1656 :: 		
0x0FAC	0x003003EC  JMP	L___Lib_UART_UARTx_Set_Baud_Rate114
L___Lib_UART_UARTx_Set_Baud_Rate171:
;__Lib_UART.c, 1653 :: 		
;__Lib_UART.c, 1656 :: 		
L___Lib_UART_UARTx_Set_Baud_Rate114:
;__Lib_UART.c, 1659 :: 		
; sample_clock start address is: 0 (R0)
0x0FB0	0x4430500D  BEXTU.L	R3, R0, #256
; sample_clock end address is: 0 (R0)
0x0FB4	0xF4418088  MUL.L	R4, R3, R8
; baudrate end address is: 32 (R8)
0x0FB8	0x4435500D  BEXTU.L	R3, R10, #256
; prescaler end address is: 40 (R10)
0x0FBC	0xF4320038  MUL.L	R3, R4, R3
0x0FC0	0xF4348030  UDIV.L	R3, R9, R3
; clk_freq end address is: 36 (R9)
; divisior start address is: 32 (R8)
0x0FC4	0x4481C00D  BEXTU.L	R8, R3, #0
;__Lib_UART.c, 1660 :: 		
0x0FC8	0x4431C00D  BEXTU.L	R3, R3, #0
0x0FCC	0x4431C089  LSHR.L	R3, R3, #8
0x0FD0	0x4431C00D  BEXTU.L	R3, R3, #0
0x0FD4	0x4431CFF4  AND.L	R3, R3, #255
0x0FD8	0x4411D00D  BEXTU.L	R1, R3, #256
0x0FDC	0x4403C000  MOVE.L	R0, R7
0x0FE0	0x003401C3  CALL	__Lib_UART_UARTx_Write_RegDLM+0
;__Lib_UART.c, 1661 :: 		
0x0FE4	0x44344FF4  AND.L	R3, R8, #255
; divisior end address is: 32 (R8)
0x0FE8	0x4411D00D  BEXTU.L	R1, R3, #256
0x0FEC	0x4403C000  MOVE.L	R0, R7
; UARTx end address is: 28 (R7)
0x0FF0	0x00340285  CALL	__Lib_UART_UARTx_Write_RegDLL+0
;__Lib_UART.c, 1663 :: 		
L_end_UARTx_Set_Baud_Rate:
0x0FF4	0xA0000000  RETURN	
; end of __Lib_UART_UARTx_Set_Baud_Rate
__Lib_UART_UARTX_Read_Reg550:
;__Lib_UART.c, 1043 :: 		
; addr start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x0208	0x44404000  MOVE.L	R4, R0
0x020C	0x4450D00D  BEXTU.L	R5, R1, #256
; addr end address is: 4 (R1)
; UARTx end address is: 0 (R0)
; UARTx start address is: 16 (R4)
; addr start address is: 20 (R5)
;__Lib_UART.c, 1045 :: 		
; tmpLCR start address is: 24 (R6)
0x0210	0x64600000  LDK.L	R6, #0
; regVal start address is: 0 (R0)
0x0214	0x64000000  LDK.L	R0, #0
;__Lib_UART.c, 1047 :: 		
0x0218	0x003001B1  JMP	L___Lib_UART_UARTX_Read_Reg55053
; addr end address is: 20 (R5)
; regVal end address is: 0 (R0)
;__Lib_UART.c, 1049 :: 		
L___Lib_UART_UARTX_Read_Reg55055:
;__Lib_UART.c, 1052 :: 		
0x021C	0x44224560  ADD.L	R2, R4, #86
0x0220	0xA8210000  LDI.B	R2, R2, #0
0x0224	0x44214804  AND.L	R2, R2, #128
0x0228	0x59E14802  CMP.B	R2, #128
0x022C	0x0020009B  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Read_Reg550166
; tmpLCR end address is: 24 (R6)
;__Lib_UART.c, 1054 :: 		
0x0230	0x44324560  ADD.L	R3, R4, #86
0x0234	0xA8218000  LDI.B	R2, R3, #0
; tmpLCR start address is: 20 (R5)
0x0238	0x4451500D  BEXTU.L	R5, R2, #256
;__Lib_UART.c, 1055 :: 		
0x023C	0x44224550  ADD.L	R2, R4, #85
0x0240	0xA8210000  LDI.B	R2, R2, #0
0x0244	0x442147F4  AND.L	R2, R2, #127
0x0248	0xB0310000  STI.B	R3, #0, R2
;__Lib_UART.c, 1056 :: 		
0x024C	0x44224560  ADD.L	R2, R4, #86
0x0250	0xA8210000  LDI.B	R2, R2, #0
0x0254	0x4411500D  BEXTU.L	R1, R2, #256
0x0258	0x64200027  LDK.L	R2, #39
0x025C	0x44024000  MOVE.L	R0, R4
0x0260	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
; tmpLCR end address is: 20 (R5)
0x0264	0x4432D00D  BEXTU.L	R3, R5, #256
;__Lib_UART.c, 1057 :: 		
0x0268	0x0030009C  JMP	L___Lib_UART_UARTX_Read_Reg55056
L___Lib_UART_UARTX_Read_Reg550166:
;__Lib_UART.c, 1052 :: 		
0x026C	0x4433500D  BEXTU.L	R3, R6, #256
;__Lib_UART.c, 1057 :: 		
L___Lib_UART_UARTX_Read_Reg55056:
;__Lib_UART.c, 1060 :: 		
; tmpLCR start address is: 12 (R3)
0x0270	0x64100020  LDK.L	R1, #32
0x0274	0x44024000  MOVE.L	R0, R4
0x0278	0x0034020E  CALL	__Lib_UART_UARTx_Read_Reg+0
; regVal start address is: 20 (R5)
0x027C	0x4450500D  BEXTU.L	R5, R0, #256
;__Lib_UART.c, 1063 :: 		
0x0280	0x4421C804  AND.L	R2, R3, #128
0x0284	0x59E14802  CMP.B	R2, #128
0x0288	0x002000AB  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Read_Reg55057
;__Lib_UART.c, 1065 :: 		
0x028C	0x44224560  ADD.L	R2, R4, #86
0x0290	0xB0218000  STI.B	R2, #0, R3
; tmpLCR end address is: 12 (R3)
;__Lib_UART.c, 1066 :: 		
0x0294	0x44224560  ADD.L	R2, R4, #86
0x0298	0xA8210000  LDI.B	R2, R2, #0
0x029C	0x4411500D  BEXTU.L	R1, R2, #256
0x02A0	0x64200027  LDK.L	R2, #39
0x02A4	0x44024000  MOVE.L	R0, R4
; UARTx end address is: 16 (R4)
0x02A8	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1067 :: 		
L___Lib_UART_UARTX_Read_Reg55057:
;__Lib_UART.c, 1068 :: 		
0x02AC	0x4402D00D  BEXTU.L	R0, R5, #256
; regVal end address is: 20 (R5)
0x02B0	0x003001C2  JMP	L___Lib_UART_UARTX_Read_Reg55054
;__Lib_UART.c, 1071 :: 		
L___Lib_UART_UARTX_Read_Reg55058:
;__Lib_UART.c, 1074 :: 		
; tmpLCR start address is: 24 (R6)
; UARTx start address is: 16 (R4)
0x02B4	0x44224560  ADD.L	R2, R4, #86
0x02B8	0xA8210000  LDI.B	R2, R2, #0
0x02BC	0x44214804  AND.L	R2, R2, #128
0x02C0	0x59E14802  CMP.B	R2, #128
0x02C4	0x002000BF  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Read_Reg550167
; tmpLCR end address is: 24 (R6)
;__Lib_UART.c, 1076 :: 		
0x02C8	0x44324560  ADD.L	R3, R4, #86
0x02CC	0xA8518000  LDI.B	R5, R3, #0
; tmpLCR start address is: 20 (R5)
;__Lib_UART.c, 1077 :: 		
0x02D0	0x44224550  ADD.L	R2, R4, #85
0x02D4	0xA8210000  LDI.B	R2, R2, #0
0x02D8	0x442147F4  AND.L	R2, R2, #127
0x02DC	0xB0310000  STI.B	R3, #0, R2
;__Lib_UART.c, 1078 :: 		
0x02E0	0x44224560  ADD.L	R2, R4, #86
0x02E4	0xA8210000  LDI.B	R2, R2, #0
0x02E8	0x4411500D  BEXTU.L	R1, R2, #256
0x02EC	0x64200027  LDK.L	R2, #39
0x02F0	0x44024000  MOVE.L	R0, R4
0x02F4	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
; tmpLCR end address is: 20 (R5)
;__Lib_UART.c, 1079 :: 		
0x02F8	0x003000C0  JMP	L___Lib_UART_UARTX_Read_Reg55059
L___Lib_UART_UARTX_Read_Reg550167:
;__Lib_UART.c, 1074 :: 		
0x02FC	0x4453500D  BEXTU.L	R5, R6, #256
;__Lib_UART.c, 1079 :: 		
L___Lib_UART_UARTX_Read_Reg55059:
;__Lib_UART.c, 1082 :: 		
; tmpLCR start address is: 20 (R5)
0x0300	0x44224540  ADD.L	R2, R4, #84
0x0304	0xA8210000  LDI.B	R2, R2, #0
0x0308	0x44214804  AND.L	R2, R2, #128
0x030C	0x59E14802  CMP.B	R2, #128
0x0310	0x002000D0  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Read_Reg55060
;__Lib_UART.c, 1085 :: 		
0x0314	0x6420002B  LDK.L	R2, #43
0x0318	0x64100000  LDK.L	R1, #0
0x031C	0x44024000  MOVE.L	R0, R4
0x0320	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1088 :: 		
0x0324	0x44224540  ADD.L	R2, R4, #84
0x0328	0xA8210000  LDI.B	R2, R2, #0
0x032C	0x442147F4  AND.L	R2, R2, #127
0x0330	0x4411500D  BEXTU.L	R1, R2, #256
0x0334	0x64200035  LDK.L	R2, #53
0x0338	0x44024000  MOVE.L	R0, R4
0x033C	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1089 :: 		
L___Lib_UART_UARTX_Read_Reg55060:
;__Lib_UART.c, 1092 :: 		
0x0340	0x64100024  LDK.L	R1, #36
0x0344	0x44024000  MOVE.L	R0, R4
0x0348	0x0034020E  CALL	__Lib_UART_UARTx_Read_Reg+0
; regVal start address is: 24 (R6)
0x034C	0x4460500D  BEXTU.L	R6, R0, #256
;__Lib_UART.c, 1094 :: 		
0x0350	0x44224540  ADD.L	R2, R4, #84
0x0354	0xA8210000  LDI.B	R2, R2, #0
0x0358	0x44214804  AND.L	R2, R2, #128
0x035C	0x59E14802  CMP.B	R2, #128
0x0360	0x002000E4  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Read_Reg55061
;__Lib_UART.c, 1097 :: 		
0x0364	0x6420002B  LDK.L	R2, #43
0x0368	0x64100000  LDK.L	R1, #0
0x036C	0x44024000  MOVE.L	R0, R4
0x0370	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1100 :: 		
0x0374	0x44224540  ADD.L	R2, R4, #84
0x0378	0xA8210000  LDI.B	R2, R2, #0
0x037C	0x44214805  OR.L	R2, R2, #128
0x0380	0x4411500D  BEXTU.L	R1, R2, #256
0x0384	0x64200035  LDK.L	R2, #53
0x0388	0x44024000  MOVE.L	R0, R4
0x038C	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1101 :: 		
L___Lib_UART_UARTX_Read_Reg55061:
;__Lib_UART.c, 1104 :: 		
0x0390	0x4422C804  AND.L	R2, R5, #128
0x0394	0x59E14802  CMP.B	R2, #128
0x0398	0x002000EF  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Read_Reg55062
;__Lib_UART.c, 1106 :: 		
0x039C	0x44224560  ADD.L	R2, R4, #86
0x03A0	0xB0228000  STI.B	R2, #0, R5
; tmpLCR end address is: 20 (R5)
;__Lib_UART.c, 1107 :: 		
0x03A4	0x44224560  ADD.L	R2, R4, #86
0x03A8	0xA8210000  LDI.B	R2, R2, #0
0x03AC	0x4411500D  BEXTU.L	R1, R2, #256
0x03B0	0x64200027  LDK.L	R2, #39
0x03B4	0x44024000  MOVE.L	R0, R4
; UARTx end address is: 16 (R4)
0x03B8	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1108 :: 		
L___Lib_UART_UARTX_Read_Reg55062:
;__Lib_UART.c, 1109 :: 		
0x03BC	0x4403500D  BEXTU.L	R0, R6, #256
; regVal end address is: 24 (R6)
0x03C0	0x003001C2  JMP	L___Lib_UART_UARTX_Read_Reg55054
;__Lib_UART.c, 1112 :: 		
L___Lib_UART_UARTX_Read_Reg55063:
;__Lib_UART.c, 1113 :: 		
; tmpLCR start address is: 24 (R6)
; addr start address is: 20 (R5)
; UARTx start address is: 16 (R4)
L___Lib_UART_UARTX_Read_Reg55064:
;__Lib_UART.c, 1114 :: 		
L___Lib_UART_UARTX_Read_Reg55065:
;__Lib_UART.c, 1118 :: 		
0x03C4	0x44224560  ADD.L	R2, R4, #86
0x03C8	0xA8210000  LDI.B	R2, R2, #0
0x03CC	0x59E14BF2  CMP.B	R2, #191
0x03D0	0x00200104  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Read_Reg550168
; tmpLCR end address is: 24 (R6)
;__Lib_UART.c, 1120 :: 		
0x03D4	0x44324560  ADD.L	R3, R4, #86
0x03D8	0xA8218000  LDI.B	R2, R3, #0
; tmpLCR start address is: 24 (R6)
0x03DC	0x4461500D  BEXTU.L	R6, R2, #256
;__Lib_UART.c, 1121 :: 		
0x03E0	0x44224550  ADD.L	R2, R4, #85
0x03E4	0xA8210000  LDI.B	R2, R2, #0
0x03E8	0x442147F4  AND.L	R2, R2, #127
0x03EC	0xB0310000  STI.B	R3, #0, R2
;__Lib_UART.c, 1122 :: 		
0x03F0	0x44224560  ADD.L	R2, R4, #86
0x03F4	0xA8210000  LDI.B	R2, R2, #0
0x03F8	0x4411500D  BEXTU.L	R1, R2, #256
0x03FC	0x64200027  LDK.L	R2, #39
0x0400	0x44024000  MOVE.L	R0, R4
0x0404	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
; tmpLCR end address is: 24 (R6)
0x0408	0x4433500D  BEXTU.L	R3, R6, #256
;__Lib_UART.c, 1123 :: 		
0x040C	0x00300105  JMP	L___Lib_UART_UARTX_Read_Reg55066
L___Lib_UART_UARTX_Read_Reg550168:
;__Lib_UART.c, 1118 :: 		
0x0410	0x4433500D  BEXTU.L	R3, R6, #256
;__Lib_UART.c, 1123 :: 		
L___Lib_UART_UARTX_Read_Reg55066:
;__Lib_UART.c, 1126 :: 		
; tmpLCR start address is: 12 (R3)
0x0414	0x4422D00D  BEXTU.L	R2, R5, #256
; addr end address is: 20 (R5)
0x0418	0x4411500D  BEXTU.L	R1, R2, #256
0x041C	0x44024000  MOVE.L	R0, R4
0x0420	0x0034020E  CALL	__Lib_UART_UARTx_Read_Reg+0
; regVal start address is: 20 (R5)
0x0424	0x4450500D  BEXTU.L	R5, R0, #256
;__Lib_UART.c, 1129 :: 		
0x0428	0x59E1CBF2  CMP.B	R3, #191
0x042C	0x00200114  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Read_Reg55067
;__Lib_UART.c, 1131 :: 		
0x0430	0x44224560  ADD.L	R2, R4, #86
0x0434	0xB0218000  STI.B	R2, #0, R3
; tmpLCR end address is: 12 (R3)
;__Lib_UART.c, 1132 :: 		
0x0438	0x44224560  ADD.L	R2, R4, #86
0x043C	0xA8210000  LDI.B	R2, R2, #0
0x0440	0x4411500D  BEXTU.L	R1, R2, #256
0x0444	0x64200027  LDK.L	R2, #39
0x0448	0x44024000  MOVE.L	R0, R4
; UARTx end address is: 16 (R4)
0x044C	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1133 :: 		
L___Lib_UART_UARTX_Read_Reg55067:
;__Lib_UART.c, 1134 :: 		
0x0450	0x4402D00D  BEXTU.L	R0, R5, #256
; regVal end address is: 20 (R5)
0x0454	0x003001C2  JMP	L___Lib_UART_UARTX_Read_Reg55054
;__Lib_UART.c, 1137 :: 		
L___Lib_UART_UARTX_Read_Reg55068:
;__Lib_UART.c, 1145 :: 		
; UARTx start address is: 16 (R4)
0x0458	0x44224560  ADD.L	R2, R4, #86
0x045C	0xA8210000  LDI.B	R2, R2, #0
0x0460	0x4411500D  BEXTU.L	R1, R2, #256
0x0464	0x64200027  LDK.L	R2, #39
0x0468	0x44024000  MOVE.L	R0, R4
0x046C	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1146 :: 		
0x0470	0x44224560  ADD.L	R2, R4, #86
0x0474	0xA8210000  LDI.B	R2, R2, #0
0x0478	0x59E14BF2  CMP.B	R2, #191
0x047C	0x00200125  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Read_Reg55069
;__Lib_UART.c, 1148 :: 		
0x0480	0x44324550  ADD.L	R3, R4, #85
0x0484	0xA8218000  LDI.B	R2, R3, #0
0x0488	0x44214805  OR.L	R2, R2, #128
0x048C	0xB0310000  STI.B	R3, #0, R2
;__Lib_UART.c, 1149 :: 		
0x0490	0x00300129  JMP	L___Lib_UART_UARTX_Read_Reg55070
L___Lib_UART_UARTX_Read_Reg55069:
;__Lib_UART.c, 1152 :: 		
0x0494	0x44324550  ADD.L	R3, R4, #85
0x0498	0x44224560  ADD.L	R2, R4, #86
0x049C	0xA8210000  LDI.B	R2, R2, #0
0x04A0	0xB0310000  STI.B	R3, #0, R2
;__Lib_UART.c, 1153 :: 		
L___Lib_UART_UARTX_Read_Reg55070:
;__Lib_UART.c, 1155 :: 		
0x04A4	0x44224550  ADD.L	R2, R4, #85
; UARTx end address is: 16 (R4)
0x04A8	0xA8010000  LDI.B	R0, R2, #0
; regVal start address is: 0 (R0)
;__Lib_UART.c, 1156 :: 		
; regVal end address is: 0 (R0)
0x04AC	0x003001C2  JMP	L___Lib_UART_UARTX_Read_Reg55054
;__Lib_UART.c, 1159 :: 		
L___Lib_UART_UARTX_Read_Reg55071:
;__Lib_UART.c, 1166 :: 		
; tmpLCR start address is: 24 (R6)
; addr start address is: 20 (R5)
; UARTx start address is: 16 (R4)
0x04B0	0x44224560  ADD.L	R2, R4, #86
0x04B4	0xA8210000  LDI.B	R2, R2, #0
0x04B8	0x59E14BF2  CMP.B	R2, #191
0x04BC	0x0020013D  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Read_Reg550169
; tmpLCR end address is: 24 (R6)
;__Lib_UART.c, 1168 :: 		
0x04C0	0x44324560  ADD.L	R3, R4, #86
0x04C4	0xA8618000  LDI.B	R6, R3, #0
; tmpLCR start address is: 24 (R6)
;__Lib_UART.c, 1169 :: 		
0x04C8	0x44224550  ADD.L	R2, R4, #85
0x04CC	0xA8210000  LDI.B	R2, R2, #0
0x04D0	0x442147F4  AND.L	R2, R2, #127
0x04D4	0xB0310000  STI.B	R3, #0, R2
;__Lib_UART.c, 1170 :: 		
0x04D8	0x44224560  ADD.L	R2, R4, #86
0x04DC	0xA8210000  LDI.B	R2, R2, #0
0x04E0	0x4411500D  BEXTU.L	R1, R2, #256
0x04E4	0x64200027  LDK.L	R2, #39
0x04E8	0x44024000  MOVE.L	R0, R4
0x04EC	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
; tmpLCR end address is: 24 (R6)
;__Lib_UART.c, 1171 :: 		
0x04F0	0x0030013D  JMP	L___Lib_UART_UARTX_Read_Reg55072
L___Lib_UART_UARTX_Read_Reg550169:
;__Lib_UART.c, 1166 :: 		
;__Lib_UART.c, 1171 :: 		
L___Lib_UART_UARTX_Read_Reg55072:
;__Lib_UART.c, 1174 :: 		
; tmpLCR start address is: 24 (R6)
0x04F4	0x44224540  ADD.L	R2, R4, #84
0x04F8	0xA8210000  LDI.B	R2, R2, #0
0x04FC	0x44214804  AND.L	R2, R2, #128
0x0500	0x59E14802  CMP.B	R2, #128
0x0504	0x0020014D  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Read_Reg55073
;__Lib_UART.c, 1177 :: 		
0x0508	0x6420002B  LDK.L	R2, #43
0x050C	0x64100000  LDK.L	R1, #0
0x0510	0x44024000  MOVE.L	R0, R4
0x0514	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1179 :: 		
0x0518	0x44224540  ADD.L	R2, R4, #84
0x051C	0xA8210000  LDI.B	R2, R2, #0
0x0520	0x442147F4  AND.L	R2, R2, #127
0x0524	0x4411500D  BEXTU.L	R1, R2, #256
0x0528	0x64200035  LDK.L	R2, #53
0x052C	0x44024000  MOVE.L	R0, R4
0x0530	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1180 :: 		
L___Lib_UART_UARTX_Read_Reg55073:
;__Lib_UART.c, 1183 :: 		
0x0534	0x4422D00D  BEXTU.L	R2, R5, #256
; addr end address is: 20 (R5)
0x0538	0x4411500D  BEXTU.L	R1, R2, #256
0x053C	0x44024000  MOVE.L	R0, R4
0x0540	0x0034020E  CALL	__Lib_UART_UARTx_Read_Reg+0
; regVal start address is: 20 (R5)
0x0544	0x4450500D  BEXTU.L	R5, R0, #256
;__Lib_UART.c, 1186 :: 		
0x0548	0x44224540  ADD.L	R2, R4, #84
0x054C	0xA8210000  LDI.B	R2, R2, #0
0x0550	0x44214804  AND.L	R2, R2, #128
0x0554	0x59E14802  CMP.B	R2, #128
0x0558	0x00200162  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Read_Reg55074
;__Lib_UART.c, 1188 :: 		
0x055C	0x6420002B  LDK.L	R2, #43
0x0560	0x64100000  LDK.L	R1, #0
0x0564	0x44024000  MOVE.L	R0, R4
0x0568	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1189 :: 		
0x056C	0x44224540  ADD.L	R2, R4, #84
0x0570	0xA8210000  LDI.B	R2, R2, #0
0x0574	0x44214805  OR.L	R2, R2, #128
0x0578	0x4411500D  BEXTU.L	R1, R2, #256
0x057C	0x64200035  LDK.L	R2, #53
0x0580	0x44024000  MOVE.L	R0, R4
0x0584	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1190 :: 		
L___Lib_UART_UARTX_Read_Reg55074:
;__Lib_UART.c, 1193 :: 		
0x0588	0x59E34BF2  CMP.B	R6, #191
0x058C	0x0020016C  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Read_Reg55075
;__Lib_UART.c, 1195 :: 		
0x0590	0x44224560  ADD.L	R2, R4, #86
0x0594	0xB0230000  STI.B	R2, #0, R6
; tmpLCR end address is: 24 (R6)
;__Lib_UART.c, 1196 :: 		
0x0598	0x44224560  ADD.L	R2, R4, #86
0x059C	0xA8210000  LDI.B	R2, R2, #0
0x05A0	0x4411500D  BEXTU.L	R1, R2, #256
0x05A4	0x64200027  LDK.L	R2, #39
0x05A8	0x44024000  MOVE.L	R0, R4
; UARTx end address is: 16 (R4)
0x05AC	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1197 :: 		
L___Lib_UART_UARTX_Read_Reg55075:
;__Lib_UART.c, 1198 :: 		
0x05B0	0x4402D00D  BEXTU.L	R0, R5, #256
; regVal end address is: 20 (R5)
0x05B4	0x003001C2  JMP	L___Lib_UART_UARTX_Read_Reg55054
;__Lib_UART.c, 1201 :: 		
L___Lib_UART_UARTX_Read_Reg55076:
;__Lib_UART.c, 1208 :: 		
; tmpLCR start address is: 24 (R6)
; UARTx start address is: 16 (R4)
0x05B8	0x44224560  ADD.L	R2, R4, #86
0x05BC	0xA8210000  LDI.B	R2, R2, #0
0x05C0	0x59E14BF2  CMP.B	R2, #191
0x05C4	0x0020017F  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Read_Reg550170
; tmpLCR end address is: 24 (R6)
;__Lib_UART.c, 1210 :: 		
0x05C8	0x44324560  ADD.L	R3, R4, #86
0x05CC	0xA8518000  LDI.B	R5, R3, #0
; tmpLCR start address is: 20 (R5)
;__Lib_UART.c, 1211 :: 		
0x05D0	0x44224550  ADD.L	R2, R4, #85
0x05D4	0xA8210000  LDI.B	R2, R2, #0
0x05D8	0x442147F4  AND.L	R2, R2, #127
0x05DC	0xB0310000  STI.B	R3, #0, R2
;__Lib_UART.c, 1212 :: 		
0x05E0	0x44224560  ADD.L	R2, R4, #86
0x05E4	0xA8210000  LDI.B	R2, R2, #0
0x05E8	0x4411500D  BEXTU.L	R1, R2, #256
0x05EC	0x64200027  LDK.L	R2, #39
0x05F0	0x44024000  MOVE.L	R0, R4
0x05F4	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
; tmpLCR end address is: 20 (R5)
;__Lib_UART.c, 1213 :: 		
0x05F8	0x00300180  JMP	L___Lib_UART_UARTX_Read_Reg55077
L___Lib_UART_UARTX_Read_Reg550170:
;__Lib_UART.c, 1208 :: 		
0x05FC	0x4453500D  BEXTU.L	R5, R6, #256
;__Lib_UART.c, 1213 :: 		
L___Lib_UART_UARTX_Read_Reg55077:
;__Lib_UART.c, 1215 :: 		
; tmpLCR start address is: 20 (R5)
0x0600	0x44224540  ADD.L	R2, R4, #84
0x0604	0xA8210000  LDI.B	R2, R2, #0
0x0608	0x44214404  AND.L	R2, R2, #64
0x060C	0x59E14402  CMP.B	R2, #64
0x0610	0x00200190  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Read_Reg55078
;__Lib_UART.c, 1218 :: 		
0x0614	0x6420002B  LDK.L	R2, #43
0x0618	0x64100000  LDK.L	R1, #0
0x061C	0x44024000  MOVE.L	R0, R4
0x0620	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1220 :: 		
0x0624	0x44224540  ADD.L	R2, R4, #84
0x0628	0xA8210000  LDI.B	R2, R2, #0
0x062C	0x44217BF4  AND.L	R2, R2, #-65
0x0630	0x4411500D  BEXTU.L	R1, R2, #256
0x0634	0x64200035  LDK.L	R2, #53
0x0638	0x44024000  MOVE.L	R0, R4
0x063C	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1221 :: 		
L___Lib_UART_UARTX_Read_Reg55078:
;__Lib_UART.c, 1224 :: 		
0x0640	0x64100029  LDK.L	R1, #41
0x0644	0x44024000  MOVE.L	R0, R4
0x0648	0x0034020E  CALL	__Lib_UART_UARTx_Read_Reg+0
; regVal start address is: 24 (R6)
0x064C	0x4460500D  BEXTU.L	R6, R0, #256
;__Lib_UART.c, 1226 :: 		
0x0650	0x44224540  ADD.L	R2, R4, #84
0x0654	0xA8210000  LDI.B	R2, R2, #0
0x0658	0x44214404  AND.L	R2, R2, #64
0x065C	0x59E14402  CMP.B	R2, #64
0x0660	0x002001A4  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Read_Reg55079
;__Lib_UART.c, 1229 :: 		
0x0664	0x6420002B  LDK.L	R2, #43
0x0668	0x64100000  LDK.L	R1, #0
0x066C	0x44024000  MOVE.L	R0, R4
0x0670	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1231 :: 		
0x0674	0x44224540  ADD.L	R2, R4, #84
0x0678	0xA8210000  LDI.B	R2, R2, #0
0x067C	0x44214405  OR.L	R2, R2, #64
0x0680	0x4411500D  BEXTU.L	R1, R2, #256
0x0684	0x64200035  LDK.L	R2, #53
0x0688	0x44024000  MOVE.L	R0, R4
0x068C	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1232 :: 		
L___Lib_UART_UARTX_Read_Reg55079:
;__Lib_UART.c, 1235 :: 		
0x0690	0x59E2CBF2  CMP.B	R5, #191
0x0694	0x002001AE  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Read_Reg55080
;__Lib_UART.c, 1237 :: 		
0x0698	0x44224560  ADD.L	R2, R4, #86
0x069C	0xB0228000  STI.B	R2, #0, R5
; tmpLCR end address is: 20 (R5)
;__Lib_UART.c, 1238 :: 		
0x06A0	0x44224560  ADD.L	R2, R4, #86
0x06A4	0xA8210000  LDI.B	R2, R2, #0
0x06A8	0x4411500D  BEXTU.L	R1, R2, #256
0x06AC	0x64200027  LDK.L	R2, #39
0x06B0	0x44024000  MOVE.L	R0, R4
; UARTx end address is: 16 (R4)
0x06B4	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1239 :: 		
L___Lib_UART_UARTX_Read_Reg55080:
;__Lib_UART.c, 1240 :: 		
0x06B8	0x4403500D  BEXTU.L	R0, R6, #256
; regVal end address is: 24 (R6)
0x06BC	0x003001C2  JMP	L___Lib_UART_UARTX_Read_Reg55054
;__Lib_UART.c, 1243 :: 		
L___Lib_UART_UARTX_Read_Reg55081:
;__Lib_UART.c, 1244 :: 		
; regVal start address is: 0 (R0)
0x06C0	0x003001C2  JMP	L___Lib_UART_UARTX_Read_Reg55054
;__Lib_UART.c, 1245 :: 		
L___Lib_UART_UARTX_Read_Reg55053:
; tmpLCR start address is: 24 (R6)
; addr start address is: 20 (R5)
; UARTx start address is: 16 (R4)
0x06C4	0x59E2C202  CMP.B	R5, #32
0x06C8	0x00280087  JMPC	R30, Z, #1, L___Lib_UART_UARTX_Read_Reg55055
0x06CC	0x59E2C242  CMP.B	R5, #36
0x06D0	0x002800AD  JMPC	R30, Z, #1, L___Lib_UART_UARTX_Read_Reg55058
0x06D4	0x59E2C252  CMP.B	R5, #37
0x06D8	0x002800F1  JMPC	R30, Z, #1, L___Lib_UART_UARTX_Read_Reg55063
0x06DC	0x59E2C2A2  CMP.B	R5, #42
0x06E0	0x002800F1  JMPC	R30, Z, #1, L___Lib_UART_UARTX_Read_Reg55064
0x06E4	0x59E2C2B2  CMP.B	R5, #43
0x06E8	0x002800F1  JMPC	R30, Z, #1, L___Lib_UART_UARTX_Read_Reg55065
0x06EC	0x59E2C272  CMP.B	R5, #39
0x06F0	0x00280116  JMPC	R30, Z, #1, L___Lib_UART_UARTX_Read_Reg55068
0x06F4	0x59E2C282  CMP.B	R5, #40
0x06F8	0x0028012C  JMPC	R30, Z, #1, L___Lib_UART_UARTX_Read_Reg55071
0x06FC	0x59E2C292  CMP.B	R5, #41
0x0700	0x0028016E  JMPC	R30, Z, #1, L___Lib_UART_UARTX_Read_Reg55076
; UARTx end address is: 16 (R4)
; addr end address is: 20 (R5)
; tmpLCR end address is: 24 (R6)
0x0704	0x003001B0  JMP	L___Lib_UART_UARTX_Read_Reg55081
; regVal end address is: 0 (R0)
L___Lib_UART_UARTX_Read_Reg55054:
;__Lib_UART.c, 1247 :: 		
; regVal start address is: 0 (R0)
; regVal end address is: 0 (R0)
;__Lib_UART.c, 1248 :: 		
L_end_UARTX_Read_Reg550:
0x0708	0xA0000000  RETURN	
; end of __Lib_UART_UARTX_Read_Reg550
__Lib_UART_UARTx_Write_RegDLM:
;__Lib_UART.c, 1500 :: 		
; val start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x070C	0x44404000  MOVE.L	R4, R0
0x0710	0x4450D00D  BEXTU.L	R5, R1, #256
; val end address is: 4 (R1)
; UARTx end address is: 0 (R0)
; UARTx start address is: 16 (R4)
; val start address is: 20 (R5)
;__Lib_UART.c, 1505 :: 		
0x0714	0x44324560  ADD.L	R3, R4, #86
0x0718	0xA8218000  LDI.B	R2, R3, #0
; tmpLCR start address is: 24 (R6)
0x071C	0x4461500D  BEXTU.L	R6, R2, #256
;__Lib_UART.c, 1506 :: 		
0x0720	0x44224550  ADD.L	R2, R4, #85
0x0724	0xA8210000  LDI.B	R2, R2, #0
0x0728	0x44214805  OR.L	R2, R2, #128
0x072C	0xB0310000  STI.B	R3, #0, R2
;__Lib_UART.c, 1507 :: 		
0x0730	0x44224560  ADD.L	R2, R4, #86
0x0734	0xA8210000  LDI.B	R2, R2, #0
0x0738	0x4411500D  BEXTU.L	R1, R2, #256
0x073C	0x64200027  LDK.L	R2, #39
0x0740	0x44024000  MOVE.L	R0, R4
0x0744	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1509 :: 		
0x0748	0x64200022  LDK.L	R2, #34
0x074C	0x4412D00D  BEXTU.L	R1, R5, #256
; val end address is: 20 (R5)
0x0750	0x44024000  MOVE.L	R0, R4
0x0754	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1511 :: 		
0x0758	0x44224560  ADD.L	R2, R4, #86
0x075C	0xB0230000  STI.B	R2, #0, R6
; tmpLCR end address is: 24 (R6)
;__Lib_UART.c, 1512 :: 		
0x0760	0x44224560  ADD.L	R2, R4, #86
0x0764	0xA8210000  LDI.B	R2, R2, #0
0x0768	0x4411500D  BEXTU.L	R1, R2, #256
0x076C	0x64200027  LDK.L	R2, #39
0x0770	0x44024000  MOVE.L	R0, R4
; UARTx end address is: 16 (R4)
0x0774	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1514 :: 		
;__Lib_UART.c, 1515 :: 		
L_end_UARTx_Write_RegDLM:
0x0778	0xA0000000  RETURN	
; end of __Lib_UART_UARTx_Write_RegDLM
__Lib_UART_UARTx_Write_RegDLL:
;__Lib_UART.c, 1443 :: 		
; val start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x0A14	0x44404000  MOVE.L	R4, R0
0x0A18	0x4450D00D  BEXTU.L	R5, R1, #256
; val end address is: 4 (R1)
; UARTx end address is: 0 (R0)
; UARTx start address is: 16 (R4)
; val start address is: 20 (R5)
;__Lib_UART.c, 1448 :: 		
0x0A1C	0x44324560  ADD.L	R3, R4, #86
0x0A20	0xA8218000  LDI.B	R2, R3, #0
; tmpLCR start address is: 24 (R6)
0x0A24	0x4461500D  BEXTU.L	R6, R2, #256
;__Lib_UART.c, 1449 :: 		
0x0A28	0x44224550  ADD.L	R2, R4, #85
0x0A2C	0xA8210000  LDI.B	R2, R2, #0
0x0A30	0x44214805  OR.L	R2, R2, #128
0x0A34	0xB0310000  STI.B	R3, #0, R2
;__Lib_UART.c, 1450 :: 		
0x0A38	0x44224560  ADD.L	R2, R4, #86
0x0A3C	0xA8210000  LDI.B	R2, R2, #0
0x0A40	0x4411500D  BEXTU.L	R1, R2, #256
0x0A44	0x64200027  LDK.L	R2, #39
0x0A48	0x44024000  MOVE.L	R0, R4
0x0A4C	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1452 :: 		
0x0A50	0x64200023  LDK.L	R2, #35
0x0A54	0x4412D00D  BEXTU.L	R1, R5, #256
; val end address is: 20 (R5)
0x0A58	0x44024000  MOVE.L	R0, R4
0x0A5C	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1454 :: 		
0x0A60	0x44224560  ADD.L	R2, R4, #86
0x0A64	0xB0230000  STI.B	R2, #0, R6
; tmpLCR end address is: 24 (R6)
;__Lib_UART.c, 1455 :: 		
0x0A68	0x44224560  ADD.L	R2, R4, #86
0x0A6C	0xA8210000  LDI.B	R2, R2, #0
0x0A70	0x4411500D  BEXTU.L	R1, R2, #256
0x0A74	0x64200027  LDK.L	R2, #39
0x0A78	0x44024000  MOVE.L	R0, R4
; UARTx end address is: 16 (R4)
0x0A7C	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1457 :: 		
;__Lib_UART.c, 1458 :: 		
L_end_UARTx_Write_RegDLL:
0x0A80	0xA0000000  RETURN	
; end of __Lib_UART_UARTx_Write_RegDLL
__Lib_UART_UARTx_Set_Data_Bits:
;__Lib_UART.c, 1676 :: 		
; bits start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x0FF8	0x44704000  MOVE.L	R7, R0
; bits end address is: 4 (R1)
; UARTx end address is: 0 (R0)
; UARTx start address is: 28 (R7)
; bits start address is: 4 (R1)
;__Lib_UART.c, 1678 :: 		
0x0FFC	0x0030042B  JMP	L___Lib_UART_UARTx_Set_Data_Bits115
; bits end address is: 4 (R1)
;__Lib_UART.c, 1680 :: 		
L___Lib_UART_UARTx_Set_Data_Bits117:
;__Lib_UART.c, 1682 :: 		
0x1000	0x64100027  LDK.L	R1, #39
0x1004	0x4403C000  MOVE.L	R0, R7
0x1008	0x00340082  CALL	__Lib_UART_UARTX_Read_Reg550+0
0x100C	0x44207FC4  AND.L	R2, R0, #-4
0x1010	0x4411500D  BEXTU.L	R1, R2, #256
0x1014	0x64200027  LDK.L	R2, #39
0x1018	0x4403C000  MOVE.L	R0, R7
; UARTx end address is: 28 (R7)
0x101C	0x003402E7  CALL	__Lib_UART_UARTX_Write_Reg550+0
;__Lib_UART.c, 1683 :: 		
0x1020	0x00300434  JMP	L___Lib_UART_UARTx_Set_Data_Bits116
;__Lib_UART.c, 1685 :: 		
L___Lib_UART_UARTx_Set_Data_Bits118:
;__Lib_UART.c, 1687 :: 		
; UARTx start address is: 28 (R7)
0x1024	0x64100027  LDK.L	R1, #39
0x1028	0x4403C000  MOVE.L	R0, R7
0x102C	0x00340082  CALL	__Lib_UART_UARTX_Read_Reg550+0
0x1030	0x44207FD4  AND.L	R2, R0, #-3
0x1034	0x4421400C  BEXTS.L	R2, R2, #0
0x1038	0x44214015  OR.L	R2, R2, #1
0x103C	0x4411500D  BEXTU.L	R1, R2, #256
0x1040	0x64200027  LDK.L	R2, #39
0x1044	0x4403C000  MOVE.L	R0, R7
; UARTx end address is: 28 (R7)
0x1048	0x003402E7  CALL	__Lib_UART_UARTX_Write_Reg550+0
;__Lib_UART.c, 1688 :: 		
0x104C	0x00300434  JMP	L___Lib_UART_UARTx_Set_Data_Bits116
;__Lib_UART.c, 1690 :: 		
L___Lib_UART_UARTx_Set_Data_Bits119:
;__Lib_UART.c, 1692 :: 		
; UARTx start address is: 28 (R7)
0x1050	0x64100027  LDK.L	R1, #39
0x1054	0x4403C000  MOVE.L	R0, R7
0x1058	0x00340082  CALL	__Lib_UART_UARTX_Read_Reg550+0
0x105C	0x44207FE4  AND.L	R2, R0, #-2
0x1060	0x4421400C  BEXTS.L	R2, R2, #0
0x1064	0x44214025  OR.L	R2, R2, #2
0x1068	0x4411500D  BEXTU.L	R1, R2, #256
0x106C	0x64200027  LDK.L	R2, #39
0x1070	0x4403C000  MOVE.L	R0, R7
; UARTx end address is: 28 (R7)
0x1074	0x003402E7  CALL	__Lib_UART_UARTX_Write_Reg550+0
;__Lib_UART.c, 1693 :: 		
0x1078	0x00300434  JMP	L___Lib_UART_UARTx_Set_Data_Bits116
;__Lib_UART.c, 1695 :: 		
L___Lib_UART_UARTx_Set_Data_Bits120:
;__Lib_UART.c, 1697 :: 		
; UARTx start address is: 28 (R7)
0x107C	0x64100027  LDK.L	R1, #39
0x1080	0x4403C000  MOVE.L	R0, R7
0x1084	0x00340082  CALL	__Lib_UART_UARTX_Read_Reg550+0
0x1088	0x44204025  OR.L	R2, R0, #2
0x108C	0x4421500D  BEXTU.L	R2, R2, #256
0x1090	0x44214015  OR.L	R2, R2, #1
0x1094	0x4411500D  BEXTU.L	R1, R2, #256
0x1098	0x64200027  LDK.L	R2, #39
0x109C	0x4403C000  MOVE.L	R0, R7
; UARTx end address is: 28 (R7)
0x10A0	0x003402E7  CALL	__Lib_UART_UARTX_Write_Reg550+0
;__Lib_UART.c, 1698 :: 		
0x10A4	0x00300434  JMP	L___Lib_UART_UARTx_Set_Data_Bits116
;__Lib_UART.c, 1700 :: 		
L___Lib_UART_UARTx_Set_Data_Bits121:
;__Lib_UART.c, 1701 :: 		
0x10A8	0x00300434  JMP	L___Lib_UART_UARTx_Set_Data_Bits116
;__Lib_UART.c, 1702 :: 		
L___Lib_UART_UARTx_Set_Data_Bits115:
; bits start address is: 4 (R1)
; UARTx start address is: 28 (R7)
0x10AC	0x59E0C002  CMP.B	R1, #0
0x10B0	0x00280400  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Set_Data_Bits117
0x10B4	0x59E0C012  CMP.B	R1, #1
0x10B8	0x00280409  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Set_Data_Bits118
0x10BC	0x59E0C022  CMP.B	R1, #2
0x10C0	0x00280414  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Set_Data_Bits119
0x10C4	0x59E0C032  CMP.B	R1, #3
0x10C8	0x0028041F  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Set_Data_Bits120
; UARTx end address is: 28 (R7)
; bits end address is: 4 (R1)
0x10CC	0x0030042A  JMP	L___Lib_UART_UARTx_Set_Data_Bits121
L___Lib_UART_UARTx_Set_Data_Bits116:
;__Lib_UART.c, 1704 :: 		
;__Lib_UART.c, 1705 :: 		
L_end_UARTx_Set_Data_Bits:
0x10D0	0xA0000000  RETURN	
; end of __Lib_UART_UARTx_Set_Data_Bits
__Lib_UART_UARTx_Set_Stop_Bits:
;__Lib_UART.c, 1718 :: 		
; stop start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x1220	0x44704000  MOVE.L	R7, R0
; stop end address is: 4 (R1)
; UARTx end address is: 0 (R0)
; UARTx start address is: 28 (R7)
; stop start address is: 4 (R1)
;__Lib_UART.c, 1720 :: 		
0x1224	0x59E0C002  CMP.B	R1, #0
0x1228	0x00200494  JMPC	R30, Z, #0, L___Lib_UART_UARTx_Set_Stop_Bits122
; stop end address is: 4 (R1)
;__Lib_UART.c, 1722 :: 		
0x122C	0x64100027  LDK.L	R1, #39
0x1230	0x4403C000  MOVE.L	R0, R7
0x1234	0x00340082  CALL	__Lib_UART_UARTX_Read_Reg550+0
0x1238	0x44207FB4  AND.L	R2, R0, #-5
0x123C	0x4411500D  BEXTU.L	R1, R2, #256
0x1240	0x64200027  LDK.L	R2, #39
0x1244	0x4403C000  MOVE.L	R0, R7
; UARTx end address is: 28 (R7)
0x1248	0x003402E7  CALL	__Lib_UART_UARTX_Write_Reg550+0
;__Lib_UART.c, 1723 :: 		
0x124C	0x0030049C  JMP	L___Lib_UART_UARTx_Set_Stop_Bits123
L___Lib_UART_UARTx_Set_Stop_Bits122:
;__Lib_UART.c, 1726 :: 		
; UARTx start address is: 28 (R7)
0x1250	0x64100027  LDK.L	R1, #39
0x1254	0x4403C000  MOVE.L	R0, R7
0x1258	0x00340082  CALL	__Lib_UART_UARTX_Read_Reg550+0
0x125C	0x44204045  OR.L	R2, R0, #4
0x1260	0x4411500D  BEXTU.L	R1, R2, #256
0x1264	0x64200027  LDK.L	R2, #39
0x1268	0x4403C000  MOVE.L	R0, R7
; UARTx end address is: 28 (R7)
0x126C	0x003402E7  CALL	__Lib_UART_UARTX_Write_Reg550+0
;__Lib_UART.c, 1727 :: 		
L___Lib_UART_UARTx_Set_Stop_Bits123:
;__Lib_UART.c, 1729 :: 		
;__Lib_UART.c, 1730 :: 		
L_end_UARTx_Set_Stop_Bits:
0x1270	0xA0000000  RETURN	
; end of __Lib_UART_UARTx_Set_Stop_Bits
__Lib_UART_UARTx_Set_Polarity:
;__Lib_UART.c, 1743 :: 		
; parity start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x0A84	0x44704000  MOVE.L	R7, R0
; parity end address is: 4 (R1)
; UARTx end address is: 0 (R0)
; UARTx start address is: 28 (R7)
; parity start address is: 4 (R1)
;__Lib_UART.c, 1745 :: 		
0x0A88	0x003002DC  JMP	L___Lib_UART_UARTx_Set_Polarity124
; parity end address is: 4 (R1)
;__Lib_UART.c, 1747 :: 		
L___Lib_UART_UARTx_Set_Polarity126:
;__Lib_UART.c, 1749 :: 		
0x0A8C	0x64100027  LDK.L	R1, #39
0x0A90	0x4403C000  MOVE.L	R0, R7
0x0A94	0x00340082  CALL	__Lib_UART_UARTX_Read_Reg550+0
0x0A98	0x44207F74  AND.L	R2, R0, #-9
0x0A9C	0x4411500D  BEXTU.L	R1, R2, #256
0x0AA0	0x64200027  LDK.L	R2, #39
0x0AA4	0x4403C000  MOVE.L	R0, R7
; UARTx end address is: 28 (R7)
0x0AA8	0x003402E7  CALL	__Lib_UART_UARTX_Write_Reg550+0
;__Lib_UART.c, 1750 :: 		
0x0AAC	0x003002E6  JMP	L___Lib_UART_UARTx_Set_Polarity125
;__Lib_UART.c, 1752 :: 		
L___Lib_UART_UARTx_Set_Polarity127:
;__Lib_UART.c, 1754 :: 		
; UARTx start address is: 28 (R7)
0x0AB0	0x64100027  LDK.L	R1, #39
0x0AB4	0x4403C000  MOVE.L	R0, R7
0x0AB8	0x00340082  CALL	__Lib_UART_UARTX_Read_Reg550+0
0x0ABC	0x44204085  OR.L	R2, R0, #8
0x0AC0	0x4421500D  BEXTU.L	R2, R2, #256
0x0AC4	0x44217EF4  AND.L	R2, R2, #-17
0x0AC8	0x4411500D  BEXTU.L	R1, R2, #256
0x0ACC	0x64200027  LDK.L	R2, #39
0x0AD0	0x4403C000  MOVE.L	R0, R7
; UARTx end address is: 28 (R7)
0x0AD4	0x003402E7  CALL	__Lib_UART_UARTX_Write_Reg550+0
;__Lib_UART.c, 1755 :: 		
0x0AD8	0x003002E6  JMP	L___Lib_UART_UARTx_Set_Polarity125
;__Lib_UART.c, 1757 :: 		
L___Lib_UART_UARTx_Set_Polarity128:
;__Lib_UART.c, 1759 :: 		
; UARTx start address is: 28 (R7)
0x0ADC	0x64100027  LDK.L	R1, #39
0x0AE0	0x4403C000  MOVE.L	R0, R7
0x0AE4	0x00340082  CALL	__Lib_UART_UARTX_Read_Reg550+0
0x0AE8	0x44204085  OR.L	R2, R0, #8
0x0AEC	0x4421500D  BEXTU.L	R2, R2, #256
0x0AF0	0x44214105  OR.L	R2, R2, #16
0x0AF4	0x4411500D  BEXTU.L	R1, R2, #256
0x0AF8	0x64200027  LDK.L	R2, #39
0x0AFC	0x4403C000  MOVE.L	R0, R7
; UARTx end address is: 28 (R7)
0x0B00	0x003402E7  CALL	__Lib_UART_UARTX_Write_Reg550+0
;__Lib_UART.c, 1760 :: 		
0x0B04	0x003002E6  JMP	L___Lib_UART_UARTx_Set_Polarity125
;__Lib_UART.c, 1762 :: 		
L___Lib_UART_UARTx_Set_Polarity129:
;__Lib_UART.c, 1764 :: 		
; UARTx start address is: 28 (R7)
0x0B08	0x64100027  LDK.L	R1, #39
0x0B0C	0x4403C000  MOVE.L	R0, R7
0x0B10	0x00340082  CALL	__Lib_UART_UARTX_Read_Reg550+0
0x0B14	0x44204085  OR.L	R2, R0, #8
0x0B18	0x4421500D  BEXTU.L	R2, R2, #256
0x0B1C	0x44214205  OR.L	R2, R2, #32
0x0B20	0x4421500D  BEXTU.L	R2, R2, #256
0x0B24	0x44217EF4  AND.L	R2, R2, #-17
0x0B28	0x4411500D  BEXTU.L	R1, R2, #256
0x0B2C	0x64200027  LDK.L	R2, #39
0x0B30	0x4403C000  MOVE.L	R0, R7
; UARTx end address is: 28 (R7)
0x0B34	0x003402E7  CALL	__Lib_UART_UARTX_Write_Reg550+0
;__Lib_UART.c, 1765 :: 		
0x0B38	0x003002E6  JMP	L___Lib_UART_UARTx_Set_Polarity125
;__Lib_UART.c, 1767 :: 		
L___Lib_UART_UARTx_Set_Polarity130:
;__Lib_UART.c, 1769 :: 		
; UARTx start address is: 28 (R7)
0x0B3C	0x64100027  LDK.L	R1, #39
0x0B40	0x4403C000  MOVE.L	R0, R7
0x0B44	0x00340082  CALL	__Lib_UART_UARTX_Read_Reg550+0
0x0B48	0x44204085  OR.L	R2, R0, #8
0x0B4C	0x4421500D  BEXTU.L	R2, R2, #256
0x0B50	0x44214205  OR.L	R2, R2, #32
0x0B54	0x4421500D  BEXTU.L	R2, R2, #256
0x0B58	0x44214105  OR.L	R2, R2, #16
0x0B5C	0x4411500D  BEXTU.L	R1, R2, #256
0x0B60	0x64200027  LDK.L	R2, #39
0x0B64	0x4403C000  MOVE.L	R0, R7
; UARTx end address is: 28 (R7)
0x0B68	0x003402E7  CALL	__Lib_UART_UARTX_Write_Reg550+0
;__Lib_UART.c, 1770 :: 		
0x0B6C	0x003002E6  JMP	L___Lib_UART_UARTx_Set_Polarity125
;__Lib_UART.c, 1772 :: 		
L___Lib_UART_UARTx_Set_Polarity124:
; parity start address is: 4 (R1)
; UARTx start address is: 28 (R7)
0x0B70	0x59E0C002  CMP.B	R1, #0
0x0B74	0x002802A3  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Set_Polarity126
0x0B78	0x59E0C012  CMP.B	R1, #1
0x0B7C	0x002802AC  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Set_Polarity127
0x0B80	0x59E0C022  CMP.B	R1, #2
0x0B84	0x002802B7  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Set_Polarity128
0x0B88	0x59E0C032  CMP.B	R1, #3
0x0B8C	0x002802C2  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Set_Polarity129
0x0B90	0x59E0C042  CMP.B	R1, #4
0x0B94	0x002802CF  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Set_Polarity130
; UARTx end address is: 28 (R7)
; parity end address is: 4 (R1)
L___Lib_UART_UARTx_Set_Polarity125:
;__Lib_UART.c, 1774 :: 		
;__Lib_UART.c, 1775 :: 		
L_end_UARTx_Set_Polarity:
0x0B98	0xA0000000  RETURN	
; end of __Lib_UART_UARTx_Set_Polarity
__Lib_UART_UARTx_Set_Flow_Control:
;__Lib_UART.c, 1792 :: 		
; UARTx start address is: 0 (R0)
0x0F1C	0x44704000  MOVE.L	R7, R0
; UARTx end address is: 0 (R0)
; UARTx start address is: 28 (R7)
;__Lib_UART.c, 1797 :: 		
0x0F20	0x64100028  LDK.L	R1, #40
0x0F24	0x4403C000  MOVE.L	R0, R7
0x0F28	0x00340082  CALL	__Lib_UART_UARTX_Read_Reg550+0
;__Lib_UART.c, 1798 :: 		
0x0F2C	0x44104DF4  AND.L	R1, R0, #223
;__Lib_UART.c, 1799 :: 		
0x0F30	0x64200028  LDK.L	R2, #40
0x0F34	0x4403C000  MOVE.L	R0, R7
; UARTx end address is: 28 (R7)
0x0F38	0x003402E7  CALL	__Lib_UART_UARTX_Write_Reg550+0
;__Lib_UART.c, 1800 :: 		
L_end_UARTx_Set_Flow_Control:
0x0F3C	0xA0000000  RETURN	
; end of __Lib_UART_UARTx_Set_Flow_Control
easyft90x_v7_FT900__uartInit_2:
;__ef_ft900_uart.c, 35 :: 		static T_mikrobus_ret _uartInit_2(const uint32_t* cfg)
; cfg start address is: 0 (R0)
; cfg end address is: 0 (R0)
; cfg start address is: 0 (R0)
;__ef_ft900_uart.c, 37 :: 		UART2_Init( (unsigned long) cfg[0] );
0x2004	0xCC000000  LPMI.L	R0, R0, #0
; cfg end address is: 0 (R0)
0x2008	0x00340776  CALL	_UART2_Init+0
;__ef_ft900_uart.c, 38 :: 		return _MIKROBUS_OK;
0x200C	0x64000000  LDK.L	R0, __MIKROBUS_OK
;__ef_ft900_uart.c, 39 :: 		}
L_end__uartInit_2:
0x2010	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__uartInit_2
_mikrobus_logInit:
;easyft90x_v7_FT900.c, 283 :: 		T_mikrobus_ret mikrobus_logInit(T_log_bus port, const uint32_t baud)
; baud start address is: 4 (R1)
; port start address is: 0 (R0)
; baud end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; baud start address is: 4 (R1)
;easyft90x_v7_FT900.c, 285 :: 		switch( port )
0x29F4	0x00300A89  JMP	L_mikrobus_logInit88
; port end address is: 0 (R0)
;easyft90x_v7_FT900.c, 288 :: 		case _MIKROBUS1 : return _log_init1( baud );
L_mikrobus_logInit90:
0x29F8	0x4400C000  MOVE.L	R0, R1
; baud end address is: 4 (R1)
0x29FC	0x00340A0A  CALL	easyft90x_v7_FT900__log_init1+0
0x2A00	0x00300A90  JMP	L_end_mikrobus_logInit
;easyft90x_v7_FT900.c, 291 :: 		case _MIKROBUS2: return _log_init2( baud );
L_mikrobus_logInit91:
; baud start address is: 4 (R1)
0x2A04	0x4400C000  MOVE.L	R0, R1
; baud end address is: 4 (R1)
0x2A08	0x00340A05  CALL	easyft90x_v7_FT900__log_init2+0
0x2A0C	0x00300A90  JMP	L_end_mikrobus_logInit
;easyft90x_v7_FT900.c, 306 :: 		case _LOG_USBUART : return _log_initUart( baud );
L_mikrobus_logInit92:
; baud start address is: 4 (R1)
0x2A10	0x4400C000  MOVE.L	R0, R1
; baud end address is: 4 (R1)
0x2A14	0x00340A0F  CALL	easyft90x_v7_FT900__log_initUart+0
0x2A18	0x00300A90  JMP	L_end_mikrobus_logInit
;easyft90x_v7_FT900.c, 314 :: 		default : return _MIKROBUS_ERR_BUS;
L_mikrobus_logInit93:
0x2A1C	0x64000001  LDK.L	R0, #1
0x2A20	0x00300A90  JMP	L_end_mikrobus_logInit
;easyft90x_v7_FT900.c, 315 :: 		}
L_mikrobus_logInit88:
; baud start address is: 4 (R1)
; port start address is: 0 (R0)
0x2A24	0x59E04002  CMP.B	R0, #0
0x2A28	0x00280A7E  JMPC	R30, Z, #1, L_mikrobus_logInit90
0x2A2C	0x59E04012  CMP.B	R0, #1
0x2A30	0x00280A81  JMPC	R30, Z, #1, L_mikrobus_logInit91
0x2A34	0x59E04102  CMP.B	R0, #16
0x2A38	0x00280A84  JMPC	R30, Z, #1, L_mikrobus_logInit92
; port end address is: 0 (R0)
; baud end address is: 4 (R1)
0x2A3C	0x00300A87  JMP	L_mikrobus_logInit93
;easyft90x_v7_FT900.c, 317 :: 		}
L_end_mikrobus_logInit:
0x2A40	0xA0000000  RETURN	
; end of _mikrobus_logInit
easyft90x_v7_FT900__log_init1:
;__ef_ft900_log.c, 23 :: 		static T_mikrobus_ret _log_init1(uint32_t baud)
; baud start address is: 0 (R0)
; baud end address is: 0 (R0)
; baud start address is: 0 (R0)
;__ef_ft900_log.c, 25 :: 		UART2_Init(baud);
; baud end address is: 0 (R0)
0x2828	0x00340776  CALL	_UART2_Init+0
;__ef_ft900_log.c, 26 :: 		logger = UART2_Write;
0x282C	0x64101E6C  LDK.L	R1, #_UART2_Write+0
0x2830	0xBC100268  STA.L	_logger+0, R1
;__ef_ft900_log.c, 27 :: 		return 0;
0x2834	0x64000000  LDK.L	R0, #0
;__ef_ft900_log.c, 28 :: 		}
L_end__log_init1:
0x2838	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__log_init1
easyft90x_v7_FT900__log_init2:
;__ef_ft900_log.c, 30 :: 		static T_mikrobus_ret _log_init2(uint32_t baud)
; baud start address is: 0 (R0)
; baud end address is: 0 (R0)
; baud start address is: 0 (R0)
;__ef_ft900_log.c, 32 :: 		UART2_Init(baud);
; baud end address is: 0 (R0)
0x2814	0x00340776  CALL	_UART2_Init+0
;__ef_ft900_log.c, 33 :: 		logger = UART2_Write;
0x2818	0x64101E6C  LDK.L	R1, #_UART2_Write+0
0x281C	0xBC100268  STA.L	_logger+0, R1
;__ef_ft900_log.c, 34 :: 		return 0;
0x2820	0x64000000  LDK.L	R0, #0
;__ef_ft900_log.c, 35 :: 		}
L_end__log_init2:
0x2824	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__log_init2
easyft90x_v7_FT900__log_initUart:
;__ef_ft900_log.c, 37 :: 		static T_mikrobus_ret _log_initUart(uint32_t baud)
; baud start address is: 0 (R0)
; baud end address is: 0 (R0)
; baud start address is: 0 (R0)
;__ef_ft900_log.c, 39 :: 		UART1_Init(baud);
; baud end address is: 0 (R0)
0x283C	0x003407A3  CALL	_UART1_Init+0
;__ef_ft900_log.c, 40 :: 		logger = UART1_Write;
0x2840	0x64101EB8  LDK.L	R1, #_UART1_Write+0
0x2844	0xBC100268  STA.L	_logger+0, R1
;__ef_ft900_log.c, 41 :: 		return 0;
0x2848	0x64000000  LDK.L	R0, #0
;__ef_ft900_log.c, 42 :: 		}
L_end__log_initUart:
0x284C	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__log_initUart
_UART1_Init:
;__Lib_UART.c, 624 :: 		
; baudRate start address is: 0 (R0)
0x1E8C	0x95D00004  LINK	LR, #4
; baudRate end address is: 0 (R0)
; baudRate start address is: 0 (R0)
;__Lib_UART.c, 626 :: 		
0x1E90	0xC4100238  LDA.L	R1, __Lib_UART_UART1+0
0x1E94	0xB5F08000  STI.L	SP, #0, R1
0x1E98	0x64400000  LDK.L	R4, #0
0x1E9C	0x64300000  LDK.L	R3, #0
0x1EA0	0x64200003  LDK.L	R2, #3
0x1EA4	0x44104000  MOVE.L	R1, R0
; baudRate end address is: 0 (R0)
0x1EA8	0xAC0F8000  LDI.L	R0, SP, #0
0x1EAC	0x00340670  CALL	__Lib_UART_UARTx_Init_Advanced+0
;__Lib_UART.c, 627 :: 		
L_end_UART1_Init:
0x1EB0	0x99D00000  UNLINK	LR
0x1EB4	0xA0000000  RETURN	
; end of _UART1_Init
_mikrobus_logWrite:
;easyft90x_v7_FT900.c, 319 :: 		T_mikrobus_ret mikrobus_logWrite(uint8_t* data_, T_log_format format)
; format start address is: 4 (R1)
; data_ start address is: 0 (R0)
0x28C4	0x95D00008  LINK	LR, #8
0x28C8	0x44204000  MOVE.L	R2, R0
; format end address is: 4 (R1)
; data_ end address is: 0 (R0)
; data_ start address is: 8 (R2)
; format start address is: 4 (R1)
;easyft90x_v7_FT900.c, 321 :: 		uint8_t *ptr = data_;
; ptr start address is: 0 (R0)
0x28CC	0x44014000  MOVE.L	R0, R2
; data_ end address is: 8 (R2)
;easyft90x_v7_FT900.c, 322 :: 		uint8_t row = 13;
0x28D0	0x6420000D  LDK.L	R2, #13
0x28D4	0xB1F10004  STI.B	SP, #4, R2
0x28D8	0x6420000A  LDK.L	R2, #10
0x28DC	0xB1F10005  STI.B	SP, #5, R2
;easyft90x_v7_FT900.c, 323 :: 		uint8_t line = 10;
;easyft90x_v7_FT900.c, 324 :: 		switch( format )
0x28E0	0x00300A55  JMP	L_mikrobus_logWrite94
; format end address is: 4 (R1)
;easyft90x_v7_FT900.c, 326 :: 		case _LOG_BYTE :
L_mikrobus_logWrite96:
;easyft90x_v7_FT900.c, 327 :: 		_log_write( ptr );
; ptr end address is: 0 (R0)
0x28E4	0x00340A2A  CALL	easyft90x_v7_FT900__log_write+0
;easyft90x_v7_FT900.c, 328 :: 		break;
0x28E8	0x00300A5C  JMP	L_mikrobus_logWrite95
;easyft90x_v7_FT900.c, 329 :: 		case _LOG_TEXT :
L_mikrobus_logWrite97:
;easyft90x_v7_FT900.c, 330 :: 		while( *ptr )
; ptr start address is: 0 (R0)
L_mikrobus_logWrite98:
; ptr end address is: 0 (R0)
; ptr start address is: 0 (R0)
0x28EC	0xA8200000  LDI.B	R2, R0, #0
0x28F0	0x59E14002  CMP.B	R2, #0
0x28F4	0x00280A43  JMPC	R30, Z, #1, L_mikrobus_logWrite99
;easyft90x_v7_FT900.c, 332 :: 		_log_write( ptr );
0x28F8	0xB5F00000  STI.L	SP, #0, R0
0x28FC	0x00340A2A  CALL	easyft90x_v7_FT900__log_write+0
0x2900	0xAC0F8000  LDI.L	R0, SP, #0
;easyft90x_v7_FT900.c, 333 :: 		ptr++;
0x2904	0x44004010  ADD.L	R0, R0, #1
;easyft90x_v7_FT900.c, 334 :: 		}
; ptr end address is: 0 (R0)
0x2908	0x00300A3B  JMP	L_mikrobus_logWrite98
L_mikrobus_logWrite99:
;easyft90x_v7_FT900.c, 335 :: 		break;
0x290C	0x00300A5C  JMP	L_mikrobus_logWrite95
;easyft90x_v7_FT900.c, 336 :: 		case _LOG_LINE :
L_mikrobus_logWrite100:
;easyft90x_v7_FT900.c, 337 :: 		while( *ptr )
; ptr start address is: 0 (R0)
L_mikrobus_logWrite101:
; ptr end address is: 0 (R0)
; ptr start address is: 0 (R0)
0x2910	0xA8200000  LDI.B	R2, R0, #0
0x2914	0x59E14002  CMP.B	R2, #0
0x2918	0x00280A4C  JMPC	R30, Z, #1, L_mikrobus_logWrite102
;easyft90x_v7_FT900.c, 339 :: 		_log_write( ptr );
0x291C	0xB5F00000  STI.L	SP, #0, R0
0x2920	0x00340A2A  CALL	easyft90x_v7_FT900__log_write+0
0x2924	0xAC0F8000  LDI.L	R0, SP, #0
;easyft90x_v7_FT900.c, 340 :: 		ptr++;
0x2928	0x44004010  ADD.L	R0, R0, #1
;easyft90x_v7_FT900.c, 341 :: 		}
; ptr end address is: 0 (R0)
0x292C	0x00300A44  JMP	L_mikrobus_logWrite101
L_mikrobus_logWrite102:
;easyft90x_v7_FT900.c, 342 :: 		_log_write( &row );
0x2930	0x442FC040  ADD.L	R2, SP, #4
0x2934	0x44014000  MOVE.L	R0, R2
0x2938	0x00340A2A  CALL	easyft90x_v7_FT900__log_write+0
;easyft90x_v7_FT900.c, 343 :: 		_log_write( &line );
0x293C	0x442FC050  ADD.L	R2, SP, #5
0x2940	0x44014000  MOVE.L	R0, R2
0x2944	0x00340A2A  CALL	easyft90x_v7_FT900__log_write+0
;easyft90x_v7_FT900.c, 344 :: 		break;
0x2948	0x00300A5C  JMP	L_mikrobus_logWrite95
;easyft90x_v7_FT900.c, 345 :: 		default :
L_mikrobus_logWrite103:
;easyft90x_v7_FT900.c, 346 :: 		return _MIKROBUS_ERR_LOG;
0x294C	0x64000006  LDK.L	R0, #6
0x2950	0x00300A5D  JMP	L_end_mikrobus_logWrite
;easyft90x_v7_FT900.c, 347 :: 		}
L_mikrobus_logWrite94:
; ptr start address is: 0 (R0)
; format start address is: 4 (R1)
0x2954	0x59E0C002  CMP.B	R1, #0
0x2958	0x00280A39  JMPC	R30, Z, #1, L_mikrobus_logWrite96
0x295C	0x59E0C012  CMP.B	R1, #1
0x2960	0x00280A3B  JMPC	R30, Z, #1, L_mikrobus_logWrite97
0x2964	0x59E0C022  CMP.B	R1, #2
0x2968	0x00280A44  JMPC	R30, Z, #1, L_mikrobus_logWrite100
; format end address is: 4 (R1)
; ptr end address is: 0 (R0)
0x296C	0x00300A53  JMP	L_mikrobus_logWrite103
L_mikrobus_logWrite95:
;easyft90x_v7_FT900.c, 348 :: 		return 0;
0x2970	0x64000000  LDK.L	R0, #0
;easyft90x_v7_FT900.c, 349 :: 		}
L_end_mikrobus_logWrite:
0x2974	0x99D00000  UNLINK	LR
0x2978	0xA0000000  RETURN	
; end of _mikrobus_logWrite
easyft90x_v7_FT900__log_write:
;__ef_ft900_log.c, 17 :: 		static T_mikrobus_ret _log_write(uint8_t *data_)
; data_ start address is: 0 (R0)
; data_ end address is: 0 (R0)
; data_ start address is: 0 (R0)
;__ef_ft900_log.c, 19 :: 		logger( *data_ );
0x28A8	0xA8100000  LDI.B	R1, R0, #0
; data_ end address is: 0 (R0)
0x28AC	0x4460D00D  BEXTU.L	R6, R1, #256
0x28B0	0x4403500D  BEXTU.L	R0, R6, #256
0x28B4	0xC4600268  LDA.L	R6, _logger+0
0x28B8	0x08340060  CALLI	R6
;__ef_ft900_log.c, 20 :: 		return 0;
0x28BC	0x64000000  LDK.L	R0, #0
;__ef_ft900_log.c, 21 :: 		}
L_end__log_write:
0x28C0	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__log_write
_UART1_Write:
;__Lib_UART.c, 638 :: 		
; dataOut start address is: 0 (R0)
0x1EB8	0x95D00004  LINK	LR, #4
; dataOut end address is: 0 (R0)
; dataOut start address is: 0 (R0)
;__Lib_UART.c, 640 :: 		
0x1EBC	0xC4100238  LDA.L	R1, __Lib_UART_UART1+0
0x1EC0	0xB5F08000  STI.L	SP, #0, R1
; dataOut end address is: 0 (R0)
0x1EC4	0x4410500D  BEXTU.L	R1, R0, #256
0x1EC8	0xAC0F8000  LDI.L	R0, SP, #0
0x1ECC	0x0034054C  CALL	__Lib_UART_UARTx_Write+0
;__Lib_UART.c, 641 :: 		
L_end_UART1_Write:
0x1ED0	0x99D00000  UNLINK	LR
0x1ED4	0xA0000000  RETURN	
; end of _UART1_Write
__Lib_UART_UARTx_Write:
;__Lib_UART.c, 1822 :: 		
; value start address is: 4 (R1)
; UARTx start address is: 0 (R0)
; value end address is: 4 (R1)
; UARTx end address is: 0 (R0)
; UARTx start address is: 0 (R0)
; value start address is: 4 (R1)
0x1530	0x44804000  MOVE.L	R8, R0
; UARTx end address is: 0 (R0)
; value end address is: 4 (R1)
0x1534	0x4470D00D  BEXTU.L	R7, R1, #256
;__Lib_UART.c, 1825 :: 		
L___Lib_UART_UARTx_Write133:
; value start address is: 28 (R7)
; UARTx start address is: 32 (R8)
0x1538	0x64100029  LDK.L	R1, #41
0x153C	0x44044000  MOVE.L	R0, R8
0x1540	0x00340082  CALL	__Lib_UART_UARTX_Read_Reg550+0
0x1544	0x44204604  AND.L	R2, R0, #96
0x1548	0x59E14602  CMP.B	R2, #96
0x154C	0x00280555  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Write134
0x1550	0x0030054E  JMP	L___Lib_UART_UARTx_Write133
L___Lib_UART_UARTx_Write134:
;__Lib_UART.c, 1828 :: 		
0x1554	0x64200021  LDK.L	R2, #33
0x1558	0x4413D00D  BEXTU.L	R1, R7, #256
; value end address is: 28 (R7)
0x155C	0x44044000  MOVE.L	R0, R8
; UARTx end address is: 32 (R8)
0x1560	0x003402E7  CALL	__Lib_UART_UARTX_Write_Reg550+0
;__Lib_UART.c, 1830 :: 		
;__Lib_UART.c, 1831 :: 		
L_end_UARTx_Write:
0x1564	0xA0000000  RETURN	
; end of __Lib_UART_UARTx_Write
_UART2_Write:
;__Lib_UART.c, 696 :: 		
; dataOut start address is: 0 (R0)
0x1E6C	0x95D00004  LINK	LR, #4
; dataOut end address is: 0 (R0)
; dataOut start address is: 0 (R0)
;__Lib_UART.c, 698 :: 		
0x1E70	0xC410023C  LDA.L	R1, __Lib_UART_UART2+0
0x1E74	0xB5F08000  STI.L	SP, #0, R1
; dataOut end address is: 0 (R0)
0x1E78	0x4410500D  BEXTU.L	R1, R0, #256
0x1E7C	0xAC0F8000  LDI.L	R0, SP, #0
0x1E80	0x0034054C  CALL	__Lib_UART_UARTx_Write+0
;__Lib_UART.c, 699 :: 		
L_end_UART2_Write:
0x1E84	0x99D00000  UNLINK	LR
0x1E88	0xA0000000  RETURN	
; end of _UART2_Write
easyft90x_v7_FT900__setAN_1:
;__ef_ft900_gpio.c, 43 :: 		static void _setAN_1  (uint8_t value) 	{ GPIO_PIN9_bit  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1E44	0xC4110084  LDA.L	R1, GPIO_PIN9_bit+0
0x1E48	0x45E04293  LDL.L	R30, R0, #BitPos(GPIO_PIN9_bit+0)
0x1E4C	0x441081EB  BINS.L	R1, R1, R30
; value end address is: 0 (R0)
0x1E50	0xBC110084  STA.L	GPIO_PIN9_bit+0, R1
L_end__setAN_1:
0x1E54	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__setAN_1
easyft90x_v7_FT900__setRST_1:
;__ef_ft900_gpio.c, 44 :: 		static void _setRST_1 (uint8_t value) 	{ GPIO_PIN1_bit  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1E58	0xC4110084  LDA.L	R1, GPIO_PIN1_bit+0
0x1E5C	0x45E04213  LDL.L	R30, R0, #BitPos(GPIO_PIN1_bit+0)
0x1E60	0x441081EB  BINS.L	R1, R1, R30
; value end address is: 0 (R0)
0x1E64	0xBC110084  STA.L	GPIO_PIN1_bit+0, R1
L_end__setRST_1:
0x1E68	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__setRST_1
easyft90x_v7_FT900__setCS_1:
;__ef_ft900_gpio.c, 45 :: 		static void _setCS_1  (uint8_t value) 	{ GPIO_PIN28_bit = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1D38	0xC4110084  LDA.L	R1, GPIO_PIN28_bit+0
0x1D3C	0x45E043C3  LDL.L	R30, R0, #BitPos(GPIO_PIN28_bit+0)
0x1D40	0x441081EB  BINS.L	R1, R1, R30
; value end address is: 0 (R0)
0x1D44	0xBC110084  STA.L	GPIO_PIN28_bit+0, R1
L_end__setCS_1:
0x1D48	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__setCS_1
easyft90x_v7_FT900__setSCK_1:
;__ef_ft900_gpio.c, 46 :: 		static void _setSCK_1 (uint8_t value) 	{ GPIO_PIN27_bit = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1D4C	0xC4110084  LDA.L	R1, GPIO_PIN27_bit+0
0x1D50	0x45E043B3  LDL.L	R30, R0, #BitPos(GPIO_PIN27_bit+0)
0x1D54	0x441081EB  BINS.L	R1, R1, R30
; value end address is: 0 (R0)
0x1D58	0xBC110084  STA.L	GPIO_PIN27_bit+0, R1
L_end__setSCK_1:
0x1D5C	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__setSCK_1
easyft90x_v7_FT900__setMISO_1:
;__ef_ft900_gpio.c, 47 :: 		static void _setMISO_1(uint8_t value) 	{ GPIO_PIN30_bit = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1D24	0xC4110084  LDA.L	R1, GPIO_PIN30_bit+0
0x1D28	0x45E043E3  LDL.L	R30, R0, #BitPos(GPIO_PIN30_bit+0)
0x1D2C	0x441081EB  BINS.L	R1, R1, R30
; value end address is: 0 (R0)
0x1D30	0xBC110084  STA.L	GPIO_PIN30_bit+0, R1
L_end__setMISO_1:
0x1D34	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__setMISO_1
easyft90x_v7_FT900__setMOSI_1:
;__ef_ft900_gpio.c, 48 :: 		static void _setMOSI_1(uint8_t value) 	{ GPIO_PIN29_bit = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1CFC	0xC4110084  LDA.L	R1, GPIO_PIN29_bit+0
0x1D00	0x45E043D3  LDL.L	R30, R0, #BitPos(GPIO_PIN29_bit+0)
0x1D04	0x441081EB  BINS.L	R1, R1, R30
; value end address is: 0 (R0)
0x1D08	0xBC110084  STA.L	GPIO_PIN29_bit+0, R1
L_end__setMOSI_1:
0x1D0C	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__setMOSI_1
easyft90x_v7_FT900__setPWM_1:
;__ef_ft900_gpio.c, 49 :: 		static void _setPWM_1 (uint8_t value) 	{ GPIO_PIN56_bit = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1D10	0xC4110088  LDA.L	R1, GPIO_PIN56_bit+0
0x1D14	0x45E04383  LDL.L	R30, R0, #BitPos(GPIO_PIN56_bit+0)
0x1D18	0x441081EB  BINS.L	R1, R1, R30
; value end address is: 0 (R0)
0x1D1C	0xBC110088  STA.L	GPIO_PIN56_bit+0, R1
L_end__setPWM_1:
0x1D20	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__setPWM_1
easyft90x_v7_FT900__setINT_1:
;__ef_ft900_gpio.c, 50 :: 		static void _setINT_1 (uint8_t value) 	{ GPIO_PIN3_bit  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1D9C	0xC4110084  LDA.L	R1, GPIO_PIN3_bit+0
0x1DA0	0x45E04233  LDL.L	R30, R0, #BitPos(GPIO_PIN3_bit+0)
0x1DA4	0x441081EB  BINS.L	R1, R1, R30
; value end address is: 0 (R0)
0x1DA8	0xBC110084  STA.L	GPIO_PIN3_bit+0, R1
L_end__setINT_1:
0x1DAC	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__setINT_1
easyft90x_v7_FT900__setRX_1:
;__ef_ft900_gpio.c, 51 :: 		static void _setRX_1  (uint8_t value) 	{ GPIO_PIN53_bit = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1DB0	0xC4110088  LDA.L	R1, GPIO_PIN53_bit+0
0x1DB4	0x45E04353  LDL.L	R30, R0, #BitPos(GPIO_PIN53_bit+0)
0x1DB8	0x441081EB  BINS.L	R1, R1, R30
; value end address is: 0 (R0)
0x1DBC	0xBC110088  STA.L	GPIO_PIN53_bit+0, R1
L_end__setRX_1:
0x1DC0	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__setRX_1
easyft90x_v7_FT900__setTX_1:
;__ef_ft900_gpio.c, 52 :: 		static void _setTX_1  (uint8_t value) 	{ GPIO_PIN52_bit = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1D88	0xC4110088  LDA.L	R1, GPIO_PIN52_bit+0
0x1D8C	0x45E04343  LDL.L	R30, R0, #BitPos(GPIO_PIN52_bit+0)
0x1D90	0x441081EB  BINS.L	R1, R1, R30
; value end address is: 0 (R0)
0x1D94	0xBC110088  STA.L	GPIO_PIN52_bit+0, R1
L_end__setTX_1:
0x1D98	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__setTX_1
easyft90x_v7_FT900__setSCL_1:
;__ef_ft900_gpio.c, 53 :: 		static void _setSCL_1 (uint8_t value) 	{ GPIO_PIN44_bit = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1D60	0xC4110088  LDA.L	R1, GPIO_PIN44_bit+0
0x1D64	0x45E042C3  LDL.L	R30, R0, #BitPos(GPIO_PIN44_bit+0)
0x1D68	0x441081EB  BINS.L	R1, R1, R30
; value end address is: 0 (R0)
0x1D6C	0xBC110088  STA.L	GPIO_PIN44_bit+0, R1
L_end__setSCL_1:
0x1D70	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__setSCL_1
easyft90x_v7_FT900__setSDA_1:
;__ef_ft900_gpio.c, 54 :: 		static void _setSDA_1 (uint8_t value) 	{ GPIO_PIN45_bit = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1D74	0xC4110088  LDA.L	R1, GPIO_PIN45_bit+0
0x1D78	0x45E042D3  LDL.L	R30, R0, #BitPos(GPIO_PIN45_bit+0)
0x1D7C	0x441081EB  BINS.L	R1, R1, R30
; value end address is: 0 (R0)
0x1D80	0xBC110088  STA.L	GPIO_PIN45_bit+0, R1
L_end__setSDA_1:
0x1D84	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__setSDA_1
easyft90x_v7_FT900__setAN_2:
;__ef_ft900_gpio.c, 68 :: 		static void _setAN_2  (uint8_t value)   { GPIO_PIN54_bit = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1F78	0xC4110088  LDA.L	R1, GPIO_PIN54_bit+0
0x1F7C	0x45E04363  LDL.L	R30, R0, #BitPos(GPIO_PIN54_bit+0)
0x1F80	0x441081EB  BINS.L	R1, R1, R30
; value end address is: 0 (R0)
0x1F84	0xBC110088  STA.L	GPIO_PIN54_bit+0, R1
L_end__setAN_2:
0x1F88	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__setAN_2
easyft90x_v7_FT900__setRST_2:
;__ef_ft900_gpio.c, 69 :: 		static void _setRST_2 (uint8_t value)   { GPIO_PIN4_bit  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1F8C	0xC4110084  LDA.L	R1, GPIO_PIN4_bit+0
0x1F90	0x45E04243  LDL.L	R30, R0, #BitPos(GPIO_PIN4_bit+0)
0x1F94	0x441081EB  BINS.L	R1, R1, R30
; value end address is: 0 (R0)
0x1F98	0xBC110084  STA.L	GPIO_PIN4_bit+0, R1
L_end__setRST_2:
0x1F9C	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__setRST_2
easyft90x_v7_FT900__setCS_2:
;__ef_ft900_gpio.c, 70 :: 		static void _setCS_2  (uint8_t value)   { GPIO_PIN61_bit = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1F50	0xC4110088  LDA.L	R1, GPIO_PIN61_bit+0
0x1F54	0x45E043D3  LDL.L	R30, R0, #BitPos(GPIO_PIN61_bit+0)
0x1F58	0x441081EB  BINS.L	R1, R1, R30
; value end address is: 0 (R0)
0x1F5C	0xBC110088  STA.L	GPIO_PIN61_bit+0, R1
L_end__setCS_2:
0x1F60	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__setCS_2
easyft90x_v7_FT900__setSCK_2:
;__ef_ft900_gpio.c, 71 :: 		static void _setSCK_2 (uint8_t value)   { GPIO_PIN27_bit = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1F64	0xC4110084  LDA.L	R1, GPIO_PIN27_bit+0
0x1F68	0x45E043B3  LDL.L	R30, R0, #BitPos(GPIO_PIN27_bit+0)
0x1F6C	0x441081EB  BINS.L	R1, R1, R30
; value end address is: 0 (R0)
0x1F70	0xBC110084  STA.L	GPIO_PIN27_bit+0, R1
L_end__setSCK_2:
0x1F74	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__setSCK_2
easyft90x_v7_FT900__setMISO_2:
;__ef_ft900_gpio.c, 72 :: 		static void _setMISO_2(uint8_t value)   { GPIO_PIN30_bit = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1FA0	0xC4110084  LDA.L	R1, GPIO_PIN30_bit+0
0x1FA4	0x45E043E3  LDL.L	R30, R0, #BitPos(GPIO_PIN30_bit+0)
0x1FA8	0x441081EB  BINS.L	R1, R1, R30
; value end address is: 0 (R0)
0x1FAC	0xBC110084  STA.L	GPIO_PIN30_bit+0, R1
L_end__setMISO_2:
0x1FB0	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__setMISO_2
easyft90x_v7_FT900__setMOSI_2:
;__ef_ft900_gpio.c, 73 :: 		static void _setMOSI_2(uint8_t value)   { GPIO_PIN29_bit = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1EEC	0xC4110084  LDA.L	R1, GPIO_PIN29_bit+0
0x1EF0	0x45E043D3  LDL.L	R30, R0, #BitPos(GPIO_PIN29_bit+0)
0x1EF4	0x441081EB  BINS.L	R1, R1, R30
; value end address is: 0 (R0)
0x1EF8	0xBC110084  STA.L	GPIO_PIN29_bit+0, R1
L_end__setMOSI_2:
0x1EFC	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__setMOSI_2
easyft90x_v7_FT900__setPWM_2:
;__ef_ft900_gpio.c, 74 :: 		static void _setPWM_2 (uint8_t value)   { GPIO_PIN57_bit = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1ED8	0xC4110088  LDA.L	R1, GPIO_PIN57_bit+0
0x1EDC	0x45E04393  LDL.L	R30, R0, #BitPos(GPIO_PIN57_bit+0)
0x1EE0	0x441081EB  BINS.L	R1, R1, R30
; value end address is: 0 (R0)
0x1EE4	0xBC110088  STA.L	GPIO_PIN57_bit+0, R1
L_end__setPWM_2:
0x1EE8	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__setPWM_2
easyft90x_v7_FT900__setINT_2:
;__ef_ft900_gpio.c, 75 :: 		static void _setINT_2 (uint8_t value)   { GPIO_PIN5_bit  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1F3C	0xC4110084  LDA.L	R1, GPIO_PIN5_bit+0
0x1F40	0x45E04253  LDL.L	R30, R0, #BitPos(GPIO_PIN5_bit+0)
0x1F44	0x441081EB  BINS.L	R1, R1, R30
; value end address is: 0 (R0)
0x1F48	0xBC110084  STA.L	GPIO_PIN5_bit+0, R1
L_end__setINT_2:
0x1F4C	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__setINT_2
easyft90x_v7_FT900__setRX_2:
;__ef_ft900_gpio.c, 76 :: 		static void _setRX_2  (uint8_t value)   { GPIO_PIN53_bit = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1F14	0xC4110088  LDA.L	R1, GPIO_PIN53_bit+0
0x1F18	0x45E04353  LDL.L	R30, R0, #BitPos(GPIO_PIN53_bit+0)
0x1F1C	0x441081EB  BINS.L	R1, R1, R30
; value end address is: 0 (R0)
0x1F20	0xBC110088  STA.L	GPIO_PIN53_bit+0, R1
L_end__setRX_2:
0x1F24	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__setRX_2
easyft90x_v7_FT900__setTX_2:
;__ef_ft900_gpio.c, 77 :: 		static void _setTX_2  (uint8_t value)   { GPIO_PIN52_bit = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1F28	0xC4110088  LDA.L	R1, GPIO_PIN52_bit+0
0x1F2C	0x45E04343  LDL.L	R30, R0, #BitPos(GPIO_PIN52_bit+0)
0x1F30	0x441081EB  BINS.L	R1, R1, R30
; value end address is: 0 (R0)
0x1F34	0xBC110088  STA.L	GPIO_PIN52_bit+0, R1
L_end__setTX_2:
0x1F38	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__setTX_2
easyft90x_v7_FT900__setSCL_2:
;__ef_ft900_gpio.c, 78 :: 		static void _setSCL_2 (uint8_t value)   { GPIO_PIN44_bit = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1F00	0xC4110088  LDA.L	R1, GPIO_PIN44_bit+0
0x1F04	0x45E042C3  LDL.L	R30, R0, #BitPos(GPIO_PIN44_bit+0)
0x1F08	0x441081EB  BINS.L	R1, R1, R30
; value end address is: 0 (R0)
0x1F0C	0xBC110088  STA.L	GPIO_PIN44_bit+0, R1
L_end__setSCL_2:
0x1F10	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__setSCL_2
easyft90x_v7_FT900__setSDA_2:
;__ef_ft900_gpio.c, 79 :: 		static void _setSDA_2 (uint8_t value)   { GPIO_PIN45_bit = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1FB4	0xC4110088  LDA.L	R1, GPIO_PIN45_bit+0
0x1FB8	0x45E042D3  LDL.L	R30, R0, #BitPos(GPIO_PIN45_bit+0)
0x1FBC	0x441081EB  BINS.L	R1, R1, R30
; value end address is: 0 (R0)
0x1FC0	0xBC110088  STA.L	GPIO_PIN45_bit+0, R1
L_end__setSDA_2:
0x1FC4	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__setSDA_2
_applicationInit:
;Click_LTE_IoT2_FT90x.c, 50 :: 		void applicationInit()
;Click_LTE_IoT2_FT90x.c, 53 :: 		lteiot2_configTimer();
0x2DC0	0x00340A5F  CALL	Click_LTE_IoT2_FT90x_lteiot2_configTimer+0
;Click_LTE_IoT2_FT90x.c, 56 :: 		lteiot2_uartDriverInit((T_LTEIOT2_P)&_MIKROBUS1_GPIO, (T_LTEIOT2_P)&_MIKROBUS1_UART);
0x2DC4	0x64103214  LDK.L	R1, #__MIKROBUS1_UART+0
0x2DC8	0x6400319C  LDK.L	R0, #__MIKROBUS1_GPIO+0
0x2DCC	0x00340AF0  CALL	_lteiot2_uartDriverInit+0
;Click_LTE_IoT2_FT90x.c, 57 :: 		lteiot2_coreInit( lteiot2_default_handler, 1500 );
0x2DD0	0x64001C80  LDK.L	R0, #_lteiot2_default_handler+0
0x2DD4	0x641005DC  LDK.L	R1, #1500
0x2DD8	0x00340AF6  CALL	_lteiot2_coreInit+0
;Click_LTE_IoT2_FT90x.c, 60 :: 		lteiot2_hfcEnable( true );
0x2DDC	0x64000001  LDK.L	R0, #1
0x2DE0	0x00340AB1  CALL	_lteiot2_hfcEnable+0
;Click_LTE_IoT2_FT90x.c, 61 :: 		lteiot2_modulePower( true );
0x2DE4	0x64000001  LDK.L	R0, #1
0x2DE8	0x00340AB3  CALL	_lteiot2_modulePower+0
;Click_LTE_IoT2_FT90x.c, 65 :: 		lteiot2_cmdSingle( "ATI" );
0x2DEC	0x64000004  LDK.L	R0, #?lstr2_Click_LTE_IoT2_FT90x+0
0x2DF0	0x00340AC5  CALL	_lteiot2_cmdSingle+0
;Click_LTE_IoT2_FT90x.c, 66 :: 		Delay_1sec();
0x2DF4	0x00340973  CALL	_Delay_1sec+0
;Click_LTE_IoT2_FT90x.c, 68 :: 		lteiot2_cmdSingle( "AT+IPR=115200;&W" );
0x2DF8	0x64000008  LDK.L	R0, #?lstr3_Click_LTE_IoT2_FT90x+0
0x2DFC	0x00340AC5  CALL	_lteiot2_cmdSingle+0
;Click_LTE_IoT2_FT90x.c, 69 :: 		Delay_1sec();
0x2E00	0x00340973  CALL	_Delay_1sec+0
;Click_LTE_IoT2_FT90x.c, 71 :: 		lteiot2_cmdSingle( "AT+QCFG=\"nbsibscramble\",0" );
0x2E04	0x64000019  LDK.L	R0, #?lstr4_Click_LTE_IoT2_FT90x+0
0x2E08	0x00340AC5  CALL	_lteiot2_cmdSingle+0
;Click_LTE_IoT2_FT90x.c, 72 :: 		Delay_1sec();
0x2E0C	0x00340973  CALL	_Delay_1sec+0
;Click_LTE_IoT2_FT90x.c, 74 :: 		lteiot2_cmdSingle( "AT+QCFG=\"band\",0,0,80,1" );
0x2E10	0x64000033  LDK.L	R0, #?lstr5_Click_LTE_IoT2_FT90x+0
0x2E14	0x00340AC5  CALL	_lteiot2_cmdSingle+0
;Click_LTE_IoT2_FT90x.c, 75 :: 		Delay_1sec();
0x2E18	0x00340973  CALL	_Delay_1sec+0
;Click_LTE_IoT2_FT90x.c, 77 :: 		lteiot2_cmdSingle( "AT+QCFG=\"nwscanmode\",3,1" );
0x2E1C	0x6400004B  LDK.L	R0, #?lstr6_Click_LTE_IoT2_FT90x+0
0x2E20	0x00340AC5  CALL	_lteiot2_cmdSingle+0
;Click_LTE_IoT2_FT90x.c, 78 :: 		Delay_1sec();
0x2E24	0x00340973  CALL	_Delay_1sec+0
;Click_LTE_IoT2_FT90x.c, 80 :: 		lteiot2_cmdSingle( "AT+QCFG=\"nwscanseq\",030201,1" );
0x2E28	0x64000064  LDK.L	R0, #?lstr7_Click_LTE_IoT2_FT90x+0
0x2E2C	0x00340AC5  CALL	_lteiot2_cmdSingle+0
;Click_LTE_IoT2_FT90x.c, 81 :: 		Delay_1sec();
0x2E30	0x00340973  CALL	_Delay_1sec+0
;Click_LTE_IoT2_FT90x.c, 83 :: 		lteiot2_cmdSingle( "AT+QCFG=\"iotopmode\",1,1" );
0x2E34	0x64000081  LDK.L	R0, #?lstr8_Click_LTE_IoT2_FT90x+0
0x2E38	0x00340AC5  CALL	_lteiot2_cmdSingle+0
;Click_LTE_IoT2_FT90x.c, 84 :: 		Delay_1sec();
0x2E3C	0x00340973  CALL	_Delay_1sec+0
;Click_LTE_IoT2_FT90x.c, 86 :: 		lteiot2_cmdSingle( "AT+QCFG=\"servicedomain\",1,1" );
0x2E40	0x64000099  LDK.L	R0, #?lstr9_Click_LTE_IoT2_FT90x+0
0x2E44	0x00340AC5  CALL	_lteiot2_cmdSingle+0
;Click_LTE_IoT2_FT90x.c, 87 :: 		Delay_1sec();
0x2E48	0x00340973  CALL	_Delay_1sec+0
;Click_LTE_IoT2_FT90x.c, 89 :: 		lteiot2_cmdSingle( "AT+CGDCONT=1,\"IP\",\"internet\"" );
0x2E4C	0x640000B5  LDK.L	R0, #?lstr10_Click_LTE_IoT2_FT90x+0
0x2E50	0x00340AC5  CALL	_lteiot2_cmdSingle+0
;Click_LTE_IoT2_FT90x.c, 90 :: 		Delay_1sec();
0x2E54	0x00340973  CALL	_Delay_1sec+0
;Click_LTE_IoT2_FT90x.c, 92 :: 		lteiot2_cmdSingle( "AT+CFUN=1" );
0x2E58	0x640000D2  LDK.L	R0, #?lstr11_Click_LTE_IoT2_FT90x+0
0x2E5C	0x00340AC5  CALL	_lteiot2_cmdSingle+0
;Click_LTE_IoT2_FT90x.c, 93 :: 		Delay_1sec();
0x2E60	0x00340973  CALL	_Delay_1sec+0
;Click_LTE_IoT2_FT90x.c, 95 :: 		lteiot2_cmdSingle( "AT+COPS=1,2,\"22001\",0" );
0x2E64	0x640000DC  LDK.L	R0, #?lstr12_Click_LTE_IoT2_FT90x+0
0x2E68	0x00340AC5  CALL	_lteiot2_cmdSingle+0
;Click_LTE_IoT2_FT90x.c, 96 :: 		Delay_1sec();
0x2E6C	0x00340973  CALL	_Delay_1sec+0
;Click_LTE_IoT2_FT90x.c, 97 :: 		lteiot2_cmdSingle( "AT+CGATT?" );
0x2E70	0x640000F2  LDK.L	R0, #?lstr13_Click_LTE_IoT2_FT90x+0
0x2E74	0x00340AC5  CALL	_lteiot2_cmdSingle+0
;Click_LTE_IoT2_FT90x.c, 98 :: 		Delay_1sec();
0x2E78	0x00340973  CALL	_Delay_1sec+0
;Click_LTE_IoT2_FT90x.c, 99 :: 		lteiot2_cmdSingle( "AT+CEREG?" );
0x2E7C	0x640000FC  LDK.L	R0, #?lstr14_Click_LTE_IoT2_FT90x+0
0x2E80	0x00340AC5  CALL	_lteiot2_cmdSingle+0
;Click_LTE_IoT2_FT90x.c, 100 :: 		Delay_1sec();
0x2E84	0x00340973  CALL	_Delay_1sec+0
;Click_LTE_IoT2_FT90x.c, 102 :: 		lteiot2_cmdSingle( "AT+QIACT=1" );
0x2E88	0x64000106  LDK.L	R0, #?lstr15_Click_LTE_IoT2_FT90x+0
0x2E8C	0x00340AC5  CALL	_lteiot2_cmdSingle+0
;Click_LTE_IoT2_FT90x.c, 103 :: 		Delay_1sec();
0x2E90	0x00340973  CALL	_Delay_1sec+0
;Click_LTE_IoT2_FT90x.c, 105 :: 		lteiot2_cmdSingle( "AT+QIOPEN=1,0,\"UDP\",\"79.114.83.116\",16666" );
0x2E94	0x64000111  LDK.L	R0, #?lstr16_Click_LTE_IoT2_FT90x+0
0x2E98	0x00340AC5  CALL	_lteiot2_cmdSingle+0
;Click_LTE_IoT2_FT90x.c, 106 :: 		Delay_1sec();
0x2E9C	0x00340973  CALL	_Delay_1sec+0
;Click_LTE_IoT2_FT90x.c, 108 :: 		lteiot2_cmdSingle( "AT+QISENDEX=0,\"48656C6C6F\"" );
0x2EA0	0x6400013B  LDK.L	R0, #?lstr17_Click_LTE_IoT2_FT90x+0
0x2EA4	0x00340AC5  CALL	_lteiot2_cmdSingle+0
;Click_LTE_IoT2_FT90x.c, 109 :: 		Delay_1sec();
0x2EA8	0x00340973  CALL	_Delay_1sec+0
;Click_LTE_IoT2_FT90x.c, 110 :: 		}
L_end_applicationInit:
0x2EAC	0xA0000000  RETURN	
; end of _applicationInit
Click_LTE_IoT2_FT90x_lteiot2_configTimer:
;click_lte_iot2_timer.h, 16 :: 		static void lteiot2_configTimer()
;click_lte_iot2_timer.h, 18 :: 		TIMER_CONTROL_0 = 2;
0x297C	0x64000002  LDK.L	R0, #2
0x2980	0xB8010340  STA.B	TIMER_CONTROL_0+0, R0
;click_lte_iot2_timer.h, 19 :: 		TIMER_SELECT = 0;
0x2984	0x64100000  LDK.L	R1, #0
0x2988	0xB8110346  STA.B	TIMER_SELECT+0, R1
;click_lte_iot2_timer.h, 20 :: 		TIMER_PRESC_LS = 80;
0x298C	0x64000050  LDK.L	R0, #80
0x2990	0xB801034A  STA.B	TIMER_PRESC_LS+0, R0
;click_lte_iot2_timer.h, 21 :: 		TIMER_PRESC_MS = 195;
0x2994	0x640000C3  LDK.L	R0, #195
0x2998	0xB801034B  STA.B	TIMER_PRESC_MS+0, R0
;click_lte_iot2_timer.h, 22 :: 		TIMER_WRITE_LS = 1;
0x299C	0x64000001  LDK.L	R0, #1
0x29A0	0xB8010348  STA.B	TIMER_WRITE_LS+0, R0
;click_lte_iot2_timer.h, 23 :: 		TIMER_WRITE_MS = 0;
0x29A4	0xB8110349  STA.B	TIMER_WRITE_MS+0, R1
;click_lte_iot2_timer.h, 24 :: 		TIMER_CONTROL_3 = 0;
0x29A8	0xB8110343  STA.B	TIMER_CONTROL_3+0, R1
;click_lte_iot2_timer.h, 25 :: 		TIMER_CONTROL_4 |= 17;
0x29AC	0xC0010344  LDA.B	R0, TIMER_CONTROL_4+0
0x29B0	0x44004115  OR.L	R0, R0, #17
0x29B4	0xB8010344  STA.B	TIMER_CONTROL_4+0, R0
;click_lte_iot2_timer.h, 26 :: 		TIMER_CONTROL_2 |= 16;
0x29B8	0xC0010342  LDA.B	R0, TIMER_CONTROL_2+0
0x29BC	0x44004105  OR.L	R0, R0, #16
0x29C0	0xB8010342  STA.B	TIMER_CONTROL_2+0, R0
;click_lte_iot2_timer.h, 27 :: 		TIMER_INT |= 2;
0x29C4	0xC0010345  LDA.B	R0, TIMER_INT+0
0x29C8	0x44004025  OR.L	R0, R0, #2
0x29CC	0xB8010345  STA.B	TIMER_INT+0, R0
;click_lte_iot2_timer.h, 28 :: 		TIMER_CONTROL_1 |= 1;
0x29D0	0xC0010341  LDA.B	R0, TIMER_CONTROL_1+0
0x29D4	0x44004015  OR.L	R0, R0, #1
0x29D8	0xB8010341  STA.B	TIMER_CONTROL_1+0, R0
;click_lte_iot2_timer.h, 29 :: 		IRQ_CTRL &= ~((uint32_t)1 << GLOBAL_INTERRUPT_MASK );
0x29DC	0xC41100E0  LDA.L	R1, IRQ_CTRL+0
0x29E0	0x6C000A7C  LPM.L	R0, $+16
0x29E4	0x44008004  AND.L	R0, R1, R0
0x29E8	0xBC0100E0  STA.L	IRQ_CTRL+0, R0
;click_lte_iot2_timer.h, 30 :: 		}
L_end_lteiot2_configTimer:
0x29EC	0xA0000000  RETURN	
0x29F0	0x7FFFFFFF  	#2147483647
; end of Click_LTE_IoT2_FT90x_lteiot2_configTimer
_lteiot2_uartDriverInit:
;__lteiot2_driver.c, 539 :: 		void lteiot2_uartDriverInit(T_LTEIOT2_P gpioObj, T_LTEIOT2_P uartObj)
; uartObj start address is: 4 (R1)
; gpioObj start address is: 0 (R0)
0x2BC0	0x44204000  MOVE.L	R2, R0
; uartObj end address is: 4 (R1)
; gpioObj end address is: 0 (R0)
; gpioObj start address is: 8 (R2)
; uartObj start address is: 4 (R1)
;__lteiot2_driver.c, 541 :: 		hal_uartMap( (T_HAL_P)uartObj );
0x2BC4	0x4400C000  MOVE.L	R0, R1
; uartObj end address is: 4 (R1)
0x2BC8	0x00340956  CALL	__lteiot2_driver_hal_uartMap+0
;__lteiot2_driver.c, 542 :: 		hal_gpioMap( (T_HAL_P)gpioObj );
0x2BCC	0x44014000  MOVE.L	R0, R2
; gpioObj end address is: 8 (R2)
0x2BD0	0x003407F2  CALL	__lteiot2_driver_hal_gpioMap+0
;__lteiot2_driver.c, 543 :: 		}
L_end_lteiot2_uartDriverInit:
0x2BD4	0xA0000000  RETURN	
; end of _lteiot2_uartDriverInit
__lteiot2_driver_hal_uartMap:
;__hal_ft90x.c, 152 :: 		static void hal_uartMap(T_HAL_P uartObj)
; uartObj start address is: 0 (R0)
; uartObj end address is: 0 (R0)
; uartObj start address is: 0 (R0)
;__hal_ft90x.c, 156 :: 		fp_uartWrite = tmp->uartWrite;
0x2558	0xCC100000  LPMI.L	R1, R0, #0
0x255C	0xBC100484  STA.L	__lteiot2_driver_fp_uartWrite+0, R1
;__hal_ft90x.c, 157 :: 		fp_uartRead  = tmp->uartRead;
0x2560	0x44104040  ADD.L	R1, R0, #4
0x2564	0xCC108000  LPMI.L	R1, R1, #0
0x2568	0xBC1005A0  STA.L	__lteiot2_driver_fp_uartRead+0, R1
;__hal_ft90x.c, 158 :: 		fp_uartReady = tmp->uartReady;
0x256C	0x44104080  ADD.L	R1, R0, #8
; uartObj end address is: 0 (R0)
0x2570	0xCC108000  LPMI.L	R1, R1, #0
0x2574	0xBC1005A4  STA.L	__lteiot2_driver_fp_uartReady+0, R1
;__hal_ft90x.c, 159 :: 		}
L_end_hal_uartMap:
0x2578	0xA0000000  RETURN	
; end of __lteiot2_driver_hal_uartMap
__lteiot2_driver_hal_gpioMap:
;__lteiot2_hal.c, 215 :: 		static void hal_gpioMap(T_HAL_P gpioObj)
; gpioObj start address is: 0 (R0)
; gpioObj end address is: 0 (R0)
; gpioObj start address is: 0 (R0)
;__lteiot2_hal.c, 241 :: 		hal_gpio_intGet = tmp->gpioGet[ __INT_PIN_INPUT__ ];
0x1FC8	0x44104300  ADD.L	R1, R0, #48
0x1FCC	0x4410C1C0  ADD.L	R1, R1, #28
0x1FD0	0xCC108000  LPMI.L	R1, R1, #0
0x1FD4	0xBC100488  STA.L	__lteiot2_driver_hal_gpio_intGet+0, R1
;__lteiot2_hal.c, 259 :: 		hal_gpio_csSet = tmp->gpioSet[ __CS_PIN_OUTPUT__ ];
0x1FD8	0x44104080  ADD.L	R1, R0, #8
0x1FDC	0xCC108000  LPMI.L	R1, R1, #0
0x1FE0	0xBC10048C  STA.L	__lteiot2_driver_hal_gpio_csSet+0, R1
;__lteiot2_hal.c, 262 :: 		hal_gpio_rstSet = tmp->gpioSet[ __RST_PIN_OUTPUT__ ];
0x1FE4	0x44104040  ADD.L	R1, R0, #4
; gpioObj end address is: 0 (R0)
0x1FE8	0xCC108000  LPMI.L	R1, R1, #0
0x1FEC	0xBC1005A8  STA.L	__lteiot2_driver_hal_gpio_rstSet+0, R1
;__lteiot2_hal.c, 291 :: 		}
L_end_hal_gpioMap:
0x1FF0	0xA0000000  RETURN	
; end of __lteiot2_driver_hal_gpioMap
_lteiot2_coreInit:
;__lteiot2_driver.c, 548 :: 		void lteiot2_coreInit(T_lteiot2_handler defaultHdl, uint32_t defaultWdog)
; defaultWdog start address is: 4 (R1)
; defaultHdl start address is: 0 (R0)
; defaultWdog end address is: 4 (R1)
; defaultHdl end address is: 0 (R0)
; defaultHdl start address is: 0 (R0)
; defaultWdog start address is: 4 (R1)
;__lteiot2_driver.c, 550 :: 		f_sequence_active          = false;
0x2BD8	0x64200000  LDK.L	R2, #0
0x2BDC	0xB8200490  STA.B	__lteiot2_driver_f_sequence_active+0, R2
;__lteiot2_driver.c, 551 :: 		f_buffer_warning           = false;
0x2BE0	0xB8200491  STA.B	__lteiot2_driver_f_buffer_warning+0, R2
;__lteiot2_driver.c, 552 :: 		f_response_ready           = false;
0x2BE4	0xB8200492  STA.B	__lteiot2_driver_f_response_ready+0, R2
;__lteiot2_driver.c, 553 :: 		f_wdog_timeout             = false;
0x2BE8	0xB8200493  STA.B	__lteiot2_driver_f_wdog_timeout+0, R2
;__lteiot2_driver.c, 556 :: 		hdlBuff.storage[0].handler = defaultHdl;
0x2BEC	0xBC000290  STA.L	__lteiot2_driver_hdlBuff+16, R0
; defaultHdl end address is: 0 (R0)
;__lteiot2_driver.c, 557 :: 		hdlBuff.storage[0].timeout = defaultWdog;
0x2BF0	0xBC10028C  STA.L	__lteiot2_driver_hdlBuff+12, R1
; defaultWdog end address is: 4 (R1)
;__lteiot2_driver.c, 558 :: 		hdlBuff.storage[0].hash    = generateHash("");
0x2BF4	0x64200187  LDK.L	R2, #?lstr1___lteiot2_driver+0
0x2BF8	0x44014000  MOVE.L	R0, R2
0x2BFC	0x00340A14  CALL	__lteiot2_driver_generateHash+0
0x2C00	0xBC000288  STA.L	__lteiot2_driver_hdlBuff+8, R0
;__lteiot2_driver.c, 559 :: 		hdlBuff.storage[0].len     = 0;
0x2C04	0x64300000  LDK.L	R3, #0
0x2C08	0xBA300284  STA.S	__lteiot2_driver_hdlBuff+4, R3
;__lteiot2_driver.c, 560 :: 		hdlBuff.idx                = 1;
0x2C0C	0x64200001  LDK.L	R2, #1
0x2C10	0xBA200280  STA.S	__lteiot2_driver_hdlBuff+0, R2
;__lteiot2_driver.c, 563 :: 		CORE_CLEAN_RX();
0x2C14	0xBA300494  STA.S	__lteiot2_driver_rxBuff+0, R3
0x2C18	0x64400000  LDK.L	R4, #0
0x2C1C	0xB8400496  STA.B	__lteiot2_driver_rxBuff+2, R4
;__lteiot2_driver.c, 564 :: 		CORE_BLOCK();
0x2C20	0xB8400493  STA.B	__lteiot2_driver_f_wdog_timeout+0, R4
0x2C24	0xB8400492  STA.B	__lteiot2_driver_f_response_ready+0, R4
0x2C28	0x64300001  LDK.L	R3, #1
0x2C2C	0xB8300490  STA.B	__lteiot2_driver_f_sequence_active+0, R3
;__lteiot2_driver.c, 565 :: 		CORE_UNBLOCK();
0x2C30	0xB8400493  STA.B	__lteiot2_driver_f_wdog_timeout+0, R4
0x2C34	0xB8400492  STA.B	__lteiot2_driver_f_response_ready+0, R4
0x2C38	0xB8400490  STA.B	__lteiot2_driver_f_sequence_active+0, R4
;__lteiot2_driver.c, 566 :: 		WATCHDOG_START();
0x2C3C	0x64200000  LDK.L	R2, #0
0x2C40	0xBC200598  STA.L	__lteiot2_driver_c_watchdog_timer+0, R2
0x2C44	0xB8300596  STA.B	__lteiot2_driver_f_watchdog_active+0, R3
;__lteiot2_driver.c, 567 :: 		WATCHDOG_STOP();
0x2C48	0xB8400596  STA.B	__lteiot2_driver_f_watchdog_active+0, R4
;__lteiot2_driver.c, 568 :: 		TIMER_START();
0x2C4C	0xBC20059C  STA.L	__lteiot2_driver_c_timer+0, R2
0x2C50	0xB8300597  STA.B	__lteiot2_driver_f_timer_active+0, R3
;__lteiot2_driver.c, 569 :: 		TIMER_STOP();
0x2C54	0xB8400597  STA.B	__lteiot2_driver_f_timer_active+0, R4
;__lteiot2_driver.c, 570 :: 		CORE_SET_FREE();
0x2C58	0xC0200267  LDA.B	R2, __lteiot2_driver_f_hfc_active+0
0x2C5C	0x59E14002  CMP.B	R2, #0
0x2C60	0x00280B1B  JMPC	R30, Z, #1, L_lteiot2_coreInit49
0x2C64	0x64000001  LDK.L	R0, #1
0x2C68	0x00340969  CALL	__lteiot2_driver_DTE_setState+0
L_lteiot2_coreInit49:
;__lteiot2_driver.c, 571 :: 		}
L_end_lteiot2_coreInit:
0x2C6C	0xA0000000  RETURN	
; end of _lteiot2_coreInit
__lteiot2_driver_generateHash:
;__lteiot2_driver.c, 432 :: 		static uint32_t generateHash( char *pCmd )
; pCmd start address is: 0 (R0)
; pCmd end address is: 0 (R0)
; pCmd start address is: 0 (R0)
;__lteiot2_driver.c, 434 :: 		uint8_t  cnt  = 0;
; cnt start address is: 4 (R1)
0x2850	0x64100000  LDK.L	R1, #0
;__lteiot2_driver.c, 435 :: 		uint16_t ch   = 0;
;__lteiot2_driver.c, 436 :: 		uint32_t hash = 5;
; hash start address is: 20 (R5)
0x2854	0x64500005  LDK.L	R5, #5
; pCmd end address is: 0 (R0)
; cnt end address is: 4 (R1)
; hash end address is: 20 (R5)
0x2858	0x44304000  MOVE.L	R3, R0
0x285C	0x4400D00D  BEXTU.L	R0, R1, #256
;__lteiot2_driver.c, 438 :: 		while ( ch = *pCmd++ )
L___lteiot2_driver_generateHash30:
; hash start address is: 20 (R5)
; pCmd start address is: 12 (R3)
; cnt start address is: 0 (R0)
; pCmd start address is: 12 (R3)
0x2860	0x4421C000  MOVE.L	R2, R3
0x2864	0x4411C010  ADD.L	R1, R3, #1
0x2868	0x4430C000  MOVE.L	R3, R1
; pCmd end address is: 12 (R3)
0x286C	0xA8110000  LDI.B	R1, R2, #0
; ch start address is: 16 (R4)
0x2870	0x4440D00D  BEXTU.L	R4, R1, #256
0x2874	0x5BE24002  CMP.S	R4, #0
0x2878	0x00280A28  JMPC	R30, Z, #1, L___lteiot2_driver_generateHash31
; pCmd end address is: 12 (R3)
;__lteiot2_driver.c, 440 :: 		hash += (ch << (cnt % 8));
; pCmd start address is: 12 (R3)
0x287C	0x44104074  AND.L	R1, R0, #7
0x2880	0x4410D00D  BEXTU.L	R1, R1, #256
0x2884	0x4422400D  BEXTU.L	R2, R4, #0
0x2888	0x44110018  ASHL.L	R1, R2, R1
0x288C	0x4410C00D  BEXTU.L	R1, R1, #0
0x2890	0x44528010  ADD.L	R5, R5, R1
;__lteiot2_driver.c, 441 :: 		cnt++;
0x2894	0x44004010  ADD.L	R0, R0, #1
0x2898	0x4400500D  BEXTU.L	R0, R0, #256
;__lteiot2_driver.c, 442 :: 		}
; pCmd end address is: 12 (R3)
; ch end address is: 16 (R4)
; cnt end address is: 0 (R0)
0x289C	0x00300A18  JMP	L___lteiot2_driver_generateHash30
L___lteiot2_driver_generateHash31:
;__lteiot2_driver.c, 443 :: 		return hash;
0x28A0	0x4402C000  MOVE.L	R0, R5
; hash end address is: 20 (R5)
;__lteiot2_driver.c, 444 :: 		}
L_end_generateHash:
0x28A4	0xA0000000  RETURN	
; end of __lteiot2_driver_generateHash
__lteiot2_driver_DTE_setState:
;__lteiot2_driver.c, 152 :: 		static void DTE_setState(bool state)
; state start address is: 0 (R0)
; state end address is: 0 (R0)
; state start address is: 0 (R0)
;__lteiot2_driver.c, 155 :: 		if (true == state)
0x25A4	0x59E04012  CMP.B	R0, #1
0x25A8	0x0020096F  JMPC	R30, Z, #0, L___lteiot2_driver_DTE_setState0
; state end address is: 0 (R0)
;__lteiot2_driver.c, 157 :: 		hal_gpio_csSet( 0 );
0x25AC	0x64000000  LDK.L	R0, #0
0x25B0	0xC460048C  LDA.L	R6, __lteiot2_driver_hal_gpio_csSet+0
0x25B4	0x08340060  CALLI	R6
;__lteiot2_driver.c, 158 :: 		}
0x25B8	0x00300972  JMP	L___lteiot2_driver_DTE_setState1
L___lteiot2_driver_DTE_setState0:
;__lteiot2_driver.c, 161 :: 		hal_gpio_csSet( 1 );
0x25BC	0x64000001  LDK.L	R0, #1
0x25C0	0xC460048C  LDA.L	R6, __lteiot2_driver_hal_gpio_csSet+0
0x25C4	0x08340060  CALLI	R6
;__lteiot2_driver.c, 162 :: 		}
L___lteiot2_driver_DTE_setState1:
;__lteiot2_driver.c, 164 :: 		}
L_end_DTE_setState:
0x25C8	0xA0000000  RETURN	
; end of __lteiot2_driver_DTE_setState
_lteiot2_hfcEnable:
;__lteiot2_driver.c, 573 :: 		void lteiot2_hfcEnable( bool hfcState )
; hfcState start address is: 0 (R0)
; hfcState end address is: 0 (R0)
; hfcState start address is: 0 (R0)
;__lteiot2_driver.c, 575 :: 		f_hfc_active = hfcState;
0x2AC4	0xB8000267  STA.B	__lteiot2_driver_f_hfc_active+0, R0
; hfcState end address is: 0 (R0)
;__lteiot2_driver.c, 576 :: 		}
L_end_lteiot2_hfcEnable:
0x2AC8	0xA0000000  RETURN	
; end of _lteiot2_hfcEnable
_lteiot2_modulePower:
;__lteiot2_driver.c, 180 :: 		void lteiot2_modulePower( bool powerState )
; powerState start address is: 0 (R0)
; powerState end address is: 0 (R0)
; powerState start address is: 0 (R0)
;__lteiot2_driver.c, 182 :: 		if (0 != powerState)
0x2ACC	0x59E04002  CMP.B	R0, #0
0x2AD0	0x00280AC4  JMPC	R30, Z, #1, L_lteiot2_modulePower4
; powerState end address is: 0 (R0)
;__lteiot2_driver.c, 184 :: 		hal_gpio_rstSet(0);
0x2AD4	0x64000000  LDK.L	R0, #0
0x2AD8	0xC46005A8  LDA.L	R6, __lteiot2_driver_hal_gpio_rstSet+0
0x2ADC	0x08340060  CALLI	R6
;__lteiot2_driver.c, 185 :: 		Delay_100ms();
0x2AE0	0x0034095F  CALL	_Delay_100ms+0
;__lteiot2_driver.c, 186 :: 		hal_gpio_rstSet(1);
0x2AE4	0x64000001  LDK.L	R0, #1
0x2AE8	0xC46005A8  LDA.L	R6, __lteiot2_driver_hal_gpio_rstSet+0
0x2AEC	0x08340060  CALLI	R6
;__lteiot2_driver.c, 187 :: 		Delay_1sec();
0x2AF0	0x00340973  CALL	_Delay_1sec+0
;__lteiot2_driver.c, 188 :: 		hal_gpio_rstSet(0);
0x2AF4	0x64000000  LDK.L	R0, #0
0x2AF8	0xC46005A8  LDA.L	R6, __lteiot2_driver_hal_gpio_rstSet+0
0x2AFC	0x08340060  CALLI	R6
;__lteiot2_driver.c, 189 :: 		Delay_1sec();
0x2B00	0x00340973  CALL	_Delay_1sec+0
;__lteiot2_driver.c, 190 :: 		Delay_1sec();
0x2B04	0x00340973  CALL	_Delay_1sec+0
;__lteiot2_driver.c, 191 :: 		Delay_1sec();
0x2B08	0x00340973  CALL	_Delay_1sec+0
;__lteiot2_driver.c, 192 :: 		}
0x2B0C	0x00300AC4  JMP	L_lteiot2_modulePower5
L_lteiot2_modulePower4:
;__lteiot2_driver.c, 198 :: 		}
L_lteiot2_modulePower5:
;__lteiot2_driver.c, 199 :: 		}
L_end_lteiot2_modulePower:
0x2B10	0xA0000000  RETURN	
; end of _lteiot2_modulePower
_Delay_100ms:
;__Lib_Delays.c, 68 :: 		void Delay_100ms() {
;__Lib_Delays.c, 69 :: 		Delay_ms(100);
0x257C	0x6DC00965  LPM.L	R28, $+24
0x2580	0x44004000  NOP	
L_Delay_100ms22:
0x2584	0x45CE4012  SUB.L	R28, R28, #1
0x2588	0x5DEE4002  CMP.L	R28, #0
0x258C	0x00200961  JMPC	R30, Z, #0, L_Delay_100ms22
0x2590	0x00300966  JMP	$+8
0x2594	0x0032DCD3  	#3333331
0x2598	0x44004000  NOP	
0x259C	0x44004000  NOP	
;__Lib_Delays.c, 70 :: 		}
L_end_Delay_100ms:
0x25A0	0xA0000000  RETURN	
; end of _Delay_100ms
_Delay_1sec:
;__Lib_Delays.c, 77 :: 		void Delay_1sec() {
;__Lib_Delays.c, 78 :: 		Delay_ms(1000);
0x25CC	0x6DC00979  LPM.L	R28, $+24
0x25D0	0x44004000  NOP	
L_Delay_1sec26:
0x25D4	0x45CE4012  SUB.L	R28, R28, #1
0x25D8	0x5DEE4002  CMP.L	R28, #0
0x25DC	0x00200975  JMPC	R30, Z, #0, L_Delay_1sec26
0x25E0	0x0030097A  JMP	$+8
0x25E4	0x01FCA053  	#33333331
0x25E8	0x44004000  NOP	
0x25EC	0x44004000  NOP	
;__Lib_Delays.c, 79 :: 		}
L_end_Delay_1sec:
0x25F0	0xA0000000  RETURN	
; end of _Delay_1sec
_lteiot2_cmdSingle:
;__lteiot2_driver.c, 660 :: 		void lteiot2_cmdSingle( uint8_t *pCmd )
; pCmd start address is: 0 (R0)
0x2B14	0x95D00004  LINK	LR, #4
0x2B18	0x44704000  MOVE.L	R7, R0
; pCmd end address is: 0 (R0)
; pCmd start address is: 28 (R7)
;__lteiot2_driver.c, 662 :: 		_strcpy( txBuff, pCmd );
0x2B1C	0x4413C000  MOVE.L	R1, R7
0x2B20	0x640005B8  LDK.L	R0, #__lteiot2_driver_txBuff+0
0x2B24	0x003409EF  CALL	__lteiot2_driver__strcpy+0
; pCmd end address is: 28 (R7)
0x2B28	0x4403C000  MOVE.L	R0, R7
;__lteiot2_driver.c, 664 :: 		CORE_SEQUENCE();
L_lteiot2_cmdSingle63:
; pCmd start address is: 0 (R0)
0x2B2C	0xC0100490  LDA.B	R1, __lteiot2_driver_f_sequence_active+0
0x2B30	0x59E0C002  CMP.B	R1, #0
0x2B34	0x00280AD2  JMPC	R30, Z, #1, L_lteiot2_cmdSingle64
0x2B38	0xB5F00000  STI.L	SP, #0, R0
0x2B3C	0x0034097D  CALL	_lteiot2_process+0
0x2B40	0xAC0F8000  LDI.L	R0, SP, #0
0x2B44	0x00300ACB  JMP	L_lteiot2_cmdSingle63
L_lteiot2_cmdSingle64:
;__lteiot2_driver.c, 665 :: 		createEvent(pCmd, &currentEv);
0x2B48	0xB5F00000  STI.L	SP, #0, R0
0x2B4C	0x641005AC  LDK.L	R1, #__lteiot2_driver_currentEv+0
0x2B50	0x003406D5  CALL	__lteiot2_driver_createEvent+0
0x2B54	0xAC0F8000  LDI.L	R0, SP, #0
;__lteiot2_driver.c, 667 :: 		transmitCommand(pCmd, TERMINATION_CHAR);
0x2B58	0x6410000D  LDK.L	R1, #13
; pCmd end address is: 0 (R0)
0x2B5C	0x0034089B  CALL	__lteiot2_driver_transmitCommand+0
;__lteiot2_driver.c, 668 :: 		EXEC_CALLBACK();
0x2B60	0x64100000  LDK.L	R1, #0
0x2B64	0x59E0C002  CMP.B	R1, __LTEIOT2_CALLBACK_ENABLE
0x2B68	0x00280AE1  JMPC	R30, Z, #1, L_lteiot2_cmdSingle65
0x2B6C	0x64100004  LDK.L	R1, #4
0x2B70	0xB81005B6  STA.B	__lteiot2_driver_currentEv+10, R1
0x2B74	0x641005B4  LDK.L	R1, #__lteiot2_driver_currentEv+8
0x2B78	0x640005B8  LDK.L	R0, #__lteiot2_driver_txBuff+0
0x2B7C	0xC46005AC  LDA.L	R6, __lteiot2_driver_currentEv+0
0x2B80	0x08340060  CALLI	R6
L_lteiot2_cmdSingle65:
;__lteiot2_driver.c, 670 :: 		CORE_BLOCK();
0x2B84	0x64100000  LDK.L	R1, #0
0x2B88	0xB8100493  STA.B	__lteiot2_driver_f_wdog_timeout+0, R1
0x2B8C	0xB8100492  STA.B	__lteiot2_driver_f_response_ready+0, R1
0x2B90	0x64200001  LDK.L	R2, #1
0x2B94	0xB8200490  STA.B	__lteiot2_driver_f_sequence_active+0, R2
;__lteiot2_driver.c, 671 :: 		WATCHDOG_START();
0x2B98	0x64100000  LDK.L	R1, #0
0x2B9C	0xBC100598  STA.L	__lteiot2_driver_c_watchdog_timer+0, R1
0x2BA0	0xB8200596  STA.B	__lteiot2_driver_f_watchdog_active+0, R2
;__lteiot2_driver.c, 672 :: 		CORE_SEQUENCE();
L_lteiot2_cmdSingle66:
0x2BA4	0xC0100490  LDA.B	R1, __lteiot2_driver_f_sequence_active+0
0x2BA8	0x59E0C002  CMP.B	R1, #0
0x2BAC	0x00280AEE  JMPC	R30, Z, #1, L_lteiot2_cmdSingle67
0x2BB0	0x0034097D  CALL	_lteiot2_process+0
0x2BB4	0x00300AE9  JMP	L_lteiot2_cmdSingle66
L_lteiot2_cmdSingle67:
;__lteiot2_driver.c, 673 :: 		}
L_end_lteiot2_cmdSingle:
0x2BB8	0x99D00000  UNLINK	LR
0x2BBC	0xA0000000  RETURN	
; end of _lteiot2_cmdSingle
__lteiot2_driver__strcpy:
;__lteiot2_driver.c, 322 :: 		static void _strcpy(uint8_t *dest, uint8_t *src)
; src start address is: 4 (R1)
; dest start address is: 0 (R0)
0x27BC	0x4420C000  MOVE.L	R2, R1
0x27C0	0x44104000  MOVE.L	R1, R0
; src end address is: 4 (R1)
; dest end address is: 0 (R0)
; dest start address is: 4 (R1)
; src start address is: 8 (R2)
;__lteiot2_driver.c, 326 :: 		uint16_t i = 0;
; i start address is: 16 (R4)
0x27C4	0x64400000  LDK.L	R4, #0
;__lteiot2_driver.c, 327 :: 		uint16_t j = 0;
; j start address is: 0 (R0)
0x27C8	0x64000000  LDK.L	R0, #0
; src end address is: 8 (R2)
; j end address is: 0 (R0)
; i end address is: 16 (R4)
; dest end address is: 4 (R1)
0x27CC	0x4460400D  BEXTU.L	R6, R0, #0
0x27D0	0x44014000  MOVE.L	R0, R2
;__lteiot2_driver.c, 329 :: 		while ((dest[i++] = src[j++]) != '\0')
L___lteiot2_driver__strcpy15:
; j start address is: 24 (R6)
; j start address is: 24 (R6)
; i start address is: 20 (R5)
; i start address is: 16 (R4)
; src start address is: 0 (R0)
; dest start address is: 4 (R1)
0x27D4	0x4432400D  BEXTU.L	R3, R4, #0
0x27D8	0x44224010  ADD.L	R2, R4, #1
; i end address is: 16 (R4)
; i start address is: 20 (R5)
0x27DC	0x4451400D  BEXTU.L	R5, R2, #0
; i end address is: 20 (R5)
0x27E0	0x44408030  ADD.L	R4, R1, R3
0x27E4	0x4433400D  BEXTU.L	R3, R6, #0
0x27E8	0x44234010  ADD.L	R2, R6, #1
0x27EC	0x4461400D  BEXTU.L	R6, R2, #0
; j end address is: 24 (R6)
0x27F0	0x44200030  ADD.L	R2, R0, R3
0x27F4	0xA8210000  LDI.B	R2, R2, #0
0x27F8	0xB0410000  STI.B	R4, #0, R2
0x27FC	0xA8220000  LDI.B	R2, R4, #0
0x2800	0x59E14002  CMP.B	R2, #0
0x2804	0x00280A04  JMPC	R30, Z, #1, L___lteiot2_driver__strcpy16
; i end address is: 20 (R5)
; j end address is: 24 (R6)
;__lteiot2_driver.c, 330 :: 		;
; j start address is: 24 (R6)
; i start address is: 20 (R5)
; src end address is: 0 (R0)
; dest end address is: 4 (R1)
; i end address is: 20 (R5)
; j end address is: 24 (R6)
0x2808	0x4442C00D  BEXTU.L	R4, R5, #0
0x280C	0x003009F5  JMP	L___lteiot2_driver__strcpy15
L___lteiot2_driver__strcpy16:
;__lteiot2_driver.c, 331 :: 		}
L_end__strcpy:
0x2810	0xA0000000  RETURN	
; end of __lteiot2_driver__strcpy
_lteiot2_process:
;__lteiot2_driver.c, 726 :: 		void lteiot2_process()
;__lteiot2_driver.c, 729 :: 		if (0 != _LTEIOT2_POLL_ENABLE)
0x25F4	0x64000000  LDK.L	R0, #0
0x25F8	0x59E04012  CMP.B	R0, __LTEIOT2_POLL_ENABLE
0x25FC	0x00280985  JMPC	R30, Z, #1, L_lteiot2_process84
;__lteiot2_driver.c, 731 :: 		if (0 != hal_uartReady())
0x2600	0x0034071D  CALL	__lteiot2_driver_hal_uartReady+0
0x2604	0x59E04002  CMP.B	R0, #0
0x2608	0x00280985  JMPC	R30, Z, #1, L_lteiot2_process85
;__lteiot2_driver.c, 733 :: 		char tmp = hal_uartRead();
0x260C	0x0034071A  CALL	__lteiot2_driver_hal_uartRead+0
;__lteiot2_driver.c, 734 :: 		lteiot2_putc( tmp );
0x2610	0x00340723  CALL	_lteiot2_putc+0
;__lteiot2_driver.c, 735 :: 		}
L_lteiot2_process85:
;__lteiot2_driver.c, 736 :: 		}
L_lteiot2_process84:
;__lteiot2_driver.c, 739 :: 		if (f_buffer_warning)
0x2614	0xC0000491  LDA.B	R0, __lteiot2_driver_f_buffer_warning+0
0x2618	0x59E04002  CMP.B	R0, #0
0x261C	0x002809AE  JMPC	R30, Z, #1, L_lteiot2_process86
;__lteiot2_driver.c, 741 :: 		CORE_SET_BUSY();
0x2620	0xC0000267  LDA.B	R0, __lteiot2_driver_f_hfc_active+0
0x2624	0x59E04002  CMP.B	R0, #0
0x2628	0x0028098D  JMPC	R30, Z, #1, L_lteiot2_process87
0x262C	0x64000000  LDK.L	R0, #0
0x2630	0x00340969  CALL	__lteiot2_driver_DTE_setState+0
L_lteiot2_process87:
;__lteiot2_driver.c, 742 :: 		TIMER_STOP();
0x2634	0x64000000  LDK.L	R0, #0
0x2638	0xB8000597  STA.B	__lteiot2_driver_f_timer_active+0, R0
;__lteiot2_driver.c, 743 :: 		WATCHDOG_STOP();
0x263C	0xB8000596  STA.B	__lteiot2_driver_f_watchdog_active+0, R0
;__lteiot2_driver.c, 746 :: 		if (_LTEIOT2_EVENT_BUFFER_OUT == currentEv.evArg[_LTEIOT2_EVARG_EVENT_T])
0x2640	0xC00005B6  LDA.B	R0, __lteiot2_driver_currentEv+10
0x2644	0x59E04022  CMP.B	R0, #2
0x2648	0x00200998  JMPC	R30, Z, #0, L_lteiot2_process88
;__lteiot2_driver.c, 749 :: 		currentEv.fpHdl(rxBuff.storage, currentEv.evArg);
0x264C	0x641005B4  LDK.L	R1, #__lteiot2_driver_currentEv+8
0x2650	0x64000496  LDK.L	R0, #__lteiot2_driver_rxBuff+2
0x2654	0xC46005AC  LDA.L	R6, __lteiot2_driver_currentEv+0
0x2658	0x08340060  CALLI	R6
;__lteiot2_driver.c, 750 :: 		}
0x265C	0x003009A1  JMP	L_lteiot2_process89
L_lteiot2_process88:
;__lteiot2_driver.c, 754 :: 		createEvent(rxBuff.storage, &currentEv);
0x2660	0x641005AC  LDK.L	R1, #__lteiot2_driver_currentEv+0
0x2664	0x64000496  LDK.L	R0, #__lteiot2_driver_rxBuff+2
0x2668	0x003406D5  CALL	__lteiot2_driver_createEvent+0
;__lteiot2_driver.c, 755 :: 		EXEC_EVENT(_LTEIOT2_EVENT_BUFFER_OUT);
0x266C	0x64000002  LDK.L	R0, #2
0x2670	0xB80005B6  STA.B	__lteiot2_driver_currentEv+10, R0
0x2674	0x641005B4  LDK.L	R1, #__lteiot2_driver_currentEv+8
0x2678	0x64000496  LDK.L	R0, #__lteiot2_driver_rxBuff+2
0x267C	0xC46005AC  LDA.L	R6, __lteiot2_driver_currentEv+0
0x2680	0x08340060  CALLI	R6
;__lteiot2_driver.c, 756 :: 		}
L_lteiot2_process89:
;__lteiot2_driver.c, 757 :: 		f_buffer_warning = false;
0x2684	0x64100000  LDK.L	R1, #0
0x2688	0xB8100491  STA.B	__lteiot2_driver_f_buffer_warning+0, R1
;__lteiot2_driver.c, 759 :: 		CORE_CLEAN_RX();
0x268C	0x64000000  LDK.L	R0, #0
0x2690	0xBA000494  STA.S	__lteiot2_driver_rxBuff+0, R0
0x2694	0xB8100496  STA.B	__lteiot2_driver_rxBuff+2, R1
;__lteiot2_driver.c, 760 :: 		CORE_UNBLOCK();
0x2698	0xB8100493  STA.B	__lteiot2_driver_f_wdog_timeout+0, R1
0x269C	0xB8100492  STA.B	__lteiot2_driver_f_response_ready+0, R1
0x26A0	0xB8100490  STA.B	__lteiot2_driver_f_sequence_active+0, R1
;__lteiot2_driver.c, 761 :: 		CORE_SET_FREE();
0x26A4	0xC0000267  LDA.B	R0, __lteiot2_driver_f_hfc_active+0
0x26A8	0x59E04002  CMP.B	R0, #0
0x26AC	0x002809AE  JMPC	R30, Z, #1, L_lteiot2_process90
0x26B0	0x64000001  LDK.L	R0, #1
0x26B4	0x00340969  CALL	__lteiot2_driver_DTE_setState+0
L_lteiot2_process90:
;__lteiot2_driver.c, 762 :: 		}
L_lteiot2_process86:
;__lteiot2_driver.c, 765 :: 		if (f_response_ready)
0x26B8	0xC0000492  LDA.B	R0, __lteiot2_driver_f_response_ready+0
0x26BC	0x59E04002  CMP.B	R0, #0
0x26C0	0x002809CE  JMPC	R30, Z, #1, L_lteiot2_process91
;__lteiot2_driver.c, 767 :: 		CORE_SET_BUSY();
0x26C4	0xC0000267  LDA.B	R0, __lteiot2_driver_f_hfc_active+0
0x26C8	0x59E04002  CMP.B	R0, #0
0x26CC	0x002809B6  JMPC	R30, Z, #1, L_lteiot2_process92
0x26D0	0x64000000  LDK.L	R0, #0
0x26D4	0x00340969  CALL	__lteiot2_driver_DTE_setState+0
L_lteiot2_process92:
;__lteiot2_driver.c, 768 :: 		TIMER_STOP();
0x26D8	0x64000000  LDK.L	R0, #0
0x26DC	0xB8000597  STA.B	__lteiot2_driver_f_timer_active+0, R0
;__lteiot2_driver.c, 769 :: 		WATCHDOG_STOP();
0x26E0	0xB8000596  STA.B	__lteiot2_driver_f_watchdog_active+0, R0
;__lteiot2_driver.c, 771 :: 		createEvent(rxBuff.storage, &currentEv);
0x26E4	0x641005AC  LDK.L	R1, #__lteiot2_driver_currentEv+0
0x26E8	0x64000496  LDK.L	R0, #__lteiot2_driver_rxBuff+2
0x26EC	0x003406D5  CALL	__lteiot2_driver_createEvent+0
;__lteiot2_driver.c, 772 :: 		EXEC_EVENT(_LTEIOT2_EVENT_RESPONSE);
0x26F0	0x64000000  LDK.L	R0, #0
0x26F4	0xB80005B6  STA.B	__lteiot2_driver_currentEv+10, R0
0x26F8	0x641005B4  LDK.L	R1, #__lteiot2_driver_currentEv+8
0x26FC	0x64000496  LDK.L	R0, #__lteiot2_driver_rxBuff+2
0x2700	0xC46005AC  LDA.L	R6, __lteiot2_driver_currentEv+0
0x2704	0x08340060  CALLI	R6
;__lteiot2_driver.c, 774 :: 		CORE_CLEAN_RX();
0x2708	0x64000000  LDK.L	R0, #0
0x270C	0xBA000494  STA.S	__lteiot2_driver_rxBuff+0, R0
0x2710	0x64000000  LDK.L	R0, #0
0x2714	0xB8000496  STA.B	__lteiot2_driver_rxBuff+2, R0
;__lteiot2_driver.c, 775 :: 		CORE_UNBLOCK();
0x2718	0xB8000493  STA.B	__lteiot2_driver_f_wdog_timeout+0, R0
0x271C	0xB8000492  STA.B	__lteiot2_driver_f_response_ready+0, R0
0x2720	0xB8000490  STA.B	__lteiot2_driver_f_sequence_active+0, R0
;__lteiot2_driver.c, 776 :: 		CORE_SET_FREE();
0x2724	0xC0000267  LDA.B	R0, __lteiot2_driver_f_hfc_active+0
0x2728	0x59E04002  CMP.B	R0, #0
0x272C	0x002809CE  JMPC	R30, Z, #1, L_lteiot2_process93
0x2730	0x64000001  LDK.L	R0, #1
0x2734	0x00340969  CALL	__lteiot2_driver_DTE_setState+0
L_lteiot2_process93:
;__lteiot2_driver.c, 777 :: 		}
L_lteiot2_process91:
;__lteiot2_driver.c, 780 :: 		if (f_wdog_timeout)
0x2738	0xC0000493  LDA.B	R0, __lteiot2_driver_f_wdog_timeout+0
0x273C	0x59E04002  CMP.B	R0, #0
0x2740	0x002809EE  JMPC	R30, Z, #1, L_lteiot2_process94
;__lteiot2_driver.c, 782 :: 		CORE_SET_BUSY();
0x2744	0xC0000267  LDA.B	R0, __lteiot2_driver_f_hfc_active+0
0x2748	0x59E04002  CMP.B	R0, #0
0x274C	0x002809D6  JMPC	R30, Z, #1, L_lteiot2_process95
0x2750	0x64000000  LDK.L	R0, #0
0x2754	0x00340969  CALL	__lteiot2_driver_DTE_setState+0
L_lteiot2_process95:
;__lteiot2_driver.c, 783 :: 		TIMER_STOP();
0x2758	0x64000000  LDK.L	R0, #0
0x275C	0xB8000597  STA.B	__lteiot2_driver_f_timer_active+0, R0
;__lteiot2_driver.c, 784 :: 		WATCHDOG_STOP();
0x2760	0xB8000596  STA.B	__lteiot2_driver_f_watchdog_active+0, R0
;__lteiot2_driver.c, 786 :: 		createEvent(rxBuff.storage, &currentEv);
0x2764	0x641005AC  LDK.L	R1, #__lteiot2_driver_currentEv+0
0x2768	0x64000496  LDK.L	R0, #__lteiot2_driver_rxBuff+2
0x276C	0x003406D5  CALL	__lteiot2_driver_createEvent+0
;__lteiot2_driver.c, 787 :: 		EXEC_EVENT(_LTEIOT2_EVENT_TIMEOUT);
0x2770	0x64000001  LDK.L	R0, #1
0x2774	0xB80005B6  STA.B	__lteiot2_driver_currentEv+10, R0
0x2778	0x641005B4  LDK.L	R1, #__lteiot2_driver_currentEv+8
0x277C	0x64000496  LDK.L	R0, #__lteiot2_driver_rxBuff+2
0x2780	0xC46005AC  LDA.L	R6, __lteiot2_driver_currentEv+0
0x2784	0x08340060  CALLI	R6
;__lteiot2_driver.c, 789 :: 		CORE_CLEAN_RX();
0x2788	0x64000000  LDK.L	R0, #0
0x278C	0xBA000494  STA.S	__lteiot2_driver_rxBuff+0, R0
0x2790	0x64000000  LDK.L	R0, #0
0x2794	0xB8000496  STA.B	__lteiot2_driver_rxBuff+2, R0
;__lteiot2_driver.c, 790 :: 		CORE_UNBLOCK();
0x2798	0xB8000493  STA.B	__lteiot2_driver_f_wdog_timeout+0, R0
0x279C	0xB8000492  STA.B	__lteiot2_driver_f_response_ready+0, R0
0x27A0	0xB8000490  STA.B	__lteiot2_driver_f_sequence_active+0, R0
;__lteiot2_driver.c, 791 :: 		CORE_SET_FREE();
0x27A4	0xC0000267  LDA.B	R0, __lteiot2_driver_f_hfc_active+0
0x27A8	0x59E04002  CMP.B	R0, #0
0x27AC	0x002809EE  JMPC	R30, Z, #1, L_lteiot2_process96
0x27B0	0x64000001  LDK.L	R0, #1
0x27B4	0x00340969  CALL	__lteiot2_driver_DTE_setState+0
L_lteiot2_process96:
;__lteiot2_driver.c, 792 :: 		}
L_lteiot2_process94:
;__lteiot2_driver.c, 793 :: 		}
L_end_lteiot2_process:
0x27B8	0xA0000000  RETURN	
; end of _lteiot2_process
__lteiot2_driver_hal_uartReady:
;__hal_ft90x.c, 171 :: 		static uint8_t hal_uartReady()
;__hal_ft90x.c, 173 :: 		return ( uint8_t )fp_uartReady();
0x1C74	0xC46005A4  LDA.L	R6, __lteiot2_driver_fp_uartReady+0
0x1C78	0x08340060  CALLI	R6
;__hal_ft90x.c, 174 :: 		}
L_end_hal_uartReady:
0x1C7C	0xA0000000  RETURN	
; end of __lteiot2_driver_hal_uartReady
_UART1_Read:
;__Lib_UART.c, 652 :: 		
;__Lib_UART.c, 654 :: 		
0x16A0	0xC4000238  LDA.L	R0, __Lib_UART_UART1+0
0x16A4	0x003404B7  CALL	__Lib_UART_UARTx_Read+0
;__Lib_UART.c, 655 :: 		
L_end_UART1_Read:
0x16A8	0xA0000000  RETURN	
; end of _UART1_Read
__Lib_UART_UARTx_Read:
;__Lib_UART.c, 1866 :: 		
; UARTx start address is: 0 (R0)
; UARTx end address is: 0 (R0)
; UARTx start address is: 0 (R0)
0x12DC	0x44704000  MOVE.L	R7, R0
; UARTx end address is: 0 (R0)
;__Lib_UART.c, 1870 :: 		
L___Lib_UART_UARTx_Read137:
;__Lib_UART.c, 1873 :: 		
; UARTx start address is: 28 (R7)
; UARTx end address is: 28 (R7)
0x12E0	0x003004B9  JMP	L___Lib_UART_UARTx_Read139
L___Lib_UART_UARTx_Read172:
;__Lib_UART.c, 1877 :: 		
;__Lib_UART.c, 1873 :: 		
L___Lib_UART_UARTx_Read139:
;__Lib_UART.c, 1875 :: 		
; UARTx start address is: 28 (R7)
0x12E4	0x64100029  LDK.L	R1, #41
0x12E8	0x4403C000  MOVE.L	R0, R7
0x12EC	0x00340082  CALL	__Lib_UART_UARTX_Read_Reg550+0
; tmpLSR start address is: 8 (R2)
0x12F0	0x4420500D  BEXTU.L	R2, R0, #256
;__Lib_UART.c, 1877 :: 		
0x12F4	0x441049F4  AND.L	R1, R0, #159
0x12F8	0x59E0C002  CMP.B	R1, #0
0x12FC	0x002804B9  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Read172
;__Lib_UART.c, 1879 :: 		
0x1300	0x441149E4  AND.L	R1, R2, #158
; tmpLSR end address is: 8 (R2)
0x1304	0x59E0C002  CMP.B	R1, #0
0x1308	0x002004C4  JMPC	R30, Z, #0, L___Lib_UART_UARTx_Read142
;__Lib_UART.c, 1881 :: 		
0x130C	0x003004C5  JMP	L___Lib_UART_UARTx_Read138
;__Lib_UART.c, 1882 :: 		
L___Lib_UART_UARTx_Read142:
;__Lib_UART.c, 1883 :: 		
0x1310	0x003004B8  JMP	L___Lib_UART_UARTx_Read137
L___Lib_UART_UARTx_Read138:
;__Lib_UART.c, 1885 :: 		
0x1314	0x64100020  LDK.L	R1, #32
0x1318	0x4403C000  MOVE.L	R0, R7
; UARTx end address is: 28 (R7)
0x131C	0x00340082  CALL	__Lib_UART_UARTX_Read_Reg550+0
;__Lib_UART.c, 1886 :: 		
L_end_UARTx_Read:
0x1320	0xA0000000  RETURN	
; end of __Lib_UART_UARTx_Read
_UART1_Data_Ready:
;__Lib_UART.c, 659 :: 		
;__Lib_UART.c, 661 :: 		
0x1694	0xC4000238  LDA.L	R0, __Lib_UART_UART1+0
0x1698	0x0034049D  CALL	__Lib_UART_UARTx_Data_Ready+0
;__Lib_UART.c, 662 :: 		
L_end_UART1_Data_Ready:
0x169C	0xA0000000  RETURN	
; end of _UART1_Data_Ready
__Lib_UART_UARTx_Data_Ready:
;__Lib_UART.c, 1892 :: 		
; UARTx start address is: 0 (R0)
; UARTx end address is: 0 (R0)
; UARTx start address is: 0 (R0)
;__Lib_UART.c, 1897 :: 		
0x1274	0x64100029  LDK.L	R1, #41
; UARTx end address is: 0 (R0)
0x1278	0x00340082  CALL	__Lib_UART_UARTX_Read_Reg550+0
; tmpLSR start address is: 8 (R2)
0x127C	0x4420500D  BEXTU.L	R2, R0, #256
;__Lib_UART.c, 1900 :: 		
0x1280	0x441049E4  AND.L	R1, R0, #158
0x1284	0x59E0C002  CMP.B	R1, #0
0x1288	0x002804A5  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Data_Ready143
; tmpLSR end address is: 8 (R2)
;__Lib_UART.c, 1903 :: 		
0x128C	0x64000000  LDK.L	R0, #0
0x1290	0x003004AC  JMP	L_end_UARTx_Data_Ready
;__Lib_UART.c, 1904 :: 		
L___Lib_UART_UARTx_Data_Ready143:
;__Lib_UART.c, 1908 :: 		
; tmpLSR start address is: 8 (R2)
0x1294	0x44114014  AND.L	R1, R2, #1
; tmpLSR end address is: 8 (R2)
0x1298	0x59E0C002  CMP.B	R1, #0
0x129C	0x002804AA  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Data_Ready145
; ?FLOC____Lib_UART_UARTx_Data_Ready?T1195 start address is: 0 (R0)
0x12A0	0x64000001  LDK.L	R0, #1
; ?FLOC____Lib_UART_UARTx_Data_Ready?T1195 end address is: 0 (R0)
0x12A4	0x003004AB  JMP	L___Lib_UART_UARTx_Data_Ready146
L___Lib_UART_UARTx_Data_Ready145:
; ?FLOC____Lib_UART_UARTx_Data_Ready?T1195 start address is: 0 (R0)
0x12A8	0x64000000  LDK.L	R0, #0
; ?FLOC____Lib_UART_UARTx_Data_Ready?T1195 end address is: 0 (R0)
L___Lib_UART_UARTx_Data_Ready146:
; ?FLOC____Lib_UART_UARTx_Data_Ready?T1195 start address is: 0 (R0)
0x12AC	0x4400500D  BEXTU.L	R0, R0, #256
; ?FLOC____Lib_UART_UARTx_Data_Ready?T1195 end address is: 0 (R0)
;__Lib_UART.c, 1910 :: 		
L_end_UARTx_Data_Ready:
0x12B0	0xA0000000  RETURN	
; end of __Lib_UART_UARTx_Data_Ready
_UART1_Tx_Idle:
;__Lib_UART.c, 631 :: 		
;__Lib_UART.c, 633 :: 		
0x1580	0xC4000238  LDA.L	R0, __Lib_UART_UART1+0
0x1584	0x003404AD  CALL	__Lib_UART_UARTx_Tx_Idle+0
;__Lib_UART.c, 634 :: 		
L_end_UART1_Tx_Idle:
0x1588	0xA0000000  RETURN	
; end of _UART1_Tx_Idle
__Lib_UART_UARTx_Tx_Idle:
;__Lib_UART.c, 1806 :: 		
; UARTx start address is: 0 (R0)
; UARTx end address is: 0 (R0)
; UARTx start address is: 0 (R0)
;__Lib_UART.c, 1808 :: 		
0x12B4	0x64100029  LDK.L	R1, #41
; UARTx end address is: 0 (R0)
0x12B8	0x00340082  CALL	__Lib_UART_UARTX_Read_Reg550+0
0x12BC	0x44104604  AND.L	R1, R0, #96
0x12C0	0x59E0C602  CMP.B	R1, #96
0x12C4	0x002804B4  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Tx_Idle131
; ?FLOC____Lib_UART_UARTx_Tx_Idle?T1177 start address is: 0 (R0)
0x12C8	0x64000000  LDK.L	R0, #0
; ?FLOC____Lib_UART_UARTx_Tx_Idle?T1177 end address is: 0 (R0)
0x12CC	0x003004B5  JMP	L___Lib_UART_UARTx_Tx_Idle132
L___Lib_UART_UARTx_Tx_Idle131:
; ?FLOC____Lib_UART_UARTx_Tx_Idle?T1177 start address is: 0 (R0)
0x12D0	0x64000001  LDK.L	R0, #1
; ?FLOC____Lib_UART_UARTx_Tx_Idle?T1177 end address is: 0 (R0)
L___Lib_UART_UARTx_Tx_Idle132:
; ?FLOC____Lib_UART_UARTx_Tx_Idle?T1177 start address is: 0 (R0)
0x12D4	0x4400500D  BEXTU.L	R0, R0, #256
; ?FLOC____Lib_UART_UARTx_Tx_Idle?T1177 end address is: 0 (R0)
;__Lib_UART.c, 1809 :: 		
L_end_UARTx_Tx_Idle:
0x12D8	0xA0000000  RETURN	
; end of __Lib_UART_UARTx_Tx_Idle
_UART2_Read:
;__Lib_UART.c, 710 :: 		
;__Lib_UART.c, 712 :: 		
0x1574	0xC400023C  LDA.L	R0, __Lib_UART_UART2+0
0x1578	0x003404B7  CALL	__Lib_UART_UARTx_Read+0
;__Lib_UART.c, 713 :: 		
L_end_UART2_Read:
0x157C	0xA0000000  RETURN	
; end of _UART2_Read
_UART2_Data_Ready:
;__Lib_UART.c, 717 :: 		
;__Lib_UART.c, 719 :: 		
0x1598	0xC400023C  LDA.L	R0, __Lib_UART_UART2+0
0x159C	0x0034049D  CALL	__Lib_UART_UARTx_Data_Ready+0
;__Lib_UART.c, 720 :: 		
L_end_UART2_Data_Ready:
0x15A0	0xA0000000  RETURN	
; end of _UART2_Data_Ready
_UART2_Tx_Idle:
;__Lib_UART.c, 689 :: 		
;__Lib_UART.c, 691 :: 		
0x158C	0xC400023C  LDA.L	R0, __Lib_UART_UART2+0
0x1590	0x003404AD  CALL	__Lib_UART_UARTx_Tx_Idle+0
;__Lib_UART.c, 692 :: 		
L_end_UART2_Tx_Idle:
0x1594	0xA0000000  RETURN	
; end of _UART2_Tx_Idle
easyft90x_v7_FT900__getAN_1:
;__ef_ft900_gpio.c, 31 :: 		static uint8_t _getAN_1  () 			{ return GPIO_PIN9_bit  ; }
0x1688	0xC4010084  LDA.L	R0, GPIO_PIN9_bit+0
0x168C	0x4400429D  BEXTU.L	R0, R0, #BitPos(GPIO_PIN9_bit+0)
L_end__getAN_1:
0x1690	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__getAN_1
easyft90x_v7_FT900__getRST_1:
;__ef_ft900_gpio.c, 32 :: 		static uint8_t _getRST_1 () 			{ return GPIO_PIN1_bit  ; }
0x1500	0xC4010084  LDA.L	R0, GPIO_PIN1_bit+0
0x1504	0x4400421D  BEXTU.L	R0, R0, #BitPos(GPIO_PIN1_bit+0)
L_end__getRST_1:
0x1508	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__getRST_1
easyft90x_v7_FT900__getCS_1:
;__ef_ft900_gpio.c, 33 :: 		static uint8_t _getCS_1  () 			{ return GPIO_PIN28_bit ; }
0x14F4	0xC4010084  LDA.L	R0, GPIO_PIN28_bit+0
0x14F8	0x440043CD  BEXTU.L	R0, R0, #BitPos(GPIO_PIN28_bit+0)
L_end__getCS_1:
0x14FC	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__getCS_1
easyft90x_v7_FT900__getSCK_1:
;__ef_ft900_gpio.c, 34 :: 		static uint8_t _getSCK_1 () 			{ return GPIO_PIN27_bit ; }
0x14E8	0xC4010084  LDA.L	R0, GPIO_PIN27_bit+0
0x14EC	0x440043BD  BEXTU.L	R0, R0, #BitPos(GPIO_PIN27_bit+0)
L_end__getSCK_1:
0x14F0	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__getSCK_1
easyft90x_v7_FT900__getMISO_1:
;__ef_ft900_gpio.c, 35 :: 		static uint8_t _getMISO_1() 			{ return GPIO_PIN30_bit ; }
0x1568	0xC4010084  LDA.L	R0, GPIO_PIN30_bit+0
0x156C	0x440043ED  BEXTU.L	R0, R0, #BitPos(GPIO_PIN30_bit+0)
L_end__getMISO_1:
0x1570	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__getMISO_1
easyft90x_v7_FT900__getMOSI_1:
;__ef_ft900_gpio.c, 36 :: 		static uint8_t _getMOSI_1() 			{ return GPIO_PIN29_bit ; }
0x150C	0xC4010084  LDA.L	R0, GPIO_PIN29_bit+0
0x1510	0x440043DD  BEXTU.L	R0, R0, #BitPos(GPIO_PIN29_bit+0)
L_end__getMOSI_1:
0x1514	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__getMOSI_1
easyft90x_v7_FT900__getPWM_1:
;__ef_ft900_gpio.c, 37 :: 		static uint8_t _getPWM_1 () 			{ return GPIO_PIN56_bit ; }
0x1518	0xC4010088  LDA.L	R0, GPIO_PIN56_bit+0
0x151C	0x4400438D  BEXTU.L	R0, R0, #BitPos(GPIO_PIN56_bit+0)
L_end__getPWM_1:
0x1520	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__getPWM_1
easyft90x_v7_FT900__getINT_1:
;__ef_ft900_gpio.c, 38 :: 		static uint8_t _getINT_1 () 			{ return GPIO_PIN3_bit  ; }
0x1524	0xC4010084  LDA.L	R0, GPIO_PIN3_bit+0
0x1528	0x4400423D  BEXTU.L	R0, R0, #BitPos(GPIO_PIN3_bit+0)
L_end__getINT_1:
0x152C	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__getINT_1
easyft90x_v7_FT900__getRX_1:
;__ef_ft900_gpio.c, 39 :: 		static uint8_t _getRX_1  () 			{ return GPIO_PIN53_bit ; }
0x193C	0xC4010088  LDA.L	R0, GPIO_PIN53_bit+0
0x1940	0x4400435D  BEXTU.L	R0, R0, #BitPos(GPIO_PIN53_bit+0)
L_end__getRX_1:
0x1944	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__getRX_1
easyft90x_v7_FT900__getTX_1:
;__ef_ft900_gpio.c, 40 :: 		static uint8_t _getTX_1  () 			{ return GPIO_PIN52_bit ; }
0x19A8	0xC4010088  LDA.L	R0, GPIO_PIN52_bit+0
0x19AC	0x4400434D  BEXTU.L	R0, R0, #BitPos(GPIO_PIN52_bit+0)
L_end__getTX_1:
0x19B0	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__getTX_1
easyft90x_v7_FT900__getSCL_1:
;__ef_ft900_gpio.c, 41 :: 		static uint8_t _getSCL_1 () 			{ return GPIO_PIN44_bit ; }
0x1924	0xC4010088  LDA.L	R0, GPIO_PIN44_bit+0
0x1928	0x440042CD  BEXTU.L	R0, R0, #BitPos(GPIO_PIN44_bit+0)
L_end__getSCL_1:
0x192C	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__getSCL_1
easyft90x_v7_FT900__getSDA_1:
;__ef_ft900_gpio.c, 42 :: 		static uint8_t _getSDA_1 () 			{ return GPIO_PIN45_bit ; }
0x1930	0xC4010088  LDA.L	R0, GPIO_PIN45_bit+0
0x1934	0x440042DD  BEXTU.L	R0, R0, #BitPos(GPIO_PIN45_bit+0)
L_end__getSDA_1:
0x1938	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__getSDA_1
easyft90x_v7_FT900__getAN_2:
;__ef_ft900_gpio.c, 56 :: 		static uint8_t _getAN_2  ()             { return GPIO_PIN54_bit ; }
0x1B3C	0xC4010088  LDA.L	R0, GPIO_PIN54_bit+0
0x1B40	0x4400436D  BEXTU.L	R0, R0, #BitPos(GPIO_PIN54_bit+0)
L_end__getAN_2:
0x1B44	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__getAN_2
easyft90x_v7_FT900__getRST_2:
;__ef_ft900_gpio.c, 57 :: 		static uint8_t _getRST_2 ()             { return GPIO_PIN4_bit  ; }
0x1B48	0xC4010084  LDA.L	R0, GPIO_PIN4_bit+0
0x1B4C	0x4400424D  BEXTU.L	R0, R0, #BitPos(GPIO_PIN4_bit+0)
L_end__getRST_2:
0x1B50	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__getRST_2
easyft90x_v7_FT900__getCS_2:
;__ef_ft900_gpio.c, 58 :: 		static uint8_t _getCS_2  ()             { return GPIO_PIN61_bit ; }
0x19B4	0xC4010088  LDA.L	R0, GPIO_PIN61_bit+0
0x19B8	0x440043DD  BEXTU.L	R0, R0, #BitPos(GPIO_PIN61_bit+0)
L_end__getCS_2:
0x19BC	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__getCS_2
easyft90x_v7_FT900__getSCK_2:
;__ef_ft900_gpio.c, 59 :: 		static uint8_t _getSCK_2 ()             { return GPIO_PIN27_bit ; }
0x1918	0xC4010084  LDA.L	R0, GPIO_PIN27_bit+0
0x191C	0x440043BD  BEXTU.L	R0, R0, #BitPos(GPIO_PIN27_bit+0)
L_end__getSCK_2:
0x1920	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__getSCK_2
easyft90x_v7_FT900__getMISO_2:
;__ef_ft900_gpio.c, 60 :: 		static uint8_t _getMISO_2()             { return GPIO_PIN30_bit ; }
0x18B4	0xC4010084  LDA.L	R0, GPIO_PIN30_bit+0
0x18B8	0x440043ED  BEXTU.L	R0, R0, #BitPos(GPIO_PIN30_bit+0)
L_end__getMISO_2:
0x18BC	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__getMISO_2
easyft90x_v7_FT900__getMOSI_2:
;__ef_ft900_gpio.c, 61 :: 		static uint8_t _getMOSI_2()             { return GPIO_PIN29_bit ; }
0x18A8	0xC4010084  LDA.L	R0, GPIO_PIN29_bit+0
0x18AC	0x440043DD  BEXTU.L	R0, R0, #BitPos(GPIO_PIN29_bit+0)
L_end__getMOSI_2:
0x18B0	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__getMOSI_2
easyft90x_v7_FT900__getPWM_2:
;__ef_ft900_gpio.c, 62 :: 		static uint8_t _getPWM_2 ()             { return GPIO_PIN57_bit ; }
0x16AC	0xC4010088  LDA.L	R0, GPIO_PIN57_bit+0
0x16B0	0x4400439D  BEXTU.L	R0, R0, #BitPos(GPIO_PIN57_bit+0)
L_end__getPWM_2:
0x16B4	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__getPWM_2
easyft90x_v7_FT900__getINT_2:
;__ef_ft900_gpio.c, 63 :: 		static uint8_t _getINT_2 ()             { return GPIO_PIN5_bit  ; }
0x1900	0xC4010084  LDA.L	R0, GPIO_PIN5_bit+0
0x1904	0x4400425D  BEXTU.L	R0, R0, #BitPos(GPIO_PIN5_bit+0)
L_end__getINT_2:
0x1908	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__getINT_2
easyft90x_v7_FT900__getRX_2:
;__ef_ft900_gpio.c, 64 :: 		static uint8_t _getRX_2  ()             { return GPIO_PIN53_bit ; }
0x190C	0xC4010088  LDA.L	R0, GPIO_PIN53_bit+0
0x1910	0x4400435D  BEXTU.L	R0, R0, #BitPos(GPIO_PIN53_bit+0)
L_end__getRX_2:
0x1914	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__getRX_2
easyft90x_v7_FT900__getTX_2:
;__ef_ft900_gpio.c, 65 :: 		static uint8_t _getTX_2  ()             { return GPIO_PIN52_bit ; }
0x18F4	0xC4010088  LDA.L	R0, GPIO_PIN52_bit+0
0x18F8	0x4400434D  BEXTU.L	R0, R0, #BitPos(GPIO_PIN52_bit+0)
L_end__getTX_2:
0x18FC	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__getTX_2
easyft90x_v7_FT900__getSCL_2:
;__ef_ft900_gpio.c, 66 :: 		static uint8_t _getSCL_2 ()             { return GPIO_PIN44_bit ; }
0x18DC	0xC4010088  LDA.L	R0, GPIO_PIN44_bit+0
0x18E0	0x440042CD  BEXTU.L	R0, R0, #BitPos(GPIO_PIN44_bit+0)
L_end__getSCL_2:
0x18E4	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__getSCL_2
easyft90x_v7_FT900__getSDA_2:
;__ef_ft900_gpio.c, 67 :: 		static uint8_t _getSDA_2 ()             { return GPIO_PIN45_bit ; }
0x18E8	0xC4010088  LDA.L	R0, GPIO_PIN45_bit+0
0x18EC	0x440042DD  BEXTU.L	R0, R0, #BitPos(GPIO_PIN45_bit+0)
L_end__getSDA_2:
0x18F0	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__getSDA_2
__lteiot2_driver_hal_uartRead:
;__hal_ft90x.c, 166 :: 		static uint8_t hal_uartRead()
;__hal_ft90x.c, 168 :: 		return ( uint8_t )fp_uartRead();
0x1C68	0xC46005A0  LDA.L	R6, __lteiot2_driver_fp_uartRead+0
0x1C6C	0x08340060  CALLI	R6
;__hal_ft90x.c, 169 :: 		}
L_end_hal_uartRead:
0x1C70	0xA0000000  RETURN	
; end of __lteiot2_driver_hal_uartRead
_lteiot2_putc:
;__lteiot2_driver.c, 578 :: 		void lteiot2_putc( uint8_t rxInput )
; rxInput start address is: 0 (R0)
; rxInput end address is: 0 (R0)
; rxInput start address is: 0 (R0)
;__lteiot2_driver.c, 580 :: 		CORE_BLOCK();
0x1C8C	0x64100000  LDK.L	R1, #0
0x1C90	0xB8100493  STA.B	__lteiot2_driver_f_wdog_timeout+0, R1
0x1C94	0xB8100492  STA.B	__lteiot2_driver_f_response_ready+0, R1
0x1C98	0x64200001  LDK.L	R2, #1
0x1C9C	0xB8200490  STA.B	__lteiot2_driver_f_sequence_active+0, R2
;__lteiot2_driver.c, 581 :: 		TIMER_START();
0x1CA0	0x64100000  LDK.L	R1, #0
0x1CA4	0xBC10059C  STA.L	__lteiot2_driver_c_timer+0, R1
0x1CA8	0xB8200597  STA.B	__lteiot2_driver_f_timer_active+0, R2
;__lteiot2_driver.c, 582 :: 		rxBuff.storage[rxBuff.idx++] = rxInput;
0x1CAC	0xC2200494  LDA.S	R2, __lteiot2_driver_rxBuff+0
0x1CB0	0x64100496  LDK.L	R1, #__lteiot2_driver_rxBuff+2
0x1CB4	0x44108020  ADD.L	R1, R1, R2
0x1CB8	0xB0100000  STI.B	R1, #0, R0
; rxInput end address is: 0 (R0)
0x1CBC	0xC2100494  LDA.S	R1, __lteiot2_driver_rxBuff+0
0x1CC0	0x4410C010  ADD.L	R1, R1, #1
0x1CC4	0xBA100494  STA.S	__lteiot2_driver_rxBuff+0, R1
;__lteiot2_driver.c, 584 :: 		if (_LTEIOT2_BUF_WARNING <= rxBuff.idx)
0x1CC8	0xC2200494  LDA.S	R2, __lteiot2_driver_rxBuff+0
0x1CCC	0x641000C0  LDK.L	R1, __LTEIOT2_BUF_WARNING
0x1CD0	0x5BE10012  CMP.S	R2, R1
0x1CD4	0x00680738  JMPC	R30, C, #1, L_lteiot2_putc50
;__lteiot2_driver.c, 586 :: 		f_buffer_warning = true;
0x1CD8	0x64100001  LDK.L	R1, #1
0x1CDC	0xB8100491  STA.B	__lteiot2_driver_f_buffer_warning+0, R1
;__lteiot2_driver.c, 587 :: 		}
L_lteiot2_putc50:
;__lteiot2_driver.c, 589 :: 		if((_LTEIOT2_BUF_SIZE - 1) == rxBuff.idx)
0x1CE0	0xC2100494  LDA.S	R1, __lteiot2_driver_rxBuff+0
0x1CE4	0x5BE0CFF2  CMP.S	R1, #255
0x1CE8	0x0020073E  JMPC	R30, Z, #0, L_lteiot2_putc51
;__lteiot2_driver.c, 591 :: 		rxBuff.idx--;
0x1CEC	0xC2100494  LDA.S	R1, __lteiot2_driver_rxBuff+0
0x1CF0	0x4410C012  SUB.L	R1, R1, #1
0x1CF4	0xBA100494  STA.S	__lteiot2_driver_rxBuff+0, R1
;__lteiot2_driver.c, 592 :: 		}
L_lteiot2_putc51:
;__lteiot2_driver.c, 593 :: 		}
L_end_lteiot2_putc:
0x1CF8	0xA0000000  RETURN	
; end of _lteiot2_putc
_lteiot2_default_handler:
;Click_LTE_IoT2_FT90x.c, 33 :: 		void lteiot2_default_handler( uint8_t *rsp, uint8_t *evArgs )
; rsp start address is: 0 (R0)
; rsp end address is: 0 (R0)
; rsp start address is: 0 (R0)
;Click_LTE_IoT2_FT90x.c, 35 :: 		mikrobus_logWrite( rsp, _LOG_TEXT );
0x1C80	0x64100001  LDK.L	R1, #1
; rsp end address is: 0 (R0)
0x1C84	0x00340A31  CALL	_mikrobus_logWrite+0
;Click_LTE_IoT2_FT90x.c, 36 :: 		}
L_end_lteiot2_default_handler:
0x1C88	0xA0000000  RETURN	
; end of _lteiot2_default_handler
__lteiot2_driver_createEvent:
;__lteiot2_driver.c, 507 :: 		static void createEvent( char *pInput, T_CORE_event *pEvent )
; pEvent start address is: 4 (R1)
; pInput start address is: 0 (R0)
0x1B54	0x95D00014  LINK	LR, #20
0x1B58	0x45504000  MOVE.L	R21, R0
0x1B5C	0x4520C000  MOVE.L	R18, R1
; pEvent end address is: 4 (R1)
; pInput end address is: 0 (R0)
; pInput start address is: 84 (R21)
; pEvent start address is: 72 (R18)
;__lteiot2_driver.c, 509 :: 		uint8_t hIdx     = 0;
;__lteiot2_driver.c, 510 :: 		uint8_t startIdx = 0;
;__lteiot2_driver.c, 511 :: 		uint8_t startOff = 0;
;__lteiot2_driver.c, 512 :: 		uint8_t endIdx   = 0;
;__lteiot2_driver.c, 513 :: 		uint8_t endOff   = 0;
;__lteiot2_driver.c, 515 :: 		char tmp[_LTEIOT2_CMD_MAXSIZE + 1] = { 0 };
0x1B60	0x45BFC000  ADD.L	R27, SP, #0
0x1B64	0x45ADC110  ADD.L	R26, R27, #17
0x1B68	0x65C03201  LDK.L	R28, #?ICS__lteiot2_driver_createEvent_tmp_L0+0
0x1B6C	0x00340630  CALL	___CC2DB+0
;__lteiot2_driver.c, 518 :: 		startIdx = searchLut(pInput, LUT_START_MARK, LUT_START_MARK_SIZE, SEARCH_IDX);
0x1B70	0x64300000  LDK.L	R3, #0
0x1B74	0x64200007  LDK.L	R2, #7
0x1B78	0x64100240  LDK.L	R1, #__lteiot2_driver_LUT_START_MARK+0
0x1B7C	0x440AC000  MOVE.L	R0, R21
0x1B80	0x00340569  CALL	__lteiot2_driver_searchLut+0
; startIdx start address is: 76 (R19)
0x1B84	0x4530500D  BEXTU.L	R19, R0, #256
;__lteiot2_driver.c, 519 :: 		startOff = searchLut(pInput, LUT_START_MARK, LUT_START_MARK_SIZE, SEARCH_OFFSET);
0x1B88	0x64300001  LDK.L	R3, #1
0x1B8C	0x64200007  LDK.L	R2, #7
0x1B90	0x64100240  LDK.L	R1, #__lteiot2_driver_LUT_START_MARK+0
0x1B94	0x440AC000  MOVE.L	R0, R21
0x1B98	0x00340569  CALL	__lteiot2_driver_searchLut+0
; startOff start address is: 88 (R22)
0x1B9C	0x4560500D  BEXTU.L	R22, R0, #256
;__lteiot2_driver.c, 520 :: 		endIdx = searchLut(pInput, LUT_END_MARK, LUT_END_MARK_SIZE, SEARCH_IDX);
0x1BA0	0x64300000  LDK.L	R3, #0
0x1BA4	0x64200006  LDK.L	R2, #6
0x1BA8	0x64100255  LDK.L	R1, #__lteiot2_driver_LUT_END_MARK+0
0x1BAC	0x440AC000  MOVE.L	R0, R21
0x1BB0	0x00340569  CALL	__lteiot2_driver_searchLut+0
; endIdx start address is: 80 (R20)
0x1BB4	0x4540500D  BEXTU.L	R20, R0, #256
;__lteiot2_driver.c, 521 :: 		endOff = searchLut(pInput, LUT_END_MARK, LUT_END_MARK_SIZE, SEARCH_OFFSET);
0x1BB8	0x64300001  LDK.L	R3, #1
0x1BBC	0x64200006  LDK.L	R2, #6
0x1BC0	0x64100255  LDK.L	R1, #__lteiot2_driver_LUT_END_MARK+0
0x1BC4	0x440AC000  MOVE.L	R0, R21
0x1BC8	0x00340569  CALL	__lteiot2_driver_searchLut+0
; endOff start address is: 4 (R1)
0x1BCC	0x4410500D  BEXTU.L	R1, R0, #256
;__lteiot2_driver.c, 523 :: 		if (0 == endOff)
0x1BD0	0x59E04002  CMP.B	R0, #0
0x1BD4	0x002006F8  JMPC	R30, Z, #0, L___lteiot2_driver_createEvent99
; endOff end address is: 4 (R1)
;__lteiot2_driver.c, 525 :: 		endOff = _LTEIOT2_CMD_MAXSIZE;
; endOff start address is: 0 (R0)
0x1BD8	0x64000010  LDK.L	R0, #16
; endOff end address is: 0 (R0)
;__lteiot2_driver.c, 526 :: 		}
0x1BDC	0x003006F9  JMP	L___lteiot2_driver_createEvent48
L___lteiot2_driver_createEvent99:
;__lteiot2_driver.c, 523 :: 		if (0 == endOff)
0x1BE0	0x4400D00D  BEXTU.L	R0, R1, #256
;__lteiot2_driver.c, 526 :: 		}
L___lteiot2_driver_createEvent48:
;__lteiot2_driver.c, 529 :: 		_strncpy(tmp, pInput + startOff, endOff - startOff);
; endOff start address is: 0 (R0)
0x1BE4	0x44400162  SUB.L	R4, R0, R22
; endOff end address is: 0 (R0)
0x1BE8	0x443A8160  ADD.L	R3, R21, R22
; pInput end address is: 84 (R21)
; startOff end address is: 88 (R22)
0x1BEC	0x442FC000  ADD.L	R2, SP, #0
0x1BF0	0x4411C000  MOVE.L	R1, R3
0x1BF4	0x44014000  MOVE.L	R0, R2
0x1BF8	0x4422400D  BEXTU.L	R2, R4, #0
0x1BFC	0x00340652  CALL	__lteiot2_driver__strncpy+0
;__lteiot2_driver.c, 530 :: 		hIdx                         = locateHandler(tmp);
0x1C00	0x442FC000  ADD.L	R2, SP, #0
0x1C04	0x44014000  MOVE.L	R0, R2
0x1C08	0x003406AE  CALL	__lteiot2_driver_locateHandler+0
; hIdx start address is: 4 (R1)
0x1C0C	0x4410500D  BEXTU.L	R1, R0, #256
;__lteiot2_driver.c, 531 :: 		pEvent->fpHdl                = hdlBuff.storage[hIdx].handler;
0x1C10	0x4420500D  BEXTU.L	R2, R0, #256
0x1C14	0x44314048  ASHL.L	R3, R2, #4
0x1C18	0x64200284  LDK.L	R2, #__lteiot2_driver_hdlBuff+4
0x1C1C	0x44210030  ADD.L	R2, R2, R3
0x1C20	0x442140C0  ADD.L	R2, R2, #12
0x1C24	0xAC210000  LDI.L	R2, R2, #0
0x1C28	0xB5210000  STI.L	R18, #0, R2
;__lteiot2_driver.c, 532 :: 		pEvent->wDogLimit            = hdlBuff.storage[hIdx].timeout;
0x1C2C	0x44494040  ADD.L	R4, R18, #4
0x1C30	0x4420D00D  BEXTU.L	R2, R1, #256
; hIdx end address is: 4 (R1)
0x1C34	0x44314048  ASHL.L	R3, R2, #4
0x1C38	0x64200284  LDK.L	R2, #__lteiot2_driver_hdlBuff+4
0x1C3C	0x44210030  ADD.L	R2, R2, R3
0x1C40	0x44214080  ADD.L	R2, R2, #8
0x1C44	0xAC210000  LDI.L	R2, R2, #0
0x1C48	0xB4410000  STI.L	R4, #0, R2
;__lteiot2_driver.c, 533 :: 		pEvent->evArg[_LTEIOT2_EVARG_START_T]  = startIdx;
0x1C4C	0x44294080  ADD.L	R2, R18, #8
0x1C50	0xB0298000  STI.B	R2, #0, R19
; startIdx end address is: 76 (R19)
;__lteiot2_driver.c, 534 :: 		pEvent->evArg[_LTEIOT2_EVARG_END_T]    = endIdx;
0x1C54	0x44294080  ADD.L	R2, R18, #8
; pEvent end address is: 72 (R18)
0x1C58	0x44214010  ADD.L	R2, R2, #1
0x1C5C	0xB02A0000  STI.B	R2, #0, R20
; endIdx end address is: 80 (R20)
;__lteiot2_driver.c, 535 :: 		}
L_end_createEvent:
0x1C60	0x99D00000  UNLINK	LR
0x1C64	0xA0000000  RETURN	
; end of __lteiot2_driver_createEvent
__lteiot2_driver_searchLut:
;__lteiot2_driver.c, 473 :: 		static uint8_t searchLut( char* pInput, char (*pLut)[ LUTS_WIDTH ], uint8_t lutSize, uint8_t flag )
; flag start address is: 12 (R3)
; lutSize start address is: 8 (R2)
; pLut start address is: 4 (R1)
; pInput start address is: 0 (R0)
0x15A4	0x44504000  MOVE.L	R5, R0
0x15A8	0x4460C000  MOVE.L	R6, R1
0x15AC	0x4471500D  BEXTU.L	R7, R2, #256
0x15B0	0x4481D00D  BEXTU.L	R8, R3, #256
; flag end address is: 12 (R3)
; lutSize end address is: 8 (R2)
; pLut end address is: 4 (R1)
; pInput end address is: 0 (R0)
; pInput start address is: 20 (R5)
; pLut start address is: 24 (R6)
; lutSize start address is: 28 (R7)
; flag start address is: 32 (R8)
;__lteiot2_driver.c, 475 :: 		uint8_t     inLen    = 0;
;__lteiot2_driver.c, 476 :: 		uint8_t     inOff    = 0;
;__lteiot2_driver.c, 477 :: 		uint8_t     lutLen   = 0;
;__lteiot2_driver.c, 478 :: 		uint8_t     lutIdx   = 0;
;__lteiot2_driver.c, 480 :: 		if (_LTEIOT2_CMD_MAXSIZE < (inLen = _strlen(pInput)))
0x15B4	0x4402C000  MOVE.L	R0, R5
0x15B8	0x003404EE  CALL	__lteiot2_driver__strlen+0
; inLen start address is: 4 (R1)
0x15BC	0x4410500D  BEXTU.L	R1, R0, #256
0x15C0	0x4440500D  BEXTU.L	R4, R0, #256
0x15C4	0x59E24102  CMP.B	R4, #16
0x15C8	0x01A00576  JMPC	R30, A, #0, L___lteiot2_driver_searchLut98
; inLen end address is: 4 (R1)
;__lteiot2_driver.c, 482 :: 		inLen = _LTEIOT2_CMD_MAXSIZE;
; inLen start address is: 0 (R0)
0x15CC	0x64000010  LDK.L	R0, #16
; inLen end address is: 0 (R0)
0x15D0	0x4500500D  BEXTU.L	R16, R0, #256
;__lteiot2_driver.c, 483 :: 		}
0x15D4	0x00300577  JMP	L___lteiot2_driver_searchLut37
L___lteiot2_driver_searchLut98:
;__lteiot2_driver.c, 480 :: 		if (_LTEIOT2_CMD_MAXSIZE < (inLen = _strlen(pInput)))
0x15D8	0x4500D00D  BEXTU.L	R16, R1, #256
;__lteiot2_driver.c, 483 :: 		}
L___lteiot2_driver_searchLut37:
;__lteiot2_driver.c, 485 :: 		for (lutIdx = 1; lutIdx < lutSize; lutIdx++)
; inLen start address is: 64 (R16)
; lutIdx start address is: 0 (R0)
0x15DC	0x64000001  LDK.L	R0, #1
; pInput end address is: 20 (R5)
; lutSize end address is: 28 (R7)
; flag end address is: 32 (R8)
; lutIdx end address is: 0 (R0)
; pLut end address is: 24 (R6)
; inLen end address is: 64 (R16)
0x15E0	0x44A2C000  MOVE.L	R10, R5
0x15E4	0x4450500D  BEXTU.L	R5, R0, #256
0x15E8	0x44E3D00D  BEXTU.L	R14, R7, #256
0x15EC	0x44F4500D  BEXTU.L	R15, R8, #256
L___lteiot2_driver_searchLut38:
; lutIdx start address is: 20 (R5)
; inLen start address is: 64 (R16)
; flag start address is: 60 (R15)
; lutSize start address is: 56 (R14)
; pLut start address is: 24 (R6)
; pInput start address is: 40 (R10)
0x15F0	0x59E280E2  CMP.B	R5, R14
0x15F4	0x006005A0  JMPC	R30, C, #0, L___lteiot2_driver_searchLut39
;__lteiot2_driver.c, 487 :: 		lutLen = _strlen(pLut[lutIdx]);
0x15F8	0xF442C038  MUL.L	R4, R5, #3
0x15FC	0x44430040  ADD.L	R4, R6, R4
0x1600	0x44024000  MOVE.L	R0, R4
0x1604	0x003404EE  CALL	__lteiot2_driver__strlen+0
; lutLen start address is: 44 (R11)
0x1608	0x44B0500D  BEXTU.L	R11, R0, #256
;__lteiot2_driver.c, 489 :: 		for (inOff = 0; inOff < inLen; inOff++)
; inOff start address is: 48 (R12)
0x160C	0x64C00000  LDK.L	R12, #0
; pLut end address is: 24 (R6)
; pInput end address is: 40 (R10)
; lutSize end address is: 56 (R14)
; flag end address is: 60 (R15)
; inLen end address is: 64 (R16)
; inOff end address is: 48 (R12)
; lutIdx end address is: 20 (R5)
0x1610	0x4512D00D  BEXTU.L	R17, R5, #256
0x1614	0x44D34000  MOVE.L	R13, R6
L___lteiot2_driver_searchLut41:
; inOff start address is: 48 (R12)
; lutLen start address is: 44 (R11)
; lutLen end address is: 44 (R11)
; pInput start address is: 40 (R10)
; pLut start address is: 52 (R13)
; lutSize start address is: 56 (R14)
; flag start address is: 60 (R15)
; inLen start address is: 64 (R16)
; lutIdx start address is: 68 (R17)
0x1618	0x59E60102  CMP.B	R12, R16
0x161C	0x0060059C  JMPC	R30, C, #0, L___lteiot2_driver_searchLut42
; lutLen end address is: 44 (R11)
;__lteiot2_driver.c, 491 :: 		if (!_strncmp(pLut[lutIdx], pInput + inOff, lutLen))
; lutLen start address is: 44 (R11)
0x1620	0x445500C0  ADD.L	R5, R10, R12
0x1624	0xF448C038  MUL.L	R4, R17, #3
0x1628	0x44468040  ADD.L	R4, R13, R4
0x162C	0x4425D00D  BEXTU.L	R2, R11, #256
0x1630	0x4412C000  MOVE.L	R1, R5
0x1634	0x44024000  MOVE.L	R0, R4
0x1638	0x003404C9  CALL	__lteiot2_driver__strncmp+0
0x163C	0x59E04002  CMP.B	R0, #0
0x1640	0x00200599  JMPC	R30, Z, #0, L___lteiot2_driver_searchLut44
;__lteiot2_driver.c, 493 :: 		if (SEARCH_IDX == flag)
0x1644	0x59E7C002  CMP.B	R15, #0
0x1648	0x00200595  JMPC	R30, Z, #0, L___lteiot2_driver_searchLut45
; lutLen end address is: 44 (R11)
; pInput end address is: 40 (R10)
; pLut end address is: 52 (R13)
; lutSize end address is: 56 (R14)
; flag end address is: 60 (R15)
; inLen end address is: 64 (R16)
; inOff end address is: 48 (R12)
;__lteiot2_driver.c, 495 :: 		return lutIdx;
0x164C	0x4408D00D  BEXTU.L	R0, R17, #256
; lutIdx end address is: 68 (R17)
0x1650	0x003005A1  JMP	L_end_searchLut
;__lteiot2_driver.c, 496 :: 		}
L___lteiot2_driver_searchLut45:
;__lteiot2_driver.c, 497 :: 		else if (SEARCH_OFFSET == flag)
; inOff start address is: 48 (R12)
; lutIdx start address is: 68 (R17)
; inLen start address is: 64 (R16)
; flag start address is: 60 (R15)
; lutSize start address is: 56 (R14)
; pLut start address is: 52 (R13)
; pInput start address is: 40 (R10)
; lutLen start address is: 44 (R11)
0x1654	0x59E7C012  CMP.B	R15, #1
0x1658	0x00200599  JMPC	R30, Z, #0, L___lteiot2_driver_searchLut47
; lutLen end address is: 44 (R11)
; pInput end address is: 40 (R10)
; pLut end address is: 52 (R13)
; lutSize end address is: 56 (R14)
; flag end address is: 60 (R15)
; inLen end address is: 64 (R16)
; lutIdx end address is: 68 (R17)
;__lteiot2_driver.c, 499 :: 		return inOff;
0x165C	0x4406500D  BEXTU.L	R0, R12, #256
; inOff end address is: 48 (R12)
0x1660	0x003005A1  JMP	L_end_searchLut
;__lteiot2_driver.c, 500 :: 		}
L___lteiot2_driver_searchLut47:
;__lteiot2_driver.c, 501 :: 		}
; inOff start address is: 48 (R12)
; lutIdx start address is: 68 (R17)
; inLen start address is: 64 (R16)
; flag start address is: 60 (R15)
; lutSize start address is: 56 (R14)
; pLut start address is: 52 (R13)
; pInput start address is: 40 (R10)
; lutLen start address is: 44 (R11)
L___lteiot2_driver_searchLut44:
;__lteiot2_driver.c, 489 :: 		for (inOff = 0; inOff < inLen; inOff++)
0x1664	0x44C64010  ADD.L	R12, R12, #1
0x1668	0x44C6500D  BEXTU.L	R12, R12, #256
;__lteiot2_driver.c, 502 :: 		}
; lutLen end address is: 44 (R11)
; inOff end address is: 48 (R12)
0x166C	0x00300586  JMP	L___lteiot2_driver_searchLut41
L___lteiot2_driver_searchLut42:
;__lteiot2_driver.c, 485 :: 		for (lutIdx = 1; lutIdx < lutSize; lutIdx++)
0x1670	0x4448C010  ADD.L	R4, R17, #1
; lutIdx end address is: 68 (R17)
; lutIdx start address is: 20 (R5)
0x1674	0x4452500D  BEXTU.L	R5, R4, #256
;__lteiot2_driver.c, 503 :: 		}
; pInput end address is: 40 (R10)
; pLut end address is: 52 (R13)
; lutSize end address is: 56 (R14)
; flag end address is: 60 (R15)
; inLen end address is: 64 (R16)
; lutIdx end address is: 20 (R5)
0x1678	0x4466C000  MOVE.L	R6, R13
0x167C	0x0030057C  JMP	L___lteiot2_driver_searchLut38
L___lteiot2_driver_searchLut39:
;__lteiot2_driver.c, 504 :: 		return 0;
0x1680	0x64000000  LDK.L	R0, #0
;__lteiot2_driver.c, 505 :: 		}
L_end_searchLut:
0x1684	0xA0000000  RETURN	
; end of __lteiot2_driver_searchLut
__lteiot2_driver__strlen:
;__lteiot2_driver.c, 348 :: 		static uint16_t _strlen(uint8_t *s)
; s start address is: 0 (R0)
0x13B8	0x44104000  MOVE.L	R1, R0
; s end address is: 0 (R0)
; s start address is: 4 (R1)
;__lteiot2_driver.c, 350 :: 		uint16_t i = 0;
; i start address is: 12 (R3)
0x13BC	0x64300000  LDK.L	R3, #0
;__lteiot2_driver.c, 351 :: 		uint16_t c = 0;
; c start address is: 0 (R0)
0x13C0	0x64000000  LDK.L	R0, #0
; s end address is: 4 (R1)
; c end address is: 0 (R0)
; i end address is: 12 (R3)
0x13C4	0x4420400D  BEXTU.L	R2, R0, #0
0x13C8	0x4400C000  MOVE.L	R0, R1
;__lteiot2_driver.c, 353 :: 		while (0 != s[i])
L___lteiot2_driver__strlen21:
; c start address is: 8 (R2)
; i start address is: 12 (R3)
; s start address is: 0 (R0)
0x13CC	0x44100030  ADD.L	R1, R0, R3
0x13D0	0xA8108000  LDI.B	R1, R1, #0
0x13D4	0x59E0C002  CMP.B	R1, #0
0x13D8	0x002804FC  JMPC	R30, Z, #1, L___lteiot2_driver__strlen22
;__lteiot2_driver.c, 355 :: 		i++;
0x13DC	0x4431C010  ADD.L	R3, R3, #1
0x13E0	0x4431C00D  BEXTU.L	R3, R3, #0
;__lteiot2_driver.c, 356 :: 		c++;
0x13E4	0x44214010  ADD.L	R2, R2, #1
0x13E8	0x4421400D  BEXTU.L	R2, R2, #0
;__lteiot2_driver.c, 357 :: 		}
; s end address is: 0 (R0)
; i end address is: 12 (R3)
0x13EC	0x003004F3  JMP	L___lteiot2_driver__strlen21
L___lteiot2_driver__strlen22:
;__lteiot2_driver.c, 359 :: 		return c;
0x13F0	0x4401400D  BEXTU.L	R0, R2, #0
; c end address is: 8 (R2)
;__lteiot2_driver.c, 360 :: 		}
L_end__strlen:
0x13F4	0xA0000000  RETURN	
; end of __lteiot2_driver__strlen
__lteiot2_driver__strncmp:
;__lteiot2_driver.c, 280 :: 		static int8_t _strncmp(uint8_t *cs, uint8_t *ct, uint16_t count)
; count start address is: 8 (R2)
; ct start address is: 4 (R1)
; cs start address is: 0 (R0)
0x1324	0x4431400D  BEXTU.L	R3, R2, #0
0x1328	0x4420C000  MOVE.L	R2, R1
0x132C	0x44104000  MOVE.L	R1, R0
; count end address is: 8 (R2)
; ct end address is: 4 (R1)
; cs end address is: 0 (R0)
; cs start address is: 4 (R1)
; ct start address is: 8 (R2)
; count start address is: 12 (R3)
;__lteiot2_driver.c, 284 :: 		uint16_t i = 0;
; i start address is: 16 (R4)
0x1330	0x64400000  LDK.L	R4, #0
;__lteiot2_driver.c, 285 :: 		uint16_t j = 0;
; j start address is: 0 (R0)
0x1334	0x64000000  LDK.L	R0, #0
; ct end address is: 8 (R2)
; count end address is: 12 (R3)
; j end address is: 0 (R0)
; i end address is: 16 (R4)
0x1338	0x4480400D  BEXTU.L	R8, R0, #0
0x133C	0x44014000  MOVE.L	R0, R2
0x1340	0x4421C00D  BEXTU.L	R2, R3, #0
;__lteiot2_driver.c, 287 :: 		while (0 != count)
L___lteiot2_driver__strncmp6:
; j start address is: 32 (R8)
; ct start address is: 0 (R0)
; i start address is: 16 (R4)
; count start address is: 8 (R2)
; ct start address is: 0 (R0)
; ct end address is: 0 (R0)
; cs start address is: 4 (R1)
; cs end address is: 4 (R1)
0x1344	0x5BE14002  CMP.S	R2, #0
0x1348	0x002804EC  JMPC	R30, Z, #1, L___lteiot2_driver__strncmp7
; ct end address is: 0 (R0)
; cs end address is: 4 (R1)
;__lteiot2_driver.c, 289 :: 		c1 = cs[i++];
; cs start address is: 4 (R1)
; ct start address is: 0 (R0)
0x134C	0x44308040  ADD.L	R3, R1, R4
0x1350	0xA8518000  LDI.B	R5, R3, #0
; c1 start address is: 24 (R6)
0x1354	0x4462D00D  BEXTU.L	R6, R5, #256
0x1358	0x44324010  ADD.L	R3, R4, #1
; i end address is: 16 (R4)
; i start address is: 28 (R7)
0x135C	0x4471C00D  BEXTU.L	R7, R3, #0
;__lteiot2_driver.c, 290 :: 		c2 = ct[j++];
0x1360	0x44300080  ADD.L	R3, R0, R8
0x1364	0xA8418000  LDI.B	R4, R3, #0
; c2 start address is: 36 (R9)
0x1368	0x4492500D  BEXTU.L	R9, R4, #256
0x136C	0x44844010  ADD.L	R8, R8, #1
0x1370	0x4484400D  BEXTU.L	R8, R8, #0
;__lteiot2_driver.c, 292 :: 		if (c1 != c2)
0x1374	0x59E28042  CMP.B	R5, R4
0x1378	0x002804E5  JMPC	R30, Z, #1, L___lteiot2_driver__strncmp8
; ct end address is: 0 (R0)
; cs end address is: 4 (R1)
; i end address is: 28 (R7)
; j end address is: 32 (R8)
; count end address is: 8 (R2)
;__lteiot2_driver.c, 294 :: 		return c1 < c2 ? -1 : 1;
0x137C	0x59E30092  CMP.B	R6, R9
0x1380	0x006004E3  JMPC	R30, C, #0, L___lteiot2_driver__strncmp9
; c1 end address is: 24 (R6)
; c2 end address is: 36 (R9)
; ?FLOC____lteiot2_driver__strncmp?T54 start address is: 0 (R0)
0x1384	0x640FFFFF  LDK.L	R0, #-1
; ?FLOC____lteiot2_driver__strncmp?T54 end address is: 0 (R0)
0x1388	0x003004E4  JMP	L___lteiot2_driver__strncmp10
L___lteiot2_driver__strncmp9:
; ?FLOC____lteiot2_driver__strncmp?T54 start address is: 0 (R0)
0x138C	0x64000001  LDK.L	R0, #1
; ?FLOC____lteiot2_driver__strncmp?T54 end address is: 0 (R0)
L___lteiot2_driver__strncmp10:
; ?FLOC____lteiot2_driver__strncmp?T54 start address is: 0 (R0)
; ?FLOC____lteiot2_driver__strncmp?T54 end address is: 0 (R0)
0x1390	0x003004ED  JMP	L_end__strncmp
;__lteiot2_driver.c, 295 :: 		}
L___lteiot2_driver__strncmp8:
;__lteiot2_driver.c, 296 :: 		if (0 == c1)
; count start address is: 8 (R2)
; j start address is: 32 (R8)
; i start address is: 28 (R7)
; c1 start address is: 24 (R6)
; cs start address is: 4 (R1)
; ct start address is: 0 (R0)
0x1394	0x59E34002  CMP.B	R6, #0
0x1398	0x002004E8  JMPC	R30, Z, #0, L___lteiot2_driver__strncmp11
; ct end address is: 0 (R0)
; cs end address is: 4 (R1)
; c1 end address is: 24 (R6)
; i end address is: 28 (R7)
; j end address is: 32 (R8)
; count end address is: 8 (R2)
;__lteiot2_driver.c, 298 :: 		break;
0x139C	0x003004EC  JMP	L___lteiot2_driver__strncmp7
;__lteiot2_driver.c, 299 :: 		}
L___lteiot2_driver__strncmp11:
;__lteiot2_driver.c, 300 :: 		count--;
; count start address is: 8 (R2)
; j start address is: 32 (R8)
; i start address is: 28 (R7)
; cs start address is: 4 (R1)
; ct start address is: 0 (R0)
0x13A0	0x44214012  SUB.L	R2, R2, #1
0x13A4	0x4421400D  BEXTU.L	R2, R2, #0
;__lteiot2_driver.c, 301 :: 		}
; ct end address is: 0 (R0)
; cs end address is: 4 (R1)
; i end address is: 28 (R7)
; j end address is: 32 (R8)
; count end address is: 8 (R2)
0x13A8	0x4443C00D  BEXTU.L	R4, R7, #0
0x13AC	0x003004D1  JMP	L___lteiot2_driver__strncmp6
L___lteiot2_driver__strncmp7:
;__lteiot2_driver.c, 302 :: 		return 0;
0x13B0	0x64000000  LDK.L	R0, #0
;__lteiot2_driver.c, 303 :: 		}
L_end__strncmp:
0x13B4	0xA0000000  RETURN	
; end of __lteiot2_driver__strncmp
__lteiot2_driver__strncpy:
;__lteiot2_driver.c, 305 :: 		static void _strncpy(uint8_t *dest, uint8_t *src, uint16_t count)
; count start address is: 8 (R2)
; src start address is: 4 (R1)
; dest start address is: 0 (R0)
0x1948	0x95D00004  LINK	LR, #4
; count end address is: 8 (R2)
; src end address is: 4 (R1)
; dest end address is: 0 (R0)
; dest start address is: 0 (R0)
; src start address is: 4 (R1)
; count start address is: 8 (R2)
;__lteiot2_driver.c, 307 :: 		char *tmp  = dest;
; tmp start address is: 16 (R4)
0x194C	0x44404000  MOVE.L	R4, R0
; dest end address is: 0 (R0)
;__lteiot2_driver.c, 309 :: 		uint16_t i = 0;
; i start address is: 0 (R0)
0x1950	0x64000000  LDK.L	R0, #0
; src end address is: 4 (R1)
; count end address is: 8 (R2)
; i end address is: 0 (R0)
; tmp end address is: 16 (R4)
0x1954	0xB3F10000  STI.S	SP, #0, R2
0x1958	0x4420400D  BEXTU.L	R2, R0, #0
0x195C	0x4400C000  MOVE.L	R0, R1
0x1960	0xAA1F8000  LDI.S	R1, SP, #0
;__lteiot2_driver.c, 311 :: 		while (0 != count)
L___lteiot2_driver__strncpy12:
; i start address is: 8 (R2)
; src start address is: 0 (R0)
; tmp start address is: 16 (R4)
; count start address is: 4 (R1)
; src start address is: 0 (R0)
; src end address is: 0 (R0)
0x1964	0x5BE0C002  CMP.S	R1, #0
0x1968	0x00280668  JMPC	R30, Z, #1, L___lteiot2_driver__strncpy13
; src end address is: 0 (R0)
;__lteiot2_driver.c, 313 :: 		if (0 != (*tmp = src[i]))
; src start address is: 0 (R0)
0x196C	0x44300020  ADD.L	R3, R0, R2
0x1970	0xA8318000  LDI.B	R3, R3, #0
0x1974	0xB0418000  STI.B	R4, #0, R3
0x1978	0xA8320000  LDI.B	R3, R4, #0
0x197C	0x59E1C002  CMP.B	R3, #0
0x1980	0x00280664  JMPC	R30, Z, #1, L___lteiot2_driver__strncpy97
;__lteiot2_driver.c, 315 :: 		i++;
0x1984	0x44214010  ADD.L	R2, R2, #1
0x1988	0x4421400D  BEXTU.L	R2, R2, #0
; i end address is: 8 (R2)
;__lteiot2_driver.c, 316 :: 		}
0x198C	0x00300664  JMP	L___lteiot2_driver__strncpy14
L___lteiot2_driver__strncpy97:
;__lteiot2_driver.c, 313 :: 		if (0 != (*tmp = src[i]))
;__lteiot2_driver.c, 316 :: 		}
L___lteiot2_driver__strncpy14:
;__lteiot2_driver.c, 317 :: 		tmp++;
; i start address is: 8 (R2)
0x1990	0x44424010  ADD.L	R4, R4, #1
;__lteiot2_driver.c, 318 :: 		count--;
0x1994	0x4410C012  SUB.L	R1, R1, #1
0x1998	0x4410C00D  BEXTU.L	R1, R1, #0
;__lteiot2_driver.c, 319 :: 		}
; src end address is: 0 (R0)
; i end address is: 8 (R2)
; tmp end address is: 16 (R4)
; count end address is: 4 (R1)
0x199C	0x00300659  JMP	L___lteiot2_driver__strncpy12
L___lteiot2_driver__strncpy13:
;__lteiot2_driver.c, 320 :: 		}
L_end__strncpy:
0x19A0	0x99D00000  UNLINK	LR
0x19A4	0xA0000000  RETURN	
; end of __lteiot2_driver__strncpy
__lteiot2_driver_locateHandler:
;__lteiot2_driver.c, 446 :: 		static uint16_t locateHandler( char* pCmd )
; pCmd start address is: 0 (R0)
0x1AB8	0x44404000  MOVE.L	R4, R0
; pCmd end address is: 0 (R0)
; pCmd start address is: 16 (R4)
;__lteiot2_driver.c, 453 :: 		len = _strlen(pCmd);
0x1ABC	0x44024000  MOVE.L	R0, R4
0x1AC0	0x003404EE  CALL	__lteiot2_driver__strlen+0
; len start address is: 24 (R6)
0x1AC4	0x4460500D  BEXTU.L	R6, R0, #256
;__lteiot2_driver.c, 454 :: 		hash = generateHash(pCmd);
0x1AC8	0x44024000  MOVE.L	R0, R4
; pCmd end address is: 16 (R4)
0x1ACC	0x00340A14  CALL	__lteiot2_driver_generateHash+0
; hash start address is: 0 (R0)
;__lteiot2_driver.c, 456 :: 		for (idx = 1; idx < hdlBuff.idx; idx++)
; idx start address is: 16 (R4)
0x1AD0	0x64400001  LDK.L	R4, #1
; len end address is: 24 (R6)
; idx end address is: 16 (R4)
0x1AD4	0x4433500D  BEXTU.L	R3, R6, #256
L___lteiot2_driver_locateHandler32:
; idx start address is: 16 (R4)
; len start address is: 12 (R3)
; hash start address is: 0 (R0)
; hash end address is: 0 (R0)
; len start address is: 12 (R3)
; len end address is: 12 (R3)
0x1AD8	0xC2100280  LDA.S	R1, __lteiot2_driver_hdlBuff+0
0x1ADC	0x5BE20012  CMP.S	R4, R1
0x1AE0	0x006006CD  JMPC	R30, C, #0, L___lteiot2_driver_locateHandler33
; hash end address is: 0 (R0)
; len end address is: 12 (R3)
;__lteiot2_driver.c, 458 :: 		if (hdlBuff.storage[idx].len == len)
; len start address is: 12 (R3)
; hash start address is: 0 (R0)
0x1AE4	0x4412400D  BEXTU.L	R1, R4, #0
0x1AE8	0x4420C048  ASHL.L	R2, R1, #4
0x1AEC	0x64100284  LDK.L	R1, #__lteiot2_driver_hdlBuff+4
0x1AF0	0x44108020  ADD.L	R1, R1, R2
0x1AF4	0xAA108000  LDI.S	R1, R1, #0
0x1AF8	0x5BE08032  CMP.S	R1, R3
0x1AFC	0x002006CA  JMPC	R30, Z, #0, L___lteiot2_driver_locateHandler35
;__lteiot2_driver.c, 460 :: 		if (hdlBuff.storage[idx].hash == hash)
0x1B00	0x4412400D  BEXTU.L	R1, R4, #0
0x1B04	0x4420C048  ASHL.L	R2, R1, #4
0x1B08	0x64100284  LDK.L	R1, #__lteiot2_driver_hdlBuff+4
0x1B0C	0x44108020  ADD.L	R1, R1, R2
0x1B10	0x4410C040  ADD.L	R1, R1, #4
0x1B14	0xAC108000  LDI.L	R1, R1, #0
0x1B18	0x5DE08002  CMP.L	R1, R0
0x1B1C	0x002006CA  JMPC	R30, Z, #0, L___lteiot2_driver_locateHandler36
; hash end address is: 0 (R0)
; len end address is: 12 (R3)
;__lteiot2_driver.c, 462 :: 		return idx;
0x1B20	0x4402400D  BEXTU.L	R0, R4, #0
; idx end address is: 16 (R4)
0x1B24	0x003006CE  JMP	L_end_locateHandler
;__lteiot2_driver.c, 463 :: 		}
L___lteiot2_driver_locateHandler36:
;__lteiot2_driver.c, 464 :: 		}
; idx start address is: 16 (R4)
; len start address is: 12 (R3)
; hash start address is: 0 (R0)
L___lteiot2_driver_locateHandler35:
;__lteiot2_driver.c, 456 :: 		for (idx = 1; idx < hdlBuff.idx; idx++)
0x1B28	0x44424010  ADD.L	R4, R4, #1
0x1B2C	0x4442400D  BEXTU.L	R4, R4, #0
;__lteiot2_driver.c, 465 :: 		}
; hash end address is: 0 (R0)
; len end address is: 12 (R3)
; idx end address is: 16 (R4)
0x1B30	0x003006B6  JMP	L___lteiot2_driver_locateHandler32
L___lteiot2_driver_locateHandler33:
;__lteiot2_driver.c, 467 :: 		return 0;
0x1B34	0x64000000  LDK.L	R0, #0
;__lteiot2_driver.c, 468 :: 		}
L_end_locateHandler:
0x1B38	0xA0000000  RETURN	
; end of __lteiot2_driver_locateHandler
___CC2DB:
;__Lib_System.c, 4 :: 		
;__Lib_System.c, 6 :: 		
L_loopCC2DB:
;__Lib_System.c, 7 :: 		
0x18C0	0xC99E0000  LPMI.B	R25, R28, #0
;__Lib_System.c, 8 :: 		
0x18C4	0xB1BC8000  STI.B	R27, #0, R25
;__Lib_System.c, 9 :: 		
0x18C8	0x45CE4010  ADD.L	R28, R28, #1
;__Lib_System.c, 10 :: 		
0x18CC	0x45BDC010  ADD.L	R27, R27, #1
;__Lib_System.c, 11 :: 		
0x18D0	0x5DED81A2  CMP.L	R27, R26
;__Lib_System.c, 12 :: 		
0x18D4	0x00200630  JMPC	R30, Z, #0, L_loopCC2DB
;__Lib_System.c, 14 :: 		
L_end___CC2DB:
0x18D8	0xA0000000  RETURN	
; end of ___CC2DB
__lteiot2_driver_transmitCommand:
;__lteiot2_driver.c, 415 :: 		static void transmitCommand( uint8_t *pInput, uint8_t delimiter )
0x226C	0x95D0000C  LINK	LR, #12
0x2270	0xB5F00004  STI.L	SP, #4, R0
0x2274	0xB1F08008  STI.B	SP, #8, R1
;__lteiot2_driver.c, 417 :: 		while (0 != *pInput)
L___lteiot2_driver_transmitCommand23:
0x2278	0xAC2F8004  LDI.L	R2, SP, #4
0x227C	0xA8210000  LDI.B	R2, R2, #0
0x2280	0x59E14002  CMP.B	R2, #0
0x2284	0x002808BA  JMPC	R30, Z, #1, L___lteiot2_driver_transmitCommand24
;__lteiot2_driver.c, 419 :: 		if (0!= f_hfc_active)
0x2288	0xC0200267  LDA.B	R2, __lteiot2_driver_f_hfc_active+0
0x228C	0x59E14002  CMP.B	R2, #0
0x2290	0x002808B2  JMPC	R30, Z, #1, L___lteiot2_driver_transmitCommand25
;__lteiot2_driver.c, 421 :: 		while (MODULE_BUSY())
L___lteiot2_driver_transmitCommand26:
0x2294	0x00340789  CALL	__lteiot2_driver_DCE_getState+0
0x2298	0x59E04002  CMP.B	R0, #0
0x229C	0x002808AB  JMPC	R30, Z, #1, L___lteiot2_driver_transmitCommand28
0x22A0	0x64200000  LDK.L	R2, #0
0x22A4	0xB1F10000  STI.B	SP, #0, R2
0x22A8	0x003008AD  JMP	L___lteiot2_driver_transmitCommand29
L___lteiot2_driver_transmitCommand28:
0x22AC	0x64200001  LDK.L	R2, #1
0x22B0	0xB1F10000  STI.B	SP, #0, R2
L___lteiot2_driver_transmitCommand29:
0x22B4	0xA82F8000  LDI.B	R2, SP, #0
0x22B8	0x59E14002  CMP.B	R2, #0
0x22BC	0x002808B2  JMPC	R30, Z, #1, L___lteiot2_driver_transmitCommand27
;__lteiot2_driver.c, 423 :: 		asm nop;
0x22C0	0x44004000  NOP	
;__lteiot2_driver.c, 424 :: 		}
0x22C4	0x003008A5  JMP	L___lteiot2_driver_transmitCommand26
L___lteiot2_driver_transmitCommand27:
;__lteiot2_driver.c, 425 :: 		}
L___lteiot2_driver_transmitCommand25:
;__lteiot2_driver.c, 426 :: 		hal_uartWrite(*pInput++);
0x22C8	0xAC2F8004  LDI.L	R2, SP, #4
0x22CC	0xA8210000  LDI.B	R2, R2, #0
0x22D0	0x4401500D  BEXTU.L	R0, R2, #256
0x22D4	0x00340786  CALL	__lteiot2_driver_hal_uartWrite+0
0x22D8	0xAC2F8004  LDI.L	R2, SP, #4
0x22DC	0x44214010  ADD.L	R2, R2, #1
0x22E0	0xB5F10004  STI.L	SP, #4, R2
;__lteiot2_driver.c, 427 :: 		}
0x22E4	0x0030089E  JMP	L___lteiot2_driver_transmitCommand23
L___lteiot2_driver_transmitCommand24:
;__lteiot2_driver.c, 428 :: 		hal_uartWrite(delimiter);
0x22E8	0xA80F8008  LDI.B	R0, SP, #8
0x22EC	0x00340786  CALL	__lteiot2_driver_hal_uartWrite+0
;__lteiot2_driver.c, 429 :: 		hal_uartWrite('\n');
0x22F0	0x6400000A  LDK.L	R0, #10
0x22F4	0x00340786  CALL	__lteiot2_driver_hal_uartWrite+0
;__lteiot2_driver.c, 430 :: 		}
L_end_transmitCommand:
0x22F8	0x99D00000  UNLINK	LR
0x22FC	0xA0000000  RETURN	
; end of __lteiot2_driver_transmitCommand
__lteiot2_driver_DCE_getState:
;__lteiot2_driver.c, 166 :: 		static bool DCE_getState()
;__lteiot2_driver.c, 169 :: 		if (0 != hal_gpio_intGet())
0x1E24	0xC4600488  LDA.L	R6, __lteiot2_driver_hal_gpio_intGet+0
0x1E28	0x08340060  CALLI	R6
0x1E2C	0x59E04002  CMP.B	R0, #0
0x1E30	0x0028078F  JMPC	R30, Z, #1, L___lteiot2_driver_DCE_getState2
;__lteiot2_driver.c, 171 :: 		return false;
0x1E34	0x64000000  LDK.L	R0, #0
0x1E38	0x00300790  JMP	L_end_DCE_getState
;__lteiot2_driver.c, 172 :: 		}
L___lteiot2_driver_DCE_getState2:
;__lteiot2_driver.c, 175 :: 		return true;
0x1E3C	0x64000001  LDK.L	R0, #1
;__lteiot2_driver.c, 178 :: 		}
L_end_DCE_getState:
0x1E40	0xA0000000  RETURN	
; end of __lteiot2_driver_DCE_getState
__lteiot2_driver_hal_uartWrite:
;__hal_ft90x.c, 161 :: 		static void hal_uartWrite(uint8_t input)
; input start address is: 0 (R0)
; input end address is: 0 (R0)
; input start address is: 0 (R0)
;__hal_ft90x.c, 163 :: 		fp_uartWrite(input);
; input end address is: 0 (R0)
0x1E18	0xC4600484  LDA.L	R6, __lteiot2_driver_fp_uartWrite+0
0x1E1C	0x08340060  CALLI	R6
;__hal_ft90x.c, 164 :: 		}
L_end_hal_uartWrite:
0x1E20	0xA0000000  RETURN	
; end of __lteiot2_driver_hal_uartWrite
_applicationTask:
;Click_LTE_IoT2_FT90x.c, 112 :: 		void applicationTask()
;Click_LTE_IoT2_FT90x.c, 114 :: 		lteiot2_process();
0x2C70	0x0034097D  CALL	_lteiot2_process+0
;Click_LTE_IoT2_FT90x.c, 116 :: 		lteiot2_cmdSingle( "AT+QISENDEX=0,\"48656C6C6F\"" );
0x2C74	0x64000156  LDK.L	R0, #?lstr18_Click_LTE_IoT2_FT90x+0
0x2C78	0x00340AC5  CALL	_lteiot2_cmdSingle+0
;Click_LTE_IoT2_FT90x.c, 117 :: 		Delay_ms(5000);
0x2C7C	0x6DC00B25  LPM.L	R28, $+24
0x2C80	0x44004000  NOP	
L_applicationTask1:
0x2C84	0x45CE4012  SUB.L	R28, R28, #1
0x2C88	0x5DEE4002  CMP.L	R28, #0
0x2C8C	0x00200B21  JMPC	R30, Z, #0, L_applicationTask1
0x2C90	0x00300B26  JMP	$+8
0x2C94	0x09EF21A9  	#166666665
;Click_LTE_IoT2_FT90x.c, 118 :: 		}
L_end_applicationTask:
0x2C98	0xA0000000  RETURN	
; end of _applicationTask
__Lib_System_InitialSetUpCLKPMC:
;__Lib_System.c, 43 :: 		
;__Lib_System.c, 48 :: 		
0x2F28	0x6C000BCD  LPM.L	R0, $+12
0x2F2C	0xBC00026C  STA.L	___System_CLOCK_IN_KHZ+0, R0
;__Lib_System.c, 52 :: 		
L_end_InitialSetUpCLKPMC:
0x2F30	0xA0000000  RETURN	
0x2F34	0x000186A0  	#100000
; end of __Lib_System_InitialSetUpCLKPMC
___GenExcept:
;__Lib_System.c, 79 :: 		
;__Lib_System.c, 80 :: 		
L___GenExcept4:
0x2EFC	0x00300BBF  JMP	L___GenExcept4
;__Lib_System.c, 81 :: 		
L_end___GenExcept:
0x2F00	0xA0000000  RETURN	
; end of ___GenExcept
0x3224	0x65B00004  LDK.L	R27, #4
0x3228	0x65A00267  LDK.L	R26, #615
0x322C	0x65C02F38  LDK.L	R28, #12088
0x3230	0x00340630  CALL	___CC2DB
0x3234	0xA0000000  RETURN	
0x3238	0x64000004  LDK.L	R0, #4
0x323C	0x64100000  LDK.L	R1, #0
0x3240	0x642006B4  LDK.L	R2, #1716
0x3244	0xF0008027  MEMSET.B	R0, R1, R2
0x3248	0xA0000000  RETURN	
_Timer_interrupt:
;click_lte_iot2_timer.h, 32 :: 		void Timer_interrupt() iv IVT_TIMERS_IRQ
;click_lte_iot2_timer.h, 34 :: 		if (TIMER_INT_A_bit)
0x2EB0	0x84000000  PUSH.L	R0
0x2EB4	0x84008000  PUSH.L	R1
0x2EB8	0x84010000  PUSH.L	R2
0x2EBC	0x840F0000  PUSH.L	R30
0x2EC0	0xC0010345  LDA.B	R0, TIMER_INT_A_bit+0
0x2EC4	0x4400420D  BEXTU.L	R0, R0, #BitPos(TIMER_INT_A_bit+0)
0x2EC8	0x5DE04002  CMP.L	R0, #0
0x2ECC	0x00280BB9  JMPC	R30, Z, #1, L_Timer_interrupt0
;click_lte_iot2_timer.h, 36 :: 		TIMER_INT = (TIMER_INT & 0xAA) | (1 << 0);
0x2ED0	0xC0010345  LDA.B	R0, TIMER_INT+0
0x2ED4	0x44004AA4  AND.L	R0, R0, #170
0x2ED8	0x4400500D  BEXTU.L	R0, R0, #256
0x2EDC	0x44004015  OR.L	R0, R0, #1
0x2EE0	0xB8010345  STA.B	TIMER_INT+0, R0
;click_lte_iot2_timer.h, 37 :: 		}
L_Timer_interrupt0:
;click_lte_iot2_timer.h, 38 :: 		lteiot2_tick();
0x2EE4	0x00340B27  CALL	_lteiot2_tick+0
;click_lte_iot2_timer.h, 39 :: 		}
L_end_Timer_interrupt:
0x2EE8	0x8DE00000  POP.L	R30
0x2EEC	0x8C200000  POP.L	R2
0x2EF0	0x8C100000  POP.L	R1
0x2EF4	0x8C000000  POP.L	R0
0x2EF8	0xA4000000  RETI	
; end of _Timer_interrupt
_lteiot2_tick:
;__lteiot2_driver.c, 595 :: 		void lteiot2_tick()
;__lteiot2_driver.c, 597 :: 		if (f_watchdog_active)
0x2C9C	0xC0000596  LDA.B	R0, __lteiot2_driver_f_watchdog_active+0
0x2CA0	0x59E04002  CMP.B	R0, #0
0x2CA4	0x00280B3B  JMPC	R30, Z, #1, L_lteiot2_tick52
;__lteiot2_driver.c, 599 :: 		if (c_watchdog_timer++ > currentEv.wDogLimit)
0x2CA8	0xC4100598  LDA.L	R1, __lteiot2_driver_c_watchdog_timer+0
0x2CAC	0xC4000598  LDA.L	R0, __lteiot2_driver_c_watchdog_timer+0
0x2CB0	0x44004010  ADD.L	R0, R0, #1
0x2CB4	0xBC000598  STA.L	__lteiot2_driver_c_watchdog_timer+0, R0
0x2CB8	0xC40005B0  LDA.L	R0, __lteiot2_driver_currentEv+4
0x2CBC	0x5DE08002  CMP.L	R1, R0
0x2CC0	0x01A00B3B  JMPC	R30, A, #0, L_lteiot2_tick53
;__lteiot2_driver.c, 601 :: 		f_watchdog_active = false;
0x2CC4	0x64200000  LDK.L	R2, #0
0x2CC8	0xB8200596  STA.B	__lteiot2_driver_f_watchdog_active+0, R2
;__lteiot2_driver.c, 602 :: 		c_watchdog_timer = 0;
0x2CCC	0x64000000  LDK.L	R0, #0
0x2CD0	0xBC000598  STA.L	__lteiot2_driver_c_watchdog_timer+0, R0
;__lteiot2_driver.c, 603 :: 		rxBuff.storage[rxBuff.idx] = 0;
0x2CD4	0xC2100494  LDA.S	R1, __lteiot2_driver_rxBuff+0
0x2CD8	0x64000496  LDK.L	R0, #__lteiot2_driver_rxBuff+2
0x2CDC	0x44000010  ADD.L	R0, R0, R1
0x2CE0	0xB0010000  STI.B	R0, #0, R2
;__lteiot2_driver.c, 604 :: 		f_wdog_timeout = true;
0x2CE4	0x64000001  LDK.L	R0, #1
0x2CE8	0xB8000493  STA.B	__lteiot2_driver_f_wdog_timeout+0, R0
;__lteiot2_driver.c, 605 :: 		}
L_lteiot2_tick53:
;__lteiot2_driver.c, 606 :: 		}
L_lteiot2_tick52:
;__lteiot2_driver.c, 607 :: 		if (f_timer_active)
0x2CEC	0xC0000597  LDA.B	R0, __lteiot2_driver_f_timer_active+0
0x2CF0	0x59E04002  CMP.B	R0, #0
0x2CF4	0x00280B4F  JMPC	R30, Z, #1, L_lteiot2_tick54
;__lteiot2_driver.c, 609 :: 		if (c_timer++ > _LTEIOT2_TIMER_LIMIT)
0x2CF8	0xC410059C  LDA.L	R1, __lteiot2_driver_c_timer+0
0x2CFC	0xC400059C  LDA.L	R0, __lteiot2_driver_c_timer+0
0x2D00	0x44004010  ADD.L	R0, R0, #1
0x2D04	0xBC00059C  STA.L	__lteiot2_driver_c_timer+0, R0
0x2D08	0x6C000B50  LPM.L	R0, $+56
0x2D0C	0x5DE08002  CMP.L	R1, R0
0x2D10	0x01A00B4F  JMPC	R30, A, #0, L_lteiot2_tick55
;__lteiot2_driver.c, 611 :: 		f_timer_active = false;
0x2D14	0x64200000  LDK.L	R2, #0
0x2D18	0xB8200597  STA.B	__lteiot2_driver_f_timer_active+0, R2
;__lteiot2_driver.c, 612 :: 		c_timer = 0;
0x2D1C	0x64000000  LDK.L	R0, #0
0x2D20	0xBC00059C  STA.L	__lteiot2_driver_c_timer+0, R0
;__lteiot2_driver.c, 613 :: 		rxBuff.storage[rxBuff.idx] = 0;
0x2D24	0xC2100494  LDA.S	R1, __lteiot2_driver_rxBuff+0
0x2D28	0x64000496  LDK.L	R0, #__lteiot2_driver_rxBuff+2
0x2D2C	0x44000010  ADD.L	R0, R0, R1
0x2D30	0xB0010000  STI.B	R0, #0, R2
;__lteiot2_driver.c, 614 :: 		f_response_ready = true;
0x2D34	0x64000001  LDK.L	R0, #1
0x2D38	0xB8000492  STA.B	__lteiot2_driver_f_response_ready+0, R0
;__lteiot2_driver.c, 615 :: 		}
L_lteiot2_tick55:
;__lteiot2_driver.c, 616 :: 		}
L_lteiot2_tick54:
;__lteiot2_driver.c, 617 :: 		}
L_end_lteiot2_tick:
0x2D3C	0xA0000000  RETURN	
0x2D40	0x00000005  	__LTEIOT2_TIMER_LIMIT
; end of _lteiot2_tick
;Click_LTE_IoT2_FT90x.c,0 :: ?ICS?lstr2_Click_LTE_IoT2_FT90x [4]
0x2F38	0x00495441 ;?ICS?lstr2_Click_LTE_IoT2_FT90x+0
; end of ?ICS?lstr2_Click_LTE_IoT2_FT90x
;,0 :: _initBlock_1 [92]
; Containing: ?ICS?lstr3_Click_LTE_IoT2_FT90x [17]
;             ?ICS?lstr4_Click_LTE_IoT2_FT90x [26]
;             ?ICS?lstr5_Click_LTE_IoT2_FT90x [24]
;             ?ICS?lstr6_Click_LTE_IoT2_FT90x [25]
0x2F3C	0x492B5441 ;_initBlock_1+0 : ?ICS?lstr3_Click_LTE_IoT2_FT90x at 0x2F3C
0x2F40	0x313D5250 ;_initBlock_1+4
0x2F44	0x30323531 ;_initBlock_1+8
0x2F48	0x57263B30 ;_initBlock_1+12
0x2F4C	0x2B544100 ;_initBlock_1+16 : ?ICS?lstr4_Click_LTE_IoT2_FT90x at 0x2F4D
0x2F50	0x47464351 ;_initBlock_1+20
0x2F54	0x626E223D ;_initBlock_1+24
0x2F58	0x73626973 ;_initBlock_1+28
0x2F5C	0x6D617263 ;_initBlock_1+32
0x2F60	0x22656C62 ;_initBlock_1+36
0x2F64	0x4100302C ;_initBlock_1+40 : ?ICS?lstr5_Click_LTE_IoT2_FT90x at 0x2F67
0x2F68	0x43512B54 ;_initBlock_1+44
0x2F6C	0x223D4746 ;_initBlock_1+48
0x2F70	0x646E6162 ;_initBlock_1+52
0x2F74	0x2C302C22 ;_initBlock_1+56
0x2F78	0x30382C30 ;_initBlock_1+60
0x2F7C	0x4100312C ;_initBlock_1+64 : ?ICS?lstr6_Click_LTE_IoT2_FT90x at 0x2F7F
0x2F80	0x43512B54 ;_initBlock_1+68
0x2F84	0x223D4746 ;_initBlock_1+72
0x2F88	0x6373776E ;_initBlock_1+76
0x2F8C	0x6F6D6E61 ;_initBlock_1+80
0x2F90	0x2C226564 ;_initBlock_1+84
0x2F94	0x00312C33 ;_initBlock_1+88
; end of _initBlock_1
;,0 :: _initBlock_2 [110]
; Containing: ?ICS?lstr7_Click_LTE_IoT2_FT90x [29]
;             ?ICS?lstr8_Click_LTE_IoT2_FT90x [24]
;             ?ICS?lstr9_Click_LTE_IoT2_FT90x [28]
;             ?ICS?lstr10_Click_LTE_IoT2_FT90x [29]
0x2F98	0x512B5441 ;_initBlock_2+0 : ?ICS?lstr7_Click_LTE_IoT2_FT90x at 0x2F98
0x2F9C	0x3D474643 ;_initBlock_2+4
0x2FA0	0x73776E22 ;_initBlock_2+8
0x2FA4	0x736E6163 ;_initBlock_2+12
0x2FA8	0x2C227165 ;_initBlock_2+16
0x2FAC	0x32303330 ;_initBlock_2+20
0x2FB0	0x312C3130 ;_initBlock_2+24
0x2FB4	0x2B544100 ;_initBlock_2+28 : ?ICS?lstr8_Click_LTE_IoT2_FT90x at 0x2FB5
0x2FB8	0x47464351 ;_initBlock_2+32
0x2FBC	0x6F69223D ;_initBlock_2+36
0x2FC0	0x6D706F74 ;_initBlock_2+40
0x2FC4	0x2265646F ;_initBlock_2+44
0x2FC8	0x312C312C ;_initBlock_2+48
0x2FCC	0x2B544100 ;_initBlock_2+52 : ?ICS?lstr9_Click_LTE_IoT2_FT90x at 0x2FCD
0x2FD0	0x47464351 ;_initBlock_2+56
0x2FD4	0x6573223D ;_initBlock_2+60
0x2FD8	0x63697672 ;_initBlock_2+64
0x2FDC	0x6D6F6465 ;_initBlock_2+68
0x2FE0	0x226E6961 ;_initBlock_2+72
0x2FE4	0x312C312C ;_initBlock_2+76
0x2FE8	0x2B544100 ;_initBlock_2+80 : ?ICS?lstr10_Click_LTE_IoT2_FT90x at 0x2FE9
0x2FEC	0x43444743 ;_initBlock_2+84
0x2FF0	0x3D544E4F ;_initBlock_2+88
0x2FF4	0x49222C31 ;_initBlock_2+92
0x2FF8	0x222C2250 ;_initBlock_2+96
0x2FFC	0x65746E69 ;_initBlock_2+100
0x3000	0x74656E72 ;_initBlock_2+104
0x3004	0x0022 ;_initBlock_2+108
; end of _initBlock_2
;Click_LTE_IoT2_FT90x.c,0 :: ?ICS?lstr11_Click_LTE_IoT2_FT90x [10]
0x3006	0x432B5441 ;?ICS?lstr11_Click_LTE_IoT2_FT90x+0
0x300A	0x3D4E5546 ;?ICS?lstr11_Click_LTE_IoT2_FT90x+4
0x300E	0x0031 ;?ICS?lstr11_Click_LTE_IoT2_FT90x+8
; end of ?ICS?lstr11_Click_LTE_IoT2_FT90x
;Click_LTE_IoT2_FT90x.c,0 :: ?ICS?lstr12_Click_LTE_IoT2_FT90x [22]
0x3010	0x432B5441 ;?ICS?lstr12_Click_LTE_IoT2_FT90x+0
0x3014	0x3D53504F ;?ICS?lstr12_Click_LTE_IoT2_FT90x+4
0x3018	0x2C322C31 ;?ICS?lstr12_Click_LTE_IoT2_FT90x+8
0x301C	0x30323222 ;?ICS?lstr12_Click_LTE_IoT2_FT90x+12
0x3020	0x2C223130 ;?ICS?lstr12_Click_LTE_IoT2_FT90x+16
0x3024	0x0030 ;?ICS?lstr12_Click_LTE_IoT2_FT90x+20
; end of ?ICS?lstr12_Click_LTE_IoT2_FT90x
;Click_LTE_IoT2_FT90x.c,0 :: ?ICS?lstr13_Click_LTE_IoT2_FT90x [10]
0x3026	0x432B5441 ;?ICS?lstr13_Click_LTE_IoT2_FT90x+0
0x302A	0x54544147 ;?ICS?lstr13_Click_LTE_IoT2_FT90x+4
0x302E	0x003F ;?ICS?lstr13_Click_LTE_IoT2_FT90x+8
; end of ?ICS?lstr13_Click_LTE_IoT2_FT90x
;Click_LTE_IoT2_FT90x.c,0 :: ?ICS?lstr14_Click_LTE_IoT2_FT90x [10]
0x3030	0x432B5441 ;?ICS?lstr14_Click_LTE_IoT2_FT90x+0
0x3034	0x47455245 ;?ICS?lstr14_Click_LTE_IoT2_FT90x+4
0x3038	0x003F ;?ICS?lstr14_Click_LTE_IoT2_FT90x+8
; end of ?ICS?lstr14_Click_LTE_IoT2_FT90x
;,0 :: _initBlock_7 [80]
; Containing: ?ICS?lstr15_Click_LTE_IoT2_FT90x [11]
;             ?ICS?lstr16_Click_LTE_IoT2_FT90x [42]
;             ?ICS?lstr17_Click_LTE_IoT2_FT90x [27]
0x303A	0x512B5441 ;_initBlock_7+0 : ?ICS?lstr15_Click_LTE_IoT2_FT90x at 0x303A
0x303E	0x54434149 ;_initBlock_7+4
0x3042	0x4100313D ;_initBlock_7+8 : ?ICS?lstr16_Click_LTE_IoT2_FT90x at 0x3045
0x3046	0x49512B54 ;_initBlock_7+12
0x304A	0x4E45504F ;_initBlock_7+16
0x304E	0x302C313D ;_initBlock_7+20
0x3052	0x4455222C ;_initBlock_7+24
0x3056	0x222C2250 ;_initBlock_7+28
0x305A	0x312E3937 ;_initBlock_7+32
0x305E	0x382E3431 ;_initBlock_7+36
0x3062	0x31312E33 ;_initBlock_7+40
0x3066	0x312C2236 ;_initBlock_7+44
0x306A	0x36363636 ;_initBlock_7+48
0x306E	0x2B544100 ;_initBlock_7+52 : ?ICS?lstr17_Click_LTE_IoT2_FT90x at 0x306F
0x3072	0x45534951 ;_initBlock_7+56
0x3076	0x5845444E ;_initBlock_7+60
0x307A	0x222C303D ;_initBlock_7+64
0x307E	0x35363834 ;_initBlock_7+68
0x3082	0x43364336 ;_initBlock_7+72
0x3086	0x00224636 ;_initBlock_7+76
; end of _initBlock_7
;,0 :: _initBlock_8 [50]
; Containing: ?ICS?lstr18_Click_LTE_IoT2_FT90x [27]
;             ?ICS?lstr1_Click_LTE_IoT2_FT90x [22]
;             ?ICS?lstr1___lteiot2_driver [1]
0x308A	0x512B5441 ;_initBlock_8+0 : ?ICS?lstr18_Click_LTE_IoT2_FT90x at 0x308A
0x308E	0x4E455349 ;_initBlock_8+4
0x3092	0x3D584544 ;_initBlock_8+8
0x3096	0x34222C30 ;_initBlock_8+12
0x309A	0x36353638 ;_initBlock_8+16
0x309E	0x36433643 ;_initBlock_8+20
0x30A2	0x20002246 ;_initBlock_8+24 : ?ICS?lstr1_Click_LTE_IoT2_FT90x at 0x30A5
0x30A6	0x202D2D2D ;_initBlock_8+28
0x30AA	0x74737953 ;_initBlock_8+32
0x30AE	0x69206D65 ;_initBlock_8+36
0x30B2	0x2074696E ;_initBlock_8+40
0x30B6	0x202D2D2D ;_initBlock_8+44
0x30BA	0x0000 ;_initBlock_8+48 : ?ICS?lstr1___lteiot2_driver at 0x30BB
; end of _initBlock_8
;__Lib_UART.c,0 :: ?ICS__Lib_UART_UART1Struct [88]
0x30BC	0x00010320 ;?ICS__Lib_UART_UART1Struct+0
0x30C0	0x00010320 ;?ICS__Lib_UART_UART1Struct+4
0x30C4	0x00010321 ;?ICS__Lib_UART_UART1Struct+8
0x30C8	0x00010320 ;?ICS__Lib_UART_UART1Struct+12
0x30CC	0x00010321 ;?ICS__Lib_UART_UART1Struct+16
0x30D0	0x00010322 ;?ICS__Lib_UART_UART1Struct+20
0x30D4	0x00010322 ;?ICS__Lib_UART_UART1Struct+24
0x30D8	0x00010323 ;?ICS__Lib_UART_UART1Struct+28
0x30DC	0x00010324 ;?ICS__Lib_UART_UART1Struct+32
0x30E0	0x00010325 ;?ICS__Lib_UART_UART1Struct+36
0x30E4	0x00010326 ;?ICS__Lib_UART_UART1Struct+40
0x30E8	0x00010327 ;?ICS__Lib_UART_UART1Struct+44
0x30EC	0x00010322 ;?ICS__Lib_UART_UART1Struct+48
0x30F0	0x00010324 ;?ICS__Lib_UART_UART1Struct+52
0x30F4	0x00010325 ;?ICS__Lib_UART_UART1Struct+56
0x30F8	0x00010326 ;?ICS__Lib_UART_UART1Struct+60
0x30FC	0x00010327 ;?ICS__Lib_UART_UART1Struct+64
0x3100	0x00010321 ;?ICS__Lib_UART_UART1Struct+68
0x3104	0x00010323 ;?ICS__Lib_UART_UART1Struct+72
0x3108	0x00010324 ;?ICS__Lib_UART_UART1Struct+76
0x310C	0x00010325 ;?ICS__Lib_UART_UART1Struct+80
0x3110	0x00000000 ;?ICS__Lib_UART_UART1Struct+84
; end of ?ICS__Lib_UART_UART1Struct
;__Lib_UART.c,0 :: ?ICS__Lib_UART_UART2Struct [88]
0x3114	0x00010330 ;?ICS__Lib_UART_UART2Struct+0
0x3118	0x00010330 ;?ICS__Lib_UART_UART2Struct+4
0x311C	0x00010331 ;?ICS__Lib_UART_UART2Struct+8
0x3120	0x00010330 ;?ICS__Lib_UART_UART2Struct+12
0x3124	0x00010331 ;?ICS__Lib_UART_UART2Struct+16
0x3128	0x00010332 ;?ICS__Lib_UART_UART2Struct+20
0x312C	0x00010332 ;?ICS__Lib_UART_UART2Struct+24
0x3130	0x00010333 ;?ICS__Lib_UART_UART2Struct+28
0x3134	0x00010334 ;?ICS__Lib_UART_UART2Struct+32
0x3138	0x00010335 ;?ICS__Lib_UART_UART2Struct+36
0x313C	0x00010336 ;?ICS__Lib_UART_UART2Struct+40
0x3140	0x00010337 ;?ICS__Lib_UART_UART2Struct+44
0x3144	0x00010332 ;?ICS__Lib_UART_UART2Struct+48
0x3148	0x00010334 ;?ICS__Lib_UART_UART2Struct+52
0x314C	0x00010335 ;?ICS__Lib_UART_UART2Struct+56
0x3150	0x00010336 ;?ICS__Lib_UART_UART2Struct+60
0x3154	0x00010337 ;?ICS__Lib_UART_UART2Struct+64
0x3158	0x00010331 ;?ICS__Lib_UART_UART2Struct+68
0x315C	0x00010333 ;?ICS__Lib_UART_UART2Struct+72
0x3160	0x00010334 ;?ICS__Lib_UART_UART2Struct+76
0x3164	0x00010335 ;?ICS__Lib_UART_UART2Struct+80
0x3168	0x00000000 ;?ICS__Lib_UART_UART2Struct+84
; end of ?ICS__Lib_UART_UART2Struct
;__Lib_UART.c,0 :: ?ICS__Lib_UART_UART1 [4]
0x316C	0x00000188 ;?ICS__Lib_UART_UART1+0
; end of ?ICS__Lib_UART_UART1
;__Lib_UART.c,0 :: ?ICS__Lib_UART_UART2 [4]
0x3170	0x000001E0 ;?ICS__Lib_UART_UART2+0
; end of ?ICS__Lib_UART_UART2
;,0 :: _initBlock_13 [39]
; Containing: ?ICS__lteiot2_driver_LUT_START_MARK [21]
;             ?ICS__lteiot2_driver_LUT_END_MARK [18]
0x3174	0x2B000000 ;_initBlock_13+0 : ?ICS__lteiot2_driver_LUT_START_MARK at 0x3174
0x3178	0x00230000 ;_initBlock_13+4
0x317C	0x00002400 ;_initBlock_13+8
0x3180	0x26005C25 ;_initBlock_13+12
0x3184	0x00000000 ;_initBlock_13+16
0x3188	0x00000000 ;_initBlock_13+20 : ?ICS__lteiot2_driver_LUT_END_MARK at 0x3189
0x318C	0x3F003F3D ;_initBlock_13+24
0x3190	0x003D0000 ;_initBlock_13+28
0x3194	0x00003A00 ;_initBlock_13+32
0x3198	0x00000D ;_initBlock_13+36
; end of _initBlock_13
;easyft90x_v7_FT900.c,47 :: __MIKROBUS1_GPIO [96]
0x319C	0x00001E44 ;__MIKROBUS1_GPIO+0
0x31A0	0x00001E58 ;__MIKROBUS1_GPIO+4
0x31A4	0x00001D38 ;__MIKROBUS1_GPIO+8
0x31A8	0x00001D4C ;__MIKROBUS1_GPIO+12
0x31AC	0x00001D24 ;__MIKROBUS1_GPIO+16
0x31B0	0x00001CFC ;__MIKROBUS1_GPIO+20
0x31B4	0x00001D10 ;__MIKROBUS1_GPIO+24
0x31B8	0x00001D9C ;__MIKROBUS1_GPIO+28
0x31BC	0x00001DB0 ;__MIKROBUS1_GPIO+32
0x31C0	0x00001D88 ;__MIKROBUS1_GPIO+36
0x31C4	0x00001D60 ;__MIKROBUS1_GPIO+40
0x31C8	0x00001D74 ;__MIKROBUS1_GPIO+44
0x31CC	0x00001688 ;__MIKROBUS1_GPIO+48
0x31D0	0x00001500 ;__MIKROBUS1_GPIO+52
0x31D4	0x000014F4 ;__MIKROBUS1_GPIO+56
0x31D8	0x000014E8 ;__MIKROBUS1_GPIO+60
0x31DC	0x00001568 ;__MIKROBUS1_GPIO+64
0x31E0	0x0000150C ;__MIKROBUS1_GPIO+68
0x31E4	0x00001518 ;__MIKROBUS1_GPIO+72
0x31E8	0x00001524 ;__MIKROBUS1_GPIO+76
0x31EC	0x0000193C ;__MIKROBUS1_GPIO+80
0x31F0	0x000019A8 ;__MIKROBUS1_GPIO+84
0x31F4	0x00001924 ;__MIKROBUS1_GPIO+88
0x31F8	0x00001930 ;__MIKROBUS1_GPIO+92
; end of __MIKROBUS1_GPIO
;,0 :: _initBlock_15 [2]
; Containing: ?ICS__lteiot2_driver_createEvent_hIdx_L0 [1]
;             ?ICS__lteiot2_driver_createEvent_startIdx_L0 [1]
0x31FC	0x0000 ;_initBlock_15+0 : ?ICS__lteiot2_driver_createEvent_hIdx_L0 at 0x31FC : ?ICS__lteiot2_driver_createEvent_startIdx_L0 at 0x31FD
; end of _initBlock_15
;,0 :: _initBlock_16 [2]
; Containing: ?ICS__lteiot2_driver_createEvent_startOff_L0 [1]
;             ?ICS__lteiot2_driver_createEvent_endIdx_L0 [1]
0x31FE	0x0000 ;_initBlock_16+0 : ?ICS__lteiot2_driver_createEvent_startOff_L0 at 0x31FE : ?ICS__lteiot2_driver_createEvent_endIdx_L0 at 0x31FF
; end of _initBlock_16
;,0 :: _initBlock_17 [18]
; Containing: ?ICS__lteiot2_driver_createEvent_endOff_L0 [1]
;             ?ICS__lteiot2_driver_createEvent_tmp_L0 [17]
0x3200	0x00000000 ;_initBlock_17+0 : ?ICS__lteiot2_driver_createEvent_endOff_L0 at 0x3200 : ?ICS__lteiot2_driver_createEvent_tmp_L0 at 0x3201
0x3204	0x00000000 ;_initBlock_17+4
0x3208	0x00000000 ;_initBlock_17+8
0x320C	0x00000000 ;_initBlock_17+12
0x3210	0x0000 ;_initBlock_17+16
; end of _initBlock_17
;easyft90x_v7_FT900.c,15 :: __MIKROBUS1_UART [12]
0x3214	0x00001E6C ;__MIKROBUS1_UART+0
0x3218	0x00001574 ;__MIKROBUS1_UART+4
0x321C	0x00001598 ;__MIKROBUS1_UART+8
; end of __MIKROBUS1_UART
;Click_LTE_IoT2_FT90x.c,8 :: __LTEIOT2_UART_CFG [4]
0x3220	0x0001C200 ;__LTEIOT2_UART_CFG+0
; end of __LTEIOT2_UART_CFG
Symbol List:
//** Routines locations **
//ADDRESS    SIZE    PROCEDURE
//----------------------------------------------
0x0090     [376]    __Lib_UART_UARTx_Write_Reg
0x0208    [1284]    __Lib_UART_UARTX_Read_Reg550
0x070C     [112]    __Lib_UART_UARTx_Write_RegDLM
0x077C     [188]    __Lib_UART_UARTx_Write_ICR
0x0838     [476]    __Lib_UART_UARTx_Read_Reg
0x0A14     [112]    __Lib_UART_UARTx_Write_RegDLL
0x0A84     [280]    __Lib_UART_UARTx_Set_Polarity
0x0B9C     [880]    __Lib_UART_UARTX_Write_Reg550
0x0F0C      [16]    __Lib_UART_UARTx_Soft_Reset
0x0F1C      [36]    __Lib_UART_UARTx_Set_Flow_Control
0x0F40     [184]    __Lib_UART_UARTx_Set_Baud_Rate
0x0FF8     [220]    __Lib_UART_UARTx_Set_Data_Bits
0x10D4     [332]    __Lib_UART_UARTx_Read_ICR
0x1220      [84]    __Lib_UART_UARTx_Set_Stop_Bits
0x1274      [64]    __Lib_UART_UARTx_Data_Ready
0x12B4      [40]    __Lib_UART_UARTx_Tx_Idle
0x12DC      [72]    __Lib_UART_UARTx_Read
0x1324     [148]    __lteiot2_driver__strncmp
0x13B8      [64]    __lteiot2_driver__strlen
0x13F8      [60]    _Get_Peripheral_Clock_kHz
0x1434     [180]    __Lib_UART_UARTx_Sys_Init
0x14E8      [12]    easyft90x_v7_FT900__getSCK_1
0x14F4      [12]    easyft90x_v7_FT900__getCS_1
0x1500      [12]    easyft90x_v7_FT900__getRST_1
0x150C      [12]    easyft90x_v7_FT900__getMOSI_1
0x1518      [12]    easyft90x_v7_FT900__getPWM_1
0x1524      [12]    easyft90x_v7_FT900__getINT_1
0x1530      [56]    __Lib_UART_UARTx_Write
0x1568      [12]    easyft90x_v7_FT900__getMISO_1
0x1574      [12]    _UART2_Read
0x1580      [12]    _UART1_Tx_Idle
0x158C      [12]    _UART2_Tx_Idle
0x1598      [12]    _UART2_Data_Ready
0x15A4     [228]    __lteiot2_driver_searchLut
0x1688      [12]    easyft90x_v7_FT900__getAN_1
0x1694      [12]    _UART1_Data_Ready
0x16A0      [12]    _UART1_Read
0x16AC      [12]    easyft90x_v7_FT900__getPWM_2
0x16B8     [496]    _GPIO_Config
0x18A8      [12]    easyft90x_v7_FT900__getMOSI_2
0x18B4      [12]    easyft90x_v7_FT900__getMISO_2
0x18C0      [28]    ___CC2DB
0x18DC      [12]    easyft90x_v7_FT900__getSCL_2
0x18E8      [12]    easyft90x_v7_FT900__getSDA_2
0x18F4      [12]    easyft90x_v7_FT900__getTX_2
0x1900      [12]    easyft90x_v7_FT900__getINT_2
0x190C      [12]    easyft90x_v7_FT900__getRX_2
0x1918      [12]    easyft90x_v7_FT900__getSCK_2
0x1924      [12]    easyft90x_v7_FT900__getSCL_1
0x1930      [12]    easyft90x_v7_FT900__getSDA_1
0x193C      [12]    easyft90x_v7_FT900__getRX_1
0x1948      [96]    __lteiot2_driver__strncpy
0x19A8      [12]    easyft90x_v7_FT900__getTX_1
0x19B4      [12]    easyft90x_v7_FT900__getCS_2
0x19C0     [248]    __Lib_UART_UARTx_Init_Advanced
0x1AB8     [132]    __lteiot2_driver_locateHandler
0x1B3C      [12]    easyft90x_v7_FT900__getAN_2
0x1B48      [12]    easyft90x_v7_FT900__getRST_2
0x1B54     [276]    __lteiot2_driver_createEvent
0x1C68      [12]    __lteiot2_driver_hal_uartRead
0x1C74      [12]    __lteiot2_driver_hal_uartReady
0x1C80      [12]    _lteiot2_default_handler
0x1C8C     [112]    _lteiot2_putc
0x1CFC      [20]    easyft90x_v7_FT900__setMOSI_1
0x1D10      [20]    easyft90x_v7_FT900__setPWM_1
0x1D24      [20]    easyft90x_v7_FT900__setMISO_1
0x1D38      [20]    easyft90x_v7_FT900__setCS_1
0x1D4C      [20]    easyft90x_v7_FT900__setSCK_1
0x1D60      [20]    easyft90x_v7_FT900__setSCL_1
0x1D74      [20]    easyft90x_v7_FT900__setSDA_1
0x1D88      [20]    easyft90x_v7_FT900__setTX_1
0x1D9C      [20]    easyft90x_v7_FT900__setINT_1
0x1DB0      [20]    easyft90x_v7_FT900__setRX_1
0x1DC4      [20]    _GPIO_Digital_Output
0x1DD8      [44]    _UART2_Init
0x1E04      [20]    _GPIO_Digital_Input
0x1E18      [12]    __lteiot2_driver_hal_uartWrite
0x1E24      [32]    __lteiot2_driver_DCE_getState
0x1E44      [20]    easyft90x_v7_FT900__setAN_1
0x1E58      [20]    easyft90x_v7_FT900__setRST_1
0x1E6C      [32]    _UART2_Write
0x1E8C      [44]    _UART1_Init
0x1EB8      [32]    _UART1_Write
0x1ED8      [20]    easyft90x_v7_FT900__setPWM_2
0x1EEC      [20]    easyft90x_v7_FT900__setMOSI_2
0x1F00      [20]    easyft90x_v7_FT900__setSCL_2
0x1F14      [20]    easyft90x_v7_FT900__setRX_2
0x1F28      [20]    easyft90x_v7_FT900__setTX_2
0x1F3C      [20]    easyft90x_v7_FT900__setINT_2
0x1F50      [20]    easyft90x_v7_FT900__setCS_2
0x1F64      [20]    easyft90x_v7_FT900__setSCK_2
0x1F78      [20]    easyft90x_v7_FT900__setAN_2
0x1F8C      [20]    easyft90x_v7_FT900__setRST_2
0x1FA0      [20]    easyft90x_v7_FT900__setMISO_2
0x1FB4      [20]    easyft90x_v7_FT900__setSDA_2
0x1FC8      [44]    __lteiot2_driver_hal_gpioMap
0x1FF4      [16]    easyft90x_v7_FT900__uartInit_1
0x2004      [16]    easyft90x_v7_FT900__uartInit_2
0x2014     [600]    easyft90x_v7_FT900__gpioInit_1
0x226C     [148]    __lteiot2_driver_transmitCommand
0x2300     [600]    easyft90x_v7_FT900__gpioInit_2
0x2558      [36]    __lteiot2_driver_hal_uartMap
0x257C      [40]    _Delay_100ms
0x25A4      [40]    __lteiot2_driver_DTE_setState
0x25CC      [40]    _Delay_1sec
0x25F4     [456]    _lteiot2_process
0x27BC      [88]    __lteiot2_driver__strcpy
0x2814      [20]    easyft90x_v7_FT900__log_init2
0x2828      [20]    easyft90x_v7_FT900__log_init1
0x283C      [20]    easyft90x_v7_FT900__log_initUart
0x2850      [88]    __lteiot2_driver_generateHash
0x28A8      [28]    easyft90x_v7_FT900__log_write
0x28C4     [184]    _mikrobus_logWrite
0x297C     [120]    Click_LTE_IoT2_FT90x_lteiot2_configTimer
0x29F4      [80]    _mikrobus_logInit
0x2A44      [68]    _mikrobus_gpioInit
0x2A88      [60]    _mikrobus_uartInit
0x2AC4       [8]    _lteiot2_hfcEnable
0x2ACC      [72]    _lteiot2_modulePower
0x2B14     [172]    _lteiot2_cmdSingle
0x2BC0      [24]    _lteiot2_uartDriverInit
0x2BD8     [152]    _lteiot2_coreInit
0x2C70      [44]    _applicationTask
0x2C9C     [168]    _lteiot2_tick
0x2D44     [124]    _systemInit
0x2DC0     [240]    _applicationInit
0x2EB0      [76]    _Timer_interrupt
0x2EFC       [8]    ___GenExcept
0x2F04      [36]    _main
0x2F28      [16]    __Lib_System_InitialSetUpCLKPMC
0x3224      [20]    _InitStaticLink
0x3238      [20]    _ZeroStaticLink
//** Variables locations ** 
//ADDRESS    SIZE    VARIABLE
//----------------------------------------------
0x0004       [4]    ?lstr2_Click_LTE_IoT2_FT90x
0x0008      [17]    ?lstr3_Click_LTE_IoT2_FT90x
0x0019      [26]    ?lstr4_Click_LTE_IoT2_FT90x
0x0033      [24]    ?lstr5_Click_LTE_IoT2_FT90x
0x004B      [25]    ?lstr6_Click_LTE_IoT2_FT90x
0x0064      [29]    ?lstr7_Click_LTE_IoT2_FT90x
0x0081      [24]    ?lstr8_Click_LTE_IoT2_FT90x
0x0099      [28]    ?lstr9_Click_LTE_IoT2_FT90x
0x00B5      [29]    ?lstr10_Click_LTE_IoT2_FT90x
0x00D2      [10]    ?lstr11_Click_LTE_IoT2_FT90x
0x00DC      [22]    ?lstr12_Click_LTE_IoT2_FT90x
0x00F2      [10]    ?lstr13_Click_LTE_IoT2_FT90x
0x00FC      [10]    ?lstr14_Click_LTE_IoT2_FT90x
0x0106      [11]    ?lstr15_Click_LTE_IoT2_FT90x
0x0111      [42]    ?lstr16_Click_LTE_IoT2_FT90x
0x013B      [27]    ?lstr17_Click_LTE_IoT2_FT90x
0x0156      [27]    ?lstr18_Click_LTE_IoT2_FT90x
0x0171      [22]    ?lstr1_Click_LTE_IoT2_FT90x
0x0187       [1]    ?lstr1___lteiot2_driver
0x0188      [88]    __Lib_UART_UART1Struct
0x01E0      [88]    __Lib_UART_UART2Struct
0x0238       [4]    __Lib_UART_UART1
0x023C       [4]    __Lib_UART_UART2
0x0240      [21]    __lteiot2_driver_LUT_START_MARK
0x0255      [18]    __lteiot2_driver_LUT_END_MARK
0x0267       [1]    __lteiot2_driver_f_hfc_active
0x0268       [4]    _logger
0x026C       [4]    ___System_CLOCK_IN_KHZ
0x0270       [4]    _UART_Rd_Ptr
0x0274       [4]    _UART_Wr_Ptr
0x0278       [4]    _UART_Rdy_Ptr
0x027C       [4]    _UART_Tx_Idle_Ptr
0x0280     [516]    __lteiot2_driver_hdlBuff
0x0484       [4]    __lteiot2_driver_fp_uartWrite
0x0488       [4]    __lteiot2_driver_hal_gpio_intGet
0x048C       [4]    __lteiot2_driver_hal_gpio_csSet
0x0490       [1]    __lteiot2_driver_f_sequence_active
0x0491       [1]    __lteiot2_driver_f_buffer_warning
0x0492       [1]    __lteiot2_driver_f_response_ready
0x0493       [1]    __lteiot2_driver_f_wdog_timeout
0x0494     [258]    __lteiot2_driver_rxBuff
0x0596       [1]    __lteiot2_driver_f_watchdog_active
0x0597       [1]    __lteiot2_driver_f_timer_active
0x0598       [4]    __lteiot2_driver_c_watchdog_timer
0x059C       [4]    __lteiot2_driver_c_timer
0x05A0       [4]    __lteiot2_driver_fp_uartRead
0x05A4       [4]    __lteiot2_driver_fp_uartReady
0x05A8       [4]    __lteiot2_driver_hal_gpio_rstSet
0x05AC      [12]    __lteiot2_driver_currentEv
0x05B8     [256]    __lteiot2_driver_txBuff
//** Constants locations ** 
//ADDRESS    SIZE    CONSTANT
//----------------------------------------------
0x2F38       [4]    ?ICS?lstr2_Click_LTE_IoT2_FT90x
0x2F3C      [17]    ?ICS?lstr3_Click_LTE_IoT2_FT90x
0x2F4D      [26]    ?ICS?lstr4_Click_LTE_IoT2_FT90x
0x2F67      [24]    ?ICS?lstr5_Click_LTE_IoT2_FT90x
0x2F7F      [25]    ?ICS?lstr6_Click_LTE_IoT2_FT90x
0x2F98      [29]    ?ICS?lstr7_Click_LTE_IoT2_FT90x
0x2FB5      [24]    ?ICS?lstr8_Click_LTE_IoT2_FT90x
0x2FCD      [28]    ?ICS?lstr9_Click_LTE_IoT2_FT90x
0x2FE9      [29]    ?ICS?lstr10_Click_LTE_IoT2_FT90x
0x3006      [10]    ?ICS?lstr11_Click_LTE_IoT2_FT90x
0x3010      [22]    ?ICS?lstr12_Click_LTE_IoT2_FT90x
0x3026      [10]    ?ICS?lstr13_Click_LTE_IoT2_FT90x
0x3030      [10]    ?ICS?lstr14_Click_LTE_IoT2_FT90x
0x303A      [11]    ?ICS?lstr15_Click_LTE_IoT2_FT90x
0x3045      [42]    ?ICS?lstr16_Click_LTE_IoT2_FT90x
0x306F      [27]    ?ICS?lstr17_Click_LTE_IoT2_FT90x
0x308A      [27]    ?ICS?lstr18_Click_LTE_IoT2_FT90x
0x30A5      [22]    ?ICS?lstr1_Click_LTE_IoT2_FT90x
0x30BB       [1]    ?ICS?lstr1___lteiot2_driver
0x30BC      [88]    ?ICS__Lib_UART_UART1Struct
0x3114      [88]    ?ICS__Lib_UART_UART2Struct
0x316C       [4]    ?ICS__Lib_UART_UART1
0x3170       [4]    ?ICS__Lib_UART_UART2
0x3174      [21]    ?ICS__lteiot2_driver_LUT_START_MARK
0x3189      [18]    ?ICS__lteiot2_driver_LUT_END_MARK
0x319C      [96]    __MIKROBUS1_GPIO
0x31FC       [1]    ?ICS__lteiot2_driver_createEvent_hIdx_L0
0x31FD       [1]    ?ICS__lteiot2_driver_createEvent_startIdx_L0
0x31FE       [1]    ?ICS__lteiot2_driver_createEvent_startOff_L0
0x31FF       [1]    ?ICS__lteiot2_driver_createEvent_endIdx_L0
0x3200       [1]    ?ICS__lteiot2_driver_createEvent_endOff_L0
0x3201      [17]    ?ICS__lteiot2_driver_createEvent_tmp_L0
0x3214      [12]    __MIKROBUS1_UART
0x3220       [4]    __LTEIOT2_UART_CFG
