<session jtag_chain="USB-Blaster [USB-0]" jtag_device="@1: EP3C16/EP4CE15 (0x020F20DD)" sof_file="">
  <display_tree gui_logging_enabled="0">
    <display_branch instance="auto_signaltap_0" log="USE_GLOBAL_TEMP" signal_set="USE_GLOBAL_TEMP" trigger="USE_GLOBAL_TEMP"/>
    <display_branch instance="auto_signaltap_1" log="USE_GLOBAL_TEMP" signal_set="USE_GLOBAL_TEMP" trigger="USE_GLOBAL_TEMP"/>
  </display_tree>
  <instance entity_name="sld_signaltap" is_auto_node="yes" is_expanded="true" name="auto_signaltap_0" source_file="sld_signaltap.vhd">
    <node_ip_info instance_id="0" mfg_id="110" node_id="0" version="6"/>
    <signal_set global_temp="1" is_expanded="true" name="signal_set: 2018/03/13 19:03:22  #0">
      <clock name="auto_stp_external_clock_0" polarity="posedge" tap_mode="classic"/>
      <config ram_type="M4K" reserved_data_nodes="0" reserved_storage_qualifier_nodes="0" reserved_trigger_nodes="0" sample_depth="128" trigger_in_enable="no" trigger_out_enable="no"/>
      <top_entity/>
      <signal_vec>
        <trigger_input_vec>
          <wire name="ah_design_top:inst10|control_go_reg" tap_mode="probeonly"/>
          <wire name="custom_master_ah:inst8|latency_aware_read_master:a_latency_aware_read_master|LessThan0~0" tap_mode="probeonly"/>
          <wire name="custom_master_ah:inst8|latency_aware_read_master:a_latency_aware_read_master|address[1]" tap_mode="probeonly"/>
        </trigger_input_vec>
        <data_input_vec>
          <wire name="ah_design_top:inst10|control_go_reg" tap_mode="probeonly"/>
          <wire name="custom_master_ah:inst8|latency_aware_read_master:a_latency_aware_read_master|LessThan0~0" tap_mode="probeonly"/>
          <wire name="custom_master_ah:inst8|latency_aware_read_master:a_latency_aware_read_master|address[1]" tap_mode="probeonly"/>
        </data_input_vec>
        <storage_qualifier_input_vec>
          <wire name="ah_design_top:inst10|control_go_reg" tap_mode="probeonly"/>
          <wire name="custom_master_ah:inst8|latency_aware_read_master:a_latency_aware_read_master|LessThan0~0" tap_mode="probeonly"/>
          <wire name="custom_master_ah:inst8|latency_aware_read_master:a_latency_aware_read_master|address[1]" tap_mode="probeonly"/>
        </storage_qualifier_input_vec>
      </signal_vec>
      <presentation>
        <unified_setup_data_view>
          <node data_index="0" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="ah_design_top:inst10|control_go_reg" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="0" tap_mode="probeonly" trigger_index="0" type="register"/>
          <node data_index="1" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="custom_master_ah:inst8|latency_aware_read_master:a_latency_aware_read_master|LessThan0~0" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="1" tap_mode="probeonly" trigger_index="1" type="combinatorial"/>
          <node data_index="2" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="custom_master_ah:inst8|latency_aware_read_master:a_latency_aware_read_master|address[1]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="2" tap_mode="probeonly" trigger_index="2" type="register"/>
        </unified_setup_data_view>
        <data_view>
          <net data_index="0" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="ah_design_top:inst10|control_go_reg" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="0" tap_mode="probeonly" trigger_index="0" type="register"/>
          <net data_index="1" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="custom_master_ah:inst8|latency_aware_read_master:a_latency_aware_read_master|LessThan0~0" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="1" tap_mode="probeonly" trigger_index="1" type="combinatorial"/>
          <net data_index="2" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="custom_master_ah:inst8|latency_aware_read_master:a_latency_aware_read_master|address[1]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="2" tap_mode="probeonly" trigger_index="2" type="register"/>
        </data_view>
        <setup_view>
          <net data_index="0" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="ah_design_top:inst10|control_go_reg" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="0" tap_mode="probeonly" trigger_index="0" type="register"/>
          <net data_index="1" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="custom_master_ah:inst8|latency_aware_read_master:a_latency_aware_read_master|LessThan0~0" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="1" tap_mode="probeonly" trigger_index="1" type="combinatorial"/>
          <net data_index="2" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="custom_master_ah:inst8|latency_aware_read_master:a_latency_aware_read_master|address[1]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="2" tap_mode="probeonly" trigger_index="2" type="register"/>
        </setup_view>
        <trigger_in_editor/>
        <trigger_out_editor/>
      </presentation>
      <trigger CRC="76AF07D3" attribute_mem_mode="false" gap_record="true" global_temp="1" is_expanded="true" name="trigger: 2018/03/13 19:03:22  #1" position="pre" power_up_trigger_mode="false" record_data_gap="true" segment_size="1" storage_mode="off" storage_qualifier_disabled="no" storage_qualifier_port_is_pin="true" storage_qualifier_port_name="auto_stp_external_storage_qualifier" storage_qualifier_port_tap_mode="classic" trigger_type="circular">
        <power_up_trigger position="pre" storage_qualifier_disabled="no"/>
        <events use_custom_flow_control="no">
          <level enabled="yes" name="condition1" type="basic">
            <power_up enabled="yes">
            </power_up><op_node/>
          </level>
        </events>
        <storage_qualifier_events>
          <transitional>111
            <pwr_up_transitional>111</pwr_up_transitional>
          </transitional>
          <storage_qualifier_level type="basic">
            <power_up>
            </power_up>
            <op_node/>
          </storage_qualifier_level>
          <storage_qualifier_level type="basic">
            <power_up>
            </power_up>
            <op_node/>
          </storage_qualifier_level>
          <storage_qualifier_level type="basic">
            <power_up>
            </power_up>
            <op_node/>
          </storage_qualifier_level>
        </storage_qualifier_events>
        <log>
          <data global_temp="1" name="log: 2018/03/13 19:03:22  #2"/>
          <extradata/>
        </log>
      </trigger>
    </signal_set>
    <position_info>
      <single attribute="active tab" value="1"/>
    </position_info>
  </instance>
  <instance entity_name="sld_signaltap" is_auto_node="yes" is_expanded="true" name="auto_signaltap_1" source_file="sld_signaltap.vhd">
    <node_ip_info instance_id="1" mfg_id="110" node_id="0" version="6"/>
    <signal_set global_temp="1" is_expanded="true" name="signal_set: 2018/03/14 14:03:01  #0">
      <clock name="auto_stp_external_clock_1" polarity="posedge" tap_mode="classic"/>
      <config ram_type="M4K" reserved_data_nodes="0" reserved_storage_qualifier_nodes="0" reserved_trigger_nodes="0" sample_depth="128" trigger_in_enable="no" trigger_out_enable="no"/>
      <top_entity/>
      <signal_vec>
        <trigger_input_vec>
          <wire name="ah_design_top:inst10|control_go_reg" tap_mode="probeonly"/>
          <wire name="auto_stp_external_clock_0" tap_mode="probeonly"/>
          <wire name="custom_master_ah:inst3|latency_aware_read_master:a_latency_aware_read_master|address[2]" tap_mode="probeonly"/>
          <wire name="custom_master_ah:inst3|latency_aware_read_master:a_latency_aware_read_master|increment_address~0" tap_mode="probeonly"/>
          <wire name="custom_master_ah:inst3|latency_aware_read_master:a_latency_aware_read_master|master_read" tap_mode="probeonly"/>
          <wire name="custom_master_ah:inst3|latency_aware_read_master:a_latency_aware_read_master|reads_pending[0]" tap_mode="probeonly"/>
        </trigger_input_vec>
        <data_input_vec>
          <wire name="ah_design_top:inst10|control_go_reg" tap_mode="probeonly"/>
          <wire name="auto_stp_external_clock_0" tap_mode="probeonly"/>
          <wire name="custom_master_ah:inst3|latency_aware_read_master:a_latency_aware_read_master|address[2]" tap_mode="probeonly"/>
          <wire name="custom_master_ah:inst3|latency_aware_read_master:a_latency_aware_read_master|increment_address~0" tap_mode="probeonly"/>
          <wire name="custom_master_ah:inst3|latency_aware_read_master:a_latency_aware_read_master|master_read" tap_mode="probeonly"/>
          <wire name="custom_master_ah:inst3|latency_aware_read_master:a_latency_aware_read_master|reads_pending[0]" tap_mode="probeonly"/>
        </data_input_vec>
        <storage_qualifier_input_vec>
          <wire name="ah_design_top:inst10|control_go_reg" tap_mode="probeonly"/>
          <wire name="auto_stp_external_clock_0" tap_mode="probeonly"/>
          <wire name="custom_master_ah:inst3|latency_aware_read_master:a_latency_aware_read_master|address[2]" tap_mode="probeonly"/>
          <wire name="custom_master_ah:inst3|latency_aware_read_master:a_latency_aware_read_master|increment_address~0" tap_mode="probeonly"/>
          <wire name="custom_master_ah:inst3|latency_aware_read_master:a_latency_aware_read_master|master_read" tap_mode="probeonly"/>
          <wire name="custom_master_ah:inst3|latency_aware_read_master:a_latency_aware_read_master|reads_pending[0]" tap_mode="probeonly"/>
        </storage_qualifier_input_vec>
      </signal_vec>
      <presentation>
        <unified_setup_data_view>
          <node data_index="1" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="either edge" name="auto_stp_external_clock_0" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="1" tap_mode="probeonly" trigger_index="1" type="input pin"/>
          <node data_index="4" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="either edge" name="custom_master_ah:inst3|latency_aware_read_master:a_latency_aware_read_master|master_read" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="4" tap_mode="probeonly" trigger_index="4" type="combinatorial"/>
          <node data_index="5" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="either edge" name="custom_master_ah:inst3|latency_aware_read_master:a_latency_aware_read_master|reads_pending[0]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="5" tap_mode="probeonly" trigger_index="5" type="register"/>
          <node data_index="3" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="either edge" name="custom_master_ah:inst3|latency_aware_read_master:a_latency_aware_read_master|increment_address~0" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="3" tap_mode="probeonly" trigger_index="3" type="combinatorial"/>
          <node data_index="2" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="either edge" name="custom_master_ah:inst3|latency_aware_read_master:a_latency_aware_read_master|address[2]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="2" tap_mode="probeonly" trigger_index="2" type="register"/>
          <node data_index="0" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="either edge" name="ah_design_top:inst10|control_go_reg" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="0" tap_mode="probeonly" trigger_index="0" type="register"/>
        </unified_setup_data_view>
        <data_view>
          <net data_index="1" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="either edge" name="auto_stp_external_clock_0" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="1" tap_mode="probeonly" trigger_index="1" type="input pin"/>
          <net data_index="4" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="either edge" name="custom_master_ah:inst3|latency_aware_read_master:a_latency_aware_read_master|master_read" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="4" tap_mode="probeonly" trigger_index="4" type="combinatorial"/>
          <net data_index="5" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="either edge" name="custom_master_ah:inst3|latency_aware_read_master:a_latency_aware_read_master|reads_pending[0]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="5" tap_mode="probeonly" trigger_index="5" type="register"/>
          <net data_index="3" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="either edge" name="custom_master_ah:inst3|latency_aware_read_master:a_latency_aware_read_master|increment_address~0" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="3" tap_mode="probeonly" trigger_index="3" type="combinatorial"/>
          <net data_index="2" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="either edge" name="custom_master_ah:inst3|latency_aware_read_master:a_latency_aware_read_master|address[2]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="2" tap_mode="probeonly" trigger_index="2" type="register"/>
          <net data_index="0" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="either edge" name="ah_design_top:inst10|control_go_reg" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="0" tap_mode="probeonly" trigger_index="0" type="register"/>
        </data_view>
        <setup_view>
          <net data_index="1" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="either edge" name="auto_stp_external_clock_0" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="1" tap_mode="probeonly" trigger_index="1" type="input pin"/>
          <net data_index="4" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="either edge" name="custom_master_ah:inst3|latency_aware_read_master:a_latency_aware_read_master|master_read" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="4" tap_mode="probeonly" trigger_index="4" type="combinatorial"/>
          <net data_index="5" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="either edge" name="custom_master_ah:inst3|latency_aware_read_master:a_latency_aware_read_master|reads_pending[0]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="5" tap_mode="probeonly" trigger_index="5" type="register"/>
          <net data_index="3" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="either edge" name="custom_master_ah:inst3|latency_aware_read_master:a_latency_aware_read_master|increment_address~0" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="3" tap_mode="probeonly" trigger_index="3" type="combinatorial"/>
          <net data_index="2" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="either edge" name="custom_master_ah:inst3|latency_aware_read_master:a_latency_aware_read_master|address[2]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="2" tap_mode="probeonly" trigger_index="2" type="register"/>
          <net data_index="0" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="either edge" name="ah_design_top:inst10|control_go_reg" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="0" tap_mode="probeonly" trigger_index="0" type="register"/>
        </setup_view>
        <trigger_in_editor/>
        <trigger_out_editor/>
      </presentation>
      <trigger CRC="70667413" attribute_mem_mode="false" gap_record="true" global_temp="1" is_expanded="true" name="trigger: 2018/03/14 14:06:05  #0" position="pre" power_up_trigger_mode="false" record_data_gap="true" segment_size="1" storage_mode="off" storage_qualifier_disabled="no" storage_qualifier_port_is_pin="false" storage_qualifier_port_name="auto_stp_external_storage_qualifier" storage_qualifier_port_tap_mode="classic" trigger_type="circular">
        <power_up_trigger position="pre" storage_qualifier_disabled="no"/>
        <events use_custom_flow_control="no">
          <level enabled="yes" name="condition1" type="basic">'ah_design_top:inst10|control_go_reg' == either edge &amp;&amp; 'auto_stp_external_clock_0' == either edge &amp;&amp; 'custom_master_ah:inst3|latency_aware_read_master:a_latency_aware_read_master|address[2]' == either edge &amp;&amp; 'custom_master_ah:inst3|latency_aware_read_master:a_latency_aware_read_master|increment_address~0' == either edge &amp;&amp; 'custom_master_ah:inst3|latency_aware_read_master:a_latency_aware_read_master|master_read' == either edge &amp;&amp; 'custom_master_ah:inst3|latency_aware_read_master:a_latency_aware_read_master|reads_pending[0]' == either edge
            <power_up enabled="yes">
            </power_up>
            <op_node/>
          </level>
        </events>
        <storage_qualifier_events>
          <transitional>111111
            <pwr_up_transitional>111111</pwr_up_transitional>
          </transitional>
          <storage_qualifier_level type="basic">
            <power_up>
            </power_up>
            <op_node/>
          </storage_qualifier_level>
          <storage_qualifier_level type="basic">
            <power_up>
            </power_up>
            <op_node/>
          </storage_qualifier_level>
          <storage_qualifier_level type="basic">
            <power_up>
            </power_up>
            <op_node/>
          </storage_qualifier_level>
        </storage_qualifier_events>
        <log>
          <data global_temp="1" name="log: 2018/03/14 14:06:18  #0"/>
          <extradata/>
        </log>
      </trigger>
    </signal_set>
    <position_info>
      <single attribute="active tab" value="1"/>
      <single attribute="data horizontal scroll position" value="0"/>
      <single attribute="data vertical scroll position" value="0"/>
      <single attribute="zoom level denominator" value="1"/>
      <single attribute="zoom level numerator" value="1"/>
      <single attribute="zoom offset denominator" value="1"/>
      <single attribute="zoom offset numerator" value="130944"/>
    </position_info>
  </instance>
  <mnemonics/>
  <static_plugin_mnemonics/>
  <global_info>
    <single attribute="active instance" value="1"/>
    <single attribute="config widget visible" value="0"/>
    <single attribute="data log widget visible" value="1"/>
    <single attribute="hierarchy widget visible" value="1"/>
    <single attribute="instance widget visible" value="1"/>
    <single attribute="jtag widget visible" value="1"/>
    <single attribute="sof manager visible" value="0"/>
    <multi attribute="column width" size="23" value="34,34,266,74,68,70,88,88,98,98,88,88,110,101,101,101,101,101,101,101,101,107,78"/>
    <multi attribute="frame size" size="2" value="1920,1018"/>
    <multi attribute="jtag widget size" size="2" value="334,120"/>
  </global_info>
</session>
