// Seed: 2268600493
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  wire id_3;
  module_2(
      id_3
  );
endmodule
module module_1 (
    input tri1 id_0,
    inout wor id_1,
    output tri id_2,
    input tri id_3,
    input wand id_4,
    input supply1 id_5
);
  wire id_7;
  module_0(
      id_7, id_7
  );
endmodule
module module_2 (
    id_1
);
  output wire id_1;
  logic [7:0] id_2;
  assign id_2[1 : 1] = 1'b0;
  assign id_2[1] = 1;
  wire id_4, id_5, id_6, id_7;
endmodule
