Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.3 (win64) Build 2644227 Wed Sep  4 09:45:24 MDT 2019
| Date         : Sat May 27 20:54:34 2023
| Host         : DESKTOP-VUE9GRE running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Visualizer_control_sets_placed.rpt
| Design       : Visualizer
| Device       : xc7z020
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   108 |
|    Minimum number of control sets                        |   108 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   405 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   108 |
| >= 0 to < 4        |    18 |
| >= 4 to < 6        |    44 |
| >= 6 to < 8        |     4 |
| >= 8 to < 10       |     9 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |    31 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             237 |          122 |
| No           | No                    | Yes                    |             107 |           34 |
| No           | Yes                   | No                     |              71 |           28 |
| Yes          | No                    | No                     |            4407 |         1036 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             413 |          125 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------------------+-----------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                    Clock Signal                   |                                               Enable Signal                                               |                                                         Set/Reset Signal                                                        | Slice Load Count | Bel Load Count |
+---------------------------------------------------+-----------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  Video/VGA_timings/Vsync_reg_0                    |                                                                                                           | Video/Video_output/ram_index_reg[1]_LDC_i_1_n_0                                                                                 |                1 |              1 |
|  DFT/clk_100_100k/CLK                             | DFT/DFT_block/U0/i_synth/i/control_u/findAddrA_u/dft235_find_addr_u/E[0]                                  | DFT/DFT_block/U0/i_synth/i/control_u/findAddrA_u/dft235_find_addr_u/a24_s5                                                      |                1 |              1 |
|  Video/Video_output/ram_index_reg[3]_LDC_i_1_n_0  |                                                                                                           | Video/Video_output/ram_index_reg[3]_LDC_i_2_n_0                                                                                 |                1 |              1 |
|  Video/Video_output/ram_index_reg[1]_LDC_i_1_n_0  |                                                                                                           | Video/Video_output/ram_index_reg[1]_LDC_i_2_n_0                                                                                 |                1 |              1 |
|  Video/Video_output/ram_index_reg[0]_LDC_i_1_n_0  |                                                                                                           | Video/Video_output/ram_index_reg[0]_LDC_i_2_n_0                                                                                 |                1 |              1 |
|  DFT/clk_100_100k/CLK                             | DFT/DFT_block/U0/i_synth/i/size_lut_u/table_reg[N]                                                        |                                                                                                                                 |                1 |              1 |
|  Video/Video_output/ram_index_reg[2]_LDC_i_1_n_0  |                                                                                                           | Video/Video_output/ram_index_reg[2]_LDC_i_2_n_0                                                                                 |                1 |              1 |
|  Audio/i_clocking/CLK_48                          | Audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/i2c_sda_t_i_1_n_0                                        |                                                                                                                                 |                1 |              1 |
|  Audio/i_clocking/CLK_48                          | Audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/i2c_scl_i_1_n_0                                          |                                                                                                                                 |                1 |              1 |
|  Video/VGA_timings/Vsync_reg_0                    |                                                                                                           | Video/Video_output/ram_index_reg[0]_LDC_i_1_n_0                                                                                 |                1 |              1 |
|  Video/VGA_timings/Vsync_reg_0                    |                                                                                                           | Video/Video_output/ram_index_reg[3]_LDC_i_1_n_0                                                                                 |                1 |              1 |
|  Video/VGA_timings/Vsync_reg_0                    |                                                                                                           | Video/Video_output/toggle_i_1_n_0                                                                                               |                1 |              1 |
|  Video/VGA_timings/Vsync_reg_0                    |                                                                                                           | Video/Video_output/ram_index_reg[2]_LDC_i_1_n_0                                                                                 |                1 |              1 |
|  DFT/clk_100_100k/CLK                             | DFT/DFT_block/U0/i_synth/i/control_u/findAddrA_u/dft235_find_addr_u/E[0]                                  | DFT/DFT_block/U0/i_synth/i/control_u/findAddrA_u/dft235_find_addr_u/addr_shift_value[6]_i_1_n_0                                 |                1 |              1 |
|  DFT/clk_100_100k/CLK                             | DFT/CE                                                                                                    | DFT/DFT_block/U0/i_synth/i/coef_gen.coef_mem_u/s2s3_reg.s3_theta[3]_i_1_n_0                                                     |                2 |              2 |
|  Hsync_OBUF_BUFG                                  |                                                                                                           |                                                                                                                                 |                2 |              2 |
|  DFT/clk_100_100k/CLK                             | DFT/CE                                                                                                    | DFT/DFT_block/U0/i_synth/i/butterfly_u/DATA_VALID_MASK_DEL/SR[0]                                                                |                2 |              3 |
|  DFT/clk_100_100k/CLK                             | DFT/DFT_block/U0/i_synth/i/control_u/findAddrA_u/dft235_find_addr_u/n4_minus_stage                        | DFT/DFT_block/U0/i_synth/i/control_u/findAddrA_u/dft235_find_addr_u/n4_minus_stage[6]_i_1_n_0                                   |                1 |              3 |
|  DFT/clk_100_100k/CLK                             | DFT/DFT_block/U0/i_synth/i/control_u/findAddrA_u/dft235_find_addr_u/CE_2[0]                               | DFT/DFT_block/U0/i_synth/i/control_u/findAddrA_u/dft235_find_addr_u/ao51                                                        |                1 |              4 |
|  DFT/clk_100_100k/CLK                             | DFT/DFT_block/U0/i_synth/i/control_u/findAddrA_u/dft235_find_addr_u/stepsftd_s70                          | DFT/DFT_block/U0/i_synth/i/control_u/findAddrA_u/dft235_find_addr_u/stepsftd_s7[3]_i_1_n_0                                      |                1 |              4 |
|  DFT/clk_100_100k/CLK                             | DFT/DFT_block/U0/i_synth/i/control_u/findAddrA_u/dft235_find_addr_u/CE_2[0]                               | DFT/DFT_block/U0/i_synth/i/control_u/findAddrA_u/dft235_find_addr_u/ao50                                                        |                1 |              4 |
|  DFT/clk_100_100k/CLK                             | DFT/DFT_block/U0/i_synth/i/control_u/addr_start_delay_cnt                                                 | DFT/DFT_block/U0/i_synth/i/control_u/addr_start_delay_cnt[3]_i_1_n_0                                                            |                1 |              4 |
|  DFT/clk_100_100k/CLK                             | DFT/DFT_block/U0/i_synth/i/control_u/wait_r423_counter[3]_i_1_n_0                                         |                                                                                                                                 |                2 |              4 |
|  Audio/i_clocking/CLK_48                          | Audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/i2c_bits_left0                                           |                                                                                                                                 |                2 |              4 |
|  DFT/counter_block/terminal_count_reg_0           |                                                                                                           | DFT/ADDR_dft[3]_i_2_n_0                                                                                                         |                1 |              4 |
|  DFT/clk_100_100k/CLK                             | DFT/CE                                                                                                    | DFT/DFT_block/U0/i_synth/i/control_u/findAddrA_u/dft_state_delay_reg[9][3]_1                                                    |                4 |              4 |
|  DFT/clk_100_100k/CLK                             | DFT/CE                                                                                                    | DFT/DFT_block/U0/i_synth/i/control_u/findAddrA_u/dft_state_delay_reg[9][3]_2                                                    |                4 |              4 |
|  Audio/i_clocking/CLK_48                          | Audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/state[3]_i_1_n_0                                         |                                                                                                                                 |                4 |              4 |
|  DFT/clk_100_100k/CLK                             | DFT/CE                                                                                                    | DFT/DFT_block/U0/i_synth/i/control_u/findAddrA_u/dft_state_delay_reg[9][3]_6                                                    |                1 |              4 |
|  DFT/clk_100_100k/CLK                             | DFT/CE                                                                                                    | DFT/DFT_block/U0/i_synth/i/control_u/findAddrA_u/dft_state_delay_reg[9][3]_0                                                    |                3 |              4 |
|  DFT/clk_100_100k/CLK                             | DFT/CE                                                                                                    | DFT/DFT_block/U0/i_synth/i/control_u/findAddrA_u/dft_state_delay_reg[9][3]_3                                                    |                3 |              4 |
|  DFT/clk_100_100k/CLK                             | DFT/CE                                                                                                    | DFT/DFT_block/U0/i_synth/i/control_u/findAddrA_u/dft_state_delay_reg[9][3]_4                                                    |                3 |              4 |
|  DFT/clk_100_100k/CLK                             | DFT/CE                                                                                                    | DFT/DFT_block/U0/i_synth/i/control_u/findAddrA_u/dft_state_delay_reg[9][1]                                                      |                4 |              4 |
|  DFT/clk_100_100k/CLK                             | DFT/CE                                                                                                    | DFT/DFT_block/U0/i_synth/i/control_u/findAddrA_u/dft_state_delay_reg[9][3]                                                      |                2 |              4 |
|  DFT/clk_100_100k/CLK                             | DFT/CE                                                                                                    | DFT/DFT_block/U0/i_synth/i/control_u/findAddrA_u/dft_state_delay_reg[9][3]_5                                                    |                1 |              4 |
|  DFT/clk_100_100k/CLK                             | DFT/CE                                                                                                    | DFT/DFT_block/U0/i_synth/i/control_u/we_r5[3]_i_1_n_0                                                                           |                2 |              4 |
|  DFT/clk_100_100k/CLK                             | DFT/DFT_block/U0/i_synth/i/control_u/findAddrA_u/dft235_find_addr_u/b0                                    | DFT/DFT_block/U0/i_synth/i/control_u/findAddrA_u/dft235_find_addr_u/adrbase_s6[3]_i_1_n_0                                       |                1 |              4 |
|  clk_100_buffered                                 |                                                                                                           |                                                                                                                                 |                2 |              5 |
|  DFT/counter_block/terminal_count_reg_0           |                                                                                                           |                                                                                                                                 |                1 |              5 |
|  DFT/clk_100_100k/CLK                             | DFT/DFT_block/U0/i_synth/i/control_u/findAddrA_u/dft235_find_addr_u/p_5_out                               | DFT/DFT_block/U0/i_synth/i/control_u/findAddrA_u/dft235_find_addr_u/addr_int_s8[2]_35[8]                                        |                2 |              5 |
|  DFT/clk_100_100k/CLK                             | DFT/DFT_block/U0/i_synth/i/control_u/findAddrA_u/gen_counter_v5.idx_counter_u/idx3_r24/CE                 | DFT/DFT_block/U0/i_synth/i/control_u/findAddrA_u/gen_counter_v5.idx_counter_u/idx5_r24/zero_allowed.value[4]_i_1__1_n_0         |                1 |              5 |
|  DFT/clk_100_100k/CLK                             | DFT/DFT_block/U0/i_synth/i/control_u/findAddrA_u/dft235_find_addr_u/p_5_out                               | DFT/DFT_block/U0/i_synth/i/control_u/findAddrA_u/dft235_find_addr_u/latch_s8_gen.addr_int_s8[3][8]_i_1_n_0                      |                2 |              5 |
|  DFT/highest_magnitude_temp_reg[4]_i_2_n_0        |                                                                                                           |                                                                                                                                 |                2 |              5 |
|  DFT/clk_100_100k/CLK                             | DFT/DFT_block/U0/i_synth/i/control_u/FSM_sequential_dft_state[4]_i_1_n_0                                  |                                                                                                                                 |                4 |              5 |
|  Video/Video_output/bar_height_reg[0][4]_i_1_n_0  |                                                                                                           |                                                                                                                                 |                2 |              5 |
|  Video/Video_output/bar_height_reg[9][4]_i_1_n_0  |                                                                                                           |                                                                                                                                 |                4 |              5 |
|  DFT/clk_100_100k/CLK                             | DFT/DFT_block/U0/i_synth/i/control_u/wait_r5_counter0                                                     |                                                                                                                                 |                2 |              5 |
|  DFT/clk_100_100k/CLK                             | DFT/DFT_block/U0/i_synth/i/control_u/next_stage[2]_i_1_n_0                                                |                                                                                                                                 |                3 |              5 |
|  Video/Video_output/bar_height_reg[1][4]_i_1_n_0  |                                                                                                           |                                                                                                                                 |                3 |              5 |
|  Video/Video_output/bar_height_reg[7][4]_i_1_n_0  |                                                                                                           |                                                                                                                                 |                3 |              5 |
|  Video/Video_output/bar_height_reg[4][4]_i_1_n_0  |                                                                                                           |                                                                                                                                 |                2 |              5 |
|  DFT/clk_100_100k/CLK                             | DFT/DFT_block/U0/i_synth/i/control_u/addr_radix                                                           |                                                                                                                                 |                2 |              5 |
|  Video/Video_output/bar_height_reg[6][4]_i_1_n_0  |                                                                                                           |                                                                                                                                 |                3 |              5 |
|  DFT/clk_100_100k/CLK                             | DFT/DFT_block/U0/i_synth/i/control_u/findAddrA_u/gen_counter_v5.idx_counter_u/idx_big_counter/E[0]        | DFT/DFT_block/U0/i_synth/i/control_u/findAddrA_u/gen_counter_v5.idx_counter_u/idx5_r35/zero_allowed.value[4]_i_1_n_0            |                2 |              5 |
|  DFT/clk_100_100k/CLK                             | DFT/DFT_block/U0/i_synth/i/control_u/findAddrA_u/gen_counter_v5.idx_counter_u/idx_big_counter/E[0]        | DFT/DFT_block/U0/i_synth/i/control_u/findAddrA_u/gen_counter_v5.idx_counter_u/idx5_phase35/zero_allowed.value[4]_i_1__0_n_0     |                2 |              5 |
|  Video/Video_output/bar_height_reg[5][4]_i_1_n_0  |                                                                                                           |                                                                                                                                 |                3 |              5 |
|  Video/Video_output/bar_height_reg[10][4]_i_1_n_0 |                                                                                                           |                                                                                                                                 |                2 |              5 |
|  Video/Video_output/bar_height_reg[2][4]_i_1_n_0  |                                                                                                           |                                                                                                                                 |                3 |              5 |
|  Video/Video_output/bar_height_reg[8][4]_i_1_n_0  |                                                                                                           |                                                                                                                                 |                2 |              5 |
|  DFT/clk_100_100k/CLK                             | DFT/counter_block/count_enable                                                                            | DFT/counter_block/counter_value_temp[4]_i_1_n_0                                                                                 |                2 |              5 |
|  Video/Video_output/bar_height_reg[3][4]_i_1_n_0  |                                                                                                           |                                                                                                                                 |                3 |              5 |
|  Video/Video_output/bar_height_reg[11][4]_i_1_n_0 |                                                                                                           |                                                                                                                                 |                3 |              5 |
|  DFT/clk_100_100k/CLK                             | DFT/DFT_block/U0/i_synth/i/control_u/findAddrA_u/gen_counter_v5.idx_counter_u/idx_big_counter/ce_valid    | DFT/DFT_block/U0/i_synth/i/control_u/findAddrA_u/gen_counter_v5.idx_counter_u/idx_phase35/zero_allowed.value[5]_i_1__0_n_0      |                2 |              6 |
|  DFT/clk_100_100k/CLK                             | DFT/DFT_block/U0/i_synth/i/control_u/findAddrA_u/dft235_find_bank_u/BANK_reg[4]0                          |                                                                                                                                 |                2 |              6 |
|  DFT/clk_100_100k/CLK                             | DFT/DFT_block/U0/i_synth/i/control_u/findAddrA_u/gen_counter_v5.idx_counter_u/idx5_r24/npoint5i_reg[4][0] | DFT/DFT_block/U0/i_synth/i/control_u/findAddrA_u/gen_counter_v5.idx_counter_u/idx2_r24/SR[0]                                    |                2 |              6 |
|  DFT/clk_100_100k/CLK                             | DFT/DFT_block/U0/i_synth/i/control_u/findAddrA_u/dft235_find_addr_u/p_5_out                               | DFT/DFT_block/U0/i_synth/i/control_u/findAddrA_u/dft235_find_addr_u/addr_int_s8[4]_36                                           |                2 |              7 |
|  Audio/i_clocking/CLK_48                          | Audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/i2s_lr_last_i_1_n_0                                 | Audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out[39]_i_1_n_0                                                        |                1 |              8 |
|  Audio/i_clocking/CLK_48                          | Audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount[7]_i_1_n_0                                      |                                                                                                                                 |                4 |              8 |
|  DFT/clk_100_100k/CLK                             | DFT/DFT_block/U0/i_synth/i/control_u/findAddrA_u/gen_counter_v5.idx_counter_u/idx_big_counter/ce_valid    | DFT/DFT_block/U0/i_synth/i/control_u/findAddrA_u/gen_counter_v5.idx_counter_u/idx3_r24/zero_allowed.value[7]_i_1_n_0            |                2 |              8 |
|  DFT/clk_100_100k/CLK                             | DFT/DFT_block/U0/i_synth/i/control_u/findAddrA_u/gen_counter_v5.idx_counter_u/idx5_phase35/E[0]           | DFT/DFT_block/U0/i_synth/i/control_u/findAddrA_u/gen_counter_v5.idx_counter_u/idx5_phase35/SR[0]                                |                3 |              8 |
|  DFT/clk_100_100k/CLK                             | DFT/DFT_block/U0/i_synth/i/control_u/findAddrA_u/gen_counter_v5.idx_counter_u/idx5_r35/value              | DFT/DFT_block/U0/i_synth/i/control_u/findAddrA_u/gen_counter_v5.idx_counter_u/idx3_r35/zero_not_allowed.value[7]_i_1_n_0        |                2 |              8 |
|  DFT/clk_100_100k/CLK                             | DFT/CE                                                                                                    | DFT/DFT_block/U0/i_synth/i/control_u/busmux_write_i[0]_130                                                                      |                3 |              8 |
|  Audio/i_clocking/CLK_48                          | Audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/i2c_data[8]_i_1_n_0                                      |                                                                                                                                 |                4 |              9 |
|  DFT/clk_100_100k/CLK                             | DFT/DFT_block/U0/i_synth/i/control_u/findAddrA_u/gen_counter_v5.idx_counter_u/idx_big_counter/ce_valid    | DFT/DFT_block/U0/i_synth/i/control_u/findAddrA_u/gen_counter_v5.idx_counter_u/idx_big_counter/zero_not_allowed.value[8]_i_1_n_0 |                2 |              9 |
|  DFT/clk_100_100k/CLK                             | DFT/DFT_block/U0/i_synth/i/control_u/findAddrA_u/gen_counter_v5.idx_counter_u/phase35[8]_i_2_n_0          | DFT/DFT_block/U0/i_synth/i/control_u/findAddrA_u/gen_counter_v5.idx_counter_u/idx_big_counter/SR[0]                             |                2 |              9 |
|  clk_25                                           | Video/Video_output/gtOp                                                                                   | Video/Video_output/bar_index_rep[3]_i_1_n_0                                                                                     |                3 |             10 |
|  Audio/i_clocking/CLK_48                          |                                                                                                           |                                                                                                                                 |               11 |             14 |
|  Audio/i_clocking/CLK_48                          | Audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/delay[15]_i_1_n_0                                        |                                                                                                                                 |                6 |             16 |
|  DFT/clk_100_100k/CLK                             | DFT/DFT_block/U0/i_synth/i/control_u/findAddrA_u/gen_counter_v5.idx_counter_u/idx_big_counter/ce_valid    | DFT/DFT_block/U0/i_synth/i/control_u/addr_start_reg_n_0                                                                         |                4 |             16 |
|  DFT/clk_100_100k/CLK                             | DFT/DFT_block/U0/i_synth/i/control_u/findAddrA_u/dft235_find_addr_u/stepsftd_s70                          |                                                                                                                                 |                4 |             17 |
|  Video/VGA_timings/Hactive_reg_0                  |                                                                                                           | reset_IBUF                                                                                                                      |                9 |             19 |
|  Audio/i_clocking/CLK_48                          | Audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext[9]_i_1_n_0                                        |                                                                                                                                 |                6 |             20 |
|  DFT/clk_100_100k/CLK                             | DFT/DFT_block/U0/i_synth/i/control_u/findAddrA_u/dft235_find_addr_u/b0                                    |                                                                                                                                 |                5 |             20 |
|  DFT/clk_100_100k/CLK                             | DFT/DFT_block/U0/i_synth/i/control_u/findAddrA_u/dft235_find_addr_u/p_5_out                               |                                                                                                                                 |                5 |             24 |
|  clk_25                                           |                                                                                                           |                                                                                                                                 |               14 |             25 |
|  DFT/clk_100_100k/CLK                             | DFT/DFT_block/U0/i_synth/i/control_u/findAddrA_u/gen_counter_v5.idx_counter_u/idx_big_counter/ce_valid    |                                                                                                                                 |               11 |             25 |
|  DFT/clk_100_100k/CLK                             | DFT/DFT_block/U0/i_synth/i/control_u/findAddrA_u/gen_counter_v5.idx_counter_u/CEP                         |                                                                                                                                 |                7 |             31 |
|  Hsync_OBUF_BUFG                                  |                                                                                                           | reset_IBUF                                                                                                                      |                8 |             32 |
|  clk_25                                           |                                                                                                           | reset_IBUF                                                                                                                      |               11 |             33 |
|  clk_100_IBUF_BUFG                                |                                                                                                           | reset_IBUF                                                                                                                      |                9 |             33 |
|  DFT/clk_100_100k/CLK                             | DFT/CE                                                                                                    | DFT/DFT_block/U0/i_synth/i/coef_gen.coef_mem_u/s10s11_reg.s11_muxed_data[2][im][16]_i_1_n_0                                     |                5 |             34 |
|  clk_100_IBUF_BUFG                                | Audio/new_sample                                                                                          |                                                                                                                                 |                7 |             34 |
|  DFT/clk_100_100k/CLK                             | DFT/DFT_block/U0/i_synth/i/control_u/findAddrA_u/dft235_find_addr_u/E[0]                                  |                                                                                                                                 |                7 |             36 |
|  DFT/clk_100_100k/CLK                             | DFT/DFT_block/U0/i_synth/i/control_u/findAddrA_u/dft235_find_addr_u/CE_0[0]                               |                                                                                                                                 |                8 |             36 |
|  DFT/clk_100_100k/CLK                             | DFT/CE                                                                                                    | DFT/DFT_block/U0/i_synth/i/butterfly_u/CONTROL_PM1_DEL/CE_0                                                                     |                9 |             36 |
|  DFT/clk_100_100k/CLK                             | DFT/DFT_block/U0/i_synth/i/control_u/findAddrA_u/dft235_find_addr_u/CE_2[0]                               |                                                                                                                                 |                8 |             37 |
|  DFT/clk_100_100k/CLK                             | DFT/CE                                                                                                    | DFT/DFT_block/U0/i_synth/i/butterfly_u/TWIDDLE_MULT/TWIDDLE_MULT_1/COMPLEX_A2_DEL/DEL/SR[0]                                     |               12 |             44 |
|  DFT/clk_100_100k/CLK                             | DFT/DFT_block/U0/i_synth/i/control_u/findAddrA_u/dft235_find_addr_u/CE_1[0]                               |                                                                                                                                 |                9 |             47 |
|  clk_100_IBUF_BUFG                                |                                                                                                           |                                                                                                                                 |               11 |             47 |
|  clk_100_buffered                                 | hphone_valid                                                                                              |                                                                                                                                 |                7 |             48 |
|  clk_100_buffered                                 | Audio/new_sample_100                                                                                      |                                                                                                                                 |               11 |             48 |
|  Audio/i_clocking/CLK_48                          | Audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_l_out_n_0                                     |                                                                                                                                 |               12 |             48 |
|  clk_100_IBUF_BUFG                                |                                                                                                           | Audio/new_sample_reg_0                                                                                                          |               15 |             48 |
|  Audio/i_clocking/CLK_48                          | Audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/i2s_lr_last_i_1_n_0                                 |                                                                                                                                 |               14 |             50 |
|  Audio/i_clocking/CLK_48                          | Audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in[126]_i_1_n_0                                  |                                                                                                                                 |               12 |             52 |
|  DFT/clk_100_100k/CLK                             |                                                                                                           |                                                                                                                                 |               46 |             84 |
|  DFT/clk_100_100k/CLK                             | DFT/CE                                                                                                    | DFT/DFT_block/U0/i_synth/i/butterfly_u/R5P1_R3M_DEL/DEL/SR[0]                                                                   |               21 |             96 |
|  DFT/clk_100_100k/CLK                             | DFT/CE                                                                                                    |                                                                                                                                 |              865 |           4287 |
+---------------------------------------------------+-----------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


