{"publications": [{"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=2rO3ZvEAAAAJ&citation_for_view=2rO3ZvEAAAAJ:u5HHmVD_uO8C", "title": "CQoS: a framework for enabling QoS in shared caches of CMP platforms", "published_by": "Proceedings of the 18th annual international conference on Supercomputing\u00a0\u2026, 2004", "authors": ["R Iyer"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16696310864868670520", "cited_by": 390.0, "year": 2004.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=2rO3ZvEAAAAJ&citation_for_view=2rO3ZvEAAAAJ:Y5dfb0dijaUC", "title": "Neural cache: Bit-serial in-cache acceleration of deep neural networks", "published_by": "2018 ACM/IEEE 45Th annual international symposium on computer architecture\u00a0\u2026, 2018", "authors": ["C Eckert", "X Wang", "J Wang", "A Subramaniyan", "R Iyer", "D Sylvester", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3189934937173269607", "cited_by": 360.0, "year": 2018.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=2rO3ZvEAAAAJ&citation_for_view=2rO3ZvEAAAAJ:4OULZ7Gr8RgC", "title": "OWL: Cooperative thread array aware scheduling techniques for improving GPGPU performance", "published_by": "ACM SIGPLAN Notices 48 (4), 395-406, 2013", "authors": ["A Jog", "O Kayiran", "N Chidambaram Nachiappan", "AK Mishra", "MT Kandemir", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14797875195128090133", "cited_by": 358.0, "year": 2013.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=2rO3ZvEAAAAJ&citation_for_view=2rO3ZvEAAAAJ:yD5IFk8b50cC", "title": "Cache revive: Architecting volatile STT-RAM caches for enhanced performance in CMPs", "published_by": "Proceedings of the 49th Annual Design Automation Conference, 243-252, 2012", "authors": ["A Jog", "AK Mishra", "C Xu", "Y Xie", "V Narayanan", "R Iyer", "CR Das"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2847761355335109049", "cited_by": 342.0, "year": 2012.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=2rO3ZvEAAAAJ&citation_for_view=2rO3ZvEAAAAJ:d1gkVwhDpl0C", "title": "QoS policies and architecture for cache/memory in CMP platforms", "published_by": "ACM SIGMETRICS Performance Evaluation Review 35 (1), 25-36, 2007", "authors": ["R Iyer", "L Zhao", "F Guo", "R Illikkal", "S Makineni", "D Newell", "Y Solihin", "L Hsu", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15927643720252052973", "cited_by": 341.0, "year": 2007.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=2rO3ZvEAAAAJ&citation_for_view=2rO3ZvEAAAAJ:u-x6o8ySG0sC", "title": "TCP onloading for data center servers", "published_by": "Computer 37 (11), 48-58, 2004", "authors": ["G Regnier", "S Makineni", "I Illikkal", "R Iyer", "D Minturn", "R Huggahalli", "D Newell", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15164333007171858853", "cited_by": 298.0, "year": 2004.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=2rO3ZvEAAAAJ&citation_for_view=2rO3ZvEAAAAJ:zA6iFVUQeVQC", "title": "Communist, utilitarian, and capitalist cache policies on CMPs: caches as a shared resource", "published_by": "Proceedings of the 15th international conference on Parallel architectures\u00a0\u2026, 2006", "authors": ["LR Hsu", "SK Reinhardt", "R Iyer", "S Makineni"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8137813447936111026", "cited_by": 263.0, "year": 2006.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=2rO3ZvEAAAAJ&citation_for_view=2rO3ZvEAAAAJ:dfsIfKJdRG4C", "title": "Orchestrated scheduling and prefetching for GPGPUs", "published_by": "Proceedings of the 40th Annual International Symposium on Computer\u00a0\u2026, 2013", "authors": ["A Jog", "O Kayiran", "AK Mishra", "MT Kandemir", "O Mutlu", "R Iyer", "CR Das"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1187987336857243317", "cited_by": 239.0, "year": 2013.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=2rO3ZvEAAAAJ&citation_for_view=2rO3ZvEAAAAJ:9yKSN-GCB0IC", "title": "Direct cache access for high bandwidth network I/O", "published_by": "32nd International Symposium on Computer Architecture (ISCA'05), 50-59, 2005", "authors": ["R Huggahalli", "R Iyer", "S Tetrick"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14861882070886242862", "cited_by": 227.0, "year": 2005.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=2rO3ZvEAAAAJ&citation_for_view=2rO3ZvEAAAAJ:W7OEmFMy1HYC", "title": "Modeling virtual machine performance: challenges and approaches", "published_by": "ACM SIGMETRICS Performance Evaluation Review 37 (3), 55-60, 2010", "authors": ["O Tickoo", "R Iyer", "R Illikkal", "D Newell"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8018342151534695798", "cited_by": 192.0, "year": 2010.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=2rO3ZvEAAAAJ&citation_for_view=2rO3ZvEAAAAJ:vRqMK49ujn8C", "title": "Cache QoS: From concept to reality in the Intel\u00ae Xeon\u00ae processor E5-2600 v3 product family", "published_by": "2016 IEEE International Symposium on High Performance Computer Architecture\u00a0\u2026, 2016", "authors": ["A Herdrich", "E Verplanke", "P Autee", "R Illikkal", "C Gianos", "R Singhal", "R Iyer"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5972035018584121767", "cited_by": 173.0, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=2rO3ZvEAAAAJ&citation_for_view=2rO3ZvEAAAAJ:rO6llkc54NcC", "title": "A framework for providing quality of service in chip multi-processors", "published_by": "40th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO\u00a0\u2026, 2007", "authors": ["F Guo", "Y Solihin", "L Zhao", "R Iyer"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14342590892662650547", "cited_by": 149.0, "year": 2007.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=2rO3ZvEAAAAJ&citation_for_view=2rO3ZvEAAAAJ:roLk4NBRz8UC", "title": "A case for dynamic frequency tuning in on-chip networks", "published_by": "Proceedings of the 42nd Annual IEEE/ACM International Symposium on\u00a0\u2026, 2009", "authors": ["AK Mishra", "R Das", "S Eachempati", "R Iyer", "N Vijaykrishnan", "CR Das"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7321976176390146469", "cited_by": 146.0, "year": 2009.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=2rO3ZvEAAAAJ&citation_for_view=2rO3ZvEAAAAJ:r0BpntZqJG4C", "title": "CoQoS: Coordinating QoS-aware shared resources in NoC-based SoCs", "published_by": "Journal of Parallel and Distributed Computing 71 (5), 700-713, 2011", "authors": ["B Li", "L Zhao", "R Iyer", "LS Peh", "M Leddige", "M Espig", "SE Lee", "D Newell"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8567655040421096959", "cited_by": 138.0, "year": 2011.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=2rO3ZvEAAAAJ&citation_for_view=2rO3ZvEAAAAJ:_xSYboBqXhAC", "title": "Performance and power optimization through data compression in network-on-chip architectures", "published_by": "2008 IEEE 14th International Symposium on High Performance Computer\u00a0\u2026, 2008", "authors": ["R Das", "AK Mishra", "C Nicopoulos", "D Park", "V Narayanan", "R Iyer", "MS Yousif", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3397817490272620743", "cited_by": 130.0, "year": 2008.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=2rO3ZvEAAAAJ&citation_for_view=2rO3ZvEAAAAJ:cFHS6HbyZ2cC", "title": "Architectural impact of secure socket layer on internet servers", "published_by": "2012 IEEE 30th International Conference on Computer Design (ICCD), 27-34, 2012", "authors": ["K Kant", "R Iyer", "P Mohapatra"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2115956657205961044", "cited_by": 129.0, "year": 2012.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=2rO3ZvEAAAAJ&citation_for_view=2rO3ZvEAAAAJ:qjMakFHDy7sC", "title": "Characterization & analysis of a server consolidation benchmark", "published_by": "Proceedings of the fourth ACM SIGPLAN/SIGOPS international conference on\u00a0\u2026, 2008", "authors": ["P Apparao", "R Iyer", "X Zhang", "D Newell", "T Adelmeyer"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5965634027795129533", "cited_by": 129.0, "year": 2008.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=2rO3ZvEAAAAJ&citation_for_view=2rO3ZvEAAAAJ:3fE2CSJIrl8C", "title": "Exploring DRAM cache architectures for CMP server platforms", "published_by": "2007 25th International Conference on Computer Design, 55-62, 2007", "authors": ["L Zhao", "R Iyer", "R Illikkal", "D Newell"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6772732049542616061", "cited_by": 127.0, "year": 2007.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=2rO3ZvEAAAAJ&citation_for_view=2rO3ZvEAAAAJ:IjCSPb-OGe4C", "title": "CacheScouts: Fine-grain monitoring of shared caches in CMP platforms", "published_by": "16th International Conference on Parallel Architecture and Compilation\u00a0\u2026, 2007", "authors": ["L Zhao", "R Iyer", "R Illikkal", "J Moses", "S Makineni", "D Newell"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=18214401198126878606", "cited_by": 118.0, "year": 2007.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=2rO3ZvEAAAAJ&citation_for_view=2rO3ZvEAAAAJ:Tyk-4Ss8FVUC", "title": "VM3: Measuring, modeling and managing VM shared resources", "published_by": "Computer Networks 53 (17), 2873-2887, 2009", "authors": ["R Iyer", "R Illikkal", "O Tickoo", "L Zhao", "P Apparao", "D Newell"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10054410700048131741", "cited_by": 113.0, "year": 2009.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=2rO3ZvEAAAAJ&cstart=20&pagesize=80&citation_for_view=2rO3ZvEAAAAJ:iH-uZ7U-co4C", "title": "QuickIA: Exploring heterogeneous architectures on real prototypes", "published_by": "IEEE International Symposium on High-Performance Comp Architecture, 1-8, 2012", "authors": ["N Chitlur", "G Srinivasa", "S Hahn", "PK Gupta", "D Reddy", "D Koufaty", "P Brett", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9513450071671789207", "cited_by": 107.0, "year": 2012.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=2rO3ZvEAAAAJ&cstart=20&pagesize=80&citation_for_view=2rO3ZvEAAAAJ:YsMSGLbcyi4C", "title": "Architectural characterization of TCP/IP packet processing on the Pentium/spl reg/M microprocessor", "published_by": "10th International Symposium on High Performance Computer Architecture (HPCA\u00a0\u2026, 2004", "authors": ["S Makineni", "R Iyer"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10191622337538798361", "cited_by": 100.0, "year": 2004.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=2rO3ZvEAAAAJ&cstart=20&pagesize=80&citation_for_view=2rO3ZvEAAAAJ:eQOLeE2rZwMC", "title": "Rate-based QoS techniques for cache/memory in CMP platforms", "published_by": "Proceedings of the 23rd international conference on Supercomputing, 479-488, 2009", "authors": ["A Herdrich", "R Illikkal", "R Iyer", "D Newell", "V Chadha", "J Moses"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6196472332772856539", "cited_by": 92.0, "year": 2009.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=2rO3ZvEAAAAJ&cstart=20&pagesize=80&citation_for_view=2rO3ZvEAAAAJ:2osOgNQ5qMEC", "title": "Overload control mechanisms for web servers", "published_by": "Performance and QoS of Next Generation Networking: Proceedings of the\u00a0\u2026, 2001", "authors": ["R Iyer", "V Tewari", "K Kant"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9285031965590465366", "cited_by": 92.0, "year": 2001.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=2rO3ZvEAAAAJ&cstart=20&pagesize=80&citation_for_view=2rO3ZvEAAAAJ:pyW8ca7W8N0C", "title": "Optimizing communication and capacity in a 3D stacked reconfigurable cache hierarchy", "published_by": "2009 IEEE 15th International Symposium on High Performance Computer\u00a0\u2026, 2009", "authors": ["N Madan", "L Zhao", "N Muralimanohar", "A Udipi", "R Balasubramonian", "R Iyer", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6731289287591867239", "cited_by": 90.0, "year": 2009.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=2rO3ZvEAAAAJ&cstart=20&pagesize=80&citation_for_view=2rO3ZvEAAAAJ:5nxA0vEk-isC", "title": "Molecular Caches: A caching structure for dynamic creation of application-specific Heterogeneous cache regions", "published_by": "2006 39th Annual IEEE/ACM International Symposium on Microarchitecture\u00a0\u2026, 2006", "authors": ["K Varadarajan", "SK Nandy", "V Sharda", "A Bharadwaj", "R Iyer", "S Makineni", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17487072399714055385", "cited_by": 90.0, "year": 2006.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=2rO3ZvEAAAAJ&cstart=20&pagesize=80&citation_for_view=2rO3ZvEAAAAJ:zYLM7Y9cAGgC", "title": "Exploring the cache design space for large scale CMPs", "published_by": "ACM SIGARCH Computer Architecture News 33 (4), 24-33, 2005", "authors": ["L Hsu", "R Iyer", "S Makineni", "S Reinhardt", "D Newell"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=18053914139450839690", "cited_by": 90.0, "year": 2005.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=2rO3ZvEAAAAJ&cstart=20&pagesize=80&citation_for_view=2rO3ZvEAAAAJ:WF5omc3nYNoC", "title": "Anatomy and performance of SSL processing", "published_by": "IEEE International Symposium on Performance Analysis of Systems and Software\u00a0\u2026, 2005", "authors": ["L Zhao", "R Iyer", "S Makineni", "L Bhuyan"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8794812891556402063", "cited_by": 90.0, "year": 2005.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=2rO3ZvEAAAAJ&cstart=20&pagesize=80&citation_for_view=2rO3ZvEAAAAJ:SeFeTyx0c_EC", "title": "Leveraging heterogeneity in DRAM main memories to accelerate critical word access", "published_by": "2012 45th Annual IEEE/ACM International Symposium on Microarchitecture, 13-24, 2012", "authors": ["N Chatterjee", "M Shevgoor", "R Balasubramonian", "A Davis", "Z Fang", "R Illikkal", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17037822763663459786", "cited_by": 89.0, "year": 2012.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=2rO3ZvEAAAAJ&cstart=20&pagesize=80&citation_for_view=2rO3ZvEAAAAJ:bnK-pcrLprsC", "title": "Packet coalescing", "published_by": "US Patent 7,620,071, 2009", "authors": ["S Makineni", "R Iyer", "D Minturn", "S Sen", "D Newell", "L Zhao"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8641144031927661471,13205980617533155124", "cited_by": 88.0, "year": 2009.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=2rO3ZvEAAAAJ&cstart=20&pagesize=80&citation_for_view=2rO3ZvEAAAAJ:Y0pCki6q_DkC", "title": "From chaos to QoS: case studies in CMP resource management", "published_by": "ACM SIGARCH Computer Architecture News 35 (1), 21-30, 2007", "authors": ["F Guo", "H Kannan", "L Zhao", "R Illikkal", "R Iyer", "D Newell", "Y Solihin", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13531191416207146497", "cited_by": 80.0, "year": 2007.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=2rO3ZvEAAAAJ&cstart=20&pagesize=80&citation_for_view=2rO3ZvEAAAAJ:UeHWp8X0CEIC", "title": "A framework for classifying peer-to-peer technologies", "published_by": "2nd IEEE/ACM International Symposium on Cluster Computing and the Grid\u00a0\u2026, 2002", "authors": ["K Kant", "R Iyer", "V Tewari"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8976617297891664894", "cited_by": 78.0, "year": 2002.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=2rO3ZvEAAAAJ&cstart=20&pagesize=80&citation_for_view=2rO3ZvEAAAAJ:u_35RYKgDlwC", "title": "Efficient interaction between OS and architecture in heterogeneous platforms", "published_by": "ACM SIGOPS Operating Systems Review 45 (1), 62-72, 2011", "authors": ["S Srinivasan", "L Zhao", "R Illikkal", "R Iyer"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13979672959577234504", "cited_by": 64.0, "year": 2011.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=2rO3ZvEAAAAJ&cstart=20&pagesize=80&citation_for_view=2rO3ZvEAAAAJ:p2g8aNsByqUC", "title": "Adaptive keyframe selection for video summarization", "published_by": "2015 IEEE winter conference on applications of computer vision, 702-709, 2015", "authors": ["S Chakraborty", "O Tickoo", "R Iyer"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1056556802303546802", "cited_by": 61.0, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=2rO3ZvEAAAAJ&cstart=20&pagesize=80&citation_for_view=2rO3ZvEAAAAJ:Se3iqnhoufwC", "title": "Performance, area and bandwidth implications on large-scale CMP cache design", "published_by": "Proceedings of the Workshop on Chip Multiprocessor Memory Systems and\u00a0\u2026, 2007", "authors": ["L Zhao", "R Iyer", "S Makineni", "J Moses", "R Illikkal", "D Newell"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13892673167001969414", "cited_by": 58.0, "year": 2007.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=2rO3ZvEAAAAJ&cstart=20&pagesize=80&citation_for_view=2rO3ZvEAAAAJ:4JMBOYKVnBMC", "title": "Shared resource monitoring and throughput optimization in cloud-computing datacenters", "published_by": "2011 IEEE International Parallel & Distributed Processing Symposium, 1024-1033, 2011", "authors": ["J Moses", "R Iyer", "R Illikkal", "S Srinivasan", "K Aisopos"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4813365182097281417", "cited_by": 54.0, "year": 2011.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=2rO3ZvEAAAAJ&cstart=20&pagesize=80&citation_for_view=2rO3ZvEAAAAJ:ufrVoPGSRksC", "title": "On modeling and analyzing cache hierarchies using CASPER", "published_by": "11th IEEE/ACM International Symposium on Modeling, Analysis and Simulation\u00a0\u2026, 2003", "authors": ["R Iyer"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3904014065894865062", "cited_by": 52.0, "year": 2003.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=2rO3ZvEAAAAJ&cstart=20&pagesize=80&citation_for_view=2rO3ZvEAAAAJ:RHpTSmoSYBkC", "title": "NCID: a non-inclusive cache, inclusive directory architecture for flexible and efficient cache hierarchies", "published_by": "Proceedings of the 7th ACM international conference on Computing frontiers\u00a0\u2026, 2010", "authors": ["L Zhao", "R Iyer", "S Makineni", "D Newell", "L Cheng"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1998082440559942769", "cited_by": 51.0, "year": 2010.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=2rO3ZvEAAAAJ&cstart=20&pagesize=80&citation_for_view=2rO3ZvEAAAAJ:KlAtU1dfN6UC", "title": "Accelerating mobile augmented reality on a handheld platform", "published_by": "2009 IEEE International Conference on Computer Design, 419-426, 2009", "authors": ["SE Lee", "Y Zhang", "Z Fang", "S Srinivasan", "R Iyer", "D Newell"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7666161988483188363", "cited_by": 50.0, "year": 2009.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=2rO3ZvEAAAAJ&cstart=20&pagesize=80&citation_for_view=2rO3ZvEAAAAJ:0EnyYjriUFMC", "title": "Geist: a generator for e-commerce & internet server traffic.", "published_by": "ISPASS, 49-56, 2001", "authors": ["K Kant", "V Tewari", "RK Iyer"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11618057568598193864", "cited_by": 50.0, "year": 2001.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=2rO3ZvEAAAAJ&cstart=20&pagesize=80&citation_for_view=2rO3ZvEAAAAJ:Zph67rFs4hoC", "title": "Towards hybrid last level caches for chip-multiprocessors", "published_by": "ACM SIGARCH Computer Architecture News 36 (2), 56-63, 2008", "authors": ["L Zhao", "R Iyer", "M Upton", "D Newell"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11980253238524190513", "cited_by": 48.0, "year": 2008.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=2rO3ZvEAAAAJ&cstart=20&pagesize=80&citation_for_view=2rO3ZvEAAAAJ:_kc_bZDykSQC", "title": "Towards modeling & analysis of consolidated cmp servers", "published_by": "ACM SIGARCH Computer Architecture News 36 (2), 38-45, 2008", "authors": ["P Apparao", "R Iyer", "D Newell"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14244670998941487485", "cited_by": 47.0, "year": 2008.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=2rO3ZvEAAAAJ&cstart=20&pagesize=80&citation_for_view=2rO3ZvEAAAAJ:u9iWguZQMMsC", "title": "Domain knowledge based energy management in handhelds", "published_by": "2015 IEEE 21st International Symposium on High Performance Computer\u00a0\u2026, 2015", "authors": ["NC Nachiappan", "P Yedlapalli", "N Soundararajan", "A Sivasubramaniam", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17205366385272769101", "cited_by": 46.0, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=2rO3ZvEAAAAJ&cstart=20&pagesize=80&citation_for_view=2rO3ZvEAAAAJ:olpn-zPbct0C", "title": "Race-to-sleep+ content caching+ display caching: A recipe for energy-efficient video streaming on handhelds", "published_by": "Proceedings of the 50th Annual IEEE/ACM International Symposium on\u00a0\u2026, 2017", "authors": ["H Zhang", "PV Rengasamy", "S Zhao", "NC Nachiappan", "A Sivasubramaniam", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8613967390094129076", "cited_by": 45.0, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=2rO3ZvEAAAAJ&cstart=20&pagesize=80&citation_for_view=2rO3ZvEAAAAJ:NMxIlDl6LWMC", "title": "Buffer-Integrated-Cache: A cost-effective SRAM architecture for handheld and embedded platforms", "published_by": "Proceedings of the 48th Design Automation Conference, 966-971, 2011", "authors": ["CF Fajardo", "Z Fang", "R Iyer", "GF Garcia", "SE Lee", "L Zhao"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13491888175434881942", "cited_by": 45.0, "year": 2011.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=2rO3ZvEAAAAJ&cstart=20&pagesize=80&citation_for_view=2rO3ZvEAAAAJ:4TOpqqG69KYC", "title": "Receive side coalescing for accelerating TCP/IP processing", "published_by": "High Performance Computing-HiPC 2006: 13th International Conference\u00a0\u2026, 2006", "authors": ["S Makineni", "R Iyer", "P Sarangam", "D Newell", "L Zhao", "R Illikkal", "J Moses"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2953321188475854897", "cited_by": 44.0, "year": 2006.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=2rO3ZvEAAAAJ&cstart=20&pagesize=80&citation_for_view=2rO3ZvEAAAAJ:KxtntwgDAa4C", "title": "A case study on the communication and computation behaviors of real applications in NoC-based MPSoCs", "published_by": "2014 IEEE computer society annual symposium on VLSI, 480-485, 2014", "authors": ["Z Wang", "W Liu", "J Xu", "B Li", "R Iyer", "R Illikkal", "X Wu", "WH Mow", "W Ye"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2795068300702944519", "cited_by": 43.0, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=2rO3ZvEAAAAJ&cstart=20&pagesize=80&citation_for_view=2rO3ZvEAAAAJ:_Qo2XoVZTnwC", "title": "CHOP: Integrating DRAM caches for CMP server platforms", "published_by": "IEEE micro 31 (1), 99-108, 2010", "authors": ["X Jiang", "N Madan", "L Zhao", "M Upton", "R Iyer", "S Makineni", "D Newell", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5791101468486288698,5587980170699035815", "cited_by": 43.0, "year": 2010.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=2rO3ZvEAAAAJ&cstart=20&pagesize=80&citation_for_view=2rO3ZvEAAAAJ:LkGwnXOMwfcC", "title": "Exploring large-scale CMP architectures using ManySim", "published_by": "IEEE Micro 27 (4), 21-33, 2007", "authors": ["L Zhao", "R Iyer", "J Moses", "R Illikkal", "S Makineni", "D Newell"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13167180565640545935", "cited_by": 43.0, "year": 2007.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=2rO3ZvEAAAAJ&cstart=20&pagesize=80&citation_for_view=2rO3ZvEAAAAJ:LjlpjdlvIbIC", "title": "Bit prudent in-cache acceleration of deep convolutional neural networks", "published_by": "2019 IEEE International Symposium on High Performance Computer Architecture\u00a0\u2026, 2019", "authors": ["X Wang", "J Yu", "C Augustine", "R Iyer", "R Das"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12118345478858311101", "cited_by": 41.0, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=2rO3ZvEAAAAJ&cstart=20&pagesize=80&citation_for_view=2rO3ZvEAAAAJ:dhFuZR0502QC", "title": "Cogniserve: Heterogeneous server architecture for large-scale recognition", "published_by": "IEEE Micro 31 (3), 20-31, 2011", "authors": ["R Iyer", "S Srinivasan", "O Tickoo", "Z Fang", "R Illikkal", "S Zhang", "V Chadha", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15256194901710852496", "cited_by": 41.0, "year": 2011.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=2rO3ZvEAAAAJ&cstart=20&pagesize=80&citation_for_view=2rO3ZvEAAAAJ:f2IySw72cVMC", "title": "ACCESS: Smart scheduling for asymmetric cache CMPs", "published_by": "2011 IEEE 17th International Symposium on High Performance Computer\u00a0\u2026, 2011", "authors": ["X Jiang", "A Mishra", "L Zhao", "R Iyer", "Z Fang", "S Srinivasan", "S Makineni", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1601354591309064068", "cited_by": 39.0, "year": 2011.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=2rO3ZvEAAAAJ&cstart=20&pagesize=80&citation_for_view=2rO3ZvEAAAAJ:_FxGoFyzp5QC", "title": "I/O processing in a virtualized platform: a simulation-driven approach", "published_by": "Proceedings of the 3rd international conference on Virtual execution\u00a0\u2026, 2007", "authors": ["V Chadha", "R Illiikkal", "R Iyer", "J Moses", "D Newell", "RJ Figueiredo"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10640907141474134827", "cited_by": 39.0, "year": 2007.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=2rO3ZvEAAAAJ&cstart=20&pagesize=80&citation_for_view=2rO3ZvEAAAAJ:WbkHhVStYXYC", "title": "Vip: virtualizing ip chains on handheld platforms", "published_by": "Proceedings of the 42Nd Annual International Symposium on Computer\u00a0\u2026, 2015", "authors": ["NC Nachiappan", "H Zhang", "J Ryoo", "N Soundararajan", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9078824833643619591", "cited_by": 38.0, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=2rO3ZvEAAAAJ&cstart=20&pagesize=80&citation_for_view=2rO3ZvEAAAAJ:hMod-77fHWUC", "title": "RAFT: A router architecture with frequency tuning for on-chip networks", "published_by": "Journal of Parallel and Distributed Computing 71 (5), 625-640, 2011", "authors": ["AK Mishra", "A Yanamandra", "R Das", "S Eachempati", "R Iyer", "N Vijaykrishnan", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13907460744128528465", "cited_by": 37.0, "year": 2011.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=2rO3ZvEAAAAJ&cstart=20&pagesize=80&citation_for_view=2rO3ZvEAAAAJ:UebtZRa9Y70C", "title": "Performance characterization of TCP/IP packet processing in commercial server workloads", "published_by": "2003 IEEE International Conference on Communications (Cat. No. 03CH37441), 33-41, 2003", "authors": ["S Makineni", "R Iyer"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1116221538254898926", "cited_by": 37.0, "year": 2003.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=2rO3ZvEAAAAJ&cstart=20&pagesize=80&citation_for_view=2rO3ZvEAAAAJ:8k81kl-MbHgC", "title": "Switch cache: A framework for improving the remote memory access latency of CC-NUMA multiprocessors", "published_by": "Proceedings Fifth International Symposium on High-Performance Computer\u00a0\u2026, 1999", "authors": ["R Iyer", "LN Bhuyan"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15467019592333906216", "cited_by": 37.0, "year": 1999.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=2rO3ZvEAAAAJ&cstart=20&pagesize=80&citation_for_view=2rO3ZvEAAAAJ:aqlVkmm33-oC", "title": "Hardware support for accelerating data movement in server platform", "published_by": "IEEE Transactions on Computers 56 (6), 740-753, 2007", "authors": ["L Zhao", "LN Bhuyan", "R Iyer", "S Makineni", "D Newell"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2944235464243288514", "cited_by": 36.0, "year": 2007.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=2rO3ZvEAAAAJ&cstart=20&pagesize=80&citation_for_view=2rO3ZvEAAAAJ:hqOjcs7Dif8C", "title": "Performance of multistage bus networks for a distributed shared memory multiprocessor", "published_by": "IEEE Transactions on Parallel and Distributed Systems 8 (1), 82-95, 1997", "authors": ["LN Bhuyan", "RR Iyer", "T Askar", "AK Nanda", "M Kumar"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10663180174412700516", "cited_by": 35.0, "year": 1997.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=2rO3ZvEAAAAJ&cstart=20&pagesize=80&citation_for_view=2rO3ZvEAAAAJ:mB3voiENLucC", "title": "Virtual platform architectures for resource metering in datacenters", "published_by": "ACM SIGMETRICS Performance Evaluation Review 37 (2), 89-90, 2009", "authors": ["R Iyer", "R Illikkal", "L Zhao", "D Newell", "J Moses"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13076337454996447748", "cited_by": 34.0, "year": 2009.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=2rO3ZvEAAAAJ&cstart=20&pagesize=80&citation_for_view=2rO3ZvEAAAAJ:K3LRdlH-MEoC", "title": "Hippai: High performance portable accelerator interface for socs", "published_by": "2009 International Conference on High Performance Computing (HiPC), 109-118, 2009", "authors": ["PM Stillwell", "V Chadha", "O Tickoo", "S Zhang", "R Illikkal", "R Iyer", "D Newell"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6005856967575932897", "cited_by": 33.0, "year": 2009.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=2rO3ZvEAAAAJ&cstart=20&pagesize=80&citation_for_view=2rO3ZvEAAAAJ:9ZlFYXVOiuMC", "title": "Hardware support for bulk data movement in server platforms", "published_by": "2005 International Conference on Computer Design, 53-60, 2005", "authors": ["L Zhao", "R Iyer", "S Makineni", "L Bhuyan", "D Newell"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2365868718942494133", "cited_by": 32.0, "year": 2005.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=2rO3ZvEAAAAJ&cstart=20&pagesize=80&citation_for_view=2rO3ZvEAAAAJ:Wp0gIr-vW9MC", "title": "Performance characterization and optimization of mobile augmented reality on handheld platforms", "published_by": "2009 IEEE International Symposium on Workload Characterization (IISWC), 128-137, 2009", "authors": ["S Srinivasan", "Z Fang", "R Iyer", "S Zhang", "M Espig", "D Newell", "D Cermak", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5833464040605271974", "cited_by": 31.0, "year": 2009.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=2rO3ZvEAAAAJ&cstart=20&pagesize=80&citation_for_view=2rO3ZvEAAAAJ:hC7cP41nSMkC", "title": "Implications of cache asymmetry on server consolidation performance", "published_by": "2008 IEEE International Symposium on Workload Characterization, 24-32, 2008", "authors": ["P Apparao", "R Iyer", "D Newell"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15424304898297414186", "cited_by": 30.0, "year": 2008.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=2rO3ZvEAAAAJ&cstart=20&pagesize=80&citation_for_view=2rO3ZvEAAAAJ:kNdYIx-mwKoC", "title": "Using switch directories to speed up cache-to-cache transfers in CC-NUMA multiprocessors", "published_by": "Proceedings 14th International Parallel and Distributed Processing Symposium\u00a0\u2026, 2000", "authors": ["R Iyer", "LN Bhuyan", "A Nanda"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17998487531802487053", "cited_by": 28.0, "year": 2000.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=2rO3ZvEAAAAJ&cstart=20&pagesize=80&citation_for_view=2rO3ZvEAAAAJ:L8Ckcad2t8MC", "title": "CMP memory modeling: How much does accuracy matter?", "published_by": "Workshop on Modeling, Benchmarking and Simulation, 2009", "authors": ["S Srinivasan", "L Zhao", "B Ganesh", "B Jacob", "M Espig", "R Iyer"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=738345136608917993", "cited_by": 27.0, "year": 2009.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=2rO3ZvEAAAAJ&cstart=20&pagesize=80&citation_for_view=2rO3ZvEAAAAJ:MXK_kJrjxJIC", "title": "Architectural characterization of an XML-centric commercial server workload", "published_by": "International Conference on Parallel Processing, 2004. ICPP 2004., 292-300, 2004", "authors": ["P Apparao", "R Iyer", "R Morin", "N Nayak", "M Bhat", "D Halliwell", "W Steinberg"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5391677416310481359", "cited_by": 27.0, "year": 2004.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=2rO3ZvEAAAAJ&cstart=20&pagesize=80&citation_for_view=2rO3ZvEAAAAJ:ULOm3_A8WrAC", "title": "Measurement-based analysis of tcp/ip processing requirements", "published_by": "10th International Conference on High Performance Computing (HiPC 2003), 2003", "authors": ["S Makineni", "R Iyer"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5415814568409291969,5632522828348443131", "cited_by": 26.0, "year": 2003.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=2rO3ZvEAAAAJ&cstart=20&pagesize=80&citation_for_view=2rO3ZvEAAAAJ:EUQCXRtRnyEC", "title": "Addressing TCP/IP Processing Challenges Using the IA and IXP Processors.", "published_by": "Intel Technology Journal 7 (4), 2003", "authors": ["D Minturn", "G Regnier", "J Krueger", "R Iyer", "S Makineni"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14349001386701966466", "cited_by": 26.0, "year": 2003.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=2rO3ZvEAAAAJ&cstart=20&pagesize=80&citation_for_view=2rO3ZvEAAAAJ:M3ejUd6NZC8C", "title": "CMPSched $ im: Evaluating OS/CMP interaction on shared cache management", "published_by": "2009 IEEE International Symposium on Performance Analysis of Systems and\u00a0\u2026, 2009", "authors": ["J Moses", "K Aisopos", "A Jaleel", "R Iyer", "R Illikkal", "D Newell", "S Makineni"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3342724299148191244", "cited_by": 25.0, "year": 2009.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=2rO3ZvEAAAAJ&cstart=20&pagesize=80&citation_for_view=2rO3ZvEAAAAJ:fQNAKQ3IYiAC", "title": "Visual IoT: Architectural challenges and opportunities; toward a self-learning and energy-neutral IoT", "published_by": "Ieee Micro 36 (06), 45-49, 2016", "authors": ["R Iyer", "E Ozer"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=90965801680095903", "cited_by": 24.0, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=2rO3ZvEAAAAJ&cstart=20&pagesize=80&citation_for_view=2rO3ZvEAAAAJ:maZDTaKrznsC", "title": "PIRATE: QoS and performance management in CMP architectures", "published_by": "ACM SIGMETRICS Performance Evaluation Review 37 (4), 3-10, 2010", "authors": ["R Illikkal", "V Chadha", "A Herdrich", "R Iyer", "D Newell"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13381883417154928586", "cited_by": 24.0, "year": 2010.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=2rO3ZvEAAAAJ&cstart=20&pagesize=80&citation_for_view=2rO3ZvEAAAAJ:qxL8FJ1GzNcC", "title": "SpliceNP: a TCP splicer using a network processor", "published_by": "Proceedings of the 2005 ACM symposium on Architecture for networking and\u00a0\u2026, 2005", "authors": ["L Zhao", "Y Luo", "L Bhuyan", "R Iyer"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2906413743491437824", "cited_by": 23.0, "year": 2005.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=2rO3ZvEAAAAJ&cstart=20&pagesize=80&citation_for_view=2rO3ZvEAAAAJ:4DMP91E08xMC", "title": "Impact of CC-NUMA memory management policies on the application performance of multistage switching networks", "published_by": "IEEE Transactions on Parallel and Distributed Systems 11 (3), 230-246, 2000", "authors": ["LN Bhuyan", "R Iyer", "HJ Wang", "A Kumar"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4204066812830551197", "cited_by": 23.0, "year": 2000.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=2rO3ZvEAAAAJ&cstart=20&pagesize=80&citation_for_view=2rO3ZvEAAAAJ:g5m5HwL7SMYC", "title": "Dynamic qos management for chip multiprocessors", "published_by": "ACM Transactions on Architecture and Code Optimization (TACO) 9 (3), 1-29, 2012", "authors": ["B Li", "LS Peh", "L Zhao", "R Iyer"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14449303020823154265", "cited_by": 22.0, "year": 2012.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=2rO3ZvEAAAAJ&cstart=20&pagesize=80&citation_for_view=2rO3ZvEAAAAJ:abG-DnoFyZgC", "title": "Impact of switch design on the application performance of cache-coherent multiprocessors", "published_by": "Proceedings of the First Merged International Parallel Processing Symposium\u00a0\u2026, 1998", "authors": ["L Bhuyan", "H Wang", "R Iyer", "A Kumar"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=18153790377950965197", "cited_by": 21.0, "year": 1998.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=2rO3ZvEAAAAJ&cstart=20&pagesize=80&citation_for_view=2rO3ZvEAAAAJ:3s1wT3WcHBgC", "title": "Datacenter-on-Chip Architectures: Tera-scale Opportunities and Challenges.", "published_by": "Intel Technology Journal 11 (3), 2007", "authors": ["R Iyer", "R Illikkal", "L Zhao", "S Makineni", "D Newell", "J Moses", "P Apparao"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9456024145250584097", "cited_by": 20.0, "year": 2007.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=2rO3ZvEAAAAJ&cstart=20&pagesize=80&citation_for_view=2rO3ZvEAAAAJ:YOwf2qJgpHMC", "title": "A performance model for peer to peer file-sharing services", "published_by": "WWW-11, Poster Session, 2002", "authors": ["K Kant", "R Iyer", "V Tewari"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3494632230185542124", "cited_by": 20.0, "year": 2002.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=2rO3ZvEAAAAJ&cstart=20&pagesize=80&citation_for_view=2rO3ZvEAAAAJ:b0M2c_1WBrUC", "title": "Design and evaluation of a switch cache architecture for CC-NUMA multiprocessors", "published_by": "IEEE Transactions on Computers 49 (8), 779-797, 2000", "authors": ["RR Iyer", "LN Bhuyan"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10468973834088055235", "cited_by": 20.0, "year": 2000.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=2rO3ZvEAAAAJ&cstart=20&pagesize=80&citation_for_view=2rO3ZvEAAAAJ:7PzlFSSx8tAC", "title": "Performance implications of chipset caches in web servers", "published_by": "2003 IEEE International Symposium on Performance Analysis of Systems and\u00a0\u2026, 2003", "authors": ["R Iyer"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15969793475916982759", "cited_by": 19.0, "year": 2003.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=2rO3ZvEAAAAJ&cstart=20&pagesize=80&citation_for_view=2rO3ZvEAAAAJ:ye4kPcJQO24C", "title": "Technologies for managing sensor and telemetry data on an edge networking platform", "published_by": "US Patent 11,082,525, 2021", "authors": ["R Sethuraman", "T Verrall", "NM Smith", "T Willhalm", "B Ganesh", "FG Bernat", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=304538168849152655", "cited_by": 18.0, "year": 2021.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=2rO3ZvEAAAAJ&cstart=20&pagesize=80&citation_for_view=2rO3ZvEAAAAJ:QIV2ME_5wuYC", "title": "Design and implementation of a content-aware switch using a network processor", "published_by": "13th Symposium on High Performance Interconnects (HOTI'05), 79-85, 2005", "authors": ["L Zhao", "Y Luo", "L Bhuyan", "R Iyer"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9851220956271857593", "cited_by": 18.0, "year": 2005.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=2rO3ZvEAAAAJ&cstart=20&pagesize=80&citation_for_view=2rO3ZvEAAAAJ:mVmsd5A6BfQC", "title": "Compressibility characteristics of address/data transfers in commercial workloads", "published_by": "Proceedings of the Fifth Workshop on Computer Architecture Evaluation Using\u00a0\u2026, 2002", "authors": ["K Kant", "R Iyer"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1192909053158773802", "cited_by": 18.0, "year": 2002.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=2rO3ZvEAAAAJ&cstart=20&pagesize=80&citation_for_view=2rO3ZvEAAAAJ:dQ2og3OwTAUC", "title": "RLDRM: Closed loop dynamic cache allocation with deep reinforcement learning for network function virtualization", "published_by": "2020 6th IEEE Conference on Network Softwarization (NetSoft), 335-343, 2020", "authors": ["B Li", "Y Wang", "R Wang", "C Tai", "R Iyer", "Z Zhou", "A Herdrich", "T Zhang", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15640182753057585769", "cited_by": 17.0, "year": 2020.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=2rO3ZvEAAAAJ&cstart=20&pagesize=80&citation_for_view=2rO3ZvEAAAAJ:NaGl4SEjCO4C", "title": "Accelerator-rich architectures: Implications, opportunities and challenges", "published_by": "17th Asia and South Pacific Design Automation Conference, 106-107, 2012", "authors": ["R Iyer"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13012865531255631848", "cited_by": 17.0, "year": 2012.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=2rO3ZvEAAAAJ&cstart=20&pagesize=80&citation_for_view=2rO3ZvEAAAAJ:NhqRSupF_l8C", "title": "Design and analysis of static memory management policies for cc-numa multiprocessors", "published_by": "Journal of systems architecture 48 (1-3), 59-80, 2002", "authors": ["R Iyer", "H Wang", "LN Bhuyan"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15188415435186441646", "cited_by": 17.0, "year": 2002.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=2rO3ZvEAAAAJ&cstart=20&pagesize=80&citation_for_view=2rO3ZvEAAAAJ:M05iB0D1s5AC", "title": "Optimizing datacenter power with memory system levers for guaranteed quality-of-service", "published_by": "Proceedings of the 21st international conference on Parallel architectures\u00a0\u2026, 2012", "authors": ["K Sudan", "S Srinivasan", "R Balasubramonian", "R Iyer"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7880630772097870081", "cited_by": 15.0, "year": 2012.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=2rO3ZvEAAAAJ&cstart=20&pagesize=80&citation_for_view=2rO3ZvEAAAAJ:ZeXyd9-uunAC", "title": "qTLB: Looking inside the Look-aside buffer", "published_by": "High Performance Computing\u2013HiPC 2007: 14th International Conference, Goa\u00a0\u2026, 2007", "authors": ["O Tickoo", "H Kannan", "V Chadha", "R Illikkal", "R Iyer", "D Newell"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4554426636784854947", "cited_by": 15.0, "year": 2007.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=2rO3ZvEAAAAJ&cstart=20&pagesize=80&citation_for_view=2rO3ZvEAAAAJ:hFOr9nPyWt4C", "title": "ASPEN: towards effective simulation of threads & engines in evolving platforms", "published_by": "The IEEE Computer Society's 12th Annual International Symposium on Modeling\u00a0\u2026, 2004", "authors": ["J Moses", "R Illikkal", "R Iyer", "R Huggahalli", "D Newell"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10093516209288914164", "cited_by": 15.0, "year": 2004.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=2rO3ZvEAAAAJ&cstart=20&pagesize=80&citation_for_view=2rO3ZvEAAAAJ:HDshCWvjkbEC", "title": "Design and performance of compressed interconnects for high performance servers", "published_by": "Proceedings 21st International Conference on Computer Design, 164-169, 2003", "authors": ["K Kant", "R Iyer"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1591756615459274333", "cited_by": 14.0, "year": 2003.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=2rO3ZvEAAAAJ&cstart=20&pagesize=80&citation_for_view=2rO3ZvEAAAAJ:HE397vMXCloC", "title": "Visual IoT: ultra-low-power processing architectures and implications", "published_by": "IEEE Micro 37 (6), 52-61, 2017", "authors": ["VS Chua", "JZ Esquivel", "AS Paul", "T Techathamnukool", "CF Fajardo", "N Jain", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1193772572729213271", "cited_by": 13.0, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=2rO3ZvEAAAAJ&cstart=20&pagesize=80&citation_for_view=2rO3ZvEAAAAJ:fPk4N6BV_jEC", "title": "Exploring small-scale and large-scale cmp architectures for commercial java servers", "published_by": "2006 IEEE International Symposium on Workload Characterization, 191-200, 2006", "authors": ["R Iyer", "M Bhat", "L Zhao", "R Illikkal", "S Makineni", "M Jones", "K Shiv", "D Newell"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=368071332799185997", "cited_by": 13.0, "year": 2006.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=2rO3ZvEAAAAJ&cstart=20&pagesize=80&citation_for_view=2rO3ZvEAAAAJ:isC4tDSrTZIC", "title": "Performance Characterization of iSCSI processing in a server platform", "published_by": "PCCC 2005. 24th IEEE International Performance, Computing, and\u00a0\u2026, 2005", "authors": ["HM Khosravi", "A Joglekar", "R Iyer"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1773709767318781302", "cited_by": 13.0, "year": 2005.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=2rO3ZvEAAAAJ&cstart=20&pagesize=80&citation_for_view=2rO3ZvEAAAAJ:j3f4tGmQtD8C", "title": "Modeling and simulation of Adhoc/P2P resource sharing networks", "published_by": "Proceedings of TOOLS 138, 2003", "authors": ["K Kant", "R Iyer"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7139088269495865503", "cited_by": 13.0, "year": 2003.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=2rO3ZvEAAAAJ&cstart=20&pagesize=80&citation_for_view=2rO3ZvEAAAAJ:j8SEvjWlNXcC", "title": "Modeling and simulation of ad-hoc/P2P file-sharing networks", "published_by": "13th International Conference on Modelling Techniques and Tools for Computer\u00a0\u2026, 2003", "authors": ["K Kant", "R Iyer"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7402572744571258974", "cited_by": 13.0, "year": 2003.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=2rO3ZvEAAAAJ&cstart=20&pagesize=80&citation_for_view=2rO3ZvEAAAAJ:e5wmG9Sq2KIC", "title": "Design and analysis of static memory management policies for CC-NUMA multiprocessors", "published_by": "Texas A & M University, 1998", "authors": ["R Iyer", "H Wang", "L Bhuyan"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10051149482399682722", "cited_by": 13.0, "year": 1998.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=2rO3ZvEAAAAJ&cstart=20&pagesize=80&citation_for_view=2rO3ZvEAAAAJ:tKAzc9rXhukC", "title": "Compute-capable block RAMs for efficient deep learning acceleration on FPGAs", "published_by": "2021 IEEE 29th Annual International Symposium on Field-Programmable Custom\u00a0\u2026, 2021", "authors": ["X Wang", "V Goyal", "J Yu", "V Bertacco", "A Boutros", "E Nurvitadhi", "C Augustine", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5421593378823312568", "cited_by": 12.0, "year": 2021.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=2rO3ZvEAAAAJ&cstart=20&pagesize=80&citation_for_view=2rO3ZvEAAAAJ:O3NaXMp0MMsC", "title": "Using checksum to reduce power consumption of display systems for low-motion content", "published_by": "2009 IEEE International Conference on Computer Design, 47-53, 2009", "authors": ["K Han", "Z Fang", "P Diefenbaugh", "R Forand", "RR Iyer", "D Newell"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1913235576385433412", "cited_by": 12.0, "year": 2009.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=2rO3ZvEAAAAJ&cstart=20&pagesize=80&citation_for_view=2rO3ZvEAAAAJ:qUcmZB5y_30C", "title": "Understanding the memory performance of data-mining workloads on small, medium, and large-scale cmps using hardware-software co-simulation", "published_by": "2007 IEEE International Symposium on Performance Analysis of Systems\u00a0\u2026, 2007", "authors": ["W Li", "E Li", "A Jaleel", "J Shan", "Y Chen", "Q Wang", "R Iyer", "R Illikkal", "Y Zhang", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7759057675055076501", "cited_by": 12.0, "year": 2007.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=2rO3ZvEAAAAJ&cstart=20&pagesize=80&citation_for_view=2rO3ZvEAAAAJ:-f6ydRqryjwC", "title": "A network processor-based, content-aware switch", "published_by": "IEEE Micro 26 (3), 72-84, 2006", "authors": ["L Zhao", "Y Luo", "LN Bhuyan", "R Iyer"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10833351077905825506", "cited_by": 12.0, "year": 2006.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=2rO3ZvEAAAAJ&cstart=100&pagesize=100&citation_for_view=2rO3ZvEAAAAJ:XiSMed-E-HIC", "title": "Impact of JIT/JVM optimizations on Java application performance", "published_by": "Seventh Workshop on Interaction Between Compilers and Computer Architectures\u00a0\u2026, 2003", "authors": ["K Shiv", "R Iyer", "C Newburn", "J Dahlstedt", "M Lagergren", "O Lindholm"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15283412402727092554", "cited_by": 12.0, "year": 2003.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=2rO3ZvEAAAAJ&cstart=100&pagesize=100&citation_for_view=2rO3ZvEAAAAJ:uJ-U7cs_P_0C", "title": "On the potential of peer-to-peer computing: classification and evaluation", "published_by": "Proceedings. of CCGrid, Berlin, Germany, 2002", "authors": ["K Kant", "R Iyer", "V Tewari"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12365142238443127796", "cited_by": 12.0, "year": 2002.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=2rO3ZvEAAAAJ&cstart=100&pagesize=100&citation_for_view=2rO3ZvEAAAAJ:IWHjjKOFINEC", "title": "Comparing the memory system performance of the HP V-Class and SGI Origin 2000 multiprocessors using microbenchmarks and scientific applications", "published_by": "Proceedings of the 13th international conference on Supercomputing, 339-347, 1999", "authors": ["R Iyer", "NM Amato", "L Rauchwerger", "L Bhuyan"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5318921701834104249", "cited_by": 12.0, "year": 1999.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=2rO3ZvEAAAAJ&cstart=100&pagesize=100&citation_for_view=2rO3ZvEAAAAJ:vV6vV6tmYwMC", "title": "SMT QoS: Hardware prototyping of thread-level performance differentiation mechanisms", "published_by": "Proceedings of the USENIX Workshop on Hot Topics in Parallelism, 2012", "authors": ["A Herdrich", "R Illikkal", "R Iyer", "R Singhal", "M Merten", "M Dixon"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14941313725699339966", "cited_by": 10.0, "year": 2012.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=2rO3ZvEAAAAJ&cstart=100&pagesize=100&citation_for_view=2rO3ZvEAAAAJ:R3hNpaxXUhUC", "title": "Efficient caching techniques for server network acceleration", "published_by": "2004 Advanced Networking and Communications Hardware Workshop, 2004", "authors": ["L Zhao", "S Makineni", "R Illikkal", "R Iyer", "L Bhuyan"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9992660911173156434", "cited_by": 10.0, "year": 2004.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=2rO3ZvEAAAAJ&cstart=100&pagesize=100&citation_for_view=2rO3ZvEAAAAJ:sSrBHYA8nusC", "title": "Improving cache performance of network intensive workloads", "published_by": "International Conference on Parallel Processing, 2001., 87-94, 2001", "authors": ["U Vallamsetty", "P Mohapatra", "R Iyer", "K Kant"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11633064125404561384", "cited_by": 10.0, "year": 2001.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=2rO3ZvEAAAAJ&cstart=100&pagesize=100&citation_for_view=2rO3ZvEAAAAJ:70eg2SAEIzsC", "title": "Reducing L1 caches power by exploiting software semantics", "published_by": "Proceedings of the 2012 ACM/IEEE international symposium on Low power\u00a0\u2026, 2012", "authors": ["Z Fang", "L Zhao", "X Jiang", "S Lu", "R Iyer", "T Li", "SE Lee"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5735147081313048529", "cited_by": 9.0, "year": 2012.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=2rO3ZvEAAAAJ&cstart=100&pagesize=100&citation_for_view=2rO3ZvEAAAAJ:2P1L_qKh6hAC", "title": "Template-based memory access engine for accelerators in SoCs", "published_by": "16th Asia and South Pacific Design Automation Conference (ASP-DAC 2011), 147-153, 2011", "authors": ["B Li", "Z Fang", "R Iyer"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6235696641667774429", "cited_by": 9.0, "year": 2011.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=2rO3ZvEAAAAJ&cstart=100&pagesize=100&citation_for_view=2rO3ZvEAAAAJ:RGFaLdJalmkC", "title": "Accelerating full-system simulation through characterizing and predicting operating system performance", "published_by": "2007 IEEE International Symposium on Performance Analysis of Systems\u00a0\u2026, 2007", "authors": ["S Kim", "F Liu", "Y Solihin", "R Iyer", "L Zhao", "W Cohen"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6352111688676493818", "cited_by": 9.0, "year": 2007.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=2rO3ZvEAAAAJ&cstart=100&pagesize=100&citation_for_view=2rO3ZvEAAAAJ:TQgYirikUcIC", "title": "A Trace-driven Analysis of Sharing Behavior in TPC-C", "published_by": "2nd Workshop on Computer Architecture Evaluation using Commercial Workloads, 1999", "authors": ["R Iyer", "G Janakiraman", "R Kumar", "L Bhuyan"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8251456564378946276", "cited_by": 9.0, "year": 1999.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=2rO3ZvEAAAAJ&cstart=100&pagesize=100&citation_for_view=2rO3ZvEAAAAJ:VLnqNzywnoUC", "title": "Advances in microprocessor cache architectures over the last 25 years", "published_by": "IEEE Micro 41 (6), 78-88, 2021", "authors": ["R Iyer", "V De", "R Illikkal", "D Koufaty", "B Chitlur", "A Herdrich", "M Khellah", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3331649343791403214", "cited_by": 8.0, "year": 2021.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=2rO3ZvEAAAAJ&cstart=100&pagesize=100&citation_for_view=2rO3ZvEAAAAJ:35r97b3x0nAC", "title": "Mitigating sampling bias and improving robustness in active learning", "published_by": "arXiv preprint arXiv:2109.06321, 2021", "authors": ["R Krishnan", "A Sinha", "N Ahuja", "M Subedar", "O Tickoo", "R Iyer"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11524658959264879035", "cited_by": 8.0, "year": 2021.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=2rO3ZvEAAAAJ&cstart=100&pagesize=100&citation_for_view=2rO3ZvEAAAAJ:eq2jaN3J8jMC", "title": "Packet coalescing", "published_by": "US Patent 8,718,096, 2014", "authors": ["S Makineni", "R Iyer", "D Minturn", "S Sen", "D Newell", "L Zhao"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2964430682072482733", "cited_by": 8.0, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=2rO3ZvEAAAAJ&cstart=100&pagesize=100&citation_for_view=2rO3ZvEAAAAJ:SdhP9T11ey4C", "title": "Packet coalescing", "published_by": "US Patent 8,036,246, 2011", "authors": ["S Makineni", "R Iyer", "D Minturn", "S Sen", "D Newell", "L Zhao"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10637936954927629658", "cited_by": 8.0, "year": 2011.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=2rO3ZvEAAAAJ&cstart=100&pagesize=100&citation_for_view=2rO3ZvEAAAAJ:J_g5lzvAfSwC", "title": "Constraint-aware large-scale CMP cache design", "published_by": "High Performance Computing\u2013HiPC 2007: 14th International Conference, Goa\u00a0\u2026, 2007", "authors": ["L Zhao", "R Iyer", "S Makineni", "R Illikkal", "J Moses", "D Newell"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16779864780967805981", "cited_by": 8.0, "year": 2007.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=2rO3ZvEAAAAJ&cstart=100&pagesize=100&citation_for_view=2rO3ZvEAAAAJ:bEWYMUwI8FkC", "title": "Design and evaluation of snoop filters for web servers", "published_by": "Proceedings of SPECTS, 2004", "authors": ["S Chinthamani", "R Iyer"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15477081551218957280", "cited_by": 8.0, "year": 2004.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=2rO3ZvEAAAAJ&cstart=100&pagesize=100&citation_for_view=2rO3ZvEAAAAJ:k_IJM867U9cC", "title": "Exploring the cache design space for Web servers", "published_by": "Proceedings 15th International Parallel and Distributed Processing Symposium\u00a0\u2026, 2001", "authors": ["R Iyer"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2981377705859907018", "cited_by": 8.0, "year": 2001.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=2rO3ZvEAAAAJ&cstart=100&pagesize=100&citation_for_view=2rO3ZvEAAAAJ:t6usbXjVLHcC", "title": "A systematic and realistic network-on-chip traffic modeling and generation technique for emerging many-core systems", "published_by": "IEEE Transactions on Multi-Scale Computing Systems 4 (2), 113-126, 2017", "authors": ["W Liu", "Z Wang", "P Yang", "J Xu", "B Li", "R Lyer", "R Illikkal"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17391187374343254893", "cited_by": 7.0, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=2rO3ZvEAAAAJ&cstart=100&pagesize=100&citation_for_view=2rO3ZvEAAAAJ:q3oQSFYPqjQC", "title": "Making Sense of Sensors: End-to-End Algorithms and Infrastructure Design from Wearable-Devices to Data Centers", "published_by": "Apress, 2016", "authors": ["O Tickoo", "R Iyer"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2893208242140630379", "cited_by": 7.0, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=2rO3ZvEAAAAJ&cstart=100&pagesize=100&citation_for_view=2rO3ZvEAAAAJ:8AbLer7MMksC", "title": "Design of a low power SoC testchip for wearables and IoTs", "published_by": "2015 IEEE Hot Chips 27 Symposium (HCS), 1-27, 2015", "authors": ["M Wu", "R Iyer", "Y Hoskote", "S Zhang", "J Zamora", "G Fabila", "I Klotchkov", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1493348245599309674", "cited_by": 7.0, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=2rO3ZvEAAAAJ&cstart=100&pagesize=100&citation_for_view=2rO3ZvEAAAAJ:blknAaTinKkC", "title": "Achieving 10Gbps network processing: are we there yet?", "published_by": "High Performance Computing-HiPC 2008: 15th International Conference\u00a0\u2026, 2008", "authors": ["P Govindarajan", "S Makineni", "D Newell", "R Iyer", "R Huggahalli", "A Kumar"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10692981512048891567", "cited_by": 7.0, "year": 2008.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=2rO3ZvEAAAAJ&cstart=100&pagesize=100&citation_for_view=2rO3ZvEAAAAJ:M3NEmzRMIkIC", "title": "Addressing cache/memory overheads in enterprise java cmp servers", "published_by": "2007 IEEE 10th International Symposium on Workload Characterization, 66-75, 2007", "authors": ["K Shiv", "R Iyer", "M Bhat", "R Illikkal", "M Jones", "S Makineni", "J Domer", "D Newell"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14278881175666571773", "cited_by": 7.0, "year": 2007.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=2rO3ZvEAAAAJ&cstart=100&pagesize=100&citation_for_view=2rO3ZvEAAAAJ:l7t_Zn2s7bgC", "title": "Heterogeneous Computing [Guest editors' introduction]", "published_by": "IEEE Micro 35 (04), 4-5, 2015", "authors": ["R Iyer", "D Tullsen"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14652497067696493794", "cited_by": 6.0, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=2rO3ZvEAAAAJ&cstart=100&pagesize=100&citation_for_view=2rO3ZvEAAAAJ:TFP_iSt0sucC", "title": "An experimental evaluation of the HP V-class and SGI origin 2000 multiprocessors using microbenchmarks and scientific applications", "published_by": "International Journal of Parallel Programming 33, 307-350, 2005", "authors": ["R Iyer", "J Perdue", "L Rauchwerger", "NM Amato", "L Bhuyan"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1601467113573444038", "cited_by": 6.0, "year": 2005.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=2rO3ZvEAAAAJ&cstart=100&pagesize=100&citation_for_view=2rO3ZvEAAAAJ:NJ774b8OgUMC", "title": "Trends and opportunities for SRAM based in-memory and near-memory computation", "published_by": "2021 22nd International Symposium on Quality Electronic Design (ISQED), 547-552, 2021", "authors": ["S Srinivasa", "AK Ramanathan", "J Sundaram", "D Kurian", "S Gopal", "N Jain", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8405405746144246224", "cited_by": 5.0, "year": 2021.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=2rO3ZvEAAAAJ&cstart=100&pagesize=100&citation_for_view=2rO3ZvEAAAAJ:OU6Ihb5iCvQC", "title": "A systematic network-on-chip traffic modeling and generation methodology", "published_by": "2014 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS), 675-678, 2014", "authors": ["Z Wang", "W Liu", "J Xu", "X Wu", "Z Wang", "B Li", "R Iyer", "R Illikkal"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6262467247858191241", "cited_by": 5.0, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=2rO3ZvEAAAAJ&cstart=100&pagesize=100&citation_for_view=2rO3ZvEAAAAJ:a0OBvERweLwC", "title": "Pcasa: Probabilistic control-adjusted selective allocation for shared caches", "published_by": "2012 Design, Automation & Test in Europe Conference & Exhibition (DATE), 473-478, 2012", "authors": ["K Aisopos", "J Moses", "R Illikkal", "R Iyer", "D Newell"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2380370363220179739", "cited_by": 5.0, "year": 2012.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=2rO3ZvEAAAAJ&cstart=100&pagesize=100&citation_for_view=2rO3ZvEAAAAJ:pqnbT2bcN3wC", "title": "Boomerang: reducing power consumption of response packets in NoCs with minimal performance impact", "published_by": "IEEE Computer Architecture Letters 9 (2), 49-52, 2010", "authors": ["Z Fang", "E Hallnor", "B Li", "M Leddige", "D Dai", "SE Lee", "S Makineni", "R Iyer"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15261763851179460395", "cited_by": 5.0, "year": 2010.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=2rO3ZvEAAAAJ&cstart=100&pagesize=100&citation_for_view=2rO3ZvEAAAAJ:BqipwSGYUEgC", "title": "Special Section on CMP Architectures", "published_by": "IEEE Transactions on Parallel & Distributed Systems 18 (08), 1025-1027, 2007", "authors": ["R Iyer", "DM Tullsen"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1262075607248836940", "cited_by": 5.0, "year": 2007.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=2rO3ZvEAAAAJ&cstart=100&pagesize=100&citation_for_view=2rO3ZvEAAAAJ:fEOibwPWpKIC", "title": "A Performance Model for Peer to Peer File Sharing Services, Intel Corporation", "published_by": NaN, "authors": [""], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3638019905833843766", "cited_by": 5.0, "year": 2001.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=2rO3ZvEAAAAJ&cstart=100&pagesize=100&citation_for_view=2rO3ZvEAAAAJ:vDijr-p_gm4C", "title": "DPM-NFV: Dynamic Power Management Framework for 5G User Plane Function using Bayesian Optimization", "published_by": "GLOBECOM 2022-2022 IEEE Global Communications Conference, 4099-4105, 2022", "authors": ["J Sydir", "B Li", "P Mercati", "C Tai", "R Iyer", "M Kishinevsky", "B Serafimov"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10658384552938451362", "cited_by": 4.0, "year": 2022.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=2rO3ZvEAAAAJ&cstart=100&pagesize=100&citation_for_view=2rO3ZvEAAAAJ:SP6oXDckpogC", "title": "QoS management on heterogeneous architecture for parallel applications", "published_by": "2014 IEEE 32nd International Conference on Computer Design (ICCD), 332-339, 2014", "authors": ["Y Zhang", "L Zhao", "R Illikkal", "R Iyer", "A Herdrich", "L Peng"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15610301166961130989", "cited_by": 4.0, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=2rO3ZvEAAAAJ&cstart=100&pagesize=100&citation_for_view=2rO3ZvEAAAAJ:D03iK_w7-QYC", "title": "Cost-effectively offering private buffers in SoCs and CMPs", "published_by": "Proceedings of the international conference on Supercomputing, 275-284, 2011", "authors": ["Z Fang", "L Zhao", "RR Iyer", "CF Fajardo", "GF Garcia", "SE Lee", "B Li", "SR King", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2778736595625603189", "cited_by": 4.0, "year": 2011.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=2rO3ZvEAAAAJ&cstart=100&pagesize=100&citation_for_view=2rO3ZvEAAAAJ:YFjsv_pBGBYC", "title": "Characterization and evaluation of cache hierarchies for web servers", "published_by": "World Wide Web 7, 259-280, 2004", "authors": ["R Iyer"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15916651321681780082", "cited_by": 4.0, "year": 2004.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=2rO3ZvEAAAAJ&cstart=100&pagesize=100&citation_for_view=2rO3ZvEAAAAJ:GnPB-g6toBAC", "title": "Comparing the memory system performance of DSS workloads on the HP V-class and SGI origin 2000", "published_by": "Proceedings 16th International Parallel and Distributed Processing Symposium\u00a0\u2026, 2002", "authors": ["R Yu", "L Bhuyan", "R Iyer"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1779983018279246427", "cited_by": 4.0, "year": 2002.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=2rO3ZvEAAAAJ&cstart=100&pagesize=100&citation_for_view=2rO3ZvEAAAAJ:XiVPGOgt02cC", "title": "On the Potential of Peer-to-Peer Computing", "published_by": "Intel Corporation, 2001", "authors": ["K Kant", "R Iyer", "V Tewari"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2578653181247322648", "cited_by": 4.0, "year": 2001.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=2rO3ZvEAAAAJ&cstart=100&pagesize=100&citation_for_view=2rO3ZvEAAAAJ:-_dYPAW6P2MC", "title": "Improving robustness and efficiency in active learning with contrastive loss", "published_by": "arXiv preprint arXiv:2109.06873 2 (3), 4, 2021", "authors": ["R Krishnan", "N Ahuja", "A Sinha", "M Subedar", "O Tickoo", "R Iyer"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9332383005299252986", "cited_by": 3.0, "year": 2021.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=2rO3ZvEAAAAJ&cstart=100&pagesize=100&citation_for_view=2rO3ZvEAAAAJ:RYcK_YlVTxYC", "title": "Hardware/software co-simulation for last level cache exploration", "published_by": "2009 IEEE International Conference on Networking, Architecture, and Storage\u00a0\u2026, 2009", "authors": ["T Wang", "Q Wang", "D Liu", "M Liao", "K Wang", "L Cao", "L Zhao", "R Iyer", "R Illikkal", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7805942758385160117", "cited_by": 3.0, "year": 2009.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=2rO3ZvEAAAAJ&cstart=100&pagesize=100&citation_for_view=2rO3ZvEAAAAJ:bFI3QPDXJZMC", "title": "To snoop or not to snoop: Evaluation of fine-grain and coarse-grain snoop filtering techniques", "published_by": "Euro-Par 2008\u2013Parallel Processing: 14th International Euro-Par Conference\u00a0\u2026, 2008", "authors": ["J Young", "S Makineni", "R Iyer", "D Newell", "A Moga"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8231919764532307680", "cited_by": 3.0, "year": 2008.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=2rO3ZvEAAAAJ&cstart=100&pagesize=100&citation_for_view=2rO3ZvEAAAAJ:JV2RwH3_ST0C", "title": "Micro-architectural anatomy of a commercial TCP/IP stack", "published_by": "IEEE International Workshop on Workload Characterization, 2004. WWC-7. 2004\u00a0\u2026, 2004", "authors": ["R Illikkal", "R Iyer", "D Newell"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7096402251765678860", "cited_by": 3.0, "year": 2004.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=2rO3ZvEAAAAJ&cstart=100&pagesize=100&citation_for_view=2rO3ZvEAAAAJ:AvfA0Oy_GE0C", "title": "Intent-Driven Orchestration: Enforcing Service Level Objectives for Cloud Native Deployments", "published_by": "SN Computer Science 4 (3), 268, 2023", "authors": ["T Metsch", "M Viktorsson", "A Hoban", "M Vitali", "R Iyer", "E Elmroth"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16364313425647003191", "cited_by": 2.0, "year": 2023.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=2rO3ZvEAAAAJ&cstart=100&pagesize=100&citation_for_view=2rO3ZvEAAAAJ:epqYDVWIO7EC", "title": "Streaming encoding algorithms for scalable hyperdimensional computing", "published_by": "arXiv preprint arXiv:2209.09868, 2022", "authors": ["A Thomas", "B Khaleghi", "GK Jha", "S Dasgupta", "N Himayat", "R Iyer", "N Jain", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10965617730041353806", "cited_by": 2.0, "year": 2022.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=2rO3ZvEAAAAJ&cstart=100&pagesize=100&citation_for_view=2rO3ZvEAAAAJ:kzcrU_BdoSEC", "title": "Resource manager access control", "published_by": "US Patent App. 17/134,327, 2021", "authors": ["AJ Herdrich", "P Autee", "RM Sankaran", "G Neiger", "S Oehrlein", "M Prinke", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9939967500867811269", "cited_by": 2.0, "year": 2021.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=2rO3ZvEAAAAJ&cstart=100&pagesize=100&citation_for_view=2rO3ZvEAAAAJ:tkaPQYYpVKoC", "title": "Packet coalescing", "published_by": "US Patent App. 15/339,354, 2017", "authors": ["S Makineni", "R Iyer", "D Minturn", "S Sen", "D Newell", "L Zhao"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11779863442408598295", "cited_by": 2.0, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=2rO3ZvEAAAAJ&cstart=100&pagesize=100&citation_for_view=2rO3ZvEAAAAJ:5Ul4iDaHHb8C", "title": "Embedded branch prediction unit", "published_by": "US Patent 9,395,994, 2016", "authors": ["X Jiang", "S Makineni", "Z Fang", "D Pavlov", "R Iyer"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2880392444105792071,7152853626478718333", "cited_by": 2.0, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=2rO3ZvEAAAAJ&cstart=100&pagesize=100&citation_for_view=2rO3ZvEAAAAJ:HoB7MX3m0LUC", "title": "Reducing cache and TLB power by exploiting memory region and privilege level semantics", "published_by": "Journal of Systems Architecture 59 (6), 279-295, 2013", "authors": ["Z Fang", "L Zhao", "X Jiang", "S Lu", "R Iyer", "T Li", "SE Lee"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16353638501096568823", "cited_by": 2.0, "year": 2013.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=2rO3ZvEAAAAJ&cstart=100&pagesize=100&citation_for_view=2rO3ZvEAAAAJ:738O_yMBCRsC", "title": "EMERALD: Characterization of emerging applications and algorithms for low-power devices", "published_by": "2013 IEEE International Symposium on Performance Analysis of Systems and\u00a0\u2026, 2013", "authors": ["C Zhang", "GG Ko", "JW Choi", "S Tsai", "M Kim", "AG Rivera", "R Rutenbar", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=18314389143464211116", "cited_by": 2.0, "year": 2013.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=2rO3ZvEAAAAJ&cstart=100&pagesize=100&citation_for_view=2rO3ZvEAAAAJ:ns9cj8rnVeAC", "title": "Architectural characterization of VM scaling on an SMP machine", "published_by": "Frontiers of High Performance Computing and Networking\u2013ISPA 2006 Workshops\u00a0\u2026, 2006", "authors": ["P Apparao", "R Iyer", "D Newell"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3991301400412170868", "cited_by": 2.0, "year": 2006.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=2rO3ZvEAAAAJ&cstart=100&pagesize=100&citation_for_view=2rO3ZvEAAAAJ:URolC5Kub84C", "title": "TCP Onloading for Data Center Servers", "published_by": "IEEE Computer Magazine, 46-56, 2004", "authors": ["R Greg", "M Srihari", "I Ramesh", "I Ravi", "I Dave", "I Ram", "I Don", "I Linda", "I Annie"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=970385322162978881", "cited_by": 2.0, "year": 2004.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=2rO3ZvEAAAAJ&cstart=100&pagesize=100&citation_for_view=2rO3ZvEAAAAJ:4fKUyHm3Qg0C", "title": "Peer to peer computing: The hype, the hard problems, and quest for solutions", "published_by": "ICNP 2001, 2001", "authors": ["K Kant", "V Tewari", "R Iyer"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7087424759237140521", "cited_by": 2.0, "year": 2001.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=2rO3ZvEAAAAJ&cstart=100&pagesize=100&citation_for_view=2rO3ZvEAAAAJ:t7zJ5fGR-2UC", "title": "Cache Compression with Efficient in-SRAM Data Comparison", "published_by": "2021 IEEE International Conference on Networking, Architecture and Storage\u00a0\u2026, 2021", "authors": ["X Wang", "C Augustine", "E Nurvitadhi", "R Iyer", "L Zhao", "R Das"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10603295315646003068", "cited_by": 1.0, "year": 2021.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=2rO3ZvEAAAAJ&cstart=100&pagesize=100&citation_for_view=2rO3ZvEAAAAJ:ZfRJV9d4-WMC", "title": "Rhnas: Realizable hardware and neural architecture search", "published_by": "arXiv preprint arXiv:2106.09180, 2021", "authors": ["Y Akhauri", "A Niranjan", "JP Mu\u00f1oz", "S Banerjee", "A Davare", "P Cocchini", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1942305508414751109", "cited_by": 1.0, "year": 2021.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=2rO3ZvEAAAAJ&cstart=100&pagesize=100&citation_for_view=2rO3ZvEAAAAJ:evX43VCCuoAC", "title": "A 93 TOPS/Watt Near-Memory Reconfigurable SAD Accelerator for HEVC/AV1/JEM Encoding", "published_by": "2021 Design, Automation & Test in Europe Conference & Exhibition (DATE\u00a0\u2026, 2021", "authors": ["J Sundaram", "SR Srinivasa", "D Kurian", "I Chakraborty", "S Kale", "N Jain", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7061674257072070529", "cited_by": 1.0, "year": 2021.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=2rO3ZvEAAAAJ&cstart=100&pagesize=100&citation_for_view=2rO3ZvEAAAAJ:tOudhMTPpwUC", "title": "QoS Management on Heterogeneous Architecture for Multiprogrammed, Parallel, and Domain-Specific Applications", "published_by": "IEEE Systems Journal 11 (4), 2096-2107, 2015", "authors": ["Y Zhang", "L Zhao", "R Illikkal", "R Iyer", "A Herdrich", "L Peng"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1914623953711629912", "cited_by": 1.0, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=2rO3ZvEAAAAJ&cstart=100&pagesize=100&citation_for_view=2rO3ZvEAAAAJ:Tiz5es2fbqcC", "title": "Platform-aware dynamic configuration support for efficient text processing on heterogeneous system", "published_by": "2015 Design, Automation & Test in Europe Conference & Exhibition (DATE\u00a0\u2026, 2015", "authors": ["MS Park", "O Tickoo", "V Narayanan", "MJ Irwin", "R Iyer"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1545961417351784624", "cited_by": 1.0, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=2rO3ZvEAAAAJ&cstart=100&pagesize=100&citation_for_view=2rO3ZvEAAAAJ:WA5NYHcadZ8C", "title": "Secure Web-Based Sharing of Health Information Services Using Ad-Hoc Dynamic Coalitions", "published_by": "Fifth International Conference on Information Technology: New Generations\u00a0\u2026, 2008", "authors": ["S Sampath", "R Iyer", "KS Sridharan", "R Mukkamala", "S Kapoor"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7379171015502033422", "cited_by": 1.0, "year": 2008.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=2rO3ZvEAAAAJ&cstart=100&pagesize=100&citation_for_view=2rO3ZvEAAAAJ:Z5m8FVwuT1cC", "title": "Mem-Rec: Memory Efficient Recommendation System using Alternative Representation", "published_by": "arXiv preprint arXiv:2305.07205, 2023", "authors": ["GK Jha", "A Thomas", "N Jain", "S Gobriel", "T Rosing", "R Iyer"], "cited_by_link": NaN, "cited_by": NaN, "year": 2023.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=2rO3ZvEAAAAJ&cstart=100&pagesize=100&citation_for_view=2rO3ZvEAAAAJ:ML0RJ9NH7IQC", "title": "Mem-Rec: Memory Efficient Recommendation System using Alternative Representation", "published_by": "arXiv e-prints, arXiv: 2305.07205, 2023", "authors": ["G Krishna Jha", "A Thomas", "N Jain", "S Gobriel", "T Rosing", "R Iyer"], "cited_by_link": NaN, "cited_by": NaN, "year": 2023.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=2rO3ZvEAAAAJ&cstart=100&pagesize=100&citation_for_view=2rO3ZvEAAAAJ:BUYA1_V_uYcC", "title": "RAPID: Enabling Fast Online Policy Learning in Dynamic Public Cloud Environments", "published_by": "arXiv preprint arXiv:2304.04797, 2023", "authors": ["D Penney", "B Li", "L Chen", "JJ Sydir", "A Drewek-Ossowicka", "R Illikkal", "C Tai", "..."], "cited_by_link": NaN, "cited_by": NaN, "year": 2023.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=2rO3ZvEAAAAJ&cstart=100&pagesize=100&citation_for_view=2rO3ZvEAAAAJ:zLWjf1WUPmwC", "title": "Evolving Zero Cost Proxies For Neural Architecture Scoring", "published_by": "arXiv preprint arXiv:2209.07413, 2022", "authors": ["Y Akhauri", "JP Munoz", "N Jain", "R Iyer"], "cited_by_link": NaN, "cited_by": NaN, "year": 2022.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=2rO3ZvEAAAAJ&cstart=100&pagesize=100&citation_for_view=2rO3ZvEAAAAJ:9Nmd_mFXekcC", "title": "Technologies for managing sensor and telemetry data on an edge networking platform", "published_by": "US Patent App. 17/390,658, 2022", "authors": ["R Sethuraman", "T Verrall", "NM Smith", "T Willhalm", "B Ganesh", "FG Bernat", "..."], "cited_by_link": NaN, "cited_by": NaN, "year": 2022.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=2rO3ZvEAAAAJ&cstart=100&pagesize=100&citation_for_view=2rO3ZvEAAAAJ:z_wVstp3MssC", "title": "E2E Visual Analytics: Achieving> 10X Edge/Cloud Optimizations", "published_by": "2021 IEEE International Conference on Networking, Architecture and Storage\u00a0\u2026, 2021", "authors": ["C Lacewell", "N Ahuja", "P Munoz", "P Datta", "R Altarawneh", "VS Chua", "N Jain", "..."], "cited_by_link": NaN, "cited_by": NaN, "year": 2021.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=2rO3ZvEAAAAJ&cstart=100&pagesize=100&citation_for_view=2rO3ZvEAAAAJ:uWiczbcajpAC", "title": "Robust Contrastive Active Learning with Feature-guided Query Strategies", "published_by": "arXiv preprint arXiv:2109.06873, 2021", "authors": ["R Krishnan", "N Ahuja", "A Sinha", "M Subedar", "O Tickoo", "R Iyer"], "cited_by_link": NaN, "cited_by": NaN, "year": 2021.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=2rO3ZvEAAAAJ&cstart=100&pagesize=100&citation_for_view=2rO3ZvEAAAAJ:JQOojiI6XY0C", "title": "Packet coalescing", "published_by": "US Patent App. 16/870,991, 2020", "authors": ["S Makineni", "R Iyer", "D Minturn", "S Sen", "D Newell", "L Zhao"], "cited_by_link": NaN, "cited_by": NaN, "year": 2020.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=2rO3ZvEAAAAJ&cstart=100&pagesize=100&citation_for_view=2rO3ZvEAAAAJ:_B80troHkn4C", "title": "Packet coalescing", "published_by": "US Patent 10,652,147, 2020", "authors": ["S Makineni", "R Iyer", "D Minturn", "S Sen", "D Newell", "L Zhao"], "cited_by_link": NaN, "cited_by": NaN, "year": 2020.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=2rO3ZvEAAAAJ&cstart=100&pagesize=100&citation_for_view=2rO3ZvEAAAAJ:_Ybze24A_UAC", "title": "Welcome to PACT 2017", "published_by": "Parallel Architectures and Compilation Techniques-Conference Proceedings\u00a0\u2026, 2017", "authors": ["R Iyer", "D Padua"], "cited_by_link": NaN, "cited_by": NaN, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=2rO3ZvEAAAAJ&cstart=100&pagesize=100&citation_for_view=2rO3ZvEAAAAJ:lSLTfruPkqcC", "title": "Design and networking considerations for FACE", "published_by": "First IEEE Consumer Communications and Networking Conference, 2004. CCNC\u00a0\u2026, 2004", "authors": ["A Tewari", "R Iyer", "V Tewari"], "cited_by_link": NaN, "cited_by": NaN, "year": 2004.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=2rO3ZvEAAAAJ&cstart=100&pagesize=100&citation_for_view=2rO3ZvEAAAAJ:XD-gHx7UXLsC", "title": "Reliable design: a system perspective [Tutorial]", "published_by": "Design, Automation & Test in Europe Conference & Exhibition 4, xxxii-xxxii, 2004", "authors": ["G De Micheli", "R Iyer"], "cited_by_link": NaN, "cited_by": NaN, "year": 2004.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=2rO3ZvEAAAAJ&cstart=100&pagesize=100&citation_for_view=2rO3ZvEAAAAJ:B3FOqHPlNUQC", "title": "NI05. 3 Optimal Network Processor Topologies for Efficient Packet Processing", "published_by": "GLOBECOM-NEW YORK- 2 (1), 744-749, 2003", "authors": ["J Yao", "Y Luo", "L Bhuyan", "R Iyer"], "cited_by_link": NaN, "cited_by": NaN, "year": 2003.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=2rO3ZvEAAAAJ&cstart=100&pagesize=100&citation_for_view=2rO3ZvEAAAAJ:_Re3VWB3Y0AC", "title": "Switch Cache: A Framework for Improving the Remote Memory Access Latency", "published_by": "Proceedings: Fifth International Symposium on High-Performance Computer\u00a0\u2026, 1999", "authors": ["R Iyer", "LN Bhuyan"], "cited_by_link": NaN, "cited_by": NaN, "year": 1999.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=2rO3ZvEAAAAJ&cstart=100&pagesize=100&citation_for_view=2rO3ZvEAAAAJ:Fu2w8maKXqMC", "title": "Report of the pay revision committee", "published_by": "Government Press, Trivandrum, 1958", "authors": ["R Iyer", "CK Das", "OR Chummar", "A Prabhakaran"], "cited_by_link": NaN, "cited_by": NaN, "year": 1958.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=2rO3ZvEAAAAJ&cstart=100&pagesize=100&citation_for_view=2rO3ZvEAAAAJ:4MWp96NkSFoC", "title": "Retrospective: Neural Cache: Bit-Serial In-Cache Acceleration of Deep Neural Networks", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=2rO3ZvEAAAAJ&cstart=100&pagesize=100&citation_for_view=2rO3ZvEAAAAJ:7T2F9Uy0os0C", "title": "2021 IEEE 29th Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM)| 978-1-6654-3555-0/20/$31.00\u00a9 2021 IEEE| DOI: 10.1109/FCCM51124. 2021.00065", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=2rO3ZvEAAAAJ&cstart=100&pagesize=100&citation_for_view=2rO3ZvEAAAAJ:W5xh706n7nkC", "title": "SpliceNP", "published_by": "2005 Symposium on Architectures for Networking and Communications Systems (ANCS), 0", "authors": ["L Zhao", "Y Luo", "L Bhuyan", "R Iyer"], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=2rO3ZvEAAAAJ&cstart=100&pagesize=100&citation_for_view=2rO3ZvEAAAAJ:uLbwQdceFCQC", "title": "PACT 2019", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=2rO3ZvEAAAAJ&cstart=100&pagesize=100&citation_for_view=2rO3ZvEAAAAJ:VL0QpB8kHFEC", "title": "IISWC-2011 Organizing Committee", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=2rO3ZvEAAAAJ&cstart=100&pagesize=100&citation_for_view=2rO3ZvEAAAAJ:eMMeJKvmdy0C", "title": "HPCA 2018 External Review Committee", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=2rO3ZvEAAAAJ&cstart=100&pagesize=100&citation_for_view=2rO3ZvEAAAAJ:VOx2b1Wkg3QC", "title": "Evaluating Switch Architectures and Memory Management Policies for Cache-Coherent Multiprocessors: An Application-Based Study", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=2rO3ZvEAAAAJ&cstart=100&pagesize=100&citation_for_view=2rO3ZvEAAAAJ:tS2w5q8j5-wC", "title": "Effect of CC-NUMA Memory Management on the Performance of Interconnection Networks", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=2rO3ZvEAAAAJ&cstart=100&pagesize=100&citation_for_view=2rO3ZvEAAAAJ:CHSYGLWDkRkC", "title": "Memory-Aware Warp Scheduling", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=2rO3ZvEAAAAJ&cstart=100&pagesize=100&citation_for_view=2rO3ZvEAAAAJ:ZHo1McVdvXMC", "title": "Execution Based Evaluation of Multistage Interconnection Networks for Cache-Coherent Multiprocessors", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}], "citation_statistics": {"table": {"": ["Citations", "h-index", "i10-index"], "All": ["7794", "45", "106"], "Since 2018": ["2140", "24", "45"]}, "chart": {"2000": 20, "2001": 23, "2002": 58, "2003": 57, "2004": 83, "2005": 107, "2006": 163, "2007": 200, "2008": 282, "2009": 347, "2010": 444, "2011": 457, "2012": 457, "2013": 542, "2014": 506, "2015": 596, "2016": 601, "2017": 475, "2018": 453, "2019": 427, "2020": 394, "2021": 318, "2022": 339, "2023": 206}}, "co_authors": [], "interests": [], "link": "https://scholar.google.com/citations?hl=en&user=2rO3ZvEAAAAJ", "name": "Ravi Iyer", "affiliates": [{"name": "Intel", "link": "https://scholar.google.com/citations?view_op=view_org&hl=en&org=13927508431068359400"}]}