$date
	Sun Oct 23 04:35:52 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#140384
b10000 !
1"
#140386
b10000 &
b10000 %
1$
#140387
0"
#140390
b1000 &
b1000 %
#140394
b100 &
b100 %
#140398
b10 &
b10 %
#140402
b1 &
b1 %
1#
#140406
b0 &
0#
b0 %
0$
#1183947
b1111 !
1"
#1183950
b1111 &
b1111 %
1$
#1183951
0"
#1183954
b101110 &
b101110 %
#1183958
b10111 &
b10111 %
#1183962
b1000110 &
b1000110 %
#1183966
b100011 &
b100011 %
#1183970
b1101010 &
b1101010 %
#1183974
b110101 &
b110101 %
#1183978
b10100000 &
b10100000 %
#1183982
b1010000 &
b1010000 %
#1183986
b101000 &
b101000 %
#1183990
b10100 &
b10100 %
#1183994
b1010 &
b1010 %
#1183998
b101 &
b101 %
#1184002
b10000 &
b10000 %
#1184006
b1000 &
b1000 %
#1184010
b100 &
b100 %
#1184014
b10 &
b10 %
#1184018
b1 &
b1 %
1#
#1184022
b0 &
0#
b0 %
0$
#2182920
b1100 !
1"
#2182922
b1100 &
b1100 %
1$
#2182923
0"
#2182926
b110 &
b110 %
#2182930
b11 &
b11 %
#2182934
b1010 &
b1010 %
#2182938
b101 &
b101 %
#2182942
b10000 &
b10000 %
#2182946
b1000 &
b1000 %
#2182950
b100 &
b100 %
#2182954
b10 &
b10 %
#2182958
b1 &
1#
b1 %
#2182962
b0 &
b0 %
0#
0$
#4500012
