%Warning-EOFNEWLINE: /home/engtech/Desktop/Openlane_v2/memristor/openlane/user_proj_example/../../verilog/rtl/defines.v:66:28: Missing newline at end of file (POSIX 3.206).
                                                                                                                             : ... Suggest add newline.
   66 | `endif // __GLOBAL_DEFINE_H
      |                            ^
                     ... For warning description see https://verilator.org/warn/EOFNEWLINE?v=5.009
                     ... Use "/* verilator lint_off EOFNEWLINE */" and lint_on around source to disable this message.
%Warning-EOFNEWLINE: /home/engtech/Desktop/Openlane_v2/memristor/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:38:22: Missing newline at end of file (POSIX 3.206).
                                                                                                                                       : ... Suggest add newline.
   38 | `default_nettype wire
      |                      ^
%Error-UNSUPPORTED: /home/engtech/Desktop/Openlane_v2/memristor/openlane/user_proj_example/../../verilog/rtl/core_flat_v4.v:3:8: Unsupported: Identically recursive module (module instantiates itself, without changing parameters): 'core_flat_v4'
                                                                                                                               : ... In instance user_proj_example.core_flat_v4.core
    3 | module core_flat_v4(
      |        ^~~~~~~~~~~~
%Error: Exiting due to 1 error(s)
