Timing Report Max Delay Analysis

SmartTime Version v11.9 SP1
Microsemi Corporation - Microsemi Libero Software Release v11.9 SP1 (Version 11.9.1.0)
Date: Fri Nov 23 01:23:39 2018


Design: creative
Family: SmartFusion2
Die: M2S025
Package: 256 VF
Temperature Range: 0 - 85 C
Voltage Range: 1.14 - 1.26 V
Speed Grade: -1
Design State: Post-Layout
Data source: Production
Min Operating Conditions: BEST - 1.26 V - 0 C
Max Operating Conditions: WORST - 1.14 V - 85 C
Scenario for Timing Analysis: timing_analysis


-----------------------------------------------------
SUMMARY

Clock Domain:               FCCC_0/GL0
Period (ns):                6.204
Frequency (MHz):            161.186
Required Period (ns):       6.250
Required Frequency (MHz):   160.000
External Setup (ns):        -0.313
Max Clock-To-Out (ns):      11.119

Clock Domain:               osc_in
Period (ns):                1.640
Frequency (MHz):            609.756
Required Period (ns):       20.000
Required Frequency (MHz):   50.000
External Setup (ns):        N/A
Max Clock-To-Out (ns):      N/A

                            Input to Output
Max Delay (ns):             N/A

END SUMMARY
-----------------------------------------------------

Clock Domain FCCC_0/GL0

SET Register to Register

Path 1
  From:                  Reindeer_0/PulseRain_RV2T_MCU_i.ram_high_i.gen_if_proc.gen_for_proc[0].ram_8bit_1st.mem_mem_0_1/INST_RAM1K18_IP:A_CLK
  To:                    Reindeer_0/PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_reg_file_i.IR_out_ret_4:D
  Delay (ns):            5.819                                                                           
  Slack (ns):            0.046                                                                           
  Arrival (ns):          9.799                                                                           
  Required (ns):         9.845                                                                           
  Setup (ns):            0.254                                                                           
  Minimum Period (ns):   6.204                                                                           

Path 2
  From:                  Reindeer_0/PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_execution_unit_i.Y_0_rep1:CLK
  To:                    Reindeer_0/PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_reg_file_i.single_clk_ram_rs2.mem_mem_0_1/INST_RAM64x18_IP:C_DIN[5]
  Delay (ns):            6.046                                                                           
  Slack (ns):            0.297                                                                           
  Arrival (ns):          9.908                                                                           
  Required (ns):         10.205                                                                          
  Setup (ns):            0.023                                                                           
  Minimum Period (ns):   5.953                                                                           

Path 3
  From:                  Reindeer_0/PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_execution_unit_i.reg_ctl_LUI:CLK
  To:                    Reindeer_0/PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_reg_file_i.single_clk_ram_rs2.mem_mem_0_0/INST_RAM64x18_IP:C_DIN[6]
  Delay (ns):            6.057                                                                           
  Slack (ns):            0.306                                                                           
  Arrival (ns):          9.895                                                                           
  Required (ns):         10.201                                                                          
  Setup (ns):            0.026                                                                           
  Minimum Period (ns):   5.944                                                                           

Path 4
  From:                  Reindeer_0/PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_execution_unit_i.reg_ctl_LUI:CLK
  To:                    Reindeer_0/PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_reg_file_i.single_clk_ram_rs2.mem_mem_0_1/INST_RAM64x18_IP:C_DIN[4]
  Delay (ns):            6.053                                                                           
  Slack (ns):            0.310                                                                           
  Arrival (ns):          9.891                                                                           
  Required (ns):         10.201                                                                          
  Setup (ns):            0.027                                                                           
  Minimum Period (ns):   5.940                                                                           

Path 5
  From:                  Reindeer_0/PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_execution_unit_i.reg_ctl_AUIPC:CLK
  To:                    Reindeer_0/PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_reg_file_i.single_clk_ram_rs2.mem_mem_0_0/INST_RAM64x18_IP:C_DIN[6]
  Delay (ns):            6.001                                                                           
  Slack (ns):            0.349                                                                           
  Arrival (ns):          9.852                                                                           
  Required (ns):         10.201                                                                          
  Setup (ns):            0.026                                                                           
  Minimum Period (ns):   5.901                                                                           


Expanded Path 1
  From: Reindeer_0/PulseRain_RV2T_MCU_i.ram_high_i.gen_if_proc.gen_for_proc[0].ram_8bit_1st.mem_mem_0_1/INST_RAM1K18_IP:A_CLK
  To: Reindeer_0/PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_reg_file_i.IR_out_ret_4:D
  data required time                             9.845     
  data arrival time                          -   9.799     
  slack                                          0.046     
  ________________________________________________________
  Data arrival time calculation
  0.000                        FCCC_0/GL0
               +     0.000          Clock source
  0.000                        FCCC_0/CCC_INST/INST_CCC_IP:GL0 (r)
               +     2.223          Clock generation
  2.223                        
               +     0.259          net: FCCC_0/GL0_net
  2.482                        FCCC_0/GL0_INST:An (r)
               +     0.178          cell: ADLIB:GBM
  2.660                        FCCC_0/GL0_INST:YEn (f)
               +     0.393          net: FCCC_0/GL0_INST/U0_YWn_GEast
  3.053                        FCCC_0/GL0_INST/U0_RGB1_RGB46:An (f)
               +     0.317          cell: ADLIB:RGB
  3.370                        FCCC_0/GL0_INST/U0_RGB1_RGB46:YL (r)
               +     0.470          net: FCCC_0/GL0_INST/U0_RGB1_RGB46_rgbl_net_1
  3.840                        Reindeer_0/PulseRain_RV2T_MCU_i.ram_high_i.gen_if_proc.gen_for_proc[0].ram_8bit_1st.mem_mem_0_1/FF_0:CLK (r)
               +     0.059          cell: ADLIB:SLE_IP_CLK
  3.899                        Reindeer_0/PulseRain_RV2T_MCU_i.ram_high_i.gen_if_proc.gen_for_proc[0].ram_8bit_1st.mem_mem_0_1/FF_0:IPCLKn (f)
               +     0.081          net: Reindeer_0/PulseRain_RV2T_MCU_i_ram_high_i_gen_if_proc_gen_for_proc[0]_ram_8bit_1st_mem_mem_0_1/A_CLK_net
  3.980                        Reindeer_0/PulseRain_RV2T_MCU_i.ram_high_i.gen_if_proc.gen_for_proc[0].ram_8bit_1st.mem_mem_0_1/INST_RAM1K18_IP:A_CLK (r)
               +     1.453          cell: ADLIB:RAM1K18_IP
  5.433                        Reindeer_0/PulseRain_RV2T_MCU_i.ram_high_i.gen_if_proc.gen_for_proc[0].ram_8bit_1st.mem_mem_0_1/INST_RAM1K18_IP:A_DOUT[1] (r)
               +     1.736          net: Reindeer_0/mem_mem_0_1_A_DOUT_5[1]
  7.169                        Reindeer_0/PulseRain_RV2T_MCU_i.ram_high_i.gen_if_proc.gen_for_proc[0].ram_8bit_2nd.mem_mem_0_0_RNIGPNS_0:C (r)
               +     0.074          cell: ADLIB:CFG3
  7.243                        Reindeer_0/PulseRain_RV2T_MCU_i.ram_high_i.gen_if_proc.gen_for_proc[0].ram_8bit_2nd.mem_mem_0_0_RNIGPNS_0:Y (r)
               +     0.932          net: Reindeer_0/ocd_mem_word_out[19]
  8.175                        Reindeer_0/PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_fetch_instruction_i.IR_outen[19]:B (r)
               +     0.074          cell: ADLIB:CFG3
  8.249                        Reindeer_0/PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_fetch_instruction_i.IR_outen[19]:Y (r)
               +     1.318          net: Reindeer_0/ocd_mem_word_out_0[19]
  9.567                        Reindeer_0/PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_reg_file_i.un1_read_rs1_data_out_i_1_1:C (r)
               +     0.158          cell: ADLIB:CFG4
  9.725                        Reindeer_0/PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_reg_file_i.un1_read_rs1_data_out_i_1_1:Y (r)
               +     0.074          net: Reindeer_0/un1_read_rs1_data_out_i_1_1_reti
  9.799                        Reindeer_0/PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_reg_file_i.IR_out_ret_4:D (r)
                                    
  9.799                        data arrival time
  ________________________________________________________
  Data required time calculation
  6.250                        FCCC_0/GL0
               +     0.000          Clock source
  6.250                        FCCC_0/CCC_INST/INST_CCC_IP:GL0 (r)
               +     2.223          Clock generation
  8.473                        
               +     0.259          net: FCCC_0/GL0_net
  8.732                        FCCC_0/GL0_INST:An (r)
               +     0.177          cell: ADLIB:GBM
  8.909                        FCCC_0/GL0_INST:YWn (f)
               +     0.374          net: FCCC_0/GL0_INST/U0_YWn
  9.283                        FCCC_0/GL0_INST/U0_RGB1_RGB31:An (f)
               +     0.316          cell: ADLIB:RGB
  9.599                        FCCC_0/GL0_INST/U0_RGB1_RGB31:YR (r)
               +     0.500          net: FCCC_0/GL0_INST/U0_RGB1_RGB31_rgbr_net_1
  10.099                       Reindeer_0/PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_reg_file_i.IR_out_ret_4:CLK (r)
               -     0.254          Library setup time: ADLIB:SLE
  9.845                        Reindeer_0/PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_reg_file_i.IR_out_ret_4:D
                                    
  9.845                        data required time


END SET Register to Register

----------------------------------------------------

SET External Setup

Path 1
  From:                  RXD
  To:                    Reindeer_0/ocd_i.debug_UART_i.UART_i.rxd_sr[0]:D
  Delay (ns):            3.167                                                                           
  Slack (ns):                                                                                            
  Arrival (ns):          3.167                                                                           
  Required (ns):                                                                                         
  Setup (ns):            0.254                                                                           
  External Setup (ns):   -0.313                                                                          


Expanded Path 1
  From: RXD
  To: Reindeer_0/ocd_i.debug_UART_i.UART_i.rxd_sr[0]:D
  data required time                             N/C       
  data arrival time                          -   3.167     
  slack                                          N/C       
  ________________________________________________________
  Data arrival time calculation
  0.000                        RXD (r)
               +     0.000          net: RXD
  0.000                        RXD_ibuf/U0/U_IOPAD:PAD (r)
               +     1.108          cell: ADLIB:IOPAD_IN
  1.108                        RXD_ibuf/U0/U_IOPAD:Y (r)
               +    -0.014          net: RXD_ibuf/U0/YIN1
  1.094                        RXD_ibuf/U0/U_IOINFF:A (r)
               +     0.066          cell: ADLIB:IOINFF_BYPASS
  1.160                        RXD_ibuf/U0/U_IOINFF:Y (r)
               +     2.007          net: RXD_c
  3.167                        Reindeer_0/ocd_i.debug_UART_i.UART_i.rxd_sr[0]:D (r)
                                    
  3.167                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          FCCC_0/GL0
               +     0.000          Clock source
  N/C                          FCCC_0/CCC_INST/INST_CCC_IP:GL0 (r)
               +     2.157          Clock generation
  N/C                          
               +     0.251          net: FCCC_0/GL0_net
  N/C                          FCCC_0/GL0_INST:An (r)
               +     0.173          cell: ADLIB:GBM
  N/C                          FCCC_0/GL0_INST:YEn (f)
               +     0.369          net: FCCC_0/GL0_INST/U0_YWn_GEast
  N/C                          FCCC_0/GL0_INST/U0_RGB1_RGB28:An (f)
               +     0.307          cell: ADLIB:RGB
  N/C                          FCCC_0/GL0_INST/U0_RGB1_RGB28:YL (r)
               +     0.477          net: FCCC_0/GL0_INST/U0_RGB1_RGB28_rgbl_net_1
  N/C                          Reindeer_0/ocd_i.debug_UART_i.UART_i.rxd_sr[0]:CLK (r)
               -     0.254          Library setup time: ADLIB:SLE
  N/C                          Reindeer_0/ocd_i.debug_UART_i.UART_i.rxd_sr[0]:D


END SET External Setup

----------------------------------------------------

SET Clock to Output

Path 1
  From:                  Reindeer_0/PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_controller_i.current_state[1]:CLK
  To:                    LED_GREEN
  Delay (ns):            7.294                                                                           
  Slack (ns):                                                                                            
  Arrival (ns):          11.119                                                                          
  Required (ns):                                                                                         
  Clock to Out (ns):     11.119                                                                          

Path 2
  From:                  Reindeer_0/PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_controller_i.current_state[1]:CLK
  To:                    LED_RED
  Delay (ns):            6.406                                                                           
  Slack (ns):                                                                                            
  Arrival (ns):          10.231                                                                          
  Required (ns):                                                                                         
  Clock to Out (ns):     10.231                                                                          

Path 3
  From:                  Reindeer_0/TXD_Z:CLK
  To:                    TXD
  Delay (ns):            5.170                                                                           
  Slack (ns):                                                                                            
  Arrival (ns):          9.017                                                                           
  Required (ns):                                                                                         
  Clock to Out (ns):     9.017                                                                           


Expanded Path 1
  From: Reindeer_0/PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_controller_i.current_state[1]:CLK
  To: LED_GREEN
  data required time                             N/C       
  data arrival time                          -   11.119    
  slack                                          N/C       
  ________________________________________________________
  Data arrival time calculation
  0.000                        FCCC_0/GL0
               +     0.000          Clock source
  0.000                        FCCC_0/CCC_INST/INST_CCC_IP:GL0 (r)
               +     2.223          Clock generation
  2.223                        
               +     0.259          net: FCCC_0/GL0_net
  2.482                        FCCC_0/GL0_INST:An (r)
               +     0.177          cell: ADLIB:GBM
  2.659                        FCCC_0/GL0_INST:YWn (f)
               +     0.374          net: FCCC_0/GL0_INST/U0_YWn
  3.033                        FCCC_0/GL0_INST/U0_RGB1_RGB31:An (f)
               +     0.316          cell: ADLIB:RGB
  3.349                        FCCC_0/GL0_INST/U0_RGB1_RGB31:YR (r)
               +     0.476          net: FCCC_0/GL0_INST/U0_RGB1_RGB31_rgbr_net_1
  3.825                        Reindeer_0/PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_controller_i.current_state[1]:CLK (r)
               +     0.087          cell: ADLIB:SLE
  3.912                        Reindeer_0/PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_controller_i.current_state[1]:Q (r)
               +     3.021          net: LED_RED_c
  6.933                        Reindeer_0/PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_controller_i.current_state_RNIBCFF[1]:A (r)
               +     0.234          cell: ADLIB:CFG1
  7.167                        Reindeer_0/PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_controller_i.current_state_RNIBCFF[1]:Y (f)
               +     0.906          net: LED_GREEN_c
  8.073                        LED_GREEN_obuf/U0/U_IOOUTFF:A (f)
               +     0.330          cell: ADLIB:IOOUTFF_BYPASS
  8.403                        LED_GREEN_obuf/U0/U_IOOUTFF:Y (f)
               +     0.312          net: LED_GREEN_obuf/U0/DOUT
  8.715                        LED_GREEN_obuf/U0/U_IOPAD:D (f)
               +     2.404          cell: ADLIB:IOPAD_TRI
  11.119                       LED_GREEN_obuf/U0/U_IOPAD:PAD (f)
               +     0.000          net: LED_GREEN
  11.119                       LED_GREEN (f)
                                    
  11.119                       data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          FCCC_0/GL0
               +     0.000          Clock source
  N/C                          FCCC_0/CCC_INST/INST_CCC_IP:GL0 (r)
               +     2.223          Clock generation
  N/C                          
                                    
  N/C                          LED_GREEN (f)


END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

Path 1
  From:                  Reindeer_0/ocd_i.debug_coprocessor_i.cpu_reset:CLK
  To:                    Reindeer_0/PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_data_access_i.load_masked_data[14]:ALn
  Delay (ns):            3.279                                                                           
  Slack (ns):            2.611                                                                           
  Arrival (ns):          7.129                                                                           
  Required (ns):         9.740                                                                           
  Recovery (ns):         0.353                                                                           
  Minimum Period (ns):   3.639                                                                           
  Skew (ns):             0.007                                                                           

Path 2
  From:                  Reindeer_0/ocd_i.debug_coprocessor_i.cpu_reset:CLK
  To:                    Reindeer_0/PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_data_access_i.load_masked_data[5]:ALn
  Delay (ns):            3.279                                                                           
  Slack (ns):            2.611                                                                           
  Arrival (ns):          7.129                                                                           
  Required (ns):         9.740                                                                           
  Recovery (ns):         0.353                                                                           
  Minimum Period (ns):   3.639                                                                           
  Skew (ns):             0.007                                                                           

Path 3
  From:                  Reindeer_0/ocd_i.debug_coprocessor_i.cpu_reset:CLK
  To:                    Reindeer_0/PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_data_access_i.load_masked_data[18]:ALn
  Delay (ns):            3.279                                                                           
  Slack (ns):            2.611                                                                           
  Arrival (ns):          7.129                                                                           
  Required (ns):         9.740                                                                           
  Recovery (ns):         0.353                                                                           
  Minimum Period (ns):   3.639                                                                           
  Skew (ns):             0.007                                                                           

Path 4
  From:                  Reindeer_0/ocd_i.debug_coprocessor_i.cpu_reset:CLK
  To:                    Reindeer_0/PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_execution_unit_i.PC_out[29]:ALn
  Delay (ns):            3.279                                                                           
  Slack (ns):            2.611                                                                           
  Arrival (ns):          7.129                                                                           
  Required (ns):         9.740                                                                           
  Recovery (ns):         0.353                                                                           
  Minimum Period (ns):   3.639                                                                           
  Skew (ns):             0.007                                                                           

Path 5
  From:                  Reindeer_0/ocd_i.debug_coprocessor_i.cpu_reset:CLK
  To:                    Reindeer_0/PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_execution_unit_i.PC_out[7]:ALn
  Delay (ns):            3.279                                                                           
  Slack (ns):            2.611                                                                           
  Arrival (ns):          7.129                                                                           
  Required (ns):         9.740                                                                           
  Recovery (ns):         0.353                                                                           
  Minimum Period (ns):   3.639                                                                           
  Skew (ns):             0.007                                                                           


Expanded Path 1
  From: Reindeer_0/ocd_i.debug_coprocessor_i.cpu_reset:CLK
  To: Reindeer_0/PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_data_access_i.load_masked_data[14]:ALn
  data required time                             9.740     
  data arrival time                          -   7.129     
  slack                                          2.611     
  ________________________________________________________
  Data arrival time calculation
  0.000                        FCCC_0/GL0
               +     0.000          Clock source
  0.000                        FCCC_0/CCC_INST/INST_CCC_IP:GL0 (r)
               +     2.223          Clock generation
  2.223                        
               +     0.259          net: FCCC_0/GL0_net
  2.482                        FCCC_0/GL0_INST:An (r)
               +     0.178          cell: ADLIB:GBM
  2.660                        FCCC_0/GL0_INST:YEn (f)
               +     0.380          net: FCCC_0/GL0_INST/U0_YWn_GEast
  3.040                        FCCC_0/GL0_INST/U0_RGB1_RGB24:An (f)
               +     0.317          cell: ADLIB:RGB
  3.357                        FCCC_0/GL0_INST/U0_RGB1_RGB24:YL (r)
               +     0.493          net: FCCC_0/GL0_INST/U0_RGB1_RGB24_rgbl_net_1
  3.850                        Reindeer_0/ocd_i.debug_coprocessor_i.cpu_reset:CLK (r)
               +     0.108          cell: ADLIB:SLE
  3.958                        Reindeer_0/ocd_i.debug_coprocessor_i.cpu_reset:Q (f)
               +     0.320          net: Reindeer_0/cpu_reset
  4.278                        Reindeer_0/ocd_i.debug_coprocessor_i.cpu_reset_RNIKJKK:A (f)
               +     0.221          cell: ADLIB:CFG2
  4.499                        Reindeer_0/ocd_i.debug_coprocessor_i.cpu_reset_RNIKJKK:Y (r)
               +     1.023          net: Reindeer_0/N_25755
  5.522                        Reindeer_0/ocd_i.debug_coprocessor_i.cpu_reset_RNIKJKK_0:An (f)
               +     0.374          cell: ADLIB:GBM
  5.896                        Reindeer_0/ocd_i.debug_coprocessor_i.cpu_reset_RNIKJKK_0:YWn (f)
               +     0.371          net: Reindeer_0/ocd_i_debug_coprocessor_i_cpu_reset_RNIKJKK_0/U0_YWn
  6.267                        Reindeer_0/ocd_i_debug_coprocessor_i_cpu_reset_RNIKJKK_0/U0_RGB1_RGB18:An (f)
               +     0.316          cell: ADLIB:RGB
  6.583                        Reindeer_0/ocd_i_debug_coprocessor_i_cpu_reset_RNIKJKK_0/U0_RGB1_RGB18:YR (r)
               +     0.546          net: Reindeer_0/ocd_i_debug_coprocessor_i_cpu_reset_RNIKJKK_0/U0_RGB1_RGB18_rgbr_net_1
  7.129                        Reindeer_0/PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_data_access_i.load_masked_data[14]:ALn (r)
                                    
  7.129                        data arrival time
  ________________________________________________________
  Data required time calculation
  6.250                        FCCC_0/GL0
               +     0.000          Clock source
  6.250                        FCCC_0/CCC_INST/INST_CCC_IP:GL0 (r)
               +     2.223          Clock generation
  8.473                        
               +     0.259          net: FCCC_0/GL0_net
  8.732                        FCCC_0/GL0_INST:An (r)
               +     0.177          cell: ADLIB:GBM
  8.909                        FCCC_0/GL0_INST:YWn (f)
               +     0.374          net: FCCC_0/GL0_INST/U0_YWn
  9.283                        FCCC_0/GL0_INST/U0_RGB1_RGB23:An (f)
               +     0.316          cell: ADLIB:RGB
  9.599                        FCCC_0/GL0_INST/U0_RGB1_RGB23:YR (r)
               +     0.494          net: FCCC_0/GL0_INST/U0_RGB1_RGB23_rgbr_net_1
  10.093                       Reindeer_0/PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_data_access_i.load_masked_data[14]:CLK (r)
               -     0.353          Library recovery time: ADLIB:SLE
  9.740                        Reindeer_0/PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_data_access_i.load_masked_data[14]:ALn
                                    
  9.740                        data required time


END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain osc_in

Info: The maximum frequency of this clock domain is limited by the minimum pulse widths of pin FCCC_0/CLK0_PAD_INST/U_IOPAD:PAD

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Path set Pin to Pin

SET Input to Output

No Path 

END SET Input to Output

----------------------------------------------------

Path set User Sets

