Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sat Aug  1 12:09:05 2020
| Host         : DESKTOP-D9F9TPQ running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   235 |
|    Minimum number of control sets                        |   235 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   528 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   235 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |    16 |
| >= 6 to < 8        |    10 |
| >= 8 to < 10       |    28 |
| >= 10 to < 12      |    14 |
| >= 12 to < 14      |    37 |
| >= 14 to < 16      |     4 |
| >= 16              |   123 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1636 |          516 |
| No           | No                    | Yes                    |               6 |            2 |
| No           | Yes                   | No                     |             589 |          245 |
| Yes          | No                    | No                     |            1418 |          449 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            2471 |          756 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                     Clock Signal                     |                                                                                  Enable Signal                                                                                 |                                                                                             Set/Reset Signal                                                                                             | Slice Load Count | Bel Load Count |
+------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG |                                                                                                                                                                                | design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/in0                                                                                                                                                   |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                |                                                                                                                                                                                                          |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG |                                                                                                                                                                                | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/SR[0]                                                                                                                                                        |                2 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                          |                3 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG |                                                                                                                                                                                | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/p_3_in                                                                                                                                              |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                      |                3 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG |                                                                                                                                                                                | design_1_i/v_tc_0/U0/U_TC_TOP/all_lock_i_1_n_0                                                                                                                                                           |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternSolidRed_fu_686/redYuv_U/design_1_v_tpg_0_0_tpgPatternSolidRe0iy_rom_U/grp_tpgPatternSolidRed_fu_686_ap_ready           |                                                                                                                                                                                                          |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                | design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0 |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                | design_1_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                                             |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG |                                                                                                                                                                                | design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages[1]                                                                                                               |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_bckgndId_reg[2]_6[0]                                                                                                            | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_bckgndId_reg[2]_5                                                                                                                                         |                3 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternSolidBlue_fu_668/bluYuv_U/design_1_v_tpg_0_0_tpgPatternSolidBlYie_rom_U/grp_tpgPatternSolidBlue_fu_668_ap_ready         |                                                                                                                                                                                                          |                3 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0                                        | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0                                                    |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0                                        | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg                                                                    |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                              | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                     |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                            | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                     |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/v_tpg_0/inst/tpgBackground_U0/ap_block_pp0_stage0_subdone                                                                                                           | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                  |                3 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/intpix_val_0_V_1_reg_6040                                                                                                           |                                                                                                                                                                                                          |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                    | design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                       |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | design_1_i/v_tc_0/U0/U_TC_TOP/intr_error_int                                                                                                                                   | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/reset                                                                                                                                               |                3 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ar_hs                                                                                                                               | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/rdata[7]_i_1_n_1                                                                                                                                              |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_481/grp_tpgPatternDPColorSqu_fu_481_ap_ready                                                              | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_481/hBarSel_5_0                                                                                                                     |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_481/yCount_V_40                                                                                           | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_481/yCount_V_4                                                                                                                      |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aresetn                                                                                                   |                1 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_472/tpgSinTableArray_9bi_U/design_1_v_tpg_0_0_tpgPatternRainbowvdy_rom_U/ap_CS_fsm_reg[2]                    | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_472/tpgSinTableArray_9bi_U/design_1_v_tpg_0_0_tpgPatternRainbowvdy_rom_U/SS[0]                                                         |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_472/tpgSinTableArray_9bi_U/design_1_v_tpg_0_0_tpgPatternRainbowvdy_rom_U/ap_CS_fsm_reg[2]                    | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_472/tpgSinTableArray_9bi_U/design_1_v_tpg_0_0_tpgPatternRainbowvdy_rom_U/q2_reg_0[0]                                                   |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_472/tpgSinTableArray_9bi_U/design_1_v_tpg_0_0_tpgPatternRainbowvdy_rom_U/ap_CS_fsm_reg[2]                    | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_472/tpgSinTableArray_9bi_U/design_1_v_tpg_0_0_tpgPatternRainbowvdy_rom_U/q0_reg_0[0]                                                   |                1 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_4[0]                                                                                  | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                |                5 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/v_tpg_0/inst/tpgForeground_U0/shiftReg_ce_2                                                                                                                         | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_maskId_reg[1]_0                                                                                                                                           |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/v_tpg_0/inst/tpgForeground_U0/shiftReg_ce                                                                                                                           | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_maskId_reg[0]_0                                                                                                                                           |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_472/tpgSinTableArray_9bi_U/design_1_v_tpg_0_0_tpgPatternRainbowvdy_rom_U/ap_CS_fsm_reg[2]                    | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_472/select_ln1242_3_reg_703                                                                                                            |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_472/tpgSinTableArray_9bi_U/design_1_v_tpg_0_0_tpgPatternRainbowvdy_rom_U/ap_CS_fsm_reg[2]                    | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                  |                7 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_dly                                                                                                                        | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_cnt0                                                                                                                                                 |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_sof_cnt                                                                                                                       | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_cnt0                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/waddr                                                                                                                               |                                                                                                                                                                                                          |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                              | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                             |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_motionSpeed[7]_i_1_n_1                                                                                                          | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                  |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/v_tpg_0/inst/tpgBackground_U0/call_ret3_tpgPatternVerticalRa_fu_644/rampVal[7]_i_1_n_1                                                                              |                                                                                                                                                                                                          |                7 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/v_tpg_0/inst/tpgBackground_U0/call_ret13_tpgPatternVerticalHo_fu_656/call_ret13_tpgPatternVerticalHo_fu_656_ap_ready                                                |                                                                                                                                                                                                          |                6 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/v_tpg_0/inst/tpgBackground_U0/call_ret2_tpgPatternHorizontal_fu_726/call_ret2_tpgPatternHorizontal_fu_726_ap_ready                                                  |                                                                                                                                                                                                          |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/v_tpg_0/inst/tpgBackground_U0/call_ret16_tpgPatternDPColorRam_fu_633/call_ret16_tpgPatternDPColorRam_fu_633_ap_ready                                                |                                                                                                                                                                                                          |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/v_tpg_0/inst/tpgForeground_U0/shiftReg_ce_3                                                                                                                         | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_maskId_reg[2]_0                                                                                                                                           |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/clken[0]                                                                                                   | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_dpDynamicRange[7]_i_1_n_1                                                                                                       | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                  |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_maskId[7]_i_1_n_1                                                                                                               | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                  |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_dpYUVCoef[7]_i_1_n_1                                                                                                            | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                  |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/v_tpg_0/inst/tpgForeground_U0/shiftReg_ce_3                                                                                                                         |                                                                                                                                                                                                          |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/v_tpg_0/inst/tpgForeground_U0/shiftReg_ce                                                                                                                           |                                                                                                                                                                                                          |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/v_tpg_0/inst/tpgForeground_U0/shiftReg_ce_2                                                                                                                         |                                                                                                                                                                                                          |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                         | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                               |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_bckgndId[7]_i_1_n_1                                                                                                             | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                  |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/v_tpg_0/inst/tpgBackground_U0/ap_CS_fsm_reg[1]_0[0]                                                                                                                 |                                                                                                                                                                                                          |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_colorFormat[7]_i_1_n_1                                                                                                          | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                  |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/v_tpg_0/inst/tpgBackground_U0/ap_NS_fsm1                                                                                                                            |                                                                                                                                                                                                          |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_ovrlayId[7]_i_1_n_1                                                                                                             | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                  |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG |                                                                                                                                                                                | design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                            |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_526/yCount_V0                                                                                             | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_526/yCount_V                                                                                                                        |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                     |                5 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG |                                                                                                                                                                                | design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw[9]_i_1__1_n_0                                                                                                                            |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_526/grp_tpgPatternCheckerBoa_fu_526_ap_ready                                                              | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_526/xCount_V_0[9]_i_1_n_1                                                                                                           |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                           |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternTartanColo_fu_579/grp_tpgPatternTartanColo_fu_579_ap_ready                                                              | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternTartanColo_fu_579/xCount_V_3_0[9]_i_1_n_1                                                                                                         |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternTartanColo_fu_579/yCount_V_30                                                                                           | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternTartanColo_fu_579/yCount_V_3                                                                                                                      |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ar_hs                                                                                                                               |                                                                                                                                                                                                          |                6 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_612/grp_reg_ap_uint_10_s_fu_191/ap_enable_reg_pp0_iter1_reg[0]                                            | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_612/grp_reg_ap_uint_10_s_fu_191/SR[0]                                                                                               |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                   |                4 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_441/tpgBarSelYuv_y_U/design_1_v_tpg_0_0_tpgPatternCheckerqcK_rom_U/E[0]                                    | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_441/xBar_V_0[10]_i_1_n_1                                                                                                             |                4 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                | design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                        |                4 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_612/vHatch[0]_i_2_n_1                                                                                     | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_612/vHatch0                                                                                                                         |                3 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_bckgndId_reg[2]_6[0]                                                                                                            |                                                                                                                                                                                                          |                4 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                             |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/vblank_count                                                                                                              | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_VBLANK.vblank_count[0]_i_1_n_0                                                                                                                  |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                   |                                                                                                                                                                                                          |                6 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0fp_start_hori_int                                                                                                   | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0fp_start_hori_int[11]_i_1_n_0                                                                                                                 |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                 |                                                                                                                                                                                                          |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0fp_start_int                                                                                                        | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_HBLANK.hblank_d_i_1_n_0                                                                                                                         |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0total_int                                                                                                           | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_HBLANK.hblank_d_i_1_n_0                                                                                                                         |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/found_eof                                                                                                                 | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/v_count[0]_i_1_n_0                                                                                                                                  |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_HACTIVE.active_video_d_reg_n_0                                                                                        | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_HACTIVE.active_video_count[0]_i_1_n_0                                                                                                           |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                       |                                                                                                                                                                                                          |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/vsync_count                                                                                                               | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_VSYNC.vsync_count[0]_i_1_n_0                                                                                                                    |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                   |                                                                                                                                                                                                          |                6 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/param_cfg[2]                                                                                                              | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[10]_i_1_n_0                                                                                                                                  |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count058_out                                                                                                            | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1__0_n_0                                                                                                                               |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/param_cfg[1]                                                                                                              | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[10]_i_1_n_0                                                                                                                                  |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/param_cfg[3]                                                                                                              | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[10]_i_1_n_0                                                                                                                                  |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/param_cfg[0]                                                                                                              | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[10]_i_1_n_0                                                                                                                                  |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/param_cfg[9]                                                                                                              | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[10]_i_1_n_0                                                                                                                                  |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/param_cfg[5]                                                                                                              | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[10]_i_1_n_0                                                                                                                                  |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG |                                                                                                                                                                                | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[10]_i_1_n_0                                                                                                                                  |                5 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_ce                                                                                                                             | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_1_n_0                                                                                                                                  |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hbp_start_int                                                                                                         | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_HBLANK.hblank_d_i_1_n_0                                                                                                                         |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/active_video_toggled                                                                                                      | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hsync_start_last0                                                                                                                               |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/hblank_count                                                                                                              | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_HBLANK.hblank_count[0]_i_1_n_0                                                                                                                  |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/hsync_count                                                                                                               | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_HSYNC.hsync_count[0]_i_1_n_0                                                                                                                    |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/h_count                                                                                                                   | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/h_count[0]_i_1__0_n_0                                                                                                                               |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hfp_start_int                                                                                                         | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hsync_start_last0                                                                                                                               |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hfp_start_int                                                                                                         | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_HBLANK.hblank_d_i_1_n_0                                                                                                                         |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hactive_start_int                                                                                                     | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hsync_start_last0                                                                                                                               |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hactive_start_int                                                                                                     | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_HBLANK.hblank_d_i_1_n_0                                                                                                                         |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hbp_start_int                                                                                                         | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hsync_start_last0                                                                                                                               |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hsync_start_int                                                                                                       | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hsync_start_last0                                                                                                                               |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hsync_start_int                                                                                                       | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_HBLANK.hblank_d_i_1_n_0                                                                                                                         |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0active_start_hori_int                                                                                               | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0active_start_hori_int[11]_i_1_n_0                                                                                                             |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0active_start_int                                                                                                    | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_HBLANK.hblank_d_i_1_n_0                                                                                                                         |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                             |                                                                                                                                                                                                          |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_eol_re_dly                                                                                                                    | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_eol_cnt[0]_i_1_n_0                                                                                                                                      |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                              |                                                                                                                                                                                                          |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                     |                                                                                                                                                                                                          |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternTartanColo_fu_579/tpgBarSelYuv_y351_U/design_1_v_tpg_0_0_tpgPatternCheckerqcK_rom_U/E[0]                                |                                                                                                                                                                                                          |                7 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_441/tpgBarSelYuv_y_U/design_1_v_tpg_0_0_tpgPatternCheckerqcK_rom_U/E[0]                                    |                                                                                                                                                                                                          |                8 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/v_tpg_0/inst/MultiPixStream2AXIvi_U0/regslice_both_AXI_video_strm_V_data_V_U/ibuf_inst/sel                                                                          | design_1_i/v_tpg_0/inst/MultiPixStream2AXIvi_U0/regslice_both_AXI_video_strm_V_data_V_U/clear                                                                                                            |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                 |                                                                                                                                                                                                          |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/v_tpg_0/inst/MultiPixStream2AXIvi_U0/regslice_both_AXI_video_strm_V_data_V_U/count_reg[0]_0[0]                                                                      |                                                                                                                                                                                                          |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_field_id[15]_i_1_n_1                                                                                                            | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                  |                6 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/waddr_reg[4]_0[0]                                                                                                                   | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                  |                9 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/v_tpg_0/inst/tpgBackground_U0/internal_full_n_reg_1[0]                                                                                                              |                                                                                                                                                                                                          |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/v_tpg_0/inst/tpgBackground_U0/internal_full_n_reg[0]                                                                                                                |                                                                                                                                                                                                          |                8 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/v_tpg_0/inst/tpgForeground_U0/x_reg_5630                                                                                                                            |                                                                                                                                                                                                          |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/v_tpg_0/inst/tpgForeground_U0/tpgForeground_U0_srcImg_V_val_1_V_read                                                                                                | design_1_i/v_tpg_0/inst/tpgForeground_U0/ap_enable_reg_pp0_iter00                                                                                                                                        |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_559/grp_reg_int_s_fu_256/E[0]                                                                              | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_559/grp_reg_int_s_fu_256/ap_enable_reg_pp0_iter00                                                                                    |                7 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/v_tpg_0/inst/MultiPixStream2AXIvi_U0/ap_CS_fsm_state7                                                                                                               | design_1_i/v_tpg_0/inst/MultiPixStream2AXIvi_U0/grp_reg_unsigned_short_s_fu_258/SR[0]                                                                                                                    |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/E[0]                                                                                                                                | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                  |               10 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/v_tpg_0/inst/tpgBackground_U0/internal_full_n_reg_3[0]                                                                                                              |                                                                                                                                                                                                          |                6 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/v_tpg_0/inst/tpgBackground_U0/ap_CS_fsm_reg[2]_0[1]                                                                                                                 |                                                                                                                                                                                                          |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/v_tpg_0/inst/tpgBackground_U0/x_reg_14730                                                                                                                           |                                                                                                                                                                                                          |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/v_tpg_0/inst/tpgForeground_U0/ap_CS_fsm_state9                                                                                                                      | design_1_i/v_tpg_0/inst/tpgForeground_U0/y_0_reg_259                                                                                                                                                     |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_ZplateVerContDelta[15]_i_1_n_1                                                                                                  | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                  |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_ZplateVerContStart[15]_i_1_n_1                                                                                                  | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                  |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_boxColorB[15]_i_1_n_1                                                                                                           | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                  |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_bck_motion_en[15]_i_1_n_1                                                                                                       | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                  |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_boxColorG[15]_i_1_n_1                                                                                                           | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                  |                6 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/v_tpg_0/inst/tpgBackground_U0/ap_CS_fsm_state11                                                                                                                     | design_1_i/v_tpg_0/inst/tpgBackground_U0/y_0_reg_417                                                                                                                                                     |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_boxColorR[15]_i_1_n_1                                                                                                           | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                  |                6 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_boxSize[15]_i_1_n_1                                                                                                             | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                  |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/p_0_in0                                                                                                                             | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                  |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_crossHairX[15]_i_1_n_1                                                                                                          | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                  |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/v_tpg_0/inst/tpgForeground_U0/ap_CS_fsm_reg[1]_0[1]                                                                                                                 |                                                                                                                                                                                                          |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_crossHairY[15]_i_1_n_1                                                                                                          | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                  |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_width[15]_i_1_n_1                                                                                                               | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                  |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/v_tpg_0/inst/MultiPixStream2AXIvi_U0/grp_reg_unsigned_short_s_fu_258/ap_NS_fsm1                                                                                     |                                                                                                                                                                                                          |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/v_tpg_0/inst/MultiPixStream2AXIvi_U0/grp_reg_unsigned_short_s_fu_264/ap_NS_fsm1                                                                                     |                                                                                                                                                                                                          |                6 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/intpix_val_0_V_1_reg_6040                                                                                                           | design_1_i/v_tpg_0/inst/tpgForeground_U0/grp_tpgPatternCrossHair_fu_376/or_ln1849_reg_231_reg[0]_5                                                                                                       |                4 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_ce                                                                                                                             | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/p_3_in                                                                                                                                              |                8 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0                                        |                                                                                                                                                                                                          |               10 |             21 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0                                        |                                                                                                                                                                                                          |                7 |             21 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/E[0]                          | design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                  |                6 |             21 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_6[0]                                                                                  | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                |               12 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/v_tpg_0/inst/tpgForeground_U0/ap_condition_324                                                                                                                      | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_ovrlayId_reg[1]_1                                                                                                                                         |                8 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.write_ack_int_reg_0[0]                                                                 | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                |                5 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.write_ack_int_reg[0]                                                                   | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                |                5 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/v_tpg_0/inst/tpgForeground_U0/ap_phi_reg_pp0_iter5_intpix_val_V_2_0_reg_2830                                                                                        |                                                                                                                                                                                                          |                6 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_283[0]                                                                                | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                |                5 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_4[0]                                                                                  | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                |                6 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_284[0]                                                                                | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                |               10 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_3[0]                                                                                  | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                |                7 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_3[0]                                                                                  | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                |                7 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_11[0]                                                                                 | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                |                7 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][37]_1[0]                                                                                  | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                |                5 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/v_tpg_0/inst/tpgForeground_U0/ap_phi_reg_pp0_iter4_intpix_val_V_2_0_reg_2830                                                                                        |                                                                                                                                                                                                          |                4 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_2[0]                                                                                  | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                |                4 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_4[0]                                                                                  | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                |                6 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_9[0]                                                                                  | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                |                6 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_5[0]                                                                                  | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                |                6 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/v_tpg_0/inst/tpgForeground_U0/ap_phi_reg_pp0_iter3_intpix_val_V_2_0_reg_2830                                                                                        |                                                                                                                                                                                                          |                6 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/v_tpg_0/inst/tpgForeground_U0/intpix_val_0_V_2_reg_5890                                                                                                             |                                                                                                                                                                                                          |                9 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][37]_2[0]                                                                                  | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                |                9 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_10[0]                                                                                 | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                |                9 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_8[0]                                                                                  | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                |                8 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/v_tpg_0/inst/tpgForeground_U0/tmp_val_0_V_1_reg_5680                                                                                                                |                                                                                                                                                                                                          |                6 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0active_start_int                                                                                                    | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hsync_start_last0                                                                                                                               |                4 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_enable_reg_pp0_iter6_reg[0]                                                                                                      |                                                                                                                                                                                                          |               18 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0bp_start_int                                                                                                        | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_HBLANK.hblank_d_i_1_n_0                                                                                                                         |                5 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_1[0]                                                                                  | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                |                6 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0fp_start_int                                                                                                        | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hsync_start_last0                                                                                                                               |                5 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/param_cfg[6]                                                                                                              | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[10]_i_1_n_0                                                                                                                                  |                5 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0sync_start_int                                                                                                      | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_HBLANK.hblank_d_i_1_n_0                                                                                                                         |                5 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_bckgndId_reg[1]_1[0]                                                                                                            |                                                                                                                                                                                                          |                8 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/param_cfg[7]                                                                                                              | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[10]_i_1_n_0                                                                                                                                  |                4 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG |                                                                                                                                                                                | design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                  |                7 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_VSYNC.GEN_DET_VSYNC_LOCK.det_v0sync_start_last[11]_i_1_n_0                                                            | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hsync_start_last0                                                                                                                               |                4 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/param_cfg[8]                                                                                                              | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[10]_i_1_n_0                                                                                                                                  |                4 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/E[0]                                                                                                                               | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/SR[0]                                                                                                                                                        |                6 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/v_tpg_0/inst/MultiPixStream2AXIvi_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/E[0]                                                                         | design_1_i/v_tpg_0/inst/MultiPixStream2AXIvi_U0/regslice_both_AXI_video_strm_V_data_V_U/ibuf_inst/ireg[24]_i_1_n_1                                                                                       |               13 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/v_tpg_0/inst/MultiPixStream2AXIvi_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/odata[23]_i_1_n_1                                                            | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                  |                8 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/found_eof                                                                                                                 | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_HBLANK.hblank_d_i_1_n_0                                                                                                                         |                8 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_7[0]                                                                                  | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                |               13 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                    | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                   |               11 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/E[0]                                                                                                       | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                |               13 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_3[0]                                                                                  | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                |               15 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_2[0]                                                                                  | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                |               17 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_0[0]                                                                                  | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                |               12 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_612/grp_reg_ap_uint_10_s_fu_191/E[0]                                                                      |                                                                                                                                                                                                          |               12 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_5[0]                                                                                  | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                |               10 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][37]_0[0]                                                                                  | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                |               12 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_0[0]                                                                                  | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                |               12 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_1[0]                                                                                  | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                |                6 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_2[0]                                                                                  | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                |               13 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_1[0]                                                                                  | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                |                6 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_0[0]                                                                                  | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                |               13 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/vsync_delay                                                                                                               | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hsync_start_last0                                                                                                                               |                4 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_481/DPtpgBarSelYuv_709_y_U/design_1_v_tpg_0_0_tpgPatternDPColorjbC_rom_U/E[0]                             |                                                                                                                                                                                                          |                8 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_pntr_plus1_pf_carry | design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                        |                8 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG |                                                                                                                                                                                | design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/SR[0]                                                                                                                                                |               17 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/v_tpg_0/inst/tpgForeground_U0/grp_tpgPatternBox_fu_349/p_12_in                                                                                                      |                                                                                                                                                                                                          |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_lag                                                                                                                            | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/sof_ignore0                                                                                                                                                  |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/v_tpg_0/inst/tpgForeground_U0/grp_tpgPatternBox_fu_349/grp_tpgPatternBox_fu_349_ap_ready                                                                            |                                                                                                                                                                                                          |               11 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/v_tpg_0/inst/tpgForeground_U0/grp_tpgPatternBox_fu_349/ap_condition_182                                                                                             |                                                                                                                                                                                                          |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_559/zonePlateVAddr                                                                                         |                                                                                                                                                                                                          |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_441/ap_phi_reg_pp0_iter1_s_flag_4_reg_19715_out                                                            | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_441/ap_phi_reg_pp0_iter1_s_new_4_reg_208[31]_i_1_n_1                                                                                 |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_441/ap_phi_reg_pp0_iter1_s_flag_4_reg_19715_out                                                            | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_441/count                                                                                                                            |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_441/s0                                                                                                     |                                                                                                                                                                                                          |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG |                                                                                                                                                                                | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/data_sync_reg[2][34]                                                                                                                     |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                         | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                             |               12 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/v_tpg_0/inst/tpgBackground_U0/call_ret15_tpgPRBS_fu_713/call_ret15_tpgPRBS_fu_713_ap_ready                                                                          |                                                                                                                                                                                                          |               11 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                |                                                                                                                                                                                                          |                9 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                          |                                                                                                                                                                                                          |               11 |             35 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                     |                                                                                                                                                                                                          |               11 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                              |                                                                                                                                                                                                          |                9 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_1[0]                                     |                                                                                                                                                                                                          |               11 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                   |                                                                                                                                                                                                          |                8 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                   |                                                                                                                                                                                                          |                9 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                       |                                                                                                                                                                                                          |               10 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/v_tpg_0/inst/MultiPixStream2AXIvi_U0/grp_reg_unsigned_short_s_fu_258/ap_CS_fsm_reg[1]_0                                                                             |                                                                                                                                                                                                          |               13 |             49 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG |                                                                                                                                                                                | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_HBLANK.hblank_d_i_1_n_0                                                                                                                         |               16 |             50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/v_tpg_0/inst/tpgBackground_U0/ap_block_pp0_stage0_subdone                                                                                                           |                                                                                                                                                                                                          |               22 |             66 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_472/tpgSinTableArray_9bi_U/design_1_v_tpg_0_0_tpgPatternRainbowvdy_rom_U/ap_CS_fsm_reg[2]                    |                                                                                                                                                                                                          |               29 |             69 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                  |               40 |             78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/v_tpg_0/inst/tpgForeground_U0/grp_tpgPatternBox_fu_349/p_13_in                                                                                                      |                                                                                                                                                                                                          |               28 |             84 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG |                                                                                                                                                                                | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                |               71 |            109 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG |                                                                                                                                                                                | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/reset                                                                                                                                               |               39 |            145 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/time_control_regs2_int[16][28]                                                                                                               | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                |               48 |            173 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                |                                                                                                                                                                                                          |              167 |            469 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG |                                                                                                                                                                                |                                                                                                                                                                                                          |              350 |           1173 |
+------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


