# Fri Jan 12 14:52:49 2024


Copyright (C) 1994-2022 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: T-2022.09M-SP2-1
Install: F:\MySoftware\MicroChip\SynplifyPro
OS: Windows 10 or later
Hostname: DESKTOP-R1EC6M9

Implementation : synthesis
Synopsys Microchip Technology Pre-mapping, Version map202209actsp2, Build 145R, Built Jun 27 2023 12:06:34, @


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 124MB peak: 124MB)


Done reading skeleton netlist (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 128MB peak: 137MB)

Reading constraint file: F:\MyTemporary\Github\PFSoC\ZDragonFly\designer\ZDragonFly\synthesis.fdc
@L: F:\MyTemporary\Github\PFSoC\ZDragonFly\synthesis\ZDragonFly_scck.rpt 
See clock summary report "F:\MyTemporary\Github\PFSoC\ZDragonFly\synthesis\ZDragonFly_scck.rpt"
@N: MF472 |Synthesis running in Automatic Compile Point mode
@N: MF474 |No compile point is identified in Automatic Compile Point mode
@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 137MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 137MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 137MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 137MB)

NConnInternalConnection caching is on
@W: BN132 :"f:\mytemporary\github\pfsoc\zdragonfly\component\work\zdragonfly\zdragonfly.v":116:15:116:30|Removing user instance ZLED_Indicator_2 because it is equivalent to instance ZLED_Indicator_0. To keep the instance, apply constraint syn_preserve=1 on the instance.

Starting HSTDM IP insertion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 170MB peak: 170MB)


Finished HSTDM IP insertion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 170MB peak: 170MB)


Started DisTri Cleanup (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 170MB peak: 170MB)


Finished DisTri Cleanup (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 170MB peak: 170MB)

@N: BN115 :"f:\mytemporary\github\pfsoc\zdragonfly\component\work\zswitch_module\zswitch_module.v":96:17:96:34|Removing instance ZSwitch_Detector_0 (in view: work.ZSwitch_Module(verilog)) because it does not drive other instances.
@N: BN115 :"f:\mytemporary\github\pfsoc\zdragonfly\component\work\zswitch_module\zswitch_module.v":107:17:107:34|Removing instance ZSwitch_Detector_1 (in view: work.ZSwitch_Module(verilog)) because it does not drive other instances.
@N: BN115 :"f:\mytemporary\github\pfsoc\zdragonfly\component\work\zswitch_module\zswitch_module.v":118:17:118:34|Removing instance ZSwitch_Detector_2 (in view: work.ZSwitch_Module(verilog)) because it does not drive other instances.
@N: FP130 |Promoting Net iClk on CLKINT  I_1 
@N: FX1184 |Applying syn_allowed_resources blockrams=812 on top level netlist ZDragonFly 

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 172MB peak: 172MB)



Clock Summary
******************

          Start                                                               Requested     Requested     Clock        Clock          Clock
Level     Clock                                                               Frequency     Period        Type         Group          Load 
-------------------------------------------------------------------------------------------------------------------------------------------
0 -       PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     100.0 MHz     10.000        inferred     (multiple)     62   
                                                                                                                                           
0 -       ZDragonFly|iClk                                                     100.0 MHz     10.000        inferred     (multiple)     33   
                                                                                                                                           
0 -       PF_OSC_C0_PF_OSC_C0_0_PF_OSC|I_OSC_160_CLK_c_inferred_clock         100.0 MHz     10.000        inferred     (multiple)     26   
===========================================================================================================================================



Clock Load Summary
***********************

                                                                    Clock     Source                                                  Clock Pin                                          Non-clock Pin     Non-clock Pin                                
Clock                                                               Load      Pin                                                     Seq Example                                        Seq Example       Comb Example                                 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     62        PF_CCC_C0_0.PF_CCC_C0_0.pll_inst_0.OUT0(PLL)            ZSwitch_Module_0.ZSwitch_Detector_3.SwDelay1.C     -                 PF_CCC_C0_0.PF_CCC_C0_0.clkint_0.I(BUFG)     
                                                                                                                                                                                                                                                        
ZDragonFly|iClk                                                     33        iClk(port)                                              ZLED_Indicator_1.oLed.C                            -                 I_1.A(CLKINT)                                
                                                                                                                                                                                                                                                        
PF_OSC_C0_PF_OSC_C0_0_PF_OSC|I_OSC_160_CLK_c_inferred_clock         26        PF_OSC_C0_0.PF_OSC_C0_0.I_OSC_160.CLK(OSC_RC160MHZ)     PF_CCC_C0_0.PF_CCC_C0_0.pll_inst_0.REF_CLK_0       -                 PF_OSC_C0_0.PF_OSC_C0_0.I_OSC_160_INT.I(BUFG)
========================================================================================================================================================================================================================================================

@W: MT530 :"f:\mytemporary\github\pfsoc\zdragonfly\hdl\zled_indicator.v":27:0:27:5|Found inferred clock PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock which controls 62 sequential elements including ZLED_Indicator_0.CNT1[31:0]. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"f:\mytemporary\github\pfsoc\zdragonfly\hdl\zled_indicator.v":27:0:27:5|Found inferred clock ZDragonFly|iClk which controls 33 sequential elements including ZLED_Indicator_1.CNT1[31:0]. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"f:\mytemporary\github\pfsoc\zdragonfly\component\work\pf_ccc_c0\pf_ccc_c0_0\pll_ext_feedback_mode_soft_logic.v":40:0:40:5|Found inferred clock PF_OSC_C0_PF_OSC_C0_0_PF_OSC|I_OSC_160_CLK_c_inferred_clock which controls 26 sequential elements including PF_CCC_C0_0.PF_CCC_C0_0.Pll_Ext_FeedBack_Mode_Soft_Logic_Inst.state[6:0]. This clock has no specified timing constraint which may adversely impact design performance. 

@N: FX1143 |Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.
Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file F:\MyTemporary\Github\PFSoC\ZDragonFly\synthesis\ZDragonFly.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 173MB peak: 173MB)

Encoding state machine state[6:0] (in view: work.PF_CCC_C0_PF_CCC_C0_0_PLL_EXT_FEEDBACK_MODE_RTL_32000_32000_0s_1s_2s_3s_4s_5s_6s(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000

Finished constraint checker preprocessing (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 175MB peak: 175MB)


Finished constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 176MB peak: 176MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 88MB peak: 176MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Jan 12 14:52:50 2024

###########################################################]
