-- ispLEVER VHDL Timing Simulation Template: SD_controller_top_tb.udo.
-- You may edit this file to control your simulation.
-- You may specify your design unit.
-- You may specify your waveforms.
vsim SD_controller_top_tb -noglitch -PL pmi_work -sdfmax sd_controller_top_0=test_xo.sdf +no_tchk_msg
add wave *
-- You may specify your simulation run time.
run 500 us
