###################################
# Read first part of PF header
CfgRd0 0x0
CfgRd0 0x4
CfgRd0 0x8
CfgRd0 0xc
###################################
# Setup FUNC_PF BAR to a base address of 0x00000001_xxxxxxxx
CfgWr0 0x10 0x00000000
CfgWr0 0x14 0x00000001
###################################
# Setup CSR_PF BAR to a base address of 0x00000002_xxxxxxxx
CfgWr0 0x18 0x00000000
CfgWr0 0x1c 0x00000002
###################################
# Enable memory operations
CfgWr0 0x4 0x2
CfgRd0 0x4
###################################
# Test hqm_system LUTs
MRd64 0x202000100
MWr64 0x202000100 0x1
MRd64 0x202000100 0x1
MWr64 0x202000100 0x0
MRd64 0x202000100 0x0
###################################
# Test hqm_core registers
MRd64 0x2A0000120
MWr64 0x2A0000120 0x1234
MRd64 0x2A0000120 0x1234
###################################
# Setup LUTs used by HCWs
# lut_ldb_vasqid_v
MWr64 0x202000D00 0x1
# lut_ldb_vascqid_en_v
MWr64 0x202002D04 0x3
MWr64 0x202006D04 0x3
MWr64 0x20200AD04 0x3
MWr64 0x20200ED04 0x3
# lut_dir_vasqid_v
MWr64 0x202000E00 0x1
# lut_dir_vascqid_en_v
MWr64 0x202002E04 0x3
MWr64 0x202006E04 0x3
MWr64 0x20200AE04 0x3
MWr64 0x20200EE04 0x3
# lut_ldb_qid_cfg_v
MWr64 0x203000304 0x3
# lut_dir_pool_enabled
MWr64 0x203000700 0x1
# lut_ldb_pool_enabled
MWr64 0x203000800 0x1
MRd64 0x20200EE04 0x3
###################################
# Wait for reset to be done (including hardware memory init)
MPoll64 0x2B8000008 0x000001ff 0x000081ff 500
