Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Fri Aug  2 16:15:08 2024
| Host         : gabriel-Inspiron-15-3511 running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_drc -file bd_0_wrapper_drc_routed.rpt -pb bd_0_wrapper_drc_routed.pb -rpx bd_0_wrapper_drc_routed.rpx
| Design       : bd_0_wrapper
| Device       : xc7z020clg400-1
| Speed File   : -1
| Design State : Fully Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: checkpoint_bd_0_wrapper
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 36
+--------+----------+------------------------+------------+
| Rule   | Severity | Description            | Violations |
+--------+----------+------------------------+------------+
| DPIP-1 | Warning  | Input pipelining       | 29         |
| DPOP-1 | Warning  | PREG Output pipelining | 2          |
| DPOP-2 | Warning  | MREG Output pipelining | 4          |
| ZPS7-1 | Warning  | PS7 block required     | 1          |
+--------+----------+------------------------+------------+

2. REPORT DETAILS
-----------------
DPIP-1#1 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/mul_15ns_10ns_24_2_1_U31/buff0_reg input bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/mul_15ns_10ns_24_2_1_U31/buff0_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/mul_16s_32s_46_5_1_U15/buff1_reg input bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/mul_16s_32s_46_5_1_U15/buff1_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#3 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/mul_16s_32s_46_5_1_U15/buff1_reg input bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/mul_16s_32s_46_5_1_U15/buff1_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#4 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/mul_16s_32s_47_5_1_U17/buff1_reg input bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/mul_16s_32s_47_5_1_U17/buff1_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#5 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/mul_ln359_reg_4467_reg input bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/mul_ln359_reg_4467_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#6 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/mul_ln679_10_reg_5438_reg input bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/mul_ln679_10_reg_5438_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#7 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/mul_ln679_11_reg_5443_reg input bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/mul_ln679_11_reg_5443_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#8 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/mul_ln679_1_reg_6017_reg input bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/mul_ln679_1_reg_6017_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#9 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/mul_ln679_2_reg_6022_reg input bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/mul_ln679_2_reg_6022_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#10 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/mul_ln679_6_reg_5418_reg input bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/mul_ln679_6_reg_5418_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#11 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/mul_ln679_7_reg_5423_reg input bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/mul_ln679_7_reg_5423_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#12 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/mul_ln679_8_reg_5428_reg input bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/mul_ln679_8_reg_5428_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#13 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/mul_ln679_9_reg_5433_reg input bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/mul_ln679_9_reg_5433_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#14 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/mul_ln679_reg_6012_reg input bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/mul_ln679_reg_6012_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#15 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248/grp_decode_fu_142/mul_14s_15ns_29_2_1_U174/buff0_reg input bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248/grp_decode_fu_142/mul_14s_15ns_29_2_1_U174/buff0_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#16 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248/grp_decode_fu_142/mul_16s_15ns_31_2_1_U176/buff0_reg input bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248/grp_decode_fu_142/mul_16s_15ns_31_2_1_U176/buff0_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#17 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248/grp_decode_fu_142/mul_16s_15ns_31_2_1_U177/buff0_reg input bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248/grp_decode_fu_142/mul_16s_15ns_31_2_1_U177/buff0_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#18 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248/grp_decode_fu_142/mul_ln679_12_reg_3864_reg input bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248/grp_decode_fu_142/mul_ln679_12_reg_3864_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#19 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248/grp_decode_fu_142/mul_ln679_13_reg_3806_reg input bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248/grp_decode_fu_142/mul_ln679_13_reg_3806_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#20 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248/grp_decode_fu_142/mul_ln679_14_reg_3922_reg input bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248/grp_decode_fu_142/mul_ln679_14_reg_3922_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#21 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248/grp_decode_fu_142/mul_ln679_15_reg_3874_reg input bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248/grp_decode_fu_142/mul_ln679_15_reg_3874_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#22 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248/grp_decode_fu_142/mul_ln679_16_reg_3811_reg input bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248/grp_decode_fu_142/mul_ln679_16_reg_3811_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#23 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248/grp_decode_fu_142/mul_ln679_17_reg_3753_reg input bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248/grp_decode_fu_142/mul_ln679_17_reg_3753_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#24 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248/grp_decode_fu_142/mul_ln679_18_reg_3937_reg input bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248/grp_decode_fu_142/mul_ln679_18_reg_3937_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#25 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248/grp_decode_fu_142/mul_ln679_19_reg_3758_reg input bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248/grp_decode_fu_142/mul_ln679_19_reg_3758_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#26 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248/grp_decode_fu_142/mul_ln679_20_reg_3942_reg input bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248/grp_decode_fu_142/mul_ln679_20_reg_3942_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#27 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248/grp_decode_fu_142/mul_ln679_21_reg_3894_reg input bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248/grp_decode_fu_142/mul_ln679_21_reg_3894_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#28 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248/grp_decode_fu_142/mul_ln679_22_reg_3763_reg input bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248/grp_decode_fu_142/mul_ln679_22_reg_3763_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#29 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248/grp_decode_fu_142/mul_ln679_reg_3801_reg input bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248/grp_decode_fu_142/mul_ln679_reg_3801_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPOP-1#1 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/mul_15ns_15ns_29_2_1_U59/buff0_reg output bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/mul_15ns_15ns_29_2_1_U59/buff0_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#2 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/mul_15ns_15ns_29_2_1_U63/buff0_reg output bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/mul_15ns_15ns_29_2_1_U63/buff0_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-2#1 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/mul_14s_15ns_29_2_1_U35/buff0_reg multiplier stage bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/mul_14s_15ns_29_2_1_U35/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#2 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/mul_16s_15ns_31_2_1_U67/buff0_reg multiplier stage bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/mul_16s_15ns_31_2_1_U67/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#3 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248/grp_decode_fu_142/mul_14s_15ns_29_2_1_U174/buff0_reg multiplier stage bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248/grp_decode_fu_142/mul_14s_15ns_29_2_1_U174/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#4 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248/grp_decode_fu_142/mul_16s_15ns_31_2_1_U176/buff0_reg multiplier stage bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248/grp_decode_fu_142/mul_16s_15ns_31_2_1_U176/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

ZPS7-1#1 Warning
PS7 block required  
The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
Related violations: <none>


