

================================================================
== Synthesis Summary Report of 'radiation_injector'
================================================================
+ General Information: 
    * Date:           Thu Feb 26 20:53:06 2026
    * Version:        2025.2 (Build 6295257 on Nov 14 2025)
    * Project:        radiation_injector
    * Solution:       hls (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-2
    

* Performance & Resource Estimates: 
+----------------------+------+---------------+----------+---------+------+----------+---------+---------+------+---------+----+-----------+-----------+-----+
|        Modules       | Issue|               | Iteration|         | Trip |          |      Latency      |      |         |    |           |           |     |
|        & Loops       | Type | Violation Type|  Latency | Interval| Count| Pipelined| (cycles)|   (ns)  | Slack|  BRAM   | DSP|     FF    |    LUT    | URAM|
+----------------------+------+---------------+----------+---------+------+----------+---------+---------+------+---------+----+-----------+-----------+-----+
|+ radiation_injector  |     -|              -|         -|       88|     -|        no|       87|  870.000|  0.00|  2 (~0%)|   -|  2287 (2%)|  2450 (4%)|    -|
+----------------------+------+---------------+----------+---------+------+----------+---------+---------+------+---------+----+-----------+-----------+-----+
    Name Prefix: '+' for module, 'o' for loop, '*' for dataflow


================================================================
== HW Interfaces
================================================================
* M_AXI
+------------+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| Interface  | Read/Write | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   | Resource Estimate |
|            |            | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |                   |
+------------+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| m_axi_gmem | READ_WRITE | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=2            |
+------------+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+

* S_AXILITE Interfaces
+-----------------+------------+---------------+--------+----------+
| Interface       | Data Width | Address Width | Offset | Register |
+-----------------+------------+---------------+--------+----------+
| s_axi_control   | 32         | 6             | 16     | 0        |
| s_axi_control_r | 32         | 5             | 16     | 0        |
+-----------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+-----------------+--------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| Interface       | Register     | Offset | Width | Access | Description                      | Bit Fields                                                           |
+-----------------+--------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| s_axi_control   | CTRL         | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control   | GIER         | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                             |
| s_axi_control   | IP_IER       | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_control   | IP_ISR       | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
| s_axi_control   | range_size   | 0x10   | 32    | W      | Data signal of range_size        |                                                                      |
| s_axi_control   | intensity    | 0x18   | 32    | W      | Data signal of intensity         |                                                                      |
| s_axi_control   | seed         | 0x20   | 32    | W      | Data signal of seed              |                                                                      |
| s_axi_control_r | weight_mem_1 | 0x10   | 32    | W      | Data signal of weight_mem        |                                                                      |
| s_axi_control_r | weight_mem_2 | 0x14   | 32    | W      | Data signal of weight_mem        |                                                                      |
+-----------------+--------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+------------+-----------+--------------+
| Argument   | Direction | Datatype     |
+------------+-----------+--------------+
| weight_mem | inout     | pointer      |
| range_size | in        | unsigned int |
| intensity  | in        | unsigned int |
| seed       | in        | unsigned int |
+------------+-----------+--------------+

* SW-to-HW Mapping
+------------+-----------------+-----------+----------+----------------------------------------+
| Argument   | HW Interface    | HW Type   | HW Usage | HW Info                                |
+------------+-----------------+-----------+----------+----------------------------------------+
| weight_mem | m_axi_gmem      | interface |          | channel=0                              |
| weight_mem | s_axi_control_r | register  | offset   | name=weight_mem_1 offset=0x10 range=32 |
| weight_mem | s_axi_control_r | register  | offset   | name=weight_mem_2 offset=0x14 range=32 |
| range_size | s_axi_control   | register  |          | name=range_size offset=0x10 range=32   |
| intensity  | s_axi_control   | register  |          | name=intensity offset=0x18 range=32    |
| seed       | s_axi_control   | register  |          | name=seed offset=0x20 range=32         |
+------------+-----------------+-----------+----------+----------------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

* All M_AXI Variable Accesses
+--------------+------------+------------------------------+-----------+--------------+------------+-------------------------------------------------+
| HW Interface | Variable   | Access Location              | Direction | Burst Status | Resolution | Problem                                         |
+--------------+------------+------------------------------+-----------+--------------+------------+-------------------------------------------------+
| m_axi_gmem   | weight_mem | radiation_injector.cpp:44:32 | read      | Fail         | 214-227    | Volatile or Atomic access cannot be transformed |
| m_axi_gmem   | weight_mem | radiation_injector.cpp:45:26 | write     | Fail         | 214-227    | Volatile or Atomic access cannot be transformed |
+--------------+------------+------------------------------+-----------+--------------+------------+-------------------------------------------------+

    * Resolution URL: docs.amd.com/access/sources/dita/topic?Doc_Version=2025.2%20English&url=ug1448-hls-guidance&resourceid=XXX-YYY.html (replace XXX-YYY with column value)

================================================================
== Bind Op Report
================================================================
+---------------------------------+-----+--------+-------------+--------+-----------+---------+
| Name                            | DSP | Pragma | Variable    | Op     | Impl      | Latency |
+---------------------------------+-----+--------+-------------+--------+-----------+---------+
| + radiation_injector            | 0   |        |             |        |           |         |
|   icmp_ln29_fu_182_p2           |     |        | icmp_ln29   | seteq  | auto      | 0       |
|   select_ln29_fu_188_p3         |     |        | select_ln29 | select | auto_sel  | 0       |
|   xor_ln35_2_fu_232_p2          |     |        | xor_ln35_2  | xor    | auto      | 0       |
|   xor_ln35_1_fu_238_p2          |     |        | xor_ln35_1  | xor    | auto      | 0       |
|   xor_ln35_fu_268_p2            |     |        | xor_ln35    | xor    | auto      | 0       |
|   urem_32ns_11ns_32_36_seq_1_U1 |     |        | urem_ln38   | urem   | auto_seq  | 35      |
|   icmp_ln38_fu_302_p2           |     |        | icmp_ln38   | setlt  | auto      | 0       |
|   grp_fu_311_p0                 |     |        | xor_ln40    | xor    | auto      | 0       |
|   urem_32ns_32ns_32_36_seq_1_U2 |     |        | addr        | urem   | auto_seq  | 35      |
|   add_ln44_fu_338_p2            |     |        | add_ln44    | add    | fabric    | 0       |
|   shl_ln45_fu_366_p2            |     |        | shl_ln45    | shl    | auto_pipe | 0       |
|   xor_ln45_fu_372_p2            |     |        | xor_ln45    | xor    | auto      | 0       |
+---------------------------------+-----+--------+-------------+--------+-----------+---------+


================================================================
== Storage Report
================================================================
+----------------------+-----------+-----------+------+------+--------+----------+------+---------+------------------+
| Name                 | Usage     | Type      | BRAM | URAM | Pragma | Variable | Impl | Latency | Bitwidth, Depth, |
|                      |           |           |      |      |        |          |      |         | Banks            |
+----------------------+-----------+-----------+------+------+--------+----------+------+---------+------------------+
| + radiation_injector |           |           | 2    | 0    |        |          |      |         |                  |
|   control_s_axi_U    | interface | s_axilite |      |      |        |          |      |         |                  |
|   control_r_s_axi_U  | interface | s_axilite |      |      |        |          |      |         |                  |
|   gmem_m_axi_U       | interface | m_axi     | 2    |      |        |          |      |         |                  |
+----------------------+-----------+-----------+------+------+--------+----------+------+---------+------------------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------+----------------------------------------------------------+---------------------------------------------------+
| Type      | Options                                                  | Location                                          |
+-----------+----------------------------------------------------------+---------------------------------------------------+
| INTERFACE | m_axi port=weight_mem offset=slave bundle=gmem depth=100 | in radiation_injector (radiation_injector.cpp:18) |
| INTERFACE | s_axilite port=range_size bundle=control                 | in radiation_injector (radiation_injector.cpp:19) |
| INTERFACE | s_axilite port=intensity bundle=control                  | in radiation_injector (radiation_injector.cpp:20) |
| INTERFACE | s_axilite port=seed bundle=control                       | in radiation_injector (radiation_injector.cpp:21) |
| INTERFACE | s_axilite port=return bundle=control                     | in radiation_injector (radiation_injector.cpp:22) |
+-----------+----------------------------------------------------------+---------------------------------------------------+


