void F_1 ( T_1 * T_2 V_1 , T_3 * T_4 V_1 ) {}\r\nvoid F_2 ( T_5 * T_6 V_1 ) {}\r\nvoid F_3 ( void ) {}\r\nvoid F_3 ( void )\r\n{\r\nT_7 * V_2 [ V_3 ] ;\r\nconst T_7 * V_4 ;\r\nT_7 * V_5 ;\r\nT_8 * V_6 ;\r\nint V_7 ;\r\nV_2 [ 0 ] = F_4 ( L_1 G_DIR_SEPARATOR_S PH_CONFFILE_SUBDIR, get_datafile_dir()) ;\r\nV_2 [ 1 ] = F_5 ( V_8 , FALSE , FALSE ) ;\r\n#ifdef F_6\r\nF_7 ( NULL , V_9 | V_10 | V_11 , V_12 , NULL ) ;\r\n#endif\r\nif ( V_13 )\r\nreturn;\r\nV_13 = F_8 () ;\r\n#ifdef F_6\r\nV_14 = F_4 ( L_1 V_15 L_1 , F_9 () , V_16 ) ;\r\n#endif\r\nfor ( V_7 = 0 ; V_7 < V_3 ; V_7 ++ ) {\r\nF_10 ( NULL , V_17 , L_2 , V_2 [ V_7 ] ) ;\r\nV_6 = F_11 ( V_2 [ V_7 ] , 0 , NULL ) ;\r\nif ( ! V_6 ) {\r\ncontinue;\r\n}\r\nwhile ( ( V_4 = F_12 ( V_6 ) ) != NULL ) {\r\nif ( ! F_13 ( V_4 , V_18 ) ) {\r\ncontinue;\r\n}\r\nF_10 ( NULL , V_17 , L_3 , V_4 ) ;\r\nV_5 = F_4 ( L_1 V_15 L_1 , V_2 [ V_7 ] , V_4 ) ;\r\nF_14 ( V_5 ) ;\r\nF_15 ( V_5 ) ;\r\n}\r\nF_16 ( V_6 ) ;\r\n}\r\n}\r\nvoid F_2 ( T_5 * T_6 )\r\n{\r\nV_19 = F_17 ( T_6 ) ;\r\nF_18 () ;\r\n}\r\nstatic void F_18 ( void )\r\n{\r\nT_5 * V_20 = NULL ;\r\nT_9 * V_21 = NULL ;\r\nT_9 * V_22 = NULL ;\r\nif( ! V_19 ) return;\r\nV_20 = F_19 ( V_19 , V_23 ) ;\r\nV_21 = F_20 ( F_21 ( V_20 ) ) ;\r\nfor( V_22 = F_22 ( V_21 ) ; V_22 != NULL ; V_22 = F_23 ( V_22 ) )\r\n{\r\nF_24 ( F_21 ( V_20 ) , V_22 -> V_24 ) ;\r\n}\r\nV_20 = F_25 ( V_19 , V_23 ) ;\r\nF_26 ( V_20 , FALSE ) ;\r\n}\r\nstatic void\r\nF_27 ( T_5 * T_10 V_1 , T_11 V_25 ) {\r\nF_15 ( V_25 ) ;\r\n}\r\nvoid F_1 ( T_1 * T_2 , T_3 * T_4 )\r\n{\r\nT_7 * V_26 ;\r\nconst T_7 * V_27 , * V_28 ;\r\nT_7 * V_29 ;\r\nT_7 * * V_30 ;\r\nT_12 * V_31 ;\r\nT_13 V_7 = 0 , V_32 ;\r\nT_5 * V_20 = NULL ;\r\nT_14 * V_22 = NULL ;\r\nT_15 * V_33 ;\r\nT_7 * V_34 ;\r\nT_16 V_35 = FALSE ;\r\nT_16 V_36 = FALSE ;\r\nif( ! V_19 ) return;\r\nF_18 () ;\r\nV_27 = F_28 ( T_2 , T_4 ) ;\r\nif( ! V_27 ) return;\r\nV_28 = F_29 ( T_2 , T_4 ) ;\r\nif( ! V_28 ) return;\r\nV_26 = F_30 ( T_4 ) ;\r\nfor ( V_32 = 0 ; V_32 < V_13 -> V_37 ; V_32 ++ ) {\r\nV_33 = ( T_15 * ) F_31 ( V_13 , V_32 ) ;\r\nF_32 ( V_33 ) ;\r\nV_29 = F_33 ( V_33 -> V_38 , V_27 , V_39 ) ;\r\nif( ! V_29 )\r\n{\r\nF_10 ( NULL , V_40 , L_4 , V_27 ) ;\r\ncontinue;\r\n}\r\nV_34 = F_34 ( V_33 -> V_41 , V_42 , V_29 ) ;\r\nF_15 ( V_29 ) ;\r\nif ( ! V_34 || ! strlen ( V_34 ) ) continue;\r\nif ( V_35 ) {\r\nV_22 = F_35 ( sizeof( T_14 ) ) ;\r\nV_22 -> V_43 = F_4 ( L_5 , V_23 ) ;\r\nV_22 -> V_44 = L_6 ;\r\nF_36 ( V_19 , V_22 , NULL , 2 ) ;\r\n}\r\nV_35 = TRUE ;\r\nV_22 = F_35 ( sizeof( T_14 ) ) ;\r\nV_22 -> V_43 = F_4 ( L_7 , V_23 , V_33 -> V_45 , V_28 ) ;\r\nV_22 -> V_46 = V_47 ;\r\nF_36 ( V_19 , V_22 , V_34 , 2 ) ;\r\nV_20 = F_19 ( V_19 , V_22 -> V_43 ) ;\r\nF_32 ( V_20 ) ;\r\nF_37 ( V_20 , L_8 , F_38 ( F_27 ) , V_34 ) ;\r\nV_36 = TRUE ;\r\nif( V_26 )\r\n{\r\nV_30 = F_39 ( V_33 -> V_38 , V_27 ) ;\r\nV_31 = F_40 ( V_48 , V_49 , F_15 , NULL ) ;\r\nfor( V_7 = 0 ; V_30 [ V_7 ] != NULL ; V_7 ++ )\r\n{\r\nif( ! strcmp ( V_30 [ V_7 ] , V_39 ) ) continue;\r\nif( ! F_41 ( V_26 , V_30 [ V_7 ] ) ) continue;\r\nif( F_42 ( V_31 , F_43 ( V_30 [ V_7 ] , - 1 ) ) != NULL ) continue;\r\nV_29 = F_33 ( V_33 -> V_38 , V_27 , V_30 [ V_7 ] ) ;\r\nif( ! V_29 || ! strlen ( V_29 ) ) continue;\r\nV_34 = F_34 ( V_33 -> V_41 , V_42 , V_29 ) ;\r\nF_15 ( V_29 ) ;\r\nif ( ! V_34 || ! strlen ( V_34 ) ) continue;\r\nF_44 ( V_31 , F_43 ( V_30 [ V_7 ] , - 1 ) , F_45 ( 1 ) ) ;\r\nV_22 = F_35 ( sizeof( T_14 ) ) ;\r\nV_22 -> V_43 = F_4 ( L_9 , V_23 , V_30 [ V_7 ] ) ;\r\nV_22 -> V_46 = V_47 ;\r\nF_36 ( V_19 , V_22 , V_34 , 2 ) ;\r\nV_20 = F_19 ( V_19 , V_22 -> V_43 ) ;\r\nF_32 ( V_20 ) ;\r\nF_37 ( V_20 , L_8 , F_38 ( F_27 ) , V_34 ) ;\r\n}\r\nF_46 ( V_31 ) ;\r\n}\r\n}\r\nF_15 ( V_26 ) ;\r\nV_20 = F_25 ( V_19 , V_23 ) ;\r\nF_26 ( V_20 , V_36 ) ;\r\n}\r\nstatic void V_47 ( T_5 * T_6 V_1 , T_11 V_24 , T_13 T_17 V_1 )\r\n{\r\nT_7 * V_34 = ( T_7 * ) V_24 ;\r\nF_10 ( NULL , V_40 , L_10 , V_34 ) ;\r\nif ( ! V_34 ) {\r\nF_10 ( NULL , V_40 , L_11 ) ;\r\nreturn;\r\n}\r\nif ( ! F_47 ( V_34 ) ) {\r\nF_10 ( NULL , V_40 , L_12 , V_34 ) ;\r\n}\r\n}\r\nstatic int\r\nF_48 ( T_1 * T_2 , T_3 * T_4 )\r\n{\r\nT_18 * V_50 = NULL ;\r\nT_19 V_51 ;\r\nT_19 V_52 ;\r\nT_20 * V_53 = NULL ;\r\nint V_54 = 0 ;\r\nif( ! T_4 -> V_55 ) return 0 ;\r\nV_54 = T_4 -> V_55 -> V_56 -> V_57 ;\r\nif( ! V_54 )\r\n{\r\nif( ! F_49 ( F_50 ( T_2 ) , & V_50 , & V_51 ) ) return 0 ;\r\nwhile( F_51 ( V_50 , & V_52 , & V_51 ) )\r\n{\r\nF_52 ( V_50 , & V_52 , 1 , & V_53 , - 1 ) ;\r\nV_51 = V_52 ;\r\nif( V_53 -> V_56 -> V_57 > 0 )\r\n{\r\nV_54 = V_53 -> V_56 -> V_57 ;\r\nbreak;\r\n}\r\n}\r\n}\r\nwhile( V_54 && ! F_53 ( V_54 ) )\r\n{\r\nV_54 = F_54 ( V_54 ) ;\r\n}\r\nreturn V_54 ;\r\n}\r\nstatic const T_7 *\r\nF_29 ( T_1 * T_2 , T_3 * T_4 )\r\n{\r\nint V_54 = F_48 ( T_2 , T_4 ) ;\r\nreturn ( ! V_54 ) ? NULL : F_55 ( F_56 ( V_54 ) ) ;\r\n}\r\nstatic const T_7 *\r\nF_28 ( T_1 * T_2 , T_3 * T_4 )\r\n{\r\nint V_54 = F_48 ( T_2 , T_4 ) ;\r\nreturn ( ! V_54 ) ? NULL : F_57 ( V_54 ) ;\r\n}\r\nstatic T_7 * F_30 ( T_3 * T_4 )\r\n{\r\nT_7 * V_58 = NULL ;\r\nif( T_4 -> V_55 -> V_59 &&\r\nstrlen ( T_4 -> V_55 -> V_59 -> V_60 ) > 0 )\r\n{\r\nV_58 = F_58 ( T_4 -> V_55 -> V_59 -> V_60 ) ;\r\n}\r\nelse\r\n{\r\nV_58 = F_59 ( V_61 ) ;\r\nF_60 ( T_4 -> V_55 , V_58 ) ;\r\n}\r\nreturn V_58 ;\r\n}\r\nstatic T_15 *\r\nF_14 ( const T_7 * V_62 )\r\n{\r\nT_21 * V_63 ;\r\nT_22 * error = NULL ;\r\nT_15 * V_33 = NULL ;\r\nT_7 * V_64 , * V_41 ;\r\nT_7 * * V_65 , * V_66 , * V_67 ;\r\nT_23 V_7 , V_37 ;\r\nif( ! F_61 ( V_62 , V_68 ) )\r\n{\r\nF_10 ( NULL , V_40 , L_13 , V_62 ) ;\r\nreturn NULL ;\r\n}\r\nV_63 = F_62 () ;\r\nif( ! F_63 ( V_63 , V_62 , V_69 , & error ) )\r\n{\r\nF_10 ( NULL , V_40 , L_14 , V_62 , error -> V_70 ) ;\r\nF_64 ( error ) ;\r\nF_65 ( V_63 ) ;\r\nreturn NULL ;\r\n}\r\nV_41 = F_66 ( V_63 , V_71 , V_72 , NULL ) ;\r\nif ( ! V_41 ) {\r\nF_65 ( V_63 ) ;\r\nreturn NULL ;\r\n}\r\nV_65 = F_67 ( V_63 , V_73 , & V_37 , NULL ) ;\r\nif ( V_65 ) {\r\nfor ( V_7 = 0 ; V_7 < V_37 ; V_7 ++ ) {\r\nV_66 = F_66 ( V_63 , V_73 , V_65 [ V_7 ] , NULL ) ;\r\nV_64 = V_41 ;\r\nV_67 = F_4 ( L_15 , V_65 [ V_7 ] ) ;\r\nV_41 = F_34 ( V_41 , V_67 , V_66 ) ;\r\nF_15 ( V_66 ) ;\r\nF_15 ( V_67 ) ;\r\nF_15 ( V_64 ) ;\r\n}\r\n}\r\nif ( ! strstr ( V_41 , V_42 ) ) {\r\nV_64 = V_41 ;\r\nV_41 = F_4 ( L_1 V_42 , V_64 ) ;\r\nF_15 ( V_64 ) ;\r\n}\r\nV_33 = F_59 ( sizeof( T_15 ) ) ;\r\nV_33 -> V_38 = V_63 ;\r\nV_33 -> V_45 = F_66 ( V_63 , V_71 , V_74 , L_16 ) ;\r\nV_33 -> V_41 = V_41 ;\r\nF_68 ( V_13 , V_33 ) ;\r\nreturn V_33 ;\r\n}\r\nstatic T_7 *\r\nF_66 ( T_21 * V_38 , const T_7 * V_75 , const T_7 * V_76 , T_7 * V_77 )\r\n{\r\nT_7 * V_29 = NULL ;\r\nif ( V_38 ) {\r\nV_29 = F_69 ( V_38 , V_75 , V_76 , NULL ) ;\r\n}\r\nif ( ! V_29 ) {\r\nV_29 = F_58 ( V_77 ) ;\r\n}\r\nreturn V_29 ;\r\n}\r\nstatic T_7 *\r\nF_33 ( T_21 * V_38 , const T_7 * V_78 , const T_7 * V_79 )\r\n{\r\nT_22 * error = NULL ;\r\nT_7 * V_80 ;\r\nT_7 * V_29 ;\r\nif( ! V_38 || ! V_78 || ! V_79 ) return NULL ;\r\nV_80 = F_69 ( V_38 , V_81 , V_78 , & error ) ;\r\nif( ! V_80 )\r\n{\r\nF_10 ( NULL , V_40 , L_17 , V_78 , error -> V_70 ) ;\r\nF_64 ( error ) ;\r\nreturn NULL ;\r\n}\r\nV_29 = F_69 ( V_38 , V_80 , V_79 , NULL ) ;\r\nF_15 ( V_80 ) ;\r\nreturn V_29 ;\r\n}\r\nstatic T_7 * *\r\nF_39 ( T_21 * V_38 , const T_7 * V_78 )\r\n{\r\nT_22 * error = NULL ;\r\nT_7 * V_80 ;\r\nT_7 * * V_30 ;\r\nT_23 V_82 = 0 ;\r\nif( ! V_38 ) return NULL ;\r\nV_80 = F_69 ( V_38 , V_81 , V_78 , & error ) ;\r\nif( ! V_80 )\r\n{\r\nF_10 ( NULL , V_40 , L_17 , V_78 , error -> V_70 ) ;\r\nF_64 ( error ) ;\r\nreturn NULL ;\r\n}\r\nerror = NULL ;\r\nV_30 = F_67 ( V_38 , V_80 , & V_82 , & error ) ;\r\nF_15 ( V_80 ) ;\r\nif( ! V_30 )\r\n{\r\nF_10 ( NULL , V_40 , L_18 , V_78 ) ;\r\nF_64 ( error ) ;\r\n}\r\nreturn V_30 ;\r\n}\r\nstatic T_13 F_41 ( const T_7 * V_26 , const T_7 * V_29 )\r\n{\r\nT_24 * V_83 = NULL ;\r\nT_25 * V_84 = NULL ;\r\nT_7 * V_85 = NULL ;\r\nT_13 V_86 = 0 ;\r\nV_85 = F_4 ( L_19 , V_29 ) ;\r\nV_83 = F_70 ( V_85 , 0 , 0 , NULL ) ;\r\nF_71 ( V_83 , V_26 , 0 , & V_84 ) ;\r\nif( F_72 ( V_84 ) ) V_86 = 1 ;\r\nF_73 ( V_84 ) ;\r\nF_74 ( V_83 ) ;\r\nreturn V_86 ;\r\n}\r\nstatic void V_12 ( const T_7 * T_26 V_1 , T_27 V_87 , const T_7 * V_70 , T_11 V_24 V_1 )\r\n{\r\nT_7 * log = NULL ;\r\nT_7 * type = NULL ;\r\nT_28 * V_88 = NULL ;\r\nstruct V_89 * V_90 = NULL ;\r\nT_29 V_91 ;\r\ntime ( & V_91 ) ;\r\nV_90 = localtime ( & V_91 ) ;\r\nswitch( V_87 & V_9 )\r\n{\r\ncase V_92 :\r\ntype = L_20 ;\r\nbreak;\r\ncase V_40 :\r\ntype = L_21 ;\r\nbreak;\r\ncase V_17 :\r\ntype = L_22 ;\r\nbreak;\r\ndefault:\r\ntype = L_23 ;\r\n}\r\nV_88 = F_75 ( V_14 , L_24 ) ;\r\nif( V_88 )\r\n{\r\nlog = F_4 ( L_25 , V_90 -> V_93 + 1900 , V_90 -> V_94 + 1 , V_90 -> V_95 , V_90 -> V_96 , V_90 -> V_97 , V_90 -> V_98 , type , V_70 ) ;\r\nfputs ( log , V_88 ) ;\r\nfclose ( V_88 ) ;\r\n}\r\n}
