Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2023.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Lab7I2Cphase1fall2024JJS_tb_behav xil_defaultlib.Lab7I2Cphase1fall2024JJS_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2991] 'ControlUnit_phase1' is not declared under prefix 'DUT' [/home/beandog/433/ECE433-Lab7/Lab7.srcs/sources_1/imports/433lab7part1/Lab7phase1overall2024fall_tb.v:15]
ERROR: [VRFC 10-2991] 'ControlUnit_phase1' is not declared under prefix 'DUT' [/home/beandog/433/ECE433-Lab7/Lab7.srcs/sources_1/imports/433lab7part1/Lab7phase1overall2024fall_tb.v:16]
ERROR: [VRFC 10-2991] 'ControlUnit_phase1' is not declared under prefix 'DUT' [/home/beandog/433/ECE433-Lab7/Lab7.srcs/sources_1/imports/433lab7part1/Lab7phase1overall2024fall_tb.v:17]
ERROR: [VRFC 10-2991] 'ControlUnit_phase1' is not declared under prefix 'DUT' [/home/beandog/433/ECE433-Lab7/Lab7.srcs/sources_1/imports/433lab7part1/Lab7phase1overall2024fall_tb.v:18]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
