ARM GAS  C:\Users\user\AppData\Local\Temp\cczA52rR.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32f4xx_hal_msp.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.HAL_MspInit,"ax",%progbits
  18              		.align	1
  19              		.global	HAL_MspInit
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	HAL_MspInit:
  27              	.LFB130:
  28              		.file 1 "Core/Src/stm32f4xx_hal_msp.c"
   1:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32f4xx_hal_msp.c **** /**
   3:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32f4xx_hal_msp.c ****   * @file         stm32f4xx_hal_msp.c
   5:Core/Src/stm32f4xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:Core/Src/stm32f4xx_hal_msp.c ****   *               and de-Initialization codes.
   7:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32f4xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32f4xx_hal_msp.c ****   *
  10:Core/Src/stm32f4xx_hal_msp.c ****   * <h2><center>&copy; Copyright (c) 2021 STMicroelectronics.
  11:Core/Src/stm32f4xx_hal_msp.c ****   * All rights reserved.</center></h2>
  12:Core/Src/stm32f4xx_hal_msp.c ****   *
  13:Core/Src/stm32f4xx_hal_msp.c ****   * This software component is licensed by ST under BSD 3-Clause license,
  14:Core/Src/stm32f4xx_hal_msp.c ****   * the "License"; You may not use this file except in compliance with the
  15:Core/Src/stm32f4xx_hal_msp.c ****   * License. You may obtain a copy of the License at:
  16:Core/Src/stm32f4xx_hal_msp.c ****   *                        opensource.org/licenses/BSD-3-Clause
  17:Core/Src/stm32f4xx_hal_msp.c ****   *
  18:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
  19:Core/Src/stm32f4xx_hal_msp.c ****   */
  20:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Header */
  21:Core/Src/stm32f4xx_hal_msp.c **** 
  22:Core/Src/stm32f4xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  23:Core/Src/stm32f4xx_hal_msp.c **** #include "main.h"
  24:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  25:Core/Src/stm32f4xx_hal_msp.c **** 
  26:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Includes */
  27:Core/Src/stm32f4xx_hal_msp.c **** 
  28:Core/Src/stm32f4xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  29:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN TD */
  30:Core/Src/stm32f4xx_hal_msp.c **** 
ARM GAS  C:\Users\user\AppData\Local\Temp\cczA52rR.s 			page 2


  31:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END TD */
  32:Core/Src/stm32f4xx_hal_msp.c **** 
  33:Core/Src/stm32f4xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  34:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Define */
  35:Core/Src/stm32f4xx_hal_msp.c **** 
  36:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Define */
  37:Core/Src/stm32f4xx_hal_msp.c **** 
  38:Core/Src/stm32f4xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  39:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  40:Core/Src/stm32f4xx_hal_msp.c **** 
  41:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Macro */
  42:Core/Src/stm32f4xx_hal_msp.c **** 
  43:Core/Src/stm32f4xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  44:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN PV */
  45:Core/Src/stm32f4xx_hal_msp.c **** 
  46:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END PV */
  47:Core/Src/stm32f4xx_hal_msp.c **** 
  48:Core/Src/stm32f4xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  49:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  50:Core/Src/stm32f4xx_hal_msp.c **** 
  51:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END PFP */
  52:Core/Src/stm32f4xx_hal_msp.c **** 
  53:Core/Src/stm32f4xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  54:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  55:Core/Src/stm32f4xx_hal_msp.c **** 
  56:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  57:Core/Src/stm32f4xx_hal_msp.c **** 
  58:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  59:Core/Src/stm32f4xx_hal_msp.c **** 
  60:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END 0 */
  61:Core/Src/stm32f4xx_hal_msp.c **** /**
  62:Core/Src/stm32f4xx_hal_msp.c ****   * Initializes the Global MSP.
  63:Core/Src/stm32f4xx_hal_msp.c ****   */
  64:Core/Src/stm32f4xx_hal_msp.c **** void HAL_MspInit(void)
  65:Core/Src/stm32f4xx_hal_msp.c **** {
  29              		.loc 1 65 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 8
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		@ link register save eliminated.
  34 0000 82B0     		sub	sp, sp, #8
  35              	.LCFI0:
  36              		.cfi_def_cfa_offset 8
  66:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  67:Core/Src/stm32f4xx_hal_msp.c **** 
  68:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  69:Core/Src/stm32f4xx_hal_msp.c **** 
  70:Core/Src/stm32f4xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
  37              		.loc 1 70 3 view .LVU1
  38              	.LBB2:
  39              		.loc 1 70 3 view .LVU2
  40 0002 0021     		movs	r1, #0
  41 0004 0091     		str	r1, [sp]
  42              		.loc 1 70 3 view .LVU3
  43 0006 0B4B     		ldr	r3, .L3
  44 0008 5A6C     		ldr	r2, [r3, #68]
  45 000a 42F48042 		orr	r2, r2, #16384
ARM GAS  C:\Users\user\AppData\Local\Temp\cczA52rR.s 			page 3


  46 000e 5A64     		str	r2, [r3, #68]
  47              		.loc 1 70 3 view .LVU4
  48 0010 5A6C     		ldr	r2, [r3, #68]
  49 0012 02F48042 		and	r2, r2, #16384
  50 0016 0092     		str	r2, [sp]
  51              		.loc 1 70 3 view .LVU5
  52 0018 009A     		ldr	r2, [sp]
  53              	.LBE2:
  54              		.loc 1 70 3 view .LVU6
  71:Core/Src/stm32f4xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  55              		.loc 1 71 3 view .LVU7
  56              	.LBB3:
  57              		.loc 1 71 3 view .LVU8
  58 001a 0191     		str	r1, [sp, #4]
  59              		.loc 1 71 3 view .LVU9
  60 001c 1A6C     		ldr	r2, [r3, #64]
  61 001e 42F08052 		orr	r2, r2, #268435456
  62 0022 1A64     		str	r2, [r3, #64]
  63              		.loc 1 71 3 view .LVU10
  64 0024 1B6C     		ldr	r3, [r3, #64]
  65 0026 03F08053 		and	r3, r3, #268435456
  66 002a 0193     		str	r3, [sp, #4]
  67              		.loc 1 71 3 view .LVU11
  68 002c 019B     		ldr	r3, [sp, #4]
  69              	.LBE3:
  70              		.loc 1 71 3 view .LVU12
  72:Core/Src/stm32f4xx_hal_msp.c **** 
  73:Core/Src/stm32f4xx_hal_msp.c ****   /* System interrupt init*/
  74:Core/Src/stm32f4xx_hal_msp.c **** 
  75:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  76:Core/Src/stm32f4xx_hal_msp.c **** 
  77:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  78:Core/Src/stm32f4xx_hal_msp.c **** }
  71              		.loc 1 78 1 is_stmt 0 view .LVU13
  72 002e 02B0     		add	sp, sp, #8
  73              	.LCFI1:
  74              		.cfi_def_cfa_offset 0
  75              		@ sp needed
  76 0030 7047     		bx	lr
  77              	.L4:
  78 0032 00BF     		.align	2
  79              	.L3:
  80 0034 00380240 		.word	1073887232
  81              		.cfi_endproc
  82              	.LFE130:
  84              		.section	.text.HAL_UART_MspInit,"ax",%progbits
  85              		.align	1
  86              		.global	HAL_UART_MspInit
  87              		.syntax unified
  88              		.thumb
  89              		.thumb_func
  90              		.fpu fpv4-sp-d16
  92              	HAL_UART_MspInit:
  93              	.LVL0:
  94              	.LFB131:
  79:Core/Src/stm32f4xx_hal_msp.c **** 
  80:Core/Src/stm32f4xx_hal_msp.c **** /**
ARM GAS  C:\Users\user\AppData\Local\Temp\cczA52rR.s 			page 4


  81:Core/Src/stm32f4xx_hal_msp.c **** * @brief UART MSP Initialization
  82:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
  83:Core/Src/stm32f4xx_hal_msp.c **** * @param huart: UART handle pointer
  84:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
  85:Core/Src/stm32f4xx_hal_msp.c **** */
  86:Core/Src/stm32f4xx_hal_msp.c **** void HAL_UART_MspInit(UART_HandleTypeDef* huart)
  87:Core/Src/stm32f4xx_hal_msp.c **** {
  95              		.loc 1 87 1 is_stmt 1 view -0
  96              		.cfi_startproc
  97              		@ args = 0, pretend = 0, frame = 32
  98              		@ frame_needed = 0, uses_anonymous_args = 0
  99              		.loc 1 87 1 is_stmt 0 view .LVU15
 100 0000 10B5     		push	{r4, lr}
 101              	.LCFI2:
 102              		.cfi_def_cfa_offset 8
 103              		.cfi_offset 4, -8
 104              		.cfi_offset 14, -4
 105 0002 88B0     		sub	sp, sp, #32
 106              	.LCFI3:
 107              		.cfi_def_cfa_offset 40
  88:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 108              		.loc 1 88 3 is_stmt 1 view .LVU16
 109              		.loc 1 88 20 is_stmt 0 view .LVU17
 110 0004 0023     		movs	r3, #0
 111 0006 0393     		str	r3, [sp, #12]
 112 0008 0493     		str	r3, [sp, #16]
 113 000a 0593     		str	r3, [sp, #20]
 114 000c 0693     		str	r3, [sp, #24]
 115 000e 0793     		str	r3, [sp, #28]
  89:Core/Src/stm32f4xx_hal_msp.c ****   if(huart->Instance==USART2)
 116              		.loc 1 89 3 is_stmt 1 view .LVU18
 117              		.loc 1 89 11 is_stmt 0 view .LVU19
 118 0010 0268     		ldr	r2, [r0]
 119              		.loc 1 89 5 view .LVU20
 120 0012 184B     		ldr	r3, .L9
 121 0014 9A42     		cmp	r2, r3
 122 0016 01D0     		beq	.L8
 123              	.LVL1:
 124              	.L5:
  90:Core/Src/stm32f4xx_hal_msp.c ****   {
  91:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspInit 0 */
  92:Core/Src/stm32f4xx_hal_msp.c **** 
  93:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART2_MspInit 0 */
  94:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
  95:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_USART2_CLK_ENABLE();
  96:Core/Src/stm32f4xx_hal_msp.c **** 
  97:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
  98:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
  99:Core/Src/stm32f4xx_hal_msp.c ****     PA2     ------> USART2_TX
 100:Core/Src/stm32f4xx_hal_msp.c ****     PA3     ------> USART2_RX
 101:Core/Src/stm32f4xx_hal_msp.c ****     */
 102:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 103:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 104:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 105:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 106:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 107:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
ARM GAS  C:\Users\user\AppData\Local\Temp\cczA52rR.s 			page 5


 108:Core/Src/stm32f4xx_hal_msp.c **** 
 109:Core/Src/stm32f4xx_hal_msp.c ****     /* USART2 interrupt Init */
 110:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 111:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(USART2_IRQn);
 112:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspInit 1 */
 113:Core/Src/stm32f4xx_hal_msp.c **** 
 114:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART2_MspInit 1 */
 115:Core/Src/stm32f4xx_hal_msp.c ****   }
 116:Core/Src/stm32f4xx_hal_msp.c **** 
 117:Core/Src/stm32f4xx_hal_msp.c **** }
 125              		.loc 1 117 1 view .LVU21
 126 0018 08B0     		add	sp, sp, #32
 127              	.LCFI4:
 128              		.cfi_remember_state
 129              		.cfi_def_cfa_offset 8
 130              		@ sp needed
 131 001a 10BD     		pop	{r4, pc}
 132              	.LVL2:
 133              	.L8:
 134              	.LCFI5:
 135              		.cfi_restore_state
  95:Core/Src/stm32f4xx_hal_msp.c **** 
 136              		.loc 1 95 5 is_stmt 1 view .LVU22
 137              	.LBB4:
  95:Core/Src/stm32f4xx_hal_msp.c **** 
 138              		.loc 1 95 5 view .LVU23
 139 001c 0024     		movs	r4, #0
 140 001e 0194     		str	r4, [sp, #4]
  95:Core/Src/stm32f4xx_hal_msp.c **** 
 141              		.loc 1 95 5 view .LVU24
 142 0020 03F5FA33 		add	r3, r3, #128000
 143 0024 1A6C     		ldr	r2, [r3, #64]
 144 0026 42F40032 		orr	r2, r2, #131072
 145 002a 1A64     		str	r2, [r3, #64]
  95:Core/Src/stm32f4xx_hal_msp.c **** 
 146              		.loc 1 95 5 view .LVU25
 147 002c 1A6C     		ldr	r2, [r3, #64]
 148 002e 02F40032 		and	r2, r2, #131072
 149 0032 0192     		str	r2, [sp, #4]
  95:Core/Src/stm32f4xx_hal_msp.c **** 
 150              		.loc 1 95 5 view .LVU26
 151 0034 019A     		ldr	r2, [sp, #4]
 152              	.LBE4:
  95:Core/Src/stm32f4xx_hal_msp.c **** 
 153              		.loc 1 95 5 view .LVU27
  97:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 154              		.loc 1 97 5 view .LVU28
 155              	.LBB5:
  97:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 156              		.loc 1 97 5 view .LVU29
 157 0036 0294     		str	r4, [sp, #8]
  97:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 158              		.loc 1 97 5 view .LVU30
 159 0038 1A6B     		ldr	r2, [r3, #48]
 160 003a 42F00102 		orr	r2, r2, #1
 161 003e 1A63     		str	r2, [r3, #48]
  97:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
ARM GAS  C:\Users\user\AppData\Local\Temp\cczA52rR.s 			page 6


 162              		.loc 1 97 5 view .LVU31
 163 0040 1B6B     		ldr	r3, [r3, #48]
 164 0042 03F00103 		and	r3, r3, #1
 165 0046 0293     		str	r3, [sp, #8]
  97:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 166              		.loc 1 97 5 view .LVU32
 167 0048 029B     		ldr	r3, [sp, #8]
 168              	.LBE5:
  97:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 169              		.loc 1 97 5 view .LVU33
 102:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 170              		.loc 1 102 5 view .LVU34
 102:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 171              		.loc 1 102 25 is_stmt 0 view .LVU35
 172 004a 0C23     		movs	r3, #12
 173 004c 0393     		str	r3, [sp, #12]
 103:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 174              		.loc 1 103 5 is_stmt 1 view .LVU36
 103:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 175              		.loc 1 103 26 is_stmt 0 view .LVU37
 176 004e 0223     		movs	r3, #2
 177 0050 0493     		str	r3, [sp, #16]
 104:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 178              		.loc 1 104 5 is_stmt 1 view .LVU38
 105:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 179              		.loc 1 105 5 view .LVU39
 105:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 180              		.loc 1 105 27 is_stmt 0 view .LVU40
 181 0052 0323     		movs	r3, #3
 182 0054 0693     		str	r3, [sp, #24]
 106:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 183              		.loc 1 106 5 is_stmt 1 view .LVU41
 106:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 184              		.loc 1 106 31 is_stmt 0 view .LVU42
 185 0056 0723     		movs	r3, #7
 186 0058 0793     		str	r3, [sp, #28]
 107:Core/Src/stm32f4xx_hal_msp.c **** 
 187              		.loc 1 107 5 is_stmt 1 view .LVU43
 188 005a 03A9     		add	r1, sp, #12
 189 005c 0648     		ldr	r0, .L9+4
 190              	.LVL3:
 107:Core/Src/stm32f4xx_hal_msp.c **** 
 191              		.loc 1 107 5 is_stmt 0 view .LVU44
 192 005e FFF7FEFF 		bl	HAL_GPIO_Init
 193              	.LVL4:
 110:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(USART2_IRQn);
 194              		.loc 1 110 5 is_stmt 1 view .LVU45
 195 0062 2246     		mov	r2, r4
 196 0064 2146     		mov	r1, r4
 197 0066 2620     		movs	r0, #38
 198 0068 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 199              	.LVL5:
 111:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspInit 1 */
 200              		.loc 1 111 5 view .LVU46
 201 006c 2620     		movs	r0, #38
 202 006e FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 203              	.LVL6:
ARM GAS  C:\Users\user\AppData\Local\Temp\cczA52rR.s 			page 7


 204              		.loc 1 117 1 is_stmt 0 view .LVU47
 205 0072 D1E7     		b	.L5
 206              	.L10:
 207              		.align	2
 208              	.L9:
 209 0074 00440040 		.word	1073759232
 210 0078 00000240 		.word	1073872896
 211              		.cfi_endproc
 212              	.LFE131:
 214              		.section	.text.HAL_UART_MspDeInit,"ax",%progbits
 215              		.align	1
 216              		.global	HAL_UART_MspDeInit
 217              		.syntax unified
 218              		.thumb
 219              		.thumb_func
 220              		.fpu fpv4-sp-d16
 222              	HAL_UART_MspDeInit:
 223              	.LVL7:
 224              	.LFB132:
 118:Core/Src/stm32f4xx_hal_msp.c **** 
 119:Core/Src/stm32f4xx_hal_msp.c **** /**
 120:Core/Src/stm32f4xx_hal_msp.c **** * @brief UART MSP De-Initialization
 121:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 122:Core/Src/stm32f4xx_hal_msp.c **** * @param huart: UART handle pointer
 123:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 124:Core/Src/stm32f4xx_hal_msp.c **** */
 125:Core/Src/stm32f4xx_hal_msp.c **** void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
 126:Core/Src/stm32f4xx_hal_msp.c **** {
 225              		.loc 1 126 1 is_stmt 1 view -0
 226              		.cfi_startproc
 227              		@ args = 0, pretend = 0, frame = 0
 228              		@ frame_needed = 0, uses_anonymous_args = 0
 229              		.loc 1 126 1 is_stmt 0 view .LVU49
 230 0000 08B5     		push	{r3, lr}
 231              	.LCFI6:
 232              		.cfi_def_cfa_offset 8
 233              		.cfi_offset 3, -8
 234              		.cfi_offset 14, -4
 127:Core/Src/stm32f4xx_hal_msp.c ****   if(huart->Instance==USART2)
 235              		.loc 1 127 3 is_stmt 1 view .LVU50
 236              		.loc 1 127 11 is_stmt 0 view .LVU51
 237 0002 0268     		ldr	r2, [r0]
 238              		.loc 1 127 5 view .LVU52
 239 0004 084B     		ldr	r3, .L15
 240 0006 9A42     		cmp	r2, r3
 241 0008 00D0     		beq	.L14
 242              	.LVL8:
 243              	.L11:
 128:Core/Src/stm32f4xx_hal_msp.c ****   {
 129:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspDeInit 0 */
 130:Core/Src/stm32f4xx_hal_msp.c **** 
 131:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART2_MspDeInit 0 */
 132:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 133:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_USART2_CLK_DISABLE();
 134:Core/Src/stm32f4xx_hal_msp.c **** 
 135:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 136:Core/Src/stm32f4xx_hal_msp.c ****     PA2     ------> USART2_TX
ARM GAS  C:\Users\user\AppData\Local\Temp\cczA52rR.s 			page 8


 137:Core/Src/stm32f4xx_hal_msp.c ****     PA3     ------> USART2_RX
 138:Core/Src/stm32f4xx_hal_msp.c ****     */
 139:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_2|GPIO_PIN_3);
 140:Core/Src/stm32f4xx_hal_msp.c **** 
 141:Core/Src/stm32f4xx_hal_msp.c ****     /* USART2 interrupt DeInit */
 142:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(USART2_IRQn);
 143:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspDeInit 1 */
 144:Core/Src/stm32f4xx_hal_msp.c **** 
 145:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART2_MspDeInit 1 */
 146:Core/Src/stm32f4xx_hal_msp.c ****   }
 147:Core/Src/stm32f4xx_hal_msp.c **** 
 148:Core/Src/stm32f4xx_hal_msp.c **** }
 244              		.loc 1 148 1 view .LVU53
 245 000a 08BD     		pop	{r3, pc}
 246              	.LVL9:
 247              	.L14:
 133:Core/Src/stm32f4xx_hal_msp.c **** 
 248              		.loc 1 133 5 is_stmt 1 view .LVU54
 249 000c 074A     		ldr	r2, .L15+4
 250 000e 136C     		ldr	r3, [r2, #64]
 251 0010 23F40033 		bic	r3, r3, #131072
 252 0014 1364     		str	r3, [r2, #64]
 139:Core/Src/stm32f4xx_hal_msp.c **** 
 253              		.loc 1 139 5 view .LVU55
 254 0016 0C21     		movs	r1, #12
 255 0018 0548     		ldr	r0, .L15+8
 256              	.LVL10:
 139:Core/Src/stm32f4xx_hal_msp.c **** 
 257              		.loc 1 139 5 is_stmt 0 view .LVU56
 258 001a FFF7FEFF 		bl	HAL_GPIO_DeInit
 259              	.LVL11:
 142:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspDeInit 1 */
 260              		.loc 1 142 5 is_stmt 1 view .LVU57
 261 001e 2620     		movs	r0, #38
 262 0020 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 263              	.LVL12:
 264              		.loc 1 148 1 is_stmt 0 view .LVU58
 265 0024 F1E7     		b	.L11
 266              	.L16:
 267 0026 00BF     		.align	2
 268              	.L15:
 269 0028 00440040 		.word	1073759232
 270 002c 00380240 		.word	1073887232
 271 0030 00000240 		.word	1073872896
 272              		.cfi_endproc
 273              	.LFE132:
 275              		.text
 276              	.Letext0:
 277              		.file 2 "c:\\users\\user\\appdata\\roaming\\code\\user\\globalstorage\\bmd.stm32-for-vscode\\@xpac
 278              		.file 3 "c:\\users\\user\\appdata\\roaming\\code\\user\\globalstorage\\bmd.stm32-for-vscode\\@xpac
 279              		.file 4 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f407xx.h"
 280              		.file 5 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 281              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 282              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 283              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_uart.h"
 284              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_cortex.h"
ARM GAS  C:\Users\user\AppData\Local\Temp\cczA52rR.s 			page 9


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f4xx_hal_msp.c
C:\Users\user\AppData\Local\Temp\cczA52rR.s:18     .text.HAL_MspInit:0000000000000000 $t
C:\Users\user\AppData\Local\Temp\cczA52rR.s:26     .text.HAL_MspInit:0000000000000000 HAL_MspInit
C:\Users\user\AppData\Local\Temp\cczA52rR.s:80     .text.HAL_MspInit:0000000000000034 $d
C:\Users\user\AppData\Local\Temp\cczA52rR.s:85     .text.HAL_UART_MspInit:0000000000000000 $t
C:\Users\user\AppData\Local\Temp\cczA52rR.s:92     .text.HAL_UART_MspInit:0000000000000000 HAL_UART_MspInit
C:\Users\user\AppData\Local\Temp\cczA52rR.s:209    .text.HAL_UART_MspInit:0000000000000074 $d
C:\Users\user\AppData\Local\Temp\cczA52rR.s:215    .text.HAL_UART_MspDeInit:0000000000000000 $t
C:\Users\user\AppData\Local\Temp\cczA52rR.s:222    .text.HAL_UART_MspDeInit:0000000000000000 HAL_UART_MspDeInit
C:\Users\user\AppData\Local\Temp\cczA52rR.s:269    .text.HAL_UART_MspDeInit:0000000000000028 $d

UNDEFINED SYMBOLS
HAL_GPIO_Init
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_GPIO_DeInit
HAL_NVIC_DisableIRQ
