

================================================================
== Vivado HLS Report for 'dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config8_mult_0_0_0_0_0_0_0'
================================================================
* Date:           Fri Jun 27 00:21:55 2025

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 6.174 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                   Pipeline                  |
    |   min   |   max   |    min   |    max   | min | max |                     Type                    |
    +---------+---------+----------+----------+-----+-----+---------------------------------------------+
    |      166|      167| 1.025 us | 1.031 us |  162|  162| loop rewind(delay=0 initiation interval(s)) |
    +---------+---------+----------+----------+-----+-----+---------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ReuseLoop  |      166|      166|         6|          1|          1|   162|    yes   |
        +-------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 1, D = 6, States = { 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%tmp_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str99)" [firmware/nnet_utils/nnet_dense_resource.h:106]   --->   Operation 8 'specregionbegin' 'tmp_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.76ns)   --->   "br label %rewind_header" [firmware/nnet_utils/nnet_dense_resource.h:135]   --->   Operation 9 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 5.02>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%in_index_0_i36 = phi i32 [ 0, %hls_label_24_begin ], [ %select_ln154, %ReuseLoop_end ], [ 0, %"dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config8_mult>.0.0.0.0.0.0.0.exit" ]" [firmware/nnet_utils/nnet_dense_resource.h:154]   --->   Operation 10 'phi' 'in_index_0_i36' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%w_index35 = phi i8 [ 0, %hls_label_24_begin ], [ %w_index, %ReuseLoop_end ], [ 0, %"dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config8_mult>.0.0.0.0.0.0.0.exit" ]"   --->   Operation 11 'phi' 'w_index35' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%zext_ln139 = zext i8 %w_index35 to i64" [firmware/nnet_utils/nnet_dense_resource.h:139]   --->   Operation 12 'zext' 'zext_ln139' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%outidx3_addr = getelementptr [162 x i3]* @outidx3, i64 0, i64 %zext_ln139" [firmware/nnet_utils/nnet_dense_resource.h:139]   --->   Operation 13 'getelementptr' 'outidx3_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [2/2] (3.25ns)   --->   "%out_index = load i3* %outidx3_addr, align 1" [firmware/nnet_utils/nnet_dense_resource.h:139]   --->   Operation 14 'load' 'out_index' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 162> <ROM>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%w8_V_addr = getelementptr [162 x i10]* @w8_V, i64 0, i64 %zext_ln139" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 15 'getelementptr' 'w8_V_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [2/2] (3.25ns)   --->   "%w8_V_load = load i10* %w8_V_addr, align 2" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 16 'load' 'w8_V_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP_BRAM">   --->   Core 55 'ROM_nP_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 162> <ROM>
ST_2 : Operation 17 [1/1] (1.91ns)   --->   "%w_index = add i8 1, %w_index35" [firmware/nnet_utils/nnet_dense_resource.h:135]   --->   Operation 17 'add' 'w_index' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (2.55ns)   --->   "%in_index = add nsw i32 %in_index_0_i36, 1" [firmware/nnet_utils/nnet_dense_resource.h:153]   --->   Operation 18 'add' 'in_index' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (2.47ns)   --->   "%icmp_ln154 = icmp sgt i32 %in_index, 26" [firmware/nnet_utils/nnet_dense_resource.h:154]   --->   Operation 19 'icmp' 'icmp_ln154' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (1.55ns)   --->   "%icmp_ln135 = icmp eq i8 %w_index35, -95" [firmware/nnet_utils/nnet_dense_resource.h:135]   --->   Operation 20 'icmp' 'icmp_ln135' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "br label %rewind_header"   --->   Operation 21 'br' <Predicate = (icmp_ln135)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.72>
ST_3 : Operation 22 [1/2] (3.25ns)   --->   "%out_index = load i3* %outidx3_addr, align 1" [firmware/nnet_utils/nnet_dense_resource.h:139]   --->   Operation 22 'load' 'out_index' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 162> <ROM>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln145 = trunc i32 %in_index_0_i36 to i5" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 23 'trunc' 'trunc_ln145' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%kernel_data_V_2_0_load = load i16* @kernel_data_V_2_0, align 2" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 24 'load' 'kernel_data_V_2_0_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%kernel_data_V_2_1_load = load i16* @kernel_data_V_2_1, align 2" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 25 'load' 'kernel_data_V_2_1_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%kernel_data_V_2_2_load = load i16* @kernel_data_V_2_2, align 2" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 26 'load' 'kernel_data_V_2_2_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%kernel_data_V_2_3_load = load i16* @kernel_data_V_2_3, align 2" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 27 'load' 'kernel_data_V_2_3_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%kernel_data_V_2_4_load = load i16* @kernel_data_V_2_4, align 2" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 28 'load' 'kernel_data_V_2_4_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%kernel_data_V_2_5_load = load i16* @kernel_data_V_2_5, align 2" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 29 'load' 'kernel_data_V_2_5_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%kernel_data_V_2_6_load = load i16* @kernel_data_V_2_6, align 2" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 30 'load' 'kernel_data_V_2_6_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%kernel_data_V_2_7_load = load i16* @kernel_data_V_2_7, align 2" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 31 'load' 'kernel_data_V_2_7_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%kernel_data_V_2_8_load = load i16* @kernel_data_V_2_8, align 2" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 32 'load' 'kernel_data_V_2_8_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%kernel_data_V_2_9_load = load i16* @kernel_data_V_2_9, align 2" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 33 'load' 'kernel_data_V_2_9_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%kernel_data_V_2_10_load = load i16* @kernel_data_V_2_10, align 2" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 34 'load' 'kernel_data_V_2_10_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%kernel_data_V_2_11_load = load i16* @kernel_data_V_2_11, align 2" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 35 'load' 'kernel_data_V_2_11_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%kernel_data_V_2_12_load = load i16* @kernel_data_V_2_12, align 2" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 36 'load' 'kernel_data_V_2_12_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%kernel_data_V_2_13_load = load i16* @kernel_data_V_2_13, align 2" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 37 'load' 'kernel_data_V_2_13_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%kernel_data_V_2_14_load = load i16* @kernel_data_V_2_14, align 2" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 38 'load' 'kernel_data_V_2_14_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%kernel_data_V_2_15_load = load i16* @kernel_data_V_2_15, align 2" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 39 'load' 'kernel_data_V_2_15_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%kernel_data_V_2_16_load = load i16* @kernel_data_V_2_16, align 2" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 40 'load' 'kernel_data_V_2_16_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%kernel_data_V_2_17_load = load i16* @kernel_data_V_2_17, align 2" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 41 'load' 'kernel_data_V_2_17_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%kernel_data_V_2_18_load = load i16* @kernel_data_V_2_18, align 2" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 42 'load' 'kernel_data_V_2_18_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%kernel_data_V_2_19_load = load i16* @kernel_data_V_2_19, align 2" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 43 'load' 'kernel_data_V_2_19_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%kernel_data_V_2_20_load = load i16* @kernel_data_V_2_20, align 2" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 44 'load' 'kernel_data_V_2_20_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%kernel_data_V_2_21_load = load i16* @kernel_data_V_2_21, align 2" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 45 'load' 'kernel_data_V_2_21_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%kernel_data_V_2_22_load = load i16* @kernel_data_V_2_22, align 2" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 46 'load' 'kernel_data_V_2_22_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%kernel_data_V_2_23_load = load i16* @kernel_data_V_2_23, align 2" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 47 'load' 'kernel_data_V_2_23_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%kernel_data_V_2_24_load = load i16* @kernel_data_V_2_24, align 2" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 48 'load' 'kernel_data_V_2_24_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%kernel_data_V_2_25_load = load i16* @kernel_data_V_2_25, align 2" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 49 'load' 'kernel_data_V_2_25_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%kernel_data_V_2_26_load = load i16* @kernel_data_V_2_26, align 2" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 50 'load' 'kernel_data_V_2_26_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (3.20ns)   --->   "%tmp = call i16 @_ssdm_op_Mux.ap_auto.27i16.i5(i16 %kernel_data_V_2_0_load, i16 %kernel_data_V_2_1_load, i16 %kernel_data_V_2_2_load, i16 %kernel_data_V_2_3_load, i16 %kernel_data_V_2_4_load, i16 %kernel_data_V_2_5_load, i16 %kernel_data_V_2_6_load, i16 %kernel_data_V_2_7_load, i16 %kernel_data_V_2_8_load, i16 %kernel_data_V_2_9_load, i16 %kernel_data_V_2_10_load, i16 %kernel_data_V_2_11_load, i16 %kernel_data_V_2_12_load, i16 %kernel_data_V_2_13_load, i16 %kernel_data_V_2_14_load, i16 %kernel_data_V_2_15_load, i16 %kernel_data_V_2_16_load, i16 %kernel_data_V_2_17_load, i16 %kernel_data_V_2_18_load, i16 %kernel_data_V_2_19_load, i16 %kernel_data_V_2_20_load, i16 %kernel_data_V_2_21_load, i16 %kernel_data_V_2_22_load, i16 %kernel_data_V_2_23_load, i16 %kernel_data_V_2_24_load, i16 %kernel_data_V_2_25_load, i16 %kernel_data_V_2_26_load, i5 %trunc_ln145)" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 51 'mux' 'tmp' <Predicate = true> <Delay = 3.20> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/2] (3.25ns)   --->   "%w8_V_load = load i10* %w8_V_addr, align 2" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 52 'load' 'w8_V_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP_BRAM">   --->   Core 55 'ROM_nP_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 162> <ROM>
ST_3 : Operation 53 [1/1] (0.69ns)   --->   "%select_ln154 = select i1 %icmp_ln154, i32 0, i32 %in_index" [firmware/nnet_utils/nnet_dense_resource.h:154]   --->   Operation 53 'select' 'select_ln154' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.89>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%sext_ln1116 = sext i16 %tmp to i26" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 54 'sext' 'sext_ln1116' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i10 %w8_V_load to i26" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 55 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [3/3] (3.89ns) (root node of the DSP)   --->   "%r_V = mul i26 %sext_ln1118, %sext_ln1116" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 56 'mul' 'r_V' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 3.89>
ST_5 : Operation 57 [2/3] (3.89ns) (root node of the DSP)   --->   "%r_V = mul i26 %sext_ln1118, %sext_ln1116" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 57 'mul' 'r_V' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 58 [1/3] (0.00ns) (root node of the DSP)   --->   "%r_V = mul i26 %sext_ln1118, %sext_ln1116" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 58 'mul' 'r_V' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 6.17>
ST_7 : Operation 59 [1/1] (0.00ns)   --->   "%do_init = phi i1 [ true, %hls_label_24_begin ], [ false, %ReuseLoop_end ], [ true, %"dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config8_mult>.0.0.0.0.0.0.0.exit" ]"   --->   Operation 59 'phi' 'do_init' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 60 [1/1] (0.00ns)   --->   "%res_0_V_write_assign34 = phi i16 [ 0, %hls_label_24_begin ], [ %p_0_01_i, %ReuseLoop_end ], [ 0, %"dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config8_mult>.0.0.0.0.0.0.0.exit" ]" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 60 'phi' 'res_0_V_write_assign34' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 61 [1/1] (0.00ns)   --->   "%res_1_V_write_assign32 = phi i16 [ 0, %hls_label_24_begin ], [ %p_0_13_i, %ReuseLoop_end ], [ 0, %"dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config8_mult>.0.0.0.0.0.0.0.exit" ]" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 61 'phi' 'res_1_V_write_assign32' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 62 [1/1] (0.00ns)   --->   "%res_2_V_write_assign30 = phi i16 [ 0, %hls_label_24_begin ], [ %p_0_25_i, %ReuseLoop_end ], [ 0, %"dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config8_mult>.0.0.0.0.0.0.0.exit" ]" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 62 'phi' 'res_2_V_write_assign30' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 63 [1/1] (0.00ns)   --->   "%res_3_V_write_assign28 = phi i16 [ 0, %hls_label_24_begin ], [ %p_0_37_i, %ReuseLoop_end ], [ 0, %"dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config8_mult>.0.0.0.0.0.0.0.exit" ]" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 63 'phi' 'res_3_V_write_assign28' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 64 [1/1] (0.00ns)   --->   "%res_4_V_write_assign26 = phi i16 [ 0, %hls_label_24_begin ], [ %p_0_49_i, %ReuseLoop_end ], [ 0, %"dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config8_mult>.0.0.0.0.0.0.0.exit" ]" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 64 'phi' 'res_4_V_write_assign26' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 65 [1/1] (0.00ns)   --->   "%res_5_V_write_assign24 = phi i16 [ 0, %hls_label_24_begin ], [ %p_0_511_i, %ReuseLoop_end ], [ 0, %"dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config8_mult>.0.0.0.0.0.0.0.exit" ]" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 65 'phi' 'res_5_V_write_assign24' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 66 [1/1] (0.00ns)   --->   "%acc_0_V_022 = phi i16 [ 0, %hls_label_24_begin ], [ %acc_0_V_1, %ReuseLoop_end ], [ 0, %"dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config8_mult>.0.0.0.0.0.0.0.exit" ]" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 66 'phi' 'acc_0_V_022' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 67 [1/1] (0.00ns)   --->   "%acc_1_V_021 = phi i16 [ 0, %hls_label_24_begin ], [ %acc_1_V_1, %ReuseLoop_end ], [ 0, %"dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config8_mult>.0.0.0.0.0.0.0.exit" ]" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 67 'phi' 'acc_1_V_021' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 68 [1/1] (0.00ns)   --->   "%acc_2_V_020 = phi i16 [ 0, %hls_label_24_begin ], [ %acc_2_V_1, %ReuseLoop_end ], [ 0, %"dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config8_mult>.0.0.0.0.0.0.0.exit" ]" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 68 'phi' 'acc_2_V_020' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 69 [1/1] (0.00ns)   --->   "%acc_3_V_019 = phi i16 [ 0, %hls_label_24_begin ], [ %acc_3_V_1, %ReuseLoop_end ], [ 0, %"dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config8_mult>.0.0.0.0.0.0.0.exit" ]" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 69 'phi' 'acc_3_V_019' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 70 [1/1] (0.00ns)   --->   "%acc_4_V_018 = phi i16 [ 0, %hls_label_24_begin ], [ %acc_4_V_1, %ReuseLoop_end ], [ 0, %"dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config8_mult>.0.0.0.0.0.0.0.exit" ]" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 70 'phi' 'acc_4_V_018' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 71 [1/1] (0.00ns)   --->   "%acc_5_V_017 = phi i16 [ 0, %hls_label_24_begin ], [ %acc_5_V_1, %ReuseLoop_end ], [ 0, %"dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config8_mult>.0.0.0.0.0.0.0.exit" ]" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 71 'phi' 'acc_5_V_017' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 72 [1/1] (0.00ns)   --->   "br i1 %do_init, label %hls_label_24_end, label %ReuseLoop_begin"   --->   Operation 72 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 73 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([162 x i10]* @w8_V, [1 x i8]* @p_str20, [12 x i8]* @p_str56, [1 x i8]* @p_str20, i32 -1, [1 x i8]* @p_str20, [1 x i8]* @p_str20, [1 x i8]* @p_str20, [1 x i8]* @p_str20, [1 x i8]* @p_str20)" [firmware/nnet_utils/nnet_dense_resource.h:107]   --->   Operation 73 'specmemcore' <Predicate = (do_init)> <Delay = 0.00>
ST_7 : Operation 74 [1/1] (0.00ns)   --->   "%empty_212 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str99, i32 %tmp_i)" [firmware/nnet_utils/nnet_dense_resource.h:108]   --->   Operation 74 'specregionend' 'empty_212' <Predicate = (do_init)> <Delay = 0.00>
ST_7 : Operation 75 [1/1] (0.00ns)   --->   "br label %ReuseLoop_begin" [firmware/nnet_utils/nnet_dense_resource.h:135]   --->   Operation 75 'br' <Predicate = (do_init)> <Delay = 0.00>
ST_7 : Operation 76 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str58) nounwind" [firmware/nnet_utils/nnet_dense_resource.h:135]   --->   Operation 76 'specloopname' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_79_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str58)" [firmware/nnet_utils/nnet_dense_resource.h:135]   --->   Operation 77 'specregionbegin' 'tmp_79_i' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 78 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str20) nounwind" [firmware/nnet_utils/nnet_dense_resource.h:136]   --->   Operation 78 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 79 [1/1] (0.00ns)   --->   "%trunc_ln1 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %r_V, i32 10, i32 25)" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 79 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 80 [1/1] (2.32ns)   --->   "%tmp_7 = call i16 @_ssdm_op_Mux.ap_auto.6i16.i3(i16 %acc_0_V_022, i16 %acc_1_V_021, i16 %acc_2_V_020, i16 %acc_3_V_019, i16 %acc_4_V_018, i16 %acc_5_V_017, i3 %out_index)" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 80 'mux' 'tmp_7' <Predicate = true> <Delay = 2.32> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 81 [1/1] (2.07ns)   --->   "%acc_0_V = add i16 %tmp_7, %trunc_ln1" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 81 'add' 'acc_0_V' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 82 [1/1] (1.76ns)   --->   "switch i3 %out_index, label %branch5.i [
    i3 0, label %ReuseLoop_end
    i3 1, label %branch1.i
    i3 2, label %branch2.i
    i3 3, label %branch3.i
    i3 -4, label %branch4.i
  ]" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 82 'switch' <Predicate = true> <Delay = 1.76>
ST_7 : Operation 83 [1/1] (1.76ns)   --->   "br label %ReuseLoop_end" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 83 'br' <Predicate = (out_index == 4)> <Delay = 1.76>
ST_7 : Operation 84 [1/1] (1.76ns)   --->   "br label %ReuseLoop_end" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 84 'br' <Predicate = (out_index == 3)> <Delay = 1.76>
ST_7 : Operation 85 [1/1] (1.76ns)   --->   "br label %ReuseLoop_end" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 85 'br' <Predicate = (out_index == 2)> <Delay = 1.76>
ST_7 : Operation 86 [1/1] (1.76ns)   --->   "br label %ReuseLoop_end" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 86 'br' <Predicate = (out_index == 1)> <Delay = 1.76>
ST_7 : Operation 87 [1/1] (1.76ns)   --->   "br label %ReuseLoop_end" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 87 'br' <Predicate = (out_index == 7) | (out_index == 6) | (out_index == 5)> <Delay = 1.76>
ST_7 : Operation 88 [1/1] (0.00ns)   --->   "%acc_5_V_1 = phi i16 [ %acc_0_V, %branch5.i ], [ %acc_5_V_017, %branch4.i ], [ %acc_5_V_017, %branch3.i ], [ %acc_5_V_017, %branch2.i ], [ %acc_5_V_017, %branch1.i ], [ %acc_5_V_017, %ReuseLoop_begin ]"   --->   Operation 88 'phi' 'acc_5_V_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 89 [1/1] (0.00ns)   --->   "%acc_4_V_1 = phi i16 [ %acc_4_V_018, %branch5.i ], [ %acc_0_V, %branch4.i ], [ %acc_4_V_018, %branch3.i ], [ %acc_4_V_018, %branch2.i ], [ %acc_4_V_018, %branch1.i ], [ %acc_4_V_018, %ReuseLoop_begin ]"   --->   Operation 89 'phi' 'acc_4_V_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 90 [1/1] (0.00ns)   --->   "%acc_3_V_1 = phi i16 [ %acc_3_V_019, %branch5.i ], [ %acc_3_V_019, %branch4.i ], [ %acc_0_V, %branch3.i ], [ %acc_3_V_019, %branch2.i ], [ %acc_3_V_019, %branch1.i ], [ %acc_3_V_019, %ReuseLoop_begin ]"   --->   Operation 90 'phi' 'acc_3_V_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 91 [1/1] (0.00ns)   --->   "%acc_2_V_1 = phi i16 [ %acc_2_V_020, %branch5.i ], [ %acc_2_V_020, %branch4.i ], [ %acc_2_V_020, %branch3.i ], [ %acc_0_V, %branch2.i ], [ %acc_2_V_020, %branch1.i ], [ %acc_2_V_020, %ReuseLoop_begin ]"   --->   Operation 91 'phi' 'acc_2_V_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 92 [1/1] (0.00ns)   --->   "%acc_1_V_1 = phi i16 [ %acc_1_V_021, %branch5.i ], [ %acc_1_V_021, %branch4.i ], [ %acc_1_V_021, %branch3.i ], [ %acc_1_V_021, %branch2.i ], [ %acc_0_V, %branch1.i ], [ %acc_1_V_021, %ReuseLoop_begin ]"   --->   Operation 92 'phi' 'acc_1_V_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 93 [1/1] (0.00ns)   --->   "%acc_0_V_1 = phi i16 [ %acc_0_V_022, %branch5.i ], [ %acc_0_V_022, %branch4.i ], [ %acc_0_V_022, %branch3.i ], [ %acc_0_V_022, %branch2.i ], [ %acc_0_V_022, %branch1.i ], [ %acc_0_V, %ReuseLoop_begin ]"   --->   Operation 93 'phi' 'acc_0_V_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 94 [1/1] (0.00ns)   --->   "%p_0_511_i = phi i16 [ %acc_0_V, %branch5.i ], [ %res_5_V_write_assign24, %branch4.i ], [ %res_5_V_write_assign24, %branch3.i ], [ %res_5_V_write_assign24, %branch2.i ], [ %res_5_V_write_assign24, %branch1.i ], [ %res_5_V_write_assign24, %ReuseLoop_begin ]"   --->   Operation 94 'phi' 'p_0_511_i' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 95 [1/1] (0.00ns)   --->   "%p_0_49_i = phi i16 [ %res_4_V_write_assign26, %branch5.i ], [ %acc_0_V, %branch4.i ], [ %res_4_V_write_assign26, %branch3.i ], [ %res_4_V_write_assign26, %branch2.i ], [ %res_4_V_write_assign26, %branch1.i ], [ %res_4_V_write_assign26, %ReuseLoop_begin ]"   --->   Operation 95 'phi' 'p_0_49_i' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 96 [1/1] (0.00ns)   --->   "%p_0_37_i = phi i16 [ %res_3_V_write_assign28, %branch5.i ], [ %res_3_V_write_assign28, %branch4.i ], [ %acc_0_V, %branch3.i ], [ %res_3_V_write_assign28, %branch2.i ], [ %res_3_V_write_assign28, %branch1.i ], [ %res_3_V_write_assign28, %ReuseLoop_begin ]"   --->   Operation 96 'phi' 'p_0_37_i' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 97 [1/1] (0.00ns)   --->   "%p_0_25_i = phi i16 [ %res_2_V_write_assign30, %branch5.i ], [ %res_2_V_write_assign30, %branch4.i ], [ %res_2_V_write_assign30, %branch3.i ], [ %acc_0_V, %branch2.i ], [ %res_2_V_write_assign30, %branch1.i ], [ %res_2_V_write_assign30, %ReuseLoop_begin ]"   --->   Operation 97 'phi' 'p_0_25_i' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 98 [1/1] (0.00ns)   --->   "%p_0_13_i = phi i16 [ %res_1_V_write_assign32, %branch5.i ], [ %res_1_V_write_assign32, %branch4.i ], [ %res_1_V_write_assign32, %branch3.i ], [ %res_1_V_write_assign32, %branch2.i ], [ %acc_0_V, %branch1.i ], [ %res_1_V_write_assign32, %ReuseLoop_begin ]"   --->   Operation 98 'phi' 'p_0_13_i' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 99 [1/1] (0.00ns)   --->   "%p_0_01_i = phi i16 [ %res_0_V_write_assign34, %branch5.i ], [ %res_0_V_write_assign34, %branch4.i ], [ %res_0_V_write_assign34, %branch3.i ], [ %res_0_V_write_assign34, %branch2.i ], [ %res_0_V_write_assign34, %branch1.i ], [ %acc_0_V, %ReuseLoop_begin ]"   --->   Operation 99 'phi' 'p_0_01_i' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 100 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str58, i32 %tmp_79_i)" [firmware/nnet_utils/nnet_dense_resource.h:158]   --->   Operation 100 'specregionend' 'empty' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 101 [1/1] (0.00ns)   --->   "%empty_211 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 162, i64 162, i64 162)"   --->   Operation 101 'speclooptripcount' 'empty_211' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 102 [1/1] (0.00ns)   --->   "br i1 %icmp_ln135, label %"dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config8_mult>.0.0.0.0.0.0.0.exit", label %rewind_header" [firmware/nnet_utils/nnet_dense_resource.h:135]   --->   Operation 102 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 103 [1/1] (0.00ns)   --->   "%mrv_i = insertvalue { i16, i16, i16, i16, i16, i16 } undef, i16 %p_0_01_i, 0" [firmware/nnet_utils/nnet_dense_resource.h:166]   --->   Operation 103 'insertvalue' 'mrv_i' <Predicate = (icmp_ln135)> <Delay = 0.00>
ST_7 : Operation 104 [1/1] (0.00ns)   --->   "%mrv_1_i = insertvalue { i16, i16, i16, i16, i16, i16 } %mrv_i, i16 %p_0_13_i, 1" [firmware/nnet_utils/nnet_dense_resource.h:166]   --->   Operation 104 'insertvalue' 'mrv_1_i' <Predicate = (icmp_ln135)> <Delay = 0.00>
ST_7 : Operation 105 [1/1] (0.00ns)   --->   "%mrv_2_i = insertvalue { i16, i16, i16, i16, i16, i16 } %mrv_1_i, i16 %p_0_25_i, 2" [firmware/nnet_utils/nnet_dense_resource.h:166]   --->   Operation 105 'insertvalue' 'mrv_2_i' <Predicate = (icmp_ln135)> <Delay = 0.00>
ST_7 : Operation 106 [1/1] (0.00ns)   --->   "%mrv_3_i = insertvalue { i16, i16, i16, i16, i16, i16 } %mrv_2_i, i16 %p_0_37_i, 3" [firmware/nnet_utils/nnet_dense_resource.h:166]   --->   Operation 106 'insertvalue' 'mrv_3_i' <Predicate = (icmp_ln135)> <Delay = 0.00>
ST_7 : Operation 107 [1/1] (0.00ns)   --->   "%mrv_4_i = insertvalue { i16, i16, i16, i16, i16, i16 } %mrv_3_i, i16 %p_0_49_i, 4" [firmware/nnet_utils/nnet_dense_resource.h:166]   --->   Operation 107 'insertvalue' 'mrv_4_i' <Predicate = (icmp_ln135)> <Delay = 0.00>
ST_7 : Operation 108 [1/1] (0.00ns)   --->   "%mrv_5_i = insertvalue { i16, i16, i16, i16, i16, i16 } %mrv_4_i, i16 %p_0_511_i, 5" [firmware/nnet_utils/nnet_dense_resource.h:166]   --->   Operation 108 'insertvalue' 'mrv_5_i' <Predicate = (icmp_ln135)> <Delay = 0.00>
ST_7 : Operation 109 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_Return({ i16, i16, i16, i16, i16, i16 } %mrv_5_i)" [firmware/nnet_utils/nnet_dense_resource.h:166]   --->   Operation 109 'return' <Predicate = (icmp_ln135)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('do_init') [36]  (1.77 ns)

 <State 2>: 5.03ns
The critical path consists of the following:
	'phi' operation ('in_index_0_i36', firmware/nnet_utils/nnet_dense_resource.h:154) with incoming values : ('select_ln154', firmware/nnet_utils/nnet_dense_resource.h:154) [37]  (0 ns)
	'add' operation ('in_index', firmware/nnet_utils/nnet_dense_resource.h:153) [125]  (2.55 ns)
	'icmp' operation ('icmp_ln154', firmware/nnet_utils/nnet_dense_resource.h:154) [126]  (2.47 ns)

 <State 3>: 5.72ns
The critical path consists of the following:
	'select' operation ('select_ln154', firmware/nnet_utils/nnet_dense_resource.h:154) [127]  (0.698 ns)
	'phi' operation ('in_index_0_i36', firmware/nnet_utils/nnet_dense_resource.h:154) with incoming values : ('select_ln154', firmware/nnet_utils/nnet_dense_resource.h:154) [37]  (0 ns)
	'add' operation ('in_index', firmware/nnet_utils/nnet_dense_resource.h:153) [125]  (2.55 ns)
	'icmp' operation ('icmp_ln154', firmware/nnet_utils/nnet_dense_resource.h:154) [126]  (2.47 ns)

 <State 4>: 3.89ns
The critical path consists of the following:
	'mul' operation of DSP[96] ('r.V', firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_resource.h:145) [96]  (3.89 ns)

 <State 5>: 3.89ns
The critical path consists of the following:
	'mul' operation of DSP[96] ('r.V', firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_resource.h:145) [96]  (3.89 ns)

 <State 6>: 0ns
The critical path consists of the following:

 <State 7>: 6.17ns
The critical path consists of the following:
	'phi' operation ('acc_0_V_022', firmware/nnet_utils/nnet_dense_resource.h:145) with incoming values : ('acc[0].V', firmware/nnet_utils/nnet_dense_resource.h:145) [45]  (0 ns)
	'mux' operation ('tmp_7', firmware/nnet_utils/nnet_dense_resource.h:145) [98]  (2.33 ns)
	'add' operation ('acc[0].V', firmware/nnet_utils/nnet_dense_resource.h:145) [99]  (2.08 ns)
	multiplexor before 'phi' operation ('acc[0].V') with incoming values : ('acc[0].V', firmware/nnet_utils/nnet_dense_resource.h:145) [124]  (1.77 ns)
	'phi' operation ('acc[0].V') with incoming values : ('acc[0].V', firmware/nnet_utils/nnet_dense_resource.h:145) [124]  (0 ns)
	'insertvalue' operation ('mrv_i', firmware/nnet_utils/nnet_dense_resource.h:166) [133]  (0 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
