// Seed: 3150326131
module module_0 (
    input uwire id_0
    , id_23,
    input uwire id_1,
    input supply1 id_2,
    input tri0 id_3,
    input wand id_4,
    input wire id_5,
    input tri id_6,
    input supply1 id_7,
    output wand id_8,
    input uwire id_9,
    input wand id_10,
    input wand id_11,
    input uwire id_12,
    input wire id_13,
    input wor id_14
    , id_24,
    input supply0 id_15,
    input tri1 id_16,
    input tri id_17,
    output tri id_18,
    output uwire id_19,
    output supply1 id_20,
    input supply1 id_21
);
  wire \id_25 = id_5;
  assign id_24[1'd0]   = \id_25 ;
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    output tri0 id_0,
    output tri1 id_1,
    output wand id_2,
    input supply1 id_3,
    input tri id_4,
    output uwire id_5
);
  wire id_7;
  module_0 modCall_1 (
      id_3,
      id_4,
      id_4,
      id_3,
      id_3,
      id_3,
      id_4,
      id_4,
      id_2,
      id_4,
      id_3,
      id_4,
      id_4,
      id_4,
      id_3,
      id_3,
      id_3,
      id_3,
      id_2,
      id_0,
      id_1,
      id_3
  );
  wire id_8;
  ;
endmodule
