Analysis & Synthesis report for lab3
Sat Apr 14 14:37:43 2018
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. User-Specified and Inferred Latches
  9. General Register Statistics
 10. Multiplexer Restructuring Statistics (Restructuring Performed)
 11. Parameter Settings for User Entity Instance: Reg_WE:flagreg1
 12. Parameter Settings for User Entity Instance: Reg_WE:flagreg0
 13. Post-Synthesis Netlist Statistics for Top Partition
 14. Elapsed Time Per Partition
 15. Analysis & Synthesis Messages
 16. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sat Apr 14 14:37:43 2018       ;
; Quartus Prime Version              ; 16.0.0 Build 211 04/27/2016 SJ Lite Edition ;
; Revision Name                      ; lab3                                        ;
; Top-level Entity Name              ; controller                                  ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 24                                          ;
;     Total combinational functions  ; 24                                          ;
;     Dedicated logic registers      ; 4                                           ;
; Total registers                    ; 4                                           ;
; Total pins                         ; 41                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE22F17C6       ;                    ;
; Top-level entity name                                                      ; controller         ; lab3               ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                 ;
+----------------------------------+-----------------+------------------------+----------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type              ; File Name with Absolute Path                                   ; Library ;
+----------------------------------+-----------------+------------------------+----------------------------------------------------------------+---------+
; Reg_WE.v                         ; yes             ; User Verilog HDL File  ; C:/Users/aymat/Documents/GitHub/446/Lab/Lab3/lab3/Reg_WE.v     ;         ;
; controller.v                     ; yes             ; User Verilog HDL File  ; C:/Users/aymat/Documents/GitHub/446/Lab/Lab3/lab3/controller.v ;         ;
+----------------------------------+-----------------+------------------------+----------------------------------------------------------------+---------+


+---------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                   ;
+---------------------------------------------+-----------------+
; Resource                                    ; Usage           ;
+---------------------------------------------+-----------------+
; Estimated Total logic elements              ; 24              ;
;                                             ;                 ;
; Total combinational functions               ; 24              ;
; Logic element usage by number of LUT inputs ;                 ;
;     -- 4 input functions                    ; 11              ;
;     -- 3 input functions                    ; 7               ;
;     -- <=2 input functions                  ; 6               ;
;                                             ;                 ;
; Logic elements by mode                      ;                 ;
;     -- normal mode                          ; 24              ;
;     -- arithmetic mode                      ; 0               ;
;                                             ;                 ;
; Total registers                             ; 4               ;
;     -- Dedicated logic registers            ; 4               ;
;     -- I/O registers                        ; 0               ;
;                                             ;                 ;
; I/O pins                                    ; 41              ;
;                                             ;                 ;
; Embedded Multiplier 9-bit elements          ; 0               ;
;                                             ;                 ;
; Maximum fan-out node                        ; Instr[23]~input ;
; Maximum fan-out                             ; 8               ;
; Total fan-out                               ; 143             ;
; Average fan-out                             ; 1.30            ;
+---------------------------------------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                               ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------+-------------+--------------+
; Compilation Hierarchy Node ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name         ; Entity Name ; Library Name ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------+-------------+--------------+
; |controller                ; 24 (19)           ; 4 (0)        ; 0           ; 0            ; 0       ; 0         ; 41   ; 0            ; |controller                 ; controller  ; work         ;
;    |Reg_WE:flagreg0|       ; 3 (3)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |controller|Reg_WE:flagreg0 ; Reg_WE      ; work         ;
;    |Reg_WE:flagreg1|       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |controller|Reg_WE:flagreg1 ; Reg_WE      ; work         ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------+-------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                               ;
+----------------------------------------------------+---------------------+------------------------+
; Latch Name                                         ; Latch Enable Signal ; Free of Timing Hazards ;
+----------------------------------------------------+---------------------+------------------------+
; LR$latch                                           ; LR                  ; yes                    ;
; RegWrite$latch                                     ; Equal1              ; yes                    ;
; NoWrite                                            ; NoWrite             ; yes                    ;
; FlagWrite                                          ; WideOr0             ; yes                    ;
; Number of user-specified and inferred latches = 4  ;                     ;                        ;
+----------------------------------------------------+---------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 4     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 4     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------+
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |controller|Reg_WE:flagreg0|out[0] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------+


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Reg_WE:flagreg1 ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; W              ; 2     ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Reg_WE:flagreg0 ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; W              ; 2     ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 41                          ;
; cycloneiii_ff         ; 4                           ;
;     ENA               ; 4                           ;
; cycloneiii_lcell_comb ; 26                          ;
;     normal            ; 26                          ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 1                           ;
;         2 data inputs ; 6                           ;
;         3 data inputs ; 7                           ;
;         4 data inputs ; 11                          ;
;                       ;                             ;
; Max LUT depth         ; 3.00                        ;
; Average LUT depth     ; 1.75                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition
    Info: Processing started: Sat Apr 14 14:37:19 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off lab3 -c lab3
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file reg_we.v
    Info (12023): Found entity 1: Reg_WE File: C:/Users/aymat/Documents/GitHub/446/Lab/Lab3/lab3/Reg_WE.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file reg_simple.v
    Info (12023): Found entity 1: Reg_Simple File: C:/Users/aymat/Documents/GitHub/446/Lab/Lab3/lab3/Reg_Simple.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file reg_shift.v
    Info (12023): Found entity 1: Reg_Shift File: C:/Users/aymat/Documents/GitHub/446/Lab/Lab3/lab3/Reg_Shift.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux4to1.v
    Info (12023): Found entity 1: Mux4to1 File: C:/Users/aymat/Documents/GitHub/446/Lab/Lab3/lab3/Mux4to1.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux2to1.v
    Info (12023): Found entity 1: Mux2to1 File: C:/Users/aymat/Documents/GitHub/446/Lab/Lab3/lab3/Mux2to1.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file decoder2to4.v
    Info (12023): Found entity 1: Decoder2to4 File: C:/Users/aymat/Documents/GitHub/446/Lab/Lab3/lab3/Decoder2to4.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file constantvaluegenerator.v
    Info (12023): Found entity 1: constantValueGenerator File: C:/Users/aymat/Documents/GitHub/446/Lab/Lab3/lab3/constantValueGenerator.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu.v
    Info (12023): Found entity 1: ALU File: C:/Users/aymat/Documents/GitHub/446/Lab/Lab3/lab3/ALU.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file decoder4to16.v
    Info (12023): Found entity 1: Decoder4to16 File: C:/Users/aymat/Documents/GitHub/446/Lab/Lab3/lab3/Decoder4to16.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rf.bdf
    Info (12023): Found entity 1: RF
Info (12021): Found 1 design units, including 1 entities, in source file mux16to1.v
    Info (12023): Found entity 1: Mux16to1 File: C:/Users/aymat/Documents/GitHub/446/Lab/Lab3/lab3/Mux16to1.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file datapath.bdf
    Info (12023): Found entity 1: datapath
Info (12021): Found 1 design units, including 1 entities, in source file regfile.v
    Info (12023): Found entity 1: regfile File: C:/Users/aymat/Documents/GitHub/446/Lab/Lab3/lab3/regfile.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file adder.v
    Info (12023): Found entity 1: adder File: C:/Users/aymat/Documents/GitHub/446/Lab/Lab3/lab3/adder.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file extend.v
    Info (12023): Found entity 1: extend File: C:/Users/aymat/Documents/GitHub/446/Lab/Lab3/lab3/extend.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file dmem.v
    Info (12023): Found entity 1: dmem File: C:/Users/aymat/Documents/GitHub/446/Lab/Lab3/lab3/dmem.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file imem.v
    Info (12023): Found entity 1: imem File: C:/Users/aymat/Documents/GitHub/446/Lab/Lab3/lab3/imem.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file shifter.v
    Info (12023): Found entity 1: shifter File: C:/Users/aymat/Documents/GitHub/446/Lab/Lab3/lab3/shifter.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file toplevel.bdf
    Info (12023): Found entity 1: toplevel
Info (12021): Found 1 design units, including 1 entities, in source file controller.v
    Info (12023): Found entity 1: controller File: C:/Users/aymat/Documents/GitHub/446/Lab/Lab3/lab3/controller.v Line: 1
Info (12127): Elaborating entity "controller" for the top level hierarchy
Warning (10240): Verilog HDL Always Construct warning at controller.v(44): inferring latch(es) for variable "NoWrite", which holds its previous value in one or more paths through the always construct File: C:/Users/aymat/Documents/GitHub/446/Lab/Lab3/lab3/controller.v Line: 44
Warning (10240): Verilog HDL Always Construct warning at controller.v(44): inferring latch(es) for variable "FlagWrite", which holds its previous value in one or more paths through the always construct File: C:/Users/aymat/Documents/GitHub/446/Lab/Lab3/lab3/controller.v Line: 44
Warning (10240): Verilog HDL Always Construct warning at controller.v(44): inferring latch(es) for variable "LR", which holds its previous value in one or more paths through the always construct File: C:/Users/aymat/Documents/GitHub/446/Lab/Lab3/lab3/controller.v Line: 44
Warning (10240): Verilog HDL Always Construct warning at controller.v(44): inferring latch(es) for variable "RegWrite", which holds its previous value in one or more paths through the always construct File: C:/Users/aymat/Documents/GitHub/446/Lab/Lab3/lab3/controller.v Line: 44
Info (10041): Inferred latch for "RegWrite" at controller.v(89) File: C:/Users/aymat/Documents/GitHub/446/Lab/Lab3/lab3/controller.v Line: 89
Info (10041): Inferred latch for "LR" at controller.v(89) File: C:/Users/aymat/Documents/GitHub/446/Lab/Lab3/lab3/controller.v Line: 89
Info (10041): Inferred latch for "FlagWrite" at controller.v(89) File: C:/Users/aymat/Documents/GitHub/446/Lab/Lab3/lab3/controller.v Line: 89
Info (10041): Inferred latch for "NoWrite" at controller.v(89) File: C:/Users/aymat/Documents/GitHub/446/Lab/Lab3/lab3/controller.v Line: 89
Info (12128): Elaborating entity "Reg_WE" for hierarchy "Reg_WE:flagreg1" File: C:/Users/aymat/Documents/GitHub/446/Lab/Lab3/lab3/controller.v Line: 21
Warning (13012): Latch LR$latch has unsafe behavior File: C:/Users/aymat/Documents/GitHub/446/Lab/Lab3/lab3/controller.v Line: 89
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Instr[21] File: C:/Users/aymat/Documents/GitHub/446/Lab/Lab3/lab3/controller.v Line: 2
Warning (13012): Latch NoWrite has unsafe behavior File: C:/Users/aymat/Documents/GitHub/446/Lab/Lab3/lab3/controller.v Line: 11
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Instr[21] File: C:/Users/aymat/Documents/GitHub/446/Lab/Lab3/lab3/controller.v Line: 2
Warning (13012): Latch FlagWrite has unsafe behavior File: C:/Users/aymat/Documents/GitHub/446/Lab/Lab3/lab3/controller.v Line: 11
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Instr[21] File: C:/Users/aymat/Documents/GitHub/446/Lab/Lab3/lab3/controller.v Line: 2
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "MemtoReg[1]" is stuck at GND File: C:/Users/aymat/Documents/GitHub/446/Lab/Lab3/lab3/controller.v Line: 6
    Warning (13410): Pin "ALUControl[1]" is stuck at GND File: C:/Users/aymat/Documents/GitHub/446/Lab/Lab3/lab3/controller.v Line: 8
Info (286030): Timing-Driven Synthesis is running
Info (144001): Generated suppressed messages file C:/Users/aymat/Documents/GitHub/446/Lab/Lab3/lab3/output_files/lab3.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 9 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "Instr[16]" File: C:/Users/aymat/Documents/GitHub/446/Lab/Lab3/lab3/controller.v Line: 2
    Warning (15610): No output dependent on input pin "Instr[17]" File: C:/Users/aymat/Documents/GitHub/446/Lab/Lab3/lab3/controller.v Line: 2
    Warning (15610): No output dependent on input pin "Instr[18]" File: C:/Users/aymat/Documents/GitHub/446/Lab/Lab3/lab3/controller.v Line: 2
    Warning (15610): No output dependent on input pin "Instr[19]" File: C:/Users/aymat/Documents/GitHub/446/Lab/Lab3/lab3/controller.v Line: 2
    Warning (15610): No output dependent on input pin "Instr[25]" File: C:/Users/aymat/Documents/GitHub/446/Lab/Lab3/lab3/controller.v Line: 2
    Warning (15610): No output dependent on input pin "Instr[28]" File: C:/Users/aymat/Documents/GitHub/446/Lab/Lab3/lab3/controller.v Line: 2
    Warning (15610): No output dependent on input pin "Instr[29]" File: C:/Users/aymat/Documents/GitHub/446/Lab/Lab3/lab3/controller.v Line: 2
    Warning (15610): No output dependent on input pin "Instr[30]" File: C:/Users/aymat/Documents/GitHub/446/Lab/Lab3/lab3/controller.v Line: 2
    Warning (15610): No output dependent on input pin "Instr[31]" File: C:/Users/aymat/Documents/GitHub/446/Lab/Lab3/lab3/controller.v Line: 2
Info (21057): Implemented 65 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 26 input pins
    Info (21059): Implemented 15 output pins
    Info (21061): Implemented 24 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 24 warnings
    Info: Peak virtual memory: 916 megabytes
    Info: Processing ended: Sat Apr 14 14:37:43 2018
    Info: Elapsed time: 00:00:24
    Info: Total CPU time (on all processors): 00:00:33


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/aymat/Documents/GitHub/446/Lab/Lab3/lab3/output_files/lab3.map.smsg.


