{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1588374349390 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1588374349404 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 01 18:05:49 2020 " "Processing started: Fri May 01 18:05:49 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1588374349404 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588374349404 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sys_ctrl_test -c sys_ctrl_test " "Command: quartus_map --read_settings_files=on --write_settings_files=off sys_ctrl_test -c sys_ctrl_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588374349404 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1588374350748 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1588374350748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/james williams/google drive/northwestern/spring quarter 2020/eecs 392/git_repo/top_level/leddcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/james williams/google drive/northwestern/spring quarter 2020/eecs 392/git_repo/top_level/leddcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 leddcd-data_flow " "Found design unit 1: leddcd-data_flow" {  } { { "../../top_level/leddcd.vhd" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/top_level/leddcd.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588374369092 ""} { "Info" "ISGN_ENTITY_NAME" "1 leddcd " "Found entity 1: leddcd" {  } { { "../../top_level/leddcd.vhd" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/top_level/leddcd.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588374369092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588374369092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/james williams/google drive/northwestern/spring quarter 2020/eecs 392/git_repo/top_level/clkdiv.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/james williams/google drive/northwestern/spring quarter 2020/eecs 392/git_repo/top_level/clkdiv.v" { { "Info" "ISGN_ENTITY_NAME" "1 clkdiv2 " "Found entity 1: clkdiv2" {  } { { "../../top_level/clkdiv.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/top_level/clkdiv.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588374369107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588374369107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/james williams/google drive/northwestern/spring quarter 2020/eecs 392/git_repo/sys_ctrl/uart_tx_rx.v 2 2 " "Found 2 design units, including 2 entities, in source file /users/james williams/google drive/northwestern/spring quarter 2020/eecs 392/git_repo/sys_ctrl/uart_tx_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_RX " "Found entity 1: UART_RX" {  } { { "../uart_tx_rx.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/SYS_CTRL/uart_tx_rx.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588374369124 ""} { "Info" "ISGN_ENTITY_NAME" "2 UART_TX " "Found entity 2: UART_TX" {  } { { "../uart_tx_rx.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/SYS_CTRL/uart_tx_rx.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588374369124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588374369124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/james williams/google drive/northwestern/spring quarter 2020/eecs 392/git_repo/sys_ctrl/sys_ctrl_fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/james williams/google drive/northwestern/spring quarter 2020/eecs 392/git_repo/sys_ctrl/sys_ctrl_fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 sys_ctrl_fsm " "Found entity 1: sys_ctrl_fsm" {  } { { "../sys_ctrl_fsm.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/SYS_CTRL/sys_ctrl_fsm.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588374369138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588374369138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/james williams/google drive/northwestern/spring quarter 2020/eecs 392/git_repo/sys_ctrl/sys_ctrl_test_top_lvl.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/james williams/google drive/northwestern/spring quarter 2020/eecs 392/git_repo/sys_ctrl/sys_ctrl_test_top_lvl.v" { { "Info" "ISGN_ENTITY_NAME" "1 sys_ctrl_test_top_lvl " "Found entity 1: sys_ctrl_test_top_lvl" {  } { { "../sys_ctrl_test_top_lvl.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/SYS_CTRL/sys_ctrl_test_top_lvl.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588374369155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588374369155 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "UART_RX uart_tx_rx.v(24) " "Verilog HDL Parameter Declaration warning at uart_tx_rx.v(24): Parameter Declaration in module \"UART_RX\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../uart_tx_rx.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/SYS_CTRL/uart_tx_rx.v" 24 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1588374369159 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "UART_RX uart_tx_rx.v(25) " "Verilog HDL Parameter Declaration warning at uart_tx_rx.v(25): Parameter Declaration in module \"UART_RX\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../uart_tx_rx.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/SYS_CTRL/uart_tx_rx.v" 25 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1588374369159 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "UART_RX uart_tx_rx.v(26) " "Verilog HDL Parameter Declaration warning at uart_tx_rx.v(26): Parameter Declaration in module \"UART_RX\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../uart_tx_rx.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/SYS_CTRL/uart_tx_rx.v" 26 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1588374369159 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "UART_RX uart_tx_rx.v(27) " "Verilog HDL Parameter Declaration warning at uart_tx_rx.v(27): Parameter Declaration in module \"UART_RX\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../uart_tx_rx.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/SYS_CTRL/uart_tx_rx.v" 27 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1588374369159 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "UART_RX uart_tx_rx.v(28) " "Verilog HDL Parameter Declaration warning at uart_tx_rx.v(28): Parameter Declaration in module \"UART_RX\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../uart_tx_rx.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/SYS_CTRL/uart_tx_rx.v" 28 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1588374369159 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "UART_TX uart_tx_rx.v(175) " "Verilog HDL Parameter Declaration warning at uart_tx_rx.v(175): Parameter Declaration in module \"UART_TX\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../uart_tx_rx.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/SYS_CTRL/uart_tx_rx.v" 175 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1588374369160 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "UART_TX uart_tx_rx.v(176) " "Verilog HDL Parameter Declaration warning at uart_tx_rx.v(176): Parameter Declaration in module \"UART_TX\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../uart_tx_rx.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/SYS_CTRL/uart_tx_rx.v" 176 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1588374369160 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "UART_TX uart_tx_rx.v(177) " "Verilog HDL Parameter Declaration warning at uart_tx_rx.v(177): Parameter Declaration in module \"UART_TX\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../uart_tx_rx.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/SYS_CTRL/uart_tx_rx.v" 177 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1588374369160 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "UART_TX uart_tx_rx.v(178) " "Verilog HDL Parameter Declaration warning at uart_tx_rx.v(178): Parameter Declaration in module \"UART_TX\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../uart_tx_rx.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/SYS_CTRL/uart_tx_rx.v" 178 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1588374369161 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "UART_TX uart_tx_rx.v(179) " "Verilog HDL Parameter Declaration warning at uart_tx_rx.v(179): Parameter Declaration in module \"UART_TX\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../uart_tx_rx.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/SYS_CTRL/uart_tx_rx.v" 179 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1588374369161 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sys_ctrl_test_top_lvl " "Elaborating entity \"sys_ctrl_test_top_lvl\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1588374369252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clkdiv2 clkdiv2:clkdiv2_inst " "Elaborating entity \"clkdiv2\" for hierarchy \"clkdiv2:clkdiv2_inst\"" {  } { { "../sys_ctrl_test_top_lvl.v" "clkdiv2_inst" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/SYS_CTRL/sys_ctrl_test_top_lvl.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588374369264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sys_ctrl_fsm sys_ctrl_fsm:sys_ctrl " "Elaborating entity \"sys_ctrl_fsm\" for hierarchy \"sys_ctrl_fsm:sys_ctrl\"" {  } { { "../sys_ctrl_test_top_lvl.v" "sys_ctrl" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/SYS_CTRL/sys_ctrl_test_top_lvl.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588374369272 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 sys_ctrl_fsm.v(57) " "Verilog HDL assignment warning at sys_ctrl_fsm.v(57): truncated value with size 32 to match size of target (1)" {  } { { "../sys_ctrl_fsm.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/SYS_CTRL/sys_ctrl_fsm.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588374369277 "|sys_ctrl_test_top_lvl|sys_ctrl_fsm:sys_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 sys_ctrl_fsm.v(58) " "Verilog HDL assignment warning at sys_ctrl_fsm.v(58): truncated value with size 32 to match size of target (1)" {  } { { "../sys_ctrl_fsm.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/SYS_CTRL/sys_ctrl_fsm.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588374369277 "|sys_ctrl_test_top_lvl|sys_ctrl_fsm:sys_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 sys_ctrl_fsm.v(304) " "Verilog HDL assignment warning at sys_ctrl_fsm.v(304): truncated value with size 32 to match size of target (9)" {  } { { "../sys_ctrl_fsm.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/SYS_CTRL/sys_ctrl_fsm.v" 304 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588374369277 "|sys_ctrl_test_top_lvl|sys_ctrl_fsm:sys_ctrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_RX sys_ctrl_fsm:sys_ctrl\|UART_RX:uart_rx_inst " "Elaborating entity \"UART_RX\" for hierarchy \"sys_ctrl_fsm:sys_ctrl\|UART_RX:uart_rx_inst\"" {  } { { "../sys_ctrl_fsm.v" "uart_rx_inst" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/SYS_CTRL/sys_ctrl_fsm.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588374369284 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 uart_tx_rx.v(78) " "Verilog HDL assignment warning at uart_tx_rx.v(78): truncated value with size 32 to match size of target (16)" {  } { { "../uart_tx_rx.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/SYS_CTRL/uart_tx_rx.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588374369286 "|sys_ctrl_test_top_lvl|sys_ctrl_fsm:sys_ctrl|UART_RX:uart_rx_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 uart_tx_rx.v(89) " "Verilog HDL assignment warning at uart_tx_rx.v(89): truncated value with size 32 to match size of target (16)" {  } { { "../uart_tx_rx.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/SYS_CTRL/uart_tx_rx.v" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588374369287 "|sys_ctrl_test_top_lvl|sys_ctrl_fsm:sys_ctrl|UART_RX:uart_rx_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 uart_tx_rx.v(100) " "Verilog HDL assignment warning at uart_tx_rx.v(100): truncated value with size 32 to match size of target (3)" {  } { { "../uart_tx_rx.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/SYS_CTRL/uart_tx_rx.v" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588374369287 "|sys_ctrl_test_top_lvl|sys_ctrl_fsm:sys_ctrl|UART_RX:uart_rx_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 uart_tx_rx.v(118) " "Verilog HDL assignment warning at uart_tx_rx.v(118): truncated value with size 32 to match size of target (16)" {  } { { "../uart_tx_rx.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/SYS_CTRL/uart_tx_rx.v" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588374369288 "|sys_ctrl_test_top_lvl|sys_ctrl_fsm:sys_ctrl|UART_RX:uart_rx_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_TX sys_ctrl_fsm:sys_ctrl\|UART_TX:uart_tx_inst " "Elaborating entity \"UART_TX\" for hierarchy \"sys_ctrl_fsm:sys_ctrl\|UART_TX:uart_tx_inst\"" {  } { { "../sys_ctrl_fsm.v" "uart_tx_inst" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/SYS_CTRL/sys_ctrl_fsm.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588374369326 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 uart_tx_rx.v(219) " "Verilog HDL assignment warning at uart_tx_rx.v(219): truncated value with size 32 to match size of target (16)" {  } { { "../uart_tx_rx.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/SYS_CTRL/uart_tx_rx.v" 219 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588374369327 "|sys_ctrl_test_top_lvl|sys_ctrl_fsm:sys_ctrl|UART_TX:uart_tx_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 uart_tx_rx.v(237) " "Verilog HDL assignment warning at uart_tx_rx.v(237): truncated value with size 32 to match size of target (16)" {  } { { "../uart_tx_rx.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/SYS_CTRL/uart_tx_rx.v" 237 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588374369328 "|sys_ctrl_test_top_lvl|sys_ctrl_fsm:sys_ctrl|UART_TX:uart_tx_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 uart_tx_rx.v(247) " "Verilog HDL assignment warning at uart_tx_rx.v(247): truncated value with size 32 to match size of target (3)" {  } { { "../uart_tx_rx.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/SYS_CTRL/uart_tx_rx.v" 247 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588374369328 "|sys_ctrl_test_top_lvl|sys_ctrl_fsm:sys_ctrl|UART_TX:uart_tx_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 uart_tx_rx.v(267) " "Verilog HDL assignment warning at uart_tx_rx.v(267): truncated value with size 32 to match size of target (16)" {  } { { "../uart_tx_rx.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/SYS_CTRL/uart_tx_rx.v" 267 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588374369329 "|sys_ctrl_test_top_lvl|sys_ctrl_fsm:sys_ctrl|UART_TX:uart_tx_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "leddcd leddcd:addr_0_dec " "Elaborating entity \"leddcd\" for hierarchy \"leddcd:addr_0_dec\"" {  } { { "../sys_ctrl_test_top_lvl.v" "addr_0_dec" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/SYS_CTRL/sys_ctrl_test_top_lvl.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588374369362 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../sys_ctrl_fsm.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/SYS_CTRL/sys_ctrl_fsm.v" 23 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1588374370639 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1588374370639 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "uart_cts VCC " "Pin \"uart_cts\" is stuck at VCC" {  } { { "../sys_ctrl_test_top_lvl.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/SYS_CTRL/sys_ctrl_test_top_lvl.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588374370877 "|sys_ctrl_test_top_lvl|uart_cts"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1588374370877 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1588374371037 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "12 " "12 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1588374371865 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1588374372097 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588374372097 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "uart_rts " "No output dependent on input pin \"uart_rts\"" {  } { { "../sys_ctrl_test_top_lvl.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/SYS_CTRL/sys_ctrl_test_top_lvl.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1588374372208 "|sys_ctrl_test_top_lvl|uart_rts"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1588374372208 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "344 " "Implemented 344 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1588374372208 ""} { "Info" "ICUT_CUT_TM_OPINS" "56 " "Implemented 56 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1588374372208 ""} { "Info" "ICUT_CUT_TM_LCELLS" "276 " "Implemented 276 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1588374372208 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1588374372208 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 26 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 26 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4810 " "Peak virtual memory: 4810 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1588374372246 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 01 18:06:12 2020 " "Processing ended: Fri May 01 18:06:12 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1588374372246 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1588374372246 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:46 " "Total CPU time (on all processors): 00:00:46" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1588374372246 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1588374372246 ""}
