.. _fpga_094_dev:


Project - v0.94
=================

Red Pitaya HDL design has multiple functions, which are configured by registers. It also uses memory locations to store capture data and generate output signals. All of these are described in this document. The memory location is written in a way that is seen by SW. 

The table describes address space partitioning implemented on FPGA via the AXI GP0 interface. All registers have offsets aligned to 4 bytes and are 32-bit wide. Granularity is 32-bit, meaning that the minimum transfer size is 4 bytes. The organization is a little-endian.
The memory block is divided into 8 parts. Each part is occupied by an individual IP core. The address space of individual applications is described in the subsection below. The size of each IP core address space is 4MByte. 
For additional information and better understanding check other documents (schematics, specifications...).

.. contents:: Register index
    :backlinks: top

|

.. tabularcolumns:: |p{15mm}|p{22mm}|p{22mm}|p{55mm}|

+--------+-------------+------------+----------------------------------+
|        |    Start    | End        | Module Name                      |
+========+=============+============+==================================+
| CS[0]  | 0x40000000  | 0x400FFFFF | Housekeeping                     |
+--------+-------------+------------+----------------------------------+
| CS[1]  | 0x40100000  | 0x401FFFFF | Oscilloscope                     |
+--------+-------------+------------+----------------------------------+
| CS[2]  | 0x40200000  | 0x402FFFFF | Arbitrary signal generator (ASG) |
|        |             |            | \ 125-14-4-Input: \              |
|        |             |            | Oscilloscope CHC and CHD         |
+--------+-------------+------------+----------------------------------+
| CS[3]  | 0x40300000  | 0x403FFFFF | PID controller                   |
+--------+-------------+------------+----------------------------------+
| CS[4]  | 0x40400000  | 0x404FFFFF | Analog mixed signals (AMS)       |
+--------+-------------+------------+----------------------------------+
| CS[5]  | 0x40500000  | 0x405FFFFF | Daisy chain                      |
+--------+-------------+------------+----------------------------------+
| CS[6]  | 0x40600000  | 0x406FFFFF | FREE                             |
|        |             |            | \ 125-14-GEN2 Z20: \             |
|        |             |            | E3 connector serial lines test   |
+--------+-------------+------------+----------------------------------+
| CS[7]  | 0x40700000  | 0x407FFFFF | Power test                       |
+--------+-------------+------------+----------------------------------+

|

Housekeeping
------------

.. tabs::

    .. group-tab:: 12X-XX

        .. tabularcolumns:: |p{15mm}|p{105mm}|p{15mm}|p{15mm}|

        +--------------------+--------------------------------------------------------------+-------+-----+
        | Offset             | Description                                                  | Bits  | R/W |
        +====================+==============================================================+=======+=====+
        | **0x0**            | **ID**                                                       |       |     |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | Reserved                                                     | 31:4  | R   | 
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | Design ID                                                    |  3:0  | R   |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    |    0 -prototype                                              |       |     |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    |    1 -release                                                |       |     |
        +--------------------+--------------------------------------------------------------+-------+-----+
        | **0x4**            | **DNA part 1**                                               |       |     |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | DNA[31:0]                                                    | 31:0  | R   |
        +--------------------+--------------------------------------------------------------+-------+-----+
        | **0x8**            | **DNA part 2**                                               |       |     |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | Reserved                                                     | 31:25 | R   |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | DNA[56:32]                                                   | 24:0  | R   |
        +--------------------+--------------------------------------------------------------+-------+-----+
        | **0xC**            | **Digital Loopback**                                         |       |     |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | Reserved                                                     | 31:1  | R   |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | digital_loop                                                 |    0  | R/W |
        +--------------------+--------------------------------------------------------------+-------+-----+
        | **0x10**           | **Expansion connector direction P**                          |       |     |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | Reserved                                                     | 31:8  | R   |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | Direction for P lines                                        |  7:0  | R/W |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | 1-out                                                        |       |     |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | 0-in                                                         |       |     |
        +--------------------+--------------------------------------------------------------+-------+-----+
        | **0x14**           | **Expansion connector direction N**                          |       |     |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | Reserved                                                     | 31:8  | R   |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | Direction for N lines                                        |  7:0  | R/W |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | 1-out                                                        |       |     |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | 0-in                                                         |       |     |
        +--------------------+--------------------------------------------------------------+-------+-----+
        | **0x18**           | **Expansion connector output P**                             |       |     |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | Reserved                                                     | 31:8  | R   |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | P pins output                                                |  7:0  | R/W |
        +--------------------+--------------------------------------------------------------+-------+-----+
        | **0x1C**           | **Expansion connector output N**                             |       |     |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | Reserved                                                     | 31:8  | R   |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | N pins output                                                |  7:0  | R/W |
        +--------------------+--------------------------------------------------------------+-------+-----+
        | **0x20**           | **Expansion connector input P**                              |       |     |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | Reserved                                                     | 31:8  | R   |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | P pins input                                                 |  7:0  | R   |
        +--------------------+--------------------------------------------------------------+-------+-----+
        | **0x24**           | **Expansion connector input N**                              |       |     |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | Reserved                                                     | 31:8  | R   |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | N pins input                                                 |  7:0  | R   |
        +--------------------+--------------------------------------------------------------+-------+-----+
        | **0x30**           | **LED control**                                              |       |     |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | Reserved                                                     | 31:8  | R   |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | LEDs 7-0                                                     |  7:0  | R/W |
        +--------------------+--------------------------------------------------------------+-------+-----+
        | **0x34**           | **CAN0 pins enable**                                         |       |     |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | Reserved                                                     | 31:1  | R   |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | Enable CAN0 - 1                                              |    0  | R/W |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | CAN0_rx: GPIO_P 7 ; CAN1_rx : GPIO_P 6                       |       |     |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | CAN0_tx: GPIO_N 7 ; CAN1_tx : GPIO_N 6                       |       |     |
        +--------------------+--------------------------------------------------------------+-------+-----+
        | **0x100**          | **FPGA ready**                                               |       |     |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | Reserved                                                     | 31:1  | R   |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | Programmable logic is out of reset                           |    0  | R   |
        +--------------------+--------------------------------------------------------------+-------+-----+
        | **0x104**          | **ADC clock frequency meter**                                |       |     |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | Approximate frequency of ADC clock                           | 31:0  | R   |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |**0x1000**          | **External trigger override**                                |       |     |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | Reserved                                                     | 31:3  | R   |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | Trigger output selector                                      |    2  | R/W |
        |                    | 1: DAC trigger, 0: ADC trigger                               |       |     |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | Override GPIO_N_0 to output ADC or DAC trigger               |    1  | R/W |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | Enable sending and receiving external trigger                |    0  | R/W |
        |                    | through daisy chain connectors                               |       |     |
        |                    | 1: enable, 0: disable                                        |       |     |
        +--------------------+--------------------------------------------------------------+-------+-----+

    .. group-tab:: 125-14-LL

        .. tabularcolumns:: |p{15mm}|p{105mm}|p{15mm}|p{15mm}|

        +--------------------+--------------------------------------------------------------+-------+-----+
        | Offset             | Description                                                  | Bits  | R/W |
        +====================+==============================================================+=======+=====+
        | **0x0**            | **ID**                                                       |       |     |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | Reserved                                                     | 31:4  | R   |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | Design ID                                                    |  3:0  | R   |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    |   0 -prototype                                               |       |     |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    |   1 -release                                                 |       |     |
        +--------------------+--------------------------------------------------------------+-------+-----+
        | **0x4**            | **DNA part 1**                                               |       |     |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | DNA[31:0]                                                    | 31:0  | R   |
        +--------------------+--------------------------------------------------------------+-------+-----+
        | **0x8**            | **DNA part 2**                                               |       |     |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | Reserved                                                     | 31:25 | R   |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | DNA[56:32]                                                   | 24:0  | R   |
        +--------------------+--------------------------------------------------------------+-------+-----+
        | **0xC**            | **Digital Loopback**                                         |       |     |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | Reserved                                                     | 31:1  | R   |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | digital_loop                                                 |    0  | R/W |
        +--------------------+--------------------------------------------------------------+-------+-----+
        | **0x10**           | **Expansion connector direction P**                          |       |     |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | Reserved                                                     | 31:8  | R   |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | Direction for P lines                                        |  7:0  | R/W |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | 1-out                                                        |       |     |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | 0-in                                                         |       |     |
        +--------------------+--------------------------------------------------------------+-------+-----+
        | **0x14**           | **Expansion connector direction N**                          |       |     |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | Reserved                                                     | 31:8  | R   |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | Direction for N lines                                        |  7:0  | R/W |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | 1-out                                                        |       |     |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | 0-in                                                         |       |     |
        +--------------------+--------------------------------------------------------------+-------+-----+
        | **0x18**           | **Expansion connector output P**                             |       |     |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | Reserved                                                     | 31:8  | R   |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | P pins output                                                |  7:0  | R/W |
        +--------------------+--------------------------------------------------------------+-------+-----+
        | **0x1C**           | **Expansion connector output N**                             |       |     |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | Reserved                                                     | 31:8  | R   |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | N pins output                                                |  7:0  | R/W |
        +--------------------+--------------------------------------------------------------+-------+-----+
        | **0x20**           | **Expansion connector input P**                              |       |     |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | Reserved                                                     | 31:8  | R   |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | P pins input                                                 |  7:0  | R   |
        +--------------------+--------------------------------------------------------------+-------+-----+
        | **0x24**           | **Expansion connector input N**                              |       |     |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | Reserved                                                     | 31:8  | R   |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | N pins input                                                 |  7:0  | R   |
        +--------------------+--------------------------------------------------------------+-------+-----+
        | **0x30**           | **LED control**                                              |       |     |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | Reserved                                                     | 31:8  | R   |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | LEDs 7-0                                                     |  7:0  | R/W |
        +--------------------+--------------------------------------------------------------+-------+-----+
        | **0x34**           | **CAN0 pins enable**                                         |       |     |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | Reserved                                                     | 31:1  | R   |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | Enable CAN0 - 1                                              |    0  | R/W |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | CAN0_tx: GPIO_P 7                                            |       |     |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | CAN0_rx: GPIO_N 7                                            |       |     |
        +--------------------+--------------------------------------------------------------+-------+-----+
        | **0x40**           | **IDELAY control**                                           |       |     |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | Reserved                                                     | 31:25 | R   |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | IDELAY value in taps (pair ADB1)                             | 24:20 | R/W |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | IDELAY value in taps (pair ADB0)                             | 19:15 | R/W |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | IDELAY value in taps (pair ADA1)                             | 14:10 | R/W |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | IDELAY value in taps (pair ADA0)                             |  9:5  | R/W |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | IDELAY value in taps (pair ADFCLK)                           |  4:0  | R/W |
        +--------------------+--------------------------------------------------------------+-------+-----+
        | **0x50**           | **ADC SPI**                                                  |       |     |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | Reserved                                                     | 31:16 | R   |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | Control word                                                 | 15:0  | R/W |
        +--------------------+--------------------------------------------------------------+-------+-----+
        | **0x54**           | **ADC SPI**                                                  |       |     |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | Reserved                                                     | 31:16 | R   |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | Write data / start transfer                                  | 15:0  | R/W |
        |                    | Only 8 valid bits (on LSB)                                   |       |     |
        +--------------------+--------------------------------------------------------------+-------+-----+
        | **0x58**           | **ADC SPI**                                                  |       |     |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | Reserved                                                     | 31:17 | R   |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | Transfer busy                                                |    16 | R   |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | Reserved                                                     | 31:17 | R   |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | Read data                                                    |  5:0  | R/W |
        |                    | Only 8 valid bits (on LSB)                                   |       |     |
        +--------------------+--------------------------------------------------------------+-------+-----+
        | **0x100**          | **FPGA ready**                                               |       |     |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | Reserved                                                     | 31:1  | R   |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | Programmable logic is out of reset                           |    0  | R   |
        +--------------------+--------------------------------------------------------------+-------+-----+
        | **0x104**          | **ADC clock frequency meter**                                |       |     |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | Approximate frequency of ADC clock                           | 31:0  | R   |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |**0x1000**          | **External trigger override**                                |       |     |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | Reserved                                                     | 31:3  | R   |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | Trigger output selector                                      |    2  | R/W |
        |                    | 1: DAC trigger, 0: ADC trigger                               |       |     |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | Override GPIO_N_0 to output ADC or DAC trigger               |    1  | R/W |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | Enable sending and receiving external trigger                |    0  | R/W |
        |                    | through daisy chain connectors                               |       |     |
        |                    | 1: enable, 0: disable                                        |       |     |
        +--------------------+--------------------------------------------------------------+-------+-----+

    .. group-tab:: 125-14-4-Input

        .. tabularcolumns:: |p{15mm}|p{105mm}|p{15mm}|p{15mm}|

        +--------------------+--------------------------------------------------------------+-------+-----+
        | Offset             | Description                                                  | Bits  | R/W |
        +====================+==============================================================+=======+=====+
        | **0x0**            | **ID**                                                       |       |     |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | Reserved                                                     | 31:4  | R   | 
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | Design ID                                                    |  3:0  | R   |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    |   0 -prototype                                               |       |     |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    |   1 -release                                                 |       |     |
        +--------------------+--------------------------------------------------------------+-------+-----+
        | **0x4**            | **DNA part 1**                                               |       |     |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | DNA[31:0]                                                    | 31:0  | R   |
        +--------------------+--------------------------------------------------------------+-------+-----+
        | **0x8**            | **DNA part 2**                                               |       |     |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | Reserved                                                     | 31:25 | R   |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | DNA[56:32]                                                   | 24:0  | R   |
        +--------------------+--------------------------------------------------------------+-------+-----+
        | **0xC**            | **Digital Loopback**                                         |       |     |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | Reserved                                                     | 31:1  | R   |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | digital_loop                                                 |    0  | R/W |
        +--------------------+--------------------------------------------------------------+-------+-----+
        | **0x10**           | **Expansion connector direction P**                          |       |     |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | Reserved                                                     | 31:8  | R   |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | Direction for P lines                                        |  7:0  | R/W |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | 1-out                                                        |       |     |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | 0-in                                                         |       |     |
        +--------------------+--------------------------------------------------------------+-------+-----+
        | **0x14**           | **Expansion connector direction N**                          |       |     |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | Reserved                                                     | 31:8  | R   |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | Direction for N lines                                        |  7:0  | R/W |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | 1-out                                                        |       |     |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | 0-in                                                         |       |     |
        +--------------------+--------------------------------------------------------------+-------+-----+
        | **0x18**           | **Expansion connector output P**                             |       |     |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | Reserved                                                     | 31:8  | R   |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | P pins output                                                |  7:0  | R/W |
        +--------------------+--------------------------------------------------------------+-------+-----+
        | **0x1C**           | **Expansion connector output N**                             |       |     |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | Reserved                                                     | 31:8  | R   |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | N pins output                                                |  7:0  | R/W |
        +--------------------+--------------------------------------------------------------+-------+-----+
        | **0x20**           | **Expansion connector input P**                              |       |     |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | Reserved                                                     | 31:8  | R   |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | P pins input                                                 |  7:0  | R   |
        +--------------------+--------------------------------------------------------------+-------+-----+
        | **0x24**           | **Expansion connector input N**                              |       |     |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | Reserved                                                     | 31:8  | R   |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | N pins input                                                 |  7:0  | R   |
        +--------------------+--------------------------------------------------------------+-------+-----+
        | **0x30**           | **LED control**                                              |       |     |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | Reserved                                                     | 31:8  | R   |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | LEDs 7-0                                                     |  7:0  | R/W |
        +--------------------+--------------------------------------------------------------+-------+-----+
        | **0x34**           | **CAN0 pins enable**                                         |       |     |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | Reserved                                                     | 31:1  | R   |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | Enable CAN0 - 1                                              |    0  | R/W |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | CAN0_tx: GPIO_P 7                                            |       |     |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | CAN0_rx: GPIO_N 7                                            |       |     |
        +--------------------+--------------------------------------------------------------+-------+-----+
        | **0x40**           | **PLL control**                                              |       |     |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | Reserved                                                     | 31:9  | R   |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | Locked                                                       |    8  | R   |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | Reserved                                                     |  7:5  | R   |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | Reference detected                                           |    4  | R   |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | Reserved                                                     |  3:1  | R   |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | Enable                                                       |    0  | R/W |
        +--------------------+--------------------------------------------------------------+-------+-----+
        | **0x44**           | **IDELAY reset**                                             |       |     |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | Reserved                                                     | 31:15 | R   |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | CHB[6:0] idelay reset                                        | 14:8  | R   |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | Reserved                                                     |    7  | R   |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | CHA[6:0] idelay reset                                        |  6:0  | R/W |
        +--------------------+--------------------------------------------------------------+-------+-----+
        | **0x48**           | **IDELAY CHA**                                               |       |     |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | Reserved                                                     | 31:15 | R   |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | CHA[6:0] inc/dec                                             | 14:8  |   W |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | Reserved                                                     |    7  | R   |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | CHA[6:0] idelay enable                                       |  6:0  |   W |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | CHA[0] idelay stage                                          |  4:0  | R   |
        +--------------------+--------------------------------------------------------------+-------+-----+
        | **0x4C**           | **IDELAY CHB**                                               |       |     |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | Reserved                                                     | 31:15 | R   |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | CHB[6:0] inc/dec                                             | 14:8  |   W |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | Reserved                                                     |    7  | R   |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | CHB[6:0] idelay enable                                       |  6:0  |   W |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | CHB[0] idelay stage                                          |  4:0  | R   |
        +--------------------+--------------------------------------------------------------+-------+-----+
        | **0x50**           | **IDELAY CHC**                                               |       |     |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | Reserved                                                     | 31:15 | R   |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | CHC[6:0] inc/dec                                             | 14:8  |   W |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | Reserved                                                     |    7  | R   |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | CHC[6:0] idelay enable                                       |  6:0  |   W |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | CHC[0] idelay stage                                          |  4:0  | R   |
        +--------------------+--------------------------------------------------------------+-------+-----+
        | **0x54**           | **IDELAY CHD**                                               |       |     |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | Reserved                                                     | 31:15 | R   |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | CHD[6:0] inc/dec                                             | 14:8  |   W |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | Reserved                                                     |    7  | R   |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | CHD[6:0] idelay enable                                       |  6:0  |   W |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | CHD[0] idelay stage                                          |  4:0  | R   |
        +--------------------+--------------------------------------------------------------+-------+-----+
        | **0x80**           | **SPI write to ADC**                                         |       |     |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | Writing to this reg immediately triggers                     |       |     |
        |                    | an SPI write                                                 |       |     |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | ADC internal reg address                                     | 31:16 |   W |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | Data to write                                                | 15:0  |   W |
        +--------------------+--------------------------------------------------------------+-------+-----+
        | **0x100**          | **FPGA ready**                                               |       |     |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | Reserved                                                     | 31:1  | R   |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | Programmable logic is out of reset                           |    0  | R   |
        +--------------------+--------------------------------------------------------------+-------+-----+
        | **0x104**          | **ADC clock frequency meter**                                |       |     |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | Approximate frequency of ADC clock                           | 31:0  | R   |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |**0x1000**          | **External trigger override**                                |       |     |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | Reserved                                                     | 31:3  | R   |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | Trigger output selector                                      |    2  | R/W |
        |                    | 1: DAC trigger, 0: ADC trigger                               |       |     |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | Override GPIO_N_0 to output ADC or DAC trigger               |    1  | R/W |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | Enable sending and receiving external trigger                |    0  | R/W |
        |                    | through daisy chain connectors                               |       |     |
        |                    | 1: enable, 0: disable                                        |       |     |
        +--------------------+--------------------------------------------------------------+-------+-----+

|

Oscilloscope
------------

.. note::

    For STEMlab 125-14 4-Input register writes are duplicated for channels A/B and C/D.
    The output registers are replaced with a mirrored version of the input registers for channels C/D (IN3/IN4).


.. tabularcolumns:: |p{15mm}|p{105mm}|p{15mm}|p{15mm}|

+--------------------+--------------------------------------------------------------+-------+-----+
| Offset             | Description                                                  | Bits  | R/W |
+====================+==============================================================+=======+=====+
| **0x0**            | **Configuration** *                                          |       |     |
+--------------------+--------------------------------------------------------------+-------+-----+
|                    | Reserved                                                     | 31:5  | R   |
+--------------------+--------------------------------------------------------------+-------+-----+
|                    | ACQ delay has passed (all data was written to buffer)        |    4  | R   |
+--------------------+--------------------------------------------------------------+-------+-----+
|                    | Trigger remains armed after ACQ delay passes                 |    3  |   W |
+--------------------+--------------------------------------------------------------+-------+-----+
|                    | Trigger has arrived                                          |    2  | R   |
|                    | stays on (1) until next arm or reset                         |       |     |
+--------------------+--------------------------------------------------------------+-------+-----+
|                    | Reset write state machine                                    |    1  |   W |
+--------------------+--------------------------------------------------------------+-------+-----+
|                    | Start writing data into memory (ARM trigger).                |    0  |   W |
+--------------------+--------------------------------------------------------------+-------+-----+
| **0x4**            | **Trigger source** *                                         |       |     |
+--------------------+--------------------------------------------------------------+-------+-----+
|                    | Selects trigger source for data capture. When                |       |     |
|                    | trigger delay is ended value goes to 0.                      |       |     |
+--------------------+--------------------------------------------------------------+-------+-----+
|                    | Reserved                                                     | 31:4  | R   |
+--------------------+--------------------------------------------------------------+-------+-----+
|                    | | Trigger source                                             |  3:0  | R/W |
|                    | | 1 - Trig immediately                                       |       |     |
|                    | | 2 - CH A threshold positive edge                           |       |     |
|                    | | 3 - CH A threshold negative edge                           |       |     |
|                    | | 4 - CH B threshold positive edge                           |       |     |
|                    | | 5 - CH B threshold negative edge                           |       |     |
|                    | | 6 - External trigger positive edge - DIO0_P pin            |       |     |
|                    | | 7 - External trigger negative edge                         |       |     |
|                    | | 8 - Arbitrary wave generator application positive edge     |       |     |
|                    | | 9 - Arbitrary wave generator application negative edge     |       |     |
|                    | | 10- CH C threshold positive edge                           |       |     |
|                    | | 11- CH C threshold negative edge                           |       |     |
|                    | | 12- CH D threshold positive edge                           |       |     |
|                    | | 13- CH D threshold negative edge                           |       |     |
+--------------------+--------------------------------------------------------------+-------+-----+
| **0x8**            | **CH A threshold**                                           |       |     |
+--------------------+--------------------------------------------------------------+-------+-----+
|                    | Reserved                                                     | 31:14 | R   |
+--------------------+--------------------------------------------------------------+-------+-----+
|                    | CH A threshold, makes trigger when ADC value                 | 13:0  | R/W |
|                    | cross this value                                             |       |     |
+--------------------+--------------------------------------------------------------+-------+-----+
| **0xC**            | **CH B threshold**                                           |       |     |
+--------------------+--------------------------------------------------------------+-------+-----+
|                    | Reserved                                                     | 31:14 | R   |
+--------------------+--------------------------------------------------------------+-------+-----+
|                    | CH B threshold, makes trigger when ADC value                 | 13:0  | R/W |
|                    | cross this value                                             |       |     |
+--------------------+--------------------------------------------------------------+-------+-----+
| **0x10**           | **Delay after trigger** *                                    |       |     |
+--------------------+--------------------------------------------------------------+-------+-----+
|                    | Number of decimated data after trigger written               | 31:0  | R/W |
|                    | into memory                                                  |       |     |
+--------------------+--------------------------------------------------------------+-------+-----+
| **0x14**           | **Data decimation** *                                        |       |     |
+--------------------+--------------------------------------------------------------+-------+-----+
|                    | Decimate input data, uses data average                       |       |     |
+--------------------+--------------------------------------------------------------+-------+-----+
|                    | Reserved                                                     | 31:17 | R   |
+--------------------+--------------------------------------------------------------+-------+-----+
|                    | Data decimation: Values 1, 2, 4, 8 are supported             | 16:0  | R/W |
|                    | for values less than 16. Above 16, averaging                 |       |     |
|                    | of any number of samples is supported.                       |       |     |
+--------------------+--------------------------------------------------------------+-------+-----+
| **0x18**           | **Write pointer - current**                                  |       |     |
+--------------------+--------------------------------------------------------------+-------+-----+
|                    | Reserved                                                     | 31:14 | R   |
+--------------------+--------------------------------------------------------------+-------+-----+
|                    | Current write pointer                                        | 13:0  | R   |
+--------------------+--------------------------------------------------------------+-------+-----+
| **0x1C**           | **Write pointer - trigger**                                  |       |     |
+--------------------+--------------------------------------------------------------+-------+-----+
|                    | Reserved                                                     | 31:14 | R   |
+--------------------+--------------------------------------------------------------+-------+-----+
|                    | Write pointer at time when trigger arrived                   | 13:0  | R   |
+--------------------+--------------------------------------------------------------+-------+-----+
| **0x20**           | **CH A hysteresis**                                          |       |     |
+--------------------+--------------------------------------------------------------+-------+-----+
|                    | Reserved                                                     | 31:14 | R   |
+--------------------+--------------------------------------------------------------+-------+-----+
|                    | CH A threshold hysteresis. Value must be outside             | 13:0  | R/W |
|                    | to enable trigger again.                                     |       |     |
+--------------------+--------------------------------------------------------------+-------+-----+
| **0x24**           | **CH B hysteresis**                                          |       |     |
+--------------------+--------------------------------------------------------------+-------+-----+
|                    | Reserved                                                     | 31:14 | R   |
+--------------------+--------------------------------------------------------------+-------+-----+
|                    | CH B threshold hysteresis. Value must be outside             | 13:0  | R/W |
|                    | to enable trigger again.                                     |       |     |
+--------------------+--------------------------------------------------------------+-------+-----+
| **0x28**           | **Other**                                                    |       |     |
+--------------------+--------------------------------------------------------------+-------+-----+
|                    | Reserved                                                     | 31:1  | R   |
|                    | Enable signal average at decimation                          |    0  | R/W |
+--------------------+--------------------------------------------------------------+-------+-----+
| **0x2C**           | **PreTrigger Counter**                                       |       |     |
+--------------------+--------------------------------------------------------------+-------+-----+
|                    | This unsigned counter holds the number of samples            | 31:0  | R   |
|                    | captured between the start of acquire and trigger.           |       |     |
|                    | The value does not overflow, instead it stops                |       |     |
|                    | incrementing at 0xffffffff.                                  |       |     |
+--------------------+--------------------------------------------------------------+-------+-----+
| **0x30**           | **CH A Equalization filter**                                 |       |     |
+--------------------+--------------------------------------------------------------+-------+-----+
|                    | Reserved                                                     | 31:18 | R   |
+--------------------+--------------------------------------------------------------+-------+-----+
|                    | AA Coefficient                                               | 17:0  | R/W |
+--------------------+--------------------------------------------------------------+-------+-----+
| **0x34**           | **CH A Equalization filter**                                 |       |     |
+--------------------+--------------------------------------------------------------+-------+-----+
|                    | Reserved                                                     | 31:25 | R   |
+--------------------+--------------------------------------------------------------+-------+-----+
|                    | BB Coefficient                                               | 24:0  | R/W |
+--------------------+--------------------------------------------------------------+-------+-----+
| **0x38**           | **CH A Equalization filter**                                 |       |     |
+--------------------+--------------------------------------------------------------+-------+-----+
|                    | Reserved                                                     | 31:25 | R   |
+--------------------+--------------------------------------------------------------+-------+-----+
|                    | KK Coefficient                                               | 24:0  | R/W |
+--------------------+--------------------------------------------------------------+-------+-----+
| **0x3C**           | **CH A Equalization filter**                                 |       |     |
+--------------------+--------------------------------------------------------------+-------+-----+
|                    | Reserved                                                     | 31:25 | R   |
+--------------------+--------------------------------------------------------------+-------+-----+
|                    | PP Coefficient                                               | 24:0  | R/W |
+--------------------+--------------------------------------------------------------+-------+-----+
| **0x40**           | **CH B Equalization filter**                                 |       |     |
+--------------------+--------------------------------------------------------------+-------+-----+
|                    | Reserved                                                     | 31:18 | R   |
+--------------------+--------------------------------------------------------------+-------+-----+
|                    | AA Coefficient                                               | 17:0  | R/W |
+--------------------+--------------------------------------------------------------+-------+-----+
| **0x44**           | **CH B Equalization filter**                                 |       |     |
+--------------------+--------------------------------------------------------------+-------+-----+
|                    | Reserved                                                     | 31:25 | R   |
+--------------------+--------------------------------------------------------------+-------+-----+
|                    | BB Coefficient                                               | 24:0  | R/W |
+--------------------+--------------------------------------------------------------+-------+-----+
| **0x48**           | **CH B Equalization filter**                                 |       |     |
+--------------------+--------------------------------------------------------------+-------+-----+
|                    | Reserved                                                     | 31:25 | R   |
+--------------------+--------------------------------------------------------------+-------+-----+
|                    | KK Coefficient                                               | 24:0  | R/W |
+--------------------+--------------------------------------------------------------+-------+-----+
| **0x4C**           | **CH B Equalization filter**                                 |       |     |
+--------------------+--------------------------------------------------------------+-------+-----+
|                    | Reserved                                                     | 31:25 | R   |
+--------------------+--------------------------------------------------------------+-------+-----+
|                    | PP Coefficient                                               | 24:0  | R/W |
+--------------------+--------------------------------------------------------------+-------+-----+
| **0x50**           | **CH A AXI lower address**                                   |       |     |
+--------------------+--------------------------------------------------------------+-------+-----+
|                    | Starting writing address                                     | 31:0  | R/W |
+--------------------+--------------------------------------------------------------+-------+-----+
| **0x54**           | **CH A AXI upper address**                                   |       |     |
+--------------------+--------------------------------------------------------------+-------+-----+
|                    | Address where it jumps to lower                              | 31:0  | R/W |
+--------------------+--------------------------------------------------------------+-------+-----+
| **0x58**           | **CH A AXI delay after trigger**                             |       |     |
+--------------------+--------------------------------------------------------------+-------+-----+
|                    | Number of decimated data after trigger written               | 31:0  | R/W |
|                    | into memory                                                  |       |     |
+--------------------+--------------------------------------------------------------+-------+-----+
| **0x5C**           | **CH A AXI enable master**                                   |       |     |
+--------------------+--------------------------------------------------------------+-------+-----+
|                    | Reserved                                                     | 31:1  | R   |
+--------------------+--------------------------------------------------------------+-------+-----+
|                    | Enable AXI master                                            |    0  | R/W |
+--------------------+--------------------------------------------------------------+-------+-----+
| **0x60**           | **CH A AXI write pointer - trigger**                         |       |     |
+--------------------+--------------------------------------------------------------+-------+-----+
|                    | Write pointer at time when trigger arrived                   | 31:0  | R   |
+--------------------+--------------------------------------------------------------+-------+-----+
| **0x64**           | **CH A AXI write pointer - current**                         |       |     |
+--------------------+--------------------------------------------------------------+-------+-----+
|                    | Current write pointer                                        | 31:0  | R   |
+--------------------+--------------------------------------------------------------+-------+-----+
| **0x70**           | **CH B AXI lower address**                                   |       |     |
+--------------------+--------------------------------------------------------------+-------+-----+
|                    | Starting writing address                                     | 31:0  | R/W |
+--------------------+--------------------------------------------------------------+-------+-----+
| **0x74**           | **CH B AXI upper address**                                   |       |     |
+--------------------+--------------------------------------------------------------+-------+-----+
|                    | Address where it jumps to lower                              | 31:0  | R/W |
+--------------------+--------------------------------------------------------------+-------+-----+
| **0x78**           | **CH B AXI delay after trigger**                             |       |     |
+--------------------+--------------------------------------------------------------+-------+-----+
|                    | Number of decimated data after trigger written               | 31:0  | R/W |
|                    | into memory                                                  |       |     |
+--------------------+--------------------------------------------------------------+-------+-----+
| **0x7C**           | **CH B AXI enable master**                                   |       |     |
+--------------------+--------------------------------------------------------------+-------+-----+
|                    | Reserved                                                     | 31:1  | R   |
+--------------------+--------------------------------------------------------------+-------+-----+
|                    | Enable AXI master                                            |    0  | R/W |
+--------------------+--------------------------------------------------------------+-------+-----+
| **0x80**           | **CH B AXI write pointer - trigger**                         |       |     |
+--------------------+--------------------------------------------------------------+-------+-----+
|                    | Write pointer at time when trigger arrived                   | 31:0  | R   |
+--------------------+--------------------------------------------------------------+-------+-----+
| **0x84**           | **CH B AXI write pointer - current**                         |       |     |
+--------------------+--------------------------------------------------------------+-------+-----+
|                    | Current write pointer                                        | 31:0  | R   |
+--------------------+--------------------------------------------------------------+-------+-----+
| **0x88**           | **AXI state registers**                                      |       |     |
+--------------------+--------------------------------------------------------------+-------+-----+
|                    | Reserved                                                     | 31:21 | R   |
+--------------------+--------------------------------------------------------------+-------+-----+
|                    | CH B AXI - ACQ delay has passed                  /           |    20 | R   |
|                    | (all data was written to buffer)                             |       |     |
+--------------------+--------------------------------------------------------------+-------+-----+
|                    | CH B AXI - Trigger remains armed /                           |       |     |
|                    | after ACQ delay passes                                       |    19 | R   |
+--------------------+--------------------------------------------------------------+-------+-----+
|                    | CH B AXI - Trigger has arrived                               |       | R   |
|                    | stays on (1) until next arm or reset                         |    18 |     |
+--------------------+--------------------------------------------------------------+-------+-----+
|                    | Reserved                                                     |    17 | R   |
+--------------------+--------------------------------------------------------------+-------+-----+
|                    | CH A AXI - Trigger armed                                     |    16 | R   |
+--------------------+--------------------------------------------------------------+-------+-----+
|                    | Reserved                                                     | 15:5  | R   |
+--------------------+--------------------------------------------------------------+-------+-----+
|                    | CH A AXI - ACQ delay has passed                  /           |    4  | R   |
|                    | (all data was written to buffer)                             |       |     |
+--------------------+--------------------------------------------------------------+-------+-----+
|                    | CH A AXI - Trigger remains armed /                           |       |     |
|                    | after ACQ delay passes                                       |    3  | R   |
+--------------------+--------------------------------------------------------------+-------+-----+
|                    | CH A AXI - Trigger has arrived                               |    2  |     |
|                    | stays on (1) until next arm or reset                         |       | R   |
+--------------------+--------------------------------------------------------------+-------+-----+
|                    | Reserved                                                     |    1  | R   |
+--------------------+--------------------------------------------------------------+-------+-----+
|                    | CH A AXI - Trigger armed                                     |    0  | R   |
+--------------------+--------------------------------------------------------------+-------+-----+
| **0x90**           | **Trigger debouncer time**                                   |       |     |
+--------------------+--------------------------------------------------------------+-------+-----+
|                    | Number of ADC clock periods trigger is disabled              | 19:0  | R/W |
|                    | after activation reset value is decimal 62500 or             |       |     |
|                    | equivalent to 0.5ms                                          |       |     |
+--------------------+--------------------------------------------------------------+-------+-----+
| **0x94**           | **Trigger protection clear**                                 |       |     |
+--------------------+--------------------------------------------------------------+-------+-----+
|                    | Reserved                                                     | 31:1  | R   |
+--------------------+--------------------------------------------------------------+-------+-----+
|                    | Clear trigger protection mechanism                           |    1  |   W |
+--------------------+--------------------------------------------------------------+-------+-----+
| **0x98**           | **Reconstruction filter bypass**                             |       |     |
+--------------------+--------------------------------------------------------------+-------+-----+
|                    | Reserved                                                     | 31:2  | R   |
+--------------------+--------------------------------------------------------------+-------+-----+
|                    | Filter bypass Channel B                                      |    1  | R/W |
+--------------------+--------------------------------------------------------------+-------+-----+
|                    | Filter bypass Channel A                                      |    0  | R/W |
+--------------------+--------------------------------------------------------------+-------+-----+
| **0xA0**           | **Accumulator data sequence length**                         |       |     |
+--------------------+--------------------------------------------------------------+-------+-----+
|                    | Reserved                                                     | 31:14 | R   |
+--------------------+--------------------------------------------------------------+-------+-----+
| **0xA4**           | **Accumulator data offset corection CH A**                   |       |     |
+--------------------+--------------------------------------------------------------+-------+-----+
|                    | Reserved                                                     | 31:14 | R   |
+--------------------+--------------------------------------------------------------+-------+-----+
|                    | Signed offset value                                          | 13:0  | R/W |
+--------------------+--------------------------------------------------------------+-------+-----+
| **0xA8**           | **Accumulator data offset corection CH B**                   |       |     |
+--------------------+--------------------------------------------------------------+-------+-----+
|                    | Reserved                                                     | 31:14 | R   |
+--------------------+--------------------------------------------------------------+-------+-----+
|                    | Signed offset value                                          | 13:0  | R/W |
+--------------------+--------------------------------------------------------------+-------+-----+
| **0x10000 to       | **Memory data (16k samples)**                                |       |     |
| 0x1FFFC**          |                                                              |       |     |
+--------------------+--------------------------------------------------------------+-------+-----+
|                    | Reserved                                                     | 31:16 | R   |
+--------------------+--------------------------------------------------------------+-------+-----+
|                    | Captured data for CH A                                       | 15:0  | R   |
+--------------------+--------------------------------------------------------------+-------+-----+
| **0x20000 to       | **Memory data (16k samples)**                                |       |     |
| 0x2FFFC**          |                                                              |       |     |
+--------------------+--------------------------------------------------------------+-------+-----+
|                    | Reserved                                                     | 31:16 | R   |
+--------------------+--------------------------------------------------------------+-------+-----+
|                    | Captured data for CH B                                       | 15:0  | R   |
+--------------------+--------------------------------------------------------------+-------+-----+

|

Arbitrary Signal Generator (ASG)
--------------------------------

.. note::

    **Oscilloscope CHC and CHD (125-14 4-Input)**
    
    Register writes synchronised between channels A/B and C/D on 4 input board 125-14 4-Input
    The output registers are replaced with a mirrored version of the input registers for channels C/D (IN3/IN4).


.. tabs::

    .. group-tab:: 12X-XX

        .. tabularcolumns:: |p{15mm}|p{105mm}|p{15mm}|p{15mm}|

        +--------------------+--------------------------------------------------------------+-------+-----+
        | Offset             | Description                                                  | Bits  | R/W |
        +====================+==============================================================+=======+=====+
        | **0x0**            | **Configuration**                                            |       |     |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | Reserved                                                     | 31:25 | R   |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | CH B external gated repetitions                              | 24    | R/W |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | CH B set output to 0                                         | 23    | R/W |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | CH B SM reset                                                | 22    | R/W |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | Reserved                                                     | 21    | R/W |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | CH B SM wrap pointer (if disabled starts at                  | 20    | R/W |
        |                    | address0 )                                                   |       |     |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | | CH B trigger selector: (don't change when SM is            | 19:16 | R/W |
        |                    | | active)                                                    |       |     |
        |                    | | 1 - Trig immediately                                       |       |     |
        |                    | | 2 - External trigger positive edge - DIO0_P pin            |       |     |
        |                    | | 3 - External trigger negative edge                         |       |     |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | Reserved                                                     | 15:9  | R   |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | CH A external gated bursts                                   |    8  | R/W |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | CH A set output to 0                                         |    7  | R/W |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | CH A SM reset                                                |    6  | R/W |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | Reserved                                                     |    5  | R/W |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | CH A SM wrap pointer (if disabled starts at                  |    4  | R/W |
        |                    | address 0)                                                   |       |     |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | | CH A trigger selector: (don't change when SM is            |  3:0  | R/W |
        |                    | | active)                                                    |       |     |
        |                    | | 1 - Trig immediately                                       |       |     |
        |                    | | 2 - External trigger positive edge - DIO0_P pin            |       |     |
        |                    | | 3 - External trigger negative edge                         |       |     |
        +--------------------+--------------------------------------------------------------+-------+-----+
        | **0x4**            | **CH A amplitude scale and offset**                          |       |     |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | out  = (data*scale)/0x2000 + offset                          |       |     |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | Reserved                                                     | 31:30 | R   |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | Amplitude offset                                             | 29:16 | R/W |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | Reserved                                                     | 15:14 | R   |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | Amplitude scale. 0x2000 == multiply by 1. Unsigned           | 13:0  | R/W |
        +--------------------+--------------------------------------------------------------+-------+-----+
        | **0x8**            | **CH A counter wrap**                                        |       |     |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | Reserved                                                     | 31:30 | R   |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | Value where counter wraps around. Depends on SM              | 29:0  | R/W |
        |                    | wrap setting. If it is 1 new value is  get by                |       |     |
        |                    | wrap, if value is 0 counter goes to offset value.            |       |     |
        |                    | 16 bits for decimals.                                        |       |     |
        +--------------------+--------------------------------------------------------------+-------+-----+
        | **0xC**            | **CH A start offset**                                        |       |     |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | Reserved                                                     | 31:30 | R   |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | Counter start offset. Start offset when trigger              | 29:0  | R/W |
        |                    | arrives. 16 bits for decimals.                               |       |     |
        +--------------------+--------------------------------------------------------------+-------+-----+
        | **0x10**           | **CH A counter step**                                        |       |     |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | Reserved                                                     | 31:30 | R   |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | Counter step. 16 bits for decimals.                          | 29:0  | R/W |
        |                    | Updates when writing to the CHB counter step reg             |       |     |
        +--------------------+--------------------------------------------------------------+-------+-----+
        | **0x14**           | **CH A counter step- lower bits**                            |       |     |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | Counter step extra 32 decimals                               | 31:0  | R/W |
        |                    | Updates when writing to the                                  |       |     |
        |                    | CHB counter step lower bits reg (0x34)                       |       |     |
        +--------------------+--------------------------------------------------------------+-------+-----+
        | **0x18**           | **CH A number of read cycles in one burst**                  |       |     |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | Reserved                                                     | 31:16 | R   |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | Number of repeats of table readout. 0=Disable burst mode     | 15:0  | R/W |
        +--------------------+--------------------------------------------------------------+-------+-----+
        | **0x1C**           | **CH A number of burst repetitions**                         |       |     |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | Reserved                                                     | 31:16 | R   |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | Number of repetitions.                                       |       |     |
        |                    | 0x0=1 rep, 0x1=2 rep, ... , 0xffff=infinite                  | 15:0  | R/W |
        +--------------------+--------------------------------------------------------------+-------+-----+
        | **0x20**           | **CH A delay between burst repetitions**                     |       |     |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | Delay between repetitions. Granularity=1us                   | 31:0  | R/W |
        +--------------------+--------------------------------------------------------------+-------+-----+
        | **0x24**           | **CH B amplitude scale and offset**                          |       |     |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | out  = (data*scale)/0x2000 + offset                          |       |     |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | Reserved                                                     | 31:30 | R   |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | Amplitude offset                                             | 29:16 | R/W |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | Reserved                                                     | 15:14 | R   |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | Amplitude scale. 0x2000 == multiply by 1. Unsigned           | 13:0  | R/W |
        +--------------------+--------------------------------------------------------------+-------+-----+
        | **0x28**           | **CH B counter wrap**                                        |       |     |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | Reserved                                                     | 31:30 | R   |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | Value where counter wraps around. Depends on SM              | 29:0  | R/W |
        |                    | wrap setting. If it is 1 new value is  get by                |       |     |
        |                    | wrap, if value is 0 counter goes to offset value.            |       |     |
        |                    | 16 bits for decimals.                                        |       |     |
        +--------------------+--------------------------------------------------------------+-------+-----+
        | **0x2C**           | **CH B start offset**                                        |       |     |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | Reserved                                                     | 31:30 | R   |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | Counter start offset. Start offset when trigger              | 29:0  | R/W |
        |                    | arrives. 16 bits for decimals.                               |       |     |
        +--------------------+--------------------------------------------------------------+-------+-----+
        | **0x30**           | **CH B counter step**                                        |       |     |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | Reserved                                                     | 31:30 | R   |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | Counter step. 16 bits for decimals.                          | 29:0  | R/W |
        |                    | Updates when writing to the CHB counter step reg             |       |     |
        +--------------------+--------------------------------------------------------------+-------+-----+
        | **0x34**           | **CH B counter step- lower bits**                            |       |     |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | Counter step extra 32 decimals                               | 31:0  | R/W |
        |                    | Updates when writing to the                                  |       |     |
        |                    | CHB counter step lower bits reg (0x34)                       |       |     |
        +--------------------+--------------------------------------------------------------+-------+-----+
        | **0x38**           | **CH B number of read cycles in one burst**                  |       |     |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | Reserved                                                     | 31:16 | R   |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | Number of repeats of table readout. 0=Disable burst mode     | 15:0  | R/W |
        +--------------------+--------------------------------------------------------------+-------+-----+
        | **0x3C**           | **CH B number of burst repetitions**                         |       |     |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | Reserved                                                     | 31:16 | R   |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | Number of repetitions.                                       |       |     |
        |                    | 0x0=1 rep, 0x1=2 rep, ... , 0xffff=infinite                  | 15:0  | R/W |
        +--------------------+--------------------------------------------------------------+-------+-----+
        | **0x40**           | **CH B delay between burst repetitions**                     |       |     |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | Delay between repetitions. Granularity=1us                   | 31:0  | R/W |
        +--------------------+--------------------------------------------------------------+-------+-----+
        | **0x44**           | **CH A value of last sample in burst**                       |       |     |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | Reserved                                                     | 31:14 | R   |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | Last value of burst                                          | 13:0  | R/W |
        +--------------------+--------------------------------------------------------------+-------+-----+
        | **0x48**           | **CH B value of last sample in burst**                       |       |     |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | Reserved                                                     | 31:14 | R   |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | Last value of burst                                          | 13:0  | R/W |
        +--------------------+--------------------------------------------------------------+-------+-----+
        | **0x54**           | **External trigger debouncer**                               |       |     |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | Number of ADC clock periods trigger is disabled              | 19:0  | R/W |
        |                    | after activation. Default value is decimal 62500 or          |       |     |
        |                    | equivalent to 0.5ms                                          |       |     |
        +--------------------+--------------------------------------------------------------+-------+-----+
        | **0x60**           | **CH A buffer current read pointer**                         |       |     |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | Reserved                                                     | 31:16 | R   |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | Read pointer                                                 | 15:2  | R/W |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | Reserved                                                     |  1:0  | R   |
        +--------------------+--------------------------------------------------------------+-------+-----+
        | **0x64**           | **CH B buffer current read pointer**                         |       |     |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | Reserved                                                     | 31:16 | R   |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | Read pointer                                                 | 15:2  | R/W |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | Reserved                                                     |  1:0  | R   |
        +--------------------+--------------------------------------------------------------+-------+-----+
        | **0x68**           | **CH A initial value of generator**                          |       |     |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | Reserved                                                     | 31:14 | R   |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | First value                                                  | 13:0  | R/W |
        +--------------------+--------------------------------------------------------------+-------+-----+
        | **0x6C**           | **CH B initial value of generator**                          |       |     |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | Reserved                                                     | 31:14 | R   |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | First value                                                  | 13:0  | R/W |
        +--------------------+--------------------------------------------------------------+-------+-----+
        | **0x70**           | **CH A length of last value state**                          |       |     |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | Length of last value state (in ADC periods)                  | 31:0  | R/W |
        +--------------------+--------------------------------------------------------------+-------+-----+
        | **0x74**           | **CH B length of last value state**                          |       |     |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | Length of last value state (in ADC periods)                  | 31:0  | R/W |
        +--------------------+--------------------------------------------------------------+-------+-----+
        | **0x78**           | **CH A LFSR random seed**                                    |       |     |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | Random number seed for linear-feedback                       |       |     |
        |                    | shift register                                               | 31:0  | R/W |
        +--------------------+--------------------------------------------------------------+-------+-----+
        | **0x7C**           | **CH B LFSR random seed**                                    |       |     |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | Random number seed for linear-feedback                       |       |     |
        |                    | shift register                                               | 31:0  | R/W |
        +--------------------+--------------------------------------------------------------+-------+-----+
        | **0x80**           | **CH A enable noise generator**                              |       |     |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | Reserved                                                     | 31:1  | R   |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | Enable psuedo-random noise generator                         |    0  | R/W |
        +--------------------+--------------------------------------------------------------+-------+-----+
        | **0x84**           | **CH B enable noise generator**                              |       |     |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | Reserved                                                     | 31:1  | R   |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | Enable psuedo-random noise generator                         |    0  | R/W |
        +--------------------+--------------------------------------------------------------+-------+-----+
        | **0x100**          | **AXI interface ASG state**                                  |       |     |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | Reserved                                                     | 31:20 | R   |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | FIFOs being reset CHB                                        |    19 | R   |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | Receive FIFO reading enabled CHB                             |    18 | R   |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | First data read out to output CHB                            |    17 | R   |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | Trigger received, generating read requests CHB               |    16 | R   |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | Reserved                                                     | 15:4  | R   |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | FIFOs being reset CHA                                        |    3  | R   |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | Receive FIFO reading enabled CHA                             |    2  | R   |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | First data read out to output CHA                            |    1  | R   |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | Trigger received, generating read requests CHA               |    0  | R   |
        +--------------------+--------------------------------------------------------------+-------+-----+
        | **0x104**          | **CH A enable AXI receiver**                                 |       |     |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | Reserved                                                     | 31:1  | R   |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | Enable AXI receiver                                          |    0  | R/W |
        +--------------------+--------------------------------------------------------------+-------+-----+
        | **0x108**          | **CH A AXI receiver buffer start address**                   |       |     |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | Buffer start address                                         | 31:0  | R/W |
        |                    | Reads are performed in chunks of 16*64 bit.                  |       |     |
        |                    | The buffer size must therefore be N*0x80.                    |       |     |
        +--------------------+--------------------------------------------------------------+-------+-----+
        | **0x10C**          | **CH A AXI receiver buffer end address**                     |       |     |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | Buffer end address                                           | 31:0  | R/W |
        |                    | Where the read pointer must pass no further.                 |       |     |
        |                    | The last read is performed at                                |       |     |
        |                    | [VALUE of this reg]-8 before wrapping around                 |       |     |
        +--------------------+--------------------------------------------------------------+-------+-----+
        | **0x114**          | **CH B enable AXI receiver**                                 |       |     |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | Reserved                                                     | 31:1  | R   |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | Enable AXI receiver                                          |    0  | R/W |
        +--------------------+--------------------------------------------------------------+-------+-----+
        | **0x118**          | **CH B AXI receiver buffer start address**                   |       |     |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | Buffer start address                                         | 31:0  | R/W |
        |                    | Reads are performed in chunks of 16*64 bit.                  |       |     |
        |                    | The buffer size must therefore be N*0x80.                    |       |     |
        +--------------------+--------------------------------------------------------------+-------+-----+
        | **0x11C**          | **CH B AXI receiver buffer end address**                     |       |     |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | Buffer end address                                           | 31:0  | R/W |
        |                    | Where the read pointer must pass no further.                 |       |     |
        |                    | The last read is performed at                                |       |     |
        |                    | [VALUE of this reg]-8 before wrapping around                 |       |     |
        +--------------------+--------------------------------------------------------------+-------+-----+
        | **0x120**          | **CH A AXI error count**                                     |       |     |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | Number of attempted empty FIFO reads per second              | 31:0  | R   |
        +--------------------+--------------------------------------------------------------+-------+-----+
        | **0x124**          | **CH A AXI transfer count**                                  |       |     |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | Number of successful FIFO reads per second                   | 31:0  | R   |
        +--------------------+--------------------------------------------------------------+-------+-----+
        | **0x128**          | **CH B AXI error count**                                     |       |     |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | Number of attempted empty FIFO reads per second              | 31:0  | R   |
        +--------------------+--------------------------------------------------------------+-------+-----+
        | **0x12C**          | **CH B AXI transfer count**                                  |       |     |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | Number of successful FIFO reads per second                   | 31:0  | R   |
        +--------------------+--------------------------------------------------------------+-------+-----+
        | **0x130**          | **CH A AXI output decimation**                               |       |     |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | How many clocks to keep a sample on the output               | 31:0  | R/W |
        +--------------------+--------------------------------------------------------------+-------+-----+
        | **0x134**          | **CH B AXI output decimation**                               |       |     |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | How many clocks to keep a sample on the output               | 31:0  | R/W |
        +--------------------+--------------------------------------------------------------+-------+-----+
        | **0x10000 to       | CH A memory data (16k samples)                               |       |     |
        | 0x1FFFC**          |                                                              |       |     |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | Reserved                                                     | 31:14 | R   |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | CH A data                                                    | 13:0  | R/W |
        +--------------------+--------------------------------------------------------------+-------+-----+
        | **0x20000 to       | CH B memory data (16k samples)                               |       |     |
        | 0x2FFFC**          |                                                              |       |     |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | Reserved                                                     | 31:14 | R   |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | CH B data                                                    | 13:0  | R/W |
        +--------------------+--------------------------------------------------------------+-------+-----+

    .. group-tab:: 125-14-4-Input

        .. tabularcolumns:: |p{15mm}|p{105mm}|p{15mm}|p{15mm}|

        +--------------------+--------------------------------------------------------------+-------+-----+
        | Offset             | Description                                                  | Bits  | R/W |
        +====================+==============================================================+=======+=====+
        | **0x0**            | **Configuration** *                                          |       |     |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | Reserved                                                     | 31:5  | R   |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | ACQ delay has passed (all data was written to buffer)        |    4  | R   |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | Trigger remains armed after ACQ delay passes                 |    3  |   W |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | Trigger has arrived                                          |    2  | R   |
        |                    | stays on (1) until next arm or reset                         |       |     |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | Reset write state machine                                    |    1  |   W |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | Start writing data into memory (ARM trigger).                |    0  |   W |
        +--------------------+--------------------------------------------------------------+-------+-----+
        | **0x4**            | **Trigger source** *                                         |       |     |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | Selects trigger source for data capture. When                |       |     |
        |                    | trigger delay is ended value goes to 0.                      |       |     |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | Reserved                                                     | 31:4  | R   |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | | Trigger source                                             |  3:0  | R/W |
        |                    | | 1 - Trig immediately                                       |       |     |
        |                    | | 2 - CH A threshold positive edge                           |       |     |
        |                    | | 3 - CH A threshold negative edge                           |       |     |
        |                    | | 4 - CH B threshold positive edge                           |       |     |
        |                    | | 5 - CH B threshold negative edge                           |       |     |
        |                    | | 6 - External trigger positive edge - DIO0_P pin            |       |     |
        |                    | | 7 - External trigger negative edge                         |       |     |
        |                    | | 8 - Arbitrary wave generator application positive edge     |       |     |
        |                    | | 9 - Arbitrary wave generator application negative edge     |       |     |
        |                    | | 10- CH C threshold positive edge                           |       |     |
        |                    | | 11- CH C threshold negative edge                           |       |     |
        |                    | | 12- CH D threshold positive edge                           |       |     |
        |                    | | 13- CH D threshold negative edge                           |       |     |
        +--------------------+--------------------------------------------------------------+-------+-----+
        | **0x8**            | **CH C threshold**                                           |       |     |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | Reserved                                                     | 31:14 | R   |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | CH C threshold, makes trigger when ADC value                 | 13:0  | R/W |
        |                    | cross this value                                             |       |     |
        +--------------------+--------------------------------------------------------------+-------+-----+
        | **0xC**            | **CH D threshold**                                           |       |     |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | Reserved                                                     | 31:14 | R   |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | CH D threshold, makes trigger when ADC value                 | 13:0  | R/W |
        |                    | cross this value                                             |       |     |
        +--------------------+--------------------------------------------------------------+-------+-----+
        | **0x10**           | **Delay after trigger** *                                    |       |     |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | Number of decimated data after trigger written               | 31:0  | R/W |
        |                    | into memory                                                  |       |     |
        +--------------------+--------------------------------------------------------------+-------+-----+
        | **0x14**           | **Data decimation** *                                        |       |     |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | Decimate input data, uses data average                       |       |     |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | Reserved                                                     | 31:17 | R   |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | Data decimation: Values 1, 2, 4, 8 are supported             | 16:0  | R/W |
        |                    | for values less than 16. Above 16, averaging                 |       |     |
        |                    | of any number of samples is supported.                       |       |     |
        +--------------------+--------------------------------------------------------------+-------+-----+
        | **0x18**           | **Write pointer - current**                                  |       |     |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | Reserved                                                     | 31:14 | R   |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | Current write pointer                                        | 13:0  | R   |
        +--------------------+--------------------------------------------------------------+-------+-----+
        | **0x1C**           | **Write pointer - trigger**                                  |       |     |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | Reserved                                                     | 31:14 | R   |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | Write pointer at time when trigger arrived                   | 13:0  | R   |
        +--------------------+--------------------------------------------------------------+-------+-----+
        | **0x20**           | **CH C hysteresis**                                          |       |     |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | Reserved                                                     | 31:14 | R   |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | CH C threshold hysteresis. Value must be outside             | 13:0  | R/W |
        |                    | to enable trigger again.                                     |       |     |
        +--------------------+--------------------------------------------------------------+-------+-----+
        | **0x24**           | **CH D hysteresis**                                          |       |     |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | Reserved                                                     | 31:14 | R   |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | CH D threshold hysteresis. Value must be outside             | 13:0  | R/W |
        |                    | to enable trigger again.                                     |       |     |
        +--------------------+--------------------------------------------------------------+-------+-----+
        | **0x28**           | **Other**                                                    |       |     |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | Reserved                                                     | 31:1  | R   |
        |                    | Enable signal average at decimation                          |    0  | R/W |
        +--------------------+--------------------------------------------------------------+-------+-----+
        | **0x2C**           | **PreTrigger Counter**                                       |       |     |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | This unsigned counter holds the number of samples            | 31:0  | R   |
        |                    | captured between the start of acquire and trigger.           |       |     |
        |                    | The value does not overflow, instead it stops                |       |     |
        |                    | incrementing at 0xffffffff.                                  |       |     |
        +--------------------+--------------------------------------------------------------+-------+-----+
        | **0x30**           | **CH C Equalization filter**                                 |       |     |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | Reserved                                                     | 31:18 | R   |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | AA Coefficient                                               | 17:0  | R/W |
        +--------------------+--------------------------------------------------------------+-------+-----+
        | **0x34**           | **CH C Equalization filter**                                 |       |     |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | Reserved                                                     | 31:25 | R   |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | BB Coefficient                                               | 24:0  | R/W |
        +--------------------+--------------------------------------------------------------+-------+-----+
        | **0x38**           | **CH C Equalization filter**                                 |       |     |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | Reserved                                                     | 31:25 | R   |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | KK Coefficient                                               | 24:0  | R/W |
        +--------------------+--------------------------------------------------------------+-------+-----+
        | **0x3C**           | **CH C Equalization filter**                                 |       |     |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | Reserved                                                     | 31:25 | R   |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | PP Coefficient                                               | 24:0  | R/W |
        +--------------------+--------------------------------------------------------------+-------+-----+
        | **0x40**           | **CH D Equalization filter**                                 |       |     |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | Reserved                                                     | 31:18 | R   |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | AA Coefficient                                               | 17:0  | R/W |
        +--------------------+--------------------------------------------------------------+-------+-----+
        | **0x44**           | **CH D Equalization filter**                                 |       |     |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | Reserved                                                     | 31:25 | R   |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | BB Coefficient                                               | 24:0  | R/W |
        +--------------------+--------------------------------------------------------------+-------+-----+
        | **0x48**           | **CH D Equalization filter**                                 |       |     |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | Reserved                                                     | 31:25 | R   |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | KK Coefficient                                               | 24:0  | R/W |
        +--------------------+--------------------------------------------------------------+-------+-----+
        | **0x4C**           | **CH D Equalization filter**                                 |       |     |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | Reserved                                                     | 31:25 | R   |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | PP Coefficient                                               | 24:0  | R/W |
        +--------------------+--------------------------------------------------------------+-------+-----+
        | **0x50**           | **CH C AXI lower address**                                   |       |     |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | Starting writing address                                     | 31:0  | R/W |
        +--------------------+--------------------------------------------------------------+-------+-----+
        | **0x54**           | **CH C AXI upper address**                                   |       |     |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | Address where it jumps to lower                              | 31:0  | R/W |
        +--------------------+--------------------------------------------------------------+-------+-----+
        | **0x58**           | **CH C AXI delay after trigger**                             |       |     |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | Number of decimated data after trigger written               | 31:0  | R/W |
        |                    | into memory                                                  |       |     |
        +--------------------+--------------------------------------------------------------+-------+-----+
        | **0x5C**           | **CH C AXI enable master**                                   |       |     |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | Reserved                                                     | 31:1  | R   |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | Enable AXI master                                            |    0  | R/W |
        +--------------------+--------------------------------------------------------------+-------+-----+
        | **0x60**           | **CH C AXI write pointer - trigger**                         |       |     |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | Write pointer at time when trigger arrived                   | 31:0  | R   |
        +--------------------+--------------------------------------------------------------+-------+-----+
        | **0x64**           | **CH C AXI write pointer - current**                         |       |     |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | Current write pointer                                        | 31:0  | R   |
        +--------------------+--------------------------------------------------------------+-------+-----+
        | **0x70**           | **CH D AXI lower address**                                   |       |     |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | Starting writing address                                     | 31:0  | R/W |
        +--------------------+--------------------------------------------------------------+-------+-----+
        | **0x74**           | **CH D AXI upper address**                                   |       |     |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | Address where it jumps to lower                              | 31:0  | R/W |
        +--------------------+--------------------------------------------------------------+-------+-----+
        | **0x78**           | **CH D AXI delay after trigger**                             |       |     |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | Number of decimated data after trigger written               | 31:0  | R/W |
        |                    | into memory                                                  |       |     |
        +--------------------+--------------------------------------------------------------+-------+-----+
        | **0x7C**           | **CH D AXI enable master**                                   |       |     |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | Reserved                                                     | 31:1  | R   |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | Enable AXI master                                            |    0  | R/W |
        +--------------------+--------------------------------------------------------------+-------+-----+
        | **0x80**           | **CH D AXI write pointer - trigger**                         |       |     |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | Write pointer at time when trigger arrived                   | 31:0  | R   |
        +--------------------+--------------------------------------------------------------+-------+-----+
        | **0x84**           | **CH D AXI write pointer - current**                         |       |     |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | Current write pointer                                        | 31:0  | R   |
        +--------------------+--------------------------------------------------------------+-------+-----+
        | **0x90**           | **Trigger debouncer time**                                   |       |     |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | Number of ADC clock periods trigger is disabled              | 19:0  | R/W |
        |                    | after activation reset value is decimal 62500 or             |       |     |
        |                    | equivalent to 0.5ms                                          |       |     |
        +--------------------+--------------------------------------------------------------+-------+-----+
        | **0xA0**           | **Accumulator data sequence length**                         |       |     |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | Reserved                                                     | 31:14 | R   |
        +--------------------+--------------------------------------------------------------+-------+-----+
        | **0xA4**           | **Accumulator data offset corection CHC**                    |       |     |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | Reserved                                                     | 31:14 | R   |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | Signed offset value                                          | 13:0  | R/W |
        +--------------------+--------------------------------------------------------------+-------+-----+
        | **0xA8**           | **Accumulator data offset corection CHD**                    |       |     |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | Reserved                                                     | 31:14 | R   |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | Signed offset value                                          | 13:0  | R/W |
        +--------------------+--------------------------------------------------------------+-------+-----+
        | **0x10000 to       | **Memory data (16k samples)**                                |       |     |
        | 0x1FFFC**          |                                                              |       |     |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | Reserved                                                     | 31:16 | R   |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | Captured data for CH C                                       | 15:0  | R   |
        +--------------------+--------------------------------------------------------------+-------+-----+
        | **0x20000 to       | **Memory data (16k samples)**                                |       |     |
        | 0x2FFFC**          |                                                              |       |     |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | Reserved                                                     | 31:16 | R   |
        +--------------------+--------------------------------------------------------------+-------+-----+
        |                    | Captured data for CH D                                       | 15:0  | R   |
        +--------------------+--------------------------------------------------------------+-------+-----+

|

PID Controller
--------------

.. tabularcolumns:: |p{15mm}|p{105mm}|p{15mm}|p{15mm}|

+--------------------+--------------------------------------------------------------+-------+-----+
| Offset             | Description                                                  | Bits  | R/W |
+====================+==============================================================+=======+=====+
| **0x0**            | **Configuration**                                            |       |     |
+--------------------+--------------------------------------------------------------+-------+-----+
|                    | Reserved                                                     | 31:4  | R   |
+--------------------+--------------------------------------------------------------+-------+-----+
|                    | PID22 integrator reset                                       |    3  | R/W |
+--------------------+--------------------------------------------------------------+-------+-----+
|                    | PID21 integrator reset                                       |    2  | R/W |
+--------------------+--------------------------------------------------------------+-------+-----+
|                    | PID12 integrator reset                                       |    1  | R/W |
+--------------------+--------------------------------------------------------------+-------+-----+
|                    | PID11 integrator reset                                       |    0  | R/W |
+--------------------+--------------------------------------------------------------+-------+-----+
| **0x10**           | **PID11 set point**                                          |       |     |
+--------------------+--------------------------------------------------------------+-------+-----+
|                    | Reserved                                                     | 31:14 | R   |
+--------------------+--------------------------------------------------------------+-------+-----+
|                    | PID11 set point                                              | 13:0  | R/W |
+--------------------+--------------------------------------------------------------+-------+-----+
| **0x14**           | **PID11 proportional coefficient**                           |       |     |
+--------------------+--------------------------------------------------------------+-------+-----+
|                    | Reserved                                                     | 31:14 | R   |
+--------------------+--------------------------------------------------------------+-------+-----+
|                    | PID11 Kp                                                     | 13:0  | R/W |
+--------------------+--------------------------------------------------------------+-------+-----+
| **0x18**           | **PID11 integral coefficient**                               |       |     |
+--------------------+--------------------------------------------------------------+-------+-----+
|                    | Reserved                                                     | 31:14 | R   |
+--------------------+--------------------------------------------------------------+-------+-----+
|                    | PID11 Ki                                                     | 13:0  | R/W |
+--------------------+--------------------------------------------------------------+-------+-----+
| **0x1C**           | **PID11 derivative coefficient**                             |       |     |
+--------------------+--------------------------------------------------------------+-------+-----+
|                    | Reserved                                                     | 31:14 | R   |
+--------------------+--------------------------------------------------------------+-------+-----+
|                    | PID11 Kd                                                     | 13:0  | R/W |
+--------------------+--------------------------------------------------------------+-------+-----+
| **0x20**           | **PID12 set point**                                          |       |     |
+--------------------+--------------------------------------------------------------+-------+-----+
|                    | Reserved                                                     | 31:14 | R   |
+--------------------+--------------------------------------------------------------+-------+-----+
|                    | PID12 set point                                              | 13:0  | R/W |
+--------------------+--------------------------------------------------------------+-------+-----+
| **0x24**           | **PID12 proportional coefficient**                           |       |     |
+--------------------+--------------------------------------------------------------+-------+-----+
|                    | Reserved                                                     | 31:14 | R   |
+--------------------+--------------------------------------------------------------+-------+-----+
|                    | PID12 Kp                                                     | 13:0  | R/W |
+--------------------+--------------------------------------------------------------+-------+-----+
| **0x28**           | **PID12 integral coefficient**                               |       |     |
+--------------------+--------------------------------------------------------------+-------+-----+
|                    | Reserved                                                     | 31:14 | R   |
+--------------------+--------------------------------------------------------------+-------+-----+
|                    | PID12 Ki                                                     | 13:0  | R/W |
+--------------------+--------------------------------------------------------------+-------+-----+
| **0x2C**           | **PID12 derivative coefficient**                             |       |     |
+--------------------+--------------------------------------------------------------+-------+-----+
|                    | Reserved                                                     | 31:14 | R   |
+--------------------+--------------------------------------------------------------+-------+-----+
|                    | PID12 Kd                                                     | 13:0  | R/W |
+--------------------+--------------------------------------------------------------+-------+-----+
| **0x30**           | **PID21 set point**                                          |       |     |
+--------------------+--------------------------------------------------------------+-------+-----+
|                    | Reserved                                                     | 31:14 | R   |
+--------------------+--------------------------------------------------------------+-------+-----+
|                    | PID21 set point                                              | 13:0  | R/W |
+--------------------+--------------------------------------------------------------+-------+-----+
| **0x34**           | **PID21 proportional coefficient**                           |       |     |
+--------------------+--------------------------------------------------------------+-------+-----+
|                    | Reserved                                                     | 31:14 | R   |
+--------------------+--------------------------------------------------------------+-------+-----+
|                    | PID21 Kp                                                     | 13:0  | R/W |
+--------------------+--------------------------------------------------------------+-------+-----+
| **0x38**           | **PID21 integral coefficient**                               |       |     |
+--------------------+--------------------------------------------------------------+-------+-----+
|                    | Reserved                                                     | 31:14 | R   |
+--------------------+--------------------------------------------------------------+-------+-----+
|                    | PID21 Ki                                                     | 13:0  | R/W |
+--------------------+--------------------------------------------------------------+-------+-----+
| **0x3C**           | **PID21 derivative coefficient**                             |       |     |
+--------------------+--------------------------------------------------------------+-------+-----+
|                    | Reserved                                                     | 31:14 | R   |
+--------------------+--------------------------------------------------------------+-------+-----+
|                    | PID21 Kd                                                     | 13:0  | R/W |
+--------------------+--------------------------------------------------------------+-------+-----+
| **0x40**           | **PID22 set point**                                          |       |     |
+--------------------+--------------------------------------------------------------+-------+-----+
|                    | Reserved                                                     | 31:14 | R   |
+--------------------+--------------------------------------------------------------+-------+-----+
|                    | PID22 set point                                              | 13:0  | R/W |
+--------------------+--------------------------------------------------------------+-------+-----+
| **0x44**           | **PID22 proportional coefficient**                           |       |     |
+--------------------+--------------------------------------------------------------+-------+-----+
|                    | Reserved                                                     | 31:14 | R   |
+--------------------+--------------------------------------------------------------+-------+-----+
|                    | PID22 Kp                                                     | 13:0  | R/W |
+--------------------+--------------------------------------------------------------+-------+-----+
| **0x48**           | **PID22 integral coefficient**                               |       |     |
+--------------------+--------------------------------------------------------------+-------+-----+
|                    | Reserved                                                     | 31:14 | R   |
+--------------------+--------------------------------------------------------------+-------+-----+
|                    | PID22 Ki                                                     | 13:0  | R/W |
+--------------------+--------------------------------------------------------------+-------+-----+
| **0x4C**           | **PID22 derivative coefficient**                             |       |     |
+--------------------+--------------------------------------------------------------+-------+-----+
|                    | Reserved                                                     | 31:14 | R   |
+--------------------+--------------------------------------------------------------+-------+-----+
|                    | PID22 Kd                                                     | 13:0  | R/W |
+--------------------+--------------------------------------------------------------+-------+-----+

|

Analog Mixed Signals (AMS)
--------------------------

.. tabularcolumns:: |p{15mm}|p{105mm}|p{15mm}|p{15mm}|

+--------------------+--------------------------------------------------------------+-------+-----+
| Offset             | Description                                                  | Bits  | R/W |
+====================+==============================================================+=======+=====+
| **0x0**            | **XADC AIF0** (disabled)                                     |       |     |
+--------------------+--------------------------------------------------------------+-------+-----+
|                    | Reserved                                                     | 31:12 | R   |
+--------------------+--------------------------------------------------------------+-------+-----+
|                    | AIF0 value                                                   | 11:0  | R   |
+--------------------+--------------------------------------------------------------+-------+-----+
| **0x4**            | **XADC AIF1** (disabled)                                     |       |     |
+--------------------+--------------------------------------------------------------+-------+-----+
|                    | Reserved                                                     | 31:12 | R   |
+--------------------+--------------------------------------------------------------+-------+-----+
|                    | AIF1 value                                                   | 11:0  | R   |
+--------------------+--------------------------------------------------------------+-------+-----+
| **0x8**            | **XADC AIF2** (disabled)                                     |       |     |
+--------------------+--------------------------------------------------------------+-------+-----+
|                    | Reserved                                                     | 31:12 | R   |
+--------------------+--------------------------------------------------------------+-------+-----+
|                    | AIF2 value                                                   | 11:0  | R   |
+--------------------+--------------------------------------------------------------+-------+-----+
| **0xC**            | **XADC AIF3** (disabled)                                     |       |     |
+--------------------+--------------------------------------------------------------+-------+-----+
|                    | Reserved                                                     | 31:12 | R   |
+--------------------+--------------------------------------------------------------+-------+-----+
|                    | AIF3 value                                                   | 11:0  | R   |
+--------------------+--------------------------------------------------------------+-------+-----+
| **0x10**           | **XADC AIF4** (disabled)                                     |       |     |
+--------------------+--------------------------------------------------------------+-------+-----+
|                    | Reserved                                                     | 31:12 | R   |
+--------------------+--------------------------------------------------------------+-------+-----+
|                    | AIF4 value (5V power supply)                                 | 11:0  | R   |
+--------------------+--------------------------------------------------------------+-------+-----+
| **0x20**           | **PWM DAC0**                                                 |       |     |
+--------------------+--------------------------------------------------------------+-------+-----+
|                    | Reserved                                                     | 31:24 | R   |
+--------------------+--------------------------------------------------------------+-------+-----+
|                    | PWM value (100% == 255)                                      | 23:16 | R/W |
+--------------------+--------------------------------------------------------------+-------+-----+
|                    | Bit select for PWM repetition which have value PWM+1         | 15:0  | R/W |
+--------------------+--------------------------------------------------------------+-------+-----+
| **0x24**           | **PWM DAC1**                                                 |       |     |
+--------------------+--------------------------------------------------------------+-------+-----+
|                    | Reserved                                                     | 31:24 | R   |
+--------------------+--------------------------------------------------------------+-------+-----+
|                    | PWM value (100% == 255)                                      | 23:16 | R/W |
+--------------------+--------------------------------------------------------------+-------+-----+
|                    | Bit select for PWM repetition which have value PWM+1         | 15:0  | R/W |
+--------------------+--------------------------------------------------------------+-------+-----+
| **0x28**           | **PWM DAC2**                                                 |       |     |
+--------------------+--------------------------------------------------------------+-------+-----+
|                    | Reserved                                                     | 31:24 | R   |
+--------------------+--------------------------------------------------------------+-------+-----+
|                    | PWM value (100% == 255)                                      | 23:16 | R/W |
+--------------------+--------------------------------------------------------------+-------+-----+
|                    | Bit select for PWM repetition which have value PWM+1         | 15:0  | R/W |
+--------------------+--------------------------------------------------------------+-------+-----+
| **0x2C**           | **PWM DAC3**                                                 |       |     |
+--------------------+--------------------------------------------------------------+-------+-----+
|                    | Reserved                                                     | 31:24 | R   |
+--------------------+--------------------------------------------------------------+-------+-----+
|                    | PWM value (100% == 255)                                      | 23:16 | R/W |
+--------------------+--------------------------------------------------------------+-------+-----+
|                    | Bit select for PWM repetition which have value PWM+1         | 15:0  | R/W |
+--------------------+--------------------------------------------------------------+-------+-----+

|

Daisy Chain
-----------

.. tabularcolumns:: |p{15mm}|p{105mm}|p{15mm}|p{15mm}|

+--------------------+--------------------------------------------------------------+-------+-----+
| Offset             | Description                                                  | Bits  | R/W |
+====================+==============================================================+=======+=====+
| **0x0**            | **Control**                                                  |       |     |
+--------------------+--------------------------------------------------------------+-------+-----+
|                    | Reserved                                                     | 31:2  | R   |
+--------------------+--------------------------------------------------------------+-------+-----+
|                    | RX enable                                                    |    1  | R/W |
+--------------------+--------------------------------------------------------------+-------+-----+
|                    | TX enable                                                    |    0  | R/W |
+--------------------+--------------------------------------------------------------+-------+-----+
| **0x4**            | **Transmitter data selector**                                |       |     |
+--------------------+--------------------------------------------------------------+-------+-----+
|                    | Custom data                                                  | 31:1  | R/W |
+--------------------+--------------------------------------------------------------+-------+-----+
|                    | Reserved                                                     | 15:8  | R   |
+--------------------+--------------------------------------------------------------+-------+-----+
|                    | | Data source                                                |  3:0  | R/W |
|                    | | 0 - data is 0                                              |       |     |
|                    | | 1 - user data (from logic)                                 |       |     |
|                    | | 2 - custom data (from this register)                       |       |     |
|                    | | 3 - training data (0x00FF)                                 |       |     |
|                    | | 4 - transmit received data (loop back)                     |       |     |
|                    | | 5 - random data (for testing)                              |       |     |
+--------------------+--------------------------------------------------------------+-------+-----+
| **0x8**            | **Receiver training**                                        |       |     |
+--------------------+--------------------------------------------------------------+-------+-----+
|                    | Reserved                                                     | 31:2  | R   |
+--------------------+--------------------------------------------------------------+-------+-----+
|                    | Training successful                                          |    1  | R   |
+--------------------+--------------------------------------------------------------+-------+-----+
|                    | Enable training                                              |    0  | R/W |
+--------------------+--------------------------------------------------------------+-------+-----+
| **0xC**            | **Received data**                                            |       |     |
+--------------------+--------------------------------------------------------------+-------+-----+
|                    | Received data which is different than 0                      | 31:1  | R   |
+--------------------+--------------------------------------------------------------+-------+-----+
|                    | Received raw data                                            | 15:0  | R   |
+--------------------+--------------------------------------------------------------+-------+-----+
| **0x10**           | **Testing control**                                          |       |     |
+--------------------+--------------------------------------------------------------+-------+-----+
|                    | Reserved                                                     | 31:1  | R   |
+--------------------+--------------------------------------------------------------+-------+-----+
|                    | Reset testing counters (error & data)                        |    0  | R/W |
+--------------------+--------------------------------------------------------------+-------+-----+
| **0x14**           | **Testing error counter**                                    |       |     |
+--------------------+--------------------------------------------------------------+-------+-----+
|                    | Error increases if received data is not the                  | 31:0  | R   |
|                    | same as transmitted testing data                             |       |     |
+--------------------+--------------------------------------------------------------+-------+-----+
| **0x18**           | **Testing data counter**                                     |       |     |
+--------------------+--------------------------------------------------------------+-------+-----+
|                    | Counter increases when value different as                    | 31:0  | R   |
|                    | 0 is received                                                |       |     |
+--------------------+--------------------------------------------------------------+-------+-----+




E3 connector serial lines test (Gen2 Z7020 Pro only)
-----------------------------------------------------

.. tabularcolumns:: |p{15mm}|p{105mm}|p{15mm}|p{15mm}|

+--------------------+--------------------------------------------------------------+-------+-----+
| Offset             | Description                                                  | Bits  | R/W |
+====================+==============================================================+=======+=====+
| **0x0**            | **Control**                                                  |       |     |
+--------------------+--------------------------------------------------------------+-------+-----+
|                    | Reserved                                                     | 31:2  | R   |
+--------------------+--------------------------------------------------------------+-------+-----+
|                    | RX enable                                                    |    1  | R/W |
+--------------------+--------------------------------------------------------------+-------+-----+
|                    | TX enable                                                    |    0  | R/W |
+--------------------+--------------------------------------------------------------+-------+-----+
| **0x4**            | **Transmitter data selector**                                |       |     |
+--------------------+--------------------------------------------------------------+-------+-----+
|                    | Custom data                                                  | 31:1  | R/W |
+--------------------+--------------------------------------------------------------+-------+-----+
|                    | Reserved                                                     | 15:8  | R   |
+--------------------+--------------------------------------------------------------+-------+-----+
|                    | | Data source                                                |  3:0  | R/W |
|                    | | 0 - data is 0                                              |       |     |
|                    | | 1 - user data (from logic)                                 |       |     |
|                    | | 2 - custom data (from this register)                       |       |     |
|                    | | 3 - training data (0x00FF)                                 |       |     |
|                    | | 4 - transmit received data (loop back)                     |       |     |
|                    | | 5 - random data (for testing)                              |       |     |
+--------------------+--------------------------------------------------------------+-------+-----+
| **0x8**            | **Receiver training**                                        |       |     |
+--------------------+--------------------------------------------------------------+-------+-----+
|                    | Reserved                                                     | 31:2  | R   |
+--------------------+--------------------------------------------------------------+-------+-----+
|                    | Training successful                                          |    1  | R   |
+--------------------+--------------------------------------------------------------+-------+-----+
|                    | Enable training                                              |    0  | R/W |
+--------------------+--------------------------------------------------------------+-------+-----+
| **0xC**            | **Received data Line 0**                                     |       |     |
+--------------------+--------------------------------------------------------------+-------+-----+
|                    | Received data which is different than 0                      | 31:1  | R   |
+--------------------+--------------------------------------------------------------+-------+-----+
|                    | Received raw data                                            | 15:0  | R   |
+--------------------+--------------------------------------------------------------+-------+-----+
| **0x10**           | **Testing control**                                          |       |     |
+--------------------+--------------------------------------------------------------+-------+-----+
|                    | Reserved                                                     | 31:1  | R   |
+--------------------+--------------------------------------------------------------+-------+-----+
|                    | Reset testing counters (error & data)                        |    0  | R/W |
+--------------------+--------------------------------------------------------------+-------+-----+
| **0x14**           | **Testing error counter Line 0**                             |       |     |
+--------------------+--------------------------------------------------------------+-------+-----+
|                    | Error increases if received data is not the                  | 31:0  | R   |
|                    | same as transmitted testing data                             |       |     |
+--------------------+--------------------------------------------------------------+-------+-----+
| **0x18**           | **Testing data counter Line 0**                              |       |     |
+--------------------+--------------------------------------------------------------+-------+-----+
|                    | Counter increases when value different as                    | 31:0  | R   |
|                    | 0 is received                                                |       |     |
+--------------------+--------------------------------------------------------------+-------+-----+
| **0x20**           | **Received data Line 1**                                     |       |     |
+--------------------+--------------------------------------------------------------+-------+-----+
|                    | Received data which is different than 0                      | 31:1  | R   |
+--------------------+--------------------------------------------------------------+-------+-----+
|                    | Received raw data                                            | 15:0  | R   |
+--------------------+--------------------------------------------------------------+-------+-----+
| **0x24**           | **Testing error counter Line 1**                             |       |     |
+--------------------+--------------------------------------------------------------+-------+-----+
|                    | Error increases if received data is not the                  | 31:0  | R   |
|                    | same as transmitted testing data                             |       |     |
+--------------------+--------------------------------------------------------------+-------+-----+
| **0x28**           | **Testing data counter Line 1**                              |       |     |
+--------------------+--------------------------------------------------------------+-------+-----+
|                    | Counter increases when value different as                    | 31:0  | R   |
|                    | 0 is received                                                |       |     |
+--------------------+--------------------------------------------------------------+-------+-----+
| **0x2C**           | **Received data Line 2**                                     |       |     |
+--------------------+--------------------------------------------------------------+-------+-----+
|                    | Received data which is different than 0                      | 31:1  | R   |
+--------------------+--------------------------------------------------------------+-------+-----+
|                    | Received raw data                                            | 15:0  | R   |
+--------------------+--------------------------------------------------------------+-------+-----+
| **0x30**           | **Testing error counter Line 2**                             |       |     |
+--------------------+--------------------------------------------------------------+-------+-----+
|                    | Error increases if received data is not the                  | 31:0  | R   |
|                    | same as transmitted testing data                             |       |     |
+--------------------+--------------------------------------------------------------+-------+-----+
| **0x34**           | **Testing data counter Line 2**                              |       |     |
+--------------------+--------------------------------------------------------------+-------+-----+
|                    | Counter increases when value different as                    | 31:0  | R   |
|                    | 0 is received                                                |       |     |
+--------------------+--------------------------------------------------------------+-------+-----+
| **0x38**           | **Received data Line 3**                                     |       |     |
+--------------------+--------------------------------------------------------------+-------+-----+
|                    | Received data which is different than 0                      | 31:1  | R   |
+--------------------+--------------------------------------------------------------+-------+-----+
|                    | Received raw data                                            | 15:0  | R   |
+--------------------+--------------------------------------------------------------+-------+-----+
| **0x3C**           | **Testing error counter Line 3**                             |       |     |
+--------------------+--------------------------------------------------------------+-------+-----+
|                    | Error increases if received data is not the                  | 31:0  | R   |
|                    | same as transmitted testing data                             |       |     |
+--------------------+--------------------------------------------------------------+-------+-----+
| **0x40**           | **Testing data counter Line 3**                              |       |     |
+--------------------+--------------------------------------------------------------+-------+-----+
|                    | Counter increases when value different as                    | 31:0  | R   |
|                    | 0 is received                                                |       |     |
+--------------------+--------------------------------------------------------------+-------+-----+



Power Test
----------

.. tabularcolumns:: |p{15mm}|p{105mm}|p{15mm}|p{15mm}|

+--------------------+--------------------------------------------------------------+-------+-----+
| Offset             | Description                                                  | Bits  | R/W |
+====================+==============================================================+=======+=====+
| **0x0**            | **Control**                                                  |       |     |
+--------------------+--------------------------------------------------------------+-------+-----+
|                    | Reserved                                                     | 31:1  | R   |
+--------------------+--------------------------------------------------------------+-------+-----+
|                    | Enable module                                                |    0  | R/W |
+--------------------+--------------------------------------------------------------+-------+-----+
