Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Thu Jan 28 18:14:46 2021
| Host         : Bens-Desktop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file mvmac_timing_summary_routed.rpt -pb mvmac_timing_summary_routed.pb -rpx mvmac_timing_summary_routed.rpx -warn_on_violation
| Design       : mvmac
| Device       : 7a200t-sbg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.538        0.000                      0                  708        0.037        0.000                      0                  708        4.500        0.000                       0                   404  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
clk100  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100              4.538        0.000                      0                  705        0.037        0.000                      0                  705        4.500        0.000                       0                   404  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk100             clk100                   8.288        0.000                      0                    3        0.487        0.000                      0                    3  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100
  To Clock:  clk100

Setup :            0  Failing Endpoints,  Worst Slack        4.538ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.037ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.538ns  (required time - arrival time)
  Source:                 U1/s_CNT_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/s_CNT_reg[128]/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        5.447ns  (logic 4.887ns (89.718%)  route 0.560ns (10.282%))
  Logic Levels:           33  (CARRY4=33)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.228ns = ( 15.228 - 10.000 ) 
    Source Clock Delay      (SCD):    5.535ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk100_IBUF_BUFG_inst/O
                         net (fo=403, routed)         1.850     5.535    U1/clk100_IBUF_BUFG
    SLICE_X4Y106         FDCE                                         r  U1/s_CNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y106         FDCE (Prop_fdce_C_Q)         0.456     5.991 r  U1/s_CNT_reg[1]/Q
                         net (fo=2, routed)           0.551     6.542    U1/s_CNT_reg[1]
    SLICE_X4Y106         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.216 r  U1/s_CNT_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.216    U1/s_CNT_reg[0]_i_1_n_0
    SLICE_X4Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.330 r  U1/s_CNT_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.330    U1/s_CNT_reg[4]_i_1_n_0
    SLICE_X4Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.444 r  U1/s_CNT_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.444    U1/s_CNT_reg[8]_i_1_n_0
    SLICE_X4Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.558 r  U1/s_CNT_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.558    U1/s_CNT_reg[12]_i_1_n_0
    SLICE_X4Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.672 r  U1/s_CNT_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.672    U1/s_CNT_reg[16]_i_1_n_0
    SLICE_X4Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.786 r  U1/s_CNT_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.786    U1/s_CNT_reg[20]_i_1_n_0
    SLICE_X4Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.900 r  U1/s_CNT_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.900    U1/s_CNT_reg[24]_i_1_n_0
    SLICE_X4Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.014 r  U1/s_CNT_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.014    U1/s_CNT_reg[28]_i_1_n_0
    SLICE_X4Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.128 r  U1/s_CNT_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.128    U1/s_CNT_reg[32]_i_1_n_0
    SLICE_X4Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.242 r  U1/s_CNT_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.242    U1/s_CNT_reg[36]_i_1_n_0
    SLICE_X4Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.356 r  U1/s_CNT_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.356    U1/s_CNT_reg[40]_i_1_n_0
    SLICE_X4Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.470 r  U1/s_CNT_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.470    U1/s_CNT_reg[44]_i_1_n_0
    SLICE_X4Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.584 r  U1/s_CNT_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.584    U1/s_CNT_reg[48]_i_1_n_0
    SLICE_X4Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.698 r  U1/s_CNT_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.698    U1/s_CNT_reg[52]_i_1_n_0
    SLICE_X4Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.812 r  U1/s_CNT_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.812    U1/s_CNT_reg[56]_i_1_n_0
    SLICE_X4Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.926 r  U1/s_CNT_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.926    U1/s_CNT_reg[60]_i_1_n_0
    SLICE_X4Y122         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.040 r  U1/s_CNT_reg[64]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.040    U1/s_CNT_reg[64]_i_1_n_0
    SLICE_X4Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.154 r  U1/s_CNT_reg[68]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.154    U1/s_CNT_reg[68]_i_1_n_0
    SLICE_X4Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.268 r  U1/s_CNT_reg[72]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.277    U1/s_CNT_reg[72]_i_1_n_0
    SLICE_X4Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.391 r  U1/s_CNT_reg[76]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.391    U1/s_CNT_reg[76]_i_1_n_0
    SLICE_X4Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.505 r  U1/s_CNT_reg[80]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.505    U1/s_CNT_reg[80]_i_1_n_0
    SLICE_X4Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.619 r  U1/s_CNT_reg[84]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.619    U1/s_CNT_reg[84]_i_1_n_0
    SLICE_X4Y128         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.733 r  U1/s_CNT_reg[88]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.733    U1/s_CNT_reg[88]_i_1_n_0
    SLICE_X4Y129         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.847 r  U1/s_CNT_reg[92]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.847    U1/s_CNT_reg[92]_i_1_n_0
    SLICE_X4Y130         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.961 r  U1/s_CNT_reg[96]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.961    U1/s_CNT_reg[96]_i_1_n_0
    SLICE_X4Y131         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.075 r  U1/s_CNT_reg[100]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.075    U1/s_CNT_reg[100]_i_1_n_0
    SLICE_X4Y132         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.189 r  U1/s_CNT_reg[104]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.189    U1/s_CNT_reg[104]_i_1_n_0
    SLICE_X4Y133         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.303 r  U1/s_CNT_reg[108]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.303    U1/s_CNT_reg[108]_i_1_n_0
    SLICE_X4Y134         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.417 r  U1/s_CNT_reg[112]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.417    U1/s_CNT_reg[112]_i_1_n_0
    SLICE_X4Y135         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.531 r  U1/s_CNT_reg[116]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.531    U1/s_CNT_reg[116]_i_1_n_0
    SLICE_X4Y136         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.645 r  U1/s_CNT_reg[120]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.645    U1/s_CNT_reg[120]_i_1_n_0
    SLICE_X4Y137         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.759 r  U1/s_CNT_reg[124]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.759    U1/s_CNT_reg[124]_i_1_n_0
    SLICE_X4Y138         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.982 r  U1/s_CNT_reg[128]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.982    U1/s_CNT_reg[128]_i_1_n_7
    SLICE_X4Y138         FDCE                                         r  U1/s_CNT_reg[128]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    R4                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk100_IBUF_BUFG_inst/O
                         net (fo=403, routed)         1.728    15.228    U1/clk100_IBUF_BUFG
    SLICE_X4Y138         FDCE                                         r  U1/s_CNT_reg[128]/C
                         clock pessimism              0.265    15.493    
                         clock uncertainty           -0.035    15.458    
    SLICE_X4Y138         FDCE (Setup_fdce_C_D)        0.062    15.520    U1/s_CNT_reg[128]
  -------------------------------------------------------------------
                         required time                         15.520    
                         arrival time                         -10.982    
  -------------------------------------------------------------------
                         slack                                  4.538    

Slack (MET) :             4.540ns  (required time - arrival time)
  Source:                 U1/s_CNT_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/s_CNT_reg[125]/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        5.444ns  (logic 4.884ns (89.712%)  route 0.560ns (10.288%))
  Logic Levels:           32  (CARRY4=32)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.227ns = ( 15.227 - 10.000 ) 
    Source Clock Delay      (SCD):    5.535ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk100_IBUF_BUFG_inst/O
                         net (fo=403, routed)         1.850     5.535    U1/clk100_IBUF_BUFG
    SLICE_X4Y106         FDCE                                         r  U1/s_CNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y106         FDCE (Prop_fdce_C_Q)         0.456     5.991 r  U1/s_CNT_reg[1]/Q
                         net (fo=2, routed)           0.551     6.542    U1/s_CNT_reg[1]
    SLICE_X4Y106         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.216 r  U1/s_CNT_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.216    U1/s_CNT_reg[0]_i_1_n_0
    SLICE_X4Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.330 r  U1/s_CNT_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.330    U1/s_CNT_reg[4]_i_1_n_0
    SLICE_X4Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.444 r  U1/s_CNT_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.444    U1/s_CNT_reg[8]_i_1_n_0
    SLICE_X4Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.558 r  U1/s_CNT_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.558    U1/s_CNT_reg[12]_i_1_n_0
    SLICE_X4Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.672 r  U1/s_CNT_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.672    U1/s_CNT_reg[16]_i_1_n_0
    SLICE_X4Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.786 r  U1/s_CNT_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.786    U1/s_CNT_reg[20]_i_1_n_0
    SLICE_X4Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.900 r  U1/s_CNT_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.900    U1/s_CNT_reg[24]_i_1_n_0
    SLICE_X4Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.014 r  U1/s_CNT_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.014    U1/s_CNT_reg[28]_i_1_n_0
    SLICE_X4Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.128 r  U1/s_CNT_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.128    U1/s_CNT_reg[32]_i_1_n_0
    SLICE_X4Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.242 r  U1/s_CNT_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.242    U1/s_CNT_reg[36]_i_1_n_0
    SLICE_X4Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.356 r  U1/s_CNT_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.356    U1/s_CNT_reg[40]_i_1_n_0
    SLICE_X4Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.470 r  U1/s_CNT_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.470    U1/s_CNT_reg[44]_i_1_n_0
    SLICE_X4Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.584 r  U1/s_CNT_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.584    U1/s_CNT_reg[48]_i_1_n_0
    SLICE_X4Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.698 r  U1/s_CNT_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.698    U1/s_CNT_reg[52]_i_1_n_0
    SLICE_X4Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.812 r  U1/s_CNT_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.812    U1/s_CNT_reg[56]_i_1_n_0
    SLICE_X4Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.926 r  U1/s_CNT_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.926    U1/s_CNT_reg[60]_i_1_n_0
    SLICE_X4Y122         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.040 r  U1/s_CNT_reg[64]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.040    U1/s_CNT_reg[64]_i_1_n_0
    SLICE_X4Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.154 r  U1/s_CNT_reg[68]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.154    U1/s_CNT_reg[68]_i_1_n_0
    SLICE_X4Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.268 r  U1/s_CNT_reg[72]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.277    U1/s_CNT_reg[72]_i_1_n_0
    SLICE_X4Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.391 r  U1/s_CNT_reg[76]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.391    U1/s_CNT_reg[76]_i_1_n_0
    SLICE_X4Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.505 r  U1/s_CNT_reg[80]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.505    U1/s_CNT_reg[80]_i_1_n_0
    SLICE_X4Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.619 r  U1/s_CNT_reg[84]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.619    U1/s_CNT_reg[84]_i_1_n_0
    SLICE_X4Y128         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.733 r  U1/s_CNT_reg[88]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.733    U1/s_CNT_reg[88]_i_1_n_0
    SLICE_X4Y129         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.847 r  U1/s_CNT_reg[92]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.847    U1/s_CNT_reg[92]_i_1_n_0
    SLICE_X4Y130         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.961 r  U1/s_CNT_reg[96]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.961    U1/s_CNT_reg[96]_i_1_n_0
    SLICE_X4Y131         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.075 r  U1/s_CNT_reg[100]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.075    U1/s_CNT_reg[100]_i_1_n_0
    SLICE_X4Y132         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.189 r  U1/s_CNT_reg[104]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.189    U1/s_CNT_reg[104]_i_1_n_0
    SLICE_X4Y133         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.303 r  U1/s_CNT_reg[108]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.303    U1/s_CNT_reg[108]_i_1_n_0
    SLICE_X4Y134         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.417 r  U1/s_CNT_reg[112]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.417    U1/s_CNT_reg[112]_i_1_n_0
    SLICE_X4Y135         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.531 r  U1/s_CNT_reg[116]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.531    U1/s_CNT_reg[116]_i_1_n_0
    SLICE_X4Y136         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.645 r  U1/s_CNT_reg[120]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.645    U1/s_CNT_reg[120]_i_1_n_0
    SLICE_X4Y137         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.979 r  U1/s_CNT_reg[124]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.979    U1/s_CNT_reg[124]_i_1_n_6
    SLICE_X4Y137         FDCE                                         r  U1/s_CNT_reg[125]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    R4                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk100_IBUF_BUFG_inst/O
                         net (fo=403, routed)         1.727    15.227    U1/clk100_IBUF_BUFG
    SLICE_X4Y137         FDCE                                         r  U1/s_CNT_reg[125]/C
                         clock pessimism              0.265    15.492    
                         clock uncertainty           -0.035    15.457    
    SLICE_X4Y137         FDCE (Setup_fdce_C_D)        0.062    15.519    U1/s_CNT_reg[125]
  -------------------------------------------------------------------
                         required time                         15.519    
                         arrival time                         -10.979    
  -------------------------------------------------------------------
                         slack                                  4.540    

Slack (MET) :             4.561ns  (required time - arrival time)
  Source:                 U1/s_CNT_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/s_CNT_reg[127]/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        5.423ns  (logic 4.863ns (89.672%)  route 0.560ns (10.327%))
  Logic Levels:           32  (CARRY4=32)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.227ns = ( 15.227 - 10.000 ) 
    Source Clock Delay      (SCD):    5.535ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk100_IBUF_BUFG_inst/O
                         net (fo=403, routed)         1.850     5.535    U1/clk100_IBUF_BUFG
    SLICE_X4Y106         FDCE                                         r  U1/s_CNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y106         FDCE (Prop_fdce_C_Q)         0.456     5.991 r  U1/s_CNT_reg[1]/Q
                         net (fo=2, routed)           0.551     6.542    U1/s_CNT_reg[1]
    SLICE_X4Y106         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.216 r  U1/s_CNT_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.216    U1/s_CNT_reg[0]_i_1_n_0
    SLICE_X4Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.330 r  U1/s_CNT_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.330    U1/s_CNT_reg[4]_i_1_n_0
    SLICE_X4Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.444 r  U1/s_CNT_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.444    U1/s_CNT_reg[8]_i_1_n_0
    SLICE_X4Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.558 r  U1/s_CNT_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.558    U1/s_CNT_reg[12]_i_1_n_0
    SLICE_X4Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.672 r  U1/s_CNT_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.672    U1/s_CNT_reg[16]_i_1_n_0
    SLICE_X4Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.786 r  U1/s_CNT_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.786    U1/s_CNT_reg[20]_i_1_n_0
    SLICE_X4Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.900 r  U1/s_CNT_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.900    U1/s_CNT_reg[24]_i_1_n_0
    SLICE_X4Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.014 r  U1/s_CNT_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.014    U1/s_CNT_reg[28]_i_1_n_0
    SLICE_X4Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.128 r  U1/s_CNT_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.128    U1/s_CNT_reg[32]_i_1_n_0
    SLICE_X4Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.242 r  U1/s_CNT_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.242    U1/s_CNT_reg[36]_i_1_n_0
    SLICE_X4Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.356 r  U1/s_CNT_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.356    U1/s_CNT_reg[40]_i_1_n_0
    SLICE_X4Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.470 r  U1/s_CNT_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.470    U1/s_CNT_reg[44]_i_1_n_0
    SLICE_X4Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.584 r  U1/s_CNT_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.584    U1/s_CNT_reg[48]_i_1_n_0
    SLICE_X4Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.698 r  U1/s_CNT_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.698    U1/s_CNT_reg[52]_i_1_n_0
    SLICE_X4Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.812 r  U1/s_CNT_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.812    U1/s_CNT_reg[56]_i_1_n_0
    SLICE_X4Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.926 r  U1/s_CNT_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.926    U1/s_CNT_reg[60]_i_1_n_0
    SLICE_X4Y122         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.040 r  U1/s_CNT_reg[64]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.040    U1/s_CNT_reg[64]_i_1_n_0
    SLICE_X4Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.154 r  U1/s_CNT_reg[68]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.154    U1/s_CNT_reg[68]_i_1_n_0
    SLICE_X4Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.268 r  U1/s_CNT_reg[72]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.277    U1/s_CNT_reg[72]_i_1_n_0
    SLICE_X4Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.391 r  U1/s_CNT_reg[76]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.391    U1/s_CNT_reg[76]_i_1_n_0
    SLICE_X4Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.505 r  U1/s_CNT_reg[80]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.505    U1/s_CNT_reg[80]_i_1_n_0
    SLICE_X4Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.619 r  U1/s_CNT_reg[84]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.619    U1/s_CNT_reg[84]_i_1_n_0
    SLICE_X4Y128         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.733 r  U1/s_CNT_reg[88]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.733    U1/s_CNT_reg[88]_i_1_n_0
    SLICE_X4Y129         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.847 r  U1/s_CNT_reg[92]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.847    U1/s_CNT_reg[92]_i_1_n_0
    SLICE_X4Y130         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.961 r  U1/s_CNT_reg[96]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.961    U1/s_CNT_reg[96]_i_1_n_0
    SLICE_X4Y131         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.075 r  U1/s_CNT_reg[100]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.075    U1/s_CNT_reg[100]_i_1_n_0
    SLICE_X4Y132         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.189 r  U1/s_CNT_reg[104]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.189    U1/s_CNT_reg[104]_i_1_n_0
    SLICE_X4Y133         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.303 r  U1/s_CNT_reg[108]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.303    U1/s_CNT_reg[108]_i_1_n_0
    SLICE_X4Y134         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.417 r  U1/s_CNT_reg[112]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.417    U1/s_CNT_reg[112]_i_1_n_0
    SLICE_X4Y135         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.531 r  U1/s_CNT_reg[116]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.531    U1/s_CNT_reg[116]_i_1_n_0
    SLICE_X4Y136         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.645 r  U1/s_CNT_reg[120]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.645    U1/s_CNT_reg[120]_i_1_n_0
    SLICE_X4Y137         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.958 r  U1/s_CNT_reg[124]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.958    U1/s_CNT_reg[124]_i_1_n_4
    SLICE_X4Y137         FDCE                                         r  U1/s_CNT_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    R4                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk100_IBUF_BUFG_inst/O
                         net (fo=403, routed)         1.727    15.227    U1/clk100_IBUF_BUFG
    SLICE_X4Y137         FDCE                                         r  U1/s_CNT_reg[127]/C
                         clock pessimism              0.265    15.492    
                         clock uncertainty           -0.035    15.457    
    SLICE_X4Y137         FDCE (Setup_fdce_C_D)        0.062    15.519    U1/s_CNT_reg[127]
  -------------------------------------------------------------------
                         required time                         15.519    
                         arrival time                         -10.958    
  -------------------------------------------------------------------
                         slack                                  4.561    

Slack (MET) :             4.635ns  (required time - arrival time)
  Source:                 U1/s_CNT_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/s_CNT_reg[126]/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        5.349ns  (logic 4.789ns (89.529%)  route 0.560ns (10.470%))
  Logic Levels:           32  (CARRY4=32)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.227ns = ( 15.227 - 10.000 ) 
    Source Clock Delay      (SCD):    5.535ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk100_IBUF_BUFG_inst/O
                         net (fo=403, routed)         1.850     5.535    U1/clk100_IBUF_BUFG
    SLICE_X4Y106         FDCE                                         r  U1/s_CNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y106         FDCE (Prop_fdce_C_Q)         0.456     5.991 r  U1/s_CNT_reg[1]/Q
                         net (fo=2, routed)           0.551     6.542    U1/s_CNT_reg[1]
    SLICE_X4Y106         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.216 r  U1/s_CNT_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.216    U1/s_CNT_reg[0]_i_1_n_0
    SLICE_X4Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.330 r  U1/s_CNT_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.330    U1/s_CNT_reg[4]_i_1_n_0
    SLICE_X4Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.444 r  U1/s_CNT_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.444    U1/s_CNT_reg[8]_i_1_n_0
    SLICE_X4Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.558 r  U1/s_CNT_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.558    U1/s_CNT_reg[12]_i_1_n_0
    SLICE_X4Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.672 r  U1/s_CNT_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.672    U1/s_CNT_reg[16]_i_1_n_0
    SLICE_X4Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.786 r  U1/s_CNT_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.786    U1/s_CNT_reg[20]_i_1_n_0
    SLICE_X4Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.900 r  U1/s_CNT_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.900    U1/s_CNT_reg[24]_i_1_n_0
    SLICE_X4Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.014 r  U1/s_CNT_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.014    U1/s_CNT_reg[28]_i_1_n_0
    SLICE_X4Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.128 r  U1/s_CNT_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.128    U1/s_CNT_reg[32]_i_1_n_0
    SLICE_X4Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.242 r  U1/s_CNT_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.242    U1/s_CNT_reg[36]_i_1_n_0
    SLICE_X4Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.356 r  U1/s_CNT_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.356    U1/s_CNT_reg[40]_i_1_n_0
    SLICE_X4Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.470 r  U1/s_CNT_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.470    U1/s_CNT_reg[44]_i_1_n_0
    SLICE_X4Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.584 r  U1/s_CNT_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.584    U1/s_CNT_reg[48]_i_1_n_0
    SLICE_X4Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.698 r  U1/s_CNT_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.698    U1/s_CNT_reg[52]_i_1_n_0
    SLICE_X4Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.812 r  U1/s_CNT_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.812    U1/s_CNT_reg[56]_i_1_n_0
    SLICE_X4Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.926 r  U1/s_CNT_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.926    U1/s_CNT_reg[60]_i_1_n_0
    SLICE_X4Y122         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.040 r  U1/s_CNT_reg[64]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.040    U1/s_CNT_reg[64]_i_1_n_0
    SLICE_X4Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.154 r  U1/s_CNT_reg[68]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.154    U1/s_CNT_reg[68]_i_1_n_0
    SLICE_X4Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.268 r  U1/s_CNT_reg[72]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.277    U1/s_CNT_reg[72]_i_1_n_0
    SLICE_X4Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.391 r  U1/s_CNT_reg[76]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.391    U1/s_CNT_reg[76]_i_1_n_0
    SLICE_X4Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.505 r  U1/s_CNT_reg[80]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.505    U1/s_CNT_reg[80]_i_1_n_0
    SLICE_X4Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.619 r  U1/s_CNT_reg[84]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.619    U1/s_CNT_reg[84]_i_1_n_0
    SLICE_X4Y128         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.733 r  U1/s_CNT_reg[88]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.733    U1/s_CNT_reg[88]_i_1_n_0
    SLICE_X4Y129         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.847 r  U1/s_CNT_reg[92]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.847    U1/s_CNT_reg[92]_i_1_n_0
    SLICE_X4Y130         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.961 r  U1/s_CNT_reg[96]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.961    U1/s_CNT_reg[96]_i_1_n_0
    SLICE_X4Y131         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.075 r  U1/s_CNT_reg[100]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.075    U1/s_CNT_reg[100]_i_1_n_0
    SLICE_X4Y132         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.189 r  U1/s_CNT_reg[104]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.189    U1/s_CNT_reg[104]_i_1_n_0
    SLICE_X4Y133         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.303 r  U1/s_CNT_reg[108]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.303    U1/s_CNT_reg[108]_i_1_n_0
    SLICE_X4Y134         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.417 r  U1/s_CNT_reg[112]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.417    U1/s_CNT_reg[112]_i_1_n_0
    SLICE_X4Y135         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.531 r  U1/s_CNT_reg[116]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.531    U1/s_CNT_reg[116]_i_1_n_0
    SLICE_X4Y136         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.645 r  U1/s_CNT_reg[120]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.645    U1/s_CNT_reg[120]_i_1_n_0
    SLICE_X4Y137         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.884 r  U1/s_CNT_reg[124]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.884    U1/s_CNT_reg[124]_i_1_n_5
    SLICE_X4Y137         FDCE                                         r  U1/s_CNT_reg[126]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    R4                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk100_IBUF_BUFG_inst/O
                         net (fo=403, routed)         1.727    15.227    U1/clk100_IBUF_BUFG
    SLICE_X4Y137         FDCE                                         r  U1/s_CNT_reg[126]/C
                         clock pessimism              0.265    15.492    
                         clock uncertainty           -0.035    15.457    
    SLICE_X4Y137         FDCE (Setup_fdce_C_D)        0.062    15.519    U1/s_CNT_reg[126]
  -------------------------------------------------------------------
                         required time                         15.519    
                         arrival time                         -10.884    
  -------------------------------------------------------------------
                         slack                                  4.635    

Slack (MET) :             4.651ns  (required time - arrival time)
  Source:                 U1/s_CNT_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/s_CNT_reg[124]/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        5.333ns  (logic 4.773ns (89.498%)  route 0.560ns (10.502%))
  Logic Levels:           32  (CARRY4=32)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.227ns = ( 15.227 - 10.000 ) 
    Source Clock Delay      (SCD):    5.535ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk100_IBUF_BUFG_inst/O
                         net (fo=403, routed)         1.850     5.535    U1/clk100_IBUF_BUFG
    SLICE_X4Y106         FDCE                                         r  U1/s_CNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y106         FDCE (Prop_fdce_C_Q)         0.456     5.991 r  U1/s_CNT_reg[1]/Q
                         net (fo=2, routed)           0.551     6.542    U1/s_CNT_reg[1]
    SLICE_X4Y106         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.216 r  U1/s_CNT_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.216    U1/s_CNT_reg[0]_i_1_n_0
    SLICE_X4Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.330 r  U1/s_CNT_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.330    U1/s_CNT_reg[4]_i_1_n_0
    SLICE_X4Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.444 r  U1/s_CNT_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.444    U1/s_CNT_reg[8]_i_1_n_0
    SLICE_X4Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.558 r  U1/s_CNT_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.558    U1/s_CNT_reg[12]_i_1_n_0
    SLICE_X4Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.672 r  U1/s_CNT_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.672    U1/s_CNT_reg[16]_i_1_n_0
    SLICE_X4Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.786 r  U1/s_CNT_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.786    U1/s_CNT_reg[20]_i_1_n_0
    SLICE_X4Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.900 r  U1/s_CNT_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.900    U1/s_CNT_reg[24]_i_1_n_0
    SLICE_X4Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.014 r  U1/s_CNT_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.014    U1/s_CNT_reg[28]_i_1_n_0
    SLICE_X4Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.128 r  U1/s_CNT_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.128    U1/s_CNT_reg[32]_i_1_n_0
    SLICE_X4Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.242 r  U1/s_CNT_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.242    U1/s_CNT_reg[36]_i_1_n_0
    SLICE_X4Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.356 r  U1/s_CNT_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.356    U1/s_CNT_reg[40]_i_1_n_0
    SLICE_X4Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.470 r  U1/s_CNT_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.470    U1/s_CNT_reg[44]_i_1_n_0
    SLICE_X4Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.584 r  U1/s_CNT_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.584    U1/s_CNT_reg[48]_i_1_n_0
    SLICE_X4Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.698 r  U1/s_CNT_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.698    U1/s_CNT_reg[52]_i_1_n_0
    SLICE_X4Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.812 r  U1/s_CNT_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.812    U1/s_CNT_reg[56]_i_1_n_0
    SLICE_X4Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.926 r  U1/s_CNT_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.926    U1/s_CNT_reg[60]_i_1_n_0
    SLICE_X4Y122         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.040 r  U1/s_CNT_reg[64]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.040    U1/s_CNT_reg[64]_i_1_n_0
    SLICE_X4Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.154 r  U1/s_CNT_reg[68]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.154    U1/s_CNT_reg[68]_i_1_n_0
    SLICE_X4Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.268 r  U1/s_CNT_reg[72]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.277    U1/s_CNT_reg[72]_i_1_n_0
    SLICE_X4Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.391 r  U1/s_CNT_reg[76]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.391    U1/s_CNT_reg[76]_i_1_n_0
    SLICE_X4Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.505 r  U1/s_CNT_reg[80]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.505    U1/s_CNT_reg[80]_i_1_n_0
    SLICE_X4Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.619 r  U1/s_CNT_reg[84]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.619    U1/s_CNT_reg[84]_i_1_n_0
    SLICE_X4Y128         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.733 r  U1/s_CNT_reg[88]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.733    U1/s_CNT_reg[88]_i_1_n_0
    SLICE_X4Y129         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.847 r  U1/s_CNT_reg[92]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.847    U1/s_CNT_reg[92]_i_1_n_0
    SLICE_X4Y130         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.961 r  U1/s_CNT_reg[96]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.961    U1/s_CNT_reg[96]_i_1_n_0
    SLICE_X4Y131         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.075 r  U1/s_CNT_reg[100]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.075    U1/s_CNT_reg[100]_i_1_n_0
    SLICE_X4Y132         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.189 r  U1/s_CNT_reg[104]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.189    U1/s_CNT_reg[104]_i_1_n_0
    SLICE_X4Y133         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.303 r  U1/s_CNT_reg[108]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.303    U1/s_CNT_reg[108]_i_1_n_0
    SLICE_X4Y134         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.417 r  U1/s_CNT_reg[112]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.417    U1/s_CNT_reg[112]_i_1_n_0
    SLICE_X4Y135         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.531 r  U1/s_CNT_reg[116]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.531    U1/s_CNT_reg[116]_i_1_n_0
    SLICE_X4Y136         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.645 r  U1/s_CNT_reg[120]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.645    U1/s_CNT_reg[120]_i_1_n_0
    SLICE_X4Y137         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.868 r  U1/s_CNT_reg[124]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.868    U1/s_CNT_reg[124]_i_1_n_7
    SLICE_X4Y137         FDCE                                         r  U1/s_CNT_reg[124]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    R4                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk100_IBUF_BUFG_inst/O
                         net (fo=403, routed)         1.727    15.227    U1/clk100_IBUF_BUFG
    SLICE_X4Y137         FDCE                                         r  U1/s_CNT_reg[124]/C
                         clock pessimism              0.265    15.492    
                         clock uncertainty           -0.035    15.457    
    SLICE_X4Y137         FDCE (Setup_fdce_C_D)        0.062    15.519    U1/s_CNT_reg[124]
  -------------------------------------------------------------------
                         required time                         15.519    
                         arrival time                         -10.868    
  -------------------------------------------------------------------
                         slack                                  4.651    

Slack (MET) :             4.653ns  (required time - arrival time)
  Source:                 U1/s_CNT_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/s_CNT_reg[121]/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        5.330ns  (logic 4.770ns (89.492%)  route 0.560ns (10.508%))
  Logic Levels:           31  (CARRY4=31)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.226ns = ( 15.226 - 10.000 ) 
    Source Clock Delay      (SCD):    5.535ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk100_IBUF_BUFG_inst/O
                         net (fo=403, routed)         1.850     5.535    U1/clk100_IBUF_BUFG
    SLICE_X4Y106         FDCE                                         r  U1/s_CNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y106         FDCE (Prop_fdce_C_Q)         0.456     5.991 r  U1/s_CNT_reg[1]/Q
                         net (fo=2, routed)           0.551     6.542    U1/s_CNT_reg[1]
    SLICE_X4Y106         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.216 r  U1/s_CNT_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.216    U1/s_CNT_reg[0]_i_1_n_0
    SLICE_X4Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.330 r  U1/s_CNT_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.330    U1/s_CNT_reg[4]_i_1_n_0
    SLICE_X4Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.444 r  U1/s_CNT_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.444    U1/s_CNT_reg[8]_i_1_n_0
    SLICE_X4Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.558 r  U1/s_CNT_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.558    U1/s_CNT_reg[12]_i_1_n_0
    SLICE_X4Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.672 r  U1/s_CNT_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.672    U1/s_CNT_reg[16]_i_1_n_0
    SLICE_X4Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.786 r  U1/s_CNT_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.786    U1/s_CNT_reg[20]_i_1_n_0
    SLICE_X4Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.900 r  U1/s_CNT_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.900    U1/s_CNT_reg[24]_i_1_n_0
    SLICE_X4Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.014 r  U1/s_CNT_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.014    U1/s_CNT_reg[28]_i_1_n_0
    SLICE_X4Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.128 r  U1/s_CNT_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.128    U1/s_CNT_reg[32]_i_1_n_0
    SLICE_X4Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.242 r  U1/s_CNT_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.242    U1/s_CNT_reg[36]_i_1_n_0
    SLICE_X4Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.356 r  U1/s_CNT_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.356    U1/s_CNT_reg[40]_i_1_n_0
    SLICE_X4Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.470 r  U1/s_CNT_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.470    U1/s_CNT_reg[44]_i_1_n_0
    SLICE_X4Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.584 r  U1/s_CNT_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.584    U1/s_CNT_reg[48]_i_1_n_0
    SLICE_X4Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.698 r  U1/s_CNT_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.698    U1/s_CNT_reg[52]_i_1_n_0
    SLICE_X4Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.812 r  U1/s_CNT_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.812    U1/s_CNT_reg[56]_i_1_n_0
    SLICE_X4Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.926 r  U1/s_CNT_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.926    U1/s_CNT_reg[60]_i_1_n_0
    SLICE_X4Y122         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.040 r  U1/s_CNT_reg[64]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.040    U1/s_CNT_reg[64]_i_1_n_0
    SLICE_X4Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.154 r  U1/s_CNT_reg[68]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.154    U1/s_CNT_reg[68]_i_1_n_0
    SLICE_X4Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.268 r  U1/s_CNT_reg[72]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.277    U1/s_CNT_reg[72]_i_1_n_0
    SLICE_X4Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.391 r  U1/s_CNT_reg[76]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.391    U1/s_CNT_reg[76]_i_1_n_0
    SLICE_X4Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.505 r  U1/s_CNT_reg[80]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.505    U1/s_CNT_reg[80]_i_1_n_0
    SLICE_X4Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.619 r  U1/s_CNT_reg[84]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.619    U1/s_CNT_reg[84]_i_1_n_0
    SLICE_X4Y128         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.733 r  U1/s_CNT_reg[88]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.733    U1/s_CNT_reg[88]_i_1_n_0
    SLICE_X4Y129         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.847 r  U1/s_CNT_reg[92]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.847    U1/s_CNT_reg[92]_i_1_n_0
    SLICE_X4Y130         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.961 r  U1/s_CNT_reg[96]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.961    U1/s_CNT_reg[96]_i_1_n_0
    SLICE_X4Y131         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.075 r  U1/s_CNT_reg[100]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.075    U1/s_CNT_reg[100]_i_1_n_0
    SLICE_X4Y132         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.189 r  U1/s_CNT_reg[104]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.189    U1/s_CNT_reg[104]_i_1_n_0
    SLICE_X4Y133         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.303 r  U1/s_CNT_reg[108]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.303    U1/s_CNT_reg[108]_i_1_n_0
    SLICE_X4Y134         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.417 r  U1/s_CNT_reg[112]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.417    U1/s_CNT_reg[112]_i_1_n_0
    SLICE_X4Y135         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.531 r  U1/s_CNT_reg[116]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.531    U1/s_CNT_reg[116]_i_1_n_0
    SLICE_X4Y136         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.865 r  U1/s_CNT_reg[120]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.865    U1/s_CNT_reg[120]_i_1_n_6
    SLICE_X4Y136         FDCE                                         r  U1/s_CNT_reg[121]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    R4                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk100_IBUF_BUFG_inst/O
                         net (fo=403, routed)         1.726    15.226    U1/clk100_IBUF_BUFG
    SLICE_X4Y136         FDCE                                         r  U1/s_CNT_reg[121]/C
                         clock pessimism              0.265    15.491    
                         clock uncertainty           -0.035    15.456    
    SLICE_X4Y136         FDCE (Setup_fdce_C_D)        0.062    15.518    U1/s_CNT_reg[121]
  -------------------------------------------------------------------
                         required time                         15.518    
                         arrival time                         -10.865    
  -------------------------------------------------------------------
                         slack                                  4.653    

Slack (MET) :             4.674ns  (required time - arrival time)
  Source:                 U1/s_CNT_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/s_CNT_reg[123]/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        5.309ns  (logic 4.749ns (89.451%)  route 0.560ns (10.549%))
  Logic Levels:           31  (CARRY4=31)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.226ns = ( 15.226 - 10.000 ) 
    Source Clock Delay      (SCD):    5.535ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk100_IBUF_BUFG_inst/O
                         net (fo=403, routed)         1.850     5.535    U1/clk100_IBUF_BUFG
    SLICE_X4Y106         FDCE                                         r  U1/s_CNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y106         FDCE (Prop_fdce_C_Q)         0.456     5.991 r  U1/s_CNT_reg[1]/Q
                         net (fo=2, routed)           0.551     6.542    U1/s_CNT_reg[1]
    SLICE_X4Y106         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.216 r  U1/s_CNT_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.216    U1/s_CNT_reg[0]_i_1_n_0
    SLICE_X4Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.330 r  U1/s_CNT_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.330    U1/s_CNT_reg[4]_i_1_n_0
    SLICE_X4Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.444 r  U1/s_CNT_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.444    U1/s_CNT_reg[8]_i_1_n_0
    SLICE_X4Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.558 r  U1/s_CNT_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.558    U1/s_CNT_reg[12]_i_1_n_0
    SLICE_X4Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.672 r  U1/s_CNT_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.672    U1/s_CNT_reg[16]_i_1_n_0
    SLICE_X4Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.786 r  U1/s_CNT_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.786    U1/s_CNT_reg[20]_i_1_n_0
    SLICE_X4Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.900 r  U1/s_CNT_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.900    U1/s_CNT_reg[24]_i_1_n_0
    SLICE_X4Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.014 r  U1/s_CNT_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.014    U1/s_CNT_reg[28]_i_1_n_0
    SLICE_X4Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.128 r  U1/s_CNT_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.128    U1/s_CNT_reg[32]_i_1_n_0
    SLICE_X4Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.242 r  U1/s_CNT_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.242    U1/s_CNT_reg[36]_i_1_n_0
    SLICE_X4Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.356 r  U1/s_CNT_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.356    U1/s_CNT_reg[40]_i_1_n_0
    SLICE_X4Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.470 r  U1/s_CNT_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.470    U1/s_CNT_reg[44]_i_1_n_0
    SLICE_X4Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.584 r  U1/s_CNT_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.584    U1/s_CNT_reg[48]_i_1_n_0
    SLICE_X4Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.698 r  U1/s_CNT_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.698    U1/s_CNT_reg[52]_i_1_n_0
    SLICE_X4Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.812 r  U1/s_CNT_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.812    U1/s_CNT_reg[56]_i_1_n_0
    SLICE_X4Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.926 r  U1/s_CNT_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.926    U1/s_CNT_reg[60]_i_1_n_0
    SLICE_X4Y122         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.040 r  U1/s_CNT_reg[64]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.040    U1/s_CNT_reg[64]_i_1_n_0
    SLICE_X4Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.154 r  U1/s_CNT_reg[68]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.154    U1/s_CNT_reg[68]_i_1_n_0
    SLICE_X4Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.268 r  U1/s_CNT_reg[72]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.277    U1/s_CNT_reg[72]_i_1_n_0
    SLICE_X4Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.391 r  U1/s_CNT_reg[76]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.391    U1/s_CNT_reg[76]_i_1_n_0
    SLICE_X4Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.505 r  U1/s_CNT_reg[80]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.505    U1/s_CNT_reg[80]_i_1_n_0
    SLICE_X4Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.619 r  U1/s_CNT_reg[84]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.619    U1/s_CNT_reg[84]_i_1_n_0
    SLICE_X4Y128         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.733 r  U1/s_CNT_reg[88]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.733    U1/s_CNT_reg[88]_i_1_n_0
    SLICE_X4Y129         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.847 r  U1/s_CNT_reg[92]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.847    U1/s_CNT_reg[92]_i_1_n_0
    SLICE_X4Y130         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.961 r  U1/s_CNT_reg[96]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.961    U1/s_CNT_reg[96]_i_1_n_0
    SLICE_X4Y131         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.075 r  U1/s_CNT_reg[100]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.075    U1/s_CNT_reg[100]_i_1_n_0
    SLICE_X4Y132         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.189 r  U1/s_CNT_reg[104]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.189    U1/s_CNT_reg[104]_i_1_n_0
    SLICE_X4Y133         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.303 r  U1/s_CNT_reg[108]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.303    U1/s_CNT_reg[108]_i_1_n_0
    SLICE_X4Y134         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.417 r  U1/s_CNT_reg[112]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.417    U1/s_CNT_reg[112]_i_1_n_0
    SLICE_X4Y135         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.531 r  U1/s_CNT_reg[116]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.531    U1/s_CNT_reg[116]_i_1_n_0
    SLICE_X4Y136         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.844 r  U1/s_CNT_reg[120]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.844    U1/s_CNT_reg[120]_i_1_n_4
    SLICE_X4Y136         FDCE                                         r  U1/s_CNT_reg[123]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    R4                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk100_IBUF_BUFG_inst/O
                         net (fo=403, routed)         1.726    15.226    U1/clk100_IBUF_BUFG
    SLICE_X4Y136         FDCE                                         r  U1/s_CNT_reg[123]/C
                         clock pessimism              0.265    15.491    
                         clock uncertainty           -0.035    15.456    
    SLICE_X4Y136         FDCE (Setup_fdce_C_D)        0.062    15.518    U1/s_CNT_reg[123]
  -------------------------------------------------------------------
                         required time                         15.518    
                         arrival time                         -10.844    
  -------------------------------------------------------------------
                         slack                                  4.674    

Slack (MET) :             4.748ns  (required time - arrival time)
  Source:                 U1/s_CNT_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/s_CNT_reg[122]/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        5.235ns  (logic 4.675ns (89.302%)  route 0.560ns (10.698%))
  Logic Levels:           31  (CARRY4=31)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.226ns = ( 15.226 - 10.000 ) 
    Source Clock Delay      (SCD):    5.535ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk100_IBUF_BUFG_inst/O
                         net (fo=403, routed)         1.850     5.535    U1/clk100_IBUF_BUFG
    SLICE_X4Y106         FDCE                                         r  U1/s_CNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y106         FDCE (Prop_fdce_C_Q)         0.456     5.991 r  U1/s_CNT_reg[1]/Q
                         net (fo=2, routed)           0.551     6.542    U1/s_CNT_reg[1]
    SLICE_X4Y106         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.216 r  U1/s_CNT_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.216    U1/s_CNT_reg[0]_i_1_n_0
    SLICE_X4Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.330 r  U1/s_CNT_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.330    U1/s_CNT_reg[4]_i_1_n_0
    SLICE_X4Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.444 r  U1/s_CNT_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.444    U1/s_CNT_reg[8]_i_1_n_0
    SLICE_X4Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.558 r  U1/s_CNT_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.558    U1/s_CNT_reg[12]_i_1_n_0
    SLICE_X4Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.672 r  U1/s_CNT_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.672    U1/s_CNT_reg[16]_i_1_n_0
    SLICE_X4Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.786 r  U1/s_CNT_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.786    U1/s_CNT_reg[20]_i_1_n_0
    SLICE_X4Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.900 r  U1/s_CNT_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.900    U1/s_CNT_reg[24]_i_1_n_0
    SLICE_X4Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.014 r  U1/s_CNT_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.014    U1/s_CNT_reg[28]_i_1_n_0
    SLICE_X4Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.128 r  U1/s_CNT_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.128    U1/s_CNT_reg[32]_i_1_n_0
    SLICE_X4Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.242 r  U1/s_CNT_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.242    U1/s_CNT_reg[36]_i_1_n_0
    SLICE_X4Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.356 r  U1/s_CNT_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.356    U1/s_CNT_reg[40]_i_1_n_0
    SLICE_X4Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.470 r  U1/s_CNT_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.470    U1/s_CNT_reg[44]_i_1_n_0
    SLICE_X4Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.584 r  U1/s_CNT_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.584    U1/s_CNT_reg[48]_i_1_n_0
    SLICE_X4Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.698 r  U1/s_CNT_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.698    U1/s_CNT_reg[52]_i_1_n_0
    SLICE_X4Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.812 r  U1/s_CNT_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.812    U1/s_CNT_reg[56]_i_1_n_0
    SLICE_X4Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.926 r  U1/s_CNT_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.926    U1/s_CNT_reg[60]_i_1_n_0
    SLICE_X4Y122         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.040 r  U1/s_CNT_reg[64]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.040    U1/s_CNT_reg[64]_i_1_n_0
    SLICE_X4Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.154 r  U1/s_CNT_reg[68]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.154    U1/s_CNT_reg[68]_i_1_n_0
    SLICE_X4Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.268 r  U1/s_CNT_reg[72]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.277    U1/s_CNT_reg[72]_i_1_n_0
    SLICE_X4Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.391 r  U1/s_CNT_reg[76]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.391    U1/s_CNT_reg[76]_i_1_n_0
    SLICE_X4Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.505 r  U1/s_CNT_reg[80]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.505    U1/s_CNT_reg[80]_i_1_n_0
    SLICE_X4Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.619 r  U1/s_CNT_reg[84]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.619    U1/s_CNT_reg[84]_i_1_n_0
    SLICE_X4Y128         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.733 r  U1/s_CNT_reg[88]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.733    U1/s_CNT_reg[88]_i_1_n_0
    SLICE_X4Y129         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.847 r  U1/s_CNT_reg[92]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.847    U1/s_CNT_reg[92]_i_1_n_0
    SLICE_X4Y130         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.961 r  U1/s_CNT_reg[96]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.961    U1/s_CNT_reg[96]_i_1_n_0
    SLICE_X4Y131         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.075 r  U1/s_CNT_reg[100]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.075    U1/s_CNT_reg[100]_i_1_n_0
    SLICE_X4Y132         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.189 r  U1/s_CNT_reg[104]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.189    U1/s_CNT_reg[104]_i_1_n_0
    SLICE_X4Y133         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.303 r  U1/s_CNT_reg[108]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.303    U1/s_CNT_reg[108]_i_1_n_0
    SLICE_X4Y134         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.417 r  U1/s_CNT_reg[112]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.417    U1/s_CNT_reg[112]_i_1_n_0
    SLICE_X4Y135         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.531 r  U1/s_CNT_reg[116]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.531    U1/s_CNT_reg[116]_i_1_n_0
    SLICE_X4Y136         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.770 r  U1/s_CNT_reg[120]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.770    U1/s_CNT_reg[120]_i_1_n_5
    SLICE_X4Y136         FDCE                                         r  U1/s_CNT_reg[122]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    R4                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk100_IBUF_BUFG_inst/O
                         net (fo=403, routed)         1.726    15.226    U1/clk100_IBUF_BUFG
    SLICE_X4Y136         FDCE                                         r  U1/s_CNT_reg[122]/C
                         clock pessimism              0.265    15.491    
                         clock uncertainty           -0.035    15.456    
    SLICE_X4Y136         FDCE (Setup_fdce_C_D)        0.062    15.518    U1/s_CNT_reg[122]
  -------------------------------------------------------------------
                         required time                         15.518    
                         arrival time                         -10.770    
  -------------------------------------------------------------------
                         slack                                  4.748    

Slack (MET) :             4.764ns  (required time - arrival time)
  Source:                 U1/s_CNT_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/s_CNT_reg[120]/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        5.219ns  (logic 4.659ns (89.269%)  route 0.560ns (10.731%))
  Logic Levels:           31  (CARRY4=31)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.226ns = ( 15.226 - 10.000 ) 
    Source Clock Delay      (SCD):    5.535ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk100_IBUF_BUFG_inst/O
                         net (fo=403, routed)         1.850     5.535    U1/clk100_IBUF_BUFG
    SLICE_X4Y106         FDCE                                         r  U1/s_CNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y106         FDCE (Prop_fdce_C_Q)         0.456     5.991 r  U1/s_CNT_reg[1]/Q
                         net (fo=2, routed)           0.551     6.542    U1/s_CNT_reg[1]
    SLICE_X4Y106         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.216 r  U1/s_CNT_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.216    U1/s_CNT_reg[0]_i_1_n_0
    SLICE_X4Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.330 r  U1/s_CNT_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.330    U1/s_CNT_reg[4]_i_1_n_0
    SLICE_X4Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.444 r  U1/s_CNT_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.444    U1/s_CNT_reg[8]_i_1_n_0
    SLICE_X4Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.558 r  U1/s_CNT_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.558    U1/s_CNT_reg[12]_i_1_n_0
    SLICE_X4Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.672 r  U1/s_CNT_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.672    U1/s_CNT_reg[16]_i_1_n_0
    SLICE_X4Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.786 r  U1/s_CNT_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.786    U1/s_CNT_reg[20]_i_1_n_0
    SLICE_X4Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.900 r  U1/s_CNT_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.900    U1/s_CNT_reg[24]_i_1_n_0
    SLICE_X4Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.014 r  U1/s_CNT_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.014    U1/s_CNT_reg[28]_i_1_n_0
    SLICE_X4Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.128 r  U1/s_CNT_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.128    U1/s_CNT_reg[32]_i_1_n_0
    SLICE_X4Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.242 r  U1/s_CNT_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.242    U1/s_CNT_reg[36]_i_1_n_0
    SLICE_X4Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.356 r  U1/s_CNT_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.356    U1/s_CNT_reg[40]_i_1_n_0
    SLICE_X4Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.470 r  U1/s_CNT_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.470    U1/s_CNT_reg[44]_i_1_n_0
    SLICE_X4Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.584 r  U1/s_CNT_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.584    U1/s_CNT_reg[48]_i_1_n_0
    SLICE_X4Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.698 r  U1/s_CNT_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.698    U1/s_CNT_reg[52]_i_1_n_0
    SLICE_X4Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.812 r  U1/s_CNT_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.812    U1/s_CNT_reg[56]_i_1_n_0
    SLICE_X4Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.926 r  U1/s_CNT_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.926    U1/s_CNT_reg[60]_i_1_n_0
    SLICE_X4Y122         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.040 r  U1/s_CNT_reg[64]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.040    U1/s_CNT_reg[64]_i_1_n_0
    SLICE_X4Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.154 r  U1/s_CNT_reg[68]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.154    U1/s_CNT_reg[68]_i_1_n_0
    SLICE_X4Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.268 r  U1/s_CNT_reg[72]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.277    U1/s_CNT_reg[72]_i_1_n_0
    SLICE_X4Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.391 r  U1/s_CNT_reg[76]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.391    U1/s_CNT_reg[76]_i_1_n_0
    SLICE_X4Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.505 r  U1/s_CNT_reg[80]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.505    U1/s_CNT_reg[80]_i_1_n_0
    SLICE_X4Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.619 r  U1/s_CNT_reg[84]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.619    U1/s_CNT_reg[84]_i_1_n_0
    SLICE_X4Y128         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.733 r  U1/s_CNT_reg[88]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.733    U1/s_CNT_reg[88]_i_1_n_0
    SLICE_X4Y129         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.847 r  U1/s_CNT_reg[92]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.847    U1/s_CNT_reg[92]_i_1_n_0
    SLICE_X4Y130         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.961 r  U1/s_CNT_reg[96]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.961    U1/s_CNT_reg[96]_i_1_n_0
    SLICE_X4Y131         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.075 r  U1/s_CNT_reg[100]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.075    U1/s_CNT_reg[100]_i_1_n_0
    SLICE_X4Y132         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.189 r  U1/s_CNT_reg[104]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.189    U1/s_CNT_reg[104]_i_1_n_0
    SLICE_X4Y133         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.303 r  U1/s_CNT_reg[108]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.303    U1/s_CNT_reg[108]_i_1_n_0
    SLICE_X4Y134         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.417 r  U1/s_CNT_reg[112]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.417    U1/s_CNT_reg[112]_i_1_n_0
    SLICE_X4Y135         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.531 r  U1/s_CNT_reg[116]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.531    U1/s_CNT_reg[116]_i_1_n_0
    SLICE_X4Y136         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.754 r  U1/s_CNT_reg[120]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.754    U1/s_CNT_reg[120]_i_1_n_7
    SLICE_X4Y136         FDCE                                         r  U1/s_CNT_reg[120]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    R4                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk100_IBUF_BUFG_inst/O
                         net (fo=403, routed)         1.726    15.226    U1/clk100_IBUF_BUFG
    SLICE_X4Y136         FDCE                                         r  U1/s_CNT_reg[120]/C
                         clock pessimism              0.265    15.491    
                         clock uncertainty           -0.035    15.456    
    SLICE_X4Y136         FDCE (Setup_fdce_C_D)        0.062    15.518    U1/s_CNT_reg[120]
  -------------------------------------------------------------------
                         required time                         15.518    
                         arrival time                         -10.754    
  -------------------------------------------------------------------
                         slack                                  4.764    

Slack (MET) :             4.767ns  (required time - arrival time)
  Source:                 U1/s_CNT_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/s_CNT_reg[117]/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        5.216ns  (logic 4.656ns (89.263%)  route 0.560ns (10.737%))
  Logic Levels:           30  (CARRY4=30)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.226ns = ( 15.226 - 10.000 ) 
    Source Clock Delay      (SCD):    5.535ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk100_IBUF_BUFG_inst/O
                         net (fo=403, routed)         1.850     5.535    U1/clk100_IBUF_BUFG
    SLICE_X4Y106         FDCE                                         r  U1/s_CNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y106         FDCE (Prop_fdce_C_Q)         0.456     5.991 r  U1/s_CNT_reg[1]/Q
                         net (fo=2, routed)           0.551     6.542    U1/s_CNT_reg[1]
    SLICE_X4Y106         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.216 r  U1/s_CNT_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.216    U1/s_CNT_reg[0]_i_1_n_0
    SLICE_X4Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.330 r  U1/s_CNT_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.330    U1/s_CNT_reg[4]_i_1_n_0
    SLICE_X4Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.444 r  U1/s_CNT_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.444    U1/s_CNT_reg[8]_i_1_n_0
    SLICE_X4Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.558 r  U1/s_CNT_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.558    U1/s_CNT_reg[12]_i_1_n_0
    SLICE_X4Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.672 r  U1/s_CNT_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.672    U1/s_CNT_reg[16]_i_1_n_0
    SLICE_X4Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.786 r  U1/s_CNT_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.786    U1/s_CNT_reg[20]_i_1_n_0
    SLICE_X4Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.900 r  U1/s_CNT_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.900    U1/s_CNT_reg[24]_i_1_n_0
    SLICE_X4Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.014 r  U1/s_CNT_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.014    U1/s_CNT_reg[28]_i_1_n_0
    SLICE_X4Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.128 r  U1/s_CNT_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.128    U1/s_CNT_reg[32]_i_1_n_0
    SLICE_X4Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.242 r  U1/s_CNT_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.242    U1/s_CNT_reg[36]_i_1_n_0
    SLICE_X4Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.356 r  U1/s_CNT_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.356    U1/s_CNT_reg[40]_i_1_n_0
    SLICE_X4Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.470 r  U1/s_CNT_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.470    U1/s_CNT_reg[44]_i_1_n_0
    SLICE_X4Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.584 r  U1/s_CNT_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.584    U1/s_CNT_reg[48]_i_1_n_0
    SLICE_X4Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.698 r  U1/s_CNT_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.698    U1/s_CNT_reg[52]_i_1_n_0
    SLICE_X4Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.812 r  U1/s_CNT_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.812    U1/s_CNT_reg[56]_i_1_n_0
    SLICE_X4Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.926 r  U1/s_CNT_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.926    U1/s_CNT_reg[60]_i_1_n_0
    SLICE_X4Y122         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.040 r  U1/s_CNT_reg[64]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.040    U1/s_CNT_reg[64]_i_1_n_0
    SLICE_X4Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.154 r  U1/s_CNT_reg[68]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.154    U1/s_CNT_reg[68]_i_1_n_0
    SLICE_X4Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.268 r  U1/s_CNT_reg[72]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.277    U1/s_CNT_reg[72]_i_1_n_0
    SLICE_X4Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.391 r  U1/s_CNT_reg[76]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.391    U1/s_CNT_reg[76]_i_1_n_0
    SLICE_X4Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.505 r  U1/s_CNT_reg[80]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.505    U1/s_CNT_reg[80]_i_1_n_0
    SLICE_X4Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.619 r  U1/s_CNT_reg[84]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.619    U1/s_CNT_reg[84]_i_1_n_0
    SLICE_X4Y128         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.733 r  U1/s_CNT_reg[88]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.733    U1/s_CNT_reg[88]_i_1_n_0
    SLICE_X4Y129         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.847 r  U1/s_CNT_reg[92]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.847    U1/s_CNT_reg[92]_i_1_n_0
    SLICE_X4Y130         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.961 r  U1/s_CNT_reg[96]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.961    U1/s_CNT_reg[96]_i_1_n_0
    SLICE_X4Y131         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.075 r  U1/s_CNT_reg[100]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.075    U1/s_CNT_reg[100]_i_1_n_0
    SLICE_X4Y132         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.189 r  U1/s_CNT_reg[104]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.189    U1/s_CNT_reg[104]_i_1_n_0
    SLICE_X4Y133         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.303 r  U1/s_CNT_reg[108]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.303    U1/s_CNT_reg[108]_i_1_n_0
    SLICE_X4Y134         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.417 r  U1/s_CNT_reg[112]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.417    U1/s_CNT_reg[112]_i_1_n_0
    SLICE_X4Y135         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.751 r  U1/s_CNT_reg[116]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.751    U1/s_CNT_reg[116]_i_1_n_6
    SLICE_X4Y135         FDCE                                         r  U1/s_CNT_reg[117]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    R4                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk100_IBUF_BUFG_inst/O
                         net (fo=403, routed)         1.726    15.226    U1/clk100_IBUF_BUFG
    SLICE_X4Y135         FDCE                                         r  U1/s_CNT_reg[117]/C
                         clock pessimism              0.265    15.491    
                         clock uncertainty           -0.035    15.456    
    SLICE_X4Y135         FDCE (Setup_fdce_C_D)        0.062    15.518    U1/s_CNT_reg[117]
  -------------------------------------------------------------------
                         required time                         15.518    
                         arrival time                         -10.751    
  -------------------------------------------------------------------
                         slack                                  4.767    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 U2/s_WDATAa_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/U1/ram_reg_0/DIBDI[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.141ns (57.072%)  route 0.106ns (42.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.120ns
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk100_IBUF_BUFG_inst/O
                         net (fo=403, routed)         0.615     1.560    U2/clk100_IBUF_BUFG
    SLICE_X9Y126         FDCE                                         r  U2/s_WDATAa_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y126         FDCE (Prop_fdce_C_Q)         0.141     1.701 r  U2/s_WDATAa_reg[14]/Q
                         net (fo=1, routed)           0.106     1.807    U2/U1/ram_reg_0_1[10]
    RAMB36_X0Y25         RAMB36E1                                     r  U2/U1/ram_reg_0/DIBDI[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk100_IBUF_BUFG_inst/O
                         net (fo=403, routed)         0.926     2.120    U2/U1/clk100_IBUF_BUFG
    RAMB36_X0Y25         RAMB36E1                                     r  U2/U1/ram_reg_0/CLKBWRCLK
                         clock pessimism             -0.504     1.615    
    RAMB36_X0Y25         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[14])
                                                      0.155     1.770    U2/U1/ram_reg_0
  -------------------------------------------------------------------
                         required time                         -1.770    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 U2/s_WDATAa_reg[59]/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/U1/ram_reg_1/DIBDI[23]
                            (rising edge-triggered cell RAMB36E1 clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.141ns (46.394%)  route 0.163ns (53.606%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk100_IBUF_BUFG_inst/O
                         net (fo=403, routed)         0.618     1.563    U2/clk100_IBUF_BUFG
    SLICE_X9Y120         FDCE                                         r  U2/s_WDATAa_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y120         FDCE (Prop_fdce_C_Q)         0.141     1.704 r  U2/s_WDATAa_reg[59]/Q
                         net (fo=1, routed)           0.163     1.867    U2/U1/DIBDI[17]
    RAMB36_X0Y23         RAMB36E1                                     r  U2/U1/ram_reg_1/DIBDI[23]
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk100_IBUF_BUFG_inst/O
                         net (fo=403, routed)         0.934     2.128    U2/U1/clk100_IBUF_BUFG
    RAMB36_X0Y23         RAMB36E1                                     r  U2/U1/ram_reg_1/CLKBWRCLK
                         clock pessimism             -0.504     1.623    
    RAMB36_X0Y23         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[23])
                                                      0.155     1.778    U2/U1/ram_reg_1
  -------------------------------------------------------------------
                         required time                         -1.778    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 U2/s_ADDRa_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/U1/ram_reg_1/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.164ns (49.451%)  route 0.168ns (50.549%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk100_IBUF_BUFG_inst/O
                         net (fo=403, routed)         0.620     1.565    U2/clk100_IBUF_BUFG
    SLICE_X8Y118         FDCE                                         r  U2/s_ADDRa_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y118         FDCE (Prop_fdce_C_Q)         0.164     1.729 r  U2/s_ADDRa_reg[2]/Q
                         net (fo=2, routed)           0.168     1.896    U2/U1/ram_reg_0_0[0]
    RAMB36_X0Y23         RAMB36E1                                     r  U2/U1/ram_reg_1/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk100_IBUF_BUFG_inst/O
                         net (fo=403, routed)         0.934     2.128    U2/U1/clk100_IBUF_BUFG
    RAMB36_X0Y23         RAMB36E1                                     r  U2/U1/ram_reg_1/CLKBWRCLK
                         clock pessimism             -0.504     1.623    
    RAMB36_X0Y23         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183     1.806    U2/U1/ram_reg_1
  -------------------------------------------------------------------
                         required time                         -1.806    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 U2/s_WDATAa_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/U1/ram_reg_0/DIBDI[30]
                            (rising edge-triggered cell RAMB36E1 clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.141ns (43.203%)  route 0.185ns (56.797%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.120ns
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk100_IBUF_BUFG_inst/O
                         net (fo=403, routed)         0.615     1.560    U2/clk100_IBUF_BUFG
    SLICE_X11Y126        FDCE                                         r  U2/s_WDATAa_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y126        FDCE (Prop_fdce_C_Q)         0.141     1.701 r  U2/s_WDATAa_reg[30]/Q
                         net (fo=1, routed)           0.185     1.886    U2/U1/ram_reg_0_1[22]
    RAMB36_X0Y25         RAMB36E1                                     r  U2/U1/ram_reg_0/DIBDI[30]
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk100_IBUF_BUFG_inst/O
                         net (fo=403, routed)         0.926     2.120    U2/U1/clk100_IBUF_BUFG
    RAMB36_X0Y25         RAMB36E1                                     r  U2/U1/ram_reg_0/CLKBWRCLK
                         clock pessimism             -0.482     1.637    
    RAMB36_X0Y25         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[30])
                                                      0.155     1.792    U2/U1/ram_reg_0
  -------------------------------------------------------------------
                         required time                         -1.792    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 U2/s_ADDRb_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/U1/ram_reg_1/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.197%)  route 0.193ns (57.803%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.126ns
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk100_IBUF_BUFG_inst/O
                         net (fo=403, routed)         0.620     1.565    U2/clk100_IBUF_BUFG
    SLICE_X9Y118         FDCE                                         r  U2/s_ADDRb_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y118         FDCE (Prop_fdce_C_Q)         0.141     1.706 r  U2/s_ADDRb_reg[0]/Q
                         net (fo=8, routed)           0.193     1.899    U2/U1/Q[0]
    RAMB36_X0Y23         RAMB36E1                                     r  U2/U1/ram_reg_1/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk100_IBUF_BUFG_inst/O
                         net (fo=403, routed)         0.932     2.126    U2/U1/clk100_IBUF_BUFG
    RAMB36_X0Y23         RAMB36E1                                     r  U2/U1/ram_reg_1/CLKARDCLK
                         clock pessimism             -0.504     1.621    
    RAMB36_X0Y23         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     1.804    U2/U1/ram_reg_1
  -------------------------------------------------------------------
                         required time                         -1.804    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 U2/s_WDATAa_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/U1/ram_reg_0/DIBDI[26]
                            (rising edge-triggered cell RAMB36E1 clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.141ns (46.086%)  route 0.165ns (53.914%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.120ns
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk100_IBUF_BUFG_inst/O
                         net (fo=403, routed)         0.615     1.560    U2/clk100_IBUF_BUFG
    SLICE_X9Y126         FDCE                                         r  U2/s_WDATAa_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y126         FDCE (Prop_fdce_C_Q)         0.141     1.701 r  U2/s_WDATAa_reg[26]/Q
                         net (fo=1, routed)           0.165     1.866    U2/U1/ram_reg_0_1[19]
    RAMB36_X0Y25         RAMB36E1                                     r  U2/U1/ram_reg_0/DIBDI[26]
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk100_IBUF_BUFG_inst/O
                         net (fo=403, routed)         0.926     2.120    U2/U1/clk100_IBUF_BUFG
    RAMB36_X0Y25         RAMB36E1                                     r  U2/U1/ram_reg_0/CLKBWRCLK
                         clock pessimism             -0.504     1.615    
    RAMB36_X0Y25         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[26])
                                                      0.155     1.770    U2/U1/ram_reg_0
  -------------------------------------------------------------------
                         required time                         -1.770    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 U2/s_WDATAa_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/U1/ram_reg_0/DIBDI[28]
                            (rising edge-triggered cell RAMB36E1 clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.141ns (46.086%)  route 0.165ns (53.914%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.120ns
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk100_IBUF_BUFG_inst/O
                         net (fo=403, routed)         0.615     1.560    U2/clk100_IBUF_BUFG
    SLICE_X9Y126         FDCE                                         r  U2/s_WDATAa_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y126         FDCE (Prop_fdce_C_Q)         0.141     1.701 r  U2/s_WDATAa_reg[28]/Q
                         net (fo=1, routed)           0.165     1.866    U2/U1/ram_reg_0_1[21]
    RAMB36_X0Y25         RAMB36E1                                     r  U2/U1/ram_reg_0/DIBDI[28]
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk100_IBUF_BUFG_inst/O
                         net (fo=403, routed)         0.926     2.120    U2/U1/clk100_IBUF_BUFG
    RAMB36_X0Y25         RAMB36E1                                     r  U2/U1/ram_reg_0/CLKBWRCLK
                         clock pessimism             -0.504     1.615    
    RAMB36_X0Y25         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[28])
                                                      0.155     1.770    U2/U1/ram_reg_0
  -------------------------------------------------------------------
                         required time                         -1.770    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 U2/s_WDATAa_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/U1/ram_reg_0/DIBDI[18]
                            (rising edge-triggered cell RAMB36E1 clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.141ns (41.476%)  route 0.199ns (58.524%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.120ns
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk100_IBUF_BUFG_inst/O
                         net (fo=403, routed)         0.615     1.560    U2/clk100_IBUF_BUFG
    SLICE_X11Y123        FDCE                                         r  U2/s_WDATAa_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y123        FDCE (Prop_fdce_C_Q)         0.141     1.701 r  U2/s_WDATAa_reg[18]/Q
                         net (fo=1, routed)           0.199     1.900    U2/U1/ram_reg_0_1[13]
    RAMB36_X0Y25         RAMB36E1                                     r  U2/U1/ram_reg_0/DIBDI[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk100_IBUF_BUFG_inst/O
                         net (fo=403, routed)         0.926     2.120    U2/U1/clk100_IBUF_BUFG
    RAMB36_X0Y25         RAMB36E1                                     r  U2/U1/ram_reg_0/CLKBWRCLK
                         clock pessimism             -0.482     1.637    
    RAMB36_X0Y25         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[18])
                                                      0.155     1.792    U2/U1/ram_reg_0
  -------------------------------------------------------------------
                         required time                         -1.792    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 U2/U2/MSG_BUFFER/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/U2/MSG_BUFFER/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.536%)  route 0.056ns (28.464%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.110ns
    Source Clock Delay      (SCD):    1.590ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk100_IBUF_BUFG_inst/O
                         net (fo=403, routed)         0.645     1.590    U2/U2/MSG_BUFFER/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X3Y121         FDRE                                         r  U2/U2/MSG_BUFFER/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y121         FDRE (Prop_fdre_C_Q)         0.141     1.731 r  U2/U2/MSG_BUFFER/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.056     1.787    U2/U2/MSG_BUFFER/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X2Y121         FDRE                                         r  U2/U2/MSG_BUFFER/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk100_IBUF_BUFG_inst/O
                         net (fo=403, routed)         0.917     2.110    U2/U2/MSG_BUFFER/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X2Y121         FDRE                                         r  U2/U2/MSG_BUFFER/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
                         clock pessimism             -0.507     1.603    
    SLICE_X2Y121         FDRE (Hold_fdre_C_D)         0.075     1.678    U2/U2/MSG_BUFFER/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         -1.678    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 U2/s_WDATAb_reg[57]/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/U1/ram_reg_1/DIADI[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.363%)  route 0.184ns (56.637%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.126ns
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk100_IBUF_BUFG_inst/O
                         net (fo=403, routed)         0.617     1.562    U2/clk100_IBUF_BUFG
    SLICE_X9Y121         FDCE                                         r  U2/s_WDATAb_reg[57]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y121         FDCE (Prop_fdce_C_Q)         0.141     1.703 r  U2/s_WDATAb_reg[57]/Q
                         net (fo=8, routed)           0.184     1.887    U2/U1/i_WDATAb[2]
    RAMB36_X0Y23         RAMB36E1                                     r  U2/U1/ram_reg_1/DIADI[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk100_IBUF_BUFG_inst/O
                         net (fo=403, routed)         0.932     2.126    U2/U1/clk100_IBUF_BUFG
    RAMB36_X0Y23         RAMB36E1                                     r  U2/U1/ram_reg_1/CLKARDCLK
                         clock pessimism             -0.504     1.621    
    RAMB36_X0Y23         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[13])
                                                      0.155     1.776    U2/U1/ram_reg_1
  -------------------------------------------------------------------
                         required time                         -1.776    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.111    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y23   U2/U1/ram_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y23   U2/U1/ram_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y25   U2/U1/ram_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y25   U2/U1/ram_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y24   U2/U2/MSG_BUFFER/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y24   U2/U2/MSG_BUFFER/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk100_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X4Y106   U1/s_CNT_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X4Y131   U1/s_CNT_reg[100]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X4Y131   U1/s_CNT_reg[101]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X9Y120   U2/s_ADDRa_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X9Y120   U2/s_ADDRa_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X10Y120  U2/s_timer1_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X10Y120  U2/s_timer1_reg[5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X10Y120  U2/s_timer1_reg[6]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X10Y120  U2/s_timer1_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y120   U2/s_timer_reg_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y120   U2/s_timer_reg_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y120   U2/s_timer_reg_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y120   U2/s_timer_reg_reg[8]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y106   U1/s_CNT_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y131   U1/s_CNT_reg[100]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y131   U1/s_CNT_reg[101]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y131   U1/s_CNT_reg[102]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y131   U1/s_CNT_reg[103]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y132   U1/s_CNT_reg[104]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y132   U1/s_CNT_reg[105]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y132   U1/s_CNT_reg[106]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y106   U1/s_CNT_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y115   U1/s_CNT_reg[36]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk100
  To Clock:  clk100

Setup :            0  Failing Endpoints,  Worst Slack        8.288ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.487ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.288ns  (required time - arrival time)
  Source:                 U2/U2/MSG_BUFFER/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/U2/MSG_BUFFER/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.ram_almost_full_i_reg/PRE
                            (recovery check against rising-edge clock clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        1.112ns  (logic 0.478ns (42.986%)  route 0.634ns (57.014%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.218ns = ( 15.218 - 10.000 ) 
    Source Clock Delay      (SCD):    5.518ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk100_IBUF_BUFG_inst/O
                         net (fo=403, routed)         1.833     5.518    U2/U2/MSG_BUFFER/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X6Y122         FDPE                                         r  U2/U2/MSG_BUFFER/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y122         FDPE (Prop_fdpe_C_Q)         0.478     5.996 f  U2/U2/MSG_BUFFER/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=4, routed)           0.634     6.630    U2/U2/MSG_BUFFER/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.ram_almost_full_i_reg_0
    SLICE_X3Y122         FDPE                                         f  U2/U2/MSG_BUFFER/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.ram_almost_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    R4                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk100_IBUF_BUFG_inst/O
                         net (fo=403, routed)         1.718    15.218    U2/U2/MSG_BUFFER/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X3Y122         FDPE                                         r  U2/U2/MSG_BUFFER/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.ram_almost_full_i_reg/C
                         clock pessimism              0.265    15.483    
                         clock uncertainty           -0.035    15.448    
    SLICE_X3Y122         FDPE (Recov_fdpe_C_PRE)     -0.530    14.918    U2/U2/MSG_BUFFER/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.ram_almost_full_i_reg
  -------------------------------------------------------------------
                         required time                         14.918    
                         arrival time                          -6.630    
  -------------------------------------------------------------------
                         slack                                  8.288    

Slack (MET) :             8.288ns  (required time - arrival time)
  Source:                 U2/U2/MSG_BUFFER/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/U2/MSG_BUFFER/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (recovery check against rising-edge clock clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        1.112ns  (logic 0.478ns (42.986%)  route 0.634ns (57.014%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.218ns = ( 15.218 - 10.000 ) 
    Source Clock Delay      (SCD):    5.518ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk100_IBUF_BUFG_inst/O
                         net (fo=403, routed)         1.833     5.518    U2/U2/MSG_BUFFER/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X6Y122         FDPE                                         r  U2/U2/MSG_BUFFER/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y122         FDPE (Prop_fdpe_C_Q)         0.478     5.996 f  U2/U2/MSG_BUFFER/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=4, routed)           0.634     6.630    U2/U2/MSG_BUFFER/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.ram_almost_full_i_reg_0
    SLICE_X3Y122         FDPE                                         f  U2/U2/MSG_BUFFER/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    R4                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk100_IBUF_BUFG_inst/O
                         net (fo=403, routed)         1.718    15.218    U2/U2/MSG_BUFFER/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X3Y122         FDPE                                         r  U2/U2/MSG_BUFFER/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.265    15.483    
                         clock uncertainty           -0.035    15.448    
    SLICE_X3Y122         FDPE (Recov_fdpe_C_PRE)     -0.530    14.918    U2/U2/MSG_BUFFER/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         14.918    
                         arrival time                          -6.630    
  -------------------------------------------------------------------
                         slack                                  8.288    

Slack (MET) :             8.288ns  (required time - arrival time)
  Source:                 U2/U2/MSG_BUFFER/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/U2/MSG_BUFFER/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (recovery check against rising-edge clock clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        1.112ns  (logic 0.478ns (42.986%)  route 0.634ns (57.014%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.218ns = ( 15.218 - 10.000 ) 
    Source Clock Delay      (SCD):    5.518ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk100_IBUF_BUFG_inst/O
                         net (fo=403, routed)         1.833     5.518    U2/U2/MSG_BUFFER/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X6Y122         FDPE                                         r  U2/U2/MSG_BUFFER/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y122         FDPE (Prop_fdpe_C_Q)         0.478     5.996 f  U2/U2/MSG_BUFFER/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=4, routed)           0.634     6.630    U2/U2/MSG_BUFFER/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.ram_almost_full_i_reg_0
    SLICE_X3Y122         FDPE                                         f  U2/U2/MSG_BUFFER/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    R4                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk100_IBUF_BUFG_inst/O
                         net (fo=403, routed)         1.718    15.218    U2/U2/MSG_BUFFER/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X3Y122         FDPE                                         r  U2/U2/MSG_BUFFER/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.265    15.483    
                         clock uncertainty           -0.035    15.448    
    SLICE_X3Y122         FDPE (Recov_fdpe_C_PRE)     -0.530    14.918    U2/U2/MSG_BUFFER/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         14.918    
                         arrival time                          -6.630    
  -------------------------------------------------------------------
                         slack                                  8.288    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.487ns  (arrival time - required time)
  Source:                 U2/U2/MSG_BUFFER/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/U2/MSG_BUFFER/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.ram_almost_full_i_reg/PRE
                            (removal check against rising-edge clock clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.148ns (39.259%)  route 0.229ns (60.741%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.109ns
    Source Clock Delay      (SCD):    1.589ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk100_IBUF_BUFG_inst/O
                         net (fo=403, routed)         0.644     1.589    U2/U2/MSG_BUFFER/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X6Y122         FDPE                                         r  U2/U2/MSG_BUFFER/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y122         FDPE (Prop_fdpe_C_Q)         0.148     1.737 f  U2/U2/MSG_BUFFER/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=4, routed)           0.229     1.966    U2/U2/MSG_BUFFER/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.ram_almost_full_i_reg_0
    SLICE_X3Y122         FDPE                                         f  U2/U2/MSG_BUFFER/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.ram_almost_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk100_IBUF_BUFG_inst/O
                         net (fo=403, routed)         0.916     2.109    U2/U2/MSG_BUFFER/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X3Y122         FDPE                                         r  U2/U2/MSG_BUFFER/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.ram_almost_full_i_reg/C
                         clock pessimism             -0.482     1.627    
    SLICE_X3Y122         FDPE (Remov_fdpe_C_PRE)     -0.148     1.479    U2/U2/MSG_BUFFER/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.ram_almost_full_i_reg
  -------------------------------------------------------------------
                         required time                         -1.479    
                         arrival time                           1.966    
  -------------------------------------------------------------------
                         slack                                  0.487    

Slack (MET) :             0.487ns  (arrival time - required time)
  Source:                 U2/U2/MSG_BUFFER/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/U2/MSG_BUFFER/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.148ns (39.259%)  route 0.229ns (60.741%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.109ns
    Source Clock Delay      (SCD):    1.589ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk100_IBUF_BUFG_inst/O
                         net (fo=403, routed)         0.644     1.589    U2/U2/MSG_BUFFER/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X6Y122         FDPE                                         r  U2/U2/MSG_BUFFER/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y122         FDPE (Prop_fdpe_C_Q)         0.148     1.737 f  U2/U2/MSG_BUFFER/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=4, routed)           0.229     1.966    U2/U2/MSG_BUFFER/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.ram_almost_full_i_reg_0
    SLICE_X3Y122         FDPE                                         f  U2/U2/MSG_BUFFER/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk100_IBUF_BUFG_inst/O
                         net (fo=403, routed)         0.916     2.109    U2/U2/MSG_BUFFER/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X3Y122         FDPE                                         r  U2/U2/MSG_BUFFER/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.482     1.627    
    SLICE_X3Y122         FDPE (Remov_fdpe_C_PRE)     -0.148     1.479    U2/U2/MSG_BUFFER/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.479    
                         arrival time                           1.966    
  -------------------------------------------------------------------
                         slack                                  0.487    

Slack (MET) :             0.487ns  (arrival time - required time)
  Source:                 U2/U2/MSG_BUFFER/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/U2/MSG_BUFFER/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.148ns (39.259%)  route 0.229ns (60.741%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.109ns
    Source Clock Delay      (SCD):    1.589ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk100_IBUF_BUFG_inst/O
                         net (fo=403, routed)         0.644     1.589    U2/U2/MSG_BUFFER/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X6Y122         FDPE                                         r  U2/U2/MSG_BUFFER/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y122         FDPE (Prop_fdpe_C_Q)         0.148     1.737 f  U2/U2/MSG_BUFFER/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=4, routed)           0.229     1.966    U2/U2/MSG_BUFFER/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.ram_almost_full_i_reg_0
    SLICE_X3Y122         FDPE                                         f  U2/U2/MSG_BUFFER/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk100_IBUF_BUFG_inst/O
                         net (fo=403, routed)         0.916     2.109    U2/U2/MSG_BUFFER/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X3Y122         FDPE                                         r  U2/U2/MSG_BUFFER/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism             -0.482     1.627    
    SLICE_X3Y122         FDPE (Remov_fdpe_C_PRE)     -0.148     1.479    U2/U2/MSG_BUFFER/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -1.479    
                         arrival time                           1.966    
  -------------------------------------------------------------------
                         slack                                  0.487    





