- ğŸ‘‹ Hi, Iâ€™m John Bagshaw - hardware design and software development expert
- ğŸ‘€ Iâ€™m interested in FPGA/SoC designs, C++, Python, Verilog, SystemVerilog, UVM, ML/AI/Data Science and chatbots
- ğŸŒ± I currently have over 6 years of experience in the aforementioned domains
- ğŸ’ï¸ Iâ€™m looking to collaborate on related projects
- ğŸ“« How to reach me: johnbagshaw007@gmail.com and https://www.linkedin.com/in/jotshaw/

<!---
johnbagshaw007/johnbagshaw007 is a âœ¨ special âœ¨ repository because its `README.md` (this file) appears on your GitHub profile.
You can click the Preview link to take a look at your changes.
--->
