$date
	Tue Jul 22 13:45:16 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module ai_MMU_16x16_tb $end
$var wire 1 ! done $end
$var integer 32 " cycle_count [31:0] $end
$var integer 32 # mac_count [31:0] $end
$scope module uut $end
$var wire 1 $ clk $end
$var wire 1 % rst $end
$var parameter 32 & N $end
$var parameter 32 ' N1 $end
$var parameter 32 ( N2 $end
$var parameter 32 ) N3 $end
$var parameter 32 * N4 $end
$var reg 1 + done $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b10000000000 *
b10000000 )
b100000 (
b1 '
b10000 &
$end
#0
$dumpvars
x+
z%
z$
bx #
bx "
z!
$end
