Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Sat Dec 17 14:20:02 2022
| Host         : Omen-17 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (102)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (20)
5. checking no_input_delay (6)
6. checking no_output_delay (14)
7. checking multiple_clock (7332)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (102)
--------------------------
 There are 10 register/latch pins with no clock driven by root clock pin: iRst (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/num_capture_4bit_0/inst/rCurrAddrVert_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/num_capture_4bit_0/inst/rCurrAddrVert_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/num_capture_4bit_0/inst/rCurrAddrVert_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/num_capture_4bit_0/inst/rCurrAddrVert_reg[3]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[0]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[2]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[3]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (20)
-------------------------------------------------
 There are 20 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (7332)
---------------------------------
 There are 7332 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     21.514        0.000                      0                 7424        0.049        0.000                      0                 7424        2.000        0.000                       0                  7338  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                              Waveform(ns)         Period(ns)      Frequency(MHz)
-----                              ------------         ----------      --------------
iClk                               {0.000 4.000}        8.000           125.000         
  clk_out1_design_1_clk_wiz_0_0    {0.000 20.000}       40.000          25.000          
  clkfbout_design_1_clk_wiz_0_0    {0.000 20.000}       40.000          25.000          
sys_clk_pin                        {0.000 4.000}        8.000           125.000         
  clk_out1_design_1_clk_wiz_0_0_1  {0.000 20.000}       40.000          25.000          
  clkfbout_design_1_clk_wiz_0_0_1  {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
iClk                                                                                                                                                                                 2.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0         21.514        0.000                      0                 7424        0.209        0.000                      0                 7424       19.500        0.000                       0                  7334  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                     37.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                          2.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0_1       21.527        0.000                      0                 7424        0.209        0.000                      0                 7424       19.500        0.000                       0                  7334  
  clkfbout_design_1_clk_wiz_0_0_1                                                                                                                                                   37.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                       To Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                       --------                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_design_1_clk_wiz_0_0_1  clk_out1_design_1_clk_wiz_0_0         21.514        0.000                      0                 7424        0.049        0.000                      0                 7424  
clk_out1_design_1_clk_wiz_0_0    clk_out1_design_1_clk_wiz_0_0_1       21.514        0.000                      0                 7424        0.049        0.000                      0                 7424  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  iClk
  To Clock:  iClk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         iClk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { iClk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       21.514ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.209ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             21.514ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[525][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        18.309ns  (logic 1.313ns (7.171%)  route 16.996ns (92.829%))
  Logic Levels:           3  (CARRY4=1 LUT4=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 38.452 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.932ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        1.784    -0.932    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X96Y26         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y26         FDRE (Prop_fdre_C_Q)         0.518    -0.414 r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[2]/Q
                         net (fo=6, routed)           0.458     0.043    design_1_i/num_capture_4bit_0/inst/A[2]
    SLICE_X94Y27         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.376     0.419 f  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0/O[0]
                         net (fo=341, routed)        10.881    11.300    design_1_i/ScreenBufferMem_0/inst/iAddrB[2]
    SLICE_X65Y53         LUT4 (Prop_lut4_I3_O)        0.295    11.595 f  design_1_i/ScreenBufferMem_0/inst/rMem[333][11]_i_2/O
                         net (fo=48, routed)          5.657    17.252    design_1_i/ScreenBufferMem_0/inst/rMem[333][11]_i_2_n_0
    SLICE_X101Y36        LUT4 (Prop_lut4_I0_O)        0.124    17.376 r  design_1_i/ScreenBufferMem_0/inst/rMem[525][2]_i_1/O
                         net (fo=1, routed)           0.000    17.376    design_1_i/ScreenBufferMem_0/inst/rMem[525][2]_i_1_n_0
    SLICE_X101Y36        FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[525][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        1.620    38.452    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X101Y36        FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[525][2]/C
                         clock pessimism              0.567    39.019    
                         clock uncertainty           -0.160    38.858    
    SLICE_X101Y36        FDRE (Setup_fdre_C_D)        0.032    38.890    design_1_i/ScreenBufferMem_0/inst/rMem_reg[525][2]
  -------------------------------------------------------------------
                         required time                         38.890    
                         arrival time                         -17.376    
  -------------------------------------------------------------------
                         slack                                 21.514    

Slack (MET) :             21.939ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[485][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        17.691ns  (logic 1.426ns (8.061%)  route 16.265ns (91.939%))
  Logic Levels:           5  (CARRY4=1 LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.627ns = ( 38.373 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.934ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        1.782    -0.934    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X96Y25         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y25         FDRE (Prop_fdre_C_Q)         0.518    -0.416 r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[3]/Q
                         net (fo=7, routed)           0.669     0.253    design_1_i/num_capture_4bit_0/inst/A[3]
    SLICE_X94Y27         LUT2 (Prop_lut2_I1_O)        0.124     0.377 r  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     0.377    design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0_i_3_n_0
    SLICE_X94Y27         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     0.607 r  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0/O[1]
                         net (fo=231, routed)         9.236     9.843    design_1_i/ScreenBufferMem_0/inst/iAddrB[3]
    SLICE_X50Y17         LUT2 (Prop_lut2_I1_O)        0.306    10.149 r  design_1_i/ScreenBufferMem_0/inst/rMem[597][11]_i_3/O
                         net (fo=27, routed)          4.730    14.879    design_1_i/ScreenBufferMem_0/inst/rMem[597][11]_i_3_n_0
    SLICE_X49Y49         LUT6 (Prop_lut6_I0_O)        0.124    15.003 f  design_1_i/ScreenBufferMem_0/inst/rMem[485][11]_i_2/O
                         net (fo=12, routed)          1.629    16.633    design_1_i/ScreenBufferMem_0/inst/rMem[485][11]_i_2_n_0
    SLICE_X65Y51         LUT3 (Prop_lut3_I1_O)        0.124    16.757 r  design_1_i/ScreenBufferMem_0/inst/rMem[485][4]_i_1/O
                         net (fo=1, routed)           0.000    16.757    design_1_i/ScreenBufferMem_0/inst/rMem[485][4]_i_1_n_0
    SLICE_X65Y51         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[485][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        1.542    38.373    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X65Y51         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[485][4]/C
                         clock pessimism              0.452    38.825    
                         clock uncertainty           -0.160    38.665    
    SLICE_X65Y51         FDRE (Setup_fdre_C_D)        0.031    38.696    design_1_i/ScreenBufferMem_0/inst/rMem_reg[485][4]
  -------------------------------------------------------------------
                         required time                         38.696    
                         arrival time                         -16.757    
  -------------------------------------------------------------------
                         slack                                 21.939    

Slack (MET) :             21.964ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[525][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        17.855ns  (logic 1.313ns (7.354%)  route 16.542ns (92.646%))
  Logic Levels:           3  (CARRY4=1 LUT4=2)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 38.450 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.932ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        1.784    -0.932    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X96Y26         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y26         FDRE (Prop_fdre_C_Q)         0.518    -0.414 r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[2]/Q
                         net (fo=6, routed)           0.458     0.043    design_1_i/num_capture_4bit_0/inst/A[2]
    SLICE_X94Y27         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.376     0.419 f  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0/O[0]
                         net (fo=341, routed)        10.881    11.300    design_1_i/ScreenBufferMem_0/inst/iAddrB[2]
    SLICE_X65Y53         LUT4 (Prop_lut4_I3_O)        0.295    11.595 f  design_1_i/ScreenBufferMem_0/inst/rMem[333][11]_i_2/O
                         net (fo=48, routed)          5.204    16.799    design_1_i/ScreenBufferMem_0/inst/rMem[333][11]_i_2_n_0
    SLICE_X101Y33        LUT4 (Prop_lut4_I0_O)        0.124    16.923 r  design_1_i/ScreenBufferMem_0/inst/rMem[525][1]_i_1/O
                         net (fo=1, routed)           0.000    16.923    design_1_i/ScreenBufferMem_0/inst/rMem[525][1]_i_1_n_0
    SLICE_X101Y33        FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[525][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        1.618    38.450    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X101Y33        FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[525][1]/C
                         clock pessimism              0.567    39.017    
                         clock uncertainty           -0.160    38.856    
    SLICE_X101Y33        FDRE (Setup_fdre_C_D)        0.031    38.887    design_1_i/ScreenBufferMem_0/inst/rMem_reg[525][1]
  -------------------------------------------------------------------
                         required time                         38.887    
                         arrival time                         -16.923    
  -------------------------------------------------------------------
                         slack                                 21.964    

Slack (MET) :             21.990ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[525][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        17.878ns  (logic 1.313ns (7.344%)  route 16.565ns (92.656%))
  Logic Levels:           3  (CARRY4=1 LUT4=2)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 38.451 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.932ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        1.784    -0.932    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X96Y26         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y26         FDRE (Prop_fdre_C_Q)         0.518    -0.414 r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[2]/Q
                         net (fo=6, routed)           0.458     0.043    design_1_i/num_capture_4bit_0/inst/A[2]
    SLICE_X94Y27         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.376     0.419 f  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0/O[0]
                         net (fo=341, routed)        10.881    11.300    design_1_i/ScreenBufferMem_0/inst/iAddrB[2]
    SLICE_X65Y53         LUT4 (Prop_lut4_I3_O)        0.295    11.595 f  design_1_i/ScreenBufferMem_0/inst/rMem[333][11]_i_2/O
                         net (fo=48, routed)          5.227    16.822    design_1_i/ScreenBufferMem_0/inst/rMem[333][11]_i_2_n_0
    SLICE_X98Y34         LUT4 (Prop_lut4_I0_O)        0.124    16.946 r  design_1_i/ScreenBufferMem_0/inst/rMem[525][3]_i_1/O
                         net (fo=1, routed)           0.000    16.946    design_1_i/ScreenBufferMem_0/inst/rMem[525][3]_i_1_n_0
    SLICE_X98Y34         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[525][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        1.619    38.451    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X98Y34         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[525][3]/C
                         clock pessimism              0.567    39.018    
                         clock uncertainty           -0.160    38.857    
    SLICE_X98Y34         FDRE (Setup_fdre_C_D)        0.079    38.936    design_1_i/ScreenBufferMem_0/inst/rMem_reg[525][3]
  -------------------------------------------------------------------
                         required time                         38.936    
                         arrival time                         -16.946    
  -------------------------------------------------------------------
                         slack                                 21.990    

Slack (MET) :             22.024ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[485][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        17.600ns  (logic 1.426ns (8.102%)  route 16.174ns (91.898%))
  Logic Levels:           5  (CARRY4=1 LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.631ns = ( 38.369 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.934ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        1.782    -0.934    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X96Y25         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y25         FDRE (Prop_fdre_C_Q)         0.518    -0.416 r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[3]/Q
                         net (fo=7, routed)           0.669     0.253    design_1_i/num_capture_4bit_0/inst/A[3]
    SLICE_X94Y27         LUT2 (Prop_lut2_I1_O)        0.124     0.377 r  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     0.377    design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0_i_3_n_0
    SLICE_X94Y27         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     0.607 f  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0/O[1]
                         net (fo=231, routed)         9.236     9.843    design_1_i/ScreenBufferMem_0/inst/iAddrB[3]
    SLICE_X50Y17         LUT2 (Prop_lut2_I1_O)        0.306    10.149 f  design_1_i/ScreenBufferMem_0/inst/rMem[597][11]_i_3/O
                         net (fo=27, routed)          4.730    14.879    design_1_i/ScreenBufferMem_0/inst/rMem[597][11]_i_3_n_0
    SLICE_X49Y49         LUT6 (Prop_lut6_I0_O)        0.124    15.003 r  design_1_i/ScreenBufferMem_0/inst/rMem[485][11]_i_2/O
                         net (fo=12, routed)          1.539    16.542    design_1_i/ScreenBufferMem_0/inst/rMem[485][11]_i_2_n_0
    SLICE_X57Y51         LUT4 (Prop_lut4_I2_O)        0.124    16.666 r  design_1_i/ScreenBufferMem_0/inst/rMem[485][5]_i_1/O
                         net (fo=1, routed)           0.000    16.666    design_1_i/ScreenBufferMem_0/inst/rMem[485][5]_i_1_n_0
    SLICE_X57Y51         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[485][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        1.538    38.369    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X57Y51         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[485][5]/C
                         clock pessimism              0.452    38.821    
                         clock uncertainty           -0.160    38.661    
    SLICE_X57Y51         FDRE (Setup_fdre_C_D)        0.029    38.690    design_1_i/ScreenBufferMem_0/inst/rMem_reg[485][5]
  -------------------------------------------------------------------
                         required time                         38.690    
                         arrival time                         -16.666    
  -------------------------------------------------------------------
                         slack                                 22.024    

Slack (MET) :             22.070ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[485][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        17.691ns  (logic 1.426ns (8.060%)  route 16.265ns (91.940%))
  Logic Levels:           5  (CARRY4=1 LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.610ns = ( 38.390 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.934ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        1.782    -0.934    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X96Y25         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y25         FDRE (Prop_fdre_C_Q)         0.518    -0.416 r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[3]/Q
                         net (fo=7, routed)           0.669     0.253    design_1_i/num_capture_4bit_0/inst/A[3]
    SLICE_X94Y27         LUT2 (Prop_lut2_I1_O)        0.124     0.377 r  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     0.377    design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0_i_3_n_0
    SLICE_X94Y27         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     0.607 r  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0/O[1]
                         net (fo=231, routed)         9.236     9.843    design_1_i/ScreenBufferMem_0/inst/iAddrB[3]
    SLICE_X50Y17         LUT2 (Prop_lut2_I1_O)        0.306    10.149 r  design_1_i/ScreenBufferMem_0/inst/rMem[597][11]_i_3/O
                         net (fo=27, routed)          4.730    14.879    design_1_i/ScreenBufferMem_0/inst/rMem[597][11]_i_3_n_0
    SLICE_X49Y49         LUT6 (Prop_lut6_I0_O)        0.124    15.003 f  design_1_i/ScreenBufferMem_0/inst/rMem[485][11]_i_2/O
                         net (fo=12, routed)          1.630    16.633    design_1_i/ScreenBufferMem_0/inst/rMem[485][11]_i_2_n_0
    SLICE_X65Y48         LUT3 (Prop_lut3_I1_O)        0.124    16.757 r  design_1_i/ScreenBufferMem_0/inst/rMem[485][1]_i_1/O
                         net (fo=1, routed)           0.000    16.757    design_1_i/ScreenBufferMem_0/inst/rMem[485][1]_i_1_n_0
    SLICE_X65Y48         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[485][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        1.558    38.390    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X65Y48         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[485][1]/C
                         clock pessimism              0.567    38.957    
                         clock uncertainty           -0.160    38.796    
    SLICE_X65Y48         FDRE (Setup_fdre_C_D)        0.031    38.827    design_1_i/ScreenBufferMem_0/inst/rMem_reg[485][1]
  -------------------------------------------------------------------
                         required time                         38.827    
                         arrival time                         -16.757    
  -------------------------------------------------------------------
                         slack                                 22.070    

Slack (MET) :             22.085ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[485][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        17.545ns  (logic 1.426ns (8.128%)  route 16.119ns (91.872%))
  Logic Levels:           5  (CARRY4=1 LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.628ns = ( 38.372 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.934ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        1.782    -0.934    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X96Y25         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y25         FDRE (Prop_fdre_C_Q)         0.518    -0.416 r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[3]/Q
                         net (fo=7, routed)           0.669     0.253    design_1_i/num_capture_4bit_0/inst/A[3]
    SLICE_X94Y27         LUT2 (Prop_lut2_I1_O)        0.124     0.377 r  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     0.377    design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0_i_3_n_0
    SLICE_X94Y27         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     0.607 f  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0/O[1]
                         net (fo=231, routed)         9.236     9.843    design_1_i/ScreenBufferMem_0/inst/iAddrB[3]
    SLICE_X50Y17         LUT2 (Prop_lut2_I1_O)        0.306    10.149 f  design_1_i/ScreenBufferMem_0/inst/rMem[597][11]_i_3/O
                         net (fo=27, routed)          4.730    14.879    design_1_i/ScreenBufferMem_0/inst/rMem[597][11]_i_3_n_0
    SLICE_X49Y49         LUT6 (Prop_lut6_I0_O)        0.124    15.003 r  design_1_i/ScreenBufferMem_0/inst/rMem[485][11]_i_2/O
                         net (fo=12, routed)          1.483    16.486    design_1_i/ScreenBufferMem_0/inst/rMem[485][11]_i_2_n_0
    SLICE_X60Y51         LUT4 (Prop_lut4_I2_O)        0.124    16.610 r  design_1_i/ScreenBufferMem_0/inst/rMem[485][6]_i_1/O
                         net (fo=1, routed)           0.000    16.610    design_1_i/ScreenBufferMem_0/inst/rMem[485][6]_i_1_n_0
    SLICE_X60Y51         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[485][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        1.541    38.372    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X60Y51         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[485][6]/C
                         clock pessimism              0.452    38.824    
                         clock uncertainty           -0.160    38.664    
    SLICE_X60Y51         FDRE (Setup_fdre_C_D)        0.031    38.695    design_1_i/ScreenBufferMem_0/inst/rMem_reg[485][6]
  -------------------------------------------------------------------
                         required time                         38.695    
                         arrival time                         -16.610    
  -------------------------------------------------------------------
                         slack                                 22.085    

Slack (MET) :             22.210ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[485][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        17.551ns  (logic 1.426ns (8.125%)  route 16.125ns (91.875%))
  Logic Levels:           5  (CARRY4=1 LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.610ns = ( 38.390 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.934ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        1.782    -0.934    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X96Y25         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y25         FDRE (Prop_fdre_C_Q)         0.518    -0.416 r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[3]/Q
                         net (fo=7, routed)           0.669     0.253    design_1_i/num_capture_4bit_0/inst/A[3]
    SLICE_X94Y27         LUT2 (Prop_lut2_I1_O)        0.124     0.377 r  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     0.377    design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0_i_3_n_0
    SLICE_X94Y27         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     0.607 r  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0/O[1]
                         net (fo=231, routed)         9.236     9.843    design_1_i/ScreenBufferMem_0/inst/iAddrB[3]
    SLICE_X50Y17         LUT2 (Prop_lut2_I1_O)        0.306    10.149 r  design_1_i/ScreenBufferMem_0/inst/rMem[597][11]_i_3/O
                         net (fo=27, routed)          4.730    14.879    design_1_i/ScreenBufferMem_0/inst/rMem[597][11]_i_3_n_0
    SLICE_X49Y49         LUT6 (Prop_lut6_I0_O)        0.124    15.003 f  design_1_i/ScreenBufferMem_0/inst/rMem[485][11]_i_2/O
                         net (fo=12, routed)          1.490    16.493    design_1_i/ScreenBufferMem_0/inst/rMem[485][11]_i_2_n_0
    SLICE_X65Y49         LUT3 (Prop_lut3_I1_O)        0.124    16.617 r  design_1_i/ScreenBufferMem_0/inst/rMem[485][3]_i_1/O
                         net (fo=1, routed)           0.000    16.617    design_1_i/ScreenBufferMem_0/inst/rMem[485][3]_i_1_n_0
    SLICE_X65Y49         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[485][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        1.558    38.390    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X65Y49         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[485][3]/C
                         clock pessimism              0.567    38.957    
                         clock uncertainty           -0.160    38.796    
    SLICE_X65Y49         FDRE (Setup_fdre_C_D)        0.031    38.827    design_1_i/ScreenBufferMem_0/inst/rMem_reg[485][3]
  -------------------------------------------------------------------
                         required time                         38.827    
                         arrival time                         -16.617    
  -------------------------------------------------------------------
                         slack                                 22.210    

Slack (MET) :             22.220ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[525][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        17.649ns  (logic 1.313ns (7.439%)  route 16.336ns (92.561%))
  Logic Levels:           3  (CARRY4=1 LUT4=2)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 38.450 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.932ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        1.784    -0.932    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X96Y26         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y26         FDRE (Prop_fdre_C_Q)         0.518    -0.414 r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[2]/Q
                         net (fo=6, routed)           0.458     0.043    design_1_i/num_capture_4bit_0/inst/A[2]
    SLICE_X94Y27         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.376     0.419 f  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0/O[0]
                         net (fo=341, routed)        10.881    11.300    design_1_i/ScreenBufferMem_0/inst/iAddrB[2]
    SLICE_X65Y53         LUT4 (Prop_lut4_I3_O)        0.295    11.595 f  design_1_i/ScreenBufferMem_0/inst/rMem[333][11]_i_2/O
                         net (fo=48, routed)          4.998    16.593    design_1_i/ScreenBufferMem_0/inst/rMem[333][11]_i_2_n_0
    SLICE_X100Y33        LUT4 (Prop_lut4_I0_O)        0.124    16.717 r  design_1_i/ScreenBufferMem_0/inst/rMem[525][4]_i_1/O
                         net (fo=1, routed)           0.000    16.717    design_1_i/ScreenBufferMem_0/inst/rMem[525][4]_i_1_n_0
    SLICE_X100Y33        FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[525][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        1.618    38.450    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X100Y33        FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[525][4]/C
                         clock pessimism              0.567    39.017    
                         clock uncertainty           -0.160    38.856    
    SLICE_X100Y33        FDRE (Setup_fdre_C_D)        0.081    38.937    design_1_i/ScreenBufferMem_0/inst/rMem_reg[525][4]
  -------------------------------------------------------------------
                         required time                         38.937    
                         arrival time                         -16.717    
  -------------------------------------------------------------------
                         slack                                 22.220    

Slack (MET) :             22.226ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[525][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        17.680ns  (logic 1.313ns (7.426%)  route 16.367ns (92.574%))
  Logic Levels:           3  (CARRY4=1 LUT4=2)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 38.450 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.932ns
    Clock Pessimism Removal (CPR):    0.605ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        1.784    -0.932    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X96Y26         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y26         FDRE (Prop_fdre_C_Q)         0.518    -0.414 r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[2]/Q
                         net (fo=6, routed)           0.458     0.043    design_1_i/num_capture_4bit_0/inst/A[2]
    SLICE_X94Y27         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.376     0.419 f  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0/O[0]
                         net (fo=341, routed)        10.881    11.300    design_1_i/ScreenBufferMem_0/inst/iAddrB[2]
    SLICE_X65Y53         LUT4 (Prop_lut4_I3_O)        0.295    11.595 f  design_1_i/ScreenBufferMem_0/inst/rMem[333][11]_i_2/O
                         net (fo=48, routed)          5.028    16.624    design_1_i/ScreenBufferMem_0/inst/rMem[333][11]_i_2_n_0
    SLICE_X96Y34         LUT4 (Prop_lut4_I0_O)        0.124    16.748 r  design_1_i/ScreenBufferMem_0/inst/rMem[525][0]_i_1/O
                         net (fo=1, routed)           0.000    16.748    design_1_i/ScreenBufferMem_0/inst/rMem[525][0]_i_1_n_0
    SLICE_X96Y34         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[525][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        1.618    38.450    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X96Y34         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[525][0]/C
                         clock pessimism              0.605    39.055    
                         clock uncertainty           -0.160    38.894    
    SLICE_X96Y34         FDRE (Setup_fdre_C_D)        0.079    38.973    design_1_i/ScreenBufferMem_0/inst/rMem_reg[525][0]
  -------------------------------------------------------------------
                         required time                         38.973    
                         arrival time                         -16.748    
  -------------------------------------------------------------------
                         slack                                 22.226    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[192][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[192][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.957%)  route 0.114ns (38.043%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.917ns
    Source Clock Delay      (SCD):    -0.674ns
    Clock Pessimism Removal (CPR):    -0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        0.558    -0.674    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X39Y34         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[192][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.533 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[192][8]/Q
                         net (fo=2, routed)           0.114    -0.418    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[192][8]
    SLICE_X39Y34         LUT4 (Prop_lut4_I3_O)        0.045    -0.373 r  design_1_i/ScreenBufferMem_0/inst/rMem[192][8]_i_1/O
                         net (fo=1, routed)           0.000    -0.373    design_1_i/ScreenBufferMem_0/inst/rMem[192][8]_i_1_n_0
    SLICE_X39Y34         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[192][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        0.823    -0.917    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X39Y34         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[192][8]/C
                         clock pessimism              0.243    -0.674    
    SLICE_X39Y34         FDRE (Hold_fdre_C_D)         0.091    -0.583    design_1_i/ScreenBufferMem_0/inst/rMem_reg[192][8]
  -------------------------------------------------------------------
                         required time                          0.583    
                         arrival time                          -0.373    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[544][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[544][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.957%)  route 0.114ns (38.043%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.887ns
    Source Clock Delay      (SCD):    -0.646ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        0.586    -0.646    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X87Y36         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[544][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.505 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[544][9]/Q
                         net (fo=2, routed)           0.114    -0.390    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[544][9]
    SLICE_X87Y36         LUT4 (Prop_lut4_I3_O)        0.045    -0.345 r  design_1_i/ScreenBufferMem_0/inst/rMem[544][9]_i_1/O
                         net (fo=1, routed)           0.000    -0.345    design_1_i/ScreenBufferMem_0/inst/rMem[544][9]_i_1_n_0
    SLICE_X87Y36         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[544][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        0.853    -0.887    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X87Y36         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[544][9]/C
                         clock pessimism              0.241    -0.646    
    SLICE_X87Y36         FDRE (Hold_fdre_C_D)         0.091    -0.555    design_1_i/ScreenBufferMem_0/inst/rMem_reg[544][9]
  -------------------------------------------------------------------
                         required time                          0.555    
                         arrival time                          -0.345    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[81][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[81][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.957%)  route 0.114ns (38.043%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.922ns
    Source Clock Delay      (SCD):    -0.679ns
    Clock Pessimism Removal (CPR):    -0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        0.553    -0.679    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X51Y16         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[81][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.538 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[81][8]/Q
                         net (fo=2, routed)           0.114    -0.423    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[81][8]
    SLICE_X51Y16         LUT4 (Prop_lut4_I3_O)        0.045    -0.378 r  design_1_i/ScreenBufferMem_0/inst/rMem[81][8]_i_1/O
                         net (fo=1, routed)           0.000    -0.378    design_1_i/ScreenBufferMem_0/inst/rMem[81][8]_i_1_n_0
    SLICE_X51Y16         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[81][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        0.818    -0.922    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X51Y16         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[81][8]/C
                         clock pessimism              0.243    -0.679    
    SLICE_X51Y16         FDRE (Hold_fdre_C_D)         0.091    -0.588    design_1_i/ScreenBufferMem_0/inst/rMem_reg[81][8]
  -------------------------------------------------------------------
                         required time                          0.588    
                         arrival time                          -0.378    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[102][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[102][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.784%)  route 0.115ns (38.216%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.901ns
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        0.573    -0.659    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X59Y27         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[102][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.518 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[102][8]/Q
                         net (fo=2, routed)           0.115    -0.402    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[102][8]
    SLICE_X59Y27         LUT4 (Prop_lut4_I3_O)        0.045    -0.357 r  design_1_i/ScreenBufferMem_0/inst/rMem[102][8]_i_1/O
                         net (fo=1, routed)           0.000    -0.357    design_1_i/ScreenBufferMem_0/inst/rMem[102][8]_i_1_n_0
    SLICE_X59Y27         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[102][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        0.839    -0.901    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X59Y27         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[102][8]/C
                         clock pessimism              0.242    -0.659    
    SLICE_X59Y27         FDRE (Hold_fdre_C_D)         0.091    -0.568    design_1_i/ScreenBufferMem_0/inst/rMem_reg[102][8]
  -------------------------------------------------------------------
                         required time                          0.568    
                         arrival time                          -0.357    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[125][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[125][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.344%)  route 0.117ns (38.656%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.901ns
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        0.573    -0.659    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X59Y22         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[125][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.518 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[125][2]/Q
                         net (fo=2, routed)           0.117    -0.400    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[125][2]
    SLICE_X59Y22         LUT3 (Prop_lut3_I2_O)        0.045    -0.355 r  design_1_i/ScreenBufferMem_0/inst/rMem[125][2]_i_1/O
                         net (fo=1, routed)           0.000    -0.355    design_1_i/ScreenBufferMem_0/inst/rMem[125][2]_i_1_n_0
    SLICE_X59Y22         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[125][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        0.839    -0.901    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X59Y22         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[125][2]/C
                         clock pessimism              0.242    -0.659    
    SLICE_X59Y22         FDRE (Hold_fdre_C_D)         0.092    -0.567    design_1_i/ScreenBufferMem_0/inst/rMem_reg[125][2]
  -------------------------------------------------------------------
                         required time                          0.567    
                         arrival time                          -0.355    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[597][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[597][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.344%)  route 0.117ns (38.656%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.896ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        0.578    -0.654    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X79Y27         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[597][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.513 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[597][8]/Q
                         net (fo=2, routed)           0.117    -0.395    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[597][8]
    SLICE_X79Y27         LUT4 (Prop_lut4_I3_O)        0.045    -0.350 r  design_1_i/ScreenBufferMem_0/inst/rMem[597][8]_i_1/O
                         net (fo=1, routed)           0.000    -0.350    design_1_i/ScreenBufferMem_0/inst/rMem[597][8]_i_1_n_0
    SLICE_X79Y27         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[597][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        0.844    -0.896    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X79Y27         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[597][8]/C
                         clock pessimism              0.242    -0.654    
    SLICE_X79Y27         FDRE (Hold_fdre_C_D)         0.092    -0.562    design_1_i/ScreenBufferMem_0/inst/rMem_reg[597][8]
  -------------------------------------------------------------------
                         required time                          0.562    
                         arrival time                          -0.350    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[127][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[127][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.344%)  route 0.117ns (38.656%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.900ns
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        0.573    -0.659    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X57Y21         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[127][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.518 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[127][10]/Q
                         net (fo=2, routed)           0.117    -0.400    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[127][10]
    SLICE_X57Y21         LUT4 (Prop_lut4_I3_O)        0.045    -0.355 r  design_1_i/ScreenBufferMem_0/inst/rMem[127][10]_i_1/O
                         net (fo=1, routed)           0.000    -0.355    design_1_i/ScreenBufferMem_0/inst/rMem[127][10]_i_1_n_0
    SLICE_X57Y21         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[127][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        0.840    -0.900    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X57Y21         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[127][10]/C
                         clock pessimism              0.241    -0.659    
    SLICE_X57Y21         FDRE (Hold_fdre_C_D)         0.092    -0.567    design_1_i/ScreenBufferMem_0/inst/rMem_reg[127][10]
  -------------------------------------------------------------------
                         required time                          0.567    
                         arrival time                          -0.355    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[127][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[127][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.344%)  route 0.117ns (38.656%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.898ns
    Source Clock Delay      (SCD):    -0.656ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        0.576    -0.656    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X63Y20         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[127][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.515 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[127][1]/Q
                         net (fo=2, routed)           0.117    -0.397    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[127][1]
    SLICE_X63Y20         LUT3 (Prop_lut3_I2_O)        0.045    -0.352 r  design_1_i/ScreenBufferMem_0/inst/rMem[127][1]_i_1/O
                         net (fo=1, routed)           0.000    -0.352    design_1_i/ScreenBufferMem_0/inst/rMem[127][1]_i_1_n_0
    SLICE_X63Y20         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[127][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        0.842    -0.898    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X63Y20         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[127][1]/C
                         clock pessimism              0.242    -0.656    
    SLICE_X63Y20         FDRE (Hold_fdre_C_D)         0.092    -0.564    design_1_i/ScreenBufferMem_0/inst/rMem_reg[127][1]
  -------------------------------------------------------------------
                         required time                          0.564    
                         arrival time                          -0.352    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[201][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[201][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.344%)  route 0.117ns (38.656%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.922ns
    Source Clock Delay      (SCD):    -0.679ns
    Clock Pessimism Removal (CPR):    -0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        0.553    -0.679    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X47Y29         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[201][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.538 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[201][2]/Q
                         net (fo=2, routed)           0.117    -0.420    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[201][2]
    SLICE_X47Y29         LUT3 (Prop_lut3_I2_O)        0.045    -0.375 r  design_1_i/ScreenBufferMem_0/inst/rMem[201][2]_i_1/O
                         net (fo=1, routed)           0.000    -0.375    design_1_i/ScreenBufferMem_0/inst/rMem[201][2]_i_1_n_0
    SLICE_X47Y29         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[201][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        0.818    -0.922    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X47Y29         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[201][2]/C
                         clock pessimism              0.243    -0.679    
    SLICE_X47Y29         FDRE (Hold_fdre_C_D)         0.092    -0.587    design_1_i/ScreenBufferMem_0/inst/rMem_reg[201][2]
  -------------------------------------------------------------------
                         required time                          0.587    
                         arrival time                          -0.375    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[202][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[202][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.344%)  route 0.117ns (38.656%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.918ns
    Source Clock Delay      (SCD):    -0.675ns
    Clock Pessimism Removal (CPR):    -0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        0.557    -0.675    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X43Y33         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[202][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.534 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[202][1]/Q
                         net (fo=2, routed)           0.117    -0.416    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[202][1]
    SLICE_X43Y33         LUT3 (Prop_lut3_I2_O)        0.045    -0.371 r  design_1_i/ScreenBufferMem_0/inst/rMem[202][1]_i_1/O
                         net (fo=1, routed)           0.000    -0.371    design_1_i/ScreenBufferMem_0/inst/rMem[202][1]_i_1_n_0
    SLICE_X43Y33         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[202][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        0.822    -0.918    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X43Y33         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[202][1]/C
                         clock pessimism              0.243    -0.675    
    SLICE_X43Y33         FDRE (Hold_fdre_C_D)         0.092    -0.583    design_1_i/ScreenBufferMem_0/inst/rMem_reg[202][1]
  -------------------------------------------------------------------
                         required time                          0.583    
                         arrival time                          -0.371    
  -------------------------------------------------------------------
                         slack                                  0.211    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y16   design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X63Y29     design_1_i/ScreenBufferMem_0/inst/rMem_reg[105][6]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X57Y27     design_1_i/ScreenBufferMem_0/inst/rMem_reg[105][7]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X57Y28     design_1_i/ScreenBufferMem_0/inst/rMem_reg[105][8]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X55Y28     design_1_i/ScreenBufferMem_0/inst/rMem_reg[105][9]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X54Y29     design_1_i/ScreenBufferMem_0/inst/rMem_reg[106][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X57Y30     design_1_i/ScreenBufferMem_0/inst/rMem_reg[106][10]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X60Y30     design_1_i/ScreenBufferMem_0/inst/rMem_reg[106][11]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X62Y28     design_1_i/ScreenBufferMem_0/inst/rMem_reg[106][1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X63Y29     design_1_i/ScreenBufferMem_0/inst/rMem_reg[105][6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X55Y28     design_1_i/ScreenBufferMem_0/inst/rMem_reg[105][9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X57Y31     design_1_i/ScreenBufferMem_0/inst/rMem_reg[106][2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X54Y26     design_1_i/ScreenBufferMem_0/inst/rMem_reg[106][3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X62Y31     design_1_i/ScreenBufferMem_0/inst/rMem_reg[106][5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X57Y29     design_1_i/ScreenBufferMem_0/inst/rMem_reg[106][8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X55Y28     design_1_i/ScreenBufferMem_0/inst/rMem_reg[106][9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X56Y31     design_1_i/ScreenBufferMem_0/inst/rMem_reg[107][10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X58Y31     design_1_i/ScreenBufferMem_0/inst/rMem_reg[107][11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X73Y26     design_1_i/ScreenBufferMem_0/inst/rMem_reg[186][7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X58Y43     design_1_i/ScreenBufferMem_0/inst/rMem_reg[427][11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X63Y41     design_1_i/ScreenBufferMem_0/inst/rMem_reg[427][4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X62Y43     design_1_i/ScreenBufferMem_0/inst/rMem_reg[427][6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X60Y39     design_1_i/ScreenBufferMem_0/inst/rMem_reg[427][8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X57Y43     design_1_i/ScreenBufferMem_0/inst/rMem_reg[427][9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X59Y44     design_1_i/ScreenBufferMem_0/inst/rMem_reg[428][11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X62Y43     design_1_i/ScreenBufferMem_0/inst/rMem_reg[428][6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X40Y46     design_1_i/ScreenBufferMem_0/inst/rMem_reg[507][10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X44Y46     design_1_i/ScreenBufferMem_0/inst/rMem_reg[507][11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X47Y45     design_1_i/ScreenBufferMem_0/inst/rMem_reg[507][1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17   design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { iClk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0_1
  To Clock:  clk_out1_design_1_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       21.527ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.209ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             21.527ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[525][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        18.309ns  (logic 1.313ns (7.171%)  route 16.996ns (92.829%))
  Logic Levels:           3  (CARRY4=1 LUT4=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 38.452 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.932ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        1.784    -0.932    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X96Y26         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y26         FDRE (Prop_fdre_C_Q)         0.518    -0.414 r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[2]/Q
                         net (fo=6, routed)           0.458     0.043    design_1_i/num_capture_4bit_0/inst/A[2]
    SLICE_X94Y27         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.376     0.419 f  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0/O[0]
                         net (fo=341, routed)        10.881    11.300    design_1_i/ScreenBufferMem_0/inst/iAddrB[2]
    SLICE_X65Y53         LUT4 (Prop_lut4_I3_O)        0.295    11.595 f  design_1_i/ScreenBufferMem_0/inst/rMem[333][11]_i_2/O
                         net (fo=48, routed)          5.657    17.252    design_1_i/ScreenBufferMem_0/inst/rMem[333][11]_i_2_n_0
    SLICE_X101Y36        LUT4 (Prop_lut4_I0_O)        0.124    17.376 r  design_1_i/ScreenBufferMem_0/inst/rMem[525][2]_i_1/O
                         net (fo=1, routed)           0.000    17.376    design_1_i/ScreenBufferMem_0/inst/rMem[525][2]_i_1_n_0
    SLICE_X101Y36        FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[525][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        1.620    38.452    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X101Y36        FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[525][2]/C
                         clock pessimism              0.567    39.019    
                         clock uncertainty           -0.147    38.871    
    SLICE_X101Y36        FDRE (Setup_fdre_C_D)        0.032    38.903    design_1_i/ScreenBufferMem_0/inst/rMem_reg[525][2]
  -------------------------------------------------------------------
                         required time                         38.903    
                         arrival time                         -17.376    
  -------------------------------------------------------------------
                         slack                                 21.527    

Slack (MET) :             21.952ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[485][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        17.691ns  (logic 1.426ns (8.061%)  route 16.265ns (91.939%))
  Logic Levels:           5  (CARRY4=1 LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.627ns = ( 38.373 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.934ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        1.782    -0.934    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X96Y25         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y25         FDRE (Prop_fdre_C_Q)         0.518    -0.416 r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[3]/Q
                         net (fo=7, routed)           0.669     0.253    design_1_i/num_capture_4bit_0/inst/A[3]
    SLICE_X94Y27         LUT2 (Prop_lut2_I1_O)        0.124     0.377 r  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     0.377    design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0_i_3_n_0
    SLICE_X94Y27         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     0.607 r  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0/O[1]
                         net (fo=231, routed)         9.236     9.843    design_1_i/ScreenBufferMem_0/inst/iAddrB[3]
    SLICE_X50Y17         LUT2 (Prop_lut2_I1_O)        0.306    10.149 r  design_1_i/ScreenBufferMem_0/inst/rMem[597][11]_i_3/O
                         net (fo=27, routed)          4.730    14.879    design_1_i/ScreenBufferMem_0/inst/rMem[597][11]_i_3_n_0
    SLICE_X49Y49         LUT6 (Prop_lut6_I0_O)        0.124    15.003 f  design_1_i/ScreenBufferMem_0/inst/rMem[485][11]_i_2/O
                         net (fo=12, routed)          1.629    16.633    design_1_i/ScreenBufferMem_0/inst/rMem[485][11]_i_2_n_0
    SLICE_X65Y51         LUT3 (Prop_lut3_I1_O)        0.124    16.757 r  design_1_i/ScreenBufferMem_0/inst/rMem[485][4]_i_1/O
                         net (fo=1, routed)           0.000    16.757    design_1_i/ScreenBufferMem_0/inst/rMem[485][4]_i_1_n_0
    SLICE_X65Y51         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[485][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        1.542    38.373    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X65Y51         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[485][4]/C
                         clock pessimism              0.452    38.825    
                         clock uncertainty           -0.147    38.678    
    SLICE_X65Y51         FDRE (Setup_fdre_C_D)        0.031    38.709    design_1_i/ScreenBufferMem_0/inst/rMem_reg[485][4]
  -------------------------------------------------------------------
                         required time                         38.709    
                         arrival time                         -16.757    
  -------------------------------------------------------------------
                         slack                                 21.952    

Slack (MET) :             21.977ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[525][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        17.855ns  (logic 1.313ns (7.354%)  route 16.542ns (92.646%))
  Logic Levels:           3  (CARRY4=1 LUT4=2)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 38.450 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.932ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        1.784    -0.932    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X96Y26         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y26         FDRE (Prop_fdre_C_Q)         0.518    -0.414 r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[2]/Q
                         net (fo=6, routed)           0.458     0.043    design_1_i/num_capture_4bit_0/inst/A[2]
    SLICE_X94Y27         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.376     0.419 f  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0/O[0]
                         net (fo=341, routed)        10.881    11.300    design_1_i/ScreenBufferMem_0/inst/iAddrB[2]
    SLICE_X65Y53         LUT4 (Prop_lut4_I3_O)        0.295    11.595 f  design_1_i/ScreenBufferMem_0/inst/rMem[333][11]_i_2/O
                         net (fo=48, routed)          5.204    16.799    design_1_i/ScreenBufferMem_0/inst/rMem[333][11]_i_2_n_0
    SLICE_X101Y33        LUT4 (Prop_lut4_I0_O)        0.124    16.923 r  design_1_i/ScreenBufferMem_0/inst/rMem[525][1]_i_1/O
                         net (fo=1, routed)           0.000    16.923    design_1_i/ScreenBufferMem_0/inst/rMem[525][1]_i_1_n_0
    SLICE_X101Y33        FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[525][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        1.618    38.450    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X101Y33        FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[525][1]/C
                         clock pessimism              0.567    39.017    
                         clock uncertainty           -0.147    38.869    
    SLICE_X101Y33        FDRE (Setup_fdre_C_D)        0.031    38.900    design_1_i/ScreenBufferMem_0/inst/rMem_reg[525][1]
  -------------------------------------------------------------------
                         required time                         38.900    
                         arrival time                         -16.923    
  -------------------------------------------------------------------
                         slack                                 21.977    

Slack (MET) :             22.003ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[525][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        17.878ns  (logic 1.313ns (7.344%)  route 16.565ns (92.656%))
  Logic Levels:           3  (CARRY4=1 LUT4=2)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 38.451 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.932ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        1.784    -0.932    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X96Y26         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y26         FDRE (Prop_fdre_C_Q)         0.518    -0.414 r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[2]/Q
                         net (fo=6, routed)           0.458     0.043    design_1_i/num_capture_4bit_0/inst/A[2]
    SLICE_X94Y27         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.376     0.419 f  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0/O[0]
                         net (fo=341, routed)        10.881    11.300    design_1_i/ScreenBufferMem_0/inst/iAddrB[2]
    SLICE_X65Y53         LUT4 (Prop_lut4_I3_O)        0.295    11.595 f  design_1_i/ScreenBufferMem_0/inst/rMem[333][11]_i_2/O
                         net (fo=48, routed)          5.227    16.822    design_1_i/ScreenBufferMem_0/inst/rMem[333][11]_i_2_n_0
    SLICE_X98Y34         LUT4 (Prop_lut4_I0_O)        0.124    16.946 r  design_1_i/ScreenBufferMem_0/inst/rMem[525][3]_i_1/O
                         net (fo=1, routed)           0.000    16.946    design_1_i/ScreenBufferMem_0/inst/rMem[525][3]_i_1_n_0
    SLICE_X98Y34         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[525][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        1.619    38.451    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X98Y34         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[525][3]/C
                         clock pessimism              0.567    39.018    
                         clock uncertainty           -0.147    38.870    
    SLICE_X98Y34         FDRE (Setup_fdre_C_D)        0.079    38.949    design_1_i/ScreenBufferMem_0/inst/rMem_reg[525][3]
  -------------------------------------------------------------------
                         required time                         38.949    
                         arrival time                         -16.946    
  -------------------------------------------------------------------
                         slack                                 22.003    

Slack (MET) :             22.037ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[485][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        17.600ns  (logic 1.426ns (8.102%)  route 16.174ns (91.898%))
  Logic Levels:           5  (CARRY4=1 LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.631ns = ( 38.369 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.934ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        1.782    -0.934    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X96Y25         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y25         FDRE (Prop_fdre_C_Q)         0.518    -0.416 r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[3]/Q
                         net (fo=7, routed)           0.669     0.253    design_1_i/num_capture_4bit_0/inst/A[3]
    SLICE_X94Y27         LUT2 (Prop_lut2_I1_O)        0.124     0.377 r  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     0.377    design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0_i_3_n_0
    SLICE_X94Y27         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     0.607 f  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0/O[1]
                         net (fo=231, routed)         9.236     9.843    design_1_i/ScreenBufferMem_0/inst/iAddrB[3]
    SLICE_X50Y17         LUT2 (Prop_lut2_I1_O)        0.306    10.149 f  design_1_i/ScreenBufferMem_0/inst/rMem[597][11]_i_3/O
                         net (fo=27, routed)          4.730    14.879    design_1_i/ScreenBufferMem_0/inst/rMem[597][11]_i_3_n_0
    SLICE_X49Y49         LUT6 (Prop_lut6_I0_O)        0.124    15.003 r  design_1_i/ScreenBufferMem_0/inst/rMem[485][11]_i_2/O
                         net (fo=12, routed)          1.539    16.542    design_1_i/ScreenBufferMem_0/inst/rMem[485][11]_i_2_n_0
    SLICE_X57Y51         LUT4 (Prop_lut4_I2_O)        0.124    16.666 r  design_1_i/ScreenBufferMem_0/inst/rMem[485][5]_i_1/O
                         net (fo=1, routed)           0.000    16.666    design_1_i/ScreenBufferMem_0/inst/rMem[485][5]_i_1_n_0
    SLICE_X57Y51         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[485][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        1.538    38.369    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X57Y51         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[485][5]/C
                         clock pessimism              0.452    38.821    
                         clock uncertainty           -0.147    38.674    
    SLICE_X57Y51         FDRE (Setup_fdre_C_D)        0.029    38.703    design_1_i/ScreenBufferMem_0/inst/rMem_reg[485][5]
  -------------------------------------------------------------------
                         required time                         38.703    
                         arrival time                         -16.666    
  -------------------------------------------------------------------
                         slack                                 22.037    

Slack (MET) :             22.083ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[485][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        17.691ns  (logic 1.426ns (8.060%)  route 16.265ns (91.940%))
  Logic Levels:           5  (CARRY4=1 LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.610ns = ( 38.390 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.934ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        1.782    -0.934    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X96Y25         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y25         FDRE (Prop_fdre_C_Q)         0.518    -0.416 r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[3]/Q
                         net (fo=7, routed)           0.669     0.253    design_1_i/num_capture_4bit_0/inst/A[3]
    SLICE_X94Y27         LUT2 (Prop_lut2_I1_O)        0.124     0.377 r  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     0.377    design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0_i_3_n_0
    SLICE_X94Y27         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     0.607 r  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0/O[1]
                         net (fo=231, routed)         9.236     9.843    design_1_i/ScreenBufferMem_0/inst/iAddrB[3]
    SLICE_X50Y17         LUT2 (Prop_lut2_I1_O)        0.306    10.149 r  design_1_i/ScreenBufferMem_0/inst/rMem[597][11]_i_3/O
                         net (fo=27, routed)          4.730    14.879    design_1_i/ScreenBufferMem_0/inst/rMem[597][11]_i_3_n_0
    SLICE_X49Y49         LUT6 (Prop_lut6_I0_O)        0.124    15.003 f  design_1_i/ScreenBufferMem_0/inst/rMem[485][11]_i_2/O
                         net (fo=12, routed)          1.630    16.633    design_1_i/ScreenBufferMem_0/inst/rMem[485][11]_i_2_n_0
    SLICE_X65Y48         LUT3 (Prop_lut3_I1_O)        0.124    16.757 r  design_1_i/ScreenBufferMem_0/inst/rMem[485][1]_i_1/O
                         net (fo=1, routed)           0.000    16.757    design_1_i/ScreenBufferMem_0/inst/rMem[485][1]_i_1_n_0
    SLICE_X65Y48         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[485][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        1.558    38.390    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X65Y48         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[485][1]/C
                         clock pessimism              0.567    38.957    
                         clock uncertainty           -0.147    38.809    
    SLICE_X65Y48         FDRE (Setup_fdre_C_D)        0.031    38.840    design_1_i/ScreenBufferMem_0/inst/rMem_reg[485][1]
  -------------------------------------------------------------------
                         required time                         38.840    
                         arrival time                         -16.757    
  -------------------------------------------------------------------
                         slack                                 22.083    

Slack (MET) :             22.098ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[485][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        17.545ns  (logic 1.426ns (8.128%)  route 16.119ns (91.872%))
  Logic Levels:           5  (CARRY4=1 LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.628ns = ( 38.372 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.934ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        1.782    -0.934    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X96Y25         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y25         FDRE (Prop_fdre_C_Q)         0.518    -0.416 r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[3]/Q
                         net (fo=7, routed)           0.669     0.253    design_1_i/num_capture_4bit_0/inst/A[3]
    SLICE_X94Y27         LUT2 (Prop_lut2_I1_O)        0.124     0.377 r  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     0.377    design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0_i_3_n_0
    SLICE_X94Y27         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     0.607 f  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0/O[1]
                         net (fo=231, routed)         9.236     9.843    design_1_i/ScreenBufferMem_0/inst/iAddrB[3]
    SLICE_X50Y17         LUT2 (Prop_lut2_I1_O)        0.306    10.149 f  design_1_i/ScreenBufferMem_0/inst/rMem[597][11]_i_3/O
                         net (fo=27, routed)          4.730    14.879    design_1_i/ScreenBufferMem_0/inst/rMem[597][11]_i_3_n_0
    SLICE_X49Y49         LUT6 (Prop_lut6_I0_O)        0.124    15.003 r  design_1_i/ScreenBufferMem_0/inst/rMem[485][11]_i_2/O
                         net (fo=12, routed)          1.483    16.486    design_1_i/ScreenBufferMem_0/inst/rMem[485][11]_i_2_n_0
    SLICE_X60Y51         LUT4 (Prop_lut4_I2_O)        0.124    16.610 r  design_1_i/ScreenBufferMem_0/inst/rMem[485][6]_i_1/O
                         net (fo=1, routed)           0.000    16.610    design_1_i/ScreenBufferMem_0/inst/rMem[485][6]_i_1_n_0
    SLICE_X60Y51         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[485][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        1.541    38.372    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X60Y51         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[485][6]/C
                         clock pessimism              0.452    38.824    
                         clock uncertainty           -0.147    38.677    
    SLICE_X60Y51         FDRE (Setup_fdre_C_D)        0.031    38.708    design_1_i/ScreenBufferMem_0/inst/rMem_reg[485][6]
  -------------------------------------------------------------------
                         required time                         38.708    
                         arrival time                         -16.610    
  -------------------------------------------------------------------
                         slack                                 22.098    

Slack (MET) :             22.223ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[485][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        17.551ns  (logic 1.426ns (8.125%)  route 16.125ns (91.875%))
  Logic Levels:           5  (CARRY4=1 LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.610ns = ( 38.390 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.934ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        1.782    -0.934    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X96Y25         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y25         FDRE (Prop_fdre_C_Q)         0.518    -0.416 r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[3]/Q
                         net (fo=7, routed)           0.669     0.253    design_1_i/num_capture_4bit_0/inst/A[3]
    SLICE_X94Y27         LUT2 (Prop_lut2_I1_O)        0.124     0.377 r  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     0.377    design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0_i_3_n_0
    SLICE_X94Y27         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     0.607 r  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0/O[1]
                         net (fo=231, routed)         9.236     9.843    design_1_i/ScreenBufferMem_0/inst/iAddrB[3]
    SLICE_X50Y17         LUT2 (Prop_lut2_I1_O)        0.306    10.149 r  design_1_i/ScreenBufferMem_0/inst/rMem[597][11]_i_3/O
                         net (fo=27, routed)          4.730    14.879    design_1_i/ScreenBufferMem_0/inst/rMem[597][11]_i_3_n_0
    SLICE_X49Y49         LUT6 (Prop_lut6_I0_O)        0.124    15.003 f  design_1_i/ScreenBufferMem_0/inst/rMem[485][11]_i_2/O
                         net (fo=12, routed)          1.490    16.493    design_1_i/ScreenBufferMem_0/inst/rMem[485][11]_i_2_n_0
    SLICE_X65Y49         LUT3 (Prop_lut3_I1_O)        0.124    16.617 r  design_1_i/ScreenBufferMem_0/inst/rMem[485][3]_i_1/O
                         net (fo=1, routed)           0.000    16.617    design_1_i/ScreenBufferMem_0/inst/rMem[485][3]_i_1_n_0
    SLICE_X65Y49         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[485][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        1.558    38.390    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X65Y49         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[485][3]/C
                         clock pessimism              0.567    38.957    
                         clock uncertainty           -0.147    38.809    
    SLICE_X65Y49         FDRE (Setup_fdre_C_D)        0.031    38.840    design_1_i/ScreenBufferMem_0/inst/rMem_reg[485][3]
  -------------------------------------------------------------------
                         required time                         38.840    
                         arrival time                         -16.617    
  -------------------------------------------------------------------
                         slack                                 22.223    

Slack (MET) :             22.233ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[525][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        17.649ns  (logic 1.313ns (7.439%)  route 16.336ns (92.561%))
  Logic Levels:           3  (CARRY4=1 LUT4=2)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 38.450 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.932ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        1.784    -0.932    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X96Y26         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y26         FDRE (Prop_fdre_C_Q)         0.518    -0.414 r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[2]/Q
                         net (fo=6, routed)           0.458     0.043    design_1_i/num_capture_4bit_0/inst/A[2]
    SLICE_X94Y27         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.376     0.419 f  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0/O[0]
                         net (fo=341, routed)        10.881    11.300    design_1_i/ScreenBufferMem_0/inst/iAddrB[2]
    SLICE_X65Y53         LUT4 (Prop_lut4_I3_O)        0.295    11.595 f  design_1_i/ScreenBufferMem_0/inst/rMem[333][11]_i_2/O
                         net (fo=48, routed)          4.998    16.593    design_1_i/ScreenBufferMem_0/inst/rMem[333][11]_i_2_n_0
    SLICE_X100Y33        LUT4 (Prop_lut4_I0_O)        0.124    16.717 r  design_1_i/ScreenBufferMem_0/inst/rMem[525][4]_i_1/O
                         net (fo=1, routed)           0.000    16.717    design_1_i/ScreenBufferMem_0/inst/rMem[525][4]_i_1_n_0
    SLICE_X100Y33        FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[525][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        1.618    38.450    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X100Y33        FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[525][4]/C
                         clock pessimism              0.567    39.017    
                         clock uncertainty           -0.147    38.869    
    SLICE_X100Y33        FDRE (Setup_fdre_C_D)        0.081    38.950    design_1_i/ScreenBufferMem_0/inst/rMem_reg[525][4]
  -------------------------------------------------------------------
                         required time                         38.950    
                         arrival time                         -16.717    
  -------------------------------------------------------------------
                         slack                                 22.233    

Slack (MET) :             22.239ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[525][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        17.680ns  (logic 1.313ns (7.426%)  route 16.367ns (92.574%))
  Logic Levels:           3  (CARRY4=1 LUT4=2)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 38.450 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.932ns
    Clock Pessimism Removal (CPR):    0.605ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        1.784    -0.932    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X96Y26         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y26         FDRE (Prop_fdre_C_Q)         0.518    -0.414 r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[2]/Q
                         net (fo=6, routed)           0.458     0.043    design_1_i/num_capture_4bit_0/inst/A[2]
    SLICE_X94Y27         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.376     0.419 f  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0/O[0]
                         net (fo=341, routed)        10.881    11.300    design_1_i/ScreenBufferMem_0/inst/iAddrB[2]
    SLICE_X65Y53         LUT4 (Prop_lut4_I3_O)        0.295    11.595 f  design_1_i/ScreenBufferMem_0/inst/rMem[333][11]_i_2/O
                         net (fo=48, routed)          5.028    16.624    design_1_i/ScreenBufferMem_0/inst/rMem[333][11]_i_2_n_0
    SLICE_X96Y34         LUT4 (Prop_lut4_I0_O)        0.124    16.748 r  design_1_i/ScreenBufferMem_0/inst/rMem[525][0]_i_1/O
                         net (fo=1, routed)           0.000    16.748    design_1_i/ScreenBufferMem_0/inst/rMem[525][0]_i_1_n_0
    SLICE_X96Y34         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[525][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        1.618    38.450    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X96Y34         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[525][0]/C
                         clock pessimism              0.605    39.055    
                         clock uncertainty           -0.147    38.907    
    SLICE_X96Y34         FDRE (Setup_fdre_C_D)        0.079    38.986    design_1_i/ScreenBufferMem_0/inst/rMem_reg[525][0]
  -------------------------------------------------------------------
                         required time                         38.986    
                         arrival time                         -16.748    
  -------------------------------------------------------------------
                         slack                                 22.239    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[192][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[192][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.957%)  route 0.114ns (38.043%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.917ns
    Source Clock Delay      (SCD):    -0.674ns
    Clock Pessimism Removal (CPR):    -0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        0.558    -0.674    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X39Y34         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[192][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.533 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[192][8]/Q
                         net (fo=2, routed)           0.114    -0.418    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[192][8]
    SLICE_X39Y34         LUT4 (Prop_lut4_I3_O)        0.045    -0.373 r  design_1_i/ScreenBufferMem_0/inst/rMem[192][8]_i_1/O
                         net (fo=1, routed)           0.000    -0.373    design_1_i/ScreenBufferMem_0/inst/rMem[192][8]_i_1_n_0
    SLICE_X39Y34         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[192][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        0.823    -0.917    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X39Y34         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[192][8]/C
                         clock pessimism              0.243    -0.674    
    SLICE_X39Y34         FDRE (Hold_fdre_C_D)         0.091    -0.583    design_1_i/ScreenBufferMem_0/inst/rMem_reg[192][8]
  -------------------------------------------------------------------
                         required time                          0.583    
                         arrival time                          -0.373    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[544][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[544][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.957%)  route 0.114ns (38.043%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.887ns
    Source Clock Delay      (SCD):    -0.646ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        0.586    -0.646    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X87Y36         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[544][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.505 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[544][9]/Q
                         net (fo=2, routed)           0.114    -0.390    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[544][9]
    SLICE_X87Y36         LUT4 (Prop_lut4_I3_O)        0.045    -0.345 r  design_1_i/ScreenBufferMem_0/inst/rMem[544][9]_i_1/O
                         net (fo=1, routed)           0.000    -0.345    design_1_i/ScreenBufferMem_0/inst/rMem[544][9]_i_1_n_0
    SLICE_X87Y36         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[544][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        0.853    -0.887    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X87Y36         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[544][9]/C
                         clock pessimism              0.241    -0.646    
    SLICE_X87Y36         FDRE (Hold_fdre_C_D)         0.091    -0.555    design_1_i/ScreenBufferMem_0/inst/rMem_reg[544][9]
  -------------------------------------------------------------------
                         required time                          0.555    
                         arrival time                          -0.345    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[81][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[81][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.957%)  route 0.114ns (38.043%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.922ns
    Source Clock Delay      (SCD):    -0.679ns
    Clock Pessimism Removal (CPR):    -0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        0.553    -0.679    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X51Y16         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[81][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.538 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[81][8]/Q
                         net (fo=2, routed)           0.114    -0.423    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[81][8]
    SLICE_X51Y16         LUT4 (Prop_lut4_I3_O)        0.045    -0.378 r  design_1_i/ScreenBufferMem_0/inst/rMem[81][8]_i_1/O
                         net (fo=1, routed)           0.000    -0.378    design_1_i/ScreenBufferMem_0/inst/rMem[81][8]_i_1_n_0
    SLICE_X51Y16         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[81][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        0.818    -0.922    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X51Y16         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[81][8]/C
                         clock pessimism              0.243    -0.679    
    SLICE_X51Y16         FDRE (Hold_fdre_C_D)         0.091    -0.588    design_1_i/ScreenBufferMem_0/inst/rMem_reg[81][8]
  -------------------------------------------------------------------
                         required time                          0.588    
                         arrival time                          -0.378    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[102][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[102][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.784%)  route 0.115ns (38.216%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.901ns
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        0.573    -0.659    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X59Y27         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[102][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.518 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[102][8]/Q
                         net (fo=2, routed)           0.115    -0.402    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[102][8]
    SLICE_X59Y27         LUT4 (Prop_lut4_I3_O)        0.045    -0.357 r  design_1_i/ScreenBufferMem_0/inst/rMem[102][8]_i_1/O
                         net (fo=1, routed)           0.000    -0.357    design_1_i/ScreenBufferMem_0/inst/rMem[102][8]_i_1_n_0
    SLICE_X59Y27         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[102][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        0.839    -0.901    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X59Y27         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[102][8]/C
                         clock pessimism              0.242    -0.659    
    SLICE_X59Y27         FDRE (Hold_fdre_C_D)         0.091    -0.568    design_1_i/ScreenBufferMem_0/inst/rMem_reg[102][8]
  -------------------------------------------------------------------
                         required time                          0.568    
                         arrival time                          -0.357    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[125][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[125][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.344%)  route 0.117ns (38.656%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.901ns
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        0.573    -0.659    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X59Y22         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[125][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.518 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[125][2]/Q
                         net (fo=2, routed)           0.117    -0.400    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[125][2]
    SLICE_X59Y22         LUT3 (Prop_lut3_I2_O)        0.045    -0.355 r  design_1_i/ScreenBufferMem_0/inst/rMem[125][2]_i_1/O
                         net (fo=1, routed)           0.000    -0.355    design_1_i/ScreenBufferMem_0/inst/rMem[125][2]_i_1_n_0
    SLICE_X59Y22         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[125][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        0.839    -0.901    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X59Y22         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[125][2]/C
                         clock pessimism              0.242    -0.659    
    SLICE_X59Y22         FDRE (Hold_fdre_C_D)         0.092    -0.567    design_1_i/ScreenBufferMem_0/inst/rMem_reg[125][2]
  -------------------------------------------------------------------
                         required time                          0.567    
                         arrival time                          -0.355    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[597][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[597][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.344%)  route 0.117ns (38.656%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.896ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        0.578    -0.654    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X79Y27         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[597][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.513 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[597][8]/Q
                         net (fo=2, routed)           0.117    -0.395    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[597][8]
    SLICE_X79Y27         LUT4 (Prop_lut4_I3_O)        0.045    -0.350 r  design_1_i/ScreenBufferMem_0/inst/rMem[597][8]_i_1/O
                         net (fo=1, routed)           0.000    -0.350    design_1_i/ScreenBufferMem_0/inst/rMem[597][8]_i_1_n_0
    SLICE_X79Y27         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[597][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        0.844    -0.896    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X79Y27         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[597][8]/C
                         clock pessimism              0.242    -0.654    
    SLICE_X79Y27         FDRE (Hold_fdre_C_D)         0.092    -0.562    design_1_i/ScreenBufferMem_0/inst/rMem_reg[597][8]
  -------------------------------------------------------------------
                         required time                          0.562    
                         arrival time                          -0.350    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[127][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[127][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.344%)  route 0.117ns (38.656%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.900ns
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        0.573    -0.659    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X57Y21         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[127][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.518 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[127][10]/Q
                         net (fo=2, routed)           0.117    -0.400    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[127][10]
    SLICE_X57Y21         LUT4 (Prop_lut4_I3_O)        0.045    -0.355 r  design_1_i/ScreenBufferMem_0/inst/rMem[127][10]_i_1/O
                         net (fo=1, routed)           0.000    -0.355    design_1_i/ScreenBufferMem_0/inst/rMem[127][10]_i_1_n_0
    SLICE_X57Y21         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[127][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        0.840    -0.900    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X57Y21         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[127][10]/C
                         clock pessimism              0.241    -0.659    
    SLICE_X57Y21         FDRE (Hold_fdre_C_D)         0.092    -0.567    design_1_i/ScreenBufferMem_0/inst/rMem_reg[127][10]
  -------------------------------------------------------------------
                         required time                          0.567    
                         arrival time                          -0.355    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[127][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[127][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.344%)  route 0.117ns (38.656%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.898ns
    Source Clock Delay      (SCD):    -0.656ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        0.576    -0.656    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X63Y20         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[127][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.515 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[127][1]/Q
                         net (fo=2, routed)           0.117    -0.397    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[127][1]
    SLICE_X63Y20         LUT3 (Prop_lut3_I2_O)        0.045    -0.352 r  design_1_i/ScreenBufferMem_0/inst/rMem[127][1]_i_1/O
                         net (fo=1, routed)           0.000    -0.352    design_1_i/ScreenBufferMem_0/inst/rMem[127][1]_i_1_n_0
    SLICE_X63Y20         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[127][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        0.842    -0.898    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X63Y20         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[127][1]/C
                         clock pessimism              0.242    -0.656    
    SLICE_X63Y20         FDRE (Hold_fdre_C_D)         0.092    -0.564    design_1_i/ScreenBufferMem_0/inst/rMem_reg[127][1]
  -------------------------------------------------------------------
                         required time                          0.564    
                         arrival time                          -0.352    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[201][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[201][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.344%)  route 0.117ns (38.656%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.922ns
    Source Clock Delay      (SCD):    -0.679ns
    Clock Pessimism Removal (CPR):    -0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        0.553    -0.679    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X47Y29         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[201][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.538 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[201][2]/Q
                         net (fo=2, routed)           0.117    -0.420    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[201][2]
    SLICE_X47Y29         LUT3 (Prop_lut3_I2_O)        0.045    -0.375 r  design_1_i/ScreenBufferMem_0/inst/rMem[201][2]_i_1/O
                         net (fo=1, routed)           0.000    -0.375    design_1_i/ScreenBufferMem_0/inst/rMem[201][2]_i_1_n_0
    SLICE_X47Y29         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[201][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        0.818    -0.922    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X47Y29         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[201][2]/C
                         clock pessimism              0.243    -0.679    
    SLICE_X47Y29         FDRE (Hold_fdre_C_D)         0.092    -0.587    design_1_i/ScreenBufferMem_0/inst/rMem_reg[201][2]
  -------------------------------------------------------------------
                         required time                          0.587    
                         arrival time                          -0.375    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[202][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[202][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.344%)  route 0.117ns (38.656%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.918ns
    Source Clock Delay      (SCD):    -0.675ns
    Clock Pessimism Removal (CPR):    -0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        0.557    -0.675    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X43Y33         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[202][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.534 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[202][1]/Q
                         net (fo=2, routed)           0.117    -0.416    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[202][1]
    SLICE_X43Y33         LUT3 (Prop_lut3_I2_O)        0.045    -0.371 r  design_1_i/ScreenBufferMem_0/inst/rMem[202][1]_i_1/O
                         net (fo=1, routed)           0.000    -0.371    design_1_i/ScreenBufferMem_0/inst/rMem[202][1]_i_1_n_0
    SLICE_X43Y33         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[202][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        0.822    -0.918    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X43Y33         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[202][1]/C
                         clock pessimism              0.243    -0.675    
    SLICE_X43Y33         FDRE (Hold_fdre_C_D)         0.092    -0.583    design_1_i/ScreenBufferMem_0/inst/rMem_reg[202][1]
  -------------------------------------------------------------------
                         required time                          0.583    
                         arrival time                          -0.371    
  -------------------------------------------------------------------
                         slack                                  0.211    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y16   design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X63Y29     design_1_i/ScreenBufferMem_0/inst/rMem_reg[105][6]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X57Y27     design_1_i/ScreenBufferMem_0/inst/rMem_reg[105][7]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X57Y28     design_1_i/ScreenBufferMem_0/inst/rMem_reg[105][8]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X55Y28     design_1_i/ScreenBufferMem_0/inst/rMem_reg[105][9]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X54Y29     design_1_i/ScreenBufferMem_0/inst/rMem_reg[106][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X57Y30     design_1_i/ScreenBufferMem_0/inst/rMem_reg[106][10]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X60Y30     design_1_i/ScreenBufferMem_0/inst/rMem_reg[106][11]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X62Y28     design_1_i/ScreenBufferMem_0/inst/rMem_reg[106][1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X63Y29     design_1_i/ScreenBufferMem_0/inst/rMem_reg[105][6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X55Y28     design_1_i/ScreenBufferMem_0/inst/rMem_reg[105][9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X57Y31     design_1_i/ScreenBufferMem_0/inst/rMem_reg[106][2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X54Y26     design_1_i/ScreenBufferMem_0/inst/rMem_reg[106][3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X62Y31     design_1_i/ScreenBufferMem_0/inst/rMem_reg[106][5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X57Y29     design_1_i/ScreenBufferMem_0/inst/rMem_reg[106][8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X55Y28     design_1_i/ScreenBufferMem_0/inst/rMem_reg[106][9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X56Y31     design_1_i/ScreenBufferMem_0/inst/rMem_reg[107][10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X58Y31     design_1_i/ScreenBufferMem_0/inst/rMem_reg[107][11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X73Y26     design_1_i/ScreenBufferMem_0/inst/rMem_reg[186][7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X58Y43     design_1_i/ScreenBufferMem_0/inst/rMem_reg[427][11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X63Y41     design_1_i/ScreenBufferMem_0/inst/rMem_reg[427][4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X62Y43     design_1_i/ScreenBufferMem_0/inst/rMem_reg[427][6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X60Y39     design_1_i/ScreenBufferMem_0/inst/rMem_reg[427][8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X57Y43     design_1_i/ScreenBufferMem_0/inst/rMem_reg[427][9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X59Y44     design_1_i/ScreenBufferMem_0/inst/rMem_reg[428][11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X62Y43     design_1_i/ScreenBufferMem_0/inst/rMem_reg[428][6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X40Y46     design_1_i/ScreenBufferMem_0/inst/rMem_reg[507][10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X44Y46     design_1_i/ScreenBufferMem_0/inst/rMem_reg[507][11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X47Y45     design_1_i/ScreenBufferMem_0/inst/rMem_reg[507][1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0_1
  To Clock:  clkfbout_design_1_clk_wiz_0_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17   design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0_1
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       21.514ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.049ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             21.514ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[525][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        18.309ns  (logic 1.313ns (7.171%)  route 16.996ns (92.829%))
  Logic Levels:           3  (CARRY4=1 LUT4=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 38.452 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.932ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        1.784    -0.932    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X96Y26         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y26         FDRE (Prop_fdre_C_Q)         0.518    -0.414 r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[2]/Q
                         net (fo=6, routed)           0.458     0.043    design_1_i/num_capture_4bit_0/inst/A[2]
    SLICE_X94Y27         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.376     0.419 f  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0/O[0]
                         net (fo=341, routed)        10.881    11.300    design_1_i/ScreenBufferMem_0/inst/iAddrB[2]
    SLICE_X65Y53         LUT4 (Prop_lut4_I3_O)        0.295    11.595 f  design_1_i/ScreenBufferMem_0/inst/rMem[333][11]_i_2/O
                         net (fo=48, routed)          5.657    17.252    design_1_i/ScreenBufferMem_0/inst/rMem[333][11]_i_2_n_0
    SLICE_X101Y36        LUT4 (Prop_lut4_I0_O)        0.124    17.376 r  design_1_i/ScreenBufferMem_0/inst/rMem[525][2]_i_1/O
                         net (fo=1, routed)           0.000    17.376    design_1_i/ScreenBufferMem_0/inst/rMem[525][2]_i_1_n_0
    SLICE_X101Y36        FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[525][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        1.620    38.452    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X101Y36        FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[525][2]/C
                         clock pessimism              0.567    39.019    
                         clock uncertainty           -0.160    38.858    
    SLICE_X101Y36        FDRE (Setup_fdre_C_D)        0.032    38.890    design_1_i/ScreenBufferMem_0/inst/rMem_reg[525][2]
  -------------------------------------------------------------------
                         required time                         38.890    
                         arrival time                         -17.376    
  -------------------------------------------------------------------
                         slack                                 21.514    

Slack (MET) :             21.939ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[485][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        17.691ns  (logic 1.426ns (8.061%)  route 16.265ns (91.939%))
  Logic Levels:           5  (CARRY4=1 LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.627ns = ( 38.373 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.934ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        1.782    -0.934    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X96Y25         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y25         FDRE (Prop_fdre_C_Q)         0.518    -0.416 r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[3]/Q
                         net (fo=7, routed)           0.669     0.253    design_1_i/num_capture_4bit_0/inst/A[3]
    SLICE_X94Y27         LUT2 (Prop_lut2_I1_O)        0.124     0.377 r  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     0.377    design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0_i_3_n_0
    SLICE_X94Y27         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     0.607 r  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0/O[1]
                         net (fo=231, routed)         9.236     9.843    design_1_i/ScreenBufferMem_0/inst/iAddrB[3]
    SLICE_X50Y17         LUT2 (Prop_lut2_I1_O)        0.306    10.149 r  design_1_i/ScreenBufferMem_0/inst/rMem[597][11]_i_3/O
                         net (fo=27, routed)          4.730    14.879    design_1_i/ScreenBufferMem_0/inst/rMem[597][11]_i_3_n_0
    SLICE_X49Y49         LUT6 (Prop_lut6_I0_O)        0.124    15.003 f  design_1_i/ScreenBufferMem_0/inst/rMem[485][11]_i_2/O
                         net (fo=12, routed)          1.629    16.633    design_1_i/ScreenBufferMem_0/inst/rMem[485][11]_i_2_n_0
    SLICE_X65Y51         LUT3 (Prop_lut3_I1_O)        0.124    16.757 r  design_1_i/ScreenBufferMem_0/inst/rMem[485][4]_i_1/O
                         net (fo=1, routed)           0.000    16.757    design_1_i/ScreenBufferMem_0/inst/rMem[485][4]_i_1_n_0
    SLICE_X65Y51         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[485][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        1.542    38.373    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X65Y51         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[485][4]/C
                         clock pessimism              0.452    38.825    
                         clock uncertainty           -0.160    38.665    
    SLICE_X65Y51         FDRE (Setup_fdre_C_D)        0.031    38.696    design_1_i/ScreenBufferMem_0/inst/rMem_reg[485][4]
  -------------------------------------------------------------------
                         required time                         38.696    
                         arrival time                         -16.757    
  -------------------------------------------------------------------
                         slack                                 21.939    

Slack (MET) :             21.964ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[525][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        17.855ns  (logic 1.313ns (7.354%)  route 16.542ns (92.646%))
  Logic Levels:           3  (CARRY4=1 LUT4=2)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 38.450 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.932ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        1.784    -0.932    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X96Y26         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y26         FDRE (Prop_fdre_C_Q)         0.518    -0.414 r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[2]/Q
                         net (fo=6, routed)           0.458     0.043    design_1_i/num_capture_4bit_0/inst/A[2]
    SLICE_X94Y27         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.376     0.419 f  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0/O[0]
                         net (fo=341, routed)        10.881    11.300    design_1_i/ScreenBufferMem_0/inst/iAddrB[2]
    SLICE_X65Y53         LUT4 (Prop_lut4_I3_O)        0.295    11.595 f  design_1_i/ScreenBufferMem_0/inst/rMem[333][11]_i_2/O
                         net (fo=48, routed)          5.204    16.799    design_1_i/ScreenBufferMem_0/inst/rMem[333][11]_i_2_n_0
    SLICE_X101Y33        LUT4 (Prop_lut4_I0_O)        0.124    16.923 r  design_1_i/ScreenBufferMem_0/inst/rMem[525][1]_i_1/O
                         net (fo=1, routed)           0.000    16.923    design_1_i/ScreenBufferMem_0/inst/rMem[525][1]_i_1_n_0
    SLICE_X101Y33        FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[525][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        1.618    38.450    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X101Y33        FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[525][1]/C
                         clock pessimism              0.567    39.017    
                         clock uncertainty           -0.160    38.856    
    SLICE_X101Y33        FDRE (Setup_fdre_C_D)        0.031    38.887    design_1_i/ScreenBufferMem_0/inst/rMem_reg[525][1]
  -------------------------------------------------------------------
                         required time                         38.887    
                         arrival time                         -16.923    
  -------------------------------------------------------------------
                         slack                                 21.964    

Slack (MET) :             21.990ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[525][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        17.878ns  (logic 1.313ns (7.344%)  route 16.565ns (92.656%))
  Logic Levels:           3  (CARRY4=1 LUT4=2)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 38.451 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.932ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        1.784    -0.932    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X96Y26         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y26         FDRE (Prop_fdre_C_Q)         0.518    -0.414 r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[2]/Q
                         net (fo=6, routed)           0.458     0.043    design_1_i/num_capture_4bit_0/inst/A[2]
    SLICE_X94Y27         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.376     0.419 f  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0/O[0]
                         net (fo=341, routed)        10.881    11.300    design_1_i/ScreenBufferMem_0/inst/iAddrB[2]
    SLICE_X65Y53         LUT4 (Prop_lut4_I3_O)        0.295    11.595 f  design_1_i/ScreenBufferMem_0/inst/rMem[333][11]_i_2/O
                         net (fo=48, routed)          5.227    16.822    design_1_i/ScreenBufferMem_0/inst/rMem[333][11]_i_2_n_0
    SLICE_X98Y34         LUT4 (Prop_lut4_I0_O)        0.124    16.946 r  design_1_i/ScreenBufferMem_0/inst/rMem[525][3]_i_1/O
                         net (fo=1, routed)           0.000    16.946    design_1_i/ScreenBufferMem_0/inst/rMem[525][3]_i_1_n_0
    SLICE_X98Y34         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[525][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        1.619    38.451    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X98Y34         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[525][3]/C
                         clock pessimism              0.567    39.018    
                         clock uncertainty           -0.160    38.857    
    SLICE_X98Y34         FDRE (Setup_fdre_C_D)        0.079    38.936    design_1_i/ScreenBufferMem_0/inst/rMem_reg[525][3]
  -------------------------------------------------------------------
                         required time                         38.936    
                         arrival time                         -16.946    
  -------------------------------------------------------------------
                         slack                                 21.990    

Slack (MET) :             22.024ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[485][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        17.600ns  (logic 1.426ns (8.102%)  route 16.174ns (91.898%))
  Logic Levels:           5  (CARRY4=1 LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.631ns = ( 38.369 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.934ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        1.782    -0.934    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X96Y25         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y25         FDRE (Prop_fdre_C_Q)         0.518    -0.416 r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[3]/Q
                         net (fo=7, routed)           0.669     0.253    design_1_i/num_capture_4bit_0/inst/A[3]
    SLICE_X94Y27         LUT2 (Prop_lut2_I1_O)        0.124     0.377 r  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     0.377    design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0_i_3_n_0
    SLICE_X94Y27         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     0.607 f  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0/O[1]
                         net (fo=231, routed)         9.236     9.843    design_1_i/ScreenBufferMem_0/inst/iAddrB[3]
    SLICE_X50Y17         LUT2 (Prop_lut2_I1_O)        0.306    10.149 f  design_1_i/ScreenBufferMem_0/inst/rMem[597][11]_i_3/O
                         net (fo=27, routed)          4.730    14.879    design_1_i/ScreenBufferMem_0/inst/rMem[597][11]_i_3_n_0
    SLICE_X49Y49         LUT6 (Prop_lut6_I0_O)        0.124    15.003 r  design_1_i/ScreenBufferMem_0/inst/rMem[485][11]_i_2/O
                         net (fo=12, routed)          1.539    16.542    design_1_i/ScreenBufferMem_0/inst/rMem[485][11]_i_2_n_0
    SLICE_X57Y51         LUT4 (Prop_lut4_I2_O)        0.124    16.666 r  design_1_i/ScreenBufferMem_0/inst/rMem[485][5]_i_1/O
                         net (fo=1, routed)           0.000    16.666    design_1_i/ScreenBufferMem_0/inst/rMem[485][5]_i_1_n_0
    SLICE_X57Y51         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[485][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        1.538    38.369    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X57Y51         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[485][5]/C
                         clock pessimism              0.452    38.821    
                         clock uncertainty           -0.160    38.661    
    SLICE_X57Y51         FDRE (Setup_fdre_C_D)        0.029    38.690    design_1_i/ScreenBufferMem_0/inst/rMem_reg[485][5]
  -------------------------------------------------------------------
                         required time                         38.690    
                         arrival time                         -16.666    
  -------------------------------------------------------------------
                         slack                                 22.024    

Slack (MET) :             22.070ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[485][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        17.691ns  (logic 1.426ns (8.060%)  route 16.265ns (91.940%))
  Logic Levels:           5  (CARRY4=1 LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.610ns = ( 38.390 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.934ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        1.782    -0.934    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X96Y25         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y25         FDRE (Prop_fdre_C_Q)         0.518    -0.416 r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[3]/Q
                         net (fo=7, routed)           0.669     0.253    design_1_i/num_capture_4bit_0/inst/A[3]
    SLICE_X94Y27         LUT2 (Prop_lut2_I1_O)        0.124     0.377 r  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     0.377    design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0_i_3_n_0
    SLICE_X94Y27         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     0.607 r  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0/O[1]
                         net (fo=231, routed)         9.236     9.843    design_1_i/ScreenBufferMem_0/inst/iAddrB[3]
    SLICE_X50Y17         LUT2 (Prop_lut2_I1_O)        0.306    10.149 r  design_1_i/ScreenBufferMem_0/inst/rMem[597][11]_i_3/O
                         net (fo=27, routed)          4.730    14.879    design_1_i/ScreenBufferMem_0/inst/rMem[597][11]_i_3_n_0
    SLICE_X49Y49         LUT6 (Prop_lut6_I0_O)        0.124    15.003 f  design_1_i/ScreenBufferMem_0/inst/rMem[485][11]_i_2/O
                         net (fo=12, routed)          1.630    16.633    design_1_i/ScreenBufferMem_0/inst/rMem[485][11]_i_2_n_0
    SLICE_X65Y48         LUT3 (Prop_lut3_I1_O)        0.124    16.757 r  design_1_i/ScreenBufferMem_0/inst/rMem[485][1]_i_1/O
                         net (fo=1, routed)           0.000    16.757    design_1_i/ScreenBufferMem_0/inst/rMem[485][1]_i_1_n_0
    SLICE_X65Y48         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[485][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        1.558    38.390    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X65Y48         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[485][1]/C
                         clock pessimism              0.567    38.957    
                         clock uncertainty           -0.160    38.796    
    SLICE_X65Y48         FDRE (Setup_fdre_C_D)        0.031    38.827    design_1_i/ScreenBufferMem_0/inst/rMem_reg[485][1]
  -------------------------------------------------------------------
                         required time                         38.827    
                         arrival time                         -16.757    
  -------------------------------------------------------------------
                         slack                                 22.070    

Slack (MET) :             22.085ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[485][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        17.545ns  (logic 1.426ns (8.128%)  route 16.119ns (91.872%))
  Logic Levels:           5  (CARRY4=1 LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.628ns = ( 38.372 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.934ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        1.782    -0.934    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X96Y25         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y25         FDRE (Prop_fdre_C_Q)         0.518    -0.416 r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[3]/Q
                         net (fo=7, routed)           0.669     0.253    design_1_i/num_capture_4bit_0/inst/A[3]
    SLICE_X94Y27         LUT2 (Prop_lut2_I1_O)        0.124     0.377 r  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     0.377    design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0_i_3_n_0
    SLICE_X94Y27         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     0.607 f  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0/O[1]
                         net (fo=231, routed)         9.236     9.843    design_1_i/ScreenBufferMem_0/inst/iAddrB[3]
    SLICE_X50Y17         LUT2 (Prop_lut2_I1_O)        0.306    10.149 f  design_1_i/ScreenBufferMem_0/inst/rMem[597][11]_i_3/O
                         net (fo=27, routed)          4.730    14.879    design_1_i/ScreenBufferMem_0/inst/rMem[597][11]_i_3_n_0
    SLICE_X49Y49         LUT6 (Prop_lut6_I0_O)        0.124    15.003 r  design_1_i/ScreenBufferMem_0/inst/rMem[485][11]_i_2/O
                         net (fo=12, routed)          1.483    16.486    design_1_i/ScreenBufferMem_0/inst/rMem[485][11]_i_2_n_0
    SLICE_X60Y51         LUT4 (Prop_lut4_I2_O)        0.124    16.610 r  design_1_i/ScreenBufferMem_0/inst/rMem[485][6]_i_1/O
                         net (fo=1, routed)           0.000    16.610    design_1_i/ScreenBufferMem_0/inst/rMem[485][6]_i_1_n_0
    SLICE_X60Y51         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[485][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        1.541    38.372    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X60Y51         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[485][6]/C
                         clock pessimism              0.452    38.824    
                         clock uncertainty           -0.160    38.664    
    SLICE_X60Y51         FDRE (Setup_fdre_C_D)        0.031    38.695    design_1_i/ScreenBufferMem_0/inst/rMem_reg[485][6]
  -------------------------------------------------------------------
                         required time                         38.695    
                         arrival time                         -16.610    
  -------------------------------------------------------------------
                         slack                                 22.085    

Slack (MET) :             22.210ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[485][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        17.551ns  (logic 1.426ns (8.125%)  route 16.125ns (91.875%))
  Logic Levels:           5  (CARRY4=1 LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.610ns = ( 38.390 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.934ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        1.782    -0.934    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X96Y25         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y25         FDRE (Prop_fdre_C_Q)         0.518    -0.416 r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[3]/Q
                         net (fo=7, routed)           0.669     0.253    design_1_i/num_capture_4bit_0/inst/A[3]
    SLICE_X94Y27         LUT2 (Prop_lut2_I1_O)        0.124     0.377 r  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     0.377    design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0_i_3_n_0
    SLICE_X94Y27         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     0.607 r  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0/O[1]
                         net (fo=231, routed)         9.236     9.843    design_1_i/ScreenBufferMem_0/inst/iAddrB[3]
    SLICE_X50Y17         LUT2 (Prop_lut2_I1_O)        0.306    10.149 r  design_1_i/ScreenBufferMem_0/inst/rMem[597][11]_i_3/O
                         net (fo=27, routed)          4.730    14.879    design_1_i/ScreenBufferMem_0/inst/rMem[597][11]_i_3_n_0
    SLICE_X49Y49         LUT6 (Prop_lut6_I0_O)        0.124    15.003 f  design_1_i/ScreenBufferMem_0/inst/rMem[485][11]_i_2/O
                         net (fo=12, routed)          1.490    16.493    design_1_i/ScreenBufferMem_0/inst/rMem[485][11]_i_2_n_0
    SLICE_X65Y49         LUT3 (Prop_lut3_I1_O)        0.124    16.617 r  design_1_i/ScreenBufferMem_0/inst/rMem[485][3]_i_1/O
                         net (fo=1, routed)           0.000    16.617    design_1_i/ScreenBufferMem_0/inst/rMem[485][3]_i_1_n_0
    SLICE_X65Y49         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[485][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        1.558    38.390    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X65Y49         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[485][3]/C
                         clock pessimism              0.567    38.957    
                         clock uncertainty           -0.160    38.796    
    SLICE_X65Y49         FDRE (Setup_fdre_C_D)        0.031    38.827    design_1_i/ScreenBufferMem_0/inst/rMem_reg[485][3]
  -------------------------------------------------------------------
                         required time                         38.827    
                         arrival time                         -16.617    
  -------------------------------------------------------------------
                         slack                                 22.210    

Slack (MET) :             22.220ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[525][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        17.649ns  (logic 1.313ns (7.439%)  route 16.336ns (92.561%))
  Logic Levels:           3  (CARRY4=1 LUT4=2)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 38.450 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.932ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        1.784    -0.932    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X96Y26         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y26         FDRE (Prop_fdre_C_Q)         0.518    -0.414 r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[2]/Q
                         net (fo=6, routed)           0.458     0.043    design_1_i/num_capture_4bit_0/inst/A[2]
    SLICE_X94Y27         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.376     0.419 f  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0/O[0]
                         net (fo=341, routed)        10.881    11.300    design_1_i/ScreenBufferMem_0/inst/iAddrB[2]
    SLICE_X65Y53         LUT4 (Prop_lut4_I3_O)        0.295    11.595 f  design_1_i/ScreenBufferMem_0/inst/rMem[333][11]_i_2/O
                         net (fo=48, routed)          4.998    16.593    design_1_i/ScreenBufferMem_0/inst/rMem[333][11]_i_2_n_0
    SLICE_X100Y33        LUT4 (Prop_lut4_I0_O)        0.124    16.717 r  design_1_i/ScreenBufferMem_0/inst/rMem[525][4]_i_1/O
                         net (fo=1, routed)           0.000    16.717    design_1_i/ScreenBufferMem_0/inst/rMem[525][4]_i_1_n_0
    SLICE_X100Y33        FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[525][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        1.618    38.450    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X100Y33        FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[525][4]/C
                         clock pessimism              0.567    39.017    
                         clock uncertainty           -0.160    38.856    
    SLICE_X100Y33        FDRE (Setup_fdre_C_D)        0.081    38.937    design_1_i/ScreenBufferMem_0/inst/rMem_reg[525][4]
  -------------------------------------------------------------------
                         required time                         38.937    
                         arrival time                         -16.717    
  -------------------------------------------------------------------
                         slack                                 22.220    

Slack (MET) :             22.226ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[525][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        17.680ns  (logic 1.313ns (7.426%)  route 16.367ns (92.574%))
  Logic Levels:           3  (CARRY4=1 LUT4=2)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 38.450 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.932ns
    Clock Pessimism Removal (CPR):    0.605ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        1.784    -0.932    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X96Y26         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y26         FDRE (Prop_fdre_C_Q)         0.518    -0.414 r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[2]/Q
                         net (fo=6, routed)           0.458     0.043    design_1_i/num_capture_4bit_0/inst/A[2]
    SLICE_X94Y27         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.376     0.419 f  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0/O[0]
                         net (fo=341, routed)        10.881    11.300    design_1_i/ScreenBufferMem_0/inst/iAddrB[2]
    SLICE_X65Y53         LUT4 (Prop_lut4_I3_O)        0.295    11.595 f  design_1_i/ScreenBufferMem_0/inst/rMem[333][11]_i_2/O
                         net (fo=48, routed)          5.028    16.624    design_1_i/ScreenBufferMem_0/inst/rMem[333][11]_i_2_n_0
    SLICE_X96Y34         LUT4 (Prop_lut4_I0_O)        0.124    16.748 r  design_1_i/ScreenBufferMem_0/inst/rMem[525][0]_i_1/O
                         net (fo=1, routed)           0.000    16.748    design_1_i/ScreenBufferMem_0/inst/rMem[525][0]_i_1_n_0
    SLICE_X96Y34         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[525][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        1.618    38.450    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X96Y34         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[525][0]/C
                         clock pessimism              0.605    39.055    
                         clock uncertainty           -0.160    38.894    
    SLICE_X96Y34         FDRE (Setup_fdre_C_D)        0.079    38.973    design_1_i/ScreenBufferMem_0/inst/rMem_reg[525][0]
  -------------------------------------------------------------------
                         required time                         38.973    
                         arrival time                         -16.748    
  -------------------------------------------------------------------
                         slack                                 22.226    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[192][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[192][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.957%)  route 0.114ns (38.043%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.917ns
    Source Clock Delay      (SCD):    -0.674ns
    Clock Pessimism Removal (CPR):    -0.243ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        0.558    -0.674    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X39Y34         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[192][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.533 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[192][8]/Q
                         net (fo=2, routed)           0.114    -0.418    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[192][8]
    SLICE_X39Y34         LUT4 (Prop_lut4_I3_O)        0.045    -0.373 r  design_1_i/ScreenBufferMem_0/inst/rMem[192][8]_i_1/O
                         net (fo=1, routed)           0.000    -0.373    design_1_i/ScreenBufferMem_0/inst/rMem[192][8]_i_1_n_0
    SLICE_X39Y34         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[192][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        0.823    -0.917    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X39Y34         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[192][8]/C
                         clock pessimism              0.243    -0.674    
                         clock uncertainty            0.160    -0.513    
    SLICE_X39Y34         FDRE (Hold_fdre_C_D)         0.091    -0.422    design_1_i/ScreenBufferMem_0/inst/rMem_reg[192][8]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.373    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[544][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[544][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.957%)  route 0.114ns (38.043%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.887ns
    Source Clock Delay      (SCD):    -0.646ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        0.586    -0.646    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X87Y36         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[544][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.505 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[544][9]/Q
                         net (fo=2, routed)           0.114    -0.390    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[544][9]
    SLICE_X87Y36         LUT4 (Prop_lut4_I3_O)        0.045    -0.345 r  design_1_i/ScreenBufferMem_0/inst/rMem[544][9]_i_1/O
                         net (fo=1, routed)           0.000    -0.345    design_1_i/ScreenBufferMem_0/inst/rMem[544][9]_i_1_n_0
    SLICE_X87Y36         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[544][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        0.853    -0.887    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X87Y36         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[544][9]/C
                         clock pessimism              0.241    -0.646    
                         clock uncertainty            0.160    -0.485    
    SLICE_X87Y36         FDRE (Hold_fdre_C_D)         0.091    -0.394    design_1_i/ScreenBufferMem_0/inst/rMem_reg[544][9]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.345    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[81][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[81][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.957%)  route 0.114ns (38.043%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.922ns
    Source Clock Delay      (SCD):    -0.679ns
    Clock Pessimism Removal (CPR):    -0.243ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        0.553    -0.679    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X51Y16         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[81][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.538 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[81][8]/Q
                         net (fo=2, routed)           0.114    -0.423    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[81][8]
    SLICE_X51Y16         LUT4 (Prop_lut4_I3_O)        0.045    -0.378 r  design_1_i/ScreenBufferMem_0/inst/rMem[81][8]_i_1/O
                         net (fo=1, routed)           0.000    -0.378    design_1_i/ScreenBufferMem_0/inst/rMem[81][8]_i_1_n_0
    SLICE_X51Y16         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[81][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        0.818    -0.922    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X51Y16         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[81][8]/C
                         clock pessimism              0.243    -0.679    
                         clock uncertainty            0.160    -0.518    
    SLICE_X51Y16         FDRE (Hold_fdre_C_D)         0.091    -0.427    design_1_i/ScreenBufferMem_0/inst/rMem_reg[81][8]
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.378    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[102][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[102][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.784%)  route 0.115ns (38.216%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.901ns
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        0.573    -0.659    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X59Y27         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[102][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.518 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[102][8]/Q
                         net (fo=2, routed)           0.115    -0.402    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[102][8]
    SLICE_X59Y27         LUT4 (Prop_lut4_I3_O)        0.045    -0.357 r  design_1_i/ScreenBufferMem_0/inst/rMem[102][8]_i_1/O
                         net (fo=1, routed)           0.000    -0.357    design_1_i/ScreenBufferMem_0/inst/rMem[102][8]_i_1_n_0
    SLICE_X59Y27         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[102][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        0.839    -0.901    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X59Y27         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[102][8]/C
                         clock pessimism              0.242    -0.659    
                         clock uncertainty            0.160    -0.498    
    SLICE_X59Y27         FDRE (Hold_fdre_C_D)         0.091    -0.407    design_1_i/ScreenBufferMem_0/inst/rMem_reg[102][8]
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.357    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[125][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[125][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.344%)  route 0.117ns (38.656%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.901ns
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        0.573    -0.659    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X59Y22         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[125][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.518 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[125][2]/Q
                         net (fo=2, routed)           0.117    -0.400    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[125][2]
    SLICE_X59Y22         LUT3 (Prop_lut3_I2_O)        0.045    -0.355 r  design_1_i/ScreenBufferMem_0/inst/rMem[125][2]_i_1/O
                         net (fo=1, routed)           0.000    -0.355    design_1_i/ScreenBufferMem_0/inst/rMem[125][2]_i_1_n_0
    SLICE_X59Y22         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[125][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        0.839    -0.901    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X59Y22         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[125][2]/C
                         clock pessimism              0.242    -0.659    
                         clock uncertainty            0.160    -0.498    
    SLICE_X59Y22         FDRE (Hold_fdre_C_D)         0.092    -0.406    design_1_i/ScreenBufferMem_0/inst/rMem_reg[125][2]
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.355    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[597][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[597][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.344%)  route 0.117ns (38.656%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.896ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        0.578    -0.654    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X79Y27         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[597][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.513 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[597][8]/Q
                         net (fo=2, routed)           0.117    -0.395    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[597][8]
    SLICE_X79Y27         LUT4 (Prop_lut4_I3_O)        0.045    -0.350 r  design_1_i/ScreenBufferMem_0/inst/rMem[597][8]_i_1/O
                         net (fo=1, routed)           0.000    -0.350    design_1_i/ScreenBufferMem_0/inst/rMem[597][8]_i_1_n_0
    SLICE_X79Y27         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[597][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        0.844    -0.896    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X79Y27         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[597][8]/C
                         clock pessimism              0.242    -0.654    
                         clock uncertainty            0.160    -0.493    
    SLICE_X79Y27         FDRE (Hold_fdre_C_D)         0.092    -0.401    design_1_i/ScreenBufferMem_0/inst/rMem_reg[597][8]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.350    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[127][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[127][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.344%)  route 0.117ns (38.656%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.900ns
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        0.573    -0.659    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X57Y21         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[127][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.518 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[127][10]/Q
                         net (fo=2, routed)           0.117    -0.400    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[127][10]
    SLICE_X57Y21         LUT4 (Prop_lut4_I3_O)        0.045    -0.355 r  design_1_i/ScreenBufferMem_0/inst/rMem[127][10]_i_1/O
                         net (fo=1, routed)           0.000    -0.355    design_1_i/ScreenBufferMem_0/inst/rMem[127][10]_i_1_n_0
    SLICE_X57Y21         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[127][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        0.840    -0.900    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X57Y21         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[127][10]/C
                         clock pessimism              0.241    -0.659    
                         clock uncertainty            0.160    -0.498    
    SLICE_X57Y21         FDRE (Hold_fdre_C_D)         0.092    -0.406    design_1_i/ScreenBufferMem_0/inst/rMem_reg[127][10]
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.355    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[127][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[127][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.344%)  route 0.117ns (38.656%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.898ns
    Source Clock Delay      (SCD):    -0.656ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        0.576    -0.656    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X63Y20         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[127][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.515 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[127][1]/Q
                         net (fo=2, routed)           0.117    -0.397    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[127][1]
    SLICE_X63Y20         LUT3 (Prop_lut3_I2_O)        0.045    -0.352 r  design_1_i/ScreenBufferMem_0/inst/rMem[127][1]_i_1/O
                         net (fo=1, routed)           0.000    -0.352    design_1_i/ScreenBufferMem_0/inst/rMem[127][1]_i_1_n_0
    SLICE_X63Y20         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[127][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        0.842    -0.898    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X63Y20         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[127][1]/C
                         clock pessimism              0.242    -0.656    
                         clock uncertainty            0.160    -0.495    
    SLICE_X63Y20         FDRE (Hold_fdre_C_D)         0.092    -0.403    design_1_i/ScreenBufferMem_0/inst/rMem_reg[127][1]
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                          -0.352    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[201][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[201][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.344%)  route 0.117ns (38.656%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.922ns
    Source Clock Delay      (SCD):    -0.679ns
    Clock Pessimism Removal (CPR):    -0.243ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        0.553    -0.679    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X47Y29         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[201][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.538 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[201][2]/Q
                         net (fo=2, routed)           0.117    -0.420    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[201][2]
    SLICE_X47Y29         LUT3 (Prop_lut3_I2_O)        0.045    -0.375 r  design_1_i/ScreenBufferMem_0/inst/rMem[201][2]_i_1/O
                         net (fo=1, routed)           0.000    -0.375    design_1_i/ScreenBufferMem_0/inst/rMem[201][2]_i_1_n_0
    SLICE_X47Y29         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[201][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        0.818    -0.922    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X47Y29         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[201][2]/C
                         clock pessimism              0.243    -0.679    
                         clock uncertainty            0.160    -0.518    
    SLICE_X47Y29         FDRE (Hold_fdre_C_D)         0.092    -0.426    design_1_i/ScreenBufferMem_0/inst/rMem_reg[201][2]
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                          -0.375    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[202][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[202][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.344%)  route 0.117ns (38.656%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.918ns
    Source Clock Delay      (SCD):    -0.675ns
    Clock Pessimism Removal (CPR):    -0.243ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        0.557    -0.675    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X43Y33         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[202][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.534 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[202][1]/Q
                         net (fo=2, routed)           0.117    -0.416    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[202][1]
    SLICE_X43Y33         LUT3 (Prop_lut3_I2_O)        0.045    -0.371 r  design_1_i/ScreenBufferMem_0/inst/rMem[202][1]_i_1/O
                         net (fo=1, routed)           0.000    -0.371    design_1_i/ScreenBufferMem_0/inst/rMem[202][1]_i_1_n_0
    SLICE_X43Y33         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[202][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        0.822    -0.918    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X43Y33         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[202][1]/C
                         clock pessimism              0.243    -0.675    
                         clock uncertainty            0.160    -0.514    
    SLICE_X43Y33         FDRE (Hold_fdre_C_D)         0.092    -0.422    design_1_i/ScreenBufferMem_0/inst/rMem_reg[202][1]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.371    
  -------------------------------------------------------------------
                         slack                                  0.051    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       21.514ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.049ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             21.514ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[525][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        18.309ns  (logic 1.313ns (7.171%)  route 16.996ns (92.829%))
  Logic Levels:           3  (CARRY4=1 LUT4=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 38.452 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.932ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        1.784    -0.932    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X96Y26         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y26         FDRE (Prop_fdre_C_Q)         0.518    -0.414 r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[2]/Q
                         net (fo=6, routed)           0.458     0.043    design_1_i/num_capture_4bit_0/inst/A[2]
    SLICE_X94Y27         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.376     0.419 f  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0/O[0]
                         net (fo=341, routed)        10.881    11.300    design_1_i/ScreenBufferMem_0/inst/iAddrB[2]
    SLICE_X65Y53         LUT4 (Prop_lut4_I3_O)        0.295    11.595 f  design_1_i/ScreenBufferMem_0/inst/rMem[333][11]_i_2/O
                         net (fo=48, routed)          5.657    17.252    design_1_i/ScreenBufferMem_0/inst/rMem[333][11]_i_2_n_0
    SLICE_X101Y36        LUT4 (Prop_lut4_I0_O)        0.124    17.376 r  design_1_i/ScreenBufferMem_0/inst/rMem[525][2]_i_1/O
                         net (fo=1, routed)           0.000    17.376    design_1_i/ScreenBufferMem_0/inst/rMem[525][2]_i_1_n_0
    SLICE_X101Y36        FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[525][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        1.620    38.452    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X101Y36        FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[525][2]/C
                         clock pessimism              0.567    39.019    
                         clock uncertainty           -0.160    38.858    
    SLICE_X101Y36        FDRE (Setup_fdre_C_D)        0.032    38.890    design_1_i/ScreenBufferMem_0/inst/rMem_reg[525][2]
  -------------------------------------------------------------------
                         required time                         38.890    
                         arrival time                         -17.376    
  -------------------------------------------------------------------
                         slack                                 21.514    

Slack (MET) :             21.939ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[485][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        17.691ns  (logic 1.426ns (8.061%)  route 16.265ns (91.939%))
  Logic Levels:           5  (CARRY4=1 LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.627ns = ( 38.373 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.934ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        1.782    -0.934    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X96Y25         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y25         FDRE (Prop_fdre_C_Q)         0.518    -0.416 r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[3]/Q
                         net (fo=7, routed)           0.669     0.253    design_1_i/num_capture_4bit_0/inst/A[3]
    SLICE_X94Y27         LUT2 (Prop_lut2_I1_O)        0.124     0.377 r  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     0.377    design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0_i_3_n_0
    SLICE_X94Y27         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     0.607 r  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0/O[1]
                         net (fo=231, routed)         9.236     9.843    design_1_i/ScreenBufferMem_0/inst/iAddrB[3]
    SLICE_X50Y17         LUT2 (Prop_lut2_I1_O)        0.306    10.149 r  design_1_i/ScreenBufferMem_0/inst/rMem[597][11]_i_3/O
                         net (fo=27, routed)          4.730    14.879    design_1_i/ScreenBufferMem_0/inst/rMem[597][11]_i_3_n_0
    SLICE_X49Y49         LUT6 (Prop_lut6_I0_O)        0.124    15.003 f  design_1_i/ScreenBufferMem_0/inst/rMem[485][11]_i_2/O
                         net (fo=12, routed)          1.629    16.633    design_1_i/ScreenBufferMem_0/inst/rMem[485][11]_i_2_n_0
    SLICE_X65Y51         LUT3 (Prop_lut3_I1_O)        0.124    16.757 r  design_1_i/ScreenBufferMem_0/inst/rMem[485][4]_i_1/O
                         net (fo=1, routed)           0.000    16.757    design_1_i/ScreenBufferMem_0/inst/rMem[485][4]_i_1_n_0
    SLICE_X65Y51         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[485][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        1.542    38.373    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X65Y51         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[485][4]/C
                         clock pessimism              0.452    38.825    
                         clock uncertainty           -0.160    38.665    
    SLICE_X65Y51         FDRE (Setup_fdre_C_D)        0.031    38.696    design_1_i/ScreenBufferMem_0/inst/rMem_reg[485][4]
  -------------------------------------------------------------------
                         required time                         38.696    
                         arrival time                         -16.757    
  -------------------------------------------------------------------
                         slack                                 21.939    

Slack (MET) :             21.964ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[525][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        17.855ns  (logic 1.313ns (7.354%)  route 16.542ns (92.646%))
  Logic Levels:           3  (CARRY4=1 LUT4=2)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 38.450 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.932ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        1.784    -0.932    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X96Y26         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y26         FDRE (Prop_fdre_C_Q)         0.518    -0.414 r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[2]/Q
                         net (fo=6, routed)           0.458     0.043    design_1_i/num_capture_4bit_0/inst/A[2]
    SLICE_X94Y27         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.376     0.419 f  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0/O[0]
                         net (fo=341, routed)        10.881    11.300    design_1_i/ScreenBufferMem_0/inst/iAddrB[2]
    SLICE_X65Y53         LUT4 (Prop_lut4_I3_O)        0.295    11.595 f  design_1_i/ScreenBufferMem_0/inst/rMem[333][11]_i_2/O
                         net (fo=48, routed)          5.204    16.799    design_1_i/ScreenBufferMem_0/inst/rMem[333][11]_i_2_n_0
    SLICE_X101Y33        LUT4 (Prop_lut4_I0_O)        0.124    16.923 r  design_1_i/ScreenBufferMem_0/inst/rMem[525][1]_i_1/O
                         net (fo=1, routed)           0.000    16.923    design_1_i/ScreenBufferMem_0/inst/rMem[525][1]_i_1_n_0
    SLICE_X101Y33        FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[525][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        1.618    38.450    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X101Y33        FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[525][1]/C
                         clock pessimism              0.567    39.017    
                         clock uncertainty           -0.160    38.856    
    SLICE_X101Y33        FDRE (Setup_fdre_C_D)        0.031    38.887    design_1_i/ScreenBufferMem_0/inst/rMem_reg[525][1]
  -------------------------------------------------------------------
                         required time                         38.887    
                         arrival time                         -16.923    
  -------------------------------------------------------------------
                         slack                                 21.964    

Slack (MET) :             21.990ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[525][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        17.878ns  (logic 1.313ns (7.344%)  route 16.565ns (92.656%))
  Logic Levels:           3  (CARRY4=1 LUT4=2)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 38.451 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.932ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        1.784    -0.932    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X96Y26         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y26         FDRE (Prop_fdre_C_Q)         0.518    -0.414 r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[2]/Q
                         net (fo=6, routed)           0.458     0.043    design_1_i/num_capture_4bit_0/inst/A[2]
    SLICE_X94Y27         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.376     0.419 f  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0/O[0]
                         net (fo=341, routed)        10.881    11.300    design_1_i/ScreenBufferMem_0/inst/iAddrB[2]
    SLICE_X65Y53         LUT4 (Prop_lut4_I3_O)        0.295    11.595 f  design_1_i/ScreenBufferMem_0/inst/rMem[333][11]_i_2/O
                         net (fo=48, routed)          5.227    16.822    design_1_i/ScreenBufferMem_0/inst/rMem[333][11]_i_2_n_0
    SLICE_X98Y34         LUT4 (Prop_lut4_I0_O)        0.124    16.946 r  design_1_i/ScreenBufferMem_0/inst/rMem[525][3]_i_1/O
                         net (fo=1, routed)           0.000    16.946    design_1_i/ScreenBufferMem_0/inst/rMem[525][3]_i_1_n_0
    SLICE_X98Y34         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[525][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        1.619    38.451    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X98Y34         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[525][3]/C
                         clock pessimism              0.567    39.018    
                         clock uncertainty           -0.160    38.857    
    SLICE_X98Y34         FDRE (Setup_fdre_C_D)        0.079    38.936    design_1_i/ScreenBufferMem_0/inst/rMem_reg[525][3]
  -------------------------------------------------------------------
                         required time                         38.936    
                         arrival time                         -16.946    
  -------------------------------------------------------------------
                         slack                                 21.990    

Slack (MET) :             22.024ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[485][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        17.600ns  (logic 1.426ns (8.102%)  route 16.174ns (91.898%))
  Logic Levels:           5  (CARRY4=1 LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.631ns = ( 38.369 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.934ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        1.782    -0.934    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X96Y25         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y25         FDRE (Prop_fdre_C_Q)         0.518    -0.416 r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[3]/Q
                         net (fo=7, routed)           0.669     0.253    design_1_i/num_capture_4bit_0/inst/A[3]
    SLICE_X94Y27         LUT2 (Prop_lut2_I1_O)        0.124     0.377 r  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     0.377    design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0_i_3_n_0
    SLICE_X94Y27         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     0.607 f  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0/O[1]
                         net (fo=231, routed)         9.236     9.843    design_1_i/ScreenBufferMem_0/inst/iAddrB[3]
    SLICE_X50Y17         LUT2 (Prop_lut2_I1_O)        0.306    10.149 f  design_1_i/ScreenBufferMem_0/inst/rMem[597][11]_i_3/O
                         net (fo=27, routed)          4.730    14.879    design_1_i/ScreenBufferMem_0/inst/rMem[597][11]_i_3_n_0
    SLICE_X49Y49         LUT6 (Prop_lut6_I0_O)        0.124    15.003 r  design_1_i/ScreenBufferMem_0/inst/rMem[485][11]_i_2/O
                         net (fo=12, routed)          1.539    16.542    design_1_i/ScreenBufferMem_0/inst/rMem[485][11]_i_2_n_0
    SLICE_X57Y51         LUT4 (Prop_lut4_I2_O)        0.124    16.666 r  design_1_i/ScreenBufferMem_0/inst/rMem[485][5]_i_1/O
                         net (fo=1, routed)           0.000    16.666    design_1_i/ScreenBufferMem_0/inst/rMem[485][5]_i_1_n_0
    SLICE_X57Y51         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[485][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        1.538    38.369    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X57Y51         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[485][5]/C
                         clock pessimism              0.452    38.821    
                         clock uncertainty           -0.160    38.661    
    SLICE_X57Y51         FDRE (Setup_fdre_C_D)        0.029    38.690    design_1_i/ScreenBufferMem_0/inst/rMem_reg[485][5]
  -------------------------------------------------------------------
                         required time                         38.690    
                         arrival time                         -16.666    
  -------------------------------------------------------------------
                         slack                                 22.024    

Slack (MET) :             22.070ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[485][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        17.691ns  (logic 1.426ns (8.060%)  route 16.265ns (91.940%))
  Logic Levels:           5  (CARRY4=1 LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.610ns = ( 38.390 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.934ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        1.782    -0.934    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X96Y25         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y25         FDRE (Prop_fdre_C_Q)         0.518    -0.416 r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[3]/Q
                         net (fo=7, routed)           0.669     0.253    design_1_i/num_capture_4bit_0/inst/A[3]
    SLICE_X94Y27         LUT2 (Prop_lut2_I1_O)        0.124     0.377 r  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     0.377    design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0_i_3_n_0
    SLICE_X94Y27         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     0.607 r  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0/O[1]
                         net (fo=231, routed)         9.236     9.843    design_1_i/ScreenBufferMem_0/inst/iAddrB[3]
    SLICE_X50Y17         LUT2 (Prop_lut2_I1_O)        0.306    10.149 r  design_1_i/ScreenBufferMem_0/inst/rMem[597][11]_i_3/O
                         net (fo=27, routed)          4.730    14.879    design_1_i/ScreenBufferMem_0/inst/rMem[597][11]_i_3_n_0
    SLICE_X49Y49         LUT6 (Prop_lut6_I0_O)        0.124    15.003 f  design_1_i/ScreenBufferMem_0/inst/rMem[485][11]_i_2/O
                         net (fo=12, routed)          1.630    16.633    design_1_i/ScreenBufferMem_0/inst/rMem[485][11]_i_2_n_0
    SLICE_X65Y48         LUT3 (Prop_lut3_I1_O)        0.124    16.757 r  design_1_i/ScreenBufferMem_0/inst/rMem[485][1]_i_1/O
                         net (fo=1, routed)           0.000    16.757    design_1_i/ScreenBufferMem_0/inst/rMem[485][1]_i_1_n_0
    SLICE_X65Y48         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[485][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        1.558    38.390    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X65Y48         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[485][1]/C
                         clock pessimism              0.567    38.957    
                         clock uncertainty           -0.160    38.796    
    SLICE_X65Y48         FDRE (Setup_fdre_C_D)        0.031    38.827    design_1_i/ScreenBufferMem_0/inst/rMem_reg[485][1]
  -------------------------------------------------------------------
                         required time                         38.827    
                         arrival time                         -16.757    
  -------------------------------------------------------------------
                         slack                                 22.070    

Slack (MET) :             22.085ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[485][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        17.545ns  (logic 1.426ns (8.128%)  route 16.119ns (91.872%))
  Logic Levels:           5  (CARRY4=1 LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.628ns = ( 38.372 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.934ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        1.782    -0.934    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X96Y25         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y25         FDRE (Prop_fdre_C_Q)         0.518    -0.416 r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[3]/Q
                         net (fo=7, routed)           0.669     0.253    design_1_i/num_capture_4bit_0/inst/A[3]
    SLICE_X94Y27         LUT2 (Prop_lut2_I1_O)        0.124     0.377 r  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     0.377    design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0_i_3_n_0
    SLICE_X94Y27         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     0.607 f  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0/O[1]
                         net (fo=231, routed)         9.236     9.843    design_1_i/ScreenBufferMem_0/inst/iAddrB[3]
    SLICE_X50Y17         LUT2 (Prop_lut2_I1_O)        0.306    10.149 f  design_1_i/ScreenBufferMem_0/inst/rMem[597][11]_i_3/O
                         net (fo=27, routed)          4.730    14.879    design_1_i/ScreenBufferMem_0/inst/rMem[597][11]_i_3_n_0
    SLICE_X49Y49         LUT6 (Prop_lut6_I0_O)        0.124    15.003 r  design_1_i/ScreenBufferMem_0/inst/rMem[485][11]_i_2/O
                         net (fo=12, routed)          1.483    16.486    design_1_i/ScreenBufferMem_0/inst/rMem[485][11]_i_2_n_0
    SLICE_X60Y51         LUT4 (Prop_lut4_I2_O)        0.124    16.610 r  design_1_i/ScreenBufferMem_0/inst/rMem[485][6]_i_1/O
                         net (fo=1, routed)           0.000    16.610    design_1_i/ScreenBufferMem_0/inst/rMem[485][6]_i_1_n_0
    SLICE_X60Y51         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[485][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        1.541    38.372    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X60Y51         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[485][6]/C
                         clock pessimism              0.452    38.824    
                         clock uncertainty           -0.160    38.664    
    SLICE_X60Y51         FDRE (Setup_fdre_C_D)        0.031    38.695    design_1_i/ScreenBufferMem_0/inst/rMem_reg[485][6]
  -------------------------------------------------------------------
                         required time                         38.695    
                         arrival time                         -16.610    
  -------------------------------------------------------------------
                         slack                                 22.085    

Slack (MET) :             22.210ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[485][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        17.551ns  (logic 1.426ns (8.125%)  route 16.125ns (91.875%))
  Logic Levels:           5  (CARRY4=1 LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.610ns = ( 38.390 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.934ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        1.782    -0.934    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X96Y25         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y25         FDRE (Prop_fdre_C_Q)         0.518    -0.416 r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[3]/Q
                         net (fo=7, routed)           0.669     0.253    design_1_i/num_capture_4bit_0/inst/A[3]
    SLICE_X94Y27         LUT2 (Prop_lut2_I1_O)        0.124     0.377 r  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     0.377    design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0_i_3_n_0
    SLICE_X94Y27         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     0.607 r  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0/O[1]
                         net (fo=231, routed)         9.236     9.843    design_1_i/ScreenBufferMem_0/inst/iAddrB[3]
    SLICE_X50Y17         LUT2 (Prop_lut2_I1_O)        0.306    10.149 r  design_1_i/ScreenBufferMem_0/inst/rMem[597][11]_i_3/O
                         net (fo=27, routed)          4.730    14.879    design_1_i/ScreenBufferMem_0/inst/rMem[597][11]_i_3_n_0
    SLICE_X49Y49         LUT6 (Prop_lut6_I0_O)        0.124    15.003 f  design_1_i/ScreenBufferMem_0/inst/rMem[485][11]_i_2/O
                         net (fo=12, routed)          1.490    16.493    design_1_i/ScreenBufferMem_0/inst/rMem[485][11]_i_2_n_0
    SLICE_X65Y49         LUT3 (Prop_lut3_I1_O)        0.124    16.617 r  design_1_i/ScreenBufferMem_0/inst/rMem[485][3]_i_1/O
                         net (fo=1, routed)           0.000    16.617    design_1_i/ScreenBufferMem_0/inst/rMem[485][3]_i_1_n_0
    SLICE_X65Y49         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[485][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        1.558    38.390    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X65Y49         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[485][3]/C
                         clock pessimism              0.567    38.957    
                         clock uncertainty           -0.160    38.796    
    SLICE_X65Y49         FDRE (Setup_fdre_C_D)        0.031    38.827    design_1_i/ScreenBufferMem_0/inst/rMem_reg[485][3]
  -------------------------------------------------------------------
                         required time                         38.827    
                         arrival time                         -16.617    
  -------------------------------------------------------------------
                         slack                                 22.210    

Slack (MET) :             22.220ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[525][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        17.649ns  (logic 1.313ns (7.439%)  route 16.336ns (92.561%))
  Logic Levels:           3  (CARRY4=1 LUT4=2)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 38.450 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.932ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        1.784    -0.932    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X96Y26         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y26         FDRE (Prop_fdre_C_Q)         0.518    -0.414 r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[2]/Q
                         net (fo=6, routed)           0.458     0.043    design_1_i/num_capture_4bit_0/inst/A[2]
    SLICE_X94Y27         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.376     0.419 f  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0/O[0]
                         net (fo=341, routed)        10.881    11.300    design_1_i/ScreenBufferMem_0/inst/iAddrB[2]
    SLICE_X65Y53         LUT4 (Prop_lut4_I3_O)        0.295    11.595 f  design_1_i/ScreenBufferMem_0/inst/rMem[333][11]_i_2/O
                         net (fo=48, routed)          4.998    16.593    design_1_i/ScreenBufferMem_0/inst/rMem[333][11]_i_2_n_0
    SLICE_X100Y33        LUT4 (Prop_lut4_I0_O)        0.124    16.717 r  design_1_i/ScreenBufferMem_0/inst/rMem[525][4]_i_1/O
                         net (fo=1, routed)           0.000    16.717    design_1_i/ScreenBufferMem_0/inst/rMem[525][4]_i_1_n_0
    SLICE_X100Y33        FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[525][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        1.618    38.450    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X100Y33        FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[525][4]/C
                         clock pessimism              0.567    39.017    
                         clock uncertainty           -0.160    38.856    
    SLICE_X100Y33        FDRE (Setup_fdre_C_D)        0.081    38.937    design_1_i/ScreenBufferMem_0/inst/rMem_reg[525][4]
  -------------------------------------------------------------------
                         required time                         38.937    
                         arrival time                         -16.717    
  -------------------------------------------------------------------
                         slack                                 22.220    

Slack (MET) :             22.226ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[525][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        17.680ns  (logic 1.313ns (7.426%)  route 16.367ns (92.574%))
  Logic Levels:           3  (CARRY4=1 LUT4=2)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 38.450 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.932ns
    Clock Pessimism Removal (CPR):    0.605ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        1.784    -0.932    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X96Y26         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y26         FDRE (Prop_fdre_C_Q)         0.518    -0.414 r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[2]/Q
                         net (fo=6, routed)           0.458     0.043    design_1_i/num_capture_4bit_0/inst/A[2]
    SLICE_X94Y27         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.376     0.419 f  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0/O[0]
                         net (fo=341, routed)        10.881    11.300    design_1_i/ScreenBufferMem_0/inst/iAddrB[2]
    SLICE_X65Y53         LUT4 (Prop_lut4_I3_O)        0.295    11.595 f  design_1_i/ScreenBufferMem_0/inst/rMem[333][11]_i_2/O
                         net (fo=48, routed)          5.028    16.624    design_1_i/ScreenBufferMem_0/inst/rMem[333][11]_i_2_n_0
    SLICE_X96Y34         LUT4 (Prop_lut4_I0_O)        0.124    16.748 r  design_1_i/ScreenBufferMem_0/inst/rMem[525][0]_i_1/O
                         net (fo=1, routed)           0.000    16.748    design_1_i/ScreenBufferMem_0/inst/rMem[525][0]_i_1_n_0
    SLICE_X96Y34         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[525][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        1.618    38.450    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X96Y34         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[525][0]/C
                         clock pessimism              0.605    39.055    
                         clock uncertainty           -0.160    38.894    
    SLICE_X96Y34         FDRE (Setup_fdre_C_D)        0.079    38.973    design_1_i/ScreenBufferMem_0/inst/rMem_reg[525][0]
  -------------------------------------------------------------------
                         required time                         38.973    
                         arrival time                         -16.748    
  -------------------------------------------------------------------
                         slack                                 22.226    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[192][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[192][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.957%)  route 0.114ns (38.043%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.917ns
    Source Clock Delay      (SCD):    -0.674ns
    Clock Pessimism Removal (CPR):    -0.243ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        0.558    -0.674    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X39Y34         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[192][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.533 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[192][8]/Q
                         net (fo=2, routed)           0.114    -0.418    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[192][8]
    SLICE_X39Y34         LUT4 (Prop_lut4_I3_O)        0.045    -0.373 r  design_1_i/ScreenBufferMem_0/inst/rMem[192][8]_i_1/O
                         net (fo=1, routed)           0.000    -0.373    design_1_i/ScreenBufferMem_0/inst/rMem[192][8]_i_1_n_0
    SLICE_X39Y34         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[192][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        0.823    -0.917    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X39Y34         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[192][8]/C
                         clock pessimism              0.243    -0.674    
                         clock uncertainty            0.160    -0.513    
    SLICE_X39Y34         FDRE (Hold_fdre_C_D)         0.091    -0.422    design_1_i/ScreenBufferMem_0/inst/rMem_reg[192][8]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.373    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[544][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[544][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.957%)  route 0.114ns (38.043%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.887ns
    Source Clock Delay      (SCD):    -0.646ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        0.586    -0.646    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X87Y36         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[544][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.505 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[544][9]/Q
                         net (fo=2, routed)           0.114    -0.390    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[544][9]
    SLICE_X87Y36         LUT4 (Prop_lut4_I3_O)        0.045    -0.345 r  design_1_i/ScreenBufferMem_0/inst/rMem[544][9]_i_1/O
                         net (fo=1, routed)           0.000    -0.345    design_1_i/ScreenBufferMem_0/inst/rMem[544][9]_i_1_n_0
    SLICE_X87Y36         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[544][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        0.853    -0.887    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X87Y36         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[544][9]/C
                         clock pessimism              0.241    -0.646    
                         clock uncertainty            0.160    -0.485    
    SLICE_X87Y36         FDRE (Hold_fdre_C_D)         0.091    -0.394    design_1_i/ScreenBufferMem_0/inst/rMem_reg[544][9]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.345    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[81][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[81][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.957%)  route 0.114ns (38.043%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.922ns
    Source Clock Delay      (SCD):    -0.679ns
    Clock Pessimism Removal (CPR):    -0.243ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        0.553    -0.679    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X51Y16         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[81][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.538 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[81][8]/Q
                         net (fo=2, routed)           0.114    -0.423    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[81][8]
    SLICE_X51Y16         LUT4 (Prop_lut4_I3_O)        0.045    -0.378 r  design_1_i/ScreenBufferMem_0/inst/rMem[81][8]_i_1/O
                         net (fo=1, routed)           0.000    -0.378    design_1_i/ScreenBufferMem_0/inst/rMem[81][8]_i_1_n_0
    SLICE_X51Y16         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[81][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        0.818    -0.922    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X51Y16         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[81][8]/C
                         clock pessimism              0.243    -0.679    
                         clock uncertainty            0.160    -0.518    
    SLICE_X51Y16         FDRE (Hold_fdre_C_D)         0.091    -0.427    design_1_i/ScreenBufferMem_0/inst/rMem_reg[81][8]
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.378    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[102][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[102][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.784%)  route 0.115ns (38.216%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.901ns
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        0.573    -0.659    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X59Y27         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[102][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.518 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[102][8]/Q
                         net (fo=2, routed)           0.115    -0.402    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[102][8]
    SLICE_X59Y27         LUT4 (Prop_lut4_I3_O)        0.045    -0.357 r  design_1_i/ScreenBufferMem_0/inst/rMem[102][8]_i_1/O
                         net (fo=1, routed)           0.000    -0.357    design_1_i/ScreenBufferMem_0/inst/rMem[102][8]_i_1_n_0
    SLICE_X59Y27         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[102][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        0.839    -0.901    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X59Y27         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[102][8]/C
                         clock pessimism              0.242    -0.659    
                         clock uncertainty            0.160    -0.498    
    SLICE_X59Y27         FDRE (Hold_fdre_C_D)         0.091    -0.407    design_1_i/ScreenBufferMem_0/inst/rMem_reg[102][8]
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.357    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[125][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[125][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.344%)  route 0.117ns (38.656%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.901ns
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        0.573    -0.659    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X59Y22         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[125][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.518 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[125][2]/Q
                         net (fo=2, routed)           0.117    -0.400    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[125][2]
    SLICE_X59Y22         LUT3 (Prop_lut3_I2_O)        0.045    -0.355 r  design_1_i/ScreenBufferMem_0/inst/rMem[125][2]_i_1/O
                         net (fo=1, routed)           0.000    -0.355    design_1_i/ScreenBufferMem_0/inst/rMem[125][2]_i_1_n_0
    SLICE_X59Y22         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[125][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        0.839    -0.901    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X59Y22         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[125][2]/C
                         clock pessimism              0.242    -0.659    
                         clock uncertainty            0.160    -0.498    
    SLICE_X59Y22         FDRE (Hold_fdre_C_D)         0.092    -0.406    design_1_i/ScreenBufferMem_0/inst/rMem_reg[125][2]
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.355    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[597][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[597][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.344%)  route 0.117ns (38.656%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.896ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        0.578    -0.654    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X79Y27         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[597][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.513 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[597][8]/Q
                         net (fo=2, routed)           0.117    -0.395    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[597][8]
    SLICE_X79Y27         LUT4 (Prop_lut4_I3_O)        0.045    -0.350 r  design_1_i/ScreenBufferMem_0/inst/rMem[597][8]_i_1/O
                         net (fo=1, routed)           0.000    -0.350    design_1_i/ScreenBufferMem_0/inst/rMem[597][8]_i_1_n_0
    SLICE_X79Y27         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[597][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        0.844    -0.896    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X79Y27         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[597][8]/C
                         clock pessimism              0.242    -0.654    
                         clock uncertainty            0.160    -0.493    
    SLICE_X79Y27         FDRE (Hold_fdre_C_D)         0.092    -0.401    design_1_i/ScreenBufferMem_0/inst/rMem_reg[597][8]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.350    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[127][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[127][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.344%)  route 0.117ns (38.656%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.900ns
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        0.573    -0.659    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X57Y21         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[127][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.518 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[127][10]/Q
                         net (fo=2, routed)           0.117    -0.400    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[127][10]
    SLICE_X57Y21         LUT4 (Prop_lut4_I3_O)        0.045    -0.355 r  design_1_i/ScreenBufferMem_0/inst/rMem[127][10]_i_1/O
                         net (fo=1, routed)           0.000    -0.355    design_1_i/ScreenBufferMem_0/inst/rMem[127][10]_i_1_n_0
    SLICE_X57Y21         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[127][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        0.840    -0.900    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X57Y21         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[127][10]/C
                         clock pessimism              0.241    -0.659    
                         clock uncertainty            0.160    -0.498    
    SLICE_X57Y21         FDRE (Hold_fdre_C_D)         0.092    -0.406    design_1_i/ScreenBufferMem_0/inst/rMem_reg[127][10]
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.355    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[127][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[127][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.344%)  route 0.117ns (38.656%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.898ns
    Source Clock Delay      (SCD):    -0.656ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        0.576    -0.656    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X63Y20         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[127][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.515 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[127][1]/Q
                         net (fo=2, routed)           0.117    -0.397    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[127][1]
    SLICE_X63Y20         LUT3 (Prop_lut3_I2_O)        0.045    -0.352 r  design_1_i/ScreenBufferMem_0/inst/rMem[127][1]_i_1/O
                         net (fo=1, routed)           0.000    -0.352    design_1_i/ScreenBufferMem_0/inst/rMem[127][1]_i_1_n_0
    SLICE_X63Y20         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[127][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        0.842    -0.898    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X63Y20         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[127][1]/C
                         clock pessimism              0.242    -0.656    
                         clock uncertainty            0.160    -0.495    
    SLICE_X63Y20         FDRE (Hold_fdre_C_D)         0.092    -0.403    design_1_i/ScreenBufferMem_0/inst/rMem_reg[127][1]
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                          -0.352    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[201][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[201][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.344%)  route 0.117ns (38.656%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.922ns
    Source Clock Delay      (SCD):    -0.679ns
    Clock Pessimism Removal (CPR):    -0.243ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        0.553    -0.679    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X47Y29         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[201][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.538 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[201][2]/Q
                         net (fo=2, routed)           0.117    -0.420    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[201][2]
    SLICE_X47Y29         LUT3 (Prop_lut3_I2_O)        0.045    -0.375 r  design_1_i/ScreenBufferMem_0/inst/rMem[201][2]_i_1/O
                         net (fo=1, routed)           0.000    -0.375    design_1_i/ScreenBufferMem_0/inst/rMem[201][2]_i_1_n_0
    SLICE_X47Y29         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[201][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        0.818    -0.922    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X47Y29         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[201][2]/C
                         clock pessimism              0.243    -0.679    
                         clock uncertainty            0.160    -0.518    
    SLICE_X47Y29         FDRE (Hold_fdre_C_D)         0.092    -0.426    design_1_i/ScreenBufferMem_0/inst/rMem_reg[201][2]
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                          -0.375    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[202][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[202][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.344%)  route 0.117ns (38.656%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.918ns
    Source Clock Delay      (SCD):    -0.675ns
    Clock Pessimism Removal (CPR):    -0.243ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        0.557    -0.675    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X43Y33         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[202][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.534 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[202][1]/Q
                         net (fo=2, routed)           0.117    -0.416    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[202][1]
    SLICE_X43Y33         LUT3 (Prop_lut3_I2_O)        0.045    -0.371 r  design_1_i/ScreenBufferMem_0/inst/rMem[202][1]_i_1/O
                         net (fo=1, routed)           0.000    -0.371    design_1_i/ScreenBufferMem_0/inst/rMem[202][1]_i_1_n_0
    SLICE_X43Y33         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[202][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        0.822    -0.918    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X43Y33         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[202][1]/C
                         clock pessimism              0.243    -0.675    
                         clock uncertainty            0.160    -0.514    
    SLICE_X43Y33         FDRE (Hold_fdre_C_D)         0.092    -0.422    design_1_i/ScreenBufferMem_0/inst/rMem_reg[202][1]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.371    
  -------------------------------------------------------------------
                         slack                                  0.051    





