# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../RC5_complete.srcs/sources_1/new/RC5_pkg.vhd" \
"../../../../RC5_complete.srcs/sources_1/new/RC5_decode.vhd" \
"../../../../RC5_complete.srcs/sources_1/new/RC5_encode.vhd" \
"../../../../RC5_complete.srcs/sources_1/new/RC5_keygen.vhd" \
"../../../../RC5_complete.srcs/sources_1/new/RC5_top.vhd" \

# Do not sort compile order
nosort
