
blink.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000183c  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000030  080018fc  080018fc  000118fc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800192c  0800192c  00020004  2**0
                  CONTENTS
  4 .ARM          00000000  0800192c  0800192c  00020004  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800192c  0800192c  00020004  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800192c  0800192c  0001192c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08001930  08001930  00011930  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000004  20000000  08001934  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000006c  20000004  08001938  00020004  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000070  08001938  00020070  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020004  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000b094  00000000  00000000  0002002c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000018d8  00000000  00000000  0002b0c0  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000618  00000000  00000000  0002c998  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000560  00000000  00000000  0002cfb0  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0000c5c9  00000000  00000000  0002d510  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   000071fb  00000000  00000000  00039ad9  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0003f963  00000000  00000000  00040cd4  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  00080637  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000142c  00000000  00000000  000806b4  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000004 	.word	0x20000004
 80000e0:	00000000 	.word	0x00000000
 80000e4:	080018e4 	.word	0x080018e4

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000008 	.word	0x20000008
 8000104:	080018e4 	.word	0x080018e4

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			; (mov r8, r8)

08000220 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000220:	b580      	push	{r7, lr}
 8000222:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000224:	4b07      	ldr	r3, [pc, #28]	; (8000244 <HAL_Init+0x24>)
 8000226:	681a      	ldr	r2, [r3, #0]
 8000228:	4b06      	ldr	r3, [pc, #24]	; (8000244 <HAL_Init+0x24>)
 800022a:	2110      	movs	r1, #16
 800022c:	430a      	orrs	r2, r1
 800022e:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 8000230:	2000      	movs	r0, #0
 8000232:	f000 f809 	bl	8000248 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000236:	f001 fa2f 	bl	8001698 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800023a:	2300      	movs	r3, #0
}
 800023c:	0018      	movs	r0, r3
 800023e:	46bd      	mov	sp, r7
 8000240:	bd80      	pop	{r7, pc}
 8000242:	46c0      	nop			; (mov r8, r8)
 8000244:	40022000 	.word	0x40022000

08000248 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000248:	b580      	push	{r7, lr}
 800024a:	b082      	sub	sp, #8
 800024c:	af00      	add	r7, sp, #0
 800024e:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000U);
 8000250:	f001 f81c 	bl	800128c <HAL_RCC_GetHCLKFreq>
 8000254:	0002      	movs	r2, r0
 8000256:	23fa      	movs	r3, #250	; 0xfa
 8000258:	0099      	lsls	r1, r3, #2
 800025a:	0010      	movs	r0, r2
 800025c:	f7ff ff54 	bl	8000108 <__udivsi3>
 8000260:	0003      	movs	r3, r0
 8000262:	0018      	movs	r0, r3
 8000264:	f000 f8e7 	bl	8000436 <HAL_SYSTICK_Config>

  /*Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority ,0U);
 8000268:	6879      	ldr	r1, [r7, #4]
 800026a:	2301      	movs	r3, #1
 800026c:	425b      	negs	r3, r3
 800026e:	2200      	movs	r2, #0
 8000270:	0018      	movs	r0, r3
 8000272:	f000 f8cb 	bl	800040c <HAL_NVIC_SetPriority>

   /* Return function status */
  return HAL_OK;
 8000276:	2300      	movs	r3, #0
}
 8000278:	0018      	movs	r0, r3
 800027a:	46bd      	mov	sp, r7
 800027c:	b002      	add	sp, #8
 800027e:	bd80      	pop	{r7, pc}

08000280 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000280:	b580      	push	{r7, lr}
 8000282:	af00      	add	r7, sp, #0
  uwTick++;
 8000284:	4b03      	ldr	r3, [pc, #12]	; (8000294 <HAL_IncTick+0x14>)
 8000286:	681b      	ldr	r3, [r3, #0]
 8000288:	1c5a      	adds	r2, r3, #1
 800028a:	4b02      	ldr	r3, [pc, #8]	; (8000294 <HAL_IncTick+0x14>)
 800028c:	601a      	str	r2, [r3, #0]
}
 800028e:	46c0      	nop			; (mov r8, r8)
 8000290:	46bd      	mov	sp, r7
 8000292:	bd80      	pop	{r7, pc}
 8000294:	20000020 	.word	0x20000020

08000298 <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000298:	b580      	push	{r7, lr}
 800029a:	af00      	add	r7, sp, #0
  return uwTick;
 800029c:	4b02      	ldr	r3, [pc, #8]	; (80002a8 <HAL_GetTick+0x10>)
 800029e:	681b      	ldr	r3, [r3, #0]
}
 80002a0:	0018      	movs	r0, r3
 80002a2:	46bd      	mov	sp, r7
 80002a4:	bd80      	pop	{r7, pc}
 80002a6:	46c0      	nop			; (mov r8, r8)
 80002a8:	20000020 	.word	0x20000020

080002ac <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(__IO uint32_t Delay)
{
 80002ac:	b580      	push	{r7, lr}
 80002ae:	b084      	sub	sp, #16
 80002b0:	af00      	add	r7, sp, #0
 80002b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80002b4:	f7ff fff0 	bl	8000298 <HAL_GetTick>
 80002b8:	0003      	movs	r3, r0
 80002ba:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 80002bc:	687b      	ldr	r3, [r7, #4]
 80002be:	60fb      	str	r3, [r7, #12]
  
  /* Add a period to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80002c0:	68fb      	ldr	r3, [r7, #12]
 80002c2:	3301      	adds	r3, #1
 80002c4:	d002      	beq.n	80002cc <HAL_Delay+0x20>
  {
     wait++;
 80002c6:	68fb      	ldr	r3, [r7, #12]
 80002c8:	3301      	adds	r3, #1
 80002ca:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 80002cc:	46c0      	nop			; (mov r8, r8)
 80002ce:	f7ff ffe3 	bl	8000298 <HAL_GetTick>
 80002d2:	0002      	movs	r2, r0
 80002d4:	68bb      	ldr	r3, [r7, #8]
 80002d6:	1ad3      	subs	r3, r2, r3
 80002d8:	68fa      	ldr	r2, [r7, #12]
 80002da:	429a      	cmp	r2, r3
 80002dc:	d8f7      	bhi.n	80002ce <HAL_Delay+0x22>
  {
  }
}
 80002de:	46c0      	nop			; (mov r8, r8)
 80002e0:	46bd      	mov	sp, r7
 80002e2:	b004      	add	sp, #16
 80002e4:	bd80      	pop	{r7, pc}
	...

080002e8 <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80002e8:	b590      	push	{r4, r7, lr}
 80002ea:	b083      	sub	sp, #12
 80002ec:	af00      	add	r7, sp, #0
 80002ee:	0002      	movs	r2, r0
 80002f0:	6039      	str	r1, [r7, #0]
 80002f2:	1dfb      	adds	r3, r7, #7
 80002f4:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) < 0)
 80002f6:	1dfb      	adds	r3, r7, #7
 80002f8:	781b      	ldrb	r3, [r3, #0]
 80002fa:	2b7f      	cmp	r3, #127	; 0x7f
 80002fc:	d932      	bls.n	8000364 <NVIC_SetPriority+0x7c>
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80002fe:	4a2f      	ldr	r2, [pc, #188]	; (80003bc <NVIC_SetPriority+0xd4>)
 8000300:	1dfb      	adds	r3, r7, #7
 8000302:	781b      	ldrb	r3, [r3, #0]
 8000304:	0019      	movs	r1, r3
 8000306:	230f      	movs	r3, #15
 8000308:	400b      	ands	r3, r1
 800030a:	3b08      	subs	r3, #8
 800030c:	089b      	lsrs	r3, r3, #2
 800030e:	3306      	adds	r3, #6
 8000310:	009b      	lsls	r3, r3, #2
 8000312:	18d3      	adds	r3, r2, r3
 8000314:	3304      	adds	r3, #4
 8000316:	681b      	ldr	r3, [r3, #0]
 8000318:	1dfa      	adds	r2, r7, #7
 800031a:	7812      	ldrb	r2, [r2, #0]
 800031c:	0011      	movs	r1, r2
 800031e:	2203      	movs	r2, #3
 8000320:	400a      	ands	r2, r1
 8000322:	00d2      	lsls	r2, r2, #3
 8000324:	21ff      	movs	r1, #255	; 0xff
 8000326:	4091      	lsls	r1, r2
 8000328:	000a      	movs	r2, r1
 800032a:	43d2      	mvns	r2, r2
 800032c:	401a      	ands	r2, r3
 800032e:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000330:	683b      	ldr	r3, [r7, #0]
 8000332:	019b      	lsls	r3, r3, #6
 8000334:	22ff      	movs	r2, #255	; 0xff
 8000336:	401a      	ands	r2, r3
 8000338:	1dfb      	adds	r3, r7, #7
 800033a:	781b      	ldrb	r3, [r3, #0]
 800033c:	0018      	movs	r0, r3
 800033e:	2303      	movs	r3, #3
 8000340:	4003      	ands	r3, r0
 8000342:	00db      	lsls	r3, r3, #3
 8000344:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000346:	481d      	ldr	r0, [pc, #116]	; (80003bc <NVIC_SetPriority+0xd4>)
 8000348:	1dfb      	adds	r3, r7, #7
 800034a:	781b      	ldrb	r3, [r3, #0]
 800034c:	001c      	movs	r4, r3
 800034e:	230f      	movs	r3, #15
 8000350:	4023      	ands	r3, r4
 8000352:	3b08      	subs	r3, #8
 8000354:	089b      	lsrs	r3, r3, #2
 8000356:	430a      	orrs	r2, r1
 8000358:	3306      	adds	r3, #6
 800035a:	009b      	lsls	r3, r3, #2
 800035c:	18c3      	adds	r3, r0, r3
 800035e:	3304      	adds	r3, #4
 8000360:	601a      	str	r2, [r3, #0]
  else
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8000362:	e027      	b.n	80003b4 <NVIC_SetPriority+0xcc>
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000364:	4a16      	ldr	r2, [pc, #88]	; (80003c0 <NVIC_SetPriority+0xd8>)
 8000366:	1dfb      	adds	r3, r7, #7
 8000368:	781b      	ldrb	r3, [r3, #0]
 800036a:	b25b      	sxtb	r3, r3
 800036c:	089b      	lsrs	r3, r3, #2
 800036e:	33c0      	adds	r3, #192	; 0xc0
 8000370:	009b      	lsls	r3, r3, #2
 8000372:	589b      	ldr	r3, [r3, r2]
 8000374:	1dfa      	adds	r2, r7, #7
 8000376:	7812      	ldrb	r2, [r2, #0]
 8000378:	0011      	movs	r1, r2
 800037a:	2203      	movs	r2, #3
 800037c:	400a      	ands	r2, r1
 800037e:	00d2      	lsls	r2, r2, #3
 8000380:	21ff      	movs	r1, #255	; 0xff
 8000382:	4091      	lsls	r1, r2
 8000384:	000a      	movs	r2, r1
 8000386:	43d2      	mvns	r2, r2
 8000388:	401a      	ands	r2, r3
 800038a:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800038c:	683b      	ldr	r3, [r7, #0]
 800038e:	019b      	lsls	r3, r3, #6
 8000390:	22ff      	movs	r2, #255	; 0xff
 8000392:	401a      	ands	r2, r3
 8000394:	1dfb      	adds	r3, r7, #7
 8000396:	781b      	ldrb	r3, [r3, #0]
 8000398:	0018      	movs	r0, r3
 800039a:	2303      	movs	r3, #3
 800039c:	4003      	ands	r3, r0
 800039e:	00db      	lsls	r3, r3, #3
 80003a0:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80003a2:	4807      	ldr	r0, [pc, #28]	; (80003c0 <NVIC_SetPriority+0xd8>)
 80003a4:	1dfb      	adds	r3, r7, #7
 80003a6:	781b      	ldrb	r3, [r3, #0]
 80003a8:	b25b      	sxtb	r3, r3
 80003aa:	089b      	lsrs	r3, r3, #2
 80003ac:	430a      	orrs	r2, r1
 80003ae:	33c0      	adds	r3, #192	; 0xc0
 80003b0:	009b      	lsls	r3, r3, #2
 80003b2:	501a      	str	r2, [r3, r0]
}
 80003b4:	46c0      	nop			; (mov r8, r8)
 80003b6:	46bd      	mov	sp, r7
 80003b8:	b003      	add	sp, #12
 80003ba:	bd90      	pop	{r4, r7, pc}
 80003bc:	e000ed00 	.word	0xe000ed00
 80003c0:	e000e100 	.word	0xe000e100

080003c4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80003c4:	b580      	push	{r7, lr}
 80003c6:	b082      	sub	sp, #8
 80003c8:	af00      	add	r7, sp, #0
 80003ca:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80003cc:	687b      	ldr	r3, [r7, #4]
 80003ce:	3b01      	subs	r3, #1
 80003d0:	4a0c      	ldr	r2, [pc, #48]	; (8000404 <SysTick_Config+0x40>)
 80003d2:	4293      	cmp	r3, r2
 80003d4:	d901      	bls.n	80003da <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80003d6:	2301      	movs	r3, #1
 80003d8:	e010      	b.n	80003fc <SysTick_Config+0x38>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80003da:	4b0b      	ldr	r3, [pc, #44]	; (8000408 <SysTick_Config+0x44>)
 80003dc:	687a      	ldr	r2, [r7, #4]
 80003de:	3a01      	subs	r2, #1
 80003e0:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80003e2:	2301      	movs	r3, #1
 80003e4:	425b      	negs	r3, r3
 80003e6:	2103      	movs	r1, #3
 80003e8:	0018      	movs	r0, r3
 80003ea:	f7ff ff7d 	bl	80002e8 <NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80003ee:	4b06      	ldr	r3, [pc, #24]	; (8000408 <SysTick_Config+0x44>)
 80003f0:	2200      	movs	r2, #0
 80003f2:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80003f4:	4b04      	ldr	r3, [pc, #16]	; (8000408 <SysTick_Config+0x44>)
 80003f6:	2207      	movs	r2, #7
 80003f8:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80003fa:	2300      	movs	r3, #0
}
 80003fc:	0018      	movs	r0, r3
 80003fe:	46bd      	mov	sp, r7
 8000400:	b002      	add	sp, #8
 8000402:	bd80      	pop	{r7, pc}
 8000404:	00ffffff 	.word	0x00ffffff
 8000408:	e000e010 	.word	0xe000e010

0800040c <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800040c:	b580      	push	{r7, lr}
 800040e:	b084      	sub	sp, #16
 8000410:	af00      	add	r7, sp, #0
 8000412:	60b9      	str	r1, [r7, #8]
 8000414:	607a      	str	r2, [r7, #4]
 8000416:	210f      	movs	r1, #15
 8000418:	187b      	adds	r3, r7, r1
 800041a:	1c02      	adds	r2, r0, #0
 800041c:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 800041e:	68ba      	ldr	r2, [r7, #8]
 8000420:	187b      	adds	r3, r7, r1
 8000422:	781b      	ldrb	r3, [r3, #0]
 8000424:	b25b      	sxtb	r3, r3
 8000426:	0011      	movs	r1, r2
 8000428:	0018      	movs	r0, r3
 800042a:	f7ff ff5d 	bl	80002e8 <NVIC_SetPriority>
}
 800042e:	46c0      	nop			; (mov r8, r8)
 8000430:	46bd      	mov	sp, r7
 8000432:	b004      	add	sp, #16
 8000434:	bd80      	pop	{r7, pc}

08000436 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000436:	b580      	push	{r7, lr}
 8000438:	b082      	sub	sp, #8
 800043a:	af00      	add	r7, sp, #0
 800043c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800043e:	687b      	ldr	r3, [r7, #4]
 8000440:	0018      	movs	r0, r3
 8000442:	f7ff ffbf 	bl	80003c4 <SysTick_Config>
 8000446:	0003      	movs	r3, r0
}
 8000448:	0018      	movs	r0, r3
 800044a:	46bd      	mov	sp, r7
 800044c:	b002      	add	sp, #8
 800044e:	bd80      	pop	{r7, pc}

08000450 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{ 
 8000450:	b580      	push	{r7, lr}
 8000452:	b086      	sub	sp, #24
 8000454:	af00      	add	r7, sp, #0
 8000456:	6078      	str	r0, [r7, #4]
 8000458:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800045a:	2300      	movs	r3, #0
 800045c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800045e:	2300      	movs	r3, #0
 8000460:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 8000462:	2300      	movs	r3, #0
 8000464:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull)); 

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != RESET)
 8000466:	e14f      	b.n	8000708 <HAL_GPIO_Init+0x2b8>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8000468:	683b      	ldr	r3, [r7, #0]
 800046a:	681b      	ldr	r3, [r3, #0]
 800046c:	2101      	movs	r1, #1
 800046e:	697a      	ldr	r2, [r7, #20]
 8000470:	4091      	lsls	r1, r2
 8000472:	000a      	movs	r2, r1
 8000474:	4013      	ands	r3, r2
 8000476:	60fb      	str	r3, [r7, #12]
    
    if(iocurrent)
 8000478:	68fb      	ldr	r3, [r7, #12]
 800047a:	2b00      	cmp	r3, #0
 800047c:	d100      	bne.n	8000480 <HAL_GPIO_Init+0x30>
 800047e:	e140      	b.n	8000702 <HAL_GPIO_Init+0x2b2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD)) 
 8000480:	683b      	ldr	r3, [r7, #0]
 8000482:	685b      	ldr	r3, [r3, #4]
 8000484:	2b02      	cmp	r3, #2
 8000486:	d003      	beq.n	8000490 <HAL_GPIO_Init+0x40>
 8000488:	683b      	ldr	r3, [r7, #0]
 800048a:	685b      	ldr	r3, [r3, #4]
 800048c:	2b12      	cmp	r3, #18
 800048e:	d123      	bne.n	80004d8 <HAL_GPIO_Init+0x88>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        
        /* Configure Alternate function mapped with the current IO */ 
        temp = GPIOx->AFR[position >> 3];
 8000490:	697b      	ldr	r3, [r7, #20]
 8000492:	08da      	lsrs	r2, r3, #3
 8000494:	687b      	ldr	r3, [r7, #4]
 8000496:	3208      	adds	r2, #8
 8000498:	0092      	lsls	r2, r2, #2
 800049a:	58d3      	ldr	r3, [r2, r3]
 800049c:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, 0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;      
 800049e:	697b      	ldr	r3, [r7, #20]
 80004a0:	2207      	movs	r2, #7
 80004a2:	4013      	ands	r3, r2
 80004a4:	009b      	lsls	r3, r3, #2
 80004a6:	220f      	movs	r2, #15
 80004a8:	409a      	lsls	r2, r3
 80004aa:	0013      	movs	r3, r2
 80004ac:	43da      	mvns	r2, r3
 80004ae:	693b      	ldr	r3, [r7, #16]
 80004b0:	4013      	ands	r3, r2
 80004b2:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));       
 80004b4:	683b      	ldr	r3, [r7, #0]
 80004b6:	691a      	ldr	r2, [r3, #16]
 80004b8:	697b      	ldr	r3, [r7, #20]
 80004ba:	2107      	movs	r1, #7
 80004bc:	400b      	ands	r3, r1
 80004be:	009b      	lsls	r3, r3, #2
 80004c0:	409a      	lsls	r2, r3
 80004c2:	0013      	movs	r3, r2
 80004c4:	693a      	ldr	r2, [r7, #16]
 80004c6:	4313      	orrs	r3, r2
 80004c8:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 80004ca:	697b      	ldr	r3, [r7, #20]
 80004cc:	08da      	lsrs	r2, r3, #3
 80004ce:	687b      	ldr	r3, [r7, #4]
 80004d0:	3208      	adds	r2, #8
 80004d2:	0092      	lsls	r2, r2, #2
 80004d4:	6939      	ldr	r1, [r7, #16]
 80004d6:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80004d8:	687b      	ldr	r3, [r7, #4]
 80004da:	681b      	ldr	r3, [r3, #0]
 80004dc:	613b      	str	r3, [r7, #16]
      CLEAR_BIT(temp, GPIO_MODER_MODER0 << (position * 2U));   
 80004de:	697b      	ldr	r3, [r7, #20]
 80004e0:	005b      	lsls	r3, r3, #1
 80004e2:	2203      	movs	r2, #3
 80004e4:	409a      	lsls	r2, r3
 80004e6:	0013      	movs	r3, r2
 80004e8:	43da      	mvns	r2, r3
 80004ea:	693b      	ldr	r3, [r7, #16]
 80004ec:	4013      	ands	r3, r2
 80004ee:	613b      	str	r3, [r7, #16]
      SET_BIT(temp, (GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80004f0:	683b      	ldr	r3, [r7, #0]
 80004f2:	685b      	ldr	r3, [r3, #4]
 80004f4:	2203      	movs	r2, #3
 80004f6:	401a      	ands	r2, r3
 80004f8:	697b      	ldr	r3, [r7, #20]
 80004fa:	005b      	lsls	r3, r3, #1
 80004fc:	409a      	lsls	r2, r3
 80004fe:	0013      	movs	r3, r2
 8000500:	693a      	ldr	r2, [r7, #16]
 8000502:	4313      	orrs	r3, r2
 8000504:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000506:	687b      	ldr	r3, [r7, #4]
 8000508:	693a      	ldr	r2, [r7, #16]
 800050a:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800050c:	683b      	ldr	r3, [r7, #0]
 800050e:	685b      	ldr	r3, [r3, #4]
 8000510:	2b01      	cmp	r3, #1
 8000512:	d00b      	beq.n	800052c <HAL_GPIO_Init+0xdc>
 8000514:	683b      	ldr	r3, [r7, #0]
 8000516:	685b      	ldr	r3, [r3, #4]
 8000518:	2b02      	cmp	r3, #2
 800051a:	d007      	beq.n	800052c <HAL_GPIO_Init+0xdc>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800051c:	683b      	ldr	r3, [r7, #0]
 800051e:	685b      	ldr	r3, [r3, #4]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000520:	2b11      	cmp	r3, #17
 8000522:	d003      	beq.n	800052c <HAL_GPIO_Init+0xdc>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000524:	683b      	ldr	r3, [r7, #0]
 8000526:	685b      	ldr	r3, [r3, #4]
 8000528:	2b12      	cmp	r3, #18
 800052a:	d130      	bne.n	800058e <HAL_GPIO_Init+0x13e>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800052c:	687b      	ldr	r3, [r7, #4]
 800052e:	689b      	ldr	r3, [r3, #8]
 8000530:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000532:	697b      	ldr	r3, [r7, #20]
 8000534:	005b      	lsls	r3, r3, #1
 8000536:	2203      	movs	r2, #3
 8000538:	409a      	lsls	r2, r3
 800053a:	0013      	movs	r3, r2
 800053c:	43da      	mvns	r2, r3
 800053e:	693b      	ldr	r3, [r7, #16]
 8000540:	4013      	ands	r3, r2
 8000542:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, GPIO_Init->Speed << (position * 2U));
 8000544:	683b      	ldr	r3, [r7, #0]
 8000546:	68da      	ldr	r2, [r3, #12]
 8000548:	697b      	ldr	r3, [r7, #20]
 800054a:	005b      	lsls	r3, r3, #1
 800054c:	409a      	lsls	r2, r3
 800054e:	0013      	movs	r3, r2
 8000550:	693a      	ldr	r2, [r7, #16]
 8000552:	4313      	orrs	r3, r2
 8000554:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000556:	687b      	ldr	r3, [r7, #4]
 8000558:	693a      	ldr	r2, [r7, #16]
 800055a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800055c:	687b      	ldr	r3, [r7, #4]
 800055e:	685b      	ldr	r3, [r3, #4]
 8000560:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, GPIO_OTYPER_OT_0 << position) ;
 8000562:	2201      	movs	r2, #1
 8000564:	697b      	ldr	r3, [r7, #20]
 8000566:	409a      	lsls	r2, r3
 8000568:	0013      	movs	r3, r2
 800056a:	43da      	mvns	r2, r3
 800056c:	693b      	ldr	r3, [r7, #16]
 800056e:	4013      	ands	r3, r2
 8000570:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, ((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8000572:	683b      	ldr	r3, [r7, #0]
 8000574:	685b      	ldr	r3, [r3, #4]
 8000576:	091b      	lsrs	r3, r3, #4
 8000578:	2201      	movs	r2, #1
 800057a:	401a      	ands	r2, r3
 800057c:	697b      	ldr	r3, [r7, #20]
 800057e:	409a      	lsls	r2, r3
 8000580:	0013      	movs	r3, r2
 8000582:	693a      	ldr	r2, [r7, #16]
 8000584:	4313      	orrs	r3, r2
 8000586:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000588:	687b      	ldr	r3, [r7, #4]
 800058a:	693a      	ldr	r2, [r7, #16]
 800058c:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800058e:	687b      	ldr	r3, [r7, #4]
 8000590:	68db      	ldr	r3, [r3, #12]
 8000592:	613b      	str	r3, [r7, #16]
      CLEAR_BIT(temp, GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000594:	697b      	ldr	r3, [r7, #20]
 8000596:	005b      	lsls	r3, r3, #1
 8000598:	2203      	movs	r2, #3
 800059a:	409a      	lsls	r2, r3
 800059c:	0013      	movs	r3, r2
 800059e:	43da      	mvns	r2, r3
 80005a0:	693b      	ldr	r3, [r7, #16]
 80005a2:	4013      	ands	r3, r2
 80005a4:	613b      	str	r3, [r7, #16]
      SET_BIT(temp, (GPIO_Init->Pull) << (position * 2U));
 80005a6:	683b      	ldr	r3, [r7, #0]
 80005a8:	689a      	ldr	r2, [r3, #8]
 80005aa:	697b      	ldr	r3, [r7, #20]
 80005ac:	005b      	lsls	r3, r3, #1
 80005ae:	409a      	lsls	r2, r3
 80005b0:	0013      	movs	r3, r2
 80005b2:	693a      	ldr	r2, [r7, #16]
 80005b4:	4313      	orrs	r3, r2
 80005b6:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 80005b8:	687b      	ldr	r3, [r7, #4]
 80005ba:	693a      	ldr	r2, [r7, #16]
 80005bc:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE) 
 80005be:	683b      	ldr	r3, [r7, #0]
 80005c0:	685a      	ldr	r2, [r3, #4]
 80005c2:	2380      	movs	r3, #128	; 0x80
 80005c4:	055b      	lsls	r3, r3, #21
 80005c6:	4013      	ands	r3, r2
 80005c8:	d100      	bne.n	80005cc <HAL_GPIO_Init+0x17c>
 80005ca:	e09a      	b.n	8000702 <HAL_GPIO_Init+0x2b2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80005cc:	4b54      	ldr	r3, [pc, #336]	; (8000720 <HAL_GPIO_Init+0x2d0>)
 80005ce:	699a      	ldr	r2, [r3, #24]
 80005d0:	4b53      	ldr	r3, [pc, #332]	; (8000720 <HAL_GPIO_Init+0x2d0>)
 80005d2:	2101      	movs	r1, #1
 80005d4:	430a      	orrs	r2, r1
 80005d6:	619a      	str	r2, [r3, #24]
 80005d8:	4b51      	ldr	r3, [pc, #324]	; (8000720 <HAL_GPIO_Init+0x2d0>)
 80005da:	699b      	ldr	r3, [r3, #24]
 80005dc:	2201      	movs	r2, #1
 80005de:	4013      	ands	r3, r2
 80005e0:	60bb      	str	r3, [r7, #8]
 80005e2:	68bb      	ldr	r3, [r7, #8]
  
        temp = SYSCFG->EXTICR[position >> 2];
 80005e4:	4a4f      	ldr	r2, [pc, #316]	; (8000724 <HAL_GPIO_Init+0x2d4>)
 80005e6:	697b      	ldr	r3, [r7, #20]
 80005e8:	089b      	lsrs	r3, r3, #2
 80005ea:	3302      	adds	r3, #2
 80005ec:	009b      	lsls	r3, r3, #2
 80005ee:	589b      	ldr	r3, [r3, r2]
 80005f0:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 80005f2:	697b      	ldr	r3, [r7, #20]
 80005f4:	2203      	movs	r2, #3
 80005f6:	4013      	ands	r3, r2
 80005f8:	009b      	lsls	r3, r3, #2
 80005fa:	220f      	movs	r2, #15
 80005fc:	409a      	lsls	r2, r3
 80005fe:	0013      	movs	r3, r2
 8000600:	43da      	mvns	r2, r3
 8000602:	693b      	ldr	r3, [r7, #16]
 8000604:	4013      	ands	r3, r2
 8000606:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000608:	687a      	ldr	r2, [r7, #4]
 800060a:	2390      	movs	r3, #144	; 0x90
 800060c:	05db      	lsls	r3, r3, #23
 800060e:	429a      	cmp	r2, r3
 8000610:	d013      	beq.n	800063a <HAL_GPIO_Init+0x1ea>
 8000612:	687b      	ldr	r3, [r7, #4]
 8000614:	4a44      	ldr	r2, [pc, #272]	; (8000728 <HAL_GPIO_Init+0x2d8>)
 8000616:	4293      	cmp	r3, r2
 8000618:	d00d      	beq.n	8000636 <HAL_GPIO_Init+0x1e6>
 800061a:	687b      	ldr	r3, [r7, #4]
 800061c:	4a43      	ldr	r2, [pc, #268]	; (800072c <HAL_GPIO_Init+0x2dc>)
 800061e:	4293      	cmp	r3, r2
 8000620:	d007      	beq.n	8000632 <HAL_GPIO_Init+0x1e2>
 8000622:	687b      	ldr	r3, [r7, #4]
 8000624:	4a42      	ldr	r2, [pc, #264]	; (8000730 <HAL_GPIO_Init+0x2e0>)
 8000626:	4293      	cmp	r3, r2
 8000628:	d101      	bne.n	800062e <HAL_GPIO_Init+0x1de>
 800062a:	2303      	movs	r3, #3
 800062c:	e006      	b.n	800063c <HAL_GPIO_Init+0x1ec>
 800062e:	2305      	movs	r3, #5
 8000630:	e004      	b.n	800063c <HAL_GPIO_Init+0x1ec>
 8000632:	2302      	movs	r3, #2
 8000634:	e002      	b.n	800063c <HAL_GPIO_Init+0x1ec>
 8000636:	2301      	movs	r3, #1
 8000638:	e000      	b.n	800063c <HAL_GPIO_Init+0x1ec>
 800063a:	2300      	movs	r3, #0
 800063c:	697a      	ldr	r2, [r7, #20]
 800063e:	2103      	movs	r1, #3
 8000640:	400a      	ands	r2, r1
 8000642:	0092      	lsls	r2, r2, #2
 8000644:	4093      	lsls	r3, r2
 8000646:	693a      	ldr	r2, [r7, #16]
 8000648:	4313      	orrs	r3, r2
 800064a:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2] = temp;
 800064c:	4935      	ldr	r1, [pc, #212]	; (8000724 <HAL_GPIO_Init+0x2d4>)
 800064e:	697b      	ldr	r3, [r7, #20]
 8000650:	089b      	lsrs	r3, r3, #2
 8000652:	3302      	adds	r3, #2
 8000654:	009b      	lsls	r3, r3, #2
 8000656:	693a      	ldr	r2, [r7, #16]
 8000658:	505a      	str	r2, [r3, r1]
                  
        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800065a:	4b36      	ldr	r3, [pc, #216]	; (8000734 <HAL_GPIO_Init+0x2e4>)
 800065c:	681b      	ldr	r3, [r3, #0]
 800065e:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8000660:	68fb      	ldr	r3, [r7, #12]
 8000662:	43da      	mvns	r2, r3
 8000664:	693b      	ldr	r3, [r7, #16]
 8000666:	4013      	ands	r3, r2
 8000668:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800066a:	683b      	ldr	r3, [r7, #0]
 800066c:	685a      	ldr	r2, [r3, #4]
 800066e:	2380      	movs	r3, #128	; 0x80
 8000670:	025b      	lsls	r3, r3, #9
 8000672:	4013      	ands	r3, r2
 8000674:	d003      	beq.n	800067e <HAL_GPIO_Init+0x22e>
        {
          SET_BIT(temp, iocurrent); 
 8000676:	693a      	ldr	r2, [r7, #16]
 8000678:	68fb      	ldr	r3, [r7, #12]
 800067a:	4313      	orrs	r3, r2
 800067c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 800067e:	4b2d      	ldr	r3, [pc, #180]	; (8000734 <HAL_GPIO_Init+0x2e4>)
 8000680:	693a      	ldr	r2, [r7, #16]
 8000682:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 8000684:	4b2b      	ldr	r3, [pc, #172]	; (8000734 <HAL_GPIO_Init+0x2e4>)
 8000686:	685b      	ldr	r3, [r3, #4]
 8000688:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);      
 800068a:	68fb      	ldr	r3, [r7, #12]
 800068c:	43da      	mvns	r2, r3
 800068e:	693b      	ldr	r3, [r7, #16]
 8000690:	4013      	ands	r3, r2
 8000692:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000694:	683b      	ldr	r3, [r7, #0]
 8000696:	685a      	ldr	r2, [r3, #4]
 8000698:	2380      	movs	r3, #128	; 0x80
 800069a:	029b      	lsls	r3, r3, #10
 800069c:	4013      	ands	r3, r2
 800069e:	d003      	beq.n	80006a8 <HAL_GPIO_Init+0x258>
        { 
          SET_BIT(temp, iocurrent); 
 80006a0:	693a      	ldr	r2, [r7, #16]
 80006a2:	68fb      	ldr	r3, [r7, #12]
 80006a4:	4313      	orrs	r3, r2
 80006a6:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80006a8:	4b22      	ldr	r3, [pc, #136]	; (8000734 <HAL_GPIO_Init+0x2e4>)
 80006aa:	693a      	ldr	r2, [r7, #16]
 80006ac:	605a      	str	r2, [r3, #4]
  
        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80006ae:	4b21      	ldr	r3, [pc, #132]	; (8000734 <HAL_GPIO_Init+0x2e4>)
 80006b0:	689b      	ldr	r3, [r3, #8]
 80006b2:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent); 
 80006b4:	68fb      	ldr	r3, [r7, #12]
 80006b6:	43da      	mvns	r2, r3
 80006b8:	693b      	ldr	r3, [r7, #16]
 80006ba:	4013      	ands	r3, r2
 80006bc:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80006be:	683b      	ldr	r3, [r7, #0]
 80006c0:	685a      	ldr	r2, [r3, #4]
 80006c2:	2380      	movs	r3, #128	; 0x80
 80006c4:	035b      	lsls	r3, r3, #13
 80006c6:	4013      	ands	r3, r2
 80006c8:	d003      	beq.n	80006d2 <HAL_GPIO_Init+0x282>
        {
          SET_BIT(temp, iocurrent); 
 80006ca:	693a      	ldr	r2, [r7, #16]
 80006cc:	68fb      	ldr	r3, [r7, #12]
 80006ce:	4313      	orrs	r3, r2
 80006d0:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 80006d2:	4b18      	ldr	r3, [pc, #96]	; (8000734 <HAL_GPIO_Init+0x2e4>)
 80006d4:	693a      	ldr	r2, [r7, #16]
 80006d6:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 80006d8:	4b16      	ldr	r3, [pc, #88]	; (8000734 <HAL_GPIO_Init+0x2e4>)
 80006da:	68db      	ldr	r3, [r3, #12]
 80006dc:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent); 
 80006de:	68fb      	ldr	r3, [r7, #12]
 80006e0:	43da      	mvns	r2, r3
 80006e2:	693b      	ldr	r3, [r7, #16]
 80006e4:	4013      	ands	r3, r2
 80006e6:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80006e8:	683b      	ldr	r3, [r7, #0]
 80006ea:	685a      	ldr	r2, [r3, #4]
 80006ec:	2380      	movs	r3, #128	; 0x80
 80006ee:	039b      	lsls	r3, r3, #14
 80006f0:	4013      	ands	r3, r2
 80006f2:	d003      	beq.n	80006fc <HAL_GPIO_Init+0x2ac>
        {
          SET_BIT(temp, iocurrent); 
 80006f4:	693a      	ldr	r2, [r7, #16]
 80006f6:	68fb      	ldr	r3, [r7, #12]
 80006f8:	4313      	orrs	r3, r2
 80006fa:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 80006fc:	4b0d      	ldr	r3, [pc, #52]	; (8000734 <HAL_GPIO_Init+0x2e4>)
 80006fe:	693a      	ldr	r2, [r7, #16]
 8000700:	60da      	str	r2, [r3, #12]
      }
    }
    
    position++;
 8000702:	697b      	ldr	r3, [r7, #20]
 8000704:	3301      	adds	r3, #1
 8000706:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != RESET)
 8000708:	683b      	ldr	r3, [r7, #0]
 800070a:	681a      	ldr	r2, [r3, #0]
 800070c:	697b      	ldr	r3, [r7, #20]
 800070e:	40da      	lsrs	r2, r3
 8000710:	1e13      	subs	r3, r2, #0
 8000712:	d000      	beq.n	8000716 <HAL_GPIO_Init+0x2c6>
 8000714:	e6a8      	b.n	8000468 <HAL_GPIO_Init+0x18>
  } 
}
 8000716:	46c0      	nop			; (mov r8, r8)
 8000718:	46bd      	mov	sp, r7
 800071a:	b006      	add	sp, #24
 800071c:	bd80      	pop	{r7, pc}
 800071e:	46c0      	nop			; (mov r8, r8)
 8000720:	40021000 	.word	0x40021000
 8000724:	40010000 	.word	0x40010000
 8000728:	48000400 	.word	0x48000400
 800072c:	48000800 	.word	0x48000800
 8000730:	48000c00 	.word	0x48000c00
 8000734:	40010400 	.word	0x40010400

08000738 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8000738:	b580      	push	{r7, lr}
 800073a:	b084      	sub	sp, #16
 800073c:	af00      	add	r7, sp, #0
 800073e:	6078      	str	r0, [r7, #4]
 8000740:	000a      	movs	r2, r1
 8000742:	1cbb      	adds	r3, r7, #2
 8000744:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8000746:	687b      	ldr	r3, [r7, #4]
 8000748:	691b      	ldr	r3, [r3, #16]
 800074a:	1cba      	adds	r2, r7, #2
 800074c:	8812      	ldrh	r2, [r2, #0]
 800074e:	4013      	ands	r3, r2
 8000750:	d004      	beq.n	800075c <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 8000752:	230f      	movs	r3, #15
 8000754:	18fb      	adds	r3, r7, r3
 8000756:	2201      	movs	r2, #1
 8000758:	701a      	strb	r2, [r3, #0]
 800075a:	e003      	b.n	8000764 <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800075c:	230f      	movs	r3, #15
 800075e:	18fb      	adds	r3, r7, r3
 8000760:	2200      	movs	r2, #0
 8000762:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 8000764:	230f      	movs	r3, #15
 8000766:	18fb      	adds	r3, r7, r3
 8000768:	781b      	ldrb	r3, [r3, #0]
  }
 800076a:	0018      	movs	r0, r3
 800076c:	46bd      	mov	sp, r7
 800076e:	b004      	add	sp, #16
 8000770:	bd80      	pop	{r7, pc}

08000772 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000772:	b580      	push	{r7, lr}
 8000774:	b082      	sub	sp, #8
 8000776:	af00      	add	r7, sp, #0
 8000778:	6078      	str	r0, [r7, #4]
 800077a:	0008      	movs	r0, r1
 800077c:	0011      	movs	r1, r2
 800077e:	1cbb      	adds	r3, r7, #2
 8000780:	1c02      	adds	r2, r0, #0
 8000782:	801a      	strh	r2, [r3, #0]
 8000784:	1c7b      	adds	r3, r7, #1
 8000786:	1c0a      	adds	r2, r1, #0
 8000788:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800078a:	1c7b      	adds	r3, r7, #1
 800078c:	781b      	ldrb	r3, [r3, #0]
 800078e:	2b00      	cmp	r3, #0
 8000790:	d004      	beq.n	800079c <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000792:	1cbb      	adds	r3, r7, #2
 8000794:	881a      	ldrh	r2, [r3, #0]
 8000796:	687b      	ldr	r3, [r7, #4]
 8000798:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800079a:	e003      	b.n	80007a4 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800079c:	1cbb      	adds	r3, r7, #2
 800079e:	881a      	ldrh	r2, [r3, #0]
 80007a0:	687b      	ldr	r3, [r7, #4]
 80007a2:	629a      	str	r2, [r3, #40]	; 0x28
}
 80007a4:	46c0      	nop			; (mov r8, r8)
 80007a6:	46bd      	mov	sp, r7
 80007a8:	b002      	add	sp, #8
 80007aa:	bd80      	pop	{r7, pc}

080007ac <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80007ac:	b580      	push	{r7, lr}
 80007ae:	b082      	sub	sp, #8
 80007b0:	af00      	add	r7, sp, #0
 80007b2:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80007b4:	687b      	ldr	r3, [r7, #4]
 80007b6:	2b00      	cmp	r3, #0
 80007b8:	d101      	bne.n	80007be <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80007ba:	2301      	movs	r3, #1
 80007bc:	e082      	b.n	80008c4 <HAL_I2C_Init+0x118>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80007be:	687b      	ldr	r3, [r7, #4]
 80007c0:	2241      	movs	r2, #65	; 0x41
 80007c2:	5c9b      	ldrb	r3, [r3, r2]
 80007c4:	b2db      	uxtb	r3, r3
 80007c6:	2b00      	cmp	r3, #0
 80007c8:	d107      	bne.n	80007da <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80007ca:	687b      	ldr	r3, [r7, #4]
 80007cc:	2240      	movs	r2, #64	; 0x40
 80007ce:	2100      	movs	r1, #0
 80007d0:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80007d2:	687b      	ldr	r3, [r7, #4]
 80007d4:	0018      	movs	r0, r3
 80007d6:	f000 ff83 	bl	80016e0 <HAL_I2C_MspInit>
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80007da:	687b      	ldr	r3, [r7, #4]
 80007dc:	2241      	movs	r2, #65	; 0x41
 80007de:	2124      	movs	r1, #36	; 0x24
 80007e0:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80007e2:	687b      	ldr	r3, [r7, #4]
 80007e4:	681b      	ldr	r3, [r3, #0]
 80007e6:	681a      	ldr	r2, [r3, #0]
 80007e8:	687b      	ldr	r3, [r7, #4]
 80007ea:	681b      	ldr	r3, [r3, #0]
 80007ec:	2101      	movs	r1, #1
 80007ee:	438a      	bics	r2, r1
 80007f0:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80007f2:	687b      	ldr	r3, [r7, #4]
 80007f4:	685a      	ldr	r2, [r3, #4]
 80007f6:	687b      	ldr	r3, [r7, #4]
 80007f8:	681b      	ldr	r3, [r3, #0]
 80007fa:	4934      	ldr	r1, [pc, #208]	; (80008cc <HAL_I2C_Init+0x120>)
 80007fc:	400a      	ands	r2, r1
 80007fe:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8000800:	687b      	ldr	r3, [r7, #4]
 8000802:	681b      	ldr	r3, [r3, #0]
 8000804:	689a      	ldr	r2, [r3, #8]
 8000806:	687b      	ldr	r3, [r7, #4]
 8000808:	681b      	ldr	r3, [r3, #0]
 800080a:	4931      	ldr	r1, [pc, #196]	; (80008d0 <HAL_I2C_Init+0x124>)
 800080c:	400a      	ands	r2, r1
 800080e:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8000810:	687b      	ldr	r3, [r7, #4]
 8000812:	68db      	ldr	r3, [r3, #12]
 8000814:	2b01      	cmp	r3, #1
 8000816:	d108      	bne.n	800082a <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8000818:	687b      	ldr	r3, [r7, #4]
 800081a:	689a      	ldr	r2, [r3, #8]
 800081c:	687b      	ldr	r3, [r7, #4]
 800081e:	681b      	ldr	r3, [r3, #0]
 8000820:	2180      	movs	r1, #128	; 0x80
 8000822:	0209      	lsls	r1, r1, #8
 8000824:	430a      	orrs	r2, r1
 8000826:	609a      	str	r2, [r3, #8]
 8000828:	e007      	b.n	800083a <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800082a:	687b      	ldr	r3, [r7, #4]
 800082c:	689a      	ldr	r2, [r3, #8]
 800082e:	687b      	ldr	r3, [r7, #4]
 8000830:	681b      	ldr	r3, [r3, #0]
 8000832:	2184      	movs	r1, #132	; 0x84
 8000834:	0209      	lsls	r1, r1, #8
 8000836:	430a      	orrs	r2, r1
 8000838:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800083a:	687b      	ldr	r3, [r7, #4]
 800083c:	68db      	ldr	r3, [r3, #12]
 800083e:	2b02      	cmp	r3, #2
 8000840:	d104      	bne.n	800084c <HAL_I2C_Init+0xa0>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8000842:	687b      	ldr	r3, [r7, #4]
 8000844:	681b      	ldr	r3, [r3, #0]
 8000846:	2280      	movs	r2, #128	; 0x80
 8000848:	0112      	lsls	r2, r2, #4
 800084a:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800084c:	687b      	ldr	r3, [r7, #4]
 800084e:	681b      	ldr	r3, [r3, #0]
 8000850:	685a      	ldr	r2, [r3, #4]
 8000852:	687b      	ldr	r3, [r7, #4]
 8000854:	681b      	ldr	r3, [r3, #0]
 8000856:	491f      	ldr	r1, [pc, #124]	; (80008d4 <HAL_I2C_Init+0x128>)
 8000858:	430a      	orrs	r2, r1
 800085a:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800085c:	687b      	ldr	r3, [r7, #4]
 800085e:	681b      	ldr	r3, [r3, #0]
 8000860:	68da      	ldr	r2, [r3, #12]
 8000862:	687b      	ldr	r3, [r7, #4]
 8000864:	681b      	ldr	r3, [r3, #0]
 8000866:	491a      	ldr	r1, [pc, #104]	; (80008d0 <HAL_I2C_Init+0x124>)
 8000868:	400a      	ands	r2, r1
 800086a:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 800086c:	687b      	ldr	r3, [r7, #4]
 800086e:	691a      	ldr	r2, [r3, #16]
 8000870:	687b      	ldr	r3, [r7, #4]
 8000872:	695b      	ldr	r3, [r3, #20]
 8000874:	431a      	orrs	r2, r3
 8000876:	0011      	movs	r1, r2
 8000878:	687b      	ldr	r3, [r7, #4]
 800087a:	699b      	ldr	r3, [r3, #24]
 800087c:	021a      	lsls	r2, r3, #8
 800087e:	687b      	ldr	r3, [r7, #4]
 8000880:	681b      	ldr	r3, [r3, #0]
 8000882:	430a      	orrs	r2, r1
 8000884:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8000886:	687b      	ldr	r3, [r7, #4]
 8000888:	69d9      	ldr	r1, [r3, #28]
 800088a:	687b      	ldr	r3, [r7, #4]
 800088c:	6a1a      	ldr	r2, [r3, #32]
 800088e:	687b      	ldr	r3, [r7, #4]
 8000890:	681b      	ldr	r3, [r3, #0]
 8000892:	430a      	orrs	r2, r1
 8000894:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8000896:	687b      	ldr	r3, [r7, #4]
 8000898:	681b      	ldr	r3, [r3, #0]
 800089a:	681a      	ldr	r2, [r3, #0]
 800089c:	687b      	ldr	r3, [r7, #4]
 800089e:	681b      	ldr	r3, [r3, #0]
 80008a0:	2101      	movs	r1, #1
 80008a2:	430a      	orrs	r2, r1
 80008a4:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80008a6:	687b      	ldr	r3, [r7, #4]
 80008a8:	2200      	movs	r2, #0
 80008aa:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80008ac:	687b      	ldr	r3, [r7, #4]
 80008ae:	2241      	movs	r2, #65	; 0x41
 80008b0:	2120      	movs	r1, #32
 80008b2:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 80008b4:	687b      	ldr	r3, [r7, #4]
 80008b6:	2200      	movs	r2, #0
 80008b8:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80008ba:	687b      	ldr	r3, [r7, #4]
 80008bc:	2242      	movs	r2, #66	; 0x42
 80008be:	2100      	movs	r1, #0
 80008c0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80008c2:	2300      	movs	r3, #0
}
 80008c4:	0018      	movs	r0, r3
 80008c6:	46bd      	mov	sp, r7
 80008c8:	b002      	add	sp, #8
 80008ca:	bd80      	pop	{r7, pc}
 80008cc:	f0ffffff 	.word	0xf0ffffff
 80008d0:	ffff7fff 	.word	0xffff7fff
 80008d4:	02008000 	.word	0x02008000

080008d8 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80008d8:	b580      	push	{r7, lr}
 80008da:	b082      	sub	sp, #8
 80008dc:	af00      	add	r7, sp, #0
 80008de:	6078      	str	r0, [r7, #4]
 80008e0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80008e2:	687b      	ldr	r3, [r7, #4]
 80008e4:	2241      	movs	r2, #65	; 0x41
 80008e6:	5c9b      	ldrb	r3, [r3, r2]
 80008e8:	b2db      	uxtb	r3, r3
 80008ea:	2b20      	cmp	r3, #32
 80008ec:	d138      	bne.n	8000960 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80008ee:	687b      	ldr	r3, [r7, #4]
 80008f0:	2240      	movs	r2, #64	; 0x40
 80008f2:	5c9b      	ldrb	r3, [r3, r2]
 80008f4:	2b01      	cmp	r3, #1
 80008f6:	d101      	bne.n	80008fc <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80008f8:	2302      	movs	r3, #2
 80008fa:	e032      	b.n	8000962 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80008fc:	687b      	ldr	r3, [r7, #4]
 80008fe:	2240      	movs	r2, #64	; 0x40
 8000900:	2101      	movs	r1, #1
 8000902:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8000904:	687b      	ldr	r3, [r7, #4]
 8000906:	2241      	movs	r2, #65	; 0x41
 8000908:	2124      	movs	r1, #36	; 0x24
 800090a:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800090c:	687b      	ldr	r3, [r7, #4]
 800090e:	681b      	ldr	r3, [r3, #0]
 8000910:	681a      	ldr	r2, [r3, #0]
 8000912:	687b      	ldr	r3, [r7, #4]
 8000914:	681b      	ldr	r3, [r3, #0]
 8000916:	2101      	movs	r1, #1
 8000918:	438a      	bics	r2, r1
 800091a:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800091c:	687b      	ldr	r3, [r7, #4]
 800091e:	681b      	ldr	r3, [r3, #0]
 8000920:	681a      	ldr	r2, [r3, #0]
 8000922:	687b      	ldr	r3, [r7, #4]
 8000924:	681b      	ldr	r3, [r3, #0]
 8000926:	4911      	ldr	r1, [pc, #68]	; (800096c <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 8000928:	400a      	ands	r2, r1
 800092a:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800092c:	687b      	ldr	r3, [r7, #4]
 800092e:	681b      	ldr	r3, [r3, #0]
 8000930:	6819      	ldr	r1, [r3, #0]
 8000932:	687b      	ldr	r3, [r7, #4]
 8000934:	681b      	ldr	r3, [r3, #0]
 8000936:	683a      	ldr	r2, [r7, #0]
 8000938:	430a      	orrs	r2, r1
 800093a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800093c:	687b      	ldr	r3, [r7, #4]
 800093e:	681b      	ldr	r3, [r3, #0]
 8000940:	681a      	ldr	r2, [r3, #0]
 8000942:	687b      	ldr	r3, [r7, #4]
 8000944:	681b      	ldr	r3, [r3, #0]
 8000946:	2101      	movs	r1, #1
 8000948:	430a      	orrs	r2, r1
 800094a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800094c:	687b      	ldr	r3, [r7, #4]
 800094e:	2241      	movs	r2, #65	; 0x41
 8000950:	2120      	movs	r1, #32
 8000952:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8000954:	687b      	ldr	r3, [r7, #4]
 8000956:	2240      	movs	r2, #64	; 0x40
 8000958:	2100      	movs	r1, #0
 800095a:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 800095c:	2300      	movs	r3, #0
 800095e:	e000      	b.n	8000962 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8000960:	2302      	movs	r3, #2
  }
}
 8000962:	0018      	movs	r0, r3
 8000964:	46bd      	mov	sp, r7
 8000966:	b002      	add	sp, #8
 8000968:	bd80      	pop	{r7, pc}
 800096a:	46c0      	nop			; (mov r8, r8)
 800096c:	ffffefff 	.word	0xffffefff

08000970 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8000970:	b580      	push	{r7, lr}
 8000972:	b084      	sub	sp, #16
 8000974:	af00      	add	r7, sp, #0
 8000976:	6078      	str	r0, [r7, #4]
 8000978:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 800097a:	2300      	movs	r3, #0
 800097c:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800097e:	687b      	ldr	r3, [r7, #4]
 8000980:	2241      	movs	r2, #65	; 0x41
 8000982:	5c9b      	ldrb	r3, [r3, r2]
 8000984:	b2db      	uxtb	r3, r3
 8000986:	2b20      	cmp	r3, #32
 8000988:	d139      	bne.n	80009fe <HAL_I2CEx_ConfigDigitalFilter+0x8e>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800098a:	687b      	ldr	r3, [r7, #4]
 800098c:	2240      	movs	r2, #64	; 0x40
 800098e:	5c9b      	ldrb	r3, [r3, r2]
 8000990:	2b01      	cmp	r3, #1
 8000992:	d101      	bne.n	8000998 <HAL_I2CEx_ConfigDigitalFilter+0x28>
 8000994:	2302      	movs	r3, #2
 8000996:	e033      	b.n	8000a00 <HAL_I2CEx_ConfigDigitalFilter+0x90>
 8000998:	687b      	ldr	r3, [r7, #4]
 800099a:	2240      	movs	r2, #64	; 0x40
 800099c:	2101      	movs	r1, #1
 800099e:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 80009a0:	687b      	ldr	r3, [r7, #4]
 80009a2:	2241      	movs	r2, #65	; 0x41
 80009a4:	2124      	movs	r1, #36	; 0x24
 80009a6:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80009a8:	687b      	ldr	r3, [r7, #4]
 80009aa:	681b      	ldr	r3, [r3, #0]
 80009ac:	681a      	ldr	r2, [r3, #0]
 80009ae:	687b      	ldr	r3, [r7, #4]
 80009b0:	681b      	ldr	r3, [r3, #0]
 80009b2:	2101      	movs	r1, #1
 80009b4:	438a      	bics	r2, r1
 80009b6:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80009b8:	687b      	ldr	r3, [r7, #4]
 80009ba:	681b      	ldr	r3, [r3, #0]
 80009bc:	681b      	ldr	r3, [r3, #0]
 80009be:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80009c0:	68fb      	ldr	r3, [r7, #12]
 80009c2:	4a11      	ldr	r2, [pc, #68]	; (8000a08 <HAL_I2CEx_ConfigDigitalFilter+0x98>)
 80009c4:	4013      	ands	r3, r2
 80009c6:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80009c8:	683b      	ldr	r3, [r7, #0]
 80009ca:	021b      	lsls	r3, r3, #8
 80009cc:	68fa      	ldr	r2, [r7, #12]
 80009ce:	4313      	orrs	r3, r2
 80009d0:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80009d2:	687b      	ldr	r3, [r7, #4]
 80009d4:	681b      	ldr	r3, [r3, #0]
 80009d6:	68fa      	ldr	r2, [r7, #12]
 80009d8:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80009da:	687b      	ldr	r3, [r7, #4]
 80009dc:	681b      	ldr	r3, [r3, #0]
 80009de:	681a      	ldr	r2, [r3, #0]
 80009e0:	687b      	ldr	r3, [r7, #4]
 80009e2:	681b      	ldr	r3, [r3, #0]
 80009e4:	2101      	movs	r1, #1
 80009e6:	430a      	orrs	r2, r1
 80009e8:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80009ea:	687b      	ldr	r3, [r7, #4]
 80009ec:	2241      	movs	r2, #65	; 0x41
 80009ee:	2120      	movs	r1, #32
 80009f0:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80009f2:	687b      	ldr	r3, [r7, #4]
 80009f4:	2240      	movs	r2, #64	; 0x40
 80009f6:	2100      	movs	r1, #0
 80009f8:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80009fa:	2300      	movs	r3, #0
 80009fc:	e000      	b.n	8000a00 <HAL_I2CEx_ConfigDigitalFilter+0x90>
  }
  else
  {
    return HAL_BUSY;
 80009fe:	2302      	movs	r3, #2
  }
}
 8000a00:	0018      	movs	r0, r3
 8000a02:	46bd      	mov	sp, r7
 8000a04:	b004      	add	sp, #16
 8000a06:	bd80      	pop	{r7, pc}
 8000a08:	fffff0ff 	.word	0xfffff0ff

08000a0c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000a0c:	b580      	push	{r7, lr}
 8000a0e:	b086      	sub	sp, #24
 8000a10:	af00      	add	r7, sp, #0
 8000a12:	6078      	str	r0, [r7, #4]
   uint32_t tickstart = 0U;
 8000a14:	2300      	movs	r3, #0
 8000a16:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000a18:	687b      	ldr	r3, [r7, #4]
 8000a1a:	681b      	ldr	r3, [r3, #0]
 8000a1c:	2201      	movs	r2, #1
 8000a1e:	4013      	ands	r3, r2
 8000a20:	d100      	bne.n	8000a24 <HAL_RCC_OscConfig+0x18>
 8000a22:	e08d      	b.n	8000b40 <HAL_RCC_OscConfig+0x134>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8000a24:	4bc3      	ldr	r3, [pc, #780]	; (8000d34 <HAL_RCC_OscConfig+0x328>)
 8000a26:	685b      	ldr	r3, [r3, #4]
 8000a28:	220c      	movs	r2, #12
 8000a2a:	4013      	ands	r3, r2
 8000a2c:	2b04      	cmp	r3, #4
 8000a2e:	d00e      	beq.n	8000a4e <HAL_RCC_OscConfig+0x42>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000a30:	4bc0      	ldr	r3, [pc, #768]	; (8000d34 <HAL_RCC_OscConfig+0x328>)
 8000a32:	685b      	ldr	r3, [r3, #4]
 8000a34:	220c      	movs	r2, #12
 8000a36:	4013      	ands	r3, r2
 8000a38:	2b08      	cmp	r3, #8
 8000a3a:	d116      	bne.n	8000a6a <HAL_RCC_OscConfig+0x5e>
 8000a3c:	4bbd      	ldr	r3, [pc, #756]	; (8000d34 <HAL_RCC_OscConfig+0x328>)
 8000a3e:	685a      	ldr	r2, [r3, #4]
 8000a40:	2380      	movs	r3, #128	; 0x80
 8000a42:	025b      	lsls	r3, r3, #9
 8000a44:	401a      	ands	r2, r3
 8000a46:	2380      	movs	r3, #128	; 0x80
 8000a48:	025b      	lsls	r3, r3, #9
 8000a4a:	429a      	cmp	r2, r3
 8000a4c:	d10d      	bne.n	8000a6a <HAL_RCC_OscConfig+0x5e>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000a4e:	4bb9      	ldr	r3, [pc, #740]	; (8000d34 <HAL_RCC_OscConfig+0x328>)
 8000a50:	681a      	ldr	r2, [r3, #0]
 8000a52:	2380      	movs	r3, #128	; 0x80
 8000a54:	029b      	lsls	r3, r3, #10
 8000a56:	4013      	ands	r3, r2
 8000a58:	d100      	bne.n	8000a5c <HAL_RCC_OscConfig+0x50>
 8000a5a:	e070      	b.n	8000b3e <HAL_RCC_OscConfig+0x132>
 8000a5c:	687b      	ldr	r3, [r7, #4]
 8000a5e:	685b      	ldr	r3, [r3, #4]
 8000a60:	2b00      	cmp	r3, #0
 8000a62:	d000      	beq.n	8000a66 <HAL_RCC_OscConfig+0x5a>
 8000a64:	e06b      	b.n	8000b3e <HAL_RCC_OscConfig+0x132>
      {
        return HAL_ERROR;
 8000a66:	2301      	movs	r3, #1
 8000a68:	e2b6      	b.n	8000fd8 <HAL_RCC_OscConfig+0x5cc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000a6a:	687b      	ldr	r3, [r7, #4]
 8000a6c:	685b      	ldr	r3, [r3, #4]
 8000a6e:	2b01      	cmp	r3, #1
 8000a70:	d107      	bne.n	8000a82 <HAL_RCC_OscConfig+0x76>
 8000a72:	4bb0      	ldr	r3, [pc, #704]	; (8000d34 <HAL_RCC_OscConfig+0x328>)
 8000a74:	681a      	ldr	r2, [r3, #0]
 8000a76:	4baf      	ldr	r3, [pc, #700]	; (8000d34 <HAL_RCC_OscConfig+0x328>)
 8000a78:	2180      	movs	r1, #128	; 0x80
 8000a7a:	0249      	lsls	r1, r1, #9
 8000a7c:	430a      	orrs	r2, r1
 8000a7e:	601a      	str	r2, [r3, #0]
 8000a80:	e02f      	b.n	8000ae2 <HAL_RCC_OscConfig+0xd6>
 8000a82:	687b      	ldr	r3, [r7, #4]
 8000a84:	685b      	ldr	r3, [r3, #4]
 8000a86:	2b00      	cmp	r3, #0
 8000a88:	d10c      	bne.n	8000aa4 <HAL_RCC_OscConfig+0x98>
 8000a8a:	4baa      	ldr	r3, [pc, #680]	; (8000d34 <HAL_RCC_OscConfig+0x328>)
 8000a8c:	681a      	ldr	r2, [r3, #0]
 8000a8e:	4ba9      	ldr	r3, [pc, #676]	; (8000d34 <HAL_RCC_OscConfig+0x328>)
 8000a90:	49a9      	ldr	r1, [pc, #676]	; (8000d38 <HAL_RCC_OscConfig+0x32c>)
 8000a92:	400a      	ands	r2, r1
 8000a94:	601a      	str	r2, [r3, #0]
 8000a96:	4ba7      	ldr	r3, [pc, #668]	; (8000d34 <HAL_RCC_OscConfig+0x328>)
 8000a98:	681a      	ldr	r2, [r3, #0]
 8000a9a:	4ba6      	ldr	r3, [pc, #664]	; (8000d34 <HAL_RCC_OscConfig+0x328>)
 8000a9c:	49a7      	ldr	r1, [pc, #668]	; (8000d3c <HAL_RCC_OscConfig+0x330>)
 8000a9e:	400a      	ands	r2, r1
 8000aa0:	601a      	str	r2, [r3, #0]
 8000aa2:	e01e      	b.n	8000ae2 <HAL_RCC_OscConfig+0xd6>
 8000aa4:	687b      	ldr	r3, [r7, #4]
 8000aa6:	685b      	ldr	r3, [r3, #4]
 8000aa8:	2b05      	cmp	r3, #5
 8000aaa:	d10e      	bne.n	8000aca <HAL_RCC_OscConfig+0xbe>
 8000aac:	4ba1      	ldr	r3, [pc, #644]	; (8000d34 <HAL_RCC_OscConfig+0x328>)
 8000aae:	681a      	ldr	r2, [r3, #0]
 8000ab0:	4ba0      	ldr	r3, [pc, #640]	; (8000d34 <HAL_RCC_OscConfig+0x328>)
 8000ab2:	2180      	movs	r1, #128	; 0x80
 8000ab4:	02c9      	lsls	r1, r1, #11
 8000ab6:	430a      	orrs	r2, r1
 8000ab8:	601a      	str	r2, [r3, #0]
 8000aba:	4b9e      	ldr	r3, [pc, #632]	; (8000d34 <HAL_RCC_OscConfig+0x328>)
 8000abc:	681a      	ldr	r2, [r3, #0]
 8000abe:	4b9d      	ldr	r3, [pc, #628]	; (8000d34 <HAL_RCC_OscConfig+0x328>)
 8000ac0:	2180      	movs	r1, #128	; 0x80
 8000ac2:	0249      	lsls	r1, r1, #9
 8000ac4:	430a      	orrs	r2, r1
 8000ac6:	601a      	str	r2, [r3, #0]
 8000ac8:	e00b      	b.n	8000ae2 <HAL_RCC_OscConfig+0xd6>
 8000aca:	4b9a      	ldr	r3, [pc, #616]	; (8000d34 <HAL_RCC_OscConfig+0x328>)
 8000acc:	681a      	ldr	r2, [r3, #0]
 8000ace:	4b99      	ldr	r3, [pc, #612]	; (8000d34 <HAL_RCC_OscConfig+0x328>)
 8000ad0:	4999      	ldr	r1, [pc, #612]	; (8000d38 <HAL_RCC_OscConfig+0x32c>)
 8000ad2:	400a      	ands	r2, r1
 8000ad4:	601a      	str	r2, [r3, #0]
 8000ad6:	4b97      	ldr	r3, [pc, #604]	; (8000d34 <HAL_RCC_OscConfig+0x328>)
 8000ad8:	681a      	ldr	r2, [r3, #0]
 8000ada:	4b96      	ldr	r3, [pc, #600]	; (8000d34 <HAL_RCC_OscConfig+0x328>)
 8000adc:	4997      	ldr	r1, [pc, #604]	; (8000d3c <HAL_RCC_OscConfig+0x330>)
 8000ade:	400a      	ands	r2, r1
 8000ae0:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000ae2:	687b      	ldr	r3, [r7, #4]
 8000ae4:	685b      	ldr	r3, [r3, #4]
 8000ae6:	2b00      	cmp	r3, #0
 8000ae8:	d014      	beq.n	8000b14 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000aea:	f7ff fbd5 	bl	8000298 <HAL_GetTick>
 8000aee:	0003      	movs	r3, r0
 8000af0:	613b      	str	r3, [r7, #16]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000af2:	e008      	b.n	8000b06 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000af4:	f7ff fbd0 	bl	8000298 <HAL_GetTick>
 8000af8:	0002      	movs	r2, r0
 8000afa:	693b      	ldr	r3, [r7, #16]
 8000afc:	1ad3      	subs	r3, r2, r3
 8000afe:	2b64      	cmp	r3, #100	; 0x64
 8000b00:	d901      	bls.n	8000b06 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8000b02:	2303      	movs	r3, #3
 8000b04:	e268      	b.n	8000fd8 <HAL_RCC_OscConfig+0x5cc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000b06:	4b8b      	ldr	r3, [pc, #556]	; (8000d34 <HAL_RCC_OscConfig+0x328>)
 8000b08:	681a      	ldr	r2, [r3, #0]
 8000b0a:	2380      	movs	r3, #128	; 0x80
 8000b0c:	029b      	lsls	r3, r3, #10
 8000b0e:	4013      	ands	r3, r2
 8000b10:	d0f0      	beq.n	8000af4 <HAL_RCC_OscConfig+0xe8>
 8000b12:	e015      	b.n	8000b40 <HAL_RCC_OscConfig+0x134>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000b14:	f7ff fbc0 	bl	8000298 <HAL_GetTick>
 8000b18:	0003      	movs	r3, r0
 8000b1a:	613b      	str	r3, [r7, #16]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000b1c:	e008      	b.n	8000b30 <HAL_RCC_OscConfig+0x124>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000b1e:	f7ff fbbb 	bl	8000298 <HAL_GetTick>
 8000b22:	0002      	movs	r2, r0
 8000b24:	693b      	ldr	r3, [r7, #16]
 8000b26:	1ad3      	subs	r3, r2, r3
 8000b28:	2b64      	cmp	r3, #100	; 0x64
 8000b2a:	d901      	bls.n	8000b30 <HAL_RCC_OscConfig+0x124>
          {
            return HAL_TIMEOUT;
 8000b2c:	2303      	movs	r3, #3
 8000b2e:	e253      	b.n	8000fd8 <HAL_RCC_OscConfig+0x5cc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000b30:	4b80      	ldr	r3, [pc, #512]	; (8000d34 <HAL_RCC_OscConfig+0x328>)
 8000b32:	681a      	ldr	r2, [r3, #0]
 8000b34:	2380      	movs	r3, #128	; 0x80
 8000b36:	029b      	lsls	r3, r3, #10
 8000b38:	4013      	ands	r3, r2
 8000b3a:	d1f0      	bne.n	8000b1e <HAL_RCC_OscConfig+0x112>
 8000b3c:	e000      	b.n	8000b40 <HAL_RCC_OscConfig+0x134>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000b3e:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000b40:	687b      	ldr	r3, [r7, #4]
 8000b42:	681b      	ldr	r3, [r3, #0]
 8000b44:	2202      	movs	r2, #2
 8000b46:	4013      	ands	r3, r2
 8000b48:	d100      	bne.n	8000b4c <HAL_RCC_OscConfig+0x140>
 8000b4a:	e069      	b.n	8000c20 <HAL_RCC_OscConfig+0x214>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8000b4c:	4b79      	ldr	r3, [pc, #484]	; (8000d34 <HAL_RCC_OscConfig+0x328>)
 8000b4e:	685b      	ldr	r3, [r3, #4]
 8000b50:	220c      	movs	r2, #12
 8000b52:	4013      	ands	r3, r2
 8000b54:	d00b      	beq.n	8000b6e <HAL_RCC_OscConfig+0x162>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8000b56:	4b77      	ldr	r3, [pc, #476]	; (8000d34 <HAL_RCC_OscConfig+0x328>)
 8000b58:	685b      	ldr	r3, [r3, #4]
 8000b5a:	220c      	movs	r2, #12
 8000b5c:	4013      	ands	r3, r2
 8000b5e:	2b08      	cmp	r3, #8
 8000b60:	d11c      	bne.n	8000b9c <HAL_RCC_OscConfig+0x190>
 8000b62:	4b74      	ldr	r3, [pc, #464]	; (8000d34 <HAL_RCC_OscConfig+0x328>)
 8000b64:	685a      	ldr	r2, [r3, #4]
 8000b66:	2380      	movs	r3, #128	; 0x80
 8000b68:	025b      	lsls	r3, r3, #9
 8000b6a:	4013      	ands	r3, r2
 8000b6c:	d116      	bne.n	8000b9c <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000b6e:	4b71      	ldr	r3, [pc, #452]	; (8000d34 <HAL_RCC_OscConfig+0x328>)
 8000b70:	681b      	ldr	r3, [r3, #0]
 8000b72:	2202      	movs	r2, #2
 8000b74:	4013      	ands	r3, r2
 8000b76:	d005      	beq.n	8000b84 <HAL_RCC_OscConfig+0x178>
 8000b78:	687b      	ldr	r3, [r7, #4]
 8000b7a:	68db      	ldr	r3, [r3, #12]
 8000b7c:	2b01      	cmp	r3, #1
 8000b7e:	d001      	beq.n	8000b84 <HAL_RCC_OscConfig+0x178>
      {
        return HAL_ERROR;
 8000b80:	2301      	movs	r3, #1
 8000b82:	e229      	b.n	8000fd8 <HAL_RCC_OscConfig+0x5cc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000b84:	4b6b      	ldr	r3, [pc, #428]	; (8000d34 <HAL_RCC_OscConfig+0x328>)
 8000b86:	681b      	ldr	r3, [r3, #0]
 8000b88:	22f8      	movs	r2, #248	; 0xf8
 8000b8a:	4393      	bics	r3, r2
 8000b8c:	0019      	movs	r1, r3
 8000b8e:	687b      	ldr	r3, [r7, #4]
 8000b90:	691b      	ldr	r3, [r3, #16]
 8000b92:	00da      	lsls	r2, r3, #3
 8000b94:	4b67      	ldr	r3, [pc, #412]	; (8000d34 <HAL_RCC_OscConfig+0x328>)
 8000b96:	430a      	orrs	r2, r1
 8000b98:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000b9a:	e041      	b.n	8000c20 <HAL_RCC_OscConfig+0x214>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000b9c:	687b      	ldr	r3, [r7, #4]
 8000b9e:	68db      	ldr	r3, [r3, #12]
 8000ba0:	2b00      	cmp	r3, #0
 8000ba2:	d024      	beq.n	8000bee <HAL_RCC_OscConfig+0x1e2>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000ba4:	4b63      	ldr	r3, [pc, #396]	; (8000d34 <HAL_RCC_OscConfig+0x328>)
 8000ba6:	681a      	ldr	r2, [r3, #0]
 8000ba8:	4b62      	ldr	r3, [pc, #392]	; (8000d34 <HAL_RCC_OscConfig+0x328>)
 8000baa:	2101      	movs	r1, #1
 8000bac:	430a      	orrs	r2, r1
 8000bae:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000bb0:	f7ff fb72 	bl	8000298 <HAL_GetTick>
 8000bb4:	0003      	movs	r3, r0
 8000bb6:	613b      	str	r3, [r7, #16]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000bb8:	e008      	b.n	8000bcc <HAL_RCC_OscConfig+0x1c0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000bba:	f7ff fb6d 	bl	8000298 <HAL_GetTick>
 8000bbe:	0002      	movs	r2, r0
 8000bc0:	693b      	ldr	r3, [r7, #16]
 8000bc2:	1ad3      	subs	r3, r2, r3
 8000bc4:	2b02      	cmp	r3, #2
 8000bc6:	d901      	bls.n	8000bcc <HAL_RCC_OscConfig+0x1c0>
          {
            return HAL_TIMEOUT;
 8000bc8:	2303      	movs	r3, #3
 8000bca:	e205      	b.n	8000fd8 <HAL_RCC_OscConfig+0x5cc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000bcc:	4b59      	ldr	r3, [pc, #356]	; (8000d34 <HAL_RCC_OscConfig+0x328>)
 8000bce:	681b      	ldr	r3, [r3, #0]
 8000bd0:	2202      	movs	r2, #2
 8000bd2:	4013      	ands	r3, r2
 8000bd4:	d0f1      	beq.n	8000bba <HAL_RCC_OscConfig+0x1ae>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000bd6:	4b57      	ldr	r3, [pc, #348]	; (8000d34 <HAL_RCC_OscConfig+0x328>)
 8000bd8:	681b      	ldr	r3, [r3, #0]
 8000bda:	22f8      	movs	r2, #248	; 0xf8
 8000bdc:	4393      	bics	r3, r2
 8000bde:	0019      	movs	r1, r3
 8000be0:	687b      	ldr	r3, [r7, #4]
 8000be2:	691b      	ldr	r3, [r3, #16]
 8000be4:	00da      	lsls	r2, r3, #3
 8000be6:	4b53      	ldr	r3, [pc, #332]	; (8000d34 <HAL_RCC_OscConfig+0x328>)
 8000be8:	430a      	orrs	r2, r1
 8000bea:	601a      	str	r2, [r3, #0]
 8000bec:	e018      	b.n	8000c20 <HAL_RCC_OscConfig+0x214>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000bee:	4b51      	ldr	r3, [pc, #324]	; (8000d34 <HAL_RCC_OscConfig+0x328>)
 8000bf0:	681a      	ldr	r2, [r3, #0]
 8000bf2:	4b50      	ldr	r3, [pc, #320]	; (8000d34 <HAL_RCC_OscConfig+0x328>)
 8000bf4:	2101      	movs	r1, #1
 8000bf6:	438a      	bics	r2, r1
 8000bf8:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000bfa:	f7ff fb4d 	bl	8000298 <HAL_GetTick>
 8000bfe:	0003      	movs	r3, r0
 8000c00:	613b      	str	r3, [r7, #16]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000c02:	e008      	b.n	8000c16 <HAL_RCC_OscConfig+0x20a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000c04:	f7ff fb48 	bl	8000298 <HAL_GetTick>
 8000c08:	0002      	movs	r2, r0
 8000c0a:	693b      	ldr	r3, [r7, #16]
 8000c0c:	1ad3      	subs	r3, r2, r3
 8000c0e:	2b02      	cmp	r3, #2
 8000c10:	d901      	bls.n	8000c16 <HAL_RCC_OscConfig+0x20a>
          {
            return HAL_TIMEOUT;
 8000c12:	2303      	movs	r3, #3
 8000c14:	e1e0      	b.n	8000fd8 <HAL_RCC_OscConfig+0x5cc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000c16:	4b47      	ldr	r3, [pc, #284]	; (8000d34 <HAL_RCC_OscConfig+0x328>)
 8000c18:	681b      	ldr	r3, [r3, #0]
 8000c1a:	2202      	movs	r2, #2
 8000c1c:	4013      	ands	r3, r2
 8000c1e:	d1f1      	bne.n	8000c04 <HAL_RCC_OscConfig+0x1f8>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000c20:	687b      	ldr	r3, [r7, #4]
 8000c22:	681b      	ldr	r3, [r3, #0]
 8000c24:	2208      	movs	r2, #8
 8000c26:	4013      	ands	r3, r2
 8000c28:	d036      	beq.n	8000c98 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000c2a:	687b      	ldr	r3, [r7, #4]
 8000c2c:	69db      	ldr	r3, [r3, #28]
 8000c2e:	2b00      	cmp	r3, #0
 8000c30:	d019      	beq.n	8000c66 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000c32:	4b40      	ldr	r3, [pc, #256]	; (8000d34 <HAL_RCC_OscConfig+0x328>)
 8000c34:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000c36:	4b3f      	ldr	r3, [pc, #252]	; (8000d34 <HAL_RCC_OscConfig+0x328>)
 8000c38:	2101      	movs	r1, #1
 8000c3a:	430a      	orrs	r2, r1
 8000c3c:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000c3e:	f7ff fb2b 	bl	8000298 <HAL_GetTick>
 8000c42:	0003      	movs	r3, r0
 8000c44:	613b      	str	r3, [r7, #16]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000c46:	e008      	b.n	8000c5a <HAL_RCC_OscConfig+0x24e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000c48:	f7ff fb26 	bl	8000298 <HAL_GetTick>
 8000c4c:	0002      	movs	r2, r0
 8000c4e:	693b      	ldr	r3, [r7, #16]
 8000c50:	1ad3      	subs	r3, r2, r3
 8000c52:	2b02      	cmp	r3, #2
 8000c54:	d901      	bls.n	8000c5a <HAL_RCC_OscConfig+0x24e>
        {
          return HAL_TIMEOUT;
 8000c56:	2303      	movs	r3, #3
 8000c58:	e1be      	b.n	8000fd8 <HAL_RCC_OscConfig+0x5cc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000c5a:	4b36      	ldr	r3, [pc, #216]	; (8000d34 <HAL_RCC_OscConfig+0x328>)
 8000c5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000c5e:	2202      	movs	r2, #2
 8000c60:	4013      	ands	r3, r2
 8000c62:	d0f1      	beq.n	8000c48 <HAL_RCC_OscConfig+0x23c>
 8000c64:	e018      	b.n	8000c98 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000c66:	4b33      	ldr	r3, [pc, #204]	; (8000d34 <HAL_RCC_OscConfig+0x328>)
 8000c68:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000c6a:	4b32      	ldr	r3, [pc, #200]	; (8000d34 <HAL_RCC_OscConfig+0x328>)
 8000c6c:	2101      	movs	r1, #1
 8000c6e:	438a      	bics	r2, r1
 8000c70:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000c72:	f7ff fb11 	bl	8000298 <HAL_GetTick>
 8000c76:	0003      	movs	r3, r0
 8000c78:	613b      	str	r3, [r7, #16]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000c7a:	e008      	b.n	8000c8e <HAL_RCC_OscConfig+0x282>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000c7c:	f7ff fb0c 	bl	8000298 <HAL_GetTick>
 8000c80:	0002      	movs	r2, r0
 8000c82:	693b      	ldr	r3, [r7, #16]
 8000c84:	1ad3      	subs	r3, r2, r3
 8000c86:	2b02      	cmp	r3, #2
 8000c88:	d901      	bls.n	8000c8e <HAL_RCC_OscConfig+0x282>
        {
          return HAL_TIMEOUT;
 8000c8a:	2303      	movs	r3, #3
 8000c8c:	e1a4      	b.n	8000fd8 <HAL_RCC_OscConfig+0x5cc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000c8e:	4b29      	ldr	r3, [pc, #164]	; (8000d34 <HAL_RCC_OscConfig+0x328>)
 8000c90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000c92:	2202      	movs	r2, #2
 8000c94:	4013      	ands	r3, r2
 8000c96:	d1f1      	bne.n	8000c7c <HAL_RCC_OscConfig+0x270>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000c98:	687b      	ldr	r3, [r7, #4]
 8000c9a:	681b      	ldr	r3, [r3, #0]
 8000c9c:	2204      	movs	r2, #4
 8000c9e:	4013      	ands	r3, r2
 8000ca0:	d100      	bne.n	8000ca4 <HAL_RCC_OscConfig+0x298>
 8000ca2:	e0b5      	b.n	8000e10 <HAL_RCC_OscConfig+0x404>
  {
    FlagStatus       pwrclkchanged = RESET;
 8000ca4:	2317      	movs	r3, #23
 8000ca6:	18fb      	adds	r3, r7, r3
 8000ca8:	2200      	movs	r2, #0
 8000caa:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000cac:	4b21      	ldr	r3, [pc, #132]	; (8000d34 <HAL_RCC_OscConfig+0x328>)
 8000cae:	69da      	ldr	r2, [r3, #28]
 8000cb0:	2380      	movs	r3, #128	; 0x80
 8000cb2:	055b      	lsls	r3, r3, #21
 8000cb4:	4013      	ands	r3, r2
 8000cb6:	d111      	bne.n	8000cdc <HAL_RCC_OscConfig+0x2d0>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8000cb8:	4b1e      	ldr	r3, [pc, #120]	; (8000d34 <HAL_RCC_OscConfig+0x328>)
 8000cba:	69da      	ldr	r2, [r3, #28]
 8000cbc:	4b1d      	ldr	r3, [pc, #116]	; (8000d34 <HAL_RCC_OscConfig+0x328>)
 8000cbe:	2180      	movs	r1, #128	; 0x80
 8000cc0:	0549      	lsls	r1, r1, #21
 8000cc2:	430a      	orrs	r2, r1
 8000cc4:	61da      	str	r2, [r3, #28]
 8000cc6:	4b1b      	ldr	r3, [pc, #108]	; (8000d34 <HAL_RCC_OscConfig+0x328>)
 8000cc8:	69da      	ldr	r2, [r3, #28]
 8000cca:	2380      	movs	r3, #128	; 0x80
 8000ccc:	055b      	lsls	r3, r3, #21
 8000cce:	4013      	ands	r3, r2
 8000cd0:	60fb      	str	r3, [r7, #12]
 8000cd2:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8000cd4:	2317      	movs	r3, #23
 8000cd6:	18fb      	adds	r3, r7, r3
 8000cd8:	2201      	movs	r2, #1
 8000cda:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000cdc:	4b18      	ldr	r3, [pc, #96]	; (8000d40 <HAL_RCC_OscConfig+0x334>)
 8000cde:	681a      	ldr	r2, [r3, #0]
 8000ce0:	2380      	movs	r3, #128	; 0x80
 8000ce2:	005b      	lsls	r3, r3, #1
 8000ce4:	4013      	ands	r3, r2
 8000ce6:	d11a      	bne.n	8000d1e <HAL_RCC_OscConfig+0x312>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000ce8:	4b15      	ldr	r3, [pc, #84]	; (8000d40 <HAL_RCC_OscConfig+0x334>)
 8000cea:	681a      	ldr	r2, [r3, #0]
 8000cec:	4b14      	ldr	r3, [pc, #80]	; (8000d40 <HAL_RCC_OscConfig+0x334>)
 8000cee:	2180      	movs	r1, #128	; 0x80
 8000cf0:	0049      	lsls	r1, r1, #1
 8000cf2:	430a      	orrs	r2, r1
 8000cf4:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8000cf6:	f7ff facf 	bl	8000298 <HAL_GetTick>
 8000cfa:	0003      	movs	r3, r0
 8000cfc:	613b      	str	r3, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000cfe:	e008      	b.n	8000d12 <HAL_RCC_OscConfig+0x306>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000d00:	f7ff faca 	bl	8000298 <HAL_GetTick>
 8000d04:	0002      	movs	r2, r0
 8000d06:	693b      	ldr	r3, [r7, #16]
 8000d08:	1ad3      	subs	r3, r2, r3
 8000d0a:	2b64      	cmp	r3, #100	; 0x64
 8000d0c:	d901      	bls.n	8000d12 <HAL_RCC_OscConfig+0x306>
        {
          return HAL_TIMEOUT;
 8000d0e:	2303      	movs	r3, #3
 8000d10:	e162      	b.n	8000fd8 <HAL_RCC_OscConfig+0x5cc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000d12:	4b0b      	ldr	r3, [pc, #44]	; (8000d40 <HAL_RCC_OscConfig+0x334>)
 8000d14:	681a      	ldr	r2, [r3, #0]
 8000d16:	2380      	movs	r3, #128	; 0x80
 8000d18:	005b      	lsls	r3, r3, #1
 8000d1a:	4013      	ands	r3, r2
 8000d1c:	d0f0      	beq.n	8000d00 <HAL_RCC_OscConfig+0x2f4>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000d1e:	687b      	ldr	r3, [r7, #4]
 8000d20:	689b      	ldr	r3, [r3, #8]
 8000d22:	2b01      	cmp	r3, #1
 8000d24:	d10e      	bne.n	8000d44 <HAL_RCC_OscConfig+0x338>
 8000d26:	4b03      	ldr	r3, [pc, #12]	; (8000d34 <HAL_RCC_OscConfig+0x328>)
 8000d28:	6a1a      	ldr	r2, [r3, #32]
 8000d2a:	4b02      	ldr	r3, [pc, #8]	; (8000d34 <HAL_RCC_OscConfig+0x328>)
 8000d2c:	2101      	movs	r1, #1
 8000d2e:	430a      	orrs	r2, r1
 8000d30:	621a      	str	r2, [r3, #32]
 8000d32:	e035      	b.n	8000da0 <HAL_RCC_OscConfig+0x394>
 8000d34:	40021000 	.word	0x40021000
 8000d38:	fffeffff 	.word	0xfffeffff
 8000d3c:	fffbffff 	.word	0xfffbffff
 8000d40:	40007000 	.word	0x40007000
 8000d44:	687b      	ldr	r3, [r7, #4]
 8000d46:	689b      	ldr	r3, [r3, #8]
 8000d48:	2b00      	cmp	r3, #0
 8000d4a:	d10c      	bne.n	8000d66 <HAL_RCC_OscConfig+0x35a>
 8000d4c:	4ba4      	ldr	r3, [pc, #656]	; (8000fe0 <HAL_RCC_OscConfig+0x5d4>)
 8000d4e:	6a1a      	ldr	r2, [r3, #32]
 8000d50:	4ba3      	ldr	r3, [pc, #652]	; (8000fe0 <HAL_RCC_OscConfig+0x5d4>)
 8000d52:	2101      	movs	r1, #1
 8000d54:	438a      	bics	r2, r1
 8000d56:	621a      	str	r2, [r3, #32]
 8000d58:	4ba1      	ldr	r3, [pc, #644]	; (8000fe0 <HAL_RCC_OscConfig+0x5d4>)
 8000d5a:	6a1a      	ldr	r2, [r3, #32]
 8000d5c:	4ba0      	ldr	r3, [pc, #640]	; (8000fe0 <HAL_RCC_OscConfig+0x5d4>)
 8000d5e:	2104      	movs	r1, #4
 8000d60:	438a      	bics	r2, r1
 8000d62:	621a      	str	r2, [r3, #32]
 8000d64:	e01c      	b.n	8000da0 <HAL_RCC_OscConfig+0x394>
 8000d66:	687b      	ldr	r3, [r7, #4]
 8000d68:	689b      	ldr	r3, [r3, #8]
 8000d6a:	2b05      	cmp	r3, #5
 8000d6c:	d10c      	bne.n	8000d88 <HAL_RCC_OscConfig+0x37c>
 8000d6e:	4b9c      	ldr	r3, [pc, #624]	; (8000fe0 <HAL_RCC_OscConfig+0x5d4>)
 8000d70:	6a1a      	ldr	r2, [r3, #32]
 8000d72:	4b9b      	ldr	r3, [pc, #620]	; (8000fe0 <HAL_RCC_OscConfig+0x5d4>)
 8000d74:	2104      	movs	r1, #4
 8000d76:	430a      	orrs	r2, r1
 8000d78:	621a      	str	r2, [r3, #32]
 8000d7a:	4b99      	ldr	r3, [pc, #612]	; (8000fe0 <HAL_RCC_OscConfig+0x5d4>)
 8000d7c:	6a1a      	ldr	r2, [r3, #32]
 8000d7e:	4b98      	ldr	r3, [pc, #608]	; (8000fe0 <HAL_RCC_OscConfig+0x5d4>)
 8000d80:	2101      	movs	r1, #1
 8000d82:	430a      	orrs	r2, r1
 8000d84:	621a      	str	r2, [r3, #32]
 8000d86:	e00b      	b.n	8000da0 <HAL_RCC_OscConfig+0x394>
 8000d88:	4b95      	ldr	r3, [pc, #596]	; (8000fe0 <HAL_RCC_OscConfig+0x5d4>)
 8000d8a:	6a1a      	ldr	r2, [r3, #32]
 8000d8c:	4b94      	ldr	r3, [pc, #592]	; (8000fe0 <HAL_RCC_OscConfig+0x5d4>)
 8000d8e:	2101      	movs	r1, #1
 8000d90:	438a      	bics	r2, r1
 8000d92:	621a      	str	r2, [r3, #32]
 8000d94:	4b92      	ldr	r3, [pc, #584]	; (8000fe0 <HAL_RCC_OscConfig+0x5d4>)
 8000d96:	6a1a      	ldr	r2, [r3, #32]
 8000d98:	4b91      	ldr	r3, [pc, #580]	; (8000fe0 <HAL_RCC_OscConfig+0x5d4>)
 8000d9a:	2104      	movs	r1, #4
 8000d9c:	438a      	bics	r2, r1
 8000d9e:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8000da0:	687b      	ldr	r3, [r7, #4]
 8000da2:	689b      	ldr	r3, [r3, #8]
 8000da4:	2b00      	cmp	r3, #0
 8000da6:	d014      	beq.n	8000dd2 <HAL_RCC_OscConfig+0x3c6>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000da8:	f7ff fa76 	bl	8000298 <HAL_GetTick>
 8000dac:	0003      	movs	r3, r0
 8000dae:	613b      	str	r3, [r7, #16]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000db0:	e009      	b.n	8000dc6 <HAL_RCC_OscConfig+0x3ba>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000db2:	f7ff fa71 	bl	8000298 <HAL_GetTick>
 8000db6:	0002      	movs	r2, r0
 8000db8:	693b      	ldr	r3, [r7, #16]
 8000dba:	1ad3      	subs	r3, r2, r3
 8000dbc:	4a89      	ldr	r2, [pc, #548]	; (8000fe4 <HAL_RCC_OscConfig+0x5d8>)
 8000dbe:	4293      	cmp	r3, r2
 8000dc0:	d901      	bls.n	8000dc6 <HAL_RCC_OscConfig+0x3ba>
        {
          return HAL_TIMEOUT;
 8000dc2:	2303      	movs	r3, #3
 8000dc4:	e108      	b.n	8000fd8 <HAL_RCC_OscConfig+0x5cc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000dc6:	4b86      	ldr	r3, [pc, #536]	; (8000fe0 <HAL_RCC_OscConfig+0x5d4>)
 8000dc8:	6a1b      	ldr	r3, [r3, #32]
 8000dca:	2202      	movs	r2, #2
 8000dcc:	4013      	ands	r3, r2
 8000dce:	d0f0      	beq.n	8000db2 <HAL_RCC_OscConfig+0x3a6>
 8000dd0:	e013      	b.n	8000dfa <HAL_RCC_OscConfig+0x3ee>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000dd2:	f7ff fa61 	bl	8000298 <HAL_GetTick>
 8000dd6:	0003      	movs	r3, r0
 8000dd8:	613b      	str	r3, [r7, #16]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000dda:	e009      	b.n	8000df0 <HAL_RCC_OscConfig+0x3e4>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000ddc:	f7ff fa5c 	bl	8000298 <HAL_GetTick>
 8000de0:	0002      	movs	r2, r0
 8000de2:	693b      	ldr	r3, [r7, #16]
 8000de4:	1ad3      	subs	r3, r2, r3
 8000de6:	4a7f      	ldr	r2, [pc, #508]	; (8000fe4 <HAL_RCC_OscConfig+0x5d8>)
 8000de8:	4293      	cmp	r3, r2
 8000dea:	d901      	bls.n	8000df0 <HAL_RCC_OscConfig+0x3e4>
        {
          return HAL_TIMEOUT;
 8000dec:	2303      	movs	r3, #3
 8000dee:	e0f3      	b.n	8000fd8 <HAL_RCC_OscConfig+0x5cc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000df0:	4b7b      	ldr	r3, [pc, #492]	; (8000fe0 <HAL_RCC_OscConfig+0x5d4>)
 8000df2:	6a1b      	ldr	r3, [r3, #32]
 8000df4:	2202      	movs	r2, #2
 8000df6:	4013      	ands	r3, r2
 8000df8:	d1f0      	bne.n	8000ddc <HAL_RCC_OscConfig+0x3d0>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8000dfa:	2317      	movs	r3, #23
 8000dfc:	18fb      	adds	r3, r7, r3
 8000dfe:	781b      	ldrb	r3, [r3, #0]
 8000e00:	2b01      	cmp	r3, #1
 8000e02:	d105      	bne.n	8000e10 <HAL_RCC_OscConfig+0x404>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8000e04:	4b76      	ldr	r3, [pc, #472]	; (8000fe0 <HAL_RCC_OscConfig+0x5d4>)
 8000e06:	69da      	ldr	r2, [r3, #28]
 8000e08:	4b75      	ldr	r3, [pc, #468]	; (8000fe0 <HAL_RCC_OscConfig+0x5d4>)
 8000e0a:	4977      	ldr	r1, [pc, #476]	; (8000fe8 <HAL_RCC_OscConfig+0x5dc>)
 8000e0c:	400a      	ands	r2, r1
 8000e0e:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8000e10:	687b      	ldr	r3, [r7, #4]
 8000e12:	681b      	ldr	r3, [r3, #0]
 8000e14:	2210      	movs	r2, #16
 8000e16:	4013      	ands	r3, r2
 8000e18:	d063      	beq.n	8000ee2 <HAL_RCC_OscConfig+0x4d6>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 8000e1a:	687b      	ldr	r3, [r7, #4]
 8000e1c:	695b      	ldr	r3, [r3, #20]
 8000e1e:	2b01      	cmp	r3, #1
 8000e20:	d12a      	bne.n	8000e78 <HAL_RCC_OscConfig+0x46c>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8000e22:	4b6f      	ldr	r3, [pc, #444]	; (8000fe0 <HAL_RCC_OscConfig+0x5d4>)
 8000e24:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000e26:	4b6e      	ldr	r3, [pc, #440]	; (8000fe0 <HAL_RCC_OscConfig+0x5d4>)
 8000e28:	2104      	movs	r1, #4
 8000e2a:	430a      	orrs	r2, r1
 8000e2c:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 8000e2e:	4b6c      	ldr	r3, [pc, #432]	; (8000fe0 <HAL_RCC_OscConfig+0x5d4>)
 8000e30:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000e32:	4b6b      	ldr	r3, [pc, #428]	; (8000fe0 <HAL_RCC_OscConfig+0x5d4>)
 8000e34:	2101      	movs	r1, #1
 8000e36:	430a      	orrs	r2, r1
 8000e38:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000e3a:	f7ff fa2d 	bl	8000298 <HAL_GetTick>
 8000e3e:	0003      	movs	r3, r0
 8000e40:	613b      	str	r3, [r7, #16]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8000e42:	e008      	b.n	8000e56 <HAL_RCC_OscConfig+0x44a>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8000e44:	f7ff fa28 	bl	8000298 <HAL_GetTick>
 8000e48:	0002      	movs	r2, r0
 8000e4a:	693b      	ldr	r3, [r7, #16]
 8000e4c:	1ad3      	subs	r3, r2, r3
 8000e4e:	2b02      	cmp	r3, #2
 8000e50:	d901      	bls.n	8000e56 <HAL_RCC_OscConfig+0x44a>
        {
          return HAL_TIMEOUT;
 8000e52:	2303      	movs	r3, #3
 8000e54:	e0c0      	b.n	8000fd8 <HAL_RCC_OscConfig+0x5cc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8000e56:	4b62      	ldr	r3, [pc, #392]	; (8000fe0 <HAL_RCC_OscConfig+0x5d4>)
 8000e58:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000e5a:	2202      	movs	r2, #2
 8000e5c:	4013      	ands	r3, r2
 8000e5e:	d0f1      	beq.n	8000e44 <HAL_RCC_OscConfig+0x438>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8000e60:	4b5f      	ldr	r3, [pc, #380]	; (8000fe0 <HAL_RCC_OscConfig+0x5d4>)
 8000e62:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000e64:	22f8      	movs	r2, #248	; 0xf8
 8000e66:	4393      	bics	r3, r2
 8000e68:	0019      	movs	r1, r3
 8000e6a:	687b      	ldr	r3, [r7, #4]
 8000e6c:	699b      	ldr	r3, [r3, #24]
 8000e6e:	00da      	lsls	r2, r3, #3
 8000e70:	4b5b      	ldr	r3, [pc, #364]	; (8000fe0 <HAL_RCC_OscConfig+0x5d4>)
 8000e72:	430a      	orrs	r2, r1
 8000e74:	635a      	str	r2, [r3, #52]	; 0x34
 8000e76:	e034      	b.n	8000ee2 <HAL_RCC_OscConfig+0x4d6>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8000e78:	687b      	ldr	r3, [r7, #4]
 8000e7a:	695b      	ldr	r3, [r3, #20]
 8000e7c:	3305      	adds	r3, #5
 8000e7e:	d111      	bne.n	8000ea4 <HAL_RCC_OscConfig+0x498>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 8000e80:	4b57      	ldr	r3, [pc, #348]	; (8000fe0 <HAL_RCC_OscConfig+0x5d4>)
 8000e82:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000e84:	4b56      	ldr	r3, [pc, #344]	; (8000fe0 <HAL_RCC_OscConfig+0x5d4>)
 8000e86:	2104      	movs	r1, #4
 8000e88:	438a      	bics	r2, r1
 8000e8a:	635a      	str	r2, [r3, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8000e8c:	4b54      	ldr	r3, [pc, #336]	; (8000fe0 <HAL_RCC_OscConfig+0x5d4>)
 8000e8e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000e90:	22f8      	movs	r2, #248	; 0xf8
 8000e92:	4393      	bics	r3, r2
 8000e94:	0019      	movs	r1, r3
 8000e96:	687b      	ldr	r3, [r7, #4]
 8000e98:	699b      	ldr	r3, [r3, #24]
 8000e9a:	00da      	lsls	r2, r3, #3
 8000e9c:	4b50      	ldr	r3, [pc, #320]	; (8000fe0 <HAL_RCC_OscConfig+0x5d4>)
 8000e9e:	430a      	orrs	r2, r1
 8000ea0:	635a      	str	r2, [r3, #52]	; 0x34
 8000ea2:	e01e      	b.n	8000ee2 <HAL_RCC_OscConfig+0x4d6>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8000ea4:	4b4e      	ldr	r3, [pc, #312]	; (8000fe0 <HAL_RCC_OscConfig+0x5d4>)
 8000ea6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000ea8:	4b4d      	ldr	r3, [pc, #308]	; (8000fe0 <HAL_RCC_OscConfig+0x5d4>)
 8000eaa:	2104      	movs	r1, #4
 8000eac:	430a      	orrs	r2, r1
 8000eae:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 8000eb0:	4b4b      	ldr	r3, [pc, #300]	; (8000fe0 <HAL_RCC_OscConfig+0x5d4>)
 8000eb2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000eb4:	4b4a      	ldr	r3, [pc, #296]	; (8000fe0 <HAL_RCC_OscConfig+0x5d4>)
 8000eb6:	2101      	movs	r1, #1
 8000eb8:	438a      	bics	r2, r1
 8000eba:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000ebc:	f7ff f9ec 	bl	8000298 <HAL_GetTick>
 8000ec0:	0003      	movs	r3, r0
 8000ec2:	613b      	str	r3, [r7, #16]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8000ec4:	e008      	b.n	8000ed8 <HAL_RCC_OscConfig+0x4cc>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8000ec6:	f7ff f9e7 	bl	8000298 <HAL_GetTick>
 8000eca:	0002      	movs	r2, r0
 8000ecc:	693b      	ldr	r3, [r7, #16]
 8000ece:	1ad3      	subs	r3, r2, r3
 8000ed0:	2b02      	cmp	r3, #2
 8000ed2:	d901      	bls.n	8000ed8 <HAL_RCC_OscConfig+0x4cc>
        {
          return HAL_TIMEOUT;
 8000ed4:	2303      	movs	r3, #3
 8000ed6:	e07f      	b.n	8000fd8 <HAL_RCC_OscConfig+0x5cc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8000ed8:	4b41      	ldr	r3, [pc, #260]	; (8000fe0 <HAL_RCC_OscConfig+0x5d4>)
 8000eda:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000edc:	2202      	movs	r2, #2
 8000ede:	4013      	ands	r3, r2
 8000ee0:	d1f1      	bne.n	8000ec6 <HAL_RCC_OscConfig+0x4ba>
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8000ee2:	687b      	ldr	r3, [r7, #4]
 8000ee4:	6a1b      	ldr	r3, [r3, #32]
 8000ee6:	2b00      	cmp	r3, #0
 8000ee8:	d100      	bne.n	8000eec <HAL_RCC_OscConfig+0x4e0>
 8000eea:	e074      	b.n	8000fd6 <HAL_RCC_OscConfig+0x5ca>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000eec:	4b3c      	ldr	r3, [pc, #240]	; (8000fe0 <HAL_RCC_OscConfig+0x5d4>)
 8000eee:	685b      	ldr	r3, [r3, #4]
 8000ef0:	220c      	movs	r2, #12
 8000ef2:	4013      	ands	r3, r2
 8000ef4:	2b08      	cmp	r3, #8
 8000ef6:	d100      	bne.n	8000efa <HAL_RCC_OscConfig+0x4ee>
 8000ef8:	e06b      	b.n	8000fd2 <HAL_RCC_OscConfig+0x5c6>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000efa:	687b      	ldr	r3, [r7, #4]
 8000efc:	6a1b      	ldr	r3, [r3, #32]
 8000efe:	2b02      	cmp	r3, #2
 8000f00:	d14c      	bne.n	8000f9c <HAL_RCC_OscConfig+0x590>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000f02:	4b37      	ldr	r3, [pc, #220]	; (8000fe0 <HAL_RCC_OscConfig+0x5d4>)
 8000f04:	681a      	ldr	r2, [r3, #0]
 8000f06:	4b36      	ldr	r3, [pc, #216]	; (8000fe0 <HAL_RCC_OscConfig+0x5d4>)
 8000f08:	4938      	ldr	r1, [pc, #224]	; (8000fec <HAL_RCC_OscConfig+0x5e0>)
 8000f0a:	400a      	ands	r2, r1
 8000f0c:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000f0e:	f7ff f9c3 	bl	8000298 <HAL_GetTick>
 8000f12:	0003      	movs	r3, r0
 8000f14:	613b      	str	r3, [r7, #16]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000f16:	e008      	b.n	8000f2a <HAL_RCC_OscConfig+0x51e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000f18:	f7ff f9be 	bl	8000298 <HAL_GetTick>
 8000f1c:	0002      	movs	r2, r0
 8000f1e:	693b      	ldr	r3, [r7, #16]
 8000f20:	1ad3      	subs	r3, r2, r3
 8000f22:	2b02      	cmp	r3, #2
 8000f24:	d901      	bls.n	8000f2a <HAL_RCC_OscConfig+0x51e>
          {
            return HAL_TIMEOUT;
 8000f26:	2303      	movs	r3, #3
 8000f28:	e056      	b.n	8000fd8 <HAL_RCC_OscConfig+0x5cc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000f2a:	4b2d      	ldr	r3, [pc, #180]	; (8000fe0 <HAL_RCC_OscConfig+0x5d4>)
 8000f2c:	681a      	ldr	r2, [r3, #0]
 8000f2e:	2380      	movs	r3, #128	; 0x80
 8000f30:	049b      	lsls	r3, r3, #18
 8000f32:	4013      	ands	r3, r2
 8000f34:	d1f0      	bne.n	8000f18 <HAL_RCC_OscConfig+0x50c>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8000f36:	4b2a      	ldr	r3, [pc, #168]	; (8000fe0 <HAL_RCC_OscConfig+0x5d4>)
 8000f38:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000f3a:	220f      	movs	r2, #15
 8000f3c:	4393      	bics	r3, r2
 8000f3e:	0019      	movs	r1, r3
 8000f40:	687b      	ldr	r3, [r7, #4]
 8000f42:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000f44:	4b26      	ldr	r3, [pc, #152]	; (8000fe0 <HAL_RCC_OscConfig+0x5d4>)
 8000f46:	430a      	orrs	r2, r1
 8000f48:	62da      	str	r2, [r3, #44]	; 0x2c
 8000f4a:	4b25      	ldr	r3, [pc, #148]	; (8000fe0 <HAL_RCC_OscConfig+0x5d4>)
 8000f4c:	685b      	ldr	r3, [r3, #4]
 8000f4e:	4a28      	ldr	r2, [pc, #160]	; (8000ff0 <HAL_RCC_OscConfig+0x5e4>)
 8000f50:	4013      	ands	r3, r2
 8000f52:	0019      	movs	r1, r3
 8000f54:	687b      	ldr	r3, [r7, #4]
 8000f56:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8000f58:	687b      	ldr	r3, [r7, #4]
 8000f5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000f5c:	431a      	orrs	r2, r3
 8000f5e:	4b20      	ldr	r3, [pc, #128]	; (8000fe0 <HAL_RCC_OscConfig+0x5d4>)
 8000f60:	430a      	orrs	r2, r1
 8000f62:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8000f64:	4b1e      	ldr	r3, [pc, #120]	; (8000fe0 <HAL_RCC_OscConfig+0x5d4>)
 8000f66:	681a      	ldr	r2, [r3, #0]
 8000f68:	4b1d      	ldr	r3, [pc, #116]	; (8000fe0 <HAL_RCC_OscConfig+0x5d4>)
 8000f6a:	2180      	movs	r1, #128	; 0x80
 8000f6c:	0449      	lsls	r1, r1, #17
 8000f6e:	430a      	orrs	r2, r1
 8000f70:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000f72:	f7ff f991 	bl	8000298 <HAL_GetTick>
 8000f76:	0003      	movs	r3, r0
 8000f78:	613b      	str	r3, [r7, #16]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000f7a:	e008      	b.n	8000f8e <HAL_RCC_OscConfig+0x582>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000f7c:	f7ff f98c 	bl	8000298 <HAL_GetTick>
 8000f80:	0002      	movs	r2, r0
 8000f82:	693b      	ldr	r3, [r7, #16]
 8000f84:	1ad3      	subs	r3, r2, r3
 8000f86:	2b02      	cmp	r3, #2
 8000f88:	d901      	bls.n	8000f8e <HAL_RCC_OscConfig+0x582>
          {
            return HAL_TIMEOUT;
 8000f8a:	2303      	movs	r3, #3
 8000f8c:	e024      	b.n	8000fd8 <HAL_RCC_OscConfig+0x5cc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000f8e:	4b14      	ldr	r3, [pc, #80]	; (8000fe0 <HAL_RCC_OscConfig+0x5d4>)
 8000f90:	681a      	ldr	r2, [r3, #0]
 8000f92:	2380      	movs	r3, #128	; 0x80
 8000f94:	049b      	lsls	r3, r3, #18
 8000f96:	4013      	ands	r3, r2
 8000f98:	d0f0      	beq.n	8000f7c <HAL_RCC_OscConfig+0x570>
 8000f9a:	e01c      	b.n	8000fd6 <HAL_RCC_OscConfig+0x5ca>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000f9c:	4b10      	ldr	r3, [pc, #64]	; (8000fe0 <HAL_RCC_OscConfig+0x5d4>)
 8000f9e:	681a      	ldr	r2, [r3, #0]
 8000fa0:	4b0f      	ldr	r3, [pc, #60]	; (8000fe0 <HAL_RCC_OscConfig+0x5d4>)
 8000fa2:	4912      	ldr	r1, [pc, #72]	; (8000fec <HAL_RCC_OscConfig+0x5e0>)
 8000fa4:	400a      	ands	r2, r1
 8000fa6:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000fa8:	f7ff f976 	bl	8000298 <HAL_GetTick>
 8000fac:	0003      	movs	r3, r0
 8000fae:	613b      	str	r3, [r7, #16]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000fb0:	e008      	b.n	8000fc4 <HAL_RCC_OscConfig+0x5b8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000fb2:	f7ff f971 	bl	8000298 <HAL_GetTick>
 8000fb6:	0002      	movs	r2, r0
 8000fb8:	693b      	ldr	r3, [r7, #16]
 8000fba:	1ad3      	subs	r3, r2, r3
 8000fbc:	2b02      	cmp	r3, #2
 8000fbe:	d901      	bls.n	8000fc4 <HAL_RCC_OscConfig+0x5b8>
          {
            return HAL_TIMEOUT;
 8000fc0:	2303      	movs	r3, #3
 8000fc2:	e009      	b.n	8000fd8 <HAL_RCC_OscConfig+0x5cc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000fc4:	4b06      	ldr	r3, [pc, #24]	; (8000fe0 <HAL_RCC_OscConfig+0x5d4>)
 8000fc6:	681a      	ldr	r2, [r3, #0]
 8000fc8:	2380      	movs	r3, #128	; 0x80
 8000fca:	049b      	lsls	r3, r3, #18
 8000fcc:	4013      	ands	r3, r2
 8000fce:	d1f0      	bne.n	8000fb2 <HAL_RCC_OscConfig+0x5a6>
 8000fd0:	e001      	b.n	8000fd6 <HAL_RCC_OscConfig+0x5ca>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 8000fd2:	2301      	movs	r3, #1
 8000fd4:	e000      	b.n	8000fd8 <HAL_RCC_OscConfig+0x5cc>
    }
  }
  
  return HAL_OK;
 8000fd6:	2300      	movs	r3, #0
}
 8000fd8:	0018      	movs	r0, r3
 8000fda:	46bd      	mov	sp, r7
 8000fdc:	b006      	add	sp, #24
 8000fde:	bd80      	pop	{r7, pc}
 8000fe0:	40021000 	.word	0x40021000
 8000fe4:	00001388 	.word	0x00001388
 8000fe8:	efffffff 	.word	0xefffffff
 8000fec:	feffffff 	.word	0xfeffffff
 8000ff0:	ffc2ffff 	.word	0xffc2ffff

08000ff4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8000ff4:	b580      	push	{r7, lr}
 8000ff6:	b084      	sub	sp, #16
 8000ff8:	af00      	add	r7, sp, #0
 8000ffa:	6078      	str	r0, [r7, #4]
 8000ffc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8000ffe:	2300      	movs	r3, #0
 8001000:	60fb      	str	r3, [r7, #12]
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8001002:	4b6a      	ldr	r3, [pc, #424]	; (80011ac <HAL_RCC_ClockConfig+0x1b8>)
 8001004:	681b      	ldr	r3, [r3, #0]
 8001006:	2201      	movs	r2, #1
 8001008:	4013      	ands	r3, r2
 800100a:	683a      	ldr	r2, [r7, #0]
 800100c:	429a      	cmp	r2, r3
 800100e:	d911      	bls.n	8001034 <HAL_RCC_ClockConfig+0x40>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001010:	4b66      	ldr	r3, [pc, #408]	; (80011ac <HAL_RCC_ClockConfig+0x1b8>)
 8001012:	681b      	ldr	r3, [r3, #0]
 8001014:	2201      	movs	r2, #1
 8001016:	4393      	bics	r3, r2
 8001018:	0019      	movs	r1, r3
 800101a:	4b64      	ldr	r3, [pc, #400]	; (80011ac <HAL_RCC_ClockConfig+0x1b8>)
 800101c:	683a      	ldr	r2, [r7, #0]
 800101e:	430a      	orrs	r2, r1
 8001020:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001022:	4b62      	ldr	r3, [pc, #392]	; (80011ac <HAL_RCC_ClockConfig+0x1b8>)
 8001024:	681b      	ldr	r3, [r3, #0]
 8001026:	2201      	movs	r2, #1
 8001028:	4013      	ands	r3, r2
 800102a:	683a      	ldr	r2, [r7, #0]
 800102c:	429a      	cmp	r2, r3
 800102e:	d001      	beq.n	8001034 <HAL_RCC_ClockConfig+0x40>
    {
      return HAL_ERROR;
 8001030:	2301      	movs	r3, #1
 8001032:	e0b6      	b.n	80011a2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001034:	687b      	ldr	r3, [r7, #4]
 8001036:	681b      	ldr	r3, [r3, #0]
 8001038:	2202      	movs	r2, #2
 800103a:	4013      	ands	r3, r2
 800103c:	d009      	beq.n	8001052 <HAL_RCC_ClockConfig+0x5e>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800103e:	4b5c      	ldr	r3, [pc, #368]	; (80011b0 <HAL_RCC_ClockConfig+0x1bc>)
 8001040:	685b      	ldr	r3, [r3, #4]
 8001042:	22f0      	movs	r2, #240	; 0xf0
 8001044:	4393      	bics	r3, r2
 8001046:	0019      	movs	r1, r3
 8001048:	687b      	ldr	r3, [r7, #4]
 800104a:	689a      	ldr	r2, [r3, #8]
 800104c:	4b58      	ldr	r3, [pc, #352]	; (80011b0 <HAL_RCC_ClockConfig+0x1bc>)
 800104e:	430a      	orrs	r2, r1
 8001050:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001052:	687b      	ldr	r3, [r7, #4]
 8001054:	681b      	ldr	r3, [r3, #0]
 8001056:	2201      	movs	r2, #1
 8001058:	4013      	ands	r3, r2
 800105a:	d100      	bne.n	800105e <HAL_RCC_ClockConfig+0x6a>
 800105c:	e067      	b.n	800112e <HAL_RCC_ClockConfig+0x13a>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800105e:	687b      	ldr	r3, [r7, #4]
 8001060:	685b      	ldr	r3, [r3, #4]
 8001062:	2b01      	cmp	r3, #1
 8001064:	d107      	bne.n	8001076 <HAL_RCC_ClockConfig+0x82>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001066:	4b52      	ldr	r3, [pc, #328]	; (80011b0 <HAL_RCC_ClockConfig+0x1bc>)
 8001068:	681a      	ldr	r2, [r3, #0]
 800106a:	2380      	movs	r3, #128	; 0x80
 800106c:	029b      	lsls	r3, r3, #10
 800106e:	4013      	ands	r3, r2
 8001070:	d114      	bne.n	800109c <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 8001072:	2301      	movs	r3, #1
 8001074:	e095      	b.n	80011a2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001076:	687b      	ldr	r3, [r7, #4]
 8001078:	685b      	ldr	r3, [r3, #4]
 800107a:	2b02      	cmp	r3, #2
 800107c:	d107      	bne.n	800108e <HAL_RCC_ClockConfig+0x9a>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800107e:	4b4c      	ldr	r3, [pc, #304]	; (80011b0 <HAL_RCC_ClockConfig+0x1bc>)
 8001080:	681a      	ldr	r2, [r3, #0]
 8001082:	2380      	movs	r3, #128	; 0x80
 8001084:	049b      	lsls	r3, r3, #18
 8001086:	4013      	ands	r3, r2
 8001088:	d108      	bne.n	800109c <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 800108a:	2301      	movs	r3, #1
 800108c:	e089      	b.n	80011a2 <HAL_RCC_ClockConfig+0x1ae>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800108e:	4b48      	ldr	r3, [pc, #288]	; (80011b0 <HAL_RCC_ClockConfig+0x1bc>)
 8001090:	681b      	ldr	r3, [r3, #0]
 8001092:	2202      	movs	r2, #2
 8001094:	4013      	ands	r3, r2
 8001096:	d101      	bne.n	800109c <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 8001098:	2301      	movs	r3, #1
 800109a:	e082      	b.n	80011a2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800109c:	4b44      	ldr	r3, [pc, #272]	; (80011b0 <HAL_RCC_ClockConfig+0x1bc>)
 800109e:	685b      	ldr	r3, [r3, #4]
 80010a0:	2203      	movs	r2, #3
 80010a2:	4393      	bics	r3, r2
 80010a4:	0019      	movs	r1, r3
 80010a6:	687b      	ldr	r3, [r7, #4]
 80010a8:	685a      	ldr	r2, [r3, #4]
 80010aa:	4b41      	ldr	r3, [pc, #260]	; (80011b0 <HAL_RCC_ClockConfig+0x1bc>)
 80010ac:	430a      	orrs	r2, r1
 80010ae:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80010b0:	f7ff f8f2 	bl	8000298 <HAL_GetTick>
 80010b4:	0003      	movs	r3, r0
 80010b6:	60fb      	str	r3, [r7, #12]
    
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80010b8:	687b      	ldr	r3, [r7, #4]
 80010ba:	685b      	ldr	r3, [r3, #4]
 80010bc:	2b01      	cmp	r3, #1
 80010be:	d111      	bne.n	80010e4 <HAL_RCC_ClockConfig+0xf0>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80010c0:	e009      	b.n	80010d6 <HAL_RCC_ClockConfig+0xe2>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80010c2:	f7ff f8e9 	bl	8000298 <HAL_GetTick>
 80010c6:	0002      	movs	r2, r0
 80010c8:	68fb      	ldr	r3, [r7, #12]
 80010ca:	1ad3      	subs	r3, r2, r3
 80010cc:	4a39      	ldr	r2, [pc, #228]	; (80011b4 <HAL_RCC_ClockConfig+0x1c0>)
 80010ce:	4293      	cmp	r3, r2
 80010d0:	d901      	bls.n	80010d6 <HAL_RCC_ClockConfig+0xe2>
        {
          return HAL_TIMEOUT;
 80010d2:	2303      	movs	r3, #3
 80010d4:	e065      	b.n	80011a2 <HAL_RCC_ClockConfig+0x1ae>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80010d6:	4b36      	ldr	r3, [pc, #216]	; (80011b0 <HAL_RCC_ClockConfig+0x1bc>)
 80010d8:	685b      	ldr	r3, [r3, #4]
 80010da:	220c      	movs	r2, #12
 80010dc:	4013      	ands	r3, r2
 80010de:	2b04      	cmp	r3, #4
 80010e0:	d1ef      	bne.n	80010c2 <HAL_RCC_ClockConfig+0xce>
 80010e2:	e024      	b.n	800112e <HAL_RCC_ClockConfig+0x13a>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80010e4:	687b      	ldr	r3, [r7, #4]
 80010e6:	685b      	ldr	r3, [r3, #4]
 80010e8:	2b02      	cmp	r3, #2
 80010ea:	d11b      	bne.n	8001124 <HAL_RCC_ClockConfig+0x130>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80010ec:	e009      	b.n	8001102 <HAL_RCC_ClockConfig+0x10e>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80010ee:	f7ff f8d3 	bl	8000298 <HAL_GetTick>
 80010f2:	0002      	movs	r2, r0
 80010f4:	68fb      	ldr	r3, [r7, #12]
 80010f6:	1ad3      	subs	r3, r2, r3
 80010f8:	4a2e      	ldr	r2, [pc, #184]	; (80011b4 <HAL_RCC_ClockConfig+0x1c0>)
 80010fa:	4293      	cmp	r3, r2
 80010fc:	d901      	bls.n	8001102 <HAL_RCC_ClockConfig+0x10e>
        {
          return HAL_TIMEOUT;
 80010fe:	2303      	movs	r3, #3
 8001100:	e04f      	b.n	80011a2 <HAL_RCC_ClockConfig+0x1ae>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001102:	4b2b      	ldr	r3, [pc, #172]	; (80011b0 <HAL_RCC_ClockConfig+0x1bc>)
 8001104:	685b      	ldr	r3, [r3, #4]
 8001106:	220c      	movs	r2, #12
 8001108:	4013      	ands	r3, r2
 800110a:	2b08      	cmp	r3, #8
 800110c:	d1ef      	bne.n	80010ee <HAL_RCC_ClockConfig+0xfa>
 800110e:	e00e      	b.n	800112e <HAL_RCC_ClockConfig+0x13a>
#endif /* RCC_CFGR_SWS_HSI48 */
    else
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001110:	f7ff f8c2 	bl	8000298 <HAL_GetTick>
 8001114:	0002      	movs	r2, r0
 8001116:	68fb      	ldr	r3, [r7, #12]
 8001118:	1ad3      	subs	r3, r2, r3
 800111a:	4a26      	ldr	r2, [pc, #152]	; (80011b4 <HAL_RCC_ClockConfig+0x1c0>)
 800111c:	4293      	cmp	r3, r2
 800111e:	d901      	bls.n	8001124 <HAL_RCC_ClockConfig+0x130>
        {
          return HAL_TIMEOUT;
 8001120:	2303      	movs	r3, #3
 8001122:	e03e      	b.n	80011a2 <HAL_RCC_ClockConfig+0x1ae>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8001124:	4b22      	ldr	r3, [pc, #136]	; (80011b0 <HAL_RCC_ClockConfig+0x1bc>)
 8001126:	685b      	ldr	r3, [r3, #4]
 8001128:	220c      	movs	r2, #12
 800112a:	4013      	ands	r3, r2
 800112c:	d1f0      	bne.n	8001110 <HAL_RCC_ClockConfig+0x11c>
        }
      }
    }      
  }    
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 800112e:	4b1f      	ldr	r3, [pc, #124]	; (80011ac <HAL_RCC_ClockConfig+0x1b8>)
 8001130:	681b      	ldr	r3, [r3, #0]
 8001132:	2201      	movs	r2, #1
 8001134:	4013      	ands	r3, r2
 8001136:	683a      	ldr	r2, [r7, #0]
 8001138:	429a      	cmp	r2, r3
 800113a:	d211      	bcs.n	8001160 <HAL_RCC_ClockConfig+0x16c>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800113c:	4b1b      	ldr	r3, [pc, #108]	; (80011ac <HAL_RCC_ClockConfig+0x1b8>)
 800113e:	681b      	ldr	r3, [r3, #0]
 8001140:	2201      	movs	r2, #1
 8001142:	4393      	bics	r3, r2
 8001144:	0019      	movs	r1, r3
 8001146:	4b19      	ldr	r3, [pc, #100]	; (80011ac <HAL_RCC_ClockConfig+0x1b8>)
 8001148:	683a      	ldr	r2, [r7, #0]
 800114a:	430a      	orrs	r2, r1
 800114c:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800114e:	4b17      	ldr	r3, [pc, #92]	; (80011ac <HAL_RCC_ClockConfig+0x1b8>)
 8001150:	681b      	ldr	r3, [r3, #0]
 8001152:	2201      	movs	r2, #1
 8001154:	4013      	ands	r3, r2
 8001156:	683a      	ldr	r2, [r7, #0]
 8001158:	429a      	cmp	r2, r3
 800115a:	d001      	beq.n	8001160 <HAL_RCC_ClockConfig+0x16c>
    {
      return HAL_ERROR;
 800115c:	2301      	movs	r3, #1
 800115e:	e020      	b.n	80011a2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	681b      	ldr	r3, [r3, #0]
 8001164:	2204      	movs	r2, #4
 8001166:	4013      	ands	r3, r2
 8001168:	d009      	beq.n	800117e <HAL_RCC_ClockConfig+0x18a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 800116a:	4b11      	ldr	r3, [pc, #68]	; (80011b0 <HAL_RCC_ClockConfig+0x1bc>)
 800116c:	685b      	ldr	r3, [r3, #4]
 800116e:	4a12      	ldr	r2, [pc, #72]	; (80011b8 <HAL_RCC_ClockConfig+0x1c4>)
 8001170:	4013      	ands	r3, r2
 8001172:	0019      	movs	r1, r3
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	68da      	ldr	r2, [r3, #12]
 8001178:	4b0d      	ldr	r3, [pc, #52]	; (80011b0 <HAL_RCC_ClockConfig+0x1bc>)
 800117a:	430a      	orrs	r2, r1
 800117c:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 800117e:	f000 f821 	bl	80011c4 <HAL_RCC_GetSysClockFreq>
 8001182:	0001      	movs	r1, r0
 8001184:	4b0a      	ldr	r3, [pc, #40]	; (80011b0 <HAL_RCC_ClockConfig+0x1bc>)
 8001186:	685b      	ldr	r3, [r3, #4]
 8001188:	091b      	lsrs	r3, r3, #4
 800118a:	220f      	movs	r2, #15
 800118c:	4013      	ands	r3, r2
 800118e:	4a0b      	ldr	r2, [pc, #44]	; (80011bc <HAL_RCC_ClockConfig+0x1c8>)
 8001190:	5cd3      	ldrb	r3, [r2, r3]
 8001192:	000a      	movs	r2, r1
 8001194:	40da      	lsrs	r2, r3
 8001196:	4b0a      	ldr	r3, [pc, #40]	; (80011c0 <HAL_RCC_ClockConfig+0x1cc>)
 8001198:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 800119a:	2000      	movs	r0, #0
 800119c:	f7ff f854 	bl	8000248 <HAL_InitTick>
  
  return HAL_OK;
 80011a0:	2300      	movs	r3, #0
}
 80011a2:	0018      	movs	r0, r3
 80011a4:	46bd      	mov	sp, r7
 80011a6:	b004      	add	sp, #16
 80011a8:	bd80      	pop	{r7, pc}
 80011aa:	46c0      	nop			; (mov r8, r8)
 80011ac:	40022000 	.word	0x40022000
 80011b0:	40021000 	.word	0x40021000
 80011b4:	00001388 	.word	0x00001388
 80011b8:	fffff8ff 	.word	0xfffff8ff
 80011bc:	0800191c 	.word	0x0800191c
 80011c0:	20000000 	.word	0x20000000

080011c4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80011c4:	b590      	push	{r4, r7, lr}
 80011c6:	b08f      	sub	sp, #60	; 0x3c
 80011c8:	af00      	add	r7, sp, #0
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 80011ca:	2314      	movs	r3, #20
 80011cc:	18fb      	adds	r3, r7, r3
 80011ce:	4a2b      	ldr	r2, [pc, #172]	; (800127c <HAL_RCC_GetSysClockFreq+0xb8>)
 80011d0:	ca13      	ldmia	r2!, {r0, r1, r4}
 80011d2:	c313      	stmia	r3!, {r0, r1, r4}
 80011d4:	6812      	ldr	r2, [r2, #0]
 80011d6:	601a      	str	r2, [r3, #0]
                                         10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  const uint8_t aPredivFactorTable[16] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
 80011d8:	1d3b      	adds	r3, r7, #4
 80011da:	4a29      	ldr	r2, [pc, #164]	; (8001280 <HAL_RCC_GetSysClockFreq+0xbc>)
 80011dc:	ca13      	ldmia	r2!, {r0, r1, r4}
 80011de:	c313      	stmia	r3!, {r0, r1, r4}
 80011e0:	6812      	ldr	r2, [r2, #0]
 80011e2:	601a      	str	r2, [r3, #0]
                                           9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80011e4:	2300      	movs	r3, #0
 80011e6:	62fb      	str	r3, [r7, #44]	; 0x2c
 80011e8:	2300      	movs	r3, #0
 80011ea:	62bb      	str	r3, [r7, #40]	; 0x28
 80011ec:	2300      	movs	r3, #0
 80011ee:	637b      	str	r3, [r7, #52]	; 0x34
 80011f0:	2300      	movs	r3, #0
 80011f2:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t sysclockfreq = 0U;
 80011f4:	2300      	movs	r3, #0
 80011f6:	633b      	str	r3, [r7, #48]	; 0x30
  
  tmpreg = RCC->CFGR;
 80011f8:	4b22      	ldr	r3, [pc, #136]	; (8001284 <HAL_RCC_GetSysClockFreq+0xc0>)
 80011fa:	685b      	ldr	r3, [r3, #4]
 80011fc:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80011fe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001200:	220c      	movs	r2, #12
 8001202:	4013      	ands	r3, r2
 8001204:	2b04      	cmp	r3, #4
 8001206:	d002      	beq.n	800120e <HAL_RCC_GetSysClockFreq+0x4a>
 8001208:	2b08      	cmp	r3, #8
 800120a:	d003      	beq.n	8001214 <HAL_RCC_GetSysClockFreq+0x50>
 800120c:	e02d      	b.n	800126a <HAL_RCC_GetSysClockFreq+0xa6>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800120e:	4b1e      	ldr	r3, [pc, #120]	; (8001288 <HAL_RCC_GetSysClockFreq+0xc4>)
 8001210:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8001212:	e02d      	b.n	8001270 <HAL_RCC_GetSysClockFreq+0xac>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8001214:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001216:	0c9b      	lsrs	r3, r3, #18
 8001218:	220f      	movs	r2, #15
 800121a:	4013      	ands	r3, r2
 800121c:	2214      	movs	r2, #20
 800121e:	18ba      	adds	r2, r7, r2
 8001220:	5cd3      	ldrb	r3, [r2, r3]
 8001222:	627b      	str	r3, [r7, #36]	; 0x24
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8001224:	4b17      	ldr	r3, [pc, #92]	; (8001284 <HAL_RCC_GetSysClockFreq+0xc0>)
 8001226:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001228:	220f      	movs	r2, #15
 800122a:	4013      	ands	r3, r2
 800122c:	1d3a      	adds	r2, r7, #4
 800122e:	5cd3      	ldrb	r3, [r2, r3]
 8001230:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8001232:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001234:	2380      	movs	r3, #128	; 0x80
 8001236:	025b      	lsls	r3, r3, #9
 8001238:	4013      	ands	r3, r2
 800123a:	d009      	beq.n	8001250 <HAL_RCC_GetSysClockFreq+0x8c>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (HSE_VALUE / prediv) * pllmul;
 800123c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800123e:	4812      	ldr	r0, [pc, #72]	; (8001288 <HAL_RCC_GetSysClockFreq+0xc4>)
 8001240:	f7fe ff62 	bl	8000108 <__udivsi3>
 8001244:	0003      	movs	r3, r0
 8001246:	001a      	movs	r2, r3
 8001248:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800124a:	4353      	muls	r3, r2
 800124c:	637b      	str	r3, [r7, #52]	; 0x34
 800124e:	e009      	b.n	8001264 <HAL_RCC_GetSysClockFreq+0xa0>
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (HSI_VALUE / prediv) * pllmul;
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1U) * pllmul);
 8001250:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8001252:	000a      	movs	r2, r1
 8001254:	0152      	lsls	r2, r2, #5
 8001256:	1a52      	subs	r2, r2, r1
 8001258:	0193      	lsls	r3, r2, #6
 800125a:	1a9b      	subs	r3, r3, r2
 800125c:	00db      	lsls	r3, r3, #3
 800125e:	185b      	adds	r3, r3, r1
 8001260:	021b      	lsls	r3, r3, #8
 8001262:	637b      	str	r3, [r7, #52]	; 0x34
#endif
      }
      sysclockfreq = pllclk;
 8001264:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001266:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8001268:	e002      	b.n	8001270 <HAL_RCC_GetSysClockFreq+0xac>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800126a:	4b07      	ldr	r3, [pc, #28]	; (8001288 <HAL_RCC_GetSysClockFreq+0xc4>)
 800126c:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 800126e:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 8001270:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 8001272:	0018      	movs	r0, r3
 8001274:	46bd      	mov	sp, r7
 8001276:	b00f      	add	sp, #60	; 0x3c
 8001278:	bd90      	pop	{r4, r7, pc}
 800127a:	46c0      	nop			; (mov r8, r8)
 800127c:	080018fc 	.word	0x080018fc
 8001280:	0800190c 	.word	0x0800190c
 8001284:	40021000 	.word	0x40021000
 8001288:	007a1200 	.word	0x007a1200

0800128c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800128c:	b580      	push	{r7, lr}
 800128e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001290:	4b02      	ldr	r3, [pc, #8]	; (800129c <HAL_RCC_GetHCLKFreq+0x10>)
 8001292:	681b      	ldr	r3, [r3, #0]
}
 8001294:	0018      	movs	r0, r3
 8001296:	46bd      	mov	sp, r7
 8001298:	bd80      	pop	{r7, pc}
 800129a:	46c0      	nop			; (mov r8, r8)
 800129c:	20000000 	.word	0x20000000

080012a0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80012a0:	b580      	push	{r7, lr}
 80012a2:	b086      	sub	sp, #24
 80012a4:	af00      	add	r7, sp, #0
 80012a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80012a8:	2300      	movs	r3, #0
 80012aa:	613b      	str	r3, [r7, #16]
  uint32_t temp_reg = 0U;
 80012ac:	2300      	movs	r3, #0
 80012ae:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80012b0:	687b      	ldr	r3, [r7, #4]
 80012b2:	681a      	ldr	r2, [r3, #0]
 80012b4:	2380      	movs	r3, #128	; 0x80
 80012b6:	025b      	lsls	r3, r3, #9
 80012b8:	4013      	ands	r3, r2
 80012ba:	d100      	bne.n	80012be <HAL_RCCEx_PeriphCLKConfig+0x1e>
 80012bc:	e08f      	b.n	80013de <HAL_RCCEx_PeriphCLKConfig+0x13e>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
    
    FlagStatus       pwrclkchanged = RESET;
 80012be:	2317      	movs	r3, #23
 80012c0:	18fb      	adds	r3, r7, r3
 80012c2:	2200      	movs	r2, #0
 80012c4:	701a      	strb	r2, [r3, #0]

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80012c6:	4b57      	ldr	r3, [pc, #348]	; (8001424 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80012c8:	69da      	ldr	r2, [r3, #28]
 80012ca:	2380      	movs	r3, #128	; 0x80
 80012cc:	055b      	lsls	r3, r3, #21
 80012ce:	4013      	ands	r3, r2
 80012d0:	d111      	bne.n	80012f6 <HAL_RCCEx_PeriphCLKConfig+0x56>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 80012d2:	4b54      	ldr	r3, [pc, #336]	; (8001424 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80012d4:	69da      	ldr	r2, [r3, #28]
 80012d6:	4b53      	ldr	r3, [pc, #332]	; (8001424 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80012d8:	2180      	movs	r1, #128	; 0x80
 80012da:	0549      	lsls	r1, r1, #21
 80012dc:	430a      	orrs	r2, r1
 80012de:	61da      	str	r2, [r3, #28]
 80012e0:	4b50      	ldr	r3, [pc, #320]	; (8001424 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80012e2:	69da      	ldr	r2, [r3, #28]
 80012e4:	2380      	movs	r3, #128	; 0x80
 80012e6:	055b      	lsls	r3, r3, #21
 80012e8:	4013      	ands	r3, r2
 80012ea:	60bb      	str	r3, [r7, #8]
 80012ec:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80012ee:	2317      	movs	r3, #23
 80012f0:	18fb      	adds	r3, r7, r3
 80012f2:	2201      	movs	r2, #1
 80012f4:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80012f6:	4b4c      	ldr	r3, [pc, #304]	; (8001428 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 80012f8:	681a      	ldr	r2, [r3, #0]
 80012fa:	2380      	movs	r3, #128	; 0x80
 80012fc:	005b      	lsls	r3, r3, #1
 80012fe:	4013      	ands	r3, r2
 8001300:	d11a      	bne.n	8001338 <HAL_RCCEx_PeriphCLKConfig+0x98>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001302:	4b49      	ldr	r3, [pc, #292]	; (8001428 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 8001304:	681a      	ldr	r2, [r3, #0]
 8001306:	4b48      	ldr	r3, [pc, #288]	; (8001428 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 8001308:	2180      	movs	r1, #128	; 0x80
 800130a:	0049      	lsls	r1, r1, #1
 800130c:	430a      	orrs	r2, r1
 800130e:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001310:	f7fe ffc2 	bl	8000298 <HAL_GetTick>
 8001314:	0003      	movs	r3, r0
 8001316:	613b      	str	r3, [r7, #16]
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001318:	e008      	b.n	800132c <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800131a:	f7fe ffbd 	bl	8000298 <HAL_GetTick>
 800131e:	0002      	movs	r2, r0
 8001320:	693b      	ldr	r3, [r7, #16]
 8001322:	1ad3      	subs	r3, r2, r3
 8001324:	2b64      	cmp	r3, #100	; 0x64
 8001326:	d901      	bls.n	800132c <HAL_RCCEx_PeriphCLKConfig+0x8c>
        {
          return HAL_TIMEOUT;
 8001328:	2303      	movs	r3, #3
 800132a:	e077      	b.n	800141c <HAL_RCCEx_PeriphCLKConfig+0x17c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800132c:	4b3e      	ldr	r3, [pc, #248]	; (8001428 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 800132e:	681a      	ldr	r2, [r3, #0]
 8001330:	2380      	movs	r3, #128	; 0x80
 8001332:	005b      	lsls	r3, r3, #1
 8001334:	4013      	ands	r3, r2
 8001336:	d0f0      	beq.n	800131a <HAL_RCCEx_PeriphCLKConfig+0x7a>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8001338:	4b3a      	ldr	r3, [pc, #232]	; (8001424 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 800133a:	6a1a      	ldr	r2, [r3, #32]
 800133c:	23c0      	movs	r3, #192	; 0xc0
 800133e:	009b      	lsls	r3, r3, #2
 8001340:	4013      	ands	r3, r2
 8001342:	60fb      	str	r3, [r7, #12]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8001344:	68fb      	ldr	r3, [r7, #12]
 8001346:	2b00      	cmp	r3, #0
 8001348:	d034      	beq.n	80013b4 <HAL_RCCEx_PeriphCLKConfig+0x114>
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	685a      	ldr	r2, [r3, #4]
 800134e:	23c0      	movs	r3, #192	; 0xc0
 8001350:	009b      	lsls	r3, r3, #2
 8001352:	4013      	ands	r3, r2
 8001354:	68fa      	ldr	r2, [r7, #12]
 8001356:	429a      	cmp	r2, r3
 8001358:	d02c      	beq.n	80013b4 <HAL_RCCEx_PeriphCLKConfig+0x114>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800135a:	4b32      	ldr	r3, [pc, #200]	; (8001424 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 800135c:	6a1b      	ldr	r3, [r3, #32]
 800135e:	4a33      	ldr	r2, [pc, #204]	; (800142c <HAL_RCCEx_PeriphCLKConfig+0x18c>)
 8001360:	4013      	ands	r3, r2
 8001362:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8001364:	4b2f      	ldr	r3, [pc, #188]	; (8001424 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001366:	6a1a      	ldr	r2, [r3, #32]
 8001368:	4b2e      	ldr	r3, [pc, #184]	; (8001424 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 800136a:	2180      	movs	r1, #128	; 0x80
 800136c:	0249      	lsls	r1, r1, #9
 800136e:	430a      	orrs	r2, r1
 8001370:	621a      	str	r2, [r3, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8001372:	4b2c      	ldr	r3, [pc, #176]	; (8001424 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001374:	6a1a      	ldr	r2, [r3, #32]
 8001376:	4b2b      	ldr	r3, [pc, #172]	; (8001424 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001378:	492d      	ldr	r1, [pc, #180]	; (8001430 <HAL_RCCEx_PeriphCLKConfig+0x190>)
 800137a:	400a      	ands	r2, r1
 800137c:	621a      	str	r2, [r3, #32]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 800137e:	4b29      	ldr	r3, [pc, #164]	; (8001424 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001380:	68fa      	ldr	r2, [r7, #12]
 8001382:	621a      	str	r2, [r3, #32]
      
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8001384:	68fb      	ldr	r3, [r7, #12]
 8001386:	2201      	movs	r2, #1
 8001388:	4013      	ands	r3, r2
 800138a:	d013      	beq.n	80013b4 <HAL_RCCEx_PeriphCLKConfig+0x114>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800138c:	f7fe ff84 	bl	8000298 <HAL_GetTick>
 8001390:	0003      	movs	r3, r0
 8001392:	613b      	str	r3, [r7, #16]
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001394:	e009      	b.n	80013aa <HAL_RCCEx_PeriphCLKConfig+0x10a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001396:	f7fe ff7f 	bl	8000298 <HAL_GetTick>
 800139a:	0002      	movs	r2, r0
 800139c:	693b      	ldr	r3, [r7, #16]
 800139e:	1ad3      	subs	r3, r2, r3
 80013a0:	4a24      	ldr	r2, [pc, #144]	; (8001434 <HAL_RCCEx_PeriphCLKConfig+0x194>)
 80013a2:	4293      	cmp	r3, r2
 80013a4:	d901      	bls.n	80013aa <HAL_RCCEx_PeriphCLKConfig+0x10a>
          {
            return HAL_TIMEOUT;
 80013a6:	2303      	movs	r3, #3
 80013a8:	e038      	b.n	800141c <HAL_RCCEx_PeriphCLKConfig+0x17c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80013aa:	4b1e      	ldr	r3, [pc, #120]	; (8001424 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80013ac:	6a1b      	ldr	r3, [r3, #32]
 80013ae:	2202      	movs	r2, #2
 80013b0:	4013      	ands	r3, r2
 80013b2:	d0f0      	beq.n	8001396 <HAL_RCCEx_PeriphCLKConfig+0xf6>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80013b4:	4b1b      	ldr	r3, [pc, #108]	; (8001424 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80013b6:	6a1b      	ldr	r3, [r3, #32]
 80013b8:	4a1c      	ldr	r2, [pc, #112]	; (800142c <HAL_RCCEx_PeriphCLKConfig+0x18c>)
 80013ba:	4013      	ands	r3, r2
 80013bc:	0019      	movs	r1, r3
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	685a      	ldr	r2, [r3, #4]
 80013c2:	4b18      	ldr	r3, [pc, #96]	; (8001424 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80013c4:	430a      	orrs	r2, r1
 80013c6:	621a      	str	r2, [r3, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80013c8:	2317      	movs	r3, #23
 80013ca:	18fb      	adds	r3, r7, r3
 80013cc:	781b      	ldrb	r3, [r3, #0]
 80013ce:	2b01      	cmp	r3, #1
 80013d0:	d105      	bne.n	80013de <HAL_RCCEx_PeriphCLKConfig+0x13e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80013d2:	4b14      	ldr	r3, [pc, #80]	; (8001424 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80013d4:	69da      	ldr	r2, [r3, #28]
 80013d6:	4b13      	ldr	r3, [pc, #76]	; (8001424 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80013d8:	4917      	ldr	r1, [pc, #92]	; (8001438 <HAL_RCCEx_PeriphCLKConfig+0x198>)
 80013da:	400a      	ands	r2, r1
 80013dc:	61da      	str	r2, [r3, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	681b      	ldr	r3, [r3, #0]
 80013e2:	2201      	movs	r2, #1
 80013e4:	4013      	ands	r3, r2
 80013e6:	d009      	beq.n	80013fc <HAL_RCCEx_PeriphCLKConfig+0x15c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80013e8:	4b0e      	ldr	r3, [pc, #56]	; (8001424 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80013ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013ec:	2203      	movs	r2, #3
 80013ee:	4393      	bics	r3, r2
 80013f0:	0019      	movs	r1, r3
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	689a      	ldr	r2, [r3, #8]
 80013f6:	4b0b      	ldr	r3, [pc, #44]	; (8001424 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80013f8:	430a      	orrs	r2, r1
 80013fa:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	681b      	ldr	r3, [r3, #0]
 8001400:	2220      	movs	r2, #32
 8001402:	4013      	ands	r3, r2
 8001404:	d009      	beq.n	800141a <HAL_RCCEx_PeriphCLKConfig+0x17a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8001406:	4b07      	ldr	r3, [pc, #28]	; (8001424 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001408:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800140a:	2210      	movs	r2, #16
 800140c:	4393      	bics	r3, r2
 800140e:	0019      	movs	r1, r3
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	68da      	ldr	r2, [r3, #12]
 8001414:	4b03      	ldr	r3, [pc, #12]	; (8001424 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001416:	430a      	orrs	r2, r1
 8001418:	631a      	str	r2, [r3, #48]	; 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 800141a:	2300      	movs	r3, #0
}
 800141c:	0018      	movs	r0, r3
 800141e:	46bd      	mov	sp, r7
 8001420:	b006      	add	sp, #24
 8001422:	bd80      	pop	{r7, pc}
 8001424:	40021000 	.word	0x40021000
 8001428:	40007000 	.word	0x40007000
 800142c:	fffffcff 	.word	0xfffffcff
 8001430:	fffeffff 	.word	0xfffeffff
 8001434:	00001388 	.word	0x00001388
 8001438:	efffffff 	.word	0xefffffff

0800143c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800143c:	b580      	push	{r7, lr}
 800143e:	af00      	add	r7, sp, #0
  

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001440:	f7fe feee 	bl	8000220 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001444:	f000 f832 	bl	80014ac <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001448:	f000 f8c8 	bl	80015dc <MX_GPIO_Init>
  MX_I2C1_Init();
 800144c:	f000 f886 	bl	800155c <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, 1);
 8001450:	4b15      	ldr	r3, [pc, #84]	; (80014a8 <main+0x6c>)
 8001452:	2201      	movs	r2, #1
 8001454:	2101      	movs	r1, #1
 8001456:	0018      	movs	r0, r3
 8001458:	f7ff f98b 	bl	8000772 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, 1);
 800145c:	4b12      	ldr	r3, [pc, #72]	; (80014a8 <main+0x6c>)
 800145e:	2201      	movs	r2, #1
 8001460:	2102      	movs	r1, #2
 8001462:	0018      	movs	r0, r3
 8001464:	f7ff f985 	bl	8000772 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, 1);
 8001468:	4b0f      	ldr	r3, [pc, #60]	; (80014a8 <main+0x6c>)
 800146a:	2201      	movs	r2, #1
 800146c:	2104      	movs	r1, #4
 800146e:	0018      	movs	r0, r3
 8001470:	f7ff f97f 	bl	8000772 <HAL_GPIO_WritePin>
  {
    /* USER CODE END WHILE */
	  //HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_0);

	  //HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_0);
	  if(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_0)!=GPIO_PIN_SET){
 8001474:	2390      	movs	r3, #144	; 0x90
 8001476:	05db      	lsls	r3, r3, #23
 8001478:	2101      	movs	r1, #1
 800147a:	0018      	movs	r0, r3
 800147c:	f7ff f95c 	bl	8000738 <HAL_GPIO_ReadPin>
 8001480:	0003      	movs	r3, r0
 8001482:	2b01      	cmp	r3, #1
 8001484:	d006      	beq.n	8001494 <main+0x58>
		  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, 0);
 8001486:	4b08      	ldr	r3, [pc, #32]	; (80014a8 <main+0x6c>)
 8001488:	2200      	movs	r2, #0
 800148a:	2102      	movs	r1, #2
 800148c:	0018      	movs	r0, r3
 800148e:	f7ff f970 	bl	8000772 <HAL_GPIO_WritePin>
 8001492:	e005      	b.n	80014a0 <main+0x64>
	  }else{
		  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, 1);
 8001494:	4b04      	ldr	r3, [pc, #16]	; (80014a8 <main+0x6c>)
 8001496:	2201      	movs	r2, #1
 8001498:	2102      	movs	r1, #2
 800149a:	0018      	movs	r0, r3
 800149c:	f7ff f969 	bl	8000772 <HAL_GPIO_WritePin>
	  }
	  HAL_Delay(10);
 80014a0:	200a      	movs	r0, #10
 80014a2:	f7fe ff03 	bl	80002ac <HAL_Delay>
	  if(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_0)!=GPIO_PIN_SET){
 80014a6:	e7e5      	b.n	8001474 <main+0x38>
 80014a8:	48000400 	.word	0x48000400

080014ac <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80014ac:	b590      	push	{r4, r7, lr}
 80014ae:	b095      	sub	sp, #84	; 0x54
 80014b0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80014b2:	2420      	movs	r4, #32
 80014b4:	193b      	adds	r3, r7, r4
 80014b6:	0018      	movs	r0, r3
 80014b8:	2330      	movs	r3, #48	; 0x30
 80014ba:	001a      	movs	r2, r3
 80014bc:	2100      	movs	r1, #0
 80014be:	f000 fa09 	bl	80018d4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80014c2:	2310      	movs	r3, #16
 80014c4:	18fb      	adds	r3, r7, r3
 80014c6:	0018      	movs	r0, r3
 80014c8:	2310      	movs	r3, #16
 80014ca:	001a      	movs	r2, r3
 80014cc:	2100      	movs	r1, #0
 80014ce:	f000 fa01 	bl	80018d4 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80014d2:	003b      	movs	r3, r7
 80014d4:	0018      	movs	r0, r3
 80014d6:	2310      	movs	r3, #16
 80014d8:	001a      	movs	r2, r3
 80014da:	2100      	movs	r1, #0
 80014dc:	f000 f9fa 	bl	80018d4 <memset>

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80014e0:	0021      	movs	r1, r4
 80014e2:	187b      	adds	r3, r7, r1
 80014e4:	2202      	movs	r2, #2
 80014e6:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80014e8:	187b      	adds	r3, r7, r1
 80014ea:	2201      	movs	r2, #1
 80014ec:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80014ee:	187b      	adds	r3, r7, r1
 80014f0:	2210      	movs	r2, #16
 80014f2:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80014f4:	187b      	adds	r3, r7, r1
 80014f6:	2200      	movs	r2, #0
 80014f8:	621a      	str	r2, [r3, #32]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80014fa:	187b      	adds	r3, r7, r1
 80014fc:	0018      	movs	r0, r3
 80014fe:	f7ff fa85 	bl	8000a0c <HAL_RCC_OscConfig>
 8001502:	1e03      	subs	r3, r0, #0
 8001504:	d001      	beq.n	800150a <SystemClock_Config+0x5e>
  {
    Error_Handler();
 8001506:	f000 f8c1 	bl	800168c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800150a:	2110      	movs	r1, #16
 800150c:	187b      	adds	r3, r7, r1
 800150e:	2207      	movs	r2, #7
 8001510:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8001512:	187b      	adds	r3, r7, r1
 8001514:	2200      	movs	r2, #0
 8001516:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001518:	187b      	adds	r3, r7, r1
 800151a:	2200      	movs	r2, #0
 800151c:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800151e:	187b      	adds	r3, r7, r1
 8001520:	2200      	movs	r2, #0
 8001522:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001524:	187b      	adds	r3, r7, r1
 8001526:	2100      	movs	r1, #0
 8001528:	0018      	movs	r0, r3
 800152a:	f7ff fd63 	bl	8000ff4 <HAL_RCC_ClockConfig>
 800152e:	1e03      	subs	r3, r0, #0
 8001530:	d001      	beq.n	8001536 <SystemClock_Config+0x8a>
  {
    Error_Handler();
 8001532:	f000 f8ab 	bl	800168c <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8001536:	003b      	movs	r3, r7
 8001538:	2220      	movs	r2, #32
 800153a:	601a      	str	r2, [r3, #0]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 800153c:	003b      	movs	r3, r7
 800153e:	2200      	movs	r2, #0
 8001540:	60da      	str	r2, [r3, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001542:	003b      	movs	r3, r7
 8001544:	0018      	movs	r0, r3
 8001546:	f7ff feab 	bl	80012a0 <HAL_RCCEx_PeriphCLKConfig>
 800154a:	1e03      	subs	r3, r0, #0
 800154c:	d001      	beq.n	8001552 <SystemClock_Config+0xa6>
  {
    Error_Handler();
 800154e:	f000 f89d 	bl	800168c <Error_Handler>
  }
}
 8001552:	46c0      	nop			; (mov r8, r8)
 8001554:	46bd      	mov	sp, r7
 8001556:	b015      	add	sp, #84	; 0x54
 8001558:	bd90      	pop	{r4, r7, pc}
	...

0800155c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 800155c:	b580      	push	{r7, lr}
 800155e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001560:	4b1b      	ldr	r3, [pc, #108]	; (80015d0 <MX_I2C1_Init+0x74>)
 8001562:	4a1c      	ldr	r2, [pc, #112]	; (80015d4 <MX_I2C1_Init+0x78>)
 8001564:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x0000020B;
 8001566:	4b1a      	ldr	r3, [pc, #104]	; (80015d0 <MX_I2C1_Init+0x74>)
 8001568:	4a1b      	ldr	r2, [pc, #108]	; (80015d8 <MX_I2C1_Init+0x7c>)
 800156a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 800156c:	4b18      	ldr	r3, [pc, #96]	; (80015d0 <MX_I2C1_Init+0x74>)
 800156e:	2200      	movs	r2, #0
 8001570:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001572:	4b17      	ldr	r3, [pc, #92]	; (80015d0 <MX_I2C1_Init+0x74>)
 8001574:	2201      	movs	r2, #1
 8001576:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001578:	4b15      	ldr	r3, [pc, #84]	; (80015d0 <MX_I2C1_Init+0x74>)
 800157a:	2200      	movs	r2, #0
 800157c:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800157e:	4b14      	ldr	r3, [pc, #80]	; (80015d0 <MX_I2C1_Init+0x74>)
 8001580:	2200      	movs	r2, #0
 8001582:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001584:	4b12      	ldr	r3, [pc, #72]	; (80015d0 <MX_I2C1_Init+0x74>)
 8001586:	2200      	movs	r2, #0
 8001588:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800158a:	4b11      	ldr	r3, [pc, #68]	; (80015d0 <MX_I2C1_Init+0x74>)
 800158c:	2200      	movs	r2, #0
 800158e:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001590:	4b0f      	ldr	r3, [pc, #60]	; (80015d0 <MX_I2C1_Init+0x74>)
 8001592:	2200      	movs	r2, #0
 8001594:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001596:	4b0e      	ldr	r3, [pc, #56]	; (80015d0 <MX_I2C1_Init+0x74>)
 8001598:	0018      	movs	r0, r3
 800159a:	f7ff f907 	bl	80007ac <HAL_I2C_Init>
 800159e:	1e03      	subs	r3, r0, #0
 80015a0:	d001      	beq.n	80015a6 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80015a2:	f000 f873 	bl	800168c <Error_Handler>
  }
  /** Configure Analogue filter 
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80015a6:	4b0a      	ldr	r3, [pc, #40]	; (80015d0 <MX_I2C1_Init+0x74>)
 80015a8:	2100      	movs	r1, #0
 80015aa:	0018      	movs	r0, r3
 80015ac:	f7ff f994 	bl	80008d8 <HAL_I2CEx_ConfigAnalogFilter>
 80015b0:	1e03      	subs	r3, r0, #0
 80015b2:	d001      	beq.n	80015b8 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80015b4:	f000 f86a 	bl	800168c <Error_Handler>
  }
  /** Configure Digital filter 
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80015b8:	4b05      	ldr	r3, [pc, #20]	; (80015d0 <MX_I2C1_Init+0x74>)
 80015ba:	2100      	movs	r1, #0
 80015bc:	0018      	movs	r0, r3
 80015be:	f7ff f9d7 	bl	8000970 <HAL_I2CEx_ConfigDigitalFilter>
 80015c2:	1e03      	subs	r3, r0, #0
 80015c4:	d001      	beq.n	80015ca <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80015c6:	f000 f861 	bl	800168c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80015ca:	46c0      	nop			; (mov r8, r8)
 80015cc:	46bd      	mov	sp, r7
 80015ce:	bd80      	pop	{r7, pc}
 80015d0:	20000024 	.word	0x20000024
 80015d4:	40005400 	.word	0x40005400
 80015d8:	0000020b 	.word	0x0000020b

080015dc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80015dc:	b590      	push	{r4, r7, lr}
 80015de:	b089      	sub	sp, #36	; 0x24
 80015e0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015e2:	240c      	movs	r4, #12
 80015e4:	193b      	adds	r3, r7, r4
 80015e6:	0018      	movs	r0, r3
 80015e8:	2314      	movs	r3, #20
 80015ea:	001a      	movs	r2, r3
 80015ec:	2100      	movs	r1, #0
 80015ee:	f000 f971 	bl	80018d4 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80015f2:	4b24      	ldr	r3, [pc, #144]	; (8001684 <MX_GPIO_Init+0xa8>)
 80015f4:	695a      	ldr	r2, [r3, #20]
 80015f6:	4b23      	ldr	r3, [pc, #140]	; (8001684 <MX_GPIO_Init+0xa8>)
 80015f8:	2180      	movs	r1, #128	; 0x80
 80015fa:	0289      	lsls	r1, r1, #10
 80015fc:	430a      	orrs	r2, r1
 80015fe:	615a      	str	r2, [r3, #20]
 8001600:	4b20      	ldr	r3, [pc, #128]	; (8001684 <MX_GPIO_Init+0xa8>)
 8001602:	695a      	ldr	r2, [r3, #20]
 8001604:	2380      	movs	r3, #128	; 0x80
 8001606:	029b      	lsls	r3, r3, #10
 8001608:	4013      	ands	r3, r2
 800160a:	60bb      	str	r3, [r7, #8]
 800160c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800160e:	4b1d      	ldr	r3, [pc, #116]	; (8001684 <MX_GPIO_Init+0xa8>)
 8001610:	695a      	ldr	r2, [r3, #20]
 8001612:	4b1c      	ldr	r3, [pc, #112]	; (8001684 <MX_GPIO_Init+0xa8>)
 8001614:	2180      	movs	r1, #128	; 0x80
 8001616:	02c9      	lsls	r1, r1, #11
 8001618:	430a      	orrs	r2, r1
 800161a:	615a      	str	r2, [r3, #20]
 800161c:	4b19      	ldr	r3, [pc, #100]	; (8001684 <MX_GPIO_Init+0xa8>)
 800161e:	695a      	ldr	r2, [r3, #20]
 8001620:	2380      	movs	r3, #128	; 0x80
 8001622:	02db      	lsls	r3, r3, #11
 8001624:	4013      	ands	r3, r2
 8001626:	607b      	str	r3, [r7, #4]
 8001628:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2, GPIO_PIN_RESET);
 800162a:	4b17      	ldr	r3, [pc, #92]	; (8001688 <MX_GPIO_Init+0xac>)
 800162c:	2200      	movs	r2, #0
 800162e:	2107      	movs	r1, #7
 8001630:	0018      	movs	r0, r3
 8001632:	f7ff f89e 	bl	8000772 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001636:	193b      	adds	r3, r7, r4
 8001638:	2201      	movs	r2, #1
 800163a:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800163c:	193b      	adds	r3, r7, r4
 800163e:	2200      	movs	r2, #0
 8001640:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001642:	193b      	adds	r3, r7, r4
 8001644:	2202      	movs	r2, #2
 8001646:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001648:	193a      	adds	r2, r7, r4
 800164a:	2390      	movs	r3, #144	; 0x90
 800164c:	05db      	lsls	r3, r3, #23
 800164e:	0011      	movs	r1, r2
 8001650:	0018      	movs	r0, r3
 8001652:	f7fe fefd 	bl	8000450 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 PB2 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2;
 8001656:	0021      	movs	r1, r4
 8001658:	187b      	adds	r3, r7, r1
 800165a:	2207      	movs	r2, #7
 800165c:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800165e:	187b      	adds	r3, r7, r1
 8001660:	2201      	movs	r2, #1
 8001662:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001664:	187b      	adds	r3, r7, r1
 8001666:	2200      	movs	r2, #0
 8001668:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800166a:	187b      	adds	r3, r7, r1
 800166c:	2200      	movs	r2, #0
 800166e:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001670:	187b      	adds	r3, r7, r1
 8001672:	4a05      	ldr	r2, [pc, #20]	; (8001688 <MX_GPIO_Init+0xac>)
 8001674:	0019      	movs	r1, r3
 8001676:	0010      	movs	r0, r2
 8001678:	f7fe feea 	bl	8000450 <HAL_GPIO_Init>

}
 800167c:	46c0      	nop			; (mov r8, r8)
 800167e:	46bd      	mov	sp, r7
 8001680:	b009      	add	sp, #36	; 0x24
 8001682:	bd90      	pop	{r4, r7, pc}
 8001684:	40021000 	.word	0x40021000
 8001688:	48000400 	.word	0x48000400

0800168c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800168c:	b580      	push	{r7, lr}
 800168e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8001690:	46c0      	nop			; (mov r8, r8)
 8001692:	46bd      	mov	sp, r7
 8001694:	bd80      	pop	{r7, pc}
	...

08001698 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001698:	b580      	push	{r7, lr}
 800169a:	b082      	sub	sp, #8
 800169c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800169e:	4b0f      	ldr	r3, [pc, #60]	; (80016dc <HAL_MspInit+0x44>)
 80016a0:	699a      	ldr	r2, [r3, #24]
 80016a2:	4b0e      	ldr	r3, [pc, #56]	; (80016dc <HAL_MspInit+0x44>)
 80016a4:	2101      	movs	r1, #1
 80016a6:	430a      	orrs	r2, r1
 80016a8:	619a      	str	r2, [r3, #24]
 80016aa:	4b0c      	ldr	r3, [pc, #48]	; (80016dc <HAL_MspInit+0x44>)
 80016ac:	699b      	ldr	r3, [r3, #24]
 80016ae:	2201      	movs	r2, #1
 80016b0:	4013      	ands	r3, r2
 80016b2:	607b      	str	r3, [r7, #4]
 80016b4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80016b6:	4b09      	ldr	r3, [pc, #36]	; (80016dc <HAL_MspInit+0x44>)
 80016b8:	69da      	ldr	r2, [r3, #28]
 80016ba:	4b08      	ldr	r3, [pc, #32]	; (80016dc <HAL_MspInit+0x44>)
 80016bc:	2180      	movs	r1, #128	; 0x80
 80016be:	0549      	lsls	r1, r1, #21
 80016c0:	430a      	orrs	r2, r1
 80016c2:	61da      	str	r2, [r3, #28]
 80016c4:	4b05      	ldr	r3, [pc, #20]	; (80016dc <HAL_MspInit+0x44>)
 80016c6:	69da      	ldr	r2, [r3, #28]
 80016c8:	2380      	movs	r3, #128	; 0x80
 80016ca:	055b      	lsls	r3, r3, #21
 80016cc:	4013      	ands	r3, r2
 80016ce:	603b      	str	r3, [r7, #0]
 80016d0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80016d2:	46c0      	nop			; (mov r8, r8)
 80016d4:	46bd      	mov	sp, r7
 80016d6:	b002      	add	sp, #8
 80016d8:	bd80      	pop	{r7, pc}
 80016da:	46c0      	nop			; (mov r8, r8)
 80016dc:	40021000 	.word	0x40021000

080016e0 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80016e0:	b580      	push	{r7, lr}
 80016e2:	b08a      	sub	sp, #40	; 0x28
 80016e4:	af00      	add	r7, sp, #0
 80016e6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016e8:	2314      	movs	r3, #20
 80016ea:	18fb      	adds	r3, r7, r3
 80016ec:	0018      	movs	r0, r3
 80016ee:	2314      	movs	r3, #20
 80016f0:	001a      	movs	r2, r3
 80016f2:	2100      	movs	r1, #0
 80016f4:	f000 f8ee 	bl	80018d4 <memset>
  if(hi2c->Instance==I2C1)
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	681b      	ldr	r3, [r3, #0]
 80016fc:	4a1c      	ldr	r2, [pc, #112]	; (8001770 <HAL_I2C_MspInit+0x90>)
 80016fe:	4293      	cmp	r3, r2
 8001700:	d131      	bne.n	8001766 <HAL_I2C_MspInit+0x86>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001702:	4b1c      	ldr	r3, [pc, #112]	; (8001774 <HAL_I2C_MspInit+0x94>)
 8001704:	695a      	ldr	r2, [r3, #20]
 8001706:	4b1b      	ldr	r3, [pc, #108]	; (8001774 <HAL_I2C_MspInit+0x94>)
 8001708:	2180      	movs	r1, #128	; 0x80
 800170a:	02c9      	lsls	r1, r1, #11
 800170c:	430a      	orrs	r2, r1
 800170e:	615a      	str	r2, [r3, #20]
 8001710:	4b18      	ldr	r3, [pc, #96]	; (8001774 <HAL_I2C_MspInit+0x94>)
 8001712:	695a      	ldr	r2, [r3, #20]
 8001714:	2380      	movs	r3, #128	; 0x80
 8001716:	02db      	lsls	r3, r3, #11
 8001718:	4013      	ands	r3, r2
 800171a:	613b      	str	r3, [r7, #16]
 800171c:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration    
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800171e:	2114      	movs	r1, #20
 8001720:	187b      	adds	r3, r7, r1
 8001722:	22c0      	movs	r2, #192	; 0xc0
 8001724:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001726:	187b      	adds	r3, r7, r1
 8001728:	2212      	movs	r2, #18
 800172a:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800172c:	187b      	adds	r3, r7, r1
 800172e:	2201      	movs	r2, #1
 8001730:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001732:	187b      	adds	r3, r7, r1
 8001734:	2203      	movs	r2, #3
 8001736:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_I2C1;
 8001738:	187b      	adds	r3, r7, r1
 800173a:	2201      	movs	r2, #1
 800173c:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800173e:	187b      	adds	r3, r7, r1
 8001740:	4a0d      	ldr	r2, [pc, #52]	; (8001778 <HAL_I2C_MspInit+0x98>)
 8001742:	0019      	movs	r1, r3
 8001744:	0010      	movs	r0, r2
 8001746:	f7fe fe83 	bl	8000450 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800174a:	4b0a      	ldr	r3, [pc, #40]	; (8001774 <HAL_I2C_MspInit+0x94>)
 800174c:	69da      	ldr	r2, [r3, #28]
 800174e:	4b09      	ldr	r3, [pc, #36]	; (8001774 <HAL_I2C_MspInit+0x94>)
 8001750:	2180      	movs	r1, #128	; 0x80
 8001752:	0389      	lsls	r1, r1, #14
 8001754:	430a      	orrs	r2, r1
 8001756:	61da      	str	r2, [r3, #28]
 8001758:	4b06      	ldr	r3, [pc, #24]	; (8001774 <HAL_I2C_MspInit+0x94>)
 800175a:	69da      	ldr	r2, [r3, #28]
 800175c:	2380      	movs	r3, #128	; 0x80
 800175e:	039b      	lsls	r3, r3, #14
 8001760:	4013      	ands	r3, r2
 8001762:	60fb      	str	r3, [r7, #12]
 8001764:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8001766:	46c0      	nop			; (mov r8, r8)
 8001768:	46bd      	mov	sp, r7
 800176a:	b00a      	add	sp, #40	; 0x28
 800176c:	bd80      	pop	{r7, pc}
 800176e:	46c0      	nop			; (mov r8, r8)
 8001770:	40005400 	.word	0x40005400
 8001774:	40021000 	.word	0x40021000
 8001778:	48000400 	.word	0x48000400

0800177c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800177c:	b580      	push	{r7, lr}
 800177e:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8001780:	46c0      	nop			; (mov r8, r8)
 8001782:	46bd      	mov	sp, r7
 8001784:	bd80      	pop	{r7, pc}

08001786 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001786:	b580      	push	{r7, lr}
 8001788:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800178a:	e7fe      	b.n	800178a <HardFault_Handler+0x4>

0800178c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800178c:	b580      	push	{r7, lr}
 800178e:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8001790:	46c0      	nop			; (mov r8, r8)
 8001792:	46bd      	mov	sp, r7
 8001794:	bd80      	pop	{r7, pc}

08001796 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001796:	b580      	push	{r7, lr}
 8001798:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800179a:	46c0      	nop			; (mov r8, r8)
 800179c:	46bd      	mov	sp, r7
 800179e:	bd80      	pop	{r7, pc}

080017a0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80017a0:	b580      	push	{r7, lr}
 80017a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80017a4:	f7fe fd6c 	bl	8000280 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80017a8:	46c0      	nop			; (mov r8, r8)
 80017aa:	46bd      	mov	sp, r7
 80017ac:	bd80      	pop	{r7, pc}
	...

080017b0 <SystemInit>:
  *         Initialize the default HSI clock source, vector table location and the PLL configuration is reset.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80017b0:	b580      	push	{r7, lr}
 80017b2:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001U;
 80017b4:	4b1a      	ldr	r3, [pc, #104]	; (8001820 <SystemInit+0x70>)
 80017b6:	681a      	ldr	r2, [r3, #0]
 80017b8:	4b19      	ldr	r3, [pc, #100]	; (8001820 <SystemInit+0x70>)
 80017ba:	2101      	movs	r1, #1
 80017bc:	430a      	orrs	r2, r1
 80017be:	601a      	str	r2, [r3, #0]
#if defined (STM32F051x8) || defined (STM32F058x8)
  /* Reset SW[1:0], HPRE[3:0], PPRE[2:0], ADCPRE and MCOSEL[2:0] bits */
  RCC->CFGR &= (uint32_t)0xF8FFB80CU;
#else
  /* Reset SW[1:0], HPRE[3:0], PPRE[2:0], ADCPRE, MCOSEL[2:0], MCOPRE[2:0] and PLLNODIV bits */
  RCC->CFGR &= (uint32_t)0x08FFB80CU;
 80017c0:	4b17      	ldr	r3, [pc, #92]	; (8001820 <SystemInit+0x70>)
 80017c2:	685a      	ldr	r2, [r3, #4]
 80017c4:	4b16      	ldr	r3, [pc, #88]	; (8001820 <SystemInit+0x70>)
 80017c6:	4917      	ldr	r1, [pc, #92]	; (8001824 <SystemInit+0x74>)
 80017c8:	400a      	ands	r2, r1
 80017ca:	605a      	str	r2, [r3, #4]
#endif /* STM32F051x8 or STM32F058x8 */
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFFU;
 80017cc:	4b14      	ldr	r3, [pc, #80]	; (8001820 <SystemInit+0x70>)
 80017ce:	681a      	ldr	r2, [r3, #0]
 80017d0:	4b13      	ldr	r3, [pc, #76]	; (8001820 <SystemInit+0x70>)
 80017d2:	4915      	ldr	r1, [pc, #84]	; (8001828 <SystemInit+0x78>)
 80017d4:	400a      	ands	r2, r1
 80017d6:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFFU;
 80017d8:	4b11      	ldr	r3, [pc, #68]	; (8001820 <SystemInit+0x70>)
 80017da:	681a      	ldr	r2, [r3, #0]
 80017dc:	4b10      	ldr	r3, [pc, #64]	; (8001820 <SystemInit+0x70>)
 80017de:	4913      	ldr	r1, [pc, #76]	; (800182c <SystemInit+0x7c>)
 80017e0:	400a      	ands	r2, r1
 80017e2:	601a      	str	r2, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE and PLLMUL[3:0] bits */
  RCC->CFGR &= (uint32_t)0xFFC0FFFFU;
 80017e4:	4b0e      	ldr	r3, [pc, #56]	; (8001820 <SystemInit+0x70>)
 80017e6:	685a      	ldr	r2, [r3, #4]
 80017e8:	4b0d      	ldr	r3, [pc, #52]	; (8001820 <SystemInit+0x70>)
 80017ea:	4911      	ldr	r1, [pc, #68]	; (8001830 <SystemInit+0x80>)
 80017ec:	400a      	ands	r2, r1
 80017ee:	605a      	str	r2, [r3, #4]

  /* Reset PREDIV[3:0] bits */
  RCC->CFGR2 &= (uint32_t)0xFFFFFFF0U;
 80017f0:	4b0b      	ldr	r3, [pc, #44]	; (8001820 <SystemInit+0x70>)
 80017f2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80017f4:	4b0a      	ldr	r3, [pc, #40]	; (8001820 <SystemInit+0x70>)
 80017f6:	210f      	movs	r1, #15
 80017f8:	438a      	bics	r2, r1
 80017fa:	62da      	str	r2, [r3, #44]	; 0x2c
#elif defined (STM32F091xC) || defined (STM32F098xx)
  /* Reset USART3SW[1:0], USART2SW[1:0], USART1SW[1:0], I2C1SW, CECSW and ADCSW bits */
  RCC->CFGR3 &= (uint32_t)0xFFF0FEACU;
#elif defined (STM32F030x6) || defined (STM32F030x8) || defined (STM32F031x6) || defined (STM32F038xx) || defined (STM32F030xC)
  /* Reset USART1SW[1:0], I2C1SW and ADCSW bits */
  RCC->CFGR3 &= (uint32_t)0xFFFFFEECU;
 80017fc:	4b08      	ldr	r3, [pc, #32]	; (8001820 <SystemInit+0x70>)
 80017fe:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001800:	4b07      	ldr	r3, [pc, #28]	; (8001820 <SystemInit+0x70>)
 8001802:	490c      	ldr	r1, [pc, #48]	; (8001834 <SystemInit+0x84>)
 8001804:	400a      	ands	r2, r1
 8001806:	631a      	str	r2, [r3, #48]	; 0x30
#else
 #warning "No target selected"
#endif

  /* Reset HSI14 bit */
  RCC->CR2 &= (uint32_t)0xFFFFFFFEU;
 8001808:	4b05      	ldr	r3, [pc, #20]	; (8001820 <SystemInit+0x70>)
 800180a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800180c:	4b04      	ldr	r3, [pc, #16]	; (8001820 <SystemInit+0x70>)
 800180e:	2101      	movs	r1, #1
 8001810:	438a      	bics	r2, r1
 8001812:	635a      	str	r2, [r3, #52]	; 0x34

  /* Disable all interrupts */
  RCC->CIR = 0x00000000U;
 8001814:	4b02      	ldr	r3, [pc, #8]	; (8001820 <SystemInit+0x70>)
 8001816:	2200      	movs	r2, #0
 8001818:	609a      	str	r2, [r3, #8]

}
 800181a:	46c0      	nop			; (mov r8, r8)
 800181c:	46bd      	mov	sp, r7
 800181e:	bd80      	pop	{r7, pc}
 8001820:	40021000 	.word	0x40021000
 8001824:	08ffb80c 	.word	0x08ffb80c
 8001828:	fef6ffff 	.word	0xfef6ffff
 800182c:	fffbffff 	.word	0xfffbffff
 8001830:	ffc0ffff 	.word	0xffc0ffff
 8001834:	fffffeec 	.word	0xfffffeec

08001838 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001838:	480d      	ldr	r0, [pc, #52]	; (8001870 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800183a:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800183c:	480d      	ldr	r0, [pc, #52]	; (8001874 <LoopForever+0x6>)
  ldr r1, =_edata
 800183e:	490e      	ldr	r1, [pc, #56]	; (8001878 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001840:	4a0e      	ldr	r2, [pc, #56]	; (800187c <LoopForever+0xe>)
  movs r3, #0
 8001842:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001844:	e002      	b.n	800184c <LoopCopyDataInit>

08001846 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001846:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001848:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800184a:	3304      	adds	r3, #4

0800184c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800184c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800184e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001850:	d3f9      	bcc.n	8001846 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001852:	4a0b      	ldr	r2, [pc, #44]	; (8001880 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001854:	4c0b      	ldr	r4, [pc, #44]	; (8001884 <LoopForever+0x16>)
  movs r3, #0
 8001856:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001858:	e001      	b.n	800185e <LoopFillZerobss>

0800185a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800185a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800185c:	3204      	adds	r2, #4

0800185e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800185e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001860:	d3fb      	bcc.n	800185a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8001862:	f7ff ffa5 	bl	80017b0 <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 8001866:	f000 f811 	bl	800188c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800186a:	f7ff fde7 	bl	800143c <main>

0800186e <LoopForever>:

LoopForever:
    b LoopForever
 800186e:	e7fe      	b.n	800186e <LoopForever>
  ldr   r0, =_estack
 8001870:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8001874:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001878:	20000004 	.word	0x20000004
  ldr r2, =_sidata
 800187c:	08001934 	.word	0x08001934
  ldr r2, =_sbss
 8001880:	20000004 	.word	0x20000004
  ldr r4, =_ebss
 8001884:	20000070 	.word	0x20000070

08001888 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001888:	e7fe      	b.n	8001888 <ADC1_IRQHandler>
	...

0800188c <__libc_init_array>:
 800188c:	b570      	push	{r4, r5, r6, lr}
 800188e:	2600      	movs	r6, #0
 8001890:	4d0c      	ldr	r5, [pc, #48]	; (80018c4 <__libc_init_array+0x38>)
 8001892:	4c0d      	ldr	r4, [pc, #52]	; (80018c8 <__libc_init_array+0x3c>)
 8001894:	1b64      	subs	r4, r4, r5
 8001896:	10a4      	asrs	r4, r4, #2
 8001898:	42a6      	cmp	r6, r4
 800189a:	d109      	bne.n	80018b0 <__libc_init_array+0x24>
 800189c:	2600      	movs	r6, #0
 800189e:	f000 f821 	bl	80018e4 <_init>
 80018a2:	4d0a      	ldr	r5, [pc, #40]	; (80018cc <__libc_init_array+0x40>)
 80018a4:	4c0a      	ldr	r4, [pc, #40]	; (80018d0 <__libc_init_array+0x44>)
 80018a6:	1b64      	subs	r4, r4, r5
 80018a8:	10a4      	asrs	r4, r4, #2
 80018aa:	42a6      	cmp	r6, r4
 80018ac:	d105      	bne.n	80018ba <__libc_init_array+0x2e>
 80018ae:	bd70      	pop	{r4, r5, r6, pc}
 80018b0:	00b3      	lsls	r3, r6, #2
 80018b2:	58eb      	ldr	r3, [r5, r3]
 80018b4:	4798      	blx	r3
 80018b6:	3601      	adds	r6, #1
 80018b8:	e7ee      	b.n	8001898 <__libc_init_array+0xc>
 80018ba:	00b3      	lsls	r3, r6, #2
 80018bc:	58eb      	ldr	r3, [r5, r3]
 80018be:	4798      	blx	r3
 80018c0:	3601      	adds	r6, #1
 80018c2:	e7f2      	b.n	80018aa <__libc_init_array+0x1e>
 80018c4:	0800192c 	.word	0x0800192c
 80018c8:	0800192c 	.word	0x0800192c
 80018cc:	0800192c 	.word	0x0800192c
 80018d0:	08001930 	.word	0x08001930

080018d4 <memset>:
 80018d4:	0003      	movs	r3, r0
 80018d6:	1812      	adds	r2, r2, r0
 80018d8:	4293      	cmp	r3, r2
 80018da:	d100      	bne.n	80018de <memset+0xa>
 80018dc:	4770      	bx	lr
 80018de:	7019      	strb	r1, [r3, #0]
 80018e0:	3301      	adds	r3, #1
 80018e2:	e7f9      	b.n	80018d8 <memset+0x4>

080018e4 <_init>:
 80018e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80018e6:	46c0      	nop			; (mov r8, r8)
 80018e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80018ea:	bc08      	pop	{r3}
 80018ec:	469e      	mov	lr, r3
 80018ee:	4770      	bx	lr

080018f0 <_fini>:
 80018f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80018f2:	46c0      	nop			; (mov r8, r8)
 80018f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80018f6:	bc08      	pop	{r3}
 80018f8:	469e      	mov	lr, r3
 80018fa:	4770      	bx	lr
