Release 13.3 - Bitgen O.76xd (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Loading device for application Rf_Device from file '6slx150t.nph' in environment
C:\Xilinx\13.3\ISE_DS\ISE\.
   "mbx2_system_top" is an NCD, version 3.2, device xc6slx150t, package fgg676,
speed -3
Opened constraints file mbx2_system_top.pcf.

Fri Mar 18 10:54:39 2016

C:\Xilinx\13.3\ISE_DS\ISE\bin\nt\unwrapped\bitgen.exe -intstyle ise -w -g DebugBitstream:No -g Binary:no -g CRC:Enable -g Reset_on_err:No -g ConfigRate:2 -g ProgPin:PullUp -g TckPin:PullUp -g TdiPin:PullUp -g TdoPin:PullUp -g TmsPin:PullUp -g UnusedPin:PullDown -g UserID:0xFFFFFFFF -g ExtMasterCclk_en:No -g SPI_buswidth:1 -g TIMER_CFG:0xFFFF -g multipin_wakeup:No -g StartUpClk:CClk -g DONE_cycle:4 -g GTS_cycle:5 -g GWE_cycle:6 -g LCK_cycle:NoWait -g Security:None -g DonePipe:No -g DriveDone:No -g Encrypt:No -g en_sw_gsr:No -g drive_awake:No -g sw_clk:Startupclk -g sw_gwe_cycle:5 -g sw_gts_cycle:4 mbx2_system_top.ncd 

INFO:Bitgen:341 - This design is using one or more 9K Block RAMs (RAMB8BWER). 
   9K Block RAM initialization data, both user defined and default, requires a
   special bit stream format.  For more information, please reference Xilinx
   Answer Record 39999.
Summary of Bitgen Options:
+----------------------+----------------------+
| Option Name          | Current Setting      |
+----------------------+----------------------+
| Compress             | (Not Specified)*     |
+----------------------+----------------------+
| Readback             | (Not Specified)*     |
+----------------------+----------------------+
| CRC                  | Enable**             |
+----------------------+----------------------+
| DebugBitstream       | No**                 |
+----------------------+----------------------+
| ConfigRate           | 2**                  |
+----------------------+----------------------+
| StartupClk           | Cclk**               |
+----------------------+----------------------+
| DonePin              | Pullup*              |
+----------------------+----------------------+
| ProgPin              | Pullup**             |
+----------------------+----------------------+
| TckPin               | Pullup**             |
+----------------------+----------------------+
| TdiPin               | Pullup**             |
+----------------------+----------------------+
| TdoPin               | Pullup**             |
+----------------------+----------------------+
| TmsPin               | Pullup**             |
+----------------------+----------------------+
| UnusedPin            | Pulldown**           |
+----------------------+----------------------+
| GWE_cycle            | 6**                  |
+----------------------+----------------------+
| GTS_cycle            | 5**                  |
+----------------------+----------------------+
| LCK_cycle            | NoWait**             |
+----------------------+----------------------+
| DONE_cycle           | 4**                  |
+----------------------+----------------------+
| Persist              | No*                  |
+----------------------+----------------------+
| DriveDone            | No**                 |
+----------------------+----------------------+
| DonePipe             | No**                 |
+----------------------+----------------------+
| Security             | None**               |
+----------------------+----------------------+
| UserID               | 0xFFFFFFFF**         |
+----------------------+----------------------+
| ActiveReconfig       | No*                  |
+----------------------+----------------------+
| Partial              | (Not Specified)*     |
+----------------------+----------------------+
| Encrypt              | No**                 |
+----------------------+----------------------+
| Key0                 | pick*                |
+----------------------+----------------------+
| StartCBC             | pick*                |
+----------------------+----------------------+
| KeyFile              | (Not Specified)*     |
+----------------------+----------------------+
| drive_awake          | No**                 |
+----------------------+----------------------+
| Reset_on_err         | No**                 |
+----------------------+----------------------+
| suspend_filter       | Yes*                 |
+----------------------+----------------------+
| en_sw_gsr            | No**                 |
+----------------------+----------------------+
| en_suspend           | No*                  |
+----------------------+----------------------+
| sw_clk               | Startupclk**         |
+----------------------+----------------------+
| sw_gwe_cycle         | 5**                  |
+----------------------+----------------------+
| sw_gts_cycle         | 4**                  |
+----------------------+----------------------+
| multipin_wakeup      | No**                 |
+----------------------+----------------------+
| wakeup_mask          | 0x00*                |
+----------------------+----------------------+
| ExtMasterCclk_en     | No**                 |
+----------------------+----------------------+
| ExtMasterCclk_divide | 1*                   |
+----------------------+----------------------+
| MaskVectorFile       | No*                  |
+----------------------+----------------------+
| glutmask             | Yes*                 |
+----------------------+----------------------+
| next_config_addr     | 0x00000000*          |
+----------------------+----------------------+
| next_config_new_mode | No*                  |
+----------------------+----------------------+
| next_config_boot_mode | 001*                 |
+----------------------+----------------------+
| next_config_register_write | Enable*              |
+----------------------+----------------------+
| golden_config_addr   | 0x00000000*          |
+----------------------+----------------------+
| failsafe_user        | 0x0000*              |
+----------------------+----------------------+
| TIMER_CFG            | 0xFFFF               |
+----------------------+----------------------+
| spi_buswidth         | 1**                  |
+----------------------+----------------------+
| IEEE1532             | No*                  |
+----------------------+----------------------+
| Binary               | No**                 |
+----------------------+----------------------+
 *  Default setting.
 ** The specified setting matches the default setting.

There were 1 CONFIG constraint(s) processed from mbx2_system_top.pcf.

   CONFIG VCCAUX = "2.5"

Running DRC.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   Buf_SigProcs_inst/ila_CONTROL1<13> is sourced by a combinatorial pin. This is
   not good design practice. Use the CE pin to control the loading of data into
   the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   Buf_SigProcs_inst/ila_CONTROL0<13> is sourced by a combinatorial pin. This is
   not good design practice. Use the CE pin to control the loading of data into
   the flip-flop.
WARNING:PhysDesignRules:367 - The signal
   <mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_
   TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_ge
   nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMD_D1_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_
   RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_ge
   nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMD_D1_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <Buf_SigProcs_inst/position_inst/AB_MUL/sig000007ac> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DC
   ache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy2_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DC
   ache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy1_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DC
   ache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy3_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <Buf_SigProcs_inst/position_inst/Sum_total/result<31>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DC
   ache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy4_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DC
   ache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy5_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flo
   w_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flo
   w_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flo
   w_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flo
   w_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flo
   w_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flo
   w_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flo
   w_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flo
   w_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flo
   w_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_system_i/microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<30>
   > is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flo
   w_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flo
   w_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_system_i/microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<31>
   > is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flo
   w_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flo
   w_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flo
   w_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flo
   w_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flo
   w_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <Buf_SigProcs_inst/position_inst/CD_MUL/sig000007ac> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:2191 - Issue with pin connections and/or configuration
   on
   block:<ADC_des_inst/sync_and_deser_x4CH/frame_sync/IODELAY2_da0>:<IODELAY2_IO
   DELAY2>.  With IDELAY_TYPE programming FIXED or DEFAULT any active input pins
   INC, RST, CE and C are not used and will be ignored.
WARNING:PhysDesignRules:2191 - Issue with pin connections and/or configuration
   on
   block:<ADC_des_inst/sync_and_deser_x4CH/data_chC/deser_data1/IODELAY2_da0>:<I
   ODELAY2_IODELAY2>.  With IDELAY_TYPE programming FIXED or DEFAULT any active
   input pins INC, RST, CE and C are not used and will be ignored.
WARNING:PhysDesignRules:2191 - Issue with pin connections and/or configuration
   on
   block:<ADC_des_inst/sync_and_deser_x4CH/data_chB/deser_data0/IODELAY2_da0>:<I
   ODELAY2_IODELAY2>.  With IDELAY_TYPE programming FIXED or DEFAULT any active
   input pins INC, RST, CE and C are not used and will be ignored.
WARNING:PhysDesignRules:2191 - Issue with pin connections and/or configuration
   on
   block:<ADC_des_inst/sync_and_deser_x4CH/data_chD/deser_data0/IODELAY2_da0>:<I
   ODELAY2_IODELAY2>.  With IDELAY_TYPE programming FIXED or DEFAULT any active
   input pins INC, RST, CE and C are not used and will be ignored.
WARNING:PhysDesignRules:2191 - Issue with pin connections and/or configuration
   on
   block:<ADC_des_inst/sync_and_deser_x4CH/data_chB/deser_data1/IODELAY2_da0>:<I
   ODELAY2_IODELAY2>.  With IDELAY_TYPE programming FIXED or DEFAULT any active
   input pins INC, RST, CE and C are not used and will be ignored.
WARNING:PhysDesignRules:2191 - Issue with pin connections and/or configuration
   on
   block:<ADC_des_inst/sync_and_deser_x4CH/data_chD/deser_data1/IODELAY2_da0>:<I
   ODELAY2_IODELAY2>.  With IDELAY_TYPE programming FIXED or DEFAULT any active
   input pins INC, RST, CE and C are not used and will be ignored.
WARNING:PhysDesignRules:2191 - Issue with pin connections and/or configuration
   on block:<ADC_des_inst/iob_clk/IODELAY2_dclk_dly_n>:<IODELAY2_IODELAY2>. 
   With IDELAY_TYPE programming FIXED or DEFAULT any active input pins INC, RST,
   CE and C are not used and will be ignored.
WARNING:PhysDesignRules:2191 - Issue with pin connections and/or configuration
   on block:<ADC_des_inst/iob_clk/IODELAY2_dclk_dly_p>:<IODELAY2_IODELAY2>. 
   With IDELAY_TYPE programming FIXED or DEFAULT any active input pins INC, RST,
   CE and C are not used and will be ignored.
WARNING:PhysDesignRules:2191 - Issue with pin connections and/or configuration
   on
   block:<ADC_des_inst/sync_and_deser_x4CH/data_chA/deser_data0/IODELAY2_da0>:<I
   ODELAY2_IODELAY2>.  With IDELAY_TYPE programming FIXED or DEFAULT any active
   input pins INC, RST, CE and C are not used and will be ignored.
WARNING:PhysDesignRules:774 - Unexpected DCM configuration. CLKOUT_PHASE_SHIFT
   is not configured VARIABLE for comp clkcross/dcm_sp_inst. The PSEN pin is
   connected to an active signal. The PSEN pin should be connected to GND to
   guarantee the expected operation.
WARNING:PhysDesignRules:2191 - Issue with pin connections and/or configuration
   on
   block:<ADC_des_inst/sync_and_deser_x4CH/data_chC/deser_data0/IODELAY2_da0>:<I
   ODELAY2_IODELAY2>.  With IDELAY_TYPE programming FIXED or DEFAULT any active
   input pins INC, RST, CE and C are not used and will be ignored.
WARNING:PhysDesignRules:2191 - Issue with pin connections and/or configuration
   on
   block:<ADC_des_inst/sync_and_deser_x4CH/data_chA/deser_data1/IODELAY2_da0>:<I
   ODELAY2_IODELAY2>.  With IDELAY_TYPE programming FIXED or DEFAULT any active
   input pins INC, RST, CE and C are not used and will be ignored.
WARNING:PhysDesignRules:2410 - This design is using one or more 9K Block RAMs
   (RAMB8BWER).  9K Block RAM initialization data, both user defined and
   default, may be incorrect and should not be used.  For more information,
   please reference Xilinx Answer Record 39999.
DRC detected 0 errors and 43 warnings.  Please see the previously displayed
individual error or warning messages for more details.
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to
'2100@verzilovpc'.
INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
'2100@verzilovpc'.
INFO:Security:56 - Part 'xc6slx150t' is not a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.

Creating bit map...
Saving bit stream in "mbx2_system_top.bit".
Bitstream generation is complete.
