
WSN_Gateway.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006884  08000110  08000110  00010110  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000280  08006994  08006994  00016994  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006c14  08006c14  0002007c  2**0
                  CONTENTS
  4 .ARM          00000008  08006c14  08006c14  00016c14  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006c1c  08006c1c  0002007c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006c1c  08006c1c  00016c1c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006c20  08006c20  00016c20  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000007c  20000000  08006c24  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000130c  20000080  08006ca0  00020080  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  2000138c  08006ca0  0002138c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0002007c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001b302  00000000  00000000  000200a5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000389f  00000000  00000000  0003b3a7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001480  00000000  00000000  0003ec48  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001338  00000000  00000000  000400c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001ac6b  00000000  00000000  00041400  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00016245  00000000  00000000  0005c06b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000966e1  00000000  00000000  000722b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  00108991  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005ad4  00000000  00000000  001089e4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000080 	.word	0x20000080
 800012c:	00000000 	.word	0x00000000
 8000130:	0800697c 	.word	0x0800697c

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000084 	.word	0x20000084
 800014c:	0800697c 	.word	0x0800697c

08000150 <__aeabi_uldivmod>:
 8000150:	b953      	cbnz	r3, 8000168 <__aeabi_uldivmod+0x18>
 8000152:	b94a      	cbnz	r2, 8000168 <__aeabi_uldivmod+0x18>
 8000154:	2900      	cmp	r1, #0
 8000156:	bf08      	it	eq
 8000158:	2800      	cmpeq	r0, #0
 800015a:	bf1c      	itt	ne
 800015c:	f04f 31ff 	movne.w	r1, #4294967295
 8000160:	f04f 30ff 	movne.w	r0, #4294967295
 8000164:	f000 b96e 	b.w	8000444 <__aeabi_idiv0>
 8000168:	f1ad 0c08 	sub.w	ip, sp, #8
 800016c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000170:	f000 f806 	bl	8000180 <__udivmoddi4>
 8000174:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000178:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800017c:	b004      	add	sp, #16
 800017e:	4770      	bx	lr

08000180 <__udivmoddi4>:
 8000180:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000184:	9e08      	ldr	r6, [sp, #32]
 8000186:	460d      	mov	r5, r1
 8000188:	4604      	mov	r4, r0
 800018a:	468e      	mov	lr, r1
 800018c:	2b00      	cmp	r3, #0
 800018e:	f040 8083 	bne.w	8000298 <__udivmoddi4+0x118>
 8000192:	428a      	cmp	r2, r1
 8000194:	4617      	mov	r7, r2
 8000196:	d947      	bls.n	8000228 <__udivmoddi4+0xa8>
 8000198:	fab2 f382 	clz	r3, r2
 800019c:	b14b      	cbz	r3, 80001b2 <__udivmoddi4+0x32>
 800019e:	f1c3 0120 	rsb	r1, r3, #32
 80001a2:	fa05 fe03 	lsl.w	lr, r5, r3
 80001a6:	fa20 f101 	lsr.w	r1, r0, r1
 80001aa:	409f      	lsls	r7, r3
 80001ac:	ea41 0e0e 	orr.w	lr, r1, lr
 80001b0:	409c      	lsls	r4, r3
 80001b2:	ea4f 4817 	mov.w	r8, r7, lsr #16
 80001b6:	fbbe fcf8 	udiv	ip, lr, r8
 80001ba:	fa1f f987 	uxth.w	r9, r7
 80001be:	fb08 e21c 	mls	r2, r8, ip, lr
 80001c2:	fb0c f009 	mul.w	r0, ip, r9
 80001c6:	0c21      	lsrs	r1, r4, #16
 80001c8:	ea41 4202 	orr.w	r2, r1, r2, lsl #16
 80001cc:	4290      	cmp	r0, r2
 80001ce:	d90a      	bls.n	80001e6 <__udivmoddi4+0x66>
 80001d0:	18ba      	adds	r2, r7, r2
 80001d2:	f10c 31ff 	add.w	r1, ip, #4294967295
 80001d6:	f080 8118 	bcs.w	800040a <__udivmoddi4+0x28a>
 80001da:	4290      	cmp	r0, r2
 80001dc:	f240 8115 	bls.w	800040a <__udivmoddi4+0x28a>
 80001e0:	f1ac 0c02 	sub.w	ip, ip, #2
 80001e4:	443a      	add	r2, r7
 80001e6:	1a12      	subs	r2, r2, r0
 80001e8:	fbb2 f0f8 	udiv	r0, r2, r8
 80001ec:	fb08 2210 	mls	r2, r8, r0, r2
 80001f0:	fb00 f109 	mul.w	r1, r0, r9
 80001f4:	b2a4      	uxth	r4, r4
 80001f6:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80001fa:	42a1      	cmp	r1, r4
 80001fc:	d909      	bls.n	8000212 <__udivmoddi4+0x92>
 80001fe:	193c      	adds	r4, r7, r4
 8000200:	f100 32ff 	add.w	r2, r0, #4294967295
 8000204:	f080 8103 	bcs.w	800040e <__udivmoddi4+0x28e>
 8000208:	42a1      	cmp	r1, r4
 800020a:	f240 8100 	bls.w	800040e <__udivmoddi4+0x28e>
 800020e:	3802      	subs	r0, #2
 8000210:	443c      	add	r4, r7
 8000212:	1a64      	subs	r4, r4, r1
 8000214:	2100      	movs	r1, #0
 8000216:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 800021a:	b11e      	cbz	r6, 8000224 <__udivmoddi4+0xa4>
 800021c:	2200      	movs	r2, #0
 800021e:	40dc      	lsrs	r4, r3
 8000220:	e9c6 4200 	strd	r4, r2, [r6]
 8000224:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000228:	b902      	cbnz	r2, 800022c <__udivmoddi4+0xac>
 800022a:	deff      	udf	#255	; 0xff
 800022c:	fab2 f382 	clz	r3, r2
 8000230:	2b00      	cmp	r3, #0
 8000232:	d14f      	bne.n	80002d4 <__udivmoddi4+0x154>
 8000234:	1a8d      	subs	r5, r1, r2
 8000236:	2101      	movs	r1, #1
 8000238:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800023c:	fa1f f882 	uxth.w	r8, r2
 8000240:	fbb5 fcfe 	udiv	ip, r5, lr
 8000244:	fb0e 551c 	mls	r5, lr, ip, r5
 8000248:	fb08 f00c 	mul.w	r0, r8, ip
 800024c:	0c22      	lsrs	r2, r4, #16
 800024e:	ea42 4505 	orr.w	r5, r2, r5, lsl #16
 8000252:	42a8      	cmp	r0, r5
 8000254:	d907      	bls.n	8000266 <__udivmoddi4+0xe6>
 8000256:	197d      	adds	r5, r7, r5
 8000258:	f10c 32ff 	add.w	r2, ip, #4294967295
 800025c:	d202      	bcs.n	8000264 <__udivmoddi4+0xe4>
 800025e:	42a8      	cmp	r0, r5
 8000260:	f200 80e9 	bhi.w	8000436 <__udivmoddi4+0x2b6>
 8000264:	4694      	mov	ip, r2
 8000266:	1a2d      	subs	r5, r5, r0
 8000268:	fbb5 f0fe 	udiv	r0, r5, lr
 800026c:	fb0e 5510 	mls	r5, lr, r0, r5
 8000270:	fb08 f800 	mul.w	r8, r8, r0
 8000274:	b2a4      	uxth	r4, r4
 8000276:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 800027a:	45a0      	cmp	r8, r4
 800027c:	d907      	bls.n	800028e <__udivmoddi4+0x10e>
 800027e:	193c      	adds	r4, r7, r4
 8000280:	f100 32ff 	add.w	r2, r0, #4294967295
 8000284:	d202      	bcs.n	800028c <__udivmoddi4+0x10c>
 8000286:	45a0      	cmp	r8, r4
 8000288:	f200 80d9 	bhi.w	800043e <__udivmoddi4+0x2be>
 800028c:	4610      	mov	r0, r2
 800028e:	eba4 0408 	sub.w	r4, r4, r8
 8000292:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000296:	e7c0      	b.n	800021a <__udivmoddi4+0x9a>
 8000298:	428b      	cmp	r3, r1
 800029a:	d908      	bls.n	80002ae <__udivmoddi4+0x12e>
 800029c:	2e00      	cmp	r6, #0
 800029e:	f000 80b1 	beq.w	8000404 <__udivmoddi4+0x284>
 80002a2:	2100      	movs	r1, #0
 80002a4:	e9c6 0500 	strd	r0, r5, [r6]
 80002a8:	4608      	mov	r0, r1
 80002aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002ae:	fab3 f183 	clz	r1, r3
 80002b2:	2900      	cmp	r1, #0
 80002b4:	d14b      	bne.n	800034e <__udivmoddi4+0x1ce>
 80002b6:	42ab      	cmp	r3, r5
 80002b8:	d302      	bcc.n	80002c0 <__udivmoddi4+0x140>
 80002ba:	4282      	cmp	r2, r0
 80002bc:	f200 80b9 	bhi.w	8000432 <__udivmoddi4+0x2b2>
 80002c0:	1a84      	subs	r4, r0, r2
 80002c2:	eb65 0303 	sbc.w	r3, r5, r3
 80002c6:	2001      	movs	r0, #1
 80002c8:	469e      	mov	lr, r3
 80002ca:	2e00      	cmp	r6, #0
 80002cc:	d0aa      	beq.n	8000224 <__udivmoddi4+0xa4>
 80002ce:	e9c6 4e00 	strd	r4, lr, [r6]
 80002d2:	e7a7      	b.n	8000224 <__udivmoddi4+0xa4>
 80002d4:	409f      	lsls	r7, r3
 80002d6:	f1c3 0220 	rsb	r2, r3, #32
 80002da:	40d1      	lsrs	r1, r2
 80002dc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002e0:	fbb1 f0fe 	udiv	r0, r1, lr
 80002e4:	fa1f f887 	uxth.w	r8, r7
 80002e8:	fb0e 1110 	mls	r1, lr, r0, r1
 80002ec:	fa24 f202 	lsr.w	r2, r4, r2
 80002f0:	409d      	lsls	r5, r3
 80002f2:	fb00 fc08 	mul.w	ip, r0, r8
 80002f6:	432a      	orrs	r2, r5
 80002f8:	0c15      	lsrs	r5, r2, #16
 80002fa:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
 80002fe:	45ac      	cmp	ip, r5
 8000300:	fa04 f403 	lsl.w	r4, r4, r3
 8000304:	d909      	bls.n	800031a <__udivmoddi4+0x19a>
 8000306:	197d      	adds	r5, r7, r5
 8000308:	f100 31ff 	add.w	r1, r0, #4294967295
 800030c:	f080 808f 	bcs.w	800042e <__udivmoddi4+0x2ae>
 8000310:	45ac      	cmp	ip, r5
 8000312:	f240 808c 	bls.w	800042e <__udivmoddi4+0x2ae>
 8000316:	3802      	subs	r0, #2
 8000318:	443d      	add	r5, r7
 800031a:	eba5 050c 	sub.w	r5, r5, ip
 800031e:	fbb5 f1fe 	udiv	r1, r5, lr
 8000322:	fb0e 5c11 	mls	ip, lr, r1, r5
 8000326:	fb01 f908 	mul.w	r9, r1, r8
 800032a:	b295      	uxth	r5, r2
 800032c:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 8000330:	45a9      	cmp	r9, r5
 8000332:	d907      	bls.n	8000344 <__udivmoddi4+0x1c4>
 8000334:	197d      	adds	r5, r7, r5
 8000336:	f101 32ff 	add.w	r2, r1, #4294967295
 800033a:	d274      	bcs.n	8000426 <__udivmoddi4+0x2a6>
 800033c:	45a9      	cmp	r9, r5
 800033e:	d972      	bls.n	8000426 <__udivmoddi4+0x2a6>
 8000340:	3902      	subs	r1, #2
 8000342:	443d      	add	r5, r7
 8000344:	eba5 0509 	sub.w	r5, r5, r9
 8000348:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800034c:	e778      	b.n	8000240 <__udivmoddi4+0xc0>
 800034e:	f1c1 0720 	rsb	r7, r1, #32
 8000352:	408b      	lsls	r3, r1
 8000354:	fa22 fc07 	lsr.w	ip, r2, r7
 8000358:	ea4c 0c03 	orr.w	ip, ip, r3
 800035c:	fa25 f407 	lsr.w	r4, r5, r7
 8000360:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000364:	fbb4 f9fe 	udiv	r9, r4, lr
 8000368:	fa1f f88c 	uxth.w	r8, ip
 800036c:	fb0e 4419 	mls	r4, lr, r9, r4
 8000370:	fa20 f307 	lsr.w	r3, r0, r7
 8000374:	fb09 fa08 	mul.w	sl, r9, r8
 8000378:	408d      	lsls	r5, r1
 800037a:	431d      	orrs	r5, r3
 800037c:	0c2b      	lsrs	r3, r5, #16
 800037e:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000382:	45a2      	cmp	sl, r4
 8000384:	fa02 f201 	lsl.w	r2, r2, r1
 8000388:	fa00 f301 	lsl.w	r3, r0, r1
 800038c:	d909      	bls.n	80003a2 <__udivmoddi4+0x222>
 800038e:	eb1c 0404 	adds.w	r4, ip, r4
 8000392:	f109 30ff 	add.w	r0, r9, #4294967295
 8000396:	d248      	bcs.n	800042a <__udivmoddi4+0x2aa>
 8000398:	45a2      	cmp	sl, r4
 800039a:	d946      	bls.n	800042a <__udivmoddi4+0x2aa>
 800039c:	f1a9 0902 	sub.w	r9, r9, #2
 80003a0:	4464      	add	r4, ip
 80003a2:	eba4 040a 	sub.w	r4, r4, sl
 80003a6:	fbb4 f0fe 	udiv	r0, r4, lr
 80003aa:	fb0e 4410 	mls	r4, lr, r0, r4
 80003ae:	fb00 fa08 	mul.w	sl, r0, r8
 80003b2:	b2ad      	uxth	r5, r5
 80003b4:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 80003b8:	45a2      	cmp	sl, r4
 80003ba:	d908      	bls.n	80003ce <__udivmoddi4+0x24e>
 80003bc:	eb1c 0404 	adds.w	r4, ip, r4
 80003c0:	f100 35ff 	add.w	r5, r0, #4294967295
 80003c4:	d22d      	bcs.n	8000422 <__udivmoddi4+0x2a2>
 80003c6:	45a2      	cmp	sl, r4
 80003c8:	d92b      	bls.n	8000422 <__udivmoddi4+0x2a2>
 80003ca:	3802      	subs	r0, #2
 80003cc:	4464      	add	r4, ip
 80003ce:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80003d2:	fba0 8902 	umull	r8, r9, r0, r2
 80003d6:	eba4 040a 	sub.w	r4, r4, sl
 80003da:	454c      	cmp	r4, r9
 80003dc:	46c6      	mov	lr, r8
 80003de:	464d      	mov	r5, r9
 80003e0:	d319      	bcc.n	8000416 <__udivmoddi4+0x296>
 80003e2:	d016      	beq.n	8000412 <__udivmoddi4+0x292>
 80003e4:	b15e      	cbz	r6, 80003fe <__udivmoddi4+0x27e>
 80003e6:	ebb3 020e 	subs.w	r2, r3, lr
 80003ea:	eb64 0405 	sbc.w	r4, r4, r5
 80003ee:	fa04 f707 	lsl.w	r7, r4, r7
 80003f2:	fa22 f301 	lsr.w	r3, r2, r1
 80003f6:	431f      	orrs	r7, r3
 80003f8:	40cc      	lsrs	r4, r1
 80003fa:	e9c6 7400 	strd	r7, r4, [r6]
 80003fe:	2100      	movs	r1, #0
 8000400:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000404:	4631      	mov	r1, r6
 8000406:	4630      	mov	r0, r6
 8000408:	e70c      	b.n	8000224 <__udivmoddi4+0xa4>
 800040a:	468c      	mov	ip, r1
 800040c:	e6eb      	b.n	80001e6 <__udivmoddi4+0x66>
 800040e:	4610      	mov	r0, r2
 8000410:	e6ff      	b.n	8000212 <__udivmoddi4+0x92>
 8000412:	4543      	cmp	r3, r8
 8000414:	d2e6      	bcs.n	80003e4 <__udivmoddi4+0x264>
 8000416:	ebb8 0e02 	subs.w	lr, r8, r2
 800041a:	eb69 050c 	sbc.w	r5, r9, ip
 800041e:	3801      	subs	r0, #1
 8000420:	e7e0      	b.n	80003e4 <__udivmoddi4+0x264>
 8000422:	4628      	mov	r0, r5
 8000424:	e7d3      	b.n	80003ce <__udivmoddi4+0x24e>
 8000426:	4611      	mov	r1, r2
 8000428:	e78c      	b.n	8000344 <__udivmoddi4+0x1c4>
 800042a:	4681      	mov	r9, r0
 800042c:	e7b9      	b.n	80003a2 <__udivmoddi4+0x222>
 800042e:	4608      	mov	r0, r1
 8000430:	e773      	b.n	800031a <__udivmoddi4+0x19a>
 8000432:	4608      	mov	r0, r1
 8000434:	e749      	b.n	80002ca <__udivmoddi4+0x14a>
 8000436:	f1ac 0c02 	sub.w	ip, ip, #2
 800043a:	443d      	add	r5, r7
 800043c:	e713      	b.n	8000266 <__udivmoddi4+0xe6>
 800043e:	3802      	subs	r0, #2
 8000440:	443c      	add	r4, r7
 8000442:	e724      	b.n	800028e <__udivmoddi4+0x10e>

08000444 <__aeabi_idiv0>:
 8000444:	4770      	bx	lr
 8000446:	bf00      	nop

08000448 <SX1278_SPIRead>:
 */

#include "SX1278.h"
#include <string.h>

uint8_t SX1278_SPIRead(SX1278_t *module, uint8_t addr) {
 8000448:	b580      	push	{r7, lr}
 800044a:	b084      	sub	sp, #16
 800044c:	af00      	add	r7, sp, #0
 800044e:	6078      	str	r0, [r7, #4]
 8000450:	460b      	mov	r3, r1
 8000452:	70fb      	strb	r3, [r7, #3]
	uint8_t tmp;
	SX1278_hw_SPICommand(module->hw, addr);
 8000454:	687b      	ldr	r3, [r7, #4]
 8000456:	681b      	ldr	r3, [r3, #0]
 8000458:	78fa      	ldrb	r2, [r7, #3]
 800045a:	4611      	mov	r1, r2
 800045c:	4618      	mov	r0, r3
 800045e:	f000 fbd0 	bl	8000c02 <SX1278_hw_SPICommand>
	tmp = SX1278_hw_SPIReadByte(module->hw);
 8000462:	687b      	ldr	r3, [r7, #4]
 8000464:	681b      	ldr	r3, [r3, #0]
 8000466:	4618      	mov	r0, r3
 8000468:	f000 fbeb 	bl	8000c42 <SX1278_hw_SPIReadByte>
 800046c:	4603      	mov	r3, r0
 800046e:	73fb      	strb	r3, [r7, #15]
	SX1278_hw_SetNSS(module->hw, 1);
 8000470:	687b      	ldr	r3, [r7, #4]
 8000472:	681b      	ldr	r3, [r3, #0]
 8000474:	2101      	movs	r1, #1
 8000476:	4618      	mov	r0, r3
 8000478:	f000 fb88 	bl	8000b8c <SX1278_hw_SetNSS>
	return tmp;
 800047c:	7bfb      	ldrb	r3, [r7, #15]
}
 800047e:	4618      	mov	r0, r3
 8000480:	3710      	adds	r7, #16
 8000482:	46bd      	mov	sp, r7
 8000484:	bd80      	pop	{r7, pc}

08000486 <SX1278_SPIWrite>:

void SX1278_SPIWrite(SX1278_t *module, uint8_t addr, uint8_t cmd) {
 8000486:	b580      	push	{r7, lr}
 8000488:	b082      	sub	sp, #8
 800048a:	af00      	add	r7, sp, #0
 800048c:	6078      	str	r0, [r7, #4]
 800048e:	460b      	mov	r3, r1
 8000490:	70fb      	strb	r3, [r7, #3]
 8000492:	4613      	mov	r3, r2
 8000494:	70bb      	strb	r3, [r7, #2]
	SX1278_hw_SetNSS(module->hw, 0);
 8000496:	687b      	ldr	r3, [r7, #4]
 8000498:	681b      	ldr	r3, [r3, #0]
 800049a:	2100      	movs	r1, #0
 800049c:	4618      	mov	r0, r3
 800049e:	f000 fb75 	bl	8000b8c <SX1278_hw_SetNSS>
	SX1278_hw_SPICommand(module->hw, addr | 0x80);
 80004a2:	687b      	ldr	r3, [r7, #4]
 80004a4:	681a      	ldr	r2, [r3, #0]
 80004a6:	78fb      	ldrb	r3, [r7, #3]
 80004a8:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80004ac:	b2db      	uxtb	r3, r3
 80004ae:	4619      	mov	r1, r3
 80004b0:	4610      	mov	r0, r2
 80004b2:	f000 fba6 	bl	8000c02 <SX1278_hw_SPICommand>
	SX1278_hw_SPICommand(module->hw, cmd);
 80004b6:	687b      	ldr	r3, [r7, #4]
 80004b8:	681b      	ldr	r3, [r3, #0]
 80004ba:	78ba      	ldrb	r2, [r7, #2]
 80004bc:	4611      	mov	r1, r2
 80004be:	4618      	mov	r0, r3
 80004c0:	f000 fb9f 	bl	8000c02 <SX1278_hw_SPICommand>
	SX1278_hw_SetNSS(module->hw, 1);
 80004c4:	687b      	ldr	r3, [r7, #4]
 80004c6:	681b      	ldr	r3, [r3, #0]
 80004c8:	2101      	movs	r1, #1
 80004ca:	4618      	mov	r0, r3
 80004cc:	f000 fb5e 	bl	8000b8c <SX1278_hw_SetNSS>
}
 80004d0:	bf00      	nop
 80004d2:	3708      	adds	r7, #8
 80004d4:	46bd      	mov	sp, r7
 80004d6:	bd80      	pop	{r7, pc}

080004d8 <SX1278_SPIBurstRead>:

void SX1278_SPIBurstRead(SX1278_t *module, uint8_t addr, uint8_t *rxBuf,
		uint8_t length) {
 80004d8:	b590      	push	{r4, r7, lr}
 80004da:	b087      	sub	sp, #28
 80004dc:	af00      	add	r7, sp, #0
 80004de:	60f8      	str	r0, [r7, #12]
 80004e0:	607a      	str	r2, [r7, #4]
 80004e2:	461a      	mov	r2, r3
 80004e4:	460b      	mov	r3, r1
 80004e6:	72fb      	strb	r3, [r7, #11]
 80004e8:	4613      	mov	r3, r2
 80004ea:	72bb      	strb	r3, [r7, #10]
	uint8_t i;
	if (length <= 1) {
 80004ec:	7abb      	ldrb	r3, [r7, #10]
 80004ee:	2b01      	cmp	r3, #1
 80004f0:	d927      	bls.n	8000542 <SX1278_SPIBurstRead+0x6a>
		return;
	} else {
		SX1278_hw_SetNSS(module->hw, 0);
 80004f2:	68fb      	ldr	r3, [r7, #12]
 80004f4:	681b      	ldr	r3, [r3, #0]
 80004f6:	2100      	movs	r1, #0
 80004f8:	4618      	mov	r0, r3
 80004fa:	f000 fb47 	bl	8000b8c <SX1278_hw_SetNSS>
		SX1278_hw_SPICommand(module->hw, addr);
 80004fe:	68fb      	ldr	r3, [r7, #12]
 8000500:	681b      	ldr	r3, [r3, #0]
 8000502:	7afa      	ldrb	r2, [r7, #11]
 8000504:	4611      	mov	r1, r2
 8000506:	4618      	mov	r0, r3
 8000508:	f000 fb7b 	bl	8000c02 <SX1278_hw_SPICommand>
		for (i = 0; i < length; i++) {
 800050c:	2300      	movs	r3, #0
 800050e:	75fb      	strb	r3, [r7, #23]
 8000510:	e00c      	b.n	800052c <SX1278_SPIBurstRead+0x54>
			*(rxBuf + i) = SX1278_hw_SPIReadByte(module->hw);
 8000512:	68fb      	ldr	r3, [r7, #12]
 8000514:	6819      	ldr	r1, [r3, #0]
 8000516:	7dfb      	ldrb	r3, [r7, #23]
 8000518:	687a      	ldr	r2, [r7, #4]
 800051a:	18d4      	adds	r4, r2, r3
 800051c:	4608      	mov	r0, r1
 800051e:	f000 fb90 	bl	8000c42 <SX1278_hw_SPIReadByte>
 8000522:	4603      	mov	r3, r0
 8000524:	7023      	strb	r3, [r4, #0]
		for (i = 0; i < length; i++) {
 8000526:	7dfb      	ldrb	r3, [r7, #23]
 8000528:	3301      	adds	r3, #1
 800052a:	75fb      	strb	r3, [r7, #23]
 800052c:	7dfa      	ldrb	r2, [r7, #23]
 800052e:	7abb      	ldrb	r3, [r7, #10]
 8000530:	429a      	cmp	r2, r3
 8000532:	d3ee      	bcc.n	8000512 <SX1278_SPIBurstRead+0x3a>
		}
		SX1278_hw_SetNSS(module->hw, 1);
 8000534:	68fb      	ldr	r3, [r7, #12]
 8000536:	681b      	ldr	r3, [r3, #0]
 8000538:	2101      	movs	r1, #1
 800053a:	4618      	mov	r0, r3
 800053c:	f000 fb26 	bl	8000b8c <SX1278_hw_SetNSS>
 8000540:	e000      	b.n	8000544 <SX1278_SPIBurstRead+0x6c>
		return;
 8000542:	bf00      	nop
	}
}
 8000544:	371c      	adds	r7, #28
 8000546:	46bd      	mov	sp, r7
 8000548:	bd90      	pop	{r4, r7, pc}

0800054a <SX1278_SPIBurstWrite>:

void SX1278_SPIBurstWrite(SX1278_t *module, uint8_t addr, uint8_t *txBuf,
		uint8_t length) {
 800054a:	b580      	push	{r7, lr}
 800054c:	b086      	sub	sp, #24
 800054e:	af00      	add	r7, sp, #0
 8000550:	60f8      	str	r0, [r7, #12]
 8000552:	607a      	str	r2, [r7, #4]
 8000554:	461a      	mov	r2, r3
 8000556:	460b      	mov	r3, r1
 8000558:	72fb      	strb	r3, [r7, #11]
 800055a:	4613      	mov	r3, r2
 800055c:	72bb      	strb	r3, [r7, #10]
	unsigned char i;
	if (length <= 1) {
 800055e:	7abb      	ldrb	r3, [r7, #10]
 8000560:	2b01      	cmp	r3, #1
 8000562:	d929      	bls.n	80005b8 <SX1278_SPIBurstWrite+0x6e>
		return;
	} else {
		SX1278_hw_SetNSS(module->hw, 0);
 8000564:	68fb      	ldr	r3, [r7, #12]
 8000566:	681b      	ldr	r3, [r3, #0]
 8000568:	2100      	movs	r1, #0
 800056a:	4618      	mov	r0, r3
 800056c:	f000 fb0e 	bl	8000b8c <SX1278_hw_SetNSS>
		SX1278_hw_SPICommand(module->hw, addr | 0x80);
 8000570:	68fb      	ldr	r3, [r7, #12]
 8000572:	681a      	ldr	r2, [r3, #0]
 8000574:	7afb      	ldrb	r3, [r7, #11]
 8000576:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800057a:	b2db      	uxtb	r3, r3
 800057c:	4619      	mov	r1, r3
 800057e:	4610      	mov	r0, r2
 8000580:	f000 fb3f 	bl	8000c02 <SX1278_hw_SPICommand>
		for (i = 0; i < length; i++) {
 8000584:	2300      	movs	r3, #0
 8000586:	75fb      	strb	r3, [r7, #23]
 8000588:	e00b      	b.n	80005a2 <SX1278_SPIBurstWrite+0x58>
			SX1278_hw_SPICommand(module->hw, *(txBuf + i));
 800058a:	68fb      	ldr	r3, [r7, #12]
 800058c:	6818      	ldr	r0, [r3, #0]
 800058e:	7dfb      	ldrb	r3, [r7, #23]
 8000590:	687a      	ldr	r2, [r7, #4]
 8000592:	4413      	add	r3, r2
 8000594:	781b      	ldrb	r3, [r3, #0]
 8000596:	4619      	mov	r1, r3
 8000598:	f000 fb33 	bl	8000c02 <SX1278_hw_SPICommand>
		for (i = 0; i < length; i++) {
 800059c:	7dfb      	ldrb	r3, [r7, #23]
 800059e:	3301      	adds	r3, #1
 80005a0:	75fb      	strb	r3, [r7, #23]
 80005a2:	7dfa      	ldrb	r2, [r7, #23]
 80005a4:	7abb      	ldrb	r3, [r7, #10]
 80005a6:	429a      	cmp	r2, r3
 80005a8:	d3ef      	bcc.n	800058a <SX1278_SPIBurstWrite+0x40>
		}
		SX1278_hw_SetNSS(module->hw, 1);
 80005aa:	68fb      	ldr	r3, [r7, #12]
 80005ac:	681b      	ldr	r3, [r3, #0]
 80005ae:	2101      	movs	r1, #1
 80005b0:	4618      	mov	r0, r3
 80005b2:	f000 faeb 	bl	8000b8c <SX1278_hw_SetNSS>
 80005b6:	e000      	b.n	80005ba <SX1278_SPIBurstWrite+0x70>
		return;
 80005b8:	bf00      	nop
	}
}
 80005ba:	3718      	adds	r7, #24
 80005bc:	46bd      	mov	sp, r7
 80005be:	bd80      	pop	{r7, pc}

080005c0 <SX1278_config>:

void SX1278_config(SX1278_t *module) {
 80005c0:	b580      	push	{r7, lr}
 80005c2:	b086      	sub	sp, #24
 80005c4:	af00      	add	r7, sp, #0
 80005c6:	6078      	str	r0, [r7, #4]
	SX1278_sleep(module); //Change modem mode Must in Sleep mode
 80005c8:	6878      	ldr	r0, [r7, #4]
 80005ca:	f000 f90d 	bl	80007e8 <SX1278_sleep>
	SX1278_hw_DelayMs(15);
 80005ce:	200f      	movs	r0, #15
 80005d0:	f000 fb5d 	bl	8000c8e <SX1278_hw_DelayMs>

	SX1278_entryLoRa(module);
 80005d4:	6878      	ldr	r0, [r7, #4]
 80005d6:	f000 f917 	bl	8000808 <SX1278_entryLoRa>
	//SX1278_SPIWrite(module, 0x5904); //?? Change digital regulator form 1.6V to 1.47V: see errata note

	uint64_t freq = ((uint64_t) module->frequency << 19) / 32000000;
 80005da:	687b      	ldr	r3, [r7, #4]
 80005dc:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 80005e0:	f04f 0000 	mov.w	r0, #0
 80005e4:	f04f 0100 	mov.w	r1, #0
 80005e8:	04d9      	lsls	r1, r3, #19
 80005ea:	ea41 3152 	orr.w	r1, r1, r2, lsr #13
 80005ee:	04d0      	lsls	r0, r2, #19
 80005f0:	4a6f      	ldr	r2, [pc, #444]	; (80007b0 <SX1278_config+0x1f0>)
 80005f2:	f04f 0300 	mov.w	r3, #0
 80005f6:	f7ff fdab 	bl	8000150 <__aeabi_uldivmod>
 80005fa:	4602      	mov	r2, r0
 80005fc:	460b      	mov	r3, r1
 80005fe:	e9c7 2304 	strd	r2, r3, [r7, #16]
	uint8_t freq_reg[3];
	freq_reg[0] = (uint8_t) (freq >> 16);
 8000602:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8000606:	f04f 0200 	mov.w	r2, #0
 800060a:	f04f 0300 	mov.w	r3, #0
 800060e:	0c02      	lsrs	r2, r0, #16
 8000610:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000614:	0c0b      	lsrs	r3, r1, #16
 8000616:	b2d3      	uxtb	r3, r2
 8000618:	733b      	strb	r3, [r7, #12]
	freq_reg[1] = (uint8_t) (freq >> 8);
 800061a:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800061e:	f04f 0200 	mov.w	r2, #0
 8000622:	f04f 0300 	mov.w	r3, #0
 8000626:	0a02      	lsrs	r2, r0, #8
 8000628:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 800062c:	0a0b      	lsrs	r3, r1, #8
 800062e:	b2d3      	uxtb	r3, r2
 8000630:	737b      	strb	r3, [r7, #13]
	freq_reg[2] = (uint8_t) (freq >> 0);
 8000632:	7c3b      	ldrb	r3, [r7, #16]
 8000634:	73bb      	strb	r3, [r7, #14]
	SX1278_SPIBurstWrite(module, LR_RegFrMsb, (uint8_t*) freq_reg, 3); //setting  frequency parameter
 8000636:	f107 020c 	add.w	r2, r7, #12
 800063a:	2303      	movs	r3, #3
 800063c:	2106      	movs	r1, #6
 800063e:	6878      	ldr	r0, [r7, #4]
 8000640:	f7ff ff83 	bl	800054a <SX1278_SPIBurstWrite>

	SX1278_SPIWrite(module, RegSyncWord, 0x34);
 8000644:	2234      	movs	r2, #52	; 0x34
 8000646:	2139      	movs	r1, #57	; 0x39
 8000648:	6878      	ldr	r0, [r7, #4]
 800064a:	f7ff ff1c 	bl	8000486 <SX1278_SPIWrite>

	//setting base parameter
	SX1278_SPIWrite(module, LR_RegPaConfig, SX1278_Power[module->power]); //Setting output power parameter
 800064e:	687b      	ldr	r3, [r7, #4]
 8000650:	7c1b      	ldrb	r3, [r3, #16]
 8000652:	461a      	mov	r2, r3
 8000654:	4b57      	ldr	r3, [pc, #348]	; (80007b4 <SX1278_config+0x1f4>)
 8000656:	5c9b      	ldrb	r3, [r3, r2]
 8000658:	461a      	mov	r2, r3
 800065a:	2109      	movs	r1, #9
 800065c:	6878      	ldr	r0, [r7, #4]
 800065e:	f7ff ff12 	bl	8000486 <SX1278_SPIWrite>

	SX1278_SPIWrite(module, LR_RegOcp, 0x0B);			//RegOcp,Close Ocp
 8000662:	220b      	movs	r2, #11
 8000664:	210b      	movs	r1, #11
 8000666:	6878      	ldr	r0, [r7, #4]
 8000668:	f7ff ff0d 	bl	8000486 <SX1278_SPIWrite>
	SX1278_SPIWrite(module, LR_RegLna, 0x23);		//RegLNA,High & LNA Enable
 800066c:	2223      	movs	r2, #35	; 0x23
 800066e:	210c      	movs	r1, #12
 8000670:	6878      	ldr	r0, [r7, #4]
 8000672:	f7ff ff08 	bl	8000486 <SX1278_SPIWrite>
	if (SX1278_SpreadFactor[module->LoRa_SF] == 6) {	//SFactor=6
 8000676:	687b      	ldr	r3, [r7, #4]
 8000678:	7c5b      	ldrb	r3, [r3, #17]
 800067a:	461a      	mov	r2, r3
 800067c:	4b4e      	ldr	r3, [pc, #312]	; (80007b8 <SX1278_config+0x1f8>)
 800067e:	5c9b      	ldrb	r3, [r3, r2]
 8000680:	2b06      	cmp	r3, #6
 8000682:	d147      	bne.n	8000714 <SX1278_config+0x154>
		uint8_t tmp;
		SX1278_SPIWrite(module,
		LR_RegModemConfig1,
				((SX1278_LoRaBandwidth[module->LoRa_BW] << 4)
 8000684:	687b      	ldr	r3, [r7, #4]
 8000686:	7c9b      	ldrb	r3, [r3, #18]
 8000688:	461a      	mov	r2, r3
 800068a:	4b4c      	ldr	r3, [pc, #304]	; (80007bc <SX1278_config+0x1fc>)
 800068c:	5c9b      	ldrb	r3, [r3, r2]
 800068e:	011b      	lsls	r3, r3, #4
 8000690:	b2da      	uxtb	r2, r3
						+ (SX1278_CodingRate[module->LoRa_CR] << 1) + 0x01)); //Implicit Enable CRC Enable(0x02) & Error Coding rate 4/5(0x01), 4/6(0x02), 4/7(0x03), 4/8(0x04)
 8000692:	687b      	ldr	r3, [r7, #4]
 8000694:	7cdb      	ldrb	r3, [r3, #19]
 8000696:	4619      	mov	r1, r3
 8000698:	4b49      	ldr	r3, [pc, #292]	; (80007c0 <SX1278_config+0x200>)
 800069a:	5c5b      	ldrb	r3, [r3, r1]
 800069c:	005b      	lsls	r3, r3, #1
 800069e:	b2db      	uxtb	r3, r3
 80006a0:	4413      	add	r3, r2
 80006a2:	b2db      	uxtb	r3, r3
		SX1278_SPIWrite(module,
 80006a4:	3301      	adds	r3, #1
 80006a6:	b2db      	uxtb	r3, r3
 80006a8:	461a      	mov	r2, r3
 80006aa:	211d      	movs	r1, #29
 80006ac:	6878      	ldr	r0, [r7, #4]
 80006ae:	f7ff feea 	bl	8000486 <SX1278_SPIWrite>

		SX1278_SPIWrite(module,
		LR_RegModemConfig2,
				((SX1278_SpreadFactor[module->LoRa_SF] << 4)
 80006b2:	687b      	ldr	r3, [r7, #4]
 80006b4:	7c5b      	ldrb	r3, [r3, #17]
 80006b6:	461a      	mov	r2, r3
 80006b8:	4b3f      	ldr	r3, [pc, #252]	; (80007b8 <SX1278_config+0x1f8>)
 80006ba:	5c9b      	ldrb	r3, [r3, r2]
 80006bc:	011b      	lsls	r3, r3, #4
 80006be:	b2da      	uxtb	r2, r3
						+ (SX1278_CRC_Sum[module->LoRa_CRC_sum] << 2) + 0x03));
 80006c0:	687b      	ldr	r3, [r7, #4]
 80006c2:	7d1b      	ldrb	r3, [r3, #20]
 80006c4:	4619      	mov	r1, r3
 80006c6:	4b3f      	ldr	r3, [pc, #252]	; (80007c4 <SX1278_config+0x204>)
 80006c8:	5c5b      	ldrb	r3, [r3, r1]
 80006ca:	009b      	lsls	r3, r3, #2
 80006cc:	b2db      	uxtb	r3, r3
 80006ce:	4413      	add	r3, r2
 80006d0:	b2db      	uxtb	r3, r3
		SX1278_SPIWrite(module,
 80006d2:	3303      	adds	r3, #3
 80006d4:	b2db      	uxtb	r3, r3
 80006d6:	461a      	mov	r2, r3
 80006d8:	211e      	movs	r1, #30
 80006da:	6878      	ldr	r0, [r7, #4]
 80006dc:	f7ff fed3 	bl	8000486 <SX1278_SPIWrite>

		tmp = SX1278_SPIRead(module, 0x31);
 80006e0:	2131      	movs	r1, #49	; 0x31
 80006e2:	6878      	ldr	r0, [r7, #4]
 80006e4:	f7ff feb0 	bl	8000448 <SX1278_SPIRead>
 80006e8:	4603      	mov	r3, r0
 80006ea:	73fb      	strb	r3, [r7, #15]
		tmp &= 0xF8;
 80006ec:	7bfb      	ldrb	r3, [r7, #15]
 80006ee:	f023 0307 	bic.w	r3, r3, #7
 80006f2:	73fb      	strb	r3, [r7, #15]
		tmp |= 0x05;
 80006f4:	7bfb      	ldrb	r3, [r7, #15]
 80006f6:	f043 0305 	orr.w	r3, r3, #5
 80006fa:	73fb      	strb	r3, [r7, #15]
		SX1278_SPIWrite(module, 0x31, tmp);
 80006fc:	7bfb      	ldrb	r3, [r7, #15]
 80006fe:	461a      	mov	r2, r3
 8000700:	2131      	movs	r1, #49	; 0x31
 8000702:	6878      	ldr	r0, [r7, #4]
 8000704:	f7ff febf 	bl	8000486 <SX1278_SPIWrite>
		SX1278_SPIWrite(module, 0x37, 0x0C);
 8000708:	220c      	movs	r2, #12
 800070a:	2137      	movs	r1, #55	; 0x37
 800070c:	6878      	ldr	r0, [r7, #4]
 800070e:	f7ff feba 	bl	8000486 <SX1278_SPIWrite>
 8000712:	e029      	b.n	8000768 <SX1278_config+0x1a8>
	} else {
		SX1278_SPIWrite(module,
		LR_RegModemConfig1,
				((SX1278_LoRaBandwidth[module->LoRa_BW] << 4)
 8000714:	687b      	ldr	r3, [r7, #4]
 8000716:	7c9b      	ldrb	r3, [r3, #18]
 8000718:	461a      	mov	r2, r3
 800071a:	4b28      	ldr	r3, [pc, #160]	; (80007bc <SX1278_config+0x1fc>)
 800071c:	5c9b      	ldrb	r3, [r3, r2]
 800071e:	011b      	lsls	r3, r3, #4
 8000720:	b2da      	uxtb	r2, r3
						+ (SX1278_CodingRate[module->LoRa_CR] << 1) + 0x00)); //Explicit Enable CRC Enable(0x02) & Error Coding rate 4/5(0x01), 4/6(0x02), 4/7(0x03), 4/8(0x04)
 8000722:	687b      	ldr	r3, [r7, #4]
 8000724:	7cdb      	ldrb	r3, [r3, #19]
 8000726:	4619      	mov	r1, r3
 8000728:	4b25      	ldr	r3, [pc, #148]	; (80007c0 <SX1278_config+0x200>)
 800072a:	5c5b      	ldrb	r3, [r3, r1]
 800072c:	005b      	lsls	r3, r3, #1
 800072e:	b2db      	uxtb	r3, r3
		SX1278_SPIWrite(module,
 8000730:	4413      	add	r3, r2
 8000732:	b2db      	uxtb	r3, r3
 8000734:	461a      	mov	r2, r3
 8000736:	211d      	movs	r1, #29
 8000738:	6878      	ldr	r0, [r7, #4]
 800073a:	f7ff fea4 	bl	8000486 <SX1278_SPIWrite>

		SX1278_SPIWrite(module,
		LR_RegModemConfig2,
				((SX1278_SpreadFactor[module->LoRa_SF] << 4)
 800073e:	687b      	ldr	r3, [r7, #4]
 8000740:	7c5b      	ldrb	r3, [r3, #17]
 8000742:	461a      	mov	r2, r3
 8000744:	4b1c      	ldr	r3, [pc, #112]	; (80007b8 <SX1278_config+0x1f8>)
 8000746:	5c9b      	ldrb	r3, [r3, r2]
 8000748:	011b      	lsls	r3, r3, #4
 800074a:	b2da      	uxtb	r2, r3
						+ (SX1278_CRC_Sum[module->LoRa_CRC_sum] << 2) + 0x00)); //SFactor &  LNA gain set by the internal AGC loop
 800074c:	687b      	ldr	r3, [r7, #4]
 800074e:	7d1b      	ldrb	r3, [r3, #20]
 8000750:	4619      	mov	r1, r3
 8000752:	4b1c      	ldr	r3, [pc, #112]	; (80007c4 <SX1278_config+0x204>)
 8000754:	5c5b      	ldrb	r3, [r3, r1]
 8000756:	009b      	lsls	r3, r3, #2
 8000758:	b2db      	uxtb	r3, r3
		SX1278_SPIWrite(module,
 800075a:	4413      	add	r3, r2
 800075c:	b2db      	uxtb	r3, r3
 800075e:	461a      	mov	r2, r3
 8000760:	211e      	movs	r1, #30
 8000762:	6878      	ldr	r0, [r7, #4]
 8000764:	f7ff fe8f 	bl	8000486 <SX1278_SPIWrite>
	}

	SX1278_SPIWrite(module, LR_RegModemConfig3, 0x04);
 8000768:	2204      	movs	r2, #4
 800076a:	2126      	movs	r1, #38	; 0x26
 800076c:	6878      	ldr	r0, [r7, #4]
 800076e:	f7ff fe8a 	bl	8000486 <SX1278_SPIWrite>
	SX1278_SPIWrite(module, LR_RegSymbTimeoutLsb, 0x08); //RegSymbTimeoutLsb Timeout = 0x3FF(Max)
 8000772:	2208      	movs	r2, #8
 8000774:	211f      	movs	r1, #31
 8000776:	6878      	ldr	r0, [r7, #4]
 8000778:	f7ff fe85 	bl	8000486 <SX1278_SPIWrite>
	SX1278_SPIWrite(module, LR_RegPreambleMsb, 0x00); //RegPreambleMsb
 800077c:	2200      	movs	r2, #0
 800077e:	2120      	movs	r1, #32
 8000780:	6878      	ldr	r0, [r7, #4]
 8000782:	f7ff fe80 	bl	8000486 <SX1278_SPIWrite>
	SX1278_SPIWrite(module, LR_RegPreambleLsb, 8); //RegPreambleLsb 8+4=12byte Preamble
 8000786:	2208      	movs	r2, #8
 8000788:	2121      	movs	r1, #33	; 0x21
 800078a:	6878      	ldr	r0, [r7, #4]
 800078c:	f7ff fe7b 	bl	8000486 <SX1278_SPIWrite>
	SX1278_SPIWrite(module, REG_LR_DIOMAPPING2, 0x01); //RegDioMapping2 DIO5=00, DIO4=01
 8000790:	2201      	movs	r2, #1
 8000792:	2141      	movs	r1, #65	; 0x41
 8000794:	6878      	ldr	r0, [r7, #4]
 8000796:	f7ff fe76 	bl	8000486 <SX1278_SPIWrite>
	module->readBytes = 0;
 800079a:	687b      	ldr	r3, [r7, #4]
 800079c:	2200      	movs	r2, #0
 800079e:	f883 2117 	strb.w	r2, [r3, #279]	; 0x117
	SX1278_standby(module); //Entry standby mode
 80007a2:	6878      	ldr	r0, [r7, #4]
 80007a4:	f000 f810 	bl	80007c8 <SX1278_standby>
}
 80007a8:	bf00      	nop
 80007aa:	3718      	adds	r7, #24
 80007ac:	46bd      	mov	sp, r7
 80007ae:	bd80      	pop	{r7, pc}
 80007b0:	01e84800 	.word	0x01e84800
 80007b4:	08006b34 	.word	0x08006b34
 80007b8:	08006b38 	.word	0x08006b38
 80007bc:	08006b40 	.word	0x08006b40
 80007c0:	08006b4c 	.word	0x08006b4c
 80007c4:	08006b50 	.word	0x08006b50

080007c8 <SX1278_standby>:

void SX1278_standby(SX1278_t *module) {
 80007c8:	b580      	push	{r7, lr}
 80007ca:	b082      	sub	sp, #8
 80007cc:	af00      	add	r7, sp, #0
 80007ce:	6078      	str	r0, [r7, #4]
	SX1278_SPIWrite(module, LR_RegOpMode, 0x09);
 80007d0:	2209      	movs	r2, #9
 80007d2:	2101      	movs	r1, #1
 80007d4:	6878      	ldr	r0, [r7, #4]
 80007d6:	f7ff fe56 	bl	8000486 <SX1278_SPIWrite>
	module->status = STANDBY;
 80007da:	687b      	ldr	r3, [r7, #4]
 80007dc:	2201      	movs	r2, #1
 80007de:	759a      	strb	r2, [r3, #22]
}
 80007e0:	bf00      	nop
 80007e2:	3708      	adds	r7, #8
 80007e4:	46bd      	mov	sp, r7
 80007e6:	bd80      	pop	{r7, pc}

080007e8 <SX1278_sleep>:

void SX1278_sleep(SX1278_t *module) {
 80007e8:	b580      	push	{r7, lr}
 80007ea:	b082      	sub	sp, #8
 80007ec:	af00      	add	r7, sp, #0
 80007ee:	6078      	str	r0, [r7, #4]
	SX1278_SPIWrite(module, LR_RegOpMode, 0x08);
 80007f0:	2208      	movs	r2, #8
 80007f2:	2101      	movs	r1, #1
 80007f4:	6878      	ldr	r0, [r7, #4]
 80007f6:	f7ff fe46 	bl	8000486 <SX1278_SPIWrite>
	module->status = SLEEP;
 80007fa:	687b      	ldr	r3, [r7, #4]
 80007fc:	2200      	movs	r2, #0
 80007fe:	759a      	strb	r2, [r3, #22]
}
 8000800:	bf00      	nop
 8000802:	3708      	adds	r7, #8
 8000804:	46bd      	mov	sp, r7
 8000806:	bd80      	pop	{r7, pc}

08000808 <SX1278_entryLoRa>:

void SX1278_entryLoRa(SX1278_t *module) {
 8000808:	b580      	push	{r7, lr}
 800080a:	b082      	sub	sp, #8
 800080c:	af00      	add	r7, sp, #0
 800080e:	6078      	str	r0, [r7, #4]
	SX1278_SPIWrite(module, LR_RegOpMode, 0x88);
 8000810:	2288      	movs	r2, #136	; 0x88
 8000812:	2101      	movs	r1, #1
 8000814:	6878      	ldr	r0, [r7, #4]
 8000816:	f7ff fe36 	bl	8000486 <SX1278_SPIWrite>
}
 800081a:	bf00      	nop
 800081c:	3708      	adds	r7, #8
 800081e:	46bd      	mov	sp, r7
 8000820:	bd80      	pop	{r7, pc}

08000822 <SX1278_clearLoRaIrq>:

void SX1278_clearLoRaIrq(SX1278_t *module) {
 8000822:	b580      	push	{r7, lr}
 8000824:	b082      	sub	sp, #8
 8000826:	af00      	add	r7, sp, #0
 8000828:	6078      	str	r0, [r7, #4]
	SX1278_SPIWrite(module, LR_RegIrqFlags, 0xFF);
 800082a:	22ff      	movs	r2, #255	; 0xff
 800082c:	2112      	movs	r1, #18
 800082e:	6878      	ldr	r0, [r7, #4]
 8000830:	f7ff fe29 	bl	8000486 <SX1278_SPIWrite>
}
 8000834:	bf00      	nop
 8000836:	3708      	adds	r7, #8
 8000838:	46bd      	mov	sp, r7
 800083a:	bd80      	pop	{r7, pc}

0800083c <SX1278_LoRaEntryRx>:

int SX1278_LoRaEntryRx(SX1278_t *module, uint8_t length, uint32_t timeout) {
 800083c:	b580      	push	{r7, lr}
 800083e:	b086      	sub	sp, #24
 8000840:	af00      	add	r7, sp, #0
 8000842:	60f8      	str	r0, [r7, #12]
 8000844:	460b      	mov	r3, r1
 8000846:	607a      	str	r2, [r7, #4]
 8000848:	72fb      	strb	r3, [r7, #11]
	uint8_t addr;

	module->packetLength = length;
 800084a:	68fb      	ldr	r3, [r7, #12]
 800084c:	7afa      	ldrb	r2, [r7, #11]
 800084e:	755a      	strb	r2, [r3, #21]

	SX1278_config(module);		//Setting base parameter
 8000850:	68f8      	ldr	r0, [r7, #12]
 8000852:	f7ff feb5 	bl	80005c0 <SX1278_config>
	SX1278_SPIWrite(module, REG_LR_PADAC, 0x84);	//Normal and RX
 8000856:	2284      	movs	r2, #132	; 0x84
 8000858:	214d      	movs	r1, #77	; 0x4d
 800085a:	68f8      	ldr	r0, [r7, #12]
 800085c:	f7ff fe13 	bl	8000486 <SX1278_SPIWrite>
	SX1278_SPIWrite(module, LR_RegHopPeriod, 0xFF);	//No FHSS
 8000860:	22ff      	movs	r2, #255	; 0xff
 8000862:	2124      	movs	r1, #36	; 0x24
 8000864:	68f8      	ldr	r0, [r7, #12]
 8000866:	f7ff fe0e 	bl	8000486 <SX1278_SPIWrite>
	SX1278_SPIWrite(module, REG_LR_DIOMAPPING1, 0x01);//DIO=00,DIO1=00,DIO2=00, DIO3=01
 800086a:	2201      	movs	r2, #1
 800086c:	2140      	movs	r1, #64	; 0x40
 800086e:	68f8      	ldr	r0, [r7, #12]
 8000870:	f7ff fe09 	bl	8000486 <SX1278_SPIWrite>
	SX1278_SPIWrite(module, LR_RegIrqFlagsMask, 0x3F);//Open RxDone interrupt & Timeout
 8000874:	223f      	movs	r2, #63	; 0x3f
 8000876:	2111      	movs	r1, #17
 8000878:	68f8      	ldr	r0, [r7, #12]
 800087a:	f7ff fe04 	bl	8000486 <SX1278_SPIWrite>
	SX1278_clearLoRaIrq(module);
 800087e:	68f8      	ldr	r0, [r7, #12]
 8000880:	f7ff ffcf 	bl	8000822 <SX1278_clearLoRaIrq>
	SX1278_SPIWrite(module, LR_RegPayloadLength, length);//Payload Length 21byte(this register must difine when the data long of one byte in SF is 6)
 8000884:	7afb      	ldrb	r3, [r7, #11]
 8000886:	461a      	mov	r2, r3
 8000888:	2122      	movs	r1, #34	; 0x22
 800088a:	68f8      	ldr	r0, [r7, #12]
 800088c:	f7ff fdfb 	bl	8000486 <SX1278_SPIWrite>
	addr = SX1278_SPIRead(module, LR_RegFifoRxBaseAddr); //Read RxBaseAddr
 8000890:	210f      	movs	r1, #15
 8000892:	68f8      	ldr	r0, [r7, #12]
 8000894:	f7ff fdd8 	bl	8000448 <SX1278_SPIRead>
 8000898:	4603      	mov	r3, r0
 800089a:	75fb      	strb	r3, [r7, #23]
	SX1278_SPIWrite(module, LR_RegFifoAddrPtr, addr); //RxBaseAddr->FiFoAddrPtr
 800089c:	7dfb      	ldrb	r3, [r7, #23]
 800089e:	461a      	mov	r2, r3
 80008a0:	210d      	movs	r1, #13
 80008a2:	68f8      	ldr	r0, [r7, #12]
 80008a4:	f7ff fdef 	bl	8000486 <SX1278_SPIWrite>
	SX1278_SPIWrite(module, LR_RegOpMode, 0x8d);	//Mode//Low Frequency Mode
 80008a8:	228d      	movs	r2, #141	; 0x8d
 80008aa:	2101      	movs	r1, #1
 80008ac:	68f8      	ldr	r0, [r7, #12]
 80008ae:	f7ff fdea 	bl	8000486 <SX1278_SPIWrite>
	//SX1278_SPIWrite(module, LR_RegOpMode,0x05);	//Continuous Rx Mode //High Frequency Mode
	module->readBytes = 0;
 80008b2:	68fb      	ldr	r3, [r7, #12]
 80008b4:	2200      	movs	r2, #0
 80008b6:	f883 2117 	strb.w	r2, [r3, #279]	; 0x117

	while (1) {
		if ((SX1278_SPIRead(module, LR_RegModemStat) & 0x04) == 0x04) {	//Rx-on going RegModemStat
 80008ba:	2118      	movs	r1, #24
 80008bc:	68f8      	ldr	r0, [r7, #12]
 80008be:	f7ff fdc3 	bl	8000448 <SX1278_SPIRead>
 80008c2:	4603      	mov	r3, r0
 80008c4:	f003 0304 	and.w	r3, r3, #4
 80008c8:	2b04      	cmp	r3, #4
 80008ca:	d104      	bne.n	80008d6 <SX1278_LoRaEntryRx+0x9a>
			module->status = RX;
 80008cc:	68fb      	ldr	r3, [r7, #12]
 80008ce:	2203      	movs	r2, #3
 80008d0:	759a      	strb	r2, [r3, #22]
			return 1;
 80008d2:	2301      	movs	r3, #1
 80008d4:	e013      	b.n	80008fe <SX1278_LoRaEntryRx+0xc2>
		}
		if (--timeout == 0) {
 80008d6:	687b      	ldr	r3, [r7, #4]
 80008d8:	3b01      	subs	r3, #1
 80008da:	607b      	str	r3, [r7, #4]
 80008dc:	687b      	ldr	r3, [r7, #4]
 80008de:	2b00      	cmp	r3, #0
 80008e0:	d109      	bne.n	80008f6 <SX1278_LoRaEntryRx+0xba>
			SX1278_hw_Reset(module->hw);
 80008e2:	68fb      	ldr	r3, [r7, #12]
 80008e4:	681b      	ldr	r3, [r3, #0]
 80008e6:	4618      	mov	r0, r3
 80008e8:	f000 f967 	bl	8000bba <SX1278_hw_Reset>
			SX1278_config(module);
 80008ec:	68f8      	ldr	r0, [r7, #12]
 80008ee:	f7ff fe67 	bl	80005c0 <SX1278_config>
			return 0;
 80008f2:	2300      	movs	r3, #0
 80008f4:	e003      	b.n	80008fe <SX1278_LoRaEntryRx+0xc2>
		}
		SX1278_hw_DelayMs(1);
 80008f6:	2001      	movs	r0, #1
 80008f8:	f000 f9c9 	bl	8000c8e <SX1278_hw_DelayMs>
		if ((SX1278_SPIRead(module, LR_RegModemStat) & 0x04) == 0x04) {	//Rx-on going RegModemStat
 80008fc:	e7dd      	b.n	80008ba <SX1278_LoRaEntryRx+0x7e>
	}
}
 80008fe:	4618      	mov	r0, r3
 8000900:	3718      	adds	r7, #24
 8000902:	46bd      	mov	sp, r7
 8000904:	bd80      	pop	{r7, pc}

08000906 <SX1278_LoRaRxPacket>:

uint8_t SX1278_LoRaRxPacket(SX1278_t *module) {
 8000906:	b580      	push	{r7, lr}
 8000908:	b084      	sub	sp, #16
 800090a:	af00      	add	r7, sp, #0
 800090c:	6078      	str	r0, [r7, #4]
	unsigned char addr;
	unsigned char packet_size;

	if (SX1278_hw_GetDIO0(module->hw)) {
 800090e:	687b      	ldr	r3, [r7, #4]
 8000910:	681b      	ldr	r3, [r3, #0]
 8000912:	4618      	mov	r0, r3
 8000914:	f000 f9c6 	bl	8000ca4 <SX1278_hw_GetDIO0>
 8000918:	4603      	mov	r3, r0
 800091a:	2b00      	cmp	r3, #0
 800091c:	d030      	beq.n	8000980 <SX1278_LoRaRxPacket+0x7a>
		memset(module->rxBuffer, 0x00, SX1278_MAX_PACKET);
 800091e:	687b      	ldr	r3, [r7, #4]
 8000920:	3317      	adds	r3, #23
 8000922:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000926:	2100      	movs	r1, #0
 8000928:	4618      	mov	r0, r3
 800092a:	f005 fb71 	bl	8006010 <memset>

		addr = SX1278_SPIRead(module, LR_RegFifoRxCurrentaddr); //last packet addr
 800092e:	2110      	movs	r1, #16
 8000930:	6878      	ldr	r0, [r7, #4]
 8000932:	f7ff fd89 	bl	8000448 <SX1278_SPIRead>
 8000936:	4603      	mov	r3, r0
 8000938:	73bb      	strb	r3, [r7, #14]
		SX1278_SPIWrite(module, LR_RegFifoAddrPtr, addr); //RxBaseAddr -> FiFoAddrPtr
 800093a:	7bbb      	ldrb	r3, [r7, #14]
 800093c:	461a      	mov	r2, r3
 800093e:	210d      	movs	r1, #13
 8000940:	6878      	ldr	r0, [r7, #4]
 8000942:	f7ff fda0 	bl	8000486 <SX1278_SPIWrite>

		if (module->LoRa_SF == SX1278_LORA_SF_6) { //When SpreadFactor is six,will used Implicit Header mode(Excluding internal packet length)
 8000946:	687b      	ldr	r3, [r7, #4]
 8000948:	7c5b      	ldrb	r3, [r3, #17]
 800094a:	2b00      	cmp	r3, #0
 800094c:	d103      	bne.n	8000956 <SX1278_LoRaRxPacket+0x50>
			packet_size = module->packetLength;
 800094e:	687b      	ldr	r3, [r7, #4]
 8000950:	7d5b      	ldrb	r3, [r3, #21]
 8000952:	73fb      	strb	r3, [r7, #15]
 8000954:	e005      	b.n	8000962 <SX1278_LoRaRxPacket+0x5c>
		} else {
			packet_size = SX1278_SPIRead(module, LR_RegRxNbBytes); //Number for received bytes
 8000956:	2113      	movs	r1, #19
 8000958:	6878      	ldr	r0, [r7, #4]
 800095a:	f7ff fd75 	bl	8000448 <SX1278_SPIRead>
 800095e:	4603      	mov	r3, r0
 8000960:	73fb      	strb	r3, [r7, #15]
		}

		SX1278_SPIBurstRead(module, 0x00, module->rxBuffer, packet_size);
 8000962:	687b      	ldr	r3, [r7, #4]
 8000964:	f103 0217 	add.w	r2, r3, #23
 8000968:	7bfb      	ldrb	r3, [r7, #15]
 800096a:	2100      	movs	r1, #0
 800096c:	6878      	ldr	r0, [r7, #4]
 800096e:	f7ff fdb3 	bl	80004d8 <SX1278_SPIBurstRead>
		module->readBytes = packet_size;
 8000972:	687b      	ldr	r3, [r7, #4]
 8000974:	7bfa      	ldrb	r2, [r7, #15]
 8000976:	f883 2117 	strb.w	r2, [r3, #279]	; 0x117
		SX1278_clearLoRaIrq(module);
 800097a:	6878      	ldr	r0, [r7, #4]
 800097c:	f7ff ff51 	bl	8000822 <SX1278_clearLoRaIrq>
	}
	return module->readBytes;
 8000980:	687b      	ldr	r3, [r7, #4]
 8000982:	f893 3117 	ldrb.w	r3, [r3, #279]	; 0x117
}
 8000986:	4618      	mov	r0, r3
 8000988:	3710      	adds	r7, #16
 800098a:	46bd      	mov	sp, r7
 800098c:	bd80      	pop	{r7, pc}

0800098e <SX1278_LoRaEntryTx>:

int SX1278_LoRaEntryTx(SX1278_t *module, uint8_t length, uint32_t timeout) {
 800098e:	b580      	push	{r7, lr}
 8000990:	b086      	sub	sp, #24
 8000992:	af00      	add	r7, sp, #0
 8000994:	60f8      	str	r0, [r7, #12]
 8000996:	460b      	mov	r3, r1
 8000998:	607a      	str	r2, [r7, #4]
 800099a:	72fb      	strb	r3, [r7, #11]
	uint8_t addr;
	uint8_t temp;

	module->packetLength = length;
 800099c:	68fb      	ldr	r3, [r7, #12]
 800099e:	7afa      	ldrb	r2, [r7, #11]
 80009a0:	755a      	strb	r2, [r3, #21]

	SX1278_config(module); //setting base parameter
 80009a2:	68f8      	ldr	r0, [r7, #12]
 80009a4:	f7ff fe0c 	bl	80005c0 <SX1278_config>
	SX1278_SPIWrite(module, REG_LR_PADAC, 0x87);	//Tx for 20dBm
 80009a8:	2287      	movs	r2, #135	; 0x87
 80009aa:	214d      	movs	r1, #77	; 0x4d
 80009ac:	68f8      	ldr	r0, [r7, #12]
 80009ae:	f7ff fd6a 	bl	8000486 <SX1278_SPIWrite>
	SX1278_SPIWrite(module, LR_RegHopPeriod, 0x00); //RegHopPeriod NO FHSS
 80009b2:	2200      	movs	r2, #0
 80009b4:	2124      	movs	r1, #36	; 0x24
 80009b6:	68f8      	ldr	r0, [r7, #12]
 80009b8:	f7ff fd65 	bl	8000486 <SX1278_SPIWrite>
	SX1278_SPIWrite(module, REG_LR_DIOMAPPING1, 0x41); //DIO0=01, DIO1=00,DIO2=00, DIO3=01
 80009bc:	2241      	movs	r2, #65	; 0x41
 80009be:	2140      	movs	r1, #64	; 0x40
 80009c0:	68f8      	ldr	r0, [r7, #12]
 80009c2:	f7ff fd60 	bl	8000486 <SX1278_SPIWrite>
	SX1278_clearLoRaIrq(module);
 80009c6:	68f8      	ldr	r0, [r7, #12]
 80009c8:	f7ff ff2b 	bl	8000822 <SX1278_clearLoRaIrq>
	SX1278_SPIWrite(module, LR_RegIrqFlagsMask, 0xF7); //Open TxDone interrupt
 80009cc:	22f7      	movs	r2, #247	; 0xf7
 80009ce:	2111      	movs	r1, #17
 80009d0:	68f8      	ldr	r0, [r7, #12]
 80009d2:	f7ff fd58 	bl	8000486 <SX1278_SPIWrite>
	SX1278_SPIWrite(module, LR_RegPayloadLength, length); //RegPayloadLength 21byte
 80009d6:	7afb      	ldrb	r3, [r7, #11]
 80009d8:	461a      	mov	r2, r3
 80009da:	2122      	movs	r1, #34	; 0x22
 80009dc:	68f8      	ldr	r0, [r7, #12]
 80009de:	f7ff fd52 	bl	8000486 <SX1278_SPIWrite>
	addr = SX1278_SPIRead(module, LR_RegFifoTxBaseAddr); //RegFiFoTxBaseAddr
 80009e2:	210e      	movs	r1, #14
 80009e4:	68f8      	ldr	r0, [r7, #12]
 80009e6:	f7ff fd2f 	bl	8000448 <SX1278_SPIRead>
 80009ea:	4603      	mov	r3, r0
 80009ec:	75fb      	strb	r3, [r7, #23]
	SX1278_SPIWrite(module, LR_RegFifoAddrPtr, addr); //RegFifoAddrPtr
 80009ee:	7dfb      	ldrb	r3, [r7, #23]
 80009f0:	461a      	mov	r2, r3
 80009f2:	210d      	movs	r1, #13
 80009f4:	68f8      	ldr	r0, [r7, #12]
 80009f6:	f7ff fd46 	bl	8000486 <SX1278_SPIWrite>

	while (1) {
		temp = SX1278_SPIRead(module, LR_RegPayloadLength);
 80009fa:	2122      	movs	r1, #34	; 0x22
 80009fc:	68f8      	ldr	r0, [r7, #12]
 80009fe:	f7ff fd23 	bl	8000448 <SX1278_SPIRead>
 8000a02:	4603      	mov	r3, r0
 8000a04:	75bb      	strb	r3, [r7, #22]
		if (temp == length) {
 8000a06:	7dba      	ldrb	r2, [r7, #22]
 8000a08:	7afb      	ldrb	r3, [r7, #11]
 8000a0a:	429a      	cmp	r2, r3
 8000a0c:	d104      	bne.n	8000a18 <SX1278_LoRaEntryTx+0x8a>
			module->status = TX;
 8000a0e:	68fb      	ldr	r3, [r7, #12]
 8000a10:	2202      	movs	r2, #2
 8000a12:	759a      	strb	r2, [r3, #22]
			return 1;
 8000a14:	2301      	movs	r3, #1
 8000a16:	e00e      	b.n	8000a36 <SX1278_LoRaEntryTx+0xa8>
		}

		if (--timeout == 0) {
 8000a18:	687b      	ldr	r3, [r7, #4]
 8000a1a:	3b01      	subs	r3, #1
 8000a1c:	607b      	str	r3, [r7, #4]
 8000a1e:	687b      	ldr	r3, [r7, #4]
 8000a20:	2b00      	cmp	r3, #0
 8000a22:	d1ea      	bne.n	80009fa <SX1278_LoRaEntryTx+0x6c>
			SX1278_hw_Reset(module->hw);
 8000a24:	68fb      	ldr	r3, [r7, #12]
 8000a26:	681b      	ldr	r3, [r3, #0]
 8000a28:	4618      	mov	r0, r3
 8000a2a:	f000 f8c6 	bl	8000bba <SX1278_hw_Reset>
			SX1278_config(module);
 8000a2e:	68f8      	ldr	r0, [r7, #12]
 8000a30:	f7ff fdc6 	bl	80005c0 <SX1278_config>
			return 0;
 8000a34:	2300      	movs	r3, #0
		}
	}
}
 8000a36:	4618      	mov	r0, r3
 8000a38:	3718      	adds	r7, #24
 8000a3a:	46bd      	mov	sp, r7
 8000a3c:	bd80      	pop	{r7, pc}

08000a3e <SX1278_LoRaTxPacket>:

int SX1278_LoRaTxPacket(SX1278_t *module, uint8_t *txBuffer, uint8_t length,
		uint32_t timeout) {
 8000a3e:	b580      	push	{r7, lr}
 8000a40:	b084      	sub	sp, #16
 8000a42:	af00      	add	r7, sp, #0
 8000a44:	60f8      	str	r0, [r7, #12]
 8000a46:	60b9      	str	r1, [r7, #8]
 8000a48:	603b      	str	r3, [r7, #0]
 8000a4a:	4613      	mov	r3, r2
 8000a4c:	71fb      	strb	r3, [r7, #7]
	SX1278_SPIBurstWrite(module, 0x00, txBuffer, length);
 8000a4e:	79fb      	ldrb	r3, [r7, #7]
 8000a50:	68ba      	ldr	r2, [r7, #8]
 8000a52:	2100      	movs	r1, #0
 8000a54:	68f8      	ldr	r0, [r7, #12]
 8000a56:	f7ff fd78 	bl	800054a <SX1278_SPIBurstWrite>
	SX1278_SPIWrite(module, LR_RegOpMode, 0x8b);	//Tx Mode
 8000a5a:	228b      	movs	r2, #139	; 0x8b
 8000a5c:	2101      	movs	r1, #1
 8000a5e:	68f8      	ldr	r0, [r7, #12]
 8000a60:	f7ff fd11 	bl	8000486 <SX1278_SPIWrite>
	while (1) {
		if (SX1278_hw_GetDIO0(module->hw)) { //if(Get_NIRQ()) //Packet send over
 8000a64:	68fb      	ldr	r3, [r7, #12]
 8000a66:	681b      	ldr	r3, [r3, #0]
 8000a68:	4618      	mov	r0, r3
 8000a6a:	f000 f91b 	bl	8000ca4 <SX1278_hw_GetDIO0>
 8000a6e:	4603      	mov	r3, r0
 8000a70:	2b00      	cmp	r3, #0
 8000a72:	d00b      	beq.n	8000a8c <SX1278_LoRaTxPacket+0x4e>
			SX1278_SPIRead(module, LR_RegIrqFlags);
 8000a74:	2112      	movs	r1, #18
 8000a76:	68f8      	ldr	r0, [r7, #12]
 8000a78:	f7ff fce6 	bl	8000448 <SX1278_SPIRead>
			SX1278_clearLoRaIrq(module); //Clear irq
 8000a7c:	68f8      	ldr	r0, [r7, #12]
 8000a7e:	f7ff fed0 	bl	8000822 <SX1278_clearLoRaIrq>
			SX1278_standby(module); //Entry Standby mode
 8000a82:	68f8      	ldr	r0, [r7, #12]
 8000a84:	f7ff fea0 	bl	80007c8 <SX1278_standby>
			return 1;
 8000a88:	2301      	movs	r3, #1
 8000a8a:	e013      	b.n	8000ab4 <SX1278_LoRaTxPacket+0x76>
		}

		if (--timeout == 0) {
 8000a8c:	683b      	ldr	r3, [r7, #0]
 8000a8e:	3b01      	subs	r3, #1
 8000a90:	603b      	str	r3, [r7, #0]
 8000a92:	683b      	ldr	r3, [r7, #0]
 8000a94:	2b00      	cmp	r3, #0
 8000a96:	d109      	bne.n	8000aac <SX1278_LoRaTxPacket+0x6e>
			SX1278_hw_Reset(module->hw);
 8000a98:	68fb      	ldr	r3, [r7, #12]
 8000a9a:	681b      	ldr	r3, [r3, #0]
 8000a9c:	4618      	mov	r0, r3
 8000a9e:	f000 f88c 	bl	8000bba <SX1278_hw_Reset>
			SX1278_config(module);
 8000aa2:	68f8      	ldr	r0, [r7, #12]
 8000aa4:	f7ff fd8c 	bl	80005c0 <SX1278_config>
			return 0;
 8000aa8:	2300      	movs	r3, #0
 8000aaa:	e003      	b.n	8000ab4 <SX1278_LoRaTxPacket+0x76>
		}
		SX1278_hw_DelayMs(1);
 8000aac:	2001      	movs	r0, #1
 8000aae:	f000 f8ee 	bl	8000c8e <SX1278_hw_DelayMs>
		if (SX1278_hw_GetDIO0(module->hw)) { //if(Get_NIRQ()) //Packet send over
 8000ab2:	e7d7      	b.n	8000a64 <SX1278_LoRaTxPacket+0x26>
	}
}
 8000ab4:	4618      	mov	r0, r3
 8000ab6:	3710      	adds	r7, #16
 8000ab8:	46bd      	mov	sp, r7
 8000aba:	bd80      	pop	{r7, pc}

08000abc <SX1278_init>:

void SX1278_init(SX1278_t *module, uint64_t frequency, uint8_t power,
		uint8_t LoRa_SF, uint8_t LoRa_BW, uint8_t LoRa_CR,
		uint8_t LoRa_CRC_sum, uint8_t packetLength) {
 8000abc:	b580      	push	{r7, lr}
 8000abe:	b084      	sub	sp, #16
 8000ac0:	af00      	add	r7, sp, #0
 8000ac2:	60f8      	str	r0, [r7, #12]
 8000ac4:	e9c7 2300 	strd	r2, r3, [r7]
	SX1278_hw_init(module->hw);
 8000ac8:	68fb      	ldr	r3, [r7, #12]
 8000aca:	681b      	ldr	r3, [r3, #0]
 8000acc:	4618      	mov	r0, r3
 8000ace:	f000 f848 	bl	8000b62 <SX1278_hw_init>
	module->frequency = frequency;
 8000ad2:	68f9      	ldr	r1, [r7, #12]
 8000ad4:	e9d7 2300 	ldrd	r2, r3, [r7]
 8000ad8:	e9c1 2302 	strd	r2, r3, [r1, #8]
	module->power = power;
 8000adc:	68fb      	ldr	r3, [r7, #12]
 8000ade:	7e3a      	ldrb	r2, [r7, #24]
 8000ae0:	741a      	strb	r2, [r3, #16]
	module->LoRa_SF = LoRa_SF;
 8000ae2:	68fb      	ldr	r3, [r7, #12]
 8000ae4:	7f3a      	ldrb	r2, [r7, #28]
 8000ae6:	745a      	strb	r2, [r3, #17]
	module->LoRa_BW = LoRa_BW;
 8000ae8:	68fb      	ldr	r3, [r7, #12]
 8000aea:	f897 2020 	ldrb.w	r2, [r7, #32]
 8000aee:	749a      	strb	r2, [r3, #18]
	module->LoRa_CR = LoRa_CR;
 8000af0:	68fb      	ldr	r3, [r7, #12]
 8000af2:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 8000af6:	74da      	strb	r2, [r3, #19]
	module->LoRa_CRC_sum = LoRa_CRC_sum;
 8000af8:	68fb      	ldr	r3, [r7, #12]
 8000afa:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 8000afe:	751a      	strb	r2, [r3, #20]
	module->packetLength = packetLength;
 8000b00:	68fb      	ldr	r3, [r7, #12]
 8000b02:	f897 202c 	ldrb.w	r2, [r7, #44]	; 0x2c
 8000b06:	755a      	strb	r2, [r3, #21]
	SX1278_config(module);
 8000b08:	68f8      	ldr	r0, [r7, #12]
 8000b0a:	f7ff fd59 	bl	80005c0 <SX1278_config>
}
 8000b0e:	bf00      	nop
 8000b10:	3710      	adds	r7, #16
 8000b12:	46bd      	mov	sp, r7
 8000b14:	bd80      	pop	{r7, pc}

08000b16 <SX1278_read>:

uint8_t SX1278_available(SX1278_t *module) {
	return SX1278_LoRaRxPacket(module);
}

uint8_t SX1278_read(SX1278_t *module, uint8_t *rxBuf, uint8_t length) {
 8000b16:	b580      	push	{r7, lr}
 8000b18:	b084      	sub	sp, #16
 8000b1a:	af00      	add	r7, sp, #0
 8000b1c:	60f8      	str	r0, [r7, #12]
 8000b1e:	60b9      	str	r1, [r7, #8]
 8000b20:	4613      	mov	r3, r2
 8000b22:	71fb      	strb	r3, [r7, #7]
	if (length != module->readBytes)
 8000b24:	68fb      	ldr	r3, [r7, #12]
 8000b26:	f893 3117 	ldrb.w	r3, [r3, #279]	; 0x117
 8000b2a:	79fa      	ldrb	r2, [r7, #7]
 8000b2c:	429a      	cmp	r2, r3
 8000b2e:	d003      	beq.n	8000b38 <SX1278_read+0x22>
		length = module->readBytes;
 8000b30:	68fb      	ldr	r3, [r7, #12]
 8000b32:	f893 3117 	ldrb.w	r3, [r3, #279]	; 0x117
 8000b36:	71fb      	strb	r3, [r7, #7]
	memcpy(rxBuf, module->rxBuffer, length);
 8000b38:	68fb      	ldr	r3, [r7, #12]
 8000b3a:	3317      	adds	r3, #23
 8000b3c:	79fa      	ldrb	r2, [r7, #7]
 8000b3e:	4619      	mov	r1, r3
 8000b40:	68b8      	ldr	r0, [r7, #8]
 8000b42:	f005 fa57 	bl	8005ff4 <memcpy>
	rxBuf[length] = '\0';
 8000b46:	79fb      	ldrb	r3, [r7, #7]
 8000b48:	68ba      	ldr	r2, [r7, #8]
 8000b4a:	4413      	add	r3, r2
 8000b4c:	2200      	movs	r2, #0
 8000b4e:	701a      	strb	r2, [r3, #0]
	module->readBytes = 0;
 8000b50:	68fb      	ldr	r3, [r7, #12]
 8000b52:	2200      	movs	r2, #0
 8000b54:	f883 2117 	strb.w	r2, [r3, #279]	; 0x117
	return length;
 8000b58:	79fb      	ldrb	r3, [r7, #7]
}
 8000b5a:	4618      	mov	r0, r3
 8000b5c:	3710      	adds	r7, #16
 8000b5e:	46bd      	mov	sp, r7
 8000b60:	bd80      	pop	{r7, pc}

08000b62 <SX1278_hw_init>:

#include "SX1278_hw.h"
#include <string.h>


__weak void SX1278_hw_init(SX1278_hw_t *hw) {
 8000b62:	b580      	push	{r7, lr}
 8000b64:	b082      	sub	sp, #8
 8000b66:	af00      	add	r7, sp, #0
 8000b68:	6078      	str	r0, [r7, #4]
	SX1278_hw_SetNSS(hw, 1);
 8000b6a:	2101      	movs	r1, #1
 8000b6c:	6878      	ldr	r0, [r7, #4]
 8000b6e:	f000 f80d 	bl	8000b8c <SX1278_hw_SetNSS>
	HAL_GPIO_WritePin(hw->reset.port, hw->reset.pin, GPIO_PIN_SET);
 8000b72:	687b      	ldr	r3, [r7, #4]
 8000b74:	6858      	ldr	r0, [r3, #4]
 8000b76:	687b      	ldr	r3, [r7, #4]
 8000b78:	681b      	ldr	r3, [r3, #0]
 8000b7a:	b29b      	uxth	r3, r3
 8000b7c:	2201      	movs	r2, #1
 8000b7e:	4619      	mov	r1, r3
 8000b80:	f001 f9bf 	bl	8001f02 <HAL_GPIO_WritePin>
}
 8000b84:	bf00      	nop
 8000b86:	3708      	adds	r7, #8
 8000b88:	46bd      	mov	sp, r7
 8000b8a:	bd80      	pop	{r7, pc}

08000b8c <SX1278_hw_SetNSS>:

__weak void SX1278_hw_SetNSS(SX1278_hw_t *hw, int value) {
 8000b8c:	b580      	push	{r7, lr}
 8000b8e:	b082      	sub	sp, #8
 8000b90:	af00      	add	r7, sp, #0
 8000b92:	6078      	str	r0, [r7, #4]
 8000b94:	6039      	str	r1, [r7, #0]
	HAL_GPIO_WritePin(hw->nss.port, hw->nss.pin,
 8000b96:	687b      	ldr	r3, [r7, #4]
 8000b98:	6958      	ldr	r0, [r3, #20]
 8000b9a:	687b      	ldr	r3, [r7, #4]
 8000b9c:	691b      	ldr	r3, [r3, #16]
 8000b9e:	b299      	uxth	r1, r3
 8000ba0:	683b      	ldr	r3, [r7, #0]
 8000ba2:	2b01      	cmp	r3, #1
 8000ba4:	bf0c      	ite	eq
 8000ba6:	2301      	moveq	r3, #1
 8000ba8:	2300      	movne	r3, #0
 8000baa:	b2db      	uxtb	r3, r3
 8000bac:	461a      	mov	r2, r3
 8000bae:	f001 f9a8 	bl	8001f02 <HAL_GPIO_WritePin>
			(value == 1) ? GPIO_PIN_SET : GPIO_PIN_RESET);
}
 8000bb2:	bf00      	nop
 8000bb4:	3708      	adds	r7, #8
 8000bb6:	46bd      	mov	sp, r7
 8000bb8:	bd80      	pop	{r7, pc}

08000bba <SX1278_hw_Reset>:

__weak void SX1278_hw_Reset(SX1278_hw_t *hw) {
 8000bba:	b580      	push	{r7, lr}
 8000bbc:	b082      	sub	sp, #8
 8000bbe:	af00      	add	r7, sp, #0
 8000bc0:	6078      	str	r0, [r7, #4]
	SX1278_hw_SetNSS(hw, 1);
 8000bc2:	2101      	movs	r1, #1
 8000bc4:	6878      	ldr	r0, [r7, #4]
 8000bc6:	f7ff ffe1 	bl	8000b8c <SX1278_hw_SetNSS>
	HAL_GPIO_WritePin(hw->reset.port, hw->reset.pin, GPIO_PIN_RESET);
 8000bca:	687b      	ldr	r3, [r7, #4]
 8000bcc:	6858      	ldr	r0, [r3, #4]
 8000bce:	687b      	ldr	r3, [r7, #4]
 8000bd0:	681b      	ldr	r3, [r3, #0]
 8000bd2:	b29b      	uxth	r3, r3
 8000bd4:	2200      	movs	r2, #0
 8000bd6:	4619      	mov	r1, r3
 8000bd8:	f001 f993 	bl	8001f02 <HAL_GPIO_WritePin>

	SX1278_hw_DelayMs(1);
 8000bdc:	2001      	movs	r0, #1
 8000bde:	f000 f856 	bl	8000c8e <SX1278_hw_DelayMs>

	HAL_GPIO_WritePin(hw->reset.port, hw->reset.pin, GPIO_PIN_SET);
 8000be2:	687b      	ldr	r3, [r7, #4]
 8000be4:	6858      	ldr	r0, [r3, #4]
 8000be6:	687b      	ldr	r3, [r7, #4]
 8000be8:	681b      	ldr	r3, [r3, #0]
 8000bea:	b29b      	uxth	r3, r3
 8000bec:	2201      	movs	r2, #1
 8000bee:	4619      	mov	r1, r3
 8000bf0:	f001 f987 	bl	8001f02 <HAL_GPIO_WritePin>

	SX1278_hw_DelayMs(100);
 8000bf4:	2064      	movs	r0, #100	; 0x64
 8000bf6:	f000 f84a 	bl	8000c8e <SX1278_hw_DelayMs>
}
 8000bfa:	bf00      	nop
 8000bfc:	3708      	adds	r7, #8
 8000bfe:	46bd      	mov	sp, r7
 8000c00:	bd80      	pop	{r7, pc}

08000c02 <SX1278_hw_SPICommand>:

__weak void SX1278_hw_SPICommand(SX1278_hw_t *hw, uint8_t cmd) {
 8000c02:	b580      	push	{r7, lr}
 8000c04:	b082      	sub	sp, #8
 8000c06:	af00      	add	r7, sp, #0
 8000c08:	6078      	str	r0, [r7, #4]
 8000c0a:	460b      	mov	r3, r1
 8000c0c:	70fb      	strb	r3, [r7, #3]
	SX1278_hw_SetNSS(hw, 0);
 8000c0e:	2100      	movs	r1, #0
 8000c10:	6878      	ldr	r0, [r7, #4]
 8000c12:	f7ff ffbb 	bl	8000b8c <SX1278_hw_SetNSS>
	HAL_SPI_Transmit(hw->spi, &cmd, 1, 1000);
 8000c16:	687b      	ldr	r3, [r7, #4]
 8000c18:	6998      	ldr	r0, [r3, #24]
 8000c1a:	1cf9      	adds	r1, r7, #3
 8000c1c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000c20:	2201      	movs	r2, #1
 8000c22:	f001 fe49 	bl	80028b8 <HAL_SPI_Transmit>
	while (HAL_SPI_GetState(hw->spi) != HAL_SPI_STATE_READY)
 8000c26:	bf00      	nop
 8000c28:	687b      	ldr	r3, [r7, #4]
 8000c2a:	699b      	ldr	r3, [r3, #24]
 8000c2c:	4618      	mov	r0, r3
 8000c2e:	f002 f930 	bl	8002e92 <HAL_SPI_GetState>
 8000c32:	4603      	mov	r3, r0
 8000c34:	2b01      	cmp	r3, #1
 8000c36:	d1f7      	bne.n	8000c28 <SX1278_hw_SPICommand+0x26>
		;
}
 8000c38:	bf00      	nop
 8000c3a:	bf00      	nop
 8000c3c:	3708      	adds	r7, #8
 8000c3e:	46bd      	mov	sp, r7
 8000c40:	bd80      	pop	{r7, pc}

08000c42 <SX1278_hw_SPIReadByte>:

__weak uint8_t SX1278_hw_SPIReadByte(SX1278_hw_t *hw) {
 8000c42:	b580      	push	{r7, lr}
 8000c44:	b086      	sub	sp, #24
 8000c46:	af02      	add	r7, sp, #8
 8000c48:	6078      	str	r0, [r7, #4]
	uint8_t txByte = 0x00;
 8000c4a:	2300      	movs	r3, #0
 8000c4c:	73fb      	strb	r3, [r7, #15]
	uint8_t rxByte = 0x00;
 8000c4e:	2300      	movs	r3, #0
 8000c50:	73bb      	strb	r3, [r7, #14]

	SX1278_hw_SetNSS(hw, 0);
 8000c52:	2100      	movs	r1, #0
 8000c54:	6878      	ldr	r0, [r7, #4]
 8000c56:	f7ff ff99 	bl	8000b8c <SX1278_hw_SetNSS>
	HAL_SPI_TransmitReceive(hw->spi, &txByte, &rxByte, 1, 1000);
 8000c5a:	687b      	ldr	r3, [r7, #4]
 8000c5c:	6998      	ldr	r0, [r3, #24]
 8000c5e:	f107 020e 	add.w	r2, r7, #14
 8000c62:	f107 010f 	add.w	r1, r7, #15
 8000c66:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000c6a:	9300      	str	r3, [sp, #0]
 8000c6c:	2301      	movs	r3, #1
 8000c6e:	f001 ff67 	bl	8002b40 <HAL_SPI_TransmitReceive>
	while (HAL_SPI_GetState(hw->spi) != HAL_SPI_STATE_READY)
 8000c72:	bf00      	nop
 8000c74:	687b      	ldr	r3, [r7, #4]
 8000c76:	699b      	ldr	r3, [r3, #24]
 8000c78:	4618      	mov	r0, r3
 8000c7a:	f002 f90a 	bl	8002e92 <HAL_SPI_GetState>
 8000c7e:	4603      	mov	r3, r0
 8000c80:	2b01      	cmp	r3, #1
 8000c82:	d1f7      	bne.n	8000c74 <SX1278_hw_SPIReadByte+0x32>
		;
	return rxByte;
 8000c84:	7bbb      	ldrb	r3, [r7, #14]
}
 8000c86:	4618      	mov	r0, r3
 8000c88:	3710      	adds	r7, #16
 8000c8a:	46bd      	mov	sp, r7
 8000c8c:	bd80      	pop	{r7, pc}

08000c8e <SX1278_hw_DelayMs>:

__weak void SX1278_hw_DelayMs(uint32_t msec) {
 8000c8e:	b580      	push	{r7, lr}
 8000c90:	b082      	sub	sp, #8
 8000c92:	af00      	add	r7, sp, #0
 8000c94:	6078      	str	r0, [r7, #4]
	HAL_Delay(msec);
 8000c96:	6878      	ldr	r0, [r7, #4]
 8000c98:	f000 fe94 	bl	80019c4 <HAL_Delay>
}
 8000c9c:	bf00      	nop
 8000c9e:	3708      	adds	r7, #8
 8000ca0:	46bd      	mov	sp, r7
 8000ca2:	bd80      	pop	{r7, pc}

08000ca4 <SX1278_hw_GetDIO0>:

__weak int SX1278_hw_GetDIO0(SX1278_hw_t *hw) {
 8000ca4:	b580      	push	{r7, lr}
 8000ca6:	b082      	sub	sp, #8
 8000ca8:	af00      	add	r7, sp, #0
 8000caa:	6078      	str	r0, [r7, #4]
	return (HAL_GPIO_ReadPin(hw->dio0.port, hw->dio0.pin) == GPIO_PIN_SET);
 8000cac:	687b      	ldr	r3, [r7, #4]
 8000cae:	68da      	ldr	r2, [r3, #12]
 8000cb0:	687b      	ldr	r3, [r7, #4]
 8000cb2:	689b      	ldr	r3, [r3, #8]
 8000cb4:	b29b      	uxth	r3, r3
 8000cb6:	4619      	mov	r1, r3
 8000cb8:	4610      	mov	r0, r2
 8000cba:	f001 f90b 	bl	8001ed4 <HAL_GPIO_ReadPin>
 8000cbe:	4603      	mov	r3, r0
 8000cc0:	2b01      	cmp	r3, #1
 8000cc2:	bf0c      	ite	eq
 8000cc4:	2301      	moveq	r3, #1
 8000cc6:	2300      	movne	r3, #0
 8000cc8:	b2db      	uxtb	r3, r3
}
 8000cca:	4618      	mov	r0, r3
 8000ccc:	3708      	adds	r7, #8
 8000cce:	46bd      	mov	sp, r7
 8000cd0:	bd80      	pop	{r7, pc}
	...

08000cd4 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8000cd4:	b480      	push	{r7}
 8000cd6:	b085      	sub	sp, #20
 8000cd8:	af00      	add	r7, sp, #0
 8000cda:	60f8      	str	r0, [r7, #12]
 8000cdc:	60b9      	str	r1, [r7, #8]
 8000cde:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8000ce0:	68fb      	ldr	r3, [r7, #12]
 8000ce2:	4a06      	ldr	r2, [pc, #24]	; (8000cfc <vApplicationGetIdleTaskMemory+0x28>)
 8000ce4:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8000ce6:	68bb      	ldr	r3, [r7, #8]
 8000ce8:	4a05      	ldr	r2, [pc, #20]	; (8000d00 <vApplicationGetIdleTaskMemory+0x2c>)
 8000cea:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000cec:	687b      	ldr	r3, [r7, #4]
 8000cee:	2280      	movs	r2, #128	; 0x80
 8000cf0:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 8000cf2:	bf00      	nop
 8000cf4:	3714      	adds	r7, #20
 8000cf6:	46bd      	mov	sp, r7
 8000cf8:	bc80      	pop	{r7}
 8000cfa:	4770      	bx	lr
 8000cfc:	2000009c 	.word	0x2000009c
 8000d00:	20000150 	.word	0x20000150

08000d04 <uart_printf>:
osSemaphoreId dataReadyHandle;
/* USER CODE BEGIN PV */


void uart_printf(const char *format,...)
{
 8000d04:	b40f      	push	{r0, r1, r2, r3}
 8000d06:	b580      	push	{r7, lr}
 8000d08:	b0a2      	sub	sp, #136	; 0x88
 8000d0a:	af00      	add	r7, sp, #0
	char packet[128];
	va_list args;
	va_start(args, format);
 8000d0c:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8000d10:	603b      	str	r3, [r7, #0]
	int len = vsnprintf(packet, sizeof(packet), format, args);
 8000d12:	1d38      	adds	r0, r7, #4
 8000d14:	683b      	ldr	r3, [r7, #0]
 8000d16:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
 8000d1a:	2180      	movs	r1, #128	; 0x80
 8000d1c:	f005 fa80 	bl	8006220 <vsniprintf>
 8000d20:	f8c7 0084 	str.w	r0, [r7, #132]	; 0x84
	va_end(args);

	if (len > 0) {
 8000d24:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8000d28:	2b00      	cmp	r3, #0
 8000d2a:	dd0f      	ble.n	8000d4c <uart_printf+0x48>
	    if (len > sizeof(packet)) len = sizeof(packet);
 8000d2c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8000d30:	2b80      	cmp	r3, #128	; 0x80
 8000d32:	d902      	bls.n	8000d3a <uart_printf+0x36>
 8000d34:	2380      	movs	r3, #128	; 0x80
 8000d36:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
	    HAL_UART_Transmit(&huart1, (uint8_t*)packet, len, 500);
 8000d3a:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8000d3e:	b29a      	uxth	r2, r3
 8000d40:	1d39      	adds	r1, r7, #4
 8000d42:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8000d46:	4805      	ldr	r0, [pc, #20]	; (8000d5c <uart_printf+0x58>)
 8000d48:	f002 fbf8 	bl	800353c <HAL_UART_Transmit>
	}
}
 8000d4c:	bf00      	nop
 8000d4e:	3788      	adds	r7, #136	; 0x88
 8000d50:	46bd      	mov	sp, r7
 8000d52:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8000d56:	b004      	add	sp, #16
 8000d58:	4770      	bx	lr
 8000d5a:	bf00      	nop
 8000d5c:	20001158 	.word	0x20001158

08000d60 <send_to_esp>:

void send_to_esp(uint8_t *receive_packet, uint32_t size)
{
 8000d60:	b580      	push	{r7, lr}
 8000d62:	b082      	sub	sp, #8
 8000d64:	af00      	add	r7, sp, #0
 8000d66:	6078      	str	r0, [r7, #4]
 8000d68:	6039      	str	r1, [r7, #0]
	    HAL_UART_Transmit(&huart3,receive_packet, size, 500);
 8000d6a:	683b      	ldr	r3, [r7, #0]
 8000d6c:	b29a      	uxth	r2, r3
 8000d6e:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8000d72:	6879      	ldr	r1, [r7, #4]
 8000d74:	4803      	ldr	r0, [pc, #12]	; (8000d84 <send_to_esp+0x24>)
 8000d76:	f002 fbe1 	bl	800353c <HAL_UART_Transmit>
}
 8000d7a:	bf00      	nop
 8000d7c:	3708      	adds	r7, #8
 8000d7e:	46bd      	mov	sp, r7
 8000d80:	bd80      	pop	{r7, pc}
 8000d82:	bf00      	nop
 8000d84:	20001108 	.word	0x20001108

08000d88 <transmit_mode>:
int transmit_mode(uint8_t* packet,uint32_t size)
{
 8000d88:	b580      	push	{r7, lr}
 8000d8a:	b084      	sub	sp, #16
 8000d8c:	af00      	add	r7, sp, #0
 8000d8e:	6078      	str	r0, [r7, #4]
 8000d90:	6039      	str	r1, [r7, #0]
    HAL_Delay(100);
 8000d92:	2064      	movs	r0, #100	; 0x64
 8000d94:	f000 fe16 	bl	80019c4 <HAL_Delay>

    int ret = SX1278_LoRaEntryTx(&SX1278, size, 2000);
 8000d98:	683b      	ldr	r3, [r7, #0]
 8000d9a:	b2db      	uxtb	r3, r3
 8000d9c:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8000da0:	4619      	mov	r1, r3
 8000da2:	481b      	ldr	r0, [pc, #108]	; (8000e10 <transmit_mode+0x88>)
 8000da4:	f7ff fdf3 	bl	800098e <SX1278_LoRaEntryTx>
 8000da8:	60b8      	str	r0, [r7, #8]
    uart_printf("[TX] Entry: %d\n", ret);
 8000daa:	68b9      	ldr	r1, [r7, #8]
 8000dac:	4819      	ldr	r0, [pc, #100]	; (8000e14 <transmit_mode+0x8c>)
 8000dae:	f7ff ffa9 	bl	8000d04 <uart_printf>
    if (!ret) return 0;
 8000db2:	68bb      	ldr	r3, [r7, #8]
 8000db4:	2b00      	cmp	r3, #0
 8000db6:	d101      	bne.n	8000dbc <transmit_mode+0x34>
 8000db8:	2300      	movs	r3, #0
 8000dba:	e025      	b.n	8000e08 <transmit_mode+0x80>

    uart_printf("[TX] TX HEX: ");
 8000dbc:	4816      	ldr	r0, [pc, #88]	; (8000e18 <transmit_mode+0x90>)
 8000dbe:	f7ff ffa1 	bl	8000d04 <uart_printf>
    for(int i=0;i<size;i++)
 8000dc2:	2300      	movs	r3, #0
 8000dc4:	60fb      	str	r3, [r7, #12]
 8000dc6:	e00a      	b.n	8000dde <transmit_mode+0x56>
        uart_printf("%02X ", packet[i]);
 8000dc8:	68fb      	ldr	r3, [r7, #12]
 8000dca:	687a      	ldr	r2, [r7, #4]
 8000dcc:	4413      	add	r3, r2
 8000dce:	781b      	ldrb	r3, [r3, #0]
 8000dd0:	4619      	mov	r1, r3
 8000dd2:	4812      	ldr	r0, [pc, #72]	; (8000e1c <transmit_mode+0x94>)
 8000dd4:	f7ff ff96 	bl	8000d04 <uart_printf>
    for(int i=0;i<size;i++)
 8000dd8:	68fb      	ldr	r3, [r7, #12]
 8000dda:	3301      	adds	r3, #1
 8000ddc:	60fb      	str	r3, [r7, #12]
 8000dde:	68fb      	ldr	r3, [r7, #12]
 8000de0:	683a      	ldr	r2, [r7, #0]
 8000de2:	429a      	cmp	r2, r3
 8000de4:	d8f0      	bhi.n	8000dc8 <transmit_mode+0x40>
    uart_printf("\n");
 8000de6:	480e      	ldr	r0, [pc, #56]	; (8000e20 <transmit_mode+0x98>)
 8000de8:	f7ff ff8c 	bl	8000d04 <uart_printf>

    ret = SX1278_LoRaTxPacket(&SX1278, packet, size, 2000);
 8000dec:	683b      	ldr	r3, [r7, #0]
 8000dee:	b2da      	uxtb	r2, r3
 8000df0:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8000df4:	6879      	ldr	r1, [r7, #4]
 8000df6:	4806      	ldr	r0, [pc, #24]	; (8000e10 <transmit_mode+0x88>)
 8000df8:	f7ff fe21 	bl	8000a3e <SX1278_LoRaTxPacket>
 8000dfc:	60b8      	str	r0, [r7, #8]

    uart_printf("[TX] Transmission: %d\n", ret);
 8000dfe:	68b9      	ldr	r1, [r7, #8]
 8000e00:	4808      	ldr	r0, [pc, #32]	; (8000e24 <transmit_mode+0x9c>)
 8000e02:	f7ff ff7f 	bl	8000d04 <uart_printf>


    return 1;
 8000e06:	2301      	movs	r3, #1
}
 8000e08:	4618      	mov	r0, r3
 8000e0a:	3710      	adds	r7, #16
 8000e0c:	46bd      	mov	sp, r7
 8000e0e:	bd80      	pop	{r7, pc}
 8000e10:	200011f8 	.word	0x200011f8
 8000e14:	080069b0 	.word	0x080069b0
 8000e18:	080069c0 	.word	0x080069c0
 8000e1c:	080069d0 	.word	0x080069d0
 8000e20:	080069d8 	.word	0x080069d8
 8000e24:	080069dc 	.word	0x080069dc

08000e28 <receive_mode>:

int receive_mode(uint8_t* packet,uint32_t size)
{
 8000e28:	b580      	push	{r7, lr}
 8000e2a:	b084      	sub	sp, #16
 8000e2c:	af00      	add	r7, sp, #0
 8000e2e:	6078      	str	r0, [r7, #4]
 8000e30:	6039      	str	r1, [r7, #0]
    int ret;
    ret = SX1278_LoRaEntryRx(&SX1278, size, 2000);
 8000e32:	683b      	ldr	r3, [r7, #0]
 8000e34:	b2db      	uxtb	r3, r3
 8000e36:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8000e3a:	4619      	mov	r1, r3
 8000e3c:	4820      	ldr	r0, [pc, #128]	; (8000ec0 <receive_mode+0x98>)
 8000e3e:	f7ff fcfd 	bl	800083c <SX1278_LoRaEntryRx>
 8000e42:	60b8      	str	r0, [r7, #8]
    uart_printf("[RX] enter receive mode: %d\n", ret);
 8000e44:	68b9      	ldr	r1, [r7, #8]
 8000e46:	481f      	ldr	r0, [pc, #124]	; (8000ec4 <receive_mode+0x9c>)
 8000e48:	f7ff ff5c 	bl	8000d04 <uart_printf>
    if (!ret) return 0;
 8000e4c:	68bb      	ldr	r3, [r7, #8]
 8000e4e:	2b00      	cmp	r3, #0
 8000e50:	d101      	bne.n	8000e56 <receive_mode+0x2e>
 8000e52:	2300      	movs	r3, #0
 8000e54:	e02f      	b.n	8000eb6 <receive_mode+0x8e>

    HAL_Delay(500);
 8000e56:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000e5a:	f000 fdb3 	bl	80019c4 <HAL_Delay>



    ret = SX1278_LoRaRxPacket(&SX1278);
 8000e5e:	4818      	ldr	r0, [pc, #96]	; (8000ec0 <receive_mode+0x98>)
 8000e60:	f7ff fd51 	bl	8000906 <SX1278_LoRaRxPacket>
 8000e64:	4603      	mov	r3, r0
 8000e66:	60bb      	str	r3, [r7, #8]
    uart_printf("[RX] Received: %d bytes\n", ret);
 8000e68:	68b9      	ldr	r1, [r7, #8]
 8000e6a:	4817      	ldr	r0, [pc, #92]	; (8000ec8 <receive_mode+0xa0>)
 8000e6c:	f7ff ff4a 	bl	8000d04 <uart_printf>

    if (ret > 0)
 8000e70:	68bb      	ldr	r3, [r7, #8]
 8000e72:	2b00      	cmp	r3, #0
 8000e74:	dd1e      	ble.n	8000eb4 <receive_mode+0x8c>
    {
        SX1278_read(&SX1278, packet, ret);
 8000e76:	68bb      	ldr	r3, [r7, #8]
 8000e78:	b2db      	uxtb	r3, r3
 8000e7a:	461a      	mov	r2, r3
 8000e7c:	6879      	ldr	r1, [r7, #4]
 8000e7e:	4810      	ldr	r0, [pc, #64]	; (8000ec0 <receive_mode+0x98>)
 8000e80:	f7ff fe49 	bl	8000b16 <SX1278_read>
        uart_printf("[RX] Content HEX: ");
 8000e84:	4811      	ldr	r0, [pc, #68]	; (8000ecc <receive_mode+0xa4>)
 8000e86:	f7ff ff3d 	bl	8000d04 <uart_printf>
        for(int i=0;i<ret;i++)
 8000e8a:	2300      	movs	r3, #0
 8000e8c:	60fb      	str	r3, [r7, #12]
 8000e8e:	e00a      	b.n	8000ea6 <receive_mode+0x7e>
            uart_printf("%02X ", packet[i]);
 8000e90:	68fb      	ldr	r3, [r7, #12]
 8000e92:	687a      	ldr	r2, [r7, #4]
 8000e94:	4413      	add	r3, r2
 8000e96:	781b      	ldrb	r3, [r3, #0]
 8000e98:	4619      	mov	r1, r3
 8000e9a:	480d      	ldr	r0, [pc, #52]	; (8000ed0 <receive_mode+0xa8>)
 8000e9c:	f7ff ff32 	bl	8000d04 <uart_printf>
        for(int i=0;i<ret;i++)
 8000ea0:	68fb      	ldr	r3, [r7, #12]
 8000ea2:	3301      	adds	r3, #1
 8000ea4:	60fb      	str	r3, [r7, #12]
 8000ea6:	68fa      	ldr	r2, [r7, #12]
 8000ea8:	68bb      	ldr	r3, [r7, #8]
 8000eaa:	429a      	cmp	r2, r3
 8000eac:	dbf0      	blt.n	8000e90 <receive_mode+0x68>
        uart_printf("\n");
 8000eae:	4809      	ldr	r0, [pc, #36]	; (8000ed4 <receive_mode+0xac>)
 8000eb0:	f7ff ff28 	bl	8000d04 <uart_printf>
    }


    return ret;   // <-- IMPORTANT: return number of bytes!
 8000eb4:	68bb      	ldr	r3, [r7, #8]
}
 8000eb6:	4618      	mov	r0, r3
 8000eb8:	3710      	adds	r7, #16
 8000eba:	46bd      	mov	sp, r7
 8000ebc:	bd80      	pop	{r7, pc}
 8000ebe:	bf00      	nop
 8000ec0:	200011f8 	.word	0x200011f8
 8000ec4:	080069f4 	.word	0x080069f4
 8000ec8:	08006a14 	.word	0x08006a14
 8000ecc:	08006a30 	.word	0x08006a30
 8000ed0:	080069d0 	.word	0x080069d0
 8000ed4:	080069d8 	.word	0x080069d8

08000ed8 <gateway_handle>:
uint8_t connected_dev[5] = {0x23,0x45,0x58,0x00,0x54};
uint32_t timeout_check[5] = {0};
uint8_t transmit_packet[7] = {0};

uint32_t gateway_handle(uint8_t *rx, uint32_t size)
{
 8000ed8:	b580      	push	{r7, lr}
 8000eda:	b08e      	sub	sp, #56	; 0x38
 8000edc:	af00      	add	r7, sp, #0
 8000ede:	6078      	str	r0, [r7, #4]
 8000ee0:	6039      	str	r1, [r7, #0]

    if (size < 2)        // every packet must have at least cmd + dest + src
 8000ee2:	683b      	ldr	r3, [r7, #0]
 8000ee4:	2b01      	cmp	r3, #1
 8000ee6:	d801      	bhi.n	8000eec <gateway_handle+0x14>
        return 0;       // invalid, ignore
 8000ee8:	2300      	movs	r3, #0
 8000eea:	e0b9      	b.n	8001060 <gateway_handle+0x188>

    uint8_t cmd = rx[0];
 8000eec:	687b      	ldr	r3, [r7, #4]
 8000eee:	781b      	ldrb	r3, [r3, #0]
 8000ef0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    uint8_t src = rx[1];
 8000ef4:	687b      	ldr	r3, [r7, #4]
 8000ef6:	785b      	ldrb	r3, [r3, #1]
 8000ef8:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22

    switch (cmd)
 8000efc:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8000f00:	2b20      	cmp	r3, #32
 8000f02:	d077      	beq.n	8000ff4 <gateway_handle+0x11c>
 8000f04:	2b20      	cmp	r3, #32
 8000f06:	f300 80aa 	bgt.w	800105e <gateway_handle+0x186>
 8000f0a:	2b01      	cmp	r3, #1
 8000f0c:	d002      	beq.n	8000f14 <gateway_handle+0x3c>
 8000f0e:	2b02      	cmp	r3, #2
 8000f10:	d03b      	beq.n	8000f8a <gateway_handle+0xb2>
 8000f12:	e0a4      	b.n	800105e <gateway_handle+0x186>
       Packet: [0x01][0xFF][dev_id]
       ============================================================*/
    case 0x01:
    {
        // add device into list if needed
        for (int i = 0; i < 5; i++)
 8000f14:	2300      	movs	r3, #0
 8000f16:	637b      	str	r3, [r7, #52]	; 0x34
 8000f18:	e032      	b.n	8000f80 <gateway_handle+0xa8>
        {
            if (connected_dev[i] == src)
 8000f1a:	4a53      	ldr	r2, [pc, #332]	; (8001068 <gateway_handle+0x190>)
 8000f1c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000f1e:	4413      	add	r3, r2
 8000f20:	781b      	ldrb	r3, [r3, #0]
 8000f22:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 8000f26:	429a      	cmp	r2, r3
 8000f28:	d10d      	bne.n	8000f46 <gateway_handle+0x6e>
            {
                uart_printf("Device %02X already connected\n", src);
 8000f2a:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8000f2e:	4619      	mov	r1, r3
 8000f30:	484e      	ldr	r0, [pc, #312]	; (800106c <gateway_handle+0x194>)
 8000f32:	f7ff fee7 	bl	8000d04 <uart_printf>


                timeout_check[i] = HAL_GetTick();
 8000f36:	f000 fd3b 	bl	80019b0 <HAL_GetTick>
 8000f3a:	4602      	mov	r2, r0
 8000f3c:	494c      	ldr	r1, [pc, #304]	; (8001070 <gateway_handle+0x198>)
 8000f3e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000f40:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
                break;
 8000f44:	e01f      	b.n	8000f86 <gateway_handle+0xae>
            }
            else if (connected_dev[i] == 0)
 8000f46:	4a48      	ldr	r2, [pc, #288]	; (8001068 <gateway_handle+0x190>)
 8000f48:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000f4a:	4413      	add	r3, r2
 8000f4c:	781b      	ldrb	r3, [r3, #0]
 8000f4e:	2b00      	cmp	r3, #0
 8000f50:	d113      	bne.n	8000f7a <gateway_handle+0xa2>
            {
                connected_dev[i] = src;
 8000f52:	4a45      	ldr	r2, [pc, #276]	; (8001068 <gateway_handle+0x190>)
 8000f54:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000f56:	4413      	add	r3, r2
 8000f58:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 8000f5c:	701a      	strb	r2, [r3, #0]

                timeout_check[i] = HAL_GetTick();
 8000f5e:	f000 fd27 	bl	80019b0 <HAL_GetTick>
 8000f62:	4602      	mov	r2, r0
 8000f64:	4942      	ldr	r1, [pc, #264]	; (8001070 <gateway_handle+0x198>)
 8000f66:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000f68:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
                uart_printf("Added dev %02X\n", src);
 8000f6c:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8000f70:	4619      	mov	r1, r3
 8000f72:	4840      	ldr	r0, [pc, #256]	; (8001074 <gateway_handle+0x19c>)
 8000f74:	f7ff fec6 	bl	8000d04 <uart_printf>
                break;
 8000f78:	e005      	b.n	8000f86 <gateway_handle+0xae>
        for (int i = 0; i < 5; i++)
 8000f7a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000f7c:	3301      	adds	r3, #1
 8000f7e:	637b      	str	r3, [r7, #52]	; 0x34
 8000f80:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000f82:	2b04      	cmp	r3, #4
 8000f84:	ddc9      	ble.n	8000f1a <gateway_handle+0x42>
            }
        }
        return 6;  // = 7 bytes
 8000f86:	2306      	movs	r3, #6
 8000f88:	e06a      	b.n	8001060 <gateway_handle+0x188>
       Packet: [0x02][0xFF][dev_id][data...]
       ============================================================*/
    case 0x02:
    {

        for (int i = 0;i < 5;i++)
 8000f8a:	2300      	movs	r3, #0
 8000f8c:	633b      	str	r3, [r7, #48]	; 0x30
 8000f8e:	e02c      	b.n	8000fea <gateway_handle+0x112>
        {
        	if (connected_dev[i] == src)
 8000f90:	4a35      	ldr	r2, [pc, #212]	; (8001068 <gateway_handle+0x190>)
 8000f92:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000f94:	4413      	add	r3, r2
 8000f96:	781b      	ldrb	r3, [r3, #0]
 8000f98:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 8000f9c:	429a      	cmp	r2, r3
 8000f9e:	d121      	bne.n	8000fe4 <gateway_handle+0x10c>
        	{

        		timeout_check[i] = HAL_GetTick();
 8000fa0:	f000 fd06 	bl	80019b0 <HAL_GetTick>
 8000fa4:	4602      	mov	r2, r0
 8000fa6:	4932      	ldr	r1, [pc, #200]	; (8001070 <gateway_handle+0x198>)
 8000fa8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000faa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
        		uint8_t buff[9];
        		for (int j = 0; j < 9;j++)
 8000fae:	2300      	movs	r3, #0
 8000fb0:	62fb      	str	r3, [r7, #44]	; 0x2c
 8000fb2:	e00d      	b.n	8000fd0 <gateway_handle+0xf8>
        		{
        			buff[j] = rx[j+1];
 8000fb4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000fb6:	3301      	adds	r3, #1
 8000fb8:	687a      	ldr	r2, [r7, #4]
 8000fba:	4413      	add	r3, r2
 8000fbc:	7819      	ldrb	r1, [r3, #0]
 8000fbe:	f107 0218 	add.w	r2, r7, #24
 8000fc2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000fc4:	4413      	add	r3, r2
 8000fc6:	460a      	mov	r2, r1
 8000fc8:	701a      	strb	r2, [r3, #0]
        		for (int j = 0; j < 9;j++)
 8000fca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000fcc:	3301      	adds	r3, #1
 8000fce:	62fb      	str	r3, [r7, #44]	; 0x2c
 8000fd0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000fd2:	2b08      	cmp	r3, #8
 8000fd4:	ddee      	ble.n	8000fb4 <gateway_handle+0xdc>
        		}
        		send_to_esp(buff, 9);  // relay packet to ESP
 8000fd6:	f107 0318 	add.w	r3, r7, #24
 8000fda:	2109      	movs	r1, #9
 8000fdc:	4618      	mov	r0, r3
 8000fde:	f7ff febf 	bl	8000d60 <send_to_esp>
        		break;
 8000fe2:	e005      	b.n	8000ff0 <gateway_handle+0x118>
        for (int i = 0;i < 5;i++)
 8000fe4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000fe6:	3301      	adds	r3, #1
 8000fe8:	633b      	str	r3, [r7, #48]	; 0x30
 8000fea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000fec:	2b04      	cmp	r3, #4
 8000fee:	ddcf      	ble.n	8000f90 <gateway_handle+0xb8>
        	}
        }

        return 10;             // forward as-is
 8000ff0:	230a      	movs	r3, #10
 8000ff2:	e035      	b.n	8001060 <gateway_handle+0x188>
    }
    case 0x20:
        {

            for (int i = 0;i < 5;i++)
 8000ff4:	2300      	movs	r3, #0
 8000ff6:	62bb      	str	r3, [r7, #40]	; 0x28
 8000ff8:	e02c      	b.n	8001054 <gateway_handle+0x17c>
            {
            	if (connected_dev[i] == src)
 8000ffa:	4a1b      	ldr	r2, [pc, #108]	; (8001068 <gateway_handle+0x190>)
 8000ffc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000ffe:	4413      	add	r3, r2
 8001000:	781b      	ldrb	r3, [r3, #0]
 8001002:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 8001006:	429a      	cmp	r2, r3
 8001008:	d121      	bne.n	800104e <gateway_handle+0x176>
            	{

            		timeout_check[i] = HAL_GetTick();
 800100a:	f000 fcd1 	bl	80019b0 <HAL_GetTick>
 800100e:	4602      	mov	r2, r0
 8001010:	4917      	ldr	r1, [pc, #92]	; (8001070 <gateway_handle+0x198>)
 8001012:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001014:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
            		uint8_t buff[9];
            		for (int j = 0; j < 9;j++)
 8001018:	2300      	movs	r3, #0
 800101a:	627b      	str	r3, [r7, #36]	; 0x24
 800101c:	e00d      	b.n	800103a <gateway_handle+0x162>
            		{
            			buff[j] = rx[j+2];
 800101e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001020:	3302      	adds	r3, #2
 8001022:	687a      	ldr	r2, [r7, #4]
 8001024:	4413      	add	r3, r2
 8001026:	7819      	ldrb	r1, [r3, #0]
 8001028:	f107 020c 	add.w	r2, r7, #12
 800102c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800102e:	4413      	add	r3, r2
 8001030:	460a      	mov	r2, r1
 8001032:	701a      	strb	r2, [r3, #0]
            		for (int j = 0; j < 9;j++)
 8001034:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001036:	3301      	adds	r3, #1
 8001038:	627b      	str	r3, [r7, #36]	; 0x24
 800103a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800103c:	2b08      	cmp	r3, #8
 800103e:	ddee      	ble.n	800101e <gateway_handle+0x146>
            		}
            		send_to_esp(buff, 9);  // relay packet to ESP
 8001040:	f107 030c 	add.w	r3, r7, #12
 8001044:	2109      	movs	r1, #9
 8001046:	4618      	mov	r0, r3
 8001048:	f7ff fe8a 	bl	8000d60 <send_to_esp>
            		break;
 800104c:	e005      	b.n	800105a <gateway_handle+0x182>
            for (int i = 0;i < 5;i++)
 800104e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001050:	3301      	adds	r3, #1
 8001052:	62bb      	str	r3, [r7, #40]	; 0x28
 8001054:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001056:	2b04      	cmp	r3, #4
 8001058:	ddcf      	ble.n	8000ffa <gateway_handle+0x122>
            	}
            }

            return 11;             // forward as-is
 800105a:	230b      	movs	r3, #11
 800105c:	e000      	b.n	8001060 <gateway_handle+0x188>
        }

    default:
        return 0;  // unknown command
 800105e:	2300      	movs	r3, #0
    }
}
 8001060:	4618      	mov	r0, r3
 8001062:	3738      	adds	r7, #56	; 0x38
 8001064:	46bd      	mov	sp, r7
 8001066:	bd80      	pop	{r7, pc}
 8001068:	20000000 	.word	0x20000000
 800106c:	08006a44 	.word	0x08006a44
 8001070:	2000038c 	.word	0x2000038c
 8001074:	08006a64 	.word	0x08006a64

08001078 <gateway_timeout_check>:

void gateway_timeout_check(uint32_t timeout_ms)
{
 8001078:	b580      	push	{r7, lr}
 800107a:	b084      	sub	sp, #16
 800107c:	af00      	add	r7, sp, #0
 800107e:	6078      	str	r0, [r7, #4]
     uint32_t now = HAL_GetTick();
 8001080:	f000 fc96 	bl	80019b0 <HAL_GetTick>
 8001084:	60b8      	str	r0, [r7, #8]

    for (int i = 0; i < 5; i++)
 8001086:	2300      	movs	r3, #0
 8001088:	60fb      	str	r3, [r7, #12]
 800108a:	e023      	b.n	80010d4 <gateway_timeout_check+0x5c>
    {
        if (connected_dev[i] != 0 )
 800108c:	4a15      	ldr	r2, [pc, #84]	; (80010e4 <gateway_timeout_check+0x6c>)
 800108e:	68fb      	ldr	r3, [r7, #12]
 8001090:	4413      	add	r3, r2
 8001092:	781b      	ldrb	r3, [r3, #0]
 8001094:	2b00      	cmp	r3, #0
 8001096:	d01a      	beq.n	80010ce <gateway_timeout_check+0x56>
        {
            if ((now - timeout_check[i]) > timeout_ms)
 8001098:	4a13      	ldr	r2, [pc, #76]	; (80010e8 <gateway_timeout_check+0x70>)
 800109a:	68fb      	ldr	r3, [r7, #12]
 800109c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80010a0:	68ba      	ldr	r2, [r7, #8]
 80010a2:	1ad3      	subs	r3, r2, r3
 80010a4:	687a      	ldr	r2, [r7, #4]
 80010a6:	429a      	cmp	r2, r3
 80010a8:	d211      	bcs.n	80010ce <gateway_timeout_check+0x56>
            {
                uart_printf("Device %02X OFFLINE\n", connected_dev[i]);
 80010aa:	4a0e      	ldr	r2, [pc, #56]	; (80010e4 <gateway_timeout_check+0x6c>)
 80010ac:	68fb      	ldr	r3, [r7, #12]
 80010ae:	4413      	add	r3, r2
 80010b0:	781b      	ldrb	r3, [r3, #0]
 80010b2:	4619      	mov	r1, r3
 80010b4:	480d      	ldr	r0, [pc, #52]	; (80010ec <gateway_timeout_check+0x74>)
 80010b6:	f7ff fe25 	bl	8000d04 <uart_printf>

                timeout_check[i] = 0;
 80010ba:	4a0b      	ldr	r2, [pc, #44]	; (80010e8 <gateway_timeout_check+0x70>)
 80010bc:	68fb      	ldr	r3, [r7, #12]
 80010be:	2100      	movs	r1, #0
 80010c0:	f842 1023 	str.w	r1, [r2, r3, lsl #2]

                connected_dev[i] = 0x00;   // optional: remove
 80010c4:	4a07      	ldr	r2, [pc, #28]	; (80010e4 <gateway_timeout_check+0x6c>)
 80010c6:	68fb      	ldr	r3, [r7, #12]
 80010c8:	4413      	add	r3, r2
 80010ca:	2200      	movs	r2, #0
 80010cc:	701a      	strb	r2, [r3, #0]
    for (int i = 0; i < 5; i++)
 80010ce:	68fb      	ldr	r3, [r7, #12]
 80010d0:	3301      	adds	r3, #1
 80010d2:	60fb      	str	r3, [r7, #12]
 80010d4:	68fb      	ldr	r3, [r7, #12]
 80010d6:	2b04      	cmp	r3, #4
 80010d8:	ddd8      	ble.n	800108c <gateway_timeout_check+0x14>
            }
        }
    }
}
 80010da:	bf00      	nop
 80010dc:	bf00      	nop
 80010de:	3710      	adds	r7, #16
 80010e0:	46bd      	mov	sp, r7
 80010e2:	bd80      	pop	{r7, pc}
 80010e4:	20000000 	.word	0x20000000
 80010e8:	2000038c 	.word	0x2000038c
 80010ec:	08006a74 	.word	0x08006a74

080010f0 <main>:

int main(void)
{
 80010f0:	b5b0      	push	{r4, r5, r7, lr}
 80010f2:	b096      	sub	sp, #88	; 0x58
 80010f4:	af06      	add	r7, sp, #24
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80010f6:	f000 fc33 	bl	8001960 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80010fa:	f000 f88f 	bl	800121c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80010fe:	f000 f953 	bl	80013a8 <MX_GPIO_Init>
  MX_SPI1_Init();
 8001102:	f000 f8c7 	bl	8001294 <MX_SPI1_Init>
  MX_USART1_UART_Init();
 8001106:	f000 f8fb 	bl	8001300 <MX_USART1_UART_Init>
  MX_USART3_UART_Init();
 800110a:	f000 f923 	bl	8001354 <MX_USART3_UART_Init>

  SX1278_hw.dio0.port =GPIOA;
 800110e:	4b38      	ldr	r3, [pc, #224]	; (80011f0 <main+0x100>)
 8001110:	4a38      	ldr	r2, [pc, #224]	; (80011f4 <main+0x104>)
 8001112:	60da      	str	r2, [r3, #12]
     	SX1278_hw.dio0.pin = GPIO_PIN_2;
 8001114:	4b36      	ldr	r3, [pc, #216]	; (80011f0 <main+0x100>)
 8001116:	2204      	movs	r2, #4
 8001118:	609a      	str	r2, [r3, #8]
     	SX1278_hw.nss.port = GPIOA;
 800111a:	4b35      	ldr	r3, [pc, #212]	; (80011f0 <main+0x100>)
 800111c:	4a35      	ldr	r2, [pc, #212]	; (80011f4 <main+0x104>)
 800111e:	615a      	str	r2, [r3, #20]
     	SX1278_hw.nss.pin = GPIO_PIN_4;
 8001120:	4b33      	ldr	r3, [pc, #204]	; (80011f0 <main+0x100>)
 8001122:	2210      	movs	r2, #16
 8001124:	611a      	str	r2, [r3, #16]
     	SX1278_hw.reset.port = GPIOA;
 8001126:	4b32      	ldr	r3, [pc, #200]	; (80011f0 <main+0x100>)
 8001128:	4a32      	ldr	r2, [pc, #200]	; (80011f4 <main+0x104>)
 800112a:	605a      	str	r2, [r3, #4]
     	SX1278_hw.reset.pin = GPIO_PIN_3;
 800112c:	4b30      	ldr	r3, [pc, #192]	; (80011f0 <main+0x100>)
 800112e:	2208      	movs	r2, #8
 8001130:	601a      	str	r2, [r3, #0]
     	SX1278_hw.spi = &hspi1;
 8001132:	4b2f      	ldr	r3, [pc, #188]	; (80011f0 <main+0x100>)
 8001134:	4a30      	ldr	r2, [pc, #192]	; (80011f8 <main+0x108>)
 8001136:	619a      	str	r2, [r3, #24]

     	SX1278.hw = &SX1278_hw;
 8001138:	4b30      	ldr	r3, [pc, #192]	; (80011fc <main+0x10c>)
 800113a:	4a2d      	ldr	r2, [pc, #180]	; (80011f0 <main+0x100>)
 800113c:	601a      	str	r2, [r3, #0]

     	uart_printf("Configuring LoRa module\r\n");
 800113e:	4830      	ldr	r0, [pc, #192]	; (8001200 <main+0x110>)
 8001140:	f7ff fde0 	bl	8000d04 <uart_printf>
     	SX1278_init(&SX1278, 434000000, SX1278_POWER_20DBM, SX1278_LORA_SF_10,
 8001144:	230f      	movs	r3, #15
 8001146:	9305      	str	r3, [sp, #20]
 8001148:	2300      	movs	r3, #0
 800114a:	9304      	str	r3, [sp, #16]
 800114c:	2302      	movs	r3, #2
 800114e:	9303      	str	r3, [sp, #12]
 8001150:	2307      	movs	r3, #7
 8001152:	9302      	str	r3, [sp, #8]
 8001154:	2304      	movs	r3, #4
 8001156:	9301      	str	r3, [sp, #4]
 8001158:	2300      	movs	r3, #0
 800115a:	9300      	str	r3, [sp, #0]
 800115c:	a322      	add	r3, pc, #136	; (adr r3, 80011e8 <main+0xf8>)
 800115e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001162:	4826      	ldr	r0, [pc, #152]	; (80011fc <main+0x10c>)
 8001164:	f7ff fcaa 	bl	8000abc <SX1278_init>
     	    	SX1278_LORA_BW_125KHZ, SX1278_LORA_CR_4_7, SX1278_LORA_CRC_EN, 15);
     	uart_printf("Done configuring LoRaModule\r\n");
 8001168:	4826      	ldr	r0, [pc, #152]	; (8001204 <main+0x114>)
 800116a:	f7ff fdcb 	bl	8000d04 <uart_printf>
     	SX1278_LoRaEntryTx(&SX1278, 16, 2000);
 800116e:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8001172:	2110      	movs	r1, #16
 8001174:	4821      	ldr	r0, [pc, #132]	; (80011fc <main+0x10c>)
 8001176:	f7ff fc0a 	bl	800098e <SX1278_LoRaEntryTx>

     	osSemaphoreDef(dataReady);
 800117a:	2300      	movs	r3, #0
 800117c:	63bb      	str	r3, [r7, #56]	; 0x38
 800117e:	2300      	movs	r3, #0
 8001180:	63fb      	str	r3, [r7, #60]	; 0x3c
     	  dataReadyHandle = osSemaphoreCreate(osSemaphore(dataReady), 1);
 8001182:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8001186:	2101      	movs	r1, #1
 8001188:	4618      	mov	r0, r3
 800118a:	f002 fc3a 	bl	8003a02 <osSemaphoreCreate>
 800118e:	4603      	mov	r3, r0
 8001190:	4a1d      	ldr	r2, [pc, #116]	; (8001208 <main+0x118>)
 8001192:	6013      	str	r3, [r2, #0]
  /* definition and creation of TransmitTask */
  osThreadDef(TransmitTask, TransmitTaskInit, 0, 0, 220);
 8001194:	4b1d      	ldr	r3, [pc, #116]	; (800120c <main+0x11c>)
 8001196:	f107 041c 	add.w	r4, r7, #28
 800119a:	461d      	mov	r5, r3
 800119c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800119e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80011a0:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80011a4:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  TransmitTaskHandle = osThreadCreate(osThread(TransmitTask), NULL);
 80011a8:	f107 031c 	add.w	r3, r7, #28
 80011ac:	2100      	movs	r1, #0
 80011ae:	4618      	mov	r0, r3
 80011b0:	f002 fbc7 	bl	8003942 <osThreadCreate>
 80011b4:	4603      	mov	r3, r0
 80011b6:	4a16      	ldr	r2, [pc, #88]	; (8001210 <main+0x120>)
 80011b8:	6013      	str	r3, [r2, #0]

  /* definition and creation of ReceiveTask */
  osThreadDef(ReceiveTask, ReceiveTaskInit, -1, 0, 380);
 80011ba:	4b16      	ldr	r3, [pc, #88]	; (8001214 <main+0x124>)
 80011bc:	463c      	mov	r4, r7
 80011be:	461d      	mov	r5, r3
 80011c0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80011c2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80011c4:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80011c8:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  ReceiveTaskHandle = osThreadCreate(osThread(ReceiveTask), NULL);
 80011cc:	463b      	mov	r3, r7
 80011ce:	2100      	movs	r1, #0
 80011d0:	4618      	mov	r0, r3
 80011d2:	f002 fbb6 	bl	8003942 <osThreadCreate>
 80011d6:	4603      	mov	r3, r0
 80011d8:	4a0f      	ldr	r2, [pc, #60]	; (8001218 <main+0x128>)
 80011da:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 80011dc:	f002 fbaa 	bl	8003934 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80011e0:	e7fe      	b.n	80011e0 <main+0xf0>
 80011e2:	bf00      	nop
 80011e4:	f3af 8000 	nop.w
 80011e8:	19de5080 	.word	0x19de5080
 80011ec:	00000000 	.word	0x00000000
 80011f0:	20001310 	.word	0x20001310
 80011f4:	40010800 	.word	0x40010800
 80011f8:	200011a0 	.word	0x200011a0
 80011fc:	200011f8 	.word	0x200011f8
 8001200:	08006a8c 	.word	0x08006a8c
 8001204:	08006aa8 	.word	0x08006aa8
 8001208:	20001150 	.word	0x20001150
 800120c:	08006ac8 	.word	0x08006ac8
 8001210:	2000132c 	.word	0x2000132c
 8001214:	08006ae4 	.word	0x08006ae4
 8001218:	20001154 	.word	0x20001154

0800121c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800121c:	b580      	push	{r7, lr}
 800121e:	b090      	sub	sp, #64	; 0x40
 8001220:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001222:	f107 0318 	add.w	r3, r7, #24
 8001226:	2228      	movs	r2, #40	; 0x28
 8001228:	2100      	movs	r1, #0
 800122a:	4618      	mov	r0, r3
 800122c:	f004 fef0 	bl	8006010 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001230:	1d3b      	adds	r3, r7, #4
 8001232:	2200      	movs	r2, #0
 8001234:	601a      	str	r2, [r3, #0]
 8001236:	605a      	str	r2, [r3, #4]
 8001238:	609a      	str	r2, [r3, #8]
 800123a:	60da      	str	r2, [r3, #12]
 800123c:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800123e:	2302      	movs	r3, #2
 8001240:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001242:	2301      	movs	r3, #1
 8001244:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001246:	2310      	movs	r3, #16
 8001248:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800124a:	2300      	movs	r3, #0
 800124c:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800124e:	f107 0318 	add.w	r3, r7, #24
 8001252:	4618      	mov	r0, r3
 8001254:	f000 fe6e 	bl	8001f34 <HAL_RCC_OscConfig>
 8001258:	4603      	mov	r3, r0
 800125a:	2b00      	cmp	r3, #0
 800125c:	d001      	beq.n	8001262 <SystemClock_Config+0x46>
  {
    Error_Handler();
 800125e:	f000 f997 	bl	8001590 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001262:	230f      	movs	r3, #15
 8001264:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8001266:	2300      	movs	r3, #0
 8001268:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800126a:	2300      	movs	r3, #0
 800126c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800126e:	2300      	movs	r3, #0
 8001270:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001272:	2300      	movs	r3, #0
 8001274:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001276:	1d3b      	adds	r3, r7, #4
 8001278:	2100      	movs	r1, #0
 800127a:	4618      	mov	r0, r3
 800127c:	f001 f8da 	bl	8002434 <HAL_RCC_ClockConfig>
 8001280:	4603      	mov	r3, r0
 8001282:	2b00      	cmp	r3, #0
 8001284:	d001      	beq.n	800128a <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8001286:	f000 f983 	bl	8001590 <Error_Handler>
  }
}
 800128a:	bf00      	nop
 800128c:	3740      	adds	r7, #64	; 0x40
 800128e:	46bd      	mov	sp, r7
 8001290:	bd80      	pop	{r7, pc}
	...

08001294 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001294:	b580      	push	{r7, lr}
 8001296:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001298:	4b17      	ldr	r3, [pc, #92]	; (80012f8 <MX_SPI1_Init+0x64>)
 800129a:	4a18      	ldr	r2, [pc, #96]	; (80012fc <MX_SPI1_Init+0x68>)
 800129c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800129e:	4b16      	ldr	r3, [pc, #88]	; (80012f8 <MX_SPI1_Init+0x64>)
 80012a0:	f44f 7282 	mov.w	r2, #260	; 0x104
 80012a4:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80012a6:	4b14      	ldr	r3, [pc, #80]	; (80012f8 <MX_SPI1_Init+0x64>)
 80012a8:	2200      	movs	r2, #0
 80012aa:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80012ac:	4b12      	ldr	r3, [pc, #72]	; (80012f8 <MX_SPI1_Init+0x64>)
 80012ae:	2200      	movs	r2, #0
 80012b0:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80012b2:	4b11      	ldr	r3, [pc, #68]	; (80012f8 <MX_SPI1_Init+0x64>)
 80012b4:	2200      	movs	r2, #0
 80012b6:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80012b8:	4b0f      	ldr	r3, [pc, #60]	; (80012f8 <MX_SPI1_Init+0x64>)
 80012ba:	2200      	movs	r2, #0
 80012bc:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80012be:	4b0e      	ldr	r3, [pc, #56]	; (80012f8 <MX_SPI1_Init+0x64>)
 80012c0:	f44f 7200 	mov.w	r2, #512	; 0x200
 80012c4:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80012c6:	4b0c      	ldr	r3, [pc, #48]	; (80012f8 <MX_SPI1_Init+0x64>)
 80012c8:	2200      	movs	r2, #0
 80012ca:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80012cc:	4b0a      	ldr	r3, [pc, #40]	; (80012f8 <MX_SPI1_Init+0x64>)
 80012ce:	2200      	movs	r2, #0
 80012d0:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80012d2:	4b09      	ldr	r3, [pc, #36]	; (80012f8 <MX_SPI1_Init+0x64>)
 80012d4:	2200      	movs	r2, #0
 80012d6:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80012d8:	4b07      	ldr	r3, [pc, #28]	; (80012f8 <MX_SPI1_Init+0x64>)
 80012da:	2200      	movs	r2, #0
 80012dc:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 80012de:	4b06      	ldr	r3, [pc, #24]	; (80012f8 <MX_SPI1_Init+0x64>)
 80012e0:	220a      	movs	r2, #10
 80012e2:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80012e4:	4804      	ldr	r0, [pc, #16]	; (80012f8 <MX_SPI1_Init+0x64>)
 80012e6:	f001 fa63 	bl	80027b0 <HAL_SPI_Init>
 80012ea:	4603      	mov	r3, r0
 80012ec:	2b00      	cmp	r3, #0
 80012ee:	d001      	beq.n	80012f4 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80012f0:	f000 f94e 	bl	8001590 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80012f4:	bf00      	nop
 80012f6:	bd80      	pop	{r7, pc}
 80012f8:	200011a0 	.word	0x200011a0
 80012fc:	40013000 	.word	0x40013000

08001300 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001300:	b580      	push	{r7, lr}
 8001302:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001304:	4b11      	ldr	r3, [pc, #68]	; (800134c <MX_USART1_UART_Init+0x4c>)
 8001306:	4a12      	ldr	r2, [pc, #72]	; (8001350 <MX_USART1_UART_Init+0x50>)
 8001308:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800130a:	4b10      	ldr	r3, [pc, #64]	; (800134c <MX_USART1_UART_Init+0x4c>)
 800130c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001310:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001312:	4b0e      	ldr	r3, [pc, #56]	; (800134c <MX_USART1_UART_Init+0x4c>)
 8001314:	2200      	movs	r2, #0
 8001316:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001318:	4b0c      	ldr	r3, [pc, #48]	; (800134c <MX_USART1_UART_Init+0x4c>)
 800131a:	2200      	movs	r2, #0
 800131c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800131e:	4b0b      	ldr	r3, [pc, #44]	; (800134c <MX_USART1_UART_Init+0x4c>)
 8001320:	2200      	movs	r2, #0
 8001322:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001324:	4b09      	ldr	r3, [pc, #36]	; (800134c <MX_USART1_UART_Init+0x4c>)
 8001326:	220c      	movs	r2, #12
 8001328:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800132a:	4b08      	ldr	r3, [pc, #32]	; (800134c <MX_USART1_UART_Init+0x4c>)
 800132c:	2200      	movs	r2, #0
 800132e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001330:	4b06      	ldr	r3, [pc, #24]	; (800134c <MX_USART1_UART_Init+0x4c>)
 8001332:	2200      	movs	r2, #0
 8001334:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001336:	4805      	ldr	r0, [pc, #20]	; (800134c <MX_USART1_UART_Init+0x4c>)
 8001338:	f002 f8b0 	bl	800349c <HAL_UART_Init>
 800133c:	4603      	mov	r3, r0
 800133e:	2b00      	cmp	r3, #0
 8001340:	d001      	beq.n	8001346 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001342:	f000 f925 	bl	8001590 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001346:	bf00      	nop
 8001348:	bd80      	pop	{r7, pc}
 800134a:	bf00      	nop
 800134c:	20001158 	.word	0x20001158
 8001350:	40013800 	.word	0x40013800

08001354 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8001354:	b580      	push	{r7, lr}
 8001356:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001358:	4b11      	ldr	r3, [pc, #68]	; (80013a0 <MX_USART3_UART_Init+0x4c>)
 800135a:	4a12      	ldr	r2, [pc, #72]	; (80013a4 <MX_USART3_UART_Init+0x50>)
 800135c:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 800135e:	4b10      	ldr	r3, [pc, #64]	; (80013a0 <MX_USART3_UART_Init+0x4c>)
 8001360:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001364:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001366:	4b0e      	ldr	r3, [pc, #56]	; (80013a0 <MX_USART3_UART_Init+0x4c>)
 8001368:	2200      	movs	r2, #0
 800136a:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 800136c:	4b0c      	ldr	r3, [pc, #48]	; (80013a0 <MX_USART3_UART_Init+0x4c>)
 800136e:	2200      	movs	r2, #0
 8001370:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001372:	4b0b      	ldr	r3, [pc, #44]	; (80013a0 <MX_USART3_UART_Init+0x4c>)
 8001374:	2200      	movs	r2, #0
 8001376:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001378:	4b09      	ldr	r3, [pc, #36]	; (80013a0 <MX_USART3_UART_Init+0x4c>)
 800137a:	220c      	movs	r2, #12
 800137c:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800137e:	4b08      	ldr	r3, [pc, #32]	; (80013a0 <MX_USART3_UART_Init+0x4c>)
 8001380:	2200      	movs	r2, #0
 8001382:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001384:	4b06      	ldr	r3, [pc, #24]	; (80013a0 <MX_USART3_UART_Init+0x4c>)
 8001386:	2200      	movs	r2, #0
 8001388:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800138a:	4805      	ldr	r0, [pc, #20]	; (80013a0 <MX_USART3_UART_Init+0x4c>)
 800138c:	f002 f886 	bl	800349c <HAL_UART_Init>
 8001390:	4603      	mov	r3, r0
 8001392:	2b00      	cmp	r3, #0
 8001394:	d001      	beq.n	800139a <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8001396:	f000 f8fb 	bl	8001590 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800139a:	bf00      	nop
 800139c:	bd80      	pop	{r7, pc}
 800139e:	bf00      	nop
 80013a0:	20001108 	.word	0x20001108
 80013a4:	40004800 	.word	0x40004800

080013a8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80013a8:	b580      	push	{r7, lr}
 80013aa:	b088      	sub	sp, #32
 80013ac:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013ae:	f107 0310 	add.w	r3, r7, #16
 80013b2:	2200      	movs	r2, #0
 80013b4:	601a      	str	r2, [r3, #0]
 80013b6:	605a      	str	r2, [r3, #4]
 80013b8:	609a      	str	r2, [r3, #8]
 80013ba:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80013bc:	4b2d      	ldr	r3, [pc, #180]	; (8001474 <MX_GPIO_Init+0xcc>)
 80013be:	699b      	ldr	r3, [r3, #24]
 80013c0:	4a2c      	ldr	r2, [pc, #176]	; (8001474 <MX_GPIO_Init+0xcc>)
 80013c2:	f043 0310 	orr.w	r3, r3, #16
 80013c6:	6193      	str	r3, [r2, #24]
 80013c8:	4b2a      	ldr	r3, [pc, #168]	; (8001474 <MX_GPIO_Init+0xcc>)
 80013ca:	699b      	ldr	r3, [r3, #24]
 80013cc:	f003 0310 	and.w	r3, r3, #16
 80013d0:	60fb      	str	r3, [r7, #12]
 80013d2:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80013d4:	4b27      	ldr	r3, [pc, #156]	; (8001474 <MX_GPIO_Init+0xcc>)
 80013d6:	699b      	ldr	r3, [r3, #24]
 80013d8:	4a26      	ldr	r2, [pc, #152]	; (8001474 <MX_GPIO_Init+0xcc>)
 80013da:	f043 0304 	orr.w	r3, r3, #4
 80013de:	6193      	str	r3, [r2, #24]
 80013e0:	4b24      	ldr	r3, [pc, #144]	; (8001474 <MX_GPIO_Init+0xcc>)
 80013e2:	699b      	ldr	r3, [r3, #24]
 80013e4:	f003 0304 	and.w	r3, r3, #4
 80013e8:	60bb      	str	r3, [r7, #8]
 80013ea:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80013ec:	4b21      	ldr	r3, [pc, #132]	; (8001474 <MX_GPIO_Init+0xcc>)
 80013ee:	699b      	ldr	r3, [r3, #24]
 80013f0:	4a20      	ldr	r2, [pc, #128]	; (8001474 <MX_GPIO_Init+0xcc>)
 80013f2:	f043 0308 	orr.w	r3, r3, #8
 80013f6:	6193      	str	r3, [r2, #24]
 80013f8:	4b1e      	ldr	r3, [pc, #120]	; (8001474 <MX_GPIO_Init+0xcc>)
 80013fa:	699b      	ldr	r3, [r3, #24]
 80013fc:	f003 0308 	and.w	r3, r3, #8
 8001400:	607b      	str	r3, [r7, #4]
 8001402:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8001404:	2200      	movs	r2, #0
 8001406:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800140a:	481b      	ldr	r0, [pc, #108]	; (8001478 <MX_GPIO_Init+0xd0>)
 800140c:	f000 fd79 	bl	8001f02 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, RESET_PIN_Pin|NSS_PIN_Pin, GPIO_PIN_RESET);
 8001410:	2200      	movs	r2, #0
 8001412:	2118      	movs	r1, #24
 8001414:	4819      	ldr	r0, [pc, #100]	; (800147c <MX_GPIO_Init+0xd4>)
 8001416:	f000 fd74 	bl	8001f02 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 800141a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800141e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001420:	2301      	movs	r3, #1
 8001422:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001424:	2300      	movs	r3, #0
 8001426:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001428:	2302      	movs	r3, #2
 800142a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 800142c:	f107 0310 	add.w	r3, r7, #16
 8001430:	4619      	mov	r1, r3
 8001432:	4811      	ldr	r0, [pc, #68]	; (8001478 <MX_GPIO_Init+0xd0>)
 8001434:	f000 fbca 	bl	8001bcc <HAL_GPIO_Init>

  /*Configure GPIO pin : DIO_PIN_Pin */
  GPIO_InitStruct.Pin = DIO_PIN_Pin;
 8001438:	2304      	movs	r3, #4
 800143a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800143c:	2300      	movs	r3, #0
 800143e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001440:	2300      	movs	r3, #0
 8001442:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(DIO_PIN_GPIO_Port, &GPIO_InitStruct);
 8001444:	f107 0310 	add.w	r3, r7, #16
 8001448:	4619      	mov	r1, r3
 800144a:	480c      	ldr	r0, [pc, #48]	; (800147c <MX_GPIO_Init+0xd4>)
 800144c:	f000 fbbe 	bl	8001bcc <HAL_GPIO_Init>

  /*Configure GPIO pins : RESET_PIN_Pin NSS_PIN_Pin */
  GPIO_InitStruct.Pin = RESET_PIN_Pin|NSS_PIN_Pin;
 8001450:	2318      	movs	r3, #24
 8001452:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001454:	2301      	movs	r3, #1
 8001456:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001458:	2300      	movs	r3, #0
 800145a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800145c:	2302      	movs	r3, #2
 800145e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001460:	f107 0310 	add.w	r3, r7, #16
 8001464:	4619      	mov	r1, r3
 8001466:	4805      	ldr	r0, [pc, #20]	; (800147c <MX_GPIO_Init+0xd4>)
 8001468:	f000 fbb0 	bl	8001bcc <HAL_GPIO_Init>

}
 800146c:	bf00      	nop
 800146e:	3720      	adds	r7, #32
 8001470:	46bd      	mov	sp, r7
 8001472:	bd80      	pop	{r7, pc}
 8001474:	40021000 	.word	0x40021000
 8001478:	40011000 	.word	0x40011000
 800147c:	40010800 	.word	0x40010800

08001480 <TransmitTaskInit>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_TransmitTaskInit */
void TransmitTaskInit(void const * argument)
{
 8001480:	b580      	push	{r7, lr}
 8001482:	b084      	sub	sp, #16
 8001484:	af00      	add	r7, sp, #0
 8001486:	6078      	str	r0, [r7, #4]
    while (1)
    {
        // Wait for packet ready
        if (osSemaphoreWait(dataReadyHandle, osWaitForever) != osOK)
 8001488:	4b17      	ldr	r3, [pc, #92]	; (80014e8 <TransmitTaskInit+0x68>)
 800148a:	681b      	ldr	r3, [r3, #0]
 800148c:	f04f 31ff 	mov.w	r1, #4294967295
 8001490:	4618      	mov	r0, r3
 8001492:	f002 fae9 	bl	8003a68 <osSemaphoreWait>
 8001496:	4603      	mov	r3, r0
 8001498:	2b00      	cmp	r3, #0
 800149a:	d123      	bne.n	80014e4 <TransmitTaskInit+0x64>
            continue;

        transmit_packet[0] = 0x01;
 800149c:	4b13      	ldr	r3, [pc, #76]	; (80014ec <TransmitTaskInit+0x6c>)
 800149e:	2201      	movs	r2, #1
 80014a0:	701a      	strb	r2, [r3, #0]
        for (int i=1;i<6;i++)
 80014a2:	2301      	movs	r3, #1
 80014a4:	60fb      	str	r3, [r7, #12]
 80014a6:	e00b      	b.n	80014c0 <TransmitTaskInit+0x40>
        {
        	transmit_packet[i] = connected_dev[i-1];
 80014a8:	68fb      	ldr	r3, [r7, #12]
 80014aa:	3b01      	subs	r3, #1
 80014ac:	4a10      	ldr	r2, [pc, #64]	; (80014f0 <TransmitTaskInit+0x70>)
 80014ae:	5cd1      	ldrb	r1, [r2, r3]
 80014b0:	4a0e      	ldr	r2, [pc, #56]	; (80014ec <TransmitTaskInit+0x6c>)
 80014b2:	68fb      	ldr	r3, [r7, #12]
 80014b4:	4413      	add	r3, r2
 80014b6:	460a      	mov	r2, r1
 80014b8:	701a      	strb	r2, [r3, #0]
        for (int i=1;i<6;i++)
 80014ba:	68fb      	ldr	r3, [r7, #12]
 80014bc:	3301      	adds	r3, #1
 80014be:	60fb      	str	r3, [r7, #12]
 80014c0:	68fb      	ldr	r3, [r7, #12]
 80014c2:	2b05      	cmp	r3, #5
 80014c4:	ddf0      	ble.n	80014a8 <TransmitTaskInit+0x28>
        }

        int ret = transmit_mode(transmit_packet, 6);
 80014c6:	2106      	movs	r1, #6
 80014c8:	4808      	ldr	r0, [pc, #32]	; (80014ec <TransmitTaskInit+0x6c>)
 80014ca:	f7ff fc5d 	bl	8000d88 <transmit_mode>
 80014ce:	60b8      	str	r0, [r7, #8]


        // Allow ReceiveTask to run next
        osSemaphoreRelease(dataReadyHandle);
 80014d0:	4b05      	ldr	r3, [pc, #20]	; (80014e8 <TransmitTaskInit+0x68>)
 80014d2:	681b      	ldr	r3, [r3, #0]
 80014d4:	4618      	mov	r0, r3
 80014d6:	f002 fb15 	bl	8003b04 <osSemaphoreRelease>
        osDelay(500);
 80014da:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80014de:	f002 fa7c 	bl	80039da <osDelay>
 80014e2:	e7d1      	b.n	8001488 <TransmitTaskInit+0x8>
            continue;
 80014e4:	bf00      	nop
    {
 80014e6:	e7cf      	b.n	8001488 <TransmitTaskInit+0x8>
 80014e8:	20001150 	.word	0x20001150
 80014ec:	200003a0 	.word	0x200003a0
 80014f0:	20000000 	.word	0x20000000

080014f4 <ReceiveTaskInit>:
}



void ReceiveTaskInit(void const * argument)
{
 80014f4:	b580      	push	{r7, lr}
 80014f6:	b084      	sub	sp, #16
 80014f8:	af00      	add	r7, sp, #0
 80014fa:	6078      	str	r0, [r7, #4]
    int ret;

    while (1)
    {
        if (osSemaphoreWait(dataReadyHandle, osWaitForever) != osOK)
 80014fc:	4b16      	ldr	r3, [pc, #88]	; (8001558 <ReceiveTaskInit+0x64>)
 80014fe:	681b      	ldr	r3, [r3, #0]
 8001500:	f04f 31ff 	mov.w	r1, #4294967295
 8001504:	4618      	mov	r0, r3
 8001506:	f002 faaf 	bl	8003a68 <osSemaphoreWait>
 800150a:	4603      	mov	r3, r0
 800150c:	2b00      	cmp	r3, #0
 800150e:	d120      	bne.n	8001552 <ReceiveTaskInit+0x5e>
            continue;

        ret = receive_mode(receive_packet, sizeof(receive_packet));
 8001510:	213c      	movs	r1, #60	; 0x3c
 8001512:	4812      	ldr	r0, [pc, #72]	; (800155c <ReceiveTaskInit+0x68>)
 8001514:	f7ff fc88 	bl	8000e28 <receive_mode>
 8001518:	60f8      	str	r0, [r7, #12]
        uart_printf("[RX] receive: %d\n", ret);
 800151a:	68f9      	ldr	r1, [r7, #12]
 800151c:	4810      	ldr	r0, [pc, #64]	; (8001560 <ReceiveTaskInit+0x6c>)
 800151e:	f7ff fbf1 	bl	8000d04 <uart_printf>

        if (ret > 0)
 8001522:	68fb      	ldr	r3, [r7, #12]
 8001524:	2b00      	cmp	r3, #0
 8001526:	dd05      	ble.n	8001534 <ReceiveTaskInit+0x40>
        {
            gateway_handle(receive_packet, ret);
 8001528:	68fb      	ldr	r3, [r7, #12]
 800152a:	4619      	mov	r1, r3
 800152c:	480b      	ldr	r0, [pc, #44]	; (800155c <ReceiveTaskInit+0x68>)
 800152e:	f7ff fcd3 	bl	8000ed8 <gateway_handle>
 8001532:	e002      	b.n	800153a <ReceiveTaskInit+0x46>

        }
        else
        {
            uart_printf("[RX] receive failed\n");
 8001534:	480b      	ldr	r0, [pc, #44]	; (8001564 <ReceiveTaskInit+0x70>)
 8001536:	f7ff fbe5 	bl	8000d04 <uart_printf>
        }
        gateway_timeout_check(600000);
 800153a:	480b      	ldr	r0, [pc, #44]	; (8001568 <ReceiveTaskInit+0x74>)
 800153c:	f7ff fd9c 	bl	8001078 <gateway_timeout_check>
        osSemaphoreRelease(dataReadyHandle);
 8001540:	4b05      	ldr	r3, [pc, #20]	; (8001558 <ReceiveTaskInit+0x64>)
 8001542:	681b      	ldr	r3, [r3, #0]
 8001544:	4618      	mov	r0, r3
 8001546:	f002 fadd 	bl	8003b04 <osSemaphoreRelease>
        osDelay(200);
 800154a:	20c8      	movs	r0, #200	; 0xc8
 800154c:	f002 fa45 	bl	80039da <osDelay>
 8001550:	e7d4      	b.n	80014fc <ReceiveTaskInit+0x8>
            continue;
 8001552:	bf00      	nop
        if (osSemaphoreWait(dataReadyHandle, osWaitForever) != osOK)
 8001554:	e7d2      	b.n	80014fc <ReceiveTaskInit+0x8>
 8001556:	bf00      	nop
 8001558:	20001150 	.word	0x20001150
 800155c:	20000350 	.word	0x20000350
 8001560:	08006b00 	.word	0x08006b00
 8001564:	08006b14 	.word	0x08006b14
 8001568:	000927c0 	.word	0x000927c0

0800156c <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800156c:	b580      	push	{r7, lr}
 800156e:	b082      	sub	sp, #8
 8001570:	af00      	add	r7, sp, #0
 8001572:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM4) {
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	681b      	ldr	r3, [r3, #0]
 8001578:	4a04      	ldr	r2, [pc, #16]	; (800158c <HAL_TIM_PeriodElapsedCallback+0x20>)
 800157a:	4293      	cmp	r3, r2
 800157c:	d101      	bne.n	8001582 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 800157e:	f000 fa05 	bl	800198c <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001582:	bf00      	nop
 8001584:	3708      	adds	r7, #8
 8001586:	46bd      	mov	sp, r7
 8001588:	bd80      	pop	{r7, pc}
 800158a:	bf00      	nop
 800158c:	40000800 	.word	0x40000800

08001590 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001590:	b480      	push	{r7}
 8001592:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001594:	b672      	cpsid	i
}
 8001596:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001598:	e7fe      	b.n	8001598 <Error_Handler+0x8>
	...

0800159c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800159c:	b580      	push	{r7, lr}
 800159e:	b084      	sub	sp, #16
 80015a0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80015a2:	4b18      	ldr	r3, [pc, #96]	; (8001604 <HAL_MspInit+0x68>)
 80015a4:	699b      	ldr	r3, [r3, #24]
 80015a6:	4a17      	ldr	r2, [pc, #92]	; (8001604 <HAL_MspInit+0x68>)
 80015a8:	f043 0301 	orr.w	r3, r3, #1
 80015ac:	6193      	str	r3, [r2, #24]
 80015ae:	4b15      	ldr	r3, [pc, #84]	; (8001604 <HAL_MspInit+0x68>)
 80015b0:	699b      	ldr	r3, [r3, #24]
 80015b2:	f003 0301 	and.w	r3, r3, #1
 80015b6:	60bb      	str	r3, [r7, #8]
 80015b8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80015ba:	4b12      	ldr	r3, [pc, #72]	; (8001604 <HAL_MspInit+0x68>)
 80015bc:	69db      	ldr	r3, [r3, #28]
 80015be:	4a11      	ldr	r2, [pc, #68]	; (8001604 <HAL_MspInit+0x68>)
 80015c0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80015c4:	61d3      	str	r3, [r2, #28]
 80015c6:	4b0f      	ldr	r3, [pc, #60]	; (8001604 <HAL_MspInit+0x68>)
 80015c8:	69db      	ldr	r3, [r3, #28]
 80015ca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80015ce:	607b      	str	r3, [r7, #4]
 80015d0:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80015d2:	2200      	movs	r2, #0
 80015d4:	210f      	movs	r1, #15
 80015d6:	f06f 0001 	mvn.w	r0, #1
 80015da:	f000 facc 	bl	8001b76 <HAL_NVIC_SetPriority>

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 80015de:	4b0a      	ldr	r3, [pc, #40]	; (8001608 <HAL_MspInit+0x6c>)
 80015e0:	685b      	ldr	r3, [r3, #4]
 80015e2:	60fb      	str	r3, [r7, #12]
 80015e4:	68fb      	ldr	r3, [r7, #12]
 80015e6:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80015ea:	60fb      	str	r3, [r7, #12]
 80015ec:	68fb      	ldr	r3, [r7, #12]
 80015ee:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80015f2:	60fb      	str	r3, [r7, #12]
 80015f4:	4a04      	ldr	r2, [pc, #16]	; (8001608 <HAL_MspInit+0x6c>)
 80015f6:	68fb      	ldr	r3, [r7, #12]
 80015f8:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80015fa:	bf00      	nop
 80015fc:	3710      	adds	r7, #16
 80015fe:	46bd      	mov	sp, r7
 8001600:	bd80      	pop	{r7, pc}
 8001602:	bf00      	nop
 8001604:	40021000 	.word	0x40021000
 8001608:	40010000 	.word	0x40010000

0800160c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800160c:	b580      	push	{r7, lr}
 800160e:	b088      	sub	sp, #32
 8001610:	af00      	add	r7, sp, #0
 8001612:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001614:	f107 0310 	add.w	r3, r7, #16
 8001618:	2200      	movs	r2, #0
 800161a:	601a      	str	r2, [r3, #0]
 800161c:	605a      	str	r2, [r3, #4]
 800161e:	609a      	str	r2, [r3, #8]
 8001620:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI1)
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	681b      	ldr	r3, [r3, #0]
 8001626:	4a1b      	ldr	r2, [pc, #108]	; (8001694 <HAL_SPI_MspInit+0x88>)
 8001628:	4293      	cmp	r3, r2
 800162a:	d12f      	bne.n	800168c <HAL_SPI_MspInit+0x80>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800162c:	4b1a      	ldr	r3, [pc, #104]	; (8001698 <HAL_SPI_MspInit+0x8c>)
 800162e:	699b      	ldr	r3, [r3, #24]
 8001630:	4a19      	ldr	r2, [pc, #100]	; (8001698 <HAL_SPI_MspInit+0x8c>)
 8001632:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001636:	6193      	str	r3, [r2, #24]
 8001638:	4b17      	ldr	r3, [pc, #92]	; (8001698 <HAL_SPI_MspInit+0x8c>)
 800163a:	699b      	ldr	r3, [r3, #24]
 800163c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001640:	60fb      	str	r3, [r7, #12]
 8001642:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001644:	4b14      	ldr	r3, [pc, #80]	; (8001698 <HAL_SPI_MspInit+0x8c>)
 8001646:	699b      	ldr	r3, [r3, #24]
 8001648:	4a13      	ldr	r2, [pc, #76]	; (8001698 <HAL_SPI_MspInit+0x8c>)
 800164a:	f043 0304 	orr.w	r3, r3, #4
 800164e:	6193      	str	r3, [r2, #24]
 8001650:	4b11      	ldr	r3, [pc, #68]	; (8001698 <HAL_SPI_MspInit+0x8c>)
 8001652:	699b      	ldr	r3, [r3, #24]
 8001654:	f003 0304 	and.w	r3, r3, #4
 8001658:	60bb      	str	r3, [r7, #8]
 800165a:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 800165c:	23a0      	movs	r3, #160	; 0xa0
 800165e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001660:	2302      	movs	r3, #2
 8001662:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001664:	2303      	movs	r3, #3
 8001666:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001668:	f107 0310 	add.w	r3, r7, #16
 800166c:	4619      	mov	r1, r3
 800166e:	480b      	ldr	r0, [pc, #44]	; (800169c <HAL_SPI_MspInit+0x90>)
 8001670:	f000 faac 	bl	8001bcc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001674:	2340      	movs	r3, #64	; 0x40
 8001676:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001678:	2300      	movs	r3, #0
 800167a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800167c:	2300      	movs	r3, #0
 800167e:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001680:	f107 0310 	add.w	r3, r7, #16
 8001684:	4619      	mov	r1, r3
 8001686:	4805      	ldr	r0, [pc, #20]	; (800169c <HAL_SPI_MspInit+0x90>)
 8001688:	f000 faa0 	bl	8001bcc <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 800168c:	bf00      	nop
 800168e:	3720      	adds	r7, #32
 8001690:	46bd      	mov	sp, r7
 8001692:	bd80      	pop	{r7, pc}
 8001694:	40013000 	.word	0x40013000
 8001698:	40021000 	.word	0x40021000
 800169c:	40010800 	.word	0x40010800

080016a0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80016a0:	b580      	push	{r7, lr}
 80016a2:	b08a      	sub	sp, #40	; 0x28
 80016a4:	af00      	add	r7, sp, #0
 80016a6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016a8:	f107 0318 	add.w	r3, r7, #24
 80016ac:	2200      	movs	r2, #0
 80016ae:	601a      	str	r2, [r3, #0]
 80016b0:	605a      	str	r2, [r3, #4]
 80016b2:	609a      	str	r2, [r3, #8]
 80016b4:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	681b      	ldr	r3, [r3, #0]
 80016ba:	4a38      	ldr	r2, [pc, #224]	; (800179c <HAL_UART_MspInit+0xfc>)
 80016bc:	4293      	cmp	r3, r2
 80016be:	d132      	bne.n	8001726 <HAL_UART_MspInit+0x86>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80016c0:	4b37      	ldr	r3, [pc, #220]	; (80017a0 <HAL_UART_MspInit+0x100>)
 80016c2:	699b      	ldr	r3, [r3, #24]
 80016c4:	4a36      	ldr	r2, [pc, #216]	; (80017a0 <HAL_UART_MspInit+0x100>)
 80016c6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80016ca:	6193      	str	r3, [r2, #24]
 80016cc:	4b34      	ldr	r3, [pc, #208]	; (80017a0 <HAL_UART_MspInit+0x100>)
 80016ce:	699b      	ldr	r3, [r3, #24]
 80016d0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80016d4:	617b      	str	r3, [r7, #20]
 80016d6:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80016d8:	4b31      	ldr	r3, [pc, #196]	; (80017a0 <HAL_UART_MspInit+0x100>)
 80016da:	699b      	ldr	r3, [r3, #24]
 80016dc:	4a30      	ldr	r2, [pc, #192]	; (80017a0 <HAL_UART_MspInit+0x100>)
 80016de:	f043 0304 	orr.w	r3, r3, #4
 80016e2:	6193      	str	r3, [r2, #24]
 80016e4:	4b2e      	ldr	r3, [pc, #184]	; (80017a0 <HAL_UART_MspInit+0x100>)
 80016e6:	699b      	ldr	r3, [r3, #24]
 80016e8:	f003 0304 	and.w	r3, r3, #4
 80016ec:	613b      	str	r3, [r7, #16]
 80016ee:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80016f0:	f44f 7300 	mov.w	r3, #512	; 0x200
 80016f4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016f6:	2302      	movs	r3, #2
 80016f8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80016fa:	2303      	movs	r3, #3
 80016fc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80016fe:	f107 0318 	add.w	r3, r7, #24
 8001702:	4619      	mov	r1, r3
 8001704:	4827      	ldr	r0, [pc, #156]	; (80017a4 <HAL_UART_MspInit+0x104>)
 8001706:	f000 fa61 	bl	8001bcc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800170a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800170e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001710:	2300      	movs	r3, #0
 8001712:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001714:	2300      	movs	r3, #0
 8001716:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001718:	f107 0318 	add.w	r3, r7, #24
 800171c:	4619      	mov	r1, r3
 800171e:	4821      	ldr	r0, [pc, #132]	; (80017a4 <HAL_UART_MspInit+0x104>)
 8001720:	f000 fa54 	bl	8001bcc <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8001724:	e036      	b.n	8001794 <HAL_UART_MspInit+0xf4>
  else if(huart->Instance==USART3)
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	681b      	ldr	r3, [r3, #0]
 800172a:	4a1f      	ldr	r2, [pc, #124]	; (80017a8 <HAL_UART_MspInit+0x108>)
 800172c:	4293      	cmp	r3, r2
 800172e:	d131      	bne.n	8001794 <HAL_UART_MspInit+0xf4>
    __HAL_RCC_USART3_CLK_ENABLE();
 8001730:	4b1b      	ldr	r3, [pc, #108]	; (80017a0 <HAL_UART_MspInit+0x100>)
 8001732:	69db      	ldr	r3, [r3, #28]
 8001734:	4a1a      	ldr	r2, [pc, #104]	; (80017a0 <HAL_UART_MspInit+0x100>)
 8001736:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800173a:	61d3      	str	r3, [r2, #28]
 800173c:	4b18      	ldr	r3, [pc, #96]	; (80017a0 <HAL_UART_MspInit+0x100>)
 800173e:	69db      	ldr	r3, [r3, #28]
 8001740:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001744:	60fb      	str	r3, [r7, #12]
 8001746:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001748:	4b15      	ldr	r3, [pc, #84]	; (80017a0 <HAL_UART_MspInit+0x100>)
 800174a:	699b      	ldr	r3, [r3, #24]
 800174c:	4a14      	ldr	r2, [pc, #80]	; (80017a0 <HAL_UART_MspInit+0x100>)
 800174e:	f043 0308 	orr.w	r3, r3, #8
 8001752:	6193      	str	r3, [r2, #24]
 8001754:	4b12      	ldr	r3, [pc, #72]	; (80017a0 <HAL_UART_MspInit+0x100>)
 8001756:	699b      	ldr	r3, [r3, #24]
 8001758:	f003 0308 	and.w	r3, r3, #8
 800175c:	60bb      	str	r3, [r7, #8]
 800175e:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001760:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001764:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001766:	2302      	movs	r3, #2
 8001768:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800176a:	2303      	movs	r3, #3
 800176c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800176e:	f107 0318 	add.w	r3, r7, #24
 8001772:	4619      	mov	r1, r3
 8001774:	480d      	ldr	r0, [pc, #52]	; (80017ac <HAL_UART_MspInit+0x10c>)
 8001776:	f000 fa29 	bl	8001bcc <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 800177a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800177e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001780:	2300      	movs	r3, #0
 8001782:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001784:	2300      	movs	r3, #0
 8001786:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001788:	f107 0318 	add.w	r3, r7, #24
 800178c:	4619      	mov	r1, r3
 800178e:	4807      	ldr	r0, [pc, #28]	; (80017ac <HAL_UART_MspInit+0x10c>)
 8001790:	f000 fa1c 	bl	8001bcc <HAL_GPIO_Init>
}
 8001794:	bf00      	nop
 8001796:	3728      	adds	r7, #40	; 0x28
 8001798:	46bd      	mov	sp, r7
 800179a:	bd80      	pop	{r7, pc}
 800179c:	40013800 	.word	0x40013800
 80017a0:	40021000 	.word	0x40021000
 80017a4:	40010800 	.word	0x40010800
 80017a8:	40004800 	.word	0x40004800
 80017ac:	40010c00 	.word	0x40010c00

080017b0 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80017b0:	b580      	push	{r7, lr}
 80017b2:	b08c      	sub	sp, #48	; 0x30
 80017b4:	af00      	add	r7, sp, #0
 80017b6:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 80017b8:	2300      	movs	r3, #0
 80017ba:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 80017bc:	2300      	movs	r3, #0
 80017be:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM4 IRQ priority */
  HAL_NVIC_SetPriority(TIM4_IRQn, TickPriority ,0);
 80017c0:	2200      	movs	r2, #0
 80017c2:	6879      	ldr	r1, [r7, #4]
 80017c4:	201e      	movs	r0, #30
 80017c6:	f000 f9d6 	bl	8001b76 <HAL_NVIC_SetPriority>

  /* Enable the TIM4 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM4_IRQn);
 80017ca:	201e      	movs	r0, #30
 80017cc:	f000 f9ef 	bl	8001bae <HAL_NVIC_EnableIRQ>

  /* Enable TIM4 clock */
  __HAL_RCC_TIM4_CLK_ENABLE();
 80017d0:	4b1e      	ldr	r3, [pc, #120]	; (800184c <HAL_InitTick+0x9c>)
 80017d2:	69db      	ldr	r3, [r3, #28]
 80017d4:	4a1d      	ldr	r2, [pc, #116]	; (800184c <HAL_InitTick+0x9c>)
 80017d6:	f043 0304 	orr.w	r3, r3, #4
 80017da:	61d3      	str	r3, [r2, #28]
 80017dc:	4b1b      	ldr	r3, [pc, #108]	; (800184c <HAL_InitTick+0x9c>)
 80017de:	69db      	ldr	r3, [r3, #28]
 80017e0:	f003 0304 	and.w	r3, r3, #4
 80017e4:	60fb      	str	r3, [r7, #12]
 80017e6:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80017e8:	f107 0210 	add.w	r2, r7, #16
 80017ec:	f107 0314 	add.w	r3, r7, #20
 80017f0:	4611      	mov	r1, r2
 80017f2:	4618      	mov	r0, r3
 80017f4:	f000 ff8e 	bl	8002714 <HAL_RCC_GetClockConfig>

  /* Compute TIM4 clock */
  uwTimclock = HAL_RCC_GetPCLK1Freq();
 80017f8:	f000 ff64 	bl	80026c4 <HAL_RCC_GetPCLK1Freq>
 80017fc:	62f8      	str	r0, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM4 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80017fe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001800:	4a13      	ldr	r2, [pc, #76]	; (8001850 <HAL_InitTick+0xa0>)
 8001802:	fba2 2303 	umull	r2, r3, r2, r3
 8001806:	0c9b      	lsrs	r3, r3, #18
 8001808:	3b01      	subs	r3, #1
 800180a:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM4 */
  htim4.Instance = TIM4;
 800180c:	4b11      	ldr	r3, [pc, #68]	; (8001854 <HAL_InitTick+0xa4>)
 800180e:	4a12      	ldr	r2, [pc, #72]	; (8001858 <HAL_InitTick+0xa8>)
 8001810:	601a      	str	r2, [r3, #0]
  + Period = [(TIM4CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim4.Init.Period = (1000000U / 1000U) - 1U;
 8001812:	4b10      	ldr	r3, [pc, #64]	; (8001854 <HAL_InitTick+0xa4>)
 8001814:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001818:	60da      	str	r2, [r3, #12]
  htim4.Init.Prescaler = uwPrescalerValue;
 800181a:	4a0e      	ldr	r2, [pc, #56]	; (8001854 <HAL_InitTick+0xa4>)
 800181c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800181e:	6053      	str	r3, [r2, #4]
  htim4.Init.ClockDivision = 0;
 8001820:	4b0c      	ldr	r3, [pc, #48]	; (8001854 <HAL_InitTick+0xa4>)
 8001822:	2200      	movs	r2, #0
 8001824:	611a      	str	r2, [r3, #16]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001826:	4b0b      	ldr	r3, [pc, #44]	; (8001854 <HAL_InitTick+0xa4>)
 8001828:	2200      	movs	r2, #0
 800182a:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim4) == HAL_OK)
 800182c:	4809      	ldr	r0, [pc, #36]	; (8001854 <HAL_InitTick+0xa4>)
 800182e:	f001 fbf6 	bl	800301e <HAL_TIM_Base_Init>
 8001832:	4603      	mov	r3, r0
 8001834:	2b00      	cmp	r3, #0
 8001836:	d104      	bne.n	8001842 <HAL_InitTick+0x92>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim4);
 8001838:	4806      	ldr	r0, [pc, #24]	; (8001854 <HAL_InitTick+0xa4>)
 800183a:	f001 fc49 	bl	80030d0 <HAL_TIM_Base_Start_IT>
 800183e:	4603      	mov	r3, r0
 8001840:	e000      	b.n	8001844 <HAL_InitTick+0x94>
  }

  /* Return function status */
  return HAL_ERROR;
 8001842:	2301      	movs	r3, #1
}
 8001844:	4618      	mov	r0, r3
 8001846:	3730      	adds	r7, #48	; 0x30
 8001848:	46bd      	mov	sp, r7
 800184a:	bd80      	pop	{r7, pc}
 800184c:	40021000 	.word	0x40021000
 8001850:	431bde83 	.word	0x431bde83
 8001854:	20001330 	.word	0x20001330
 8001858:	40000800 	.word	0x40000800

0800185c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800185c:	b480      	push	{r7}
 800185e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001860:	e7fe      	b.n	8001860 <NMI_Handler+0x4>

08001862 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001862:	b480      	push	{r7}
 8001864:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001866:	e7fe      	b.n	8001866 <HardFault_Handler+0x4>

08001868 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001868:	b480      	push	{r7}
 800186a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800186c:	e7fe      	b.n	800186c <MemManage_Handler+0x4>

0800186e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800186e:	b480      	push	{r7}
 8001870:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001872:	e7fe      	b.n	8001872 <BusFault_Handler+0x4>

08001874 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001874:	b480      	push	{r7}
 8001876:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001878:	e7fe      	b.n	8001878 <UsageFault_Handler+0x4>

0800187a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800187a:	b480      	push	{r7}
 800187c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800187e:	bf00      	nop
 8001880:	46bd      	mov	sp, r7
 8001882:	bc80      	pop	{r7}
 8001884:	4770      	bx	lr
	...

08001888 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8001888:	b580      	push	{r7, lr}
 800188a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 800188c:	4802      	ldr	r0, [pc, #8]	; (8001898 <TIM4_IRQHandler+0x10>)
 800188e:	f001 fc71 	bl	8003174 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8001892:	bf00      	nop
 8001894:	bd80      	pop	{r7, pc}
 8001896:	bf00      	nop
 8001898:	20001330 	.word	0x20001330

0800189c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800189c:	b580      	push	{r7, lr}
 800189e:	b086      	sub	sp, #24
 80018a0:	af00      	add	r7, sp, #0
 80018a2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80018a4:	4a14      	ldr	r2, [pc, #80]	; (80018f8 <_sbrk+0x5c>)
 80018a6:	4b15      	ldr	r3, [pc, #84]	; (80018fc <_sbrk+0x60>)
 80018a8:	1ad3      	subs	r3, r2, r3
 80018aa:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80018ac:	697b      	ldr	r3, [r7, #20]
 80018ae:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80018b0:	4b13      	ldr	r3, [pc, #76]	; (8001900 <_sbrk+0x64>)
 80018b2:	681b      	ldr	r3, [r3, #0]
 80018b4:	2b00      	cmp	r3, #0
 80018b6:	d102      	bne.n	80018be <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80018b8:	4b11      	ldr	r3, [pc, #68]	; (8001900 <_sbrk+0x64>)
 80018ba:	4a12      	ldr	r2, [pc, #72]	; (8001904 <_sbrk+0x68>)
 80018bc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80018be:	4b10      	ldr	r3, [pc, #64]	; (8001900 <_sbrk+0x64>)
 80018c0:	681a      	ldr	r2, [r3, #0]
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	4413      	add	r3, r2
 80018c6:	693a      	ldr	r2, [r7, #16]
 80018c8:	429a      	cmp	r2, r3
 80018ca:	d207      	bcs.n	80018dc <_sbrk+0x40>
  {
    errno = ENOMEM;
 80018cc:	f004 fb66 	bl	8005f9c <__errno>
 80018d0:	4603      	mov	r3, r0
 80018d2:	220c      	movs	r2, #12
 80018d4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80018d6:	f04f 33ff 	mov.w	r3, #4294967295
 80018da:	e009      	b.n	80018f0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80018dc:	4b08      	ldr	r3, [pc, #32]	; (8001900 <_sbrk+0x64>)
 80018de:	681b      	ldr	r3, [r3, #0]
 80018e0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80018e2:	4b07      	ldr	r3, [pc, #28]	; (8001900 <_sbrk+0x64>)
 80018e4:	681a      	ldr	r2, [r3, #0]
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	4413      	add	r3, r2
 80018ea:	4a05      	ldr	r2, [pc, #20]	; (8001900 <_sbrk+0x64>)
 80018ec:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80018ee:	68fb      	ldr	r3, [r7, #12]
}
 80018f0:	4618      	mov	r0, r3
 80018f2:	3718      	adds	r7, #24
 80018f4:	46bd      	mov	sp, r7
 80018f6:	bd80      	pop	{r7, pc}
 80018f8:	20005000 	.word	0x20005000
 80018fc:	00000400 	.word	0x00000400
 8001900:	200003a8 	.word	0x200003a8
 8001904:	20001390 	.word	0x20001390

08001908 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001908:	b480      	push	{r7}
 800190a:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800190c:	bf00      	nop
 800190e:	46bd      	mov	sp, r7
 8001910:	bc80      	pop	{r7}
 8001912:	4770      	bx	lr

08001914 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001914:	f7ff fff8 	bl	8001908 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001918:	480b      	ldr	r0, [pc, #44]	; (8001948 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800191a:	490c      	ldr	r1, [pc, #48]	; (800194c <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 800191c:	4a0c      	ldr	r2, [pc, #48]	; (8001950 <LoopFillZerobss+0x16>)
  movs r3, #0
 800191e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001920:	e002      	b.n	8001928 <LoopCopyDataInit>

08001922 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001922:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001924:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001926:	3304      	adds	r3, #4

08001928 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001928:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800192a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800192c:	d3f9      	bcc.n	8001922 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800192e:	4a09      	ldr	r2, [pc, #36]	; (8001954 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001930:	4c09      	ldr	r4, [pc, #36]	; (8001958 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001932:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001934:	e001      	b.n	800193a <LoopFillZerobss>

08001936 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001936:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001938:	3204      	adds	r2, #4

0800193a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800193a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800193c:	d3fb      	bcc.n	8001936 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800193e:	f004 fb33 	bl	8005fa8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001942:	f7ff fbd5 	bl	80010f0 <main>
  bx lr
 8001946:	4770      	bx	lr
  ldr r0, =_sdata
 8001948:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800194c:	2000007c 	.word	0x2000007c
  ldr r2, =_sidata
 8001950:	08006c24 	.word	0x08006c24
  ldr r2, =_sbss
 8001954:	20000080 	.word	0x20000080
  ldr r4, =_ebss
 8001958:	2000138c 	.word	0x2000138c

0800195c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800195c:	e7fe      	b.n	800195c <ADC1_2_IRQHandler>
	...

08001960 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001960:	b580      	push	{r7, lr}
 8001962:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001964:	4b08      	ldr	r3, [pc, #32]	; (8001988 <HAL_Init+0x28>)
 8001966:	681b      	ldr	r3, [r3, #0]
 8001968:	4a07      	ldr	r2, [pc, #28]	; (8001988 <HAL_Init+0x28>)
 800196a:	f043 0310 	orr.w	r3, r3, #16
 800196e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001970:	2003      	movs	r0, #3
 8001972:	f000 f8f5 	bl	8001b60 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001976:	200f      	movs	r0, #15
 8001978:	f7ff ff1a 	bl	80017b0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800197c:	f7ff fe0e 	bl	800159c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001980:	2300      	movs	r3, #0
}
 8001982:	4618      	mov	r0, r3
 8001984:	bd80      	pop	{r7, pc}
 8001986:	bf00      	nop
 8001988:	40022000 	.word	0x40022000

0800198c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800198c:	b480      	push	{r7}
 800198e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001990:	4b05      	ldr	r3, [pc, #20]	; (80019a8 <HAL_IncTick+0x1c>)
 8001992:	781b      	ldrb	r3, [r3, #0]
 8001994:	461a      	mov	r2, r3
 8001996:	4b05      	ldr	r3, [pc, #20]	; (80019ac <HAL_IncTick+0x20>)
 8001998:	681b      	ldr	r3, [r3, #0]
 800199a:	4413      	add	r3, r2
 800199c:	4a03      	ldr	r2, [pc, #12]	; (80019ac <HAL_IncTick+0x20>)
 800199e:	6013      	str	r3, [r2, #0]
}
 80019a0:	bf00      	nop
 80019a2:	46bd      	mov	sp, r7
 80019a4:	bc80      	pop	{r7}
 80019a6:	4770      	bx	lr
 80019a8:	20000010 	.word	0x20000010
 80019ac:	20001378 	.word	0x20001378

080019b0 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80019b0:	b480      	push	{r7}
 80019b2:	af00      	add	r7, sp, #0
  return uwTick;
 80019b4:	4b02      	ldr	r3, [pc, #8]	; (80019c0 <HAL_GetTick+0x10>)
 80019b6:	681b      	ldr	r3, [r3, #0]
}
 80019b8:	4618      	mov	r0, r3
 80019ba:	46bd      	mov	sp, r7
 80019bc:	bc80      	pop	{r7}
 80019be:	4770      	bx	lr
 80019c0:	20001378 	.word	0x20001378

080019c4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80019c4:	b580      	push	{r7, lr}
 80019c6:	b084      	sub	sp, #16
 80019c8:	af00      	add	r7, sp, #0
 80019ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80019cc:	f7ff fff0 	bl	80019b0 <HAL_GetTick>
 80019d0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80019d6:	68fb      	ldr	r3, [r7, #12]
 80019d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80019dc:	d005      	beq.n	80019ea <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80019de:	4b0a      	ldr	r3, [pc, #40]	; (8001a08 <HAL_Delay+0x44>)
 80019e0:	781b      	ldrb	r3, [r3, #0]
 80019e2:	461a      	mov	r2, r3
 80019e4:	68fb      	ldr	r3, [r7, #12]
 80019e6:	4413      	add	r3, r2
 80019e8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80019ea:	bf00      	nop
 80019ec:	f7ff ffe0 	bl	80019b0 <HAL_GetTick>
 80019f0:	4602      	mov	r2, r0
 80019f2:	68bb      	ldr	r3, [r7, #8]
 80019f4:	1ad3      	subs	r3, r2, r3
 80019f6:	68fa      	ldr	r2, [r7, #12]
 80019f8:	429a      	cmp	r2, r3
 80019fa:	d8f7      	bhi.n	80019ec <HAL_Delay+0x28>
  {
  }
}
 80019fc:	bf00      	nop
 80019fe:	bf00      	nop
 8001a00:	3710      	adds	r7, #16
 8001a02:	46bd      	mov	sp, r7
 8001a04:	bd80      	pop	{r7, pc}
 8001a06:	bf00      	nop
 8001a08:	20000010 	.word	0x20000010

08001a0c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001a0c:	b480      	push	{r7}
 8001a0e:	b085      	sub	sp, #20
 8001a10:	af00      	add	r7, sp, #0
 8001a12:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	f003 0307 	and.w	r3, r3, #7
 8001a1a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001a1c:	4b0c      	ldr	r3, [pc, #48]	; (8001a50 <__NVIC_SetPriorityGrouping+0x44>)
 8001a1e:	68db      	ldr	r3, [r3, #12]
 8001a20:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001a22:	68ba      	ldr	r2, [r7, #8]
 8001a24:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001a28:	4013      	ands	r3, r2
 8001a2a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001a2c:	68fb      	ldr	r3, [r7, #12]
 8001a2e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001a30:	68bb      	ldr	r3, [r7, #8]
 8001a32:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001a34:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001a38:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001a3c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001a3e:	4a04      	ldr	r2, [pc, #16]	; (8001a50 <__NVIC_SetPriorityGrouping+0x44>)
 8001a40:	68bb      	ldr	r3, [r7, #8]
 8001a42:	60d3      	str	r3, [r2, #12]
}
 8001a44:	bf00      	nop
 8001a46:	3714      	adds	r7, #20
 8001a48:	46bd      	mov	sp, r7
 8001a4a:	bc80      	pop	{r7}
 8001a4c:	4770      	bx	lr
 8001a4e:	bf00      	nop
 8001a50:	e000ed00 	.word	0xe000ed00

08001a54 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001a54:	b480      	push	{r7}
 8001a56:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001a58:	4b04      	ldr	r3, [pc, #16]	; (8001a6c <__NVIC_GetPriorityGrouping+0x18>)
 8001a5a:	68db      	ldr	r3, [r3, #12]
 8001a5c:	0a1b      	lsrs	r3, r3, #8
 8001a5e:	f003 0307 	and.w	r3, r3, #7
}
 8001a62:	4618      	mov	r0, r3
 8001a64:	46bd      	mov	sp, r7
 8001a66:	bc80      	pop	{r7}
 8001a68:	4770      	bx	lr
 8001a6a:	bf00      	nop
 8001a6c:	e000ed00 	.word	0xe000ed00

08001a70 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001a70:	b480      	push	{r7}
 8001a72:	b083      	sub	sp, #12
 8001a74:	af00      	add	r7, sp, #0
 8001a76:	4603      	mov	r3, r0
 8001a78:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001a7a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a7e:	2b00      	cmp	r3, #0
 8001a80:	db0b      	blt.n	8001a9a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001a82:	79fb      	ldrb	r3, [r7, #7]
 8001a84:	f003 021f 	and.w	r2, r3, #31
 8001a88:	4906      	ldr	r1, [pc, #24]	; (8001aa4 <__NVIC_EnableIRQ+0x34>)
 8001a8a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a8e:	095b      	lsrs	r3, r3, #5
 8001a90:	2001      	movs	r0, #1
 8001a92:	fa00 f202 	lsl.w	r2, r0, r2
 8001a96:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001a9a:	bf00      	nop
 8001a9c:	370c      	adds	r7, #12
 8001a9e:	46bd      	mov	sp, r7
 8001aa0:	bc80      	pop	{r7}
 8001aa2:	4770      	bx	lr
 8001aa4:	e000e100 	.word	0xe000e100

08001aa8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001aa8:	b480      	push	{r7}
 8001aaa:	b083      	sub	sp, #12
 8001aac:	af00      	add	r7, sp, #0
 8001aae:	4603      	mov	r3, r0
 8001ab0:	6039      	str	r1, [r7, #0]
 8001ab2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001ab4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ab8:	2b00      	cmp	r3, #0
 8001aba:	db0a      	blt.n	8001ad2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001abc:	683b      	ldr	r3, [r7, #0]
 8001abe:	b2da      	uxtb	r2, r3
 8001ac0:	490c      	ldr	r1, [pc, #48]	; (8001af4 <__NVIC_SetPriority+0x4c>)
 8001ac2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ac6:	0112      	lsls	r2, r2, #4
 8001ac8:	b2d2      	uxtb	r2, r2
 8001aca:	440b      	add	r3, r1
 8001acc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001ad0:	e00a      	b.n	8001ae8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001ad2:	683b      	ldr	r3, [r7, #0]
 8001ad4:	b2da      	uxtb	r2, r3
 8001ad6:	4908      	ldr	r1, [pc, #32]	; (8001af8 <__NVIC_SetPriority+0x50>)
 8001ad8:	79fb      	ldrb	r3, [r7, #7]
 8001ada:	f003 030f 	and.w	r3, r3, #15
 8001ade:	3b04      	subs	r3, #4
 8001ae0:	0112      	lsls	r2, r2, #4
 8001ae2:	b2d2      	uxtb	r2, r2
 8001ae4:	440b      	add	r3, r1
 8001ae6:	761a      	strb	r2, [r3, #24]
}
 8001ae8:	bf00      	nop
 8001aea:	370c      	adds	r7, #12
 8001aec:	46bd      	mov	sp, r7
 8001aee:	bc80      	pop	{r7}
 8001af0:	4770      	bx	lr
 8001af2:	bf00      	nop
 8001af4:	e000e100 	.word	0xe000e100
 8001af8:	e000ed00 	.word	0xe000ed00

08001afc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001afc:	b480      	push	{r7}
 8001afe:	b089      	sub	sp, #36	; 0x24
 8001b00:	af00      	add	r7, sp, #0
 8001b02:	60f8      	str	r0, [r7, #12]
 8001b04:	60b9      	str	r1, [r7, #8]
 8001b06:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001b08:	68fb      	ldr	r3, [r7, #12]
 8001b0a:	f003 0307 	and.w	r3, r3, #7
 8001b0e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001b10:	69fb      	ldr	r3, [r7, #28]
 8001b12:	f1c3 0307 	rsb	r3, r3, #7
 8001b16:	2b04      	cmp	r3, #4
 8001b18:	bf28      	it	cs
 8001b1a:	2304      	movcs	r3, #4
 8001b1c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001b1e:	69fb      	ldr	r3, [r7, #28]
 8001b20:	3304      	adds	r3, #4
 8001b22:	2b06      	cmp	r3, #6
 8001b24:	d902      	bls.n	8001b2c <NVIC_EncodePriority+0x30>
 8001b26:	69fb      	ldr	r3, [r7, #28]
 8001b28:	3b03      	subs	r3, #3
 8001b2a:	e000      	b.n	8001b2e <NVIC_EncodePriority+0x32>
 8001b2c:	2300      	movs	r3, #0
 8001b2e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001b30:	f04f 32ff 	mov.w	r2, #4294967295
 8001b34:	69bb      	ldr	r3, [r7, #24]
 8001b36:	fa02 f303 	lsl.w	r3, r2, r3
 8001b3a:	43da      	mvns	r2, r3
 8001b3c:	68bb      	ldr	r3, [r7, #8]
 8001b3e:	401a      	ands	r2, r3
 8001b40:	697b      	ldr	r3, [r7, #20]
 8001b42:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001b44:	f04f 31ff 	mov.w	r1, #4294967295
 8001b48:	697b      	ldr	r3, [r7, #20]
 8001b4a:	fa01 f303 	lsl.w	r3, r1, r3
 8001b4e:	43d9      	mvns	r1, r3
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001b54:	4313      	orrs	r3, r2
         );
}
 8001b56:	4618      	mov	r0, r3
 8001b58:	3724      	adds	r7, #36	; 0x24
 8001b5a:	46bd      	mov	sp, r7
 8001b5c:	bc80      	pop	{r7}
 8001b5e:	4770      	bx	lr

08001b60 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001b60:	b580      	push	{r7, lr}
 8001b62:	b082      	sub	sp, #8
 8001b64:	af00      	add	r7, sp, #0
 8001b66:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001b68:	6878      	ldr	r0, [r7, #4]
 8001b6a:	f7ff ff4f 	bl	8001a0c <__NVIC_SetPriorityGrouping>
}
 8001b6e:	bf00      	nop
 8001b70:	3708      	adds	r7, #8
 8001b72:	46bd      	mov	sp, r7
 8001b74:	bd80      	pop	{r7, pc}

08001b76 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001b76:	b580      	push	{r7, lr}
 8001b78:	b086      	sub	sp, #24
 8001b7a:	af00      	add	r7, sp, #0
 8001b7c:	4603      	mov	r3, r0
 8001b7e:	60b9      	str	r1, [r7, #8]
 8001b80:	607a      	str	r2, [r7, #4]
 8001b82:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001b84:	2300      	movs	r3, #0
 8001b86:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001b88:	f7ff ff64 	bl	8001a54 <__NVIC_GetPriorityGrouping>
 8001b8c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001b8e:	687a      	ldr	r2, [r7, #4]
 8001b90:	68b9      	ldr	r1, [r7, #8]
 8001b92:	6978      	ldr	r0, [r7, #20]
 8001b94:	f7ff ffb2 	bl	8001afc <NVIC_EncodePriority>
 8001b98:	4602      	mov	r2, r0
 8001b9a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001b9e:	4611      	mov	r1, r2
 8001ba0:	4618      	mov	r0, r3
 8001ba2:	f7ff ff81 	bl	8001aa8 <__NVIC_SetPriority>
}
 8001ba6:	bf00      	nop
 8001ba8:	3718      	adds	r7, #24
 8001baa:	46bd      	mov	sp, r7
 8001bac:	bd80      	pop	{r7, pc}

08001bae <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001bae:	b580      	push	{r7, lr}
 8001bb0:	b082      	sub	sp, #8
 8001bb2:	af00      	add	r7, sp, #0
 8001bb4:	4603      	mov	r3, r0
 8001bb6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001bb8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001bbc:	4618      	mov	r0, r3
 8001bbe:	f7ff ff57 	bl	8001a70 <__NVIC_EnableIRQ>
}
 8001bc2:	bf00      	nop
 8001bc4:	3708      	adds	r7, #8
 8001bc6:	46bd      	mov	sp, r7
 8001bc8:	bd80      	pop	{r7, pc}
	...

08001bcc <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001bcc:	b480      	push	{r7}
 8001bce:	b08b      	sub	sp, #44	; 0x2c
 8001bd0:	af00      	add	r7, sp, #0
 8001bd2:	6078      	str	r0, [r7, #4]
 8001bd4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001bd6:	2300      	movs	r3, #0
 8001bd8:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001bda:	2300      	movs	r3, #0
 8001bdc:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001bde:	e169      	b.n	8001eb4 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001be0:	2201      	movs	r2, #1
 8001be2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001be4:	fa02 f303 	lsl.w	r3, r2, r3
 8001be8:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001bea:	683b      	ldr	r3, [r7, #0]
 8001bec:	681b      	ldr	r3, [r3, #0]
 8001bee:	69fa      	ldr	r2, [r7, #28]
 8001bf0:	4013      	ands	r3, r2
 8001bf2:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001bf4:	69ba      	ldr	r2, [r7, #24]
 8001bf6:	69fb      	ldr	r3, [r7, #28]
 8001bf8:	429a      	cmp	r2, r3
 8001bfa:	f040 8158 	bne.w	8001eae <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001bfe:	683b      	ldr	r3, [r7, #0]
 8001c00:	685b      	ldr	r3, [r3, #4]
 8001c02:	4a9a      	ldr	r2, [pc, #616]	; (8001e6c <HAL_GPIO_Init+0x2a0>)
 8001c04:	4293      	cmp	r3, r2
 8001c06:	d05e      	beq.n	8001cc6 <HAL_GPIO_Init+0xfa>
 8001c08:	4a98      	ldr	r2, [pc, #608]	; (8001e6c <HAL_GPIO_Init+0x2a0>)
 8001c0a:	4293      	cmp	r3, r2
 8001c0c:	d875      	bhi.n	8001cfa <HAL_GPIO_Init+0x12e>
 8001c0e:	4a98      	ldr	r2, [pc, #608]	; (8001e70 <HAL_GPIO_Init+0x2a4>)
 8001c10:	4293      	cmp	r3, r2
 8001c12:	d058      	beq.n	8001cc6 <HAL_GPIO_Init+0xfa>
 8001c14:	4a96      	ldr	r2, [pc, #600]	; (8001e70 <HAL_GPIO_Init+0x2a4>)
 8001c16:	4293      	cmp	r3, r2
 8001c18:	d86f      	bhi.n	8001cfa <HAL_GPIO_Init+0x12e>
 8001c1a:	4a96      	ldr	r2, [pc, #600]	; (8001e74 <HAL_GPIO_Init+0x2a8>)
 8001c1c:	4293      	cmp	r3, r2
 8001c1e:	d052      	beq.n	8001cc6 <HAL_GPIO_Init+0xfa>
 8001c20:	4a94      	ldr	r2, [pc, #592]	; (8001e74 <HAL_GPIO_Init+0x2a8>)
 8001c22:	4293      	cmp	r3, r2
 8001c24:	d869      	bhi.n	8001cfa <HAL_GPIO_Init+0x12e>
 8001c26:	4a94      	ldr	r2, [pc, #592]	; (8001e78 <HAL_GPIO_Init+0x2ac>)
 8001c28:	4293      	cmp	r3, r2
 8001c2a:	d04c      	beq.n	8001cc6 <HAL_GPIO_Init+0xfa>
 8001c2c:	4a92      	ldr	r2, [pc, #584]	; (8001e78 <HAL_GPIO_Init+0x2ac>)
 8001c2e:	4293      	cmp	r3, r2
 8001c30:	d863      	bhi.n	8001cfa <HAL_GPIO_Init+0x12e>
 8001c32:	4a92      	ldr	r2, [pc, #584]	; (8001e7c <HAL_GPIO_Init+0x2b0>)
 8001c34:	4293      	cmp	r3, r2
 8001c36:	d046      	beq.n	8001cc6 <HAL_GPIO_Init+0xfa>
 8001c38:	4a90      	ldr	r2, [pc, #576]	; (8001e7c <HAL_GPIO_Init+0x2b0>)
 8001c3a:	4293      	cmp	r3, r2
 8001c3c:	d85d      	bhi.n	8001cfa <HAL_GPIO_Init+0x12e>
 8001c3e:	2b12      	cmp	r3, #18
 8001c40:	d82a      	bhi.n	8001c98 <HAL_GPIO_Init+0xcc>
 8001c42:	2b12      	cmp	r3, #18
 8001c44:	d859      	bhi.n	8001cfa <HAL_GPIO_Init+0x12e>
 8001c46:	a201      	add	r2, pc, #4	; (adr r2, 8001c4c <HAL_GPIO_Init+0x80>)
 8001c48:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001c4c:	08001cc7 	.word	0x08001cc7
 8001c50:	08001ca1 	.word	0x08001ca1
 8001c54:	08001cb3 	.word	0x08001cb3
 8001c58:	08001cf5 	.word	0x08001cf5
 8001c5c:	08001cfb 	.word	0x08001cfb
 8001c60:	08001cfb 	.word	0x08001cfb
 8001c64:	08001cfb 	.word	0x08001cfb
 8001c68:	08001cfb 	.word	0x08001cfb
 8001c6c:	08001cfb 	.word	0x08001cfb
 8001c70:	08001cfb 	.word	0x08001cfb
 8001c74:	08001cfb 	.word	0x08001cfb
 8001c78:	08001cfb 	.word	0x08001cfb
 8001c7c:	08001cfb 	.word	0x08001cfb
 8001c80:	08001cfb 	.word	0x08001cfb
 8001c84:	08001cfb 	.word	0x08001cfb
 8001c88:	08001cfb 	.word	0x08001cfb
 8001c8c:	08001cfb 	.word	0x08001cfb
 8001c90:	08001ca9 	.word	0x08001ca9
 8001c94:	08001cbd 	.word	0x08001cbd
 8001c98:	4a79      	ldr	r2, [pc, #484]	; (8001e80 <HAL_GPIO_Init+0x2b4>)
 8001c9a:	4293      	cmp	r3, r2
 8001c9c:	d013      	beq.n	8001cc6 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001c9e:	e02c      	b.n	8001cfa <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001ca0:	683b      	ldr	r3, [r7, #0]
 8001ca2:	68db      	ldr	r3, [r3, #12]
 8001ca4:	623b      	str	r3, [r7, #32]
          break;
 8001ca6:	e029      	b.n	8001cfc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001ca8:	683b      	ldr	r3, [r7, #0]
 8001caa:	68db      	ldr	r3, [r3, #12]
 8001cac:	3304      	adds	r3, #4
 8001cae:	623b      	str	r3, [r7, #32]
          break;
 8001cb0:	e024      	b.n	8001cfc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001cb2:	683b      	ldr	r3, [r7, #0]
 8001cb4:	68db      	ldr	r3, [r3, #12]
 8001cb6:	3308      	adds	r3, #8
 8001cb8:	623b      	str	r3, [r7, #32]
          break;
 8001cba:	e01f      	b.n	8001cfc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001cbc:	683b      	ldr	r3, [r7, #0]
 8001cbe:	68db      	ldr	r3, [r3, #12]
 8001cc0:	330c      	adds	r3, #12
 8001cc2:	623b      	str	r3, [r7, #32]
          break;
 8001cc4:	e01a      	b.n	8001cfc <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001cc6:	683b      	ldr	r3, [r7, #0]
 8001cc8:	689b      	ldr	r3, [r3, #8]
 8001cca:	2b00      	cmp	r3, #0
 8001ccc:	d102      	bne.n	8001cd4 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001cce:	2304      	movs	r3, #4
 8001cd0:	623b      	str	r3, [r7, #32]
          break;
 8001cd2:	e013      	b.n	8001cfc <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001cd4:	683b      	ldr	r3, [r7, #0]
 8001cd6:	689b      	ldr	r3, [r3, #8]
 8001cd8:	2b01      	cmp	r3, #1
 8001cda:	d105      	bne.n	8001ce8 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001cdc:	2308      	movs	r3, #8
 8001cde:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	69fa      	ldr	r2, [r7, #28]
 8001ce4:	611a      	str	r2, [r3, #16]
          break;
 8001ce6:	e009      	b.n	8001cfc <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001ce8:	2308      	movs	r3, #8
 8001cea:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	69fa      	ldr	r2, [r7, #28]
 8001cf0:	615a      	str	r2, [r3, #20]
          break;
 8001cf2:	e003      	b.n	8001cfc <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001cf4:	2300      	movs	r3, #0
 8001cf6:	623b      	str	r3, [r7, #32]
          break;
 8001cf8:	e000      	b.n	8001cfc <HAL_GPIO_Init+0x130>
          break;
 8001cfa:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001cfc:	69bb      	ldr	r3, [r7, #24]
 8001cfe:	2bff      	cmp	r3, #255	; 0xff
 8001d00:	d801      	bhi.n	8001d06 <HAL_GPIO_Init+0x13a>
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	e001      	b.n	8001d0a <HAL_GPIO_Init+0x13e>
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	3304      	adds	r3, #4
 8001d0a:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001d0c:	69bb      	ldr	r3, [r7, #24]
 8001d0e:	2bff      	cmp	r3, #255	; 0xff
 8001d10:	d802      	bhi.n	8001d18 <HAL_GPIO_Init+0x14c>
 8001d12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d14:	009b      	lsls	r3, r3, #2
 8001d16:	e002      	b.n	8001d1e <HAL_GPIO_Init+0x152>
 8001d18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d1a:	3b08      	subs	r3, #8
 8001d1c:	009b      	lsls	r3, r3, #2
 8001d1e:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001d20:	697b      	ldr	r3, [r7, #20]
 8001d22:	681a      	ldr	r2, [r3, #0]
 8001d24:	210f      	movs	r1, #15
 8001d26:	693b      	ldr	r3, [r7, #16]
 8001d28:	fa01 f303 	lsl.w	r3, r1, r3
 8001d2c:	43db      	mvns	r3, r3
 8001d2e:	401a      	ands	r2, r3
 8001d30:	6a39      	ldr	r1, [r7, #32]
 8001d32:	693b      	ldr	r3, [r7, #16]
 8001d34:	fa01 f303 	lsl.w	r3, r1, r3
 8001d38:	431a      	orrs	r2, r3
 8001d3a:	697b      	ldr	r3, [r7, #20]
 8001d3c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001d3e:	683b      	ldr	r3, [r7, #0]
 8001d40:	685b      	ldr	r3, [r3, #4]
 8001d42:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001d46:	2b00      	cmp	r3, #0
 8001d48:	f000 80b1 	beq.w	8001eae <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001d4c:	4b4d      	ldr	r3, [pc, #308]	; (8001e84 <HAL_GPIO_Init+0x2b8>)
 8001d4e:	699b      	ldr	r3, [r3, #24]
 8001d50:	4a4c      	ldr	r2, [pc, #304]	; (8001e84 <HAL_GPIO_Init+0x2b8>)
 8001d52:	f043 0301 	orr.w	r3, r3, #1
 8001d56:	6193      	str	r3, [r2, #24]
 8001d58:	4b4a      	ldr	r3, [pc, #296]	; (8001e84 <HAL_GPIO_Init+0x2b8>)
 8001d5a:	699b      	ldr	r3, [r3, #24]
 8001d5c:	f003 0301 	and.w	r3, r3, #1
 8001d60:	60bb      	str	r3, [r7, #8]
 8001d62:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001d64:	4a48      	ldr	r2, [pc, #288]	; (8001e88 <HAL_GPIO_Init+0x2bc>)
 8001d66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d68:	089b      	lsrs	r3, r3, #2
 8001d6a:	3302      	adds	r3, #2
 8001d6c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001d70:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001d72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d74:	f003 0303 	and.w	r3, r3, #3
 8001d78:	009b      	lsls	r3, r3, #2
 8001d7a:	220f      	movs	r2, #15
 8001d7c:	fa02 f303 	lsl.w	r3, r2, r3
 8001d80:	43db      	mvns	r3, r3
 8001d82:	68fa      	ldr	r2, [r7, #12]
 8001d84:	4013      	ands	r3, r2
 8001d86:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	4a40      	ldr	r2, [pc, #256]	; (8001e8c <HAL_GPIO_Init+0x2c0>)
 8001d8c:	4293      	cmp	r3, r2
 8001d8e:	d013      	beq.n	8001db8 <HAL_GPIO_Init+0x1ec>
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	4a3f      	ldr	r2, [pc, #252]	; (8001e90 <HAL_GPIO_Init+0x2c4>)
 8001d94:	4293      	cmp	r3, r2
 8001d96:	d00d      	beq.n	8001db4 <HAL_GPIO_Init+0x1e8>
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	4a3e      	ldr	r2, [pc, #248]	; (8001e94 <HAL_GPIO_Init+0x2c8>)
 8001d9c:	4293      	cmp	r3, r2
 8001d9e:	d007      	beq.n	8001db0 <HAL_GPIO_Init+0x1e4>
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	4a3d      	ldr	r2, [pc, #244]	; (8001e98 <HAL_GPIO_Init+0x2cc>)
 8001da4:	4293      	cmp	r3, r2
 8001da6:	d101      	bne.n	8001dac <HAL_GPIO_Init+0x1e0>
 8001da8:	2303      	movs	r3, #3
 8001daa:	e006      	b.n	8001dba <HAL_GPIO_Init+0x1ee>
 8001dac:	2304      	movs	r3, #4
 8001dae:	e004      	b.n	8001dba <HAL_GPIO_Init+0x1ee>
 8001db0:	2302      	movs	r3, #2
 8001db2:	e002      	b.n	8001dba <HAL_GPIO_Init+0x1ee>
 8001db4:	2301      	movs	r3, #1
 8001db6:	e000      	b.n	8001dba <HAL_GPIO_Init+0x1ee>
 8001db8:	2300      	movs	r3, #0
 8001dba:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001dbc:	f002 0203 	and.w	r2, r2, #3
 8001dc0:	0092      	lsls	r2, r2, #2
 8001dc2:	4093      	lsls	r3, r2
 8001dc4:	68fa      	ldr	r2, [r7, #12]
 8001dc6:	4313      	orrs	r3, r2
 8001dc8:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001dca:	492f      	ldr	r1, [pc, #188]	; (8001e88 <HAL_GPIO_Init+0x2bc>)
 8001dcc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001dce:	089b      	lsrs	r3, r3, #2
 8001dd0:	3302      	adds	r3, #2
 8001dd2:	68fa      	ldr	r2, [r7, #12]
 8001dd4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001dd8:	683b      	ldr	r3, [r7, #0]
 8001dda:	685b      	ldr	r3, [r3, #4]
 8001ddc:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001de0:	2b00      	cmp	r3, #0
 8001de2:	d006      	beq.n	8001df2 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001de4:	4b2d      	ldr	r3, [pc, #180]	; (8001e9c <HAL_GPIO_Init+0x2d0>)
 8001de6:	689a      	ldr	r2, [r3, #8]
 8001de8:	492c      	ldr	r1, [pc, #176]	; (8001e9c <HAL_GPIO_Init+0x2d0>)
 8001dea:	69bb      	ldr	r3, [r7, #24]
 8001dec:	4313      	orrs	r3, r2
 8001dee:	608b      	str	r3, [r1, #8]
 8001df0:	e006      	b.n	8001e00 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001df2:	4b2a      	ldr	r3, [pc, #168]	; (8001e9c <HAL_GPIO_Init+0x2d0>)
 8001df4:	689a      	ldr	r2, [r3, #8]
 8001df6:	69bb      	ldr	r3, [r7, #24]
 8001df8:	43db      	mvns	r3, r3
 8001dfa:	4928      	ldr	r1, [pc, #160]	; (8001e9c <HAL_GPIO_Init+0x2d0>)
 8001dfc:	4013      	ands	r3, r2
 8001dfe:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001e00:	683b      	ldr	r3, [r7, #0]
 8001e02:	685b      	ldr	r3, [r3, #4]
 8001e04:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001e08:	2b00      	cmp	r3, #0
 8001e0a:	d006      	beq.n	8001e1a <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001e0c:	4b23      	ldr	r3, [pc, #140]	; (8001e9c <HAL_GPIO_Init+0x2d0>)
 8001e0e:	68da      	ldr	r2, [r3, #12]
 8001e10:	4922      	ldr	r1, [pc, #136]	; (8001e9c <HAL_GPIO_Init+0x2d0>)
 8001e12:	69bb      	ldr	r3, [r7, #24]
 8001e14:	4313      	orrs	r3, r2
 8001e16:	60cb      	str	r3, [r1, #12]
 8001e18:	e006      	b.n	8001e28 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001e1a:	4b20      	ldr	r3, [pc, #128]	; (8001e9c <HAL_GPIO_Init+0x2d0>)
 8001e1c:	68da      	ldr	r2, [r3, #12]
 8001e1e:	69bb      	ldr	r3, [r7, #24]
 8001e20:	43db      	mvns	r3, r3
 8001e22:	491e      	ldr	r1, [pc, #120]	; (8001e9c <HAL_GPIO_Init+0x2d0>)
 8001e24:	4013      	ands	r3, r2
 8001e26:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001e28:	683b      	ldr	r3, [r7, #0]
 8001e2a:	685b      	ldr	r3, [r3, #4]
 8001e2c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001e30:	2b00      	cmp	r3, #0
 8001e32:	d006      	beq.n	8001e42 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001e34:	4b19      	ldr	r3, [pc, #100]	; (8001e9c <HAL_GPIO_Init+0x2d0>)
 8001e36:	685a      	ldr	r2, [r3, #4]
 8001e38:	4918      	ldr	r1, [pc, #96]	; (8001e9c <HAL_GPIO_Init+0x2d0>)
 8001e3a:	69bb      	ldr	r3, [r7, #24]
 8001e3c:	4313      	orrs	r3, r2
 8001e3e:	604b      	str	r3, [r1, #4]
 8001e40:	e006      	b.n	8001e50 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001e42:	4b16      	ldr	r3, [pc, #88]	; (8001e9c <HAL_GPIO_Init+0x2d0>)
 8001e44:	685a      	ldr	r2, [r3, #4]
 8001e46:	69bb      	ldr	r3, [r7, #24]
 8001e48:	43db      	mvns	r3, r3
 8001e4a:	4914      	ldr	r1, [pc, #80]	; (8001e9c <HAL_GPIO_Init+0x2d0>)
 8001e4c:	4013      	ands	r3, r2
 8001e4e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001e50:	683b      	ldr	r3, [r7, #0]
 8001e52:	685b      	ldr	r3, [r3, #4]
 8001e54:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001e58:	2b00      	cmp	r3, #0
 8001e5a:	d021      	beq.n	8001ea0 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001e5c:	4b0f      	ldr	r3, [pc, #60]	; (8001e9c <HAL_GPIO_Init+0x2d0>)
 8001e5e:	681a      	ldr	r2, [r3, #0]
 8001e60:	490e      	ldr	r1, [pc, #56]	; (8001e9c <HAL_GPIO_Init+0x2d0>)
 8001e62:	69bb      	ldr	r3, [r7, #24]
 8001e64:	4313      	orrs	r3, r2
 8001e66:	600b      	str	r3, [r1, #0]
 8001e68:	e021      	b.n	8001eae <HAL_GPIO_Init+0x2e2>
 8001e6a:	bf00      	nop
 8001e6c:	10320000 	.word	0x10320000
 8001e70:	10310000 	.word	0x10310000
 8001e74:	10220000 	.word	0x10220000
 8001e78:	10210000 	.word	0x10210000
 8001e7c:	10120000 	.word	0x10120000
 8001e80:	10110000 	.word	0x10110000
 8001e84:	40021000 	.word	0x40021000
 8001e88:	40010000 	.word	0x40010000
 8001e8c:	40010800 	.word	0x40010800
 8001e90:	40010c00 	.word	0x40010c00
 8001e94:	40011000 	.word	0x40011000
 8001e98:	40011400 	.word	0x40011400
 8001e9c:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001ea0:	4b0b      	ldr	r3, [pc, #44]	; (8001ed0 <HAL_GPIO_Init+0x304>)
 8001ea2:	681a      	ldr	r2, [r3, #0]
 8001ea4:	69bb      	ldr	r3, [r7, #24]
 8001ea6:	43db      	mvns	r3, r3
 8001ea8:	4909      	ldr	r1, [pc, #36]	; (8001ed0 <HAL_GPIO_Init+0x304>)
 8001eaa:	4013      	ands	r3, r2
 8001eac:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8001eae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001eb0:	3301      	adds	r3, #1
 8001eb2:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001eb4:	683b      	ldr	r3, [r7, #0]
 8001eb6:	681a      	ldr	r2, [r3, #0]
 8001eb8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001eba:	fa22 f303 	lsr.w	r3, r2, r3
 8001ebe:	2b00      	cmp	r3, #0
 8001ec0:	f47f ae8e 	bne.w	8001be0 <HAL_GPIO_Init+0x14>
  }
}
 8001ec4:	bf00      	nop
 8001ec6:	bf00      	nop
 8001ec8:	372c      	adds	r7, #44	; 0x2c
 8001eca:	46bd      	mov	sp, r7
 8001ecc:	bc80      	pop	{r7}
 8001ece:	4770      	bx	lr
 8001ed0:	40010400 	.word	0x40010400

08001ed4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001ed4:	b480      	push	{r7}
 8001ed6:	b085      	sub	sp, #20
 8001ed8:	af00      	add	r7, sp, #0
 8001eda:	6078      	str	r0, [r7, #4]
 8001edc:	460b      	mov	r3, r1
 8001ede:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	689a      	ldr	r2, [r3, #8]
 8001ee4:	887b      	ldrh	r3, [r7, #2]
 8001ee6:	4013      	ands	r3, r2
 8001ee8:	2b00      	cmp	r3, #0
 8001eea:	d002      	beq.n	8001ef2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001eec:	2301      	movs	r3, #1
 8001eee:	73fb      	strb	r3, [r7, #15]
 8001ef0:	e001      	b.n	8001ef6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001ef2:	2300      	movs	r3, #0
 8001ef4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001ef6:	7bfb      	ldrb	r3, [r7, #15]
}
 8001ef8:	4618      	mov	r0, r3
 8001efa:	3714      	adds	r7, #20
 8001efc:	46bd      	mov	sp, r7
 8001efe:	bc80      	pop	{r7}
 8001f00:	4770      	bx	lr

08001f02 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001f02:	b480      	push	{r7}
 8001f04:	b083      	sub	sp, #12
 8001f06:	af00      	add	r7, sp, #0
 8001f08:	6078      	str	r0, [r7, #4]
 8001f0a:	460b      	mov	r3, r1
 8001f0c:	807b      	strh	r3, [r7, #2]
 8001f0e:	4613      	mov	r3, r2
 8001f10:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001f12:	787b      	ldrb	r3, [r7, #1]
 8001f14:	2b00      	cmp	r3, #0
 8001f16:	d003      	beq.n	8001f20 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001f18:	887a      	ldrh	r2, [r7, #2]
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001f1e:	e003      	b.n	8001f28 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001f20:	887b      	ldrh	r3, [r7, #2]
 8001f22:	041a      	lsls	r2, r3, #16
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	611a      	str	r2, [r3, #16]
}
 8001f28:	bf00      	nop
 8001f2a:	370c      	adds	r7, #12
 8001f2c:	46bd      	mov	sp, r7
 8001f2e:	bc80      	pop	{r7}
 8001f30:	4770      	bx	lr
	...

08001f34 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001f34:	b580      	push	{r7, lr}
 8001f36:	b086      	sub	sp, #24
 8001f38:	af00      	add	r7, sp, #0
 8001f3a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	2b00      	cmp	r3, #0
 8001f40:	d101      	bne.n	8001f46 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001f42:	2301      	movs	r3, #1
 8001f44:	e26c      	b.n	8002420 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	681b      	ldr	r3, [r3, #0]
 8001f4a:	f003 0301 	and.w	r3, r3, #1
 8001f4e:	2b00      	cmp	r3, #0
 8001f50:	f000 8087 	beq.w	8002062 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001f54:	4b92      	ldr	r3, [pc, #584]	; (80021a0 <HAL_RCC_OscConfig+0x26c>)
 8001f56:	685b      	ldr	r3, [r3, #4]
 8001f58:	f003 030c 	and.w	r3, r3, #12
 8001f5c:	2b04      	cmp	r3, #4
 8001f5e:	d00c      	beq.n	8001f7a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001f60:	4b8f      	ldr	r3, [pc, #572]	; (80021a0 <HAL_RCC_OscConfig+0x26c>)
 8001f62:	685b      	ldr	r3, [r3, #4]
 8001f64:	f003 030c 	and.w	r3, r3, #12
 8001f68:	2b08      	cmp	r3, #8
 8001f6a:	d112      	bne.n	8001f92 <HAL_RCC_OscConfig+0x5e>
 8001f6c:	4b8c      	ldr	r3, [pc, #560]	; (80021a0 <HAL_RCC_OscConfig+0x26c>)
 8001f6e:	685b      	ldr	r3, [r3, #4]
 8001f70:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001f74:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001f78:	d10b      	bne.n	8001f92 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001f7a:	4b89      	ldr	r3, [pc, #548]	; (80021a0 <HAL_RCC_OscConfig+0x26c>)
 8001f7c:	681b      	ldr	r3, [r3, #0]
 8001f7e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001f82:	2b00      	cmp	r3, #0
 8001f84:	d06c      	beq.n	8002060 <HAL_RCC_OscConfig+0x12c>
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	685b      	ldr	r3, [r3, #4]
 8001f8a:	2b00      	cmp	r3, #0
 8001f8c:	d168      	bne.n	8002060 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001f8e:	2301      	movs	r3, #1
 8001f90:	e246      	b.n	8002420 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	685b      	ldr	r3, [r3, #4]
 8001f96:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001f9a:	d106      	bne.n	8001faa <HAL_RCC_OscConfig+0x76>
 8001f9c:	4b80      	ldr	r3, [pc, #512]	; (80021a0 <HAL_RCC_OscConfig+0x26c>)
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	4a7f      	ldr	r2, [pc, #508]	; (80021a0 <HAL_RCC_OscConfig+0x26c>)
 8001fa2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001fa6:	6013      	str	r3, [r2, #0]
 8001fa8:	e02e      	b.n	8002008 <HAL_RCC_OscConfig+0xd4>
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	685b      	ldr	r3, [r3, #4]
 8001fae:	2b00      	cmp	r3, #0
 8001fb0:	d10c      	bne.n	8001fcc <HAL_RCC_OscConfig+0x98>
 8001fb2:	4b7b      	ldr	r3, [pc, #492]	; (80021a0 <HAL_RCC_OscConfig+0x26c>)
 8001fb4:	681b      	ldr	r3, [r3, #0]
 8001fb6:	4a7a      	ldr	r2, [pc, #488]	; (80021a0 <HAL_RCC_OscConfig+0x26c>)
 8001fb8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001fbc:	6013      	str	r3, [r2, #0]
 8001fbe:	4b78      	ldr	r3, [pc, #480]	; (80021a0 <HAL_RCC_OscConfig+0x26c>)
 8001fc0:	681b      	ldr	r3, [r3, #0]
 8001fc2:	4a77      	ldr	r2, [pc, #476]	; (80021a0 <HAL_RCC_OscConfig+0x26c>)
 8001fc4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001fc8:	6013      	str	r3, [r2, #0]
 8001fca:	e01d      	b.n	8002008 <HAL_RCC_OscConfig+0xd4>
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	685b      	ldr	r3, [r3, #4]
 8001fd0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001fd4:	d10c      	bne.n	8001ff0 <HAL_RCC_OscConfig+0xbc>
 8001fd6:	4b72      	ldr	r3, [pc, #456]	; (80021a0 <HAL_RCC_OscConfig+0x26c>)
 8001fd8:	681b      	ldr	r3, [r3, #0]
 8001fda:	4a71      	ldr	r2, [pc, #452]	; (80021a0 <HAL_RCC_OscConfig+0x26c>)
 8001fdc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001fe0:	6013      	str	r3, [r2, #0]
 8001fe2:	4b6f      	ldr	r3, [pc, #444]	; (80021a0 <HAL_RCC_OscConfig+0x26c>)
 8001fe4:	681b      	ldr	r3, [r3, #0]
 8001fe6:	4a6e      	ldr	r2, [pc, #440]	; (80021a0 <HAL_RCC_OscConfig+0x26c>)
 8001fe8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001fec:	6013      	str	r3, [r2, #0]
 8001fee:	e00b      	b.n	8002008 <HAL_RCC_OscConfig+0xd4>
 8001ff0:	4b6b      	ldr	r3, [pc, #428]	; (80021a0 <HAL_RCC_OscConfig+0x26c>)
 8001ff2:	681b      	ldr	r3, [r3, #0]
 8001ff4:	4a6a      	ldr	r2, [pc, #424]	; (80021a0 <HAL_RCC_OscConfig+0x26c>)
 8001ff6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001ffa:	6013      	str	r3, [r2, #0]
 8001ffc:	4b68      	ldr	r3, [pc, #416]	; (80021a0 <HAL_RCC_OscConfig+0x26c>)
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	4a67      	ldr	r2, [pc, #412]	; (80021a0 <HAL_RCC_OscConfig+0x26c>)
 8002002:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002006:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	685b      	ldr	r3, [r3, #4]
 800200c:	2b00      	cmp	r3, #0
 800200e:	d013      	beq.n	8002038 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002010:	f7ff fcce 	bl	80019b0 <HAL_GetTick>
 8002014:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002016:	e008      	b.n	800202a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002018:	f7ff fcca 	bl	80019b0 <HAL_GetTick>
 800201c:	4602      	mov	r2, r0
 800201e:	693b      	ldr	r3, [r7, #16]
 8002020:	1ad3      	subs	r3, r2, r3
 8002022:	2b64      	cmp	r3, #100	; 0x64
 8002024:	d901      	bls.n	800202a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8002026:	2303      	movs	r3, #3
 8002028:	e1fa      	b.n	8002420 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800202a:	4b5d      	ldr	r3, [pc, #372]	; (80021a0 <HAL_RCC_OscConfig+0x26c>)
 800202c:	681b      	ldr	r3, [r3, #0]
 800202e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002032:	2b00      	cmp	r3, #0
 8002034:	d0f0      	beq.n	8002018 <HAL_RCC_OscConfig+0xe4>
 8002036:	e014      	b.n	8002062 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002038:	f7ff fcba 	bl	80019b0 <HAL_GetTick>
 800203c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800203e:	e008      	b.n	8002052 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002040:	f7ff fcb6 	bl	80019b0 <HAL_GetTick>
 8002044:	4602      	mov	r2, r0
 8002046:	693b      	ldr	r3, [r7, #16]
 8002048:	1ad3      	subs	r3, r2, r3
 800204a:	2b64      	cmp	r3, #100	; 0x64
 800204c:	d901      	bls.n	8002052 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800204e:	2303      	movs	r3, #3
 8002050:	e1e6      	b.n	8002420 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002052:	4b53      	ldr	r3, [pc, #332]	; (80021a0 <HAL_RCC_OscConfig+0x26c>)
 8002054:	681b      	ldr	r3, [r3, #0]
 8002056:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800205a:	2b00      	cmp	r3, #0
 800205c:	d1f0      	bne.n	8002040 <HAL_RCC_OscConfig+0x10c>
 800205e:	e000      	b.n	8002062 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002060:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	681b      	ldr	r3, [r3, #0]
 8002066:	f003 0302 	and.w	r3, r3, #2
 800206a:	2b00      	cmp	r3, #0
 800206c:	d063      	beq.n	8002136 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800206e:	4b4c      	ldr	r3, [pc, #304]	; (80021a0 <HAL_RCC_OscConfig+0x26c>)
 8002070:	685b      	ldr	r3, [r3, #4]
 8002072:	f003 030c 	and.w	r3, r3, #12
 8002076:	2b00      	cmp	r3, #0
 8002078:	d00b      	beq.n	8002092 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800207a:	4b49      	ldr	r3, [pc, #292]	; (80021a0 <HAL_RCC_OscConfig+0x26c>)
 800207c:	685b      	ldr	r3, [r3, #4]
 800207e:	f003 030c 	and.w	r3, r3, #12
 8002082:	2b08      	cmp	r3, #8
 8002084:	d11c      	bne.n	80020c0 <HAL_RCC_OscConfig+0x18c>
 8002086:	4b46      	ldr	r3, [pc, #280]	; (80021a0 <HAL_RCC_OscConfig+0x26c>)
 8002088:	685b      	ldr	r3, [r3, #4]
 800208a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800208e:	2b00      	cmp	r3, #0
 8002090:	d116      	bne.n	80020c0 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002092:	4b43      	ldr	r3, [pc, #268]	; (80021a0 <HAL_RCC_OscConfig+0x26c>)
 8002094:	681b      	ldr	r3, [r3, #0]
 8002096:	f003 0302 	and.w	r3, r3, #2
 800209a:	2b00      	cmp	r3, #0
 800209c:	d005      	beq.n	80020aa <HAL_RCC_OscConfig+0x176>
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	691b      	ldr	r3, [r3, #16]
 80020a2:	2b01      	cmp	r3, #1
 80020a4:	d001      	beq.n	80020aa <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80020a6:	2301      	movs	r3, #1
 80020a8:	e1ba      	b.n	8002420 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80020aa:	4b3d      	ldr	r3, [pc, #244]	; (80021a0 <HAL_RCC_OscConfig+0x26c>)
 80020ac:	681b      	ldr	r3, [r3, #0]
 80020ae:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	695b      	ldr	r3, [r3, #20]
 80020b6:	00db      	lsls	r3, r3, #3
 80020b8:	4939      	ldr	r1, [pc, #228]	; (80021a0 <HAL_RCC_OscConfig+0x26c>)
 80020ba:	4313      	orrs	r3, r2
 80020bc:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80020be:	e03a      	b.n	8002136 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	691b      	ldr	r3, [r3, #16]
 80020c4:	2b00      	cmp	r3, #0
 80020c6:	d020      	beq.n	800210a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80020c8:	4b36      	ldr	r3, [pc, #216]	; (80021a4 <HAL_RCC_OscConfig+0x270>)
 80020ca:	2201      	movs	r2, #1
 80020cc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80020ce:	f7ff fc6f 	bl	80019b0 <HAL_GetTick>
 80020d2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80020d4:	e008      	b.n	80020e8 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80020d6:	f7ff fc6b 	bl	80019b0 <HAL_GetTick>
 80020da:	4602      	mov	r2, r0
 80020dc:	693b      	ldr	r3, [r7, #16]
 80020de:	1ad3      	subs	r3, r2, r3
 80020e0:	2b02      	cmp	r3, #2
 80020e2:	d901      	bls.n	80020e8 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80020e4:	2303      	movs	r3, #3
 80020e6:	e19b      	b.n	8002420 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80020e8:	4b2d      	ldr	r3, [pc, #180]	; (80021a0 <HAL_RCC_OscConfig+0x26c>)
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	f003 0302 	and.w	r3, r3, #2
 80020f0:	2b00      	cmp	r3, #0
 80020f2:	d0f0      	beq.n	80020d6 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80020f4:	4b2a      	ldr	r3, [pc, #168]	; (80021a0 <HAL_RCC_OscConfig+0x26c>)
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	695b      	ldr	r3, [r3, #20]
 8002100:	00db      	lsls	r3, r3, #3
 8002102:	4927      	ldr	r1, [pc, #156]	; (80021a0 <HAL_RCC_OscConfig+0x26c>)
 8002104:	4313      	orrs	r3, r2
 8002106:	600b      	str	r3, [r1, #0]
 8002108:	e015      	b.n	8002136 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800210a:	4b26      	ldr	r3, [pc, #152]	; (80021a4 <HAL_RCC_OscConfig+0x270>)
 800210c:	2200      	movs	r2, #0
 800210e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002110:	f7ff fc4e 	bl	80019b0 <HAL_GetTick>
 8002114:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002116:	e008      	b.n	800212a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002118:	f7ff fc4a 	bl	80019b0 <HAL_GetTick>
 800211c:	4602      	mov	r2, r0
 800211e:	693b      	ldr	r3, [r7, #16]
 8002120:	1ad3      	subs	r3, r2, r3
 8002122:	2b02      	cmp	r3, #2
 8002124:	d901      	bls.n	800212a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8002126:	2303      	movs	r3, #3
 8002128:	e17a      	b.n	8002420 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800212a:	4b1d      	ldr	r3, [pc, #116]	; (80021a0 <HAL_RCC_OscConfig+0x26c>)
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	f003 0302 	and.w	r3, r3, #2
 8002132:	2b00      	cmp	r3, #0
 8002134:	d1f0      	bne.n	8002118 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	681b      	ldr	r3, [r3, #0]
 800213a:	f003 0308 	and.w	r3, r3, #8
 800213e:	2b00      	cmp	r3, #0
 8002140:	d03a      	beq.n	80021b8 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	699b      	ldr	r3, [r3, #24]
 8002146:	2b00      	cmp	r3, #0
 8002148:	d019      	beq.n	800217e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800214a:	4b17      	ldr	r3, [pc, #92]	; (80021a8 <HAL_RCC_OscConfig+0x274>)
 800214c:	2201      	movs	r2, #1
 800214e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002150:	f7ff fc2e 	bl	80019b0 <HAL_GetTick>
 8002154:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002156:	e008      	b.n	800216a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002158:	f7ff fc2a 	bl	80019b0 <HAL_GetTick>
 800215c:	4602      	mov	r2, r0
 800215e:	693b      	ldr	r3, [r7, #16]
 8002160:	1ad3      	subs	r3, r2, r3
 8002162:	2b02      	cmp	r3, #2
 8002164:	d901      	bls.n	800216a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8002166:	2303      	movs	r3, #3
 8002168:	e15a      	b.n	8002420 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800216a:	4b0d      	ldr	r3, [pc, #52]	; (80021a0 <HAL_RCC_OscConfig+0x26c>)
 800216c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800216e:	f003 0302 	and.w	r3, r3, #2
 8002172:	2b00      	cmp	r3, #0
 8002174:	d0f0      	beq.n	8002158 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8002176:	2001      	movs	r0, #1
 8002178:	f000 fafc 	bl	8002774 <RCC_Delay>
 800217c:	e01c      	b.n	80021b8 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800217e:	4b0a      	ldr	r3, [pc, #40]	; (80021a8 <HAL_RCC_OscConfig+0x274>)
 8002180:	2200      	movs	r2, #0
 8002182:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002184:	f7ff fc14 	bl	80019b0 <HAL_GetTick>
 8002188:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800218a:	e00f      	b.n	80021ac <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800218c:	f7ff fc10 	bl	80019b0 <HAL_GetTick>
 8002190:	4602      	mov	r2, r0
 8002192:	693b      	ldr	r3, [r7, #16]
 8002194:	1ad3      	subs	r3, r2, r3
 8002196:	2b02      	cmp	r3, #2
 8002198:	d908      	bls.n	80021ac <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800219a:	2303      	movs	r3, #3
 800219c:	e140      	b.n	8002420 <HAL_RCC_OscConfig+0x4ec>
 800219e:	bf00      	nop
 80021a0:	40021000 	.word	0x40021000
 80021a4:	42420000 	.word	0x42420000
 80021a8:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80021ac:	4b9e      	ldr	r3, [pc, #632]	; (8002428 <HAL_RCC_OscConfig+0x4f4>)
 80021ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80021b0:	f003 0302 	and.w	r3, r3, #2
 80021b4:	2b00      	cmp	r3, #0
 80021b6:	d1e9      	bne.n	800218c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	681b      	ldr	r3, [r3, #0]
 80021bc:	f003 0304 	and.w	r3, r3, #4
 80021c0:	2b00      	cmp	r3, #0
 80021c2:	f000 80a6 	beq.w	8002312 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80021c6:	2300      	movs	r3, #0
 80021c8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80021ca:	4b97      	ldr	r3, [pc, #604]	; (8002428 <HAL_RCC_OscConfig+0x4f4>)
 80021cc:	69db      	ldr	r3, [r3, #28]
 80021ce:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80021d2:	2b00      	cmp	r3, #0
 80021d4:	d10d      	bne.n	80021f2 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80021d6:	4b94      	ldr	r3, [pc, #592]	; (8002428 <HAL_RCC_OscConfig+0x4f4>)
 80021d8:	69db      	ldr	r3, [r3, #28]
 80021da:	4a93      	ldr	r2, [pc, #588]	; (8002428 <HAL_RCC_OscConfig+0x4f4>)
 80021dc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80021e0:	61d3      	str	r3, [r2, #28]
 80021e2:	4b91      	ldr	r3, [pc, #580]	; (8002428 <HAL_RCC_OscConfig+0x4f4>)
 80021e4:	69db      	ldr	r3, [r3, #28]
 80021e6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80021ea:	60bb      	str	r3, [r7, #8]
 80021ec:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80021ee:	2301      	movs	r3, #1
 80021f0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80021f2:	4b8e      	ldr	r3, [pc, #568]	; (800242c <HAL_RCC_OscConfig+0x4f8>)
 80021f4:	681b      	ldr	r3, [r3, #0]
 80021f6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80021fa:	2b00      	cmp	r3, #0
 80021fc:	d118      	bne.n	8002230 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80021fe:	4b8b      	ldr	r3, [pc, #556]	; (800242c <HAL_RCC_OscConfig+0x4f8>)
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	4a8a      	ldr	r2, [pc, #552]	; (800242c <HAL_RCC_OscConfig+0x4f8>)
 8002204:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002208:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800220a:	f7ff fbd1 	bl	80019b0 <HAL_GetTick>
 800220e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002210:	e008      	b.n	8002224 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002212:	f7ff fbcd 	bl	80019b0 <HAL_GetTick>
 8002216:	4602      	mov	r2, r0
 8002218:	693b      	ldr	r3, [r7, #16]
 800221a:	1ad3      	subs	r3, r2, r3
 800221c:	2b64      	cmp	r3, #100	; 0x64
 800221e:	d901      	bls.n	8002224 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002220:	2303      	movs	r3, #3
 8002222:	e0fd      	b.n	8002420 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002224:	4b81      	ldr	r3, [pc, #516]	; (800242c <HAL_RCC_OscConfig+0x4f8>)
 8002226:	681b      	ldr	r3, [r3, #0]
 8002228:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800222c:	2b00      	cmp	r3, #0
 800222e:	d0f0      	beq.n	8002212 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	68db      	ldr	r3, [r3, #12]
 8002234:	2b01      	cmp	r3, #1
 8002236:	d106      	bne.n	8002246 <HAL_RCC_OscConfig+0x312>
 8002238:	4b7b      	ldr	r3, [pc, #492]	; (8002428 <HAL_RCC_OscConfig+0x4f4>)
 800223a:	6a1b      	ldr	r3, [r3, #32]
 800223c:	4a7a      	ldr	r2, [pc, #488]	; (8002428 <HAL_RCC_OscConfig+0x4f4>)
 800223e:	f043 0301 	orr.w	r3, r3, #1
 8002242:	6213      	str	r3, [r2, #32]
 8002244:	e02d      	b.n	80022a2 <HAL_RCC_OscConfig+0x36e>
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	68db      	ldr	r3, [r3, #12]
 800224a:	2b00      	cmp	r3, #0
 800224c:	d10c      	bne.n	8002268 <HAL_RCC_OscConfig+0x334>
 800224e:	4b76      	ldr	r3, [pc, #472]	; (8002428 <HAL_RCC_OscConfig+0x4f4>)
 8002250:	6a1b      	ldr	r3, [r3, #32]
 8002252:	4a75      	ldr	r2, [pc, #468]	; (8002428 <HAL_RCC_OscConfig+0x4f4>)
 8002254:	f023 0301 	bic.w	r3, r3, #1
 8002258:	6213      	str	r3, [r2, #32]
 800225a:	4b73      	ldr	r3, [pc, #460]	; (8002428 <HAL_RCC_OscConfig+0x4f4>)
 800225c:	6a1b      	ldr	r3, [r3, #32]
 800225e:	4a72      	ldr	r2, [pc, #456]	; (8002428 <HAL_RCC_OscConfig+0x4f4>)
 8002260:	f023 0304 	bic.w	r3, r3, #4
 8002264:	6213      	str	r3, [r2, #32]
 8002266:	e01c      	b.n	80022a2 <HAL_RCC_OscConfig+0x36e>
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	68db      	ldr	r3, [r3, #12]
 800226c:	2b05      	cmp	r3, #5
 800226e:	d10c      	bne.n	800228a <HAL_RCC_OscConfig+0x356>
 8002270:	4b6d      	ldr	r3, [pc, #436]	; (8002428 <HAL_RCC_OscConfig+0x4f4>)
 8002272:	6a1b      	ldr	r3, [r3, #32]
 8002274:	4a6c      	ldr	r2, [pc, #432]	; (8002428 <HAL_RCC_OscConfig+0x4f4>)
 8002276:	f043 0304 	orr.w	r3, r3, #4
 800227a:	6213      	str	r3, [r2, #32]
 800227c:	4b6a      	ldr	r3, [pc, #424]	; (8002428 <HAL_RCC_OscConfig+0x4f4>)
 800227e:	6a1b      	ldr	r3, [r3, #32]
 8002280:	4a69      	ldr	r2, [pc, #420]	; (8002428 <HAL_RCC_OscConfig+0x4f4>)
 8002282:	f043 0301 	orr.w	r3, r3, #1
 8002286:	6213      	str	r3, [r2, #32]
 8002288:	e00b      	b.n	80022a2 <HAL_RCC_OscConfig+0x36e>
 800228a:	4b67      	ldr	r3, [pc, #412]	; (8002428 <HAL_RCC_OscConfig+0x4f4>)
 800228c:	6a1b      	ldr	r3, [r3, #32]
 800228e:	4a66      	ldr	r2, [pc, #408]	; (8002428 <HAL_RCC_OscConfig+0x4f4>)
 8002290:	f023 0301 	bic.w	r3, r3, #1
 8002294:	6213      	str	r3, [r2, #32]
 8002296:	4b64      	ldr	r3, [pc, #400]	; (8002428 <HAL_RCC_OscConfig+0x4f4>)
 8002298:	6a1b      	ldr	r3, [r3, #32]
 800229a:	4a63      	ldr	r2, [pc, #396]	; (8002428 <HAL_RCC_OscConfig+0x4f4>)
 800229c:	f023 0304 	bic.w	r3, r3, #4
 80022a0:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	68db      	ldr	r3, [r3, #12]
 80022a6:	2b00      	cmp	r3, #0
 80022a8:	d015      	beq.n	80022d6 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80022aa:	f7ff fb81 	bl	80019b0 <HAL_GetTick>
 80022ae:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80022b0:	e00a      	b.n	80022c8 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80022b2:	f7ff fb7d 	bl	80019b0 <HAL_GetTick>
 80022b6:	4602      	mov	r2, r0
 80022b8:	693b      	ldr	r3, [r7, #16]
 80022ba:	1ad3      	subs	r3, r2, r3
 80022bc:	f241 3288 	movw	r2, #5000	; 0x1388
 80022c0:	4293      	cmp	r3, r2
 80022c2:	d901      	bls.n	80022c8 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80022c4:	2303      	movs	r3, #3
 80022c6:	e0ab      	b.n	8002420 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80022c8:	4b57      	ldr	r3, [pc, #348]	; (8002428 <HAL_RCC_OscConfig+0x4f4>)
 80022ca:	6a1b      	ldr	r3, [r3, #32]
 80022cc:	f003 0302 	and.w	r3, r3, #2
 80022d0:	2b00      	cmp	r3, #0
 80022d2:	d0ee      	beq.n	80022b2 <HAL_RCC_OscConfig+0x37e>
 80022d4:	e014      	b.n	8002300 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80022d6:	f7ff fb6b 	bl	80019b0 <HAL_GetTick>
 80022da:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80022dc:	e00a      	b.n	80022f4 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80022de:	f7ff fb67 	bl	80019b0 <HAL_GetTick>
 80022e2:	4602      	mov	r2, r0
 80022e4:	693b      	ldr	r3, [r7, #16]
 80022e6:	1ad3      	subs	r3, r2, r3
 80022e8:	f241 3288 	movw	r2, #5000	; 0x1388
 80022ec:	4293      	cmp	r3, r2
 80022ee:	d901      	bls.n	80022f4 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80022f0:	2303      	movs	r3, #3
 80022f2:	e095      	b.n	8002420 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80022f4:	4b4c      	ldr	r3, [pc, #304]	; (8002428 <HAL_RCC_OscConfig+0x4f4>)
 80022f6:	6a1b      	ldr	r3, [r3, #32]
 80022f8:	f003 0302 	and.w	r3, r3, #2
 80022fc:	2b00      	cmp	r3, #0
 80022fe:	d1ee      	bne.n	80022de <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002300:	7dfb      	ldrb	r3, [r7, #23]
 8002302:	2b01      	cmp	r3, #1
 8002304:	d105      	bne.n	8002312 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002306:	4b48      	ldr	r3, [pc, #288]	; (8002428 <HAL_RCC_OscConfig+0x4f4>)
 8002308:	69db      	ldr	r3, [r3, #28]
 800230a:	4a47      	ldr	r2, [pc, #284]	; (8002428 <HAL_RCC_OscConfig+0x4f4>)
 800230c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002310:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	69db      	ldr	r3, [r3, #28]
 8002316:	2b00      	cmp	r3, #0
 8002318:	f000 8081 	beq.w	800241e <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800231c:	4b42      	ldr	r3, [pc, #264]	; (8002428 <HAL_RCC_OscConfig+0x4f4>)
 800231e:	685b      	ldr	r3, [r3, #4]
 8002320:	f003 030c 	and.w	r3, r3, #12
 8002324:	2b08      	cmp	r3, #8
 8002326:	d061      	beq.n	80023ec <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	69db      	ldr	r3, [r3, #28]
 800232c:	2b02      	cmp	r3, #2
 800232e:	d146      	bne.n	80023be <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002330:	4b3f      	ldr	r3, [pc, #252]	; (8002430 <HAL_RCC_OscConfig+0x4fc>)
 8002332:	2200      	movs	r2, #0
 8002334:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002336:	f7ff fb3b 	bl	80019b0 <HAL_GetTick>
 800233a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800233c:	e008      	b.n	8002350 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800233e:	f7ff fb37 	bl	80019b0 <HAL_GetTick>
 8002342:	4602      	mov	r2, r0
 8002344:	693b      	ldr	r3, [r7, #16]
 8002346:	1ad3      	subs	r3, r2, r3
 8002348:	2b02      	cmp	r3, #2
 800234a:	d901      	bls.n	8002350 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 800234c:	2303      	movs	r3, #3
 800234e:	e067      	b.n	8002420 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002350:	4b35      	ldr	r3, [pc, #212]	; (8002428 <HAL_RCC_OscConfig+0x4f4>)
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002358:	2b00      	cmp	r3, #0
 800235a:	d1f0      	bne.n	800233e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	6a1b      	ldr	r3, [r3, #32]
 8002360:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002364:	d108      	bne.n	8002378 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002366:	4b30      	ldr	r3, [pc, #192]	; (8002428 <HAL_RCC_OscConfig+0x4f4>)
 8002368:	685b      	ldr	r3, [r3, #4]
 800236a:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	689b      	ldr	r3, [r3, #8]
 8002372:	492d      	ldr	r1, [pc, #180]	; (8002428 <HAL_RCC_OscConfig+0x4f4>)
 8002374:	4313      	orrs	r3, r2
 8002376:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002378:	4b2b      	ldr	r3, [pc, #172]	; (8002428 <HAL_RCC_OscConfig+0x4f4>)
 800237a:	685b      	ldr	r3, [r3, #4]
 800237c:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	6a19      	ldr	r1, [r3, #32]
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002388:	430b      	orrs	r3, r1
 800238a:	4927      	ldr	r1, [pc, #156]	; (8002428 <HAL_RCC_OscConfig+0x4f4>)
 800238c:	4313      	orrs	r3, r2
 800238e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002390:	4b27      	ldr	r3, [pc, #156]	; (8002430 <HAL_RCC_OscConfig+0x4fc>)
 8002392:	2201      	movs	r2, #1
 8002394:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002396:	f7ff fb0b 	bl	80019b0 <HAL_GetTick>
 800239a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800239c:	e008      	b.n	80023b0 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800239e:	f7ff fb07 	bl	80019b0 <HAL_GetTick>
 80023a2:	4602      	mov	r2, r0
 80023a4:	693b      	ldr	r3, [r7, #16]
 80023a6:	1ad3      	subs	r3, r2, r3
 80023a8:	2b02      	cmp	r3, #2
 80023aa:	d901      	bls.n	80023b0 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80023ac:	2303      	movs	r3, #3
 80023ae:	e037      	b.n	8002420 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80023b0:	4b1d      	ldr	r3, [pc, #116]	; (8002428 <HAL_RCC_OscConfig+0x4f4>)
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80023b8:	2b00      	cmp	r3, #0
 80023ba:	d0f0      	beq.n	800239e <HAL_RCC_OscConfig+0x46a>
 80023bc:	e02f      	b.n	800241e <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80023be:	4b1c      	ldr	r3, [pc, #112]	; (8002430 <HAL_RCC_OscConfig+0x4fc>)
 80023c0:	2200      	movs	r2, #0
 80023c2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80023c4:	f7ff faf4 	bl	80019b0 <HAL_GetTick>
 80023c8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80023ca:	e008      	b.n	80023de <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80023cc:	f7ff faf0 	bl	80019b0 <HAL_GetTick>
 80023d0:	4602      	mov	r2, r0
 80023d2:	693b      	ldr	r3, [r7, #16]
 80023d4:	1ad3      	subs	r3, r2, r3
 80023d6:	2b02      	cmp	r3, #2
 80023d8:	d901      	bls.n	80023de <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80023da:	2303      	movs	r3, #3
 80023dc:	e020      	b.n	8002420 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80023de:	4b12      	ldr	r3, [pc, #72]	; (8002428 <HAL_RCC_OscConfig+0x4f4>)
 80023e0:	681b      	ldr	r3, [r3, #0]
 80023e2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80023e6:	2b00      	cmp	r3, #0
 80023e8:	d1f0      	bne.n	80023cc <HAL_RCC_OscConfig+0x498>
 80023ea:	e018      	b.n	800241e <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	69db      	ldr	r3, [r3, #28]
 80023f0:	2b01      	cmp	r3, #1
 80023f2:	d101      	bne.n	80023f8 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 80023f4:	2301      	movs	r3, #1
 80023f6:	e013      	b.n	8002420 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80023f8:	4b0b      	ldr	r3, [pc, #44]	; (8002428 <HAL_RCC_OscConfig+0x4f4>)
 80023fa:	685b      	ldr	r3, [r3, #4]
 80023fc:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80023fe:	68fb      	ldr	r3, [r7, #12]
 8002400:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	6a1b      	ldr	r3, [r3, #32]
 8002408:	429a      	cmp	r2, r3
 800240a:	d106      	bne.n	800241a <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 800240c:	68fb      	ldr	r3, [r7, #12]
 800240e:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002416:	429a      	cmp	r2, r3
 8002418:	d001      	beq.n	800241e <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 800241a:	2301      	movs	r3, #1
 800241c:	e000      	b.n	8002420 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 800241e:	2300      	movs	r3, #0
}
 8002420:	4618      	mov	r0, r3
 8002422:	3718      	adds	r7, #24
 8002424:	46bd      	mov	sp, r7
 8002426:	bd80      	pop	{r7, pc}
 8002428:	40021000 	.word	0x40021000
 800242c:	40007000 	.word	0x40007000
 8002430:	42420060 	.word	0x42420060

08002434 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002434:	b580      	push	{r7, lr}
 8002436:	b084      	sub	sp, #16
 8002438:	af00      	add	r7, sp, #0
 800243a:	6078      	str	r0, [r7, #4]
 800243c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	2b00      	cmp	r3, #0
 8002442:	d101      	bne.n	8002448 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002444:	2301      	movs	r3, #1
 8002446:	e0d0      	b.n	80025ea <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002448:	4b6a      	ldr	r3, [pc, #424]	; (80025f4 <HAL_RCC_ClockConfig+0x1c0>)
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	f003 0307 	and.w	r3, r3, #7
 8002450:	683a      	ldr	r2, [r7, #0]
 8002452:	429a      	cmp	r2, r3
 8002454:	d910      	bls.n	8002478 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002456:	4b67      	ldr	r3, [pc, #412]	; (80025f4 <HAL_RCC_ClockConfig+0x1c0>)
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	f023 0207 	bic.w	r2, r3, #7
 800245e:	4965      	ldr	r1, [pc, #404]	; (80025f4 <HAL_RCC_ClockConfig+0x1c0>)
 8002460:	683b      	ldr	r3, [r7, #0]
 8002462:	4313      	orrs	r3, r2
 8002464:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002466:	4b63      	ldr	r3, [pc, #396]	; (80025f4 <HAL_RCC_ClockConfig+0x1c0>)
 8002468:	681b      	ldr	r3, [r3, #0]
 800246a:	f003 0307 	and.w	r3, r3, #7
 800246e:	683a      	ldr	r2, [r7, #0]
 8002470:	429a      	cmp	r2, r3
 8002472:	d001      	beq.n	8002478 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002474:	2301      	movs	r3, #1
 8002476:	e0b8      	b.n	80025ea <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	f003 0302 	and.w	r3, r3, #2
 8002480:	2b00      	cmp	r3, #0
 8002482:	d020      	beq.n	80024c6 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	f003 0304 	and.w	r3, r3, #4
 800248c:	2b00      	cmp	r3, #0
 800248e:	d005      	beq.n	800249c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002490:	4b59      	ldr	r3, [pc, #356]	; (80025f8 <HAL_RCC_ClockConfig+0x1c4>)
 8002492:	685b      	ldr	r3, [r3, #4]
 8002494:	4a58      	ldr	r2, [pc, #352]	; (80025f8 <HAL_RCC_ClockConfig+0x1c4>)
 8002496:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800249a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	f003 0308 	and.w	r3, r3, #8
 80024a4:	2b00      	cmp	r3, #0
 80024a6:	d005      	beq.n	80024b4 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80024a8:	4b53      	ldr	r3, [pc, #332]	; (80025f8 <HAL_RCC_ClockConfig+0x1c4>)
 80024aa:	685b      	ldr	r3, [r3, #4]
 80024ac:	4a52      	ldr	r2, [pc, #328]	; (80025f8 <HAL_RCC_ClockConfig+0x1c4>)
 80024ae:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80024b2:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80024b4:	4b50      	ldr	r3, [pc, #320]	; (80025f8 <HAL_RCC_ClockConfig+0x1c4>)
 80024b6:	685b      	ldr	r3, [r3, #4]
 80024b8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	689b      	ldr	r3, [r3, #8]
 80024c0:	494d      	ldr	r1, [pc, #308]	; (80025f8 <HAL_RCC_ClockConfig+0x1c4>)
 80024c2:	4313      	orrs	r3, r2
 80024c4:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	681b      	ldr	r3, [r3, #0]
 80024ca:	f003 0301 	and.w	r3, r3, #1
 80024ce:	2b00      	cmp	r3, #0
 80024d0:	d040      	beq.n	8002554 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	685b      	ldr	r3, [r3, #4]
 80024d6:	2b01      	cmp	r3, #1
 80024d8:	d107      	bne.n	80024ea <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80024da:	4b47      	ldr	r3, [pc, #284]	; (80025f8 <HAL_RCC_ClockConfig+0x1c4>)
 80024dc:	681b      	ldr	r3, [r3, #0]
 80024de:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80024e2:	2b00      	cmp	r3, #0
 80024e4:	d115      	bne.n	8002512 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80024e6:	2301      	movs	r3, #1
 80024e8:	e07f      	b.n	80025ea <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	685b      	ldr	r3, [r3, #4]
 80024ee:	2b02      	cmp	r3, #2
 80024f0:	d107      	bne.n	8002502 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80024f2:	4b41      	ldr	r3, [pc, #260]	; (80025f8 <HAL_RCC_ClockConfig+0x1c4>)
 80024f4:	681b      	ldr	r3, [r3, #0]
 80024f6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80024fa:	2b00      	cmp	r3, #0
 80024fc:	d109      	bne.n	8002512 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80024fe:	2301      	movs	r3, #1
 8002500:	e073      	b.n	80025ea <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002502:	4b3d      	ldr	r3, [pc, #244]	; (80025f8 <HAL_RCC_ClockConfig+0x1c4>)
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	f003 0302 	and.w	r3, r3, #2
 800250a:	2b00      	cmp	r3, #0
 800250c:	d101      	bne.n	8002512 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800250e:	2301      	movs	r3, #1
 8002510:	e06b      	b.n	80025ea <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002512:	4b39      	ldr	r3, [pc, #228]	; (80025f8 <HAL_RCC_ClockConfig+0x1c4>)
 8002514:	685b      	ldr	r3, [r3, #4]
 8002516:	f023 0203 	bic.w	r2, r3, #3
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	685b      	ldr	r3, [r3, #4]
 800251e:	4936      	ldr	r1, [pc, #216]	; (80025f8 <HAL_RCC_ClockConfig+0x1c4>)
 8002520:	4313      	orrs	r3, r2
 8002522:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002524:	f7ff fa44 	bl	80019b0 <HAL_GetTick>
 8002528:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800252a:	e00a      	b.n	8002542 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800252c:	f7ff fa40 	bl	80019b0 <HAL_GetTick>
 8002530:	4602      	mov	r2, r0
 8002532:	68fb      	ldr	r3, [r7, #12]
 8002534:	1ad3      	subs	r3, r2, r3
 8002536:	f241 3288 	movw	r2, #5000	; 0x1388
 800253a:	4293      	cmp	r3, r2
 800253c:	d901      	bls.n	8002542 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800253e:	2303      	movs	r3, #3
 8002540:	e053      	b.n	80025ea <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002542:	4b2d      	ldr	r3, [pc, #180]	; (80025f8 <HAL_RCC_ClockConfig+0x1c4>)
 8002544:	685b      	ldr	r3, [r3, #4]
 8002546:	f003 020c 	and.w	r2, r3, #12
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	685b      	ldr	r3, [r3, #4]
 800254e:	009b      	lsls	r3, r3, #2
 8002550:	429a      	cmp	r2, r3
 8002552:	d1eb      	bne.n	800252c <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002554:	4b27      	ldr	r3, [pc, #156]	; (80025f4 <HAL_RCC_ClockConfig+0x1c0>)
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	f003 0307 	and.w	r3, r3, #7
 800255c:	683a      	ldr	r2, [r7, #0]
 800255e:	429a      	cmp	r2, r3
 8002560:	d210      	bcs.n	8002584 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002562:	4b24      	ldr	r3, [pc, #144]	; (80025f4 <HAL_RCC_ClockConfig+0x1c0>)
 8002564:	681b      	ldr	r3, [r3, #0]
 8002566:	f023 0207 	bic.w	r2, r3, #7
 800256a:	4922      	ldr	r1, [pc, #136]	; (80025f4 <HAL_RCC_ClockConfig+0x1c0>)
 800256c:	683b      	ldr	r3, [r7, #0]
 800256e:	4313      	orrs	r3, r2
 8002570:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002572:	4b20      	ldr	r3, [pc, #128]	; (80025f4 <HAL_RCC_ClockConfig+0x1c0>)
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	f003 0307 	and.w	r3, r3, #7
 800257a:	683a      	ldr	r2, [r7, #0]
 800257c:	429a      	cmp	r2, r3
 800257e:	d001      	beq.n	8002584 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002580:	2301      	movs	r3, #1
 8002582:	e032      	b.n	80025ea <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	f003 0304 	and.w	r3, r3, #4
 800258c:	2b00      	cmp	r3, #0
 800258e:	d008      	beq.n	80025a2 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002590:	4b19      	ldr	r3, [pc, #100]	; (80025f8 <HAL_RCC_ClockConfig+0x1c4>)
 8002592:	685b      	ldr	r3, [r3, #4]
 8002594:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	68db      	ldr	r3, [r3, #12]
 800259c:	4916      	ldr	r1, [pc, #88]	; (80025f8 <HAL_RCC_ClockConfig+0x1c4>)
 800259e:	4313      	orrs	r3, r2
 80025a0:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	f003 0308 	and.w	r3, r3, #8
 80025aa:	2b00      	cmp	r3, #0
 80025ac:	d009      	beq.n	80025c2 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80025ae:	4b12      	ldr	r3, [pc, #72]	; (80025f8 <HAL_RCC_ClockConfig+0x1c4>)
 80025b0:	685b      	ldr	r3, [r3, #4]
 80025b2:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	691b      	ldr	r3, [r3, #16]
 80025ba:	00db      	lsls	r3, r3, #3
 80025bc:	490e      	ldr	r1, [pc, #56]	; (80025f8 <HAL_RCC_ClockConfig+0x1c4>)
 80025be:	4313      	orrs	r3, r2
 80025c0:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80025c2:	f000 f821 	bl	8002608 <HAL_RCC_GetSysClockFreq>
 80025c6:	4602      	mov	r2, r0
 80025c8:	4b0b      	ldr	r3, [pc, #44]	; (80025f8 <HAL_RCC_ClockConfig+0x1c4>)
 80025ca:	685b      	ldr	r3, [r3, #4]
 80025cc:	091b      	lsrs	r3, r3, #4
 80025ce:	f003 030f 	and.w	r3, r3, #15
 80025d2:	490a      	ldr	r1, [pc, #40]	; (80025fc <HAL_RCC_ClockConfig+0x1c8>)
 80025d4:	5ccb      	ldrb	r3, [r1, r3]
 80025d6:	fa22 f303 	lsr.w	r3, r2, r3
 80025da:	4a09      	ldr	r2, [pc, #36]	; (8002600 <HAL_RCC_ClockConfig+0x1cc>)
 80025dc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80025de:	4b09      	ldr	r3, [pc, #36]	; (8002604 <HAL_RCC_ClockConfig+0x1d0>)
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	4618      	mov	r0, r3
 80025e4:	f7ff f8e4 	bl	80017b0 <HAL_InitTick>

  return HAL_OK;
 80025e8:	2300      	movs	r3, #0
}
 80025ea:	4618      	mov	r0, r3
 80025ec:	3710      	adds	r7, #16
 80025ee:	46bd      	mov	sp, r7
 80025f0:	bd80      	pop	{r7, pc}
 80025f2:	bf00      	nop
 80025f4:	40022000 	.word	0x40022000
 80025f8:	40021000 	.word	0x40021000
 80025fc:	08006b54 	.word	0x08006b54
 8002600:	20000008 	.word	0x20000008
 8002604:	2000000c 	.word	0x2000000c

08002608 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002608:	b480      	push	{r7}
 800260a:	b087      	sub	sp, #28
 800260c:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800260e:	2300      	movs	r3, #0
 8002610:	60fb      	str	r3, [r7, #12]
 8002612:	2300      	movs	r3, #0
 8002614:	60bb      	str	r3, [r7, #8]
 8002616:	2300      	movs	r3, #0
 8002618:	617b      	str	r3, [r7, #20]
 800261a:	2300      	movs	r3, #0
 800261c:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800261e:	2300      	movs	r3, #0
 8002620:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8002622:	4b1e      	ldr	r3, [pc, #120]	; (800269c <HAL_RCC_GetSysClockFreq+0x94>)
 8002624:	685b      	ldr	r3, [r3, #4]
 8002626:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002628:	68fb      	ldr	r3, [r7, #12]
 800262a:	f003 030c 	and.w	r3, r3, #12
 800262e:	2b04      	cmp	r3, #4
 8002630:	d002      	beq.n	8002638 <HAL_RCC_GetSysClockFreq+0x30>
 8002632:	2b08      	cmp	r3, #8
 8002634:	d003      	beq.n	800263e <HAL_RCC_GetSysClockFreq+0x36>
 8002636:	e027      	b.n	8002688 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002638:	4b19      	ldr	r3, [pc, #100]	; (80026a0 <HAL_RCC_GetSysClockFreq+0x98>)
 800263a:	613b      	str	r3, [r7, #16]
      break;
 800263c:	e027      	b.n	800268e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800263e:	68fb      	ldr	r3, [r7, #12]
 8002640:	0c9b      	lsrs	r3, r3, #18
 8002642:	f003 030f 	and.w	r3, r3, #15
 8002646:	4a17      	ldr	r2, [pc, #92]	; (80026a4 <HAL_RCC_GetSysClockFreq+0x9c>)
 8002648:	5cd3      	ldrb	r3, [r2, r3]
 800264a:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800264c:	68fb      	ldr	r3, [r7, #12]
 800264e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002652:	2b00      	cmp	r3, #0
 8002654:	d010      	beq.n	8002678 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002656:	4b11      	ldr	r3, [pc, #68]	; (800269c <HAL_RCC_GetSysClockFreq+0x94>)
 8002658:	685b      	ldr	r3, [r3, #4]
 800265a:	0c5b      	lsrs	r3, r3, #17
 800265c:	f003 0301 	and.w	r3, r3, #1
 8002660:	4a11      	ldr	r2, [pc, #68]	; (80026a8 <HAL_RCC_GetSysClockFreq+0xa0>)
 8002662:	5cd3      	ldrb	r3, [r2, r3]
 8002664:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	4a0d      	ldr	r2, [pc, #52]	; (80026a0 <HAL_RCC_GetSysClockFreq+0x98>)
 800266a:	fb02 f203 	mul.w	r2, r2, r3
 800266e:	68bb      	ldr	r3, [r7, #8]
 8002670:	fbb2 f3f3 	udiv	r3, r2, r3
 8002674:	617b      	str	r3, [r7, #20]
 8002676:	e004      	b.n	8002682 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	4a0c      	ldr	r2, [pc, #48]	; (80026ac <HAL_RCC_GetSysClockFreq+0xa4>)
 800267c:	fb02 f303 	mul.w	r3, r2, r3
 8002680:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8002682:	697b      	ldr	r3, [r7, #20]
 8002684:	613b      	str	r3, [r7, #16]
      break;
 8002686:	e002      	b.n	800268e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002688:	4b05      	ldr	r3, [pc, #20]	; (80026a0 <HAL_RCC_GetSysClockFreq+0x98>)
 800268a:	613b      	str	r3, [r7, #16]
      break;
 800268c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800268e:	693b      	ldr	r3, [r7, #16]
}
 8002690:	4618      	mov	r0, r3
 8002692:	371c      	adds	r7, #28
 8002694:	46bd      	mov	sp, r7
 8002696:	bc80      	pop	{r7}
 8002698:	4770      	bx	lr
 800269a:	bf00      	nop
 800269c:	40021000 	.word	0x40021000
 80026a0:	007a1200 	.word	0x007a1200
 80026a4:	08006b6c 	.word	0x08006b6c
 80026a8:	08006b7c 	.word	0x08006b7c
 80026ac:	003d0900 	.word	0x003d0900

080026b0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80026b0:	b480      	push	{r7}
 80026b2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80026b4:	4b02      	ldr	r3, [pc, #8]	; (80026c0 <HAL_RCC_GetHCLKFreq+0x10>)
 80026b6:	681b      	ldr	r3, [r3, #0]
}
 80026b8:	4618      	mov	r0, r3
 80026ba:	46bd      	mov	sp, r7
 80026bc:	bc80      	pop	{r7}
 80026be:	4770      	bx	lr
 80026c0:	20000008 	.word	0x20000008

080026c4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80026c4:	b580      	push	{r7, lr}
 80026c6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80026c8:	f7ff fff2 	bl	80026b0 <HAL_RCC_GetHCLKFreq>
 80026cc:	4602      	mov	r2, r0
 80026ce:	4b05      	ldr	r3, [pc, #20]	; (80026e4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80026d0:	685b      	ldr	r3, [r3, #4]
 80026d2:	0a1b      	lsrs	r3, r3, #8
 80026d4:	f003 0307 	and.w	r3, r3, #7
 80026d8:	4903      	ldr	r1, [pc, #12]	; (80026e8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80026da:	5ccb      	ldrb	r3, [r1, r3]
 80026dc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80026e0:	4618      	mov	r0, r3
 80026e2:	bd80      	pop	{r7, pc}
 80026e4:	40021000 	.word	0x40021000
 80026e8:	08006b64 	.word	0x08006b64

080026ec <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80026ec:	b580      	push	{r7, lr}
 80026ee:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80026f0:	f7ff ffde 	bl	80026b0 <HAL_RCC_GetHCLKFreq>
 80026f4:	4602      	mov	r2, r0
 80026f6:	4b05      	ldr	r3, [pc, #20]	; (800270c <HAL_RCC_GetPCLK2Freq+0x20>)
 80026f8:	685b      	ldr	r3, [r3, #4]
 80026fa:	0adb      	lsrs	r3, r3, #11
 80026fc:	f003 0307 	and.w	r3, r3, #7
 8002700:	4903      	ldr	r1, [pc, #12]	; (8002710 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002702:	5ccb      	ldrb	r3, [r1, r3]
 8002704:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002708:	4618      	mov	r0, r3
 800270a:	bd80      	pop	{r7, pc}
 800270c:	40021000 	.word	0x40021000
 8002710:	08006b64 	.word	0x08006b64

08002714 <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8002714:	b480      	push	{r7}
 8002716:	b083      	sub	sp, #12
 8002718:	af00      	add	r7, sp, #0
 800271a:	6078      	str	r0, [r7, #4]
 800271c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	220f      	movs	r2, #15
 8002722:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8002724:	4b11      	ldr	r3, [pc, #68]	; (800276c <HAL_RCC_GetClockConfig+0x58>)
 8002726:	685b      	ldr	r3, [r3, #4]
 8002728:	f003 0203 	and.w	r2, r3, #3
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8002730:	4b0e      	ldr	r3, [pc, #56]	; (800276c <HAL_RCC_GetClockConfig+0x58>)
 8002732:	685b      	ldr	r3, [r3, #4]
 8002734:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 800273c:	4b0b      	ldr	r3, [pc, #44]	; (800276c <HAL_RCC_GetClockConfig+0x58>)
 800273e:	685b      	ldr	r3, [r3, #4]
 8002740:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8002748:	4b08      	ldr	r3, [pc, #32]	; (800276c <HAL_RCC_GetClockConfig+0x58>)
 800274a:	685b      	ldr	r3, [r3, #4]
 800274c:	08db      	lsrs	r3, r3, #3
 800274e:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	611a      	str	r2, [r3, #16]

#if   defined(FLASH_ACR_LATENCY)
  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8002756:	4b06      	ldr	r3, [pc, #24]	; (8002770 <HAL_RCC_GetClockConfig+0x5c>)
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	f003 0207 	and.w	r2, r3, #7
 800275e:	683b      	ldr	r3, [r7, #0]
 8002760:	601a      	str	r2, [r3, #0]
#else
  /* For VALUE lines devices, only LATENCY_0 can be set*/
  *pFLatency = (uint32_t)FLASH_LATENCY_0;
#endif
}
 8002762:	bf00      	nop
 8002764:	370c      	adds	r7, #12
 8002766:	46bd      	mov	sp, r7
 8002768:	bc80      	pop	{r7}
 800276a:	4770      	bx	lr
 800276c:	40021000 	.word	0x40021000
 8002770:	40022000 	.word	0x40022000

08002774 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002774:	b480      	push	{r7}
 8002776:	b085      	sub	sp, #20
 8002778:	af00      	add	r7, sp, #0
 800277a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 800277c:	4b0a      	ldr	r3, [pc, #40]	; (80027a8 <RCC_Delay+0x34>)
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	4a0a      	ldr	r2, [pc, #40]	; (80027ac <RCC_Delay+0x38>)
 8002782:	fba2 2303 	umull	r2, r3, r2, r3
 8002786:	0a5b      	lsrs	r3, r3, #9
 8002788:	687a      	ldr	r2, [r7, #4]
 800278a:	fb02 f303 	mul.w	r3, r2, r3
 800278e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002790:	bf00      	nop
  }
  while (Delay --);
 8002792:	68fb      	ldr	r3, [r7, #12]
 8002794:	1e5a      	subs	r2, r3, #1
 8002796:	60fa      	str	r2, [r7, #12]
 8002798:	2b00      	cmp	r3, #0
 800279a:	d1f9      	bne.n	8002790 <RCC_Delay+0x1c>
}
 800279c:	bf00      	nop
 800279e:	bf00      	nop
 80027a0:	3714      	adds	r7, #20
 80027a2:	46bd      	mov	sp, r7
 80027a4:	bc80      	pop	{r7}
 80027a6:	4770      	bx	lr
 80027a8:	20000008 	.word	0x20000008
 80027ac:	10624dd3 	.word	0x10624dd3

080027b0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80027b0:	b580      	push	{r7, lr}
 80027b2:	b082      	sub	sp, #8
 80027b4:	af00      	add	r7, sp, #0
 80027b6:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	2b00      	cmp	r3, #0
 80027bc:	d101      	bne.n	80027c2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80027be:	2301      	movs	r3, #1
 80027c0:	e076      	b.n	80028b0 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80027c6:	2b00      	cmp	r3, #0
 80027c8:	d108      	bne.n	80027dc <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	685b      	ldr	r3, [r3, #4]
 80027ce:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80027d2:	d009      	beq.n	80027e8 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	2200      	movs	r2, #0
 80027d8:	61da      	str	r2, [r3, #28]
 80027da:	e005      	b.n	80027e8 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	2200      	movs	r2, #0
 80027e0:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	2200      	movs	r2, #0
 80027e6:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	2200      	movs	r2, #0
 80027ec:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80027f4:	b2db      	uxtb	r3, r3
 80027f6:	2b00      	cmp	r3, #0
 80027f8:	d106      	bne.n	8002808 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	2200      	movs	r2, #0
 80027fe:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8002802:	6878      	ldr	r0, [r7, #4]
 8002804:	f7fe ff02 	bl	800160c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	2202      	movs	r2, #2
 800280c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	681a      	ldr	r2, [r3, #0]
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800281e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	685b      	ldr	r3, [r3, #4]
 8002824:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	689b      	ldr	r3, [r3, #8]
 800282c:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8002830:	431a      	orrs	r2, r3
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	68db      	ldr	r3, [r3, #12]
 8002836:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800283a:	431a      	orrs	r2, r3
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	691b      	ldr	r3, [r3, #16]
 8002840:	f003 0302 	and.w	r3, r3, #2
 8002844:	431a      	orrs	r2, r3
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	695b      	ldr	r3, [r3, #20]
 800284a:	f003 0301 	and.w	r3, r3, #1
 800284e:	431a      	orrs	r2, r3
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	699b      	ldr	r3, [r3, #24]
 8002854:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002858:	431a      	orrs	r2, r3
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	69db      	ldr	r3, [r3, #28]
 800285e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8002862:	431a      	orrs	r2, r3
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	6a1b      	ldr	r3, [r3, #32]
 8002868:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800286c:	ea42 0103 	orr.w	r1, r2, r3
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002874:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	430a      	orrs	r2, r1
 800287e:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	699b      	ldr	r3, [r3, #24]
 8002884:	0c1a      	lsrs	r2, r3, #16
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	f002 0204 	and.w	r2, r2, #4
 800288e:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	69da      	ldr	r2, [r3, #28]
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800289e:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	2200      	movs	r2, #0
 80028a4:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	2201      	movs	r2, #1
 80028aa:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 80028ae:	2300      	movs	r3, #0
}
 80028b0:	4618      	mov	r0, r3
 80028b2:	3708      	adds	r7, #8
 80028b4:	46bd      	mov	sp, r7
 80028b6:	bd80      	pop	{r7, pc}

080028b8 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80028b8:	b580      	push	{r7, lr}
 80028ba:	b088      	sub	sp, #32
 80028bc:	af00      	add	r7, sp, #0
 80028be:	60f8      	str	r0, [r7, #12]
 80028c0:	60b9      	str	r1, [r7, #8]
 80028c2:	603b      	str	r3, [r7, #0]
 80028c4:	4613      	mov	r3, r2
 80028c6:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80028c8:	f7ff f872 	bl	80019b0 <HAL_GetTick>
 80028cc:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 80028ce:	88fb      	ldrh	r3, [r7, #6]
 80028d0:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 80028d2:	68fb      	ldr	r3, [r7, #12]
 80028d4:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80028d8:	b2db      	uxtb	r3, r3
 80028da:	2b01      	cmp	r3, #1
 80028dc:	d001      	beq.n	80028e2 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 80028de:	2302      	movs	r3, #2
 80028e0:	e12a      	b.n	8002b38 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 80028e2:	68bb      	ldr	r3, [r7, #8]
 80028e4:	2b00      	cmp	r3, #0
 80028e6:	d002      	beq.n	80028ee <HAL_SPI_Transmit+0x36>
 80028e8:	88fb      	ldrh	r3, [r7, #6]
 80028ea:	2b00      	cmp	r3, #0
 80028ec:	d101      	bne.n	80028f2 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 80028ee:	2301      	movs	r3, #1
 80028f0:	e122      	b.n	8002b38 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80028f2:	68fb      	ldr	r3, [r7, #12]
 80028f4:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80028f8:	2b01      	cmp	r3, #1
 80028fa:	d101      	bne.n	8002900 <HAL_SPI_Transmit+0x48>
 80028fc:	2302      	movs	r3, #2
 80028fe:	e11b      	b.n	8002b38 <HAL_SPI_Transmit+0x280>
 8002900:	68fb      	ldr	r3, [r7, #12]
 8002902:	2201      	movs	r2, #1
 8002904:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8002908:	68fb      	ldr	r3, [r7, #12]
 800290a:	2203      	movs	r2, #3
 800290c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002910:	68fb      	ldr	r3, [r7, #12]
 8002912:	2200      	movs	r2, #0
 8002914:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8002916:	68fb      	ldr	r3, [r7, #12]
 8002918:	68ba      	ldr	r2, [r7, #8]
 800291a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 800291c:	68fb      	ldr	r3, [r7, #12]
 800291e:	88fa      	ldrh	r2, [r7, #6]
 8002920:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8002922:	68fb      	ldr	r3, [r7, #12]
 8002924:	88fa      	ldrh	r2, [r7, #6]
 8002926:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8002928:	68fb      	ldr	r3, [r7, #12]
 800292a:	2200      	movs	r2, #0
 800292c:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 800292e:	68fb      	ldr	r3, [r7, #12]
 8002930:	2200      	movs	r2, #0
 8002932:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8002934:	68fb      	ldr	r3, [r7, #12]
 8002936:	2200      	movs	r2, #0
 8002938:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 800293a:	68fb      	ldr	r3, [r7, #12]
 800293c:	2200      	movs	r2, #0
 800293e:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8002940:	68fb      	ldr	r3, [r7, #12]
 8002942:	2200      	movs	r2, #0
 8002944:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002946:	68fb      	ldr	r3, [r7, #12]
 8002948:	689b      	ldr	r3, [r3, #8]
 800294a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800294e:	d10f      	bne.n	8002970 <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8002950:	68fb      	ldr	r3, [r7, #12]
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	681a      	ldr	r2, [r3, #0]
 8002956:	68fb      	ldr	r3, [r7, #12]
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800295e:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8002960:	68fb      	ldr	r3, [r7, #12]
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	681a      	ldr	r2, [r3, #0]
 8002966:	68fb      	ldr	r3, [r7, #12]
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800296e:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002970:	68fb      	ldr	r3, [r7, #12]
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800297a:	2b40      	cmp	r3, #64	; 0x40
 800297c:	d007      	beq.n	800298e <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800297e:	68fb      	ldr	r3, [r7, #12]
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	681a      	ldr	r2, [r3, #0]
 8002984:	68fb      	ldr	r3, [r7, #12]
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800298c:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800298e:	68fb      	ldr	r3, [r7, #12]
 8002990:	68db      	ldr	r3, [r3, #12]
 8002992:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002996:	d152      	bne.n	8002a3e <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002998:	68fb      	ldr	r3, [r7, #12]
 800299a:	685b      	ldr	r3, [r3, #4]
 800299c:	2b00      	cmp	r3, #0
 800299e:	d002      	beq.n	80029a6 <HAL_SPI_Transmit+0xee>
 80029a0:	8b7b      	ldrh	r3, [r7, #26]
 80029a2:	2b01      	cmp	r3, #1
 80029a4:	d145      	bne.n	8002a32 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80029a6:	68fb      	ldr	r3, [r7, #12]
 80029a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029aa:	881a      	ldrh	r2, [r3, #0]
 80029ac:	68fb      	ldr	r3, [r7, #12]
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80029b2:	68fb      	ldr	r3, [r7, #12]
 80029b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029b6:	1c9a      	adds	r2, r3, #2
 80029b8:	68fb      	ldr	r3, [r7, #12]
 80029ba:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80029bc:	68fb      	ldr	r3, [r7, #12]
 80029be:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80029c0:	b29b      	uxth	r3, r3
 80029c2:	3b01      	subs	r3, #1
 80029c4:	b29a      	uxth	r2, r3
 80029c6:	68fb      	ldr	r3, [r7, #12]
 80029c8:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80029ca:	e032      	b.n	8002a32 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80029cc:	68fb      	ldr	r3, [r7, #12]
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	689b      	ldr	r3, [r3, #8]
 80029d2:	f003 0302 	and.w	r3, r3, #2
 80029d6:	2b02      	cmp	r3, #2
 80029d8:	d112      	bne.n	8002a00 <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80029da:	68fb      	ldr	r3, [r7, #12]
 80029dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029de:	881a      	ldrh	r2, [r3, #0]
 80029e0:	68fb      	ldr	r3, [r7, #12]
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80029e6:	68fb      	ldr	r3, [r7, #12]
 80029e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029ea:	1c9a      	adds	r2, r3, #2
 80029ec:	68fb      	ldr	r3, [r7, #12]
 80029ee:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80029f0:	68fb      	ldr	r3, [r7, #12]
 80029f2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80029f4:	b29b      	uxth	r3, r3
 80029f6:	3b01      	subs	r3, #1
 80029f8:	b29a      	uxth	r2, r3
 80029fa:	68fb      	ldr	r3, [r7, #12]
 80029fc:	86da      	strh	r2, [r3, #54]	; 0x36
 80029fe:	e018      	b.n	8002a32 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002a00:	f7fe ffd6 	bl	80019b0 <HAL_GetTick>
 8002a04:	4602      	mov	r2, r0
 8002a06:	69fb      	ldr	r3, [r7, #28]
 8002a08:	1ad3      	subs	r3, r2, r3
 8002a0a:	683a      	ldr	r2, [r7, #0]
 8002a0c:	429a      	cmp	r2, r3
 8002a0e:	d803      	bhi.n	8002a18 <HAL_SPI_Transmit+0x160>
 8002a10:	683b      	ldr	r3, [r7, #0]
 8002a12:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002a16:	d102      	bne.n	8002a1e <HAL_SPI_Transmit+0x166>
 8002a18:	683b      	ldr	r3, [r7, #0]
 8002a1a:	2b00      	cmp	r3, #0
 8002a1c:	d109      	bne.n	8002a32 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8002a1e:	68fb      	ldr	r3, [r7, #12]
 8002a20:	2201      	movs	r2, #1
 8002a22:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          __HAL_UNLOCK(hspi);
 8002a26:	68fb      	ldr	r3, [r7, #12]
 8002a28:	2200      	movs	r2, #0
 8002a2a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
          return HAL_TIMEOUT;
 8002a2e:	2303      	movs	r3, #3
 8002a30:	e082      	b.n	8002b38 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8002a32:	68fb      	ldr	r3, [r7, #12]
 8002a34:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002a36:	b29b      	uxth	r3, r3
 8002a38:	2b00      	cmp	r3, #0
 8002a3a:	d1c7      	bne.n	80029cc <HAL_SPI_Transmit+0x114>
 8002a3c:	e053      	b.n	8002ae6 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002a3e:	68fb      	ldr	r3, [r7, #12]
 8002a40:	685b      	ldr	r3, [r3, #4]
 8002a42:	2b00      	cmp	r3, #0
 8002a44:	d002      	beq.n	8002a4c <HAL_SPI_Transmit+0x194>
 8002a46:	8b7b      	ldrh	r3, [r7, #26]
 8002a48:	2b01      	cmp	r3, #1
 8002a4a:	d147      	bne.n	8002adc <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8002a4c:	68fb      	ldr	r3, [r7, #12]
 8002a4e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002a50:	68fb      	ldr	r3, [r7, #12]
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	330c      	adds	r3, #12
 8002a56:	7812      	ldrb	r2, [r2, #0]
 8002a58:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8002a5a:	68fb      	ldr	r3, [r7, #12]
 8002a5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a5e:	1c5a      	adds	r2, r3, #1
 8002a60:	68fb      	ldr	r3, [r7, #12]
 8002a62:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8002a64:	68fb      	ldr	r3, [r7, #12]
 8002a66:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002a68:	b29b      	uxth	r3, r3
 8002a6a:	3b01      	subs	r3, #1
 8002a6c:	b29a      	uxth	r2, r3
 8002a6e:	68fb      	ldr	r3, [r7, #12]
 8002a70:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8002a72:	e033      	b.n	8002adc <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002a74:	68fb      	ldr	r3, [r7, #12]
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	689b      	ldr	r3, [r3, #8]
 8002a7a:	f003 0302 	and.w	r3, r3, #2
 8002a7e:	2b02      	cmp	r3, #2
 8002a80:	d113      	bne.n	8002aaa <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8002a82:	68fb      	ldr	r3, [r7, #12]
 8002a84:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002a86:	68fb      	ldr	r3, [r7, #12]
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	330c      	adds	r3, #12
 8002a8c:	7812      	ldrb	r2, [r2, #0]
 8002a8e:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8002a90:	68fb      	ldr	r3, [r7, #12]
 8002a92:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a94:	1c5a      	adds	r2, r3, #1
 8002a96:	68fb      	ldr	r3, [r7, #12]
 8002a98:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8002a9a:	68fb      	ldr	r3, [r7, #12]
 8002a9c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002a9e:	b29b      	uxth	r3, r3
 8002aa0:	3b01      	subs	r3, #1
 8002aa2:	b29a      	uxth	r2, r3
 8002aa4:	68fb      	ldr	r3, [r7, #12]
 8002aa6:	86da      	strh	r2, [r3, #54]	; 0x36
 8002aa8:	e018      	b.n	8002adc <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002aaa:	f7fe ff81 	bl	80019b0 <HAL_GetTick>
 8002aae:	4602      	mov	r2, r0
 8002ab0:	69fb      	ldr	r3, [r7, #28]
 8002ab2:	1ad3      	subs	r3, r2, r3
 8002ab4:	683a      	ldr	r2, [r7, #0]
 8002ab6:	429a      	cmp	r2, r3
 8002ab8:	d803      	bhi.n	8002ac2 <HAL_SPI_Transmit+0x20a>
 8002aba:	683b      	ldr	r3, [r7, #0]
 8002abc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002ac0:	d102      	bne.n	8002ac8 <HAL_SPI_Transmit+0x210>
 8002ac2:	683b      	ldr	r3, [r7, #0]
 8002ac4:	2b00      	cmp	r3, #0
 8002ac6:	d109      	bne.n	8002adc <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8002ac8:	68fb      	ldr	r3, [r7, #12]
 8002aca:	2201      	movs	r2, #1
 8002acc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          __HAL_UNLOCK(hspi);
 8002ad0:	68fb      	ldr	r3, [r7, #12]
 8002ad2:	2200      	movs	r2, #0
 8002ad4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
          return HAL_TIMEOUT;
 8002ad8:	2303      	movs	r3, #3
 8002ada:	e02d      	b.n	8002b38 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8002adc:	68fb      	ldr	r3, [r7, #12]
 8002ade:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002ae0:	b29b      	uxth	r3, r3
 8002ae2:	2b00      	cmp	r3, #0
 8002ae4:	d1c6      	bne.n	8002a74 <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002ae6:	69fa      	ldr	r2, [r7, #28]
 8002ae8:	6839      	ldr	r1, [r7, #0]
 8002aea:	68f8      	ldr	r0, [r7, #12]
 8002aec:	f000 fa66 	bl	8002fbc <SPI_EndRxTxTransaction>
 8002af0:	4603      	mov	r3, r0
 8002af2:	2b00      	cmp	r3, #0
 8002af4:	d002      	beq.n	8002afc <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002af6:	68fb      	ldr	r3, [r7, #12]
 8002af8:	2220      	movs	r2, #32
 8002afa:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8002afc:	68fb      	ldr	r3, [r7, #12]
 8002afe:	689b      	ldr	r3, [r3, #8]
 8002b00:	2b00      	cmp	r3, #0
 8002b02:	d10a      	bne.n	8002b1a <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002b04:	2300      	movs	r3, #0
 8002b06:	617b      	str	r3, [r7, #20]
 8002b08:	68fb      	ldr	r3, [r7, #12]
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	68db      	ldr	r3, [r3, #12]
 8002b0e:	617b      	str	r3, [r7, #20]
 8002b10:	68fb      	ldr	r3, [r7, #12]
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	689b      	ldr	r3, [r3, #8]
 8002b16:	617b      	str	r3, [r7, #20]
 8002b18:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8002b1a:	68fb      	ldr	r3, [r7, #12]
 8002b1c:	2201      	movs	r2, #1
 8002b1e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8002b22:	68fb      	ldr	r3, [r7, #12]
 8002b24:	2200      	movs	r2, #0
 8002b26:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002b2a:	68fb      	ldr	r3, [r7, #12]
 8002b2c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002b2e:	2b00      	cmp	r3, #0
 8002b30:	d001      	beq.n	8002b36 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8002b32:	2301      	movs	r3, #1
 8002b34:	e000      	b.n	8002b38 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8002b36:	2300      	movs	r3, #0
  }
}
 8002b38:	4618      	mov	r0, r3
 8002b3a:	3720      	adds	r7, #32
 8002b3c:	46bd      	mov	sp, r7
 8002b3e:	bd80      	pop	{r7, pc}

08002b40 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8002b40:	b580      	push	{r7, lr}
 8002b42:	b08a      	sub	sp, #40	; 0x28
 8002b44:	af00      	add	r7, sp, #0
 8002b46:	60f8      	str	r0, [r7, #12]
 8002b48:	60b9      	str	r1, [r7, #8]
 8002b4a:	607a      	str	r2, [r7, #4]
 8002b4c:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8002b4e:	2301      	movs	r3, #1
 8002b50:	627b      	str	r3, [r7, #36]	; 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002b52:	f7fe ff2d 	bl	80019b0 <HAL_GetTick>
 8002b56:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8002b58:	68fb      	ldr	r3, [r7, #12]
 8002b5a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002b5e:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8002b60:	68fb      	ldr	r3, [r7, #12]
 8002b62:	685b      	ldr	r3, [r3, #4]
 8002b64:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8002b66:	887b      	ldrh	r3, [r7, #2]
 8002b68:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8002b6a:	7ffb      	ldrb	r3, [r7, #31]
 8002b6c:	2b01      	cmp	r3, #1
 8002b6e:	d00c      	beq.n	8002b8a <HAL_SPI_TransmitReceive+0x4a>
 8002b70:	69bb      	ldr	r3, [r7, #24]
 8002b72:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002b76:	d106      	bne.n	8002b86 <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8002b78:	68fb      	ldr	r3, [r7, #12]
 8002b7a:	689b      	ldr	r3, [r3, #8]
 8002b7c:	2b00      	cmp	r3, #0
 8002b7e:	d102      	bne.n	8002b86 <HAL_SPI_TransmitReceive+0x46>
 8002b80:	7ffb      	ldrb	r3, [r7, #31]
 8002b82:	2b04      	cmp	r3, #4
 8002b84:	d001      	beq.n	8002b8a <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8002b86:	2302      	movs	r3, #2
 8002b88:	e17f      	b.n	8002e8a <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8002b8a:	68bb      	ldr	r3, [r7, #8]
 8002b8c:	2b00      	cmp	r3, #0
 8002b8e:	d005      	beq.n	8002b9c <HAL_SPI_TransmitReceive+0x5c>
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	2b00      	cmp	r3, #0
 8002b94:	d002      	beq.n	8002b9c <HAL_SPI_TransmitReceive+0x5c>
 8002b96:	887b      	ldrh	r3, [r7, #2]
 8002b98:	2b00      	cmp	r3, #0
 8002b9a:	d101      	bne.n	8002ba0 <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 8002b9c:	2301      	movs	r3, #1
 8002b9e:	e174      	b.n	8002e8a <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002ba0:	68fb      	ldr	r3, [r7, #12]
 8002ba2:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8002ba6:	2b01      	cmp	r3, #1
 8002ba8:	d101      	bne.n	8002bae <HAL_SPI_TransmitReceive+0x6e>
 8002baa:	2302      	movs	r3, #2
 8002bac:	e16d      	b.n	8002e8a <HAL_SPI_TransmitReceive+0x34a>
 8002bae:	68fb      	ldr	r3, [r7, #12]
 8002bb0:	2201      	movs	r2, #1
 8002bb2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8002bb6:	68fb      	ldr	r3, [r7, #12]
 8002bb8:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002bbc:	b2db      	uxtb	r3, r3
 8002bbe:	2b04      	cmp	r3, #4
 8002bc0:	d003      	beq.n	8002bca <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8002bc2:	68fb      	ldr	r3, [r7, #12]
 8002bc4:	2205      	movs	r2, #5
 8002bc6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002bca:	68fb      	ldr	r3, [r7, #12]
 8002bcc:	2200      	movs	r2, #0
 8002bce:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8002bd0:	68fb      	ldr	r3, [r7, #12]
 8002bd2:	687a      	ldr	r2, [r7, #4]
 8002bd4:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8002bd6:	68fb      	ldr	r3, [r7, #12]
 8002bd8:	887a      	ldrh	r2, [r7, #2]
 8002bda:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8002bdc:	68fb      	ldr	r3, [r7, #12]
 8002bde:	887a      	ldrh	r2, [r7, #2]
 8002be0:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8002be2:	68fb      	ldr	r3, [r7, #12]
 8002be4:	68ba      	ldr	r2, [r7, #8]
 8002be6:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8002be8:	68fb      	ldr	r3, [r7, #12]
 8002bea:	887a      	ldrh	r2, [r7, #2]
 8002bec:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8002bee:	68fb      	ldr	r3, [r7, #12]
 8002bf0:	887a      	ldrh	r2, [r7, #2]
 8002bf2:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8002bf4:	68fb      	ldr	r3, [r7, #12]
 8002bf6:	2200      	movs	r2, #0
 8002bf8:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8002bfa:	68fb      	ldr	r3, [r7, #12]
 8002bfc:	2200      	movs	r2, #0
 8002bfe:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002c00:	68fb      	ldr	r3, [r7, #12]
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002c0a:	2b40      	cmp	r3, #64	; 0x40
 8002c0c:	d007      	beq.n	8002c1e <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002c0e:	68fb      	ldr	r3, [r7, #12]
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	681a      	ldr	r2, [r3, #0]
 8002c14:	68fb      	ldr	r3, [r7, #12]
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002c1c:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8002c1e:	68fb      	ldr	r3, [r7, #12]
 8002c20:	68db      	ldr	r3, [r3, #12]
 8002c22:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002c26:	d17e      	bne.n	8002d26 <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002c28:	68fb      	ldr	r3, [r7, #12]
 8002c2a:	685b      	ldr	r3, [r3, #4]
 8002c2c:	2b00      	cmp	r3, #0
 8002c2e:	d002      	beq.n	8002c36 <HAL_SPI_TransmitReceive+0xf6>
 8002c30:	8afb      	ldrh	r3, [r7, #22]
 8002c32:	2b01      	cmp	r3, #1
 8002c34:	d16c      	bne.n	8002d10 <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8002c36:	68fb      	ldr	r3, [r7, #12]
 8002c38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c3a:	881a      	ldrh	r2, [r3, #0]
 8002c3c:	68fb      	ldr	r3, [r7, #12]
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8002c42:	68fb      	ldr	r3, [r7, #12]
 8002c44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c46:	1c9a      	adds	r2, r3, #2
 8002c48:	68fb      	ldr	r3, [r7, #12]
 8002c4a:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8002c4c:	68fb      	ldr	r3, [r7, #12]
 8002c4e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002c50:	b29b      	uxth	r3, r3
 8002c52:	3b01      	subs	r3, #1
 8002c54:	b29a      	uxth	r2, r3
 8002c56:	68fb      	ldr	r3, [r7, #12]
 8002c58:	86da      	strh	r2, [r3, #54]	; 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002c5a:	e059      	b.n	8002d10 <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8002c5c:	68fb      	ldr	r3, [r7, #12]
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	689b      	ldr	r3, [r3, #8]
 8002c62:	f003 0302 	and.w	r3, r3, #2
 8002c66:	2b02      	cmp	r3, #2
 8002c68:	d11b      	bne.n	8002ca2 <HAL_SPI_TransmitReceive+0x162>
 8002c6a:	68fb      	ldr	r3, [r7, #12]
 8002c6c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002c6e:	b29b      	uxth	r3, r3
 8002c70:	2b00      	cmp	r3, #0
 8002c72:	d016      	beq.n	8002ca2 <HAL_SPI_TransmitReceive+0x162>
 8002c74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c76:	2b01      	cmp	r3, #1
 8002c78:	d113      	bne.n	8002ca2 <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8002c7a:	68fb      	ldr	r3, [r7, #12]
 8002c7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c7e:	881a      	ldrh	r2, [r3, #0]
 8002c80:	68fb      	ldr	r3, [r7, #12]
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002c86:	68fb      	ldr	r3, [r7, #12]
 8002c88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c8a:	1c9a      	adds	r2, r3, #2
 8002c8c:	68fb      	ldr	r3, [r7, #12]
 8002c8e:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8002c90:	68fb      	ldr	r3, [r7, #12]
 8002c92:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002c94:	b29b      	uxth	r3, r3
 8002c96:	3b01      	subs	r3, #1
 8002c98:	b29a      	uxth	r2, r3
 8002c9a:	68fb      	ldr	r3, [r7, #12]
 8002c9c:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8002c9e:	2300      	movs	r3, #0
 8002ca0:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8002ca2:	68fb      	ldr	r3, [r7, #12]
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	689b      	ldr	r3, [r3, #8]
 8002ca8:	f003 0301 	and.w	r3, r3, #1
 8002cac:	2b01      	cmp	r3, #1
 8002cae:	d119      	bne.n	8002ce4 <HAL_SPI_TransmitReceive+0x1a4>
 8002cb0:	68fb      	ldr	r3, [r7, #12]
 8002cb2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002cb4:	b29b      	uxth	r3, r3
 8002cb6:	2b00      	cmp	r3, #0
 8002cb8:	d014      	beq.n	8002ce4 <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8002cba:	68fb      	ldr	r3, [r7, #12]
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	68da      	ldr	r2, [r3, #12]
 8002cc0:	68fb      	ldr	r3, [r7, #12]
 8002cc2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002cc4:	b292      	uxth	r2, r2
 8002cc6:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8002cc8:	68fb      	ldr	r3, [r7, #12]
 8002cca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002ccc:	1c9a      	adds	r2, r3, #2
 8002cce:	68fb      	ldr	r3, [r7, #12]
 8002cd0:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8002cd2:	68fb      	ldr	r3, [r7, #12]
 8002cd4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002cd6:	b29b      	uxth	r3, r3
 8002cd8:	3b01      	subs	r3, #1
 8002cda:	b29a      	uxth	r2, r3
 8002cdc:	68fb      	ldr	r3, [r7, #12]
 8002cde:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8002ce0:	2301      	movs	r3, #1
 8002ce2:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8002ce4:	f7fe fe64 	bl	80019b0 <HAL_GetTick>
 8002ce8:	4602      	mov	r2, r0
 8002cea:	6a3b      	ldr	r3, [r7, #32]
 8002cec:	1ad3      	subs	r3, r2, r3
 8002cee:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002cf0:	429a      	cmp	r2, r3
 8002cf2:	d80d      	bhi.n	8002d10 <HAL_SPI_TransmitReceive+0x1d0>
 8002cf4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002cf6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002cfa:	d009      	beq.n	8002d10 <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8002cfc:	68fb      	ldr	r3, [r7, #12]
 8002cfe:	2201      	movs	r2, #1
 8002d00:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        __HAL_UNLOCK(hspi);
 8002d04:	68fb      	ldr	r3, [r7, #12]
 8002d06:	2200      	movs	r2, #0
 8002d08:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
        return HAL_TIMEOUT;
 8002d0c:	2303      	movs	r3, #3
 8002d0e:	e0bc      	b.n	8002e8a <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002d10:	68fb      	ldr	r3, [r7, #12]
 8002d12:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002d14:	b29b      	uxth	r3, r3
 8002d16:	2b00      	cmp	r3, #0
 8002d18:	d1a0      	bne.n	8002c5c <HAL_SPI_TransmitReceive+0x11c>
 8002d1a:	68fb      	ldr	r3, [r7, #12]
 8002d1c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002d1e:	b29b      	uxth	r3, r3
 8002d20:	2b00      	cmp	r3, #0
 8002d22:	d19b      	bne.n	8002c5c <HAL_SPI_TransmitReceive+0x11c>
 8002d24:	e082      	b.n	8002e2c <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002d26:	68fb      	ldr	r3, [r7, #12]
 8002d28:	685b      	ldr	r3, [r3, #4]
 8002d2a:	2b00      	cmp	r3, #0
 8002d2c:	d002      	beq.n	8002d34 <HAL_SPI_TransmitReceive+0x1f4>
 8002d2e:	8afb      	ldrh	r3, [r7, #22]
 8002d30:	2b01      	cmp	r3, #1
 8002d32:	d171      	bne.n	8002e18 <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8002d34:	68fb      	ldr	r3, [r7, #12]
 8002d36:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002d38:	68fb      	ldr	r3, [r7, #12]
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	330c      	adds	r3, #12
 8002d3e:	7812      	ldrb	r2, [r2, #0]
 8002d40:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8002d42:	68fb      	ldr	r3, [r7, #12]
 8002d44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d46:	1c5a      	adds	r2, r3, #1
 8002d48:	68fb      	ldr	r3, [r7, #12]
 8002d4a:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8002d4c:	68fb      	ldr	r3, [r7, #12]
 8002d4e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002d50:	b29b      	uxth	r3, r3
 8002d52:	3b01      	subs	r3, #1
 8002d54:	b29a      	uxth	r2, r3
 8002d56:	68fb      	ldr	r3, [r7, #12]
 8002d58:	86da      	strh	r2, [r3, #54]	; 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002d5a:	e05d      	b.n	8002e18 <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8002d5c:	68fb      	ldr	r3, [r7, #12]
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	689b      	ldr	r3, [r3, #8]
 8002d62:	f003 0302 	and.w	r3, r3, #2
 8002d66:	2b02      	cmp	r3, #2
 8002d68:	d11c      	bne.n	8002da4 <HAL_SPI_TransmitReceive+0x264>
 8002d6a:	68fb      	ldr	r3, [r7, #12]
 8002d6c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002d6e:	b29b      	uxth	r3, r3
 8002d70:	2b00      	cmp	r3, #0
 8002d72:	d017      	beq.n	8002da4 <HAL_SPI_TransmitReceive+0x264>
 8002d74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d76:	2b01      	cmp	r3, #1
 8002d78:	d114      	bne.n	8002da4 <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8002d7a:	68fb      	ldr	r3, [r7, #12]
 8002d7c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002d7e:	68fb      	ldr	r3, [r7, #12]
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	330c      	adds	r3, #12
 8002d84:	7812      	ldrb	r2, [r2, #0]
 8002d86:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8002d88:	68fb      	ldr	r3, [r7, #12]
 8002d8a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d8c:	1c5a      	adds	r2, r3, #1
 8002d8e:	68fb      	ldr	r3, [r7, #12]
 8002d90:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8002d92:	68fb      	ldr	r3, [r7, #12]
 8002d94:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002d96:	b29b      	uxth	r3, r3
 8002d98:	3b01      	subs	r3, #1
 8002d9a:	b29a      	uxth	r2, r3
 8002d9c:	68fb      	ldr	r3, [r7, #12]
 8002d9e:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8002da0:	2300      	movs	r3, #0
 8002da2:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8002da4:	68fb      	ldr	r3, [r7, #12]
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	689b      	ldr	r3, [r3, #8]
 8002daa:	f003 0301 	and.w	r3, r3, #1
 8002dae:	2b01      	cmp	r3, #1
 8002db0:	d119      	bne.n	8002de6 <HAL_SPI_TransmitReceive+0x2a6>
 8002db2:	68fb      	ldr	r3, [r7, #12]
 8002db4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002db6:	b29b      	uxth	r3, r3
 8002db8:	2b00      	cmp	r3, #0
 8002dba:	d014      	beq.n	8002de6 <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8002dbc:	68fb      	ldr	r3, [r7, #12]
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	68da      	ldr	r2, [r3, #12]
 8002dc2:	68fb      	ldr	r3, [r7, #12]
 8002dc4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002dc6:	b2d2      	uxtb	r2, r2
 8002dc8:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8002dca:	68fb      	ldr	r3, [r7, #12]
 8002dcc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002dce:	1c5a      	adds	r2, r3, #1
 8002dd0:	68fb      	ldr	r3, [r7, #12]
 8002dd2:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8002dd4:	68fb      	ldr	r3, [r7, #12]
 8002dd6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002dd8:	b29b      	uxth	r3, r3
 8002dda:	3b01      	subs	r3, #1
 8002ddc:	b29a      	uxth	r2, r3
 8002dde:	68fb      	ldr	r3, [r7, #12]
 8002de0:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8002de2:	2301      	movs	r3, #1
 8002de4:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8002de6:	f7fe fde3 	bl	80019b0 <HAL_GetTick>
 8002dea:	4602      	mov	r2, r0
 8002dec:	6a3b      	ldr	r3, [r7, #32]
 8002dee:	1ad3      	subs	r3, r2, r3
 8002df0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002df2:	429a      	cmp	r2, r3
 8002df4:	d803      	bhi.n	8002dfe <HAL_SPI_TransmitReceive+0x2be>
 8002df6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002df8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002dfc:	d102      	bne.n	8002e04 <HAL_SPI_TransmitReceive+0x2c4>
 8002dfe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002e00:	2b00      	cmp	r3, #0
 8002e02:	d109      	bne.n	8002e18 <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8002e04:	68fb      	ldr	r3, [r7, #12]
 8002e06:	2201      	movs	r2, #1
 8002e08:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        __HAL_UNLOCK(hspi);
 8002e0c:	68fb      	ldr	r3, [r7, #12]
 8002e0e:	2200      	movs	r2, #0
 8002e10:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
        return HAL_TIMEOUT;
 8002e14:	2303      	movs	r3, #3
 8002e16:	e038      	b.n	8002e8a <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002e18:	68fb      	ldr	r3, [r7, #12]
 8002e1a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002e1c:	b29b      	uxth	r3, r3
 8002e1e:	2b00      	cmp	r3, #0
 8002e20:	d19c      	bne.n	8002d5c <HAL_SPI_TransmitReceive+0x21c>
 8002e22:	68fb      	ldr	r3, [r7, #12]
 8002e24:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002e26:	b29b      	uxth	r3, r3
 8002e28:	2b00      	cmp	r3, #0
 8002e2a:	d197      	bne.n	8002d5c <HAL_SPI_TransmitReceive+0x21c>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002e2c:	6a3a      	ldr	r2, [r7, #32]
 8002e2e:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8002e30:	68f8      	ldr	r0, [r7, #12]
 8002e32:	f000 f8c3 	bl	8002fbc <SPI_EndRxTxTransaction>
 8002e36:	4603      	mov	r3, r0
 8002e38:	2b00      	cmp	r3, #0
 8002e3a:	d008      	beq.n	8002e4e <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002e3c:	68fb      	ldr	r3, [r7, #12]
 8002e3e:	2220      	movs	r2, #32
 8002e40:	655a      	str	r2, [r3, #84]	; 0x54
    __HAL_UNLOCK(hspi);
 8002e42:	68fb      	ldr	r3, [r7, #12]
 8002e44:	2200      	movs	r2, #0
 8002e46:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
    return HAL_ERROR;
 8002e4a:	2301      	movs	r3, #1
 8002e4c:	e01d      	b.n	8002e8a <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8002e4e:	68fb      	ldr	r3, [r7, #12]
 8002e50:	689b      	ldr	r3, [r3, #8]
 8002e52:	2b00      	cmp	r3, #0
 8002e54:	d10a      	bne.n	8002e6c <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002e56:	2300      	movs	r3, #0
 8002e58:	613b      	str	r3, [r7, #16]
 8002e5a:	68fb      	ldr	r3, [r7, #12]
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	68db      	ldr	r3, [r3, #12]
 8002e60:	613b      	str	r3, [r7, #16]
 8002e62:	68fb      	ldr	r3, [r7, #12]
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	689b      	ldr	r3, [r3, #8]
 8002e68:	613b      	str	r3, [r7, #16]
 8002e6a:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 8002e6c:	68fb      	ldr	r3, [r7, #12]
 8002e6e:	2201      	movs	r2, #1
 8002e70:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8002e74:	68fb      	ldr	r3, [r7, #12]
 8002e76:	2200      	movs	r2, #0
 8002e78:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002e7c:	68fb      	ldr	r3, [r7, #12]
 8002e7e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002e80:	2b00      	cmp	r3, #0
 8002e82:	d001      	beq.n	8002e88 <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 8002e84:	2301      	movs	r3, #1
 8002e86:	e000      	b.n	8002e8a <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 8002e88:	2300      	movs	r3, #0
  }
}
 8002e8a:	4618      	mov	r0, r3
 8002e8c:	3728      	adds	r7, #40	; 0x28
 8002e8e:	46bd      	mov	sp, r7
 8002e90:	bd80      	pop	{r7, pc}

08002e92 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(const SPI_HandleTypeDef *hspi)
{
 8002e92:	b480      	push	{r7}
 8002e94:	b083      	sub	sp, #12
 8002e96:	af00      	add	r7, sp, #0
 8002e98:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002ea0:	b2db      	uxtb	r3, r3
}
 8002ea2:	4618      	mov	r0, r3
 8002ea4:	370c      	adds	r7, #12
 8002ea6:	46bd      	mov	sp, r7
 8002ea8:	bc80      	pop	{r7}
 8002eaa:	4770      	bx	lr

08002eac <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8002eac:	b580      	push	{r7, lr}
 8002eae:	b088      	sub	sp, #32
 8002eb0:	af00      	add	r7, sp, #0
 8002eb2:	60f8      	str	r0, [r7, #12]
 8002eb4:	60b9      	str	r1, [r7, #8]
 8002eb6:	603b      	str	r3, [r7, #0]
 8002eb8:	4613      	mov	r3, r2
 8002eba:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8002ebc:	f7fe fd78 	bl	80019b0 <HAL_GetTick>
 8002ec0:	4602      	mov	r2, r0
 8002ec2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002ec4:	1a9b      	subs	r3, r3, r2
 8002ec6:	683a      	ldr	r2, [r7, #0]
 8002ec8:	4413      	add	r3, r2
 8002eca:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8002ecc:	f7fe fd70 	bl	80019b0 <HAL_GetTick>
 8002ed0:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8002ed2:	4b39      	ldr	r3, [pc, #228]	; (8002fb8 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	015b      	lsls	r3, r3, #5
 8002ed8:	0d1b      	lsrs	r3, r3, #20
 8002eda:	69fa      	ldr	r2, [r7, #28]
 8002edc:	fb02 f303 	mul.w	r3, r2, r3
 8002ee0:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002ee2:	e054      	b.n	8002f8e <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8002ee4:	683b      	ldr	r3, [r7, #0]
 8002ee6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002eea:	d050      	beq.n	8002f8e <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8002eec:	f7fe fd60 	bl	80019b0 <HAL_GetTick>
 8002ef0:	4602      	mov	r2, r0
 8002ef2:	69bb      	ldr	r3, [r7, #24]
 8002ef4:	1ad3      	subs	r3, r2, r3
 8002ef6:	69fa      	ldr	r2, [r7, #28]
 8002ef8:	429a      	cmp	r2, r3
 8002efa:	d902      	bls.n	8002f02 <SPI_WaitFlagStateUntilTimeout+0x56>
 8002efc:	69fb      	ldr	r3, [r7, #28]
 8002efe:	2b00      	cmp	r3, #0
 8002f00:	d13d      	bne.n	8002f7e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8002f02:	68fb      	ldr	r3, [r7, #12]
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	685a      	ldr	r2, [r3, #4]
 8002f08:	68fb      	ldr	r3, [r7, #12]
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8002f10:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002f12:	68fb      	ldr	r3, [r7, #12]
 8002f14:	685b      	ldr	r3, [r3, #4]
 8002f16:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002f1a:	d111      	bne.n	8002f40 <SPI_WaitFlagStateUntilTimeout+0x94>
 8002f1c:	68fb      	ldr	r3, [r7, #12]
 8002f1e:	689b      	ldr	r3, [r3, #8]
 8002f20:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002f24:	d004      	beq.n	8002f30 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8002f26:	68fb      	ldr	r3, [r7, #12]
 8002f28:	689b      	ldr	r3, [r3, #8]
 8002f2a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002f2e:	d107      	bne.n	8002f40 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8002f30:	68fb      	ldr	r3, [r7, #12]
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	681a      	ldr	r2, [r3, #0]
 8002f36:	68fb      	ldr	r3, [r7, #12]
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002f3e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8002f40:	68fb      	ldr	r3, [r7, #12]
 8002f42:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f44:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002f48:	d10f      	bne.n	8002f6a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8002f4a:	68fb      	ldr	r3, [r7, #12]
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	681a      	ldr	r2, [r3, #0]
 8002f50:	68fb      	ldr	r3, [r7, #12]
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002f58:	601a      	str	r2, [r3, #0]
 8002f5a:	68fb      	ldr	r3, [r7, #12]
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	681a      	ldr	r2, [r3, #0]
 8002f60:	68fb      	ldr	r3, [r7, #12]
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002f68:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8002f6a:	68fb      	ldr	r3, [r7, #12]
 8002f6c:	2201      	movs	r2, #1
 8002f6e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8002f72:	68fb      	ldr	r3, [r7, #12]
 8002f74:	2200      	movs	r2, #0
 8002f76:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8002f7a:	2303      	movs	r3, #3
 8002f7c:	e017      	b.n	8002fae <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8002f7e:	697b      	ldr	r3, [r7, #20]
 8002f80:	2b00      	cmp	r3, #0
 8002f82:	d101      	bne.n	8002f88 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8002f84:	2300      	movs	r3, #0
 8002f86:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8002f88:	697b      	ldr	r3, [r7, #20]
 8002f8a:	3b01      	subs	r3, #1
 8002f8c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002f8e:	68fb      	ldr	r3, [r7, #12]
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	689a      	ldr	r2, [r3, #8]
 8002f94:	68bb      	ldr	r3, [r7, #8]
 8002f96:	4013      	ands	r3, r2
 8002f98:	68ba      	ldr	r2, [r7, #8]
 8002f9a:	429a      	cmp	r2, r3
 8002f9c:	bf0c      	ite	eq
 8002f9e:	2301      	moveq	r3, #1
 8002fa0:	2300      	movne	r3, #0
 8002fa2:	b2db      	uxtb	r3, r3
 8002fa4:	461a      	mov	r2, r3
 8002fa6:	79fb      	ldrb	r3, [r7, #7]
 8002fa8:	429a      	cmp	r2, r3
 8002faa:	d19b      	bne.n	8002ee4 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8002fac:	2300      	movs	r3, #0
}
 8002fae:	4618      	mov	r0, r3
 8002fb0:	3720      	adds	r7, #32
 8002fb2:	46bd      	mov	sp, r7
 8002fb4:	bd80      	pop	{r7, pc}
 8002fb6:	bf00      	nop
 8002fb8:	20000008 	.word	0x20000008

08002fbc <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8002fbc:	b580      	push	{r7, lr}
 8002fbe:	b086      	sub	sp, #24
 8002fc0:	af02      	add	r7, sp, #8
 8002fc2:	60f8      	str	r0, [r7, #12]
 8002fc4:	60b9      	str	r1, [r7, #8]
 8002fc6:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	9300      	str	r3, [sp, #0]
 8002fcc:	68bb      	ldr	r3, [r7, #8]
 8002fce:	2201      	movs	r2, #1
 8002fd0:	2102      	movs	r1, #2
 8002fd2:	68f8      	ldr	r0, [r7, #12]
 8002fd4:	f7ff ff6a 	bl	8002eac <SPI_WaitFlagStateUntilTimeout>
 8002fd8:	4603      	mov	r3, r0
 8002fda:	2b00      	cmp	r3, #0
 8002fdc:	d007      	beq.n	8002fee <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002fde:	68fb      	ldr	r3, [r7, #12]
 8002fe0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002fe2:	f043 0220 	orr.w	r2, r3, #32
 8002fe6:	68fb      	ldr	r3, [r7, #12]
 8002fe8:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 8002fea:	2303      	movs	r3, #3
 8002fec:	e013      	b.n	8003016 <SPI_EndRxTxTransaction+0x5a>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	9300      	str	r3, [sp, #0]
 8002ff2:	68bb      	ldr	r3, [r7, #8]
 8002ff4:	2200      	movs	r2, #0
 8002ff6:	2180      	movs	r1, #128	; 0x80
 8002ff8:	68f8      	ldr	r0, [r7, #12]
 8002ffa:	f7ff ff57 	bl	8002eac <SPI_WaitFlagStateUntilTimeout>
 8002ffe:	4603      	mov	r3, r0
 8003000:	2b00      	cmp	r3, #0
 8003002:	d007      	beq.n	8003014 <SPI_EndRxTxTransaction+0x58>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003004:	68fb      	ldr	r3, [r7, #12]
 8003006:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003008:	f043 0220 	orr.w	r2, r3, #32
 800300c:	68fb      	ldr	r3, [r7, #12]
 800300e:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 8003010:	2303      	movs	r3, #3
 8003012:	e000      	b.n	8003016 <SPI_EndRxTxTransaction+0x5a>
  }
  return HAL_OK;
 8003014:	2300      	movs	r3, #0
}
 8003016:	4618      	mov	r0, r3
 8003018:	3710      	adds	r7, #16
 800301a:	46bd      	mov	sp, r7
 800301c:	bd80      	pop	{r7, pc}

0800301e <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800301e:	b580      	push	{r7, lr}
 8003020:	b082      	sub	sp, #8
 8003022:	af00      	add	r7, sp, #0
 8003024:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	2b00      	cmp	r3, #0
 800302a:	d101      	bne.n	8003030 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800302c:	2301      	movs	r3, #1
 800302e:	e041      	b.n	80030b4 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003036:	b2db      	uxtb	r3, r3
 8003038:	2b00      	cmp	r3, #0
 800303a:	d106      	bne.n	800304a <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	2200      	movs	r2, #0
 8003040:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003044:	6878      	ldr	r0, [r7, #4]
 8003046:	f000 f839 	bl	80030bc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	2202      	movs	r2, #2
 800304e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	681a      	ldr	r2, [r3, #0]
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	3304      	adds	r3, #4
 800305a:	4619      	mov	r1, r3
 800305c:	4610      	mov	r0, r2
 800305e:	f000 f99d 	bl	800339c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	2201      	movs	r2, #1
 8003066:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	2201      	movs	r2, #1
 800306e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	2201      	movs	r2, #1
 8003076:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	2201      	movs	r2, #1
 800307e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	2201      	movs	r2, #1
 8003086:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	2201      	movs	r2, #1
 800308e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	2201      	movs	r2, #1
 8003096:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	2201      	movs	r2, #1
 800309e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	2201      	movs	r2, #1
 80030a6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	2201      	movs	r2, #1
 80030ae:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80030b2:	2300      	movs	r3, #0
}
 80030b4:	4618      	mov	r0, r3
 80030b6:	3708      	adds	r7, #8
 80030b8:	46bd      	mov	sp, r7
 80030ba:	bd80      	pop	{r7, pc}

080030bc <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 80030bc:	b480      	push	{r7}
 80030be:	b083      	sub	sp, #12
 80030c0:	af00      	add	r7, sp, #0
 80030c2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 80030c4:	bf00      	nop
 80030c6:	370c      	adds	r7, #12
 80030c8:	46bd      	mov	sp, r7
 80030ca:	bc80      	pop	{r7}
 80030cc:	4770      	bx	lr
	...

080030d0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80030d0:	b480      	push	{r7}
 80030d2:	b085      	sub	sp, #20
 80030d4:	af00      	add	r7, sp, #0
 80030d6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80030de:	b2db      	uxtb	r3, r3
 80030e0:	2b01      	cmp	r3, #1
 80030e2:	d001      	beq.n	80030e8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80030e4:	2301      	movs	r3, #1
 80030e6:	e03a      	b.n	800315e <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	2202      	movs	r2, #2
 80030ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	68da      	ldr	r2, [r3, #12]
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	f042 0201 	orr.w	r2, r2, #1
 80030fe:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	4a18      	ldr	r2, [pc, #96]	; (8003168 <HAL_TIM_Base_Start_IT+0x98>)
 8003106:	4293      	cmp	r3, r2
 8003108:	d00e      	beq.n	8003128 <HAL_TIM_Base_Start_IT+0x58>
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003112:	d009      	beq.n	8003128 <HAL_TIM_Base_Start_IT+0x58>
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	4a14      	ldr	r2, [pc, #80]	; (800316c <HAL_TIM_Base_Start_IT+0x9c>)
 800311a:	4293      	cmp	r3, r2
 800311c:	d004      	beq.n	8003128 <HAL_TIM_Base_Start_IT+0x58>
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	4a13      	ldr	r2, [pc, #76]	; (8003170 <HAL_TIM_Base_Start_IT+0xa0>)
 8003124:	4293      	cmp	r3, r2
 8003126:	d111      	bne.n	800314c <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	689b      	ldr	r3, [r3, #8]
 800312e:	f003 0307 	and.w	r3, r3, #7
 8003132:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003134:	68fb      	ldr	r3, [r7, #12]
 8003136:	2b06      	cmp	r3, #6
 8003138:	d010      	beq.n	800315c <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	681a      	ldr	r2, [r3, #0]
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	f042 0201 	orr.w	r2, r2, #1
 8003148:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800314a:	e007      	b.n	800315c <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	681a      	ldr	r2, [r3, #0]
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	f042 0201 	orr.w	r2, r2, #1
 800315a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800315c:	2300      	movs	r3, #0
}
 800315e:	4618      	mov	r0, r3
 8003160:	3714      	adds	r7, #20
 8003162:	46bd      	mov	sp, r7
 8003164:	bc80      	pop	{r7}
 8003166:	4770      	bx	lr
 8003168:	40012c00 	.word	0x40012c00
 800316c:	40000400 	.word	0x40000400
 8003170:	40000800 	.word	0x40000800

08003174 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003174:	b580      	push	{r7, lr}
 8003176:	b084      	sub	sp, #16
 8003178:	af00      	add	r7, sp, #0
 800317a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	68db      	ldr	r3, [r3, #12]
 8003182:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	691b      	ldr	r3, [r3, #16]
 800318a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800318c:	68bb      	ldr	r3, [r7, #8]
 800318e:	f003 0302 	and.w	r3, r3, #2
 8003192:	2b00      	cmp	r3, #0
 8003194:	d020      	beq.n	80031d8 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8003196:	68fb      	ldr	r3, [r7, #12]
 8003198:	f003 0302 	and.w	r3, r3, #2
 800319c:	2b00      	cmp	r3, #0
 800319e:	d01b      	beq.n	80031d8 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	f06f 0202 	mvn.w	r2, #2
 80031a8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	2201      	movs	r2, #1
 80031ae:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	699b      	ldr	r3, [r3, #24]
 80031b6:	f003 0303 	and.w	r3, r3, #3
 80031ba:	2b00      	cmp	r3, #0
 80031bc:	d003      	beq.n	80031c6 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80031be:	6878      	ldr	r0, [r7, #4]
 80031c0:	f000 f8d1 	bl	8003366 <HAL_TIM_IC_CaptureCallback>
 80031c4:	e005      	b.n	80031d2 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80031c6:	6878      	ldr	r0, [r7, #4]
 80031c8:	f000 f8c4 	bl	8003354 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80031cc:	6878      	ldr	r0, [r7, #4]
 80031ce:	f000 f8d3 	bl	8003378 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	2200      	movs	r2, #0
 80031d6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80031d8:	68bb      	ldr	r3, [r7, #8]
 80031da:	f003 0304 	and.w	r3, r3, #4
 80031de:	2b00      	cmp	r3, #0
 80031e0:	d020      	beq.n	8003224 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80031e2:	68fb      	ldr	r3, [r7, #12]
 80031e4:	f003 0304 	and.w	r3, r3, #4
 80031e8:	2b00      	cmp	r3, #0
 80031ea:	d01b      	beq.n	8003224 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	f06f 0204 	mvn.w	r2, #4
 80031f4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	2202      	movs	r2, #2
 80031fa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	699b      	ldr	r3, [r3, #24]
 8003202:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003206:	2b00      	cmp	r3, #0
 8003208:	d003      	beq.n	8003212 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800320a:	6878      	ldr	r0, [r7, #4]
 800320c:	f000 f8ab 	bl	8003366 <HAL_TIM_IC_CaptureCallback>
 8003210:	e005      	b.n	800321e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003212:	6878      	ldr	r0, [r7, #4]
 8003214:	f000 f89e 	bl	8003354 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003218:	6878      	ldr	r0, [r7, #4]
 800321a:	f000 f8ad 	bl	8003378 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	2200      	movs	r2, #0
 8003222:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8003224:	68bb      	ldr	r3, [r7, #8]
 8003226:	f003 0308 	and.w	r3, r3, #8
 800322a:	2b00      	cmp	r3, #0
 800322c:	d020      	beq.n	8003270 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800322e:	68fb      	ldr	r3, [r7, #12]
 8003230:	f003 0308 	and.w	r3, r3, #8
 8003234:	2b00      	cmp	r3, #0
 8003236:	d01b      	beq.n	8003270 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	f06f 0208 	mvn.w	r2, #8
 8003240:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	2204      	movs	r2, #4
 8003246:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	69db      	ldr	r3, [r3, #28]
 800324e:	f003 0303 	and.w	r3, r3, #3
 8003252:	2b00      	cmp	r3, #0
 8003254:	d003      	beq.n	800325e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003256:	6878      	ldr	r0, [r7, #4]
 8003258:	f000 f885 	bl	8003366 <HAL_TIM_IC_CaptureCallback>
 800325c:	e005      	b.n	800326a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800325e:	6878      	ldr	r0, [r7, #4]
 8003260:	f000 f878 	bl	8003354 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003264:	6878      	ldr	r0, [r7, #4]
 8003266:	f000 f887 	bl	8003378 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	2200      	movs	r2, #0
 800326e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8003270:	68bb      	ldr	r3, [r7, #8]
 8003272:	f003 0310 	and.w	r3, r3, #16
 8003276:	2b00      	cmp	r3, #0
 8003278:	d020      	beq.n	80032bc <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800327a:	68fb      	ldr	r3, [r7, #12]
 800327c:	f003 0310 	and.w	r3, r3, #16
 8003280:	2b00      	cmp	r3, #0
 8003282:	d01b      	beq.n	80032bc <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	f06f 0210 	mvn.w	r2, #16
 800328c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	2208      	movs	r2, #8
 8003292:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	69db      	ldr	r3, [r3, #28]
 800329a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800329e:	2b00      	cmp	r3, #0
 80032a0:	d003      	beq.n	80032aa <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80032a2:	6878      	ldr	r0, [r7, #4]
 80032a4:	f000 f85f 	bl	8003366 <HAL_TIM_IC_CaptureCallback>
 80032a8:	e005      	b.n	80032b6 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80032aa:	6878      	ldr	r0, [r7, #4]
 80032ac:	f000 f852 	bl	8003354 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80032b0:	6878      	ldr	r0, [r7, #4]
 80032b2:	f000 f861 	bl	8003378 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	2200      	movs	r2, #0
 80032ba:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80032bc:	68bb      	ldr	r3, [r7, #8]
 80032be:	f003 0301 	and.w	r3, r3, #1
 80032c2:	2b00      	cmp	r3, #0
 80032c4:	d00c      	beq.n	80032e0 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80032c6:	68fb      	ldr	r3, [r7, #12]
 80032c8:	f003 0301 	and.w	r3, r3, #1
 80032cc:	2b00      	cmp	r3, #0
 80032ce:	d007      	beq.n	80032e0 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	f06f 0201 	mvn.w	r2, #1
 80032d8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80032da:	6878      	ldr	r0, [r7, #4]
 80032dc:	f7fe f946 	bl	800156c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80032e0:	68bb      	ldr	r3, [r7, #8]
 80032e2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80032e6:	2b00      	cmp	r3, #0
 80032e8:	d00c      	beq.n	8003304 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80032ea:	68fb      	ldr	r3, [r7, #12]
 80032ec:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80032f0:	2b00      	cmp	r3, #0
 80032f2:	d007      	beq.n	8003304 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80032fc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80032fe:	6878      	ldr	r0, [r7, #4]
 8003300:	f000 f8c3 	bl	800348a <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8003304:	68bb      	ldr	r3, [r7, #8]
 8003306:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800330a:	2b00      	cmp	r3, #0
 800330c:	d00c      	beq.n	8003328 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800330e:	68fb      	ldr	r3, [r7, #12]
 8003310:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003314:	2b00      	cmp	r3, #0
 8003316:	d007      	beq.n	8003328 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8003320:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003322:	6878      	ldr	r0, [r7, #4]
 8003324:	f000 f831 	bl	800338a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8003328:	68bb      	ldr	r3, [r7, #8]
 800332a:	f003 0320 	and.w	r3, r3, #32
 800332e:	2b00      	cmp	r3, #0
 8003330:	d00c      	beq.n	800334c <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8003332:	68fb      	ldr	r3, [r7, #12]
 8003334:	f003 0320 	and.w	r3, r3, #32
 8003338:	2b00      	cmp	r3, #0
 800333a:	d007      	beq.n	800334c <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	f06f 0220 	mvn.w	r2, #32
 8003344:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003346:	6878      	ldr	r0, [r7, #4]
 8003348:	f000 f896 	bl	8003478 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800334c:	bf00      	nop
 800334e:	3710      	adds	r7, #16
 8003350:	46bd      	mov	sp, r7
 8003352:	bd80      	pop	{r7, pc}

08003354 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003354:	b480      	push	{r7}
 8003356:	b083      	sub	sp, #12
 8003358:	af00      	add	r7, sp, #0
 800335a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800335c:	bf00      	nop
 800335e:	370c      	adds	r7, #12
 8003360:	46bd      	mov	sp, r7
 8003362:	bc80      	pop	{r7}
 8003364:	4770      	bx	lr

08003366 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003366:	b480      	push	{r7}
 8003368:	b083      	sub	sp, #12
 800336a:	af00      	add	r7, sp, #0
 800336c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800336e:	bf00      	nop
 8003370:	370c      	adds	r7, #12
 8003372:	46bd      	mov	sp, r7
 8003374:	bc80      	pop	{r7}
 8003376:	4770      	bx	lr

08003378 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003378:	b480      	push	{r7}
 800337a:	b083      	sub	sp, #12
 800337c:	af00      	add	r7, sp, #0
 800337e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003380:	bf00      	nop
 8003382:	370c      	adds	r7, #12
 8003384:	46bd      	mov	sp, r7
 8003386:	bc80      	pop	{r7}
 8003388:	4770      	bx	lr

0800338a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800338a:	b480      	push	{r7}
 800338c:	b083      	sub	sp, #12
 800338e:	af00      	add	r7, sp, #0
 8003390:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003392:	bf00      	nop
 8003394:	370c      	adds	r7, #12
 8003396:	46bd      	mov	sp, r7
 8003398:	bc80      	pop	{r7}
 800339a:	4770      	bx	lr

0800339c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800339c:	b480      	push	{r7}
 800339e:	b085      	sub	sp, #20
 80033a0:	af00      	add	r7, sp, #0
 80033a2:	6078      	str	r0, [r7, #4]
 80033a4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	4a2f      	ldr	r2, [pc, #188]	; (800346c <TIM_Base_SetConfig+0xd0>)
 80033b0:	4293      	cmp	r3, r2
 80033b2:	d00b      	beq.n	80033cc <TIM_Base_SetConfig+0x30>
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80033ba:	d007      	beq.n	80033cc <TIM_Base_SetConfig+0x30>
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	4a2c      	ldr	r2, [pc, #176]	; (8003470 <TIM_Base_SetConfig+0xd4>)
 80033c0:	4293      	cmp	r3, r2
 80033c2:	d003      	beq.n	80033cc <TIM_Base_SetConfig+0x30>
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	4a2b      	ldr	r2, [pc, #172]	; (8003474 <TIM_Base_SetConfig+0xd8>)
 80033c8:	4293      	cmp	r3, r2
 80033ca:	d108      	bne.n	80033de <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80033cc:	68fb      	ldr	r3, [r7, #12]
 80033ce:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80033d2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80033d4:	683b      	ldr	r3, [r7, #0]
 80033d6:	685b      	ldr	r3, [r3, #4]
 80033d8:	68fa      	ldr	r2, [r7, #12]
 80033da:	4313      	orrs	r3, r2
 80033dc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	4a22      	ldr	r2, [pc, #136]	; (800346c <TIM_Base_SetConfig+0xd0>)
 80033e2:	4293      	cmp	r3, r2
 80033e4:	d00b      	beq.n	80033fe <TIM_Base_SetConfig+0x62>
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80033ec:	d007      	beq.n	80033fe <TIM_Base_SetConfig+0x62>
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	4a1f      	ldr	r2, [pc, #124]	; (8003470 <TIM_Base_SetConfig+0xd4>)
 80033f2:	4293      	cmp	r3, r2
 80033f4:	d003      	beq.n	80033fe <TIM_Base_SetConfig+0x62>
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	4a1e      	ldr	r2, [pc, #120]	; (8003474 <TIM_Base_SetConfig+0xd8>)
 80033fa:	4293      	cmp	r3, r2
 80033fc:	d108      	bne.n	8003410 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80033fe:	68fb      	ldr	r3, [r7, #12]
 8003400:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003404:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003406:	683b      	ldr	r3, [r7, #0]
 8003408:	68db      	ldr	r3, [r3, #12]
 800340a:	68fa      	ldr	r2, [r7, #12]
 800340c:	4313      	orrs	r3, r2
 800340e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003410:	68fb      	ldr	r3, [r7, #12]
 8003412:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003416:	683b      	ldr	r3, [r7, #0]
 8003418:	695b      	ldr	r3, [r3, #20]
 800341a:	4313      	orrs	r3, r2
 800341c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	68fa      	ldr	r2, [r7, #12]
 8003422:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003424:	683b      	ldr	r3, [r7, #0]
 8003426:	689a      	ldr	r2, [r3, #8]
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800342c:	683b      	ldr	r3, [r7, #0]
 800342e:	681a      	ldr	r2, [r3, #0]
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	4a0d      	ldr	r2, [pc, #52]	; (800346c <TIM_Base_SetConfig+0xd0>)
 8003438:	4293      	cmp	r3, r2
 800343a:	d103      	bne.n	8003444 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800343c:	683b      	ldr	r3, [r7, #0]
 800343e:	691a      	ldr	r2, [r3, #16]
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	2201      	movs	r2, #1
 8003448:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	691b      	ldr	r3, [r3, #16]
 800344e:	f003 0301 	and.w	r3, r3, #1
 8003452:	2b00      	cmp	r3, #0
 8003454:	d005      	beq.n	8003462 <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	691b      	ldr	r3, [r3, #16]
 800345a:	f023 0201 	bic.w	r2, r3, #1
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	611a      	str	r2, [r3, #16]
  }
}
 8003462:	bf00      	nop
 8003464:	3714      	adds	r7, #20
 8003466:	46bd      	mov	sp, r7
 8003468:	bc80      	pop	{r7}
 800346a:	4770      	bx	lr
 800346c:	40012c00 	.word	0x40012c00
 8003470:	40000400 	.word	0x40000400
 8003474:	40000800 	.word	0x40000800

08003478 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003478:	b480      	push	{r7}
 800347a:	b083      	sub	sp, #12
 800347c:	af00      	add	r7, sp, #0
 800347e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003480:	bf00      	nop
 8003482:	370c      	adds	r7, #12
 8003484:	46bd      	mov	sp, r7
 8003486:	bc80      	pop	{r7}
 8003488:	4770      	bx	lr

0800348a <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800348a:	b480      	push	{r7}
 800348c:	b083      	sub	sp, #12
 800348e:	af00      	add	r7, sp, #0
 8003490:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003492:	bf00      	nop
 8003494:	370c      	adds	r7, #12
 8003496:	46bd      	mov	sp, r7
 8003498:	bc80      	pop	{r7}
 800349a:	4770      	bx	lr

0800349c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800349c:	b580      	push	{r7, lr}
 800349e:	b082      	sub	sp, #8
 80034a0:	af00      	add	r7, sp, #0
 80034a2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	2b00      	cmp	r3, #0
 80034a8:	d101      	bne.n	80034ae <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80034aa:	2301      	movs	r3, #1
 80034ac:	e042      	b.n	8003534 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80034b4:	b2db      	uxtb	r3, r3
 80034b6:	2b00      	cmp	r3, #0
 80034b8:	d106      	bne.n	80034c8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	2200      	movs	r2, #0
 80034be:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80034c2:	6878      	ldr	r0, [r7, #4]
 80034c4:	f7fe f8ec 	bl	80016a0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	2224      	movs	r2, #36	; 0x24
 80034cc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	68da      	ldr	r2, [r3, #12]
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80034de:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80034e0:	6878      	ldr	r0, [r7, #4]
 80034e2:	f000 f971 	bl	80037c8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	691a      	ldr	r2, [r3, #16]
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80034f4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	695a      	ldr	r2, [r3, #20]
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003504:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	68da      	ldr	r2, [r3, #12]
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003514:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	2200      	movs	r2, #0
 800351a:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	2220      	movs	r2, #32
 8003520:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	2220      	movs	r2, #32
 8003528:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	2200      	movs	r2, #0
 8003530:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8003532:	2300      	movs	r3, #0
}
 8003534:	4618      	mov	r0, r3
 8003536:	3708      	adds	r7, #8
 8003538:	46bd      	mov	sp, r7
 800353a:	bd80      	pop	{r7, pc}

0800353c <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800353c:	b580      	push	{r7, lr}
 800353e:	b08a      	sub	sp, #40	; 0x28
 8003540:	af02      	add	r7, sp, #8
 8003542:	60f8      	str	r0, [r7, #12]
 8003544:	60b9      	str	r1, [r7, #8]
 8003546:	603b      	str	r3, [r7, #0]
 8003548:	4613      	mov	r3, r2
 800354a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800354c:	2300      	movs	r3, #0
 800354e:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003550:	68fb      	ldr	r3, [r7, #12]
 8003552:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003556:	b2db      	uxtb	r3, r3
 8003558:	2b20      	cmp	r3, #32
 800355a:	d175      	bne.n	8003648 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 800355c:	68bb      	ldr	r3, [r7, #8]
 800355e:	2b00      	cmp	r3, #0
 8003560:	d002      	beq.n	8003568 <HAL_UART_Transmit+0x2c>
 8003562:	88fb      	ldrh	r3, [r7, #6]
 8003564:	2b00      	cmp	r3, #0
 8003566:	d101      	bne.n	800356c <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8003568:	2301      	movs	r3, #1
 800356a:	e06e      	b.n	800364a <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800356c:	68fb      	ldr	r3, [r7, #12]
 800356e:	2200      	movs	r2, #0
 8003570:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003572:	68fb      	ldr	r3, [r7, #12]
 8003574:	2221      	movs	r2, #33	; 0x21
 8003576:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800357a:	f7fe fa19 	bl	80019b0 <HAL_GetTick>
 800357e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003580:	68fb      	ldr	r3, [r7, #12]
 8003582:	88fa      	ldrh	r2, [r7, #6]
 8003584:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8003586:	68fb      	ldr	r3, [r7, #12]
 8003588:	88fa      	ldrh	r2, [r7, #6]
 800358a:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800358c:	68fb      	ldr	r3, [r7, #12]
 800358e:	689b      	ldr	r3, [r3, #8]
 8003590:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003594:	d108      	bne.n	80035a8 <HAL_UART_Transmit+0x6c>
 8003596:	68fb      	ldr	r3, [r7, #12]
 8003598:	691b      	ldr	r3, [r3, #16]
 800359a:	2b00      	cmp	r3, #0
 800359c:	d104      	bne.n	80035a8 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800359e:	2300      	movs	r3, #0
 80035a0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80035a2:	68bb      	ldr	r3, [r7, #8]
 80035a4:	61bb      	str	r3, [r7, #24]
 80035a6:	e003      	b.n	80035b0 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80035a8:	68bb      	ldr	r3, [r7, #8]
 80035aa:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80035ac:	2300      	movs	r3, #0
 80035ae:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80035b0:	e02e      	b.n	8003610 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80035b2:	683b      	ldr	r3, [r7, #0]
 80035b4:	9300      	str	r3, [sp, #0]
 80035b6:	697b      	ldr	r3, [r7, #20]
 80035b8:	2200      	movs	r2, #0
 80035ba:	2180      	movs	r1, #128	; 0x80
 80035bc:	68f8      	ldr	r0, [r7, #12]
 80035be:	f000 f848 	bl	8003652 <UART_WaitOnFlagUntilTimeout>
 80035c2:	4603      	mov	r3, r0
 80035c4:	2b00      	cmp	r3, #0
 80035c6:	d005      	beq.n	80035d4 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 80035c8:	68fb      	ldr	r3, [r7, #12]
 80035ca:	2220      	movs	r2, #32
 80035cc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        return HAL_TIMEOUT;
 80035d0:	2303      	movs	r3, #3
 80035d2:	e03a      	b.n	800364a <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 80035d4:	69fb      	ldr	r3, [r7, #28]
 80035d6:	2b00      	cmp	r3, #0
 80035d8:	d10b      	bne.n	80035f2 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80035da:	69bb      	ldr	r3, [r7, #24]
 80035dc:	881b      	ldrh	r3, [r3, #0]
 80035de:	461a      	mov	r2, r3
 80035e0:	68fb      	ldr	r3, [r7, #12]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80035e8:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80035ea:	69bb      	ldr	r3, [r7, #24]
 80035ec:	3302      	adds	r3, #2
 80035ee:	61bb      	str	r3, [r7, #24]
 80035f0:	e007      	b.n	8003602 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80035f2:	69fb      	ldr	r3, [r7, #28]
 80035f4:	781a      	ldrb	r2, [r3, #0]
 80035f6:	68fb      	ldr	r3, [r7, #12]
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80035fc:	69fb      	ldr	r3, [r7, #28]
 80035fe:	3301      	adds	r3, #1
 8003600:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003602:	68fb      	ldr	r3, [r7, #12]
 8003604:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003606:	b29b      	uxth	r3, r3
 8003608:	3b01      	subs	r3, #1
 800360a:	b29a      	uxth	r2, r3
 800360c:	68fb      	ldr	r3, [r7, #12]
 800360e:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8003610:	68fb      	ldr	r3, [r7, #12]
 8003612:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003614:	b29b      	uxth	r3, r3
 8003616:	2b00      	cmp	r3, #0
 8003618:	d1cb      	bne.n	80035b2 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800361a:	683b      	ldr	r3, [r7, #0]
 800361c:	9300      	str	r3, [sp, #0]
 800361e:	697b      	ldr	r3, [r7, #20]
 8003620:	2200      	movs	r2, #0
 8003622:	2140      	movs	r1, #64	; 0x40
 8003624:	68f8      	ldr	r0, [r7, #12]
 8003626:	f000 f814 	bl	8003652 <UART_WaitOnFlagUntilTimeout>
 800362a:	4603      	mov	r3, r0
 800362c:	2b00      	cmp	r3, #0
 800362e:	d005      	beq.n	800363c <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8003630:	68fb      	ldr	r3, [r7, #12]
 8003632:	2220      	movs	r2, #32
 8003634:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      return HAL_TIMEOUT;
 8003638:	2303      	movs	r3, #3
 800363a:	e006      	b.n	800364a <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800363c:	68fb      	ldr	r3, [r7, #12]
 800363e:	2220      	movs	r2, #32
 8003640:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    return HAL_OK;
 8003644:	2300      	movs	r3, #0
 8003646:	e000      	b.n	800364a <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8003648:	2302      	movs	r3, #2
  }
}
 800364a:	4618      	mov	r0, r3
 800364c:	3720      	adds	r7, #32
 800364e:	46bd      	mov	sp, r7
 8003650:	bd80      	pop	{r7, pc}

08003652 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8003652:	b580      	push	{r7, lr}
 8003654:	b086      	sub	sp, #24
 8003656:	af00      	add	r7, sp, #0
 8003658:	60f8      	str	r0, [r7, #12]
 800365a:	60b9      	str	r1, [r7, #8]
 800365c:	603b      	str	r3, [r7, #0]
 800365e:	4613      	mov	r3, r2
 8003660:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003662:	e03b      	b.n	80036dc <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003664:	6a3b      	ldr	r3, [r7, #32]
 8003666:	f1b3 3fff 	cmp.w	r3, #4294967295
 800366a:	d037      	beq.n	80036dc <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800366c:	f7fe f9a0 	bl	80019b0 <HAL_GetTick>
 8003670:	4602      	mov	r2, r0
 8003672:	683b      	ldr	r3, [r7, #0]
 8003674:	1ad3      	subs	r3, r2, r3
 8003676:	6a3a      	ldr	r2, [r7, #32]
 8003678:	429a      	cmp	r2, r3
 800367a:	d302      	bcc.n	8003682 <UART_WaitOnFlagUntilTimeout+0x30>
 800367c:	6a3b      	ldr	r3, [r7, #32]
 800367e:	2b00      	cmp	r3, #0
 8003680:	d101      	bne.n	8003686 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8003682:	2303      	movs	r3, #3
 8003684:	e03a      	b.n	80036fc <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003686:	68fb      	ldr	r3, [r7, #12]
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	68db      	ldr	r3, [r3, #12]
 800368c:	f003 0304 	and.w	r3, r3, #4
 8003690:	2b00      	cmp	r3, #0
 8003692:	d023      	beq.n	80036dc <UART_WaitOnFlagUntilTimeout+0x8a>
 8003694:	68bb      	ldr	r3, [r7, #8]
 8003696:	2b80      	cmp	r3, #128	; 0x80
 8003698:	d020      	beq.n	80036dc <UART_WaitOnFlagUntilTimeout+0x8a>
 800369a:	68bb      	ldr	r3, [r7, #8]
 800369c:	2b40      	cmp	r3, #64	; 0x40
 800369e:	d01d      	beq.n	80036dc <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80036a0:	68fb      	ldr	r3, [r7, #12]
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	f003 0308 	and.w	r3, r3, #8
 80036aa:	2b08      	cmp	r3, #8
 80036ac:	d116      	bne.n	80036dc <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 80036ae:	2300      	movs	r3, #0
 80036b0:	617b      	str	r3, [r7, #20]
 80036b2:	68fb      	ldr	r3, [r7, #12]
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	617b      	str	r3, [r7, #20]
 80036ba:	68fb      	ldr	r3, [r7, #12]
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	685b      	ldr	r3, [r3, #4]
 80036c0:	617b      	str	r3, [r7, #20]
 80036c2:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80036c4:	68f8      	ldr	r0, [r7, #12]
 80036c6:	f000 f81d 	bl	8003704 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80036ca:	68fb      	ldr	r3, [r7, #12]
 80036cc:	2208      	movs	r2, #8
 80036ce:	645a      	str	r2, [r3, #68]	; 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80036d0:	68fb      	ldr	r3, [r7, #12]
 80036d2:	2200      	movs	r2, #0
 80036d4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 80036d8:	2301      	movs	r3, #1
 80036da:	e00f      	b.n	80036fc <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80036dc:	68fb      	ldr	r3, [r7, #12]
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	681a      	ldr	r2, [r3, #0]
 80036e2:	68bb      	ldr	r3, [r7, #8]
 80036e4:	4013      	ands	r3, r2
 80036e6:	68ba      	ldr	r2, [r7, #8]
 80036e8:	429a      	cmp	r2, r3
 80036ea:	bf0c      	ite	eq
 80036ec:	2301      	moveq	r3, #1
 80036ee:	2300      	movne	r3, #0
 80036f0:	b2db      	uxtb	r3, r3
 80036f2:	461a      	mov	r2, r3
 80036f4:	79fb      	ldrb	r3, [r7, #7]
 80036f6:	429a      	cmp	r2, r3
 80036f8:	d0b4      	beq.n	8003664 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80036fa:	2300      	movs	r3, #0
}
 80036fc:	4618      	mov	r0, r3
 80036fe:	3718      	adds	r7, #24
 8003700:	46bd      	mov	sp, r7
 8003702:	bd80      	pop	{r7, pc}

08003704 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003704:	b480      	push	{r7}
 8003706:	b095      	sub	sp, #84	; 0x54
 8003708:	af00      	add	r7, sp, #0
 800370a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	330c      	adds	r3, #12
 8003712:	637b      	str	r3, [r7, #52]	; 0x34
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003714:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003716:	e853 3f00 	ldrex	r3, [r3]
 800371a:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800371c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800371e:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8003722:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	330c      	adds	r3, #12
 800372a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800372c:	643a      	str	r2, [r7, #64]	; 0x40
 800372e:	63fb      	str	r3, [r7, #60]	; 0x3c
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003730:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8003732:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8003734:	e841 2300 	strex	r3, r2, [r1]
 8003738:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800373a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800373c:	2b00      	cmp	r3, #0
 800373e:	d1e5      	bne.n	800370c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	3314      	adds	r3, #20
 8003746:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003748:	6a3b      	ldr	r3, [r7, #32]
 800374a:	e853 3f00 	ldrex	r3, [r3]
 800374e:	61fb      	str	r3, [r7, #28]
   return(result);
 8003750:	69fb      	ldr	r3, [r7, #28]
 8003752:	f023 0301 	bic.w	r3, r3, #1
 8003756:	64bb      	str	r3, [r7, #72]	; 0x48
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	3314      	adds	r3, #20
 800375e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8003760:	62fa      	str	r2, [r7, #44]	; 0x2c
 8003762:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003764:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003766:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003768:	e841 2300 	strex	r3, r2, [r1]
 800376c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800376e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003770:	2b00      	cmp	r3, #0
 8003772:	d1e5      	bne.n	8003740 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003778:	2b01      	cmp	r3, #1
 800377a:	d119      	bne.n	80037b0 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	330c      	adds	r3, #12
 8003782:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003784:	68fb      	ldr	r3, [r7, #12]
 8003786:	e853 3f00 	ldrex	r3, [r3]
 800378a:	60bb      	str	r3, [r7, #8]
   return(result);
 800378c:	68bb      	ldr	r3, [r7, #8]
 800378e:	f023 0310 	bic.w	r3, r3, #16
 8003792:	647b      	str	r3, [r7, #68]	; 0x44
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	330c      	adds	r3, #12
 800379a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800379c:	61ba      	str	r2, [r7, #24]
 800379e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80037a0:	6979      	ldr	r1, [r7, #20]
 80037a2:	69ba      	ldr	r2, [r7, #24]
 80037a4:	e841 2300 	strex	r3, r2, [r1]
 80037a8:	613b      	str	r3, [r7, #16]
   return(result);
 80037aa:	693b      	ldr	r3, [r7, #16]
 80037ac:	2b00      	cmp	r3, #0
 80037ae:	d1e5      	bne.n	800377c <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	2220      	movs	r2, #32
 80037b4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	2200      	movs	r2, #0
 80037bc:	631a      	str	r2, [r3, #48]	; 0x30
}
 80037be:	bf00      	nop
 80037c0:	3754      	adds	r7, #84	; 0x54
 80037c2:	46bd      	mov	sp, r7
 80037c4:	bc80      	pop	{r7}
 80037c6:	4770      	bx	lr

080037c8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80037c8:	b580      	push	{r7, lr}
 80037ca:	b084      	sub	sp, #16
 80037cc:	af00      	add	r7, sp, #0
 80037ce:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	691b      	ldr	r3, [r3, #16]
 80037d6:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	68da      	ldr	r2, [r3, #12]
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	430a      	orrs	r2, r1
 80037e4:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	689a      	ldr	r2, [r3, #8]
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	691b      	ldr	r3, [r3, #16]
 80037ee:	431a      	orrs	r2, r3
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	695b      	ldr	r3, [r3, #20]
 80037f4:	4313      	orrs	r3, r2
 80037f6:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	68db      	ldr	r3, [r3, #12]
 80037fe:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8003802:	f023 030c 	bic.w	r3, r3, #12
 8003806:	687a      	ldr	r2, [r7, #4]
 8003808:	6812      	ldr	r2, [r2, #0]
 800380a:	68b9      	ldr	r1, [r7, #8]
 800380c:	430b      	orrs	r3, r1
 800380e:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	695b      	ldr	r3, [r3, #20]
 8003816:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	699a      	ldr	r2, [r3, #24]
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	430a      	orrs	r2, r1
 8003824:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	4a2c      	ldr	r2, [pc, #176]	; (80038dc <UART_SetConfig+0x114>)
 800382c:	4293      	cmp	r3, r2
 800382e:	d103      	bne.n	8003838 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8003830:	f7fe ff5c 	bl	80026ec <HAL_RCC_GetPCLK2Freq>
 8003834:	60f8      	str	r0, [r7, #12]
 8003836:	e002      	b.n	800383e <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8003838:	f7fe ff44 	bl	80026c4 <HAL_RCC_GetPCLK1Freq>
 800383c:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800383e:	68fa      	ldr	r2, [r7, #12]
 8003840:	4613      	mov	r3, r2
 8003842:	009b      	lsls	r3, r3, #2
 8003844:	4413      	add	r3, r2
 8003846:	009a      	lsls	r2, r3, #2
 8003848:	441a      	add	r2, r3
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	685b      	ldr	r3, [r3, #4]
 800384e:	009b      	lsls	r3, r3, #2
 8003850:	fbb2 f3f3 	udiv	r3, r2, r3
 8003854:	4a22      	ldr	r2, [pc, #136]	; (80038e0 <UART_SetConfig+0x118>)
 8003856:	fba2 2303 	umull	r2, r3, r2, r3
 800385a:	095b      	lsrs	r3, r3, #5
 800385c:	0119      	lsls	r1, r3, #4
 800385e:	68fa      	ldr	r2, [r7, #12]
 8003860:	4613      	mov	r3, r2
 8003862:	009b      	lsls	r3, r3, #2
 8003864:	4413      	add	r3, r2
 8003866:	009a      	lsls	r2, r3, #2
 8003868:	441a      	add	r2, r3
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	685b      	ldr	r3, [r3, #4]
 800386e:	009b      	lsls	r3, r3, #2
 8003870:	fbb2 f2f3 	udiv	r2, r2, r3
 8003874:	4b1a      	ldr	r3, [pc, #104]	; (80038e0 <UART_SetConfig+0x118>)
 8003876:	fba3 0302 	umull	r0, r3, r3, r2
 800387a:	095b      	lsrs	r3, r3, #5
 800387c:	2064      	movs	r0, #100	; 0x64
 800387e:	fb00 f303 	mul.w	r3, r0, r3
 8003882:	1ad3      	subs	r3, r2, r3
 8003884:	011b      	lsls	r3, r3, #4
 8003886:	3332      	adds	r3, #50	; 0x32
 8003888:	4a15      	ldr	r2, [pc, #84]	; (80038e0 <UART_SetConfig+0x118>)
 800388a:	fba2 2303 	umull	r2, r3, r2, r3
 800388e:	095b      	lsrs	r3, r3, #5
 8003890:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003894:	4419      	add	r1, r3
 8003896:	68fa      	ldr	r2, [r7, #12]
 8003898:	4613      	mov	r3, r2
 800389a:	009b      	lsls	r3, r3, #2
 800389c:	4413      	add	r3, r2
 800389e:	009a      	lsls	r2, r3, #2
 80038a0:	441a      	add	r2, r3
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	685b      	ldr	r3, [r3, #4]
 80038a6:	009b      	lsls	r3, r3, #2
 80038a8:	fbb2 f2f3 	udiv	r2, r2, r3
 80038ac:	4b0c      	ldr	r3, [pc, #48]	; (80038e0 <UART_SetConfig+0x118>)
 80038ae:	fba3 0302 	umull	r0, r3, r3, r2
 80038b2:	095b      	lsrs	r3, r3, #5
 80038b4:	2064      	movs	r0, #100	; 0x64
 80038b6:	fb00 f303 	mul.w	r3, r0, r3
 80038ba:	1ad3      	subs	r3, r2, r3
 80038bc:	011b      	lsls	r3, r3, #4
 80038be:	3332      	adds	r3, #50	; 0x32
 80038c0:	4a07      	ldr	r2, [pc, #28]	; (80038e0 <UART_SetConfig+0x118>)
 80038c2:	fba2 2303 	umull	r2, r3, r2, r3
 80038c6:	095b      	lsrs	r3, r3, #5
 80038c8:	f003 020f 	and.w	r2, r3, #15
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	440a      	add	r2, r1
 80038d2:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 80038d4:	bf00      	nop
 80038d6:	3710      	adds	r7, #16
 80038d8:	46bd      	mov	sp, r7
 80038da:	bd80      	pop	{r7, pc}
 80038dc:	40013800 	.word	0x40013800
 80038e0:	51eb851f 	.word	0x51eb851f

080038e4 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 80038e4:	b480      	push	{r7}
 80038e6:	b085      	sub	sp, #20
 80038e8:	af00      	add	r7, sp, #0
 80038ea:	4603      	mov	r3, r0
 80038ec:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 80038ee:	2300      	movs	r3, #0
 80038f0:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 80038f2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80038f6:	2b84      	cmp	r3, #132	; 0x84
 80038f8:	d005      	beq.n	8003906 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 80038fa:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80038fe:	68fb      	ldr	r3, [r7, #12]
 8003900:	4413      	add	r3, r2
 8003902:	3303      	adds	r3, #3
 8003904:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8003906:	68fb      	ldr	r3, [r7, #12]
}
 8003908:	4618      	mov	r0, r3
 800390a:	3714      	adds	r7, #20
 800390c:	46bd      	mov	sp, r7
 800390e:	bc80      	pop	{r7}
 8003910:	4770      	bx	lr

08003912 <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 8003912:	b480      	push	{r7}
 8003914:	b083      	sub	sp, #12
 8003916:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003918:	f3ef 8305 	mrs	r3, IPSR
 800391c:	607b      	str	r3, [r7, #4]
  return(result);
 800391e:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 8003920:	2b00      	cmp	r3, #0
 8003922:	bf14      	ite	ne
 8003924:	2301      	movne	r3, #1
 8003926:	2300      	moveq	r3, #0
 8003928:	b2db      	uxtb	r3, r3
}
 800392a:	4618      	mov	r0, r3
 800392c:	370c      	adds	r7, #12
 800392e:	46bd      	mov	sp, r7
 8003930:	bc80      	pop	{r7}
 8003932:	4770      	bx	lr

08003934 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8003934:	b580      	push	{r7, lr}
 8003936:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8003938:	f001 f922 	bl	8004b80 <vTaskStartScheduler>
  
  return osOK;
 800393c:	2300      	movs	r3, #0
}
 800393e:	4618      	mov	r0, r3
 8003940:	bd80      	pop	{r7, pc}

08003942 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8003942:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003944:	b089      	sub	sp, #36	; 0x24
 8003946:	af04      	add	r7, sp, #16
 8003948:	6078      	str	r0, [r7, #4]
 800394a:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	695b      	ldr	r3, [r3, #20]
 8003950:	2b00      	cmp	r3, #0
 8003952:	d020      	beq.n	8003996 <osThreadCreate+0x54>
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	699b      	ldr	r3, [r3, #24]
 8003958:	2b00      	cmp	r3, #0
 800395a:	d01c      	beq.n	8003996 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	685c      	ldr	r4, [r3, #4]
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	681d      	ldr	r5, [r3, #0]
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	691e      	ldr	r6, [r3, #16]
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800396e:	4618      	mov	r0, r3
 8003970:	f7ff ffb8 	bl	80038e4 <makeFreeRtosPriority>
 8003974:	4601      	mov	r1, r0
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	695b      	ldr	r3, [r3, #20]
 800397a:	687a      	ldr	r2, [r7, #4]
 800397c:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800397e:	9202      	str	r2, [sp, #8]
 8003980:	9301      	str	r3, [sp, #4]
 8003982:	9100      	str	r1, [sp, #0]
 8003984:	683b      	ldr	r3, [r7, #0]
 8003986:	4632      	mov	r2, r6
 8003988:	4629      	mov	r1, r5
 800398a:	4620      	mov	r0, r4
 800398c:	f000 ff19 	bl	80047c2 <xTaskCreateStatic>
 8003990:	4603      	mov	r3, r0
 8003992:	60fb      	str	r3, [r7, #12]
 8003994:	e01c      	b.n	80039d0 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	685c      	ldr	r4, [r3, #4]
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80039a2:	b29e      	uxth	r6, r3
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 80039aa:	4618      	mov	r0, r3
 80039ac:	f7ff ff9a 	bl	80038e4 <makeFreeRtosPriority>
 80039b0:	4602      	mov	r2, r0
 80039b2:	f107 030c 	add.w	r3, r7, #12
 80039b6:	9301      	str	r3, [sp, #4]
 80039b8:	9200      	str	r2, [sp, #0]
 80039ba:	683b      	ldr	r3, [r7, #0]
 80039bc:	4632      	mov	r2, r6
 80039be:	4629      	mov	r1, r5
 80039c0:	4620      	mov	r0, r4
 80039c2:	f000 ff5b 	bl	800487c <xTaskCreate>
 80039c6:	4603      	mov	r3, r0
 80039c8:	2b01      	cmp	r3, #1
 80039ca:	d001      	beq.n	80039d0 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 80039cc:	2300      	movs	r3, #0
 80039ce:	e000      	b.n	80039d2 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 80039d0:	68fb      	ldr	r3, [r7, #12]
}
 80039d2:	4618      	mov	r0, r3
 80039d4:	3714      	adds	r7, #20
 80039d6:	46bd      	mov	sp, r7
 80039d8:	bdf0      	pop	{r4, r5, r6, r7, pc}

080039da <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 80039da:	b580      	push	{r7, lr}
 80039dc:	b084      	sub	sp, #16
 80039de:	af00      	add	r7, sp, #0
 80039e0:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 80039e6:	68fb      	ldr	r3, [r7, #12]
 80039e8:	2b00      	cmp	r3, #0
 80039ea:	d001      	beq.n	80039f0 <osDelay+0x16>
 80039ec:	68fb      	ldr	r3, [r7, #12]
 80039ee:	e000      	b.n	80039f2 <osDelay+0x18>
 80039f0:	2301      	movs	r3, #1
 80039f2:	4618      	mov	r0, r3
 80039f4:	f001 f890 	bl	8004b18 <vTaskDelay>
  
  return osOK;
 80039f8:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 80039fa:	4618      	mov	r0, r3
 80039fc:	3710      	adds	r7, #16
 80039fe:	46bd      	mov	sp, r7
 8003a00:	bd80      	pop	{r7, pc}

08003a02 <osSemaphoreCreate>:
* @param count         number of available resources.
* @retval  semaphore ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreCreate shall be consistent in every CMSIS-RTOS.
*/
osSemaphoreId osSemaphoreCreate (const osSemaphoreDef_t *semaphore_def, int32_t count)
{ 
 8003a02:	b580      	push	{r7, lr}
 8003a04:	b086      	sub	sp, #24
 8003a06:	af02      	add	r7, sp, #8
 8003a08:	6078      	str	r0, [r7, #4]
 8003a0a:	6039      	str	r1, [r7, #0]
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  osSemaphoreId sema;
  
  if (semaphore_def->controlblock != NULL){
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	685b      	ldr	r3, [r3, #4]
 8003a10:	2b00      	cmp	r3, #0
 8003a12:	d00f      	beq.n	8003a34 <osSemaphoreCreate+0x32>
    if (count == 1) {
 8003a14:	683b      	ldr	r3, [r7, #0]
 8003a16:	2b01      	cmp	r3, #1
 8003a18:	d10a      	bne.n	8003a30 <osSemaphoreCreate+0x2e>
      return xSemaphoreCreateBinaryStatic( semaphore_def->controlblock );
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	685b      	ldr	r3, [r3, #4]
 8003a1e:	2203      	movs	r2, #3
 8003a20:	9200      	str	r2, [sp, #0]
 8003a22:	2200      	movs	r2, #0
 8003a24:	2100      	movs	r1, #0
 8003a26:	2001      	movs	r0, #1
 8003a28:	f000 f9ba 	bl	8003da0 <xQueueGenericCreateStatic>
 8003a2c:	4603      	mov	r3, r0
 8003a2e:	e016      	b.n	8003a5e <osSemaphoreCreate+0x5c>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )
      return xSemaphoreCreateCountingStatic( count, count, semaphore_def->controlblock );
#else
      return NULL;
 8003a30:	2300      	movs	r3, #0
 8003a32:	e014      	b.n	8003a5e <osSemaphoreCreate+0x5c>
#endif
    }
  }
  else {
    if (count == 1) {
 8003a34:	683b      	ldr	r3, [r7, #0]
 8003a36:	2b01      	cmp	r3, #1
 8003a38:	d110      	bne.n	8003a5c <osSemaphoreCreate+0x5a>
      vSemaphoreCreateBinary(sema);
 8003a3a:	2203      	movs	r2, #3
 8003a3c:	2100      	movs	r1, #0
 8003a3e:	2001      	movs	r0, #1
 8003a40:	f000 fa26 	bl	8003e90 <xQueueGenericCreate>
 8003a44:	60f8      	str	r0, [r7, #12]
 8003a46:	68fb      	ldr	r3, [r7, #12]
 8003a48:	2b00      	cmp	r3, #0
 8003a4a:	d005      	beq.n	8003a58 <osSemaphoreCreate+0x56>
 8003a4c:	2300      	movs	r3, #0
 8003a4e:	2200      	movs	r2, #0
 8003a50:	2100      	movs	r1, #0
 8003a52:	68f8      	ldr	r0, [r7, #12]
 8003a54:	f000 fa76 	bl	8003f44 <xQueueGenericSend>
      return sema;
 8003a58:	68fb      	ldr	r3, [r7, #12]
 8003a5a:	e000      	b.n	8003a5e <osSemaphoreCreate+0x5c>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )	
      return xSemaphoreCreateCounting(count, count);
#else
      return NULL;
 8003a5c:	2300      	movs	r3, #0
#else
    return NULL;
#endif
  }
#endif
}
 8003a5e:	4618      	mov	r0, r3
 8003a60:	3710      	adds	r7, #16
 8003a62:	46bd      	mov	sp, r7
 8003a64:	bd80      	pop	{r7, pc}
	...

08003a68 <osSemaphoreWait>:
* @param  millisec      timeout value or 0 in case of no time-out.
* @retval  number of available tokens, or -1 in case of incorrect parameters.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreWait shall be consistent in every CMSIS-RTOS.
*/
int32_t osSemaphoreWait (osSemaphoreId semaphore_id, uint32_t millisec)
{
 8003a68:	b580      	push	{r7, lr}
 8003a6a:	b084      	sub	sp, #16
 8003a6c:	af00      	add	r7, sp, #0
 8003a6e:	6078      	str	r0, [r7, #4]
 8003a70:	6039      	str	r1, [r7, #0]
  TickType_t ticks;
  portBASE_TYPE taskWoken = pdFALSE;  
 8003a72:	2300      	movs	r3, #0
 8003a74:	60bb      	str	r3, [r7, #8]
  
  
  if (semaphore_id == NULL) {
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	2b00      	cmp	r3, #0
 8003a7a:	d101      	bne.n	8003a80 <osSemaphoreWait+0x18>
    return osErrorParameter;
 8003a7c:	2380      	movs	r3, #128	; 0x80
 8003a7e:	e03a      	b.n	8003af6 <osSemaphoreWait+0x8e>
  }
  
  ticks = 0;
 8003a80:	2300      	movs	r3, #0
 8003a82:	60fb      	str	r3, [r7, #12]
  if (millisec == osWaitForever) {
 8003a84:	683b      	ldr	r3, [r7, #0]
 8003a86:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003a8a:	d103      	bne.n	8003a94 <osSemaphoreWait+0x2c>
    ticks = portMAX_DELAY;
 8003a8c:	f04f 33ff 	mov.w	r3, #4294967295
 8003a90:	60fb      	str	r3, [r7, #12]
 8003a92:	e009      	b.n	8003aa8 <osSemaphoreWait+0x40>
  }
  else if (millisec != 0) {
 8003a94:	683b      	ldr	r3, [r7, #0]
 8003a96:	2b00      	cmp	r3, #0
 8003a98:	d006      	beq.n	8003aa8 <osSemaphoreWait+0x40>
    ticks = millisec / portTICK_PERIOD_MS;
 8003a9a:	683b      	ldr	r3, [r7, #0]
 8003a9c:	60fb      	str	r3, [r7, #12]
    if (ticks == 0) {
 8003a9e:	68fb      	ldr	r3, [r7, #12]
 8003aa0:	2b00      	cmp	r3, #0
 8003aa2:	d101      	bne.n	8003aa8 <osSemaphoreWait+0x40>
      ticks = 1;
 8003aa4:	2301      	movs	r3, #1
 8003aa6:	60fb      	str	r3, [r7, #12]
    }
  }
  
  if (inHandlerMode()) {
 8003aa8:	f7ff ff33 	bl	8003912 <inHandlerMode>
 8003aac:	4603      	mov	r3, r0
 8003aae:	2b00      	cmp	r3, #0
 8003ab0:	d017      	beq.n	8003ae2 <osSemaphoreWait+0x7a>
    if (xSemaphoreTakeFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 8003ab2:	f107 0308 	add.w	r3, r7, #8
 8003ab6:	461a      	mov	r2, r3
 8003ab8:	2100      	movs	r1, #0
 8003aba:	6878      	ldr	r0, [r7, #4]
 8003abc:	f000 fcda 	bl	8004474 <xQueueReceiveFromISR>
 8003ac0:	4603      	mov	r3, r0
 8003ac2:	2b01      	cmp	r3, #1
 8003ac4:	d001      	beq.n	8003aca <osSemaphoreWait+0x62>
      return osErrorOS;
 8003ac6:	23ff      	movs	r3, #255	; 0xff
 8003ac8:	e015      	b.n	8003af6 <osSemaphoreWait+0x8e>
    }
	portEND_SWITCHING_ISR(taskWoken);
 8003aca:	68bb      	ldr	r3, [r7, #8]
 8003acc:	2b00      	cmp	r3, #0
 8003ace:	d011      	beq.n	8003af4 <osSemaphoreWait+0x8c>
 8003ad0:	4b0b      	ldr	r3, [pc, #44]	; (8003b00 <osSemaphoreWait+0x98>)
 8003ad2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003ad6:	601a      	str	r2, [r3, #0]
 8003ad8:	f3bf 8f4f 	dsb	sy
 8003adc:	f3bf 8f6f 	isb	sy
 8003ae0:	e008      	b.n	8003af4 <osSemaphoreWait+0x8c>
  }  
  else if (xSemaphoreTake(semaphore_id, ticks) != pdTRUE) {
 8003ae2:	68f9      	ldr	r1, [r7, #12]
 8003ae4:	6878      	ldr	r0, [r7, #4]
 8003ae6:	f000 fbb9 	bl	800425c <xQueueSemaphoreTake>
 8003aea:	4603      	mov	r3, r0
 8003aec:	2b01      	cmp	r3, #1
 8003aee:	d001      	beq.n	8003af4 <osSemaphoreWait+0x8c>
    return osErrorOS;
 8003af0:	23ff      	movs	r3, #255	; 0xff
 8003af2:	e000      	b.n	8003af6 <osSemaphoreWait+0x8e>
  }
  
  return osOK;
 8003af4:	2300      	movs	r3, #0
}
 8003af6:	4618      	mov	r0, r3
 8003af8:	3710      	adds	r7, #16
 8003afa:	46bd      	mov	sp, r7
 8003afc:	bd80      	pop	{r7, pc}
 8003afe:	bf00      	nop
 8003b00:	e000ed04 	.word	0xe000ed04

08003b04 <osSemaphoreRelease>:
* @param  semaphore_id  semaphore object referenced with \ref osSemaphore.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreRelease shall be consistent in every CMSIS-RTOS.
*/
osStatus osSemaphoreRelease (osSemaphoreId semaphore_id)
{
 8003b04:	b580      	push	{r7, lr}
 8003b06:	b084      	sub	sp, #16
 8003b08:	af00      	add	r7, sp, #0
 8003b0a:	6078      	str	r0, [r7, #4]
  osStatus result = osOK;
 8003b0c:	2300      	movs	r3, #0
 8003b0e:	60fb      	str	r3, [r7, #12]
  portBASE_TYPE taskWoken = pdFALSE;
 8003b10:	2300      	movs	r3, #0
 8003b12:	60bb      	str	r3, [r7, #8]
  
  
  if (inHandlerMode()) {
 8003b14:	f7ff fefd 	bl	8003912 <inHandlerMode>
 8003b18:	4603      	mov	r3, r0
 8003b1a:	2b00      	cmp	r3, #0
 8003b1c:	d016      	beq.n	8003b4c <osSemaphoreRelease+0x48>
    if (xSemaphoreGiveFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 8003b1e:	f107 0308 	add.w	r3, r7, #8
 8003b22:	4619      	mov	r1, r3
 8003b24:	6878      	ldr	r0, [r7, #4]
 8003b26:	f000 fb0b 	bl	8004140 <xQueueGiveFromISR>
 8003b2a:	4603      	mov	r3, r0
 8003b2c:	2b01      	cmp	r3, #1
 8003b2e:	d001      	beq.n	8003b34 <osSemaphoreRelease+0x30>
      return osErrorOS;
 8003b30:	23ff      	movs	r3, #255	; 0xff
 8003b32:	e017      	b.n	8003b64 <osSemaphoreRelease+0x60>
    }
    portEND_SWITCHING_ISR(taskWoken);
 8003b34:	68bb      	ldr	r3, [r7, #8]
 8003b36:	2b00      	cmp	r3, #0
 8003b38:	d013      	beq.n	8003b62 <osSemaphoreRelease+0x5e>
 8003b3a:	4b0c      	ldr	r3, [pc, #48]	; (8003b6c <osSemaphoreRelease+0x68>)
 8003b3c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003b40:	601a      	str	r2, [r3, #0]
 8003b42:	f3bf 8f4f 	dsb	sy
 8003b46:	f3bf 8f6f 	isb	sy
 8003b4a:	e00a      	b.n	8003b62 <osSemaphoreRelease+0x5e>
  }
  else {
    if (xSemaphoreGive(semaphore_id) != pdTRUE) {
 8003b4c:	2300      	movs	r3, #0
 8003b4e:	2200      	movs	r2, #0
 8003b50:	2100      	movs	r1, #0
 8003b52:	6878      	ldr	r0, [r7, #4]
 8003b54:	f000 f9f6 	bl	8003f44 <xQueueGenericSend>
 8003b58:	4603      	mov	r3, r0
 8003b5a:	2b01      	cmp	r3, #1
 8003b5c:	d001      	beq.n	8003b62 <osSemaphoreRelease+0x5e>
      result = osErrorOS;
 8003b5e:	23ff      	movs	r3, #255	; 0xff
 8003b60:	60fb      	str	r3, [r7, #12]
    }
  }
  
  return result;
 8003b62:	68fb      	ldr	r3, [r7, #12]
}
 8003b64:	4618      	mov	r0, r3
 8003b66:	3710      	adds	r7, #16
 8003b68:	46bd      	mov	sp, r7
 8003b6a:	bd80      	pop	{r7, pc}
 8003b6c:	e000ed04 	.word	0xe000ed04

08003b70 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8003b70:	b480      	push	{r7}
 8003b72:	b083      	sub	sp, #12
 8003b74:	af00      	add	r7, sp, #0
 8003b76:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	f103 0208 	add.w	r2, r3, #8
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	f04f 32ff 	mov.w	r2, #4294967295
 8003b88:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	f103 0208 	add.w	r2, r3, #8
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	f103 0208 	add.w	r2, r3, #8
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	2200      	movs	r2, #0
 8003ba2:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8003ba4:	bf00      	nop
 8003ba6:	370c      	adds	r7, #12
 8003ba8:	46bd      	mov	sp, r7
 8003baa:	bc80      	pop	{r7}
 8003bac:	4770      	bx	lr

08003bae <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8003bae:	b480      	push	{r7}
 8003bb0:	b083      	sub	sp, #12
 8003bb2:	af00      	add	r7, sp, #0
 8003bb4:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	2200      	movs	r2, #0
 8003bba:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8003bbc:	bf00      	nop
 8003bbe:	370c      	adds	r7, #12
 8003bc0:	46bd      	mov	sp, r7
 8003bc2:	bc80      	pop	{r7}
 8003bc4:	4770      	bx	lr

08003bc6 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8003bc6:	b480      	push	{r7}
 8003bc8:	b085      	sub	sp, #20
 8003bca:	af00      	add	r7, sp, #0
 8003bcc:	6078      	str	r0, [r7, #4]
 8003bce:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	685b      	ldr	r3, [r3, #4]
 8003bd4:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8003bd6:	683b      	ldr	r3, [r7, #0]
 8003bd8:	68fa      	ldr	r2, [r7, #12]
 8003bda:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8003bdc:	68fb      	ldr	r3, [r7, #12]
 8003bde:	689a      	ldr	r2, [r3, #8]
 8003be0:	683b      	ldr	r3, [r7, #0]
 8003be2:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8003be4:	68fb      	ldr	r3, [r7, #12]
 8003be6:	689b      	ldr	r3, [r3, #8]
 8003be8:	683a      	ldr	r2, [r7, #0]
 8003bea:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8003bec:	68fb      	ldr	r3, [r7, #12]
 8003bee:	683a      	ldr	r2, [r7, #0]
 8003bf0:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8003bf2:	683b      	ldr	r3, [r7, #0]
 8003bf4:	687a      	ldr	r2, [r7, #4]
 8003bf6:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	1c5a      	adds	r2, r3, #1
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	601a      	str	r2, [r3, #0]
}
 8003c02:	bf00      	nop
 8003c04:	3714      	adds	r7, #20
 8003c06:	46bd      	mov	sp, r7
 8003c08:	bc80      	pop	{r7}
 8003c0a:	4770      	bx	lr

08003c0c <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8003c0c:	b480      	push	{r7}
 8003c0e:	b085      	sub	sp, #20
 8003c10:	af00      	add	r7, sp, #0
 8003c12:	6078      	str	r0, [r7, #4]
 8003c14:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8003c16:	683b      	ldr	r3, [r7, #0]
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8003c1c:	68bb      	ldr	r3, [r7, #8]
 8003c1e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003c22:	d103      	bne.n	8003c2c <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	691b      	ldr	r3, [r3, #16]
 8003c28:	60fb      	str	r3, [r7, #12]
 8003c2a:	e00c      	b.n	8003c46 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	3308      	adds	r3, #8
 8003c30:	60fb      	str	r3, [r7, #12]
 8003c32:	e002      	b.n	8003c3a <vListInsert+0x2e>
 8003c34:	68fb      	ldr	r3, [r7, #12]
 8003c36:	685b      	ldr	r3, [r3, #4]
 8003c38:	60fb      	str	r3, [r7, #12]
 8003c3a:	68fb      	ldr	r3, [r7, #12]
 8003c3c:	685b      	ldr	r3, [r3, #4]
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	68ba      	ldr	r2, [r7, #8]
 8003c42:	429a      	cmp	r2, r3
 8003c44:	d2f6      	bcs.n	8003c34 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8003c46:	68fb      	ldr	r3, [r7, #12]
 8003c48:	685a      	ldr	r2, [r3, #4]
 8003c4a:	683b      	ldr	r3, [r7, #0]
 8003c4c:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8003c4e:	683b      	ldr	r3, [r7, #0]
 8003c50:	685b      	ldr	r3, [r3, #4]
 8003c52:	683a      	ldr	r2, [r7, #0]
 8003c54:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8003c56:	683b      	ldr	r3, [r7, #0]
 8003c58:	68fa      	ldr	r2, [r7, #12]
 8003c5a:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8003c5c:	68fb      	ldr	r3, [r7, #12]
 8003c5e:	683a      	ldr	r2, [r7, #0]
 8003c60:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8003c62:	683b      	ldr	r3, [r7, #0]
 8003c64:	687a      	ldr	r2, [r7, #4]
 8003c66:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	1c5a      	adds	r2, r3, #1
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	601a      	str	r2, [r3, #0]
}
 8003c72:	bf00      	nop
 8003c74:	3714      	adds	r7, #20
 8003c76:	46bd      	mov	sp, r7
 8003c78:	bc80      	pop	{r7}
 8003c7a:	4770      	bx	lr

08003c7c <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8003c7c:	b480      	push	{r7}
 8003c7e:	b085      	sub	sp, #20
 8003c80:	af00      	add	r7, sp, #0
 8003c82:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	691b      	ldr	r3, [r3, #16]
 8003c88:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	685b      	ldr	r3, [r3, #4]
 8003c8e:	687a      	ldr	r2, [r7, #4]
 8003c90:	6892      	ldr	r2, [r2, #8]
 8003c92:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	689b      	ldr	r3, [r3, #8]
 8003c98:	687a      	ldr	r2, [r7, #4]
 8003c9a:	6852      	ldr	r2, [r2, #4]
 8003c9c:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8003c9e:	68fb      	ldr	r3, [r7, #12]
 8003ca0:	685b      	ldr	r3, [r3, #4]
 8003ca2:	687a      	ldr	r2, [r7, #4]
 8003ca4:	429a      	cmp	r2, r3
 8003ca6:	d103      	bne.n	8003cb0 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	689a      	ldr	r2, [r3, #8]
 8003cac:	68fb      	ldr	r3, [r7, #12]
 8003cae:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	2200      	movs	r2, #0
 8003cb4:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8003cb6:	68fb      	ldr	r3, [r7, #12]
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	1e5a      	subs	r2, r3, #1
 8003cbc:	68fb      	ldr	r3, [r7, #12]
 8003cbe:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8003cc0:	68fb      	ldr	r3, [r7, #12]
 8003cc2:	681b      	ldr	r3, [r3, #0]
}
 8003cc4:	4618      	mov	r0, r3
 8003cc6:	3714      	adds	r7, #20
 8003cc8:	46bd      	mov	sp, r7
 8003cca:	bc80      	pop	{r7}
 8003ccc:	4770      	bx	lr
	...

08003cd0 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8003cd0:	b580      	push	{r7, lr}
 8003cd2:	b084      	sub	sp, #16
 8003cd4:	af00      	add	r7, sp, #0
 8003cd6:	6078      	str	r0, [r7, #4]
 8003cd8:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8003cde:	68fb      	ldr	r3, [r7, #12]
 8003ce0:	2b00      	cmp	r3, #0
 8003ce2:	d10a      	bne.n	8003cfa <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8003ce4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003ce8:	f383 8811 	msr	BASEPRI, r3
 8003cec:	f3bf 8f6f 	isb	sy
 8003cf0:	f3bf 8f4f 	dsb	sy
 8003cf4:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8003cf6:	bf00      	nop
 8003cf8:	e7fe      	b.n	8003cf8 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8003cfa:	f001 fe67 	bl	80059cc <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8003cfe:	68fb      	ldr	r3, [r7, #12]
 8003d00:	681a      	ldr	r2, [r3, #0]
 8003d02:	68fb      	ldr	r3, [r7, #12]
 8003d04:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003d06:	68f9      	ldr	r1, [r7, #12]
 8003d08:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8003d0a:	fb01 f303 	mul.w	r3, r1, r3
 8003d0e:	441a      	add	r2, r3
 8003d10:	68fb      	ldr	r3, [r7, #12]
 8003d12:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8003d14:	68fb      	ldr	r3, [r7, #12]
 8003d16:	2200      	movs	r2, #0
 8003d18:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8003d1a:	68fb      	ldr	r3, [r7, #12]
 8003d1c:	681a      	ldr	r2, [r3, #0]
 8003d1e:	68fb      	ldr	r3, [r7, #12]
 8003d20:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8003d22:	68fb      	ldr	r3, [r7, #12]
 8003d24:	681a      	ldr	r2, [r3, #0]
 8003d26:	68fb      	ldr	r3, [r7, #12]
 8003d28:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003d2a:	3b01      	subs	r3, #1
 8003d2c:	68f9      	ldr	r1, [r7, #12]
 8003d2e:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8003d30:	fb01 f303 	mul.w	r3, r1, r3
 8003d34:	441a      	add	r2, r3
 8003d36:	68fb      	ldr	r3, [r7, #12]
 8003d38:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8003d3a:	68fb      	ldr	r3, [r7, #12]
 8003d3c:	22ff      	movs	r2, #255	; 0xff
 8003d3e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8003d42:	68fb      	ldr	r3, [r7, #12]
 8003d44:	22ff      	movs	r2, #255	; 0xff
 8003d46:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8003d4a:	683b      	ldr	r3, [r7, #0]
 8003d4c:	2b00      	cmp	r3, #0
 8003d4e:	d114      	bne.n	8003d7a <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003d50:	68fb      	ldr	r3, [r7, #12]
 8003d52:	691b      	ldr	r3, [r3, #16]
 8003d54:	2b00      	cmp	r3, #0
 8003d56:	d01a      	beq.n	8003d8e <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003d58:	68fb      	ldr	r3, [r7, #12]
 8003d5a:	3310      	adds	r3, #16
 8003d5c:	4618      	mov	r0, r3
 8003d5e:	f001 f961 	bl	8005024 <xTaskRemoveFromEventList>
 8003d62:	4603      	mov	r3, r0
 8003d64:	2b00      	cmp	r3, #0
 8003d66:	d012      	beq.n	8003d8e <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8003d68:	4b0c      	ldr	r3, [pc, #48]	; (8003d9c <xQueueGenericReset+0xcc>)
 8003d6a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003d6e:	601a      	str	r2, [r3, #0]
 8003d70:	f3bf 8f4f 	dsb	sy
 8003d74:	f3bf 8f6f 	isb	sy
 8003d78:	e009      	b.n	8003d8e <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8003d7a:	68fb      	ldr	r3, [r7, #12]
 8003d7c:	3310      	adds	r3, #16
 8003d7e:	4618      	mov	r0, r3
 8003d80:	f7ff fef6 	bl	8003b70 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8003d84:	68fb      	ldr	r3, [r7, #12]
 8003d86:	3324      	adds	r3, #36	; 0x24
 8003d88:	4618      	mov	r0, r3
 8003d8a:	f7ff fef1 	bl	8003b70 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8003d8e:	f001 fe4d 	bl	8005a2c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8003d92:	2301      	movs	r3, #1
}
 8003d94:	4618      	mov	r0, r3
 8003d96:	3710      	adds	r7, #16
 8003d98:	46bd      	mov	sp, r7
 8003d9a:	bd80      	pop	{r7, pc}
 8003d9c:	e000ed04 	.word	0xe000ed04

08003da0 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8003da0:	b580      	push	{r7, lr}
 8003da2:	b08e      	sub	sp, #56	; 0x38
 8003da4:	af02      	add	r7, sp, #8
 8003da6:	60f8      	str	r0, [r7, #12]
 8003da8:	60b9      	str	r1, [r7, #8]
 8003daa:	607a      	str	r2, [r7, #4]
 8003dac:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8003dae:	68fb      	ldr	r3, [r7, #12]
 8003db0:	2b00      	cmp	r3, #0
 8003db2:	d10a      	bne.n	8003dca <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 8003db4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003db8:	f383 8811 	msr	BASEPRI, r3
 8003dbc:	f3bf 8f6f 	isb	sy
 8003dc0:	f3bf 8f4f 	dsb	sy
 8003dc4:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8003dc6:	bf00      	nop
 8003dc8:	e7fe      	b.n	8003dc8 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8003dca:	683b      	ldr	r3, [r7, #0]
 8003dcc:	2b00      	cmp	r3, #0
 8003dce:	d10a      	bne.n	8003de6 <xQueueGenericCreateStatic+0x46>
	__asm volatile
 8003dd0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003dd4:	f383 8811 	msr	BASEPRI, r3
 8003dd8:	f3bf 8f6f 	isb	sy
 8003ddc:	f3bf 8f4f 	dsb	sy
 8003de0:	627b      	str	r3, [r7, #36]	; 0x24
}
 8003de2:	bf00      	nop
 8003de4:	e7fe      	b.n	8003de4 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	2b00      	cmp	r3, #0
 8003dea:	d002      	beq.n	8003df2 <xQueueGenericCreateStatic+0x52>
 8003dec:	68bb      	ldr	r3, [r7, #8]
 8003dee:	2b00      	cmp	r3, #0
 8003df0:	d001      	beq.n	8003df6 <xQueueGenericCreateStatic+0x56>
 8003df2:	2301      	movs	r3, #1
 8003df4:	e000      	b.n	8003df8 <xQueueGenericCreateStatic+0x58>
 8003df6:	2300      	movs	r3, #0
 8003df8:	2b00      	cmp	r3, #0
 8003dfa:	d10a      	bne.n	8003e12 <xQueueGenericCreateStatic+0x72>
	__asm volatile
 8003dfc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003e00:	f383 8811 	msr	BASEPRI, r3
 8003e04:	f3bf 8f6f 	isb	sy
 8003e08:	f3bf 8f4f 	dsb	sy
 8003e0c:	623b      	str	r3, [r7, #32]
}
 8003e0e:	bf00      	nop
 8003e10:	e7fe      	b.n	8003e10 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	2b00      	cmp	r3, #0
 8003e16:	d102      	bne.n	8003e1e <xQueueGenericCreateStatic+0x7e>
 8003e18:	68bb      	ldr	r3, [r7, #8]
 8003e1a:	2b00      	cmp	r3, #0
 8003e1c:	d101      	bne.n	8003e22 <xQueueGenericCreateStatic+0x82>
 8003e1e:	2301      	movs	r3, #1
 8003e20:	e000      	b.n	8003e24 <xQueueGenericCreateStatic+0x84>
 8003e22:	2300      	movs	r3, #0
 8003e24:	2b00      	cmp	r3, #0
 8003e26:	d10a      	bne.n	8003e3e <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8003e28:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003e2c:	f383 8811 	msr	BASEPRI, r3
 8003e30:	f3bf 8f6f 	isb	sy
 8003e34:	f3bf 8f4f 	dsb	sy
 8003e38:	61fb      	str	r3, [r7, #28]
}
 8003e3a:	bf00      	nop
 8003e3c:	e7fe      	b.n	8003e3c <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8003e3e:	2348      	movs	r3, #72	; 0x48
 8003e40:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8003e42:	697b      	ldr	r3, [r7, #20]
 8003e44:	2b48      	cmp	r3, #72	; 0x48
 8003e46:	d00a      	beq.n	8003e5e <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 8003e48:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003e4c:	f383 8811 	msr	BASEPRI, r3
 8003e50:	f3bf 8f6f 	isb	sy
 8003e54:	f3bf 8f4f 	dsb	sy
 8003e58:	61bb      	str	r3, [r7, #24]
}
 8003e5a:	bf00      	nop
 8003e5c:	e7fe      	b.n	8003e5c <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8003e5e:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8003e60:	683b      	ldr	r3, [r7, #0]
 8003e62:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8003e64:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003e66:	2b00      	cmp	r3, #0
 8003e68:	d00d      	beq.n	8003e86 <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8003e6a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003e6c:	2201      	movs	r2, #1
 8003e6e:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8003e72:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8003e76:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003e78:	9300      	str	r3, [sp, #0]
 8003e7a:	4613      	mov	r3, r2
 8003e7c:	687a      	ldr	r2, [r7, #4]
 8003e7e:	68b9      	ldr	r1, [r7, #8]
 8003e80:	68f8      	ldr	r0, [r7, #12]
 8003e82:	f000 f83f 	bl	8003f04 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8003e86:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8003e88:	4618      	mov	r0, r3
 8003e8a:	3730      	adds	r7, #48	; 0x30
 8003e8c:	46bd      	mov	sp, r7
 8003e8e:	bd80      	pop	{r7, pc}

08003e90 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8003e90:	b580      	push	{r7, lr}
 8003e92:	b08a      	sub	sp, #40	; 0x28
 8003e94:	af02      	add	r7, sp, #8
 8003e96:	60f8      	str	r0, [r7, #12]
 8003e98:	60b9      	str	r1, [r7, #8]
 8003e9a:	4613      	mov	r3, r2
 8003e9c:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8003e9e:	68fb      	ldr	r3, [r7, #12]
 8003ea0:	2b00      	cmp	r3, #0
 8003ea2:	d10a      	bne.n	8003eba <xQueueGenericCreate+0x2a>
	__asm volatile
 8003ea4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003ea8:	f383 8811 	msr	BASEPRI, r3
 8003eac:	f3bf 8f6f 	isb	sy
 8003eb0:	f3bf 8f4f 	dsb	sy
 8003eb4:	613b      	str	r3, [r7, #16]
}
 8003eb6:	bf00      	nop
 8003eb8:	e7fe      	b.n	8003eb8 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003eba:	68fb      	ldr	r3, [r7, #12]
 8003ebc:	68ba      	ldr	r2, [r7, #8]
 8003ebe:	fb02 f303 	mul.w	r3, r2, r3
 8003ec2:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8003ec4:	69fb      	ldr	r3, [r7, #28]
 8003ec6:	3348      	adds	r3, #72	; 0x48
 8003ec8:	4618      	mov	r0, r3
 8003eca:	f001 fe7f 	bl	8005bcc <pvPortMalloc>
 8003ece:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8003ed0:	69bb      	ldr	r3, [r7, #24]
 8003ed2:	2b00      	cmp	r3, #0
 8003ed4:	d011      	beq.n	8003efa <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8003ed6:	69bb      	ldr	r3, [r7, #24]
 8003ed8:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8003eda:	697b      	ldr	r3, [r7, #20]
 8003edc:	3348      	adds	r3, #72	; 0x48
 8003ede:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8003ee0:	69bb      	ldr	r3, [r7, #24]
 8003ee2:	2200      	movs	r2, #0
 8003ee4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8003ee8:	79fa      	ldrb	r2, [r7, #7]
 8003eea:	69bb      	ldr	r3, [r7, #24]
 8003eec:	9300      	str	r3, [sp, #0]
 8003eee:	4613      	mov	r3, r2
 8003ef0:	697a      	ldr	r2, [r7, #20]
 8003ef2:	68b9      	ldr	r1, [r7, #8]
 8003ef4:	68f8      	ldr	r0, [r7, #12]
 8003ef6:	f000 f805 	bl	8003f04 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8003efa:	69bb      	ldr	r3, [r7, #24]
	}
 8003efc:	4618      	mov	r0, r3
 8003efe:	3720      	adds	r7, #32
 8003f00:	46bd      	mov	sp, r7
 8003f02:	bd80      	pop	{r7, pc}

08003f04 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8003f04:	b580      	push	{r7, lr}
 8003f06:	b084      	sub	sp, #16
 8003f08:	af00      	add	r7, sp, #0
 8003f0a:	60f8      	str	r0, [r7, #12]
 8003f0c:	60b9      	str	r1, [r7, #8]
 8003f0e:	607a      	str	r2, [r7, #4]
 8003f10:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8003f12:	68bb      	ldr	r3, [r7, #8]
 8003f14:	2b00      	cmp	r3, #0
 8003f16:	d103      	bne.n	8003f20 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8003f18:	69bb      	ldr	r3, [r7, #24]
 8003f1a:	69ba      	ldr	r2, [r7, #24]
 8003f1c:	601a      	str	r2, [r3, #0]
 8003f1e:	e002      	b.n	8003f26 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8003f20:	69bb      	ldr	r3, [r7, #24]
 8003f22:	687a      	ldr	r2, [r7, #4]
 8003f24:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8003f26:	69bb      	ldr	r3, [r7, #24]
 8003f28:	68fa      	ldr	r2, [r7, #12]
 8003f2a:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8003f2c:	69bb      	ldr	r3, [r7, #24]
 8003f2e:	68ba      	ldr	r2, [r7, #8]
 8003f30:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8003f32:	2101      	movs	r1, #1
 8003f34:	69b8      	ldr	r0, [r7, #24]
 8003f36:	f7ff fecb 	bl	8003cd0 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8003f3a:	bf00      	nop
 8003f3c:	3710      	adds	r7, #16
 8003f3e:	46bd      	mov	sp, r7
 8003f40:	bd80      	pop	{r7, pc}
	...

08003f44 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8003f44:	b580      	push	{r7, lr}
 8003f46:	b08e      	sub	sp, #56	; 0x38
 8003f48:	af00      	add	r7, sp, #0
 8003f4a:	60f8      	str	r0, [r7, #12]
 8003f4c:	60b9      	str	r1, [r7, #8]
 8003f4e:	607a      	str	r2, [r7, #4]
 8003f50:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8003f52:	2300      	movs	r3, #0
 8003f54:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8003f56:	68fb      	ldr	r3, [r7, #12]
 8003f58:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8003f5a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003f5c:	2b00      	cmp	r3, #0
 8003f5e:	d10a      	bne.n	8003f76 <xQueueGenericSend+0x32>
	__asm volatile
 8003f60:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003f64:	f383 8811 	msr	BASEPRI, r3
 8003f68:	f3bf 8f6f 	isb	sy
 8003f6c:	f3bf 8f4f 	dsb	sy
 8003f70:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8003f72:	bf00      	nop
 8003f74:	e7fe      	b.n	8003f74 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8003f76:	68bb      	ldr	r3, [r7, #8]
 8003f78:	2b00      	cmp	r3, #0
 8003f7a:	d103      	bne.n	8003f84 <xQueueGenericSend+0x40>
 8003f7c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003f7e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f80:	2b00      	cmp	r3, #0
 8003f82:	d101      	bne.n	8003f88 <xQueueGenericSend+0x44>
 8003f84:	2301      	movs	r3, #1
 8003f86:	e000      	b.n	8003f8a <xQueueGenericSend+0x46>
 8003f88:	2300      	movs	r3, #0
 8003f8a:	2b00      	cmp	r3, #0
 8003f8c:	d10a      	bne.n	8003fa4 <xQueueGenericSend+0x60>
	__asm volatile
 8003f8e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003f92:	f383 8811 	msr	BASEPRI, r3
 8003f96:	f3bf 8f6f 	isb	sy
 8003f9a:	f3bf 8f4f 	dsb	sy
 8003f9e:	627b      	str	r3, [r7, #36]	; 0x24
}
 8003fa0:	bf00      	nop
 8003fa2:	e7fe      	b.n	8003fa2 <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8003fa4:	683b      	ldr	r3, [r7, #0]
 8003fa6:	2b02      	cmp	r3, #2
 8003fa8:	d103      	bne.n	8003fb2 <xQueueGenericSend+0x6e>
 8003faa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003fac:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003fae:	2b01      	cmp	r3, #1
 8003fb0:	d101      	bne.n	8003fb6 <xQueueGenericSend+0x72>
 8003fb2:	2301      	movs	r3, #1
 8003fb4:	e000      	b.n	8003fb8 <xQueueGenericSend+0x74>
 8003fb6:	2300      	movs	r3, #0
 8003fb8:	2b00      	cmp	r3, #0
 8003fba:	d10a      	bne.n	8003fd2 <xQueueGenericSend+0x8e>
	__asm volatile
 8003fbc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003fc0:	f383 8811 	msr	BASEPRI, r3
 8003fc4:	f3bf 8f6f 	isb	sy
 8003fc8:	f3bf 8f4f 	dsb	sy
 8003fcc:	623b      	str	r3, [r7, #32]
}
 8003fce:	bf00      	nop
 8003fd0:	e7fe      	b.n	8003fd0 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8003fd2:	f001 f9e7 	bl	80053a4 <xTaskGetSchedulerState>
 8003fd6:	4603      	mov	r3, r0
 8003fd8:	2b00      	cmp	r3, #0
 8003fda:	d102      	bne.n	8003fe2 <xQueueGenericSend+0x9e>
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	2b00      	cmp	r3, #0
 8003fe0:	d101      	bne.n	8003fe6 <xQueueGenericSend+0xa2>
 8003fe2:	2301      	movs	r3, #1
 8003fe4:	e000      	b.n	8003fe8 <xQueueGenericSend+0xa4>
 8003fe6:	2300      	movs	r3, #0
 8003fe8:	2b00      	cmp	r3, #0
 8003fea:	d10a      	bne.n	8004002 <xQueueGenericSend+0xbe>
	__asm volatile
 8003fec:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003ff0:	f383 8811 	msr	BASEPRI, r3
 8003ff4:	f3bf 8f6f 	isb	sy
 8003ff8:	f3bf 8f4f 	dsb	sy
 8003ffc:	61fb      	str	r3, [r7, #28]
}
 8003ffe:	bf00      	nop
 8004000:	e7fe      	b.n	8004000 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8004002:	f001 fce3 	bl	80059cc <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8004006:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004008:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800400a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800400c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800400e:	429a      	cmp	r2, r3
 8004010:	d302      	bcc.n	8004018 <xQueueGenericSend+0xd4>
 8004012:	683b      	ldr	r3, [r7, #0]
 8004014:	2b02      	cmp	r3, #2
 8004016:	d129      	bne.n	800406c <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8004018:	683a      	ldr	r2, [r7, #0]
 800401a:	68b9      	ldr	r1, [r7, #8]
 800401c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800401e:	f000 fac0 	bl	80045a2 <prvCopyDataToQueue>
 8004022:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004024:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004026:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004028:	2b00      	cmp	r3, #0
 800402a:	d010      	beq.n	800404e <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800402c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800402e:	3324      	adds	r3, #36	; 0x24
 8004030:	4618      	mov	r0, r3
 8004032:	f000 fff7 	bl	8005024 <xTaskRemoveFromEventList>
 8004036:	4603      	mov	r3, r0
 8004038:	2b00      	cmp	r3, #0
 800403a:	d013      	beq.n	8004064 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800403c:	4b3f      	ldr	r3, [pc, #252]	; (800413c <xQueueGenericSend+0x1f8>)
 800403e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004042:	601a      	str	r2, [r3, #0]
 8004044:	f3bf 8f4f 	dsb	sy
 8004048:	f3bf 8f6f 	isb	sy
 800404c:	e00a      	b.n	8004064 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800404e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004050:	2b00      	cmp	r3, #0
 8004052:	d007      	beq.n	8004064 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8004054:	4b39      	ldr	r3, [pc, #228]	; (800413c <xQueueGenericSend+0x1f8>)
 8004056:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800405a:	601a      	str	r2, [r3, #0]
 800405c:	f3bf 8f4f 	dsb	sy
 8004060:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8004064:	f001 fce2 	bl	8005a2c <vPortExitCritical>
				return pdPASS;
 8004068:	2301      	movs	r3, #1
 800406a:	e063      	b.n	8004134 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	2b00      	cmp	r3, #0
 8004070:	d103      	bne.n	800407a <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8004072:	f001 fcdb 	bl	8005a2c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8004076:	2300      	movs	r3, #0
 8004078:	e05c      	b.n	8004134 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 800407a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800407c:	2b00      	cmp	r3, #0
 800407e:	d106      	bne.n	800408e <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8004080:	f107 0314 	add.w	r3, r7, #20
 8004084:	4618      	mov	r0, r3
 8004086:	f001 f82f 	bl	80050e8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800408a:	2301      	movs	r3, #1
 800408c:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800408e:	f001 fccd 	bl	8005a2c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8004092:	f000 fddf 	bl	8004c54 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8004096:	f001 fc99 	bl	80059cc <vPortEnterCritical>
 800409a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800409c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80040a0:	b25b      	sxtb	r3, r3
 80040a2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80040a6:	d103      	bne.n	80040b0 <xQueueGenericSend+0x16c>
 80040a8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80040aa:	2200      	movs	r2, #0
 80040ac:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80040b0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80040b2:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80040b6:	b25b      	sxtb	r3, r3
 80040b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80040bc:	d103      	bne.n	80040c6 <xQueueGenericSend+0x182>
 80040be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80040c0:	2200      	movs	r2, #0
 80040c2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80040c6:	f001 fcb1 	bl	8005a2c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80040ca:	1d3a      	adds	r2, r7, #4
 80040cc:	f107 0314 	add.w	r3, r7, #20
 80040d0:	4611      	mov	r1, r2
 80040d2:	4618      	mov	r0, r3
 80040d4:	f001 f81e 	bl	8005114 <xTaskCheckForTimeOut>
 80040d8:	4603      	mov	r3, r0
 80040da:	2b00      	cmp	r3, #0
 80040dc:	d124      	bne.n	8004128 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80040de:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80040e0:	f000 fb57 	bl	8004792 <prvIsQueueFull>
 80040e4:	4603      	mov	r3, r0
 80040e6:	2b00      	cmp	r3, #0
 80040e8:	d018      	beq.n	800411c <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80040ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80040ec:	3310      	adds	r3, #16
 80040ee:	687a      	ldr	r2, [r7, #4]
 80040f0:	4611      	mov	r1, r2
 80040f2:	4618      	mov	r0, r3
 80040f4:	f000 ff72 	bl	8004fdc <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80040f8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80040fa:	f000 fae2 	bl	80046c2 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80040fe:	f000 fdb7 	bl	8004c70 <xTaskResumeAll>
 8004102:	4603      	mov	r3, r0
 8004104:	2b00      	cmp	r3, #0
 8004106:	f47f af7c 	bne.w	8004002 <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 800410a:	4b0c      	ldr	r3, [pc, #48]	; (800413c <xQueueGenericSend+0x1f8>)
 800410c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004110:	601a      	str	r2, [r3, #0]
 8004112:	f3bf 8f4f 	dsb	sy
 8004116:	f3bf 8f6f 	isb	sy
 800411a:	e772      	b.n	8004002 <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800411c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800411e:	f000 fad0 	bl	80046c2 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8004122:	f000 fda5 	bl	8004c70 <xTaskResumeAll>
 8004126:	e76c      	b.n	8004002 <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8004128:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800412a:	f000 faca 	bl	80046c2 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800412e:	f000 fd9f 	bl	8004c70 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8004132:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8004134:	4618      	mov	r0, r3
 8004136:	3738      	adds	r7, #56	; 0x38
 8004138:	46bd      	mov	sp, r7
 800413a:	bd80      	pop	{r7, pc}
 800413c:	e000ed04 	.word	0xe000ed04

08004140 <xQueueGiveFromISR>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8004140:	b580      	push	{r7, lr}
 8004142:	b08e      	sub	sp, #56	; 0x38
 8004144:	af00      	add	r7, sp, #0
 8004146:	6078      	str	r0, [r7, #4]
 8004148:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	633b      	str	r3, [r7, #48]	; 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 800414e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004150:	2b00      	cmp	r3, #0
 8004152:	d10a      	bne.n	800416a <xQueueGiveFromISR+0x2a>
	__asm volatile
 8004154:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004158:	f383 8811 	msr	BASEPRI, r3
 800415c:	f3bf 8f6f 	isb	sy
 8004160:	f3bf 8f4f 	dsb	sy
 8004164:	623b      	str	r3, [r7, #32]
}
 8004166:	bf00      	nop
 8004168:	e7fe      	b.n	8004168 <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800416a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800416c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800416e:	2b00      	cmp	r3, #0
 8004170:	d00a      	beq.n	8004188 <xQueueGiveFromISR+0x48>
	__asm volatile
 8004172:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004176:	f383 8811 	msr	BASEPRI, r3
 800417a:	f3bf 8f6f 	isb	sy
 800417e:	f3bf 8f4f 	dsb	sy
 8004182:	61fb      	str	r3, [r7, #28]
}
 8004184:	bf00      	nop
 8004186:	e7fe      	b.n	8004186 <xQueueGiveFromISR+0x46>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 8004188:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	2b00      	cmp	r3, #0
 800418e:	d103      	bne.n	8004198 <xQueueGiveFromISR+0x58>
 8004190:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004192:	689b      	ldr	r3, [r3, #8]
 8004194:	2b00      	cmp	r3, #0
 8004196:	d101      	bne.n	800419c <xQueueGiveFromISR+0x5c>
 8004198:	2301      	movs	r3, #1
 800419a:	e000      	b.n	800419e <xQueueGiveFromISR+0x5e>
 800419c:	2300      	movs	r3, #0
 800419e:	2b00      	cmp	r3, #0
 80041a0:	d10a      	bne.n	80041b8 <xQueueGiveFromISR+0x78>
	__asm volatile
 80041a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80041a6:	f383 8811 	msr	BASEPRI, r3
 80041aa:	f3bf 8f6f 	isb	sy
 80041ae:	f3bf 8f4f 	dsb	sy
 80041b2:	61bb      	str	r3, [r7, #24]
}
 80041b4:	bf00      	nop
 80041b6:	e7fe      	b.n	80041b6 <xQueueGiveFromISR+0x76>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80041b8:	f001 fcca 	bl	8005b50 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80041bc:	f3ef 8211 	mrs	r2, BASEPRI
 80041c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80041c4:	f383 8811 	msr	BASEPRI, r3
 80041c8:	f3bf 8f6f 	isb	sy
 80041cc:	f3bf 8f4f 	dsb	sy
 80041d0:	617a      	str	r2, [r7, #20]
 80041d2:	613b      	str	r3, [r7, #16]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80041d4:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80041d6:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80041d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80041da:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80041dc:	62bb      	str	r3, [r7, #40]	; 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 80041de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80041e0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80041e2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80041e4:	429a      	cmp	r2, r3
 80041e6:	d22b      	bcs.n	8004240 <xQueueGiveFromISR+0x100>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80041e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80041ea:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80041ee:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80041f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80041f4:	1c5a      	adds	r2, r3, #1
 80041f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80041f8:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80041fa:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 80041fe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004202:	d112      	bne.n	800422a <xQueueGiveFromISR+0xea>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004204:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004206:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004208:	2b00      	cmp	r3, #0
 800420a:	d016      	beq.n	800423a <xQueueGiveFromISR+0xfa>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800420c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800420e:	3324      	adds	r3, #36	; 0x24
 8004210:	4618      	mov	r0, r3
 8004212:	f000 ff07 	bl	8005024 <xTaskRemoveFromEventList>
 8004216:	4603      	mov	r3, r0
 8004218:	2b00      	cmp	r3, #0
 800421a:	d00e      	beq.n	800423a <xQueueGiveFromISR+0xfa>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800421c:	683b      	ldr	r3, [r7, #0]
 800421e:	2b00      	cmp	r3, #0
 8004220:	d00b      	beq.n	800423a <xQueueGiveFromISR+0xfa>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8004222:	683b      	ldr	r3, [r7, #0]
 8004224:	2201      	movs	r2, #1
 8004226:	601a      	str	r2, [r3, #0]
 8004228:	e007      	b.n	800423a <xQueueGiveFromISR+0xfa>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800422a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800422e:	3301      	adds	r3, #1
 8004230:	b2db      	uxtb	r3, r3
 8004232:	b25a      	sxtb	r2, r3
 8004234:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004236:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800423a:	2301      	movs	r3, #1
 800423c:	637b      	str	r3, [r7, #52]	; 0x34
 800423e:	e001      	b.n	8004244 <xQueueGiveFromISR+0x104>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8004240:	2300      	movs	r3, #0
 8004242:	637b      	str	r3, [r7, #52]	; 0x34
 8004244:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004246:	60fb      	str	r3, [r7, #12]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8004248:	68fb      	ldr	r3, [r7, #12]
 800424a:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800424e:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8004250:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8004252:	4618      	mov	r0, r3
 8004254:	3738      	adds	r7, #56	; 0x38
 8004256:	46bd      	mov	sp, r7
 8004258:	bd80      	pop	{r7, pc}
	...

0800425c <xQueueSemaphoreTake>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 800425c:	b580      	push	{r7, lr}
 800425e:	b08e      	sub	sp, #56	; 0x38
 8004260:	af00      	add	r7, sp, #0
 8004262:	6078      	str	r0, [r7, #4]
 8004264:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8004266:	2300      	movs	r3, #0
 8004268:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 800426e:	2300      	movs	r3, #0
 8004270:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8004272:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004274:	2b00      	cmp	r3, #0
 8004276:	d10a      	bne.n	800428e <xQueueSemaphoreTake+0x32>
	__asm volatile
 8004278:	f04f 0350 	mov.w	r3, #80	; 0x50
 800427c:	f383 8811 	msr	BASEPRI, r3
 8004280:	f3bf 8f6f 	isb	sy
 8004284:	f3bf 8f4f 	dsb	sy
 8004288:	623b      	str	r3, [r7, #32]
}
 800428a:	bf00      	nop
 800428c:	e7fe      	b.n	800428c <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800428e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004290:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004292:	2b00      	cmp	r3, #0
 8004294:	d00a      	beq.n	80042ac <xQueueSemaphoreTake+0x50>
	__asm volatile
 8004296:	f04f 0350 	mov.w	r3, #80	; 0x50
 800429a:	f383 8811 	msr	BASEPRI, r3
 800429e:	f3bf 8f6f 	isb	sy
 80042a2:	f3bf 8f4f 	dsb	sy
 80042a6:	61fb      	str	r3, [r7, #28]
}
 80042a8:	bf00      	nop
 80042aa:	e7fe      	b.n	80042aa <xQueueSemaphoreTake+0x4e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80042ac:	f001 f87a 	bl	80053a4 <xTaskGetSchedulerState>
 80042b0:	4603      	mov	r3, r0
 80042b2:	2b00      	cmp	r3, #0
 80042b4:	d102      	bne.n	80042bc <xQueueSemaphoreTake+0x60>
 80042b6:	683b      	ldr	r3, [r7, #0]
 80042b8:	2b00      	cmp	r3, #0
 80042ba:	d101      	bne.n	80042c0 <xQueueSemaphoreTake+0x64>
 80042bc:	2301      	movs	r3, #1
 80042be:	e000      	b.n	80042c2 <xQueueSemaphoreTake+0x66>
 80042c0:	2300      	movs	r3, #0
 80042c2:	2b00      	cmp	r3, #0
 80042c4:	d10a      	bne.n	80042dc <xQueueSemaphoreTake+0x80>
	__asm volatile
 80042c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80042ca:	f383 8811 	msr	BASEPRI, r3
 80042ce:	f3bf 8f6f 	isb	sy
 80042d2:	f3bf 8f4f 	dsb	sy
 80042d6:	61bb      	str	r3, [r7, #24]
}
 80042d8:	bf00      	nop
 80042da:	e7fe      	b.n	80042da <xQueueSemaphoreTake+0x7e>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80042dc:	f001 fb76 	bl	80059cc <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 80042e0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80042e2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80042e4:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 80042e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80042e8:	2b00      	cmp	r3, #0
 80042ea:	d024      	beq.n	8004336 <xQueueSemaphoreTake+0xda>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 80042ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80042ee:	1e5a      	subs	r2, r3, #1
 80042f0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80042f2:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80042f4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	2b00      	cmp	r3, #0
 80042fa:	d104      	bne.n	8004306 <xQueueSemaphoreTake+0xaa>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 80042fc:	f001 f9fa 	bl	80056f4 <pvTaskIncrementMutexHeldCount>
 8004300:	4602      	mov	r2, r0
 8004302:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004304:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004306:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004308:	691b      	ldr	r3, [r3, #16]
 800430a:	2b00      	cmp	r3, #0
 800430c:	d00f      	beq.n	800432e <xQueueSemaphoreTake+0xd2>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800430e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004310:	3310      	adds	r3, #16
 8004312:	4618      	mov	r0, r3
 8004314:	f000 fe86 	bl	8005024 <xTaskRemoveFromEventList>
 8004318:	4603      	mov	r3, r0
 800431a:	2b00      	cmp	r3, #0
 800431c:	d007      	beq.n	800432e <xQueueSemaphoreTake+0xd2>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800431e:	4b54      	ldr	r3, [pc, #336]	; (8004470 <xQueueSemaphoreTake+0x214>)
 8004320:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004324:	601a      	str	r2, [r3, #0]
 8004326:	f3bf 8f4f 	dsb	sy
 800432a:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800432e:	f001 fb7d 	bl	8005a2c <vPortExitCritical>
				return pdPASS;
 8004332:	2301      	movs	r3, #1
 8004334:	e097      	b.n	8004466 <xQueueSemaphoreTake+0x20a>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8004336:	683b      	ldr	r3, [r7, #0]
 8004338:	2b00      	cmp	r3, #0
 800433a:	d111      	bne.n	8004360 <xQueueSemaphoreTake+0x104>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 800433c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800433e:	2b00      	cmp	r3, #0
 8004340:	d00a      	beq.n	8004358 <xQueueSemaphoreTake+0xfc>
	__asm volatile
 8004342:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004346:	f383 8811 	msr	BASEPRI, r3
 800434a:	f3bf 8f6f 	isb	sy
 800434e:	f3bf 8f4f 	dsb	sy
 8004352:	617b      	str	r3, [r7, #20]
}
 8004354:	bf00      	nop
 8004356:	e7fe      	b.n	8004356 <xQueueSemaphoreTake+0xfa>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8004358:	f001 fb68 	bl	8005a2c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800435c:	2300      	movs	r3, #0
 800435e:	e082      	b.n	8004466 <xQueueSemaphoreTake+0x20a>
				}
				else if( xEntryTimeSet == pdFALSE )
 8004360:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004362:	2b00      	cmp	r3, #0
 8004364:	d106      	bne.n	8004374 <xQueueSemaphoreTake+0x118>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8004366:	f107 030c 	add.w	r3, r7, #12
 800436a:	4618      	mov	r0, r3
 800436c:	f000 febc 	bl	80050e8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8004370:	2301      	movs	r3, #1
 8004372:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8004374:	f001 fb5a 	bl	8005a2c <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8004378:	f000 fc6c 	bl	8004c54 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800437c:	f001 fb26 	bl	80059cc <vPortEnterCritical>
 8004380:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004382:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004386:	b25b      	sxtb	r3, r3
 8004388:	f1b3 3fff 	cmp.w	r3, #4294967295
 800438c:	d103      	bne.n	8004396 <xQueueSemaphoreTake+0x13a>
 800438e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004390:	2200      	movs	r2, #0
 8004392:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004396:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004398:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800439c:	b25b      	sxtb	r3, r3
 800439e:	f1b3 3fff 	cmp.w	r3, #4294967295
 80043a2:	d103      	bne.n	80043ac <xQueueSemaphoreTake+0x150>
 80043a4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80043a6:	2200      	movs	r2, #0
 80043a8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80043ac:	f001 fb3e 	bl	8005a2c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80043b0:	463a      	mov	r2, r7
 80043b2:	f107 030c 	add.w	r3, r7, #12
 80043b6:	4611      	mov	r1, r2
 80043b8:	4618      	mov	r0, r3
 80043ba:	f000 feab 	bl	8005114 <xTaskCheckForTimeOut>
 80043be:	4603      	mov	r3, r0
 80043c0:	2b00      	cmp	r3, #0
 80043c2:	d132      	bne.n	800442a <xQueueSemaphoreTake+0x1ce>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80043c4:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80043c6:	f000 f9ce 	bl	8004766 <prvIsQueueEmpty>
 80043ca:	4603      	mov	r3, r0
 80043cc:	2b00      	cmp	r3, #0
 80043ce:	d026      	beq.n	800441e <xQueueSemaphoreTake+0x1c2>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80043d0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	2b00      	cmp	r3, #0
 80043d6:	d109      	bne.n	80043ec <xQueueSemaphoreTake+0x190>
					{
						taskENTER_CRITICAL();
 80043d8:	f001 faf8 	bl	80059cc <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 80043dc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80043de:	689b      	ldr	r3, [r3, #8]
 80043e0:	4618      	mov	r0, r3
 80043e2:	f000 fffd 	bl	80053e0 <xTaskPriorityInherit>
 80043e6:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 80043e8:	f001 fb20 	bl	8005a2c <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80043ec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80043ee:	3324      	adds	r3, #36	; 0x24
 80043f0:	683a      	ldr	r2, [r7, #0]
 80043f2:	4611      	mov	r1, r2
 80043f4:	4618      	mov	r0, r3
 80043f6:	f000 fdf1 	bl	8004fdc <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80043fa:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80043fc:	f000 f961 	bl	80046c2 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8004400:	f000 fc36 	bl	8004c70 <xTaskResumeAll>
 8004404:	4603      	mov	r3, r0
 8004406:	2b00      	cmp	r3, #0
 8004408:	f47f af68 	bne.w	80042dc <xQueueSemaphoreTake+0x80>
				{
					portYIELD_WITHIN_API();
 800440c:	4b18      	ldr	r3, [pc, #96]	; (8004470 <xQueueSemaphoreTake+0x214>)
 800440e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004412:	601a      	str	r2, [r3, #0]
 8004414:	f3bf 8f4f 	dsb	sy
 8004418:	f3bf 8f6f 	isb	sy
 800441c:	e75e      	b.n	80042dc <xQueueSemaphoreTake+0x80>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 800441e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8004420:	f000 f94f 	bl	80046c2 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8004424:	f000 fc24 	bl	8004c70 <xTaskResumeAll>
 8004428:	e758      	b.n	80042dc <xQueueSemaphoreTake+0x80>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 800442a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800442c:	f000 f949 	bl	80046c2 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8004430:	f000 fc1e 	bl	8004c70 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004434:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8004436:	f000 f996 	bl	8004766 <prvIsQueueEmpty>
 800443a:	4603      	mov	r3, r0
 800443c:	2b00      	cmp	r3, #0
 800443e:	f43f af4d 	beq.w	80042dc <xQueueSemaphoreTake+0x80>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8004442:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004444:	2b00      	cmp	r3, #0
 8004446:	d00d      	beq.n	8004464 <xQueueSemaphoreTake+0x208>
					{
						taskENTER_CRITICAL();
 8004448:	f001 fac0 	bl	80059cc <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 800444c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800444e:	f000 f891 	bl	8004574 <prvGetDisinheritPriorityAfterTimeout>
 8004452:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8004454:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004456:	689b      	ldr	r3, [r3, #8]
 8004458:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800445a:	4618      	mov	r0, r3
 800445c:	f001 f8bc 	bl	80055d8 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8004460:	f001 fae4 	bl	8005a2c <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8004464:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8004466:	4618      	mov	r0, r3
 8004468:	3738      	adds	r7, #56	; 0x38
 800446a:	46bd      	mov	sp, r7
 800446c:	bd80      	pop	{r7, pc}
 800446e:	bf00      	nop
 8004470:	e000ed04 	.word	0xe000ed04

08004474 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8004474:	b580      	push	{r7, lr}
 8004476:	b08e      	sub	sp, #56	; 0x38
 8004478:	af00      	add	r7, sp, #0
 800447a:	60f8      	str	r0, [r7, #12]
 800447c:	60b9      	str	r1, [r7, #8]
 800447e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8004480:	68fb      	ldr	r3, [r7, #12]
 8004482:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8004484:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004486:	2b00      	cmp	r3, #0
 8004488:	d10a      	bne.n	80044a0 <xQueueReceiveFromISR+0x2c>
	__asm volatile
 800448a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800448e:	f383 8811 	msr	BASEPRI, r3
 8004492:	f3bf 8f6f 	isb	sy
 8004496:	f3bf 8f4f 	dsb	sy
 800449a:	623b      	str	r3, [r7, #32]
}
 800449c:	bf00      	nop
 800449e:	e7fe      	b.n	800449e <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80044a0:	68bb      	ldr	r3, [r7, #8]
 80044a2:	2b00      	cmp	r3, #0
 80044a4:	d103      	bne.n	80044ae <xQueueReceiveFromISR+0x3a>
 80044a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80044a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80044aa:	2b00      	cmp	r3, #0
 80044ac:	d101      	bne.n	80044b2 <xQueueReceiveFromISR+0x3e>
 80044ae:	2301      	movs	r3, #1
 80044b0:	e000      	b.n	80044b4 <xQueueReceiveFromISR+0x40>
 80044b2:	2300      	movs	r3, #0
 80044b4:	2b00      	cmp	r3, #0
 80044b6:	d10a      	bne.n	80044ce <xQueueReceiveFromISR+0x5a>
	__asm volatile
 80044b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80044bc:	f383 8811 	msr	BASEPRI, r3
 80044c0:	f3bf 8f6f 	isb	sy
 80044c4:	f3bf 8f4f 	dsb	sy
 80044c8:	61fb      	str	r3, [r7, #28]
}
 80044ca:	bf00      	nop
 80044cc:	e7fe      	b.n	80044cc <xQueueReceiveFromISR+0x58>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80044ce:	f001 fb3f 	bl	8005b50 <vPortValidateInterruptPriority>
	__asm volatile
 80044d2:	f3ef 8211 	mrs	r2, BASEPRI
 80044d6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80044da:	f383 8811 	msr	BASEPRI, r3
 80044de:	f3bf 8f6f 	isb	sy
 80044e2:	f3bf 8f4f 	dsb	sy
 80044e6:	61ba      	str	r2, [r7, #24]
 80044e8:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 80044ea:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80044ec:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80044ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80044f0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80044f2:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80044f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80044f6:	2b00      	cmp	r3, #0
 80044f8:	d02f      	beq.n	800455a <xQueueReceiveFromISR+0xe6>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 80044fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80044fc:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004500:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8004504:	68b9      	ldr	r1, [r7, #8]
 8004506:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004508:	f000 f8b5 	bl	8004676 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800450c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800450e:	1e5a      	subs	r2, r3, #1
 8004510:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004512:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8004514:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8004518:	f1b3 3fff 	cmp.w	r3, #4294967295
 800451c:	d112      	bne.n	8004544 <xQueueReceiveFromISR+0xd0>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800451e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004520:	691b      	ldr	r3, [r3, #16]
 8004522:	2b00      	cmp	r3, #0
 8004524:	d016      	beq.n	8004554 <xQueueReceiveFromISR+0xe0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004526:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004528:	3310      	adds	r3, #16
 800452a:	4618      	mov	r0, r3
 800452c:	f000 fd7a 	bl	8005024 <xTaskRemoveFromEventList>
 8004530:	4603      	mov	r3, r0
 8004532:	2b00      	cmp	r3, #0
 8004534:	d00e      	beq.n	8004554 <xQueueReceiveFromISR+0xe0>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	2b00      	cmp	r3, #0
 800453a:	d00b      	beq.n	8004554 <xQueueReceiveFromISR+0xe0>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	2201      	movs	r2, #1
 8004540:	601a      	str	r2, [r3, #0]
 8004542:	e007      	b.n	8004554 <xQueueReceiveFromISR+0xe0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8004544:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8004548:	3301      	adds	r3, #1
 800454a:	b2db      	uxtb	r3, r3
 800454c:	b25a      	sxtb	r2, r3
 800454e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004550:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 8004554:	2301      	movs	r3, #1
 8004556:	637b      	str	r3, [r7, #52]	; 0x34
 8004558:	e001      	b.n	800455e <xQueueReceiveFromISR+0xea>
		}
		else
		{
			xReturn = pdFAIL;
 800455a:	2300      	movs	r3, #0
 800455c:	637b      	str	r3, [r7, #52]	; 0x34
 800455e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004560:	613b      	str	r3, [r7, #16]
	__asm volatile
 8004562:	693b      	ldr	r3, [r7, #16]
 8004564:	f383 8811 	msr	BASEPRI, r3
}
 8004568:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800456a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800456c:	4618      	mov	r0, r3
 800456e:	3738      	adds	r7, #56	; 0x38
 8004570:	46bd      	mov	sp, r7
 8004572:	bd80      	pop	{r7, pc}

08004574 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8004574:	b480      	push	{r7}
 8004576:	b085      	sub	sp, #20
 8004578:	af00      	add	r7, sp, #0
 800457a:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004580:	2b00      	cmp	r3, #0
 8004582:	d006      	beq.n	8004592 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	f1c3 0307 	rsb	r3, r3, #7
 800458e:	60fb      	str	r3, [r7, #12]
 8004590:	e001      	b.n	8004596 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8004592:	2300      	movs	r3, #0
 8004594:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8004596:	68fb      	ldr	r3, [r7, #12]
	}
 8004598:	4618      	mov	r0, r3
 800459a:	3714      	adds	r7, #20
 800459c:	46bd      	mov	sp, r7
 800459e:	bc80      	pop	{r7}
 80045a0:	4770      	bx	lr

080045a2 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80045a2:	b580      	push	{r7, lr}
 80045a4:	b086      	sub	sp, #24
 80045a6:	af00      	add	r7, sp, #0
 80045a8:	60f8      	str	r0, [r7, #12]
 80045aa:	60b9      	str	r1, [r7, #8]
 80045ac:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80045ae:	2300      	movs	r3, #0
 80045b0:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80045b2:	68fb      	ldr	r3, [r7, #12]
 80045b4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80045b6:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80045b8:	68fb      	ldr	r3, [r7, #12]
 80045ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80045bc:	2b00      	cmp	r3, #0
 80045be:	d10d      	bne.n	80045dc <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80045c0:	68fb      	ldr	r3, [r7, #12]
 80045c2:	681b      	ldr	r3, [r3, #0]
 80045c4:	2b00      	cmp	r3, #0
 80045c6:	d14d      	bne.n	8004664 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80045c8:	68fb      	ldr	r3, [r7, #12]
 80045ca:	689b      	ldr	r3, [r3, #8]
 80045cc:	4618      	mov	r0, r3
 80045ce:	f000 ff7d 	bl	80054cc <xTaskPriorityDisinherit>
 80045d2:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80045d4:	68fb      	ldr	r3, [r7, #12]
 80045d6:	2200      	movs	r2, #0
 80045d8:	609a      	str	r2, [r3, #8]
 80045da:	e043      	b.n	8004664 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	2b00      	cmp	r3, #0
 80045e0:	d119      	bne.n	8004616 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80045e2:	68fb      	ldr	r3, [r7, #12]
 80045e4:	6858      	ldr	r0, [r3, #4]
 80045e6:	68fb      	ldr	r3, [r7, #12]
 80045e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80045ea:	461a      	mov	r2, r3
 80045ec:	68b9      	ldr	r1, [r7, #8]
 80045ee:	f001 fd01 	bl	8005ff4 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80045f2:	68fb      	ldr	r3, [r7, #12]
 80045f4:	685a      	ldr	r2, [r3, #4]
 80045f6:	68fb      	ldr	r3, [r7, #12]
 80045f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80045fa:	441a      	add	r2, r3
 80045fc:	68fb      	ldr	r3, [r7, #12]
 80045fe:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8004600:	68fb      	ldr	r3, [r7, #12]
 8004602:	685a      	ldr	r2, [r3, #4]
 8004604:	68fb      	ldr	r3, [r7, #12]
 8004606:	689b      	ldr	r3, [r3, #8]
 8004608:	429a      	cmp	r2, r3
 800460a:	d32b      	bcc.n	8004664 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800460c:	68fb      	ldr	r3, [r7, #12]
 800460e:	681a      	ldr	r2, [r3, #0]
 8004610:	68fb      	ldr	r3, [r7, #12]
 8004612:	605a      	str	r2, [r3, #4]
 8004614:	e026      	b.n	8004664 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8004616:	68fb      	ldr	r3, [r7, #12]
 8004618:	68d8      	ldr	r0, [r3, #12]
 800461a:	68fb      	ldr	r3, [r7, #12]
 800461c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800461e:	461a      	mov	r2, r3
 8004620:	68b9      	ldr	r1, [r7, #8]
 8004622:	f001 fce7 	bl	8005ff4 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8004626:	68fb      	ldr	r3, [r7, #12]
 8004628:	68da      	ldr	r2, [r3, #12]
 800462a:	68fb      	ldr	r3, [r7, #12]
 800462c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800462e:	425b      	negs	r3, r3
 8004630:	441a      	add	r2, r3
 8004632:	68fb      	ldr	r3, [r7, #12]
 8004634:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8004636:	68fb      	ldr	r3, [r7, #12]
 8004638:	68da      	ldr	r2, [r3, #12]
 800463a:	68fb      	ldr	r3, [r7, #12]
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	429a      	cmp	r2, r3
 8004640:	d207      	bcs.n	8004652 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8004642:	68fb      	ldr	r3, [r7, #12]
 8004644:	689a      	ldr	r2, [r3, #8]
 8004646:	68fb      	ldr	r3, [r7, #12]
 8004648:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800464a:	425b      	negs	r3, r3
 800464c:	441a      	add	r2, r3
 800464e:	68fb      	ldr	r3, [r7, #12]
 8004650:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	2b02      	cmp	r3, #2
 8004656:	d105      	bne.n	8004664 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8004658:	693b      	ldr	r3, [r7, #16]
 800465a:	2b00      	cmp	r3, #0
 800465c:	d002      	beq.n	8004664 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800465e:	693b      	ldr	r3, [r7, #16]
 8004660:	3b01      	subs	r3, #1
 8004662:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8004664:	693b      	ldr	r3, [r7, #16]
 8004666:	1c5a      	adds	r2, r3, #1
 8004668:	68fb      	ldr	r3, [r7, #12]
 800466a:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800466c:	697b      	ldr	r3, [r7, #20]
}
 800466e:	4618      	mov	r0, r3
 8004670:	3718      	adds	r7, #24
 8004672:	46bd      	mov	sp, r7
 8004674:	bd80      	pop	{r7, pc}

08004676 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8004676:	b580      	push	{r7, lr}
 8004678:	b082      	sub	sp, #8
 800467a:	af00      	add	r7, sp, #0
 800467c:	6078      	str	r0, [r7, #4]
 800467e:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004684:	2b00      	cmp	r3, #0
 8004686:	d018      	beq.n	80046ba <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	68da      	ldr	r2, [r3, #12]
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004690:	441a      	add	r2, r3
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	68da      	ldr	r2, [r3, #12]
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	689b      	ldr	r3, [r3, #8]
 800469e:	429a      	cmp	r2, r3
 80046a0:	d303      	bcc.n	80046aa <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	681a      	ldr	r2, [r3, #0]
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	68d9      	ldr	r1, [r3, #12]
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046b2:	461a      	mov	r2, r3
 80046b4:	6838      	ldr	r0, [r7, #0]
 80046b6:	f001 fc9d 	bl	8005ff4 <memcpy>
	}
}
 80046ba:	bf00      	nop
 80046bc:	3708      	adds	r7, #8
 80046be:	46bd      	mov	sp, r7
 80046c0:	bd80      	pop	{r7, pc}

080046c2 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80046c2:	b580      	push	{r7, lr}
 80046c4:	b084      	sub	sp, #16
 80046c6:	af00      	add	r7, sp, #0
 80046c8:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80046ca:	f001 f97f 	bl	80059cc <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80046d4:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80046d6:	e011      	b.n	80046fc <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046dc:	2b00      	cmp	r3, #0
 80046de:	d012      	beq.n	8004706 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	3324      	adds	r3, #36	; 0x24
 80046e4:	4618      	mov	r0, r3
 80046e6:	f000 fc9d 	bl	8005024 <xTaskRemoveFromEventList>
 80046ea:	4603      	mov	r3, r0
 80046ec:	2b00      	cmp	r3, #0
 80046ee:	d001      	beq.n	80046f4 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80046f0:	f000 fd72 	bl	80051d8 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80046f4:	7bfb      	ldrb	r3, [r7, #15]
 80046f6:	3b01      	subs	r3, #1
 80046f8:	b2db      	uxtb	r3, r3
 80046fa:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80046fc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004700:	2b00      	cmp	r3, #0
 8004702:	dce9      	bgt.n	80046d8 <prvUnlockQueue+0x16>
 8004704:	e000      	b.n	8004708 <prvUnlockQueue+0x46>
					break;
 8004706:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	22ff      	movs	r2, #255	; 0xff
 800470c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8004710:	f001 f98c 	bl	8005a2c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8004714:	f001 f95a 	bl	80059cc <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800471e:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8004720:	e011      	b.n	8004746 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	691b      	ldr	r3, [r3, #16]
 8004726:	2b00      	cmp	r3, #0
 8004728:	d012      	beq.n	8004750 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	3310      	adds	r3, #16
 800472e:	4618      	mov	r0, r3
 8004730:	f000 fc78 	bl	8005024 <xTaskRemoveFromEventList>
 8004734:	4603      	mov	r3, r0
 8004736:	2b00      	cmp	r3, #0
 8004738:	d001      	beq.n	800473e <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800473a:	f000 fd4d 	bl	80051d8 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800473e:	7bbb      	ldrb	r3, [r7, #14]
 8004740:	3b01      	subs	r3, #1
 8004742:	b2db      	uxtb	r3, r3
 8004744:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8004746:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800474a:	2b00      	cmp	r3, #0
 800474c:	dce9      	bgt.n	8004722 <prvUnlockQueue+0x60>
 800474e:	e000      	b.n	8004752 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8004750:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	22ff      	movs	r2, #255	; 0xff
 8004756:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 800475a:	f001 f967 	bl	8005a2c <vPortExitCritical>
}
 800475e:	bf00      	nop
 8004760:	3710      	adds	r7, #16
 8004762:	46bd      	mov	sp, r7
 8004764:	bd80      	pop	{r7, pc}

08004766 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8004766:	b580      	push	{r7, lr}
 8004768:	b084      	sub	sp, #16
 800476a:	af00      	add	r7, sp, #0
 800476c:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800476e:	f001 f92d 	bl	80059cc <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004776:	2b00      	cmp	r3, #0
 8004778:	d102      	bne.n	8004780 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800477a:	2301      	movs	r3, #1
 800477c:	60fb      	str	r3, [r7, #12]
 800477e:	e001      	b.n	8004784 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8004780:	2300      	movs	r3, #0
 8004782:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8004784:	f001 f952 	bl	8005a2c <vPortExitCritical>

	return xReturn;
 8004788:	68fb      	ldr	r3, [r7, #12]
}
 800478a:	4618      	mov	r0, r3
 800478c:	3710      	adds	r7, #16
 800478e:	46bd      	mov	sp, r7
 8004790:	bd80      	pop	{r7, pc}

08004792 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8004792:	b580      	push	{r7, lr}
 8004794:	b084      	sub	sp, #16
 8004796:	af00      	add	r7, sp, #0
 8004798:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800479a:	f001 f917 	bl	80059cc <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80047a6:	429a      	cmp	r2, r3
 80047a8:	d102      	bne.n	80047b0 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80047aa:	2301      	movs	r3, #1
 80047ac:	60fb      	str	r3, [r7, #12]
 80047ae:	e001      	b.n	80047b4 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80047b0:	2300      	movs	r3, #0
 80047b2:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80047b4:	f001 f93a 	bl	8005a2c <vPortExitCritical>

	return xReturn;
 80047b8:	68fb      	ldr	r3, [r7, #12]
}
 80047ba:	4618      	mov	r0, r3
 80047bc:	3710      	adds	r7, #16
 80047be:	46bd      	mov	sp, r7
 80047c0:	bd80      	pop	{r7, pc}

080047c2 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80047c2:	b580      	push	{r7, lr}
 80047c4:	b08e      	sub	sp, #56	; 0x38
 80047c6:	af04      	add	r7, sp, #16
 80047c8:	60f8      	str	r0, [r7, #12]
 80047ca:	60b9      	str	r1, [r7, #8]
 80047cc:	607a      	str	r2, [r7, #4]
 80047ce:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80047d0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80047d2:	2b00      	cmp	r3, #0
 80047d4:	d10a      	bne.n	80047ec <xTaskCreateStatic+0x2a>
	__asm volatile
 80047d6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80047da:	f383 8811 	msr	BASEPRI, r3
 80047de:	f3bf 8f6f 	isb	sy
 80047e2:	f3bf 8f4f 	dsb	sy
 80047e6:	623b      	str	r3, [r7, #32]
}
 80047e8:	bf00      	nop
 80047ea:	e7fe      	b.n	80047ea <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 80047ec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80047ee:	2b00      	cmp	r3, #0
 80047f0:	d10a      	bne.n	8004808 <xTaskCreateStatic+0x46>
	__asm volatile
 80047f2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80047f6:	f383 8811 	msr	BASEPRI, r3
 80047fa:	f3bf 8f6f 	isb	sy
 80047fe:	f3bf 8f4f 	dsb	sy
 8004802:	61fb      	str	r3, [r7, #28]
}
 8004804:	bf00      	nop
 8004806:	e7fe      	b.n	8004806 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8004808:	23b4      	movs	r3, #180	; 0xb4
 800480a:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800480c:	693b      	ldr	r3, [r7, #16]
 800480e:	2bb4      	cmp	r3, #180	; 0xb4
 8004810:	d00a      	beq.n	8004828 <xTaskCreateStatic+0x66>
	__asm volatile
 8004812:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004816:	f383 8811 	msr	BASEPRI, r3
 800481a:	f3bf 8f6f 	isb	sy
 800481e:	f3bf 8f4f 	dsb	sy
 8004822:	61bb      	str	r3, [r7, #24]
}
 8004824:	bf00      	nop
 8004826:	e7fe      	b.n	8004826 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8004828:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800482a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800482c:	2b00      	cmp	r3, #0
 800482e:	d01e      	beq.n	800486e <xTaskCreateStatic+0xac>
 8004830:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004832:	2b00      	cmp	r3, #0
 8004834:	d01b      	beq.n	800486e <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8004836:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004838:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800483a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800483c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800483e:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8004840:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004842:	2202      	movs	r2, #2
 8004844:	f883 20b1 	strb.w	r2, [r3, #177]	; 0xb1
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8004848:	2300      	movs	r3, #0
 800484a:	9303      	str	r3, [sp, #12]
 800484c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800484e:	9302      	str	r3, [sp, #8]
 8004850:	f107 0314 	add.w	r3, r7, #20
 8004854:	9301      	str	r3, [sp, #4]
 8004856:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004858:	9300      	str	r3, [sp, #0]
 800485a:	683b      	ldr	r3, [r7, #0]
 800485c:	687a      	ldr	r2, [r7, #4]
 800485e:	68b9      	ldr	r1, [r7, #8]
 8004860:	68f8      	ldr	r0, [r7, #12]
 8004862:	f000 f851 	bl	8004908 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8004866:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8004868:	f000 f8ec 	bl	8004a44 <prvAddNewTaskToReadyList>
 800486c:	e001      	b.n	8004872 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 800486e:	2300      	movs	r3, #0
 8004870:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8004872:	697b      	ldr	r3, [r7, #20]
	}
 8004874:	4618      	mov	r0, r3
 8004876:	3728      	adds	r7, #40	; 0x28
 8004878:	46bd      	mov	sp, r7
 800487a:	bd80      	pop	{r7, pc}

0800487c <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800487c:	b580      	push	{r7, lr}
 800487e:	b08c      	sub	sp, #48	; 0x30
 8004880:	af04      	add	r7, sp, #16
 8004882:	60f8      	str	r0, [r7, #12]
 8004884:	60b9      	str	r1, [r7, #8]
 8004886:	603b      	str	r3, [r7, #0]
 8004888:	4613      	mov	r3, r2
 800488a:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800488c:	88fb      	ldrh	r3, [r7, #6]
 800488e:	009b      	lsls	r3, r3, #2
 8004890:	4618      	mov	r0, r3
 8004892:	f001 f99b 	bl	8005bcc <pvPortMalloc>
 8004896:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8004898:	697b      	ldr	r3, [r7, #20]
 800489a:	2b00      	cmp	r3, #0
 800489c:	d00e      	beq.n	80048bc <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800489e:	20b4      	movs	r0, #180	; 0xb4
 80048a0:	f001 f994 	bl	8005bcc <pvPortMalloc>
 80048a4:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80048a6:	69fb      	ldr	r3, [r7, #28]
 80048a8:	2b00      	cmp	r3, #0
 80048aa:	d003      	beq.n	80048b4 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80048ac:	69fb      	ldr	r3, [r7, #28]
 80048ae:	697a      	ldr	r2, [r7, #20]
 80048b0:	631a      	str	r2, [r3, #48]	; 0x30
 80048b2:	e005      	b.n	80048c0 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80048b4:	6978      	ldr	r0, [r7, #20]
 80048b6:	f001 fa55 	bl	8005d64 <vPortFree>
 80048ba:	e001      	b.n	80048c0 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80048bc:	2300      	movs	r3, #0
 80048be:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80048c0:	69fb      	ldr	r3, [r7, #28]
 80048c2:	2b00      	cmp	r3, #0
 80048c4:	d017      	beq.n	80048f6 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80048c6:	69fb      	ldr	r3, [r7, #28]
 80048c8:	2200      	movs	r2, #0
 80048ca:	f883 20b1 	strb.w	r2, [r3, #177]	; 0xb1
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80048ce:	88fa      	ldrh	r2, [r7, #6]
 80048d0:	2300      	movs	r3, #0
 80048d2:	9303      	str	r3, [sp, #12]
 80048d4:	69fb      	ldr	r3, [r7, #28]
 80048d6:	9302      	str	r3, [sp, #8]
 80048d8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80048da:	9301      	str	r3, [sp, #4]
 80048dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80048de:	9300      	str	r3, [sp, #0]
 80048e0:	683b      	ldr	r3, [r7, #0]
 80048e2:	68b9      	ldr	r1, [r7, #8]
 80048e4:	68f8      	ldr	r0, [r7, #12]
 80048e6:	f000 f80f 	bl	8004908 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80048ea:	69f8      	ldr	r0, [r7, #28]
 80048ec:	f000 f8aa 	bl	8004a44 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80048f0:	2301      	movs	r3, #1
 80048f2:	61bb      	str	r3, [r7, #24]
 80048f4:	e002      	b.n	80048fc <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80048f6:	f04f 33ff 	mov.w	r3, #4294967295
 80048fa:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80048fc:	69bb      	ldr	r3, [r7, #24]
	}
 80048fe:	4618      	mov	r0, r3
 8004900:	3720      	adds	r7, #32
 8004902:	46bd      	mov	sp, r7
 8004904:	bd80      	pop	{r7, pc}
	...

08004908 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8004908:	b580      	push	{r7, lr}
 800490a:	b088      	sub	sp, #32
 800490c:	af00      	add	r7, sp, #0
 800490e:	60f8      	str	r0, [r7, #12]
 8004910:	60b9      	str	r1, [r7, #8]
 8004912:	607a      	str	r2, [r7, #4]
 8004914:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8004916:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004918:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8004920:	3b01      	subs	r3, #1
 8004922:	009b      	lsls	r3, r3, #2
 8004924:	4413      	add	r3, r2
 8004926:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8004928:	69bb      	ldr	r3, [r7, #24]
 800492a:	f023 0307 	bic.w	r3, r3, #7
 800492e:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8004930:	69bb      	ldr	r3, [r7, #24]
 8004932:	f003 0307 	and.w	r3, r3, #7
 8004936:	2b00      	cmp	r3, #0
 8004938:	d00a      	beq.n	8004950 <prvInitialiseNewTask+0x48>
	__asm volatile
 800493a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800493e:	f383 8811 	msr	BASEPRI, r3
 8004942:	f3bf 8f6f 	isb	sy
 8004946:	f3bf 8f4f 	dsb	sy
 800494a:	617b      	str	r3, [r7, #20]
}
 800494c:	bf00      	nop
 800494e:	e7fe      	b.n	800494e <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8004950:	68bb      	ldr	r3, [r7, #8]
 8004952:	2b00      	cmp	r3, #0
 8004954:	d01f      	beq.n	8004996 <prvInitialiseNewTask+0x8e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8004956:	2300      	movs	r3, #0
 8004958:	61fb      	str	r3, [r7, #28]
 800495a:	e012      	b.n	8004982 <prvInitialiseNewTask+0x7a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800495c:	68ba      	ldr	r2, [r7, #8]
 800495e:	69fb      	ldr	r3, [r7, #28]
 8004960:	4413      	add	r3, r2
 8004962:	7819      	ldrb	r1, [r3, #0]
 8004964:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004966:	69fb      	ldr	r3, [r7, #28]
 8004968:	4413      	add	r3, r2
 800496a:	3334      	adds	r3, #52	; 0x34
 800496c:	460a      	mov	r2, r1
 800496e:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8004970:	68ba      	ldr	r2, [r7, #8]
 8004972:	69fb      	ldr	r3, [r7, #28]
 8004974:	4413      	add	r3, r2
 8004976:	781b      	ldrb	r3, [r3, #0]
 8004978:	2b00      	cmp	r3, #0
 800497a:	d006      	beq.n	800498a <prvInitialiseNewTask+0x82>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800497c:	69fb      	ldr	r3, [r7, #28]
 800497e:	3301      	adds	r3, #1
 8004980:	61fb      	str	r3, [r7, #28]
 8004982:	69fb      	ldr	r3, [r7, #28]
 8004984:	2b0f      	cmp	r3, #15
 8004986:	d9e9      	bls.n	800495c <prvInitialiseNewTask+0x54>
 8004988:	e000      	b.n	800498c <prvInitialiseNewTask+0x84>
			{
				break;
 800498a:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800498c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800498e:	2200      	movs	r2, #0
 8004990:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004994:	e003      	b.n	800499e <prvInitialiseNewTask+0x96>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8004996:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004998:	2200      	movs	r2, #0
 800499a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800499e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80049a0:	2b06      	cmp	r3, #6
 80049a2:	d901      	bls.n	80049a8 <prvInitialiseNewTask+0xa0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80049a4:	2306      	movs	r3, #6
 80049a6:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80049a8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80049aa:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80049ac:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80049ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80049b0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80049b2:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 80049b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80049b6:	2200      	movs	r2, #0
 80049b8:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80049ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80049bc:	3304      	adds	r3, #4
 80049be:	4618      	mov	r0, r3
 80049c0:	f7ff f8f5 	bl	8003bae <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80049c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80049c6:	3318      	adds	r3, #24
 80049c8:	4618      	mov	r0, r3
 80049ca:	f7ff f8f0 	bl	8003bae <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80049ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80049d0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80049d2:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80049d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80049d6:	f1c3 0207 	rsb	r2, r3, #7
 80049da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80049dc:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80049de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80049e0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80049e2:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80049e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80049e6:	2200      	movs	r2, #0
 80049e8:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80049ec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80049ee:	2200      	movs	r2, #0
 80049f0:	f883 20b0 	strb.w	r2, [r3, #176]	; 0xb0
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 80049f4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80049f6:	334c      	adds	r3, #76	; 0x4c
 80049f8:	2260      	movs	r2, #96	; 0x60
 80049fa:	2100      	movs	r1, #0
 80049fc:	4618      	mov	r0, r3
 80049fe:	f001 fb07 	bl	8006010 <memset>
 8004a02:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004a04:	4a0c      	ldr	r2, [pc, #48]	; (8004a38 <prvInitialiseNewTask+0x130>)
 8004a06:	651a      	str	r2, [r3, #80]	; 0x50
 8004a08:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004a0a:	4a0c      	ldr	r2, [pc, #48]	; (8004a3c <prvInitialiseNewTask+0x134>)
 8004a0c:	655a      	str	r2, [r3, #84]	; 0x54
 8004a0e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004a10:	4a0b      	ldr	r2, [pc, #44]	; (8004a40 <prvInitialiseNewTask+0x138>)
 8004a12:	659a      	str	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8004a14:	683a      	ldr	r2, [r7, #0]
 8004a16:	68f9      	ldr	r1, [r7, #12]
 8004a18:	69b8      	ldr	r0, [r7, #24]
 8004a1a:	f000 fee5 	bl	80057e8 <pxPortInitialiseStack>
 8004a1e:	4602      	mov	r2, r0
 8004a20:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004a22:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8004a24:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004a26:	2b00      	cmp	r3, #0
 8004a28:	d002      	beq.n	8004a30 <prvInitialiseNewTask+0x128>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8004a2a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004a2c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004a2e:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004a30:	bf00      	nop
 8004a32:	3720      	adds	r7, #32
 8004a34:	46bd      	mov	sp, r7
 8004a36:	bd80      	pop	{r7, pc}
 8004a38:	08006ba0 	.word	0x08006ba0
 8004a3c:	08006bc0 	.word	0x08006bc0
 8004a40:	08006b80 	.word	0x08006b80

08004a44 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8004a44:	b580      	push	{r7, lr}
 8004a46:	b082      	sub	sp, #8
 8004a48:	af00      	add	r7, sp, #0
 8004a4a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8004a4c:	f000 ffbe 	bl	80059cc <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8004a50:	4b2a      	ldr	r3, [pc, #168]	; (8004afc <prvAddNewTaskToReadyList+0xb8>)
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	3301      	adds	r3, #1
 8004a56:	4a29      	ldr	r2, [pc, #164]	; (8004afc <prvAddNewTaskToReadyList+0xb8>)
 8004a58:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8004a5a:	4b29      	ldr	r3, [pc, #164]	; (8004b00 <prvAddNewTaskToReadyList+0xbc>)
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	2b00      	cmp	r3, #0
 8004a60:	d109      	bne.n	8004a76 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8004a62:	4a27      	ldr	r2, [pc, #156]	; (8004b00 <prvAddNewTaskToReadyList+0xbc>)
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8004a68:	4b24      	ldr	r3, [pc, #144]	; (8004afc <prvAddNewTaskToReadyList+0xb8>)
 8004a6a:	681b      	ldr	r3, [r3, #0]
 8004a6c:	2b01      	cmp	r3, #1
 8004a6e:	d110      	bne.n	8004a92 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8004a70:	f000 fbd6 	bl	8005220 <prvInitialiseTaskLists>
 8004a74:	e00d      	b.n	8004a92 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8004a76:	4b23      	ldr	r3, [pc, #140]	; (8004b04 <prvAddNewTaskToReadyList+0xc0>)
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	2b00      	cmp	r3, #0
 8004a7c:	d109      	bne.n	8004a92 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8004a7e:	4b20      	ldr	r3, [pc, #128]	; (8004b00 <prvAddNewTaskToReadyList+0xbc>)
 8004a80:	681b      	ldr	r3, [r3, #0]
 8004a82:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a88:	429a      	cmp	r2, r3
 8004a8a:	d802      	bhi.n	8004a92 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8004a8c:	4a1c      	ldr	r2, [pc, #112]	; (8004b00 <prvAddNewTaskToReadyList+0xbc>)
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8004a92:	4b1d      	ldr	r3, [pc, #116]	; (8004b08 <prvAddNewTaskToReadyList+0xc4>)
 8004a94:	681b      	ldr	r3, [r3, #0]
 8004a96:	3301      	adds	r3, #1
 8004a98:	4a1b      	ldr	r2, [pc, #108]	; (8004b08 <prvAddNewTaskToReadyList+0xc4>)
 8004a9a:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004aa0:	2201      	movs	r2, #1
 8004aa2:	409a      	lsls	r2, r3
 8004aa4:	4b19      	ldr	r3, [pc, #100]	; (8004b0c <prvAddNewTaskToReadyList+0xc8>)
 8004aa6:	681b      	ldr	r3, [r3, #0]
 8004aa8:	4313      	orrs	r3, r2
 8004aaa:	4a18      	ldr	r2, [pc, #96]	; (8004b0c <prvAddNewTaskToReadyList+0xc8>)
 8004aac:	6013      	str	r3, [r2, #0]
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004ab2:	4613      	mov	r3, r2
 8004ab4:	009b      	lsls	r3, r3, #2
 8004ab6:	4413      	add	r3, r2
 8004ab8:	009b      	lsls	r3, r3, #2
 8004aba:	4a15      	ldr	r2, [pc, #84]	; (8004b10 <prvAddNewTaskToReadyList+0xcc>)
 8004abc:	441a      	add	r2, r3
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	3304      	adds	r3, #4
 8004ac2:	4619      	mov	r1, r3
 8004ac4:	4610      	mov	r0, r2
 8004ac6:	f7ff f87e 	bl	8003bc6 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8004aca:	f000 ffaf 	bl	8005a2c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8004ace:	4b0d      	ldr	r3, [pc, #52]	; (8004b04 <prvAddNewTaskToReadyList+0xc0>)
 8004ad0:	681b      	ldr	r3, [r3, #0]
 8004ad2:	2b00      	cmp	r3, #0
 8004ad4:	d00e      	beq.n	8004af4 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8004ad6:	4b0a      	ldr	r3, [pc, #40]	; (8004b00 <prvAddNewTaskToReadyList+0xbc>)
 8004ad8:	681b      	ldr	r3, [r3, #0]
 8004ada:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004ae0:	429a      	cmp	r2, r3
 8004ae2:	d207      	bcs.n	8004af4 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8004ae4:	4b0b      	ldr	r3, [pc, #44]	; (8004b14 <prvAddNewTaskToReadyList+0xd0>)
 8004ae6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004aea:	601a      	str	r2, [r3, #0]
 8004aec:	f3bf 8f4f 	dsb	sy
 8004af0:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004af4:	bf00      	nop
 8004af6:	3708      	adds	r7, #8
 8004af8:	46bd      	mov	sp, r7
 8004afa:	bd80      	pop	{r7, pc}
 8004afc:	200004ac 	.word	0x200004ac
 8004b00:	200003ac 	.word	0x200003ac
 8004b04:	200004b8 	.word	0x200004b8
 8004b08:	200004c8 	.word	0x200004c8
 8004b0c:	200004b4 	.word	0x200004b4
 8004b10:	200003b0 	.word	0x200003b0
 8004b14:	e000ed04 	.word	0xe000ed04

08004b18 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8004b18:	b580      	push	{r7, lr}
 8004b1a:	b084      	sub	sp, #16
 8004b1c:	af00      	add	r7, sp, #0
 8004b1e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8004b20:	2300      	movs	r3, #0
 8004b22:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	2b00      	cmp	r3, #0
 8004b28:	d017      	beq.n	8004b5a <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8004b2a:	4b13      	ldr	r3, [pc, #76]	; (8004b78 <vTaskDelay+0x60>)
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	2b00      	cmp	r3, #0
 8004b30:	d00a      	beq.n	8004b48 <vTaskDelay+0x30>
	__asm volatile
 8004b32:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004b36:	f383 8811 	msr	BASEPRI, r3
 8004b3a:	f3bf 8f6f 	isb	sy
 8004b3e:	f3bf 8f4f 	dsb	sy
 8004b42:	60bb      	str	r3, [r7, #8]
}
 8004b44:	bf00      	nop
 8004b46:	e7fe      	b.n	8004b46 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8004b48:	f000 f884 	bl	8004c54 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8004b4c:	2100      	movs	r1, #0
 8004b4e:	6878      	ldr	r0, [r7, #4]
 8004b50:	f000 fde4 	bl	800571c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8004b54:	f000 f88c 	bl	8004c70 <xTaskResumeAll>
 8004b58:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8004b5a:	68fb      	ldr	r3, [r7, #12]
 8004b5c:	2b00      	cmp	r3, #0
 8004b5e:	d107      	bne.n	8004b70 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8004b60:	4b06      	ldr	r3, [pc, #24]	; (8004b7c <vTaskDelay+0x64>)
 8004b62:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004b66:	601a      	str	r2, [r3, #0]
 8004b68:	f3bf 8f4f 	dsb	sy
 8004b6c:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8004b70:	bf00      	nop
 8004b72:	3710      	adds	r7, #16
 8004b74:	46bd      	mov	sp, r7
 8004b76:	bd80      	pop	{r7, pc}
 8004b78:	200004d4 	.word	0x200004d4
 8004b7c:	e000ed04 	.word	0xe000ed04

08004b80 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8004b80:	b580      	push	{r7, lr}
 8004b82:	b08a      	sub	sp, #40	; 0x28
 8004b84:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8004b86:	2300      	movs	r3, #0
 8004b88:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8004b8a:	2300      	movs	r3, #0
 8004b8c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8004b8e:	463a      	mov	r2, r7
 8004b90:	1d39      	adds	r1, r7, #4
 8004b92:	f107 0308 	add.w	r3, r7, #8
 8004b96:	4618      	mov	r0, r3
 8004b98:	f7fc f89c 	bl	8000cd4 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8004b9c:	6839      	ldr	r1, [r7, #0]
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	68ba      	ldr	r2, [r7, #8]
 8004ba2:	9202      	str	r2, [sp, #8]
 8004ba4:	9301      	str	r3, [sp, #4]
 8004ba6:	2300      	movs	r3, #0
 8004ba8:	9300      	str	r3, [sp, #0]
 8004baa:	2300      	movs	r3, #0
 8004bac:	460a      	mov	r2, r1
 8004bae:	4921      	ldr	r1, [pc, #132]	; (8004c34 <vTaskStartScheduler+0xb4>)
 8004bb0:	4821      	ldr	r0, [pc, #132]	; (8004c38 <vTaskStartScheduler+0xb8>)
 8004bb2:	f7ff fe06 	bl	80047c2 <xTaskCreateStatic>
 8004bb6:	4603      	mov	r3, r0
 8004bb8:	4a20      	ldr	r2, [pc, #128]	; (8004c3c <vTaskStartScheduler+0xbc>)
 8004bba:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8004bbc:	4b1f      	ldr	r3, [pc, #124]	; (8004c3c <vTaskStartScheduler+0xbc>)
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	2b00      	cmp	r3, #0
 8004bc2:	d002      	beq.n	8004bca <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8004bc4:	2301      	movs	r3, #1
 8004bc6:	617b      	str	r3, [r7, #20]
 8004bc8:	e001      	b.n	8004bce <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8004bca:	2300      	movs	r3, #0
 8004bcc:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8004bce:	697b      	ldr	r3, [r7, #20]
 8004bd0:	2b01      	cmp	r3, #1
 8004bd2:	d11b      	bne.n	8004c0c <vTaskStartScheduler+0x8c>
	__asm volatile
 8004bd4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004bd8:	f383 8811 	msr	BASEPRI, r3
 8004bdc:	f3bf 8f6f 	isb	sy
 8004be0:	f3bf 8f4f 	dsb	sy
 8004be4:	613b      	str	r3, [r7, #16]
}
 8004be6:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8004be8:	4b15      	ldr	r3, [pc, #84]	; (8004c40 <vTaskStartScheduler+0xc0>)
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	334c      	adds	r3, #76	; 0x4c
 8004bee:	4a15      	ldr	r2, [pc, #84]	; (8004c44 <vTaskStartScheduler+0xc4>)
 8004bf0:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8004bf2:	4b15      	ldr	r3, [pc, #84]	; (8004c48 <vTaskStartScheduler+0xc8>)
 8004bf4:	f04f 32ff 	mov.w	r2, #4294967295
 8004bf8:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8004bfa:	4b14      	ldr	r3, [pc, #80]	; (8004c4c <vTaskStartScheduler+0xcc>)
 8004bfc:	2201      	movs	r2, #1
 8004bfe:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8004c00:	4b13      	ldr	r3, [pc, #76]	; (8004c50 <vTaskStartScheduler+0xd0>)
 8004c02:	2200      	movs	r2, #0
 8004c04:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8004c06:	f000 fe6f 	bl	80058e8 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8004c0a:	e00e      	b.n	8004c2a <vTaskStartScheduler+0xaa>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8004c0c:	697b      	ldr	r3, [r7, #20]
 8004c0e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004c12:	d10a      	bne.n	8004c2a <vTaskStartScheduler+0xaa>
	__asm volatile
 8004c14:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004c18:	f383 8811 	msr	BASEPRI, r3
 8004c1c:	f3bf 8f6f 	isb	sy
 8004c20:	f3bf 8f4f 	dsb	sy
 8004c24:	60fb      	str	r3, [r7, #12]
}
 8004c26:	bf00      	nop
 8004c28:	e7fe      	b.n	8004c28 <vTaskStartScheduler+0xa8>
}
 8004c2a:	bf00      	nop
 8004c2c:	3718      	adds	r7, #24
 8004c2e:	46bd      	mov	sp, r7
 8004c30:	bd80      	pop	{r7, pc}
 8004c32:	bf00      	nop
 8004c34:	08006b2c 	.word	0x08006b2c
 8004c38:	080051f1 	.word	0x080051f1
 8004c3c:	200004d0 	.word	0x200004d0
 8004c40:	200003ac 	.word	0x200003ac
 8004c44:	20000018 	.word	0x20000018
 8004c48:	200004cc 	.word	0x200004cc
 8004c4c:	200004b8 	.word	0x200004b8
 8004c50:	200004b0 	.word	0x200004b0

08004c54 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8004c54:	b480      	push	{r7}
 8004c56:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8004c58:	4b04      	ldr	r3, [pc, #16]	; (8004c6c <vTaskSuspendAll+0x18>)
 8004c5a:	681b      	ldr	r3, [r3, #0]
 8004c5c:	3301      	adds	r3, #1
 8004c5e:	4a03      	ldr	r2, [pc, #12]	; (8004c6c <vTaskSuspendAll+0x18>)
 8004c60:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8004c62:	bf00      	nop
 8004c64:	46bd      	mov	sp, r7
 8004c66:	bc80      	pop	{r7}
 8004c68:	4770      	bx	lr
 8004c6a:	bf00      	nop
 8004c6c:	200004d4 	.word	0x200004d4

08004c70 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8004c70:	b580      	push	{r7, lr}
 8004c72:	b084      	sub	sp, #16
 8004c74:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8004c76:	2300      	movs	r3, #0
 8004c78:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8004c7a:	2300      	movs	r3, #0
 8004c7c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8004c7e:	4b41      	ldr	r3, [pc, #260]	; (8004d84 <xTaskResumeAll+0x114>)
 8004c80:	681b      	ldr	r3, [r3, #0]
 8004c82:	2b00      	cmp	r3, #0
 8004c84:	d10a      	bne.n	8004c9c <xTaskResumeAll+0x2c>
	__asm volatile
 8004c86:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004c8a:	f383 8811 	msr	BASEPRI, r3
 8004c8e:	f3bf 8f6f 	isb	sy
 8004c92:	f3bf 8f4f 	dsb	sy
 8004c96:	603b      	str	r3, [r7, #0]
}
 8004c98:	bf00      	nop
 8004c9a:	e7fe      	b.n	8004c9a <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8004c9c:	f000 fe96 	bl	80059cc <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8004ca0:	4b38      	ldr	r3, [pc, #224]	; (8004d84 <xTaskResumeAll+0x114>)
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	3b01      	subs	r3, #1
 8004ca6:	4a37      	ldr	r2, [pc, #220]	; (8004d84 <xTaskResumeAll+0x114>)
 8004ca8:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004caa:	4b36      	ldr	r3, [pc, #216]	; (8004d84 <xTaskResumeAll+0x114>)
 8004cac:	681b      	ldr	r3, [r3, #0]
 8004cae:	2b00      	cmp	r3, #0
 8004cb0:	d161      	bne.n	8004d76 <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8004cb2:	4b35      	ldr	r3, [pc, #212]	; (8004d88 <xTaskResumeAll+0x118>)
 8004cb4:	681b      	ldr	r3, [r3, #0]
 8004cb6:	2b00      	cmp	r3, #0
 8004cb8:	d05d      	beq.n	8004d76 <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8004cba:	e02e      	b.n	8004d1a <xTaskResumeAll+0xaa>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004cbc:	4b33      	ldr	r3, [pc, #204]	; (8004d8c <xTaskResumeAll+0x11c>)
 8004cbe:	68db      	ldr	r3, [r3, #12]
 8004cc0:	68db      	ldr	r3, [r3, #12]
 8004cc2:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8004cc4:	68fb      	ldr	r3, [r7, #12]
 8004cc6:	3318      	adds	r3, #24
 8004cc8:	4618      	mov	r0, r3
 8004cca:	f7fe ffd7 	bl	8003c7c <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004cce:	68fb      	ldr	r3, [r7, #12]
 8004cd0:	3304      	adds	r3, #4
 8004cd2:	4618      	mov	r0, r3
 8004cd4:	f7fe ffd2 	bl	8003c7c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8004cd8:	68fb      	ldr	r3, [r7, #12]
 8004cda:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004cdc:	2201      	movs	r2, #1
 8004cde:	409a      	lsls	r2, r3
 8004ce0:	4b2b      	ldr	r3, [pc, #172]	; (8004d90 <xTaskResumeAll+0x120>)
 8004ce2:	681b      	ldr	r3, [r3, #0]
 8004ce4:	4313      	orrs	r3, r2
 8004ce6:	4a2a      	ldr	r2, [pc, #168]	; (8004d90 <xTaskResumeAll+0x120>)
 8004ce8:	6013      	str	r3, [r2, #0]
 8004cea:	68fb      	ldr	r3, [r7, #12]
 8004cec:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004cee:	4613      	mov	r3, r2
 8004cf0:	009b      	lsls	r3, r3, #2
 8004cf2:	4413      	add	r3, r2
 8004cf4:	009b      	lsls	r3, r3, #2
 8004cf6:	4a27      	ldr	r2, [pc, #156]	; (8004d94 <xTaskResumeAll+0x124>)
 8004cf8:	441a      	add	r2, r3
 8004cfa:	68fb      	ldr	r3, [r7, #12]
 8004cfc:	3304      	adds	r3, #4
 8004cfe:	4619      	mov	r1, r3
 8004d00:	4610      	mov	r0, r2
 8004d02:	f7fe ff60 	bl	8003bc6 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8004d06:	68fb      	ldr	r3, [r7, #12]
 8004d08:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004d0a:	4b23      	ldr	r3, [pc, #140]	; (8004d98 <xTaskResumeAll+0x128>)
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004d10:	429a      	cmp	r2, r3
 8004d12:	d302      	bcc.n	8004d1a <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 8004d14:	4b21      	ldr	r3, [pc, #132]	; (8004d9c <xTaskResumeAll+0x12c>)
 8004d16:	2201      	movs	r2, #1
 8004d18:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8004d1a:	4b1c      	ldr	r3, [pc, #112]	; (8004d8c <xTaskResumeAll+0x11c>)
 8004d1c:	681b      	ldr	r3, [r3, #0]
 8004d1e:	2b00      	cmp	r3, #0
 8004d20:	d1cc      	bne.n	8004cbc <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8004d22:	68fb      	ldr	r3, [r7, #12]
 8004d24:	2b00      	cmp	r3, #0
 8004d26:	d001      	beq.n	8004d2c <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8004d28:	f000 fb1c 	bl	8005364 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8004d2c:	4b1c      	ldr	r3, [pc, #112]	; (8004da0 <xTaskResumeAll+0x130>)
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	2b00      	cmp	r3, #0
 8004d36:	d010      	beq.n	8004d5a <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8004d38:	f000 f836 	bl	8004da8 <xTaskIncrementTick>
 8004d3c:	4603      	mov	r3, r0
 8004d3e:	2b00      	cmp	r3, #0
 8004d40:	d002      	beq.n	8004d48 <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 8004d42:	4b16      	ldr	r3, [pc, #88]	; (8004d9c <xTaskResumeAll+0x12c>)
 8004d44:	2201      	movs	r2, #1
 8004d46:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	3b01      	subs	r3, #1
 8004d4c:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	2b00      	cmp	r3, #0
 8004d52:	d1f1      	bne.n	8004d38 <xTaskResumeAll+0xc8>

						xPendedTicks = 0;
 8004d54:	4b12      	ldr	r3, [pc, #72]	; (8004da0 <xTaskResumeAll+0x130>)
 8004d56:	2200      	movs	r2, #0
 8004d58:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8004d5a:	4b10      	ldr	r3, [pc, #64]	; (8004d9c <xTaskResumeAll+0x12c>)
 8004d5c:	681b      	ldr	r3, [r3, #0]
 8004d5e:	2b00      	cmp	r3, #0
 8004d60:	d009      	beq.n	8004d76 <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8004d62:	2301      	movs	r3, #1
 8004d64:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8004d66:	4b0f      	ldr	r3, [pc, #60]	; (8004da4 <xTaskResumeAll+0x134>)
 8004d68:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004d6c:	601a      	str	r2, [r3, #0]
 8004d6e:	f3bf 8f4f 	dsb	sy
 8004d72:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8004d76:	f000 fe59 	bl	8005a2c <vPortExitCritical>

	return xAlreadyYielded;
 8004d7a:	68bb      	ldr	r3, [r7, #8]
}
 8004d7c:	4618      	mov	r0, r3
 8004d7e:	3710      	adds	r7, #16
 8004d80:	46bd      	mov	sp, r7
 8004d82:	bd80      	pop	{r7, pc}
 8004d84:	200004d4 	.word	0x200004d4
 8004d88:	200004ac 	.word	0x200004ac
 8004d8c:	2000046c 	.word	0x2000046c
 8004d90:	200004b4 	.word	0x200004b4
 8004d94:	200003b0 	.word	0x200003b0
 8004d98:	200003ac 	.word	0x200003ac
 8004d9c:	200004c0 	.word	0x200004c0
 8004da0:	200004bc 	.word	0x200004bc
 8004da4:	e000ed04 	.word	0xe000ed04

08004da8 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8004da8:	b580      	push	{r7, lr}
 8004daa:	b086      	sub	sp, #24
 8004dac:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8004dae:	2300      	movs	r3, #0
 8004db0:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004db2:	4b4e      	ldr	r3, [pc, #312]	; (8004eec <xTaskIncrementTick+0x144>)
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	2b00      	cmp	r3, #0
 8004db8:	f040 808e 	bne.w	8004ed8 <xTaskIncrementTick+0x130>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8004dbc:	4b4c      	ldr	r3, [pc, #304]	; (8004ef0 <xTaskIncrementTick+0x148>)
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	3301      	adds	r3, #1
 8004dc2:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8004dc4:	4a4a      	ldr	r2, [pc, #296]	; (8004ef0 <xTaskIncrementTick+0x148>)
 8004dc6:	693b      	ldr	r3, [r7, #16]
 8004dc8:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8004dca:	693b      	ldr	r3, [r7, #16]
 8004dcc:	2b00      	cmp	r3, #0
 8004dce:	d120      	bne.n	8004e12 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8004dd0:	4b48      	ldr	r3, [pc, #288]	; (8004ef4 <xTaskIncrementTick+0x14c>)
 8004dd2:	681b      	ldr	r3, [r3, #0]
 8004dd4:	681b      	ldr	r3, [r3, #0]
 8004dd6:	2b00      	cmp	r3, #0
 8004dd8:	d00a      	beq.n	8004df0 <xTaskIncrementTick+0x48>
	__asm volatile
 8004dda:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004dde:	f383 8811 	msr	BASEPRI, r3
 8004de2:	f3bf 8f6f 	isb	sy
 8004de6:	f3bf 8f4f 	dsb	sy
 8004dea:	603b      	str	r3, [r7, #0]
}
 8004dec:	bf00      	nop
 8004dee:	e7fe      	b.n	8004dee <xTaskIncrementTick+0x46>
 8004df0:	4b40      	ldr	r3, [pc, #256]	; (8004ef4 <xTaskIncrementTick+0x14c>)
 8004df2:	681b      	ldr	r3, [r3, #0]
 8004df4:	60fb      	str	r3, [r7, #12]
 8004df6:	4b40      	ldr	r3, [pc, #256]	; (8004ef8 <xTaskIncrementTick+0x150>)
 8004df8:	681b      	ldr	r3, [r3, #0]
 8004dfa:	4a3e      	ldr	r2, [pc, #248]	; (8004ef4 <xTaskIncrementTick+0x14c>)
 8004dfc:	6013      	str	r3, [r2, #0]
 8004dfe:	4a3e      	ldr	r2, [pc, #248]	; (8004ef8 <xTaskIncrementTick+0x150>)
 8004e00:	68fb      	ldr	r3, [r7, #12]
 8004e02:	6013      	str	r3, [r2, #0]
 8004e04:	4b3d      	ldr	r3, [pc, #244]	; (8004efc <xTaskIncrementTick+0x154>)
 8004e06:	681b      	ldr	r3, [r3, #0]
 8004e08:	3301      	adds	r3, #1
 8004e0a:	4a3c      	ldr	r2, [pc, #240]	; (8004efc <xTaskIncrementTick+0x154>)
 8004e0c:	6013      	str	r3, [r2, #0]
 8004e0e:	f000 faa9 	bl	8005364 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8004e12:	4b3b      	ldr	r3, [pc, #236]	; (8004f00 <xTaskIncrementTick+0x158>)
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	693a      	ldr	r2, [r7, #16]
 8004e18:	429a      	cmp	r2, r3
 8004e1a:	d348      	bcc.n	8004eae <xTaskIncrementTick+0x106>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004e1c:	4b35      	ldr	r3, [pc, #212]	; (8004ef4 <xTaskIncrementTick+0x14c>)
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	681b      	ldr	r3, [r3, #0]
 8004e22:	2b00      	cmp	r3, #0
 8004e24:	d104      	bne.n	8004e30 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004e26:	4b36      	ldr	r3, [pc, #216]	; (8004f00 <xTaskIncrementTick+0x158>)
 8004e28:	f04f 32ff 	mov.w	r2, #4294967295
 8004e2c:	601a      	str	r2, [r3, #0]
					break;
 8004e2e:	e03e      	b.n	8004eae <xTaskIncrementTick+0x106>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004e30:	4b30      	ldr	r3, [pc, #192]	; (8004ef4 <xTaskIncrementTick+0x14c>)
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	68db      	ldr	r3, [r3, #12]
 8004e36:	68db      	ldr	r3, [r3, #12]
 8004e38:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8004e3a:	68bb      	ldr	r3, [r7, #8]
 8004e3c:	685b      	ldr	r3, [r3, #4]
 8004e3e:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8004e40:	693a      	ldr	r2, [r7, #16]
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	429a      	cmp	r2, r3
 8004e46:	d203      	bcs.n	8004e50 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8004e48:	4a2d      	ldr	r2, [pc, #180]	; (8004f00 <xTaskIncrementTick+0x158>)
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8004e4e:	e02e      	b.n	8004eae <xTaskIncrementTick+0x106>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004e50:	68bb      	ldr	r3, [r7, #8]
 8004e52:	3304      	adds	r3, #4
 8004e54:	4618      	mov	r0, r3
 8004e56:	f7fe ff11 	bl	8003c7c <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8004e5a:	68bb      	ldr	r3, [r7, #8]
 8004e5c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004e5e:	2b00      	cmp	r3, #0
 8004e60:	d004      	beq.n	8004e6c <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8004e62:	68bb      	ldr	r3, [r7, #8]
 8004e64:	3318      	adds	r3, #24
 8004e66:	4618      	mov	r0, r3
 8004e68:	f7fe ff08 	bl	8003c7c <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8004e6c:	68bb      	ldr	r3, [r7, #8]
 8004e6e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004e70:	2201      	movs	r2, #1
 8004e72:	409a      	lsls	r2, r3
 8004e74:	4b23      	ldr	r3, [pc, #140]	; (8004f04 <xTaskIncrementTick+0x15c>)
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	4313      	orrs	r3, r2
 8004e7a:	4a22      	ldr	r2, [pc, #136]	; (8004f04 <xTaskIncrementTick+0x15c>)
 8004e7c:	6013      	str	r3, [r2, #0]
 8004e7e:	68bb      	ldr	r3, [r7, #8]
 8004e80:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004e82:	4613      	mov	r3, r2
 8004e84:	009b      	lsls	r3, r3, #2
 8004e86:	4413      	add	r3, r2
 8004e88:	009b      	lsls	r3, r3, #2
 8004e8a:	4a1f      	ldr	r2, [pc, #124]	; (8004f08 <xTaskIncrementTick+0x160>)
 8004e8c:	441a      	add	r2, r3
 8004e8e:	68bb      	ldr	r3, [r7, #8]
 8004e90:	3304      	adds	r3, #4
 8004e92:	4619      	mov	r1, r3
 8004e94:	4610      	mov	r0, r2
 8004e96:	f7fe fe96 	bl	8003bc6 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8004e9a:	68bb      	ldr	r3, [r7, #8]
 8004e9c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004e9e:	4b1b      	ldr	r3, [pc, #108]	; (8004f0c <xTaskIncrementTick+0x164>)
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004ea4:	429a      	cmp	r2, r3
 8004ea6:	d3b9      	bcc.n	8004e1c <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8004ea8:	2301      	movs	r3, #1
 8004eaa:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004eac:	e7b6      	b.n	8004e1c <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8004eae:	4b17      	ldr	r3, [pc, #92]	; (8004f0c <xTaskIncrementTick+0x164>)
 8004eb0:	681b      	ldr	r3, [r3, #0]
 8004eb2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004eb4:	4914      	ldr	r1, [pc, #80]	; (8004f08 <xTaskIncrementTick+0x160>)
 8004eb6:	4613      	mov	r3, r2
 8004eb8:	009b      	lsls	r3, r3, #2
 8004eba:	4413      	add	r3, r2
 8004ebc:	009b      	lsls	r3, r3, #2
 8004ebe:	440b      	add	r3, r1
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	2b01      	cmp	r3, #1
 8004ec4:	d901      	bls.n	8004eca <xTaskIncrementTick+0x122>
			{
				xSwitchRequired = pdTRUE;
 8004ec6:	2301      	movs	r3, #1
 8004ec8:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8004eca:	4b11      	ldr	r3, [pc, #68]	; (8004f10 <xTaskIncrementTick+0x168>)
 8004ecc:	681b      	ldr	r3, [r3, #0]
 8004ece:	2b00      	cmp	r3, #0
 8004ed0:	d007      	beq.n	8004ee2 <xTaskIncrementTick+0x13a>
			{
				xSwitchRequired = pdTRUE;
 8004ed2:	2301      	movs	r3, #1
 8004ed4:	617b      	str	r3, [r7, #20]
 8004ed6:	e004      	b.n	8004ee2 <xTaskIncrementTick+0x13a>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8004ed8:	4b0e      	ldr	r3, [pc, #56]	; (8004f14 <xTaskIncrementTick+0x16c>)
 8004eda:	681b      	ldr	r3, [r3, #0]
 8004edc:	3301      	adds	r3, #1
 8004ede:	4a0d      	ldr	r2, [pc, #52]	; (8004f14 <xTaskIncrementTick+0x16c>)
 8004ee0:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8004ee2:	697b      	ldr	r3, [r7, #20]
}
 8004ee4:	4618      	mov	r0, r3
 8004ee6:	3718      	adds	r7, #24
 8004ee8:	46bd      	mov	sp, r7
 8004eea:	bd80      	pop	{r7, pc}
 8004eec:	200004d4 	.word	0x200004d4
 8004ef0:	200004b0 	.word	0x200004b0
 8004ef4:	20000464 	.word	0x20000464
 8004ef8:	20000468 	.word	0x20000468
 8004efc:	200004c4 	.word	0x200004c4
 8004f00:	200004cc 	.word	0x200004cc
 8004f04:	200004b4 	.word	0x200004b4
 8004f08:	200003b0 	.word	0x200003b0
 8004f0c:	200003ac 	.word	0x200003ac
 8004f10:	200004c0 	.word	0x200004c0
 8004f14:	200004bc 	.word	0x200004bc

08004f18 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8004f18:	b480      	push	{r7}
 8004f1a:	b087      	sub	sp, #28
 8004f1c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8004f1e:	4b29      	ldr	r3, [pc, #164]	; (8004fc4 <vTaskSwitchContext+0xac>)
 8004f20:	681b      	ldr	r3, [r3, #0]
 8004f22:	2b00      	cmp	r3, #0
 8004f24:	d003      	beq.n	8004f2e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8004f26:	4b28      	ldr	r3, [pc, #160]	; (8004fc8 <vTaskSwitchContext+0xb0>)
 8004f28:	2201      	movs	r2, #1
 8004f2a:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8004f2c:	e044      	b.n	8004fb8 <vTaskSwitchContext+0xa0>
		xYieldPending = pdFALSE;
 8004f2e:	4b26      	ldr	r3, [pc, #152]	; (8004fc8 <vTaskSwitchContext+0xb0>)
 8004f30:	2200      	movs	r2, #0
 8004f32:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004f34:	4b25      	ldr	r3, [pc, #148]	; (8004fcc <vTaskSwitchContext+0xb4>)
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8004f3a:	68fb      	ldr	r3, [r7, #12]
 8004f3c:	fab3 f383 	clz	r3, r3
 8004f40:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8004f42:	7afb      	ldrb	r3, [r7, #11]
 8004f44:	f1c3 031f 	rsb	r3, r3, #31
 8004f48:	617b      	str	r3, [r7, #20]
 8004f4a:	4921      	ldr	r1, [pc, #132]	; (8004fd0 <vTaskSwitchContext+0xb8>)
 8004f4c:	697a      	ldr	r2, [r7, #20]
 8004f4e:	4613      	mov	r3, r2
 8004f50:	009b      	lsls	r3, r3, #2
 8004f52:	4413      	add	r3, r2
 8004f54:	009b      	lsls	r3, r3, #2
 8004f56:	440b      	add	r3, r1
 8004f58:	681b      	ldr	r3, [r3, #0]
 8004f5a:	2b00      	cmp	r3, #0
 8004f5c:	d10a      	bne.n	8004f74 <vTaskSwitchContext+0x5c>
	__asm volatile
 8004f5e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004f62:	f383 8811 	msr	BASEPRI, r3
 8004f66:	f3bf 8f6f 	isb	sy
 8004f6a:	f3bf 8f4f 	dsb	sy
 8004f6e:	607b      	str	r3, [r7, #4]
}
 8004f70:	bf00      	nop
 8004f72:	e7fe      	b.n	8004f72 <vTaskSwitchContext+0x5a>
 8004f74:	697a      	ldr	r2, [r7, #20]
 8004f76:	4613      	mov	r3, r2
 8004f78:	009b      	lsls	r3, r3, #2
 8004f7a:	4413      	add	r3, r2
 8004f7c:	009b      	lsls	r3, r3, #2
 8004f7e:	4a14      	ldr	r2, [pc, #80]	; (8004fd0 <vTaskSwitchContext+0xb8>)
 8004f80:	4413      	add	r3, r2
 8004f82:	613b      	str	r3, [r7, #16]
 8004f84:	693b      	ldr	r3, [r7, #16]
 8004f86:	685b      	ldr	r3, [r3, #4]
 8004f88:	685a      	ldr	r2, [r3, #4]
 8004f8a:	693b      	ldr	r3, [r7, #16]
 8004f8c:	605a      	str	r2, [r3, #4]
 8004f8e:	693b      	ldr	r3, [r7, #16]
 8004f90:	685a      	ldr	r2, [r3, #4]
 8004f92:	693b      	ldr	r3, [r7, #16]
 8004f94:	3308      	adds	r3, #8
 8004f96:	429a      	cmp	r2, r3
 8004f98:	d104      	bne.n	8004fa4 <vTaskSwitchContext+0x8c>
 8004f9a:	693b      	ldr	r3, [r7, #16]
 8004f9c:	685b      	ldr	r3, [r3, #4]
 8004f9e:	685a      	ldr	r2, [r3, #4]
 8004fa0:	693b      	ldr	r3, [r7, #16]
 8004fa2:	605a      	str	r2, [r3, #4]
 8004fa4:	693b      	ldr	r3, [r7, #16]
 8004fa6:	685b      	ldr	r3, [r3, #4]
 8004fa8:	68db      	ldr	r3, [r3, #12]
 8004faa:	4a0a      	ldr	r2, [pc, #40]	; (8004fd4 <vTaskSwitchContext+0xbc>)
 8004fac:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8004fae:	4b09      	ldr	r3, [pc, #36]	; (8004fd4 <vTaskSwitchContext+0xbc>)
 8004fb0:	681b      	ldr	r3, [r3, #0]
 8004fb2:	334c      	adds	r3, #76	; 0x4c
 8004fb4:	4a08      	ldr	r2, [pc, #32]	; (8004fd8 <vTaskSwitchContext+0xc0>)
 8004fb6:	6013      	str	r3, [r2, #0]
}
 8004fb8:	bf00      	nop
 8004fba:	371c      	adds	r7, #28
 8004fbc:	46bd      	mov	sp, r7
 8004fbe:	bc80      	pop	{r7}
 8004fc0:	4770      	bx	lr
 8004fc2:	bf00      	nop
 8004fc4:	200004d4 	.word	0x200004d4
 8004fc8:	200004c0 	.word	0x200004c0
 8004fcc:	200004b4 	.word	0x200004b4
 8004fd0:	200003b0 	.word	0x200003b0
 8004fd4:	200003ac 	.word	0x200003ac
 8004fd8:	20000018 	.word	0x20000018

08004fdc <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8004fdc:	b580      	push	{r7, lr}
 8004fde:	b084      	sub	sp, #16
 8004fe0:	af00      	add	r7, sp, #0
 8004fe2:	6078      	str	r0, [r7, #4]
 8004fe4:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	2b00      	cmp	r3, #0
 8004fea:	d10a      	bne.n	8005002 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 8004fec:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004ff0:	f383 8811 	msr	BASEPRI, r3
 8004ff4:	f3bf 8f6f 	isb	sy
 8004ff8:	f3bf 8f4f 	dsb	sy
 8004ffc:	60fb      	str	r3, [r7, #12]
}
 8004ffe:	bf00      	nop
 8005000:	e7fe      	b.n	8005000 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8005002:	4b07      	ldr	r3, [pc, #28]	; (8005020 <vTaskPlaceOnEventList+0x44>)
 8005004:	681b      	ldr	r3, [r3, #0]
 8005006:	3318      	adds	r3, #24
 8005008:	4619      	mov	r1, r3
 800500a:	6878      	ldr	r0, [r7, #4]
 800500c:	f7fe fdfe 	bl	8003c0c <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8005010:	2101      	movs	r1, #1
 8005012:	6838      	ldr	r0, [r7, #0]
 8005014:	f000 fb82 	bl	800571c <prvAddCurrentTaskToDelayedList>
}
 8005018:	bf00      	nop
 800501a:	3710      	adds	r7, #16
 800501c:	46bd      	mov	sp, r7
 800501e:	bd80      	pop	{r7, pc}
 8005020:	200003ac 	.word	0x200003ac

08005024 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8005024:	b580      	push	{r7, lr}
 8005026:	b086      	sub	sp, #24
 8005028:	af00      	add	r7, sp, #0
 800502a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	68db      	ldr	r3, [r3, #12]
 8005030:	68db      	ldr	r3, [r3, #12]
 8005032:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8005034:	693b      	ldr	r3, [r7, #16]
 8005036:	2b00      	cmp	r3, #0
 8005038:	d10a      	bne.n	8005050 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 800503a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800503e:	f383 8811 	msr	BASEPRI, r3
 8005042:	f3bf 8f6f 	isb	sy
 8005046:	f3bf 8f4f 	dsb	sy
 800504a:	60fb      	str	r3, [r7, #12]
}
 800504c:	bf00      	nop
 800504e:	e7fe      	b.n	800504e <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8005050:	693b      	ldr	r3, [r7, #16]
 8005052:	3318      	adds	r3, #24
 8005054:	4618      	mov	r0, r3
 8005056:	f7fe fe11 	bl	8003c7c <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800505a:	4b1d      	ldr	r3, [pc, #116]	; (80050d0 <xTaskRemoveFromEventList+0xac>)
 800505c:	681b      	ldr	r3, [r3, #0]
 800505e:	2b00      	cmp	r3, #0
 8005060:	d11c      	bne.n	800509c <xTaskRemoveFromEventList+0x78>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8005062:	693b      	ldr	r3, [r7, #16]
 8005064:	3304      	adds	r3, #4
 8005066:	4618      	mov	r0, r3
 8005068:	f7fe fe08 	bl	8003c7c <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800506c:	693b      	ldr	r3, [r7, #16]
 800506e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005070:	2201      	movs	r2, #1
 8005072:	409a      	lsls	r2, r3
 8005074:	4b17      	ldr	r3, [pc, #92]	; (80050d4 <xTaskRemoveFromEventList+0xb0>)
 8005076:	681b      	ldr	r3, [r3, #0]
 8005078:	4313      	orrs	r3, r2
 800507a:	4a16      	ldr	r2, [pc, #88]	; (80050d4 <xTaskRemoveFromEventList+0xb0>)
 800507c:	6013      	str	r3, [r2, #0]
 800507e:	693b      	ldr	r3, [r7, #16]
 8005080:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005082:	4613      	mov	r3, r2
 8005084:	009b      	lsls	r3, r3, #2
 8005086:	4413      	add	r3, r2
 8005088:	009b      	lsls	r3, r3, #2
 800508a:	4a13      	ldr	r2, [pc, #76]	; (80050d8 <xTaskRemoveFromEventList+0xb4>)
 800508c:	441a      	add	r2, r3
 800508e:	693b      	ldr	r3, [r7, #16]
 8005090:	3304      	adds	r3, #4
 8005092:	4619      	mov	r1, r3
 8005094:	4610      	mov	r0, r2
 8005096:	f7fe fd96 	bl	8003bc6 <vListInsertEnd>
 800509a:	e005      	b.n	80050a8 <xTaskRemoveFromEventList+0x84>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800509c:	693b      	ldr	r3, [r7, #16]
 800509e:	3318      	adds	r3, #24
 80050a0:	4619      	mov	r1, r3
 80050a2:	480e      	ldr	r0, [pc, #56]	; (80050dc <xTaskRemoveFromEventList+0xb8>)
 80050a4:	f7fe fd8f 	bl	8003bc6 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80050a8:	693b      	ldr	r3, [r7, #16]
 80050aa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80050ac:	4b0c      	ldr	r3, [pc, #48]	; (80050e0 <xTaskRemoveFromEventList+0xbc>)
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80050b2:	429a      	cmp	r2, r3
 80050b4:	d905      	bls.n	80050c2 <xTaskRemoveFromEventList+0x9e>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80050b6:	2301      	movs	r3, #1
 80050b8:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80050ba:	4b0a      	ldr	r3, [pc, #40]	; (80050e4 <xTaskRemoveFromEventList+0xc0>)
 80050bc:	2201      	movs	r2, #1
 80050be:	601a      	str	r2, [r3, #0]
 80050c0:	e001      	b.n	80050c6 <xTaskRemoveFromEventList+0xa2>
	}
	else
	{
		xReturn = pdFALSE;
 80050c2:	2300      	movs	r3, #0
 80050c4:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 80050c6:	697b      	ldr	r3, [r7, #20]
}
 80050c8:	4618      	mov	r0, r3
 80050ca:	3718      	adds	r7, #24
 80050cc:	46bd      	mov	sp, r7
 80050ce:	bd80      	pop	{r7, pc}
 80050d0:	200004d4 	.word	0x200004d4
 80050d4:	200004b4 	.word	0x200004b4
 80050d8:	200003b0 	.word	0x200003b0
 80050dc:	2000046c 	.word	0x2000046c
 80050e0:	200003ac 	.word	0x200003ac
 80050e4:	200004c0 	.word	0x200004c0

080050e8 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80050e8:	b480      	push	{r7}
 80050ea:	b083      	sub	sp, #12
 80050ec:	af00      	add	r7, sp, #0
 80050ee:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80050f0:	4b06      	ldr	r3, [pc, #24]	; (800510c <vTaskInternalSetTimeOutState+0x24>)
 80050f2:	681a      	ldr	r2, [r3, #0]
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80050f8:	4b05      	ldr	r3, [pc, #20]	; (8005110 <vTaskInternalSetTimeOutState+0x28>)
 80050fa:	681a      	ldr	r2, [r3, #0]
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	605a      	str	r2, [r3, #4]
}
 8005100:	bf00      	nop
 8005102:	370c      	adds	r7, #12
 8005104:	46bd      	mov	sp, r7
 8005106:	bc80      	pop	{r7}
 8005108:	4770      	bx	lr
 800510a:	bf00      	nop
 800510c:	200004c4 	.word	0x200004c4
 8005110:	200004b0 	.word	0x200004b0

08005114 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8005114:	b580      	push	{r7, lr}
 8005116:	b088      	sub	sp, #32
 8005118:	af00      	add	r7, sp, #0
 800511a:	6078      	str	r0, [r7, #4]
 800511c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	2b00      	cmp	r3, #0
 8005122:	d10a      	bne.n	800513a <xTaskCheckForTimeOut+0x26>
	__asm volatile
 8005124:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005128:	f383 8811 	msr	BASEPRI, r3
 800512c:	f3bf 8f6f 	isb	sy
 8005130:	f3bf 8f4f 	dsb	sy
 8005134:	613b      	str	r3, [r7, #16]
}
 8005136:	bf00      	nop
 8005138:	e7fe      	b.n	8005138 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800513a:	683b      	ldr	r3, [r7, #0]
 800513c:	2b00      	cmp	r3, #0
 800513e:	d10a      	bne.n	8005156 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 8005140:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005144:	f383 8811 	msr	BASEPRI, r3
 8005148:	f3bf 8f6f 	isb	sy
 800514c:	f3bf 8f4f 	dsb	sy
 8005150:	60fb      	str	r3, [r7, #12]
}
 8005152:	bf00      	nop
 8005154:	e7fe      	b.n	8005154 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 8005156:	f000 fc39 	bl	80059cc <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800515a:	4b1d      	ldr	r3, [pc, #116]	; (80051d0 <xTaskCheckForTimeOut+0xbc>)
 800515c:	681b      	ldr	r3, [r3, #0]
 800515e:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	685b      	ldr	r3, [r3, #4]
 8005164:	69ba      	ldr	r2, [r7, #24]
 8005166:	1ad3      	subs	r3, r2, r3
 8005168:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800516a:	683b      	ldr	r3, [r7, #0]
 800516c:	681b      	ldr	r3, [r3, #0]
 800516e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005172:	d102      	bne.n	800517a <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8005174:	2300      	movs	r3, #0
 8005176:	61fb      	str	r3, [r7, #28]
 8005178:	e023      	b.n	80051c2 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	681a      	ldr	r2, [r3, #0]
 800517e:	4b15      	ldr	r3, [pc, #84]	; (80051d4 <xTaskCheckForTimeOut+0xc0>)
 8005180:	681b      	ldr	r3, [r3, #0]
 8005182:	429a      	cmp	r2, r3
 8005184:	d007      	beq.n	8005196 <xTaskCheckForTimeOut+0x82>
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	685b      	ldr	r3, [r3, #4]
 800518a:	69ba      	ldr	r2, [r7, #24]
 800518c:	429a      	cmp	r2, r3
 800518e:	d302      	bcc.n	8005196 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8005190:	2301      	movs	r3, #1
 8005192:	61fb      	str	r3, [r7, #28]
 8005194:	e015      	b.n	80051c2 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8005196:	683b      	ldr	r3, [r7, #0]
 8005198:	681b      	ldr	r3, [r3, #0]
 800519a:	697a      	ldr	r2, [r7, #20]
 800519c:	429a      	cmp	r2, r3
 800519e:	d20b      	bcs.n	80051b8 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 80051a0:	683b      	ldr	r3, [r7, #0]
 80051a2:	681a      	ldr	r2, [r3, #0]
 80051a4:	697b      	ldr	r3, [r7, #20]
 80051a6:	1ad2      	subs	r2, r2, r3
 80051a8:	683b      	ldr	r3, [r7, #0]
 80051aa:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80051ac:	6878      	ldr	r0, [r7, #4]
 80051ae:	f7ff ff9b 	bl	80050e8 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80051b2:	2300      	movs	r3, #0
 80051b4:	61fb      	str	r3, [r7, #28]
 80051b6:	e004      	b.n	80051c2 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 80051b8:	683b      	ldr	r3, [r7, #0]
 80051ba:	2200      	movs	r2, #0
 80051bc:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80051be:	2301      	movs	r3, #1
 80051c0:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 80051c2:	f000 fc33 	bl	8005a2c <vPortExitCritical>

	return xReturn;
 80051c6:	69fb      	ldr	r3, [r7, #28]
}
 80051c8:	4618      	mov	r0, r3
 80051ca:	3720      	adds	r7, #32
 80051cc:	46bd      	mov	sp, r7
 80051ce:	bd80      	pop	{r7, pc}
 80051d0:	200004b0 	.word	0x200004b0
 80051d4:	200004c4 	.word	0x200004c4

080051d8 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80051d8:	b480      	push	{r7}
 80051da:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80051dc:	4b03      	ldr	r3, [pc, #12]	; (80051ec <vTaskMissedYield+0x14>)
 80051de:	2201      	movs	r2, #1
 80051e0:	601a      	str	r2, [r3, #0]
}
 80051e2:	bf00      	nop
 80051e4:	46bd      	mov	sp, r7
 80051e6:	bc80      	pop	{r7}
 80051e8:	4770      	bx	lr
 80051ea:	bf00      	nop
 80051ec:	200004c0 	.word	0x200004c0

080051f0 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80051f0:	b580      	push	{r7, lr}
 80051f2:	b082      	sub	sp, #8
 80051f4:	af00      	add	r7, sp, #0
 80051f6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80051f8:	f000 f852 	bl	80052a0 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80051fc:	4b06      	ldr	r3, [pc, #24]	; (8005218 <prvIdleTask+0x28>)
 80051fe:	681b      	ldr	r3, [r3, #0]
 8005200:	2b01      	cmp	r3, #1
 8005202:	d9f9      	bls.n	80051f8 <prvIdleTask+0x8>
			{
				taskYIELD();
 8005204:	4b05      	ldr	r3, [pc, #20]	; (800521c <prvIdleTask+0x2c>)
 8005206:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800520a:	601a      	str	r2, [r3, #0]
 800520c:	f3bf 8f4f 	dsb	sy
 8005210:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8005214:	e7f0      	b.n	80051f8 <prvIdleTask+0x8>
 8005216:	bf00      	nop
 8005218:	200003b0 	.word	0x200003b0
 800521c:	e000ed04 	.word	0xe000ed04

08005220 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8005220:	b580      	push	{r7, lr}
 8005222:	b082      	sub	sp, #8
 8005224:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005226:	2300      	movs	r3, #0
 8005228:	607b      	str	r3, [r7, #4]
 800522a:	e00c      	b.n	8005246 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800522c:	687a      	ldr	r2, [r7, #4]
 800522e:	4613      	mov	r3, r2
 8005230:	009b      	lsls	r3, r3, #2
 8005232:	4413      	add	r3, r2
 8005234:	009b      	lsls	r3, r3, #2
 8005236:	4a12      	ldr	r2, [pc, #72]	; (8005280 <prvInitialiseTaskLists+0x60>)
 8005238:	4413      	add	r3, r2
 800523a:	4618      	mov	r0, r3
 800523c:	f7fe fc98 	bl	8003b70 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	3301      	adds	r3, #1
 8005244:	607b      	str	r3, [r7, #4]
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	2b06      	cmp	r3, #6
 800524a:	d9ef      	bls.n	800522c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800524c:	480d      	ldr	r0, [pc, #52]	; (8005284 <prvInitialiseTaskLists+0x64>)
 800524e:	f7fe fc8f 	bl	8003b70 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8005252:	480d      	ldr	r0, [pc, #52]	; (8005288 <prvInitialiseTaskLists+0x68>)
 8005254:	f7fe fc8c 	bl	8003b70 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8005258:	480c      	ldr	r0, [pc, #48]	; (800528c <prvInitialiseTaskLists+0x6c>)
 800525a:	f7fe fc89 	bl	8003b70 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800525e:	480c      	ldr	r0, [pc, #48]	; (8005290 <prvInitialiseTaskLists+0x70>)
 8005260:	f7fe fc86 	bl	8003b70 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8005264:	480b      	ldr	r0, [pc, #44]	; (8005294 <prvInitialiseTaskLists+0x74>)
 8005266:	f7fe fc83 	bl	8003b70 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800526a:	4b0b      	ldr	r3, [pc, #44]	; (8005298 <prvInitialiseTaskLists+0x78>)
 800526c:	4a05      	ldr	r2, [pc, #20]	; (8005284 <prvInitialiseTaskLists+0x64>)
 800526e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8005270:	4b0a      	ldr	r3, [pc, #40]	; (800529c <prvInitialiseTaskLists+0x7c>)
 8005272:	4a05      	ldr	r2, [pc, #20]	; (8005288 <prvInitialiseTaskLists+0x68>)
 8005274:	601a      	str	r2, [r3, #0]
}
 8005276:	bf00      	nop
 8005278:	3708      	adds	r7, #8
 800527a:	46bd      	mov	sp, r7
 800527c:	bd80      	pop	{r7, pc}
 800527e:	bf00      	nop
 8005280:	200003b0 	.word	0x200003b0
 8005284:	2000043c 	.word	0x2000043c
 8005288:	20000450 	.word	0x20000450
 800528c:	2000046c 	.word	0x2000046c
 8005290:	20000480 	.word	0x20000480
 8005294:	20000498 	.word	0x20000498
 8005298:	20000464 	.word	0x20000464
 800529c:	20000468 	.word	0x20000468

080052a0 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80052a0:	b580      	push	{r7, lr}
 80052a2:	b082      	sub	sp, #8
 80052a4:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80052a6:	e019      	b.n	80052dc <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80052a8:	f000 fb90 	bl	80059cc <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80052ac:	4b10      	ldr	r3, [pc, #64]	; (80052f0 <prvCheckTasksWaitingTermination+0x50>)
 80052ae:	68db      	ldr	r3, [r3, #12]
 80052b0:	68db      	ldr	r3, [r3, #12]
 80052b2:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	3304      	adds	r3, #4
 80052b8:	4618      	mov	r0, r3
 80052ba:	f7fe fcdf 	bl	8003c7c <uxListRemove>
				--uxCurrentNumberOfTasks;
 80052be:	4b0d      	ldr	r3, [pc, #52]	; (80052f4 <prvCheckTasksWaitingTermination+0x54>)
 80052c0:	681b      	ldr	r3, [r3, #0]
 80052c2:	3b01      	subs	r3, #1
 80052c4:	4a0b      	ldr	r2, [pc, #44]	; (80052f4 <prvCheckTasksWaitingTermination+0x54>)
 80052c6:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80052c8:	4b0b      	ldr	r3, [pc, #44]	; (80052f8 <prvCheckTasksWaitingTermination+0x58>)
 80052ca:	681b      	ldr	r3, [r3, #0]
 80052cc:	3b01      	subs	r3, #1
 80052ce:	4a0a      	ldr	r2, [pc, #40]	; (80052f8 <prvCheckTasksWaitingTermination+0x58>)
 80052d0:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80052d2:	f000 fbab 	bl	8005a2c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80052d6:	6878      	ldr	r0, [r7, #4]
 80052d8:	f000 f810 	bl	80052fc <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80052dc:	4b06      	ldr	r3, [pc, #24]	; (80052f8 <prvCheckTasksWaitingTermination+0x58>)
 80052de:	681b      	ldr	r3, [r3, #0]
 80052e0:	2b00      	cmp	r3, #0
 80052e2:	d1e1      	bne.n	80052a8 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80052e4:	bf00      	nop
 80052e6:	bf00      	nop
 80052e8:	3708      	adds	r7, #8
 80052ea:	46bd      	mov	sp, r7
 80052ec:	bd80      	pop	{r7, pc}
 80052ee:	bf00      	nop
 80052f0:	20000480 	.word	0x20000480
 80052f4:	200004ac 	.word	0x200004ac
 80052f8:	20000494 	.word	0x20000494

080052fc <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80052fc:	b580      	push	{r7, lr}
 80052fe:	b084      	sub	sp, #16
 8005300:	af00      	add	r7, sp, #0
 8005302:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	334c      	adds	r3, #76	; 0x4c
 8005308:	4618      	mov	r0, r3
 800530a:	f000 fef1 	bl	80060f0 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 8005314:	2b00      	cmp	r3, #0
 8005316:	d108      	bne.n	800532a <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800531c:	4618      	mov	r0, r3
 800531e:	f000 fd21 	bl	8005d64 <vPortFree>
				vPortFree( pxTCB );
 8005322:	6878      	ldr	r0, [r7, #4]
 8005324:	f000 fd1e 	bl	8005d64 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8005328:	e018      	b.n	800535c <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 8005330:	2b01      	cmp	r3, #1
 8005332:	d103      	bne.n	800533c <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8005334:	6878      	ldr	r0, [r7, #4]
 8005336:	f000 fd15 	bl	8005d64 <vPortFree>
	}
 800533a:	e00f      	b.n	800535c <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 8005342:	2b02      	cmp	r3, #2
 8005344:	d00a      	beq.n	800535c <prvDeleteTCB+0x60>
	__asm volatile
 8005346:	f04f 0350 	mov.w	r3, #80	; 0x50
 800534a:	f383 8811 	msr	BASEPRI, r3
 800534e:	f3bf 8f6f 	isb	sy
 8005352:	f3bf 8f4f 	dsb	sy
 8005356:	60fb      	str	r3, [r7, #12]
}
 8005358:	bf00      	nop
 800535a:	e7fe      	b.n	800535a <prvDeleteTCB+0x5e>
	}
 800535c:	bf00      	nop
 800535e:	3710      	adds	r7, #16
 8005360:	46bd      	mov	sp, r7
 8005362:	bd80      	pop	{r7, pc}

08005364 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8005364:	b480      	push	{r7}
 8005366:	b083      	sub	sp, #12
 8005368:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800536a:	4b0c      	ldr	r3, [pc, #48]	; (800539c <prvResetNextTaskUnblockTime+0x38>)
 800536c:	681b      	ldr	r3, [r3, #0]
 800536e:	681b      	ldr	r3, [r3, #0]
 8005370:	2b00      	cmp	r3, #0
 8005372:	d104      	bne.n	800537e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8005374:	4b0a      	ldr	r3, [pc, #40]	; (80053a0 <prvResetNextTaskUnblockTime+0x3c>)
 8005376:	f04f 32ff 	mov.w	r2, #4294967295
 800537a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800537c:	e008      	b.n	8005390 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800537e:	4b07      	ldr	r3, [pc, #28]	; (800539c <prvResetNextTaskUnblockTime+0x38>)
 8005380:	681b      	ldr	r3, [r3, #0]
 8005382:	68db      	ldr	r3, [r3, #12]
 8005384:	68db      	ldr	r3, [r3, #12]
 8005386:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	685b      	ldr	r3, [r3, #4]
 800538c:	4a04      	ldr	r2, [pc, #16]	; (80053a0 <prvResetNextTaskUnblockTime+0x3c>)
 800538e:	6013      	str	r3, [r2, #0]
}
 8005390:	bf00      	nop
 8005392:	370c      	adds	r7, #12
 8005394:	46bd      	mov	sp, r7
 8005396:	bc80      	pop	{r7}
 8005398:	4770      	bx	lr
 800539a:	bf00      	nop
 800539c:	20000464 	.word	0x20000464
 80053a0:	200004cc 	.word	0x200004cc

080053a4 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80053a4:	b480      	push	{r7}
 80053a6:	b083      	sub	sp, #12
 80053a8:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80053aa:	4b0b      	ldr	r3, [pc, #44]	; (80053d8 <xTaskGetSchedulerState+0x34>)
 80053ac:	681b      	ldr	r3, [r3, #0]
 80053ae:	2b00      	cmp	r3, #0
 80053b0:	d102      	bne.n	80053b8 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80053b2:	2301      	movs	r3, #1
 80053b4:	607b      	str	r3, [r7, #4]
 80053b6:	e008      	b.n	80053ca <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80053b8:	4b08      	ldr	r3, [pc, #32]	; (80053dc <xTaskGetSchedulerState+0x38>)
 80053ba:	681b      	ldr	r3, [r3, #0]
 80053bc:	2b00      	cmp	r3, #0
 80053be:	d102      	bne.n	80053c6 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80053c0:	2302      	movs	r3, #2
 80053c2:	607b      	str	r3, [r7, #4]
 80053c4:	e001      	b.n	80053ca <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80053c6:	2300      	movs	r3, #0
 80053c8:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80053ca:	687b      	ldr	r3, [r7, #4]
	}
 80053cc:	4618      	mov	r0, r3
 80053ce:	370c      	adds	r7, #12
 80053d0:	46bd      	mov	sp, r7
 80053d2:	bc80      	pop	{r7}
 80053d4:	4770      	bx	lr
 80053d6:	bf00      	nop
 80053d8:	200004b8 	.word	0x200004b8
 80053dc:	200004d4 	.word	0x200004d4

080053e0 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 80053e0:	b580      	push	{r7, lr}
 80053e2:	b084      	sub	sp, #16
 80053e4:	af00      	add	r7, sp, #0
 80053e6:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 80053ec:	2300      	movs	r3, #0
 80053ee:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	2b00      	cmp	r3, #0
 80053f4:	d05e      	beq.n	80054b4 <xTaskPriorityInherit+0xd4>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 80053f6:	68bb      	ldr	r3, [r7, #8]
 80053f8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80053fa:	4b31      	ldr	r3, [pc, #196]	; (80054c0 <xTaskPriorityInherit+0xe0>)
 80053fc:	681b      	ldr	r3, [r3, #0]
 80053fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005400:	429a      	cmp	r2, r3
 8005402:	d24e      	bcs.n	80054a2 <xTaskPriorityInherit+0xc2>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8005404:	68bb      	ldr	r3, [r7, #8]
 8005406:	699b      	ldr	r3, [r3, #24]
 8005408:	2b00      	cmp	r3, #0
 800540a:	db06      	blt.n	800541a <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800540c:	4b2c      	ldr	r3, [pc, #176]	; (80054c0 <xTaskPriorityInherit+0xe0>)
 800540e:	681b      	ldr	r3, [r3, #0]
 8005410:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005412:	f1c3 0207 	rsb	r2, r3, #7
 8005416:	68bb      	ldr	r3, [r7, #8]
 8005418:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800541a:	68bb      	ldr	r3, [r7, #8]
 800541c:	6959      	ldr	r1, [r3, #20]
 800541e:	68bb      	ldr	r3, [r7, #8]
 8005420:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005422:	4613      	mov	r3, r2
 8005424:	009b      	lsls	r3, r3, #2
 8005426:	4413      	add	r3, r2
 8005428:	009b      	lsls	r3, r3, #2
 800542a:	4a26      	ldr	r2, [pc, #152]	; (80054c4 <xTaskPriorityInherit+0xe4>)
 800542c:	4413      	add	r3, r2
 800542e:	4299      	cmp	r1, r3
 8005430:	d12f      	bne.n	8005492 <xTaskPriorityInherit+0xb2>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005432:	68bb      	ldr	r3, [r7, #8]
 8005434:	3304      	adds	r3, #4
 8005436:	4618      	mov	r0, r3
 8005438:	f7fe fc20 	bl	8003c7c <uxListRemove>
 800543c:	4603      	mov	r3, r0
 800543e:	2b00      	cmp	r3, #0
 8005440:	d10a      	bne.n	8005458 <xTaskPriorityInherit+0x78>
					{
						/* It is known that the task is in its ready list so
						there is no need to check again and the port level
						reset macro can be called directly. */
						portRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority, uxTopReadyPriority );
 8005442:	68bb      	ldr	r3, [r7, #8]
 8005444:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005446:	2201      	movs	r2, #1
 8005448:	fa02 f303 	lsl.w	r3, r2, r3
 800544c:	43da      	mvns	r2, r3
 800544e:	4b1e      	ldr	r3, [pc, #120]	; (80054c8 <xTaskPriorityInherit+0xe8>)
 8005450:	681b      	ldr	r3, [r3, #0]
 8005452:	4013      	ands	r3, r2
 8005454:	4a1c      	ldr	r2, [pc, #112]	; (80054c8 <xTaskPriorityInherit+0xe8>)
 8005456:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8005458:	4b19      	ldr	r3, [pc, #100]	; (80054c0 <xTaskPriorityInherit+0xe0>)
 800545a:	681b      	ldr	r3, [r3, #0]
 800545c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800545e:	68bb      	ldr	r3, [r7, #8]
 8005460:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8005462:	68bb      	ldr	r3, [r7, #8]
 8005464:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005466:	2201      	movs	r2, #1
 8005468:	409a      	lsls	r2, r3
 800546a:	4b17      	ldr	r3, [pc, #92]	; (80054c8 <xTaskPriorityInherit+0xe8>)
 800546c:	681b      	ldr	r3, [r3, #0]
 800546e:	4313      	orrs	r3, r2
 8005470:	4a15      	ldr	r2, [pc, #84]	; (80054c8 <xTaskPriorityInherit+0xe8>)
 8005472:	6013      	str	r3, [r2, #0]
 8005474:	68bb      	ldr	r3, [r7, #8]
 8005476:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005478:	4613      	mov	r3, r2
 800547a:	009b      	lsls	r3, r3, #2
 800547c:	4413      	add	r3, r2
 800547e:	009b      	lsls	r3, r3, #2
 8005480:	4a10      	ldr	r2, [pc, #64]	; (80054c4 <xTaskPriorityInherit+0xe4>)
 8005482:	441a      	add	r2, r3
 8005484:	68bb      	ldr	r3, [r7, #8]
 8005486:	3304      	adds	r3, #4
 8005488:	4619      	mov	r1, r3
 800548a:	4610      	mov	r0, r2
 800548c:	f7fe fb9b 	bl	8003bc6 <vListInsertEnd>
 8005490:	e004      	b.n	800549c <xTaskPriorityInherit+0xbc>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8005492:	4b0b      	ldr	r3, [pc, #44]	; (80054c0 <xTaskPriorityInherit+0xe0>)
 8005494:	681b      	ldr	r3, [r3, #0]
 8005496:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005498:	68bb      	ldr	r3, [r7, #8]
 800549a:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 800549c:	2301      	movs	r3, #1
 800549e:	60fb      	str	r3, [r7, #12]
 80054a0:	e008      	b.n	80054b4 <xTaskPriorityInherit+0xd4>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 80054a2:	68bb      	ldr	r3, [r7, #8]
 80054a4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80054a6:	4b06      	ldr	r3, [pc, #24]	; (80054c0 <xTaskPriorityInherit+0xe0>)
 80054a8:	681b      	ldr	r3, [r3, #0]
 80054aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80054ac:	429a      	cmp	r2, r3
 80054ae:	d201      	bcs.n	80054b4 <xTaskPriorityInherit+0xd4>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 80054b0:	2301      	movs	r3, #1
 80054b2:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80054b4:	68fb      	ldr	r3, [r7, #12]
	}
 80054b6:	4618      	mov	r0, r3
 80054b8:	3710      	adds	r7, #16
 80054ba:	46bd      	mov	sp, r7
 80054bc:	bd80      	pop	{r7, pc}
 80054be:	bf00      	nop
 80054c0:	200003ac 	.word	0x200003ac
 80054c4:	200003b0 	.word	0x200003b0
 80054c8:	200004b4 	.word	0x200004b4

080054cc <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80054cc:	b580      	push	{r7, lr}
 80054ce:	b086      	sub	sp, #24
 80054d0:	af00      	add	r7, sp, #0
 80054d2:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 80054d8:	2300      	movs	r3, #0
 80054da:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	2b00      	cmp	r3, #0
 80054e0:	d06e      	beq.n	80055c0 <xTaskPriorityDisinherit+0xf4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80054e2:	4b3a      	ldr	r3, [pc, #232]	; (80055cc <xTaskPriorityDisinherit+0x100>)
 80054e4:	681b      	ldr	r3, [r3, #0]
 80054e6:	693a      	ldr	r2, [r7, #16]
 80054e8:	429a      	cmp	r2, r3
 80054ea:	d00a      	beq.n	8005502 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 80054ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 80054f0:	f383 8811 	msr	BASEPRI, r3
 80054f4:	f3bf 8f6f 	isb	sy
 80054f8:	f3bf 8f4f 	dsb	sy
 80054fc:	60fb      	str	r3, [r7, #12]
}
 80054fe:	bf00      	nop
 8005500:	e7fe      	b.n	8005500 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8005502:	693b      	ldr	r3, [r7, #16]
 8005504:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005506:	2b00      	cmp	r3, #0
 8005508:	d10a      	bne.n	8005520 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 800550a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800550e:	f383 8811 	msr	BASEPRI, r3
 8005512:	f3bf 8f6f 	isb	sy
 8005516:	f3bf 8f4f 	dsb	sy
 800551a:	60bb      	str	r3, [r7, #8]
}
 800551c:	bf00      	nop
 800551e:	e7fe      	b.n	800551e <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 8005520:	693b      	ldr	r3, [r7, #16]
 8005522:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005524:	1e5a      	subs	r2, r3, #1
 8005526:	693b      	ldr	r3, [r7, #16]
 8005528:	649a      	str	r2, [r3, #72]	; 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800552a:	693b      	ldr	r3, [r7, #16]
 800552c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800552e:	693b      	ldr	r3, [r7, #16]
 8005530:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005532:	429a      	cmp	r2, r3
 8005534:	d044      	beq.n	80055c0 <xTaskPriorityDisinherit+0xf4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8005536:	693b      	ldr	r3, [r7, #16]
 8005538:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800553a:	2b00      	cmp	r3, #0
 800553c:	d140      	bne.n	80055c0 <xTaskPriorityDisinherit+0xf4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800553e:	693b      	ldr	r3, [r7, #16]
 8005540:	3304      	adds	r3, #4
 8005542:	4618      	mov	r0, r3
 8005544:	f7fe fb9a 	bl	8003c7c <uxListRemove>
 8005548:	4603      	mov	r3, r0
 800554a:	2b00      	cmp	r3, #0
 800554c:	d115      	bne.n	800557a <xTaskPriorityDisinherit+0xae>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800554e:	693b      	ldr	r3, [r7, #16]
 8005550:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005552:	491f      	ldr	r1, [pc, #124]	; (80055d0 <xTaskPriorityDisinherit+0x104>)
 8005554:	4613      	mov	r3, r2
 8005556:	009b      	lsls	r3, r3, #2
 8005558:	4413      	add	r3, r2
 800555a:	009b      	lsls	r3, r3, #2
 800555c:	440b      	add	r3, r1
 800555e:	681b      	ldr	r3, [r3, #0]
 8005560:	2b00      	cmp	r3, #0
 8005562:	d10a      	bne.n	800557a <xTaskPriorityDisinherit+0xae>
 8005564:	693b      	ldr	r3, [r7, #16]
 8005566:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005568:	2201      	movs	r2, #1
 800556a:	fa02 f303 	lsl.w	r3, r2, r3
 800556e:	43da      	mvns	r2, r3
 8005570:	4b18      	ldr	r3, [pc, #96]	; (80055d4 <xTaskPriorityDisinherit+0x108>)
 8005572:	681b      	ldr	r3, [r3, #0]
 8005574:	4013      	ands	r3, r2
 8005576:	4a17      	ldr	r2, [pc, #92]	; (80055d4 <xTaskPriorityDisinherit+0x108>)
 8005578:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800557a:	693b      	ldr	r3, [r7, #16]
 800557c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800557e:	693b      	ldr	r3, [r7, #16]
 8005580:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005582:	693b      	ldr	r3, [r7, #16]
 8005584:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005586:	f1c3 0207 	rsb	r2, r3, #7
 800558a:	693b      	ldr	r3, [r7, #16]
 800558c:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800558e:	693b      	ldr	r3, [r7, #16]
 8005590:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005592:	2201      	movs	r2, #1
 8005594:	409a      	lsls	r2, r3
 8005596:	4b0f      	ldr	r3, [pc, #60]	; (80055d4 <xTaskPriorityDisinherit+0x108>)
 8005598:	681b      	ldr	r3, [r3, #0]
 800559a:	4313      	orrs	r3, r2
 800559c:	4a0d      	ldr	r2, [pc, #52]	; (80055d4 <xTaskPriorityDisinherit+0x108>)
 800559e:	6013      	str	r3, [r2, #0]
 80055a0:	693b      	ldr	r3, [r7, #16]
 80055a2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80055a4:	4613      	mov	r3, r2
 80055a6:	009b      	lsls	r3, r3, #2
 80055a8:	4413      	add	r3, r2
 80055aa:	009b      	lsls	r3, r3, #2
 80055ac:	4a08      	ldr	r2, [pc, #32]	; (80055d0 <xTaskPriorityDisinherit+0x104>)
 80055ae:	441a      	add	r2, r3
 80055b0:	693b      	ldr	r3, [r7, #16]
 80055b2:	3304      	adds	r3, #4
 80055b4:	4619      	mov	r1, r3
 80055b6:	4610      	mov	r0, r2
 80055b8:	f7fe fb05 	bl	8003bc6 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80055bc:	2301      	movs	r3, #1
 80055be:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80055c0:	697b      	ldr	r3, [r7, #20]
	}
 80055c2:	4618      	mov	r0, r3
 80055c4:	3718      	adds	r7, #24
 80055c6:	46bd      	mov	sp, r7
 80055c8:	bd80      	pop	{r7, pc}
 80055ca:	bf00      	nop
 80055cc:	200003ac 	.word	0x200003ac
 80055d0:	200003b0 	.word	0x200003b0
 80055d4:	200004b4 	.word	0x200004b4

080055d8 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 80055d8:	b580      	push	{r7, lr}
 80055da:	b088      	sub	sp, #32
 80055dc:	af00      	add	r7, sp, #0
 80055de:	6078      	str	r0, [r7, #4]
 80055e0:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 80055e6:	2301      	movs	r3, #1
 80055e8:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	2b00      	cmp	r3, #0
 80055ee:	d077      	beq.n	80056e0 <vTaskPriorityDisinheritAfterTimeout+0x108>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 80055f0:	69bb      	ldr	r3, [r7, #24]
 80055f2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80055f4:	2b00      	cmp	r3, #0
 80055f6:	d10a      	bne.n	800560e <vTaskPriorityDisinheritAfterTimeout+0x36>
	__asm volatile
 80055f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80055fc:	f383 8811 	msr	BASEPRI, r3
 8005600:	f3bf 8f6f 	isb	sy
 8005604:	f3bf 8f4f 	dsb	sy
 8005608:	60fb      	str	r3, [r7, #12]
}
 800560a:	bf00      	nop
 800560c:	e7fe      	b.n	800560c <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800560e:	69bb      	ldr	r3, [r7, #24]
 8005610:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005612:	683a      	ldr	r2, [r7, #0]
 8005614:	429a      	cmp	r2, r3
 8005616:	d902      	bls.n	800561e <vTaskPriorityDisinheritAfterTimeout+0x46>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8005618:	683b      	ldr	r3, [r7, #0]
 800561a:	61fb      	str	r3, [r7, #28]
 800561c:	e002      	b.n	8005624 <vTaskPriorityDisinheritAfterTimeout+0x4c>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800561e:	69bb      	ldr	r3, [r7, #24]
 8005620:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005622:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8005624:	69bb      	ldr	r3, [r7, #24]
 8005626:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005628:	69fa      	ldr	r2, [r7, #28]
 800562a:	429a      	cmp	r2, r3
 800562c:	d058      	beq.n	80056e0 <vTaskPriorityDisinheritAfterTimeout+0x108>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800562e:	69bb      	ldr	r3, [r7, #24]
 8005630:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005632:	697a      	ldr	r2, [r7, #20]
 8005634:	429a      	cmp	r2, r3
 8005636:	d153      	bne.n	80056e0 <vTaskPriorityDisinheritAfterTimeout+0x108>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8005638:	4b2b      	ldr	r3, [pc, #172]	; (80056e8 <vTaskPriorityDisinheritAfterTimeout+0x110>)
 800563a:	681b      	ldr	r3, [r3, #0]
 800563c:	69ba      	ldr	r2, [r7, #24]
 800563e:	429a      	cmp	r2, r3
 8005640:	d10a      	bne.n	8005658 <vTaskPriorityDisinheritAfterTimeout+0x80>
	__asm volatile
 8005642:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005646:	f383 8811 	msr	BASEPRI, r3
 800564a:	f3bf 8f6f 	isb	sy
 800564e:	f3bf 8f4f 	dsb	sy
 8005652:	60bb      	str	r3, [r7, #8]
}
 8005654:	bf00      	nop
 8005656:	e7fe      	b.n	8005656 <vTaskPriorityDisinheritAfterTimeout+0x7e>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8005658:	69bb      	ldr	r3, [r7, #24]
 800565a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800565c:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 800565e:	69bb      	ldr	r3, [r7, #24]
 8005660:	69fa      	ldr	r2, [r7, #28]
 8005662:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8005664:	69bb      	ldr	r3, [r7, #24]
 8005666:	699b      	ldr	r3, [r3, #24]
 8005668:	2b00      	cmp	r3, #0
 800566a:	db04      	blt.n	8005676 <vTaskPriorityDisinheritAfterTimeout+0x9e>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800566c:	69fb      	ldr	r3, [r7, #28]
 800566e:	f1c3 0207 	rsb	r2, r3, #7
 8005672:	69bb      	ldr	r3, [r7, #24]
 8005674:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8005676:	69bb      	ldr	r3, [r7, #24]
 8005678:	6959      	ldr	r1, [r3, #20]
 800567a:	693a      	ldr	r2, [r7, #16]
 800567c:	4613      	mov	r3, r2
 800567e:	009b      	lsls	r3, r3, #2
 8005680:	4413      	add	r3, r2
 8005682:	009b      	lsls	r3, r3, #2
 8005684:	4a19      	ldr	r2, [pc, #100]	; (80056ec <vTaskPriorityDisinheritAfterTimeout+0x114>)
 8005686:	4413      	add	r3, r2
 8005688:	4299      	cmp	r1, r3
 800568a:	d129      	bne.n	80056e0 <vTaskPriorityDisinheritAfterTimeout+0x108>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800568c:	69bb      	ldr	r3, [r7, #24]
 800568e:	3304      	adds	r3, #4
 8005690:	4618      	mov	r0, r3
 8005692:	f7fe faf3 	bl	8003c7c <uxListRemove>
 8005696:	4603      	mov	r3, r0
 8005698:	2b00      	cmp	r3, #0
 800569a:	d10a      	bne.n	80056b2 <vTaskPriorityDisinheritAfterTimeout+0xda>
						{
							/* It is known that the task is in its ready list so
							there is no need to check again and the port level
							reset macro can be called directly. */
							portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 800569c:	69bb      	ldr	r3, [r7, #24]
 800569e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80056a0:	2201      	movs	r2, #1
 80056a2:	fa02 f303 	lsl.w	r3, r2, r3
 80056a6:	43da      	mvns	r2, r3
 80056a8:	4b11      	ldr	r3, [pc, #68]	; (80056f0 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 80056aa:	681b      	ldr	r3, [r3, #0]
 80056ac:	4013      	ands	r3, r2
 80056ae:	4a10      	ldr	r2, [pc, #64]	; (80056f0 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 80056b0:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 80056b2:	69bb      	ldr	r3, [r7, #24]
 80056b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80056b6:	2201      	movs	r2, #1
 80056b8:	409a      	lsls	r2, r3
 80056ba:	4b0d      	ldr	r3, [pc, #52]	; (80056f0 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 80056bc:	681b      	ldr	r3, [r3, #0]
 80056be:	4313      	orrs	r3, r2
 80056c0:	4a0b      	ldr	r2, [pc, #44]	; (80056f0 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 80056c2:	6013      	str	r3, [r2, #0]
 80056c4:	69bb      	ldr	r3, [r7, #24]
 80056c6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80056c8:	4613      	mov	r3, r2
 80056ca:	009b      	lsls	r3, r3, #2
 80056cc:	4413      	add	r3, r2
 80056ce:	009b      	lsls	r3, r3, #2
 80056d0:	4a06      	ldr	r2, [pc, #24]	; (80056ec <vTaskPriorityDisinheritAfterTimeout+0x114>)
 80056d2:	441a      	add	r2, r3
 80056d4:	69bb      	ldr	r3, [r7, #24]
 80056d6:	3304      	adds	r3, #4
 80056d8:	4619      	mov	r1, r3
 80056da:	4610      	mov	r0, r2
 80056dc:	f7fe fa73 	bl	8003bc6 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80056e0:	bf00      	nop
 80056e2:	3720      	adds	r7, #32
 80056e4:	46bd      	mov	sp, r7
 80056e6:	bd80      	pop	{r7, pc}
 80056e8:	200003ac 	.word	0x200003ac
 80056ec:	200003b0 	.word	0x200003b0
 80056f0:	200004b4 	.word	0x200004b4

080056f4 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 80056f4:	b480      	push	{r7}
 80056f6:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 80056f8:	4b07      	ldr	r3, [pc, #28]	; (8005718 <pvTaskIncrementMutexHeldCount+0x24>)
 80056fa:	681b      	ldr	r3, [r3, #0]
 80056fc:	2b00      	cmp	r3, #0
 80056fe:	d004      	beq.n	800570a <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8005700:	4b05      	ldr	r3, [pc, #20]	; (8005718 <pvTaskIncrementMutexHeldCount+0x24>)
 8005702:	681b      	ldr	r3, [r3, #0]
 8005704:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8005706:	3201      	adds	r2, #1
 8005708:	649a      	str	r2, [r3, #72]	; 0x48
		}

		return pxCurrentTCB;
 800570a:	4b03      	ldr	r3, [pc, #12]	; (8005718 <pvTaskIncrementMutexHeldCount+0x24>)
 800570c:	681b      	ldr	r3, [r3, #0]
	}
 800570e:	4618      	mov	r0, r3
 8005710:	46bd      	mov	sp, r7
 8005712:	bc80      	pop	{r7}
 8005714:	4770      	bx	lr
 8005716:	bf00      	nop
 8005718:	200003ac 	.word	0x200003ac

0800571c <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800571c:	b580      	push	{r7, lr}
 800571e:	b084      	sub	sp, #16
 8005720:	af00      	add	r7, sp, #0
 8005722:	6078      	str	r0, [r7, #4]
 8005724:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8005726:	4b29      	ldr	r3, [pc, #164]	; (80057cc <prvAddCurrentTaskToDelayedList+0xb0>)
 8005728:	681b      	ldr	r3, [r3, #0]
 800572a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800572c:	4b28      	ldr	r3, [pc, #160]	; (80057d0 <prvAddCurrentTaskToDelayedList+0xb4>)
 800572e:	681b      	ldr	r3, [r3, #0]
 8005730:	3304      	adds	r3, #4
 8005732:	4618      	mov	r0, r3
 8005734:	f7fe faa2 	bl	8003c7c <uxListRemove>
 8005738:	4603      	mov	r3, r0
 800573a:	2b00      	cmp	r3, #0
 800573c:	d10b      	bne.n	8005756 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 800573e:	4b24      	ldr	r3, [pc, #144]	; (80057d0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8005740:	681b      	ldr	r3, [r3, #0]
 8005742:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005744:	2201      	movs	r2, #1
 8005746:	fa02 f303 	lsl.w	r3, r2, r3
 800574a:	43da      	mvns	r2, r3
 800574c:	4b21      	ldr	r3, [pc, #132]	; (80057d4 <prvAddCurrentTaskToDelayedList+0xb8>)
 800574e:	681b      	ldr	r3, [r3, #0]
 8005750:	4013      	ands	r3, r2
 8005752:	4a20      	ldr	r2, [pc, #128]	; (80057d4 <prvAddCurrentTaskToDelayedList+0xb8>)
 8005754:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	f1b3 3fff 	cmp.w	r3, #4294967295
 800575c:	d10a      	bne.n	8005774 <prvAddCurrentTaskToDelayedList+0x58>
 800575e:	683b      	ldr	r3, [r7, #0]
 8005760:	2b00      	cmp	r3, #0
 8005762:	d007      	beq.n	8005774 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005764:	4b1a      	ldr	r3, [pc, #104]	; (80057d0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8005766:	681b      	ldr	r3, [r3, #0]
 8005768:	3304      	adds	r3, #4
 800576a:	4619      	mov	r1, r3
 800576c:	481a      	ldr	r0, [pc, #104]	; (80057d8 <prvAddCurrentTaskToDelayedList+0xbc>)
 800576e:	f7fe fa2a 	bl	8003bc6 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8005772:	e026      	b.n	80057c2 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8005774:	68fa      	ldr	r2, [r7, #12]
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	4413      	add	r3, r2
 800577a:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800577c:	4b14      	ldr	r3, [pc, #80]	; (80057d0 <prvAddCurrentTaskToDelayedList+0xb4>)
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	68ba      	ldr	r2, [r7, #8]
 8005782:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8005784:	68ba      	ldr	r2, [r7, #8]
 8005786:	68fb      	ldr	r3, [r7, #12]
 8005788:	429a      	cmp	r2, r3
 800578a:	d209      	bcs.n	80057a0 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800578c:	4b13      	ldr	r3, [pc, #76]	; (80057dc <prvAddCurrentTaskToDelayedList+0xc0>)
 800578e:	681a      	ldr	r2, [r3, #0]
 8005790:	4b0f      	ldr	r3, [pc, #60]	; (80057d0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8005792:	681b      	ldr	r3, [r3, #0]
 8005794:	3304      	adds	r3, #4
 8005796:	4619      	mov	r1, r3
 8005798:	4610      	mov	r0, r2
 800579a:	f7fe fa37 	bl	8003c0c <vListInsert>
}
 800579e:	e010      	b.n	80057c2 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80057a0:	4b0f      	ldr	r3, [pc, #60]	; (80057e0 <prvAddCurrentTaskToDelayedList+0xc4>)
 80057a2:	681a      	ldr	r2, [r3, #0]
 80057a4:	4b0a      	ldr	r3, [pc, #40]	; (80057d0 <prvAddCurrentTaskToDelayedList+0xb4>)
 80057a6:	681b      	ldr	r3, [r3, #0]
 80057a8:	3304      	adds	r3, #4
 80057aa:	4619      	mov	r1, r3
 80057ac:	4610      	mov	r0, r2
 80057ae:	f7fe fa2d 	bl	8003c0c <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80057b2:	4b0c      	ldr	r3, [pc, #48]	; (80057e4 <prvAddCurrentTaskToDelayedList+0xc8>)
 80057b4:	681b      	ldr	r3, [r3, #0]
 80057b6:	68ba      	ldr	r2, [r7, #8]
 80057b8:	429a      	cmp	r2, r3
 80057ba:	d202      	bcs.n	80057c2 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 80057bc:	4a09      	ldr	r2, [pc, #36]	; (80057e4 <prvAddCurrentTaskToDelayedList+0xc8>)
 80057be:	68bb      	ldr	r3, [r7, #8]
 80057c0:	6013      	str	r3, [r2, #0]
}
 80057c2:	bf00      	nop
 80057c4:	3710      	adds	r7, #16
 80057c6:	46bd      	mov	sp, r7
 80057c8:	bd80      	pop	{r7, pc}
 80057ca:	bf00      	nop
 80057cc:	200004b0 	.word	0x200004b0
 80057d0:	200003ac 	.word	0x200003ac
 80057d4:	200004b4 	.word	0x200004b4
 80057d8:	20000498 	.word	0x20000498
 80057dc:	20000468 	.word	0x20000468
 80057e0:	20000464 	.word	0x20000464
 80057e4:	200004cc 	.word	0x200004cc

080057e8 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80057e8:	b480      	push	{r7}
 80057ea:	b085      	sub	sp, #20
 80057ec:	af00      	add	r7, sp, #0
 80057ee:	60f8      	str	r0, [r7, #12]
 80057f0:	60b9      	str	r1, [r7, #8]
 80057f2:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 80057f4:	68fb      	ldr	r3, [r7, #12]
 80057f6:	3b04      	subs	r3, #4
 80057f8:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80057fa:	68fb      	ldr	r3, [r7, #12]
 80057fc:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8005800:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8005802:	68fb      	ldr	r3, [r7, #12]
 8005804:	3b04      	subs	r3, #4
 8005806:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8005808:	68bb      	ldr	r3, [r7, #8]
 800580a:	f023 0201 	bic.w	r2, r3, #1
 800580e:	68fb      	ldr	r3, [r7, #12]
 8005810:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8005812:	68fb      	ldr	r3, [r7, #12]
 8005814:	3b04      	subs	r3, #4
 8005816:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8005818:	4a08      	ldr	r2, [pc, #32]	; (800583c <pxPortInitialiseStack+0x54>)
 800581a:	68fb      	ldr	r3, [r7, #12]
 800581c:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800581e:	68fb      	ldr	r3, [r7, #12]
 8005820:	3b14      	subs	r3, #20
 8005822:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8005824:	687a      	ldr	r2, [r7, #4]
 8005826:	68fb      	ldr	r3, [r7, #12]
 8005828:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800582a:	68fb      	ldr	r3, [r7, #12]
 800582c:	3b20      	subs	r3, #32
 800582e:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8005830:	68fb      	ldr	r3, [r7, #12]
}
 8005832:	4618      	mov	r0, r3
 8005834:	3714      	adds	r7, #20
 8005836:	46bd      	mov	sp, r7
 8005838:	bc80      	pop	{r7}
 800583a:	4770      	bx	lr
 800583c:	08005841 	.word	0x08005841

08005840 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8005840:	b480      	push	{r7}
 8005842:	b085      	sub	sp, #20
 8005844:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 8005846:	2300      	movs	r3, #0
 8005848:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800584a:	4b12      	ldr	r3, [pc, #72]	; (8005894 <prvTaskExitError+0x54>)
 800584c:	681b      	ldr	r3, [r3, #0]
 800584e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005852:	d00a      	beq.n	800586a <prvTaskExitError+0x2a>
	__asm volatile
 8005854:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005858:	f383 8811 	msr	BASEPRI, r3
 800585c:	f3bf 8f6f 	isb	sy
 8005860:	f3bf 8f4f 	dsb	sy
 8005864:	60fb      	str	r3, [r7, #12]
}
 8005866:	bf00      	nop
 8005868:	e7fe      	b.n	8005868 <prvTaskExitError+0x28>
	__asm volatile
 800586a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800586e:	f383 8811 	msr	BASEPRI, r3
 8005872:	f3bf 8f6f 	isb	sy
 8005876:	f3bf 8f4f 	dsb	sy
 800587a:	60bb      	str	r3, [r7, #8]
}
 800587c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800587e:	bf00      	nop
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	2b00      	cmp	r3, #0
 8005884:	d0fc      	beq.n	8005880 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8005886:	bf00      	nop
 8005888:	bf00      	nop
 800588a:	3714      	adds	r7, #20
 800588c:	46bd      	mov	sp, r7
 800588e:	bc80      	pop	{r7}
 8005890:	4770      	bx	lr
 8005892:	bf00      	nop
 8005894:	20000014 	.word	0x20000014
	...

080058a0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80058a0:	4b07      	ldr	r3, [pc, #28]	; (80058c0 <pxCurrentTCBConst2>)
 80058a2:	6819      	ldr	r1, [r3, #0]
 80058a4:	6808      	ldr	r0, [r1, #0]
 80058a6:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 80058aa:	f380 8809 	msr	PSP, r0
 80058ae:	f3bf 8f6f 	isb	sy
 80058b2:	f04f 0000 	mov.w	r0, #0
 80058b6:	f380 8811 	msr	BASEPRI, r0
 80058ba:	f04e 0e0d 	orr.w	lr, lr, #13
 80058be:	4770      	bx	lr

080058c0 <pxCurrentTCBConst2>:
 80058c0:	200003ac 	.word	0x200003ac
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80058c4:	bf00      	nop
 80058c6:	bf00      	nop

080058c8 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 80058c8:	4806      	ldr	r0, [pc, #24]	; (80058e4 <prvPortStartFirstTask+0x1c>)
 80058ca:	6800      	ldr	r0, [r0, #0]
 80058cc:	6800      	ldr	r0, [r0, #0]
 80058ce:	f380 8808 	msr	MSP, r0
 80058d2:	b662      	cpsie	i
 80058d4:	b661      	cpsie	f
 80058d6:	f3bf 8f4f 	dsb	sy
 80058da:	f3bf 8f6f 	isb	sy
 80058de:	df00      	svc	0
 80058e0:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80058e2:	bf00      	nop
 80058e4:	e000ed08 	.word	0xe000ed08

080058e8 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80058e8:	b580      	push	{r7, lr}
 80058ea:	b084      	sub	sp, #16
 80058ec:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80058ee:	4b32      	ldr	r3, [pc, #200]	; (80059b8 <xPortStartScheduler+0xd0>)
 80058f0:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80058f2:	68fb      	ldr	r3, [r7, #12]
 80058f4:	781b      	ldrb	r3, [r3, #0]
 80058f6:	b2db      	uxtb	r3, r3
 80058f8:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80058fa:	68fb      	ldr	r3, [r7, #12]
 80058fc:	22ff      	movs	r2, #255	; 0xff
 80058fe:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8005900:	68fb      	ldr	r3, [r7, #12]
 8005902:	781b      	ldrb	r3, [r3, #0]
 8005904:	b2db      	uxtb	r3, r3
 8005906:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8005908:	78fb      	ldrb	r3, [r7, #3]
 800590a:	b2db      	uxtb	r3, r3
 800590c:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8005910:	b2da      	uxtb	r2, r3
 8005912:	4b2a      	ldr	r3, [pc, #168]	; (80059bc <xPortStartScheduler+0xd4>)
 8005914:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8005916:	4b2a      	ldr	r3, [pc, #168]	; (80059c0 <xPortStartScheduler+0xd8>)
 8005918:	2207      	movs	r2, #7
 800591a:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800591c:	e009      	b.n	8005932 <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 800591e:	4b28      	ldr	r3, [pc, #160]	; (80059c0 <xPortStartScheduler+0xd8>)
 8005920:	681b      	ldr	r3, [r3, #0]
 8005922:	3b01      	subs	r3, #1
 8005924:	4a26      	ldr	r2, [pc, #152]	; (80059c0 <xPortStartScheduler+0xd8>)
 8005926:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8005928:	78fb      	ldrb	r3, [r7, #3]
 800592a:	b2db      	uxtb	r3, r3
 800592c:	005b      	lsls	r3, r3, #1
 800592e:	b2db      	uxtb	r3, r3
 8005930:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8005932:	78fb      	ldrb	r3, [r7, #3]
 8005934:	b2db      	uxtb	r3, r3
 8005936:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800593a:	2b80      	cmp	r3, #128	; 0x80
 800593c:	d0ef      	beq.n	800591e <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800593e:	4b20      	ldr	r3, [pc, #128]	; (80059c0 <xPortStartScheduler+0xd8>)
 8005940:	681b      	ldr	r3, [r3, #0]
 8005942:	f1c3 0307 	rsb	r3, r3, #7
 8005946:	2b04      	cmp	r3, #4
 8005948:	d00a      	beq.n	8005960 <xPortStartScheduler+0x78>
	__asm volatile
 800594a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800594e:	f383 8811 	msr	BASEPRI, r3
 8005952:	f3bf 8f6f 	isb	sy
 8005956:	f3bf 8f4f 	dsb	sy
 800595a:	60bb      	str	r3, [r7, #8]
}
 800595c:	bf00      	nop
 800595e:	e7fe      	b.n	800595e <xPortStartScheduler+0x76>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8005960:	4b17      	ldr	r3, [pc, #92]	; (80059c0 <xPortStartScheduler+0xd8>)
 8005962:	681b      	ldr	r3, [r3, #0]
 8005964:	021b      	lsls	r3, r3, #8
 8005966:	4a16      	ldr	r2, [pc, #88]	; (80059c0 <xPortStartScheduler+0xd8>)
 8005968:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800596a:	4b15      	ldr	r3, [pc, #84]	; (80059c0 <xPortStartScheduler+0xd8>)
 800596c:	681b      	ldr	r3, [r3, #0]
 800596e:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8005972:	4a13      	ldr	r2, [pc, #76]	; (80059c0 <xPortStartScheduler+0xd8>)
 8005974:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	b2da      	uxtb	r2, r3
 800597a:	68fb      	ldr	r3, [r7, #12]
 800597c:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800597e:	4b11      	ldr	r3, [pc, #68]	; (80059c4 <xPortStartScheduler+0xdc>)
 8005980:	681b      	ldr	r3, [r3, #0]
 8005982:	4a10      	ldr	r2, [pc, #64]	; (80059c4 <xPortStartScheduler+0xdc>)
 8005984:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8005988:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800598a:	4b0e      	ldr	r3, [pc, #56]	; (80059c4 <xPortStartScheduler+0xdc>)
 800598c:	681b      	ldr	r3, [r3, #0]
 800598e:	4a0d      	ldr	r2, [pc, #52]	; (80059c4 <xPortStartScheduler+0xdc>)
 8005990:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8005994:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8005996:	f000 f8b9 	bl	8005b0c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800599a:	4b0b      	ldr	r3, [pc, #44]	; (80059c8 <xPortStartScheduler+0xe0>)
 800599c:	2200      	movs	r2, #0
 800599e:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80059a0:	f7ff ff92 	bl	80058c8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80059a4:	f7ff fab8 	bl	8004f18 <vTaskSwitchContext>
	prvTaskExitError();
 80059a8:	f7ff ff4a 	bl	8005840 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80059ac:	2300      	movs	r3, #0
}
 80059ae:	4618      	mov	r0, r3
 80059b0:	3710      	adds	r7, #16
 80059b2:	46bd      	mov	sp, r7
 80059b4:	bd80      	pop	{r7, pc}
 80059b6:	bf00      	nop
 80059b8:	e000e400 	.word	0xe000e400
 80059bc:	200004d8 	.word	0x200004d8
 80059c0:	200004dc 	.word	0x200004dc
 80059c4:	e000ed20 	.word	0xe000ed20
 80059c8:	20000014 	.word	0x20000014

080059cc <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80059cc:	b480      	push	{r7}
 80059ce:	b083      	sub	sp, #12
 80059d0:	af00      	add	r7, sp, #0
	__asm volatile
 80059d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80059d6:	f383 8811 	msr	BASEPRI, r3
 80059da:	f3bf 8f6f 	isb	sy
 80059de:	f3bf 8f4f 	dsb	sy
 80059e2:	607b      	str	r3, [r7, #4]
}
 80059e4:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80059e6:	4b0f      	ldr	r3, [pc, #60]	; (8005a24 <vPortEnterCritical+0x58>)
 80059e8:	681b      	ldr	r3, [r3, #0]
 80059ea:	3301      	adds	r3, #1
 80059ec:	4a0d      	ldr	r2, [pc, #52]	; (8005a24 <vPortEnterCritical+0x58>)
 80059ee:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80059f0:	4b0c      	ldr	r3, [pc, #48]	; (8005a24 <vPortEnterCritical+0x58>)
 80059f2:	681b      	ldr	r3, [r3, #0]
 80059f4:	2b01      	cmp	r3, #1
 80059f6:	d10f      	bne.n	8005a18 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80059f8:	4b0b      	ldr	r3, [pc, #44]	; (8005a28 <vPortEnterCritical+0x5c>)
 80059fa:	681b      	ldr	r3, [r3, #0]
 80059fc:	b2db      	uxtb	r3, r3
 80059fe:	2b00      	cmp	r3, #0
 8005a00:	d00a      	beq.n	8005a18 <vPortEnterCritical+0x4c>
	__asm volatile
 8005a02:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005a06:	f383 8811 	msr	BASEPRI, r3
 8005a0a:	f3bf 8f6f 	isb	sy
 8005a0e:	f3bf 8f4f 	dsb	sy
 8005a12:	603b      	str	r3, [r7, #0]
}
 8005a14:	bf00      	nop
 8005a16:	e7fe      	b.n	8005a16 <vPortEnterCritical+0x4a>
	}
}
 8005a18:	bf00      	nop
 8005a1a:	370c      	adds	r7, #12
 8005a1c:	46bd      	mov	sp, r7
 8005a1e:	bc80      	pop	{r7}
 8005a20:	4770      	bx	lr
 8005a22:	bf00      	nop
 8005a24:	20000014 	.word	0x20000014
 8005a28:	e000ed04 	.word	0xe000ed04

08005a2c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8005a2c:	b480      	push	{r7}
 8005a2e:	b083      	sub	sp, #12
 8005a30:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8005a32:	4b11      	ldr	r3, [pc, #68]	; (8005a78 <vPortExitCritical+0x4c>)
 8005a34:	681b      	ldr	r3, [r3, #0]
 8005a36:	2b00      	cmp	r3, #0
 8005a38:	d10a      	bne.n	8005a50 <vPortExitCritical+0x24>
	__asm volatile
 8005a3a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005a3e:	f383 8811 	msr	BASEPRI, r3
 8005a42:	f3bf 8f6f 	isb	sy
 8005a46:	f3bf 8f4f 	dsb	sy
 8005a4a:	607b      	str	r3, [r7, #4]
}
 8005a4c:	bf00      	nop
 8005a4e:	e7fe      	b.n	8005a4e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8005a50:	4b09      	ldr	r3, [pc, #36]	; (8005a78 <vPortExitCritical+0x4c>)
 8005a52:	681b      	ldr	r3, [r3, #0]
 8005a54:	3b01      	subs	r3, #1
 8005a56:	4a08      	ldr	r2, [pc, #32]	; (8005a78 <vPortExitCritical+0x4c>)
 8005a58:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8005a5a:	4b07      	ldr	r3, [pc, #28]	; (8005a78 <vPortExitCritical+0x4c>)
 8005a5c:	681b      	ldr	r3, [r3, #0]
 8005a5e:	2b00      	cmp	r3, #0
 8005a60:	d105      	bne.n	8005a6e <vPortExitCritical+0x42>
 8005a62:	2300      	movs	r3, #0
 8005a64:	603b      	str	r3, [r7, #0]
	__asm volatile
 8005a66:	683b      	ldr	r3, [r7, #0]
 8005a68:	f383 8811 	msr	BASEPRI, r3
}
 8005a6c:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8005a6e:	bf00      	nop
 8005a70:	370c      	adds	r7, #12
 8005a72:	46bd      	mov	sp, r7
 8005a74:	bc80      	pop	{r7}
 8005a76:	4770      	bx	lr
 8005a78:	20000014 	.word	0x20000014
 8005a7c:	00000000 	.word	0x00000000

08005a80 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8005a80:	f3ef 8009 	mrs	r0, PSP
 8005a84:	f3bf 8f6f 	isb	sy
 8005a88:	4b0d      	ldr	r3, [pc, #52]	; (8005ac0 <pxCurrentTCBConst>)
 8005a8a:	681a      	ldr	r2, [r3, #0]
 8005a8c:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8005a90:	6010      	str	r0, [r2, #0]
 8005a92:	e92d 4008 	stmdb	sp!, {r3, lr}
 8005a96:	f04f 0050 	mov.w	r0, #80	; 0x50
 8005a9a:	f380 8811 	msr	BASEPRI, r0
 8005a9e:	f7ff fa3b 	bl	8004f18 <vTaskSwitchContext>
 8005aa2:	f04f 0000 	mov.w	r0, #0
 8005aa6:	f380 8811 	msr	BASEPRI, r0
 8005aaa:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8005aae:	6819      	ldr	r1, [r3, #0]
 8005ab0:	6808      	ldr	r0, [r1, #0]
 8005ab2:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8005ab6:	f380 8809 	msr	PSP, r0
 8005aba:	f3bf 8f6f 	isb	sy
 8005abe:	4770      	bx	lr

08005ac0 <pxCurrentTCBConst>:
 8005ac0:	200003ac 	.word	0x200003ac
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8005ac4:	bf00      	nop
 8005ac6:	bf00      	nop

08005ac8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8005ac8:	b580      	push	{r7, lr}
 8005aca:	b082      	sub	sp, #8
 8005acc:	af00      	add	r7, sp, #0
	__asm volatile
 8005ace:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005ad2:	f383 8811 	msr	BASEPRI, r3
 8005ad6:	f3bf 8f6f 	isb	sy
 8005ada:	f3bf 8f4f 	dsb	sy
 8005ade:	607b      	str	r3, [r7, #4]
}
 8005ae0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8005ae2:	f7ff f961 	bl	8004da8 <xTaskIncrementTick>
 8005ae6:	4603      	mov	r3, r0
 8005ae8:	2b00      	cmp	r3, #0
 8005aea:	d003      	beq.n	8005af4 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8005aec:	4b06      	ldr	r3, [pc, #24]	; (8005b08 <SysTick_Handler+0x40>)
 8005aee:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005af2:	601a      	str	r2, [r3, #0]
 8005af4:	2300      	movs	r3, #0
 8005af6:	603b      	str	r3, [r7, #0]
	__asm volatile
 8005af8:	683b      	ldr	r3, [r7, #0]
 8005afa:	f383 8811 	msr	BASEPRI, r3
}
 8005afe:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8005b00:	bf00      	nop
 8005b02:	3708      	adds	r7, #8
 8005b04:	46bd      	mov	sp, r7
 8005b06:	bd80      	pop	{r7, pc}
 8005b08:	e000ed04 	.word	0xe000ed04

08005b0c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8005b0c:	b480      	push	{r7}
 8005b0e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8005b10:	4b0a      	ldr	r3, [pc, #40]	; (8005b3c <vPortSetupTimerInterrupt+0x30>)
 8005b12:	2200      	movs	r2, #0
 8005b14:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8005b16:	4b0a      	ldr	r3, [pc, #40]	; (8005b40 <vPortSetupTimerInterrupt+0x34>)
 8005b18:	2200      	movs	r2, #0
 8005b1a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8005b1c:	4b09      	ldr	r3, [pc, #36]	; (8005b44 <vPortSetupTimerInterrupt+0x38>)
 8005b1e:	681b      	ldr	r3, [r3, #0]
 8005b20:	4a09      	ldr	r2, [pc, #36]	; (8005b48 <vPortSetupTimerInterrupt+0x3c>)
 8005b22:	fba2 2303 	umull	r2, r3, r2, r3
 8005b26:	099b      	lsrs	r3, r3, #6
 8005b28:	4a08      	ldr	r2, [pc, #32]	; (8005b4c <vPortSetupTimerInterrupt+0x40>)
 8005b2a:	3b01      	subs	r3, #1
 8005b2c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8005b2e:	4b03      	ldr	r3, [pc, #12]	; (8005b3c <vPortSetupTimerInterrupt+0x30>)
 8005b30:	2207      	movs	r2, #7
 8005b32:	601a      	str	r2, [r3, #0]
}
 8005b34:	bf00      	nop
 8005b36:	46bd      	mov	sp, r7
 8005b38:	bc80      	pop	{r7}
 8005b3a:	4770      	bx	lr
 8005b3c:	e000e010 	.word	0xe000e010
 8005b40:	e000e018 	.word	0xe000e018
 8005b44:	20000008 	.word	0x20000008
 8005b48:	10624dd3 	.word	0x10624dd3
 8005b4c:	e000e014 	.word	0xe000e014

08005b50 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8005b50:	b480      	push	{r7}
 8005b52:	b085      	sub	sp, #20
 8005b54:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8005b56:	f3ef 8305 	mrs	r3, IPSR
 8005b5a:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8005b5c:	68fb      	ldr	r3, [r7, #12]
 8005b5e:	2b0f      	cmp	r3, #15
 8005b60:	d914      	bls.n	8005b8c <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8005b62:	4a16      	ldr	r2, [pc, #88]	; (8005bbc <vPortValidateInterruptPriority+0x6c>)
 8005b64:	68fb      	ldr	r3, [r7, #12]
 8005b66:	4413      	add	r3, r2
 8005b68:	781b      	ldrb	r3, [r3, #0]
 8005b6a:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8005b6c:	4b14      	ldr	r3, [pc, #80]	; (8005bc0 <vPortValidateInterruptPriority+0x70>)
 8005b6e:	781b      	ldrb	r3, [r3, #0]
 8005b70:	7afa      	ldrb	r2, [r7, #11]
 8005b72:	429a      	cmp	r2, r3
 8005b74:	d20a      	bcs.n	8005b8c <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 8005b76:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005b7a:	f383 8811 	msr	BASEPRI, r3
 8005b7e:	f3bf 8f6f 	isb	sy
 8005b82:	f3bf 8f4f 	dsb	sy
 8005b86:	607b      	str	r3, [r7, #4]
}
 8005b88:	bf00      	nop
 8005b8a:	e7fe      	b.n	8005b8a <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8005b8c:	4b0d      	ldr	r3, [pc, #52]	; (8005bc4 <vPortValidateInterruptPriority+0x74>)
 8005b8e:	681b      	ldr	r3, [r3, #0]
 8005b90:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8005b94:	4b0c      	ldr	r3, [pc, #48]	; (8005bc8 <vPortValidateInterruptPriority+0x78>)
 8005b96:	681b      	ldr	r3, [r3, #0]
 8005b98:	429a      	cmp	r2, r3
 8005b9a:	d90a      	bls.n	8005bb2 <vPortValidateInterruptPriority+0x62>
	__asm volatile
 8005b9c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005ba0:	f383 8811 	msr	BASEPRI, r3
 8005ba4:	f3bf 8f6f 	isb	sy
 8005ba8:	f3bf 8f4f 	dsb	sy
 8005bac:	603b      	str	r3, [r7, #0]
}
 8005bae:	bf00      	nop
 8005bb0:	e7fe      	b.n	8005bb0 <vPortValidateInterruptPriority+0x60>
	}
 8005bb2:	bf00      	nop
 8005bb4:	3714      	adds	r7, #20
 8005bb6:	46bd      	mov	sp, r7
 8005bb8:	bc80      	pop	{r7}
 8005bba:	4770      	bx	lr
 8005bbc:	e000e3f0 	.word	0xe000e3f0
 8005bc0:	200004d8 	.word	0x200004d8
 8005bc4:	e000ed0c 	.word	0xe000ed0c
 8005bc8:	200004dc 	.word	0x200004dc

08005bcc <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8005bcc:	b580      	push	{r7, lr}
 8005bce:	b08a      	sub	sp, #40	; 0x28
 8005bd0:	af00      	add	r7, sp, #0
 8005bd2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8005bd4:	2300      	movs	r3, #0
 8005bd6:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8005bd8:	f7ff f83c 	bl	8004c54 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8005bdc:	4b5b      	ldr	r3, [pc, #364]	; (8005d4c <pvPortMalloc+0x180>)
 8005bde:	681b      	ldr	r3, [r3, #0]
 8005be0:	2b00      	cmp	r3, #0
 8005be2:	d101      	bne.n	8005be8 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8005be4:	f000 f920 	bl	8005e28 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8005be8:	4b59      	ldr	r3, [pc, #356]	; (8005d50 <pvPortMalloc+0x184>)
 8005bea:	681a      	ldr	r2, [r3, #0]
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	4013      	ands	r3, r2
 8005bf0:	2b00      	cmp	r3, #0
 8005bf2:	f040 8093 	bne.w	8005d1c <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	2b00      	cmp	r3, #0
 8005bfa:	d01d      	beq.n	8005c38 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8005bfc:	2208      	movs	r2, #8
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	4413      	add	r3, r2
 8005c02:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	f003 0307 	and.w	r3, r3, #7
 8005c0a:	2b00      	cmp	r3, #0
 8005c0c:	d014      	beq.n	8005c38 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	f023 0307 	bic.w	r3, r3, #7
 8005c14:	3308      	adds	r3, #8
 8005c16:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	f003 0307 	and.w	r3, r3, #7
 8005c1e:	2b00      	cmp	r3, #0
 8005c20:	d00a      	beq.n	8005c38 <pvPortMalloc+0x6c>
	__asm volatile
 8005c22:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005c26:	f383 8811 	msr	BASEPRI, r3
 8005c2a:	f3bf 8f6f 	isb	sy
 8005c2e:	f3bf 8f4f 	dsb	sy
 8005c32:	617b      	str	r3, [r7, #20]
}
 8005c34:	bf00      	nop
 8005c36:	e7fe      	b.n	8005c36 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	2b00      	cmp	r3, #0
 8005c3c:	d06e      	beq.n	8005d1c <pvPortMalloc+0x150>
 8005c3e:	4b45      	ldr	r3, [pc, #276]	; (8005d54 <pvPortMalloc+0x188>)
 8005c40:	681b      	ldr	r3, [r3, #0]
 8005c42:	687a      	ldr	r2, [r7, #4]
 8005c44:	429a      	cmp	r2, r3
 8005c46:	d869      	bhi.n	8005d1c <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8005c48:	4b43      	ldr	r3, [pc, #268]	; (8005d58 <pvPortMalloc+0x18c>)
 8005c4a:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8005c4c:	4b42      	ldr	r3, [pc, #264]	; (8005d58 <pvPortMalloc+0x18c>)
 8005c4e:	681b      	ldr	r3, [r3, #0]
 8005c50:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8005c52:	e004      	b.n	8005c5e <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8005c54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c56:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8005c58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c5a:	681b      	ldr	r3, [r3, #0]
 8005c5c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8005c5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c60:	685b      	ldr	r3, [r3, #4]
 8005c62:	687a      	ldr	r2, [r7, #4]
 8005c64:	429a      	cmp	r2, r3
 8005c66:	d903      	bls.n	8005c70 <pvPortMalloc+0xa4>
 8005c68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c6a:	681b      	ldr	r3, [r3, #0]
 8005c6c:	2b00      	cmp	r3, #0
 8005c6e:	d1f1      	bne.n	8005c54 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8005c70:	4b36      	ldr	r3, [pc, #216]	; (8005d4c <pvPortMalloc+0x180>)
 8005c72:	681b      	ldr	r3, [r3, #0]
 8005c74:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005c76:	429a      	cmp	r2, r3
 8005c78:	d050      	beq.n	8005d1c <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8005c7a:	6a3b      	ldr	r3, [r7, #32]
 8005c7c:	681b      	ldr	r3, [r3, #0]
 8005c7e:	2208      	movs	r2, #8
 8005c80:	4413      	add	r3, r2
 8005c82:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8005c84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c86:	681a      	ldr	r2, [r3, #0]
 8005c88:	6a3b      	ldr	r3, [r7, #32]
 8005c8a:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8005c8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c8e:	685a      	ldr	r2, [r3, #4]
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	1ad2      	subs	r2, r2, r3
 8005c94:	2308      	movs	r3, #8
 8005c96:	005b      	lsls	r3, r3, #1
 8005c98:	429a      	cmp	r2, r3
 8005c9a:	d91f      	bls.n	8005cdc <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8005c9c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	4413      	add	r3, r2
 8005ca2:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8005ca4:	69bb      	ldr	r3, [r7, #24]
 8005ca6:	f003 0307 	and.w	r3, r3, #7
 8005caa:	2b00      	cmp	r3, #0
 8005cac:	d00a      	beq.n	8005cc4 <pvPortMalloc+0xf8>
	__asm volatile
 8005cae:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005cb2:	f383 8811 	msr	BASEPRI, r3
 8005cb6:	f3bf 8f6f 	isb	sy
 8005cba:	f3bf 8f4f 	dsb	sy
 8005cbe:	613b      	str	r3, [r7, #16]
}
 8005cc0:	bf00      	nop
 8005cc2:	e7fe      	b.n	8005cc2 <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8005cc4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005cc6:	685a      	ldr	r2, [r3, #4]
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	1ad2      	subs	r2, r2, r3
 8005ccc:	69bb      	ldr	r3, [r7, #24]
 8005cce:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8005cd0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005cd2:	687a      	ldr	r2, [r7, #4]
 8005cd4:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8005cd6:	69b8      	ldr	r0, [r7, #24]
 8005cd8:	f000 f908 	bl	8005eec <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8005cdc:	4b1d      	ldr	r3, [pc, #116]	; (8005d54 <pvPortMalloc+0x188>)
 8005cde:	681a      	ldr	r2, [r3, #0]
 8005ce0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ce2:	685b      	ldr	r3, [r3, #4]
 8005ce4:	1ad3      	subs	r3, r2, r3
 8005ce6:	4a1b      	ldr	r2, [pc, #108]	; (8005d54 <pvPortMalloc+0x188>)
 8005ce8:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8005cea:	4b1a      	ldr	r3, [pc, #104]	; (8005d54 <pvPortMalloc+0x188>)
 8005cec:	681a      	ldr	r2, [r3, #0]
 8005cee:	4b1b      	ldr	r3, [pc, #108]	; (8005d5c <pvPortMalloc+0x190>)
 8005cf0:	681b      	ldr	r3, [r3, #0]
 8005cf2:	429a      	cmp	r2, r3
 8005cf4:	d203      	bcs.n	8005cfe <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8005cf6:	4b17      	ldr	r3, [pc, #92]	; (8005d54 <pvPortMalloc+0x188>)
 8005cf8:	681b      	ldr	r3, [r3, #0]
 8005cfa:	4a18      	ldr	r2, [pc, #96]	; (8005d5c <pvPortMalloc+0x190>)
 8005cfc:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8005cfe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d00:	685a      	ldr	r2, [r3, #4]
 8005d02:	4b13      	ldr	r3, [pc, #76]	; (8005d50 <pvPortMalloc+0x184>)
 8005d04:	681b      	ldr	r3, [r3, #0]
 8005d06:	431a      	orrs	r2, r3
 8005d08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d0a:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8005d0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d0e:	2200      	movs	r2, #0
 8005d10:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8005d12:	4b13      	ldr	r3, [pc, #76]	; (8005d60 <pvPortMalloc+0x194>)
 8005d14:	681b      	ldr	r3, [r3, #0]
 8005d16:	3301      	adds	r3, #1
 8005d18:	4a11      	ldr	r2, [pc, #68]	; (8005d60 <pvPortMalloc+0x194>)
 8005d1a:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8005d1c:	f7fe ffa8 	bl	8004c70 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8005d20:	69fb      	ldr	r3, [r7, #28]
 8005d22:	f003 0307 	and.w	r3, r3, #7
 8005d26:	2b00      	cmp	r3, #0
 8005d28:	d00a      	beq.n	8005d40 <pvPortMalloc+0x174>
	__asm volatile
 8005d2a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005d2e:	f383 8811 	msr	BASEPRI, r3
 8005d32:	f3bf 8f6f 	isb	sy
 8005d36:	f3bf 8f4f 	dsb	sy
 8005d3a:	60fb      	str	r3, [r7, #12]
}
 8005d3c:	bf00      	nop
 8005d3e:	e7fe      	b.n	8005d3e <pvPortMalloc+0x172>
	return pvReturn;
 8005d40:	69fb      	ldr	r3, [r7, #28]
}
 8005d42:	4618      	mov	r0, r3
 8005d44:	3728      	adds	r7, #40	; 0x28
 8005d46:	46bd      	mov	sp, r7
 8005d48:	bd80      	pop	{r7, pc}
 8005d4a:	bf00      	nop
 8005d4c:	200010e8 	.word	0x200010e8
 8005d50:	200010fc 	.word	0x200010fc
 8005d54:	200010ec 	.word	0x200010ec
 8005d58:	200010e0 	.word	0x200010e0
 8005d5c:	200010f0 	.word	0x200010f0
 8005d60:	200010f4 	.word	0x200010f4

08005d64 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8005d64:	b580      	push	{r7, lr}
 8005d66:	b086      	sub	sp, #24
 8005d68:	af00      	add	r7, sp, #0
 8005d6a:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	2b00      	cmp	r3, #0
 8005d74:	d04d      	beq.n	8005e12 <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8005d76:	2308      	movs	r3, #8
 8005d78:	425b      	negs	r3, r3
 8005d7a:	697a      	ldr	r2, [r7, #20]
 8005d7c:	4413      	add	r3, r2
 8005d7e:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8005d80:	697b      	ldr	r3, [r7, #20]
 8005d82:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8005d84:	693b      	ldr	r3, [r7, #16]
 8005d86:	685a      	ldr	r2, [r3, #4]
 8005d88:	4b24      	ldr	r3, [pc, #144]	; (8005e1c <vPortFree+0xb8>)
 8005d8a:	681b      	ldr	r3, [r3, #0]
 8005d8c:	4013      	ands	r3, r2
 8005d8e:	2b00      	cmp	r3, #0
 8005d90:	d10a      	bne.n	8005da8 <vPortFree+0x44>
	__asm volatile
 8005d92:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005d96:	f383 8811 	msr	BASEPRI, r3
 8005d9a:	f3bf 8f6f 	isb	sy
 8005d9e:	f3bf 8f4f 	dsb	sy
 8005da2:	60fb      	str	r3, [r7, #12]
}
 8005da4:	bf00      	nop
 8005da6:	e7fe      	b.n	8005da6 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8005da8:	693b      	ldr	r3, [r7, #16]
 8005daa:	681b      	ldr	r3, [r3, #0]
 8005dac:	2b00      	cmp	r3, #0
 8005dae:	d00a      	beq.n	8005dc6 <vPortFree+0x62>
	__asm volatile
 8005db0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005db4:	f383 8811 	msr	BASEPRI, r3
 8005db8:	f3bf 8f6f 	isb	sy
 8005dbc:	f3bf 8f4f 	dsb	sy
 8005dc0:	60bb      	str	r3, [r7, #8]
}
 8005dc2:	bf00      	nop
 8005dc4:	e7fe      	b.n	8005dc4 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8005dc6:	693b      	ldr	r3, [r7, #16]
 8005dc8:	685a      	ldr	r2, [r3, #4]
 8005dca:	4b14      	ldr	r3, [pc, #80]	; (8005e1c <vPortFree+0xb8>)
 8005dcc:	681b      	ldr	r3, [r3, #0]
 8005dce:	4013      	ands	r3, r2
 8005dd0:	2b00      	cmp	r3, #0
 8005dd2:	d01e      	beq.n	8005e12 <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8005dd4:	693b      	ldr	r3, [r7, #16]
 8005dd6:	681b      	ldr	r3, [r3, #0]
 8005dd8:	2b00      	cmp	r3, #0
 8005dda:	d11a      	bne.n	8005e12 <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8005ddc:	693b      	ldr	r3, [r7, #16]
 8005dde:	685a      	ldr	r2, [r3, #4]
 8005de0:	4b0e      	ldr	r3, [pc, #56]	; (8005e1c <vPortFree+0xb8>)
 8005de2:	681b      	ldr	r3, [r3, #0]
 8005de4:	43db      	mvns	r3, r3
 8005de6:	401a      	ands	r2, r3
 8005de8:	693b      	ldr	r3, [r7, #16]
 8005dea:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8005dec:	f7fe ff32 	bl	8004c54 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8005df0:	693b      	ldr	r3, [r7, #16]
 8005df2:	685a      	ldr	r2, [r3, #4]
 8005df4:	4b0a      	ldr	r3, [pc, #40]	; (8005e20 <vPortFree+0xbc>)
 8005df6:	681b      	ldr	r3, [r3, #0]
 8005df8:	4413      	add	r3, r2
 8005dfa:	4a09      	ldr	r2, [pc, #36]	; (8005e20 <vPortFree+0xbc>)
 8005dfc:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8005dfe:	6938      	ldr	r0, [r7, #16]
 8005e00:	f000 f874 	bl	8005eec <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8005e04:	4b07      	ldr	r3, [pc, #28]	; (8005e24 <vPortFree+0xc0>)
 8005e06:	681b      	ldr	r3, [r3, #0]
 8005e08:	3301      	adds	r3, #1
 8005e0a:	4a06      	ldr	r2, [pc, #24]	; (8005e24 <vPortFree+0xc0>)
 8005e0c:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8005e0e:	f7fe ff2f 	bl	8004c70 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8005e12:	bf00      	nop
 8005e14:	3718      	adds	r7, #24
 8005e16:	46bd      	mov	sp, r7
 8005e18:	bd80      	pop	{r7, pc}
 8005e1a:	bf00      	nop
 8005e1c:	200010fc 	.word	0x200010fc
 8005e20:	200010ec 	.word	0x200010ec
 8005e24:	200010f8 	.word	0x200010f8

08005e28 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8005e28:	b480      	push	{r7}
 8005e2a:	b085      	sub	sp, #20
 8005e2c:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8005e2e:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8005e32:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8005e34:	4b27      	ldr	r3, [pc, #156]	; (8005ed4 <prvHeapInit+0xac>)
 8005e36:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8005e38:	68fb      	ldr	r3, [r7, #12]
 8005e3a:	f003 0307 	and.w	r3, r3, #7
 8005e3e:	2b00      	cmp	r3, #0
 8005e40:	d00c      	beq.n	8005e5c <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8005e42:	68fb      	ldr	r3, [r7, #12]
 8005e44:	3307      	adds	r3, #7
 8005e46:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8005e48:	68fb      	ldr	r3, [r7, #12]
 8005e4a:	f023 0307 	bic.w	r3, r3, #7
 8005e4e:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8005e50:	68ba      	ldr	r2, [r7, #8]
 8005e52:	68fb      	ldr	r3, [r7, #12]
 8005e54:	1ad3      	subs	r3, r2, r3
 8005e56:	4a1f      	ldr	r2, [pc, #124]	; (8005ed4 <prvHeapInit+0xac>)
 8005e58:	4413      	add	r3, r2
 8005e5a:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8005e5c:	68fb      	ldr	r3, [r7, #12]
 8005e5e:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8005e60:	4a1d      	ldr	r2, [pc, #116]	; (8005ed8 <prvHeapInit+0xb0>)
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8005e66:	4b1c      	ldr	r3, [pc, #112]	; (8005ed8 <prvHeapInit+0xb0>)
 8005e68:	2200      	movs	r2, #0
 8005e6a:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	68ba      	ldr	r2, [r7, #8]
 8005e70:	4413      	add	r3, r2
 8005e72:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8005e74:	2208      	movs	r2, #8
 8005e76:	68fb      	ldr	r3, [r7, #12]
 8005e78:	1a9b      	subs	r3, r3, r2
 8005e7a:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8005e7c:	68fb      	ldr	r3, [r7, #12]
 8005e7e:	f023 0307 	bic.w	r3, r3, #7
 8005e82:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8005e84:	68fb      	ldr	r3, [r7, #12]
 8005e86:	4a15      	ldr	r2, [pc, #84]	; (8005edc <prvHeapInit+0xb4>)
 8005e88:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8005e8a:	4b14      	ldr	r3, [pc, #80]	; (8005edc <prvHeapInit+0xb4>)
 8005e8c:	681b      	ldr	r3, [r3, #0]
 8005e8e:	2200      	movs	r2, #0
 8005e90:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8005e92:	4b12      	ldr	r3, [pc, #72]	; (8005edc <prvHeapInit+0xb4>)
 8005e94:	681b      	ldr	r3, [r3, #0]
 8005e96:	2200      	movs	r2, #0
 8005e98:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8005e9e:	683b      	ldr	r3, [r7, #0]
 8005ea0:	68fa      	ldr	r2, [r7, #12]
 8005ea2:	1ad2      	subs	r2, r2, r3
 8005ea4:	683b      	ldr	r3, [r7, #0]
 8005ea6:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8005ea8:	4b0c      	ldr	r3, [pc, #48]	; (8005edc <prvHeapInit+0xb4>)
 8005eaa:	681a      	ldr	r2, [r3, #0]
 8005eac:	683b      	ldr	r3, [r7, #0]
 8005eae:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8005eb0:	683b      	ldr	r3, [r7, #0]
 8005eb2:	685b      	ldr	r3, [r3, #4]
 8005eb4:	4a0a      	ldr	r2, [pc, #40]	; (8005ee0 <prvHeapInit+0xb8>)
 8005eb6:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8005eb8:	683b      	ldr	r3, [r7, #0]
 8005eba:	685b      	ldr	r3, [r3, #4]
 8005ebc:	4a09      	ldr	r2, [pc, #36]	; (8005ee4 <prvHeapInit+0xbc>)
 8005ebe:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8005ec0:	4b09      	ldr	r3, [pc, #36]	; (8005ee8 <prvHeapInit+0xc0>)
 8005ec2:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8005ec6:	601a      	str	r2, [r3, #0]
}
 8005ec8:	bf00      	nop
 8005eca:	3714      	adds	r7, #20
 8005ecc:	46bd      	mov	sp, r7
 8005ece:	bc80      	pop	{r7}
 8005ed0:	4770      	bx	lr
 8005ed2:	bf00      	nop
 8005ed4:	200004e0 	.word	0x200004e0
 8005ed8:	200010e0 	.word	0x200010e0
 8005edc:	200010e8 	.word	0x200010e8
 8005ee0:	200010f0 	.word	0x200010f0
 8005ee4:	200010ec 	.word	0x200010ec
 8005ee8:	200010fc 	.word	0x200010fc

08005eec <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8005eec:	b480      	push	{r7}
 8005eee:	b085      	sub	sp, #20
 8005ef0:	af00      	add	r7, sp, #0
 8005ef2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8005ef4:	4b27      	ldr	r3, [pc, #156]	; (8005f94 <prvInsertBlockIntoFreeList+0xa8>)
 8005ef6:	60fb      	str	r3, [r7, #12]
 8005ef8:	e002      	b.n	8005f00 <prvInsertBlockIntoFreeList+0x14>
 8005efa:	68fb      	ldr	r3, [r7, #12]
 8005efc:	681b      	ldr	r3, [r3, #0]
 8005efe:	60fb      	str	r3, [r7, #12]
 8005f00:	68fb      	ldr	r3, [r7, #12]
 8005f02:	681b      	ldr	r3, [r3, #0]
 8005f04:	687a      	ldr	r2, [r7, #4]
 8005f06:	429a      	cmp	r2, r3
 8005f08:	d8f7      	bhi.n	8005efa <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8005f0a:	68fb      	ldr	r3, [r7, #12]
 8005f0c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8005f0e:	68fb      	ldr	r3, [r7, #12]
 8005f10:	685b      	ldr	r3, [r3, #4]
 8005f12:	68ba      	ldr	r2, [r7, #8]
 8005f14:	4413      	add	r3, r2
 8005f16:	687a      	ldr	r2, [r7, #4]
 8005f18:	429a      	cmp	r2, r3
 8005f1a:	d108      	bne.n	8005f2e <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8005f1c:	68fb      	ldr	r3, [r7, #12]
 8005f1e:	685a      	ldr	r2, [r3, #4]
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	685b      	ldr	r3, [r3, #4]
 8005f24:	441a      	add	r2, r3
 8005f26:	68fb      	ldr	r3, [r7, #12]
 8005f28:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8005f2a:	68fb      	ldr	r3, [r7, #12]
 8005f2c:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	685b      	ldr	r3, [r3, #4]
 8005f36:	68ba      	ldr	r2, [r7, #8]
 8005f38:	441a      	add	r2, r3
 8005f3a:	68fb      	ldr	r3, [r7, #12]
 8005f3c:	681b      	ldr	r3, [r3, #0]
 8005f3e:	429a      	cmp	r2, r3
 8005f40:	d118      	bne.n	8005f74 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8005f42:	68fb      	ldr	r3, [r7, #12]
 8005f44:	681a      	ldr	r2, [r3, #0]
 8005f46:	4b14      	ldr	r3, [pc, #80]	; (8005f98 <prvInsertBlockIntoFreeList+0xac>)
 8005f48:	681b      	ldr	r3, [r3, #0]
 8005f4a:	429a      	cmp	r2, r3
 8005f4c:	d00d      	beq.n	8005f6a <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	685a      	ldr	r2, [r3, #4]
 8005f52:	68fb      	ldr	r3, [r7, #12]
 8005f54:	681b      	ldr	r3, [r3, #0]
 8005f56:	685b      	ldr	r3, [r3, #4]
 8005f58:	441a      	add	r2, r3
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8005f5e:	68fb      	ldr	r3, [r7, #12]
 8005f60:	681b      	ldr	r3, [r3, #0]
 8005f62:	681a      	ldr	r2, [r3, #0]
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	601a      	str	r2, [r3, #0]
 8005f68:	e008      	b.n	8005f7c <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8005f6a:	4b0b      	ldr	r3, [pc, #44]	; (8005f98 <prvInsertBlockIntoFreeList+0xac>)
 8005f6c:	681a      	ldr	r2, [r3, #0]
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	601a      	str	r2, [r3, #0]
 8005f72:	e003      	b.n	8005f7c <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8005f74:	68fb      	ldr	r3, [r7, #12]
 8005f76:	681a      	ldr	r2, [r3, #0]
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8005f7c:	68fa      	ldr	r2, [r7, #12]
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	429a      	cmp	r2, r3
 8005f82:	d002      	beq.n	8005f8a <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8005f84:	68fb      	ldr	r3, [r7, #12]
 8005f86:	687a      	ldr	r2, [r7, #4]
 8005f88:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005f8a:	bf00      	nop
 8005f8c:	3714      	adds	r7, #20
 8005f8e:	46bd      	mov	sp, r7
 8005f90:	bc80      	pop	{r7}
 8005f92:	4770      	bx	lr
 8005f94:	200010e0 	.word	0x200010e0
 8005f98:	200010e8 	.word	0x200010e8

08005f9c <__errno>:
 8005f9c:	4b01      	ldr	r3, [pc, #4]	; (8005fa4 <__errno+0x8>)
 8005f9e:	6818      	ldr	r0, [r3, #0]
 8005fa0:	4770      	bx	lr
 8005fa2:	bf00      	nop
 8005fa4:	20000018 	.word	0x20000018

08005fa8 <__libc_init_array>:
 8005fa8:	b570      	push	{r4, r5, r6, lr}
 8005faa:	2600      	movs	r6, #0
 8005fac:	4d0c      	ldr	r5, [pc, #48]	; (8005fe0 <__libc_init_array+0x38>)
 8005fae:	4c0d      	ldr	r4, [pc, #52]	; (8005fe4 <__libc_init_array+0x3c>)
 8005fb0:	1b64      	subs	r4, r4, r5
 8005fb2:	10a4      	asrs	r4, r4, #2
 8005fb4:	42a6      	cmp	r6, r4
 8005fb6:	d109      	bne.n	8005fcc <__libc_init_array+0x24>
 8005fb8:	f000 fce0 	bl	800697c <_init>
 8005fbc:	2600      	movs	r6, #0
 8005fbe:	4d0a      	ldr	r5, [pc, #40]	; (8005fe8 <__libc_init_array+0x40>)
 8005fc0:	4c0a      	ldr	r4, [pc, #40]	; (8005fec <__libc_init_array+0x44>)
 8005fc2:	1b64      	subs	r4, r4, r5
 8005fc4:	10a4      	asrs	r4, r4, #2
 8005fc6:	42a6      	cmp	r6, r4
 8005fc8:	d105      	bne.n	8005fd6 <__libc_init_array+0x2e>
 8005fca:	bd70      	pop	{r4, r5, r6, pc}
 8005fcc:	f855 3b04 	ldr.w	r3, [r5], #4
 8005fd0:	4798      	blx	r3
 8005fd2:	3601      	adds	r6, #1
 8005fd4:	e7ee      	b.n	8005fb4 <__libc_init_array+0xc>
 8005fd6:	f855 3b04 	ldr.w	r3, [r5], #4
 8005fda:	4798      	blx	r3
 8005fdc:	3601      	adds	r6, #1
 8005fde:	e7f2      	b.n	8005fc6 <__libc_init_array+0x1e>
 8005fe0:	08006c1c 	.word	0x08006c1c
 8005fe4:	08006c1c 	.word	0x08006c1c
 8005fe8:	08006c1c 	.word	0x08006c1c
 8005fec:	08006c20 	.word	0x08006c20

08005ff0 <__retarget_lock_acquire_recursive>:
 8005ff0:	4770      	bx	lr

08005ff2 <__retarget_lock_release_recursive>:
 8005ff2:	4770      	bx	lr

08005ff4 <memcpy>:
 8005ff4:	440a      	add	r2, r1
 8005ff6:	4291      	cmp	r1, r2
 8005ff8:	f100 33ff 	add.w	r3, r0, #4294967295
 8005ffc:	d100      	bne.n	8006000 <memcpy+0xc>
 8005ffe:	4770      	bx	lr
 8006000:	b510      	push	{r4, lr}
 8006002:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006006:	4291      	cmp	r1, r2
 8006008:	f803 4f01 	strb.w	r4, [r3, #1]!
 800600c:	d1f9      	bne.n	8006002 <memcpy+0xe>
 800600e:	bd10      	pop	{r4, pc}

08006010 <memset>:
 8006010:	4603      	mov	r3, r0
 8006012:	4402      	add	r2, r0
 8006014:	4293      	cmp	r3, r2
 8006016:	d100      	bne.n	800601a <memset+0xa>
 8006018:	4770      	bx	lr
 800601a:	f803 1b01 	strb.w	r1, [r3], #1
 800601e:	e7f9      	b.n	8006014 <memset+0x4>

08006020 <_malloc_r>:
 8006020:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006022:	1ccd      	adds	r5, r1, #3
 8006024:	f025 0503 	bic.w	r5, r5, #3
 8006028:	3508      	adds	r5, #8
 800602a:	2d0c      	cmp	r5, #12
 800602c:	bf38      	it	cc
 800602e:	250c      	movcc	r5, #12
 8006030:	2d00      	cmp	r5, #0
 8006032:	4606      	mov	r6, r0
 8006034:	db01      	blt.n	800603a <_malloc_r+0x1a>
 8006036:	42a9      	cmp	r1, r5
 8006038:	d903      	bls.n	8006042 <_malloc_r+0x22>
 800603a:	230c      	movs	r3, #12
 800603c:	6033      	str	r3, [r6, #0]
 800603e:	2000      	movs	r0, #0
 8006040:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006042:	f000 f8fb 	bl	800623c <__malloc_lock>
 8006046:	4921      	ldr	r1, [pc, #132]	; (80060cc <_malloc_r+0xac>)
 8006048:	680a      	ldr	r2, [r1, #0]
 800604a:	4614      	mov	r4, r2
 800604c:	b99c      	cbnz	r4, 8006076 <_malloc_r+0x56>
 800604e:	4f20      	ldr	r7, [pc, #128]	; (80060d0 <_malloc_r+0xb0>)
 8006050:	683b      	ldr	r3, [r7, #0]
 8006052:	b923      	cbnz	r3, 800605e <_malloc_r+0x3e>
 8006054:	4621      	mov	r1, r4
 8006056:	4630      	mov	r0, r6
 8006058:	f000 f8a6 	bl	80061a8 <_sbrk_r>
 800605c:	6038      	str	r0, [r7, #0]
 800605e:	4629      	mov	r1, r5
 8006060:	4630      	mov	r0, r6
 8006062:	f000 f8a1 	bl	80061a8 <_sbrk_r>
 8006066:	1c43      	adds	r3, r0, #1
 8006068:	d123      	bne.n	80060b2 <_malloc_r+0x92>
 800606a:	230c      	movs	r3, #12
 800606c:	4630      	mov	r0, r6
 800606e:	6033      	str	r3, [r6, #0]
 8006070:	f000 f8ea 	bl	8006248 <__malloc_unlock>
 8006074:	e7e3      	b.n	800603e <_malloc_r+0x1e>
 8006076:	6823      	ldr	r3, [r4, #0]
 8006078:	1b5b      	subs	r3, r3, r5
 800607a:	d417      	bmi.n	80060ac <_malloc_r+0x8c>
 800607c:	2b0b      	cmp	r3, #11
 800607e:	d903      	bls.n	8006088 <_malloc_r+0x68>
 8006080:	6023      	str	r3, [r4, #0]
 8006082:	441c      	add	r4, r3
 8006084:	6025      	str	r5, [r4, #0]
 8006086:	e004      	b.n	8006092 <_malloc_r+0x72>
 8006088:	6863      	ldr	r3, [r4, #4]
 800608a:	42a2      	cmp	r2, r4
 800608c:	bf0c      	ite	eq
 800608e:	600b      	streq	r3, [r1, #0]
 8006090:	6053      	strne	r3, [r2, #4]
 8006092:	4630      	mov	r0, r6
 8006094:	f000 f8d8 	bl	8006248 <__malloc_unlock>
 8006098:	f104 000b 	add.w	r0, r4, #11
 800609c:	1d23      	adds	r3, r4, #4
 800609e:	f020 0007 	bic.w	r0, r0, #7
 80060a2:	1ac2      	subs	r2, r0, r3
 80060a4:	d0cc      	beq.n	8006040 <_malloc_r+0x20>
 80060a6:	1a1b      	subs	r3, r3, r0
 80060a8:	50a3      	str	r3, [r4, r2]
 80060aa:	e7c9      	b.n	8006040 <_malloc_r+0x20>
 80060ac:	4622      	mov	r2, r4
 80060ae:	6864      	ldr	r4, [r4, #4]
 80060b0:	e7cc      	b.n	800604c <_malloc_r+0x2c>
 80060b2:	1cc4      	adds	r4, r0, #3
 80060b4:	f024 0403 	bic.w	r4, r4, #3
 80060b8:	42a0      	cmp	r0, r4
 80060ba:	d0e3      	beq.n	8006084 <_malloc_r+0x64>
 80060bc:	1a21      	subs	r1, r4, r0
 80060be:	4630      	mov	r0, r6
 80060c0:	f000 f872 	bl	80061a8 <_sbrk_r>
 80060c4:	3001      	adds	r0, #1
 80060c6:	d1dd      	bne.n	8006084 <_malloc_r+0x64>
 80060c8:	e7cf      	b.n	800606a <_malloc_r+0x4a>
 80060ca:	bf00      	nop
 80060cc:	20001100 	.word	0x20001100
 80060d0:	20001104 	.word	0x20001104

080060d4 <cleanup_glue>:
 80060d4:	b538      	push	{r3, r4, r5, lr}
 80060d6:	460c      	mov	r4, r1
 80060d8:	6809      	ldr	r1, [r1, #0]
 80060da:	4605      	mov	r5, r0
 80060dc:	b109      	cbz	r1, 80060e2 <cleanup_glue+0xe>
 80060de:	f7ff fff9 	bl	80060d4 <cleanup_glue>
 80060e2:	4621      	mov	r1, r4
 80060e4:	4628      	mov	r0, r5
 80060e6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80060ea:	f000 b8b3 	b.w	8006254 <_free_r>
	...

080060f0 <_reclaim_reent>:
 80060f0:	4b2c      	ldr	r3, [pc, #176]	; (80061a4 <_reclaim_reent+0xb4>)
 80060f2:	b570      	push	{r4, r5, r6, lr}
 80060f4:	681b      	ldr	r3, [r3, #0]
 80060f6:	4604      	mov	r4, r0
 80060f8:	4283      	cmp	r3, r0
 80060fa:	d051      	beq.n	80061a0 <_reclaim_reent+0xb0>
 80060fc:	6a43      	ldr	r3, [r0, #36]	; 0x24
 80060fe:	b143      	cbz	r3, 8006112 <_reclaim_reent+0x22>
 8006100:	68db      	ldr	r3, [r3, #12]
 8006102:	2b00      	cmp	r3, #0
 8006104:	d14a      	bne.n	800619c <_reclaim_reent+0xac>
 8006106:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006108:	6819      	ldr	r1, [r3, #0]
 800610a:	b111      	cbz	r1, 8006112 <_reclaim_reent+0x22>
 800610c:	4620      	mov	r0, r4
 800610e:	f000 f8a1 	bl	8006254 <_free_r>
 8006112:	6961      	ldr	r1, [r4, #20]
 8006114:	b111      	cbz	r1, 800611c <_reclaim_reent+0x2c>
 8006116:	4620      	mov	r0, r4
 8006118:	f000 f89c 	bl	8006254 <_free_r>
 800611c:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800611e:	b111      	cbz	r1, 8006126 <_reclaim_reent+0x36>
 8006120:	4620      	mov	r0, r4
 8006122:	f000 f897 	bl	8006254 <_free_r>
 8006126:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8006128:	b111      	cbz	r1, 8006130 <_reclaim_reent+0x40>
 800612a:	4620      	mov	r0, r4
 800612c:	f000 f892 	bl	8006254 <_free_r>
 8006130:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 8006132:	b111      	cbz	r1, 800613a <_reclaim_reent+0x4a>
 8006134:	4620      	mov	r0, r4
 8006136:	f000 f88d 	bl	8006254 <_free_r>
 800613a:	6c21      	ldr	r1, [r4, #64]	; 0x40
 800613c:	b111      	cbz	r1, 8006144 <_reclaim_reent+0x54>
 800613e:	4620      	mov	r0, r4
 8006140:	f000 f888 	bl	8006254 <_free_r>
 8006144:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 8006146:	b111      	cbz	r1, 800614e <_reclaim_reent+0x5e>
 8006148:	4620      	mov	r0, r4
 800614a:	f000 f883 	bl	8006254 <_free_r>
 800614e:	6da1      	ldr	r1, [r4, #88]	; 0x58
 8006150:	b111      	cbz	r1, 8006158 <_reclaim_reent+0x68>
 8006152:	4620      	mov	r0, r4
 8006154:	f000 f87e 	bl	8006254 <_free_r>
 8006158:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800615a:	b111      	cbz	r1, 8006162 <_reclaim_reent+0x72>
 800615c:	4620      	mov	r0, r4
 800615e:	f000 f879 	bl	8006254 <_free_r>
 8006162:	69a3      	ldr	r3, [r4, #24]
 8006164:	b1e3      	cbz	r3, 80061a0 <_reclaim_reent+0xb0>
 8006166:	4620      	mov	r0, r4
 8006168:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800616a:	4798      	blx	r3
 800616c:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 800616e:	b1b9      	cbz	r1, 80061a0 <_reclaim_reent+0xb0>
 8006170:	4620      	mov	r0, r4
 8006172:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8006176:	f7ff bfad 	b.w	80060d4 <cleanup_glue>
 800617a:	5949      	ldr	r1, [r1, r5]
 800617c:	b941      	cbnz	r1, 8006190 <_reclaim_reent+0xa0>
 800617e:	3504      	adds	r5, #4
 8006180:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006182:	2d80      	cmp	r5, #128	; 0x80
 8006184:	68d9      	ldr	r1, [r3, #12]
 8006186:	d1f8      	bne.n	800617a <_reclaim_reent+0x8a>
 8006188:	4620      	mov	r0, r4
 800618a:	f000 f863 	bl	8006254 <_free_r>
 800618e:	e7ba      	b.n	8006106 <_reclaim_reent+0x16>
 8006190:	680e      	ldr	r6, [r1, #0]
 8006192:	4620      	mov	r0, r4
 8006194:	f000 f85e 	bl	8006254 <_free_r>
 8006198:	4631      	mov	r1, r6
 800619a:	e7ef      	b.n	800617c <_reclaim_reent+0x8c>
 800619c:	2500      	movs	r5, #0
 800619e:	e7ef      	b.n	8006180 <_reclaim_reent+0x90>
 80061a0:	bd70      	pop	{r4, r5, r6, pc}
 80061a2:	bf00      	nop
 80061a4:	20000018 	.word	0x20000018

080061a8 <_sbrk_r>:
 80061a8:	b538      	push	{r3, r4, r5, lr}
 80061aa:	2300      	movs	r3, #0
 80061ac:	4d05      	ldr	r5, [pc, #20]	; (80061c4 <_sbrk_r+0x1c>)
 80061ae:	4604      	mov	r4, r0
 80061b0:	4608      	mov	r0, r1
 80061b2:	602b      	str	r3, [r5, #0]
 80061b4:	f7fb fb72 	bl	800189c <_sbrk>
 80061b8:	1c43      	adds	r3, r0, #1
 80061ba:	d102      	bne.n	80061c2 <_sbrk_r+0x1a>
 80061bc:	682b      	ldr	r3, [r5, #0]
 80061be:	b103      	cbz	r3, 80061c2 <_sbrk_r+0x1a>
 80061c0:	6023      	str	r3, [r4, #0]
 80061c2:	bd38      	pop	{r3, r4, r5, pc}
 80061c4:	20001388 	.word	0x20001388

080061c8 <_vsniprintf_r>:
 80061c8:	b530      	push	{r4, r5, lr}
 80061ca:	1e14      	subs	r4, r2, #0
 80061cc:	4605      	mov	r5, r0
 80061ce:	b09b      	sub	sp, #108	; 0x6c
 80061d0:	4618      	mov	r0, r3
 80061d2:	da05      	bge.n	80061e0 <_vsniprintf_r+0x18>
 80061d4:	238b      	movs	r3, #139	; 0x8b
 80061d6:	f04f 30ff 	mov.w	r0, #4294967295
 80061da:	602b      	str	r3, [r5, #0]
 80061dc:	b01b      	add	sp, #108	; 0x6c
 80061de:	bd30      	pop	{r4, r5, pc}
 80061e0:	f44f 7302 	mov.w	r3, #520	; 0x208
 80061e4:	f8ad 300c 	strh.w	r3, [sp, #12]
 80061e8:	bf0c      	ite	eq
 80061ea:	4623      	moveq	r3, r4
 80061ec:	f104 33ff 	addne.w	r3, r4, #4294967295
 80061f0:	9302      	str	r3, [sp, #8]
 80061f2:	9305      	str	r3, [sp, #20]
 80061f4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80061f8:	4602      	mov	r2, r0
 80061fa:	9100      	str	r1, [sp, #0]
 80061fc:	9104      	str	r1, [sp, #16]
 80061fe:	f8ad 300e 	strh.w	r3, [sp, #14]
 8006202:	4669      	mov	r1, sp
 8006204:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8006206:	4628      	mov	r0, r5
 8006208:	f000 f8cc 	bl	80063a4 <_svfiprintf_r>
 800620c:	1c43      	adds	r3, r0, #1
 800620e:	bfbc      	itt	lt
 8006210:	238b      	movlt	r3, #139	; 0x8b
 8006212:	602b      	strlt	r3, [r5, #0]
 8006214:	2c00      	cmp	r4, #0
 8006216:	d0e1      	beq.n	80061dc <_vsniprintf_r+0x14>
 8006218:	2200      	movs	r2, #0
 800621a:	9b00      	ldr	r3, [sp, #0]
 800621c:	701a      	strb	r2, [r3, #0]
 800621e:	e7dd      	b.n	80061dc <_vsniprintf_r+0x14>

08006220 <vsniprintf>:
 8006220:	b507      	push	{r0, r1, r2, lr}
 8006222:	9300      	str	r3, [sp, #0]
 8006224:	4613      	mov	r3, r2
 8006226:	460a      	mov	r2, r1
 8006228:	4601      	mov	r1, r0
 800622a:	4803      	ldr	r0, [pc, #12]	; (8006238 <vsniprintf+0x18>)
 800622c:	6800      	ldr	r0, [r0, #0]
 800622e:	f7ff ffcb 	bl	80061c8 <_vsniprintf_r>
 8006232:	b003      	add	sp, #12
 8006234:	f85d fb04 	ldr.w	pc, [sp], #4
 8006238:	20000018 	.word	0x20000018

0800623c <__malloc_lock>:
 800623c:	4801      	ldr	r0, [pc, #4]	; (8006244 <__malloc_lock+0x8>)
 800623e:	f7ff bed7 	b.w	8005ff0 <__retarget_lock_acquire_recursive>
 8006242:	bf00      	nop
 8006244:	20001380 	.word	0x20001380

08006248 <__malloc_unlock>:
 8006248:	4801      	ldr	r0, [pc, #4]	; (8006250 <__malloc_unlock+0x8>)
 800624a:	f7ff bed2 	b.w	8005ff2 <__retarget_lock_release_recursive>
 800624e:	bf00      	nop
 8006250:	20001380 	.word	0x20001380

08006254 <_free_r>:
 8006254:	b538      	push	{r3, r4, r5, lr}
 8006256:	4605      	mov	r5, r0
 8006258:	2900      	cmp	r1, #0
 800625a:	d043      	beq.n	80062e4 <_free_r+0x90>
 800625c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006260:	1f0c      	subs	r4, r1, #4
 8006262:	2b00      	cmp	r3, #0
 8006264:	bfb8      	it	lt
 8006266:	18e4      	addlt	r4, r4, r3
 8006268:	f7ff ffe8 	bl	800623c <__malloc_lock>
 800626c:	4a1e      	ldr	r2, [pc, #120]	; (80062e8 <_free_r+0x94>)
 800626e:	6813      	ldr	r3, [r2, #0]
 8006270:	4610      	mov	r0, r2
 8006272:	b933      	cbnz	r3, 8006282 <_free_r+0x2e>
 8006274:	6063      	str	r3, [r4, #4]
 8006276:	6014      	str	r4, [r2, #0]
 8006278:	4628      	mov	r0, r5
 800627a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800627e:	f7ff bfe3 	b.w	8006248 <__malloc_unlock>
 8006282:	42a3      	cmp	r3, r4
 8006284:	d90a      	bls.n	800629c <_free_r+0x48>
 8006286:	6821      	ldr	r1, [r4, #0]
 8006288:	1862      	adds	r2, r4, r1
 800628a:	4293      	cmp	r3, r2
 800628c:	bf01      	itttt	eq
 800628e:	681a      	ldreq	r2, [r3, #0]
 8006290:	685b      	ldreq	r3, [r3, #4]
 8006292:	1852      	addeq	r2, r2, r1
 8006294:	6022      	streq	r2, [r4, #0]
 8006296:	6063      	str	r3, [r4, #4]
 8006298:	6004      	str	r4, [r0, #0]
 800629a:	e7ed      	b.n	8006278 <_free_r+0x24>
 800629c:	461a      	mov	r2, r3
 800629e:	685b      	ldr	r3, [r3, #4]
 80062a0:	b10b      	cbz	r3, 80062a6 <_free_r+0x52>
 80062a2:	42a3      	cmp	r3, r4
 80062a4:	d9fa      	bls.n	800629c <_free_r+0x48>
 80062a6:	6811      	ldr	r1, [r2, #0]
 80062a8:	1850      	adds	r0, r2, r1
 80062aa:	42a0      	cmp	r0, r4
 80062ac:	d10b      	bne.n	80062c6 <_free_r+0x72>
 80062ae:	6820      	ldr	r0, [r4, #0]
 80062b0:	4401      	add	r1, r0
 80062b2:	1850      	adds	r0, r2, r1
 80062b4:	4283      	cmp	r3, r0
 80062b6:	6011      	str	r1, [r2, #0]
 80062b8:	d1de      	bne.n	8006278 <_free_r+0x24>
 80062ba:	6818      	ldr	r0, [r3, #0]
 80062bc:	685b      	ldr	r3, [r3, #4]
 80062be:	4401      	add	r1, r0
 80062c0:	6011      	str	r1, [r2, #0]
 80062c2:	6053      	str	r3, [r2, #4]
 80062c4:	e7d8      	b.n	8006278 <_free_r+0x24>
 80062c6:	d902      	bls.n	80062ce <_free_r+0x7a>
 80062c8:	230c      	movs	r3, #12
 80062ca:	602b      	str	r3, [r5, #0]
 80062cc:	e7d4      	b.n	8006278 <_free_r+0x24>
 80062ce:	6820      	ldr	r0, [r4, #0]
 80062d0:	1821      	adds	r1, r4, r0
 80062d2:	428b      	cmp	r3, r1
 80062d4:	bf01      	itttt	eq
 80062d6:	6819      	ldreq	r1, [r3, #0]
 80062d8:	685b      	ldreq	r3, [r3, #4]
 80062da:	1809      	addeq	r1, r1, r0
 80062dc:	6021      	streq	r1, [r4, #0]
 80062de:	6063      	str	r3, [r4, #4]
 80062e0:	6054      	str	r4, [r2, #4]
 80062e2:	e7c9      	b.n	8006278 <_free_r+0x24>
 80062e4:	bd38      	pop	{r3, r4, r5, pc}
 80062e6:	bf00      	nop
 80062e8:	20001100 	.word	0x20001100

080062ec <__ssputs_r>:
 80062ec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80062f0:	688e      	ldr	r6, [r1, #8]
 80062f2:	4682      	mov	sl, r0
 80062f4:	429e      	cmp	r6, r3
 80062f6:	460c      	mov	r4, r1
 80062f8:	4690      	mov	r8, r2
 80062fa:	461f      	mov	r7, r3
 80062fc:	d838      	bhi.n	8006370 <__ssputs_r+0x84>
 80062fe:	898a      	ldrh	r2, [r1, #12]
 8006300:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8006304:	d032      	beq.n	800636c <__ssputs_r+0x80>
 8006306:	6825      	ldr	r5, [r4, #0]
 8006308:	6909      	ldr	r1, [r1, #16]
 800630a:	3301      	adds	r3, #1
 800630c:	eba5 0901 	sub.w	r9, r5, r1
 8006310:	6965      	ldr	r5, [r4, #20]
 8006312:	444b      	add	r3, r9
 8006314:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006318:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800631c:	106d      	asrs	r5, r5, #1
 800631e:	429d      	cmp	r5, r3
 8006320:	bf38      	it	cc
 8006322:	461d      	movcc	r5, r3
 8006324:	0553      	lsls	r3, r2, #21
 8006326:	d531      	bpl.n	800638c <__ssputs_r+0xa0>
 8006328:	4629      	mov	r1, r5
 800632a:	f7ff fe79 	bl	8006020 <_malloc_r>
 800632e:	4606      	mov	r6, r0
 8006330:	b950      	cbnz	r0, 8006348 <__ssputs_r+0x5c>
 8006332:	230c      	movs	r3, #12
 8006334:	f04f 30ff 	mov.w	r0, #4294967295
 8006338:	f8ca 3000 	str.w	r3, [sl]
 800633c:	89a3      	ldrh	r3, [r4, #12]
 800633e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006342:	81a3      	strh	r3, [r4, #12]
 8006344:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006348:	464a      	mov	r2, r9
 800634a:	6921      	ldr	r1, [r4, #16]
 800634c:	f7ff fe52 	bl	8005ff4 <memcpy>
 8006350:	89a3      	ldrh	r3, [r4, #12]
 8006352:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8006356:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800635a:	81a3      	strh	r3, [r4, #12]
 800635c:	6126      	str	r6, [r4, #16]
 800635e:	444e      	add	r6, r9
 8006360:	6026      	str	r6, [r4, #0]
 8006362:	463e      	mov	r6, r7
 8006364:	6165      	str	r5, [r4, #20]
 8006366:	eba5 0509 	sub.w	r5, r5, r9
 800636a:	60a5      	str	r5, [r4, #8]
 800636c:	42be      	cmp	r6, r7
 800636e:	d900      	bls.n	8006372 <__ssputs_r+0x86>
 8006370:	463e      	mov	r6, r7
 8006372:	4632      	mov	r2, r6
 8006374:	4641      	mov	r1, r8
 8006376:	6820      	ldr	r0, [r4, #0]
 8006378:	f000 fab8 	bl	80068ec <memmove>
 800637c:	68a3      	ldr	r3, [r4, #8]
 800637e:	6822      	ldr	r2, [r4, #0]
 8006380:	1b9b      	subs	r3, r3, r6
 8006382:	4432      	add	r2, r6
 8006384:	2000      	movs	r0, #0
 8006386:	60a3      	str	r3, [r4, #8]
 8006388:	6022      	str	r2, [r4, #0]
 800638a:	e7db      	b.n	8006344 <__ssputs_r+0x58>
 800638c:	462a      	mov	r2, r5
 800638e:	f000 fac7 	bl	8006920 <_realloc_r>
 8006392:	4606      	mov	r6, r0
 8006394:	2800      	cmp	r0, #0
 8006396:	d1e1      	bne.n	800635c <__ssputs_r+0x70>
 8006398:	4650      	mov	r0, sl
 800639a:	6921      	ldr	r1, [r4, #16]
 800639c:	f7ff ff5a 	bl	8006254 <_free_r>
 80063a0:	e7c7      	b.n	8006332 <__ssputs_r+0x46>
	...

080063a4 <_svfiprintf_r>:
 80063a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80063a8:	4698      	mov	r8, r3
 80063aa:	898b      	ldrh	r3, [r1, #12]
 80063ac:	4607      	mov	r7, r0
 80063ae:	061b      	lsls	r3, r3, #24
 80063b0:	460d      	mov	r5, r1
 80063b2:	4614      	mov	r4, r2
 80063b4:	b09d      	sub	sp, #116	; 0x74
 80063b6:	d50e      	bpl.n	80063d6 <_svfiprintf_r+0x32>
 80063b8:	690b      	ldr	r3, [r1, #16]
 80063ba:	b963      	cbnz	r3, 80063d6 <_svfiprintf_r+0x32>
 80063bc:	2140      	movs	r1, #64	; 0x40
 80063be:	f7ff fe2f 	bl	8006020 <_malloc_r>
 80063c2:	6028      	str	r0, [r5, #0]
 80063c4:	6128      	str	r0, [r5, #16]
 80063c6:	b920      	cbnz	r0, 80063d2 <_svfiprintf_r+0x2e>
 80063c8:	230c      	movs	r3, #12
 80063ca:	603b      	str	r3, [r7, #0]
 80063cc:	f04f 30ff 	mov.w	r0, #4294967295
 80063d0:	e0d1      	b.n	8006576 <_svfiprintf_r+0x1d2>
 80063d2:	2340      	movs	r3, #64	; 0x40
 80063d4:	616b      	str	r3, [r5, #20]
 80063d6:	2300      	movs	r3, #0
 80063d8:	9309      	str	r3, [sp, #36]	; 0x24
 80063da:	2320      	movs	r3, #32
 80063dc:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80063e0:	2330      	movs	r3, #48	; 0x30
 80063e2:	f04f 0901 	mov.w	r9, #1
 80063e6:	f8cd 800c 	str.w	r8, [sp, #12]
 80063ea:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8006590 <_svfiprintf_r+0x1ec>
 80063ee:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80063f2:	4623      	mov	r3, r4
 80063f4:	469a      	mov	sl, r3
 80063f6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80063fa:	b10a      	cbz	r2, 8006400 <_svfiprintf_r+0x5c>
 80063fc:	2a25      	cmp	r2, #37	; 0x25
 80063fe:	d1f9      	bne.n	80063f4 <_svfiprintf_r+0x50>
 8006400:	ebba 0b04 	subs.w	fp, sl, r4
 8006404:	d00b      	beq.n	800641e <_svfiprintf_r+0x7a>
 8006406:	465b      	mov	r3, fp
 8006408:	4622      	mov	r2, r4
 800640a:	4629      	mov	r1, r5
 800640c:	4638      	mov	r0, r7
 800640e:	f7ff ff6d 	bl	80062ec <__ssputs_r>
 8006412:	3001      	adds	r0, #1
 8006414:	f000 80aa 	beq.w	800656c <_svfiprintf_r+0x1c8>
 8006418:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800641a:	445a      	add	r2, fp
 800641c:	9209      	str	r2, [sp, #36]	; 0x24
 800641e:	f89a 3000 	ldrb.w	r3, [sl]
 8006422:	2b00      	cmp	r3, #0
 8006424:	f000 80a2 	beq.w	800656c <_svfiprintf_r+0x1c8>
 8006428:	2300      	movs	r3, #0
 800642a:	f04f 32ff 	mov.w	r2, #4294967295
 800642e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006432:	f10a 0a01 	add.w	sl, sl, #1
 8006436:	9304      	str	r3, [sp, #16]
 8006438:	9307      	str	r3, [sp, #28]
 800643a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800643e:	931a      	str	r3, [sp, #104]	; 0x68
 8006440:	4654      	mov	r4, sl
 8006442:	2205      	movs	r2, #5
 8006444:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006448:	4851      	ldr	r0, [pc, #324]	; (8006590 <_svfiprintf_r+0x1ec>)
 800644a:	f000 fa41 	bl	80068d0 <memchr>
 800644e:	9a04      	ldr	r2, [sp, #16]
 8006450:	b9d8      	cbnz	r0, 800648a <_svfiprintf_r+0xe6>
 8006452:	06d0      	lsls	r0, r2, #27
 8006454:	bf44      	itt	mi
 8006456:	2320      	movmi	r3, #32
 8006458:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800645c:	0711      	lsls	r1, r2, #28
 800645e:	bf44      	itt	mi
 8006460:	232b      	movmi	r3, #43	; 0x2b
 8006462:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006466:	f89a 3000 	ldrb.w	r3, [sl]
 800646a:	2b2a      	cmp	r3, #42	; 0x2a
 800646c:	d015      	beq.n	800649a <_svfiprintf_r+0xf6>
 800646e:	4654      	mov	r4, sl
 8006470:	2000      	movs	r0, #0
 8006472:	f04f 0c0a 	mov.w	ip, #10
 8006476:	9a07      	ldr	r2, [sp, #28]
 8006478:	4621      	mov	r1, r4
 800647a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800647e:	3b30      	subs	r3, #48	; 0x30
 8006480:	2b09      	cmp	r3, #9
 8006482:	d94e      	bls.n	8006522 <_svfiprintf_r+0x17e>
 8006484:	b1b0      	cbz	r0, 80064b4 <_svfiprintf_r+0x110>
 8006486:	9207      	str	r2, [sp, #28]
 8006488:	e014      	b.n	80064b4 <_svfiprintf_r+0x110>
 800648a:	eba0 0308 	sub.w	r3, r0, r8
 800648e:	fa09 f303 	lsl.w	r3, r9, r3
 8006492:	4313      	orrs	r3, r2
 8006494:	46a2      	mov	sl, r4
 8006496:	9304      	str	r3, [sp, #16]
 8006498:	e7d2      	b.n	8006440 <_svfiprintf_r+0x9c>
 800649a:	9b03      	ldr	r3, [sp, #12]
 800649c:	1d19      	adds	r1, r3, #4
 800649e:	681b      	ldr	r3, [r3, #0]
 80064a0:	9103      	str	r1, [sp, #12]
 80064a2:	2b00      	cmp	r3, #0
 80064a4:	bfbb      	ittet	lt
 80064a6:	425b      	neglt	r3, r3
 80064a8:	f042 0202 	orrlt.w	r2, r2, #2
 80064ac:	9307      	strge	r3, [sp, #28]
 80064ae:	9307      	strlt	r3, [sp, #28]
 80064b0:	bfb8      	it	lt
 80064b2:	9204      	strlt	r2, [sp, #16]
 80064b4:	7823      	ldrb	r3, [r4, #0]
 80064b6:	2b2e      	cmp	r3, #46	; 0x2e
 80064b8:	d10c      	bne.n	80064d4 <_svfiprintf_r+0x130>
 80064ba:	7863      	ldrb	r3, [r4, #1]
 80064bc:	2b2a      	cmp	r3, #42	; 0x2a
 80064be:	d135      	bne.n	800652c <_svfiprintf_r+0x188>
 80064c0:	9b03      	ldr	r3, [sp, #12]
 80064c2:	3402      	adds	r4, #2
 80064c4:	1d1a      	adds	r2, r3, #4
 80064c6:	681b      	ldr	r3, [r3, #0]
 80064c8:	9203      	str	r2, [sp, #12]
 80064ca:	2b00      	cmp	r3, #0
 80064cc:	bfb8      	it	lt
 80064ce:	f04f 33ff 	movlt.w	r3, #4294967295
 80064d2:	9305      	str	r3, [sp, #20]
 80064d4:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 80065a0 <_svfiprintf_r+0x1fc>
 80064d8:	2203      	movs	r2, #3
 80064da:	4650      	mov	r0, sl
 80064dc:	7821      	ldrb	r1, [r4, #0]
 80064de:	f000 f9f7 	bl	80068d0 <memchr>
 80064e2:	b140      	cbz	r0, 80064f6 <_svfiprintf_r+0x152>
 80064e4:	2340      	movs	r3, #64	; 0x40
 80064e6:	eba0 000a 	sub.w	r0, r0, sl
 80064ea:	fa03 f000 	lsl.w	r0, r3, r0
 80064ee:	9b04      	ldr	r3, [sp, #16]
 80064f0:	3401      	adds	r4, #1
 80064f2:	4303      	orrs	r3, r0
 80064f4:	9304      	str	r3, [sp, #16]
 80064f6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80064fa:	2206      	movs	r2, #6
 80064fc:	4825      	ldr	r0, [pc, #148]	; (8006594 <_svfiprintf_r+0x1f0>)
 80064fe:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8006502:	f000 f9e5 	bl	80068d0 <memchr>
 8006506:	2800      	cmp	r0, #0
 8006508:	d038      	beq.n	800657c <_svfiprintf_r+0x1d8>
 800650a:	4b23      	ldr	r3, [pc, #140]	; (8006598 <_svfiprintf_r+0x1f4>)
 800650c:	bb1b      	cbnz	r3, 8006556 <_svfiprintf_r+0x1b2>
 800650e:	9b03      	ldr	r3, [sp, #12]
 8006510:	3307      	adds	r3, #7
 8006512:	f023 0307 	bic.w	r3, r3, #7
 8006516:	3308      	adds	r3, #8
 8006518:	9303      	str	r3, [sp, #12]
 800651a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800651c:	4433      	add	r3, r6
 800651e:	9309      	str	r3, [sp, #36]	; 0x24
 8006520:	e767      	b.n	80063f2 <_svfiprintf_r+0x4e>
 8006522:	460c      	mov	r4, r1
 8006524:	2001      	movs	r0, #1
 8006526:	fb0c 3202 	mla	r2, ip, r2, r3
 800652a:	e7a5      	b.n	8006478 <_svfiprintf_r+0xd4>
 800652c:	2300      	movs	r3, #0
 800652e:	f04f 0c0a 	mov.w	ip, #10
 8006532:	4619      	mov	r1, r3
 8006534:	3401      	adds	r4, #1
 8006536:	9305      	str	r3, [sp, #20]
 8006538:	4620      	mov	r0, r4
 800653a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800653e:	3a30      	subs	r2, #48	; 0x30
 8006540:	2a09      	cmp	r2, #9
 8006542:	d903      	bls.n	800654c <_svfiprintf_r+0x1a8>
 8006544:	2b00      	cmp	r3, #0
 8006546:	d0c5      	beq.n	80064d4 <_svfiprintf_r+0x130>
 8006548:	9105      	str	r1, [sp, #20]
 800654a:	e7c3      	b.n	80064d4 <_svfiprintf_r+0x130>
 800654c:	4604      	mov	r4, r0
 800654e:	2301      	movs	r3, #1
 8006550:	fb0c 2101 	mla	r1, ip, r1, r2
 8006554:	e7f0      	b.n	8006538 <_svfiprintf_r+0x194>
 8006556:	ab03      	add	r3, sp, #12
 8006558:	9300      	str	r3, [sp, #0]
 800655a:	462a      	mov	r2, r5
 800655c:	4638      	mov	r0, r7
 800655e:	4b0f      	ldr	r3, [pc, #60]	; (800659c <_svfiprintf_r+0x1f8>)
 8006560:	a904      	add	r1, sp, #16
 8006562:	f3af 8000 	nop.w
 8006566:	1c42      	adds	r2, r0, #1
 8006568:	4606      	mov	r6, r0
 800656a:	d1d6      	bne.n	800651a <_svfiprintf_r+0x176>
 800656c:	89ab      	ldrh	r3, [r5, #12]
 800656e:	065b      	lsls	r3, r3, #25
 8006570:	f53f af2c 	bmi.w	80063cc <_svfiprintf_r+0x28>
 8006574:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006576:	b01d      	add	sp, #116	; 0x74
 8006578:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800657c:	ab03      	add	r3, sp, #12
 800657e:	9300      	str	r3, [sp, #0]
 8006580:	462a      	mov	r2, r5
 8006582:	4638      	mov	r0, r7
 8006584:	4b05      	ldr	r3, [pc, #20]	; (800659c <_svfiprintf_r+0x1f8>)
 8006586:	a904      	add	r1, sp, #16
 8006588:	f000 f87c 	bl	8006684 <_printf_i>
 800658c:	e7eb      	b.n	8006566 <_svfiprintf_r+0x1c2>
 800658e:	bf00      	nop
 8006590:	08006be0 	.word	0x08006be0
 8006594:	08006bea 	.word	0x08006bea
 8006598:	00000000 	.word	0x00000000
 800659c:	080062ed 	.word	0x080062ed
 80065a0:	08006be6 	.word	0x08006be6

080065a4 <_printf_common>:
 80065a4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80065a8:	4616      	mov	r6, r2
 80065aa:	4699      	mov	r9, r3
 80065ac:	688a      	ldr	r2, [r1, #8]
 80065ae:	690b      	ldr	r3, [r1, #16]
 80065b0:	4607      	mov	r7, r0
 80065b2:	4293      	cmp	r3, r2
 80065b4:	bfb8      	it	lt
 80065b6:	4613      	movlt	r3, r2
 80065b8:	6033      	str	r3, [r6, #0]
 80065ba:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80065be:	460c      	mov	r4, r1
 80065c0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80065c4:	b10a      	cbz	r2, 80065ca <_printf_common+0x26>
 80065c6:	3301      	adds	r3, #1
 80065c8:	6033      	str	r3, [r6, #0]
 80065ca:	6823      	ldr	r3, [r4, #0]
 80065cc:	0699      	lsls	r1, r3, #26
 80065ce:	bf42      	ittt	mi
 80065d0:	6833      	ldrmi	r3, [r6, #0]
 80065d2:	3302      	addmi	r3, #2
 80065d4:	6033      	strmi	r3, [r6, #0]
 80065d6:	6825      	ldr	r5, [r4, #0]
 80065d8:	f015 0506 	ands.w	r5, r5, #6
 80065dc:	d106      	bne.n	80065ec <_printf_common+0x48>
 80065de:	f104 0a19 	add.w	sl, r4, #25
 80065e2:	68e3      	ldr	r3, [r4, #12]
 80065e4:	6832      	ldr	r2, [r6, #0]
 80065e6:	1a9b      	subs	r3, r3, r2
 80065e8:	42ab      	cmp	r3, r5
 80065ea:	dc28      	bgt.n	800663e <_printf_common+0x9a>
 80065ec:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80065f0:	1e13      	subs	r3, r2, #0
 80065f2:	6822      	ldr	r2, [r4, #0]
 80065f4:	bf18      	it	ne
 80065f6:	2301      	movne	r3, #1
 80065f8:	0692      	lsls	r2, r2, #26
 80065fa:	d42d      	bmi.n	8006658 <_printf_common+0xb4>
 80065fc:	4649      	mov	r1, r9
 80065fe:	4638      	mov	r0, r7
 8006600:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006604:	47c0      	blx	r8
 8006606:	3001      	adds	r0, #1
 8006608:	d020      	beq.n	800664c <_printf_common+0xa8>
 800660a:	6823      	ldr	r3, [r4, #0]
 800660c:	68e5      	ldr	r5, [r4, #12]
 800660e:	f003 0306 	and.w	r3, r3, #6
 8006612:	2b04      	cmp	r3, #4
 8006614:	bf18      	it	ne
 8006616:	2500      	movne	r5, #0
 8006618:	6832      	ldr	r2, [r6, #0]
 800661a:	f04f 0600 	mov.w	r6, #0
 800661e:	68a3      	ldr	r3, [r4, #8]
 8006620:	bf08      	it	eq
 8006622:	1aad      	subeq	r5, r5, r2
 8006624:	6922      	ldr	r2, [r4, #16]
 8006626:	bf08      	it	eq
 8006628:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800662c:	4293      	cmp	r3, r2
 800662e:	bfc4      	itt	gt
 8006630:	1a9b      	subgt	r3, r3, r2
 8006632:	18ed      	addgt	r5, r5, r3
 8006634:	341a      	adds	r4, #26
 8006636:	42b5      	cmp	r5, r6
 8006638:	d11a      	bne.n	8006670 <_printf_common+0xcc>
 800663a:	2000      	movs	r0, #0
 800663c:	e008      	b.n	8006650 <_printf_common+0xac>
 800663e:	2301      	movs	r3, #1
 8006640:	4652      	mov	r2, sl
 8006642:	4649      	mov	r1, r9
 8006644:	4638      	mov	r0, r7
 8006646:	47c0      	blx	r8
 8006648:	3001      	adds	r0, #1
 800664a:	d103      	bne.n	8006654 <_printf_common+0xb0>
 800664c:	f04f 30ff 	mov.w	r0, #4294967295
 8006650:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006654:	3501      	adds	r5, #1
 8006656:	e7c4      	b.n	80065e2 <_printf_common+0x3e>
 8006658:	2030      	movs	r0, #48	; 0x30
 800665a:	18e1      	adds	r1, r4, r3
 800665c:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8006660:	1c5a      	adds	r2, r3, #1
 8006662:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8006666:	4422      	add	r2, r4
 8006668:	3302      	adds	r3, #2
 800666a:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800666e:	e7c5      	b.n	80065fc <_printf_common+0x58>
 8006670:	2301      	movs	r3, #1
 8006672:	4622      	mov	r2, r4
 8006674:	4649      	mov	r1, r9
 8006676:	4638      	mov	r0, r7
 8006678:	47c0      	blx	r8
 800667a:	3001      	adds	r0, #1
 800667c:	d0e6      	beq.n	800664c <_printf_common+0xa8>
 800667e:	3601      	adds	r6, #1
 8006680:	e7d9      	b.n	8006636 <_printf_common+0x92>
	...

08006684 <_printf_i>:
 8006684:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006688:	460c      	mov	r4, r1
 800668a:	7e27      	ldrb	r7, [r4, #24]
 800668c:	4691      	mov	r9, r2
 800668e:	2f78      	cmp	r7, #120	; 0x78
 8006690:	4680      	mov	r8, r0
 8006692:	469a      	mov	sl, r3
 8006694:	990c      	ldr	r1, [sp, #48]	; 0x30
 8006696:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800669a:	d807      	bhi.n	80066ac <_printf_i+0x28>
 800669c:	2f62      	cmp	r7, #98	; 0x62
 800669e:	d80a      	bhi.n	80066b6 <_printf_i+0x32>
 80066a0:	2f00      	cmp	r7, #0
 80066a2:	f000 80d9 	beq.w	8006858 <_printf_i+0x1d4>
 80066a6:	2f58      	cmp	r7, #88	; 0x58
 80066a8:	f000 80a4 	beq.w	80067f4 <_printf_i+0x170>
 80066ac:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80066b0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80066b4:	e03a      	b.n	800672c <_printf_i+0xa8>
 80066b6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80066ba:	2b15      	cmp	r3, #21
 80066bc:	d8f6      	bhi.n	80066ac <_printf_i+0x28>
 80066be:	a001      	add	r0, pc, #4	; (adr r0, 80066c4 <_printf_i+0x40>)
 80066c0:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 80066c4:	0800671d 	.word	0x0800671d
 80066c8:	08006731 	.word	0x08006731
 80066cc:	080066ad 	.word	0x080066ad
 80066d0:	080066ad 	.word	0x080066ad
 80066d4:	080066ad 	.word	0x080066ad
 80066d8:	080066ad 	.word	0x080066ad
 80066dc:	08006731 	.word	0x08006731
 80066e0:	080066ad 	.word	0x080066ad
 80066e4:	080066ad 	.word	0x080066ad
 80066e8:	080066ad 	.word	0x080066ad
 80066ec:	080066ad 	.word	0x080066ad
 80066f0:	0800683f 	.word	0x0800683f
 80066f4:	08006761 	.word	0x08006761
 80066f8:	08006821 	.word	0x08006821
 80066fc:	080066ad 	.word	0x080066ad
 8006700:	080066ad 	.word	0x080066ad
 8006704:	08006861 	.word	0x08006861
 8006708:	080066ad 	.word	0x080066ad
 800670c:	08006761 	.word	0x08006761
 8006710:	080066ad 	.word	0x080066ad
 8006714:	080066ad 	.word	0x080066ad
 8006718:	08006829 	.word	0x08006829
 800671c:	680b      	ldr	r3, [r1, #0]
 800671e:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8006722:	1d1a      	adds	r2, r3, #4
 8006724:	681b      	ldr	r3, [r3, #0]
 8006726:	600a      	str	r2, [r1, #0]
 8006728:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800672c:	2301      	movs	r3, #1
 800672e:	e0a4      	b.n	800687a <_printf_i+0x1f6>
 8006730:	6825      	ldr	r5, [r4, #0]
 8006732:	6808      	ldr	r0, [r1, #0]
 8006734:	062e      	lsls	r6, r5, #24
 8006736:	f100 0304 	add.w	r3, r0, #4
 800673a:	d50a      	bpl.n	8006752 <_printf_i+0xce>
 800673c:	6805      	ldr	r5, [r0, #0]
 800673e:	600b      	str	r3, [r1, #0]
 8006740:	2d00      	cmp	r5, #0
 8006742:	da03      	bge.n	800674c <_printf_i+0xc8>
 8006744:	232d      	movs	r3, #45	; 0x2d
 8006746:	426d      	negs	r5, r5
 8006748:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800674c:	230a      	movs	r3, #10
 800674e:	485e      	ldr	r0, [pc, #376]	; (80068c8 <_printf_i+0x244>)
 8006750:	e019      	b.n	8006786 <_printf_i+0x102>
 8006752:	f015 0f40 	tst.w	r5, #64	; 0x40
 8006756:	6805      	ldr	r5, [r0, #0]
 8006758:	600b      	str	r3, [r1, #0]
 800675a:	bf18      	it	ne
 800675c:	b22d      	sxthne	r5, r5
 800675e:	e7ef      	b.n	8006740 <_printf_i+0xbc>
 8006760:	680b      	ldr	r3, [r1, #0]
 8006762:	6825      	ldr	r5, [r4, #0]
 8006764:	1d18      	adds	r0, r3, #4
 8006766:	6008      	str	r0, [r1, #0]
 8006768:	0628      	lsls	r0, r5, #24
 800676a:	d501      	bpl.n	8006770 <_printf_i+0xec>
 800676c:	681d      	ldr	r5, [r3, #0]
 800676e:	e002      	b.n	8006776 <_printf_i+0xf2>
 8006770:	0669      	lsls	r1, r5, #25
 8006772:	d5fb      	bpl.n	800676c <_printf_i+0xe8>
 8006774:	881d      	ldrh	r5, [r3, #0]
 8006776:	2f6f      	cmp	r7, #111	; 0x6f
 8006778:	bf0c      	ite	eq
 800677a:	2308      	moveq	r3, #8
 800677c:	230a      	movne	r3, #10
 800677e:	4852      	ldr	r0, [pc, #328]	; (80068c8 <_printf_i+0x244>)
 8006780:	2100      	movs	r1, #0
 8006782:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8006786:	6866      	ldr	r6, [r4, #4]
 8006788:	2e00      	cmp	r6, #0
 800678a:	bfa8      	it	ge
 800678c:	6821      	ldrge	r1, [r4, #0]
 800678e:	60a6      	str	r6, [r4, #8]
 8006790:	bfa4      	itt	ge
 8006792:	f021 0104 	bicge.w	r1, r1, #4
 8006796:	6021      	strge	r1, [r4, #0]
 8006798:	b90d      	cbnz	r5, 800679e <_printf_i+0x11a>
 800679a:	2e00      	cmp	r6, #0
 800679c:	d04d      	beq.n	800683a <_printf_i+0x1b6>
 800679e:	4616      	mov	r6, r2
 80067a0:	fbb5 f1f3 	udiv	r1, r5, r3
 80067a4:	fb03 5711 	mls	r7, r3, r1, r5
 80067a8:	5dc7      	ldrb	r7, [r0, r7]
 80067aa:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80067ae:	462f      	mov	r7, r5
 80067b0:	42bb      	cmp	r3, r7
 80067b2:	460d      	mov	r5, r1
 80067b4:	d9f4      	bls.n	80067a0 <_printf_i+0x11c>
 80067b6:	2b08      	cmp	r3, #8
 80067b8:	d10b      	bne.n	80067d2 <_printf_i+0x14e>
 80067ba:	6823      	ldr	r3, [r4, #0]
 80067bc:	07df      	lsls	r7, r3, #31
 80067be:	d508      	bpl.n	80067d2 <_printf_i+0x14e>
 80067c0:	6923      	ldr	r3, [r4, #16]
 80067c2:	6861      	ldr	r1, [r4, #4]
 80067c4:	4299      	cmp	r1, r3
 80067c6:	bfde      	ittt	le
 80067c8:	2330      	movle	r3, #48	; 0x30
 80067ca:	f806 3c01 	strble.w	r3, [r6, #-1]
 80067ce:	f106 36ff 	addle.w	r6, r6, #4294967295
 80067d2:	1b92      	subs	r2, r2, r6
 80067d4:	6122      	str	r2, [r4, #16]
 80067d6:	464b      	mov	r3, r9
 80067d8:	4621      	mov	r1, r4
 80067da:	4640      	mov	r0, r8
 80067dc:	f8cd a000 	str.w	sl, [sp]
 80067e0:	aa03      	add	r2, sp, #12
 80067e2:	f7ff fedf 	bl	80065a4 <_printf_common>
 80067e6:	3001      	adds	r0, #1
 80067e8:	d14c      	bne.n	8006884 <_printf_i+0x200>
 80067ea:	f04f 30ff 	mov.w	r0, #4294967295
 80067ee:	b004      	add	sp, #16
 80067f0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80067f4:	4834      	ldr	r0, [pc, #208]	; (80068c8 <_printf_i+0x244>)
 80067f6:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80067fa:	680e      	ldr	r6, [r1, #0]
 80067fc:	6823      	ldr	r3, [r4, #0]
 80067fe:	f856 5b04 	ldr.w	r5, [r6], #4
 8006802:	061f      	lsls	r7, r3, #24
 8006804:	600e      	str	r6, [r1, #0]
 8006806:	d514      	bpl.n	8006832 <_printf_i+0x1ae>
 8006808:	07d9      	lsls	r1, r3, #31
 800680a:	bf44      	itt	mi
 800680c:	f043 0320 	orrmi.w	r3, r3, #32
 8006810:	6023      	strmi	r3, [r4, #0]
 8006812:	b91d      	cbnz	r5, 800681c <_printf_i+0x198>
 8006814:	6823      	ldr	r3, [r4, #0]
 8006816:	f023 0320 	bic.w	r3, r3, #32
 800681a:	6023      	str	r3, [r4, #0]
 800681c:	2310      	movs	r3, #16
 800681e:	e7af      	b.n	8006780 <_printf_i+0xfc>
 8006820:	6823      	ldr	r3, [r4, #0]
 8006822:	f043 0320 	orr.w	r3, r3, #32
 8006826:	6023      	str	r3, [r4, #0]
 8006828:	2378      	movs	r3, #120	; 0x78
 800682a:	4828      	ldr	r0, [pc, #160]	; (80068cc <_printf_i+0x248>)
 800682c:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8006830:	e7e3      	b.n	80067fa <_printf_i+0x176>
 8006832:	065e      	lsls	r6, r3, #25
 8006834:	bf48      	it	mi
 8006836:	b2ad      	uxthmi	r5, r5
 8006838:	e7e6      	b.n	8006808 <_printf_i+0x184>
 800683a:	4616      	mov	r6, r2
 800683c:	e7bb      	b.n	80067b6 <_printf_i+0x132>
 800683e:	680b      	ldr	r3, [r1, #0]
 8006840:	6826      	ldr	r6, [r4, #0]
 8006842:	1d1d      	adds	r5, r3, #4
 8006844:	6960      	ldr	r0, [r4, #20]
 8006846:	600d      	str	r5, [r1, #0]
 8006848:	0635      	lsls	r5, r6, #24
 800684a:	681b      	ldr	r3, [r3, #0]
 800684c:	d501      	bpl.n	8006852 <_printf_i+0x1ce>
 800684e:	6018      	str	r0, [r3, #0]
 8006850:	e002      	b.n	8006858 <_printf_i+0x1d4>
 8006852:	0671      	lsls	r1, r6, #25
 8006854:	d5fb      	bpl.n	800684e <_printf_i+0x1ca>
 8006856:	8018      	strh	r0, [r3, #0]
 8006858:	2300      	movs	r3, #0
 800685a:	4616      	mov	r6, r2
 800685c:	6123      	str	r3, [r4, #16]
 800685e:	e7ba      	b.n	80067d6 <_printf_i+0x152>
 8006860:	680b      	ldr	r3, [r1, #0]
 8006862:	1d1a      	adds	r2, r3, #4
 8006864:	600a      	str	r2, [r1, #0]
 8006866:	681e      	ldr	r6, [r3, #0]
 8006868:	2100      	movs	r1, #0
 800686a:	4630      	mov	r0, r6
 800686c:	6862      	ldr	r2, [r4, #4]
 800686e:	f000 f82f 	bl	80068d0 <memchr>
 8006872:	b108      	cbz	r0, 8006878 <_printf_i+0x1f4>
 8006874:	1b80      	subs	r0, r0, r6
 8006876:	6060      	str	r0, [r4, #4]
 8006878:	6863      	ldr	r3, [r4, #4]
 800687a:	6123      	str	r3, [r4, #16]
 800687c:	2300      	movs	r3, #0
 800687e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006882:	e7a8      	b.n	80067d6 <_printf_i+0x152>
 8006884:	4632      	mov	r2, r6
 8006886:	4649      	mov	r1, r9
 8006888:	4640      	mov	r0, r8
 800688a:	6923      	ldr	r3, [r4, #16]
 800688c:	47d0      	blx	sl
 800688e:	3001      	adds	r0, #1
 8006890:	d0ab      	beq.n	80067ea <_printf_i+0x166>
 8006892:	6823      	ldr	r3, [r4, #0]
 8006894:	079b      	lsls	r3, r3, #30
 8006896:	d413      	bmi.n	80068c0 <_printf_i+0x23c>
 8006898:	68e0      	ldr	r0, [r4, #12]
 800689a:	9b03      	ldr	r3, [sp, #12]
 800689c:	4298      	cmp	r0, r3
 800689e:	bfb8      	it	lt
 80068a0:	4618      	movlt	r0, r3
 80068a2:	e7a4      	b.n	80067ee <_printf_i+0x16a>
 80068a4:	2301      	movs	r3, #1
 80068a6:	4632      	mov	r2, r6
 80068a8:	4649      	mov	r1, r9
 80068aa:	4640      	mov	r0, r8
 80068ac:	47d0      	blx	sl
 80068ae:	3001      	adds	r0, #1
 80068b0:	d09b      	beq.n	80067ea <_printf_i+0x166>
 80068b2:	3501      	adds	r5, #1
 80068b4:	68e3      	ldr	r3, [r4, #12]
 80068b6:	9903      	ldr	r1, [sp, #12]
 80068b8:	1a5b      	subs	r3, r3, r1
 80068ba:	42ab      	cmp	r3, r5
 80068bc:	dcf2      	bgt.n	80068a4 <_printf_i+0x220>
 80068be:	e7eb      	b.n	8006898 <_printf_i+0x214>
 80068c0:	2500      	movs	r5, #0
 80068c2:	f104 0619 	add.w	r6, r4, #25
 80068c6:	e7f5      	b.n	80068b4 <_printf_i+0x230>
 80068c8:	08006bf1 	.word	0x08006bf1
 80068cc:	08006c02 	.word	0x08006c02

080068d0 <memchr>:
 80068d0:	4603      	mov	r3, r0
 80068d2:	b510      	push	{r4, lr}
 80068d4:	b2c9      	uxtb	r1, r1
 80068d6:	4402      	add	r2, r0
 80068d8:	4293      	cmp	r3, r2
 80068da:	4618      	mov	r0, r3
 80068dc:	d101      	bne.n	80068e2 <memchr+0x12>
 80068de:	2000      	movs	r0, #0
 80068e0:	e003      	b.n	80068ea <memchr+0x1a>
 80068e2:	7804      	ldrb	r4, [r0, #0]
 80068e4:	3301      	adds	r3, #1
 80068e6:	428c      	cmp	r4, r1
 80068e8:	d1f6      	bne.n	80068d8 <memchr+0x8>
 80068ea:	bd10      	pop	{r4, pc}

080068ec <memmove>:
 80068ec:	4288      	cmp	r0, r1
 80068ee:	b510      	push	{r4, lr}
 80068f0:	eb01 0402 	add.w	r4, r1, r2
 80068f4:	d902      	bls.n	80068fc <memmove+0x10>
 80068f6:	4284      	cmp	r4, r0
 80068f8:	4623      	mov	r3, r4
 80068fa:	d807      	bhi.n	800690c <memmove+0x20>
 80068fc:	1e43      	subs	r3, r0, #1
 80068fe:	42a1      	cmp	r1, r4
 8006900:	d008      	beq.n	8006914 <memmove+0x28>
 8006902:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006906:	f803 2f01 	strb.w	r2, [r3, #1]!
 800690a:	e7f8      	b.n	80068fe <memmove+0x12>
 800690c:	4601      	mov	r1, r0
 800690e:	4402      	add	r2, r0
 8006910:	428a      	cmp	r2, r1
 8006912:	d100      	bne.n	8006916 <memmove+0x2a>
 8006914:	bd10      	pop	{r4, pc}
 8006916:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800691a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800691e:	e7f7      	b.n	8006910 <memmove+0x24>

08006920 <_realloc_r>:
 8006920:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006922:	4607      	mov	r7, r0
 8006924:	4614      	mov	r4, r2
 8006926:	460e      	mov	r6, r1
 8006928:	b921      	cbnz	r1, 8006934 <_realloc_r+0x14>
 800692a:	4611      	mov	r1, r2
 800692c:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8006930:	f7ff bb76 	b.w	8006020 <_malloc_r>
 8006934:	b922      	cbnz	r2, 8006940 <_realloc_r+0x20>
 8006936:	f7ff fc8d 	bl	8006254 <_free_r>
 800693a:	4625      	mov	r5, r4
 800693c:	4628      	mov	r0, r5
 800693e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006940:	f000 f814 	bl	800696c <_malloc_usable_size_r>
 8006944:	42a0      	cmp	r0, r4
 8006946:	d20f      	bcs.n	8006968 <_realloc_r+0x48>
 8006948:	4621      	mov	r1, r4
 800694a:	4638      	mov	r0, r7
 800694c:	f7ff fb68 	bl	8006020 <_malloc_r>
 8006950:	4605      	mov	r5, r0
 8006952:	2800      	cmp	r0, #0
 8006954:	d0f2      	beq.n	800693c <_realloc_r+0x1c>
 8006956:	4631      	mov	r1, r6
 8006958:	4622      	mov	r2, r4
 800695a:	f7ff fb4b 	bl	8005ff4 <memcpy>
 800695e:	4631      	mov	r1, r6
 8006960:	4638      	mov	r0, r7
 8006962:	f7ff fc77 	bl	8006254 <_free_r>
 8006966:	e7e9      	b.n	800693c <_realloc_r+0x1c>
 8006968:	4635      	mov	r5, r6
 800696a:	e7e7      	b.n	800693c <_realloc_r+0x1c>

0800696c <_malloc_usable_size_r>:
 800696c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006970:	1f18      	subs	r0, r3, #4
 8006972:	2b00      	cmp	r3, #0
 8006974:	bfbc      	itt	lt
 8006976:	580b      	ldrlt	r3, [r1, r0]
 8006978:	18c0      	addlt	r0, r0, r3
 800697a:	4770      	bx	lr

0800697c <_init>:
 800697c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800697e:	bf00      	nop
 8006980:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006982:	bc08      	pop	{r3}
 8006984:	469e      	mov	lr, r3
 8006986:	4770      	bx	lr

08006988 <_fini>:
 8006988:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800698a:	bf00      	nop
 800698c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800698e:	bc08      	pop	{r3}
 8006990:	469e      	mov	lr, r3
 8006992:	4770      	bx	lr
