0.7
2020.2
Oct 14 2022
05:20:55
D:/HardwareLab/FullAdder_4-bit/FullAdder_4-bit.sim/sim_1/behav/xsim/glbl.v,1665704903,verilog,,,,glbl,,,,,,,,
,,,,,,testbench_fa,,,,,,,,
D:/HardwareLab/FullAdder_4-bit/FullAdder_4-bit.srcs/sources_1/new/fulladder.v,1673945364,verilog,,D:/HardwareLab/FullAdder_4-bit/FullAdder_4-bit.srcs/sources_1/new/fulladder_4bit.v,,fulladder,,,,,,,,
D:/HardwareLab/FullAdder_4-bit/FullAdder_4-bit.srcs/sources_1/new/fulladder_4bit.v,1673922165,verilog,,D:/HardwareLab/FullAdder_4-bit/FullAdder_4-bit.srcs/sources_1/new/halfadder.v,,fulladder_4bit,,,,,,,,
D:/HardwareLab/FullAdder_4-bit/FullAdder_4-bit.srcs/sources_1/new/halfadder.v,1673922159,verilog,,D:/HardwareLab/FullAdder_4-bit/FullAdder_4-bit.srcs/sim_1/new/testbench_fa.v,,halfadder,,,,,,,,
