
robot_arm_basic.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000098a4  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000001c  08009a2c  08009a2c  00019a2c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08009a48  08009a48  00019a48  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08009a50  08009a50  00019a50  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  08009a54  08009a54  00019a54  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000094  20000000  08009a58  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .ccmram       00000000  10000000  10000000  00020094  2**0
                  CONTENTS
  8 .bss          00000960  20000094  20000094  00020094  2**2
                  ALLOC
  9 ._user_heap_stack 00000600  200009f4  200009f4  00020094  2**0
                  ALLOC
 10 .ARM.attributes 00000030  00000000  00000000  00020094  2**0
                  CONTENTS, READONLY
 11 .debug_info   0002159e  00000000  00000000  000200c4  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_abbrev 0000478f  00000000  00000000  00041662  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_aranges 000019f8  00000000  00000000  00045df8  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 000017f0  00000000  00000000  000477f0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_line   0000cbce  00000000  00000000  00048fe0  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_str    00007aa9  00000000  00000000  00055bae  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .comment      0000007c  00000000  00000000  0005d657  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00006e04  00000000  00000000  0005d6d4  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000094 	.word	0x20000094
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08009a14 	.word	0x08009a14

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000098 	.word	0x20000098
 80001c4:	08009a14 	.word	0x08009a14

080001c8 <__aeabi_uldivmod>:
 80001c8:	b953      	cbnz	r3, 80001e0 <__aeabi_uldivmod+0x18>
 80001ca:	b94a      	cbnz	r2, 80001e0 <__aeabi_uldivmod+0x18>
 80001cc:	2900      	cmp	r1, #0
 80001ce:	bf08      	it	eq
 80001d0:	2800      	cmpeq	r0, #0
 80001d2:	bf1c      	itt	ne
 80001d4:	f04f 31ff 	movne.w	r1, #4294967295
 80001d8:	f04f 30ff 	movne.w	r0, #4294967295
 80001dc:	f000 b97a 	b.w	80004d4 <__aeabi_idiv0>
 80001e0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001e4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001e8:	f000 f806 	bl	80001f8 <__udivmoddi4>
 80001ec:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001f4:	b004      	add	sp, #16
 80001f6:	4770      	bx	lr

080001f8 <__udivmoddi4>:
 80001f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80001fc:	468c      	mov	ip, r1
 80001fe:	460d      	mov	r5, r1
 8000200:	4604      	mov	r4, r0
 8000202:	9e08      	ldr	r6, [sp, #32]
 8000204:	2b00      	cmp	r3, #0
 8000206:	d151      	bne.n	80002ac <__udivmoddi4+0xb4>
 8000208:	428a      	cmp	r2, r1
 800020a:	4617      	mov	r7, r2
 800020c:	d96d      	bls.n	80002ea <__udivmoddi4+0xf2>
 800020e:	fab2 fe82 	clz	lr, r2
 8000212:	f1be 0f00 	cmp.w	lr, #0
 8000216:	d00b      	beq.n	8000230 <__udivmoddi4+0x38>
 8000218:	f1ce 0c20 	rsb	ip, lr, #32
 800021c:	fa01 f50e 	lsl.w	r5, r1, lr
 8000220:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000224:	fa02 f70e 	lsl.w	r7, r2, lr
 8000228:	ea4c 0c05 	orr.w	ip, ip, r5
 800022c:	fa00 f40e 	lsl.w	r4, r0, lr
 8000230:	ea4f 4a17 	mov.w	sl, r7, lsr #16
 8000234:	0c25      	lsrs	r5, r4, #16
 8000236:	fbbc f8fa 	udiv	r8, ip, sl
 800023a:	fa1f f987 	uxth.w	r9, r7
 800023e:	fb0a cc18 	mls	ip, sl, r8, ip
 8000242:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 8000246:	fb08 f309 	mul.w	r3, r8, r9
 800024a:	42ab      	cmp	r3, r5
 800024c:	d90a      	bls.n	8000264 <__udivmoddi4+0x6c>
 800024e:	19ed      	adds	r5, r5, r7
 8000250:	f108 32ff 	add.w	r2, r8, #4294967295
 8000254:	f080 8123 	bcs.w	800049e <__udivmoddi4+0x2a6>
 8000258:	42ab      	cmp	r3, r5
 800025a:	f240 8120 	bls.w	800049e <__udivmoddi4+0x2a6>
 800025e:	f1a8 0802 	sub.w	r8, r8, #2
 8000262:	443d      	add	r5, r7
 8000264:	1aed      	subs	r5, r5, r3
 8000266:	b2a4      	uxth	r4, r4
 8000268:	fbb5 f0fa 	udiv	r0, r5, sl
 800026c:	fb0a 5510 	mls	r5, sl, r0, r5
 8000270:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000274:	fb00 f909 	mul.w	r9, r0, r9
 8000278:	45a1      	cmp	r9, r4
 800027a:	d909      	bls.n	8000290 <__udivmoddi4+0x98>
 800027c:	19e4      	adds	r4, r4, r7
 800027e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000282:	f080 810a 	bcs.w	800049a <__udivmoddi4+0x2a2>
 8000286:	45a1      	cmp	r9, r4
 8000288:	f240 8107 	bls.w	800049a <__udivmoddi4+0x2a2>
 800028c:	3802      	subs	r0, #2
 800028e:	443c      	add	r4, r7
 8000290:	eba4 0409 	sub.w	r4, r4, r9
 8000294:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000298:	2100      	movs	r1, #0
 800029a:	2e00      	cmp	r6, #0
 800029c:	d061      	beq.n	8000362 <__udivmoddi4+0x16a>
 800029e:	fa24 f40e 	lsr.w	r4, r4, lr
 80002a2:	2300      	movs	r3, #0
 80002a4:	6034      	str	r4, [r6, #0]
 80002a6:	6073      	str	r3, [r6, #4]
 80002a8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002ac:	428b      	cmp	r3, r1
 80002ae:	d907      	bls.n	80002c0 <__udivmoddi4+0xc8>
 80002b0:	2e00      	cmp	r6, #0
 80002b2:	d054      	beq.n	800035e <__udivmoddi4+0x166>
 80002b4:	2100      	movs	r1, #0
 80002b6:	e886 0021 	stmia.w	r6, {r0, r5}
 80002ba:	4608      	mov	r0, r1
 80002bc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002c0:	fab3 f183 	clz	r1, r3
 80002c4:	2900      	cmp	r1, #0
 80002c6:	f040 808e 	bne.w	80003e6 <__udivmoddi4+0x1ee>
 80002ca:	42ab      	cmp	r3, r5
 80002cc:	d302      	bcc.n	80002d4 <__udivmoddi4+0xdc>
 80002ce:	4282      	cmp	r2, r0
 80002d0:	f200 80fa 	bhi.w	80004c8 <__udivmoddi4+0x2d0>
 80002d4:	1a84      	subs	r4, r0, r2
 80002d6:	eb65 0503 	sbc.w	r5, r5, r3
 80002da:	2001      	movs	r0, #1
 80002dc:	46ac      	mov	ip, r5
 80002de:	2e00      	cmp	r6, #0
 80002e0:	d03f      	beq.n	8000362 <__udivmoddi4+0x16a>
 80002e2:	e886 1010 	stmia.w	r6, {r4, ip}
 80002e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002ea:	b912      	cbnz	r2, 80002f2 <__udivmoddi4+0xfa>
 80002ec:	2701      	movs	r7, #1
 80002ee:	fbb7 f7f2 	udiv	r7, r7, r2
 80002f2:	fab7 fe87 	clz	lr, r7
 80002f6:	f1be 0f00 	cmp.w	lr, #0
 80002fa:	d134      	bne.n	8000366 <__udivmoddi4+0x16e>
 80002fc:	1beb      	subs	r3, r5, r7
 80002fe:	0c3a      	lsrs	r2, r7, #16
 8000300:	fa1f fc87 	uxth.w	ip, r7
 8000304:	2101      	movs	r1, #1
 8000306:	fbb3 f8f2 	udiv	r8, r3, r2
 800030a:	0c25      	lsrs	r5, r4, #16
 800030c:	fb02 3318 	mls	r3, r2, r8, r3
 8000310:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000314:	fb0c f308 	mul.w	r3, ip, r8
 8000318:	42ab      	cmp	r3, r5
 800031a:	d907      	bls.n	800032c <__udivmoddi4+0x134>
 800031c:	19ed      	adds	r5, r5, r7
 800031e:	f108 30ff 	add.w	r0, r8, #4294967295
 8000322:	d202      	bcs.n	800032a <__udivmoddi4+0x132>
 8000324:	42ab      	cmp	r3, r5
 8000326:	f200 80d1 	bhi.w	80004cc <__udivmoddi4+0x2d4>
 800032a:	4680      	mov	r8, r0
 800032c:	1aed      	subs	r5, r5, r3
 800032e:	b2a3      	uxth	r3, r4
 8000330:	fbb5 f0f2 	udiv	r0, r5, r2
 8000334:	fb02 5510 	mls	r5, r2, r0, r5
 8000338:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
 800033c:	fb0c fc00 	mul.w	ip, ip, r0
 8000340:	45a4      	cmp	ip, r4
 8000342:	d907      	bls.n	8000354 <__udivmoddi4+0x15c>
 8000344:	19e4      	adds	r4, r4, r7
 8000346:	f100 33ff 	add.w	r3, r0, #4294967295
 800034a:	d202      	bcs.n	8000352 <__udivmoddi4+0x15a>
 800034c:	45a4      	cmp	ip, r4
 800034e:	f200 80b8 	bhi.w	80004c2 <__udivmoddi4+0x2ca>
 8000352:	4618      	mov	r0, r3
 8000354:	eba4 040c 	sub.w	r4, r4, ip
 8000358:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 800035c:	e79d      	b.n	800029a <__udivmoddi4+0xa2>
 800035e:	4631      	mov	r1, r6
 8000360:	4630      	mov	r0, r6
 8000362:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000366:	f1ce 0420 	rsb	r4, lr, #32
 800036a:	fa05 f30e 	lsl.w	r3, r5, lr
 800036e:	fa07 f70e 	lsl.w	r7, r7, lr
 8000372:	fa20 f804 	lsr.w	r8, r0, r4
 8000376:	0c3a      	lsrs	r2, r7, #16
 8000378:	fa25 f404 	lsr.w	r4, r5, r4
 800037c:	ea48 0803 	orr.w	r8, r8, r3
 8000380:	fbb4 f1f2 	udiv	r1, r4, r2
 8000384:	ea4f 4518 	mov.w	r5, r8, lsr #16
 8000388:	fb02 4411 	mls	r4, r2, r1, r4
 800038c:	fa1f fc87 	uxth.w	ip, r7
 8000390:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
 8000394:	fb01 f30c 	mul.w	r3, r1, ip
 8000398:	42ab      	cmp	r3, r5
 800039a:	fa00 f40e 	lsl.w	r4, r0, lr
 800039e:	d909      	bls.n	80003b4 <__udivmoddi4+0x1bc>
 80003a0:	19ed      	adds	r5, r5, r7
 80003a2:	f101 30ff 	add.w	r0, r1, #4294967295
 80003a6:	f080 808a 	bcs.w	80004be <__udivmoddi4+0x2c6>
 80003aa:	42ab      	cmp	r3, r5
 80003ac:	f240 8087 	bls.w	80004be <__udivmoddi4+0x2c6>
 80003b0:	3902      	subs	r1, #2
 80003b2:	443d      	add	r5, r7
 80003b4:	1aeb      	subs	r3, r5, r3
 80003b6:	fa1f f588 	uxth.w	r5, r8
 80003ba:	fbb3 f0f2 	udiv	r0, r3, r2
 80003be:	fb02 3310 	mls	r3, r2, r0, r3
 80003c2:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 80003c6:	fb00 f30c 	mul.w	r3, r0, ip
 80003ca:	42ab      	cmp	r3, r5
 80003cc:	d907      	bls.n	80003de <__udivmoddi4+0x1e6>
 80003ce:	19ed      	adds	r5, r5, r7
 80003d0:	f100 38ff 	add.w	r8, r0, #4294967295
 80003d4:	d26f      	bcs.n	80004b6 <__udivmoddi4+0x2be>
 80003d6:	42ab      	cmp	r3, r5
 80003d8:	d96d      	bls.n	80004b6 <__udivmoddi4+0x2be>
 80003da:	3802      	subs	r0, #2
 80003dc:	443d      	add	r5, r7
 80003de:	1aeb      	subs	r3, r5, r3
 80003e0:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003e4:	e78f      	b.n	8000306 <__udivmoddi4+0x10e>
 80003e6:	f1c1 0720 	rsb	r7, r1, #32
 80003ea:	fa22 f807 	lsr.w	r8, r2, r7
 80003ee:	408b      	lsls	r3, r1
 80003f0:	fa05 f401 	lsl.w	r4, r5, r1
 80003f4:	ea48 0303 	orr.w	r3, r8, r3
 80003f8:	fa20 fe07 	lsr.w	lr, r0, r7
 80003fc:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 8000400:	40fd      	lsrs	r5, r7
 8000402:	ea4e 0e04 	orr.w	lr, lr, r4
 8000406:	fbb5 f9fc 	udiv	r9, r5, ip
 800040a:	ea4f 441e 	mov.w	r4, lr, lsr #16
 800040e:	fb0c 5519 	mls	r5, ip, r9, r5
 8000412:	fa1f f883 	uxth.w	r8, r3
 8000416:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 800041a:	fb09 f408 	mul.w	r4, r9, r8
 800041e:	42ac      	cmp	r4, r5
 8000420:	fa02 f201 	lsl.w	r2, r2, r1
 8000424:	fa00 fa01 	lsl.w	sl, r0, r1
 8000428:	d908      	bls.n	800043c <__udivmoddi4+0x244>
 800042a:	18ed      	adds	r5, r5, r3
 800042c:	f109 30ff 	add.w	r0, r9, #4294967295
 8000430:	d243      	bcs.n	80004ba <__udivmoddi4+0x2c2>
 8000432:	42ac      	cmp	r4, r5
 8000434:	d941      	bls.n	80004ba <__udivmoddi4+0x2c2>
 8000436:	f1a9 0902 	sub.w	r9, r9, #2
 800043a:	441d      	add	r5, r3
 800043c:	1b2d      	subs	r5, r5, r4
 800043e:	fa1f fe8e 	uxth.w	lr, lr
 8000442:	fbb5 f0fc 	udiv	r0, r5, ip
 8000446:	fb0c 5510 	mls	r5, ip, r0, r5
 800044a:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
 800044e:	fb00 f808 	mul.w	r8, r0, r8
 8000452:	45a0      	cmp	r8, r4
 8000454:	d907      	bls.n	8000466 <__udivmoddi4+0x26e>
 8000456:	18e4      	adds	r4, r4, r3
 8000458:	f100 35ff 	add.w	r5, r0, #4294967295
 800045c:	d229      	bcs.n	80004b2 <__udivmoddi4+0x2ba>
 800045e:	45a0      	cmp	r8, r4
 8000460:	d927      	bls.n	80004b2 <__udivmoddi4+0x2ba>
 8000462:	3802      	subs	r0, #2
 8000464:	441c      	add	r4, r3
 8000466:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800046a:	eba4 0408 	sub.w	r4, r4, r8
 800046e:	fba0 8902 	umull	r8, r9, r0, r2
 8000472:	454c      	cmp	r4, r9
 8000474:	46c6      	mov	lr, r8
 8000476:	464d      	mov	r5, r9
 8000478:	d315      	bcc.n	80004a6 <__udivmoddi4+0x2ae>
 800047a:	d012      	beq.n	80004a2 <__udivmoddi4+0x2aa>
 800047c:	b156      	cbz	r6, 8000494 <__udivmoddi4+0x29c>
 800047e:	ebba 030e 	subs.w	r3, sl, lr
 8000482:	eb64 0405 	sbc.w	r4, r4, r5
 8000486:	fa04 f707 	lsl.w	r7, r4, r7
 800048a:	40cb      	lsrs	r3, r1
 800048c:	431f      	orrs	r7, r3
 800048e:	40cc      	lsrs	r4, r1
 8000490:	6037      	str	r7, [r6, #0]
 8000492:	6074      	str	r4, [r6, #4]
 8000494:	2100      	movs	r1, #0
 8000496:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800049a:	4618      	mov	r0, r3
 800049c:	e6f8      	b.n	8000290 <__udivmoddi4+0x98>
 800049e:	4690      	mov	r8, r2
 80004a0:	e6e0      	b.n	8000264 <__udivmoddi4+0x6c>
 80004a2:	45c2      	cmp	sl, r8
 80004a4:	d2ea      	bcs.n	800047c <__udivmoddi4+0x284>
 80004a6:	ebb8 0e02 	subs.w	lr, r8, r2
 80004aa:	eb69 0503 	sbc.w	r5, r9, r3
 80004ae:	3801      	subs	r0, #1
 80004b0:	e7e4      	b.n	800047c <__udivmoddi4+0x284>
 80004b2:	4628      	mov	r0, r5
 80004b4:	e7d7      	b.n	8000466 <__udivmoddi4+0x26e>
 80004b6:	4640      	mov	r0, r8
 80004b8:	e791      	b.n	80003de <__udivmoddi4+0x1e6>
 80004ba:	4681      	mov	r9, r0
 80004bc:	e7be      	b.n	800043c <__udivmoddi4+0x244>
 80004be:	4601      	mov	r1, r0
 80004c0:	e778      	b.n	80003b4 <__udivmoddi4+0x1bc>
 80004c2:	3802      	subs	r0, #2
 80004c4:	443c      	add	r4, r7
 80004c6:	e745      	b.n	8000354 <__udivmoddi4+0x15c>
 80004c8:	4608      	mov	r0, r1
 80004ca:	e708      	b.n	80002de <__udivmoddi4+0xe6>
 80004cc:	f1a8 0802 	sub.w	r8, r8, #2
 80004d0:	443d      	add	r5, r7
 80004d2:	e72b      	b.n	800032c <__udivmoddi4+0x134>

080004d4 <__aeabi_idiv0>:
 80004d4:	4770      	bx	lr
 80004d6:	bf00      	nop

080004d8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80004d8:	b580      	push	{r7, lr}
 80004da:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80004dc:	4a0e      	ldr	r2, [pc, #56]	; (8000518 <HAL_Init+0x40>)
 80004de:	4b0e      	ldr	r3, [pc, #56]	; (8000518 <HAL_Init+0x40>)
 80004e0:	681b      	ldr	r3, [r3, #0]
 80004e2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80004e6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80004e8:	4a0b      	ldr	r2, [pc, #44]	; (8000518 <HAL_Init+0x40>)
 80004ea:	4b0b      	ldr	r3, [pc, #44]	; (8000518 <HAL_Init+0x40>)
 80004ec:	681b      	ldr	r3, [r3, #0]
 80004ee:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80004f2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80004f4:	4a08      	ldr	r2, [pc, #32]	; (8000518 <HAL_Init+0x40>)
 80004f6:	4b08      	ldr	r3, [pc, #32]	; (8000518 <HAL_Init+0x40>)
 80004f8:	681b      	ldr	r3, [r3, #0]
 80004fa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80004fe:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000500:	2003      	movs	r0, #3
 8000502:	f000 f94b 	bl	800079c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000506:	2000      	movs	r0, #0
 8000508:	f000 f808 	bl	800051c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800050c:	f008 fa0a 	bl	8008924 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000510:	2300      	movs	r3, #0
}
 8000512:	4618      	mov	r0, r3
 8000514:	bd80      	pop	{r7, pc}
 8000516:	bf00      	nop
 8000518:	40023c00 	.word	0x40023c00

0800051c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800051c:	b580      	push	{r7, lr}
 800051e:	b082      	sub	sp, #8
 8000520:	af00      	add	r7, sp, #0
 8000522:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000524:	4b12      	ldr	r3, [pc, #72]	; (8000570 <HAL_InitTick+0x54>)
 8000526:	681a      	ldr	r2, [r3, #0]
 8000528:	4b12      	ldr	r3, [pc, #72]	; (8000574 <HAL_InitTick+0x58>)
 800052a:	781b      	ldrb	r3, [r3, #0]
 800052c:	4619      	mov	r1, r3
 800052e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000532:	fbb3 f3f1 	udiv	r3, r3, r1
 8000536:	fbb2 f3f3 	udiv	r3, r2, r3
 800053a:	4618      	mov	r0, r3
 800053c:	f000 f963 	bl	8000806 <HAL_SYSTICK_Config>
 8000540:	4603      	mov	r3, r0
 8000542:	2b00      	cmp	r3, #0
 8000544:	d001      	beq.n	800054a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000546:	2301      	movs	r3, #1
 8000548:	e00e      	b.n	8000568 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800054a:	687b      	ldr	r3, [r7, #4]
 800054c:	2b0f      	cmp	r3, #15
 800054e:	d80a      	bhi.n	8000566 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000550:	2200      	movs	r2, #0
 8000552:	6879      	ldr	r1, [r7, #4]
 8000554:	f04f 30ff 	mov.w	r0, #4294967295
 8000558:	f000 f92b 	bl	80007b2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800055c:	4a06      	ldr	r2, [pc, #24]	; (8000578 <HAL_InitTick+0x5c>)
 800055e:	687b      	ldr	r3, [r7, #4]
 8000560:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000562:	2300      	movs	r3, #0
 8000564:	e000      	b.n	8000568 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000566:	2301      	movs	r3, #1
}
 8000568:	4618      	mov	r0, r3
 800056a:	3708      	adds	r7, #8
 800056c:	46bd      	mov	sp, r7
 800056e:	bd80      	pop	{r7, pc}
 8000570:	2000002c 	.word	0x2000002c
 8000574:	20000004 	.word	0x20000004
 8000578:	20000000 	.word	0x20000000

0800057c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800057c:	b480      	push	{r7}
 800057e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000580:	4b06      	ldr	r3, [pc, #24]	; (800059c <HAL_IncTick+0x20>)
 8000582:	781b      	ldrb	r3, [r3, #0]
 8000584:	461a      	mov	r2, r3
 8000586:	4b06      	ldr	r3, [pc, #24]	; (80005a0 <HAL_IncTick+0x24>)
 8000588:	681b      	ldr	r3, [r3, #0]
 800058a:	4413      	add	r3, r2
 800058c:	4a04      	ldr	r2, [pc, #16]	; (80005a0 <HAL_IncTick+0x24>)
 800058e:	6013      	str	r3, [r2, #0]
}
 8000590:	bf00      	nop
 8000592:	46bd      	mov	sp, r7
 8000594:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000598:	4770      	bx	lr
 800059a:	bf00      	nop
 800059c:	20000004 	.word	0x20000004
 80005a0:	200000b8 	.word	0x200000b8

080005a4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80005a4:	b480      	push	{r7}
 80005a6:	af00      	add	r7, sp, #0
  return uwTick;
 80005a8:	4b03      	ldr	r3, [pc, #12]	; (80005b8 <HAL_GetTick+0x14>)
 80005aa:	681b      	ldr	r3, [r3, #0]
}
 80005ac:	4618      	mov	r0, r3
 80005ae:	46bd      	mov	sp, r7
 80005b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005b4:	4770      	bx	lr
 80005b6:	bf00      	nop
 80005b8:	200000b8 	.word	0x200000b8

080005bc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80005bc:	b580      	push	{r7, lr}
 80005be:	b084      	sub	sp, #16
 80005c0:	af00      	add	r7, sp, #0
 80005c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80005c4:	f7ff ffee 	bl	80005a4 <HAL_GetTick>
 80005c8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80005ca:	687b      	ldr	r3, [r7, #4]
 80005cc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80005ce:	68fb      	ldr	r3, [r7, #12]
 80005d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80005d4:	d005      	beq.n	80005e2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80005d6:	4b09      	ldr	r3, [pc, #36]	; (80005fc <HAL_Delay+0x40>)
 80005d8:	781b      	ldrb	r3, [r3, #0]
 80005da:	461a      	mov	r2, r3
 80005dc:	68fb      	ldr	r3, [r7, #12]
 80005de:	4413      	add	r3, r2
 80005e0:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80005e2:	bf00      	nop
 80005e4:	f7ff ffde 	bl	80005a4 <HAL_GetTick>
 80005e8:	4602      	mov	r2, r0
 80005ea:	68bb      	ldr	r3, [r7, #8]
 80005ec:	1ad2      	subs	r2, r2, r3
 80005ee:	68fb      	ldr	r3, [r7, #12]
 80005f0:	429a      	cmp	r2, r3
 80005f2:	d3f7      	bcc.n	80005e4 <HAL_Delay+0x28>
  {
  }
}
 80005f4:	bf00      	nop
 80005f6:	3710      	adds	r7, #16
 80005f8:	46bd      	mov	sp, r7
 80005fa:	bd80      	pop	{r7, pc}
 80005fc:	20000004 	.word	0x20000004

08000600 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000600:	b480      	push	{r7}
 8000602:	b085      	sub	sp, #20
 8000604:	af00      	add	r7, sp, #0
 8000606:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000608:	687b      	ldr	r3, [r7, #4]
 800060a:	f003 0307 	and.w	r3, r3, #7
 800060e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000610:	4b0c      	ldr	r3, [pc, #48]	; (8000644 <__NVIC_SetPriorityGrouping+0x44>)
 8000612:	68db      	ldr	r3, [r3, #12]
 8000614:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000616:	68ba      	ldr	r2, [r7, #8]
 8000618:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800061c:	4013      	ands	r3, r2
 800061e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000620:	68fb      	ldr	r3, [r7, #12]
 8000622:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000624:	68bb      	ldr	r3, [r7, #8]
 8000626:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000628:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800062c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000630:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000632:	4a04      	ldr	r2, [pc, #16]	; (8000644 <__NVIC_SetPriorityGrouping+0x44>)
 8000634:	68bb      	ldr	r3, [r7, #8]
 8000636:	60d3      	str	r3, [r2, #12]
}
 8000638:	bf00      	nop
 800063a:	3714      	adds	r7, #20
 800063c:	46bd      	mov	sp, r7
 800063e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000642:	4770      	bx	lr
 8000644:	e000ed00 	.word	0xe000ed00

08000648 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000648:	b480      	push	{r7}
 800064a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800064c:	4b04      	ldr	r3, [pc, #16]	; (8000660 <__NVIC_GetPriorityGrouping+0x18>)
 800064e:	68db      	ldr	r3, [r3, #12]
 8000650:	0a1b      	lsrs	r3, r3, #8
 8000652:	f003 0307 	and.w	r3, r3, #7
}
 8000656:	4618      	mov	r0, r3
 8000658:	46bd      	mov	sp, r7
 800065a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800065e:	4770      	bx	lr
 8000660:	e000ed00 	.word	0xe000ed00

08000664 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000664:	b480      	push	{r7}
 8000666:	b083      	sub	sp, #12
 8000668:	af00      	add	r7, sp, #0
 800066a:	4603      	mov	r3, r0
 800066c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800066e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000672:	2b00      	cmp	r3, #0
 8000674:	db0b      	blt.n	800068e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000676:	4909      	ldr	r1, [pc, #36]	; (800069c <__NVIC_EnableIRQ+0x38>)
 8000678:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800067c:	095b      	lsrs	r3, r3, #5
 800067e:	79fa      	ldrb	r2, [r7, #7]
 8000680:	f002 021f 	and.w	r2, r2, #31
 8000684:	2001      	movs	r0, #1
 8000686:	fa00 f202 	lsl.w	r2, r0, r2
 800068a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800068e:	bf00      	nop
 8000690:	370c      	adds	r7, #12
 8000692:	46bd      	mov	sp, r7
 8000694:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000698:	4770      	bx	lr
 800069a:	bf00      	nop
 800069c:	e000e100 	.word	0xe000e100

080006a0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80006a0:	b480      	push	{r7}
 80006a2:	b083      	sub	sp, #12
 80006a4:	af00      	add	r7, sp, #0
 80006a6:	4603      	mov	r3, r0
 80006a8:	6039      	str	r1, [r7, #0]
 80006aa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80006ac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80006b0:	2b00      	cmp	r3, #0
 80006b2:	db0a      	blt.n	80006ca <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80006b4:	490d      	ldr	r1, [pc, #52]	; (80006ec <__NVIC_SetPriority+0x4c>)
 80006b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80006ba:	683a      	ldr	r2, [r7, #0]
 80006bc:	b2d2      	uxtb	r2, r2
 80006be:	0112      	lsls	r2, r2, #4
 80006c0:	b2d2      	uxtb	r2, r2
 80006c2:	440b      	add	r3, r1
 80006c4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80006c8:	e00a      	b.n	80006e0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80006ca:	4909      	ldr	r1, [pc, #36]	; (80006f0 <__NVIC_SetPriority+0x50>)
 80006cc:	79fb      	ldrb	r3, [r7, #7]
 80006ce:	f003 030f 	and.w	r3, r3, #15
 80006d2:	3b04      	subs	r3, #4
 80006d4:	683a      	ldr	r2, [r7, #0]
 80006d6:	b2d2      	uxtb	r2, r2
 80006d8:	0112      	lsls	r2, r2, #4
 80006da:	b2d2      	uxtb	r2, r2
 80006dc:	440b      	add	r3, r1
 80006de:	761a      	strb	r2, [r3, #24]
}
 80006e0:	bf00      	nop
 80006e2:	370c      	adds	r7, #12
 80006e4:	46bd      	mov	sp, r7
 80006e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006ea:	4770      	bx	lr
 80006ec:	e000e100 	.word	0xe000e100
 80006f0:	e000ed00 	.word	0xe000ed00

080006f4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80006f4:	b480      	push	{r7}
 80006f6:	b089      	sub	sp, #36	; 0x24
 80006f8:	af00      	add	r7, sp, #0
 80006fa:	60f8      	str	r0, [r7, #12]
 80006fc:	60b9      	str	r1, [r7, #8]
 80006fe:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000700:	68fb      	ldr	r3, [r7, #12]
 8000702:	f003 0307 	and.w	r3, r3, #7
 8000706:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000708:	69fb      	ldr	r3, [r7, #28]
 800070a:	f1c3 0307 	rsb	r3, r3, #7
 800070e:	2b04      	cmp	r3, #4
 8000710:	bf28      	it	cs
 8000712:	2304      	movcs	r3, #4
 8000714:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000716:	69fb      	ldr	r3, [r7, #28]
 8000718:	3304      	adds	r3, #4
 800071a:	2b06      	cmp	r3, #6
 800071c:	d902      	bls.n	8000724 <NVIC_EncodePriority+0x30>
 800071e:	69fb      	ldr	r3, [r7, #28]
 8000720:	3b03      	subs	r3, #3
 8000722:	e000      	b.n	8000726 <NVIC_EncodePriority+0x32>
 8000724:	2300      	movs	r3, #0
 8000726:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000728:	2201      	movs	r2, #1
 800072a:	69bb      	ldr	r3, [r7, #24]
 800072c:	fa02 f303 	lsl.w	r3, r2, r3
 8000730:	1e5a      	subs	r2, r3, #1
 8000732:	68bb      	ldr	r3, [r7, #8]
 8000734:	401a      	ands	r2, r3
 8000736:	697b      	ldr	r3, [r7, #20]
 8000738:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800073a:	2101      	movs	r1, #1
 800073c:	697b      	ldr	r3, [r7, #20]
 800073e:	fa01 f303 	lsl.w	r3, r1, r3
 8000742:	1e59      	subs	r1, r3, #1
 8000744:	687b      	ldr	r3, [r7, #4]
 8000746:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000748:	4313      	orrs	r3, r2
         );
}
 800074a:	4618      	mov	r0, r3
 800074c:	3724      	adds	r7, #36	; 0x24
 800074e:	46bd      	mov	sp, r7
 8000750:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000754:	4770      	bx	lr
	...

08000758 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000758:	b580      	push	{r7, lr}
 800075a:	b082      	sub	sp, #8
 800075c:	af00      	add	r7, sp, #0
 800075e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000760:	687b      	ldr	r3, [r7, #4]
 8000762:	3b01      	subs	r3, #1
 8000764:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000768:	d301      	bcc.n	800076e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800076a:	2301      	movs	r3, #1
 800076c:	e00f      	b.n	800078e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800076e:	4a0a      	ldr	r2, [pc, #40]	; (8000798 <SysTick_Config+0x40>)
 8000770:	687b      	ldr	r3, [r7, #4]
 8000772:	3b01      	subs	r3, #1
 8000774:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000776:	210f      	movs	r1, #15
 8000778:	f04f 30ff 	mov.w	r0, #4294967295
 800077c:	f7ff ff90 	bl	80006a0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000780:	4b05      	ldr	r3, [pc, #20]	; (8000798 <SysTick_Config+0x40>)
 8000782:	2200      	movs	r2, #0
 8000784:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000786:	4b04      	ldr	r3, [pc, #16]	; (8000798 <SysTick_Config+0x40>)
 8000788:	2207      	movs	r2, #7
 800078a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800078c:	2300      	movs	r3, #0
}
 800078e:	4618      	mov	r0, r3
 8000790:	3708      	adds	r7, #8
 8000792:	46bd      	mov	sp, r7
 8000794:	bd80      	pop	{r7, pc}
 8000796:	bf00      	nop
 8000798:	e000e010 	.word	0xe000e010

0800079c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800079c:	b580      	push	{r7, lr}
 800079e:	b082      	sub	sp, #8
 80007a0:	af00      	add	r7, sp, #0
 80007a2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80007a4:	6878      	ldr	r0, [r7, #4]
 80007a6:	f7ff ff2b 	bl	8000600 <__NVIC_SetPriorityGrouping>
}
 80007aa:	bf00      	nop
 80007ac:	3708      	adds	r7, #8
 80007ae:	46bd      	mov	sp, r7
 80007b0:	bd80      	pop	{r7, pc}

080007b2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80007b2:	b580      	push	{r7, lr}
 80007b4:	b086      	sub	sp, #24
 80007b6:	af00      	add	r7, sp, #0
 80007b8:	4603      	mov	r3, r0
 80007ba:	60b9      	str	r1, [r7, #8]
 80007bc:	607a      	str	r2, [r7, #4]
 80007be:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80007c0:	2300      	movs	r3, #0
 80007c2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80007c4:	f7ff ff40 	bl	8000648 <__NVIC_GetPriorityGrouping>
 80007c8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80007ca:	687a      	ldr	r2, [r7, #4]
 80007cc:	68b9      	ldr	r1, [r7, #8]
 80007ce:	6978      	ldr	r0, [r7, #20]
 80007d0:	f7ff ff90 	bl	80006f4 <NVIC_EncodePriority>
 80007d4:	4602      	mov	r2, r0
 80007d6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80007da:	4611      	mov	r1, r2
 80007dc:	4618      	mov	r0, r3
 80007de:	f7ff ff5f 	bl	80006a0 <__NVIC_SetPriority>
}
 80007e2:	bf00      	nop
 80007e4:	3718      	adds	r7, #24
 80007e6:	46bd      	mov	sp, r7
 80007e8:	bd80      	pop	{r7, pc}

080007ea <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80007ea:	b580      	push	{r7, lr}
 80007ec:	b082      	sub	sp, #8
 80007ee:	af00      	add	r7, sp, #0
 80007f0:	4603      	mov	r3, r0
 80007f2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80007f4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80007f8:	4618      	mov	r0, r3
 80007fa:	f7ff ff33 	bl	8000664 <__NVIC_EnableIRQ>
}
 80007fe:	bf00      	nop
 8000800:	3708      	adds	r7, #8
 8000802:	46bd      	mov	sp, r7
 8000804:	bd80      	pop	{r7, pc}

08000806 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000806:	b580      	push	{r7, lr}
 8000808:	b082      	sub	sp, #8
 800080a:	af00      	add	r7, sp, #0
 800080c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800080e:	6878      	ldr	r0, [r7, #4]
 8000810:	f7ff ffa2 	bl	8000758 <SysTick_Config>
 8000814:	4603      	mov	r3, r0
}
 8000816:	4618      	mov	r0, r3
 8000818:	3708      	adds	r7, #8
 800081a:	46bd      	mov	sp, r7
 800081c:	bd80      	pop	{r7, pc}

0800081e <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800081e:	b480      	push	{r7}
 8000820:	b083      	sub	sp, #12
 8000822:	af00      	add	r7, sp, #0
 8000824:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8000826:	687b      	ldr	r3, [r7, #4]
 8000828:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800082c:	b2db      	uxtb	r3, r3
 800082e:	2b02      	cmp	r3, #2
 8000830:	d004      	beq.n	800083c <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000832:	687b      	ldr	r3, [r7, #4]
 8000834:	2280      	movs	r2, #128	; 0x80
 8000836:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8000838:	2301      	movs	r3, #1
 800083a:	e00c      	b.n	8000856 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800083c:	687b      	ldr	r3, [r7, #4]
 800083e:	2205      	movs	r2, #5
 8000840:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8000844:	687b      	ldr	r3, [r7, #4]
 8000846:	681b      	ldr	r3, [r3, #0]
 8000848:	687a      	ldr	r2, [r7, #4]
 800084a:	6812      	ldr	r2, [r2, #0]
 800084c:	6812      	ldr	r2, [r2, #0]
 800084e:	f022 0201 	bic.w	r2, r2, #1
 8000852:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8000854:	2300      	movs	r3, #0
}
 8000856:	4618      	mov	r0, r3
 8000858:	370c      	adds	r7, #12
 800085a:	46bd      	mov	sp, r7
 800085c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000860:	4770      	bx	lr
	...

08000864 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000864:	b480      	push	{r7}
 8000866:	b089      	sub	sp, #36	; 0x24
 8000868:	af00      	add	r7, sp, #0
 800086a:	6078      	str	r0, [r7, #4]
 800086c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800086e:	2300      	movs	r3, #0
 8000870:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000872:	2300      	movs	r3, #0
 8000874:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8000876:	2300      	movs	r3, #0
 8000878:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800087a:	2300      	movs	r3, #0
 800087c:	61fb      	str	r3, [r7, #28]
 800087e:	e16b      	b.n	8000b58 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8000880:	2201      	movs	r2, #1
 8000882:	69fb      	ldr	r3, [r7, #28]
 8000884:	fa02 f303 	lsl.w	r3, r2, r3
 8000888:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800088a:	683b      	ldr	r3, [r7, #0]
 800088c:	681a      	ldr	r2, [r3, #0]
 800088e:	697b      	ldr	r3, [r7, #20]
 8000890:	4013      	ands	r3, r2
 8000892:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8000894:	693a      	ldr	r2, [r7, #16]
 8000896:	697b      	ldr	r3, [r7, #20]
 8000898:	429a      	cmp	r2, r3
 800089a:	f040 815a 	bne.w	8000b52 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800089e:	683b      	ldr	r3, [r7, #0]
 80008a0:	685b      	ldr	r3, [r3, #4]
 80008a2:	2b01      	cmp	r3, #1
 80008a4:	d00b      	beq.n	80008be <HAL_GPIO_Init+0x5a>
 80008a6:	683b      	ldr	r3, [r7, #0]
 80008a8:	685b      	ldr	r3, [r3, #4]
 80008aa:	2b02      	cmp	r3, #2
 80008ac:	d007      	beq.n	80008be <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80008ae:	683b      	ldr	r3, [r7, #0]
 80008b0:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80008b2:	2b11      	cmp	r3, #17
 80008b4:	d003      	beq.n	80008be <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80008b6:	683b      	ldr	r3, [r7, #0]
 80008b8:	685b      	ldr	r3, [r3, #4]
 80008ba:	2b12      	cmp	r3, #18
 80008bc:	d130      	bne.n	8000920 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80008be:	687b      	ldr	r3, [r7, #4]
 80008c0:	689b      	ldr	r3, [r3, #8]
 80008c2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80008c4:	69fb      	ldr	r3, [r7, #28]
 80008c6:	005b      	lsls	r3, r3, #1
 80008c8:	2203      	movs	r2, #3
 80008ca:	fa02 f303 	lsl.w	r3, r2, r3
 80008ce:	43db      	mvns	r3, r3
 80008d0:	69ba      	ldr	r2, [r7, #24]
 80008d2:	4013      	ands	r3, r2
 80008d4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80008d6:	683b      	ldr	r3, [r7, #0]
 80008d8:	68da      	ldr	r2, [r3, #12]
 80008da:	69fb      	ldr	r3, [r7, #28]
 80008dc:	005b      	lsls	r3, r3, #1
 80008de:	fa02 f303 	lsl.w	r3, r2, r3
 80008e2:	69ba      	ldr	r2, [r7, #24]
 80008e4:	4313      	orrs	r3, r2
 80008e6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80008e8:	687b      	ldr	r3, [r7, #4]
 80008ea:	69ba      	ldr	r2, [r7, #24]
 80008ec:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80008ee:	687b      	ldr	r3, [r7, #4]
 80008f0:	685b      	ldr	r3, [r3, #4]
 80008f2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80008f4:	2201      	movs	r2, #1
 80008f6:	69fb      	ldr	r3, [r7, #28]
 80008f8:	fa02 f303 	lsl.w	r3, r2, r3
 80008fc:	43db      	mvns	r3, r3
 80008fe:	69ba      	ldr	r2, [r7, #24]
 8000900:	4013      	ands	r3, r2
 8000902:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8000904:	683b      	ldr	r3, [r7, #0]
 8000906:	685b      	ldr	r3, [r3, #4]
 8000908:	091b      	lsrs	r3, r3, #4
 800090a:	f003 0201 	and.w	r2, r3, #1
 800090e:	69fb      	ldr	r3, [r7, #28]
 8000910:	fa02 f303 	lsl.w	r3, r2, r3
 8000914:	69ba      	ldr	r2, [r7, #24]
 8000916:	4313      	orrs	r3, r2
 8000918:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800091a:	687b      	ldr	r3, [r7, #4]
 800091c:	69ba      	ldr	r2, [r7, #24]
 800091e:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8000920:	687b      	ldr	r3, [r7, #4]
 8000922:	68db      	ldr	r3, [r3, #12]
 8000924:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000926:	69fb      	ldr	r3, [r7, #28]
 8000928:	005b      	lsls	r3, r3, #1
 800092a:	2203      	movs	r2, #3
 800092c:	fa02 f303 	lsl.w	r3, r2, r3
 8000930:	43db      	mvns	r3, r3
 8000932:	69ba      	ldr	r2, [r7, #24]
 8000934:	4013      	ands	r3, r2
 8000936:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000938:	683b      	ldr	r3, [r7, #0]
 800093a:	689a      	ldr	r2, [r3, #8]
 800093c:	69fb      	ldr	r3, [r7, #28]
 800093e:	005b      	lsls	r3, r3, #1
 8000940:	fa02 f303 	lsl.w	r3, r2, r3
 8000944:	69ba      	ldr	r2, [r7, #24]
 8000946:	4313      	orrs	r3, r2
 8000948:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 800094a:	687b      	ldr	r3, [r7, #4]
 800094c:	69ba      	ldr	r2, [r7, #24]
 800094e:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000950:	683b      	ldr	r3, [r7, #0]
 8000952:	685b      	ldr	r3, [r3, #4]
 8000954:	2b02      	cmp	r3, #2
 8000956:	d003      	beq.n	8000960 <HAL_GPIO_Init+0xfc>
 8000958:	683b      	ldr	r3, [r7, #0]
 800095a:	685b      	ldr	r3, [r3, #4]
 800095c:	2b12      	cmp	r3, #18
 800095e:	d123      	bne.n	80009a8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000960:	69fb      	ldr	r3, [r7, #28]
 8000962:	08da      	lsrs	r2, r3, #3
 8000964:	687b      	ldr	r3, [r7, #4]
 8000966:	3208      	adds	r2, #8
 8000968:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800096c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800096e:	69fb      	ldr	r3, [r7, #28]
 8000970:	f003 0307 	and.w	r3, r3, #7
 8000974:	009b      	lsls	r3, r3, #2
 8000976:	220f      	movs	r2, #15
 8000978:	fa02 f303 	lsl.w	r3, r2, r3
 800097c:	43db      	mvns	r3, r3
 800097e:	69ba      	ldr	r2, [r7, #24]
 8000980:	4013      	ands	r3, r2
 8000982:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8000984:	683b      	ldr	r3, [r7, #0]
 8000986:	691a      	ldr	r2, [r3, #16]
 8000988:	69fb      	ldr	r3, [r7, #28]
 800098a:	f003 0307 	and.w	r3, r3, #7
 800098e:	009b      	lsls	r3, r3, #2
 8000990:	fa02 f303 	lsl.w	r3, r2, r3
 8000994:	69ba      	ldr	r2, [r7, #24]
 8000996:	4313      	orrs	r3, r2
 8000998:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800099a:	69fb      	ldr	r3, [r7, #28]
 800099c:	08da      	lsrs	r2, r3, #3
 800099e:	687b      	ldr	r3, [r7, #4]
 80009a0:	3208      	adds	r2, #8
 80009a2:	69b9      	ldr	r1, [r7, #24]
 80009a4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80009a8:	687b      	ldr	r3, [r7, #4]
 80009aa:	681b      	ldr	r3, [r3, #0]
 80009ac:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80009ae:	69fb      	ldr	r3, [r7, #28]
 80009b0:	005b      	lsls	r3, r3, #1
 80009b2:	2203      	movs	r2, #3
 80009b4:	fa02 f303 	lsl.w	r3, r2, r3
 80009b8:	43db      	mvns	r3, r3
 80009ba:	69ba      	ldr	r2, [r7, #24]
 80009bc:	4013      	ands	r3, r2
 80009be:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80009c0:	683b      	ldr	r3, [r7, #0]
 80009c2:	685b      	ldr	r3, [r3, #4]
 80009c4:	f003 0203 	and.w	r2, r3, #3
 80009c8:	69fb      	ldr	r3, [r7, #28]
 80009ca:	005b      	lsls	r3, r3, #1
 80009cc:	fa02 f303 	lsl.w	r3, r2, r3
 80009d0:	69ba      	ldr	r2, [r7, #24]
 80009d2:	4313      	orrs	r3, r2
 80009d4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80009d6:	687b      	ldr	r3, [r7, #4]
 80009d8:	69ba      	ldr	r2, [r7, #24]
 80009da:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80009dc:	683b      	ldr	r3, [r7, #0]
 80009de:	685b      	ldr	r3, [r3, #4]
 80009e0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80009e4:	2b00      	cmp	r3, #0
 80009e6:	f000 80b4 	beq.w	8000b52 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80009ea:	2300      	movs	r3, #0
 80009ec:	60fb      	str	r3, [r7, #12]
 80009ee:	4a5f      	ldr	r2, [pc, #380]	; (8000b6c <HAL_GPIO_Init+0x308>)
 80009f0:	4b5e      	ldr	r3, [pc, #376]	; (8000b6c <HAL_GPIO_Init+0x308>)
 80009f2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80009f4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80009f8:	6453      	str	r3, [r2, #68]	; 0x44
 80009fa:	4b5c      	ldr	r3, [pc, #368]	; (8000b6c <HAL_GPIO_Init+0x308>)
 80009fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80009fe:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000a02:	60fb      	str	r3, [r7, #12]
 8000a04:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8000a06:	4a5a      	ldr	r2, [pc, #360]	; (8000b70 <HAL_GPIO_Init+0x30c>)
 8000a08:	69fb      	ldr	r3, [r7, #28]
 8000a0a:	089b      	lsrs	r3, r3, #2
 8000a0c:	3302      	adds	r3, #2
 8000a0e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000a12:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8000a14:	69fb      	ldr	r3, [r7, #28]
 8000a16:	f003 0303 	and.w	r3, r3, #3
 8000a1a:	009b      	lsls	r3, r3, #2
 8000a1c:	220f      	movs	r2, #15
 8000a1e:	fa02 f303 	lsl.w	r3, r2, r3
 8000a22:	43db      	mvns	r3, r3
 8000a24:	69ba      	ldr	r2, [r7, #24]
 8000a26:	4013      	ands	r3, r2
 8000a28:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000a2a:	687b      	ldr	r3, [r7, #4]
 8000a2c:	4a51      	ldr	r2, [pc, #324]	; (8000b74 <HAL_GPIO_Init+0x310>)
 8000a2e:	4293      	cmp	r3, r2
 8000a30:	d02b      	beq.n	8000a8a <HAL_GPIO_Init+0x226>
 8000a32:	687b      	ldr	r3, [r7, #4]
 8000a34:	4a50      	ldr	r2, [pc, #320]	; (8000b78 <HAL_GPIO_Init+0x314>)
 8000a36:	4293      	cmp	r3, r2
 8000a38:	d025      	beq.n	8000a86 <HAL_GPIO_Init+0x222>
 8000a3a:	687b      	ldr	r3, [r7, #4]
 8000a3c:	4a4f      	ldr	r2, [pc, #316]	; (8000b7c <HAL_GPIO_Init+0x318>)
 8000a3e:	4293      	cmp	r3, r2
 8000a40:	d01f      	beq.n	8000a82 <HAL_GPIO_Init+0x21e>
 8000a42:	687b      	ldr	r3, [r7, #4]
 8000a44:	4a4e      	ldr	r2, [pc, #312]	; (8000b80 <HAL_GPIO_Init+0x31c>)
 8000a46:	4293      	cmp	r3, r2
 8000a48:	d019      	beq.n	8000a7e <HAL_GPIO_Init+0x21a>
 8000a4a:	687b      	ldr	r3, [r7, #4]
 8000a4c:	4a4d      	ldr	r2, [pc, #308]	; (8000b84 <HAL_GPIO_Init+0x320>)
 8000a4e:	4293      	cmp	r3, r2
 8000a50:	d013      	beq.n	8000a7a <HAL_GPIO_Init+0x216>
 8000a52:	687b      	ldr	r3, [r7, #4]
 8000a54:	4a4c      	ldr	r2, [pc, #304]	; (8000b88 <HAL_GPIO_Init+0x324>)
 8000a56:	4293      	cmp	r3, r2
 8000a58:	d00d      	beq.n	8000a76 <HAL_GPIO_Init+0x212>
 8000a5a:	687b      	ldr	r3, [r7, #4]
 8000a5c:	4a4b      	ldr	r2, [pc, #300]	; (8000b8c <HAL_GPIO_Init+0x328>)
 8000a5e:	4293      	cmp	r3, r2
 8000a60:	d007      	beq.n	8000a72 <HAL_GPIO_Init+0x20e>
 8000a62:	687b      	ldr	r3, [r7, #4]
 8000a64:	4a4a      	ldr	r2, [pc, #296]	; (8000b90 <HAL_GPIO_Init+0x32c>)
 8000a66:	4293      	cmp	r3, r2
 8000a68:	d101      	bne.n	8000a6e <HAL_GPIO_Init+0x20a>
 8000a6a:	2307      	movs	r3, #7
 8000a6c:	e00e      	b.n	8000a8c <HAL_GPIO_Init+0x228>
 8000a6e:	2308      	movs	r3, #8
 8000a70:	e00c      	b.n	8000a8c <HAL_GPIO_Init+0x228>
 8000a72:	2306      	movs	r3, #6
 8000a74:	e00a      	b.n	8000a8c <HAL_GPIO_Init+0x228>
 8000a76:	2305      	movs	r3, #5
 8000a78:	e008      	b.n	8000a8c <HAL_GPIO_Init+0x228>
 8000a7a:	2304      	movs	r3, #4
 8000a7c:	e006      	b.n	8000a8c <HAL_GPIO_Init+0x228>
 8000a7e:	2303      	movs	r3, #3
 8000a80:	e004      	b.n	8000a8c <HAL_GPIO_Init+0x228>
 8000a82:	2302      	movs	r3, #2
 8000a84:	e002      	b.n	8000a8c <HAL_GPIO_Init+0x228>
 8000a86:	2301      	movs	r3, #1
 8000a88:	e000      	b.n	8000a8c <HAL_GPIO_Init+0x228>
 8000a8a:	2300      	movs	r3, #0
 8000a8c:	69fa      	ldr	r2, [r7, #28]
 8000a8e:	f002 0203 	and.w	r2, r2, #3
 8000a92:	0092      	lsls	r2, r2, #2
 8000a94:	4093      	lsls	r3, r2
 8000a96:	69ba      	ldr	r2, [r7, #24]
 8000a98:	4313      	orrs	r3, r2
 8000a9a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8000a9c:	4934      	ldr	r1, [pc, #208]	; (8000b70 <HAL_GPIO_Init+0x30c>)
 8000a9e:	69fb      	ldr	r3, [r7, #28]
 8000aa0:	089b      	lsrs	r3, r3, #2
 8000aa2:	3302      	adds	r3, #2
 8000aa4:	69ba      	ldr	r2, [r7, #24]
 8000aa6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000aaa:	4b3a      	ldr	r3, [pc, #232]	; (8000b94 <HAL_GPIO_Init+0x330>)
 8000aac:	681b      	ldr	r3, [r3, #0]
 8000aae:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000ab0:	693b      	ldr	r3, [r7, #16]
 8000ab2:	43db      	mvns	r3, r3
 8000ab4:	69ba      	ldr	r2, [r7, #24]
 8000ab6:	4013      	ands	r3, r2
 8000ab8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000aba:	683b      	ldr	r3, [r7, #0]
 8000abc:	685b      	ldr	r3, [r3, #4]
 8000abe:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000ac2:	2b00      	cmp	r3, #0
 8000ac4:	d003      	beq.n	8000ace <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8000ac6:	69ba      	ldr	r2, [r7, #24]
 8000ac8:	693b      	ldr	r3, [r7, #16]
 8000aca:	4313      	orrs	r3, r2
 8000acc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8000ace:	4a31      	ldr	r2, [pc, #196]	; (8000b94 <HAL_GPIO_Init+0x330>)
 8000ad0:	69bb      	ldr	r3, [r7, #24]
 8000ad2:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8000ad4:	4b2f      	ldr	r3, [pc, #188]	; (8000b94 <HAL_GPIO_Init+0x330>)
 8000ad6:	685b      	ldr	r3, [r3, #4]
 8000ad8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000ada:	693b      	ldr	r3, [r7, #16]
 8000adc:	43db      	mvns	r3, r3
 8000ade:	69ba      	ldr	r2, [r7, #24]
 8000ae0:	4013      	ands	r3, r2
 8000ae2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000ae4:	683b      	ldr	r3, [r7, #0]
 8000ae6:	685b      	ldr	r3, [r3, #4]
 8000ae8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000aec:	2b00      	cmp	r3, #0
 8000aee:	d003      	beq.n	8000af8 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8000af0:	69ba      	ldr	r2, [r7, #24]
 8000af2:	693b      	ldr	r3, [r7, #16]
 8000af4:	4313      	orrs	r3, r2
 8000af6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8000af8:	4a26      	ldr	r2, [pc, #152]	; (8000b94 <HAL_GPIO_Init+0x330>)
 8000afa:	69bb      	ldr	r3, [r7, #24]
 8000afc:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000afe:	4b25      	ldr	r3, [pc, #148]	; (8000b94 <HAL_GPIO_Init+0x330>)
 8000b00:	689b      	ldr	r3, [r3, #8]
 8000b02:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000b04:	693b      	ldr	r3, [r7, #16]
 8000b06:	43db      	mvns	r3, r3
 8000b08:	69ba      	ldr	r2, [r7, #24]
 8000b0a:	4013      	ands	r3, r2
 8000b0c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000b0e:	683b      	ldr	r3, [r7, #0]
 8000b10:	685b      	ldr	r3, [r3, #4]
 8000b12:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000b16:	2b00      	cmp	r3, #0
 8000b18:	d003      	beq.n	8000b22 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8000b1a:	69ba      	ldr	r2, [r7, #24]
 8000b1c:	693b      	ldr	r3, [r7, #16]
 8000b1e:	4313      	orrs	r3, r2
 8000b20:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8000b22:	4a1c      	ldr	r2, [pc, #112]	; (8000b94 <HAL_GPIO_Init+0x330>)
 8000b24:	69bb      	ldr	r3, [r7, #24]
 8000b26:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8000b28:	4b1a      	ldr	r3, [pc, #104]	; (8000b94 <HAL_GPIO_Init+0x330>)
 8000b2a:	68db      	ldr	r3, [r3, #12]
 8000b2c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000b2e:	693b      	ldr	r3, [r7, #16]
 8000b30:	43db      	mvns	r3, r3
 8000b32:	69ba      	ldr	r2, [r7, #24]
 8000b34:	4013      	ands	r3, r2
 8000b36:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000b38:	683b      	ldr	r3, [r7, #0]
 8000b3a:	685b      	ldr	r3, [r3, #4]
 8000b3c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000b40:	2b00      	cmp	r3, #0
 8000b42:	d003      	beq.n	8000b4c <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8000b44:	69ba      	ldr	r2, [r7, #24]
 8000b46:	693b      	ldr	r3, [r7, #16]
 8000b48:	4313      	orrs	r3, r2
 8000b4a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8000b4c:	4a11      	ldr	r2, [pc, #68]	; (8000b94 <HAL_GPIO_Init+0x330>)
 8000b4e:	69bb      	ldr	r3, [r7, #24]
 8000b50:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000b52:	69fb      	ldr	r3, [r7, #28]
 8000b54:	3301      	adds	r3, #1
 8000b56:	61fb      	str	r3, [r7, #28]
 8000b58:	69fb      	ldr	r3, [r7, #28]
 8000b5a:	2b0f      	cmp	r3, #15
 8000b5c:	f67f ae90 	bls.w	8000880 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8000b60:	bf00      	nop
 8000b62:	3724      	adds	r7, #36	; 0x24
 8000b64:	46bd      	mov	sp, r7
 8000b66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b6a:	4770      	bx	lr
 8000b6c:	40023800 	.word	0x40023800
 8000b70:	40013800 	.word	0x40013800
 8000b74:	40020000 	.word	0x40020000
 8000b78:	40020400 	.word	0x40020400
 8000b7c:	40020800 	.word	0x40020800
 8000b80:	40020c00 	.word	0x40020c00
 8000b84:	40021000 	.word	0x40021000
 8000b88:	40021400 	.word	0x40021400
 8000b8c:	40021800 	.word	0x40021800
 8000b90:	40021c00 	.word	0x40021c00
 8000b94:	40013c00 	.word	0x40013c00

08000b98 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000b98:	b480      	push	{r7}
 8000b9a:	b083      	sub	sp, #12
 8000b9c:	af00      	add	r7, sp, #0
 8000b9e:	6078      	str	r0, [r7, #4]
 8000ba0:	460b      	mov	r3, r1
 8000ba2:	807b      	strh	r3, [r7, #2]
 8000ba4:	4613      	mov	r3, r2
 8000ba6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8000ba8:	787b      	ldrb	r3, [r7, #1]
 8000baa:	2b00      	cmp	r3, #0
 8000bac:	d003      	beq.n	8000bb6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8000bae:	887a      	ldrh	r2, [r7, #2]
 8000bb0:	687b      	ldr	r3, [r7, #4]
 8000bb2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8000bb4:	e003      	b.n	8000bbe <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8000bb6:	887b      	ldrh	r3, [r7, #2]
 8000bb8:	041a      	lsls	r2, r3, #16
 8000bba:	687b      	ldr	r3, [r7, #4]
 8000bbc:	619a      	str	r2, [r3, #24]
}
 8000bbe:	bf00      	nop
 8000bc0:	370c      	adds	r7, #12
 8000bc2:	46bd      	mov	sp, r7
 8000bc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bc8:	4770      	bx	lr
	...

08000bcc <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8000bcc:	b580      	push	{r7, lr}
 8000bce:	b082      	sub	sp, #8
 8000bd0:	af00      	add	r7, sp, #0
 8000bd2:	4603      	mov	r3, r0
 8000bd4:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8000bd6:	4b08      	ldr	r3, [pc, #32]	; (8000bf8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8000bd8:	695a      	ldr	r2, [r3, #20]
 8000bda:	88fb      	ldrh	r3, [r7, #6]
 8000bdc:	4013      	ands	r3, r2
 8000bde:	2b00      	cmp	r3, #0
 8000be0:	d006      	beq.n	8000bf0 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8000be2:	4a05      	ldr	r2, [pc, #20]	; (8000bf8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8000be4:	88fb      	ldrh	r3, [r7, #6]
 8000be6:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8000be8:	88fb      	ldrh	r3, [r7, #6]
 8000bea:	4618      	mov	r0, r3
 8000bec:	f007 fca6 	bl	800853c <HAL_GPIO_EXTI_Callback>
  }
}
 8000bf0:	bf00      	nop
 8000bf2:	3708      	adds	r7, #8
 8000bf4:	46bd      	mov	sp, r7
 8000bf6:	bd80      	pop	{r7, pc}
 8000bf8:	40013c00 	.word	0x40013c00

08000bfc <HAL_HCD_Init>:
  * @brief  Initialize the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{
 8000bfc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000bfe:	b08f      	sub	sp, #60	; 0x3c
 8000c00:	af0a      	add	r7, sp, #40	; 0x28
 8000c02:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;

  /* Check the HCD handle allocation */
  if (hhcd == NULL)
 8000c04:	687b      	ldr	r3, [r7, #4]
 8000c06:	2b00      	cmp	r3, #0
 8000c08:	d101      	bne.n	8000c0e <HAL_HCD_Init+0x12>
  {
    return HAL_ERROR;
 8000c0a:	2301      	movs	r3, #1
 8000c0c:	e054      	b.n	8000cb8 <HAL_HCD_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));

  USBx = hhcd->Instance;
 8000c0e:	687b      	ldr	r3, [r7, #4]
 8000c10:	681b      	ldr	r3, [r3, #0]
 8000c12:	60fb      	str	r3, [r7, #12]

  if (hhcd->State == HAL_HCD_STATE_RESET)
 8000c14:	687b      	ldr	r3, [r7, #4]
 8000c16:	f893 32b9 	ldrb.w	r3, [r3, #697]	; 0x2b9
 8000c1a:	b2db      	uxtb	r3, r3
 8000c1c:	2b00      	cmp	r3, #0
 8000c1e:	d106      	bne.n	8000c2e <HAL_HCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hhcd->Lock = HAL_UNLOCKED;
 8000c20:	687b      	ldr	r3, [r7, #4]
 8000c22:	2200      	movs	r2, #0
 8000c24:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8

    /* Init the low level hardware */
    hhcd->MspInitCallback(hhcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_HCD_MspInit(hhcd);
 8000c28:	6878      	ldr	r0, [r7, #4]
 8000c2a:	f008 fb1f 	bl	800926c <HAL_HCD_MspInit>
#endif /* (USE_HAL_HCD_REGISTER_CALLBACKS) */
  }

  hhcd->State = HAL_HCD_STATE_BUSY;
 8000c2e:	687b      	ldr	r3, [r7, #4]
 8000c30:	2203      	movs	r2, #3
 8000c32:	f883 22b9 	strb.w	r2, [r3, #697]	; 0x2b9

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8000c36:	68fb      	ldr	r3, [r7, #12]
 8000c38:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000c3a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000c3e:	2b00      	cmp	r3, #0
 8000c40:	d102      	bne.n	8000c48 <HAL_HCD_Init+0x4c>
  {
    hhcd->Init.dma_enable = 0U;
 8000c42:	687b      	ldr	r3, [r7, #4]
 8000c44:	2200      	movs	r2, #0
 8000c46:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_HCD_DISABLE(hhcd);
 8000c48:	687b      	ldr	r3, [r7, #4]
 8000c4a:	681b      	ldr	r3, [r3, #0]
 8000c4c:	4618      	mov	r0, r3
 8000c4e:	f004 fd91 	bl	8005774 <USB_DisableGlobalInt>

  /* Init the Core (common init.) */
  (void)USB_CoreInit(hhcd->Instance, hhcd->Init);
 8000c52:	687b      	ldr	r3, [r7, #4]
 8000c54:	681b      	ldr	r3, [r3, #0]
 8000c56:	603b      	str	r3, [r7, #0]
 8000c58:	687e      	ldr	r6, [r7, #4]
 8000c5a:	466d      	mov	r5, sp
 8000c5c:	f106 0410 	add.w	r4, r6, #16
 8000c60:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000c62:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000c64:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000c66:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000c68:	e894 0003 	ldmia.w	r4, {r0, r1}
 8000c6c:	e885 0003 	stmia.w	r5, {r0, r1}
 8000c70:	1d33      	adds	r3, r6, #4
 8000c72:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000c74:	6838      	ldr	r0, [r7, #0]
 8000c76:	f004 fd0b 	bl	8005690 <USB_CoreInit>

  /* Force Host Mode*/
  (void)USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE);
 8000c7a:	687b      	ldr	r3, [r7, #4]
 8000c7c:	681b      	ldr	r3, [r3, #0]
 8000c7e:	2101      	movs	r1, #1
 8000c80:	4618      	mov	r0, r3
 8000c82:	f004 fd88 	bl	8005796 <USB_SetCurrentMode>

  /* Init Host */
  (void)USB_HostInit(hhcd->Instance, hhcd->Init);
 8000c86:	687b      	ldr	r3, [r7, #4]
 8000c88:	681b      	ldr	r3, [r3, #0]
 8000c8a:	603b      	str	r3, [r7, #0]
 8000c8c:	687e      	ldr	r6, [r7, #4]
 8000c8e:	466d      	mov	r5, sp
 8000c90:	f106 0410 	add.w	r4, r6, #16
 8000c94:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000c96:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000c98:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000c9a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000c9c:	e894 0003 	ldmia.w	r4, {r0, r1}
 8000ca0:	e885 0003 	stmia.w	r5, {r0, r1}
 8000ca4:	1d33      	adds	r3, r6, #4
 8000ca6:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000ca8:	6838      	ldr	r0, [r7, #0]
 8000caa:	f004 fe9b 	bl	80059e4 <USB_HostInit>

  hhcd->State = HAL_HCD_STATE_READY;
 8000cae:	687b      	ldr	r3, [r7, #4]
 8000cb0:	2201      	movs	r2, #1
 8000cb2:	f883 22b9 	strb.w	r2, [r3, #697]	; 0x2b9

  return HAL_OK;
 8000cb6:	2300      	movs	r3, #0
}
 8000cb8:	4618      	mov	r0, r3
 8000cba:	3714      	adds	r7, #20
 8000cbc:	46bd      	mov	sp, r7
 8000cbe:	bdf0      	pop	{r4, r5, r6, r7, pc}

08000cc0 <HAL_HCD_HC_Init>:
                                  uint8_t epnum,
                                  uint8_t dev_address,
                                  uint8_t speed,
                                  uint8_t ep_type,
                                  uint16_t mps)
{
 8000cc0:	b590      	push	{r4, r7, lr}
 8000cc2:	b089      	sub	sp, #36	; 0x24
 8000cc4:	af04      	add	r7, sp, #16
 8000cc6:	6078      	str	r0, [r7, #4]
 8000cc8:	4608      	mov	r0, r1
 8000cca:	4611      	mov	r1, r2
 8000ccc:	461a      	mov	r2, r3
 8000cce:	4603      	mov	r3, r0
 8000cd0:	70fb      	strb	r3, [r7, #3]
 8000cd2:	460b      	mov	r3, r1
 8000cd4:	70bb      	strb	r3, [r7, #2]
 8000cd6:	4613      	mov	r3, r2
 8000cd8:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef status;

  __HAL_LOCK(hhcd);
 8000cda:	687b      	ldr	r3, [r7, #4]
 8000cdc:	f893 32b8 	ldrb.w	r3, [r3, #696]	; 0x2b8
 8000ce0:	2b01      	cmp	r3, #1
 8000ce2:	d101      	bne.n	8000ce8 <HAL_HCD_HC_Init+0x28>
 8000ce4:	2302      	movs	r3, #2
 8000ce6:	e07f      	b.n	8000de8 <HAL_HCD_HC_Init+0x128>
 8000ce8:	687b      	ldr	r3, [r7, #4]
 8000cea:	2201      	movs	r2, #1
 8000cec:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8
  hhcd->hc[ch_num].do_ping = 0U;
 8000cf0:	78fa      	ldrb	r2, [r7, #3]
 8000cf2:	6879      	ldr	r1, [r7, #4]
 8000cf4:	4613      	mov	r3, r2
 8000cf6:	009b      	lsls	r3, r3, #2
 8000cf8:	4413      	add	r3, r2
 8000cfa:	00db      	lsls	r3, r3, #3
 8000cfc:	440b      	add	r3, r1
 8000cfe:	333d      	adds	r3, #61	; 0x3d
 8000d00:	2200      	movs	r2, #0
 8000d02:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].dev_addr = dev_address;
 8000d04:	78fa      	ldrb	r2, [r7, #3]
 8000d06:	6879      	ldr	r1, [r7, #4]
 8000d08:	4613      	mov	r3, r2
 8000d0a:	009b      	lsls	r3, r3, #2
 8000d0c:	4413      	add	r3, r2
 8000d0e:	00db      	lsls	r3, r3, #3
 8000d10:	440b      	add	r3, r1
 8000d12:	3338      	adds	r3, #56	; 0x38
 8000d14:	787a      	ldrb	r2, [r7, #1]
 8000d16:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].max_packet = mps;
 8000d18:	78fa      	ldrb	r2, [r7, #3]
 8000d1a:	6879      	ldr	r1, [r7, #4]
 8000d1c:	4613      	mov	r3, r2
 8000d1e:	009b      	lsls	r3, r3, #2
 8000d20:	4413      	add	r3, r2
 8000d22:	00db      	lsls	r3, r3, #3
 8000d24:	440b      	add	r3, r1
 8000d26:	3340      	adds	r3, #64	; 0x40
 8000d28:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 8000d2a:	801a      	strh	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8000d2c:	78fa      	ldrb	r2, [r7, #3]
 8000d2e:	6879      	ldr	r1, [r7, #4]
 8000d30:	4613      	mov	r3, r2
 8000d32:	009b      	lsls	r3, r3, #2
 8000d34:	4413      	add	r3, r2
 8000d36:	00db      	lsls	r3, r3, #3
 8000d38:	440b      	add	r3, r1
 8000d3a:	3339      	adds	r3, #57	; 0x39
 8000d3c:	78fa      	ldrb	r2, [r7, #3]
 8000d3e:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type = ep_type;
 8000d40:	78fa      	ldrb	r2, [r7, #3]
 8000d42:	6879      	ldr	r1, [r7, #4]
 8000d44:	4613      	mov	r3, r2
 8000d46:	009b      	lsls	r3, r3, #2
 8000d48:	4413      	add	r3, r2
 8000d4a:	00db      	lsls	r3, r3, #3
 8000d4c:	440b      	add	r3, r1
 8000d4e:	333f      	adds	r3, #63	; 0x3f
 8000d50:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 8000d54:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_num = epnum & 0x7FU;
 8000d56:	78fa      	ldrb	r2, [r7, #3]
 8000d58:	78bb      	ldrb	r3, [r7, #2]
 8000d5a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8000d5e:	b2d8      	uxtb	r0, r3
 8000d60:	6879      	ldr	r1, [r7, #4]
 8000d62:	4613      	mov	r3, r2
 8000d64:	009b      	lsls	r3, r3, #2
 8000d66:	4413      	add	r3, r2
 8000d68:	00db      	lsls	r3, r3, #3
 8000d6a:	440b      	add	r3, r1
 8000d6c:	333a      	adds	r3, #58	; 0x3a
 8000d6e:	4602      	mov	r2, r0
 8000d70:	701a      	strb	r2, [r3, #0]

  if ((epnum & 0x80U) == 0x80U)
 8000d72:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8000d76:	2b00      	cmp	r3, #0
 8000d78:	da0a      	bge.n	8000d90 <HAL_HCD_HC_Init+0xd0>
  {
    hhcd->hc[ch_num].ep_is_in = 1U;
 8000d7a:	78fa      	ldrb	r2, [r7, #3]
 8000d7c:	6879      	ldr	r1, [r7, #4]
 8000d7e:	4613      	mov	r3, r2
 8000d80:	009b      	lsls	r3, r3, #2
 8000d82:	4413      	add	r3, r2
 8000d84:	00db      	lsls	r3, r3, #3
 8000d86:	440b      	add	r3, r1
 8000d88:	333b      	adds	r3, #59	; 0x3b
 8000d8a:	2201      	movs	r2, #1
 8000d8c:	701a      	strb	r2, [r3, #0]
 8000d8e:	e009      	b.n	8000da4 <HAL_HCD_HC_Init+0xe4>
  }
  else
  {
    hhcd->hc[ch_num].ep_is_in = 0U;
 8000d90:	78fa      	ldrb	r2, [r7, #3]
 8000d92:	6879      	ldr	r1, [r7, #4]
 8000d94:	4613      	mov	r3, r2
 8000d96:	009b      	lsls	r3, r3, #2
 8000d98:	4413      	add	r3, r2
 8000d9a:	00db      	lsls	r3, r3, #3
 8000d9c:	440b      	add	r3, r1
 8000d9e:	333b      	adds	r3, #59	; 0x3b
 8000da0:	2200      	movs	r2, #0
 8000da2:	701a      	strb	r2, [r3, #0]
  }

  hhcd->hc[ch_num].speed = speed;
 8000da4:	78fa      	ldrb	r2, [r7, #3]
 8000da6:	6879      	ldr	r1, [r7, #4]
 8000da8:	4613      	mov	r3, r2
 8000daa:	009b      	lsls	r3, r3, #2
 8000dac:	4413      	add	r3, r2
 8000dae:	00db      	lsls	r3, r3, #3
 8000db0:	440b      	add	r3, r1
 8000db2:	333c      	adds	r3, #60	; 0x3c
 8000db4:	f897 2020 	ldrb.w	r2, [r7, #32]
 8000db8:	701a      	strb	r2, [r3, #0]

  status =  USB_HC_Init(hhcd->Instance,
 8000dba:	687b      	ldr	r3, [r7, #4]
 8000dbc:	6818      	ldr	r0, [r3, #0]
 8000dbe:	787c      	ldrb	r4, [r7, #1]
 8000dc0:	78ba      	ldrb	r2, [r7, #2]
 8000dc2:	78f9      	ldrb	r1, [r7, #3]
 8000dc4:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8000dc6:	9302      	str	r3, [sp, #8]
 8000dc8:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8000dcc:	9301      	str	r3, [sp, #4]
 8000dce:	f897 3020 	ldrb.w	r3, [r7, #32]
 8000dd2:	9300      	str	r3, [sp, #0]
 8000dd4:	4623      	mov	r3, r4
 8000dd6:	f004 ff8f 	bl	8005cf8 <USB_HC_Init>
 8000dda:	4603      	mov	r3, r0
 8000ddc:	73fb      	strb	r3, [r7, #15]
                        epnum,
                        dev_address,
                        speed,
                        ep_type,
                        mps);
  __HAL_UNLOCK(hhcd);
 8000dde:	687b      	ldr	r3, [r7, #4]
 8000de0:	2200      	movs	r2, #0
 8000de2:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8

  return status;
 8000de6:	7bfb      	ldrb	r3, [r7, #15]
}
 8000de8:	4618      	mov	r0, r3
 8000dea:	3714      	adds	r7, #20
 8000dec:	46bd      	mov	sp, r7
 8000dee:	bd90      	pop	{r4, r7, pc}

08000df0 <HAL_HCD_HC_Halt>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Halt(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 8000df0:	b580      	push	{r7, lr}
 8000df2:	b084      	sub	sp, #16
 8000df4:	af00      	add	r7, sp, #0
 8000df6:	6078      	str	r0, [r7, #4]
 8000df8:	460b      	mov	r3, r1
 8000dfa:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 8000dfc:	2300      	movs	r3, #0
 8000dfe:	73fb      	strb	r3, [r7, #15]

  __HAL_LOCK(hhcd);
 8000e00:	687b      	ldr	r3, [r7, #4]
 8000e02:	f893 32b8 	ldrb.w	r3, [r3, #696]	; 0x2b8
 8000e06:	2b01      	cmp	r3, #1
 8000e08:	d101      	bne.n	8000e0e <HAL_HCD_HC_Halt+0x1e>
 8000e0a:	2302      	movs	r3, #2
 8000e0c:	e00f      	b.n	8000e2e <HAL_HCD_HC_Halt+0x3e>
 8000e0e:	687b      	ldr	r3, [r7, #4]
 8000e10:	2201      	movs	r2, #1
 8000e12:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8
  (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8000e16:	687b      	ldr	r3, [r7, #4]
 8000e18:	681b      	ldr	r3, [r3, #0]
 8000e1a:	78fa      	ldrb	r2, [r7, #3]
 8000e1c:	4611      	mov	r1, r2
 8000e1e:	4618      	mov	r0, r3
 8000e20:	f005 f9d5 	bl	80061ce <USB_HC_Halt>
  __HAL_UNLOCK(hhcd);
 8000e24:	687b      	ldr	r3, [r7, #4]
 8000e26:	2200      	movs	r2, #0
 8000e28:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8

  return status;
 8000e2c:	7bfb      	ldrb	r3, [r7, #15]
}
 8000e2e:	4618      	mov	r0, r3
 8000e30:	3710      	adds	r7, #16
 8000e32:	46bd      	mov	sp, r7
 8000e34:	bd80      	pop	{r7, pc}
	...

08000e38 <HAL_HCD_HC_SubmitRequest>:
                                           uint8_t ep_type,
                                           uint8_t token,
                                           uint8_t *pbuff,
                                           uint16_t length,
                                           uint8_t do_ping)
{
 8000e38:	b580      	push	{r7, lr}
 8000e3a:	b082      	sub	sp, #8
 8000e3c:	af00      	add	r7, sp, #0
 8000e3e:	6078      	str	r0, [r7, #4]
 8000e40:	4608      	mov	r0, r1
 8000e42:	4611      	mov	r1, r2
 8000e44:	461a      	mov	r2, r3
 8000e46:	4603      	mov	r3, r0
 8000e48:	70fb      	strb	r3, [r7, #3]
 8000e4a:	460b      	mov	r3, r1
 8000e4c:	70bb      	strb	r3, [r7, #2]
 8000e4e:	4613      	mov	r3, r2
 8000e50:	707b      	strb	r3, [r7, #1]
  UNUSED(do_ping);

  hhcd->hc[ch_num].ep_is_in = direction;
 8000e52:	78fa      	ldrb	r2, [r7, #3]
 8000e54:	6879      	ldr	r1, [r7, #4]
 8000e56:	4613      	mov	r3, r2
 8000e58:	009b      	lsls	r3, r3, #2
 8000e5a:	4413      	add	r3, r2
 8000e5c:	00db      	lsls	r3, r3, #3
 8000e5e:	440b      	add	r3, r1
 8000e60:	333b      	adds	r3, #59	; 0x3b
 8000e62:	78ba      	ldrb	r2, [r7, #2]
 8000e64:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type  = ep_type;
 8000e66:	78fa      	ldrb	r2, [r7, #3]
 8000e68:	6879      	ldr	r1, [r7, #4]
 8000e6a:	4613      	mov	r3, r2
 8000e6c:	009b      	lsls	r3, r3, #2
 8000e6e:	4413      	add	r3, r2
 8000e70:	00db      	lsls	r3, r3, #3
 8000e72:	440b      	add	r3, r1
 8000e74:	333f      	adds	r3, #63	; 0x3f
 8000e76:	787a      	ldrb	r2, [r7, #1]
 8000e78:	701a      	strb	r2, [r3, #0]

  if (token == 0U)
 8000e7a:	7c3b      	ldrb	r3, [r7, #16]
 8000e7c:	2b00      	cmp	r3, #0
 8000e7e:	d10a      	bne.n	8000e96 <HAL_HCD_HC_SubmitRequest+0x5e>
  {
    hhcd->hc[ch_num].data_pid = HC_PID_SETUP;
 8000e80:	78fa      	ldrb	r2, [r7, #3]
 8000e82:	6879      	ldr	r1, [r7, #4]
 8000e84:	4613      	mov	r3, r2
 8000e86:	009b      	lsls	r3, r3, #2
 8000e88:	4413      	add	r3, r2
 8000e8a:	00db      	lsls	r3, r3, #3
 8000e8c:	440b      	add	r3, r1
 8000e8e:	3342      	adds	r3, #66	; 0x42
 8000e90:	2203      	movs	r2, #3
 8000e92:	701a      	strb	r2, [r3, #0]
 8000e94:	e009      	b.n	8000eaa <HAL_HCD_HC_SubmitRequest+0x72>
  }
  else
  {
    hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8000e96:	78fa      	ldrb	r2, [r7, #3]
 8000e98:	6879      	ldr	r1, [r7, #4]
 8000e9a:	4613      	mov	r3, r2
 8000e9c:	009b      	lsls	r3, r3, #2
 8000e9e:	4413      	add	r3, r2
 8000ea0:	00db      	lsls	r3, r3, #3
 8000ea2:	440b      	add	r3, r1
 8000ea4:	3342      	adds	r3, #66	; 0x42
 8000ea6:	2202      	movs	r2, #2
 8000ea8:	701a      	strb	r2, [r3, #0]
  }

  /* Manage Data Toggle */
  switch (ep_type)
 8000eaa:	787b      	ldrb	r3, [r7, #1]
 8000eac:	2b03      	cmp	r3, #3
 8000eae:	f200 80d6 	bhi.w	800105e <HAL_HCD_HC_SubmitRequest+0x226>
 8000eb2:	a201      	add	r2, pc, #4	; (adr r2, 8000eb8 <HAL_HCD_HC_SubmitRequest+0x80>)
 8000eb4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000eb8:	08000ec9 	.word	0x08000ec9
 8000ebc:	08001049 	.word	0x08001049
 8000ec0:	08000f35 	.word	0x08000f35
 8000ec4:	08000fbf 	.word	0x08000fbf
  {
    case EP_TYPE_CTRL:
      if ((token == 1U) && (direction == 0U)) /*send data */
 8000ec8:	7c3b      	ldrb	r3, [r7, #16]
 8000eca:	2b01      	cmp	r3, #1
 8000ecc:	f040 80c9 	bne.w	8001062 <HAL_HCD_HC_SubmitRequest+0x22a>
 8000ed0:	78bb      	ldrb	r3, [r7, #2]
 8000ed2:	2b00      	cmp	r3, #0
 8000ed4:	f040 80c5 	bne.w	8001062 <HAL_HCD_HC_SubmitRequest+0x22a>
      {
        if (length == 0U)
 8000ed8:	8b3b      	ldrh	r3, [r7, #24]
 8000eda:	2b00      	cmp	r3, #0
 8000edc:	d109      	bne.n	8000ef2 <HAL_HCD_HC_SubmitRequest+0xba>
        {
          /* For Status OUT stage, Length==0, Status Out PID = 1 */
          hhcd->hc[ch_num].toggle_out = 1U;
 8000ede:	78fa      	ldrb	r2, [r7, #3]
 8000ee0:	6879      	ldr	r1, [r7, #4]
 8000ee2:	4613      	mov	r3, r2
 8000ee4:	009b      	lsls	r3, r3, #2
 8000ee6:	4413      	add	r3, r2
 8000ee8:	00db      	lsls	r3, r3, #3
 8000eea:	440b      	add	r3, r1
 8000eec:	3351      	adds	r3, #81	; 0x51
 8000eee:	2201      	movs	r2, #1
 8000ef0:	701a      	strb	r2, [r3, #0]
        }

        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8000ef2:	78fa      	ldrb	r2, [r7, #3]
 8000ef4:	6879      	ldr	r1, [r7, #4]
 8000ef6:	4613      	mov	r3, r2
 8000ef8:	009b      	lsls	r3, r3, #2
 8000efa:	4413      	add	r3, r2
 8000efc:	00db      	lsls	r3, r3, #3
 8000efe:	440b      	add	r3, r1
 8000f00:	3351      	adds	r3, #81	; 0x51
 8000f02:	781b      	ldrb	r3, [r3, #0]
 8000f04:	2b00      	cmp	r3, #0
 8000f06:	d10a      	bne.n	8000f1e <HAL_HCD_HC_SubmitRequest+0xe6>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8000f08:	78fa      	ldrb	r2, [r7, #3]
 8000f0a:	6879      	ldr	r1, [r7, #4]
 8000f0c:	4613      	mov	r3, r2
 8000f0e:	009b      	lsls	r3, r3, #2
 8000f10:	4413      	add	r3, r2
 8000f12:	00db      	lsls	r3, r3, #3
 8000f14:	440b      	add	r3, r1
 8000f16:	3342      	adds	r3, #66	; 0x42
 8000f18:	2200      	movs	r2, #0
 8000f1a:	701a      	strb	r2, [r3, #0]
        {
          /* Put the PID 1 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 8000f1c:	e0a1      	b.n	8001062 <HAL_HCD_HC_SubmitRequest+0x22a>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8000f1e:	78fa      	ldrb	r2, [r7, #3]
 8000f20:	6879      	ldr	r1, [r7, #4]
 8000f22:	4613      	mov	r3, r2
 8000f24:	009b      	lsls	r3, r3, #2
 8000f26:	4413      	add	r3, r2
 8000f28:	00db      	lsls	r3, r3, #3
 8000f2a:	440b      	add	r3, r1
 8000f2c:	3342      	adds	r3, #66	; 0x42
 8000f2e:	2202      	movs	r2, #2
 8000f30:	701a      	strb	r2, [r3, #0]
      break;
 8000f32:	e096      	b.n	8001062 <HAL_HCD_HC_SubmitRequest+0x22a>

    case EP_TYPE_BULK:
      if (direction == 0U)
 8000f34:	78bb      	ldrb	r3, [r7, #2]
 8000f36:	2b00      	cmp	r3, #0
 8000f38:	d120      	bne.n	8000f7c <HAL_HCD_HC_SubmitRequest+0x144>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8000f3a:	78fa      	ldrb	r2, [r7, #3]
 8000f3c:	6879      	ldr	r1, [r7, #4]
 8000f3e:	4613      	mov	r3, r2
 8000f40:	009b      	lsls	r3, r3, #2
 8000f42:	4413      	add	r3, r2
 8000f44:	00db      	lsls	r3, r3, #3
 8000f46:	440b      	add	r3, r1
 8000f48:	3351      	adds	r3, #81	; 0x51
 8000f4a:	781b      	ldrb	r3, [r3, #0]
 8000f4c:	2b00      	cmp	r3, #0
 8000f4e:	d10a      	bne.n	8000f66 <HAL_HCD_HC_SubmitRequest+0x12e>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8000f50:	78fa      	ldrb	r2, [r7, #3]
 8000f52:	6879      	ldr	r1, [r7, #4]
 8000f54:	4613      	mov	r3, r2
 8000f56:	009b      	lsls	r3, r3, #2
 8000f58:	4413      	add	r3, r2
 8000f5a:	00db      	lsls	r3, r3, #3
 8000f5c:	440b      	add	r3, r1
 8000f5e:	3342      	adds	r3, #66	; 0x42
 8000f60:	2200      	movs	r2, #0
 8000f62:	701a      	strb	r2, [r3, #0]
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }

      break;
 8000f64:	e07e      	b.n	8001064 <HAL_HCD_HC_SubmitRequest+0x22c>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8000f66:	78fa      	ldrb	r2, [r7, #3]
 8000f68:	6879      	ldr	r1, [r7, #4]
 8000f6a:	4613      	mov	r3, r2
 8000f6c:	009b      	lsls	r3, r3, #2
 8000f6e:	4413      	add	r3, r2
 8000f70:	00db      	lsls	r3, r3, #3
 8000f72:	440b      	add	r3, r1
 8000f74:	3342      	adds	r3, #66	; 0x42
 8000f76:	2202      	movs	r2, #2
 8000f78:	701a      	strb	r2, [r3, #0]
      break;
 8000f7a:	e073      	b.n	8001064 <HAL_HCD_HC_SubmitRequest+0x22c>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8000f7c:	78fa      	ldrb	r2, [r7, #3]
 8000f7e:	6879      	ldr	r1, [r7, #4]
 8000f80:	4613      	mov	r3, r2
 8000f82:	009b      	lsls	r3, r3, #2
 8000f84:	4413      	add	r3, r2
 8000f86:	00db      	lsls	r3, r3, #3
 8000f88:	440b      	add	r3, r1
 8000f8a:	3350      	adds	r3, #80	; 0x50
 8000f8c:	781b      	ldrb	r3, [r3, #0]
 8000f8e:	2b00      	cmp	r3, #0
 8000f90:	d10a      	bne.n	8000fa8 <HAL_HCD_HC_SubmitRequest+0x170>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8000f92:	78fa      	ldrb	r2, [r7, #3]
 8000f94:	6879      	ldr	r1, [r7, #4]
 8000f96:	4613      	mov	r3, r2
 8000f98:	009b      	lsls	r3, r3, #2
 8000f9a:	4413      	add	r3, r2
 8000f9c:	00db      	lsls	r3, r3, #3
 8000f9e:	440b      	add	r3, r1
 8000fa0:	3342      	adds	r3, #66	; 0x42
 8000fa2:	2200      	movs	r2, #0
 8000fa4:	701a      	strb	r2, [r3, #0]
      break;
 8000fa6:	e05d      	b.n	8001064 <HAL_HCD_HC_SubmitRequest+0x22c>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8000fa8:	78fa      	ldrb	r2, [r7, #3]
 8000faa:	6879      	ldr	r1, [r7, #4]
 8000fac:	4613      	mov	r3, r2
 8000fae:	009b      	lsls	r3, r3, #2
 8000fb0:	4413      	add	r3, r2
 8000fb2:	00db      	lsls	r3, r3, #3
 8000fb4:	440b      	add	r3, r1
 8000fb6:	3342      	adds	r3, #66	; 0x42
 8000fb8:	2202      	movs	r2, #2
 8000fba:	701a      	strb	r2, [r3, #0]
      break;
 8000fbc:	e052      	b.n	8001064 <HAL_HCD_HC_SubmitRequest+0x22c>
    case EP_TYPE_INTR:
      if (direction == 0U)
 8000fbe:	78bb      	ldrb	r3, [r7, #2]
 8000fc0:	2b00      	cmp	r3, #0
 8000fc2:	d120      	bne.n	8001006 <HAL_HCD_HC_SubmitRequest+0x1ce>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8000fc4:	78fa      	ldrb	r2, [r7, #3]
 8000fc6:	6879      	ldr	r1, [r7, #4]
 8000fc8:	4613      	mov	r3, r2
 8000fca:	009b      	lsls	r3, r3, #2
 8000fcc:	4413      	add	r3, r2
 8000fce:	00db      	lsls	r3, r3, #3
 8000fd0:	440b      	add	r3, r1
 8000fd2:	3351      	adds	r3, #81	; 0x51
 8000fd4:	781b      	ldrb	r3, [r3, #0]
 8000fd6:	2b00      	cmp	r3, #0
 8000fd8:	d10a      	bne.n	8000ff0 <HAL_HCD_HC_SubmitRequest+0x1b8>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8000fda:	78fa      	ldrb	r2, [r7, #3]
 8000fdc:	6879      	ldr	r1, [r7, #4]
 8000fde:	4613      	mov	r3, r2
 8000fe0:	009b      	lsls	r3, r3, #2
 8000fe2:	4413      	add	r3, r2
 8000fe4:	00db      	lsls	r3, r3, #3
 8000fe6:	440b      	add	r3, r1
 8000fe8:	3342      	adds	r3, #66	; 0x42
 8000fea:	2200      	movs	r2, #0
 8000fec:	701a      	strb	r2, [r3, #0]
        else
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 8000fee:	e039      	b.n	8001064 <HAL_HCD_HC_SubmitRequest+0x22c>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8000ff0:	78fa      	ldrb	r2, [r7, #3]
 8000ff2:	6879      	ldr	r1, [r7, #4]
 8000ff4:	4613      	mov	r3, r2
 8000ff6:	009b      	lsls	r3, r3, #2
 8000ff8:	4413      	add	r3, r2
 8000ffa:	00db      	lsls	r3, r3, #3
 8000ffc:	440b      	add	r3, r1
 8000ffe:	3342      	adds	r3, #66	; 0x42
 8001000:	2202      	movs	r2, #2
 8001002:	701a      	strb	r2, [r3, #0]
      break;
 8001004:	e02e      	b.n	8001064 <HAL_HCD_HC_SubmitRequest+0x22c>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8001006:	78fa      	ldrb	r2, [r7, #3]
 8001008:	6879      	ldr	r1, [r7, #4]
 800100a:	4613      	mov	r3, r2
 800100c:	009b      	lsls	r3, r3, #2
 800100e:	4413      	add	r3, r2
 8001010:	00db      	lsls	r3, r3, #3
 8001012:	440b      	add	r3, r1
 8001014:	3350      	adds	r3, #80	; 0x50
 8001016:	781b      	ldrb	r3, [r3, #0]
 8001018:	2b00      	cmp	r3, #0
 800101a:	d10a      	bne.n	8001032 <HAL_HCD_HC_SubmitRequest+0x1fa>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 800101c:	78fa      	ldrb	r2, [r7, #3]
 800101e:	6879      	ldr	r1, [r7, #4]
 8001020:	4613      	mov	r3, r2
 8001022:	009b      	lsls	r3, r3, #2
 8001024:	4413      	add	r3, r2
 8001026:	00db      	lsls	r3, r3, #3
 8001028:	440b      	add	r3, r1
 800102a:	3342      	adds	r3, #66	; 0x42
 800102c:	2200      	movs	r2, #0
 800102e:	701a      	strb	r2, [r3, #0]
      break;
 8001030:	e018      	b.n	8001064 <HAL_HCD_HC_SubmitRequest+0x22c>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8001032:	78fa      	ldrb	r2, [r7, #3]
 8001034:	6879      	ldr	r1, [r7, #4]
 8001036:	4613      	mov	r3, r2
 8001038:	009b      	lsls	r3, r3, #2
 800103a:	4413      	add	r3, r2
 800103c:	00db      	lsls	r3, r3, #3
 800103e:	440b      	add	r3, r1
 8001040:	3342      	adds	r3, #66	; 0x42
 8001042:	2202      	movs	r2, #2
 8001044:	701a      	strb	r2, [r3, #0]
      break;
 8001046:	e00d      	b.n	8001064 <HAL_HCD_HC_SubmitRequest+0x22c>

    case EP_TYPE_ISOC:
      hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001048:	78fa      	ldrb	r2, [r7, #3]
 800104a:	6879      	ldr	r1, [r7, #4]
 800104c:	4613      	mov	r3, r2
 800104e:	009b      	lsls	r3, r3, #2
 8001050:	4413      	add	r3, r2
 8001052:	00db      	lsls	r3, r3, #3
 8001054:	440b      	add	r3, r1
 8001056:	3342      	adds	r3, #66	; 0x42
 8001058:	2200      	movs	r2, #0
 800105a:	701a      	strb	r2, [r3, #0]
      break;
 800105c:	e002      	b.n	8001064 <HAL_HCD_HC_SubmitRequest+0x22c>

    default:
      break;
 800105e:	bf00      	nop
 8001060:	e000      	b.n	8001064 <HAL_HCD_HC_SubmitRequest+0x22c>
      break;
 8001062:	bf00      	nop
  }

  hhcd->hc[ch_num].xfer_buff = pbuff;
 8001064:	78fa      	ldrb	r2, [r7, #3]
 8001066:	6879      	ldr	r1, [r7, #4]
 8001068:	4613      	mov	r3, r2
 800106a:	009b      	lsls	r3, r3, #2
 800106c:	4413      	add	r3, r2
 800106e:	00db      	lsls	r3, r3, #3
 8001070:	440b      	add	r3, r1
 8001072:	3344      	adds	r3, #68	; 0x44
 8001074:	697a      	ldr	r2, [r7, #20]
 8001076:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_len  = length;
 8001078:	78fa      	ldrb	r2, [r7, #3]
 800107a:	8b39      	ldrh	r1, [r7, #24]
 800107c:	6878      	ldr	r0, [r7, #4]
 800107e:	4613      	mov	r3, r2
 8001080:	009b      	lsls	r3, r3, #2
 8001082:	4413      	add	r3, r2
 8001084:	00db      	lsls	r3, r3, #3
 8001086:	4403      	add	r3, r0
 8001088:	3348      	adds	r3, #72	; 0x48
 800108a:	6019      	str	r1, [r3, #0]
  hhcd->hc[ch_num].urb_state = URB_IDLE;
 800108c:	78fa      	ldrb	r2, [r7, #3]
 800108e:	6879      	ldr	r1, [r7, #4]
 8001090:	4613      	mov	r3, r2
 8001092:	009b      	lsls	r3, r3, #2
 8001094:	4413      	add	r3, r2
 8001096:	00db      	lsls	r3, r3, #3
 8001098:	440b      	add	r3, r1
 800109a:	335c      	adds	r3, #92	; 0x5c
 800109c:	2200      	movs	r2, #0
 800109e:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_count = 0U;
 80010a0:	78fa      	ldrb	r2, [r7, #3]
 80010a2:	6879      	ldr	r1, [r7, #4]
 80010a4:	4613      	mov	r3, r2
 80010a6:	009b      	lsls	r3, r3, #2
 80010a8:	4413      	add	r3, r2
 80010aa:	00db      	lsls	r3, r3, #3
 80010ac:	440b      	add	r3, r1
 80010ae:	334c      	adds	r3, #76	; 0x4c
 80010b0:	2200      	movs	r2, #0
 80010b2:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 80010b4:	78fa      	ldrb	r2, [r7, #3]
 80010b6:	6879      	ldr	r1, [r7, #4]
 80010b8:	4613      	mov	r3, r2
 80010ba:	009b      	lsls	r3, r3, #2
 80010bc:	4413      	add	r3, r2
 80010be:	00db      	lsls	r3, r3, #3
 80010c0:	440b      	add	r3, r1
 80010c2:	3339      	adds	r3, #57	; 0x39
 80010c4:	78fa      	ldrb	r2, [r7, #3]
 80010c6:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].state = HC_IDLE;
 80010c8:	78fa      	ldrb	r2, [r7, #3]
 80010ca:	6879      	ldr	r1, [r7, #4]
 80010cc:	4613      	mov	r3, r2
 80010ce:	009b      	lsls	r3, r3, #2
 80010d0:	4413      	add	r3, r2
 80010d2:	00db      	lsls	r3, r3, #3
 80010d4:	440b      	add	r3, r1
 80010d6:	335d      	adds	r3, #93	; 0x5d
 80010d8:	2200      	movs	r2, #0
 80010da:	701a      	strb	r2, [r3, #0]

  return USB_HC_StartXfer(hhcd->Instance, &hhcd->hc[ch_num], (uint8_t)hhcd->Init.dma_enable);
 80010dc:	687b      	ldr	r3, [r7, #4]
 80010de:	6818      	ldr	r0, [r3, #0]
 80010e0:	78fa      	ldrb	r2, [r7, #3]
 80010e2:	4613      	mov	r3, r2
 80010e4:	009b      	lsls	r3, r3, #2
 80010e6:	4413      	add	r3, r2
 80010e8:	00db      	lsls	r3, r3, #3
 80010ea:	3338      	adds	r3, #56	; 0x38
 80010ec:	687a      	ldr	r2, [r7, #4]
 80010ee:	18d1      	adds	r1, r2, r3
 80010f0:	687b      	ldr	r3, [r7, #4]
 80010f2:	691b      	ldr	r3, [r3, #16]
 80010f4:	b2db      	uxtb	r3, r3
 80010f6:	461a      	mov	r2, r3
 80010f8:	f004 ff10 	bl	8005f1c <USB_HC_StartXfer>
 80010fc:	4603      	mov	r3, r0
}
 80010fe:	4618      	mov	r0, r3
 8001100:	3708      	adds	r7, #8
 8001102:	46bd      	mov	sp, r7
 8001104:	bd80      	pop	{r7, pc}
 8001106:	bf00      	nop

08001108 <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8001108:	b580      	push	{r7, lr}
 800110a:	b086      	sub	sp, #24
 800110c:	af00      	add	r7, sp, #0
 800110e:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8001110:	687b      	ldr	r3, [r7, #4]
 8001112:	681b      	ldr	r3, [r3, #0]
 8001114:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8001116:	693b      	ldr	r3, [r7, #16]
 8001118:	60fb      	str	r3, [r7, #12]
  uint32_t i, interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 800111a:	687b      	ldr	r3, [r7, #4]
 800111c:	681b      	ldr	r3, [r3, #0]
 800111e:	4618      	mov	r0, r3
 8001120:	f004 fc1d 	bl	800595e <USB_GetMode>
 8001124:	4603      	mov	r3, r0
 8001126:	2b01      	cmp	r3, #1
 8001128:	f040 80f2 	bne.w	8001310 <HAL_HCD_IRQHandler+0x208>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 800112c:	687b      	ldr	r3, [r7, #4]
 800112e:	681b      	ldr	r3, [r3, #0]
 8001130:	4618      	mov	r0, r3
 8001132:	f004 fc01 	bl	8005938 <USB_ReadInterrupts>
 8001136:	4603      	mov	r3, r0
 8001138:	2b00      	cmp	r3, #0
 800113a:	f000 80e8 	beq.w	800130e <HAL_HCD_IRQHandler+0x206>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 800113e:	687b      	ldr	r3, [r7, #4]
 8001140:	681b      	ldr	r3, [r3, #0]
 8001142:	4618      	mov	r0, r3
 8001144:	f004 fbf8 	bl	8005938 <USB_ReadInterrupts>
 8001148:	4603      	mov	r3, r0
 800114a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800114e:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8001152:	d104      	bne.n	800115e <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8001154:	687b      	ldr	r3, [r7, #4]
 8001156:	681b      	ldr	r3, [r3, #0]
 8001158:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 800115c:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 800115e:	687b      	ldr	r3, [r7, #4]
 8001160:	681b      	ldr	r3, [r3, #0]
 8001162:	4618      	mov	r0, r3
 8001164:	f004 fbe8 	bl	8005938 <USB_ReadInterrupts>
 8001168:	4603      	mov	r3, r0
 800116a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800116e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8001172:	d104      	bne.n	800117e <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	681b      	ldr	r3, [r3, #0]
 8001178:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 800117c:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	681b      	ldr	r3, [r3, #0]
 8001182:	4618      	mov	r0, r3
 8001184:	f004 fbd8 	bl	8005938 <USB_ReadInterrupts>
 8001188:	4603      	mov	r3, r0
 800118a:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800118e:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8001192:	d104      	bne.n	800119e <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 8001194:	687b      	ldr	r3, [r7, #4]
 8001196:	681b      	ldr	r3, [r3, #0]
 8001198:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 800119c:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	681b      	ldr	r3, [r3, #0]
 80011a2:	4618      	mov	r0, r3
 80011a4:	f004 fbc8 	bl	8005938 <USB_ReadInterrupts>
 80011a8:	4603      	mov	r3, r0
 80011aa:	f003 0302 	and.w	r3, r3, #2
 80011ae:	2b02      	cmp	r3, #2
 80011b0:	d103      	bne.n	80011ba <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	681b      	ldr	r3, [r3, #0]
 80011b6:	2202      	movs	r2, #2
 80011b8:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 80011ba:	687b      	ldr	r3, [r7, #4]
 80011bc:	681b      	ldr	r3, [r3, #0]
 80011be:	4618      	mov	r0, r3
 80011c0:	f004 fbba 	bl	8005938 <USB_ReadInterrupts>
 80011c4:	4603      	mov	r3, r0
 80011c6:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80011ca:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80011ce:	d118      	bne.n	8001202 <HAL_HCD_IRQHandler+0xfa>
    {

      /* Cleanup HPRT */
      USBx_HPRT0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 80011d0:	68fb      	ldr	r3, [r7, #12]
 80011d2:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 80011d6:	461a      	mov	r2, r3
 80011d8:	68fb      	ldr	r3, [r7, #12]
 80011da:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 80011de:	681b      	ldr	r3, [r3, #0]
 80011e0:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 80011e4:	6013      	str	r3, [r2, #0]

      /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->DisconnectCallback(hhcd);
#else
      HAL_HCD_Disconnect_Callback(hhcd);
 80011e6:	6878      	ldr	r0, [r7, #4]
 80011e8:	f008 f8be 	bl	8009368 <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 80011ec:	687b      	ldr	r3, [r7, #4]
 80011ee:	681b      	ldr	r3, [r3, #0]
 80011f0:	2101      	movs	r1, #1
 80011f2:	4618      	mov	r0, r3
 80011f4:	f004 fcb4 	bl	8005b60 <USB_InitFSLSPClkSel>
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 80011f8:	687b      	ldr	r3, [r7, #4]
 80011fa:	681b      	ldr	r3, [r3, #0]
 80011fc:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 8001200:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 8001202:	687b      	ldr	r3, [r7, #4]
 8001204:	681b      	ldr	r3, [r3, #0]
 8001206:	4618      	mov	r0, r3
 8001208:	f004 fb96 	bl	8005938 <USB_ReadInterrupts>
 800120c:	4603      	mov	r3, r0
 800120e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001212:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001216:	d102      	bne.n	800121e <HAL_HCD_IRQHandler+0x116>
    {
      HCD_Port_IRQHandler(hhcd);
 8001218:	6878      	ldr	r0, [r7, #4]
 800121a:	f001 f8dd 	bl	80023d8 <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	681b      	ldr	r3, [r3, #0]
 8001222:	4618      	mov	r0, r3
 8001224:	f004 fb88 	bl	8005938 <USB_ReadInterrupts>
 8001228:	4603      	mov	r3, r0
 800122a:	f003 0308 	and.w	r3, r3, #8
 800122e:	2b08      	cmp	r3, #8
 8001230:	d106      	bne.n	8001240 <HAL_HCD_IRQHandler+0x138>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 8001232:	6878      	ldr	r0, [r7, #4]
 8001234:	f008 f87c 	bl	8009330 <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	681b      	ldr	r3, [r3, #0]
 800123c:	2208      	movs	r2, #8
 800123e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 8001240:	687b      	ldr	r3, [r7, #4]
 8001242:	681b      	ldr	r3, [r3, #0]
 8001244:	4618      	mov	r0, r3
 8001246:	f004 fb77 	bl	8005938 <USB_ReadInterrupts>
 800124a:	4603      	mov	r3, r0
 800124c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001250:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8001254:	d138      	bne.n	80012c8 <HAL_HCD_IRQHandler+0x1c0>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	681b      	ldr	r3, [r3, #0]
 800125a:	4618      	mov	r0, r3
 800125c:	f004 ffa6 	bl	80061ac <USB_HC_ReadInterrupt>
 8001260:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8001262:	2300      	movs	r3, #0
 8001264:	617b      	str	r3, [r7, #20]
 8001266:	e025      	b.n	80012b4 <HAL_HCD_IRQHandler+0x1ac>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 8001268:	697b      	ldr	r3, [r7, #20]
 800126a:	f003 030f 	and.w	r3, r3, #15
 800126e:	68ba      	ldr	r2, [r7, #8]
 8001270:	fa22 f303 	lsr.w	r3, r2, r3
 8001274:	f003 0301 	and.w	r3, r3, #1
 8001278:	2b00      	cmp	r3, #0
 800127a:	d018      	beq.n	80012ae <HAL_HCD_IRQHandler+0x1a6>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 800127c:	697b      	ldr	r3, [r7, #20]
 800127e:	015a      	lsls	r2, r3, #5
 8001280:	68fb      	ldr	r3, [r7, #12]
 8001282:	4413      	add	r3, r2
 8001284:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001288:	681b      	ldr	r3, [r3, #0]
 800128a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800128e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001292:	d106      	bne.n	80012a2 <HAL_HCD_IRQHandler+0x19a>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 8001294:	697b      	ldr	r3, [r7, #20]
 8001296:	b2db      	uxtb	r3, r3
 8001298:	4619      	mov	r1, r3
 800129a:	6878      	ldr	r0, [r7, #4]
 800129c:	f000 f8cf 	bl	800143e <HCD_HC_IN_IRQHandler>
 80012a0:	e005      	b.n	80012ae <HAL_HCD_IRQHandler+0x1a6>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 80012a2:	697b      	ldr	r3, [r7, #20]
 80012a4:	b2db      	uxtb	r3, r3
 80012a6:	4619      	mov	r1, r3
 80012a8:	6878      	ldr	r0, [r7, #4]
 80012aa:	f000 fc69 	bl	8001b80 <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 80012ae:	697b      	ldr	r3, [r7, #20]
 80012b0:	3301      	adds	r3, #1
 80012b2:	617b      	str	r3, [r7, #20]
 80012b4:	687b      	ldr	r3, [r7, #4]
 80012b6:	689a      	ldr	r2, [r3, #8]
 80012b8:	697b      	ldr	r3, [r7, #20]
 80012ba:	429a      	cmp	r2, r3
 80012bc:	d8d4      	bhi.n	8001268 <HAL_HCD_IRQHandler+0x160>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 80012be:	687b      	ldr	r3, [r7, #4]
 80012c0:	681b      	ldr	r3, [r3, #0]
 80012c2:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80012c6:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	681b      	ldr	r3, [r3, #0]
 80012cc:	4618      	mov	r0, r3
 80012ce:	f004 fb33 	bl	8005938 <USB_ReadInterrupts>
 80012d2:	4603      	mov	r3, r0
 80012d4:	f003 0310 	and.w	r3, r3, #16
 80012d8:	2b10      	cmp	r3, #16
 80012da:	d101      	bne.n	80012e0 <HAL_HCD_IRQHandler+0x1d8>
 80012dc:	2301      	movs	r3, #1
 80012de:	e000      	b.n	80012e2 <HAL_HCD_IRQHandler+0x1da>
 80012e0:	2300      	movs	r3, #0
 80012e2:	2b00      	cmp	r3, #0
 80012e4:	d014      	beq.n	8001310 <HAL_HCD_IRQHandler+0x208>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80012e6:	687b      	ldr	r3, [r7, #4]
 80012e8:	681b      	ldr	r3, [r3, #0]
 80012ea:	687a      	ldr	r2, [r7, #4]
 80012ec:	6812      	ldr	r2, [r2, #0]
 80012ee:	6992      	ldr	r2, [r2, #24]
 80012f0:	f022 0210 	bic.w	r2, r2, #16
 80012f4:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 80012f6:	6878      	ldr	r0, [r7, #4]
 80012f8:	f000 ffc2 	bl	8002280 <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80012fc:	687b      	ldr	r3, [r7, #4]
 80012fe:	681b      	ldr	r3, [r3, #0]
 8001300:	687a      	ldr	r2, [r7, #4]
 8001302:	6812      	ldr	r2, [r2, #0]
 8001304:	6992      	ldr	r2, [r2, #24]
 8001306:	f042 0210 	orr.w	r2, r2, #16
 800130a:	619a      	str	r2, [r3, #24]
 800130c:	e000      	b.n	8001310 <HAL_HCD_IRQHandler+0x208>
      return;
 800130e:	bf00      	nop
    }
  }
}
 8001310:	3718      	adds	r7, #24
 8001312:	46bd      	mov	sp, r7
 8001314:	bd80      	pop	{r7, pc}

08001316 <HAL_HCD_Start>:
  * @brief  Start the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Start(HCD_HandleTypeDef *hhcd)
{
 8001316:	b580      	push	{r7, lr}
 8001318:	b082      	sub	sp, #8
 800131a:	af00      	add	r7, sp, #0
 800131c:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 800131e:	687b      	ldr	r3, [r7, #4]
 8001320:	f893 32b8 	ldrb.w	r3, [r3, #696]	; 0x2b8
 8001324:	2b01      	cmp	r3, #1
 8001326:	d101      	bne.n	800132c <HAL_HCD_Start+0x16>
 8001328:	2302      	movs	r3, #2
 800132a:	e013      	b.n	8001354 <HAL_HCD_Start+0x3e>
 800132c:	687b      	ldr	r3, [r7, #4]
 800132e:	2201      	movs	r2, #1
 8001330:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8
  __HAL_HCD_ENABLE(hhcd);
 8001334:	687b      	ldr	r3, [r7, #4]
 8001336:	681b      	ldr	r3, [r3, #0]
 8001338:	4618      	mov	r0, r3
 800133a:	f004 fa0a 	bl	8005752 <USB_EnableGlobalInt>
  (void)USB_DriveVbus(hhcd->Instance, 1U);
 800133e:	687b      	ldr	r3, [r7, #4]
 8001340:	681b      	ldr	r3, [r3, #0]
 8001342:	2101      	movs	r1, #1
 8001344:	4618      	mov	r0, r3
 8001346:	f004 fc73 	bl	8005c30 <USB_DriveVbus>
  __HAL_UNLOCK(hhcd);
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	2200      	movs	r2, #0
 800134e:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8
  return HAL_OK;
 8001352:	2300      	movs	r3, #0
}
 8001354:	4618      	mov	r0, r3
 8001356:	3708      	adds	r7, #8
 8001358:	46bd      	mov	sp, r7
 800135a:	bd80      	pop	{r7, pc}

0800135c <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 800135c:	b580      	push	{r7, lr}
 800135e:	b082      	sub	sp, #8
 8001360:	af00      	add	r7, sp, #0
 8001362:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	f893 32b8 	ldrb.w	r3, [r3, #696]	; 0x2b8
 800136a:	2b01      	cmp	r3, #1
 800136c:	d101      	bne.n	8001372 <HAL_HCD_Stop+0x16>
 800136e:	2302      	movs	r3, #2
 8001370:	e00d      	b.n	800138e <HAL_HCD_Stop+0x32>
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	2201      	movs	r2, #1
 8001376:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8
  (void)USB_StopHost(hhcd->Instance);
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	681b      	ldr	r3, [r3, #0]
 800137e:	4618      	mov	r0, r3
 8001380:	f005 f86a 	bl	8006458 <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 8001384:	687b      	ldr	r3, [r7, #4]
 8001386:	2200      	movs	r2, #0
 8001388:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8
  return HAL_OK;
 800138c:	2300      	movs	r3, #0
}
 800138e:	4618      	mov	r0, r3
 8001390:	3708      	adds	r7, #8
 8001392:	46bd      	mov	sp, r7
 8001394:	bd80      	pop	{r7, pc}

08001396 <HAL_HCD_ResetPort>:
  * @brief  Reset the host port.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_ResetPort(HCD_HandleTypeDef *hhcd)
{
 8001396:	b580      	push	{r7, lr}
 8001398:	b082      	sub	sp, #8
 800139a:	af00      	add	r7, sp, #0
 800139c:	6078      	str	r0, [r7, #4]
  return (USB_ResetPort(hhcd->Instance));
 800139e:	687b      	ldr	r3, [r7, #4]
 80013a0:	681b      	ldr	r3, [r3, #0]
 80013a2:	4618      	mov	r0, r3
 80013a4:	f004 fc18 	bl	8005bd8 <USB_ResetPort>
 80013a8:	4603      	mov	r3, r0
}
 80013aa:	4618      	mov	r0, r3
 80013ac:	3708      	adds	r7, #8
 80013ae:	46bd      	mov	sp, r7
 80013b0:	bd80      	pop	{r7, pc}

080013b2 <HAL_HCD_HC_GetURBState>:
  *            URB_NYET/
  *            URB_ERROR/
  *            URB_STALL
  */
HCD_URBStateTypeDef HAL_HCD_HC_GetURBState(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 80013b2:	b480      	push	{r7}
 80013b4:	b083      	sub	sp, #12
 80013b6:	af00      	add	r7, sp, #0
 80013b8:	6078      	str	r0, [r7, #4]
 80013ba:	460b      	mov	r3, r1
 80013bc:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].urb_state;
 80013be:	78fa      	ldrb	r2, [r7, #3]
 80013c0:	6879      	ldr	r1, [r7, #4]
 80013c2:	4613      	mov	r3, r2
 80013c4:	009b      	lsls	r3, r3, #2
 80013c6:	4413      	add	r3, r2
 80013c8:	00db      	lsls	r3, r3, #3
 80013ca:	440b      	add	r3, r1
 80013cc:	335c      	adds	r3, #92	; 0x5c
 80013ce:	781b      	ldrb	r3, [r3, #0]
}
 80013d0:	4618      	mov	r0, r3
 80013d2:	370c      	adds	r7, #12
 80013d4:	46bd      	mov	sp, r7
 80013d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013da:	4770      	bx	lr

080013dc <HAL_HCD_HC_GetXferCount>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval last transfer size in byte
  */
uint32_t HAL_HCD_HC_GetXferCount(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 80013dc:	b480      	push	{r7}
 80013de:	b083      	sub	sp, #12
 80013e0:	af00      	add	r7, sp, #0
 80013e2:	6078      	str	r0, [r7, #4]
 80013e4:	460b      	mov	r3, r1
 80013e6:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].xfer_count;
 80013e8:	78fa      	ldrb	r2, [r7, #3]
 80013ea:	6879      	ldr	r1, [r7, #4]
 80013ec:	4613      	mov	r3, r2
 80013ee:	009b      	lsls	r3, r3, #2
 80013f0:	4413      	add	r3, r2
 80013f2:	00db      	lsls	r3, r3, #3
 80013f4:	440b      	add	r3, r1
 80013f6:	334c      	adds	r3, #76	; 0x4c
 80013f8:	681b      	ldr	r3, [r3, #0]
}
 80013fa:	4618      	mov	r0, r3
 80013fc:	370c      	adds	r7, #12
 80013fe:	46bd      	mov	sp, r7
 8001400:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001404:	4770      	bx	lr

08001406 <HAL_HCD_GetCurrentFrame>:
  * @brief  Return the current Host frame number.
  * @param  hhcd HCD handle
  * @retval Current Host frame number
  */
uint32_t HAL_HCD_GetCurrentFrame(HCD_HandleTypeDef *hhcd)
{
 8001406:	b580      	push	{r7, lr}
 8001408:	b082      	sub	sp, #8
 800140a:	af00      	add	r7, sp, #0
 800140c:	6078      	str	r0, [r7, #4]
  return (USB_GetCurrentFrame(hhcd->Instance));
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	681b      	ldr	r3, [r3, #0]
 8001412:	4618      	mov	r0, r3
 8001414:	f004 fc5e 	bl	8005cd4 <USB_GetCurrentFrame>
 8001418:	4603      	mov	r3, r0
}
 800141a:	4618      	mov	r0, r3
 800141c:	3708      	adds	r7, #8
 800141e:	46bd      	mov	sp, r7
 8001420:	bd80      	pop	{r7, pc}

08001422 <HAL_HCD_GetCurrentSpeed>:
  * @brief  Return the Host enumeration speed.
  * @param  hhcd HCD handle
  * @retval Enumeration speed
  */
uint32_t HAL_HCD_GetCurrentSpeed(HCD_HandleTypeDef *hhcd)
{
 8001422:	b580      	push	{r7, lr}
 8001424:	b082      	sub	sp, #8
 8001426:	af00      	add	r7, sp, #0
 8001428:	6078      	str	r0, [r7, #4]
  return (USB_GetHostSpeed(hhcd->Instance));
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	681b      	ldr	r3, [r3, #0]
 800142e:	4618      	mov	r0, r3
 8001430:	f004 fc39 	bl	8005ca6 <USB_GetHostSpeed>
 8001434:	4603      	mov	r3, r0
}
 8001436:	4618      	mov	r0, r3
 8001438:	3708      	adds	r7, #8
 800143a:	46bd      	mov	sp, r7
 800143c:	bd80      	pop	{r7, pc}

0800143e <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 800143e:	b580      	push	{r7, lr}
 8001440:	b086      	sub	sp, #24
 8001442:	af00      	add	r7, sp, #0
 8001444:	6078      	str	r0, [r7, #4]
 8001446:	460b      	mov	r3, r1
 8001448:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	681b      	ldr	r3, [r3, #0]
 800144e:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8001450:	697b      	ldr	r3, [r7, #20]
 8001452:	613b      	str	r3, [r7, #16]
  uint32_t ch_num = (uint32_t)chnum;
 8001454:	78fb      	ldrb	r3, [r7, #3]
 8001456:	60fb      	str	r3, [r7, #12]

  uint32_t tmpreg;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 8001458:	68fb      	ldr	r3, [r7, #12]
 800145a:	015a      	lsls	r2, r3, #5
 800145c:	693b      	ldr	r3, [r7, #16]
 800145e:	4413      	add	r3, r2
 8001460:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001464:	689b      	ldr	r3, [r3, #8]
 8001466:	f003 0304 	and.w	r3, r3, #4
 800146a:	2b04      	cmp	r3, #4
 800146c:	d11a      	bne.n	80014a4 <HCD_HC_IN_IRQHandler+0x66>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 800146e:	68fb      	ldr	r3, [r7, #12]
 8001470:	015a      	lsls	r2, r3, #5
 8001472:	693b      	ldr	r3, [r7, #16]
 8001474:	4413      	add	r3, r2
 8001476:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800147a:	461a      	mov	r2, r3
 800147c:	2304      	movs	r3, #4
 800147e:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8001480:	68fb      	ldr	r3, [r7, #12]
 8001482:	015a      	lsls	r2, r3, #5
 8001484:	693b      	ldr	r3, [r7, #16]
 8001486:	4413      	add	r3, r2
 8001488:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800148c:	4619      	mov	r1, r3
 800148e:	68fb      	ldr	r3, [r7, #12]
 8001490:	015a      	lsls	r2, r3, #5
 8001492:	693b      	ldr	r3, [r7, #16]
 8001494:	4413      	add	r3, r2
 8001496:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800149a:	68db      	ldr	r3, [r3, #12]
 800149c:	f043 0302 	orr.w	r3, r3, #2
 80014a0:	60cb      	str	r3, [r1, #12]
 80014a2:	e097      	b.n	80015d4 <HCD_HC_IN_IRQHandler+0x196>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 80014a4:	68fb      	ldr	r3, [r7, #12]
 80014a6:	015a      	lsls	r2, r3, #5
 80014a8:	693b      	ldr	r3, [r7, #16]
 80014aa:	4413      	add	r3, r2
 80014ac:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80014b0:	689b      	ldr	r3, [r3, #8]
 80014b2:	f003 0320 	and.w	r3, r3, #32
 80014b6:	2b20      	cmp	r3, #32
 80014b8:	d109      	bne.n	80014ce <HCD_HC_IN_IRQHandler+0x90>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 80014ba:	68fb      	ldr	r3, [r7, #12]
 80014bc:	015a      	lsls	r2, r3, #5
 80014be:	693b      	ldr	r3, [r7, #16]
 80014c0:	4413      	add	r3, r2
 80014c2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80014c6:	461a      	mov	r2, r3
 80014c8:	2320      	movs	r3, #32
 80014ca:	6093      	str	r3, [r2, #8]
 80014cc:	e082      	b.n	80015d4 <HCD_HC_IN_IRQHandler+0x196>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 80014ce:	68fb      	ldr	r3, [r7, #12]
 80014d0:	015a      	lsls	r2, r3, #5
 80014d2:	693b      	ldr	r3, [r7, #16]
 80014d4:	4413      	add	r3, r2
 80014d6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80014da:	689b      	ldr	r3, [r3, #8]
 80014dc:	f003 0308 	and.w	r3, r3, #8
 80014e0:	2b08      	cmp	r3, #8
 80014e2:	d135      	bne.n	8001550 <HCD_HC_IN_IRQHandler+0x112>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80014e4:	68fb      	ldr	r3, [r7, #12]
 80014e6:	015a      	lsls	r2, r3, #5
 80014e8:	693b      	ldr	r3, [r7, #16]
 80014ea:	4413      	add	r3, r2
 80014ec:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80014f0:	4619      	mov	r1, r3
 80014f2:	68fb      	ldr	r3, [r7, #12]
 80014f4:	015a      	lsls	r2, r3, #5
 80014f6:	693b      	ldr	r3, [r7, #16]
 80014f8:	4413      	add	r3, r2
 80014fa:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80014fe:	68db      	ldr	r3, [r3, #12]
 8001500:	f043 0302 	orr.w	r3, r3, #2
 8001504:	60cb      	str	r3, [r1, #12]
    hhcd->hc[ch_num].state = HC_STALL;
 8001506:	6879      	ldr	r1, [r7, #4]
 8001508:	68fa      	ldr	r2, [r7, #12]
 800150a:	4613      	mov	r3, r2
 800150c:	009b      	lsls	r3, r3, #2
 800150e:	4413      	add	r3, r2
 8001510:	00db      	lsls	r3, r3, #3
 8001512:	440b      	add	r3, r1
 8001514:	335d      	adds	r3, #93	; 0x5d
 8001516:	2205      	movs	r2, #5
 8001518:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 800151a:	68fb      	ldr	r3, [r7, #12]
 800151c:	015a      	lsls	r2, r3, #5
 800151e:	693b      	ldr	r3, [r7, #16]
 8001520:	4413      	add	r3, r2
 8001522:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001526:	461a      	mov	r2, r3
 8001528:	2310      	movs	r3, #16
 800152a:	6093      	str	r3, [r2, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 800152c:	68fb      	ldr	r3, [r7, #12]
 800152e:	015a      	lsls	r2, r3, #5
 8001530:	693b      	ldr	r3, [r7, #16]
 8001532:	4413      	add	r3, r2
 8001534:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001538:	461a      	mov	r2, r3
 800153a:	2308      	movs	r3, #8
 800153c:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	681b      	ldr	r3, [r3, #0]
 8001542:	68fa      	ldr	r2, [r7, #12]
 8001544:	b2d2      	uxtb	r2, r2
 8001546:	4611      	mov	r1, r2
 8001548:	4618      	mov	r0, r3
 800154a:	f004 fe40 	bl	80061ce <USB_HC_Halt>
 800154e:	e041      	b.n	80015d4 <HCD_HC_IN_IRQHandler+0x196>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 8001550:	68fb      	ldr	r3, [r7, #12]
 8001552:	015a      	lsls	r2, r3, #5
 8001554:	693b      	ldr	r3, [r7, #16]
 8001556:	4413      	add	r3, r2
 8001558:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800155c:	689b      	ldr	r3, [r3, #8]
 800155e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001562:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001566:	d135      	bne.n	80015d4 <HCD_HC_IN_IRQHandler+0x196>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8001568:	68fb      	ldr	r3, [r7, #12]
 800156a:	015a      	lsls	r2, r3, #5
 800156c:	693b      	ldr	r3, [r7, #16]
 800156e:	4413      	add	r3, r2
 8001570:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001574:	4619      	mov	r1, r3
 8001576:	68fb      	ldr	r3, [r7, #12]
 8001578:	015a      	lsls	r2, r3, #5
 800157a:	693b      	ldr	r3, [r7, #16]
 800157c:	4413      	add	r3, r2
 800157e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001582:	68db      	ldr	r3, [r3, #12]
 8001584:	f043 0302 	orr.w	r3, r3, #2
 8001588:	60cb      	str	r3, [r1, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	681b      	ldr	r3, [r3, #0]
 800158e:	68fa      	ldr	r2, [r7, #12]
 8001590:	b2d2      	uxtb	r2, r2
 8001592:	4611      	mov	r1, r2
 8001594:	4618      	mov	r0, r3
 8001596:	f004 fe1a 	bl	80061ce <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 800159a:	68fb      	ldr	r3, [r7, #12]
 800159c:	015a      	lsls	r2, r3, #5
 800159e:	693b      	ldr	r3, [r7, #16]
 80015a0:	4413      	add	r3, r2
 80015a2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80015a6:	461a      	mov	r2, r3
 80015a8:	2310      	movs	r3, #16
 80015aa:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 80015ac:	6879      	ldr	r1, [r7, #4]
 80015ae:	68fa      	ldr	r2, [r7, #12]
 80015b0:	4613      	mov	r3, r2
 80015b2:	009b      	lsls	r3, r3, #2
 80015b4:	4413      	add	r3, r2
 80015b6:	00db      	lsls	r3, r3, #3
 80015b8:	440b      	add	r3, r1
 80015ba:	335d      	adds	r3, #93	; 0x5d
 80015bc:	2208      	movs	r2, #8
 80015be:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 80015c0:	68fb      	ldr	r3, [r7, #12]
 80015c2:	015a      	lsls	r2, r3, #5
 80015c4:	693b      	ldr	r3, [r7, #16]
 80015c6:	4413      	add	r3, r2
 80015c8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80015cc:	461a      	mov	r2, r3
 80015ce:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80015d2:	6093      	str	r3, [r2, #8]
  else
  {
    /* ... */
  }

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 80015d4:	68fb      	ldr	r3, [r7, #12]
 80015d6:	015a      	lsls	r2, r3, #5
 80015d8:	693b      	ldr	r3, [r7, #16]
 80015da:	4413      	add	r3, r2
 80015dc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80015e0:	689b      	ldr	r3, [r3, #8]
 80015e2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80015e6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80015ea:	d123      	bne.n	8001634 <HCD_HC_IN_IRQHandler+0x1f6>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80015ec:	68fb      	ldr	r3, [r7, #12]
 80015ee:	015a      	lsls	r2, r3, #5
 80015f0:	693b      	ldr	r3, [r7, #16]
 80015f2:	4413      	add	r3, r2
 80015f4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80015f8:	4619      	mov	r1, r3
 80015fa:	68fb      	ldr	r3, [r7, #12]
 80015fc:	015a      	lsls	r2, r3, #5
 80015fe:	693b      	ldr	r3, [r7, #16]
 8001600:	4413      	add	r3, r2
 8001602:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001606:	68db      	ldr	r3, [r3, #12]
 8001608:	f043 0302 	orr.w	r3, r3, #2
 800160c:	60cb      	str	r3, [r1, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	681b      	ldr	r3, [r3, #0]
 8001612:	68fa      	ldr	r2, [r7, #12]
 8001614:	b2d2      	uxtb	r2, r2
 8001616:	4611      	mov	r1, r2
 8001618:	4618      	mov	r0, r3
 800161a:	f004 fdd8 	bl	80061ce <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 800161e:	68fb      	ldr	r3, [r7, #12]
 8001620:	015a      	lsls	r2, r3, #5
 8001622:	693b      	ldr	r3, [r7, #16]
 8001624:	4413      	add	r3, r2
 8001626:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800162a:	461a      	mov	r2, r3
 800162c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001630:	6093      	str	r3, [r2, #8]
  }
  else
  {
    /* ... */
  }
}
 8001632:	e2a1      	b.n	8001b78 <HCD_HC_IN_IRQHandler+0x73a>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 8001634:	68fb      	ldr	r3, [r7, #12]
 8001636:	015a      	lsls	r2, r3, #5
 8001638:	693b      	ldr	r3, [r7, #16]
 800163a:	4413      	add	r3, r2
 800163c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001640:	689b      	ldr	r3, [r3, #8]
 8001642:	f003 0301 	and.w	r3, r3, #1
 8001646:	2b01      	cmp	r3, #1
 8001648:	f040 80c3 	bne.w	80017d2 <HCD_HC_IN_IRQHandler+0x394>
    if (hhcd->Init.dma_enable != 0U)
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	691b      	ldr	r3, [r3, #16]
 8001650:	2b00      	cmp	r3, #0
 8001652:	d01b      	beq.n	800168c <HCD_HC_IN_IRQHandler+0x24e>
      hhcd->hc[ch_num].xfer_count = hhcd->hc[ch_num].xfer_len - \
 8001654:	6879      	ldr	r1, [r7, #4]
 8001656:	68fa      	ldr	r2, [r7, #12]
 8001658:	4613      	mov	r3, r2
 800165a:	009b      	lsls	r3, r3, #2
 800165c:	4413      	add	r3, r2
 800165e:	00db      	lsls	r3, r3, #3
 8001660:	440b      	add	r3, r1
 8001662:	3348      	adds	r3, #72	; 0x48
 8001664:	681a      	ldr	r2, [r3, #0]
                                    (USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_XFRSIZ);
 8001666:	68fb      	ldr	r3, [r7, #12]
 8001668:	0159      	lsls	r1, r3, #5
 800166a:	693b      	ldr	r3, [r7, #16]
 800166c:	440b      	add	r3, r1
 800166e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001672:	691b      	ldr	r3, [r3, #16]
 8001674:	f3c3 0312 	ubfx	r3, r3, #0, #19
      hhcd->hc[ch_num].xfer_count = hhcd->hc[ch_num].xfer_len - \
 8001678:	1ad1      	subs	r1, r2, r3
 800167a:	6878      	ldr	r0, [r7, #4]
 800167c:	68fa      	ldr	r2, [r7, #12]
 800167e:	4613      	mov	r3, r2
 8001680:	009b      	lsls	r3, r3, #2
 8001682:	4413      	add	r3, r2
 8001684:	00db      	lsls	r3, r3, #3
 8001686:	4403      	add	r3, r0
 8001688:	334c      	adds	r3, #76	; 0x4c
 800168a:	6019      	str	r1, [r3, #0]
    hhcd->hc[ch_num].state = HC_XFRC;
 800168c:	6879      	ldr	r1, [r7, #4]
 800168e:	68fa      	ldr	r2, [r7, #12]
 8001690:	4613      	mov	r3, r2
 8001692:	009b      	lsls	r3, r3, #2
 8001694:	4413      	add	r3, r2
 8001696:	00db      	lsls	r3, r3, #3
 8001698:	440b      	add	r3, r1
 800169a:	335d      	adds	r3, #93	; 0x5d
 800169c:	2201      	movs	r2, #1
 800169e:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 80016a0:	6879      	ldr	r1, [r7, #4]
 80016a2:	68fa      	ldr	r2, [r7, #12]
 80016a4:	4613      	mov	r3, r2
 80016a6:	009b      	lsls	r3, r3, #2
 80016a8:	4413      	add	r3, r2
 80016aa:	00db      	lsls	r3, r3, #3
 80016ac:	440b      	add	r3, r1
 80016ae:	3358      	adds	r3, #88	; 0x58
 80016b0:	2200      	movs	r2, #0
 80016b2:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 80016b4:	68fb      	ldr	r3, [r7, #12]
 80016b6:	015a      	lsls	r2, r3, #5
 80016b8:	693b      	ldr	r3, [r7, #16]
 80016ba:	4413      	add	r3, r2
 80016bc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80016c0:	461a      	mov	r2, r3
 80016c2:	2301      	movs	r3, #1
 80016c4:	6093      	str	r3, [r2, #8]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 80016c6:	6879      	ldr	r1, [r7, #4]
 80016c8:	68fa      	ldr	r2, [r7, #12]
 80016ca:	4613      	mov	r3, r2
 80016cc:	009b      	lsls	r3, r3, #2
 80016ce:	4413      	add	r3, r2
 80016d0:	00db      	lsls	r3, r3, #3
 80016d2:	440b      	add	r3, r1
 80016d4:	333f      	adds	r3, #63	; 0x3f
 80016d6:	781b      	ldrb	r3, [r3, #0]
 80016d8:	2b00      	cmp	r3, #0
 80016da:	d00a      	beq.n	80016f2 <HCD_HC_IN_IRQHandler+0x2b4>
        (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 80016dc:	6879      	ldr	r1, [r7, #4]
 80016de:	68fa      	ldr	r2, [r7, #12]
 80016e0:	4613      	mov	r3, r2
 80016e2:	009b      	lsls	r3, r3, #2
 80016e4:	4413      	add	r3, r2
 80016e6:	00db      	lsls	r3, r3, #3
 80016e8:	440b      	add	r3, r1
 80016ea:	333f      	adds	r3, #63	; 0x3f
 80016ec:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 80016ee:	2b02      	cmp	r3, #2
 80016f0:	d122      	bne.n	8001738 <HCD_HC_IN_IRQHandler+0x2fa>
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80016f2:	68fb      	ldr	r3, [r7, #12]
 80016f4:	015a      	lsls	r2, r3, #5
 80016f6:	693b      	ldr	r3, [r7, #16]
 80016f8:	4413      	add	r3, r2
 80016fa:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80016fe:	4619      	mov	r1, r3
 8001700:	68fb      	ldr	r3, [r7, #12]
 8001702:	015a      	lsls	r2, r3, #5
 8001704:	693b      	ldr	r3, [r7, #16]
 8001706:	4413      	add	r3, r2
 8001708:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800170c:	68db      	ldr	r3, [r3, #12]
 800170e:	f043 0302 	orr.w	r3, r3, #2
 8001712:	60cb      	str	r3, [r1, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	681b      	ldr	r3, [r3, #0]
 8001718:	68fa      	ldr	r2, [r7, #12]
 800171a:	b2d2      	uxtb	r2, r2
 800171c:	4611      	mov	r1, r2
 800171e:	4618      	mov	r0, r3
 8001720:	f004 fd55 	bl	80061ce <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8001724:	68fb      	ldr	r3, [r7, #12]
 8001726:	015a      	lsls	r2, r3, #5
 8001728:	693b      	ldr	r3, [r7, #16]
 800172a:	4413      	add	r3, r2
 800172c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001730:	461a      	mov	r2, r3
 8001732:	2310      	movs	r3, #16
 8001734:	6093      	str	r3, [r2, #8]
 8001736:	e035      	b.n	80017a4 <HCD_HC_IN_IRQHandler+0x366>
    else if (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR)
 8001738:	6879      	ldr	r1, [r7, #4]
 800173a:	68fa      	ldr	r2, [r7, #12]
 800173c:	4613      	mov	r3, r2
 800173e:	009b      	lsls	r3, r3, #2
 8001740:	4413      	add	r3, r2
 8001742:	00db      	lsls	r3, r3, #3
 8001744:	440b      	add	r3, r1
 8001746:	333f      	adds	r3, #63	; 0x3f
 8001748:	781b      	ldrb	r3, [r3, #0]
 800174a:	2b03      	cmp	r3, #3
 800174c:	d12a      	bne.n	80017a4 <HCD_HC_IN_IRQHandler+0x366>
      USBx_HC(ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 800174e:	68fb      	ldr	r3, [r7, #12]
 8001750:	015a      	lsls	r2, r3, #5
 8001752:	693b      	ldr	r3, [r7, #16]
 8001754:	4413      	add	r3, r2
 8001756:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800175a:	4619      	mov	r1, r3
 800175c:	68fb      	ldr	r3, [r7, #12]
 800175e:	015a      	lsls	r2, r3, #5
 8001760:	693b      	ldr	r3, [r7, #16]
 8001762:	4413      	add	r3, r2
 8001764:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001768:	681b      	ldr	r3, [r3, #0]
 800176a:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800176e:	600b      	str	r3, [r1, #0]
      hhcd->hc[ch_num].urb_state = URB_DONE;
 8001770:	6879      	ldr	r1, [r7, #4]
 8001772:	68fa      	ldr	r2, [r7, #12]
 8001774:	4613      	mov	r3, r2
 8001776:	009b      	lsls	r3, r3, #2
 8001778:	4413      	add	r3, r2
 800177a:	00db      	lsls	r3, r3, #3
 800177c:	440b      	add	r3, r1
 800177e:	335c      	adds	r3, #92	; 0x5c
 8001780:	2201      	movs	r2, #1
 8001782:	701a      	strb	r2, [r3, #0]
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8001784:	68fb      	ldr	r3, [r7, #12]
 8001786:	b2d8      	uxtb	r0, r3
 8001788:	6879      	ldr	r1, [r7, #4]
 800178a:	68fa      	ldr	r2, [r7, #12]
 800178c:	4613      	mov	r3, r2
 800178e:	009b      	lsls	r3, r3, #2
 8001790:	4413      	add	r3, r2
 8001792:	00db      	lsls	r3, r3, #3
 8001794:	440b      	add	r3, r1
 8001796:	335c      	adds	r3, #92	; 0x5c
 8001798:	781b      	ldrb	r3, [r3, #0]
 800179a:	461a      	mov	r2, r3
 800179c:	4601      	mov	r1, r0
 800179e:	6878      	ldr	r0, [r7, #4]
 80017a0:	f007 fdf0 	bl	8009384 <HAL_HCD_HC_NotifyURBChange_Callback>
    hhcd->hc[ch_num].toggle_in ^= 1U;
 80017a4:	6879      	ldr	r1, [r7, #4]
 80017a6:	68fa      	ldr	r2, [r7, #12]
 80017a8:	4613      	mov	r3, r2
 80017aa:	009b      	lsls	r3, r3, #2
 80017ac:	4413      	add	r3, r2
 80017ae:	00db      	lsls	r3, r3, #3
 80017b0:	440b      	add	r3, r1
 80017b2:	3350      	adds	r3, #80	; 0x50
 80017b4:	781b      	ldrb	r3, [r3, #0]
 80017b6:	f083 0301 	eor.w	r3, r3, #1
 80017ba:	b2d8      	uxtb	r0, r3
 80017bc:	6879      	ldr	r1, [r7, #4]
 80017be:	68fa      	ldr	r2, [r7, #12]
 80017c0:	4613      	mov	r3, r2
 80017c2:	009b      	lsls	r3, r3, #2
 80017c4:	4413      	add	r3, r2
 80017c6:	00db      	lsls	r3, r3, #3
 80017c8:	440b      	add	r3, r1
 80017ca:	3350      	adds	r3, #80	; 0x50
 80017cc:	4602      	mov	r2, r0
 80017ce:	701a      	strb	r2, [r3, #0]
}
 80017d0:	e1d2      	b.n	8001b78 <HCD_HC_IN_IRQHandler+0x73a>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 80017d2:	68fb      	ldr	r3, [r7, #12]
 80017d4:	015a      	lsls	r2, r3, #5
 80017d6:	693b      	ldr	r3, [r7, #16]
 80017d8:	4413      	add	r3, r2
 80017da:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80017de:	689b      	ldr	r3, [r3, #8]
 80017e0:	f003 0302 	and.w	r3, r3, #2
 80017e4:	2b02      	cmp	r3, #2
 80017e6:	f040 80f2 	bne.w	80019ce <HCD_HC_IN_IRQHandler+0x590>
    __HAL_HCD_MASK_HALT_HC_INT(ch_num);
 80017ea:	68fb      	ldr	r3, [r7, #12]
 80017ec:	015a      	lsls	r2, r3, #5
 80017ee:	693b      	ldr	r3, [r7, #16]
 80017f0:	4413      	add	r3, r2
 80017f2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80017f6:	4619      	mov	r1, r3
 80017f8:	68fb      	ldr	r3, [r7, #12]
 80017fa:	015a      	lsls	r2, r3, #5
 80017fc:	693b      	ldr	r3, [r7, #16]
 80017fe:	4413      	add	r3, r2
 8001800:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001804:	68db      	ldr	r3, [r3, #12]
 8001806:	f023 0302 	bic.w	r3, r3, #2
 800180a:	60cb      	str	r3, [r1, #12]
    if (hhcd->hc[ch_num].state == HC_XFRC)
 800180c:	6879      	ldr	r1, [r7, #4]
 800180e:	68fa      	ldr	r2, [r7, #12]
 8001810:	4613      	mov	r3, r2
 8001812:	009b      	lsls	r3, r3, #2
 8001814:	4413      	add	r3, r2
 8001816:	00db      	lsls	r3, r3, #3
 8001818:	440b      	add	r3, r1
 800181a:	335d      	adds	r3, #93	; 0x5d
 800181c:	781b      	ldrb	r3, [r3, #0]
 800181e:	2b01      	cmp	r3, #1
 8001820:	d10a      	bne.n	8001838 <HCD_HC_IN_IRQHandler+0x3fa>
      hhcd->hc[ch_num].urb_state  = URB_DONE;
 8001822:	6879      	ldr	r1, [r7, #4]
 8001824:	68fa      	ldr	r2, [r7, #12]
 8001826:	4613      	mov	r3, r2
 8001828:	009b      	lsls	r3, r3, #2
 800182a:	4413      	add	r3, r2
 800182c:	00db      	lsls	r3, r3, #3
 800182e:	440b      	add	r3, r1
 8001830:	335c      	adds	r3, #92	; 0x5c
 8001832:	2201      	movs	r2, #1
 8001834:	701a      	strb	r2, [r3, #0]
 8001836:	e0b0      	b.n	800199a <HCD_HC_IN_IRQHandler+0x55c>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 8001838:	6879      	ldr	r1, [r7, #4]
 800183a:	68fa      	ldr	r2, [r7, #12]
 800183c:	4613      	mov	r3, r2
 800183e:	009b      	lsls	r3, r3, #2
 8001840:	4413      	add	r3, r2
 8001842:	00db      	lsls	r3, r3, #3
 8001844:	440b      	add	r3, r1
 8001846:	335d      	adds	r3, #93	; 0x5d
 8001848:	781b      	ldrb	r3, [r3, #0]
 800184a:	2b05      	cmp	r3, #5
 800184c:	d10a      	bne.n	8001864 <HCD_HC_IN_IRQHandler+0x426>
      hhcd->hc[ch_num].urb_state  = URB_STALL;
 800184e:	6879      	ldr	r1, [r7, #4]
 8001850:	68fa      	ldr	r2, [r7, #12]
 8001852:	4613      	mov	r3, r2
 8001854:	009b      	lsls	r3, r3, #2
 8001856:	4413      	add	r3, r2
 8001858:	00db      	lsls	r3, r3, #3
 800185a:	440b      	add	r3, r1
 800185c:	335c      	adds	r3, #92	; 0x5c
 800185e:	2205      	movs	r2, #5
 8001860:	701a      	strb	r2, [r3, #0]
 8001862:	e09a      	b.n	800199a <HCD_HC_IN_IRQHandler+0x55c>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8001864:	6879      	ldr	r1, [r7, #4]
 8001866:	68fa      	ldr	r2, [r7, #12]
 8001868:	4613      	mov	r3, r2
 800186a:	009b      	lsls	r3, r3, #2
 800186c:	4413      	add	r3, r2
 800186e:	00db      	lsls	r3, r3, #3
 8001870:	440b      	add	r3, r1
 8001872:	335d      	adds	r3, #93	; 0x5d
 8001874:	781b      	ldrb	r3, [r3, #0]
 8001876:	2b06      	cmp	r3, #6
 8001878:	d00a      	beq.n	8001890 <HCD_HC_IN_IRQHandler+0x452>
             (hhcd->hc[ch_num].state == HC_DATATGLERR))
 800187a:	6879      	ldr	r1, [r7, #4]
 800187c:	68fa      	ldr	r2, [r7, #12]
 800187e:	4613      	mov	r3, r2
 8001880:	009b      	lsls	r3, r3, #2
 8001882:	4413      	add	r3, r2
 8001884:	00db      	lsls	r3, r3, #3
 8001886:	440b      	add	r3, r1
 8001888:	335d      	adds	r3, #93	; 0x5d
 800188a:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 800188c:	2b08      	cmp	r3, #8
 800188e:	d156      	bne.n	800193e <HCD_HC_IN_IRQHandler+0x500>
      hhcd->hc[ch_num].ErrCnt++;
 8001890:	6879      	ldr	r1, [r7, #4]
 8001892:	68fa      	ldr	r2, [r7, #12]
 8001894:	4613      	mov	r3, r2
 8001896:	009b      	lsls	r3, r3, #2
 8001898:	4413      	add	r3, r2
 800189a:	00db      	lsls	r3, r3, #3
 800189c:	440b      	add	r3, r1
 800189e:	3358      	adds	r3, #88	; 0x58
 80018a0:	681b      	ldr	r3, [r3, #0]
 80018a2:	1c59      	adds	r1, r3, #1
 80018a4:	6878      	ldr	r0, [r7, #4]
 80018a6:	68fa      	ldr	r2, [r7, #12]
 80018a8:	4613      	mov	r3, r2
 80018aa:	009b      	lsls	r3, r3, #2
 80018ac:	4413      	add	r3, r2
 80018ae:	00db      	lsls	r3, r3, #3
 80018b0:	4403      	add	r3, r0
 80018b2:	3358      	adds	r3, #88	; 0x58
 80018b4:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 3U)
 80018b6:	6879      	ldr	r1, [r7, #4]
 80018b8:	68fa      	ldr	r2, [r7, #12]
 80018ba:	4613      	mov	r3, r2
 80018bc:	009b      	lsls	r3, r3, #2
 80018be:	4413      	add	r3, r2
 80018c0:	00db      	lsls	r3, r3, #3
 80018c2:	440b      	add	r3, r1
 80018c4:	3358      	adds	r3, #88	; 0x58
 80018c6:	681b      	ldr	r3, [r3, #0]
 80018c8:	2b03      	cmp	r3, #3
 80018ca:	d914      	bls.n	80018f6 <HCD_HC_IN_IRQHandler+0x4b8>
        hhcd->hc[ch_num].ErrCnt = 0U;
 80018cc:	6879      	ldr	r1, [r7, #4]
 80018ce:	68fa      	ldr	r2, [r7, #12]
 80018d0:	4613      	mov	r3, r2
 80018d2:	009b      	lsls	r3, r3, #2
 80018d4:	4413      	add	r3, r2
 80018d6:	00db      	lsls	r3, r3, #3
 80018d8:	440b      	add	r3, r1
 80018da:	3358      	adds	r3, #88	; 0x58
 80018dc:	2200      	movs	r2, #0
 80018de:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 80018e0:	6879      	ldr	r1, [r7, #4]
 80018e2:	68fa      	ldr	r2, [r7, #12]
 80018e4:	4613      	mov	r3, r2
 80018e6:	009b      	lsls	r3, r3, #2
 80018e8:	4413      	add	r3, r2
 80018ea:	00db      	lsls	r3, r3, #3
 80018ec:	440b      	add	r3, r1
 80018ee:	335c      	adds	r3, #92	; 0x5c
 80018f0:	2204      	movs	r2, #4
 80018f2:	701a      	strb	r2, [r3, #0]
 80018f4:	e009      	b.n	800190a <HCD_HC_IN_IRQHandler+0x4cc>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 80018f6:	6879      	ldr	r1, [r7, #4]
 80018f8:	68fa      	ldr	r2, [r7, #12]
 80018fa:	4613      	mov	r3, r2
 80018fc:	009b      	lsls	r3, r3, #2
 80018fe:	4413      	add	r3, r2
 8001900:	00db      	lsls	r3, r3, #3
 8001902:	440b      	add	r3, r1
 8001904:	335c      	adds	r3, #92	; 0x5c
 8001906:	2202      	movs	r2, #2
 8001908:	701a      	strb	r2, [r3, #0]
      tmpreg = USBx_HC(ch_num)->HCCHAR;
 800190a:	68fb      	ldr	r3, [r7, #12]
 800190c:	015a      	lsls	r2, r3, #5
 800190e:	693b      	ldr	r3, [r7, #16]
 8001910:	4413      	add	r3, r2
 8001912:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001916:	681b      	ldr	r3, [r3, #0]
 8001918:	60bb      	str	r3, [r7, #8]
      tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800191a:	68bb      	ldr	r3, [r7, #8]
 800191c:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8001920:	60bb      	str	r3, [r7, #8]
      tmpreg |= USB_OTG_HCCHAR_CHENA;
 8001922:	68bb      	ldr	r3, [r7, #8]
 8001924:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8001928:	60bb      	str	r3, [r7, #8]
      USBx_HC(ch_num)->HCCHAR = tmpreg;
 800192a:	68fb      	ldr	r3, [r7, #12]
 800192c:	015a      	lsls	r2, r3, #5
 800192e:	693b      	ldr	r3, [r7, #16]
 8001930:	4413      	add	r3, r2
 8001932:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001936:	461a      	mov	r2, r3
 8001938:	68bb      	ldr	r3, [r7, #8]
 800193a:	6013      	str	r3, [r2, #0]
 800193c:	e02d      	b.n	800199a <HCD_HC_IN_IRQHandler+0x55c>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 800193e:	6879      	ldr	r1, [r7, #4]
 8001940:	68fa      	ldr	r2, [r7, #12]
 8001942:	4613      	mov	r3, r2
 8001944:	009b      	lsls	r3, r3, #2
 8001946:	4413      	add	r3, r2
 8001948:	00db      	lsls	r3, r3, #3
 800194a:	440b      	add	r3, r1
 800194c:	335d      	adds	r3, #93	; 0x5d
 800194e:	781b      	ldrb	r3, [r3, #0]
 8001950:	2b03      	cmp	r3, #3
 8001952:	d122      	bne.n	800199a <HCD_HC_IN_IRQHandler+0x55c>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 8001954:	6879      	ldr	r1, [r7, #4]
 8001956:	68fa      	ldr	r2, [r7, #12]
 8001958:	4613      	mov	r3, r2
 800195a:	009b      	lsls	r3, r3, #2
 800195c:	4413      	add	r3, r2
 800195e:	00db      	lsls	r3, r3, #3
 8001960:	440b      	add	r3, r1
 8001962:	335c      	adds	r3, #92	; 0x5c
 8001964:	2202      	movs	r2, #2
 8001966:	701a      	strb	r2, [r3, #0]
      tmpreg = USBx_HC(ch_num)->HCCHAR;
 8001968:	68fb      	ldr	r3, [r7, #12]
 800196a:	015a      	lsls	r2, r3, #5
 800196c:	693b      	ldr	r3, [r7, #16]
 800196e:	4413      	add	r3, r2
 8001970:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001974:	681b      	ldr	r3, [r3, #0]
 8001976:	60bb      	str	r3, [r7, #8]
      tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8001978:	68bb      	ldr	r3, [r7, #8]
 800197a:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800197e:	60bb      	str	r3, [r7, #8]
      tmpreg |= USB_OTG_HCCHAR_CHENA;
 8001980:	68bb      	ldr	r3, [r7, #8]
 8001982:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8001986:	60bb      	str	r3, [r7, #8]
      USBx_HC(ch_num)->HCCHAR = tmpreg;
 8001988:	68fb      	ldr	r3, [r7, #12]
 800198a:	015a      	lsls	r2, r3, #5
 800198c:	693b      	ldr	r3, [r7, #16]
 800198e:	4413      	add	r3, r2
 8001990:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001994:	461a      	mov	r2, r3
 8001996:	68bb      	ldr	r3, [r7, #8]
 8001998:	6013      	str	r3, [r2, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 800199a:	68fb      	ldr	r3, [r7, #12]
 800199c:	015a      	lsls	r2, r3, #5
 800199e:	693b      	ldr	r3, [r7, #16]
 80019a0:	4413      	add	r3, r2
 80019a2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80019a6:	461a      	mov	r2, r3
 80019a8:	2302      	movs	r3, #2
 80019aa:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 80019ac:	68fb      	ldr	r3, [r7, #12]
 80019ae:	b2d8      	uxtb	r0, r3
 80019b0:	6879      	ldr	r1, [r7, #4]
 80019b2:	68fa      	ldr	r2, [r7, #12]
 80019b4:	4613      	mov	r3, r2
 80019b6:	009b      	lsls	r3, r3, #2
 80019b8:	4413      	add	r3, r2
 80019ba:	00db      	lsls	r3, r3, #3
 80019bc:	440b      	add	r3, r1
 80019be:	335c      	adds	r3, #92	; 0x5c
 80019c0:	781b      	ldrb	r3, [r3, #0]
 80019c2:	461a      	mov	r2, r3
 80019c4:	4601      	mov	r1, r0
 80019c6:	6878      	ldr	r0, [r7, #4]
 80019c8:	f007 fcdc 	bl	8009384 <HAL_HCD_HC_NotifyURBChange_Callback>
}
 80019cc:	e0d4      	b.n	8001b78 <HCD_HC_IN_IRQHandler+0x73a>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 80019ce:	68fb      	ldr	r3, [r7, #12]
 80019d0:	015a      	lsls	r2, r3, #5
 80019d2:	693b      	ldr	r3, [r7, #16]
 80019d4:	4413      	add	r3, r2
 80019d6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80019da:	689b      	ldr	r3, [r3, #8]
 80019dc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80019e0:	2b80      	cmp	r3, #128	; 0x80
 80019e2:	d13f      	bne.n	8001a64 <HCD_HC_IN_IRQHandler+0x626>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80019e4:	68fb      	ldr	r3, [r7, #12]
 80019e6:	015a      	lsls	r2, r3, #5
 80019e8:	693b      	ldr	r3, [r7, #16]
 80019ea:	4413      	add	r3, r2
 80019ec:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80019f0:	4619      	mov	r1, r3
 80019f2:	68fb      	ldr	r3, [r7, #12]
 80019f4:	015a      	lsls	r2, r3, #5
 80019f6:	693b      	ldr	r3, [r7, #16]
 80019f8:	4413      	add	r3, r2
 80019fa:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80019fe:	68db      	ldr	r3, [r3, #12]
 8001a00:	f043 0302 	orr.w	r3, r3, #2
 8001a04:	60cb      	str	r3, [r1, #12]
    hhcd->hc[ch_num].ErrCnt++;
 8001a06:	6879      	ldr	r1, [r7, #4]
 8001a08:	68fa      	ldr	r2, [r7, #12]
 8001a0a:	4613      	mov	r3, r2
 8001a0c:	009b      	lsls	r3, r3, #2
 8001a0e:	4413      	add	r3, r2
 8001a10:	00db      	lsls	r3, r3, #3
 8001a12:	440b      	add	r3, r1
 8001a14:	3358      	adds	r3, #88	; 0x58
 8001a16:	681b      	ldr	r3, [r3, #0]
 8001a18:	1c59      	adds	r1, r3, #1
 8001a1a:	6878      	ldr	r0, [r7, #4]
 8001a1c:	68fa      	ldr	r2, [r7, #12]
 8001a1e:	4613      	mov	r3, r2
 8001a20:	009b      	lsls	r3, r3, #2
 8001a22:	4413      	add	r3, r2
 8001a24:	00db      	lsls	r3, r3, #3
 8001a26:	4403      	add	r3, r0
 8001a28:	3358      	adds	r3, #88	; 0x58
 8001a2a:	6019      	str	r1, [r3, #0]
    hhcd->hc[ch_num].state = HC_XACTERR;
 8001a2c:	6879      	ldr	r1, [r7, #4]
 8001a2e:	68fa      	ldr	r2, [r7, #12]
 8001a30:	4613      	mov	r3, r2
 8001a32:	009b      	lsls	r3, r3, #2
 8001a34:	4413      	add	r3, r2
 8001a36:	00db      	lsls	r3, r3, #3
 8001a38:	440b      	add	r3, r1
 8001a3a:	335d      	adds	r3, #93	; 0x5d
 8001a3c:	2206      	movs	r2, #6
 8001a3e:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	681b      	ldr	r3, [r3, #0]
 8001a44:	68fa      	ldr	r2, [r7, #12]
 8001a46:	b2d2      	uxtb	r2, r2
 8001a48:	4611      	mov	r1, r2
 8001a4a:	4618      	mov	r0, r3
 8001a4c:	f004 fbbf 	bl	80061ce <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 8001a50:	68fb      	ldr	r3, [r7, #12]
 8001a52:	015a      	lsls	r2, r3, #5
 8001a54:	693b      	ldr	r3, [r7, #16]
 8001a56:	4413      	add	r3, r2
 8001a58:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001a5c:	461a      	mov	r2, r3
 8001a5e:	2380      	movs	r3, #128	; 0x80
 8001a60:	6093      	str	r3, [r2, #8]
}
 8001a62:	e089      	b.n	8001b78 <HCD_HC_IN_IRQHandler+0x73a>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 8001a64:	68fb      	ldr	r3, [r7, #12]
 8001a66:	015a      	lsls	r2, r3, #5
 8001a68:	693b      	ldr	r3, [r7, #16]
 8001a6a:	4413      	add	r3, r2
 8001a6c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001a70:	689b      	ldr	r3, [r3, #8]
 8001a72:	f003 0310 	and.w	r3, r3, #16
 8001a76:	2b10      	cmp	r3, #16
 8001a78:	d17e      	bne.n	8001b78 <HCD_HC_IN_IRQHandler+0x73a>
    if (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR)
 8001a7a:	6879      	ldr	r1, [r7, #4]
 8001a7c:	68fa      	ldr	r2, [r7, #12]
 8001a7e:	4613      	mov	r3, r2
 8001a80:	009b      	lsls	r3, r3, #2
 8001a82:	4413      	add	r3, r2
 8001a84:	00db      	lsls	r3, r3, #3
 8001a86:	440b      	add	r3, r1
 8001a88:	333f      	adds	r3, #63	; 0x3f
 8001a8a:	781b      	ldrb	r3, [r3, #0]
 8001a8c:	2b03      	cmp	r3, #3
 8001a8e:	d123      	bne.n	8001ad8 <HCD_HC_IN_IRQHandler+0x69a>
      hhcd->hc[ch_num].ErrCnt = 0U;
 8001a90:	6879      	ldr	r1, [r7, #4]
 8001a92:	68fa      	ldr	r2, [r7, #12]
 8001a94:	4613      	mov	r3, r2
 8001a96:	009b      	lsls	r3, r3, #2
 8001a98:	4413      	add	r3, r2
 8001a9a:	00db      	lsls	r3, r3, #3
 8001a9c:	440b      	add	r3, r1
 8001a9e:	3358      	adds	r3, #88	; 0x58
 8001aa0:	2200      	movs	r2, #0
 8001aa2:	601a      	str	r2, [r3, #0]
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8001aa4:	68fb      	ldr	r3, [r7, #12]
 8001aa6:	015a      	lsls	r2, r3, #5
 8001aa8:	693b      	ldr	r3, [r7, #16]
 8001aaa:	4413      	add	r3, r2
 8001aac:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001ab0:	4619      	mov	r1, r3
 8001ab2:	68fb      	ldr	r3, [r7, #12]
 8001ab4:	015a      	lsls	r2, r3, #5
 8001ab6:	693b      	ldr	r3, [r7, #16]
 8001ab8:	4413      	add	r3, r2
 8001aba:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001abe:	68db      	ldr	r3, [r3, #12]
 8001ac0:	f043 0302 	orr.w	r3, r3, #2
 8001ac4:	60cb      	str	r3, [r1, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	681b      	ldr	r3, [r3, #0]
 8001aca:	68fa      	ldr	r2, [r7, #12]
 8001acc:	b2d2      	uxtb	r2, r2
 8001ace:	4611      	mov	r1, r2
 8001ad0:	4618      	mov	r0, r3
 8001ad2:	f004 fb7c 	bl	80061ce <USB_HC_Halt>
 8001ad6:	e046      	b.n	8001b66 <HCD_HC_IN_IRQHandler+0x728>
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8001ad8:	6879      	ldr	r1, [r7, #4]
 8001ada:	68fa      	ldr	r2, [r7, #12]
 8001adc:	4613      	mov	r3, r2
 8001ade:	009b      	lsls	r3, r3, #2
 8001ae0:	4413      	add	r3, r2
 8001ae2:	00db      	lsls	r3, r3, #3
 8001ae4:	440b      	add	r3, r1
 8001ae6:	333f      	adds	r3, #63	; 0x3f
 8001ae8:	781b      	ldrb	r3, [r3, #0]
 8001aea:	2b00      	cmp	r3, #0
 8001aec:	d00a      	beq.n	8001b04 <HCD_HC_IN_IRQHandler+0x6c6>
             (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 8001aee:	6879      	ldr	r1, [r7, #4]
 8001af0:	68fa      	ldr	r2, [r7, #12]
 8001af2:	4613      	mov	r3, r2
 8001af4:	009b      	lsls	r3, r3, #2
 8001af6:	4413      	add	r3, r2
 8001af8:	00db      	lsls	r3, r3, #3
 8001afa:	440b      	add	r3, r1
 8001afc:	333f      	adds	r3, #63	; 0x3f
 8001afe:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8001b00:	2b02      	cmp	r3, #2
 8001b02:	d130      	bne.n	8001b66 <HCD_HC_IN_IRQHandler+0x728>
      hhcd->hc[ch_num].ErrCnt = 0U;
 8001b04:	6879      	ldr	r1, [r7, #4]
 8001b06:	68fa      	ldr	r2, [r7, #12]
 8001b08:	4613      	mov	r3, r2
 8001b0a:	009b      	lsls	r3, r3, #2
 8001b0c:	4413      	add	r3, r2
 8001b0e:	00db      	lsls	r3, r3, #3
 8001b10:	440b      	add	r3, r1
 8001b12:	3358      	adds	r3, #88	; 0x58
 8001b14:	2200      	movs	r2, #0
 8001b16:	601a      	str	r2, [r3, #0]
      if (hhcd->Init.dma_enable == 0U)
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	691b      	ldr	r3, [r3, #16]
 8001b1c:	2b00      	cmp	r3, #0
 8001b1e:	d122      	bne.n	8001b66 <HCD_HC_IN_IRQHandler+0x728>
        hhcd->hc[ch_num].state = HC_NAK;
 8001b20:	6879      	ldr	r1, [r7, #4]
 8001b22:	68fa      	ldr	r2, [r7, #12]
 8001b24:	4613      	mov	r3, r2
 8001b26:	009b      	lsls	r3, r3, #2
 8001b28:	4413      	add	r3, r2
 8001b2a:	00db      	lsls	r3, r3, #3
 8001b2c:	440b      	add	r3, r1
 8001b2e:	335d      	adds	r3, #93	; 0x5d
 8001b30:	2203      	movs	r2, #3
 8001b32:	701a      	strb	r2, [r3, #0]
        __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8001b34:	68fb      	ldr	r3, [r7, #12]
 8001b36:	015a      	lsls	r2, r3, #5
 8001b38:	693b      	ldr	r3, [r7, #16]
 8001b3a:	4413      	add	r3, r2
 8001b3c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001b40:	4619      	mov	r1, r3
 8001b42:	68fb      	ldr	r3, [r7, #12]
 8001b44:	015a      	lsls	r2, r3, #5
 8001b46:	693b      	ldr	r3, [r7, #16]
 8001b48:	4413      	add	r3, r2
 8001b4a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001b4e:	68db      	ldr	r3, [r3, #12]
 8001b50:	f043 0302 	orr.w	r3, r3, #2
 8001b54:	60cb      	str	r3, [r1, #12]
        (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	681b      	ldr	r3, [r3, #0]
 8001b5a:	68fa      	ldr	r2, [r7, #12]
 8001b5c:	b2d2      	uxtb	r2, r2
 8001b5e:	4611      	mov	r1, r2
 8001b60:	4618      	mov	r0, r3
 8001b62:	f004 fb34 	bl	80061ce <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8001b66:	68fb      	ldr	r3, [r7, #12]
 8001b68:	015a      	lsls	r2, r3, #5
 8001b6a:	693b      	ldr	r3, [r7, #16]
 8001b6c:	4413      	add	r3, r2
 8001b6e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001b72:	461a      	mov	r2, r3
 8001b74:	2310      	movs	r3, #16
 8001b76:	6093      	str	r3, [r2, #8]
}
 8001b78:	bf00      	nop
 8001b7a:	3718      	adds	r7, #24
 8001b7c:	46bd      	mov	sp, r7
 8001b7e:	bd80      	pop	{r7, pc}

08001b80 <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8001b80:	b580      	push	{r7, lr}
 8001b82:	b086      	sub	sp, #24
 8001b84:	af00      	add	r7, sp, #0
 8001b86:	6078      	str	r0, [r7, #4]
 8001b88:	460b      	mov	r3, r1
 8001b8a:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	681b      	ldr	r3, [r3, #0]
 8001b90:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8001b92:	697b      	ldr	r3, [r7, #20]
 8001b94:	613b      	str	r3, [r7, #16]
  uint32_t ch_num = (uint32_t)chnum;
 8001b96:	78fb      	ldrb	r3, [r7, #3]
 8001b98:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 8001b9a:	68fb      	ldr	r3, [r7, #12]
 8001b9c:	015a      	lsls	r2, r3, #5
 8001b9e:	693b      	ldr	r3, [r7, #16]
 8001ba0:	4413      	add	r3, r2
 8001ba2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001ba6:	689b      	ldr	r3, [r3, #8]
 8001ba8:	f003 0304 	and.w	r3, r3, #4
 8001bac:	2b04      	cmp	r3, #4
 8001bae:	d11a      	bne.n	8001be6 <HCD_HC_OUT_IRQHandler+0x66>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 8001bb0:	68fb      	ldr	r3, [r7, #12]
 8001bb2:	015a      	lsls	r2, r3, #5
 8001bb4:	693b      	ldr	r3, [r7, #16]
 8001bb6:	4413      	add	r3, r2
 8001bb8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001bbc:	461a      	mov	r2, r3
 8001bbe:	2304      	movs	r3, #4
 8001bc0:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8001bc2:	68fb      	ldr	r3, [r7, #12]
 8001bc4:	015a      	lsls	r2, r3, #5
 8001bc6:	693b      	ldr	r3, [r7, #16]
 8001bc8:	4413      	add	r3, r2
 8001bca:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001bce:	4619      	mov	r1, r3
 8001bd0:	68fb      	ldr	r3, [r7, #12]
 8001bd2:	015a      	lsls	r2, r3, #5
 8001bd4:	693b      	ldr	r3, [r7, #16]
 8001bd6:	4413      	add	r3, r2
 8001bd8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001bdc:	68db      	ldr	r3, [r3, #12]
 8001bde:	f043 0302 	orr.w	r3, r3, #2
 8001be2:	60cb      	str	r3, [r1, #12]
  }
  else
  {
    /* ... */
  }
}
 8001be4:	e347      	b.n	8002276 <HCD_HC_OUT_IRQHandler+0x6f6>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 8001be6:	68fb      	ldr	r3, [r7, #12]
 8001be8:	015a      	lsls	r2, r3, #5
 8001bea:	693b      	ldr	r3, [r7, #16]
 8001bec:	4413      	add	r3, r2
 8001bee:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001bf2:	689b      	ldr	r3, [r3, #8]
 8001bf4:	f003 0320 	and.w	r3, r3, #32
 8001bf8:	2b20      	cmp	r3, #32
 8001bfa:	d142      	bne.n	8001c82 <HCD_HC_OUT_IRQHandler+0x102>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 8001bfc:	68fb      	ldr	r3, [r7, #12]
 8001bfe:	015a      	lsls	r2, r3, #5
 8001c00:	693b      	ldr	r3, [r7, #16]
 8001c02:	4413      	add	r3, r2
 8001c04:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001c08:	461a      	mov	r2, r3
 8001c0a:	2320      	movs	r3, #32
 8001c0c:	6093      	str	r3, [r2, #8]
    if (hhcd->hc[ch_num].do_ping == 1U)
 8001c0e:	6879      	ldr	r1, [r7, #4]
 8001c10:	68fa      	ldr	r2, [r7, #12]
 8001c12:	4613      	mov	r3, r2
 8001c14:	009b      	lsls	r3, r3, #2
 8001c16:	4413      	add	r3, r2
 8001c18:	00db      	lsls	r3, r3, #3
 8001c1a:	440b      	add	r3, r1
 8001c1c:	333d      	adds	r3, #61	; 0x3d
 8001c1e:	781b      	ldrb	r3, [r3, #0]
 8001c20:	2b01      	cmp	r3, #1
 8001c22:	f040 8328 	bne.w	8002276 <HCD_HC_OUT_IRQHandler+0x6f6>
      hhcd->hc[ch_num].do_ping = 0U;
 8001c26:	6879      	ldr	r1, [r7, #4]
 8001c28:	68fa      	ldr	r2, [r7, #12]
 8001c2a:	4613      	mov	r3, r2
 8001c2c:	009b      	lsls	r3, r3, #2
 8001c2e:	4413      	add	r3, r2
 8001c30:	00db      	lsls	r3, r3, #3
 8001c32:	440b      	add	r3, r1
 8001c34:	333d      	adds	r3, #61	; 0x3d
 8001c36:	2200      	movs	r2, #0
 8001c38:	701a      	strb	r2, [r3, #0]
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 8001c3a:	6879      	ldr	r1, [r7, #4]
 8001c3c:	68fa      	ldr	r2, [r7, #12]
 8001c3e:	4613      	mov	r3, r2
 8001c40:	009b      	lsls	r3, r3, #2
 8001c42:	4413      	add	r3, r2
 8001c44:	00db      	lsls	r3, r3, #3
 8001c46:	440b      	add	r3, r1
 8001c48:	335c      	adds	r3, #92	; 0x5c
 8001c4a:	2202      	movs	r2, #2
 8001c4c:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8001c4e:	68fb      	ldr	r3, [r7, #12]
 8001c50:	015a      	lsls	r2, r3, #5
 8001c52:	693b      	ldr	r3, [r7, #16]
 8001c54:	4413      	add	r3, r2
 8001c56:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001c5a:	4619      	mov	r1, r3
 8001c5c:	68fb      	ldr	r3, [r7, #12]
 8001c5e:	015a      	lsls	r2, r3, #5
 8001c60:	693b      	ldr	r3, [r7, #16]
 8001c62:	4413      	add	r3, r2
 8001c64:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001c68:	68db      	ldr	r3, [r3, #12]
 8001c6a:	f043 0302 	orr.w	r3, r3, #2
 8001c6e:	60cb      	str	r3, [r1, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	681b      	ldr	r3, [r3, #0]
 8001c74:	68fa      	ldr	r2, [r7, #12]
 8001c76:	b2d2      	uxtb	r2, r2
 8001c78:	4611      	mov	r1, r2
 8001c7a:	4618      	mov	r0, r3
 8001c7c:	f004 faa7 	bl	80061ce <USB_HC_Halt>
}
 8001c80:	e2f9      	b.n	8002276 <HCD_HC_OUT_IRQHandler+0x6f6>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NYET) == USB_OTG_HCINT_NYET)
 8001c82:	68fb      	ldr	r3, [r7, #12]
 8001c84:	015a      	lsls	r2, r3, #5
 8001c86:	693b      	ldr	r3, [r7, #16]
 8001c88:	4413      	add	r3, r2
 8001c8a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001c8e:	689b      	ldr	r3, [r3, #8]
 8001c90:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001c94:	2b40      	cmp	r3, #64	; 0x40
 8001c96:	d140      	bne.n	8001d1a <HCD_HC_OUT_IRQHandler+0x19a>
    hhcd->hc[ch_num].state = HC_NYET;
 8001c98:	6879      	ldr	r1, [r7, #4]
 8001c9a:	68fa      	ldr	r2, [r7, #12]
 8001c9c:	4613      	mov	r3, r2
 8001c9e:	009b      	lsls	r3, r3, #2
 8001ca0:	4413      	add	r3, r2
 8001ca2:	00db      	lsls	r3, r3, #3
 8001ca4:	440b      	add	r3, r1
 8001ca6:	335d      	adds	r3, #93	; 0x5d
 8001ca8:	2204      	movs	r2, #4
 8001caa:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = 1U;
 8001cac:	6879      	ldr	r1, [r7, #4]
 8001cae:	68fa      	ldr	r2, [r7, #12]
 8001cb0:	4613      	mov	r3, r2
 8001cb2:	009b      	lsls	r3, r3, #2
 8001cb4:	4413      	add	r3, r2
 8001cb6:	00db      	lsls	r3, r3, #3
 8001cb8:	440b      	add	r3, r1
 8001cba:	333d      	adds	r3, #61	; 0x3d
 8001cbc:	2201      	movs	r2, #1
 8001cbe:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 8001cc0:	6879      	ldr	r1, [r7, #4]
 8001cc2:	68fa      	ldr	r2, [r7, #12]
 8001cc4:	4613      	mov	r3, r2
 8001cc6:	009b      	lsls	r3, r3, #2
 8001cc8:	4413      	add	r3, r2
 8001cca:	00db      	lsls	r3, r3, #3
 8001ccc:	440b      	add	r3, r1
 8001cce:	3358      	adds	r3, #88	; 0x58
 8001cd0:	2200      	movs	r2, #0
 8001cd2:	601a      	str	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8001cd4:	68fb      	ldr	r3, [r7, #12]
 8001cd6:	015a      	lsls	r2, r3, #5
 8001cd8:	693b      	ldr	r3, [r7, #16]
 8001cda:	4413      	add	r3, r2
 8001cdc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001ce0:	4619      	mov	r1, r3
 8001ce2:	68fb      	ldr	r3, [r7, #12]
 8001ce4:	015a      	lsls	r2, r3, #5
 8001ce6:	693b      	ldr	r3, [r7, #16]
 8001ce8:	4413      	add	r3, r2
 8001cea:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001cee:	68db      	ldr	r3, [r3, #12]
 8001cf0:	f043 0302 	orr.w	r3, r3, #2
 8001cf4:	60cb      	str	r3, [r1, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	681b      	ldr	r3, [r3, #0]
 8001cfa:	68fa      	ldr	r2, [r7, #12]
 8001cfc:	b2d2      	uxtb	r2, r2
 8001cfe:	4611      	mov	r1, r2
 8001d00:	4618      	mov	r0, r3
 8001d02:	f004 fa64 	bl	80061ce <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NYET);
 8001d06:	68fb      	ldr	r3, [r7, #12]
 8001d08:	015a      	lsls	r2, r3, #5
 8001d0a:	693b      	ldr	r3, [r7, #16]
 8001d0c:	4413      	add	r3, r2
 8001d0e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001d12:	461a      	mov	r2, r3
 8001d14:	2340      	movs	r3, #64	; 0x40
 8001d16:	6093      	str	r3, [r2, #8]
}
 8001d18:	e2ad      	b.n	8002276 <HCD_HC_OUT_IRQHandler+0x6f6>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 8001d1a:	68fb      	ldr	r3, [r7, #12]
 8001d1c:	015a      	lsls	r2, r3, #5
 8001d1e:	693b      	ldr	r3, [r7, #16]
 8001d20:	4413      	add	r3, r2
 8001d22:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001d26:	689b      	ldr	r3, [r3, #8]
 8001d28:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001d2c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001d30:	d123      	bne.n	8001d7a <HCD_HC_OUT_IRQHandler+0x1fa>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8001d32:	68fb      	ldr	r3, [r7, #12]
 8001d34:	015a      	lsls	r2, r3, #5
 8001d36:	693b      	ldr	r3, [r7, #16]
 8001d38:	4413      	add	r3, r2
 8001d3a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001d3e:	4619      	mov	r1, r3
 8001d40:	68fb      	ldr	r3, [r7, #12]
 8001d42:	015a      	lsls	r2, r3, #5
 8001d44:	693b      	ldr	r3, [r7, #16]
 8001d46:	4413      	add	r3, r2
 8001d48:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001d4c:	68db      	ldr	r3, [r3, #12]
 8001d4e:	f043 0302 	orr.w	r3, r3, #2
 8001d52:	60cb      	str	r3, [r1, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	681b      	ldr	r3, [r3, #0]
 8001d58:	68fa      	ldr	r2, [r7, #12]
 8001d5a:	b2d2      	uxtb	r2, r2
 8001d5c:	4611      	mov	r1, r2
 8001d5e:	4618      	mov	r0, r3
 8001d60:	f004 fa35 	bl	80061ce <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 8001d64:	68fb      	ldr	r3, [r7, #12]
 8001d66:	015a      	lsls	r2, r3, #5
 8001d68:	693b      	ldr	r3, [r7, #16]
 8001d6a:	4413      	add	r3, r2
 8001d6c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001d70:	461a      	mov	r2, r3
 8001d72:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001d76:	6093      	str	r3, [r2, #8]
}
 8001d78:	e27d      	b.n	8002276 <HCD_HC_OUT_IRQHandler+0x6f6>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 8001d7a:	68fb      	ldr	r3, [r7, #12]
 8001d7c:	015a      	lsls	r2, r3, #5
 8001d7e:	693b      	ldr	r3, [r7, #16]
 8001d80:	4413      	add	r3, r2
 8001d82:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001d86:	689b      	ldr	r3, [r3, #8]
 8001d88:	f003 0301 	and.w	r3, r3, #1
 8001d8c:	2b01      	cmp	r3, #1
 8001d8e:	d136      	bne.n	8001dfe <HCD_HC_OUT_IRQHandler+0x27e>
    hhcd->hc[ch_num].ErrCnt = 0U;
 8001d90:	6879      	ldr	r1, [r7, #4]
 8001d92:	68fa      	ldr	r2, [r7, #12]
 8001d94:	4613      	mov	r3, r2
 8001d96:	009b      	lsls	r3, r3, #2
 8001d98:	4413      	add	r3, r2
 8001d9a:	00db      	lsls	r3, r3, #3
 8001d9c:	440b      	add	r3, r1
 8001d9e:	3358      	adds	r3, #88	; 0x58
 8001da0:	2200      	movs	r2, #0
 8001da2:	601a      	str	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8001da4:	68fb      	ldr	r3, [r7, #12]
 8001da6:	015a      	lsls	r2, r3, #5
 8001da8:	693b      	ldr	r3, [r7, #16]
 8001daa:	4413      	add	r3, r2
 8001dac:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001db0:	4619      	mov	r1, r3
 8001db2:	68fb      	ldr	r3, [r7, #12]
 8001db4:	015a      	lsls	r2, r3, #5
 8001db6:	693b      	ldr	r3, [r7, #16]
 8001db8:	4413      	add	r3, r2
 8001dba:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001dbe:	68db      	ldr	r3, [r3, #12]
 8001dc0:	f043 0302 	orr.w	r3, r3, #2
 8001dc4:	60cb      	str	r3, [r1, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	681b      	ldr	r3, [r3, #0]
 8001dca:	68fa      	ldr	r2, [r7, #12]
 8001dcc:	b2d2      	uxtb	r2, r2
 8001dce:	4611      	mov	r1, r2
 8001dd0:	4618      	mov	r0, r3
 8001dd2:	f004 f9fc 	bl	80061ce <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 8001dd6:	68fb      	ldr	r3, [r7, #12]
 8001dd8:	015a      	lsls	r2, r3, #5
 8001dda:	693b      	ldr	r3, [r7, #16]
 8001ddc:	4413      	add	r3, r2
 8001dde:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001de2:	461a      	mov	r2, r3
 8001de4:	2301      	movs	r3, #1
 8001de6:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XFRC;
 8001de8:	6879      	ldr	r1, [r7, #4]
 8001dea:	68fa      	ldr	r2, [r7, #12]
 8001dec:	4613      	mov	r3, r2
 8001dee:	009b      	lsls	r3, r3, #2
 8001df0:	4413      	add	r3, r2
 8001df2:	00db      	lsls	r3, r3, #3
 8001df4:	440b      	add	r3, r1
 8001df6:	335d      	adds	r3, #93	; 0x5d
 8001df8:	2201      	movs	r2, #1
 8001dfa:	701a      	strb	r2, [r3, #0]
}
 8001dfc:	e23b      	b.n	8002276 <HCD_HC_OUT_IRQHandler+0x6f6>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 8001dfe:	68fb      	ldr	r3, [r7, #12]
 8001e00:	015a      	lsls	r2, r3, #5
 8001e02:	693b      	ldr	r3, [r7, #16]
 8001e04:	4413      	add	r3, r2
 8001e06:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001e0a:	689b      	ldr	r3, [r3, #8]
 8001e0c:	f003 0308 	and.w	r3, r3, #8
 8001e10:	2b08      	cmp	r3, #8
 8001e12:	d12c      	bne.n	8001e6e <HCD_HC_OUT_IRQHandler+0x2ee>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 8001e14:	68fb      	ldr	r3, [r7, #12]
 8001e16:	015a      	lsls	r2, r3, #5
 8001e18:	693b      	ldr	r3, [r7, #16]
 8001e1a:	4413      	add	r3, r2
 8001e1c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001e20:	461a      	mov	r2, r3
 8001e22:	2308      	movs	r3, #8
 8001e24:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8001e26:	68fb      	ldr	r3, [r7, #12]
 8001e28:	015a      	lsls	r2, r3, #5
 8001e2a:	693b      	ldr	r3, [r7, #16]
 8001e2c:	4413      	add	r3, r2
 8001e2e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001e32:	4619      	mov	r1, r3
 8001e34:	68fb      	ldr	r3, [r7, #12]
 8001e36:	015a      	lsls	r2, r3, #5
 8001e38:	693b      	ldr	r3, [r7, #16]
 8001e3a:	4413      	add	r3, r2
 8001e3c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001e40:	68db      	ldr	r3, [r3, #12]
 8001e42:	f043 0302 	orr.w	r3, r3, #2
 8001e46:	60cb      	str	r3, [r1, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	681b      	ldr	r3, [r3, #0]
 8001e4c:	68fa      	ldr	r2, [r7, #12]
 8001e4e:	b2d2      	uxtb	r2, r2
 8001e50:	4611      	mov	r1, r2
 8001e52:	4618      	mov	r0, r3
 8001e54:	f004 f9bb 	bl	80061ce <USB_HC_Halt>
    hhcd->hc[ch_num].state = HC_STALL;
 8001e58:	6879      	ldr	r1, [r7, #4]
 8001e5a:	68fa      	ldr	r2, [r7, #12]
 8001e5c:	4613      	mov	r3, r2
 8001e5e:	009b      	lsls	r3, r3, #2
 8001e60:	4413      	add	r3, r2
 8001e62:	00db      	lsls	r3, r3, #3
 8001e64:	440b      	add	r3, r1
 8001e66:	335d      	adds	r3, #93	; 0x5d
 8001e68:	2205      	movs	r2, #5
 8001e6a:	701a      	strb	r2, [r3, #0]
}
 8001e6c:	e203      	b.n	8002276 <HCD_HC_OUT_IRQHandler+0x6f6>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 8001e6e:	68fb      	ldr	r3, [r7, #12]
 8001e70:	015a      	lsls	r2, r3, #5
 8001e72:	693b      	ldr	r3, [r7, #16]
 8001e74:	4413      	add	r3, r2
 8001e76:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001e7a:	689b      	ldr	r3, [r3, #8]
 8001e7c:	f003 0310 	and.w	r3, r3, #16
 8001e80:	2b10      	cmp	r3, #16
 8001e82:	d156      	bne.n	8001f32 <HCD_HC_OUT_IRQHandler+0x3b2>
    hhcd->hc[ch_num].ErrCnt = 0U;
 8001e84:	6879      	ldr	r1, [r7, #4]
 8001e86:	68fa      	ldr	r2, [r7, #12]
 8001e88:	4613      	mov	r3, r2
 8001e8a:	009b      	lsls	r3, r3, #2
 8001e8c:	4413      	add	r3, r2
 8001e8e:	00db      	lsls	r3, r3, #3
 8001e90:	440b      	add	r3, r1
 8001e92:	3358      	adds	r3, #88	; 0x58
 8001e94:	2200      	movs	r2, #0
 8001e96:	601a      	str	r2, [r3, #0]
    hhcd->hc[ch_num].state = HC_NAK;
 8001e98:	6879      	ldr	r1, [r7, #4]
 8001e9a:	68fa      	ldr	r2, [r7, #12]
 8001e9c:	4613      	mov	r3, r2
 8001e9e:	009b      	lsls	r3, r3, #2
 8001ea0:	4413      	add	r3, r2
 8001ea2:	00db      	lsls	r3, r3, #3
 8001ea4:	440b      	add	r3, r1
 8001ea6:	335d      	adds	r3, #93	; 0x5d
 8001ea8:	2203      	movs	r2, #3
 8001eaa:	701a      	strb	r2, [r3, #0]
    if (hhcd->hc[ch_num].do_ping == 0U)
 8001eac:	6879      	ldr	r1, [r7, #4]
 8001eae:	68fa      	ldr	r2, [r7, #12]
 8001eb0:	4613      	mov	r3, r2
 8001eb2:	009b      	lsls	r3, r3, #2
 8001eb4:	4413      	add	r3, r2
 8001eb6:	00db      	lsls	r3, r3, #3
 8001eb8:	440b      	add	r3, r1
 8001eba:	333d      	adds	r3, #61	; 0x3d
 8001ebc:	781b      	ldrb	r3, [r3, #0]
 8001ebe:	2b00      	cmp	r3, #0
 8001ec0:	d114      	bne.n	8001eec <HCD_HC_OUT_IRQHandler+0x36c>
      if (hhcd->hc[ch_num].speed == HCD_SPEED_HIGH)
 8001ec2:	6879      	ldr	r1, [r7, #4]
 8001ec4:	68fa      	ldr	r2, [r7, #12]
 8001ec6:	4613      	mov	r3, r2
 8001ec8:	009b      	lsls	r3, r3, #2
 8001eca:	4413      	add	r3, r2
 8001ecc:	00db      	lsls	r3, r3, #3
 8001ece:	440b      	add	r3, r1
 8001ed0:	333c      	adds	r3, #60	; 0x3c
 8001ed2:	781b      	ldrb	r3, [r3, #0]
 8001ed4:	2b00      	cmp	r3, #0
 8001ed6:	d109      	bne.n	8001eec <HCD_HC_OUT_IRQHandler+0x36c>
        hhcd->hc[ch_num].do_ping = 1U;
 8001ed8:	6879      	ldr	r1, [r7, #4]
 8001eda:	68fa      	ldr	r2, [r7, #12]
 8001edc:	4613      	mov	r3, r2
 8001ede:	009b      	lsls	r3, r3, #2
 8001ee0:	4413      	add	r3, r2
 8001ee2:	00db      	lsls	r3, r3, #3
 8001ee4:	440b      	add	r3, r1
 8001ee6:	333d      	adds	r3, #61	; 0x3d
 8001ee8:	2201      	movs	r2, #1
 8001eea:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8001eec:	68fb      	ldr	r3, [r7, #12]
 8001eee:	015a      	lsls	r2, r3, #5
 8001ef0:	693b      	ldr	r3, [r7, #16]
 8001ef2:	4413      	add	r3, r2
 8001ef4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001ef8:	4619      	mov	r1, r3
 8001efa:	68fb      	ldr	r3, [r7, #12]
 8001efc:	015a      	lsls	r2, r3, #5
 8001efe:	693b      	ldr	r3, [r7, #16]
 8001f00:	4413      	add	r3, r2
 8001f02:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001f06:	68db      	ldr	r3, [r3, #12]
 8001f08:	f043 0302 	orr.w	r3, r3, #2
 8001f0c:	60cb      	str	r3, [r1, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	681b      	ldr	r3, [r3, #0]
 8001f12:	68fa      	ldr	r2, [r7, #12]
 8001f14:	b2d2      	uxtb	r2, r2
 8001f16:	4611      	mov	r1, r2
 8001f18:	4618      	mov	r0, r3
 8001f1a:	f004 f958 	bl	80061ce <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8001f1e:	68fb      	ldr	r3, [r7, #12]
 8001f20:	015a      	lsls	r2, r3, #5
 8001f22:	693b      	ldr	r3, [r7, #16]
 8001f24:	4413      	add	r3, r2
 8001f26:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001f2a:	461a      	mov	r2, r3
 8001f2c:	2310      	movs	r3, #16
 8001f2e:	6093      	str	r3, [r2, #8]
}
 8001f30:	e1a1      	b.n	8002276 <HCD_HC_OUT_IRQHandler+0x6f6>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 8001f32:	68fb      	ldr	r3, [r7, #12]
 8001f34:	015a      	lsls	r2, r3, #5
 8001f36:	693b      	ldr	r3, [r7, #16]
 8001f38:	4413      	add	r3, r2
 8001f3a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001f3e:	689b      	ldr	r3, [r3, #8]
 8001f40:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001f44:	2b80      	cmp	r3, #128	; 0x80
 8001f46:	d12c      	bne.n	8001fa2 <HCD_HC_OUT_IRQHandler+0x422>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8001f48:	68fb      	ldr	r3, [r7, #12]
 8001f4a:	015a      	lsls	r2, r3, #5
 8001f4c:	693b      	ldr	r3, [r7, #16]
 8001f4e:	4413      	add	r3, r2
 8001f50:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001f54:	4619      	mov	r1, r3
 8001f56:	68fb      	ldr	r3, [r7, #12]
 8001f58:	015a      	lsls	r2, r3, #5
 8001f5a:	693b      	ldr	r3, [r7, #16]
 8001f5c:	4413      	add	r3, r2
 8001f5e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001f62:	68db      	ldr	r3, [r3, #12]
 8001f64:	f043 0302 	orr.w	r3, r3, #2
 8001f68:	60cb      	str	r3, [r1, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	681b      	ldr	r3, [r3, #0]
 8001f6e:	68fa      	ldr	r2, [r7, #12]
 8001f70:	b2d2      	uxtb	r2, r2
 8001f72:	4611      	mov	r1, r2
 8001f74:	4618      	mov	r0, r3
 8001f76:	f004 f92a 	bl	80061ce <USB_HC_Halt>
    hhcd->hc[ch_num].state = HC_XACTERR;
 8001f7a:	6879      	ldr	r1, [r7, #4]
 8001f7c:	68fa      	ldr	r2, [r7, #12]
 8001f7e:	4613      	mov	r3, r2
 8001f80:	009b      	lsls	r3, r3, #2
 8001f82:	4413      	add	r3, r2
 8001f84:	00db      	lsls	r3, r3, #3
 8001f86:	440b      	add	r3, r1
 8001f88:	335d      	adds	r3, #93	; 0x5d
 8001f8a:	2206      	movs	r2, #6
 8001f8c:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 8001f8e:	68fb      	ldr	r3, [r7, #12]
 8001f90:	015a      	lsls	r2, r3, #5
 8001f92:	693b      	ldr	r3, [r7, #16]
 8001f94:	4413      	add	r3, r2
 8001f96:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001f9a:	461a      	mov	r2, r3
 8001f9c:	2380      	movs	r3, #128	; 0x80
 8001f9e:	6093      	str	r3, [r2, #8]
}
 8001fa0:	e169      	b.n	8002276 <HCD_HC_OUT_IRQHandler+0x6f6>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 8001fa2:	68fb      	ldr	r3, [r7, #12]
 8001fa4:	015a      	lsls	r2, r3, #5
 8001fa6:	693b      	ldr	r3, [r7, #16]
 8001fa8:	4413      	add	r3, r2
 8001faa:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001fae:	689b      	ldr	r3, [r3, #8]
 8001fb0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001fb4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001fb8:	d136      	bne.n	8002028 <HCD_HC_OUT_IRQHandler+0x4a8>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8001fba:	68fb      	ldr	r3, [r7, #12]
 8001fbc:	015a      	lsls	r2, r3, #5
 8001fbe:	693b      	ldr	r3, [r7, #16]
 8001fc0:	4413      	add	r3, r2
 8001fc2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001fc6:	4619      	mov	r1, r3
 8001fc8:	68fb      	ldr	r3, [r7, #12]
 8001fca:	015a      	lsls	r2, r3, #5
 8001fcc:	693b      	ldr	r3, [r7, #16]
 8001fce:	4413      	add	r3, r2
 8001fd0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001fd4:	68db      	ldr	r3, [r3, #12]
 8001fd6:	f043 0302 	orr.w	r3, r3, #2
 8001fda:	60cb      	str	r3, [r1, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	68fa      	ldr	r2, [r7, #12]
 8001fe2:	b2d2      	uxtb	r2, r2
 8001fe4:	4611      	mov	r1, r2
 8001fe6:	4618      	mov	r0, r3
 8001fe8:	f004 f8f1 	bl	80061ce <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8001fec:	68fb      	ldr	r3, [r7, #12]
 8001fee:	015a      	lsls	r2, r3, #5
 8001ff0:	693b      	ldr	r3, [r7, #16]
 8001ff2:	4413      	add	r3, r2
 8001ff4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001ff8:	461a      	mov	r2, r3
 8001ffa:	2310      	movs	r3, #16
 8001ffc:	6093      	str	r3, [r2, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 8001ffe:	68fb      	ldr	r3, [r7, #12]
 8002000:	015a      	lsls	r2, r3, #5
 8002002:	693b      	ldr	r3, [r7, #16]
 8002004:	4413      	add	r3, r2
 8002006:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800200a:	461a      	mov	r2, r3
 800200c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002010:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 8002012:	6879      	ldr	r1, [r7, #4]
 8002014:	68fa      	ldr	r2, [r7, #12]
 8002016:	4613      	mov	r3, r2
 8002018:	009b      	lsls	r3, r3, #2
 800201a:	4413      	add	r3, r2
 800201c:	00db      	lsls	r3, r3, #3
 800201e:	440b      	add	r3, r1
 8002020:	335d      	adds	r3, #93	; 0x5d
 8002022:	2208      	movs	r2, #8
 8002024:	701a      	strb	r2, [r3, #0]
}
 8002026:	e126      	b.n	8002276 <HCD_HC_OUT_IRQHandler+0x6f6>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 8002028:	68fb      	ldr	r3, [r7, #12]
 800202a:	015a      	lsls	r2, r3, #5
 800202c:	693b      	ldr	r3, [r7, #16]
 800202e:	4413      	add	r3, r2
 8002030:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002034:	689b      	ldr	r3, [r3, #8]
 8002036:	f003 0302 	and.w	r3, r3, #2
 800203a:	2b02      	cmp	r3, #2
 800203c:	f040 811b 	bne.w	8002276 <HCD_HC_OUT_IRQHandler+0x6f6>
    __HAL_HCD_MASK_HALT_HC_INT(ch_num);
 8002040:	68fb      	ldr	r3, [r7, #12]
 8002042:	015a      	lsls	r2, r3, #5
 8002044:	693b      	ldr	r3, [r7, #16]
 8002046:	4413      	add	r3, r2
 8002048:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800204c:	4619      	mov	r1, r3
 800204e:	68fb      	ldr	r3, [r7, #12]
 8002050:	015a      	lsls	r2, r3, #5
 8002052:	693b      	ldr	r3, [r7, #16]
 8002054:	4413      	add	r3, r2
 8002056:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800205a:	68db      	ldr	r3, [r3, #12]
 800205c:	f023 0302 	bic.w	r3, r3, #2
 8002060:	60cb      	str	r3, [r1, #12]
    if (hhcd->hc[ch_num].state == HC_XFRC)
 8002062:	6879      	ldr	r1, [r7, #4]
 8002064:	68fa      	ldr	r2, [r7, #12]
 8002066:	4613      	mov	r3, r2
 8002068:	009b      	lsls	r3, r3, #2
 800206a:	4413      	add	r3, r2
 800206c:	00db      	lsls	r3, r3, #3
 800206e:	440b      	add	r3, r1
 8002070:	335d      	adds	r3, #93	; 0x5d
 8002072:	781b      	ldrb	r3, [r3, #0]
 8002074:	2b01      	cmp	r3, #1
 8002076:	d137      	bne.n	80020e8 <HCD_HC_OUT_IRQHandler+0x568>
      hhcd->hc[ch_num].urb_state  = URB_DONE;
 8002078:	6879      	ldr	r1, [r7, #4]
 800207a:	68fa      	ldr	r2, [r7, #12]
 800207c:	4613      	mov	r3, r2
 800207e:	009b      	lsls	r3, r3, #2
 8002080:	4413      	add	r3, r2
 8002082:	00db      	lsls	r3, r3, #3
 8002084:	440b      	add	r3, r1
 8002086:	335c      	adds	r3, #92	; 0x5c
 8002088:	2201      	movs	r2, #1
 800208a:	701a      	strb	r2, [r3, #0]
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 800208c:	6879      	ldr	r1, [r7, #4]
 800208e:	68fa      	ldr	r2, [r7, #12]
 8002090:	4613      	mov	r3, r2
 8002092:	009b      	lsls	r3, r3, #2
 8002094:	4413      	add	r3, r2
 8002096:	00db      	lsls	r3, r3, #3
 8002098:	440b      	add	r3, r1
 800209a:	333f      	adds	r3, #63	; 0x3f
 800209c:	781b      	ldrb	r3, [r3, #0]
 800209e:	2b02      	cmp	r3, #2
 80020a0:	d00b      	beq.n	80020ba <HCD_HC_OUT_IRQHandler+0x53a>
          (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR))
 80020a2:	6879      	ldr	r1, [r7, #4]
 80020a4:	68fa      	ldr	r2, [r7, #12]
 80020a6:	4613      	mov	r3, r2
 80020a8:	009b      	lsls	r3, r3, #2
 80020aa:	4413      	add	r3, r2
 80020ac:	00db      	lsls	r3, r3, #3
 80020ae:	440b      	add	r3, r1
 80020b0:	333f      	adds	r3, #63	; 0x3f
 80020b2:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 80020b4:	2b03      	cmp	r3, #3
 80020b6:	f040 80c5 	bne.w	8002244 <HCD_HC_OUT_IRQHandler+0x6c4>
        hhcd->hc[ch_num].toggle_out ^= 1U;
 80020ba:	6879      	ldr	r1, [r7, #4]
 80020bc:	68fa      	ldr	r2, [r7, #12]
 80020be:	4613      	mov	r3, r2
 80020c0:	009b      	lsls	r3, r3, #2
 80020c2:	4413      	add	r3, r2
 80020c4:	00db      	lsls	r3, r3, #3
 80020c6:	440b      	add	r3, r1
 80020c8:	3351      	adds	r3, #81	; 0x51
 80020ca:	781b      	ldrb	r3, [r3, #0]
 80020cc:	f083 0301 	eor.w	r3, r3, #1
 80020d0:	b2d8      	uxtb	r0, r3
 80020d2:	6879      	ldr	r1, [r7, #4]
 80020d4:	68fa      	ldr	r2, [r7, #12]
 80020d6:	4613      	mov	r3, r2
 80020d8:	009b      	lsls	r3, r3, #2
 80020da:	4413      	add	r3, r2
 80020dc:	00db      	lsls	r3, r3, #3
 80020de:	440b      	add	r3, r1
 80020e0:	3351      	adds	r3, #81	; 0x51
 80020e2:	4602      	mov	r2, r0
 80020e4:	701a      	strb	r2, [r3, #0]
 80020e6:	e0ad      	b.n	8002244 <HCD_HC_OUT_IRQHandler+0x6c4>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 80020e8:	6879      	ldr	r1, [r7, #4]
 80020ea:	68fa      	ldr	r2, [r7, #12]
 80020ec:	4613      	mov	r3, r2
 80020ee:	009b      	lsls	r3, r3, #2
 80020f0:	4413      	add	r3, r2
 80020f2:	00db      	lsls	r3, r3, #3
 80020f4:	440b      	add	r3, r1
 80020f6:	335d      	adds	r3, #93	; 0x5d
 80020f8:	781b      	ldrb	r3, [r3, #0]
 80020fa:	2b03      	cmp	r3, #3
 80020fc:	d10a      	bne.n	8002114 <HCD_HC_OUT_IRQHandler+0x594>
      hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 80020fe:	6879      	ldr	r1, [r7, #4]
 8002100:	68fa      	ldr	r2, [r7, #12]
 8002102:	4613      	mov	r3, r2
 8002104:	009b      	lsls	r3, r3, #2
 8002106:	4413      	add	r3, r2
 8002108:	00db      	lsls	r3, r3, #3
 800210a:	440b      	add	r3, r1
 800210c:	335c      	adds	r3, #92	; 0x5c
 800210e:	2202      	movs	r2, #2
 8002110:	701a      	strb	r2, [r3, #0]
 8002112:	e097      	b.n	8002244 <HCD_HC_OUT_IRQHandler+0x6c4>
    else if (hhcd->hc[ch_num].state == HC_NYET)
 8002114:	6879      	ldr	r1, [r7, #4]
 8002116:	68fa      	ldr	r2, [r7, #12]
 8002118:	4613      	mov	r3, r2
 800211a:	009b      	lsls	r3, r3, #2
 800211c:	4413      	add	r3, r2
 800211e:	00db      	lsls	r3, r3, #3
 8002120:	440b      	add	r3, r1
 8002122:	335d      	adds	r3, #93	; 0x5d
 8002124:	781b      	ldrb	r3, [r3, #0]
 8002126:	2b04      	cmp	r3, #4
 8002128:	d10a      	bne.n	8002140 <HCD_HC_OUT_IRQHandler+0x5c0>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 800212a:	6879      	ldr	r1, [r7, #4]
 800212c:	68fa      	ldr	r2, [r7, #12]
 800212e:	4613      	mov	r3, r2
 8002130:	009b      	lsls	r3, r3, #2
 8002132:	4413      	add	r3, r2
 8002134:	00db      	lsls	r3, r3, #3
 8002136:	440b      	add	r3, r1
 8002138:	335c      	adds	r3, #92	; 0x5c
 800213a:	2202      	movs	r2, #2
 800213c:	701a      	strb	r2, [r3, #0]
 800213e:	e081      	b.n	8002244 <HCD_HC_OUT_IRQHandler+0x6c4>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 8002140:	6879      	ldr	r1, [r7, #4]
 8002142:	68fa      	ldr	r2, [r7, #12]
 8002144:	4613      	mov	r3, r2
 8002146:	009b      	lsls	r3, r3, #2
 8002148:	4413      	add	r3, r2
 800214a:	00db      	lsls	r3, r3, #3
 800214c:	440b      	add	r3, r1
 800214e:	335d      	adds	r3, #93	; 0x5d
 8002150:	781b      	ldrb	r3, [r3, #0]
 8002152:	2b05      	cmp	r3, #5
 8002154:	d10a      	bne.n	800216c <HCD_HC_OUT_IRQHandler+0x5ec>
      hhcd->hc[ch_num].urb_state  = URB_STALL;
 8002156:	6879      	ldr	r1, [r7, #4]
 8002158:	68fa      	ldr	r2, [r7, #12]
 800215a:	4613      	mov	r3, r2
 800215c:	009b      	lsls	r3, r3, #2
 800215e:	4413      	add	r3, r2
 8002160:	00db      	lsls	r3, r3, #3
 8002162:	440b      	add	r3, r1
 8002164:	335c      	adds	r3, #92	; 0x5c
 8002166:	2205      	movs	r2, #5
 8002168:	701a      	strb	r2, [r3, #0]
 800216a:	e06b      	b.n	8002244 <HCD_HC_OUT_IRQHandler+0x6c4>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 800216c:	6879      	ldr	r1, [r7, #4]
 800216e:	68fa      	ldr	r2, [r7, #12]
 8002170:	4613      	mov	r3, r2
 8002172:	009b      	lsls	r3, r3, #2
 8002174:	4413      	add	r3, r2
 8002176:	00db      	lsls	r3, r3, #3
 8002178:	440b      	add	r3, r1
 800217a:	335d      	adds	r3, #93	; 0x5d
 800217c:	781b      	ldrb	r3, [r3, #0]
 800217e:	2b06      	cmp	r3, #6
 8002180:	d00a      	beq.n	8002198 <HCD_HC_OUT_IRQHandler+0x618>
             (hhcd->hc[ch_num].state == HC_DATATGLERR))
 8002182:	6879      	ldr	r1, [r7, #4]
 8002184:	68fa      	ldr	r2, [r7, #12]
 8002186:	4613      	mov	r3, r2
 8002188:	009b      	lsls	r3, r3, #2
 800218a:	4413      	add	r3, r2
 800218c:	00db      	lsls	r3, r3, #3
 800218e:	440b      	add	r3, r1
 8002190:	335d      	adds	r3, #93	; 0x5d
 8002192:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8002194:	2b08      	cmp	r3, #8
 8002196:	d155      	bne.n	8002244 <HCD_HC_OUT_IRQHandler+0x6c4>
      hhcd->hc[ch_num].ErrCnt++;
 8002198:	6879      	ldr	r1, [r7, #4]
 800219a:	68fa      	ldr	r2, [r7, #12]
 800219c:	4613      	mov	r3, r2
 800219e:	009b      	lsls	r3, r3, #2
 80021a0:	4413      	add	r3, r2
 80021a2:	00db      	lsls	r3, r3, #3
 80021a4:	440b      	add	r3, r1
 80021a6:	3358      	adds	r3, #88	; 0x58
 80021a8:	681b      	ldr	r3, [r3, #0]
 80021aa:	1c59      	adds	r1, r3, #1
 80021ac:	6878      	ldr	r0, [r7, #4]
 80021ae:	68fa      	ldr	r2, [r7, #12]
 80021b0:	4613      	mov	r3, r2
 80021b2:	009b      	lsls	r3, r3, #2
 80021b4:	4413      	add	r3, r2
 80021b6:	00db      	lsls	r3, r3, #3
 80021b8:	4403      	add	r3, r0
 80021ba:	3358      	adds	r3, #88	; 0x58
 80021bc:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 3U)
 80021be:	6879      	ldr	r1, [r7, #4]
 80021c0:	68fa      	ldr	r2, [r7, #12]
 80021c2:	4613      	mov	r3, r2
 80021c4:	009b      	lsls	r3, r3, #2
 80021c6:	4413      	add	r3, r2
 80021c8:	00db      	lsls	r3, r3, #3
 80021ca:	440b      	add	r3, r1
 80021cc:	3358      	adds	r3, #88	; 0x58
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	2b03      	cmp	r3, #3
 80021d2:	d914      	bls.n	80021fe <HCD_HC_OUT_IRQHandler+0x67e>
        hhcd->hc[ch_num].ErrCnt = 0U;
 80021d4:	6879      	ldr	r1, [r7, #4]
 80021d6:	68fa      	ldr	r2, [r7, #12]
 80021d8:	4613      	mov	r3, r2
 80021da:	009b      	lsls	r3, r3, #2
 80021dc:	4413      	add	r3, r2
 80021de:	00db      	lsls	r3, r3, #3
 80021e0:	440b      	add	r3, r1
 80021e2:	3358      	adds	r3, #88	; 0x58
 80021e4:	2200      	movs	r2, #0
 80021e6:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 80021e8:	6879      	ldr	r1, [r7, #4]
 80021ea:	68fa      	ldr	r2, [r7, #12]
 80021ec:	4613      	mov	r3, r2
 80021ee:	009b      	lsls	r3, r3, #2
 80021f0:	4413      	add	r3, r2
 80021f2:	00db      	lsls	r3, r3, #3
 80021f4:	440b      	add	r3, r1
 80021f6:	335c      	adds	r3, #92	; 0x5c
 80021f8:	2204      	movs	r2, #4
 80021fa:	701a      	strb	r2, [r3, #0]
 80021fc:	e009      	b.n	8002212 <HCD_HC_OUT_IRQHandler+0x692>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 80021fe:	6879      	ldr	r1, [r7, #4]
 8002200:	68fa      	ldr	r2, [r7, #12]
 8002202:	4613      	mov	r3, r2
 8002204:	009b      	lsls	r3, r3, #2
 8002206:	4413      	add	r3, r2
 8002208:	00db      	lsls	r3, r3, #3
 800220a:	440b      	add	r3, r1
 800220c:	335c      	adds	r3, #92	; 0x5c
 800220e:	2202      	movs	r2, #2
 8002210:	701a      	strb	r2, [r3, #0]
      tmpreg = USBx_HC(ch_num)->HCCHAR;
 8002212:	68fb      	ldr	r3, [r7, #12]
 8002214:	015a      	lsls	r2, r3, #5
 8002216:	693b      	ldr	r3, [r7, #16]
 8002218:	4413      	add	r3, r2
 800221a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	60bb      	str	r3, [r7, #8]
      tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8002222:	68bb      	ldr	r3, [r7, #8]
 8002224:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8002228:	60bb      	str	r3, [r7, #8]
      tmpreg |= USB_OTG_HCCHAR_CHENA;
 800222a:	68bb      	ldr	r3, [r7, #8]
 800222c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8002230:	60bb      	str	r3, [r7, #8]
      USBx_HC(ch_num)->HCCHAR = tmpreg;
 8002232:	68fb      	ldr	r3, [r7, #12]
 8002234:	015a      	lsls	r2, r3, #5
 8002236:	693b      	ldr	r3, [r7, #16]
 8002238:	4413      	add	r3, r2
 800223a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800223e:	461a      	mov	r2, r3
 8002240:	68bb      	ldr	r3, [r7, #8]
 8002242:	6013      	str	r3, [r2, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 8002244:	68fb      	ldr	r3, [r7, #12]
 8002246:	015a      	lsls	r2, r3, #5
 8002248:	693b      	ldr	r3, [r7, #16]
 800224a:	4413      	add	r3, r2
 800224c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002250:	461a      	mov	r2, r3
 8002252:	2302      	movs	r3, #2
 8002254:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8002256:	68fb      	ldr	r3, [r7, #12]
 8002258:	b2d8      	uxtb	r0, r3
 800225a:	6879      	ldr	r1, [r7, #4]
 800225c:	68fa      	ldr	r2, [r7, #12]
 800225e:	4613      	mov	r3, r2
 8002260:	009b      	lsls	r3, r3, #2
 8002262:	4413      	add	r3, r2
 8002264:	00db      	lsls	r3, r3, #3
 8002266:	440b      	add	r3, r1
 8002268:	335c      	adds	r3, #92	; 0x5c
 800226a:	781b      	ldrb	r3, [r3, #0]
 800226c:	461a      	mov	r2, r3
 800226e:	4601      	mov	r1, r0
 8002270:	6878      	ldr	r0, [r7, #4]
 8002272:	f007 f887 	bl	8009384 <HAL_HCD_HC_NotifyURBChange_Callback>
}
 8002276:	bf00      	nop
 8002278:	3718      	adds	r7, #24
 800227a:	46bd      	mov	sp, r7
 800227c:	bd80      	pop	{r7, pc}
	...

08002280 <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8002280:	b580      	push	{r7, lr}
 8002282:	b08a      	sub	sp, #40	; 0x28
 8002284:	af00      	add	r7, sp, #0
 8002286:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 800228e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002290:	623b      	str	r3, [r7, #32]
  uint32_t pktcnt;
  uint32_t temp;
  uint32_t tmpreg;
  uint32_t ch_num;

  temp = hhcd->Instance->GRXSTSP;
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	681b      	ldr	r3, [r3, #0]
 8002296:	6a1b      	ldr	r3, [r3, #32]
 8002298:	61fb      	str	r3, [r7, #28]
  ch_num = temp & USB_OTG_GRXSTSP_EPNUM;
 800229a:	69fb      	ldr	r3, [r7, #28]
 800229c:	f003 030f 	and.w	r3, r3, #15
 80022a0:	61bb      	str	r3, [r7, #24]
  pktsts = (temp & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 80022a2:	69fb      	ldr	r3, [r7, #28]
 80022a4:	0c5b      	lsrs	r3, r3, #17
 80022a6:	f003 030f 	and.w	r3, r3, #15
 80022aa:	617b      	str	r3, [r7, #20]
  pktcnt = (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 80022ac:	69fb      	ldr	r3, [r7, #28]
 80022ae:	091b      	lsrs	r3, r3, #4
 80022b0:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80022b4:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 80022b6:	697b      	ldr	r3, [r7, #20]
 80022b8:	2b02      	cmp	r3, #2
 80022ba:	d003      	beq.n	80022c4 <HCD_RXQLVL_IRQHandler+0x44>
 80022bc:	2b05      	cmp	r3, #5
 80022be:	f000 8082 	beq.w	80023c6 <HCD_RXQLVL_IRQHandler+0x146>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 80022c2:	e083      	b.n	80023cc <HCD_RXQLVL_IRQHandler+0x14c>
      if ((pktcnt > 0U) && (hhcd->hc[ch_num].xfer_buff != (void *)0))
 80022c4:	693b      	ldr	r3, [r7, #16]
 80022c6:	2b00      	cmp	r3, #0
 80022c8:	d07f      	beq.n	80023ca <HCD_RXQLVL_IRQHandler+0x14a>
 80022ca:	6879      	ldr	r1, [r7, #4]
 80022cc:	69ba      	ldr	r2, [r7, #24]
 80022ce:	4613      	mov	r3, r2
 80022d0:	009b      	lsls	r3, r3, #2
 80022d2:	4413      	add	r3, r2
 80022d4:	00db      	lsls	r3, r3, #3
 80022d6:	440b      	add	r3, r1
 80022d8:	3344      	adds	r3, #68	; 0x44
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	2b00      	cmp	r3, #0
 80022de:	d074      	beq.n	80023ca <HCD_RXQLVL_IRQHandler+0x14a>
        (void)USB_ReadPacket(hhcd->Instance, hhcd->hc[ch_num].xfer_buff, (uint16_t)pktcnt);
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	6818      	ldr	r0, [r3, #0]
 80022e4:	6879      	ldr	r1, [r7, #4]
 80022e6:	69ba      	ldr	r2, [r7, #24]
 80022e8:	4613      	mov	r3, r2
 80022ea:	009b      	lsls	r3, r3, #2
 80022ec:	4413      	add	r3, r2
 80022ee:	00db      	lsls	r3, r3, #3
 80022f0:	440b      	add	r3, r1
 80022f2:	3344      	adds	r3, #68	; 0x44
 80022f4:	681b      	ldr	r3, [r3, #0]
 80022f6:	693a      	ldr	r2, [r7, #16]
 80022f8:	b292      	uxth	r2, r2
 80022fa:	4619      	mov	r1, r3
 80022fc:	f003 faf3 	bl	80058e6 <USB_ReadPacket>
        hhcd->hc[ch_num].xfer_buff += pktcnt;
 8002300:	6879      	ldr	r1, [r7, #4]
 8002302:	69ba      	ldr	r2, [r7, #24]
 8002304:	4613      	mov	r3, r2
 8002306:	009b      	lsls	r3, r3, #2
 8002308:	4413      	add	r3, r2
 800230a:	00db      	lsls	r3, r3, #3
 800230c:	440b      	add	r3, r1
 800230e:	3344      	adds	r3, #68	; 0x44
 8002310:	681a      	ldr	r2, [r3, #0]
 8002312:	693b      	ldr	r3, [r7, #16]
 8002314:	18d1      	adds	r1, r2, r3
 8002316:	6878      	ldr	r0, [r7, #4]
 8002318:	69ba      	ldr	r2, [r7, #24]
 800231a:	4613      	mov	r3, r2
 800231c:	009b      	lsls	r3, r3, #2
 800231e:	4413      	add	r3, r2
 8002320:	00db      	lsls	r3, r3, #3
 8002322:	4403      	add	r3, r0
 8002324:	3344      	adds	r3, #68	; 0x44
 8002326:	6019      	str	r1, [r3, #0]
        hhcd->hc[ch_num].xfer_count  += pktcnt;
 8002328:	6879      	ldr	r1, [r7, #4]
 800232a:	69ba      	ldr	r2, [r7, #24]
 800232c:	4613      	mov	r3, r2
 800232e:	009b      	lsls	r3, r3, #2
 8002330:	4413      	add	r3, r2
 8002332:	00db      	lsls	r3, r3, #3
 8002334:	440b      	add	r3, r1
 8002336:	334c      	adds	r3, #76	; 0x4c
 8002338:	681a      	ldr	r2, [r3, #0]
 800233a:	693b      	ldr	r3, [r7, #16]
 800233c:	18d1      	adds	r1, r2, r3
 800233e:	6878      	ldr	r0, [r7, #4]
 8002340:	69ba      	ldr	r2, [r7, #24]
 8002342:	4613      	mov	r3, r2
 8002344:	009b      	lsls	r3, r3, #2
 8002346:	4413      	add	r3, r2
 8002348:	00db      	lsls	r3, r3, #3
 800234a:	4403      	add	r3, r0
 800234c:	334c      	adds	r3, #76	; 0x4c
 800234e:	6019      	str	r1, [r3, #0]
        if ((USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) > 0U)
 8002350:	69bb      	ldr	r3, [r7, #24]
 8002352:	015a      	lsls	r2, r3, #5
 8002354:	6a3b      	ldr	r3, [r7, #32]
 8002356:	4413      	add	r3, r2
 8002358:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800235c:	691a      	ldr	r2, [r3, #16]
 800235e:	4b1d      	ldr	r3, [pc, #116]	; (80023d4 <HCD_RXQLVL_IRQHandler+0x154>)
 8002360:	4013      	ands	r3, r2
 8002362:	2b00      	cmp	r3, #0
 8002364:	d031      	beq.n	80023ca <HCD_RXQLVL_IRQHandler+0x14a>
          tmpreg = USBx_HC(ch_num)->HCCHAR;
 8002366:	69bb      	ldr	r3, [r7, #24]
 8002368:	015a      	lsls	r2, r3, #5
 800236a:	6a3b      	ldr	r3, [r7, #32]
 800236c:	4413      	add	r3, r2
 800236e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8002376:	68fb      	ldr	r3, [r7, #12]
 8002378:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800237c:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 800237e:	68fb      	ldr	r3, [r7, #12]
 8002380:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8002384:	60fb      	str	r3, [r7, #12]
          USBx_HC(ch_num)->HCCHAR = tmpreg;
 8002386:	69bb      	ldr	r3, [r7, #24]
 8002388:	015a      	lsls	r2, r3, #5
 800238a:	6a3b      	ldr	r3, [r7, #32]
 800238c:	4413      	add	r3, r2
 800238e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002392:	461a      	mov	r2, r3
 8002394:	68fb      	ldr	r3, [r7, #12]
 8002396:	6013      	str	r3, [r2, #0]
          hhcd->hc[ch_num].toggle_in ^= 1U;
 8002398:	6879      	ldr	r1, [r7, #4]
 800239a:	69ba      	ldr	r2, [r7, #24]
 800239c:	4613      	mov	r3, r2
 800239e:	009b      	lsls	r3, r3, #2
 80023a0:	4413      	add	r3, r2
 80023a2:	00db      	lsls	r3, r3, #3
 80023a4:	440b      	add	r3, r1
 80023a6:	3350      	adds	r3, #80	; 0x50
 80023a8:	781b      	ldrb	r3, [r3, #0]
 80023aa:	f083 0301 	eor.w	r3, r3, #1
 80023ae:	b2d8      	uxtb	r0, r3
 80023b0:	6879      	ldr	r1, [r7, #4]
 80023b2:	69ba      	ldr	r2, [r7, #24]
 80023b4:	4613      	mov	r3, r2
 80023b6:	009b      	lsls	r3, r3, #2
 80023b8:	4413      	add	r3, r2
 80023ba:	00db      	lsls	r3, r3, #3
 80023bc:	440b      	add	r3, r1
 80023be:	3350      	adds	r3, #80	; 0x50
 80023c0:	4602      	mov	r2, r0
 80023c2:	701a      	strb	r2, [r3, #0]
      break;
 80023c4:	e001      	b.n	80023ca <HCD_RXQLVL_IRQHandler+0x14a>
      break;
 80023c6:	bf00      	nop
 80023c8:	e000      	b.n	80023cc <HCD_RXQLVL_IRQHandler+0x14c>
      break;
 80023ca:	bf00      	nop
  }
}
 80023cc:	bf00      	nop
 80023ce:	3728      	adds	r7, #40	; 0x28
 80023d0:	46bd      	mov	sp, r7
 80023d2:	bd80      	pop	{r7, pc}
 80023d4:	1ff80000 	.word	0x1ff80000

080023d8 <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 80023d8:	b580      	push	{r7, lr}
 80023da:	b086      	sub	sp, #24
 80023dc:	af00      	add	r7, sp, #0
 80023de:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80023e6:	697b      	ldr	r3, [r7, #20]
 80023e8:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0, hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 80023ea:	693b      	ldr	r3, [r7, #16]
 80023ec:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 80023f4:	693b      	ldr	r3, [r7, #16]
 80023f6:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 80023fe:	68bb      	ldr	r3, [r7, #8]
 8002400:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8002404:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 8002406:	68fb      	ldr	r3, [r7, #12]
 8002408:	f003 0302 	and.w	r3, r3, #2
 800240c:	2b02      	cmp	r3, #2
 800240e:	d113      	bne.n	8002438 <HCD_Port_IRQHandler+0x60>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 8002410:	68fb      	ldr	r3, [r7, #12]
 8002412:	f003 0301 	and.w	r3, r3, #1
 8002416:	2b01      	cmp	r3, #1
 8002418:	d10a      	bne.n	8002430 <HCD_Port_IRQHandler+0x58>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_DISCINT);
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	687a      	ldr	r2, [r7, #4]
 8002420:	6812      	ldr	r2, [r2, #0]
 8002422:	6992      	ldr	r2, [r2, #24]
 8002424:	f022 5200 	bic.w	r2, r2, #536870912	; 0x20000000
 8002428:	619a      	str	r2, [r3, #24]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 800242a:	6878      	ldr	r0, [r7, #4]
 800242c:	f006 ff8e 	bl	800934c <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup  |= USB_OTG_HPRT_PCDET;
 8002430:	68bb      	ldr	r3, [r7, #8]
 8002432:	f043 0302 	orr.w	r3, r3, #2
 8002436:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 8002438:	68fb      	ldr	r3, [r7, #12]
 800243a:	f003 0308 	and.w	r3, r3, #8
 800243e:	2b08      	cmp	r3, #8
 8002440:	d148      	bne.n	80024d4 <HCD_Port_IRQHandler+0xfc>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 8002442:	68bb      	ldr	r3, [r7, #8]
 8002444:	f043 0308 	orr.w	r3, r3, #8
 8002448:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 800244a:	68fb      	ldr	r3, [r7, #12]
 800244c:	f003 0304 	and.w	r3, r3, #4
 8002450:	2b04      	cmp	r3, #4
 8002452:	d129      	bne.n	80024a8 <HCD_Port_IRQHandler+0xd0>
    {
      if (hhcd->Init.phy_itface  == USB_OTG_EMBEDDED_PHY)
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	699b      	ldr	r3, [r3, #24]
 8002458:	2b02      	cmp	r3, #2
 800245a:	d113      	bne.n	8002484 <HCD_Port_IRQHandler+0xac>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 800245c:	68fb      	ldr	r3, [r7, #12]
 800245e:	f403 23c0 	and.w	r3, r3, #393216	; 0x60000
 8002462:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8002466:	d106      	bne.n	8002476 <HCD_Port_IRQHandler+0x9e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	2102      	movs	r1, #2
 800246e:	4618      	mov	r0, r3
 8002470:	f003 fb76 	bl	8005b60 <USB_InitFSLSPClkSel>
 8002474:	e011      	b.n	800249a <HCD_Port_IRQHandler+0xc2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	2101      	movs	r1, #1
 800247c:	4618      	mov	r0, r3
 800247e:	f003 fb6f 	bl	8005b60 <USB_InitFSLSPClkSel>
 8002482:	e00a      	b.n	800249a <HCD_Port_IRQHandler+0xc2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	68db      	ldr	r3, [r3, #12]
 8002488:	2b01      	cmp	r3, #1
 800248a:	d106      	bne.n	800249a <HCD_Port_IRQHandler+0xc2>
        {
          USBx_HOST->HFIR = 60000U;
 800248c:	693b      	ldr	r3, [r7, #16]
 800248e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8002492:	461a      	mov	r2, r3
 8002494:	f64e 2360 	movw	r3, #60000	; 0xea60
 8002498:	6053      	str	r3, [r2, #4]
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 800249a:	6878      	ldr	r0, [r7, #4]
 800249c:	f006 ff80 	bl	80093a0 <HAL_HCD_PortEnabled_Callback>
      HAL_HCD_Connect_Callback(hhcd);
 80024a0:	6878      	ldr	r0, [r7, #4]
 80024a2:	f006 ff53 	bl	800934c <HAL_HCD_Connect_Callback>
 80024a6:	e015      	b.n	80024d4 <HCD_Port_IRQHandler+0xfc>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 80024a8:	6878      	ldr	r0, [r7, #4]
 80024aa:	f006 ff87 	bl	80093bc <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      /* Cleanup HPRT */
      USBx_HPRT0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 80024ae:	693b      	ldr	r3, [r7, #16]
 80024b0:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 80024b4:	461a      	mov	r2, r3
 80024b6:	693b      	ldr	r3, [r7, #16]
 80024b8:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 80024c2:	6013      	str	r3, [r2, #0]
                      USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_DISCINT);
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	687a      	ldr	r2, [r7, #4]
 80024ca:	6812      	ldr	r2, [r2, #0]
 80024cc:	6992      	ldr	r2, [r2, #24]
 80024ce:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 80024d2:	619a      	str	r2, [r3, #24]
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 80024d4:	68fb      	ldr	r3, [r7, #12]
 80024d6:	f003 0320 	and.w	r3, r3, #32
 80024da:	2b20      	cmp	r3, #32
 80024dc:	d103      	bne.n	80024e6 <HCD_Port_IRQHandler+0x10e>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 80024de:	68bb      	ldr	r3, [r7, #8]
 80024e0:	f043 0320 	orr.w	r3, r3, #32
 80024e4:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 80024e6:	693b      	ldr	r3, [r7, #16]
 80024e8:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 80024ec:	461a      	mov	r2, r3
 80024ee:	68bb      	ldr	r3, [r7, #8]
 80024f0:	6013      	str	r3, [r2, #0]
}
 80024f2:	bf00      	nop
 80024f4:	3718      	adds	r7, #24
 80024f6:	46bd      	mov	sp, r7
 80024f8:	bd80      	pop	{r7, pc}
	...

080024fc <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80024fc:	b590      	push	{r4, r7, lr}
 80024fe:	b085      	sub	sp, #20
 8002500:	af00      	add	r7, sp, #0
 8002502:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	2b00      	cmp	r3, #0
 8002508:	d101      	bne.n	800250e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800250a:	2301      	movs	r3, #1
 800250c:	e11f      	b.n	800274e <HAL_I2C_Init+0x252>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002514:	b2db      	uxtb	r3, r3
 8002516:	2b00      	cmp	r3, #0
 8002518:	d106      	bne.n	8002528 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	2200      	movs	r2, #0
 800251e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002522:	6878      	ldr	r0, [r7, #4]
 8002524:	f005 ff0a 	bl	800833c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	2224      	movs	r2, #36	; 0x24
 800252c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	687a      	ldr	r2, [r7, #4]
 8002536:	6812      	ldr	r2, [r2, #0]
 8002538:	6812      	ldr	r2, [r2, #0]
 800253a:	f022 0201 	bic.w	r2, r2, #1
 800253e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	687a      	ldr	r2, [r7, #4]
 8002546:	6812      	ldr	r2, [r2, #0]
 8002548:	6812      	ldr	r2, [r2, #0]
 800254a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800254e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	687a      	ldr	r2, [r7, #4]
 8002556:	6812      	ldr	r2, [r2, #0]
 8002558:	6812      	ldr	r2, [r2, #0]
 800255a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800255e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002560:	f001 f9dc 	bl	800391c <HAL_RCC_GetPCLK1Freq>
 8002564:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	685b      	ldr	r3, [r3, #4]
 800256a:	4a7b      	ldr	r2, [pc, #492]	; (8002758 <HAL_I2C_Init+0x25c>)
 800256c:	4293      	cmp	r3, r2
 800256e:	d807      	bhi.n	8002580 <HAL_I2C_Init+0x84>
 8002570:	68fb      	ldr	r3, [r7, #12]
 8002572:	4a7a      	ldr	r2, [pc, #488]	; (800275c <HAL_I2C_Init+0x260>)
 8002574:	4293      	cmp	r3, r2
 8002576:	bf94      	ite	ls
 8002578:	2301      	movls	r3, #1
 800257a:	2300      	movhi	r3, #0
 800257c:	b2db      	uxtb	r3, r3
 800257e:	e006      	b.n	800258e <HAL_I2C_Init+0x92>
 8002580:	68fb      	ldr	r3, [r7, #12]
 8002582:	4a77      	ldr	r2, [pc, #476]	; (8002760 <HAL_I2C_Init+0x264>)
 8002584:	4293      	cmp	r3, r2
 8002586:	bf94      	ite	ls
 8002588:	2301      	movls	r3, #1
 800258a:	2300      	movhi	r3, #0
 800258c:	b2db      	uxtb	r3, r3
 800258e:	2b00      	cmp	r3, #0
 8002590:	d001      	beq.n	8002596 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002592:	2301      	movs	r3, #1
 8002594:	e0db      	b.n	800274e <HAL_I2C_Init+0x252>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002596:	68fb      	ldr	r3, [r7, #12]
 8002598:	4a72      	ldr	r2, [pc, #456]	; (8002764 <HAL_I2C_Init+0x268>)
 800259a:	fba2 2303 	umull	r2, r3, r2, r3
 800259e:	0c9b      	lsrs	r3, r3, #18
 80025a0:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	687a      	ldr	r2, [r7, #4]
 80025a8:	6812      	ldr	r2, [r2, #0]
 80025aa:	6852      	ldr	r2, [r2, #4]
 80025ac:	f022 013f 	bic.w	r1, r2, #63	; 0x3f
 80025b0:	68ba      	ldr	r2, [r7, #8]
 80025b2:	430a      	orrs	r2, r1
 80025b4:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	681a      	ldr	r2, [r3, #0]
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	6a1b      	ldr	r3, [r3, #32]
 80025c0:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	685b      	ldr	r3, [r3, #4]
 80025c8:	4863      	ldr	r0, [pc, #396]	; (8002758 <HAL_I2C_Init+0x25c>)
 80025ca:	4283      	cmp	r3, r0
 80025cc:	d802      	bhi.n	80025d4 <HAL_I2C_Init+0xd8>
 80025ce:	68bb      	ldr	r3, [r7, #8]
 80025d0:	3301      	adds	r3, #1
 80025d2:	e009      	b.n	80025e8 <HAL_I2C_Init+0xec>
 80025d4:	68bb      	ldr	r3, [r7, #8]
 80025d6:	f44f 7096 	mov.w	r0, #300	; 0x12c
 80025da:	fb00 f303 	mul.w	r3, r0, r3
 80025de:	4862      	ldr	r0, [pc, #392]	; (8002768 <HAL_I2C_Init+0x26c>)
 80025e0:	fba0 0303 	umull	r0, r3, r0, r3
 80025e4:	099b      	lsrs	r3, r3, #6
 80025e6:	3301      	adds	r3, #1
 80025e8:	430b      	orrs	r3, r1
 80025ea:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	6818      	ldr	r0, [r3, #0]
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	69db      	ldr	r3, [r3, #28]
 80025f6:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80025fa:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	685b      	ldr	r3, [r3, #4]
 8002602:	4955      	ldr	r1, [pc, #340]	; (8002758 <HAL_I2C_Init+0x25c>)
 8002604:	428b      	cmp	r3, r1
 8002606:	d80d      	bhi.n	8002624 <HAL_I2C_Init+0x128>
 8002608:	68fb      	ldr	r3, [r7, #12]
 800260a:	1e59      	subs	r1, r3, #1
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	685b      	ldr	r3, [r3, #4]
 8002610:	005b      	lsls	r3, r3, #1
 8002612:	fbb1 f3f3 	udiv	r3, r1, r3
 8002616:	3301      	adds	r3, #1
 8002618:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800261c:	2b04      	cmp	r3, #4
 800261e:	bf38      	it	cc
 8002620:	2304      	movcc	r3, #4
 8002622:	e04f      	b.n	80026c4 <HAL_I2C_Init+0x1c8>
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	689b      	ldr	r3, [r3, #8]
 8002628:	2b00      	cmp	r3, #0
 800262a:	d111      	bne.n	8002650 <HAL_I2C_Init+0x154>
 800262c:	68fb      	ldr	r3, [r7, #12]
 800262e:	1e5c      	subs	r4, r3, #1
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	6859      	ldr	r1, [r3, #4]
 8002634:	460b      	mov	r3, r1
 8002636:	005b      	lsls	r3, r3, #1
 8002638:	440b      	add	r3, r1
 800263a:	fbb4 f3f3 	udiv	r3, r4, r3
 800263e:	3301      	adds	r3, #1
 8002640:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002644:	2b00      	cmp	r3, #0
 8002646:	bf0c      	ite	eq
 8002648:	2301      	moveq	r3, #1
 800264a:	2300      	movne	r3, #0
 800264c:	b2db      	uxtb	r3, r3
 800264e:	e012      	b.n	8002676 <HAL_I2C_Init+0x17a>
 8002650:	68fb      	ldr	r3, [r7, #12]
 8002652:	1e5c      	subs	r4, r3, #1
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	6859      	ldr	r1, [r3, #4]
 8002658:	460b      	mov	r3, r1
 800265a:	009b      	lsls	r3, r3, #2
 800265c:	440b      	add	r3, r1
 800265e:	0099      	lsls	r1, r3, #2
 8002660:	440b      	add	r3, r1
 8002662:	fbb4 f3f3 	udiv	r3, r4, r3
 8002666:	3301      	adds	r3, #1
 8002668:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800266c:	2b00      	cmp	r3, #0
 800266e:	bf0c      	ite	eq
 8002670:	2301      	moveq	r3, #1
 8002672:	2300      	movne	r3, #0
 8002674:	b2db      	uxtb	r3, r3
 8002676:	2b00      	cmp	r3, #0
 8002678:	d001      	beq.n	800267e <HAL_I2C_Init+0x182>
 800267a:	2301      	movs	r3, #1
 800267c:	e022      	b.n	80026c4 <HAL_I2C_Init+0x1c8>
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	689b      	ldr	r3, [r3, #8]
 8002682:	2b00      	cmp	r3, #0
 8002684:	d10e      	bne.n	80026a4 <HAL_I2C_Init+0x1a8>
 8002686:	68fb      	ldr	r3, [r7, #12]
 8002688:	1e5c      	subs	r4, r3, #1
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	6859      	ldr	r1, [r3, #4]
 800268e:	460b      	mov	r3, r1
 8002690:	005b      	lsls	r3, r3, #1
 8002692:	440b      	add	r3, r1
 8002694:	fbb4 f3f3 	udiv	r3, r4, r3
 8002698:	3301      	adds	r3, #1
 800269a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800269e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80026a2:	e00f      	b.n	80026c4 <HAL_I2C_Init+0x1c8>
 80026a4:	68fb      	ldr	r3, [r7, #12]
 80026a6:	1e5c      	subs	r4, r3, #1
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	6859      	ldr	r1, [r3, #4]
 80026ac:	460b      	mov	r3, r1
 80026ae:	009b      	lsls	r3, r3, #2
 80026b0:	440b      	add	r3, r1
 80026b2:	0099      	lsls	r1, r3, #2
 80026b4:	440b      	add	r3, r1
 80026b6:	fbb4 f3f3 	udiv	r3, r4, r3
 80026ba:	3301      	adds	r3, #1
 80026bc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80026c0:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80026c4:	4313      	orrs	r3, r2
 80026c6:	61c3      	str	r3, [r0, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	687a      	ldr	r2, [r7, #4]
 80026ce:	6812      	ldr	r2, [r2, #0]
 80026d0:	6812      	ldr	r2, [r2, #0]
 80026d2:	f022 01c0 	bic.w	r1, r2, #192	; 0xc0
 80026d6:	687a      	ldr	r2, [r7, #4]
 80026d8:	69d0      	ldr	r0, [r2, #28]
 80026da:	687a      	ldr	r2, [r7, #4]
 80026dc:	6a12      	ldr	r2, [r2, #32]
 80026de:	4302      	orrs	r2, r0
 80026e0:	430a      	orrs	r2, r1
 80026e2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	681a      	ldr	r2, [r3, #0]
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	689b      	ldr	r3, [r3, #8]
 80026ee:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80026f2:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80026f6:	6879      	ldr	r1, [r7, #4]
 80026f8:	6908      	ldr	r0, [r1, #16]
 80026fa:	6879      	ldr	r1, [r7, #4]
 80026fc:	68c9      	ldr	r1, [r1, #12]
 80026fe:	4301      	orrs	r1, r0
 8002700:	430b      	orrs	r3, r1
 8002702:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	687a      	ldr	r2, [r7, #4]
 800270a:	6812      	ldr	r2, [r2, #0]
 800270c:	68d2      	ldr	r2, [r2, #12]
 800270e:	f022 01ff 	bic.w	r1, r2, #255	; 0xff
 8002712:	687a      	ldr	r2, [r7, #4]
 8002714:	6950      	ldr	r0, [r2, #20]
 8002716:	687a      	ldr	r2, [r7, #4]
 8002718:	6992      	ldr	r2, [r2, #24]
 800271a:	4302      	orrs	r2, r0
 800271c:	430a      	orrs	r2, r1
 800271e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	687a      	ldr	r2, [r7, #4]
 8002726:	6812      	ldr	r2, [r2, #0]
 8002728:	6812      	ldr	r2, [r2, #0]
 800272a:	f042 0201 	orr.w	r2, r2, #1
 800272e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	2200      	movs	r2, #0
 8002734:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	2220      	movs	r2, #32
 800273a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	2200      	movs	r2, #0
 8002742:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	2200      	movs	r2, #0
 8002748:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800274c:	2300      	movs	r3, #0
}
 800274e:	4618      	mov	r0, r3
 8002750:	3714      	adds	r7, #20
 8002752:	46bd      	mov	sp, r7
 8002754:	bd90      	pop	{r4, r7, pc}
 8002756:	bf00      	nop
 8002758:	000186a0 	.word	0x000186a0
 800275c:	001e847f 	.word	0x001e847f
 8002760:	003d08ff 	.word	0x003d08ff
 8002764:	431bde83 	.word	0x431bde83
 8002768:	10624dd3 	.word	0x10624dd3

0800276c <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 800276c:	b580      	push	{r7, lr}
 800276e:	b088      	sub	sp, #32
 8002770:	af00      	add	r7, sp, #0
 8002772:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	2b00      	cmp	r3, #0
 8002778:	d101      	bne.n	800277e <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 800277a:	2301      	movs	r3, #1
 800277c:	e127      	b.n	80029ce <HAL_I2S_Init+0x262>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002784:	b2db      	uxtb	r3, r3
 8002786:	2b00      	cmp	r3, #0
 8002788:	d109      	bne.n	800279e <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	2200      	movs	r2, #0
 800278e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	4a90      	ldr	r2, [pc, #576]	; (80029d8 <HAL_I2S_Init+0x26c>)
 8002796:	635a      	str	r2, [r3, #52]	; 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 8002798:	6878      	ldr	r0, [r7, #4]
 800279a:	f005 fe47 	bl	800842c <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	2202      	movs	r2, #2
 80027a2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	681a      	ldr	r2, [r3, #0]
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	69db      	ldr	r3, [r3, #28]
 80027b0:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 80027b4:	f023 030f 	bic.w	r3, r3, #15
 80027b8:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	2202      	movs	r2, #2
 80027c0:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	695b      	ldr	r3, [r3, #20]
 80027c6:	2b02      	cmp	r3, #2
 80027c8:	d060      	beq.n	800288c <HAL_I2S_Init+0x120>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	68db      	ldr	r3, [r3, #12]
 80027ce:	2b00      	cmp	r3, #0
 80027d0:	d102      	bne.n	80027d8 <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 80027d2:	2310      	movs	r3, #16
 80027d4:	617b      	str	r3, [r7, #20]
 80027d6:	e001      	b.n	80027dc <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 80027d8:	2320      	movs	r3, #32
 80027da:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	689b      	ldr	r3, [r3, #8]
 80027e0:	2b20      	cmp	r3, #32
 80027e2:	d802      	bhi.n	80027ea <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet lenght is multiplied by 2 */
      packetlength = packetlength * 2U;
 80027e4:	697b      	ldr	r3, [r7, #20]
 80027e6:	005b      	lsls	r3, r3, #1
 80027e8:	617b      	str	r3, [r7, #20]
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 80027ea:	2001      	movs	r0, #1
 80027ec:	f001 f9a0 	bl	8003b30 <HAL_RCCEx_GetPeriphCLKFreq>
 80027f0:	60f8      	str	r0, [r7, #12]
#endif

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	691b      	ldr	r3, [r3, #16]
 80027f6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80027fa:	d125      	bne.n	8002848 <HAL_I2S_Init+0xdc>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	68db      	ldr	r3, [r3, #12]
 8002800:	2b00      	cmp	r3, #0
 8002802:	d010      	beq.n	8002826 <HAL_I2S_Init+0xba>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8002804:	697b      	ldr	r3, [r7, #20]
 8002806:	009b      	lsls	r3, r3, #2
 8002808:	68fa      	ldr	r2, [r7, #12]
 800280a:	fbb2 f2f3 	udiv	r2, r2, r3
 800280e:	4613      	mov	r3, r2
 8002810:	009b      	lsls	r3, r3, #2
 8002812:	4413      	add	r3, r2
 8002814:	005b      	lsls	r3, r3, #1
 8002816:	461a      	mov	r2, r3
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	695b      	ldr	r3, [r3, #20]
 800281c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002820:	3305      	adds	r3, #5
 8002822:	613b      	str	r3, [r7, #16]
 8002824:	e01f      	b.n	8002866 <HAL_I2S_Init+0xfa>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8002826:	697b      	ldr	r3, [r7, #20]
 8002828:	00db      	lsls	r3, r3, #3
 800282a:	68fa      	ldr	r2, [r7, #12]
 800282c:	fbb2 f2f3 	udiv	r2, r2, r3
 8002830:	4613      	mov	r3, r2
 8002832:	009b      	lsls	r3, r3, #2
 8002834:	4413      	add	r3, r2
 8002836:	005b      	lsls	r3, r3, #1
 8002838:	461a      	mov	r2, r3
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	695b      	ldr	r3, [r3, #20]
 800283e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002842:	3305      	adds	r3, #5
 8002844:	613b      	str	r3, [r7, #16]
 8002846:	e00e      	b.n	8002866 <HAL_I2S_Init+0xfa>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8002848:	68fa      	ldr	r2, [r7, #12]
 800284a:	697b      	ldr	r3, [r7, #20]
 800284c:	fbb2 f2f3 	udiv	r2, r2, r3
 8002850:	4613      	mov	r3, r2
 8002852:	009b      	lsls	r3, r3, #2
 8002854:	4413      	add	r3, r2
 8002856:	005b      	lsls	r3, r3, #1
 8002858:	461a      	mov	r2, r3
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	695b      	ldr	r3, [r3, #20]
 800285e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002862:	3305      	adds	r3, #5
 8002864:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 8002866:	693b      	ldr	r3, [r7, #16]
 8002868:	4a5c      	ldr	r2, [pc, #368]	; (80029dc <HAL_I2S_Init+0x270>)
 800286a:	fba2 2303 	umull	r2, r3, r2, r3
 800286e:	08db      	lsrs	r3, r3, #3
 8002870:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 8002872:	693b      	ldr	r3, [r7, #16]
 8002874:	f003 0301 	and.w	r3, r3, #1
 8002878:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 800287a:	693a      	ldr	r2, [r7, #16]
 800287c:	69bb      	ldr	r3, [r7, #24]
 800287e:	1ad3      	subs	r3, r2, r3
 8002880:	085b      	lsrs	r3, r3, #1
 8002882:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 8002884:	69bb      	ldr	r3, [r7, #24]
 8002886:	021b      	lsls	r3, r3, #8
 8002888:	61bb      	str	r3, [r7, #24]
 800288a:	e003      	b.n	8002894 <HAL_I2S_Init+0x128>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 800288c:	2302      	movs	r3, #2
 800288e:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 8002890:	2300      	movs	r3, #0
 8002892:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 8002894:	69fb      	ldr	r3, [r7, #28]
 8002896:	2b01      	cmp	r3, #1
 8002898:	d902      	bls.n	80028a0 <HAL_I2S_Init+0x134>
 800289a:	69fb      	ldr	r3, [r7, #28]
 800289c:	2bff      	cmp	r3, #255	; 0xff
 800289e:	d907      	bls.n	80028b0 <HAL_I2S_Init+0x144>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80028a4:	f043 0210 	orr.w	r2, r3, #16
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	645a      	str	r2, [r3, #68]	; 0x44
    return  HAL_ERROR;
 80028ac:	2301      	movs	r3, #1
 80028ae:	e08e      	b.n	80029ce <HAL_I2S_Init+0x262>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	687a      	ldr	r2, [r7, #4]
 80028b6:	6911      	ldr	r1, [r2, #16]
 80028b8:	69ba      	ldr	r2, [r7, #24]
 80028ba:	4311      	orrs	r1, r2
 80028bc:	69fa      	ldr	r2, [r7, #28]
 80028be:	430a      	orrs	r2, r1
 80028c0:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	681a      	ldr	r2, [r3, #0]
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	69db      	ldr	r3, [r3, #28]
 80028cc:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 80028d0:	f023 030f 	bic.w	r3, r3, #15
 80028d4:	6879      	ldr	r1, [r7, #4]
 80028d6:	6848      	ldr	r0, [r1, #4]
 80028d8:	6879      	ldr	r1, [r7, #4]
 80028da:	6889      	ldr	r1, [r1, #8]
 80028dc:	4308      	orrs	r0, r1
 80028de:	6879      	ldr	r1, [r7, #4]
 80028e0:	68c9      	ldr	r1, [r1, #12]
 80028e2:	4308      	orrs	r0, r1
 80028e4:	6879      	ldr	r1, [r7, #4]
 80028e6:	6989      	ldr	r1, [r1, #24]
 80028e8:	4301      	orrs	r1, r0
 80028ea:	430b      	orrs	r3, r1
 80028ec:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80028f0:	61d3      	str	r3, [r2, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	6a1b      	ldr	r3, [r3, #32]
 80028f6:	2b01      	cmp	r3, #1
 80028f8:	d161      	bne.n	80029be <HAL_I2S_Init+0x252>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	4a38      	ldr	r2, [pc, #224]	; (80029e0 <HAL_I2S_Init+0x274>)
 80028fe:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	4a37      	ldr	r2, [pc, #220]	; (80029e4 <HAL_I2S_Init+0x278>)
 8002906:	4293      	cmp	r3, r2
 8002908:	d101      	bne.n	800290e <HAL_I2S_Init+0x1a2>
 800290a:	4a37      	ldr	r2, [pc, #220]	; (80029e8 <HAL_I2S_Init+0x27c>)
 800290c:	e001      	b.n	8002912 <HAL_I2S_Init+0x1a6>
 800290e:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	4933      	ldr	r1, [pc, #204]	; (80029e4 <HAL_I2S_Init+0x278>)
 8002918:	428b      	cmp	r3, r1
 800291a:	d101      	bne.n	8002920 <HAL_I2S_Init+0x1b4>
 800291c:	4b32      	ldr	r3, [pc, #200]	; (80029e8 <HAL_I2S_Init+0x27c>)
 800291e:	e001      	b.n	8002924 <HAL_I2S_Init+0x1b8>
 8002920:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8002924:	69db      	ldr	r3, [r3, #28]
 8002926:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 800292a:	f023 030f 	bic.w	r3, r3, #15
 800292e:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	4a2b      	ldr	r2, [pc, #172]	; (80029e4 <HAL_I2S_Init+0x278>)
 8002936:	4293      	cmp	r3, r2
 8002938:	d101      	bne.n	800293e <HAL_I2S_Init+0x1d2>
 800293a:	4b2b      	ldr	r3, [pc, #172]	; (80029e8 <HAL_I2S_Init+0x27c>)
 800293c:	e001      	b.n	8002942 <HAL_I2S_Init+0x1d6>
 800293e:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8002942:	2202      	movs	r2, #2
 8002944:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	4a26      	ldr	r2, [pc, #152]	; (80029e4 <HAL_I2S_Init+0x278>)
 800294c:	4293      	cmp	r3, r2
 800294e:	d101      	bne.n	8002954 <HAL_I2S_Init+0x1e8>
 8002950:	4b25      	ldr	r3, [pc, #148]	; (80029e8 <HAL_I2S_Init+0x27c>)
 8002952:	e001      	b.n	8002958 <HAL_I2S_Init+0x1ec>
 8002954:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8002958:	69db      	ldr	r3, [r3, #28]
 800295a:	817b      	strh	r3, [r7, #10]

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	685b      	ldr	r3, [r3, #4]
 8002960:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002964:	d003      	beq.n	800296e <HAL_I2S_Init+0x202>
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	685b      	ldr	r3, [r3, #4]
 800296a:	2b00      	cmp	r3, #0
 800296c:	d103      	bne.n	8002976 <HAL_I2S_Init+0x20a>
    {
      tmp = I2S_MODE_SLAVE_RX;
 800296e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002972:	613b      	str	r3, [r7, #16]
 8002974:	e001      	b.n	800297a <HAL_I2S_Init+0x20e>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 8002976:	2300      	movs	r3, #0
 8002978:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD | (uint16_t)(tmp | \
 800297a:	693b      	ldr	r3, [r7, #16]
 800297c:	b29a      	uxth	r2, r3
                         (uint16_t)(hi2s->Init.Standard | (uint16_t)(hi2s->Init.DataFormat | \
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	689b      	ldr	r3, [r3, #8]
 8002982:	b299      	uxth	r1, r3
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	68db      	ldr	r3, [r3, #12]
 8002988:	b298      	uxth	r0, r3
                                    (uint16_t)hi2s->Init.CPOL))));
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	699b      	ldr	r3, [r3, #24]
 800298e:	b29b      	uxth	r3, r3
                         (uint16_t)(hi2s->Init.Standard | (uint16_t)(hi2s->Init.DataFormat | \
 8002990:	4303      	orrs	r3, r0
 8002992:	b29b      	uxth	r3, r3
 8002994:	430b      	orrs	r3, r1
 8002996:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD | (uint16_t)(tmp | \
 8002998:	4313      	orrs	r3, r2
 800299a:	b29a      	uxth	r2, r3
 800299c:	897b      	ldrh	r3, [r7, #10]
 800299e:	4313      	orrs	r3, r2
 80029a0:	b29b      	uxth	r3, r3
 80029a2:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80029a6:	817b      	strh	r3, [r7, #10]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	4a0d      	ldr	r2, [pc, #52]	; (80029e4 <HAL_I2S_Init+0x278>)
 80029ae:	4293      	cmp	r3, r2
 80029b0:	d101      	bne.n	80029b6 <HAL_I2S_Init+0x24a>
 80029b2:	4b0d      	ldr	r3, [pc, #52]	; (80029e8 <HAL_I2S_Init+0x27c>)
 80029b4:	e001      	b.n	80029ba <HAL_I2S_Init+0x24e>
 80029b6:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80029ba:	897a      	ldrh	r2, [r7, #10]
 80029bc:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	2200      	movs	r2, #0
 80029c2:	645a      	str	r2, [r3, #68]	; 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	2201      	movs	r2, #1
 80029c8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  return HAL_OK;
 80029cc:	2300      	movs	r3, #0
}
 80029ce:	4618      	mov	r0, r3
 80029d0:	3720      	adds	r7, #32
 80029d2:	46bd      	mov	sp, r7
 80029d4:	bd80      	pop	{r7, pc}
 80029d6:	bf00      	nop
 80029d8:	08002ae3 	.word	0x08002ae3
 80029dc:	cccccccd 	.word	0xcccccccd
 80029e0:	08002bf9 	.word	0x08002bf9
 80029e4:	40003800 	.word	0x40003800
 80029e8:	40003400 	.word	0x40003400

080029ec <HAL_I2S_TxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 80029ec:	b480      	push	{r7}
 80029ee:	b083      	sub	sp, #12
 80029f0:	af00      	add	r7, sp, #0
 80029f2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_TxCpltCallback could be implemented in the user file
   */
}
 80029f4:	bf00      	nop
 80029f6:	370c      	adds	r7, #12
 80029f8:	46bd      	mov	sp, r7
 80029fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029fe:	4770      	bx	lr

08002a00 <HAL_I2S_RxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8002a00:	b480      	push	{r7}
 8002a02:	b083      	sub	sp, #12
 8002a04:	af00      	add	r7, sp, #0
 8002a06:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_RxCpltCallback could be implemented in the user file
   */
}
 8002a08:	bf00      	nop
 8002a0a:	370c      	adds	r7, #12
 8002a0c:	46bd      	mov	sp, r7
 8002a0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a12:	4770      	bx	lr

08002a14 <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 8002a14:	b480      	push	{r7}
 8002a16:	b083      	sub	sp, #12
 8002a18:	af00      	add	r7, sp, #0
 8002a1a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 8002a1c:	bf00      	nop
 8002a1e:	370c      	adds	r7, #12
 8002a20:	46bd      	mov	sp, r7
 8002a22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a26:	4770      	bx	lr

08002a28 <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 8002a28:	b580      	push	{r7, lr}
 8002a2a:	b082      	sub	sp, #8
 8002a2c:	af00      	add	r7, sp, #0
 8002a2e:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	687a      	ldr	r2, [r7, #4]
 8002a36:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002a38:	8812      	ldrh	r2, [r2, #0]
 8002a3a:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a40:	1c9a      	adds	r2, r3, #2
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	625a      	str	r2, [r3, #36]	; 0x24
  hi2s->TxXferCount--;
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002a4a:	b29b      	uxth	r3, r3
 8002a4c:	3b01      	subs	r3, #1
 8002a4e:	b29a      	uxth	r2, r3
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002a58:	b29b      	uxth	r3, r3
 8002a5a:	2b00      	cmp	r3, #0
 8002a5c:	d10e      	bne.n	8002a7c <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	687a      	ldr	r2, [r7, #4]
 8002a64:	6812      	ldr	r2, [r2, #0]
 8002a66:	6852      	ldr	r2, [r2, #4]
 8002a68:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8002a6c:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	2201      	movs	r2, #1
 8002a72:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 8002a76:	6878      	ldr	r0, [r7, #4]
 8002a78:	f7ff ffb8 	bl	80029ec <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8002a7c:	bf00      	nop
 8002a7e:	3708      	adds	r7, #8
 8002a80:	46bd      	mov	sp, r7
 8002a82:	bd80      	pop	{r7, pc}

08002a84 <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 8002a84:	b580      	push	{r7, lr}
 8002a86:	b082      	sub	sp, #8
 8002a88:	af00      	add	r7, sp, #0
 8002a8a:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a90:	687a      	ldr	r2, [r7, #4]
 8002a92:	6812      	ldr	r2, [r2, #0]
 8002a94:	68d2      	ldr	r2, [r2, #12]
 8002a96:	b292      	uxth	r2, r2
 8002a98:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a9e:	1c9a      	adds	r2, r3, #2
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2s->RxXferCount--;
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8002aa8:	b29b      	uxth	r3, r3
 8002aaa:	3b01      	subs	r3, #1
 8002aac:	b29a      	uxth	r2, r3
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8002ab6:	b29b      	uxth	r3, r3
 8002ab8:	2b00      	cmp	r3, #0
 8002aba:	d10e      	bne.n	8002ada <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	687a      	ldr	r2, [r7, #4]
 8002ac2:	6812      	ldr	r2, [r2, #0]
 8002ac4:	6852      	ldr	r2, [r2, #4]
 8002ac6:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8002aca:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	2201      	movs	r2, #1
 8002ad0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 8002ad4:	6878      	ldr	r0, [r7, #4]
 8002ad6:	f7ff ff93 	bl	8002a00 <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8002ada:	bf00      	nop
 8002adc:	3708      	adds	r7, #8
 8002ade:	46bd      	mov	sp, r7
 8002ae0:	bd80      	pop	{r7, pc}

08002ae2 <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8002ae2:	b580      	push	{r7, lr}
 8002ae4:	b086      	sub	sp, #24
 8002ae6:	af00      	add	r7, sp, #0
 8002ae8:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	689b      	ldr	r3, [r3, #8]
 8002af0:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002af8:	b2db      	uxtb	r3, r3
 8002afa:	2b04      	cmp	r3, #4
 8002afc:	d13a      	bne.n	8002b74 <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 8002afe:	697b      	ldr	r3, [r7, #20]
 8002b00:	f003 0301 	and.w	r3, r3, #1
 8002b04:	2b01      	cmp	r3, #1
 8002b06:	d109      	bne.n	8002b1c <I2S_IRQHandler+0x3a>
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	685b      	ldr	r3, [r3, #4]
 8002b0e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002b12:	2b40      	cmp	r3, #64	; 0x40
 8002b14:	d102      	bne.n	8002b1c <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 8002b16:	6878      	ldr	r0, [r7, #4]
 8002b18:	f7ff ffb4 	bl	8002a84 <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8002b1c:	697b      	ldr	r3, [r7, #20]
 8002b1e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002b22:	2b40      	cmp	r3, #64	; 0x40
 8002b24:	d126      	bne.n	8002b74 <I2S_IRQHandler+0x92>
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	685b      	ldr	r3, [r3, #4]
 8002b2c:	f003 0320 	and.w	r3, r3, #32
 8002b30:	2b20      	cmp	r3, #32
 8002b32:	d11f      	bne.n	8002b74 <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	687a      	ldr	r2, [r7, #4]
 8002b3a:	6812      	ldr	r2, [r2, #0]
 8002b3c:	6852      	ldr	r2, [r2, #4]
 8002b3e:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8002b42:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8002b44:	2300      	movs	r3, #0
 8002b46:	613b      	str	r3, [r7, #16]
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	68db      	ldr	r3, [r3, #12]
 8002b4e:	613b      	str	r3, [r7, #16]
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	689b      	ldr	r3, [r3, #8]
 8002b56:	613b      	str	r3, [r7, #16]
 8002b58:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	2201      	movs	r2, #1
 8002b5e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b66:	f043 0202 	orr.w	r2, r3, #2
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8002b6e:	6878      	ldr	r0, [r7, #4]
 8002b70:	f7ff ff50 	bl	8002a14 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002b7a:	b2db      	uxtb	r3, r3
 8002b7c:	2b03      	cmp	r3, #3
 8002b7e:	d136      	bne.n	8002bee <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 8002b80:	697b      	ldr	r3, [r7, #20]
 8002b82:	f003 0302 	and.w	r3, r3, #2
 8002b86:	2b02      	cmp	r3, #2
 8002b88:	d109      	bne.n	8002b9e <I2S_IRQHandler+0xbc>
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	685b      	ldr	r3, [r3, #4]
 8002b90:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002b94:	2b80      	cmp	r3, #128	; 0x80
 8002b96:	d102      	bne.n	8002b9e <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 8002b98:	6878      	ldr	r0, [r7, #4]
 8002b9a:	f7ff ff45 	bl	8002a28 <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8002b9e:	697b      	ldr	r3, [r7, #20]
 8002ba0:	f003 0308 	and.w	r3, r3, #8
 8002ba4:	2b08      	cmp	r3, #8
 8002ba6:	d122      	bne.n	8002bee <I2S_IRQHandler+0x10c>
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	685b      	ldr	r3, [r3, #4]
 8002bae:	f003 0320 	and.w	r3, r3, #32
 8002bb2:	2b20      	cmp	r3, #32
 8002bb4:	d11b      	bne.n	8002bee <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	687a      	ldr	r2, [r7, #4]
 8002bbc:	6812      	ldr	r2, [r2, #0]
 8002bbe:	6852      	ldr	r2, [r2, #4]
 8002bc0:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8002bc4:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8002bc6:	2300      	movs	r3, #0
 8002bc8:	60fb      	str	r3, [r7, #12]
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	689b      	ldr	r3, [r3, #8]
 8002bd0:	60fb      	str	r3, [r7, #12]
 8002bd2:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	2201      	movs	r2, #1
 8002bd8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002be0:	f043 0204 	orr.w	r2, r3, #4
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8002be8:	6878      	ldr	r0, [r7, #4]
 8002bea:	f7ff ff13 	bl	8002a14 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8002bee:	bf00      	nop
 8002bf0:	3718      	adds	r7, #24
 8002bf2:	46bd      	mov	sp, r7
 8002bf4:	bd80      	pop	{r7, pc}
	...

08002bf8 <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8002bf8:	b580      	push	{r7, lr}
 8002bfa:	b088      	sub	sp, #32
 8002bfc:	af00      	add	r7, sp, #0
 8002bfe:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	689b      	ldr	r3, [r3, #8]
 8002c06:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	4aa2      	ldr	r2, [pc, #648]	; (8002e98 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8002c0e:	4293      	cmp	r3, r2
 8002c10:	d101      	bne.n	8002c16 <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 8002c12:	4ba2      	ldr	r3, [pc, #648]	; (8002e9c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8002c14:	e001      	b.n	8002c1a <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 8002c16:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8002c1a:	689b      	ldr	r3, [r3, #8]
 8002c1c:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	685b      	ldr	r3, [r3, #4]
 8002c24:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	4a9b      	ldr	r2, [pc, #620]	; (8002e98 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8002c2c:	4293      	cmp	r3, r2
 8002c2e:	d101      	bne.n	8002c34 <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 8002c30:	4b9a      	ldr	r3, [pc, #616]	; (8002e9c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8002c32:	e001      	b.n	8002c38 <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 8002c34:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8002c38:	685b      	ldr	r3, [r3, #4]
 8002c3a:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	685b      	ldr	r3, [r3, #4]
 8002c40:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002c44:	d004      	beq.n	8002c50 <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	685b      	ldr	r3, [r3, #4]
 8002c4a:	2b00      	cmp	r3, #0
 8002c4c:	f040 8099 	bne.w	8002d82 <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 8002c50:	69fb      	ldr	r3, [r7, #28]
 8002c52:	f003 0302 	and.w	r3, r3, #2
 8002c56:	2b02      	cmp	r3, #2
 8002c58:	d107      	bne.n	8002c6a <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 8002c5a:	697b      	ldr	r3, [r7, #20]
 8002c5c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002c60:	2b00      	cmp	r3, #0
 8002c62:	d002      	beq.n	8002c6a <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 8002c64:	6878      	ldr	r0, [r7, #4]
 8002c66:	f000 f925 	bl	8002eb4 <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 8002c6a:	69bb      	ldr	r3, [r7, #24]
 8002c6c:	f003 0301 	and.w	r3, r3, #1
 8002c70:	2b01      	cmp	r3, #1
 8002c72:	d107      	bne.n	8002c84 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 8002c74:	693b      	ldr	r3, [r7, #16]
 8002c76:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002c7a:	2b00      	cmp	r3, #0
 8002c7c:	d002      	beq.n	8002c84 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 8002c7e:	6878      	ldr	r0, [r7, #4]
 8002c80:	f000 f9c6 	bl	8003010 <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8002c84:	69bb      	ldr	r3, [r7, #24]
 8002c86:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002c8a:	2b40      	cmp	r3, #64	; 0x40
 8002c8c:	d13a      	bne.n	8002d04 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 8002c8e:	693b      	ldr	r3, [r7, #16]
 8002c90:	f003 0320 	and.w	r3, r3, #32
 8002c94:	2b00      	cmp	r3, #0
 8002c96:	d035      	beq.n	8002d04 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	4a7e      	ldr	r2, [pc, #504]	; (8002e98 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8002c9e:	4293      	cmp	r3, r2
 8002ca0:	d101      	bne.n	8002ca6 <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 8002ca2:	4b7e      	ldr	r3, [pc, #504]	; (8002e9c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8002ca4:	e001      	b.n	8002caa <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 8002ca6:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8002caa:	687a      	ldr	r2, [r7, #4]
 8002cac:	6812      	ldr	r2, [r2, #0]
 8002cae:	497a      	ldr	r1, [pc, #488]	; (8002e98 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8002cb0:	428a      	cmp	r2, r1
 8002cb2:	d101      	bne.n	8002cb8 <HAL_I2SEx_FullDuplex_IRQHandler+0xc0>
 8002cb4:	4a79      	ldr	r2, [pc, #484]	; (8002e9c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8002cb6:	e001      	b.n	8002cbc <HAL_I2SEx_FullDuplex_IRQHandler+0xc4>
 8002cb8:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 8002cbc:	6852      	ldr	r2, [r2, #4]
 8002cbe:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8002cc2:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	687a      	ldr	r2, [r7, #4]
 8002cca:	6812      	ldr	r2, [r2, #0]
 8002ccc:	6852      	ldr	r2, [r2, #4]
 8002cce:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8002cd2:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8002cd4:	2300      	movs	r3, #0
 8002cd6:	60fb      	str	r3, [r7, #12]
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	68db      	ldr	r3, [r3, #12]
 8002cde:	60fb      	str	r3, [r7, #12]
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	689b      	ldr	r3, [r3, #8]
 8002ce6:	60fb      	str	r3, [r7, #12]
 8002ce8:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	2201      	movs	r2, #1
 8002cee:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002cf6:	f043 0202 	orr.w	r2, r3, #2
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8002cfe:	6878      	ldr	r0, [r7, #4]
 8002d00:	f7ff fe88 	bl	8002a14 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8002d04:	69fb      	ldr	r3, [r7, #28]
 8002d06:	f003 0308 	and.w	r3, r3, #8
 8002d0a:	2b08      	cmp	r3, #8
 8002d0c:	f040 80be 	bne.w	8002e8c <HAL_I2SEx_FullDuplex_IRQHandler+0x294>
 8002d10:	697b      	ldr	r3, [r7, #20]
 8002d12:	f003 0320 	and.w	r3, r3, #32
 8002d16:	2b00      	cmp	r3, #0
 8002d18:	f000 80b8 	beq.w	8002e8c <HAL_I2SEx_FullDuplex_IRQHandler+0x294>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	687a      	ldr	r2, [r7, #4]
 8002d22:	6812      	ldr	r2, [r2, #0]
 8002d24:	6852      	ldr	r2, [r2, #4]
 8002d26:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8002d2a:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	4a59      	ldr	r2, [pc, #356]	; (8002e98 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8002d32:	4293      	cmp	r3, r2
 8002d34:	d101      	bne.n	8002d3a <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 8002d36:	4b59      	ldr	r3, [pc, #356]	; (8002e9c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8002d38:	e001      	b.n	8002d3e <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 8002d3a:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8002d3e:	687a      	ldr	r2, [r7, #4]
 8002d40:	6812      	ldr	r2, [r2, #0]
 8002d42:	4955      	ldr	r1, [pc, #340]	; (8002e98 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8002d44:	428a      	cmp	r2, r1
 8002d46:	d101      	bne.n	8002d4c <HAL_I2SEx_FullDuplex_IRQHandler+0x154>
 8002d48:	4a54      	ldr	r2, [pc, #336]	; (8002e9c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8002d4a:	e001      	b.n	8002d50 <HAL_I2SEx_FullDuplex_IRQHandler+0x158>
 8002d4c:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 8002d50:	6852      	ldr	r2, [r2, #4]
 8002d52:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8002d56:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8002d58:	2300      	movs	r3, #0
 8002d5a:	60bb      	str	r3, [r7, #8]
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	689b      	ldr	r3, [r3, #8]
 8002d62:	60bb      	str	r3, [r7, #8]
 8002d64:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	2201      	movs	r2, #1
 8002d6a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d72:	f043 0204 	orr.w	r2, r3, #4
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8002d7a:	6878      	ldr	r0, [r7, #4]
 8002d7c:	f7ff fe4a 	bl	8002a14 <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8002d80:	e084      	b.n	8002e8c <HAL_I2SEx_FullDuplex_IRQHandler+0x294>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 8002d82:	69bb      	ldr	r3, [r7, #24]
 8002d84:	f003 0302 	and.w	r3, r3, #2
 8002d88:	2b02      	cmp	r3, #2
 8002d8a:	d107      	bne.n	8002d9c <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 8002d8c:	693b      	ldr	r3, [r7, #16]
 8002d8e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002d92:	2b00      	cmp	r3, #0
 8002d94:	d002      	beq.n	8002d9c <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 8002d96:	6878      	ldr	r0, [r7, #4]
 8002d98:	f000 f8be 	bl	8002f18 <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 8002d9c:	69fb      	ldr	r3, [r7, #28]
 8002d9e:	f003 0301 	and.w	r3, r3, #1
 8002da2:	2b01      	cmp	r3, #1
 8002da4:	d107      	bne.n	8002db6 <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 8002da6:	697b      	ldr	r3, [r7, #20]
 8002da8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002dac:	2b00      	cmp	r3, #0
 8002dae:	d002      	beq.n	8002db6 <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 8002db0:	6878      	ldr	r0, [r7, #4]
 8002db2:	f000 f8fb 	bl	8002fac <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8002db6:	69fb      	ldr	r3, [r7, #28]
 8002db8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002dbc:	2b40      	cmp	r3, #64	; 0x40
 8002dbe:	d12f      	bne.n	8002e20 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 8002dc0:	697b      	ldr	r3, [r7, #20]
 8002dc2:	f003 0320 	and.w	r3, r3, #32
 8002dc6:	2b00      	cmp	r3, #0
 8002dc8:	d02a      	beq.n	8002e20 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	687a      	ldr	r2, [r7, #4]
 8002dd0:	6812      	ldr	r2, [r2, #0]
 8002dd2:	6852      	ldr	r2, [r2, #4]
 8002dd4:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8002dd8:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	4a2e      	ldr	r2, [pc, #184]	; (8002e98 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8002de0:	4293      	cmp	r3, r2
 8002de2:	d101      	bne.n	8002de8 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 8002de4:	4b2d      	ldr	r3, [pc, #180]	; (8002e9c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8002de6:	e001      	b.n	8002dec <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 8002de8:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8002dec:	687a      	ldr	r2, [r7, #4]
 8002dee:	6812      	ldr	r2, [r2, #0]
 8002df0:	4929      	ldr	r1, [pc, #164]	; (8002e98 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8002df2:	428a      	cmp	r2, r1
 8002df4:	d101      	bne.n	8002dfa <HAL_I2SEx_FullDuplex_IRQHandler+0x202>
 8002df6:	4a29      	ldr	r2, [pc, #164]	; (8002e9c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8002df8:	e001      	b.n	8002dfe <HAL_I2SEx_FullDuplex_IRQHandler+0x206>
 8002dfa:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 8002dfe:	6852      	ldr	r2, [r2, #4]
 8002e00:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8002e04:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	2201      	movs	r2, #1
 8002e0a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e12:	f043 0202 	orr.w	r2, r3, #2
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8002e1a:	6878      	ldr	r0, [r7, #4]
 8002e1c:	f7ff fdfa 	bl	8002a14 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8002e20:	69bb      	ldr	r3, [r7, #24]
 8002e22:	f003 0308 	and.w	r3, r3, #8
 8002e26:	2b08      	cmp	r3, #8
 8002e28:	d131      	bne.n	8002e8e <HAL_I2SEx_FullDuplex_IRQHandler+0x296>
 8002e2a:	693b      	ldr	r3, [r7, #16]
 8002e2c:	f003 0320 	and.w	r3, r3, #32
 8002e30:	2b00      	cmp	r3, #0
 8002e32:	d02c      	beq.n	8002e8e <HAL_I2SEx_FullDuplex_IRQHandler+0x296>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	4a17      	ldr	r2, [pc, #92]	; (8002e98 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8002e3a:	4293      	cmp	r3, r2
 8002e3c:	d101      	bne.n	8002e42 <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 8002e3e:	4b17      	ldr	r3, [pc, #92]	; (8002e9c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8002e40:	e001      	b.n	8002e46 <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 8002e42:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8002e46:	687a      	ldr	r2, [r7, #4]
 8002e48:	6812      	ldr	r2, [r2, #0]
 8002e4a:	4913      	ldr	r1, [pc, #76]	; (8002e98 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8002e4c:	428a      	cmp	r2, r1
 8002e4e:	d101      	bne.n	8002e54 <HAL_I2SEx_FullDuplex_IRQHandler+0x25c>
 8002e50:	4a12      	ldr	r2, [pc, #72]	; (8002e9c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8002e52:	e001      	b.n	8002e58 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>
 8002e54:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 8002e58:	6852      	ldr	r2, [r2, #4]
 8002e5a:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8002e5e:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	687a      	ldr	r2, [r7, #4]
 8002e66:	6812      	ldr	r2, [r2, #0]
 8002e68:	6852      	ldr	r2, [r2, #4]
 8002e6a:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8002e6e:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	2201      	movs	r2, #1
 8002e74:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e7c:	f043 0204 	orr.w	r2, r3, #4
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8002e84:	6878      	ldr	r0, [r7, #4]
 8002e86:	f7ff fdc5 	bl	8002a14 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8002e8a:	e000      	b.n	8002e8e <HAL_I2SEx_FullDuplex_IRQHandler+0x296>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8002e8c:	bf00      	nop
}
 8002e8e:	bf00      	nop
 8002e90:	3720      	adds	r7, #32
 8002e92:	46bd      	mov	sp, r7
 8002e94:	bd80      	pop	{r7, pc}
 8002e96:	bf00      	nop
 8002e98:	40003800 	.word	0x40003800
 8002e9c:	40003400 	.word	0x40003400

08002ea0 <HAL_I2SEx_TxRxCpltCallback>:
  * @brief  Tx and Rx Transfer completed callback
  * @param  hi2s I2S handle
  * @retval None
  */
__weak void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8002ea0:	b480      	push	{r7}
 8002ea2:	b083      	sub	sp, #12
 8002ea4:	af00      	add	r7, sp, #0
 8002ea6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2SEx_TxRxCpltCallback could be implemented in the user file
   */
}
 8002ea8:	bf00      	nop
 8002eaa:	370c      	adds	r7, #12
 8002eac:	46bd      	mov	sp, r7
 8002eae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eb2:	4770      	bx	lr

08002eb4 <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8002eb4:	b580      	push	{r7, lr}
 8002eb6:	b082      	sub	sp, #8
 8002eb8:	af00      	add	r7, sp, #0
 8002eba:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	681a      	ldr	r2, [r3, #0]
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ec4:	1c98      	adds	r0, r3, #2
 8002ec6:	6879      	ldr	r1, [r7, #4]
 8002ec8:	6248      	str	r0, [r1, #36]	; 0x24
 8002eca:	881b      	ldrh	r3, [r3, #0]
 8002ecc:	60d3      	str	r3, [r2, #12]
  hi2s->TxXferCount--;
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002ed2:	b29b      	uxth	r3, r3
 8002ed4:	3b01      	subs	r3, #1
 8002ed6:	b29a      	uxth	r2, r3
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002ee0:	b29b      	uxth	r3, r3
 8002ee2:	2b00      	cmp	r3, #0
 8002ee4:	d113      	bne.n	8002f0e <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	687a      	ldr	r2, [r7, #4]
 8002eec:	6812      	ldr	r2, [r2, #0]
 8002eee:	6852      	ldr	r2, [r2, #4]
 8002ef0:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8002ef4:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8002efa:	b29b      	uxth	r3, r3
 8002efc:	2b00      	cmp	r3, #0
 8002efe:	d106      	bne.n	8002f0e <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	2201      	movs	r2, #1
 8002f04:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8002f08:	6878      	ldr	r0, [r7, #4]
 8002f0a:	f7ff ffc9 	bl	8002ea0 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8002f0e:	bf00      	nop
 8002f10:	3708      	adds	r7, #8
 8002f12:	46bd      	mov	sp, r7
 8002f14:	bd80      	pop	{r7, pc}
	...

08002f18 <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8002f18:	b580      	push	{r7, lr}
 8002f1a:	b082      	sub	sp, #8
 8002f1c:	af00      	add	r7, sp, #0
 8002f1e:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	4a1f      	ldr	r2, [pc, #124]	; (8002fa4 <I2SEx_TxISR_I2SExt+0x8c>)
 8002f26:	4293      	cmp	r3, r2
 8002f28:	d101      	bne.n	8002f2e <I2SEx_TxISR_I2SExt+0x16>
 8002f2a:	4a1f      	ldr	r2, [pc, #124]	; (8002fa8 <I2SEx_TxISR_I2SExt+0x90>)
 8002f2c:	e001      	b.n	8002f32 <I2SEx_TxISR_I2SExt+0x1a>
 8002f2e:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f36:	1c98      	adds	r0, r3, #2
 8002f38:	6879      	ldr	r1, [r7, #4]
 8002f3a:	6248      	str	r0, [r1, #36]	; 0x24
 8002f3c:	881b      	ldrh	r3, [r3, #0]
 8002f3e:	60d3      	str	r3, [r2, #12]
  hi2s->TxXferCount--;
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002f44:	b29b      	uxth	r3, r3
 8002f46:	3b01      	subs	r3, #1
 8002f48:	b29a      	uxth	r2, r3
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002f52:	b29b      	uxth	r3, r3
 8002f54:	2b00      	cmp	r3, #0
 8002f56:	d121      	bne.n	8002f9c <I2SEx_TxISR_I2SExt+0x84>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	4a11      	ldr	r2, [pc, #68]	; (8002fa4 <I2SEx_TxISR_I2SExt+0x8c>)
 8002f5e:	4293      	cmp	r3, r2
 8002f60:	d101      	bne.n	8002f66 <I2SEx_TxISR_I2SExt+0x4e>
 8002f62:	4b11      	ldr	r3, [pc, #68]	; (8002fa8 <I2SEx_TxISR_I2SExt+0x90>)
 8002f64:	e001      	b.n	8002f6a <I2SEx_TxISR_I2SExt+0x52>
 8002f66:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8002f6a:	687a      	ldr	r2, [r7, #4]
 8002f6c:	6812      	ldr	r2, [r2, #0]
 8002f6e:	490d      	ldr	r1, [pc, #52]	; (8002fa4 <I2SEx_TxISR_I2SExt+0x8c>)
 8002f70:	428a      	cmp	r2, r1
 8002f72:	d101      	bne.n	8002f78 <I2SEx_TxISR_I2SExt+0x60>
 8002f74:	4a0c      	ldr	r2, [pc, #48]	; (8002fa8 <I2SEx_TxISR_I2SExt+0x90>)
 8002f76:	e001      	b.n	8002f7c <I2SEx_TxISR_I2SExt+0x64>
 8002f78:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 8002f7c:	6852      	ldr	r2, [r2, #4]
 8002f7e:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8002f82:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8002f88:	b29b      	uxth	r3, r3
 8002f8a:	2b00      	cmp	r3, #0
 8002f8c:	d106      	bne.n	8002f9c <I2SEx_TxISR_I2SExt+0x84>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	2201      	movs	r2, #1
 8002f92:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8002f96:	6878      	ldr	r0, [r7, #4]
 8002f98:	f7ff ff82 	bl	8002ea0 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8002f9c:	bf00      	nop
 8002f9e:	3708      	adds	r7, #8
 8002fa0:	46bd      	mov	sp, r7
 8002fa2:	bd80      	pop	{r7, pc}
 8002fa4:	40003800 	.word	0x40003800
 8002fa8:	40003400 	.word	0x40003400

08002fac <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8002fac:	b580      	push	{r7, lr}
 8002fae:	b082      	sub	sp, #8
 8002fb0:	af00      	add	r7, sp, #0
 8002fb2:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002fb8:	1c99      	adds	r1, r3, #2
 8002fba:	687a      	ldr	r2, [r7, #4]
 8002fbc:	62d1      	str	r1, [r2, #44]	; 0x2c
 8002fbe:	687a      	ldr	r2, [r7, #4]
 8002fc0:	6812      	ldr	r2, [r2, #0]
 8002fc2:	68d2      	ldr	r2, [r2, #12]
 8002fc4:	b292      	uxth	r2, r2
 8002fc6:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8002fcc:	b29b      	uxth	r3, r3
 8002fce:	3b01      	subs	r3, #1
 8002fd0:	b29a      	uxth	r2, r3
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8002fda:	b29b      	uxth	r3, r3
 8002fdc:	2b00      	cmp	r3, #0
 8002fde:	d113      	bne.n	8003008 <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	687a      	ldr	r2, [r7, #4]
 8002fe6:	6812      	ldr	r2, [r2, #0]
 8002fe8:	6852      	ldr	r2, [r2, #4]
 8002fea:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8002fee:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002ff4:	b29b      	uxth	r3, r3
 8002ff6:	2b00      	cmp	r3, #0
 8002ff8:	d106      	bne.n	8003008 <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	2201      	movs	r2, #1
 8002ffe:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8003002:	6878      	ldr	r0, [r7, #4]
 8003004:	f7ff ff4c 	bl	8002ea0 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8003008:	bf00      	nop
 800300a:	3708      	adds	r7, #8
 800300c:	46bd      	mov	sp, r7
 800300e:	bd80      	pop	{r7, pc}

08003010 <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8003010:	b580      	push	{r7, lr}
 8003012:	b082      	sub	sp, #8
 8003014:	af00      	add	r7, sp, #0
 8003016:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800301c:	1c99      	adds	r1, r3, #2
 800301e:	687a      	ldr	r2, [r7, #4]
 8003020:	62d1      	str	r1, [r2, #44]	; 0x2c
 8003022:	687a      	ldr	r2, [r7, #4]
 8003024:	6812      	ldr	r2, [r2, #0]
 8003026:	491e      	ldr	r1, [pc, #120]	; (80030a0 <I2SEx_RxISR_I2SExt+0x90>)
 8003028:	428a      	cmp	r2, r1
 800302a:	d101      	bne.n	8003030 <I2SEx_RxISR_I2SExt+0x20>
 800302c:	4a1d      	ldr	r2, [pc, #116]	; (80030a4 <I2SEx_RxISR_I2SExt+0x94>)
 800302e:	e001      	b.n	8003034 <I2SEx_RxISR_I2SExt+0x24>
 8003030:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 8003034:	68d2      	ldr	r2, [r2, #12]
 8003036:	b292      	uxth	r2, r2
 8003038:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800303e:	b29b      	uxth	r3, r3
 8003040:	3b01      	subs	r3, #1
 8003042:	b29a      	uxth	r2, r3
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800304c:	b29b      	uxth	r3, r3
 800304e:	2b00      	cmp	r3, #0
 8003050:	d121      	bne.n	8003096 <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	4a12      	ldr	r2, [pc, #72]	; (80030a0 <I2SEx_RxISR_I2SExt+0x90>)
 8003058:	4293      	cmp	r3, r2
 800305a:	d101      	bne.n	8003060 <I2SEx_RxISR_I2SExt+0x50>
 800305c:	4b11      	ldr	r3, [pc, #68]	; (80030a4 <I2SEx_RxISR_I2SExt+0x94>)
 800305e:	e001      	b.n	8003064 <I2SEx_RxISR_I2SExt+0x54>
 8003060:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003064:	687a      	ldr	r2, [r7, #4]
 8003066:	6812      	ldr	r2, [r2, #0]
 8003068:	490d      	ldr	r1, [pc, #52]	; (80030a0 <I2SEx_RxISR_I2SExt+0x90>)
 800306a:	428a      	cmp	r2, r1
 800306c:	d101      	bne.n	8003072 <I2SEx_RxISR_I2SExt+0x62>
 800306e:	4a0d      	ldr	r2, [pc, #52]	; (80030a4 <I2SEx_RxISR_I2SExt+0x94>)
 8003070:	e001      	b.n	8003076 <I2SEx_RxISR_I2SExt+0x66>
 8003072:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 8003076:	6852      	ldr	r2, [r2, #4]
 8003078:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800307c:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003082:	b29b      	uxth	r3, r3
 8003084:	2b00      	cmp	r3, #0
 8003086:	d106      	bne.n	8003096 <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	2201      	movs	r2, #1
 800308c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8003090:	6878      	ldr	r0, [r7, #4]
 8003092:	f7ff ff05 	bl	8002ea0 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8003096:	bf00      	nop
 8003098:	3708      	adds	r7, #8
 800309a:	46bd      	mov	sp, r7
 800309c:	bd80      	pop	{r7, pc}
 800309e:	bf00      	nop
 80030a0:	40003800 	.word	0x40003800
 80030a4:	40003400 	.word	0x40003400

080030a8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80030a8:	b580      	push	{r7, lr}
 80030aa:	b086      	sub	sp, #24
 80030ac:	af00      	add	r7, sp, #0
 80030ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	2b00      	cmp	r3, #0
 80030b4:	d101      	bne.n	80030ba <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80030b6:	2301      	movs	r3, #1
 80030b8:	e25b      	b.n	8003572 <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	f003 0301 	and.w	r3, r3, #1
 80030c2:	2b00      	cmp	r3, #0
 80030c4:	d075      	beq.n	80031b2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80030c6:	4ba3      	ldr	r3, [pc, #652]	; (8003354 <HAL_RCC_OscConfig+0x2ac>)
 80030c8:	689b      	ldr	r3, [r3, #8]
 80030ca:	f003 030c 	and.w	r3, r3, #12
 80030ce:	2b04      	cmp	r3, #4
 80030d0:	d00c      	beq.n	80030ec <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80030d2:	4ba0      	ldr	r3, [pc, #640]	; (8003354 <HAL_RCC_OscConfig+0x2ac>)
 80030d4:	689b      	ldr	r3, [r3, #8]
 80030d6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80030da:	2b08      	cmp	r3, #8
 80030dc:	d112      	bne.n	8003104 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80030de:	4b9d      	ldr	r3, [pc, #628]	; (8003354 <HAL_RCC_OscConfig+0x2ac>)
 80030e0:	685b      	ldr	r3, [r3, #4]
 80030e2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80030e6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80030ea:	d10b      	bne.n	8003104 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80030ec:	4b99      	ldr	r3, [pc, #612]	; (8003354 <HAL_RCC_OscConfig+0x2ac>)
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80030f4:	2b00      	cmp	r3, #0
 80030f6:	d05b      	beq.n	80031b0 <HAL_RCC_OscConfig+0x108>
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	685b      	ldr	r3, [r3, #4]
 80030fc:	2b00      	cmp	r3, #0
 80030fe:	d157      	bne.n	80031b0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003100:	2301      	movs	r3, #1
 8003102:	e236      	b.n	8003572 <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	685b      	ldr	r3, [r3, #4]
 8003108:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800310c:	d106      	bne.n	800311c <HAL_RCC_OscConfig+0x74>
 800310e:	4a91      	ldr	r2, [pc, #580]	; (8003354 <HAL_RCC_OscConfig+0x2ac>)
 8003110:	4b90      	ldr	r3, [pc, #576]	; (8003354 <HAL_RCC_OscConfig+0x2ac>)
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003118:	6013      	str	r3, [r2, #0]
 800311a:	e01d      	b.n	8003158 <HAL_RCC_OscConfig+0xb0>
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	685b      	ldr	r3, [r3, #4]
 8003120:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003124:	d10c      	bne.n	8003140 <HAL_RCC_OscConfig+0x98>
 8003126:	4a8b      	ldr	r2, [pc, #556]	; (8003354 <HAL_RCC_OscConfig+0x2ac>)
 8003128:	4b8a      	ldr	r3, [pc, #552]	; (8003354 <HAL_RCC_OscConfig+0x2ac>)
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003130:	6013      	str	r3, [r2, #0]
 8003132:	4a88      	ldr	r2, [pc, #544]	; (8003354 <HAL_RCC_OscConfig+0x2ac>)
 8003134:	4b87      	ldr	r3, [pc, #540]	; (8003354 <HAL_RCC_OscConfig+0x2ac>)
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800313c:	6013      	str	r3, [r2, #0]
 800313e:	e00b      	b.n	8003158 <HAL_RCC_OscConfig+0xb0>
 8003140:	4a84      	ldr	r2, [pc, #528]	; (8003354 <HAL_RCC_OscConfig+0x2ac>)
 8003142:	4b84      	ldr	r3, [pc, #528]	; (8003354 <HAL_RCC_OscConfig+0x2ac>)
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800314a:	6013      	str	r3, [r2, #0]
 800314c:	4a81      	ldr	r2, [pc, #516]	; (8003354 <HAL_RCC_OscConfig+0x2ac>)
 800314e:	4b81      	ldr	r3, [pc, #516]	; (8003354 <HAL_RCC_OscConfig+0x2ac>)
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003156:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	685b      	ldr	r3, [r3, #4]
 800315c:	2b00      	cmp	r3, #0
 800315e:	d013      	beq.n	8003188 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003160:	f7fd fa20 	bl	80005a4 <HAL_GetTick>
 8003164:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003166:	e008      	b.n	800317a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003168:	f7fd fa1c 	bl	80005a4 <HAL_GetTick>
 800316c:	4602      	mov	r2, r0
 800316e:	693b      	ldr	r3, [r7, #16]
 8003170:	1ad3      	subs	r3, r2, r3
 8003172:	2b64      	cmp	r3, #100	; 0x64
 8003174:	d901      	bls.n	800317a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003176:	2303      	movs	r3, #3
 8003178:	e1fb      	b.n	8003572 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800317a:	4b76      	ldr	r3, [pc, #472]	; (8003354 <HAL_RCC_OscConfig+0x2ac>)
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003182:	2b00      	cmp	r3, #0
 8003184:	d0f0      	beq.n	8003168 <HAL_RCC_OscConfig+0xc0>
 8003186:	e014      	b.n	80031b2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003188:	f7fd fa0c 	bl	80005a4 <HAL_GetTick>
 800318c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800318e:	e008      	b.n	80031a2 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003190:	f7fd fa08 	bl	80005a4 <HAL_GetTick>
 8003194:	4602      	mov	r2, r0
 8003196:	693b      	ldr	r3, [r7, #16]
 8003198:	1ad3      	subs	r3, r2, r3
 800319a:	2b64      	cmp	r3, #100	; 0x64
 800319c:	d901      	bls.n	80031a2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800319e:	2303      	movs	r3, #3
 80031a0:	e1e7      	b.n	8003572 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80031a2:	4b6c      	ldr	r3, [pc, #432]	; (8003354 <HAL_RCC_OscConfig+0x2ac>)
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80031aa:	2b00      	cmp	r3, #0
 80031ac:	d1f0      	bne.n	8003190 <HAL_RCC_OscConfig+0xe8>
 80031ae:	e000      	b.n	80031b2 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80031b0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	f003 0302 	and.w	r3, r3, #2
 80031ba:	2b00      	cmp	r3, #0
 80031bc:	d063      	beq.n	8003286 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80031be:	4b65      	ldr	r3, [pc, #404]	; (8003354 <HAL_RCC_OscConfig+0x2ac>)
 80031c0:	689b      	ldr	r3, [r3, #8]
 80031c2:	f003 030c 	and.w	r3, r3, #12
 80031c6:	2b00      	cmp	r3, #0
 80031c8:	d00b      	beq.n	80031e2 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80031ca:	4b62      	ldr	r3, [pc, #392]	; (8003354 <HAL_RCC_OscConfig+0x2ac>)
 80031cc:	689b      	ldr	r3, [r3, #8]
 80031ce:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80031d2:	2b08      	cmp	r3, #8
 80031d4:	d11c      	bne.n	8003210 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80031d6:	4b5f      	ldr	r3, [pc, #380]	; (8003354 <HAL_RCC_OscConfig+0x2ac>)
 80031d8:	685b      	ldr	r3, [r3, #4]
 80031da:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80031de:	2b00      	cmp	r3, #0
 80031e0:	d116      	bne.n	8003210 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80031e2:	4b5c      	ldr	r3, [pc, #368]	; (8003354 <HAL_RCC_OscConfig+0x2ac>)
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	f003 0302 	and.w	r3, r3, #2
 80031ea:	2b00      	cmp	r3, #0
 80031ec:	d005      	beq.n	80031fa <HAL_RCC_OscConfig+0x152>
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	68db      	ldr	r3, [r3, #12]
 80031f2:	2b01      	cmp	r3, #1
 80031f4:	d001      	beq.n	80031fa <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80031f6:	2301      	movs	r3, #1
 80031f8:	e1bb      	b.n	8003572 <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80031fa:	4956      	ldr	r1, [pc, #344]	; (8003354 <HAL_RCC_OscConfig+0x2ac>)
 80031fc:	4b55      	ldr	r3, [pc, #340]	; (8003354 <HAL_RCC_OscConfig+0x2ac>)
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	691b      	ldr	r3, [r3, #16]
 8003208:	00db      	lsls	r3, r3, #3
 800320a:	4313      	orrs	r3, r2
 800320c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800320e:	e03a      	b.n	8003286 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	68db      	ldr	r3, [r3, #12]
 8003214:	2b00      	cmp	r3, #0
 8003216:	d020      	beq.n	800325a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003218:	4b4f      	ldr	r3, [pc, #316]	; (8003358 <HAL_RCC_OscConfig+0x2b0>)
 800321a:	2201      	movs	r2, #1
 800321c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800321e:	f7fd f9c1 	bl	80005a4 <HAL_GetTick>
 8003222:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003224:	e008      	b.n	8003238 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003226:	f7fd f9bd 	bl	80005a4 <HAL_GetTick>
 800322a:	4602      	mov	r2, r0
 800322c:	693b      	ldr	r3, [r7, #16]
 800322e:	1ad3      	subs	r3, r2, r3
 8003230:	2b02      	cmp	r3, #2
 8003232:	d901      	bls.n	8003238 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003234:	2303      	movs	r3, #3
 8003236:	e19c      	b.n	8003572 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003238:	4b46      	ldr	r3, [pc, #280]	; (8003354 <HAL_RCC_OscConfig+0x2ac>)
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	f003 0302 	and.w	r3, r3, #2
 8003240:	2b00      	cmp	r3, #0
 8003242:	d0f0      	beq.n	8003226 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003244:	4943      	ldr	r1, [pc, #268]	; (8003354 <HAL_RCC_OscConfig+0x2ac>)
 8003246:	4b43      	ldr	r3, [pc, #268]	; (8003354 <HAL_RCC_OscConfig+0x2ac>)
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	691b      	ldr	r3, [r3, #16]
 8003252:	00db      	lsls	r3, r3, #3
 8003254:	4313      	orrs	r3, r2
 8003256:	600b      	str	r3, [r1, #0]
 8003258:	e015      	b.n	8003286 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800325a:	4b3f      	ldr	r3, [pc, #252]	; (8003358 <HAL_RCC_OscConfig+0x2b0>)
 800325c:	2200      	movs	r2, #0
 800325e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003260:	f7fd f9a0 	bl	80005a4 <HAL_GetTick>
 8003264:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003266:	e008      	b.n	800327a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003268:	f7fd f99c 	bl	80005a4 <HAL_GetTick>
 800326c:	4602      	mov	r2, r0
 800326e:	693b      	ldr	r3, [r7, #16]
 8003270:	1ad3      	subs	r3, r2, r3
 8003272:	2b02      	cmp	r3, #2
 8003274:	d901      	bls.n	800327a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003276:	2303      	movs	r3, #3
 8003278:	e17b      	b.n	8003572 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800327a:	4b36      	ldr	r3, [pc, #216]	; (8003354 <HAL_RCC_OscConfig+0x2ac>)
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	f003 0302 	and.w	r3, r3, #2
 8003282:	2b00      	cmp	r3, #0
 8003284:	d1f0      	bne.n	8003268 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	f003 0308 	and.w	r3, r3, #8
 800328e:	2b00      	cmp	r3, #0
 8003290:	d030      	beq.n	80032f4 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	695b      	ldr	r3, [r3, #20]
 8003296:	2b00      	cmp	r3, #0
 8003298:	d016      	beq.n	80032c8 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800329a:	4b30      	ldr	r3, [pc, #192]	; (800335c <HAL_RCC_OscConfig+0x2b4>)
 800329c:	2201      	movs	r2, #1
 800329e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80032a0:	f7fd f980 	bl	80005a4 <HAL_GetTick>
 80032a4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80032a6:	e008      	b.n	80032ba <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80032a8:	f7fd f97c 	bl	80005a4 <HAL_GetTick>
 80032ac:	4602      	mov	r2, r0
 80032ae:	693b      	ldr	r3, [r7, #16]
 80032b0:	1ad3      	subs	r3, r2, r3
 80032b2:	2b02      	cmp	r3, #2
 80032b4:	d901      	bls.n	80032ba <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80032b6:	2303      	movs	r3, #3
 80032b8:	e15b      	b.n	8003572 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80032ba:	4b26      	ldr	r3, [pc, #152]	; (8003354 <HAL_RCC_OscConfig+0x2ac>)
 80032bc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80032be:	f003 0302 	and.w	r3, r3, #2
 80032c2:	2b00      	cmp	r3, #0
 80032c4:	d0f0      	beq.n	80032a8 <HAL_RCC_OscConfig+0x200>
 80032c6:	e015      	b.n	80032f4 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80032c8:	4b24      	ldr	r3, [pc, #144]	; (800335c <HAL_RCC_OscConfig+0x2b4>)
 80032ca:	2200      	movs	r2, #0
 80032cc:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80032ce:	f7fd f969 	bl	80005a4 <HAL_GetTick>
 80032d2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80032d4:	e008      	b.n	80032e8 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80032d6:	f7fd f965 	bl	80005a4 <HAL_GetTick>
 80032da:	4602      	mov	r2, r0
 80032dc:	693b      	ldr	r3, [r7, #16]
 80032de:	1ad3      	subs	r3, r2, r3
 80032e0:	2b02      	cmp	r3, #2
 80032e2:	d901      	bls.n	80032e8 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80032e4:	2303      	movs	r3, #3
 80032e6:	e144      	b.n	8003572 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80032e8:	4b1a      	ldr	r3, [pc, #104]	; (8003354 <HAL_RCC_OscConfig+0x2ac>)
 80032ea:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80032ec:	f003 0302 	and.w	r3, r3, #2
 80032f0:	2b00      	cmp	r3, #0
 80032f2:	d1f0      	bne.n	80032d6 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	f003 0304 	and.w	r3, r3, #4
 80032fc:	2b00      	cmp	r3, #0
 80032fe:	f000 80a0 	beq.w	8003442 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003302:	2300      	movs	r3, #0
 8003304:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003306:	4b13      	ldr	r3, [pc, #76]	; (8003354 <HAL_RCC_OscConfig+0x2ac>)
 8003308:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800330a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800330e:	2b00      	cmp	r3, #0
 8003310:	d10f      	bne.n	8003332 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003312:	2300      	movs	r3, #0
 8003314:	60bb      	str	r3, [r7, #8]
 8003316:	4a0f      	ldr	r2, [pc, #60]	; (8003354 <HAL_RCC_OscConfig+0x2ac>)
 8003318:	4b0e      	ldr	r3, [pc, #56]	; (8003354 <HAL_RCC_OscConfig+0x2ac>)
 800331a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800331c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003320:	6413      	str	r3, [r2, #64]	; 0x40
 8003322:	4b0c      	ldr	r3, [pc, #48]	; (8003354 <HAL_RCC_OscConfig+0x2ac>)
 8003324:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003326:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800332a:	60bb      	str	r3, [r7, #8]
 800332c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800332e:	2301      	movs	r3, #1
 8003330:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003332:	4b0b      	ldr	r3, [pc, #44]	; (8003360 <HAL_RCC_OscConfig+0x2b8>)
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800333a:	2b00      	cmp	r3, #0
 800333c:	d121      	bne.n	8003382 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800333e:	4a08      	ldr	r2, [pc, #32]	; (8003360 <HAL_RCC_OscConfig+0x2b8>)
 8003340:	4b07      	ldr	r3, [pc, #28]	; (8003360 <HAL_RCC_OscConfig+0x2b8>)
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003348:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800334a:	f7fd f92b 	bl	80005a4 <HAL_GetTick>
 800334e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003350:	e011      	b.n	8003376 <HAL_RCC_OscConfig+0x2ce>
 8003352:	bf00      	nop
 8003354:	40023800 	.word	0x40023800
 8003358:	42470000 	.word	0x42470000
 800335c:	42470e80 	.word	0x42470e80
 8003360:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003364:	f7fd f91e 	bl	80005a4 <HAL_GetTick>
 8003368:	4602      	mov	r2, r0
 800336a:	693b      	ldr	r3, [r7, #16]
 800336c:	1ad3      	subs	r3, r2, r3
 800336e:	2b02      	cmp	r3, #2
 8003370:	d901      	bls.n	8003376 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8003372:	2303      	movs	r3, #3
 8003374:	e0fd      	b.n	8003572 <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003376:	4b81      	ldr	r3, [pc, #516]	; (800357c <HAL_RCC_OscConfig+0x4d4>)
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800337e:	2b00      	cmp	r3, #0
 8003380:	d0f0      	beq.n	8003364 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	689b      	ldr	r3, [r3, #8]
 8003386:	2b01      	cmp	r3, #1
 8003388:	d106      	bne.n	8003398 <HAL_RCC_OscConfig+0x2f0>
 800338a:	4a7d      	ldr	r2, [pc, #500]	; (8003580 <HAL_RCC_OscConfig+0x4d8>)
 800338c:	4b7c      	ldr	r3, [pc, #496]	; (8003580 <HAL_RCC_OscConfig+0x4d8>)
 800338e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003390:	f043 0301 	orr.w	r3, r3, #1
 8003394:	6713      	str	r3, [r2, #112]	; 0x70
 8003396:	e01c      	b.n	80033d2 <HAL_RCC_OscConfig+0x32a>
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	689b      	ldr	r3, [r3, #8]
 800339c:	2b05      	cmp	r3, #5
 800339e:	d10c      	bne.n	80033ba <HAL_RCC_OscConfig+0x312>
 80033a0:	4a77      	ldr	r2, [pc, #476]	; (8003580 <HAL_RCC_OscConfig+0x4d8>)
 80033a2:	4b77      	ldr	r3, [pc, #476]	; (8003580 <HAL_RCC_OscConfig+0x4d8>)
 80033a4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80033a6:	f043 0304 	orr.w	r3, r3, #4
 80033aa:	6713      	str	r3, [r2, #112]	; 0x70
 80033ac:	4a74      	ldr	r2, [pc, #464]	; (8003580 <HAL_RCC_OscConfig+0x4d8>)
 80033ae:	4b74      	ldr	r3, [pc, #464]	; (8003580 <HAL_RCC_OscConfig+0x4d8>)
 80033b0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80033b2:	f043 0301 	orr.w	r3, r3, #1
 80033b6:	6713      	str	r3, [r2, #112]	; 0x70
 80033b8:	e00b      	b.n	80033d2 <HAL_RCC_OscConfig+0x32a>
 80033ba:	4a71      	ldr	r2, [pc, #452]	; (8003580 <HAL_RCC_OscConfig+0x4d8>)
 80033bc:	4b70      	ldr	r3, [pc, #448]	; (8003580 <HAL_RCC_OscConfig+0x4d8>)
 80033be:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80033c0:	f023 0301 	bic.w	r3, r3, #1
 80033c4:	6713      	str	r3, [r2, #112]	; 0x70
 80033c6:	4a6e      	ldr	r2, [pc, #440]	; (8003580 <HAL_RCC_OscConfig+0x4d8>)
 80033c8:	4b6d      	ldr	r3, [pc, #436]	; (8003580 <HAL_RCC_OscConfig+0x4d8>)
 80033ca:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80033cc:	f023 0304 	bic.w	r3, r3, #4
 80033d0:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	689b      	ldr	r3, [r3, #8]
 80033d6:	2b00      	cmp	r3, #0
 80033d8:	d015      	beq.n	8003406 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80033da:	f7fd f8e3 	bl	80005a4 <HAL_GetTick>
 80033de:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80033e0:	e00a      	b.n	80033f8 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80033e2:	f7fd f8df 	bl	80005a4 <HAL_GetTick>
 80033e6:	4602      	mov	r2, r0
 80033e8:	693b      	ldr	r3, [r7, #16]
 80033ea:	1ad3      	subs	r3, r2, r3
 80033ec:	f241 3288 	movw	r2, #5000	; 0x1388
 80033f0:	4293      	cmp	r3, r2
 80033f2:	d901      	bls.n	80033f8 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 80033f4:	2303      	movs	r3, #3
 80033f6:	e0bc      	b.n	8003572 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80033f8:	4b61      	ldr	r3, [pc, #388]	; (8003580 <HAL_RCC_OscConfig+0x4d8>)
 80033fa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80033fc:	f003 0302 	and.w	r3, r3, #2
 8003400:	2b00      	cmp	r3, #0
 8003402:	d0ee      	beq.n	80033e2 <HAL_RCC_OscConfig+0x33a>
 8003404:	e014      	b.n	8003430 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003406:	f7fd f8cd 	bl	80005a4 <HAL_GetTick>
 800340a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800340c:	e00a      	b.n	8003424 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800340e:	f7fd f8c9 	bl	80005a4 <HAL_GetTick>
 8003412:	4602      	mov	r2, r0
 8003414:	693b      	ldr	r3, [r7, #16]
 8003416:	1ad3      	subs	r3, r2, r3
 8003418:	f241 3288 	movw	r2, #5000	; 0x1388
 800341c:	4293      	cmp	r3, r2
 800341e:	d901      	bls.n	8003424 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8003420:	2303      	movs	r3, #3
 8003422:	e0a6      	b.n	8003572 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003424:	4b56      	ldr	r3, [pc, #344]	; (8003580 <HAL_RCC_OscConfig+0x4d8>)
 8003426:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003428:	f003 0302 	and.w	r3, r3, #2
 800342c:	2b00      	cmp	r3, #0
 800342e:	d1ee      	bne.n	800340e <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003430:	7dfb      	ldrb	r3, [r7, #23]
 8003432:	2b01      	cmp	r3, #1
 8003434:	d105      	bne.n	8003442 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003436:	4a52      	ldr	r2, [pc, #328]	; (8003580 <HAL_RCC_OscConfig+0x4d8>)
 8003438:	4b51      	ldr	r3, [pc, #324]	; (8003580 <HAL_RCC_OscConfig+0x4d8>)
 800343a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800343c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003440:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	699b      	ldr	r3, [r3, #24]
 8003446:	2b00      	cmp	r3, #0
 8003448:	f000 8092 	beq.w	8003570 <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800344c:	4b4c      	ldr	r3, [pc, #304]	; (8003580 <HAL_RCC_OscConfig+0x4d8>)
 800344e:	689b      	ldr	r3, [r3, #8]
 8003450:	f003 030c 	and.w	r3, r3, #12
 8003454:	2b08      	cmp	r3, #8
 8003456:	d05c      	beq.n	8003512 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	699b      	ldr	r3, [r3, #24]
 800345c:	2b02      	cmp	r3, #2
 800345e:	d141      	bne.n	80034e4 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003460:	4b48      	ldr	r3, [pc, #288]	; (8003584 <HAL_RCC_OscConfig+0x4dc>)
 8003462:	2200      	movs	r2, #0
 8003464:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003466:	f7fd f89d 	bl	80005a4 <HAL_GetTick>
 800346a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800346c:	e008      	b.n	8003480 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800346e:	f7fd f899 	bl	80005a4 <HAL_GetTick>
 8003472:	4602      	mov	r2, r0
 8003474:	693b      	ldr	r3, [r7, #16]
 8003476:	1ad3      	subs	r3, r2, r3
 8003478:	2b02      	cmp	r3, #2
 800347a:	d901      	bls.n	8003480 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 800347c:	2303      	movs	r3, #3
 800347e:	e078      	b.n	8003572 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003480:	4b3f      	ldr	r3, [pc, #252]	; (8003580 <HAL_RCC_OscConfig+0x4d8>)
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003488:	2b00      	cmp	r3, #0
 800348a:	d1f0      	bne.n	800346e <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800348c:	493c      	ldr	r1, [pc, #240]	; (8003580 <HAL_RCC_OscConfig+0x4d8>)
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	69da      	ldr	r2, [r3, #28]
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	6a1b      	ldr	r3, [r3, #32]
 8003496:	431a      	orrs	r2, r3
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800349c:	019b      	lsls	r3, r3, #6
 800349e:	431a      	orrs	r2, r3
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80034a4:	085b      	lsrs	r3, r3, #1
 80034a6:	3b01      	subs	r3, #1
 80034a8:	041b      	lsls	r3, r3, #16
 80034aa:	431a      	orrs	r2, r3
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80034b0:	061b      	lsls	r3, r3, #24
 80034b2:	4313      	orrs	r3, r2
 80034b4:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80034b6:	4b33      	ldr	r3, [pc, #204]	; (8003584 <HAL_RCC_OscConfig+0x4dc>)
 80034b8:	2201      	movs	r2, #1
 80034ba:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80034bc:	f7fd f872 	bl	80005a4 <HAL_GetTick>
 80034c0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80034c2:	e008      	b.n	80034d6 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80034c4:	f7fd f86e 	bl	80005a4 <HAL_GetTick>
 80034c8:	4602      	mov	r2, r0
 80034ca:	693b      	ldr	r3, [r7, #16]
 80034cc:	1ad3      	subs	r3, r2, r3
 80034ce:	2b02      	cmp	r3, #2
 80034d0:	d901      	bls.n	80034d6 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 80034d2:	2303      	movs	r3, #3
 80034d4:	e04d      	b.n	8003572 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80034d6:	4b2a      	ldr	r3, [pc, #168]	; (8003580 <HAL_RCC_OscConfig+0x4d8>)
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80034de:	2b00      	cmp	r3, #0
 80034e0:	d0f0      	beq.n	80034c4 <HAL_RCC_OscConfig+0x41c>
 80034e2:	e045      	b.n	8003570 <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80034e4:	4b27      	ldr	r3, [pc, #156]	; (8003584 <HAL_RCC_OscConfig+0x4dc>)
 80034e6:	2200      	movs	r2, #0
 80034e8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80034ea:	f7fd f85b 	bl	80005a4 <HAL_GetTick>
 80034ee:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80034f0:	e008      	b.n	8003504 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80034f2:	f7fd f857 	bl	80005a4 <HAL_GetTick>
 80034f6:	4602      	mov	r2, r0
 80034f8:	693b      	ldr	r3, [r7, #16]
 80034fa:	1ad3      	subs	r3, r2, r3
 80034fc:	2b02      	cmp	r3, #2
 80034fe:	d901      	bls.n	8003504 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8003500:	2303      	movs	r3, #3
 8003502:	e036      	b.n	8003572 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003504:	4b1e      	ldr	r3, [pc, #120]	; (8003580 <HAL_RCC_OscConfig+0x4d8>)
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800350c:	2b00      	cmp	r3, #0
 800350e:	d1f0      	bne.n	80034f2 <HAL_RCC_OscConfig+0x44a>
 8003510:	e02e      	b.n	8003570 <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	699b      	ldr	r3, [r3, #24]
 8003516:	2b01      	cmp	r3, #1
 8003518:	d101      	bne.n	800351e <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 800351a:	2301      	movs	r3, #1
 800351c:	e029      	b.n	8003572 <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800351e:	4b18      	ldr	r3, [pc, #96]	; (8003580 <HAL_RCC_OscConfig+0x4d8>)
 8003520:	689b      	ldr	r3, [r3, #8]
 8003522:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003524:	68fb      	ldr	r3, [r7, #12]
 8003526:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	69db      	ldr	r3, [r3, #28]
 800352e:	429a      	cmp	r2, r3
 8003530:	d11c      	bne.n	800356c <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003532:	68fb      	ldr	r3, [r7, #12]
 8003534:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800353c:	429a      	cmp	r2, r3
 800353e:	d115      	bne.n	800356c <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8003540:	68fa      	ldr	r2, [r7, #12]
 8003542:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8003546:	4013      	ands	r3, r2
 8003548:	687a      	ldr	r2, [r7, #4]
 800354a:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800354c:	4293      	cmp	r3, r2
 800354e:	d10d      	bne.n	800356c <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8003550:	68fb      	ldr	r3, [r7, #12]
 8003552:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 800355a:	429a      	cmp	r2, r3
 800355c:	d106      	bne.n	800356c <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 800355e:	68fb      	ldr	r3, [r7, #12]
 8003560:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8003568:	429a      	cmp	r2, r3
 800356a:	d001      	beq.n	8003570 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 800356c:	2301      	movs	r3, #1
 800356e:	e000      	b.n	8003572 <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 8003570:	2300      	movs	r3, #0
}
 8003572:	4618      	mov	r0, r3
 8003574:	3718      	adds	r7, #24
 8003576:	46bd      	mov	sp, r7
 8003578:	bd80      	pop	{r7, pc}
 800357a:	bf00      	nop
 800357c:	40007000 	.word	0x40007000
 8003580:	40023800 	.word	0x40023800
 8003584:	42470060 	.word	0x42470060

08003588 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003588:	b580      	push	{r7, lr}
 800358a:	b084      	sub	sp, #16
 800358c:	af00      	add	r7, sp, #0
 800358e:	6078      	str	r0, [r7, #4]
 8003590:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	2b00      	cmp	r3, #0
 8003596:	d101      	bne.n	800359c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003598:	2301      	movs	r3, #1
 800359a:	e0cc      	b.n	8003736 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800359c:	4b68      	ldr	r3, [pc, #416]	; (8003740 <HAL_RCC_ClockConfig+0x1b8>)
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	f003 020f 	and.w	r2, r3, #15
 80035a4:	683b      	ldr	r3, [r7, #0]
 80035a6:	429a      	cmp	r2, r3
 80035a8:	d20c      	bcs.n	80035c4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80035aa:	4b65      	ldr	r3, [pc, #404]	; (8003740 <HAL_RCC_ClockConfig+0x1b8>)
 80035ac:	683a      	ldr	r2, [r7, #0]
 80035ae:	b2d2      	uxtb	r2, r2
 80035b0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80035b2:	4b63      	ldr	r3, [pc, #396]	; (8003740 <HAL_RCC_ClockConfig+0x1b8>)
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	f003 020f 	and.w	r2, r3, #15
 80035ba:	683b      	ldr	r3, [r7, #0]
 80035bc:	429a      	cmp	r2, r3
 80035be:	d001      	beq.n	80035c4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80035c0:	2301      	movs	r3, #1
 80035c2:	e0b8      	b.n	8003736 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	f003 0302 	and.w	r3, r3, #2
 80035cc:	2b00      	cmp	r3, #0
 80035ce:	d020      	beq.n	8003612 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	f003 0304 	and.w	r3, r3, #4
 80035d8:	2b00      	cmp	r3, #0
 80035da:	d005      	beq.n	80035e8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80035dc:	4a59      	ldr	r2, [pc, #356]	; (8003744 <HAL_RCC_ClockConfig+0x1bc>)
 80035de:	4b59      	ldr	r3, [pc, #356]	; (8003744 <HAL_RCC_ClockConfig+0x1bc>)
 80035e0:	689b      	ldr	r3, [r3, #8]
 80035e2:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80035e6:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	f003 0308 	and.w	r3, r3, #8
 80035f0:	2b00      	cmp	r3, #0
 80035f2:	d005      	beq.n	8003600 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80035f4:	4a53      	ldr	r2, [pc, #332]	; (8003744 <HAL_RCC_ClockConfig+0x1bc>)
 80035f6:	4b53      	ldr	r3, [pc, #332]	; (8003744 <HAL_RCC_ClockConfig+0x1bc>)
 80035f8:	689b      	ldr	r3, [r3, #8]
 80035fa:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80035fe:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003600:	4950      	ldr	r1, [pc, #320]	; (8003744 <HAL_RCC_ClockConfig+0x1bc>)
 8003602:	4b50      	ldr	r3, [pc, #320]	; (8003744 <HAL_RCC_ClockConfig+0x1bc>)
 8003604:	689b      	ldr	r3, [r3, #8]
 8003606:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	689b      	ldr	r3, [r3, #8]
 800360e:	4313      	orrs	r3, r2
 8003610:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	f003 0301 	and.w	r3, r3, #1
 800361a:	2b00      	cmp	r3, #0
 800361c:	d044      	beq.n	80036a8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	685b      	ldr	r3, [r3, #4]
 8003622:	2b01      	cmp	r3, #1
 8003624:	d107      	bne.n	8003636 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003626:	4b47      	ldr	r3, [pc, #284]	; (8003744 <HAL_RCC_ClockConfig+0x1bc>)
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800362e:	2b00      	cmp	r3, #0
 8003630:	d119      	bne.n	8003666 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003632:	2301      	movs	r3, #1
 8003634:	e07f      	b.n	8003736 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	685b      	ldr	r3, [r3, #4]
 800363a:	2b02      	cmp	r3, #2
 800363c:	d003      	beq.n	8003646 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003642:	2b03      	cmp	r3, #3
 8003644:	d107      	bne.n	8003656 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003646:	4b3f      	ldr	r3, [pc, #252]	; (8003744 <HAL_RCC_ClockConfig+0x1bc>)
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800364e:	2b00      	cmp	r3, #0
 8003650:	d109      	bne.n	8003666 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003652:	2301      	movs	r3, #1
 8003654:	e06f      	b.n	8003736 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003656:	4b3b      	ldr	r3, [pc, #236]	; (8003744 <HAL_RCC_ClockConfig+0x1bc>)
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	f003 0302 	and.w	r3, r3, #2
 800365e:	2b00      	cmp	r3, #0
 8003660:	d101      	bne.n	8003666 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003662:	2301      	movs	r3, #1
 8003664:	e067      	b.n	8003736 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003666:	4937      	ldr	r1, [pc, #220]	; (8003744 <HAL_RCC_ClockConfig+0x1bc>)
 8003668:	4b36      	ldr	r3, [pc, #216]	; (8003744 <HAL_RCC_ClockConfig+0x1bc>)
 800366a:	689b      	ldr	r3, [r3, #8]
 800366c:	f023 0203 	bic.w	r2, r3, #3
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	685b      	ldr	r3, [r3, #4]
 8003674:	4313      	orrs	r3, r2
 8003676:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003678:	f7fc ff94 	bl	80005a4 <HAL_GetTick>
 800367c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800367e:	e00a      	b.n	8003696 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003680:	f7fc ff90 	bl	80005a4 <HAL_GetTick>
 8003684:	4602      	mov	r2, r0
 8003686:	68fb      	ldr	r3, [r7, #12]
 8003688:	1ad3      	subs	r3, r2, r3
 800368a:	f241 3288 	movw	r2, #5000	; 0x1388
 800368e:	4293      	cmp	r3, r2
 8003690:	d901      	bls.n	8003696 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003692:	2303      	movs	r3, #3
 8003694:	e04f      	b.n	8003736 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003696:	4b2b      	ldr	r3, [pc, #172]	; (8003744 <HAL_RCC_ClockConfig+0x1bc>)
 8003698:	689b      	ldr	r3, [r3, #8]
 800369a:	f003 020c 	and.w	r2, r3, #12
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	685b      	ldr	r3, [r3, #4]
 80036a2:	009b      	lsls	r3, r3, #2
 80036a4:	429a      	cmp	r2, r3
 80036a6:	d1eb      	bne.n	8003680 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80036a8:	4b25      	ldr	r3, [pc, #148]	; (8003740 <HAL_RCC_ClockConfig+0x1b8>)
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	f003 020f 	and.w	r2, r3, #15
 80036b0:	683b      	ldr	r3, [r7, #0]
 80036b2:	429a      	cmp	r2, r3
 80036b4:	d90c      	bls.n	80036d0 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80036b6:	4b22      	ldr	r3, [pc, #136]	; (8003740 <HAL_RCC_ClockConfig+0x1b8>)
 80036b8:	683a      	ldr	r2, [r7, #0]
 80036ba:	b2d2      	uxtb	r2, r2
 80036bc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80036be:	4b20      	ldr	r3, [pc, #128]	; (8003740 <HAL_RCC_ClockConfig+0x1b8>)
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	f003 020f 	and.w	r2, r3, #15
 80036c6:	683b      	ldr	r3, [r7, #0]
 80036c8:	429a      	cmp	r2, r3
 80036ca:	d001      	beq.n	80036d0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80036cc:	2301      	movs	r3, #1
 80036ce:	e032      	b.n	8003736 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	f003 0304 	and.w	r3, r3, #4
 80036d8:	2b00      	cmp	r3, #0
 80036da:	d008      	beq.n	80036ee <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80036dc:	4919      	ldr	r1, [pc, #100]	; (8003744 <HAL_RCC_ClockConfig+0x1bc>)
 80036de:	4b19      	ldr	r3, [pc, #100]	; (8003744 <HAL_RCC_ClockConfig+0x1bc>)
 80036e0:	689b      	ldr	r3, [r3, #8]
 80036e2:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	68db      	ldr	r3, [r3, #12]
 80036ea:	4313      	orrs	r3, r2
 80036ec:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	f003 0308 	and.w	r3, r3, #8
 80036f6:	2b00      	cmp	r3, #0
 80036f8:	d009      	beq.n	800370e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80036fa:	4912      	ldr	r1, [pc, #72]	; (8003744 <HAL_RCC_ClockConfig+0x1bc>)
 80036fc:	4b11      	ldr	r3, [pc, #68]	; (8003744 <HAL_RCC_ClockConfig+0x1bc>)
 80036fe:	689b      	ldr	r3, [r3, #8]
 8003700:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	691b      	ldr	r3, [r3, #16]
 8003708:	00db      	lsls	r3, r3, #3
 800370a:	4313      	orrs	r3, r2
 800370c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800370e:	f000 f821 	bl	8003754 <HAL_RCC_GetSysClockFreq>
 8003712:	4601      	mov	r1, r0
 8003714:	4b0b      	ldr	r3, [pc, #44]	; (8003744 <HAL_RCC_ClockConfig+0x1bc>)
 8003716:	689b      	ldr	r3, [r3, #8]
 8003718:	091b      	lsrs	r3, r3, #4
 800371a:	f003 030f 	and.w	r3, r3, #15
 800371e:	4a0a      	ldr	r2, [pc, #40]	; (8003748 <HAL_RCC_ClockConfig+0x1c0>)
 8003720:	5cd3      	ldrb	r3, [r2, r3]
 8003722:	fa21 f303 	lsr.w	r3, r1, r3
 8003726:	4a09      	ldr	r2, [pc, #36]	; (800374c <HAL_RCC_ClockConfig+0x1c4>)
 8003728:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800372a:	4b09      	ldr	r3, [pc, #36]	; (8003750 <HAL_RCC_ClockConfig+0x1c8>)
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	4618      	mov	r0, r3
 8003730:	f7fc fef4 	bl	800051c <HAL_InitTick>

  return HAL_OK;
 8003734:	2300      	movs	r3, #0
}
 8003736:	4618      	mov	r0, r3
 8003738:	3710      	adds	r7, #16
 800373a:	46bd      	mov	sp, r7
 800373c:	bd80      	pop	{r7, pc}
 800373e:	bf00      	nop
 8003740:	40023c00 	.word	0x40023c00
 8003744:	40023800 	.word	0x40023800
 8003748:	08009a30 	.word	0x08009a30
 800374c:	2000002c 	.word	0x2000002c
 8003750:	20000000 	.word	0x20000000

08003754 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003754:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003758:	b08f      	sub	sp, #60	; 0x3c
 800375a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800375c:	2300      	movs	r3, #0
 800375e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003760:	2300      	movs	r3, #0
 8003762:	637b      	str	r3, [r7, #52]	; 0x34
 8003764:	2300      	movs	r3, #0
 8003766:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t sysclockfreq = 0U;
 8003768:	2300      	movs	r3, #0
 800376a:	633b      	str	r3, [r7, #48]	; 0x30

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800376c:	4b62      	ldr	r3, [pc, #392]	; (80038f8 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800376e:	689b      	ldr	r3, [r3, #8]
 8003770:	f003 030c 	and.w	r3, r3, #12
 8003774:	2b04      	cmp	r3, #4
 8003776:	d007      	beq.n	8003788 <HAL_RCC_GetSysClockFreq+0x34>
 8003778:	2b08      	cmp	r3, #8
 800377a:	d008      	beq.n	800378e <HAL_RCC_GetSysClockFreq+0x3a>
 800377c:	2b00      	cmp	r3, #0
 800377e:	f040 80b2 	bne.w	80038e6 <HAL_RCC_GetSysClockFreq+0x192>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003782:	4b5e      	ldr	r3, [pc, #376]	; (80038fc <HAL_RCC_GetSysClockFreq+0x1a8>)
 8003784:	633b      	str	r3, [r7, #48]	; 0x30
       break;
 8003786:	e0b1      	b.n	80038ec <HAL_RCC_GetSysClockFreq+0x198>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003788:	4b5d      	ldr	r3, [pc, #372]	; (8003900 <HAL_RCC_GetSysClockFreq+0x1ac>)
 800378a:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 800378c:	e0ae      	b.n	80038ec <HAL_RCC_GetSysClockFreq+0x198>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800378e:	4b5a      	ldr	r3, [pc, #360]	; (80038f8 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8003790:	685b      	ldr	r3, [r3, #4]
 8003792:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003796:	62fb      	str	r3, [r7, #44]	; 0x2c
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003798:	4b57      	ldr	r3, [pc, #348]	; (80038f8 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800379a:	685b      	ldr	r3, [r3, #4]
 800379c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80037a0:	2b00      	cmp	r3, #0
 80037a2:	d04e      	beq.n	8003842 <HAL_RCC_GetSysClockFreq+0xee>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80037a4:	4b54      	ldr	r3, [pc, #336]	; (80038f8 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80037a6:	685b      	ldr	r3, [r3, #4]
 80037a8:	099b      	lsrs	r3, r3, #6
 80037aa:	f04f 0400 	mov.w	r4, #0
 80037ae:	f240 11ff 	movw	r1, #511	; 0x1ff
 80037b2:	f04f 0200 	mov.w	r2, #0
 80037b6:	ea01 0103 	and.w	r1, r1, r3
 80037ba:	ea02 0204 	and.w	r2, r2, r4
 80037be:	460b      	mov	r3, r1
 80037c0:	4614      	mov	r4, r2
 80037c2:	0160      	lsls	r0, r4, #5
 80037c4:	6278      	str	r0, [r7, #36]	; 0x24
 80037c6:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80037c8:	ea40 60d3 	orr.w	r0, r0, r3, lsr #27
 80037cc:	6278      	str	r0, [r7, #36]	; 0x24
 80037ce:	015b      	lsls	r3, r3, #5
 80037d0:	623b      	str	r3, [r7, #32]
 80037d2:	e9d7 3408 	ldrd	r3, r4, [r7, #32]
 80037d6:	1a5b      	subs	r3, r3, r1
 80037d8:	eb64 0402 	sbc.w	r4, r4, r2
 80037dc:	ea4f 1984 	mov.w	r9, r4, lsl #6
 80037e0:	ea49 6993 	orr.w	r9, r9, r3, lsr #26
 80037e4:	ea4f 1883 	mov.w	r8, r3, lsl #6
 80037e8:	ebb8 0803 	subs.w	r8, r8, r3
 80037ec:	eb69 0904 	sbc.w	r9, r9, r4
 80037f0:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80037f4:	61fb      	str	r3, [r7, #28]
 80037f6:	69fb      	ldr	r3, [r7, #28]
 80037f8:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80037fc:	61fb      	str	r3, [r7, #28]
 80037fe:	ea4f 03c8 	mov.w	r3, r8, lsl #3
 8003802:	61bb      	str	r3, [r7, #24]
 8003804:	e9d7 8906 	ldrd	r8, r9, [r7, #24]
 8003808:	eb18 0801 	adds.w	r8, r8, r1
 800380c:	eb49 0902 	adc.w	r9, r9, r2
 8003810:	ea4f 2349 	mov.w	r3, r9, lsl #9
 8003814:	617b      	str	r3, [r7, #20]
 8003816:	697b      	ldr	r3, [r7, #20]
 8003818:	ea43 53d8 	orr.w	r3, r3, r8, lsr #23
 800381c:	617b      	str	r3, [r7, #20]
 800381e:	ea4f 2348 	mov.w	r3, r8, lsl #9
 8003822:	613b      	str	r3, [r7, #16]
 8003824:	e9d7 8904 	ldrd	r8, r9, [r7, #16]
 8003828:	4640      	mov	r0, r8
 800382a:	4649      	mov	r1, r9
 800382c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800382e:	f04f 0400 	mov.w	r4, #0
 8003832:	461a      	mov	r2, r3
 8003834:	4623      	mov	r3, r4
 8003836:	f7fc fcc7 	bl	80001c8 <__aeabi_uldivmod>
 800383a:	4603      	mov	r3, r0
 800383c:	460c      	mov	r4, r1
 800383e:	637b      	str	r3, [r7, #52]	; 0x34
 8003840:	e043      	b.n	80038ca <HAL_RCC_GetSysClockFreq+0x176>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003842:	4b2d      	ldr	r3, [pc, #180]	; (80038f8 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8003844:	685b      	ldr	r3, [r3, #4]
 8003846:	099b      	lsrs	r3, r3, #6
 8003848:	f04f 0400 	mov.w	r4, #0
 800384c:	f240 11ff 	movw	r1, #511	; 0x1ff
 8003850:	f04f 0200 	mov.w	r2, #0
 8003854:	ea01 0103 	and.w	r1, r1, r3
 8003858:	ea02 0204 	and.w	r2, r2, r4
 800385c:	460b      	mov	r3, r1
 800385e:	4614      	mov	r4, r2
 8003860:	0160      	lsls	r0, r4, #5
 8003862:	60f8      	str	r0, [r7, #12]
 8003864:	68f8      	ldr	r0, [r7, #12]
 8003866:	ea40 60d3 	orr.w	r0, r0, r3, lsr #27
 800386a:	60f8      	str	r0, [r7, #12]
 800386c:	015b      	lsls	r3, r3, #5
 800386e:	60bb      	str	r3, [r7, #8]
 8003870:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 8003874:	1a5b      	subs	r3, r3, r1
 8003876:	eb64 0402 	sbc.w	r4, r4, r2
 800387a:	01a6      	lsls	r6, r4, #6
 800387c:	ea46 6693 	orr.w	r6, r6, r3, lsr #26
 8003880:	019d      	lsls	r5, r3, #6
 8003882:	1aed      	subs	r5, r5, r3
 8003884:	eb66 0604 	sbc.w	r6, r6, r4
 8003888:	00f3      	lsls	r3, r6, #3
 800388a:	607b      	str	r3, [r7, #4]
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	ea43 7355 	orr.w	r3, r3, r5, lsr #29
 8003892:	607b      	str	r3, [r7, #4]
 8003894:	00eb      	lsls	r3, r5, #3
 8003896:	603b      	str	r3, [r7, #0]
 8003898:	e897 0060 	ldmia.w	r7, {r5, r6}
 800389c:	186d      	adds	r5, r5, r1
 800389e:	eb46 0602 	adc.w	r6, r6, r2
 80038a2:	ea4f 2b86 	mov.w	fp, r6, lsl #10
 80038a6:	ea4b 5b95 	orr.w	fp, fp, r5, lsr #22
 80038aa:	ea4f 2a85 	mov.w	sl, r5, lsl #10
 80038ae:	4655      	mov	r5, sl
 80038b0:	465e      	mov	r6, fp
 80038b2:	4628      	mov	r0, r5
 80038b4:	4631      	mov	r1, r6
 80038b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80038b8:	f04f 0400 	mov.w	r4, #0
 80038bc:	461a      	mov	r2, r3
 80038be:	4623      	mov	r3, r4
 80038c0:	f7fc fc82 	bl	80001c8 <__aeabi_uldivmod>
 80038c4:	4603      	mov	r3, r0
 80038c6:	460c      	mov	r4, r1
 80038c8:	637b      	str	r3, [r7, #52]	; 0x34
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80038ca:	4b0b      	ldr	r3, [pc, #44]	; (80038f8 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80038cc:	685b      	ldr	r3, [r3, #4]
 80038ce:	0c1b      	lsrs	r3, r3, #16
 80038d0:	f003 0303 	and.w	r3, r3, #3
 80038d4:	3301      	adds	r3, #1
 80038d6:	005b      	lsls	r3, r3, #1
 80038d8:	62bb      	str	r3, [r7, #40]	; 0x28

      sysclockfreq = pllvco/pllp;
 80038da:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80038dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80038de:	fbb2 f3f3 	udiv	r3, r2, r3
 80038e2:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80038e4:	e002      	b.n	80038ec <HAL_RCC_GetSysClockFreq+0x198>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80038e6:	4b05      	ldr	r3, [pc, #20]	; (80038fc <HAL_RCC_GetSysClockFreq+0x1a8>)
 80038e8:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80038ea:	bf00      	nop
    }
  }
  return sysclockfreq;
 80038ec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 80038ee:	4618      	mov	r0, r3
 80038f0:	373c      	adds	r7, #60	; 0x3c
 80038f2:	46bd      	mov	sp, r7
 80038f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80038f8:	40023800 	.word	0x40023800
 80038fc:	00f42400 	.word	0x00f42400
 8003900:	007a1200 	.word	0x007a1200

08003904 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003904:	b480      	push	{r7}
 8003906:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003908:	4b03      	ldr	r3, [pc, #12]	; (8003918 <HAL_RCC_GetHCLKFreq+0x14>)
 800390a:	681b      	ldr	r3, [r3, #0]
}
 800390c:	4618      	mov	r0, r3
 800390e:	46bd      	mov	sp, r7
 8003910:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003914:	4770      	bx	lr
 8003916:	bf00      	nop
 8003918:	2000002c 	.word	0x2000002c

0800391c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800391c:	b580      	push	{r7, lr}
 800391e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8003920:	f7ff fff0 	bl	8003904 <HAL_RCC_GetHCLKFreq>
 8003924:	4601      	mov	r1, r0
 8003926:	4b05      	ldr	r3, [pc, #20]	; (800393c <HAL_RCC_GetPCLK1Freq+0x20>)
 8003928:	689b      	ldr	r3, [r3, #8]
 800392a:	0a9b      	lsrs	r3, r3, #10
 800392c:	f003 0307 	and.w	r3, r3, #7
 8003930:	4a03      	ldr	r2, [pc, #12]	; (8003940 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003932:	5cd3      	ldrb	r3, [r2, r3]
 8003934:	fa21 f303 	lsr.w	r3, r1, r3
}
 8003938:	4618      	mov	r0, r3
 800393a:	bd80      	pop	{r7, pc}
 800393c:	40023800 	.word	0x40023800
 8003940:	08009a40 	.word	0x08009a40

08003944 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003944:	b580      	push	{r7, lr}
 8003946:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8003948:	f7ff ffdc 	bl	8003904 <HAL_RCC_GetHCLKFreq>
 800394c:	4601      	mov	r1, r0
 800394e:	4b05      	ldr	r3, [pc, #20]	; (8003964 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003950:	689b      	ldr	r3, [r3, #8]
 8003952:	0b5b      	lsrs	r3, r3, #13
 8003954:	f003 0307 	and.w	r3, r3, #7
 8003958:	4a03      	ldr	r2, [pc, #12]	; (8003968 <HAL_RCC_GetPCLK2Freq+0x24>)
 800395a:	5cd3      	ldrb	r3, [r2, r3]
 800395c:	fa21 f303 	lsr.w	r3, r1, r3
}
 8003960:	4618      	mov	r0, r3
 8003962:	bd80      	pop	{r7, pc}
 8003964:	40023800 	.word	0x40023800
 8003968:	08009a40 	.word	0x08009a40

0800396c <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800396c:	b580      	push	{r7, lr}
 800396e:	b086      	sub	sp, #24
 8003970:	af00      	add	r7, sp, #0
 8003972:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003974:	2300      	movs	r3, #0
 8003976:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8003978:	2300      	movs	r3, #0
 800397a:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	f003 0301 	and.w	r3, r3, #1
 8003984:	2b00      	cmp	r3, #0
 8003986:	d105      	bne.n	8003994 <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8003990:	2b00      	cmp	r3, #0
 8003992:	d035      	beq.n	8003a00 <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8003994:	4b62      	ldr	r3, [pc, #392]	; (8003b20 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8003996:	2200      	movs	r2, #0
 8003998:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800399a:	f7fc fe03 	bl	80005a4 <HAL_GetTick>
 800399e:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80039a0:	e008      	b.n	80039b4 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 80039a2:	f7fc fdff 	bl	80005a4 <HAL_GetTick>
 80039a6:	4602      	mov	r2, r0
 80039a8:	697b      	ldr	r3, [r7, #20]
 80039aa:	1ad3      	subs	r3, r2, r3
 80039ac:	2b02      	cmp	r3, #2
 80039ae:	d901      	bls.n	80039b4 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80039b0:	2303      	movs	r3, #3
 80039b2:	e0b0      	b.n	8003b16 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80039b4:	4b5b      	ldr	r3, [pc, #364]	; (8003b24 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80039bc:	2b00      	cmp	r3, #0
 80039be:	d1f0      	bne.n	80039a2 <HAL_RCCEx_PeriphCLKConfig+0x36>
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 80039c0:	4958      	ldr	r1, [pc, #352]	; (8003b24 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	685b      	ldr	r3, [r3, #4]
 80039c6:	019a      	lsls	r2, r3, #6
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	689b      	ldr	r3, [r3, #8]
 80039cc:	071b      	lsls	r3, r3, #28
 80039ce:	4313      	orrs	r3, r2
 80039d0:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 80039d4:	4b52      	ldr	r3, [pc, #328]	; (8003b20 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 80039d6:	2201      	movs	r2, #1
 80039d8:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80039da:	f7fc fde3 	bl	80005a4 <HAL_GetTick>
 80039de:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80039e0:	e008      	b.n	80039f4 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 80039e2:	f7fc fddf 	bl	80005a4 <HAL_GetTick>
 80039e6:	4602      	mov	r2, r0
 80039e8:	697b      	ldr	r3, [r7, #20]
 80039ea:	1ad3      	subs	r3, r2, r3
 80039ec:	2b02      	cmp	r3, #2
 80039ee:	d901      	bls.n	80039f4 <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80039f0:	2303      	movs	r3, #3
 80039f2:	e090      	b.n	8003b16 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80039f4:	4b4b      	ldr	r3, [pc, #300]	; (8003b24 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80039fc:	2b00      	cmp	r3, #0
 80039fe:	d0f0      	beq.n	80039e2 <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	f003 0302 	and.w	r3, r3, #2
 8003a08:	2b00      	cmp	r3, #0
 8003a0a:	f000 8083 	beq.w	8003b14 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8003a0e:	2300      	movs	r3, #0
 8003a10:	60fb      	str	r3, [r7, #12]
 8003a12:	4a44      	ldr	r2, [pc, #272]	; (8003b24 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8003a14:	4b43      	ldr	r3, [pc, #268]	; (8003b24 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8003a16:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a18:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003a1c:	6413      	str	r3, [r2, #64]	; 0x40
 8003a1e:	4b41      	ldr	r3, [pc, #260]	; (8003b24 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8003a20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a22:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003a26:	60fb      	str	r3, [r7, #12]
 8003a28:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8003a2a:	4a3f      	ldr	r2, [pc, #252]	; (8003b28 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8003a2c:	4b3e      	ldr	r3, [pc, #248]	; (8003b28 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003a34:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8003a36:	f7fc fdb5 	bl	80005a4 <HAL_GetTick>
 8003a3a:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8003a3c:	e008      	b.n	8003a50 <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8003a3e:	f7fc fdb1 	bl	80005a4 <HAL_GetTick>
 8003a42:	4602      	mov	r2, r0
 8003a44:	697b      	ldr	r3, [r7, #20]
 8003a46:	1ad3      	subs	r3, r2, r3
 8003a48:	2b02      	cmp	r3, #2
 8003a4a:	d901      	bls.n	8003a50 <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 8003a4c:	2303      	movs	r3, #3
 8003a4e:	e062      	b.n	8003b16 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8003a50:	4b35      	ldr	r3, [pc, #212]	; (8003b28 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003a58:	2b00      	cmp	r3, #0
 8003a5a:	d0f0      	beq.n	8003a3e <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003a5c:	4b31      	ldr	r3, [pc, #196]	; (8003b24 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8003a5e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003a60:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003a64:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003a66:	693b      	ldr	r3, [r7, #16]
 8003a68:	2b00      	cmp	r3, #0
 8003a6a:	d02f      	beq.n	8003acc <HAL_RCCEx_PeriphCLKConfig+0x160>
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	68db      	ldr	r3, [r3, #12]
 8003a70:	f403 7240 	and.w	r2, r3, #768	; 0x300
 8003a74:	693b      	ldr	r3, [r7, #16]
 8003a76:	429a      	cmp	r2, r3
 8003a78:	d028      	beq.n	8003acc <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003a7a:	4b2a      	ldr	r3, [pc, #168]	; (8003b24 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8003a7c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003a7e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003a82:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003a84:	4b29      	ldr	r3, [pc, #164]	; (8003b2c <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8003a86:	2201      	movs	r2, #1
 8003a88:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003a8a:	4b28      	ldr	r3, [pc, #160]	; (8003b2c <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8003a8c:	2200      	movs	r2, #0
 8003a8e:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8003a90:	4a24      	ldr	r2, [pc, #144]	; (8003b24 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8003a92:	693b      	ldr	r3, [r7, #16]
 8003a94:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8003a96:	4b23      	ldr	r3, [pc, #140]	; (8003b24 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8003a98:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003a9a:	f003 0301 	and.w	r3, r3, #1
 8003a9e:	2b01      	cmp	r3, #1
 8003aa0:	d114      	bne.n	8003acc <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8003aa2:	f7fc fd7f 	bl	80005a4 <HAL_GetTick>
 8003aa6:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003aa8:	e00a      	b.n	8003ac0 <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003aaa:	f7fc fd7b 	bl	80005a4 <HAL_GetTick>
 8003aae:	4602      	mov	r2, r0
 8003ab0:	697b      	ldr	r3, [r7, #20]
 8003ab2:	1ad3      	subs	r3, r2, r3
 8003ab4:	f241 3288 	movw	r2, #5000	; 0x1388
 8003ab8:	4293      	cmp	r3, r2
 8003aba:	d901      	bls.n	8003ac0 <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 8003abc:	2303      	movs	r3, #3
 8003abe:	e02a      	b.n	8003b16 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003ac0:	4b18      	ldr	r3, [pc, #96]	; (8003b24 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8003ac2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003ac4:	f003 0302 	and.w	r3, r3, #2
 8003ac8:	2b00      	cmp	r3, #0
 8003aca:	d0ee      	beq.n	8003aaa <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	68db      	ldr	r3, [r3, #12]
 8003ad0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003ad4:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003ad8:	d10d      	bne.n	8003af6 <HAL_RCCEx_PeriphCLKConfig+0x18a>
 8003ada:	4912      	ldr	r1, [pc, #72]	; (8003b24 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8003adc:	4b11      	ldr	r3, [pc, #68]	; (8003b24 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8003ade:	689b      	ldr	r3, [r3, #8]
 8003ae0:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	68db      	ldr	r3, [r3, #12]
 8003ae8:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8003aec:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003af0:	4313      	orrs	r3, r2
 8003af2:	608b      	str	r3, [r1, #8]
 8003af4:	e005      	b.n	8003b02 <HAL_RCCEx_PeriphCLKConfig+0x196>
 8003af6:	4a0b      	ldr	r2, [pc, #44]	; (8003b24 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8003af8:	4b0a      	ldr	r3, [pc, #40]	; (8003b24 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8003afa:	689b      	ldr	r3, [r3, #8]
 8003afc:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8003b00:	6093      	str	r3, [r2, #8]
 8003b02:	4908      	ldr	r1, [pc, #32]	; (8003b24 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8003b04:	4b07      	ldr	r3, [pc, #28]	; (8003b24 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8003b06:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	68db      	ldr	r3, [r3, #12]
 8003b0c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003b10:	4313      	orrs	r3, r2
 8003b12:	670b      	str	r3, [r1, #112]	; 0x70
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8003b14:	2300      	movs	r3, #0
}
 8003b16:	4618      	mov	r0, r3
 8003b18:	3718      	adds	r7, #24
 8003b1a:	46bd      	mov	sp, r7
 8003b1c:	bd80      	pop	{r7, pc}
 8003b1e:	bf00      	nop
 8003b20:	42470068 	.word	0x42470068
 8003b24:	40023800 	.word	0x40023800
 8003b28:	40007000 	.word	0x40007000
 8003b2c:	42470e40 	.word	0x42470e40

08003b30 <HAL_RCCEx_GetPeriphCLKFreq>:
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8003b30:	b480      	push	{r7}
 8003b32:	b087      	sub	sp, #28
 8003b34:	af00      	add	r7, sp, #0
 8003b36:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 8003b38:	2300      	movs	r3, #0
 8003b3a:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 8003b3c:	2300      	movs	r3, #0
 8003b3e:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 8003b40:	2300      	movs	r3, #0
 8003b42:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 8003b44:	2300      	movs	r3, #0
 8003b46:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	2b01      	cmp	r3, #1
 8003b4c:	d13d      	bne.n	8003bca <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
  {
  case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 8003b4e:	4b22      	ldr	r3, [pc, #136]	; (8003bd8 <HAL_RCCEx_GetPeriphCLKFreq+0xa8>)
 8003b50:	689b      	ldr	r3, [r3, #8]
 8003b52:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003b56:	60fb      	str	r3, [r7, #12]
      switch (srcclk)
 8003b58:	68fb      	ldr	r3, [r7, #12]
 8003b5a:	2b00      	cmp	r3, #0
 8003b5c:	d004      	beq.n	8003b68 <HAL_RCCEx_GetPeriphCLKFreq+0x38>
 8003b5e:	2b01      	cmp	r3, #1
 8003b60:	d12f      	bne.n	8003bc2 <HAL_RCCEx_GetPeriphCLKFreq+0x92>
      {
      /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
      case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 8003b62:	4b1e      	ldr	r3, [pc, #120]	; (8003bdc <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8003b64:	617b      	str	r3, [r7, #20]
          break;
 8003b66:	e02f      	b.n	8003bc8 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
          }
#else
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8003b68:	4b1b      	ldr	r3, [pc, #108]	; (8003bd8 <HAL_RCCEx_GetPeriphCLKFreq+0xa8>)
 8003b6a:	685b      	ldr	r3, [r3, #4]
 8003b6c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003b70:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003b74:	d108      	bne.n	8003b88 <HAL_RCCEx_GetPeriphCLKFreq+0x58>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8003b76:	4b18      	ldr	r3, [pc, #96]	; (8003bd8 <HAL_RCCEx_GetPeriphCLKFreq+0xa8>)
 8003b78:	685b      	ldr	r3, [r3, #4]
 8003b7a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003b7e:	4a18      	ldr	r2, [pc, #96]	; (8003be0 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8003b80:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b84:	613b      	str	r3, [r7, #16]
 8003b86:	e007      	b.n	8003b98 <HAL_RCCEx_GetPeriphCLKFreq+0x68>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8003b88:	4b13      	ldr	r3, [pc, #76]	; (8003bd8 <HAL_RCCEx_GetPeriphCLKFreq+0xa8>)
 8003b8a:	685b      	ldr	r3, [r3, #4]
 8003b8c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003b90:	4a14      	ldr	r2, [pc, #80]	; (8003be4 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8003b92:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b96:	613b      	str	r3, [r7, #16]
          }
#endif /* STM32F411xE */
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 8003b98:	4b0f      	ldr	r3, [pc, #60]	; (8003bd8 <HAL_RCCEx_GetPeriphCLKFreq+0xa8>)
 8003b9a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003b9e:	099b      	lsrs	r3, r3, #6
 8003ba0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003ba4:	693a      	ldr	r2, [r7, #16]
 8003ba6:	fb02 f303 	mul.w	r3, r2, r3
 8003baa:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput /(((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 8003bac:	4b0a      	ldr	r3, [pc, #40]	; (8003bd8 <HAL_RCCEx_GetPeriphCLKFreq+0xa8>)
 8003bae:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003bb2:	0f1b      	lsrs	r3, r3, #28
 8003bb4:	f003 0307 	and.w	r3, r3, #7
 8003bb8:	68ba      	ldr	r2, [r7, #8]
 8003bba:	fbb2 f3f3 	udiv	r3, r2, r3
 8003bbe:	617b      	str	r3, [r7, #20]
          break;
 8003bc0:	e002      	b.n	8003bc8 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
        }
        /* Clock not enabled for I2S*/
      default:
        {
          frequency = 0U;
 8003bc2:	2300      	movs	r3, #0
 8003bc4:	617b      	str	r3, [r7, #20]
          break;
 8003bc6:	bf00      	nop
        }
      }
      break;
 8003bc8:	bf00      	nop
    }
  }
  return frequency;
 8003bca:	697b      	ldr	r3, [r7, #20]
}
 8003bcc:	4618      	mov	r0, r3
 8003bce:	371c      	adds	r7, #28
 8003bd0:	46bd      	mov	sp, r7
 8003bd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bd6:	4770      	bx	lr
 8003bd8:	40023800 	.word	0x40023800
 8003bdc:	00bb8000 	.word	0x00bb8000
 8003be0:	007a1200 	.word	0x007a1200
 8003be4:	00f42400 	.word	0x00f42400

08003be8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003be8:	b580      	push	{r7, lr}
 8003bea:	b082      	sub	sp, #8
 8003bec:	af00      	add	r7, sp, #0
 8003bee:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	2b00      	cmp	r3, #0
 8003bf4:	d101      	bne.n	8003bfa <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003bf6:	2301      	movs	r3, #1
 8003bf8:	e055      	b.n	8003ca6 <HAL_SPI_Init+0xbe>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	2200      	movs	r2, #0
 8003bfe:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003c06:	b2db      	uxtb	r3, r3
 8003c08:	2b00      	cmp	r3, #0
 8003c0a:	d106      	bne.n	8003c1a <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	2200      	movs	r2, #0
 8003c10:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003c14:	6878      	ldr	r0, [r7, #4]
 8003c16:	f004 fe3d 	bl	8008894 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	2202      	movs	r2, #2
 8003c1e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	687a      	ldr	r2, [r7, #4]
 8003c28:	6812      	ldr	r2, [r2, #0]
 8003c2a:	6812      	ldr	r2, [r2, #0]
 8003c2c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003c30:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	687a      	ldr	r2, [r7, #4]
 8003c38:	6851      	ldr	r1, [r2, #4]
 8003c3a:	687a      	ldr	r2, [r7, #4]
 8003c3c:	6892      	ldr	r2, [r2, #8]
 8003c3e:	4311      	orrs	r1, r2
 8003c40:	687a      	ldr	r2, [r7, #4]
 8003c42:	68d2      	ldr	r2, [r2, #12]
 8003c44:	4311      	orrs	r1, r2
 8003c46:	687a      	ldr	r2, [r7, #4]
 8003c48:	6912      	ldr	r2, [r2, #16]
 8003c4a:	4311      	orrs	r1, r2
 8003c4c:	687a      	ldr	r2, [r7, #4]
 8003c4e:	6952      	ldr	r2, [r2, #20]
 8003c50:	4311      	orrs	r1, r2
 8003c52:	687a      	ldr	r2, [r7, #4]
 8003c54:	6992      	ldr	r2, [r2, #24]
 8003c56:	f402 7200 	and.w	r2, r2, #512	; 0x200
 8003c5a:	4311      	orrs	r1, r2
 8003c5c:	687a      	ldr	r2, [r7, #4]
 8003c5e:	69d2      	ldr	r2, [r2, #28]
 8003c60:	4311      	orrs	r1, r2
 8003c62:	687a      	ldr	r2, [r7, #4]
 8003c64:	6a12      	ldr	r2, [r2, #32]
 8003c66:	4311      	orrs	r1, r2
 8003c68:	687a      	ldr	r2, [r7, #4]
 8003c6a:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8003c6c:	430a      	orrs	r2, r1
 8003c6e:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	687a      	ldr	r2, [r7, #4]
 8003c76:	6992      	ldr	r2, [r2, #24]
 8003c78:	0c12      	lsrs	r2, r2, #16
 8003c7a:	f002 0104 	and.w	r1, r2, #4
 8003c7e:	687a      	ldr	r2, [r7, #4]
 8003c80:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003c82:	430a      	orrs	r2, r1
 8003c84:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	687a      	ldr	r2, [r7, #4]
 8003c8c:	6812      	ldr	r2, [r2, #0]
 8003c8e:	69d2      	ldr	r2, [r2, #28]
 8003c90:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003c94:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	2200      	movs	r2, #0
 8003c9a:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	2201      	movs	r2, #1
 8003ca0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8003ca4:	2300      	movs	r3, #0
}
 8003ca6:	4618      	mov	r0, r3
 8003ca8:	3708      	adds	r7, #8
 8003caa:	46bd      	mov	sp, r7
 8003cac:	bd80      	pop	{r7, pc}

08003cae <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003cae:	b580      	push	{r7, lr}
 8003cb0:	b082      	sub	sp, #8
 8003cb2:	af00      	add	r7, sp, #0
 8003cb4:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	2b00      	cmp	r3, #0
 8003cba:	d101      	bne.n	8003cc0 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003cbc:	2301      	movs	r3, #1
 8003cbe:	e01d      	b.n	8003cfc <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003cc6:	b2db      	uxtb	r3, r3
 8003cc8:	2b00      	cmp	r3, #0
 8003cca:	d106      	bne.n	8003cda <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	2200      	movs	r2, #0
 8003cd0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003cd4:	6878      	ldr	r0, [r7, #4]
 8003cd6:	f005 f87f 	bl	8008dd8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	2202      	movs	r2, #2
 8003cde:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	681a      	ldr	r2, [r3, #0]
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	3304      	adds	r3, #4
 8003cea:	4619      	mov	r1, r3
 8003cec:	4610      	mov	r0, r2
 8003cee:	f000 f9fb 	bl	80040e8 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	2201      	movs	r2, #1
 8003cf6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003cfa:	2300      	movs	r3, #0
}
 8003cfc:	4618      	mov	r0, r3
 8003cfe:	3708      	adds	r7, #8
 8003d00:	46bd      	mov	sp, r7
 8003d02:	bd80      	pop	{r7, pc}

08003d04 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003d04:	b580      	push	{r7, lr}
 8003d06:	b082      	sub	sp, #8
 8003d08:	af00      	add	r7, sp, #0
 8003d0a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	2b00      	cmp	r3, #0
 8003d10:	d101      	bne.n	8003d16 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003d12:	2301      	movs	r3, #1
 8003d14:	e01d      	b.n	8003d52 <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003d1c:	b2db      	uxtb	r3, r3
 8003d1e:	2b00      	cmp	r3, #0
 8003d20:	d106      	bne.n	8003d30 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	2200      	movs	r2, #0
 8003d26:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003d2a:	6878      	ldr	r0, [r7, #4]
 8003d2c:	f000 f815 	bl	8003d5a <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	2202      	movs	r2, #2
 8003d34:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	681a      	ldr	r2, [r3, #0]
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	3304      	adds	r3, #4
 8003d40:	4619      	mov	r1, r3
 8003d42:	4610      	mov	r0, r2
 8003d44:	f000 f9d0 	bl	80040e8 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	2201      	movs	r2, #1
 8003d4c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003d50:	2300      	movs	r3, #0
}
 8003d52:	4618      	mov	r0, r3
 8003d54:	3708      	adds	r7, #8
 8003d56:	46bd      	mov	sp, r7
 8003d58:	bd80      	pop	{r7, pc}

08003d5a <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8003d5a:	b480      	push	{r7}
 8003d5c:	b083      	sub	sp, #12
 8003d5e:	af00      	add	r7, sp, #0
 8003d60:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8003d62:	bf00      	nop
 8003d64:	370c      	adds	r7, #12
 8003d66:	46bd      	mov	sp, r7
 8003d68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d6c:	4770      	bx	lr
	...

08003d70 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003d70:	b580      	push	{r7, lr}
 8003d72:	b084      	sub	sp, #16
 8003d74:	af00      	add	r7, sp, #0
 8003d76:	6078      	str	r0, [r7, #4]
 8003d78:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	2201      	movs	r2, #1
 8003d80:	6839      	ldr	r1, [r7, #0]
 8003d82:	4618      	mov	r0, r3
 8003d84:	f000 fc9a 	bl	80046bc <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	4a15      	ldr	r2, [pc, #84]	; (8003de4 <HAL_TIM_PWM_Start+0x74>)
 8003d8e:	4293      	cmp	r3, r2
 8003d90:	d004      	beq.n	8003d9c <HAL_TIM_PWM_Start+0x2c>
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	4a14      	ldr	r2, [pc, #80]	; (8003de8 <HAL_TIM_PWM_Start+0x78>)
 8003d98:	4293      	cmp	r3, r2
 8003d9a:	d101      	bne.n	8003da0 <HAL_TIM_PWM_Start+0x30>
 8003d9c:	2301      	movs	r3, #1
 8003d9e:	e000      	b.n	8003da2 <HAL_TIM_PWM_Start+0x32>
 8003da0:	2300      	movs	r3, #0
 8003da2:	2b00      	cmp	r3, #0
 8003da4:	d007      	beq.n	8003db6 <HAL_TIM_PWM_Start+0x46>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	687a      	ldr	r2, [r7, #4]
 8003dac:	6812      	ldr	r2, [r2, #0]
 8003dae:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8003db0:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003db4:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	681b      	ldr	r3, [r3, #0]
 8003dba:	689b      	ldr	r3, [r3, #8]
 8003dbc:	f003 0307 	and.w	r3, r3, #7
 8003dc0:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003dc2:	68fb      	ldr	r3, [r7, #12]
 8003dc4:	2b06      	cmp	r3, #6
 8003dc6:	d007      	beq.n	8003dd8 <HAL_TIM_PWM_Start+0x68>
  {
    __HAL_TIM_ENABLE(htim);
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	687a      	ldr	r2, [r7, #4]
 8003dce:	6812      	ldr	r2, [r2, #0]
 8003dd0:	6812      	ldr	r2, [r2, #0]
 8003dd2:	f042 0201 	orr.w	r2, r2, #1
 8003dd6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003dd8:	2300      	movs	r3, #0
}
 8003dda:	4618      	mov	r0, r3
 8003ddc:	3710      	adds	r7, #16
 8003dde:	46bd      	mov	sp, r7
 8003de0:	bd80      	pop	{r7, pc}
 8003de2:	bf00      	nop
 8003de4:	40010000 	.word	0x40010000
 8003de8:	40010400 	.word	0x40010400

08003dec <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8003dec:	b580      	push	{r7, lr}
 8003dee:	b084      	sub	sp, #16
 8003df0:	af00      	add	r7, sp, #0
 8003df2:	60f8      	str	r0, [r7, #12]
 8003df4:	60b9      	str	r1, [r7, #8]
 8003df6:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003df8:	68fb      	ldr	r3, [r7, #12]
 8003dfa:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003dfe:	2b01      	cmp	r3, #1
 8003e00:	d101      	bne.n	8003e06 <HAL_TIM_PWM_ConfigChannel+0x1a>
 8003e02:	2302      	movs	r3, #2
 8003e04:	e0b4      	b.n	8003f70 <HAL_TIM_PWM_ConfigChannel+0x184>
 8003e06:	68fb      	ldr	r3, [r7, #12]
 8003e08:	2201      	movs	r2, #1
 8003e0a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003e0e:	68fb      	ldr	r3, [r7, #12]
 8003e10:	2202      	movs	r2, #2
 8003e12:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	2b0c      	cmp	r3, #12
 8003e1a:	f200 809f 	bhi.w	8003f5c <HAL_TIM_PWM_ConfigChannel+0x170>
 8003e1e:	a201      	add	r2, pc, #4	; (adr r2, 8003e24 <HAL_TIM_PWM_ConfigChannel+0x38>)
 8003e20:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003e24:	08003e59 	.word	0x08003e59
 8003e28:	08003f5d 	.word	0x08003f5d
 8003e2c:	08003f5d 	.word	0x08003f5d
 8003e30:	08003f5d 	.word	0x08003f5d
 8003e34:	08003e99 	.word	0x08003e99
 8003e38:	08003f5d 	.word	0x08003f5d
 8003e3c:	08003f5d 	.word	0x08003f5d
 8003e40:	08003f5d 	.word	0x08003f5d
 8003e44:	08003edb 	.word	0x08003edb
 8003e48:	08003f5d 	.word	0x08003f5d
 8003e4c:	08003f5d 	.word	0x08003f5d
 8003e50:	08003f5d 	.word	0x08003f5d
 8003e54:	08003f1b 	.word	0x08003f1b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003e58:	68fb      	ldr	r3, [r7, #12]
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	68b9      	ldr	r1, [r7, #8]
 8003e5e:	4618      	mov	r0, r3
 8003e60:	f000 f9e2 	bl	8004228 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003e64:	68fb      	ldr	r3, [r7, #12]
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	68fa      	ldr	r2, [r7, #12]
 8003e6a:	6812      	ldr	r2, [r2, #0]
 8003e6c:	6992      	ldr	r2, [r2, #24]
 8003e6e:	f042 0208 	orr.w	r2, r2, #8
 8003e72:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003e74:	68fb      	ldr	r3, [r7, #12]
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	68fa      	ldr	r2, [r7, #12]
 8003e7a:	6812      	ldr	r2, [r2, #0]
 8003e7c:	6992      	ldr	r2, [r2, #24]
 8003e7e:	f022 0204 	bic.w	r2, r2, #4
 8003e82:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003e84:	68fb      	ldr	r3, [r7, #12]
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	68fa      	ldr	r2, [r7, #12]
 8003e8a:	6812      	ldr	r2, [r2, #0]
 8003e8c:	6991      	ldr	r1, [r2, #24]
 8003e8e:	68ba      	ldr	r2, [r7, #8]
 8003e90:	6912      	ldr	r2, [r2, #16]
 8003e92:	430a      	orrs	r2, r1
 8003e94:	619a      	str	r2, [r3, #24]
      break;
 8003e96:	e062      	b.n	8003f5e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003e98:	68fb      	ldr	r3, [r7, #12]
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	68b9      	ldr	r1, [r7, #8]
 8003e9e:	4618      	mov	r0, r3
 8003ea0:	f000 fa32 	bl	8004308 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003ea4:	68fb      	ldr	r3, [r7, #12]
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	68fa      	ldr	r2, [r7, #12]
 8003eaa:	6812      	ldr	r2, [r2, #0]
 8003eac:	6992      	ldr	r2, [r2, #24]
 8003eae:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003eb2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003eb4:	68fb      	ldr	r3, [r7, #12]
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	68fa      	ldr	r2, [r7, #12]
 8003eba:	6812      	ldr	r2, [r2, #0]
 8003ebc:	6992      	ldr	r2, [r2, #24]
 8003ebe:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003ec2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003ec4:	68fb      	ldr	r3, [r7, #12]
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	68fa      	ldr	r2, [r7, #12]
 8003eca:	6812      	ldr	r2, [r2, #0]
 8003ecc:	6991      	ldr	r1, [r2, #24]
 8003ece:	68ba      	ldr	r2, [r7, #8]
 8003ed0:	6912      	ldr	r2, [r2, #16]
 8003ed2:	0212      	lsls	r2, r2, #8
 8003ed4:	430a      	orrs	r2, r1
 8003ed6:	619a      	str	r2, [r3, #24]
      break;
 8003ed8:	e041      	b.n	8003f5e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003eda:	68fb      	ldr	r3, [r7, #12]
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	68b9      	ldr	r1, [r7, #8]
 8003ee0:	4618      	mov	r0, r3
 8003ee2:	f000 fa87 	bl	80043f4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003ee6:	68fb      	ldr	r3, [r7, #12]
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	68fa      	ldr	r2, [r7, #12]
 8003eec:	6812      	ldr	r2, [r2, #0]
 8003eee:	69d2      	ldr	r2, [r2, #28]
 8003ef0:	f042 0208 	orr.w	r2, r2, #8
 8003ef4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003ef6:	68fb      	ldr	r3, [r7, #12]
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	68fa      	ldr	r2, [r7, #12]
 8003efc:	6812      	ldr	r2, [r2, #0]
 8003efe:	69d2      	ldr	r2, [r2, #28]
 8003f00:	f022 0204 	bic.w	r2, r2, #4
 8003f04:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8003f06:	68fb      	ldr	r3, [r7, #12]
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	68fa      	ldr	r2, [r7, #12]
 8003f0c:	6812      	ldr	r2, [r2, #0]
 8003f0e:	69d1      	ldr	r1, [r2, #28]
 8003f10:	68ba      	ldr	r2, [r7, #8]
 8003f12:	6912      	ldr	r2, [r2, #16]
 8003f14:	430a      	orrs	r2, r1
 8003f16:	61da      	str	r2, [r3, #28]
      break;
 8003f18:	e021      	b.n	8003f5e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003f1a:	68fb      	ldr	r3, [r7, #12]
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	68b9      	ldr	r1, [r7, #8]
 8003f20:	4618      	mov	r0, r3
 8003f22:	f000 fadb 	bl	80044dc <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003f26:	68fb      	ldr	r3, [r7, #12]
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	68fa      	ldr	r2, [r7, #12]
 8003f2c:	6812      	ldr	r2, [r2, #0]
 8003f2e:	69d2      	ldr	r2, [r2, #28]
 8003f30:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003f34:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003f36:	68fb      	ldr	r3, [r7, #12]
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	68fa      	ldr	r2, [r7, #12]
 8003f3c:	6812      	ldr	r2, [r2, #0]
 8003f3e:	69d2      	ldr	r2, [r2, #28]
 8003f40:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003f44:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003f46:	68fb      	ldr	r3, [r7, #12]
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	68fa      	ldr	r2, [r7, #12]
 8003f4c:	6812      	ldr	r2, [r2, #0]
 8003f4e:	69d1      	ldr	r1, [r2, #28]
 8003f50:	68ba      	ldr	r2, [r7, #8]
 8003f52:	6912      	ldr	r2, [r2, #16]
 8003f54:	0212      	lsls	r2, r2, #8
 8003f56:	430a      	orrs	r2, r1
 8003f58:	61da      	str	r2, [r3, #28]
      break;
 8003f5a:	e000      	b.n	8003f5e <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      break;
 8003f5c:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 8003f5e:	68fb      	ldr	r3, [r7, #12]
 8003f60:	2201      	movs	r2, #1
 8003f62:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003f66:	68fb      	ldr	r3, [r7, #12]
 8003f68:	2200      	movs	r2, #0
 8003f6a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003f6e:	2300      	movs	r3, #0
}
 8003f70:	4618      	mov	r0, r3
 8003f72:	3710      	adds	r7, #16
 8003f74:	46bd      	mov	sp, r7
 8003f76:	bd80      	pop	{r7, pc}

08003f78 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003f78:	b580      	push	{r7, lr}
 8003f7a:	b084      	sub	sp, #16
 8003f7c:	af00      	add	r7, sp, #0
 8003f7e:	6078      	str	r0, [r7, #4]
 8003f80:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003f88:	2b01      	cmp	r3, #1
 8003f8a:	d101      	bne.n	8003f90 <HAL_TIM_ConfigClockSource+0x18>
 8003f8c:	2302      	movs	r3, #2
 8003f8e:	e0a6      	b.n	80040de <HAL_TIM_ConfigClockSource+0x166>
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	2201      	movs	r2, #1
 8003f94:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	2202      	movs	r2, #2
 8003f9c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	689b      	ldr	r3, [r3, #8]
 8003fa6:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003fa8:	68fb      	ldr	r3, [r7, #12]
 8003faa:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8003fae:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003fb0:	68fb      	ldr	r3, [r7, #12]
 8003fb2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003fb6:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	68fa      	ldr	r2, [r7, #12]
 8003fbe:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003fc0:	683b      	ldr	r3, [r7, #0]
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	2b40      	cmp	r3, #64	; 0x40
 8003fc6:	d067      	beq.n	8004098 <HAL_TIM_ConfigClockSource+0x120>
 8003fc8:	2b40      	cmp	r3, #64	; 0x40
 8003fca:	d80b      	bhi.n	8003fe4 <HAL_TIM_ConfigClockSource+0x6c>
 8003fcc:	2b10      	cmp	r3, #16
 8003fce:	d073      	beq.n	80040b8 <HAL_TIM_ConfigClockSource+0x140>
 8003fd0:	2b10      	cmp	r3, #16
 8003fd2:	d802      	bhi.n	8003fda <HAL_TIM_ConfigClockSource+0x62>
 8003fd4:	2b00      	cmp	r3, #0
 8003fd6:	d06f      	beq.n	80040b8 <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 8003fd8:	e078      	b.n	80040cc <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8003fda:	2b20      	cmp	r3, #32
 8003fdc:	d06c      	beq.n	80040b8 <HAL_TIM_ConfigClockSource+0x140>
 8003fde:	2b30      	cmp	r3, #48	; 0x30
 8003fe0:	d06a      	beq.n	80040b8 <HAL_TIM_ConfigClockSource+0x140>
      break;
 8003fe2:	e073      	b.n	80040cc <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8003fe4:	2b70      	cmp	r3, #112	; 0x70
 8003fe6:	d00d      	beq.n	8004004 <HAL_TIM_ConfigClockSource+0x8c>
 8003fe8:	2b70      	cmp	r3, #112	; 0x70
 8003fea:	d804      	bhi.n	8003ff6 <HAL_TIM_ConfigClockSource+0x7e>
 8003fec:	2b50      	cmp	r3, #80	; 0x50
 8003fee:	d033      	beq.n	8004058 <HAL_TIM_ConfigClockSource+0xe0>
 8003ff0:	2b60      	cmp	r3, #96	; 0x60
 8003ff2:	d041      	beq.n	8004078 <HAL_TIM_ConfigClockSource+0x100>
      break;
 8003ff4:	e06a      	b.n	80040cc <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8003ff6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003ffa:	d066      	beq.n	80040ca <HAL_TIM_ConfigClockSource+0x152>
 8003ffc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004000:	d017      	beq.n	8004032 <HAL_TIM_ConfigClockSource+0xba>
      break;
 8004002:	e063      	b.n	80040cc <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	6818      	ldr	r0, [r3, #0]
 8004008:	683b      	ldr	r3, [r7, #0]
 800400a:	6899      	ldr	r1, [r3, #8]
 800400c:	683b      	ldr	r3, [r7, #0]
 800400e:	685a      	ldr	r2, [r3, #4]
 8004010:	683b      	ldr	r3, [r7, #0]
 8004012:	68db      	ldr	r3, [r3, #12]
 8004014:	f000 fb32 	bl	800467c <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	689b      	ldr	r3, [r3, #8]
 800401e:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004020:	68fb      	ldr	r3, [r7, #12]
 8004022:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8004026:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	68fa      	ldr	r2, [r7, #12]
 800402e:	609a      	str	r2, [r3, #8]
      break;
 8004030:	e04c      	b.n	80040cc <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	6818      	ldr	r0, [r3, #0]
 8004036:	683b      	ldr	r3, [r7, #0]
 8004038:	6899      	ldr	r1, [r3, #8]
 800403a:	683b      	ldr	r3, [r7, #0]
 800403c:	685a      	ldr	r2, [r3, #4]
 800403e:	683b      	ldr	r3, [r7, #0]
 8004040:	68db      	ldr	r3, [r3, #12]
 8004042:	f000 fb1b 	bl	800467c <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	687a      	ldr	r2, [r7, #4]
 800404c:	6812      	ldr	r2, [r2, #0]
 800404e:	6892      	ldr	r2, [r2, #8]
 8004050:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004054:	609a      	str	r2, [r3, #8]
      break;
 8004056:	e039      	b.n	80040cc <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	6818      	ldr	r0, [r3, #0]
 800405c:	683b      	ldr	r3, [r7, #0]
 800405e:	6859      	ldr	r1, [r3, #4]
 8004060:	683b      	ldr	r3, [r7, #0]
 8004062:	68db      	ldr	r3, [r3, #12]
 8004064:	461a      	mov	r2, r3
 8004066:	f000 fa8f 	bl	8004588 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	2150      	movs	r1, #80	; 0x50
 8004070:	4618      	mov	r0, r3
 8004072:	f000 fae8 	bl	8004646 <TIM_ITRx_SetConfig>
      break;
 8004076:	e029      	b.n	80040cc <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	6818      	ldr	r0, [r3, #0]
 800407c:	683b      	ldr	r3, [r7, #0]
 800407e:	6859      	ldr	r1, [r3, #4]
 8004080:	683b      	ldr	r3, [r7, #0]
 8004082:	68db      	ldr	r3, [r3, #12]
 8004084:	461a      	mov	r2, r3
 8004086:	f000 faae 	bl	80045e6 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	2160      	movs	r1, #96	; 0x60
 8004090:	4618      	mov	r0, r3
 8004092:	f000 fad8 	bl	8004646 <TIM_ITRx_SetConfig>
      break;
 8004096:	e019      	b.n	80040cc <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	6818      	ldr	r0, [r3, #0]
 800409c:	683b      	ldr	r3, [r7, #0]
 800409e:	6859      	ldr	r1, [r3, #4]
 80040a0:	683b      	ldr	r3, [r7, #0]
 80040a2:	68db      	ldr	r3, [r3, #12]
 80040a4:	461a      	mov	r2, r3
 80040a6:	f000 fa6f 	bl	8004588 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	2140      	movs	r1, #64	; 0x40
 80040b0:	4618      	mov	r0, r3
 80040b2:	f000 fac8 	bl	8004646 <TIM_ITRx_SetConfig>
      break;
 80040b6:	e009      	b.n	80040cc <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	681a      	ldr	r2, [r3, #0]
 80040bc:	683b      	ldr	r3, [r7, #0]
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	4619      	mov	r1, r3
 80040c2:	4610      	mov	r0, r2
 80040c4:	f000 fabf 	bl	8004646 <TIM_ITRx_SetConfig>
      break;
 80040c8:	e000      	b.n	80040cc <HAL_TIM_ConfigClockSource+0x154>
      break;
 80040ca:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	2201      	movs	r2, #1
 80040d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	2200      	movs	r2, #0
 80040d8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80040dc:	2300      	movs	r3, #0
}
 80040de:	4618      	mov	r0, r3
 80040e0:	3710      	adds	r7, #16
 80040e2:	46bd      	mov	sp, r7
 80040e4:	bd80      	pop	{r7, pc}
	...

080040e8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80040e8:	b480      	push	{r7}
 80040ea:	b085      	sub	sp, #20
 80040ec:	af00      	add	r7, sp, #0
 80040ee:	6078      	str	r0, [r7, #4]
 80040f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	4a40      	ldr	r2, [pc, #256]	; (80041fc <TIM_Base_SetConfig+0x114>)
 80040fc:	4293      	cmp	r3, r2
 80040fe:	d013      	beq.n	8004128 <TIM_Base_SetConfig+0x40>
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004106:	d00f      	beq.n	8004128 <TIM_Base_SetConfig+0x40>
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	4a3d      	ldr	r2, [pc, #244]	; (8004200 <TIM_Base_SetConfig+0x118>)
 800410c:	4293      	cmp	r3, r2
 800410e:	d00b      	beq.n	8004128 <TIM_Base_SetConfig+0x40>
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	4a3c      	ldr	r2, [pc, #240]	; (8004204 <TIM_Base_SetConfig+0x11c>)
 8004114:	4293      	cmp	r3, r2
 8004116:	d007      	beq.n	8004128 <TIM_Base_SetConfig+0x40>
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	4a3b      	ldr	r2, [pc, #236]	; (8004208 <TIM_Base_SetConfig+0x120>)
 800411c:	4293      	cmp	r3, r2
 800411e:	d003      	beq.n	8004128 <TIM_Base_SetConfig+0x40>
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	4a3a      	ldr	r2, [pc, #232]	; (800420c <TIM_Base_SetConfig+0x124>)
 8004124:	4293      	cmp	r3, r2
 8004126:	d108      	bne.n	800413a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004128:	68fb      	ldr	r3, [r7, #12]
 800412a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800412e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004130:	683b      	ldr	r3, [r7, #0]
 8004132:	685b      	ldr	r3, [r3, #4]
 8004134:	68fa      	ldr	r2, [r7, #12]
 8004136:	4313      	orrs	r3, r2
 8004138:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	4a2f      	ldr	r2, [pc, #188]	; (80041fc <TIM_Base_SetConfig+0x114>)
 800413e:	4293      	cmp	r3, r2
 8004140:	d02b      	beq.n	800419a <TIM_Base_SetConfig+0xb2>
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004148:	d027      	beq.n	800419a <TIM_Base_SetConfig+0xb2>
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	4a2c      	ldr	r2, [pc, #176]	; (8004200 <TIM_Base_SetConfig+0x118>)
 800414e:	4293      	cmp	r3, r2
 8004150:	d023      	beq.n	800419a <TIM_Base_SetConfig+0xb2>
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	4a2b      	ldr	r2, [pc, #172]	; (8004204 <TIM_Base_SetConfig+0x11c>)
 8004156:	4293      	cmp	r3, r2
 8004158:	d01f      	beq.n	800419a <TIM_Base_SetConfig+0xb2>
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	4a2a      	ldr	r2, [pc, #168]	; (8004208 <TIM_Base_SetConfig+0x120>)
 800415e:	4293      	cmp	r3, r2
 8004160:	d01b      	beq.n	800419a <TIM_Base_SetConfig+0xb2>
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	4a29      	ldr	r2, [pc, #164]	; (800420c <TIM_Base_SetConfig+0x124>)
 8004166:	4293      	cmp	r3, r2
 8004168:	d017      	beq.n	800419a <TIM_Base_SetConfig+0xb2>
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	4a28      	ldr	r2, [pc, #160]	; (8004210 <TIM_Base_SetConfig+0x128>)
 800416e:	4293      	cmp	r3, r2
 8004170:	d013      	beq.n	800419a <TIM_Base_SetConfig+0xb2>
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	4a27      	ldr	r2, [pc, #156]	; (8004214 <TIM_Base_SetConfig+0x12c>)
 8004176:	4293      	cmp	r3, r2
 8004178:	d00f      	beq.n	800419a <TIM_Base_SetConfig+0xb2>
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	4a26      	ldr	r2, [pc, #152]	; (8004218 <TIM_Base_SetConfig+0x130>)
 800417e:	4293      	cmp	r3, r2
 8004180:	d00b      	beq.n	800419a <TIM_Base_SetConfig+0xb2>
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	4a25      	ldr	r2, [pc, #148]	; (800421c <TIM_Base_SetConfig+0x134>)
 8004186:	4293      	cmp	r3, r2
 8004188:	d007      	beq.n	800419a <TIM_Base_SetConfig+0xb2>
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	4a24      	ldr	r2, [pc, #144]	; (8004220 <TIM_Base_SetConfig+0x138>)
 800418e:	4293      	cmp	r3, r2
 8004190:	d003      	beq.n	800419a <TIM_Base_SetConfig+0xb2>
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	4a23      	ldr	r2, [pc, #140]	; (8004224 <TIM_Base_SetConfig+0x13c>)
 8004196:	4293      	cmp	r3, r2
 8004198:	d108      	bne.n	80041ac <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800419a:	68fb      	ldr	r3, [r7, #12]
 800419c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80041a0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80041a2:	683b      	ldr	r3, [r7, #0]
 80041a4:	68db      	ldr	r3, [r3, #12]
 80041a6:	68fa      	ldr	r2, [r7, #12]
 80041a8:	4313      	orrs	r3, r2
 80041aa:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80041ac:	68fb      	ldr	r3, [r7, #12]
 80041ae:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80041b2:	683b      	ldr	r3, [r7, #0]
 80041b4:	695b      	ldr	r3, [r3, #20]
 80041b6:	4313      	orrs	r3, r2
 80041b8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	68fa      	ldr	r2, [r7, #12]
 80041be:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80041c0:	683b      	ldr	r3, [r7, #0]
 80041c2:	689a      	ldr	r2, [r3, #8]
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80041c8:	683b      	ldr	r3, [r7, #0]
 80041ca:	681a      	ldr	r2, [r3, #0]
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	4a0a      	ldr	r2, [pc, #40]	; (80041fc <TIM_Base_SetConfig+0x114>)
 80041d4:	4293      	cmp	r3, r2
 80041d6:	d003      	beq.n	80041e0 <TIM_Base_SetConfig+0xf8>
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	4a0c      	ldr	r2, [pc, #48]	; (800420c <TIM_Base_SetConfig+0x124>)
 80041dc:	4293      	cmp	r3, r2
 80041de:	d103      	bne.n	80041e8 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80041e0:	683b      	ldr	r3, [r7, #0]
 80041e2:	691a      	ldr	r2, [r3, #16]
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	2201      	movs	r2, #1
 80041ec:	615a      	str	r2, [r3, #20]
}
 80041ee:	bf00      	nop
 80041f0:	3714      	adds	r7, #20
 80041f2:	46bd      	mov	sp, r7
 80041f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041f8:	4770      	bx	lr
 80041fa:	bf00      	nop
 80041fc:	40010000 	.word	0x40010000
 8004200:	40000400 	.word	0x40000400
 8004204:	40000800 	.word	0x40000800
 8004208:	40000c00 	.word	0x40000c00
 800420c:	40010400 	.word	0x40010400
 8004210:	40014000 	.word	0x40014000
 8004214:	40014400 	.word	0x40014400
 8004218:	40014800 	.word	0x40014800
 800421c:	40001800 	.word	0x40001800
 8004220:	40001c00 	.word	0x40001c00
 8004224:	40002000 	.word	0x40002000

08004228 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004228:	b480      	push	{r7}
 800422a:	b087      	sub	sp, #28
 800422c:	af00      	add	r7, sp, #0
 800422e:	6078      	str	r0, [r7, #4]
 8004230:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	6a1b      	ldr	r3, [r3, #32]
 8004236:	f023 0201 	bic.w	r2, r3, #1
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	6a1b      	ldr	r3, [r3, #32]
 8004242:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	685b      	ldr	r3, [r3, #4]
 8004248:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	699b      	ldr	r3, [r3, #24]
 800424e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004250:	68fb      	ldr	r3, [r7, #12]
 8004252:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004256:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004258:	68fb      	ldr	r3, [r7, #12]
 800425a:	f023 0303 	bic.w	r3, r3, #3
 800425e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004260:	683b      	ldr	r3, [r7, #0]
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	68fa      	ldr	r2, [r7, #12]
 8004266:	4313      	orrs	r3, r2
 8004268:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800426a:	697b      	ldr	r3, [r7, #20]
 800426c:	f023 0302 	bic.w	r3, r3, #2
 8004270:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004272:	683b      	ldr	r3, [r7, #0]
 8004274:	689b      	ldr	r3, [r3, #8]
 8004276:	697a      	ldr	r2, [r7, #20]
 8004278:	4313      	orrs	r3, r2
 800427a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	4a20      	ldr	r2, [pc, #128]	; (8004300 <TIM_OC1_SetConfig+0xd8>)
 8004280:	4293      	cmp	r3, r2
 8004282:	d003      	beq.n	800428c <TIM_OC1_SetConfig+0x64>
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	4a1f      	ldr	r2, [pc, #124]	; (8004304 <TIM_OC1_SetConfig+0xdc>)
 8004288:	4293      	cmp	r3, r2
 800428a:	d10c      	bne.n	80042a6 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800428c:	697b      	ldr	r3, [r7, #20]
 800428e:	f023 0308 	bic.w	r3, r3, #8
 8004292:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004294:	683b      	ldr	r3, [r7, #0]
 8004296:	68db      	ldr	r3, [r3, #12]
 8004298:	697a      	ldr	r2, [r7, #20]
 800429a:	4313      	orrs	r3, r2
 800429c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800429e:	697b      	ldr	r3, [r7, #20]
 80042a0:	f023 0304 	bic.w	r3, r3, #4
 80042a4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	4a15      	ldr	r2, [pc, #84]	; (8004300 <TIM_OC1_SetConfig+0xd8>)
 80042aa:	4293      	cmp	r3, r2
 80042ac:	d003      	beq.n	80042b6 <TIM_OC1_SetConfig+0x8e>
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	4a14      	ldr	r2, [pc, #80]	; (8004304 <TIM_OC1_SetConfig+0xdc>)
 80042b2:	4293      	cmp	r3, r2
 80042b4:	d111      	bne.n	80042da <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80042b6:	693b      	ldr	r3, [r7, #16]
 80042b8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80042bc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80042be:	693b      	ldr	r3, [r7, #16]
 80042c0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80042c4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80042c6:	683b      	ldr	r3, [r7, #0]
 80042c8:	695b      	ldr	r3, [r3, #20]
 80042ca:	693a      	ldr	r2, [r7, #16]
 80042cc:	4313      	orrs	r3, r2
 80042ce:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80042d0:	683b      	ldr	r3, [r7, #0]
 80042d2:	699b      	ldr	r3, [r3, #24]
 80042d4:	693a      	ldr	r2, [r7, #16]
 80042d6:	4313      	orrs	r3, r2
 80042d8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	693a      	ldr	r2, [r7, #16]
 80042de:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	68fa      	ldr	r2, [r7, #12]
 80042e4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80042e6:	683b      	ldr	r3, [r7, #0]
 80042e8:	685a      	ldr	r2, [r3, #4]
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	697a      	ldr	r2, [r7, #20]
 80042f2:	621a      	str	r2, [r3, #32]
}
 80042f4:	bf00      	nop
 80042f6:	371c      	adds	r7, #28
 80042f8:	46bd      	mov	sp, r7
 80042fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042fe:	4770      	bx	lr
 8004300:	40010000 	.word	0x40010000
 8004304:	40010400 	.word	0x40010400

08004308 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004308:	b480      	push	{r7}
 800430a:	b087      	sub	sp, #28
 800430c:	af00      	add	r7, sp, #0
 800430e:	6078      	str	r0, [r7, #4]
 8004310:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	6a1b      	ldr	r3, [r3, #32]
 8004316:	f023 0210 	bic.w	r2, r3, #16
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	6a1b      	ldr	r3, [r3, #32]
 8004322:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	685b      	ldr	r3, [r3, #4]
 8004328:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	699b      	ldr	r3, [r3, #24]
 800432e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004330:	68fb      	ldr	r3, [r7, #12]
 8004332:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004336:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004338:	68fb      	ldr	r3, [r7, #12]
 800433a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800433e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004340:	683b      	ldr	r3, [r7, #0]
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	021b      	lsls	r3, r3, #8
 8004346:	68fa      	ldr	r2, [r7, #12]
 8004348:	4313      	orrs	r3, r2
 800434a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800434c:	697b      	ldr	r3, [r7, #20]
 800434e:	f023 0320 	bic.w	r3, r3, #32
 8004352:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004354:	683b      	ldr	r3, [r7, #0]
 8004356:	689b      	ldr	r3, [r3, #8]
 8004358:	011b      	lsls	r3, r3, #4
 800435a:	697a      	ldr	r2, [r7, #20]
 800435c:	4313      	orrs	r3, r2
 800435e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	4a22      	ldr	r2, [pc, #136]	; (80043ec <TIM_OC2_SetConfig+0xe4>)
 8004364:	4293      	cmp	r3, r2
 8004366:	d003      	beq.n	8004370 <TIM_OC2_SetConfig+0x68>
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	4a21      	ldr	r2, [pc, #132]	; (80043f0 <TIM_OC2_SetConfig+0xe8>)
 800436c:	4293      	cmp	r3, r2
 800436e:	d10d      	bne.n	800438c <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004370:	697b      	ldr	r3, [r7, #20]
 8004372:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004376:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004378:	683b      	ldr	r3, [r7, #0]
 800437a:	68db      	ldr	r3, [r3, #12]
 800437c:	011b      	lsls	r3, r3, #4
 800437e:	697a      	ldr	r2, [r7, #20]
 8004380:	4313      	orrs	r3, r2
 8004382:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004384:	697b      	ldr	r3, [r7, #20]
 8004386:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800438a:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	4a17      	ldr	r2, [pc, #92]	; (80043ec <TIM_OC2_SetConfig+0xe4>)
 8004390:	4293      	cmp	r3, r2
 8004392:	d003      	beq.n	800439c <TIM_OC2_SetConfig+0x94>
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	4a16      	ldr	r2, [pc, #88]	; (80043f0 <TIM_OC2_SetConfig+0xe8>)
 8004398:	4293      	cmp	r3, r2
 800439a:	d113      	bne.n	80043c4 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800439c:	693b      	ldr	r3, [r7, #16]
 800439e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80043a2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80043a4:	693b      	ldr	r3, [r7, #16]
 80043a6:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80043aa:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80043ac:	683b      	ldr	r3, [r7, #0]
 80043ae:	695b      	ldr	r3, [r3, #20]
 80043b0:	009b      	lsls	r3, r3, #2
 80043b2:	693a      	ldr	r2, [r7, #16]
 80043b4:	4313      	orrs	r3, r2
 80043b6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80043b8:	683b      	ldr	r3, [r7, #0]
 80043ba:	699b      	ldr	r3, [r3, #24]
 80043bc:	009b      	lsls	r3, r3, #2
 80043be:	693a      	ldr	r2, [r7, #16]
 80043c0:	4313      	orrs	r3, r2
 80043c2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	693a      	ldr	r2, [r7, #16]
 80043c8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	68fa      	ldr	r2, [r7, #12]
 80043ce:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80043d0:	683b      	ldr	r3, [r7, #0]
 80043d2:	685a      	ldr	r2, [r3, #4]
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	697a      	ldr	r2, [r7, #20]
 80043dc:	621a      	str	r2, [r3, #32]
}
 80043de:	bf00      	nop
 80043e0:	371c      	adds	r7, #28
 80043e2:	46bd      	mov	sp, r7
 80043e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043e8:	4770      	bx	lr
 80043ea:	bf00      	nop
 80043ec:	40010000 	.word	0x40010000
 80043f0:	40010400 	.word	0x40010400

080043f4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80043f4:	b480      	push	{r7}
 80043f6:	b087      	sub	sp, #28
 80043f8:	af00      	add	r7, sp, #0
 80043fa:	6078      	str	r0, [r7, #4]
 80043fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	6a1b      	ldr	r3, [r3, #32]
 8004402:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	6a1b      	ldr	r3, [r3, #32]
 800440e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	685b      	ldr	r3, [r3, #4]
 8004414:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	69db      	ldr	r3, [r3, #28]
 800441a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800441c:	68fb      	ldr	r3, [r7, #12]
 800441e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004422:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004424:	68fb      	ldr	r3, [r7, #12]
 8004426:	f023 0303 	bic.w	r3, r3, #3
 800442a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800442c:	683b      	ldr	r3, [r7, #0]
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	68fa      	ldr	r2, [r7, #12]
 8004432:	4313      	orrs	r3, r2
 8004434:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004436:	697b      	ldr	r3, [r7, #20]
 8004438:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800443c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800443e:	683b      	ldr	r3, [r7, #0]
 8004440:	689b      	ldr	r3, [r3, #8]
 8004442:	021b      	lsls	r3, r3, #8
 8004444:	697a      	ldr	r2, [r7, #20]
 8004446:	4313      	orrs	r3, r2
 8004448:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	4a21      	ldr	r2, [pc, #132]	; (80044d4 <TIM_OC3_SetConfig+0xe0>)
 800444e:	4293      	cmp	r3, r2
 8004450:	d003      	beq.n	800445a <TIM_OC3_SetConfig+0x66>
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	4a20      	ldr	r2, [pc, #128]	; (80044d8 <TIM_OC3_SetConfig+0xe4>)
 8004456:	4293      	cmp	r3, r2
 8004458:	d10d      	bne.n	8004476 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800445a:	697b      	ldr	r3, [r7, #20]
 800445c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004460:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004462:	683b      	ldr	r3, [r7, #0]
 8004464:	68db      	ldr	r3, [r3, #12]
 8004466:	021b      	lsls	r3, r3, #8
 8004468:	697a      	ldr	r2, [r7, #20]
 800446a:	4313      	orrs	r3, r2
 800446c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800446e:	697b      	ldr	r3, [r7, #20]
 8004470:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004474:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	4a16      	ldr	r2, [pc, #88]	; (80044d4 <TIM_OC3_SetConfig+0xe0>)
 800447a:	4293      	cmp	r3, r2
 800447c:	d003      	beq.n	8004486 <TIM_OC3_SetConfig+0x92>
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	4a15      	ldr	r2, [pc, #84]	; (80044d8 <TIM_OC3_SetConfig+0xe4>)
 8004482:	4293      	cmp	r3, r2
 8004484:	d113      	bne.n	80044ae <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004486:	693b      	ldr	r3, [r7, #16]
 8004488:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800448c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800448e:	693b      	ldr	r3, [r7, #16]
 8004490:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004494:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004496:	683b      	ldr	r3, [r7, #0]
 8004498:	695b      	ldr	r3, [r3, #20]
 800449a:	011b      	lsls	r3, r3, #4
 800449c:	693a      	ldr	r2, [r7, #16]
 800449e:	4313      	orrs	r3, r2
 80044a0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80044a2:	683b      	ldr	r3, [r7, #0]
 80044a4:	699b      	ldr	r3, [r3, #24]
 80044a6:	011b      	lsls	r3, r3, #4
 80044a8:	693a      	ldr	r2, [r7, #16]
 80044aa:	4313      	orrs	r3, r2
 80044ac:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	693a      	ldr	r2, [r7, #16]
 80044b2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	68fa      	ldr	r2, [r7, #12]
 80044b8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80044ba:	683b      	ldr	r3, [r7, #0]
 80044bc:	685a      	ldr	r2, [r3, #4]
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	697a      	ldr	r2, [r7, #20]
 80044c6:	621a      	str	r2, [r3, #32]
}
 80044c8:	bf00      	nop
 80044ca:	371c      	adds	r7, #28
 80044cc:	46bd      	mov	sp, r7
 80044ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044d2:	4770      	bx	lr
 80044d4:	40010000 	.word	0x40010000
 80044d8:	40010400 	.word	0x40010400

080044dc <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80044dc:	b480      	push	{r7}
 80044de:	b087      	sub	sp, #28
 80044e0:	af00      	add	r7, sp, #0
 80044e2:	6078      	str	r0, [r7, #4]
 80044e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	6a1b      	ldr	r3, [r3, #32]
 80044ea:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	6a1b      	ldr	r3, [r3, #32]
 80044f6:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	685b      	ldr	r3, [r3, #4]
 80044fc:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	69db      	ldr	r3, [r3, #28]
 8004502:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004504:	68fb      	ldr	r3, [r7, #12]
 8004506:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800450a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800450c:	68fb      	ldr	r3, [r7, #12]
 800450e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004512:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004514:	683b      	ldr	r3, [r7, #0]
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	021b      	lsls	r3, r3, #8
 800451a:	68fa      	ldr	r2, [r7, #12]
 800451c:	4313      	orrs	r3, r2
 800451e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004520:	693b      	ldr	r3, [r7, #16]
 8004522:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004526:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004528:	683b      	ldr	r3, [r7, #0]
 800452a:	689b      	ldr	r3, [r3, #8]
 800452c:	031b      	lsls	r3, r3, #12
 800452e:	693a      	ldr	r2, [r7, #16]
 8004530:	4313      	orrs	r3, r2
 8004532:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	4a12      	ldr	r2, [pc, #72]	; (8004580 <TIM_OC4_SetConfig+0xa4>)
 8004538:	4293      	cmp	r3, r2
 800453a:	d003      	beq.n	8004544 <TIM_OC4_SetConfig+0x68>
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	4a11      	ldr	r2, [pc, #68]	; (8004584 <TIM_OC4_SetConfig+0xa8>)
 8004540:	4293      	cmp	r3, r2
 8004542:	d109      	bne.n	8004558 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004544:	697b      	ldr	r3, [r7, #20]
 8004546:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800454a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800454c:	683b      	ldr	r3, [r7, #0]
 800454e:	695b      	ldr	r3, [r3, #20]
 8004550:	019b      	lsls	r3, r3, #6
 8004552:	697a      	ldr	r2, [r7, #20]
 8004554:	4313      	orrs	r3, r2
 8004556:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	697a      	ldr	r2, [r7, #20]
 800455c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	68fa      	ldr	r2, [r7, #12]
 8004562:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004564:	683b      	ldr	r3, [r7, #0]
 8004566:	685a      	ldr	r2, [r3, #4]
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	693a      	ldr	r2, [r7, #16]
 8004570:	621a      	str	r2, [r3, #32]
}
 8004572:	bf00      	nop
 8004574:	371c      	adds	r7, #28
 8004576:	46bd      	mov	sp, r7
 8004578:	f85d 7b04 	ldr.w	r7, [sp], #4
 800457c:	4770      	bx	lr
 800457e:	bf00      	nop
 8004580:	40010000 	.word	0x40010000
 8004584:	40010400 	.word	0x40010400

08004588 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004588:	b480      	push	{r7}
 800458a:	b087      	sub	sp, #28
 800458c:	af00      	add	r7, sp, #0
 800458e:	60f8      	str	r0, [r7, #12]
 8004590:	60b9      	str	r1, [r7, #8]
 8004592:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004594:	68fb      	ldr	r3, [r7, #12]
 8004596:	6a1b      	ldr	r3, [r3, #32]
 8004598:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800459a:	68fb      	ldr	r3, [r7, #12]
 800459c:	6a1b      	ldr	r3, [r3, #32]
 800459e:	f023 0201 	bic.w	r2, r3, #1
 80045a2:	68fb      	ldr	r3, [r7, #12]
 80045a4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80045a6:	68fb      	ldr	r3, [r7, #12]
 80045a8:	699b      	ldr	r3, [r3, #24]
 80045aa:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80045ac:	693b      	ldr	r3, [r7, #16]
 80045ae:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80045b2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	011b      	lsls	r3, r3, #4
 80045b8:	693a      	ldr	r2, [r7, #16]
 80045ba:	4313      	orrs	r3, r2
 80045bc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80045be:	697b      	ldr	r3, [r7, #20]
 80045c0:	f023 030a 	bic.w	r3, r3, #10
 80045c4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80045c6:	697a      	ldr	r2, [r7, #20]
 80045c8:	68bb      	ldr	r3, [r7, #8]
 80045ca:	4313      	orrs	r3, r2
 80045cc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80045ce:	68fb      	ldr	r3, [r7, #12]
 80045d0:	693a      	ldr	r2, [r7, #16]
 80045d2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80045d4:	68fb      	ldr	r3, [r7, #12]
 80045d6:	697a      	ldr	r2, [r7, #20]
 80045d8:	621a      	str	r2, [r3, #32]
}
 80045da:	bf00      	nop
 80045dc:	371c      	adds	r7, #28
 80045de:	46bd      	mov	sp, r7
 80045e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045e4:	4770      	bx	lr

080045e6 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80045e6:	b480      	push	{r7}
 80045e8:	b087      	sub	sp, #28
 80045ea:	af00      	add	r7, sp, #0
 80045ec:	60f8      	str	r0, [r7, #12]
 80045ee:	60b9      	str	r1, [r7, #8]
 80045f0:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80045f2:	68fb      	ldr	r3, [r7, #12]
 80045f4:	6a1b      	ldr	r3, [r3, #32]
 80045f6:	f023 0210 	bic.w	r2, r3, #16
 80045fa:	68fb      	ldr	r3, [r7, #12]
 80045fc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80045fe:	68fb      	ldr	r3, [r7, #12]
 8004600:	699b      	ldr	r3, [r3, #24]
 8004602:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004604:	68fb      	ldr	r3, [r7, #12]
 8004606:	6a1b      	ldr	r3, [r3, #32]
 8004608:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800460a:	697b      	ldr	r3, [r7, #20]
 800460c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004610:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	031b      	lsls	r3, r3, #12
 8004616:	697a      	ldr	r2, [r7, #20]
 8004618:	4313      	orrs	r3, r2
 800461a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800461c:	693b      	ldr	r3, [r7, #16]
 800461e:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004622:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004624:	68bb      	ldr	r3, [r7, #8]
 8004626:	011b      	lsls	r3, r3, #4
 8004628:	693a      	ldr	r2, [r7, #16]
 800462a:	4313      	orrs	r3, r2
 800462c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800462e:	68fb      	ldr	r3, [r7, #12]
 8004630:	697a      	ldr	r2, [r7, #20]
 8004632:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004634:	68fb      	ldr	r3, [r7, #12]
 8004636:	693a      	ldr	r2, [r7, #16]
 8004638:	621a      	str	r2, [r3, #32]
}
 800463a:	bf00      	nop
 800463c:	371c      	adds	r7, #28
 800463e:	46bd      	mov	sp, r7
 8004640:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004644:	4770      	bx	lr

08004646 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004646:	b480      	push	{r7}
 8004648:	b085      	sub	sp, #20
 800464a:	af00      	add	r7, sp, #0
 800464c:	6078      	str	r0, [r7, #4]
 800464e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	689b      	ldr	r3, [r3, #8]
 8004654:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004656:	68fb      	ldr	r3, [r7, #12]
 8004658:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800465c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800465e:	683a      	ldr	r2, [r7, #0]
 8004660:	68fb      	ldr	r3, [r7, #12]
 8004662:	4313      	orrs	r3, r2
 8004664:	f043 0307 	orr.w	r3, r3, #7
 8004668:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	68fa      	ldr	r2, [r7, #12]
 800466e:	609a      	str	r2, [r3, #8]
}
 8004670:	bf00      	nop
 8004672:	3714      	adds	r7, #20
 8004674:	46bd      	mov	sp, r7
 8004676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800467a:	4770      	bx	lr

0800467c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800467c:	b480      	push	{r7}
 800467e:	b087      	sub	sp, #28
 8004680:	af00      	add	r7, sp, #0
 8004682:	60f8      	str	r0, [r7, #12]
 8004684:	60b9      	str	r1, [r7, #8]
 8004686:	607a      	str	r2, [r7, #4]
 8004688:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800468a:	68fb      	ldr	r3, [r7, #12]
 800468c:	689b      	ldr	r3, [r3, #8]
 800468e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004690:	697b      	ldr	r3, [r7, #20]
 8004692:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004696:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004698:	683b      	ldr	r3, [r7, #0]
 800469a:	021a      	lsls	r2, r3, #8
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	431a      	orrs	r2, r3
 80046a0:	68bb      	ldr	r3, [r7, #8]
 80046a2:	4313      	orrs	r3, r2
 80046a4:	697a      	ldr	r2, [r7, #20]
 80046a6:	4313      	orrs	r3, r2
 80046a8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80046aa:	68fb      	ldr	r3, [r7, #12]
 80046ac:	697a      	ldr	r2, [r7, #20]
 80046ae:	609a      	str	r2, [r3, #8]
}
 80046b0:	bf00      	nop
 80046b2:	371c      	adds	r7, #28
 80046b4:	46bd      	mov	sp, r7
 80046b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046ba:	4770      	bx	lr

080046bc <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80046bc:	b480      	push	{r7}
 80046be:	b087      	sub	sp, #28
 80046c0:	af00      	add	r7, sp, #0
 80046c2:	60f8      	str	r0, [r7, #12]
 80046c4:	60b9      	str	r1, [r7, #8]
 80046c6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80046c8:	68bb      	ldr	r3, [r7, #8]
 80046ca:	f003 031f 	and.w	r3, r3, #31
 80046ce:	2201      	movs	r2, #1
 80046d0:	fa02 f303 	lsl.w	r3, r2, r3
 80046d4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80046d6:	68fb      	ldr	r3, [r7, #12]
 80046d8:	6a1a      	ldr	r2, [r3, #32]
 80046da:	697b      	ldr	r3, [r7, #20]
 80046dc:	43db      	mvns	r3, r3
 80046de:	401a      	ands	r2, r3
 80046e0:	68fb      	ldr	r3, [r7, #12]
 80046e2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80046e4:	68fb      	ldr	r3, [r7, #12]
 80046e6:	6a1a      	ldr	r2, [r3, #32]
 80046e8:	68bb      	ldr	r3, [r7, #8]
 80046ea:	f003 031f 	and.w	r3, r3, #31
 80046ee:	6879      	ldr	r1, [r7, #4]
 80046f0:	fa01 f303 	lsl.w	r3, r1, r3
 80046f4:	431a      	orrs	r2, r3
 80046f6:	68fb      	ldr	r3, [r7, #12]
 80046f8:	621a      	str	r2, [r3, #32]
}
 80046fa:	bf00      	nop
 80046fc:	371c      	adds	r7, #28
 80046fe:	46bd      	mov	sp, r7
 8004700:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004704:	4770      	bx	lr
	...

08004708 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004708:	b480      	push	{r7}
 800470a:	b085      	sub	sp, #20
 800470c:	af00      	add	r7, sp, #0
 800470e:	6078      	str	r0, [r7, #4]
 8004710:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004718:	2b01      	cmp	r3, #1
 800471a:	d101      	bne.n	8004720 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800471c:	2302      	movs	r3, #2
 800471e:	e05a      	b.n	80047d6 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	2201      	movs	r2, #1
 8004724:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	2202      	movs	r2, #2
 800472c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	685b      	ldr	r3, [r3, #4]
 8004736:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	689b      	ldr	r3, [r3, #8]
 800473e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004740:	68fb      	ldr	r3, [r7, #12]
 8004742:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004746:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004748:	683b      	ldr	r3, [r7, #0]
 800474a:	681b      	ldr	r3, [r3, #0]
 800474c:	68fa      	ldr	r2, [r7, #12]
 800474e:	4313      	orrs	r3, r2
 8004750:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	681b      	ldr	r3, [r3, #0]
 8004756:	68fa      	ldr	r2, [r7, #12]
 8004758:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	4a21      	ldr	r2, [pc, #132]	; (80047e4 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8004760:	4293      	cmp	r3, r2
 8004762:	d022      	beq.n	80047aa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800476c:	d01d      	beq.n	80047aa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	681b      	ldr	r3, [r3, #0]
 8004772:	4a1d      	ldr	r2, [pc, #116]	; (80047e8 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8004774:	4293      	cmp	r3, r2
 8004776:	d018      	beq.n	80047aa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	4a1b      	ldr	r2, [pc, #108]	; (80047ec <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800477e:	4293      	cmp	r3, r2
 8004780:	d013      	beq.n	80047aa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	4a1a      	ldr	r2, [pc, #104]	; (80047f0 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8004788:	4293      	cmp	r3, r2
 800478a:	d00e      	beq.n	80047aa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	4a18      	ldr	r2, [pc, #96]	; (80047f4 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8004792:	4293      	cmp	r3, r2
 8004794:	d009      	beq.n	80047aa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	4a17      	ldr	r2, [pc, #92]	; (80047f8 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800479c:	4293      	cmp	r3, r2
 800479e:	d004      	beq.n	80047aa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	4a15      	ldr	r2, [pc, #84]	; (80047fc <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80047a6:	4293      	cmp	r3, r2
 80047a8:	d10c      	bne.n	80047c4 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80047aa:	68bb      	ldr	r3, [r7, #8]
 80047ac:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80047b0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80047b2:	683b      	ldr	r3, [r7, #0]
 80047b4:	685b      	ldr	r3, [r3, #4]
 80047b6:	68ba      	ldr	r2, [r7, #8]
 80047b8:	4313      	orrs	r3, r2
 80047ba:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	68ba      	ldr	r2, [r7, #8]
 80047c2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	2201      	movs	r2, #1
 80047c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	2200      	movs	r2, #0
 80047d0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80047d4:	2300      	movs	r3, #0
}
 80047d6:	4618      	mov	r0, r3
 80047d8:	3714      	adds	r7, #20
 80047da:	46bd      	mov	sp, r7
 80047dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047e0:	4770      	bx	lr
 80047e2:	bf00      	nop
 80047e4:	40010000 	.word	0x40010000
 80047e8:	40000400 	.word	0x40000400
 80047ec:	40000800 	.word	0x40000800
 80047f0:	40000c00 	.word	0x40000c00
 80047f4:	40010400 	.word	0x40010400
 80047f8:	40014000 	.word	0x40014000
 80047fc:	40001800 	.word	0x40001800

08004800 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8004800:	b480      	push	{r7}
 8004802:	b085      	sub	sp, #20
 8004804:	af00      	add	r7, sp, #0
 8004806:	6078      	str	r0, [r7, #4]
 8004808:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800480a:	2300      	movs	r3, #0
 800480c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004814:	2b01      	cmp	r3, #1
 8004816:	d101      	bne.n	800481c <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8004818:	2302      	movs	r3, #2
 800481a:	e03d      	b.n	8004898 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	2201      	movs	r2, #1
 8004820:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8004824:	68fb      	ldr	r3, [r7, #12]
 8004826:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800482a:	683b      	ldr	r3, [r7, #0]
 800482c:	68db      	ldr	r3, [r3, #12]
 800482e:	4313      	orrs	r3, r2
 8004830:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8004832:	68fb      	ldr	r3, [r7, #12]
 8004834:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004838:	683b      	ldr	r3, [r7, #0]
 800483a:	689b      	ldr	r3, [r3, #8]
 800483c:	4313      	orrs	r3, r2
 800483e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8004840:	68fb      	ldr	r3, [r7, #12]
 8004842:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8004846:	683b      	ldr	r3, [r7, #0]
 8004848:	685b      	ldr	r3, [r3, #4]
 800484a:	4313      	orrs	r3, r2
 800484c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800484e:	68fb      	ldr	r3, [r7, #12]
 8004850:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8004854:	683b      	ldr	r3, [r7, #0]
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	4313      	orrs	r3, r2
 800485a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800485c:	68fb      	ldr	r3, [r7, #12]
 800485e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004862:	683b      	ldr	r3, [r7, #0]
 8004864:	691b      	ldr	r3, [r3, #16]
 8004866:	4313      	orrs	r3, r2
 8004868:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800486a:	68fb      	ldr	r3, [r7, #12]
 800486c:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8004870:	683b      	ldr	r3, [r7, #0]
 8004872:	695b      	ldr	r3, [r3, #20]
 8004874:	4313      	orrs	r3, r2
 8004876:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8004878:	68fb      	ldr	r3, [r7, #12]
 800487a:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800487e:	683b      	ldr	r3, [r7, #0]
 8004880:	69db      	ldr	r3, [r3, #28]
 8004882:	4313      	orrs	r3, r2
 8004884:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	68fa      	ldr	r2, [r7, #12]
 800488c:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	2200      	movs	r2, #0
 8004892:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004896:	2300      	movs	r3, #0
}
 8004898:	4618      	mov	r0, r3
 800489a:	3714      	adds	r7, #20
 800489c:	46bd      	mov	sp, r7
 800489e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048a2:	4770      	bx	lr

080048a4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80048a4:	b580      	push	{r7, lr}
 80048a6:	b082      	sub	sp, #8
 80048a8:	af00      	add	r7, sp, #0
 80048aa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	2b00      	cmp	r3, #0
 80048b0:	d101      	bne.n	80048b6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80048b2:	2301      	movs	r3, #1
 80048b4:	e03f      	b.n	8004936 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80048bc:	b2db      	uxtb	r3, r3
 80048be:	2b00      	cmp	r3, #0
 80048c0:	d106      	bne.n	80048d0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	2200      	movs	r2, #0
 80048c6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80048ca:	6878      	ldr	r0, [r7, #4]
 80048cc:	f004 fbd0 	bl	8009070 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	2224      	movs	r2, #36	; 0x24
 80048d4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	687a      	ldr	r2, [r7, #4]
 80048de:	6812      	ldr	r2, [r2, #0]
 80048e0:	68d2      	ldr	r2, [r2, #12]
 80048e2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80048e6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80048e8:	6878      	ldr	r0, [r7, #4]
 80048ea:	f000 fb93 	bl	8005014 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	681b      	ldr	r3, [r3, #0]
 80048f2:	687a      	ldr	r2, [r7, #4]
 80048f4:	6812      	ldr	r2, [r2, #0]
 80048f6:	6912      	ldr	r2, [r2, #16]
 80048f8:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80048fc:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	681b      	ldr	r3, [r3, #0]
 8004902:	687a      	ldr	r2, [r7, #4]
 8004904:	6812      	ldr	r2, [r2, #0]
 8004906:	6952      	ldr	r2, [r2, #20]
 8004908:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800490c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	681b      	ldr	r3, [r3, #0]
 8004912:	687a      	ldr	r2, [r7, #4]
 8004914:	6812      	ldr	r2, [r2, #0]
 8004916:	68d2      	ldr	r2, [r2, #12]
 8004918:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800491c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	2200      	movs	r2, #0
 8004922:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	2220      	movs	r2, #32
 8004928:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	2220      	movs	r2, #32
 8004930:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8004934:	2300      	movs	r3, #0
}
 8004936:	4618      	mov	r0, r3
 8004938:	3708      	adds	r7, #8
 800493a:	46bd      	mov	sp, r7
 800493c:	bd80      	pop	{r7, pc}

0800493e <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800493e:	b580      	push	{r7, lr}
 8004940:	b088      	sub	sp, #32
 8004942:	af02      	add	r7, sp, #8
 8004944:	60f8      	str	r0, [r7, #12]
 8004946:	60b9      	str	r1, [r7, #8]
 8004948:	603b      	str	r3, [r7, #0]
 800494a:	4613      	mov	r3, r2
 800494c:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 800494e:	2300      	movs	r3, #0
 8004950:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004952:	68fb      	ldr	r3, [r7, #12]
 8004954:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8004958:	b2db      	uxtb	r3, r3
 800495a:	2b20      	cmp	r3, #32
 800495c:	f040 8082 	bne.w	8004a64 <HAL_UART_Transmit+0x126>
  {
    if ((pData == NULL) || (Size == 0U))
 8004960:	68bb      	ldr	r3, [r7, #8]
 8004962:	2b00      	cmp	r3, #0
 8004964:	d002      	beq.n	800496c <HAL_UART_Transmit+0x2e>
 8004966:	88fb      	ldrh	r3, [r7, #6]
 8004968:	2b00      	cmp	r3, #0
 800496a:	d101      	bne.n	8004970 <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 800496c:	2301      	movs	r3, #1
 800496e:	e07a      	b.n	8004a66 <HAL_UART_Transmit+0x128>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8004970:	68fb      	ldr	r3, [r7, #12]
 8004972:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8004976:	2b01      	cmp	r3, #1
 8004978:	d101      	bne.n	800497e <HAL_UART_Transmit+0x40>
 800497a:	2302      	movs	r3, #2
 800497c:	e073      	b.n	8004a66 <HAL_UART_Transmit+0x128>
 800497e:	68fb      	ldr	r3, [r7, #12]
 8004980:	2201      	movs	r2, #1
 8004982:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004986:	68fb      	ldr	r3, [r7, #12]
 8004988:	2200      	movs	r2, #0
 800498a:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800498c:	68fb      	ldr	r3, [r7, #12]
 800498e:	2221      	movs	r2, #33	; 0x21
 8004990:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8004994:	f7fb fe06 	bl	80005a4 <HAL_GetTick>
 8004998:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800499a:	68fb      	ldr	r3, [r7, #12]
 800499c:	88fa      	ldrh	r2, [r7, #6]
 800499e:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80049a0:	68fb      	ldr	r3, [r7, #12]
 80049a2:	88fa      	ldrh	r2, [r7, #6]
 80049a4:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80049a6:	68fb      	ldr	r3, [r7, #12]
 80049a8:	2200      	movs	r2, #0
 80049aa:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    while (huart->TxXferCount > 0U)
 80049ae:	e041      	b.n	8004a34 <HAL_UART_Transmit+0xf6>
    {
      huart->TxXferCount--;
 80049b0:	68fb      	ldr	r3, [r7, #12]
 80049b2:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80049b4:	b29b      	uxth	r3, r3
 80049b6:	3b01      	subs	r3, #1
 80049b8:	b29a      	uxth	r2, r3
 80049ba:	68fb      	ldr	r3, [r7, #12]
 80049bc:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 80049be:	68fb      	ldr	r3, [r7, #12]
 80049c0:	689b      	ldr	r3, [r3, #8]
 80049c2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80049c6:	d121      	bne.n	8004a0c <HAL_UART_Transmit+0xce>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80049c8:	683b      	ldr	r3, [r7, #0]
 80049ca:	9300      	str	r3, [sp, #0]
 80049cc:	697b      	ldr	r3, [r7, #20]
 80049ce:	2200      	movs	r2, #0
 80049d0:	2180      	movs	r1, #128	; 0x80
 80049d2:	68f8      	ldr	r0, [r7, #12]
 80049d4:	f000 f9b4 	bl	8004d40 <UART_WaitOnFlagUntilTimeout>
 80049d8:	4603      	mov	r3, r0
 80049da:	2b00      	cmp	r3, #0
 80049dc:	d001      	beq.n	80049e2 <HAL_UART_Transmit+0xa4>
        {
          return HAL_TIMEOUT;
 80049de:	2303      	movs	r3, #3
 80049e0:	e041      	b.n	8004a66 <HAL_UART_Transmit+0x128>
        }
        tmp = (uint16_t *) pData;
 80049e2:	68bb      	ldr	r3, [r7, #8]
 80049e4:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 80049e6:	68fb      	ldr	r3, [r7, #12]
 80049e8:	681b      	ldr	r3, [r3, #0]
 80049ea:	693a      	ldr	r2, [r7, #16]
 80049ec:	8812      	ldrh	r2, [r2, #0]
 80049ee:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80049f2:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 80049f4:	68fb      	ldr	r3, [r7, #12]
 80049f6:	691b      	ldr	r3, [r3, #16]
 80049f8:	2b00      	cmp	r3, #0
 80049fa:	d103      	bne.n	8004a04 <HAL_UART_Transmit+0xc6>
        {
          pData += 2U;
 80049fc:	68bb      	ldr	r3, [r7, #8]
 80049fe:	3302      	adds	r3, #2
 8004a00:	60bb      	str	r3, [r7, #8]
 8004a02:	e017      	b.n	8004a34 <HAL_UART_Transmit+0xf6>
        }
        else
        {
          pData += 1U;
 8004a04:	68bb      	ldr	r3, [r7, #8]
 8004a06:	3301      	adds	r3, #1
 8004a08:	60bb      	str	r3, [r7, #8]
 8004a0a:	e013      	b.n	8004a34 <HAL_UART_Transmit+0xf6>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004a0c:	683b      	ldr	r3, [r7, #0]
 8004a0e:	9300      	str	r3, [sp, #0]
 8004a10:	697b      	ldr	r3, [r7, #20]
 8004a12:	2200      	movs	r2, #0
 8004a14:	2180      	movs	r1, #128	; 0x80
 8004a16:	68f8      	ldr	r0, [r7, #12]
 8004a18:	f000 f992 	bl	8004d40 <UART_WaitOnFlagUntilTimeout>
 8004a1c:	4603      	mov	r3, r0
 8004a1e:	2b00      	cmp	r3, #0
 8004a20:	d001      	beq.n	8004a26 <HAL_UART_Transmit+0xe8>
        {
          return HAL_TIMEOUT;
 8004a22:	2303      	movs	r3, #3
 8004a24:	e01f      	b.n	8004a66 <HAL_UART_Transmit+0x128>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 8004a26:	68fb      	ldr	r3, [r7, #12]
 8004a28:	681a      	ldr	r2, [r3, #0]
 8004a2a:	68bb      	ldr	r3, [r7, #8]
 8004a2c:	1c59      	adds	r1, r3, #1
 8004a2e:	60b9      	str	r1, [r7, #8]
 8004a30:	781b      	ldrb	r3, [r3, #0]
 8004a32:	6053      	str	r3, [r2, #4]
    while (huart->TxXferCount > 0U)
 8004a34:	68fb      	ldr	r3, [r7, #12]
 8004a36:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004a38:	b29b      	uxth	r3, r3
 8004a3a:	2b00      	cmp	r3, #0
 8004a3c:	d1b8      	bne.n	80049b0 <HAL_UART_Transmit+0x72>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004a3e:	683b      	ldr	r3, [r7, #0]
 8004a40:	9300      	str	r3, [sp, #0]
 8004a42:	697b      	ldr	r3, [r7, #20]
 8004a44:	2200      	movs	r2, #0
 8004a46:	2140      	movs	r1, #64	; 0x40
 8004a48:	68f8      	ldr	r0, [r7, #12]
 8004a4a:	f000 f979 	bl	8004d40 <UART_WaitOnFlagUntilTimeout>
 8004a4e:	4603      	mov	r3, r0
 8004a50:	2b00      	cmp	r3, #0
 8004a52:	d001      	beq.n	8004a58 <HAL_UART_Transmit+0x11a>
    {
      return HAL_TIMEOUT;
 8004a54:	2303      	movs	r3, #3
 8004a56:	e006      	b.n	8004a66 <HAL_UART_Transmit+0x128>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004a58:	68fb      	ldr	r3, [r7, #12]
 8004a5a:	2220      	movs	r2, #32
 8004a5c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    return HAL_OK;
 8004a60:	2300      	movs	r3, #0
 8004a62:	e000      	b.n	8004a66 <HAL_UART_Transmit+0x128>
  }
  else
  {
    return HAL_BUSY;
 8004a64:	2302      	movs	r3, #2
  }
}
 8004a66:	4618      	mov	r0, r3
 8004a68:	3718      	adds	r7, #24
 8004a6a:	46bd      	mov	sp, r7
 8004a6c:	bd80      	pop	{r7, pc}

08004a6e <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004a6e:	b480      	push	{r7}
 8004a70:	b085      	sub	sp, #20
 8004a72:	af00      	add	r7, sp, #0
 8004a74:	60f8      	str	r0, [r7, #12]
 8004a76:	60b9      	str	r1, [r7, #8]
 8004a78:	4613      	mov	r3, r2
 8004a7a:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004a7c:	68fb      	ldr	r3, [r7, #12]
 8004a7e:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8004a82:	b2db      	uxtb	r3, r3
 8004a84:	2b20      	cmp	r3, #32
 8004a86:	d140      	bne.n	8004b0a <HAL_UART_Receive_IT+0x9c>
  {
    if ((pData == NULL) || (Size == 0U))
 8004a88:	68bb      	ldr	r3, [r7, #8]
 8004a8a:	2b00      	cmp	r3, #0
 8004a8c:	d002      	beq.n	8004a94 <HAL_UART_Receive_IT+0x26>
 8004a8e:	88fb      	ldrh	r3, [r7, #6]
 8004a90:	2b00      	cmp	r3, #0
 8004a92:	d101      	bne.n	8004a98 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8004a94:	2301      	movs	r3, #1
 8004a96:	e039      	b.n	8004b0c <HAL_UART_Receive_IT+0x9e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8004a98:	68fb      	ldr	r3, [r7, #12]
 8004a9a:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8004a9e:	2b01      	cmp	r3, #1
 8004aa0:	d101      	bne.n	8004aa6 <HAL_UART_Receive_IT+0x38>
 8004aa2:	2302      	movs	r3, #2
 8004aa4:	e032      	b.n	8004b0c <HAL_UART_Receive_IT+0x9e>
 8004aa6:	68fb      	ldr	r3, [r7, #12]
 8004aa8:	2201      	movs	r2, #1
 8004aaa:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 8004aae:	68fb      	ldr	r3, [r7, #12]
 8004ab0:	68ba      	ldr	r2, [r7, #8]
 8004ab2:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 8004ab4:	68fb      	ldr	r3, [r7, #12]
 8004ab6:	88fa      	ldrh	r2, [r7, #6]
 8004ab8:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 8004aba:	68fb      	ldr	r3, [r7, #12]
 8004abc:	88fa      	ldrh	r2, [r7, #6]
 8004abe:	85da      	strh	r2, [r3, #46]	; 0x2e

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004ac0:	68fb      	ldr	r3, [r7, #12]
 8004ac2:	2200      	movs	r2, #0
 8004ac4:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004ac6:	68fb      	ldr	r3, [r7, #12]
 8004ac8:	2222      	movs	r2, #34	; 0x22
 8004aca:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8004ace:	68fb      	ldr	r3, [r7, #12]
 8004ad0:	2200      	movs	r2, #0
 8004ad2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8004ad6:	68fb      	ldr	r3, [r7, #12]
 8004ad8:	681b      	ldr	r3, [r3, #0]
 8004ada:	68fa      	ldr	r2, [r7, #12]
 8004adc:	6812      	ldr	r2, [r2, #0]
 8004ade:	68d2      	ldr	r2, [r2, #12]
 8004ae0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004ae4:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8004ae6:	68fb      	ldr	r3, [r7, #12]
 8004ae8:	681b      	ldr	r3, [r3, #0]
 8004aea:	68fa      	ldr	r2, [r7, #12]
 8004aec:	6812      	ldr	r2, [r2, #0]
 8004aee:	6952      	ldr	r2, [r2, #20]
 8004af0:	f042 0201 	orr.w	r2, r2, #1
 8004af4:	615a      	str	r2, [r3, #20]

    /* Enable the UART Data Register not empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8004af6:	68fb      	ldr	r3, [r7, #12]
 8004af8:	681b      	ldr	r3, [r3, #0]
 8004afa:	68fa      	ldr	r2, [r7, #12]
 8004afc:	6812      	ldr	r2, [r2, #0]
 8004afe:	68d2      	ldr	r2, [r2, #12]
 8004b00:	f042 0220 	orr.w	r2, r2, #32
 8004b04:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 8004b06:	2300      	movs	r3, #0
 8004b08:	e000      	b.n	8004b0c <HAL_UART_Receive_IT+0x9e>
  }
  else
  {
    return HAL_BUSY;
 8004b0a:	2302      	movs	r3, #2
  }
}
 8004b0c:	4618      	mov	r0, r3
 8004b0e:	3714      	adds	r7, #20
 8004b10:	46bd      	mov	sp, r7
 8004b12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b16:	4770      	bx	lr

08004b18 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004b18:	b580      	push	{r7, lr}
 8004b1a:	b088      	sub	sp, #32
 8004b1c:	af00      	add	r7, sp, #0
 8004b1e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	681b      	ldr	r3, [r3, #0]
 8004b26:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	68db      	ldr	r3, [r3, #12]
 8004b2e:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	695b      	ldr	r3, [r3, #20]
 8004b36:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 8004b38:	2300      	movs	r3, #0
 8004b3a:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 8004b3c:	2300      	movs	r3, #0
 8004b3e:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8004b40:	69fb      	ldr	r3, [r7, #28]
 8004b42:	f003 030f 	and.w	r3, r3, #15
 8004b46:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 8004b48:	693b      	ldr	r3, [r7, #16]
 8004b4a:	2b00      	cmp	r3, #0
 8004b4c:	d10d      	bne.n	8004b6a <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004b4e:	69fb      	ldr	r3, [r7, #28]
 8004b50:	f003 0320 	and.w	r3, r3, #32
 8004b54:	2b00      	cmp	r3, #0
 8004b56:	d008      	beq.n	8004b6a <HAL_UART_IRQHandler+0x52>
 8004b58:	69bb      	ldr	r3, [r7, #24]
 8004b5a:	f003 0320 	and.w	r3, r3, #32
 8004b5e:	2b00      	cmp	r3, #0
 8004b60:	d003      	beq.n	8004b6a <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8004b62:	6878      	ldr	r0, [r7, #4]
 8004b64:	f000 f9d5 	bl	8004f12 <UART_Receive_IT>
      return;
 8004b68:	e0d1      	b.n	8004d0e <HAL_UART_IRQHandler+0x1f6>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8004b6a:	693b      	ldr	r3, [r7, #16]
 8004b6c:	2b00      	cmp	r3, #0
 8004b6e:	f000 80b0 	beq.w	8004cd2 <HAL_UART_IRQHandler+0x1ba>
 8004b72:	697b      	ldr	r3, [r7, #20]
 8004b74:	f003 0301 	and.w	r3, r3, #1
 8004b78:	2b00      	cmp	r3, #0
 8004b7a:	d105      	bne.n	8004b88 <HAL_UART_IRQHandler+0x70>
 8004b7c:	69bb      	ldr	r3, [r7, #24]
 8004b7e:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8004b82:	2b00      	cmp	r3, #0
 8004b84:	f000 80a5 	beq.w	8004cd2 <HAL_UART_IRQHandler+0x1ba>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8004b88:	69fb      	ldr	r3, [r7, #28]
 8004b8a:	f003 0301 	and.w	r3, r3, #1
 8004b8e:	2b00      	cmp	r3, #0
 8004b90:	d00a      	beq.n	8004ba8 <HAL_UART_IRQHandler+0x90>
 8004b92:	69bb      	ldr	r3, [r7, #24]
 8004b94:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004b98:	2b00      	cmp	r3, #0
 8004b9a:	d005      	beq.n	8004ba8 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004ba0:	f043 0201 	orr.w	r2, r3, #1
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004ba8:	69fb      	ldr	r3, [r7, #28]
 8004baa:	f003 0304 	and.w	r3, r3, #4
 8004bae:	2b00      	cmp	r3, #0
 8004bb0:	d00a      	beq.n	8004bc8 <HAL_UART_IRQHandler+0xb0>
 8004bb2:	697b      	ldr	r3, [r7, #20]
 8004bb4:	f003 0301 	and.w	r3, r3, #1
 8004bb8:	2b00      	cmp	r3, #0
 8004bba:	d005      	beq.n	8004bc8 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004bc0:	f043 0202 	orr.w	r2, r3, #2
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004bc8:	69fb      	ldr	r3, [r7, #28]
 8004bca:	f003 0302 	and.w	r3, r3, #2
 8004bce:	2b00      	cmp	r3, #0
 8004bd0:	d00a      	beq.n	8004be8 <HAL_UART_IRQHandler+0xd0>
 8004bd2:	697b      	ldr	r3, [r7, #20]
 8004bd4:	f003 0301 	and.w	r3, r3, #1
 8004bd8:	2b00      	cmp	r3, #0
 8004bda:	d005      	beq.n	8004be8 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004be0:	f043 0204 	orr.w	r2, r3, #4
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8004be8:	69fb      	ldr	r3, [r7, #28]
 8004bea:	f003 0308 	and.w	r3, r3, #8
 8004bee:	2b00      	cmp	r3, #0
 8004bf0:	d00f      	beq.n	8004c12 <HAL_UART_IRQHandler+0xfa>
 8004bf2:	69bb      	ldr	r3, [r7, #24]
 8004bf4:	f003 0320 	and.w	r3, r3, #32
 8004bf8:	2b00      	cmp	r3, #0
 8004bfa:	d104      	bne.n	8004c06 <HAL_UART_IRQHandler+0xee>
 8004bfc:	697b      	ldr	r3, [r7, #20]
 8004bfe:	f003 0301 	and.w	r3, r3, #1
 8004c02:	2b00      	cmp	r3, #0
 8004c04:	d005      	beq.n	8004c12 <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004c0a:	f043 0208 	orr.w	r2, r3, #8
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004c16:	2b00      	cmp	r3, #0
 8004c18:	d078      	beq.n	8004d0c <HAL_UART_IRQHandler+0x1f4>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004c1a:	69fb      	ldr	r3, [r7, #28]
 8004c1c:	f003 0320 	and.w	r3, r3, #32
 8004c20:	2b00      	cmp	r3, #0
 8004c22:	d007      	beq.n	8004c34 <HAL_UART_IRQHandler+0x11c>
 8004c24:	69bb      	ldr	r3, [r7, #24]
 8004c26:	f003 0320 	and.w	r3, r3, #32
 8004c2a:	2b00      	cmp	r3, #0
 8004c2c:	d002      	beq.n	8004c34 <HAL_UART_IRQHandler+0x11c>
      {
        UART_Receive_IT(huart);
 8004c2e:	6878      	ldr	r0, [r7, #4]
 8004c30:	f000 f96f 	bl	8004f12 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	681b      	ldr	r3, [r3, #0]
 8004c38:	695b      	ldr	r3, [r3, #20]
 8004c3a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004c3e:	2b40      	cmp	r3, #64	; 0x40
 8004c40:	bf0c      	ite	eq
 8004c42:	2301      	moveq	r3, #1
 8004c44:	2300      	movne	r3, #0
 8004c46:	b2db      	uxtb	r3, r3
 8004c48:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004c4e:	f003 0308 	and.w	r3, r3, #8
 8004c52:	2b00      	cmp	r3, #0
 8004c54:	d102      	bne.n	8004c5c <HAL_UART_IRQHandler+0x144>
 8004c56:	68fb      	ldr	r3, [r7, #12]
 8004c58:	2b00      	cmp	r3, #0
 8004c5a:	d031      	beq.n	8004cc0 <HAL_UART_IRQHandler+0x1a8>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8004c5c:	6878      	ldr	r0, [r7, #4]
 8004c5e:	f000 f8b9 	bl	8004dd4 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	681b      	ldr	r3, [r3, #0]
 8004c66:	695b      	ldr	r3, [r3, #20]
 8004c68:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004c6c:	2b40      	cmp	r3, #64	; 0x40
 8004c6e:	d123      	bne.n	8004cb8 <HAL_UART_IRQHandler+0x1a0>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	687a      	ldr	r2, [r7, #4]
 8004c76:	6812      	ldr	r2, [r2, #0]
 8004c78:	6952      	ldr	r2, [r2, #20]
 8004c7a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004c7e:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004c84:	2b00      	cmp	r3, #0
 8004c86:	d013      	beq.n	8004cb0 <HAL_UART_IRQHandler+0x198>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004c8c:	4a21      	ldr	r2, [pc, #132]	; (8004d14 <HAL_UART_IRQHandler+0x1fc>)
 8004c8e:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004c94:	4618      	mov	r0, r3
 8004c96:	f7fb fdc2 	bl	800081e <HAL_DMA_Abort_IT>
 8004c9a:	4603      	mov	r3, r0
 8004c9c:	2b00      	cmp	r3, #0
 8004c9e:	d016      	beq.n	8004cce <HAL_UART_IRQHandler+0x1b6>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004ca4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004ca6:	687a      	ldr	r2, [r7, #4]
 8004ca8:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8004caa:	4610      	mov	r0, r2
 8004cac:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004cae:	e00e      	b.n	8004cce <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8004cb0:	6878      	ldr	r0, [r7, #4]
 8004cb2:	f000 f83b 	bl	8004d2c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004cb6:	e00a      	b.n	8004cce <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8004cb8:	6878      	ldr	r0, [r7, #4]
 8004cba:	f000 f837 	bl	8004d2c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004cbe:	e006      	b.n	8004cce <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8004cc0:	6878      	ldr	r0, [r7, #4]
 8004cc2:	f000 f833 	bl	8004d2c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	2200      	movs	r2, #0
 8004cca:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 8004ccc:	e01e      	b.n	8004d0c <HAL_UART_IRQHandler+0x1f4>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004cce:	bf00      	nop
    return;
 8004cd0:	e01c      	b.n	8004d0c <HAL_UART_IRQHandler+0x1f4>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8004cd2:	69fb      	ldr	r3, [r7, #28]
 8004cd4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004cd8:	2b00      	cmp	r3, #0
 8004cda:	d008      	beq.n	8004cee <HAL_UART_IRQHandler+0x1d6>
 8004cdc:	69bb      	ldr	r3, [r7, #24]
 8004cde:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004ce2:	2b00      	cmp	r3, #0
 8004ce4:	d003      	beq.n	8004cee <HAL_UART_IRQHandler+0x1d6>
  {
    UART_Transmit_IT(huart);
 8004ce6:	6878      	ldr	r0, [r7, #4]
 8004ce8:	f000 f8a6 	bl	8004e38 <UART_Transmit_IT>
    return;
 8004cec:	e00f      	b.n	8004d0e <HAL_UART_IRQHandler+0x1f6>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8004cee:	69fb      	ldr	r3, [r7, #28]
 8004cf0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004cf4:	2b00      	cmp	r3, #0
 8004cf6:	d00a      	beq.n	8004d0e <HAL_UART_IRQHandler+0x1f6>
 8004cf8:	69bb      	ldr	r3, [r7, #24]
 8004cfa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004cfe:	2b00      	cmp	r3, #0
 8004d00:	d005      	beq.n	8004d0e <HAL_UART_IRQHandler+0x1f6>
  {
    UART_EndTransmit_IT(huart);
 8004d02:	6878      	ldr	r0, [r7, #4]
 8004d04:	f000 f8ed 	bl	8004ee2 <UART_EndTransmit_IT>
    return;
 8004d08:	bf00      	nop
 8004d0a:	e000      	b.n	8004d0e <HAL_UART_IRQHandler+0x1f6>
    return;
 8004d0c:	bf00      	nop
  }
}
 8004d0e:	3720      	adds	r7, #32
 8004d10:	46bd      	mov	sp, r7
 8004d12:	bd80      	pop	{r7, pc}
 8004d14:	08004e11 	.word	0x08004e11

08004d18 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004d18:	b480      	push	{r7}
 8004d1a:	b083      	sub	sp, #12
 8004d1c:	af00      	add	r7, sp, #0
 8004d1e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8004d20:	bf00      	nop
 8004d22:	370c      	adds	r7, #12
 8004d24:	46bd      	mov	sp, r7
 8004d26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d2a:	4770      	bx	lr

08004d2c <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004d2c:	b480      	push	{r7}
 8004d2e:	b083      	sub	sp, #12
 8004d30:	af00      	add	r7, sp, #0
 8004d32:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8004d34:	bf00      	nop
 8004d36:	370c      	adds	r7, #12
 8004d38:	46bd      	mov	sp, r7
 8004d3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d3e:	4770      	bx	lr

08004d40 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8004d40:	b580      	push	{r7, lr}
 8004d42:	b084      	sub	sp, #16
 8004d44:	af00      	add	r7, sp, #0
 8004d46:	60f8      	str	r0, [r7, #12]
 8004d48:	60b9      	str	r1, [r7, #8]
 8004d4a:	603b      	str	r3, [r7, #0]
 8004d4c:	4613      	mov	r3, r2
 8004d4e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004d50:	e02c      	b.n	8004dac <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004d52:	69bb      	ldr	r3, [r7, #24]
 8004d54:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004d58:	d028      	beq.n	8004dac <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8004d5a:	69bb      	ldr	r3, [r7, #24]
 8004d5c:	2b00      	cmp	r3, #0
 8004d5e:	d007      	beq.n	8004d70 <UART_WaitOnFlagUntilTimeout+0x30>
 8004d60:	f7fb fc20 	bl	80005a4 <HAL_GetTick>
 8004d64:	4602      	mov	r2, r0
 8004d66:	683b      	ldr	r3, [r7, #0]
 8004d68:	1ad2      	subs	r2, r2, r3
 8004d6a:	69bb      	ldr	r3, [r7, #24]
 8004d6c:	429a      	cmp	r2, r3
 8004d6e:	d91d      	bls.n	8004dac <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004d70:	68fb      	ldr	r3, [r7, #12]
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	68fa      	ldr	r2, [r7, #12]
 8004d76:	6812      	ldr	r2, [r2, #0]
 8004d78:	68d2      	ldr	r2, [r2, #12]
 8004d7a:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8004d7e:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004d80:	68fb      	ldr	r3, [r7, #12]
 8004d82:	681b      	ldr	r3, [r3, #0]
 8004d84:	68fa      	ldr	r2, [r7, #12]
 8004d86:	6812      	ldr	r2, [r2, #0]
 8004d88:	6952      	ldr	r2, [r2, #20]
 8004d8a:	f022 0201 	bic.w	r2, r2, #1
 8004d8e:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8004d90:	68fb      	ldr	r3, [r7, #12]
 8004d92:	2220      	movs	r2, #32
 8004d94:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8004d98:	68fb      	ldr	r3, [r7, #12]
 8004d9a:	2220      	movs	r2, #32
 8004d9c:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8004da0:	68fb      	ldr	r3, [r7, #12]
 8004da2:	2200      	movs	r2, #0
 8004da4:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 8004da8:	2303      	movs	r3, #3
 8004daa:	e00f      	b.n	8004dcc <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004dac:	68fb      	ldr	r3, [r7, #12]
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	681a      	ldr	r2, [r3, #0]
 8004db2:	68bb      	ldr	r3, [r7, #8]
 8004db4:	401a      	ands	r2, r3
 8004db6:	68bb      	ldr	r3, [r7, #8]
 8004db8:	429a      	cmp	r2, r3
 8004dba:	bf0c      	ite	eq
 8004dbc:	2301      	moveq	r3, #1
 8004dbe:	2300      	movne	r3, #0
 8004dc0:	b2db      	uxtb	r3, r3
 8004dc2:	461a      	mov	r2, r3
 8004dc4:	79fb      	ldrb	r3, [r7, #7]
 8004dc6:	429a      	cmp	r2, r3
 8004dc8:	d0c3      	beq.n	8004d52 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004dca:	2300      	movs	r3, #0
}
 8004dcc:	4618      	mov	r0, r3
 8004dce:	3710      	adds	r7, #16
 8004dd0:	46bd      	mov	sp, r7
 8004dd2:	bd80      	pop	{r7, pc}

08004dd4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004dd4:	b480      	push	{r7}
 8004dd6:	b083      	sub	sp, #12
 8004dd8:	af00      	add	r7, sp, #0
 8004dda:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	687a      	ldr	r2, [r7, #4]
 8004de2:	6812      	ldr	r2, [r2, #0]
 8004de4:	68d2      	ldr	r2, [r2, #12]
 8004de6:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8004dea:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	687a      	ldr	r2, [r7, #4]
 8004df2:	6812      	ldr	r2, [r2, #0]
 8004df4:	6952      	ldr	r2, [r2, #20]
 8004df6:	f022 0201 	bic.w	r2, r2, #1
 8004dfa:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	2220      	movs	r2, #32
 8004e00:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 8004e04:	bf00      	nop
 8004e06:	370c      	adds	r7, #12
 8004e08:	46bd      	mov	sp, r7
 8004e0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e0e:	4770      	bx	lr

08004e10 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004e10:	b580      	push	{r7, lr}
 8004e12:	b084      	sub	sp, #16
 8004e14:	af00      	add	r7, sp, #0
 8004e16:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004e1c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8004e1e:	68fb      	ldr	r3, [r7, #12]
 8004e20:	2200      	movs	r2, #0
 8004e22:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8004e24:	68fb      	ldr	r3, [r7, #12]
 8004e26:	2200      	movs	r2, #0
 8004e28:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004e2a:	68f8      	ldr	r0, [r7, #12]
 8004e2c:	f7ff ff7e 	bl	8004d2c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004e30:	bf00      	nop
 8004e32:	3710      	adds	r7, #16
 8004e34:	46bd      	mov	sp, r7
 8004e36:	bd80      	pop	{r7, pc}

08004e38 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8004e38:	b480      	push	{r7}
 8004e3a:	b085      	sub	sp, #20
 8004e3c:	af00      	add	r7, sp, #0
 8004e3e:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8004e46:	b2db      	uxtb	r3, r3
 8004e48:	2b21      	cmp	r3, #33	; 0x21
 8004e4a:	d143      	bne.n	8004ed4 <UART_Transmit_IT+0x9c>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	689b      	ldr	r3, [r3, #8]
 8004e50:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004e54:	d119      	bne.n	8004e8a <UART_Transmit_IT+0x52>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	6a1b      	ldr	r3, [r3, #32]
 8004e5a:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	681b      	ldr	r3, [r3, #0]
 8004e60:	68fa      	ldr	r2, [r7, #12]
 8004e62:	8812      	ldrh	r2, [r2, #0]
 8004e64:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004e68:	605a      	str	r2, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	691b      	ldr	r3, [r3, #16]
 8004e6e:	2b00      	cmp	r3, #0
 8004e70:	d105      	bne.n	8004e7e <UART_Transmit_IT+0x46>
      {
        huart->pTxBuffPtr += 2U;
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	6a1b      	ldr	r3, [r3, #32]
 8004e76:	1c9a      	adds	r2, r3, #2
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	621a      	str	r2, [r3, #32]
 8004e7c:	e00e      	b.n	8004e9c <UART_Transmit_IT+0x64>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	6a1b      	ldr	r3, [r3, #32]
 8004e82:	1c5a      	adds	r2, r3, #1
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	621a      	str	r2, [r3, #32]
 8004e88:	e008      	b.n	8004e9c <UART_Transmit_IT+0x64>
      }
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	681a      	ldr	r2, [r3, #0]
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	6a1b      	ldr	r3, [r3, #32]
 8004e92:	1c58      	adds	r0, r3, #1
 8004e94:	6879      	ldr	r1, [r7, #4]
 8004e96:	6208      	str	r0, [r1, #32]
 8004e98:	781b      	ldrb	r3, [r3, #0]
 8004e9a:	6053      	str	r3, [r2, #4]
    }

    if (--huart->TxXferCount == 0U)
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004ea0:	b29b      	uxth	r3, r3
 8004ea2:	3b01      	subs	r3, #1
 8004ea4:	b29b      	uxth	r3, r3
 8004ea6:	687a      	ldr	r2, [r7, #4]
 8004ea8:	4619      	mov	r1, r3
 8004eaa:	84d1      	strh	r1, [r2, #38]	; 0x26
 8004eac:	2b00      	cmp	r3, #0
 8004eae:	d10f      	bne.n	8004ed0 <UART_Transmit_IT+0x98>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	687a      	ldr	r2, [r7, #4]
 8004eb6:	6812      	ldr	r2, [r2, #0]
 8004eb8:	68d2      	ldr	r2, [r2, #12]
 8004eba:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004ebe:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	687a      	ldr	r2, [r7, #4]
 8004ec6:	6812      	ldr	r2, [r2, #0]
 8004ec8:	68d2      	ldr	r2, [r2, #12]
 8004eca:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004ece:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8004ed0:	2300      	movs	r3, #0
 8004ed2:	e000      	b.n	8004ed6 <UART_Transmit_IT+0x9e>
  }
  else
  {
    return HAL_BUSY;
 8004ed4:	2302      	movs	r3, #2
  }
}
 8004ed6:	4618      	mov	r0, r3
 8004ed8:	3714      	adds	r7, #20
 8004eda:	46bd      	mov	sp, r7
 8004edc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ee0:	4770      	bx	lr

08004ee2 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004ee2:	b580      	push	{r7, lr}
 8004ee4:	b082      	sub	sp, #8
 8004ee6:	af00      	add	r7, sp, #0
 8004ee8:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	681b      	ldr	r3, [r3, #0]
 8004eee:	687a      	ldr	r2, [r7, #4]
 8004ef0:	6812      	ldr	r2, [r2, #0]
 8004ef2:	68d2      	ldr	r2, [r2, #12]
 8004ef4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004ef8:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	2220      	movs	r2, #32
 8004efe:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004f02:	6878      	ldr	r0, [r7, #4]
 8004f04:	f7ff ff08 	bl	8004d18 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8004f08:	2300      	movs	r3, #0
}
 8004f0a:	4618      	mov	r0, r3
 8004f0c:	3708      	adds	r7, #8
 8004f0e:	46bd      	mov	sp, r7
 8004f10:	bd80      	pop	{r7, pc}

08004f12 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8004f12:	b580      	push	{r7, lr}
 8004f14:	b084      	sub	sp, #16
 8004f16:	af00      	add	r7, sp, #0
 8004f18:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8004f20:	b2db      	uxtb	r3, r3
 8004f22:	2b22      	cmp	r3, #34	; 0x22
 8004f24:	d171      	bne.n	800500a <UART_Receive_IT+0xf8>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	689b      	ldr	r3, [r3, #8]
 8004f2a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004f2e:	d123      	bne.n	8004f78 <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t *) huart->pRxBuffPtr;
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004f34:	60fb      	str	r3, [r7, #12]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	691b      	ldr	r3, [r3, #16]
 8004f3a:	2b00      	cmp	r3, #0
 8004f3c:	d10e      	bne.n	8004f5c <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	681b      	ldr	r3, [r3, #0]
 8004f42:	685b      	ldr	r3, [r3, #4]
 8004f44:	b29b      	uxth	r3, r3
 8004f46:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004f4a:	b29a      	uxth	r2, r3
 8004f4c:	68fb      	ldr	r3, [r7, #12]
 8004f4e:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004f54:	1c9a      	adds	r2, r3, #2
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	629a      	str	r2, [r3, #40]	; 0x28
 8004f5a:	e029      	b.n	8004fb0 <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	685b      	ldr	r3, [r3, #4]
 8004f62:	b29b      	uxth	r3, r3
 8004f64:	b2db      	uxtb	r3, r3
 8004f66:	b29a      	uxth	r2, r3
 8004f68:	68fb      	ldr	r3, [r7, #12]
 8004f6a:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004f70:	1c5a      	adds	r2, r3, #1
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	629a      	str	r2, [r3, #40]	; 0x28
 8004f76:	e01b      	b.n	8004fb0 <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if (huart->Init.Parity == UART_PARITY_NONE)
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	691b      	ldr	r3, [r3, #16]
 8004f7c:	2b00      	cmp	r3, #0
 8004f7e:	d10a      	bne.n	8004f96 <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004f84:	1c59      	adds	r1, r3, #1
 8004f86:	687a      	ldr	r2, [r7, #4]
 8004f88:	6291      	str	r1, [r2, #40]	; 0x28
 8004f8a:	687a      	ldr	r2, [r7, #4]
 8004f8c:	6812      	ldr	r2, [r2, #0]
 8004f8e:	6852      	ldr	r2, [r2, #4]
 8004f90:	b2d2      	uxtb	r2, r2
 8004f92:	701a      	strb	r2, [r3, #0]
 8004f94:	e00c      	b.n	8004fb0 <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004f9a:	1c59      	adds	r1, r3, #1
 8004f9c:	687a      	ldr	r2, [r7, #4]
 8004f9e:	6291      	str	r1, [r2, #40]	; 0x28
 8004fa0:	687a      	ldr	r2, [r7, #4]
 8004fa2:	6812      	ldr	r2, [r2, #0]
 8004fa4:	6852      	ldr	r2, [r2, #4]
 8004fa6:	b2d2      	uxtb	r2, r2
 8004fa8:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8004fac:	b2d2      	uxtb	r2, r2
 8004fae:	701a      	strb	r2, [r3, #0]
      }
    }

    if (--huart->RxXferCount == 0U)
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004fb4:	b29b      	uxth	r3, r3
 8004fb6:	3b01      	subs	r3, #1
 8004fb8:	b29b      	uxth	r3, r3
 8004fba:	687a      	ldr	r2, [r7, #4]
 8004fbc:	4619      	mov	r1, r3
 8004fbe:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8004fc0:	2b00      	cmp	r3, #0
 8004fc2:	d120      	bne.n	8005006 <UART_Receive_IT+0xf4>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	681b      	ldr	r3, [r3, #0]
 8004fc8:	687a      	ldr	r2, [r7, #4]
 8004fca:	6812      	ldr	r2, [r2, #0]
 8004fcc:	68d2      	ldr	r2, [r2, #12]
 8004fce:	f022 0220 	bic.w	r2, r2, #32
 8004fd2:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	687a      	ldr	r2, [r7, #4]
 8004fda:	6812      	ldr	r2, [r2, #0]
 8004fdc:	68d2      	ldr	r2, [r2, #12]
 8004fde:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004fe2:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	681b      	ldr	r3, [r3, #0]
 8004fe8:	687a      	ldr	r2, [r7, #4]
 8004fea:	6812      	ldr	r2, [r2, #0]
 8004fec:	6952      	ldr	r2, [r2, #20]
 8004fee:	f022 0201 	bic.w	r2, r2, #1
 8004ff2:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	2220      	movs	r2, #32
 8004ff8:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 8004ffc:	6878      	ldr	r0, [r7, #4]
 8004ffe:	f003 fbf3 	bl	80087e8 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 8005002:	2300      	movs	r3, #0
 8005004:	e002      	b.n	800500c <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 8005006:	2300      	movs	r3, #0
 8005008:	e000      	b.n	800500c <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 800500a:	2302      	movs	r3, #2
  }
}
 800500c:	4618      	mov	r0, r3
 800500e:	3710      	adds	r7, #16
 8005010:	46bd      	mov	sp, r7
 8005012:	bd80      	pop	{r7, pc}

08005014 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005014:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005018:	b0a3      	sub	sp, #140	; 0x8c
 800501a:	af00      	add	r7, sp, #0
 800501c:	67f8      	str	r0, [r7, #124]	; 0x7c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800501e:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8005020:	6819      	ldr	r1, [r3, #0]
 8005022:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	691b      	ldr	r3, [r3, #16]
 8005028:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800502c:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800502e:	68db      	ldr	r3, [r3, #12]
 8005030:	4313      	orrs	r3, r2
 8005032:	610b      	str	r3, [r1, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005034:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8005036:	689a      	ldr	r2, [r3, #8]
 8005038:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800503a:	691b      	ldr	r3, [r3, #16]
 800503c:	431a      	orrs	r2, r3
 800503e:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8005040:	695b      	ldr	r3, [r3, #20]
 8005042:	431a      	orrs	r2, r3
 8005044:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8005046:	69db      	ldr	r3, [r3, #28]
 8005048:	4313      	orrs	r3, r2
 800504a:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  MODIFY_REG(huart->Instance->CR1,
 800504e:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8005050:	6819      	ldr	r1, [r3, #0]
 8005052:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8005054:	681b      	ldr	r3, [r3, #0]
 8005056:	68db      	ldr	r3, [r3, #12]
 8005058:	f423 4216 	bic.w	r2, r3, #38400	; 0x9600
 800505c:	f022 020c 	bic.w	r2, r2, #12
 8005060:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8005064:	4313      	orrs	r3, r2
 8005066:	60cb      	str	r3, [r1, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005068:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800506a:	6819      	ldr	r1, [r3, #0]
 800506c:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800506e:	681b      	ldr	r3, [r3, #0]
 8005070:	695b      	ldr	r3, [r3, #20]
 8005072:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005076:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8005078:	699b      	ldr	r3, [r3, #24]
 800507a:	4313      	orrs	r3, r2
 800507c:	614b      	str	r3, [r1, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800507e:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8005080:	69db      	ldr	r3, [r3, #28]
 8005082:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005086:	f040 8171 	bne.w	800536c <UART_SetConfig+0x358>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800508a:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	4ab4      	ldr	r2, [pc, #720]	; (8005360 <UART_SetConfig+0x34c>)
 8005090:	4293      	cmp	r3, r2
 8005092:	d005      	beq.n	80050a0 <UART_SetConfig+0x8c>
 8005094:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8005096:	681b      	ldr	r3, [r3, #0]
 8005098:	4ab2      	ldr	r2, [pc, #712]	; (8005364 <UART_SetConfig+0x350>)
 800509a:	4293      	cmp	r3, r2
 800509c:	f040 80b1 	bne.w	8005202 <UART_SetConfig+0x1ee>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80050a0:	f7fe fc50 	bl	8003944 <HAL_RCC_GetPCLK2Freq>
 80050a4:	f8c7 0080 	str.w	r0, [r7, #128]	; 0x80
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80050a8:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80050aa:	681d      	ldr	r5, [r3, #0]
 80050ac:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80050b0:	4619      	mov	r1, r3
 80050b2:	f04f 0200 	mov.w	r2, #0
 80050b6:	460b      	mov	r3, r1
 80050b8:	4614      	mov	r4, r2
 80050ba:	18db      	adds	r3, r3, r3
 80050bc:	eb44 0404 	adc.w	r4, r4, r4
 80050c0:	185b      	adds	r3, r3, r1
 80050c2:	eb44 0402 	adc.w	r4, r4, r2
 80050c6:	00e0      	lsls	r0, r4, #3
 80050c8:	6478      	str	r0, [r7, #68]	; 0x44
 80050ca:	6c78      	ldr	r0, [r7, #68]	; 0x44
 80050cc:	ea40 7053 	orr.w	r0, r0, r3, lsr #29
 80050d0:	6478      	str	r0, [r7, #68]	; 0x44
 80050d2:	00db      	lsls	r3, r3, #3
 80050d4:	643b      	str	r3, [r7, #64]	; 0x40
 80050d6:	e9d7 3410 	ldrd	r3, r4, [r7, #64]	; 0x40
 80050da:	eb13 0801 	adds.w	r8, r3, r1
 80050de:	eb44 0902 	adc.w	r9, r4, r2
 80050e2:	4640      	mov	r0, r8
 80050e4:	4649      	mov	r1, r9
 80050e6:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80050e8:	685b      	ldr	r3, [r3, #4]
 80050ea:	f04f 0400 	mov.w	r4, #0
 80050ee:	18db      	adds	r3, r3, r3
 80050f0:	eb44 0404 	adc.w	r4, r4, r4
 80050f4:	461a      	mov	r2, r3
 80050f6:	4623      	mov	r3, r4
 80050f8:	f7fb f866 	bl	80001c8 <__aeabi_uldivmod>
 80050fc:	4603      	mov	r3, r0
 80050fe:	460c      	mov	r4, r1
 8005100:	461a      	mov	r2, r3
 8005102:	4b99      	ldr	r3, [pc, #612]	; (8005368 <UART_SetConfig+0x354>)
 8005104:	fba3 2302 	umull	r2, r3, r3, r2
 8005108:	095b      	lsrs	r3, r3, #5
 800510a:	011e      	lsls	r6, r3, #4
 800510c:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8005110:	4619      	mov	r1, r3
 8005112:	f04f 0200 	mov.w	r2, #0
 8005116:	460b      	mov	r3, r1
 8005118:	4614      	mov	r4, r2
 800511a:	18db      	adds	r3, r3, r3
 800511c:	eb44 0404 	adc.w	r4, r4, r4
 8005120:	185b      	adds	r3, r3, r1
 8005122:	eb44 0402 	adc.w	r4, r4, r2
 8005126:	00e0      	lsls	r0, r4, #3
 8005128:	63f8      	str	r0, [r7, #60]	; 0x3c
 800512a:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 800512c:	ea40 7053 	orr.w	r0, r0, r3, lsr #29
 8005130:	63f8      	str	r0, [r7, #60]	; 0x3c
 8005132:	00db      	lsls	r3, r3, #3
 8005134:	63bb      	str	r3, [r7, #56]	; 0x38
 8005136:	e9d7 340e 	ldrd	r3, r4, [r7, #56]	; 0x38
 800513a:	eb13 0801 	adds.w	r8, r3, r1
 800513e:	eb44 0902 	adc.w	r9, r4, r2
 8005142:	4640      	mov	r0, r8
 8005144:	4649      	mov	r1, r9
 8005146:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8005148:	685b      	ldr	r3, [r3, #4]
 800514a:	f04f 0400 	mov.w	r4, #0
 800514e:	18db      	adds	r3, r3, r3
 8005150:	eb44 0404 	adc.w	r4, r4, r4
 8005154:	461a      	mov	r2, r3
 8005156:	4623      	mov	r3, r4
 8005158:	f7fb f836 	bl	80001c8 <__aeabi_uldivmod>
 800515c:	4603      	mov	r3, r0
 800515e:	460c      	mov	r4, r1
 8005160:	461a      	mov	r2, r3
 8005162:	4b81      	ldr	r3, [pc, #516]	; (8005368 <UART_SetConfig+0x354>)
 8005164:	fba3 1302 	umull	r1, r3, r3, r2
 8005168:	095b      	lsrs	r3, r3, #5
 800516a:	2164      	movs	r1, #100	; 0x64
 800516c:	fb01 f303 	mul.w	r3, r1, r3
 8005170:	1ad3      	subs	r3, r2, r3
 8005172:	00db      	lsls	r3, r3, #3
 8005174:	3332      	adds	r3, #50	; 0x32
 8005176:	4a7c      	ldr	r2, [pc, #496]	; (8005368 <UART_SetConfig+0x354>)
 8005178:	fba2 2303 	umull	r2, r3, r2, r3
 800517c:	095b      	lsrs	r3, r3, #5
 800517e:	005b      	lsls	r3, r3, #1
 8005180:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8005184:	441e      	add	r6, r3
 8005186:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800518a:	4619      	mov	r1, r3
 800518c:	f04f 0200 	mov.w	r2, #0
 8005190:	460b      	mov	r3, r1
 8005192:	4614      	mov	r4, r2
 8005194:	18db      	adds	r3, r3, r3
 8005196:	eb44 0404 	adc.w	r4, r4, r4
 800519a:	185b      	adds	r3, r3, r1
 800519c:	eb44 0402 	adc.w	r4, r4, r2
 80051a0:	00e0      	lsls	r0, r4, #3
 80051a2:	6378      	str	r0, [r7, #52]	; 0x34
 80051a4:	6b78      	ldr	r0, [r7, #52]	; 0x34
 80051a6:	ea40 7053 	orr.w	r0, r0, r3, lsr #29
 80051aa:	6378      	str	r0, [r7, #52]	; 0x34
 80051ac:	00db      	lsls	r3, r3, #3
 80051ae:	633b      	str	r3, [r7, #48]	; 0x30
 80051b0:	e9d7 340c 	ldrd	r3, r4, [r7, #48]	; 0x30
 80051b4:	eb13 0801 	adds.w	r8, r3, r1
 80051b8:	eb44 0902 	adc.w	r9, r4, r2
 80051bc:	4640      	mov	r0, r8
 80051be:	4649      	mov	r1, r9
 80051c0:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80051c2:	685b      	ldr	r3, [r3, #4]
 80051c4:	f04f 0400 	mov.w	r4, #0
 80051c8:	18db      	adds	r3, r3, r3
 80051ca:	eb44 0404 	adc.w	r4, r4, r4
 80051ce:	461a      	mov	r2, r3
 80051d0:	4623      	mov	r3, r4
 80051d2:	f7fa fff9 	bl	80001c8 <__aeabi_uldivmod>
 80051d6:	4603      	mov	r3, r0
 80051d8:	460c      	mov	r4, r1
 80051da:	461a      	mov	r2, r3
 80051dc:	4b62      	ldr	r3, [pc, #392]	; (8005368 <UART_SetConfig+0x354>)
 80051de:	fba3 1302 	umull	r1, r3, r3, r2
 80051e2:	095b      	lsrs	r3, r3, #5
 80051e4:	2164      	movs	r1, #100	; 0x64
 80051e6:	fb01 f303 	mul.w	r3, r1, r3
 80051ea:	1ad3      	subs	r3, r2, r3
 80051ec:	00db      	lsls	r3, r3, #3
 80051ee:	3332      	adds	r3, #50	; 0x32
 80051f0:	4a5d      	ldr	r2, [pc, #372]	; (8005368 <UART_SetConfig+0x354>)
 80051f2:	fba2 2303 	umull	r2, r3, r2, r3
 80051f6:	095b      	lsrs	r3, r3, #5
 80051f8:	f003 0307 	and.w	r3, r3, #7
 80051fc:	4433      	add	r3, r6
 80051fe:	60ab      	str	r3, [r5, #8]
 8005200:	e240      	b.n	8005684 <UART_SetConfig+0x670>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8005202:	f7fe fb8b 	bl	800391c <HAL_RCC_GetPCLK1Freq>
 8005206:	f8c7 0080 	str.w	r0, [r7, #128]	; 0x80
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800520a:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800520c:	681a      	ldr	r2, [r3, #0]
 800520e:	673a      	str	r2, [r7, #112]	; 0x70
 8005210:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8005214:	4619      	mov	r1, r3
 8005216:	f04f 0200 	mov.w	r2, #0
 800521a:	460b      	mov	r3, r1
 800521c:	4614      	mov	r4, r2
 800521e:	18db      	adds	r3, r3, r3
 8005220:	eb44 0404 	adc.w	r4, r4, r4
 8005224:	185b      	adds	r3, r3, r1
 8005226:	eb44 0402 	adc.w	r4, r4, r2
 800522a:	00e0      	lsls	r0, r4, #3
 800522c:	62f8      	str	r0, [r7, #44]	; 0x2c
 800522e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8005230:	ea40 7053 	orr.w	r0, r0, r3, lsr #29
 8005234:	62f8      	str	r0, [r7, #44]	; 0x2c
 8005236:	00db      	lsls	r3, r3, #3
 8005238:	62bb      	str	r3, [r7, #40]	; 0x28
 800523a:	e9d7 340a 	ldrd	r3, r4, [r7, #40]	; 0x28
 800523e:	185d      	adds	r5, r3, r1
 8005240:	eb44 0602 	adc.w	r6, r4, r2
 8005244:	4628      	mov	r0, r5
 8005246:	4631      	mov	r1, r6
 8005248:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800524a:	685b      	ldr	r3, [r3, #4]
 800524c:	f04f 0400 	mov.w	r4, #0
 8005250:	18db      	adds	r3, r3, r3
 8005252:	eb44 0404 	adc.w	r4, r4, r4
 8005256:	461a      	mov	r2, r3
 8005258:	4623      	mov	r3, r4
 800525a:	f7fa ffb5 	bl	80001c8 <__aeabi_uldivmod>
 800525e:	4603      	mov	r3, r0
 8005260:	460c      	mov	r4, r1
 8005262:	461a      	mov	r2, r3
 8005264:	4b40      	ldr	r3, [pc, #256]	; (8005368 <UART_SetConfig+0x354>)
 8005266:	fba3 2302 	umull	r2, r3, r3, r2
 800526a:	095b      	lsrs	r3, r3, #5
 800526c:	011e      	lsls	r6, r3, #4
 800526e:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8005272:	4619      	mov	r1, r3
 8005274:	f04f 0200 	mov.w	r2, #0
 8005278:	460b      	mov	r3, r1
 800527a:	4614      	mov	r4, r2
 800527c:	18db      	adds	r3, r3, r3
 800527e:	eb44 0404 	adc.w	r4, r4, r4
 8005282:	185b      	adds	r3, r3, r1
 8005284:	eb44 0402 	adc.w	r4, r4, r2
 8005288:	ea4f 0bc4 	mov.w	fp, r4, lsl #3
 800528c:	ea4b 7b53 	orr.w	fp, fp, r3, lsr #29
 8005290:	ea4f 0ac3 	mov.w	sl, r3, lsl #3
 8005294:	4653      	mov	r3, sl
 8005296:	465c      	mov	r4, fp
 8005298:	eb13 0a01 	adds.w	sl, r3, r1
 800529c:	eb44 0b02 	adc.w	fp, r4, r2
 80052a0:	4650      	mov	r0, sl
 80052a2:	4659      	mov	r1, fp
 80052a4:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80052a6:	685b      	ldr	r3, [r3, #4]
 80052a8:	f04f 0400 	mov.w	r4, #0
 80052ac:	18db      	adds	r3, r3, r3
 80052ae:	eb44 0404 	adc.w	r4, r4, r4
 80052b2:	461a      	mov	r2, r3
 80052b4:	4623      	mov	r3, r4
 80052b6:	f7fa ff87 	bl	80001c8 <__aeabi_uldivmod>
 80052ba:	4603      	mov	r3, r0
 80052bc:	460c      	mov	r4, r1
 80052be:	461a      	mov	r2, r3
 80052c0:	4b29      	ldr	r3, [pc, #164]	; (8005368 <UART_SetConfig+0x354>)
 80052c2:	fba3 1302 	umull	r1, r3, r3, r2
 80052c6:	095b      	lsrs	r3, r3, #5
 80052c8:	2164      	movs	r1, #100	; 0x64
 80052ca:	fb01 f303 	mul.w	r3, r1, r3
 80052ce:	1ad3      	subs	r3, r2, r3
 80052d0:	00db      	lsls	r3, r3, #3
 80052d2:	3332      	adds	r3, #50	; 0x32
 80052d4:	4a24      	ldr	r2, [pc, #144]	; (8005368 <UART_SetConfig+0x354>)
 80052d6:	fba2 2303 	umull	r2, r3, r2, r3
 80052da:	095b      	lsrs	r3, r3, #5
 80052dc:	005b      	lsls	r3, r3, #1
 80052de:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80052e2:	441e      	add	r6, r3
 80052e4:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80052e8:	4619      	mov	r1, r3
 80052ea:	f04f 0200 	mov.w	r2, #0
 80052ee:	460b      	mov	r3, r1
 80052f0:	4614      	mov	r4, r2
 80052f2:	18db      	adds	r3, r3, r3
 80052f4:	eb44 0404 	adc.w	r4, r4, r4
 80052f8:	185b      	adds	r3, r3, r1
 80052fa:	eb44 0402 	adc.w	r4, r4, r2
 80052fe:	ea4f 09c4 	mov.w	r9, r4, lsl #3
 8005302:	ea49 7953 	orr.w	r9, r9, r3, lsr #29
 8005306:	ea4f 08c3 	mov.w	r8, r3, lsl #3
 800530a:	4643      	mov	r3, r8
 800530c:	464c      	mov	r4, r9
 800530e:	eb13 0801 	adds.w	r8, r3, r1
 8005312:	eb44 0902 	adc.w	r9, r4, r2
 8005316:	4640      	mov	r0, r8
 8005318:	4649      	mov	r1, r9
 800531a:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800531c:	685b      	ldr	r3, [r3, #4]
 800531e:	f04f 0400 	mov.w	r4, #0
 8005322:	18db      	adds	r3, r3, r3
 8005324:	eb44 0404 	adc.w	r4, r4, r4
 8005328:	461a      	mov	r2, r3
 800532a:	4623      	mov	r3, r4
 800532c:	f7fa ff4c 	bl	80001c8 <__aeabi_uldivmod>
 8005330:	4603      	mov	r3, r0
 8005332:	460c      	mov	r4, r1
 8005334:	461a      	mov	r2, r3
 8005336:	4b0c      	ldr	r3, [pc, #48]	; (8005368 <UART_SetConfig+0x354>)
 8005338:	fba3 1302 	umull	r1, r3, r3, r2
 800533c:	095b      	lsrs	r3, r3, #5
 800533e:	2164      	movs	r1, #100	; 0x64
 8005340:	fb01 f303 	mul.w	r3, r1, r3
 8005344:	1ad3      	subs	r3, r2, r3
 8005346:	00db      	lsls	r3, r3, #3
 8005348:	3332      	adds	r3, #50	; 0x32
 800534a:	4a07      	ldr	r2, [pc, #28]	; (8005368 <UART_SetConfig+0x354>)
 800534c:	fba2 2303 	umull	r2, r3, r2, r3
 8005350:	095b      	lsrs	r3, r3, #5
 8005352:	f003 0307 	and.w	r3, r3, #7
 8005356:	4433      	add	r3, r6
 8005358:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 800535a:	6093      	str	r3, [r2, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 800535c:	e192      	b.n	8005684 <UART_SetConfig+0x670>
 800535e:	bf00      	nop
 8005360:	40011000 	.word	0x40011000
 8005364:	40011400 	.word	0x40011400
 8005368:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800536c:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800536e:	681a      	ldr	r2, [r3, #0]
 8005370:	4bc1      	ldr	r3, [pc, #772]	; (8005678 <UART_SetConfig+0x664>)
 8005372:	429a      	cmp	r2, r3
 8005374:	d005      	beq.n	8005382 <UART_SetConfig+0x36e>
 8005376:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8005378:	681a      	ldr	r2, [r3, #0]
 800537a:	4bc0      	ldr	r3, [pc, #768]	; (800567c <UART_SetConfig+0x668>)
 800537c:	429a      	cmp	r2, r3
 800537e:	f040 80bf 	bne.w	8005500 <UART_SetConfig+0x4ec>
      pclk = HAL_RCC_GetPCLK2Freq();
 8005382:	f7fe fadf 	bl	8003944 <HAL_RCC_GetPCLK2Freq>
 8005386:	f8c7 0080 	str.w	r0, [r7, #128]	; 0x80
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800538a:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800538c:	681e      	ldr	r6, [r3, #0]
 800538e:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8005392:	4619      	mov	r1, r3
 8005394:	f04f 0200 	mov.w	r2, #0
 8005398:	460b      	mov	r3, r1
 800539a:	4614      	mov	r4, r2
 800539c:	18db      	adds	r3, r3, r3
 800539e:	eb44 0404 	adc.w	r4, r4, r4
 80053a2:	185b      	adds	r3, r3, r1
 80053a4:	eb44 0402 	adc.w	r4, r4, r2
 80053a8:	00e0      	lsls	r0, r4, #3
 80053aa:	6278      	str	r0, [r7, #36]	; 0x24
 80053ac:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80053ae:	ea40 7053 	orr.w	r0, r0, r3, lsr #29
 80053b2:	6278      	str	r0, [r7, #36]	; 0x24
 80053b4:	00db      	lsls	r3, r3, #3
 80053b6:	623b      	str	r3, [r7, #32]
 80053b8:	e9d7 3408 	ldrd	r3, r4, [r7, #32]
 80053bc:	eb13 0801 	adds.w	r8, r3, r1
 80053c0:	eb44 0902 	adc.w	r9, r4, r2
 80053c4:	4640      	mov	r0, r8
 80053c6:	4649      	mov	r1, r9
 80053c8:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80053ca:	685b      	ldr	r3, [r3, #4]
 80053cc:	f04f 0400 	mov.w	r4, #0
 80053d0:	00a2      	lsls	r2, r4, #2
 80053d2:	65fa      	str	r2, [r7, #92]	; 0x5c
 80053d4:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80053d6:	ea42 7293 	orr.w	r2, r2, r3, lsr #30
 80053da:	65fa      	str	r2, [r7, #92]	; 0x5c
 80053dc:	009b      	lsls	r3, r3, #2
 80053de:	65bb      	str	r3, [r7, #88]	; 0x58
 80053e0:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 80053e4:	f7fa fef0 	bl	80001c8 <__aeabi_uldivmod>
 80053e8:	4603      	mov	r3, r0
 80053ea:	460c      	mov	r4, r1
 80053ec:	461a      	mov	r2, r3
 80053ee:	4ba4      	ldr	r3, [pc, #656]	; (8005680 <UART_SetConfig+0x66c>)
 80053f0:	fba3 2302 	umull	r2, r3, r3, r2
 80053f4:	095b      	lsrs	r3, r3, #5
 80053f6:	011d      	lsls	r5, r3, #4
 80053f8:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80053fc:	4619      	mov	r1, r3
 80053fe:	f04f 0200 	mov.w	r2, #0
 8005402:	460b      	mov	r3, r1
 8005404:	4614      	mov	r4, r2
 8005406:	18db      	adds	r3, r3, r3
 8005408:	eb44 0404 	adc.w	r4, r4, r4
 800540c:	185b      	adds	r3, r3, r1
 800540e:	eb44 0402 	adc.w	r4, r4, r2
 8005412:	00e0      	lsls	r0, r4, #3
 8005414:	61f8      	str	r0, [r7, #28]
 8005416:	69f8      	ldr	r0, [r7, #28]
 8005418:	ea40 7053 	orr.w	r0, r0, r3, lsr #29
 800541c:	61f8      	str	r0, [r7, #28]
 800541e:	00db      	lsls	r3, r3, #3
 8005420:	61bb      	str	r3, [r7, #24]
 8005422:	e9d7 3406 	ldrd	r3, r4, [r7, #24]
 8005426:	eb13 0801 	adds.w	r8, r3, r1
 800542a:	eb44 0902 	adc.w	r9, r4, r2
 800542e:	4640      	mov	r0, r8
 8005430:	4649      	mov	r1, r9
 8005432:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8005434:	685b      	ldr	r3, [r3, #4]
 8005436:	f04f 0400 	mov.w	r4, #0
 800543a:	00a2      	lsls	r2, r4, #2
 800543c:	657a      	str	r2, [r7, #84]	; 0x54
 800543e:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8005440:	ea42 7293 	orr.w	r2, r2, r3, lsr #30
 8005444:	657a      	str	r2, [r7, #84]	; 0x54
 8005446:	009b      	lsls	r3, r3, #2
 8005448:	653b      	str	r3, [r7, #80]	; 0x50
 800544a:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 800544e:	f7fa febb 	bl	80001c8 <__aeabi_uldivmod>
 8005452:	4603      	mov	r3, r0
 8005454:	460c      	mov	r4, r1
 8005456:	461a      	mov	r2, r3
 8005458:	4b89      	ldr	r3, [pc, #548]	; (8005680 <UART_SetConfig+0x66c>)
 800545a:	fba3 1302 	umull	r1, r3, r3, r2
 800545e:	095b      	lsrs	r3, r3, #5
 8005460:	2164      	movs	r1, #100	; 0x64
 8005462:	fb01 f303 	mul.w	r3, r1, r3
 8005466:	1ad3      	subs	r3, r2, r3
 8005468:	011b      	lsls	r3, r3, #4
 800546a:	3332      	adds	r3, #50	; 0x32
 800546c:	4a84      	ldr	r2, [pc, #528]	; (8005680 <UART_SetConfig+0x66c>)
 800546e:	fba2 2303 	umull	r2, r3, r2, r3
 8005472:	095b      	lsrs	r3, r3, #5
 8005474:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005478:	441d      	add	r5, r3
 800547a:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800547e:	4619      	mov	r1, r3
 8005480:	f04f 0200 	mov.w	r2, #0
 8005484:	460b      	mov	r3, r1
 8005486:	4614      	mov	r4, r2
 8005488:	18db      	adds	r3, r3, r3
 800548a:	eb44 0404 	adc.w	r4, r4, r4
 800548e:	185b      	adds	r3, r3, r1
 8005490:	eb44 0402 	adc.w	r4, r4, r2
 8005494:	00e0      	lsls	r0, r4, #3
 8005496:	6178      	str	r0, [r7, #20]
 8005498:	6978      	ldr	r0, [r7, #20]
 800549a:	ea40 7053 	orr.w	r0, r0, r3, lsr #29
 800549e:	6178      	str	r0, [r7, #20]
 80054a0:	00db      	lsls	r3, r3, #3
 80054a2:	613b      	str	r3, [r7, #16]
 80054a4:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 80054a8:	eb13 0801 	adds.w	r8, r3, r1
 80054ac:	eb44 0902 	adc.w	r9, r4, r2
 80054b0:	4640      	mov	r0, r8
 80054b2:	4649      	mov	r1, r9
 80054b4:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80054b6:	685b      	ldr	r3, [r3, #4]
 80054b8:	f04f 0400 	mov.w	r4, #0
 80054bc:	00a2      	lsls	r2, r4, #2
 80054be:	64fa      	str	r2, [r7, #76]	; 0x4c
 80054c0:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80054c2:	ea42 7293 	orr.w	r2, r2, r3, lsr #30
 80054c6:	64fa      	str	r2, [r7, #76]	; 0x4c
 80054c8:	009b      	lsls	r3, r3, #2
 80054ca:	64bb      	str	r3, [r7, #72]	; 0x48
 80054cc:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 80054d0:	f7fa fe7a 	bl	80001c8 <__aeabi_uldivmod>
 80054d4:	4603      	mov	r3, r0
 80054d6:	460c      	mov	r4, r1
 80054d8:	461a      	mov	r2, r3
 80054da:	4b69      	ldr	r3, [pc, #420]	; (8005680 <UART_SetConfig+0x66c>)
 80054dc:	fba3 1302 	umull	r1, r3, r3, r2
 80054e0:	095b      	lsrs	r3, r3, #5
 80054e2:	2164      	movs	r1, #100	; 0x64
 80054e4:	fb01 f303 	mul.w	r3, r1, r3
 80054e8:	1ad3      	subs	r3, r2, r3
 80054ea:	011b      	lsls	r3, r3, #4
 80054ec:	3332      	adds	r3, #50	; 0x32
 80054ee:	4a64      	ldr	r2, [pc, #400]	; (8005680 <UART_SetConfig+0x66c>)
 80054f0:	fba2 2303 	umull	r2, r3, r2, r3
 80054f4:	095b      	lsrs	r3, r3, #5
 80054f6:	f003 030f 	and.w	r3, r3, #15
 80054fa:	442b      	add	r3, r5
 80054fc:	60b3      	str	r3, [r6, #8]
 80054fe:	e0c1      	b.n	8005684 <UART_SetConfig+0x670>
      pclk = HAL_RCC_GetPCLK1Freq();
 8005500:	f7fe fa0c 	bl	800391c <HAL_RCC_GetPCLK1Freq>
 8005504:	f8c7 0080 	str.w	r0, [r7, #128]	; 0x80
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005508:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800550a:	681b      	ldr	r3, [r3, #0]
 800550c:	65bb      	str	r3, [r7, #88]	; 0x58
 800550e:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8005512:	4619      	mov	r1, r3
 8005514:	f04f 0200 	mov.w	r2, #0
 8005518:	460b      	mov	r3, r1
 800551a:	4614      	mov	r4, r2
 800551c:	18db      	adds	r3, r3, r3
 800551e:	eb44 0404 	adc.w	r4, r4, r4
 8005522:	185b      	adds	r3, r3, r1
 8005524:	eb44 0402 	adc.w	r4, r4, r2
 8005528:	00e6      	lsls	r6, r4, #3
 800552a:	ea46 7653 	orr.w	r6, r6, r3, lsr #29
 800552e:	00dd      	lsls	r5, r3, #3
 8005530:	462b      	mov	r3, r5
 8005532:	4634      	mov	r4, r6
 8005534:	185d      	adds	r5, r3, r1
 8005536:	eb44 0602 	adc.w	r6, r4, r2
 800553a:	4628      	mov	r0, r5
 800553c:	4631      	mov	r1, r6
 800553e:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8005540:	685b      	ldr	r3, [r3, #4]
 8005542:	f04f 0400 	mov.w	r4, #0
 8005546:	00a5      	lsls	r5, r4, #2
 8005548:	677d      	str	r5, [r7, #116]	; 0x74
 800554a:	6f7d      	ldr	r5, [r7, #116]	; 0x74
 800554c:	ea45 7593 	orr.w	r5, r5, r3, lsr #30
 8005550:	677d      	str	r5, [r7, #116]	; 0x74
 8005552:	009c      	lsls	r4, r3, #2
 8005554:	673c      	str	r4, [r7, #112]	; 0x70
 8005556:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 800555a:	f7fa fe35 	bl	80001c8 <__aeabi_uldivmod>
 800555e:	4603      	mov	r3, r0
 8005560:	460c      	mov	r4, r1
 8005562:	461a      	mov	r2, r3
 8005564:	4b46      	ldr	r3, [pc, #280]	; (8005680 <UART_SetConfig+0x66c>)
 8005566:	fba3 1302 	umull	r1, r3, r3, r2
 800556a:	095b      	lsrs	r3, r3, #5
 800556c:	011d      	lsls	r5, r3, #4
 800556e:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8005572:	4619      	mov	r1, r3
 8005574:	f04f 0200 	mov.w	r2, #0
 8005578:	460b      	mov	r3, r1
 800557a:	4614      	mov	r4, r2
 800557c:	18db      	adds	r3, r3, r3
 800557e:	eb44 0404 	adc.w	r4, r4, r4
 8005582:	185b      	adds	r3, r3, r1
 8005584:	eb44 0402 	adc.w	r4, r4, r2
 8005588:	00e0      	lsls	r0, r4, #3
 800558a:	60f8      	str	r0, [r7, #12]
 800558c:	68f8      	ldr	r0, [r7, #12]
 800558e:	ea40 7053 	orr.w	r0, r0, r3, lsr #29
 8005592:	60f8      	str	r0, [r7, #12]
 8005594:	00d8      	lsls	r0, r3, #3
 8005596:	60b8      	str	r0, [r7, #8]
 8005598:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 800559c:	eb13 0801 	adds.w	r8, r3, r1
 80055a0:	eb44 0902 	adc.w	r9, r4, r2
 80055a4:	4640      	mov	r0, r8
 80055a6:	4649      	mov	r1, r9
 80055a8:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80055aa:	685b      	ldr	r3, [r3, #4]
 80055ac:	f04f 0400 	mov.w	r4, #0
 80055b0:	00a6      	lsls	r6, r4, #2
 80055b2:	66fe      	str	r6, [r7, #108]	; 0x6c
 80055b4:	6efe      	ldr	r6, [r7, #108]	; 0x6c
 80055b6:	ea46 7693 	orr.w	r6, r6, r3, lsr #30
 80055ba:	66fe      	str	r6, [r7, #108]	; 0x6c
 80055bc:	009c      	lsls	r4, r3, #2
 80055be:	66bc      	str	r4, [r7, #104]	; 0x68
 80055c0:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	; 0x68
 80055c4:	f7fa fe00 	bl	80001c8 <__aeabi_uldivmod>
 80055c8:	4603      	mov	r3, r0
 80055ca:	460c      	mov	r4, r1
 80055cc:	461a      	mov	r2, r3
 80055ce:	4b2c      	ldr	r3, [pc, #176]	; (8005680 <UART_SetConfig+0x66c>)
 80055d0:	fba3 1302 	umull	r1, r3, r3, r2
 80055d4:	095b      	lsrs	r3, r3, #5
 80055d6:	2164      	movs	r1, #100	; 0x64
 80055d8:	fb01 f303 	mul.w	r3, r1, r3
 80055dc:	1ad3      	subs	r3, r2, r3
 80055de:	011b      	lsls	r3, r3, #4
 80055e0:	3332      	adds	r3, #50	; 0x32
 80055e2:	4a27      	ldr	r2, [pc, #156]	; (8005680 <UART_SetConfig+0x66c>)
 80055e4:	fba2 1303 	umull	r1, r3, r2, r3
 80055e8:	095b      	lsrs	r3, r3, #5
 80055ea:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80055ee:	441d      	add	r5, r3
 80055f0:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80055f4:	4619      	mov	r1, r3
 80055f6:	f04f 0200 	mov.w	r2, #0
 80055fa:	460b      	mov	r3, r1
 80055fc:	4614      	mov	r4, r2
 80055fe:	18db      	adds	r3, r3, r3
 8005600:	eb44 0404 	adc.w	r4, r4, r4
 8005604:	185b      	adds	r3, r3, r1
 8005606:	eb44 0402 	adc.w	r4, r4, r2
 800560a:	00e0      	lsls	r0, r4, #3
 800560c:	6078      	str	r0, [r7, #4]
 800560e:	6878      	ldr	r0, [r7, #4]
 8005610:	ea40 7053 	orr.w	r0, r0, r3, lsr #29
 8005614:	6078      	str	r0, [r7, #4]
 8005616:	00d8      	lsls	r0, r3, #3
 8005618:	6038      	str	r0, [r7, #0]
 800561a:	e897 0018 	ldmia.w	r7, {r3, r4}
 800561e:	eb13 0801 	adds.w	r8, r3, r1
 8005622:	eb44 0902 	adc.w	r9, r4, r2
 8005626:	4640      	mov	r0, r8
 8005628:	4649      	mov	r1, r9
 800562a:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800562c:	685b      	ldr	r3, [r3, #4]
 800562e:	f04f 0400 	mov.w	r4, #0
 8005632:	00a6      	lsls	r6, r4, #2
 8005634:	667e      	str	r6, [r7, #100]	; 0x64
 8005636:	6e7e      	ldr	r6, [r7, #100]	; 0x64
 8005638:	ea46 7693 	orr.w	r6, r6, r3, lsr #30
 800563c:	667e      	str	r6, [r7, #100]	; 0x64
 800563e:	009c      	lsls	r4, r3, #2
 8005640:	663c      	str	r4, [r7, #96]	; 0x60
 8005642:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 8005646:	f7fa fdbf 	bl	80001c8 <__aeabi_uldivmod>
 800564a:	4603      	mov	r3, r0
 800564c:	460c      	mov	r4, r1
 800564e:	461a      	mov	r2, r3
 8005650:	4b0b      	ldr	r3, [pc, #44]	; (8005680 <UART_SetConfig+0x66c>)
 8005652:	fba3 1302 	umull	r1, r3, r3, r2
 8005656:	095b      	lsrs	r3, r3, #5
 8005658:	2164      	movs	r1, #100	; 0x64
 800565a:	fb01 f303 	mul.w	r3, r1, r3
 800565e:	1ad3      	subs	r3, r2, r3
 8005660:	011b      	lsls	r3, r3, #4
 8005662:	3332      	adds	r3, #50	; 0x32
 8005664:	4a06      	ldr	r2, [pc, #24]	; (8005680 <UART_SetConfig+0x66c>)
 8005666:	fba2 1303 	umull	r1, r3, r2, r3
 800566a:	095b      	lsrs	r3, r3, #5
 800566c:	f003 030f 	and.w	r3, r3, #15
 8005670:	442b      	add	r3, r5
 8005672:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8005674:	6093      	str	r3, [r2, #8]
}
 8005676:	e005      	b.n	8005684 <UART_SetConfig+0x670>
 8005678:	40011000 	.word	0x40011000
 800567c:	40011400 	.word	0x40011400
 8005680:	51eb851f 	.word	0x51eb851f
 8005684:	bf00      	nop
 8005686:	378c      	adds	r7, #140	; 0x8c
 8005688:	46bd      	mov	sp, r7
 800568a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800568e:	bf00      	nop

08005690 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8005690:	b084      	sub	sp, #16
 8005692:	b580      	push	{r7, lr}
 8005694:	b084      	sub	sp, #16
 8005696:	af00      	add	r7, sp, #0
 8005698:	6078      	str	r0, [r7, #4]
 800569a:	f107 001c 	add.w	r0, r7, #28
 800569e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80056a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80056a4:	2b01      	cmp	r3, #1
 80056a6:	d122      	bne.n	80056ee <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80056ac:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	68db      	ldr	r3, [r3, #12]
 80056b8:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 80056bc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80056c0:	687a      	ldr	r2, [r7, #4]
 80056c2:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	68db      	ldr	r3, [r3, #12]
 80056c8:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 80056d0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80056d2:	2b01      	cmp	r3, #1
 80056d4:	d105      	bne.n	80056e2 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	68db      	ldr	r3, [r3, #12]
 80056da:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	60da      	str	r2, [r3, #12]
    }
    /* Reset after a PHY select  */
    ret = USB_CoreReset(USBx);
 80056e2:	6878      	ldr	r0, [r7, #4]
 80056e4:	f000 f94a 	bl	800597c <USB_CoreReset>
 80056e8:	4603      	mov	r3, r0
 80056ea:	73fb      	strb	r3, [r7, #15]
 80056ec:	e01a      	b.n	8005724 <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	68db      	ldr	r3, [r3, #12]
 80056f2:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select and set Host mode */
    ret = USB_CoreReset(USBx);
 80056fa:	6878      	ldr	r0, [r7, #4]
 80056fc:	f000 f93e 	bl	800597c <USB_CoreReset>
 8005700:	4603      	mov	r3, r0
 8005702:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8005704:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005706:	2b00      	cmp	r3, #0
 8005708:	d106      	bne.n	8005718 <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800570e:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	639a      	str	r2, [r3, #56]	; 0x38
 8005716:	e005      	b.n	8005724 <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800571c:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8005724:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005726:	2b01      	cmp	r3, #1
 8005728:	d10b      	bne.n	8005742 <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	689b      	ldr	r3, [r3, #8]
 800572e:	f043 0206 	orr.w	r2, r3, #6
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	689b      	ldr	r3, [r3, #8]
 800573a:	f043 0220 	orr.w	r2, r3, #32
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8005742:	7bfb      	ldrb	r3, [r7, #15]
}
 8005744:	4618      	mov	r0, r3
 8005746:	3710      	adds	r7, #16
 8005748:	46bd      	mov	sp, r7
 800574a:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800574e:	b004      	add	sp, #16
 8005750:	4770      	bx	lr

08005752 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8005752:	b480      	push	{r7}
 8005754:	b083      	sub	sp, #12
 8005756:	af00      	add	r7, sp, #0
 8005758:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	689b      	ldr	r3, [r3, #8]
 800575e:	f043 0201 	orr.w	r2, r3, #1
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8005766:	2300      	movs	r3, #0
}
 8005768:	4618      	mov	r0, r3
 800576a:	370c      	adds	r7, #12
 800576c:	46bd      	mov	sp, r7
 800576e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005772:	4770      	bx	lr

08005774 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
*/
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8005774:	b480      	push	{r7}
 8005776:	b083      	sub	sp, #12
 8005778:	af00      	add	r7, sp, #0
 800577a:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	689b      	ldr	r3, [r3, #8]
 8005780:	f023 0201 	bic.w	r2, r3, #1
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8005788:	2300      	movs	r3, #0
}
 800578a:	4618      	mov	r0, r3
 800578c:	370c      	adds	r7, #12
 800578e:	46bd      	mov	sp, r7
 8005790:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005794:	4770      	bx	lr

08005796 <USB_SetCurrentMode>:
  *            @arg USB_HOST_MODE: Host mode
  *            @arg USB_DRD_MODE: Dual Role Device mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8005796:	b580      	push	{r7, lr}
 8005798:	b082      	sub	sp, #8
 800579a:	af00      	add	r7, sp, #0
 800579c:	6078      	str	r0, [r7, #4]
 800579e:	460b      	mov	r3, r1
 80057a0:	70fb      	strb	r3, [r7, #3]
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	68db      	ldr	r3, [r3, #12]
 80057a6:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 80057ae:	78fb      	ldrb	r3, [r7, #3]
 80057b0:	2b01      	cmp	r3, #1
 80057b2:	d106      	bne.n	80057c2 <USB_SetCurrentMode+0x2c>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	68db      	ldr	r3, [r3, #12]
 80057b8:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	60da      	str	r2, [r3, #12]
 80057c0:	e00b      	b.n	80057da <USB_SetCurrentMode+0x44>
  }
  else if (mode == USB_DEVICE_MODE)
 80057c2:	78fb      	ldrb	r3, [r7, #3]
 80057c4:	2b00      	cmp	r3, #0
 80057c6:	d106      	bne.n	80057d6 <USB_SetCurrentMode+0x40>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	68db      	ldr	r3, [r3, #12]
 80057cc:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	60da      	str	r2, [r3, #12]
 80057d4:	e001      	b.n	80057da <USB_SetCurrentMode+0x44>
  }
  else
  {
    return HAL_ERROR;
 80057d6:	2301      	movs	r3, #1
 80057d8:	e003      	b.n	80057e2 <USB_SetCurrentMode+0x4c>
  }
  HAL_Delay(50U);
 80057da:	2032      	movs	r0, #50	; 0x32
 80057dc:	f7fa feee 	bl	80005bc <HAL_Delay>

  return HAL_OK;
 80057e0:	2300      	movs	r3, #0
}
 80057e2:	4618      	mov	r0, r3
 80057e4:	3708      	adds	r7, #8
 80057e6:	46bd      	mov	sp, r7
 80057e8:	bd80      	pop	{r7, pc}
	...

080057ec <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 80057ec:	b480      	push	{r7}
 80057ee:	b085      	sub	sp, #20
 80057f0:	af00      	add	r7, sp, #0
 80057f2:	6078      	str	r0, [r7, #4]
 80057f4:	6039      	str	r1, [r7, #0]
  uint32_t count = 0U;
 80057f6:	2300      	movs	r3, #0
 80057f8:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 80057fa:	683b      	ldr	r3, [r7, #0]
 80057fc:	019b      	lsls	r3, r3, #6
 80057fe:	f043 0220 	orr.w	r2, r3, #32
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8005806:	68fb      	ldr	r3, [r7, #12]
 8005808:	3301      	adds	r3, #1
 800580a:	60fb      	str	r3, [r7, #12]
 800580c:	68fb      	ldr	r3, [r7, #12]
 800580e:	4a09      	ldr	r2, [pc, #36]	; (8005834 <USB_FlushTxFifo+0x48>)
 8005810:	4293      	cmp	r3, r2
 8005812:	d901      	bls.n	8005818 <USB_FlushTxFifo+0x2c>
    {
      return HAL_TIMEOUT;
 8005814:	2303      	movs	r3, #3
 8005816:	e006      	b.n	8005826 <USB_FlushTxFifo+0x3a>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	691b      	ldr	r3, [r3, #16]
 800581c:	f003 0320 	and.w	r3, r3, #32
 8005820:	2b20      	cmp	r3, #32
 8005822:	d0f0      	beq.n	8005806 <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 8005824:	2300      	movs	r3, #0
}
 8005826:	4618      	mov	r0, r3
 8005828:	3714      	adds	r7, #20
 800582a:	46bd      	mov	sp, r7
 800582c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005830:	4770      	bx	lr
 8005832:	bf00      	nop
 8005834:	00030d40 	.word	0x00030d40

08005838 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8005838:	b480      	push	{r7}
 800583a:	b085      	sub	sp, #20
 800583c:	af00      	add	r7, sp, #0
 800583e:	6078      	str	r0, [r7, #4]
  uint32_t count = 0;
 8005840:	2300      	movs	r3, #0
 8005842:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	2210      	movs	r2, #16
 8005848:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800584a:	68fb      	ldr	r3, [r7, #12]
 800584c:	3301      	adds	r3, #1
 800584e:	60fb      	str	r3, [r7, #12]
 8005850:	68fb      	ldr	r3, [r7, #12]
 8005852:	4a09      	ldr	r2, [pc, #36]	; (8005878 <USB_FlushRxFifo+0x40>)
 8005854:	4293      	cmp	r3, r2
 8005856:	d901      	bls.n	800585c <USB_FlushRxFifo+0x24>
    {
      return HAL_TIMEOUT;
 8005858:	2303      	movs	r3, #3
 800585a:	e006      	b.n	800586a <USB_FlushRxFifo+0x32>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	691b      	ldr	r3, [r3, #16]
 8005860:	f003 0310 	and.w	r3, r3, #16
 8005864:	2b10      	cmp	r3, #16
 8005866:	d0f0      	beq.n	800584a <USB_FlushRxFifo+0x12>

  return HAL_OK;
 8005868:	2300      	movs	r3, #0
}
 800586a:	4618      	mov	r0, r3
 800586c:	3714      	adds	r7, #20
 800586e:	46bd      	mov	sp, r7
 8005870:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005874:	4770      	bx	lr
 8005876:	bf00      	nop
 8005878:	00030d40 	.word	0x00030d40

0800587c <USB_WritePacket>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src, uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 800587c:	b480      	push	{r7}
 800587e:	b089      	sub	sp, #36	; 0x24
 8005880:	af00      	add	r7, sp, #0
 8005882:	60f8      	str	r0, [r7, #12]
 8005884:	60b9      	str	r1, [r7, #8]
 8005886:	4611      	mov	r1, r2
 8005888:	461a      	mov	r2, r3
 800588a:	460b      	mov	r3, r1
 800588c:	71fb      	strb	r3, [r7, #7]
 800588e:	4613      	mov	r3, r2
 8005890:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005892:	68fb      	ldr	r3, [r7, #12]
 8005894:	617b      	str	r3, [r7, #20]
  uint32_t *pSrc = (uint32_t *)src;
 8005896:	68bb      	ldr	r3, [r7, #8]
 8005898:	61fb      	str	r3, [r7, #28]
  uint32_t count32b, i;

  if (dma == 0U)
 800589a:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800589e:	2b00      	cmp	r3, #0
 80058a0:	d11a      	bne.n	80058d8 <USB_WritePacket+0x5c>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 80058a2:	88bb      	ldrh	r3, [r7, #4]
 80058a4:	3303      	adds	r3, #3
 80058a6:	089b      	lsrs	r3, r3, #2
 80058a8:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 80058aa:	2300      	movs	r3, #0
 80058ac:	61bb      	str	r3, [r7, #24]
 80058ae:	e00f      	b.n	80058d0 <USB_WritePacket+0x54>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 80058b0:	79fb      	ldrb	r3, [r7, #7]
 80058b2:	031a      	lsls	r2, r3, #12
 80058b4:	697b      	ldr	r3, [r7, #20]
 80058b6:	4413      	add	r3, r2
 80058b8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80058bc:	461a      	mov	r2, r3
 80058be:	69fb      	ldr	r3, [r7, #28]
 80058c0:	681b      	ldr	r3, [r3, #0]
 80058c2:	6013      	str	r3, [r2, #0]
      pSrc++;
 80058c4:	69fb      	ldr	r3, [r7, #28]
 80058c6:	3304      	adds	r3, #4
 80058c8:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 80058ca:	69bb      	ldr	r3, [r7, #24]
 80058cc:	3301      	adds	r3, #1
 80058ce:	61bb      	str	r3, [r7, #24]
 80058d0:	69ba      	ldr	r2, [r7, #24]
 80058d2:	693b      	ldr	r3, [r7, #16]
 80058d4:	429a      	cmp	r2, r3
 80058d6:	d3eb      	bcc.n	80058b0 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 80058d8:	2300      	movs	r3, #0
}
 80058da:	4618      	mov	r0, r3
 80058dc:	3724      	adds	r7, #36	; 0x24
 80058de:	46bd      	mov	sp, r7
 80058e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058e4:	4770      	bx	lr

080058e6 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 80058e6:	b480      	push	{r7}
 80058e8:	b089      	sub	sp, #36	; 0x24
 80058ea:	af00      	add	r7, sp, #0
 80058ec:	60f8      	str	r0, [r7, #12]
 80058ee:	60b9      	str	r1, [r7, #8]
 80058f0:	4613      	mov	r3, r2
 80058f2:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80058f4:	68fb      	ldr	r3, [r7, #12]
 80058f6:	617b      	str	r3, [r7, #20]
  uint32_t *pDest = (uint32_t *)dest;
 80058f8:	68bb      	ldr	r3, [r7, #8]
 80058fa:	61fb      	str	r3, [r7, #28]
  uint32_t i;
  uint32_t count32b = ((uint32_t)len + 3U) / 4U;
 80058fc:	88fb      	ldrh	r3, [r7, #6]
 80058fe:	3303      	adds	r3, #3
 8005900:	089b      	lsrs	r3, r3, #2
 8005902:	613b      	str	r3, [r7, #16]

  for (i = 0U; i < count32b; i++)
 8005904:	2300      	movs	r3, #0
 8005906:	61bb      	str	r3, [r7, #24]
 8005908:	e00b      	b.n	8005922 <USB_ReadPacket+0x3c>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800590a:	697b      	ldr	r3, [r7, #20]
 800590c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005910:	681a      	ldr	r2, [r3, #0]
 8005912:	69fb      	ldr	r3, [r7, #28]
 8005914:	601a      	str	r2, [r3, #0]
    pDest++;
 8005916:	69fb      	ldr	r3, [r7, #28]
 8005918:	3304      	adds	r3, #4
 800591a:	61fb      	str	r3, [r7, #28]
  for (i = 0U; i < count32b; i++)
 800591c:	69bb      	ldr	r3, [r7, #24]
 800591e:	3301      	adds	r3, #1
 8005920:	61bb      	str	r3, [r7, #24]
 8005922:	69ba      	ldr	r2, [r7, #24]
 8005924:	693b      	ldr	r3, [r7, #16]
 8005926:	429a      	cmp	r2, r3
 8005928:	d3ef      	bcc.n	800590a <USB_ReadPacket+0x24>
  }

  return ((void *)pDest);
 800592a:	69fb      	ldr	r3, [r7, #28]
}
 800592c:	4618      	mov	r0, r3
 800592e:	3724      	adds	r7, #36	; 0x24
 8005930:	46bd      	mov	sp, r7
 8005932:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005936:	4770      	bx	lr

08005938 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 8005938:	b480      	push	{r7}
 800593a:	b085      	sub	sp, #20
 800593c:	af00      	add	r7, sp, #0
 800593e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	695b      	ldr	r3, [r3, #20]
 8005944:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	699b      	ldr	r3, [r3, #24]
 800594a:	68fa      	ldr	r2, [r7, #12]
 800594c:	4013      	ands	r3, r2
 800594e:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8005950:	68fb      	ldr	r3, [r7, #12]
}
 8005952:	4618      	mov	r0, r3
 8005954:	3714      	adds	r7, #20
 8005956:	46bd      	mov	sp, r7
 8005958:	f85d 7b04 	ldr.w	r7, [sp], #4
 800595c:	4770      	bx	lr

0800595e <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 800595e:	b480      	push	{r7}
 8005960:	b083      	sub	sp, #12
 8005962:	af00      	add	r7, sp, #0
 8005964:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	695b      	ldr	r3, [r3, #20]
 800596a:	f003 0301 	and.w	r3, r3, #1
}
 800596e:	4618      	mov	r0, r3
 8005970:	370c      	adds	r7, #12
 8005972:	46bd      	mov	sp, r7
 8005974:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005978:	4770      	bx	lr
	...

0800597c <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800597c:	b480      	push	{r7}
 800597e:	b085      	sub	sp, #20
 8005980:	af00      	add	r7, sp, #0
 8005982:	6078      	str	r0, [r7, #4]
  uint32_t count = 0U;
 8005984:	2300      	movs	r3, #0
 8005986:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 8005988:	68fb      	ldr	r3, [r7, #12]
 800598a:	3301      	adds	r3, #1
 800598c:	60fb      	str	r3, [r7, #12]
 800598e:	68fb      	ldr	r3, [r7, #12]
 8005990:	4a13      	ldr	r2, [pc, #76]	; (80059e0 <USB_CoreReset+0x64>)
 8005992:	4293      	cmp	r3, r2
 8005994:	d901      	bls.n	800599a <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8005996:	2303      	movs	r3, #3
 8005998:	e01b      	b.n	80059d2 <USB_CoreReset+0x56>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	691b      	ldr	r3, [r3, #16]
 800599e:	2b00      	cmp	r3, #0
 80059a0:	daf2      	bge.n	8005988 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 80059a2:	2300      	movs	r3, #0
 80059a4:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	691b      	ldr	r3, [r3, #16]
 80059aa:	f043 0201 	orr.w	r2, r3, #1
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 80059b2:	68fb      	ldr	r3, [r7, #12]
 80059b4:	3301      	adds	r3, #1
 80059b6:	60fb      	str	r3, [r7, #12]
 80059b8:	68fb      	ldr	r3, [r7, #12]
 80059ba:	4a09      	ldr	r2, [pc, #36]	; (80059e0 <USB_CoreReset+0x64>)
 80059bc:	4293      	cmp	r3, r2
 80059be:	d901      	bls.n	80059c4 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 80059c0:	2303      	movs	r3, #3
 80059c2:	e006      	b.n	80059d2 <USB_CoreReset+0x56>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	691b      	ldr	r3, [r3, #16]
 80059c8:	f003 0301 	and.w	r3, r3, #1
 80059cc:	2b01      	cmp	r3, #1
 80059ce:	d0f0      	beq.n	80059b2 <USB_CoreReset+0x36>

  return HAL_OK;
 80059d0:	2300      	movs	r3, #0
}
 80059d2:	4618      	mov	r0, r3
 80059d4:	3714      	adds	r7, #20
 80059d6:	46bd      	mov	sp, r7
 80059d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059dc:	4770      	bx	lr
 80059de:	bf00      	nop
 80059e0:	00030d40 	.word	0x00030d40

080059e4 <USB_HostInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80059e4:	b084      	sub	sp, #16
 80059e6:	b580      	push	{r7, lr}
 80059e8:	b084      	sub	sp, #16
 80059ea:	af00      	add	r7, sp, #0
 80059ec:	6078      	str	r0, [r7, #4]
 80059ee:	f107 001c 	add.w	r0, r7, #28
 80059f2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t USBx_BASE = (uint32_t)USBx;
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	60bb      	str	r3, [r7, #8]
  uint32_t i;

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 80059fa:	68bb      	ldr	r3, [r7, #8]
 80059fc:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8005a00:	461a      	mov	r2, r3
 8005a02:	2300      	movs	r3, #0
 8005a04:	6013      	str	r3, [r2, #0]
#else
  /*
  * Disable HW VBUS sensing. VBUS is internally considered to be always
  * at VBUS-Valid level (5V).
  */
  USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005a0a:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	639a      	str	r2, [r3, #56]	; 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005a16:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	639a      	str	r2, [r3, #56]	; 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005a22:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	639a      	str	r2, [r3, #56]	; 0x38
#if defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)
  /* Disable Battery chargin detector */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_BCDEN);
#endif /* defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  if ((USBx->CID & (0x1U << 8)) != 0U)
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005a2e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005a32:	2b00      	cmp	r3, #0
 8005a34:	d01a      	beq.n	8005a6c <USB_HostInit+0x88>
  {
    if (cfg.speed == USB_OTG_SPEED_FULL)
 8005a36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a38:	2b03      	cmp	r3, #3
 8005a3a:	d10b      	bne.n	8005a54 <USB_HostInit+0x70>
    {
      /* Force Device Enumeration to FS/LS mode only */
      USBx_HOST->HCFG |= USB_OTG_HCFG_FSLSS;
 8005a3c:	68bb      	ldr	r3, [r7, #8]
 8005a3e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005a42:	461a      	mov	r2, r3
 8005a44:	68bb      	ldr	r3, [r7, #8]
 8005a46:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005a4a:	681b      	ldr	r3, [r3, #0]
 8005a4c:	f043 0304 	orr.w	r3, r3, #4
 8005a50:	6013      	str	r3, [r2, #0]
 8005a52:	e016      	b.n	8005a82 <USB_HostInit+0x9e>
    }
    else
    {
      /* Set default Max speed support */
      USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 8005a54:	68bb      	ldr	r3, [r7, #8]
 8005a56:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005a5a:	461a      	mov	r2, r3
 8005a5c:	68bb      	ldr	r3, [r7, #8]
 8005a5e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005a62:	681b      	ldr	r3, [r3, #0]
 8005a64:	f023 0304 	bic.w	r3, r3, #4
 8005a68:	6013      	str	r3, [r2, #0]
 8005a6a:	e00a      	b.n	8005a82 <USB_HostInit+0x9e>
    }
  }
  else
  {
    /* Set default Max speed support */
    USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 8005a6c:	68bb      	ldr	r3, [r7, #8]
 8005a6e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005a72:	461a      	mov	r2, r3
 8005a74:	68bb      	ldr	r3, [r7, #8]
 8005a76:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005a7a:	681b      	ldr	r3, [r3, #0]
 8005a7c:	f023 0304 	bic.w	r3, r3, #4
 8005a80:	6013      	str	r3, [r2, #0]
  }

  /* Make sure the FIFOs are flushed. */
  (void)USB_FlushTxFifo(USBx, 0x10U); /* all Tx FIFOs */
 8005a82:	2110      	movs	r1, #16
 8005a84:	6878      	ldr	r0, [r7, #4]
 8005a86:	f7ff feb1 	bl	80057ec <USB_FlushTxFifo>
  (void)USB_FlushRxFifo(USBx);
 8005a8a:	6878      	ldr	r0, [r7, #4]
 8005a8c:	f7ff fed4 	bl	8005838 <USB_FlushRxFifo>

  /* Clear all pending HC Interrupts */
  for (i = 0U; i < cfg.Host_channels; i++)
 8005a90:	2300      	movs	r3, #0
 8005a92:	60fb      	str	r3, [r7, #12]
 8005a94:	e015      	b.n	8005ac2 <USB_HostInit+0xde>
  {
    USBx_HC(i)->HCINT = 0xFFFFFFFFU;
 8005a96:	68fb      	ldr	r3, [r7, #12]
 8005a98:	015a      	lsls	r2, r3, #5
 8005a9a:	68bb      	ldr	r3, [r7, #8]
 8005a9c:	4413      	add	r3, r2
 8005a9e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005aa2:	461a      	mov	r2, r3
 8005aa4:	f04f 33ff 	mov.w	r3, #4294967295
 8005aa8:	6093      	str	r3, [r2, #8]
    USBx_HC(i)->HCINTMSK = 0U;
 8005aaa:	68fb      	ldr	r3, [r7, #12]
 8005aac:	015a      	lsls	r2, r3, #5
 8005aae:	68bb      	ldr	r3, [r7, #8]
 8005ab0:	4413      	add	r3, r2
 8005ab2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005ab6:	461a      	mov	r2, r3
 8005ab8:	2300      	movs	r3, #0
 8005aba:	60d3      	str	r3, [r2, #12]
  for (i = 0U; i < cfg.Host_channels; i++)
 8005abc:	68fb      	ldr	r3, [r7, #12]
 8005abe:	3301      	adds	r3, #1
 8005ac0:	60fb      	str	r3, [r7, #12]
 8005ac2:	6a3a      	ldr	r2, [r7, #32]
 8005ac4:	68fb      	ldr	r3, [r7, #12]
 8005ac6:	429a      	cmp	r2, r3
 8005ac8:	d8e5      	bhi.n	8005a96 <USB_HostInit+0xb2>
  }

  /* Enable VBUS driving */
  (void)USB_DriveVbus(USBx, 1U);
 8005aca:	2101      	movs	r1, #1
 8005acc:	6878      	ldr	r0, [r7, #4]
 8005ace:	f000 f8af 	bl	8005c30 <USB_DriveVbus>

  HAL_Delay(200U);
 8005ad2:	20c8      	movs	r0, #200	; 0xc8
 8005ad4:	f7fa fd72 	bl	80005bc <HAL_Delay>

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	2200      	movs	r2, #0
 8005adc:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xFFFFFFFFU;
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	f04f 32ff 	mov.w	r2, #4294967295
 8005ae4:	615a      	str	r2, [r3, #20]

  if ((USBx->CID & (0x1U << 8)) != 0U)
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005aea:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005aee:	2b00      	cmp	r3, #0
 8005af0:	d00b      	beq.n	8005b0a <USB_HostInit+0x126>
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x200U;
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005af8:	625a      	str	r2, [r3, #36]	; 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x100U << 16) & USB_OTG_NPTXFD) | 0x200U);
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	4a13      	ldr	r2, [pc, #76]	; (8005b4c <USB_HostInit+0x168>)
 8005afe:	629a      	str	r2, [r3, #40]	; 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0xE0U << 16) & USB_OTG_HPTXFSIZ_PTXFD) | 0x300U);
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	4a13      	ldr	r2, [pc, #76]	; (8005b50 <USB_HostInit+0x16c>)
 8005b04:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
 8005b08:	e009      	b.n	8005b1e <USB_HostInit+0x13a>
  }
  else
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x80U;
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	2280      	movs	r2, #128	; 0x80
 8005b0e:	625a      	str	r2, [r3, #36]	; 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x60U << 16) & USB_OTG_NPTXFD) | 0x80U);
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	4a10      	ldr	r2, [pc, #64]	; (8005b54 <USB_HostInit+0x170>)
 8005b14:	629a      	str	r2, [r3, #40]	; 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0x40U << 16)& USB_OTG_HPTXFSIZ_PTXFD) | 0xE0U);
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	4a0f      	ldr	r2, [pc, #60]	; (8005b58 <USB_HostInit+0x174>)
 8005b1a:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
  }

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8005b1e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005b20:	2b00      	cmp	r3, #0
 8005b22:	d105      	bne.n	8005b30 <USB_HostInit+0x14c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	699b      	ldr	r3, [r3, #24]
 8005b28:	f043 0210 	orr.w	r2, r3, #16
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	699a      	ldr	r2, [r3, #24]
 8005b34:	4b09      	ldr	r3, [pc, #36]	; (8005b5c <USB_HostInit+0x178>)
 8005b36:	4313      	orrs	r3, r2
 8005b38:	687a      	ldr	r2, [r7, #4]
 8005b3a:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_SOFM             | USB_OTG_GINTSTS_DISCINT | \
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);

  return HAL_OK;
 8005b3c:	2300      	movs	r3, #0
}
 8005b3e:	4618      	mov	r0, r3
 8005b40:	3710      	adds	r7, #16
 8005b42:	46bd      	mov	sp, r7
 8005b44:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8005b48:	b004      	add	sp, #16
 8005b4a:	4770      	bx	lr
 8005b4c:	01000200 	.word	0x01000200
 8005b50:	00e00300 	.word	0x00e00300
 8005b54:	00600080 	.word	0x00600080
 8005b58:	004000e0 	.word	0x004000e0
 8005b5c:	a3200008 	.word	0xa3200008

08005b60 <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 8005b60:	b480      	push	{r7}
 8005b62:	b085      	sub	sp, #20
 8005b64:	af00      	add	r7, sp, #0
 8005b66:	6078      	str	r0, [r7, #4]
 8005b68:	460b      	mov	r3, r1
 8005b6a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 8005b70:	68fb      	ldr	r3, [r7, #12]
 8005b72:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005b76:	461a      	mov	r2, r3
 8005b78:	68fb      	ldr	r3, [r7, #12]
 8005b7a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005b7e:	681b      	ldr	r3, [r3, #0]
 8005b80:	f023 0303 	bic.w	r3, r3, #3
 8005b84:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 8005b86:	68fb      	ldr	r3, [r7, #12]
 8005b88:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005b8c:	4619      	mov	r1, r3
 8005b8e:	68fb      	ldr	r3, [r7, #12]
 8005b90:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005b94:	681a      	ldr	r2, [r3, #0]
 8005b96:	78fb      	ldrb	r3, [r7, #3]
 8005b98:	f003 0303 	and.w	r3, r3, #3
 8005b9c:	4313      	orrs	r3, r2
 8005b9e:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 8005ba0:	78fb      	ldrb	r3, [r7, #3]
 8005ba2:	2b01      	cmp	r3, #1
 8005ba4:	d107      	bne.n	8005bb6 <USB_InitFSLSPClkSel+0x56>
  {
    USBx_HOST->HFIR = 48000U;
 8005ba6:	68fb      	ldr	r3, [r7, #12]
 8005ba8:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005bac:	461a      	mov	r2, r3
 8005bae:	f64b 3380 	movw	r3, #48000	; 0xbb80
 8005bb2:	6053      	str	r3, [r2, #4]
 8005bb4:	e009      	b.n	8005bca <USB_InitFSLSPClkSel+0x6a>
  }
  else if (freq == HCFG_6_MHZ)
 8005bb6:	78fb      	ldrb	r3, [r7, #3]
 8005bb8:	2b02      	cmp	r3, #2
 8005bba:	d106      	bne.n	8005bca <USB_InitFSLSPClkSel+0x6a>
  {
    USBx_HOST->HFIR = 6000U;
 8005bbc:	68fb      	ldr	r3, [r7, #12]
 8005bbe:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005bc2:	461a      	mov	r2, r3
 8005bc4:	f241 7370 	movw	r3, #6000	; 0x1770
 8005bc8:	6053      	str	r3, [r2, #4]
  else
  {
    /* ... */
  }

  return HAL_OK;
 8005bca:	2300      	movs	r3, #0
}
 8005bcc:	4618      	mov	r0, r3
 8005bce:	3714      	adds	r7, #20
 8005bd0:	46bd      	mov	sp, r7
 8005bd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bd6:	4770      	bx	lr

08005bd8 <USB_ResetPort>:
  * @retval HAL status
  * @note (1)The application must wait at least 10 ms
  *   before clearing the reset bit.
  */
HAL_StatusTypeDef USB_ResetPort(USB_OTG_GlobalTypeDef *USBx)
{
 8005bd8:	b580      	push	{r7, lr}
 8005bda:	b084      	sub	sp, #16
 8005bdc:	af00      	add	r7, sp, #0
 8005bde:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	60fb      	str	r3, [r7, #12]

  __IO uint32_t hprt0 = 0U;
 8005be4:	2300      	movs	r3, #0
 8005be6:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8005be8:	68fb      	ldr	r3, [r7, #12]
 8005bea:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8005bee:	681b      	ldr	r3, [r3, #0]
 8005bf0:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 8005bf2:	68bb      	ldr	r3, [r7, #8]
 8005bf4:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8005bf8:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  USBx_HPRT0 = (USB_OTG_HPRT_PRST | hprt0);
 8005bfa:	68fb      	ldr	r3, [r7, #12]
 8005bfc:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8005c00:	461a      	mov	r2, r3
 8005c02:	68bb      	ldr	r3, [r7, #8]
 8005c04:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005c08:	6013      	str	r3, [r2, #0]
  HAL_Delay(100U);                                 /* See Note #1 */
 8005c0a:	2064      	movs	r0, #100	; 0x64
 8005c0c:	f7fa fcd6 	bl	80005bc <HAL_Delay>
  USBx_HPRT0 = ((~USB_OTG_HPRT_PRST) & hprt0);
 8005c10:	68fb      	ldr	r3, [r7, #12]
 8005c12:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8005c16:	461a      	mov	r2, r3
 8005c18:	68bb      	ldr	r3, [r7, #8]
 8005c1a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005c1e:	6013      	str	r3, [r2, #0]
  HAL_Delay(10U);
 8005c20:	200a      	movs	r0, #10
 8005c22:	f7fa fccb 	bl	80005bc <HAL_Delay>

  return HAL_OK;
 8005c26:	2300      	movs	r3, #0
}
 8005c28:	4618      	mov	r0, r3
 8005c2a:	3710      	adds	r7, #16
 8005c2c:	46bd      	mov	sp, r7
 8005c2e:	bd80      	pop	{r7, pc}

08005c30 <USB_DriveVbus>:
  *           0 : VBUS Active
  *           1 : VBUS Inactive
  * @retval HAL status
*/
HAL_StatusTypeDef USB_DriveVbus(USB_OTG_GlobalTypeDef *USBx, uint8_t state)
{
 8005c30:	b480      	push	{r7}
 8005c32:	b085      	sub	sp, #20
 8005c34:	af00      	add	r7, sp, #0
 8005c36:	6078      	str	r0, [r7, #4]
 8005c38:	460b      	mov	r3, r1
 8005c3a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 8005c40:	2300      	movs	r3, #0
 8005c42:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8005c44:	68fb      	ldr	r3, [r7, #12]
 8005c46:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8005c4a:	681b      	ldr	r3, [r3, #0]
 8005c4c:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 8005c4e:	68bb      	ldr	r3, [r7, #8]
 8005c50:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8005c54:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  if (((hprt0 & USB_OTG_HPRT_PPWR) == 0U) && (state == 1U))
 8005c56:	68bb      	ldr	r3, [r7, #8]
 8005c58:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005c5c:	2b00      	cmp	r3, #0
 8005c5e:	d10a      	bne.n	8005c76 <USB_DriveVbus+0x46>
 8005c60:	78fb      	ldrb	r3, [r7, #3]
 8005c62:	2b01      	cmp	r3, #1
 8005c64:	d107      	bne.n	8005c76 <USB_DriveVbus+0x46>
  {
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0);
 8005c66:	68fb      	ldr	r3, [r7, #12]
 8005c68:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8005c6c:	461a      	mov	r2, r3
 8005c6e:	68bb      	ldr	r3, [r7, #8]
 8005c70:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8005c74:	6013      	str	r3, [r2, #0]
  }
  if (((hprt0 & USB_OTG_HPRT_PPWR) == USB_OTG_HPRT_PPWR) && (state == 0U))
 8005c76:	68bb      	ldr	r3, [r7, #8]
 8005c78:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005c7c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005c80:	d10a      	bne.n	8005c98 <USB_DriveVbus+0x68>
 8005c82:	78fb      	ldrb	r3, [r7, #3]
 8005c84:	2b00      	cmp	r3, #0
 8005c86:	d107      	bne.n	8005c98 <USB_DriveVbus+0x68>
  {
    USBx_HPRT0 = ((~USB_OTG_HPRT_PPWR) & hprt0);
 8005c88:	68fb      	ldr	r3, [r7, #12]
 8005c8a:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8005c8e:	461a      	mov	r2, r3
 8005c90:	68bb      	ldr	r3, [r7, #8]
 8005c92:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005c96:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 8005c98:	2300      	movs	r3, #0
}
 8005c9a:	4618      	mov	r0, r3
 8005c9c:	3714      	adds	r7, #20
 8005c9e:	46bd      	mov	sp, r7
 8005ca0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ca4:	4770      	bx	lr

08005ca6 <USB_GetHostSpeed>:
  *            @arg HCD_SPEED_HIGH: High speed mode
  *            @arg HCD_SPEED_FULL: Full speed mode
  *            @arg HCD_SPEED_LOW: Low speed mode
  */
uint32_t USB_GetHostSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 8005ca6:	b480      	push	{r7}
 8005ca8:	b085      	sub	sp, #20
 8005caa:	af00      	add	r7, sp, #0
 8005cac:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 8005cb2:	2300      	movs	r3, #0
 8005cb4:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8005cb6:	68fb      	ldr	r3, [r7, #12]
 8005cb8:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8005cbc:	681b      	ldr	r3, [r3, #0]
 8005cbe:	60bb      	str	r3, [r7, #8]
  return ((hprt0 & USB_OTG_HPRT_PSPD) >> 17);
 8005cc0:	68bb      	ldr	r3, [r7, #8]
 8005cc2:	0c5b      	lsrs	r3, r3, #17
 8005cc4:	f003 0303 	and.w	r3, r3, #3
}
 8005cc8:	4618      	mov	r0, r3
 8005cca:	3714      	adds	r7, #20
 8005ccc:	46bd      	mov	sp, r7
 8005cce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cd2:	4770      	bx	lr

08005cd4 <USB_GetCurrentFrame>:
  * @brief  Return Host Current Frame number
  * @param  USBx  Selected device
  * @retval current frame number
*/
uint32_t USB_GetCurrentFrame(USB_OTG_GlobalTypeDef *USBx)
{
 8005cd4:	b480      	push	{r7}
 8005cd6:	b085      	sub	sp, #20
 8005cd8:	af00      	add	r7, sp, #0
 8005cda:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	60fb      	str	r3, [r7, #12]

  return (USBx_HOST->HFNUM & USB_OTG_HFNUM_FRNUM);
 8005ce0:	68fb      	ldr	r3, [r7, #12]
 8005ce2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005ce6:	689b      	ldr	r3, [r3, #8]
 8005ce8:	b29b      	uxth	r3, r3
}
 8005cea:	4618      	mov	r0, r3
 8005cec:	3714      	adds	r7, #20
 8005cee:	46bd      	mov	sp, r7
 8005cf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cf4:	4770      	bx	lr
	...

08005cf8 <USB_HC_Init>:
                              uint8_t epnum,
                              uint8_t dev_address,
                              uint8_t speed,
                              uint8_t ep_type,
                              uint16_t mps)
{
 8005cf8:	b480      	push	{r7}
 8005cfa:	b087      	sub	sp, #28
 8005cfc:	af00      	add	r7, sp, #0
 8005cfe:	6078      	str	r0, [r7, #4]
 8005d00:	4608      	mov	r0, r1
 8005d02:	4611      	mov	r1, r2
 8005d04:	461a      	mov	r2, r3
 8005d06:	4603      	mov	r3, r0
 8005d08:	70fb      	strb	r3, [r7, #3]
 8005d0a:	460b      	mov	r3, r1
 8005d0c:	70bb      	strb	r3, [r7, #2]
 8005d0e:	4613      	mov	r3, r2
 8005d10:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef ret = HAL_OK;
 8005d12:	2300      	movs	r3, #0
 8005d14:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	60bb      	str	r3, [r7, #8]
  uint32_t HCcharEpDir, HCcharLowSpeed;

  /* Clear old interrupt conditions for this host channel. */
  USBx_HC((uint32_t)ch_num)->HCINT = 0xFFFFFFFFU;
 8005d1a:	78fb      	ldrb	r3, [r7, #3]
 8005d1c:	015a      	lsls	r2, r3, #5
 8005d1e:	68bb      	ldr	r3, [r7, #8]
 8005d20:	4413      	add	r3, r2
 8005d22:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005d26:	461a      	mov	r2, r3
 8005d28:	f04f 33ff 	mov.w	r3, #4294967295
 8005d2c:	6093      	str	r3, [r2, #8]

  /* Enable channel interrupts required for this transfer. */
  switch (ep_type)
 8005d2e:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8005d32:	2b03      	cmp	r3, #3
 8005d34:	f200 8084 	bhi.w	8005e40 <USB_HC_Init+0x148>
 8005d38:	a201      	add	r2, pc, #4	; (adr r2, 8005d40 <USB_HC_Init+0x48>)
 8005d3a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005d3e:	bf00      	nop
 8005d40:	08005d51 	.word	0x08005d51
 8005d44:	08005e01 	.word	0x08005e01
 8005d48:	08005d51 	.word	0x08005d51
 8005d4c:	08005dc1 	.word	0x08005dc1
  {
    case EP_TYPE_CTRL:
    case EP_TYPE_BULK:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8005d50:	78fb      	ldrb	r3, [r7, #3]
 8005d52:	015a      	lsls	r2, r3, #5
 8005d54:	68bb      	ldr	r3, [r7, #8]
 8005d56:	4413      	add	r3, r2
 8005d58:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005d5c:	461a      	mov	r2, r3
 8005d5e:	f240 439d 	movw	r3, #1181	; 0x49d
 8005d62:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_TXERRM |
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_NAKM;

      if ((epnum & 0x80U) == 0x80U)
 8005d64:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8005d68:	2b00      	cmp	r3, #0
 8005d6a:	da11      	bge.n	8005d90 <USB_HC_Init+0x98>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 8005d6c:	78fb      	ldrb	r3, [r7, #3]
 8005d6e:	015a      	lsls	r2, r3, #5
 8005d70:	68bb      	ldr	r3, [r7, #8]
 8005d72:	4413      	add	r3, r2
 8005d74:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005d78:	4619      	mov	r1, r3
 8005d7a:	78fb      	ldrb	r3, [r7, #3]
 8005d7c:	015a      	lsls	r2, r3, #5
 8005d7e:	68bb      	ldr	r3, [r7, #8]
 8005d80:	4413      	add	r3, r2
 8005d82:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005d86:	68db      	ldr	r3, [r3, #12]
 8005d88:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005d8c:	60cb      	str	r3, [r1, #12]
        if ((USBx->CID & (0x1U << 8)) != 0U)
        {
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_NYET | USB_OTG_HCINTMSK_ACKM);
        }
      }
      break;
 8005d8e:	e05a      	b.n	8005e46 <USB_HC_Init+0x14e>
        if ((USBx->CID & (0x1U << 8)) != 0U)
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005d94:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005d98:	2b00      	cmp	r3, #0
 8005d9a:	d054      	beq.n	8005e46 <USB_HC_Init+0x14e>
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_NYET | USB_OTG_HCINTMSK_ACKM);
 8005d9c:	78fb      	ldrb	r3, [r7, #3]
 8005d9e:	015a      	lsls	r2, r3, #5
 8005da0:	68bb      	ldr	r3, [r7, #8]
 8005da2:	4413      	add	r3, r2
 8005da4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005da8:	4619      	mov	r1, r3
 8005daa:	78fb      	ldrb	r3, [r7, #3]
 8005dac:	015a      	lsls	r2, r3, #5
 8005dae:	68bb      	ldr	r3, [r7, #8]
 8005db0:	4413      	add	r3, r2
 8005db2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005db6:	68db      	ldr	r3, [r3, #12]
 8005db8:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8005dbc:	60cb      	str	r3, [r1, #12]
      break;
 8005dbe:	e042      	b.n	8005e46 <USB_HC_Init+0x14e>

    case EP_TYPE_INTR:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8005dc0:	78fb      	ldrb	r3, [r7, #3]
 8005dc2:	015a      	lsls	r2, r3, #5
 8005dc4:	68bb      	ldr	r3, [r7, #8]
 8005dc6:	4413      	add	r3, r2
 8005dc8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005dcc:	461a      	mov	r2, r3
 8005dce:	f240 639d 	movw	r3, #1693	; 0x69d
 8005dd2:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_NAKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 8005dd4:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8005dd8:	2b00      	cmp	r3, #0
 8005dda:	da36      	bge.n	8005e4a <USB_HC_Init+0x152>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 8005ddc:	78fb      	ldrb	r3, [r7, #3]
 8005dde:	015a      	lsls	r2, r3, #5
 8005de0:	68bb      	ldr	r3, [r7, #8]
 8005de2:	4413      	add	r3, r2
 8005de4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005de8:	4619      	mov	r1, r3
 8005dea:	78fb      	ldrb	r3, [r7, #3]
 8005dec:	015a      	lsls	r2, r3, #5
 8005dee:	68bb      	ldr	r3, [r7, #8]
 8005df0:	4413      	add	r3, r2
 8005df2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005df6:	68db      	ldr	r3, [r3, #12]
 8005df8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005dfc:	60cb      	str	r3, [r1, #12]
      }

      break;
 8005dfe:	e024      	b.n	8005e4a <USB_HC_Init+0x152>

    case EP_TYPE_ISOC:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8005e00:	78fb      	ldrb	r3, [r7, #3]
 8005e02:	015a      	lsls	r2, r3, #5
 8005e04:	68bb      	ldr	r3, [r7, #8]
 8005e06:	4413      	add	r3, r2
 8005e08:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005e0c:	461a      	mov	r2, r3
 8005e0e:	f240 2325 	movw	r3, #549	; 0x225
 8005e12:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_ACKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 8005e14:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8005e18:	2b00      	cmp	r3, #0
 8005e1a:	da18      	bge.n	8005e4e <USB_HC_Init+0x156>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_TXERRM | USB_OTG_HCINTMSK_BBERRM);
 8005e1c:	78fb      	ldrb	r3, [r7, #3]
 8005e1e:	015a      	lsls	r2, r3, #5
 8005e20:	68bb      	ldr	r3, [r7, #8]
 8005e22:	4413      	add	r3, r2
 8005e24:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005e28:	4619      	mov	r1, r3
 8005e2a:	78fb      	ldrb	r3, [r7, #3]
 8005e2c:	015a      	lsls	r2, r3, #5
 8005e2e:	68bb      	ldr	r3, [r7, #8]
 8005e30:	4413      	add	r3, r2
 8005e32:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005e36:	68db      	ldr	r3, [r3, #12]
 8005e38:	f443 73c0 	orr.w	r3, r3, #384	; 0x180
 8005e3c:	60cb      	str	r3, [r1, #12]
      }
      break;
 8005e3e:	e006      	b.n	8005e4e <USB_HC_Init+0x156>

    default:
      ret = HAL_ERROR;
 8005e40:	2301      	movs	r3, #1
 8005e42:	75fb      	strb	r3, [r7, #23]
      break;
 8005e44:	e004      	b.n	8005e50 <USB_HC_Init+0x158>
      break;
 8005e46:	bf00      	nop
 8005e48:	e002      	b.n	8005e50 <USB_HC_Init+0x158>
      break;
 8005e4a:	bf00      	nop
 8005e4c:	e000      	b.n	8005e50 <USB_HC_Init+0x158>
      break;
 8005e4e:	bf00      	nop
  }

  /* Enable the top level host channel interrupt. */
  USBx_HOST->HAINTMSK |= 1UL << (ch_num & 0xFU);
 8005e50:	68bb      	ldr	r3, [r7, #8]
 8005e52:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005e56:	4618      	mov	r0, r3
 8005e58:	68bb      	ldr	r3, [r7, #8]
 8005e5a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005e5e:	699a      	ldr	r2, [r3, #24]
 8005e60:	78fb      	ldrb	r3, [r7, #3]
 8005e62:	f003 030f 	and.w	r3, r3, #15
 8005e66:	2101      	movs	r1, #1
 8005e68:	fa01 f303 	lsl.w	r3, r1, r3
 8005e6c:	4313      	orrs	r3, r2
 8005e6e:	6183      	str	r3, [r0, #24]

  /* Make sure host channel interrupts are enabled. */
  USBx->GINTMSK |= USB_OTG_GINTMSK_HCIM;
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	699b      	ldr	r3, [r3, #24]
 8005e74:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	619a      	str	r2, [r3, #24]

  /* Program the HCCHAR register */
  if ((epnum & 0x80U) == 0x80U)
 8005e7c:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8005e80:	2b00      	cmp	r3, #0
 8005e82:	da03      	bge.n	8005e8c <USB_HC_Init+0x194>
  {
    HCcharEpDir = (0x1U << 15) & USB_OTG_HCCHAR_EPDIR;
 8005e84:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005e88:	613b      	str	r3, [r7, #16]
 8005e8a:	e001      	b.n	8005e90 <USB_HC_Init+0x198>
  }
  else
  {
    HCcharEpDir = 0U;
 8005e8c:	2300      	movs	r3, #0
 8005e8e:	613b      	str	r3, [r7, #16]
  }

  if (speed == HPRT0_PRTSPD_LOW_SPEED)
 8005e90:	f897 3020 	ldrb.w	r3, [r7, #32]
 8005e94:	2b02      	cmp	r3, #2
 8005e96:	d103      	bne.n	8005ea0 <USB_HC_Init+0x1a8>
  {
    HCcharLowSpeed = (0x1U << 17) & USB_OTG_HCCHAR_LSDEV;
 8005e98:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8005e9c:	60fb      	str	r3, [r7, #12]
 8005e9e:	e001      	b.n	8005ea4 <USB_HC_Init+0x1ac>
  }
  else
  {
    HCcharLowSpeed = 0U;
 8005ea0:	2300      	movs	r3, #0
 8005ea2:	60fb      	str	r3, [r7, #12]
  }

  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8005ea4:	78fb      	ldrb	r3, [r7, #3]
 8005ea6:	015a      	lsls	r2, r3, #5
 8005ea8:	68bb      	ldr	r3, [r7, #8]
 8005eaa:	4413      	add	r3, r2
 8005eac:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005eb0:	4619      	mov	r1, r3
 8005eb2:	787b      	ldrb	r3, [r7, #1]
 8005eb4:	059b      	lsls	r3, r3, #22
 8005eb6:	f003 52fe 	and.w	r2, r3, #532676608	; 0x1fc00000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 8005eba:	78bb      	ldrb	r3, [r7, #2]
 8005ebc:	02db      	lsls	r3, r3, #11
 8005ebe:	f403 43f0 	and.w	r3, r3, #30720	; 0x7800
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8005ec2:	431a      	orrs	r2, r3
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 8005ec4:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8005ec8:	049b      	lsls	r3, r3, #18
 8005eca:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 8005ece:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 8005ed0:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8005ed2:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 8005ed6:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 8005ed8:	693b      	ldr	r3, [r7, #16]
 8005eda:	431a      	orrs	r2, r3
 8005edc:	68fb      	ldr	r3, [r7, #12]
 8005ede:	4313      	orrs	r3, r2
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8005ee0:	600b      	str	r3, [r1, #0]

  if (ep_type == EP_TYPE_INTR)
 8005ee2:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8005ee6:	2b03      	cmp	r3, #3
 8005ee8:	d110      	bne.n	8005f0c <USB_HC_Init+0x214>
  {
    USBx_HC((uint32_t)ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM ;
 8005eea:	78fb      	ldrb	r3, [r7, #3]
 8005eec:	015a      	lsls	r2, r3, #5
 8005eee:	68bb      	ldr	r3, [r7, #8]
 8005ef0:	4413      	add	r3, r2
 8005ef2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005ef6:	4619      	mov	r1, r3
 8005ef8:	78fb      	ldrb	r3, [r7, #3]
 8005efa:	015a      	lsls	r2, r3, #5
 8005efc:	68bb      	ldr	r3, [r7, #8]
 8005efe:	4413      	add	r3, r2
 8005f00:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005f04:	681b      	ldr	r3, [r3, #0]
 8005f06:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8005f0a:	600b      	str	r3, [r1, #0]
  }

  return ret;
 8005f0c:	7dfb      	ldrb	r3, [r7, #23]
}
 8005f0e:	4618      	mov	r0, r3
 8005f10:	371c      	adds	r7, #28
 8005f12:	46bd      	mov	sp, r7
 8005f14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f18:	4770      	bx	lr
 8005f1a:	bf00      	nop

08005f1c <USB_HC_StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_HCTypeDef *hc, uint8_t dma)
{
 8005f1c:	b580      	push	{r7, lr}
 8005f1e:	b08c      	sub	sp, #48	; 0x30
 8005f20:	af02      	add	r7, sp, #8
 8005f22:	60f8      	str	r0, [r7, #12]
 8005f24:	60b9      	str	r1, [r7, #8]
 8005f26:	4613      	mov	r3, r2
 8005f28:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005f2a:	68fb      	ldr	r3, [r7, #12]
 8005f2c:	623b      	str	r3, [r7, #32]
  uint32_t ch_num = (uint32_t)hc->ch_num;
 8005f2e:	68bb      	ldr	r3, [r7, #8]
 8005f30:	785b      	ldrb	r3, [r3, #1]
 8005f32:	61fb      	str	r3, [r7, #28]
  static __IO uint32_t tmpreg = 0U;
  uint8_t  is_oddframe;
  uint16_t len_words;
  uint16_t num_packets;
  uint16_t max_hc_pkt_count = 256U;
 8005f34:	f44f 7380 	mov.w	r3, #256	; 0x100
 8005f38:	837b      	strh	r3, [r7, #26]

  if (((USBx->CID & (0x1U << 8)) != 0U) && (hc->speed == USBH_HS_SPEED))
 8005f3a:	68fb      	ldr	r3, [r7, #12]
 8005f3c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005f3e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005f42:	2b00      	cmp	r3, #0
 8005f44:	d029      	beq.n	8005f9a <USB_HC_StartXfer+0x7e>
 8005f46:	68bb      	ldr	r3, [r7, #8]
 8005f48:	791b      	ldrb	r3, [r3, #4]
 8005f4a:	2b00      	cmp	r3, #0
 8005f4c:	d125      	bne.n	8005f9a <USB_HC_StartXfer+0x7e>
  {
    if ((dma == 0U) && (hc->do_ping == 1U))
 8005f4e:	79fb      	ldrb	r3, [r7, #7]
 8005f50:	2b00      	cmp	r3, #0
 8005f52:	d10b      	bne.n	8005f6c <USB_HC_StartXfer+0x50>
 8005f54:	68bb      	ldr	r3, [r7, #8]
 8005f56:	795b      	ldrb	r3, [r3, #5]
 8005f58:	2b01      	cmp	r3, #1
 8005f5a:	d107      	bne.n	8005f6c <USB_HC_StartXfer+0x50>
    {
      (void)USB_DoPing(USBx, hc->ch_num);
 8005f5c:	68bb      	ldr	r3, [r7, #8]
 8005f5e:	785b      	ldrb	r3, [r3, #1]
 8005f60:	4619      	mov	r1, r3
 8005f62:	68f8      	ldr	r0, [r7, #12]
 8005f64:	f000 fa3c 	bl	80063e0 <USB_DoPing>
      return HAL_OK;
 8005f68:	2300      	movs	r3, #0
 8005f6a:	e116      	b.n	800619a <USB_HC_StartXfer+0x27e>
    }
    else if (dma == 1U)
 8005f6c:	79fb      	ldrb	r3, [r7, #7]
 8005f6e:	2b01      	cmp	r3, #1
 8005f70:	d113      	bne.n	8005f9a <USB_HC_StartXfer+0x7e>
    {
      USBx_HC(ch_num)->HCINTMSK &= ~(USB_OTG_HCINTMSK_NYET | USB_OTG_HCINTMSK_ACKM);
 8005f72:	69fb      	ldr	r3, [r7, #28]
 8005f74:	015a      	lsls	r2, r3, #5
 8005f76:	6a3b      	ldr	r3, [r7, #32]
 8005f78:	4413      	add	r3, r2
 8005f7a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005f7e:	4619      	mov	r1, r3
 8005f80:	69fb      	ldr	r3, [r7, #28]
 8005f82:	015a      	lsls	r2, r3, #5
 8005f84:	6a3b      	ldr	r3, [r7, #32]
 8005f86:	4413      	add	r3, r2
 8005f88:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005f8c:	68db      	ldr	r3, [r3, #12]
 8005f8e:	f023 0360 	bic.w	r3, r3, #96	; 0x60
 8005f92:	60cb      	str	r3, [r1, #12]
      hc->do_ping = 0U;
 8005f94:	68bb      	ldr	r3, [r7, #8]
 8005f96:	2200      	movs	r2, #0
 8005f98:	715a      	strb	r2, [r3, #5]
      /* ... */
    }
  }

  /* Compute the expected number of packets associated to the transfer */
  if (hc->xfer_len > 0U)
 8005f9a:	68bb      	ldr	r3, [r7, #8]
 8005f9c:	691b      	ldr	r3, [r3, #16]
 8005f9e:	2b00      	cmp	r3, #0
 8005fa0:	d018      	beq.n	8005fd4 <USB_HC_StartXfer+0xb8>
  {
    num_packets = (uint16_t)((hc->xfer_len + hc->max_packet - 1U) / hc->max_packet);
 8005fa2:	68bb      	ldr	r3, [r7, #8]
 8005fa4:	691b      	ldr	r3, [r3, #16]
 8005fa6:	68ba      	ldr	r2, [r7, #8]
 8005fa8:	8912      	ldrh	r2, [r2, #8]
 8005faa:	4413      	add	r3, r2
 8005fac:	3b01      	subs	r3, #1
 8005fae:	68ba      	ldr	r2, [r7, #8]
 8005fb0:	8912      	ldrh	r2, [r2, #8]
 8005fb2:	fbb3 f3f2 	udiv	r3, r3, r2
 8005fb6:	84fb      	strh	r3, [r7, #38]	; 0x26

    if (num_packets > max_hc_pkt_count)
 8005fb8:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8005fba:	8b7b      	ldrh	r3, [r7, #26]
 8005fbc:	429a      	cmp	r2, r3
 8005fbe:	d90b      	bls.n	8005fd8 <USB_HC_StartXfer+0xbc>
    {
      num_packets = max_hc_pkt_count;
 8005fc0:	8b7b      	ldrh	r3, [r7, #26]
 8005fc2:	84fb      	strh	r3, [r7, #38]	; 0x26
      hc->xfer_len = (uint32_t)num_packets * hc->max_packet;
 8005fc4:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8005fc6:	68ba      	ldr	r2, [r7, #8]
 8005fc8:	8912      	ldrh	r2, [r2, #8]
 8005fca:	fb02 f203 	mul.w	r2, r2, r3
 8005fce:	68bb      	ldr	r3, [r7, #8]
 8005fd0:	611a      	str	r2, [r3, #16]
 8005fd2:	e001      	b.n	8005fd8 <USB_HC_StartXfer+0xbc>
    }
  }
  else
  {
    num_packets = 1U;
 8005fd4:	2301      	movs	r3, #1
 8005fd6:	84fb      	strh	r3, [r7, #38]	; 0x26
  }
  if (hc->ep_is_in != 0U)
 8005fd8:	68bb      	ldr	r3, [r7, #8]
 8005fda:	78db      	ldrb	r3, [r3, #3]
 8005fdc:	2b00      	cmp	r3, #0
 8005fde:	d006      	beq.n	8005fee <USB_HC_StartXfer+0xd2>
  {
    hc->xfer_len = (uint32_t)num_packets * hc->max_packet;
 8005fe0:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8005fe2:	68ba      	ldr	r2, [r7, #8]
 8005fe4:	8912      	ldrh	r2, [r2, #8]
 8005fe6:	fb02 f203 	mul.w	r2, r2, r3
 8005fea:	68bb      	ldr	r3, [r7, #8]
 8005fec:	611a      	str	r2, [r3, #16]
  }

  /* Initialize the HCTSIZn register */
  USBx_HC(ch_num)->HCTSIZ = (hc->xfer_len & USB_OTG_HCTSIZ_XFRSIZ) |
 8005fee:	69fb      	ldr	r3, [r7, #28]
 8005ff0:	015a      	lsls	r2, r3, #5
 8005ff2:	6a3b      	ldr	r3, [r7, #32]
 8005ff4:	4413      	add	r3, r2
 8005ff6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005ffa:	4618      	mov	r0, r3
 8005ffc:	68bb      	ldr	r3, [r7, #8]
 8005ffe:	691b      	ldr	r3, [r3, #16]
 8006000:	f3c3 0212 	ubfx	r2, r3, #0, #19
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8006004:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8006006:	04d9      	lsls	r1, r3, #19
 8006008:	4b66      	ldr	r3, [pc, #408]	; (80061a4 <USB_HC_StartXfer+0x288>)
 800600a:	400b      	ands	r3, r1
  USBx_HC(ch_num)->HCTSIZ = (hc->xfer_len & USB_OTG_HCTSIZ_XFRSIZ) |
 800600c:	431a      	orrs	r2, r3
                            (((uint32_t)hc->data_pid << 29) & USB_OTG_HCTSIZ_DPID);
 800600e:	68bb      	ldr	r3, [r7, #8]
 8006010:	7a9b      	ldrb	r3, [r3, #10]
 8006012:	075b      	lsls	r3, r3, #29
 8006014:	f003 43c0 	and.w	r3, r3, #1610612736	; 0x60000000
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8006018:	4313      	orrs	r3, r2
  USBx_HC(ch_num)->HCTSIZ = (hc->xfer_len & USB_OTG_HCTSIZ_XFRSIZ) |
 800601a:	6103      	str	r3, [r0, #16]

  if (dma != 0U)
 800601c:	79fb      	ldrb	r3, [r7, #7]
 800601e:	2b00      	cmp	r3, #0
 8006020:	d009      	beq.n	8006036 <USB_HC_StartXfer+0x11a>
  {
    /* xfer_buff MUST be 32-bits aligned */
    USBx_HC(ch_num)->HCDMA = (uint32_t)hc->xfer_buff;
 8006022:	69fb      	ldr	r3, [r7, #28]
 8006024:	015a      	lsls	r2, r3, #5
 8006026:	6a3b      	ldr	r3, [r7, #32]
 8006028:	4413      	add	r3, r2
 800602a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800602e:	461a      	mov	r2, r3
 8006030:	68bb      	ldr	r3, [r7, #8]
 8006032:	68db      	ldr	r3, [r3, #12]
 8006034:	6153      	str	r3, [r2, #20]
  }

  is_oddframe = (((uint32_t)USBx_HOST->HFNUM & 0x01U) != 0U) ? 0U : 1U;
 8006036:	6a3b      	ldr	r3, [r7, #32]
 8006038:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800603c:	689b      	ldr	r3, [r3, #8]
 800603e:	f003 0301 	and.w	r3, r3, #1
 8006042:	2b00      	cmp	r3, #0
 8006044:	bf0c      	ite	eq
 8006046:	2301      	moveq	r3, #1
 8006048:	2300      	movne	r3, #0
 800604a:	b2db      	uxtb	r3, r3
 800604c:	767b      	strb	r3, [r7, #25]
  USBx_HC(ch_num)->HCCHAR &= ~USB_OTG_HCCHAR_ODDFRM;
 800604e:	69fb      	ldr	r3, [r7, #28]
 8006050:	015a      	lsls	r2, r3, #5
 8006052:	6a3b      	ldr	r3, [r7, #32]
 8006054:	4413      	add	r3, r2
 8006056:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800605a:	4619      	mov	r1, r3
 800605c:	69fb      	ldr	r3, [r7, #28]
 800605e:	015a      	lsls	r2, r3, #5
 8006060:	6a3b      	ldr	r3, [r7, #32]
 8006062:	4413      	add	r3, r2
 8006064:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006068:	681b      	ldr	r3, [r3, #0]
 800606a:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 800606e:	600b      	str	r3, [r1, #0]
  USBx_HC(ch_num)->HCCHAR |= (uint32_t)is_oddframe << 29;
 8006070:	69fb      	ldr	r3, [r7, #28]
 8006072:	015a      	lsls	r2, r3, #5
 8006074:	6a3b      	ldr	r3, [r7, #32]
 8006076:	4413      	add	r3, r2
 8006078:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800607c:	4619      	mov	r1, r3
 800607e:	69fb      	ldr	r3, [r7, #28]
 8006080:	015a      	lsls	r2, r3, #5
 8006082:	6a3b      	ldr	r3, [r7, #32]
 8006084:	4413      	add	r3, r2
 8006086:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800608a:	681a      	ldr	r2, [r3, #0]
 800608c:	7e7b      	ldrb	r3, [r7, #25]
 800608e:	075b      	lsls	r3, r3, #29
 8006090:	4313      	orrs	r3, r2
 8006092:	600b      	str	r3, [r1, #0]

  /* Set host channel enable */
  tmpreg = USBx_HC(ch_num)->HCCHAR;
 8006094:	69fb      	ldr	r3, [r7, #28]
 8006096:	015a      	lsls	r2, r3, #5
 8006098:	6a3b      	ldr	r3, [r7, #32]
 800609a:	4413      	add	r3, r2
 800609c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80060a0:	681b      	ldr	r3, [r3, #0]
 80060a2:	4a41      	ldr	r2, [pc, #260]	; (80061a8 <USB_HC_StartXfer+0x28c>)
 80060a4:	6013      	str	r3, [r2, #0]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80060a6:	4b40      	ldr	r3, [pc, #256]	; (80061a8 <USB_HC_StartXfer+0x28c>)
 80060a8:	681b      	ldr	r3, [r3, #0]
 80060aa:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80060ae:	4a3e      	ldr	r2, [pc, #248]	; (80061a8 <USB_HC_StartXfer+0x28c>)
 80060b0:	6013      	str	r3, [r2, #0]

  /* make sure to set the correct ep direction */
  if (hc->ep_is_in != 0U)
 80060b2:	68bb      	ldr	r3, [r7, #8]
 80060b4:	78db      	ldrb	r3, [r3, #3]
 80060b6:	2b00      	cmp	r3, #0
 80060b8:	d006      	beq.n	80060c8 <USB_HC_StartXfer+0x1ac>
  {
    tmpreg |= USB_OTG_HCCHAR_EPDIR;
 80060ba:	4b3b      	ldr	r3, [pc, #236]	; (80061a8 <USB_HC_StartXfer+0x28c>)
 80060bc:	681b      	ldr	r3, [r3, #0]
 80060be:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80060c2:	4a39      	ldr	r2, [pc, #228]	; (80061a8 <USB_HC_StartXfer+0x28c>)
 80060c4:	6013      	str	r3, [r2, #0]
 80060c6:	e005      	b.n	80060d4 <USB_HC_StartXfer+0x1b8>
  }
  else
  {
    tmpreg &= ~USB_OTG_HCCHAR_EPDIR;
 80060c8:	4b37      	ldr	r3, [pc, #220]	; (80061a8 <USB_HC_StartXfer+0x28c>)
 80060ca:	681b      	ldr	r3, [r3, #0]
 80060cc:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80060d0:	4a35      	ldr	r2, [pc, #212]	; (80061a8 <USB_HC_StartXfer+0x28c>)
 80060d2:	6013      	str	r3, [r2, #0]
  }
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 80060d4:	4b34      	ldr	r3, [pc, #208]	; (80061a8 <USB_HC_StartXfer+0x28c>)
 80060d6:	681b      	ldr	r3, [r3, #0]
 80060d8:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80060dc:	4a32      	ldr	r2, [pc, #200]	; (80061a8 <USB_HC_StartXfer+0x28c>)
 80060de:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR = tmpreg;
 80060e0:	69fb      	ldr	r3, [r7, #28]
 80060e2:	015a      	lsls	r2, r3, #5
 80060e4:	6a3b      	ldr	r3, [r7, #32]
 80060e6:	4413      	add	r3, r2
 80060e8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80060ec:	461a      	mov	r2, r3
 80060ee:	4b2e      	ldr	r3, [pc, #184]	; (80061a8 <USB_HC_StartXfer+0x28c>)
 80060f0:	681b      	ldr	r3, [r3, #0]
 80060f2:	6013      	str	r3, [r2, #0]

  if (dma == 0U) /* Slave mode */
 80060f4:	79fb      	ldrb	r3, [r7, #7]
 80060f6:	2b00      	cmp	r3, #0
 80060f8:	d14e      	bne.n	8006198 <USB_HC_StartXfer+0x27c>
  {
    if ((hc->ep_is_in == 0U) && (hc->xfer_len > 0U))
 80060fa:	68bb      	ldr	r3, [r7, #8]
 80060fc:	78db      	ldrb	r3, [r3, #3]
 80060fe:	2b00      	cmp	r3, #0
 8006100:	d14a      	bne.n	8006198 <USB_HC_StartXfer+0x27c>
 8006102:	68bb      	ldr	r3, [r7, #8]
 8006104:	691b      	ldr	r3, [r3, #16]
 8006106:	2b00      	cmp	r3, #0
 8006108:	d046      	beq.n	8006198 <USB_HC_StartXfer+0x27c>
    {
      switch (hc->ep_type)
 800610a:	68bb      	ldr	r3, [r7, #8]
 800610c:	79db      	ldrb	r3, [r3, #7]
 800610e:	2b03      	cmp	r3, #3
 8006110:	d830      	bhi.n	8006174 <USB_HC_StartXfer+0x258>
 8006112:	a201      	add	r2, pc, #4	; (adr r2, 8006118 <USB_HC_StartXfer+0x1fc>)
 8006114:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006118:	08006129 	.word	0x08006129
 800611c:	0800614d 	.word	0x0800614d
 8006120:	08006129 	.word	0x08006129
 8006124:	0800614d 	.word	0x0800614d
      {
        /* Non periodic transfer */
        case EP_TYPE_CTRL:
        case EP_TYPE_BULK:

          len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 8006128:	68bb      	ldr	r3, [r7, #8]
 800612a:	691b      	ldr	r3, [r3, #16]
 800612c:	3303      	adds	r3, #3
 800612e:	089b      	lsrs	r3, r3, #2
 8006130:	82fb      	strh	r3, [r7, #22]

          /* check if there is enough space in FIFO space */
          if (len_words > (USBx->HNPTXSTS & 0xFFFFU))
 8006132:	8afa      	ldrh	r2, [r7, #22]
 8006134:	68fb      	ldr	r3, [r7, #12]
 8006136:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006138:	b29b      	uxth	r3, r3
 800613a:	429a      	cmp	r2, r3
 800613c:	d91c      	bls.n	8006178 <USB_HC_StartXfer+0x25c>
          {
            /* need to process data in nptxfempty interrupt */
            USBx->GINTMSK |= USB_OTG_GINTMSK_NPTXFEM;
 800613e:	68fb      	ldr	r3, [r7, #12]
 8006140:	699b      	ldr	r3, [r3, #24]
 8006142:	f043 0220 	orr.w	r2, r3, #32
 8006146:	68fb      	ldr	r3, [r7, #12]
 8006148:	619a      	str	r2, [r3, #24]
          }
          break;
 800614a:	e015      	b.n	8006178 <USB_HC_StartXfer+0x25c>

        /* Periodic transfer */
        case EP_TYPE_INTR:
        case EP_TYPE_ISOC:
          len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 800614c:	68bb      	ldr	r3, [r7, #8]
 800614e:	691b      	ldr	r3, [r3, #16]
 8006150:	3303      	adds	r3, #3
 8006152:	089b      	lsrs	r3, r3, #2
 8006154:	82fb      	strh	r3, [r7, #22]
          /* check if there is enough space in FIFO space */
          if (len_words > (USBx_HOST->HPTXSTS & 0xFFFFU)) /* split the transfer */
 8006156:	8afa      	ldrh	r2, [r7, #22]
 8006158:	6a3b      	ldr	r3, [r7, #32]
 800615a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800615e:	691b      	ldr	r3, [r3, #16]
 8006160:	b29b      	uxth	r3, r3
 8006162:	429a      	cmp	r2, r3
 8006164:	d90a      	bls.n	800617c <USB_HC_StartXfer+0x260>
          {
            /* need to process data in ptxfempty interrupt */
            USBx->GINTMSK |= USB_OTG_GINTMSK_PTXFEM;
 8006166:	68fb      	ldr	r3, [r7, #12]
 8006168:	699b      	ldr	r3, [r3, #24]
 800616a:	f043 6280 	orr.w	r2, r3, #67108864	; 0x4000000
 800616e:	68fb      	ldr	r3, [r7, #12]
 8006170:	619a      	str	r2, [r3, #24]
          }
          break;
 8006172:	e003      	b.n	800617c <USB_HC_StartXfer+0x260>

        default:
          break;
 8006174:	bf00      	nop
 8006176:	e002      	b.n	800617e <USB_HC_StartXfer+0x262>
          break;
 8006178:	bf00      	nop
 800617a:	e000      	b.n	800617e <USB_HC_StartXfer+0x262>
          break;
 800617c:	bf00      	nop
      }

      /* Write packet into the Tx FIFO. */
      (void)USB_WritePacket(USBx, hc->xfer_buff, hc->ch_num, (uint16_t)hc->xfer_len, 0);
 800617e:	68bb      	ldr	r3, [r7, #8]
 8006180:	68d9      	ldr	r1, [r3, #12]
 8006182:	68bb      	ldr	r3, [r7, #8]
 8006184:	785a      	ldrb	r2, [r3, #1]
 8006186:	68bb      	ldr	r3, [r7, #8]
 8006188:	691b      	ldr	r3, [r3, #16]
 800618a:	b298      	uxth	r0, r3
 800618c:	2300      	movs	r3, #0
 800618e:	9300      	str	r3, [sp, #0]
 8006190:	4603      	mov	r3, r0
 8006192:	68f8      	ldr	r0, [r7, #12]
 8006194:	f7ff fb72 	bl	800587c <USB_WritePacket>
    }
  }

  return HAL_OK;
 8006198:	2300      	movs	r3, #0
}
 800619a:	4618      	mov	r0, r3
 800619c:	3728      	adds	r7, #40	; 0x28
 800619e:	46bd      	mov	sp, r7
 80061a0:	bd80      	pop	{r7, pc}
 80061a2:	bf00      	nop
 80061a4:	1ff80000 	.word	0x1ff80000
 80061a8:	200000b0 	.word	0x200000b0

080061ac <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 80061ac:	b480      	push	{r7}
 80061ae:	b085      	sub	sp, #20
 80061b0:	af00      	add	r7, sp, #0
 80061b2:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 80061b8:	68fb      	ldr	r3, [r7, #12]
 80061ba:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80061be:	695b      	ldr	r3, [r3, #20]
 80061c0:	b29b      	uxth	r3, r3
}
 80061c2:	4618      	mov	r0, r3
 80061c4:	3714      	adds	r7, #20
 80061c6:	46bd      	mov	sp, r7
 80061c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061cc:	4770      	bx	lr

080061ce <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 80061ce:	b480      	push	{r7}
 80061d0:	b087      	sub	sp, #28
 80061d2:	af00      	add	r7, sp, #0
 80061d4:	6078      	str	r0, [r7, #4]
 80061d6:	460b      	mov	r3, r1
 80061d8:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	613b      	str	r3, [r7, #16]
  uint32_t hcnum = (uint32_t)hc_num;
 80061de:	78fb      	ldrb	r3, [r7, #3]
 80061e0:	60fb      	str	r3, [r7, #12]
  uint32_t count = 0U;
 80061e2:	2300      	movs	r3, #0
 80061e4:	617b      	str	r3, [r7, #20]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 80061e6:	68fb      	ldr	r3, [r7, #12]
 80061e8:	015a      	lsls	r2, r3, #5
 80061ea:	693b      	ldr	r3, [r7, #16]
 80061ec:	4413      	add	r3, r2
 80061ee:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80061f2:	681b      	ldr	r3, [r3, #0]
 80061f4:	0c9b      	lsrs	r3, r3, #18
 80061f6:	f003 0303 	and.w	r3, r3, #3
 80061fa:	60bb      	str	r3, [r7, #8]

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 80061fc:	68bb      	ldr	r3, [r7, #8]
 80061fe:	2b00      	cmp	r3, #0
 8006200:	d002      	beq.n	8006208 <USB_HC_Halt+0x3a>
 8006202:	68bb      	ldr	r3, [r7, #8]
 8006204:	2b02      	cmp	r3, #2
 8006206:	d171      	bne.n	80062ec <USB_HC_Halt+0x11e>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8006208:	68fb      	ldr	r3, [r7, #12]
 800620a:	015a      	lsls	r2, r3, #5
 800620c:	693b      	ldr	r3, [r7, #16]
 800620e:	4413      	add	r3, r2
 8006210:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006214:	4619      	mov	r1, r3
 8006216:	68fb      	ldr	r3, [r7, #12]
 8006218:	015a      	lsls	r2, r3, #5
 800621a:	693b      	ldr	r3, [r7, #16]
 800621c:	4413      	add	r3, r2
 800621e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006222:	681b      	ldr	r3, [r3, #0]
 8006224:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8006228:	600b      	str	r3, [r1, #0]

    if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800622e:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8006232:	2b00      	cmp	r3, #0
 8006234:	d146      	bne.n	80062c4 <USB_HC_Halt+0xf6>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 8006236:	68fb      	ldr	r3, [r7, #12]
 8006238:	015a      	lsls	r2, r3, #5
 800623a:	693b      	ldr	r3, [r7, #16]
 800623c:	4413      	add	r3, r2
 800623e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006242:	4619      	mov	r1, r3
 8006244:	68fb      	ldr	r3, [r7, #12]
 8006246:	015a      	lsls	r2, r3, #5
 8006248:	693b      	ldr	r3, [r7, #16]
 800624a:	4413      	add	r3, r2
 800624c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006250:	681b      	ldr	r3, [r3, #0]
 8006252:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8006256:	600b      	str	r3, [r1, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8006258:	68fb      	ldr	r3, [r7, #12]
 800625a:	015a      	lsls	r2, r3, #5
 800625c:	693b      	ldr	r3, [r7, #16]
 800625e:	4413      	add	r3, r2
 8006260:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006264:	4619      	mov	r1, r3
 8006266:	68fb      	ldr	r3, [r7, #12]
 8006268:	015a      	lsls	r2, r3, #5
 800626a:	693b      	ldr	r3, [r7, #16]
 800626c:	4413      	add	r3, r2
 800626e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006272:	681b      	ldr	r3, [r3, #0]
 8006274:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8006278:	600b      	str	r3, [r1, #0]
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_EPDIR;
 800627a:	68fb      	ldr	r3, [r7, #12]
 800627c:	015a      	lsls	r2, r3, #5
 800627e:	693b      	ldr	r3, [r7, #16]
 8006280:	4413      	add	r3, r2
 8006282:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006286:	4619      	mov	r1, r3
 8006288:	68fb      	ldr	r3, [r7, #12]
 800628a:	015a      	lsls	r2, r3, #5
 800628c:	693b      	ldr	r3, [r7, #16]
 800628e:	4413      	add	r3, r2
 8006290:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006294:	681b      	ldr	r3, [r3, #0]
 8006296:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800629a:	600b      	str	r3, [r1, #0]
      do
      {
        if (++count > 1000U)
 800629c:	697b      	ldr	r3, [r7, #20]
 800629e:	3301      	adds	r3, #1
 80062a0:	617b      	str	r3, [r7, #20]
 80062a2:	697b      	ldr	r3, [r7, #20]
 80062a4:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80062a8:	d81e      	bhi.n	80062e8 <USB_HC_Halt+0x11a>
        {
          break;
        }
      }
      while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 80062aa:	68fb      	ldr	r3, [r7, #12]
 80062ac:	015a      	lsls	r2, r3, #5
 80062ae:	693b      	ldr	r3, [r7, #16]
 80062b0:	4413      	add	r3, r2
 80062b2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80062b6:	681b      	ldr	r3, [r3, #0]
 80062b8:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80062bc:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80062c0:	d0ec      	beq.n	800629c <USB_HC_Halt+0xce>
    if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 80062c2:	e086      	b.n	80063d2 <USB_HC_Halt+0x204>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 80062c4:	68fb      	ldr	r3, [r7, #12]
 80062c6:	015a      	lsls	r2, r3, #5
 80062c8:	693b      	ldr	r3, [r7, #16]
 80062ca:	4413      	add	r3, r2
 80062cc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80062d0:	4619      	mov	r1, r3
 80062d2:	68fb      	ldr	r3, [r7, #12]
 80062d4:	015a      	lsls	r2, r3, #5
 80062d6:	693b      	ldr	r3, [r7, #16]
 80062d8:	4413      	add	r3, r2
 80062da:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80062de:	681b      	ldr	r3, [r3, #0]
 80062e0:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80062e4:	600b      	str	r3, [r1, #0]
    if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 80062e6:	e074      	b.n	80063d2 <USB_HC_Halt+0x204>
          break;
 80062e8:	bf00      	nop
    if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 80062ea:	e072      	b.n	80063d2 <USB_HC_Halt+0x204>
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 80062ec:	68fb      	ldr	r3, [r7, #12]
 80062ee:	015a      	lsls	r2, r3, #5
 80062f0:	693b      	ldr	r3, [r7, #16]
 80062f2:	4413      	add	r3, r2
 80062f4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80062f8:	4619      	mov	r1, r3
 80062fa:	68fb      	ldr	r3, [r7, #12]
 80062fc:	015a      	lsls	r2, r3, #5
 80062fe:	693b      	ldr	r3, [r7, #16]
 8006300:	4413      	add	r3, r2
 8006302:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006306:	681b      	ldr	r3, [r3, #0]
 8006308:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800630c:	600b      	str	r3, [r1, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 800630e:	693b      	ldr	r3, [r7, #16]
 8006310:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006314:	691b      	ldr	r3, [r3, #16]
 8006316:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800631a:	2b00      	cmp	r3, #0
 800631c:	d146      	bne.n	80063ac <USB_HC_Halt+0x1de>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 800631e:	68fb      	ldr	r3, [r7, #12]
 8006320:	015a      	lsls	r2, r3, #5
 8006322:	693b      	ldr	r3, [r7, #16]
 8006324:	4413      	add	r3, r2
 8006326:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800632a:	4619      	mov	r1, r3
 800632c:	68fb      	ldr	r3, [r7, #12]
 800632e:	015a      	lsls	r2, r3, #5
 8006330:	693b      	ldr	r3, [r7, #16]
 8006332:	4413      	add	r3, r2
 8006334:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006338:	681b      	ldr	r3, [r3, #0]
 800633a:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800633e:	600b      	str	r3, [r1, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8006340:	68fb      	ldr	r3, [r7, #12]
 8006342:	015a      	lsls	r2, r3, #5
 8006344:	693b      	ldr	r3, [r7, #16]
 8006346:	4413      	add	r3, r2
 8006348:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800634c:	4619      	mov	r1, r3
 800634e:	68fb      	ldr	r3, [r7, #12]
 8006350:	015a      	lsls	r2, r3, #5
 8006352:	693b      	ldr	r3, [r7, #16]
 8006354:	4413      	add	r3, r2
 8006356:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800635a:	681b      	ldr	r3, [r3, #0]
 800635c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8006360:	600b      	str	r3, [r1, #0]
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_EPDIR;
 8006362:	68fb      	ldr	r3, [r7, #12]
 8006364:	015a      	lsls	r2, r3, #5
 8006366:	693b      	ldr	r3, [r7, #16]
 8006368:	4413      	add	r3, r2
 800636a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800636e:	4619      	mov	r1, r3
 8006370:	68fb      	ldr	r3, [r7, #12]
 8006372:	015a      	lsls	r2, r3, #5
 8006374:	693b      	ldr	r3, [r7, #16]
 8006376:	4413      	add	r3, r2
 8006378:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800637c:	681b      	ldr	r3, [r3, #0]
 800637e:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8006382:	600b      	str	r3, [r1, #0]
      do
      {
        if (++count > 1000U)
 8006384:	697b      	ldr	r3, [r7, #20]
 8006386:	3301      	adds	r3, #1
 8006388:	617b      	str	r3, [r7, #20]
 800638a:	697b      	ldr	r3, [r7, #20]
 800638c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8006390:	d81e      	bhi.n	80063d0 <USB_HC_Halt+0x202>
        {
          break;
        }
      }
      while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8006392:	68fb      	ldr	r3, [r7, #12]
 8006394:	015a      	lsls	r2, r3, #5
 8006396:	693b      	ldr	r3, [r7, #16]
 8006398:	4413      	add	r3, r2
 800639a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800639e:	681b      	ldr	r3, [r3, #0]
 80063a0:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80063a4:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80063a8:	d0ec      	beq.n	8006384 <USB_HC_Halt+0x1b6>
 80063aa:	e012      	b.n	80063d2 <USB_HC_Halt+0x204>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 80063ac:	68fb      	ldr	r3, [r7, #12]
 80063ae:	015a      	lsls	r2, r3, #5
 80063b0:	693b      	ldr	r3, [r7, #16]
 80063b2:	4413      	add	r3, r2
 80063b4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80063b8:	4619      	mov	r1, r3
 80063ba:	68fb      	ldr	r3, [r7, #12]
 80063bc:	015a      	lsls	r2, r3, #5
 80063be:	693b      	ldr	r3, [r7, #16]
 80063c0:	4413      	add	r3, r2
 80063c2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80063c6:	681b      	ldr	r3, [r3, #0]
 80063c8:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80063cc:	600b      	str	r3, [r1, #0]
 80063ce:	e000      	b.n	80063d2 <USB_HC_Halt+0x204>
          break;
 80063d0:	bf00      	nop
    }
  }

  return HAL_OK;
 80063d2:	2300      	movs	r3, #0
}
 80063d4:	4618      	mov	r0, r3
 80063d6:	371c      	adds	r7, #28
 80063d8:	46bd      	mov	sp, r7
 80063da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063de:	4770      	bx	lr

080063e0 <USB_DoPing>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_DoPing(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num)
{
 80063e0:	b480      	push	{r7}
 80063e2:	b087      	sub	sp, #28
 80063e4:	af00      	add	r7, sp, #0
 80063e6:	6078      	str	r0, [r7, #4]
 80063e8:	460b      	mov	r3, r1
 80063ea:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	617b      	str	r3, [r7, #20]
  uint32_t chnum = (uint32_t)ch_num;
 80063f0:	78fb      	ldrb	r3, [r7, #3]
 80063f2:	613b      	str	r3, [r7, #16]
  uint32_t num_packets = 1U;
 80063f4:	2301      	movs	r3, #1
 80063f6:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  USBx_HC(chnum)->HCTSIZ = ((num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 80063f8:	693b      	ldr	r3, [r7, #16]
 80063fa:	015a      	lsls	r2, r3, #5
 80063fc:	697b      	ldr	r3, [r7, #20]
 80063fe:	4413      	add	r3, r2
 8006400:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006404:	4619      	mov	r1, r3
 8006406:	68fb      	ldr	r3, [r7, #12]
 8006408:	04da      	lsls	r2, r3, #19
 800640a:	4b12      	ldr	r3, [pc, #72]	; (8006454 <USB_DoPing+0x74>)
 800640c:	4013      	ands	r3, r2
 800640e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8006412:	610b      	str	r3, [r1, #16]
                           USB_OTG_HCTSIZ_DOPING;

  /* Set host channel enable */
  tmpreg = USBx_HC(chnum)->HCCHAR;
 8006414:	693b      	ldr	r3, [r7, #16]
 8006416:	015a      	lsls	r2, r3, #5
 8006418:	697b      	ldr	r3, [r7, #20]
 800641a:	4413      	add	r3, r2
 800641c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006420:	681b      	ldr	r3, [r3, #0]
 8006422:	60bb      	str	r3, [r7, #8]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8006424:	68bb      	ldr	r3, [r7, #8]
 8006426:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800642a:	60bb      	str	r3, [r7, #8]
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 800642c:	68bb      	ldr	r3, [r7, #8]
 800642e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8006432:	60bb      	str	r3, [r7, #8]
  USBx_HC(chnum)->HCCHAR = tmpreg;
 8006434:	693b      	ldr	r3, [r7, #16]
 8006436:	015a      	lsls	r2, r3, #5
 8006438:	697b      	ldr	r3, [r7, #20]
 800643a:	4413      	add	r3, r2
 800643c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006440:	461a      	mov	r2, r3
 8006442:	68bb      	ldr	r3, [r7, #8]
 8006444:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 8006446:	2300      	movs	r3, #0
}
 8006448:	4618      	mov	r0, r3
 800644a:	371c      	adds	r7, #28
 800644c:	46bd      	mov	sp, r7
 800644e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006452:	4770      	bx	lr
 8006454:	1ff80000 	.word	0x1ff80000

08006458 <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 8006458:	b580      	push	{r7, lr}
 800645a:	b086      	sub	sp, #24
 800645c:	af00      	add	r7, sp, #0
 800645e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	60fb      	str	r3, [r7, #12]
  uint32_t count = 0U;
 8006464:	2300      	movs	r3, #0
 8006466:	617b      	str	r3, [r7, #20]
  uint32_t value;
  uint32_t i;


  (void)USB_DisableGlobalInt(USBx);
 8006468:	6878      	ldr	r0, [r7, #4]
 800646a:	f7ff f983 	bl	8005774 <USB_DisableGlobalInt>

  /* Flush FIFO */
  (void)USB_FlushTxFifo(USBx, 0x10U);
 800646e:	2110      	movs	r1, #16
 8006470:	6878      	ldr	r0, [r7, #4]
 8006472:	f7ff f9bb 	bl	80057ec <USB_FlushTxFifo>
  (void)USB_FlushRxFifo(USBx);
 8006476:	6878      	ldr	r0, [r7, #4]
 8006478:	f7ff f9de 	bl	8005838 <USB_FlushRxFifo>

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 800647c:	2300      	movs	r3, #0
 800647e:	613b      	str	r3, [r7, #16]
 8006480:	e01f      	b.n	80064c2 <USB_StopHost+0x6a>
  {
    value = USBx_HC(i)->HCCHAR;
 8006482:	693b      	ldr	r3, [r7, #16]
 8006484:	015a      	lsls	r2, r3, #5
 8006486:	68fb      	ldr	r3, [r7, #12]
 8006488:	4413      	add	r3, r2
 800648a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800648e:	681b      	ldr	r3, [r3, #0]
 8006490:	60bb      	str	r3, [r7, #8]
    value |=  USB_OTG_HCCHAR_CHDIS;
 8006492:	68bb      	ldr	r3, [r7, #8]
 8006494:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8006498:	60bb      	str	r3, [r7, #8]
    value &= ~USB_OTG_HCCHAR_CHENA;
 800649a:	68bb      	ldr	r3, [r7, #8]
 800649c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80064a0:	60bb      	str	r3, [r7, #8]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 80064a2:	68bb      	ldr	r3, [r7, #8]
 80064a4:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80064a8:	60bb      	str	r3, [r7, #8]
    USBx_HC(i)->HCCHAR = value;
 80064aa:	693b      	ldr	r3, [r7, #16]
 80064ac:	015a      	lsls	r2, r3, #5
 80064ae:	68fb      	ldr	r3, [r7, #12]
 80064b0:	4413      	add	r3, r2
 80064b2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80064b6:	461a      	mov	r2, r3
 80064b8:	68bb      	ldr	r3, [r7, #8]
 80064ba:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 80064bc:	693b      	ldr	r3, [r7, #16]
 80064be:	3301      	adds	r3, #1
 80064c0:	613b      	str	r3, [r7, #16]
 80064c2:	693b      	ldr	r3, [r7, #16]
 80064c4:	2b0f      	cmp	r3, #15
 80064c6:	d9dc      	bls.n	8006482 <USB_StopHost+0x2a>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 80064c8:	2300      	movs	r3, #0
 80064ca:	613b      	str	r3, [r7, #16]
 80064cc:	e034      	b.n	8006538 <USB_StopHost+0xe0>
  {
    value = USBx_HC(i)->HCCHAR;
 80064ce:	693b      	ldr	r3, [r7, #16]
 80064d0:	015a      	lsls	r2, r3, #5
 80064d2:	68fb      	ldr	r3, [r7, #12]
 80064d4:	4413      	add	r3, r2
 80064d6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80064da:	681b      	ldr	r3, [r3, #0]
 80064dc:	60bb      	str	r3, [r7, #8]
    value |= USB_OTG_HCCHAR_CHDIS;
 80064de:	68bb      	ldr	r3, [r7, #8]
 80064e0:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80064e4:	60bb      	str	r3, [r7, #8]
    value |= USB_OTG_HCCHAR_CHENA;
 80064e6:	68bb      	ldr	r3, [r7, #8]
 80064e8:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80064ec:	60bb      	str	r3, [r7, #8]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 80064ee:	68bb      	ldr	r3, [r7, #8]
 80064f0:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80064f4:	60bb      	str	r3, [r7, #8]
    USBx_HC(i)->HCCHAR = value;
 80064f6:	693b      	ldr	r3, [r7, #16]
 80064f8:	015a      	lsls	r2, r3, #5
 80064fa:	68fb      	ldr	r3, [r7, #12]
 80064fc:	4413      	add	r3, r2
 80064fe:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006502:	461a      	mov	r2, r3
 8006504:	68bb      	ldr	r3, [r7, #8]
 8006506:	6013      	str	r3, [r2, #0]

    do
    {
      if (++count > 1000U)
 8006508:	697b      	ldr	r3, [r7, #20]
 800650a:	3301      	adds	r3, #1
 800650c:	617b      	str	r3, [r7, #20]
 800650e:	697b      	ldr	r3, [r7, #20]
 8006510:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8006514:	d80c      	bhi.n	8006530 <USB_StopHost+0xd8>
      {
        break;
      }
    }
    while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8006516:	693b      	ldr	r3, [r7, #16]
 8006518:	015a      	lsls	r2, r3, #5
 800651a:	68fb      	ldr	r3, [r7, #12]
 800651c:	4413      	add	r3, r2
 800651e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006522:	681b      	ldr	r3, [r3, #0]
 8006524:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8006528:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800652c:	d0ec      	beq.n	8006508 <USB_StopHost+0xb0>
 800652e:	e000      	b.n	8006532 <USB_StopHost+0xda>
        break;
 8006530:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 8006532:	693b      	ldr	r3, [r7, #16]
 8006534:	3301      	adds	r3, #1
 8006536:	613b      	str	r3, [r7, #16]
 8006538:	693b      	ldr	r3, [r7, #16]
 800653a:	2b0f      	cmp	r3, #15
 800653c:	d9c7      	bls.n	80064ce <USB_StopHost+0x76>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = 0xFFFFFFFFU;
 800653e:	68fb      	ldr	r3, [r7, #12]
 8006540:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006544:	461a      	mov	r2, r3
 8006546:	f04f 33ff 	mov.w	r3, #4294967295
 800654a:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = 0xFFFFFFFFU;
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	f04f 32ff 	mov.w	r2, #4294967295
 8006552:	615a      	str	r2, [r3, #20]
  (void)USB_EnableGlobalInt(USBx);
 8006554:	6878      	ldr	r0, [r7, #4]
 8006556:	f7ff f8fc 	bl	8005752 <USB_EnableGlobalInt>

  return HAL_OK;
 800655a:	2300      	movs	r3, #0
}
 800655c:	4618      	mov	r0, r3
 800655e:	3718      	adds	r7, #24
 8006560:	46bd      	mov	sp, r7
 8006562:	bd80      	pop	{r7, pc}

08006564 <USBH_CDC_InterfaceInit>:
  *         The function init the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceInit (USBH_HandleTypeDef *phost)
{
 8006564:	b590      	push	{r4, r7, lr}
 8006566:	b089      	sub	sp, #36	; 0x24
 8006568:	af04      	add	r7, sp, #16
 800656a:	6078      	str	r0, [r7, #4]

  USBH_StatusTypeDef status = USBH_FAIL ;
 800656c:	2302      	movs	r3, #2
 800656e:	73fb      	strb	r3, [r7, #15]
  uint8_t interface;
  CDC_HandleTypeDef *CDC_Handle;

  interface = USBH_FindInterface(phost,
 8006570:	2301      	movs	r3, #1
 8006572:	2202      	movs	r2, #2
 8006574:	2102      	movs	r1, #2
 8006576:	6878      	ldr	r0, [r7, #4]
 8006578:	f000 fc3a 	bl	8006df0 <USBH_FindInterface>
 800657c:	4603      	mov	r3, r0
 800657e:	73bb      	strb	r3, [r7, #14]
                                 COMMUNICATION_INTERFACE_CLASS_CODE,
                                 ABSTRACT_CONTROL_MODEL,
                                 COMMON_AT_COMMAND);

  if(interface == 0xFFU) /* No Valid Interface */
 8006580:	7bbb      	ldrb	r3, [r7, #14]
 8006582:	2bff      	cmp	r3, #255	; 0xff
 8006584:	f000 812a 	beq.w	80067dc <USBH_CDC_InterfaceInit+0x278>
  {
    USBH_DbgLog ("Cannot Find the interface for Communication Interface Class.", phost->pActiveClass->Name);
  }
  else
  {
    USBH_SelectInterface (phost, interface);
 8006588:	7bbb      	ldrb	r3, [r7, #14]
 800658a:	4619      	mov	r1, r3
 800658c:	6878      	ldr	r0, [r7, #4]
 800658e:	f000 fc13 	bl	8006db8 <USBH_SelectInterface>
    phost->pActiveClass->pData = (CDC_HandleTypeDef *)USBH_malloc (sizeof(CDC_HandleTypeDef));
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	f8d3 4378 	ldr.w	r4, [r3, #888]	; 0x378
 8006598:	2050      	movs	r0, #80	; 0x50
 800659a:	f003 f965 	bl	8009868 <malloc>
 800659e:	4603      	mov	r3, r0
 80065a0:	61e3      	str	r3, [r4, #28]
    CDC_Handle =  (CDC_HandleTypeDef*) phost->pActiveClass->pData;
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 80065a8:	69db      	ldr	r3, [r3, #28]
 80065aa:	60bb      	str	r3, [r7, #8]

    /*Collect the notification endpoint address and length*/
    if(phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U)
 80065ac:	7bbb      	ldrb	r3, [r7, #14]
 80065ae:	687a      	ldr	r2, [r7, #4]
 80065b0:	211a      	movs	r1, #26
 80065b2:	fb01 f303 	mul.w	r3, r1, r3
 80065b6:	4413      	add	r3, r2
 80065b8:	f203 334a 	addw	r3, r3, #842	; 0x34a
 80065bc:	781b      	ldrb	r3, [r3, #0]
 80065be:	b25b      	sxtb	r3, r3
 80065c0:	2b00      	cmp	r3, #0
 80065c2:	da15      	bge.n	80065f0 <USBH_CDC_InterfaceInit+0x8c>
    {
      CDC_Handle->CommItf.NotifEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 80065c4:	7bbb      	ldrb	r3, [r7, #14]
 80065c6:	687a      	ldr	r2, [r7, #4]
 80065c8:	211a      	movs	r1, #26
 80065ca:	fb01 f303 	mul.w	r3, r1, r3
 80065ce:	4413      	add	r3, r2
 80065d0:	f203 334a 	addw	r3, r3, #842	; 0x34a
 80065d4:	781a      	ldrb	r2, [r3, #0]
 80065d6:	68bb      	ldr	r3, [r7, #8]
 80065d8:	705a      	strb	r2, [r3, #1]
      CDC_Handle->CommItf.NotifEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 80065da:	7bbb      	ldrb	r3, [r7, #14]
 80065dc:	687a      	ldr	r2, [r7, #4]
 80065de:	211a      	movs	r1, #26
 80065e0:	fb01 f303 	mul.w	r3, r1, r3
 80065e4:	4413      	add	r3, r2
 80065e6:	f503 7353 	add.w	r3, r3, #844	; 0x34c
 80065ea:	881a      	ldrh	r2, [r3, #0]
 80065ec:	68bb      	ldr	r3, [r7, #8]
 80065ee:	815a      	strh	r2, [r3, #10]
    }

    /*Allocate the length for host channel number in*/
    CDC_Handle->CommItf.NotifPipe = USBH_AllocPipe(phost, CDC_Handle->CommItf.NotifEp);
 80065f0:	68bb      	ldr	r3, [r7, #8]
 80065f2:	785b      	ldrb	r3, [r3, #1]
 80065f4:	4619      	mov	r1, r3
 80065f6:	6878      	ldr	r0, [r7, #4]
 80065f8:	f001 fd21 	bl	800803e <USBH_AllocPipe>
 80065fc:	4603      	mov	r3, r0
 80065fe:	461a      	mov	r2, r3
 8006600:	68bb      	ldr	r3, [r7, #8]
 8006602:	701a      	strb	r2, [r3, #0]

    /* Open pipe for Notification endpoint */
    USBH_OpenPipe  (phost,
 8006604:	68bb      	ldr	r3, [r7, #8]
 8006606:	7819      	ldrb	r1, [r3, #0]
 8006608:	68bb      	ldr	r3, [r7, #8]
 800660a:	7858      	ldrb	r0, [r3, #1]
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 8006618:	68ba      	ldr	r2, [r7, #8]
 800661a:	8952      	ldrh	r2, [r2, #10]
 800661c:	9202      	str	r2, [sp, #8]
 800661e:	2203      	movs	r2, #3
 8006620:	9201      	str	r2, [sp, #4]
 8006622:	9300      	str	r3, [sp, #0]
 8006624:	4623      	mov	r3, r4
 8006626:	4602      	mov	r2, r0
 8006628:	6878      	ldr	r0, [r7, #4]
 800662a:	f001 fcd9 	bl	8007fe0 <USBH_OpenPipe>
                    phost->device.address,
                    phost->device.speed,
                    USB_EP_TYPE_INTR,
                    CDC_Handle->CommItf.NotifEpSize);

    USBH_LL_SetToggle (phost, CDC_Handle->CommItf.NotifPipe, 0U);
 800662e:	68bb      	ldr	r3, [r7, #8]
 8006630:	781b      	ldrb	r3, [r3, #0]
 8006632:	2200      	movs	r2, #0
 8006634:	4619      	mov	r1, r3
 8006636:	6878      	ldr	r0, [r7, #4]
 8006638:	f003 f83c 	bl	80096b4 <USBH_LL_SetToggle>

    interface = USBH_FindInterface(phost,
 800663c:	2300      	movs	r3, #0
 800663e:	2200      	movs	r2, #0
 8006640:	210a      	movs	r1, #10
 8006642:	6878      	ldr	r0, [r7, #4]
 8006644:	f000 fbd4 	bl	8006df0 <USBH_FindInterface>
 8006648:	4603      	mov	r3, r0
 800664a:	73bb      	strb	r3, [r7, #14]
                                   DATA_INTERFACE_CLASS_CODE,
                                   RESERVED,
                                   NO_CLASS_SPECIFIC_PROTOCOL_CODE);

    if(interface == 0xFFU) /* No Valid Interface */
 800664c:	7bbb      	ldrb	r3, [r7, #14]
 800664e:	2bff      	cmp	r3, #255	; 0xff
 8006650:	f000 80c4 	beq.w	80067dc <USBH_CDC_InterfaceInit+0x278>
      USBH_DbgLog ("Cannot Find the interface for Data Interface Class.", phost->pActiveClass->Name);
    }
    else
    {
      /*Collect the class specific endpoint address and length*/
      if(phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U)
 8006654:	7bbb      	ldrb	r3, [r7, #14]
 8006656:	687a      	ldr	r2, [r7, #4]
 8006658:	211a      	movs	r1, #26
 800665a:	fb01 f303 	mul.w	r3, r1, r3
 800665e:	4413      	add	r3, r2
 8006660:	f203 334a 	addw	r3, r3, #842	; 0x34a
 8006664:	781b      	ldrb	r3, [r3, #0]
 8006666:	b25b      	sxtb	r3, r3
 8006668:	2b00      	cmp	r3, #0
 800666a:	da16      	bge.n	800669a <USBH_CDC_InterfaceInit+0x136>
      {
        CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 800666c:	7bbb      	ldrb	r3, [r7, #14]
 800666e:	687a      	ldr	r2, [r7, #4]
 8006670:	211a      	movs	r1, #26
 8006672:	fb01 f303 	mul.w	r3, r1, r3
 8006676:	4413      	add	r3, r2
 8006678:	f203 334a 	addw	r3, r3, #842	; 0x34a
 800667c:	781a      	ldrb	r2, [r3, #0]
 800667e:	68bb      	ldr	r3, [r7, #8]
 8006680:	73da      	strb	r2, [r3, #15]
        CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8006682:	7bbb      	ldrb	r3, [r7, #14]
 8006684:	687a      	ldr	r2, [r7, #4]
 8006686:	211a      	movs	r1, #26
 8006688:	fb01 f303 	mul.w	r3, r1, r3
 800668c:	4413      	add	r3, r2
 800668e:	f503 7353 	add.w	r3, r3, #844	; 0x34c
 8006692:	881a      	ldrh	r2, [r3, #0]
 8006694:	68bb      	ldr	r3, [r7, #8]
 8006696:	835a      	strh	r2, [r3, #26]
 8006698:	e015      	b.n	80066c6 <USBH_CDC_InterfaceInit+0x162>
      }
      else
      {
        CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 800669a:	7bbb      	ldrb	r3, [r7, #14]
 800669c:	687a      	ldr	r2, [r7, #4]
 800669e:	211a      	movs	r1, #26
 80066a0:	fb01 f303 	mul.w	r3, r1, r3
 80066a4:	4413      	add	r3, r2
 80066a6:	f203 334a 	addw	r3, r3, #842	; 0x34a
 80066aa:	781a      	ldrb	r2, [r3, #0]
 80066ac:	68bb      	ldr	r3, [r7, #8]
 80066ae:	739a      	strb	r2, [r3, #14]
        CDC_Handle->DataItf.OutEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 80066b0:	7bbb      	ldrb	r3, [r7, #14]
 80066b2:	687a      	ldr	r2, [r7, #4]
 80066b4:	211a      	movs	r1, #26
 80066b6:	fb01 f303 	mul.w	r3, r1, r3
 80066ba:	4413      	add	r3, r2
 80066bc:	f503 7353 	add.w	r3, r3, #844	; 0x34c
 80066c0:	881a      	ldrh	r2, [r3, #0]
 80066c2:	68bb      	ldr	r3, [r7, #8]
 80066c4:	831a      	strh	r2, [r3, #24]
      }

      if(phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress & 0x80U)
 80066c6:	7bbb      	ldrb	r3, [r7, #14]
 80066c8:	687a      	ldr	r2, [r7, #4]
 80066ca:	211a      	movs	r1, #26
 80066cc:	fb01 f303 	mul.w	r3, r1, r3
 80066d0:	4413      	add	r3, r2
 80066d2:	f203 3352 	addw	r3, r3, #850	; 0x352
 80066d6:	781b      	ldrb	r3, [r3, #0]
 80066d8:	b25b      	sxtb	r3, r3
 80066da:	2b00      	cmp	r3, #0
 80066dc:	da16      	bge.n	800670c <USBH_CDC_InterfaceInit+0x1a8>
      {
        CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 80066de:	7bbb      	ldrb	r3, [r7, #14]
 80066e0:	687a      	ldr	r2, [r7, #4]
 80066e2:	211a      	movs	r1, #26
 80066e4:	fb01 f303 	mul.w	r3, r1, r3
 80066e8:	4413      	add	r3, r2
 80066ea:	f203 3352 	addw	r3, r3, #850	; 0x352
 80066ee:	781a      	ldrb	r2, [r3, #0]
 80066f0:	68bb      	ldr	r3, [r7, #8]
 80066f2:	73da      	strb	r2, [r3, #15]
        CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 80066f4:	7bbb      	ldrb	r3, [r7, #14]
 80066f6:	687a      	ldr	r2, [r7, #4]
 80066f8:	211a      	movs	r1, #26
 80066fa:	fb01 f303 	mul.w	r3, r1, r3
 80066fe:	4413      	add	r3, r2
 8006700:	f503 7355 	add.w	r3, r3, #852	; 0x354
 8006704:	881a      	ldrh	r2, [r3, #0]
 8006706:	68bb      	ldr	r3, [r7, #8]
 8006708:	835a      	strh	r2, [r3, #26]
 800670a:	e015      	b.n	8006738 <USBH_CDC_InterfaceInit+0x1d4>
      }
      else
      {
        CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 800670c:	7bbb      	ldrb	r3, [r7, #14]
 800670e:	687a      	ldr	r2, [r7, #4]
 8006710:	211a      	movs	r1, #26
 8006712:	fb01 f303 	mul.w	r3, r1, r3
 8006716:	4413      	add	r3, r2
 8006718:	f203 3352 	addw	r3, r3, #850	; 0x352
 800671c:	781a      	ldrb	r2, [r3, #0]
 800671e:	68bb      	ldr	r3, [r7, #8]
 8006720:	739a      	strb	r2, [r3, #14]
        CDC_Handle->DataItf.OutEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 8006722:	7bbb      	ldrb	r3, [r7, #14]
 8006724:	687a      	ldr	r2, [r7, #4]
 8006726:	211a      	movs	r1, #26
 8006728:	fb01 f303 	mul.w	r3, r1, r3
 800672c:	4413      	add	r3, r2
 800672e:	f503 7355 	add.w	r3, r3, #852	; 0x354
 8006732:	881a      	ldrh	r2, [r3, #0]
 8006734:	68bb      	ldr	r3, [r7, #8]
 8006736:	831a      	strh	r2, [r3, #24]
      }

      /*Allocate the length for host channel number out*/
      CDC_Handle->DataItf.OutPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.OutEp);
 8006738:	68bb      	ldr	r3, [r7, #8]
 800673a:	7b9b      	ldrb	r3, [r3, #14]
 800673c:	4619      	mov	r1, r3
 800673e:	6878      	ldr	r0, [r7, #4]
 8006740:	f001 fc7d 	bl	800803e <USBH_AllocPipe>
 8006744:	4603      	mov	r3, r0
 8006746:	461a      	mov	r2, r3
 8006748:	68bb      	ldr	r3, [r7, #8]
 800674a:	735a      	strb	r2, [r3, #13]

      /*Allocate the length for host channel number in*/
      CDC_Handle->DataItf.InPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.InEp);
 800674c:	68bb      	ldr	r3, [r7, #8]
 800674e:	7bdb      	ldrb	r3, [r3, #15]
 8006750:	4619      	mov	r1, r3
 8006752:	6878      	ldr	r0, [r7, #4]
 8006754:	f001 fc73 	bl	800803e <USBH_AllocPipe>
 8006758:	4603      	mov	r3, r0
 800675a:	461a      	mov	r2, r3
 800675c:	68bb      	ldr	r3, [r7, #8]
 800675e:	731a      	strb	r2, [r3, #12]

      /* Open channel for OUT endpoint */
      USBH_OpenPipe  (phost,
 8006760:	68bb      	ldr	r3, [r7, #8]
 8006762:	7b59      	ldrb	r1, [r3, #13]
 8006764:	68bb      	ldr	r3, [r7, #8]
 8006766:	7b98      	ldrb	r0, [r3, #14]
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 8006774:	68ba      	ldr	r2, [r7, #8]
 8006776:	8b12      	ldrh	r2, [r2, #24]
 8006778:	9202      	str	r2, [sp, #8]
 800677a:	2202      	movs	r2, #2
 800677c:	9201      	str	r2, [sp, #4]
 800677e:	9300      	str	r3, [sp, #0]
 8006780:	4623      	mov	r3, r4
 8006782:	4602      	mov	r2, r0
 8006784:	6878      	ldr	r0, [r7, #4]
 8006786:	f001 fc2b 	bl	8007fe0 <USBH_OpenPipe>
                      phost->device.address,
                      phost->device.speed,
                      USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.OutEpSize);
      /* Open channel for IN endpoint */
      USBH_OpenPipe  (phost,
 800678a:	68bb      	ldr	r3, [r7, #8]
 800678c:	7b19      	ldrb	r1, [r3, #12]
 800678e:	68bb      	ldr	r3, [r7, #8]
 8006790:	7bd8      	ldrb	r0, [r3, #15]
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800679e:	68ba      	ldr	r2, [r7, #8]
 80067a0:	8b52      	ldrh	r2, [r2, #26]
 80067a2:	9202      	str	r2, [sp, #8]
 80067a4:	2202      	movs	r2, #2
 80067a6:	9201      	str	r2, [sp, #4]
 80067a8:	9300      	str	r3, [sp, #0]
 80067aa:	4623      	mov	r3, r4
 80067ac:	4602      	mov	r2, r0
 80067ae:	6878      	ldr	r0, [r7, #4]
 80067b0:	f001 fc16 	bl	8007fe0 <USBH_OpenPipe>
                      phost->device.address,
                      phost->device.speed,
                      USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.InEpSize);

      CDC_Handle->state = CDC_IDLE_STATE;
 80067b4:	68bb      	ldr	r3, [r7, #8]
 80067b6:	2200      	movs	r2, #0
 80067b8:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

      USBH_LL_SetToggle (phost, CDC_Handle->DataItf.OutPipe, 0U);
 80067bc:	68bb      	ldr	r3, [r7, #8]
 80067be:	7b5b      	ldrb	r3, [r3, #13]
 80067c0:	2200      	movs	r2, #0
 80067c2:	4619      	mov	r1, r3
 80067c4:	6878      	ldr	r0, [r7, #4]
 80067c6:	f002 ff75 	bl	80096b4 <USBH_LL_SetToggle>
      USBH_LL_SetToggle (phost, CDC_Handle->DataItf.InPipe, 0U);
 80067ca:	68bb      	ldr	r3, [r7, #8]
 80067cc:	7b1b      	ldrb	r3, [r3, #12]
 80067ce:	2200      	movs	r2, #0
 80067d0:	4619      	mov	r1, r3
 80067d2:	6878      	ldr	r0, [r7, #4]
 80067d4:	f002 ff6e 	bl	80096b4 <USBH_LL_SetToggle>
      status = USBH_OK;
 80067d8:	2300      	movs	r3, #0
 80067da:	73fb      	strb	r3, [r7, #15]
    }
  }
  return status;
 80067dc:	7bfb      	ldrb	r3, [r7, #15]
}
 80067de:	4618      	mov	r0, r3
 80067e0:	3714      	adds	r7, #20
 80067e2:	46bd      	mov	sp, r7
 80067e4:	bd90      	pop	{r4, r7, pc}

080067e6 <USBH_CDC_InterfaceDeInit>:
  *         The function DeInit the Pipes used for the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceDeInit (USBH_HandleTypeDef *phost)
{
 80067e6:	b580      	push	{r7, lr}
 80067e8:	b084      	sub	sp, #16
 80067ea:	af00      	add	r7, sp, #0
 80067ec:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle =  (CDC_HandleTypeDef*) phost->pActiveClass->pData;
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 80067f4:	69db      	ldr	r3, [r3, #28]
 80067f6:	60fb      	str	r3, [r7, #12]

  if ( CDC_Handle->CommItf.NotifPipe)
 80067f8:	68fb      	ldr	r3, [r7, #12]
 80067fa:	781b      	ldrb	r3, [r3, #0]
 80067fc:	2b00      	cmp	r3, #0
 80067fe:	d00e      	beq.n	800681e <USBH_CDC_InterfaceDeInit+0x38>
  {
    USBH_ClosePipe(phost, CDC_Handle->CommItf.NotifPipe);
 8006800:	68fb      	ldr	r3, [r7, #12]
 8006802:	781b      	ldrb	r3, [r3, #0]
 8006804:	4619      	mov	r1, r3
 8006806:	6878      	ldr	r0, [r7, #4]
 8006808:	f001 fc09 	bl	800801e <USBH_ClosePipe>
    USBH_FreePipe  (phost, CDC_Handle->CommItf.NotifPipe);
 800680c:	68fb      	ldr	r3, [r7, #12]
 800680e:	781b      	ldrb	r3, [r3, #0]
 8006810:	4619      	mov	r1, r3
 8006812:	6878      	ldr	r0, [r7, #4]
 8006814:	f001 fc31 	bl	800807a <USBH_FreePipe>
    CDC_Handle->CommItf.NotifPipe = 0U;     /* Reset the Channel as Free */
 8006818:	68fb      	ldr	r3, [r7, #12]
 800681a:	2200      	movs	r2, #0
 800681c:	701a      	strb	r2, [r3, #0]
  }

  if ( CDC_Handle->DataItf.InPipe)
 800681e:	68fb      	ldr	r3, [r7, #12]
 8006820:	7b1b      	ldrb	r3, [r3, #12]
 8006822:	2b00      	cmp	r3, #0
 8006824:	d00e      	beq.n	8006844 <USBH_CDC_InterfaceDeInit+0x5e>
  {
    USBH_ClosePipe(phost, CDC_Handle->DataItf.InPipe);
 8006826:	68fb      	ldr	r3, [r7, #12]
 8006828:	7b1b      	ldrb	r3, [r3, #12]
 800682a:	4619      	mov	r1, r3
 800682c:	6878      	ldr	r0, [r7, #4]
 800682e:	f001 fbf6 	bl	800801e <USBH_ClosePipe>
    USBH_FreePipe  (phost, CDC_Handle->DataItf.InPipe);
 8006832:	68fb      	ldr	r3, [r7, #12]
 8006834:	7b1b      	ldrb	r3, [r3, #12]
 8006836:	4619      	mov	r1, r3
 8006838:	6878      	ldr	r0, [r7, #4]
 800683a:	f001 fc1e 	bl	800807a <USBH_FreePipe>
    CDC_Handle->DataItf.InPipe = 0U;     /* Reset the Channel as Free */
 800683e:	68fb      	ldr	r3, [r7, #12]
 8006840:	2200      	movs	r2, #0
 8006842:	731a      	strb	r2, [r3, #12]
  }

  if ( CDC_Handle->DataItf.OutPipe)
 8006844:	68fb      	ldr	r3, [r7, #12]
 8006846:	7b5b      	ldrb	r3, [r3, #13]
 8006848:	2b00      	cmp	r3, #0
 800684a:	d00e      	beq.n	800686a <USBH_CDC_InterfaceDeInit+0x84>
  {
    USBH_ClosePipe(phost, CDC_Handle->DataItf.OutPipe);
 800684c:	68fb      	ldr	r3, [r7, #12]
 800684e:	7b5b      	ldrb	r3, [r3, #13]
 8006850:	4619      	mov	r1, r3
 8006852:	6878      	ldr	r0, [r7, #4]
 8006854:	f001 fbe3 	bl	800801e <USBH_ClosePipe>
    USBH_FreePipe  (phost, CDC_Handle->DataItf.OutPipe);
 8006858:	68fb      	ldr	r3, [r7, #12]
 800685a:	7b5b      	ldrb	r3, [r3, #13]
 800685c:	4619      	mov	r1, r3
 800685e:	6878      	ldr	r0, [r7, #4]
 8006860:	f001 fc0b 	bl	800807a <USBH_FreePipe>
    CDC_Handle->DataItf.OutPipe = 0U;    /* Reset the Channel as Free */
 8006864:	68fb      	ldr	r3, [r7, #12]
 8006866:	2200      	movs	r2, #0
 8006868:	735a      	strb	r2, [r3, #13]
  }

  if(phost->pActiveClass->pData)
 800686a:	687b      	ldr	r3, [r7, #4]
 800686c:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 8006870:	69db      	ldr	r3, [r3, #28]
 8006872:	2b00      	cmp	r3, #0
 8006874:	d00b      	beq.n	800688e <USBH_CDC_InterfaceDeInit+0xa8>
  {
    USBH_free (phost->pActiveClass->pData);
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800687c:	69db      	ldr	r3, [r3, #28]
 800687e:	4618      	mov	r0, r3
 8006880:	f002 fffa 	bl	8009878 <free>
    phost->pActiveClass->pData = 0U;
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800688a:	2200      	movs	r2, #0
 800688c:	61da      	str	r2, [r3, #28]
  }

  return USBH_OK;
 800688e:	2300      	movs	r3, #0
}
 8006890:	4618      	mov	r0, r3
 8006892:	3710      	adds	r7, #16
 8006894:	46bd      	mov	sp, r7
 8006896:	bd80      	pop	{r7, pc}

08006898 <USBH_CDC_ClassRequest>:
  *         for CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_ClassRequest (USBH_HandleTypeDef *phost)
{
 8006898:	b580      	push	{r7, lr}
 800689a:	b084      	sub	sp, #16
 800689c:	af00      	add	r7, sp, #0
 800689e:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status = USBH_FAIL ;
 80068a0:	2302      	movs	r3, #2
 80068a2:	73fb      	strb	r3, [r7, #15]
  CDC_HandleTypeDef *CDC_Handle =  (CDC_HandleTypeDef*) phost->pActiveClass->pData;
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 80068aa:	69db      	ldr	r3, [r3, #28]
 80068ac:	60bb      	str	r3, [r7, #8]

  /*Issue the get line coding request*/
  status =   GetLineCoding(phost, &CDC_Handle->LineCoding);
 80068ae:	68bb      	ldr	r3, [r7, #8]
 80068b0:	3340      	adds	r3, #64	; 0x40
 80068b2:	4619      	mov	r1, r3
 80068b4:	6878      	ldr	r0, [r7, #4]
 80068b6:	f000 f8b2 	bl	8006a1e <GetLineCoding>
 80068ba:	4603      	mov	r3, r0
 80068bc:	73fb      	strb	r3, [r7, #15]
  if(status == USBH_OK)
 80068be:	7bfb      	ldrb	r3, [r7, #15]
 80068c0:	2b00      	cmp	r3, #0
 80068c2:	d105      	bne.n	80068d0 <USBH_CDC_ClassRequest+0x38>
  {
    phost->pUser(phost, HOST_USER_CLASS_ACTIVE);
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 80068ca:	2102      	movs	r1, #2
 80068cc:	6878      	ldr	r0, [r7, #4]
 80068ce:	4798      	blx	r3
  }
  return status;
 80068d0:	7bfb      	ldrb	r3, [r7, #15]
}
 80068d2:	4618      	mov	r0, r3
 80068d4:	3710      	adds	r7, #16
 80068d6:	46bd      	mov	sp, r7
 80068d8:	bd80      	pop	{r7, pc}
	...

080068dc <USBH_CDC_Process>:
  *         The function is for managing state machine for CDC data transfers
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_Process (USBH_HandleTypeDef *phost)
{
 80068dc:	b580      	push	{r7, lr}
 80068de:	b084      	sub	sp, #16
 80068e0:	af00      	add	r7, sp, #0
 80068e2:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status = USBH_BUSY;
 80068e4:	2301      	movs	r3, #1
 80068e6:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef req_status = USBH_OK;
 80068e8:	2300      	movs	r3, #0
 80068ea:	73bb      	strb	r3, [r7, #14]
  CDC_HandleTypeDef *CDC_Handle =  (CDC_HandleTypeDef*) phost->pActiveClass->pData;
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 80068f2:	69db      	ldr	r3, [r3, #28]
 80068f4:	60bb      	str	r3, [r7, #8]

  switch(CDC_Handle->state)
 80068f6:	68bb      	ldr	r3, [r7, #8]
 80068f8:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 80068fc:	2b04      	cmp	r3, #4
 80068fe:	d877      	bhi.n	80069f0 <USBH_CDC_Process+0x114>
 8006900:	a201      	add	r2, pc, #4	; (adr r2, 8006908 <USBH_CDC_Process+0x2c>)
 8006902:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006906:	bf00      	nop
 8006908:	0800691d 	.word	0x0800691d
 800690c:	08006923 	.word	0x08006923
 8006910:	08006953 	.word	0x08006953
 8006914:	080069c7 	.word	0x080069c7
 8006918:	080069d5 	.word	0x080069d5
  {

  case CDC_IDLE_STATE:
    status = USBH_OK;
 800691c:	2300      	movs	r3, #0
 800691e:	73fb      	strb	r3, [r7, #15]
    break;
 8006920:	e06d      	b.n	80069fe <USBH_CDC_Process+0x122>

  case CDC_SET_LINE_CODING_STATE:
    req_status = SetLineCoding(phost, CDC_Handle->pUserLineCoding);
 8006922:	68bb      	ldr	r3, [r7, #8]
 8006924:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006926:	4619      	mov	r1, r3
 8006928:	6878      	ldr	r0, [r7, #4]
 800692a:	f000 f897 	bl	8006a5c <SetLineCoding>
 800692e:	4603      	mov	r3, r0
 8006930:	73bb      	strb	r3, [r7, #14]

    if(req_status == USBH_OK)
 8006932:	7bbb      	ldrb	r3, [r7, #14]
 8006934:	2b00      	cmp	r3, #0
 8006936:	d104      	bne.n	8006942 <USBH_CDC_Process+0x66>
    {
      CDC_Handle->state = CDC_GET_LAST_LINE_CODING_STATE;
 8006938:	68bb      	ldr	r3, [r7, #8]
 800693a:	2202      	movs	r2, #2
 800693c:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      if(req_status != USBH_BUSY)
      {
        CDC_Handle->state = CDC_ERROR_STATE;
      }
    }
    break;
 8006940:	e058      	b.n	80069f4 <USBH_CDC_Process+0x118>
      if(req_status != USBH_BUSY)
 8006942:	7bbb      	ldrb	r3, [r7, #14]
 8006944:	2b01      	cmp	r3, #1
 8006946:	d055      	beq.n	80069f4 <USBH_CDC_Process+0x118>
        CDC_Handle->state = CDC_ERROR_STATE;
 8006948:	68bb      	ldr	r3, [r7, #8]
 800694a:	2204      	movs	r2, #4
 800694c:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
    break;
 8006950:	e050      	b.n	80069f4 <USBH_CDC_Process+0x118>


  case CDC_GET_LAST_LINE_CODING_STATE:
    req_status = GetLineCoding(phost, &(CDC_Handle->LineCoding));
 8006952:	68bb      	ldr	r3, [r7, #8]
 8006954:	3340      	adds	r3, #64	; 0x40
 8006956:	4619      	mov	r1, r3
 8006958:	6878      	ldr	r0, [r7, #4]
 800695a:	f000 f860 	bl	8006a1e <GetLineCoding>
 800695e:	4603      	mov	r3, r0
 8006960:	73bb      	strb	r3, [r7, #14]

    if(req_status == USBH_OK)
 8006962:	7bbb      	ldrb	r3, [r7, #14]
 8006964:	2b00      	cmp	r3, #0
 8006966:	d126      	bne.n	80069b6 <USBH_CDC_Process+0xda>
    {
      CDC_Handle->state = CDC_IDLE_STATE;
 8006968:	68bb      	ldr	r3, [r7, #8]
 800696a:	2200      	movs	r2, #0
 800696c:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

      if((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 8006970:	68bb      	ldr	r3, [r7, #8]
 8006972:	f893 2044 	ldrb.w	r2, [r3, #68]	; 0x44
 8006976:	68bb      	ldr	r3, [r7, #8]
 8006978:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800697a:	791b      	ldrb	r3, [r3, #4]
 800697c:	429a      	cmp	r2, r3
 800697e:	d13b      	bne.n	80069f8 <USBH_CDC_Process+0x11c>
         (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 8006980:	68bb      	ldr	r3, [r7, #8]
 8006982:	f893 2046 	ldrb.w	r2, [r3, #70]	; 0x46
 8006986:	68bb      	ldr	r3, [r7, #8]
 8006988:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800698a:	799b      	ldrb	r3, [r3, #6]
      if((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 800698c:	429a      	cmp	r2, r3
 800698e:	d133      	bne.n	80069f8 <USBH_CDC_Process+0x11c>
         (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 8006990:	68bb      	ldr	r3, [r7, #8]
 8006992:	f893 2045 	ldrb.w	r2, [r3, #69]	; 0x45
 8006996:	68bb      	ldr	r3, [r7, #8]
 8006998:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800699a:	795b      	ldrb	r3, [r3, #5]
         (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 800699c:	429a      	cmp	r2, r3
 800699e:	d12b      	bne.n	80069f8 <USBH_CDC_Process+0x11c>
         (CDC_Handle->LineCoding.b.dwDTERate == CDC_Handle->pUserLineCoding->b.dwDTERate))
 80069a0:	68bb      	ldr	r3, [r7, #8]
 80069a2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80069a4:	68bb      	ldr	r3, [r7, #8]
 80069a6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80069a8:	681b      	ldr	r3, [r3, #0]
         (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 80069aa:	429a      	cmp	r2, r3
 80069ac:	d124      	bne.n	80069f8 <USBH_CDC_Process+0x11c>
      {
        USBH_CDC_LineCodingChanged(phost);
 80069ae:	6878      	ldr	r0, [r7, #4]
 80069b0:	f000 f95a 	bl	8006c68 <USBH_CDC_LineCodingChanged>
      if(req_status != USBH_BUSY)
      {
        CDC_Handle->state = CDC_ERROR_STATE;
      }
    }
    break;
 80069b4:	e020      	b.n	80069f8 <USBH_CDC_Process+0x11c>
      if(req_status != USBH_BUSY)
 80069b6:	7bbb      	ldrb	r3, [r7, #14]
 80069b8:	2b01      	cmp	r3, #1
 80069ba:	d01d      	beq.n	80069f8 <USBH_CDC_Process+0x11c>
        CDC_Handle->state = CDC_ERROR_STATE;
 80069bc:	68bb      	ldr	r3, [r7, #8]
 80069be:	2204      	movs	r2, #4
 80069c0:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
    break;
 80069c4:	e018      	b.n	80069f8 <USBH_CDC_Process+0x11c>

  case CDC_TRANSFER_DATA:
    CDC_ProcessTransmission(phost);
 80069c6:	6878      	ldr	r0, [r7, #4]
 80069c8:	f000 f867 	bl	8006a9a <CDC_ProcessTransmission>
    CDC_ProcessReception(phost);
 80069cc:	6878      	ldr	r0, [r7, #4]
 80069ce:	f000 f8dc 	bl	8006b8a <CDC_ProcessReception>
    break;
 80069d2:	e014      	b.n	80069fe <USBH_CDC_Process+0x122>

  case CDC_ERROR_STATE:
    req_status = USBH_ClrFeature(phost, 0x00U);
 80069d4:	2100      	movs	r1, #0
 80069d6:	6878      	ldr	r0, [r7, #4]
 80069d8:	f000 fece 	bl	8007778 <USBH_ClrFeature>
 80069dc:	4603      	mov	r3, r0
 80069de:	73bb      	strb	r3, [r7, #14]

    if(req_status == USBH_OK )
 80069e0:	7bbb      	ldrb	r3, [r7, #14]
 80069e2:	2b00      	cmp	r3, #0
 80069e4:	d10a      	bne.n	80069fc <USBH_CDC_Process+0x120>
    {
      /*Change the state to waiting*/
      CDC_Handle->state = CDC_IDLE_STATE ;
 80069e6:	68bb      	ldr	r3, [r7, #8]
 80069e8:	2200      	movs	r2, #0
 80069ea:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
    }
    break;
 80069ee:	e005      	b.n	80069fc <USBH_CDC_Process+0x120>

  default:
    break;
 80069f0:	bf00      	nop
 80069f2:	e004      	b.n	80069fe <USBH_CDC_Process+0x122>
    break;
 80069f4:	bf00      	nop
 80069f6:	e002      	b.n	80069fe <USBH_CDC_Process+0x122>
    break;
 80069f8:	bf00      	nop
 80069fa:	e000      	b.n	80069fe <USBH_CDC_Process+0x122>
    break;
 80069fc:	bf00      	nop

  }

  return status;
 80069fe:	7bfb      	ldrb	r3, [r7, #15]
}
 8006a00:	4618      	mov	r0, r3
 8006a02:	3710      	adds	r7, #16
 8006a04:	46bd      	mov	sp, r7
 8006a06:	bd80      	pop	{r7, pc}

08006a08 <USBH_CDC_SOFProcess>:
  *         The function is for managing SOF callback
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_SOFProcess (USBH_HandleTypeDef *phost)
{
 8006a08:	b480      	push	{r7}
 8006a0a:	b083      	sub	sp, #12
 8006a0c:	af00      	add	r7, sp, #0
 8006a0e:	6078      	str	r0, [r7, #4]
  return USBH_OK;
 8006a10:	2300      	movs	r3, #0
}
 8006a12:	4618      	mov	r0, r3
 8006a14:	370c      	adds	r7, #12
 8006a16:	46bd      	mov	sp, r7
 8006a18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a1c:	4770      	bx	lr

08006a1e <GetLineCoding>:
  *         configured line coding.
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef GetLineCoding(USBH_HandleTypeDef *phost, CDC_LineCodingTypeDef *linecoding)
{
 8006a1e:	b580      	push	{r7, lr}
 8006a20:	b082      	sub	sp, #8
 8006a22:	af00      	add	r7, sp, #0
 8006a24:	6078      	str	r0, [r7, #4]
 8006a26:	6039      	str	r1, [r7, #0]

  phost->Control.setup.b.bmRequestType = USB_D2H | USB_REQ_TYPE_CLASS | \
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	22a1      	movs	r2, #161	; 0xa1
 8006a2c:	741a      	strb	r2, [r3, #16]
                              USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_GET_LINE_CODING;
 8006a2e:	687b      	ldr	r3, [r7, #4]
 8006a30:	2221      	movs	r2, #33	; 0x21
 8006a32:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	2200      	movs	r2, #0
 8006a38:	825a      	strh	r2, [r3, #18]
  phost->Control.setup.b.wIndex.w = 0U;
 8006a3a:	687b      	ldr	r3, [r7, #4]
 8006a3c:	2200      	movs	r2, #0
 8006a3e:	829a      	strh	r2, [r3, #20]
  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	2207      	movs	r2, #7
 8006a44:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 8006a46:	683b      	ldr	r3, [r7, #0]
 8006a48:	2207      	movs	r2, #7
 8006a4a:	4619      	mov	r1, r3
 8006a4c:	6878      	ldr	r0, [r7, #4]
 8006a4e:	f001 f873 	bl	8007b38 <USBH_CtlReq>
 8006a52:	4603      	mov	r3, r0
}
 8006a54:	4618      	mov	r0, r3
 8006a56:	3708      	adds	r7, #8
 8006a58:	46bd      	mov	sp, r7
 8006a5a:	bd80      	pop	{r7, pc}

08006a5c <SetLineCoding>:
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef SetLineCoding(USBH_HandleTypeDef *phost,
                                        CDC_LineCodingTypeDef *linecoding)
{
 8006a5c:	b580      	push	{r7, lr}
 8006a5e:	b082      	sub	sp, #8
 8006a60:	af00      	add	r7, sp, #0
 8006a62:	6078      	str	r0, [r7, #4]
 8006a64:	6039      	str	r1, [r7, #0]
  phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_TYPE_CLASS |
 8006a66:	687b      	ldr	r3, [r7, #4]
 8006a68:	2221      	movs	r2, #33	; 0x21
 8006a6a:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_SET_LINE_CODING;
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	2220      	movs	r2, #32
 8006a70:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	2200      	movs	r2, #0
 8006a76:	825a      	strh	r2, [r3, #18]

  phost->Control.setup.b.wIndex.w = 0U;
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	2200      	movs	r2, #0
 8006a7c:	829a      	strh	r2, [r3, #20]

  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 8006a7e:	687b      	ldr	r3, [r7, #4]
 8006a80:	2207      	movs	r2, #7
 8006a82:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 8006a84:	683b      	ldr	r3, [r7, #0]
 8006a86:	2207      	movs	r2, #7
 8006a88:	4619      	mov	r1, r3
 8006a8a:	6878      	ldr	r0, [r7, #4]
 8006a8c:	f001 f854 	bl	8007b38 <USBH_CtlReq>
 8006a90:	4603      	mov	r3, r0
}
 8006a92:	4618      	mov	r0, r3
 8006a94:	3708      	adds	r7, #8
 8006a96:	46bd      	mov	sp, r7
 8006a98:	bd80      	pop	{r7, pc}

08006a9a <CDC_ProcessTransmission>:
* @brief  The function is responsible for sending data to the device
*  @param  pdev: Selected device
* @retval None
*/
static void CDC_ProcessTransmission(USBH_HandleTypeDef *phost)
{
 8006a9a:	b580      	push	{r7, lr}
 8006a9c:	b086      	sub	sp, #24
 8006a9e:	af02      	add	r7, sp, #8
 8006aa0:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef*) phost->pActiveClass->pData;
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 8006aa8:	69db      	ldr	r3, [r3, #28]
 8006aaa:	60fb      	str	r3, [r7, #12]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8006aac:	2300      	movs	r3, #0
 8006aae:	72fb      	strb	r3, [r7, #11]

  switch (CDC_Handle->data_tx_state)
 8006ab0:	68fb      	ldr	r3, [r7, #12]
 8006ab2:	f893 304d 	ldrb.w	r3, [r3, #77]	; 0x4d
 8006ab6:	2b01      	cmp	r3, #1
 8006ab8:	d002      	beq.n	8006ac0 <CDC_ProcessTransmission+0x26>
 8006aba:	2b02      	cmp	r3, #2
 8006abc:	d025      	beq.n	8006b0a <CDC_ProcessTransmission+0x70>
      }
    }
    break;

  default:
    break;
 8006abe:	e060      	b.n	8006b82 <CDC_ProcessTransmission+0xe8>
    if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 8006ac0:	68fb      	ldr	r3, [r7, #12]
 8006ac2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006ac4:	68fa      	ldr	r2, [r7, #12]
 8006ac6:	8b12      	ldrh	r2, [r2, #24]
 8006ac8:	4293      	cmp	r3, r2
 8006aca:	d90c      	bls.n	8006ae6 <CDC_ProcessTransmission+0x4c>
      USBH_BulkSendData (phost,
 8006acc:	68fb      	ldr	r3, [r7, #12]
 8006ace:	69d9      	ldr	r1, [r3, #28]
 8006ad0:	68fb      	ldr	r3, [r7, #12]
 8006ad2:	8b1a      	ldrh	r2, [r3, #24]
 8006ad4:	68fb      	ldr	r3, [r7, #12]
 8006ad6:	7b58      	ldrb	r0, [r3, #13]
 8006ad8:	2301      	movs	r3, #1
 8006ada:	9300      	str	r3, [sp, #0]
 8006adc:	4603      	mov	r3, r0
 8006ade:	6878      	ldr	r0, [r7, #4]
 8006ae0:	f001 fa3b 	bl	8007f5a <USBH_BulkSendData>
 8006ae4:	e00c      	b.n	8006b00 <CDC_ProcessTransmission+0x66>
      USBH_BulkSendData (phost,
 8006ae6:	68fb      	ldr	r3, [r7, #12]
 8006ae8:	69d9      	ldr	r1, [r3, #28]
                         (uint16_t)CDC_Handle->TxDataLength,
 8006aea:	68fb      	ldr	r3, [r7, #12]
 8006aec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
      USBH_BulkSendData (phost,
 8006aee:	b29a      	uxth	r2, r3
 8006af0:	68fb      	ldr	r3, [r7, #12]
 8006af2:	7b58      	ldrb	r0, [r3, #13]
 8006af4:	2301      	movs	r3, #1
 8006af6:	9300      	str	r3, [sp, #0]
 8006af8:	4603      	mov	r3, r0
 8006afa:	6878      	ldr	r0, [r7, #4]
 8006afc:	f001 fa2d 	bl	8007f5a <USBH_BulkSendData>
    CDC_Handle->data_tx_state = CDC_SEND_DATA_WAIT;
 8006b00:	68fb      	ldr	r3, [r7, #12]
 8006b02:	2202      	movs	r2, #2
 8006b04:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
    break;
 8006b08:	e03b      	b.n	8006b82 <CDC_ProcessTransmission+0xe8>
    URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.OutPipe);
 8006b0a:	68fb      	ldr	r3, [r7, #12]
 8006b0c:	7b5b      	ldrb	r3, [r3, #13]
 8006b0e:	4619      	mov	r1, r3
 8006b10:	6878      	ldr	r0, [r7, #4]
 8006b12:	f002 fda5 	bl	8009660 <USBH_LL_GetURBState>
 8006b16:	4603      	mov	r3, r0
 8006b18:	72fb      	strb	r3, [r7, #11]
    if (URB_Status == USBH_URB_DONE)
 8006b1a:	7afb      	ldrb	r3, [r7, #11]
 8006b1c:	2b01      	cmp	r3, #1
 8006b1e:	d128      	bne.n	8006b72 <CDC_ProcessTransmission+0xd8>
      if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 8006b20:	68fb      	ldr	r3, [r7, #12]
 8006b22:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006b24:	68fa      	ldr	r2, [r7, #12]
 8006b26:	8b12      	ldrh	r2, [r2, #24]
 8006b28:	4293      	cmp	r3, r2
 8006b2a:	d90e      	bls.n	8006b4a <CDC_ProcessTransmission+0xb0>
        CDC_Handle->TxDataLength -= CDC_Handle->DataItf.OutEpSize;
 8006b2c:	68fb      	ldr	r3, [r7, #12]
 8006b2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006b30:	68fa      	ldr	r2, [r7, #12]
 8006b32:	8b12      	ldrh	r2, [r2, #24]
 8006b34:	1a9a      	subs	r2, r3, r2
 8006b36:	68fb      	ldr	r3, [r7, #12]
 8006b38:	625a      	str	r2, [r3, #36]	; 0x24
        CDC_Handle->pTxData += CDC_Handle->DataItf.OutEpSize;
 8006b3a:	68fb      	ldr	r3, [r7, #12]
 8006b3c:	69db      	ldr	r3, [r3, #28]
 8006b3e:	68fa      	ldr	r2, [r7, #12]
 8006b40:	8b12      	ldrh	r2, [r2, #24]
 8006b42:	441a      	add	r2, r3
 8006b44:	68fb      	ldr	r3, [r7, #12]
 8006b46:	61da      	str	r2, [r3, #28]
 8006b48:	e002      	b.n	8006b50 <CDC_ProcessTransmission+0xb6>
        CDC_Handle->TxDataLength = 0U;
 8006b4a:	68fb      	ldr	r3, [r7, #12]
 8006b4c:	2200      	movs	r2, #0
 8006b4e:	625a      	str	r2, [r3, #36]	; 0x24
      if (CDC_Handle->TxDataLength > 0U)
 8006b50:	68fb      	ldr	r3, [r7, #12]
 8006b52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006b54:	2b00      	cmp	r3, #0
 8006b56:	d004      	beq.n	8006b62 <CDC_ProcessTransmission+0xc8>
        CDC_Handle->data_tx_state = CDC_SEND_DATA;
 8006b58:	68fb      	ldr	r3, [r7, #12]
 8006b5a:	2201      	movs	r2, #1
 8006b5c:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
    break;
 8006b60:	e00e      	b.n	8006b80 <CDC_ProcessTransmission+0xe6>
        CDC_Handle->data_tx_state = CDC_IDLE;
 8006b62:	68fb      	ldr	r3, [r7, #12]
 8006b64:	2200      	movs	r2, #0
 8006b66:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
        USBH_CDC_TransmitCallback(phost);
 8006b6a:	6878      	ldr	r0, [r7, #4]
 8006b6c:	f000 f868 	bl	8006c40 <USBH_CDC_TransmitCallback>
    break;
 8006b70:	e006      	b.n	8006b80 <CDC_ProcessTransmission+0xe6>
      if (URB_Status == USBH_URB_NOTREADY)
 8006b72:	7afb      	ldrb	r3, [r7, #11]
 8006b74:	2b02      	cmp	r3, #2
 8006b76:	d103      	bne.n	8006b80 <CDC_ProcessTransmission+0xe6>
        CDC_Handle->data_tx_state = CDC_SEND_DATA;
 8006b78:	68fb      	ldr	r3, [r7, #12]
 8006b7a:	2201      	movs	r2, #1
 8006b7c:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
    break;
 8006b80:	bf00      	nop
  }
}
 8006b82:	bf00      	nop
 8006b84:	3710      	adds	r7, #16
 8006b86:	46bd      	mov	sp, r7
 8006b88:	bd80      	pop	{r7, pc}

08006b8a <CDC_ProcessReception>:
*  @param  pdev: Selected device
* @retval None
*/

static void CDC_ProcessReception(USBH_HandleTypeDef *phost)
{
 8006b8a:	b580      	push	{r7, lr}
 8006b8c:	b086      	sub	sp, #24
 8006b8e:	af00      	add	r7, sp, #0
 8006b90:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle =  (CDC_HandleTypeDef*) phost->pActiveClass->pData;
 8006b92:	687b      	ldr	r3, [r7, #4]
 8006b94:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 8006b98:	69db      	ldr	r3, [r3, #28]
 8006b9a:	617b      	str	r3, [r7, #20]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8006b9c:	2300      	movs	r3, #0
 8006b9e:	74fb      	strb	r3, [r7, #19]
  uint32_t length;

  switch(CDC_Handle->data_rx_state)
 8006ba0:	697b      	ldr	r3, [r7, #20]
 8006ba2:	f893 304e 	ldrb.w	r3, [r3, #78]	; 0x4e
 8006ba6:	2b03      	cmp	r3, #3
 8006ba8:	d002      	beq.n	8006bb0 <CDC_ProcessReception+0x26>
 8006baa:	2b04      	cmp	r3, #4
 8006bac:	d00e      	beq.n	8006bcc <CDC_ProcessReception+0x42>
#endif
    }
    break;

  default:
    break;
 8006bae:	e043      	b.n	8006c38 <CDC_ProcessReception+0xae>
    USBH_BulkReceiveData (phost,
 8006bb0:	697b      	ldr	r3, [r7, #20]
 8006bb2:	6a19      	ldr	r1, [r3, #32]
 8006bb4:	697b      	ldr	r3, [r7, #20]
 8006bb6:	8b5a      	ldrh	r2, [r3, #26]
 8006bb8:	697b      	ldr	r3, [r7, #20]
 8006bba:	7b1b      	ldrb	r3, [r3, #12]
 8006bbc:	6878      	ldr	r0, [r7, #4]
 8006bbe:	f001 f9f1 	bl	8007fa4 <USBH_BulkReceiveData>
    CDC_Handle->data_rx_state = CDC_RECEIVE_DATA_WAIT;
 8006bc2:	697b      	ldr	r3, [r7, #20]
 8006bc4:	2204      	movs	r2, #4
 8006bc6:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
    break;
 8006bca:	e035      	b.n	8006c38 <CDC_ProcessReception+0xae>
    URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.InPipe);
 8006bcc:	697b      	ldr	r3, [r7, #20]
 8006bce:	7b1b      	ldrb	r3, [r3, #12]
 8006bd0:	4619      	mov	r1, r3
 8006bd2:	6878      	ldr	r0, [r7, #4]
 8006bd4:	f002 fd44 	bl	8009660 <USBH_LL_GetURBState>
 8006bd8:	4603      	mov	r3, r0
 8006bda:	74fb      	strb	r3, [r7, #19]
    if(URB_Status == USBH_URB_DONE)
 8006bdc:	7cfb      	ldrb	r3, [r7, #19]
 8006bde:	2b01      	cmp	r3, #1
 8006be0:	d129      	bne.n	8006c36 <CDC_ProcessReception+0xac>
      length = USBH_LL_GetLastXferSize(phost, CDC_Handle->DataItf.InPipe);
 8006be2:	697b      	ldr	r3, [r7, #20]
 8006be4:	7b1b      	ldrb	r3, [r3, #12]
 8006be6:	4619      	mov	r1, r3
 8006be8:	6878      	ldr	r0, [r7, #4]
 8006bea:	f002 fca7 	bl	800953c <USBH_LL_GetLastXferSize>
 8006bee:	60f8      	str	r0, [r7, #12]
      if(((CDC_Handle->RxDataLength - length) > 0U) && (length > CDC_Handle->DataItf.InEpSize))
 8006bf0:	697b      	ldr	r3, [r7, #20]
 8006bf2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8006bf4:	68fb      	ldr	r3, [r7, #12]
 8006bf6:	429a      	cmp	r2, r3
 8006bf8:	d016      	beq.n	8006c28 <CDC_ProcessReception+0x9e>
 8006bfa:	697b      	ldr	r3, [r7, #20]
 8006bfc:	8b5b      	ldrh	r3, [r3, #26]
 8006bfe:	461a      	mov	r2, r3
 8006c00:	68fb      	ldr	r3, [r7, #12]
 8006c02:	429a      	cmp	r2, r3
 8006c04:	d210      	bcs.n	8006c28 <CDC_ProcessReception+0x9e>
        CDC_Handle->RxDataLength -= length ;
 8006c06:	697b      	ldr	r3, [r7, #20]
 8006c08:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8006c0a:	68fb      	ldr	r3, [r7, #12]
 8006c0c:	1ad2      	subs	r2, r2, r3
 8006c0e:	697b      	ldr	r3, [r7, #20]
 8006c10:	629a      	str	r2, [r3, #40]	; 0x28
        CDC_Handle->pRxData += length;
 8006c12:	697b      	ldr	r3, [r7, #20]
 8006c14:	6a1a      	ldr	r2, [r3, #32]
 8006c16:	68fb      	ldr	r3, [r7, #12]
 8006c18:	441a      	add	r2, r3
 8006c1a:	697b      	ldr	r3, [r7, #20]
 8006c1c:	621a      	str	r2, [r3, #32]
        CDC_Handle->data_rx_state = CDC_RECEIVE_DATA;
 8006c1e:	697b      	ldr	r3, [r7, #20]
 8006c20:	2203      	movs	r2, #3
 8006c22:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
    break;
 8006c26:	e006      	b.n	8006c36 <CDC_ProcessReception+0xac>
        CDC_Handle->data_rx_state = CDC_IDLE;
 8006c28:	697b      	ldr	r3, [r7, #20]
 8006c2a:	2200      	movs	r2, #0
 8006c2c:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
        USBH_CDC_ReceiveCallback(phost);
 8006c30:	6878      	ldr	r0, [r7, #4]
 8006c32:	f000 f80f 	bl	8006c54 <USBH_CDC_ReceiveCallback>
    break;
 8006c36:	bf00      	nop
  }
}
 8006c38:	bf00      	nop
 8006c3a:	3718      	adds	r7, #24
 8006c3c:	46bd      	mov	sp, r7
 8006c3e:	bd80      	pop	{r7, pc}

08006c40 <USBH_CDC_TransmitCallback>:
* @brief  The function informs user that data have been received
*  @param  pdev: Selected device
* @retval None
*/
__weak void USBH_CDC_TransmitCallback(USBH_HandleTypeDef *phost)
{
 8006c40:	b480      	push	{r7}
 8006c42:	b083      	sub	sp, #12
 8006c44:	af00      	add	r7, sp, #0
 8006c46:	6078      	str	r0, [r7, #4]

}
 8006c48:	bf00      	nop
 8006c4a:	370c      	adds	r7, #12
 8006c4c:	46bd      	mov	sp, r7
 8006c4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c52:	4770      	bx	lr

08006c54 <USBH_CDC_ReceiveCallback>:
* @brief  The function informs user that data have been sent
*  @param  pdev: Selected device
* @retval None
*/
__weak void USBH_CDC_ReceiveCallback(USBH_HandleTypeDef *phost)
{
 8006c54:	b480      	push	{r7}
 8006c56:	b083      	sub	sp, #12
 8006c58:	af00      	add	r7, sp, #0
 8006c5a:	6078      	str	r0, [r7, #4]

}
 8006c5c:	bf00      	nop
 8006c5e:	370c      	adds	r7, #12
 8006c60:	46bd      	mov	sp, r7
 8006c62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c66:	4770      	bx	lr

08006c68 <USBH_CDC_LineCodingChanged>:
* @brief  The function informs user that Settings have been changed
*  @param  pdev: Selected device
* @retval None
*/
__weak void USBH_CDC_LineCodingChanged(USBH_HandleTypeDef *phost)
{
 8006c68:	b480      	push	{r7}
 8006c6a:	b083      	sub	sp, #12
 8006c6c:	af00      	add	r7, sp, #0
 8006c6e:	6078      	str	r0, [r7, #4]

}
 8006c70:	bf00      	nop
 8006c72:	370c      	adds	r7, #12
 8006c74:	46bd      	mov	sp, r7
 8006c76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c7a:	4770      	bx	lr

08006c7c <USBH_Init>:
  * @param  phost: Host Handle
  * @param  pUsrFunc: User Callback
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Init(USBH_HandleTypeDef *phost, void (*pUsrFunc)(USBH_HandleTypeDef *phost, uint8_t id), uint8_t id)
{
 8006c7c:	b580      	push	{r7, lr}
 8006c7e:	b084      	sub	sp, #16
 8006c80:	af00      	add	r7, sp, #0
 8006c82:	60f8      	str	r0, [r7, #12]
 8006c84:	60b9      	str	r1, [r7, #8]
 8006c86:	4613      	mov	r3, r2
 8006c88:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if(phost == NULL)
 8006c8a:	68fb      	ldr	r3, [r7, #12]
 8006c8c:	2b00      	cmp	r3, #0
 8006c8e:	d101      	bne.n	8006c94 <USBH_Init+0x18>
  {
    USBH_ErrLog("Invalid Host handle");
    return USBH_FAIL;
 8006c90:	2302      	movs	r3, #2
 8006c92:	e019      	b.n	8006cc8 <USBH_Init+0x4c>
  }

  /* Set DRiver ID */
  phost->id = id;
 8006c94:	68fb      	ldr	r3, [r7, #12]
 8006c96:	79fa      	ldrb	r2, [r7, #7]
 8006c98:	f883 23c0 	strb.w	r2, [r3, #960]	; 0x3c0

  /* Unlink class*/
  phost->pActiveClass = NULL;
 8006c9c:	68fb      	ldr	r3, [r7, #12]
 8006c9e:	2200      	movs	r2, #0
 8006ca0:	f8c3 2378 	str.w	r2, [r3, #888]	; 0x378
  phost->ClassNumber = 0U;
 8006ca4:	68fb      	ldr	r3, [r7, #12]
 8006ca6:	2200      	movs	r2, #0
 8006ca8:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c

  /* Restore default states and prepare EP0 */
  DeInitStateMachine(phost);
 8006cac:	68f8      	ldr	r0, [r7, #12]
 8006cae:	f000 f80f 	bl	8006cd0 <DeInitStateMachine>

  /* Assign User process */
  if(pUsrFunc != NULL)
 8006cb2:	68bb      	ldr	r3, [r7, #8]
 8006cb4:	2b00      	cmp	r3, #0
 8006cb6:	d003      	beq.n	8006cc0 <USBH_Init+0x44>
  {
    phost->pUser = pUsrFunc;
 8006cb8:	68fb      	ldr	r3, [r7, #12]
 8006cba:	68ba      	ldr	r2, [r7, #8]
 8006cbc:	f8c3 23c8 	str.w	r2, [r3, #968]	; 0x3c8

#endif /* (osCMSIS < 0x20000U) */
#endif /* (USBH_USE_OS == 1U) */

  /* Initialize low level driver */
  USBH_LL_Init(phost);
 8006cc0:	68f8      	ldr	r0, [r7, #12]
 8006cc2:	f002 fb89 	bl	80093d8 <USBH_LL_Init>

  return USBH_OK;
 8006cc6:	2300      	movs	r3, #0
}
 8006cc8:	4618      	mov	r0, r3
 8006cca:	3710      	adds	r7, #16
 8006ccc:	46bd      	mov	sp, r7
 8006cce:	bd80      	pop	{r7, pc}

08006cd0 <DeInitStateMachine>:
  *         De-Initialize the Host state machine.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef  DeInitStateMachine(USBH_HandleTypeDef *phost)
{
 8006cd0:	b480      	push	{r7}
 8006cd2:	b085      	sub	sp, #20
 8006cd4:	af00      	add	r7, sp, #0
 8006cd6:	6078      	str	r0, [r7, #4]
  uint32_t i = 0U;
 8006cd8:	2300      	movs	r3, #0
 8006cda:	60fb      	str	r3, [r7, #12]

  /* Clear Pipes flags*/
  for ( ; i < USBH_MAX_PIPES_NBR; i++)
 8006cdc:	e008      	b.n	8006cf0 <DeInitStateMachine+0x20>
  {
    phost->Pipes[i] = 0U;
 8006cde:	687b      	ldr	r3, [r7, #4]
 8006ce0:	68fa      	ldr	r2, [r7, #12]
 8006ce2:	32e0      	adds	r2, #224	; 0xe0
 8006ce4:	2100      	movs	r1, #0
 8006ce6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  for ( ; i < USBH_MAX_PIPES_NBR; i++)
 8006cea:	68fb      	ldr	r3, [r7, #12]
 8006cec:	3301      	adds	r3, #1
 8006cee:	60fb      	str	r3, [r7, #12]
 8006cf0:	68fb      	ldr	r3, [r7, #12]
 8006cf2:	2b0e      	cmp	r3, #14
 8006cf4:	d9f3      	bls.n	8006cde <DeInitStateMachine+0xe>
  }

  for(i = 0U; i< USBH_MAX_DATA_BUFFER; i++)
 8006cf6:	2300      	movs	r3, #0
 8006cf8:	60fb      	str	r3, [r7, #12]
 8006cfa:	e009      	b.n	8006d10 <DeInitStateMachine+0x40>
  {
    phost->device.Data[i] = 0U;
 8006cfc:	687a      	ldr	r2, [r7, #4]
 8006cfe:	68fb      	ldr	r3, [r7, #12]
 8006d00:	4413      	add	r3, r2
 8006d02:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 8006d06:	2200      	movs	r2, #0
 8006d08:	701a      	strb	r2, [r3, #0]
  for(i = 0U; i< USBH_MAX_DATA_BUFFER; i++)
 8006d0a:	68fb      	ldr	r3, [r7, #12]
 8006d0c:	3301      	adds	r3, #1
 8006d0e:	60fb      	str	r3, [r7, #12]
 8006d10:	68fb      	ldr	r3, [r7, #12]
 8006d12:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006d16:	d3f1      	bcc.n	8006cfc <DeInitStateMachine+0x2c>
  }

  phost->gState = HOST_IDLE;
 8006d18:	687b      	ldr	r3, [r7, #4]
 8006d1a:	2200      	movs	r2, #0
 8006d1c:	701a      	strb	r2, [r3, #0]
  phost->EnumState = ENUM_IDLE;
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	2200      	movs	r2, #0
 8006d22:	705a      	strb	r2, [r3, #1]
  phost->RequestState = CMD_SEND;
 8006d24:	687b      	ldr	r3, [r7, #4]
 8006d26:	2201      	movs	r2, #1
 8006d28:	709a      	strb	r2, [r3, #2]
  phost->Timer = 0U;
 8006d2a:	687b      	ldr	r3, [r7, #4]
 8006d2c:	2200      	movs	r2, #0
 8006d2e:	f8c3 23bc 	str.w	r2, [r3, #956]	; 0x3bc

  phost->Control.state = CTRL_SETUP;
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	2201      	movs	r2, #1
 8006d36:	761a      	strb	r2, [r3, #24]
  phost->Control.pipe_size = USBH_MPS_DEFAULT;
 8006d38:	687b      	ldr	r3, [r7, #4]
 8006d3a:	2240      	movs	r2, #64	; 0x40
 8006d3c:	719a      	strb	r2, [r3, #6]
  phost->Control.errorcount = 0U;
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	2200      	movs	r2, #0
 8006d42:	765a      	strb	r2, [r3, #25]

  phost->device.address = USBH_ADDRESS_DEFAULT;
 8006d44:	687b      	ldr	r3, [r7, #4]
 8006d46:	2200      	movs	r2, #0
 8006d48:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c
  phost->device.speed   = USBH_SPEED_FULL;
 8006d4c:	687b      	ldr	r3, [r7, #4]
 8006d4e:	2201      	movs	r2, #1
 8006d50:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d

  return USBH_OK;
 8006d54:	2300      	movs	r3, #0
}
 8006d56:	4618      	mov	r0, r3
 8006d58:	3714      	adds	r7, #20
 8006d5a:	46bd      	mov	sp, r7
 8006d5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d60:	4770      	bx	lr

08006d62 <USBH_RegisterClass>:
  * @param  phost : Host Handle
  * @param  pclass: Class handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_RegisterClass(USBH_HandleTypeDef *phost, USBH_ClassTypeDef *pclass)
{
 8006d62:	b480      	push	{r7}
 8006d64:	b085      	sub	sp, #20
 8006d66:	af00      	add	r7, sp, #0
 8006d68:	6078      	str	r0, [r7, #4]
 8006d6a:	6039      	str	r1, [r7, #0]
  USBH_StatusTypeDef   status = USBH_OK;
 8006d6c:	2300      	movs	r3, #0
 8006d6e:	73fb      	strb	r3, [r7, #15]

  if(pclass != 0)
 8006d70:	683b      	ldr	r3, [r7, #0]
 8006d72:	2b00      	cmp	r3, #0
 8006d74:	d017      	beq.n	8006da6 <USBH_RegisterClass+0x44>
  {
    if(phost->ClassNumber < USBH_MAX_NUM_SUPPORTED_CLASS)
 8006d76:	687b      	ldr	r3, [r7, #4]
 8006d78:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8006d7c:	2b00      	cmp	r3, #0
 8006d7e:	d10f      	bne.n	8006da0 <USBH_RegisterClass+0x3e>
    {
      /* link the class to the USB Host handle */
      phost->pClass[phost->ClassNumber++] = pclass;
 8006d80:	687b      	ldr	r3, [r7, #4]
 8006d82:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8006d86:	1c59      	adds	r1, r3, #1
 8006d88:	687a      	ldr	r2, [r7, #4]
 8006d8a:	f8c2 137c 	str.w	r1, [r2, #892]	; 0x37c
 8006d8e:	687a      	ldr	r2, [r7, #4]
 8006d90:	33dc      	adds	r3, #220	; 0xdc
 8006d92:	009b      	lsls	r3, r3, #2
 8006d94:	4413      	add	r3, r2
 8006d96:	683a      	ldr	r2, [r7, #0]
 8006d98:	605a      	str	r2, [r3, #4]
      status = USBH_OK;
 8006d9a:	2300      	movs	r3, #0
 8006d9c:	73fb      	strb	r3, [r7, #15]
 8006d9e:	e004      	b.n	8006daa <USBH_RegisterClass+0x48>
    }
    else
    {
      USBH_ErrLog("Max Class Number reached");
      status = USBH_FAIL;
 8006da0:	2302      	movs	r3, #2
 8006da2:	73fb      	strb	r3, [r7, #15]
 8006da4:	e001      	b.n	8006daa <USBH_RegisterClass+0x48>
    }
  }
  else
  {
    USBH_ErrLog("Invalid Class handle");
    status = USBH_FAIL;
 8006da6:	2302      	movs	r3, #2
 8006da8:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8006daa:	7bfb      	ldrb	r3, [r7, #15]
}
 8006dac:	4618      	mov	r0, r3
 8006dae:	3714      	adds	r7, #20
 8006db0:	46bd      	mov	sp, r7
 8006db2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006db6:	4770      	bx	lr

08006db8 <USBH_SelectInterface>:
  * @param  phost: Host Handle
  * @param  interface: Interface number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SelectInterface(USBH_HandleTypeDef *phost, uint8_t interface)
{
 8006db8:	b480      	push	{r7}
 8006dba:	b085      	sub	sp, #20
 8006dbc:	af00      	add	r7, sp, #0
 8006dbe:	6078      	str	r0, [r7, #4]
 8006dc0:	460b      	mov	r3, r1
 8006dc2:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef   status = USBH_OK;
 8006dc4:	2300      	movs	r3, #0
 8006dc6:	73fb      	strb	r3, [r7, #15]

  if(interface < phost->device.CfgDesc.bNumInterfaces)
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	f893 3338 	ldrb.w	r3, [r3, #824]	; 0x338
 8006dce:	78fa      	ldrb	r2, [r7, #3]
 8006dd0:	429a      	cmp	r2, r3
 8006dd2:	d204      	bcs.n	8006dde <USBH_SelectInterface+0x26>
  {
    phost->device.current_interface = interface;
 8006dd4:	687b      	ldr	r3, [r7, #4]
 8006dd6:	78fa      	ldrb	r2, [r7, #3]
 8006dd8:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
 8006ddc:	e001      	b.n	8006de2 <USBH_SelectInterface+0x2a>
    USBH_UsrLog ("Protocol : %xh", phost->device.CfgDesc.Itf_Desc[interface].bInterfaceProtocol );
  }
  else
  {
    USBH_ErrLog ("Cannot Select This Interface.");
    status = USBH_FAIL;
 8006dde:	2302      	movs	r3, #2
 8006de0:	73fb      	strb	r3, [r7, #15]
  }
  return status;
 8006de2:	7bfb      	ldrb	r3, [r7, #15]
}
 8006de4:	4618      	mov	r0, r3
 8006de6:	3714      	adds	r7, #20
 8006de8:	46bd      	mov	sp, r7
 8006dea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dee:	4770      	bx	lr

08006df0 <USBH_FindInterface>:
  * @param  Protocol: Protocol code
  * @retval interface index in the configuration structure
  * @note : (1)interface index 0xFF means interface index not found
  */
uint8_t  USBH_FindInterface(USBH_HandleTypeDef *phost, uint8_t Class, uint8_t SubClass, uint8_t Protocol)
{
 8006df0:	b480      	push	{r7}
 8006df2:	b087      	sub	sp, #28
 8006df4:	af00      	add	r7, sp, #0
 8006df6:	6078      	str	r0, [r7, #4]
 8006df8:	4608      	mov	r0, r1
 8006dfa:	4611      	mov	r1, r2
 8006dfc:	461a      	mov	r2, r3
 8006dfe:	4603      	mov	r3, r0
 8006e00:	70fb      	strb	r3, [r7, #3]
 8006e02:	460b      	mov	r3, r1
 8006e04:	70bb      	strb	r3, [r7, #2]
 8006e06:	4613      	mov	r3, r2
 8006e08:	707b      	strb	r3, [r7, #1]
  USBH_InterfaceDescTypeDef    *pif ;
  USBH_CfgDescTypeDef          *pcfg ;
  uint8_t                        if_ix = 0U;
 8006e0a:	2300      	movs	r3, #0
 8006e0c:	75fb      	strb	r3, [r7, #23]

  pif = (USBH_InterfaceDescTypeDef *)0;
 8006e0e:	2300      	movs	r3, #0
 8006e10:	613b      	str	r3, [r7, #16]
  pcfg = &phost->device.CfgDesc;
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	f503 734d 	add.w	r3, r3, #820	; 0x334
 8006e18:	60fb      	str	r3, [r7, #12]

  while (if_ix < USBH_MAX_NUM_INTERFACES)
 8006e1a:	e025      	b.n	8006e68 <USBH_FindInterface+0x78>
  {
    pif = &pcfg->Itf_Desc[if_ix];
 8006e1c:	7dfb      	ldrb	r3, [r7, #23]
 8006e1e:	221a      	movs	r2, #26
 8006e20:	fb02 f303 	mul.w	r3, r2, r3
 8006e24:	3308      	adds	r3, #8
 8006e26:	68fa      	ldr	r2, [r7, #12]
 8006e28:	4413      	add	r3, r2
 8006e2a:	3302      	adds	r3, #2
 8006e2c:	613b      	str	r3, [r7, #16]
    if(((pif->bInterfaceClass == Class) || (Class == 0xFFU))&&
 8006e2e:	693b      	ldr	r3, [r7, #16]
 8006e30:	795b      	ldrb	r3, [r3, #5]
 8006e32:	78fa      	ldrb	r2, [r7, #3]
 8006e34:	429a      	cmp	r2, r3
 8006e36:	d002      	beq.n	8006e3e <USBH_FindInterface+0x4e>
 8006e38:	78fb      	ldrb	r3, [r7, #3]
 8006e3a:	2bff      	cmp	r3, #255	; 0xff
 8006e3c:	d111      	bne.n	8006e62 <USBH_FindInterface+0x72>
       ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU))&&
 8006e3e:	693b      	ldr	r3, [r7, #16]
 8006e40:	799b      	ldrb	r3, [r3, #6]
    if(((pif->bInterfaceClass == Class) || (Class == 0xFFU))&&
 8006e42:	78ba      	ldrb	r2, [r7, #2]
 8006e44:	429a      	cmp	r2, r3
 8006e46:	d002      	beq.n	8006e4e <USBH_FindInterface+0x5e>
       ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU))&&
 8006e48:	78bb      	ldrb	r3, [r7, #2]
 8006e4a:	2bff      	cmp	r3, #255	; 0xff
 8006e4c:	d109      	bne.n	8006e62 <USBH_FindInterface+0x72>
         ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 8006e4e:	693b      	ldr	r3, [r7, #16]
 8006e50:	79db      	ldrb	r3, [r3, #7]
       ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU))&&
 8006e52:	787a      	ldrb	r2, [r7, #1]
 8006e54:	429a      	cmp	r2, r3
 8006e56:	d002      	beq.n	8006e5e <USBH_FindInterface+0x6e>
         ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 8006e58:	787b      	ldrb	r3, [r7, #1]
 8006e5a:	2bff      	cmp	r3, #255	; 0xff
 8006e5c:	d101      	bne.n	8006e62 <USBH_FindInterface+0x72>
    {
      return  if_ix;
 8006e5e:	7dfb      	ldrb	r3, [r7, #23]
 8006e60:	e006      	b.n	8006e70 <USBH_FindInterface+0x80>
    }
    if_ix++;
 8006e62:	7dfb      	ldrb	r3, [r7, #23]
 8006e64:	3301      	adds	r3, #1
 8006e66:	75fb      	strb	r3, [r7, #23]
  while (if_ix < USBH_MAX_NUM_INTERFACES)
 8006e68:	7dfb      	ldrb	r3, [r7, #23]
 8006e6a:	2b01      	cmp	r3, #1
 8006e6c:	d9d6      	bls.n	8006e1c <USBH_FindInterface+0x2c>
  }
  return 0xFFU;
 8006e6e:	23ff      	movs	r3, #255	; 0xff
}
 8006e70:	4618      	mov	r0, r3
 8006e72:	371c      	adds	r7, #28
 8006e74:	46bd      	mov	sp, r7
 8006e76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e7a:	4770      	bx	lr

08006e7c <USBH_Start>:
  *         Start the USB Host Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Start  (USBH_HandleTypeDef *phost)
{
 8006e7c:	b580      	push	{r7, lr}
 8006e7e:	b082      	sub	sp, #8
 8006e80:	af00      	add	r7, sp, #0
 8006e82:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  USBH_LL_Start(phost);
 8006e84:	6878      	ldr	r0, [r7, #4]
 8006e86:	f002 fae3 	bl	8009450 <USBH_LL_Start>

  /* Activate VBUS on the port */
  USBH_LL_DriverVBUS (phost, TRUE);
 8006e8a:	2101      	movs	r1, #1
 8006e8c:	6878      	ldr	r0, [r7, #4]
 8006e8e:	f002 fbfa 	bl	8009686 <USBH_LL_DriverVBUS>

  return USBH_OK;
 8006e92:	2300      	movs	r3, #0
}
 8006e94:	4618      	mov	r0, r3
 8006e96:	3708      	adds	r7, #8
 8006e98:	46bd      	mov	sp, r7
 8006e9a:	bd80      	pop	{r7, pc}

08006e9c <USBH_Process>:
  *         Background process of the USB Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Process(USBH_HandleTypeDef *phost)
{
 8006e9c:	b580      	push	{r7, lr}
 8006e9e:	b088      	sub	sp, #32
 8006ea0:	af04      	add	r7, sp, #16
 8006ea2:	6078      	str	r0, [r7, #4]
  __IO USBH_StatusTypeDef status = USBH_FAIL;
 8006ea4:	2302      	movs	r3, #2
 8006ea6:	73bb      	strb	r3, [r7, #14]
  uint8_t idx = 0U;
 8006ea8:	2300      	movs	r3, #0
 8006eaa:	73fb      	strb	r3, [r7, #15]

  /* check for Host port events */
  if (((USBH_IsPortEnabled(phost) == 0U)) && (phost->gState != HOST_IDLE))
 8006eac:	6878      	ldr	r0, [r7, #4]
 8006eae:	f000 faec 	bl	800748a <USBH_IsPortEnabled>
 8006eb2:	4603      	mov	r3, r0
 8006eb4:	2b00      	cmp	r3, #0
 8006eb6:	d10c      	bne.n	8006ed2 <USBH_Process+0x36>
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	781b      	ldrb	r3, [r3, #0]
 8006ebc:	b2db      	uxtb	r3, r3
 8006ebe:	2b00      	cmp	r3, #0
 8006ec0:	d007      	beq.n	8006ed2 <USBH_Process+0x36>
  {
    if(phost->gState != HOST_DEV_DISCONNECTED)
 8006ec2:	687b      	ldr	r3, [r7, #4]
 8006ec4:	781b      	ldrb	r3, [r3, #0]
 8006ec6:	b2db      	uxtb	r3, r3
 8006ec8:	2b03      	cmp	r3, #3
 8006eca:	d002      	beq.n	8006ed2 <USBH_Process+0x36>
    {
      phost->gState = HOST_DEV_DISCONNECTED;
 8006ecc:	687b      	ldr	r3, [r7, #4]
 8006ece:	2203      	movs	r2, #3
 8006ed0:	701a      	strb	r2, [r3, #0]
    }
  }

  switch (phost->gState)
 8006ed2:	687b      	ldr	r3, [r7, #4]
 8006ed4:	781b      	ldrb	r3, [r3, #0]
 8006ed6:	b2db      	uxtb	r3, r3
 8006ed8:	2b0b      	cmp	r3, #11
 8006eda:	f200 814c 	bhi.w	8007176 <USBH_Process+0x2da>
 8006ede:	a201      	add	r2, pc, #4	; (adr r2, 8006ee4 <USBH_Process+0x48>)
 8006ee0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006ee4:	08006f15 	.word	0x08006f15
 8006ee8:	08006f37 	.word	0x08006f37
 8006eec:	08006f4b 	.word	0x08006f4b
 8006ef0:	08007151 	.word	0x08007151
 8006ef4:	08007177 	.word	0x08007177
 8006ef8:	08006fd9 	.word	0x08006fd9
 8006efc:	08007107 	.word	0x08007107
 8006f00:	08007009 	.word	0x08007009
 8006f04:	08007029 	.word	0x08007029
 8006f08:	08007049 	.word	0x08007049
 8006f0c:	08007077 	.word	0x08007077
 8006f10:	08007139 	.word	0x08007139
  {
  case HOST_IDLE :

    if (phost->device.is_connected)
 8006f14:	687b      	ldr	r3, [r7, #4]
 8006f16:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8006f1a:	b2db      	uxtb	r3, r3
 8006f1c:	2b00      	cmp	r3, #0
 8006f1e:	f000 812c 	beq.w	800717a <USBH_Process+0x2de>
    {
      /* Wait for 200 ms after connection */
      phost->gState = HOST_DEV_WAIT_FOR_ATTACHMENT;
 8006f22:	687b      	ldr	r3, [r7, #4]
 8006f24:	2201      	movs	r2, #1
 8006f26:	701a      	strb	r2, [r3, #0]
      USBH_Delay(200U);
 8006f28:	20c8      	movs	r0, #200	; 0xc8
 8006f2a:	f002 fbf6 	bl	800971a <USBH_Delay>
      USBH_LL_ResetPort(phost);
 8006f2e:	6878      	ldr	r0, [r7, #4]
 8006f30:	f002 fae9 	bl	8009506 <USBH_LL_ResetPort>
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
    }
    break;
 8006f34:	e121      	b.n	800717a <USBH_Process+0x2de>

  case HOST_DEV_WAIT_FOR_ATTACHMENT: /* Wait for Port Eabled */

    if (phost->device.PortEnabled == 1U)
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 8006f3c:	2b01      	cmp	r3, #1
 8006f3e:	f040 811e 	bne.w	800717e <USBH_Process+0x2e2>
    {
      phost->gState = HOST_DEV_ATTACHED;
 8006f42:	687b      	ldr	r3, [r7, #4]
 8006f44:	2202      	movs	r2, #2
 8006f46:	701a      	strb	r2, [r3, #0]
    }
    break;
 8006f48:	e119      	b.n	800717e <USBH_Process+0x2e2>
  case HOST_DEV_ATTACHED :

    USBH_UsrLog("USB Device Attached");

    /* Wait for 100 ms after Reset */
    USBH_Delay(100U);
 8006f4a:	2064      	movs	r0, #100	; 0x64
 8006f4c:	f002 fbe5 	bl	800971a <USBH_Delay>

    phost->device.speed = USBH_LL_GetSpeed(phost);
 8006f50:	6878      	ldr	r0, [r7, #4]
 8006f52:	f002 fab3 	bl	80094bc <USBH_LL_GetSpeed>
 8006f56:	4603      	mov	r3, r0
 8006f58:	461a      	mov	r2, r3
 8006f5a:	687b      	ldr	r3, [r7, #4]
 8006f5c:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d

    phost->gState = HOST_ENUMERATION;
 8006f60:	687b      	ldr	r3, [r7, #4]
 8006f62:	2205      	movs	r2, #5
 8006f64:	701a      	strb	r2, [r3, #0]

    phost->Control.pipe_out = USBH_AllocPipe (phost, 0x00U);
 8006f66:	2100      	movs	r1, #0
 8006f68:	6878      	ldr	r0, [r7, #4]
 8006f6a:	f001 f868 	bl	800803e <USBH_AllocPipe>
 8006f6e:	4603      	mov	r3, r0
 8006f70:	461a      	mov	r2, r3
 8006f72:	687b      	ldr	r3, [r7, #4]
 8006f74:	715a      	strb	r2, [r3, #5]
    phost->Control.pipe_in  = USBH_AllocPipe (phost, 0x80U);
 8006f76:	2180      	movs	r1, #128	; 0x80
 8006f78:	6878      	ldr	r0, [r7, #4]
 8006f7a:	f001 f860 	bl	800803e <USBH_AllocPipe>
 8006f7e:	4603      	mov	r3, r0
 8006f80:	461a      	mov	r2, r3
 8006f82:	687b      	ldr	r3, [r7, #4]
 8006f84:	711a      	strb	r2, [r3, #4]


    /* Open Control pipes */
    USBH_OpenPipe (phost,
 8006f86:	687b      	ldr	r3, [r7, #4]
 8006f88:	7919      	ldrb	r1, [r3, #4]
 8006f8a:	687b      	ldr	r3, [r7, #4]
 8006f8c:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8006f90:	687b      	ldr	r3, [r7, #4]
 8006f92:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                   phost->Control.pipe_in,
                   0x80U,
                   phost->device.address,
                   phost->device.speed,
                   USBH_EP_CONTROL,
                   (uint16_t)phost->Control.pipe_size);
 8006f96:	687a      	ldr	r2, [r7, #4]
 8006f98:	7992      	ldrb	r2, [r2, #6]
    USBH_OpenPipe (phost,
 8006f9a:	b292      	uxth	r2, r2
 8006f9c:	9202      	str	r2, [sp, #8]
 8006f9e:	2200      	movs	r2, #0
 8006fa0:	9201      	str	r2, [sp, #4]
 8006fa2:	9300      	str	r3, [sp, #0]
 8006fa4:	4603      	mov	r3, r0
 8006fa6:	2280      	movs	r2, #128	; 0x80
 8006fa8:	6878      	ldr	r0, [r7, #4]
 8006faa:	f001 f819 	bl	8007fe0 <USBH_OpenPipe>

    /* Open Control pipes */
    USBH_OpenPipe (phost,
 8006fae:	687b      	ldr	r3, [r7, #4]
 8006fb0:	7959      	ldrb	r1, [r3, #5]
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                   phost->Control.pipe_out,
                   0x00U,
                   phost->device.address,
                   phost->device.speed,
                   USBH_EP_CONTROL,
                   (uint16_t)phost->Control.pipe_size);
 8006fbe:	687a      	ldr	r2, [r7, #4]
 8006fc0:	7992      	ldrb	r2, [r2, #6]
    USBH_OpenPipe (phost,
 8006fc2:	b292      	uxth	r2, r2
 8006fc4:	9202      	str	r2, [sp, #8]
 8006fc6:	2200      	movs	r2, #0
 8006fc8:	9201      	str	r2, [sp, #4]
 8006fca:	9300      	str	r3, [sp, #0]
 8006fcc:	4603      	mov	r3, r0
 8006fce:	2200      	movs	r2, #0
 8006fd0:	6878      	ldr	r0, [r7, #4]
 8006fd2:	f001 f805 	bl	8007fe0 <USBH_OpenPipe>
    (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
    (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
    break;
 8006fd6:	e0e3      	b.n	80071a0 <USBH_Process+0x304>

  case HOST_ENUMERATION:
    /* Check for enumeration status */
    if ( USBH_HandleEnum(phost) == USBH_OK)
 8006fd8:	6878      	ldr	r0, [r7, #4]
 8006fda:	f000 f8e7 	bl	80071ac <USBH_HandleEnum>
 8006fde:	4603      	mov	r3, r0
 8006fe0:	2b00      	cmp	r3, #0
 8006fe2:	f040 80ce 	bne.w	8007182 <USBH_Process+0x2e6>
    {
      /* The function shall return USBH_OK when full enumeration is complete */
      USBH_UsrLog ("Enumeration done.");
      phost->device.current_interface = 0U;
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	2200      	movs	r2, #0
 8006fea:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
      if(phost->device.DevDesc.bNumConfigurations == 1U)
 8006fee:	687b      	ldr	r3, [r7, #4]
 8006ff0:	f893 3333 	ldrb.w	r3, [r3, #819]	; 0x333
 8006ff4:	2b01      	cmp	r3, #1
 8006ff6:	d103      	bne.n	8007000 <USBH_Process+0x164>
      {
        USBH_UsrLog ("This device has only 1 configuration.");
        phost->gState  = HOST_SET_CONFIGURATION;
 8006ff8:	687b      	ldr	r3, [r7, #4]
 8006ffa:	2208      	movs	r2, #8
 8006ffc:	701a      	strb	r2, [r3, #0]
      {
        phost->gState  = HOST_INPUT;
      }

    }
    break;
 8006ffe:	e0c0      	b.n	8007182 <USBH_Process+0x2e6>
        phost->gState  = HOST_INPUT;
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	2207      	movs	r2, #7
 8007004:	701a      	strb	r2, [r3, #0]
    break;
 8007006:	e0bc      	b.n	8007182 <USBH_Process+0x2e6>

  case HOST_INPUT:
    {
      /* user callback for end of device basic enumeration */
      if(phost->pUser != NULL)
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 800700e:	2b00      	cmp	r3, #0
 8007010:	f000 80b9 	beq.w	8007186 <USBH_Process+0x2ea>
      {
        phost->pUser(phost, HOST_USER_SELECT_CONFIGURATION);
 8007014:	687b      	ldr	r3, [r7, #4]
 8007016:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 800701a:	2101      	movs	r1, #1
 800701c:	6878      	ldr	r0, [r7, #4]
 800701e:	4798      	blx	r3
        phost->gState = HOST_SET_CONFIGURATION;
 8007020:	687b      	ldr	r3, [r7, #4]
 8007022:	2208      	movs	r2, #8
 8007024:	701a      	strb	r2, [r3, #0]
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
    }
    break;
 8007026:	e0ae      	b.n	8007186 <USBH_Process+0x2ea>

  case HOST_SET_CONFIGURATION:
    /* set configuration */
    if (USBH_SetCfg(phost, (uint16_t)phost->device.CfgDesc.bConfigurationValue) == USBH_OK)
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	f893 3339 	ldrb.w	r3, [r3, #825]	; 0x339
 800702e:	b29b      	uxth	r3, r3
 8007030:	4619      	mov	r1, r3
 8007032:	6878      	ldr	r0, [r7, #4]
 8007034:	f000 fb59 	bl	80076ea <USBH_SetCfg>
 8007038:	4603      	mov	r3, r0
 800703a:	2b00      	cmp	r3, #0
 800703c:	f040 80a5 	bne.w	800718a <USBH_Process+0x2ee>
    {
      phost->gState  = HOST_SET_WAKEUP_FEATURE;
 8007040:	687b      	ldr	r3, [r7, #4]
 8007042:	2209      	movs	r2, #9
 8007044:	701a      	strb	r2, [r3, #0]
    (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
    (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
    break;
 8007046:	e0a0      	b.n	800718a <USBH_Process+0x2ee>

  case  HOST_SET_WAKEUP_FEATURE:

    if ((phost->device.CfgDesc.bmAttributes) & (1U << 5))
 8007048:	687b      	ldr	r3, [r7, #4]
 800704a:	f893 333b 	ldrb.w	r3, [r3, #827]	; 0x33b
 800704e:	f003 0320 	and.w	r3, r3, #32
 8007052:	2b00      	cmp	r3, #0
 8007054:	d00b      	beq.n	800706e <USBH_Process+0x1d2>
    {
      if (USBH_SetFeature(phost, FEATURE_SELECTOR_REMOTEWAKEUP) == USBH_OK)
 8007056:	2101      	movs	r1, #1
 8007058:	6878      	ldr	r0, [r7, #4]
 800705a:	f000 fb69 	bl	8007730 <USBH_SetFeature>
 800705e:	4603      	mov	r3, r0
 8007060:	2b00      	cmp	r3, #0
 8007062:	f040 8094 	bne.w	800718e <USBH_Process+0x2f2>
      {
        USBH_UsrLog ("Device remote wakeup enabled");
        phost->gState  = HOST_CHECK_CLASS;
 8007066:	687b      	ldr	r3, [r7, #4]
 8007068:	220a      	movs	r2, #10
 800706a:	701a      	strb	r2, [r3, #0]
    (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
    (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
    break;
 800706c:	e08f      	b.n	800718e <USBH_Process+0x2f2>
      phost->gState  = HOST_CHECK_CLASS;
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	220a      	movs	r2, #10
 8007072:	701a      	strb	r2, [r3, #0]
    break;
 8007074:	e08b      	b.n	800718e <USBH_Process+0x2f2>

  case HOST_CHECK_CLASS:

    if(phost->ClassNumber == 0U)
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800707c:	2b00      	cmp	r3, #0
 800707e:	f000 8088 	beq.w	8007192 <USBH_Process+0x2f6>
    {
      USBH_UsrLog ("No Class has been registered.");
    }
    else
    {
      phost->pActiveClass = NULL;
 8007082:	687b      	ldr	r3, [r7, #4]
 8007084:	2200      	movs	r2, #0
 8007086:	f8c3 2378 	str.w	r2, [r3, #888]	; 0x378

      for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 800708a:	2300      	movs	r3, #0
 800708c:	73fb      	strb	r3, [r7, #15]
 800708e:	e017      	b.n	80070c0 <USBH_Process+0x224>
      {
        if(phost->pClass[idx]->ClassCode == phost->device.CfgDesc.Itf_Desc[0].bInterfaceClass)
 8007090:	7bfb      	ldrb	r3, [r7, #15]
 8007092:	687a      	ldr	r2, [r7, #4]
 8007094:	33dc      	adds	r3, #220	; 0xdc
 8007096:	009b      	lsls	r3, r3, #2
 8007098:	4413      	add	r3, r2
 800709a:	685b      	ldr	r3, [r3, #4]
 800709c:	791a      	ldrb	r2, [r3, #4]
 800709e:	687b      	ldr	r3, [r7, #4]
 80070a0:	f893 3343 	ldrb.w	r3, [r3, #835]	; 0x343
 80070a4:	429a      	cmp	r2, r3
 80070a6:	d108      	bne.n	80070ba <USBH_Process+0x21e>
        {
          phost->pActiveClass = phost->pClass[idx];
 80070a8:	7bfb      	ldrb	r3, [r7, #15]
 80070aa:	687a      	ldr	r2, [r7, #4]
 80070ac:	33dc      	adds	r3, #220	; 0xdc
 80070ae:	009b      	lsls	r3, r3, #2
 80070b0:	4413      	add	r3, r2
 80070b2:	685a      	ldr	r2, [r3, #4]
 80070b4:	687b      	ldr	r3, [r7, #4]
 80070b6:	f8c3 2378 	str.w	r2, [r3, #888]	; 0x378
      for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 80070ba:	7bfb      	ldrb	r3, [r7, #15]
 80070bc:	3301      	adds	r3, #1
 80070be:	73fb      	strb	r3, [r7, #15]
 80070c0:	7bfb      	ldrb	r3, [r7, #15]
 80070c2:	2b00      	cmp	r3, #0
 80070c4:	d0e4      	beq.n	8007090 <USBH_Process+0x1f4>
        }
      }

      if(phost->pActiveClass != NULL)
 80070c6:	687b      	ldr	r3, [r7, #4]
 80070c8:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 80070cc:	2b00      	cmp	r3, #0
 80070ce:	d016      	beq.n	80070fe <USBH_Process+0x262>
      {
        if(phost->pActiveClass->Init(phost)== USBH_OK)
 80070d0:	687b      	ldr	r3, [r7, #4]
 80070d2:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 80070d6:	689b      	ldr	r3, [r3, #8]
 80070d8:	6878      	ldr	r0, [r7, #4]
 80070da:	4798      	blx	r3
 80070dc:	4603      	mov	r3, r0
 80070de:	2b00      	cmp	r3, #0
 80070e0:	d109      	bne.n	80070f6 <USBH_Process+0x25a>
        {
          phost->gState  = HOST_CLASS_REQUEST;
 80070e2:	687b      	ldr	r3, [r7, #4]
 80070e4:	2206      	movs	r2, #6
 80070e6:	701a      	strb	r2, [r3, #0]
          USBH_UsrLog ("%s class started.", phost->pActiveClass->Name);

          /* Inform user that a class has been activated */
          phost->pUser(phost, HOST_USER_CLASS_SELECTED);
 80070e8:	687b      	ldr	r3, [r7, #4]
 80070ea:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 80070ee:	2103      	movs	r1, #3
 80070f0:	6878      	ldr	r0, [r7, #4]
 80070f2:	4798      	blx	r3
    (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
    (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
    break;
 80070f4:	e04d      	b.n	8007192 <USBH_Process+0x2f6>
          phost->gState  = HOST_ABORT_STATE;
 80070f6:	687b      	ldr	r3, [r7, #4]
 80070f8:	220d      	movs	r2, #13
 80070fa:	701a      	strb	r2, [r3, #0]
    break;
 80070fc:	e049      	b.n	8007192 <USBH_Process+0x2f6>
        phost->gState  = HOST_ABORT_STATE;
 80070fe:	687b      	ldr	r3, [r7, #4]
 8007100:	220d      	movs	r2, #13
 8007102:	701a      	strb	r2, [r3, #0]
    break;
 8007104:	e045      	b.n	8007192 <USBH_Process+0x2f6>

  case HOST_CLASS_REQUEST:
    /* process class standard control requests state machine */
    if(phost->pActiveClass != NULL)
 8007106:	687b      	ldr	r3, [r7, #4]
 8007108:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800710c:	2b00      	cmp	r3, #0
 800710e:	d00f      	beq.n	8007130 <USBH_Process+0x294>
    {
      status = phost->pActiveClass->Requests(phost);
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 8007116:	691b      	ldr	r3, [r3, #16]
 8007118:	6878      	ldr	r0, [r7, #4]
 800711a:	4798      	blx	r3
 800711c:	4603      	mov	r3, r0
 800711e:	73bb      	strb	r3, [r7, #14]

      if(status == USBH_OK)
 8007120:	7bbb      	ldrb	r3, [r7, #14]
 8007122:	b2db      	uxtb	r3, r3
 8007124:	2b00      	cmp	r3, #0
 8007126:	d136      	bne.n	8007196 <USBH_Process+0x2fa>
      {
        phost->gState  = HOST_CLASS;
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	220b      	movs	r2, #11
 800712c:	701a      	strb	r2, [r3, #0]
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
    }

    break;
 800712e:	e032      	b.n	8007196 <USBH_Process+0x2fa>
      phost->gState  = HOST_ABORT_STATE;
 8007130:	687b      	ldr	r3, [r7, #4]
 8007132:	220d      	movs	r2, #13
 8007134:	701a      	strb	r2, [r3, #0]
    break;
 8007136:	e02e      	b.n	8007196 <USBH_Process+0x2fa>
  case HOST_CLASS:
    /* process class state machine */
    if(phost->pActiveClass != NULL)
 8007138:	687b      	ldr	r3, [r7, #4]
 800713a:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800713e:	2b00      	cmp	r3, #0
 8007140:	d02b      	beq.n	800719a <USBH_Process+0x2fe>
    {
      phost->pActiveClass->BgndProcess(phost);
 8007142:	687b      	ldr	r3, [r7, #4]
 8007144:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 8007148:	695b      	ldr	r3, [r3, #20]
 800714a:	6878      	ldr	r0, [r7, #4]
 800714c:	4798      	blx	r3
    }
    break;
 800714e:	e024      	b.n	800719a <USBH_Process+0x2fe>

  case HOST_DEV_DISCONNECTED :

    DeInitStateMachine(phost);
 8007150:	6878      	ldr	r0, [r7, #4]
 8007152:	f7ff fdbd 	bl	8006cd0 <DeInitStateMachine>

    /* Re-Initilaize Host for new Enumeration */
    if(phost->pActiveClass != NULL)
 8007156:	687b      	ldr	r3, [r7, #4]
 8007158:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800715c:	2b00      	cmp	r3, #0
 800715e:	d01e      	beq.n	800719e <USBH_Process+0x302>
    {
      phost->pActiveClass->DeInit(phost);
 8007160:	687b      	ldr	r3, [r7, #4]
 8007162:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 8007166:	68db      	ldr	r3, [r3, #12]
 8007168:	6878      	ldr	r0, [r7, #4]
 800716a:	4798      	blx	r3
      phost->pActiveClass = NULL;
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	2200      	movs	r2, #0
 8007170:	f8c3 2378 	str.w	r2, [r3, #888]	; 0x378
    }
    break;
 8007174:	e013      	b.n	800719e <USBH_Process+0x302>

  case HOST_ABORT_STATE:
  default :
    break;
 8007176:	bf00      	nop
 8007178:	e012      	b.n	80071a0 <USBH_Process+0x304>
    break;
 800717a:	bf00      	nop
 800717c:	e010      	b.n	80071a0 <USBH_Process+0x304>
    break;
 800717e:	bf00      	nop
 8007180:	e00e      	b.n	80071a0 <USBH_Process+0x304>
    break;
 8007182:	bf00      	nop
 8007184:	e00c      	b.n	80071a0 <USBH_Process+0x304>
    break;
 8007186:	bf00      	nop
 8007188:	e00a      	b.n	80071a0 <USBH_Process+0x304>
    break;
 800718a:	bf00      	nop
 800718c:	e008      	b.n	80071a0 <USBH_Process+0x304>
    break;
 800718e:	bf00      	nop
 8007190:	e006      	b.n	80071a0 <USBH_Process+0x304>
    break;
 8007192:	bf00      	nop
 8007194:	e004      	b.n	80071a0 <USBH_Process+0x304>
    break;
 8007196:	bf00      	nop
 8007198:	e002      	b.n	80071a0 <USBH_Process+0x304>
    break;
 800719a:	bf00      	nop
 800719c:	e000      	b.n	80071a0 <USBH_Process+0x304>
    break;
 800719e:	bf00      	nop
  }
 return USBH_OK;
 80071a0:	2300      	movs	r3, #0
}
 80071a2:	4618      	mov	r0, r3
 80071a4:	3710      	adds	r7, #16
 80071a6:	46bd      	mov	sp, r7
 80071a8:	bd80      	pop	{r7, pc}
 80071aa:	bf00      	nop

080071ac <USBH_HandleEnum>:
  *         This function includes the complete enumeration process
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
static USBH_StatusTypeDef USBH_HandleEnum (USBH_HandleTypeDef *phost)
{
 80071ac:	b580      	push	{r7, lr}
 80071ae:	b088      	sub	sp, #32
 80071b0:	af04      	add	r7, sp, #16
 80071b2:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef Status = USBH_BUSY;
 80071b4:	2301      	movs	r3, #1
 80071b6:	73fb      	strb	r3, [r7, #15]

  switch (phost->EnumState)
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	785b      	ldrb	r3, [r3, #1]
 80071bc:	2b07      	cmp	r3, #7
 80071be:	f200 80f8 	bhi.w	80073b2 <USBH_HandleEnum+0x206>
 80071c2:	a201      	add	r2, pc, #4	; (adr r2, 80071c8 <USBH_HandleEnum+0x1c>)
 80071c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80071c8:	080071e9 	.word	0x080071e9
 80071cc:	0800725b 	.word	0x0800725b
 80071d0:	08007273 	.word	0x08007273
 80071d4:	080072e9 	.word	0x080072e9
 80071d8:	080072ff 	.word	0x080072ff
 80071dc:	0800731b 	.word	0x0800731b
 80071e0:	0800734f 	.word	0x0800734f
 80071e4:	08007383 	.word	0x08007383
  {
  case ENUM_IDLE:
    /* Get Device Desc for only 1st 8 bytes : To get EP0 MaxPacketSize */
    if ( USBH_Get_DevDesc(phost, 8U) == USBH_OK)
 80071e8:	2108      	movs	r1, #8
 80071ea:	6878      	ldr	r0, [r7, #4]
 80071ec:	f000 f9ad 	bl	800754a <USBH_Get_DevDesc>
 80071f0:	4603      	mov	r3, r0
 80071f2:	2b00      	cmp	r3, #0
 80071f4:	f040 80df 	bne.w	80073b6 <USBH_HandleEnum+0x20a>
    {
      phost->Control.pipe_size = phost->device.DevDesc.bMaxPacketSize;
 80071f8:	687b      	ldr	r3, [r7, #4]
 80071fa:	f893 2329 	ldrb.w	r2, [r3, #809]	; 0x329
 80071fe:	687b      	ldr	r3, [r7, #4]
 8007200:	719a      	strb	r2, [r3, #6]

      phost->EnumState = ENUM_GET_FULL_DEV_DESC;
 8007202:	687b      	ldr	r3, [r7, #4]
 8007204:	2201      	movs	r2, #1
 8007206:	705a      	strb	r2, [r3, #1]

      /* modify control channels configuration for MaxPacket size */
      USBH_OpenPipe (phost,
 8007208:	687b      	ldr	r3, [r7, #4]
 800720a:	7919      	ldrb	r1, [r3, #4]
 800720c:	687b      	ldr	r3, [r7, #4]
 800720e:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8007212:	687b      	ldr	r3, [r7, #4]
 8007214:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                           phost->Control.pipe_in,
                           0x80U,
                           phost->device.address,
                           phost->device.speed,
                           USBH_EP_CONTROL,
                           (uint16_t)phost->Control.pipe_size);
 8007218:	687a      	ldr	r2, [r7, #4]
 800721a:	7992      	ldrb	r2, [r2, #6]
      USBH_OpenPipe (phost,
 800721c:	b292      	uxth	r2, r2
 800721e:	9202      	str	r2, [sp, #8]
 8007220:	2200      	movs	r2, #0
 8007222:	9201      	str	r2, [sp, #4]
 8007224:	9300      	str	r3, [sp, #0]
 8007226:	4603      	mov	r3, r0
 8007228:	2280      	movs	r2, #128	; 0x80
 800722a:	6878      	ldr	r0, [r7, #4]
 800722c:	f000 fed8 	bl	8007fe0 <USBH_OpenPipe>

      /* Open Control pipes */
      USBH_OpenPipe (phost,
 8007230:	687b      	ldr	r3, [r7, #4]
 8007232:	7959      	ldrb	r1, [r3, #5]
 8007234:	687b      	ldr	r3, [r7, #4]
 8007236:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800723a:	687b      	ldr	r3, [r7, #4]
 800723c:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                           phost->Control.pipe_out,
                           0x00U,
                           phost->device.address,
                           phost->device.speed,
                           USBH_EP_CONTROL,
                           (uint16_t)phost->Control.pipe_size);
 8007240:	687a      	ldr	r2, [r7, #4]
 8007242:	7992      	ldrb	r2, [r2, #6]
      USBH_OpenPipe (phost,
 8007244:	b292      	uxth	r2, r2
 8007246:	9202      	str	r2, [sp, #8]
 8007248:	2200      	movs	r2, #0
 800724a:	9201      	str	r2, [sp, #4]
 800724c:	9300      	str	r3, [sp, #0]
 800724e:	4603      	mov	r3, r0
 8007250:	2200      	movs	r2, #0
 8007252:	6878      	ldr	r0, [r7, #4]
 8007254:	f000 fec4 	bl	8007fe0 <USBH_OpenPipe>

    }
    break;
 8007258:	e0ad      	b.n	80073b6 <USBH_HandleEnum+0x20a>

  case ENUM_GET_FULL_DEV_DESC:
    /* Get FULL Device Desc  */
    if ( USBH_Get_DevDesc(phost, USB_DEVICE_DESC_SIZE)== USBH_OK)
 800725a:	2112      	movs	r1, #18
 800725c:	6878      	ldr	r0, [r7, #4]
 800725e:	f000 f974 	bl	800754a <USBH_Get_DevDesc>
 8007262:	4603      	mov	r3, r0
 8007264:	2b00      	cmp	r3, #0
 8007266:	f040 80a8 	bne.w	80073ba <USBH_HandleEnum+0x20e>
    {
      USBH_UsrLog("PID: %xh", phost->device.DevDesc.idProduct );
      USBH_UsrLog("VID: %xh", phost->device.DevDesc.idVendor );

      phost->EnumState = ENUM_SET_ADDR;
 800726a:	687b      	ldr	r3, [r7, #4]
 800726c:	2202      	movs	r2, #2
 800726e:	705a      	strb	r2, [r3, #1]

    }
    break;
 8007270:	e0a3      	b.n	80073ba <USBH_HandleEnum+0x20e>

  case ENUM_SET_ADDR:
    /* set address */
    if ( USBH_SetAddress(phost, USBH_DEVICE_ADDRESS) == USBH_OK)
 8007272:	2101      	movs	r1, #1
 8007274:	6878      	ldr	r0, [r7, #4]
 8007276:	f000 fa14 	bl	80076a2 <USBH_SetAddress>
 800727a:	4603      	mov	r3, r0
 800727c:	2b00      	cmp	r3, #0
 800727e:	f040 809e 	bne.w	80073be <USBH_HandleEnum+0x212>
    {
      USBH_Delay(2U);
 8007282:	2002      	movs	r0, #2
 8007284:	f002 fa49 	bl	800971a <USBH_Delay>
      phost->device.address = USBH_DEVICE_ADDRESS;
 8007288:	687b      	ldr	r3, [r7, #4]
 800728a:	2201      	movs	r2, #1
 800728c:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c

      /* user callback for device address assigned */
      USBH_UsrLog("Address (#%d) assigned.", phost->device.address);
      phost->EnumState = ENUM_GET_CFG_DESC;
 8007290:	687b      	ldr	r3, [r7, #4]
 8007292:	2203      	movs	r2, #3
 8007294:	705a      	strb	r2, [r3, #1]

      /* modify control channels to update device address */
      USBH_OpenPipe (phost,
 8007296:	687b      	ldr	r3, [r7, #4]
 8007298:	7919      	ldrb	r1, [r3, #4]
 800729a:	687b      	ldr	r3, [r7, #4]
 800729c:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 80072a0:	687b      	ldr	r3, [r7, #4]
 80072a2:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                           phost->Control.pipe_in,
                           0x80U,
                           phost->device.address,
                           phost->device.speed,
                           USBH_EP_CONTROL,
                           (uint16_t)phost->Control.pipe_size);
 80072a6:	687a      	ldr	r2, [r7, #4]
 80072a8:	7992      	ldrb	r2, [r2, #6]
      USBH_OpenPipe (phost,
 80072aa:	b292      	uxth	r2, r2
 80072ac:	9202      	str	r2, [sp, #8]
 80072ae:	2200      	movs	r2, #0
 80072b0:	9201      	str	r2, [sp, #4]
 80072b2:	9300      	str	r3, [sp, #0]
 80072b4:	4603      	mov	r3, r0
 80072b6:	2280      	movs	r2, #128	; 0x80
 80072b8:	6878      	ldr	r0, [r7, #4]
 80072ba:	f000 fe91 	bl	8007fe0 <USBH_OpenPipe>

      /* Open Control pipes */
      USBH_OpenPipe (phost,
 80072be:	687b      	ldr	r3, [r7, #4]
 80072c0:	7959      	ldrb	r1, [r3, #5]
 80072c2:	687b      	ldr	r3, [r7, #4]
 80072c4:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 80072c8:	687b      	ldr	r3, [r7, #4]
 80072ca:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                           phost->Control.pipe_out,
                           0x00U,
                           phost->device.address,
                           phost->device.speed,
                           USBH_EP_CONTROL,
                           (uint16_t)phost->Control.pipe_size);
 80072ce:	687a      	ldr	r2, [r7, #4]
 80072d0:	7992      	ldrb	r2, [r2, #6]
      USBH_OpenPipe (phost,
 80072d2:	b292      	uxth	r2, r2
 80072d4:	9202      	str	r2, [sp, #8]
 80072d6:	2200      	movs	r2, #0
 80072d8:	9201      	str	r2, [sp, #4]
 80072da:	9300      	str	r3, [sp, #0]
 80072dc:	4603      	mov	r3, r0
 80072de:	2200      	movs	r2, #0
 80072e0:	6878      	ldr	r0, [r7, #4]
 80072e2:	f000 fe7d 	bl	8007fe0 <USBH_OpenPipe>
    }
    break;
 80072e6:	e06a      	b.n	80073be <USBH_HandleEnum+0x212>

  case ENUM_GET_CFG_DESC:
    /* get standard configuration descriptor */
    if ( USBH_Get_CfgDesc(phost,
 80072e8:	2109      	movs	r1, #9
 80072ea:	6878      	ldr	r0, [r7, #4]
 80072ec:	f000 f955 	bl	800759a <USBH_Get_CfgDesc>
 80072f0:	4603      	mov	r3, r0
 80072f2:	2b00      	cmp	r3, #0
 80072f4:	d165      	bne.n	80073c2 <USBH_HandleEnum+0x216>
                          USB_CONFIGURATION_DESC_SIZE) == USBH_OK)
    {
      phost->EnumState = ENUM_GET_FULL_CFG_DESC;
 80072f6:	687b      	ldr	r3, [r7, #4]
 80072f8:	2204      	movs	r2, #4
 80072fa:	705a      	strb	r2, [r3, #1]
    }
    break;
 80072fc:	e061      	b.n	80073c2 <USBH_HandleEnum+0x216>

  case ENUM_GET_FULL_CFG_DESC:
    /* get FULL config descriptor (config, interface, endpoints) */
    if (USBH_Get_CfgDesc(phost,
 80072fe:	687b      	ldr	r3, [r7, #4]
 8007300:	f8b3 3336 	ldrh.w	r3, [r3, #822]	; 0x336
 8007304:	4619      	mov	r1, r3
 8007306:	6878      	ldr	r0, [r7, #4]
 8007308:	f000 f947 	bl	800759a <USBH_Get_CfgDesc>
 800730c:	4603      	mov	r3, r0
 800730e:	2b00      	cmp	r3, #0
 8007310:	d159      	bne.n	80073c6 <USBH_HandleEnum+0x21a>
                         phost->device.CfgDesc.wTotalLength) == USBH_OK)
    {
      phost->EnumState = ENUM_GET_MFC_STRING_DESC;
 8007312:	687b      	ldr	r3, [r7, #4]
 8007314:	2205      	movs	r2, #5
 8007316:	705a      	strb	r2, [r3, #1]
    }
    break;
 8007318:	e055      	b.n	80073c6 <USBH_HandleEnum+0x21a>

  case ENUM_GET_MFC_STRING_DESC:
    if (phost->device.DevDesc.iManufacturer != 0U)
 800731a:	687b      	ldr	r3, [r7, #4]
 800731c:	f893 3330 	ldrb.w	r3, [r3, #816]	; 0x330
 8007320:	2b00      	cmp	r3, #0
 8007322:	d010      	beq.n	8007346 <USBH_HandleEnum+0x19a>
    { /* Check that Manufacturer String is available */

      if ( USBH_Get_StringDesc(phost,
 8007324:	687b      	ldr	r3, [r7, #4]
 8007326:	f893 1330 	ldrb.w	r1, [r3, #816]	; 0x330
                               phost->device.DevDesc.iManufacturer,
                               phost->device.Data,
 800732a:	687b      	ldr	r3, [r7, #4]
 800732c:	f503 728e 	add.w	r2, r3, #284	; 0x11c
      if ( USBH_Get_StringDesc(phost,
 8007330:	23ff      	movs	r3, #255	; 0xff
 8007332:	6878      	ldr	r0, [r7, #4]
 8007334:	f000 f955 	bl	80075e2 <USBH_Get_StringDesc>
 8007338:	4603      	mov	r3, r0
 800733a:	2b00      	cmp	r3, #0
 800733c:	d145      	bne.n	80073ca <USBH_HandleEnum+0x21e>
                               0xFFU) == USBH_OK)
      {
        /* User callback for Manufacturing string */
        USBH_UsrLog("Manufacturer : %s",  (char *)(void*)phost->device.Data);
        phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800733e:	687b      	ldr	r3, [r7, #4]
 8007340:	2206      	movs	r2, #6
 8007342:	705a      	strb	r2, [r3, #1]
#else
     (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
    }
    break;
 8007344:	e041      	b.n	80073ca <USBH_HandleEnum+0x21e>
     phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8007346:	687b      	ldr	r3, [r7, #4]
 8007348:	2206      	movs	r2, #6
 800734a:	705a      	strb	r2, [r3, #1]
    break;
 800734c:	e03d      	b.n	80073ca <USBH_HandleEnum+0x21e>

  case ENUM_GET_PRODUCT_STRING_DESC:
    if (phost->device.DevDesc.iProduct != 0U)
 800734e:	687b      	ldr	r3, [r7, #4]
 8007350:	f893 3331 	ldrb.w	r3, [r3, #817]	; 0x331
 8007354:	2b00      	cmp	r3, #0
 8007356:	d010      	beq.n	800737a <USBH_HandleEnum+0x1ce>
    { /* Check that Product string is available */
      if ( USBH_Get_StringDesc(phost,
 8007358:	687b      	ldr	r3, [r7, #4]
 800735a:	f893 1331 	ldrb.w	r1, [r3, #817]	; 0x331
                               phost->device.DevDesc.iProduct,
                               phost->device.Data,
 800735e:	687b      	ldr	r3, [r7, #4]
 8007360:	f503 728e 	add.w	r2, r3, #284	; 0x11c
      if ( USBH_Get_StringDesc(phost,
 8007364:	23ff      	movs	r3, #255	; 0xff
 8007366:	6878      	ldr	r0, [r7, #4]
 8007368:	f000 f93b 	bl	80075e2 <USBH_Get_StringDesc>
 800736c:	4603      	mov	r3, r0
 800736e:	2b00      	cmp	r3, #0
 8007370:	d12d      	bne.n	80073ce <USBH_HandleEnum+0x222>
                               0xFFU) == USBH_OK)
      {
        /* User callback for Product string */
        USBH_UsrLog("Product : %s",  (char *)(void *)phost->device.Data);
        phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8007372:	687b      	ldr	r3, [r7, #4]
 8007374:	2207      	movs	r2, #7
 8007376:	705a      	strb	r2, [r3, #1]
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
    }
    break;
 8007378:	e029      	b.n	80073ce <USBH_HandleEnum+0x222>
      phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 800737a:	687b      	ldr	r3, [r7, #4]
 800737c:	2207      	movs	r2, #7
 800737e:	705a      	strb	r2, [r3, #1]
    break;
 8007380:	e025      	b.n	80073ce <USBH_HandleEnum+0x222>

  case ENUM_GET_SERIALNUM_STRING_DESC:
    if (phost->device.DevDesc.iSerialNumber != 0U)
 8007382:	687b      	ldr	r3, [r7, #4]
 8007384:	f893 3332 	ldrb.w	r3, [r3, #818]	; 0x332
 8007388:	2b00      	cmp	r3, #0
 800738a:	d00f      	beq.n	80073ac <USBH_HandleEnum+0x200>
    { /* Check that Serial number string is available */
      if ( USBH_Get_StringDesc(phost,
 800738c:	687b      	ldr	r3, [r7, #4]
 800738e:	f893 1332 	ldrb.w	r1, [r3, #818]	; 0x332
                               phost->device.DevDesc.iSerialNumber,
                               phost->device.Data,
 8007392:	687b      	ldr	r3, [r7, #4]
 8007394:	f503 728e 	add.w	r2, r3, #284	; 0x11c
      if ( USBH_Get_StringDesc(phost,
 8007398:	23ff      	movs	r3, #255	; 0xff
 800739a:	6878      	ldr	r0, [r7, #4]
 800739c:	f000 f921 	bl	80075e2 <USBH_Get_StringDesc>
 80073a0:	4603      	mov	r3, r0
 80073a2:	2b00      	cmp	r3, #0
 80073a4:	d115      	bne.n	80073d2 <USBH_HandleEnum+0x226>
                               0xFFU) == USBH_OK)
      {
        /* User callback for Serial number string */
         USBH_UsrLog("Serial Number : %s",  (char *)(void*)phost->device.Data);
        Status = USBH_OK;
 80073a6:	2300      	movs	r3, #0
 80073a8:	73fb      	strb	r3, [r7, #15]
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
    }
    break;
 80073aa:	e012      	b.n	80073d2 <USBH_HandleEnum+0x226>
      Status = USBH_OK;
 80073ac:	2300      	movs	r3, #0
 80073ae:	73fb      	strb	r3, [r7, #15]
    break;
 80073b0:	e00f      	b.n	80073d2 <USBH_HandleEnum+0x226>

  default:
    break;
 80073b2:	bf00      	nop
 80073b4:	e00e      	b.n	80073d4 <USBH_HandleEnum+0x228>
    break;
 80073b6:	bf00      	nop
 80073b8:	e00c      	b.n	80073d4 <USBH_HandleEnum+0x228>
    break;
 80073ba:	bf00      	nop
 80073bc:	e00a      	b.n	80073d4 <USBH_HandleEnum+0x228>
    break;
 80073be:	bf00      	nop
 80073c0:	e008      	b.n	80073d4 <USBH_HandleEnum+0x228>
    break;
 80073c2:	bf00      	nop
 80073c4:	e006      	b.n	80073d4 <USBH_HandleEnum+0x228>
    break;
 80073c6:	bf00      	nop
 80073c8:	e004      	b.n	80073d4 <USBH_HandleEnum+0x228>
    break;
 80073ca:	bf00      	nop
 80073cc:	e002      	b.n	80073d4 <USBH_HandleEnum+0x228>
    break;
 80073ce:	bf00      	nop
 80073d0:	e000      	b.n	80073d4 <USBH_HandleEnum+0x228>
    break;
 80073d2:	bf00      	nop
  }
  return Status;
 80073d4:	7bfb      	ldrb	r3, [r7, #15]
}
 80073d6:	4618      	mov	r0, r3
 80073d8:	3710      	adds	r7, #16
 80073da:	46bd      	mov	sp, r7
 80073dc:	bd80      	pop	{r7, pc}
 80073de:	bf00      	nop

080073e0 <USBH_LL_SetTimer>:
  *         Set the initial Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void  USBH_LL_SetTimer  (USBH_HandleTypeDef *phost, uint32_t time)
{
 80073e0:	b480      	push	{r7}
 80073e2:	b083      	sub	sp, #12
 80073e4:	af00      	add	r7, sp, #0
 80073e6:	6078      	str	r0, [r7, #4]
 80073e8:	6039      	str	r1, [r7, #0]
  phost->Timer = time;
 80073ea:	687b      	ldr	r3, [r7, #4]
 80073ec:	683a      	ldr	r2, [r7, #0]
 80073ee:	f8c3 23bc 	str.w	r2, [r3, #956]	; 0x3bc
}
 80073f2:	bf00      	nop
 80073f4:	370c      	adds	r7, #12
 80073f6:	46bd      	mov	sp, r7
 80073f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073fc:	4770      	bx	lr

080073fe <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void  USBH_LL_IncTimer  (USBH_HandleTypeDef *phost)
{
 80073fe:	b580      	push	{r7, lr}
 8007400:	b082      	sub	sp, #8
 8007402:	af00      	add	r7, sp, #0
 8007404:	6078      	str	r0, [r7, #4]
  phost->Timer ++;
 8007406:	687b      	ldr	r3, [r7, #4]
 8007408:	f8d3 33bc 	ldr.w	r3, [r3, #956]	; 0x3bc
 800740c:	1c5a      	adds	r2, r3, #1
 800740e:	687b      	ldr	r3, [r7, #4]
 8007410:	f8c3 23bc 	str.w	r2, [r3, #956]	; 0x3bc
  USBH_HandleSof(phost);
 8007414:	6878      	ldr	r0, [r7, #4]
 8007416:	f000 f804 	bl	8007422 <USBH_HandleSof>
}
 800741a:	bf00      	nop
 800741c:	3708      	adds	r7, #8
 800741e:	46bd      	mov	sp, r7
 8007420:	bd80      	pop	{r7, pc}

08007422 <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void  USBH_HandleSof  (USBH_HandleTypeDef *phost)
{
 8007422:	b580      	push	{r7, lr}
 8007424:	b082      	sub	sp, #8
 8007426:	af00      	add	r7, sp, #0
 8007428:	6078      	str	r0, [r7, #4]
  if((phost->gState == HOST_CLASS)&&(phost->pActiveClass != NULL))
 800742a:	687b      	ldr	r3, [r7, #4]
 800742c:	781b      	ldrb	r3, [r3, #0]
 800742e:	b2db      	uxtb	r3, r3
 8007430:	2b0b      	cmp	r3, #11
 8007432:	d10a      	bne.n	800744a <USBH_HandleSof+0x28>
 8007434:	687b      	ldr	r3, [r7, #4]
 8007436:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800743a:	2b00      	cmp	r3, #0
 800743c:	d005      	beq.n	800744a <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 800743e:	687b      	ldr	r3, [r7, #4]
 8007440:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 8007444:	699b      	ldr	r3, [r3, #24]
 8007446:	6878      	ldr	r0, [r7, #4]
 8007448:	4798      	blx	r3
  }
}
 800744a:	bf00      	nop
 800744c:	3708      	adds	r7, #8
 800744e:	46bd      	mov	sp, r7
 8007450:	bd80      	pop	{r7, pc}

08007452 <USBH_LL_PortEnabled>:
  *         Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled (USBH_HandleTypeDef *phost)
{
 8007452:	b480      	push	{r7}
 8007454:	b083      	sub	sp, #12
 8007456:	af00      	add	r7, sp, #0
 8007458:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 1U;
 800745a:	687b      	ldr	r3, [r7, #4]
 800745c:	2201      	movs	r2, #1
 800745e:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f

  return;
 8007462:	bf00      	nop
}
 8007464:	370c      	adds	r7, #12
 8007466:	46bd      	mov	sp, r7
 8007468:	f85d 7b04 	ldr.w	r7, [sp], #4
 800746c:	4770      	bx	lr

0800746e <USBH_LL_PortDisabled>:
  *         Port Disabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled (USBH_HandleTypeDef *phost)
{
 800746e:	b480      	push	{r7}
 8007470:	b083      	sub	sp, #12
 8007472:	af00      	add	r7, sp, #0
 8007474:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 0U;
 8007476:	687b      	ldr	r3, [r7, #4]
 8007478:	2200      	movs	r2, #0
 800747a:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f

  return;
 800747e:	bf00      	nop
}
 8007480:	370c      	adds	r7, #12
 8007482:	46bd      	mov	sp, r7
 8007484:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007488:	4770      	bx	lr

0800748a <USBH_IsPortEnabled>:
  *         Is Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
uint8_t USBH_IsPortEnabled(USBH_HandleTypeDef *phost)
{
 800748a:	b480      	push	{r7}
 800748c:	b083      	sub	sp, #12
 800748e:	af00      	add	r7, sp, #0
 8007490:	6078      	str	r0, [r7, #4]
  return(phost->device.PortEnabled);
 8007492:	687b      	ldr	r3, [r7, #4]
 8007494:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
}
 8007498:	4618      	mov	r0, r3
 800749a:	370c      	adds	r7, #12
 800749c:	46bd      	mov	sp, r7
 800749e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074a2:	4770      	bx	lr

080074a4 <USBH_LL_Connect>:
  *         Handle USB Host connexion event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Connect (USBH_HandleTypeDef *phost)
{
 80074a4:	b580      	push	{r7, lr}
 80074a6:	b082      	sub	sp, #8
 80074a8:	af00      	add	r7, sp, #0
 80074aa:	6078      	str	r0, [r7, #4]
  if(phost->gState == HOST_IDLE )
 80074ac:	687b      	ldr	r3, [r7, #4]
 80074ae:	781b      	ldrb	r3, [r3, #0]
 80074b0:	b2db      	uxtb	r3, r3
 80074b2:	2b00      	cmp	r3, #0
 80074b4:	d10f      	bne.n	80074d6 <USBH_LL_Connect+0x32>
  {
    phost->device.is_connected = 1U;
 80074b6:	687b      	ldr	r3, [r7, #4]
 80074b8:	2201      	movs	r2, #1
 80074ba:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e

    if(phost->pUser != NULL)
 80074be:	687b      	ldr	r3, [r7, #4]
 80074c0:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 80074c4:	2b00      	cmp	r3, #0
 80074c6:	d00e      	beq.n	80074e6 <USBH_LL_Connect+0x42>
    {
      phost->pUser(phost, HOST_USER_CONNECTION);
 80074c8:	687b      	ldr	r3, [r7, #4]
 80074ca:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 80074ce:	2104      	movs	r1, #4
 80074d0:	6878      	ldr	r0, [r7, #4]
 80074d2:	4798      	blx	r3
 80074d4:	e007      	b.n	80074e6 <USBH_LL_Connect+0x42>
    }
  }
  else
  {
    if (phost->device.PortEnabled == 1U)
 80074d6:	687b      	ldr	r3, [r7, #4]
 80074d8:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 80074dc:	2b01      	cmp	r3, #1
 80074de:	d102      	bne.n	80074e6 <USBH_LL_Connect+0x42>
    {
      phost->gState = HOST_DEV_ATTACHED;
 80074e0:	687b      	ldr	r3, [r7, #4]
 80074e2:	2202      	movs	r2, #2
 80074e4:	701a      	strb	r2, [r3, #0]
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif

  return USBH_OK;
 80074e6:	2300      	movs	r3, #0
}
 80074e8:	4618      	mov	r0, r3
 80074ea:	3708      	adds	r7, #8
 80074ec:	46bd      	mov	sp, r7
 80074ee:	bd80      	pop	{r7, pc}

080074f0 <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Disconnect  (USBH_HandleTypeDef *phost)
{
 80074f0:	b580      	push	{r7, lr}
 80074f2:	b082      	sub	sp, #8
 80074f4:	af00      	add	r7, sp, #0
 80074f6:	6078      	str	r0, [r7, #4]
  /*Stop Host */
  USBH_LL_Stop(phost);
 80074f8:	6878      	ldr	r0, [r7, #4]
 80074fa:	f001 ffc4 	bl	8009486 <USBH_LL_Stop>

  /* FRee Control Pipes */
  USBH_FreePipe  (phost, phost->Control.pipe_in);
 80074fe:	687b      	ldr	r3, [r7, #4]
 8007500:	791b      	ldrb	r3, [r3, #4]
 8007502:	4619      	mov	r1, r3
 8007504:	6878      	ldr	r0, [r7, #4]
 8007506:	f000 fdb8 	bl	800807a <USBH_FreePipe>
  USBH_FreePipe  (phost, phost->Control.pipe_out);
 800750a:	687b      	ldr	r3, [r7, #4]
 800750c:	795b      	ldrb	r3, [r3, #5]
 800750e:	4619      	mov	r1, r3
 8007510:	6878      	ldr	r0, [r7, #4]
 8007512:	f000 fdb2 	bl	800807a <USBH_FreePipe>

  phost->device.is_connected = 0U;
 8007516:	687b      	ldr	r3, [r7, #4]
 8007518:	2200      	movs	r2, #0
 800751a:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e

  if(phost->pUser != NULL)
 800751e:	687b      	ldr	r3, [r7, #4]
 8007520:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 8007524:	2b00      	cmp	r3, #0
 8007526:	d005      	beq.n	8007534 <USBH_LL_Disconnect+0x44>
  {
    phost->pUser(phost, HOST_USER_DISCONNECTION);
 8007528:	687b      	ldr	r3, [r7, #4]
 800752a:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 800752e:	2105      	movs	r1, #5
 8007530:	6878      	ldr	r0, [r7, #4]
 8007532:	4798      	blx	r3
  }
  USBH_UsrLog("USB Device disconnected");

  /* Start the low level driver  */
  USBH_LL_Start(phost);
 8007534:	6878      	ldr	r0, [r7, #4]
 8007536:	f001 ff8b 	bl	8009450 <USBH_LL_Start>

  phost->gState = HOST_DEV_DISCONNECTED;
 800753a:	687b      	ldr	r3, [r7, #4]
 800753c:	2203      	movs	r2, #3
 800753e:	701a      	strb	r2, [r3, #0]
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif

  return USBH_OK;
 8007540:	2300      	movs	r3, #0
}
 8007542:	4618      	mov	r0, r3
 8007544:	3708      	adds	r7, #8
 8007546:	46bd      	mov	sp, r7
 8007548:	bd80      	pop	{r7, pc}

0800754a <USBH_Get_DevDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_DevDesc(USBH_HandleTypeDef *phost, uint8_t length)
{
 800754a:	b580      	push	{r7, lr}
 800754c:	b086      	sub	sp, #24
 800754e:	af02      	add	r7, sp, #8
 8007550:	6078      	str	r0, [r7, #4]
 8007552:	460b      	mov	r3, r1
 8007554:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status;

  if((status = USBH_GetDescriptor(phost,
                                  USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                                  USB_DESC_DEVICE,
                                  phost->device.Data,
 8007556:	687b      	ldr	r3, [r7, #4]
 8007558:	f503 728e 	add.w	r2, r3, #284	; 0x11c
  if((status = USBH_GetDescriptor(phost,
 800755c:	78fb      	ldrb	r3, [r7, #3]
 800755e:	b29b      	uxth	r3, r3
 8007560:	9300      	str	r3, [sp, #0]
 8007562:	4613      	mov	r3, r2
 8007564:	f44f 7280 	mov.w	r2, #256	; 0x100
 8007568:	2100      	movs	r1, #0
 800756a:	6878      	ldr	r0, [r7, #4]
 800756c:	f000 f864 	bl	8007638 <USBH_GetDescriptor>
 8007570:	4603      	mov	r3, r0
 8007572:	73fb      	strb	r3, [r7, #15]
 8007574:	7bfb      	ldrb	r3, [r7, #15]
 8007576:	2b00      	cmp	r3, #0
 8007578:	d10a      	bne.n	8007590 <USBH_Get_DevDesc+0x46>
                                  (uint16_t)length)) == USBH_OK)
  {
    /* Commands successfully sent and Response Received */
    USBH_ParseDevDesc(&phost->device.DevDesc, phost->device.Data,
 800757a:	687b      	ldr	r3, [r7, #4]
 800757c:	f203 3022 	addw	r0, r3, #802	; 0x322
 8007580:	687b      	ldr	r3, [r7, #4]
 8007582:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 8007586:	78fa      	ldrb	r2, [r7, #3]
 8007588:	b292      	uxth	r2, r2
 800758a:	4619      	mov	r1, r3
 800758c:	f000 f918 	bl	80077c0 <USBH_ParseDevDesc>
                      (uint16_t)length);
  }
  return status;
 8007590:	7bfb      	ldrb	r3, [r7, #15]
}
 8007592:	4618      	mov	r0, r3
 8007594:	3710      	adds	r7, #16
 8007596:	46bd      	mov	sp, r7
 8007598:	bd80      	pop	{r7, pc}

0800759a <USBH_Get_CfgDesc>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_CfgDesc(USBH_HandleTypeDef *phost,
                             uint16_t length)

{
 800759a:	b580      	push	{r7, lr}
 800759c:	b086      	sub	sp, #24
 800759e:	af02      	add	r7, sp, #8
 80075a0:	6078      	str	r0, [r7, #4]
 80075a2:	460b      	mov	r3, r1
 80075a4:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;
  uint8_t *pData;
#if (USBH_KEEP_CFG_DESCRIPTOR == 1U)
  pData = phost->device.CfgDesc_Raw;
 80075a6:	687b      	ldr	r3, [r7, #4]
 80075a8:	331c      	adds	r3, #28
 80075aa:	60fb      	str	r3, [r7, #12]
#else
  pData = phost->device.Data;
#endif
  if((status = USBH_GetDescriptor(phost,
 80075ac:	887b      	ldrh	r3, [r7, #2]
 80075ae:	9300      	str	r3, [sp, #0]
 80075b0:	68fb      	ldr	r3, [r7, #12]
 80075b2:	f44f 7200 	mov.w	r2, #512	; 0x200
 80075b6:	2100      	movs	r1, #0
 80075b8:	6878      	ldr	r0, [r7, #4]
 80075ba:	f000 f83d 	bl	8007638 <USBH_GetDescriptor>
 80075be:	4603      	mov	r3, r0
 80075c0:	72fb      	strb	r3, [r7, #11]
 80075c2:	7afb      	ldrb	r3, [r7, #11]
 80075c4:	2b00      	cmp	r3, #0
 80075c6:	d107      	bne.n	80075d8 <USBH_Get_CfgDesc+0x3e>
                                  pData,
                                  length)) == USBH_OK)
  {

    /* Commands successfully sent and Response Received  */
    USBH_ParseCfgDesc (&phost->device.CfgDesc,
 80075c8:	687b      	ldr	r3, [r7, #4]
 80075ca:	f503 734d 	add.w	r3, r3, #820	; 0x334
 80075ce:	887a      	ldrh	r2, [r7, #2]
 80075d0:	68f9      	ldr	r1, [r7, #12]
 80075d2:	4618      	mov	r0, r3
 80075d4:	f000 f964 	bl	80078a0 <USBH_ParseCfgDesc>
                       pData,
                       length);

  }
  return status;
 80075d8:	7afb      	ldrb	r3, [r7, #11]
}
 80075da:	4618      	mov	r0, r3
 80075dc:	3710      	adds	r7, #16
 80075de:	46bd      	mov	sp, r7
 80075e0:	bd80      	pop	{r7, pc}

080075e2 <USBH_Get_StringDesc>:
  */
USBH_StatusTypeDef USBH_Get_StringDesc(USBH_HandleTypeDef *phost,
                                uint8_t string_index,
                                uint8_t *buff,
                                uint16_t length)
{
 80075e2:	b580      	push	{r7, lr}
 80075e4:	b088      	sub	sp, #32
 80075e6:	af02      	add	r7, sp, #8
 80075e8:	60f8      	str	r0, [r7, #12]
 80075ea:	607a      	str	r2, [r7, #4]
 80075ec:	461a      	mov	r2, r3
 80075ee:	460b      	mov	r3, r1
 80075f0:	72fb      	strb	r3, [r7, #11]
 80075f2:	4613      	mov	r3, r2
 80075f4:	813b      	strh	r3, [r7, #8]
  USBH_StatusTypeDef status;
  if((status = USBH_GetDescriptor(phost,
 80075f6:	7afb      	ldrb	r3, [r7, #11]
 80075f8:	b29b      	uxth	r3, r3
 80075fa:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 80075fe:	b29a      	uxth	r2, r3
                                  USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                                  USB_DESC_STRING | string_index,
                                  phost->device.Data,
 8007600:	68fb      	ldr	r3, [r7, #12]
 8007602:	f503 718e 	add.w	r1, r3, #284	; 0x11c
  if((status = USBH_GetDescriptor(phost,
 8007606:	893b      	ldrh	r3, [r7, #8]
 8007608:	9300      	str	r3, [sp, #0]
 800760a:	460b      	mov	r3, r1
 800760c:	2100      	movs	r1, #0
 800760e:	68f8      	ldr	r0, [r7, #12]
 8007610:	f000 f812 	bl	8007638 <USBH_GetDescriptor>
 8007614:	4603      	mov	r3, r0
 8007616:	75fb      	strb	r3, [r7, #23]
 8007618:	7dfb      	ldrb	r3, [r7, #23]
 800761a:	2b00      	cmp	r3, #0
 800761c:	d107      	bne.n	800762e <USBH_Get_StringDesc+0x4c>
                                  length)) == USBH_OK)
  {
    /* Commands successfully sent and Response Received  */
    USBH_ParseStringDesc(phost->device.Data,buff, length);
 800761e:	68fb      	ldr	r3, [r7, #12]
 8007620:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 8007624:	893a      	ldrh	r2, [r7, #8]
 8007626:	6879      	ldr	r1, [r7, #4]
 8007628:	4618      	mov	r0, r3
 800762a:	f000 fa37 	bl	8007a9c <USBH_ParseStringDesc>
  }
  return status;
 800762e:	7dfb      	ldrb	r3, [r7, #23]
}
 8007630:	4618      	mov	r0, r3
 8007632:	3718      	adds	r7, #24
 8007634:	46bd      	mov	sp, r7
 8007636:	bd80      	pop	{r7, pc}

08007638 <USBH_GetDescriptor>:
USBH_StatusTypeDef USBH_GetDescriptor(USBH_HandleTypeDef *phost,
                               uint8_t  req_type,
                               uint16_t value_idx,
                               uint8_t* buff,
                               uint16_t length)
{
 8007638:	b580      	push	{r7, lr}
 800763a:	b084      	sub	sp, #16
 800763c:	af00      	add	r7, sp, #0
 800763e:	60f8      	str	r0, [r7, #12]
 8007640:	607b      	str	r3, [r7, #4]
 8007642:	460b      	mov	r3, r1
 8007644:	72fb      	strb	r3, [r7, #11]
 8007646:	4613      	mov	r3, r2
 8007648:	813b      	strh	r3, [r7, #8]
  if(phost->RequestState == CMD_SEND)
 800764a:	68fb      	ldr	r3, [r7, #12]
 800764c:	789b      	ldrb	r3, [r3, #2]
 800764e:	2b01      	cmp	r3, #1
 8007650:	d11c      	bne.n	800768c <USBH_GetDescriptor+0x54>
  {
    phost->Control.setup.b.bmRequestType = USB_D2H | req_type;
 8007652:	7afb      	ldrb	r3, [r7, #11]
 8007654:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8007658:	b2da      	uxtb	r2, r3
 800765a:	68fb      	ldr	r3, [r7, #12]
 800765c:	741a      	strb	r2, [r3, #16]
    phost->Control.setup.b.bRequest = USB_REQ_GET_DESCRIPTOR;
 800765e:	68fb      	ldr	r3, [r7, #12]
 8007660:	2206      	movs	r2, #6
 8007662:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = value_idx;
 8007664:	68fb      	ldr	r3, [r7, #12]
 8007666:	893a      	ldrh	r2, [r7, #8]
 8007668:	825a      	strh	r2, [r3, #18]

    if ((value_idx & 0xff00U) == USB_DESC_STRING)
 800766a:	893b      	ldrh	r3, [r7, #8]
 800766c:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 8007670:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007674:	d104      	bne.n	8007680 <USBH_GetDescriptor+0x48>
    {
      phost->Control.setup.b.wIndex.w = 0x0409U;
 8007676:	68fb      	ldr	r3, [r7, #12]
 8007678:	f240 4209 	movw	r2, #1033	; 0x409
 800767c:	829a      	strh	r2, [r3, #20]
 800767e:	e002      	b.n	8007686 <USBH_GetDescriptor+0x4e>
    }
    else
    {
      phost->Control.setup.b.wIndex.w = 0U;
 8007680:	68fb      	ldr	r3, [r7, #12]
 8007682:	2200      	movs	r2, #0
 8007684:	829a      	strh	r2, [r3, #20]
    }
    phost->Control.setup.b.wLength.w = length;
 8007686:	68fb      	ldr	r3, [r7, #12]
 8007688:	8b3a      	ldrh	r2, [r7, #24]
 800768a:	82da      	strh	r2, [r3, #22]
  }
  return USBH_CtlReq(phost, buff, length);
 800768c:	8b3b      	ldrh	r3, [r7, #24]
 800768e:	461a      	mov	r2, r3
 8007690:	6879      	ldr	r1, [r7, #4]
 8007692:	68f8      	ldr	r0, [r7, #12]
 8007694:	f000 fa50 	bl	8007b38 <USBH_CtlReq>
 8007698:	4603      	mov	r3, r0
}
 800769a:	4618      	mov	r0, r3
 800769c:	3710      	adds	r7, #16
 800769e:	46bd      	mov	sp, r7
 80076a0:	bd80      	pop	{r7, pc}

080076a2 <USBH_SetAddress>:
  * @param  DeviceAddress: Device address to assign
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetAddress(USBH_HandleTypeDef *phost,
                                   uint8_t DeviceAddress)
{
 80076a2:	b580      	push	{r7, lr}
 80076a4:	b082      	sub	sp, #8
 80076a6:	af00      	add	r7, sp, #0
 80076a8:	6078      	str	r0, [r7, #4]
 80076aa:	460b      	mov	r3, r1
 80076ac:	70fb      	strb	r3, [r7, #3]
  if(phost->RequestState == CMD_SEND)
 80076ae:	687b      	ldr	r3, [r7, #4]
 80076b0:	789b      	ldrb	r3, [r3, #2]
 80076b2:	2b01      	cmp	r3, #1
 80076b4:	d10f      	bne.n	80076d6 <USBH_SetAddress+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE | \
 80076b6:	687b      	ldr	r3, [r7, #4]
 80076b8:	2200      	movs	r2, #0
 80076ba:	741a      	strb	r2, [r3, #16]
      USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_ADDRESS;
 80076bc:	687b      	ldr	r3, [r7, #4]
 80076be:	2205      	movs	r2, #5
 80076c0:	745a      	strb	r2, [r3, #17]

    phost->Control.setup.b.wValue.w = (uint16_t)DeviceAddress;
 80076c2:	78fb      	ldrb	r3, [r7, #3]
 80076c4:	b29a      	uxth	r2, r3
 80076c6:	687b      	ldr	r3, [r7, #4]
 80076c8:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 80076ca:	687b      	ldr	r3, [r7, #4]
 80076cc:	2200      	movs	r2, #0
 80076ce:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 80076d0:	687b      	ldr	r3, [r7, #4]
 80076d2:	2200      	movs	r2, #0
 80076d4:	82da      	strh	r2, [r3, #22]
  }
  return USBH_CtlReq(phost, 0U, 0U);
 80076d6:	2200      	movs	r2, #0
 80076d8:	2100      	movs	r1, #0
 80076da:	6878      	ldr	r0, [r7, #4]
 80076dc:	f000 fa2c 	bl	8007b38 <USBH_CtlReq>
 80076e0:	4603      	mov	r3, r0
}
 80076e2:	4618      	mov	r0, r3
 80076e4:	3708      	adds	r7, #8
 80076e6:	46bd      	mov	sp, r7
 80076e8:	bd80      	pop	{r7, pc}

080076ea <USBH_SetCfg>:
  * @param  phost: Host Handle
  * @param  cfg_idx: Configuration value
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetCfg(USBH_HandleTypeDef *phost, uint16_t cfg_idx)
{
 80076ea:	b580      	push	{r7, lr}
 80076ec:	b082      	sub	sp, #8
 80076ee:	af00      	add	r7, sp, #0
 80076f0:	6078      	str	r0, [r7, #4]
 80076f2:	460b      	mov	r3, r1
 80076f4:	807b      	strh	r3, [r7, #2]
  if(phost->RequestState == CMD_SEND)
 80076f6:	687b      	ldr	r3, [r7, #4]
 80076f8:	789b      	ldrb	r3, [r3, #2]
 80076fa:	2b01      	cmp	r3, #1
 80076fc:	d10e      	bne.n	800771c <USBH_SetCfg+0x32>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 80076fe:	687b      	ldr	r3, [r7, #4]
 8007700:	2200      	movs	r2, #0
 8007702:	741a      	strb	r2, [r3, #16]
                                                   | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_CONFIGURATION;
 8007704:	687b      	ldr	r3, [r7, #4]
 8007706:	2209      	movs	r2, #9
 8007708:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = cfg_idx;
 800770a:	687b      	ldr	r3, [r7, #4]
 800770c:	887a      	ldrh	r2, [r7, #2]
 800770e:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8007710:	687b      	ldr	r3, [r7, #4]
 8007712:	2200      	movs	r2, #0
 8007714:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8007716:	687b      	ldr	r3, [r7, #4]
 8007718:	2200      	movs	r2, #0
 800771a:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, 0U , 0U);
 800771c:	2200      	movs	r2, #0
 800771e:	2100      	movs	r1, #0
 8007720:	6878      	ldr	r0, [r7, #4]
 8007722:	f000 fa09 	bl	8007b38 <USBH_CtlReq>
 8007726:	4603      	mov	r3, r0
}
 8007728:	4618      	mov	r0, r3
 800772a:	3708      	adds	r7, #8
 800772c:	46bd      	mov	sp, r7
 800772e:	bd80      	pop	{r7, pc}

08007730 <USBH_SetFeature>:
  * @param  pdev: Selected device
  * @param  itf_idx
  * @retval Status
*/
USBH_StatusTypeDef USBH_SetFeature(USBH_HandleTypeDef *phost, uint8_t wValue)
{
 8007730:	b580      	push	{r7, lr}
 8007732:	b082      	sub	sp, #8
 8007734:	af00      	add	r7, sp, #0
 8007736:	6078      	str	r0, [r7, #4]
 8007738:	460b      	mov	r3, r1
 800773a:	70fb      	strb	r3, [r7, #3]
  if(phost->RequestState == CMD_SEND)
 800773c:	687b      	ldr	r3, [r7, #4]
 800773e:	789b      	ldrb	r3, [r3, #2]
 8007740:	2b01      	cmp	r3, #1
 8007742:	d10f      	bne.n	8007764 <USBH_SetFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 8007744:	687b      	ldr	r3, [r7, #4]
 8007746:	2200      	movs	r2, #0
 8007748:	741a      	strb	r2, [r3, #16]
                                                   | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_FEATURE;
 800774a:	687b      	ldr	r3, [r7, #4]
 800774c:	2203      	movs	r2, #3
 800774e:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = wValue;
 8007750:	78fb      	ldrb	r3, [r7, #3]
 8007752:	b29a      	uxth	r2, r3
 8007754:	687b      	ldr	r3, [r7, #4]
 8007756:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8007758:	687b      	ldr	r3, [r7, #4]
 800775a:	2200      	movs	r2, #0
 800775c:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800775e:	687b      	ldr	r3, [r7, #4]
 8007760:	2200      	movs	r2, #0
 8007762:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, 0U, 0U);
 8007764:	2200      	movs	r2, #0
 8007766:	2100      	movs	r1, #0
 8007768:	6878      	ldr	r0, [r7, #4]
 800776a:	f000 f9e5 	bl	8007b38 <USBH_CtlReq>
 800776e:	4603      	mov	r3, r0
}
 8007770:	4618      	mov	r0, r3
 8007772:	3708      	adds	r7, #8
 8007774:	46bd      	mov	sp, r7
 8007776:	bd80      	pop	{r7, pc}

08007778 <USBH_ClrFeature>:
  * @param  ep_num: endpoint number
  * @param  hc_num: Host channel number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClrFeature(USBH_HandleTypeDef *phost, uint8_t ep_num)
{
 8007778:	b580      	push	{r7, lr}
 800777a:	b082      	sub	sp, #8
 800777c:	af00      	add	r7, sp, #0
 800777e:	6078      	str	r0, [r7, #4]
 8007780:	460b      	mov	r3, r1
 8007782:	70fb      	strb	r3, [r7, #3]
  if(phost->RequestState == CMD_SEND)
 8007784:	687b      	ldr	r3, [r7, #4]
 8007786:	789b      	ldrb	r3, [r3, #2]
 8007788:	2b01      	cmp	r3, #1
 800778a:	d10f      	bne.n	80077ac <USBH_ClrFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_ENDPOINT
 800778c:	687b      	ldr	r3, [r7, #4]
 800778e:	2202      	movs	r2, #2
 8007790:	741a      	strb	r2, [r3, #16]
                                                   | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_CLEAR_FEATURE;
 8007792:	687b      	ldr	r3, [r7, #4]
 8007794:	2201      	movs	r2, #1
 8007796:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = FEATURE_SELECTOR_ENDPOINT;
 8007798:	687b      	ldr	r3, [r7, #4]
 800779a:	2200      	movs	r2, #0
 800779c:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = ep_num;
 800779e:	78fb      	ldrb	r3, [r7, #3]
 80077a0:	b29a      	uxth	r2, r3
 80077a2:	687b      	ldr	r3, [r7, #4]
 80077a4:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 80077a6:	687b      	ldr	r3, [r7, #4]
 80077a8:	2200      	movs	r2, #0
 80077aa:	82da      	strh	r2, [r3, #22]
  }
  return USBH_CtlReq(phost, 0U , 0U);
 80077ac:	2200      	movs	r2, #0
 80077ae:	2100      	movs	r1, #0
 80077b0:	6878      	ldr	r0, [r7, #4]
 80077b2:	f000 f9c1 	bl	8007b38 <USBH_CtlReq>
 80077b6:	4603      	mov	r3, r0
}
 80077b8:	4618      	mov	r0, r3
 80077ba:	3708      	adds	r7, #8
 80077bc:	46bd      	mov	sp, r7
 80077be:	bd80      	pop	{r7, pc}

080077c0 <USBH_ParseDevDesc>:
  * @param  length: Length of the descriptor
  * @retval None
  */
static void  USBH_ParseDevDesc (USBH_DevDescTypeDef* dev_desc, uint8_t *buf,
                                uint16_t length)
{
 80077c0:	b480      	push	{r7}
 80077c2:	b085      	sub	sp, #20
 80077c4:	af00      	add	r7, sp, #0
 80077c6:	60f8      	str	r0, [r7, #12]
 80077c8:	60b9      	str	r1, [r7, #8]
 80077ca:	4613      	mov	r3, r2
 80077cc:	80fb      	strh	r3, [r7, #6]
  dev_desc->bLength            = *(uint8_t  *) (buf +  0);
 80077ce:	68bb      	ldr	r3, [r7, #8]
 80077d0:	781a      	ldrb	r2, [r3, #0]
 80077d2:	68fb      	ldr	r3, [r7, #12]
 80077d4:	701a      	strb	r2, [r3, #0]
  dev_desc->bDescriptorType    = *(uint8_t  *) (buf +  1);
 80077d6:	68bb      	ldr	r3, [r7, #8]
 80077d8:	785a      	ldrb	r2, [r3, #1]
 80077da:	68fb      	ldr	r3, [r7, #12]
 80077dc:	705a      	strb	r2, [r3, #1]
  dev_desc->bcdUSB             = LE16 (buf +  2);
 80077de:	68bb      	ldr	r3, [r7, #8]
 80077e0:	3302      	adds	r3, #2
 80077e2:	781b      	ldrb	r3, [r3, #0]
 80077e4:	b29a      	uxth	r2, r3
 80077e6:	68bb      	ldr	r3, [r7, #8]
 80077e8:	3303      	adds	r3, #3
 80077ea:	781b      	ldrb	r3, [r3, #0]
 80077ec:	b29b      	uxth	r3, r3
 80077ee:	021b      	lsls	r3, r3, #8
 80077f0:	b29b      	uxth	r3, r3
 80077f2:	4313      	orrs	r3, r2
 80077f4:	b29a      	uxth	r2, r3
 80077f6:	68fb      	ldr	r3, [r7, #12]
 80077f8:	805a      	strh	r2, [r3, #2]
  dev_desc->bDeviceClass       = *(uint8_t  *) (buf +  4);
 80077fa:	68bb      	ldr	r3, [r7, #8]
 80077fc:	791a      	ldrb	r2, [r3, #4]
 80077fe:	68fb      	ldr	r3, [r7, #12]
 8007800:	711a      	strb	r2, [r3, #4]
  dev_desc->bDeviceSubClass    = *(uint8_t  *) (buf +  5);
 8007802:	68bb      	ldr	r3, [r7, #8]
 8007804:	795a      	ldrb	r2, [r3, #5]
 8007806:	68fb      	ldr	r3, [r7, #12]
 8007808:	715a      	strb	r2, [r3, #5]
  dev_desc->bDeviceProtocol    = *(uint8_t  *) (buf +  6);
 800780a:	68bb      	ldr	r3, [r7, #8]
 800780c:	799a      	ldrb	r2, [r3, #6]
 800780e:	68fb      	ldr	r3, [r7, #12]
 8007810:	719a      	strb	r2, [r3, #6]
  dev_desc->bMaxPacketSize     = *(uint8_t  *) (buf +  7);
 8007812:	68bb      	ldr	r3, [r7, #8]
 8007814:	79da      	ldrb	r2, [r3, #7]
 8007816:	68fb      	ldr	r3, [r7, #12]
 8007818:	71da      	strb	r2, [r3, #7]

  if (length > 8U)
 800781a:	88fb      	ldrh	r3, [r7, #6]
 800781c:	2b08      	cmp	r3, #8
 800781e:	d939      	bls.n	8007894 <USBH_ParseDevDesc+0xd4>
  { /* For 1st time after device connection, Host may issue only 8 bytes for
    Device Descriptor Length  */
    dev_desc->idVendor           = LE16 (buf +  8);
 8007820:	68bb      	ldr	r3, [r7, #8]
 8007822:	3308      	adds	r3, #8
 8007824:	781b      	ldrb	r3, [r3, #0]
 8007826:	b29a      	uxth	r2, r3
 8007828:	68bb      	ldr	r3, [r7, #8]
 800782a:	3309      	adds	r3, #9
 800782c:	781b      	ldrb	r3, [r3, #0]
 800782e:	b29b      	uxth	r3, r3
 8007830:	021b      	lsls	r3, r3, #8
 8007832:	b29b      	uxth	r3, r3
 8007834:	4313      	orrs	r3, r2
 8007836:	b29a      	uxth	r2, r3
 8007838:	68fb      	ldr	r3, [r7, #12]
 800783a:	811a      	strh	r2, [r3, #8]
    dev_desc->idProduct          = LE16 (buf + 10);
 800783c:	68bb      	ldr	r3, [r7, #8]
 800783e:	330a      	adds	r3, #10
 8007840:	781b      	ldrb	r3, [r3, #0]
 8007842:	b29a      	uxth	r2, r3
 8007844:	68bb      	ldr	r3, [r7, #8]
 8007846:	330b      	adds	r3, #11
 8007848:	781b      	ldrb	r3, [r3, #0]
 800784a:	b29b      	uxth	r3, r3
 800784c:	021b      	lsls	r3, r3, #8
 800784e:	b29b      	uxth	r3, r3
 8007850:	4313      	orrs	r3, r2
 8007852:	b29a      	uxth	r2, r3
 8007854:	68fb      	ldr	r3, [r7, #12]
 8007856:	815a      	strh	r2, [r3, #10]
    dev_desc->bcdDevice          = LE16 (buf + 12);
 8007858:	68bb      	ldr	r3, [r7, #8]
 800785a:	330c      	adds	r3, #12
 800785c:	781b      	ldrb	r3, [r3, #0]
 800785e:	b29a      	uxth	r2, r3
 8007860:	68bb      	ldr	r3, [r7, #8]
 8007862:	330d      	adds	r3, #13
 8007864:	781b      	ldrb	r3, [r3, #0]
 8007866:	b29b      	uxth	r3, r3
 8007868:	021b      	lsls	r3, r3, #8
 800786a:	b29b      	uxth	r3, r3
 800786c:	4313      	orrs	r3, r2
 800786e:	b29a      	uxth	r2, r3
 8007870:	68fb      	ldr	r3, [r7, #12]
 8007872:	819a      	strh	r2, [r3, #12]
    dev_desc->iManufacturer      = *(uint8_t  *) (buf + 14);
 8007874:	68bb      	ldr	r3, [r7, #8]
 8007876:	7b9a      	ldrb	r2, [r3, #14]
 8007878:	68fb      	ldr	r3, [r7, #12]
 800787a:	739a      	strb	r2, [r3, #14]
    dev_desc->iProduct           = *(uint8_t  *) (buf + 15);
 800787c:	68bb      	ldr	r3, [r7, #8]
 800787e:	7bda      	ldrb	r2, [r3, #15]
 8007880:	68fb      	ldr	r3, [r7, #12]
 8007882:	73da      	strb	r2, [r3, #15]
    dev_desc->iSerialNumber      = *(uint8_t  *) (buf + 16);
 8007884:	68bb      	ldr	r3, [r7, #8]
 8007886:	7c1a      	ldrb	r2, [r3, #16]
 8007888:	68fb      	ldr	r3, [r7, #12]
 800788a:	741a      	strb	r2, [r3, #16]
    dev_desc->bNumConfigurations = *(uint8_t  *) (buf + 17);
 800788c:	68bb      	ldr	r3, [r7, #8]
 800788e:	7c5a      	ldrb	r2, [r3, #17]
 8007890:	68fb      	ldr	r3, [r7, #12]
 8007892:	745a      	strb	r2, [r3, #17]
  }
}
 8007894:	bf00      	nop
 8007896:	3714      	adds	r7, #20
 8007898:	46bd      	mov	sp, r7
 800789a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800789e:	4770      	bx	lr

080078a0 <USBH_ParseCfgDesc>:
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseCfgDesc (USBH_CfgDescTypeDef* cfg_desc, uint8_t *buf,
                               uint16_t length)
{
 80078a0:	b580      	push	{r7, lr}
 80078a2:	b08a      	sub	sp, #40	; 0x28
 80078a4:	af00      	add	r7, sp, #0
 80078a6:	60f8      	str	r0, [r7, #12]
 80078a8:	60b9      	str	r1, [r7, #8]
 80078aa:	4613      	mov	r3, r2
 80078ac:	80fb      	strh	r3, [r7, #6]
  USBH_InterfaceDescTypeDef    *pif ;
  USBH_EpDescTypeDef           *pep;
  USBH_DescHeader_t            *pdesc = (USBH_DescHeader_t *)(void *)buf;
 80078ae:	68bb      	ldr	r3, [r7, #8]
 80078b0:	627b      	str	r3, [r7, #36]	; 0x24
  uint16_t                     ptr;
  uint8_t                      if_ix = 0U;
 80078b2:	2300      	movs	r3, #0
 80078b4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  uint8_t                      ep_ix = 0U;
 80078b8:	2300      	movs	r3, #0
 80078ba:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22

  pdesc   = (USBH_DescHeader_t *)(void *)buf;
 80078be:	68bb      	ldr	r3, [r7, #8]
 80078c0:	627b      	str	r3, [r7, #36]	; 0x24

  /* Parse configuration descriptor */
  cfg_desc->bLength             = *(uint8_t  *) (buf + 0);
 80078c2:	68bb      	ldr	r3, [r7, #8]
 80078c4:	781a      	ldrb	r2, [r3, #0]
 80078c6:	68fb      	ldr	r3, [r7, #12]
 80078c8:	701a      	strb	r2, [r3, #0]
  cfg_desc->bDescriptorType     = *(uint8_t  *) (buf + 1);
 80078ca:	68bb      	ldr	r3, [r7, #8]
 80078cc:	785a      	ldrb	r2, [r3, #1]
 80078ce:	68fb      	ldr	r3, [r7, #12]
 80078d0:	705a      	strb	r2, [r3, #1]
  cfg_desc->wTotalLength        = LE16 (buf + 2);
 80078d2:	68bb      	ldr	r3, [r7, #8]
 80078d4:	3302      	adds	r3, #2
 80078d6:	781b      	ldrb	r3, [r3, #0]
 80078d8:	b29a      	uxth	r2, r3
 80078da:	68bb      	ldr	r3, [r7, #8]
 80078dc:	3303      	adds	r3, #3
 80078de:	781b      	ldrb	r3, [r3, #0]
 80078e0:	b29b      	uxth	r3, r3
 80078e2:	021b      	lsls	r3, r3, #8
 80078e4:	b29b      	uxth	r3, r3
 80078e6:	4313      	orrs	r3, r2
 80078e8:	b29a      	uxth	r2, r3
 80078ea:	68fb      	ldr	r3, [r7, #12]
 80078ec:	805a      	strh	r2, [r3, #2]
  cfg_desc->bNumInterfaces      = *(uint8_t  *) (buf + 4);
 80078ee:	68bb      	ldr	r3, [r7, #8]
 80078f0:	791a      	ldrb	r2, [r3, #4]
 80078f2:	68fb      	ldr	r3, [r7, #12]
 80078f4:	711a      	strb	r2, [r3, #4]
  cfg_desc->bConfigurationValue = *(uint8_t  *) (buf + 5);
 80078f6:	68bb      	ldr	r3, [r7, #8]
 80078f8:	795a      	ldrb	r2, [r3, #5]
 80078fa:	68fb      	ldr	r3, [r7, #12]
 80078fc:	715a      	strb	r2, [r3, #5]
  cfg_desc->iConfiguration      = *(uint8_t  *) (buf + 6);
 80078fe:	68bb      	ldr	r3, [r7, #8]
 8007900:	799a      	ldrb	r2, [r3, #6]
 8007902:	68fb      	ldr	r3, [r7, #12]
 8007904:	719a      	strb	r2, [r3, #6]
  cfg_desc->bmAttributes        = *(uint8_t  *) (buf + 7);
 8007906:	68bb      	ldr	r3, [r7, #8]
 8007908:	79da      	ldrb	r2, [r3, #7]
 800790a:	68fb      	ldr	r3, [r7, #12]
 800790c:	71da      	strb	r2, [r3, #7]
  cfg_desc->bMaxPower           = *(uint8_t  *) (buf + 8);
 800790e:	68bb      	ldr	r3, [r7, #8]
 8007910:	7a1a      	ldrb	r2, [r3, #8]
 8007912:	68fb      	ldr	r3, [r7, #12]
 8007914:	721a      	strb	r2, [r3, #8]


  if (length > USB_CONFIGURATION_DESC_SIZE)
 8007916:	88fb      	ldrh	r3, [r7, #6]
 8007918:	2b09      	cmp	r3, #9
 800791a:	d95f      	bls.n	80079dc <USBH_ParseCfgDesc+0x13c>
  {
    ptr = USB_LEN_CFG_DESC;
 800791c:	2309      	movs	r3, #9
 800791e:	82fb      	strh	r3, [r7, #22]
    pif = (USBH_InterfaceDescTypeDef *)0;
 8007920:	2300      	movs	r3, #0
 8007922:	61fb      	str	r3, [r7, #28]


    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 8007924:	e051      	b.n	80079ca <USBH_ParseCfgDesc+0x12a>
    {
      pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 8007926:	f107 0316 	add.w	r3, r7, #22
 800792a:	4619      	mov	r1, r3
 800792c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800792e:	f000 f8e8 	bl	8007b02 <USBH_GetNextDesc>
 8007932:	6278      	str	r0, [r7, #36]	; 0x24
      if (pdesc->bDescriptorType   == USB_DESC_TYPE_INTERFACE)
 8007934:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007936:	785b      	ldrb	r3, [r3, #1]
 8007938:	2b04      	cmp	r3, #4
 800793a:	d146      	bne.n	80079ca <USBH_ParseCfgDesc+0x12a>
      {
        pif = &cfg_desc->Itf_Desc[if_ix];
 800793c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8007940:	221a      	movs	r2, #26
 8007942:	fb02 f303 	mul.w	r3, r2, r3
 8007946:	3308      	adds	r3, #8
 8007948:	68fa      	ldr	r2, [r7, #12]
 800794a:	4413      	add	r3, r2
 800794c:	3302      	adds	r3, #2
 800794e:	61fb      	str	r3, [r7, #28]
        USBH_ParseInterfaceDesc (pif, (uint8_t *)(void *)pdesc);
 8007950:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8007952:	69f8      	ldr	r0, [r7, #28]
 8007954:	f000 f846 	bl	80079e4 <USBH_ParseInterfaceDesc>

        ep_ix = 0U;
 8007958:	2300      	movs	r3, #0
 800795a:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        pep = (USBH_EpDescTypeDef *)0;
 800795e:	2300      	movs	r3, #0
 8007960:	61bb      	str	r3, [r7, #24]
        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 8007962:	e022      	b.n	80079aa <USBH_ParseCfgDesc+0x10a>
        {
          pdesc = USBH_GetNextDesc((uint8_t*)(void *)pdesc, &ptr);
 8007964:	f107 0316 	add.w	r3, r7, #22
 8007968:	4619      	mov	r1, r3
 800796a:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800796c:	f000 f8c9 	bl	8007b02 <USBH_GetNextDesc>
 8007970:	6278      	str	r0, [r7, #36]	; 0x24
          if (pdesc->bDescriptorType   == USB_DESC_TYPE_ENDPOINT)
 8007972:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007974:	785b      	ldrb	r3, [r3, #1]
 8007976:	2b05      	cmp	r3, #5
 8007978:	d117      	bne.n	80079aa <USBH_ParseCfgDesc+0x10a>
          {
            pep = &cfg_desc->Itf_Desc[if_ix].Ep_Desc[ep_ix];
 800797a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800797e:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 8007982:	3201      	adds	r2, #1
 8007984:	00d2      	lsls	r2, r2, #3
 8007986:	211a      	movs	r1, #26
 8007988:	fb01 f303 	mul.w	r3, r1, r3
 800798c:	4413      	add	r3, r2
 800798e:	3308      	adds	r3, #8
 8007990:	68fa      	ldr	r2, [r7, #12]
 8007992:	4413      	add	r3, r2
 8007994:	3304      	adds	r3, #4
 8007996:	61bb      	str	r3, [r7, #24]
            USBH_ParseEPDesc (pep, (uint8_t *)(void *)pdesc);
 8007998:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800799a:	69b8      	ldr	r0, [r7, #24]
 800799c:	f000 f851 	bl	8007a42 <USBH_ParseEPDesc>
            ep_ix++;
 80079a0:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 80079a4:	3301      	adds	r3, #1
 80079a6:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 80079aa:	69fb      	ldr	r3, [r7, #28]
 80079ac:	791b      	ldrb	r3, [r3, #4]
 80079ae:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 80079b2:	429a      	cmp	r2, r3
 80079b4:	d204      	bcs.n	80079c0 <USBH_ParseCfgDesc+0x120>
 80079b6:	68fb      	ldr	r3, [r7, #12]
 80079b8:	885a      	ldrh	r2, [r3, #2]
 80079ba:	8afb      	ldrh	r3, [r7, #22]
 80079bc:	429a      	cmp	r2, r3
 80079be:	d8d1      	bhi.n	8007964 <USBH_ParseCfgDesc+0xc4>
          }
        }
        if_ix++;
 80079c0:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80079c4:	3301      	adds	r3, #1
 80079c6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 80079ca:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80079ce:	2b01      	cmp	r3, #1
 80079d0:	d804      	bhi.n	80079dc <USBH_ParseCfgDesc+0x13c>
 80079d2:	68fb      	ldr	r3, [r7, #12]
 80079d4:	885a      	ldrh	r2, [r3, #2]
 80079d6:	8afb      	ldrh	r3, [r7, #22]
 80079d8:	429a      	cmp	r2, r3
 80079da:	d8a4      	bhi.n	8007926 <USBH_ParseCfgDesc+0x86>
      }
    }
  }
}
 80079dc:	bf00      	nop
 80079de:	3728      	adds	r7, #40	; 0x28
 80079e0:	46bd      	mov	sp, r7
 80079e2:	bd80      	pop	{r7, pc}

080079e4 <USBH_ParseInterfaceDesc>:
  * @param  buf: Buffer where the descriptor data is available
  * @retval None
  */
static void  USBH_ParseInterfaceDesc (USBH_InterfaceDescTypeDef *if_descriptor,
                                      uint8_t *buf)
{
 80079e4:	b480      	push	{r7}
 80079e6:	b083      	sub	sp, #12
 80079e8:	af00      	add	r7, sp, #0
 80079ea:	6078      	str	r0, [r7, #4]
 80079ec:	6039      	str	r1, [r7, #0]
  if_descriptor->bLength            = *(uint8_t  *) (buf + 0);
 80079ee:	683b      	ldr	r3, [r7, #0]
 80079f0:	781a      	ldrb	r2, [r3, #0]
 80079f2:	687b      	ldr	r3, [r7, #4]
 80079f4:	701a      	strb	r2, [r3, #0]
  if_descriptor->bDescriptorType    = *(uint8_t  *) (buf + 1);
 80079f6:	683b      	ldr	r3, [r7, #0]
 80079f8:	785a      	ldrb	r2, [r3, #1]
 80079fa:	687b      	ldr	r3, [r7, #4]
 80079fc:	705a      	strb	r2, [r3, #1]
  if_descriptor->bInterfaceNumber   = *(uint8_t  *) (buf + 2);
 80079fe:	683b      	ldr	r3, [r7, #0]
 8007a00:	789a      	ldrb	r2, [r3, #2]
 8007a02:	687b      	ldr	r3, [r7, #4]
 8007a04:	709a      	strb	r2, [r3, #2]
  if_descriptor->bAlternateSetting  = *(uint8_t  *) (buf + 3);
 8007a06:	683b      	ldr	r3, [r7, #0]
 8007a08:	78da      	ldrb	r2, [r3, #3]
 8007a0a:	687b      	ldr	r3, [r7, #4]
 8007a0c:	70da      	strb	r2, [r3, #3]
  if_descriptor->bNumEndpoints      = *(uint8_t  *) (buf + 4);
 8007a0e:	683b      	ldr	r3, [r7, #0]
 8007a10:	791a      	ldrb	r2, [r3, #4]
 8007a12:	687b      	ldr	r3, [r7, #4]
 8007a14:	711a      	strb	r2, [r3, #4]
  if_descriptor->bInterfaceClass    = *(uint8_t  *) (buf + 5);
 8007a16:	683b      	ldr	r3, [r7, #0]
 8007a18:	795a      	ldrb	r2, [r3, #5]
 8007a1a:	687b      	ldr	r3, [r7, #4]
 8007a1c:	715a      	strb	r2, [r3, #5]
  if_descriptor->bInterfaceSubClass = *(uint8_t  *) (buf + 6);
 8007a1e:	683b      	ldr	r3, [r7, #0]
 8007a20:	799a      	ldrb	r2, [r3, #6]
 8007a22:	687b      	ldr	r3, [r7, #4]
 8007a24:	719a      	strb	r2, [r3, #6]
  if_descriptor->bInterfaceProtocol = *(uint8_t  *) (buf + 7);
 8007a26:	683b      	ldr	r3, [r7, #0]
 8007a28:	79da      	ldrb	r2, [r3, #7]
 8007a2a:	687b      	ldr	r3, [r7, #4]
 8007a2c:	71da      	strb	r2, [r3, #7]
  if_descriptor->iInterface         = *(uint8_t  *) (buf + 8);
 8007a2e:	683b      	ldr	r3, [r7, #0]
 8007a30:	7a1a      	ldrb	r2, [r3, #8]
 8007a32:	687b      	ldr	r3, [r7, #4]
 8007a34:	721a      	strb	r2, [r3, #8]
}
 8007a36:	bf00      	nop
 8007a38:	370c      	adds	r7, #12
 8007a3a:	46bd      	mov	sp, r7
 8007a3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a40:	4770      	bx	lr

08007a42 <USBH_ParseEPDesc>:
  * @param  buf: Buffer where the parsed descriptor stored
  * @retval None
  */
static void  USBH_ParseEPDesc (USBH_EpDescTypeDef  *ep_descriptor,
                               uint8_t *buf)
{
 8007a42:	b480      	push	{r7}
 8007a44:	b083      	sub	sp, #12
 8007a46:	af00      	add	r7, sp, #0
 8007a48:	6078      	str	r0, [r7, #4]
 8007a4a:	6039      	str	r1, [r7, #0]

  ep_descriptor->bLength          = *(uint8_t  *) (buf + 0);
 8007a4c:	683b      	ldr	r3, [r7, #0]
 8007a4e:	781a      	ldrb	r2, [r3, #0]
 8007a50:	687b      	ldr	r3, [r7, #4]
 8007a52:	701a      	strb	r2, [r3, #0]
  ep_descriptor->bDescriptorType  = *(uint8_t  *) (buf + 1);
 8007a54:	683b      	ldr	r3, [r7, #0]
 8007a56:	785a      	ldrb	r2, [r3, #1]
 8007a58:	687b      	ldr	r3, [r7, #4]
 8007a5a:	705a      	strb	r2, [r3, #1]
  ep_descriptor->bEndpointAddress = *(uint8_t  *) (buf + 2);
 8007a5c:	683b      	ldr	r3, [r7, #0]
 8007a5e:	789a      	ldrb	r2, [r3, #2]
 8007a60:	687b      	ldr	r3, [r7, #4]
 8007a62:	709a      	strb	r2, [r3, #2]
  ep_descriptor->bmAttributes     = *(uint8_t  *) (buf + 3);
 8007a64:	683b      	ldr	r3, [r7, #0]
 8007a66:	78da      	ldrb	r2, [r3, #3]
 8007a68:	687b      	ldr	r3, [r7, #4]
 8007a6a:	70da      	strb	r2, [r3, #3]
  ep_descriptor->wMaxPacketSize   = LE16 (buf + 4);
 8007a6c:	683b      	ldr	r3, [r7, #0]
 8007a6e:	3304      	adds	r3, #4
 8007a70:	781b      	ldrb	r3, [r3, #0]
 8007a72:	b29a      	uxth	r2, r3
 8007a74:	683b      	ldr	r3, [r7, #0]
 8007a76:	3305      	adds	r3, #5
 8007a78:	781b      	ldrb	r3, [r3, #0]
 8007a7a:	b29b      	uxth	r3, r3
 8007a7c:	021b      	lsls	r3, r3, #8
 8007a7e:	b29b      	uxth	r3, r3
 8007a80:	4313      	orrs	r3, r2
 8007a82:	b29a      	uxth	r2, r3
 8007a84:	687b      	ldr	r3, [r7, #4]
 8007a86:	809a      	strh	r2, [r3, #4]
  ep_descriptor->bInterval        = *(uint8_t  *) (buf + 6);
 8007a88:	683b      	ldr	r3, [r7, #0]
 8007a8a:	799a      	ldrb	r2, [r3, #6]
 8007a8c:	687b      	ldr	r3, [r7, #4]
 8007a8e:	719a      	strb	r2, [r3, #6]
}
 8007a90:	bf00      	nop
 8007a92:	370c      	adds	r7, #12
 8007a94:	46bd      	mov	sp, r7
 8007a96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a9a:	4770      	bx	lr

08007a9c <USBH_ParseStringDesc>:
  * @param  pdest: Destination address pointer
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseStringDesc (uint8_t* psrc, uint8_t* pdest, uint16_t length)
{
 8007a9c:	b480      	push	{r7}
 8007a9e:	b087      	sub	sp, #28
 8007aa0:	af00      	add	r7, sp, #0
 8007aa2:	60f8      	str	r0, [r7, #12]
 8007aa4:	60b9      	str	r1, [r7, #8]
 8007aa6:	4613      	mov	r3, r2
 8007aa8:	80fb      	strh	r3, [r7, #6]
  */

  /* Check which is lower size, the Size of string or the length of bytes read
  from the device */

  if (psrc[1] == USB_DESC_TYPE_STRING)
 8007aaa:	68fb      	ldr	r3, [r7, #12]
 8007aac:	3301      	adds	r3, #1
 8007aae:	781b      	ldrb	r3, [r3, #0]
 8007ab0:	2b03      	cmp	r3, #3
 8007ab2:	d120      	bne.n	8007af6 <USBH_ParseStringDesc+0x5a>
  {
    /* Make sure the Descriptor is String Type */

    /* psrc[0] contains Size of Descriptor, subtract 2 to get the length of string */
    strlength = ((((uint16_t)psrc[0] - 2U) <= length) ? ((uint16_t)psrc[0] - 2U) : length);
 8007ab4:	68fb      	ldr	r3, [r7, #12]
 8007ab6:	781b      	ldrb	r3, [r3, #0]
 8007ab8:	1e9a      	subs	r2, r3, #2
 8007aba:	88fb      	ldrh	r3, [r7, #6]
 8007abc:	4293      	cmp	r3, r2
 8007abe:	bf28      	it	cs
 8007ac0:	4613      	movcs	r3, r2
 8007ac2:	82bb      	strh	r3, [r7, #20]

    /* Adjust the offset ignoring the String Len and Descriptor type */
    psrc += 2U;
 8007ac4:	68fb      	ldr	r3, [r7, #12]
 8007ac6:	3302      	adds	r3, #2
 8007ac8:	60fb      	str	r3, [r7, #12]

    for (idx = 0U; idx < strlength; idx += 2U)
 8007aca:	2300      	movs	r3, #0
 8007acc:	82fb      	strh	r3, [r7, #22]
 8007ace:	e00b      	b.n	8007ae8 <USBH_ParseStringDesc+0x4c>
    {
      /* Copy Only the string and ignore the UNICODE ID, hence add the src */
      *pdest =  psrc[idx];
 8007ad0:	8afb      	ldrh	r3, [r7, #22]
 8007ad2:	68fa      	ldr	r2, [r7, #12]
 8007ad4:	4413      	add	r3, r2
 8007ad6:	781a      	ldrb	r2, [r3, #0]
 8007ad8:	68bb      	ldr	r3, [r7, #8]
 8007ada:	701a      	strb	r2, [r3, #0]
      pdest++;
 8007adc:	68bb      	ldr	r3, [r7, #8]
 8007ade:	3301      	adds	r3, #1
 8007ae0:	60bb      	str	r3, [r7, #8]
    for (idx = 0U; idx < strlength; idx += 2U)
 8007ae2:	8afb      	ldrh	r3, [r7, #22]
 8007ae4:	3302      	adds	r3, #2
 8007ae6:	82fb      	strh	r3, [r7, #22]
 8007ae8:	8afa      	ldrh	r2, [r7, #22]
 8007aea:	8abb      	ldrh	r3, [r7, #20]
 8007aec:	429a      	cmp	r2, r3
 8007aee:	d3ef      	bcc.n	8007ad0 <USBH_ParseStringDesc+0x34>
    }
    *pdest = 0U; /* mark end of string */
 8007af0:	68bb      	ldr	r3, [r7, #8]
 8007af2:	2200      	movs	r2, #0
 8007af4:	701a      	strb	r2, [r3, #0]
  }
}
 8007af6:	bf00      	nop
 8007af8:	371c      	adds	r7, #28
 8007afa:	46bd      	mov	sp, r7
 8007afc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b00:	4770      	bx	lr

08007b02 <USBH_GetNextDesc>:
  * @param  buf: Buffer where the cfg descriptor is available
  * @param  ptr: data pointer inside the cfg descriptor
  * @retval next header
  */
USBH_DescHeader_t  *USBH_GetNextDesc (uint8_t   *pbuf, uint16_t  *ptr)
{
 8007b02:	b480      	push	{r7}
 8007b04:	b085      	sub	sp, #20
 8007b06:	af00      	add	r7, sp, #0
 8007b08:	6078      	str	r0, [r7, #4]
 8007b0a:	6039      	str	r1, [r7, #0]
  USBH_DescHeader_t  *pnext;

  *ptr += ((USBH_DescHeader_t *)(void *)pbuf)->bLength;
 8007b0c:	683b      	ldr	r3, [r7, #0]
 8007b0e:	881a      	ldrh	r2, [r3, #0]
 8007b10:	687b      	ldr	r3, [r7, #4]
 8007b12:	781b      	ldrb	r3, [r3, #0]
 8007b14:	b29b      	uxth	r3, r3
 8007b16:	4413      	add	r3, r2
 8007b18:	b29a      	uxth	r2, r3
 8007b1a:	683b      	ldr	r3, [r7, #0]
 8007b1c:	801a      	strh	r2, [r3, #0]
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
         ((USBH_DescHeader_t *)(void *)pbuf)->bLength);
 8007b1e:	687b      	ldr	r3, [r7, #4]
 8007b20:	781b      	ldrb	r3, [r3, #0]
 8007b22:	461a      	mov	r2, r3
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
 8007b24:	687b      	ldr	r3, [r7, #4]
 8007b26:	4413      	add	r3, r2
 8007b28:	60fb      	str	r3, [r7, #12]

  return(pnext);
 8007b2a:	68fb      	ldr	r3, [r7, #12]
}
 8007b2c:	4618      	mov	r0, r3
 8007b2e:	3714      	adds	r7, #20
 8007b30:	46bd      	mov	sp, r7
 8007b32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b36:	4770      	bx	lr

08007b38 <USBH_CtlReq>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlReq     (USBH_HandleTypeDef *phost,
                             uint8_t             *buff,
                             uint16_t            length)
{
 8007b38:	b580      	push	{r7, lr}
 8007b3a:	b086      	sub	sp, #24
 8007b3c:	af00      	add	r7, sp, #0
 8007b3e:	60f8      	str	r0, [r7, #12]
 8007b40:	60b9      	str	r1, [r7, #8]
 8007b42:	4613      	mov	r3, r2
 8007b44:	80fb      	strh	r3, [r7, #6]
  USBH_StatusTypeDef status;
  status = USBH_BUSY;
 8007b46:	2301      	movs	r3, #1
 8007b48:	75fb      	strb	r3, [r7, #23]

  switch (phost->RequestState)
 8007b4a:	68fb      	ldr	r3, [r7, #12]
 8007b4c:	789b      	ldrb	r3, [r3, #2]
 8007b4e:	2b01      	cmp	r3, #1
 8007b50:	d002      	beq.n	8007b58 <USBH_CtlReq+0x20>
 8007b52:	2b02      	cmp	r3, #2
 8007b54:	d00f      	beq.n	8007b76 <USBH_CtlReq+0x3e>
      }
    }
    break;

  default:
    break;
 8007b56:	e034      	b.n	8007bc2 <USBH_CtlReq+0x8a>
    phost->Control.buff = buff;
 8007b58:	68fb      	ldr	r3, [r7, #12]
 8007b5a:	68ba      	ldr	r2, [r7, #8]
 8007b5c:	609a      	str	r2, [r3, #8]
    phost->Control.length = length;
 8007b5e:	68fb      	ldr	r3, [r7, #12]
 8007b60:	88fa      	ldrh	r2, [r7, #6]
 8007b62:	819a      	strh	r2, [r3, #12]
    phost->Control.state = CTRL_SETUP;
 8007b64:	68fb      	ldr	r3, [r7, #12]
 8007b66:	2201      	movs	r2, #1
 8007b68:	761a      	strb	r2, [r3, #24]
    phost->RequestState = CMD_WAIT;
 8007b6a:	68fb      	ldr	r3, [r7, #12]
 8007b6c:	2202      	movs	r2, #2
 8007b6e:	709a      	strb	r2, [r3, #2]
    status = USBH_BUSY;
 8007b70:	2301      	movs	r3, #1
 8007b72:	75fb      	strb	r3, [r7, #23]
    break;
 8007b74:	e025      	b.n	8007bc2 <USBH_CtlReq+0x8a>
    status = USBH_HandleControl(phost);
 8007b76:	68f8      	ldr	r0, [r7, #12]
 8007b78:	f000 f828 	bl	8007bcc <USBH_HandleControl>
 8007b7c:	4603      	mov	r3, r0
 8007b7e:	75fb      	strb	r3, [r7, #23]
    if (status == USBH_OK)
 8007b80:	7dfb      	ldrb	r3, [r7, #23]
 8007b82:	2b00      	cmp	r3, #0
 8007b84:	d108      	bne.n	8007b98 <USBH_CtlReq+0x60>
      phost->RequestState = CMD_SEND;
 8007b86:	68fb      	ldr	r3, [r7, #12]
 8007b88:	2201      	movs	r2, #1
 8007b8a:	709a      	strb	r2, [r3, #2]
      phost->Control.state =CTRL_IDLE;
 8007b8c:	68fb      	ldr	r3, [r7, #12]
 8007b8e:	2200      	movs	r2, #0
 8007b90:	761a      	strb	r2, [r3, #24]
      status = USBH_OK;
 8007b92:	2300      	movs	r3, #0
 8007b94:	75fb      	strb	r3, [r7, #23]
    break;
 8007b96:	e013      	b.n	8007bc0 <USBH_CtlReq+0x88>
    else if (status == USBH_NOT_SUPPORTED)
 8007b98:	7dfb      	ldrb	r3, [r7, #23]
 8007b9a:	2b03      	cmp	r3, #3
 8007b9c:	d108      	bne.n	8007bb0 <USBH_CtlReq+0x78>
      phost->RequestState = CMD_SEND;
 8007b9e:	68fb      	ldr	r3, [r7, #12]
 8007ba0:	2201      	movs	r2, #1
 8007ba2:	709a      	strb	r2, [r3, #2]
      phost->Control.state = CTRL_IDLE;
 8007ba4:	68fb      	ldr	r3, [r7, #12]
 8007ba6:	2200      	movs	r2, #0
 8007ba8:	761a      	strb	r2, [r3, #24]
      status = USBH_NOT_SUPPORTED;
 8007baa:	2303      	movs	r3, #3
 8007bac:	75fb      	strb	r3, [r7, #23]
    break;
 8007bae:	e007      	b.n	8007bc0 <USBH_CtlReq+0x88>
      if (status == USBH_FAIL)
 8007bb0:	7dfb      	ldrb	r3, [r7, #23]
 8007bb2:	2b02      	cmp	r3, #2
 8007bb4:	d104      	bne.n	8007bc0 <USBH_CtlReq+0x88>
        phost->RequestState = CMD_SEND;
 8007bb6:	68fb      	ldr	r3, [r7, #12]
 8007bb8:	2201      	movs	r2, #1
 8007bba:	709a      	strb	r2, [r3, #2]
        status = USBH_FAIL;
 8007bbc:	2302      	movs	r3, #2
 8007bbe:	75fb      	strb	r3, [r7, #23]
    break;
 8007bc0:	bf00      	nop
  }
  return status;
 8007bc2:	7dfb      	ldrb	r3, [r7, #23]
}
 8007bc4:	4618      	mov	r0, r3
 8007bc6:	3718      	adds	r7, #24
 8007bc8:	46bd      	mov	sp, r7
 8007bca:	bd80      	pop	{r7, pc}

08007bcc <USBH_HandleControl>:
  *         Handles the USB control transfer state machine
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_HandleControl (USBH_HandleTypeDef *phost)
{
 8007bcc:	b580      	push	{r7, lr}
 8007bce:	b086      	sub	sp, #24
 8007bd0:	af02      	add	r7, sp, #8
 8007bd2:	6078      	str	r0, [r7, #4]
  uint8_t direction;
  USBH_StatusTypeDef status = USBH_BUSY;
 8007bd4:	2301      	movs	r3, #1
 8007bd6:	73fb      	strb	r3, [r7, #15]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8007bd8:	2300      	movs	r3, #0
 8007bda:	73bb      	strb	r3, [r7, #14]

  switch (phost->Control.state)
 8007bdc:	687b      	ldr	r3, [r7, #4]
 8007bde:	7e1b      	ldrb	r3, [r3, #24]
 8007be0:	3b01      	subs	r3, #1
 8007be2:	2b0a      	cmp	r3, #10
 8007be4:	f200 814c 	bhi.w	8007e80 <USBH_HandleControl+0x2b4>
 8007be8:	a201      	add	r2, pc, #4	; (adr r2, 8007bf0 <USBH_HandleControl+0x24>)
 8007bea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007bee:	bf00      	nop
 8007bf0:	08007c1d 	.word	0x08007c1d
 8007bf4:	08007c37 	.word	0x08007c37
 8007bf8:	08007ca1 	.word	0x08007ca1
 8007bfc:	08007cc7 	.word	0x08007cc7
 8007c00:	08007cff 	.word	0x08007cff
 8007c04:	08007d2b 	.word	0x08007d2b
 8007c08:	08007d7d 	.word	0x08007d7d
 8007c0c:	08007d9f 	.word	0x08007d9f
 8007c10:	08007ddb 	.word	0x08007ddb
 8007c14:	08007e03 	.word	0x08007e03
 8007c18:	08007e41 	.word	0x08007e41
  {
  case CTRL_SETUP:
    /* send a SETUP packet */
    USBH_CtlSendSetup (phost, (uint8_t *)(void *)phost->Control.setup.d8,
 8007c1c:	687b      	ldr	r3, [r7, #4]
 8007c1e:	f103 0110 	add.w	r1, r3, #16
 8007c22:	687b      	ldr	r3, [r7, #4]
 8007c24:	795b      	ldrb	r3, [r3, #5]
 8007c26:	461a      	mov	r2, r3
 8007c28:	6878      	ldr	r0, [r7, #4]
 8007c2a:	f000 f939 	bl	8007ea0 <USBH_CtlSendSetup>
	                     phost->Control.pipe_out);

    phost->Control.state = CTRL_SETUP_WAIT;
 8007c2e:	687b      	ldr	r3, [r7, #4]
 8007c30:	2202      	movs	r2, #2
 8007c32:	761a      	strb	r2, [r3, #24]
    break;
 8007c34:	e12f      	b.n	8007e96 <USBH_HandleControl+0x2ca>

  case CTRL_SETUP_WAIT:

    URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 8007c36:	687b      	ldr	r3, [r7, #4]
 8007c38:	795b      	ldrb	r3, [r3, #5]
 8007c3a:	4619      	mov	r1, r3
 8007c3c:	6878      	ldr	r0, [r7, #4]
 8007c3e:	f001 fd0f 	bl	8009660 <USBH_LL_GetURBState>
 8007c42:	4603      	mov	r3, r0
 8007c44:	73bb      	strb	r3, [r7, #14]
    /* case SETUP packet sent successfully */
    if(URB_Status == USBH_URB_DONE)
 8007c46:	7bbb      	ldrb	r3, [r7, #14]
 8007c48:	2b01      	cmp	r3, #1
 8007c4a:	d11e      	bne.n	8007c8a <USBH_HandleControl+0xbe>
    {
      direction = (phost->Control.setup.b.bmRequestType & USB_REQ_DIR_MASK);
 8007c4c:	687b      	ldr	r3, [r7, #4]
 8007c4e:	7c1b      	ldrb	r3, [r3, #16]
 8007c50:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8007c54:	737b      	strb	r3, [r7, #13]

      /* check if there is a data stage */
      if (phost->Control.setup.b.wLength.w != 0U)
 8007c56:	687b      	ldr	r3, [r7, #4]
 8007c58:	8adb      	ldrh	r3, [r3, #22]
 8007c5a:	2b00      	cmp	r3, #0
 8007c5c:	d00a      	beq.n	8007c74 <USBH_HandleControl+0xa8>
      {
        if (direction == USB_D2H)
 8007c5e:	7b7b      	ldrb	r3, [r7, #13]
 8007c60:	2b80      	cmp	r3, #128	; 0x80
 8007c62:	d103      	bne.n	8007c6c <USBH_HandleControl+0xa0>
        {
          /* Data Direction is IN */
          phost->Control.state = CTRL_DATA_IN;
 8007c64:	687b      	ldr	r3, [r7, #4]
 8007c66:	2203      	movs	r2, #3
 8007c68:	761a      	strb	r2, [r3, #24]
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
    }
    break;
 8007c6a:	e10b      	b.n	8007e84 <USBH_HandleControl+0x2b8>
          phost->Control.state = CTRL_DATA_OUT;
 8007c6c:	687b      	ldr	r3, [r7, #4]
 8007c6e:	2205      	movs	r2, #5
 8007c70:	761a      	strb	r2, [r3, #24]
    break;
 8007c72:	e107      	b.n	8007e84 <USBH_HandleControl+0x2b8>
        if (direction == USB_D2H)
 8007c74:	7b7b      	ldrb	r3, [r7, #13]
 8007c76:	2b80      	cmp	r3, #128	; 0x80
 8007c78:	d103      	bne.n	8007c82 <USBH_HandleControl+0xb6>
          phost->Control.state = CTRL_STATUS_OUT;
 8007c7a:	687b      	ldr	r3, [r7, #4]
 8007c7c:	2209      	movs	r2, #9
 8007c7e:	761a      	strb	r2, [r3, #24]
    break;
 8007c80:	e100      	b.n	8007e84 <USBH_HandleControl+0x2b8>
          phost->Control.state = CTRL_STATUS_IN;
 8007c82:	687b      	ldr	r3, [r7, #4]
 8007c84:	2207      	movs	r2, #7
 8007c86:	761a      	strb	r2, [r3, #24]
    break;
 8007c88:	e0fc      	b.n	8007e84 <USBH_HandleControl+0x2b8>
      if((URB_Status == USBH_URB_ERROR) || (URB_Status == USBH_URB_NOTREADY))
 8007c8a:	7bbb      	ldrb	r3, [r7, #14]
 8007c8c:	2b04      	cmp	r3, #4
 8007c8e:	d003      	beq.n	8007c98 <USBH_HandleControl+0xcc>
 8007c90:	7bbb      	ldrb	r3, [r7, #14]
 8007c92:	2b02      	cmp	r3, #2
 8007c94:	f040 80f6 	bne.w	8007e84 <USBH_HandleControl+0x2b8>
        phost->Control.state = CTRL_ERROR;
 8007c98:	687b      	ldr	r3, [r7, #4]
 8007c9a:	220b      	movs	r2, #11
 8007c9c:	761a      	strb	r2, [r3, #24]
    break;
 8007c9e:	e0f1      	b.n	8007e84 <USBH_HandleControl+0x2b8>

  case CTRL_DATA_IN:
    /* Issue an IN token */
    phost->Control.timer = (uint16_t)phost->Timer;
 8007ca0:	687b      	ldr	r3, [r7, #4]
 8007ca2:	f8d3 33bc 	ldr.w	r3, [r3, #956]	; 0x3bc
 8007ca6:	b29a      	uxth	r2, r3
 8007ca8:	687b      	ldr	r3, [r7, #4]
 8007caa:	81da      	strh	r2, [r3, #14]
    USBH_CtlReceiveData(phost,
 8007cac:	687b      	ldr	r3, [r7, #4]
 8007cae:	6899      	ldr	r1, [r3, #8]
 8007cb0:	687b      	ldr	r3, [r7, #4]
 8007cb2:	899a      	ldrh	r2, [r3, #12]
 8007cb4:	687b      	ldr	r3, [r7, #4]
 8007cb6:	791b      	ldrb	r3, [r3, #4]
 8007cb8:	6878      	ldr	r0, [r7, #4]
 8007cba:	f000 f930 	bl	8007f1e <USBH_CtlReceiveData>
                        phost->Control.buff,
                        phost->Control.length,
                        phost->Control.pipe_in);

    phost->Control.state = CTRL_DATA_IN_WAIT;
 8007cbe:	687b      	ldr	r3, [r7, #4]
 8007cc0:	2204      	movs	r2, #4
 8007cc2:	761a      	strb	r2, [r3, #24]
    break;
 8007cc4:	e0e7      	b.n	8007e96 <USBH_HandleControl+0x2ca>

  case CTRL_DATA_IN_WAIT:

    URB_Status = USBH_LL_GetURBState(phost , phost->Control.pipe_in);
 8007cc6:	687b      	ldr	r3, [r7, #4]
 8007cc8:	791b      	ldrb	r3, [r3, #4]
 8007cca:	4619      	mov	r1, r3
 8007ccc:	6878      	ldr	r0, [r7, #4]
 8007cce:	f001 fcc7 	bl	8009660 <USBH_LL_GetURBState>
 8007cd2:	4603      	mov	r3, r0
 8007cd4:	73bb      	strb	r3, [r7, #14]

    /* check is DATA packet transferred successfully */
    if  (URB_Status == USBH_URB_DONE)
 8007cd6:	7bbb      	ldrb	r3, [r7, #14]
 8007cd8:	2b01      	cmp	r3, #1
 8007cda:	d102      	bne.n	8007ce2 <USBH_HandleControl+0x116>
    {
      phost->Control.state = CTRL_STATUS_OUT;
 8007cdc:	687b      	ldr	r3, [r7, #4]
 8007cde:	2209      	movs	r2, #9
 8007ce0:	761a      	strb	r2, [r3, #24]
#endif
#endif
    }

    /* manage error cases*/
    if  (URB_Status == USBH_URB_STALL)
 8007ce2:	7bbb      	ldrb	r3, [r7, #14]
 8007ce4:	2b05      	cmp	r3, #5
 8007ce6:	d102      	bne.n	8007cee <USBH_HandleControl+0x122>
    {
      /* In stall case, return to previous machine state*/
      status = USBH_NOT_SUPPORTED;
 8007ce8:	2303      	movs	r3, #3
 8007cea:	73fb      	strb	r3, [r7, #15]
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
    }
    break;
 8007cec:	e0cc      	b.n	8007e88 <USBH_HandleControl+0x2bc>
      if (URB_Status == USBH_URB_ERROR)
 8007cee:	7bbb      	ldrb	r3, [r7, #14]
 8007cf0:	2b04      	cmp	r3, #4
 8007cf2:	f040 80c9 	bne.w	8007e88 <USBH_HandleControl+0x2bc>
        phost->Control.state = CTRL_ERROR;
 8007cf6:	687b      	ldr	r3, [r7, #4]
 8007cf8:	220b      	movs	r2, #11
 8007cfa:	761a      	strb	r2, [r3, #24]
    break;
 8007cfc:	e0c4      	b.n	8007e88 <USBH_HandleControl+0x2bc>

  case CTRL_DATA_OUT:

    USBH_CtlSendData (phost,
 8007cfe:	687b      	ldr	r3, [r7, #4]
 8007d00:	6899      	ldr	r1, [r3, #8]
 8007d02:	687b      	ldr	r3, [r7, #4]
 8007d04:	899a      	ldrh	r2, [r3, #12]
 8007d06:	687b      	ldr	r3, [r7, #4]
 8007d08:	7958      	ldrb	r0, [r3, #5]
 8007d0a:	2301      	movs	r3, #1
 8007d0c:	9300      	str	r3, [sp, #0]
 8007d0e:	4603      	mov	r3, r0
 8007d10:	6878      	ldr	r0, [r7, #4]
 8007d12:	f000 f8df 	bl	8007ed4 <USBH_CtlSendData>
                      phost->Control.buff,
                      phost->Control.length ,
                      phost->Control.pipe_out,
                      1U);
     phost->Control.timer = (uint16_t)phost->Timer;
 8007d16:	687b      	ldr	r3, [r7, #4]
 8007d18:	f8d3 33bc 	ldr.w	r3, [r3, #956]	; 0x3bc
 8007d1c:	b29a      	uxth	r2, r3
 8007d1e:	687b      	ldr	r3, [r7, #4]
 8007d20:	81da      	strh	r2, [r3, #14]
    phost->Control.state = CTRL_DATA_OUT_WAIT;
 8007d22:	687b      	ldr	r3, [r7, #4]
 8007d24:	2206      	movs	r2, #6
 8007d26:	761a      	strb	r2, [r3, #24]
    break;
 8007d28:	e0b5      	b.n	8007e96 <USBH_HandleControl+0x2ca>

  case CTRL_DATA_OUT_WAIT:

    URB_Status = USBH_LL_GetURBState(phost , phost->Control.pipe_out);
 8007d2a:	687b      	ldr	r3, [r7, #4]
 8007d2c:	795b      	ldrb	r3, [r3, #5]
 8007d2e:	4619      	mov	r1, r3
 8007d30:	6878      	ldr	r0, [r7, #4]
 8007d32:	f001 fc95 	bl	8009660 <USBH_LL_GetURBState>
 8007d36:	4603      	mov	r3, r0
 8007d38:	73bb      	strb	r3, [r7, #14]

    if  (URB_Status == USBH_URB_DONE)
 8007d3a:	7bbb      	ldrb	r3, [r7, #14]
 8007d3c:	2b01      	cmp	r3, #1
 8007d3e:	d103      	bne.n	8007d48 <USBH_HandleControl+0x17c>
    { /* If the Setup Pkt is sent successful, then change the state */
      phost->Control.state = CTRL_STATUS_IN;
 8007d40:	687b      	ldr	r3, [r7, #4]
 8007d42:	2207      	movs	r2, #7
 8007d44:	761a      	strb	r2, [r3, #24]
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
    }
    break;
 8007d46:	e0a1      	b.n	8007e8c <USBH_HandleControl+0x2c0>
    else if  (URB_Status == USBH_URB_STALL)
 8007d48:	7bbb      	ldrb	r3, [r7, #14]
 8007d4a:	2b05      	cmp	r3, #5
 8007d4c:	d105      	bne.n	8007d5a <USBH_HandleControl+0x18e>
      phost->Control.state = CTRL_STALLED;
 8007d4e:	687b      	ldr	r3, [r7, #4]
 8007d50:	220c      	movs	r2, #12
 8007d52:	761a      	strb	r2, [r3, #24]
      status = USBH_NOT_SUPPORTED;
 8007d54:	2303      	movs	r3, #3
 8007d56:	73fb      	strb	r3, [r7, #15]
    break;
 8007d58:	e098      	b.n	8007e8c <USBH_HandleControl+0x2c0>
    else if  (URB_Status == USBH_URB_NOTREADY)
 8007d5a:	7bbb      	ldrb	r3, [r7, #14]
 8007d5c:	2b02      	cmp	r3, #2
 8007d5e:	d103      	bne.n	8007d68 <USBH_HandleControl+0x19c>
      phost->Control.state = CTRL_DATA_OUT;
 8007d60:	687b      	ldr	r3, [r7, #4]
 8007d62:	2205      	movs	r2, #5
 8007d64:	761a      	strb	r2, [r3, #24]
    break;
 8007d66:	e091      	b.n	8007e8c <USBH_HandleControl+0x2c0>
      if (URB_Status == USBH_URB_ERROR)
 8007d68:	7bbb      	ldrb	r3, [r7, #14]
 8007d6a:	2b04      	cmp	r3, #4
 8007d6c:	f040 808e 	bne.w	8007e8c <USBH_HandleControl+0x2c0>
        phost->Control.state = CTRL_ERROR;
 8007d70:	687b      	ldr	r3, [r7, #4]
 8007d72:	220b      	movs	r2, #11
 8007d74:	761a      	strb	r2, [r3, #24]
        status = USBH_FAIL;
 8007d76:	2302      	movs	r3, #2
 8007d78:	73fb      	strb	r3, [r7, #15]
    break;
 8007d7a:	e087      	b.n	8007e8c <USBH_HandleControl+0x2c0>


  case CTRL_STATUS_IN:
    /* Send 0 bytes out packet */
    USBH_CtlReceiveData (phost,
 8007d7c:	687b      	ldr	r3, [r7, #4]
 8007d7e:	791b      	ldrb	r3, [r3, #4]
 8007d80:	2200      	movs	r2, #0
 8007d82:	2100      	movs	r1, #0
 8007d84:	6878      	ldr	r0, [r7, #4]
 8007d86:	f000 f8ca 	bl	8007f1e <USBH_CtlReceiveData>
                         0U,
                         0U,
                         phost->Control.pipe_in);
    phost->Control.timer = (uint16_t)phost->Timer;
 8007d8a:	687b      	ldr	r3, [r7, #4]
 8007d8c:	f8d3 33bc 	ldr.w	r3, [r3, #956]	; 0x3bc
 8007d90:	b29a      	uxth	r2, r3
 8007d92:	687b      	ldr	r3, [r7, #4]
 8007d94:	81da      	strh	r2, [r3, #14]
    phost->Control.state = CTRL_STATUS_IN_WAIT;
 8007d96:	687b      	ldr	r3, [r7, #4]
 8007d98:	2208      	movs	r2, #8
 8007d9a:	761a      	strb	r2, [r3, #24]

    break;
 8007d9c:	e07b      	b.n	8007e96 <USBH_HandleControl+0x2ca>

  case CTRL_STATUS_IN_WAIT:

    URB_Status = USBH_LL_GetURBState(phost , phost->Control.pipe_in);
 8007d9e:	687b      	ldr	r3, [r7, #4]
 8007da0:	791b      	ldrb	r3, [r3, #4]
 8007da2:	4619      	mov	r1, r3
 8007da4:	6878      	ldr	r0, [r7, #4]
 8007da6:	f001 fc5b 	bl	8009660 <USBH_LL_GetURBState>
 8007daa:	4603      	mov	r3, r0
 8007dac:	73bb      	strb	r3, [r7, #14]

    if  ( URB_Status == USBH_URB_DONE)
 8007dae:	7bbb      	ldrb	r3, [r7, #14]
 8007db0:	2b01      	cmp	r3, #1
 8007db2:	d105      	bne.n	8007dc0 <USBH_HandleControl+0x1f4>
    { /* Control transfers completed, Exit the State Machine */
      phost->Control.state = CTRL_COMPLETE;
 8007db4:	687b      	ldr	r3, [r7, #4]
 8007db6:	220d      	movs	r2, #13
 8007db8:	761a      	strb	r2, [r3, #24]
      status = USBH_OK;
 8007dba:	2300      	movs	r3, #0
 8007dbc:	73fb      	strb	r3, [r7, #15]
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
    }
    break;
 8007dbe:	e067      	b.n	8007e90 <USBH_HandleControl+0x2c4>
    else if (URB_Status == USBH_URB_ERROR)
 8007dc0:	7bbb      	ldrb	r3, [r7, #14]
 8007dc2:	2b04      	cmp	r3, #4
 8007dc4:	d103      	bne.n	8007dce <USBH_HandleControl+0x202>
      phost->Control.state = CTRL_ERROR;
 8007dc6:	687b      	ldr	r3, [r7, #4]
 8007dc8:	220b      	movs	r2, #11
 8007dca:	761a      	strb	r2, [r3, #24]
    break;
 8007dcc:	e060      	b.n	8007e90 <USBH_HandleControl+0x2c4>
      if(URB_Status == USBH_URB_STALL)
 8007dce:	7bbb      	ldrb	r3, [r7, #14]
 8007dd0:	2b05      	cmp	r3, #5
 8007dd2:	d15d      	bne.n	8007e90 <USBH_HandleControl+0x2c4>
        status = USBH_NOT_SUPPORTED;
 8007dd4:	2303      	movs	r3, #3
 8007dd6:	73fb      	strb	r3, [r7, #15]
    break;
 8007dd8:	e05a      	b.n	8007e90 <USBH_HandleControl+0x2c4>

  case CTRL_STATUS_OUT:
    USBH_CtlSendData (phost,
 8007dda:	687b      	ldr	r3, [r7, #4]
 8007ddc:	795a      	ldrb	r2, [r3, #5]
 8007dde:	2301      	movs	r3, #1
 8007de0:	9300      	str	r3, [sp, #0]
 8007de2:	4613      	mov	r3, r2
 8007de4:	2200      	movs	r2, #0
 8007de6:	2100      	movs	r1, #0
 8007de8:	6878      	ldr	r0, [r7, #4]
 8007dea:	f000 f873 	bl	8007ed4 <USBH_CtlSendData>
                      0U,
                      0U,
                      phost->Control.pipe_out,
                      1U);
     phost->Control.timer = (uint16_t)phost->Timer;
 8007dee:	687b      	ldr	r3, [r7, #4]
 8007df0:	f8d3 33bc 	ldr.w	r3, [r3, #956]	; 0x3bc
 8007df4:	b29a      	uxth	r2, r3
 8007df6:	687b      	ldr	r3, [r7, #4]
 8007df8:	81da      	strh	r2, [r3, #14]
    phost->Control.state = CTRL_STATUS_OUT_WAIT;
 8007dfa:	687b      	ldr	r3, [r7, #4]
 8007dfc:	220a      	movs	r2, #10
 8007dfe:	761a      	strb	r2, [r3, #24]
    break;
 8007e00:	e049      	b.n	8007e96 <USBH_HandleControl+0x2ca>

  case CTRL_STATUS_OUT_WAIT:

    URB_Status = USBH_LL_GetURBState(phost , phost->Control.pipe_out);
 8007e02:	687b      	ldr	r3, [r7, #4]
 8007e04:	795b      	ldrb	r3, [r3, #5]
 8007e06:	4619      	mov	r1, r3
 8007e08:	6878      	ldr	r0, [r7, #4]
 8007e0a:	f001 fc29 	bl	8009660 <USBH_LL_GetURBState>
 8007e0e:	4603      	mov	r3, r0
 8007e10:	73bb      	strb	r3, [r7, #14]
    if  (URB_Status == USBH_URB_DONE)
 8007e12:	7bbb      	ldrb	r3, [r7, #14]
 8007e14:	2b01      	cmp	r3, #1
 8007e16:	d105      	bne.n	8007e24 <USBH_HandleControl+0x258>
    {
      status = USBH_OK;
 8007e18:	2300      	movs	r3, #0
 8007e1a:	73fb      	strb	r3, [r7, #15]
      phost->Control.state = CTRL_COMPLETE;
 8007e1c:	687b      	ldr	r3, [r7, #4]
 8007e1e:	220d      	movs	r2, #13
 8007e20:	761a      	strb	r2, [r3, #24]
#endif
#endif
      }

    }
    break;
 8007e22:	e037      	b.n	8007e94 <USBH_HandleControl+0x2c8>
    else if  (URB_Status == USBH_URB_NOTREADY)
 8007e24:	7bbb      	ldrb	r3, [r7, #14]
 8007e26:	2b02      	cmp	r3, #2
 8007e28:	d103      	bne.n	8007e32 <USBH_HandleControl+0x266>
      phost->Control.state = CTRL_STATUS_OUT;
 8007e2a:	687b      	ldr	r3, [r7, #4]
 8007e2c:	2209      	movs	r2, #9
 8007e2e:	761a      	strb	r2, [r3, #24]
    break;
 8007e30:	e030      	b.n	8007e94 <USBH_HandleControl+0x2c8>
      if (URB_Status == USBH_URB_ERROR)
 8007e32:	7bbb      	ldrb	r3, [r7, #14]
 8007e34:	2b04      	cmp	r3, #4
 8007e36:	d12d      	bne.n	8007e94 <USBH_HandleControl+0x2c8>
        phost->Control.state = CTRL_ERROR;
 8007e38:	687b      	ldr	r3, [r7, #4]
 8007e3a:	220b      	movs	r2, #11
 8007e3c:	761a      	strb	r2, [r3, #24]
    break;
 8007e3e:	e029      	b.n	8007e94 <USBH_HandleControl+0x2c8>
    PID; i.e., recovery actions via some other pipe are not required for control
    endpoints. For the Default Control Pipe, a device reset will ultimately be
    required to clear the halt or error condition if the next Setup PID is not
    accepted.
    */
    if (++ phost->Control.errorcount <= USBH_MAX_ERROR_COUNT)
 8007e40:	687b      	ldr	r3, [r7, #4]
 8007e42:	7e5b      	ldrb	r3, [r3, #25]
 8007e44:	3301      	adds	r3, #1
 8007e46:	b2da      	uxtb	r2, r3
 8007e48:	687b      	ldr	r3, [r7, #4]
 8007e4a:	765a      	strb	r2, [r3, #25]
 8007e4c:	687b      	ldr	r3, [r7, #4]
 8007e4e:	7e5b      	ldrb	r3, [r3, #25]
 8007e50:	2b02      	cmp	r3, #2
 8007e52:	d809      	bhi.n	8007e68 <USBH_HandleControl+0x29c>
    {
      /* try to recover control */
      USBH_LL_Stop(phost);
 8007e54:	6878      	ldr	r0, [r7, #4]
 8007e56:	f001 fb16 	bl	8009486 <USBH_LL_Stop>

      /* Do the transmission again, starting from SETUP Packet */
      phost->Control.state = CTRL_SETUP;
 8007e5a:	687b      	ldr	r3, [r7, #4]
 8007e5c:	2201      	movs	r2, #1
 8007e5e:	761a      	strb	r2, [r3, #24]
      phost->RequestState = CMD_SEND;
 8007e60:	687b      	ldr	r3, [r7, #4]
 8007e62:	2201      	movs	r2, #1
 8007e64:	709a      	strb	r2, [r3, #2]
      phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
      phost->Control.errorcount = 0U;
      USBH_ErrLog("Control error");
      status = USBH_FAIL;
    }
    break;
 8007e66:	e016      	b.n	8007e96 <USBH_HandleControl+0x2ca>
      phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
 8007e68:	687b      	ldr	r3, [r7, #4]
 8007e6a:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 8007e6e:	2106      	movs	r1, #6
 8007e70:	6878      	ldr	r0, [r7, #4]
 8007e72:	4798      	blx	r3
      phost->Control.errorcount = 0U;
 8007e74:	687b      	ldr	r3, [r7, #4]
 8007e76:	2200      	movs	r2, #0
 8007e78:	765a      	strb	r2, [r3, #25]
      status = USBH_FAIL;
 8007e7a:	2302      	movs	r3, #2
 8007e7c:	73fb      	strb	r3, [r7, #15]
    break;
 8007e7e:	e00a      	b.n	8007e96 <USBH_HandleControl+0x2ca>

  default:
    break;
 8007e80:	bf00      	nop
 8007e82:	e008      	b.n	8007e96 <USBH_HandleControl+0x2ca>
    break;
 8007e84:	bf00      	nop
 8007e86:	e006      	b.n	8007e96 <USBH_HandleControl+0x2ca>
    break;
 8007e88:	bf00      	nop
 8007e8a:	e004      	b.n	8007e96 <USBH_HandleControl+0x2ca>
    break;
 8007e8c:	bf00      	nop
 8007e8e:	e002      	b.n	8007e96 <USBH_HandleControl+0x2ca>
    break;
 8007e90:	bf00      	nop
 8007e92:	e000      	b.n	8007e96 <USBH_HandleControl+0x2ca>
    break;
 8007e94:	bf00      	nop
  }
  return status;
 8007e96:	7bfb      	ldrb	r3, [r7, #15]
}
 8007e98:	4618      	mov	r0, r3
 8007e9a:	3710      	adds	r7, #16
 8007e9c:	46bd      	mov	sp, r7
 8007e9e:	bd80      	pop	{r7, pc}

08007ea0 <USBH_CtlSendSetup>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlSendSetup (USBH_HandleTypeDef *phost,
                                uint8_t *buff,
                                uint8_t pipe_num)
{
 8007ea0:	b580      	push	{r7, lr}
 8007ea2:	b088      	sub	sp, #32
 8007ea4:	af04      	add	r7, sp, #16
 8007ea6:	60f8      	str	r0, [r7, #12]
 8007ea8:	60b9      	str	r1, [r7, #8]
 8007eaa:	4613      	mov	r3, r2
 8007eac:	71fb      	strb	r3, [r7, #7]

  USBH_LL_SubmitURB (phost,                     /* Driver handle    */
 8007eae:	79f9      	ldrb	r1, [r7, #7]
 8007eb0:	2300      	movs	r3, #0
 8007eb2:	9303      	str	r3, [sp, #12]
 8007eb4:	2308      	movs	r3, #8
 8007eb6:	9302      	str	r3, [sp, #8]
 8007eb8:	68bb      	ldr	r3, [r7, #8]
 8007eba:	9301      	str	r3, [sp, #4]
 8007ebc:	2300      	movs	r3, #0
 8007ebe:	9300      	str	r3, [sp, #0]
 8007ec0:	2300      	movs	r3, #0
 8007ec2:	2200      	movs	r2, #0
 8007ec4:	68f8      	ldr	r0, [r7, #12]
 8007ec6:	f001 fb9a 	bl	80095fe <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_SETUP,       /* Type setup       */
                          buff,                 /* data buffer      */
                          USBH_SETUP_PKT_SIZE,  /* data length      */
                          0U);
  return USBH_OK;
 8007eca:	2300      	movs	r3, #0
}
 8007ecc:	4618      	mov	r0, r3
 8007ece:	3710      	adds	r7, #16
 8007ed0:	46bd      	mov	sp, r7
 8007ed2:	bd80      	pop	{r7, pc}

08007ed4 <USBH_CtlSendData>:
USBH_StatusTypeDef USBH_CtlSendData (USBH_HandleTypeDef *phost,
                                uint8_t *buff,
                                uint16_t length,
                                uint8_t pipe_num,
                                uint8_t do_ping )
{
 8007ed4:	b580      	push	{r7, lr}
 8007ed6:	b088      	sub	sp, #32
 8007ed8:	af04      	add	r7, sp, #16
 8007eda:	60f8      	str	r0, [r7, #12]
 8007edc:	60b9      	str	r1, [r7, #8]
 8007ede:	4611      	mov	r1, r2
 8007ee0:	461a      	mov	r2, r3
 8007ee2:	460b      	mov	r3, r1
 8007ee4:	80fb      	strh	r3, [r7, #6]
 8007ee6:	4613      	mov	r3, r2
 8007ee8:	717b      	strb	r3, [r7, #5]
  if(phost->device.speed != USBH_SPEED_HIGH)
 8007eea:	68fb      	ldr	r3, [r7, #12]
 8007eec:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 8007ef0:	2b00      	cmp	r3, #0
 8007ef2:	d001      	beq.n	8007ef8 <USBH_CtlSendData+0x24>
  {
    do_ping = 0U;
 8007ef4:	2300      	movs	r3, #0
 8007ef6:	763b      	strb	r3, [r7, #24]
  }

  USBH_LL_SubmitURB (phost,                     /* Driver handle    */
 8007ef8:	7979      	ldrb	r1, [r7, #5]
 8007efa:	7e3b      	ldrb	r3, [r7, #24]
 8007efc:	9303      	str	r3, [sp, #12]
 8007efe:	88fb      	ldrh	r3, [r7, #6]
 8007f00:	9302      	str	r3, [sp, #8]
 8007f02:	68bb      	ldr	r3, [r7, #8]
 8007f04:	9301      	str	r3, [sp, #4]
 8007f06:	2301      	movs	r3, #1
 8007f08:	9300      	str	r3, [sp, #0]
 8007f0a:	2300      	movs	r3, #0
 8007f0c:	2200      	movs	r2, #0
 8007f0e:	68f8      	ldr	r0, [r7, #12]
 8007f10:	f001 fb75 	bl	80095fe <USBH_LL_SubmitURB>
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/

  return USBH_OK;
 8007f14:	2300      	movs	r3, #0
}
 8007f16:	4618      	mov	r0, r3
 8007f18:	3710      	adds	r7, #16
 8007f1a:	46bd      	mov	sp, r7
 8007f1c:	bd80      	pop	{r7, pc}

08007f1e <USBH_CtlReceiveData>:
  */
USBH_StatusTypeDef USBH_CtlReceiveData(USBH_HandleTypeDef *phost,
                                uint8_t* buff,
                                uint16_t length,
                                uint8_t pipe_num)
{
 8007f1e:	b580      	push	{r7, lr}
 8007f20:	b088      	sub	sp, #32
 8007f22:	af04      	add	r7, sp, #16
 8007f24:	60f8      	str	r0, [r7, #12]
 8007f26:	60b9      	str	r1, [r7, #8]
 8007f28:	4611      	mov	r1, r2
 8007f2a:	461a      	mov	r2, r3
 8007f2c:	460b      	mov	r3, r1
 8007f2e:	80fb      	strh	r3, [r7, #6]
 8007f30:	4613      	mov	r3, r2
 8007f32:	717b      	strb	r3, [r7, #5]
  USBH_LL_SubmitURB (phost,                     /* Driver handle    */
 8007f34:	7979      	ldrb	r1, [r7, #5]
 8007f36:	2300      	movs	r3, #0
 8007f38:	9303      	str	r3, [sp, #12]
 8007f3a:	88fb      	ldrh	r3, [r7, #6]
 8007f3c:	9302      	str	r3, [sp, #8]
 8007f3e:	68bb      	ldr	r3, [r7, #8]
 8007f40:	9301      	str	r3, [sp, #4]
 8007f42:	2301      	movs	r3, #1
 8007f44:	9300      	str	r3, [sp, #0]
 8007f46:	2300      	movs	r3, #0
 8007f48:	2201      	movs	r2, #1
 8007f4a:	68f8      	ldr	r0, [r7, #12]
 8007f4c:	f001 fb57 	bl	80095fe <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 8007f50:	2300      	movs	r3, #0

}
 8007f52:	4618      	mov	r0, r3
 8007f54:	3710      	adds	r7, #16
 8007f56:	46bd      	mov	sp, r7
 8007f58:	bd80      	pop	{r7, pc}

08007f5a <USBH_BulkSendData>:
USBH_StatusTypeDef USBH_BulkSendData (USBH_HandleTypeDef *phost,
                                uint8_t *buff,
                                uint16_t length,
                                uint8_t pipe_num,
                                uint8_t do_ping)
{
 8007f5a:	b580      	push	{r7, lr}
 8007f5c:	b088      	sub	sp, #32
 8007f5e:	af04      	add	r7, sp, #16
 8007f60:	60f8      	str	r0, [r7, #12]
 8007f62:	60b9      	str	r1, [r7, #8]
 8007f64:	4611      	mov	r1, r2
 8007f66:	461a      	mov	r2, r3
 8007f68:	460b      	mov	r3, r1
 8007f6a:	80fb      	strh	r3, [r7, #6]
 8007f6c:	4613      	mov	r3, r2
 8007f6e:	717b      	strb	r3, [r7, #5]
  if(phost->device.speed != USBH_SPEED_HIGH)
 8007f70:	68fb      	ldr	r3, [r7, #12]
 8007f72:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 8007f76:	2b00      	cmp	r3, #0
 8007f78:	d001      	beq.n	8007f7e <USBH_BulkSendData+0x24>
  {
    do_ping = 0U;
 8007f7a:	2300      	movs	r3, #0
 8007f7c:	763b      	strb	r3, [r7, #24]
  }

  USBH_LL_SubmitURB (phost,                     /* Driver handle    */
 8007f7e:	7979      	ldrb	r1, [r7, #5]
 8007f80:	7e3b      	ldrb	r3, [r7, #24]
 8007f82:	9303      	str	r3, [sp, #12]
 8007f84:	88fb      	ldrh	r3, [r7, #6]
 8007f86:	9302      	str	r3, [sp, #8]
 8007f88:	68bb      	ldr	r3, [r7, #8]
 8007f8a:	9301      	str	r3, [sp, #4]
 8007f8c:	2301      	movs	r3, #1
 8007f8e:	9300      	str	r3, [sp, #0]
 8007f90:	2302      	movs	r3, #2
 8007f92:	2200      	movs	r2, #0
 8007f94:	68f8      	ldr	r0, [r7, #12]
 8007f96:	f001 fb32 	bl	80095fe <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/
  return USBH_OK;
 8007f9a:	2300      	movs	r3, #0
}
 8007f9c:	4618      	mov	r0, r3
 8007f9e:	3710      	adds	r7, #16
 8007fa0:	46bd      	mov	sp, r7
 8007fa2:	bd80      	pop	{r7, pc}

08007fa4 <USBH_BulkReceiveData>:
  */
USBH_StatusTypeDef USBH_BulkReceiveData(USBH_HandleTypeDef *phost,
                                uint8_t *buff,
                                uint16_t length,
                                uint8_t pipe_num)
{
 8007fa4:	b580      	push	{r7, lr}
 8007fa6:	b088      	sub	sp, #32
 8007fa8:	af04      	add	r7, sp, #16
 8007faa:	60f8      	str	r0, [r7, #12]
 8007fac:	60b9      	str	r1, [r7, #8]
 8007fae:	4611      	mov	r1, r2
 8007fb0:	461a      	mov	r2, r3
 8007fb2:	460b      	mov	r3, r1
 8007fb4:	80fb      	strh	r3, [r7, #6]
 8007fb6:	4613      	mov	r3, r2
 8007fb8:	717b      	strb	r3, [r7, #5]
  USBH_LL_SubmitURB (phost,                     /* Driver handle    */
 8007fba:	7979      	ldrb	r1, [r7, #5]
 8007fbc:	2300      	movs	r3, #0
 8007fbe:	9303      	str	r3, [sp, #12]
 8007fc0:	88fb      	ldrh	r3, [r7, #6]
 8007fc2:	9302      	str	r3, [sp, #8]
 8007fc4:	68bb      	ldr	r3, [r7, #8]
 8007fc6:	9301      	str	r3, [sp, #4]
 8007fc8:	2301      	movs	r3, #1
 8007fca:	9300      	str	r3, [sp, #0]
 8007fcc:	2302      	movs	r3, #2
 8007fce:	2201      	movs	r2, #1
 8007fd0:	68f8      	ldr	r0, [r7, #12]
 8007fd2:	f001 fb14 	bl	80095fe <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 8007fd6:	2300      	movs	r3, #0
}
 8007fd8:	4618      	mov	r0, r3
 8007fda:	3710      	adds	r7, #16
 8007fdc:	46bd      	mov	sp, r7
 8007fde:	bd80      	pop	{r7, pc}

08007fe0 <USBH_OpenPipe>:
                            uint8_t epnum,
                            uint8_t dev_address,
                            uint8_t speed,
                            uint8_t ep_type,
                            uint16_t mps)
{
 8007fe0:	b580      	push	{r7, lr}
 8007fe2:	b086      	sub	sp, #24
 8007fe4:	af04      	add	r7, sp, #16
 8007fe6:	6078      	str	r0, [r7, #4]
 8007fe8:	4608      	mov	r0, r1
 8007fea:	4611      	mov	r1, r2
 8007fec:	461a      	mov	r2, r3
 8007fee:	4603      	mov	r3, r0
 8007ff0:	70fb      	strb	r3, [r7, #3]
 8007ff2:	460b      	mov	r3, r1
 8007ff4:	70bb      	strb	r3, [r7, #2]
 8007ff6:	4613      	mov	r3, r2
 8007ff8:	707b      	strb	r3, [r7, #1]

  USBH_LL_OpenPipe(phost,
 8007ffa:	7878      	ldrb	r0, [r7, #1]
 8007ffc:	78ba      	ldrb	r2, [r7, #2]
 8007ffe:	78f9      	ldrb	r1, [r7, #3]
 8008000:	8b3b      	ldrh	r3, [r7, #24]
 8008002:	9302      	str	r3, [sp, #8]
 8008004:	7d3b      	ldrb	r3, [r7, #20]
 8008006:	9301      	str	r3, [sp, #4]
 8008008:	7c3b      	ldrb	r3, [r7, #16]
 800800a:	9300      	str	r3, [sp, #0]
 800800c:	4603      	mov	r3, r0
 800800e:	6878      	ldr	r0, [r7, #4]
 8008010:	f001 faa7 	bl	8009562 <USBH_LL_OpenPipe>
                        dev_address,
                        speed,
                        ep_type,
                        mps);

  return USBH_OK;
 8008014:	2300      	movs	r3, #0

}
 8008016:	4618      	mov	r0, r3
 8008018:	3708      	adds	r7, #8
 800801a:	46bd      	mov	sp, r7
 800801c:	bd80      	pop	{r7, pc}

0800801e <USBH_ClosePipe>:
  * @param  pipe_num: Pipe Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClosePipe  (USBH_HandleTypeDef *phost,
                            uint8_t pipe_num)
{
 800801e:	b580      	push	{r7, lr}
 8008020:	b082      	sub	sp, #8
 8008022:	af00      	add	r7, sp, #0
 8008024:	6078      	str	r0, [r7, #4]
 8008026:	460b      	mov	r3, r1
 8008028:	70fb      	strb	r3, [r7, #3]

  USBH_LL_ClosePipe(phost, pipe_num);
 800802a:	78fb      	ldrb	r3, [r7, #3]
 800802c:	4619      	mov	r1, r3
 800802e:	6878      	ldr	r0, [r7, #4]
 8008030:	f001 fac6 	bl	80095c0 <USBH_LL_ClosePipe>

  return USBH_OK;
 8008034:	2300      	movs	r3, #0

}
 8008036:	4618      	mov	r0, r3
 8008038:	3708      	adds	r7, #8
 800803a:	46bd      	mov	sp, r7
 800803c:	bd80      	pop	{r7, pc}

0800803e <USBH_AllocPipe>:
  * @param  phost: Host Handle
  * @param  ep_addr: End point for which the Pipe to be allocated
  * @retval Pipe number
  */
uint8_t USBH_AllocPipe  (USBH_HandleTypeDef *phost, uint8_t ep_addr)
{
 800803e:	b580      	push	{r7, lr}
 8008040:	b084      	sub	sp, #16
 8008042:	af00      	add	r7, sp, #0
 8008044:	6078      	str	r0, [r7, #4]
 8008046:	460b      	mov	r3, r1
 8008048:	70fb      	strb	r3, [r7, #3]
  uint16_t pipe;

  pipe =  USBH_GetFreePipe(phost);
 800804a:	6878      	ldr	r0, [r7, #4]
 800804c:	f000 f831 	bl	80080b2 <USBH_GetFreePipe>
 8008050:	4603      	mov	r3, r0
 8008052:	81fb      	strh	r3, [r7, #14]

  if (pipe != 0xFFFFU)
 8008054:	89fb      	ldrh	r3, [r7, #14]
 8008056:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800805a:	4293      	cmp	r3, r2
 800805c:	d007      	beq.n	800806e <USBH_AllocPipe+0x30>
  {
	phost->Pipes[pipe] = 0x8000U | ep_addr;
 800805e:	89fa      	ldrh	r2, [r7, #14]
 8008060:	78fb      	ldrb	r3, [r7, #3]
 8008062:	f443 4100 	orr.w	r1, r3, #32768	; 0x8000
 8008066:	687b      	ldr	r3, [r7, #4]
 8008068:	32e0      	adds	r2, #224	; 0xe0
 800806a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }
  return (uint8_t)pipe;
 800806e:	89fb      	ldrh	r3, [r7, #14]
 8008070:	b2db      	uxtb	r3, r3
}
 8008072:	4618      	mov	r0, r3
 8008074:	3710      	adds	r7, #16
 8008076:	46bd      	mov	sp, r7
 8008078:	bd80      	pop	{r7, pc}

0800807a <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe  (USBH_HandleTypeDef *phost, uint8_t idx)
{
 800807a:	b480      	push	{r7}
 800807c:	b083      	sub	sp, #12
 800807e:	af00      	add	r7, sp, #0
 8008080:	6078      	str	r0, [r7, #4]
 8008082:	460b      	mov	r3, r1
 8008084:	70fb      	strb	r3, [r7, #3]
   if(idx < 11U)
 8008086:	78fb      	ldrb	r3, [r7, #3]
 8008088:	2b0a      	cmp	r3, #10
 800808a:	d80b      	bhi.n	80080a4 <USBH_FreePipe+0x2a>
   {
	 phost->Pipes[idx] &= 0x7FFFU;
 800808c:	78fa      	ldrb	r2, [r7, #3]
 800808e:	78f9      	ldrb	r1, [r7, #3]
 8008090:	687b      	ldr	r3, [r7, #4]
 8008092:	31e0      	adds	r1, #224	; 0xe0
 8008094:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8008098:	f3c3 010e 	ubfx	r1, r3, #0, #15
 800809c:	687b      	ldr	r3, [r7, #4]
 800809e:	32e0      	adds	r2, #224	; 0xe0
 80080a0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
   }
   return USBH_OK;
 80080a4:	2300      	movs	r3, #0
}
 80080a6:	4618      	mov	r0, r3
 80080a8:	370c      	adds	r7, #12
 80080aa:	46bd      	mov	sp, r7
 80080ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080b0:	4770      	bx	lr

080080b2 <USBH_GetFreePipe>:
  * @param  phost: Host Handle
  *         Get a free Pipe number for allocation to a device endpoint
  * @retval idx: Free Pipe number
  */
static uint16_t USBH_GetFreePipe (USBH_HandleTypeDef *phost)
{
 80080b2:	b480      	push	{r7}
 80080b4:	b085      	sub	sp, #20
 80080b6:	af00      	add	r7, sp, #0
 80080b8:	6078      	str	r0, [r7, #4]
  uint8_t idx = 0U;
 80080ba:	2300      	movs	r3, #0
 80080bc:	73fb      	strb	r3, [r7, #15]

  for (idx = 0U ; idx < 11U ; idx++)
 80080be:	2300      	movs	r3, #0
 80080c0:	73fb      	strb	r3, [r7, #15]
 80080c2:	e00e      	b.n	80080e2 <USBH_GetFreePipe+0x30>
  {
	if ((phost->Pipes[idx] & 0x8000U) == 0U)
 80080c4:	7bfa      	ldrb	r2, [r7, #15]
 80080c6:	687b      	ldr	r3, [r7, #4]
 80080c8:	32e0      	adds	r2, #224	; 0xe0
 80080ca:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80080ce:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80080d2:	2b00      	cmp	r3, #0
 80080d4:	d102      	bne.n	80080dc <USBH_GetFreePipe+0x2a>
	{
	   return (uint16_t)idx;
 80080d6:	7bfb      	ldrb	r3, [r7, #15]
 80080d8:	b29b      	uxth	r3, r3
 80080da:	e007      	b.n	80080ec <USBH_GetFreePipe+0x3a>
  for (idx = 0U ; idx < 11U ; idx++)
 80080dc:	7bfb      	ldrb	r3, [r7, #15]
 80080de:	3301      	adds	r3, #1
 80080e0:	73fb      	strb	r3, [r7, #15]
 80080e2:	7bfb      	ldrb	r3, [r7, #15]
 80080e4:	2b0a      	cmp	r3, #10
 80080e6:	d9ed      	bls.n	80080c4 <USBH_GetFreePipe+0x12>
	}
  }
  return 0xFFFFU;
 80080e8:	f64f 73ff 	movw	r3, #65535	; 0xffff
}
 80080ec:	4618      	mov	r0, r3
 80080ee:	3714      	adds	r7, #20
 80080f0:	46bd      	mov	sp, r7
 80080f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080f6:	4770      	bx	lr

080080f8 <MX_GPIO_Init>:
        * EVENT_OUT
        * EXTI
     PB10   ------> I2S2_CK
*/
void MX_GPIO_Init(void)
{
 80080f8:	b580      	push	{r7, lr}
 80080fa:	b08c      	sub	sp, #48	; 0x30
 80080fc:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80080fe:	f107 031c 	add.w	r3, r7, #28
 8008102:	2200      	movs	r2, #0
 8008104:	601a      	str	r2, [r3, #0]
 8008106:	605a      	str	r2, [r3, #4]
 8008108:	609a      	str	r2, [r3, #8]
 800810a:	60da      	str	r2, [r3, #12]
 800810c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800810e:	2300      	movs	r3, #0
 8008110:	61bb      	str	r3, [r7, #24]
 8008112:	4a6b      	ldr	r2, [pc, #428]	; (80082c0 <MX_GPIO_Init+0x1c8>)
 8008114:	4b6a      	ldr	r3, [pc, #424]	; (80082c0 <MX_GPIO_Init+0x1c8>)
 8008116:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008118:	f043 0310 	orr.w	r3, r3, #16
 800811c:	6313      	str	r3, [r2, #48]	; 0x30
 800811e:	4b68      	ldr	r3, [pc, #416]	; (80082c0 <MX_GPIO_Init+0x1c8>)
 8008120:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008122:	f003 0310 	and.w	r3, r3, #16
 8008126:	61bb      	str	r3, [r7, #24]
 8008128:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800812a:	2300      	movs	r3, #0
 800812c:	617b      	str	r3, [r7, #20]
 800812e:	4a64      	ldr	r2, [pc, #400]	; (80082c0 <MX_GPIO_Init+0x1c8>)
 8008130:	4b63      	ldr	r3, [pc, #396]	; (80082c0 <MX_GPIO_Init+0x1c8>)
 8008132:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008134:	f043 0304 	orr.w	r3, r3, #4
 8008138:	6313      	str	r3, [r2, #48]	; 0x30
 800813a:	4b61      	ldr	r3, [pc, #388]	; (80082c0 <MX_GPIO_Init+0x1c8>)
 800813c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800813e:	f003 0304 	and.w	r3, r3, #4
 8008142:	617b      	str	r3, [r7, #20]
 8008144:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8008146:	2300      	movs	r3, #0
 8008148:	613b      	str	r3, [r7, #16]
 800814a:	4a5d      	ldr	r2, [pc, #372]	; (80082c0 <MX_GPIO_Init+0x1c8>)
 800814c:	4b5c      	ldr	r3, [pc, #368]	; (80082c0 <MX_GPIO_Init+0x1c8>)
 800814e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008150:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008154:	6313      	str	r3, [r2, #48]	; 0x30
 8008156:	4b5a      	ldr	r3, [pc, #360]	; (80082c0 <MX_GPIO_Init+0x1c8>)
 8008158:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800815a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800815e:	613b      	str	r3, [r7, #16]
 8008160:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8008162:	2300      	movs	r3, #0
 8008164:	60fb      	str	r3, [r7, #12]
 8008166:	4a56      	ldr	r2, [pc, #344]	; (80082c0 <MX_GPIO_Init+0x1c8>)
 8008168:	4b55      	ldr	r3, [pc, #340]	; (80082c0 <MX_GPIO_Init+0x1c8>)
 800816a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800816c:	f043 0301 	orr.w	r3, r3, #1
 8008170:	6313      	str	r3, [r2, #48]	; 0x30
 8008172:	4b53      	ldr	r3, [pc, #332]	; (80082c0 <MX_GPIO_Init+0x1c8>)
 8008174:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008176:	f003 0301 	and.w	r3, r3, #1
 800817a:	60fb      	str	r3, [r7, #12]
 800817c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800817e:	2300      	movs	r3, #0
 8008180:	60bb      	str	r3, [r7, #8]
 8008182:	4a4f      	ldr	r2, [pc, #316]	; (80082c0 <MX_GPIO_Init+0x1c8>)
 8008184:	4b4e      	ldr	r3, [pc, #312]	; (80082c0 <MX_GPIO_Init+0x1c8>)
 8008186:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008188:	f043 0302 	orr.w	r3, r3, #2
 800818c:	6313      	str	r3, [r2, #48]	; 0x30
 800818e:	4b4c      	ldr	r3, [pc, #304]	; (80082c0 <MX_GPIO_Init+0x1c8>)
 8008190:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008192:	f003 0302 	and.w	r3, r3, #2
 8008196:	60bb      	str	r3, [r7, #8]
 8008198:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800819a:	2300      	movs	r3, #0
 800819c:	607b      	str	r3, [r7, #4]
 800819e:	4a48      	ldr	r2, [pc, #288]	; (80082c0 <MX_GPIO_Init+0x1c8>)
 80081a0:	4b47      	ldr	r3, [pc, #284]	; (80082c0 <MX_GPIO_Init+0x1c8>)
 80081a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80081a4:	f043 0308 	orr.w	r3, r3, #8
 80081a8:	6313      	str	r3, [r2, #48]	; 0x30
 80081aa:	4b45      	ldr	r3, [pc, #276]	; (80082c0 <MX_GPIO_Init+0x1c8>)
 80081ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80081ae:	f003 0308 	and.w	r3, r3, #8
 80081b2:	607b      	str	r3, [r7, #4]
 80081b4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 80081b6:	2200      	movs	r2, #0
 80081b8:	2108      	movs	r1, #8
 80081ba:	4842      	ldr	r0, [pc, #264]	; (80082c4 <MX_GPIO_Init+0x1cc>)
 80081bc:	f7f8 fcec 	bl	8000b98 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 80081c0:	2201      	movs	r2, #1
 80081c2:	2101      	movs	r1, #1
 80081c4:	4840      	ldr	r0, [pc, #256]	; (80082c8 <MX_GPIO_Init+0x1d0>)
 80081c6:	f7f8 fce7 	bl	8000b98 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_3, GPIO_PIN_RESET);
 80081ca:	2200      	movs	r2, #0
 80081cc:	2108      	movs	r1, #8
 80081ce:	483e      	ldr	r0, [pc, #248]	; (80082c8 <MX_GPIO_Init+0x1d0>)
 80081d0:	f7f8 fce2 	bl	8000b98 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 80081d4:	2200      	movs	r2, #0
 80081d6:	f24f 0110 	movw	r1, #61456	; 0xf010
 80081da:	483c      	ldr	r0, [pc, #240]	; (80082cc <MX_GPIO_Init+0x1d4>)
 80081dc:	f7f8 fcdc 	bl	8000b98 <HAL_GPIO_WritePin>
                          |Audio_RST_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin;
 80081e0:	2308      	movs	r3, #8
 80081e2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80081e4:	2301      	movs	r3, #1
 80081e6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80081e8:	2300      	movs	r3, #0
 80081ea:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80081ec:	2300      	movs	r3, #0
 80081ee:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);
 80081f0:	f107 031c 	add.w	r3, r7, #28
 80081f4:	4619      	mov	r1, r3
 80081f6:	4833      	ldr	r0, [pc, #204]	; (80082c4 <MX_GPIO_Init+0x1cc>)
 80081f8:	f7f8 fb34 	bl	8000864 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PC3 */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin|GPIO_PIN_3;
 80081fc:	2309      	movs	r3, #9
 80081fe:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8008200:	2301      	movs	r3, #1
 8008202:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008204:	2300      	movs	r3, #0
 8008206:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8008208:	2300      	movs	r3, #0
 800820a:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800820c:	f107 031c 	add.w	r3, r7, #28
 8008210:	4619      	mov	r1, r3
 8008212:	482d      	ldr	r0, [pc, #180]	; (80082c8 <MX_GPIO_Init+0x1d0>)
 8008214:	f7f8 fb26 	bl	8000864 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 8008218:	2302      	movs	r3, #2
 800821a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 800821c:	4b2c      	ldr	r3, [pc, #176]	; (80082d0 <MX_GPIO_Init+0x1d8>)
 800821e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008220:	2300      	movs	r3, #0
 8008222:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8008224:	f107 031c 	add.w	r3, r7, #28
 8008228:	4619      	mov	r1, r3
 800822a:	4827      	ldr	r0, [pc, #156]	; (80082c8 <MX_GPIO_Init+0x1d0>)
 800822c:	f7f8 fb1a 	bl	8000864 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 8008230:	2301      	movs	r3, #1
 8008232:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8008234:	4b27      	ldr	r3, [pc, #156]	; (80082d4 <MX_GPIO_Init+0x1dc>)
 8008236:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008238:	2300      	movs	r3, #0
 800823a:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800823c:	f107 031c 	add.w	r3, r7, #28
 8008240:	4619      	mov	r1, r3
 8008242:	4825      	ldr	r0, [pc, #148]	; (80082d8 <MX_GPIO_Init+0x1e0>)
 8008244:	f7f8 fb0e 	bl	8000864 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 8008248:	2304      	movs	r3, #4
 800824a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800824c:	2300      	movs	r3, #0
 800824e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008250:	2300      	movs	r3, #0
 8008252:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 8008254:	f107 031c 	add.w	r3, r7, #28
 8008258:	4619      	mov	r1, r3
 800825a:	4820      	ldr	r0, [pc, #128]	; (80082dc <MX_GPIO_Init+0x1e4>)
 800825c:	f7f8 fb02 	bl	8000864 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = CLK_IN_Pin;
 8008260:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008264:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008266:	2302      	movs	r3, #2
 8008268:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800826a:	2300      	movs	r3, #0
 800826c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800826e:	2300      	movs	r3, #0
 8008270:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8008272:	2305      	movs	r3, #5
 8008274:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(CLK_IN_GPIO_Port, &GPIO_InitStruct);
 8008276:	f107 031c 	add.w	r3, r7, #28
 800827a:	4619      	mov	r1, r3
 800827c:	4817      	ldr	r0, [pc, #92]	; (80082dc <MX_GPIO_Init+0x1e4>)
 800827e:	f7f8 faf1 	bl	8000864 <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin PDPin PDPin
                           PDPin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 8008282:	f24f 0310 	movw	r3, #61456	; 0xf010
 8008286:	61fb      	str	r3, [r7, #28]
                          |Audio_RST_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8008288:	2301      	movs	r3, #1
 800828a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800828c:	2300      	movs	r3, #0
 800828e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8008290:	2300      	movs	r3, #0
 8008292:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8008294:	f107 031c 	add.w	r3, r7, #28
 8008298:	4619      	mov	r1, r3
 800829a:	480c      	ldr	r0, [pc, #48]	; (80082cc <MX_GPIO_Init+0x1d4>)
 800829c:	f7f8 fae2 	bl	8000864 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 80082a0:	2320      	movs	r3, #32
 80082a2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80082a4:	2300      	movs	r3, #0
 80082a6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80082a8:	2300      	movs	r3, #0
 80082aa:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 80082ac:	f107 031c 	add.w	r3, r7, #28
 80082b0:	4619      	mov	r1, r3
 80082b2:	4806      	ldr	r0, [pc, #24]	; (80082cc <MX_GPIO_Init+0x1d4>)
 80082b4:	f7f8 fad6 	bl	8000864 <HAL_GPIO_Init>

}
 80082b8:	bf00      	nop
 80082ba:	3730      	adds	r7, #48	; 0x30
 80082bc:	46bd      	mov	sp, r7
 80082be:	bd80      	pop	{r7, pc}
 80082c0:	40023800 	.word	0x40023800
 80082c4:	40021000 	.word	0x40021000
 80082c8:	40020800 	.word	0x40020800
 80082cc:	40020c00 	.word	0x40020c00
 80082d0:	10310000 	.word	0x10310000
 80082d4:	10120000 	.word	0x10120000
 80082d8:	40020000 	.word	0x40020000
 80082dc:	40020400 	.word	0x40020400

080082e0 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 80082e0:	b580      	push	{r7, lr}
 80082e2:	af00      	add	r7, sp, #0

  hi2c1.Instance = I2C1;
 80082e4:	4b12      	ldr	r3, [pc, #72]	; (8008330 <MX_I2C1_Init+0x50>)
 80082e6:	4a13      	ldr	r2, [pc, #76]	; (8008334 <MX_I2C1_Init+0x54>)
 80082e8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80082ea:	4b11      	ldr	r3, [pc, #68]	; (8008330 <MX_I2C1_Init+0x50>)
 80082ec:	4a12      	ldr	r2, [pc, #72]	; (8008338 <MX_I2C1_Init+0x58>)
 80082ee:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80082f0:	4b0f      	ldr	r3, [pc, #60]	; (8008330 <MX_I2C1_Init+0x50>)
 80082f2:	2200      	movs	r2, #0
 80082f4:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80082f6:	4b0e      	ldr	r3, [pc, #56]	; (8008330 <MX_I2C1_Init+0x50>)
 80082f8:	2200      	movs	r2, #0
 80082fa:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80082fc:	4b0c      	ldr	r3, [pc, #48]	; (8008330 <MX_I2C1_Init+0x50>)
 80082fe:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8008302:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8008304:	4b0a      	ldr	r3, [pc, #40]	; (8008330 <MX_I2C1_Init+0x50>)
 8008306:	2200      	movs	r2, #0
 8008308:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800830a:	4b09      	ldr	r3, [pc, #36]	; (8008330 <MX_I2C1_Init+0x50>)
 800830c:	2200      	movs	r2, #0
 800830e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8008310:	4b07      	ldr	r3, [pc, #28]	; (8008330 <MX_I2C1_Init+0x50>)
 8008312:	2200      	movs	r2, #0
 8008314:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8008316:	4b06      	ldr	r3, [pc, #24]	; (8008330 <MX_I2C1_Init+0x50>)
 8008318:	2200      	movs	r2, #0
 800831a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800831c:	4804      	ldr	r0, [pc, #16]	; (8008330 <MX_I2C1_Init+0x50>)
 800831e:	f7fa f8ed 	bl	80024fc <HAL_I2C_Init>
 8008322:	4603      	mov	r3, r0
 8008324:	2b00      	cmp	r3, #0
 8008326:	d001      	beq.n	800832c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8008328:	f000 fa76 	bl	8008818 <Error_Handler>
  }

}
 800832c:	bf00      	nop
 800832e:	bd80      	pop	{r7, pc}
 8008330:	200000d0 	.word	0x200000d0
 8008334:	40005400 	.word	0x40005400
 8008338:	000186a0 	.word	0x000186a0

0800833c <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 800833c:	b580      	push	{r7, lr}
 800833e:	b08a      	sub	sp, #40	; 0x28
 8008340:	af00      	add	r7, sp, #0
 8008342:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8008344:	f107 0314 	add.w	r3, r7, #20
 8008348:	2200      	movs	r2, #0
 800834a:	601a      	str	r2, [r3, #0]
 800834c:	605a      	str	r2, [r3, #4]
 800834e:	609a      	str	r2, [r3, #8]
 8008350:	60da      	str	r2, [r3, #12]
 8008352:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8008354:	687b      	ldr	r3, [r7, #4]
 8008356:	681b      	ldr	r3, [r3, #0]
 8008358:	4a19      	ldr	r2, [pc, #100]	; (80083c0 <HAL_I2C_MspInit+0x84>)
 800835a:	4293      	cmp	r3, r2
 800835c:	d12c      	bne.n	80083b8 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800835e:	2300      	movs	r3, #0
 8008360:	613b      	str	r3, [r7, #16]
 8008362:	4a18      	ldr	r2, [pc, #96]	; (80083c4 <HAL_I2C_MspInit+0x88>)
 8008364:	4b17      	ldr	r3, [pc, #92]	; (80083c4 <HAL_I2C_MspInit+0x88>)
 8008366:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008368:	f043 0302 	orr.w	r3, r3, #2
 800836c:	6313      	str	r3, [r2, #48]	; 0x30
 800836e:	4b15      	ldr	r3, [pc, #84]	; (80083c4 <HAL_I2C_MspInit+0x88>)
 8008370:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008372:	f003 0302 	and.w	r3, r3, #2
 8008376:	613b      	str	r3, [r7, #16]
 8008378:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = Audio_SCL_Pin|Audio_SDA_Pin;
 800837a:	f44f 7310 	mov.w	r3, #576	; 0x240
 800837e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8008380:	2312      	movs	r3, #18
 8008382:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8008384:	2301      	movs	r3, #1
 8008386:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8008388:	2300      	movs	r3, #0
 800838a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800838c:	2304      	movs	r3, #4
 800838e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8008390:	f107 0314 	add.w	r3, r7, #20
 8008394:	4619      	mov	r1, r3
 8008396:	480c      	ldr	r0, [pc, #48]	; (80083c8 <HAL_I2C_MspInit+0x8c>)
 8008398:	f7f8 fa64 	bl	8000864 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800839c:	2300      	movs	r3, #0
 800839e:	60fb      	str	r3, [r7, #12]
 80083a0:	4a08      	ldr	r2, [pc, #32]	; (80083c4 <HAL_I2C_MspInit+0x88>)
 80083a2:	4b08      	ldr	r3, [pc, #32]	; (80083c4 <HAL_I2C_MspInit+0x88>)
 80083a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80083a6:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80083aa:	6413      	str	r3, [r2, #64]	; 0x40
 80083ac:	4b05      	ldr	r3, [pc, #20]	; (80083c4 <HAL_I2C_MspInit+0x88>)
 80083ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80083b0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80083b4:	60fb      	str	r3, [r7, #12]
 80083b6:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 80083b8:	bf00      	nop
 80083ba:	3728      	adds	r7, #40	; 0x28
 80083bc:	46bd      	mov	sp, r7
 80083be:	bd80      	pop	{r7, pc}
 80083c0:	40005400 	.word	0x40005400
 80083c4:	40023800 	.word	0x40023800
 80083c8:	40020400 	.word	0x40020400

080083cc <MX_I2S3_Init>:

I2S_HandleTypeDef hi2s3;

/* I2S3 init function */
void MX_I2S3_Init(void)
{
 80083cc:	b580      	push	{r7, lr}
 80083ce:	af00      	add	r7, sp, #0

  hi2s3.Instance = SPI3;
 80083d0:	4b13      	ldr	r3, [pc, #76]	; (8008420 <MX_I2S3_Init+0x54>)
 80083d2:	4a14      	ldr	r2, [pc, #80]	; (8008424 <MX_I2S3_Init+0x58>)
 80083d4:	601a      	str	r2, [r3, #0]
  hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 80083d6:	4b12      	ldr	r3, [pc, #72]	; (8008420 <MX_I2S3_Init+0x54>)
 80083d8:	f44f 7200 	mov.w	r2, #512	; 0x200
 80083dc:	605a      	str	r2, [r3, #4]
  hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 80083de:	4b10      	ldr	r3, [pc, #64]	; (8008420 <MX_I2S3_Init+0x54>)
 80083e0:	2200      	movs	r2, #0
 80083e2:	609a      	str	r2, [r3, #8]
  hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
 80083e4:	4b0e      	ldr	r3, [pc, #56]	; (8008420 <MX_I2S3_Init+0x54>)
 80083e6:	2200      	movs	r2, #0
 80083e8:	60da      	str	r2, [r3, #12]
  hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 80083ea:	4b0d      	ldr	r3, [pc, #52]	; (8008420 <MX_I2S3_Init+0x54>)
 80083ec:	f44f 7200 	mov.w	r2, #512	; 0x200
 80083f0:	611a      	str	r2, [r3, #16]
  hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_96K;
 80083f2:	4b0b      	ldr	r3, [pc, #44]	; (8008420 <MX_I2S3_Init+0x54>)
 80083f4:	4a0c      	ldr	r2, [pc, #48]	; (8008428 <MX_I2S3_Init+0x5c>)
 80083f6:	615a      	str	r2, [r3, #20]
  hi2s3.Init.CPOL = I2S_CPOL_LOW;
 80083f8:	4b09      	ldr	r3, [pc, #36]	; (8008420 <MX_I2S3_Init+0x54>)
 80083fa:	2200      	movs	r2, #0
 80083fc:	619a      	str	r2, [r3, #24]
  hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 80083fe:	4b08      	ldr	r3, [pc, #32]	; (8008420 <MX_I2S3_Init+0x54>)
 8008400:	2200      	movs	r2, #0
 8008402:	61da      	str	r2, [r3, #28]
  hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 8008404:	4b06      	ldr	r3, [pc, #24]	; (8008420 <MX_I2S3_Init+0x54>)
 8008406:	2200      	movs	r2, #0
 8008408:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 800840a:	4805      	ldr	r0, [pc, #20]	; (8008420 <MX_I2S3_Init+0x54>)
 800840c:	f7fa f9ae 	bl	800276c <HAL_I2S_Init>
 8008410:	4603      	mov	r3, r0
 8008412:	2b00      	cmp	r3, #0
 8008414:	d001      	beq.n	800841a <MX_I2S3_Init+0x4e>
  {
    Error_Handler();
 8008416:	f000 f9ff 	bl	8008818 <Error_Handler>
  }

}
 800841a:	bf00      	nop
 800841c:	bd80      	pop	{r7, pc}
 800841e:	bf00      	nop
 8008420:	20000124 	.word	0x20000124
 8008424:	40003c00 	.word	0x40003c00
 8008428:	00017700 	.word	0x00017700

0800842c <HAL_I2S_MspInit>:

void HAL_I2S_MspInit(I2S_HandleTypeDef* i2sHandle)
{
 800842c:	b580      	push	{r7, lr}
 800842e:	b08a      	sub	sp, #40	; 0x28
 8008430:	af00      	add	r7, sp, #0
 8008432:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8008434:	f107 0314 	add.w	r3, r7, #20
 8008438:	2200      	movs	r2, #0
 800843a:	601a      	str	r2, [r3, #0]
 800843c:	605a      	str	r2, [r3, #4]
 800843e:	609a      	str	r2, [r3, #8]
 8008440:	60da      	str	r2, [r3, #12]
 8008442:	611a      	str	r2, [r3, #16]
  if(i2sHandle->Instance==SPI3)
 8008444:	687b      	ldr	r3, [r7, #4]
 8008446:	681b      	ldr	r3, [r3, #0]
 8008448:	4a28      	ldr	r2, [pc, #160]	; (80084ec <HAL_I2S_MspInit+0xc0>)
 800844a:	4293      	cmp	r3, r2
 800844c:	d14a      	bne.n	80084e4 <HAL_I2S_MspInit+0xb8>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* I2S3 clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 800844e:	2300      	movs	r3, #0
 8008450:	613b      	str	r3, [r7, #16]
 8008452:	4a27      	ldr	r2, [pc, #156]	; (80084f0 <HAL_I2S_MspInit+0xc4>)
 8008454:	4b26      	ldr	r3, [pc, #152]	; (80084f0 <HAL_I2S_MspInit+0xc4>)
 8008456:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008458:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800845c:	6413      	str	r3, [r2, #64]	; 0x40
 800845e:	4b24      	ldr	r3, [pc, #144]	; (80084f0 <HAL_I2S_MspInit+0xc4>)
 8008460:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008462:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8008466:	613b      	str	r3, [r7, #16]
 8008468:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800846a:	2300      	movs	r3, #0
 800846c:	60fb      	str	r3, [r7, #12]
 800846e:	4a20      	ldr	r2, [pc, #128]	; (80084f0 <HAL_I2S_MspInit+0xc4>)
 8008470:	4b1f      	ldr	r3, [pc, #124]	; (80084f0 <HAL_I2S_MspInit+0xc4>)
 8008472:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008474:	f043 0301 	orr.w	r3, r3, #1
 8008478:	6313      	str	r3, [r2, #48]	; 0x30
 800847a:	4b1d      	ldr	r3, [pc, #116]	; (80084f0 <HAL_I2S_MspInit+0xc4>)
 800847c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800847e:	f003 0301 	and.w	r3, r3, #1
 8008482:	60fb      	str	r3, [r7, #12]
 8008484:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8008486:	2300      	movs	r3, #0
 8008488:	60bb      	str	r3, [r7, #8]
 800848a:	4a19      	ldr	r2, [pc, #100]	; (80084f0 <HAL_I2S_MspInit+0xc4>)
 800848c:	4b18      	ldr	r3, [pc, #96]	; (80084f0 <HAL_I2S_MspInit+0xc4>)
 800848e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008490:	f043 0304 	orr.w	r3, r3, #4
 8008494:	6313      	str	r3, [r2, #48]	; 0x30
 8008496:	4b16      	ldr	r3, [pc, #88]	; (80084f0 <HAL_I2S_MspInit+0xc4>)
 8008498:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800849a:	f003 0304 	and.w	r3, r3, #4
 800849e:	60bb      	str	r3, [r7, #8]
 80084a0:	68bb      	ldr	r3, [r7, #8]
    PA4     ------> I2S3_WS
    PC7     ------> I2S3_MCK
    PC10     ------> I2S3_CK
    PC12     ------> I2S3_SD
    */
    GPIO_InitStruct.Pin = I2S3_WS_Pin;
 80084a2:	2310      	movs	r3, #16
 80084a4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80084a6:	2302      	movs	r3, #2
 80084a8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80084aa:	2300      	movs	r3, #0
 80084ac:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80084ae:	2300      	movs	r3, #0
 80084b0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80084b2:	2306      	movs	r3, #6
 80084b4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 80084b6:	f107 0314 	add.w	r3, r7, #20
 80084ba:	4619      	mov	r1, r3
 80084bc:	480d      	ldr	r0, [pc, #52]	; (80084f4 <HAL_I2S_MspInit+0xc8>)
 80084be:	f7f8 f9d1 	bl	8000864 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin;
 80084c2:	f44f 53a4 	mov.w	r3, #5248	; 0x1480
 80084c6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80084c8:	2302      	movs	r3, #2
 80084ca:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80084cc:	2300      	movs	r3, #0
 80084ce:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80084d0:	2300      	movs	r3, #0
 80084d2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80084d4:	2306      	movs	r3, #6
 80084d6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80084d8:	f107 0314 	add.w	r3, r7, #20
 80084dc:	4619      	mov	r1, r3
 80084de:	4806      	ldr	r0, [pc, #24]	; (80084f8 <HAL_I2S_MspInit+0xcc>)
 80084e0:	f7f8 f9c0 	bl	8000864 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 80084e4:	bf00      	nop
 80084e6:	3728      	adds	r7, #40	; 0x28
 80084e8:	46bd      	mov	sp, r7
 80084ea:	bd80      	pop	{r7, pc}
 80084ec:	40003c00 	.word	0x40003c00
 80084f0:	40023800 	.word	0x40023800
 80084f4:	40020000 	.word	0x40020000
 80084f8:	40020800 	.word	0x40020800

080084fc <micros>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
uint32_t micros() {
 80084fc:	b480      	push	{r7}
 80084fe:	af00      	add	r7, sp, #0
  return (uwTick&0x3FFFFF)*1000 + (SYSTICK_LOAD-SysTick->VAL)/SYS_CLOCK;
 8008500:	4b0b      	ldr	r3, [pc, #44]	; (8008530 <micros+0x34>)
 8008502:	681b      	ldr	r3, [r3, #0]
 8008504:	f3c3 0315 	ubfx	r3, r3, #0, #22
 8008508:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800850c:	fb02 f203 	mul.w	r2, r2, r3
 8008510:	4b08      	ldr	r3, [pc, #32]	; (8008534 <micros+0x38>)
 8008512:	689b      	ldr	r3, [r3, #8]
 8008514:	f5c3 3324 	rsb	r3, r3, #167936	; 0x29000
 8008518:	333f      	adds	r3, #63	; 0x3f
 800851a:	08db      	lsrs	r3, r3, #3
 800851c:	4906      	ldr	r1, [pc, #24]	; (8008538 <micros+0x3c>)
 800851e:	fba1 1303 	umull	r1, r3, r1, r3
 8008522:	085b      	lsrs	r3, r3, #1
 8008524:	4413      	add	r3, r2
}
 8008526:	4618      	mov	r0, r3
 8008528:	46bd      	mov	sp, r7
 800852a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800852e:	4770      	bx	lr
 8008530:	200000b8 	.word	0x200000b8
 8008534:	e000e010 	.word	0xe000e010
 8008538:	18618619 	.word	0x18618619

0800853c <HAL_GPIO_EXTI_Callback>:
    else     temp = micros();
  }
}

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) //External interrupt for Sonar
{
 800853c:	b580      	push	{r7, lr}
 800853e:	b084      	sub	sp, #16
 8008540:	af00      	add	r7, sp, #0
 8008542:	4603      	mov	r3, r0
 8008544:	80fb      	strh	r3, [r7, #6]
	static uint32_t ss=0;
	uint32_t temp = GPIOC->IDR & 0x0002;//PC1 2^(1)=2
 8008546:	4b14      	ldr	r3, [pc, #80]	; (8008598 <HAL_GPIO_EXTI_Callback+0x5c>)
 8008548:	691b      	ldr	r3, [r3, #16]
 800854a:	f003 0302 	and.w	r3, r3, #2
 800854e:	60fb      	str	r3, [r7, #12]
	switch (temp) {
 8008550:	68fb      	ldr	r3, [r7, #12]
 8008552:	2b00      	cmp	r3, #0
 8008554:	d008      	beq.n	8008568 <HAL_GPIO_EXTI_Callback+0x2c>
 8008556:	2b02      	cmp	r3, #2
 8008558:	d000      	beq.n	800855c <HAL_GPIO_EXTI_Callback+0x20>
		 if(distance <= 3){
			 distance_flag = true;
		 }
		 break;
	}
}
 800855a:	e019      	b.n	8008590 <HAL_GPIO_EXTI_Callback+0x54>
		 ss = micros();
 800855c:	f7ff ffce 	bl	80084fc <micros>
 8008560:	4602      	mov	r2, r0
 8008562:	4b0e      	ldr	r3, [pc, #56]	; (800859c <HAL_GPIO_EXTI_Callback+0x60>)
 8008564:	601a      	str	r2, [r3, #0]
		 break;
 8008566:	e013      	b.n	8008590 <HAL_GPIO_EXTI_Callback+0x54>
		 distance = (micros() - ss) / 58;
 8008568:	f7ff ffc8 	bl	80084fc <micros>
 800856c:	4602      	mov	r2, r0
 800856e:	4b0b      	ldr	r3, [pc, #44]	; (800859c <HAL_GPIO_EXTI_Callback+0x60>)
 8008570:	681b      	ldr	r3, [r3, #0]
 8008572:	1ad3      	subs	r3, r2, r3
 8008574:	4a0a      	ldr	r2, [pc, #40]	; (80085a0 <HAL_GPIO_EXTI_Callback+0x64>)
 8008576:	fba2 2303 	umull	r2, r3, r2, r3
 800857a:	095b      	lsrs	r3, r3, #5
 800857c:	4a09      	ldr	r2, [pc, #36]	; (80085a4 <HAL_GPIO_EXTI_Callback+0x68>)
 800857e:	6013      	str	r3, [r2, #0]
		 if(distance <= 3){
 8008580:	4b08      	ldr	r3, [pc, #32]	; (80085a4 <HAL_GPIO_EXTI_Callback+0x68>)
 8008582:	681b      	ldr	r3, [r3, #0]
 8008584:	2b03      	cmp	r3, #3
 8008586:	d802      	bhi.n	800858e <HAL_GPIO_EXTI_Callback+0x52>
			 distance_flag = true;
 8008588:	4b07      	ldr	r3, [pc, #28]	; (80085a8 <HAL_GPIO_EXTI_Callback+0x6c>)
 800858a:	2201      	movs	r2, #1
 800858c:	701a      	strb	r2, [r3, #0]
		 break;
 800858e:	bf00      	nop
}
 8008590:	bf00      	nop
 8008592:	3710      	adds	r7, #16
 8008594:	46bd      	mov	sp, r7
 8008596:	bd80      	pop	{r7, pc}
 8008598:	40020800 	.word	0x40020800
 800859c:	200000bc 	.word	0x200000bc
 80085a0:	8d3dcb09 	.word	0x8d3dcb09
 80085a4:	20000184 	.word	0x20000184
 80085a8:	200000b4 	.word	0x200000b4

080085ac <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80085ac:	b580      	push	{r7, lr}
 80085ae:	af00      	add	r7, sp, #0


  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80085b0:	f7f7 ff92 	bl	80004d8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80085b4:	f000 f882 	bl	80086bc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80085b8:	f7ff fd9e 	bl	80080f8 <MX_GPIO_Init>
  MX_I2C1_Init();
 80085bc:	f7ff fe90 	bl	80082e0 <MX_I2C1_Init>
  MX_I2S3_Init();
 80085c0:	f7ff ff04 	bl	80083cc <MX_I2S3_Init>
  MX_SPI1_Init();
 80085c4:	f000 f930 	bl	8008828 <MX_SPI1_Init>
  MX_TIM3_Init();
 80085c8:	f000 fb00 	bl	8008bcc <MX_TIM3_Init>
  MX_TIM12_Init();
 80085cc:	f000 fb92 	bl	8008cf4 <MX_TIM12_Init>
  MX_USB_HOST_Init();
 80085d0:	f000 fdee 	bl	80091b0 <MX_USB_HOST_Init>
  MX_TIM1_Init();
 80085d4:	f000 fa5a 	bl	8008a8c <MX_TIM1_Init>
  MX_USART2_UART_Init();
 80085d8:	f000 fcf6 	bl	8008fc8 <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 80085dc:	f000 fd1e 	bl	800901c <MX_USART3_UART_Init>

  /* Initialize interrupts */
  MX_NVIC_Init();
 80085e0:	f000 f8ee 	bl	80087c0 <MX_NVIC_Init>
  /* USER CODE BEGIN 2 */

  //raspberryPi to robotArm
  HAL_UART_Receive_IT(&huart3,&rx3_data,1);
 80085e4:	2201      	movs	r2, #1
 80085e6:	492b      	ldr	r1, [pc, #172]	; (8008694 <main+0xe8>)
 80085e8:	482b      	ldr	r0, [pc, #172]	; (8008698 <main+0xec>)
 80085ea:	f7fc fa40 	bl	8004a6e <HAL_UART_Receive_IT>

  //Robot Arm
  HAL_TIM_PWM_Start(&htim3,TIM_CHANNEL_1);
 80085ee:	2100      	movs	r1, #0
 80085f0:	482a      	ldr	r0, [pc, #168]	; (800869c <main+0xf0>)
 80085f2:	f7fb fbbd 	bl	8003d70 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3,TIM_CHANNEL_2);
 80085f6:	2104      	movs	r1, #4
 80085f8:	4828      	ldr	r0, [pc, #160]	; (800869c <main+0xf0>)
 80085fa:	f7fb fbb9 	bl	8003d70 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3,TIM_CHANNEL_3);
 80085fe:	2108      	movs	r1, #8
 8008600:	4826      	ldr	r0, [pc, #152]	; (800869c <main+0xf0>)
 8008602:	f7fb fbb5 	bl	8003d70 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim12,TIM_CHANNEL_1);
 8008606:	2100      	movs	r1, #0
 8008608:	4825      	ldr	r0, [pc, #148]	; (80086a0 <main+0xf4>)
 800860a:	f7fb fbb1 	bl	8003d70 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim12,TIM_CHANNEL_2);
 800860e:	2104      	movs	r1, #4
 8008610:	4823      	ldr	r0, [pc, #140]	; (80086a0 <main+0xf4>)
 8008612:	f7fb fbad 	bl	8003d70 <HAL_TIM_PWM_Start>

  //SONAR
  HAL_TIM_PWM_Start(&htim1,TIM_CHANNEL_1);
 8008616:	2100      	movs	r1, #0
 8008618:	4822      	ldr	r0, [pc, #136]	; (80086a4 <main+0xf8>)
 800861a:	f7fb fba9 	bl	8003d70 <HAL_TIM_PWM_Start>
  /* USER CODE BEGIN WHILE */

  while (1)
  {

	  TIM3->CCR3=430; // 1 top
 800861e:	4b22      	ldr	r3, [pc, #136]	; (80086a8 <main+0xfc>)
 8008620:	f44f 72d7 	mov.w	r2, #430	; 0x1ae
 8008624:	63da      	str	r2, [r3, #60]	; 0x3c
	  TIM12->CCR1=150;//2
 8008626:	4b21      	ldr	r3, [pc, #132]	; (80086ac <main+0x100>)
 8008628:	2296      	movs	r2, #150	; 0x96
 800862a:	635a      	str	r2, [r3, #52]	; 0x34
	  TIM12->CCR2=200; // 3
 800862c:	4b1f      	ldr	r3, [pc, #124]	; (80086ac <main+0x100>)
 800862e:	22c8      	movs	r2, #200	; 0xc8
 8008630:	639a      	str	r2, [r3, #56]	; 0x38
	  TIM3->CCR2= 400; //4
 8008632:	4b1d      	ldr	r3, [pc, #116]	; (80086a8 <main+0xfc>)
 8008634:	f44f 72c8 	mov.w	r2, #400	; 0x190
 8008638:	639a      	str	r2, [r3, #56]	; 0x38
	  TIM3->CCR1 = 500; // 5
 800863a:	4b1b      	ldr	r3, [pc, #108]	; (80086a8 <main+0xfc>)
 800863c:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8008640:	635a      	str	r2, [r3, #52]	; 0x34

	  if(rx3_data == 1){
 8008642:	4b14      	ldr	r3, [pc, #80]	; (8008694 <main+0xe8>)
 8008644:	781b      	ldrb	r3, [r3, #0]
 8008646:	2b01      	cmp	r3, #1
 8008648:	d106      	bne.n	8008658 <main+0xac>
		  HAL_UART_Transmit(&huart2, &tmp_stop, 1, 100);
 800864a:	2364      	movs	r3, #100	; 0x64
 800864c:	2201      	movs	r2, #1
 800864e:	4918      	ldr	r1, [pc, #96]	; (80086b0 <main+0x104>)
 8008650:	4818      	ldr	r0, [pc, #96]	; (80086b4 <main+0x108>)
 8008652:	f7fc f974 	bl	800493e <HAL_UART_Transmit>
 8008656:	e016      	b.n	8008686 <main+0xda>

	  }
	  else if(rx3_data == 2){
 8008658:	4b0e      	ldr	r3, [pc, #56]	; (8008694 <main+0xe8>)
 800865a:	781b      	ldrb	r3, [r3, #0]
 800865c:	2b02      	cmp	r3, #2
 800865e:	d106      	bne.n	800866e <main+0xc2>
		  HAL_UART_Transmit(&huart2, &tmp_speed1, 1, 100);
 8008660:	2364      	movs	r3, #100	; 0x64
 8008662:	2201      	movs	r2, #1
 8008664:	4914      	ldr	r1, [pc, #80]	; (80086b8 <main+0x10c>)
 8008666:	4813      	ldr	r0, [pc, #76]	; (80086b4 <main+0x108>)
 8008668:	f7fc f969 	bl	800493e <HAL_UART_Transmit>
 800866c:	e00b      	b.n	8008686 <main+0xda>
	  }
	  else if(rx3_data == 3){
 800866e:	4b09      	ldr	r3, [pc, #36]	; (8008694 <main+0xe8>)
 8008670:	781b      	ldrb	r3, [r3, #0]
 8008672:	2b03      	cmp	r3, #3
 8008674:	d107      	bne.n	8008686 <main+0xda>
		  TIM3->CCR1 = 600; // 1
 8008676:	4b0c      	ldr	r3, [pc, #48]	; (80086a8 <main+0xfc>)
 8008678:	f44f 7216 	mov.w	r2, #600	; 0x258
 800867c:	635a      	str	r2, [r3, #52]	; 0x34
		  HAL_Delay(1000);
 800867e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8008682:	f7f7 ff9b 	bl	80005bc <HAL_Delay>
	  }

	  rx3_data = 0;
 8008686:	4b03      	ldr	r3, [pc, #12]	; (8008694 <main+0xe8>)
 8008688:	2200      	movs	r2, #0
 800868a:	701a      	strb	r2, [r3, #0]



    /* USER CODE END WHILE */
    MX_USB_HOST_Process();
 800868c:	f000 fdb6 	bl	80091fc <MX_USB_HOST_Process>
	  TIM3->CCR3=430; // 1 top
 8008690:	e7c5      	b.n	800861e <main+0x72>
 8008692:	bf00      	nop
 8008694:	200000b5 	.word	0x200000b5
 8008698:	200002e0 	.word	0x200002e0
 800869c:	20000220 	.word	0x20000220
 80086a0:	200002a0 	.word	0x200002a0
 80086a4:	20000260 	.word	0x20000260
 80086a8:	40000400 	.word	0x40000400
 80086ac:	40001800 	.word	0x40001800
 80086b0:	20000028 	.word	0x20000028
 80086b4:	20000320 	.word	0x20000320
 80086b8:	20000029 	.word	0x20000029

080086bc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80086bc:	b580      	push	{r7, lr}
 80086be:	b098      	sub	sp, #96	; 0x60
 80086c0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80086c2:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80086c6:	2230      	movs	r2, #48	; 0x30
 80086c8:	2100      	movs	r1, #0
 80086ca:	4618      	mov	r0, r3
 80086cc:	f001 f8dc 	bl	8009888 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80086d0:	f107 031c 	add.w	r3, r7, #28
 80086d4:	2200      	movs	r2, #0
 80086d6:	601a      	str	r2, [r3, #0]
 80086d8:	605a      	str	r2, [r3, #4]
 80086da:	609a      	str	r2, [r3, #8]
 80086dc:	60da      	str	r2, [r3, #12]
 80086de:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80086e0:	f107 030c 	add.w	r3, r7, #12
 80086e4:	2200      	movs	r2, #0
 80086e6:	601a      	str	r2, [r3, #0]
 80086e8:	605a      	str	r2, [r3, #4]
 80086ea:	609a      	str	r2, [r3, #8]
 80086ec:	60da      	str	r2, [r3, #12]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80086ee:	2300      	movs	r3, #0
 80086f0:	60bb      	str	r3, [r7, #8]
 80086f2:	4a31      	ldr	r2, [pc, #196]	; (80087b8 <SystemClock_Config+0xfc>)
 80086f4:	4b30      	ldr	r3, [pc, #192]	; (80087b8 <SystemClock_Config+0xfc>)
 80086f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80086f8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80086fc:	6413      	str	r3, [r2, #64]	; 0x40
 80086fe:	4b2e      	ldr	r3, [pc, #184]	; (80087b8 <SystemClock_Config+0xfc>)
 8008700:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008702:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008706:	60bb      	str	r3, [r7, #8]
 8008708:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800870a:	2300      	movs	r3, #0
 800870c:	607b      	str	r3, [r7, #4]
 800870e:	4a2b      	ldr	r2, [pc, #172]	; (80087bc <SystemClock_Config+0x100>)
 8008710:	4b2a      	ldr	r3, [pc, #168]	; (80087bc <SystemClock_Config+0x100>)
 8008712:	681b      	ldr	r3, [r3, #0]
 8008714:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8008718:	6013      	str	r3, [r2, #0]
 800871a:	4b28      	ldr	r3, [pc, #160]	; (80087bc <SystemClock_Config+0x100>)
 800871c:	681b      	ldr	r3, [r3, #0]
 800871e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8008722:	607b      	str	r3, [r7, #4]
 8008724:	687b      	ldr	r3, [r7, #4]
  /** Initializes the CPU, AHB and APB busses clocks
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8008726:	2301      	movs	r3, #1
 8008728:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800872a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800872e:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8008730:	2302      	movs	r3, #2
 8008732:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8008734:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8008738:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLM = 8;
 800873a:	2308      	movs	r3, #8
 800873c:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLN = 336;
 800873e:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8008742:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8008744:	2302      	movs	r3, #2
 8008746:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8008748:	2307      	movs	r3, #7
 800874a:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800874c:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8008750:	4618      	mov	r0, r3
 8008752:	f7fa fca9 	bl	80030a8 <HAL_RCC_OscConfig>
 8008756:	4603      	mov	r3, r0
 8008758:	2b00      	cmp	r3, #0
 800875a:	d001      	beq.n	8008760 <SystemClock_Config+0xa4>
  {
    Error_Handler();
 800875c:	f000 f85c 	bl	8008818 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8008760:	230f      	movs	r3, #15
 8008762:	61fb      	str	r3, [r7, #28]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8008764:	2302      	movs	r3, #2
 8008766:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8008768:	2300      	movs	r3, #0
 800876a:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800876c:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8008770:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8008772:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8008776:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8008778:	f107 031c 	add.w	r3, r7, #28
 800877c:	2105      	movs	r1, #5
 800877e:	4618      	mov	r0, r3
 8008780:	f7fa ff02 	bl	8003588 <HAL_RCC_ClockConfig>
 8008784:	4603      	mov	r3, r0
 8008786:	2b00      	cmp	r3, #0
 8008788:	d001      	beq.n	800878e <SystemClock_Config+0xd2>
  {
    Error_Handler();
 800878a:	f000 f845 	bl	8008818 <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 800878e:	2301      	movs	r3, #1
 8008790:	60fb      	str	r3, [r7, #12]
  PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 8008792:	23c0      	movs	r3, #192	; 0xc0
 8008794:	613b      	str	r3, [r7, #16]
  PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 8008796:	2302      	movs	r3, #2
 8008798:	617b      	str	r3, [r7, #20]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800879a:	f107 030c 	add.w	r3, r7, #12
 800879e:	4618      	mov	r0, r3
 80087a0:	f7fb f8e4 	bl	800396c <HAL_RCCEx_PeriphCLKConfig>
 80087a4:	4603      	mov	r3, r0
 80087a6:	2b00      	cmp	r3, #0
 80087a8:	d001      	beq.n	80087ae <SystemClock_Config+0xf2>
  {
    Error_Handler();
 80087aa:	f000 f835 	bl	8008818 <Error_Handler>
  }
}
 80087ae:	bf00      	nop
 80087b0:	3760      	adds	r7, #96	; 0x60
 80087b2:	46bd      	mov	sp, r7
 80087b4:	bd80      	pop	{r7, pc}
 80087b6:	bf00      	nop
 80087b8:	40023800 	.word	0x40023800
 80087bc:	40007000 	.word	0x40007000

080087c0 <MX_NVIC_Init>:
/**
  * @brief NVIC Configuration.
  * @retval None
  */
static void MX_NVIC_Init(void)
{
 80087c0:	b580      	push	{r7, lr}
 80087c2:	af00      	add	r7, sp, #0
  /* EXTI1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(EXTI1_IRQn, 0, 0);
 80087c4:	2200      	movs	r2, #0
 80087c6:	2100      	movs	r1, #0
 80087c8:	2007      	movs	r0, #7
 80087ca:	f7f7 fff2 	bl	80007b2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 80087ce:	2007      	movs	r0, #7
 80087d0:	f7f8 f80b 	bl	80007ea <HAL_NVIC_EnableIRQ>
  /* USART3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 80087d4:	2200      	movs	r2, #0
 80087d6:	2100      	movs	r1, #0
 80087d8:	2027      	movs	r0, #39	; 0x27
 80087da:	f7f7 ffea 	bl	80007b2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(USART3_IRQn);
 80087de:	2027      	movs	r0, #39	; 0x27
 80087e0:	f7f8 f803 	bl	80007ea <HAL_NVIC_EnableIRQ>
}
 80087e4:	bf00      	nop
 80087e6:	bd80      	pop	{r7, pc}

080087e8 <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80087e8:	b580      	push	{r7, lr}
 80087ea:	b082      	sub	sp, #8
 80087ec:	af00      	add	r7, sp, #0
 80087ee:	6078      	str	r0, [r7, #4]
  if(huart->Instance==USART3){
 80087f0:	687b      	ldr	r3, [r7, #4]
 80087f2:	681b      	ldr	r3, [r3, #0]
 80087f4:	4a05      	ldr	r2, [pc, #20]	; (800880c <HAL_UART_RxCpltCallback+0x24>)
 80087f6:	4293      	cmp	r3, r2
 80087f8:	d104      	bne.n	8008804 <HAL_UART_RxCpltCallback+0x1c>
	  HAL_UART_Receive_IT(&huart3,&rx3_data,1);
 80087fa:	2201      	movs	r2, #1
 80087fc:	4904      	ldr	r1, [pc, #16]	; (8008810 <HAL_UART_RxCpltCallback+0x28>)
 80087fe:	4805      	ldr	r0, [pc, #20]	; (8008814 <HAL_UART_RxCpltCallback+0x2c>)
 8008800:	f7fc f935 	bl	8004a6e <HAL_UART_Receive_IT>
  }
}
 8008804:	bf00      	nop
 8008806:	3708      	adds	r7, #8
 8008808:	46bd      	mov	sp, r7
 800880a:	bd80      	pop	{r7, pc}
 800880c:	40004800 	.word	0x40004800
 8008810:	200000b5 	.word	0x200000b5
 8008814:	200002e0 	.word	0x200002e0

08008818 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8008818:	b480      	push	{r7}
 800881a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 800881c:	bf00      	nop
 800881e:	46bd      	mov	sp, r7
 8008820:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008824:	4770      	bx	lr
	...

08008828 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8008828:	b580      	push	{r7, lr}
 800882a:	af00      	add	r7, sp, #0

  hspi1.Instance = SPI1;
 800882c:	4b17      	ldr	r3, [pc, #92]	; (800888c <MX_SPI1_Init+0x64>)
 800882e:	4a18      	ldr	r2, [pc, #96]	; (8008890 <MX_SPI1_Init+0x68>)
 8008830:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8008832:	4b16      	ldr	r3, [pc, #88]	; (800888c <MX_SPI1_Init+0x64>)
 8008834:	f44f 7282 	mov.w	r2, #260	; 0x104
 8008838:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800883a:	4b14      	ldr	r3, [pc, #80]	; (800888c <MX_SPI1_Init+0x64>)
 800883c:	2200      	movs	r2, #0
 800883e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8008840:	4b12      	ldr	r3, [pc, #72]	; (800888c <MX_SPI1_Init+0x64>)
 8008842:	2200      	movs	r2, #0
 8008844:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8008846:	4b11      	ldr	r3, [pc, #68]	; (800888c <MX_SPI1_Init+0x64>)
 8008848:	2200      	movs	r2, #0
 800884a:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800884c:	4b0f      	ldr	r3, [pc, #60]	; (800888c <MX_SPI1_Init+0x64>)
 800884e:	2200      	movs	r2, #0
 8008850:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8008852:	4b0e      	ldr	r3, [pc, #56]	; (800888c <MX_SPI1_Init+0x64>)
 8008854:	f44f 7200 	mov.w	r2, #512	; 0x200
 8008858:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800885a:	4b0c      	ldr	r3, [pc, #48]	; (800888c <MX_SPI1_Init+0x64>)
 800885c:	2200      	movs	r2, #0
 800885e:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8008860:	4b0a      	ldr	r3, [pc, #40]	; (800888c <MX_SPI1_Init+0x64>)
 8008862:	2200      	movs	r2, #0
 8008864:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8008866:	4b09      	ldr	r3, [pc, #36]	; (800888c <MX_SPI1_Init+0x64>)
 8008868:	2200      	movs	r2, #0
 800886a:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800886c:	4b07      	ldr	r3, [pc, #28]	; (800888c <MX_SPI1_Init+0x64>)
 800886e:	2200      	movs	r2, #0
 8008870:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8008872:	4b06      	ldr	r3, [pc, #24]	; (800888c <MX_SPI1_Init+0x64>)
 8008874:	220a      	movs	r2, #10
 8008876:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8008878:	4804      	ldr	r0, [pc, #16]	; (800888c <MX_SPI1_Init+0x64>)
 800887a:	f7fb f9b5 	bl	8003be8 <HAL_SPI_Init>
 800887e:	4603      	mov	r3, r0
 8008880:	2b00      	cmp	r3, #0
 8008882:	d001      	beq.n	8008888 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8008884:	f7ff ffc8 	bl	8008818 <Error_Handler>
  }

}
 8008888:	bf00      	nop
 800888a:	bd80      	pop	{r7, pc}
 800888c:	200001c8 	.word	0x200001c8
 8008890:	40013000 	.word	0x40013000

08008894 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8008894:	b580      	push	{r7, lr}
 8008896:	b08a      	sub	sp, #40	; 0x28
 8008898:	af00      	add	r7, sp, #0
 800889a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800889c:	f107 0314 	add.w	r3, r7, #20
 80088a0:	2200      	movs	r2, #0
 80088a2:	601a      	str	r2, [r3, #0]
 80088a4:	605a      	str	r2, [r3, #4]
 80088a6:	609a      	str	r2, [r3, #8]
 80088a8:	60da      	str	r2, [r3, #12]
 80088aa:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 80088ac:	687b      	ldr	r3, [r7, #4]
 80088ae:	681b      	ldr	r3, [r3, #0]
 80088b0:	4a19      	ldr	r2, [pc, #100]	; (8008918 <HAL_SPI_MspInit+0x84>)
 80088b2:	4293      	cmp	r3, r2
 80088b4:	d12b      	bne.n	800890e <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80088b6:	2300      	movs	r3, #0
 80088b8:	613b      	str	r3, [r7, #16]
 80088ba:	4a18      	ldr	r2, [pc, #96]	; (800891c <HAL_SPI_MspInit+0x88>)
 80088bc:	4b17      	ldr	r3, [pc, #92]	; (800891c <HAL_SPI_MspInit+0x88>)
 80088be:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80088c0:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80088c4:	6453      	str	r3, [r2, #68]	; 0x44
 80088c6:	4b15      	ldr	r3, [pc, #84]	; (800891c <HAL_SPI_MspInit+0x88>)
 80088c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80088ca:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80088ce:	613b      	str	r3, [r7, #16]
 80088d0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80088d2:	2300      	movs	r3, #0
 80088d4:	60fb      	str	r3, [r7, #12]
 80088d6:	4a11      	ldr	r2, [pc, #68]	; (800891c <HAL_SPI_MspInit+0x88>)
 80088d8:	4b10      	ldr	r3, [pc, #64]	; (800891c <HAL_SPI_MspInit+0x88>)
 80088da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80088dc:	f043 0301 	orr.w	r3, r3, #1
 80088e0:	6313      	str	r3, [r2, #48]	; 0x30
 80088e2:	4b0e      	ldr	r3, [pc, #56]	; (800891c <HAL_SPI_MspInit+0x88>)
 80088e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80088e6:	f003 0301 	and.w	r3, r3, #1
 80088ea:	60fb      	str	r3, [r7, #12]
 80088ec:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 80088ee:	23e0      	movs	r3, #224	; 0xe0
 80088f0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80088f2:	2302      	movs	r3, #2
 80088f4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80088f6:	2300      	movs	r3, #0
 80088f8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80088fa:	2300      	movs	r3, #0
 80088fc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80088fe:	2305      	movs	r3, #5
 8008900:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8008902:	f107 0314 	add.w	r3, r7, #20
 8008906:	4619      	mov	r1, r3
 8008908:	4805      	ldr	r0, [pc, #20]	; (8008920 <HAL_SPI_MspInit+0x8c>)
 800890a:	f7f7 ffab 	bl	8000864 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 800890e:	bf00      	nop
 8008910:	3728      	adds	r7, #40	; 0x28
 8008912:	46bd      	mov	sp, r7
 8008914:	bd80      	pop	{r7, pc}
 8008916:	bf00      	nop
 8008918:	40013000 	.word	0x40013000
 800891c:	40023800 	.word	0x40023800
 8008920:	40020000 	.word	0x40020000

08008924 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8008924:	b580      	push	{r7, lr}
 8008926:	b082      	sub	sp, #8
 8008928:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800892a:	2300      	movs	r3, #0
 800892c:	607b      	str	r3, [r7, #4]
 800892e:	4a10      	ldr	r2, [pc, #64]	; (8008970 <HAL_MspInit+0x4c>)
 8008930:	4b0f      	ldr	r3, [pc, #60]	; (8008970 <HAL_MspInit+0x4c>)
 8008932:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008934:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8008938:	6453      	str	r3, [r2, #68]	; 0x44
 800893a:	4b0d      	ldr	r3, [pc, #52]	; (8008970 <HAL_MspInit+0x4c>)
 800893c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800893e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8008942:	607b      	str	r3, [r7, #4]
 8008944:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8008946:	2300      	movs	r3, #0
 8008948:	603b      	str	r3, [r7, #0]
 800894a:	4a09      	ldr	r2, [pc, #36]	; (8008970 <HAL_MspInit+0x4c>)
 800894c:	4b08      	ldr	r3, [pc, #32]	; (8008970 <HAL_MspInit+0x4c>)
 800894e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008950:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008954:	6413      	str	r3, [r2, #64]	; 0x40
 8008956:	4b06      	ldr	r3, [pc, #24]	; (8008970 <HAL_MspInit+0x4c>)
 8008958:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800895a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800895e:	603b      	str	r3, [r7, #0]
 8008960:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8008962:	2007      	movs	r0, #7
 8008964:	f7f7 ff1a 	bl	800079c <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8008968:	bf00      	nop
 800896a:	3708      	adds	r7, #8
 800896c:	46bd      	mov	sp, r7
 800896e:	bd80      	pop	{r7, pc}
 8008970:	40023800 	.word	0x40023800

08008974 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8008974:	b480      	push	{r7}
 8008976:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8008978:	bf00      	nop
 800897a:	46bd      	mov	sp, r7
 800897c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008980:	4770      	bx	lr

08008982 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8008982:	b480      	push	{r7}
 8008984:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8008986:	e7fe      	b.n	8008986 <HardFault_Handler+0x4>

08008988 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8008988:	b480      	push	{r7}
 800898a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800898c:	e7fe      	b.n	800898c <MemManage_Handler+0x4>

0800898e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800898e:	b480      	push	{r7}
 8008990:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8008992:	e7fe      	b.n	8008992 <BusFault_Handler+0x4>

08008994 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8008994:	b480      	push	{r7}
 8008996:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8008998:	e7fe      	b.n	8008998 <UsageFault_Handler+0x4>

0800899a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800899a:	b480      	push	{r7}
 800899c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800899e:	bf00      	nop
 80089a0:	46bd      	mov	sp, r7
 80089a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089a6:	4770      	bx	lr

080089a8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80089a8:	b480      	push	{r7}
 80089aa:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80089ac:	bf00      	nop
 80089ae:	46bd      	mov	sp, r7
 80089b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089b4:	4770      	bx	lr

080089b6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80089b6:	b480      	push	{r7}
 80089b8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80089ba:	bf00      	nop
 80089bc:	46bd      	mov	sp, r7
 80089be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089c2:	4770      	bx	lr

080089c4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80089c4:	b580      	push	{r7, lr}
 80089c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80089c8:	f7f7 fdd8 	bl	800057c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80089cc:	bf00      	nop
 80089ce:	bd80      	pop	{r7, pc}

080089d0 <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 80089d0:	b580      	push	{r7, lr}
 80089d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_1);
 80089d4:	2002      	movs	r0, #2
 80089d6:	f7f8 f8f9 	bl	8000bcc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 80089da:	bf00      	nop
 80089dc:	bd80      	pop	{r7, pc}
	...

080089e0 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 80089e0:	b580      	push	{r7, lr}
 80089e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 80089e4:	4802      	ldr	r0, [pc, #8]	; (80089f0 <USART3_IRQHandler+0x10>)
 80089e6:	f7fc f897 	bl	8004b18 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 80089ea:	bf00      	nop
 80089ec:	bd80      	pop	{r7, pc}
 80089ee:	bf00      	nop
 80089f0:	200002e0 	.word	0x200002e0

080089f4 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 80089f4:	b580      	push	{r7, lr}
 80089f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_FS);
 80089f8:	4802      	ldr	r0, [pc, #8]	; (8008a04 <OTG_FS_IRQHandler+0x10>)
 80089fa:	f7f8 fb85 	bl	8001108 <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 80089fe:	bf00      	nop
 8008a00:	bd80      	pop	{r7, pc}
 8008a02:	bf00      	nop
 8008a04:	2000072c 	.word	0x2000072c

08008a08 <_sbrk>:
	}
	return len;
}

caddr_t _sbrk(int incr)
{
 8008a08:	b580      	push	{r7, lr}
 8008a0a:	b084      	sub	sp, #16
 8008a0c:	af00      	add	r7, sp, #0
 8008a0e:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8008a10:	4b11      	ldr	r3, [pc, #68]	; (8008a58 <_sbrk+0x50>)
 8008a12:	681b      	ldr	r3, [r3, #0]
 8008a14:	2b00      	cmp	r3, #0
 8008a16:	d102      	bne.n	8008a1e <_sbrk+0x16>
		heap_end = &end;
 8008a18:	4b0f      	ldr	r3, [pc, #60]	; (8008a58 <_sbrk+0x50>)
 8008a1a:	4a10      	ldr	r2, [pc, #64]	; (8008a5c <_sbrk+0x54>)
 8008a1c:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8008a1e:	4b0e      	ldr	r3, [pc, #56]	; (8008a58 <_sbrk+0x50>)
 8008a20:	681b      	ldr	r3, [r3, #0]
 8008a22:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8008a24:	4b0c      	ldr	r3, [pc, #48]	; (8008a58 <_sbrk+0x50>)
 8008a26:	681a      	ldr	r2, [r3, #0]
 8008a28:	687b      	ldr	r3, [r7, #4]
 8008a2a:	4413      	add	r3, r2
 8008a2c:	466a      	mov	r2, sp
 8008a2e:	4293      	cmp	r3, r2
 8008a30:	d907      	bls.n	8008a42 <_sbrk+0x3a>
	{
//		write(1, "Heap and stack collision\n", 25);
//		abort();
		errno = ENOMEM;
 8008a32:	f000 feef 	bl	8009814 <__errno>
 8008a36:	4602      	mov	r2, r0
 8008a38:	230c      	movs	r3, #12
 8008a3a:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 8008a3c:	f04f 33ff 	mov.w	r3, #4294967295
 8008a40:	e006      	b.n	8008a50 <_sbrk+0x48>
	}

	heap_end += incr;
 8008a42:	4b05      	ldr	r3, [pc, #20]	; (8008a58 <_sbrk+0x50>)
 8008a44:	681a      	ldr	r2, [r3, #0]
 8008a46:	687b      	ldr	r3, [r7, #4]
 8008a48:	4413      	add	r3, r2
 8008a4a:	4a03      	ldr	r2, [pc, #12]	; (8008a58 <_sbrk+0x50>)
 8008a4c:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8008a4e:	68fb      	ldr	r3, [r7, #12]
}
 8008a50:	4618      	mov	r0, r3
 8008a52:	3710      	adds	r7, #16
 8008a54:	46bd      	mov	sp, r7
 8008a56:	bd80      	pop	{r7, pc}
 8008a58:	200000c0 	.word	0x200000c0
 8008a5c:	200009f4 	.word	0x200009f4

08008a60 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8008a60:	b480      	push	{r7}
 8008a62:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8008a64:	4a08      	ldr	r2, [pc, #32]	; (8008a88 <SystemInit+0x28>)
 8008a66:	4b08      	ldr	r3, [pc, #32]	; (8008a88 <SystemInit+0x28>)
 8008a68:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008a6c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8008a70:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8008a74:	4b04      	ldr	r3, [pc, #16]	; (8008a88 <SystemInit+0x28>)
 8008a76:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8008a7a:	609a      	str	r2, [r3, #8]
#endif
}
 8008a7c:	bf00      	nop
 8008a7e:	46bd      	mov	sp, r7
 8008a80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a84:	4770      	bx	lr
 8008a86:	bf00      	nop
 8008a88:	e000ed00 	.word	0xe000ed00

08008a8c <MX_TIM1_Init>:
TIM_HandleTypeDef htim3;
TIM_HandleTypeDef htim12;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8008a8c:	b580      	push	{r7, lr}
 8008a8e:	b096      	sub	sp, #88	; 0x58
 8008a90:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8008a92:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8008a96:	2200      	movs	r2, #0
 8008a98:	601a      	str	r2, [r3, #0]
 8008a9a:	605a      	str	r2, [r3, #4]
 8008a9c:	609a      	str	r2, [r3, #8]
 8008a9e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8008aa0:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8008aa4:	2200      	movs	r2, #0
 8008aa6:	601a      	str	r2, [r3, #0]
 8008aa8:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8008aaa:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8008aae:	2200      	movs	r2, #0
 8008ab0:	601a      	str	r2, [r3, #0]
 8008ab2:	605a      	str	r2, [r3, #4]
 8008ab4:	609a      	str	r2, [r3, #8]
 8008ab6:	60da      	str	r2, [r3, #12]
 8008ab8:	611a      	str	r2, [r3, #16]
 8008aba:	615a      	str	r2, [r3, #20]
 8008abc:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8008abe:	1d3b      	adds	r3, r7, #4
 8008ac0:	2220      	movs	r2, #32
 8008ac2:	2100      	movs	r1, #0
 8008ac4:	4618      	mov	r0, r3
 8008ac6:	f000 fedf 	bl	8009888 <memset>

  htim1.Instance = TIM1;
 8008aca:	4b3e      	ldr	r3, [pc, #248]	; (8008bc4 <MX_TIM1_Init+0x138>)
 8008acc:	4a3e      	ldr	r2, [pc, #248]	; (8008bc8 <MX_TIM1_Init+0x13c>)
 8008ace:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 168-1;
 8008ad0:	4b3c      	ldr	r3, [pc, #240]	; (8008bc4 <MX_TIM1_Init+0x138>)
 8008ad2:	22a7      	movs	r2, #167	; 0xa7
 8008ad4:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8008ad6:	4b3b      	ldr	r3, [pc, #236]	; (8008bc4 <MX_TIM1_Init+0x138>)
 8008ad8:	2200      	movs	r2, #0
 8008ada:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 50000-1;
 8008adc:	4b39      	ldr	r3, [pc, #228]	; (8008bc4 <MX_TIM1_Init+0x138>)
 8008ade:	f24c 324f 	movw	r2, #49999	; 0xc34f
 8008ae2:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8008ae4:	4b37      	ldr	r3, [pc, #220]	; (8008bc4 <MX_TIM1_Init+0x138>)
 8008ae6:	2200      	movs	r2, #0
 8008ae8:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8008aea:	4b36      	ldr	r3, [pc, #216]	; (8008bc4 <MX_TIM1_Init+0x138>)
 8008aec:	2200      	movs	r2, #0
 8008aee:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8008af0:	4b34      	ldr	r3, [pc, #208]	; (8008bc4 <MX_TIM1_Init+0x138>)
 8008af2:	2200      	movs	r2, #0
 8008af4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8008af6:	4833      	ldr	r0, [pc, #204]	; (8008bc4 <MX_TIM1_Init+0x138>)
 8008af8:	f7fb f8d9 	bl	8003cae <HAL_TIM_Base_Init>
 8008afc:	4603      	mov	r3, r0
 8008afe:	2b00      	cmp	r3, #0
 8008b00:	d001      	beq.n	8008b06 <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 8008b02:	f7ff fe89 	bl	8008818 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8008b06:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8008b0a:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8008b0c:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8008b10:	4619      	mov	r1, r3
 8008b12:	482c      	ldr	r0, [pc, #176]	; (8008bc4 <MX_TIM1_Init+0x138>)
 8008b14:	f7fb fa30 	bl	8003f78 <HAL_TIM_ConfigClockSource>
 8008b18:	4603      	mov	r3, r0
 8008b1a:	2b00      	cmp	r3, #0
 8008b1c:	d001      	beq.n	8008b22 <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 8008b1e:	f7ff fe7b 	bl	8008818 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8008b22:	4828      	ldr	r0, [pc, #160]	; (8008bc4 <MX_TIM1_Init+0x138>)
 8008b24:	f7fb f8ee 	bl	8003d04 <HAL_TIM_PWM_Init>
 8008b28:	4603      	mov	r3, r0
 8008b2a:	2b00      	cmp	r3, #0
 8008b2c:	d001      	beq.n	8008b32 <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 8008b2e:	f7ff fe73 	bl	8008818 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8008b32:	2300      	movs	r3, #0
 8008b34:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8008b36:	2300      	movs	r3, #0
 8008b38:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8008b3a:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8008b3e:	4619      	mov	r1, r3
 8008b40:	4820      	ldr	r0, [pc, #128]	; (8008bc4 <MX_TIM1_Init+0x138>)
 8008b42:	f7fb fde1 	bl	8004708 <HAL_TIMEx_MasterConfigSynchronization>
 8008b46:	4603      	mov	r3, r0
 8008b48:	2b00      	cmp	r3, #0
 8008b4a:	d001      	beq.n	8008b50 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 8008b4c:	f7ff fe64 	bl	8008818 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8008b50:	2360      	movs	r3, #96	; 0x60
 8008b52:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 15;
 8008b54:	230f      	movs	r3, #15
 8008b56:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8008b58:	2300      	movs	r3, #0
 8008b5a:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8008b5c:	2300      	movs	r3, #0
 8008b5e:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8008b60:	2300      	movs	r3, #0
 8008b62:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8008b64:	2300      	movs	r3, #0
 8008b66:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8008b68:	2300      	movs	r3, #0
 8008b6a:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8008b6c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8008b70:	2200      	movs	r2, #0
 8008b72:	4619      	mov	r1, r3
 8008b74:	4813      	ldr	r0, [pc, #76]	; (8008bc4 <MX_TIM1_Init+0x138>)
 8008b76:	f7fb f939 	bl	8003dec <HAL_TIM_PWM_ConfigChannel>
 8008b7a:	4603      	mov	r3, r0
 8008b7c:	2b00      	cmp	r3, #0
 8008b7e:	d001      	beq.n	8008b84 <MX_TIM1_Init+0xf8>
  {
    Error_Handler();
 8008b80:	f7ff fe4a 	bl	8008818 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8008b84:	2300      	movs	r3, #0
 8008b86:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8008b88:	2300      	movs	r3, #0
 8008b8a:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8008b8c:	2300      	movs	r3, #0
 8008b8e:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8008b90:	2300      	movs	r3, #0
 8008b92:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8008b94:	2300      	movs	r3, #0
 8008b96:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8008b98:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8008b9c:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8008b9e:	2300      	movs	r3, #0
 8008ba0:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8008ba2:	1d3b      	adds	r3, r7, #4
 8008ba4:	4619      	mov	r1, r3
 8008ba6:	4807      	ldr	r0, [pc, #28]	; (8008bc4 <MX_TIM1_Init+0x138>)
 8008ba8:	f7fb fe2a 	bl	8004800 <HAL_TIMEx_ConfigBreakDeadTime>
 8008bac:	4603      	mov	r3, r0
 8008bae:	2b00      	cmp	r3, #0
 8008bb0:	d001      	beq.n	8008bb6 <MX_TIM1_Init+0x12a>
  {
    Error_Handler();
 8008bb2:	f7ff fe31 	bl	8008818 <Error_Handler>
  }
  HAL_TIM_MspPostInit(&htim1);
 8008bb6:	4803      	ldr	r0, [pc, #12]	; (8008bc4 <MX_TIM1_Init+0x138>)
 8008bb8:	f000 f95c 	bl	8008e74 <HAL_TIM_MspPostInit>

}
 8008bbc:	bf00      	nop
 8008bbe:	3758      	adds	r7, #88	; 0x58
 8008bc0:	46bd      	mov	sp, r7
 8008bc2:	bd80      	pop	{r7, pc}
 8008bc4:	20000260 	.word	0x20000260
 8008bc8:	40010000 	.word	0x40010000

08008bcc <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8008bcc:	b580      	push	{r7, lr}
 8008bce:	b08e      	sub	sp, #56	; 0x38
 8008bd0:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8008bd2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8008bd6:	2200      	movs	r2, #0
 8008bd8:	601a      	str	r2, [r3, #0]
 8008bda:	605a      	str	r2, [r3, #4]
 8008bdc:	609a      	str	r2, [r3, #8]
 8008bde:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8008be0:	f107 0320 	add.w	r3, r7, #32
 8008be4:	2200      	movs	r2, #0
 8008be6:	601a      	str	r2, [r3, #0]
 8008be8:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8008bea:	1d3b      	adds	r3, r7, #4
 8008bec:	2200      	movs	r2, #0
 8008bee:	601a      	str	r2, [r3, #0]
 8008bf0:	605a      	str	r2, [r3, #4]
 8008bf2:	609a      	str	r2, [r3, #8]
 8008bf4:	60da      	str	r2, [r3, #12]
 8008bf6:	611a      	str	r2, [r3, #16]
 8008bf8:	615a      	str	r2, [r3, #20]
 8008bfa:	619a      	str	r2, [r3, #24]

  htim3.Instance = TIM3;
 8008bfc:	4b3b      	ldr	r3, [pc, #236]	; (8008cec <MX_TIM3_Init+0x120>)
 8008bfe:	4a3c      	ldr	r2, [pc, #240]	; (8008cf0 <MX_TIM3_Init+0x124>)
 8008c00:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 336-1;
 8008c02:	4b3a      	ldr	r3, [pc, #232]	; (8008cec <MX_TIM3_Init+0x120>)
 8008c04:	f240 124f 	movw	r2, #335	; 0x14f
 8008c08:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8008c0a:	4b38      	ldr	r3, [pc, #224]	; (8008cec <MX_TIM3_Init+0x120>)
 8008c0c:	2200      	movs	r2, #0
 8008c0e:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 10000-1;
 8008c10:	4b36      	ldr	r3, [pc, #216]	; (8008cec <MX_TIM3_Init+0x120>)
 8008c12:	f242 720f 	movw	r2, #9999	; 0x270f
 8008c16:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8008c18:	4b34      	ldr	r3, [pc, #208]	; (8008cec <MX_TIM3_Init+0x120>)
 8008c1a:	2200      	movs	r2, #0
 8008c1c:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8008c1e:	4b33      	ldr	r3, [pc, #204]	; (8008cec <MX_TIM3_Init+0x120>)
 8008c20:	2200      	movs	r2, #0
 8008c22:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8008c24:	4831      	ldr	r0, [pc, #196]	; (8008cec <MX_TIM3_Init+0x120>)
 8008c26:	f7fb f842 	bl	8003cae <HAL_TIM_Base_Init>
 8008c2a:	4603      	mov	r3, r0
 8008c2c:	2b00      	cmp	r3, #0
 8008c2e:	d001      	beq.n	8008c34 <MX_TIM3_Init+0x68>
  {
    Error_Handler();
 8008c30:	f7ff fdf2 	bl	8008818 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8008c34:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8008c38:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8008c3a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8008c3e:	4619      	mov	r1, r3
 8008c40:	482a      	ldr	r0, [pc, #168]	; (8008cec <MX_TIM3_Init+0x120>)
 8008c42:	f7fb f999 	bl	8003f78 <HAL_TIM_ConfigClockSource>
 8008c46:	4603      	mov	r3, r0
 8008c48:	2b00      	cmp	r3, #0
 8008c4a:	d001      	beq.n	8008c50 <MX_TIM3_Init+0x84>
  {
    Error_Handler();
 8008c4c:	f7ff fde4 	bl	8008818 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8008c50:	4826      	ldr	r0, [pc, #152]	; (8008cec <MX_TIM3_Init+0x120>)
 8008c52:	f7fb f857 	bl	8003d04 <HAL_TIM_PWM_Init>
 8008c56:	4603      	mov	r3, r0
 8008c58:	2b00      	cmp	r3, #0
 8008c5a:	d001      	beq.n	8008c60 <MX_TIM3_Init+0x94>
  {
    Error_Handler();
 8008c5c:	f7ff fddc 	bl	8008818 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8008c60:	2300      	movs	r3, #0
 8008c62:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8008c64:	2300      	movs	r3, #0
 8008c66:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8008c68:	f107 0320 	add.w	r3, r7, #32
 8008c6c:	4619      	mov	r1, r3
 8008c6e:	481f      	ldr	r0, [pc, #124]	; (8008cec <MX_TIM3_Init+0x120>)
 8008c70:	f7fb fd4a 	bl	8004708 <HAL_TIMEx_MasterConfigSynchronization>
 8008c74:	4603      	mov	r3, r0
 8008c76:	2b00      	cmp	r3, #0
 8008c78:	d001      	beq.n	8008c7e <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 8008c7a:	f7ff fdcd 	bl	8008818 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8008c7e:	2360      	movs	r3, #96	; 0x60
 8008c80:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 620;
 8008c82:	f44f 731b 	mov.w	r3, #620	; 0x26c
 8008c86:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8008c88:	2300      	movs	r3, #0
 8008c8a:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8008c8c:	2300      	movs	r3, #0
 8008c8e:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8008c90:	1d3b      	adds	r3, r7, #4
 8008c92:	2200      	movs	r2, #0
 8008c94:	4619      	mov	r1, r3
 8008c96:	4815      	ldr	r0, [pc, #84]	; (8008cec <MX_TIM3_Init+0x120>)
 8008c98:	f7fb f8a8 	bl	8003dec <HAL_TIM_PWM_ConfigChannel>
 8008c9c:	4603      	mov	r3, r0
 8008c9e:	2b00      	cmp	r3, #0
 8008ca0:	d001      	beq.n	8008ca6 <MX_TIM3_Init+0xda>
  {
    Error_Handler();
 8008ca2:	f7ff fdb9 	bl	8008818 <Error_Handler>
  }
  sConfigOC.Pulse = 120;
 8008ca6:	2378      	movs	r3, #120	; 0x78
 8008ca8:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8008caa:	1d3b      	adds	r3, r7, #4
 8008cac:	2204      	movs	r2, #4
 8008cae:	4619      	mov	r1, r3
 8008cb0:	480e      	ldr	r0, [pc, #56]	; (8008cec <MX_TIM3_Init+0x120>)
 8008cb2:	f7fb f89b 	bl	8003dec <HAL_TIM_PWM_ConfigChannel>
 8008cb6:	4603      	mov	r3, r0
 8008cb8:	2b00      	cmp	r3, #0
 8008cba:	d001      	beq.n	8008cc0 <MX_TIM3_Init+0xf4>
  {
    Error_Handler();
 8008cbc:	f7ff fdac 	bl	8008818 <Error_Handler>
  }
  sConfigOC.Pulse = 420;
 8008cc0:	f44f 73d2 	mov.w	r3, #420	; 0x1a4
 8008cc4:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8008cc6:	1d3b      	adds	r3, r7, #4
 8008cc8:	2208      	movs	r2, #8
 8008cca:	4619      	mov	r1, r3
 8008ccc:	4807      	ldr	r0, [pc, #28]	; (8008cec <MX_TIM3_Init+0x120>)
 8008cce:	f7fb f88d 	bl	8003dec <HAL_TIM_PWM_ConfigChannel>
 8008cd2:	4603      	mov	r3, r0
 8008cd4:	2b00      	cmp	r3, #0
 8008cd6:	d001      	beq.n	8008cdc <MX_TIM3_Init+0x110>
  {
    Error_Handler();
 8008cd8:	f7ff fd9e 	bl	8008818 <Error_Handler>
  }
  HAL_TIM_MspPostInit(&htim3);
 8008cdc:	4803      	ldr	r0, [pc, #12]	; (8008cec <MX_TIM3_Init+0x120>)
 8008cde:	f000 f8c9 	bl	8008e74 <HAL_TIM_MspPostInit>

}
 8008ce2:	bf00      	nop
 8008ce4:	3738      	adds	r7, #56	; 0x38
 8008ce6:	46bd      	mov	sp, r7
 8008ce8:	bd80      	pop	{r7, pc}
 8008cea:	bf00      	nop
 8008cec:	20000220 	.word	0x20000220
 8008cf0:	40000400 	.word	0x40000400

08008cf4 <MX_TIM12_Init>:
/* TIM12 init function */
void MX_TIM12_Init(void)
{
 8008cf4:	b580      	push	{r7, lr}
 8008cf6:	b08c      	sub	sp, #48	; 0x30
 8008cf8:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8008cfa:	f107 0320 	add.w	r3, r7, #32
 8008cfe:	2200      	movs	r2, #0
 8008d00:	601a      	str	r2, [r3, #0]
 8008d02:	605a      	str	r2, [r3, #4]
 8008d04:	609a      	str	r2, [r3, #8]
 8008d06:	60da      	str	r2, [r3, #12]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8008d08:	1d3b      	adds	r3, r7, #4
 8008d0a:	2200      	movs	r2, #0
 8008d0c:	601a      	str	r2, [r3, #0]
 8008d0e:	605a      	str	r2, [r3, #4]
 8008d10:	609a      	str	r2, [r3, #8]
 8008d12:	60da      	str	r2, [r3, #12]
 8008d14:	611a      	str	r2, [r3, #16]
 8008d16:	615a      	str	r2, [r3, #20]
 8008d18:	619a      	str	r2, [r3, #24]

  htim12.Instance = TIM12;
 8008d1a:	4b2d      	ldr	r3, [pc, #180]	; (8008dd0 <MX_TIM12_Init+0xdc>)
 8008d1c:	4a2d      	ldr	r2, [pc, #180]	; (8008dd4 <MX_TIM12_Init+0xe0>)
 8008d1e:	601a      	str	r2, [r3, #0]
  htim12.Init.Prescaler = 336-1;
 8008d20:	4b2b      	ldr	r3, [pc, #172]	; (8008dd0 <MX_TIM12_Init+0xdc>)
 8008d22:	f240 124f 	movw	r2, #335	; 0x14f
 8008d26:	605a      	str	r2, [r3, #4]
  htim12.Init.CounterMode = TIM_COUNTERMODE_UP;
 8008d28:	4b29      	ldr	r3, [pc, #164]	; (8008dd0 <MX_TIM12_Init+0xdc>)
 8008d2a:	2200      	movs	r2, #0
 8008d2c:	609a      	str	r2, [r3, #8]
  htim12.Init.Period = 10000-1;
 8008d2e:	4b28      	ldr	r3, [pc, #160]	; (8008dd0 <MX_TIM12_Init+0xdc>)
 8008d30:	f242 720f 	movw	r2, #9999	; 0x270f
 8008d34:	60da      	str	r2, [r3, #12]
  htim12.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8008d36:	4b26      	ldr	r3, [pc, #152]	; (8008dd0 <MX_TIM12_Init+0xdc>)
 8008d38:	2200      	movs	r2, #0
 8008d3a:	611a      	str	r2, [r3, #16]
  htim12.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8008d3c:	4b24      	ldr	r3, [pc, #144]	; (8008dd0 <MX_TIM12_Init+0xdc>)
 8008d3e:	2200      	movs	r2, #0
 8008d40:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim12) != HAL_OK)
 8008d42:	4823      	ldr	r0, [pc, #140]	; (8008dd0 <MX_TIM12_Init+0xdc>)
 8008d44:	f7fa ffb3 	bl	8003cae <HAL_TIM_Base_Init>
 8008d48:	4603      	mov	r3, r0
 8008d4a:	2b00      	cmp	r3, #0
 8008d4c:	d001      	beq.n	8008d52 <MX_TIM12_Init+0x5e>
  {
    Error_Handler();
 8008d4e:	f7ff fd63 	bl	8008818 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8008d52:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8008d56:	623b      	str	r3, [r7, #32]
  if (HAL_TIM_ConfigClockSource(&htim12, &sClockSourceConfig) != HAL_OK)
 8008d58:	f107 0320 	add.w	r3, r7, #32
 8008d5c:	4619      	mov	r1, r3
 8008d5e:	481c      	ldr	r0, [pc, #112]	; (8008dd0 <MX_TIM12_Init+0xdc>)
 8008d60:	f7fb f90a 	bl	8003f78 <HAL_TIM_ConfigClockSource>
 8008d64:	4603      	mov	r3, r0
 8008d66:	2b00      	cmp	r3, #0
 8008d68:	d001      	beq.n	8008d6e <MX_TIM12_Init+0x7a>
  {
    Error_Handler();
 8008d6a:	f7ff fd55 	bl	8008818 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim12) != HAL_OK)
 8008d6e:	4818      	ldr	r0, [pc, #96]	; (8008dd0 <MX_TIM12_Init+0xdc>)
 8008d70:	f7fa ffc8 	bl	8003d04 <HAL_TIM_PWM_Init>
 8008d74:	4603      	mov	r3, r0
 8008d76:	2b00      	cmp	r3, #0
 8008d78:	d001      	beq.n	8008d7e <MX_TIM12_Init+0x8a>
  {
    Error_Handler();
 8008d7a:	f7ff fd4d 	bl	8008818 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8008d7e:	2360      	movs	r3, #96	; 0x60
 8008d80:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 350;
 8008d82:	f44f 73af 	mov.w	r3, #350	; 0x15e
 8008d86:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8008d88:	2300      	movs	r3, #0
 8008d8a:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8008d8c:	2300      	movs	r3, #0
 8008d8e:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim12, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8008d90:	1d3b      	adds	r3, r7, #4
 8008d92:	2200      	movs	r2, #0
 8008d94:	4619      	mov	r1, r3
 8008d96:	480e      	ldr	r0, [pc, #56]	; (8008dd0 <MX_TIM12_Init+0xdc>)
 8008d98:	f7fb f828 	bl	8003dec <HAL_TIM_PWM_ConfigChannel>
 8008d9c:	4603      	mov	r3, r0
 8008d9e:	2b00      	cmp	r3, #0
 8008da0:	d001      	beq.n	8008da6 <MX_TIM12_Init+0xb2>
  {
    Error_Handler();
 8008da2:	f7ff fd39 	bl	8008818 <Error_Handler>
  }
  sConfigOC.Pulse = 620;
 8008da6:	f44f 731b 	mov.w	r3, #620	; 0x26c
 8008daa:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_PWM_ConfigChannel(&htim12, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8008dac:	1d3b      	adds	r3, r7, #4
 8008dae:	2204      	movs	r2, #4
 8008db0:	4619      	mov	r1, r3
 8008db2:	4807      	ldr	r0, [pc, #28]	; (8008dd0 <MX_TIM12_Init+0xdc>)
 8008db4:	f7fb f81a 	bl	8003dec <HAL_TIM_PWM_ConfigChannel>
 8008db8:	4603      	mov	r3, r0
 8008dba:	2b00      	cmp	r3, #0
 8008dbc:	d001      	beq.n	8008dc2 <MX_TIM12_Init+0xce>
  {
    Error_Handler();
 8008dbe:	f7ff fd2b 	bl	8008818 <Error_Handler>
  }
  HAL_TIM_MspPostInit(&htim12);
 8008dc2:	4803      	ldr	r0, [pc, #12]	; (8008dd0 <MX_TIM12_Init+0xdc>)
 8008dc4:	f000 f856 	bl	8008e74 <HAL_TIM_MspPostInit>

}
 8008dc8:	bf00      	nop
 8008dca:	3730      	adds	r7, #48	; 0x30
 8008dcc:	46bd      	mov	sp, r7
 8008dce:	bd80      	pop	{r7, pc}
 8008dd0:	200002a0 	.word	0x200002a0
 8008dd4:	40001800 	.word	0x40001800

08008dd8 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8008dd8:	b480      	push	{r7}
 8008dda:	b087      	sub	sp, #28
 8008ddc:	af00      	add	r7, sp, #0
 8008dde:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8008de0:	687b      	ldr	r3, [r7, #4]
 8008de2:	681b      	ldr	r3, [r3, #0]
 8008de4:	4a1f      	ldr	r2, [pc, #124]	; (8008e64 <HAL_TIM_Base_MspInit+0x8c>)
 8008de6:	4293      	cmp	r3, r2
 8008de8:	d10e      	bne.n	8008e08 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8008dea:	2300      	movs	r3, #0
 8008dec:	617b      	str	r3, [r7, #20]
 8008dee:	4a1e      	ldr	r2, [pc, #120]	; (8008e68 <HAL_TIM_Base_MspInit+0x90>)
 8008df0:	4b1d      	ldr	r3, [pc, #116]	; (8008e68 <HAL_TIM_Base_MspInit+0x90>)
 8008df2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008df4:	f043 0301 	orr.w	r3, r3, #1
 8008df8:	6453      	str	r3, [r2, #68]	; 0x44
 8008dfa:	4b1b      	ldr	r3, [pc, #108]	; (8008e68 <HAL_TIM_Base_MspInit+0x90>)
 8008dfc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008dfe:	f003 0301 	and.w	r3, r3, #1
 8008e02:	617b      	str	r3, [r7, #20]
 8008e04:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_TIM12_CLK_ENABLE();
  /* USER CODE BEGIN TIM12_MspInit 1 */

  /* USER CODE END TIM12_MspInit 1 */
  }
}
 8008e06:	e026      	b.n	8008e56 <HAL_TIM_Base_MspInit+0x7e>
  else if(tim_baseHandle->Instance==TIM3)
 8008e08:	687b      	ldr	r3, [r7, #4]
 8008e0a:	681b      	ldr	r3, [r3, #0]
 8008e0c:	4a17      	ldr	r2, [pc, #92]	; (8008e6c <HAL_TIM_Base_MspInit+0x94>)
 8008e0e:	4293      	cmp	r3, r2
 8008e10:	d10e      	bne.n	8008e30 <HAL_TIM_Base_MspInit+0x58>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8008e12:	2300      	movs	r3, #0
 8008e14:	613b      	str	r3, [r7, #16]
 8008e16:	4a14      	ldr	r2, [pc, #80]	; (8008e68 <HAL_TIM_Base_MspInit+0x90>)
 8008e18:	4b13      	ldr	r3, [pc, #76]	; (8008e68 <HAL_TIM_Base_MspInit+0x90>)
 8008e1a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008e1c:	f043 0302 	orr.w	r3, r3, #2
 8008e20:	6413      	str	r3, [r2, #64]	; 0x40
 8008e22:	4b11      	ldr	r3, [pc, #68]	; (8008e68 <HAL_TIM_Base_MspInit+0x90>)
 8008e24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008e26:	f003 0302 	and.w	r3, r3, #2
 8008e2a:	613b      	str	r3, [r7, #16]
 8008e2c:	693b      	ldr	r3, [r7, #16]
}
 8008e2e:	e012      	b.n	8008e56 <HAL_TIM_Base_MspInit+0x7e>
  else if(tim_baseHandle->Instance==TIM12)
 8008e30:	687b      	ldr	r3, [r7, #4]
 8008e32:	681b      	ldr	r3, [r3, #0]
 8008e34:	4a0e      	ldr	r2, [pc, #56]	; (8008e70 <HAL_TIM_Base_MspInit+0x98>)
 8008e36:	4293      	cmp	r3, r2
 8008e38:	d10d      	bne.n	8008e56 <HAL_TIM_Base_MspInit+0x7e>
    __HAL_RCC_TIM12_CLK_ENABLE();
 8008e3a:	2300      	movs	r3, #0
 8008e3c:	60fb      	str	r3, [r7, #12]
 8008e3e:	4a0a      	ldr	r2, [pc, #40]	; (8008e68 <HAL_TIM_Base_MspInit+0x90>)
 8008e40:	4b09      	ldr	r3, [pc, #36]	; (8008e68 <HAL_TIM_Base_MspInit+0x90>)
 8008e42:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008e44:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008e48:	6413      	str	r3, [r2, #64]	; 0x40
 8008e4a:	4b07      	ldr	r3, [pc, #28]	; (8008e68 <HAL_TIM_Base_MspInit+0x90>)
 8008e4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008e4e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008e52:	60fb      	str	r3, [r7, #12]
 8008e54:	68fb      	ldr	r3, [r7, #12]
}
 8008e56:	bf00      	nop
 8008e58:	371c      	adds	r7, #28
 8008e5a:	46bd      	mov	sp, r7
 8008e5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e60:	4770      	bx	lr
 8008e62:	bf00      	nop
 8008e64:	40010000 	.word	0x40010000
 8008e68:	40023800 	.word	0x40023800
 8008e6c:	40000400 	.word	0x40000400
 8008e70:	40001800 	.word	0x40001800

08008e74 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8008e74:	b580      	push	{r7, lr}
 8008e76:	b08c      	sub	sp, #48	; 0x30
 8008e78:	af00      	add	r7, sp, #0
 8008e7a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8008e7c:	f107 031c 	add.w	r3, r7, #28
 8008e80:	2200      	movs	r2, #0
 8008e82:	601a      	str	r2, [r3, #0]
 8008e84:	605a      	str	r2, [r3, #4]
 8008e86:	609a      	str	r2, [r3, #8]
 8008e88:	60da      	str	r2, [r3, #12]
 8008e8a:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 8008e8c:	687b      	ldr	r3, [r7, #4]
 8008e8e:	681b      	ldr	r3, [r3, #0]
 8008e90:	4a46      	ldr	r2, [pc, #280]	; (8008fac <HAL_TIM_MspPostInit+0x138>)
 8008e92:	4293      	cmp	r3, r2
 8008e94:	d11f      	bne.n	8008ed6 <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8008e96:	2300      	movs	r3, #0
 8008e98:	61bb      	str	r3, [r7, #24]
 8008e9a:	4a45      	ldr	r2, [pc, #276]	; (8008fb0 <HAL_TIM_MspPostInit+0x13c>)
 8008e9c:	4b44      	ldr	r3, [pc, #272]	; (8008fb0 <HAL_TIM_MspPostInit+0x13c>)
 8008e9e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008ea0:	f043 0301 	orr.w	r3, r3, #1
 8008ea4:	6313      	str	r3, [r2, #48]	; 0x30
 8008ea6:	4b42      	ldr	r3, [pc, #264]	; (8008fb0 <HAL_TIM_MspPostInit+0x13c>)
 8008ea8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008eaa:	f003 0301 	and.w	r3, r3, #1
 8008eae:	61bb      	str	r3, [r7, #24]
 8008eb0:	69bb      	ldr	r3, [r7, #24]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8008eb2:	f44f 7380 	mov.w	r3, #256	; 0x100
 8008eb6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008eb8:	2302      	movs	r3, #2
 8008eba:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008ebc:	2300      	movs	r3, #0
 8008ebe:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8008ec0:	2300      	movs	r3, #0
 8008ec2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8008ec4:	2301      	movs	r3, #1
 8008ec6:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8008ec8:	f107 031c 	add.w	r3, r7, #28
 8008ecc:	4619      	mov	r1, r3
 8008ece:	4839      	ldr	r0, [pc, #228]	; (8008fb4 <HAL_TIM_MspPostInit+0x140>)
 8008ed0:	f7f7 fcc8 	bl	8000864 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM12_MspPostInit 1 */

  /* USER CODE END TIM12_MspPostInit 1 */
  }

}
 8008ed4:	e065      	b.n	8008fa2 <HAL_TIM_MspPostInit+0x12e>
  else if(timHandle->Instance==TIM3)
 8008ed6:	687b      	ldr	r3, [r7, #4]
 8008ed8:	681b      	ldr	r3, [r3, #0]
 8008eda:	4a37      	ldr	r2, [pc, #220]	; (8008fb8 <HAL_TIM_MspPostInit+0x144>)
 8008edc:	4293      	cmp	r3, r2
 8008ede:	d13c      	bne.n	8008f5a <HAL_TIM_MspPostInit+0xe6>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8008ee0:	2300      	movs	r3, #0
 8008ee2:	617b      	str	r3, [r7, #20]
 8008ee4:	4a32      	ldr	r2, [pc, #200]	; (8008fb0 <HAL_TIM_MspPostInit+0x13c>)
 8008ee6:	4b32      	ldr	r3, [pc, #200]	; (8008fb0 <HAL_TIM_MspPostInit+0x13c>)
 8008ee8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008eea:	f043 0302 	orr.w	r3, r3, #2
 8008eee:	6313      	str	r3, [r2, #48]	; 0x30
 8008ef0:	4b2f      	ldr	r3, [pc, #188]	; (8008fb0 <HAL_TIM_MspPostInit+0x13c>)
 8008ef2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008ef4:	f003 0302 	and.w	r3, r3, #2
 8008ef8:	617b      	str	r3, [r7, #20]
 8008efa:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8008efc:	2300      	movs	r3, #0
 8008efe:	613b      	str	r3, [r7, #16]
 8008f00:	4a2b      	ldr	r2, [pc, #172]	; (8008fb0 <HAL_TIM_MspPostInit+0x13c>)
 8008f02:	4b2b      	ldr	r3, [pc, #172]	; (8008fb0 <HAL_TIM_MspPostInit+0x13c>)
 8008f04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008f06:	f043 0304 	orr.w	r3, r3, #4
 8008f0a:	6313      	str	r3, [r2, #48]	; 0x30
 8008f0c:	4b28      	ldr	r3, [pc, #160]	; (8008fb0 <HAL_TIM_MspPostInit+0x13c>)
 8008f0e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008f10:	f003 0304 	and.w	r3, r3, #4
 8008f14:	613b      	str	r3, [r7, #16]
 8008f16:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_5;
 8008f18:	2321      	movs	r3, #33	; 0x21
 8008f1a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008f1c:	2302      	movs	r3, #2
 8008f1e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008f20:	2300      	movs	r3, #0
 8008f22:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8008f24:	2300      	movs	r3, #0
 8008f26:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8008f28:	2302      	movs	r3, #2
 8008f2a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8008f2c:	f107 031c 	add.w	r3, r7, #28
 8008f30:	4619      	mov	r1, r3
 8008f32:	4822      	ldr	r0, [pc, #136]	; (8008fbc <HAL_TIM_MspPostInit+0x148>)
 8008f34:	f7f7 fc96 	bl	8000864 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8008f38:	2340      	movs	r3, #64	; 0x40
 8008f3a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008f3c:	2302      	movs	r3, #2
 8008f3e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008f40:	2300      	movs	r3, #0
 8008f42:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8008f44:	2300      	movs	r3, #0
 8008f46:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8008f48:	2302      	movs	r3, #2
 8008f4a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8008f4c:	f107 031c 	add.w	r3, r7, #28
 8008f50:	4619      	mov	r1, r3
 8008f52:	481b      	ldr	r0, [pc, #108]	; (8008fc0 <HAL_TIM_MspPostInit+0x14c>)
 8008f54:	f7f7 fc86 	bl	8000864 <HAL_GPIO_Init>
}
 8008f58:	e023      	b.n	8008fa2 <HAL_TIM_MspPostInit+0x12e>
  else if(timHandle->Instance==TIM12)
 8008f5a:	687b      	ldr	r3, [r7, #4]
 8008f5c:	681b      	ldr	r3, [r3, #0]
 8008f5e:	4a19      	ldr	r2, [pc, #100]	; (8008fc4 <HAL_TIM_MspPostInit+0x150>)
 8008f60:	4293      	cmp	r3, r2
 8008f62:	d11e      	bne.n	8008fa2 <HAL_TIM_MspPostInit+0x12e>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8008f64:	2300      	movs	r3, #0
 8008f66:	60fb      	str	r3, [r7, #12]
 8008f68:	4a11      	ldr	r2, [pc, #68]	; (8008fb0 <HAL_TIM_MspPostInit+0x13c>)
 8008f6a:	4b11      	ldr	r3, [pc, #68]	; (8008fb0 <HAL_TIM_MspPostInit+0x13c>)
 8008f6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008f6e:	f043 0302 	orr.w	r3, r3, #2
 8008f72:	6313      	str	r3, [r2, #48]	; 0x30
 8008f74:	4b0e      	ldr	r3, [pc, #56]	; (8008fb0 <HAL_TIM_MspPostInit+0x13c>)
 8008f76:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008f78:	f003 0302 	and.w	r3, r3, #2
 8008f7c:	60fb      	str	r3, [r7, #12]
 8008f7e:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8008f80:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8008f84:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008f86:	2302      	movs	r3, #2
 8008f88:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008f8a:	2300      	movs	r3, #0
 8008f8c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8008f8e:	2300      	movs	r3, #0
 8008f90:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM12;
 8008f92:	2309      	movs	r3, #9
 8008f94:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8008f96:	f107 031c 	add.w	r3, r7, #28
 8008f9a:	4619      	mov	r1, r3
 8008f9c:	4807      	ldr	r0, [pc, #28]	; (8008fbc <HAL_TIM_MspPostInit+0x148>)
 8008f9e:	f7f7 fc61 	bl	8000864 <HAL_GPIO_Init>
}
 8008fa2:	bf00      	nop
 8008fa4:	3730      	adds	r7, #48	; 0x30
 8008fa6:	46bd      	mov	sp, r7
 8008fa8:	bd80      	pop	{r7, pc}
 8008faa:	bf00      	nop
 8008fac:	40010000 	.word	0x40010000
 8008fb0:	40023800 	.word	0x40023800
 8008fb4:	40020000 	.word	0x40020000
 8008fb8:	40000400 	.word	0x40000400
 8008fbc:	40020400 	.word	0x40020400
 8008fc0:	40020800 	.word	0x40020800
 8008fc4:	40001800 	.word	0x40001800

08008fc8 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart3;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8008fc8:	b580      	push	{r7, lr}
 8008fca:	af00      	add	r7, sp, #0

  huart2.Instance = USART2;
 8008fcc:	4b11      	ldr	r3, [pc, #68]	; (8009014 <MX_USART2_UART_Init+0x4c>)
 8008fce:	4a12      	ldr	r2, [pc, #72]	; (8009018 <MX_USART2_UART_Init+0x50>)
 8008fd0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 8008fd2:	4b10      	ldr	r3, [pc, #64]	; (8009014 <MX_USART2_UART_Init+0x4c>)
 8008fd4:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8008fd8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8008fda:	4b0e      	ldr	r3, [pc, #56]	; (8009014 <MX_USART2_UART_Init+0x4c>)
 8008fdc:	2200      	movs	r2, #0
 8008fde:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8008fe0:	4b0c      	ldr	r3, [pc, #48]	; (8009014 <MX_USART2_UART_Init+0x4c>)
 8008fe2:	2200      	movs	r2, #0
 8008fe4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8008fe6:	4b0b      	ldr	r3, [pc, #44]	; (8009014 <MX_USART2_UART_Init+0x4c>)
 8008fe8:	2200      	movs	r2, #0
 8008fea:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8008fec:	4b09      	ldr	r3, [pc, #36]	; (8009014 <MX_USART2_UART_Init+0x4c>)
 8008fee:	220c      	movs	r2, #12
 8008ff0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8008ff2:	4b08      	ldr	r3, [pc, #32]	; (8009014 <MX_USART2_UART_Init+0x4c>)
 8008ff4:	2200      	movs	r2, #0
 8008ff6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8008ff8:	4b06      	ldr	r3, [pc, #24]	; (8009014 <MX_USART2_UART_Init+0x4c>)
 8008ffa:	2200      	movs	r2, #0
 8008ffc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8008ffe:	4805      	ldr	r0, [pc, #20]	; (8009014 <MX_USART2_UART_Init+0x4c>)
 8009000:	f7fb fc50 	bl	80048a4 <HAL_UART_Init>
 8009004:	4603      	mov	r3, r0
 8009006:	2b00      	cmp	r3, #0
 8009008:	d001      	beq.n	800900e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800900a:	f7ff fc05 	bl	8008818 <Error_Handler>
  }

}
 800900e:	bf00      	nop
 8009010:	bd80      	pop	{r7, pc}
 8009012:	bf00      	nop
 8009014:	20000320 	.word	0x20000320
 8009018:	40004400 	.word	0x40004400

0800901c <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 800901c:	b580      	push	{r7, lr}
 800901e:	af00      	add	r7, sp, #0

  huart3.Instance = USART3;
 8009020:	4b11      	ldr	r3, [pc, #68]	; (8009068 <MX_USART3_UART_Init+0x4c>)
 8009022:	4a12      	ldr	r2, [pc, #72]	; (800906c <MX_USART3_UART_Init+0x50>)
 8009024:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8009026:	4b10      	ldr	r3, [pc, #64]	; (8009068 <MX_USART3_UART_Init+0x4c>)
 8009028:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800902c:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800902e:	4b0e      	ldr	r3, [pc, #56]	; (8009068 <MX_USART3_UART_Init+0x4c>)
 8009030:	2200      	movs	r2, #0
 8009032:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8009034:	4b0c      	ldr	r3, [pc, #48]	; (8009068 <MX_USART3_UART_Init+0x4c>)
 8009036:	2200      	movs	r2, #0
 8009038:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800903a:	4b0b      	ldr	r3, [pc, #44]	; (8009068 <MX_USART3_UART_Init+0x4c>)
 800903c:	2200      	movs	r2, #0
 800903e:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8009040:	4b09      	ldr	r3, [pc, #36]	; (8009068 <MX_USART3_UART_Init+0x4c>)
 8009042:	220c      	movs	r2, #12
 8009044:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8009046:	4b08      	ldr	r3, [pc, #32]	; (8009068 <MX_USART3_UART_Init+0x4c>)
 8009048:	2200      	movs	r2, #0
 800904a:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 800904c:	4b06      	ldr	r3, [pc, #24]	; (8009068 <MX_USART3_UART_Init+0x4c>)
 800904e:	2200      	movs	r2, #0
 8009050:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8009052:	4805      	ldr	r0, [pc, #20]	; (8009068 <MX_USART3_UART_Init+0x4c>)
 8009054:	f7fb fc26 	bl	80048a4 <HAL_UART_Init>
 8009058:	4603      	mov	r3, r0
 800905a:	2b00      	cmp	r3, #0
 800905c:	d001      	beq.n	8009062 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 800905e:	f7ff fbdb 	bl	8008818 <Error_Handler>
  }

}
 8009062:	bf00      	nop
 8009064:	bd80      	pop	{r7, pc}
 8009066:	bf00      	nop
 8009068:	200002e0 	.word	0x200002e0
 800906c:	40004800 	.word	0x40004800

08009070 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8009070:	b580      	push	{r7, lr}
 8009072:	b08c      	sub	sp, #48	; 0x30
 8009074:	af00      	add	r7, sp, #0
 8009076:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8009078:	f107 031c 	add.w	r3, r7, #28
 800907c:	2200      	movs	r2, #0
 800907e:	601a      	str	r2, [r3, #0]
 8009080:	605a      	str	r2, [r3, #4]
 8009082:	609a      	str	r2, [r3, #8]
 8009084:	60da      	str	r2, [r3, #12]
 8009086:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 8009088:	687b      	ldr	r3, [r7, #4]
 800908a:	681b      	ldr	r3, [r3, #0]
 800908c:	4a42      	ldr	r2, [pc, #264]	; (8009198 <HAL_UART_MspInit+0x128>)
 800908e:	4293      	cmp	r3, r2
 8009090:	d12c      	bne.n	80090ec <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8009092:	2300      	movs	r3, #0
 8009094:	61bb      	str	r3, [r7, #24]
 8009096:	4a41      	ldr	r2, [pc, #260]	; (800919c <HAL_UART_MspInit+0x12c>)
 8009098:	4b40      	ldr	r3, [pc, #256]	; (800919c <HAL_UART_MspInit+0x12c>)
 800909a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800909c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80090a0:	6413      	str	r3, [r2, #64]	; 0x40
 80090a2:	4b3e      	ldr	r3, [pc, #248]	; (800919c <HAL_UART_MspInit+0x12c>)
 80090a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80090a6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80090aa:	61bb      	str	r3, [r7, #24]
 80090ac:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80090ae:	2300      	movs	r3, #0
 80090b0:	617b      	str	r3, [r7, #20]
 80090b2:	4a3a      	ldr	r2, [pc, #232]	; (800919c <HAL_UART_MspInit+0x12c>)
 80090b4:	4b39      	ldr	r3, [pc, #228]	; (800919c <HAL_UART_MspInit+0x12c>)
 80090b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80090b8:	f043 0301 	orr.w	r3, r3, #1
 80090bc:	6313      	str	r3, [r2, #48]	; 0x30
 80090be:	4b37      	ldr	r3, [pc, #220]	; (800919c <HAL_UART_MspInit+0x12c>)
 80090c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80090c2:	f003 0301 	and.w	r3, r3, #1
 80090c6:	617b      	str	r3, [r7, #20]
 80090c8:	697b      	ldr	r3, [r7, #20]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80090ca:	230c      	movs	r3, #12
 80090cc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80090ce:	2302      	movs	r3, #2
 80090d0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80090d2:	2300      	movs	r3, #0
 80090d4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80090d6:	2303      	movs	r3, #3
 80090d8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80090da:	2307      	movs	r3, #7
 80090dc:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80090de:	f107 031c 	add.w	r3, r7, #28
 80090e2:	4619      	mov	r1, r3
 80090e4:	482e      	ldr	r0, [pc, #184]	; (80091a0 <HAL_UART_MspInit+0x130>)
 80090e6:	f7f7 fbbd 	bl	8000864 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 80090ea:	e050      	b.n	800918e <HAL_UART_MspInit+0x11e>
  else if(uartHandle->Instance==USART3)
 80090ec:	687b      	ldr	r3, [r7, #4]
 80090ee:	681b      	ldr	r3, [r3, #0]
 80090f0:	4a2c      	ldr	r2, [pc, #176]	; (80091a4 <HAL_UART_MspInit+0x134>)
 80090f2:	4293      	cmp	r3, r2
 80090f4:	d14b      	bne.n	800918e <HAL_UART_MspInit+0x11e>
    __HAL_RCC_USART3_CLK_ENABLE();
 80090f6:	2300      	movs	r3, #0
 80090f8:	613b      	str	r3, [r7, #16]
 80090fa:	4a28      	ldr	r2, [pc, #160]	; (800919c <HAL_UART_MspInit+0x12c>)
 80090fc:	4b27      	ldr	r3, [pc, #156]	; (800919c <HAL_UART_MspInit+0x12c>)
 80090fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009100:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8009104:	6413      	str	r3, [r2, #64]	; 0x40
 8009106:	4b25      	ldr	r3, [pc, #148]	; (800919c <HAL_UART_MspInit+0x12c>)
 8009108:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800910a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800910e:	613b      	str	r3, [r7, #16]
 8009110:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8009112:	2300      	movs	r3, #0
 8009114:	60fb      	str	r3, [r7, #12]
 8009116:	4a21      	ldr	r2, [pc, #132]	; (800919c <HAL_UART_MspInit+0x12c>)
 8009118:	4b20      	ldr	r3, [pc, #128]	; (800919c <HAL_UART_MspInit+0x12c>)
 800911a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800911c:	f043 0302 	orr.w	r3, r3, #2
 8009120:	6313      	str	r3, [r2, #48]	; 0x30
 8009122:	4b1e      	ldr	r3, [pc, #120]	; (800919c <HAL_UART_MspInit+0x12c>)
 8009124:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009126:	f003 0302 	and.w	r3, r3, #2
 800912a:	60fb      	str	r3, [r7, #12]
 800912c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800912e:	2300      	movs	r3, #0
 8009130:	60bb      	str	r3, [r7, #8]
 8009132:	4a1a      	ldr	r2, [pc, #104]	; (800919c <HAL_UART_MspInit+0x12c>)
 8009134:	4b19      	ldr	r3, [pc, #100]	; (800919c <HAL_UART_MspInit+0x12c>)
 8009136:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009138:	f043 0308 	orr.w	r3, r3, #8
 800913c:	6313      	str	r3, [r2, #48]	; 0x30
 800913e:	4b17      	ldr	r3, [pc, #92]	; (800919c <HAL_UART_MspInit+0x12c>)
 8009140:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009142:	f003 0308 	and.w	r3, r3, #8
 8009146:	60bb      	str	r3, [r7, #8]
 8009148:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 800914a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800914e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009150:	2302      	movs	r3, #2
 8009152:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009154:	2300      	movs	r3, #0
 8009156:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8009158:	2303      	movs	r3, #3
 800915a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 800915c:	2307      	movs	r3, #7
 800915e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8009160:	f107 031c 	add.w	r3, r7, #28
 8009164:	4619      	mov	r1, r3
 8009166:	4810      	ldr	r0, [pc, #64]	; (80091a8 <HAL_UART_MspInit+0x138>)
 8009168:	f7f7 fb7c 	bl	8000864 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 800916c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8009170:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009172:	2302      	movs	r3, #2
 8009174:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009176:	2300      	movs	r3, #0
 8009178:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800917a:	2303      	movs	r3, #3
 800917c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 800917e:	2307      	movs	r3, #7
 8009180:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8009182:	f107 031c 	add.w	r3, r7, #28
 8009186:	4619      	mov	r1, r3
 8009188:	4808      	ldr	r0, [pc, #32]	; (80091ac <HAL_UART_MspInit+0x13c>)
 800918a:	f7f7 fb6b 	bl	8000864 <HAL_GPIO_Init>
}
 800918e:	bf00      	nop
 8009190:	3730      	adds	r7, #48	; 0x30
 8009192:	46bd      	mov	sp, r7
 8009194:	bd80      	pop	{r7, pc}
 8009196:	bf00      	nop
 8009198:	40004400 	.word	0x40004400
 800919c:	40023800 	.word	0x40023800
 80091a0:	40020000 	.word	0x40020000
 80091a4:	40004800 	.word	0x40004800
 80091a8:	40020400 	.word	0x40020400
 80091ac:	40020c00 	.word	0x40020c00

080091b0 <MX_USB_HOST_Init>:
/**
  * Init USB host library, add supported class and start the library
  * @retval None
  */
void MX_USB_HOST_Init(void)
{
 80091b0:	b580      	push	{r7, lr}
 80091b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HOST_Init_PreTreatment */

  /* USER CODE END USB_HOST_Init_PreTreatment */

  /* Init host Library, add supported class and start the library. */
  if (USBH_Init(&hUsbHostFS, USBH_UserProcess, HOST_FS) != USBH_OK)
 80091b4:	2201      	movs	r2, #1
 80091b6:	490e      	ldr	r1, [pc, #56]	; (80091f0 <MX_USB_HOST_Init+0x40>)
 80091b8:	480e      	ldr	r0, [pc, #56]	; (80091f4 <MX_USB_HOST_Init+0x44>)
 80091ba:	f7fd fd5f 	bl	8006c7c <USBH_Init>
 80091be:	4603      	mov	r3, r0
 80091c0:	2b00      	cmp	r3, #0
 80091c2:	d001      	beq.n	80091c8 <MX_USB_HOST_Init+0x18>
  {
    Error_Handler();
 80091c4:	f7ff fb28 	bl	8008818 <Error_Handler>
  }
  if (USBH_RegisterClass(&hUsbHostFS, USBH_CDC_CLASS) != USBH_OK)
 80091c8:	490b      	ldr	r1, [pc, #44]	; (80091f8 <MX_USB_HOST_Init+0x48>)
 80091ca:	480a      	ldr	r0, [pc, #40]	; (80091f4 <MX_USB_HOST_Init+0x44>)
 80091cc:	f7fd fdc9 	bl	8006d62 <USBH_RegisterClass>
 80091d0:	4603      	mov	r3, r0
 80091d2:	2b00      	cmp	r3, #0
 80091d4:	d001      	beq.n	80091da <MX_USB_HOST_Init+0x2a>
  {
    Error_Handler();
 80091d6:	f7ff fb1f 	bl	8008818 <Error_Handler>
  }
  if (USBH_Start(&hUsbHostFS) != USBH_OK)
 80091da:	4806      	ldr	r0, [pc, #24]	; (80091f4 <MX_USB_HOST_Init+0x44>)
 80091dc:	f7fd fe4e 	bl	8006e7c <USBH_Start>
 80091e0:	4603      	mov	r3, r0
 80091e2:	2b00      	cmp	r3, #0
 80091e4:	d001      	beq.n	80091ea <MX_USB_HOST_Init+0x3a>
  {
    Error_Handler();
 80091e6:	f7ff fb17 	bl	8008818 <Error_Handler>
  }
  /* USER CODE BEGIN USB_HOST_Init_PostTreatment */

  /* USER CODE END USB_HOST_Init_PostTreatment */
}
 80091ea:	bf00      	nop
 80091ec:	bd80      	pop	{r7, pc}
 80091ee:	bf00      	nop
 80091f0:	08009211 	.word	0x08009211
 80091f4:	20000360 	.word	0x20000360
 80091f8:	20000008 	.word	0x20000008

080091fc <MX_USB_HOST_Process>:

/*
 * Background task
 */
void MX_USB_HOST_Process(void)
{
 80091fc:	b580      	push	{r7, lr}
 80091fe:	af00      	add	r7, sp, #0
  /* USB Host Background task */
  USBH_Process(&hUsbHostFS);
 8009200:	4802      	ldr	r0, [pc, #8]	; (800920c <MX_USB_HOST_Process+0x10>)
 8009202:	f7fd fe4b 	bl	8006e9c <USBH_Process>
}
 8009206:	bf00      	nop
 8009208:	bd80      	pop	{r7, pc}
 800920a:	bf00      	nop
 800920c:	20000360 	.word	0x20000360

08009210 <USBH_UserProcess>:
/*
 * user callback definition
 */
static void USBH_UserProcess  (USBH_HandleTypeDef *phost, uint8_t id)
{
 8009210:	b480      	push	{r7}
 8009212:	b083      	sub	sp, #12
 8009214:	af00      	add	r7, sp, #0
 8009216:	6078      	str	r0, [r7, #4]
 8009218:	460b      	mov	r3, r1
 800921a:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN CALL_BACK_1 */
  switch(id)
 800921c:	78fb      	ldrb	r3, [r7, #3]
 800921e:	3b01      	subs	r3, #1
 8009220:	2b04      	cmp	r3, #4
 8009222:	d819      	bhi.n	8009258 <USBH_UserProcess+0x48>
 8009224:	a201      	add	r2, pc, #4	; (adr r2, 800922c <USBH_UserProcess+0x1c>)
 8009226:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800922a:	bf00      	nop
 800922c:	08009259 	.word	0x08009259
 8009230:	08009249 	.word	0x08009249
 8009234:	08009259 	.word	0x08009259
 8009238:	08009251 	.word	0x08009251
 800923c:	08009241 	.word	0x08009241
  {
  case HOST_USER_SELECT_CONFIGURATION:
  break;

  case HOST_USER_DISCONNECTION:
  Appli_state = APPLICATION_DISCONNECT;
 8009240:	4b09      	ldr	r3, [pc, #36]	; (8009268 <USBH_UserProcess+0x58>)
 8009242:	2203      	movs	r2, #3
 8009244:	701a      	strb	r2, [r3, #0]
  break;
 8009246:	e008      	b.n	800925a <USBH_UserProcess+0x4a>

  case HOST_USER_CLASS_ACTIVE:
  Appli_state = APPLICATION_READY;
 8009248:	4b07      	ldr	r3, [pc, #28]	; (8009268 <USBH_UserProcess+0x58>)
 800924a:	2202      	movs	r2, #2
 800924c:	701a      	strb	r2, [r3, #0]
  break;
 800924e:	e004      	b.n	800925a <USBH_UserProcess+0x4a>

  case HOST_USER_CONNECTION:
  Appli_state = APPLICATION_START;
 8009250:	4b05      	ldr	r3, [pc, #20]	; (8009268 <USBH_UserProcess+0x58>)
 8009252:	2201      	movs	r2, #1
 8009254:	701a      	strb	r2, [r3, #0]
  break;
 8009256:	e000      	b.n	800925a <USBH_UserProcess+0x4a>

  default:
  break;
 8009258:	bf00      	nop
  }
  /* USER CODE END CALL_BACK_1 */
}
 800925a:	bf00      	nop
 800925c:	370c      	adds	r7, #12
 800925e:	46bd      	mov	sp, r7
 8009260:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009264:	4770      	bx	lr
 8009266:	bf00      	nop
 8009268:	200000c4 	.word	0x200000c4

0800926c <HAL_HCD_MspInit>:
                       LL Driver Callbacks (HCD -> USB Host Library)
*******************************************************************************/
/* MSP Init */

void HAL_HCD_MspInit(HCD_HandleTypeDef* hcdHandle)
{
 800926c:	b580      	push	{r7, lr}
 800926e:	b08a      	sub	sp, #40	; 0x28
 8009270:	af00      	add	r7, sp, #0
 8009272:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8009274:	f107 0314 	add.w	r3, r7, #20
 8009278:	2200      	movs	r2, #0
 800927a:	601a      	str	r2, [r3, #0]
 800927c:	605a      	str	r2, [r3, #4]
 800927e:	609a      	str	r2, [r3, #8]
 8009280:	60da      	str	r2, [r3, #12]
 8009282:	611a      	str	r2, [r3, #16]
  if(hcdHandle->Instance==USB_OTG_FS)
 8009284:	687b      	ldr	r3, [r7, #4]
 8009286:	681b      	ldr	r3, [r3, #0]
 8009288:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800928c:	d147      	bne.n	800931e <HAL_HCD_MspInit+0xb2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800928e:	2300      	movs	r3, #0
 8009290:	613b      	str	r3, [r7, #16]
 8009292:	4a25      	ldr	r2, [pc, #148]	; (8009328 <HAL_HCD_MspInit+0xbc>)
 8009294:	4b24      	ldr	r3, [pc, #144]	; (8009328 <HAL_HCD_MspInit+0xbc>)
 8009296:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009298:	f043 0301 	orr.w	r3, r3, #1
 800929c:	6313      	str	r3, [r2, #48]	; 0x30
 800929e:	4b22      	ldr	r3, [pc, #136]	; (8009328 <HAL_HCD_MspInit+0xbc>)
 80092a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80092a2:	f003 0301 	and.w	r3, r3, #1
 80092a6:	613b      	str	r3, [r7, #16]
 80092a8:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = VBUS_FS_Pin;
 80092aa:	f44f 7300 	mov.w	r3, #512	; 0x200
 80092ae:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80092b0:	2300      	movs	r3, #0
 80092b2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80092b4:	2300      	movs	r3, #0
 80092b6:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 80092b8:	f107 0314 	add.w	r3, r7, #20
 80092bc:	4619      	mov	r1, r3
 80092be:	481b      	ldr	r0, [pc, #108]	; (800932c <HAL_HCD_MspInit+0xc0>)
 80092c0:	f7f7 fad0 	bl	8000864 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 80092c4:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 80092c8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80092ca:	2302      	movs	r3, #2
 80092cc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80092ce:	2300      	movs	r3, #0
 80092d0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80092d2:	2300      	movs	r3, #0
 80092d4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 80092d6:	230a      	movs	r3, #10
 80092d8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80092da:	f107 0314 	add.w	r3, r7, #20
 80092de:	4619      	mov	r1, r3
 80092e0:	4812      	ldr	r0, [pc, #72]	; (800932c <HAL_HCD_MspInit+0xc0>)
 80092e2:	f7f7 fabf 	bl	8000864 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 80092e6:	4a10      	ldr	r2, [pc, #64]	; (8009328 <HAL_HCD_MspInit+0xbc>)
 80092e8:	4b0f      	ldr	r3, [pc, #60]	; (8009328 <HAL_HCD_MspInit+0xbc>)
 80092ea:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80092ec:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80092f0:	6353      	str	r3, [r2, #52]	; 0x34
 80092f2:	2300      	movs	r3, #0
 80092f4:	60fb      	str	r3, [r7, #12]
 80092f6:	4a0c      	ldr	r2, [pc, #48]	; (8009328 <HAL_HCD_MspInit+0xbc>)
 80092f8:	4b0b      	ldr	r3, [pc, #44]	; (8009328 <HAL_HCD_MspInit+0xbc>)
 80092fa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80092fc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8009300:	6453      	str	r3, [r2, #68]	; 0x44
 8009302:	4b09      	ldr	r3, [pc, #36]	; (8009328 <HAL_HCD_MspInit+0xbc>)
 8009304:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009306:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800930a:	60fb      	str	r3, [r7, #12]
 800930c:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800930e:	2200      	movs	r2, #0
 8009310:	2100      	movs	r1, #0
 8009312:	2043      	movs	r0, #67	; 0x43
 8009314:	f7f7 fa4d 	bl	80007b2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8009318:	2043      	movs	r0, #67	; 0x43
 800931a:	f7f7 fa66 	bl	80007ea <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800931e:	bf00      	nop
 8009320:	3728      	adds	r7, #40	; 0x28
 8009322:	46bd      	mov	sp, r7
 8009324:	bd80      	pop	{r7, pc}
 8009326:	bf00      	nop
 8009328:	40023800 	.word	0x40023800
 800932c:	40020000 	.word	0x40020000

08009330 <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 8009330:	b580      	push	{r7, lr}
 8009332:	b082      	sub	sp, #8
 8009334:	af00      	add	r7, sp, #0
 8009336:	6078      	str	r0, [r7, #4]
  USBH_LL_IncTimer(hhcd->pData);
 8009338:	687b      	ldr	r3, [r7, #4]
 800933a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800933e:	4618      	mov	r0, r3
 8009340:	f7fe f85d 	bl	80073fe <USBH_LL_IncTimer>
}
 8009344:	bf00      	nop
 8009346:	3708      	adds	r7, #8
 8009348:	46bd      	mov	sp, r7
 800934a:	bd80      	pop	{r7, pc}

0800934c <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 800934c:	b580      	push	{r7, lr}
 800934e:	b082      	sub	sp, #8
 8009350:	af00      	add	r7, sp, #0
 8009352:	6078      	str	r0, [r7, #4]
  USBH_LL_Connect(hhcd->pData);
 8009354:	687b      	ldr	r3, [r7, #4]
 8009356:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800935a:	4618      	mov	r0, r3
 800935c:	f7fe f8a2 	bl	80074a4 <USBH_LL_Connect>
}
 8009360:	bf00      	nop
 8009362:	3708      	adds	r7, #8
 8009364:	46bd      	mov	sp, r7
 8009366:	bd80      	pop	{r7, pc}

08009368 <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 8009368:	b580      	push	{r7, lr}
 800936a:	b082      	sub	sp, #8
 800936c:	af00      	add	r7, sp, #0
 800936e:	6078      	str	r0, [r7, #4]
  USBH_LL_Disconnect(hhcd->pData);
 8009370:	687b      	ldr	r3, [r7, #4]
 8009372:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8009376:	4618      	mov	r0, r3
 8009378:	f7fe f8ba 	bl	80074f0 <USBH_LL_Disconnect>
}
 800937c:	bf00      	nop
 800937e:	3708      	adds	r7, #8
 8009380:	46bd      	mov	sp, r7
 8009382:	bd80      	pop	{r7, pc}

08009384 <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 8009384:	b480      	push	{r7}
 8009386:	b083      	sub	sp, #12
 8009388:	af00      	add	r7, sp, #0
 800938a:	6078      	str	r0, [r7, #4]
 800938c:	460b      	mov	r3, r1
 800938e:	70fb      	strb	r3, [r7, #3]
 8009390:	4613      	mov	r3, r2
 8009392:	70bb      	strb	r3, [r7, #2]
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
#endif
}
 8009394:	bf00      	nop
 8009396:	370c      	adds	r7, #12
 8009398:	46bd      	mov	sp, r7
 800939a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800939e:	4770      	bx	lr

080093a0 <HAL_HCD_PortEnabled_Callback>:
* @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 80093a0:	b580      	push	{r7, lr}
 80093a2:	b082      	sub	sp, #8
 80093a4:	af00      	add	r7, sp, #0
 80093a6:	6078      	str	r0, [r7, #4]
  USBH_LL_PortEnabled(hhcd->pData);
 80093a8:	687b      	ldr	r3, [r7, #4]
 80093aa:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80093ae:	4618      	mov	r0, r3
 80093b0:	f7fe f84f 	bl	8007452 <USBH_LL_PortEnabled>
}
 80093b4:	bf00      	nop
 80093b6:	3708      	adds	r7, #8
 80093b8:	46bd      	mov	sp, r7
 80093ba:	bd80      	pop	{r7, pc}

080093bc <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Port Disabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 80093bc:	b580      	push	{r7, lr}
 80093be:	b082      	sub	sp, #8
 80093c0:	af00      	add	r7, sp, #0
 80093c2:	6078      	str	r0, [r7, #4]
  USBH_LL_PortDisabled(hhcd->pData);
 80093c4:	687b      	ldr	r3, [r7, #4]
 80093c6:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80093ca:	4618      	mov	r0, r3
 80093cc:	f7fe f84f 	bl	800746e <USBH_LL_PortDisabled>
}
 80093d0:	bf00      	nop
 80093d2:	3708      	adds	r7, #8
 80093d4:	46bd      	mov	sp, r7
 80093d6:	bd80      	pop	{r7, pc}

080093d8 <USBH_LL_Init>:
  * @brief  Initialize the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Init(USBH_HandleTypeDef *phost)
{
 80093d8:	b580      	push	{r7, lr}
 80093da:	b082      	sub	sp, #8
 80093dc:	af00      	add	r7, sp, #0
 80093de:	6078      	str	r0, [r7, #4]
  /* Init USB_IP */
  if (phost->id == HOST_FS) {
 80093e0:	687b      	ldr	r3, [r7, #4]
 80093e2:	f893 33c0 	ldrb.w	r3, [r3, #960]	; 0x3c0
 80093e6:	2b01      	cmp	r3, #1
 80093e8:	d12a      	bne.n	8009440 <USBH_LL_Init+0x68>
  /* Link the driver to the stack. */
  hhcd_USB_OTG_FS.pData = phost;
 80093ea:	4a18      	ldr	r2, [pc, #96]	; (800944c <USBH_LL_Init+0x74>)
 80093ec:	687b      	ldr	r3, [r7, #4]
 80093ee:	f8c2 32c0 	str.w	r3, [r2, #704]	; 0x2c0
  phost->pData = &hhcd_USB_OTG_FS;
 80093f2:	687b      	ldr	r3, [r7, #4]
 80093f4:	4a15      	ldr	r2, [pc, #84]	; (800944c <USBH_LL_Init+0x74>)
 80093f6:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4

  hhcd_USB_OTG_FS.Instance = USB_OTG_FS;
 80093fa:	4b14      	ldr	r3, [pc, #80]	; (800944c <USBH_LL_Init+0x74>)
 80093fc:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8009400:	601a      	str	r2, [r3, #0]
  hhcd_USB_OTG_FS.Init.Host_channels = 8;
 8009402:	4b12      	ldr	r3, [pc, #72]	; (800944c <USBH_LL_Init+0x74>)
 8009404:	2208      	movs	r2, #8
 8009406:	609a      	str	r2, [r3, #8]
  hhcd_USB_OTG_FS.Init.speed = HCD_SPEED_FULL;
 8009408:	4b10      	ldr	r3, [pc, #64]	; (800944c <USBH_LL_Init+0x74>)
 800940a:	2201      	movs	r2, #1
 800940c:	60da      	str	r2, [r3, #12]
  hhcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800940e:	4b0f      	ldr	r3, [pc, #60]	; (800944c <USBH_LL_Init+0x74>)
 8009410:	2200      	movs	r2, #0
 8009412:	611a      	str	r2, [r3, #16]
  hhcd_USB_OTG_FS.Init.phy_itface = HCD_PHY_EMBEDDED;
 8009414:	4b0d      	ldr	r3, [pc, #52]	; (800944c <USBH_LL_Init+0x74>)
 8009416:	2202      	movs	r2, #2
 8009418:	619a      	str	r2, [r3, #24]
  hhcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800941a:	4b0c      	ldr	r3, [pc, #48]	; (800944c <USBH_LL_Init+0x74>)
 800941c:	2200      	movs	r2, #0
 800941e:	61da      	str	r2, [r3, #28]
  if (HAL_HCD_Init(&hhcd_USB_OTG_FS) != HAL_OK)
 8009420:	480a      	ldr	r0, [pc, #40]	; (800944c <USBH_LL_Init+0x74>)
 8009422:	f7f7 fbeb 	bl	8000bfc <HAL_HCD_Init>
 8009426:	4603      	mov	r3, r0
 8009428:	2b00      	cmp	r3, #0
 800942a:	d001      	beq.n	8009430 <USBH_LL_Init+0x58>
  {
    Error_Handler( );
 800942c:	f7ff f9f4 	bl	8008818 <Error_Handler>
  }

  USBH_LL_SetTimer(phost, HAL_HCD_GetCurrentFrame(&hhcd_USB_OTG_FS));
 8009430:	4806      	ldr	r0, [pc, #24]	; (800944c <USBH_LL_Init+0x74>)
 8009432:	f7f7 ffe8 	bl	8001406 <HAL_HCD_GetCurrentFrame>
 8009436:	4603      	mov	r3, r0
 8009438:	4619      	mov	r1, r3
 800943a:	6878      	ldr	r0, [r7, #4]
 800943c:	f7fd ffd0 	bl	80073e0 <USBH_LL_SetTimer>
  }
  return USBH_OK;
 8009440:	2300      	movs	r3, #0
}
 8009442:	4618      	mov	r0, r3
 8009444:	3708      	adds	r7, #8
 8009446:	46bd      	mov	sp, r7
 8009448:	bd80      	pop	{r7, pc}
 800944a:	bf00      	nop
 800944c:	2000072c 	.word	0x2000072c

08009450 <USBH_LL_Start>:
  * @brief  Start the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Start(USBH_HandleTypeDef *phost)
{
 8009450:	b580      	push	{r7, lr}
 8009452:	b084      	sub	sp, #16
 8009454:	af00      	add	r7, sp, #0
 8009456:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009458:	2300      	movs	r3, #0
 800945a:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800945c:	2300      	movs	r3, #0
 800945e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Start(phost->pData);
 8009460:	687b      	ldr	r3, [r7, #4]
 8009462:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 8009466:	4618      	mov	r0, r3
 8009468:	f7f7 ff55 	bl	8001316 <HAL_HCD_Start>
 800946c:	4603      	mov	r3, r0
 800946e:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 8009470:	7bfb      	ldrb	r3, [r7, #15]
 8009472:	4618      	mov	r0, r3
 8009474:	f000 f95c 	bl	8009730 <USBH_Get_USB_Status>
 8009478:	4603      	mov	r3, r0
 800947a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800947c:	7bbb      	ldrb	r3, [r7, #14]
}
 800947e:	4618      	mov	r0, r3
 8009480:	3710      	adds	r7, #16
 8009482:	46bd      	mov	sp, r7
 8009484:	bd80      	pop	{r7, pc}

08009486 <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 8009486:	b580      	push	{r7, lr}
 8009488:	b084      	sub	sp, #16
 800948a:	af00      	add	r7, sp, #0
 800948c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800948e:	2300      	movs	r3, #0
 8009490:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8009492:	2300      	movs	r3, #0
 8009494:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Stop(phost->pData);
 8009496:	687b      	ldr	r3, [r7, #4]
 8009498:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800949c:	4618      	mov	r0, r3
 800949e:	f7f7 ff5d 	bl	800135c <HAL_HCD_Stop>
 80094a2:	4603      	mov	r3, r0
 80094a4:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 80094a6:	7bfb      	ldrb	r3, [r7, #15]
 80094a8:	4618      	mov	r0, r3
 80094aa:	f000 f941 	bl	8009730 <USBH_Get_USB_Status>
 80094ae:	4603      	mov	r3, r0
 80094b0:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80094b2:	7bbb      	ldrb	r3, [r7, #14]
}
 80094b4:	4618      	mov	r0, r3
 80094b6:	3710      	adds	r7, #16
 80094b8:	46bd      	mov	sp, r7
 80094ba:	bd80      	pop	{r7, pc}

080094bc <USBH_LL_GetSpeed>:
  * @brief  Return the USB host speed from the low level driver.
  * @param  phost: Host handle
  * @retval USBH speeds
  */
USBH_SpeedTypeDef USBH_LL_GetSpeed(USBH_HandleTypeDef *phost)
{
 80094bc:	b580      	push	{r7, lr}
 80094be:	b084      	sub	sp, #16
 80094c0:	af00      	add	r7, sp, #0
 80094c2:	6078      	str	r0, [r7, #4]
  USBH_SpeedTypeDef speed = USBH_SPEED_FULL;
 80094c4:	2301      	movs	r3, #1
 80094c6:	73fb      	strb	r3, [r7, #15]

  switch (HAL_HCD_GetCurrentSpeed(phost->pData))
 80094c8:	687b      	ldr	r3, [r7, #4]
 80094ca:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 80094ce:	4618      	mov	r0, r3
 80094d0:	f7f7 ffa7 	bl	8001422 <HAL_HCD_GetCurrentSpeed>
 80094d4:	4603      	mov	r3, r0
 80094d6:	2b01      	cmp	r3, #1
 80094d8:	d007      	beq.n	80094ea <USBH_LL_GetSpeed+0x2e>
 80094da:	2b01      	cmp	r3, #1
 80094dc:	d302      	bcc.n	80094e4 <USBH_LL_GetSpeed+0x28>
 80094de:	2b02      	cmp	r3, #2
 80094e0:	d006      	beq.n	80094f0 <USBH_LL_GetSpeed+0x34>
 80094e2:	e008      	b.n	80094f6 <USBH_LL_GetSpeed+0x3a>
  {
  case 0 :
    speed = USBH_SPEED_HIGH;
 80094e4:	2300      	movs	r3, #0
 80094e6:	73fb      	strb	r3, [r7, #15]
    break;
 80094e8:	e008      	b.n	80094fc <USBH_LL_GetSpeed+0x40>

  case 1 :
    speed = USBH_SPEED_FULL;
 80094ea:	2301      	movs	r3, #1
 80094ec:	73fb      	strb	r3, [r7, #15]
    break;
 80094ee:	e005      	b.n	80094fc <USBH_LL_GetSpeed+0x40>

  case 2 :
    speed = USBH_SPEED_LOW;
 80094f0:	2302      	movs	r3, #2
 80094f2:	73fb      	strb	r3, [r7, #15]
    break;
 80094f4:	e002      	b.n	80094fc <USBH_LL_GetSpeed+0x40>

  default:
   speed = USBH_SPEED_FULL;
 80094f6:	2301      	movs	r3, #1
 80094f8:	73fb      	strb	r3, [r7, #15]
    break;
 80094fa:	bf00      	nop
  }
  return  speed;
 80094fc:	7bfb      	ldrb	r3, [r7, #15]
}
 80094fe:	4618      	mov	r0, r3
 8009500:	3710      	adds	r7, #16
 8009502:	46bd      	mov	sp, r7
 8009504:	bd80      	pop	{r7, pc}

08009506 <USBH_LL_ResetPort>:
  * @brief  Reset the Host port of the low level driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ResetPort(USBH_HandleTypeDef *phost)
{
 8009506:	b580      	push	{r7, lr}
 8009508:	b084      	sub	sp, #16
 800950a:	af00      	add	r7, sp, #0
 800950c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800950e:	2300      	movs	r3, #0
 8009510:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8009512:	2300      	movs	r3, #0
 8009514:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_ResetPort(phost->pData);
 8009516:	687b      	ldr	r3, [r7, #4]
 8009518:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800951c:	4618      	mov	r0, r3
 800951e:	f7f7 ff3a 	bl	8001396 <HAL_HCD_ResetPort>
 8009522:	4603      	mov	r3, r0
 8009524:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 8009526:	7bfb      	ldrb	r3, [r7, #15]
 8009528:	4618      	mov	r0, r3
 800952a:	f000 f901 	bl	8009730 <USBH_Get_USB_Status>
 800952e:	4603      	mov	r3, r0
 8009530:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009532:	7bbb      	ldrb	r3, [r7, #14]
}
 8009534:	4618      	mov	r0, r3
 8009536:	3710      	adds	r7, #16
 8009538:	46bd      	mov	sp, r7
 800953a:	bd80      	pop	{r7, pc}

0800953c <USBH_LL_GetLastXferSize>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval Packet size
  */
uint32_t USBH_LL_GetLastXferSize(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800953c:	b580      	push	{r7, lr}
 800953e:	b082      	sub	sp, #8
 8009540:	af00      	add	r7, sp, #0
 8009542:	6078      	str	r0, [r7, #4]
 8009544:	460b      	mov	r3, r1
 8009546:	70fb      	strb	r3, [r7, #3]
  return HAL_HCD_HC_GetXferCount(phost->pData, pipe);
 8009548:	687b      	ldr	r3, [r7, #4]
 800954a:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800954e:	78fa      	ldrb	r2, [r7, #3]
 8009550:	4611      	mov	r1, r2
 8009552:	4618      	mov	r0, r3
 8009554:	f7f7 ff42 	bl	80013dc <HAL_HCD_HC_GetXferCount>
 8009558:	4603      	mov	r3, r0
}
 800955a:	4618      	mov	r0, r3
 800955c:	3708      	adds	r7, #8
 800955e:	46bd      	mov	sp, r7
 8009560:	bd80      	pop	{r7, pc}

08009562 <USBH_LL_OpenPipe>:
  * @param  mps: Endpoint max packet size
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num, uint8_t epnum,
                                    uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 8009562:	b590      	push	{r4, r7, lr}
 8009564:	b089      	sub	sp, #36	; 0x24
 8009566:	af04      	add	r7, sp, #16
 8009568:	6078      	str	r0, [r7, #4]
 800956a:	4608      	mov	r0, r1
 800956c:	4611      	mov	r1, r2
 800956e:	461a      	mov	r2, r3
 8009570:	4603      	mov	r3, r0
 8009572:	70fb      	strb	r3, [r7, #3]
 8009574:	460b      	mov	r3, r1
 8009576:	70bb      	strb	r3, [r7, #2]
 8009578:	4613      	mov	r3, r2
 800957a:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800957c:	2300      	movs	r3, #0
 800957e:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8009580:	2300      	movs	r3, #0
 8009582:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Init(phost->pData, pipe_num, epnum,
 8009584:	687b      	ldr	r3, [r7, #4]
 8009586:	f8d3 03c4 	ldr.w	r0, [r3, #964]	; 0x3c4
 800958a:	787c      	ldrb	r4, [r7, #1]
 800958c:	78ba      	ldrb	r2, [r7, #2]
 800958e:	78f9      	ldrb	r1, [r7, #3]
 8009590:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8009592:	9302      	str	r3, [sp, #8]
 8009594:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8009598:	9301      	str	r3, [sp, #4]
 800959a:	f897 3020 	ldrb.w	r3, [r7, #32]
 800959e:	9300      	str	r3, [sp, #0]
 80095a0:	4623      	mov	r3, r4
 80095a2:	f7f7 fb8d 	bl	8000cc0 <HAL_HCD_HC_Init>
 80095a6:	4603      	mov	r3, r0
 80095a8:	73fb      	strb	r3, [r7, #15]
                               dev_address, speed, ep_type, mps);

  usb_status = USBH_Get_USB_Status(hal_status);
 80095aa:	7bfb      	ldrb	r3, [r7, #15]
 80095ac:	4618      	mov	r0, r3
 80095ae:	f000 f8bf 	bl	8009730 <USBH_Get_USB_Status>
 80095b2:	4603      	mov	r3, r0
 80095b4:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80095b6:	7bbb      	ldrb	r3, [r7, #14]
}
 80095b8:	4618      	mov	r0, r3
 80095ba:	3714      	adds	r7, #20
 80095bc:	46bd      	mov	sp, r7
 80095be:	bd90      	pop	{r4, r7, pc}

080095c0 <USBH_LL_ClosePipe>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 80095c0:	b580      	push	{r7, lr}
 80095c2:	b084      	sub	sp, #16
 80095c4:	af00      	add	r7, sp, #0
 80095c6:	6078      	str	r0, [r7, #4]
 80095c8:	460b      	mov	r3, r1
 80095ca:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80095cc:	2300      	movs	r3, #0
 80095ce:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 80095d0:	2300      	movs	r3, #0
 80095d2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Halt(phost->pData, pipe);
 80095d4:	687b      	ldr	r3, [r7, #4]
 80095d6:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 80095da:	78fa      	ldrb	r2, [r7, #3]
 80095dc:	4611      	mov	r1, r2
 80095de:	4618      	mov	r0, r3
 80095e0:	f7f7 fc06 	bl	8000df0 <HAL_HCD_HC_Halt>
 80095e4:	4603      	mov	r3, r0
 80095e6:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 80095e8:	7bfb      	ldrb	r3, [r7, #15]
 80095ea:	4618      	mov	r0, r3
 80095ec:	f000 f8a0 	bl	8009730 <USBH_Get_USB_Status>
 80095f0:	4603      	mov	r3, r0
 80095f2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80095f4:	7bbb      	ldrb	r3, [r7, #14]
}
 80095f6:	4618      	mov	r0, r3
 80095f8:	3710      	adds	r7, #16
 80095fa:	46bd      	mov	sp, r7
 80095fc:	bd80      	pop	{r7, pc}

080095fe <USBH_LL_SubmitURB>:
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SubmitURB(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t direction,
                                     uint8_t ep_type, uint8_t token, uint8_t *pbuff, uint16_t length,
                                     uint8_t do_ping)
{
 80095fe:	b590      	push	{r4, r7, lr}
 8009600:	b089      	sub	sp, #36	; 0x24
 8009602:	af04      	add	r7, sp, #16
 8009604:	6078      	str	r0, [r7, #4]
 8009606:	4608      	mov	r0, r1
 8009608:	4611      	mov	r1, r2
 800960a:	461a      	mov	r2, r3
 800960c:	4603      	mov	r3, r0
 800960e:	70fb      	strb	r3, [r7, #3]
 8009610:	460b      	mov	r3, r1
 8009612:	70bb      	strb	r3, [r7, #2]
 8009614:	4613      	mov	r3, r2
 8009616:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009618:	2300      	movs	r3, #0
 800961a:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800961c:	2300      	movs	r3, #0
 800961e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_SubmitRequest(phost->pData, pipe, direction ,
 8009620:	687b      	ldr	r3, [r7, #4]
 8009622:	f8d3 03c4 	ldr.w	r0, [r3, #964]	; 0x3c4
 8009626:	787c      	ldrb	r4, [r7, #1]
 8009628:	78ba      	ldrb	r2, [r7, #2]
 800962a:	78f9      	ldrb	r1, [r7, #3]
 800962c:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8009630:	9303      	str	r3, [sp, #12]
 8009632:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8009634:	9302      	str	r3, [sp, #8]
 8009636:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009638:	9301      	str	r3, [sp, #4]
 800963a:	f897 3020 	ldrb.w	r3, [r7, #32]
 800963e:	9300      	str	r3, [sp, #0]
 8009640:	4623      	mov	r3, r4
 8009642:	f7f7 fbf9 	bl	8000e38 <HAL_HCD_HC_SubmitRequest>
 8009646:	4603      	mov	r3, r0
 8009648:	73fb      	strb	r3, [r7, #15]
                                        ep_type, token, pbuff, length,
                                        do_ping);
  usb_status =  USBH_Get_USB_Status(hal_status);
 800964a:	7bfb      	ldrb	r3, [r7, #15]
 800964c:	4618      	mov	r0, r3
 800964e:	f000 f86f 	bl	8009730 <USBH_Get_USB_Status>
 8009652:	4603      	mov	r3, r0
 8009654:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009656:	7bbb      	ldrb	r3, [r7, #14]
}
 8009658:	4618      	mov	r0, r3
 800965a:	3714      	adds	r7, #20
 800965c:	46bd      	mov	sp, r7
 800965e:	bd90      	pop	{r4, r7, pc}

08009660 <USBH_LL_GetURBState>:
  *            @arg URB_NYET
  *            @arg URB_ERROR
  *            @arg URB_STALL
  */
USBH_URBStateTypeDef USBH_LL_GetURBState(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 8009660:	b580      	push	{r7, lr}
 8009662:	b082      	sub	sp, #8
 8009664:	af00      	add	r7, sp, #0
 8009666:	6078      	str	r0, [r7, #4]
 8009668:	460b      	mov	r3, r1
 800966a:	70fb      	strb	r3, [r7, #3]
  return (USBH_URBStateTypeDef)HAL_HCD_HC_GetURBState (phost->pData, pipe);
 800966c:	687b      	ldr	r3, [r7, #4]
 800966e:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 8009672:	78fa      	ldrb	r2, [r7, #3]
 8009674:	4611      	mov	r1, r2
 8009676:	4618      	mov	r0, r3
 8009678:	f7f7 fe9b 	bl	80013b2 <HAL_HCD_HC_GetURBState>
 800967c:	4603      	mov	r3, r0
}
 800967e:	4618      	mov	r0, r3
 8009680:	3708      	adds	r7, #8
 8009682:	46bd      	mov	sp, r7
 8009684:	bd80      	pop	{r7, pc}

08009686 <USBH_LL_DriverVBUS>:
  *           0 : VBUS Active
  *           1 : VBUS Inactive
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_DriverVBUS(USBH_HandleTypeDef *phost, uint8_t state)
{
 8009686:	b580      	push	{r7, lr}
 8009688:	b082      	sub	sp, #8
 800968a:	af00      	add	r7, sp, #0
 800968c:	6078      	str	r0, [r7, #4]
 800968e:	460b      	mov	r3, r1
 8009690:	70fb      	strb	r3, [r7, #3]
  if (phost->id == HOST_FS) {
 8009692:	687b      	ldr	r3, [r7, #4]
 8009694:	f893 33c0 	ldrb.w	r3, [r3, #960]	; 0x3c0
 8009698:	2b01      	cmp	r3, #1
 800969a:	d103      	bne.n	80096a4 <USBH_LL_DriverVBUS+0x1e>
    MX_DriverVbusFS(state);
 800969c:	78fb      	ldrb	r3, [r7, #3]
 800969e:	4618      	mov	r0, r3
 80096a0:	f000 f872 	bl	8009788 <MX_DriverVbusFS>

  /* USER CODE BEGIN 0 */

  /* USER CODE END 0*/

  HAL_Delay(200);
 80096a4:	20c8      	movs	r0, #200	; 0xc8
 80096a6:	f7f6 ff89 	bl	80005bc <HAL_Delay>
  return USBH_OK;
 80096aa:	2300      	movs	r3, #0
}
 80096ac:	4618      	mov	r0, r3
 80096ae:	3708      	adds	r7, #8
 80096b0:	46bd      	mov	sp, r7
 80096b2:	bd80      	pop	{r7, pc}

080096b4 <USBH_LL_SetToggle>:
  * @param  pipe: Pipe index
  * @param  toggle: toggle (0/1)
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SetToggle(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t toggle)
{
 80096b4:	b480      	push	{r7}
 80096b6:	b085      	sub	sp, #20
 80096b8:	af00      	add	r7, sp, #0
 80096ba:	6078      	str	r0, [r7, #4]
 80096bc:	460b      	mov	r3, r1
 80096be:	70fb      	strb	r3, [r7, #3]
 80096c0:	4613      	mov	r3, r2
 80096c2:	70bb      	strb	r3, [r7, #2]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 80096c4:	687b      	ldr	r3, [r7, #4]
 80096c6:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 80096ca:	60fb      	str	r3, [r7, #12]

  if(pHandle->hc[pipe].ep_is_in)
 80096cc:	78fa      	ldrb	r2, [r7, #3]
 80096ce:	68f9      	ldr	r1, [r7, #12]
 80096d0:	4613      	mov	r3, r2
 80096d2:	009b      	lsls	r3, r3, #2
 80096d4:	4413      	add	r3, r2
 80096d6:	00db      	lsls	r3, r3, #3
 80096d8:	440b      	add	r3, r1
 80096da:	333b      	adds	r3, #59	; 0x3b
 80096dc:	781b      	ldrb	r3, [r3, #0]
 80096de:	2b00      	cmp	r3, #0
 80096e0:	d00a      	beq.n	80096f8 <USBH_LL_SetToggle+0x44>
  {
    pHandle->hc[pipe].toggle_in = toggle;
 80096e2:	78fa      	ldrb	r2, [r7, #3]
 80096e4:	68f9      	ldr	r1, [r7, #12]
 80096e6:	4613      	mov	r3, r2
 80096e8:	009b      	lsls	r3, r3, #2
 80096ea:	4413      	add	r3, r2
 80096ec:	00db      	lsls	r3, r3, #3
 80096ee:	440b      	add	r3, r1
 80096f0:	3350      	adds	r3, #80	; 0x50
 80096f2:	78ba      	ldrb	r2, [r7, #2]
 80096f4:	701a      	strb	r2, [r3, #0]
 80096f6:	e009      	b.n	800970c <USBH_LL_SetToggle+0x58>
  }
  else
  {
    pHandle->hc[pipe].toggle_out = toggle;
 80096f8:	78fa      	ldrb	r2, [r7, #3]
 80096fa:	68f9      	ldr	r1, [r7, #12]
 80096fc:	4613      	mov	r3, r2
 80096fe:	009b      	lsls	r3, r3, #2
 8009700:	4413      	add	r3, r2
 8009702:	00db      	lsls	r3, r3, #3
 8009704:	440b      	add	r3, r1
 8009706:	3351      	adds	r3, #81	; 0x51
 8009708:	78ba      	ldrb	r2, [r7, #2]
 800970a:	701a      	strb	r2, [r3, #0]
  }

  return USBH_OK;
 800970c:	2300      	movs	r3, #0
}
 800970e:	4618      	mov	r0, r3
 8009710:	3714      	adds	r7, #20
 8009712:	46bd      	mov	sp, r7
 8009714:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009718:	4770      	bx	lr

0800971a <USBH_Delay>:
  * @brief  Delay routine for the USB Host Library
  * @param  Delay: Delay in ms
  * @retval None
  */
void USBH_Delay(uint32_t Delay)
{
 800971a:	b580      	push	{r7, lr}
 800971c:	b082      	sub	sp, #8
 800971e:	af00      	add	r7, sp, #0
 8009720:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 8009722:	6878      	ldr	r0, [r7, #4]
 8009724:	f7f6 ff4a 	bl	80005bc <HAL_Delay>
}
 8009728:	bf00      	nop
 800972a:	3708      	adds	r7, #8
 800972c:	46bd      	mov	sp, r7
 800972e:	bd80      	pop	{r7, pc}

08009730 <USBH_Get_USB_Status>:
  * @brief  Retuns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBH_StatusTypeDef USBH_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8009730:	b480      	push	{r7}
 8009732:	b085      	sub	sp, #20
 8009734:	af00      	add	r7, sp, #0
 8009736:	4603      	mov	r3, r0
 8009738:	71fb      	strb	r3, [r7, #7]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800973a:	2300      	movs	r3, #0
 800973c:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800973e:	79fb      	ldrb	r3, [r7, #7]
 8009740:	2b03      	cmp	r3, #3
 8009742:	d817      	bhi.n	8009774 <USBH_Get_USB_Status+0x44>
 8009744:	a201      	add	r2, pc, #4	; (adr r2, 800974c <USBH_Get_USB_Status+0x1c>)
 8009746:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800974a:	bf00      	nop
 800974c:	0800975d 	.word	0x0800975d
 8009750:	08009763 	.word	0x08009763
 8009754:	08009769 	.word	0x08009769
 8009758:	0800976f 	.word	0x0800976f
  {
    case HAL_OK :
      usb_status = USBH_OK;
 800975c:	2300      	movs	r3, #0
 800975e:	73fb      	strb	r3, [r7, #15]
    break;
 8009760:	e00b      	b.n	800977a <USBH_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 8009762:	2302      	movs	r3, #2
 8009764:	73fb      	strb	r3, [r7, #15]
    break;
 8009766:	e008      	b.n	800977a <USBH_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 8009768:	2301      	movs	r3, #1
 800976a:	73fb      	strb	r3, [r7, #15]
    break;
 800976c:	e005      	b.n	800977a <USBH_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 800976e:	2302      	movs	r3, #2
 8009770:	73fb      	strb	r3, [r7, #15]
    break;
 8009772:	e002      	b.n	800977a <USBH_Get_USB_Status+0x4a>
    default :
      usb_status = USBH_FAIL;
 8009774:	2302      	movs	r3, #2
 8009776:	73fb      	strb	r3, [r7, #15]
    break;
 8009778:	bf00      	nop
  }
  return usb_status;
 800977a:	7bfb      	ldrb	r3, [r7, #15]
}
 800977c:	4618      	mov	r0, r3
 800977e:	3714      	adds	r7, #20
 8009780:	46bd      	mov	sp, r7
 8009782:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009786:	4770      	bx	lr

08009788 <MX_DriverVbusFS>:
  *          This parameter can be one of the these values:
  *           - 0 : VBUS Active
  *           - 1 : VBUS Inactive
  */
void MX_DriverVbusFS(uint8_t state)
{
 8009788:	b580      	push	{r7, lr}
 800978a:	b084      	sub	sp, #16
 800978c:	af00      	add	r7, sp, #0
 800978e:	4603      	mov	r3, r0
 8009790:	71fb      	strb	r3, [r7, #7]
  uint8_t data = state;
 8009792:	79fb      	ldrb	r3, [r7, #7]
 8009794:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN PREPARE_GPIO_DATA_VBUS_FS */
  if(state == 0)
 8009796:	79fb      	ldrb	r3, [r7, #7]
 8009798:	2b00      	cmp	r3, #0
 800979a:	d102      	bne.n	80097a2 <MX_DriverVbusFS+0x1a>
  {
    /* Drive high Charge pump */
    data = GPIO_PIN_SET;
 800979c:	2301      	movs	r3, #1
 800979e:	73fb      	strb	r3, [r7, #15]
 80097a0:	e001      	b.n	80097a6 <MX_DriverVbusFS+0x1e>
  }
  else
  {
    /* Drive low Charge pump */
    data = GPIO_PIN_RESET;
 80097a2:	2300      	movs	r3, #0
 80097a4:	73fb      	strb	r3, [r7, #15]
  }
  /* USER CODE END PREPARE_GPIO_DATA_VBUS_FS */
  HAL_GPIO_WritePin(GPIOC,GPIO_PIN_0,(GPIO_PinState)data);
 80097a6:	7bfb      	ldrb	r3, [r7, #15]
 80097a8:	461a      	mov	r2, r3
 80097aa:	2101      	movs	r1, #1
 80097ac:	4803      	ldr	r0, [pc, #12]	; (80097bc <MX_DriverVbusFS+0x34>)
 80097ae:	f7f7 f9f3 	bl	8000b98 <HAL_GPIO_WritePin>
}
 80097b2:	bf00      	nop
 80097b4:	3710      	adds	r7, #16
 80097b6:	46bd      	mov	sp, r7
 80097b8:	bd80      	pop	{r7, pc}
 80097ba:	bf00      	nop
 80097bc:	40020800 	.word	0x40020800

080097c0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80097c0:	f8df d034 	ldr.w	sp, [pc, #52]	; 80097f8 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 80097c4:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 80097c6:	e003      	b.n	80097d0 <LoopCopyDataInit>

080097c8 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 80097c8:	4b0c      	ldr	r3, [pc, #48]	; (80097fc <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 80097ca:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 80097cc:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 80097ce:	3104      	adds	r1, #4

080097d0 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 80097d0:	480b      	ldr	r0, [pc, #44]	; (8009800 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 80097d2:	4b0c      	ldr	r3, [pc, #48]	; (8009804 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 80097d4:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 80097d6:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 80097d8:	d3f6      	bcc.n	80097c8 <CopyDataInit>
  ldr  r2, =_sbss
 80097da:	4a0b      	ldr	r2, [pc, #44]	; (8009808 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 80097dc:	e002      	b.n	80097e4 <LoopFillZerobss>

080097de <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 80097de:	2300      	movs	r3, #0
  str  r3, [r2], #4
 80097e0:	f842 3b04 	str.w	r3, [r2], #4

080097e4 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 80097e4:	4b09      	ldr	r3, [pc, #36]	; (800980c <LoopFillZerobss+0x28>)
  cmp  r2, r3
 80097e6:	429a      	cmp	r2, r3
  bcc  FillZerobss
 80097e8:	d3f9      	bcc.n	80097de <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80097ea:	f7ff f939 	bl	8008a60 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80097ee:	f000 f817 	bl	8009820 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80097f2:	f7fe fedb 	bl	80085ac <main>
  bx  lr    
 80097f6:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80097f8:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 80097fc:	08009a58 	.word	0x08009a58
  ldr  r0, =_sdata
 8009800:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8009804:	20000094 	.word	0x20000094
  ldr  r2, =_sbss
 8009808:	20000094 	.word	0x20000094
  ldr  r3, = _ebss
 800980c:	200009f4 	.word	0x200009f4

08009810 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8009810:	e7fe      	b.n	8009810 <ADC_IRQHandler>
	...

08009814 <__errno>:
 8009814:	4b01      	ldr	r3, [pc, #4]	; (800981c <__errno+0x8>)
 8009816:	6818      	ldr	r0, [r3, #0]
 8009818:	4770      	bx	lr
 800981a:	bf00      	nop
 800981c:	20000030 	.word	0x20000030

08009820 <__libc_init_array>:
 8009820:	b570      	push	{r4, r5, r6, lr}
 8009822:	4e0d      	ldr	r6, [pc, #52]	; (8009858 <__libc_init_array+0x38>)
 8009824:	4c0d      	ldr	r4, [pc, #52]	; (800985c <__libc_init_array+0x3c>)
 8009826:	1ba4      	subs	r4, r4, r6
 8009828:	10a4      	asrs	r4, r4, #2
 800982a:	2500      	movs	r5, #0
 800982c:	42a5      	cmp	r5, r4
 800982e:	d109      	bne.n	8009844 <__libc_init_array+0x24>
 8009830:	4e0b      	ldr	r6, [pc, #44]	; (8009860 <__libc_init_array+0x40>)
 8009832:	4c0c      	ldr	r4, [pc, #48]	; (8009864 <__libc_init_array+0x44>)
 8009834:	f000 f8ee 	bl	8009a14 <_init>
 8009838:	1ba4      	subs	r4, r4, r6
 800983a:	10a4      	asrs	r4, r4, #2
 800983c:	2500      	movs	r5, #0
 800983e:	42a5      	cmp	r5, r4
 8009840:	d105      	bne.n	800984e <__libc_init_array+0x2e>
 8009842:	bd70      	pop	{r4, r5, r6, pc}
 8009844:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8009848:	4798      	blx	r3
 800984a:	3501      	adds	r5, #1
 800984c:	e7ee      	b.n	800982c <__libc_init_array+0xc>
 800984e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8009852:	4798      	blx	r3
 8009854:	3501      	adds	r5, #1
 8009856:	e7f2      	b.n	800983e <__libc_init_array+0x1e>
 8009858:	08009a50 	.word	0x08009a50
 800985c:	08009a50 	.word	0x08009a50
 8009860:	08009a50 	.word	0x08009a50
 8009864:	08009a54 	.word	0x08009a54

08009868 <malloc>:
 8009868:	4b02      	ldr	r3, [pc, #8]	; (8009874 <malloc+0xc>)
 800986a:	4601      	mov	r1, r0
 800986c:	6818      	ldr	r0, [r3, #0]
 800986e:	f000 b861 	b.w	8009934 <_malloc_r>
 8009872:	bf00      	nop
 8009874:	20000030 	.word	0x20000030

08009878 <free>:
 8009878:	4b02      	ldr	r3, [pc, #8]	; (8009884 <free+0xc>)
 800987a:	4601      	mov	r1, r0
 800987c:	6818      	ldr	r0, [r3, #0]
 800987e:	f000 b80b 	b.w	8009898 <_free_r>
 8009882:	bf00      	nop
 8009884:	20000030 	.word	0x20000030

08009888 <memset>:
 8009888:	4402      	add	r2, r0
 800988a:	4603      	mov	r3, r0
 800988c:	4293      	cmp	r3, r2
 800988e:	d100      	bne.n	8009892 <memset+0xa>
 8009890:	4770      	bx	lr
 8009892:	f803 1b01 	strb.w	r1, [r3], #1
 8009896:	e7f9      	b.n	800988c <memset+0x4>

08009898 <_free_r>:
 8009898:	b538      	push	{r3, r4, r5, lr}
 800989a:	4605      	mov	r5, r0
 800989c:	2900      	cmp	r1, #0
 800989e:	d045      	beq.n	800992c <_free_r+0x94>
 80098a0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80098a4:	1f0c      	subs	r4, r1, #4
 80098a6:	2b00      	cmp	r3, #0
 80098a8:	bfb8      	it	lt
 80098aa:	18e4      	addlt	r4, r4, r3
 80098ac:	f000 f8b0 	bl	8009a10 <__malloc_lock>
 80098b0:	4a1f      	ldr	r2, [pc, #124]	; (8009930 <_free_r+0x98>)
 80098b2:	6813      	ldr	r3, [r2, #0]
 80098b4:	4610      	mov	r0, r2
 80098b6:	b933      	cbnz	r3, 80098c6 <_free_r+0x2e>
 80098b8:	6063      	str	r3, [r4, #4]
 80098ba:	6014      	str	r4, [r2, #0]
 80098bc:	4628      	mov	r0, r5
 80098be:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80098c2:	f000 b8a6 	b.w	8009a12 <__malloc_unlock>
 80098c6:	42a3      	cmp	r3, r4
 80098c8:	d90c      	bls.n	80098e4 <_free_r+0x4c>
 80098ca:	6821      	ldr	r1, [r4, #0]
 80098cc:	1862      	adds	r2, r4, r1
 80098ce:	4293      	cmp	r3, r2
 80098d0:	bf04      	itt	eq
 80098d2:	681a      	ldreq	r2, [r3, #0]
 80098d4:	685b      	ldreq	r3, [r3, #4]
 80098d6:	6063      	str	r3, [r4, #4]
 80098d8:	bf04      	itt	eq
 80098da:	1852      	addeq	r2, r2, r1
 80098dc:	6022      	streq	r2, [r4, #0]
 80098de:	6004      	str	r4, [r0, #0]
 80098e0:	e7ec      	b.n	80098bc <_free_r+0x24>
 80098e2:	4613      	mov	r3, r2
 80098e4:	685a      	ldr	r2, [r3, #4]
 80098e6:	b10a      	cbz	r2, 80098ec <_free_r+0x54>
 80098e8:	42a2      	cmp	r2, r4
 80098ea:	d9fa      	bls.n	80098e2 <_free_r+0x4a>
 80098ec:	6819      	ldr	r1, [r3, #0]
 80098ee:	1858      	adds	r0, r3, r1
 80098f0:	42a0      	cmp	r0, r4
 80098f2:	d10b      	bne.n	800990c <_free_r+0x74>
 80098f4:	6820      	ldr	r0, [r4, #0]
 80098f6:	4401      	add	r1, r0
 80098f8:	1858      	adds	r0, r3, r1
 80098fa:	4282      	cmp	r2, r0
 80098fc:	6019      	str	r1, [r3, #0]
 80098fe:	d1dd      	bne.n	80098bc <_free_r+0x24>
 8009900:	6810      	ldr	r0, [r2, #0]
 8009902:	6852      	ldr	r2, [r2, #4]
 8009904:	605a      	str	r2, [r3, #4]
 8009906:	4401      	add	r1, r0
 8009908:	6019      	str	r1, [r3, #0]
 800990a:	e7d7      	b.n	80098bc <_free_r+0x24>
 800990c:	d902      	bls.n	8009914 <_free_r+0x7c>
 800990e:	230c      	movs	r3, #12
 8009910:	602b      	str	r3, [r5, #0]
 8009912:	e7d3      	b.n	80098bc <_free_r+0x24>
 8009914:	6820      	ldr	r0, [r4, #0]
 8009916:	1821      	adds	r1, r4, r0
 8009918:	428a      	cmp	r2, r1
 800991a:	bf04      	itt	eq
 800991c:	6811      	ldreq	r1, [r2, #0]
 800991e:	6852      	ldreq	r2, [r2, #4]
 8009920:	6062      	str	r2, [r4, #4]
 8009922:	bf04      	itt	eq
 8009924:	1809      	addeq	r1, r1, r0
 8009926:	6021      	streq	r1, [r4, #0]
 8009928:	605c      	str	r4, [r3, #4]
 800992a:	e7c7      	b.n	80098bc <_free_r+0x24>
 800992c:	bd38      	pop	{r3, r4, r5, pc}
 800992e:	bf00      	nop
 8009930:	200000c8 	.word	0x200000c8

08009934 <_malloc_r>:
 8009934:	b570      	push	{r4, r5, r6, lr}
 8009936:	1ccd      	adds	r5, r1, #3
 8009938:	f025 0503 	bic.w	r5, r5, #3
 800993c:	3508      	adds	r5, #8
 800993e:	2d0c      	cmp	r5, #12
 8009940:	bf38      	it	cc
 8009942:	250c      	movcc	r5, #12
 8009944:	2d00      	cmp	r5, #0
 8009946:	4606      	mov	r6, r0
 8009948:	db01      	blt.n	800994e <_malloc_r+0x1a>
 800994a:	42a9      	cmp	r1, r5
 800994c:	d903      	bls.n	8009956 <_malloc_r+0x22>
 800994e:	230c      	movs	r3, #12
 8009950:	6033      	str	r3, [r6, #0]
 8009952:	2000      	movs	r0, #0
 8009954:	bd70      	pop	{r4, r5, r6, pc}
 8009956:	f000 f85b 	bl	8009a10 <__malloc_lock>
 800995a:	4a23      	ldr	r2, [pc, #140]	; (80099e8 <_malloc_r+0xb4>)
 800995c:	6814      	ldr	r4, [r2, #0]
 800995e:	4621      	mov	r1, r4
 8009960:	b991      	cbnz	r1, 8009988 <_malloc_r+0x54>
 8009962:	4c22      	ldr	r4, [pc, #136]	; (80099ec <_malloc_r+0xb8>)
 8009964:	6823      	ldr	r3, [r4, #0]
 8009966:	b91b      	cbnz	r3, 8009970 <_malloc_r+0x3c>
 8009968:	4630      	mov	r0, r6
 800996a:	f000 f841 	bl	80099f0 <_sbrk_r>
 800996e:	6020      	str	r0, [r4, #0]
 8009970:	4629      	mov	r1, r5
 8009972:	4630      	mov	r0, r6
 8009974:	f000 f83c 	bl	80099f0 <_sbrk_r>
 8009978:	1c43      	adds	r3, r0, #1
 800997a:	d126      	bne.n	80099ca <_malloc_r+0x96>
 800997c:	230c      	movs	r3, #12
 800997e:	6033      	str	r3, [r6, #0]
 8009980:	4630      	mov	r0, r6
 8009982:	f000 f846 	bl	8009a12 <__malloc_unlock>
 8009986:	e7e4      	b.n	8009952 <_malloc_r+0x1e>
 8009988:	680b      	ldr	r3, [r1, #0]
 800998a:	1b5b      	subs	r3, r3, r5
 800998c:	d41a      	bmi.n	80099c4 <_malloc_r+0x90>
 800998e:	2b0b      	cmp	r3, #11
 8009990:	d90f      	bls.n	80099b2 <_malloc_r+0x7e>
 8009992:	600b      	str	r3, [r1, #0]
 8009994:	50cd      	str	r5, [r1, r3]
 8009996:	18cc      	adds	r4, r1, r3
 8009998:	4630      	mov	r0, r6
 800999a:	f000 f83a 	bl	8009a12 <__malloc_unlock>
 800999e:	f104 000b 	add.w	r0, r4, #11
 80099a2:	1d23      	adds	r3, r4, #4
 80099a4:	f020 0007 	bic.w	r0, r0, #7
 80099a8:	1ac3      	subs	r3, r0, r3
 80099aa:	d01b      	beq.n	80099e4 <_malloc_r+0xb0>
 80099ac:	425a      	negs	r2, r3
 80099ae:	50e2      	str	r2, [r4, r3]
 80099b0:	bd70      	pop	{r4, r5, r6, pc}
 80099b2:	428c      	cmp	r4, r1
 80099b4:	bf0d      	iteet	eq
 80099b6:	6863      	ldreq	r3, [r4, #4]
 80099b8:	684b      	ldrne	r3, [r1, #4]
 80099ba:	6063      	strne	r3, [r4, #4]
 80099bc:	6013      	streq	r3, [r2, #0]
 80099be:	bf18      	it	ne
 80099c0:	460c      	movne	r4, r1
 80099c2:	e7e9      	b.n	8009998 <_malloc_r+0x64>
 80099c4:	460c      	mov	r4, r1
 80099c6:	6849      	ldr	r1, [r1, #4]
 80099c8:	e7ca      	b.n	8009960 <_malloc_r+0x2c>
 80099ca:	1cc4      	adds	r4, r0, #3
 80099cc:	f024 0403 	bic.w	r4, r4, #3
 80099d0:	42a0      	cmp	r0, r4
 80099d2:	d005      	beq.n	80099e0 <_malloc_r+0xac>
 80099d4:	1a21      	subs	r1, r4, r0
 80099d6:	4630      	mov	r0, r6
 80099d8:	f000 f80a 	bl	80099f0 <_sbrk_r>
 80099dc:	3001      	adds	r0, #1
 80099de:	d0cd      	beq.n	800997c <_malloc_r+0x48>
 80099e0:	6025      	str	r5, [r4, #0]
 80099e2:	e7d9      	b.n	8009998 <_malloc_r+0x64>
 80099e4:	bd70      	pop	{r4, r5, r6, pc}
 80099e6:	bf00      	nop
 80099e8:	200000c8 	.word	0x200000c8
 80099ec:	200000cc 	.word	0x200000cc

080099f0 <_sbrk_r>:
 80099f0:	b538      	push	{r3, r4, r5, lr}
 80099f2:	4c06      	ldr	r4, [pc, #24]	; (8009a0c <_sbrk_r+0x1c>)
 80099f4:	2300      	movs	r3, #0
 80099f6:	4605      	mov	r5, r0
 80099f8:	4608      	mov	r0, r1
 80099fa:	6023      	str	r3, [r4, #0]
 80099fc:	f7ff f804 	bl	8008a08 <_sbrk>
 8009a00:	1c43      	adds	r3, r0, #1
 8009a02:	d102      	bne.n	8009a0a <_sbrk_r+0x1a>
 8009a04:	6823      	ldr	r3, [r4, #0]
 8009a06:	b103      	cbz	r3, 8009a0a <_sbrk_r+0x1a>
 8009a08:	602b      	str	r3, [r5, #0]
 8009a0a:	bd38      	pop	{r3, r4, r5, pc}
 8009a0c:	200009f0 	.word	0x200009f0

08009a10 <__malloc_lock>:
 8009a10:	4770      	bx	lr

08009a12 <__malloc_unlock>:
 8009a12:	4770      	bx	lr

08009a14 <_init>:
 8009a14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009a16:	bf00      	nop
 8009a18:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009a1a:	bc08      	pop	{r3}
 8009a1c:	469e      	mov	lr, r3
 8009a1e:	4770      	bx	lr

08009a20 <_fini>:
 8009a20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009a22:	bf00      	nop
 8009a24:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009a26:	bc08      	pop	{r3}
 8009a28:	469e      	mov	lr, r3
 8009a2a:	4770      	bx	lr
