<HTML>
<HEAD>
<TITLE>Synthesis Report</TITLE>
<link href="file:///F:/MySoftware/Lattice/radiant/data/theme/css/light/report.css" rel="stylesheet" type="text/css" media="screen"/>
<link href="file:///F:/MySoftware/Lattice/radiant/data/theme/css/print/report.css" rel="stylesheet" type="text/css" media="print"/>
<style type="text/css">
#toc {
  position: fixed;
  right: 2px;
  top: 2px;
  padding: 2px 5px 2px 5px;
  background-color:rgba(210,210,210,0.1);
  border-style: solid;
  border-color: rgba(192,192,192,0.8);
  border-width:1px;
}
#toc_list {
  display: none;
  }
</style>

<script type="text/javascript">
<!--
function showTocList() {
var a = document.getElementById("toc_list");
a.style.display = "block";
}

function hideTocList() {
var a = document.getElementById("toc_list");
if (a)
    a.style.display = "none";
}

//-->
</script>

</HEAD>

<BODY>

<DIV id="content" onclick="hideTocList()"><PRE>
<A name="Syn"></A><B><U><big>Synthesis Report</big></U></B>
synthesis:  version Radiant Software (64-bit) 2023.1.1.200.1

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.
Mon Sep  9 11:18:34 2024


Command Line:  F:\MySoftware\Lattice\radiant\ispfpga\bin\nt64\synthesis.exe -f IRStore_impl_1_lattice.synproj -gui -msgset F:/MyTemporary/Github/GLPP2024/IRStore/promote.xml 

Synthesis options:
The -a option is iCE40UP.
The -t option is SG48.
The -sp option is High-Performance_1.2V.
The -p option is iCE40UP5K.
                                                          


##########################################################


### Lattice Family     : iCE40UP


### Device             : iCE40UP5K


### Package            : SG48


### Performance Grade  : High-Performance_1.2V


                                                         


INFO <35001786> - synthesis: User-Selected Strategy Settings
Optimization goal = Area
Top-level module name = ZIRStore_Top.
Target frequency = 200.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3 (default)
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1


Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output HDL file name = IRStore_impl_1.vm.
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-sdc option: SDC file input is IRStore_impl_1_cpe.ldc.
-path F:/MySoftware/Lattice/radiant/ispfpga/ice40tp/data (searchpath added)
-path F:/MyTemporary/Github/GLPP2024/IRStore (searchpath added)
-path F:/MyTemporary/Github/GLPP2024/IRStore/IPCores/ZPLL (searchpath added)
-path F:/MyTemporary/Github/GLPP2024/IRStore/IPCores/ZRAM_DP (searchpath added)
-path F:/MyTemporary/Github/GLPP2024/IRStore/impl_1 (searchpath added)
Mixed language design
Verilog design file = F:/MySoftware/Lattice/radiant/ip/pmi/pmi_iCE40UP.v
Verilog design file = F:/MyTemporary/Github/GLPP2024/IRStore/source/impl_1/ZIRStore_Top.v
Verilog design file = F:/MyTemporary/Github/GLPP2024/IRStore/source/impl_1/ZIRCfg_Data.v
Verilog design file = F:/MyTemporary/Github/GLPP2024/IRStore/IPCores/ZPLL/rtl/ZPLL.v
Verilog design file = F:/MyTemporary/Github/GLPP2024/IRStore/source/impl_1/ZUART_Tx.v
Verilog design file = F:/MyTemporary/Github/GLPP2024/IRStore/source/impl_1/ZIRSensor_Controller.v
Verilog design file = F:/MyTemporary/Github/GLPP2024/IRStore/IPCores/ZRAM_DP/rtl/ZRAM_DP.v
Verilog design file = F:/MyTemporary/Github/GLPP2024/IRStore/source/impl_1/ZOctalRAMOperator.v
Verilog design file = F:/MyTemporary/Github/GLPP2024/IRStore/source/impl_1/ZOctalRAMCfg.v
Verilog design file = F:/MyTemporary/Github/GLPP2024/IRStore/source/impl_1/ZIRStore_Bottom.v
Verilog design file = F:/MyTemporary/Github/GLPP2024/IRStore/source/impl_1/ZSynReset.v
VHDL library = pmi
VHDL design file = F:/MySoftware/Lattice/radiant/ip/pmi/pmi_iCE40UP.vhd
The -r option is OFF. [ Remove LOC Properties is OFF. ]
WARNING <35935050> - synthesis: input port TRIM9 is not connected on this instance. VDB-5050
WARNING <35935050> - synthesis: input port TRIM8 is not connected on this instance. VDB-5050
WARNING <35935050> - synthesis: input port TRIM7 is not connected on this instance. VDB-5050
WARNING <35935050> - synthesis: input port TRIM6 is not connected on this instance. VDB-5050
WARNING <35935050> - synthesis: input port TRIM5 is not connected on this instance. VDB-5050
WARNING <35935050> - synthesis: input port TRIM4 is not connected on this instance. VDB-5050
WARNING <35935050> - synthesis: input port TRIM3 is not connected on this instance. VDB-5050
WARNING <35935050> - synthesis: input port TRIM2 is not connected on this instance. VDB-5050
WARNING <35935050> - synthesis: input port TRIM1 is not connected on this instance. VDB-5050
WARNING <35935050> - synthesis: input port TRIM0 is not connected on this instance. VDB-5050
WARNING <35935050> - synthesis: input port I is not connected on this instance. VDB-5050
Compile design.
Compile Design Begin
Analyzing Verilog file f:/mysoftware/lattice/radiant/ip/pmi/pmi_ice40up.v. VERI-1482
INFO <35901328> - synthesis: f:/mysoftware/lattice/radiant/ip/pmi/pmi_ice40up.v(1): analyzing included file f:/mysoftware/lattice/radiant/ip/pmi/pmi_addsub.v. VERI-1328
INFO <35901328> - synthesis: f:/mysoftware/lattice/radiant/ip/pmi/pmi_addsub.v(40): analyzing included file f:/mysoftware/lattice/radiant/ip/pmi/../common/adder_subtractor/rtl/lscc_add_sub.v. VERI-1328
INFO <35901328> - synthesis: f:/mysoftware/lattice/radiant/ip/pmi/pmi_ice40up.v(2): analyzing included file f:/mysoftware/lattice/radiant/ip/pmi/pmi_add.v. VERI-1328
INFO <35901328> - synthesis: f:/mysoftware/lattice/radiant/ip/pmi/pmi_add.v(50): analyzing included file f:/mysoftware/lattice/radiant/ip/pmi/../common/adder/rtl/lscc_adder.v. VERI-1328
INFO <35901328> - synthesis: f:/mysoftware/lattice/radiant/ip/pmi/pmi_ice40up.v(3): analyzing included file f:/mysoftware/lattice/radiant/ip/pmi/pmi_complex_mult.v. VERI-1328
INFO <35901328> - synthesis: f:/mysoftware/lattice/radiant/ip/pmi/pmi_complex_mult.v(52): analyzing included file f:/mysoftware/lattice/radiant/ip/pmi/../common/complex_mult/rtl/lscc_complex_mult.v. VERI-1328
INFO <35901328> - synthesis: f:/mysoftware/lattice/radiant/ip/pmi/pmi_ice40up.v(4): analyzing included file f:/mysoftware/lattice/radiant/ip/pmi/pmi_counter.v. VERI-1328
INFO <35901328> - synthesis: f:/mysoftware/lattice/radiant/ip/pmi/pmi_counter.v(39): analyzing included file f:/mysoftware/lattice/radiant/ip/pmi/../common/counter/rtl/lscc_cntr.v. VERI-1328
INFO <35901328> - synthesis: f:/mysoftware/lattice/radiant/ip/pmi/pmi_ice40up.v(5): analyzing included file f:/mysoftware/lattice/radiant/ip/pmi/pmi_fifo.v. VERI-1328
INFO <35901328> - synthesis: f:/mysoftware/lattice/radiant/ip/pmi/pmi_fifo.v(44): analyzing included file f:/mysoftware/lattice/radiant/ip/pmi/../avant/fifo/rtl/lscc_fifo.v. VERI-1328
INFO <35901328> - synthesis: f:/mysoftware/lattice/radiant/ip/pmi/pmi_ice40up.v(6): analyzing included file f:/mysoftware/lattice/radiant/ip/pmi/pmi_fifo_dc.v. VERI-1328
INFO <35901328> - synthesis: f:/mysoftware/lattice/radiant/ip/pmi/pmi_fifo_dc.v(47): analyzing included file f:/mysoftware/lattice/radiant/ip/pmi/../avant/fifo_dc/rtl/lscc_fifo_dc.v. VERI-1328
INFO <35901328> - synthesis: f:/mysoftware/lattice/radiant/ip/pmi/pmi_ice40up.v(7): analyzing included file f:/mysoftware/lattice/radiant/ip/pmi/pmi_mac.v. VERI-1328
INFO <35901328> - synthesis: f:/mysoftware/lattice/radiant/ip/pmi/pmi_mac.v(52): analyzing included file f:/mysoftware/lattice/radiant/ip/pmi/../common/mult_accumulate/rtl/lscc_mult_accumulate.v. VERI-1328
INFO <35901328> - synthesis: f:/mysoftware/lattice/radiant/ip/pmi/pmi_ice40up.v(8): analyzing included file f:/mysoftware/lattice/radiant/ip/pmi/pmi_multaddsubsum.v. VERI-1328
INFO <35901328> - synthesis: f:/mysoftware/lattice/radiant/ip/pmi/pmi_multaddsubsum.v(53): analyzing included file f:/mysoftware/lattice/radiant/ip/pmi/../common/mult_add_sub_sum/rtl/lscc_mult_add_sub_sum.v. VERI-1328
INFO <35901328> - synthesis: f:/mysoftware/lattice/radiant/ip/pmi/pmi_ice40up.v(9): analyzing included file f:/mysoftware/lattice/radiant/ip/pmi/pmi_multaddsub.v. VERI-1328
INFO <35901328> - synthesis: f:/mysoftware/lattice/radiant/ip/pmi/pmi_multaddsub.v(52): analyzing included file f:/mysoftware/lattice/radiant/ip/pmi/../common/mult_add_sub/rtl/lscc_mult_add_sub.v. VERI-1328
INFO <35901328> - synthesis: f:/mysoftware/lattice/radiant/ip/pmi/pmi_ice40up.v(10): analyzing included file f:/mysoftware/lattice/radiant/ip/pmi/pmi_mult.v. VERI-1328
INFO <35901328> - synthesis: f:/mysoftware/lattice/radiant/ip/pmi/pmi_mult.v(51): analyzing included file f:/mysoftware/lattice/radiant/ip/pmi/../common/multiplier/rtl/lscc_multiplier.v. VERI-1328
INFO <35901328> - synthesis: f:/mysoftware/lattice/radiant/ip/pmi/pmi_ice40up.v(11): analyzing included file f:/mysoftware/lattice/radiant/ip/pmi/pmi_ram_dp.v. VERI-1328
INFO <35901328> - synthesis: f:/mysoftware/lattice/radiant/ip/pmi/pmi_ram_dp.v(48): analyzing included file f:/mysoftware/lattice/radiant/ip/pmi/../avant/ram_dp/rtl/lscc_ram_dp.v. VERI-1328
INFO <35901328> - synthesis: f:/mysoftware/lattice/radiant/ip/pmi/pmi_ice40up.v(12): analyzing included file f:/mysoftware/lattice/radiant/ip/pmi/pmi_ram_dq.v. VERI-1328
INFO <35901328> - synthesis: f:/mysoftware/lattice/radiant/ip/pmi/pmi_ram_dq.v(45): analyzing included file f:/mysoftware/lattice/radiant/ip/pmi/../avant/ram_dq/rtl/lscc_ram_dq.v. VERI-1328
INFO <35901328> - synthesis: f:/mysoftware/lattice/radiant/ip/pmi/pmi_ice40up.v(13): analyzing included file f:/mysoftware/lattice/radiant/ip/pmi/pmi_rom.v. VERI-1328
INFO <35901328> - synthesis: f:/mysoftware/lattice/radiant/ip/pmi/pmi_rom.v(45): analyzing included file f:/mysoftware/lattice/radiant/ip/pmi/../avant/rom/rtl/lscc_rom.v. VERI-1328
INFO <35901328> - synthesis: f:/mysoftware/lattice/radiant/ip/pmi/pmi_ice40up.v(14): analyzing included file f:/mysoftware/lattice/radiant/ip/pmi/pmi_sub.v. VERI-1328
INFO <35901328> - synthesis: f:/mysoftware/lattice/radiant/ip/pmi/pmi_sub.v(50): analyzing included file f:/mysoftware/lattice/radiant/ip/pmi/../common/subtractor/rtl/lscc_subtractor.v. VERI-1328
INFO <35901328> - synthesis: f:/mysoftware/lattice/radiant/ip/pmi/pmi_ice40up.v(15): analyzing included file f:/mysoftware/lattice/radiant/ip/pmi/pmi_ram_dp_be.v. VERI-1328
INFO <35901328> - synthesis: f:/mysoftware/lattice/radiant/ip/pmi/pmi_ram_dp_be.v(49): analyzing included file f:/mysoftware/lattice/radiant/ip/pmi/../avant/ram_dp/rtl/lscc_ram_dp.v. VERI-1328
INFO <35901328> - synthesis: f:/mysoftware/lattice/radiant/ip/pmi/pmi_ice40up.v(16): analyzing included file f:/mysoftware/lattice/radiant/ip/pmi/pmi_ram_dq_be.v. VERI-1328
INFO <35901328> - synthesis: f:/mysoftware/lattice/radiant/ip/pmi/pmi_ram_dq_be.v(45): analyzing included file f:/mysoftware/lattice/radiant/ip/pmi/../avant/ram_dq/rtl/lscc_ram_dq.v. VERI-1328
INFO <35901328> - synthesis: f:/mysoftware/lattice/radiant/ip/pmi/pmi_ice40up.v(17): analyzing included file f:/mysoftware/lattice/radiant/ip/pmi/pmi_dsp.v. VERI-1328
Analyzing Verilog file f:/mytemporary/github/glpp2024/irstore/source/impl_1/zirstore_top.v. VERI-1482
Analyzing Verilog file f:/mytemporary/github/glpp2024/irstore/source/impl_1/zircfg_data.v. VERI-1482
Analyzing Verilog file f:/mytemporary/github/glpp2024/irstore/ipcores/zpll/rtl/zpll.v. VERI-1482
Analyzing Verilog file f:/mytemporary/github/glpp2024/irstore/source/impl_1/zuart_tx.v. VERI-1482
Analyzing Verilog file f:/mytemporary/github/glpp2024/irstore/source/impl_1/zirsensor_controller.v. VERI-1482
Analyzing Verilog file f:/mytemporary/github/glpp2024/irstore/ipcores/zram_dp/rtl/zram_dp.v. VERI-1482
Analyzing Verilog file f:/mytemporary/github/glpp2024/irstore/source/impl_1/zoctalramoperator.v. VERI-1482
Analyzing Verilog file f:/mytemporary/github/glpp2024/irstore/source/impl_1/zoctalramcfg.v. VERI-1482
Analyzing Verilog file f:/mytemporary/github/glpp2024/irstore/source/impl_1/zirstore_bottom.v. VERI-1482
Analyzing Verilog file f:/mytemporary/github/glpp2024/irstore/source/impl_1/zsynreset.v. VERI-1482
Analyzing VHDL file f:/mysoftware/lattice/radiant/ip/pmi/pmi_ice40up.vhd. VHDL-1481
Analyzing VHDL file f:/mysoftware/lattice/radiant/ip/pmi/pmi_ice40up.vhd

INFO <35921014> - synthesis: f:/mysoftware/lattice/radiant/ip/pmi/pmi_ice40up.vhd(4): analyzing package components. VHDL-1014
INFO <35921504> - synthesis: The default VHDL library search path is now "F:/MyTemporary/Github/GLPP2024/IRStore/impl_1". VHDL-1504
Top module language type = Verilog.
Top module name (Verilog, mixed language): ZIRStore_Top
INFO <35901018> - synthesis: f:/mytemporary/github/glpp2024/irstore/source/impl_1/zirstore_top.v(5): compiling module ZIRStore_Top. VERI-1018
WARNING <35901220> - synthesis: f:/mytemporary/github/glpp2024/irstore/source/impl_1/zirstore_top.v(66): using initial value of rst_n_POR since it is never assigned. VERI-1220
INFO <35901018> - synthesis: F:/MySoftware/Lattice/radiant/ispfpga/../cae_library/synthesis/verilog/iCE40UP.v(756): compiling module HSOSC. VERI-1018
INFO <35901018> - synthesis: f:/mytemporary/github/glpp2024/irstore/ipcores/zpll/rtl/zpll.v(11): compiling module ZPLL. VERI-1018
INFO <35901018> - synthesis: f:/mytemporary/github/glpp2024/irstore/ipcores/zpll/rtl/zpll.v(107): compiling module ZPLL_ipgen_lscc_pll(DIVR="0",DIVF="15",DIVQ="4",FILTER_RANGE="4",PLLOUT_SELECT_PORTA="GENCLK",PLLOUT_SELECT_PORTB="GENCLK",FREQUENCY_PIN_REFERENCECLK="48.000000"). VERI-1018
INFO <35901018> - synthesis: F:/MySoftware/Lattice/radiant/ispfpga/../cae_library/synthesis/verilog/iCE40UP.v(428): compiling module PLL_B(PLLOUT_SELECT_PORTA="GENCLK",PLLOUT_SELECT_PORTB="GENCLK",DIVF="15",DIVQ="4",FILTER_RANGE="4",FREQUENCY_PIN_REFERENCECLK="48.000000"). VERI-1018
WARNING <35935049> - synthesis: input port sclk_i remains unconnected for this instance. VDB-5049
WARNING <35935049> - synthesis: input port sdi_i remains unconnected for this instance. VDB-5049
INFO <35901018> - synthesis: f:/mytemporary/github/glpp2024/irstore/source/impl_1/zsynreset.v(2): compiling module ZSyncReset. VERI-1018
INFO <35901018> - synthesis: f:/mytemporary/github/glpp2024/irstore/source/impl_1/zirstore_bottom.v(2): compiling module ZIRStore_Bottom. VERI-1018
INFO <35901018> - synthesis: f:/mytemporary/github/glpp2024/irstore/source/impl_1/zirsensor_controller.v(2): compiling module ZIRSensor_Controller. VERI-1018
INFO <35901018> - synthesis: f:/mytemporary/github/glpp2024/irstore/source/impl_1/zuart_tx.v(3): compiling module ZUART_Tx. VERI-1018
WARNING <35901209> - synthesis: f:/mytemporary/github/glpp2024/irstore/source/impl_1/zuart_tx.v(39): expression size 32 truncated to fit in target size 16. VERI-1209
WARNING <35901209> - synthesis: f:/mytemporary/github/glpp2024/irstore/source/impl_1/zuart_tx.v(59): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING <35901209> - synthesis: f:/mytemporary/github/glpp2024/irstore/source/impl_1/zuart_tx.v(61): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING <35901209> - synthesis: f:/mytemporary/github/glpp2024/irstore/source/impl_1/zuart_tx.v(66): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING <35901209> - synthesis: f:/mytemporary/github/glpp2024/irstore/source/impl_1/zuart_tx.v(70): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING <35901209> - synthesis: f:/mytemporary/github/glpp2024/irstore/source/impl_1/zuart_tx.v(72): expression size 32 truncated to fit in target size 8. VERI-1209
INFO <35901018> - synthesis: f:/mytemporary/github/glpp2024/irstore/source/impl_1/zircfg_data.v(2): compiling module ZIRCfg_Data. VERI-1018
WARNING <35901209> - synthesis: f:/mytemporary/github/glpp2024/irstore/source/impl_1/zirsensor_controller.v(60): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING <35901209> - synthesis: f:/mytemporary/github/glpp2024/irstore/source/impl_1/zirsensor_controller.v(63): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING <35901209> - synthesis: f:/mytemporary/github/glpp2024/irstore/source/impl_1/zirsensor_controller.v(64): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING <35901209> - synthesis: f:/mytemporary/github/glpp2024/irstore/source/impl_1/zirsensor_controller.v(64): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING <35901209> - synthesis: f:/mytemporary/github/glpp2024/irstore/source/impl_1/zirsensor_controller.v(67): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING <35901209> - synthesis: f:/mytemporary/github/glpp2024/irstore/source/impl_1/zirsensor_controller.v(70): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING <35901209> - synthesis: f:/mytemporary/github/glpp2024/irstore/source/impl_1/zirsensor_controller.v(71): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING <35901209> - synthesis: f:/mytemporary/github/glpp2024/irstore/source/impl_1/zirsensor_controller.v(71): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING <35901209> - synthesis: f:/mytemporary/github/glpp2024/irstore/source/impl_1/zirsensor_controller.v(74): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING <35901209> - synthesis: f:/mytemporary/github/glpp2024/irstore/source/impl_1/zirsensor_controller.v(77): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING <35901209> - synthesis: f:/mytemporary/github/glpp2024/irstore/source/impl_1/zirsensor_controller.v(78): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING <35901209> - synthesis: f:/mytemporary/github/glpp2024/irstore/source/impl_1/zirsensor_controller.v(78): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING <35901209> - synthesis: f:/mytemporary/github/glpp2024/irstore/source/impl_1/zirsensor_controller.v(81): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING <35901209> - synthesis: f:/mytemporary/github/glpp2024/irstore/source/impl_1/zirsensor_controller.v(83): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING <35901209> - synthesis: f:/mytemporary/github/glpp2024/irstore/source/impl_1/zirsensor_controller.v(86): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING <35901209> - synthesis: f:/mytemporary/github/glpp2024/irstore/source/impl_1/zirsensor_controller.v(87): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING <35901209> - synthesis: f:/mytemporary/github/glpp2024/irstore/source/impl_1/zirsensor_controller.v(87): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING <35901209> - synthesis: f:/mytemporary/github/glpp2024/irstore/source/impl_1/zirsensor_controller.v(90): expression size 32 truncated to fit in target size 8. VERI-1209
INFO <35901018> - synthesis: f:/mytemporary/github/glpp2024/irstore/source/impl_1/zuart_tx.v(3): compiling module ZUART_Tx(Freq_divider=24). VERI-1018
WARNING <35901209> - synthesis: f:/mytemporary/github/glpp2024/irstore/source/impl_1/zuart_tx.v(39): expression size 32 truncated to fit in target size 16. VERI-1209
WARNING <35901209> - synthesis: f:/mytemporary/github/glpp2024/irstore/source/impl_1/zuart_tx.v(59): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING <35901209> - synthesis: f:/mytemporary/github/glpp2024/irstore/source/impl_1/zuart_tx.v(61): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING <35901209> - synthesis: f:/mytemporary/github/glpp2024/irstore/source/impl_1/zuart_tx.v(66): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING <35901209> - synthesis: f:/mytemporary/github/glpp2024/irstore/source/impl_1/zuart_tx.v(70): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING <35901209> - synthesis: f:/mytemporary/github/glpp2024/irstore/source/impl_1/zuart_tx.v(72): expression size 32 truncated to fit in target size 8. VERI-1209
INFO <35901018> - synthesis: f:/mytemporary/github/glpp2024/irstore/ipcores/zram_dp/rtl/zram_dp.v(11): compiling module ZRAM_DP. VERI-1018
INFO <35901018> - synthesis: f:/mytemporary/github/glpp2024/irstore/ipcores/zram_dp/rtl/zram_dp.v(252): compiling module ZRAM_DP_ipgen_lscc_ram_dp(MEM_ID="ZRAM_DP",MEM_SIZE="16,1024",FAMILY="iCE40UP",WADDR_DEPTH=1024,WADDR_WIDTH=10,WDATA_WIDTH=16,RADDR_DEPTH=1024,RADDR_WIDTH=10,RDATA_WIDTH=16,REGMODE="noreg",INIT_FILE_FORMAT="hex",INIT_DATA_TYPE=1,BYTE_ENABLE=0,BYTE_SIZE=8,BYTE_WIDTH=1). VERI-1018
INFO <35901018> - synthesis: f:/mytemporary/github/glpp2024/irstore/ipcores/zram_dp/rtl/zram_dp.v(657): compiling module ZRAM_DP_ipgen_lscc_ram_dp_main(MEM_ID="ZRAM_DP",MEM_SIZE="16,1024",FAMILY="iCE40UP",WADDR_DEPTH=1024,WADDR_WIDTH=10,WDATA_WIDTH=16,RADDR_DEPTH=1024,RADDR_WIDTH=10,RDATA_WIDTH=16,REGMODE="noreg",INIT_FILE_FORMAT="hex",BYTE_SIZE=8,BYTE_WIDTH=1). VERI-1018
INFO <35901018> - synthesis: f:/mytemporary/github/glpp2024/irstore/ipcores/zram_dp/rtl/zram_dp.v(3996): compiling module ZRAM_DP_ipgen_lscc_ram_dp_core(MEM_ID="ZRAM_DP",MEM_SIZE="16,1024",FAMILY="iCE40UP",DATA_WIDTH_W=32'b0100,DATA_WIDTH_R=32'b0100,REGMODE="noreg",BYTE_ENABLE=1'b0,POSx=32'b0,POSy=32'b0). VERI-1018
INFO <35901018> - synthesis: F:/MySoftware/Lattice/radiant/ispfpga/../cae_library/synthesis/verilog/iCE40UP.v(693): compiling module PDP4K(DATA_WIDTH_W="4",DATA_WIDTH_R="4"). VERI-1018
INFO <35901018> - synthesis: f:/mytemporary/github/glpp2024/irstore/ipcores/zram_dp/rtl/zram_dp.v(3996): compiling module ZRAM_DP_ipgen_lscc_ram_dp_core(MEM_ID="ZRAM_DP",MEM_SIZE="16,1024",FAMILY="iCE40UP",DATA_WIDTH_W=32'b0100,DATA_WIDTH_R=32'b0100,REGMODE="noreg",BYTE_ENABLE=1'b0,POSx=32'b0100,POSy=32'b0). VERI-1018
INFO <35901018> - synthesis: f:/mytemporary/github/glpp2024/irstore/ipcores/zram_dp/rtl/zram_dp.v(3996): compiling module ZRAM_DP_ipgen_lscc_ram_dp_core(MEM_ID="ZRAM_DP",MEM_SIZE="16,1024",FAMILY="iCE40UP",DATA_WIDTH_W=32'b0100,DATA_WIDTH_R=32'b0100,REGMODE="noreg",BYTE_ENABLE=1'b0,POSx=32'b01000,POSy=32'b0). VERI-1018
INFO <35901018> - synthesis: f:/mytemporary/github/glpp2024/irstore/ipcores/zram_dp/rtl/zram_dp.v(3996): compiling module ZRAM_DP_ipgen_lscc_ram_dp_core(MEM_ID="ZRAM_DP",MEM_SIZE="16,1024",FAMILY="iCE40UP",DATA_WIDTH_W=32'b0100,DATA_WIDTH_R=32'b0100,REGMODE="noreg",BYTE_ENABLE=1'b0,POSx=32'b01100,POSy=32'b0). VERI-1018
INFO <35901018> - synthesis: f:/mytemporary/github/glpp2024/irstore/source/impl_1/zoctalramoperator.v(3): compiling module ZOctalRAMOperator. VERI-1018
INFO <35901018> - synthesis: F:/MySoftware/Lattice/radiant/ispfpga/../cae_library/synthesis/verilog/iCE40UP.v(418): compiling module BB_B. VERI-1018
INFO <35901018> - synthesis: F:/MySoftware/Lattice/radiant/ispfpga/../cae_library/synthesis/verilog/iCE40UP.v(339): compiling module IOL_B(LATCHIN="NONE_DDR"). VERI-1018
INFO <35901018> - synthesis: F:/MySoftware/Lattice/radiant/ispfpga/../cae_library/synthesis/verilog/iCE40UP.v(339): compiling module IOL_B(DDROUT="YES"). VERI-1018
INFO <35901018> - synthesis: f:/mytemporary/github/glpp2024/irstore/source/impl_1/zoctalramcfg.v(3): compiling module ZOctalRAMCfg. VERI-1018
WARNING <35901209> - synthesis: f:/mytemporary/github/glpp2024/irstore/source/impl_1/zoctalramoperator.v(153): expression size 32 truncated to fit in target size 16. VERI-1209
WARNING <35901209> - synthesis: f:/mytemporary/github/glpp2024/irstore/source/impl_1/zoctalramoperator.v(158): expression size 32 truncated to fit in target size 16. VERI-1209
WARNING <35901209> - synthesis: f:/mytemporary/github/glpp2024/irstore/source/impl_1/zoctalramoperator.v(159): expression size 32 truncated to fit in target size 16. VERI-1209
WARNING <35901209> - synthesis: f:/mytemporary/github/glpp2024/irstore/source/impl_1/zoctalramoperator.v(161): expression size 32 truncated to fit in target size 16. VERI-1209
WARNING <35901209> - synthesis: f:/mytemporary/github/glpp2024/irstore/source/impl_1/zoctalramoperator.v(163): expression size 32 truncated to fit in target size 16. VERI-1209
WARNING <35901209> - synthesis: f:/mytemporary/github/glpp2024/irstore/source/impl_1/zoctalramoperator.v(165): expression size 32 truncated to fit in target size 16. VERI-1209
WARNING <35901209> - synthesis: f:/mytemporary/github/glpp2024/irstore/source/impl_1/zoctalramoperator.v(167): expression size 32 truncated to fit in target size 16. VERI-1209
WARNING <35901209> - synthesis: f:/mytemporary/github/glpp2024/irstore/source/impl_1/zoctalramoperator.v(169): expression size 32 truncated to fit in target size 16. VERI-1209
WARNING <35901209> - synthesis: f:/mytemporary/github/glpp2024/irstore/source/impl_1/zoctalramoperator.v(171): expression size 32 truncated to fit in target size 16. VERI-1209
WARNING <35901209> - synthesis: f:/mytemporary/github/glpp2024/irstore/source/impl_1/zoctalramoperator.v(173): expression size 32 truncated to fit in target size 16. VERI-1209
WARNING <35901209> - synthesis: f:/mytemporary/github/glpp2024/irstore/source/impl_1/zoctalramoperator.v(175): expression size 32 truncated to fit in target size 16. VERI-1209
WARNING <35901209> - synthesis: f:/mytemporary/github/glpp2024/irstore/source/impl_1/zoctalramoperator.v(177): expression size 32 truncated to fit in target size 16. VERI-1209
WARNING <35901209> - synthesis: f:/mytemporary/github/glpp2024/irstore/source/impl_1/zoctalramoperator.v(179): expression size 32 truncated to fit in target size 16. VERI-1209
WARNING <35901209> - synthesis: f:/mytemporary/github/glpp2024/irstore/source/impl_1/zoctalramoperator.v(191): expression size 32 truncated to fit in target size 16. VERI-1209
WARNING <35901209> - synthesis: f:/mytemporary/github/glpp2024/irstore/source/impl_1/zoctalramoperator.v(198): expression size 32 truncated to fit in target size 16. VERI-1209
WARNING <35901209> - synthesis: f:/mytemporary/github/glpp2024/irstore/source/impl_1/zoctalramoperator.v(204): expression size 32 truncated to fit in target size 16. VERI-1209
WARNING <35901209> - synthesis: f:/mytemporary/github/glpp2024/irstore/source/impl_1/zoctalramoperator.v(210): expression size 32 truncated to fit in target size 16. VERI-1209
WARNING <35901209> - synthesis: f:/mytemporary/github/glpp2024/irstore/source/impl_1/zoctalramoperator.v(216): expression size 32 truncated to fit in target size 16. VERI-1209
WARNING <35901209> - synthesis: f:/mytemporary/github/glpp2024/irstore/source/impl_1/zoctalramoperator.v(219): expression size 32 truncated to fit in target size 16. VERI-1209
WARNING <35901209> - synthesis: f:/mytemporary/github/glpp2024/irstore/source/impl_1/zoctalramoperator.v(222): expression size 32 truncated to fit in target size 16. VERI-1209
WARNING <35901209> - synthesis: f:/mytemporary/github/glpp2024/irstore/source/impl_1/zoctalramoperator.v(223): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING <35901209> - synthesis: f:/mytemporary/github/glpp2024/irstore/source/impl_1/zoctalramoperator.v(225): expression size 32 truncated to fit in target size 16. VERI-1209
WARNING <35901209> - synthesis: f:/mytemporary/github/glpp2024/irstore/source/impl_1/zoctalramoperator.v(237): expression size 32 truncated to fit in target size 16. VERI-1209
WARNING <35901209> - synthesis: f:/mytemporary/github/glpp2024/irstore/source/impl_1/zoctalramoperator.v(243): expression size 32 truncated to fit in target size 16. VERI-1209
WARNING <35901209> - synthesis: f:/mytemporary/github/glpp2024/irstore/source/impl_1/zoctalramoperator.v(250): expression size 32 truncated to fit in target size 16. VERI-1209
WARNING <35901209> - synthesis: f:/mytemporary/github/glpp2024/irstore/source/impl_1/zoctalramoperator.v(256): expression size 32 truncated to fit in target size 16. VERI-1209
WARNING <35901209> - synthesis: f:/mytemporary/github/glpp2024/irstore/source/impl_1/zoctalramoperator.v(262): expression size 32 truncated to fit in target size 16. VERI-1209
WARNING <35901209> - synthesis: f:/mytemporary/github/glpp2024/irstore/source/impl_1/zoctalramoperator.v(265): expression size 32 truncated to fit in target size 16. VERI-1209
WARNING <35901209> - synthesis: f:/mytemporary/github/glpp2024/irstore/source/impl_1/zoctalramoperator.v(267): expression size 32 truncated to fit in target size 16. VERI-1209
WARNING <35901209> - synthesis: f:/mytemporary/github/glpp2024/irstore/source/impl_1/zoctalramoperator.v(269): expression size 32 truncated to fit in target size 16. VERI-1209
WARNING <35901209> - synthesis: f:/mytemporary/github/glpp2024/irstore/source/impl_1/zoctalramoperator.v(271): expression size 32 truncated to fit in target size 16. VERI-1209
WARNING <35901209> - synthesis: f:/mytemporary/github/glpp2024/irstore/source/impl_1/zoctalramoperator.v(274): expression size 32 truncated to fit in target size 16. VERI-1209
WARNING <35901209> - synthesis: f:/mytemporary/github/glpp2024/irstore/source/impl_1/zoctalramoperator.v(280): expression size 32 truncated to fit in target size 16. VERI-1209
WARNING <35901209> - synthesis: f:/mytemporary/github/glpp2024/irstore/source/impl_1/zoctalramoperator.v(297): expression size 32 truncated to fit in target size 16. VERI-1209
WARNING <35901209> - synthesis: f:/mytemporary/github/glpp2024/irstore/source/impl_1/zoctalramoperator.v(300): expression size 32 truncated to fit in target size 16. VERI-1209
WARNING <35901209> - synthesis: f:/mytemporary/github/glpp2024/irstore/source/impl_1/zoctalramoperator.v(301): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING <35901209> - synthesis: f:/mytemporary/github/glpp2024/irstore/source/impl_1/zoctalramoperator.v(304): expression size 32 truncated to fit in target size 16. VERI-1209
WARNING <35901209> - synthesis: f:/mytemporary/github/glpp2024/irstore/source/impl_1/zirstore_bottom.v(165): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING <35901209> - synthesis: f:/mytemporary/github/glpp2024/irstore/source/impl_1/zirstore_bottom.v(169): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING <35901209> - synthesis: f:/mytemporary/github/glpp2024/irstore/source/impl_1/zirstore_bottom.v(173): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING <35901209> - synthesis: f:/mytemporary/github/glpp2024/irstore/source/impl_1/zirstore_bottom.v(177): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING <35901209> - synthesis: f:/mytemporary/github/glpp2024/irstore/source/impl_1/zirstore_bottom.v(184): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING <35901209> - synthesis: f:/mytemporary/github/glpp2024/irstore/source/impl_1/zirstore_bottom.v(189): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING <35901209> - synthesis: f:/mytemporary/github/glpp2024/irstore/source/impl_1/zirstore_bottom.v(192): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING <35901209> - synthesis: f:/mytemporary/github/glpp2024/irstore/source/impl_1/zirstore_bottom.v(194): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING <35901209> - synthesis: f:/mytemporary/github/glpp2024/irstore/source/impl_1/zirstore_bottom.v(196): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING <35901209> - synthesis: f:/mytemporary/github/glpp2024/irstore/source/impl_1/zirstore_bottom.v(197): expression size 32 truncated to fit in target size 10. VERI-1209
WARNING <35901209> - synthesis: f:/mytemporary/github/glpp2024/irstore/source/impl_1/zirstore_bottom.v(197): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING <35901209> - synthesis: f:/mytemporary/github/glpp2024/irstore/source/impl_1/zirstore_bottom.v(200): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING <35901209> - synthesis: f:/mytemporary/github/glpp2024/irstore/source/impl_1/zirstore_bottom.v(201): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING <35901209> - synthesis: f:/mytemporary/github/glpp2024/irstore/source/impl_1/zirstore_bottom.v(212): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING <35901209> - synthesis: f:/mytemporary/github/glpp2024/irstore/source/impl_1/zirstore_bottom.v(214): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING <35901209> - synthesis: f:/mytemporary/github/glpp2024/irstore/source/impl_1/zirstore_bottom.v(217): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING <35901209> - synthesis: f:/mytemporary/github/glpp2024/irstore/source/impl_1/zirstore_bottom.v(245): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING <35901209> - synthesis: f:/mytemporary/github/glpp2024/irstore/source/impl_1/zirstore_bottom.v(248): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING <35931002> - synthesis: f:/mytemporary/github/glpp2024/irstore/source/impl_1/zirstore_bottom.v(33): net IRSensor_En does not have a driver. VDB-1002
WARNING <35931002> - synthesis: f:/mytemporary/github/glpp2024/irstore/source/impl_1/zirstore_bottom.v(34): net IRSensor_OpReq[2] does not have a driver. VDB-1002
                                                         


### Number of Logic Cells: 5280


### Number of RAM Blocks: 30


### Number of DSP Blocks: 8


### Number of PLLs: 1


### Number of IO Pins: 56


##########################################################


                                                         


WARNING <35935049> - synthesis: input port sclk_i remains unconnected for this instance. VDB-5049
WARNING <35935049> - synthesis: input port sdi_i remains unconnected for this instance. VDB-5049
CRITICAL <35002028> - synthesis: I/O Port iIR_UART_RxD 's net has no driver and is unused.
WARNING <35931002> - synthesis: f:/mytemporary/github/glpp2024/irstore/ipcores/zpll/rtl/zpll.v(141): net \ic_PLL/lscc_pll_inst/sclk_i does not have a driver. VDB-1002
WARNING <35931002> - synthesis: f:/mytemporary/github/glpp2024/irstore/ipcores/zpll/rtl/zpll.v(142): net \ic_PLL/lscc_pll_inst/sdi_i does not have a driver. VDB-1002
######## Missing driver on net \ic_Bottom/IRSensor_En. Patching with GND.
######## Missing driver on net \ic_Bottom/IRSensor_OpReq[2]. Patching with GND.
######## Missing driver on net \ic_Bottom/IRSensor_OpReq[1]. Patching with GND.
######## Missing driver on net \ic_Bottom/IRSensor_OpReq[0]. Patching with GND.
######## Missing driver on net \ic_PLL/lscc_pll_inst/sclk_i. Patching with GND.
######## Missing driver on net \ic_PLL/lscc_pll_inst/sdi_i. Patching with GND.
WARNING <35935040> - synthesis: Register \ic_Bottom/oLED2 clock is stuck at Zero. VDB-5040
WARNING <35935040> - synthesis: Register \ic_Bottom/oIOMux clock is stuck at One. VDB-5040
WARNING <35935040> - synthesis: Register \ic_Bottom/ic_IRSensor_Controller/oOp_Done clock is stuck at Zero. VDB-5040
WARNING <35935040> - synthesis: Register \ic_Bottom/ic_OctalRAM/DQS_DM_Out clock is stuck at Zero. VDB-5040
WARNING <35935040> - synthesis: Register \ic_Bottom/ic_IRSensor_Controller/UART_Tx_En clock is stuck at Zero. VDB-5040
WARNING <35935040> - synthesis: Register \ic_Bottom/ic_IRSensor_Controller/ic_IR_UART_Tx/oDone clock is stuck at Zero. VDB-5040
WARNING <35935040> - synthesis: Register \ic_Bottom/ic_IRSensor_Controller/ic_IR_UART_Tx/oTxD clock is stuck at One. VDB-5040



CRITICAL <35001747> - synthesis: Bit 2 of Register \ic_Bottom/Op_Code is stuck at Zero
CRITICAL <35002028> - synthesis: I/O Port iIR_UART_RxD 's net has no driver and is unused.
WARNING <35001263> - synthesis: Skipping pad insertion on ioPSRAM_DQS due to black_box_pad_pin attribute.
WARNING <35935040> - synthesis: Register \ic_Bottom/ic_OctalRAM/oEBR_Wr_Addr_i0_i9 clock is stuck at Zero. VDB-5040
WARNING <35935040> - synthesis: Register \ic_Bottom/ic_OctalRAM/oEBR_Wr_Addr_i0_i8 clock is stuck at Zero. VDB-5040
WARNING <35935040> - synthesis: Register \ic_Bottom/ic_OctalRAM/oEBR_Wr_Addr_i0_i7 clock is stuck at Zero. VDB-5040
WARNING <35935040> - synthesis: Register \ic_Bottom/ic_OctalRAM/oEBR_Wr_Addr_i0_i6 clock is stuck at Zero. VDB-5040
WARNING <35935040> - synthesis: Register \ic_Bottom/ic_OctalRAM/oEBR_Wr_Addr_i0_i5 clock is stuck at Zero. VDB-5040
WARNING <35935040> - synthesis: Register \ic_Bottom/ic_OctalRAM/oEBR_Wr_Addr_i0_i4 clock is stuck at Zero. VDB-5040
WARNING <35935040> - synthesis: Register \ic_Bottom/ic_OctalRAM/oEBR_Wr_Addr_i0_i3 clock is stuck at Zero. VDB-5040
WARNING <35935040> - synthesis: Register \ic_Bottom/ic_OctalRAM/DDR_Data_Out_Falling_i5 clock is stuck at Zero. VDB-5040
WARNING <35935040> - synthesis: Register \ic_Bottom/ic_OctalRAM/DDR_Data_Out_Falling_i4 clock is stuck at Zero. VDB-5040
Starting design annotation....
WARNING <1027013> - synthesis: No pin matched '\ic_PLL/lscc_pll_inst/u_PLL_B/OUTCORE'.
WARNING <1014301> - synthesis: Can't resolve object '\ic_PLL/lscc_pll_inst/u_PLL_B/OUTCORE' in constraint 'create_generated_clock -name {oTestSignal_c} -source [get_pins {\ic_PLL/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -divide_by 1 [get_pins {\ic_PLL/lscc_pll_inst/u_PLL_B/OUTCORE}]'.
WARNING <1027013> - synthesis: No pin matched '\ic_PLL/lscc_pll_inst/u_PLL_B/REFERENCECLK'.
WARNING <1014301> - synthesis: Can't resolve object '\ic_PLL/lscc_pll_inst/u_PLL_B/REFERENCECLK' in constraint 'create_generated_clock -name {oTestSignal_c} -source [get_pins {\ic_PLL/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -divide_by 1 [get_pins {\ic_PLL/lscc_pll_inst/u_PLL_B/OUTCORE}]'.
WARNING <70009502> - synthesis: The preferred point for defining clocks is top level ports and driver pins. Pad delays will not be taken into consideration if clocks are defined on nets.

Starting full timing analysis...
WARNING <70001950> - synthesis: External Feedback path not found for pll clock \ic_PLL/lscc_pll_inst/u_PLL_B/OUTGLOBAL.
WARNING <70001950> - synthesis: External Feedback path not found for pll clock \ic_PLL/lscc_pll_inst/u_PLL_B/OUTCORE.
Starting design annotation....
WARNING <1027013> - synthesis: No pin matched '\ic_PLL/lscc_pll_inst/u_PLL_B/OUTCORE'.
WARNING <1014301> - synthesis: Can't resolve object '\ic_PLL/lscc_pll_inst/u_PLL_B/OUTCORE' in constraint 'create_generated_clock -name {oTestSignal_c} -source [get_pins {\ic_PLL/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -divide_by 1 [get_pins {\ic_PLL/lscc_pll_inst/u_PLL_B/OUTCORE}]'.
WARNING <1027013> - synthesis: No pin matched '\ic_PLL/lscc_pll_inst/u_PLL_B/REFERENCECLK'.
WARNING <1014301> - synthesis: Can't resolve object '\ic_PLL/lscc_pll_inst/u_PLL_B/REFERENCECLK' in constraint 'create_generated_clock -name {oTestSignal_c} -source [get_pins {\ic_PLL/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -divide_by 1 [get_pins {\ic_PLL/lscc_pll_inst/u_PLL_B/OUTCORE}]'.
WARNING <70009502> - synthesis: The preferred point for defining clocks is top level ports and driver pins. Pad delays will not be taken into consideration if clocks are defined on nets.

Starting full timing analysis...
WARNING <70001950> - synthesis: External Feedback path not found for pll clock \ic_PLL/lscc_pll_inst/u_PLL_B/OUTGLOBAL.
WARNING <70001950> - synthesis: External Feedback path not found for pll clock \ic_PLL/lscc_pll_inst/u_PLL_B/OUTCORE.
Starting design annotation....
WARNING <1027013> - synthesis: No pin matched '\ic_PLL/lscc_pll_inst/u_PLL_B/OUTCORE'.
WARNING <1014301> - synthesis: Can't resolve object '\ic_PLL/lscc_pll_inst/u_PLL_B/OUTCORE' in constraint 'create_generated_clock -name {oTestSignal_c} -source [get_pins {\ic_PLL/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -divide_by 1 [get_pins {\ic_PLL/lscc_pll_inst/u_PLL_B/OUTCORE}]'.
WARNING <1027013> - synthesis: No pin matched '\ic_PLL/lscc_pll_inst/u_PLL_B/REFERENCECLK'.
WARNING <1014301> - synthesis: Can't resolve object '\ic_PLL/lscc_pll_inst/u_PLL_B/REFERENCECLK' in constraint 'create_generated_clock -name {oTestSignal_c} -source [get_pins {\ic_PLL/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -divide_by 1 [get_pins {\ic_PLL/lscc_pll_inst/u_PLL_B/OUTCORE}]'.
WARNING <70009502> - synthesis: The preferred point for defining clocks is top level ports and driver pins. Pad delays will not be taken into consideration if clocks are defined on nets.

Starting full timing analysis...
WARNING <70001950> - synthesis: External Feedback path not found for pll clock \ic_PLL/lscc_pll_inst/u_PLL_B/OUTGLOBAL.
WARNING <70001950> - synthesis: External Feedback path not found for pll clock \ic_PLL/lscc_pll_inst/u_PLL_B/OUTCORE.
Starting design annotation....
WARNING <1027013> - synthesis: No pin matched '\ic_PLL/lscc_pll_inst/u_PLL_B/OUTCORE'.
WARNING <1014301> - synthesis: Can't resolve object '\ic_PLL/lscc_pll_inst/u_PLL_B/OUTCORE' in constraint 'create_generated_clock -name {oTestSignal_c} -source [get_pins {\ic_PLL/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -divide_by 1 [get_pins {\ic_PLL/lscc_pll_inst/u_PLL_B/OUTCORE}]'.
WARNING <1027013> - synthesis: No pin matched '\ic_PLL/lscc_pll_inst/u_PLL_B/REFERENCECLK'.
WARNING <1014301> - synthesis: Can't resolve object '\ic_PLL/lscc_pll_inst/u_PLL_B/REFERENCECLK' in constraint 'create_generated_clock -name {oTestSignal_c} -source [get_pins {\ic_PLL/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -divide_by 1 [get_pins {\ic_PLL/lscc_pll_inst/u_PLL_B/OUTCORE}]'.
WARNING <70009502> - synthesis: The preferred point for defining clocks is top level ports and driver pins. Pad delays will not be taken into consideration if clocks are defined on nets.

Starting full timing analysis...
WARNING <70001950> - synthesis: External Feedback path not found for pll clock \ic_PLL/lscc_pll_inst/u_PLL_B/OUTGLOBAL.
WARNING <70001950> - synthesis: External Feedback path not found for pll clock \ic_PLL/lscc_pll_inst/u_PLL_B/OUTCORE.


<A name="lse_area"></A><B><U><big>Area Report</big></U></B>

################### Begin Area Report (ZIRStore_Top)######################
Number of register bits => 212 of 5280 (4 % )
BB_B => 9
EBR_B => 4
CCU2 => 84
FD1P3XZ => 212
HSOSC_CORE => 1
INV => 1
IOL_B => 16
LUT4 => 659
OB => 9
PLL_B => 1
################### End Area Report ##################
Number of odd-length carry chains : 2
Number of even-length carry chains : 10


<A name="lse_clock"></A><B><U><big>Clock Report</big></U></B>

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 3
  Net : ic_PLL/lscc_pll_inst/OUTGLOBAL, loads : 32
  Net : clk_48MHz, loads : 1
  Net : ic_PLL/lscc_pll_inst/oTestSignal_c, loads : 2
Clock Enable Nets
Number of Clock Enables: 0
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : ic_Bottom/ic_IRSensor_Controller/ic_IR_UART_Tx/n71, loads : 199
  Net : ic_Bottom/ic_OctalRAM/CNT1[2], loads : 68
  Net : ic_Bottom/ic_OctalRAM/CNT1[1], loads : 60
  Net : ic_Bottom/ic_OctalRAM/CNT1[0], loads : 55
  Net : ic_Bottom/ic_OctalRAM/CNT1[3], loads : 55
  Net : ic_Bottom/CNT_Rising[0], loads : 47
  Net : ic_Bottom/Op_Code[0], loads : 47
  Net : ic_Bottom/CNT_Rising[1], loads : 45
  Net : ic_Bottom/CNT_Rising[3], loads : 43
  Net : ic_Bottom/CNT_Rising[4], loads : 40
################### End Clock Report ##################

Peak Memory Usage: 133 MB

--------------------------------------------------------------
Total CPU Time: 5 secs 
Total REAL Time: 7 secs 
--------------------------------------------------------------



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></DIV>

<DIV id="toc" class="radiant"><span onmousemove="showTocList()">Contents</span>
<UL id="toc_list">
<LI><A href=#Syn>Top</A></LI>
<LI><A href=#lse_area>Area Report</A></LI>
<LI><A href=#lse_clock>Clock Report</A></LI>
</UL>
</DIV>

<button id="back_to_top" class="radiant" onclick="scrollToTop()">&lt;</button>
<script type="text/javascript">
<!--
var scrollStep = 0;
function scrollToTop(){
  var funScroll = function() {
    var top = document.body.scrollTop;
    if (top == 0) {
      scrollStep = 0;
      return;
    }
    if (scrollStep == 0)
      scrollStep = top/20 + 1;
    top -= scrollStep;
    if (top < 0)
      top = 0;
    document.body.scrollTop = top;
    requestAnimationFrame(funScroll);
  };
  funScroll();
}

window.addEventListener('scroll', function(e) {
  var backToTop = document.getElementById('back_to_top')
  if (document.body.scrollTop > 0) {
    backToTop.style.display = 'block';
  } else {	backToTop.style.display = 'none'  }});

//-->
</script>

<style type="text/css">
#back_to_top {
  bottom:20px; right:20px;
  width:30px; height:30px;
  font-size: 20px;
  padding: 2px 5px 2px 5px;
  position:fixed;
  background-color:rgba(210,210,210,0.1);
  border-style: solid;
  border-color: rgba(192,192,192,0.8);
  border-width:1px;
  display:none;
  -webkit-transform: rotate(90deg);
  -webkit-transform-origin:50% 50%;
}
#back_to_top:focus {
  outline-width:0px;
}
</style>

</BODY>

