

================================================================
== Vitis HLS Report for 'pool1_Pipeline_L5_L6'
================================================================
* Date:           Sun Jan 26 21:43:04 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        Alex_Net
* Solution:       NN (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.552 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |      750|      750|  7.500 us|  7.500 us|  730|  730|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- L5_L6   |      748|      748|        21|          1|          1|   729|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|    1505|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     0|     128|     558|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       0|    1108|    -|
|Register         |        -|     -|    7724|    1184|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|    7852|    4355|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|       1|       1|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------+-------------------------+---------+----+-----+-----+-----+
    |            Instance           |          Module         | BRAM_18K| DSP|  FF | LUT | URAM|
    +-------------------------------+-------------------------+---------+----+-----+-----+-----+
    |mul_5ns_6ns_10_1_1_U2843       |mul_5ns_6ns_10_1_1       |        0|   0|    0|   23|    0|
    |mul_6ns_5ns_10_1_1_U2833       |mul_6ns_5ns_10_1_1       |        0|   0|    0|   23|    0|
    |mul_6ns_8ns_13_1_1_U2834       |mul_6ns_8ns_13_1_1       |        0|   0|    0|   40|    0|
    |mul_6ns_8ns_13_1_1_U2836       |mul_6ns_8ns_13_1_1       |        0|   0|    0|   40|    0|
    |sparsemux_11_3_32_1_1_U2839    |sparsemux_11_3_32_1_1    |        0|   0|    0|   26|    0|
    |sparsemux_11_3_32_1_1_U2841    |sparsemux_11_3_32_1_1    |        0|   0|    0|   26|    0|
    |sparsemux_11_3_32_1_1_x_U2838  |sparsemux_11_3_32_1_1_x  |        0|   0|    0|   26|    0|
    |sparsemux_11_3_32_1_1_x_U2840  |sparsemux_11_3_32_1_1_x  |        0|   0|    0|   26|    0|
    |sparsemux_53_6_32_1_1_U2837    |sparsemux_53_6_32_1_1    |        0|   0|    0|  130|    0|
    |sparsemux_53_6_32_1_1_U2842    |sparsemux_53_6_32_1_1    |        0|   0|    0|  130|    0|
    |urem_6ns_4ns_3_10_1_U2835      |urem_6ns_4ns_3_10_1      |        0|   0|  128|   68|    0|
    +-------------------------------+-------------------------+---------+----+-----+-----+-----+
    |Total                          |                         |        0|   0|  128|  558|    0|
    +-------------------------------+-------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------+----------+----+---+----+------------+------------+
    |         Variable Name         | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+----+---+----+------------+------------+
    |add_ln126_1_fu_2391_p2         |         +|   0|  0|  23|          16|          16|
    |add_ln126_2_fu_2404_p2         |         +|   0|  0|  23|          16|          16|
    |add_ln126_3_fu_2417_p2         |         +|   0|  0|  23|          16|          16|
    |add_ln126_fu_2348_p2           |         +|   0|  0|  23|          16|          16|
    |add_ln160_3_fu_4396_p2         |         +|   0|  0|  17|          17|          17|
    |add_ln160_4_fu_4391_p2         |         +|   0|  0|  17|          17|          17|
    |add_ln160_fu_4372_p2           |         +|   0|  0|  13|           6|           3|
    |add_ln68_3_fu_2050_p2          |         +|   0|  0|  17|          10|           1|
    |add_ln68_fu_2062_p2            |         +|   0|  0|  13|           6|           2|
    |add_ln71_fu_2568_p2            |         +|   0|  0|  13|           6|           2|
    |empty_102_fu_2094_p2           |         +|   0|  0|  13|           6|           3|
    |empty_105_fu_2130_p2           |         +|   0|  0|  23|          16|          16|
    |empty_106_fu_2143_p2           |         +|   0|  0|  23|          16|          16|
    |empty_107_fu_2318_p2           |         +|   0|  0|  13|           6|           2|
    |tmp1_fu_2120_p2                |         +|   0|  0|  17|          10|           5|
    |and_ln156_33_fu_3702_p2        |       and|   0|  0|   2|           1|           1|
    |and_ln156_34_fu_3708_p2        |       and|   0|  0|   2|           1|           1|
    |and_ln156_35_fu_3793_p2        |       and|   0|  0|   2|           1|           1|
    |and_ln156_36_fu_3799_p2        |       and|   0|  0|   2|           1|           1|
    |and_ln156_37_fu_3884_p2        |       and|   0|  0|   2|           1|           1|
    |and_ln156_38_fu_3890_p2        |       and|   0|  0|   2|           1|           1|
    |and_ln156_39_fu_3975_p2        |       and|   0|  0|   2|           1|           1|
    |and_ln156_40_fu_3981_p2        |       and|   0|  0|   2|           1|           1|
    |and_ln156_41_fu_4066_p2        |       and|   0|  0|   2|           1|           1|
    |and_ln156_42_fu_4072_p2        |       and|   0|  0|   2|           1|           1|
    |and_ln156_43_fu_4157_p2        |       and|   0|  0|   2|           1|           1|
    |and_ln156_44_fu_4163_p2        |       and|   0|  0|   2|           1|           1|
    |and_ln156_45_fu_4248_p2        |       and|   0|  0|   2|           1|           1|
    |and_ln156_46_fu_4254_p2        |       and|   0|  0|   2|           1|           1|
    |and_ln156_47_fu_4352_p2        |       and|   0|  0|   2|           1|           1|
    |and_ln156_48_fu_4358_p2        |       and|   0|  0|   2|           1|           1|
    |and_ln156_fu_3616_p2           |       and|   0|  0|   2|           1|           1|
    |ap_condition_3377              |       and|   0|  0|   2|           1|           1|
    |ap_condition_3380              |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred1230_state12  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred1312_state12  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred1319_state12  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred1326_state12  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred1333_state12  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred1340_state12  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred1347_state12  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred1354_state12  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred1361_state12  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred1368_state12  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred1375_state12  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred1382_state12  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred1389_state12  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred1396_state12  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred1403_state12  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred1410_state12  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred1417_state12  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred1424_state12  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred1431_state12  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred1438_state12  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred1445_state12  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred1452_state12  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred1459_state12  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred1466_state12  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred1473_state12  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred1480_state12  |       and|   0|  0|   2|           1|           1|
    |icmp_ln156_67_fu_3604_p2       |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln156_68_fu_3666_p2       |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln156_69_fu_3672_p2       |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln156_70_fu_3684_p2       |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln156_71_fu_3690_p2       |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln156_72_fu_3757_p2       |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln156_73_fu_3763_p2       |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln156_74_fu_3775_p2       |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln156_75_fu_3781_p2       |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln156_76_fu_3848_p2       |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln156_77_fu_3854_p2       |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln156_78_fu_3866_p2       |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln156_79_fu_3872_p2       |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln156_80_fu_3939_p2       |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln156_81_fu_3945_p2       |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln156_82_fu_3957_p2       |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln156_83_fu_3963_p2       |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln156_84_fu_4030_p2       |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln156_85_fu_4036_p2       |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln156_86_fu_4048_p2       |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln156_87_fu_4054_p2       |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln156_88_fu_4121_p2       |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln156_89_fu_4127_p2       |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln156_90_fu_4139_p2       |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln156_91_fu_4145_p2       |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln156_92_fu_4212_p2       |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln156_93_fu_4218_p2       |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln156_94_fu_4230_p2       |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln156_95_fu_4236_p2       |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln156_96_fu_4316_p2       |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln156_97_fu_4322_p2       |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln156_98_fu_4334_p2       |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln156_99_fu_4340_p2       |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln156_fu_3598_p2          |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln68_fu_2044_p2           |      icmp|   0|  0|  17|          10|          10|
    |icmp_ln71_fu_2068_p2           |      icmp|   0|  0|  13|           6|           5|
    |icmp_ln76_fu_2156_p2           |      icmp|   0|  0|  13|           6|           2|
    |or_ln156_33_fu_3678_p2         |        or|   0|  0|   2|           1|           1|
    |or_ln156_34_fu_3696_p2         |        or|   0|  0|   2|           1|           1|
    |or_ln156_35_fu_3769_p2         |        or|   0|  0|   2|           1|           1|
    |or_ln156_36_fu_3787_p2         |        or|   0|  0|   2|           1|           1|
    |or_ln156_37_fu_3860_p2         |        or|   0|  0|   2|           1|           1|
    |or_ln156_38_fu_3878_p2         |        or|   0|  0|   2|           1|           1|
    |or_ln156_39_fu_3951_p2         |        or|   0|  0|   2|           1|           1|
    |or_ln156_40_fu_3969_p2         |        or|   0|  0|   2|           1|           1|
    |or_ln156_41_fu_4042_p2         |        or|   0|  0|   2|           1|           1|
    |or_ln156_42_fu_4060_p2         |        or|   0|  0|   2|           1|           1|
    |or_ln156_43_fu_4133_p2         |        or|   0|  0|   2|           1|           1|
    |or_ln156_44_fu_4151_p2         |        or|   0|  0|   2|           1|           1|
    |or_ln156_45_fu_4224_p2         |        or|   0|  0|   2|           1|           1|
    |or_ln156_46_fu_4242_p2         |        or|   0|  0|   2|           1|           1|
    |or_ln156_47_fu_4328_p2         |        or|   0|  0|   2|           1|           1|
    |or_ln156_48_fu_4346_p2         |        or|   0|  0|   2|           1|           1|
    |or_ln156_fu_3610_p2            |        or|   0|  0|   2|           1|           1|
    |select_ln68_3_fu_2082_p3       |    select|   0|  0|   6|           1|           6|
    |select_ln68_fu_2074_p3         |    select|   0|  0|   6|           1|           6|
    |tmp_100_fu_3987_p3             |    select|   0|  0|  32|           1|          32|
    |tmp_101_fu_4078_p3             |    select|   0|  0|  32|           1|          32|
    |tmp_102_fu_4169_p3             |    select|   0|  0|  32|           1|          32|
    |tmp_103_fu_4260_p3             |    select|   0|  0|  32|           1|          32|
    |tmp_104_fu_4364_p3             |    select|   0|  0|  32|           1|          32|
    |tmp_96_fu_3622_p3              |    select|   0|  0|  32|           1|          32|
    |tmp_97_fu_3714_p3              |    select|   0|  0|  32|           1|          32|
    |tmp_98_fu_3805_p3              |    select|   0|  0|  32|           1|          32|
    |tmp_99_fu_3896_p3              |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0                  |       xor|   0|  0|   2|           1|           2|
    +-------------------------------+----------+----+---+----+------------+------------+
    |Total                          |          |   0|  0|1505|         803|         580|
    +-------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                            |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter12               |   9|          2|    1|          2|
    |ap_phi_mux_tmp_38_phi_fu_1221_p54      |   9|          2|   32|         64|
    |ap_phi_mux_tmp_44_phi_fu_1161_p54      |   9|          2|   32|         64|
    |ap_phi_mux_tmp_50_phi_fu_1101_p54      |   9|          2|   32|         64|
    |ap_phi_mux_tmp_phi_fu_1281_p54         |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter11_tmp_36_reg_1458  |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter11_tmp_38_reg_1218  |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter11_tmp_40_reg_1398  |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter11_tmp_42_reg_1338  |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter11_tmp_44_reg_1158  |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter11_tmp_46_reg_1518  |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter11_tmp_48_reg_1578  |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter11_tmp_50_reg_1098  |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter11_tmp_reg_1278     |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter12_tmp_36_reg_1458  |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter12_tmp_40_reg_1398  |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter12_tmp_42_reg_1338  |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter12_tmp_46_reg_1518  |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter12_tmp_48_reg_1578  |   9|          2|   32|         64|
    |ap_sig_allocacmp_col_load              |   9|          2|    6|         12|
    |ap_sig_allocacmp_indvar_flatten_load   |   9|          2|   10|         20|
    |ap_sig_allocacmp_row_load              |   9|          2|    6|         12|
    |col_fu_388                             |   9|          2|    6|         12|
    |empty_100_fu_416                       |   9|          2|   32|         64|
    |empty_101_fu_420                       |   9|          2|   32|         64|
    |empty_99_fu_412                        |   9|          2|   32|         64|
    |indvar_flatten_fu_396                  |   9|          2|   10|         20|
    |inp_img_3_address0_local               |  14|          3|   16|         48|
    |inp_img_3_address1_local               |  14|          3|   16|         48|
    |inp_img_4_address0_local               |  14|          3|   16|         48|
    |inp_img_4_address1_local               |  14|          3|   16|         48|
    |line_buffer_2D_30_fu_408               |   9|          2|   32|         64|
    |line_buffer_2D_31_fu_400               |   9|          2|   32|         64|
    |line_buffer_2D_32_fu_404               |   9|          2|   32|         64|
    |mux_case_10_out_o                      |  14|          3|   32|         96|
    |mux_case_11_out_o                      |  14|          3|   32|         96|
    |mux_case_12_out_o                      |  14|          3|   32|         96|
    |mux_case_13_out_o                      |  14|          3|   32|         96|
    |mux_case_14_out_o                      |  14|          3|   32|         96|
    |mux_case_15_out_o                      |  14|          3|   32|         96|
    |mux_case_16_out_o                      |  14|          3|   32|         96|
    |mux_case_17_out_o                      |  14|          3|   32|         96|
    |mux_case_18_out_o                      |  14|          3|   32|         96|
    |mux_case_19_out_o                      |  14|          3|   32|         96|
    |mux_case_20_out_o                      |  14|          3|   32|         96|
    |mux_case_21_out_o                      |  14|          3|   32|         96|
    |mux_case_22_out_o                      |  14|          3|   32|         96|
    |mux_case_23_out_o                      |  14|          3|   32|         96|
    |mux_case_24_out_o                      |  14|          3|   32|         96|
    |mux_case_25_out_o                      |  14|          3|   32|         96|
    |mux_case_26_out_o                      |  14|          3|   32|         96|
    |mux_case_27_out_o                      |  14|          3|   32|         96|
    |mux_case_28_out_o                      |  14|          3|   32|         96|
    |mux_case_29_out_o                      |  14|          3|   32|         96|
    |mux_case_30_out_o                      |  14|          3|   32|         96|
    |mux_case_31_out_o                      |  14|          3|   32|         96|
    |mux_case_32_out_o                      |  14|          3|   32|         96|
    |mux_case_33_out_o                      |  14|          3|   32|         96|
    |mux_case_34_out_o                      |  14|          3|   32|         96|
    |mux_case_35_out_o                      |  14|          3|   32|         96|
    |mux_case_36_out_o                      |  14|          3|   32|         96|
    |mux_case_37_out_o                      |  14|          3|   32|         96|
    |mux_case_38_out_o                      |  14|          3|   32|         96|
    |mux_case_39_out_o                      |  14|          3|   32|         96|
    |mux_case_3_out_o                       |  14|          3|   32|         96|
    |mux_case_40_out_o                      |  14|          3|   32|         96|
    |mux_case_41_out_o                      |  14|          3|   32|         96|
    |mux_case_42_out_o                      |  14|          3|   32|         96|
    |mux_case_43_out_o                      |  14|          3|   32|         96|
    |mux_case_44_out_o                      |  14|          3|   32|         96|
    |mux_case_45_out_o                      |  14|          3|   32|         96|
    |mux_case_46_out_o                      |  14|          3|   32|         96|
    |mux_case_47_out_o                      |  14|          3|   32|         96|
    |mux_case_48_out_o                      |  14|          3|   32|         96|
    |mux_case_49_out_o                      |  14|          3|   32|         96|
    |mux_case_4_out_o                       |  14|          3|   32|         96|
    |mux_case_50_out_o                      |  14|          3|   32|         96|
    |mux_case_51_out_o                      |  14|          3|   32|         96|
    |mux_case_52_out_o                      |  14|          3|   32|         96|
    |mux_case_53_out_o                      |  14|          3|   32|         96|
    |mux_case_54_out_o                      |  14|          3|   32|         96|
    |mux_case_5_out_o                       |  14|          3|   32|         96|
    |mux_case_6_out_o                       |  14|          3|   32|         96|
    |mux_case_7_out_o                       |  14|          3|   32|         96|
    |mux_case_8_out_o                       |  14|          3|   32|         96|
    |mux_case_9_out_o                       |  14|          3|   32|         96|
    |row_fu_392                             |   9|          2|    6|         12|
    |tmp_38_reg_1218                        |   9|          2|   32|         64|
    |tmp_44_reg_1158                        |   9|          2|   32|         64|
    |tmp_50_reg_1098                        |   9|          2|   32|         64|
    |tmp_reg_1278                           |   9|          2|   32|         64|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  |1108|        240| 2670|       7068|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------+----+----+-----+-----------+
    |                  Name                 | FF | LUT| Bits| Const Bits|
    +---------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                              |   1|   0|    1|          0|
    |ap_done_reg                            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter16_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter17_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter18_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter19_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg       |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter10_tmp_36_reg_1458  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter10_tmp_38_reg_1218  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter10_tmp_40_reg_1398  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter10_tmp_42_reg_1338  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter10_tmp_44_reg_1158  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter10_tmp_46_reg_1518  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter10_tmp_48_reg_1578  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter10_tmp_50_reg_1098  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter10_tmp_reg_1278     |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter11_tmp_36_reg_1458  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter11_tmp_38_reg_1218  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter11_tmp_40_reg_1398  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter11_tmp_42_reg_1338  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter11_tmp_44_reg_1158  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter11_tmp_46_reg_1518  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter11_tmp_48_reg_1578  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter11_tmp_50_reg_1098  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter11_tmp_reg_1278     |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter12_tmp_36_reg_1458  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter12_tmp_40_reg_1398  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter12_tmp_42_reg_1338  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter12_tmp_46_reg_1518  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter12_tmp_48_reg_1578  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter13_tmp_46_reg_1518  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter13_tmp_48_reg_1578  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter14_tmp_46_reg_1518  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter14_tmp_48_reg_1578  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter15_tmp_46_reg_1518  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter15_tmp_48_reg_1578  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter16_tmp_46_reg_1518  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter16_tmp_48_reg_1578  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter17_tmp_46_reg_1518  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter17_tmp_48_reg_1578  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter18_tmp_48_reg_1578  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_tmp_36_reg_1458   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_tmp_38_reg_1218   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_tmp_40_reg_1398   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_tmp_42_reg_1338   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_tmp_44_reg_1158   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_tmp_46_reg_1518   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_tmp_48_reg_1578   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_tmp_50_reg_1098   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_tmp_reg_1278      |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_tmp_36_reg_1458   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_tmp_38_reg_1218   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_tmp_40_reg_1398   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_tmp_42_reg_1338   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_tmp_44_reg_1158   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_tmp_46_reg_1518   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_tmp_48_reg_1578   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_tmp_50_reg_1098   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_tmp_reg_1278      |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter3_tmp_36_reg_1458   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter3_tmp_38_reg_1218   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter3_tmp_40_reg_1398   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter3_tmp_42_reg_1338   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter3_tmp_44_reg_1158   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter3_tmp_46_reg_1518   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter3_tmp_48_reg_1578   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter3_tmp_50_reg_1098   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter3_tmp_reg_1278      |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter4_tmp_36_reg_1458   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter4_tmp_38_reg_1218   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter4_tmp_40_reg_1398   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter4_tmp_42_reg_1338   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter4_tmp_44_reg_1158   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter4_tmp_46_reg_1518   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter4_tmp_48_reg_1578   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter4_tmp_50_reg_1098   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter4_tmp_reg_1278      |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter5_tmp_36_reg_1458   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter5_tmp_38_reg_1218   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter5_tmp_40_reg_1398   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter5_tmp_42_reg_1338   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter5_tmp_44_reg_1158   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter5_tmp_46_reg_1518   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter5_tmp_48_reg_1578   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter5_tmp_50_reg_1098   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter5_tmp_reg_1278      |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter6_tmp_36_reg_1458   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter6_tmp_38_reg_1218   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter6_tmp_40_reg_1398   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter6_tmp_42_reg_1338   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter6_tmp_44_reg_1158   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter6_tmp_46_reg_1518   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter6_tmp_48_reg_1578   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter6_tmp_50_reg_1098   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter6_tmp_reg_1278      |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter7_tmp_36_reg_1458   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter7_tmp_38_reg_1218   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter7_tmp_40_reg_1398   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter7_tmp_42_reg_1338   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter7_tmp_44_reg_1158   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter7_tmp_46_reg_1518   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter7_tmp_48_reg_1578   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter7_tmp_50_reg_1098   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter7_tmp_reg_1278      |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter8_tmp_36_reg_1458   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter8_tmp_38_reg_1218   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter8_tmp_40_reg_1398   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter8_tmp_42_reg_1338   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter8_tmp_44_reg_1158   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter8_tmp_46_reg_1518   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter8_tmp_48_reg_1578   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter8_tmp_50_reg_1098   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter8_tmp_reg_1278      |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter9_tmp_36_reg_1458   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter9_tmp_38_reg_1218   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter9_tmp_40_reg_1398   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter9_tmp_42_reg_1338   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter9_tmp_44_reg_1158   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter9_tmp_46_reg_1518   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter9_tmp_48_reg_1578   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter9_tmp_50_reg_1098   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter9_tmp_reg_1278      |  32|   0|   32|          0|
    |ap_predicate_pred1230_state12          |   1|   0|    1|          0|
    |ap_predicate_pred1312_state12          |   1|   0|    1|          0|
    |ap_predicate_pred1319_state12          |   1|   0|    1|          0|
    |ap_predicate_pred1326_state12          |   1|   0|    1|          0|
    |ap_predicate_pred1333_state12          |   1|   0|    1|          0|
    |ap_predicate_pred1340_state12          |   1|   0|    1|          0|
    |ap_predicate_pred1347_state12          |   1|   0|    1|          0|
    |ap_predicate_pred1354_state12          |   1|   0|    1|          0|
    |ap_predicate_pred1361_state12          |   1|   0|    1|          0|
    |ap_predicate_pred1368_state12          |   1|   0|    1|          0|
    |ap_predicate_pred1375_state12          |   1|   0|    1|          0|
    |ap_predicate_pred1382_state12          |   1|   0|    1|          0|
    |ap_predicate_pred1389_state12          |   1|   0|    1|          0|
    |ap_predicate_pred1396_state12          |   1|   0|    1|          0|
    |ap_predicate_pred1403_state12          |   1|   0|    1|          0|
    |ap_predicate_pred1410_state12          |   1|   0|    1|          0|
    |ap_predicate_pred1417_state12          |   1|   0|    1|          0|
    |ap_predicate_pred1424_state12          |   1|   0|    1|          0|
    |ap_predicate_pred1431_state12          |   1|   0|    1|          0|
    |ap_predicate_pred1438_state12          |   1|   0|    1|          0|
    |ap_predicate_pred1445_state12          |   1|   0|    1|          0|
    |ap_predicate_pred1452_state12          |   1|   0|    1|          0|
    |ap_predicate_pred1459_state12          |   1|   0|    1|          0|
    |ap_predicate_pred1466_state12          |   1|   0|    1|          0|
    |ap_predicate_pred1473_state12          |   1|   0|    1|          0|
    |ap_predicate_pred1480_state12          |   1|   0|    1|          0|
    |col_fu_388                             |   6|   0|    6|          0|
    |empty_100_fu_416                       |  32|   0|   32|          0|
    |empty_101_fu_420                       |  32|   0|   32|          0|
    |empty_99_fu_412                        |  32|   0|   32|          0|
    |icmp_ln68_reg_4505                     |   1|   0|    1|          0|
    |icmp_ln76_reg_4552                     |   1|   0|    1|          0|
    |indvar_flatten_fu_396                  |  10|   0|   10|          0|
    |inp_img_0_load_1_reg_4691              |  32|   0|   32|          0|
    |inp_img_0_load_2_reg_4706              |  32|   0|   32|          0|
    |inp_img_0_load_3_reg_4721              |  32|   0|   32|          0|
    |inp_img_0_load_reg_4676                |  32|   0|   32|          0|
    |inp_img_1_load_1_reg_4696              |  32|   0|   32|          0|
    |inp_img_1_load_2_reg_4711              |  32|   0|   32|          0|
    |inp_img_1_load_3_reg_4726              |  32|   0|   32|          0|
    |inp_img_1_load_reg_4681                |  32|   0|   32|          0|
    |inp_img_2_load_1_reg_4701              |  32|   0|   32|          0|
    |inp_img_2_load_2_reg_4716              |  32|   0|   32|          0|
    |inp_img_2_load_3_reg_4731              |  32|   0|   32|          0|
    |inp_img_2_load_reg_4686                |  32|   0|   32|          0|
    |line_buffer_2D_30_fu_408               |  32|   0|   32|          0|
    |line_buffer_2D_31_fu_400               |  32|   0|   32|          0|
    |line_buffer_2D_32_fu_404               |  32|   0|   32|          0|
    |line_buffer_2D_52_reg_4744             |  32|   0|   32|          0|
    |line_buffer_2D_53_reg_4756             |  32|   0|   32|          0|
    |line_buffer_2D_54_reg_4643             |  32|   0|   32|          0|
    |line_buffer_2D_55_reg_4648             |  32|   0|   32|          0|
    |line_buffer_2D_56_reg_4653             |  32|   0|   32|          0|
    |line_buffer_2D_57_reg_4658             |  32|   0|   32|          0|
    |line_buffer_2D_58_reg_4664             |  32|   0|   32|          0|
    |line_buffer_2D_59_reg_4670             |  32|   0|   32|          0|
    |line_buffer_2D_reg_4750                |  32|   0|   32|          0|
    |p_load149_reg_4807                     |  32|   0|   32|          0|
    |p_load150_reg_4802                     |  32|   0|   32|          0|
    |p_load_reg_4838                        |  32|   0|   32|          0|
    |row_fu_392                             |   6|   0|    6|          0|
    |select_ln68_reg_4509                   |   6|   0|    6|          0|
    |tmp_100_reg_4987                       |  32|   0|   32|          0|
    |tmp_101_reg_4994                       |  32|   0|   32|          0|
    |tmp_102_reg_5001                       |  32|   0|   32|          0|
    |tmp_103_reg_5008                       |  32|   0|   32|          0|
    |tmp_36_reg_1458                        |  32|   0|   32|          0|
    |tmp_38_reg_1218                        |  32|   0|   32|          0|
    |tmp_40_reg_1398                        |  32|   0|   32|          0|
    |tmp_42_reg_1338                        |  32|   0|   32|          0|
    |tmp_44_reg_1158                        |  32|   0|   32|          0|
    |tmp_46_reg_1518                        |  32|   0|   32|          0|
    |tmp_48_reg_1578                        |  32|   0|   32|          0|
    |tmp_50_reg_1098                        |  32|   0|   32|          0|
    |tmp_93_reg_4517                        |   5|   0|    5|          0|
    |tmp_96_reg_4959                        |  32|   0|   32|          0|
    |tmp_97_reg_4966                        |  32|   0|   32|          0|
    |tmp_98_reg_4973                        |  32|   0|   32|          0|
    |tmp_99_reg_4980                        |  32|   0|   32|          0|
    |tmp_reg_1278                           |  32|   0|   32|          0|
    |trunc_ln126_reg_4736                   |   3|   0|    3|          0|
    |trunc_ln126_reg_4736_pp0_iter10_reg    |   3|   0|    3|          0|
    |zext_ln126_1_reg_4556                  |  16|   0|   64|         48|
    |zext_ln126_3_reg_4577                  |  16|   0|   64|         48|
    |zext_ln126_4_reg_4598                  |  16|   0|   64|         48|
    |zext_ln126_5_reg_4619                  |  16|   0|   64|         48|
    |icmp_ln68_reg_4505                     |  64|  32|    1|          0|
    |icmp_ln76_reg_4552                     |  64|  32|    1|          0|
    |inp_img_0_load_1_reg_4691              |  64|  32|   32|          0|
    |inp_img_0_load_2_reg_4706              |  64|  32|   32|          0|
    |inp_img_0_load_3_reg_4721              |  64|  32|   32|          0|
    |inp_img_0_load_reg_4676                |  64|  32|   32|          0|
    |inp_img_1_load_1_reg_4696              |  64|  32|   32|          0|
    |inp_img_1_load_2_reg_4711              |  64|  32|   32|          0|
    |inp_img_1_load_3_reg_4726              |  64|  32|   32|          0|
    |inp_img_1_load_reg_4681                |  64|  32|   32|          0|
    |inp_img_2_load_1_reg_4701              |  64|  32|   32|          0|
    |inp_img_2_load_2_reg_4716              |  64|  32|   32|          0|
    |inp_img_2_load_3_reg_4731              |  64|  32|   32|          0|
    |inp_img_2_load_reg_4686                |  64|  32|   32|          0|
    |line_buffer_2D_52_reg_4744             |  64|  32|   32|          0|
    |line_buffer_2D_53_reg_4756             |  64|  32|   32|          0|
    |line_buffer_2D_54_reg_4643             |  64|  32|   32|          0|
    |line_buffer_2D_55_reg_4648             |  64|  32|   32|          0|
    |line_buffer_2D_56_reg_4653             |  64|  32|   32|          0|
    |line_buffer_2D_57_reg_4658             |  64|  32|   32|          0|
    |line_buffer_2D_58_reg_4664             |  64|  32|   32|          0|
    |line_buffer_2D_59_reg_4670             |  64|  32|   32|          0|
    |line_buffer_2D_reg_4750                |  64|  32|   32|          0|
    |p_load149_reg_4807                     |  64|  32|   32|          0|
    |p_load150_reg_4802                     |  64|  32|   32|          0|
    |p_load_reg_4838                        |  64|  32|   32|          0|
    |select_ln68_reg_4509                   |  64|  32|    6|          0|
    |tmp_38_reg_1218                        |  64|  32|   32|          0|
    |tmp_40_reg_1398                        |  64|  32|   32|          0|
    |tmp_42_reg_1338                        |  64|  32|   32|          0|
    |tmp_44_reg_1158                        |  64|  32|   32|          0|
    |tmp_50_reg_1098                        |  64|  32|   32|          0|
    |tmp_93_reg_4517                        |  64|  32|    5|          0|
    |zext_ln126_1_reg_4556                  |  64|  32|   64|         48|
    |zext_ln126_3_reg_4577                  |  64|  32|   64|         48|
    |zext_ln126_4_reg_4598                  |  64|  32|   64|         48|
    |zext_ln126_5_reg_4619                  |  64|  32|   64|         48|
    +---------------------------------------+----+----+-----+-----------+
    |Total                                  |7724|1184| 6745|        384|
    +---------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+-----------------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  |     Source Object     |    C Type    |
+------------------------------+-----+-----+------------+-----------------------+--------------+
|ap_clk                        |   in|    1|  ap_ctrl_hs|   pool1_Pipeline_L5_L6|  return value|
|ap_rst                        |   in|    1|  ap_ctrl_hs|   pool1_Pipeline_L5_L6|  return value|
|ap_start                      |   in|    1|  ap_ctrl_hs|   pool1_Pipeline_L5_L6|  return value|
|ap_done                       |  out|    1|  ap_ctrl_hs|   pool1_Pipeline_L5_L6|  return value|
|ap_idle                       |  out|    1|  ap_ctrl_hs|   pool1_Pipeline_L5_L6|  return value|
|ap_ready                      |  out|    1|  ap_ctrl_hs|   pool1_Pipeline_L5_L6|  return value|
|grp_fu_2336_p_din0            |  out|   32|  ap_ctrl_hs|   pool1_Pipeline_L5_L6|  return value|
|grp_fu_2336_p_din1            |  out|   32|  ap_ctrl_hs|   pool1_Pipeline_L5_L6|  return value|
|grp_fu_2336_p_opcode          |  out|    5|  ap_ctrl_hs|   pool1_Pipeline_L5_L6|  return value|
|grp_fu_2336_p_dout0           |   in|    1|  ap_ctrl_hs|   pool1_Pipeline_L5_L6|  return value|
|grp_fu_2336_p_ce              |  out|    1|  ap_ctrl_hs|   pool1_Pipeline_L5_L6|  return value|
|grp_fu_2340_p_din0            |  out|   32|  ap_ctrl_hs|   pool1_Pipeline_L5_L6|  return value|
|grp_fu_2340_p_din1            |  out|   32|  ap_ctrl_hs|   pool1_Pipeline_L5_L6|  return value|
|grp_fu_2340_p_opcode          |  out|    5|  ap_ctrl_hs|   pool1_Pipeline_L5_L6|  return value|
|grp_fu_2340_p_dout0           |   in|    1|  ap_ctrl_hs|   pool1_Pipeline_L5_L6|  return value|
|grp_fu_2340_p_ce              |  out|    1|  ap_ctrl_hs|   pool1_Pipeline_L5_L6|  return value|
|grp_fu_2344_p_din0            |  out|   32|  ap_ctrl_hs|   pool1_Pipeline_L5_L6|  return value|
|grp_fu_2344_p_din1            |  out|   32|  ap_ctrl_hs|   pool1_Pipeline_L5_L6|  return value|
|grp_fu_2344_p_opcode          |  out|    5|  ap_ctrl_hs|   pool1_Pipeline_L5_L6|  return value|
|grp_fu_2344_p_dout0           |   in|    1|  ap_ctrl_hs|   pool1_Pipeline_L5_L6|  return value|
|grp_fu_2344_p_ce              |  out|    1|  ap_ctrl_hs|   pool1_Pipeline_L5_L6|  return value|
|grp_fu_2348_p_din0            |  out|   32|  ap_ctrl_hs|   pool1_Pipeline_L5_L6|  return value|
|grp_fu_2348_p_din1            |  out|   32|  ap_ctrl_hs|   pool1_Pipeline_L5_L6|  return value|
|grp_fu_2348_p_opcode          |  out|    5|  ap_ctrl_hs|   pool1_Pipeline_L5_L6|  return value|
|grp_fu_2348_p_dout0           |   in|    1|  ap_ctrl_hs|   pool1_Pipeline_L5_L6|  return value|
|grp_fu_2348_p_ce              |  out|    1|  ap_ctrl_hs|   pool1_Pipeline_L5_L6|  return value|
|grp_fu_2352_p_din0            |  out|   32|  ap_ctrl_hs|   pool1_Pipeline_L5_L6|  return value|
|grp_fu_2352_p_din1            |  out|   32|  ap_ctrl_hs|   pool1_Pipeline_L5_L6|  return value|
|grp_fu_2352_p_opcode          |  out|    5|  ap_ctrl_hs|   pool1_Pipeline_L5_L6|  return value|
|grp_fu_2352_p_dout0           |   in|    1|  ap_ctrl_hs|   pool1_Pipeline_L5_L6|  return value|
|grp_fu_2352_p_ce              |  out|    1|  ap_ctrl_hs|   pool1_Pipeline_L5_L6|  return value|
|grp_fu_2356_p_din0            |  out|   32|  ap_ctrl_hs|   pool1_Pipeline_L5_L6|  return value|
|grp_fu_2356_p_din1            |  out|   32|  ap_ctrl_hs|   pool1_Pipeline_L5_L6|  return value|
|grp_fu_2356_p_opcode          |  out|    5|  ap_ctrl_hs|   pool1_Pipeline_L5_L6|  return value|
|grp_fu_2356_p_dout0           |   in|    1|  ap_ctrl_hs|   pool1_Pipeline_L5_L6|  return value|
|grp_fu_2356_p_ce              |  out|    1|  ap_ctrl_hs|   pool1_Pipeline_L5_L6|  return value|
|grp_fu_2360_p_din0            |  out|   32|  ap_ctrl_hs|   pool1_Pipeline_L5_L6|  return value|
|grp_fu_2360_p_din1            |  out|   32|  ap_ctrl_hs|   pool1_Pipeline_L5_L6|  return value|
|grp_fu_2360_p_opcode          |  out|    5|  ap_ctrl_hs|   pool1_Pipeline_L5_L6|  return value|
|grp_fu_2360_p_dout0           |   in|    1|  ap_ctrl_hs|   pool1_Pipeline_L5_L6|  return value|
|grp_fu_2360_p_ce              |  out|    1|  ap_ctrl_hs|   pool1_Pipeline_L5_L6|  return value|
|grp_fu_2364_p_din0            |  out|   32|  ap_ctrl_hs|   pool1_Pipeline_L5_L6|  return value|
|grp_fu_2364_p_din1            |  out|   32|  ap_ctrl_hs|   pool1_Pipeline_L5_L6|  return value|
|grp_fu_2364_p_opcode          |  out|    5|  ap_ctrl_hs|   pool1_Pipeline_L5_L6|  return value|
|grp_fu_2364_p_dout0           |   in|    1|  ap_ctrl_hs|   pool1_Pipeline_L5_L6|  return value|
|grp_fu_2364_p_ce              |  out|    1|  ap_ctrl_hs|   pool1_Pipeline_L5_L6|  return value|
|grp_fu_2368_p_din0            |  out|   32|  ap_ctrl_hs|   pool1_Pipeline_L5_L6|  return value|
|grp_fu_2368_p_din1            |  out|   32|  ap_ctrl_hs|   pool1_Pipeline_L5_L6|  return value|
|grp_fu_2368_p_opcode          |  out|    5|  ap_ctrl_hs|   pool1_Pipeline_L5_L6|  return value|
|grp_fu_2368_p_dout0           |   in|    1|  ap_ctrl_hs|   pool1_Pipeline_L5_L6|  return value|
|grp_fu_2368_p_ce              |  out|    1|  ap_ctrl_hs|   pool1_Pipeline_L5_L6|  return value|
|p_reload                      |   in|   32|     ap_none|               p_reload|        scalar|
|mux_case_54385_reload         |   in|   32|     ap_none|  mux_case_54385_reload|        scalar|
|mux_case_52378_reload         |   in|   32|     ap_none|  mux_case_52378_reload|        scalar|
|mux_case_50371_reload         |   in|   32|     ap_none|  mux_case_50371_reload|        scalar|
|mux_case_48364_reload         |   in|   32|     ap_none|  mux_case_48364_reload|        scalar|
|mux_case_46357_reload         |   in|   32|     ap_none|  mux_case_46357_reload|        scalar|
|mux_case_44350_reload         |   in|   32|     ap_none|  mux_case_44350_reload|        scalar|
|mux_case_42343_reload         |   in|   32|     ap_none|  mux_case_42343_reload|        scalar|
|mux_case_40336_reload         |   in|   32|     ap_none|  mux_case_40336_reload|        scalar|
|mux_case_38329_reload         |   in|   32|     ap_none|  mux_case_38329_reload|        scalar|
|mux_case_36322_reload         |   in|   32|     ap_none|  mux_case_36322_reload|        scalar|
|mux_case_34315_reload         |   in|   32|     ap_none|  mux_case_34315_reload|        scalar|
|mux_case_32308_reload         |   in|   32|     ap_none|  mux_case_32308_reload|        scalar|
|mux_case_30301_reload         |   in|   32|     ap_none|  mux_case_30301_reload|        scalar|
|mux_case_28294_reload         |   in|   32|     ap_none|  mux_case_28294_reload|        scalar|
|mux_case_26287_reload         |   in|   32|     ap_none|  mux_case_26287_reload|        scalar|
|mux_case_24280_reload         |   in|   32|     ap_none|  mux_case_24280_reload|        scalar|
|mux_case_22273_reload         |   in|   32|     ap_none|  mux_case_22273_reload|        scalar|
|mux_case_20266_reload         |   in|   32|     ap_none|  mux_case_20266_reload|        scalar|
|mux_case_18259_reload         |   in|   32|     ap_none|  mux_case_18259_reload|        scalar|
|mux_case_16252_reload         |   in|   32|     ap_none|  mux_case_16252_reload|        scalar|
|mux_case_14245_reload         |   in|   32|     ap_none|  mux_case_14245_reload|        scalar|
|mux_case_12238_reload         |   in|   32|     ap_none|  mux_case_12238_reload|        scalar|
|mux_case_10231_reload         |   in|   32|     ap_none|  mux_case_10231_reload|        scalar|
|mux_case_8224_reload          |   in|   32|     ap_none|   mux_case_8224_reload|        scalar|
|mux_case_6217_reload          |   in|   32|     ap_none|   mux_case_6217_reload|        scalar|
|mux_case_4210_reload          |   in|   32|     ap_none|   mux_case_4210_reload|        scalar|
|mux_case_2203_reload          |   in|   32|     ap_none|   mux_case_2203_reload|        scalar|
|mux_case_53196_reload         |   in|   32|     ap_none|  mux_case_53196_reload|        scalar|
|mux_case_51189_reload         |   in|   32|     ap_none|  mux_case_51189_reload|        scalar|
|mux_case_49182_reload         |   in|   32|     ap_none|  mux_case_49182_reload|        scalar|
|mux_case_47175_reload         |   in|   32|     ap_none|  mux_case_47175_reload|        scalar|
|mux_case_45168_reload         |   in|   32|     ap_none|  mux_case_45168_reload|        scalar|
|mux_case_43161_reload         |   in|   32|     ap_none|  mux_case_43161_reload|        scalar|
|mux_case_41154_reload         |   in|   32|     ap_none|  mux_case_41154_reload|        scalar|
|mux_case_39147_reload         |   in|   32|     ap_none|  mux_case_39147_reload|        scalar|
|mux_case_37140_reload         |   in|   32|     ap_none|  mux_case_37140_reload|        scalar|
|mux_case_35133_reload         |   in|   32|     ap_none|  mux_case_35133_reload|        scalar|
|mux_case_33126_reload         |   in|   32|     ap_none|  mux_case_33126_reload|        scalar|
|mux_case_31119_reload         |   in|   32|     ap_none|  mux_case_31119_reload|        scalar|
|mux_case_29112_reload         |   in|   32|     ap_none|  mux_case_29112_reload|        scalar|
|mux_case_27105_reload         |   in|   32|     ap_none|  mux_case_27105_reload|        scalar|
|mux_case_2598_reload          |   in|   32|     ap_none|   mux_case_2598_reload|        scalar|
|mux_case_2391_reload          |   in|   32|     ap_none|   mux_case_2391_reload|        scalar|
|mux_case_2184_reload          |   in|   32|     ap_none|   mux_case_2184_reload|        scalar|
|mux_case_1977_reload          |   in|   32|     ap_none|   mux_case_1977_reload|        scalar|
|mux_case_1770_reload          |   in|   32|     ap_none|   mux_case_1770_reload|        scalar|
|mux_case_1563_reload          |   in|   32|     ap_none|   mux_case_1563_reload|        scalar|
|mux_case_1356_reload          |   in|   32|     ap_none|   mux_case_1356_reload|        scalar|
|mux_case_1149_reload          |   in|   32|     ap_none|   mux_case_1149_reload|        scalar|
|mux_case_942_reload           |   in|   32|     ap_none|    mux_case_942_reload|        scalar|
|mux_case_735_reload           |   in|   32|     ap_none|    mux_case_735_reload|        scalar|
|mux_case_528_reload           |   in|   32|     ap_none|    mux_case_528_reload|        scalar|
|mux_case_321_reload           |   in|   32|     ap_none|    mux_case_321_reload|        scalar|
|mux_case_114_reload           |   in|   32|     ap_none|    mux_case_114_reload|        scalar|
|empty_28                      |   in|   32|     ap_none|               empty_28|        scalar|
|empty_29                      |   in|   32|     ap_none|               empty_29|        scalar|
|empty                         |   in|   32|     ap_none|                  empty|        scalar|
|phi_mul18                     |   in|   17|     ap_none|              phi_mul18|        scalar|
|out_img_address0              |  out|   17|   ap_memory|                out_img|         array|
|out_img_ce0                   |  out|    1|   ap_memory|                out_img|         array|
|out_img_we0                   |  out|    1|   ap_memory|                out_img|         array|
|out_img_d0                    |  out|   32|   ap_memory|                out_img|         array|
|phi_mul20                     |   in|   16|     ap_none|              phi_mul20|        scalar|
|inp_img_0_address0            |  out|   16|   ap_memory|              inp_img_0|         array|
|inp_img_0_ce0                 |  out|    1|   ap_memory|              inp_img_0|         array|
|inp_img_0_q0                  |   in|   32|   ap_memory|              inp_img_0|         array|
|inp_img_0_address1            |  out|   16|   ap_memory|              inp_img_0|         array|
|inp_img_0_ce1                 |  out|    1|   ap_memory|              inp_img_0|         array|
|inp_img_0_q1                  |   in|   32|   ap_memory|              inp_img_0|         array|
|inp_img_0_address2            |  out|   16|   ap_memory|              inp_img_0|         array|
|inp_img_0_ce2                 |  out|    1|   ap_memory|              inp_img_0|         array|
|inp_img_0_q2                  |   in|   32|   ap_memory|              inp_img_0|         array|
|inp_img_0_address3            |  out|   16|   ap_memory|              inp_img_0|         array|
|inp_img_0_ce3                 |  out|    1|   ap_memory|              inp_img_0|         array|
|inp_img_0_q3                  |   in|   32|   ap_memory|              inp_img_0|         array|
|inp_img_0_address4            |  out|   16|   ap_memory|              inp_img_0|         array|
|inp_img_0_ce4                 |  out|    1|   ap_memory|              inp_img_0|         array|
|inp_img_0_q4                  |   in|   32|   ap_memory|              inp_img_0|         array|
|inp_img_0_address5            |  out|   16|   ap_memory|              inp_img_0|         array|
|inp_img_0_ce5                 |  out|    1|   ap_memory|              inp_img_0|         array|
|inp_img_0_q5                  |   in|   32|   ap_memory|              inp_img_0|         array|
|inp_img_1_address0            |  out|   16|   ap_memory|              inp_img_1|         array|
|inp_img_1_ce0                 |  out|    1|   ap_memory|              inp_img_1|         array|
|inp_img_1_q0                  |   in|   32|   ap_memory|              inp_img_1|         array|
|inp_img_1_address1            |  out|   16|   ap_memory|              inp_img_1|         array|
|inp_img_1_ce1                 |  out|    1|   ap_memory|              inp_img_1|         array|
|inp_img_1_q1                  |   in|   32|   ap_memory|              inp_img_1|         array|
|inp_img_1_address2            |  out|   16|   ap_memory|              inp_img_1|         array|
|inp_img_1_ce2                 |  out|    1|   ap_memory|              inp_img_1|         array|
|inp_img_1_q2                  |   in|   32|   ap_memory|              inp_img_1|         array|
|inp_img_1_address3            |  out|   16|   ap_memory|              inp_img_1|         array|
|inp_img_1_ce3                 |  out|    1|   ap_memory|              inp_img_1|         array|
|inp_img_1_q3                  |   in|   32|   ap_memory|              inp_img_1|         array|
|inp_img_1_address4            |  out|   16|   ap_memory|              inp_img_1|         array|
|inp_img_1_ce4                 |  out|    1|   ap_memory|              inp_img_1|         array|
|inp_img_1_q4                  |   in|   32|   ap_memory|              inp_img_1|         array|
|inp_img_1_address5            |  out|   16|   ap_memory|              inp_img_1|         array|
|inp_img_1_ce5                 |  out|    1|   ap_memory|              inp_img_1|         array|
|inp_img_1_q5                  |   in|   32|   ap_memory|              inp_img_1|         array|
|inp_img_2_address0            |  out|   16|   ap_memory|              inp_img_2|         array|
|inp_img_2_ce0                 |  out|    1|   ap_memory|              inp_img_2|         array|
|inp_img_2_q0                  |   in|   32|   ap_memory|              inp_img_2|         array|
|inp_img_2_address1            |  out|   16|   ap_memory|              inp_img_2|         array|
|inp_img_2_ce1                 |  out|    1|   ap_memory|              inp_img_2|         array|
|inp_img_2_q1                  |   in|   32|   ap_memory|              inp_img_2|         array|
|inp_img_2_address2            |  out|   16|   ap_memory|              inp_img_2|         array|
|inp_img_2_ce2                 |  out|    1|   ap_memory|              inp_img_2|         array|
|inp_img_2_q2                  |   in|   32|   ap_memory|              inp_img_2|         array|
|inp_img_2_address3            |  out|   16|   ap_memory|              inp_img_2|         array|
|inp_img_2_ce3                 |  out|    1|   ap_memory|              inp_img_2|         array|
|inp_img_2_q3                  |   in|   32|   ap_memory|              inp_img_2|         array|
|inp_img_2_address4            |  out|   16|   ap_memory|              inp_img_2|         array|
|inp_img_2_ce4                 |  out|    1|   ap_memory|              inp_img_2|         array|
|inp_img_2_q4                  |   in|   32|   ap_memory|              inp_img_2|         array|
|inp_img_2_address5            |  out|   16|   ap_memory|              inp_img_2|         array|
|inp_img_2_ce5                 |  out|    1|   ap_memory|              inp_img_2|         array|
|inp_img_2_q5                  |   in|   32|   ap_memory|              inp_img_2|         array|
|inp_img_3_address0            |  out|   16|   ap_memory|              inp_img_3|         array|
|inp_img_3_ce0                 |  out|    1|   ap_memory|              inp_img_3|         array|
|inp_img_3_q0                  |   in|   32|   ap_memory|              inp_img_3|         array|
|inp_img_3_address1            |  out|   16|   ap_memory|              inp_img_3|         array|
|inp_img_3_ce1                 |  out|    1|   ap_memory|              inp_img_3|         array|
|inp_img_3_q1                  |   in|   32|   ap_memory|              inp_img_3|         array|
|inp_img_4_address0            |  out|   16|   ap_memory|              inp_img_4|         array|
|inp_img_4_ce0                 |  out|    1|   ap_memory|              inp_img_4|         array|
|inp_img_4_q0                  |   in|   32|   ap_memory|              inp_img_4|         array|
|inp_img_4_address1            |  out|   16|   ap_memory|              inp_img_4|         array|
|inp_img_4_ce1                 |  out|    1|   ap_memory|              inp_img_4|         array|
|inp_img_4_q1                  |   in|   32|   ap_memory|              inp_img_4|         array|
|line_buffer_2D_30_out         |  out|   32|      ap_vld|  line_buffer_2D_30_out|       pointer|
|line_buffer_2D_30_out_ap_vld  |  out|    1|      ap_vld|  line_buffer_2D_30_out|       pointer|
|mux_case_54_out_i             |   in|   32|     ap_ovld|        mux_case_54_out|       pointer|
|mux_case_54_out_o             |  out|   32|     ap_ovld|        mux_case_54_out|       pointer|
|mux_case_54_out_o_ap_vld      |  out|    1|     ap_ovld|        mux_case_54_out|       pointer|
|mux_case_52_out_i             |   in|   32|     ap_ovld|        mux_case_52_out|       pointer|
|mux_case_52_out_o             |  out|   32|     ap_ovld|        mux_case_52_out|       pointer|
|mux_case_52_out_o_ap_vld      |  out|    1|     ap_ovld|        mux_case_52_out|       pointer|
|mux_case_50_out_i             |   in|   32|     ap_ovld|        mux_case_50_out|       pointer|
|mux_case_50_out_o             |  out|   32|     ap_ovld|        mux_case_50_out|       pointer|
|mux_case_50_out_o_ap_vld      |  out|    1|     ap_ovld|        mux_case_50_out|       pointer|
|mux_case_48_out_i             |   in|   32|     ap_ovld|        mux_case_48_out|       pointer|
|mux_case_48_out_o             |  out|   32|     ap_ovld|        mux_case_48_out|       pointer|
|mux_case_48_out_o_ap_vld      |  out|    1|     ap_ovld|        mux_case_48_out|       pointer|
|mux_case_46_out_i             |   in|   32|     ap_ovld|        mux_case_46_out|       pointer|
|mux_case_46_out_o             |  out|   32|     ap_ovld|        mux_case_46_out|       pointer|
|mux_case_46_out_o_ap_vld      |  out|    1|     ap_ovld|        mux_case_46_out|       pointer|
|mux_case_44_out_i             |   in|   32|     ap_ovld|        mux_case_44_out|       pointer|
|mux_case_44_out_o             |  out|   32|     ap_ovld|        mux_case_44_out|       pointer|
|mux_case_44_out_o_ap_vld      |  out|    1|     ap_ovld|        mux_case_44_out|       pointer|
|mux_case_42_out_i             |   in|   32|     ap_ovld|        mux_case_42_out|       pointer|
|mux_case_42_out_o             |  out|   32|     ap_ovld|        mux_case_42_out|       pointer|
|mux_case_42_out_o_ap_vld      |  out|    1|     ap_ovld|        mux_case_42_out|       pointer|
|mux_case_40_out_i             |   in|   32|     ap_ovld|        mux_case_40_out|       pointer|
|mux_case_40_out_o             |  out|   32|     ap_ovld|        mux_case_40_out|       pointer|
|mux_case_40_out_o_ap_vld      |  out|    1|     ap_ovld|        mux_case_40_out|       pointer|
|mux_case_38_out_i             |   in|   32|     ap_ovld|        mux_case_38_out|       pointer|
|mux_case_38_out_o             |  out|   32|     ap_ovld|        mux_case_38_out|       pointer|
|mux_case_38_out_o_ap_vld      |  out|    1|     ap_ovld|        mux_case_38_out|       pointer|
|mux_case_36_out_i             |   in|   32|     ap_ovld|        mux_case_36_out|       pointer|
|mux_case_36_out_o             |  out|   32|     ap_ovld|        mux_case_36_out|       pointer|
|mux_case_36_out_o_ap_vld      |  out|    1|     ap_ovld|        mux_case_36_out|       pointer|
|mux_case_34_out_i             |   in|   32|     ap_ovld|        mux_case_34_out|       pointer|
|mux_case_34_out_o             |  out|   32|     ap_ovld|        mux_case_34_out|       pointer|
|mux_case_34_out_o_ap_vld      |  out|    1|     ap_ovld|        mux_case_34_out|       pointer|
|mux_case_32_out_i             |   in|   32|     ap_ovld|        mux_case_32_out|       pointer|
|mux_case_32_out_o             |  out|   32|     ap_ovld|        mux_case_32_out|       pointer|
|mux_case_32_out_o_ap_vld      |  out|    1|     ap_ovld|        mux_case_32_out|       pointer|
|mux_case_30_out_i             |   in|   32|     ap_ovld|        mux_case_30_out|       pointer|
|mux_case_30_out_o             |  out|   32|     ap_ovld|        mux_case_30_out|       pointer|
|mux_case_30_out_o_ap_vld      |  out|    1|     ap_ovld|        mux_case_30_out|       pointer|
|mux_case_28_out_i             |   in|   32|     ap_ovld|        mux_case_28_out|       pointer|
|mux_case_28_out_o             |  out|   32|     ap_ovld|        mux_case_28_out|       pointer|
|mux_case_28_out_o_ap_vld      |  out|    1|     ap_ovld|        mux_case_28_out|       pointer|
|mux_case_26_out_i             |   in|   32|     ap_ovld|        mux_case_26_out|       pointer|
|mux_case_26_out_o             |  out|   32|     ap_ovld|        mux_case_26_out|       pointer|
|mux_case_26_out_o_ap_vld      |  out|    1|     ap_ovld|        mux_case_26_out|       pointer|
|mux_case_24_out_i             |   in|   32|     ap_ovld|        mux_case_24_out|       pointer|
|mux_case_24_out_o             |  out|   32|     ap_ovld|        mux_case_24_out|       pointer|
|mux_case_24_out_o_ap_vld      |  out|    1|     ap_ovld|        mux_case_24_out|       pointer|
|mux_case_22_out_i             |   in|   32|     ap_ovld|        mux_case_22_out|       pointer|
|mux_case_22_out_o             |  out|   32|     ap_ovld|        mux_case_22_out|       pointer|
|mux_case_22_out_o_ap_vld      |  out|    1|     ap_ovld|        mux_case_22_out|       pointer|
|mux_case_20_out_i             |   in|   32|     ap_ovld|        mux_case_20_out|       pointer|
|mux_case_20_out_o             |  out|   32|     ap_ovld|        mux_case_20_out|       pointer|
|mux_case_20_out_o_ap_vld      |  out|    1|     ap_ovld|        mux_case_20_out|       pointer|
|mux_case_18_out_i             |   in|   32|     ap_ovld|        mux_case_18_out|       pointer|
|mux_case_18_out_o             |  out|   32|     ap_ovld|        mux_case_18_out|       pointer|
|mux_case_18_out_o_ap_vld      |  out|    1|     ap_ovld|        mux_case_18_out|       pointer|
|mux_case_16_out_i             |   in|   32|     ap_ovld|        mux_case_16_out|       pointer|
|mux_case_16_out_o             |  out|   32|     ap_ovld|        mux_case_16_out|       pointer|
|mux_case_16_out_o_ap_vld      |  out|    1|     ap_ovld|        mux_case_16_out|       pointer|
|mux_case_14_out_i             |   in|   32|     ap_ovld|        mux_case_14_out|       pointer|
|mux_case_14_out_o             |  out|   32|     ap_ovld|        mux_case_14_out|       pointer|
|mux_case_14_out_o_ap_vld      |  out|    1|     ap_ovld|        mux_case_14_out|       pointer|
|mux_case_12_out_i             |   in|   32|     ap_ovld|        mux_case_12_out|       pointer|
|mux_case_12_out_o             |  out|   32|     ap_ovld|        mux_case_12_out|       pointer|
|mux_case_12_out_o_ap_vld      |  out|    1|     ap_ovld|        mux_case_12_out|       pointer|
|mux_case_10_out_i             |   in|   32|     ap_ovld|        mux_case_10_out|       pointer|
|mux_case_10_out_o             |  out|   32|     ap_ovld|        mux_case_10_out|       pointer|
|mux_case_10_out_o_ap_vld      |  out|    1|     ap_ovld|        mux_case_10_out|       pointer|
|mux_case_8_out_i              |   in|   32|     ap_ovld|         mux_case_8_out|       pointer|
|mux_case_8_out_o              |  out|   32|     ap_ovld|         mux_case_8_out|       pointer|
|mux_case_8_out_o_ap_vld       |  out|    1|     ap_ovld|         mux_case_8_out|       pointer|
|mux_case_6_out_i              |   in|   32|     ap_ovld|         mux_case_6_out|       pointer|
|mux_case_6_out_o              |  out|   32|     ap_ovld|         mux_case_6_out|       pointer|
|mux_case_6_out_o_ap_vld       |  out|    1|     ap_ovld|         mux_case_6_out|       pointer|
|mux_case_4_out_i              |   in|   32|     ap_ovld|         mux_case_4_out|       pointer|
|mux_case_4_out_o              |  out|   32|     ap_ovld|         mux_case_4_out|       pointer|
|mux_case_4_out_o_ap_vld       |  out|    1|     ap_ovld|         mux_case_4_out|       pointer|
|line_buffer_2D_32_out         |  out|   32|      ap_vld|  line_buffer_2D_32_out|       pointer|
|line_buffer_2D_32_out_ap_vld  |  out|    1|      ap_vld|  line_buffer_2D_32_out|       pointer|
|mux_case_53_out_i             |   in|   32|     ap_ovld|        mux_case_53_out|       pointer|
|mux_case_53_out_o             |  out|   32|     ap_ovld|        mux_case_53_out|       pointer|
|mux_case_53_out_o_ap_vld      |  out|    1|     ap_ovld|        mux_case_53_out|       pointer|
|mux_case_51_out_i             |   in|   32|     ap_ovld|        mux_case_51_out|       pointer|
|mux_case_51_out_o             |  out|   32|     ap_ovld|        mux_case_51_out|       pointer|
|mux_case_51_out_o_ap_vld      |  out|    1|     ap_ovld|        mux_case_51_out|       pointer|
|mux_case_49_out_i             |   in|   32|     ap_ovld|        mux_case_49_out|       pointer|
|mux_case_49_out_o             |  out|   32|     ap_ovld|        mux_case_49_out|       pointer|
|mux_case_49_out_o_ap_vld      |  out|    1|     ap_ovld|        mux_case_49_out|       pointer|
|mux_case_47_out_i             |   in|   32|     ap_ovld|        mux_case_47_out|       pointer|
|mux_case_47_out_o             |  out|   32|     ap_ovld|        mux_case_47_out|       pointer|
|mux_case_47_out_o_ap_vld      |  out|    1|     ap_ovld|        mux_case_47_out|       pointer|
|mux_case_45_out_i             |   in|   32|     ap_ovld|        mux_case_45_out|       pointer|
|mux_case_45_out_o             |  out|   32|     ap_ovld|        mux_case_45_out|       pointer|
|mux_case_45_out_o_ap_vld      |  out|    1|     ap_ovld|        mux_case_45_out|       pointer|
|mux_case_43_out_i             |   in|   32|     ap_ovld|        mux_case_43_out|       pointer|
|mux_case_43_out_o             |  out|   32|     ap_ovld|        mux_case_43_out|       pointer|
|mux_case_43_out_o_ap_vld      |  out|    1|     ap_ovld|        mux_case_43_out|       pointer|
|mux_case_41_out_i             |   in|   32|     ap_ovld|        mux_case_41_out|       pointer|
|mux_case_41_out_o             |  out|   32|     ap_ovld|        mux_case_41_out|       pointer|
|mux_case_41_out_o_ap_vld      |  out|    1|     ap_ovld|        mux_case_41_out|       pointer|
|mux_case_39_out_i             |   in|   32|     ap_ovld|        mux_case_39_out|       pointer|
|mux_case_39_out_o             |  out|   32|     ap_ovld|        mux_case_39_out|       pointer|
|mux_case_39_out_o_ap_vld      |  out|    1|     ap_ovld|        mux_case_39_out|       pointer|
|mux_case_37_out_i             |   in|   32|     ap_ovld|        mux_case_37_out|       pointer|
|mux_case_37_out_o             |  out|   32|     ap_ovld|        mux_case_37_out|       pointer|
|mux_case_37_out_o_ap_vld      |  out|    1|     ap_ovld|        mux_case_37_out|       pointer|
|mux_case_35_out_i             |   in|   32|     ap_ovld|        mux_case_35_out|       pointer|
|mux_case_35_out_o             |  out|   32|     ap_ovld|        mux_case_35_out|       pointer|
|mux_case_35_out_o_ap_vld      |  out|    1|     ap_ovld|        mux_case_35_out|       pointer|
|mux_case_33_out_i             |   in|   32|     ap_ovld|        mux_case_33_out|       pointer|
|mux_case_33_out_o             |  out|   32|     ap_ovld|        mux_case_33_out|       pointer|
|mux_case_33_out_o_ap_vld      |  out|    1|     ap_ovld|        mux_case_33_out|       pointer|
|mux_case_31_out_i             |   in|   32|     ap_ovld|        mux_case_31_out|       pointer|
|mux_case_31_out_o             |  out|   32|     ap_ovld|        mux_case_31_out|       pointer|
|mux_case_31_out_o_ap_vld      |  out|    1|     ap_ovld|        mux_case_31_out|       pointer|
|mux_case_29_out_i             |   in|   32|     ap_ovld|        mux_case_29_out|       pointer|
|mux_case_29_out_o             |  out|   32|     ap_ovld|        mux_case_29_out|       pointer|
|mux_case_29_out_o_ap_vld      |  out|    1|     ap_ovld|        mux_case_29_out|       pointer|
|mux_case_27_out_i             |   in|   32|     ap_ovld|        mux_case_27_out|       pointer|
|mux_case_27_out_o             |  out|   32|     ap_ovld|        mux_case_27_out|       pointer|
|mux_case_27_out_o_ap_vld      |  out|    1|     ap_ovld|        mux_case_27_out|       pointer|
|mux_case_25_out_i             |   in|   32|     ap_ovld|        mux_case_25_out|       pointer|
|mux_case_25_out_o             |  out|   32|     ap_ovld|        mux_case_25_out|       pointer|
|mux_case_25_out_o_ap_vld      |  out|    1|     ap_ovld|        mux_case_25_out|       pointer|
|mux_case_23_out_i             |   in|   32|     ap_ovld|        mux_case_23_out|       pointer|
|mux_case_23_out_o             |  out|   32|     ap_ovld|        mux_case_23_out|       pointer|
|mux_case_23_out_o_ap_vld      |  out|    1|     ap_ovld|        mux_case_23_out|       pointer|
|mux_case_21_out_i             |   in|   32|     ap_ovld|        mux_case_21_out|       pointer|
|mux_case_21_out_o             |  out|   32|     ap_ovld|        mux_case_21_out|       pointer|
|mux_case_21_out_o_ap_vld      |  out|    1|     ap_ovld|        mux_case_21_out|       pointer|
|mux_case_19_out_i             |   in|   32|     ap_ovld|        mux_case_19_out|       pointer|
|mux_case_19_out_o             |  out|   32|     ap_ovld|        mux_case_19_out|       pointer|
|mux_case_19_out_o_ap_vld      |  out|    1|     ap_ovld|        mux_case_19_out|       pointer|
|mux_case_17_out_i             |   in|   32|     ap_ovld|        mux_case_17_out|       pointer|
|mux_case_17_out_o             |  out|   32|     ap_ovld|        mux_case_17_out|       pointer|
|mux_case_17_out_o_ap_vld      |  out|    1|     ap_ovld|        mux_case_17_out|       pointer|
|mux_case_15_out_i             |   in|   32|     ap_ovld|        mux_case_15_out|       pointer|
|mux_case_15_out_o             |  out|   32|     ap_ovld|        mux_case_15_out|       pointer|
|mux_case_15_out_o_ap_vld      |  out|    1|     ap_ovld|        mux_case_15_out|       pointer|
|mux_case_13_out_i             |   in|   32|     ap_ovld|        mux_case_13_out|       pointer|
|mux_case_13_out_o             |  out|   32|     ap_ovld|        mux_case_13_out|       pointer|
|mux_case_13_out_o_ap_vld      |  out|    1|     ap_ovld|        mux_case_13_out|       pointer|
|mux_case_11_out_i             |   in|   32|     ap_ovld|        mux_case_11_out|       pointer|
|mux_case_11_out_o             |  out|   32|     ap_ovld|        mux_case_11_out|       pointer|
|mux_case_11_out_o_ap_vld      |  out|    1|     ap_ovld|        mux_case_11_out|       pointer|
|mux_case_9_out_i              |   in|   32|     ap_ovld|         mux_case_9_out|       pointer|
|mux_case_9_out_o              |  out|   32|     ap_ovld|         mux_case_9_out|       pointer|
|mux_case_9_out_o_ap_vld       |  out|    1|     ap_ovld|         mux_case_9_out|       pointer|
|mux_case_7_out_i              |   in|   32|     ap_ovld|         mux_case_7_out|       pointer|
|mux_case_7_out_o              |  out|   32|     ap_ovld|         mux_case_7_out|       pointer|
|mux_case_7_out_o_ap_vld       |  out|    1|     ap_ovld|         mux_case_7_out|       pointer|
|mux_case_5_out_i              |   in|   32|     ap_ovld|         mux_case_5_out|       pointer|
|mux_case_5_out_o              |  out|   32|     ap_ovld|         mux_case_5_out|       pointer|
|mux_case_5_out_o_ap_vld       |  out|    1|     ap_ovld|         mux_case_5_out|       pointer|
|mux_case_3_out_i              |   in|   32|     ap_ovld|         mux_case_3_out|       pointer|
|mux_case_3_out_o              |  out|   32|     ap_ovld|         mux_case_3_out|       pointer|
|mux_case_3_out_o_ap_vld       |  out|    1|     ap_ovld|         mux_case_3_out|       pointer|
|line_buffer_2D_31_out         |  out|   32|      ap_vld|  line_buffer_2D_31_out|       pointer|
|line_buffer_2D_31_out_ap_vld  |  out|    1|      ap_vld|  line_buffer_2D_31_out|       pointer|
|p_out                         |  out|   32|      ap_vld|                  p_out|       pointer|
|p_out_ap_vld                  |  out|    1|      ap_vld|                  p_out|       pointer|
|p_out1                        |  out|   32|      ap_vld|                 p_out1|       pointer|
|p_out1_ap_vld                 |  out|    1|      ap_vld|                 p_out1|       pointer|
|p_out2                        |  out|   32|      ap_vld|                 p_out2|       pointer|
|p_out2_ap_vld                 |  out|    1|      ap_vld|                 p_out2|       pointer|
+------------------------------+-----+-----+------------+-----------------------+--------------+

