# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# OpenFile C:/Users/Stefan/Documents/GitHub/ECE5440/Lab1_BUCUR_S/sim1/Lab1_BUCUR_S_sim1.mpf
# Loading project Lab1_BUCUR_S_sim1
# 0 compiles, 2 failed with no errors.
# Compile of decoder7_tb.v was successful.
# Compile of decoder7.v was successful.
# 2 compiles, 0 failed with no errors.
