<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta http-equiv="X-UA-Compatible" content="IE=edge">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>Personal Portfolio Website</title>
    <link rel="stylesheet" href="style.css">
    <script src="https://kit.fontawesome.com/c4254e24a8.js" crossorigin="anonymous"></script>
</head>
<body>
<div id="header">
    <div class="container">
        <nav>
            <img src="images/logo.png" class="logo">
            <ul id="sidemenu">
                <li><a href="#header">Home</a></li>
                <li><a href="#about">About</a></li>
                <li><a href="#Projects">Portfolio</a></li>
                <li><a href="#Certifications">Accreditations</a></li>
                <li><a href="#Contact">Contact</a></li>
                <i class="fas fa-times" onclick="closemenu()"></i>
            </ul>
            <i class="fas fa-bars" onclick="openmenu()"></i>
        </nav>
        <div class="header-text">
            <p><center>HELLO</center></p>
            <h1><center><span>I'M SHIRISHA VISSOM</span></center></h1>
            <h2><center>||GRADUATE STUDENT AT TAMU||<br>||INTERN AT RAMAN RESEARCH INSTITUTE|| </center></h2>
        </div>    
    </div>
</div>


<!-- -----------about---------- -->
<div id="about">
    <div class="container">
        <div class="row">
            <div class="about-col-1">
                <img src="images/user.png">
            </div>
            <div class="about-col-2">
                <h1 class="sub-title">About Me</h1>
                <p>
                    
Welcome to my personal website! Here, I present my proficiency in Electrical Engineering, emphasizing my expertise in Physical Design, Static Timing Analysis, and SOC Design. As a passionate VLSI enthusiast, I am excited and consider myself privileged to be an ongoing graduate student at Texas A&M University, pursuing a Master's degree in Electrical Engineering with a specialization in VLSI Design. I pursued my Bachelor's degree in Electronics and Communication Engineering from M.S. Ramaiah University of Applied Sciences. I worked as an Electrical Engineer Intern at Raman Research Institute, where I was responsible for power supply testing and timing analysis.<br> I find inspiration in taking on challenges and have a strong enthusiasm for acquiring new skills and techniques. I am looking forward to connecting with professionals in this field to learn more about the industry and potential career paths. <br>  For more information, please feel free to refer to my resume. Furthermore, I keep an updated GitHub website where I showcase my projects.<br> Thank you for visiting my website! If you have any questions or would like to know more about my work or projects, please feel free to reach out.</p>

                <div class="tab-titles">
                    <p class="tab-links active-link" onclick="opentab('Experience')">Experience</p>
                    <p class="tab-links" onclick="opentab('Education')">Education</p>
                    <p class="tab-links" onclick="opentab('Skills')">Skills</p>
                </div>
                <div class="tab-contents active-tab" id="Experience">
                    <ul>
                        <li><span>November 2021 - July 2022</span><br>RAMAN RESEARCH INSTITUTE-Electrical Engineer Intern</li>
                            <ul>
                                <li> I was involved in the Design of Power supply for Charge Sensitive Pre-Amplifier and Amp-tek-PH300 chip.</li>
                                <li> Conducted testing of the Amp-tek PH300 chip to determine its upper threshold voltage and lower threshold voltage. Implemented timing checks and ADC calibration on digital cards.</li>
                                <li>Through these experiences, I gained valuable insights into the intricacies of hardware testing.</li>
                            </ul>
                    <ul>
                        <li><span>May 2020 - June 2020</span><br>Agimus Technologies-Virtual Intern</li>
                            <ul>
                                <li>Developed machine learning algorithms utilizing Tensor Flow to classify various data. Specifically, I focused on image classification using webcam images and human activity learning using mobile phone data for real-time data analysis.</li>
                          <!--      <li> By leveraging the power of Tensor Flow, I successfully trained models that can accurately classify webcam images in real-time and identify different human activities based on mobile phone data.</li> -->
                                <li> These projects demonstrate my expertise in machine learning and showcase my ability to apply advanced algorithms to real-world applications.</li>
                            </ul>
                    </ul>
                    <ul>
                        <li><span>June 2019 - August 2019</span><br>RAMAN RESEARCH INSTITUTE-Electrical Engineer Intern</li>
                            <ul>
                                <li>Designed and developed a receiver chain incorporating Low-Noise Amplifiers, Optical fibers, and filters, operating within a bandwidth of 1350-1650 MHz.</li>
                                <li> The analog receiver was connected to a horn antenna for input and utilized high-speed optical fibers to interface with a Software Defined Radio (SDR) for digitization and data recording. </li>
                            </ul>
                    </ul>

                </div>
                <div class="tab-contents" id="Education">
                    <ul>
                        <li><span>Master's Degree<br> August 2022 - Current</span><br>Texas A&M University, College Station, Texas <br> Pursuing my Masters in Electrical Engineering<br>Specialisation in VLSI Design (Running GPA 3.5)</li>
                        <li><span>Bachelor's Degree<br>August 2017 - August 2021</span><br>M.S. Ramaiah University of Applied Sciences, Bangalore, India<br> Pursued Electronics and Communication Engineering<br> Graduated with a CGPA 9.11</li>
                        <li><span>Senior SecondaryEducation<br>August 2015 - August 2017</span><br>Narayana PU College - Bangalore, India<br> 89%</li>
                        <li><span>Secondary Education<br> August 2015</span><br>Sri Chaitanya Techno School, Bangalore, India<br> CGPA 9.6/10</li>
                    </ul>
                </div>
                <div class="tab-contents" id="Skills">
                    <ul>
                        <li><span>Design Tools</span><br>Schematic & Layout (Cadence Virtuoso)<br>Digital Design (Vivado Design Suite)</li>
                        <li><span>EDA Tools</span><br>Synthesis (Synopsys Design Compiler, YOSYS Synthesis Tool)<br> Place and Route (Cadence Innovus,QRouter 1.4)</li>
                        <li><span>Static Timing Analysis Tools</span><br>STA (Synopsys Primetime, OpenSTA, Vesta)</li>
                        <li><span>Simulation Tools</span><br>MATLAB, Simulink</li>
                        <li><span>Languages</span><br>Python, TCL, PERL, Verilog</li>
                    </ul>
                </div>
            </div>
        </div>
    </div>
</div>

<!-- ----------Project Portfolio------------ -->
<div id="Projects">
    <div class="container">
        <h1 class="sub-title">My Projects</h1>
        <div class="work-list">
            <div>
                <h3>Design and Synthesis of a Cruise Control Logic</h3>
                <p> Designed a Finite State Machine model based Cruise Control Logic and synthesized it in 180nm technology.SDC constraints were set (Input Drive Strength, Output Capacitance Load, Clock period and Input delay) resulting in an overall cell area of 10.463mm². Achieved a maximum slack path of 3.8ns and a minimum slack path of 0.13ns. </p>
                <a href="https://github.com/shirishavissom/Design-and-synthesis-of-Cruise-control-logic.git">See more</a>
            </div>
            <div>
                <h3>Characterization of D Flip-flop</h3>
                <p>Created testbench and executed post layout simulation to analyse delay characteristics and setup time of a D Flip-Flop. Strategically optimized logical effort and transistor sizing, resulting in a rise delay of 0.649ns, a fall delay of 0.652ns, and achieving a rise/fall delay difference of 0.32%, (well below the design specification of 10%) and setup time of 0.28ns.</p>
                <a href="https://github.com/shirishavissom/Design-Characterization-of-a-D-Flip-flop">See more</a>
            </div>
           <!-- <div>
                <h3>Design and Performance analysis of a Multiplier</h3>
                <p> Synthesized an RTL netlist of a Multiplier and mapped it to standard cell components producing a Library (LIB) file. Configured clock period, IO port assignments, and drive strength using a custom Perl script. Conducted a Pre-layout Static Timing Analysis (STA) to obtain critical path delay of 2.5 ns. Designed floorplan with height and width (400µm and 600µm), achieved Utilization Factor of 54.7%, and an Aspect Ratio of 0.66. </p>
               <!-- <a href="#">See more</a>-->
          <!--  </div>-->
            <div>
             <!--   <h3>Design of 8-bit pipelined Adder with buffered H-clock tree</h3>
                <p> Designed the layout for an 8-bit Pipelined Adder, incorporating a Buffered H-clock tree Distribution Network. Achieved a maximum delay of 1.65ns and minimum clock period of 1.93ns, indicative of a well-optimized and efficient design.  </p>
                <!--<a href="#">See more</a>-->
           <!-- </div>-->
            <div>
                <h3>Cell Characterisation using spectre</h3>
                <p> Characterization of standard cells used in the design of the pipelined adders. Characterized the typical cell's propagation delay and input capacitance by doing circuit simulations at the transistor level.  </p>
                <a href="https://github.com/shirishavissom/Cell-Characterization-using-Spectre">See more</a>
            </div>
            <div>
                <h3>Design of Virtual Piano using PiezoElectric Sensors </h3>
                <p> The aim of this project was to create a musical instrument using piezoelectric sensors connected to an Arduino board.  </p>
                <a href="https://github.com/shirishavissom/Design-of-Virtual-Piano-using-PiezoElectric-Sensors">See more</a>
            </div>
            <div>
                <h3>Development of Passive Radar System </h3>
                <p>Created an analog receiver chain using low-noise amplifier and a bandpass filter with a 2 MHz bandwidth. The digital part of the setup involved a Software Defined Radio (SDR) equipped with an 8-bit ADC for digitization. The output from the SDR was channeled to an Nvidia Jetson Nano Graphics Processing Unit (GPU) to enable real-time data processing and the deployment of an Auto-Correlation Spectrometer. To optimize this system, I implemented multi-threaded parallel programming in Python, utilizing TensorFlow for the calculation of the signal's target velocity and acceleration.  </p>
                <a href="https://github.com/shirishavissom/Development-of-Passive-Radar-System-">See more</a>
            </div>
            <div>
                <h3>Compressive Sensing of 1-D signals and 2-D images</h3>
                <p> A compressed sensing method based on L-1 optimization for 1-D signals and 2-D images was created with multiple transforms used to identify the optimum recovery technique.  </p>
                <a href="https://github.com/shirishavissom/Compressive-sensing">See more</a>
            </div>
        </div>
    </div>
</div>
<!-- ---------Certifications---------------- -->
<div id="Certifications">
    <div class="container">
        <h1 class="sub-title">My Certifications</h1>
        <div class="Certifications-list">
            <div>
                <!--<i class="fas"></i>-->
                <h2>UDEMY- VSD Static Timing Analysis - I</h2>
                <p> Equipped with efficient methods, I gained a comprehensive understanding of STA checks for timing closure and established a strong foundation in timing analysis fundamentals. This enabled me to conduct thorough quality analyses on real designs, leveraging my comprehension of industrial STA processes and employing step-by-step and structured timing analysis for meticulous evaluations.</p>
                <a href="https://udemy-certificate.s3.amazonaws.com/pdf/UC-e2450a95-2fc6-45ce-8174-f5bbe705f9ab.pdf">Learn more</a>
            </div>
            <div>
                <!--<i class="fas fa-crop-alt"></i>-->
                <h2>UDEMY- VSD-Physical Design Webinar using EDA tool 'Proton'</h2>
                <p>I acquired proficiency in leveraging open-source tools to execute PNR tasks for designs with RTL netlists. Through PROTON, I gained expertise in various chip-level activities encompassing floorplanning, power planning, placement, and routing. Furthermore, I successfully conducted STA on post-layout designs, providing valuable insights into critical parameters like frequency, net count, instance count, and runtime.</p>
                <a href="https://udemy-certificate.s3.amazonaws.com/pdf/UC-60e709a9-d1e2-4b9f-a2b2-7800c29902c5.pdf">Learn more</a>
            </div>
            <div>
                <!--<i class="fab fa-app-store"></i>-->
                <h2>UDEMY- VSD-Physical Design Flow</h2>
                <p>Understanding of Industrial Physical Design Flow. </p>
                <a href="https://udemy-certificate.s3.amazonaws.com/pdf/UC-3e18e8c9-b9e5-4aaa-8aa4-99c4f979c69c.pdf">Learn more</a>
            </div>
            <div>
                <!--<i class="fab fa-app-store"></i>-->
                <h2>Cadence- Basic Static Timing Analysis v2.0</h2>
                <p>Throughout the course, I developed a robust comprehension of core static timing analysis principles and adeptly employed them in the pragmatic establishment of design constraints. I effectively leveraged these principles to ascertain slack values across diverse path categories, proactively identifying prospective timing challenges, and conducted comprehensive examinations of static timing analysis tool reports. </p>
                <a href="https://www.credly.com/badges/1556d551-6a0b-455f-aa95-813dd73690df/public_url">Learn more</a>
            </div>
            <div>
                <!--<i class="fab fa-app-store"></i>-->
                <h2>UDEMY- Mixed Signal Physical Design Flow with sky130</h2>
                <p>This project provides an extensive exploration of the PNR process for an analog IP, specifically focusing on a 2:1 analog multiplexer and utilizing the open-source EDA tool Openlane. It thoroughly examines the crucial steps involved in modifying existing IP layouts to ensure compatibility with the EDA tools. Furthermore, the project covers the Multi-height RTL2GDS flow for Mixed Signal SoC </p>
                <a href="https://udemy-certificate.s3.amazonaws.com/pdf/UC-688f7def-d130-4757-b1fd-8334f9652aac.pdf">Learn more</a>
            </div>
        </div>
    </div>
</div>
<!-- ----------contact------------- -->
<div id="Contact">
    <div class="container">
        <h1 class="sub-title">Contact Me</h1>
        <div class="contact-list">
            <!--<div>
                <i class="fas fa-phone"></i> 
                <h2>CALL ME AT </h2>
                <p>Phone: +1 5135007767</p>
            </div>-->
            <div>
                <i class="fas fa-paper-plane"></i> 
                <h2>EMAIL ME AT </h2>
                <p>shirishavissom02@gmail.com</p>
            </div>
            <div>
                <i class="fab fa-linkedin"></i><br>
                <a href="https://www.linkedin.com/in/Shirisha-vissom/"> LinkedIn</a>
            </div>
            <div>
                <i class="fab fa-github"></i><br>
                <a href="https://github.com/shirishavissom"> Github</a>
            </div>
            <div>
                <a href="images/my-cv.pdf"> <br>Download Resume</a>
            </div>
        </div>
            <!--<div class="contact-right">
                <form name="submit-to-google-sheet">
                    <input type="text" name="Name" placeholder="Your Name" required>
                    <input type="email" name="Email" placeholder="Your Email" required>
                    <textarea name="Message" rows="6" placeholder="Your Message"></textarea>
                    <button type="submit" class="btn btn2">Submit</button>
                </form>
                <span id="msg"></span>
            </div>-->
    </div>
    <!--<div class="copyright">
        <p>Copyright © Kevin. Made wtih <i class="fas fa-heart"></i> by <a href="https://www.youtube.com/channel/UCkjoHfkLEy7ZT4bA2myJ8xA?sub_confirmation=1">Easy Tutorials</a></p>
    </div>-->
</div>



<script>

    var tablinks = document.getElementsByClassName("tab-links");
    var tabcontents = document.getElementsByClassName("tab-contents");

    function opentab(tabname){
        for(tablink of tablinks){
            tablink.classList.remove("active-link");
        }
        for(tabcontent of tabcontents){
            tabcontent.classList.remove("active-tab");
        }
        event.currentTarget.classList.add("active-link");
        document.getElementById(tabname).classList.add("active-tab");
    }

</script>

<script>

    var sidemeu = document.getElementById("sidemenu");

    function openmenu(){
        sidemeu.style.right = "0";
    }
    function closemenu(){
        sidemeu.style.right = "-200px";
    }

</script>
<script>
    const scriptURL = '< add you own link here >' // add your own app script link here
    const form = document.forms['submit-to-google-sheet']
    const msg = document.getElementById("msg")
  
    form.addEventListener('submit', e => {
      e.preventDefault()
      fetch(scriptURL, { method: 'POST', body: new FormData(form)})
        .then(response => {
            msg.innerHTML = "Message sent successfully"
            setTimeout(function(){
                msg.innerHTML = ""
            },5000)
            form.reset()
        })
        .catch(error => console.error('Error!', error.message))
    })
  </script>
</body>
</html>
