m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dD:/Drivers/modeltech64_10.4/examples
vALU
Z0 VDg1SIo80bB@j0V0VzS_@n1
r1
!s85 0
31
!i10b 1
!s100 LO9DoL9PF`c:lJ86=2c>S2
I@J=HWfa<<dYZmAXLE3i3N3
Z1 dD:/TLProject/Verilog/cpu/TL_RISCV_CPU/sim
w1680103075
8D:/TLProject/Verilog/cpu/TL_RISCV_CPU/src/ALU.v
FD:/TLProject/Verilog/cpu/TL_RISCV_CPU/src/ALU.v
L0 1
Z2 OL;L;10.4;61
!s108 1680249240.989000
!s107 D:/TLProject/Verilog/cpu/TL_RISCV_CPU/src/ALU.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/TLProject/Verilog/cpu/TL_RISCV_CPU/src/ALU.v|
!i113 0
Z3 o-work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
n@a@l@u
vALU_tb
Z4 !s110 1680249248
!i10b 1
!s100 :9VhEiNPUVLNSj9EOz6Ke0
I2JN2d@nS;3?dK:_VkQOB?0
R0
R1
w1680103094
8D:/TLProject/Verilog/cpu/TL_RISCV_CPU/src/tb/ALU_tb.v
FD:/TLProject/Verilog/cpu/TL_RISCV_CPU/src/tb/ALU_tb.v
L0 2
R2
r1
!s85 0
31
!s108 1680249248.484000
!s107 D:/TLProject/Verilog/cpu/TL_RISCV_CPU/src/tb/ALU_tb.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/TLProject/Verilog/cpu/TL_RISCV_CPU/src/tb/ALU_tb.v|
!i113 0
R3
n@a@l@u_tb
vControl
R0
r1
!s85 0
31
!i10b 1
!s100 jL=FKjKSl_A7^U[YITgdk0
IAiTJe^3E7WnY<4Ii1jWn^0
R1
w1680249235
8D:/TLProject/Verilog/cpu/TL_RISCV_CPU/src/Control.v
FD:/TLProject/Verilog/cpu/TL_RISCV_CPU/src/Control.v
L0 1
R2
!s108 1680249241.048000
!s107 D:/TLProject/Verilog/cpu/TL_RISCV_CPU/src/Control.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/TLProject/Verilog/cpu/TL_RISCV_CPU/src/Control.v|
!i113 0
R3
n@control
vControl_tb
R4
!i10b 1
!s100 NRgn_DCjUbh27k[<I_Q1c0
IgM78`8B@AmK[R8C^JMOUI0
R0
R1
w1680104062
8D:/TLProject/Verilog/cpu/TL_RISCV_CPU/src/tb/Control _tb.v
FD:/TLProject/Verilog/cpu/TL_RISCV_CPU/src/tb/Control _tb.v
L0 2
R2
r1
!s85 0
31
!s108 1680249248.540000
!s107 D:/TLProject/Verilog/cpu/TL_RISCV_CPU/src/tb/Control _tb.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/TLProject/Verilog/cpu/TL_RISCV_CPU/src/tb/Control _tb.v|
!i113 0
R3
n@control_tb
vcpu_top
R0
r1
!s85 0
31
!i10b 1
!s100 e_o5bF^ddTmC1o[8aJ>UA3
Ia;of4Q268cVcY=WP]`X?81
R1
w1680248340
8D:/TLProject/Verilog/cpu/TL_RISCV_CPU/src/cpu_top.v
FD:/TLProject/Verilog/cpu/TL_RISCV_CPU/src/cpu_top.v
L0 1
R2
!s108 1680249241.105000
!s107 D:/TLProject/Verilog/cpu/TL_RISCV_CPU/src/cpu_top.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/TLProject/Verilog/cpu/TL_RISCV_CPU/src/cpu_top.v|
!i113 0
R3
vcpu_top_tb
R0
r1
!s85 0
31
!i10b 1
!s100 ;HY4fQ>EVPG@JnoOa^P2;3
I:cIe:DTmIf3fJC[:b87_92
R1
w1680248897
8D:/TLProject/Verilog/cpu/TL_RISCV_CPU/src/tb/cpu_top_tb.v
FD:/TLProject/Verilog/cpu/TL_RISCV_CPU/src/tb/cpu_top_tb.v
L0 2
R2
!s108 1680249241.441000
!s107 D:/TLProject/Verilog/cpu/TL_RISCV_CPU/src/tb/cpu_top_tb.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/TLProject/Verilog/cpu/TL_RISCV_CPU/src/tb/cpu_top_tb.v|
!i113 0
R3
vImmGen
R0
r1
!s85 0
31
!i10b 1
!s100 BFh]fUWfb?Rnh^INBjCF02
I8E:4n?0`?aaSC:^A0VP^g0
R1
w1680147910
8D:/TLProject/Verilog/cpu/TL_RISCV_CPU/src/ImmGen.v
FD:/TLProject/Verilog/cpu/TL_RISCV_CPU/src/ImmGen.v
L0 1
R2
!s108 1680249241.161000
!s107 D:/TLProject/Verilog/cpu/TL_RISCV_CPU/src/ImmGen.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/TLProject/Verilog/cpu/TL_RISCV_CPU/src/ImmGen.v|
!i113 0
R3
n@imm@gen
vImmGen_tb
!s110 1680249241
!i10b 1
!s100 ^m;G?_hgncfecocn>B0dB3
Ih>:UfUM7Mj2ON>G5[`RnP0
R0
R1
w1680147444
8D:/TLProject/Verilog/cpu/TL_RISCV_CPU/src/tb/ImmGen_tb.v
FD:/TLProject/Verilog/cpu/TL_RISCV_CPU/src/tb/ImmGen_tb.v
L0 2
R2
r1
!s85 0
31
!s108 1680249241.497000
!s107 D:/TLProject/Verilog/cpu/TL_RISCV_CPU/src/tb/ImmGen_tb.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/TLProject/Verilog/cpu/TL_RISCV_CPU/src/tb/ImmGen_tb.v|
!i113 0
R3
n@imm@gen_tb
vMux
R0
r1
!s85 0
31
!i10b 1
!s100 _k?Ke>0Zggb=_YmV_DSI01
IMg<>TXzEP?C5OG[c@BQk=0
R1
w1680148254
8D:/TLProject/Verilog/cpu/TL_RISCV_CPU/src/Mux.v
FD:/TLProject/Verilog/cpu/TL_RISCV_CPU/src/Mux.v
L0 1
R2
!s108 1680249241.217000
!s107 D:/TLProject/Verilog/cpu/TL_RISCV_CPU/src/Mux.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/TLProject/Verilog/cpu/TL_RISCV_CPU/src/Mux.v|
!i113 0
R3
n@mux
vPC
R0
r1
!s85 0
31
!i10b 1
!s100 ]7K2Z9]J@0e1<2e?7zgm60
I9hR7`;;KPgY@lH8<zWIR_3
R1
w1680145019
8D:/TLProject/Verilog/cpu/TL_RISCV_CPU/src/PC.v
FD:/TLProject/Verilog/cpu/TL_RISCV_CPU/src/PC.v
L0 1
R2
!s108 1680249241.273000
!s107 D:/TLProject/Verilog/cpu/TL_RISCV_CPU/src/PC.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/TLProject/Verilog/cpu/TL_RISCV_CPU/src/PC.v|
!i113 0
R3
n@p@c
vPC_tb
!s110 1680249244
!i10b 1
!s100 gV4mC]HEf4n7kJDY`i`F50
IHg5;E:40o<b_900`@VQld1
R0
R1
w1680105479
8D:/TLProject/Verilog/cpu/TL_RISCV_CPU/src/tb/PC _tb.v
FD:/TLProject/Verilog/cpu/TL_RISCV_CPU/src/tb/PC _tb.v
L0 2
R2
r1
!s85 0
31
!s108 1680249244.167000
!s107 D:/TLProject/Verilog/cpu/TL_RISCV_CPU/src/tb/PC _tb.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/TLProject/Verilog/cpu/TL_RISCV_CPU/src/tb/PC _tb.v|
!i113 0
R3
n@p@c_tb
vRegs
R0
r1
!s85 0
31
!i10b 1
!s100 >AIab8egH@J_Ah@2>l[h:1
IdU=[[40dCMG`L_4B_k:@O1
R1
w1680145835
8D:/TLProject/Verilog/cpu/TL_RISCV_CPU/src/Regs.v
FD:/TLProject/Verilog/cpu/TL_RISCV_CPU/src/Regs.v
L0 1
R2
!s108 1680249241.329000
!s107 D:/TLProject/Verilog/cpu/TL_RISCV_CPU/src/Regs.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/TLProject/Verilog/cpu/TL_RISCV_CPU/src/Regs.v|
!i113 0
R3
n@regs
vRegs_tb
!s110 1680249245
!i10b 1
!s100 M;=0?zFAgWEl7Pcikf1PF0
I<4Ah62zGLkQIMTco0l_=V1
R0
R1
w1680102520
8D:/TLProject/Verilog/cpu/TL_RISCV_CPU/src/tb/Regs_tb.v
FD:/TLProject/Verilog/cpu/TL_RISCV_CPU/src/tb/Regs_tb.v
L0 2
R2
r1
!s85 0
31
!s108 1680249245.279000
!s107 D:/TLProject/Verilog/cpu/TL_RISCV_CPU/src/tb/Regs_tb.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/TLProject/Verilog/cpu/TL_RISCV_CPU/src/tb/Regs_tb.v|
!i113 0
R3
n@regs_tb
vRom
R0
r1
!s85 0
31
!i10b 1
!s100 :]RT1X4Pz;]>=GD2n>]NN1
IzIS0ChWThUU8eSk>O?oUQ3
R1
w1680248398
8D:/TLProject/Verilog/cpu/TL_RISCV_CPU/src/ROM.v
FD:/TLProject/Verilog/cpu/TL_RISCV_CPU/src/ROM.v
L0 1
R2
!s108 1680249241.385000
!s107 D:/TLProject/Verilog/cpu/TL_RISCV_CPU/src/ROM.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/TLProject/Verilog/cpu/TL_RISCV_CPU/src/ROM.v|
!i113 0
R3
n@rom
vRom_tb
R4
!i10b 1
!s100 b5IjJ1b?BM]cigaOB`Q0F2
IMzV4knSfNCFnRKaRbdZ6H1
R0
R1
w1680140379
8D:/TLProject/Verilog/cpu/TL_RISCV_CPU/src/tb/ROM_tb.v
FD:/TLProject/Verilog/cpu/TL_RISCV_CPU/src/tb/ROM_tb.v
L0 1
R2
r1
!s85 0
31
!s108 1680249248.428000
!s107 D:/TLProject/Verilog/cpu/TL_RISCV_CPU/src/tb/ROM_tb.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/TLProject/Verilog/cpu/TL_RISCV_CPU/src/tb/ROM_tb.v|
!i113 0
R3
n@rom_tb
