#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fffc600b510 .scope module, "IF_ID" "IF_ID" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "rst_i"
    .port_info 2 /INPUT 1 "flush_i"
    .port_info 3 /INPUT 1 "stall_i"
    .port_info 4 /INPUT 32 "inst_i"
    .port_info 5 /INPUT 32 "PC_i"
    .port_info 6 /OUTPUT 32 "inst_o"
    .port_info 7 /OUTPUT 32 "PC_o"
o0x7f5241150018 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7fffc5feb030_0 .net "PC_i", 31 0, o0x7f5241150018;  0 drivers
v0x7fffc5feb130_0 .var "PC_o", 31 0;
o0x7f5241150078 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fffc600a260_0 .net "clk_i", 0 0, o0x7f5241150078;  0 drivers
o0x7f52411500a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fffc6019d30_0 .net "flush_i", 0 0, o0x7f52411500a8;  0 drivers
o0x7f52411500d8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7fffc6018120_0 .net "inst_i", 31 0, o0x7f52411500d8;  0 drivers
v0x7fffc600c680_0 .var "inst_o", 31 0;
o0x7f5241150138 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fffc6013700_0 .net "rst_i", 0 0, o0x7f5241150138;  0 drivers
o0x7f5241150168 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fffc6038760_0 .net "stall_i", 0 0, o0x7f5241150168;  0 drivers
S_0x7fffc5fe9bb0 .scope module, "TestBench" "TestBench" 3 3;
 .timescale 0 0;
P_0x7fffc5f88ec0 .param/l "num_cycles" 0 3 9, +C4<00000000000000000000000001000000>;
v0x7fffc6051190_0 .var "Clk", 0 0;
v0x7fffc6051230_0 .var "Reset", 0 0;
v0x7fffc60512f0_0 .var/i "counter", 31 0;
v0x7fffc6051390_0 .var/i "i", 31 0;
v0x7fffc6051470_0 .var/i "outfile", 31 0;
S_0x7fffc5fe6470 .scope module, "CPU" "CPU" 3 13, 4 1 0, S_0x7fffc5fe9bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "rst_i"
    .port_info 2 /INPUT 1 "start_i"
L_0x7fffc5f50d10 .functor AND 1, L_0x7fffc60515a0, v0x7fffc603fac0_0, C4<1>, C4<1>;
L_0x7fffc5f50b30 .functor AND 1, L_0x7fffc5f50d10, L_0x7fffc6061710, C4<1>, C4<1>;
L_0x7fffc60161c0 .functor AND 1, v0x7fffc6041610_0, v0x7fffc603fac0_0, C4<1>, C4<1>;
L_0x7fffc60619d0 .functor AND 1, L_0x7fffc60161c0, L_0x7fffc60618a0, C4<1>, C4<1>;
L_0x7fffc6061a90 .functor OR 1, L_0x7fffc5f50b30, L_0x7fffc60619d0, C4<0>, C4<0>;
L_0x7fffc60628c0 .functor AND 1, v0x7fffc603b3c0_0, L_0x7fffc60620f0, C4<1>, C4<1>;
L_0x7fffc6064350 .functor AND 1, v0x7fffc60467e0_0, L_0x7fffc6064210, C4<1>, C4<1>;
L_0x7fffc6065670 .functor AND 1, v0x7fffc60480c0_0, L_0x7fffc60658f0, C4<1>, C4<1>;
L_0x7fffc6065c20 .functor AND 1, v0x7fffc603b3c0_0, L_0x7fffc60620f0, C4<1>, C4<1>;
L_0x7fffc6065c90 .functor OR 1, L_0x7fffc6065c20, L_0x7fffc6061a90, C4<0>, C4<0>;
o0x7f5241154068 .functor BUFZ 1, C4<z>; HiZ drive
L_0x7fffc6067070 .functor AND 1, o0x7f5241154068, L_0x7fffc60620f0, C4<1>, C4<1>;
v0x7fffc604c090_0 .net "Branching", 0 0, o0x7f5241154068;  0 drivers
v0x7fffc604c170_0 .net "EX_ALUCtrl_o", 2 0, L_0x7fffc60632d0;  1 drivers
v0x7fffc604c230_0 .net "EX_ALUOp", 1 0, L_0x7fffc6065fb0;  1 drivers
v0x7fffc604c320_0 .net "EX_ALUSrc", 0 0, v0x7fffc603f6b0_0;  1 drivers
v0x7fffc604c410_0 .net "EX_ALU_toRegEXMEM", 31 0, v0x7fffc6039450_0;  1 drivers
v0x7fffc604c570_0 .net "EX_ALUfunct", 9 0, L_0x7fffc60663f0;  1 drivers
v0x7fffc604c680_0 .net "EX_BEQ_flush", 0 0, L_0x7fffc6061a90;  1 drivers
v0x7fffc604c720_0 .net "EX_Branching", 0 0, v0x7fffc603fac0_0;  1 drivers
v0x7fffc604c810_0 .net "EX_Imm", 31 0, v0x7fffc603fb80_0;  1 drivers
v0x7fffc604c940_0 .net "EX_MUX_to_Rd1", 31 0, v0x7fffc603ce40_0;  1 drivers
v0x7fffc604ca50_0 .net "EX_MUXtoALU", 31 0, L_0x7fffc6064850;  1 drivers
v0x7fffc604cb60_0 .net "EX_MemRead_toRegEXMEM", 0 0, L_0x7fffc6065e40;  1 drivers
v0x7fffc604cc00_0 .net "EX_MemWrite_toRegEXMEM", 0 0, L_0x7fffc6065f40;  1 drivers
v0x7fffc604ccf0_0 .net "EX_MemtoReg_toRegEXMEM", 0 0, L_0x7fffc6065dd0;  1 drivers
v0x7fffc604cde0_0 .net "EX_Rd1", 31 0, L_0x7fffc6066160;  1 drivers
v0x7fffc604cef0_0 .net "EX_Rd2", 31 0, L_0x7fffc60661d0;  1 drivers
v0x7fffc604d000_0 .net "EX_Rd2_MUX_to_MUX", 31 0, v0x7fffc603d830_0;  1 drivers
v0x7fffc604d1d0_0 .net "EX_RegDest", 4 0, L_0x7fffc60664f0;  1 drivers
v0x7fffc604d290_0 .net "EX_RegWrite_toRegEXMEM", 0 0, L_0x7fffc6065d60;  1 drivers
v0x7fffc604d380_0 .net "EX_Rs1_to_forwardUnit", 4 0, L_0x7fffc6066620;  1 drivers
v0x7fffc604d490_0 .net "EX_Rs2_to_forwardUnit", 4 0, L_0x7fffc6066730;  1 drivers
v0x7fffc604d5a0_0 .net "EX_TargetPC", 31 0, L_0x7fffc60669b0;  1 drivers
v0x7fffc604d6b0_0 .net "EX_last_flush", 0 0, v0x7fffc6041610_0;  1 drivers
v0x7fffc604d750_0 .net "ID_ALUOp_toRegIDEX", 1 0, L_0x7fffc6063770;  1 drivers
v0x7fffc604d840_0 .net "ID_ALUSrc_toRegIDEX", 0 0, L_0x7fffc60637e0;  1 drivers
v0x7fffc604d930_0 .net "ID_Branching", 0 0, v0x7fffc603b3c0_0;  1 drivers
v0x7fffc604d9d0_0 .net "ID_ImmGen_toRegIDEX", 31 0, v0x7fffc6042c80_0;  1 drivers
v0x7fffc604dae0_0 .net "ID_MemRead_toRegIDEX", 0 0, L_0x7fffc6063a20;  1 drivers
v0x7fffc604dbd0_0 .net "ID_MemWrite_toRegIDEX", 0 0, L_0x7fffc6063a90;  1 drivers
v0x7fffc604dcc0_0 .net "ID_MemtoReg_toRegIDEX", 0 0, L_0x7fffc6063b70;  1 drivers
v0x7fffc604ddb0_0 .net "ID_Rd1_toRegIDEX", 31 0, L_0x7fffc6064da0;  1 drivers
v0x7fffc604dec0_0 .net "ID_Rd2_toRegIDEX", 31 0, L_0x7fffc6065440;  1 drivers
RS_0x7f52411509d8 .resolv tri, L_0x7fffc6063850, L_0x7fffc60638f0;
v0x7fffc604dfd0_0 .net8 "ID_RegWrite_toRegIDEX", 0 0, RS_0x7f52411509d8;  2 drivers
v0x7fffc604e2d0_0 .net "ID_instr_fromIF", 31 0, v0x7fffc60422c0_0;  1 drivers
v0x7fffc604e3e0_0 .net "ID_pc", 31 0, v0x7fffc6042590_0;  1 drivers
v0x7fffc604e4a0_0 .net "IF_instr_mem_o", 31 0, L_0x7fffc6064790;  1 drivers
v0x7fffc604e590_0 .net "IF_pc_i", 31 0, L_0x7fffc6063230;  1 drivers
v0x7fffc604e6a0_0 .net "IF_pc_mux_i", 31 0, L_0x7fffc6062b40;  1 drivers
v0x7fffc604e7b0_0 .net "IF_pc_o", 31 0, v0x7fffc60448d0_0;  1 drivers
v0x7fffc604e870_0 .net "MEM_MemAddr_or_ALUResult", 31 0, v0x7fffc6046040_0;  1 drivers
v0x7fffc604e930_0 .net "MEM_MemRead", 0 0, v0x7fffc60462d0_0;  1 drivers
v0x7fffc604e9d0_0 .net "MEM_MemReadData", 31 0, L_0x7fffc60640a0;  1 drivers
v0x7fffc604eae0_0 .net "MEM_MemWrite", 0 0, v0x7fffc60467e0_0;  1 drivers
v0x7fffc604eb80_0 .net "MEM_MemWriteData", 31 0, L_0x7fffc6067950;  1 drivers
v0x7fffc604ec70_0 .net "MEM_MemtoReg_toRegMEMWB", 0 0, L_0x7fffc60675e0;  1 drivers
v0x7fffc604ed60_0 .net "MEM_RegDest", 4 0, L_0x7fffc6067a30;  1 drivers
v0x7fffc604ee20_0 .net "MEM_RegWrite_toRegMEMWB", 0 0, L_0x7fffc6067410;  1 drivers
v0x7fffc604eec0_0 .net "NoOp", 0 0, L_0x7fffc6062c70;  1 drivers
v0x7fffc604efb0_0 .net "PCWrite", 0 0, L_0x7fffc6062d50;  1 drivers
v0x7fffc604f0a0_0 .net "PC_ID_BranchingTarget", 31 0, L_0x7fffc6062560;  1 drivers
v0x7fffc604f1b0_0 .net "WB_ALUResult", 31 0, v0x7fffc6047600_0;  1 drivers
v0x7fffc604f2c0_0 .net "WB_MemReadData", 31 0, v0x7fffc6047950_0;  1 drivers
v0x7fffc604f3d0_0 .net "WB_MemtoReg", 0 0, v0x7fffc6047ba0_0;  1 drivers
v0x7fffc604f4c0_0 .net "WB_RegDest", 4 0, v0x7fffc6047e70_0;  1 drivers
v0x7fffc604f580_0 .net "WB_RegWrite", 0 0, v0x7fffc60480c0_0;  1 drivers
v0x7fffc604f670_0 .net "WB_RegWriteData", 31 0, L_0x7fffc6064980;  1 drivers
v0x7fffc604f7c0_0 .net *"_s1", 0 0, L_0x7fffc60515a0;  1 drivers
v0x7fffc604f880_0 .net *"_s10", 0 0, L_0x7fffc60161c0;  1 drivers
L_0x7f5241100060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fffc604f940_0 .net/2u *"_s12", 31 0, L_0x7f5241100060;  1 drivers
v0x7fffc604fa20_0 .net *"_s14", 0 0, L_0x7fffc60618a0;  1 drivers
v0x7fffc604fae0_0 .net *"_s16", 0 0, L_0x7fffc60619d0;  1 drivers
v0x7fffc604fba0_0 .net *"_s2", 0 0, L_0x7fffc5f50d10;  1 drivers
L_0x7f52411001c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fffc604fc60_0 .net/2u *"_s20", 31 0, L_0x7f52411001c8;  1 drivers
v0x7fffc604fd40_0 .net *"_s24", 31 0, L_0x7fffc60626a0;  1 drivers
v0x7fffc604fe20_0 .net *"_s26", 30 0, L_0x7fffc6062600;  1 drivers
L_0x7f5241100210 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fffc60502d0_0 .net *"_s28", 0 0, L_0x7f5241100210;  1 drivers
L_0x7f5241100018 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fffc6050370_0 .net/2u *"_s4", 31 0, L_0x7f5241100018;  1 drivers
L_0x7f52411003c0 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x7fffc6050410_0 .net *"_s42", 0 0, L_0x7f52411003c0;  1 drivers
v0x7fffc60504b0_0 .net *"_s44", 0 0, L_0x7fffc6064210;  1 drivers
L_0x7f52411004e0 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x7fffc6050550_0 .net *"_s52", 0 0, L_0x7f52411004e0;  1 drivers
v0x7fffc60505f0_0 .net *"_s54", 0 0, L_0x7fffc6065780;  1 drivers
v0x7fffc6050690_0 .net/2u *"_s57", 0 0, L_0x7fffc60658f0;  1 drivers
v0x7fffc6050730_0 .net *"_s6", 0 0, L_0x7fffc6061710;  1 drivers
v0x7fffc60507d0_0 .net *"_s60", 0 0, L_0x7fffc6065c20;  1 drivers
v0x7fffc6050870_0 .net *"_s65", 6 0, L_0x7fffc6066b40;  1 drivers
v0x7fffc6050910_0 .net *"_s67", 2 0, L_0x7fffc6066c70;  1 drivers
v0x7fffc60509b0_0 .net *"_s78", 31 0, L_0x7fffc60672d0;  1 drivers
v0x7fffc6050a50_0 .net *"_s8", 0 0, L_0x7fffc5f50b30;  1 drivers
v0x7fffc6050af0_0 .net *"_s80", 30 0, L_0x7fffc6067140;  1 drivers
L_0x7f5241100570 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fffc6050b90_0 .net *"_s82", 0 0, L_0x7f5241100570;  1 drivers
v0x7fffc6050c30_0 .net "clk_i", 0 0, v0x7fffc6051190_0;  1 drivers
v0x7fffc6050cd0_0 .net "forwardA", 1 0, L_0x7fffc6062fe0;  1 drivers
v0x7fffc6050d70_0 .net "forwardB", 1 0, L_0x7fffc6063050;  1 drivers
v0x7fffc6050e10_0 .net "predictor", 0 0, L_0x7fffc60620f0;  1 drivers
v0x7fffc6050eb0_0 .net "rst_i", 0 0, v0x7fffc6051230_0;  1 drivers
v0x7fffc6050fa0_0 .net "stall", 0 0, L_0x7fffc6062ce0;  1 drivers
o0x7f5241154518 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fffc6051090_0 .net "start_i", 0 0, o0x7f5241154518;  0 drivers
L_0x7fffc60515a0 .reduce/nor v0x7fffc6041610_0;
L_0x7fffc6061710 .cmp/eq 32, v0x7fffc6039450_0, L_0x7f5241100018;
L_0x7fffc60618a0 .cmp/ne 32, v0x7fffc6039450_0, L_0x7f5241100060;
L_0x7fffc6062420 .cmp/eq 32, v0x7fffc6039450_0, L_0x7f52411001c8;
L_0x7fffc6062600 .part v0x7fffc6042c80_0, 0, 31;
L_0x7fffc60626a0 .concat [ 1 31 0 0], L_0x7f5241100210, L_0x7fffc6062600;
L_0x7fffc6062820 .arith/sum 32, v0x7fffc6042590_0, L_0x7fffc60626a0;
L_0x7fffc6062dc0 .part v0x7fffc60422c0_0, 15, 5;
L_0x7fffc6062eb0 .part v0x7fffc60422c0_0, 20, 5;
L_0x7fffc6063cd0 .part v0x7fffc60422c0_0, 0, 7;
L_0x7fffc6064210 .cmp/nee 1, v0x7fffc60467e0_0, L_0x7f52411003c0;
L_0x7fffc60655d0 .part v0x7fffc60422c0_0, 15, 5;
L_0x7fffc60656e0 .part v0x7fffc60422c0_0, 20, 5;
L_0x7fffc6065780 .cmp/eeq 1, v0x7fffc60480c0_0, L_0x7f52411004e0;
L_0x7fffc60658f0 .reduce/nor L_0x7fffc6065780;
L_0x7fffc6066b40 .part v0x7fffc60422c0_0, 25, 7;
L_0x7fffc6066c70 .part v0x7fffc60422c0_0, 12, 3;
L_0x7fffc6066d10 .concat [ 3 7 0 0], L_0x7fffc6066c70, L_0x7fffc6066b40;
L_0x7fffc6066e50 .part v0x7fffc60422c0_0, 7, 5;
L_0x7fffc6066ef0 .part v0x7fffc60422c0_0, 15, 5;
L_0x7fffc6066db0 .part v0x7fffc60422c0_0, 20, 5;
L_0x7fffc6067140 .part v0x7fffc6042c80_0, 0, 31;
L_0x7fffc60672d0 .concat [ 1 31 0 0], L_0x7f5241100570, L_0x7fffc6067140;
L_0x7fffc6067370 .arith/sum 32, v0x7fffc6042590_0, L_0x7fffc60672d0;
S_0x7fffc5feb6a0 .scope module, "ALU" "ALU" 4 165, 5 1 0, S_0x7fffc5fe6470;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i"
    .port_info 1 /INPUT 32 "data2_i"
    .port_info 2 /INPUT 3 "ALUCtrl_i"
    .port_info 3 /OUTPUT 32 "data_o"
    .port_info 4 /OUTPUT 1 "Zero_o"
P_0x7fffc60389d0 .param/l "ADD" 1 5 19, +C4<00000000000000000000000000000000>;
P_0x7fffc6038a10 .param/l "AND" 1 5 25, +C4<00000000000000000000000000000110>;
P_0x7fffc6038a50 .param/l "MUL" 1 5 23, +C4<00000000000000000000000000000100>;
P_0x7fffc6038a90 .param/l "SLL" 1 5 21, +C4<00000000000000000000000000000010>;
P_0x7fffc6038ad0 .param/l "SRA" 1 5 24, +C4<00000000000000000000000000000101>;
P_0x7fffc6038b10 .param/l "SUB" 1 5 22, +C4<00000000000000000000000000000011>;
P_0x7fffc6038b50 .param/l "XOR" 1 5 20, +C4<00000000000000000000000000000001>;
v0x7fffc6038ed0_0 .net "ALUCtrl_i", 2 0, L_0x7fffc60632d0;  alias, 1 drivers
v0x7fffc6038fd0_0 .net "Zero_o", 0 0, L_0x7fffc6063660;  1 drivers
v0x7fffc6039090_0 .net *"_s0", 0 0, L_0x7fffc6063460;  1 drivers
L_0x7f52411002a0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x7fffc6039160_0 .net/2s *"_s2", 1 0, L_0x7f52411002a0;  1 drivers
L_0x7f52411002e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffc6039240_0 .net/2s *"_s4", 1 0, L_0x7f52411002e8;  1 drivers
v0x7fffc6039370_0 .net *"_s6", 1 0, L_0x7fffc6063590;  1 drivers
v0x7fffc6039450_0 .var "data", 31 0;
v0x7fffc6039530_0 .net/s "data1_i", 31 0, v0x7fffc603ce40_0;  alias, 1 drivers
v0x7fffc6039610_0 .net "data2_i", 31 0, L_0x7fffc6064850;  alias, 1 drivers
v0x7fffc60396f0_0 .net "data_o", 31 0, v0x7fffc6039450_0;  alias, 1 drivers
E_0x7fffc5f50720 .event edge, v0x7fffc6038ed0_0, v0x7fffc6039530_0, v0x7fffc6039610_0;
L_0x7fffc6063460 .cmp/eq 32, v0x7fffc603ce40_0, L_0x7fffc6064850;
L_0x7fffc6063590 .functor MUXZ 2, L_0x7f52411002e8, L_0x7f52411002a0, L_0x7fffc6063460, C4<>;
L_0x7fffc6063660 .part L_0x7fffc6063590, 0, 1;
S_0x7fffc5fef4b0 .scope module, "ALUCtrl" "ALU_Control" 4 159, 6 1 0, S_0x7fffc5fe6470;
 .timescale 0 0;
    .port_info 0 /INPUT 10 "funct_i"
    .port_info 1 /INPUT 2 "ALUOp_i"
    .port_info 2 /OUTPUT 3 "ALUCtrl_o"
P_0x7fffc6039890 .param/l "ADD" 1 6 24, +C4<00000000000000000000000000000000>;
P_0x7fffc60398d0 .param/l "ADDI_FUNC" 1 6 20, C4<000>;
P_0x7fffc6039910 .param/l "ADD_FUNC" 1 6 17, C4<0000000000>;
P_0x7fffc6039950 .param/l "AND" 1 6 30, +C4<00000000000000000000000000000110>;
P_0x7fffc6039990 .param/l "AND_FUNC" 1 6 14, C4<0000000111>;
P_0x7fffc60399d0 .param/l "BEQ_TYPE" 1 6 13, +C4<00000000000000000000000000000010>;
P_0x7fffc6039a10 .param/l "I_TYPE" 1 6 12, +C4<00000000000000000000000000000001>;
P_0x7fffc6039a50 .param/l "LW_SW_FUNC" 1 6 22, C4<010>;
P_0x7fffc6039a90 .param/l "MUL" 1 6 28, +C4<00000000000000000000000000000100>;
P_0x7fffc6039ad0 .param/l "MUL_FUNC" 1 6 19, C4<0000001000>;
P_0x7fffc6039b10 .param/l "R_TYPE" 1 6 11, +C4<00000000000000000000000000000000>;
P_0x7fffc6039b50 .param/l "SLL" 1 6 26, +C4<00000000000000000000000000000010>;
P_0x7fffc6039b90 .param/l "SLL_FUNC" 1 6 16, C4<0000000001>;
P_0x7fffc6039bd0 .param/l "SRA" 1 6 29, +C4<00000000000000000000000000000101>;
P_0x7fffc6039c10 .param/l "SRAI_FUNC" 1 6 21, C4<101>;
P_0x7fffc6039c50 .param/l "SUB" 1 6 27, +C4<00000000000000000000000000000011>;
P_0x7fffc6039c90 .param/l "SUB_FUNC" 1 6 18, C4<0100000000>;
P_0x7fffc6039cd0 .param/l "XOR" 1 6 25, +C4<00000000000000000000000000000001>;
P_0x7fffc6039d10 .param/l "XOR_FUNC" 1 6 15, C4<0000000100>;
L_0x7fffc60632d0 .functor BUFZ 3, v0x7fffc603a770_0, C4<000>, C4<000>, C4<000>;
v0x7fffc603a770_0 .var "ALUCtrl", 2 0;
v0x7fffc603a870_0 .net "ALUCtrl_o", 2 0, L_0x7fffc60632d0;  alias, 1 drivers
v0x7fffc603a930_0 .net "ALUOp_i", 1 0, L_0x7fffc6065fb0;  alias, 1 drivers
v0x7fffc603aa00_0 .net "funct_i", 9 0, L_0x7fffc60663f0;  alias, 1 drivers
E_0x7fffc5f4f900 .event edge, v0x7fffc603a930_0, v0x7fffc603aa00_0;
S_0x7fffc6001980 .scope module, "Control" "Control" 4 173, 7 1 0, S_0x7fffc5fe6470;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "Op_i"
    .port_info 1 /INPUT 1 "NoOp_i"
    .port_info 2 /OUTPUT 2 "ALUOp_o"
    .port_info 3 /OUTPUT 1 "ALUSrc_o"
    .port_info 4 /OUTPUT 1 "RegWrite_o"
    .port_info 5 /OUTPUT 1 "MemRead_o"
    .port_info 6 /OUTPUT 1 "MemWrite_o"
    .port_info 7 /OUTPUT 1 "MemtoReg_o"
    .port_info 8 /OUTPUT 1 "Branch_o"
P_0x7fffc601f300 .param/l "BEQ" 1 7 27, C4<1100011>;
P_0x7fffc601f340 .param/l "I_TYPE" 1 7 24, C4<0010011>;
P_0x7fffc601f380 .param/l "LW" 1 7 25, C4<0000011>;
P_0x7fffc601f3c0 .param/l "R_TYPE" 1 7 23, C4<0110011>;
P_0x7fffc601f400 .param/l "SW" 1 7 26, C4<0100011>;
L_0x7fffc6063770 .functor BUFZ 2, v0x7fffc603af70_0, C4<00>, C4<00>, C4<00>;
L_0x7fffc60637e0 .functor BUFZ 1, v0x7fffc603b150_0, C4<0>, C4<0>, C4<0>;
L_0x7fffc6063850 .functor BUFZ 1, v0x7fffc603baa0_0, C4<0>, C4<0>, C4<0>;
L_0x7fffc60638f0 .functor BUFZ 1, v0x7fffc603baa0_0, C4<0>, C4<0>, C4<0>;
L_0x7fffc6063a20 .functor BUFZ 1, v0x7fffc603b480_0, C4<0>, C4<0>, C4<0>;
L_0x7fffc6063a90 .functor BUFZ 1, v0x7fffc603b600_0, C4<0>, C4<0>, C4<0>;
L_0x7fffc6063b70 .functor BUFZ 1, v0x7fffc603b780_0, C4<0>, C4<0>, C4<0>;
v0x7fffc603af70_0 .var "ALUOp", 1 0;
v0x7fffc603b070_0 .net "ALUOp_o", 1 0, L_0x7fffc6063770;  alias, 1 drivers
v0x7fffc603b150_0 .var "ALUSrc", 0 0;
v0x7fffc603b1f0_0 .net "ALUSrc_o", 0 0, L_0x7fffc60637e0;  alias, 1 drivers
v0x7fffc603b2b0_0 .net "Branch_o", 0 0, v0x7fffc603b3c0_0;  alias, 1 drivers
v0x7fffc603b3c0_0 .var "Branching", 0 0;
v0x7fffc603b480_0 .var "MemRead", 0 0;
v0x7fffc603b540_0 .net "MemRead_o", 0 0, L_0x7fffc6063a20;  alias, 1 drivers
v0x7fffc603b600_0 .var "MemWrite", 0 0;
v0x7fffc603b6c0_0 .net "MemWrite_o", 0 0, L_0x7fffc6063a90;  alias, 1 drivers
v0x7fffc603b780_0 .var "MemtoReg", 0 0;
v0x7fffc603b840_0 .net "MemtoReg_o", 0 0, L_0x7fffc6063b70;  alias, 1 drivers
v0x7fffc603b900_0 .net "NoOp_i", 0 0, L_0x7fffc6062c70;  alias, 1 drivers
v0x7fffc603b9c0_0 .net "Op_i", 6 0, L_0x7fffc6063cd0;  1 drivers
v0x7fffc603baa0_0 .var "RegWrite", 0 0;
v0x7fffc603bb60_0 .net8 "RegWrite_o", 0 0, RS_0x7f52411509d8;  alias, 2 drivers
E_0x7fffc5f4fb40 .event edge, v0x7fffc603b900_0, v0x7fffc603b9c0_0;
S_0x7fffc603bd40 .scope module, "Data_Memory" "Data_Memory" 4 185, 8 1 0, S_0x7fffc5fe6470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 32 "addr_i"
    .port_info 2 /INPUT 1 "MemRead_i"
    .port_info 3 /INPUT 1 "MemWrite_i"
    .port_info 4 /INPUT 32 "data_i"
    .port_info 5 /OUTPUT 32 "data_o"
v0x7fffc603bfa0_0 .net "MemRead_i", 0 0, v0x7fffc60462d0_0;  alias, 1 drivers
v0x7fffc603c080_0 .net "MemWrite_i", 0 0, L_0x7fffc6064350;  1 drivers
v0x7fffc603c140_0 .net *"_s0", 31 0, L_0x7fffc6063e00;  1 drivers
v0x7fffc603c200_0 .net *"_s2", 31 0, L_0x7fffc6064000;  1 drivers
v0x7fffc603c2e0_0 .net *"_s4", 29 0, L_0x7fffc6063f00;  1 drivers
L_0x7f5241100330 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffc603c410_0 .net *"_s6", 1 0, L_0x7f5241100330;  1 drivers
L_0x7f5241100378 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fffc603c4f0_0 .net/2s *"_s8", 31 0, L_0x7f5241100378;  1 drivers
v0x7fffc603c5d0_0 .net "addr_i", 31 0, v0x7fffc6046040_0;  alias, 1 drivers
v0x7fffc603c6b0_0 .net "clk_i", 0 0, v0x7fffc6051190_0;  alias, 1 drivers
v0x7fffc603c800_0 .net "data_i", 31 0, L_0x7fffc6067950;  alias, 1 drivers
v0x7fffc603c8e0_0 .net "data_o", 31 0, L_0x7fffc60640a0;  alias, 1 drivers
v0x7fffc603c9c0 .array/s "memory", 1023 0, 31 0;
E_0x7fffc602a5f0 .event posedge, v0x7fffc603c6b0_0;
L_0x7fffc6063e00 .array/port v0x7fffc603c9c0, L_0x7fffc6064000;
L_0x7fffc6063f00 .part v0x7fffc6046040_0, 2, 30;
L_0x7fffc6064000 .concat [ 30 2 0 0], L_0x7fffc6063f00, L_0x7f5241100330;
L_0x7fffc60640a0 .functor MUXZ 32, L_0x7f5241100378, L_0x7fffc6063e00, v0x7fffc60462d0_0, C4<>;
S_0x7fffc603cb40 .scope module, "EX_Rd1_to_ALU" "MUX32_2" 4 135, 9 1 0, S_0x7fffc5fe6470;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data00_i"
    .port_info 1 /INPUT 32 "data01_i"
    .port_info 2 /INPUT 32 "data10_i"
    .port_info 3 /INPUT 32 "data11_i"
    .port_info 4 /INPUT 2 "select_i"
    .port_info 5 /OUTPUT 32 "data_o"
v0x7fffc603ce40_0 .var "data", 31 0;
v0x7fffc603cf40_0 .net "data00_i", 31 0, L_0x7fffc6066160;  alias, 1 drivers
v0x7fffc603d020_0 .net "data01_i", 31 0, L_0x7fffc6064980;  alias, 1 drivers
v0x7fffc603d0e0_0 .net "data10_i", 31 0, v0x7fffc6046040_0;  alias, 1 drivers
o0x7f5241150f78 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7fffc603d1a0_0 .net "data11_i", 31 0, o0x7f5241150f78;  0 drivers
v0x7fffc603d2b0_0 .net "data_o", 31 0, v0x7fffc603ce40_0;  alias, 1 drivers
v0x7fffc603d370_0 .net "select_i", 1 0, L_0x7fffc6062fe0;  alias, 1 drivers
E_0x7fffc603cdb0/0 .event edge, v0x7fffc603d370_0, v0x7fffc603cf40_0, v0x7fffc603d020_0, v0x7fffc603c5d0_0;
E_0x7fffc603cdb0/1 .event edge, v0x7fffc603d1a0_0;
E_0x7fffc603cdb0 .event/or E_0x7fffc603cdb0/0, E_0x7fffc603cdb0/1;
S_0x7fffc603d530 .scope module, "EX_Rd2_to_ALU" "MUX32_2" 4 144, 9 1 0, S_0x7fffc5fe6470;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data00_i"
    .port_info 1 /INPUT 32 "data01_i"
    .port_info 2 /INPUT 32 "data10_i"
    .port_info 3 /INPUT 32 "data11_i"
    .port_info 4 /INPUT 2 "select_i"
    .port_info 5 /OUTPUT 32 "data_o"
v0x7fffc603d830_0 .var "data", 31 0;
v0x7fffc603d930_0 .net "data00_i", 31 0, L_0x7fffc60661d0;  alias, 1 drivers
v0x7fffc603da10_0 .net "data01_i", 31 0, L_0x7fffc6064980;  alias, 1 drivers
v0x7fffc603db10_0 .net "data10_i", 31 0, v0x7fffc6046040_0;  alias, 1 drivers
o0x7f5241151158 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7fffc603dc00_0 .net "data11_i", 31 0, o0x7f5241151158;  0 drivers
v0x7fffc603dd30_0 .net "data_o", 31 0, v0x7fffc603d830_0;  alias, 1 drivers
v0x7fffc603de10_0 .net "select_i", 1 0, L_0x7fffc6063050;  alias, 1 drivers
E_0x7fffc603d7a0/0 .event edge, v0x7fffc603de10_0, v0x7fffc603d930_0, v0x7fffc603d020_0, v0x7fffc603c5d0_0;
E_0x7fffc603d7a0/1 .event edge, v0x7fffc603dc00_0;
E_0x7fffc603d7a0 .event/or E_0x7fffc603d7a0/0, E_0x7fffc603d7a0/1;
S_0x7fffc603dff0 .scope module, "Hazard_Detection" "Hazard_Detection" 4 114, 10 1 0, S_0x7fffc5fe6470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "EX_MemRead_i"
    .port_info 1 /INPUT 5 "EX_RegDest_i"
    .port_info 2 /INPUT 5 "ID_Rs1_i"
    .port_info 3 /INPUT 5 "ID_Rs2_i"
    .port_info 4 /OUTPUT 1 "NoOp_o"
    .port_info 5 /OUTPUT 1 "Stall_o"
    .port_info 6 /OUTPUT 1 "PCWrite_o"
L_0x7fffc6062c70 .functor BUFZ 1, v0x7fffc603e660_0, C4<0>, C4<0>, C4<0>;
L_0x7fffc6062ce0 .functor BUFZ 1, v0x7fffc603eac0_0, C4<0>, C4<0>, C4<0>;
L_0x7fffc6062d50 .functor BUFZ 1, v0x7fffc603e810_0, C4<0>, C4<0>, C4<0>;
v0x7fffc603e300_0 .net "EX_MemRead_i", 0 0, L_0x7fffc6065e40;  alias, 1 drivers
v0x7fffc603e3e0_0 .net "EX_RegDest_i", 4 0, L_0x7fffc60664f0;  alias, 1 drivers
v0x7fffc603e4c0_0 .net "ID_Rs1_i", 4 0, L_0x7fffc6062dc0;  1 drivers
v0x7fffc603e580_0 .net "ID_Rs2_i", 4 0, L_0x7fffc6062eb0;  1 drivers
v0x7fffc603e660_0 .var "NoOp", 0 0;
v0x7fffc603e770_0 .net "NoOp_o", 0 0, L_0x7fffc6062c70;  alias, 1 drivers
v0x7fffc603e810_0 .var "PCWrite", 0 0;
v0x7fffc603e8b0_0 .net "PCWrite_o", 0 0, L_0x7fffc6062d50;  alias, 1 drivers
v0x7fffc603e970_0 .net "Stall_o", 0 0, L_0x7fffc6062ce0;  alias, 1 drivers
v0x7fffc603eac0_0 .var "stall", 0 0;
E_0x7fffc603e270 .event edge, v0x7fffc603e300_0, v0x7fffc603e3e0_0, v0x7fffc603e4c0_0, v0x7fffc603e580_0;
S_0x7fffc603eca0 .scope module, "ID_EX" "RegIDEX" 4 247, 11 1 0, S_0x7fffc5fe6470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "RegWrite_i"
    .port_info 1 /INPUT 1 "MemtoReg_i"
    .port_info 2 /INPUT 1 "MemRead_i"
    .port_info 3 /INPUT 1 "MemWrite_i"
    .port_info 4 /INPUT 2 "ALUOp_i"
    .port_info 5 /INPUT 1 "ALUSrc_i"
    .port_info 6 /INPUT 32 "Rd1_i"
    .port_info 7 /INPUT 32 "Rd2_i"
    .port_info 8 /INPUT 32 "Imm_i"
    .port_info 9 /INPUT 10 "ALUCtrl_i"
    .port_info 10 /INPUT 5 "RegDest_i"
    .port_info 11 /INPUT 5 "Rs1_i"
    .port_info 12 /INPUT 5 "Rs2_i"
    .port_info 13 /INPUT 1 "Branch_i"
    .port_info 14 /INPUT 1 "last_flush_i"
    .port_info 15 /INPUT 1 "flush"
    .port_info 16 /INPUT 32 "target_PC_i"
    .port_info 17 /OUTPUT 1 "RegWrite_o"
    .port_info 18 /OUTPUT 1 "MemtoReg_o"
    .port_info 19 /OUTPUT 1 "MemRead_o"
    .port_info 20 /OUTPUT 1 "MemWrite_o"
    .port_info 21 /OUTPUT 2 "ALUOp_o"
    .port_info 22 /OUTPUT 1 "ALUSrc_o"
    .port_info 23 /OUTPUT 32 "Rd1_o"
    .port_info 24 /OUTPUT 32 "Rd2_o"
    .port_info 25 /OUTPUT 32 "Imm_o"
    .port_info 26 /OUTPUT 10 "ALUCtrl_o"
    .port_info 27 /OUTPUT 5 "RegDest_o"
    .port_info 28 /OUTPUT 5 "Rs1_o"
    .port_info 29 /OUTPUT 5 "Rs2_o"
    .port_info 30 /OUTPUT 1 "Branch_o"
    .port_info 31 /OUTPUT 1 "last_flush_o"
    .port_info 32 /OUTPUT 32 "target_PC_o"
    .port_info 33 /INPUT 1 "clk"
L_0x7fffc6065d60 .functor BUFZ 1, v0x7fffc6040c70_0, C4<0>, C4<0>, C4<0>;
L_0x7fffc6065dd0 .functor BUFZ 1, v0x7fffc6040290_0, C4<0>, C4<0>, C4<0>;
L_0x7fffc6065e40 .functor BUFZ 1, v0x7fffc603fe20_0, C4<0>, C4<0>, C4<0>;
L_0x7fffc6065f40 .functor BUFZ 1, v0x7fffc6040080_0, C4<0>, C4<0>, C4<0>;
L_0x7fffc6065fb0 .functor BUFZ 2, v0x7fffc603f410_0, C4<00>, C4<00>, C4<00>;
L_0x7fffc6066160 .functor BUFZ 32, v0x7fffc60404a0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7fffc60661d0 .functor BUFZ 32, v0x7fffc6040750_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7fffc60663f0 .functor BUFZ 10, v0x7fffc603f160_0, C4<0000000000>, C4<0000000000>, C4<0000000000>;
L_0x7fffc60664f0 .functor BUFZ 5, v0x7fffc60409e0_0, C4<00000>, C4<00000>, C4<00000>;
L_0x7fffc6066620 .functor BUFZ 5, v0x7fffc6040e80_0, C4<00000>, C4<00000>, C4<00000>;
L_0x7fffc6066730 .functor BUFZ 5, v0x7fffc6041120_0, C4<00000>, C4<00000>, C4<00000>;
v0x7fffc603f160_0 .var "ALUCtrl", 9 0;
v0x7fffc603f260_0 .net "ALUCtrl_i", 9 0, L_0x7fffc6066d10;  1 drivers
v0x7fffc603f340_0 .net "ALUCtrl_o", 9 0, L_0x7fffc60663f0;  alias, 1 drivers
v0x7fffc603f410_0 .var "ALUOp", 1 0;
v0x7fffc603f4d0_0 .net "ALUOp_i", 1 0, L_0x7fffc6063770;  alias, 1 drivers
v0x7fffc603f5e0_0 .net "ALUOp_o", 1 0, L_0x7fffc6065fb0;  alias, 1 drivers
v0x7fffc603f6b0_0 .var "ALUSrc", 0 0;
v0x7fffc603f750_0 .net "ALUSrc_i", 0 0, L_0x7fffc60637e0;  alias, 1 drivers
v0x7fffc603f820_0 .net "ALUSrc_o", 0 0, v0x7fffc603f6b0_0;  alias, 1 drivers
v0x7fffc603f950_0 .net "Branch_i", 0 0, v0x7fffc603b3c0_0;  alias, 1 drivers
v0x7fffc603fa20_0 .net "Branch_o", 0 0, v0x7fffc603fac0_0;  alias, 1 drivers
v0x7fffc603fac0_0 .var "Branching", 0 0;
v0x7fffc603fb80_0 .var "Imm", 31 0;
v0x7fffc603fc60_0 .net "Imm_i", 31 0, v0x7fffc6042c80_0;  alias, 1 drivers
v0x7fffc603fd40_0 .net "Imm_o", 31 0, v0x7fffc603fb80_0;  alias, 1 drivers
v0x7fffc603fe20_0 .var "MemRead", 0 0;
v0x7fffc603fee0_0 .net "MemRead_i", 0 0, L_0x7fffc6063a20;  alias, 1 drivers
v0x7fffc603ffb0_0 .net "MemRead_o", 0 0, L_0x7fffc6065e40;  alias, 1 drivers
v0x7fffc6040080_0 .var "MemWrite", 0 0;
v0x7fffc6040120_0 .net "MemWrite_i", 0 0, L_0x7fffc6063a90;  alias, 1 drivers
v0x7fffc60401f0_0 .net "MemWrite_o", 0 0, L_0x7fffc6065f40;  alias, 1 drivers
v0x7fffc6040290_0 .var "MemtoReg", 0 0;
v0x7fffc6040330_0 .net "MemtoReg_i", 0 0, L_0x7fffc6063b70;  alias, 1 drivers
v0x7fffc6040400_0 .net "MemtoReg_o", 0 0, L_0x7fffc6065dd0;  alias, 1 drivers
v0x7fffc60404a0_0 .var "Rd1", 31 0;
v0x7fffc6040580_0 .net "Rd1_i", 31 0, L_0x7fffc6064da0;  alias, 1 drivers
v0x7fffc6040660_0 .net "Rd1_o", 31 0, L_0x7fffc6066160;  alias, 1 drivers
v0x7fffc6040750_0 .var "Rd2", 31 0;
v0x7fffc6040810_0 .net "Rd2_i", 31 0, L_0x7fffc6065440;  alias, 1 drivers
v0x7fffc60408f0_0 .net "Rd2_o", 31 0, L_0x7fffc60661d0;  alias, 1 drivers
v0x7fffc60409e0_0 .var "RegDest", 4 0;
v0x7fffc6040aa0_0 .net "RegDest_i", 4 0, L_0x7fffc6066e50;  1 drivers
v0x7fffc6040b80_0 .net "RegDest_o", 4 0, L_0x7fffc60664f0;  alias, 1 drivers
v0x7fffc6040c70_0 .var "RegWrite", 0 0;
v0x7fffc6040d10_0 .net8 "RegWrite_i", 0 0, RS_0x7f52411509d8;  alias, 2 drivers
v0x7fffc6040de0_0 .net "RegWrite_o", 0 0, L_0x7fffc6065d60;  alias, 1 drivers
v0x7fffc6040e80_0 .var "Rs1", 4 0;
v0x7fffc6040f60_0 .net "Rs1_i", 4 0, L_0x7fffc6066ef0;  1 drivers
v0x7fffc6041040_0 .net "Rs1_o", 4 0, L_0x7fffc6066620;  alias, 1 drivers
v0x7fffc6041120_0 .var "Rs2", 4 0;
v0x7fffc6041200_0 .net "Rs2_i", 4 0, L_0x7fffc6066db0;  1 drivers
v0x7fffc60412e0_0 .net "Rs2_o", 4 0, L_0x7fffc6066730;  alias, 1 drivers
L_0x7f5241100528 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fffc60413c0_0 .net *"_s33", 30 0, L_0x7f5241100528;  1 drivers
v0x7fffc60414a0_0 .net "clk", 0 0, v0x7fffc6051190_0;  alias, 1 drivers
v0x7fffc6041570_0 .net "flush", 0 0, L_0x7fffc6061a90;  alias, 1 drivers
v0x7fffc6041610_0 .var "last_flush", 0 0;
v0x7fffc60416d0_0 .net "last_flush_i", 0 0, L_0x7fffc6067070;  1 drivers
v0x7fffc6041790_0 .net "last_flush_o", 0 0, v0x7fffc6041610_0;  alias, 1 drivers
v0x7fffc6041850_0 .var "target_PC", 0 0;
v0x7fffc6041910_0 .net "target_PC_i", 31 0, L_0x7fffc6067370;  1 drivers
v0x7fffc60419f0_0 .net "target_PC_o", 31 0, L_0x7fffc60669b0;  alias, 1 drivers
L_0x7fffc60669b0 .concat [ 1 31 0 0], v0x7fffc6041850_0, L_0x7f5241100528;
S_0x7fffc6041f10 .scope module, "IF_ID" "RegIFID" 4 237, 12 1 0, S_0x7fffc5fe6470;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr_i"
    .port_info 1 /INPUT 32 "pc_i"
    .port_info 2 /OUTPUT 32 "instr_o"
    .port_info 3 /OUTPUT 32 "pc_o"
    .port_info 4 /INPUT 1 "stall"
    .port_info 5 /INPUT 1 "flush"
    .port_info 6 /INPUT 1 "clk"
v0x7fffc6042140_0 .net "clk", 0 0, v0x7fffc6051190_0;  alias, 1 drivers
v0x7fffc6042200_0 .net "flush", 0 0, L_0x7fffc6065c90;  1 drivers
v0x7fffc60422c0_0 .var "instr", 31 0;
v0x7fffc6042380_0 .net "instr_i", 31 0, L_0x7fffc6064790;  alias, 1 drivers
v0x7fffc6042460_0 .net "instr_o", 31 0, v0x7fffc60422c0_0;  alias, 1 drivers
v0x7fffc6042590_0 .var "pc", 31 0;
v0x7fffc6042670_0 .net "pc_i", 31 0, v0x7fffc60448d0_0;  alias, 1 drivers
v0x7fffc6042750_0 .net "pc_o", 31 0, v0x7fffc6042590_0;  alias, 1 drivers
v0x7fffc6042830_0 .net "stall", 0 0, L_0x7fffc6062ce0;  alias, 1 drivers
S_0x7fffc6042a60 .scope module, "ImmGen" "ImmGen" 4 194, 13 1 0, S_0x7fffc5fe6470;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data_i"
    .port_info 1 /OUTPUT 32 "data_o"
v0x7fffc6042c80_0 .var "data", 31 0;
v0x7fffc6042d80_0 .net "data_i", 31 0, v0x7fffc60422c0_0;  alias, 1 drivers
v0x7fffc6042e70_0 .net "data_o", 31 0, v0x7fffc6042c80_0;  alias, 1 drivers
E_0x7fffc6042c00 .event edge, v0x7fffc6042460_0;
S_0x7fffc6042f90 .scope module, "Instruction_Memory" "Instruction_Memory" 4 199, 14 1 0, S_0x7fffc5fe6470;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr_i"
    .port_info 1 /OUTPUT 32 "instr_o"
L_0x7fffc6064790 .functor BUFZ 32, L_0x7fffc6064510, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fffc60431a0_0 .net *"_s0", 31 0, L_0x7fffc6064510;  1 drivers
v0x7fffc60432a0_0 .net *"_s2", 31 0, L_0x7fffc6064650;  1 drivers
v0x7fffc6043380_0 .net *"_s4", 29 0, L_0x7fffc60645b0;  1 drivers
L_0x7f5241100408 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffc6043470_0 .net *"_s6", 1 0, L_0x7f5241100408;  1 drivers
v0x7fffc6043550_0 .net "addr_i", 31 0, v0x7fffc60448d0_0;  alias, 1 drivers
v0x7fffc6043660_0 .net "instr_o", 31 0, L_0x7fffc6064790;  alias, 1 drivers
v0x7fffc6043730 .array "memory", 255 0, 31 0;
L_0x7fffc6064510 .array/port v0x7fffc6043730, L_0x7fffc6064650;
L_0x7fffc60645b0 .part v0x7fffc60448d0_0, 2, 30;
L_0x7fffc6064650 .concat [ 30 2 0 0], L_0x7fffc60645b0, L_0x7f5241100408;
S_0x7fffc6043830 .scope module, "MUXtoALU" "MUX32" 4 204, 15 1 0, S_0x7fffc5fe6470;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i"
    .port_info 1 /INPUT 32 "data2_i"
    .port_info 2 /INPUT 1 "select_i"
    .port_info 3 /OUTPUT 32 "data_o"
v0x7fffc6043a30_0 .net "data1_i", 31 0, v0x7fffc603d830_0;  alias, 1 drivers
v0x7fffc6043b20_0 .net "data2_i", 31 0, v0x7fffc603fb80_0;  alias, 1 drivers
v0x7fffc6043bf0_0 .net "data_o", 31 0, L_0x7fffc6064850;  alias, 1 drivers
v0x7fffc6043cf0_0 .net "select_i", 0 0, v0x7fffc603f6b0_0;  alias, 1 drivers
L_0x7fffc6064850 .functor MUXZ 32, v0x7fffc603d830_0, v0x7fffc603fb80_0, v0x7fffc603f6b0_0, C4<>;
S_0x7fffc6043e10 .scope module, "MUXtoReg" "MUX32" 4 211, 15 1 0, S_0x7fffc5fe6470;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i"
    .port_info 1 /INPUT 32 "data2_i"
    .port_info 2 /INPUT 1 "select_i"
    .port_info 3 /OUTPUT 32 "data_o"
v0x7fffc6043fe0_0 .net "data1_i", 31 0, v0x7fffc6047600_0;  alias, 1 drivers
v0x7fffc60440e0_0 .net "data2_i", 31 0, v0x7fffc6047950_0;  alias, 1 drivers
v0x7fffc60441c0_0 .net "data_o", 31 0, L_0x7fffc6064980;  alias, 1 drivers
v0x7fffc60442e0_0 .net "select_i", 0 0, v0x7fffc6047ba0_0;  alias, 1 drivers
L_0x7fffc6064980 .functor MUXZ 32, v0x7fffc6047600_0, v0x7fffc6047950_0, v0x7fffc6047ba0_0, C4<>;
S_0x7fffc6044420 .scope module, "PC" "PC" 4 218, 16 1 0, S_0x7fffc5fe6470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "rst_i"
    .port_info 2 /INPUT 1 "PCWrite_i"
    .port_info 3 /INPUT 32 "pc_i"
    .port_info 4 /OUTPUT 32 "pc_o"
v0x7fffc6044670_0 .net "PCWrite_i", 0 0, L_0x7fffc6062d50;  alias, 1 drivers
v0x7fffc6044760_0 .net "clk_i", 0 0, v0x7fffc6051190_0;  alias, 1 drivers
v0x7fffc6044800_0 .net "pc_i", 31 0, L_0x7fffc6062b40;  alias, 1 drivers
v0x7fffc60448d0_0 .var "pc_o", 31 0;
v0x7fffc60449e0_0 .net "rst_i", 0 0, v0x7fffc6051230_0;  alias, 1 drivers
E_0x7fffc60445f0 .event posedge, v0x7fffc60449e0_0, v0x7fffc603c6b0_0;
S_0x7fffc6044b90 .scope module, "PC_Adder" "Adder" 4 153, 17 1 0, S_0x7fffc5fe6470;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_in"
    .port_info 1 /INPUT 32 "data2_in"
    .port_info 2 /OUTPUT 32 "data_o"
v0x7fffc6044dd0_0 .net "data1_in", 31 0, v0x7fffc60448d0_0;  alias, 1 drivers
L_0x7f5241100258 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x7fffc6044eb0_0 .net "data2_in", 31 0, L_0x7f5241100258;  1 drivers
v0x7fffc6044f90_0 .net "data_o", 31 0, L_0x7fffc6063230;  alias, 1 drivers
L_0x7fffc6063230 .arith/sum 32, v0x7fffc60448d0_0, L_0x7f5241100258;
S_0x7fffc60450d0 .scope module, "PC_EX_Branching" "MUX32" 4 107, 15 1 0, S_0x7fffc5fe6470;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i"
    .port_info 1 /INPUT 32 "data2_i"
    .port_info 2 /INPUT 1 "select_i"
    .port_info 3 /OUTPUT 32 "data_o"
v0x7fffc60452a0_0 .net "data1_i", 31 0, L_0x7fffc6062560;  alias, 1 drivers
v0x7fffc6045380_0 .net "data2_i", 31 0, L_0x7fffc60669b0;  alias, 1 drivers
v0x7fffc6045470_0 .net "data_o", 31 0, L_0x7fffc6062b40;  alias, 1 drivers
v0x7fffc6045570_0 .net "select_i", 0 0, v0x7fffc603fac0_0;  alias, 1 drivers
L_0x7fffc6062b40 .functor MUXZ 32, L_0x7fffc6062560, L_0x7fffc60669b0, v0x7fffc603fac0_0, C4<>;
S_0x7fffc6045690 .scope module, "PC_ID_Branching" "MUX32" 4 100, 15 1 0, S_0x7fffc5fe6470;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i"
    .port_info 1 /INPUT 32 "data2_i"
    .port_info 2 /INPUT 1 "select_i"
    .port_info 3 /OUTPUT 32 "data_o"
v0x7fffc6045860_0 .net "data1_i", 31 0, L_0x7fffc6063230;  alias, 1 drivers
v0x7fffc6045970_0 .net "data2_i", 31 0, L_0x7fffc6062820;  1 drivers
v0x7fffc6045a30_0 .net "data_o", 31 0, L_0x7fffc6062560;  alias, 1 drivers
v0x7fffc6045b30_0 .net "select_i", 0 0, L_0x7fffc60628c0;  1 drivers
L_0x7fffc6062560 .functor MUXZ 32, L_0x7fffc6063230, L_0x7fffc6062820, L_0x7fffc60628c0, C4<>;
S_0x7fffc6045c80 .scope module, "RegEXMEM" "RegEXMEM" 4 284, 18 1 0, S_0x7fffc5fe6470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "RegWrite_i"
    .port_info 1 /INPUT 1 "MemtoReg_i"
    .port_info 2 /INPUT 1 "MemRead_i"
    .port_info 3 /INPUT 1 "MemWrite_i"
    .port_info 4 /INPUT 32 "ALUResult_i"
    .port_info 5 /INPUT 32 "MemWrData_i"
    .port_info 6 /INPUT 5 "RegDest_i"
    .port_info 7 /OUTPUT 1 "RegWrite_o"
    .port_info 8 /OUTPUT 1 "MemtoReg_o"
    .port_info 9 /OUTPUT 1 "MemRead_o"
    .port_info 10 /OUTPUT 1 "MemWrite_o"
    .port_info 11 /OUTPUT 32 "ALUResult_o"
    .port_info 12 /OUTPUT 32 "MemWrData_o"
    .port_info 13 /OUTPUT 5 "RegDest_o"
    .port_info 14 /INPUT 1 "clk"
L_0x7fffc6067410 .functor BUFZ 1, v0x7fffc6046e70_0, C4<0>, C4<0>, C4<0>;
L_0x7fffc60675e0 .functor BUFZ 1, v0x7fffc60469c0_0, C4<0>, C4<0>, C4<0>;
L_0x7fffc6067950 .functor BUFZ 32, v0x7fffc6046550_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7fffc6067a30 .functor BUFZ 5, v0x7fffc6046bf0_0, C4<00000>, C4<00000>, C4<00000>;
v0x7fffc6046040_0 .var "ALUResult", 31 0;
v0x7fffc6046140_0 .net "ALUResult_i", 31 0, v0x7fffc6039450_0;  alias, 1 drivers
v0x7fffc6046200_0 .net "ALUResult_o", 31 0, v0x7fffc6046040_0;  alias, 1 drivers
v0x7fffc60462d0_0 .var "MemRead", 0 0;
v0x7fffc6046370_0 .net "MemRead_i", 0 0, L_0x7fffc6065e40;  alias, 1 drivers
v0x7fffc60464b0_0 .net "MemRead_o", 0 0, v0x7fffc60462d0_0;  alias, 1 drivers
v0x7fffc6046550_0 .var "MemWrData", 31 0;
v0x7fffc6046610_0 .net "MemWrData_i", 31 0, v0x7fffc603d830_0;  alias, 1 drivers
v0x7fffc6046720_0 .net "MemWrData_o", 31 0, L_0x7fffc6067950;  alias, 1 drivers
v0x7fffc60467e0_0 .var "MemWrite", 0 0;
v0x7fffc6046880_0 .net "MemWrite_i", 0 0, L_0x7fffc6065f40;  alias, 1 drivers
v0x7fffc6046920_0 .net "MemWrite_o", 0 0, v0x7fffc60467e0_0;  alias, 1 drivers
v0x7fffc60469c0_0 .var "MemtoReg", 0 0;
v0x7fffc6046a80_0 .net "MemtoReg_i", 0 0, L_0x7fffc6065dd0;  alias, 1 drivers
v0x7fffc6046b50_0 .net "MemtoReg_o", 0 0, L_0x7fffc60675e0;  alias, 1 drivers
v0x7fffc6046bf0_0 .var "RegDest", 4 0;
v0x7fffc6046cd0_0 .net "RegDest_i", 4 0, L_0x7fffc60664f0;  alias, 1 drivers
v0x7fffc6046d90_0 .net "RegDest_o", 4 0, L_0x7fffc6067a30;  alias, 1 drivers
v0x7fffc6046e70_0 .var "RegWrite", 0 0;
v0x7fffc6046f30_0 .net "RegWrite_i", 0 0, L_0x7fffc6065d60;  alias, 1 drivers
v0x7fffc6046fd0_0 .net "RegWrite_o", 0 0, L_0x7fffc6067410;  alias, 1 drivers
v0x7fffc6047070_0 .net "clk", 0 0, v0x7fffc6051190_0;  alias, 1 drivers
S_0x7fffc6047370 .scope module, "RegMEMWB" "RegMEMWB" 4 302, 19 1 0, S_0x7fffc5fe6470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "RegWrite_i"
    .port_info 1 /INPUT 1 "MemtoReg_i"
    .port_info 2 /INPUT 32 "ALUResult_i"
    .port_info 3 /INPUT 32 "MemData_i"
    .port_info 4 /INPUT 5 "RegDest_i"
    .port_info 5 /OUTPUT 1 "RegWrite_o"
    .port_info 6 /OUTPUT 1 "MemtoReg_o"
    .port_info 7 /OUTPUT 32 "ALUResult_o"
    .port_info 8 /OUTPUT 32 "MemData_o"
    .port_info 9 /OUTPUT 5 "RegDest_o"
    .port_info 10 /INPUT 1 "clk"
v0x7fffc6047600_0 .var "ALUResult", 31 0;
v0x7fffc6047700_0 .net "ALUResult_i", 31 0, v0x7fffc6046040_0;  alias, 1 drivers
v0x7fffc6047850_0 .net "ALUResult_o", 31 0, v0x7fffc6047600_0;  alias, 1 drivers
v0x7fffc6047950_0 .var "MemData", 31 0;
v0x7fffc6047a10_0 .net "MemData_i", 31 0, L_0x7fffc60640a0;  alias, 1 drivers
v0x7fffc6047ad0_0 .net "MemData_o", 31 0, v0x7fffc6047950_0;  alias, 1 drivers
v0x7fffc6047ba0_0 .var "MemtoReg", 0 0;
v0x7fffc6047c40_0 .net "MemtoReg_i", 0 0, L_0x7fffc60675e0;  alias, 1 drivers
v0x7fffc6047d10_0 .net "MemtoReg_o", 0 0, v0x7fffc6047ba0_0;  alias, 1 drivers
v0x7fffc6047e70_0 .var "RegDest", 4 0;
v0x7fffc6047f10_0 .net "RegDest_i", 4 0, L_0x7fffc6067a30;  alias, 1 drivers
v0x7fffc6048000_0 .net "RegDest_o", 4 0, v0x7fffc6047e70_0;  alias, 1 drivers
v0x7fffc60480c0_0 .var "RegWrite", 0 0;
v0x7fffc6048180_0 .net "RegWrite_i", 0 0, L_0x7fffc6067410;  alias, 1 drivers
v0x7fffc6048250_0 .net "RegWrite_o", 0 0, v0x7fffc60480c0_0;  alias, 1 drivers
v0x7fffc60482f0_0 .net "clk", 0 0, v0x7fffc6051190_0;  alias, 1 drivers
S_0x7fffc60484f0 .scope module, "Registers" "Registers" 4 226, 20 1 0, S_0x7fffc5fe6470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 5 "RS1addr_i"
    .port_info 2 /INPUT 5 "RS2addr_i"
    .port_info 3 /INPUT 5 "RDaddr_i"
    .port_info 4 /INPUT 32 "RDdata_i"
    .port_info 5 /INPUT 1 "RegWrite_i"
    .port_info 6 /OUTPUT 32 "RS1data_o"
    .port_info 7 /OUTPUT 32 "RS2data_o"
L_0x7fffc6064b50 .functor AND 1, L_0x7fffc6064a20, L_0x7fffc6065670, C4<1>, C4<1>;
L_0x7fffc6064fb0 .functor AND 1, L_0x7fffc6064f10, L_0x7fffc6065670, C4<1>, C4<1>;
v0x7fffc6048790_0 .net "RDaddr_i", 4 0, v0x7fffc6047e70_0;  alias, 1 drivers
v0x7fffc60488a0_0 .net "RDdata_i", 31 0, L_0x7fffc6064980;  alias, 1 drivers
v0x7fffc6048940_0 .net "RS1addr_i", 4 0, L_0x7fffc60655d0;  1 drivers
v0x7fffc6048a30_0 .net/s "RS1data_o", 31 0, L_0x7fffc6064da0;  alias, 1 drivers
v0x7fffc6048b20_0 .net "RS2addr_i", 4 0, L_0x7fffc60656e0;  1 drivers
v0x7fffc6048c30_0 .net/s "RS2data_o", 31 0, L_0x7fffc6065440;  alias, 1 drivers
v0x7fffc6048cf0_0 .net "RegWrite_i", 0 0, L_0x7fffc6065670;  1 drivers
v0x7fffc6048d90_0 .net *"_s0", 0 0, L_0x7fffc6064a20;  1 drivers
v0x7fffc6048e50_0 .net *"_s12", 0 0, L_0x7fffc6064f10;  1 drivers
v0x7fffc6048fa0_0 .net *"_s14", 0 0, L_0x7fffc6064fb0;  1 drivers
v0x7fffc6049060_0 .net *"_s16", 31 0, L_0x7fffc60650c0;  1 drivers
v0x7fffc6049140_0 .net *"_s18", 6 0, L_0x7fffc60651a0;  1 drivers
v0x7fffc6049220_0 .net *"_s2", 0 0, L_0x7fffc6064b50;  1 drivers
L_0x7f5241100498 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffc60492e0_0 .net *"_s21", 1 0, L_0x7f5241100498;  1 drivers
v0x7fffc60493c0_0 .net *"_s4", 31 0, L_0x7fffc6064bc0;  1 drivers
v0x7fffc60494a0_0 .net *"_s6", 6 0, L_0x7fffc6064c60;  1 drivers
L_0x7f5241100450 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffc6049580_0 .net *"_s9", 1 0, L_0x7f5241100450;  1 drivers
v0x7fffc6049770_0 .net "clk_i", 0 0, v0x7fffc6051190_0;  alias, 1 drivers
v0x7fffc6049810 .array/s "register", 31 0, 31 0;
L_0x7fffc6064a20 .cmp/eq 5, L_0x7fffc60655d0, v0x7fffc6047e70_0;
L_0x7fffc6064bc0 .array/port v0x7fffc6049810, L_0x7fffc6064c60;
L_0x7fffc6064c60 .concat [ 5 2 0 0], L_0x7fffc60655d0, L_0x7f5241100450;
L_0x7fffc6064da0 .functor MUXZ 32, L_0x7fffc6064bc0, L_0x7fffc6064980, L_0x7fffc6064b50, C4<>;
L_0x7fffc6064f10 .cmp/eq 5, L_0x7fffc60656e0, v0x7fffc6047e70_0;
L_0x7fffc60650c0 .array/port v0x7fffc6049810, L_0x7fffc60651a0;
L_0x7fffc60651a0 .concat [ 5 2 0 0], L_0x7fffc60656e0, L_0x7f5241100498;
L_0x7fffc6065440 .functor MUXZ 32, L_0x7fffc60650c0, L_0x7fffc6064980, L_0x7fffc6064fb0, C4<>;
S_0x7fffc60499d0 .scope module, "branch_predictor" "branch_predictor" 4 92, 21 1 0, S_0x7fffc5fe6470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "rst_i"
    .port_info 2 /INPUT 1 "update_i"
    .port_info 3 /INPUT 1 "result_i"
    .port_info 4 /OUTPUT 1 "predict_o"
P_0x7fffc6049b50 .param/l "STRONGLY_NONTAKEN" 1 21 16, +C4<00000000000000000000000000000011>;
P_0x7fffc6049b90 .param/l "STRONGLY_TAKEN" 1 21 13, +C4<00000000000000000000000000000000>;
P_0x7fffc6049bd0 .param/l "WEAKLY_NONTAKEN" 1 21 15, +C4<00000000000000000000000000000010>;
P_0x7fffc6049c10 .param/l "WEAKLY_TAKEN" 1 21 14, +C4<00000000000000000000000000000001>;
L_0x7fffc60620f0 .functor OR 1, L_0x7fffc6061ce0, L_0x7fffc6061fb0, C4<0>, C4<0>;
v0x7fffc604a3f0_0 .net *"_s0", 31 0, L_0x7fffc6061bf0;  1 drivers
L_0x7f5241100138 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fffc604a4f0_0 .net *"_s11", 29 0, L_0x7f5241100138;  1 drivers
L_0x7f5241100180 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7fffc604a5d0_0 .net/2u *"_s12", 31 0, L_0x7f5241100180;  1 drivers
v0x7fffc604a6c0_0 .net *"_s14", 0 0, L_0x7fffc6061fb0;  1 drivers
v0x7fffc604a780_0 .net *"_s19", 2 0, L_0x7fffc6062250;  1 drivers
L_0x7f52411000a8 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fffc604a8b0_0 .net *"_s3", 29 0, L_0x7f52411000a8;  1 drivers
L_0x7f52411000f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fffc604a990_0 .net/2u *"_s4", 31 0, L_0x7f52411000f0;  1 drivers
v0x7fffc604aa70_0 .net *"_s6", 0 0, L_0x7fffc6061ce0;  1 drivers
v0x7fffc604ab30_0 .net *"_s8", 31 0, L_0x7fffc6061e20;  1 drivers
v0x7fffc604ac10_0 .net "clk_i", 0 0, v0x7fffc6051190_0;  alias, 1 drivers
v0x7fffc604acb0_0 .var "last_instr_beq", 0 0;
v0x7fffc604ad70_0 .net "predict_o", 0 0, L_0x7fffc60620f0;  alias, 1 drivers
v0x7fffc604ae30_0 .net "result_i", 0 0, L_0x7fffc6062420;  1 drivers
v0x7fffc604aef0_0 .net "rst_i", 0 0, v0x7fffc6051230_0;  alias, 1 drivers
v0x7fffc604af90_0 .var "state_r", 1 0;
v0x7fffc604b050_0 .net "state_w", 1 0, L_0x7fffc60622f0;  1 drivers
v0x7fffc604b130_0 .net "update_i", 0 0, v0x7fffc603b3c0_0;  alias, 1 drivers
L_0x7fffc6061bf0 .concat [ 2 30 0 0], v0x7fffc604af90_0, L_0x7f52411000a8;
L_0x7fffc6061ce0 .cmp/eq 32, L_0x7fffc6061bf0, L_0x7f52411000f0;
L_0x7fffc6061e20 .concat [ 2 30 0 0], v0x7fffc604af90_0, L_0x7f5241100138;
L_0x7fffc6061fb0 .cmp/eq 32, L_0x7fffc6061e20, L_0x7f5241100180;
L_0x7fffc6062250 .ufunc TD_TestBench.CPU.branch_predictor.next_state, 3, v0x7fffc604acb0_0, v0x7fffc604af90_0, L_0x7fffc6062420 (v0x7fffc604a080_0, v0x7fffc604a310_0, v0x7fffc604a240_0) v0x7fffc604a160_0 S_0x7fffc6049e90;
L_0x7fffc60622f0 .part L_0x7fffc6062250, 0, 2;
S_0x7fffc6049e90 .scope function, "next_state" "next_state" 21 25, 21 25 0, S_0x7fffc60499d0;
 .timescale 0 0;
v0x7fffc604a080_0 .var "last_is_beq", 0 0;
v0x7fffc604a160_0 .var "next_state", 2 0;
v0x7fffc604a240_0 .var "result", 0 0;
v0x7fffc604a310_0 .var "this_state", 1 0;
TD_TestBench.CPU.branch_predictor.next_state ;
    %load/vec4 v0x7fffc604acb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x7fffc604a310_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %jmp T_0.6;
T_0.2 ;
    %load/vec4 v0x7fffc604a240_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.7, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_0.8, 8;
T_0.7 ; End of true expr.
    %pushi/vec4 1, 0, 32;
    %jmp/0 T_0.8, 8;
 ; End of false expr.
    %blend;
T_0.8;
    %pad/s 3;
    %store/vec4 v0x7fffc604a160_0, 0, 3;
    %jmp T_0.6;
T_0.3 ;
    %load/vec4 v0x7fffc604a240_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.9, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_0.10, 8;
T_0.9 ; End of true expr.
    %pushi/vec4 2, 0, 32;
    %jmp/0 T_0.10, 8;
 ; End of false expr.
    %blend;
T_0.10;
    %pad/s 3;
    %store/vec4 v0x7fffc604a160_0, 0, 3;
    %jmp T_0.6;
T_0.4 ;
    %load/vec4 v0x7fffc604a240_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.11, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_0.12, 8;
T_0.11 ; End of true expr.
    %pushi/vec4 3, 0, 32;
    %jmp/0 T_0.12, 8;
 ; End of false expr.
    %blend;
T_0.12;
    %pad/s 3;
    %store/vec4 v0x7fffc604a160_0, 0, 3;
    %jmp T_0.6;
T_0.5 ;
    %load/vec4 v0x7fffc604a240_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.13, 8;
    %pushi/vec4 2, 0, 32;
    %jmp/1 T_0.14, 8;
T_0.13 ; End of true expr.
    %pushi/vec4 3, 0, 32;
    %jmp/0 T_0.14, 8;
 ; End of false expr.
    %blend;
T_0.14;
    %pad/s 3;
    %store/vec4 v0x7fffc604a160_0, 0, 3;
    %jmp T_0.6;
T_0.6 ;
    %pop/vec4 1;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7fffc604a310_0;
    %pad/u 3;
    %store/vec4 v0x7fffc604a160_0, 0, 3;
T_0.1 ;
    %end;
S_0x7fffc604b380 .scope module, "forwarding_unit" "Forwarding_Unit" 4 124, 22 1 0, S_0x7fffc5fe6470;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "EX_Rs1_i"
    .port_info 1 /INPUT 5 "EX_Rs2_i"
    .port_info 2 /INPUT 5 "WB_RegDest_i"
    .port_info 3 /INPUT 1 "WB_RegWrite_i"
    .port_info 4 /INPUT 5 "MEM_Rd_i"
    .port_info 5 /INPUT 1 "MEM_RegWrite_i"
    .port_info 6 /OUTPUT 2 "forwardA_o"
    .port_info 7 /OUTPUT 2 "forwardB_o"
L_0x7fffc6062fe0 .functor BUFZ 2, v0x7fffc604bcb0_0, C4<00>, C4<00>, C4<00>;
L_0x7fffc6063050 .functor BUFZ 2, v0x7fffc604be30_0, C4<00>, C4<00>, C4<00>;
v0x7fffc604b710_0 .net "EX_Rs1_i", 4 0, L_0x7fffc6066620;  alias, 1 drivers
v0x7fffc604b7f0_0 .net "EX_Rs2_i", 4 0, L_0x7fffc6066730;  alias, 1 drivers
v0x7fffc604b8c0_0 .net "MEM_Rd_i", 4 0, L_0x7fffc6067a30;  alias, 1 drivers
v0x7fffc604b9e0_0 .net "MEM_RegWrite_i", 0 0, L_0x7fffc6067410;  alias, 1 drivers
v0x7fffc604bad0_0 .net "WB_RegDest_i", 4 0, v0x7fffc6047e70_0;  alias, 1 drivers
v0x7fffc604bc10_0 .net "WB_RegWrite_i", 0 0, v0x7fffc60480c0_0;  alias, 1 drivers
v0x7fffc604bcb0_0 .var "forwardA", 1 0;
v0x7fffc604bd70_0 .net "forwardA_o", 1 0, L_0x7fffc6062fe0;  alias, 1 drivers
v0x7fffc604be30_0 .var "forwardB", 1 0;
v0x7fffc604bef0_0 .net "forwardB_o", 1 0, L_0x7fffc6063050;  alias, 1 drivers
E_0x7fffc604b670/0 .event edge, v0x7fffc6046fd0_0, v0x7fffc6046d90_0, v0x7fffc6041040_0, v0x7fffc6048250_0;
E_0x7fffc604b670/1 .event edge, v0x7fffc6048000_0, v0x7fffc60412e0_0;
E_0x7fffc604b670 .event/or E_0x7fffc604b670/0, E_0x7fffc604b670/1;
    .scope S_0x7fffc60499d0;
T_1 ;
    %wait E_0x7fffc60445f0;
    %load/vec4 v0x7fffc604aef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fffc604af90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffc604acb0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x7fffc604b050_0;
    %assign/vec4 v0x7fffc604af90_0, 0;
    %load/vec4 v0x7fffc604b130_0;
    %assign/vec4 v0x7fffc604acb0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7fffc603dff0;
T_2 ;
    %wait E_0x7fffc603e270;
    %load/vec4 v0x7fffc603e300_0;
    %load/vec4 v0x7fffc603e3e0_0;
    %load/vec4 v0x7fffc603e4c0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fffc603e3e0_0;
    %load/vec4 v0x7fffc603e580_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffc603e660_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffc603eac0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc603e810_0, 0, 1;
    %jmp T_2.1;
T_2.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc603e660_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc603eac0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffc603e810_0, 0, 1;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x7fffc604b380;
T_3 ;
    %wait E_0x7fffc604b670;
    %load/vec4 v0x7fffc604b9e0_0;
    %load/vec4 v0x7fffc604b8c0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x7fffc604b8c0_0;
    %load/vec4 v0x7fffc604b710_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fffc604bcb0_0, 0, 2;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x7fffc604bc10_0;
    %load/vec4 v0x7fffc604bad0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x7fffc604b9e0_0;
    %load/vec4 v0x7fffc604b8c0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x7fffc604b8c0_0;
    %load/vec4 v0x7fffc604b710_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %nor/r;
    %and;
    %load/vec4 v0x7fffc604bad0_0;
    %load/vec4 v0x7fffc604b710_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fffc604bcb0_0, 0, 2;
    %jmp T_3.3;
T_3.2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fffc604bcb0_0, 0, 2;
T_3.3 ;
T_3.1 ;
    %load/vec4 v0x7fffc604b9e0_0;
    %load/vec4 v0x7fffc604b8c0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x7fffc604b8c0_0;
    %load/vec4 v0x7fffc604b7f0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fffc604be30_0, 0, 2;
    %jmp T_3.5;
T_3.4 ;
    %load/vec4 v0x7fffc604bc10_0;
    %load/vec4 v0x7fffc604bad0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x7fffc604b9e0_0;
    %load/vec4 v0x7fffc604b8c0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x7fffc604b8c0_0;
    %load/vec4 v0x7fffc604b7f0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %nor/r;
    %and;
    %load/vec4 v0x7fffc604bad0_0;
    %load/vec4 v0x7fffc604b7f0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.6, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fffc604be30_0, 0, 2;
    %jmp T_3.7;
T_3.6 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fffc604be30_0, 0, 2;
T_3.7 ;
T_3.5 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x7fffc603cb40;
T_4 ;
    %wait E_0x7fffc603cdb0;
    %load/vec4 v0x7fffc603d370_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %jmp T_4.4;
T_4.0 ;
    %load/vec4 v0x7fffc603cf40_0;
    %store/vec4 v0x7fffc603ce40_0, 0, 32;
    %jmp T_4.4;
T_4.1 ;
    %load/vec4 v0x7fffc603d020_0;
    %store/vec4 v0x7fffc603ce40_0, 0, 32;
    %jmp T_4.4;
T_4.2 ;
    %load/vec4 v0x7fffc603d0e0_0;
    %store/vec4 v0x7fffc603ce40_0, 0, 32;
    %jmp T_4.4;
T_4.3 ;
    %load/vec4 v0x7fffc603d1a0_0;
    %store/vec4 v0x7fffc603ce40_0, 0, 32;
    %jmp T_4.4;
T_4.4 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x7fffc603d530;
T_5 ;
    %wait E_0x7fffc603d7a0;
    %load/vec4 v0x7fffc603de10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %jmp T_5.4;
T_5.0 ;
    %load/vec4 v0x7fffc603d930_0;
    %store/vec4 v0x7fffc603d830_0, 0, 32;
    %jmp T_5.4;
T_5.1 ;
    %load/vec4 v0x7fffc603da10_0;
    %store/vec4 v0x7fffc603d830_0, 0, 32;
    %jmp T_5.4;
T_5.2 ;
    %load/vec4 v0x7fffc603db10_0;
    %store/vec4 v0x7fffc603d830_0, 0, 32;
    %jmp T_5.4;
T_5.3 ;
    %load/vec4 v0x7fffc603dc00_0;
    %store/vec4 v0x7fffc603d830_0, 0, 32;
    %jmp T_5.4;
T_5.4 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x7fffc5fef4b0;
T_6 ;
    %wait E_0x7fffc5f4f900;
    %load/vec4 v0x7fffc603a930_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %jmp T_6.3;
T_6.0 ;
    %load/vec4 v0x7fffc603aa00_0;
    %dup/vec4;
    %pushi/vec4 7, 0, 10;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 10;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 10;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 10;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 256, 0, 10;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 10;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %jmp T_6.10;
T_6.4 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x7fffc603a770_0, 0, 3;
    %jmp T_6.10;
T_6.5 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x7fffc603a770_0, 0, 3;
    %jmp T_6.10;
T_6.6 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7fffc603a770_0, 0, 3;
    %jmp T_6.10;
T_6.7 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fffc603a770_0, 0, 3;
    %jmp T_6.10;
T_6.8 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x7fffc603a770_0, 0, 3;
    %jmp T_6.10;
T_6.9 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x7fffc603a770_0, 0, 3;
    %jmp T_6.10;
T_6.10 ;
    %pop/vec4 1;
    %jmp T_6.3;
T_6.1 ;
    %load/vec4 v0x7fffc603aa00_0;
    %parti/s 3, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.11, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_6.12, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.13, 6;
    %jmp T_6.14;
T_6.11 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fffc603a770_0, 0, 3;
    %jmp T_6.14;
T_6.12 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x7fffc603a770_0, 0, 3;
    %jmp T_6.14;
T_6.13 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fffc603a770_0, 0, 3;
    %jmp T_6.14;
T_6.14 ;
    %pop/vec4 1;
    %jmp T_6.3;
T_6.2 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x7fffc603a770_0, 0, 3;
    %jmp T_6.3;
T_6.3 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x7fffc5feb6a0;
T_7 ;
    %wait E_0x7fffc5f50720;
    %load/vec4 v0x7fffc6038ed0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %jmp T_7.7;
T_7.0 ;
    %load/vec4 v0x7fffc6039530_0;
    %load/vec4 v0x7fffc6039610_0;
    %add;
    %store/vec4 v0x7fffc6039450_0, 0, 32;
    %jmp T_7.7;
T_7.1 ;
    %load/vec4 v0x7fffc6039530_0;
    %load/vec4 v0x7fffc6039610_0;
    %xor;
    %store/vec4 v0x7fffc6039450_0, 0, 32;
    %jmp T_7.7;
T_7.2 ;
    %load/vec4 v0x7fffc6039530_0;
    %ix/getv 4, v0x7fffc6039610_0;
    %shiftl 4;
    %store/vec4 v0x7fffc6039450_0, 0, 32;
    %jmp T_7.7;
T_7.3 ;
    %load/vec4 v0x7fffc6039530_0;
    %load/vec4 v0x7fffc6039610_0;
    %sub;
    %store/vec4 v0x7fffc6039450_0, 0, 32;
    %jmp T_7.7;
T_7.4 ;
    %load/vec4 v0x7fffc6039530_0;
    %load/vec4 v0x7fffc6039610_0;
    %mul;
    %store/vec4 v0x7fffc6039450_0, 0, 32;
    %jmp T_7.7;
T_7.5 ;
    %load/vec4 v0x7fffc6039530_0;
    %load/vec4 v0x7fffc6039610_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x7fffc6039450_0, 0, 32;
    %jmp T_7.7;
T_7.6 ;
    %load/vec4 v0x7fffc6039530_0;
    %load/vec4 v0x7fffc6039610_0;
    %and;
    %store/vec4 v0x7fffc6039450_0, 0, 32;
    %jmp T_7.7;
T_7.7 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x7fffc6001980;
T_8 ;
    %wait E_0x7fffc5f4fb40;
    %load/vec4 v0x7fffc603b900_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x7fffc603b9c0_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fffc603af70_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc603baa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc603b150_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc603b480_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc603b600_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc603b780_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc603b3c0_0, 0, 1;
    %jmp T_8.8;
T_8.2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fffc603af70_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc603b150_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffc603baa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc603b480_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc603b600_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc603b780_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc603b3c0_0, 0, 1;
    %jmp T_8.8;
T_8.3 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fffc603af70_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffc603baa0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffc603b150_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc603b480_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc603b600_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc603b780_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc603b3c0_0, 0, 1;
    %jmp T_8.8;
T_8.4 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fffc603af70_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffc603baa0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffc603b150_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffc603b480_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc603b600_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffc603b780_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc603b3c0_0, 0, 1;
    %jmp T_8.8;
T_8.5 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fffc603af70_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc603baa0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffc603b150_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc603b480_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffc603b600_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc603b780_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc603b3c0_0, 0, 1;
    %jmp T_8.8;
T_8.6 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fffc603af70_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc603baa0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffc603b150_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc603b480_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc603b600_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc603b780_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffc603b3c0_0, 0, 1;
    %jmp T_8.8;
T_8.8 ;
    %pop/vec4 1;
    %jmp T_8.1;
T_8.0 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fffc603af70_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc603baa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc603b150_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc603b480_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc603b600_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc603b780_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc603b3c0_0, 0, 1;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x7fffc603bd40;
T_9 ;
    %wait E_0x7fffc602a5f0;
    %load/vec4 v0x7fffc603c080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x7fffc603c800_0;
    %load/vec4 v0x7fffc603c5d0_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffc603c9c0, 0, 4;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x7fffc6042a60;
T_10 ;
    %wait E_0x7fffc6042c00;
    %load/vec4 v0x7fffc6042d80_0;
    %parti/s 7, 0, 2;
    %cmpi/e 19, 0, 7;
    %jmp/0xz  T_10.0, 4;
    %load/vec4 v0x7fffc6042d80_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x7fffc6042d80_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fffc6042c80_0, 0, 32;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x7fffc6042d80_0;
    %parti/s 7, 0, 2;
    %cmpi/e 3, 0, 7;
    %jmp/0xz  T_10.2, 4;
    %load/vec4 v0x7fffc6042d80_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x7fffc6042d80_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fffc6042c80_0, 0, 32;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0x7fffc6042d80_0;
    %parti/s 7, 0, 2;
    %cmpi/e 35, 0, 7;
    %jmp/0xz  T_10.4, 4;
    %load/vec4 v0x7fffc6042d80_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x7fffc6042d80_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fffc6042d80_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fffc6042c80_0, 0, 32;
    %jmp T_10.5;
T_10.4 ;
    %load/vec4 v0x7fffc6042d80_0;
    %parti/s 7, 0, 2;
    %cmpi/e 99, 0, 7;
    %jmp/0xz  T_10.6, 4;
    %load/vec4 v0x7fffc6042d80_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x7fffc6042d80_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fffc6042d80_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fffc6042d80_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fffc6042d80_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fffc6042c80_0, 0, 32;
    %jmp T_10.7;
T_10.6 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffc6042c80_0, 0, 32;
T_10.7 ;
T_10.5 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x7fffc6044420;
T_11 ;
    %wait E_0x7fffc60445f0;
    %load/vec4 v0x7fffc60449e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fffc60448d0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x7fffc6044670_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0x7fffc6044800_0;
    %assign/vec4 v0x7fffc60448d0_0, 0;
T_11.2 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x7fffc60484f0;
T_12 ;
    %wait E_0x7fffc602a5f0;
    %load/vec4 v0x7fffc6048cf0_0;
    %load/vec4 v0x7fffc6048790_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x7fffc60488a0_0;
    %load/vec4 v0x7fffc6048790_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffc6049810, 0, 4;
T_12.0 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x7fffc6041f10;
T_13 ;
    %wait E_0x7fffc602a5f0;
    %load/vec4 v0x7fffc6042200_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0x7fffc6042830_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x7fffc6042380_0;
    %assign/vec4 v0x7fffc60422c0_0, 0;
    %load/vec4 v0x7fffc6042670_0;
    %assign/vec4 v0x7fffc6042590_0, 0;
T_13.2 ;
    %jmp T_13.1;
T_13.0 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fffc60422c0_0, 0;
    %load/vec4 v0x7fffc6042670_0;
    %assign/vec4 v0x7fffc6042590_0, 0;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x7fffc603eca0;
T_14 ;
    %wait E_0x7fffc602a5f0;
    %load/vec4 v0x7fffc6041570_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v0x7fffc6040d10_0;
    %assign/vec4 v0x7fffc6040c70_0, 0;
    %load/vec4 v0x7fffc6040330_0;
    %assign/vec4 v0x7fffc6040290_0, 0;
    %load/vec4 v0x7fffc603fee0_0;
    %assign/vec4 v0x7fffc603fe20_0, 0;
    %load/vec4 v0x7fffc6040120_0;
    %assign/vec4 v0x7fffc6040080_0, 0;
    %load/vec4 v0x7fffc603f4d0_0;
    %assign/vec4 v0x7fffc603f410_0, 0;
    %load/vec4 v0x7fffc603f750_0;
    %assign/vec4 v0x7fffc603f6b0_0, 0;
    %load/vec4 v0x7fffc6040580_0;
    %assign/vec4 v0x7fffc60404a0_0, 0;
    %load/vec4 v0x7fffc6040810_0;
    %assign/vec4 v0x7fffc6040750_0, 0;
    %load/vec4 v0x7fffc603fc60_0;
    %assign/vec4 v0x7fffc603fb80_0, 0;
    %load/vec4 v0x7fffc603f260_0;
    %assign/vec4 v0x7fffc603f160_0, 0;
    %load/vec4 v0x7fffc6040aa0_0;
    %assign/vec4 v0x7fffc60409e0_0, 0;
    %load/vec4 v0x7fffc6040f60_0;
    %assign/vec4 v0x7fffc6040e80_0, 0;
    %load/vec4 v0x7fffc6041200_0;
    %assign/vec4 v0x7fffc6041120_0, 0;
    %load/vec4 v0x7fffc603f950_0;
    %assign/vec4 v0x7fffc603fac0_0, 0;
    %load/vec4 v0x7fffc60416d0_0;
    %assign/vec4 v0x7fffc6041610_0, 0;
    %load/vec4 v0x7fffc6041910_0;
    %pad/u 1;
    %assign/vec4 v0x7fffc6041850_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffc6040c70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffc6040290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffc603fe20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffc6040080_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fffc603f410_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffc603f6b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fffc60404a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fffc6040750_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fffc603fb80_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x7fffc603f160_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7fffc60409e0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7fffc6040e80_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7fffc6041120_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffc603fac0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffc6041610_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffc6041850_0, 0;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x7fffc6045c80;
T_15 ;
    %wait E_0x7fffc602a5f0;
    %load/vec4 v0x7fffc6046f30_0;
    %assign/vec4 v0x7fffc6046e70_0, 0;
    %load/vec4 v0x7fffc6046a80_0;
    %assign/vec4 v0x7fffc60469c0_0, 0;
    %load/vec4 v0x7fffc6046370_0;
    %assign/vec4 v0x7fffc60462d0_0, 0;
    %load/vec4 v0x7fffc6046880_0;
    %assign/vec4 v0x7fffc60467e0_0, 0;
    %load/vec4 v0x7fffc6046140_0;
    %assign/vec4 v0x7fffc6046040_0, 0;
    %load/vec4 v0x7fffc6046610_0;
    %assign/vec4 v0x7fffc6046550_0, 0;
    %load/vec4 v0x7fffc6046cd0_0;
    %assign/vec4 v0x7fffc6046bf0_0, 0;
    %jmp T_15;
    .thread T_15;
    .scope S_0x7fffc6047370;
T_16 ;
    %wait E_0x7fffc602a5f0;
    %load/vec4 v0x7fffc6048180_0;
    %assign/vec4 v0x7fffc60480c0_0, 0;
    %load/vec4 v0x7fffc6047c40_0;
    %assign/vec4 v0x7fffc6047ba0_0, 0;
    %load/vec4 v0x7fffc6047700_0;
    %assign/vec4 v0x7fffc6047600_0, 0;
    %load/vec4 v0x7fffc6047a10_0;
    %assign/vec4 v0x7fffc6047950_0, 0;
    %load/vec4 v0x7fffc6047f10_0;
    %assign/vec4 v0x7fffc6047e70_0, 0;
    %jmp T_16;
    .thread T_16;
    .scope S_0x7fffc5fe9bb0;
T_17 ;
    %delay 25, 0;
    %load/vec4 v0x7fffc6051190_0;
    %inv;
    %store/vec4 v0x7fffc6051190_0, 0, 1;
    %jmp T_17;
    .thread T_17;
    .scope S_0x7fffc5fe9bb0;
T_18 ;
    %vpi_call 3 19 "$dumpfile", "CPU.vcd" {0 0 0};
    %vpi_call 3 20 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffc60512f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffc6051390_0, 0, 32;
T_18.0 ;
    %load/vec4 v0x7fffc6051390_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_18.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x7fffc6051390_0;
    %store/vec4a v0x7fffc6043730, 4, 0;
    %load/vec4 v0x7fffc6051390_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffc6051390_0, 0, 32;
    %jmp T_18.0;
T_18.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffc6051390_0, 0, 32;
T_18.2 ;
    %load/vec4 v0x7fffc6051390_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_18.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x7fffc6051390_0;
    %store/vec4a v0x7fffc603c9c0, 4, 0;
    %load/vec4 v0x7fffc6051390_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffc6051390_0, 0, 32;
    %jmp T_18.2;
T_18.3 ;
    %pushi/vec4 5, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fffc603c9c0, 4, 0;
    %pushi/vec4 6, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fffc603c9c0, 4, 0;
    %pushi/vec4 10, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fffc603c9c0, 4, 0;
    %pushi/vec4 18, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fffc603c9c0, 4, 0;
    %pushi/vec4 29, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fffc603c9c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffc6051390_0, 0, 32;
T_18.4 ;
    %load/vec4 v0x7fffc6051390_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_18.5, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x7fffc6051390_0;
    %store/vec4a v0x7fffc6049810, 4, 0;
    %load/vec4 v0x7fffc6051390_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffc6051390_0, 0, 32;
    %jmp T_18.4;
T_18.5 ;
    %pushi/vec4 4294967272, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fffc6049810, 4, 0;
    %pushi/vec4 4294967271, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fffc6049810, 4, 0;
    %pushi/vec4 4294967270, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fffc6049810, 4, 0;
    %pushi/vec4 4294967269, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fffc6049810, 4, 0;
    %pushi/vec4 56, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fffc6049810, 4, 0;
    %pushi/vec4 58, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fffc6049810, 4, 0;
    %pushi/vec4 60, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fffc6049810, 4, 0;
    %pushi/vec4 62, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fffc6049810, 4, 0;
    %vpi_call 3 55 "$readmemb", "instruction_1.txt", v0x7fffc6043730 {0 0 0};
    %vpi_func 3 59 "$fopen" 32, "output.txt" {0 0 0};
    %pushi/vec4 1, 0, 32;
    %or;
    %store/vec4 v0x7fffc6051470_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffc6051190_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc6051230_0, 0, 1;
    %delay 12, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffc6051230_0, 0, 1;
    %delay 12, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc6051230_0, 0, 1;
    %end;
    .thread T_18;
    .scope S_0x7fffc5fe9bb0;
T_19 ;
    %wait E_0x7fffc602a5f0;
    %load/vec4 v0x7fffc60512f0_0;
    %cmpi/e 64, 0, 32;
    %jmp/0xz  T_19.0, 4;
    %vpi_call 3 74 "$finish" {0 0 0};
T_19.0 ;
    %vpi_call 3 78 "$fdisplay", v0x7fffc6051470_0, "cycle = %6d, PC = %6d, ", v0x7fffc60512f0_0, v0x7fffc60448d0_0 {0 0 0};
    %vpi_call 3 79 "$fdisplay", v0x7fffc6051470_0, "Predict = %6d, IFID_Flush = %6d", v0x7fffc604ad70_0, v0x7fffc6042200_0 {0 0 0};
    %load/vec4 v0x7fffc603fa20_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_19.2, 4;
    %vpi_call 3 81 "$fdisplay", v0x7fffc6051470_0, "ALU_out = %6d", v0x7fffc60396f0_0 {0 0 0};
T_19.2 ;
    %vpi_call 3 85 "$fdisplay", v0x7fffc6051470_0, "Registers" {0 0 0};
    %vpi_call 3 86 "$fdisplay", v0x7fffc6051470_0, "x0 = %6d, x8  = %6d, x16 = %6d, x24 = %6d", &A<v0x7fffc6049810, 0>, &A<v0x7fffc6049810, 8>, &A<v0x7fffc6049810, 16>, &A<v0x7fffc6049810, 24> {0 0 0};
    %vpi_call 3 87 "$fdisplay", v0x7fffc6051470_0, "x1 = %6d, x9  = %6d, x17 = %6d, x25 = %6d", &A<v0x7fffc6049810, 1>, &A<v0x7fffc6049810, 9>, &A<v0x7fffc6049810, 17>, &A<v0x7fffc6049810, 25> {0 0 0};
    %vpi_call 3 88 "$fdisplay", v0x7fffc6051470_0, "x2 = %6d, x10 = %6d, x18 = %6d, x26 = %6d", &A<v0x7fffc6049810, 2>, &A<v0x7fffc6049810, 10>, &A<v0x7fffc6049810, 18>, &A<v0x7fffc6049810, 26> {0 0 0};
    %vpi_call 3 89 "$fdisplay", v0x7fffc6051470_0, "x3 = %6d, x11 = %6d, x19 = %6d, x27 = %6d", &A<v0x7fffc6049810, 3>, &A<v0x7fffc6049810, 11>, &A<v0x7fffc6049810, 19>, &A<v0x7fffc6049810, 27> {0 0 0};
    %vpi_call 3 90 "$fdisplay", v0x7fffc6051470_0, "x4 = %6d, x12 = %6d, x20 = %6d, x28 = %6d", &A<v0x7fffc6049810, 4>, &A<v0x7fffc6049810, 12>, &A<v0x7fffc6049810, 20>, &A<v0x7fffc6049810, 28> {0 0 0};
    %vpi_call 3 91 "$fdisplay", v0x7fffc6051470_0, "x5 = %6d, x13 = %6d, x21 = %6d, x29 = %6d", &A<v0x7fffc6049810, 5>, &A<v0x7fffc6049810, 13>, &A<v0x7fffc6049810, 21>, &A<v0x7fffc6049810, 29> {0 0 0};
    %vpi_call 3 92 "$fdisplay", v0x7fffc6051470_0, "x6 = %6d, x14 = %6d, x22 = %6d, x30 = %6d", &A<v0x7fffc6049810, 6>, &A<v0x7fffc6049810, 14>, &A<v0x7fffc6049810, 22>, &A<v0x7fffc6049810, 30> {0 0 0};
    %vpi_call 3 93 "$fdisplay", v0x7fffc6051470_0, "x7 = %6d, x15 = %6d, x23 = %6d, x31 = %6d", &A<v0x7fffc6049810, 7>, &A<v0x7fffc6049810, 15>, &A<v0x7fffc6049810, 23>, &A<v0x7fffc6049810, 31> {0 0 0};
    %vpi_call 3 97 "$fdisplay", v0x7fffc6051470_0, "Data Memory: 0x00 = %6d", &A<v0x7fffc603c9c0, 0> {0 0 0};
    %vpi_call 3 98 "$fdisplay", v0x7fffc6051470_0, "Data Memory: 0x04 = %6d", &A<v0x7fffc603c9c0, 1> {0 0 0};
    %vpi_call 3 99 "$fdisplay", v0x7fffc6051470_0, "Data Memory: 0x08 = %6d", &A<v0x7fffc603c9c0, 2> {0 0 0};
    %vpi_call 3 100 "$fdisplay", v0x7fffc6051470_0, "Data Memory: 0x0C = %6d", &A<v0x7fffc603c9c0, 3> {0 0 0};
    %vpi_call 3 101 "$fdisplay", v0x7fffc6051470_0, "Data Memory: 0x10 = %6d", &A<v0x7fffc603c9c0, 4> {0 0 0};
    %vpi_call 3 102 "$fdisplay", v0x7fffc6051470_0, "Data Memory: 0x14 = %6d", &A<v0x7fffc603c9c0, 5> {0 0 0};
    %vpi_call 3 103 "$fdisplay", v0x7fffc6051470_0, "Data Memory: 0x18 = %6d", &A<v0x7fffc603c9c0, 6> {0 0 0};
    %vpi_call 3 104 "$fdisplay", v0x7fffc6051470_0, "Data Memory: 0x1C = %6d", &A<v0x7fffc603c9c0, 7> {0 0 0};
    %vpi_call 3 106 "$fdisplay", v0x7fffc6051470_0, "\012" {0 0 0};
    %load/vec4 v0x7fffc60512f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffc60512f0_0, 0, 32;
    %jmp T_19;
    .thread T_19;
# The file index is used to find the file name in the following table.
:file_names 23;
    "N/A";
    "<interactive>";
    "IF_ID.v";
    "testbench.v";
    "CPU.v";
    "ALU.v";
    "ALU_Control.v";
    "Control.v";
    "Data_Memory.v";
    "MUX32_2.v";
    "Hazard_Detection.v";
    "RegIDEX.v";
    "RegIFID.v";
    "ImmGen.v";
    "Instruction_Memory.v";
    "MUX32.v";
    "PC.v";
    "Adder.v";
    "RegEXMEM.v";
    "RegMEMWB.v";
    "Registers.v";
    "branch_predictor.v";
    "Forwarding_Unit.v";
