$date
	Sat Jun  3 23:32:02 2017
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module delay_line_tb $end
$var wire 4 ! monitor [3:0] $end
$var reg 1 " clk $end
$var reg 1 # data_clr $end
$var reg 1 $ data_in $end
$var reg 1 % data_in_gate $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0%
0$
1#
0"
b0 !
$end
#5000
1"
#10000
0"
#15000
1"
#17000
1$
1%
#20000
0"
#25000
b1000 !
1"
#30000
0"
#35000
b1100 !
1"
#36000
0$
#40000
0"
#45000
b110 !
1"
#50000
0"
#55000
b11 !
1"
#60000
0"
0%
#65000
b1001 !
1"
#70000
0"
#73000
0#
#75000
b100 !
1"
#80000
0"
#85000
b10 !
1"
#90000
0"
#95000
b1 !
1"
#100000
0"
#105000
b0 !
1"
#110000
0"
#115000
1"
#120000
0"
#125000
1"
#130000
0"
#135000
1"
#139000
1#
#140000
0"
#145000
1"
#150000
0"
#155000
1"
#160000
0"
#165000
1"
#170000
0"
#175000
1"
#180000
0"
#182000
