Classic Timing Analyzer report for Reg8
Wed Oct 25 14:18:26 2017
Quartus II Version 9.0 Build 132 02/25/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. tsu
  7. tco
  8. th
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                 ;
+------------------------------+-------+---------------+-------------+--------------+--------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From         ; To           ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+--------------+--------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 6.216 ns    ; in[3]        ; qout[3]~reg0 ; --         ; clk      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 8.229 ns    ; qout[4]~reg0 ; qout[4]      ; clk        ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -3.402 ns   ; in[1]        ; qout[1]~reg0 ; --         ; clk      ; 0            ;
; Total number of failed paths ;       ;               ;             ;              ;              ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+--------------+--------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP1C3T144C8        ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; Off                ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------+
; tsu                                                                 ;
+-------+--------------+------------+-------+--------------+----------+
; Slack ; Required tsu ; Actual tsu ; From  ; To           ; To Clock ;
+-------+--------------+------------+-------+--------------+----------+
; N/A   ; None         ; 6.216 ns   ; in[3] ; qout[3]~reg0 ; clk      ;
; N/A   ; None         ; 5.567 ns   ; in[6] ; qout[6]~reg0 ; clk      ;
; N/A   ; None         ; 4.922 ns   ; in[7] ; qout[7]~reg0 ; clk      ;
; N/A   ; None         ; 4.553 ns   ; in[0] ; qout[0]~reg0 ; clk      ;
; N/A   ; None         ; 4.169 ns   ; in[4] ; qout[4]~reg0 ; clk      ;
; N/A   ; None         ; 4.081 ns   ; in[2] ; qout[2]~reg0 ; clk      ;
; N/A   ; None         ; 3.920 ns   ; in[5] ; qout[5]~reg0 ; clk      ;
; N/A   ; None         ; 3.454 ns   ; in[1] ; qout[1]~reg0 ; clk      ;
+-------+--------------+------------+-------+--------------+----------+


+-------------------------------------------------------------------------+
; tco                                                                     ;
+-------+--------------+------------+--------------+---------+------------+
; Slack ; Required tco ; Actual tco ; From         ; To      ; From Clock ;
+-------+--------------+------------+--------------+---------+------------+
; N/A   ; None         ; 8.229 ns   ; qout[4]~reg0 ; qout[4] ; clk        ;
; N/A   ; None         ; 8.016 ns   ; qout[5]~reg0 ; qout[5] ; clk        ;
; N/A   ; None         ; 7.302 ns   ; qout[0]~reg0 ; qout[0] ; clk        ;
; N/A   ; None         ; 7.241 ns   ; qout[7]~reg0 ; qout[7] ; clk        ;
; N/A   ; None         ; 7.102 ns   ; qout[1]~reg0 ; qout[1] ; clk        ;
; N/A   ; None         ; 6.843 ns   ; qout[2]~reg0 ; qout[2] ; clk        ;
; N/A   ; None         ; 6.568 ns   ; qout[6]~reg0 ; qout[6] ; clk        ;
; N/A   ; None         ; 6.395 ns   ; qout[3]~reg0 ; qout[3] ; clk        ;
+-------+--------------+------------+--------------+---------+------------+


+---------------------------------------------------------------------------+
; th                                                                        ;
+---------------+-------------+-----------+-------+--------------+----------+
; Minimum Slack ; Required th ; Actual th ; From  ; To           ; To Clock ;
+---------------+-------------+-----------+-------+--------------+----------+
; N/A           ; None        ; -3.402 ns ; in[1] ; qout[1]~reg0 ; clk      ;
; N/A           ; None        ; -3.868 ns ; in[5] ; qout[5]~reg0 ; clk      ;
; N/A           ; None        ; -4.029 ns ; in[2] ; qout[2]~reg0 ; clk      ;
; N/A           ; None        ; -4.117 ns ; in[4] ; qout[4]~reg0 ; clk      ;
; N/A           ; None        ; -4.501 ns ; in[0] ; qout[0]~reg0 ; clk      ;
; N/A           ; None        ; -4.870 ns ; in[7] ; qout[7]~reg0 ; clk      ;
; N/A           ; None        ; -5.515 ns ; in[6] ; qout[6]~reg0 ; clk      ;
; N/A           ; None        ; -6.164 ns ; in[3] ; qout[3]~reg0 ; clk      ;
+---------------+-------------+-----------+-------+--------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition
    Info: Processing started: Wed Oct 25 14:18:25 2017
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Reg8 -c Reg8 --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Info: No valid register-to-register data paths exist for clock "clk"
Info: tsu for register "qout[3]~reg0" (data pin = "in[3]", clock pin = "clk") is 6.216 ns
    Info: + Longest pin to register delay is 8.947 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_105; Fanout = 1; PIN Node = 'in[3]'
        Info: 2: + IC(7.363 ns) + CELL(0.115 ns) = 8.947 ns; Loc. = LC_X1_Y13_N2; Fanout = 1; REG Node = 'qout[3]~reg0'
        Info: Total cell delay = 1.584 ns ( 17.70 % )
        Info: Total interconnect delay = 7.363 ns ( 82.30 % )
    Info: + Micro setup delay of destination is 0.037 ns
    Info: - Shortest clock path from clock "clk" to destination register is 2.768 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_17; Fanout = 8; CLK Node = 'clk'
        Info: 2: + IC(0.588 ns) + CELL(0.711 ns) = 2.768 ns; Loc. = LC_X1_Y13_N2; Fanout = 1; REG Node = 'qout[3]~reg0'
        Info: Total cell delay = 2.180 ns ( 78.76 % )
        Info: Total interconnect delay = 0.588 ns ( 21.24 % )
Info: tco from clock "clk" to destination pin "qout[4]" through register "qout[4]~reg0" is 8.229 ns
    Info: + Longest clock path from clock "clk" to source register is 2.743 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_17; Fanout = 8; CLK Node = 'clk'
        Info: 2: + IC(0.563 ns) + CELL(0.711 ns) = 2.743 ns; Loc. = LC_X21_Y5_N2; Fanout = 1; REG Node = 'qout[4]~reg0'
        Info: Total cell delay = 2.180 ns ( 79.48 % )
        Info: Total interconnect delay = 0.563 ns ( 20.52 % )
    Info: + Micro clock to output delay of source is 0.224 ns
    Info: + Longest register to pin delay is 5.262 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X21_Y5_N2; Fanout = 1; REG Node = 'qout[4]~reg0'
        Info: 2: + IC(3.138 ns) + CELL(2.124 ns) = 5.262 ns; Loc. = PIN_26; Fanout = 0; PIN Node = 'qout[4]'
        Info: Total cell delay = 2.124 ns ( 40.36 % )
        Info: Total interconnect delay = 3.138 ns ( 59.64 % )
Info: th for register "qout[1]~reg0" (data pin = "in[1]", clock pin = "clk") is -3.402 ns
    Info: + Longest clock path from clock "clk" to destination register is 2.730 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_17; Fanout = 8; CLK Node = 'clk'
        Info: 2: + IC(0.550 ns) + CELL(0.711 ns) = 2.730 ns; Loc. = LC_X1_Y3_N2; Fanout = 1; REG Node = 'qout[1]~reg0'
        Info: Total cell delay = 2.180 ns ( 79.85 % )
        Info: Total interconnect delay = 0.550 ns ( 20.15 % )
    Info: + Micro hold delay of destination is 0.015 ns
    Info: - Shortest pin to register delay is 6.147 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_32; Fanout = 1; PIN Node = 'in[1]'
        Info: 2: + IC(4.563 ns) + CELL(0.115 ns) = 6.147 ns; Loc. = LC_X1_Y3_N2; Fanout = 1; REG Node = 'qout[1]~reg0'
        Info: Total cell delay = 1.584 ns ( 25.77 % )
        Info: Total interconnect delay = 4.563 ns ( 74.23 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 151 megabytes
    Info: Processing ended: Wed Oct 25 14:18:26 2017
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


