Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Mon Mar 11 12:07:44 2024
| Host         : DESKTOP-M1PCUD5 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file RF_top_timing_summary_routed.rpt -pb RF_top_timing_summary_routed.pb -rpx RF_top_timing_summary_routed.rpx -warn_on_violation
| Design       : RF_top
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                         Violations  
---------  ----------------  --------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree  1           
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin           1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (5)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     96.318        0.000                      0                  474        0.122        0.000                      0                  474        3.000        0.000                       0                   290  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                     Waveform(ns)         Period(ns)      Frequency(MHz)
-----                     ------------         ----------      --------------
clk_wiz_dut/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0      {0.000 100.000}      200.000         5.000           
  clkfbout_clk_wiz_0      {0.000 25.000}       50.000          20.000          
sys_clk_pin               {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_wiz_dut/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0           96.318        0.000                      0                  474        0.122        0.000                      0                  474       13.360        0.000                       0                   286  
  clkfbout_clk_wiz_0                                                                                                                                                       47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                  clk_out1_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk_out1_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      
(none)              sys_clk_pin                             
(none)                                  clk_out1_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_wiz_dut/inst/clk_in1
  To Clock:  clk_wiz_dut/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_wiz_dut/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz_dut/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_wiz_dut/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_wiz_dut/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz_dut/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz_dut/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz_dut/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz_dut/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       96.318ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             96.318ns  (required time - arrival time)
  Source:                 RF_0/ready_q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            RF_state/FSM_sequential_curr_state_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        3.401ns  (logic 1.059ns (31.138%)  route 2.342ns (68.862%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.880ns = ( 197.120 - 200.000 ) 
    Source Clock Delay      (SCD):    -2.346ns = ( 97.654 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    R2                   IBUF                         0.000   100.000 f  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.233   101.233    clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    94.272 f  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    95.934    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    96.030 f  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=285, routed)         1.624    97.654    RF_0/clk_out1
    SLICE_X3Y60          FDCE                                         r  RF_0/ready_q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y60          FDCE (Prop_fdce_C_Q)         0.459    98.113 r  RF_0/ready_q_reg/Q
                         net (fo=11, routed)          1.123    99.236    RF_state/ready
    SLICE_X8Y61          LUT3 (Prop_lut3_I2_O)        0.148    99.384 r  RF_state/FSM_sequential_curr_state[3]_i_19/O
                         net (fo=2, routed)           0.467    99.851    RF_state/FSM_sequential_curr_state[3]_i_19_n_0
    SLICE_X8Y61          LUT6 (Prop_lut6_I0_O)        0.328   100.179 r  RF_state/FSM_sequential_curr_state[3]_i_9/O
                         net (fo=1, routed)           0.752   100.931    RF_state/FSM_sequential_curr_state[3]_i_9_n_0
    SLICE_X6Y61          LUT6 (Prop_lut6_I5_O)        0.124   101.055 r  RF_state/FSM_sequential_curr_state[3]_i_2/O
                         net (fo=1, routed)           0.000   101.055    RF_state/next_state__0[3]
    SLICE_X6Y61          FDCE                                         r  RF_state/FSM_sequential_curr_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    R2                   IBUF                         0.000   200.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.162   201.162    clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   193.944 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   195.525    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   195.617 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=285, routed)         1.504   197.120    RF_state/clk_out1
    SLICE_X6Y61          FDCE                                         r  RF_state/FSM_sequential_curr_state_reg[3]/C
                         clock pessimism              0.492   197.612    
                         clock uncertainty           -0.318   197.294    
    SLICE_X6Y61          FDCE (Setup_fdce_C_D)        0.079   197.373    RF_state/FSM_sequential_curr_state_reg[3]
  -------------------------------------------------------------------
                         required time                        197.373    
                         arrival time                        -101.055    
  -------------------------------------------------------------------
                         slack                                 96.318    

Slack (MET) :             96.562ns  (required time - arrival time)
  Source:                 RF_0/ready_q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            RF_state/counter_q_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        2.805ns  (logic 0.583ns (20.787%)  route 2.222ns (79.214%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.949ns = ( 197.051 - 200.000 ) 
    Source Clock Delay      (SCD):    -2.346ns = ( 97.654 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    R2                   IBUF                         0.000   100.000 f  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.233   101.233    clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    94.272 f  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    95.934    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    96.030 f  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=285, routed)         1.624    97.654    RF_0/clk_out1
    SLICE_X3Y60          FDCE                                         r  RF_0/ready_q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y60          FDCE (Prop_fdce_C_Q)         0.459    98.113 r  RF_0/ready_q_reg/Q
                         net (fo=11, routed)          1.042    99.155    RF_state/ready
    SLICE_X7Y61          LUT6 (Prop_lut6_I5_O)        0.124    99.279 r  RF_state/counter_q[17]_i_1/O
                         net (fo=18, routed)          1.179   100.458    RF_state/counter_q[17]_i_1_n_0
    SLICE_X11Y65         FDCE                                         r  RF_state/counter_q_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    R2                   IBUF                         0.000   200.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.162   201.162    clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   193.944 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   195.525    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   195.617 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=285, routed)         1.435   197.051    RF_state/clk_out1
    SLICE_X11Y65         FDCE                                         r  RF_state/counter_q_reg[14]/C
                         clock pessimism              0.492   197.543    
                         clock uncertainty           -0.318   197.225    
    SLICE_X11Y65         FDCE (Setup_fdce_C_CE)      -0.205   197.020    RF_state/counter_q_reg[14]
  -------------------------------------------------------------------
                         required time                        197.020    
                         arrival time                        -100.458    
  -------------------------------------------------------------------
                         slack                                 96.562    

Slack (MET) :             96.562ns  (required time - arrival time)
  Source:                 RF_0/ready_q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            RF_state/counter_q_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        2.805ns  (logic 0.583ns (20.787%)  route 2.222ns (79.214%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.949ns = ( 197.051 - 200.000 ) 
    Source Clock Delay      (SCD):    -2.346ns = ( 97.654 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    R2                   IBUF                         0.000   100.000 f  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.233   101.233    clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    94.272 f  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    95.934    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    96.030 f  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=285, routed)         1.624    97.654    RF_0/clk_out1
    SLICE_X3Y60          FDCE                                         r  RF_0/ready_q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y60          FDCE (Prop_fdce_C_Q)         0.459    98.113 r  RF_0/ready_q_reg/Q
                         net (fo=11, routed)          1.042    99.155    RF_state/ready
    SLICE_X7Y61          LUT6 (Prop_lut6_I5_O)        0.124    99.279 r  RF_state/counter_q[17]_i_1/O
                         net (fo=18, routed)          1.179   100.458    RF_state/counter_q[17]_i_1_n_0
    SLICE_X11Y65         FDCE                                         r  RF_state/counter_q_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    R2                   IBUF                         0.000   200.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.162   201.162    clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   193.944 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   195.525    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   195.617 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=285, routed)         1.435   197.051    RF_state/clk_out1
    SLICE_X11Y65         FDCE                                         r  RF_state/counter_q_reg[8]/C
                         clock pessimism              0.492   197.543    
                         clock uncertainty           -0.318   197.225    
    SLICE_X11Y65         FDCE (Setup_fdce_C_CE)      -0.205   197.020    RF_state/counter_q_reg[8]
  -------------------------------------------------------------------
                         required time                        197.020    
                         arrival time                        -100.458    
  -------------------------------------------------------------------
                         slack                                 96.562    

Slack (MET) :             96.685ns  (required time - arrival time)
  Source:                 RF_0/ready_q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            RF_state/FSM_sequential_curr_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        2.985ns  (logic 1.059ns (35.483%)  route 1.926ns (64.517%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.880ns = ( 197.120 - 200.000 ) 
    Source Clock Delay      (SCD):    -2.346ns = ( 97.654 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    R2                   IBUF                         0.000   100.000 f  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.233   101.233    clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    94.272 f  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    95.934    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    96.030 f  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=285, routed)         1.624    97.654    RF_0/clk_out1
    SLICE_X3Y60          FDCE                                         r  RF_0/ready_q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y60          FDCE (Prop_fdce_C_Q)         0.459    98.113 f  RF_0/ready_q_reg/Q
                         net (fo=11, routed)          1.123    99.236    RF_state/ready
    SLICE_X8Y61          LUT3 (Prop_lut3_I2_O)        0.148    99.384 f  RF_state/FSM_sequential_curr_state[3]_i_19/O
                         net (fo=2, routed)           0.180    99.564    RF_state/FSM_sequential_curr_state[3]_i_19_n_0
    SLICE_X8Y61          LUT6 (Prop_lut6_I0_O)        0.328    99.892 r  RF_state/FSM_sequential_curr_state[2]_i_4/O
                         net (fo=1, routed)           0.623   100.514    RF_state/FSM_sequential_curr_state[2]_i_4_n_0
    SLICE_X7Y61          LUT5 (Prop_lut5_I3_O)        0.124   100.638 r  RF_state/FSM_sequential_curr_state[2]_i_1/O
                         net (fo=1, routed)           0.000   100.638    RF_state/next_state__0[2]
    SLICE_X7Y61          FDCE                                         r  RF_state/FSM_sequential_curr_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    R2                   IBUF                         0.000   200.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.162   201.162    clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   193.944 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   195.525    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   195.617 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=285, routed)         1.504   197.120    RF_state/clk_out1
    SLICE_X7Y61          FDCE                                         r  RF_state/FSM_sequential_curr_state_reg[2]/C
                         clock pessimism              0.492   197.612    
                         clock uncertainty           -0.318   197.294    
    SLICE_X7Y61          FDCE (Setup_fdce_C_D)        0.029   197.323    RF_state/FSM_sequential_curr_state_reg[2]
  -------------------------------------------------------------------
                         required time                        197.323    
                         arrival time                        -100.638    
  -------------------------------------------------------------------
                         slack                                 96.685    

Slack (MET) :             96.696ns  (required time - arrival time)
  Source:                 RF_0/ready_q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            RF_state/counter_q_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        2.670ns  (logic 0.583ns (21.835%)  route 2.087ns (78.165%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.949ns = ( 197.051 - 200.000 ) 
    Source Clock Delay      (SCD):    -2.346ns = ( 97.654 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    R2                   IBUF                         0.000   100.000 f  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.233   101.233    clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    94.272 f  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    95.934    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    96.030 f  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=285, routed)         1.624    97.654    RF_0/clk_out1
    SLICE_X3Y60          FDCE                                         r  RF_0/ready_q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y60          FDCE (Prop_fdce_C_Q)         0.459    98.113 r  RF_0/ready_q_reg/Q
                         net (fo=11, routed)          1.042    99.155    RF_state/ready
    SLICE_X7Y61          LUT6 (Prop_lut6_I5_O)        0.124    99.279 r  RF_state/counter_q[17]_i_1/O
                         net (fo=18, routed)          1.045   100.324    RF_state/counter_q[17]_i_1_n_0
    SLICE_X9Y64          FDCE                                         r  RF_state/counter_q_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    R2                   IBUF                         0.000   200.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.162   201.162    clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   193.944 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   195.525    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   195.617 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=285, routed)         1.435   197.051    RF_state/clk_out1
    SLICE_X9Y64          FDCE                                         r  RF_state/counter_q_reg[13]/C
                         clock pessimism              0.492   197.543    
                         clock uncertainty           -0.318   197.225    
    SLICE_X9Y64          FDCE (Setup_fdce_C_CE)      -0.205   197.020    RF_state/counter_q_reg[13]
  -------------------------------------------------------------------
                         required time                        197.020    
                         arrival time                        -100.324    
  -------------------------------------------------------------------
                         slack                                 96.696    

Slack (MET) :             96.703ns  (required time - arrival time)
  Source:                 RF_0/ready_q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            RF_state/counter_q_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        2.664ns  (logic 0.583ns (21.886%)  route 2.081ns (78.114%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.948ns = ( 197.052 - 200.000 ) 
    Source Clock Delay      (SCD):    -2.346ns = ( 97.654 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    R2                   IBUF                         0.000   100.000 f  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.233   101.233    clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    94.272 f  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    95.934    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    96.030 f  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=285, routed)         1.624    97.654    RF_0/clk_out1
    SLICE_X3Y60          FDCE                                         r  RF_0/ready_q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y60          FDCE (Prop_fdce_C_Q)         0.459    98.113 r  RF_0/ready_q_reg/Q
                         net (fo=11, routed)          1.042    99.155    RF_state/ready
    SLICE_X7Y61          LUT6 (Prop_lut6_I5_O)        0.124    99.279 r  RF_state/counter_q[17]_i_1/O
                         net (fo=18, routed)          1.039   100.318    RF_state/counter_q[17]_i_1_n_0
    SLICE_X11Y64         FDCE                                         r  RF_state/counter_q_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    R2                   IBUF                         0.000   200.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.162   201.162    clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   193.944 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   195.525    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   195.617 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=285, routed)         1.436   197.052    RF_state/clk_out1
    SLICE_X11Y64         FDCE                                         r  RF_state/counter_q_reg[15]/C
                         clock pessimism              0.492   197.544    
                         clock uncertainty           -0.318   197.226    
    SLICE_X11Y64         FDCE (Setup_fdce_C_CE)      -0.205   197.021    RF_state/counter_q_reg[15]
  -------------------------------------------------------------------
                         required time                        197.021    
                         arrival time                        -100.318    
  -------------------------------------------------------------------
                         slack                                 96.703    

Slack (MET) :             96.726ns  (required time - arrival time)
  Source:                 RF_state/cs_out_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            RF_0/addr_index_q_reg[2]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 fall@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.956ns  (logic 0.937ns (31.700%)  route 2.019ns (68.300%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.876ns = ( 97.124 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.350ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=285, routed)         1.620    -2.350    RF_state/clk_out1
    SLICE_X5Y61          FDCE                                         r  RF_state/cs_out_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y61          FDCE (Prop_fdce_C_Q)         0.456    -1.894 r  RF_state/cs_out_q_reg/Q
                         net (fo=11, routed)          1.055    -0.839    RF_state/cs_out
    SLICE_X4Y59          LUT3 (Prop_lut3_I2_O)        0.154    -0.685 r  RF_state/addr_index_q[2]_i_2/O
                         net (fo=2, routed)           0.964     0.279    RF_0/wait_index_q_reg[2]_0
    SLICE_X1Y58          LUT5 (Prop_lut5_I0_O)        0.327     0.606 r  RF_0/addr_index_q[2]_i_1/O
                         net (fo=1, routed)           0.000     0.606    RF_0/addr_index_q[2]_i_1_n_0
    SLICE_X1Y58          FDCE                                         r  RF_0/addr_index_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    R2                   IBUF                         0.000   100.000 f  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    93.944 f  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    95.526    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    95.617 f  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=285, routed)         1.508    97.124    RF_0/clk_out1
    SLICE_X1Y58          FDCE                                         r  RF_0/addr_index_q_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.492    97.616    
                         clock uncertainty           -0.318    97.298    
    SLICE_X1Y58          FDCE (Setup_fdce_C_D)        0.034    97.332    RF_0/addr_index_q_reg[2]
  -------------------------------------------------------------------
                         required time                         97.332    
                         arrival time                          -0.606    
  -------------------------------------------------------------------
                         slack                                 96.726    

Slack (MET) :             96.728ns  (required time - arrival time)
  Source:                 RF_state/data_out_q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            RF_0/sdi_q_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 fall@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.952ns  (logic 1.153ns (39.054%)  route 1.799ns (60.946%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.876ns = ( 97.124 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.348ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=285, routed)         1.622    -2.348    RF_state/clk_out1
    SLICE_X6Y58          FDCE                                         r  RF_state/data_out_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y58          FDCE (Prop_fdce_C_Q)         0.518    -1.830 r  RF_state/data_out_q_reg[5]/Q
                         net (fo=1, routed)           0.830    -1.000    RF_state/data6
    SLICE_X6Y57          LUT6 (Prop_lut6_I1_O)        0.124    -0.876 r  RF_state/sdi_q_i_10/O
                         net (fo=1, routed)           0.000    -0.876    RF_state/sdi_q_i_10_n_0
    SLICE_X6Y57          MUXF7 (Prop_muxf7_I1_O)      0.214    -0.662 r  RF_state/sdi_q_reg_i_4/O
                         net (fo=1, routed)           0.969     0.307    RF_0/sdi_q_reg_0
    SLICE_X3Y58          LUT6 (Prop_lut6_I3_O)        0.297     0.604 r  RF_0/sdi_q_i_1/O
                         net (fo=1, routed)           0.000     0.604    RF_0/sdi_d
    SLICE_X3Y58          FDCE                                         r  RF_0/sdi_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    R2                   IBUF                         0.000   100.000 f  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    93.944 f  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    95.526    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    95.617 f  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=285, routed)         1.508    97.124    RF_0/clk_out1
    SLICE_X3Y58          FDCE                                         r  RF_0/sdi_q_reg/C  (IS_INVERTED)
                         clock pessimism              0.492    97.616    
                         clock uncertainty           -0.318    97.298    
    SLICE_X3Y58          FDCE (Setup_fdce_C_D)        0.034    97.332    RF_0/sdi_q_reg
  -------------------------------------------------------------------
                         required time                         97.332    
                         arrival time                          -0.604    
  -------------------------------------------------------------------
                         slack                                 96.728    

Slack (MET) :             96.836ns  (required time - arrival time)
  Source:                 RF_0/ready_q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            RF_state/counter_q_reg[17]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        2.529ns  (logic 0.583ns (23.051%)  route 1.946ns (76.949%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.950ns = ( 197.050 - 200.000 ) 
    Source Clock Delay      (SCD):    -2.346ns = ( 97.654 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    R2                   IBUF                         0.000   100.000 f  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.233   101.233    clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    94.272 f  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    95.934    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    96.030 f  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=285, routed)         1.624    97.654    RF_0/clk_out1
    SLICE_X3Y60          FDCE                                         r  RF_0/ready_q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y60          FDCE (Prop_fdce_C_Q)         0.459    98.113 r  RF_0/ready_q_reg/Q
                         net (fo=11, routed)          1.042    99.155    RF_state/ready
    SLICE_X7Y61          LUT6 (Prop_lut6_I5_O)        0.124    99.279 r  RF_state/counter_q[17]_i_1/O
                         net (fo=18, routed)          0.904   100.183    RF_state/counter_q[17]_i_1_n_0
    SLICE_X9Y65          FDCE                                         r  RF_state/counter_q_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    R2                   IBUF                         0.000   200.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.162   201.162    clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   193.944 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   195.525    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   195.617 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=285, routed)         1.434   197.050    RF_state/clk_out1
    SLICE_X9Y65          FDCE                                         r  RF_state/counter_q_reg[17]/C
                         clock pessimism              0.492   197.542    
                         clock uncertainty           -0.318   197.224    
    SLICE_X9Y65          FDCE (Setup_fdce_C_CE)      -0.205   197.019    RF_state/counter_q_reg[17]
  -------------------------------------------------------------------
                         required time                        197.019    
                         arrival time                        -100.183    
  -------------------------------------------------------------------
                         slack                                 96.836    

Slack (MET) :             96.836ns  (required time - arrival time)
  Source:                 RF_0/ready_q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            RF_state/counter_q_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        2.529ns  (logic 0.583ns (23.051%)  route 1.946ns (76.949%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.950ns = ( 197.050 - 200.000 ) 
    Source Clock Delay      (SCD):    -2.346ns = ( 97.654 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    R2                   IBUF                         0.000   100.000 f  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.233   101.233    clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    94.272 f  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    95.934    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    96.030 f  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=285, routed)         1.624    97.654    RF_0/clk_out1
    SLICE_X3Y60          FDCE                                         r  RF_0/ready_q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y60          FDCE (Prop_fdce_C_Q)         0.459    98.113 r  RF_0/ready_q_reg/Q
                         net (fo=11, routed)          1.042    99.155    RF_state/ready
    SLICE_X7Y61          LUT6 (Prop_lut6_I5_O)        0.124    99.279 r  RF_state/counter_q[17]_i_1/O
                         net (fo=18, routed)          0.904   100.183    RF_state/counter_q[17]_i_1_n_0
    SLICE_X9Y65          FDCE                                         r  RF_state/counter_q_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    R2                   IBUF                         0.000   200.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.162   201.162    clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   193.944 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   195.525    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   195.617 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=285, routed)         1.434   197.050    RF_state/clk_out1
    SLICE_X9Y65          FDCE                                         r  RF_state/counter_q_reg[9]/C
                         clock pessimism              0.492   197.542    
                         clock uncertainty           -0.318   197.224    
    SLICE_X9Y65          FDCE (Setup_fdce_C_CE)      -0.205   197.019    RF_state/counter_q_reg[9]
  -------------------------------------------------------------------
                         required time                        197.019    
                         arrival time                        -100.183    
  -------------------------------------------------------------------
                         slack                                 96.836    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.248ns
    Source Clock Delay      (SCD):    -0.821ns
    Clock Pessimism Removal (CPR):    -0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=285, routed)         0.587    -0.821    uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X3Y67          FDRE                                         r  uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y67          FDRE (Prop_fdre_C_Q)         0.141    -0.680 r  uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.624    uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/Q
    SLICE_X3Y67          FDRE                                         r  uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=285, routed)         0.855    -1.248    uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X3Y67          FDRE                                         r  uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.427    -0.821    
    SLICE_X3Y67          FDRE (Hold_fdre_C_D)         0.075    -0.746    uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.746    
                         arrival time                          -0.624    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 RF_state/data_in_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            RF_state/data_out_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.141ns (64.638%)  route 0.077ns (35.362%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.243ns
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    -0.438ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=285, routed)         0.590    -0.818    RF_state/clk_out1
    SLICE_X7Y57          FDCE                                         r  RF_state/data_in_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y57          FDCE (Prop_fdce_C_Q)         0.141    -0.677 r  RF_state/data_in_q_reg[1]/Q
                         net (fo=8, routed)           0.077    -0.600    RF_state/data_in_q_reg_n_0_[1]
    SLICE_X6Y57          FDCE                                         r  RF_state/data_out_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=285, routed)         0.860    -1.243    RF_state/clk_out1
    SLICE_X6Y57          FDCE                                         r  RF_state/data_out_q_reg[1]/C
                         clock pessimism              0.438    -0.805    
    SLICE_X6Y57          FDCE (Hold_fdce_C_D)         0.076    -0.729    RF_state/data_out_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.729    
                         arrival time                          -0.600    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 pc_dut_0/addrout_q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.128ns (38.470%)  route 0.205ns (61.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.228ns
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=285, routed)         0.564    -0.844    pc_dut_0/clk_out1
    SLICE_X9Y55          FDCE                                         r  pc_dut_0/addrout_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y55          FDCE (Prop_fdce_C_Q)         0.128    -0.716 r  pc_dut_0/addrout_q_reg[2]/Q
                         net (fo=7, routed)           0.205    -0.511    mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB18_X0Y22         RAMB18E1                                     r  mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=285, routed)         0.876    -1.228    mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y22         RAMB18E1                                     r  mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.442    -0.785    
    RAMB18_X0Y22         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.129    -0.656    mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.656    
                         arrival time                          -0.511    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 pc_dut_0/addrout_q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.128ns (38.291%)  route 0.206ns (61.709%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.229ns
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=285, routed)         0.564    -0.844    pc_dut_0/clk_out1
    SLICE_X9Y55          FDCE                                         r  pc_dut_0/addrout_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y55          FDCE (Prop_fdce_C_Q)         0.128    -0.716 r  pc_dut_0/addrout_q_reg[2]/Q
                         net (fo=7, routed)           0.206    -0.509    mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB18_X0Y22         RAMB18E1                                     r  mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=285, routed)         0.875    -1.229    mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y22         RAMB18E1                                     r  mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.442    -0.786    
    RAMB18_X0Y22         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.129    -0.657    mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.657    
                         arrival time                          -0.509    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 pc_dut_0/addrout_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.141ns (35.118%)  route 0.261ns (64.882%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.229ns
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=285, routed)         0.564    -0.844    pc_dut_0/clk_out1
    SLICE_X9Y55          FDCE                                         r  pc_dut_0/addrout_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y55          FDCE (Prop_fdce_C_Q)         0.141    -0.703 r  pc_dut_0/addrout_q_reg[1]/Q
                         net (fo=8, routed)           0.261    -0.442    mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]
    RAMB18_X0Y22         RAMB18E1                                     r  mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=285, routed)         0.875    -1.229    mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y22         RAMB18E1                                     r  mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.442    -0.786    
    RAMB18_X0Y22         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183    -0.603    mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.603    
                         arrival time                          -0.442    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 uart_dut_0/uart/U0/UARTLITE_CORE_I/BAUD_RATE_I/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            uart_dut_0/uart/U0/UARTLITE_CORE_I/BAUD_RATE_I/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (62.962%)  route 0.109ns (37.038%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.258ns
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=285, routed)         0.578    -0.830    uart_dut_0/uart/U0/UARTLITE_CORE_I/BAUD_RATE_I/s_axi_aclk
    SLICE_X7Y74          FDRE                                         r  uart_dut_0/uart/U0/UARTLITE_CORE_I/BAUD_RATE_I/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y74          FDRE (Prop_fdre_C_Q)         0.141    -0.689 r  uart_dut_0/uart/U0/UARTLITE_CORE_I/BAUD_RATE_I/count_reg[3]/Q
                         net (fo=7, routed)           0.109    -0.579    uart_dut_0/uart/U0/UARTLITE_CORE_I/BAUD_RATE_I/count[3]
    SLICE_X6Y74          LUT6 (Prop_lut6_I1_O)        0.045    -0.534 r  uart_dut_0/uart/U0/UARTLITE_CORE_I/BAUD_RATE_I/count[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.534    uart_dut_0/uart/U0/UARTLITE_CORE_I/BAUD_RATE_I/count[0]_i_1_n_0
    SLICE_X6Y74          FDRE                                         r  uart_dut_0/uart/U0/UARTLITE_CORE_I/BAUD_RATE_I/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=285, routed)         0.845    -1.258    uart_dut_0/uart/U0/UARTLITE_CORE_I/BAUD_RATE_I/s_axi_aclk
    SLICE_X6Y74          FDRE                                         r  uart_dut_0/uart/U0/UARTLITE_CORE_I/BAUD_RATE_I/count_reg[0]/C
                         clock pessimism              0.441    -0.817    
    SLICE_X6Y74          FDRE (Hold_fdre_C_D)         0.121    -0.696    uart_dut_0/uart/U0/UARTLITE_CORE_I/BAUD_RATE_I/count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.696    
                         arrival time                          -0.534    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.186ns (69.797%)  route 0.080ns (30.203%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.250ns
    Source Clock Delay      (SCD):    -0.823ns
    Clock Pessimism Removal (CPR):    -0.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=285, routed)         0.585    -0.823    uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/s_axi_aclk
    SLICE_X1Y69          FDSE                                         r  uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y69          FDSE (Prop_fdse_C_Q)         0.141    -0.682 r  uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[1]/Q
                         net (fo=5, routed)           0.080    -0.601    uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/Q[1]
    SLICE_X0Y69          LUT6 (Prop_lut6_I0_O)        0.045    -0.556 r  uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i[3]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.556    uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/addr_i_p1[3]
    SLICE_X0Y69          FDSE                                         r  uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=285, routed)         0.853    -1.250    uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/s_axi_aclk
    SLICE_X0Y69          FDSE                                         r  uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[3]/C
                         clock pessimism              0.440    -0.810    
    SLICE_X0Y69          FDSE (Hold_fdse_C_D)         0.091    -0.719    uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[3]
  -------------------------------------------------------------------
                         required time                          0.719    
                         arrival time                          -0.556    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 pc_dut_0/addrout_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            pc_dut_0/addrout_q_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.686%)  route 0.111ns (37.314%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.270ns
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    -0.439ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=285, routed)         0.564    -0.844    pc_dut_0/clk_out1
    SLICE_X9Y55          FDCE                                         r  pc_dut_0/addrout_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y55          FDCE (Prop_fdce_C_Q)         0.141    -0.703 r  pc_dut_0/addrout_q_reg[0]/Q
                         net (fo=9, routed)           0.111    -0.592    pc_dut_0/Q[0]
    SLICE_X8Y55          LUT6 (Prop_lut6_I1_O)        0.045    -0.547 r  pc_dut_0/addrout_q[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.547    pc_dut_0/addrout_d[5]
    SLICE_X8Y55          FDCE                                         r  pc_dut_0/addrout_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=285, routed)         0.833    -1.270    pc_dut_0/clk_out1
    SLICE_X8Y55          FDCE                                         r  pc_dut_0/addrout_q_reg[5]/C
                         clock pessimism              0.439    -0.831    
    SLICE_X8Y55          FDCE (Hold_fdce_C_D)         0.121    -0.710    pc_dut_0/addrout_q_reg[5]
  -------------------------------------------------------------------
                         required time                          0.710    
                         arrival time                          -0.547    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 uart_dut_0/uart/U0/UARTLITE_CORE_I/BAUD_RATE_I/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            uart_dut_0/uart/U0/UARTLITE_CORE_I/BAUD_RATE_I/EN_16x_Baud_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.538%)  route 0.111ns (37.462%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.258ns
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=285, routed)         0.578    -0.830    uart_dut_0/uart/U0/UARTLITE_CORE_I/BAUD_RATE_I/s_axi_aclk
    SLICE_X7Y74          FDRE                                         r  uart_dut_0/uart/U0/UARTLITE_CORE_I/BAUD_RATE_I/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y74          FDRE (Prop_fdre_C_Q)         0.141    -0.689 f  uart_dut_0/uart/U0/UARTLITE_CORE_I/BAUD_RATE_I/count_reg[3]/Q
                         net (fo=7, routed)           0.111    -0.577    uart_dut_0/uart/U0/UARTLITE_CORE_I/BAUD_RATE_I/count[3]
    SLICE_X6Y74          LUT6 (Prop_lut6_I1_O)        0.045    -0.532 r  uart_dut_0/uart/U0/UARTLITE_CORE_I/BAUD_RATE_I/EN_16x_Baud/O
                         net (fo=1, routed)           0.000    -0.532    uart_dut_0/uart/U0/UARTLITE_CORE_I/BAUD_RATE_I/p_0_in
    SLICE_X6Y74          FDRE                                         r  uart_dut_0/uart/U0/UARTLITE_CORE_I/BAUD_RATE_I/EN_16x_Baud_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=285, routed)         0.845    -1.258    uart_dut_0/uart/U0/UARTLITE_CORE_I/BAUD_RATE_I/s_axi_aclk
    SLICE_X6Y74          FDRE                                         r  uart_dut_0/uart/U0/UARTLITE_CORE_I/BAUD_RATE_I/EN_16x_Baud_reg/C
                         clock pessimism              0.441    -0.817    
    SLICE_X6Y74          FDRE (Hold_fdre_C_D)         0.120    -0.697    uart_dut_0/uart/U0/UARTLITE_CORE_I/BAUD_RATE_I/EN_16x_Baud_reg
  -------------------------------------------------------------------
                         required time                          0.697    
                         arrival time                          -0.532    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/FIFO_Full_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.186ns (68.880%)  route 0.084ns (31.120%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.250ns
    Source Clock Delay      (SCD):    -0.823ns
    Clock Pessimism Removal (CPR):    -0.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=285, routed)         0.585    -0.823    uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/s_axi_aclk
    SLICE_X0Y69          FDRE                                         r  uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/FIFO_Full_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDRE (Prop_fdre_C_Q)         0.141    -0.682 r  uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/FIFO_Full_reg/Q
                         net (fo=5, routed)           0.084    -0.598    uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[0]_0
    SLICE_X1Y69          LUT6 (Prop_lut6_I3_O)        0.045    -0.553 r  uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.553    uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/addr_i_p1[1]
    SLICE_X1Y69          FDSE                                         r  uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=285, routed)         0.853    -1.250    uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/s_axi_aclk
    SLICE_X1Y69          FDSE                                         r  uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[1]/C
                         clock pessimism              0.440    -0.810    
    SLICE_X1Y69          FDSE (Hold_fdse_C_D)         0.092    -0.718    uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[1]
  -------------------------------------------------------------------
                         required time                          0.718    
                         arrival time                          -0.553    
  -------------------------------------------------------------------
                         slack                                  0.165    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB18_X0Y22     mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         200.000     197.424    RAMB18_X0Y22     mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y0    clk_wiz_dut/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         200.000     198.751    MMCME2_ADV_X1Y0  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDPE/C              n/a            1.000         200.000     199.000    SLICE_X2Y60      RF_0/FSM_onehot_curr_s_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X3Y59      RF_0/FSM_onehot_curr_s_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X3Y59      RF_0/FSM_onehot_curr_s_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X3Y59      RF_0/FSM_onehot_curr_s_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X3Y59      RF_0/FSM_onehot_curr_s_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X1Y58      RF_0/addr_index_q_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       200.000     13.360     MMCME2_ADV_X1Y0  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         100.000     99.020     SLICE_X2Y74      uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg[13]_srl14___UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_12/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         100.000     99.020     SLICE_X2Y74      uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg[13]_srl14___UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_12/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         100.000     99.020     SLICE_X6Y73      uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[13]_srl13___UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_11/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         100.000     99.020     SLICE_X6Y73      uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[13]_srl13___UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_11/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         100.000     99.020     SLICE_X2Y69      uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         100.000     99.020     SLICE_X2Y69      uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         100.000     99.020     SLICE_X2Y69      uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         100.000     99.020     SLICE_X2Y69      uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         100.000     99.020     SLICE_X2Y69      uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         100.000     99.020     SLICE_X2Y69      uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         100.000     99.020     SLICE_X2Y74      uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg[13]_srl14___UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_12/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         100.000     99.020     SLICE_X2Y74      uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg[13]_srl14___UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_12/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         100.000     99.020     SLICE_X6Y73      uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[13]_srl13___UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_11/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         100.000     99.020     SLICE_X6Y73      uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[13]_srl13___UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_11/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         100.000     99.020     SLICE_X2Y69      uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         100.000     99.020     SLICE_X2Y69      uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         100.000     99.020     SLICE_X2Y69      uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         100.000     99.020     SLICE_X2Y69      uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         100.000     99.020     SLICE_X2Y69      uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         100.000     99.020     SLICE_X2Y69      uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clk_wiz_dut/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y1    clk_wiz_dut/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  clk_wiz_dut/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  clk_wiz_dut/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  clk_wiz_dut/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  clk_wiz_dut/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.772ns  (logic 1.446ns (38.344%)  route 2.326ns (61.656%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.883ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.883ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 r  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    V12                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  uart_rx_IBUF_inst/O
                         net (fo=1, routed)           2.326     3.772    uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/rx
    SLICE_X3Y67          FDRE                                         r  uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -6.056 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -4.474    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.383 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=285, routed)         1.501    -2.883    uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X3Y67          FDRE                                         r  uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.113ns  (logic 0.215ns (19.295%)  route 0.898ns (80.705%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.248ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.248ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 r  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    V12                  IBUF (Prop_ibuf_I_O)         0.215     0.215 r  uart_rx_IBUF_inst/O
                         net (fo=1, routed)           0.898     1.113    uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/rx
    SLICE_X3Y67          FDRE                                         r  uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=285, routed)         0.855    -1.248    uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X3Y67          FDRE                                         r  uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 intr_in
                            (input port)
  Destination:            intr_out_2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.602ns  (logic 4.977ns (57.862%)  route 3.625ns (42.138%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 r  intr_in (IN)
                         net (fo=0)                   0.000     0.000    intr_in
    U16                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  intr_in_IBUF_inst/O
                         net (fo=4, routed)           3.625     5.079    intr_out_2_OBUF
    E18                  OBUF (Prop_obuf_I_O)         3.523     8.602 r  intr_out_2_OBUF_inst/O
                         net (fo=0)                   0.000     8.602    intr_out_2
    E18                                                               r  intr_out_2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 intr_in
                            (input port)
  Destination:            intr_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.195ns  (logic 4.962ns (68.967%)  route 2.233ns (31.033%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 r  intr_in (IN)
                         net (fo=0)                   0.000     0.000    intr_in
    U16                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  intr_in_IBUF_inst/O
                         net (fo=4, routed)           2.233     3.687    intr_out_2_OBUF
    R18                  OBUF (Prop_obuf_I_O)         3.508     7.195 r  intr_out_OBUF_inst/O
                         net (fo=0)                   0.000     7.195    intr_out
    R18                                                               r  intr_out (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 intr_in
                            (input port)
  Destination:            intr_out
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.956ns  (logic 1.432ns (73.170%)  route 0.525ns (26.830%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 r  intr_in (IN)
                         net (fo=0)                   0.000     0.000    intr_in
    U16                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  intr_in_IBUF_inst/O
                         net (fo=4, routed)           0.525     0.747    intr_out_2_OBUF
    R18                  OBUF (Prop_obuf_I_O)         1.209     1.956 r  intr_out_OBUF_inst/O
                         net (fo=0)                   0.000     1.956    intr_out
    R18                                                               r  intr_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 intr_in
                            (input port)
  Destination:            intr_out_2
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.623ns  (logic 1.446ns (55.141%)  route 1.177ns (44.859%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 r  intr_in (IN)
                         net (fo=0)                   0.000     0.000    intr_in
    U16                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  intr_in_IBUF_inst/O
                         net (fo=4, routed)           1.177     1.399    intr_out_2_OBUF
    E18                  OBUF (Prop_obuf_I_O)         1.224     2.623 r  intr_out_2_OBUF_inst/O
                         net (fo=0)                   0.000     2.623    intr_out_2
    E18                                                               r  intr_out_2 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RF_0/cs_q_reg_lopt_replica/C
                            (falling edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cs
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.357ns  (logic 4.171ns (56.690%)  route 3.187ns (43.310%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    R2                   IBUF                         0.000   100.000 f  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.233   101.233    clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    94.272 f  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    95.934    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    96.030 f  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=285, routed)         1.625    97.655    RF_0/clk_out1
    SLICE_X2Y58          FDPE                                         r  RF_0/cs_q_reg_lopt_replica/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y58          FDPE (Prop_fdpe_C_Q)         0.484    98.139 r  RF_0/cs_q_reg_lopt_replica/Q
                         net (fo=1, routed)           3.187   101.325    lopt
    U15                  OBUF (Prop_obuf_I_O)         3.687   105.012 r  cs_OBUF_inst/O
                         net (fo=0)                   0.000   105.012    cs
    U15                                                               r  cs (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RF_0/sdi_q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            sdi
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.143ns  (logic 3.968ns (55.555%)  route 3.175ns (44.445%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    R2                   IBUF                         0.000   100.000 f  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.233   101.233    clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    94.272 f  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    95.934    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    96.030 f  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=285, routed)         1.625    97.655    RF_0/clk_out1
    SLICE_X3Y58          FDCE                                         r  RF_0/sdi_q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y58          FDCE (Prop_fdce_C_Q)         0.459    98.114 r  RF_0/sdi_q_reg/Q
                         net (fo=1, routed)           3.175   101.288    sdi_OBUF
    V16                  OBUF (Prop_obuf_I_O)         3.509   104.798 r  sdi_OBUF_inst/O
                         net (fo=0)                   0.000   104.798    sdi
    V16                                                               r  sdi (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RF_0/data_out_q_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            data_out_s
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.521ns  (logic 4.024ns (61.702%)  route 2.497ns (38.298%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    R2                   IBUF                         0.000   100.000 f  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.233   101.233    clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    94.272 f  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    95.934    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    96.030 f  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=285, routed)         1.626    97.656    RF_0/clk_out1
    SLICE_X2Y56          FDRE                                         r  RF_0/data_out_q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y56          FDRE (Prop_fdre_C_Q)         0.524    98.180 r  RF_0/data_out_q_reg/Q
                         net (fo=1, routed)           2.497   100.677    data_out_s_OBUF
    P18                  OBUF (Prop_obuf_I_O)         3.500   104.177 r  data_out_s_OBUF_inst/O
                         net (fo=0)                   0.000   104.177    data_out_s
    P18                                                               r  data_out_s (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            sck
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.193ns  (logic 3.603ns (43.973%)  route 4.591ns (56.027%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    R2                   IBUF                         0.000   100.000 f  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.233   101.233    clk_wiz_dut/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    94.272 f  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    95.934    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    96.030 f  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=285, routed)         2.929    98.959    sck_OBUF
    U18                  OBUF (Prop_obuf_I_O)         3.507   102.466 f  sck_OBUF_inst/O
                         net (fo=0)                   0.000   102.466    sck
    U18                                                               f  sck (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            uart_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.925ns  (logic 3.932ns (49.612%)  route 3.993ns (50.388%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=285, routed)         1.611    -2.359    uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X5Y69          FDSE                                         r  uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y69          FDSE (Prop_fdse_C_Q)         0.456    -1.903 r  uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/Q
                         net (fo=1, routed)           3.993     2.090    uart_tx_OBUF
    R12                  OBUF (Prop_obuf_I_O)         3.476     5.566 r  uart_tx_OBUF_inst/O
                         net (fo=0)                   0.000     5.566    uart_tx
    R12                                                               r  uart_tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RF_state/rst_n_q_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            n_rst
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.670ns  (logic 4.019ns (52.402%)  route 3.651ns (47.598%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=285, routed)         1.550    -2.420    RF_state/clk_out1
    SLICE_X8Y65          FDPE                                         r  RF_state/rst_n_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y65          FDPE (Prop_fdpe_C_Q)         0.518    -1.902 r  RF_state/rst_n_q_reg/Q
                         net (fo=1, routed)           3.651     1.749    n_rst_OBUF
    P13                  OBUF (Prop_obuf_I_O)         3.501     5.250 r  n_rst_OBUF_inst/O
                         net (fo=0)                   0.000     5.250    n_rst
    P13                                                               r  n_rst (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RF_state/Tx_ready_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Tx_ready
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.843ns  (logic 3.976ns (68.053%)  route 1.867ns (31.947%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=285, routed)         1.618    -2.352    RF_state/clk_out1
    SLICE_X0Y66          FDCE                                         r  RF_state/Tx_ready_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y66          FDCE (Prop_fdce_C_Q)         0.456    -1.896 r  RF_state/Tx_ready_q_reg/Q
                         net (fo=1, routed)           1.867    -0.030    Tx_ready_OBUF
    G17                  OBUF (Prop_obuf_I_O)         3.520     3.491 r  Tx_ready_OBUF_inst/O
                         net (fo=0)                   0.000     3.491    Tx_ready
    G17                                                               r  Tx_ready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            empty_led
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.652ns  (logic 3.979ns (70.394%)  route 1.673ns (29.606%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=285, routed)         1.621    -2.349    fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X0Y63          FDSE                                         r  fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y63          FDSE (Prop_fdse_C_Q)         0.456    -1.893 r  fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/Q
                         net (fo=1, routed)           1.673    -0.220    empty_led_OBUF
    E13                  OBUF (Prop_obuf_I_O)         3.523     3.303 r  empty_led_OBUF_inst/O
                         net (fo=0)                   0.000     3.303    empty_led
    E13                                                               r  empty_led (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            full_led
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.639ns  (logic 3.974ns (70.466%)  route 1.666ns (29.534%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=285, routed)         1.621    -2.349    fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X0Y63          FDRE                                         r  fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y63          FDRE (Prop_fdre_C_Q)         0.456    -1.893 r  fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/Q
                         net (fo=1, routed)           1.666    -0.228    full_led_OBUF
    H15                  OBUF (Prop_obuf_I_O)         3.518     3.290 r  full_led_OBUF_inst/O
                         net (fo=0)                   0.000     3.290    full_led
    H15                                                               r  full_led (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            sck
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.461ns  (logic 1.234ns (50.136%)  route 1.227ns (49.864%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clk_wiz_dut/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=285, routed)         0.741    -0.666    sck_OBUF
    U18                  OBUF (Prop_obuf_I_O)         1.208     0.542 r  sck_OBUF_inst/O
                         net (fo=0)                   0.000     0.542    sck
    U18                                                               r  sck (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            full_led
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.692ns  (logic 1.360ns (80.398%)  route 0.332ns (19.602%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=285, routed)         0.589    -0.819    fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X0Y63          FDRE                                         r  fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y63          FDRE (Prop_fdre_C_Q)         0.141    -0.678 r  fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/Q
                         net (fo=1, routed)           0.332    -0.346    full_led_OBUF
    H15                  OBUF (Prop_obuf_I_O)         1.219     0.873 r  full_led_OBUF_inst/O
                         net (fo=0)                   0.000     0.873    full_led
    H15                                                               r  full_led (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            empty_led
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.709ns  (logic 1.365ns (79.848%)  route 0.344ns (20.152%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=285, routed)         0.589    -0.819    fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X0Y63          FDSE                                         r  fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y63          FDSE (Prop_fdse_C_Q)         0.141    -0.678 r  fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/Q
                         net (fo=1, routed)           0.344    -0.333    empty_led_OBUF
    E13                  OBUF (Prop_obuf_I_O)         1.224     0.891 r  empty_led_OBUF_inst/O
                         net (fo=0)                   0.000     0.891    empty_led
    E13                                                               r  empty_led (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RF_state/Tx_ready_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Tx_ready
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.767ns  (logic 1.362ns (77.101%)  route 0.405ns (22.899%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=285, routed)         0.588    -0.820    RF_state/clk_out1
    SLICE_X0Y66          FDCE                                         r  RF_state/Tx_ready_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y66          FDCE (Prop_fdce_C_Q)         0.141    -0.679 r  RF_state/Tx_ready_q_reg/Q
                         net (fo=1, routed)           0.405    -0.274    Tx_ready_OBUF
    G17                  OBUF (Prop_obuf_I_O)         1.221     0.947 r  Tx_ready_OBUF_inst/O
                         net (fo=0)                   0.000     0.947    Tx_ready
    G17                                                               r  Tx_ready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RF_state/rst_n_q_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            n_rst
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.590ns  (logic 1.367ns (52.773%)  route 1.223ns (47.227%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=285, routed)         0.560    -0.848    RF_state/clk_out1
    SLICE_X8Y65          FDPE                                         r  RF_state/rst_n_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y65          FDPE (Prop_fdpe_C_Q)         0.164    -0.684 r  RF_state/rst_n_q_reg/Q
                         net (fo=1, routed)           1.223     0.539    n_rst_OBUF
    P13                  OBUF (Prop_obuf_I_O)         1.203     1.742 r  n_rst_OBUF_inst/O
                         net (fo=0)                   0.000     1.742    n_rst
    P13                                                               r  n_rst (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            uart_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.664ns  (logic 1.318ns (49.492%)  route 1.345ns (50.508%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=285, routed)         0.583    -0.825    uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X5Y69          FDSE                                         r  uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y69          FDSE (Prop_fdse_C_Q)         0.141    -0.684 r  uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/Q
                         net (fo=1, routed)           1.345     0.662    uart_tx_OBUF
    R12                  OBUF (Prop_obuf_I_O)         1.177     1.839 r  uart_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.839    uart_tx
    R12                                                               r  uart_tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RF_0/data_out_q_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            data_out_s
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.038ns  (logic 1.368ns (67.108%)  route 0.670ns (32.892%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    R2                   IBUF                         0.000   100.000 f  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.440   100.440    clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    98.081 f  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    98.567    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    98.593 f  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=285, routed)         0.593    99.185    RF_0/clk_out1
    SLICE_X2Y56          FDRE                                         r  RF_0/data_out_q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y56          FDRE (Prop_fdre_C_Q)         0.167    99.352 r  RF_0/data_out_q_reg/Q
                         net (fo=1, routed)           0.670   100.023    data_out_s_OBUF
    P18                  OBUF (Prop_obuf_I_O)         1.201   101.224 r  data_out_s_OBUF_inst/O
                         net (fo=0)                   0.000   101.224    data_out_s
    P18                                                               r  data_out_s (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RF_0/sdi_q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            sdi
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.348ns  (logic 1.356ns (57.766%)  route 0.992ns (42.234%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    R2                   IBUF                         0.000   100.000 f  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.440   100.440    clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    98.081 f  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    98.567    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    98.593 f  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=285, routed)         0.592    99.184    RF_0/clk_out1
    SLICE_X3Y58          FDCE                                         r  RF_0/sdi_q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y58          FDCE (Prop_fdce_C_Q)         0.146    99.330 r  RF_0/sdi_q_reg/Q
                         net (fo=1, routed)           0.992   100.322    sdi_OBUF
    V16                  OBUF (Prop_obuf_I_O)         1.210   101.532 r  sdi_OBUF_inst/O
                         net (fo=0)                   0.000   101.532    sdi
    V16                                                               r  sdi (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RF_0/cs_q_reg_lopt_replica/C
                            (falling edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cs
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.423ns  (logic 1.416ns (58.451%)  route 1.007ns (41.549%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    R2                   IBUF                         0.000   100.000 f  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.440   100.440    clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    98.081 f  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    98.567    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    98.593 f  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=285, routed)         0.592    99.184    RF_0/clk_out1
    SLICE_X2Y58          FDPE                                         r  RF_0/cs_q_reg_lopt_replica/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y58          FDPE (Prop_fdpe_C_Q)         0.151    99.335 r  RF_0/cs_q_reg_lopt_replica/Q
                         net (fo=1, routed)           1.007   100.342    lopt
    U15                  OBUF (Prop_obuf_I_O)         1.265   101.607 r  cs_OBUF_inst/O
                         net (fo=0)                   0.000   101.607    cs
    U15                                                               r  cs (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_dut/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_wiz_dut/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.375ns  (logic 0.029ns (2.109%)  route 1.346ns (97.891%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.480ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    R2                   IBUF                         0.000    25.000 f  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.480    25.480    clk_wiz_dut/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.142    22.338 f  clk_wiz_dut/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530    22.868    clk_wiz_dut/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    22.896 f  clk_wiz_dut/inst/clkf_buf/O
                         net (fo=1, routed)           0.817    23.713    clk_wiz_dut/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  clk_wiz_dut/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_dut/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_wiz_dut/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.130ns  (logic 0.091ns (2.908%)  route 3.038ns (97.092%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.480ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    clk_wiz_dut/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.217    -6.056 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -4.474    clk_wiz_dut/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -4.383 r  clk_wiz_dut/inst/clkf_buf/O
                         net (fo=1, routed)           1.457    -2.926    clk_wiz_dut/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  clk_wiz_dut/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CLK100MHZ
                            (clock source 'sys_clk_pin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.590ns  (logic 4.352ns (50.661%)  route 4.238ns (49.339%))
  Logic Levels:           2  (IBUF=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    R2                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.854     5.854 f  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           4.238    10.093    CLK100MHZ_IBUF
    P17                  OBUF (Prop_obuf_I_O)         3.498    13.590 f  clk_out_OBUF_inst/O
                         net (fo=0)                   0.000    13.590    clk_out
    P17                                                               f  clk_out (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CLK100MHZ
                            (clock source 'sys_clk_pin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_out
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.109ns  (logic 1.518ns (48.841%)  route 1.590ns (51.159%))
  Logic Levels:           2  (IBUF=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.590     1.910    CLK100MHZ_IBUF
    P17                  OBUF (Prop_obuf_I_O)         1.199     3.109 r  clk_out_OBUF_inst/O
                         net (fo=0)                   0.000     3.109    clk_out
    P17                                                               r  clk_out (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay           268 Endpoints
Min Delay           268 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 intr_in
                            (input port)
  Destination:            RF_state/FSM_sequential_curr_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.399ns  (logic 2.056ns (32.133%)  route 4.343ns (67.867%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -2.880ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.880ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 r  intr_in (IN)
                         net (fo=0)                   0.000     0.000    intr_in
    U16                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  intr_in_IBUF_inst/O
                         net (fo=4, routed)           2.579     4.033    RF_state/intr_out_2_OBUF
    SLICE_X0Y61          LUT4 (Prop_lut4_I1_O)        0.152     4.185 r  RF_state/FSM_sequential_curr_state[1]_i_4/O
                         net (fo=2, routed)           0.804     4.989    RF_state/FSM_sequential_curr_state[1]_i_4_n_0
    SLICE_X3Y61          LUT6 (Prop_lut6_I5_O)        0.326     5.315 f  RF_state/FSM_sequential_curr_state[0]_i_3/O
                         net (fo=1, routed)           0.960     6.275    RF_state/FSM_sequential_curr_state[0]_i_3_n_0
    SLICE_X4Y61          LUT6 (Prop_lut6_I2_O)        0.124     6.399 r  RF_state/FSM_sequential_curr_state[0]_i_1/O
                         net (fo=1, routed)           0.000     6.399    RF_state/next_state__0[0]
    SLICE_X4Y61          FDCE                                         r  RF_state/FSM_sequential_curr_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -6.056 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -4.474    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.383 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=285, routed)         1.504    -2.880    RF_state/clk_out1
    SLICE_X4Y61          FDCE                                         r  RF_state/FSM_sequential_curr_state_reg[0]/C

Slack:                    inf
  Source:                 intr_in
                            (input port)
  Destination:            RF_state/FSM_sequential_curr_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.460ns  (logic 1.932ns (35.388%)  route 3.528ns (64.612%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -2.880ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.880ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 f  intr_in (IN)
                         net (fo=0)                   0.000     0.000    intr_in
    U16                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  intr_in_IBUF_inst/O
                         net (fo=4, routed)           2.579     4.033    RF_state/intr_out_2_OBUF
    SLICE_X0Y61          LUT4 (Prop_lut4_I1_O)        0.152     4.185 f  RF_state/FSM_sequential_curr_state[1]_i_4/O
                         net (fo=2, routed)           0.949     5.134    RF_state/FSM_sequential_curr_state[1]_i_4_n_0
    SLICE_X6Y61          LUT6 (Prop_lut6_I3_O)        0.326     5.460 r  RF_state/FSM_sequential_curr_state[1]_i_1/O
                         net (fo=1, routed)           0.000     5.460    RF_state/next_state__0[1]
    SLICE_X6Y61          FDCE                                         r  RF_state/FSM_sequential_curr_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -6.056 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -4.474    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.383 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=285, routed)         1.504    -2.880    RF_state/clk_out1
    SLICE_X6Y61          FDCE                                         r  RF_state/FSM_sequential_curr_state_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.265ns  (logic 1.618ns (30.725%)  route 3.647ns (69.275%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.907ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.907ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  rst_IBUF_inst/O
                         net (fo=238, routed)         3.168     4.634    mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/pwropt_1
    SLICE_X8Y57          LUT2 (Prop_lut2_I0_O)        0.152     4.786 r  mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_ENBWREN_cooolgate_en_gate_4/O
                         net (fo=1, routed)           0.479     5.265    mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_ENBWREN_cooolgate_en_sig_3
    RAMB18_X0Y22         RAMB18E1                                     r  mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -6.056 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -4.474    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.383 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=285, routed)         1.476    -2.907    mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y22         RAMB18E1                                     r  mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[2].fifo_din_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.119ns  (logic 1.590ns (31.055%)  route 3.529ns (68.945%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.894ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.894ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  rst_IBUF_inst/O
                         net (fo=238, routed)         2.549     4.015    uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0
    SLICE_X4Y72          LUT2 (Prop_lut2_I1_O)        0.124     4.139 r  uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1/O
                         net (fo=7, routed)           0.980     5.119    uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1_n_0
    SLICE_X6Y75          FDRE                                         r  uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[2].fifo_din_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -6.056 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -4.474    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.383 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=285, routed)         1.490    -2.894    uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X6Y75          FDRE                                         r  uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[2].fifo_din_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[3].fifo_din_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.119ns  (logic 1.590ns (31.055%)  route 3.529ns (68.945%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.894ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.894ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  rst_IBUF_inst/O
                         net (fo=238, routed)         2.549     4.015    uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0
    SLICE_X4Y72          LUT2 (Prop_lut2_I1_O)        0.124     4.139 r  uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1/O
                         net (fo=7, routed)           0.980     5.119    uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1_n_0
    SLICE_X6Y75          FDRE                                         r  uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[3].fifo_din_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -6.056 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -4.474    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.383 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=285, routed)         1.490    -2.894    uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X6Y75          FDRE                                         r  uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[3].fifo_din_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.090ns  (logic 1.590ns (31.231%)  route 3.500ns (68.769%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.909ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.909ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  rst_IBUF_inst/O
                         net (fo=238, routed)         3.168     4.634    mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/pwropt_1
    SLICE_X8Y57          LUT2 (Prop_lut2_I0_O)        0.124     4.758 r  mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_ENARDEN_cooolgate_en_gate_2/O
                         net (fo=1, routed)           0.332     5.090    mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_ENARDEN_cooolgate_en_sig_2
    RAMB18_X0Y22         RAMB18E1                                     r  mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -6.056 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -4.474    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.383 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=285, routed)         1.474    -2.909    mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y22         RAMB18E1                                     r  mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.022ns  (logic 1.590ns (31.652%)  route 3.432ns (68.348%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.886ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.886ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  rst_IBUF_inst/O
                         net (fo=238, routed)         2.779     4.245    uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/s_axi_aresetn
    SLICE_X3Y72          LUT2 (Prop_lut2_I1_O)        0.124     4.369 r  uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i[4]_i_1__0/O
                         net (fo=6, routed)           0.653     5.022    uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]
    SLICE_X0Y69          FDSE                                         r  uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -6.056 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -4.474    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.383 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=285, routed)         1.498    -2.886    uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/s_axi_aclk
    SLICE_X0Y69          FDSE                                         r  uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/FIFO_Full_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.022ns  (logic 1.590ns (31.652%)  route 3.432ns (68.348%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.886ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.886ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  rst_IBUF_inst/O
                         net (fo=238, routed)         2.779     4.245    uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/s_axi_aresetn
    SLICE_X3Y72          LUT2 (Prop_lut2_I1_O)        0.124     4.369 r  uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i[4]_i_1__0/O
                         net (fo=6, routed)           0.653     5.022    uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I_n_6
    SLICE_X0Y69          FDRE                                         r  uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/FIFO_Full_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -6.056 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -4.474    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.383 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=285, routed)         1.498    -2.886    uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/s_axi_aclk
    SLICE_X0Y69          FDRE                                         r  uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/FIFO_Full_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.018ns  (logic 1.590ns (31.680%)  route 3.428ns (68.320%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.886ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.886ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  rst_IBUF_inst/O
                         net (fo=238, routed)         2.779     4.245    uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/s_axi_aresetn
    SLICE_X3Y72          LUT2 (Prop_lut2_I1_O)        0.124     4.369 r  uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i[4]_i_1__0/O
                         net (fo=6, routed)           0.649     5.018    uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]
    SLICE_X1Y69          FDSE                                         r  uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -6.056 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -4.474    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.383 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=285, routed)         1.498    -2.886    uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/s_axi_aclk
    SLICE_X1Y69          FDSE                                         r  uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.018ns  (logic 1.590ns (31.680%)  route 3.428ns (68.320%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.886ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.886ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  rst_IBUF_inst/O
                         net (fo=238, routed)         2.779     4.245    uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/s_axi_aresetn
    SLICE_X3Y72          LUT2 (Prop_lut2_I1_O)        0.124     4.369 r  uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i[4]_i_1__0/O
                         net (fo=6, routed)           0.649     5.018    uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]
    SLICE_X1Y69          FDSE                                         r  uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -6.056 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -4.474    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.383 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=285, routed)         1.498    -2.886    uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/s_axi_aclk
    SLICE_X1Y69          FDSE                                         r  uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.638ns  (logic 0.234ns (36.614%)  route 0.404ns (63.386%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.245ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.245ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  rst_IBUF_inst/O
                         net (fo=238, routed)         0.404     0.638    fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/srst
    SLICE_X1Y63          FDRE                                         r  fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=285, routed)         0.858    -1.245    fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X1Y63          FDRE                                         r  fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.638ns  (logic 0.234ns (36.614%)  route 0.404ns (63.386%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.245ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.245ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  rst_IBUF_inst/O
                         net (fo=238, routed)         0.404     0.638    fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/srst
    SLICE_X1Y63          FDRE                                         r  fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=285, routed)         0.858    -1.245    fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X1Y63          FDRE                                         r  fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.638ns  (logic 0.234ns (36.614%)  route 0.404ns (63.386%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.245ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.245ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  rst_IBUF_inst/O
                         net (fo=238, routed)         0.404     0.638    fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/srst
    SLICE_X1Y63          FDRE                                         r  fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=285, routed)         0.858    -1.245    fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X1Y63          FDRE                                         r  fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.638ns  (logic 0.234ns (36.614%)  route 0.404ns (63.386%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.245ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.245ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  rst_IBUF_inst/O
                         net (fo=238, routed)         0.404     0.638    fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/srst
    SLICE_X1Y63          FDRE                                         r  fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=285, routed)         0.858    -1.245    fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X1Y63          FDRE                                         r  fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[9]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.642ns  (logic 0.234ns (36.366%)  route 0.409ns (63.634%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.245ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.245ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  rst_IBUF_inst/O
                         net (fo=238, routed)         0.409     0.642    fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/srst
    SLICE_X0Y63          FDSE                                         r  fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=285, routed)         0.858    -1.245    fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X0Y63          FDSE                                         r  fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.642ns  (logic 0.234ns (36.366%)  route 0.409ns (63.634%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.245ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.245ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  rst_IBUF_inst/O
                         net (fo=238, routed)         0.409     0.642    fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/srst
    SLICE_X0Y63          FDSE                                         r  fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=285, routed)         0.858    -1.245    fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X0Y63          FDSE                                         r  fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.642ns  (logic 0.234ns (36.366%)  route 0.409ns (63.634%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.245ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.245ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  rst_IBUF_inst/O
                         net (fo=238, routed)         0.409     0.642    fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/srst
    SLICE_X0Y63          FDRE                                         r  fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=285, routed)         0.858    -1.245    fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X0Y63          FDRE                                         r  fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.642ns  (logic 0.234ns (36.366%)  route 0.409ns (63.634%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.245ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.245ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  rst_IBUF_inst/O
                         net (fo=238, routed)         0.409     0.642    fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/srst
    SLICE_X0Y63          FDRE                                         r  fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=285, routed)         0.858    -1.245    fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X0Y63          FDRE                                         r  fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.643ns  (logic 0.234ns (36.356%)  route 0.409ns (63.644%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.244ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.244ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  rst_IBUF_inst/O
                         net (fo=238, routed)         0.409     0.643    fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/srst
    SLICE_X2Y62          FDRE                                         r  fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=285, routed)         0.859    -1.244    fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X2Y62          FDRE                                         r  fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.643ns  (logic 0.234ns (36.356%)  route 0.409ns (63.644%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.244ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.244ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  rst_IBUF_inst/O
                         net (fo=238, routed)         0.409     0.643    fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/srst
    SLICE_X2Y62          FDRE                                         r  fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=285, routed)         0.859    -1.244    fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X2Y62          FDRE                                         r  fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C





