# compile verilog/system verilog design source files
sv xil_defaultlib  "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv"
verilog xil_defaultlib  "../../../uart.srcs/sources_1/new/uart_tx.v"
verilog xil_defaultlib  "../../../uart.srcs/sources_1/new/uart_rx.v"
verilog xil_defaultlib  "../../../uart.srcs/sources_1/new/mod_m_counter.v"
verilog xil_defaultlib  "../../../uart.srcs/sources_1/new/fifo.v"
verilog xil_defaultlib  "../../../uart.srcs/sources_1/imports/new/clk_wiz_0_clk_wiz.v"
verilog xil_defaultlib  "../../../uart.srcs/sources_1/new/write_unit.v"
verilog xil_defaultlib  "../../../uart.srcs/sources_1/new/read_unit.v"
verilog xil_defaultlib  "../../../uart.srcs/sources_1/new/uart_top.v"
verilog xil_defaultlib  "../../../uart.srcs/sources_1/imports/new/clk_wiz_0.v"
verilog xil_defaultlib  "../../../uart.srcs/sources_1/new/top.v"
verilog xil_defaultlib  "../../../uart.srcs/sim_1/new/tb_top.v"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
