---_PATH_START_---mem/fifo_wrapper/as6d_vp_fwft_afifo_1r1w_4096x128_afifo_wrapper.v---_PATH_END_---
module as6d_vp_fwft_afifo_1r1w_4096x128_afifo_wrapper(/*AUTOARG*/
   // Outputs
   prog_full, full, ecc_fault, prog_empty, empty, rd_data, rd_data_val,
   single_err, double_err, ovf_int, udf_int, data_count,
   // Inputs
   wr_rst_n, wr_clk, wr_en, wr_data, prog_full_assert_cfg,reg_dft_tpram_config,
   prog_full_negate_cfg, ecc_addr_protect_en, ecc_fault_detc_en, ecc_bypass,
   ram_bypass, rd_rst_n, rd_clk, rd_en
   );


    // -----------------------------------------------------------------------------
    // parameter declaration
    // -----------------------------------------------------------------------------

    parameter   FLIPFLOP                = 0;
    parameter   ADDR_WIDTH              = 12;
    parameter   DATA_WIDTH              = 128;
    parameter   PROG_EMPTY_ASSERT       = 4;             //fifo data count threshold of prog empty assert
    parameter   PROG_EMPTY_NEGATE       = 4;             //fifo data count threshold of prog empty negate
    parameter   FIFO_DEEP               = 1<<ADDR_WIDTH;
    parameter   RAM_PIPE_STAGE          = 2;             //RAM read dalay

    //output ports
    output                   prog_full;                  //prog_full
    output                   full;                       //full

    output                   prog_empty;                 //prog_empty
    output                   empty;                      //empty
    output  [DATA_WIDTH-1:0] rd_data;                    //rd_data
    output                   rd_data_val;                //output data valid
    output                   ecc_fault;                  //
    output                   single_err;
    output                   double_err;
    output                   ovf_int;                    //write over flow interrupt  1=interrupt 0=no interrupt (wr_clk domain)
    output                   udf_int;                    //read  under flow interrupt  1=interrupt 0=no interrupt (rd_clk domain)
    output [ADDR_WIDTH:0]    data_count;

    //input ports
    input  [8:0]             reg_dft_tpram_config;
    input                    wr_rst_n;                   //fifo reset
    input                    wr_clk;                     //write clock
    input                    wr_en;                      //input write enable
    input  [DATA_WIDTH-1:0]  wr_data;                    //be writed data
    input  [ADDR_WIDTH:0]    prog_full_assert_cfg;       //FIFO almost full assert config
    input  [ADDR_WIDTH:0]    prog_full_negate_cfg;       //FIFO almost full negate config
    input                    ecc_addr_protect_en;
    input                    ecc_fault_detc_en;
    input                    ecc_bypass;

    input                    ram_bypass;                 //
    input                    rd_rst_n;                   //fifo reset
    input                    rd_clk;                     //read clock
    input                    rd_en;                      //input read enable


    // -----------------------------------------------------------------------------
    // wire declaration
    // -----------------------------------------------------------------------------

    wire                     wen;                        //fifo write enable
    wire    [ADDR_WIDTH-1:0] wr_addr;                    //fifo write address
    wire                     ren;                        //fifo read enable
    wire    [ADDR_WIDTH-1:0] rd_addr;                    //fifo read address

    wire    [ADDR_WIDTH:0]   wr_gap;                     //gap from write pointer to read pointer
    wire    [ADDR_WIDTH:0]   rd_gap;                     //gap from read pointer to write pointer

    wire    [ADDR_WIDTH:0]   waddr_sync;                 //waddr sync to rclk
    wire    [ADDR_WIDTH:0]   raddr_sync;                 //raddr sync to wclk

    wire    [ADDR_WIDTH:0]   wr_data_cnt;                //FIFO Data Count, Sync to wclk
    wire    [1:0]            ovf_nc0;                    //ovf_nc0
    wire                     ovf_nc1;                    //ovf_nc1
    wire                     ovf_nc2;                    //ovf_nc2


    // -----------------------------------------------------------------------------
    // register declaration
    // -----------------------------------------------------------------------------

    wire    [DATA_WIDTH-1:0] rd_data;                    //fifo data output
    wire                     rd_data_val;                //output data valid
    reg                      prog_full;                  //fifo almost full
    reg                      full;                       //fifo full
    reg                      prog_empty;                 //fifo almost empty
    reg                      empty;                      //fifo empty
    reg                      ovf_int;                    //write over flow interrupt  1=interrupt 0=no interrupt (wr_clk domain)
    reg                      udf_int;                    //read  under flow interrupt  1=interrupt 0=no interrupt (rd_clk domain)

    reg     [ADDR_WIDTH:0]   waddr;                      //write address , the MSB is state bit
    reg     [ADDR_WIDTH:0]   waddr_gray;                 //write address to gray code
    wire    [ADDR_WIDTH:0]   waddr_gray_sync;            //waddr_gray_sync_temp sync to rclk

    reg     [ADDR_WIDTH:0]   raddr;                      //read address , the MSB is state bit
    reg     [ADDR_WIDTH:0]   raddr_gray;                 //read address to gray code
    wire    [ADDR_WIDTH:0]   raddr_gray_sync;            //raddr_gray_sync_temp sync to wclk


    // -----------------------------------------------------------------------------
    //  overview
    //  ========
    //  The module as6d_app_video_pipe_1r1w_32x140_afifo_wrapper asynchronous FIFO with gray_coded address
    // -----------------------------------------------------------------------------

    assign data_count = rd_gap;

    bus_delay #(
        .DELAY_CYCLES ( RAM_PIPE_STAGE ),
        .BUS_WIDTH    ( 1              ),
        .INIT_VAL     ( 0              )
    ) bus_delay_u0 (
        .clk          ( rd_clk         ),
        .rst_n        ( rd_rst_n       ),
        .inbus        ( ren            ),
        .outbus       ( rd_data_val    )
    );


    //SUBHEADER--------------------------------------------------------------------
    //NAME: gray2bin
    //TYPE: func
    //-----------------------------------------------------------------------------
    //PURPOSE: gray change to bin
    //-----------------------------------------------------------------------------
    //PARAMETERS
    //PARAM  NAME:    RANGE:         DESCRIPTION:            DEFAULT:         UNITS
    //N/A
    //-----------------------------------------------------------------------------
    //Other: N/A
    //END_SUBHEADER----------------------------------------------------------------

    function        [ADDR_WIDTH:0]   gray2bin;    //to change the gray code to bin code
        input       [ADDR_WIDTH:0]   gray_in;     //input gray code
        reg         [ADDR_WIDTH:0]   gray_code;   //reg gray
        reg         [ADDR_WIDTH:0]   bin_code;    //bin code result
        integer i,j;                              //integer
        reg tmp;                                  //tmp
        begin
            gray_code = gray_in;
            for(i=0;i<=ADDR_WIDTH;i=i+1)begin
                tmp=1'b0;
                for(j=i;j<=ADDR_WIDTH;j=j+1)
                    tmp=gray_code[j]^tmp;
                bin_code[i]=tmp;
            end
            gray2bin= bin_code;
        end
    endfunction


    // -----------------------------------------------------------------------------
    // async_fifo write control logic
    // -----------------------------------------------------------------------------

    //ram write enable & address
    assign wen = wr_en && (!full);                  //forbid writing when fifo is full

    //ovf_int generated
    always @(posedge wr_clk or negedge wr_rst_n)begin
        if(~wr_rst_n)begin
            ovf_int <= 1'b0;
        end
        else begin
            ovf_int <= wr_en && full;
        end
    end

    //fifo write address generated
    always @(posedge wr_clk or negedge wr_rst_n)begin
        if(~wr_rst_n)begin
            waddr <= {(ADDR_WIDTH + 1){1'b0}};
        end
        else if(wen)begin                           //forbid writing when fifo is full
            waddr <= waddr + 1'b1;
        end
    end

    assign wr_addr = waddr[ADDR_WIDTH-1:0];         //real write addr

    //fifo write address: bin to gray
    always @(posedge wr_clk or negedge wr_rst_n)begin
        if(~wr_rst_n)begin
            waddr_gray  <= {(ADDR_WIDTH + 1){1'b0}};
        end
        else begin
            waddr_gray  <= waddr ^ {1'b0,waddr[ADDR_WIDTH:1]};
        end
    end


    //fifo read address gray sync
    multi_bit_sync2_cell_rstb #(
        .BUS_WIDTH (ADDR_WIDTH + 1)
    ) u_raddr_gray_sync (
        .clk     ( wr_clk          ),
        .reset_n ( wr_rst_n        ),
        .data    ( raddr_gray      ),
        .qout    ( raddr_gray_sync )
    );

    //fifo raddr address gray to bin
    assign raddr_sync = gray2bin(raddr_gray_sync); //fifo raddr address gray to bin

    //gap form write pointer to read pointer
    assign {ovf_nc0,wr_gap} = (raddr_sync - waddr) + FIFO_DEEP; //
    assign {ovf_nc1,wr_data_cnt[ADDR_WIDTH:0]} = waddr[ADDR_WIDTH:0] - raddr_sync[ADDR_WIDTH:0]; //

    //generated almost full signal
    always @(posedge wr_clk or negedge wr_rst_n)begin
        if(~wr_rst_n)begin
            prog_full <= 1'b0;
        end
        else begin
            if(wr_data_cnt >= prog_full_assert_cfg)begin
                prog_full <= 1'b1;
            end
            else if((wr_data_cnt < prog_full_negate_cfg))begin
                prog_full <= 1'b0;
            end
            else begin
                prog_full <= prog_full;
            end
        end
    end

    //generated full signal
    always @(posedge wr_clk or negedge wr_rst_n)begin
        if(~wr_rst_n)begin
            full <= 1'b0;
        end
        else begin
            full <= (!(|wr_gap)) || ((wr_gap == 1) & wr_en);
        end
    end


    // -----------------------------------------------------------------------------
    // async_fifo read control logic
    // -----------------------------------------------------------------------------

    //ram read enable
    assign ren = rd_en && (!empty);                  //forbid reading when fifo is empty

    //udf_int generated
    always @(posedge rd_clk or negedge rd_rst_n)begin
        if(~rd_rst_n)begin
            udf_int <= 1'b0;
        end
        else begin
            udf_int <= rd_en && empty;
        end
    end

    //fifo read addr generated
    always @(posedge rd_clk or negedge rd_rst_n)begin
        if(~rd_rst_n)begin
            raddr <= {(ADDR_WIDTH + 1){1'b0}};
        end
        else if(ren)begin
            raddr <= raddr + 1'b1;
        end
    end

    assign rd_addr = raddr[ADDR_WIDTH-1:0]; //real read address

    //fifo read addr: bin to gray
    always @(posedge rd_clk or negedge rd_rst_n)begin
        if(~rd_rst_n)begin
            raddr_gray <= {(ADDR_WIDTH + 1){1'b0}};
        end
        else begin
            raddr_gray <= raddr ^ {1'b0,raddr[ADDR_WIDTH:1]};
        end
    end


    //fifo write address gray sync
    multi_bit_sync2_cell_rstb #(
        .BUS_WIDTH (ADDR_WIDTH + 1)
    ) u_waddr_gray_sync (
        .clk     ( rd_clk          ),
        .reset_n ( rd_rst_n        ),
        .data    ( waddr_gray      ),
        .qout    ( waddr_gray_sync )
    );

    assign waddr_sync = gray2bin(waddr_gray_sync); //write addr bin

    //gap form read pointer to write pointer
    assign {ovf_nc2,rd_gap} = waddr_sync - raddr; //

    //generated almost empty signal
    always @(posedge rd_clk or negedge rd_rst_n)begin
        if(~rd_rst_n)begin
            prog_empty <= 1'b1;
        end
        else begin
            if(rd_gap <= PROG_EMPTY_ASSERT)begin
                prog_empty <= 1'b1;
            end
            else if(rd_gap > PROG_EMPTY_NEGATE)begin
                prog_empty <= 1'b0;
            end
            else begin
                prog_empty <= prog_empty;
            end
        end
    end

    //generated empty signal
    always @(posedge rd_clk or negedge rd_rst_n)begin
        if(~rd_rst_n)begin
            empty <= 1'b1;
        end
        else begin
            empty <= (!(|rd_gap)) || ((rd_gap == 1) & rd_en);
        end
    end


    // -----------------------------------------------------------------------------
    // ram instance
    // -----------------------------------------------------------------------------

    wire wen_l;
    wire ren_l;
    assign wen_l = ~wen;
    assign ren_l = ~ren;
    generate if(FLIPFLOP == 0)begin: MEM_INST_BK
    as6d_vp_fwft_afifo_1r1w_4096x128_ram_wrapper #(
        .RAM_DEPTH                 ( FIFO_DEEP                 ),
        .ADDR_WIDTH                ( ADDR_WIDTH                ),
        .DATA_WIDTH                ( DATA_WIDTH                ),
        .RAM_PIPE_STAGE            ( RAM_PIPE_STAGE            )
    ) u0_as6d_vp_fwft_afifo_1r1w_4096x128_ram_wrapper (
        //output ports
        .QB_F                      ( rd_data                   ),
        .ECC_FAULT_B               ( ecc_fault                 ),
        .SINGLE_ERR_B              ( single_err                ),
        .DOUBLE_ERR_B              ( double_err                ),

        //global ports
        .w_clk                     ( wr_clk                    ),
        .r_clk                     ( rd_clk                    ),
        .w_nrst                    ( wr_rst_n                  ),
        .r_nrst                    ( rd_rst_n                  ),

        //input ports
        .ecc_addr_protect_en       ( ecc_addr_protect_en       ),
        .ecc_fault_detc_en         ( ecc_fault_detc_en         ),
        .reg_dft_tpram_config      ( reg_dft_tpram_config      ),
        .BYPASS_WRITE_A            ( 1'd0                      ),
        .CHECK_IN_A                ( 1'd0                      ),
        .BYPASS_READ_B             ( ecc_bypass                ),
        .CSA_F                     ( wen                       ),
        .WEA_F                     ( wen                       ),
        .AA_F                      ( wr_addr                   ),
        .DA_F                      ( wr_data                   ),
        .CSB_F                     ( ren                       ),
        .REB_F                     ( ren                       ),
        .AB_F                      ( rd_addr                   )
    );
    end
    else begin: FLIPFLOP_BK
    
    assign single_err = 1'd0;
    assign double_err = 1'd0;
    assign ecc_fault  = 1'd0;
    
    sram_wrapper #(
        .FLIPFLOP                  ( FLIPFLOP                  ),
        .MEM_DEPTH                 ( FIFO_DEEP                 ),
        .ADDR_WIDTH                ( ADDR_WIDTH                ),
        .DATA_WIDTH                ( DATA_WIDTH                )
    ) u0_sram_wrapper (
        .ClkA                      ( wr_clk                    ), //input
        .ClkB                      ( rd_clk                    ), //input
        .AddrA                     ( wr_addr                   ), //input       [ADDR_WIDTH-1:0]
        .AddrB                     ( rd_addr                   ), //input       [ADDR_WIDTH-1:0]
        .Din                       ( wr_data                   ), //input       [DATA_WIDTH-1:0]
        .CEAB                      ( wen_l                     ), //input
        .CEBB                      ( ren_l                     ), //input
        .WEAB                      ( wen_l                     ), //input
        .REBB                      ( ren_l                     ), //input
        .Q                         ( rd_data                   )  //output      [DATA_WIDTH-1:0]
    );
    end
    endgenerate

endmodule

---_FILE_END_---
---_PATH_START_---mem/fifo_wrapper/as6d_vp_fwft_afifo_1r1w_4096x128_fwft_afifo_wrapper.v---_PATH_END_---
module as6d_vp_fwft_afifo_1r1w_4096x128_fwft_afifo_wrapper(/*AUTOARG*/
   // Outputs
   rd_data, rd_data_val, ecc_fault, single_err, double_err, ovf_int,
   udf_int, prog_full, empty, full, data_count,
   // Inputs
   wr_clk, wr_rst_n, rd_clk, rd_rst_n, ram_bypass, reg_dft_sync_tpram_config,
   prog_full_assert_cfg, prog_full_negate_cfg, ecc_addr_protect_en, ecc_bypass,
   ecc_fault_detc_en, wr_data, wr_en, rd_en
   );


    // -----------------------------------------------------------------------------
    // parameter declaration
    // -----------------------------------------------------------------------------

    parameter   FLIPFLOP              = 0;
    parameter   ADDR_WIDTH            = 12;
    parameter   DATA_WIDTH            = 128;
    parameter   PROG_EMPTY_ASSERT     = 4;             //fifo data count threshold of prog empty assert
    parameter   PROG_EMPTY_NEGATE     = 4;             //fifo data count threshold of prog empty negate
    parameter   FIFO_DEEP             = 1<<ADDR_WIDTH; //fifo data depth
    parameter   RAM_PIPE_STAGE        = 2;             //RAM read dalay

    localparam  PRE_REG_NUM           = RAM_PIPE_STAGE + 2;


    // -----------------------------------------------------------------------------
    // port declaration
    // -----------------------------------------------------------------------------

    //output ports
    output [(DATA_WIDTH-1):0] rd_data;              //output data to fifo
    output                    rd_data_val;          //output data valid
    output                    ecc_fault;  //
    output                    single_err;           //
    output                    double_err;           //
    output  reg               ovf_int;              //write over flow interrupt  1=interrupt 0=no interrupt
    output  reg               udf_int;              //read  under flow interrupt  1=interrupt 0=no interrupt

    output                    prog_full;            //fifo prog_full  flag
    output                    empty;                //fifo empty flag
    output                    full;                 //fifo full flag
    output [ADDR_WIDTH:0]     data_count;

    //global ports
    input                     wr_clk;               //input wr_clk
    input                     wr_rst_n;             //globe aysn wr_rst_n
    input                     rd_clk;               //input rd_clk
    input                     rd_rst_n;             //globe aysn rd_rst_n
    input                     ram_bypass;           //

    //input ports
    input  [9:0]              reg_dft_sync_tpram_config;

    input  [ADDR_WIDTH:0]     prog_full_assert_cfg; //almost full assert config
    input  [ADDR_WIDTH:0]     prog_full_negate_cfg; //almost full negate config
    input                     ecc_addr_protect_en;
    input                     ecc_fault_detc_en;
    input                     ecc_bypass;

    input  [(DATA_WIDTH-1):0] wr_data;              //input data to fifo
    input                     wr_en;                //write enable
    input                     rd_en;                //read enable


    // -----------------------------------------------------------------------------
    // signal declaration
    // -----------------------------------------------------------------------------

    genvar i;

    wire                      ren;                                 //
    wire                      wen;                                 //

    wire [(DATA_WIDTH-1):0]   s_rd_data;                           //
    wire                      s_rd_data_val;                       //
    wire                      s_prog_empty_nc;                     //
    wire                      s_prog_full;                         //
    wire                      s_empty;                             //
    wire                      s_full;                              //
    wire [ADDR_WIDTH:0]       s_prog_full_assert_cfg;              //
    wire [ADDR_WIDTH:0]       s_prog_full_negate_cfg;              //
    wire [(DATA_WIDTH-1):0]   s_wr_data;                           //
    wire                      s_wr_en;                             //
    wire                      s_rd_en;                             //
    wire                      ovf_int_nc;                          //
    wire                      udf_int_nc;                          //

    reg  [(DATA_WIDTH-1):0]   pre_rd_data[(PRE_REG_NUM-1):0];      //
    reg  [(PRE_REG_NUM-1):0]  pre_rd_data_val;                     //

    reg  [(PRE_REG_NUM-1):0]  in_active;                           //
    reg  [(PRE_REG_NUM-1):0]  out_active;                          //
    wire [(PRE_REG_NUM-1):0]  in_active_nr;                        //

    wire [(DATA_WIDTH-1):0]   pre_rd_data_mask[(PRE_REG_NUM-1):0]; //
    wire [(DATA_WIDTH-1):0]   pre_rd_data_out[(PRE_REG_NUM-1):0];  //


    // -----------------------------------------------------------------------------
    // implementation
    // -----------------------------------------------------------------------------

    assign ren = rd_en & rd_data_val;
    assign wen = wr_en & (~full);

    assign empty     = ~rd_data_val;
    assign prog_full = s_prog_full;

    always @(posedge wr_clk or negedge wr_rst_n)begin
        if(~wr_rst_n)begin
            ovf_int <= 1'b0;
        end
        else begin
            ovf_int <= wr_en && full;
        end
    end

    assign full = s_full;

    always@(posedge rd_clk or negedge rd_rst_n)begin
        if(~rd_rst_n)begin
            udf_int <= 1'b0;
        end
        else begin
            udf_int <= rd_en && empty;
        end
    end

    always @(posedge rd_clk or negedge rd_rst_n) begin
        if(~rd_rst_n)begin
            in_active <= {{(PRE_REG_NUM-1){1'b0}}, 1'b1};
        end
        else if(s_rd_en)begin
            in_active <= {in_active[(PRE_REG_NUM-2):0], in_active[PRE_REG_NUM-1]};
        end
    end

    always @(posedge rd_clk or negedge rd_rst_n)begin
        if(~rd_rst_n)begin
            out_active <= {{(PRE_REG_NUM-1){1'b0}}, 1'b1};
        end
        else if(ren)begin
            out_active <= {out_active[(PRE_REG_NUM-2):0], out_active[PRE_REG_NUM-1]};
        end
    end

    generate
        for(i=0;i<PRE_REG_NUM;i=i+1)begin: generate_pre_rd_data
            always @(posedge rd_clk or negedge rd_rst_n)begin
                if (~rd_rst_n)begin
                    pre_rd_data[i] <= 0;
                    pre_rd_data_val[i] <= 1'b0;
                end
                else if(s_rd_data_val&in_active_nr[i])begin
                    pre_rd_data[i] <= s_rd_data;
                    pre_rd_data_val[i] <= 1'b1;
                end
                else if(ren&out_active[i])begin
                    pre_rd_data_val[i] <= 1'b0;
                end
            end
        end
    endgenerate

    generate
        for(i=0;i<PRE_REG_NUM;i=i+1)begin: generate_pre_rd_data_mask
            assign pre_rd_data_mask[i] = pre_rd_data[i] & {DATA_WIDTH{out_active[i]}};
        end
    endgenerate

    generate
        for(i=1;i<PRE_REG_NUM;i=i+1)begin: generate_pre_rd_data_out
            assign pre_rd_data_out[i] = pre_rd_data_mask[i] | pre_rd_data_out[i-1];
        end
    endgenerate

    assign pre_rd_data_out[0] = pre_rd_data_mask[0];

    assign rd_data = pre_rd_data_out[PRE_REG_NUM-1];
    assign rd_data_val = |(pre_rd_data_val & out_active);


    assign s_prog_full_assert_cfg = prog_full_assert_cfg;
    assign s_prog_full_negate_cfg = prog_full_negate_cfg;
    assign s_wr_data = wr_data;
    assign s_wr_en = wen;
    assign s_rd_en = (~s_empty) & ((in_active & pre_rd_data_val) == {PRE_REG_NUM{1'b0}});

    bus_delay #(
        .DELAY_CYCLES ( RAM_PIPE_STAGE                  ),
        .BUS_WIDTH    ( PRE_REG_NUM                     ),
        .INIT_VAL     ( {{(PRE_REG_NUM-1){1'b0}}, 1'b1} )
    ) bus_delay_u0 (
        .clk          ( rd_clk       ),
        .rst_n        ( rd_rst_n     ),
        .inbus        ( in_active    ),
        .outbus       ( in_active_nr )
    );

    as6d_vp_fwft_afifo_1r1w_4096x128_afifo_wrapper #(
        .FLIPFLOP                  ( FLIPFLOP                  ),
        .ADDR_WIDTH                ( ADDR_WIDTH                ),
        .DATA_WIDTH                ( DATA_WIDTH                ),
        .PROG_EMPTY_ASSERT         ( PROG_EMPTY_ASSERT         ),
        .PROG_EMPTY_NEGATE         ( PROG_EMPTY_NEGATE         ),
        .FIFO_DEEP                 ( FIFO_DEEP                 ),
        .RAM_PIPE_STAGE            ( RAM_PIPE_STAGE            )
    ) u0_as6d_vp_fwft_afifo_1r1w_4096x128_afifo_wrapper (
        .reg_dft_sync_tpram_config ( reg_dft_sync_tpram_config ),
        .rd_data                   ( s_rd_data                 ),
        .rd_data_val               ( s_rd_data_val             ),
        .ecc_fault                 ( ecc_fault                 ),
        .single_err                ( single_err                ),
        .double_err                ( double_err                ),
        .ram_bypass                ( ram_bypass                ),
        .prog_empty                ( s_prog_empty_nc           ),
        .prog_full                 ( s_prog_full               ),
        .ovf_int                   ( ovf_int_nc                ),
        .udf_int                   ( udf_int_nc                ),
        .empty                     ( s_empty                   ),
        .full                      ( s_full                    ),
        .wr_clk                    ( wr_clk                    ),
        .wr_rst_n                  ( wr_rst_n                  ),
        .rd_clk                    ( rd_clk                    ),
        .rd_rst_n                  ( rd_rst_n                  ),
        .prog_full_assert_cfg      ( s_prog_full_assert_cfg    ),
        .prog_full_negate_cfg      ( s_prog_full_negate_cfg    ),
        .ecc_addr_protect_en       ( ecc_addr_protect_en       ),
        .ecc_fault_detc_en         ( ecc_fault_detc_en         ),
        .ecc_bypass                ( ecc_bypass                ),
        .wr_data                   ( s_wr_data                 ),
        .wr_en                     ( s_wr_en                   ),
        .rd_en                     ( s_rd_en                   ),
        .data_count                ( data_count                )
    );

endmodule

---_FILE_END_---
---_PATH_START_---mem/fifo_wrapper/as6d_app_video_pipe_1r1w_2048x140_fifo_wrapper.v---_PATH_END_---
module as6d_app_video_pipe_1r1w_2048x140_fifo_wrapper(/*AUTOARG*/
   // Outputs
   rd_data, rd_data_val, prog_empty, prog_full, ovf_int, udf_int,
   empty, full, ecc_fault, single_err, double_err,
   // Inputs
   clk, rst_n, ram_bypass, reg_dft_sync_tpram_config, prog_full_assert_cfg,
   prog_full_negate_cfg, ecc_addr_protect_en, ecc_fault_detc_en, ecc_bypass,
   wr_data, wr_en, rd_en
   );

    // -----------------------------------------------------------------------------
    // parameter declaration
    // -----------------------------------------------------------------------------

    parameter   FLIPFLOP          = 0;
    parameter   ADDR_WIDTH        = 11;
    parameter   DATA_WIDTH        = 140;
    parameter   PROG_EMPTY_ASSERT = 4;              //fifo data count threshold of prog empty assert
    parameter   PROG_EMPTY_NEGATE = 4;              //fifo data count threshold of prog empty negate
    parameter   FIFO_DEEP         = 1<<ADDR_WIDTH;  //fifo data depth
    parameter   RAM_PIPE_STAGE    = 2;              //RAM read dalay

    //output ports
    output [DATA_WIDTH-1:0]   rd_data;     //output data to fifo
    output                    rd_data_val; //output data valid
    output                    prog_empty;  //fifo prog_empty flag
    output                    prog_full;   //fifo prog_full  flag
    output                    ovf_int;     //write over flow interrupt  1=interrupt 0=no interrupt
    output                    udf_int;     //read  under flow interrupt  1=interrupt 0=no interrupt
    output                    empty;       //fifo empty flag
    output                    full;        //fifo full flag
    output                    ecc_fault;   //
    output                    single_err;  //
    output                    double_err;  //

    //global ports
    input                     clk;         //input clk
    input                     rst_n;       //globe aysn rst_n
    input                     ram_bypass;

    //input ports
    input  [9:0]              reg_dft_sync_tpram_config;

    input  [ADDR_WIDTH:0]     prog_full_assert_cfg; // almost full assert config
    input  [ADDR_WIDTH:0]     prog_full_negate_cfg; // almost full negate config
    input                     ecc_addr_protect_en;
    input                     ecc_fault_detc_en;
    input                     ecc_bypass;

    input  [DATA_WIDTH-1:0]   wr_data;     //input data to fifo
    input                     wr_en;       //write enable
    input                     rd_en;       //read enable


    // -----------------------------------------------------------------------------
    // wire declaration
    // -----------------------------------------------------------------------------

    wire   [ADDR_WIDTH-1:0]   wr_addr;       //binary write address
    wire   [ADDR_WIDTH-1:0]   rd_addr;       //binary read address


    // -----------------------------------------------------------------------------
    // register declaration
    // -----------------------------------------------------------------------------

    reg    [ADDR_WIDTH:0]     data_count;  //count the data in fifo
    reg    [ADDR_WIDTH:0]     waddr;       //binary write address,the MSB is state bit
    reg    [ADDR_WIDTH:0]     raddr;       //binary read address,the MSB is state bit

    wire   [DATA_WIDTH-1:0]   rd_data ;    //output data to fifo
    wire                      rd_data_val; //output data valid
    reg                       prog_empty;  //fifo prog_empty flag
    reg                       prog_full;   //fifo prog_full flag
    reg                       ovf_int;     //write over flow interrupt  1=interrupt 0=no interrupt
    reg                       udf_int;     //read  under flow interrupt  1=interrupt 0=no interrupt
    reg                       empty;       //fifo empty flag
    reg                       full;        //fifo full flag

    wire                      ren;         //real read enable
    wire                      wen;         //real write enable


    bus_delay_cg #(
        .DELAY_CYCLES ( RAM_PIPE_STAGE ),
        .BUS_WIDTH    ( 1              ),
        .INIT_VAL     ( 0              )
    ) bus_delay_u0 (
        .clk          ( clk            ),
        .rst_n        ( rst_n          ),
        .inbus        ( ren            ),
        .en           ( 1'b1           ),
        .outbus       ( rd_data_val    )
    );


    // -----------------------------------------------------------------------------
    // sync_fifo write control logic
    // -----------------------------------------------------------------------------

    //ram write enable
    assign wen = wr_en && (!full); //forbid writing when fifo is full

    // interrupt of ovf_int and udf_int
    always @(posedge clk or negedge rst_n)begin
        if(~rst_n)begin
            ovf_int <= 1'b0;
            udf_int <= 1'b0;
        end
        else begin
            ovf_int <= wr_en && full;
            udf_int <= rd_en && empty;
        end
    end

    //generate the ram write address
    always @(posedge clk or negedge rst_n)begin
        if(~rst_n)begin
            waddr <= {(ADDR_WIDTH + 1){1'b0}};
        end
        else if(wen)begin
            waddr <= (waddr == (FIFO_DEEP - 1))? {(ADDR_WIDTH + 1){1'b0}}: (waddr + 1'b1);
        end
        else begin
            waddr <= waddr;
        end
    end

    assign wr_addr = waddr[ADDR_WIDTH-1:0]; //real write addr


    // -----------------------------------------------------------------------------
    // sync_fifo read control logic
    // -----------------------------------------------------------------------------

    //ram read enable
    assign ren = rd_en && (!empty); //forbid reading when fifo is empty

    //generate the ram read address
    always @(posedge clk or negedge rst_n)begin
        if(~rst_n)begin
            raddr <= {(ADDR_WIDTH + 1){1'b0}};
        end
        else if(ren)begin
            raddr <= (raddr == (FIFO_DEEP - 1))? {(ADDR_WIDTH + 1){1'b0}}: (raddr + 1'b1);
        end
        else begin
            raddr <= raddr;
        end
    end

    assign rd_addr = raddr[ADDR_WIDTH-1:0]; //real read addr


    // -----------------------------------------------------------------------------
    // sync_fifo status signal gengerated
    // -----------------------------------------------------------------------------

    //data counter
    always @(posedge clk or negedge rst_n)begin
        if(~rst_n)begin
            data_count <= {(ADDR_WIDTH + 1){1'b0}};
        end
        else if(wen && (!ren))begin
            data_count <= data_count + 1'b1;
        end
        else if((!wen) && ren)begin
            data_count <= data_count - 1'b1;
        end
    end

    //generated almost full signal
    always @(posedge clk or negedge rst_n)begin
        if(~rst_n)begin
            prog_full <= 1'b0;
        end
        else begin
            if(((!prog_full) && (data_count >= prog_full_assert_cfg)) || ((data_count == (prog_full_assert_cfg -1)) && (wen && (!ren))))begin
                prog_full <= 1'b1;
            end
            else if((prog_full && (data_count < prog_full_negate_cfg)) || ((data_count == prog_full_negate_cfg) && ((!wen) && ren)))begin
                prog_full <= 1'b0;
            end
            else begin
                prog_full <= prog_full;
            end
        end
    end

    //generated full signal
    always@(posedge clk or negedge rst_n)begin
        if(~rst_n)begin
            full <= 1'b0;
        end
        else if(full && ren)begin
            full <= 1'b0;
        end
        else begin
            full <= (data_count == FIFO_DEEP) || ((data_count == (FIFO_DEEP - 1)) && (wen && !ren));
        end
    end

    //generated almost empty signal
    always@(posedge clk or negedge rst_n)begin
        if(~rst_n)begin
            prog_empty <= 1'b1;
        end
        else begin
            if(((~prog_empty) && (data_count <= PROG_EMPTY_ASSERT)) || ((data_count == (PROG_EMPTY_ASSERT + 1)) && ((!wen) && ren)))begin
                prog_empty <= 1'b1;
            end
            else if((prog_empty && (data_count > PROG_EMPTY_NEGATE)) || ((data_count == (PROG_EMPTY_NEGATE)) && (wen && (!ren))))begin
                prog_empty <= 1'b0;
            end
            else begin
                prog_empty <= prog_empty;
            end
        end
    end

    //generated empty signal
    always@(posedge clk or negedge rst_n)begin
        if(~rst_n)begin
            empty <= 1'b1;
        end
        else if(empty && wen)begin
            empty <= 1'b0;
        end
        else begin
            empty <= (data_count == 0) || ((data_count == 1) && ((!wen) && ren));
        end
    end


    // -----------------------------------------------------------------------------
    //ram instance
    // -----------------------------------------------------------------------------

    wire wen_l;
    wire ren_l;

    assign wen_l = ~wen;
    assign ren_l = ~ren;

    generate if(FLIPFLOP == 0)begin: MEM_INST_BK
    as6d_app_video_pipe_1r1w_2048x140_ram_wrapper #(
        .RAM_DEPTH                 ( FIFO_DEEP                 ),
        .ADDR_WIDTH                ( ADDR_WIDTH                ),
        .DATA_WIDTH                ( DATA_WIDTH                ),
        .RAM_PIPE_STAGE            ( RAM_PIPE_STAGE            )
    ) u0_as6d_app_video_pipe_1r1w_2048x140_ram_wrapper (
        //output ports
        .QB_F                      ( rd_data                   ),
        .ECC_FAULT_B               ( ecc_fault                 ),
        .SINGLE_ERR_B              ( single_err                ),
        .DOUBLE_ERR_B              ( double_err                ),

        //global ports
        .clk                       ( clk                       ),
        .nrst                      ( rst_n                     ),

        //input ports
        .ecc_addr_protect_en       ( ecc_addr_protect_en       ),
        .ecc_fault_detc_en         ( ecc_fault_detc_en         ),
        .reg_dft_sync_tpram_config ( reg_dft_sync_tpram_config ),
        .BYPASS_WRITE_A            ( 1'd0                      ),
        .CHECK_IN_A                ( 1'd0                      ),
        .BYPASS_READ_B             ( ecc_bypass                ),
        .CSA_F                     ( wen                       ),
        .WEA_F                     ( wen                       ),
        .AA_F                      ( wr_addr                   ),
        .DA_F                      ( wr_data                   ),
        .CSB_F                     ( ren                       ),
        .REB_F                     ( ren                       ),
        .AB_F                      ( rd_addr                   )
    );
    end
    else begin: FLIPFLOP_BK

    assign single_err = 1'd0;
    assign double_err = 1'd0;
    assign ecc_fault  = 1'd0;

    sram_wrapper #(
        .FLIPFLOP                  ( FLIPFLOP                  ),
        .MEM_DEPTH                 ( FIFO_DEEP                 ),
        .ADDR_WIDTH                ( ADDR_WIDTH                ),
        .DATA_WIDTH                ( DATA_WIDTH                )
    ) u0_sram_wrapper (
        .ClkA                      ( clk                       ), //input
        .ClkB                      ( clk                       ), //input
        .AddrA                     ( wr_addr                   ), //input  [ADDR_WIDTH-1:0]
        .AddrB                     ( rd_addr                   ), //input  [ADDR_WIDTH-1:0]
        .Din                       ( wr_data                   ), //input  [DATA_WIDTH-1:0]
        .CEAB                      ( wen_l                     ), //input
        .CEBB                      ( ren_l                     ), //input
        .WEAB                      ( wen_l                     ), //input
        .REBB                      ( ren_l                     ), //input
        .Q                         ( rd_data                   )  //output [DATA_WIDTH-1:0]
    );
    end
    endgenerate

endmodule

---_FILE_END_---
---_PATH_START_---mem/fifo_wrapper/as6d_app_video_pipe_1r1w_2048x140_fwft_fifo_wrapper.v---_PATH_END_---
module as6d_app_video_pipe_1r1w_2048x140_fwft_fifo_wrapper(/*AUTOARG*/
   // Outputs
   rd_data, rd_data_val, ecc_fault, single_err, double_err, ovf_int,
   udf_int, prog_full, empty, full,
   // Inputs
   clk, rst_n, ram_bypass, reg_dft_sync_tpram_config,
   prog_full_assert_cfg, prog_full_negate_cfg, ecc_addr_protect_en, ecc_bypass,
   ecc_fault_detc_en, wr_data, wr_en, rd_en
   );


    // -----------------------------------------------------------------------------
    // parameter declaration
    // -----------------------------------------------------------------------------

    parameter   FLIPFLOP              = 0;
    parameter   ADDR_WIDTH            = 11;
    parameter   DATA_WIDTH            = 140;
    parameter   PROG_EMPTY_ASSERT     = 4;             //fifo data count threshold of prog empty assert
    parameter   PROG_EMPTY_NEGATE     = 4;             //fifo data count threshold of prog empty negate
    parameter   FIFO_DEEP             = 1<<ADDR_WIDTH; //fifo data depth
    parameter   RAM_PIPE_STAGE        = 2;             //RAM read dalay

    localparam  PRE_REG_NUM           = RAM_PIPE_STAGE + 2;


    // -----------------------------------------------------------------------------
    // port declaration
    // -----------------------------------------------------------------------------

    //output ports
    output [(DATA_WIDTH-1):0] rd_data;              //output data to fifo
    output                    rd_data_val;          //output data valid
    output                    ecc_fault;  //
    output                    single_err;           //
    output                    double_err;           //
    output  reg               ovf_int;              //write over flow interrupt  1=interrupt 0=no interrupt
    output  reg               udf_int;              //read  under flow interrupt  1=interrupt 0=no interrupt

    output                    prog_full;            //fifo prog_full  flag
    output                    empty;                //fifo empty flag
    output                    full;                 //fifo full flag

    //global ports
    input                     clk;                  //input clk
    input                     rst_n;                //globe aysn rst_n
    input                     ram_bypass;           //

    //input ports
    input  [9:0]              reg_dft_sync_tpram_config;

    input  [ADDR_WIDTH:0]     prog_full_assert_cfg; //almost full assert config
    input  [ADDR_WIDTH:0]     prog_full_negate_cfg; //almost full negate config
    input                     ecc_addr_protect_en;
    input                     ecc_fault_detc_en;
    input                     ecc_bypass;

    input  [(DATA_WIDTH-1):0] wr_data;              //input data to fifo
    input                     wr_en;                //write enable
    input                     rd_en;                //read enable


    // -----------------------------------------------------------------------------
    // signal declaration
    // -----------------------------------------------------------------------------

    genvar i;

    wire                      ren;                                 //
    wire                      wen;                                 //

    wire [(DATA_WIDTH-1):0]   s_rd_data;                           //
    wire                      s_rd_data_val;                       //
    wire                      s_prog_empty_nc;                     //
    wire                      s_prog_full;                         //
    wire                      s_empty;                             //
    wire                      s_full;                              //
    wire [ADDR_WIDTH:0]       s_prog_full_assert_cfg;              //
    wire [ADDR_WIDTH:0]       s_prog_full_negate_cfg;              //
    wire [(DATA_WIDTH-1):0]   s_wr_data;                           //
    wire                      s_wr_en;                             //
    wire                      s_rd_en;                             //
    wire                      ovf_int_nc;                          //
    wire                      udf_int_nc;                          //

    reg  [(DATA_WIDTH-1):0]   pre_rd_data[(PRE_REG_NUM-1):0];      //
    reg  [(PRE_REG_NUM-1):0]  pre_rd_data_val;                     //

    reg  [(PRE_REG_NUM-1):0]  in_active;                           //
    reg  [(PRE_REG_NUM-1):0]  out_active;                          //
    wire [(PRE_REG_NUM-1):0]  in_active_nr;                        //

    wire [(DATA_WIDTH-1):0]   pre_rd_data_mask[(PRE_REG_NUM-1):0]; //
    wire [(DATA_WIDTH-1):0]   pre_rd_data_out[(PRE_REG_NUM-1):0];  //


    // -----------------------------------------------------------------------------
    // implementation
    // -----------------------------------------------------------------------------

    assign ren = rd_en & rd_data_val;
    assign wen = wr_en & (~full);

    assign empty     = ~rd_data_val;
    assign prog_full = s_prog_full;

    always @(posedge clk or negedge rst_n)begin
        if(~rst_n)begin
            ovf_int <= 1'b0;
        end
        else begin
            ovf_int <= wr_en && full;
        end
    end

    assign full = s_full;

    always@(posedge clk or negedge rst_n)begin
        if(~rst_n)begin
            udf_int <= 1'b0;
        end
        else begin
            udf_int <= rd_en && empty;
        end
    end

    always @(posedge clk or negedge rst_n) begin
        if(~rst_n)begin
            in_active <= {{(PRE_REG_NUM-1){1'b0}}, 1'b1};
        end
        else if(s_rd_en)begin
            in_active <= {in_active[(PRE_REG_NUM-2):0], in_active[PRE_REG_NUM-1]};
        end
    end

    always @(posedge clk or negedge rst_n)begin
        if(~rst_n)begin
            out_active <= {{(PRE_REG_NUM-1){1'b0}}, 1'b1};
        end
        else if(ren)begin
            out_active <= {out_active[(PRE_REG_NUM-2):0], out_active[PRE_REG_NUM-1]};
        end
    end

    generate
        for(i=0;i<PRE_REG_NUM;i=i+1)begin: generate_pre_rd_data
            always @(posedge clk or negedge rst_n)begin
                if (~rst_n)begin
                    pre_rd_data[i] <= 0;
                    pre_rd_data_val[i] <= 1'b0;
                end
                else if(s_rd_data_val&in_active_nr[i])begin
                    pre_rd_data[i] <= s_rd_data;
                    pre_rd_data_val[i] <= 1'b1;
                end
                else if(ren&out_active[i])begin
                    pre_rd_data_val[i] <= 1'b0;
                end
            end
        end
    endgenerate

    generate
        for(i=0;i<PRE_REG_NUM;i=i+1)begin: generate_pre_rd_data_mask
            assign pre_rd_data_mask[i] = pre_rd_data[i] & {DATA_WIDTH{out_active[i]}};
        end
    endgenerate

    generate
        for(i=1;i<PRE_REG_NUM;i=i+1)begin: generate_pre_rd_data_out
            assign pre_rd_data_out[i] = pre_rd_data_mask[i] | pre_rd_data_out[i-1];
        end
    endgenerate

    assign pre_rd_data_out[0] = pre_rd_data_mask[0];

    assign rd_data = pre_rd_data_out[PRE_REG_NUM-1];
    assign rd_data_val = |(pre_rd_data_val & out_active);


    assign s_prog_full_assert_cfg = prog_full_assert_cfg;
    assign s_prog_full_negate_cfg = prog_full_negate_cfg;
    assign s_wr_data = wr_data;
    assign s_wr_en = wen;
    assign s_rd_en = (~s_empty) & ((in_active & pre_rd_data_val) == {PRE_REG_NUM{1'b0}});

    bus_delay #(
        .DELAY_CYCLES ( RAM_PIPE_STAGE                  ),
        .BUS_WIDTH    ( PRE_REG_NUM                     ),
        .INIT_VAL     ( {{(PRE_REG_NUM-1){1'b0}}, 1'b1} )
    ) bus_delay_u0 (
        .clk          ( clk          ),
        .rst_n        ( rst_n        ),
        .inbus        ( in_active    ),
        .outbus       ( in_active_nr )
    );

    as6d_app_video_pipe_1r1w_2048x140_fifo_wrapper #(
        .FLIPFLOP                  ( FLIPFLOP                  ),
        .ADDR_WIDTH                ( ADDR_WIDTH                ),
        .DATA_WIDTH                ( DATA_WIDTH                ),
        .PROG_EMPTY_ASSERT         ( PROG_EMPTY_ASSERT         ),
        .PROG_EMPTY_NEGATE         ( PROG_EMPTY_NEGATE         ),
        .FIFO_DEEP                 ( FIFO_DEEP                 ),
        .RAM_PIPE_STAGE            ( RAM_PIPE_STAGE            )
    ) u0_as6d_app_video_pipe_1r1w_2048x140_fifo_wrapper (
        .reg_dft_sync_tpram_config ( reg_dft_sync_tpram_config ),
        .rd_data                   ( s_rd_data                 ),
        .rd_data_val               ( s_rd_data_val             ),
        .ecc_fault                 ( ecc_fault                 ),
        .single_err                ( single_err                ),
        .double_err                ( double_err                ),
        .ram_bypass                ( ram_bypass                ),
        .prog_empty                ( s_prog_empty_nc           ),
        .prog_full                 ( s_prog_full               ),
        .ovf_int                   ( ovf_int_nc                ),
        .udf_int                   ( udf_int_nc                ),
        .empty                     ( s_empty                   ),
        .full                      ( s_full                    ),
        .clk                       ( clk                       ),
        .rst_n                     ( rst_n                     ),
        .prog_full_assert_cfg      ( s_prog_full_assert_cfg    ),
        .prog_full_negate_cfg      ( s_prog_full_negate_cfg    ),
        .ecc_addr_protect_en       ( ecc_addr_protect_en       ),
        .ecc_fault_detc_en         ( ecc_fault_detc_en         ),
        .ecc_bypass                ( ecc_bypass                ),
        .wr_data                   ( s_wr_data                 ),
        .wr_en                     ( s_wr_en                   ),
        .rd_en                     ( s_rd_en                   )
    );

endmodule

---_FILE_END_---
---_PATH_START_---mem/fifo_wrapper/as6d_app_video_pipe_2048x140_fifo_wrapper.v---_PATH_END_---
module as6d_app_video_pipe_2048x140_fifo_wrapper(/*AUTOARG*/
   // Outputs
   rd_data, rd_data_val, prog_empty, prog_full, ovf_int, udf_int,
   empty, full, single_err, double_err,
   // Inputs
   clk, rst_n, ram_bypass, prog_full_assert_cfg, prog_full_negate_cfg,
   wr_data, wr_en, rd_en
   );
// -----------------------------------------------------------------------------

// parameter declaration

// -----------------------------------------------------------------------------            
parameter   ADDR_WIDTH        = 11;              //fifo address width
parameter   DATA_WIDTH        = 140;             //fifo data width
parameter   PROG_EMPTY_ASSERT = 4;              //fifo data count threshold of prog empty assert
parameter   PROG_EMPTY_NEGATE = 4;              //fifo data count threshold of prog empty negate
parameter   FIFO_DEEP         = 1<<ADDR_WIDTH;  //fifo data depth
parameter   RAM_PIPE_STAGE    = 2;              //RAM read dalay

//output ports
output [DATA_WIDTH - 1:0] rd_data;     //output data to fifo
output                    rd_data_val; //output data valid 
output                    prog_empty;  //fifo prog_empty flag
output                    prog_full;   //fifo prog_full  flag
output                    ovf_int;     //write over flow interrupt  1=interrupt 0=no interrupt 
output                    udf_int;     //read  under flow interrupt  1=interrupt 0=no interrupt
output                    empty;       //fifo empty flag
output                    full;        //fifo full flag
output                    single_err;  //
output                    double_err;  //

//global ports
input                     clk;         //input clk 
input                     rst_n;       //globe aysn rst_n
input                     ram_bypass;         

//input ports
input  [ADDR_WIDTH:0]     prog_full_assert_cfg; // almost full assert config
input  [ADDR_WIDTH:0]     prog_full_negate_cfg; // almost full negate config

input  [DATA_WIDTH - 1:0] wr_data;     //input data to fifo
input                     wr_en;       //write enable 
input                     rd_en;       //read enable 

// -----------------------------------------------------------------------------

// wire declaration

// -----------------------------------------------------------------------------
wire   [ADDR_WIDTH - 1:0] waddr;       //binary write address
wire   [ADDR_WIDTH - 1:0] raddr;       //binary read address

// -----------------------------------------------------------------------------

// register declaration

// -----------------------------------------------------------------------------
reg    [ADDR_WIDTH:0]     data_count;  //count the data in fifo
reg    [ADDR_WIDTH:0]     w_addr;      //binary write address,the MSB is state bit
reg    [ADDR_WIDTH:0]     r_addr;      //binary read address,the MSB is state bit

wire   [DATA_WIDTH - 1:0] rd_data ;    //output data to fifo
wire                      rd_data_val; //output data valid 
reg                       prog_empty;  //fifo prog_empty flag
reg                       prog_full;   //fifo prog_full flag
reg                       ovf_int;     //write over flow interrupt  1=interrupt 0=no interrupt 
reg                       udf_int;     //read  under flow interrupt  1=interrupt 0=no interrupt
reg                       empty;       //fifo empty flag
reg                       full;        //fifo full flag

wire                      ren;         //real read enable
wire                      wen;         //real write enable

//------------------------------------------------ 
bus_delay_cg #(
    .DELAY_CYCLES ( RAM_PIPE_STAGE ),
    .BUS_WIDTH    ( 1              ),
    .INIT_VAL     ( 0              )
)bus_delay_u0 (
    .clk          ( clk            ),   
    .rst_n        ( rst_n          ),
    .inbus        ( ren            ),
    .en           ( 1'b1           ),
    .outbus       ( rd_data_val    )
);

// -----------------------------------------------------------------------------

// sync_fifo write control logic

// -----------------------------------------------------------------------------

//ram write enable 
assign wen = wr_en && (!full); //forbid writing when fifo is full

// interrupt of ovf_int and udf_int
always @( posedge clk or negedge rst_n )
    if(~rst_n)
        begin
            ovf_int <= 1'b0;
            udf_int <= 1'b0;
        end
    else 
        begin
            ovf_int <= wr_en && full;
            udf_int <= rd_en && empty;
        end 

//generate the ram write address
always @( posedge clk or negedge rst_n )
    if(~rst_n)
        w_addr <= {( ADDR_WIDTH+1 ){1'b0}};
    else if( wen )
        w_addr <= (w_addr == ( FIFO_DEEP - 1 ) ) ? {( ADDR_WIDTH+1 ){1'b0}} : (w_addr + 1'b1 );
    else
        w_addr <= w_addr;        

assign waddr = w_addr[ADDR_WIDTH-1:0]; //real write addr

// -----------------------------------------------------------------------------

// sync_fifo read control logic

// -----------------------------------------------------------------------------

//ram read enable
assign ren = rd_en && (!empty); //forbid reading when fifo is empty 

//generate the ram read address        
always @( posedge clk or negedge rst_n )
    if(~rst_n)
        r_addr <= {( ADDR_WIDTH+1 ){1'b0}};
    else if( ren ) 
        r_addr <= (r_addr == ( FIFO_DEEP - 1 ) ) ? {( ADDR_WIDTH+1 ){1'b0}} : (r_addr + 1'b1 );
    else
        r_addr <= r_addr;

assign raddr = r_addr[ADDR_WIDTH-1:0]; //real read addr

// -----------------------------------------------------------------------------

// sync_fifo status signal gengerated 

// -----------------------------------------------------------------------------

//data counter    
always @( posedge clk or negedge rst_n )
    if(~rst_n)
        data_count <= {(ADDR_WIDTH + 1){1'b0}} ;
    else if(wen && (!ren))
        data_count <= data_count + 1'b1;
    else if((!wen) && ren)
        data_count <= data_count - 1'b1;

//generated almost full signal
always @( posedge clk or negedge rst_n )
    if(~rst_n)
        begin
            prog_full <= 1'b0;
        end
    else
        begin
            if( ((!prog_full) && (data_count >= prog_full_assert_cfg)) || ( (data_count == (prog_full_assert_cfg -1))&& (wen && (!ren))) )
                begin
                    prog_full <= 1'b1;
                end
            else if(( prog_full && (data_count < prog_full_negate_cfg)) || ( (data_count == prog_full_negate_cfg)&& ((!wen) && ren)) )
                begin
                    prog_full <= 1'b0;
                end
            else
                begin
                    prog_full <= prog_full;
                end
        end

//generated full signal
always@( posedge clk or negedge rst_n )
    if(~rst_n)
        full <= 1'b0;
    else if( full && ren )
        full <= 1'b0;
    else
        full <= (data_count == FIFO_DEEP) || ( (data_count == (FIFO_DEEP-1))&& (wen && !ren));

//generated almost empty signal       
always@( posedge clk or negedge rst_n )
    if(~rst_n)
        begin
            prog_empty <= 1'b1;
        end
    else
        begin
            if( ((~prog_empty) && (data_count <= PROG_EMPTY_ASSERT)) || ( (data_count == (PROG_EMPTY_ASSERT+1))&& ((!wen) && ren)) )
                begin
                    prog_empty <= 1'b1;
                end
            else if( (prog_empty && (data_count > PROG_EMPTY_NEGATE)) || ( (data_count == (PROG_EMPTY_NEGATE))&& (wen && (!ren))) )
                begin
                    prog_empty <= 1'b0;
                end
            else
                begin
                    prog_empty <= prog_empty;
                end
        end

//generated empty signal
always@( posedge clk or negedge rst_n )
    if(~rst_n)
        empty <= 1'b1;
    else if(empty && wen)
        empty <= 1'b0;
    else
        empty <= (data_count == 0) || ( (data_count == 1)&& ((!wen) && ren));

// -----------------------------------------------------------------------------

//ram instance

// -----------------------------------------------------------------------------
as6d_app_video_pipe_1r1w_2048x140_ram_wrapper #(
    .RAM_DEPTH       ( FIFO_DEEP      ),
    .ADDR_WIDTH      ( ADDR_WIDTH     ),
    .DATA_WIDTH      ( DATA_WIDTH     ),
    .RAM_PIPE_STAGE  ( RAM_PIPE_STAGE )
) u0_as6d_app_video_pipe_1r1w_2048x140_ram_wrapper (
    //output ports                            
    .doutb         ( rd_data          ),
	.single_err	   ( single_err       ),
    .double_err    ( double_err       ),

    //global ports
    .clka          ( clk              ),        
    .clkb          ( clk              ),
	.ram_bypass	   ( ram_bypass       ),

    //input ports             
    .csa           ( wen              ),        
    .wra           ( wen              ),        
    .addra         ( waddr            ),        
    .dina          ( wr_data          ),
    .csb           ( ren              ),        
    .rdb           ( ren              ),        
    .addrb         ( raddr            )
);

endmodule


---_FILE_END_---
---_PATH_START_---mem/fifo_wrapper/as6d_app_video_pipe_1r1w_32x140_afifo_wrapper.v---_PATH_END_---
module as6d_app_video_pipe_1r1w_32x140_afifo_wrapper(/*AUTOARG*/
   // Outputs
   prog_full, full, ecc_fault, prog_empty, empty, rd_data, rd_data_val,
   single_err, double_err, ovf_int, udf_int, data_count,
   // Inputs
   wr_rst_n, wr_clk, wr_en, wr_data, prog_full_assert_cfg,reg_dft_tpram_config,
   prog_full_negate_cfg, ecc_addr_protect_en, ecc_fault_detc_en, ecc_bypass,
   ram_bypass, rd_rst_n, rd_clk, rd_en
   );


    // -----------------------------------------------------------------------------
    // parameter declaration
    // -----------------------------------------------------------------------------

    parameter   FLIPFLOP                = 0;
    parameter   ADDR_WIDTH              = 5;
    parameter   DATA_WIDTH              = 140;
    parameter   PROG_EMPTY_ASSERT       = 4;             //fifo data count threshold of prog empty assert
    parameter   PROG_EMPTY_NEGATE       = 4;             //fifo data count threshold of prog empty negate
    parameter   FIFO_DEEP               = 1<<ADDR_WIDTH;
    parameter   RAM_PIPE_STAGE          = 2;             //RAM read dalay

    //output ports
    output                   prog_full;                  //prog_full
    output                   full;                       //full

    output                   prog_empty;                 //prog_empty
    output                   empty;                      //empty
    output  [DATA_WIDTH-1:0] rd_data;                    //rd_data
    output                   rd_data_val;                //output data valid
    output                   ecc_fault;                  //
    output                   single_err;
    output                   double_err;
    output                   ovf_int;                    //write over flow interrupt  1=interrupt 0=no interrupt (wr_clk domain)
    output                   udf_int;                    //read  under flow interrupt  1=interrupt 0=no interrupt (rd_clk domain)
    output [ADDR_WIDTH:0]    data_count;

    //input ports
    input  [8:0]             reg_dft_tpram_config;
    input                    wr_rst_n;                   //fifo reset
    input                    wr_clk;                     //write clock
    input                    wr_en;                      //input write enable
    input  [DATA_WIDTH-1:0]  wr_data;                    //be writed data
    input  [ADDR_WIDTH:0]    prog_full_assert_cfg;       //FIFO almost full assert config
    input  [ADDR_WIDTH:0]    prog_full_negate_cfg;       //FIFO almost full negate config
    input                    ecc_addr_protect_en;
    input                    ecc_fault_detc_en;
    input                    ecc_bypass;

    input                    ram_bypass;                 //
    input                    rd_rst_n;                   //fifo reset
    input                    rd_clk;                     //read clock
    input                    rd_en;                      //input read enable


    // -----------------------------------------------------------------------------
    // wire declaration
    // -----------------------------------------------------------------------------

    wire                     wen;                        //fifo write enable
    wire    [ADDR_WIDTH-1:0] wr_addr;                    //fifo write address
    wire                     ren;                        //fifo read enable
    wire    [ADDR_WIDTH-1:0] rd_addr;                    //fifo read address

    wire    [ADDR_WIDTH:0]   wr_gap;                     //gap from write pointer to read pointer
    wire    [ADDR_WIDTH:0]   rd_gap;                     //gap from read pointer to write pointer

    wire    [ADDR_WIDTH:0]   waddr_sync;                 //waddr sync to rclk
    wire    [ADDR_WIDTH:0]   raddr_sync;                 //raddr sync to wclk

    wire    [ADDR_WIDTH:0]   wr_data_cnt;                //FIFO Data Count, Sync to wclk
    wire    [1:0]            ovf_nc0;                    //ovf_nc0
    wire                     ovf_nc1;                    //ovf_nc1
    wire                     ovf_nc2;                    //ovf_nc2


    // -----------------------------------------------------------------------------
    // register declaration
    // -----------------------------------------------------------------------------

    wire    [DATA_WIDTH-1:0] rd_data;                    //fifo data output
    wire                     rd_data_val;                //output data valid
    reg                      prog_full;                  //fifo almost full
    reg                      full;                       //fifo full
    reg                      prog_empty;                 //fifo almost empty
    reg                      empty;                      //fifo empty
    reg                      ovf_int;                    //write over flow interrupt  1=interrupt 0=no interrupt (wr_clk domain)
    reg                      udf_int;                    //read  under flow interrupt  1=interrupt 0=no interrupt (rd_clk domain)

    reg     [ADDR_WIDTH:0]   waddr;                      //write address , the MSB is state bit
    reg     [ADDR_WIDTH:0]   waddr_gray;                 //write address to gray code
    wire    [ADDR_WIDTH:0]   waddr_gray_sync;            //waddr_gray_sync_temp sync to rclk

    reg     [ADDR_WIDTH:0]   raddr;                      //read address , the MSB is state bit
    reg     [ADDR_WIDTH:0]   raddr_gray;                 //read address to gray code
    wire    [ADDR_WIDTH:0]   raddr_gray_sync;            //raddr_gray_sync_temp sync to wclk


    // -----------------------------------------------------------------------------
    //  overview
    //  ========
    //  The module as6d_app_video_pipe_1r1w_32x140_afifo_wrapper asynchronous FIFO with gray_coded address
    // -----------------------------------------------------------------------------

    assign data_count = rd_gap;

    bus_delay #(
        .DELAY_CYCLES ( RAM_PIPE_STAGE ),
        .BUS_WIDTH    ( 1              ),
        .INIT_VAL     ( 0              )
    ) bus_delay_u0 (
        .clk          ( rd_clk         ),
        .rst_n        ( rd_rst_n       ),
        .inbus        ( ren            ),
        .outbus       ( rd_data_val    )
    );


    //SUBHEADER--------------------------------------------------------------------
    //NAME: gray2bin
    //TYPE: func
    //-----------------------------------------------------------------------------
    //PURPOSE: gray change to bin
    //-----------------------------------------------------------------------------
    //PARAMETERS
    //PARAM  NAME:    RANGE:         DESCRIPTION:            DEFAULT:         UNITS
    //N/A
    //-----------------------------------------------------------------------------
    //Other: N/A
    //END_SUBHEADER----------------------------------------------------------------

    function        [ADDR_WIDTH:0]   gray2bin;    //to change the gray code to bin code
        input       [ADDR_WIDTH:0]   gray_in;     //input gray code
        reg         [ADDR_WIDTH:0]   gray_code;   //reg gray
        reg         [ADDR_WIDTH:0]   bin_code;    //bin code result
        integer i,j;                              //integer
        reg tmp;                                  //tmp
        begin
            gray_code = gray_in;
            for(i=0;i<=ADDR_WIDTH;i=i+1)begin
                tmp=1'b0;
                for(j=i;j<=ADDR_WIDTH;j=j+1)
                    tmp=gray_code[j]^tmp;
                bin_code[i]=tmp;
            end
            gray2bin= bin_code;
        end
    endfunction


    // -----------------------------------------------------------------------------
    // async_fifo write control logic
    // -----------------------------------------------------------------------------

    //ram write enable & address
    assign wen = wr_en && (!full);                  //forbid writing when fifo is full

    //ovf_int generated
    always @(posedge wr_clk or negedge wr_rst_n)begin
        if(~wr_rst_n)begin
            ovf_int <= 1'b0;
        end
        else begin
            ovf_int <= wr_en && full;
        end
    end

    //fifo write address generated
    always @(posedge wr_clk or negedge wr_rst_n)begin
        if(~wr_rst_n)begin
            waddr <= {(ADDR_WIDTH + 1){1'b0}};
        end
        else if(wen)begin                           //forbid writing when fifo is full
            waddr <= waddr + 1'b1;
        end
    end

    assign wr_addr = waddr[ADDR_WIDTH-1:0];         //real write addr

    //fifo write address: bin to gray
    always @(posedge wr_clk or negedge wr_rst_n)begin
        if(~wr_rst_n)begin
            waddr_gray  <= {(ADDR_WIDTH + 1){1'b0}};
        end
        else begin
            waddr_gray  <= waddr ^ {1'b0,waddr[ADDR_WIDTH:1]};
        end
    end


    //fifo read address gray sync
    multi_bit_sync2_cell_rstb #(
        .BUS_WIDTH (ADDR_WIDTH + 1)
    ) u_raddr_gray_sync (
        .clk     ( wr_clk          ),
        .reset_n ( wr_rst_n        ),
        .data    ( raddr_gray      ),
        .qout    ( raddr_gray_sync )
    );

    //fifo raddr address gray to bin
    assign raddr_sync = gray2bin(raddr_gray_sync); //fifo raddr address gray to bin

    //gap form write pointer to read pointer
    assign {ovf_nc0,wr_gap} = (raddr_sync - waddr) + FIFO_DEEP; //
    assign {ovf_nc1,wr_data_cnt[ADDR_WIDTH:0]} = waddr[ADDR_WIDTH:0] - raddr_sync[ADDR_WIDTH:0]; //

    //generated almost full signal
    always @(posedge wr_clk or negedge wr_rst_n)begin
        if(~wr_rst_n)begin
            prog_full <= 1'b0;
        end
        else begin
            if(wr_data_cnt >= prog_full_assert_cfg)begin
                prog_full <= 1'b1;
            end
            else if((wr_data_cnt < prog_full_negate_cfg))begin
                prog_full <= 1'b0;
            end
            else begin
                prog_full <= prog_full;
            end
        end
    end

    //generated full signal
    always @(posedge wr_clk or negedge wr_rst_n)begin
        if(~wr_rst_n)begin
            full <= 1'b0;
        end
        else begin
            full <= (!(|wr_gap)) || ((wr_gap == 1) & wr_en);
        end
    end


    // -----------------------------------------------------------------------------
    // async_fifo read control logic
    // -----------------------------------------------------------------------------

    //ram read enable
    assign ren = rd_en && (!empty);                  //forbid reading when fifo is empty

    //udf_int generated
    always @(posedge rd_clk or negedge rd_rst_n)begin
        if(~rd_rst_n)begin
            udf_int <= 1'b0;
        end
        else begin
            udf_int <= rd_en && empty;
        end
    end

    //fifo read addr generated
    always @(posedge rd_clk or negedge rd_rst_n)begin
        if(~rd_rst_n)begin
            raddr <= {(ADDR_WIDTH + 1){1'b0}};
        end
        else if(ren)begin
            raddr <= raddr + 1'b1;
        end
    end

    assign rd_addr = raddr[ADDR_WIDTH-1:0]; //real read address

    //fifo read addr: bin to gray
    always @(posedge rd_clk or negedge rd_rst_n)begin
        if(~rd_rst_n)begin
            raddr_gray <= {(ADDR_WIDTH + 1){1'b0}};
        end
        else begin
            raddr_gray <= raddr ^ {1'b0,raddr[ADDR_WIDTH:1]};
        end
    end


    //fifo write address gray sync
    multi_bit_sync2_cell_rstb #(
        .BUS_WIDTH (ADDR_WIDTH + 1)
    ) u_waddr_gray_sync (
        .clk     ( rd_clk          ),
        .reset_n ( rd_rst_n        ),
        .data    ( waddr_gray      ),
        .qout    ( waddr_gray_sync )
    );

    assign waddr_sync = gray2bin(waddr_gray_sync); //write addr bin

    //gap form read pointer to write pointer
    assign {ovf_nc2,rd_gap} = waddr_sync - raddr; //

    //generated almost empty signal
    always @(posedge rd_clk or negedge rd_rst_n)begin
        if(~rd_rst_n)begin
            prog_empty <= 1'b1;
        end
        else begin
            if(rd_gap <= PROG_EMPTY_ASSERT)begin
                prog_empty <= 1'b1;
            end
            else if(rd_gap > PROG_EMPTY_NEGATE)begin
                prog_empty <= 1'b0;
            end
            else begin
                prog_empty <= prog_empty;
            end
        end
    end

    //generated empty signal
    always @(posedge rd_clk or negedge rd_rst_n)begin
        if(~rd_rst_n)begin
            empty <= 1'b1;
        end
        else begin
            empty <= (!(|rd_gap)) || ((rd_gap == 1) & rd_en);
        end
    end


    // -----------------------------------------------------------------------------
    // ram instance
    // -----------------------------------------------------------------------------

    wire wen_l;
    wire ren_l;
    assign wen_l = ~wen;
    assign ren_l = ~ren;
    generate if(FLIPFLOP == 0)begin: MEM_INST_BK
    as6d_app_video_pipe_1r1w_32x140_ram_wrapper #(
        .RAM_DEPTH                 ( FIFO_DEEP                 ),
        .ADDR_WIDTH                ( ADDR_WIDTH                ),
        .DATA_WIDTH                ( DATA_WIDTH                ),
        .RAM_PIPE_STAGE            ( RAM_PIPE_STAGE            )
    ) u0_as6d_app_video_pipe_1r1w_32x140_ram_wrapper (
        //output ports
        .QB_F                      ( rd_data                   ),
        .ECC_FAULT_B               ( ecc_fault                 ),
        .SINGLE_ERR_B              ( single_err                ),
        .DOUBLE_ERR_B              ( double_err                ),

        //global ports
        .w_clk                     ( wr_clk                    ),
        .r_clk                     ( rd_clk                    ),
        .w_nrst                    ( wr_rst_n                  ),
        .r_nrst                    ( rd_rst_n                  ),

        //input ports
        .ecc_addr_protect_en       ( ecc_addr_protect_en       ),
        .ecc_fault_detc_en         ( ecc_fault_detc_en         ),
        .reg_dft_tpram_config      ( reg_dft_tpram_config      ),
        .BYPASS_WRITE_A            ( 1'd0                      ),
        .CHECK_IN_A                ( 1'd0                      ),
        .BYPASS_READ_B             ( ecc_bypass                ),
        .CSA_F                     ( wen                       ),
        .WEA_F                     ( wen                       ),
        .AA_F                      ( wr_addr                   ),
        .DA_F                      ( wr_data                   ),
        .CSB_F                     ( ren                       ),
        .REB_F                     ( ren                       ),
        .AB_F                      ( rd_addr                   )
    );
    end
    else begin: FLIPFLOP_BK
    
    assign single_err = 1'd0;
    assign double_err = 1'd0;
    assign ecc_fault  = 1'd0;
    
    sram_wrapper #(
        .FLIPFLOP                  ( FLIPFLOP                  ),
        .MEM_DEPTH                 ( FIFO_DEEP                 ),
        .ADDR_WIDTH                ( ADDR_WIDTH                ),
        .DATA_WIDTH                ( DATA_WIDTH                )
    ) u0_sram_wrapper (
        .ClkA                      ( wr_clk                    ), //input
        .ClkB                      ( rd_clk                    ), //input
        .AddrA                     ( wr_addr                   ), //input       [ADDR_WIDTH-1:0]
        .AddrB                     ( rd_addr                   ), //input       [ADDR_WIDTH-1:0]
        .Din                       ( wr_data                   ), //input       [DATA_WIDTH-1:0]
        .CEAB                      ( wen_l                     ), //input
        .CEBB                      ( ren_l                     ), //input
        .WEAB                      ( wen_l                     ), //input
        .REBB                      ( ren_l                     ), //input
        .Q                         ( rd_data                   )  //output      [DATA_WIDTH-1:0]
    );
    end
    endgenerate

endmodule

---_FILE_END_---
---_PATH_START_---mem/fifo_wrapper/as6d_app_video_pipe_2048x140_fwft_fifo_wrapper.v---_PATH_END_---
module as6d_app_video_pipe_2048x140_fwft_fifo_wrapper(/*AUTOARG*/
   // Outputs
   rd_data, rd_data_val, single_err, double_err, ovf_int, udf_int,
   prog_full, empty, full,
   // Inputs
   clk, rst_n, ram_bypass, prog_full_assert_cfg, prog_full_negate_cfg,
   wr_data, wr_en, rd_en
   );
// -----------------------------------------------------------------------------

// parameter declaration

// -----------------------------------------------------------------------------            
parameter   ADDR_WIDTH            = 11;             //fifo address width
parameter   DATA_WIDTH            = 140;            //fifo data width
parameter   PROG_EMPTY_ASSERT     = 4;             //fifo data count threshold of prog empty assert
parameter   PROG_EMPTY_NEGATE     = 4;             //fifo data count threshold of prog empty negate
parameter   FIFO_DEEP             = 1<<ADDR_WIDTH; //fifo data depth
parameter   RAM_PIPE_STAGE        = 2;             //RAM read dalay

localparam  PRE_REG_NUM           = RAM_PIPE_STAGE + 2;

// -----------------------------------------------------------------------------

// port declaration

// -----------------------------------------------------------------------------

//output ports
output [(DATA_WIDTH-1):0]   rd_data;              //output data to fifo
output                      rd_data_val;          //output data valid 
output                      single_err;           //
output                      double_err;           //
output                      ovf_int;              //write over flow interrupt  1=interrupt 0=no interrupt 
output                      udf_int;              //read  under flow interrupt  1=interrupt 0=no interrupt

output                      prog_full;            //fifo prog_full  flag
output                      empty;                //fifo empty flag
output                      full;                 //fifo full flag

//global ports                  
input                       clk;                  //input clk 
input                       rst_n;                //globe aysn rst_n
input                       ram_bypass;           //

//input ports           
input  [ADDR_WIDTH:0]       prog_full_assert_cfg; //almost full assert config
input  [ADDR_WIDTH:0]       prog_full_negate_cfg; //almost full negate config
input  [(DATA_WIDTH-1):0]   wr_data;              //input data to fifo
input                       wr_en;                //write enable 
input                       rd_en;                //read enable 

// -----------------------------------------------------------------------------

// signal declaration

// ----------------------------------------------------------------------------- 
genvar i;

wire                        ren;                                 //
wire                        wen;                                 //

wire [(DATA_WIDTH-1):0]     s_rd_data;                           //
wire                        s_rd_data_val;                       //              
wire                        s_prog_empty_nc;                     //               
wire                        s_prog_full;                         //                
wire                        s_empty;                             //                    
wire                        s_full;                              //  
wire [ADDR_WIDTH:0]         s_prog_full_assert_cfg;              //
wire [ADDR_WIDTH:0]         s_prog_full_negate_cfg;              //
wire [(DATA_WIDTH-1):0]     s_wr_data;                           //
wire                        s_wr_en;                             //                     
wire                        s_rd_en;                             //     

reg  [(DATA_WIDTH-1):0]     pre_rd_data[(PRE_REG_NUM-1):0];      //
reg  [(PRE_REG_NUM-1):0]    pre_rd_data_val;                     //   

reg  [(PRE_REG_NUM-1):0]    in_active;                           //
reg  [(PRE_REG_NUM-1):0]    out_active;                          //
wire [(PRE_REG_NUM-1):0]    in_active_nr;                        //

wire [(DATA_WIDTH-1):0]     pre_rd_data_mask[(PRE_REG_NUM-1):0]; //  
wire [(DATA_WIDTH-1):0]     pre_rd_data_out[(PRE_REG_NUM-1):0];  // 

// -----------------------------------------------------------------------------

// implementation

// ----------------------------------------------------------------------------- 
assign ren = rd_en & rd_data_val;
assign wen = wr_en & (~full);

assign empty = ~rd_data_val;
assign prog_full = s_prog_full;
assign full = s_full;

always @(posedge clk or negedge rst_n) begin
    if(~rst_n)begin 
        in_active <= {{(PRE_REG_NUM-1){1'b0}}, 1'b1};
    end
    else if(s_rd_en)begin
        in_active <= {in_active[(PRE_REG_NUM-2):0], in_active[PRE_REG_NUM-1]};
    end
end   

always @(posedge clk or negedge rst_n)begin 
    if(~rst_n)begin 
        out_active <= {{(PRE_REG_NUM-1){1'b0}}, 1'b1};
    end
    else if(ren)begin
        out_active <= {out_active[(PRE_REG_NUM-2):0], out_active[PRE_REG_NUM-1]};
    end
end   

generate    
    for (i=0;i<PRE_REG_NUM;i=i+1) begin: generate_pre_rd_data
        always @(posedge clk or negedge rst_n)begin
            if (~rst_n)begin 
                pre_rd_data[i] <= 0;
                pre_rd_data_val[i] <= 1'b0;
            end
            else if(s_rd_data_val&in_active_nr[i])begin
                pre_rd_data[i] <= s_rd_data;
                pre_rd_data_val[i] <= 1'b1;
            end
            else if(ren&out_active[i])begin
                pre_rd_data_val[i] <= 1'b0;
            end
        end
    end
endgenerate

generate    
    for (i=0;i<PRE_REG_NUM;i=i+1) begin: generate_pre_rd_data_mask
        assign pre_rd_data_mask[i] = pre_rd_data[i] & {DATA_WIDTH{out_active[i]}};
    end
endgenerate

generate    
    for (i=1;i<PRE_REG_NUM;i=i+1) begin : generate_pre_rd_data_out
        assign pre_rd_data_out[i] = pre_rd_data_mask[i] | pre_rd_data_out[i-1];
    end
endgenerate

assign pre_rd_data_out[0] = pre_rd_data_mask[0];

assign rd_data = pre_rd_data_out[PRE_REG_NUM-1];
assign rd_data_val = |(pre_rd_data_val & out_active);


assign s_prog_full_assert_cfg = prog_full_assert_cfg;
assign s_prog_full_negate_cfg = prog_full_negate_cfg;
assign s_wr_data = wr_data;
assign s_wr_en = wen;  
assign s_rd_en = (~s_empty) & ((in_active & pre_rd_data_val) == {PRE_REG_NUM{1'b0}});

bus_delay #(
    .DELAY_CYCLES ( RAM_PIPE_STAGE                  ),
    .BUS_WIDTH    ( PRE_REG_NUM                     ),
    .INIT_VAL     ( {{(PRE_REG_NUM-1){1'b0}}, 1'b1} )
)bus_delay_u0 (
    .clk          ( clk          ),
    .rst_n        ( rst_n        ),
    .inbus        ( in_active    ),
    .outbus       ( in_active_nr )
);

as6d_app_video_pipe_2048x140_fifo_wrapper #(
    .ADDR_WIDTH        ( ADDR_WIDTH        ),
    .DATA_WIDTH        ( DATA_WIDTH        ),
    .PROG_EMPTY_ASSERT ( PROG_EMPTY_ASSERT ),
    .PROG_EMPTY_NEGATE ( PROG_EMPTY_NEGATE ),
    .FIFO_DEEP         ( FIFO_DEEP         ),
    .RAM_PIPE_STAGE    ( RAM_PIPE_STAGE    )
)u0_as6d_app_video_pipe_2048x140_fifo_wrapper (
    .rd_data              ( s_rd_data              ),
    .rd_data_val          ( s_rd_data_val          ),
    .single_err           ( single_err             ),
    .double_err           ( double_err             ),
    .ram_bypass           ( ram_bypass             ),
    .prog_empty           ( s_prog_empty_nc        ),
    .prog_full            ( s_prog_full            ),
    .ovf_int              ( ovf_int                ),
    .udf_int              ( udf_int_nc             ),
    .empty                ( s_empty                ),
    .full                 ( s_full                 ),
    .clk                  ( clk                    ),
    .rst_n                ( rst_n                  ),
    .prog_full_assert_cfg ( s_prog_full_assert_cfg ),
    .prog_full_negate_cfg ( s_prog_full_negate_cfg ),
    .wr_data              ( s_wr_data              ),
    .wr_en                ( s_wr_en                ),
    .rd_en                ( s_rd_en                )
);

endmodule


---_FILE_END_---
---_PATH_START_---mem/fifo_wrapper/fifo_wrapper.f---_PATH_END_---
${AS6T28_PROJ_DIR}/AS6T28D/AS6D_APP/mem/fifo_wrapper/as6d_app_video_pipe_1r1w_32x140_afifo_wrapper.v
${AS6T28_PROJ_DIR}/AS6T28D/AS6D_APP/mem/fifo_wrapper/as6d_app_video_pipe_1r1w_2048x140_fwft_fifo_wrapper.v
${AS6T28_PROJ_DIR}/AS6T28D/AS6D_APP/mem/fifo_wrapper/as6d_app_video_pipe_1r1w_2048x140_fifo_wrapper.v



---_FILE_END_---
---_PATH_START_---mem/fifo_wrapper/as6d_app_video_pipe_32x140_afifo_wrapper.v---_PATH_END_---
module as6d_app_video_pipe_32x140_afifo_wrapper(/*AUTOARG*/
   // Outputs
   prog_full, full, prog_empty, empty, rd_data, rd_data_val,
   single_err, double_err, ovf_int, udf_int, data_count,
   // Inputs
   wr_rst_n, wr_clk, wr_en, wr_data, prog_full_assert_cfg,
   prog_full_negate_cfg, ram_bypass, rd_rst_n, rd_clk, rd_en
   );
// -----------------------------------------------------------------------------

// parameter declaration

// -----------------------------------------------------------------------------      
parameter   ADDR_WIDTH              = 5;            
parameter   DATA_WIDTH              = 140;
parameter   PROG_EMPTY_ASSERT       = 4;             //fifo data count threshold of prog empty assert
parameter   PROG_EMPTY_NEGATE       = 4;             //fifo data count threshold of prog empty negate
parameter   FIFO_DEEP               = 1<<ADDR_WIDTH;
parameter   RAM_PIPE_STAGE          = 2;             //RAM read dalay

//output ports
output                   prog_full;                  //prog_full
output                   full;                       //full

output                   prog_empty;                 //prog_empty
output                   empty;                      //empty
output  [DATA_WIDTH-1:0] rd_data;                    //rd_data
output                   rd_data_val;                //output data valid 
output					 single_err;     
output					 double_err;     
output                   ovf_int;                    //write over flow interrupt  1=interrupt 0=no interrupt (wr_clk domain)
output                   udf_int;                    //read  under flow interrupt  1=interrupt 0=no interrupt (rd_clk domain)
output [ADDR_WIDTH:0]    data_count; 

//input ports
input                    wr_rst_n;                   //fifo reset
input                    wr_clk;                     //write clock
input                    wr_en;                      //input write enable
input  [DATA_WIDTH-1:0]  wr_data;                    //be writed data
input  [ADDR_WIDTH:0]    prog_full_assert_cfg;       //FIFO almost full assert config
input  [ADDR_WIDTH:0]    prog_full_negate_cfg;       //FIFO almost full negate config
input           		 ram_bypass		;            //
input                    rd_rst_n;                   //fifo reset
input                    rd_clk;                     //read clock
input                    rd_en;                      //input read enable

// -----------------------------------------------------------------------------

// wire declaration

// -----------------------------------------------------------------------------  
wire                     wen;                        //fifo write enable
wire    [ADDR_WIDTH-1:0] wr_addr;                    //fifo write address
wire                     ren;                        //fifo read enable
wire    [ADDR_WIDTH-1:0] rd_addr;                    //fifo read address

wire    [ADDR_WIDTH:0]   wr_gap;                     //gap from write pointer to read pointer
wire    [ADDR_WIDTH:0]   rd_gap;                     //gap from read pointer to write pointer

wire    [ADDR_WIDTH:0]   waddr_sync;                 //waddr sync to rclk
wire    [ADDR_WIDTH:0]   raddr_sync;                 //raddr sync to wclk

wire    [ADDR_WIDTH:0]   wr_data_cnt;                //FIFO Data Count, Sync to wclk
wire    [1:0]            ovf_nc0;                    //ovf_nc0
wire                     ovf_nc1;                    //ovf_nc1
wire                     ovf_nc2;                    //ovf_nc2

// -----------------------------------------------------------------------------

// register declaration

// -----------------------------------------------------------------------------
wire    [DATA_WIDTH-1:0] rd_data;                    //fifo data output
wire                     rd_data_val;                //output data valid 
reg                      prog_full;                  //fifo almost full
reg                      full;                       //fifo full
reg                      prog_empty;                 //fifo almost empty
reg                      empty;                      //fifo empty
reg                      ovf_int;                    //write over flow interrupt  1=interrupt 0=no interrupt (wr_clk domain) 
reg                      udf_int;                    //read  under flow interrupt  1=interrupt 0=no interrupt (rd_clk domain)

reg     [ADDR_WIDTH:0]   waddr;                      //write address , the MSB is state bit
reg     [ADDR_WIDTH:0]   waddr_gray;                 //write address to gray code
reg     [ADDR_WIDTH:0]   waddr_gray_sync_temp;       //waddr_gray_sync_temp sync to rclk 
reg     [ADDR_WIDTH:0]   waddr_gray_sync;            //waddr_gray_sync_temp sync to rclk 

reg     [ADDR_WIDTH:0]   raddr;                      //read address , the MSB is state bit
reg     [ADDR_WIDTH:0]   raddr_gray;                 //read address to gray code
reg     [ADDR_WIDTH:0]   raddr_gray_sync_temp;       //raddr_gray_sync_temp sync to wclk 
reg     [ADDR_WIDTH:0]   raddr_gray_sync;            //raddr_gray_sync_temp sync to wclk 

// -----------------------------------------------------------------------------

//  overview

//  ========

//  The module completes asynchronous FIFO with gray_coded address

// -----------------------------------------------------------------------------
assign data_count = rd_gap;

bus_delay #(
    .DELAY_CYCLES ( RAM_PIPE_STAGE ),
    .BUS_WIDTH    ( 1              ),
    .INIT_VAL     ( 0              )
)bus_delay_u0 (
    .clk     ( rd_clk      ),   
    .rst_n   ( rd_rst_n    ),
    .inbus   ( ren         ),
    .outbus  ( rd_data_val )
);

//SUBHEADER----------------------------------------------------------- 

//NAME: gray2bin 

//TYPE: func 

//----------------------------------------------------------------------------- 

//PURPOSE: gray change to bin 

//----------------------------------------------------------------------------- 

//PARAMETERS 

//PARAM  NAME:    RANGE:         DESCRIPTION:            DEFAULT:         UNITS 

//N/A           

//----------------------------------------------------------------------------- 

//Other: N/A 

//END_SUBHEADER---------------------------------------------------
function       [ADDR_WIDTH:0]   gray2bin;    //to change the gray code to bin code
   input       [ADDR_WIDTH:0]   gray_in;     //input gray code
   reg         [ADDR_WIDTH:0]   gray_code;   //reg gray 
   reg         [ADDR_WIDTH:0]   bin_code;    //bin code result
   integer i,j;                              //integer
   reg tmp;                                  //tmp
   begin
       gray_code = gray_in;
       for(i=0;i<=ADDR_WIDTH;i=i+1)
           begin
               tmp=1'b0;
               for(j=i;j<=ADDR_WIDTH;j=j+1)
                   tmp=gray_code[j]^tmp;
               bin_code[i]=tmp;
           end
       gray2bin= bin_code;
   end
endfunction 

// -----------------------------------------------------------------------------

// async_fifo write control logic

// -----------------------------------------------------------------------------

//ram write enable & address
assign wen = wr_en && (!full);                  //forbid writing when fifo is full

//ovf_int generated
always @(posedge wr_clk or negedge wr_rst_n)
    if(~wr_rst_n)
        ovf_int <= 1'b0;
    else
        ovf_int <= wr_en && full;

//fifo write address generated
always @(posedge wr_clk or negedge wr_rst_n)
    if(~wr_rst_n)     
        waddr <= {(ADDR_WIDTH + 1){1'b0}};
    else if(wen)                                //forbid writing when fifo is full
        waddr <= waddr + 1'b1;

assign wr_addr = waddr[ADDR_WIDTH-1:0];         //real write addr

//fifo write address: bin to gray       
always @(posedge wr_clk or negedge wr_rst_n)
    if(~wr_rst_n)  
        waddr_gray  <= {(ADDR_WIDTH + 1){1'b0}};
    else
        waddr_gray  <= waddr ^ {1'b0,waddr[ADDR_WIDTH:1]};

//fifo read address gray sync       
always @(posedge wr_clk or negedge wr_rst_n)
    if(~wr_rst_n)begin
        raddr_gray_sync_temp <= {(ADDR_WIDTH + 1){1'b0}};
        raddr_gray_sync      <= {(ADDR_WIDTH + 1){1'b0}};
    end
    else begin
        raddr_gray_sync_temp <= raddr_gray;
        raddr_gray_sync      <= raddr_gray_sync_temp;
    end

//fifo raddr address gray to bin
assign raddr_sync = gray2bin(raddr_gray_sync);//fifo raddr address gray to bin 

//gap form write pointer to read pointer
assign {ovf_nc0,wr_gap} = (raddr_sync - waddr) + FIFO_DEEP; //
assign {ovf_nc1,wr_data_cnt[ADDR_WIDTH:0]} = waddr[ADDR_WIDTH:0] - raddr_sync[ADDR_WIDTH:0]; //

//generated almost full signal       
always @(posedge wr_clk or negedge wr_rst_n)
    if(~wr_rst_n)  
        begin
            prog_full <= 1'b0;
        end
    else
        begin
            if( wr_data_cnt>=prog_full_assert_cfg )
                begin
                    prog_full <= 1'b1;
                end
            else if((wr_data_cnt < prog_full_negate_cfg) )
                begin
                    prog_full <= 1'b0;
                end
            else
                begin
                    prog_full <= prog_full;
                end
        end

//generated full signal
always @(posedge wr_clk or negedge wr_rst_n)
    if(~wr_rst_n)  
        full <= 1'b0;
    else
        full <= (!(|wr_gap)) || ((wr_gap==1)&wr_en);

// -----------------------------------------------------------------------------

// async_fifo read control logic

// -----------------------------------------------------------------------------

//ram read enable
assign ren = rd_en && (!empty);                  //forbid reading when fifo is empty 

//udf_int generated
always @(posedge rd_clk or negedge rd_rst_n)
    if(~rd_rst_n)
        udf_int <= 1'b0;
    else
        udf_int <= rd_en && empty;

//fifo read addr generated
always @(posedge rd_clk or negedge rd_rst_n)
    if(~rd_rst_n)
        raddr <= {(ADDR_WIDTH + 1){1'b0}};
    else if(ren)                           
        raddr <= raddr + 1'b1;

assign rd_addr = raddr[ADDR_WIDTH-1:0]; //real read address

//fifo read addr: bin to gray
always @(posedge rd_clk or negedge rd_rst_n)
    if(~rd_rst_n)
        raddr_gray  <= {(ADDR_WIDTH + 1){1'b0}};
    else
        raddr_gray  <= raddr ^ {1'b0,raddr[ADDR_WIDTH:1]};        

//fifo write address sync       
always @(posedge rd_clk or negedge rd_rst_n)
    if(~rd_rst_n)begin
        waddr_gray_sync_temp <= {(ADDR_WIDTH + 1){1'b0}};
        waddr_gray_sync      <= {(ADDR_WIDTH + 1){1'b0}};
    end
    else begin
        waddr_gray_sync_temp <= waddr_gray;
        waddr_gray_sync      <= waddr_gray_sync_temp;
    end

assign waddr_sync = gray2bin(waddr_gray_sync); //write addr bin

//gap form read pointer to write pointer
assign  {ovf_nc2,rd_gap} = waddr_sync - raddr; //

//generated almost empty signal
always @(posedge rd_clk or negedge rd_rst_n)
    if(~rd_rst_n)
        begin
            prog_empty <= 1'b1;
        end
    else
        begin
            if( rd_gap<=PROG_EMPTY_ASSERT )
                begin
                    prog_empty <= 1'b1;
                end
            else if( (rd_gap > PROG_EMPTY_NEGATE) )
                begin
                    prog_empty <= 1'b0;
                end
            else
                begin
                    prog_empty <= prog_empty;
                end
        end  

//generated empty signal
always @(posedge rd_clk or negedge rd_rst_n)
    if(~rd_rst_n)
        empty <= 1'b1;
    else
        empty <= (!(|rd_gap)) || ((rd_gap==1)&rd_en);

// -----------------------------------------------------------------------------

//ram instance

// -----------------------------------------------------------------------------
as6d_app_video_pipe_1r1w_32x140_ram_wrapper #(
    .RAM_DEPTH			( FIFO_DEEP				),
    .ADDR_WIDTH      	( ADDR_WIDTH     		),
    .DATA_WIDTH      	( DATA_WIDTH     		),
    .RAM_PIPE_STAGE  	( RAM_PIPE_STAGE 		)
) u0_as6d_app_video_pipe_1r1w_32x140_ram_wrapper (
    //output ports                            
    .doutb				( rd_data				),
	.single_err	   		( single_err       		),
    .double_err    		( double_err       		),

    //global ports
    .clka          		( wr_clk           		),
    .clkb          		( rd_clk           		),
	.ram_bypass	   		( ram_bypass       		),

    //input ports  		           
    .csa           		( wen              		),
    .wra           		( wen              		),
    .addra         		( waddr[ADDR_WIDTH-1:0]	),
    .dina          		( wr_data				),
    .csb           		( ren              		),
    .rdb           		( ren              		),
    .addrb         		( raddr[ADDR_WIDTH-1:0]	)
);

endmodule


---_FILE_END_---
---_PATH_START_---mem/ram_wrapper/as6d_app_video_pipe_1r1w_2048x140_ram_wrapper.v---_PATH_END_---
module as6d_app_video_pipe_1r1w_2048x140_ram_wrapper(/*AUTOARG*/
   // Outputs
   QB_F, ECC_FAULT_B, SINGLE_ERR_B, DOUBLE_ERR_B,
   // Inputs
   clk, nrst, AA_F, CSA_F, WEA_F, DA_F, CSB_F,reg_dft_sync_tpram_config,
   ecc_addr_protect_en, ecc_fault_detc_en, REB_F, AB_F, BYPASS_WRITE_A, CHECK_IN_A, BYPASS_READ_B
   );

parameter ADDR_WIDTH        = 11;
parameter DATA_WIDTH        = 140;
parameter ADDR_DATA_WIDTH   = ADDR_WIDTH + DATA_WIDTH;
parameter RAM_DEPTH         = 1<<ADDR_WIDTH;
parameter RAM_PIPE_STAGE    = 1;
parameter PARITY_WIDTH      = 9;
parameter PHY_DATA_WIDTH    = PARITY_WIDTH + DATA_WIDTH;
parameter PHY_AL_DATA_WIDTH = PARITY_WIDTH + DATA_WIDTH;
parameter PHY_ADDR_WIDTH    = ADDR_WIDTH;

//----------------------------------------------------
input                                clk;
input                                nrst;

input                                ecc_addr_protect_en;
input                                ecc_fault_detc_en;
input  [9:0]                         reg_dft_sync_tpram_config;

output [(DATA_WIDTH-1):0]            QB_F;

input  [(ADDR_WIDTH-1):0]            AA_F;
input                                CSA_F;
input                                WEA_F;
input  [(DATA_WIDTH-1):0]            DA_F;

input                                CSB_F;
input                                REB_F;
input  [(ADDR_WIDTH-1):0]            AB_F;

input                                BYPASS_WRITE_A;
input                                CHECK_IN_A;
input                                BYPASS_READ_B;
output                               ECC_FAULT_B;
output                               SINGLE_ERR_B;
output                               DOUBLE_ERR_B;



wire   [(PHY_ADDR_WIDTH-1):0]                   AA_w;
wire                                            CSA_w0;
wire                                            WEA_w0;
wire   [(DATA_WIDTH-1):0]                       DA_w;
wire                                            CSB_w0;
wire                                            REB_w0;
wire   [(PHY_ADDR_WIDTH-1):0]                   AB_w;
wire                                            BYPASS_READ_B_w;
wire   [(DATA_WIDTH-1):0]                       QB_F;
wire   [(PHY_AL_DATA_WIDTH-1):0]                QB_p0;
wire   [(PHY_AL_DATA_WIDTH-1):0]                QB_p_tmp0;
wire   [(PHY_AL_DATA_WIDTH-1):0]                QB_t;
wire   [(ADDR_DATA_WIDTH-1):0]                  QB_y;
wire   [(ADDR_DATA_WIDTH-1) : 0 ]               QB_u;
wire                                            ECC_FAULT_B;
wire   [0:0]                                    ECC_FAULT_B_r0;
wire                                            ECC_FAULT_B_t;
wire                                            SINGLE_ERR_B;
wire   [0:0]                                    SINGLE_ERR_B_r0;
wire                                            SINGLE_ERR_B_t;
wire                                            DOUBLE_ERR_B;
wire   [0:0]                                    DOUBLE_ERR_B_r0;
wire                                            DOUBLE_ERR_B_t;
wire   [(PARITY_WIDTH-1):0]                     parity_out;
wire   [(PHY_AL_DATA_WIDTH-DATA_WIDTH-1):0]     QB_p_nc0;
wire                                            BYPASS_WRITE_A_nc;
wire   [0:0]                                    CHECK_IN_A_nc;
wire   [(ADDR_WIDTH-1):0]                       AB_F_d1;
wire                                            rd_val;
wire                                            rd_val_d1;
wire   [(ADDR_DATA_WIDTH-1):0]                  DA_p_tmp;
wire                                            BYPASS_READ_B_p;
wire   [(PHY_ADDR_WIDTH-1):0]                   AA_p00;
wire                                            CSA_p00;
wire                                            WEA_p00;
wire   [(PHY_AL_DATA_WIDTH-1):0]                DA_p00;
wire   [(PHY_ADDR_WIDTH-1):0]                   AB_p00;
wire                                            CSB_p00;
wire                                            REB_p00;
wire                                            CSA_p00_L;
wire                                            WEA_p00_L;
wire                                            CSB_p00_L;
wire                                            REB_p00_L;
reg                                             retention_mode_en;
wire [9:0]                                      tpram_config;
wire                                            tpram_config_bit9;

assign BYPASS_WRITE_A_nc = BYPASS_WRITE_A;
assign CHECK_IN_A_nc     = CHECK_IN_A;

assign rd_val= CSB_F & REB_F & ((!(CSA_F & WEA_F)) || (CSA_F & WEA_F&(AA_F != AB_F)));

bus_delay_cg #(
    .DELAY_CYCLES ( 1          ),
    .BUS_WIDTH    ( ADDR_WIDTH )
) bus_delay_cg_u0 (
    .clk          ( clk        ),
    .rst_n        ( nrst       ),
    .en           ( 1'b1       ),
    .inbus        ( AB_F       ),
    .outbus       ( AB_F_d1    )
);

bus_delay_cg #(
    .DELAY_CYCLES ( 1         ),
    .BUS_WIDTH    ( 1         )
) bus_delay_cg_u1 (
    .clk          ( clk       ),
    .rst_n        ( nrst      ),
    .en           ( 1'b1      ),
    .inbus        ( rd_val    ),
    .outbus       ( rd_val_d1 )
);

assign BYPASS_READ_B_w = BYPASS_READ_B;
assign AA_w[(ADDR_WIDTH-1):0] = AA_F[(ADDR_WIDTH-1):0];
assign CSA_w0 = CSA_F;
assign WEA_w0 = WEA_F;
assign AB_w[(ADDR_WIDTH-1):0] = AB_F[(ADDR_WIDTH-1):0];
assign REB_w0 = REB_F;
assign CSB_w0 = CSB_F;
assign QB_t = QB_p_tmp0;
assign SINGLE_ERR_B_t = (SINGLE_ERR_B_r0) & rd_val_d1;
assign ECC_FAULT_B_t = (ECC_FAULT_B_r0) & rd_val_d1;
assign DOUBLE_ERR_B_t = (DOUBLE_ERR_B_r0) & rd_val_d1;

bus_delay_cg #(
    .DELAY_CYCLES ( 1              ),
    .BUS_WIDTH    ( 1              )
) bus_delay_cg_u2 (
    .clk          ( clk            ),
    .rst_n        ( nrst           ),
    .en           ( 1'b1           ),
    .inbus        ( SINGLE_ERR_B_t ),
    .outbus       ( SINGLE_ERR_B   )
);

bus_delay_cg #(
    .DELAY_CYCLES ( 1              ),
    .BUS_WIDTH    ( 1              )
) bus_delay_cg_u3 (
    .clk          ( clk            ),
    .rst_n        ( nrst           ),
    .en           ( 1'b1           ),
    .inbus        ( DOUBLE_ERR_B_t ),
    .outbus       ( DOUBLE_ERR_B   )
);

bus_delay_cg #(
    .DELAY_CYCLES ( 1              ),
    .BUS_WIDTH    ( 1              )
) bus_delay_cg_u4 (
    .clk          ( clk            ),
    .rst_n        ( nrst           ),
    .en           ( 1'b1           ),
    .inbus        ( ECC_FAULT_B_t  ),
    .outbus       ( ECC_FAULT_B    )
);

assign DA_p_tmp[(ADDR_DATA_WIDTH-1):0] = ecc_addr_protect_en ? {AA_w,DA_w} : {{ADDR_WIDTH{1'd0}},DA_w};
assign BYPASS_READ_B_p = BYPASS_READ_B_w;

assign DA_w[DATA_WIDTH-1 :0] =DA_F;

ecc_151_cal #(
  .DATA_WIDTH   ( ADDR_DATA_WIDTH                ),
  .PARITY_WIDTH ( PARITY_WIDTH                   )
) ecc_151_cal_encode (
    .data_in    ( DA_p_tmp[(ADDR_DATA_WIDTH-1):0]),
    .data_out   (                                ),
    .parity_in  ( {(PARITY_WIDTH){1'b0}}         ),
    .parity_out ( parity_out[(PARITY_WIDTH-1):0] ),
    .bypass     ( BYPASS_READ_B_p                ),
    .mask       (                                ),
    .sbit_err   (                                ),
    .dbit_err   (                                )
);

ecc_151_fault_detc #(
  .DATA_WIDTH           ( ADDR_DATA_WIDTH                                        ),
  .PARITY_WIDTH         ( PARITY_WIDTH                                           )
) u_ecc_151_fault_detc (
    .ecc_fault_detc_en  ( ecc_fault_detc_en                                      ),
    .data_in            ( QB_y[(ADDR_DATA_WIDTH-1):0]                            ),
    .data_out           ( QB_u[(ADDR_DATA_WIDTH-1):0]                            ),
    .parity_in          ( QB_t[(DATA_WIDTH+PARITY_WIDTH-1):DATA_WIDTH]           ),
    .bypass             ( BYPASS_READ_B_p                                        ),
    .ecc_fault          ( ECC_FAULT_B_r0                                         ),
    .sbit_err           ( SINGLE_ERR_B_r0                                        ),
    .dbit_err           ( DOUBLE_ERR_B_r0                                        )
);

assign QB_y[(ADDR_DATA_WIDTH-1):0] = ecc_addr_protect_en? {AB_F_d1,QB_t[(DATA_WIDTH-1):0]}: 
                                                          {{ADDR_WIDTH{1'd0}},QB_t[(DATA_WIDTH-1):0]};
bus_delay_cg #(
    .DELAY_CYCLES ( 1                      ),
    .BUS_WIDTH    ( DATA_WIDTH             )
) bus_delay_cg_u5 (
    .clk          ( clk                    ),
    .rst_n        ( nrst                   ),
    .en           ( 1'b1                   ),
    .inbus        ( QB_u[(DATA_WIDTH)-1:0] ),
    .outbus       ( QB_F[(DATA_WIDTH)-1:0] )
);


assign DA_p00 = {parity_out,DA_p_tmp[(DATA_WIDTH-1):0]};
assign {AA_p00, CSA_p00,WEA_p00, AB_p00,CSB_p00, REB_p00} = {AA_w, CSA_w0,WEA_w0, AB_w,CSB_w0, REB_w0};
assign QB_p_tmp0[(PHY_DATA_WIDTH*1-1):(PHY_DATA_WIDTH*0)] = QB_p0[(PHY_DATA_WIDTH*1-1):(PHY_DATA_WIDTH*0)];

assign CSA_p00_L = ~CSA_p00;
assign WEA_p00_L = ~WEA_p00;
assign CSB_p00_L = ~CSB_p00;
assign REB_p00_L = ~REB_p00;

always @(posedge clk or negedge nrst)begin
    if(!nrst)begin
        retention_mode_en <= 1'b0;
    end
    else begin
        retention_mode_en <= 1'b1;//exit the retention mode after reset
    end
end

assign tpram_config_bit9 = retention_mode_en | reg_dft_sync_tpram_config[9];//Active Low, reg_dft_sync_tpram_config[9] is 0 by default  
assign tpram_config      = {tpram_config_bit9,reg_dft_sync_tpram_config[8:0]};

TPUHDSRAM2048X149SVTBW0M8B4R0P0_I0O0 #(
    .ADDR_WIDTH   ( ADDR_WIDTH                                      ),
    .DATA_WIDTH   ( PHY_DATA_WIDTH                                  ),
    .MEM_DEPTH    ( RAM_DEPTH                                       )
) u_TPUHDSRAM2048X149SVTBW0M8B4R0P0_I0O0 (
    .TPRAM_CONFIG ( tpram_config                                    ),
    .Q            ( QB_p0[(PHY_DATA_WIDTH*1-1):(PHY_DATA_WIDTH*0)]  ),
    .Clk          ( clk                                             ),
    .CEAB         ( CSA_p00_L                                       ),
    .WEAB         ( WEA_p00_L                                       ),
    .AddrA        ( AA_p00                                          ),
    .Din          ( DA_p00[(PHY_DATA_WIDTH*1-1):(PHY_DATA_WIDTH*0)] ),
    .CEBB         ( CSB_p00_L                                       ),
    .REBB         ( REB_p00_L                                       ),
    .AddrB        ( AB_p00                                          )
);

endmodule

---_FILE_END_---
---_PATH_START_---mem/ram_wrapper/as6d_app_video_pipe_1r1w_32x140_ram_wrapper.v---_PATH_END_---
module as6d_app_video_pipe_1r1w_32x140_ram_wrapper(/*AUTOARG*/
   // Outputs
   QB_F, ECC_FAULT_B, SINGLE_ERR_B, DOUBLE_ERR_B,
   // Inputs
   w_clk, r_clk, w_nrst, r_nrst, AA_F, CSA_F, WEA_F, DA_F, CSB_F,reg_dft_tpram_config,
   ecc_addr_protect_en, ecc_fault_detc_en, REB_F, AB_F, BYPASS_WRITE_A, CHECK_IN_A, BYPASS_READ_B
   );

parameter ADDR_WIDTH        = 5;
parameter DATA_WIDTH        = 140;
parameter ADDR_DATA_WIDTH   = ADDR_WIDTH + DATA_WIDTH;
parameter RAM_DEPTH         = 1<<ADDR_WIDTH;
parameter RAM_PIPE_STAGE    = 1;
parameter PARITY_WIDTH      = 9;
parameter PHY_DATA_WIDTH    = PARITY_WIDTH + DATA_WIDTH;
parameter PHY_AL_DATA_WIDTH = PARITY_WIDTH + DATA_WIDTH;
parameter PHY_ADDR_WIDTH    = ADDR_WIDTH;

//----------------------------------------------------
input                                w_clk;
input                                r_clk;
input                                w_nrst;
input                                r_nrst;

input                                ecc_addr_protect_en;
input                                ecc_fault_detc_en;
input  [8:0]                         reg_dft_tpram_config;

output [(DATA_WIDTH-1):0]            QB_F;

input  [(ADDR_WIDTH-1):0]            AA_F;
input                                CSA_F;
input                                WEA_F;
input  [(DATA_WIDTH-1):0]            DA_F;

input                                CSB_F;
input                                REB_F;
input  [(ADDR_WIDTH-1):0]            AB_F;

input                                BYPASS_WRITE_A;
input                                CHECK_IN_A;
input                                BYPASS_READ_B;
output                               ECC_FAULT_B;
output                               SINGLE_ERR_B;
output                               DOUBLE_ERR_B;

wire   [(PHY_ADDR_WIDTH-1):0]                   AA_w;
wire                                            CSA_w0;
wire                                            WEA_w0;
wire   [(DATA_WIDTH-1):0]                       DA_w;
wire                                            CSB_w0;
wire                                            REB_w0;
wire   [(PHY_ADDR_WIDTH-1):0]                   AB_w;
wire                                            BYPASS_READ_B_w;
wire   [(DATA_WIDTH-1):0]                       QB_F;
wire   [(PHY_AL_DATA_WIDTH-1):0]                QB_p0;
wire   [(PHY_AL_DATA_WIDTH-1):0]                QB_p_tmp0;
wire   [(PHY_AL_DATA_WIDTH-1):0]                QB_t;
wire   [(ADDR_DATA_WIDTH-1):0]                  QB_y;
wire   [(ADDR_DATA_WIDTH-1) : 0 ]               QB_u;
wire                                            ECC_FAULT_B;
wire   [0:0]                                    ECC_FAULT_B_r0;
wire                                            ECC_FAULT_B_t;
wire                                            SINGLE_ERR_B;
wire   [0:0]                                    SINGLE_ERR_B_r0;
wire                                            SINGLE_ERR_B_t;
wire                                            DOUBLE_ERR_B;
wire   [0:0]                                    DOUBLE_ERR_B_r0;
wire                                            DOUBLE_ERR_B_t;
wire   [(PARITY_WIDTH-1):0]                     parity_out;
wire   [(PHY_AL_DATA_WIDTH-DATA_WIDTH-1):0]     QB_p_nc0;
wire                                            BYPASS_WRITE_A_nc;
wire   [0:0]                                    CHECK_IN_A_nc;
wire   [(ADDR_WIDTH-1):0]                       AB_F_d1;
wire                                            rd_val;
wire                                            rd_val_d1;
wire   [(ADDR_DATA_WIDTH-1):0]                  DA_p_tmp;
wire                                            BYPASS_READ_B_p;
wire   [(PHY_ADDR_WIDTH-1):0]                   AA_p00;
wire                                            CSA_p00;
wire                                            WEA_p00;
wire   [(PHY_AL_DATA_WIDTH-1):0]                DA_p00;
wire   [(PHY_ADDR_WIDTH-1):0]                   AB_p00;
wire                                            CSB_p00;
wire                                            REB_p00;
wire                                            CSA_p00_L;
wire                                            WEA_p00_L;
wire                                            CSB_p00_L;
wire                                            REB_p00_L;

assign BYPASS_WRITE_A_nc = BYPASS_WRITE_A;
assign CHECK_IN_A_nc     = CHECK_IN_A;

assign rd_val = CSB_F & REB_F & ((!(CSA_F & WEA_F)) || (CSA_F & WEA_F & (AA_F != AB_F)));

bus_delay_cg #(
    .DELAY_CYCLES ( 1          ),
    .BUS_WIDTH    ( ADDR_WIDTH )
) bus_delay_cg_u0 (
    .clk          ( r_clk      ),
    .rst_n        ( r_nrst     ),
    .en           ( 1'b1       ),
    .inbus        ( AB_F       ),
    .outbus       ( AB_F_d1    )
);

bus_delay_cg #(
    .DELAY_CYCLES ( 1         ),
    .BUS_WIDTH    ( 1         )
) bus_delay_cg_u1 (
    .clk          ( r_clk     ),
    .rst_n        ( r_nrst    ),
    .en           ( 1'b1      ),
    .inbus        ( rd_val    ),
    .outbus       ( rd_val_d1 )
);

assign BYPASS_READ_B_w = BYPASS_READ_B;
assign AA_w[(ADDR_WIDTH-1):0] = AA_F[(ADDR_WIDTH-1):0];
assign CSA_w0 = CSA_F;
assign WEA_w0 = WEA_F;
assign AB_w[(ADDR_WIDTH-1):0] = AB_F[(ADDR_WIDTH-1):0];
assign REB_w0 = REB_F;
assign CSB_w0 = CSB_F;
assign QB_t = QB_p_tmp0;
assign ECC_FAULT_B_t  = (ECC_FAULT_B_r0)  & rd_val_d1;
assign SINGLE_ERR_B_t = (SINGLE_ERR_B_r0) & rd_val_d1;
assign DOUBLE_ERR_B_t = (DOUBLE_ERR_B_r0) & rd_val_d1;

bus_delay_cg #(
    .DELAY_CYCLES ( 1              ),
    .BUS_WIDTH    ( 1              )
) bus_delay_cg_u2 (
    .clk          ( r_clk          ),
    .rst_n        ( r_nrst         ),
    .en           ( 1'b1           ),
    .inbus        ( SINGLE_ERR_B_t ),
    .outbus       ( SINGLE_ERR_B   )
);

bus_delay_cg #(
    .DELAY_CYCLES ( 1              ),
    .BUS_WIDTH    ( 1              )
) bus_delay_cg_u3 (
    .clk          ( r_clk          ),
    .rst_n        ( r_nrst         ),
    .en           ( 1'b1           ),
    .inbus        ( DOUBLE_ERR_B_t ),
    .outbus       ( DOUBLE_ERR_B   )
);

bus_delay_cg #(
    .DELAY_CYCLES ( 1              ),
    .BUS_WIDTH    ( 1              )
) bus_delay_cg_u4 (
    .clk          ( r_clk          ),
    .rst_n        ( r_nrst         ),
    .en           ( 1'b1           ),
    .inbus        ( ECC_FAULT_B_t  ),
    .outbus       ( ECC_FAULT_B    )
);

assign DA_p_tmp[(ADDR_DATA_WIDTH-1):0] = ecc_addr_protect_en ? {AA_w,DA_w} : {{ADDR_WIDTH{1'd0}},DA_w};
assign BYPASS_READ_B_p = BYPASS_READ_B_w;

assign DA_w[DATA_WIDTH-1 :0] =DA_F;

ecc_145_cal #(
  .DATA_WIDTH   ( ADDR_DATA_WIDTH                ),
  .PARITY_WIDTH ( PARITY_WIDTH                   )
) ecc_145_cal_encode (
    .data_in    ( DA_p_tmp[(ADDR_DATA_WIDTH-1):0]),
    .data_out   (                                ),
    .parity_in  ( {(PARITY_WIDTH){1'b0}}         ),
    .parity_out ( parity_out[(PARITY_WIDTH-1):0] ),
    .bypass     ( BYPASS_READ_B_p                ),
    .mask       (                                ),
    .sbit_err   (                                ),
    .dbit_err   (                                )
);

ecc_145_fault_detc #(
  .DATA_WIDTH           ( ADDR_DATA_WIDTH                              ),
  .PARITY_WIDTH         ( PARITY_WIDTH                                 )
) u_ecc_145_fault_detc (
    .ecc_fault_detc_en  ( ecc_fault_detc_en                            ),
    .data_in            ( QB_y[(ADDR_DATA_WIDTH-1):0]                  ),
    .data_out           ( QB_u[(ADDR_DATA_WIDTH-1):0]                  ),
    .parity_in          ( QB_t[(DATA_WIDTH+PARITY_WIDTH-1):DATA_WIDTH] ),
    .bypass             ( BYPASS_READ_B_p                              ),
    .ecc_fault          ( ECC_FAULT_B_r0                               ),
    .sbit_err           ( SINGLE_ERR_B_r0                              ),
    .dbit_err           ( DOUBLE_ERR_B_r0                              )
);

assign QB_y[(ADDR_DATA_WIDTH-1):0] = ecc_addr_protect_en? {AB_F_d1,QB_t[(DATA_WIDTH-1):0]} :
                                                          {{ADDR_WIDTH{1'd0}},QB_t[(DATA_WIDTH-1):0]};
bus_delay_cg #(
    .DELAY_CYCLES ( 1                      ),
    .BUS_WIDTH    ( DATA_WIDTH             )
) bus_delay_cg_u5 (
    .clk          ( r_clk                  ),
    .rst_n        ( r_nrst                 ),
    .en           ( 1'b1                   ),
    .inbus        ( QB_u[(DATA_WIDTH)-1:0] ),
    .outbus       ( QB_F[(DATA_WIDTH)-1:0] )
);


assign DA_p00 = {parity_out,DA_p_tmp[(DATA_WIDTH-1):0]};
assign {AA_p00, CSA_p00,WEA_p00, AB_p00,CSB_p00, REB_p00} = {AA_w, CSA_w0,WEA_w0, AB_w,CSB_w0, REB_w0};
assign QB_p_tmp0[(PHY_DATA_WIDTH*1-1):(PHY_DATA_WIDTH*0)] = QB_p0[(PHY_DATA_WIDTH*1-1):(PHY_DATA_WIDTH*0)];

assign CSA_p00_L = ~CSA_p00;
assign WEA_p00_L = ~WEA_p00;
assign CSB_p00_L = ~CSB_p00;
assign REB_p00_L = ~REB_p00;

TPSRAM32X149SVTBW0M8B4R0P0_I0O0_WRAPPER #(
    .ADDR_WIDTH   ( ADDR_WIDTH                                      ),
    .DATA_WIDTH   ( PHY_DATA_WIDTH                                  ),
    .MEM_DEPTH    ( RAM_DEPTH                                       )
)u_TPSRAM32X149SVTBW0M8B4R0P0_I0O0_WRAPPER (
    .TPRAM_CONFIG ( reg_dft_tpram_config                            ),
    .Q            ( QB_p0[(PHY_DATA_WIDTH*1-1):(PHY_DATA_WIDTH*0)]  ),
    .ClkA         ( w_clk                                           ),
    .ClkB         ( r_clk                                           ),
    .CEAB         ( CSA_p00_L                                       ),
    .WEAB         ( WEA_p00_L                                       ),
    .AddrA        ( AA_p00                                          ),
    .Din          ( DA_p00[(PHY_DATA_WIDTH*1-1):(PHY_DATA_WIDTH*0)] ),
    .CEBB         ( CSB_p00_L                                       ),
    .REBB         ( REB_p00_L                                       ),
    .AddrB        ( AB_p00                                          )
);

endmodule

---_FILE_END_---
---_PATH_START_---mem/ram_wrapper/ram_wrapper.f---_PATH_END_---
${AS6T28_PROJ_DIR}/AS6T28D/AS6D_APP/mem/ram_wrapper/as6d_app_video_pipe_1r1w_32x140_ram_wrapper.v
${AS6T28_PROJ_DIR}/AS6T28D/AS6D_APP/mem/ram_wrapper/as6d_app_video_pipe_1r1w_2048x140_ram_wrapper.v




---_FILE_END_---
---_PATH_START_---mem/mem.f---_PATH_END_---
-f ${AS6T28_PROJ_DIR}/AS6T28D/AS6D_APP/mem/ram_wrapper/ram_wrapper.f
-f ${AS6T28_PROJ_DIR}/AS6T28D/AS6D_APP/mem/fifo_wrapper/fifo_wrapper.f
-v ${AS6T28_PROJ_DIR}/AS6T28D/AS6D_APP/mem/mem_wrapper/TPSRAM32X149SVTBW0M8B4R0P0_I0O0_WRAPPER.v


---_FILE_END_---
---_PATH_START_---APP_device_cc_constants.vh---_PATH_END_---
// ------------------------------------------------------------------------------
// 
// Copyright 2015 - 2021 Synopsys, INC.
// 
// This Synopsys IP and all associated documentation are proprietary to
// Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
// written license agreement with Synopsys, Inc. All other use, reproduction,
// modification, or distribution of the Synopsys IP or the associated
// documentation is strictly prohibited.
// 
// Component Name   : DWC_mipicsi2_device
// Component Version: 1.32a
// Release Type     : GA
// Build ID         : 85.222.61.51
// ------------------------------------------------------------------------------

`define _GUARD_APP_DEVICE_CC_CONSTANTS_

// Changeable parameters via GUI


// Name:         CSI2_DEVICE_AP
// Default:      0
// Values:       0, 1
// 
// Enable Automotive Package 
// To generate a DWC_mipicsi2_device controller with support for automotive package, you must have an associated 
// DWC_ap_mipicsi2_device license.
`define CSI2_DEVICE_AP


// Name:         CSI2_DEVICE_DFLT_F_SYNC_TYPE
// Default:      2
// Values:       2 3 4
// 
// This parameter selects the number of synchronization stages used for clock domain crossing. 
//  
// All stages capture the data on the rising edge of the clock.
`define CSI2_DEVICE_DFLT_F_SYNC_TYPE 2


// Name:         CSI2_DEVICE_DATAINTERFACE
// Default:      IDI
// Values:       IDI (1), IPI (2), IDI&IPI (3), SDI (4)
// 
// This parameter specifies the system data interface: 
//  - IDI: Image Data Interface 
//  - IPI: Image Pixel Interface 
//  - IDI&IPI: Both IDI and IPI interfaces 
//  - SDI: Stream Data Interface
`define CSI2_DEVICE_DATAINTERFACE


// Name:         CSI2_DEVICE_VPG
// Default:      1
// Values:       0, 1
// 
// VPG enable, active high.
`define CSI2_DEVICE_VPG


// Name:         CSI2_DEVICE_IDI_IF
// Default:      1 ((CSI2_DEVICE_DATAINTERFACE == 1)||(CSI2_DEVICE_DATAINTERFACE == 
//               3))
// Values:       0, 1
// 
// When set, it means Image Data Interface is present.
`define CSI2_DEVICE_IDI_IF


// Name:         CSI2_DEVICE_IPI_IF
// Default:      0 ((CSI2_DEVICE_DATAINTERFACE == 2)||(CSI2_DEVICE_DATAINTERFACE == 
//               3))
// Values:       0, 1
// 
// When set, it means Image Pixel Interface is present.
// `define CSI2_DEVICE_IPI_IF


// Name:         CSI2_DEVICE_SDI_IF
// Default:      0 (CSI2_DEVICE_DATAINTERFACE == 4)
// Values:       0, 1
// 
// When set, it means Stream Data Interface is present.
// `define CSI2_DEVICE_SDI_IF


// Name:         CSI2_DEVICE_NR_IPI
// Default:      1
// Values:       1 2 3 4
// Enabled:      CSI2_DEVICE_DATAINTERFACE == 2
// 
// This parameter specifies the Number of IPI interfaces in the controller.
`define CSI2_DEVICE_NR_IPI 1


// Name:         CSI2_DEVICE_IPI2_IF
// Default:      0 (CSI2_DEVICE_NR_IPI >= 2)
// Values:       0, 1
// 
// CSI2_DEVICE_IPI_IF2: 
// When set, it means Image Pixel Interface 2 is present.
// `define CSI2_DEVICE_IPI2_IF


// Name:         CSI2_DEVICE_IPI3_IF
// Default:      0 (CSI2_DEVICE_NR_IPI >= 3)
// Values:       0, 1
// 
// CSI2_DEVICE_IPI_IF3: 
// When set, it means Image Pixel Interface 3 is present.
// `define CSI2_DEVICE_IPI3_IF


// Name:         CSI2_DEVICE_IPI4_IF
// Default:      0 (CSI2_DEVICE_NR_IPI >= 4)
// Values:       0, 1
// 
// CSI2_DEVICE_IPI_IF3: 
// When set, it means Image Pixel Interface 3 is present.
// `define CSI2_DEVICE_IPI4_IF


// Name:         CSI2_DEVICE_IDI_IPI_IF
// Default:      0 (CSI2_DEVICE_DATAINTERFACE == 3)
// Values:       0, 1
// 
// When set, it means IDI and IPI are both present. By default, simultaneous working mode are supported.
// `define CSI2_DEVICE_IDI_IPI_IF


// Name:         CSI2_DEVICE_MULTI_IF
// Default:      0 ((CSI2_DEVICE_IDI_IPI_IF == 1)||(CSI2_DEVICE_NR_IPI >= 2))
// Values:       0, 1
// 
// CSI2_DEVICE_IDI_IPI_IF: 
// When set, it means Multiple interfaces are present.
// `define CSI2_DEVICE_MULTI_IF


// Name:         CSI2_DEVICE_IPI_LANE_NUM
// Default:      48BIT
// Values:       48BIT (1), 192BIT (4)
// Enabled:      ((CSI2_DEVICE_DATAINTERFACE == 2)||(CSI2_DEVICE_DATAINTERFACE == 
//               3))
// 
// This parameter specifies the Data Width of IPI interfaces.
`define CSI2_DEVICE_IPI_LANE_NUM 1


// Name:         CSI2_DEVICE_IDI_DATA_WIDTH
// Default:      64BIT
// Values:       64BIT (64), 128BIT (128)
// Enabled:      ((CSI2_DEVICE_DATAINTERFACE == 1)||(CSI2_DEVICE_DATAINTERFACE == 
//               3))
// 
// This parameter specifies the Data Width of IDI Interfaces
`define CSI2_DEVICE_IDI_DATA_WIDTH 128


// Name:         CSI2_DEVICE_IPI_MULTI_LANE
// Default:      0 (CSI2_DEVICE_IPI_LANE_NUM > 1)
// Values:       0, 1
// 
// CSI2_DEVICE_IPI_LANE3: 
// Image Pixel Interface Lane3 exists.
// `define CSI2_DEVICE_IPI_MULTI_LANE


// Name:         CSI2_DEVICE_DATA_SCRAMBLING
// Default:      1
// Values:       0, 1
// 
// Data scrambling enable, active high.
`define CSI2_DEVICE_DATA_SCRAMBLING


// Name:         CSI2_DEVICE_IDI_IPI_OR_MULTI_IPI
// Default:      0 ((CSI2_DEVICE_IDI_IPI_IF == 1)||(CSI2_DEVICE_IPI2_IF == 1))
// Values:       0, 1
// 
// When set, it means IDI and IPI are both present or Multiple Image Pixel Interface is present
// `define CSI2_DEVICE_IDI_IPI_OR_MULTI_IPI


// Name:         CSI2_DEVICE_EXT_RAM_TYPE
// Default:      DPRAM
// Values:       DPRAM (1), SPRAM (2)
// Enabled:      ((CSI2_DEVICE_DATAINTERFACE == 1)||(CSI2_DEVICE_DATAINTERFACE == 
//               2)||(CSI2_DEVICE_DATAINTERFACE == 3))
// 
// This parameter specifies External RAM Type: 
//  - DPRAM: Dual-port synchronous RAMs 
//  - SPRAM: Single-port synchronous RAMs
`define CSI2_DEVICE_EXT_RAM_TYPE


// Name:         CSI2_DEVICE_USE_DPRAM
// Default:      1 (CSI2_DEVICE_EXT_RAM_TYPE == 1)
// Values:       0, 1
// 
// When set, it means to select DPRAM for external payload RAM
`define CSI2_DEVICE_USE_DPRAM


// Name:         CSI2_DEVICE_USE_SPRAM
// Default:      0 (CSI2_DEVICE_EXT_RAM_TYPE == 2)
// Values:       0, 1
// 
// When set, it means to select SPRAM for external payload RAM
// `define CSI2_DEVICE_USE_SPRAM


// Name:         CSI2_DEVICE_IDI_PLD_FIFO_DEPTH
// Default:      1024
// Values:       128, ..., 16384
// Enabled:      ((CSI2_DEVICE_USE_DPRAM == 1) && (CSI2_DEVICE_IDI_IF == 1))
// 
// This parameter specifies the depth of the IDI payload FIFO. This FIFO requires an external asynchronous DPRAM.
`define CSI2_DEVICE_IDI_PLD_FIFO_DEPTH 2048


// Name:         CSI2_DEVICE_IDI_PLD_RAM_DEPTH
// Default:      2048 ([<functionof> CSI2_DEVICE_IDI_PLD_FIFO_DEPTH ])
// Values:       -2147483648, ..., 2147483647
// Enabled:      0
// 
// This parameter specifies the depth of the RAM required for the IDI payload FIFO. 
//  - If value of CSI2_DEVICE_IDI_PLD_FIFO_DEPTH parameter is odd, the value of CSI2_DEVICE_IDI_PLD_RAM_DEPTH is required 
//  to be (CSI2_DEVICE_IDI_PLD_FIFO_DEPTH + 1). 
//  - If value of CSI2_DEVICE_IDI_PLD_FIFO_DEPTH parameter is even but not an integer power of two, the value of 
//  CSI2_DEVICE_IDI_PLD_RAM_DEPTH is required to be (CSI2_DEVICE_IDI_PLD_FIFO_DEPTH + 2).
`define CSI2_DEVICE_IDI_PLD_RAM_DEPTH 2048


// Name:         CSI2_DEVICE_IDI_HD_FIFO_DEPTH
// Default:      8
// Values:       4, ..., 256
// Enabled:      CSI2_DEVICE_IDI_IF == 1
// 
// This parameter specifies the depth of the IDI header FIFO. This FIFO is implemented with logic gates (flip-flops).
`define CSI2_DEVICE_IDI_HD_FIFO_DEPTH 8


// Name:         CSI2_DEVICE_IDI_HD_RAM_DEPTH
// Default:      8 ([<functionof> CSI2_DEVICE_IDI_HD_FIFO_DEPTH ])
// Values:       -2147483648, ..., 2147483647
// Enabled:      0
// 
// This parameter is the depth of the memory required for the IDI header FIFO. 
//  - If value of CSI2_DEVICE_IDI_HD_FIFO_DEPTH parameter is odd, the value of CSI2_DEVICE_IDI_HD_RAM_DEPTH is required to 
//  be (CSI2_DEVICE_IDI_HD_FIFO_DEPTH + 1). 
//  - If value of CSI2_DEVICE_IDI_HD_FIFO_DEPTH parameter is even but not an integer power of two, the value of 
//  CSI2_DEVICE_IDI_HD_RAM_DEPTH is required to be (CSI2_DEVICE_IDI_HD_FIFO_DEPTH + 2).
`define CSI2_DEVICE_IDI_HD_RAM_DEPTH 8


// Name:         CSI2_DEVICE_IPI_PLD_FIFO_DEPTH
// Default:      1024
// Values:       128, ..., 16384
// Enabled:      ((CSI2_DEVICE_USE_DPRAM == 1) && (CSI2_DEVICE_IPI_IF == 1))
// 
// This parameter is the depth of the IPI payload FIFO. This FIFO requires an external asynchronous DPRAM.
`define CSI2_DEVICE_IPI_PLD_FIFO_DEPTH 1024


// Name:         CSI2_DEVICE_IPI_PLD_RAM_DEPTH
// Default:      1024 ([<functionof> CSI2_DEVICE_IPI_PLD_FIFO_DEPTH ])
// Values:       -2147483648, ..., 2147483647
// Enabled:      0
// 
// This parameter is the depth of the RAM required for IPI payload FIFO. 
//  - If value of CSI2_DEVICE_IPI_PLD_FIFO_DEPTH parameter is odd, the value of CSI2_DEVICE_IPI_PLD_RAM_DEPTH is required 
//  to be (CSI2_DEVICE_IPI_PLD_FIFO_DEPTH + 1). 
//  - If value of CSI2_DEVICE_IPI_PLD_FIFO_DEPTH parameter is even but not an integer power of two, the value of 
//  CSI2_DEVICE_IPI_PLD_RAM_DEPTH is required to be (CSI2_DEVICE_IPI_PLD_FIFO_DEPTH + 2).
`define CSI2_DEVICE_IPI_PLD_RAM_DEPTH 1024


// Name:         CSI2_DEVICE_IPI_HD_FIFO_DEPTH
// Default:      8
// Values:       8, ..., 256
// Enabled:      CSI2_DEVICE_IPI_IF == 1
// 
// The parameter specifies the depth of the IPI header FIFO. This FIFO is implemented with logic gates (flip-flops).
`define CSI2_DEVICE_IPI_HD_FIFO_DEPTH 8


// Name:         CSI2_DEVICE_IPI_HD_RAM_DEPTH
// Default:      8 ([<functionof> CSI2_DEVICE_IPI_HD_FIFO_DEPTH ])
// Values:       -2147483648, ..., 2147483647
// Enabled:      0
// 
// This parameter is the depth of the memory required for IPI header FIFO. 
//  - If value of CSI2_DEVICE_IPI_HD_FIFO_DEPTH parameter is odd, the value of CSI2_DEVICE_IPI_HD_RAM_DEPTH is required to 
//  be (CSI2_DEVICE_IPI_HD_FIFO_DEPTH + 1). 
//  - If value of CSI2_DEVICE_IPI_HD_FIFO_DEPTH parameter is even but not an integer power of two, the value of 
//  CSI2_DEVICE_IPI_HD_RAM_DEPTH is required to be (CSI2_DEVICE_IPI_HD_FIFO_DEPTH + 2).
`define CSI2_DEVICE_IPI_HD_RAM_DEPTH 8


// Name:         CSI2_DEVICE_IPI2_PLD_FIFO_DEPTH
// Default:      1024
// Values:       128, ..., 16384
// Enabled:      ((CSI2_DEVICE_USE_DPRAM == 1) && (CSI2_DEVICE_IPI2_IF == 1))
// 
// This parameter is the depth of the IPI2 payload FIFO. This FIFO requires an external asynchronous DPRAM.
`define CSI2_DEVICE_IPI2_PLD_FIFO_DEPTH 1024


// Name:         CSI2_DEVICE_IPI2_PLD_RAM_DEPTH
// Default:      1024 ([<functionof> CSI2_DEVICE_IPI2_PLD_FIFO_DEPTH ])
// Values:       -2147483648, ..., 2147483647
// Enabled:      0
// 
// This parameter is the depth of the RAM required for IPI2 payload FIFO. 
//  - If value of CSI2_DEVICE_IPI2_PLD_FIFO_DEPTH parameter is odd, the value of CSI2_DEVICE_IPI2_PLD_RAM_DEPTH is 
//  required to be (CSI2_DEVICE_IPI2_PLD_FIFO_DEPTH + 1). 
//  - If value of CSI2_DEVICE_IPI2_PLD_FIFO_DEPTH parameter is even but not an integer power of two, the value of 
//  CSI2_DEVICE_IPI2_PLD_RAM_DEPTH is required to be (CSI2_DEVICE_IPI2_PLD_FIFO_DEPTH + 2).
`define CSI2_DEVICE_IPI2_PLD_RAM_DEPTH 1024


// Name:         CSI2_DEVICE_IPI2_HD_FIFO_DEPTH
// Default:      8
// Values:       8, ..., 256
// Enabled:      CSI2_DEVICE_IPI2_IF == 1
// 
// This parameter specifies the depth of the IPI2 header FIFO. This FIFO is implemented with logic gates (flip-flops).
`define CSI2_DEVICE_IPI2_HD_FIFO_DEPTH 8


// Name:         CSI2_DEVICE_IPI2_HD_RAM_DEPTH
// Default:      8 ([<functionof> CSI2_DEVICE_IPI2_HD_FIFO_DEPTH ])
// Values:       -2147483648, ..., 2147483647
// Enabled:      0
// 
// Depth of the memory required for IPI2 header FIFO. 
//  - If value of CSI2_DEVICE_IPI2_HD_FIFO_DEPTH parameter is odd, the value of CSI2_DEVICE_IPI2_HD_RAM_DEPTH is required 
//  to be (CSI2_DEVICE_IPI2_HD_FIFO_DEPTH + 1). 
//  - If value of CSI2_DEVICE_IPI2_HD_FIFO_DEPTH parameter is even but not an integer power of two, the value of 
//  CSI2_DEVICE_IPI2_HD_RAM_DEPTH is required to be (CSI2_DEVICE_IPI2_HD_FIFO_DEPTH + 2).
`define CSI2_DEVICE_IPI2_HD_RAM_DEPTH 8


// Name:         CSI2_DEVICE_IPI3_PLD_FIFO_DEPTH
// Default:      1024
// Values:       128, ..., 16384
// Enabled:      ((CSI2_DEVICE_USE_DPRAM == 1) && (CSI2_DEVICE_IPI3_IF == 1))
// 
// This parameter specifies the depth of the IPI3 payload FIFO. This FIFO requires an external asynchronous DPRAM.
`define CSI2_DEVICE_IPI3_PLD_FIFO_DEPTH 1024


// Name:         CSI2_DEVICE_IPI3_PLD_RAM_DEPTH
// Default:      1024 ([<functionof> CSI2_DEVICE_IPI3_PLD_FIFO_DEPTH ])
// Values:       -2147483648, ..., 2147483647
// Enabled:      0
// 
// Depth of the RAM required for IPI3 payload FIFO. 
//  If tvalue of CSI2_DEVICE_IPI3_PLD_FIFO_DEPTH parameter is odd, the value of CSI2_DEVICE_IPI3_PLD_RAM_DEPTH is required 
//  to be (CSI2_DEVICE_IPI3_PLD_FIFO_DEPTH + 1). 
//  If value of CSI2_DEVICE_IPI3_PLD_FIFO_DEPTH parameter is even value but not an integer power of two, the value of 
//  CSI2_DEVICE_IPI3_PLD_RAM_DEPTH is required to be (CSI2_DEVICE_IPI3_PLD_FIFO_DEPTH + 2).
`define CSI2_DEVICE_IPI3_PLD_RAM_DEPTH 1024


// Name:         CSI2_DEVICE_IPI3_HD_FIFO_DEPTH
// Default:      8
// Values:       8, ..., 256
// Enabled:      CSI2_DEVICE_IPI3_IF == 1
// 
// This parameter is the depth of the IPI3 header FIFO. This FIFO is implemented with logic gates (flip-flops).
`define CSI2_DEVICE_IPI3_HD_FIFO_DEPTH 8


// Name:         CSI2_DEVICE_IPI3_HD_RAM_DEPTH
// Default:      8 ([<functionof> CSI2_DEVICE_IPI3_HD_FIFO_DEPTH ])
// Values:       -2147483648, ..., 2147483647
// Enabled:      0
// 
// Depth of the memory required for IPI3 header FIFO. 
//  - If value of CSI2_DEVICE_IPI3_HD_FIFO_DEPTH parameter is odd, the value of CSI2_DEVICE_IPI3_HD_RAM_DEPTH is required 
//  to be (CSI2_DEVICE_IPI3_HD_FIFO_DEPTH + 1). 
//  - If value of CSI2_DEVICE_IPI3_HD_FIFO_DEPTH parameter is even but not an integer power of two, the value of 
//  CSI2_DEVICE_IPI3_HD_RAM_DEPTH is required to be (CSI2_DEVICE_IPI3_HD_FIFO_DEPTH + 2).
`define CSI2_DEVICE_IPI3_HD_RAM_DEPTH 8


// Name:         CSI2_DEVICE_IPI4_PLD_FIFO_DEPTH
// Default:      1024
// Values:       128, ..., 16384
// Enabled:      ((CSI2_DEVICE_USE_DPRAM == 1) && (CSI2_DEVICE_IPI4_IF == 1))
// 
// This parameter specifies the depth of the IPI4 payload FIFO. This FIFO requires an external asynchronous DPRAM.
`define CSI2_DEVICE_IPI4_PLD_FIFO_DEPTH 1024


// Name:         CSI2_DEVICE_IPI4_PLD_RAM_DEPTH
// Default:      1024 ([<functionof> CSI2_DEVICE_IPI4_PLD_FIFO_DEPTH ])
// Values:       -2147483648, ..., 2147483647
// Enabled:      0
// 
// This parameter is the depth of the RAM required for IPI4 payload FIFO. 
//  - If value of CSI2_DEVICE_IPI4_PLD_FIFO_DEPTH parameter is odd, the value of CSI2_DEVICE_IPI4_PLD_RAM_DEPTH is 
//  required to be (CSI2_DEVICE_IPI4_PLD_FIFO_DEPTH + 1). 
//  - If value of CSI2_DEVICE_IPI4_PLD_FIFO_DEPTH parameter is even but not an integer power of two, the value of 
//  CSI2_DEVICE_IPI4_PLD_RAM_DEPTH is required to be (CSI2_DEVICE_IPI4_PLD_FIFO_DEPTH + 2).
`define CSI2_DEVICE_IPI4_PLD_RAM_DEPTH 1024


// Name:         CSI2_DEVICE_IPI4_HD_FIFO_DEPTH
// Default:      8
// Values:       8, ..., 256
// Enabled:      CSI2_DEVICE_IPI4_IF == 1
// 
// This parameter is the depth of the IPI4 header FIFO. This FIFO is implemented with logic gates (flip-flops).
`define CSI2_DEVICE_IPI4_HD_FIFO_DEPTH 8


// Name:         CSI2_DEVICE_IPI4_HD_RAM_DEPTH
// Default:      8 ([<functionof> CSI2_DEVICE_IPI4_HD_FIFO_DEPTH ])
// Values:       -2147483648, ..., 2147483647
// Enabled:      0
// 
// Depth of the memory required for IPI4 header FIFO. 
//  - If the of CSI2_DEVICE_IPI4_HD_FIFO_DEPTH parameter is odd, the value of CSI2_DEVICE_IPI4_HD_RAM_DEPTH is required to 
//  be (CSI2_DEVICE_IPI4_HD_FIFO_DEPTH + 1). 
//  - If the of CSI2_DEVICE_IPI4_HD_FIFO_DEPTH parameter is even but not an integer power of two, the value of 
//  CSI2_DEVICE_IPI4_HD_RAM_DEPTH is required to be (CSI2_DEVICE_IPI4_HD_FIFO_DEPTH + 2).
`define CSI2_DEVICE_IPI4_HD_RAM_DEPTH 8


// Name:         CSI2_DEVICE_IDI_PLD_PUSH_AF_LVL
// Default:      4 (CSI2_DEVICE_AP+3)
// Values:       -2147483648, ..., 2147483647
// 
// Almost full level for push_af output port for the IDI payload fifo.
`define CSI2_DEVICE_IDI_PLD_PUSH_AF_LVL 4


// Name:         CSI2_DEVICE_IDI_PLD_FIFO_TOTAL_DEPTH
// Default:      1024
// Values:       128, ..., 16384
// Enabled:      ((CSI2_DEVICE_USE_SPRAM == 1) && (CSI2_DEVICE_IDI_IF == 1))
// 
// This parameter specifies the total depth of the IDI payload FIFO. This FIFO requires two external SPRAM. 
// Provided value must be a multiple of 2.  
//  
// The total depth includes: 
//  - External RAM depth. 
//  - Internal CDC FIFO depth which is based on the level of almost full and cdc sync stage.
`define CSI2_DEVICE_IDI_PLD_FIFO_TOTAL_DEPTH 1024


// Name:         CSI2_DEVICE_IDI_PLD_FIFO_CDC_FIFO_DEPTH
// Default:      14 ([<functionof> CSI2_DEVICE_IDI_PLD_PUSH_AF_LVL 
//               CSI2_DEVICE_DFLT_F_SYNC_TYPE ])
// Values:       -2147483648, ..., 2147483647
// Enabled:      ((CSI2_DEVICE_USE_SPRAM == 1) && (CSI2_DEVICE_IDI_IF == 1))
// 
// This parameter specifies the depth of CDC FIFO used in IDI payload FIFO. The value must be larger than 
// CSI2_DEVICE_IDI_PLD_PUSH_AF_LVL.
`define CSI2_DEVICE_IDI_PLD_FIFO_CDC_FIFO_DEPTH 14


// Name:         CSI2_DEVICE_IDI_PLD_FIFO_PTP_DEPTH
// Default:      1010 (CSI2_DEVICE_IDI_PLD_FIFO_TOTAL_DEPTH - 
//               CSI2_DEVICE_IDI_PLD_FIFO_CDC_FIFO_DEPTH)
// Values:       -2147483648, ..., 2147483647
// Enabled:      ((CSI2_DEVICE_USE_SPRAM == 1) && (CSI2_DEVICE_IDI_IF == 1))
// 
// This parameter specifies the depth of RAM to the underlying PTP RAM controller of the IDI payload FIFO. The value must 
// be larger than CSI2_DEVICE_IDI_PLD_PUSH_AF_LVL.
`define CSI2_DEVICE_IDI_PLD_FIFO_PTP_DEPTH 1010


// Name:         CSI2_DEVICE_IDI_PLD_PTP_SPRAM_DEPTH
// Default:      1012 ([<functionof> CSI2_DEVICE_IDI_PLD_FIFO_PTP_DEPTH ])
// Values:       -2147483648, ..., 2147483647
// Enabled:      0
// 
// This parameter specifies the depth of RAM to the underlying PTP RAM controller of the IDI payload FIFO. 
// This depth should be equally divided by the external odd and even ram.
`define CSI2_DEVICE_IDI_PLD_PTP_SPRAM_DEPTH 1012


// Name:         CSI2_DEVICE_IPI_PLD_PUSH_AF_LVL
// Default:      6 (CSI2_DEVICE_AP+5)
// Values:       -2147483648, ..., 2147483647
// 
// Almost full level for push_af output port for the IPI payload fifo.
`define CSI2_DEVICE_IPI_PLD_PUSH_AF_LVL 6


// Name:         CSI2_DEVICE_IPI_PLD_FIFO_TOTAL_DEPTH
// Default:      1024
// Values:       128, ..., 16384
// Enabled:      ((CSI2_DEVICE_USE_SPRAM == 1) && (CSI2_DEVICE_IPI_IF == 1))
// 
// This parameter specifies the total depth of the IPI payload FIFO. This FIFO requires two external SPRAM. 
// Provided value must be a multiple of 2.  
//  
// The total depth includes: 
//  - External RAM depth. 
//  - Internal CDC FIFO depth which is based on the level of almost full and cdc sync stage.
`define CSI2_DEVICE_IPI_PLD_FIFO_TOTAL_DEPTH 1024


// Name:         CSI2_DEVICE_IPI_PLD_FIFO_CDC_FIFO_DEPTH
// Default:      16 ([<functionof> CSI2_DEVICE_IPI_PLD_PUSH_AF_LVL 
//               CSI2_DEVICE_DFLT_F_SYNC_TYPE ])
// Values:       -2147483648, ..., 2147483647
// Enabled:      ((CSI2_DEVICE_USE_SPRAM == 1) && (CSI2_DEVICE_IPI_IF == 1))
// 
// This parameter specifies the depth of CDC FIFO used in IPI payload FIFO. The value must be larger than 
// CSI2_DEVICE_IPI_PLD_PUSH_AF_LVL.
`define CSI2_DEVICE_IPI_PLD_FIFO_CDC_FIFO_DEPTH 16


// Name:         CSI2_DEVICE_IPI_PLD_FIFO_PTP_DEPTH
// Default:      1008 (CSI2_DEVICE_IPI_PLD_FIFO_TOTAL_DEPTH - 
//               CSI2_DEVICE_IPI_PLD_FIFO_CDC_FIFO_DEPTH)
// Values:       -2147483648, ..., 2147483647
// Enabled:      ((CSI2_DEVICE_USE_SPRAM == 1) && (CSI2_DEVICE_IPI_IF == 1))
// 
// This parameter specifies the depth of RAM to the underlying PTP RAM controller of the IPI payload FIFO. The value must 
// be larger than CSI2_DEVICE_IPI_PLD_PUSH_AF_LVL.
`define CSI2_DEVICE_IPI_PLD_FIFO_PTP_DEPTH 1008


// Name:         CSI2_DEVICE_IPI_PLD_PTP_SPRAM_DEPTH
// Default:      1010 ([<functionof> CSI2_DEVICE_IPI_PLD_FIFO_PTP_DEPTH ])
// Values:       -2147483648, ..., 2147483647
// Enabled:      0
// 
// This parameter specifies the depth of RAM to the underlying PTP RAM controller of the IPI payload FIFO. 
// This depth should be equally divided by the external odd and even ram.
`define CSI2_DEVICE_IPI_PLD_PTP_SPRAM_DEPTH 1010


// Name:         CSI2_DEVICE_IPI2_PLD_PUSH_AF_LVL
// Default:      6 (CSI2_DEVICE_AP+5)
// Values:       -2147483648, ..., 2147483647
// 
// Almost full level for push_af output port for the IPI2 payload fifo.
`define CSI2_DEVICE_IPI2_PLD_PUSH_AF_LVL 6


// Name:         CSI2_DEVICE_IPI2_PLD_FIFO_TOTAL_DEPTH
// Default:      1024
// Values:       128, ..., 16384
// Enabled:      ((CSI2_DEVICE_USE_SPRAM == 1) && (CSI2_DEVICE_IPI2_IF == 1))
// 
// This parameter specifies the total depth of the IPI2 payload FIFO. This FIFO requires two external SPRAM. 
// Provided value must be a multiple of 2.  
//  
// The total depth includes: 
//  - External RAM depth. 
//  - Internal CDC FIFO depth which is based on the level of almost full and cdc sync stage.
`define CSI2_DEVICE_IPI2_PLD_FIFO_TOTAL_DEPTH 1024


// Name:         CSI2_DEVICE_IPI2_PLD_FIFO_CDC_FIFO_DEPTH
// Default:      16 ([<functionof> CSI2_DEVICE_IPI2_PLD_PUSH_AF_LVL 
//               CSI2_DEVICE_DFLT_F_SYNC_TYPE ])
// Values:       -2147483648, ..., 2147483647
// Enabled:      ((CSI2_DEVICE_USE_SPRAM == 1) && (CSI2_DEVICE_IPI2_IF == 1))
// 
// This parameter specifies the depth of CDC FIFO used in IPI2 payload FIFO. The value must be larger than 
// CSI2_DEVICE_IPI2_PLD_PUSH_AF_LVL.
`define CSI2_DEVICE_IPI2_PLD_FIFO_CDC_FIFO_DEPTH 16


// Name:         CSI2_DEVICE_IPI2_PLD_FIFO_PTP_DEPTH
// Default:      1008 (CSI2_DEVICE_IPI2_PLD_FIFO_TOTAL_DEPTH - 
//               CSI2_DEVICE_IPI2_PLD_FIFO_CDC_FIFO_DEPTH)
// Values:       -2147483648, ..., 2147483647
// Enabled:      ((CSI2_DEVICE_USE_SPRAM == 1) && (CSI2_DEVICE_IPI2_IF == 1))
// 
// This parameter specifies the depth of RAM to the underlying PTP RAM controller of the IPI2 payload FIFO. The value must 
// be larger than CSI2_DEVICE_IPI2_PLD_PUSH_AF_LVL.
`define CSI2_DEVICE_IPI2_PLD_FIFO_PTP_DEPTH 1008


// Name:         CSI2_DEVICE_IPI2_PLD_PTP_SPRAM_DEPTH
// Default:      1010 ([<functionof> CSI2_DEVICE_IPI2_PLD_FIFO_PTP_DEPTH ])
// Values:       -2147483648, ..., 2147483647
// Enabled:      0
// 
// This parameter specifies the depth of RAM to the underlying PTP RAM controller of the IPI2 payload FIFO. 
// This depth should be equally divided by the external odd and even ram.
`define CSI2_DEVICE_IPI2_PLD_PTP_SPRAM_DEPTH 1010


// Name:         CSI2_DEVICE_IPI3_PLD_PUSH_AF_LVL
// Default:      6 (CSI2_DEVICE_AP+5)
// Values:       -2147483648, ..., 2147483647
// 
// Almost full level for push_af output port for the IPI3 payload fifo.
`define CSI2_DEVICE_IPI3_PLD_PUSH_AF_LVL 6


// Name:         CSI2_DEVICE_IPI3_PLD_FIFO_TOTAL_DEPTH
// Default:      1024
// Values:       128, ..., 16384
// Enabled:      ((CSI2_DEVICE_USE_SPRAM == 1) && (CSI2_DEVICE_IPI3_IF == 1))
// 
// This parameter specifies the total depth of the IPI3 payload FIFO. This FIFO requires two external SPRAM. 
// Provided value must be a multiple of 2.  
//  
// The total depth includes: 
//  - External RAM depth. 
//  - Internal CDC FIFO depth which is based on the level of almost full and cdc sync stage.
`define CSI2_DEVICE_IPI3_PLD_FIFO_TOTAL_DEPTH 1024


// Name:         CSI2_DEVICE_IPI3_PLD_FIFO_CDC_FIFO_DEPTH
// Default:      16 ([<functionof> CSI2_DEVICE_IPI3_PLD_PUSH_AF_LVL 
//               CSI2_DEVICE_DFLT_F_SYNC_TYPE ])
// Values:       -2147483648, ..., 2147483647
// Enabled:      ((CSI2_DEVICE_USE_SPRAM == 1) && (CSI2_DEVICE_IPI3_IF == 1))
// 
// This parameter specifies the depth of CDC FIFO used in IPI3 payload FIFO. The value must be larger than 
// CSI2_DEVICE_IPI3_PLD_PUSH_AF_LVL.
`define CSI2_DEVICE_IPI3_PLD_FIFO_CDC_FIFO_DEPTH 16


// Name:         CSI2_DEVICE_IPI3_PLD_FIFO_PTP_DEPTH
// Default:      1008 (CSI2_DEVICE_IPI3_PLD_FIFO_TOTAL_DEPTH - 
//               CSI2_DEVICE_IPI3_PLD_FIFO_CDC_FIFO_DEPTH)
// Values:       -2147483648, ..., 2147483647
// Enabled:      ((CSI2_DEVICE_USE_SPRAM == 1) && (CSI2_DEVICE_IPI3_IF == 1))
// 
// This parameter specifies the depth of RAM to the underlying PTP RAM controller of the IPI3 payload FIFO. The value must 
// be larger than CSI2_DEVICE_IPI3_PLD_PUSH_AF_LVL.
`define CSI2_DEVICE_IPI3_PLD_FIFO_PTP_DEPTH 1008


// Name:         CSI2_DEVICE_IPI3_PLD_PTP_SPRAM_DEPTH
// Default:      1010 ([<functionof> CSI2_DEVICE_IPI3_PLD_FIFO_PTP_DEPTH ])
// Values:       -2147483648, ..., 2147483647
// Enabled:      0
// 
// This parameter specifies the depth of RAM to the underlying PTP RAM controller of the IPI3 payload FIFO. 
// This depth should be equally divided by the external odd and even ram.
`define CSI2_DEVICE_IPI3_PLD_PTP_SPRAM_DEPTH 1010


// Name:         CSI2_DEVICE_IPI4_PLD_PUSH_AF_LVL
// Default:      6 (CSI2_DEVICE_AP+5)
// Values:       -2147483648, ..., 2147483647
// 
// Almost full level for push_af output port for the IPI4 payload fifo.
`define CSI2_DEVICE_IPI4_PLD_PUSH_AF_LVL 6


// Name:         CSI2_DEVICE_IPI4_PLD_FIFO_TOTAL_DEPTH
// Default:      1024
// Values:       128, ..., 16384
// Enabled:      ((CSI2_DEVICE_USE_SPRAM == 1) && (CSI2_DEVICE_IPI4_IF == 1))
// 
// This parameter specifies the total depth of the IPI4 payload FIFO. This FIFO requires two external SPRAM. 
// Provided value must be a multiple of 2.  
//  
// The total depth includes: 
//  - External RAM depth. 
//  - Internal CDC FIFO depth which is based on the level of almost full and cdc sync stage.
`define CSI2_DEVICE_IPI4_PLD_FIFO_TOTAL_DEPTH 1024


// Name:         CSI2_DEVICE_IPI4_PLD_FIFO_CDC_FIFO_DEPTH
// Default:      16 ([<functionof> CSI2_DEVICE_IPI4_PLD_PUSH_AF_LVL 
//               CSI2_DEVICE_DFLT_F_SYNC_TYPE ])
// Values:       -2147483648, ..., 2147483647
// Enabled:      ((CSI2_DEVICE_USE_SPRAM == 1) && (CSI2_DEVICE_IPI4_IF == 1))
// 
// This parameter specifies the depth of CDC FIFO used in IPI4 payload FIFO. The value must be larger than 
// CSI2_DEVICE_IPI4_PLD_PUSH_AF_LVL.
`define CSI2_DEVICE_IPI4_PLD_FIFO_CDC_FIFO_DEPTH 16


// Name:         CSI2_DEVICE_IPI4_PLD_FIFO_PTP_DEPTH
// Default:      1008 (CSI2_DEVICE_IPI4_PLD_FIFO_TOTAL_DEPTH - 
//               CSI2_DEVICE_IPI4_PLD_FIFO_CDC_FIFO_DEPTH)
// Values:       -2147483648, ..., 2147483647
// Enabled:      ((CSI2_DEVICE_USE_SPRAM == 1) && (CSI2_DEVICE_IPI4_IF == 1))
// 
// This parameter specifies the depth of RAM to the underlying PTP RAM controller of the IPI4 payload FIFO. The value must 
// be larger than CSI2_DEVICE_IPI4_PLD_PUSH_AF_LVL.
`define CSI2_DEVICE_IPI4_PLD_FIFO_PTP_DEPTH 1008


// Name:         CSI2_DEVICE_IPI4_PLD_PTP_SPRAM_DEPTH
// Default:      1010 ([<functionof> CSI2_DEVICE_IPI4_PLD_FIFO_PTP_DEPTH ])
// Values:       -2147483648, ..., 2147483647
// Enabled:      0
// 
// This parameter specifies the depth of RAM to the underlying PTP RAM controller of the IPI4 payload FIFO. 
// This depth should be equally divided by the external odd and even ram.
`define CSI2_DEVICE_IPI4_PLD_PTP_SPRAM_DEPTH 1010


// Name:         CSI2_DEVICE_SNPS_PHY
// Default:      0
// Values:       0, 1
// 
// This parameter enables the Synopsys D-PHY as an internal sub-module in the design. 
//  
// You need to have access to the Synopsys D-PHY package and set up the following variables: 
//  - setenv CSI2_DEVICE_PHY_PATH <path where D-PHY is installed> 
//  - setenv CSI2_DEVICE_PLL_PATH <path where D-PHY is installed> 
//  - setenv CSI2_DEVICE_PHY_LIBNAME <.lib file name> 
//  - setenv CSI2_DEVICE_PLL_LIBNAME <.lib file name>
// `define CSI2_DEVICE_SNPS_PHY


// Name:         CSI2_DEVICE_PHY_TYPE
// Default:      D-PHY
// Values:       D-PHY (1), C-PHY (2), COMBO_PHY (3)
// Enabled:      CSI2_DEVICE_SNPS_PHY == 0
// 
// This parameter specifies the PHY interface used in the design.
`define CSI2_DEVICE_PHY_TYPE 3


// Name:         CSI2_DEVICE_COMBO_PHY_CONFIG
// Default:      4L3T
// Values:       4L3T (1), 2L2T (2)
// Enabled:      CSI2_DEVICE_PHY_TYPE == 3
`define CSI2_DEVICE_COMBO_PHY_CONFIG 1


// Name:         CSI2_DEVICE_DPHY_TYPE
// Default:      1 ((CSI2_DEVICE_PHY_TYPE == 1)||(CSI2_DEVICE_PHY_TYPE == 3))
// Values:       0, 1
// Enabled:      ((CSI2_DEVICE_PHY_TYPE == 1)||(CSI2_DEVICE_PHY_TYPE == 3))
`define CSI2_DEVICE_DPHY_TYPE


// Name:         CSI2_DEVICE_CPHY_TYPE
// Default:      1 ((CSI2_DEVICE_PHY_TYPE == 2)||(CSI2_DEVICE_PHY_TYPE == 3))
// Values:       0, 1
// Enabled:      ((CSI2_DEVICE_PHY_TYPE == 2)||(CSI2_DEVICE_PHY_TYPE == 3))
`define CSI2_DEVICE_CPHY_TYPE


// Name:         CSI2_DEVICE_DPHY_WIDTH_MODE
// Default:      8BIT
// Values:       8BIT (1), 16BIT (2), 32BIT (3)
// Enabled:      ((CSI2_DEVICE_DPHY_TYPE)&(CSI2_DEVICE_SNPS_PHY == 0))
`define CSI2_DEVICE_DPHY_WIDTH_MODE 1


// Name:         CSI2_DEVICE_DPHY_NUM_OF_LANES
// Default:      4 ((CSI2_DEVICE_COMBO_PHY_CONFIG == 2) ? 2 : 4)
// Values:       1 2 3 4 5 6 7 8
// Enabled:      CSI2_DEVICE_PHY_TYPE == 1
// 
// This parameter specifies the maximum number of data lanes supported by the D-PHY.
`define CSI2_DEVICE_DPHY_NUM_OF_LANES 4


// Name:         CSI2_DEVICE_DPHY_8BIT_MODE
// Default:      1 ((CSI2_DEVICE_DPHY_TYPE) & (CSI2_DEVICE_DPHY_WIDTH_MODE >= 1))
// Values:       0, 1
`define CSI2_DEVICE_DPHY_8BIT_MODE


// Name:         CSI2_DEVICE_DPHY_16BIT_MODE
// Default:      0 ((CSI2_DEVICE_DPHY_TYPE) & (CSI2_DEVICE_DPHY_WIDTH_MODE >= 2))
// Values:       0, 1
// `define CSI2_DEVICE_DPHY_16BIT_MODE


// Name:         CSI2_DEVICE_DPHY_32BIT_MODE
// Default:      0 ((CSI2_DEVICE_DPHY_TYPE) & (CSI2_DEVICE_DPHY_WIDTH_MODE == 3))
// Values:       0, 1
// `define CSI2_DEVICE_DPHY_32BIT_MODE


// Name:         CSI2_DEVICE_CPHY_WIDTH_MODE
// Default:      16BIT
// Values:       16BIT (1), 32BIT (2)
// Enabled:      CSI2_DEVICE_CPHY_TYPE
`define CSI2_DEVICE_CPHY_WIDTH_MODE 1


// Name:         CSI2_DEVICE_CPHY_NUM_OF_LANES
// Default:      3 ((CSI2_DEVICE_COMBO_PHY_CONFIG == 2) ? 2 : 3)
// Values:       1 2 3 4
// Enabled:      CSI2_DEVICE_PHY_TYPE == 2
// 
// This parameter specifies the maximum number of data lanes supported by the C-PHY.
`define CSI2_DEVICE_CPHY_NUM_OF_LANES 3


// Name:         CSI2_DEVICE_CPHY_16BIT_MODE
// Default:      1 ((CSI2_DEVICE_CPHY_TYPE) & (CSI2_DEVICE_CPHY_WIDTH_MODE >= 1))
// Values:       0, 1
`define CSI2_DEVICE_CPHY_16BIT_MODE


// Name:         CSI2_DEVICE_CPHY_32BIT_MODE
// Default:      0 ((CSI2_DEVICE_CPHY_TYPE) & (CSI2_DEVICE_CPHY_WIDTH_MODE == 2))
// Values:       0, 1
// `define CSI2_DEVICE_CPHY_32BIT_MODE


// Name:         CSI2_DEVICE_PHY_16BIT_MODE
// Default:      1 ((CSI2_DEVICE_DPHY_16BIT_MODE) | (CSI2_DEVICE_CPHY_16BIT_MODE))
// Values:       0, 1
`define CSI2_DEVICE_PHY_16BIT_MODE


// Name:         CSI2_DEVICE_PHY_32BIT_MODE
// Default:      0 ((CSI2_DEVICE_DPHY_32BIT_MODE) | (CSI2_DEVICE_CPHY_32BIT_MODE))
// Values:       0, 1
// `define CSI2_DEVICE_PHY_32BIT_MODE


// Name:         CSI2_DEVICE_DPHY_16BIT_OR_CPHY_32BIT_MODE
// Default:      0 ((CSI2_DEVICE_DPHY_16BIT_MODE) | (CSI2_DEVICE_CPHY_32BIT_MODE))
// Values:       0, 1
// `define CSI2_DEVICE_DPHY_16BIT_OR_CPHY_32BIT_MODE


// Name:         CSI2_DEVICE_CPHY_WIDTH_GT_DPHY_WIDTH
// Default:      1 ((CSI2_DEVICE_PHY_TYPE == 3) & (((CSI2_DEVICE_CPHY_32BIT_MODE == 
//               1) & (CSI2_DEVICE_DPHY_32BIT_MODE == 0)) | 
//               ((CSI2_DEVICE_CPHY_16BIT_MODE == 1) & (CSI2_DEVICE_DPHY_16BIT_MODE == 0))))
// Values:       0, 1
`define CSI2_DEVICE_CPHY_WIDTH_GT_DPHY_WIDTH


// Name:         CSI2_DEVICE_DPHY_LANE_WIDTH
// Default:      8 ((CSI2_DEVICE_DPHY_32BIT_MODE) ? 32 : 
//               (CSI2_DEVICE_DPHY_16BIT_MODE) ? 16 : 8)
// Values:       -2147483648, ..., 2147483647
`define CSI2_DEVICE_DPHY_LANE_WIDTH 8


// Name:         CSI2_DEVICE_CPHY_LANE_WIDTH
// Default:      16 ((CSI2_DEVICE_CPHY_32BIT_MODE) ? 32 : 16)
// Values:       -2147483648, ..., 2147483647
`define CSI2_DEVICE_CPHY_LANE_WIDTH 16


// Name:         CSI2_DEVICE_PHY_VALID_WIDTH
// Default:      1 ((CSI2_DEVICE_DPHY_32BIT_MODE) ? 4 : 
//               CSI2_DEVICE_DPHY_16BIT_OR_CPHY_32BIT_MODE ? 2 : 1)
// Values:       -2147483648, ..., 2147483647
`define CSI2_DEVICE_PHY_VALID_WIDTH 1


// Name:         CSI2_DEVICE_CPHY_SS_WIDTH
// Default:      1 ((CSI2_DEVICE_CPHY_32BIT_MODE) ? 2 : 1)
// Values:       -2147483648, ..., 2147483647
`define CSI2_DEVICE_CPHY_SS_WIDTH 1


// Name:         CSI2_DEVICE_CPHY_ST_WIDTH
// Default:      3
// Values:       -2147483648, ..., 2147483647
`define CSI2_DEVICE_CPHY_ST_WIDTH 3


// Name:         CSI2_DEVICE_CPHY_ALP_HS_RS
// Default:      1 ((CSI2_DEVICE_CPHY_32BIT_MODE) ? 2 : 1)
// Values:       -2147483648, ..., 2147483647
`define CSI2_DEVICE_CPHY_ALP_HS_RS 1


// Name:         CSI2_DEVICE_CPHY_ALP_CODE_RS
// Default:      4
// Values:       -2147483648, ..., 2147483647
`define CSI2_DEVICE_CPHY_ALP_CODE_RS 4


// Name:         CSI2_DEVICE_MAX_PPI_WIDTH
// Default:      48 ([<functionof> CSI2_DEVICE_PHY_TYPE CSI2_DEVICE_DPHY_WIDTH_MODE 
//               CSI2_DEVICE_DPHY_NUM_OF_LANES CSI2_DEVICE_CPHY_WIDTH_MODE 
//               CSI2_DEVICE_CPHY_NUM_OF_LANES])
// Values:       -2147483648, ..., 2147483647
`define CSI2_DEVICE_MAX_PPI_WIDTH 48


// Name:         CSI2_DEVICE_GEN1DPHY
// Default:      1 ([<functionof>]==1)
// Values:       0, 1
// Enabled:      (CSI2_DEVICE_SNPS_PHY) & (CSI2_DEVICE_DPHY_TYPE)
// 
// By selecting this you identify the version of the SNPS PHY used 
// Only available when SNPS PHY is selected.
`define CSI2_DEVICE_GEN1DPHY


// Name:         CSI2_DEVICE_GEN2DPHY
// Default:      0 ([<functionof>]==2)
// Values:       0, 1
// Enabled:      (CSI2_DEVICE_SNPS_PHY) & (CSI2_DEVICE_DPHY_TYPE)
// 
// By selecting this you identify the version of the SNPS PHY used 
// Only available when SNPS PHY is selected.
// `define CSI2_DEVICE_GEN2DPHY


// Name:         CSI2_DEVICE_GEN22DPHY
// Default:      0 ([<functionof>]==3)
// Values:       0, 1
// Enabled:      (CSI2_DEVICE_SNPS_PHY) & (CSI2_DEVICE_DPHY_TYPE)
// 
// By selecting this you identify the version of the SNPS PHY used 
// Only available when SNPS PHY is selected.
// `define CSI2_DEVICE_GEN22DPHY


// Name:         CSI2_DEVICE_GEN3DPHY
// Default:      0 ([<functionof>]>=4)
// Values:       0, 1
// Enabled:      (CSI2_DEVICE_SNPS_PHY) & (CSI2_DEVICE_DPHY_TYPE)
// 
// By selecting this you identify the version of the SNPS PHY used 
// Only available if SNPS PHY is selected.
// `define CSI2_DEVICE_GEN3DPHY


// Name:         CSI2_DEVICE_GEN3DPHY_PRE
// Default:      0 ([<functionof>]==4)
// Values:       0, 1
// Enabled:      (CSI2_DEVICE_SNPS_PHY) & (CSI2_DEVICE_DPHY_TYPE)
// 
// By selecting this you identify the version of the SNPS PHY used 
// Only available if SNPS PHY is selected.
// `define CSI2_DEVICE_GEN3DPHY_PRE


// Name:         CSI2_DEVICE_GEN3DPHY_CUMN_PRAH
// Default:      0 ([<functionof>]==6 | [<functionof>]==10)
// Values:       0, 1
// Enabled:      (CSI2_DEVICE_SNPS_PHY) & (CSI2_DEVICE_DPHY_TYPE)
// 
// By selecting this you identify the version of the SNPS PHY used 
// Only available if SNPS PHY is selected.
// `define CSI2_DEVICE_GEN3DPHY_CUMN_PRAH


// Name:         CSI2_DEVICE_GEN3DPHY_CUMN_PRAJ
// Default:      0 ([<functionof>]==8)
// Values:       0, 1
// Enabled:      (CSI2_DEVICE_SNPS_PHY) & (CSI2_DEVICE_DPHY_TYPE)
// 
// By selecting this you identify the version of the SNPS PHY used 
// Only available if SNPS PHY is selected.
// `define CSI2_DEVICE_GEN3DPHY_CUMN_PRAJ


// Name:         CSI2_DEVICE_GEN3DPHY_CUMN_PRAI
// Default:      0 ([<functionof>]==9)
// Values:       0, 1
// Enabled:      (CSI2_DEVICE_SNPS_PHY) & (CSI2_DEVICE_DPHY_TYPE)
// 
// CSI2_DEVICE_GEN3DPHY_CUMN_PRAJ: 
// By selecting this you identify the version of the SNPS PHY used 
// Only available if SNPS PHY is selected.
// `define CSI2_DEVICE_GEN3DPHY_CUMN_PRAI


// Name:         CSI2_DEVICE_GEN3DPHY_BIDIR
// Default:      0 ([<functionof>]==11 | [<functionof>]==12)
// Values:       0, 1
// Enabled:      (CSI2_DEVICE_SNPS_PHY) & (CSI2_DEVICE_DPHY_TYPE)
// 
// By selecting this you identify the version of the SNPS PHY used 
// Only available if SNPS PHY is selected.
// `define CSI2_DEVICE_GEN3DPHY_BIDIR


// Name:         CSI2_DEVICE_GEN3DPHY_BIDIR_AP
// Default:      0 ([<functionof>]==12)
// Values:       0, 1
// Enabled:      (CSI2_DEVICE_SNPS_PHY) & (CSI2_DEVICE_DPHY_TYPE)
// 
// By selecting this you identify the version of the SNPS PHY used 
// Only available if SNPS PHY is selected.
// `define CSI2_DEVICE_GEN3DPHY_BIDIR_AP


// Name:         CSI2_DEVICE_GEN3DPHY_UMC
// Default:      0 ([<functionof>]==13)
// Values:       0, 1
// Enabled:      (CSI2_DEVICE_SNPS_PHY) & (CSI2_DEVICE_DPHY_TYPE)
// 
// By selecting this you identify the version of the SNPS PHY used 
// Only available if SNPS PHY is selected.
// `define CSI2_DEVICE_GEN3DPHY_UMC


// Name:         CSI2_DEVICE_CALIBRATION
// Default:      1 ((CSI2_DEVICE_GEN3DPHY == 1) || (CSI2_DEVICE_SNPS_PHY == 0))
// Values:       0, 1
// Enabled:      ((CSI2_DEVICE_GEN3DPHY == 1) || (CSI2_DEVICE_SNPS_PHY == 0))
// 
// By selecting this CALIBRATION feature is suported
`define CSI2_DEVICE_CALIBRATION


// Name:         CSI2_DEVICE_VC_EXTENSION
// Default:      1
// Values:       0, 1
// 
// Virtual Channel Extension enable: 
//  - 0: Up to 4 virtual channels 
//  - 1: Up to 16 virtual channels for DPHY; Up to 32 virtual channels for CPHY
`define CSI2_DEVICE_VC_EXTENSION


// Name:         CSI2_DEVICE_VCX_DWIDTH
// Default:      3 ((CSI2_DEVICE_CPHY_TYPE) ? 3 : 2)
// Values:       -2147483648, ..., 2147483647
// Enabled:      CSI2_DEVICE_VC_EXTENSION
`define CSI2_DEVICE_VCX_DWIDTH 3


// Name:         CSI2_DEVICE_CPHY_ALP_EN
// Default:      1 (CSI2_DEVICE_CPHY_TYPE)
// Values:       0, 1
// Enabled:      CSI2_DEVICE_CPHY_TYPE
`define CSI2_DEVICE_CPHY_ALP_EN


// Name:         CSI2_DEVICE_PARITY_MODE
// Default:      Even
// Values:       Even (0), Odd (1)
// Enabled:      CSI2_DEVICE_AP
// 
// Define parity mode, but not affect the parity mode of Safety Slave 0-Even Mode 1-Odd Mode
`define CSI2_DEVICE_PARITY_MODE 0


// Name:         CSI2_DEVICE_SS
// Default:      0
// Values:       0, 1
// Enabled:      CSI2_DEVICE_AP
// 
// Enable Safety Slave
`define CSI2_DEVICE_SS

// ####### Read-Only Parameters #######

// Name:         CSI2_DEVICE_ODD_MODE
// Default:      0 (CSI2_DEVICE_PARITY_MODE == 1)
// Values:       0, 1
// Enabled:      CSI2_DEVICE_AP
// 
// Define Odd Mode macro
// `define CSI2_DEVICE_ODD_MODE


// Name:         CSI2_DEVICE_ADDR_LOG_SIZE
// Default:      15
// Values:       -2147483648, ..., 2147483647
// 
// Configure FIFO size or number of faulty addresses logged.
`define CSI2_DEVICE_ADDR_LOG_SIZE 15


// Name:         CSI2_DEVICE_DFLT_TST_MODE
// Default:      0
// Values:       -2147483648, ..., 2147483647
// 
// No hold inserted (in BCM parts)
`define CSI2_DEVICE_DFLT_TST_MODE 0


// Name:         CSI2_DEVICE_DFLT_VERIF_EN
// Default:      1
// Values:       -2147483648, ..., 2147483647
// 
// when DW_MODEL_MISSAMPLES defined, randomly insert 0 to 1 cycle delay, for modeling sampling errors
`define CSI2_DEVICE_DFLT_VERIF_EN 1


// Name:         CSI2_DEVICE_BCM36_DFLT_DATA_DELAY
// Default:      3
// Values:       -2147483648, ..., 2147483647
// 
// When using BCM36_nhs, Randomly insert delay on datapath for simulation verification
`define CSI2_DEVICE_BCM36_DFLT_DATA_DELAY 3

//####### Hidden but Changeable Parameters #######

// Name:         CSI2_DEVICE_NAP_PLD_WIDTH
// Default:      64 (CSI2_DEVICE_MAX_PPI_WIDTH > 128 ? 256 : 
//               CSI2_DEVICE_MAX_PPI_WIDTH > 64 ? 128 : 64)
// Values:       -2147483648, ..., 2147483647
// 
// Selects the data interface width when transmit payload without Automotive Package function
`define CSI2_DEVICE_NAP_PLD_WIDTH 64


// Name:         CSI2_DEVICE_NAP_IDI_PL_FIFO_WIDTH
// Default:      128 (CSI2_DEVICE_MAX_PPI_WIDTH > 128 ? 256 : 
//               (CSI2_DEVICE_MAX_PPI_WIDTH > 64 | CSI2_DEVICE_IDI_DATA_WIDTH > 64) ? 128 : 64)
// Values:       -2147483648, ..., 2147483647
// 
// Selects the width when push IDI payload into FIFO without Automotive Package function
`define CSI2_DEVICE_NAP_IDI_PL_FIFO_WIDTH 128


// Name:         CSI2_DEVICE_IDI_DATA_WIDTH_IS_128
// Default:      1 (CSI2_DEVICE_IDI_DATA_WIDTH == 128)
// Values:       0, 1
// 
// Selects the IDI data width is 128bita
`define CSI2_DEVICE_IDI_DATA_WIDTH_IS_128


// Name:         CSI2_DEVICE_SDI_IN_PARITY_WIDTH
// Default:      9 (CSI2_DEVICE_MAX_PPI_WIDTH > 128 ? 33 : 
//               (CSI2_DEVICE_MAX_PPI_WIDTH > 64 ? 17 : 9))
// Values:       -2147483648, ..., 2147483647
// 
// SDI input parity width
`define CSI2_DEVICE_SDI_IN_PARITY_WIDTH 9


// Name:         CSI2_DEVICE_SDI_PLD_BYTEEN_WIDTH
// Default:      4 (CSI2_DEVICE_MAX_PPI_WIDTH > 128 ? 6 : (CSI2_DEVICE_MAX_PPI_WIDTH 
//               > 64 ? 5 : 4))
// Values:       -2147483648, ..., 2147483647
// 
// CSI2_DEVICE_PLD_BYTEEN_WIDTH: 
// The width of Datapath valid bytes
`define CSI2_DEVICE_SDI_PLD_BYTEEN_WIDTH 4


// Name:         CSI2_DEVICE_IDI_DATA_BYTEEN_WIDTH
// Default:      4 (CSI2_DEVICE_IDI_DATA_WIDTH == 128 ? 4 : 3)
// Values:       -2147483648, ..., 2147483647
// 
// The width of IDI data valid bytes
`define CSI2_DEVICE_IDI_DATA_BYTEEN_WIDTH 4


// Name:         CSI2_DEVICE_IDI_DATA_PARITY_WIDTH
// Default:      21 (CSI2_DEVICE_IDI_DATA_WIDTH == 128 ? 21 : 13)
// Values:       -2147483648, ..., 2147483647
// 
// IDI input parity width
`define CSI2_DEVICE_IDI_DATA_PARITY_WIDTH 21


// Name:         CSI2_DEVICE_IPI_DATA_PARITY_WIDTH
// Default:      9 (CSI2_DEVICE_IPI_LANE_NUM > 1 ? 27 : 9)
// Values:       -2147483648, ..., 2147483647
// 
// IPI input parity width
`define CSI2_DEVICE_IPI_DATA_PARITY_WIDTH 9


// Name:         CSI2_DEVICE_NAP_IDI_PL_FIFO_WIDTH_GT_64
// Default:      1 (CSI2_DEVICE_MAX_PPI_WIDTH > 64 | CSI2_DEVICE_IDI_DATA_WIDTH > 
//               64)
// Values:       0, 1
// 
// The width of IDI payload FIFO without AP function is greater than 64
`define CSI2_DEVICE_NAP_IDI_PL_FIFO_WIDTH_GT_64


// Name:         CSI2_DEVICE_IDI_PL_ECC_WIDTH
// Default:      9 (CSI2_DEVICE_MAX_PPI_WIDTH > 128 ? 10 : 
//               (CSI2_DEVICE_MAX_PPI_WIDTH > 64 | CSI2_DEVICE_IDI_DATA_WIDTH > 64) ? 9 : 8)
// Values:       -2147483648, ..., 2147483647
// 
// Select the IDI output payload ecc width
`define CSI2_DEVICE_IDI_PL_ECC_WIDTH 9


// Name:         CSI2_DEVICE_IDI_PLD_WIDTH
// Default:      137 ([<functionof> CSI2_DEVICE_AP CSI2_DEVICE_NAP_IDI_PL_FIFO_WIDTH 
//               CSI2_DEVICE_IDI_PL_ECC_WIDTH])
// Values:       -2147483648, ..., 2147483647
// Enabled:      0
// 
// The width of the external payload RAM for IDI
`define CSI2_DEVICE_IDI_PLD_WIDTH 137


// Name:         CSI2_DEVICE_IPI_PL_O_WIDTH
// Default:      64 (CSI2_DEVICE_IPI_LANE_NUM > 1 ? 256 : 64)
// Values:       -2147483648, ..., 2147483647
// 
// Select the IPI output payload width
`define CSI2_DEVICE_IPI_PL_O_WIDTH 64


// Name:         CSI2_DEVICE_NAP_IPI_PL_FIFO_WIDTH
// Default:      64 (CSI2_DEVICE_IPI_LANE_NUM > 1 ? 256 : CSI2_DEVICE_MAX_PPI_WIDTH 
//               > 64 ? 128 : 64)
// Values:       -2147483648, ..., 2147483647
// 
// Selects the width when push IPI payload into FIFO without Automotive Package function
`define CSI2_DEVICE_NAP_IPI_PL_FIFO_WIDTH 64


// Name:         CSI2_DEVICE_NAP_IPI_PL_FIFO_WIDTH_GT_64
// Default:      0 ((CSI2_DEVICE_IPI_LANE_NUM > 1) || (CSI2_DEVICE_MAX_PPI_WIDTH > 
//               64))
// Values:       0, 1
// 
// The width of IPI payload FIFO without AP function is greater than 64
// `define CSI2_DEVICE_NAP_IPI_PL_FIFO_WIDTH_GT_64


// Name:         CSI2_DEVICE_IPI_PL_ECC_WIDTH
// Default:      8 (((CSI2_DEVICE_IPI_LANE_NUM > 1) || (CSI2_DEVICE_MAX_PPI_WIDTH > 
//               128)) ? 10 : CSI2_DEVICE_MAX_PPI_WIDTH > 64 ? 9 : 8)
// Values:       -2147483648, ..., 2147483647
// 
// Select the IPI output payload ecc width
`define CSI2_DEVICE_IPI_PL_ECC_WIDTH 8


// Name:         CSI2_DEVICE_IPI_PLD_WIDTH
// Default:      72 ([<functionof> CSI2_DEVICE_AP CSI2_DEVICE_NAP_IPI_PL_FIFO_WIDTH 
//               CSI2_DEVICE_IPI_PL_ECC_WIDTH])
// Values:       -2147483648, ..., 2147483647
// Enabled:      0
// 
// The width of the external payload RAM for IPI
`define CSI2_DEVICE_IPI_PLD_WIDTH 72


// Name:         CSI2_DEVICE_PL_ERR_INJ_WIDTH_GT_64
// Default:      1 ((CSI2_DEVICE_IPI_LANE_NUM > 1) || (CSI2_DEVICE_MAX_PPI_WIDTH > 
//               64) || (CSI2_DEVICE_IDI_DATA_WIDTH > 64))
// Values:       0, 1
// 
// The err injection width of payload data is greater than 64
`define CSI2_DEVICE_PL_ERR_INJ_WIDTH_GT_64


// Name:         CSI2_DEVICE_PL_ERR_INJ_WIDTH_GT_128
// Default:      0 ((CSI2_DEVICE_IPI_LANE_NUM > 1) || (CSI2_DEVICE_MAX_PPI_WIDTH > 
//               128))
// Values:       0, 1
// 
// The err injection width of payload data is greater than 128
// `define CSI2_DEVICE_PL_ERR_INJ_WIDTH_GT_128


// Name:         CSI2_DEVICE_PLD_WIDTH
// Default:      72 ([<functionof> CSI2_DEVICE_AP CSI2_DEVICE_NAP_PLD_WIDTH])
// Values:       -2147483648, ..., 2147483647
// Enabled:      0
// 
// The width of the external payload RAM
`define CSI2_DEVICE_PLD_WIDTH 72


// Name:         CSI2_DEVICE_PLD_WIDTH_GT_64
// Default:      0 (CSI2_DEVICE_NAP_PLD_WIDTH > 64)
// Values:       0, 1
// 
// When CSI2_DEVICE_NAP_PLD_WIDTH is greater than 64 bits, this parameter is defined.
// `define CSI2_DEVICE_PLD_WIDTH_GT_64


// Name:         CSI2_DEVICE_PLD_WIDTH_GT_128
// Default:      0 (CSI2_DEVICE_NAP_PLD_WIDTH > 128)
// Values:       0, 1
// 
// When CSI2_DEVICE_NAP_PLD_WIDTH is greater than 128 bits, this parameter is defined.
// `define CSI2_DEVICE_PLD_WIDTH_GT_128


// Name:         CSI2_DEVICE_MAX_PPI_WIDTH_GE_16
// Default:      1 (CSI2_DEVICE_MAX_PPI_WIDTH >= 16)
// Values:       0, 1
// 
// When CSI2_DEVICE_MAX_PPI_WIDTH is less than 16 bits, this parameter is defined.
`define CSI2_DEVICE_MAX_PPI_WIDTH_GE_16


// Name:         CSI2_DEVICE_MAX_PPI_WIDTH_GE_24
// Default:      1 (CSI2_DEVICE_MAX_PPI_WIDTH >= 24)
// Values:       0, 1
// 
// When CSI2_DEVICE_MAX_PPI_WIDTH is less than 24 bits, this parameter is defined.
`define CSI2_DEVICE_MAX_PPI_WIDTH_GE_24


// Name:         CSI2_DEVICE_MAX_PPI_WIDTH_GE_32
// Default:      1 (CSI2_DEVICE_MAX_PPI_WIDTH >= 32)
// Values:       0, 1
// 
// When CSI2_DEVICE_MAX_PPI_WIDTH is less than 32 bits, this parameter is defined.
`define CSI2_DEVICE_MAX_PPI_WIDTH_GE_32


// Name:         CSI2_DEVICE_MAX_PPI_WIDTH_GE_40
// Default:      1 (CSI2_DEVICE_MAX_PPI_WIDTH >= 40)
// Values:       0, 1
// 
// When CSI2_DEVICE_MAX_PPI_WIDTH is less than 40 bits, this parameter is defined.
`define CSI2_DEVICE_MAX_PPI_WIDTH_GE_40


// Name:         CSI2_DEVICE_MAX_PPI_WIDTH_GE_48
// Default:      1 (CSI2_DEVICE_MAX_PPI_WIDTH >= 48)
// Values:       0, 1
// 
// When CSI2_DEVICE_MAX_PPI_WIDTH is less than 48 bits, this parameter is defined.
`define CSI2_DEVICE_MAX_PPI_WIDTH_GE_48


// Name:         CSI2_DEVICE_MAX_PPI_WIDTH_GE_56
// Default:      0 (CSI2_DEVICE_MAX_PPI_WIDTH >= 56)
// Values:       0, 1
// 
// When CSI2_DEVICE_MAX_PPI_WIDTH is less than 56 bits, this parameter is defined.
// `define CSI2_DEVICE_MAX_PPI_WIDTH_GE_56


// Name:         CSI2_DEVICE_MAX_PPI_WIDTH_GE_64
// Default:      0 (CSI2_DEVICE_MAX_PPI_WIDTH >= 64)
// Values:       0, 1
// 
// When CSI2_DEVICE_MAX_PPI_WIDTH is less than 64 bits, this parameter is defined.
// `define CSI2_DEVICE_MAX_PPI_WIDTH_GE_64


// Name:         CSI2_DEVICE_MAX_PPI_WIDTH_GE_80
// Default:      0 (CSI2_DEVICE_MAX_PPI_WIDTH >= 80)
// Values:       0, 1
// 
// When CSI2_DEVICE_MAX_PPI_WIDTH is less than 96 bits, this parameter is defined.
// `define CSI2_DEVICE_MAX_PPI_WIDTH_GE_80


// Name:         CSI2_DEVICE_MAX_PPI_WIDTH_GE_96
// Default:      0 (CSI2_DEVICE_MAX_PPI_WIDTH >= 96)
// Values:       0, 1
// 
// When CSI2_DEVICE_MAX_PPI_WIDTH is less than 96 bits, this parameter is defined.
// `define CSI2_DEVICE_MAX_PPI_WIDTH_GE_96


// Name:         CSI2_DEVICE_MAX_PPI_WIDTH_GE_112
// Default:      0 (CSI2_DEVICE_MAX_PPI_WIDTH >= 112)
// Values:       0, 1
// 
// When CSI2_DEVICE_MAX_PPI_WIDTH is less than 96 bits, this parameter is defined.
// `define CSI2_DEVICE_MAX_PPI_WIDTH_GE_112


// Name:         CSI2_DEVICE_MAX_PPI_WIDTH_GE_128
// Default:      0 (CSI2_DEVICE_MAX_PPI_WIDTH >= 128)
// Values:       0, 1
// 
// When CSI2_DEVICE_MAX_PPI_WIDTH is less than 128 bits, this parameter is defined.
// `define CSI2_DEVICE_MAX_PPI_WIDTH_GE_128


// Name:         CSI2_DEVICE_TB_TYPE
// Default:      TS
// Values:       UVM (0), VTB (1), TS (2)
// 
// Specifies the type of testbench. 
//  - 0: UVM 
//  - 1: VTB 
//  - 2: TS
`define CSI2_DEVICE_TB_TYPE 2


// Name:         CSI2_DEVICE_UVM_12
// Default:      1
// Values:       0, 1
// 
// Enable UVM 1.2
`define CSI2_DEVICE_UVM_12


// Name:         CSI2_DEVICE_VTB
// Default:      0 (CSI2_DEVICE_TB_TYPE == 1 ? 1:0)
// Values:       0, 1
// 
// When (1) defined   implies testbench is a VTB testbench 
// When (0) undefined implies testbench is not a VTB testbench
// `define CSI2_DEVICE_VTB


// Name:         CSI2_DEVICE_UVM
// Default:      0 (CSI2_DEVICE_TB_TYPE == 0 ? 1:0)
// Values:       0, 1
// 
// When (1) defined   implies testbench is a UVM testbench 
// When (0) undefined implies testbench is not a UVM testbench
// `define CSI2_DEVICE_UVM


// Name:         CSI2_DEVICE_TS
// Default:      1 (CSI2_DEVICE_TB_TYPE == 2 ? 1:0)
// Values:       0, 1
// 
// When (1) defined   implies testbench is a TS testbench 
// When (0) undefined implies testbench is not a TS testbench
`define CSI2_DEVICE_TS

// ####### Derived Parameters #######


`define CSI2_DEVICE_DPHY_INCLUDE_LANE_1


`define CSI2_DEVICE_DPHY_INCLUDE_LANE_2


`define CSI2_DEVICE_DPHY_INCLUDE_LANE_3


`define CSI2_DEVICE_DPHY_INCLUDE_LANE_4


// `define CSI2_DEVICE_DPHY_INCLUDE_LANE_5


// `define CSI2_DEVICE_DPHY_INCLUDE_LANE_6


// `define CSI2_DEVICE_DPHY_INCLUDE_LANE_7


// `define CSI2_DEVICE_DPHY_INCLUDE_LANE_8


`define CSI2_DEVICE_CPHY_INCLUDE_LANE_1


`define CSI2_DEVICE_CPHY_INCLUDE_LANE_2


`define CSI2_DEVICE_CPHY_INCLUDE_LANE_3


// `define CSI2_DEVICE_CPHY_INCLUDE_LANE_4


`define CSI2_DEVICE_INCLUDE_LANE_1


`define CSI2_DEVICE_INCLUDE_LANE_2


`define CSI2_DEVICE_INCLUDE_LANE_3


`define CSI2_DEVICE_INCLUDE_LANE_4


// `define CSI2_DEVICE_INCLUDE_LANE_5


// `define CSI2_DEVICE_INCLUDE_LANE_6


// `define CSI2_DEVICE_INCLUDE_LANE_7


// `define CSI2_DEVICE_INCLUDE_LANE_8


`define CSI2_DEVICE_PHY_LANE0_WIDTH 16


`define CSI2_DEVICE_PHY_LANE3_WIDTH 8


`define CSI2_DEVICE_PHY_LANE3_WIDTH_EQ_8


`define CSI2_DEVICE_PHY_LANE3_VALID_WIDTH 1


`define CSI2_DEVICE_DPHY_VALID_WIDTH 1


// Name:         CSI2_DEVICE_CHANNEL_NUM
// Default:      2 (CSI2_DEVICE_IDI_IF + CSI2_DEVICE_IPI_IF + CSI2_DEVICE_VPG + 
//               CSI2_DEVICE_SDI_IF)
// Values:       1 2 3 4
// 
// CSI2_DEVICE_INTERFACE_NUM: 
// Select the number of system data interface
`define CSI2_DEVICE_CHANNEL_NUM 2


`define CSI2_DEVICE_CHANNEL_NUM_1


`define CSI2_DEVICE_CHANNEL_NUM_2


// `define CSI2_DEVICE_CHANNEL_NUM_3


// Name:         CSI2_DEVICE_SHIFT_REST_REG_RS
// Default:      32 ([<functionof> CSI2_DEVICE_PHY_TYPE CSI2_DEVICE_DPHY_LANE_WIDTH 
//               CSI2_DEVICE_DPHY_NUM_OF_LANES CSI2_DEVICE_CPHY_LANE_WIDTH 
//               CSI2_DEVICE_CPHY_NUM_OF_LANES])
// Values:       -2147483648, ..., 2147483647
// 
// shift_rest register width in lane_mgr module
`define CSI2_DEVICE_SHIFT_REST_REG_RS 32


// Name:         CSI2_DEVICE_SHIFT_REST_REG_RS_GT_96
// Default:      0 (([<functionof> CSI2_DEVICE_PHY_TYPE CSI2_DEVICE_DPHY_LANE_WIDTH 
//               CSI2_DEVICE_DPHY_NUM_OF_LANES CSI2_DEVICE_CPHY_LANE_WIDTH 
//               CSI2_DEVICE_CPHY_NUM_OF_LANES]) > 96)
// Values:       0, 1
// 
// CSI2_DEVICE_SHIFT_REST_REG_RS > 96
// `define CSI2_DEVICE_SHIFT_REST_REG_RS_GT_96


// Name:         CSI2_DEVICE_SHIFT_REST_REG_RS_GT_80
// Default:      0 (([<functionof> CSI2_DEVICE_PHY_TYPE CSI2_DEVICE_DPHY_LANE_WIDTH 
//               CSI2_DEVICE_DPHY_NUM_OF_LANES CSI2_DEVICE_CPHY_LANE_WIDTH 
//               CSI2_DEVICE_CPHY_NUM_OF_LANES]) > 80)
// Values:       0, 1
// 
// CSI2_DEVICE_SHIFT_REST_REG_RS > 80
// `define CSI2_DEVICE_SHIFT_REST_REG_RS_GT_80


// Name:         CSI2_DEVICE_SHIFT_REST_REG_RS_GT_72
// Default:      0 (([<functionof> CSI2_DEVICE_PHY_TYPE CSI2_DEVICE_DPHY_LANE_WIDTH 
//               CSI2_DEVICE_DPHY_NUM_OF_LANES CSI2_DEVICE_CPHY_LANE_WIDTH 
//               CSI2_DEVICE_CPHY_NUM_OF_LANES]) > 72)
// Values:       0, 1
// 
// CSI2_DEVICE_SHIFT_REST_REG_RS > 72
// `define CSI2_DEVICE_SHIFT_REST_REG_RS_GT_72


// Name:         CSI2_DEVICE_SHIFT_REST_REG_RS_GT_64
// Default:      0 (([<functionof> CSI2_DEVICE_PHY_TYPE CSI2_DEVICE_DPHY_LANE_WIDTH 
//               CSI2_DEVICE_DPHY_NUM_OF_LANES CSI2_DEVICE_CPHY_LANE_WIDTH 
//               CSI2_DEVICE_CPHY_NUM_OF_LANES]) > 64)
// Values:       0, 1
// 
// CSI2_DEVICE_SHIFT_REST_REG_RS > 64
// `define CSI2_DEVICE_SHIFT_REST_REG_RS_GT_64


// Name:         CSI2_DEVICE_SHIFT_REST_REG_RS_GT_48
// Default:      0 (([<functionof> CSI2_DEVICE_PHY_TYPE CSI2_DEVICE_DPHY_LANE_WIDTH 
//               CSI2_DEVICE_DPHY_NUM_OF_LANES CSI2_DEVICE_CPHY_LANE_WIDTH 
//               CSI2_DEVICE_CPHY_NUM_OF_LANES]) > 48)
// Values:       0, 1
// 
// CSI2_DEVICE_SHIFT_REST_REG_RS > 48
// `define CSI2_DEVICE_SHIFT_REST_REG_RS_GT_48


// Name:         CSI2_DEVICE_SHIFT_REST_REG_RS_GT_32
// Default:      0 (([<functionof> CSI2_DEVICE_PHY_TYPE CSI2_DEVICE_DPHY_LANE_WIDTH 
//               CSI2_DEVICE_DPHY_NUM_OF_LANES CSI2_DEVICE_CPHY_LANE_WIDTH 
//               CSI2_DEVICE_CPHY_NUM_OF_LANES]) > 32)
// Values:       0, 1
// 
// CSI2_DEVICE_SHIFT_REST_REG_RS > 32
// `define CSI2_DEVICE_SHIFT_REST_REG_RS_GT_32


// Name:         CSI2_DEVICE_SHIFT_REST_REG_RS_GT_16
// Default:      1 (([<functionof> CSI2_DEVICE_PHY_TYPE CSI2_DEVICE_DPHY_LANE_WIDTH 
//               CSI2_DEVICE_DPHY_NUM_OF_LANES CSI2_DEVICE_CPHY_LANE_WIDTH 
//               CSI2_DEVICE_CPHY_NUM_OF_LANES]) > 16)
// Values:       0, 1
// 
// CSI2_DEVICE_SHIFT_REST_REG_RS > 16
`define CSI2_DEVICE_SHIFT_REST_REG_RS_GT_16


// Name:         CSI2_DEVICE_SHIFT_REST_REG_RS_EQ_0
// Default:      0 (([<functionof> CSI2_DEVICE_PHY_TYPE CSI2_DEVICE_DPHY_LANE_WIDTH 
//               CSI2_DEVICE_DPHY_NUM_OF_LANES CSI2_DEVICE_CPHY_LANE_WIDTH 
//               CSI2_DEVICE_CPHY_NUM_OF_LANES]) == 0)
// Values:       0, 1
// 
// CSI2_DEVICE_SHIFT_REST_REG_RS == 0
// `define CSI2_DEVICE_SHIFT_REST_REG_RS_EQ_0



// Name:         CSI2_DEVICE_LANE_NUM_QST_RST_VAL
// Default:      3 (CSI2_DEVICE_DPHY_TYPE ? (CSI2_DEVICE_DPHY_NUM_OF_LANES-1) : 
//               (CSI2_DEVICE_CPHY_NUM_OF_LANES-1))
// Values:       -2147483648, ..., 2147483647
`define CSI2_DEVICE_LANE_NUM_QST_RST_VAL 3


// Name:         CSI2_DEVICE_VERSION_ID
// Default:      0x3133322a
// Values:       0x0, ..., 0xffffffff
// 
// Defines the CSI2 device version ID
`define CSI2_DEVICE_VERSION_ID 32'h3133322a


// Name:         CSI2_DEVICE_VER_TYPE_ENUM
// Default:      0x0
// Values:       0x0, ..., 0xf
// 
// Defines the coreKit release type 
// 0x0: GA release 
// 0x1: LCA release 
// 0x2: EA release 
// 0x3: LP release 
// 0x4: Reserved 
// 0x5: SOW release 
// 0x6: EC release 
// Others: Reserved
`define CSI2_DEVICE_VER_TYPE_ENUM 4'h0


// Name:         CSI2_DEVICE_VER_TYPE_PKG
// Default:      0xa
// Values:       0x0, ..., 0xf
// 
// 4'b1010: 'a' 
// 4'b1011: 'b' 
// 4'b1100: 'c' 
// ... 
// 4'b1000: 'o' 
// 4'b1001: 'p' 
// Defines the CSI2 device Alphabetical packaging number
`define CSI2_DEVICE_VER_TYPE_PKG 4'ha


// Name:         CSI2_DEVICE_VER_TYPE_NUM
// Default:      0x0
// Values:       0x0, ..., 0xff
// 
// Defines the CSI2 device release version in BCD format
`define CSI2_DEVICE_VER_TYPE_NUM 8'h0


// Name:         CSI2_DEVICE_VER_NUMBER
// Default:      0x132
// Values:       0x0, ..., 0xffff
// 
// CSI2_DEVICE_VER_NUMBER 
// Defines the CSI2 device version number
`define CSI2_DEVICE_VER_NUMBER 16'h132


// Name:         CSI2_DEVICE_IDI_PLD_FIFO_AWIDTH
// Default:      11 ([<functionof> CSI2_DEVICE_IDI_PLD_RAM_DEPTH])
// Values:       -2147483648, ..., 2147483647
// 
// Address bus width in the IDI payload FIFO
`define CSI2_DEVICE_IDI_PLD_FIFO_AWIDTH 11


// Name:         CSI2_DEVICE_IDI_PLD_FIFO_CWIDTH
// Default:      12 ([<functionof> CSI2_DEVICE_IDI_PLD_RAM_DEPTH])
// Values:       -2147483648, ..., 2147483647
// 
// Bus width to report the number of words in the IDI payload fifo.
`define CSI2_DEVICE_IDI_PLD_FIFO_CWIDTH 12


// Name:         CSI2_DEVICE_IDI_HD_FIFO_AWIDTH
// Default:      3 ([<functionof> CSI2_DEVICE_IDI_HD_RAM_DEPTH])
// Values:       -2147483648, ..., 2147483647
// 
// Address bus width in the IDI Header FIFO.
`define CSI2_DEVICE_IDI_HD_FIFO_AWIDTH 3


// Name:         CSI2_DEVICE_IDI_HD_FIFO_CWIDTH
// Default:      4 ([<functionof> CSI2_DEVICE_IDI_HD_RAM_DEPTH])
// Values:       -2147483648, ..., 2147483647
// 
// Bus width to report the number of words in the IDI header fifo.
`define CSI2_DEVICE_IDI_HD_FIFO_CWIDTH 4


// Name:         CSI2_DEVICE_IDI_HD_PUSH_AF_LVL
// Default:      2
// Values:       -2147483648, ..., 2147483647
// 
// Almost full level for push_af output port for the IDI header fifo.
`define CSI2_DEVICE_IDI_HD_PUSH_AF_LVL 2


// Name:         CSI2_DEVICE_IPI_PLD_FIFO_AWIDTH
// Default:      10 ([<functionof> CSI2_DEVICE_IPI_PLD_RAM_DEPTH])
// Values:       -2147483648, ..., 2147483647
// 
// Address bus width in the IPI payload FIFO
`define CSI2_DEVICE_IPI_PLD_FIFO_AWIDTH 10


// Name:         CSI2_DEVICE_IPI_PLD_FIFO_CWIDTH
// Default:      11 ([<functionof> CSI2_DEVICE_IPI_PLD_RAM_DEPTH])
// Values:       -2147483648, ..., 2147483647
// 
// Bus width to report the number of words in the IPI payload fifo.
`define CSI2_DEVICE_IPI_PLD_FIFO_CWIDTH 11


// Name:         CSI2_DEVICE_IPI_HD_FIFO_AWIDTH
// Default:      3 ([<functionof> CSI2_DEVICE_IPI_HD_RAM_DEPTH])
// Values:       -2147483648, ..., 2147483647
// 
// Address bus width in the IPI Header FIFO.
`define CSI2_DEVICE_IPI_HD_FIFO_AWIDTH 3


// Name:         CSI2_DEVICE_IPI_HD_FIFO_CWIDTH
// Default:      4 ([<functionof> CSI2_DEVICE_IPI_HD_RAM_DEPTH])
// Values:       -2147483648, ..., 2147483647
// 
// Bus width to report the number of words in the IPI header fifo.
`define CSI2_DEVICE_IPI_HD_FIFO_CWIDTH 4


// Name:         CSI2_DEVICE_IPI_HD_PUSH_AF_LVL
// Default:      6
// Values:       -2147483648, ..., 2147483647
// 
// Almost full level for push_af output port for the IPI header fifo.
`define CSI2_DEVICE_IPI_HD_PUSH_AF_LVL 6


// Name:         CSI2_DEVICE_IPI2_PLD_FIFO_AWIDTH
// Default:      10 ([<functionof> CSI2_DEVICE_IPI2_PLD_RAM_DEPTH])
// Values:       -2147483648, ..., 2147483647
// 
// Address bus width in the IPI2 payload FIFO
`define CSI2_DEVICE_IPI2_PLD_FIFO_AWIDTH 10


// Name:         CSI2_DEVICE_IPI2_PLD_FIFO_CWIDTH
// Default:      11 ([<functionof> CSI2_DEVICE_IPI2_PLD_RAM_DEPTH])
// Values:       -2147483648, ..., 2147483647
// 
// Bus width to report the number of words in the IPI2 payload fifo.
`define CSI2_DEVICE_IPI2_PLD_FIFO_CWIDTH 11


// Name:         CSI2_DEVICE_IPI2_HD_FIFO_AWIDTH
// Default:      3 ([<functionof> CSI2_DEVICE_IPI2_HD_RAM_DEPTH])
// Values:       -2147483648, ..., 2147483647
// 
// Address bus width in the IPI2 Header FIFO.
`define CSI2_DEVICE_IPI2_HD_FIFO_AWIDTH 3


// Name:         CSI2_DEVICE_IPI2_HD_FIFO_CWIDTH
// Default:      4 ([<functionof> CSI2_DEVICE_IPI2_HD_RAM_DEPTH])
// Values:       -2147483648, ..., 2147483647
// 
// Bus width to report the number of words in the IPI2 header fifo.
`define CSI2_DEVICE_IPI2_HD_FIFO_CWIDTH 4


// Name:         CSI2_DEVICE_IPI2_HD_PUSH_AF_LVL
// Default:      6
// Values:       -2147483648, ..., 2147483647
// 
// Almost full level for push_af output port for the IPI2 header fifo.
`define CSI2_DEVICE_IPI2_HD_PUSH_AF_LVL 6


// Name:         CSI2_DEVICE_IPI3_PLD_FIFO_AWIDTH
// Default:      10 ([<functionof> CSI2_DEVICE_IPI3_PLD_RAM_DEPTH])
// Values:       -2147483648, ..., 2147483647
// 
// Address bus width in the IPI3 payload FIFO
`define CSI2_DEVICE_IPI3_PLD_FIFO_AWIDTH 10


// Name:         CSI2_DEVICE_IPI3_PLD_FIFO_CWIDTH
// Default:      11 ([<functionof> CSI2_DEVICE_IPI3_PLD_RAM_DEPTH])
// Values:       -2147483648, ..., 2147483647
// 
// Bus width to report the number of words in the IPI3 payload fifo.
`define CSI2_DEVICE_IPI3_PLD_FIFO_CWIDTH 11


// Name:         CSI2_DEVICE_IPI3_HD_FIFO_AWIDTH
// Default:      3 ([<functionof> CSI2_DEVICE_IPI3_HD_RAM_DEPTH])
// Values:       -2147483648, ..., 2147483647
// 
// Address bus width in the IPI3 Header FIFO.
`define CSI2_DEVICE_IPI3_HD_FIFO_AWIDTH 3


// Name:         CSI2_DEVICE_IPI3_HD_FIFO_CWIDTH
// Default:      4 ([<functionof> CSI2_DEVICE_IPI3_HD_RAM_DEPTH])
// Values:       -2147483648, ..., 2147483647
// 
// Bus width to report the number of words in the IPI3 header fifo.
`define CSI2_DEVICE_IPI3_HD_FIFO_CWIDTH 4


// Name:         CSI2_DEVICE_IPI3_HD_PUSH_AF_LVL
// Default:      6
// Values:       -2147483648, ..., 2147483647
// 
// Almost full level for push_af output port for the IPI3 header fifo.
`define CSI2_DEVICE_IPI3_HD_PUSH_AF_LVL 6


// Name:         CSI2_DEVICE_IPI4_PLD_FIFO_AWIDTH
// Default:      10 ([<functionof> CSI2_DEVICE_IPI4_PLD_RAM_DEPTH])
// Values:       -2147483648, ..., 2147483647
// 
// Address bus width in the IPI4 payload FIFO
`define CSI2_DEVICE_IPI4_PLD_FIFO_AWIDTH 10


// Name:         CSI2_DEVICE_IPI4_PLD_FIFO_CWIDTH
// Default:      11 ([<functionof> CSI2_DEVICE_IPI4_PLD_RAM_DEPTH])
// Values:       -2147483648, ..., 2147483647
// 
// Bus width to report the number of words in the IPI4 payload fifo.
`define CSI2_DEVICE_IPI4_PLD_FIFO_CWIDTH 11


// Name:         CSI2_DEVICE_IPI4_HD_FIFO_AWIDTH
// Default:      3 ([<functionof> CSI2_DEVICE_IPI4_HD_RAM_DEPTH])
// Values:       -2147483648, ..., 2147483647
// 
// Address bus width in the IPI4 Header FIFO.
`define CSI2_DEVICE_IPI4_HD_FIFO_AWIDTH 3


// Name:         CSI2_DEVICE_IPI4_HD_FIFO_CWIDTH
// Default:      4 ([<functionof> CSI2_DEVICE_IPI4_HD_RAM_DEPTH])
// Values:       -2147483648, ..., 2147483647
// 
// Bus width to report the number of words in the IPI4 header fifo.
`define CSI2_DEVICE_IPI4_HD_FIFO_CWIDTH 4


// Name:         CSI2_DEVICE_IPI4_HD_PUSH_AF_LVL
// Default:      6
// Values:       -2147483648, ..., 2147483647
// 
// Almost full level for push_af output port for the IPI4 header fifo.
`define CSI2_DEVICE_IPI4_HD_PUSH_AF_LVL 6


// Name:         CSI2_DEVICE_IDI_PLD_PTP_SPRAM_AWIDTH
// Default:      10 ([<functionof> CSI2_DEVICE_IDI_PLD_PTP_SPRAM_DEPTH])
// Values:       -2147483648, ..., 2147483647
// 
// CSI2_DEVICE_IDI_PLD_FIFO_PTP_RAM_AWIDTH: 
// Address bus width in the IDI payload FIFO with PTP RAM
`define CSI2_DEVICE_IDI_PLD_PTP_SPRAM_AWIDTH 10


// Name:         CSI2_DEVICE_IPI_PLD_PTP_SPRAM_AWIDTH
// Default:      10 ([<functionof> CSI2_DEVICE_IPI_PLD_PTP_SPRAM_DEPTH])
// Values:       -2147483648, ..., 2147483647
// 
// CSI2_DEVICE_IPI_PLD_FIFO_PTP_RAM_AWIDTH: 
// Address bus width in the IPI payload FIFO with PTP RAM
`define CSI2_DEVICE_IPI_PLD_PTP_SPRAM_AWIDTH 10


// Name:         CSI2_DEVICE_IPI2_PLD_PTP_SPRAM_AWIDTH
// Default:      10 ([<functionof> CSI2_DEVICE_IPI2_PLD_PTP_SPRAM_DEPTH])
// Values:       -2147483648, ..., 2147483647
// 
// CSI2_DEVICE_IPI2_PLD_FIFO_PTP_RAM_AWIDTH: 
// Address bus width in the IPI2 payload FIFO with PTP RAM
`define CSI2_DEVICE_IPI2_PLD_PTP_SPRAM_AWIDTH 10


// Name:         CSI2_DEVICE_IPI3_PLD_PTP_SPRAM_AWIDTH
// Default:      10 ([<functionof> CSI2_DEVICE_IPI3_PLD_PTP_SPRAM_DEPTH])
// Values:       -2147483648, ..., 2147483647
// 
// CSI2_DEVICE_IPI3_PLD_FIFO_PTP_RAM_AWIDTH: 
// Address bus width in the IPI3 payload FIFO with PTP RAM
`define CSI2_DEVICE_IPI3_PLD_PTP_SPRAM_AWIDTH 10


// Name:         CSI2_DEVICE_IPI4_PLD_PTP_SPRAM_AWIDTH
// Default:      10 ([<functionof> CSI2_DEVICE_IPI4_PLD_PTP_SPRAM_DEPTH])
// Values:       -2147483648, ..., 2147483647
// 
// CSI2_DEVICE_IPI4_PLD_FIFO_PTP_RAM_AWIDTH: 
// Address bus width in the IPI4 payload FIFO with PTP RAM
`define CSI2_DEVICE_IPI4_PLD_PTP_SPRAM_AWIDTH 10


// Name:         CSI2_DEVICE_IDI_PLD_FIFO_PWIDTH
// Default:      2 ([<functionof> CSI2_DEVICE_USE_DPRAM 
//               CSI2_DEVICE_IDI_PLD_FIFO_AWIDTH CSI2_DEVICE_IDI_PLD_PTP_SPRAM_AWIDTH])
// Values:       -2147483648, ..., 2147483647
// 
// The parity width of address bus for the IDI payload FIFO
`define CSI2_DEVICE_IDI_PLD_FIFO_PWIDTH 2


// Name:         CSI2_DEVICE_IPI_PLD_FIFO_PWIDTH
// Default:      2 ([<functionof> CSI2_DEVICE_USE_DPRAM 
//               CSI2_DEVICE_IPI_PLD_FIFO_AWIDTH CSI2_DEVICE_IPI_PLD_PTP_SPRAM_AWIDTH])
// Values:       -2147483648, ..., 2147483647
// 
// The parity width of address bus for the IPI payload FIFO
`define CSI2_DEVICE_IPI_PLD_FIFO_PWIDTH 2


// Name:         CSI2_DEVICE_IPI2_PLD_FIFO_PWIDTH
// Default:      2 ([<functionof> CSI2_DEVICE_USE_DPRAM 
//               CSI2_DEVICE_IPI2_PLD_FIFO_AWIDTH CSI2_DEVICE_IPI2_PLD_PTP_SPRAM_AWIDTH])
// Values:       -2147483648, ..., 2147483647
// 
// The parity width of address bus for the IPI2 payload FIFO
`define CSI2_DEVICE_IPI2_PLD_FIFO_PWIDTH 2


// Name:         CSI2_DEVICE_IPI3_PLD_FIFO_PWIDTH
// Default:      2 ([<functionof> CSI2_DEVICE_USE_DPRAM 
//               CSI2_DEVICE_IPI3_PLD_FIFO_AWIDTH CSI2_DEVICE_IPI3_PLD_PTP_SPRAM_AWIDTH])
// Values:       -2147483648, ..., 2147483647
// 
// The parity width of address bus for the IPI3 payload FIFO
`define CSI2_DEVICE_IPI3_PLD_FIFO_PWIDTH 2


// Name:         CSI2_DEVICE_IPI4_PLD_FIFO_PWIDTH
// Default:      2 ([<functionof> CSI2_DEVICE_USE_DPRAM 
//               CSI2_DEVICE_IPI4_PLD_FIFO_AWIDTH CSI2_DEVICE_IPI4_PLD_PTP_SPRAM_AWIDTH])
// Values:       -2147483648, ..., 2147483647
// 
// The parity width of address bus for the IPI4 payload FIFO
`define CSI2_DEVICE_IPI4_PLD_FIFO_PWIDTH 2


// Name:         SS_CORE_REG_START_OFFSET
// Default:      32
// Values:       -2147483648, ..., 2147483647
// 
// Indicates the Core register start offset.
`define SS_CORE_REG_START_OFFSET 32


// Name:         SS_CORE_REG_DEPTH
// Default:      47
// Values:       -2147483648, ..., 2147483647
// 
// Indicates the Core register depth.
`define SS_CORE_REG_DEPTH 47


// Name:         SLAVE_INTERFACE_TYPE
// Default:      2
// Values:       -2147483648, ..., 2147483647
// 
// Selects the Safety Slave Register Interface type as APB4.
`define SLAVE_INTERFACE_TYPE 2


// Name:         DWC_BCM_ATV_ERR_RPT
// Default:      1 (CSI2_DEVICE_AP==1)
// Values:       0, 1
// 
// BCM TRMV mechanism error reporting
`define DWC_BCM_ATV_ERR_RPT

//Revision: $Id: APP_device_cc_constants.vh 2 2023/12/07 03:56:54 GMT qiupeng Exp $

---_FILE_END_---
---_PATH_START_---as6d_app_idi_validity_check_lane.v---_PATH_END_---
module as6d_app_idi_validity_check_lane(/*AUTOARG*/
   // Outputs
   out_idi_tunnel_mode_en, out_idi_header_en, out_idi_data_type,
   out_idi_word_count, out_idi_virtual_channel, out_idi_data,
   out_idi_data_en, out_idi_byte_en,
   // Inputs
   clk, rst_n, validity_check_en, in_idi_tunnel_mode_en,
   in_idi_header_en, in_idi_data_type, in_idi_word_count,
   in_idi_virtual_channel, in_idi_data, in_idi_data_en,
   in_idi_byte_en
   );

    input                                                       clk;
    input                                                       rst_n;
    input                                                       validity_check_en;
    input                                                       in_idi_tunnel_mode_en;
    input                                                       in_idi_header_en;
    input     [ 5:0]                                            in_idi_data_type;
    input     [15:0]                                            in_idi_word_count;
    input     [ 3:0]                                            in_idi_virtual_channel;
    input     [63:0]                                            in_idi_data;
    input                                                       in_idi_data_en;
    input     [ 2:0]                                            in_idi_byte_en;

    output                                                      out_idi_tunnel_mode_en;
    output                                                      out_idi_header_en;
    output    [ 5:0]                                            out_idi_data_type;
    output    [15:0]                                            out_idi_word_count;
    output    [ 3:0]                                            out_idi_virtual_channel;
    output    [63:0]                                            out_idi_data;
    output                                                      out_idi_data_en;
    output    [ 2:0]                                            out_idi_byte_en;
    
    localparam   SILENT               = 4'd0;
    localparam   IDLE                 = 4'd1;
    localparam   LONG_PKT             = 4'd2;
    localparam   SHROT_PKT_HEADER     = 4'd3;
    localparam   SHROT_PKT_HEADER_DN  = 4'd4;

    reg                                                         idi_tunnel_mode_en_d1;
    reg                                                         idi_header_en_d1;
    reg       [ 5:0]                                            idi_data_type_d1;
    reg       [15:0]                                            idi_word_count_d1;
    reg       [ 3:0]                                            idi_virtual_channel_d1;
    reg       [63:0]                                            idi_data_d1;
    reg                                                         idi_data_en_d1;
    reg       [ 2:0]                                            idi_byte_en_d1;
    wire                                                        idi_header_en;
    wire                                                        idi_data_en;
    wire      [ 5:0]                                            idi_data_type;
    reg                                                         out_idi_tunnel_mode_en;
    reg                                                         out_idi_header_en;
    reg       [ 5:0]                                            out_idi_data_type;
    reg       [15:0]                                            out_idi_word_count;
    reg       [ 3:0]                                            out_idi_virtual_channel;
    reg       [63:0]                                            out_idi_data;
    reg                                                         out_idi_data_en;
    reg       [ 2:0]                                            out_idi_byte_en;
    reg                                                         out_idi_pkt_crc_en;
    reg       [31:0]                                            out_idi_pkt_crc;
    
    wire                                                        long_pkt_header_en;
    wire                                                        long_pkt_data_en;
    wire                                                        short_pkt_header_en;
    wire                                                        header_dn;

    assign  idi_header_en      = in_idi_header_en;
    assign  idi_data_en        = in_idi_data_en;
    assign  idi_data_type      = in_idi_data_type;

    assign  long_pkt_header_en  =  ~idi_header_en_d1 & idi_header_en & ~idi_data_en & (|idi_data_type[5:2]);
    assign  long_pkt_data_en    =  idi_header_en &  idi_data_en ;
    assign  short_pkt_header_en =  ~idi_header_en_d1 & idi_header_en & ~idi_data_en & (~|idi_data_type[5:2]);
    assign  header_dn           =  idi_header_en_d1 & ~idi_header_en;

    always@(posedge clk or negedge rst_n)begin
        if(~rst_n)begin
            idi_header_en_d1 <= 1'd0;
        end
        else begin
            idi_header_en_d1 <= idi_header_en;
        end
    end

    reg [3:0]   current_state;
    reg [3:0]   next_state;

    always@(posedge clk or negedge rst_n)begin
        if(~rst_n)
            current_state <= 4'd0;
        else
            current_state <= next_state;
    end

    always@(*)begin
        case(current_state)
            SILENT:begin
                if(validity_check_en) next_state = IDLE;
                else next_state = SILENT;
            end
            IDLE:begin
                if(validity_check_en)begin
                    if(long_pkt_header_en) next_state = LONG_PKT;
                    else if(short_pkt_header_en) next_state = SHROT_PKT_HEADER;
                    else next_state = IDLE;
                end
                else  next_state = SILENT;
            end
            LONG_PKT:begin
                if(validity_check_en)begin
                    if(header_dn) next_state = IDLE;
                    else next_state = LONG_PKT;
                end
                else  next_state = SILENT;
            end
            SHROT_PKT_HEADER:begin
                if(validity_check_en)begin
                    if(~idi_header_en) next_state = SHROT_PKT_HEADER_DN;
                    else next_state = IDLE;
                end
                else  next_state = SILENT;
            end
            SHROT_PKT_HEADER_DN:begin
                if(validity_check_en)begin
                    if(long_pkt_header_en) next_state = LONG_PKT;
                    else if(short_pkt_header_en) next_state = SHROT_PKT_HEADER;
                    else next_state = IDLE;
                end
                else  next_state = SILENT;
            end
            default:next_state = SILENT;
        endcase
    end

    always@(posedge clk or negedge rst_n)begin
        if(~rst_n)begin
            idi_tunnel_mode_en_d1  <=  1'd0;
            idi_data_type_d1       <=  6'd0;
            idi_word_count_d1      <= 16'd0;
            idi_virtual_channel_d1 <=  4'd0; 
            idi_data_d1            <= 64'd0;
            idi_data_en_d1         <=  1'd0;
            idi_byte_en_d1         <=  3'd0;
        end
        else begin
            idi_tunnel_mode_en_d1  <= in_idi_tunnel_mode_en;
            idi_data_type_d1       <= in_idi_data_type;
            idi_word_count_d1      <= in_idi_word_count;
            idi_virtual_channel_d1 <= in_idi_virtual_channel;
            idi_data_d1            <= in_idi_data;
            idi_data_en_d1         <= in_idi_data_en;
            idi_byte_en_d1         <= in_idi_byte_en;
        end
    end

    always@(*)begin
        if(current_state == SILENT)begin
            out_idi_tunnel_mode_en  = idi_tunnel_mode_en_d1;
            out_idi_header_en       = idi_header_en_d1;
            out_idi_data_type       = idi_data_type_d1;     
            out_idi_word_count      = idi_word_count_d1;    
            out_idi_virtual_channel = idi_virtual_channel_d1;
            out_idi_data            = idi_data_d1;
            out_idi_data_en         = idi_data_en_d1;
            out_idi_byte_en         = idi_byte_en_d1;       
        end
        else if(current_state == LONG_PKT) begin
            out_idi_tunnel_mode_en  = idi_tunnel_mode_en_d1;
            out_idi_header_en       = idi_header_en_d1;
            out_idi_data_type       = idi_data_type_d1;     
            out_idi_word_count      = idi_word_count_d1;    
            out_idi_virtual_channel = idi_virtual_channel_d1;
            out_idi_data            = idi_data_d1;
            out_idi_data_en         = idi_data_en_d1;
            out_idi_byte_en         = idi_byte_en_d1;       
        end
        else if((current_state == SHROT_PKT_HEADER)&&(next_state == SHROT_PKT_HEADER_DN)) begin
            out_idi_tunnel_mode_en  = idi_tunnel_mode_en_d1;
            out_idi_header_en       = idi_header_en_d1;
            out_idi_data_type       = idi_data_type_d1;     
            out_idi_word_count      = idi_word_count_d1;    
            out_idi_virtual_channel = idi_virtual_channel_d1;
            out_idi_data            = idi_data_d1;
            out_idi_data_en         = idi_data_en_d1;
            out_idi_byte_en         = idi_byte_en_d1;       
        end
        else begin
            out_idi_tunnel_mode_en  =  1'd0;
            out_idi_header_en       =  1'd0;
            out_idi_data_type       =  6'd0;
            out_idi_word_count      = 16'd0;
            out_idi_virtual_channel =  4'd0; 
            out_idi_data            = 64'd0;
            out_idi_data_en         =  1'd0;
            out_idi_byte_en         =  3'd0;
        end
    end


endmodule

---_FILE_END_---
---_PATH_START_---as6d_app_data_post.v---_PATH_END_---
`include "as6d_app_all_includes.vh"
module as6d_app_data_post #(
	parameter	VIDEO_DATA_SIZE		= 136
)(
	aggre_clk			,
	aggre_clk_rst_n		,
	in_video_data_vld	,
	in_video_data		,
	master_pipe			,
	aggre_mode			,
	pipe0_concat_en		,
	pipe1_concat_en		,
	pipe2_concat_en		,
	pipe3_concat_en		,
	pipe0_aggre_en		,
	pipe1_aggre_en		,
	pipe2_aggre_en		,
	pipe3_aggre_en		,
	fse_filter			,
	out_video_data_vld	,
	out_video_data		


);
input							aggre_clk			;
input							aggre_clk_rst_n		;
input							fse_filter			;
input							in_video_data_vld	;
input	[VIDEO_DATA_SIZE-1:0]	in_video_data		;
input	[1:0]					master_pipe			;
input	[1:0]					aggre_mode			;
input							pipe0_concat_en		;
input							pipe1_concat_en		;
input							pipe2_concat_en		;
input							pipe3_concat_en		;
input							pipe0_aggre_en		;
input							pipe1_aggre_en		;
input							pipe2_aggre_en		;
input							pipe3_aggre_en		;
output							out_video_data_vld	;
output	[VIDEO_DATA_SIZE-1:0]	out_video_data		;

app_header	idi_app_header	;
app_data    idi_app_data	;

reg	[VIDEO_DATA_SIZE-1:0]	video_data		;
reg							video_data_vld	;
integer i ;

assign idi_app_header.data_flag			= video_data[135];
assign idi_app_header.short_flag		= video_data[134];
assign idi_app_header.footer_flag		= video_data[133];
assign idi_app_header.header_flag		= video_data[132];
assign idi_app_header.rsv				= video_data[131:48];
assign idi_app_header.parity			= video_data[47:27];
assign idi_app_header.word_count		= video_data[26:11];
assign idi_app_header.data_type			= video_data[10:5];
assign idi_app_header.virtual_channel	= video_data[4:0];
                                                
assign idi_app_data.data_flag			= video_data[135];
assign idi_app_data.short_flag			= video_data[134];
assign idi_app_data.footer_flag			= video_data[133];
assign idi_app_data.header_flag			= video_data[132];
assign idi_app_data.byte_en				= video_data[131:128];
assign idi_app_data.csi_data			= video_data[127:0];

wire		sp_fs		;
wire		sp_fe		;
wire		sp_ls		;
wire		sp_le		;
assign	sp_fs = (idi_app_header.short_flag) && (idi_app_header.data_type==`CSI_FRAME_START);
assign	sp_fe = (idi_app_header.short_flag) && (idi_app_header.data_type==`CSI_FRAME_END);
assign	sp_ls = (idi_app_header.short_flag) && (idi_app_header.data_type==`CSI_LINE_START);
assign	sp_le = (idi_app_header.short_flag) && (idi_app_header.data_type==`CSI_LINE_END);

reg	[2:0] order_group [3:0];
always@(*)begin
	order_group[0] = {pipe0_concat_en,2'd0};
	order_group[1] = {pipe1_concat_en,2'd1};
	order_group[2] = {pipe2_concat_en,2'd2};
	order_group[3] = {pipe3_concat_en,2'd3};
end

reg [2:0] order_group_sf[3:0];
always@(*)begin
	case(master_pipe)
	2'd0:begin
		order_group_sf[0] = order_group[0];
		order_group_sf[1] = order_group[1];
		order_group_sf[2] = order_group[2];
		order_group_sf[3] = order_group[3];
	end
	2'd1:begin
		order_group_sf[0] = order_group[1];
		order_group_sf[1] = order_group[2];
		order_group_sf[2] = order_group[3];
		order_group_sf[3] = order_group[0];
	end
	2'd2:begin
		order_group_sf[0] = order_group[2];
		order_group_sf[1] = order_group[3];
		order_group_sf[2] = order_group[0];
		order_group_sf[3] = order_group[1];
	end
	2'd3:begin
		order_group_sf[0] = order_group[3];
		order_group_sf[1] = order_group[0];
		order_group_sf[2] = order_group[1];
		order_group_sf[3] = order_group[2];
	end
	endcase
end

wire [3:0] vld_group;
assign vld_group = {order_group_sf[3][2],order_group_sf[2][2],order_group_sf[1][2],order_group_sf[0][2]};

reg	[1:0]	vld_index			;
reg			flag				;
always@(*)begin
	vld_index = 2'd0	;
	flag = 1'd0			;
	for(i=3;(~flag)&(i>=0);i=i-1)begin: vld_index_bk
		if(vld_group[i])begin
			flag		= 1'd1	;
			vld_index	= i		;
		end
	end
end
wire [1:0] last_pipe ;
assign	last_pipe =	order_group_sf[vld_index][1:0];


wire							out_video_data_vld	;
wire	[VIDEO_DATA_SIZE-1:0]	out_video_data		;

reg								video_data_vld_d1	;
reg		[VIDEO_DATA_SIZE-1:0]	video_data_d1		;

assign	out_video_data_vld	=	video_data_vld_d1	;
assign	out_video_data		=	video_data_d1;
								
								
assign	video_data_vld		=	in_video_data_vld	;
assign	video_data			=	in_video_data		;	
								
								

//wire	pipe0_en;
//wire	pipe1_en;
//wire	pipe2_en;
//wire	pipe3_en;
//assign	pipe0_en	=	(aggre_mode==1) ? pipe0_concat_en : (aggre_mode==2) ? pipe0_aggre_en : 1'd0 ;
//assign	pipe1_en	=	(aggre_mode==1) ? pipe1_concat_en : (aggre_mode==2) ? pipe1_aggre_en : 1'd0 ;
//assign	pipe2_en	=	(aggre_mode==1) ? pipe2_concat_en : (aggre_mode==2) ? pipe2_aggre_en : 1'd0 ;
//assign	pipe3_en	=	(aggre_mode==1) ? pipe3_concat_en : (aggre_mode==2) ? pipe3_aggre_en : 1'd0 ;

//wire [3:0]	video_data_vld_en;
//assign video_data_vld_en = {in_video_data_vld3&pipe3_en,
//							in_video_data_vld2&pipe2_en,
//							in_video_data_vld1&pipe1_en,
//							in_video_data_vld0&pipe0_en};

//always@(*)begin
//	video_data_vld	= |video_data_vld_en;
//end
//
//always@(*)begin
//	case(video_data_vld_en)
//	4'd1:video_data		= in_video_data0; 
//	4'd2:video_data		= in_video_data1;
//	4'd4:video_data		= in_video_data2;
//	4'd8:video_data		= in_video_data3;
//	default:video_data	= {VIDEO_DATA_SIZE{1'd0}};
//	endcase
//end

wire [1:0] pipe_concat_num;
wire [2:0] pipe_concat_num_pre;
assign pipe_concat_num_pre = (pipe3_concat_en + pipe2_concat_en + pipe1_concat_en + pipe0_concat_en)	;
assign pipe_concat_num = pipe_concat_num_pre - 1'd1 ;



reg	[1:0]	fs_cnt;
reg [1:0]	fe_cnt;
always@(posedge aggre_clk or negedge aggre_clk_rst_n)begin
	if(~aggre_clk_rst_n)
		fs_cnt <=	2'd0	;
	else if(video_data_vld & (idi_app_header.data_type == `CSI_FRAME_START) & (idi_app_header.short_flag))
		fs_cnt <=	(fs_cnt == pipe_concat_num) ? 2'd0 : fs_cnt + 1'd1	;
end

always@(posedge aggre_clk or negedge aggre_clk_rst_n)begin
	if(~aggre_clk_rst_n)
		fe_cnt <=	2'd0	;
	else if(video_data_vld & (idi_app_header.data_type == `CSI_FRAME_END) & (idi_app_header.short_flag))
		fe_cnt <=	(fe_cnt == pipe_concat_num) ? 2'd0 : fe_cnt + 1'd1	;
end

wire fs_trans_en = ~(|fs_cnt)	;
wire fe_trans_en = (fe_cnt == pipe_concat_num) ;

always@(posedge aggre_clk or negedge aggre_clk_rst_n)begin
	if(~aggre_clk_rst_n)begin
		video_data_vld_d1	<=	1'd0	;
	end
	else if(video_data_vld & sp_fs & fse_filter)begin
		video_data_vld_d1 <= fs_trans_en ? 1'd1 : 1'd0	;
	end
	else if(video_data_vld & sp_fe & fse_filter)begin
		video_data_vld_d1 <= fe_trans_en ? 1'd1 : 1'd0	;
	end
	else if(video_data_vld)begin
		video_data_vld_d1 <= 1'd1	;
	end
	else begin
		video_data_vld_d1 <= 1'd0	;
	end
end


always@(posedge aggre_clk or negedge aggre_clk_rst_n)begin
	if(~aggre_clk_rst_n)begin
		video_data_d1	<= 	{VIDEO_DATA_SIZE{1'd0}};
	end
	else if(video_data_vld & sp_fs & fse_filter)begin
		video_data_d1	<= 	fs_trans_en ? video_data : {VIDEO_DATA_SIZE{1'd0}};
	end
	else if(video_data_vld & sp_fe & fse_filter)begin
		video_data_d1	<= 	fe_trans_en ? video_data : {VIDEO_DATA_SIZE{1'd0}};
	end
	else if(video_data_vld)begin
		video_data_d1	<= 	video_data;
	end
end

endmodule

---_FILE_END_---
---_PATH_START_---as6d_app.v---_PATH_END_---
`include "as6d_app_all_includes.vh"
`include "as6d_mep_all_includes.vh"
`include "APP_device_all_rtl_includes.vh"
module   as6d_app (/*AUTOARG*/
   // Outputs
   video_data_fwft_fifo_ecc_fault7, video_data_fwft_fifo_ecc_fault6,
   video_data_fwft_fifo_ecc_fault5, video_data_fwft_fifo_ecc_fault4,
   video_data_fwft_fifo_ecc_fault3, video_data_fwft_fifo_ecc_fault2,
   video_data_fwft_fifo_ecc_fault1, video_data_fwft_fifo_ecc_fault0,
   video_data_afifo_ecc_fault7, video_data_afifo_ecc_fault6,
   video_data_afifo_ecc_fault5, video_data_afifo_ecc_fault4,
   video_data_afifo_ecc_fault3, video_data_afifo_ecc_fault2,
   video_data_afifo_ecc_fault1, video_data_afifo_ecc_fault0,
   reg_rd_vprbs_rx_fail_app_route_lane7,
   reg_rd_vprbs_rx_fail_app_route_lane6,
   reg_rd_vprbs_rx_fail_app_route_lane5,
   reg_rd_vprbs_rx_fail_app_route_lane4,
   reg_rd_vprbs_rx_fail_app_route_lane3,
   reg_rd_vprbs_rx_fail_app_route_lane2,
   reg_rd_vprbs_rx_fail_app_route_lane1,
   reg_rd_vprbs_rx_fail_app_route_lane0,
   reg_rd_vprbs_rx_err_app_route_lane7,
   reg_rd_vprbs_rx_err_app_route_lane6,
   reg_rd_vprbs_rx_err_app_route_lane5,
   reg_rd_vprbs_rx_err_app_route_lane4,
   reg_rd_vprbs_rx_err_app_route_lane3,
   reg_rd_vprbs_rx_err_app_route_lane2,
   reg_rd_vprbs_rx_err_app_route_lane1,
   reg_rd_vprbs_rx_err_app_route_lane0,
   reg_rd_vprbs_rx_check_app_route_lane7,
   reg_rd_vprbs_rx_check_app_route_lane6,
   reg_rd_vprbs_rx_check_app_route_lane5,
   reg_rd_vprbs_rx_check_app_route_lane4,
   reg_rd_vprbs_rx_check_app_route_lane3,
   reg_rd_vprbs_rx_check_app_route_lane2,
   reg_rd_vprbs_rx_check_app_route_lane1,
   reg_rd_vprbs_rx_check_app_route_lane0,
   reg_rd_send_pkt_cnt_sp_ls_aggr3, reg_rd_send_pkt_cnt_sp_ls_aggr2,
   reg_rd_send_pkt_cnt_sp_ls_aggr1, reg_rd_send_pkt_cnt_sp_ls_aggr0,
   reg_rd_send_pkt_cnt_sp_le_aggr3, reg_rd_send_pkt_cnt_sp_le_aggr2,
   reg_rd_send_pkt_cnt_sp_le_aggr1, reg_rd_send_pkt_cnt_sp_le_aggr0,
   reg_rd_send_pkt_cnt_sp_fs_aggr3, reg_rd_send_pkt_cnt_sp_fs_aggr2,
   reg_rd_send_pkt_cnt_sp_fs_aggr1, reg_rd_send_pkt_cnt_sp_fs_aggr0,
   reg_rd_send_pkt_cnt_sp_fe_aggr3, reg_rd_send_pkt_cnt_sp_fe_aggr2,
   reg_rd_send_pkt_cnt_sp_fe_aggr1, reg_rd_send_pkt_cnt_sp_fe_aggr0,
   reg_rd_send_pkt_cnt_lp_ph_aggr3, reg_rd_send_pkt_cnt_lp_ph_aggr2,
   reg_rd_send_pkt_cnt_lp_ph_aggr1, reg_rd_send_pkt_cnt_lp_ph_aggr0,
   reg_rd_send_pkt_cnt_lp_pf_aggr3, reg_rd_send_pkt_cnt_lp_pf_aggr2,
   reg_rd_send_pkt_cnt_lp_pf_aggr1, reg_rd_send_pkt_cnt_lp_pf_aggr0,
   reg_rd_resv_pkt_cnt_sp_ls_pipe7, reg_rd_resv_pkt_cnt_sp_ls_pipe6,
   reg_rd_resv_pkt_cnt_sp_ls_pipe5, reg_rd_resv_pkt_cnt_sp_ls_pipe4,
   reg_rd_resv_pkt_cnt_sp_ls_pipe3, reg_rd_resv_pkt_cnt_sp_ls_pipe2,
   reg_rd_resv_pkt_cnt_sp_ls_pipe1, reg_rd_resv_pkt_cnt_sp_ls_pipe0,
   reg_rd_resv_pkt_cnt_sp_le_pipe7, reg_rd_resv_pkt_cnt_sp_le_pipe6,
   reg_rd_resv_pkt_cnt_sp_le_pipe5, reg_rd_resv_pkt_cnt_sp_le_pipe4,
   reg_rd_resv_pkt_cnt_sp_le_pipe3, reg_rd_resv_pkt_cnt_sp_le_pipe2,
   reg_rd_resv_pkt_cnt_sp_le_pipe1, reg_rd_resv_pkt_cnt_sp_le_pipe0,
   reg_rd_resv_pkt_cnt_sp_fs_pipe7, reg_rd_resv_pkt_cnt_sp_fs_pipe6,
   reg_rd_resv_pkt_cnt_sp_fs_pipe5, reg_rd_resv_pkt_cnt_sp_fs_pipe4,
   reg_rd_resv_pkt_cnt_sp_fs_pipe3, reg_rd_resv_pkt_cnt_sp_fs_pipe2,
   reg_rd_resv_pkt_cnt_sp_fs_pipe1, reg_rd_resv_pkt_cnt_sp_fs_pipe0,
   reg_rd_resv_pkt_cnt_sp_fe_pipe7, reg_rd_resv_pkt_cnt_sp_fe_pipe6,
   reg_rd_resv_pkt_cnt_sp_fe_pipe5, reg_rd_resv_pkt_cnt_sp_fe_pipe4,
   reg_rd_resv_pkt_cnt_sp_fe_pipe3, reg_rd_resv_pkt_cnt_sp_fe_pipe2,
   reg_rd_resv_pkt_cnt_sp_fe_pipe1, reg_rd_resv_pkt_cnt_sp_fe_pipe0,
   reg_rd_resv_pkt_cnt_lp_ph_pipe7, reg_rd_resv_pkt_cnt_lp_ph_pipe6,
   reg_rd_resv_pkt_cnt_lp_ph_pipe5, reg_rd_resv_pkt_cnt_lp_ph_pipe4,
   reg_rd_resv_pkt_cnt_lp_ph_pipe3, reg_rd_resv_pkt_cnt_lp_ph_pipe2,
   reg_rd_resv_pkt_cnt_lp_ph_pipe1, reg_rd_resv_pkt_cnt_lp_ph_pipe0,
   reg_rd_resv_pkt_cnt_lp_pf_pipe7, reg_rd_resv_pkt_cnt_lp_pf_pipe6,
   reg_rd_resv_pkt_cnt_lp_pf_pipe5, reg_rd_resv_pkt_cnt_lp_pf_pipe4,
   reg_rd_resv_pkt_cnt_lp_pf_pipe3, reg_rd_resv_pkt_cnt_lp_pf_pipe2,
   reg_rd_resv_pkt_cnt_lp_pf_pipe1, reg_rd_resv_pkt_cnt_lp_pf_pipe0,
   reg_rd_pipe_fifo_full, reg_rd_dig_test_bus,
   reg_rd_dbg_pkt_num_nonzero_threshold_err,
   reg_rd_dbg_pkt_num_nonzero_and_fifo_empty_threshold_err,
   reg_rd_app_full_cnt_sync_fifo_pipe7,
   reg_rd_app_full_cnt_sync_fifo_pipe6,
   reg_rd_app_full_cnt_sync_fifo_pipe5,
   reg_rd_app_full_cnt_sync_fifo_pipe4,
   reg_rd_app_full_cnt_sync_fifo_pipe3,
   reg_rd_app_full_cnt_sync_fifo_pipe2,
   reg_rd_app_full_cnt_sync_fifo_pipe1,
   reg_rd_app_full_cnt_sync_fifo_pipe0,
   reg_rd_app_full_cnt_async_fifo_pipe7,
   reg_rd_app_full_cnt_async_fifo_pipe6,
   reg_rd_app_full_cnt_async_fifo_pipe5,
   reg_rd_app_full_cnt_async_fifo_pipe4,
   reg_rd_app_full_cnt_async_fifo_pipe3,
   reg_rd_app_full_cnt_async_fifo_pipe2,
   reg_rd_app_full_cnt_async_fifo_pipe1,
   reg_rd_app_full_cnt_async_fifo_pipe0, app_async_rst_req,
   app_aggr_idi_crc_err_int3, app_aggr_idi_crc_err_int2,
   app_aggr_idi_crc_err_int1, app_aggr_idi_crc_err_int0,
   aggr3_idi_word_count, aggr3_idi_virtual_channel_x,
   aggr3_idi_virtual_channel, aggr3_idi_tunnel_mode_en,
   aggr3_idi_header_en, aggr3_idi_data_type, aggr3_idi_data_parity,
   aggr3_idi_data_en, aggr3_idi_data, aggr3_idi_byte_en,
   aggr2_idi_word_count, aggr2_idi_virtual_channel_x,
   aggr2_idi_virtual_channel, aggr2_idi_tunnel_mode_en,
   aggr2_idi_header_en, aggr2_idi_data_type, aggr2_idi_data_parity,
   aggr2_idi_data_en, aggr2_idi_data, aggr2_idi_byte_en,
   aggr1_idi_word_count, aggr1_idi_virtual_channel_x,
   aggr1_idi_virtual_channel, aggr1_idi_tunnel_mode_en,
   aggr1_idi_header_en, aggr1_idi_data_type, aggr1_idi_data_parity,
   aggr1_idi_data_en, aggr1_idi_data, aggr1_idi_byte_en,
   aggr0_idi_word_count, aggr0_idi_virtual_channel_x,
   aggr0_idi_virtual_channel, aggr0_idi_tunnel_mode_en,
   aggr0_idi_header_en, aggr0_idi_data_type, aggr0_idi_data_parity,
   aggr0_idi_data_en, aggr0_idi_data, aggr0_idi_byte_en,
   PIN_DIG_TEST_BUS, to_clkgen_fifo_wrclk_sel0,
   to_clkgen_fifo_wrclk_sel1, to_clkgen_fifo_wrclk_sel2,
   to_clkgen_fifo_wrclk_sel3, to_clkgen_fifo_wrclk_sel4,
   to_clkgen_fifo_wrclk_sel5, to_clkgen_fifo_wrclk_sel6,
   to_clkgen_fifo_wrclk_sel7, to_clkgen_fifo_rdclk_sel0,
   to_clkgen_fifo_rdclk_sel1, to_clkgen_fifo_rdclk_sel2,
   to_clkgen_fifo_rdclk_sel3, to_clkgen_fifo_rdclk_sel4,
   to_clkgen_fifo_rdclk_sel5, to_clkgen_fifo_rdclk_sel6,
   to_clkgen_fifo_rdclk_sel7, reg_rd_video_lock0, reg_rd_video_lock1,
   reg_rd_video_lock2, reg_rd_video_lock3, reg_rd_video_lock4,
   reg_rd_video_lock5, reg_rd_video_lock6, reg_rd_video_lock7,
   reg_rd_video_loss0, reg_rd_video_loss1, reg_rd_video_loss2,
   reg_rd_video_loss3, reg_rd_video_loss4, reg_rd_video_loss5,
   reg_rd_video_loss6, reg_rd_video_loss7, video_loss0, video_loss1,
   video_loss2, video_loss3, video_loss4, video_loss5, video_loss6,
   video_loss7, reg_rd_fifo_rd_ctrl_cs0, reg_rd_fifo_rd_ctrl_cs1,
   reg_rd_fifo_rd_ctrl_cs2, reg_rd_fifo_rd_ctrl_cs3,
   reg_rd_fifo_rd_ctrl_cs4, reg_rd_fifo_rd_ctrl_cs5,
   reg_rd_fifo_rd_ctrl_cs6, reg_rd_fifo_rd_ctrl_cs7,
   reg_rd_fs_detect_pipe0, reg_rd_fs_detect_pipe1,
   reg_rd_fs_detect_pipe2, reg_rd_fs_detect_pipe3,
   reg_rd_fs_detect_pipe4, reg_rd_fs_detect_pipe5,
   reg_rd_fs_detect_pipe6, reg_rd_fs_detect_pipe7,
   reg_rd_fs_cnt_pipe0, reg_rd_fs_cnt_pipe1, reg_rd_fs_cnt_pipe2,
   reg_rd_fs_cnt_pipe3, reg_rd_fs_cnt_pipe4, reg_rd_fs_cnt_pipe5,
   reg_rd_fs_cnt_pipe6, reg_rd_fs_cnt_pipe7,
   reg_rd_cnt_line_end_rd_side0, reg_rd_cnt_line_end_rd_side1,
   reg_rd_cnt_line_end_rd_side2, reg_rd_cnt_line_end_rd_side3,
   reg_rd_cnt_line_end_rd_side4, reg_rd_cnt_line_end_rd_side5,
   reg_rd_cnt_line_end_rd_side6, reg_rd_cnt_line_end_rd_side7,
   reg_rd_sch0_cs, reg_rd_sch1_cs, reg_rd_sch2_cs, reg_rd_sch3_cs,
   reg_rd_sch2post_video_data_vld0, reg_rd_sch2post_video_data_vld1,
   reg_rd_sch2post_video_data_vld2, reg_rd_sch2post_video_data_vld3,
   reg_rd_pipe2sch_video_data_vld0, reg_rd_pipe2sch_video_data_vld1,
   reg_rd_pipe2sch_video_data_vld2, reg_rd_pipe2sch_video_data_vld3,
   reg_rd_pipe2sch_video_data_vld4, reg_rd_pipe2sch_video_data_vld5,
   reg_rd_pipe2sch_video_data_vld6, reg_rd_pipe2sch_video_data_vld7,
   reg_rd_pipe0_dispatched_cnt_ready_for_sch,
   reg_rd_pipe1_dispatched_cnt_ready_for_sch,
   reg_rd_pipe2_dispatched_cnt_ready_for_sch,
   reg_rd_pipe3_dispatched_cnt_ready_for_sch,
   reg_rd_pipe4_dispatched_cnt_ready_for_sch,
   reg_rd_pipe5_dispatched_cnt_ready_for_sch,
   reg_rd_pipe6_dispatched_cnt_ready_for_sch,
   reg_rd_pipe7_dispatched_cnt_ready_for_sch,
   video_data_afifo_mem_double_err0, video_data_afifo_mem_double_err1,
   video_data_afifo_mem_double_err2, video_data_afifo_mem_double_err3,
   video_data_afifo_mem_double_err4, video_data_afifo_mem_double_err5,
   video_data_afifo_mem_double_err6, video_data_afifo_mem_double_err7,
   video_data_afifo_mem_single_err0, video_data_afifo_mem_single_err1,
   video_data_afifo_mem_single_err2, video_data_afifo_mem_single_err3,
   video_data_afifo_mem_single_err4, video_data_afifo_mem_single_err5,
   video_data_afifo_mem_single_err6, video_data_afifo_mem_single_err7,
   video_data_afifo_ovf_int0, video_data_afifo_ovf_int1,
   video_data_afifo_ovf_int2, video_data_afifo_ovf_int3,
   video_data_afifo_ovf_int4, video_data_afifo_ovf_int5,
   video_data_afifo_ovf_int6, video_data_afifo_ovf_int7,
   video_data_fwft_fifo_mem_double_err0,
   video_data_fwft_fifo_mem_double_err1,
   video_data_fwft_fifo_mem_double_err2,
   video_data_fwft_fifo_mem_double_err3,
   video_data_fwft_fifo_mem_double_err4,
   video_data_fwft_fifo_mem_double_err5,
   video_data_fwft_fifo_mem_double_err6,
   video_data_fwft_fifo_mem_double_err7,
   video_data_fwft_fifo_mem_single_err0,
   video_data_fwft_fifo_mem_single_err1,
   video_data_fwft_fifo_mem_single_err2,
   video_data_fwft_fifo_mem_single_err3,
   video_data_fwft_fifo_mem_single_err4,
   video_data_fwft_fifo_mem_single_err5,
   video_data_fwft_fifo_mem_single_err6,
   video_data_fwft_fifo_mem_single_err7,
   video_data_fwft_fifo_ovf_int0, video_data_fwft_fifo_ovf_int1,
   video_data_fwft_fifo_ovf_int2, video_data_fwft_fifo_ovf_int3,
   video_data_fwft_fifo_ovf_int4, video_data_fwft_fifo_ovf_int5,
   video_data_fwft_fifo_ovf_int6, video_data_fwft_fifo_ovf_int7,
   lcrc_err0, lcrc_err1, lcrc_err2, lcrc_err3, lcrc_err4, lcrc_err5,
   lcrc_err6, lcrc_err7, vprbs_rx_fail_app_route_int0,
   vprbs_rx_fail_app_route_int1, vprbs_rx_fail_app_route_int2,
   vprbs_rx_fail_app_route_int3, vprbs_rx_fail_app_route_int4,
   vprbs_rx_fail_app_route_int5, vprbs_rx_fail_app_route_int6,
   vprbs_rx_fail_app_route_int7, sch_data_type_align_fail_int0,
   sch_data_type_align_fail_int1, sch_data_type_align_fail_int2,
   sch_data_type_align_fail_int3,
   // Inputs
   treed_reg_bank_clk_reset_n, treed_reg_bank_clk,
   reg_vprbs_tx_pat_reset_app_route_lane7,
   reg_vprbs_tx_pat_reset_app_route_lane6,
   reg_vprbs_tx_pat_reset_app_route_lane5,
   reg_vprbs_tx_pat_reset_app_route_lane4,
   reg_vprbs_tx_pat_reset_app_route_lane3,
   reg_vprbs_tx_pat_reset_app_route_lane2,
   reg_vprbs_tx_pat_reset_app_route_lane1,
   reg_vprbs_tx_pat_reset_app_route_lane0,
   reg_vprbs_tx_order_app_route_lane7,
   reg_vprbs_tx_order_app_route_lane6,
   reg_vprbs_tx_order_app_route_lane5,
   reg_vprbs_tx_order_app_route_lane4,
   reg_vprbs_tx_order_app_route_lane3,
   reg_vprbs_tx_order_app_route_lane2,
   reg_vprbs_tx_order_app_route_lane1,
   reg_vprbs_tx_order_app_route_lane0,
   reg_vprbs_tx_mode_app_route_lane7,
   reg_vprbs_tx_mode_app_route_lane6,
   reg_vprbs_tx_mode_app_route_lane5,
   reg_vprbs_tx_mode_app_route_lane4,
   reg_vprbs_tx_mode_app_route_lane3,
   reg_vprbs_tx_mode_app_route_lane2,
   reg_vprbs_tx_mode_app_route_lane1,
   reg_vprbs_tx_mode_app_route_lane0,
   reg_vprbs_tx_idi_driver_word_count_app_route_lane7,
   reg_vprbs_tx_idi_driver_word_count_app_route_lane6,
   reg_vprbs_tx_idi_driver_word_count_app_route_lane5,
   reg_vprbs_tx_idi_driver_word_count_app_route_lane4,
   reg_vprbs_tx_idi_driver_word_count_app_route_lane3,
   reg_vprbs_tx_idi_driver_word_count_app_route_lane2,
   reg_vprbs_tx_idi_driver_word_count_app_route_lane1,
   reg_vprbs_tx_idi_driver_word_count_app_route_lane0,
   reg_vprbs_tx_idi_driver_virtual_channel_app_route_lane7,
   reg_vprbs_tx_idi_driver_virtual_channel_app_route_lane6,
   reg_vprbs_tx_idi_driver_virtual_channel_app_route_lane5,
   reg_vprbs_tx_idi_driver_virtual_channel_app_route_lane4,
   reg_vprbs_tx_idi_driver_virtual_channel_app_route_lane3,
   reg_vprbs_tx_idi_driver_virtual_channel_app_route_lane2,
   reg_vprbs_tx_idi_driver_virtual_channel_app_route_lane1,
   reg_vprbs_tx_idi_driver_virtual_channel_app_route_lane0,
   reg_vprbs_tx_idi_driver_total_interval_app_route_lane7,
   reg_vprbs_tx_idi_driver_total_interval_app_route_lane6,
   reg_vprbs_tx_idi_driver_total_interval_app_route_lane5,
   reg_vprbs_tx_idi_driver_total_interval_app_route_lane4,
   reg_vprbs_tx_idi_driver_total_interval_app_route_lane3,
   reg_vprbs_tx_idi_driver_total_interval_app_route_lane2,
   reg_vprbs_tx_idi_driver_total_interval_app_route_lane1,
   reg_vprbs_tx_idi_driver_total_interval_app_route_lane0,
   reg_vprbs_tx_idi_driver_pkt_interval_app_route_lane7,
   reg_vprbs_tx_idi_driver_pkt_interval_app_route_lane6,
   reg_vprbs_tx_idi_driver_pkt_interval_app_route_lane5,
   reg_vprbs_tx_idi_driver_pkt_interval_app_route_lane4,
   reg_vprbs_tx_idi_driver_pkt_interval_app_route_lane3,
   reg_vprbs_tx_idi_driver_pkt_interval_app_route_lane2,
   reg_vprbs_tx_idi_driver_pkt_interval_app_route_lane1,
   reg_vprbs_tx_idi_driver_pkt_interval_app_route_lane0,
   reg_vprbs_tx_idi_driver_data_type_app_route_lane7,
   reg_vprbs_tx_idi_driver_data_type_app_route_lane6,
   reg_vprbs_tx_idi_driver_data_type_app_route_lane5,
   reg_vprbs_tx_idi_driver_data_type_app_route_lane4,
   reg_vprbs_tx_idi_driver_data_type_app_route_lane3,
   reg_vprbs_tx_idi_driver_data_type_app_route_lane2,
   reg_vprbs_tx_idi_driver_data_type_app_route_lane1,
   reg_vprbs_tx_idi_driver_data_type_app_route_lane0,
   reg_vprbs_tx_gen_en_app_route_lane7,
   reg_vprbs_tx_gen_en_app_route_lane6,
   reg_vprbs_tx_gen_en_app_route_lane5,
   reg_vprbs_tx_gen_en_app_route_lane4,
   reg_vprbs_tx_gen_en_app_route_lane3,
   reg_vprbs_tx_gen_en_app_route_lane2,
   reg_vprbs_tx_gen_en_app_route_lane1,
   reg_vprbs_tx_gen_en_app_route_lane0,
   reg_vprbs_tx_err_inject_intv_time_app_route_lane7,
   reg_vprbs_tx_err_inject_intv_time_app_route_lane6,
   reg_vprbs_tx_err_inject_intv_time_app_route_lane5,
   reg_vprbs_tx_err_inject_intv_time_app_route_lane4,
   reg_vprbs_tx_err_inject_intv_time_app_route_lane3,
   reg_vprbs_tx_err_inject_intv_time_app_route_lane2,
   reg_vprbs_tx_err_inject_intv_time_app_route_lane1,
   reg_vprbs_tx_err_inject_intv_time_app_route_lane0,
   reg_vprbs_tx_err_inject_intv_num_app_route_lane7,
   reg_vprbs_tx_err_inject_intv_num_app_route_lane6,
   reg_vprbs_tx_err_inject_intv_num_app_route_lane5,
   reg_vprbs_tx_err_inject_intv_num_app_route_lane4,
   reg_vprbs_tx_err_inject_intv_num_app_route_lane3,
   reg_vprbs_tx_err_inject_intv_num_app_route_lane2,
   reg_vprbs_tx_err_inject_intv_num_app_route_lane1,
   reg_vprbs_tx_err_inject_intv_num_app_route_lane0,
   reg_vprbs_tx_err_inject_en_app_route_lane7,
   reg_vprbs_tx_err_inject_en_app_route_lane6,
   reg_vprbs_tx_err_inject_en_app_route_lane5,
   reg_vprbs_tx_err_inject_en_app_route_lane4,
   reg_vprbs_tx_err_inject_en_app_route_lane3,
   reg_vprbs_tx_err_inject_en_app_route_lane2,
   reg_vprbs_tx_err_inject_en_app_route_lane1,
   reg_vprbs_tx_err_inject_en_app_route_lane0,
   reg_vprbs_rx_uncheck_tolerance_app_route_lane7,
   reg_vprbs_rx_uncheck_tolerance_app_route_lane6,
   reg_vprbs_rx_uncheck_tolerance_app_route_lane5,
   reg_vprbs_rx_uncheck_tolerance_app_route_lane4,
   reg_vprbs_rx_uncheck_tolerance_app_route_lane3,
   reg_vprbs_rx_uncheck_tolerance_app_route_lane2,
   reg_vprbs_rx_uncheck_tolerance_app_route_lane1,
   reg_vprbs_rx_uncheck_tolerance_app_route_lane0,
   reg_vprbs_rx_order_app_route_lane7,
   reg_vprbs_rx_order_app_route_lane6,
   reg_vprbs_rx_order_app_route_lane5,
   reg_vprbs_rx_order_app_route_lane4,
   reg_vprbs_rx_order_app_route_lane3,
   reg_vprbs_rx_order_app_route_lane2,
   reg_vprbs_rx_order_app_route_lane1,
   reg_vprbs_rx_order_app_route_lane0,
   reg_vprbs_rx_mode_app_route_lane7,
   reg_vprbs_rx_mode_app_route_lane6,
   reg_vprbs_rx_mode_app_route_lane5,
   reg_vprbs_rx_mode_app_route_lane4,
   reg_vprbs_rx_mode_app_route_lane3,
   reg_vprbs_rx_mode_app_route_lane2,
   reg_vprbs_rx_mode_app_route_lane1,
   reg_vprbs_rx_mode_app_route_lane0,
   reg_vprbs_rx_locked_match_cnt_app_route_lane7,
   reg_vprbs_rx_locked_match_cnt_app_route_lane6,
   reg_vprbs_rx_locked_match_cnt_app_route_lane5,
   reg_vprbs_rx_locked_match_cnt_app_route_lane4,
   reg_vprbs_rx_locked_match_cnt_app_route_lane3,
   reg_vprbs_rx_locked_match_cnt_app_route_lane2,
   reg_vprbs_rx_locked_match_cnt_app_route_lane1,
   reg_vprbs_rx_locked_match_cnt_app_route_lane0,
   reg_vprbs_rx_lock_continue_app_route_lane7,
   reg_vprbs_rx_lock_continue_app_route_lane6,
   reg_vprbs_rx_lock_continue_app_route_lane5,
   reg_vprbs_rx_lock_continue_app_route_lane4,
   reg_vprbs_rx_lock_continue_app_route_lane3,
   reg_vprbs_rx_lock_continue_app_route_lane2,
   reg_vprbs_rx_lock_continue_app_route_lane1,
   reg_vprbs_rx_lock_continue_app_route_lane0,
   reg_vprbs_rx_load_app_route_lane7,
   reg_vprbs_rx_load_app_route_lane6,
   reg_vprbs_rx_load_app_route_lane5,
   reg_vprbs_rx_load_app_route_lane4,
   reg_vprbs_rx_load_app_route_lane3,
   reg_vprbs_rx_load_app_route_lane2,
   reg_vprbs_rx_load_app_route_lane1,
   reg_vprbs_rx_load_app_route_lane0,
   reg_vprbs_rx_err_clear_app_route_lane7,
   reg_vprbs_rx_err_clear_app_route_lane6,
   reg_vprbs_rx_err_clear_app_route_lane5,
   reg_vprbs_rx_err_clear_app_route_lane4,
   reg_vprbs_rx_err_clear_app_route_lane3,
   reg_vprbs_rx_err_clear_app_route_lane2,
   reg_vprbs_rx_err_clear_app_route_lane1,
   reg_vprbs_rx_err_clear_app_route_lane0,
   reg_vprbs_rx_chk_en_app_route_lane7,
   reg_vprbs_rx_chk_en_app_route_lane6,
   reg_vprbs_rx_chk_en_app_route_lane5,
   reg_vprbs_rx_chk_en_app_route_lane4,
   reg_vprbs_rx_chk_en_app_route_lane3,
   reg_vprbs_rx_chk_en_app_route_lane2,
   reg_vprbs_rx_chk_en_app_route_lane1,
   reg_vprbs_rx_chk_en_app_route_lane0,
   reg_vprbs_loopback_app_route_lane7,
   reg_vprbs_loopback_app_route_lane6,
   reg_vprbs_loopback_app_route_lane5,
   reg_vprbs_loopback_app_route_lane4,
   reg_vprbs_loopback_app_route_lane3,
   reg_vprbs_loopback_app_route_lane2,
   reg_vprbs_loopback_app_route_lane1,
   reg_vprbs_loopback_app_route_lane0, reg_video_pipe_en,
   reg_video_fifo_empty_depend_cnt_mux,
   reg_video_data_fwft_fifo_ovf_int_mask7,
   reg_video_data_fwft_fifo_ovf_int_mask6,
   reg_video_data_fwft_fifo_ovf_int_mask5,
   reg_video_data_fwft_fifo_ovf_int_mask4,
   reg_video_data_fwft_fifo_ovf_int_mask3,
   reg_video_data_fwft_fifo_ovf_int_mask2,
   reg_video_data_fwft_fifo_ovf_int_mask1,
   reg_video_data_fwft_fifo_ovf_int_mask0, reg_vc_selz_l_mep3,
   reg_vc_selz_l_mep2, reg_vc_selz_l_mep1, reg_vc_selz_l_mep0,
   reg_vc_selz_h_mep3, reg_vc_selz_h_mep2, reg_vc_selz_h_mep1,
   reg_vc_selz_h_mep0, reg_testbus_sel_swap, reg_testbus_sel_order1,
   reg_testbus_sel_order0, reg_testbus_sel_lo1, reg_testbus_sel_lo0,
   reg_testbus_sel_hi1, reg_testbus_sel_hi0,
   reg_testbus_hi8bsel_8bmode, reg_sram_lcrc_err_oen,
   reg_send_pkt_match_lp_dt_en_aggr3,
   reg_send_pkt_match_lp_dt_en_aggr2,
   reg_send_pkt_match_lp_dt_en_aggr1,
   reg_send_pkt_match_lp_dt_en_aggr0, reg_send_pkt_match_lp_dt_aggr3,
   reg_send_pkt_match_lp_dt_aggr2, reg_send_pkt_match_lp_dt_aggr1,
   reg_send_pkt_match_lp_dt_aggr0,
   reg_sch_data_type_align_fail_int_mask3,
   reg_sch_data_type_align_fail_int_mask2,
   reg_sch_data_type_align_fail_int_mask1,
   reg_sch_data_type_align_fail_int_mask0,
   reg_sch3_frame_sync_auto_change_pipe_wr_mode,
   reg_sch2_frame_sync_auto_change_pipe_wr_mode,
   reg_sch1_frame_sync_auto_change_pipe_wr_mode,
   reg_sch0_frame_sync_auto_change_pipe_wr_mode,
   reg_resv_pkt_match_lp_dt_pipe7, reg_resv_pkt_match_lp_dt_pipe6,
   reg_resv_pkt_match_lp_dt_pipe5, reg_resv_pkt_match_lp_dt_pipe4,
   reg_resv_pkt_match_lp_dt_pipe3, reg_resv_pkt_match_lp_dt_pipe2,
   reg_resv_pkt_match_lp_dt_pipe1, reg_resv_pkt_match_lp_dt_pipe0,
   reg_resv_pkt_match_lp_dt_en_pipe7,
   reg_resv_pkt_match_lp_dt_en_pipe6,
   reg_resv_pkt_match_lp_dt_en_pipe5,
   reg_resv_pkt_match_lp_dt_en_pipe4,
   reg_resv_pkt_match_lp_dt_en_pipe3,
   reg_resv_pkt_match_lp_dt_en_pipe2,
   reg_resv_pkt_match_lp_dt_en_pipe1,
   reg_resv_pkt_match_lp_dt_en_pipe0,
   reg_pipe_fifo_full_clear_last_four, reg_pipe_fifo_full_clear,
   reg_pipe7_wr_mode, reg_pipe7_map_en, reg_pipe7_map9_vc_source,
   reg_pipe7_map9_vc_dest, reg_pipe7_map9_dt_source,
   reg_pipe7_map9_dt_dest, reg_pipe7_map9_aggr_id,
   reg_pipe7_map8_vc_source, reg_pipe7_map8_vc_dest,
   reg_pipe7_map8_dt_source, reg_pipe7_map8_dt_dest,
   reg_pipe7_map8_aggr_id, reg_pipe7_map7_vc_source,
   reg_pipe7_map7_vc_dest, reg_pipe7_map7_dt_source,
   reg_pipe7_map7_dt_dest, reg_pipe7_map7_aggr_id,
   reg_pipe7_map6_vc_source, reg_pipe7_map6_vc_dest,
   reg_pipe7_map6_dt_source, reg_pipe7_map6_dt_dest,
   reg_pipe7_map6_aggr_id, reg_pipe7_map5_vc_source,
   reg_pipe7_map5_vc_dest, reg_pipe7_map5_dt_source,
   reg_pipe7_map5_dt_dest, reg_pipe7_map5_aggr_id,
   reg_pipe7_map4_vc_source, reg_pipe7_map4_vc_dest,
   reg_pipe7_map4_dt_source, reg_pipe7_map4_dt_dest,
   reg_pipe7_map4_aggr_id, reg_pipe7_map3_vc_source,
   reg_pipe7_map3_vc_dest, reg_pipe7_map3_dt_source,
   reg_pipe7_map3_dt_dest, reg_pipe7_map3_aggr_id,
   reg_pipe7_map2_vc_source, reg_pipe7_map2_vc_dest,
   reg_pipe7_map2_dt_source, reg_pipe7_map2_dt_dest,
   reg_pipe7_map2_aggr_id, reg_pipe7_map1_vc_source,
   reg_pipe7_map1_vc_dest, reg_pipe7_map1_dt_source,
   reg_pipe7_map1_dt_dest, reg_pipe7_map1_aggr_id,
   reg_pipe7_map15_vc_source, reg_pipe7_map15_vc_dest,
   reg_pipe7_map15_dt_source, reg_pipe7_map15_dt_dest,
   reg_pipe7_map15_aggr_id, reg_pipe7_map14_vc_source,
   reg_pipe7_map14_vc_dest, reg_pipe7_map14_dt_source,
   reg_pipe7_map14_dt_dest, reg_pipe7_map14_aggr_id,
   reg_pipe7_map13_vc_source, reg_pipe7_map13_vc_dest,
   reg_pipe7_map13_dt_source, reg_pipe7_map13_dt_dest,
   reg_pipe7_map13_aggr_id, reg_pipe7_map12_vc_source,
   reg_pipe7_map12_vc_dest, reg_pipe7_map12_dt_source,
   reg_pipe7_map12_dt_dest, reg_pipe7_map12_aggr_id,
   reg_pipe7_map11_vc_source, reg_pipe7_map11_vc_dest,
   reg_pipe7_map11_dt_source, reg_pipe7_map11_dt_dest,
   reg_pipe7_map11_aggr_id, reg_pipe7_map10_vc_source,
   reg_pipe7_map10_vc_dest, reg_pipe7_map10_dt_source,
   reg_pipe7_map10_dt_dest, reg_pipe7_map10_aggr_id,
   reg_pipe7_map0_vc_source, reg_pipe7_map0_vc_dest,
   reg_pipe7_map0_dt_source, reg_pipe7_map0_dt_dest,
   reg_pipe7_map0_aggr_id, reg_pipe7_drop_ls_le_pkt,
   reg_pipe6_wr_mode, reg_pipe6_map_en, reg_pipe6_map9_vc_source,
   reg_pipe6_map9_vc_dest, reg_pipe6_map9_dt_source,
   reg_pipe6_map9_dt_dest, reg_pipe6_map9_aggr_id,
   reg_pipe6_map8_vc_source, reg_pipe6_map8_vc_dest,
   reg_pipe6_map8_dt_source, reg_pipe6_map8_dt_dest,
   reg_pipe6_map8_aggr_id, reg_pipe6_map7_vc_source,
   reg_pipe6_map7_vc_dest, reg_pipe6_map7_dt_source,
   reg_pipe6_map7_dt_dest, reg_pipe6_map7_aggr_id,
   reg_pipe6_map6_vc_source, reg_pipe6_map6_vc_dest,
   reg_pipe6_map6_dt_source, reg_pipe6_map6_dt_dest,
   reg_pipe6_map6_aggr_id, reg_pipe6_map5_vc_source,
   reg_pipe6_map5_vc_dest, reg_pipe6_map5_dt_source,
   reg_pipe6_map5_dt_dest, reg_pipe6_map5_aggr_id,
   reg_pipe6_map4_vc_source, reg_pipe6_map4_vc_dest,
   reg_pipe6_map4_dt_source, reg_pipe6_map4_dt_dest,
   reg_pipe6_map4_aggr_id, reg_pipe6_map3_vc_source,
   reg_pipe6_map3_vc_dest, reg_pipe6_map3_dt_source,
   reg_pipe6_map3_dt_dest, reg_pipe6_map3_aggr_id,
   reg_pipe6_map2_vc_source, reg_pipe6_map2_vc_dest,
   reg_pipe6_map2_dt_source, reg_pipe6_map2_dt_dest,
   reg_pipe6_map2_aggr_id, reg_pipe6_map1_vc_source,
   reg_pipe6_map1_vc_dest, reg_pipe6_map1_dt_source,
   reg_pipe6_map1_dt_dest, reg_pipe6_map1_aggr_id,
   reg_pipe6_map15_vc_source, reg_pipe6_map15_vc_dest,
   reg_pipe6_map15_dt_source, reg_pipe6_map15_dt_dest,
   reg_pipe6_map15_aggr_id, reg_pipe6_map14_vc_source,
   reg_pipe6_map14_vc_dest, reg_pipe6_map14_dt_source,
   reg_pipe6_map14_dt_dest, reg_pipe6_map14_aggr_id,
   reg_pipe6_map13_vc_source, reg_pipe6_map13_vc_dest,
   reg_pipe6_map13_dt_source, reg_pipe6_map13_dt_dest,
   reg_pipe6_map13_aggr_id, reg_pipe6_map12_vc_source,
   reg_pipe6_map12_vc_dest, reg_pipe6_map12_dt_source,
   reg_pipe6_map12_dt_dest, reg_pipe6_map12_aggr_id,
   reg_pipe6_map11_vc_source, reg_pipe6_map11_vc_dest,
   reg_pipe6_map11_dt_source, reg_pipe6_map11_dt_dest,
   reg_pipe6_map11_aggr_id, reg_pipe6_map10_vc_source,
   reg_pipe6_map10_vc_dest, reg_pipe6_map10_dt_source,
   reg_pipe6_map10_dt_dest, reg_pipe6_map10_aggr_id,
   reg_pipe6_map0_vc_source, reg_pipe6_map0_vc_dest,
   reg_pipe6_map0_dt_source, reg_pipe6_map0_dt_dest,
   reg_pipe6_map0_aggr_id, reg_pipe6_drop_ls_le_pkt,
   reg_pipe5_wr_mode, reg_pipe5_map_en, reg_pipe5_map9_vc_source,
   reg_pipe5_map9_vc_dest, reg_pipe5_map9_dt_source,
   reg_pipe5_map9_dt_dest, reg_pipe5_map9_aggr_id,
   reg_pipe5_map8_vc_source, reg_pipe5_map8_vc_dest,
   reg_pipe5_map8_dt_source, reg_pipe5_map8_dt_dest,
   reg_pipe5_map8_aggr_id, reg_pipe5_map7_vc_source,
   reg_pipe5_map7_vc_dest, reg_pipe5_map7_dt_source,
   reg_pipe5_map7_dt_dest, reg_pipe5_map7_aggr_id,
   reg_pipe5_map6_vc_source, reg_pipe5_map6_vc_dest,
   reg_pipe5_map6_dt_source, reg_pipe5_map6_dt_dest,
   reg_pipe5_map6_aggr_id, reg_pipe5_map5_vc_source,
   reg_pipe5_map5_vc_dest, reg_pipe5_map5_dt_source,
   reg_pipe5_map5_dt_dest, reg_pipe5_map5_aggr_id,
   reg_pipe5_map4_vc_source, reg_pipe5_map4_vc_dest,
   reg_pipe5_map4_dt_source, reg_pipe5_map4_dt_dest,
   reg_pipe5_map4_aggr_id, reg_pipe5_map3_vc_source,
   reg_pipe5_map3_vc_dest, reg_pipe5_map3_dt_source,
   reg_pipe5_map3_dt_dest, reg_pipe5_map3_aggr_id,
   reg_pipe5_map2_vc_source, reg_pipe5_map2_vc_dest,
   reg_pipe5_map2_dt_source, reg_pipe5_map2_dt_dest,
   reg_pipe5_map2_aggr_id, reg_pipe5_map1_vc_source,
   reg_pipe5_map1_vc_dest, reg_pipe5_map1_dt_source,
   reg_pipe5_map1_dt_dest, reg_pipe5_map1_aggr_id,
   reg_pipe5_map15_vc_source, reg_pipe5_map15_vc_dest,
   reg_pipe5_map15_dt_source, reg_pipe5_map15_dt_dest,
   reg_pipe5_map15_aggr_id, reg_pipe5_map14_vc_source,
   reg_pipe5_map14_vc_dest, reg_pipe5_map14_dt_source,
   reg_pipe5_map14_dt_dest, reg_pipe5_map14_aggr_id,
   reg_pipe5_map13_vc_source, reg_pipe5_map13_vc_dest,
   reg_pipe5_map13_dt_source, reg_pipe5_map13_dt_dest,
   reg_pipe5_map13_aggr_id, reg_pipe5_map12_vc_source,
   reg_pipe5_map12_vc_dest, reg_pipe5_map12_dt_source,
   reg_pipe5_map12_dt_dest, reg_pipe5_map12_aggr_id,
   reg_pipe5_map11_vc_source, reg_pipe5_map11_vc_dest,
   reg_pipe5_map11_dt_source, reg_pipe5_map11_dt_dest,
   reg_pipe5_map11_aggr_id, reg_pipe5_map10_vc_source,
   reg_pipe5_map10_vc_dest, reg_pipe5_map10_dt_source,
   reg_pipe5_map10_dt_dest, reg_pipe5_map10_aggr_id,
   reg_pipe5_map0_vc_source, reg_pipe5_map0_vc_dest,
   reg_pipe5_map0_dt_source, reg_pipe5_map0_dt_dest,
   reg_pipe5_map0_aggr_id, reg_pipe5_drop_ls_le_pkt,
   reg_pipe4_wr_mode, reg_pipe4_map_en, reg_pipe4_map9_vc_source,
   reg_pipe4_map9_vc_dest, reg_pipe4_map9_dt_source,
   reg_pipe4_map9_dt_dest, reg_pipe4_map9_aggr_id,
   reg_pipe4_map8_vc_source, reg_pipe4_map8_vc_dest,
   reg_pipe4_map8_dt_source, reg_pipe4_map8_dt_dest,
   reg_pipe4_map8_aggr_id, reg_pipe4_map7_vc_source,
   reg_pipe4_map7_vc_dest, reg_pipe4_map7_dt_source,
   reg_pipe4_map7_dt_dest, reg_pipe4_map7_aggr_id,
   reg_pipe4_map6_vc_source, reg_pipe4_map6_vc_dest,
   reg_pipe4_map6_dt_source, reg_pipe4_map6_dt_dest,
   reg_pipe4_map6_aggr_id, reg_pipe4_map5_vc_source,
   reg_pipe4_map5_vc_dest, reg_pipe4_map5_dt_source,
   reg_pipe4_map5_dt_dest, reg_pipe4_map5_aggr_id,
   reg_pipe4_map4_vc_source, reg_pipe4_map4_vc_dest,
   reg_pipe4_map4_dt_source, reg_pipe4_map4_dt_dest,
   reg_pipe4_map4_aggr_id, reg_pipe4_map3_vc_source,
   reg_pipe4_map3_vc_dest, reg_pipe4_map3_dt_source,
   reg_pipe4_map3_dt_dest, reg_pipe4_map3_aggr_id,
   reg_pipe4_map2_vc_source, reg_pipe4_map2_vc_dest,
   reg_pipe4_map2_dt_source, reg_pipe4_map2_dt_dest,
   reg_pipe4_map2_aggr_id, reg_pipe4_map1_vc_source,
   reg_pipe4_map1_vc_dest, reg_pipe4_map1_dt_source,
   reg_pipe4_map1_dt_dest, reg_pipe4_map1_aggr_id,
   reg_pipe4_map15_vc_source, reg_pipe4_map15_vc_dest,
   reg_pipe4_map15_dt_source, reg_pipe4_map15_dt_dest,
   reg_pipe4_map15_aggr_id, reg_pipe4_map14_vc_source,
   reg_pipe4_map14_vc_dest, reg_pipe4_map14_dt_source,
   reg_pipe4_map14_dt_dest, reg_pipe4_map14_aggr_id,
   reg_pipe4_map13_vc_source, reg_pipe4_map13_vc_dest,
   reg_pipe4_map13_dt_source, reg_pipe4_map13_dt_dest,
   reg_pipe4_map13_aggr_id, reg_pipe4_map12_vc_source,
   reg_pipe4_map12_vc_dest, reg_pipe4_map12_dt_source,
   reg_pipe4_map12_dt_dest, reg_pipe4_map12_aggr_id,
   reg_pipe4_map11_vc_source, reg_pipe4_map11_vc_dest,
   reg_pipe4_map11_dt_source, reg_pipe4_map11_dt_dest,
   reg_pipe4_map11_aggr_id, reg_pipe4_map10_vc_source,
   reg_pipe4_map10_vc_dest, reg_pipe4_map10_dt_source,
   reg_pipe4_map10_dt_dest, reg_pipe4_map10_aggr_id,
   reg_pipe4_map0_vc_source, reg_pipe4_map0_vc_dest,
   reg_pipe4_map0_dt_source, reg_pipe4_map0_dt_dest,
   reg_pipe4_map0_aggr_id, reg_pipe4_drop_ls_le_pkt,
   reg_pipe3_wr_mode, reg_pipe3_map_en, reg_pipe3_map9_vc_source,
   reg_pipe3_map9_vc_dest, reg_pipe3_map9_dt_source,
   reg_pipe3_map9_dt_dest, reg_pipe3_map9_aggr_id,
   reg_pipe3_map8_vc_source, reg_pipe3_map8_vc_dest,
   reg_pipe3_map8_dt_source, reg_pipe3_map8_dt_dest,
   reg_pipe3_map8_aggr_id, reg_pipe3_map7_vc_source,
   reg_pipe3_map7_vc_dest, reg_pipe3_map7_dt_source,
   reg_pipe3_map7_dt_dest, reg_pipe3_map7_aggr_id,
   reg_pipe3_map6_vc_source, reg_pipe3_map6_vc_dest,
   reg_pipe3_map6_dt_source, reg_pipe3_map6_dt_dest,
   reg_pipe3_map6_aggr_id, reg_pipe3_map5_vc_source,
   reg_pipe3_map5_vc_dest, reg_pipe3_map5_dt_source,
   reg_pipe3_map5_dt_dest, reg_pipe3_map5_aggr_id,
   reg_pipe3_map4_vc_source, reg_pipe3_map4_vc_dest,
   reg_pipe3_map4_dt_source, reg_pipe3_map4_dt_dest,
   reg_pipe3_map4_aggr_id, reg_pipe3_map3_vc_source,
   reg_pipe3_map3_vc_dest, reg_pipe3_map3_dt_source,
   reg_pipe3_map3_dt_dest, reg_pipe3_map3_aggr_id,
   reg_pipe3_map2_vc_source, reg_pipe3_map2_vc_dest,
   reg_pipe3_map2_dt_source, reg_pipe3_map2_dt_dest,
   reg_pipe3_map2_aggr_id, reg_pipe3_map1_vc_source,
   reg_pipe3_map1_vc_dest, reg_pipe3_map1_dt_source,
   reg_pipe3_map1_dt_dest, reg_pipe3_map1_aggr_id,
   reg_pipe3_map15_vc_source, reg_pipe3_map15_vc_dest,
   reg_pipe3_map15_dt_source, reg_pipe3_map15_dt_dest,
   reg_pipe3_map15_aggr_id, reg_pipe3_map14_vc_source,
   reg_pipe3_map14_vc_dest, reg_pipe3_map14_dt_source,
   reg_pipe3_map14_dt_dest, reg_pipe3_map14_aggr_id,
   reg_pipe3_map13_vc_source, reg_pipe3_map13_vc_dest,
   reg_pipe3_map13_dt_source, reg_pipe3_map13_dt_dest,
   reg_pipe3_map13_aggr_id, reg_pipe3_map12_vc_source,
   reg_pipe3_map12_vc_dest, reg_pipe3_map12_dt_source,
   reg_pipe3_map12_dt_dest, reg_pipe3_map12_aggr_id,
   reg_pipe3_map11_vc_source, reg_pipe3_map11_vc_dest,
   reg_pipe3_map11_dt_source, reg_pipe3_map11_dt_dest,
   reg_pipe3_map11_aggr_id, reg_pipe3_map10_vc_source,
   reg_pipe3_map10_vc_dest, reg_pipe3_map10_dt_source,
   reg_pipe3_map10_dt_dest, reg_pipe3_map10_aggr_id,
   reg_pipe3_map0_vc_source, reg_pipe3_map0_vc_dest,
   reg_pipe3_map0_dt_source, reg_pipe3_map0_dt_dest,
   reg_pipe3_map0_aggr_id, reg_pipe3_drop_ls_le_pkt,
   reg_pipe2_wr_mode, reg_pipe2_map_en, reg_pipe2_map9_vc_source,
   reg_pipe2_map9_vc_dest, reg_pipe2_map9_dt_source,
   reg_pipe2_map9_dt_dest, reg_pipe2_map9_aggr_id,
   reg_pipe2_map8_vc_source, reg_pipe2_map8_vc_dest,
   reg_pipe2_map8_dt_source, reg_pipe2_map8_dt_dest,
   reg_pipe2_map8_aggr_id, reg_pipe2_map7_vc_source,
   reg_pipe2_map7_vc_dest, reg_pipe2_map7_dt_source,
   reg_pipe2_map7_dt_dest, reg_pipe2_map7_aggr_id,
   reg_pipe2_map6_vc_source, reg_pipe2_map6_vc_dest,
   reg_pipe2_map6_dt_source, reg_pipe2_map6_dt_dest,
   reg_pipe2_map6_aggr_id, reg_pipe2_map5_vc_source,
   reg_pipe2_map5_vc_dest, reg_pipe2_map5_dt_source,
   reg_pipe2_map5_dt_dest, reg_pipe2_map5_aggr_id,
   reg_pipe2_map4_vc_source, reg_pipe2_map4_vc_dest,
   reg_pipe2_map4_dt_source, reg_pipe2_map4_dt_dest,
   reg_pipe2_map4_aggr_id, reg_pipe2_map3_vc_source,
   reg_pipe2_map3_vc_dest, reg_pipe2_map3_dt_source,
   reg_pipe2_map3_dt_dest, reg_pipe2_map3_aggr_id,
   reg_pipe2_map2_vc_source, reg_pipe2_map2_vc_dest,
   reg_pipe2_map2_dt_source, reg_pipe2_map2_dt_dest,
   reg_pipe2_map2_aggr_id, reg_pipe2_map1_vc_source,
   reg_pipe2_map1_vc_dest, reg_pipe2_map1_dt_source,
   reg_pipe2_map1_dt_dest, reg_pipe2_map1_aggr_id,
   reg_pipe2_map15_vc_source, reg_pipe2_map15_vc_dest,
   reg_pipe2_map15_dt_source, reg_pipe2_map15_dt_dest,
   reg_pipe2_map15_aggr_id, reg_pipe2_map14_vc_source,
   reg_pipe2_map14_vc_dest, reg_pipe2_map14_dt_source,
   reg_pipe2_map14_dt_dest, reg_pipe2_map14_aggr_id,
   reg_pipe2_map13_vc_source, reg_pipe2_map13_vc_dest,
   reg_pipe2_map13_dt_source, reg_pipe2_map13_dt_dest,
   reg_pipe2_map13_aggr_id, reg_pipe2_map12_vc_source,
   reg_pipe2_map12_vc_dest, reg_pipe2_map12_dt_source,
   reg_pipe2_map12_dt_dest, reg_pipe2_map12_aggr_id,
   reg_pipe2_map11_vc_source, reg_pipe2_map11_vc_dest,
   reg_pipe2_map11_dt_source, reg_pipe2_map11_dt_dest,
   reg_pipe2_map11_aggr_id, reg_pipe2_map10_vc_source,
   reg_pipe2_map10_vc_dest, reg_pipe2_map10_dt_source,
   reg_pipe2_map10_dt_dest, reg_pipe2_map10_aggr_id,
   reg_pipe2_map0_vc_source, reg_pipe2_map0_vc_dest,
   reg_pipe2_map0_dt_source, reg_pipe2_map0_dt_dest,
   reg_pipe2_map0_aggr_id, reg_pipe2_drop_ls_le_pkt,
   reg_pipe1_wr_mode, reg_pipe1_map_en, reg_pipe1_map9_vc_source,
   reg_pipe1_map9_vc_dest, reg_pipe1_map9_dt_source,
   reg_pipe1_map9_dt_dest, reg_pipe1_map9_aggr_id,
   reg_pipe1_map8_vc_source, reg_pipe1_map8_vc_dest,
   reg_pipe1_map8_dt_source, reg_pipe1_map8_dt_dest,
   reg_pipe1_map8_aggr_id, reg_pipe1_map7_vc_source,
   reg_pipe1_map7_vc_dest, reg_pipe1_map7_dt_source,
   reg_pipe1_map7_dt_dest, reg_pipe1_map7_aggr_id,
   reg_pipe1_map6_vc_source, reg_pipe1_map6_vc_dest,
   reg_pipe1_map6_dt_source, reg_pipe1_map6_dt_dest,
   reg_pipe1_map6_aggr_id, reg_pipe1_map5_vc_source,
   reg_pipe1_map5_vc_dest, reg_pipe1_map5_dt_source,
   reg_pipe1_map5_dt_dest, reg_pipe1_map5_aggr_id,
   reg_pipe1_map4_vc_source, reg_pipe1_map4_vc_dest,
   reg_pipe1_map4_dt_source, reg_pipe1_map4_dt_dest,
   reg_pipe1_map4_aggr_id, reg_pipe1_map3_vc_source,
   reg_pipe1_map3_vc_dest, reg_pipe1_map3_dt_source,
   reg_pipe1_map3_dt_dest, reg_pipe1_map3_aggr_id,
   reg_pipe1_map2_vc_source, reg_pipe1_map2_vc_dest,
   reg_pipe1_map2_dt_source, reg_pipe1_map2_dt_dest,
   reg_pipe1_map2_aggr_id, reg_pipe1_map1_vc_source,
   reg_pipe1_map1_vc_dest, reg_pipe1_map1_dt_source,
   reg_pipe1_map1_dt_dest, reg_pipe1_map1_aggr_id,
   reg_pipe1_map15_vc_source, reg_pipe1_map15_vc_dest,
   reg_pipe1_map15_dt_source, reg_pipe1_map15_dt_dest,
   reg_pipe1_map15_aggr_id, reg_pipe1_map14_vc_source,
   reg_pipe1_map14_vc_dest, reg_pipe1_map14_dt_source,
   reg_pipe1_map14_dt_dest, reg_pipe1_map14_aggr_id,
   reg_pipe1_map13_vc_source, reg_pipe1_map13_vc_dest,
   reg_pipe1_map13_dt_source, reg_pipe1_map13_dt_dest,
   reg_pipe1_map13_aggr_id, reg_pipe1_map12_vc_source,
   reg_pipe1_map12_vc_dest, reg_pipe1_map12_dt_source,
   reg_pipe1_map12_dt_dest, reg_pipe1_map12_aggr_id,
   reg_pipe1_map11_vc_source, reg_pipe1_map11_vc_dest,
   reg_pipe1_map11_dt_source, reg_pipe1_map11_dt_dest,
   reg_pipe1_map11_aggr_id, reg_pipe1_map10_vc_source,
   reg_pipe1_map10_vc_dest, reg_pipe1_map10_dt_source,
   reg_pipe1_map10_dt_dest, reg_pipe1_map10_aggr_id,
   reg_pipe1_map0_vc_source, reg_pipe1_map0_vc_dest,
   reg_pipe1_map0_dt_source, reg_pipe1_map0_dt_dest,
   reg_pipe1_map0_aggr_id, reg_pipe1_drop_ls_le_pkt,
   reg_pipe0_wr_mode, reg_pipe0_map_en, reg_pipe0_map9_vc_source,
   reg_pipe0_map9_vc_dest, reg_pipe0_map9_dt_source,
   reg_pipe0_map9_dt_dest, reg_pipe0_map9_aggr_id,
   reg_pipe0_map8_vc_source, reg_pipe0_map8_vc_dest,
   reg_pipe0_map8_dt_source, reg_pipe0_map8_dt_dest,
   reg_pipe0_map8_aggr_id, reg_pipe0_map7_vc_source,
   reg_pipe0_map7_vc_dest, reg_pipe0_map7_dt_source,
   reg_pipe0_map7_dt_dest, reg_pipe0_map7_aggr_id,
   reg_pipe0_map6_vc_source, reg_pipe0_map6_vc_dest,
   reg_pipe0_map6_dt_source, reg_pipe0_map6_dt_dest,
   reg_pipe0_map6_aggr_id, reg_pipe0_map5_vc_source,
   reg_pipe0_map5_vc_dest, reg_pipe0_map5_dt_source,
   reg_pipe0_map5_dt_dest, reg_pipe0_map5_aggr_id,
   reg_pipe0_map4_vc_source, reg_pipe0_map4_vc_dest,
   reg_pipe0_map4_dt_source, reg_pipe0_map4_dt_dest,
   reg_pipe0_map4_aggr_id, reg_pipe0_map3_vc_source,
   reg_pipe0_map3_vc_dest, reg_pipe0_map3_dt_source,
   reg_pipe0_map3_dt_dest, reg_pipe0_map3_aggr_id,
   reg_pipe0_map2_vc_source, reg_pipe0_map2_vc_dest,
   reg_pipe0_map2_dt_source, reg_pipe0_map2_dt_dest,
   reg_pipe0_map2_aggr_id, reg_pipe0_map1_vc_source,
   reg_pipe0_map1_vc_dest, reg_pipe0_map1_dt_source,
   reg_pipe0_map1_dt_dest, reg_pipe0_map1_aggr_id,
   reg_pipe0_map15_vc_source, reg_pipe0_map15_vc_dest,
   reg_pipe0_map15_dt_source, reg_pipe0_map15_dt_dest,
   reg_pipe0_map15_aggr_id, reg_pipe0_map14_vc_source,
   reg_pipe0_map14_vc_dest, reg_pipe0_map14_dt_source,
   reg_pipe0_map14_dt_dest, reg_pipe0_map14_aggr_id,
   reg_pipe0_map13_vc_source, reg_pipe0_map13_vc_dest,
   reg_pipe0_map13_dt_source, reg_pipe0_map13_dt_dest,
   reg_pipe0_map13_aggr_id, reg_pipe0_map12_vc_source,
   reg_pipe0_map12_vc_dest, reg_pipe0_map12_dt_source,
   reg_pipe0_map12_dt_dest, reg_pipe0_map12_aggr_id,
   reg_pipe0_map11_vc_source, reg_pipe0_map11_vc_dest,
   reg_pipe0_map11_dt_source, reg_pipe0_map11_dt_dest,
   reg_pipe0_map11_aggr_id, reg_pipe0_map10_vc_source,
   reg_pipe0_map10_vc_dest, reg_pipe0_map10_dt_source,
   reg_pipe0_map10_dt_dest, reg_pipe0_map10_aggr_id,
   reg_pipe0_map0_vc_source, reg_pipe0_map0_vc_dest,
   reg_pipe0_map0_dt_source, reg_pipe0_map0_dt_dest,
   reg_pipe0_map0_aggr_id, reg_pipe0_drop_ls_le_pkt,
   reg_mep3_tdi_en_force, reg_mep3_tdi_en, reg_mep2_tdi_en_force,
   reg_mep2_tdi_en, reg_mep1_tdi_en_force, reg_mep1_tdi_en,
   reg_mep0_tdi_en_force, reg_mep0_tdi_en, reg_mem_dt8_selz_mep3,
   reg_mem_dt8_selz_mep2, reg_mem_dt8_selz_mep1,
   reg_mem_dt8_selz_mep0, reg_mem_dt7_selz_mep3,
   reg_mem_dt7_selz_mep2, reg_mem_dt7_selz_mep1,
   reg_mem_dt7_selz_mep0, reg_mem_dt4_selz_mep3,
   reg_mem_dt4_selz_mep2, reg_mem_dt4_selz_mep1,
   reg_mem_dt4_selz_mep0, reg_mem_dt4_selz_en_mep3,
   reg_mem_dt4_selz_en_mep2, reg_mem_dt4_selz_en_mep1,
   reg_mem_dt4_selz_en_mep0, reg_mem_dt3_selz_mep3,
   reg_mem_dt3_selz_mep2, reg_mem_dt3_selz_mep1,
   reg_mem_dt3_selz_mep0, reg_mem_dt3_selz_en_mep3,
   reg_mem_dt3_selz_en_mep2, reg_mem_dt3_selz_en_mep1,
   reg_mem_dt3_selz_en_mep0, reg_mem_dt2_selz_mep3,
   reg_mem_dt2_selz_mep2, reg_mem_dt2_selz_mep1,
   reg_mem_dt2_selz_mep0, reg_mem_dt1_selz_mep3,
   reg_mem_dt1_selz_mep2, reg_mem_dt1_selz_mep1,
   reg_mem_dt1_selz_mep0, reg_last_byte_header_down_mux,
   reg_drop_mapping_fault_pkt, reg_dft_tpram_config,
   reg_dft_sync_tpram_config, reg_delete_lp_depend_on_wc_mux,
   reg_dbg_pkt_num_nonzero_threshold,
   reg_dbg_pkt_num_nonzero_and_fifo_empty_threshold,
   reg_clear_send_pkt_cnt_sp_ls_aggr3,
   reg_clear_send_pkt_cnt_sp_ls_aggr2,
   reg_clear_send_pkt_cnt_sp_ls_aggr1,
   reg_clear_send_pkt_cnt_sp_ls_aggr0,
   reg_clear_send_pkt_cnt_sp_le_aggr3,
   reg_clear_send_pkt_cnt_sp_le_aggr2,
   reg_clear_send_pkt_cnt_sp_le_aggr1,
   reg_clear_send_pkt_cnt_sp_le_aggr0,
   reg_clear_send_pkt_cnt_sp_fs_aggr3,
   reg_clear_send_pkt_cnt_sp_fs_aggr2,
   reg_clear_send_pkt_cnt_sp_fs_aggr1,
   reg_clear_send_pkt_cnt_sp_fs_aggr0,
   reg_clear_send_pkt_cnt_sp_fe_aggr3,
   reg_clear_send_pkt_cnt_sp_fe_aggr2,
   reg_clear_send_pkt_cnt_sp_fe_aggr1,
   reg_clear_send_pkt_cnt_sp_fe_aggr0,
   reg_clear_send_pkt_cnt_lp_ph_aggr3,
   reg_clear_send_pkt_cnt_lp_ph_aggr2,
   reg_clear_send_pkt_cnt_lp_ph_aggr1,
   reg_clear_send_pkt_cnt_lp_ph_aggr0,
   reg_clear_send_pkt_cnt_lp_pf_aggr3,
   reg_clear_send_pkt_cnt_lp_pf_aggr2,
   reg_clear_send_pkt_cnt_lp_pf_aggr1,
   reg_clear_send_pkt_cnt_lp_pf_aggr0,
   reg_clear_resv_pkt_cnt_sp_ls_pipe7,
   reg_clear_resv_pkt_cnt_sp_ls_pipe6,
   reg_clear_resv_pkt_cnt_sp_ls_pipe5,
   reg_clear_resv_pkt_cnt_sp_ls_pipe4,
   reg_clear_resv_pkt_cnt_sp_ls_pipe3,
   reg_clear_resv_pkt_cnt_sp_ls_pipe2,
   reg_clear_resv_pkt_cnt_sp_ls_pipe1,
   reg_clear_resv_pkt_cnt_sp_ls_pipe0,
   reg_clear_resv_pkt_cnt_sp_le_pipe7,
   reg_clear_resv_pkt_cnt_sp_le_pipe6,
   reg_clear_resv_pkt_cnt_sp_le_pipe5,
   reg_clear_resv_pkt_cnt_sp_le_pipe4,
   reg_clear_resv_pkt_cnt_sp_le_pipe3,
   reg_clear_resv_pkt_cnt_sp_le_pipe2,
   reg_clear_resv_pkt_cnt_sp_le_pipe1,
   reg_clear_resv_pkt_cnt_sp_le_pipe0,
   reg_clear_resv_pkt_cnt_sp_fs_pipe7,
   reg_clear_resv_pkt_cnt_sp_fs_pipe6,
   reg_clear_resv_pkt_cnt_sp_fs_pipe5,
   reg_clear_resv_pkt_cnt_sp_fs_pipe4,
   reg_clear_resv_pkt_cnt_sp_fs_pipe3,
   reg_clear_resv_pkt_cnt_sp_fs_pipe2,
   reg_clear_resv_pkt_cnt_sp_fs_pipe1,
   reg_clear_resv_pkt_cnt_sp_fs_pipe0,
   reg_clear_resv_pkt_cnt_sp_fe_pipe7,
   reg_clear_resv_pkt_cnt_sp_fe_pipe6,
   reg_clear_resv_pkt_cnt_sp_fe_pipe5,
   reg_clear_resv_pkt_cnt_sp_fe_pipe4,
   reg_clear_resv_pkt_cnt_sp_fe_pipe3,
   reg_clear_resv_pkt_cnt_sp_fe_pipe2,
   reg_clear_resv_pkt_cnt_sp_fe_pipe1,
   reg_clear_resv_pkt_cnt_sp_fe_pipe0,
   reg_clear_resv_pkt_cnt_lp_ph_pipe7,
   reg_clear_resv_pkt_cnt_lp_ph_pipe6,
   reg_clear_resv_pkt_cnt_lp_ph_pipe5,
   reg_clear_resv_pkt_cnt_lp_ph_pipe4,
   reg_clear_resv_pkt_cnt_lp_ph_pipe3,
   reg_clear_resv_pkt_cnt_lp_ph_pipe2,
   reg_clear_resv_pkt_cnt_lp_ph_pipe1,
   reg_clear_resv_pkt_cnt_lp_ph_pipe0,
   reg_clear_resv_pkt_cnt_lp_pf_pipe7,
   reg_clear_resv_pkt_cnt_lp_pf_pipe6,
   reg_clear_resv_pkt_cnt_lp_pf_pipe5,
   reg_clear_resv_pkt_cnt_lp_pf_pipe4,
   reg_clear_resv_pkt_cnt_lp_pf_pipe3,
   reg_clear_resv_pkt_cnt_lp_pf_pipe2,
   reg_clear_resv_pkt_cnt_lp_pf_pipe1,
   reg_clear_resv_pkt_cnt_lp_pf_pipe0,
   reg_clear_app_full_cnt_sync_fifo_pipe7,
   reg_clear_app_full_cnt_sync_fifo_pipe6,
   reg_clear_app_full_cnt_sync_fifo_pipe5,
   reg_clear_app_full_cnt_sync_fifo_pipe4,
   reg_clear_app_full_cnt_sync_fifo_pipe3,
   reg_clear_app_full_cnt_sync_fifo_pipe2,
   reg_clear_app_full_cnt_sync_fifo_pipe1,
   reg_clear_app_full_cnt_sync_fifo_pipe0,
   reg_clear_app_full_cnt_async_fifo_pipe7,
   reg_clear_app_full_cnt_async_fifo_pipe6,
   reg_clear_app_full_cnt_async_fifo_pipe5,
   reg_clear_app_full_cnt_async_fifo_pipe4,
   reg_clear_app_full_cnt_async_fifo_pipe3,
   reg_clear_app_full_cnt_async_fifo_pipe2,
   reg_clear_app_full_cnt_async_fifo_pipe1,
   reg_clear_app_full_cnt_async_fifo_pipe0,
   reg_app_wr_idi_data_continue, reg_app_sch3_frame_sync_lock_force,
   reg_app_sch3_frame_sync_lock, reg_app_sch2_frame_sync_lock_force,
   reg_app_sch2_frame_sync_lock, reg_app_sch1_frame_sync_lock_force,
   reg_app_sch1_frame_sync_lock, reg_app_sch0_frame_sync_lock_force,
   reg_app_sch0_frame_sync_lock, reg_app_pkt_crc_gen_dis,
   reg_app_ecc_fault_detc_en, reg_app_ecc_bypass,
   reg_app_ecc_addr_protect_en, reg_app_aggr_idi_crc_chk_en,
   reg_app_aggr3_vc_bit_override_value,
   reg_app_aggr3_vc_bit_override_en,
   reg_app_aggr2_vc_bit_override_value,
   reg_app_aggr2_vc_bit_override_en,
   reg_app_aggr1_vc_bit_override_value,
   reg_app_aggr1_vc_bit_override_en,
   reg_app_aggr0_vc_bit_override_value,
   reg_app_aggr0_vc_bit_override_en, reg_all_pipe_wr_mode_strobe,
   mep3_word_count, mep3_tunnel_mode_en, mep3_header_en,
   mep3_data_type, mep3_data_en, mep3_csi_data, mep3_byte_en,
   mep2_word_count, mep2_tunnel_mode_en, mep2_header_en,
   mep2_data_type, mep2_data_en, mep2_csi_data, mep2_byte_en,
   mep1_word_count, mep1_tunnel_mode_en, mep1_header_en,
   mep1_data_type, mep1_data_en, mep1_csi_data, mep1_byte_en,
   mep0_word_count, mep0_tunnel_mode_en, mep0_header_en,
   mep0_data_type, mep0_data_en, mep0_csi_data, mep0_byte_en,
   gpio2app_sch3_frame_sync_lock, gpio2app_sch2_frame_sync_lock,
   gpio2app_sch1_frame_sync_lock, gpio2app_sch0_frame_sync_lock,
   fifo_wrclk_rst_n7, fifo_wrclk_rst_n6, fifo_wrclk_rst_n5,
   fifo_wrclk_rst_n4, fifo_wrclk_rst_n3, fifo_wrclk_rst_n2,
   fifo_wrclk_rst_n1, fifo_wrclk_rst_n0, fifo_wrclk7, fifo_wrclk6,
   fifo_wrclk5, fifo_wrclk4, fifo_wrclk3, fifo_wrclk2, fifo_wrclk1,
   fifo_wrclk0, fifo_rdclk_rst_n7, fifo_rdclk_rst_n6,
   fifo_rdclk_rst_n5, fifo_rdclk_rst_n4, fifo_rdclk_rst_n3,
   fifo_rdclk_rst_n2, fifo_rdclk_rst_n1, fifo_rdclk_rst_n0,
   fifo_rdclk7, fifo_rdclk6, fifo_rdclk5, fifo_rdclk4, fifo_rdclk3,
   fifo_rdclk2, fifo_rdclk1, fifo_rdclk0, clk_1M, aggre_clk_rst_n3,
   aggre_clk_rst_n2, aggre_clk_rst_n1, aggre_clk_rst_n0, aggre_clk3,
   aggre_clk2, aggre_clk1, aggre_clk0, mep_clk0, mep_clk1, mep_clk2,
   mep_clk3, mep_clk_rst_n0, mep_clk_rst_n1, mep_clk_rst_n2,
   mep_clk_rst_n3, reg_pipe0_stream_sel, reg_pipe1_stream_sel,
   reg_pipe2_stream_sel, reg_pipe3_stream_sel, reg_pipe4_stream_sel,
   reg_pipe5_stream_sel, reg_pipe6_stream_sel, reg_pipe7_stream_sel,
   reg_app_sch0, reg_app_sch1, reg_app_sch2, reg_app_sch3,
   reg_time_window0, reg_time_window1, reg_time_window2,
   reg_time_window3, reg_time_window4, reg_time_window5,
   reg_time_window6, reg_time_window7, reg_video_loss_en0,
   reg_video_loss_en1, reg_video_loss_en2, reg_video_loss_en3,
   reg_video_loss_en4, reg_video_loss_en5, reg_video_loss_en6,
   reg_video_loss_en7, reg_line_delay_en0, reg_line_delay_en1,
   reg_line_delay_en2, reg_line_delay_en3, reg_line_delay_en4,
   reg_line_delay_en5, reg_line_delay_en6, reg_line_delay_en7,
   reg_app_aggregation_bypass, reg_sch0_fse_filter,
   reg_sch1_fse_filter, reg_sch2_fse_filter, reg_sch3_fse_filter,
   mep0_virtual_channel, mep1_virtual_channel, mep2_virtual_channel,
   mep3_virtual_channel, mep0_virtual_channel_x,
   mep1_virtual_channel_x, mep2_virtual_channel_x,
   mep3_virtual_channel_x
   );


/*AUTOINPUT*/
// Beginning of automatic inputs (from unused autoinst inputs)
input			aggre_clk0;		// To u_as6d_app_sync of as6d_app_sync.v, ...
input			aggre_clk1;		// To u_as6d_app_sync of as6d_app_sync.v, ...
input			aggre_clk2;		// To u_as6d_app_sync of as6d_app_sync.v, ...
input			aggre_clk3;		// To u_as6d_app_sync of as6d_app_sync.v, ...
input			aggre_clk_rst_n0;	// To u_as6d_app_sync of as6d_app_sync.v, ...
input			aggre_clk_rst_n1;	// To u_as6d_app_sync of as6d_app_sync.v, ...
input			aggre_clk_rst_n2;	// To u_as6d_app_sync of as6d_app_sync.v, ...
input			aggre_clk_rst_n3;	// To u_as6d_app_sync of as6d_app_sync.v, ...
input			clk_1M;			// To u_as6d_app_video_pipe of as6d_app_video_pipe.v
input			fifo_rdclk0;		// To u_as6d_app_sync of as6d_app_sync.v, ...
input			fifo_rdclk1;		// To u_as6d_app_sync of as6d_app_sync.v, ...
input			fifo_rdclk2;		// To u_as6d_app_sync of as6d_app_sync.v, ...
input			fifo_rdclk3;		// To u_as6d_app_sync of as6d_app_sync.v, ...
input			fifo_rdclk4;		// To u_as6d_app_sync of as6d_app_sync.v, ...
input			fifo_rdclk5;		// To u_as6d_app_sync of as6d_app_sync.v, ...
input			fifo_rdclk6;		// To u_as6d_app_sync of as6d_app_sync.v, ...
input			fifo_rdclk7;		// To u_as6d_app_sync of as6d_app_sync.v, ...
input			fifo_rdclk_rst_n0;	// To u_as6d_app_sync of as6d_app_sync.v, ...
input			fifo_rdclk_rst_n1;	// To u_as6d_app_sync of as6d_app_sync.v, ...
input			fifo_rdclk_rst_n2;	// To u_as6d_app_sync of as6d_app_sync.v, ...
input			fifo_rdclk_rst_n3;	// To u_as6d_app_sync of as6d_app_sync.v, ...
input			fifo_rdclk_rst_n4;	// To u_as6d_app_sync of as6d_app_sync.v, ...
input			fifo_rdclk_rst_n5;	// To u_as6d_app_sync of as6d_app_sync.v, ...
input			fifo_rdclk_rst_n6;	// To u_as6d_app_sync of as6d_app_sync.v, ...
input			fifo_rdclk_rst_n7;	// To u_as6d_app_sync of as6d_app_sync.v, ...
input			fifo_wrclk0;		// To u_as6d_app_sync of as6d_app_sync.v, ...
input			fifo_wrclk1;		// To u_as6d_app_sync of as6d_app_sync.v, ...
input			fifo_wrclk2;		// To u_as6d_app_sync of as6d_app_sync.v, ...
input			fifo_wrclk3;		// To u_as6d_app_sync of as6d_app_sync.v, ...
input			fifo_wrclk4;		// To u_as6d_app_sync of as6d_app_sync.v, ...
input			fifo_wrclk5;		// To u_as6d_app_sync of as6d_app_sync.v, ...
input			fifo_wrclk6;		// To u_as6d_app_sync of as6d_app_sync.v, ...
input			fifo_wrclk7;		// To u_as6d_app_sync of as6d_app_sync.v, ...
input			fifo_wrclk_rst_n0;	// To u_as6d_app_sync of as6d_app_sync.v, ...
input			fifo_wrclk_rst_n1;	// To u_as6d_app_sync of as6d_app_sync.v, ...
input			fifo_wrclk_rst_n2;	// To u_as6d_app_sync of as6d_app_sync.v, ...
input			fifo_wrclk_rst_n3;	// To u_as6d_app_sync of as6d_app_sync.v, ...
input			fifo_wrclk_rst_n4;	// To u_as6d_app_sync of as6d_app_sync.v, ...
input			fifo_wrclk_rst_n5;	// To u_as6d_app_sync of as6d_app_sync.v, ...
input			fifo_wrclk_rst_n6;	// To u_as6d_app_sync of as6d_app_sync.v, ...
input			fifo_wrclk_rst_n7;	// To u_as6d_app_sync of as6d_app_sync.v, ...
input			gpio2app_sch0_frame_sync_lock;// To u_as6d_app_sync of as6d_app_sync.v
input			gpio2app_sch1_frame_sync_lock;// To u_as6d_app_sync of as6d_app_sync.v
input			gpio2app_sch2_frame_sync_lock;// To u_as6d_app_sync of as6d_app_sync.v
input			gpio2app_sch3_frame_sync_lock;// To u_as6d_app_sync of as6d_app_sync.v
input [2:0]		mep0_byte_en;		// To u_as6d_app_idi_validity_check of as6d_app_idi_validity_check.v
input [63:0]		mep0_csi_data;		// To u_as6d_app_idi_validity_check of as6d_app_idi_validity_check.v
input			mep0_data_en;		// To u_as6d_app_idi_validity_check of as6d_app_idi_validity_check.v
input [5:0]		mep0_data_type;		// To u_as6d_app_idi_validity_check of as6d_app_idi_validity_check.v
input			mep0_header_en;		// To u_as6d_app_idi_validity_check of as6d_app_idi_validity_check.v
input			mep0_tunnel_mode_en;	// To u_as6d_app_idi_validity_check of as6d_app_idi_validity_check.v
input [15:0]		mep0_word_count;	// To u_as6d_app_idi_validity_check of as6d_app_idi_validity_check.v
input [2:0]		mep1_byte_en;		// To u_as6d_app_idi_validity_check of as6d_app_idi_validity_check.v
input [63:0]		mep1_csi_data;		// To u_as6d_app_idi_validity_check of as6d_app_idi_validity_check.v
input			mep1_data_en;		// To u_as6d_app_idi_validity_check of as6d_app_idi_validity_check.v
input [5:0]		mep1_data_type;		// To u_as6d_app_idi_validity_check of as6d_app_idi_validity_check.v
input			mep1_header_en;		// To u_as6d_app_idi_validity_check of as6d_app_idi_validity_check.v
input			mep1_tunnel_mode_en;	// To u_as6d_app_idi_validity_check of as6d_app_idi_validity_check.v
input [15:0]		mep1_word_count;	// To u_as6d_app_idi_validity_check of as6d_app_idi_validity_check.v
input [2:0]		mep2_byte_en;		// To u_as6d_app_idi_validity_check of as6d_app_idi_validity_check.v
input [63:0]		mep2_csi_data;		// To u_as6d_app_idi_validity_check of as6d_app_idi_validity_check.v
input			mep2_data_en;		// To u_as6d_app_idi_validity_check of as6d_app_idi_validity_check.v
input [5:0]		mep2_data_type;		// To u_as6d_app_idi_validity_check of as6d_app_idi_validity_check.v
input			mep2_header_en;		// To u_as6d_app_idi_validity_check of as6d_app_idi_validity_check.v
input			mep2_tunnel_mode_en;	// To u_as6d_app_idi_validity_check of as6d_app_idi_validity_check.v
input [15:0]		mep2_word_count;	// To u_as6d_app_idi_validity_check of as6d_app_idi_validity_check.v
input [2:0]		mep3_byte_en;		// To u_as6d_app_idi_validity_check of as6d_app_idi_validity_check.v
input [63:0]		mep3_csi_data;		// To u_as6d_app_idi_validity_check of as6d_app_idi_validity_check.v
input			mep3_data_en;		// To u_as6d_app_idi_validity_check of as6d_app_idi_validity_check.v
input [5:0]		mep3_data_type;		// To u_as6d_app_idi_validity_check of as6d_app_idi_validity_check.v
input			mep3_header_en;		// To u_as6d_app_idi_validity_check of as6d_app_idi_validity_check.v
input			mep3_tunnel_mode_en;	// To u_as6d_app_idi_validity_check of as6d_app_idi_validity_check.v
input [15:0]		mep3_word_count;	// To u_as6d_app_idi_validity_check of as6d_app_idi_validity_check.v
input			reg_all_pipe_wr_mode_strobe;// To u_as6d_app_sync of as6d_app_sync.v
input [2:0]		reg_app_aggr0_vc_bit_override_en;// To u_as6d_app_aggregator of as6d_app_aggr.v
input [2:0]		reg_app_aggr0_vc_bit_override_value;// To u_as6d_app_aggregator of as6d_app_aggr.v
input [2:0]		reg_app_aggr1_vc_bit_override_en;// To u_as6d_app_aggregator of as6d_app_aggr.v
input [2:0]		reg_app_aggr1_vc_bit_override_value;// To u_as6d_app_aggregator of as6d_app_aggr.v
input [2:0]		reg_app_aggr2_vc_bit_override_en;// To u_as6d_app_aggregator of as6d_app_aggr.v
input [2:0]		reg_app_aggr2_vc_bit_override_value;// To u_as6d_app_aggregator of as6d_app_aggr.v
input [2:0]		reg_app_aggr3_vc_bit_override_en;// To u_as6d_app_aggregator of as6d_app_aggr.v
input [2:0]		reg_app_aggr3_vc_bit_override_value;// To u_as6d_app_aggregator of as6d_app_aggr.v
input [3:0]		reg_app_aggr_idi_crc_chk_en;// To u_as6d_app_aggregator of as6d_app_aggr.v
input			reg_app_ecc_addr_protect_en;// To u_as6d_app_video_pipe of as6d_app_video_pipe.v
input			reg_app_ecc_bypass;	// To u_as6d_app_video_pipe of as6d_app_video_pipe.v
input			reg_app_ecc_fault_detc_en;// To u_as6d_app_video_pipe of as6d_app_video_pipe.v
input			reg_app_pkt_crc_gen_dis;// To u_as6d_app_crc_gen of as6d_app_crc_gen.v, ...
input			reg_app_sch0_frame_sync_lock;// To u_as6d_app_sync of as6d_app_sync.v
input			reg_app_sch0_frame_sync_lock_force;// To u_as6d_app_sync of as6d_app_sync.v
input			reg_app_sch1_frame_sync_lock;// To u_as6d_app_sync of as6d_app_sync.v
input			reg_app_sch1_frame_sync_lock_force;// To u_as6d_app_sync of as6d_app_sync.v
input			reg_app_sch2_frame_sync_lock;// To u_as6d_app_sync of as6d_app_sync.v
input			reg_app_sch2_frame_sync_lock_force;// To u_as6d_app_sync of as6d_app_sync.v
input			reg_app_sch3_frame_sync_lock;// To u_as6d_app_sync of as6d_app_sync.v
input			reg_app_sch3_frame_sync_lock_force;// To u_as6d_app_sync of as6d_app_sync.v
input			reg_app_wr_idi_data_continue;// To u_as6d_app_video_pipe of as6d_app_video_pipe.v
input			reg_clear_app_full_cnt_async_fifo_pipe0;// To u_as6d_app_video_pipe of as6d_app_video_pipe.v
input			reg_clear_app_full_cnt_async_fifo_pipe1;// To u_as6d_app_video_pipe of as6d_app_video_pipe.v
input			reg_clear_app_full_cnt_async_fifo_pipe2;// To u_as6d_app_video_pipe of as6d_app_video_pipe.v
input			reg_clear_app_full_cnt_async_fifo_pipe3;// To u_as6d_app_video_pipe of as6d_app_video_pipe.v
input			reg_clear_app_full_cnt_async_fifo_pipe4;// To u_as6d_app_video_pipe of as6d_app_video_pipe.v
input			reg_clear_app_full_cnt_async_fifo_pipe5;// To u_as6d_app_video_pipe of as6d_app_video_pipe.v
input			reg_clear_app_full_cnt_async_fifo_pipe6;// To u_as6d_app_video_pipe of as6d_app_video_pipe.v
input			reg_clear_app_full_cnt_async_fifo_pipe7;// To u_as6d_app_video_pipe of as6d_app_video_pipe.v
input			reg_clear_app_full_cnt_sync_fifo_pipe0;// To u_as6d_app_video_pipe of as6d_app_video_pipe.v
input			reg_clear_app_full_cnt_sync_fifo_pipe1;// To u_as6d_app_video_pipe of as6d_app_video_pipe.v
input			reg_clear_app_full_cnt_sync_fifo_pipe2;// To u_as6d_app_video_pipe of as6d_app_video_pipe.v
input			reg_clear_app_full_cnt_sync_fifo_pipe3;// To u_as6d_app_video_pipe of as6d_app_video_pipe.v
input			reg_clear_app_full_cnt_sync_fifo_pipe4;// To u_as6d_app_video_pipe of as6d_app_video_pipe.v
input			reg_clear_app_full_cnt_sync_fifo_pipe5;// To u_as6d_app_video_pipe of as6d_app_video_pipe.v
input			reg_clear_app_full_cnt_sync_fifo_pipe6;// To u_as6d_app_video_pipe of as6d_app_video_pipe.v
input			reg_clear_app_full_cnt_sync_fifo_pipe7;// To u_as6d_app_video_pipe of as6d_app_video_pipe.v
input			reg_clear_resv_pkt_cnt_lp_pf_pipe0;// To u_as6d_app_video_pipe of as6d_app_video_pipe.v
input			reg_clear_resv_pkt_cnt_lp_pf_pipe1;// To u_as6d_app_video_pipe of as6d_app_video_pipe.v
input			reg_clear_resv_pkt_cnt_lp_pf_pipe2;// To u_as6d_app_video_pipe of as6d_app_video_pipe.v
input			reg_clear_resv_pkt_cnt_lp_pf_pipe3;// To u_as6d_app_video_pipe of as6d_app_video_pipe.v
input			reg_clear_resv_pkt_cnt_lp_pf_pipe4;// To u_as6d_app_video_pipe of as6d_app_video_pipe.v
input			reg_clear_resv_pkt_cnt_lp_pf_pipe5;// To u_as6d_app_video_pipe of as6d_app_video_pipe.v
input			reg_clear_resv_pkt_cnt_lp_pf_pipe6;// To u_as6d_app_video_pipe of as6d_app_video_pipe.v
input			reg_clear_resv_pkt_cnt_lp_pf_pipe7;// To u_as6d_app_video_pipe of as6d_app_video_pipe.v
input			reg_clear_resv_pkt_cnt_lp_ph_pipe0;// To u_as6d_app_video_pipe of as6d_app_video_pipe.v
input			reg_clear_resv_pkt_cnt_lp_ph_pipe1;// To u_as6d_app_video_pipe of as6d_app_video_pipe.v
input			reg_clear_resv_pkt_cnt_lp_ph_pipe2;// To u_as6d_app_video_pipe of as6d_app_video_pipe.v
input			reg_clear_resv_pkt_cnt_lp_ph_pipe3;// To u_as6d_app_video_pipe of as6d_app_video_pipe.v
input			reg_clear_resv_pkt_cnt_lp_ph_pipe4;// To u_as6d_app_video_pipe of as6d_app_video_pipe.v
input			reg_clear_resv_pkt_cnt_lp_ph_pipe5;// To u_as6d_app_video_pipe of as6d_app_video_pipe.v
input			reg_clear_resv_pkt_cnt_lp_ph_pipe6;// To u_as6d_app_video_pipe of as6d_app_video_pipe.v
input			reg_clear_resv_pkt_cnt_lp_ph_pipe7;// To u_as6d_app_video_pipe of as6d_app_video_pipe.v
input			reg_clear_resv_pkt_cnt_sp_fe_pipe0;// To u_as6d_app_video_pipe of as6d_app_video_pipe.v
input			reg_clear_resv_pkt_cnt_sp_fe_pipe1;// To u_as6d_app_video_pipe of as6d_app_video_pipe.v
input			reg_clear_resv_pkt_cnt_sp_fe_pipe2;// To u_as6d_app_video_pipe of as6d_app_video_pipe.v
input			reg_clear_resv_pkt_cnt_sp_fe_pipe3;// To u_as6d_app_video_pipe of as6d_app_video_pipe.v
input			reg_clear_resv_pkt_cnt_sp_fe_pipe4;// To u_as6d_app_video_pipe of as6d_app_video_pipe.v
input			reg_clear_resv_pkt_cnt_sp_fe_pipe5;// To u_as6d_app_video_pipe of as6d_app_video_pipe.v
input			reg_clear_resv_pkt_cnt_sp_fe_pipe6;// To u_as6d_app_video_pipe of as6d_app_video_pipe.v
input			reg_clear_resv_pkt_cnt_sp_fe_pipe7;// To u_as6d_app_video_pipe of as6d_app_video_pipe.v
input			reg_clear_resv_pkt_cnt_sp_fs_pipe0;// To u_as6d_app_video_pipe of as6d_app_video_pipe.v
input			reg_clear_resv_pkt_cnt_sp_fs_pipe1;// To u_as6d_app_video_pipe of as6d_app_video_pipe.v
input			reg_clear_resv_pkt_cnt_sp_fs_pipe2;// To u_as6d_app_video_pipe of as6d_app_video_pipe.v
input			reg_clear_resv_pkt_cnt_sp_fs_pipe3;// To u_as6d_app_video_pipe of as6d_app_video_pipe.v
input			reg_clear_resv_pkt_cnt_sp_fs_pipe4;// To u_as6d_app_video_pipe of as6d_app_video_pipe.v
input			reg_clear_resv_pkt_cnt_sp_fs_pipe5;// To u_as6d_app_video_pipe of as6d_app_video_pipe.v
input			reg_clear_resv_pkt_cnt_sp_fs_pipe6;// To u_as6d_app_video_pipe of as6d_app_video_pipe.v
input			reg_clear_resv_pkt_cnt_sp_fs_pipe7;// To u_as6d_app_video_pipe of as6d_app_video_pipe.v
input			reg_clear_resv_pkt_cnt_sp_le_pipe0;// To u_as6d_app_video_pipe of as6d_app_video_pipe.v
input			reg_clear_resv_pkt_cnt_sp_le_pipe1;// To u_as6d_app_video_pipe of as6d_app_video_pipe.v
input			reg_clear_resv_pkt_cnt_sp_le_pipe2;// To u_as6d_app_video_pipe of as6d_app_video_pipe.v
input			reg_clear_resv_pkt_cnt_sp_le_pipe3;// To u_as6d_app_video_pipe of as6d_app_video_pipe.v
input			reg_clear_resv_pkt_cnt_sp_le_pipe4;// To u_as6d_app_video_pipe of as6d_app_video_pipe.v
input			reg_clear_resv_pkt_cnt_sp_le_pipe5;// To u_as6d_app_video_pipe of as6d_app_video_pipe.v
input			reg_clear_resv_pkt_cnt_sp_le_pipe6;// To u_as6d_app_video_pipe of as6d_app_video_pipe.v
input			reg_clear_resv_pkt_cnt_sp_le_pipe7;// To u_as6d_app_video_pipe of as6d_app_video_pipe.v
input			reg_clear_resv_pkt_cnt_sp_ls_pipe0;// To u_as6d_app_video_pipe of as6d_app_video_pipe.v
input			reg_clear_resv_pkt_cnt_sp_ls_pipe1;// To u_as6d_app_video_pipe of as6d_app_video_pipe.v
input			reg_clear_resv_pkt_cnt_sp_ls_pipe2;// To u_as6d_app_video_pipe of as6d_app_video_pipe.v
input			reg_clear_resv_pkt_cnt_sp_ls_pipe3;// To u_as6d_app_video_pipe of as6d_app_video_pipe.v
input			reg_clear_resv_pkt_cnt_sp_ls_pipe4;// To u_as6d_app_video_pipe of as6d_app_video_pipe.v
input			reg_clear_resv_pkt_cnt_sp_ls_pipe5;// To u_as6d_app_video_pipe of as6d_app_video_pipe.v
input			reg_clear_resv_pkt_cnt_sp_ls_pipe6;// To u_as6d_app_video_pipe of as6d_app_video_pipe.v
input			reg_clear_resv_pkt_cnt_sp_ls_pipe7;// To u_as6d_app_video_pipe of as6d_app_video_pipe.v
input			reg_clear_send_pkt_cnt_lp_pf_aggr0;// To u_as6d_app_aggregator of as6d_app_aggr.v
input			reg_clear_send_pkt_cnt_lp_pf_aggr1;// To u_as6d_app_aggregator of as6d_app_aggr.v
input			reg_clear_send_pkt_cnt_lp_pf_aggr2;// To u_as6d_app_aggregator of as6d_app_aggr.v
input			reg_clear_send_pkt_cnt_lp_pf_aggr3;// To u_as6d_app_aggregator of as6d_app_aggr.v
input			reg_clear_send_pkt_cnt_lp_ph_aggr0;// To u_as6d_app_aggregator of as6d_app_aggr.v
input			reg_clear_send_pkt_cnt_lp_ph_aggr1;// To u_as6d_app_aggregator of as6d_app_aggr.v
input			reg_clear_send_pkt_cnt_lp_ph_aggr2;// To u_as6d_app_aggregator of as6d_app_aggr.v
input			reg_clear_send_pkt_cnt_lp_ph_aggr3;// To u_as6d_app_aggregator of as6d_app_aggr.v
input			reg_clear_send_pkt_cnt_sp_fe_aggr0;// To u_as6d_app_aggregator of as6d_app_aggr.v
input			reg_clear_send_pkt_cnt_sp_fe_aggr1;// To u_as6d_app_aggregator of as6d_app_aggr.v
input			reg_clear_send_pkt_cnt_sp_fe_aggr2;// To u_as6d_app_aggregator of as6d_app_aggr.v
input			reg_clear_send_pkt_cnt_sp_fe_aggr3;// To u_as6d_app_aggregator of as6d_app_aggr.v
input			reg_clear_send_pkt_cnt_sp_fs_aggr0;// To u_as6d_app_aggregator of as6d_app_aggr.v
input			reg_clear_send_pkt_cnt_sp_fs_aggr1;// To u_as6d_app_aggregator of as6d_app_aggr.v
input			reg_clear_send_pkt_cnt_sp_fs_aggr2;// To u_as6d_app_aggregator of as6d_app_aggr.v
input			reg_clear_send_pkt_cnt_sp_fs_aggr3;// To u_as6d_app_aggregator of as6d_app_aggr.v
input			reg_clear_send_pkt_cnt_sp_le_aggr0;// To u_as6d_app_aggregator of as6d_app_aggr.v
input			reg_clear_send_pkt_cnt_sp_le_aggr1;// To u_as6d_app_aggregator of as6d_app_aggr.v
input			reg_clear_send_pkt_cnt_sp_le_aggr2;// To u_as6d_app_aggregator of as6d_app_aggr.v
input			reg_clear_send_pkt_cnt_sp_le_aggr3;// To u_as6d_app_aggregator of as6d_app_aggr.v
input			reg_clear_send_pkt_cnt_sp_ls_aggr0;// To u_as6d_app_aggregator of as6d_app_aggr.v
input			reg_clear_send_pkt_cnt_sp_ls_aggr1;// To u_as6d_app_aggregator of as6d_app_aggr.v
input			reg_clear_send_pkt_cnt_sp_ls_aggr2;// To u_as6d_app_aggregator of as6d_app_aggr.v
input			reg_clear_send_pkt_cnt_sp_ls_aggr3;// To u_as6d_app_aggregator of as6d_app_aggr.v
input [15:0]		reg_dbg_pkt_num_nonzero_and_fifo_empty_threshold;// To u_as6d_app_video_pipe of as6d_app_video_pipe.v
input [15:0]		reg_dbg_pkt_num_nonzero_threshold;// To u_as6d_app_video_pipe of as6d_app_video_pipe.v
input			reg_delete_lp_depend_on_wc_mux;// To u_as6d_app_aggregator of as6d_app_aggr.v
input [9:0]		reg_dft_sync_tpram_config;// To u_as6d_app_video_pipe of as6d_app_video_pipe.v
input [8:0]		reg_dft_tpram_config;	// To u_as6d_app_video_pipe of as6d_app_video_pipe.v
input [7:0]		reg_drop_mapping_fault_pkt;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input			reg_last_byte_header_down_mux;// To u_as6d_app_video_pipe of as6d_app_video_pipe.v
input [6:0]		reg_mem_dt1_selz_mep0;	// To u_as6d_app_pkt_filter of as6d_app_pkt_filter.v
input [6:0]		reg_mem_dt1_selz_mep1;	// To u_as6d_app_pkt_filter of as6d_app_pkt_filter.v
input [6:0]		reg_mem_dt1_selz_mep2;	// To u_as6d_app_pkt_filter of as6d_app_pkt_filter.v
input [6:0]		reg_mem_dt1_selz_mep3;	// To u_as6d_app_pkt_filter of as6d_app_pkt_filter.v
input [6:0]		reg_mem_dt2_selz_mep0;	// To u_as6d_app_pkt_filter of as6d_app_pkt_filter.v
input [6:0]		reg_mem_dt2_selz_mep1;	// To u_as6d_app_pkt_filter of as6d_app_pkt_filter.v
input [6:0]		reg_mem_dt2_selz_mep2;	// To u_as6d_app_pkt_filter of as6d_app_pkt_filter.v
input [6:0]		reg_mem_dt2_selz_mep3;	// To u_as6d_app_pkt_filter of as6d_app_pkt_filter.v
input			reg_mem_dt3_selz_en_mep0;// To u_as6d_app_pkt_filter of as6d_app_pkt_filter.v
input			reg_mem_dt3_selz_en_mep1;// To u_as6d_app_pkt_filter of as6d_app_pkt_filter.v
input			reg_mem_dt3_selz_en_mep2;// To u_as6d_app_pkt_filter of as6d_app_pkt_filter.v
input			reg_mem_dt3_selz_en_mep3;// To u_as6d_app_pkt_filter of as6d_app_pkt_filter.v
input [7:0]		reg_mem_dt3_selz_mep0;	// To u_as6d_app_pkt_filter of as6d_app_pkt_filter.v
input [7:0]		reg_mem_dt3_selz_mep1;	// To u_as6d_app_pkt_filter of as6d_app_pkt_filter.v
input [7:0]		reg_mem_dt3_selz_mep2;	// To u_as6d_app_pkt_filter of as6d_app_pkt_filter.v
input [7:0]		reg_mem_dt3_selz_mep3;	// To u_as6d_app_pkt_filter of as6d_app_pkt_filter.v
input			reg_mem_dt4_selz_en_mep0;// To u_as6d_app_pkt_filter of as6d_app_pkt_filter.v
input			reg_mem_dt4_selz_en_mep1;// To u_as6d_app_pkt_filter of as6d_app_pkt_filter.v
input			reg_mem_dt4_selz_en_mep2;// To u_as6d_app_pkt_filter of as6d_app_pkt_filter.v
input			reg_mem_dt4_selz_en_mep3;// To u_as6d_app_pkt_filter of as6d_app_pkt_filter.v
input [7:0]		reg_mem_dt4_selz_mep0;	// To u_as6d_app_pkt_filter of as6d_app_pkt_filter.v
input [7:0]		reg_mem_dt4_selz_mep1;	// To u_as6d_app_pkt_filter of as6d_app_pkt_filter.v
input [7:0]		reg_mem_dt4_selz_mep2;	// To u_as6d_app_pkt_filter of as6d_app_pkt_filter.v
input [7:0]		reg_mem_dt4_selz_mep3;	// To u_as6d_app_pkt_filter of as6d_app_pkt_filter.v
input [6:0]		reg_mem_dt7_selz_mep0;	// To u_as6d_app_pkt_filter of as6d_app_pkt_filter.v
input [6:0]		reg_mem_dt7_selz_mep1;	// To u_as6d_app_pkt_filter of as6d_app_pkt_filter.v
input [6:0]		reg_mem_dt7_selz_mep2;	// To u_as6d_app_pkt_filter of as6d_app_pkt_filter.v
input [6:0]		reg_mem_dt7_selz_mep3;	// To u_as6d_app_pkt_filter of as6d_app_pkt_filter.v
input [6:0]		reg_mem_dt8_selz_mep0;	// To u_as6d_app_pkt_filter of as6d_app_pkt_filter.v
input [6:0]		reg_mem_dt8_selz_mep1;	// To u_as6d_app_pkt_filter of as6d_app_pkt_filter.v
input [6:0]		reg_mem_dt8_selz_mep2;	// To u_as6d_app_pkt_filter of as6d_app_pkt_filter.v
input [6:0]		reg_mem_dt8_selz_mep3;	// To u_as6d_app_pkt_filter of as6d_app_pkt_filter.v
input			reg_mep0_tdi_en;	// To u_as6d_app_pkt_filter of as6d_app_pkt_filter.v
input			reg_mep0_tdi_en_force;	// To u_as6d_app_pkt_filter of as6d_app_pkt_filter.v
input			reg_mep1_tdi_en;	// To u_as6d_app_pkt_filter of as6d_app_pkt_filter.v
input			reg_mep1_tdi_en_force;	// To u_as6d_app_pkt_filter of as6d_app_pkt_filter.v
input			reg_mep2_tdi_en;	// To u_as6d_app_pkt_filter of as6d_app_pkt_filter.v
input			reg_mep2_tdi_en_force;	// To u_as6d_app_pkt_filter of as6d_app_pkt_filter.v
input			reg_mep3_tdi_en;	// To u_as6d_app_pkt_filter of as6d_app_pkt_filter.v
input			reg_mep3_tdi_en_force;	// To u_as6d_app_pkt_filter of as6d_app_pkt_filter.v
input			reg_pipe0_drop_ls_le_pkt;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [3:0]		reg_pipe0_map0_aggr_id;	// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [5:0]		reg_pipe0_map0_dt_dest;	// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [5:0]		reg_pipe0_map0_dt_source;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [1:0]		reg_pipe0_map0_vc_dest;	// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [1:0]		reg_pipe0_map0_vc_source;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [3:0]		reg_pipe0_map10_aggr_id;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [5:0]		reg_pipe0_map10_dt_dest;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [5:0]		reg_pipe0_map10_dt_source;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [1:0]		reg_pipe0_map10_vc_dest;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [1:0]		reg_pipe0_map10_vc_source;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [3:0]		reg_pipe0_map11_aggr_id;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [5:0]		reg_pipe0_map11_dt_dest;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [5:0]		reg_pipe0_map11_dt_source;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [1:0]		reg_pipe0_map11_vc_dest;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [1:0]		reg_pipe0_map11_vc_source;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [3:0]		reg_pipe0_map12_aggr_id;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [5:0]		reg_pipe0_map12_dt_dest;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [5:0]		reg_pipe0_map12_dt_source;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [1:0]		reg_pipe0_map12_vc_dest;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [1:0]		reg_pipe0_map12_vc_source;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [3:0]		reg_pipe0_map13_aggr_id;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [5:0]		reg_pipe0_map13_dt_dest;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [5:0]		reg_pipe0_map13_dt_source;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [1:0]		reg_pipe0_map13_vc_dest;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [1:0]		reg_pipe0_map13_vc_source;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [3:0]		reg_pipe0_map14_aggr_id;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [5:0]		reg_pipe0_map14_dt_dest;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [5:0]		reg_pipe0_map14_dt_source;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [1:0]		reg_pipe0_map14_vc_dest;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [1:0]		reg_pipe0_map14_vc_source;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [3:0]		reg_pipe0_map15_aggr_id;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [5:0]		reg_pipe0_map15_dt_dest;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [5:0]		reg_pipe0_map15_dt_source;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [1:0]		reg_pipe0_map15_vc_dest;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [1:0]		reg_pipe0_map15_vc_source;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [3:0]		reg_pipe0_map1_aggr_id;	// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [5:0]		reg_pipe0_map1_dt_dest;	// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [5:0]		reg_pipe0_map1_dt_source;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [1:0]		reg_pipe0_map1_vc_dest;	// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [1:0]		reg_pipe0_map1_vc_source;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [3:0]		reg_pipe0_map2_aggr_id;	// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [5:0]		reg_pipe0_map2_dt_dest;	// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [5:0]		reg_pipe0_map2_dt_source;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [1:0]		reg_pipe0_map2_vc_dest;	// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [1:0]		reg_pipe0_map2_vc_source;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [3:0]		reg_pipe0_map3_aggr_id;	// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [5:0]		reg_pipe0_map3_dt_dest;	// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [5:0]		reg_pipe0_map3_dt_source;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [1:0]		reg_pipe0_map3_vc_dest;	// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [1:0]		reg_pipe0_map3_vc_source;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [3:0]		reg_pipe0_map4_aggr_id;	// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [5:0]		reg_pipe0_map4_dt_dest;	// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [5:0]		reg_pipe0_map4_dt_source;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [1:0]		reg_pipe0_map4_vc_dest;	// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [1:0]		reg_pipe0_map4_vc_source;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [3:0]		reg_pipe0_map5_aggr_id;	// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [5:0]		reg_pipe0_map5_dt_dest;	// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [5:0]		reg_pipe0_map5_dt_source;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [1:0]		reg_pipe0_map5_vc_dest;	// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [1:0]		reg_pipe0_map5_vc_source;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [3:0]		reg_pipe0_map6_aggr_id;	// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [5:0]		reg_pipe0_map6_dt_dest;	// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [5:0]		reg_pipe0_map6_dt_source;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [1:0]		reg_pipe0_map6_vc_dest;	// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [1:0]		reg_pipe0_map6_vc_source;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [3:0]		reg_pipe0_map7_aggr_id;	// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [5:0]		reg_pipe0_map7_dt_dest;	// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [5:0]		reg_pipe0_map7_dt_source;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [1:0]		reg_pipe0_map7_vc_dest;	// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [1:0]		reg_pipe0_map7_vc_source;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [3:0]		reg_pipe0_map8_aggr_id;	// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [5:0]		reg_pipe0_map8_dt_dest;	// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [5:0]		reg_pipe0_map8_dt_source;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [1:0]		reg_pipe0_map8_vc_dest;	// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [1:0]		reg_pipe0_map8_vc_source;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [3:0]		reg_pipe0_map9_aggr_id;	// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [5:0]		reg_pipe0_map9_dt_dest;	// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [5:0]		reg_pipe0_map9_dt_source;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [1:0]		reg_pipe0_map9_vc_dest;	// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [1:0]		reg_pipe0_map9_vc_source;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [15:0]		reg_pipe0_map_en;	// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [1:0]		reg_pipe0_wr_mode;	// To u_as6d_app_sync of as6d_app_sync.v
input			reg_pipe1_drop_ls_le_pkt;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [3:0]		reg_pipe1_map0_aggr_id;	// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [5:0]		reg_pipe1_map0_dt_dest;	// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [5:0]		reg_pipe1_map0_dt_source;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [1:0]		reg_pipe1_map0_vc_dest;	// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [1:0]		reg_pipe1_map0_vc_source;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [3:0]		reg_pipe1_map10_aggr_id;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [5:0]		reg_pipe1_map10_dt_dest;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [5:0]		reg_pipe1_map10_dt_source;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [1:0]		reg_pipe1_map10_vc_dest;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [1:0]		reg_pipe1_map10_vc_source;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [3:0]		reg_pipe1_map11_aggr_id;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [5:0]		reg_pipe1_map11_dt_dest;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [5:0]		reg_pipe1_map11_dt_source;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [1:0]		reg_pipe1_map11_vc_dest;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [1:0]		reg_pipe1_map11_vc_source;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [3:0]		reg_pipe1_map12_aggr_id;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [5:0]		reg_pipe1_map12_dt_dest;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [5:0]		reg_pipe1_map12_dt_source;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [1:0]		reg_pipe1_map12_vc_dest;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [1:0]		reg_pipe1_map12_vc_source;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [3:0]		reg_pipe1_map13_aggr_id;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [5:0]		reg_pipe1_map13_dt_dest;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [5:0]		reg_pipe1_map13_dt_source;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [1:0]		reg_pipe1_map13_vc_dest;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [1:0]		reg_pipe1_map13_vc_source;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [3:0]		reg_pipe1_map14_aggr_id;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [5:0]		reg_pipe1_map14_dt_dest;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [5:0]		reg_pipe1_map14_dt_source;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [1:0]		reg_pipe1_map14_vc_dest;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [1:0]		reg_pipe1_map14_vc_source;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [3:0]		reg_pipe1_map15_aggr_id;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [5:0]		reg_pipe1_map15_dt_dest;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [5:0]		reg_pipe1_map15_dt_source;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [1:0]		reg_pipe1_map15_vc_dest;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [1:0]		reg_pipe1_map15_vc_source;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [3:0]		reg_pipe1_map1_aggr_id;	// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [5:0]		reg_pipe1_map1_dt_dest;	// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [5:0]		reg_pipe1_map1_dt_source;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [1:0]		reg_pipe1_map1_vc_dest;	// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [1:0]		reg_pipe1_map1_vc_source;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [3:0]		reg_pipe1_map2_aggr_id;	// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [5:0]		reg_pipe1_map2_dt_dest;	// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [5:0]		reg_pipe1_map2_dt_source;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [1:0]		reg_pipe1_map2_vc_dest;	// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [1:0]		reg_pipe1_map2_vc_source;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [3:0]		reg_pipe1_map3_aggr_id;	// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [5:0]		reg_pipe1_map3_dt_dest;	// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [5:0]		reg_pipe1_map3_dt_source;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [1:0]		reg_pipe1_map3_vc_dest;	// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [1:0]		reg_pipe1_map3_vc_source;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [3:0]		reg_pipe1_map4_aggr_id;	// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [5:0]		reg_pipe1_map4_dt_dest;	// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [5:0]		reg_pipe1_map4_dt_source;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [1:0]		reg_pipe1_map4_vc_dest;	// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [1:0]		reg_pipe1_map4_vc_source;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [3:0]		reg_pipe1_map5_aggr_id;	// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [5:0]		reg_pipe1_map5_dt_dest;	// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [5:0]		reg_pipe1_map5_dt_source;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [1:0]		reg_pipe1_map5_vc_dest;	// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [1:0]		reg_pipe1_map5_vc_source;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [3:0]		reg_pipe1_map6_aggr_id;	// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [5:0]		reg_pipe1_map6_dt_dest;	// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [5:0]		reg_pipe1_map6_dt_source;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [1:0]		reg_pipe1_map6_vc_dest;	// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [1:0]		reg_pipe1_map6_vc_source;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [3:0]		reg_pipe1_map7_aggr_id;	// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [5:0]		reg_pipe1_map7_dt_dest;	// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [5:0]		reg_pipe1_map7_dt_source;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [1:0]		reg_pipe1_map7_vc_dest;	// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [1:0]		reg_pipe1_map7_vc_source;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [3:0]		reg_pipe1_map8_aggr_id;	// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [5:0]		reg_pipe1_map8_dt_dest;	// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [5:0]		reg_pipe1_map8_dt_source;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [1:0]		reg_pipe1_map8_vc_dest;	// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [1:0]		reg_pipe1_map8_vc_source;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [3:0]		reg_pipe1_map9_aggr_id;	// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [5:0]		reg_pipe1_map9_dt_dest;	// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [5:0]		reg_pipe1_map9_dt_source;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [1:0]		reg_pipe1_map9_vc_dest;	// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [1:0]		reg_pipe1_map9_vc_source;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [15:0]		reg_pipe1_map_en;	// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [1:0]		reg_pipe1_wr_mode;	// To u_as6d_app_sync of as6d_app_sync.v
input			reg_pipe2_drop_ls_le_pkt;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [3:0]		reg_pipe2_map0_aggr_id;	// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [5:0]		reg_pipe2_map0_dt_dest;	// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [5:0]		reg_pipe2_map0_dt_source;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [1:0]		reg_pipe2_map0_vc_dest;	// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [1:0]		reg_pipe2_map0_vc_source;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [3:0]		reg_pipe2_map10_aggr_id;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [5:0]		reg_pipe2_map10_dt_dest;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [5:0]		reg_pipe2_map10_dt_source;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [1:0]		reg_pipe2_map10_vc_dest;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [1:0]		reg_pipe2_map10_vc_source;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [3:0]		reg_pipe2_map11_aggr_id;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [5:0]		reg_pipe2_map11_dt_dest;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [5:0]		reg_pipe2_map11_dt_source;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [1:0]		reg_pipe2_map11_vc_dest;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [1:0]		reg_pipe2_map11_vc_source;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [3:0]		reg_pipe2_map12_aggr_id;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [5:0]		reg_pipe2_map12_dt_dest;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [5:0]		reg_pipe2_map12_dt_source;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [1:0]		reg_pipe2_map12_vc_dest;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [1:0]		reg_pipe2_map12_vc_source;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [3:0]		reg_pipe2_map13_aggr_id;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [5:0]		reg_pipe2_map13_dt_dest;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [5:0]		reg_pipe2_map13_dt_source;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [1:0]		reg_pipe2_map13_vc_dest;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [1:0]		reg_pipe2_map13_vc_source;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [3:0]		reg_pipe2_map14_aggr_id;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [5:0]		reg_pipe2_map14_dt_dest;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [5:0]		reg_pipe2_map14_dt_source;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [1:0]		reg_pipe2_map14_vc_dest;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [1:0]		reg_pipe2_map14_vc_source;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [3:0]		reg_pipe2_map15_aggr_id;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [5:0]		reg_pipe2_map15_dt_dest;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [5:0]		reg_pipe2_map15_dt_source;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [1:0]		reg_pipe2_map15_vc_dest;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [1:0]		reg_pipe2_map15_vc_source;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [3:0]		reg_pipe2_map1_aggr_id;	// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [5:0]		reg_pipe2_map1_dt_dest;	// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [5:0]		reg_pipe2_map1_dt_source;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [1:0]		reg_pipe2_map1_vc_dest;	// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [1:0]		reg_pipe2_map1_vc_source;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [3:0]		reg_pipe2_map2_aggr_id;	// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [5:0]		reg_pipe2_map2_dt_dest;	// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [5:0]		reg_pipe2_map2_dt_source;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [1:0]		reg_pipe2_map2_vc_dest;	// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [1:0]		reg_pipe2_map2_vc_source;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [3:0]		reg_pipe2_map3_aggr_id;	// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [5:0]		reg_pipe2_map3_dt_dest;	// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [5:0]		reg_pipe2_map3_dt_source;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [1:0]		reg_pipe2_map3_vc_dest;	// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [1:0]		reg_pipe2_map3_vc_source;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [3:0]		reg_pipe2_map4_aggr_id;	// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [5:0]		reg_pipe2_map4_dt_dest;	// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [5:0]		reg_pipe2_map4_dt_source;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [1:0]		reg_pipe2_map4_vc_dest;	// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [1:0]		reg_pipe2_map4_vc_source;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [3:0]		reg_pipe2_map5_aggr_id;	// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [5:0]		reg_pipe2_map5_dt_dest;	// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [5:0]		reg_pipe2_map5_dt_source;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [1:0]		reg_pipe2_map5_vc_dest;	// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [1:0]		reg_pipe2_map5_vc_source;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [3:0]		reg_pipe2_map6_aggr_id;	// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [5:0]		reg_pipe2_map6_dt_dest;	// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [5:0]		reg_pipe2_map6_dt_source;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [1:0]		reg_pipe2_map6_vc_dest;	// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [1:0]		reg_pipe2_map6_vc_source;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [3:0]		reg_pipe2_map7_aggr_id;	// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [5:0]		reg_pipe2_map7_dt_dest;	// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [5:0]		reg_pipe2_map7_dt_source;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [1:0]		reg_pipe2_map7_vc_dest;	// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [1:0]		reg_pipe2_map7_vc_source;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [3:0]		reg_pipe2_map8_aggr_id;	// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [5:0]		reg_pipe2_map8_dt_dest;	// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [5:0]		reg_pipe2_map8_dt_source;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [1:0]		reg_pipe2_map8_vc_dest;	// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [1:0]		reg_pipe2_map8_vc_source;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [3:0]		reg_pipe2_map9_aggr_id;	// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [5:0]		reg_pipe2_map9_dt_dest;	// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [5:0]		reg_pipe2_map9_dt_source;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [1:0]		reg_pipe2_map9_vc_dest;	// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [1:0]		reg_pipe2_map9_vc_source;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [15:0]		reg_pipe2_map_en;	// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [1:0]		reg_pipe2_wr_mode;	// To u_as6d_app_sync of as6d_app_sync.v
input			reg_pipe3_drop_ls_le_pkt;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [3:0]		reg_pipe3_map0_aggr_id;	// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [5:0]		reg_pipe3_map0_dt_dest;	// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [5:0]		reg_pipe3_map0_dt_source;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [1:0]		reg_pipe3_map0_vc_dest;	// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [1:0]		reg_pipe3_map0_vc_source;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [3:0]		reg_pipe3_map10_aggr_id;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [5:0]		reg_pipe3_map10_dt_dest;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [5:0]		reg_pipe3_map10_dt_source;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [1:0]		reg_pipe3_map10_vc_dest;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [1:0]		reg_pipe3_map10_vc_source;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [3:0]		reg_pipe3_map11_aggr_id;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [5:0]		reg_pipe3_map11_dt_dest;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [5:0]		reg_pipe3_map11_dt_source;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [1:0]		reg_pipe3_map11_vc_dest;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [1:0]		reg_pipe3_map11_vc_source;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [3:0]		reg_pipe3_map12_aggr_id;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [5:0]		reg_pipe3_map12_dt_dest;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [5:0]		reg_pipe3_map12_dt_source;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [1:0]		reg_pipe3_map12_vc_dest;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [1:0]		reg_pipe3_map12_vc_source;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [3:0]		reg_pipe3_map13_aggr_id;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [5:0]		reg_pipe3_map13_dt_dest;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [5:0]		reg_pipe3_map13_dt_source;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [1:0]		reg_pipe3_map13_vc_dest;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [1:0]		reg_pipe3_map13_vc_source;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [3:0]		reg_pipe3_map14_aggr_id;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [5:0]		reg_pipe3_map14_dt_dest;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [5:0]		reg_pipe3_map14_dt_source;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [1:0]		reg_pipe3_map14_vc_dest;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [1:0]		reg_pipe3_map14_vc_source;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [3:0]		reg_pipe3_map15_aggr_id;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [5:0]		reg_pipe3_map15_dt_dest;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [5:0]		reg_pipe3_map15_dt_source;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [1:0]		reg_pipe3_map15_vc_dest;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [1:0]		reg_pipe3_map15_vc_source;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [3:0]		reg_pipe3_map1_aggr_id;	// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [5:0]		reg_pipe3_map1_dt_dest;	// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [5:0]		reg_pipe3_map1_dt_source;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [1:0]		reg_pipe3_map1_vc_dest;	// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [1:0]		reg_pipe3_map1_vc_source;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [3:0]		reg_pipe3_map2_aggr_id;	// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [5:0]		reg_pipe3_map2_dt_dest;	// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [5:0]		reg_pipe3_map2_dt_source;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [1:0]		reg_pipe3_map2_vc_dest;	// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [1:0]		reg_pipe3_map2_vc_source;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [3:0]		reg_pipe3_map3_aggr_id;	// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [5:0]		reg_pipe3_map3_dt_dest;	// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [5:0]		reg_pipe3_map3_dt_source;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [1:0]		reg_pipe3_map3_vc_dest;	// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [1:0]		reg_pipe3_map3_vc_source;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [3:0]		reg_pipe3_map4_aggr_id;	// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [5:0]		reg_pipe3_map4_dt_dest;	// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [5:0]		reg_pipe3_map4_dt_source;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [1:0]		reg_pipe3_map4_vc_dest;	// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [1:0]		reg_pipe3_map4_vc_source;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [3:0]		reg_pipe3_map5_aggr_id;	// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [5:0]		reg_pipe3_map5_dt_dest;	// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [5:0]		reg_pipe3_map5_dt_source;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [1:0]		reg_pipe3_map5_vc_dest;	// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [1:0]		reg_pipe3_map5_vc_source;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [3:0]		reg_pipe3_map6_aggr_id;	// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [5:0]		reg_pipe3_map6_dt_dest;	// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [5:0]		reg_pipe3_map6_dt_source;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [1:0]		reg_pipe3_map6_vc_dest;	// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [1:0]		reg_pipe3_map6_vc_source;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [3:0]		reg_pipe3_map7_aggr_id;	// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [5:0]		reg_pipe3_map7_dt_dest;	// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [5:0]		reg_pipe3_map7_dt_source;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [1:0]		reg_pipe3_map7_vc_dest;	// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [1:0]		reg_pipe3_map7_vc_source;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [3:0]		reg_pipe3_map8_aggr_id;	// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [5:0]		reg_pipe3_map8_dt_dest;	// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [5:0]		reg_pipe3_map8_dt_source;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [1:0]		reg_pipe3_map8_vc_dest;	// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [1:0]		reg_pipe3_map8_vc_source;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [3:0]		reg_pipe3_map9_aggr_id;	// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [5:0]		reg_pipe3_map9_dt_dest;	// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [5:0]		reg_pipe3_map9_dt_source;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [1:0]		reg_pipe3_map9_vc_dest;	// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [1:0]		reg_pipe3_map9_vc_source;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [15:0]		reg_pipe3_map_en;	// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [1:0]		reg_pipe3_wr_mode;	// To u_as6d_app_sync of as6d_app_sync.v
input			reg_pipe4_drop_ls_le_pkt;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [3:0]		reg_pipe4_map0_aggr_id;	// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [5:0]		reg_pipe4_map0_dt_dest;	// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [5:0]		reg_pipe4_map0_dt_source;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [1:0]		reg_pipe4_map0_vc_dest;	// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [1:0]		reg_pipe4_map0_vc_source;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [3:0]		reg_pipe4_map10_aggr_id;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [5:0]		reg_pipe4_map10_dt_dest;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [5:0]		reg_pipe4_map10_dt_source;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [1:0]		reg_pipe4_map10_vc_dest;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [1:0]		reg_pipe4_map10_vc_source;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [3:0]		reg_pipe4_map11_aggr_id;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [5:0]		reg_pipe4_map11_dt_dest;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [5:0]		reg_pipe4_map11_dt_source;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [1:0]		reg_pipe4_map11_vc_dest;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [1:0]		reg_pipe4_map11_vc_source;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [3:0]		reg_pipe4_map12_aggr_id;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [5:0]		reg_pipe4_map12_dt_dest;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [5:0]		reg_pipe4_map12_dt_source;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [1:0]		reg_pipe4_map12_vc_dest;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [1:0]		reg_pipe4_map12_vc_source;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [3:0]		reg_pipe4_map13_aggr_id;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [5:0]		reg_pipe4_map13_dt_dest;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [5:0]		reg_pipe4_map13_dt_source;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [1:0]		reg_pipe4_map13_vc_dest;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [1:0]		reg_pipe4_map13_vc_source;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [3:0]		reg_pipe4_map14_aggr_id;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [5:0]		reg_pipe4_map14_dt_dest;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [5:0]		reg_pipe4_map14_dt_source;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [1:0]		reg_pipe4_map14_vc_dest;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [1:0]		reg_pipe4_map14_vc_source;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [3:0]		reg_pipe4_map15_aggr_id;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [5:0]		reg_pipe4_map15_dt_dest;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [5:0]		reg_pipe4_map15_dt_source;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [1:0]		reg_pipe4_map15_vc_dest;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [1:0]		reg_pipe4_map15_vc_source;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [3:0]		reg_pipe4_map1_aggr_id;	// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [5:0]		reg_pipe4_map1_dt_dest;	// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [5:0]		reg_pipe4_map1_dt_source;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [1:0]		reg_pipe4_map1_vc_dest;	// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [1:0]		reg_pipe4_map1_vc_source;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [3:0]		reg_pipe4_map2_aggr_id;	// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [5:0]		reg_pipe4_map2_dt_dest;	// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [5:0]		reg_pipe4_map2_dt_source;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [1:0]		reg_pipe4_map2_vc_dest;	// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [1:0]		reg_pipe4_map2_vc_source;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [3:0]		reg_pipe4_map3_aggr_id;	// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [5:0]		reg_pipe4_map3_dt_dest;	// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [5:0]		reg_pipe4_map3_dt_source;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [1:0]		reg_pipe4_map3_vc_dest;	// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [1:0]		reg_pipe4_map3_vc_source;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [3:0]		reg_pipe4_map4_aggr_id;	// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [5:0]		reg_pipe4_map4_dt_dest;	// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [5:0]		reg_pipe4_map4_dt_source;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [1:0]		reg_pipe4_map4_vc_dest;	// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [1:0]		reg_pipe4_map4_vc_source;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [3:0]		reg_pipe4_map5_aggr_id;	// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [5:0]		reg_pipe4_map5_dt_dest;	// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [5:0]		reg_pipe4_map5_dt_source;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [1:0]		reg_pipe4_map5_vc_dest;	// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [1:0]		reg_pipe4_map5_vc_source;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [3:0]		reg_pipe4_map6_aggr_id;	// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [5:0]		reg_pipe4_map6_dt_dest;	// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [5:0]		reg_pipe4_map6_dt_source;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [1:0]		reg_pipe4_map6_vc_dest;	// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [1:0]		reg_pipe4_map6_vc_source;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [3:0]		reg_pipe4_map7_aggr_id;	// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [5:0]		reg_pipe4_map7_dt_dest;	// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [5:0]		reg_pipe4_map7_dt_source;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [1:0]		reg_pipe4_map7_vc_dest;	// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [1:0]		reg_pipe4_map7_vc_source;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [3:0]		reg_pipe4_map8_aggr_id;	// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [5:0]		reg_pipe4_map8_dt_dest;	// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [5:0]		reg_pipe4_map8_dt_source;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [1:0]		reg_pipe4_map8_vc_dest;	// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [1:0]		reg_pipe4_map8_vc_source;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [3:0]		reg_pipe4_map9_aggr_id;	// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [5:0]		reg_pipe4_map9_dt_dest;	// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [5:0]		reg_pipe4_map9_dt_source;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [1:0]		reg_pipe4_map9_vc_dest;	// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [1:0]		reg_pipe4_map9_vc_source;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [15:0]		reg_pipe4_map_en;	// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [1:0]		reg_pipe4_wr_mode;	// To u_as6d_app_sync of as6d_app_sync.v
input			reg_pipe5_drop_ls_le_pkt;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [3:0]		reg_pipe5_map0_aggr_id;	// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [5:0]		reg_pipe5_map0_dt_dest;	// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [5:0]		reg_pipe5_map0_dt_source;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [1:0]		reg_pipe5_map0_vc_dest;	// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [1:0]		reg_pipe5_map0_vc_source;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [3:0]		reg_pipe5_map10_aggr_id;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [5:0]		reg_pipe5_map10_dt_dest;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [5:0]		reg_pipe5_map10_dt_source;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [1:0]		reg_pipe5_map10_vc_dest;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [1:0]		reg_pipe5_map10_vc_source;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [3:0]		reg_pipe5_map11_aggr_id;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [5:0]		reg_pipe5_map11_dt_dest;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [5:0]		reg_pipe5_map11_dt_source;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [1:0]		reg_pipe5_map11_vc_dest;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [1:0]		reg_pipe5_map11_vc_source;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [3:0]		reg_pipe5_map12_aggr_id;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [5:0]		reg_pipe5_map12_dt_dest;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [5:0]		reg_pipe5_map12_dt_source;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [1:0]		reg_pipe5_map12_vc_dest;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [1:0]		reg_pipe5_map12_vc_source;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [3:0]		reg_pipe5_map13_aggr_id;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [5:0]		reg_pipe5_map13_dt_dest;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [5:0]		reg_pipe5_map13_dt_source;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [1:0]		reg_pipe5_map13_vc_dest;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [1:0]		reg_pipe5_map13_vc_source;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [3:0]		reg_pipe5_map14_aggr_id;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [5:0]		reg_pipe5_map14_dt_dest;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [5:0]		reg_pipe5_map14_dt_source;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [1:0]		reg_pipe5_map14_vc_dest;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [1:0]		reg_pipe5_map14_vc_source;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [3:0]		reg_pipe5_map15_aggr_id;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [5:0]		reg_pipe5_map15_dt_dest;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [5:0]		reg_pipe5_map15_dt_source;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [1:0]		reg_pipe5_map15_vc_dest;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [1:0]		reg_pipe5_map15_vc_source;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [3:0]		reg_pipe5_map1_aggr_id;	// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [5:0]		reg_pipe5_map1_dt_dest;	// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [5:0]		reg_pipe5_map1_dt_source;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [1:0]		reg_pipe5_map1_vc_dest;	// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [1:0]		reg_pipe5_map1_vc_source;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [3:0]		reg_pipe5_map2_aggr_id;	// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [5:0]		reg_pipe5_map2_dt_dest;	// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [5:0]		reg_pipe5_map2_dt_source;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [1:0]		reg_pipe5_map2_vc_dest;	// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [1:0]		reg_pipe5_map2_vc_source;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [3:0]		reg_pipe5_map3_aggr_id;	// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [5:0]		reg_pipe5_map3_dt_dest;	// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [5:0]		reg_pipe5_map3_dt_source;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [1:0]		reg_pipe5_map3_vc_dest;	// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [1:0]		reg_pipe5_map3_vc_source;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [3:0]		reg_pipe5_map4_aggr_id;	// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [5:0]		reg_pipe5_map4_dt_dest;	// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [5:0]		reg_pipe5_map4_dt_source;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [1:0]		reg_pipe5_map4_vc_dest;	// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [1:0]		reg_pipe5_map4_vc_source;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [3:0]		reg_pipe5_map5_aggr_id;	// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [5:0]		reg_pipe5_map5_dt_dest;	// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [5:0]		reg_pipe5_map5_dt_source;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [1:0]		reg_pipe5_map5_vc_dest;	// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [1:0]		reg_pipe5_map5_vc_source;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [3:0]		reg_pipe5_map6_aggr_id;	// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [5:0]		reg_pipe5_map6_dt_dest;	// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [5:0]		reg_pipe5_map6_dt_source;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [1:0]		reg_pipe5_map6_vc_dest;	// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [1:0]		reg_pipe5_map6_vc_source;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [3:0]		reg_pipe5_map7_aggr_id;	// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [5:0]		reg_pipe5_map7_dt_dest;	// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [5:0]		reg_pipe5_map7_dt_source;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [1:0]		reg_pipe5_map7_vc_dest;	// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [1:0]		reg_pipe5_map7_vc_source;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [3:0]		reg_pipe5_map8_aggr_id;	// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [5:0]		reg_pipe5_map8_dt_dest;	// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [5:0]		reg_pipe5_map8_dt_source;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [1:0]		reg_pipe5_map8_vc_dest;	// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [1:0]		reg_pipe5_map8_vc_source;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [3:0]		reg_pipe5_map9_aggr_id;	// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [5:0]		reg_pipe5_map9_dt_dest;	// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [5:0]		reg_pipe5_map9_dt_source;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [1:0]		reg_pipe5_map9_vc_dest;	// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [1:0]		reg_pipe5_map9_vc_source;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [15:0]		reg_pipe5_map_en;	// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [1:0]		reg_pipe5_wr_mode;	// To u_as6d_app_sync of as6d_app_sync.v
input			reg_pipe6_drop_ls_le_pkt;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [3:0]		reg_pipe6_map0_aggr_id;	// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [5:0]		reg_pipe6_map0_dt_dest;	// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [5:0]		reg_pipe6_map0_dt_source;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [1:0]		reg_pipe6_map0_vc_dest;	// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [1:0]		reg_pipe6_map0_vc_source;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [3:0]		reg_pipe6_map10_aggr_id;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [5:0]		reg_pipe6_map10_dt_dest;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [5:0]		reg_pipe6_map10_dt_source;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [1:0]		reg_pipe6_map10_vc_dest;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [1:0]		reg_pipe6_map10_vc_source;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [3:0]		reg_pipe6_map11_aggr_id;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [5:0]		reg_pipe6_map11_dt_dest;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [5:0]		reg_pipe6_map11_dt_source;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [1:0]		reg_pipe6_map11_vc_dest;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [1:0]		reg_pipe6_map11_vc_source;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [3:0]		reg_pipe6_map12_aggr_id;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [5:0]		reg_pipe6_map12_dt_dest;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [5:0]		reg_pipe6_map12_dt_source;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [1:0]		reg_pipe6_map12_vc_dest;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [1:0]		reg_pipe6_map12_vc_source;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [3:0]		reg_pipe6_map13_aggr_id;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [5:0]		reg_pipe6_map13_dt_dest;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [5:0]		reg_pipe6_map13_dt_source;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [1:0]		reg_pipe6_map13_vc_dest;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [1:0]		reg_pipe6_map13_vc_source;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [3:0]		reg_pipe6_map14_aggr_id;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [5:0]		reg_pipe6_map14_dt_dest;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [5:0]		reg_pipe6_map14_dt_source;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [1:0]		reg_pipe6_map14_vc_dest;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [1:0]		reg_pipe6_map14_vc_source;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [3:0]		reg_pipe6_map15_aggr_id;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [5:0]		reg_pipe6_map15_dt_dest;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [5:0]		reg_pipe6_map15_dt_source;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [1:0]		reg_pipe6_map15_vc_dest;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [1:0]		reg_pipe6_map15_vc_source;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [3:0]		reg_pipe6_map1_aggr_id;	// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [5:0]		reg_pipe6_map1_dt_dest;	// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [5:0]		reg_pipe6_map1_dt_source;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [1:0]		reg_pipe6_map1_vc_dest;	// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [1:0]		reg_pipe6_map1_vc_source;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [3:0]		reg_pipe6_map2_aggr_id;	// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [5:0]		reg_pipe6_map2_dt_dest;	// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [5:0]		reg_pipe6_map2_dt_source;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [1:0]		reg_pipe6_map2_vc_dest;	// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [1:0]		reg_pipe6_map2_vc_source;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [3:0]		reg_pipe6_map3_aggr_id;	// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [5:0]		reg_pipe6_map3_dt_dest;	// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [5:0]		reg_pipe6_map3_dt_source;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [1:0]		reg_pipe6_map3_vc_dest;	// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [1:0]		reg_pipe6_map3_vc_source;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [3:0]		reg_pipe6_map4_aggr_id;	// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [5:0]		reg_pipe6_map4_dt_dest;	// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [5:0]		reg_pipe6_map4_dt_source;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [1:0]		reg_pipe6_map4_vc_dest;	// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [1:0]		reg_pipe6_map4_vc_source;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [3:0]		reg_pipe6_map5_aggr_id;	// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [5:0]		reg_pipe6_map5_dt_dest;	// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [5:0]		reg_pipe6_map5_dt_source;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [1:0]		reg_pipe6_map5_vc_dest;	// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [1:0]		reg_pipe6_map5_vc_source;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [3:0]		reg_pipe6_map6_aggr_id;	// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [5:0]		reg_pipe6_map6_dt_dest;	// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [5:0]		reg_pipe6_map6_dt_source;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [1:0]		reg_pipe6_map6_vc_dest;	// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [1:0]		reg_pipe6_map6_vc_source;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [3:0]		reg_pipe6_map7_aggr_id;	// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [5:0]		reg_pipe6_map7_dt_dest;	// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [5:0]		reg_pipe6_map7_dt_source;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [1:0]		reg_pipe6_map7_vc_dest;	// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [1:0]		reg_pipe6_map7_vc_source;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [3:0]		reg_pipe6_map8_aggr_id;	// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [5:0]		reg_pipe6_map8_dt_dest;	// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [5:0]		reg_pipe6_map8_dt_source;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [1:0]		reg_pipe6_map8_vc_dest;	// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [1:0]		reg_pipe6_map8_vc_source;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [3:0]		reg_pipe6_map9_aggr_id;	// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [5:0]		reg_pipe6_map9_dt_dest;	// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [5:0]		reg_pipe6_map9_dt_source;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [1:0]		reg_pipe6_map9_vc_dest;	// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [1:0]		reg_pipe6_map9_vc_source;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [15:0]		reg_pipe6_map_en;	// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [1:0]		reg_pipe6_wr_mode;	// To u_as6d_app_sync of as6d_app_sync.v
input			reg_pipe7_drop_ls_le_pkt;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [3:0]		reg_pipe7_map0_aggr_id;	// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [5:0]		reg_pipe7_map0_dt_dest;	// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [5:0]		reg_pipe7_map0_dt_source;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [1:0]		reg_pipe7_map0_vc_dest;	// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [1:0]		reg_pipe7_map0_vc_source;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [3:0]		reg_pipe7_map10_aggr_id;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [5:0]		reg_pipe7_map10_dt_dest;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [5:0]		reg_pipe7_map10_dt_source;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [1:0]		reg_pipe7_map10_vc_dest;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [1:0]		reg_pipe7_map10_vc_source;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [3:0]		reg_pipe7_map11_aggr_id;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [5:0]		reg_pipe7_map11_dt_dest;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [5:0]		reg_pipe7_map11_dt_source;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [1:0]		reg_pipe7_map11_vc_dest;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [1:0]		reg_pipe7_map11_vc_source;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [3:0]		reg_pipe7_map12_aggr_id;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [5:0]		reg_pipe7_map12_dt_dest;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [5:0]		reg_pipe7_map12_dt_source;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [1:0]		reg_pipe7_map12_vc_dest;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [1:0]		reg_pipe7_map12_vc_source;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [3:0]		reg_pipe7_map13_aggr_id;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [5:0]		reg_pipe7_map13_dt_dest;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [5:0]		reg_pipe7_map13_dt_source;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [1:0]		reg_pipe7_map13_vc_dest;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [1:0]		reg_pipe7_map13_vc_source;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [3:0]		reg_pipe7_map14_aggr_id;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [5:0]		reg_pipe7_map14_dt_dest;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [5:0]		reg_pipe7_map14_dt_source;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [1:0]		reg_pipe7_map14_vc_dest;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [1:0]		reg_pipe7_map14_vc_source;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [3:0]		reg_pipe7_map15_aggr_id;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [5:0]		reg_pipe7_map15_dt_dest;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [5:0]		reg_pipe7_map15_dt_source;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [1:0]		reg_pipe7_map15_vc_dest;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [1:0]		reg_pipe7_map15_vc_source;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [3:0]		reg_pipe7_map1_aggr_id;	// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [5:0]		reg_pipe7_map1_dt_dest;	// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [5:0]		reg_pipe7_map1_dt_source;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [1:0]		reg_pipe7_map1_vc_dest;	// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [1:0]		reg_pipe7_map1_vc_source;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [3:0]		reg_pipe7_map2_aggr_id;	// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [5:0]		reg_pipe7_map2_dt_dest;	// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [5:0]		reg_pipe7_map2_dt_source;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [1:0]		reg_pipe7_map2_vc_dest;	// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [1:0]		reg_pipe7_map2_vc_source;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [3:0]		reg_pipe7_map3_aggr_id;	// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [5:0]		reg_pipe7_map3_dt_dest;	// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [5:0]		reg_pipe7_map3_dt_source;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [1:0]		reg_pipe7_map3_vc_dest;	// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [1:0]		reg_pipe7_map3_vc_source;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [3:0]		reg_pipe7_map4_aggr_id;	// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [5:0]		reg_pipe7_map4_dt_dest;	// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [5:0]		reg_pipe7_map4_dt_source;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [1:0]		reg_pipe7_map4_vc_dest;	// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [1:0]		reg_pipe7_map4_vc_source;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [3:0]		reg_pipe7_map5_aggr_id;	// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [5:0]		reg_pipe7_map5_dt_dest;	// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [5:0]		reg_pipe7_map5_dt_source;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [1:0]		reg_pipe7_map5_vc_dest;	// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [1:0]		reg_pipe7_map5_vc_source;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [3:0]		reg_pipe7_map6_aggr_id;	// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [5:0]		reg_pipe7_map6_dt_dest;	// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [5:0]		reg_pipe7_map6_dt_source;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [1:0]		reg_pipe7_map6_vc_dest;	// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [1:0]		reg_pipe7_map6_vc_source;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [3:0]		reg_pipe7_map7_aggr_id;	// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [5:0]		reg_pipe7_map7_dt_dest;	// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [5:0]		reg_pipe7_map7_dt_source;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [1:0]		reg_pipe7_map7_vc_dest;	// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [1:0]		reg_pipe7_map7_vc_source;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [3:0]		reg_pipe7_map8_aggr_id;	// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [5:0]		reg_pipe7_map8_dt_dest;	// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [5:0]		reg_pipe7_map8_dt_source;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [1:0]		reg_pipe7_map8_vc_dest;	// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [1:0]		reg_pipe7_map8_vc_source;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [3:0]		reg_pipe7_map9_aggr_id;	// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [5:0]		reg_pipe7_map9_dt_dest;	// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [5:0]		reg_pipe7_map9_dt_source;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [1:0]		reg_pipe7_map9_vc_dest;	// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [1:0]		reg_pipe7_map9_vc_source;// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [15:0]		reg_pipe7_map_en;	// To u_as6d_app_pipe_route of as6d_app_pipe_route.v
input [1:0]		reg_pipe7_wr_mode;	// To u_as6d_app_sync of as6d_app_sync.v
input [3:0]		reg_pipe_fifo_full_clear;// To u_as6d_app_sync of as6d_app_sync.v
input [3:0]		reg_pipe_fifo_full_clear_last_four;// To u_as6d_app_sync of as6d_app_sync.v
input			reg_resv_pkt_match_lp_dt_en_pipe0;// To u_as6d_app_video_pipe of as6d_app_video_pipe.v
input			reg_resv_pkt_match_lp_dt_en_pipe1;// To u_as6d_app_video_pipe of as6d_app_video_pipe.v
input			reg_resv_pkt_match_lp_dt_en_pipe2;// To u_as6d_app_video_pipe of as6d_app_video_pipe.v
input			reg_resv_pkt_match_lp_dt_en_pipe3;// To u_as6d_app_video_pipe of as6d_app_video_pipe.v
input			reg_resv_pkt_match_lp_dt_en_pipe4;// To u_as6d_app_video_pipe of as6d_app_video_pipe.v
input			reg_resv_pkt_match_lp_dt_en_pipe5;// To u_as6d_app_video_pipe of as6d_app_video_pipe.v
input			reg_resv_pkt_match_lp_dt_en_pipe6;// To u_as6d_app_video_pipe of as6d_app_video_pipe.v
input			reg_resv_pkt_match_lp_dt_en_pipe7;// To u_as6d_app_video_pipe of as6d_app_video_pipe.v
input [5:0]		reg_resv_pkt_match_lp_dt_pipe0;// To u_as6d_app_video_pipe of as6d_app_video_pipe.v
input [5:0]		reg_resv_pkt_match_lp_dt_pipe1;// To u_as6d_app_video_pipe of as6d_app_video_pipe.v
input [5:0]		reg_resv_pkt_match_lp_dt_pipe2;// To u_as6d_app_video_pipe of as6d_app_video_pipe.v
input [5:0]		reg_resv_pkt_match_lp_dt_pipe3;// To u_as6d_app_video_pipe of as6d_app_video_pipe.v
input [5:0]		reg_resv_pkt_match_lp_dt_pipe4;// To u_as6d_app_video_pipe of as6d_app_video_pipe.v
input [5:0]		reg_resv_pkt_match_lp_dt_pipe5;// To u_as6d_app_video_pipe of as6d_app_video_pipe.v
input [5:0]		reg_resv_pkt_match_lp_dt_pipe6;// To u_as6d_app_video_pipe of as6d_app_video_pipe.v
input [5:0]		reg_resv_pkt_match_lp_dt_pipe7;// To u_as6d_app_video_pipe of as6d_app_video_pipe.v
input			reg_sch0_frame_sync_auto_change_pipe_wr_mode;// To u_as6d_app_sync of as6d_app_sync.v
input			reg_sch1_frame_sync_auto_change_pipe_wr_mode;// To u_as6d_app_sync of as6d_app_sync.v
input			reg_sch2_frame_sync_auto_change_pipe_wr_mode;// To u_as6d_app_sync of as6d_app_sync.v
input			reg_sch3_frame_sync_auto_change_pipe_wr_mode;// To u_as6d_app_sync of as6d_app_sync.v
input			reg_sch_data_type_align_fail_int_mask0;// To u_as6d_app_sync of as6d_app_sync.v
input			reg_sch_data_type_align_fail_int_mask1;// To u_as6d_app_sync of as6d_app_sync.v
input			reg_sch_data_type_align_fail_int_mask2;// To u_as6d_app_sync of as6d_app_sync.v
input			reg_sch_data_type_align_fail_int_mask3;// To u_as6d_app_sync of as6d_app_sync.v
input [5:0]		reg_send_pkt_match_lp_dt_aggr0;// To u_as6d_app_aggregator of as6d_app_aggr.v
input [5:0]		reg_send_pkt_match_lp_dt_aggr1;// To u_as6d_app_aggregator of as6d_app_aggr.v
input [5:0]		reg_send_pkt_match_lp_dt_aggr2;// To u_as6d_app_aggregator of as6d_app_aggr.v
input [5:0]		reg_send_pkt_match_lp_dt_aggr3;// To u_as6d_app_aggregator of as6d_app_aggr.v
input			reg_send_pkt_match_lp_dt_en_aggr0;// To u_as6d_app_aggregator of as6d_app_aggr.v
input			reg_send_pkt_match_lp_dt_en_aggr1;// To u_as6d_app_aggregator of as6d_app_aggr.v
input			reg_send_pkt_match_lp_dt_en_aggr2;// To u_as6d_app_aggregator of as6d_app_aggr.v
input			reg_send_pkt_match_lp_dt_en_aggr3;// To u_as6d_app_aggregator of as6d_app_aggr.v
input [7:0]		reg_sram_lcrc_err_oen;	// To u_as6d_app_video_pipe of as6d_app_video_pipe.v
input			reg_testbus_hi8bsel_8bmode;// To u_as6d_app_mon_top of as6d_app_mon_top.v
input [5:0]		reg_testbus_sel_hi0;	// To u_as6d_app_mon_top of as6d_app_mon_top.v
input [5:0]		reg_testbus_sel_hi1;	// To u_as6d_app_mon_top of as6d_app_mon_top.v
input [5:0]		reg_testbus_sel_lo0;	// To u_as6d_app_mon_top of as6d_app_mon_top.v
input [5:0]		reg_testbus_sel_lo1;	// To u_as6d_app_mon_top of as6d_app_mon_top.v
input [3:0]		reg_testbus_sel_order0;	// To u_as6d_app_mon_top of as6d_app_mon_top.v
input [3:0]		reg_testbus_sel_order1;	// To u_as6d_app_mon_top of as6d_app_mon_top.v
input [15:0]		reg_testbus_sel_swap;	// To u_as6d_app_mon_top of as6d_app_mon_top.v
input [7:0]		reg_vc_selz_h_mep0;	// To u_as6d_app_pkt_filter of as6d_app_pkt_filter.v
input [7:0]		reg_vc_selz_h_mep1;	// To u_as6d_app_pkt_filter of as6d_app_pkt_filter.v
input [7:0]		reg_vc_selz_h_mep2;	// To u_as6d_app_pkt_filter of as6d_app_pkt_filter.v
input [7:0]		reg_vc_selz_h_mep3;	// To u_as6d_app_pkt_filter of as6d_app_pkt_filter.v
input [7:0]		reg_vc_selz_l_mep0;	// To u_as6d_app_pkt_filter of as6d_app_pkt_filter.v
input [7:0]		reg_vc_selz_l_mep1;	// To u_as6d_app_pkt_filter of as6d_app_pkt_filter.v
input [7:0]		reg_vc_selz_l_mep2;	// To u_as6d_app_pkt_filter of as6d_app_pkt_filter.v
input [7:0]		reg_vc_selz_l_mep3;	// To u_as6d_app_pkt_filter of as6d_app_pkt_filter.v
input			reg_video_data_fwft_fifo_ovf_int_mask0;// To u_as6d_app_sync of as6d_app_sync.v
input			reg_video_data_fwft_fifo_ovf_int_mask1;// To u_as6d_app_sync of as6d_app_sync.v
input			reg_video_data_fwft_fifo_ovf_int_mask2;// To u_as6d_app_sync of as6d_app_sync.v
input			reg_video_data_fwft_fifo_ovf_int_mask3;// To u_as6d_app_sync of as6d_app_sync.v
input			reg_video_data_fwft_fifo_ovf_int_mask4;// To u_as6d_app_sync of as6d_app_sync.v
input			reg_video_data_fwft_fifo_ovf_int_mask5;// To u_as6d_app_sync of as6d_app_sync.v
input			reg_video_data_fwft_fifo_ovf_int_mask6;// To u_as6d_app_sync of as6d_app_sync.v
input			reg_video_data_fwft_fifo_ovf_int_mask7;// To u_as6d_app_sync of as6d_app_sync.v
input			reg_video_fifo_empty_depend_cnt_mux;// To u_as6d_app_video_pipe of as6d_app_video_pipe.v
input [7:0]		reg_video_pipe_en;	// To u_as6d_app_video_pipe of as6d_app_video_pipe.v
input			reg_vprbs_loopback_app_route_lane0;// To u_as6d_app_sync of as6d_app_sync.v
input			reg_vprbs_loopback_app_route_lane1;// To u_as6d_app_sync of as6d_app_sync.v
input			reg_vprbs_loopback_app_route_lane2;// To u_as6d_app_sync of as6d_app_sync.v
input			reg_vprbs_loopback_app_route_lane3;// To u_as6d_app_sync of as6d_app_sync.v
input			reg_vprbs_loopback_app_route_lane4;// To u_as6d_app_sync of as6d_app_sync.v
input			reg_vprbs_loopback_app_route_lane5;// To u_as6d_app_sync of as6d_app_sync.v
input			reg_vprbs_loopback_app_route_lane6;// To u_as6d_app_sync of as6d_app_sync.v
input			reg_vprbs_loopback_app_route_lane7;// To u_as6d_app_sync of as6d_app_sync.v
input			reg_vprbs_rx_chk_en_app_route_lane0;// To u_as6d_app_sync of as6d_app_sync.v
input			reg_vprbs_rx_chk_en_app_route_lane1;// To u_as6d_app_sync of as6d_app_sync.v
input			reg_vprbs_rx_chk_en_app_route_lane2;// To u_as6d_app_sync of as6d_app_sync.v
input			reg_vprbs_rx_chk_en_app_route_lane3;// To u_as6d_app_sync of as6d_app_sync.v
input			reg_vprbs_rx_chk_en_app_route_lane4;// To u_as6d_app_sync of as6d_app_sync.v
input			reg_vprbs_rx_chk_en_app_route_lane5;// To u_as6d_app_sync of as6d_app_sync.v
input			reg_vprbs_rx_chk_en_app_route_lane6;// To u_as6d_app_sync of as6d_app_sync.v
input			reg_vprbs_rx_chk_en_app_route_lane7;// To u_as6d_app_sync of as6d_app_sync.v
input			reg_vprbs_rx_err_clear_app_route_lane0;// To u_as6d_app_sync of as6d_app_sync.v
input			reg_vprbs_rx_err_clear_app_route_lane1;// To u_as6d_app_sync of as6d_app_sync.v
input			reg_vprbs_rx_err_clear_app_route_lane2;// To u_as6d_app_sync of as6d_app_sync.v
input			reg_vprbs_rx_err_clear_app_route_lane3;// To u_as6d_app_sync of as6d_app_sync.v
input			reg_vprbs_rx_err_clear_app_route_lane4;// To u_as6d_app_sync of as6d_app_sync.v
input			reg_vprbs_rx_err_clear_app_route_lane5;// To u_as6d_app_sync of as6d_app_sync.v
input			reg_vprbs_rx_err_clear_app_route_lane6;// To u_as6d_app_sync of as6d_app_sync.v
input			reg_vprbs_rx_err_clear_app_route_lane7;// To u_as6d_app_sync of as6d_app_sync.v
input			reg_vprbs_rx_load_app_route_lane0;// To u_as6d_app_sync of as6d_app_sync.v
input			reg_vprbs_rx_load_app_route_lane1;// To u_as6d_app_sync of as6d_app_sync.v
input			reg_vprbs_rx_load_app_route_lane2;// To u_as6d_app_sync of as6d_app_sync.v
input			reg_vprbs_rx_load_app_route_lane3;// To u_as6d_app_sync of as6d_app_sync.v
input			reg_vprbs_rx_load_app_route_lane4;// To u_as6d_app_sync of as6d_app_sync.v
input			reg_vprbs_rx_load_app_route_lane5;// To u_as6d_app_sync of as6d_app_sync.v
input			reg_vprbs_rx_load_app_route_lane6;// To u_as6d_app_sync of as6d_app_sync.v
input			reg_vprbs_rx_load_app_route_lane7;// To u_as6d_app_sync of as6d_app_sync.v
input			reg_vprbs_rx_lock_continue_app_route_lane0;// To u_as6d_app_sync of as6d_app_sync.v
input			reg_vprbs_rx_lock_continue_app_route_lane1;// To u_as6d_app_sync of as6d_app_sync.v
input			reg_vprbs_rx_lock_continue_app_route_lane2;// To u_as6d_app_sync of as6d_app_sync.v
input			reg_vprbs_rx_lock_continue_app_route_lane3;// To u_as6d_app_sync of as6d_app_sync.v
input			reg_vprbs_rx_lock_continue_app_route_lane4;// To u_as6d_app_sync of as6d_app_sync.v
input			reg_vprbs_rx_lock_continue_app_route_lane5;// To u_as6d_app_sync of as6d_app_sync.v
input			reg_vprbs_rx_lock_continue_app_route_lane6;// To u_as6d_app_sync of as6d_app_sync.v
input			reg_vprbs_rx_lock_continue_app_route_lane7;// To u_as6d_app_sync of as6d_app_sync.v
input [3:0]		reg_vprbs_rx_locked_match_cnt_app_route_lane0;// To u_as6d_app_sync of as6d_app_sync.v
input [3:0]		reg_vprbs_rx_locked_match_cnt_app_route_lane1;// To u_as6d_app_sync of as6d_app_sync.v
input [3:0]		reg_vprbs_rx_locked_match_cnt_app_route_lane2;// To u_as6d_app_sync of as6d_app_sync.v
input [3:0]		reg_vprbs_rx_locked_match_cnt_app_route_lane3;// To u_as6d_app_sync of as6d_app_sync.v
input [3:0]		reg_vprbs_rx_locked_match_cnt_app_route_lane4;// To u_as6d_app_sync of as6d_app_sync.v
input [3:0]		reg_vprbs_rx_locked_match_cnt_app_route_lane5;// To u_as6d_app_sync of as6d_app_sync.v
input [3:0]		reg_vprbs_rx_locked_match_cnt_app_route_lane6;// To u_as6d_app_sync of as6d_app_sync.v
input [3:0]		reg_vprbs_rx_locked_match_cnt_app_route_lane7;// To u_as6d_app_sync of as6d_app_sync.v
input [2:0]		reg_vprbs_rx_mode_app_route_lane0;// To u_as6d_app_sync of as6d_app_sync.v
input [2:0]		reg_vprbs_rx_mode_app_route_lane1;// To u_as6d_app_sync of as6d_app_sync.v
input [2:0]		reg_vprbs_rx_mode_app_route_lane2;// To u_as6d_app_sync of as6d_app_sync.v
input [2:0]		reg_vprbs_rx_mode_app_route_lane3;// To u_as6d_app_sync of as6d_app_sync.v
input [2:0]		reg_vprbs_rx_mode_app_route_lane4;// To u_as6d_app_sync of as6d_app_sync.v
input [2:0]		reg_vprbs_rx_mode_app_route_lane5;// To u_as6d_app_sync of as6d_app_sync.v
input [2:0]		reg_vprbs_rx_mode_app_route_lane6;// To u_as6d_app_sync of as6d_app_sync.v
input [2:0]		reg_vprbs_rx_mode_app_route_lane7;// To u_as6d_app_sync of as6d_app_sync.v
input			reg_vprbs_rx_order_app_route_lane0;// To u_as6d_app_sync of as6d_app_sync.v
input			reg_vprbs_rx_order_app_route_lane1;// To u_as6d_app_sync of as6d_app_sync.v
input			reg_vprbs_rx_order_app_route_lane2;// To u_as6d_app_sync of as6d_app_sync.v
input			reg_vprbs_rx_order_app_route_lane3;// To u_as6d_app_sync of as6d_app_sync.v
input			reg_vprbs_rx_order_app_route_lane4;// To u_as6d_app_sync of as6d_app_sync.v
input			reg_vprbs_rx_order_app_route_lane5;// To u_as6d_app_sync of as6d_app_sync.v
input			reg_vprbs_rx_order_app_route_lane6;// To u_as6d_app_sync of as6d_app_sync.v
input			reg_vprbs_rx_order_app_route_lane7;// To u_as6d_app_sync of as6d_app_sync.v
input [3:0]		reg_vprbs_rx_uncheck_tolerance_app_route_lane0;// To u_as6d_app_sync of as6d_app_sync.v
input [3:0]		reg_vprbs_rx_uncheck_tolerance_app_route_lane1;// To u_as6d_app_sync of as6d_app_sync.v
input [3:0]		reg_vprbs_rx_uncheck_tolerance_app_route_lane2;// To u_as6d_app_sync of as6d_app_sync.v
input [3:0]		reg_vprbs_rx_uncheck_tolerance_app_route_lane3;// To u_as6d_app_sync of as6d_app_sync.v
input [3:0]		reg_vprbs_rx_uncheck_tolerance_app_route_lane4;// To u_as6d_app_sync of as6d_app_sync.v
input [3:0]		reg_vprbs_rx_uncheck_tolerance_app_route_lane5;// To u_as6d_app_sync of as6d_app_sync.v
input [3:0]		reg_vprbs_rx_uncheck_tolerance_app_route_lane6;// To u_as6d_app_sync of as6d_app_sync.v
input [3:0]		reg_vprbs_rx_uncheck_tolerance_app_route_lane7;// To u_as6d_app_sync of as6d_app_sync.v
input			reg_vprbs_tx_err_inject_en_app_route_lane0;// To u_as6d_app_sync of as6d_app_sync.v
input			reg_vprbs_tx_err_inject_en_app_route_lane1;// To u_as6d_app_sync of as6d_app_sync.v
input			reg_vprbs_tx_err_inject_en_app_route_lane2;// To u_as6d_app_sync of as6d_app_sync.v
input			reg_vprbs_tx_err_inject_en_app_route_lane3;// To u_as6d_app_sync of as6d_app_sync.v
input			reg_vprbs_tx_err_inject_en_app_route_lane4;// To u_as6d_app_sync of as6d_app_sync.v
input			reg_vprbs_tx_err_inject_en_app_route_lane5;// To u_as6d_app_sync of as6d_app_sync.v
input			reg_vprbs_tx_err_inject_en_app_route_lane6;// To u_as6d_app_sync of as6d_app_sync.v
input			reg_vprbs_tx_err_inject_en_app_route_lane7;// To u_as6d_app_sync of as6d_app_sync.v
input [7:0]		reg_vprbs_tx_err_inject_intv_num_app_route_lane0;// To u_as6d_app_sync of as6d_app_sync.v
input [7:0]		reg_vprbs_tx_err_inject_intv_num_app_route_lane1;// To u_as6d_app_sync of as6d_app_sync.v
input [7:0]		reg_vprbs_tx_err_inject_intv_num_app_route_lane2;// To u_as6d_app_sync of as6d_app_sync.v
input [7:0]		reg_vprbs_tx_err_inject_intv_num_app_route_lane3;// To u_as6d_app_sync of as6d_app_sync.v
input [7:0]		reg_vprbs_tx_err_inject_intv_num_app_route_lane4;// To u_as6d_app_sync of as6d_app_sync.v
input [7:0]		reg_vprbs_tx_err_inject_intv_num_app_route_lane5;// To u_as6d_app_sync of as6d_app_sync.v
input [7:0]		reg_vprbs_tx_err_inject_intv_num_app_route_lane6;// To u_as6d_app_sync of as6d_app_sync.v
input [7:0]		reg_vprbs_tx_err_inject_intv_num_app_route_lane7;// To u_as6d_app_sync of as6d_app_sync.v
input [7:0]		reg_vprbs_tx_err_inject_intv_time_app_route_lane0;// To u_as6d_app_sync of as6d_app_sync.v
input [7:0]		reg_vprbs_tx_err_inject_intv_time_app_route_lane1;// To u_as6d_app_sync of as6d_app_sync.v
input [7:0]		reg_vprbs_tx_err_inject_intv_time_app_route_lane2;// To u_as6d_app_sync of as6d_app_sync.v
input [7:0]		reg_vprbs_tx_err_inject_intv_time_app_route_lane3;// To u_as6d_app_sync of as6d_app_sync.v
input [7:0]		reg_vprbs_tx_err_inject_intv_time_app_route_lane4;// To u_as6d_app_sync of as6d_app_sync.v
input [7:0]		reg_vprbs_tx_err_inject_intv_time_app_route_lane5;// To u_as6d_app_sync of as6d_app_sync.v
input [7:0]		reg_vprbs_tx_err_inject_intv_time_app_route_lane6;// To u_as6d_app_sync of as6d_app_sync.v
input [7:0]		reg_vprbs_tx_err_inject_intv_time_app_route_lane7;// To u_as6d_app_sync of as6d_app_sync.v
input			reg_vprbs_tx_gen_en_app_route_lane0;// To u_as6d_app_sync of as6d_app_sync.v
input			reg_vprbs_tx_gen_en_app_route_lane1;// To u_as6d_app_sync of as6d_app_sync.v
input			reg_vprbs_tx_gen_en_app_route_lane2;// To u_as6d_app_sync of as6d_app_sync.v
input			reg_vprbs_tx_gen_en_app_route_lane3;// To u_as6d_app_sync of as6d_app_sync.v
input			reg_vprbs_tx_gen_en_app_route_lane4;// To u_as6d_app_sync of as6d_app_sync.v
input			reg_vprbs_tx_gen_en_app_route_lane5;// To u_as6d_app_sync of as6d_app_sync.v
input			reg_vprbs_tx_gen_en_app_route_lane6;// To u_as6d_app_sync of as6d_app_sync.v
input			reg_vprbs_tx_gen_en_app_route_lane7;// To u_as6d_app_sync of as6d_app_sync.v
input [5:0]		reg_vprbs_tx_idi_driver_data_type_app_route_lane0;// To u_as6d_app_sync of as6d_app_sync.v
input [5:0]		reg_vprbs_tx_idi_driver_data_type_app_route_lane1;// To u_as6d_app_sync of as6d_app_sync.v
input [5:0]		reg_vprbs_tx_idi_driver_data_type_app_route_lane2;// To u_as6d_app_sync of as6d_app_sync.v
input [5:0]		reg_vprbs_tx_idi_driver_data_type_app_route_lane3;// To u_as6d_app_sync of as6d_app_sync.v
input [5:0]		reg_vprbs_tx_idi_driver_data_type_app_route_lane4;// To u_as6d_app_sync of as6d_app_sync.v
input [5:0]		reg_vprbs_tx_idi_driver_data_type_app_route_lane5;// To u_as6d_app_sync of as6d_app_sync.v
input [5:0]		reg_vprbs_tx_idi_driver_data_type_app_route_lane6;// To u_as6d_app_sync of as6d_app_sync.v
input [5:0]		reg_vprbs_tx_idi_driver_data_type_app_route_lane7;// To u_as6d_app_sync of as6d_app_sync.v
input [15:0]		reg_vprbs_tx_idi_driver_pkt_interval_app_route_lane0;// To u_as6d_app_sync of as6d_app_sync.v
input [15:0]		reg_vprbs_tx_idi_driver_pkt_interval_app_route_lane1;// To u_as6d_app_sync of as6d_app_sync.v
input [15:0]		reg_vprbs_tx_idi_driver_pkt_interval_app_route_lane2;// To u_as6d_app_sync of as6d_app_sync.v
input [15:0]		reg_vprbs_tx_idi_driver_pkt_interval_app_route_lane3;// To u_as6d_app_sync of as6d_app_sync.v
input [15:0]		reg_vprbs_tx_idi_driver_pkt_interval_app_route_lane4;// To u_as6d_app_sync of as6d_app_sync.v
input [15:0]		reg_vprbs_tx_idi_driver_pkt_interval_app_route_lane5;// To u_as6d_app_sync of as6d_app_sync.v
input [15:0]		reg_vprbs_tx_idi_driver_pkt_interval_app_route_lane6;// To u_as6d_app_sync of as6d_app_sync.v
input [15:0]		reg_vprbs_tx_idi_driver_pkt_interval_app_route_lane7;// To u_as6d_app_sync of as6d_app_sync.v
input [15:0]		reg_vprbs_tx_idi_driver_total_interval_app_route_lane0;// To u_as6d_app_sync of as6d_app_sync.v
input [15:0]		reg_vprbs_tx_idi_driver_total_interval_app_route_lane1;// To u_as6d_app_sync of as6d_app_sync.v
input [15:0]		reg_vprbs_tx_idi_driver_total_interval_app_route_lane2;// To u_as6d_app_sync of as6d_app_sync.v
input [15:0]		reg_vprbs_tx_idi_driver_total_interval_app_route_lane3;// To u_as6d_app_sync of as6d_app_sync.v
input [15:0]		reg_vprbs_tx_idi_driver_total_interval_app_route_lane4;// To u_as6d_app_sync of as6d_app_sync.v
input [15:0]		reg_vprbs_tx_idi_driver_total_interval_app_route_lane5;// To u_as6d_app_sync of as6d_app_sync.v
input [15:0]		reg_vprbs_tx_idi_driver_total_interval_app_route_lane6;// To u_as6d_app_sync of as6d_app_sync.v
input [15:0]		reg_vprbs_tx_idi_driver_total_interval_app_route_lane7;// To u_as6d_app_sync of as6d_app_sync.v
input [3:0]		reg_vprbs_tx_idi_driver_virtual_channel_app_route_lane0;// To u_as6d_app_sync of as6d_app_sync.v
input [3:0]		reg_vprbs_tx_idi_driver_virtual_channel_app_route_lane1;// To u_as6d_app_sync of as6d_app_sync.v
input [3:0]		reg_vprbs_tx_idi_driver_virtual_channel_app_route_lane2;// To u_as6d_app_sync of as6d_app_sync.v
input [3:0]		reg_vprbs_tx_idi_driver_virtual_channel_app_route_lane3;// To u_as6d_app_sync of as6d_app_sync.v
input [3:0]		reg_vprbs_tx_idi_driver_virtual_channel_app_route_lane4;// To u_as6d_app_sync of as6d_app_sync.v
input [3:0]		reg_vprbs_tx_idi_driver_virtual_channel_app_route_lane5;// To u_as6d_app_sync of as6d_app_sync.v
input [3:0]		reg_vprbs_tx_idi_driver_virtual_channel_app_route_lane6;// To u_as6d_app_sync of as6d_app_sync.v
input [3:0]		reg_vprbs_tx_idi_driver_virtual_channel_app_route_lane7;// To u_as6d_app_sync of as6d_app_sync.v
input [15:0]		reg_vprbs_tx_idi_driver_word_count_app_route_lane0;// To u_as6d_app_sync of as6d_app_sync.v
input [15:0]		reg_vprbs_tx_idi_driver_word_count_app_route_lane1;// To u_as6d_app_sync of as6d_app_sync.v
input [15:0]		reg_vprbs_tx_idi_driver_word_count_app_route_lane2;// To u_as6d_app_sync of as6d_app_sync.v
input [15:0]		reg_vprbs_tx_idi_driver_word_count_app_route_lane3;// To u_as6d_app_sync of as6d_app_sync.v
input [15:0]		reg_vprbs_tx_idi_driver_word_count_app_route_lane4;// To u_as6d_app_sync of as6d_app_sync.v
input [15:0]		reg_vprbs_tx_idi_driver_word_count_app_route_lane5;// To u_as6d_app_sync of as6d_app_sync.v
input [15:0]		reg_vprbs_tx_idi_driver_word_count_app_route_lane6;// To u_as6d_app_sync of as6d_app_sync.v
input [15:0]		reg_vprbs_tx_idi_driver_word_count_app_route_lane7;// To u_as6d_app_sync of as6d_app_sync.v
input [2:0]		reg_vprbs_tx_mode_app_route_lane0;// To u_as6d_app_sync of as6d_app_sync.v
input [2:0]		reg_vprbs_tx_mode_app_route_lane1;// To u_as6d_app_sync of as6d_app_sync.v
input [2:0]		reg_vprbs_tx_mode_app_route_lane2;// To u_as6d_app_sync of as6d_app_sync.v
input [2:0]		reg_vprbs_tx_mode_app_route_lane3;// To u_as6d_app_sync of as6d_app_sync.v
input [2:0]		reg_vprbs_tx_mode_app_route_lane4;// To u_as6d_app_sync of as6d_app_sync.v
input [2:0]		reg_vprbs_tx_mode_app_route_lane5;// To u_as6d_app_sync of as6d_app_sync.v
input [2:0]		reg_vprbs_tx_mode_app_route_lane6;// To u_as6d_app_sync of as6d_app_sync.v
input [2:0]		reg_vprbs_tx_mode_app_route_lane7;// To u_as6d_app_sync of as6d_app_sync.v
input			reg_vprbs_tx_order_app_route_lane0;// To u_as6d_app_sync of as6d_app_sync.v
input			reg_vprbs_tx_order_app_route_lane1;// To u_as6d_app_sync of as6d_app_sync.v
input			reg_vprbs_tx_order_app_route_lane2;// To u_as6d_app_sync of as6d_app_sync.v
input			reg_vprbs_tx_order_app_route_lane3;// To u_as6d_app_sync of as6d_app_sync.v
input			reg_vprbs_tx_order_app_route_lane4;// To u_as6d_app_sync of as6d_app_sync.v
input			reg_vprbs_tx_order_app_route_lane5;// To u_as6d_app_sync of as6d_app_sync.v
input			reg_vprbs_tx_order_app_route_lane6;// To u_as6d_app_sync of as6d_app_sync.v
input			reg_vprbs_tx_order_app_route_lane7;// To u_as6d_app_sync of as6d_app_sync.v
input			reg_vprbs_tx_pat_reset_app_route_lane0;// To u_as6d_app_sync of as6d_app_sync.v
input			reg_vprbs_tx_pat_reset_app_route_lane1;// To u_as6d_app_sync of as6d_app_sync.v
input			reg_vprbs_tx_pat_reset_app_route_lane2;// To u_as6d_app_sync of as6d_app_sync.v
input			reg_vprbs_tx_pat_reset_app_route_lane3;// To u_as6d_app_sync of as6d_app_sync.v
input			reg_vprbs_tx_pat_reset_app_route_lane4;// To u_as6d_app_sync of as6d_app_sync.v
input			reg_vprbs_tx_pat_reset_app_route_lane5;// To u_as6d_app_sync of as6d_app_sync.v
input			reg_vprbs_tx_pat_reset_app_route_lane6;// To u_as6d_app_sync of as6d_app_sync.v
input			reg_vprbs_tx_pat_reset_app_route_lane7;// To u_as6d_app_sync of as6d_app_sync.v
input			treed_reg_bank_clk;	// To u_as6d_app_sync of as6d_app_sync.v
input			treed_reg_bank_clk_reset_n;// To u_as6d_app_sync of as6d_app_sync.v
// End of automatics
input               mep_clk0                            ;
input               mep_clk1                            ;
input               mep_clk2                            ;
input               mep_clk3                            ;
input               mep_clk_rst_n0                      ;
input               mep_clk_rst_n1                      ;
input               mep_clk_rst_n2                      ;
input               mep_clk_rst_n3                      ;
input [1:0]         reg_pipe0_stream_sel                ;    
input [1:0]         reg_pipe1_stream_sel                ;    
input [1:0]         reg_pipe2_stream_sel                ;    
input [1:0]         reg_pipe3_stream_sel                ;    
input [1:0]         reg_pipe4_stream_sel                ;    
input [1:0]         reg_pipe5_stream_sel                ;    
input [1:0]         reg_pipe6_stream_sel                ;    
input [1:0]         reg_pipe7_stream_sel                ;    
input [15:0]        reg_app_sch0                        ;
input [15:0]        reg_app_sch1                        ;
input [15:0]        reg_app_sch2                        ;
input [15:0]        reg_app_sch3                        ;
input [16:0]        reg_time_window0                    ;    
input [16:0]        reg_time_window1                    ;    
input [16:0]        reg_time_window2                    ;    
input [16:0]        reg_time_window3                    ;    
input [16:0]        reg_time_window4                    ;    
input [16:0]        reg_time_window5                    ;    
input [16:0]        reg_time_window6                    ;    
input [16:0]        reg_time_window7                    ;    
input               reg_video_loss_en0                  ;    
input               reg_video_loss_en1                  ;    
input               reg_video_loss_en2                  ;    
input               reg_video_loss_en3                  ;    
input               reg_video_loss_en4                  ;    
input               reg_video_loss_en5                  ;    
input               reg_video_loss_en6                  ;    
input               reg_video_loss_en7                  ;    
input               reg_line_delay_en0                  ;    
input               reg_line_delay_en1                  ;    
input               reg_line_delay_en2                  ;    
input               reg_line_delay_en3                  ;    
input               reg_line_delay_en4                  ;    
input               reg_line_delay_en5                  ;    
input               reg_line_delay_en6                  ;    
input               reg_line_delay_en7                  ;    
input               reg_app_aggregation_bypass          ;
input               reg_sch0_fse_filter                 ;       
input               reg_sch1_fse_filter                 ;       
input               reg_sch2_fse_filter                 ;       
input               reg_sch3_fse_filter                 ;       

input  [1:0]        mep0_virtual_channel                ;
input  [1:0]        mep1_virtual_channel                ;
input  [1:0]        mep2_virtual_channel                ;
input  [1:0]        mep3_virtual_channel                ;
input  [1:0]        mep0_virtual_channel_x              ;
input  [1:0]        mep1_virtual_channel_x              ;
input  [1:0]        mep2_virtual_channel_x              ;
input  [1:0]        mep3_virtual_channel_x              ;

/*AUTOOUTPUT*/
// Beginning of automatic outputs (from unused autoinst outputs)
output [15:0]		PIN_DIG_TEST_BUS;	// From u_as6d_app_mon_top of as6d_app_mon_top.v
output [3:0]		aggr0_idi_byte_en;	// From u_as6d_app_aggregator of as6d_app_aggr.v
output [`CSI2_DEVICE_IDI_DATA_WIDTH-1:0] aggr0_idi_data;// From u_as6d_app_aggregator of as6d_app_aggr.v
output			aggr0_idi_data_en;	// From u_as6d_app_aggregator of as6d_app_aggr.v
output [20:0]		aggr0_idi_data_parity;	// From u_as6d_app_aggregator of as6d_app_aggr.v
output [5:0]		aggr0_idi_data_type;	// From u_as6d_app_aggregator of as6d_app_aggr.v
output			aggr0_idi_header_en;	// From u_as6d_app_aggregator of as6d_app_aggr.v
output			aggr0_idi_tunnel_mode_en;// From u_as6d_app_aggregator of as6d_app_aggr.v
output [1:0]		aggr0_idi_virtual_channel;// From u_as6d_app_aggregator of as6d_app_aggr.v
output [`CSI2_DEVICE_VCX_DWIDTH-1:0] aggr0_idi_virtual_channel_x;// From u_as6d_app_aggregator of as6d_app_aggr.v
output [15:0]		aggr0_idi_word_count;	// From u_as6d_app_aggregator of as6d_app_aggr.v
output [3:0]		aggr1_idi_byte_en;	// From u_as6d_app_aggregator of as6d_app_aggr.v
output [`CSI2_DEVICE_IDI_DATA_WIDTH-1:0] aggr1_idi_data;// From u_as6d_app_aggregator of as6d_app_aggr.v
output			aggr1_idi_data_en;	// From u_as6d_app_aggregator of as6d_app_aggr.v
output [20:0]		aggr1_idi_data_parity;	// From u_as6d_app_aggregator of as6d_app_aggr.v
output [5:0]		aggr1_idi_data_type;	// From u_as6d_app_aggregator of as6d_app_aggr.v
output			aggr1_idi_header_en;	// From u_as6d_app_aggregator of as6d_app_aggr.v
output			aggr1_idi_tunnel_mode_en;// From u_as6d_app_aggregator of as6d_app_aggr.v
output [1:0]		aggr1_idi_virtual_channel;// From u_as6d_app_aggregator of as6d_app_aggr.v
output [`CSI2_DEVICE_VCX_DWIDTH-1:0] aggr1_idi_virtual_channel_x;// From u_as6d_app_aggregator of as6d_app_aggr.v
output [15:0]		aggr1_idi_word_count;	// From u_as6d_app_aggregator of as6d_app_aggr.v
output [3:0]		aggr2_idi_byte_en;	// From u_as6d_app_aggregator of as6d_app_aggr.v
output [`CSI2_DEVICE_IDI_DATA_WIDTH-1:0] aggr2_idi_data;// From u_as6d_app_aggregator of as6d_app_aggr.v
output			aggr2_idi_data_en;	// From u_as6d_app_aggregator of as6d_app_aggr.v
output [20:0]		aggr2_idi_data_parity;	// From u_as6d_app_aggregator of as6d_app_aggr.v
output [5:0]		aggr2_idi_data_type;	// From u_as6d_app_aggregator of as6d_app_aggr.v
output			aggr2_idi_header_en;	// From u_as6d_app_aggregator of as6d_app_aggr.v
output			aggr2_idi_tunnel_mode_en;// From u_as6d_app_aggregator of as6d_app_aggr.v
output [1:0]		aggr2_idi_virtual_channel;// From u_as6d_app_aggregator of as6d_app_aggr.v
output [`CSI2_DEVICE_VCX_DWIDTH-1:0] aggr2_idi_virtual_channel_x;// From u_as6d_app_aggregator of as6d_app_aggr.v
output [15:0]		aggr2_idi_word_count;	// From u_as6d_app_aggregator of as6d_app_aggr.v
output [3:0]		aggr3_idi_byte_en;	// From u_as6d_app_aggregator of as6d_app_aggr.v
output [`CSI2_DEVICE_IDI_DATA_WIDTH-1:0] aggr3_idi_data;// From u_as6d_app_aggregator of as6d_app_aggr.v
output			aggr3_idi_data_en;	// From u_as6d_app_aggregator of as6d_app_aggr.v
output [20:0]		aggr3_idi_data_parity;	// From u_as6d_app_aggregator of as6d_app_aggr.v
output [5:0]		aggr3_idi_data_type;	// From u_as6d_app_aggregator of as6d_app_aggr.v
output			aggr3_idi_header_en;	// From u_as6d_app_aggregator of as6d_app_aggr.v
output			aggr3_idi_tunnel_mode_en;// From u_as6d_app_aggregator of as6d_app_aggr.v
output [1:0]		aggr3_idi_virtual_channel;// From u_as6d_app_aggregator of as6d_app_aggr.v
output [`CSI2_DEVICE_VCX_DWIDTH-1:0] aggr3_idi_virtual_channel_x;// From u_as6d_app_aggregator of as6d_app_aggr.v
output [15:0]		aggr3_idi_word_count;	// From u_as6d_app_aggregator of as6d_app_aggr.v
output			app_aggr_idi_crc_err_int0;// From u_as6d_app_aggregator of as6d_app_aggr.v
output			app_aggr_idi_crc_err_int1;// From u_as6d_app_aggregator of as6d_app_aggr.v
output			app_aggr_idi_crc_err_int2;// From u_as6d_app_aggregator of as6d_app_aggr.v
output			app_aggr_idi_crc_err_int3;// From u_as6d_app_aggregator of as6d_app_aggr.v
output			app_async_rst_req;	// From u_as6d_app_sync of as6d_app_sync.v
output [31:0]		reg_rd_app_full_cnt_async_fifo_pipe0;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
output [31:0]		reg_rd_app_full_cnt_async_fifo_pipe1;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
output [31:0]		reg_rd_app_full_cnt_async_fifo_pipe2;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
output [31:0]		reg_rd_app_full_cnt_async_fifo_pipe3;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
output [31:0]		reg_rd_app_full_cnt_async_fifo_pipe4;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
output [31:0]		reg_rd_app_full_cnt_async_fifo_pipe5;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
output [31:0]		reg_rd_app_full_cnt_async_fifo_pipe6;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
output [31:0]		reg_rd_app_full_cnt_async_fifo_pipe7;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
output [31:0]		reg_rd_app_full_cnt_sync_fifo_pipe0;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
output [31:0]		reg_rd_app_full_cnt_sync_fifo_pipe1;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
output [31:0]		reg_rd_app_full_cnt_sync_fifo_pipe2;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
output [31:0]		reg_rd_app_full_cnt_sync_fifo_pipe3;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
output [31:0]		reg_rd_app_full_cnt_sync_fifo_pipe4;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
output [31:0]		reg_rd_app_full_cnt_sync_fifo_pipe5;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
output [31:0]		reg_rd_app_full_cnt_sync_fifo_pipe6;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
output [31:0]		reg_rd_app_full_cnt_sync_fifo_pipe7;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
output [7:0]		reg_rd_dbg_pkt_num_nonzero_and_fifo_empty_threshold_err;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
output [7:0]		reg_rd_dbg_pkt_num_nonzero_threshold_err;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
output [15:0]		reg_rd_dig_test_bus;	// From u_as6d_app_mon_top of as6d_app_mon_top.v
output [7:0]		reg_rd_pipe_fifo_full;	// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
output [31:0]		reg_rd_resv_pkt_cnt_lp_pf_pipe0;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
output [31:0]		reg_rd_resv_pkt_cnt_lp_pf_pipe1;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
output [31:0]		reg_rd_resv_pkt_cnt_lp_pf_pipe2;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
output [31:0]		reg_rd_resv_pkt_cnt_lp_pf_pipe3;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
output [31:0]		reg_rd_resv_pkt_cnt_lp_pf_pipe4;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
output [31:0]		reg_rd_resv_pkt_cnt_lp_pf_pipe5;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
output [31:0]		reg_rd_resv_pkt_cnt_lp_pf_pipe6;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
output [31:0]		reg_rd_resv_pkt_cnt_lp_pf_pipe7;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
output [31:0]		reg_rd_resv_pkt_cnt_lp_ph_pipe0;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
output [31:0]		reg_rd_resv_pkt_cnt_lp_ph_pipe1;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
output [31:0]		reg_rd_resv_pkt_cnt_lp_ph_pipe2;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
output [31:0]		reg_rd_resv_pkt_cnt_lp_ph_pipe3;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
output [31:0]		reg_rd_resv_pkt_cnt_lp_ph_pipe4;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
output [31:0]		reg_rd_resv_pkt_cnt_lp_ph_pipe5;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
output [31:0]		reg_rd_resv_pkt_cnt_lp_ph_pipe6;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
output [31:0]		reg_rd_resv_pkt_cnt_lp_ph_pipe7;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
output [31:0]		reg_rd_resv_pkt_cnt_sp_fe_pipe0;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
output [31:0]		reg_rd_resv_pkt_cnt_sp_fe_pipe1;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
output [31:0]		reg_rd_resv_pkt_cnt_sp_fe_pipe2;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
output [31:0]		reg_rd_resv_pkt_cnt_sp_fe_pipe3;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
output [31:0]		reg_rd_resv_pkt_cnt_sp_fe_pipe4;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
output [31:0]		reg_rd_resv_pkt_cnt_sp_fe_pipe5;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
output [31:0]		reg_rd_resv_pkt_cnt_sp_fe_pipe6;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
output [31:0]		reg_rd_resv_pkt_cnt_sp_fe_pipe7;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
output [31:0]		reg_rd_resv_pkt_cnt_sp_fs_pipe0;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
output [31:0]		reg_rd_resv_pkt_cnt_sp_fs_pipe1;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
output [31:0]		reg_rd_resv_pkt_cnt_sp_fs_pipe2;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
output [31:0]		reg_rd_resv_pkt_cnt_sp_fs_pipe3;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
output [31:0]		reg_rd_resv_pkt_cnt_sp_fs_pipe4;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
output [31:0]		reg_rd_resv_pkt_cnt_sp_fs_pipe5;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
output [31:0]		reg_rd_resv_pkt_cnt_sp_fs_pipe6;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
output [31:0]		reg_rd_resv_pkt_cnt_sp_fs_pipe7;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
output [31:0]		reg_rd_resv_pkt_cnt_sp_le_pipe0;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
output [31:0]		reg_rd_resv_pkt_cnt_sp_le_pipe1;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
output [31:0]		reg_rd_resv_pkt_cnt_sp_le_pipe2;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
output [31:0]		reg_rd_resv_pkt_cnt_sp_le_pipe3;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
output [31:0]		reg_rd_resv_pkt_cnt_sp_le_pipe4;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
output [31:0]		reg_rd_resv_pkt_cnt_sp_le_pipe5;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
output [31:0]		reg_rd_resv_pkt_cnt_sp_le_pipe6;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
output [31:0]		reg_rd_resv_pkt_cnt_sp_le_pipe7;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
output [31:0]		reg_rd_resv_pkt_cnt_sp_ls_pipe0;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
output [31:0]		reg_rd_resv_pkt_cnt_sp_ls_pipe1;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
output [31:0]		reg_rd_resv_pkt_cnt_sp_ls_pipe2;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
output [31:0]		reg_rd_resv_pkt_cnt_sp_ls_pipe3;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
output [31:0]		reg_rd_resv_pkt_cnt_sp_ls_pipe4;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
output [31:0]		reg_rd_resv_pkt_cnt_sp_ls_pipe5;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
output [31:0]		reg_rd_resv_pkt_cnt_sp_ls_pipe6;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
output [31:0]		reg_rd_resv_pkt_cnt_sp_ls_pipe7;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
output [31:0]		reg_rd_send_pkt_cnt_lp_pf_aggr0;// From u_as6d_app_aggregator of as6d_app_aggr.v
output [31:0]		reg_rd_send_pkt_cnt_lp_pf_aggr1;// From u_as6d_app_aggregator of as6d_app_aggr.v
output [31:0]		reg_rd_send_pkt_cnt_lp_pf_aggr2;// From u_as6d_app_aggregator of as6d_app_aggr.v
output [31:0]		reg_rd_send_pkt_cnt_lp_pf_aggr3;// From u_as6d_app_aggregator of as6d_app_aggr.v
output [31:0]		reg_rd_send_pkt_cnt_lp_ph_aggr0;// From u_as6d_app_aggregator of as6d_app_aggr.v
output [31:0]		reg_rd_send_pkt_cnt_lp_ph_aggr1;// From u_as6d_app_aggregator of as6d_app_aggr.v
output [31:0]		reg_rd_send_pkt_cnt_lp_ph_aggr2;// From u_as6d_app_aggregator of as6d_app_aggr.v
output [31:0]		reg_rd_send_pkt_cnt_lp_ph_aggr3;// From u_as6d_app_aggregator of as6d_app_aggr.v
output [31:0]		reg_rd_send_pkt_cnt_sp_fe_aggr0;// From u_as6d_app_aggregator of as6d_app_aggr.v
output [31:0]		reg_rd_send_pkt_cnt_sp_fe_aggr1;// From u_as6d_app_aggregator of as6d_app_aggr.v
output [31:0]		reg_rd_send_pkt_cnt_sp_fe_aggr2;// From u_as6d_app_aggregator of as6d_app_aggr.v
output [31:0]		reg_rd_send_pkt_cnt_sp_fe_aggr3;// From u_as6d_app_aggregator of as6d_app_aggr.v
output [31:0]		reg_rd_send_pkt_cnt_sp_fs_aggr0;// From u_as6d_app_aggregator of as6d_app_aggr.v
output [31:0]		reg_rd_send_pkt_cnt_sp_fs_aggr1;// From u_as6d_app_aggregator of as6d_app_aggr.v
output [31:0]		reg_rd_send_pkt_cnt_sp_fs_aggr2;// From u_as6d_app_aggregator of as6d_app_aggr.v
output [31:0]		reg_rd_send_pkt_cnt_sp_fs_aggr3;// From u_as6d_app_aggregator of as6d_app_aggr.v
output [31:0]		reg_rd_send_pkt_cnt_sp_le_aggr0;// From u_as6d_app_aggregator of as6d_app_aggr.v
output [31:0]		reg_rd_send_pkt_cnt_sp_le_aggr1;// From u_as6d_app_aggregator of as6d_app_aggr.v
output [31:0]		reg_rd_send_pkt_cnt_sp_le_aggr2;// From u_as6d_app_aggregator of as6d_app_aggr.v
output [31:0]		reg_rd_send_pkt_cnt_sp_le_aggr3;// From u_as6d_app_aggregator of as6d_app_aggr.v
output [31:0]		reg_rd_send_pkt_cnt_sp_ls_aggr0;// From u_as6d_app_aggregator of as6d_app_aggr.v
output [31:0]		reg_rd_send_pkt_cnt_sp_ls_aggr1;// From u_as6d_app_aggregator of as6d_app_aggr.v
output [31:0]		reg_rd_send_pkt_cnt_sp_ls_aggr2;// From u_as6d_app_aggregator of as6d_app_aggr.v
output [31:0]		reg_rd_send_pkt_cnt_sp_ls_aggr3;// From u_as6d_app_aggregator of as6d_app_aggr.v
output			reg_rd_vprbs_rx_check_app_route_lane0;// From u_as6d_app_pipe_route of as6d_app_pipe_route.v
output			reg_rd_vprbs_rx_check_app_route_lane1;// From u_as6d_app_pipe_route of as6d_app_pipe_route.v
output			reg_rd_vprbs_rx_check_app_route_lane2;// From u_as6d_app_pipe_route of as6d_app_pipe_route.v
output			reg_rd_vprbs_rx_check_app_route_lane3;// From u_as6d_app_pipe_route of as6d_app_pipe_route.v
output			reg_rd_vprbs_rx_check_app_route_lane4;// From u_as6d_app_pipe_route of as6d_app_pipe_route.v
output			reg_rd_vprbs_rx_check_app_route_lane5;// From u_as6d_app_pipe_route of as6d_app_pipe_route.v
output			reg_rd_vprbs_rx_check_app_route_lane6;// From u_as6d_app_pipe_route of as6d_app_pipe_route.v
output			reg_rd_vprbs_rx_check_app_route_lane7;// From u_as6d_app_pipe_route of as6d_app_pipe_route.v
output [31:0]		reg_rd_vprbs_rx_err_app_route_lane0;// From u_as6d_app_pipe_route of as6d_app_pipe_route.v
output [31:0]		reg_rd_vprbs_rx_err_app_route_lane1;// From u_as6d_app_pipe_route of as6d_app_pipe_route.v
output [31:0]		reg_rd_vprbs_rx_err_app_route_lane2;// From u_as6d_app_pipe_route of as6d_app_pipe_route.v
output [31:0]		reg_rd_vprbs_rx_err_app_route_lane3;// From u_as6d_app_pipe_route of as6d_app_pipe_route.v
output [31:0]		reg_rd_vprbs_rx_err_app_route_lane4;// From u_as6d_app_pipe_route of as6d_app_pipe_route.v
output [31:0]		reg_rd_vprbs_rx_err_app_route_lane5;// From u_as6d_app_pipe_route of as6d_app_pipe_route.v
output [31:0]		reg_rd_vprbs_rx_err_app_route_lane6;// From u_as6d_app_pipe_route of as6d_app_pipe_route.v
output [31:0]		reg_rd_vprbs_rx_err_app_route_lane7;// From u_as6d_app_pipe_route of as6d_app_pipe_route.v
output			reg_rd_vprbs_rx_fail_app_route_lane0;// From u_as6d_app_pipe_route of as6d_app_pipe_route.v
output			reg_rd_vprbs_rx_fail_app_route_lane1;// From u_as6d_app_pipe_route of as6d_app_pipe_route.v
output			reg_rd_vprbs_rx_fail_app_route_lane2;// From u_as6d_app_pipe_route of as6d_app_pipe_route.v
output			reg_rd_vprbs_rx_fail_app_route_lane3;// From u_as6d_app_pipe_route of as6d_app_pipe_route.v
output			reg_rd_vprbs_rx_fail_app_route_lane4;// From u_as6d_app_pipe_route of as6d_app_pipe_route.v
output			reg_rd_vprbs_rx_fail_app_route_lane5;// From u_as6d_app_pipe_route of as6d_app_pipe_route.v
output			reg_rd_vprbs_rx_fail_app_route_lane6;// From u_as6d_app_pipe_route of as6d_app_pipe_route.v
output			reg_rd_vprbs_rx_fail_app_route_lane7;// From u_as6d_app_pipe_route of as6d_app_pipe_route.v
output			video_data_afifo_ecc_fault0;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
output			video_data_afifo_ecc_fault1;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
output			video_data_afifo_ecc_fault2;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
output			video_data_afifo_ecc_fault3;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
output			video_data_afifo_ecc_fault4;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
output			video_data_afifo_ecc_fault5;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
output			video_data_afifo_ecc_fault6;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
output			video_data_afifo_ecc_fault7;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
output			video_data_fwft_fifo_ecc_fault0;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
output			video_data_fwft_fifo_ecc_fault1;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
output			video_data_fwft_fifo_ecc_fault2;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
output			video_data_fwft_fifo_ecc_fault3;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
output			video_data_fwft_fifo_ecc_fault4;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
output			video_data_fwft_fifo_ecc_fault5;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
output			video_data_fwft_fifo_ecc_fault6;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
output			video_data_fwft_fifo_ecc_fault7;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
// End of automatics

output    [1:0]     to_clkgen_fifo_wrclk_sel0        ;
output    [1:0]     to_clkgen_fifo_wrclk_sel1        ;
output    [1:0]     to_clkgen_fifo_wrclk_sel2        ;
output    [1:0]     to_clkgen_fifo_wrclk_sel3        ;
output    [1:0]     to_clkgen_fifo_wrclk_sel4        ;
output    [1:0]     to_clkgen_fifo_wrclk_sel5        ;
output    [1:0]     to_clkgen_fifo_wrclk_sel6        ;
output    [1:0]     to_clkgen_fifo_wrclk_sel7        ;
output    [1:0]     to_clkgen_fifo_rdclk_sel0        ;
output    [1:0]     to_clkgen_fifo_rdclk_sel1        ;
output    [1:0]     to_clkgen_fifo_rdclk_sel2        ;
output    [1:0]     to_clkgen_fifo_rdclk_sel3        ;
output    [1:0]     to_clkgen_fifo_rdclk_sel4        ;
output    [1:0]     to_clkgen_fifo_rdclk_sel5        ;
output    [1:0]     to_clkgen_fifo_rdclk_sel6        ;
output    [1:0]     to_clkgen_fifo_rdclk_sel7        ;
output              reg_rd_video_lock0               ;
output              reg_rd_video_lock1               ;
output              reg_rd_video_lock2               ;
output              reg_rd_video_lock3               ;
output              reg_rd_video_lock4               ;
output              reg_rd_video_lock5               ;
output              reg_rd_video_lock6               ;
output              reg_rd_video_lock7               ;
output              reg_rd_video_loss0               ;
output              reg_rd_video_loss1               ;
output              reg_rd_video_loss2               ;
output              reg_rd_video_loss3               ;
output              reg_rd_video_loss4               ;
output              reg_rd_video_loss5               ;
output              reg_rd_video_loss6               ;
output              reg_rd_video_loss7               ;
output              video_loss0                      ;
output              video_loss1                      ;
output              video_loss2                      ;
output              video_loss3                      ;
output              video_loss4                      ;
output              video_loss5                      ;
output              video_loss6                      ;
output              video_loss7                      ;
output  [2:0]       reg_rd_fifo_rd_ctrl_cs0          ;
output  [2:0]       reg_rd_fifo_rd_ctrl_cs1          ;
output  [2:0]       reg_rd_fifo_rd_ctrl_cs2          ;
output  [2:0]       reg_rd_fifo_rd_ctrl_cs3          ;
output  [2:0]       reg_rd_fifo_rd_ctrl_cs4          ;
output  [2:0]       reg_rd_fifo_rd_ctrl_cs5          ;
output  [2:0]       reg_rd_fifo_rd_ctrl_cs6          ;
output  [2:0]       reg_rd_fifo_rd_ctrl_cs7          ;
output              reg_rd_fs_detect_pipe0           ;
output              reg_rd_fs_detect_pipe1           ;
output              reg_rd_fs_detect_pipe2           ;
output              reg_rd_fs_detect_pipe3           ;
output              reg_rd_fs_detect_pipe4           ;
output              reg_rd_fs_detect_pipe5           ;
output              reg_rd_fs_detect_pipe6           ;
output              reg_rd_fs_detect_pipe7           ;
output  [15:0]      reg_rd_fs_cnt_pipe0              ;
output  [15:0]      reg_rd_fs_cnt_pipe1              ;
output  [15:0]      reg_rd_fs_cnt_pipe2              ;
output  [15:0]      reg_rd_fs_cnt_pipe3              ;
output  [15:0]      reg_rd_fs_cnt_pipe4              ;
output  [15:0]      reg_rd_fs_cnt_pipe5              ;
output  [15:0]      reg_rd_fs_cnt_pipe6              ;
output  [15:0]      reg_rd_fs_cnt_pipe7              ;
output  [3:0]       reg_rd_cnt_line_end_rd_side0     ;
output  [3:0]       reg_rd_cnt_line_end_rd_side1     ;
output  [3:0]       reg_rd_cnt_line_end_rd_side2     ;
output  [3:0]       reg_rd_cnt_line_end_rd_side3     ;
output  [3:0]       reg_rd_cnt_line_end_rd_side4     ;
output  [3:0]       reg_rd_cnt_line_end_rd_side5     ;
output  [3:0]       reg_rd_cnt_line_end_rd_side6     ;
output  [3:0]       reg_rd_cnt_line_end_rd_side7     ;
output  [3:0]       reg_rd_sch0_cs                   ;
output  [3:0]       reg_rd_sch1_cs                   ;
output  [3:0]       reg_rd_sch2_cs                   ;
output  [3:0]       reg_rd_sch3_cs                   ;
output              reg_rd_sch2post_video_data_vld0  ;
output              reg_rd_sch2post_video_data_vld1  ;
output              reg_rd_sch2post_video_data_vld2  ;
output              reg_rd_sch2post_video_data_vld3  ;
output              reg_rd_pipe2sch_video_data_vld0  ;
output              reg_rd_pipe2sch_video_data_vld1  ;
output              reg_rd_pipe2sch_video_data_vld2  ;
output              reg_rd_pipe2sch_video_data_vld3  ;
output              reg_rd_pipe2sch_video_data_vld4  ;
output              reg_rd_pipe2sch_video_data_vld5  ;
output              reg_rd_pipe2sch_video_data_vld6  ;
output              reg_rd_pipe2sch_video_data_vld7  ;
output [31:0]       reg_rd_pipe0_dispatched_cnt_ready_for_sch;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
output [31:0]       reg_rd_pipe1_dispatched_cnt_ready_for_sch;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
output [31:0]       reg_rd_pipe2_dispatched_cnt_ready_for_sch;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
output [31:0]       reg_rd_pipe3_dispatched_cnt_ready_for_sch;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
output [31:0]       reg_rd_pipe4_dispatched_cnt_ready_for_sch;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
output [31:0]       reg_rd_pipe5_dispatched_cnt_ready_for_sch;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
output [31:0]       reg_rd_pipe6_dispatched_cnt_ready_for_sch;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
output [31:0]       reg_rd_pipe7_dispatched_cnt_ready_for_sch;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v

output              video_data_afifo_mem_double_err0;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
output              video_data_afifo_mem_double_err1;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
output              video_data_afifo_mem_double_err2;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
output              video_data_afifo_mem_double_err3;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
output              video_data_afifo_mem_double_err4;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
output              video_data_afifo_mem_double_err5;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
output              video_data_afifo_mem_double_err6;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
output              video_data_afifo_mem_double_err7;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
output              video_data_afifo_mem_single_err0;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
output              video_data_afifo_mem_single_err1;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
output              video_data_afifo_mem_single_err2;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
output              video_data_afifo_mem_single_err3;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
output              video_data_afifo_mem_single_err4;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
output              video_data_afifo_mem_single_err5;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
output              video_data_afifo_mem_single_err6;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
output              video_data_afifo_mem_single_err7;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
output              video_data_afifo_ovf_int0;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
output              video_data_afifo_ovf_int1;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
output              video_data_afifo_ovf_int2;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
output              video_data_afifo_ovf_int3;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
output              video_data_afifo_ovf_int4;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
output              video_data_afifo_ovf_int5;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
output              video_data_afifo_ovf_int6;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
output              video_data_afifo_ovf_int7;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v

output              video_data_fwft_fifo_mem_double_err0;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
output              video_data_fwft_fifo_mem_double_err1;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
output              video_data_fwft_fifo_mem_double_err2;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
output              video_data_fwft_fifo_mem_double_err3;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
output              video_data_fwft_fifo_mem_double_err4;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
output              video_data_fwft_fifo_mem_double_err5;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
output              video_data_fwft_fifo_mem_double_err6;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
output              video_data_fwft_fifo_mem_double_err7;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
output              video_data_fwft_fifo_mem_single_err0;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
output              video_data_fwft_fifo_mem_single_err1;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
output              video_data_fwft_fifo_mem_single_err2;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
output              video_data_fwft_fifo_mem_single_err3;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
output              video_data_fwft_fifo_mem_single_err4;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
output              video_data_fwft_fifo_mem_single_err5;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
output              video_data_fwft_fifo_mem_single_err6;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
output              video_data_fwft_fifo_mem_single_err7;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
output              video_data_fwft_fifo_ovf_int0;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
output              video_data_fwft_fifo_ovf_int1;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
output              video_data_fwft_fifo_ovf_int2;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
output              video_data_fwft_fifo_ovf_int3;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
output              video_data_fwft_fifo_ovf_int4;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
output              video_data_fwft_fifo_ovf_int5;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
output              video_data_fwft_fifo_ovf_int6;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
output              video_data_fwft_fifo_ovf_int7;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v

output              lcrc_err0;
output              lcrc_err1;
output              lcrc_err2;
output              lcrc_err3;
output              lcrc_err4;
output              lcrc_err5;
output              lcrc_err6;
output              lcrc_err7;

output              vprbs_rx_fail_app_route_int0;
output              vprbs_rx_fail_app_route_int1;
output              vprbs_rx_fail_app_route_int2;
output              vprbs_rx_fail_app_route_int3;
output              vprbs_rx_fail_app_route_int4;
output              vprbs_rx_fail_app_route_int5;
output              vprbs_rx_fail_app_route_int6;
output              vprbs_rx_fail_app_route_int7;
output              sch_data_type_align_fail_int0;
output              sch_data_type_align_fail_int1;
output              sch_data_type_align_fail_int2;
output              sch_data_type_align_fail_int3;
localparam VIDEO_DATA_SIZE = 140;
/*AUTOWIRE*/
// Beginning of automatic wires (for undeclared instantiated-module outputs)
wire			ack0;			// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
wire			ack1;			// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
wire			ack2;			// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
wire			ack3;			// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
wire			ack4;			// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
wire			ack5;			// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
wire			ack6;			// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
wire			ack7;			// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
wire			ack_pre0;		// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
wire			ack_pre1;		// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
wire			ack_pre2;		// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
wire			ack_pre3;		// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
wire			ack_pre4;		// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
wire			ack_pre5;		// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
wire			ack_pre6;		// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
wire			ack_pre7;		// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
wire			ack_vld_pipe0_aggregator0;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
wire			ack_vld_pipe0_aggregator1;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
wire			ack_vld_pipe0_aggregator2;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
wire			ack_vld_pipe0_aggregator3;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
wire			ack_vld_pipe1_aggregator0;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
wire			ack_vld_pipe1_aggregator1;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
wire			ack_vld_pipe1_aggregator2;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
wire			ack_vld_pipe1_aggregator3;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
wire			ack_vld_pipe2_aggregator0;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
wire			ack_vld_pipe2_aggregator1;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
wire			ack_vld_pipe2_aggregator2;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
wire			ack_vld_pipe2_aggregator3;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
wire			ack_vld_pipe3_aggregator0;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
wire			ack_vld_pipe3_aggregator1;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
wire			ack_vld_pipe3_aggregator2;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
wire			ack_vld_pipe3_aggregator3;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
wire			ack_vld_pipe4_aggregator0;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
wire			ack_vld_pipe4_aggregator1;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
wire			ack_vld_pipe4_aggregator2;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
wire			ack_vld_pipe4_aggregator3;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
wire			ack_vld_pipe5_aggregator0;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
wire			ack_vld_pipe5_aggregator1;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
wire			ack_vld_pipe5_aggregator2;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
wire			ack_vld_pipe5_aggregator3;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
wire			ack_vld_pipe6_aggregator0;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
wire			ack_vld_pipe6_aggregator1;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
wire			ack_vld_pipe6_aggregator2;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
wire			ack_vld_pipe6_aggregator3;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
wire			ack_vld_pipe7_aggregator0;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
wire			ack_vld_pipe7_aggregator1;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
wire			ack_vld_pipe7_aggregator2;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
wire			ack_vld_pipe7_aggregator3;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
wire			empty_vld_pipe0_aggregator0;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
wire			empty_vld_pipe0_aggregator1;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
wire			empty_vld_pipe0_aggregator2;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
wire			empty_vld_pipe0_aggregator3;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
wire			empty_vld_pipe1_aggregator0;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
wire			empty_vld_pipe1_aggregator1;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
wire			empty_vld_pipe1_aggregator2;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
wire			empty_vld_pipe1_aggregator3;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
wire			empty_vld_pipe2_aggregator0;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
wire			empty_vld_pipe2_aggregator1;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
wire			empty_vld_pipe2_aggregator2;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
wire			empty_vld_pipe2_aggregator3;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
wire			empty_vld_pipe3_aggregator0;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
wire			empty_vld_pipe3_aggregator1;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
wire			empty_vld_pipe3_aggregator2;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
wire			empty_vld_pipe3_aggregator3;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
wire			empty_vld_pipe4_aggregator0;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
wire			empty_vld_pipe4_aggregator1;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
wire			empty_vld_pipe4_aggregator2;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
wire			empty_vld_pipe4_aggregator3;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
wire			empty_vld_pipe5_aggregator0;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
wire			empty_vld_pipe5_aggregator1;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
wire			empty_vld_pipe5_aggregator2;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
wire			empty_vld_pipe5_aggregator3;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
wire			empty_vld_pipe6_aggregator0;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
wire			empty_vld_pipe6_aggregator1;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
wire			empty_vld_pipe6_aggregator2;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
wire			empty_vld_pipe6_aggregator3;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
wire			empty_vld_pipe7_aggregator0;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
wire			empty_vld_pipe7_aggregator1;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
wire			empty_vld_pipe7_aggregator2;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
wire			empty_vld_pipe7_aggregator3;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
wire [2:0]		fifo_rd_ctrl_cs0;	// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
wire [2:0]		fifo_rd_ctrl_cs1;	// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
wire [2:0]		fifo_rd_ctrl_cs2;	// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
wire [2:0]		fifo_rd_ctrl_cs3;	// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
wire [2:0]		fifo_rd_ctrl_cs4;	// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
wire [2:0]		fifo_rd_ctrl_cs5;	// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
wire [2:0]		fifo_rd_ctrl_cs6;	// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
wire [2:0]		fifo_rd_ctrl_cs7;	// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
wire			fs_detect_pipe0;	// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
wire			fs_detect_pipe1;	// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
wire			fs_detect_pipe2;	// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
wire			fs_detect_pipe3;	// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
wire			fs_detect_pipe4;	// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
wire			fs_detect_pipe5;	// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
wire			fs_detect_pipe6;	// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
wire			fs_detect_pipe7;	// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
wire [2:0]		gencrc2pktfilter0_byte_en;// From u_as6d_app_crc_gen of as6d_app_crc_gen.v
wire [63:0]		gencrc2pktfilter0_csi_data;// From u_as6d_app_crc_gen of as6d_app_crc_gen.v
wire			gencrc2pktfilter0_data_en;// From u_as6d_app_crc_gen of as6d_app_crc_gen.v
wire [5:0]		gencrc2pktfilter0_data_type;// From u_as6d_app_crc_gen of as6d_app_crc_gen.v
wire			gencrc2pktfilter0_header_en;// From u_as6d_app_crc_gen of as6d_app_crc_gen.v
wire [31:0]		gencrc2pktfilter0_pkt_crc;// From u_as6d_app_crc_gen of as6d_app_crc_gen.v
wire			gencrc2pktfilter0_pkt_crc_en;// From u_as6d_app_crc_gen of as6d_app_crc_gen.v
wire			gencrc2pktfilter0_tunnel_mode_en;// From u_as6d_app_crc_gen of as6d_app_crc_gen.v
wire [3:0]		gencrc2pktfilter0_virtual_channel;// From u_as6d_app_crc_gen of as6d_app_crc_gen.v
wire [15:0]		gencrc2pktfilter0_word_count;// From u_as6d_app_crc_gen of as6d_app_crc_gen.v
wire [2:0]		gencrc2pktfilter1_byte_en;// From u_as6d_app_crc_gen of as6d_app_crc_gen.v
wire [63:0]		gencrc2pktfilter1_csi_data;// From u_as6d_app_crc_gen of as6d_app_crc_gen.v
wire			gencrc2pktfilter1_data_en;// From u_as6d_app_crc_gen of as6d_app_crc_gen.v
wire [5:0]		gencrc2pktfilter1_data_type;// From u_as6d_app_crc_gen of as6d_app_crc_gen.v
wire			gencrc2pktfilter1_header_en;// From u_as6d_app_crc_gen of as6d_app_crc_gen.v
wire [31:0]		gencrc2pktfilter1_pkt_crc;// From u_as6d_app_crc_gen of as6d_app_crc_gen.v
wire			gencrc2pktfilter1_pkt_crc_en;// From u_as6d_app_crc_gen of as6d_app_crc_gen.v
wire			gencrc2pktfilter1_tunnel_mode_en;// From u_as6d_app_crc_gen of as6d_app_crc_gen.v
wire [3:0]		gencrc2pktfilter1_virtual_channel;// From u_as6d_app_crc_gen of as6d_app_crc_gen.v
wire [15:0]		gencrc2pktfilter1_word_count;// From u_as6d_app_crc_gen of as6d_app_crc_gen.v
wire [2:0]		gencrc2pktfilter2_byte_en;// From u_as6d_app_crc_gen of as6d_app_crc_gen.v
wire [63:0]		gencrc2pktfilter2_csi_data;// From u_as6d_app_crc_gen of as6d_app_crc_gen.v
wire			gencrc2pktfilter2_data_en;// From u_as6d_app_crc_gen of as6d_app_crc_gen.v
wire [5:0]		gencrc2pktfilter2_data_type;// From u_as6d_app_crc_gen of as6d_app_crc_gen.v
wire			gencrc2pktfilter2_header_en;// From u_as6d_app_crc_gen of as6d_app_crc_gen.v
wire [31:0]		gencrc2pktfilter2_pkt_crc;// From u_as6d_app_crc_gen of as6d_app_crc_gen.v
wire			gencrc2pktfilter2_pkt_crc_en;// From u_as6d_app_crc_gen of as6d_app_crc_gen.v
wire			gencrc2pktfilter2_tunnel_mode_en;// From u_as6d_app_crc_gen of as6d_app_crc_gen.v
wire [3:0]		gencrc2pktfilter2_virtual_channel;// From u_as6d_app_crc_gen of as6d_app_crc_gen.v
wire [15:0]		gencrc2pktfilter2_word_count;// From u_as6d_app_crc_gen of as6d_app_crc_gen.v
wire [2:0]		gencrc2pktfilter3_byte_en;// From u_as6d_app_crc_gen of as6d_app_crc_gen.v
wire [63:0]		gencrc2pktfilter3_csi_data;// From u_as6d_app_crc_gen of as6d_app_crc_gen.v
wire			gencrc2pktfilter3_data_en;// From u_as6d_app_crc_gen of as6d_app_crc_gen.v
wire [5:0]		gencrc2pktfilter3_data_type;// From u_as6d_app_crc_gen of as6d_app_crc_gen.v
wire			gencrc2pktfilter3_header_en;// From u_as6d_app_crc_gen of as6d_app_crc_gen.v
wire [31:0]		gencrc2pktfilter3_pkt_crc;// From u_as6d_app_crc_gen of as6d_app_crc_gen.v
wire			gencrc2pktfilter3_pkt_crc_en;// From u_as6d_app_crc_gen of as6d_app_crc_gen.v
wire			gencrc2pktfilter3_tunnel_mode_en;// From u_as6d_app_crc_gen of as6d_app_crc_gen.v
wire [3:0]		gencrc2pktfilter3_virtual_channel;// From u_as6d_app_crc_gen of as6d_app_crc_gen.v
wire [15:0]		gencrc2pktfilter3_word_count;// From u_as6d_app_crc_gen of as6d_app_crc_gen.v
wire			line_end0;		// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
wire			line_end1;		// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
wire			line_end2;		// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
wire			line_end3;		// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
wire			line_end4;		// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
wire			line_end5;		// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
wire			line_end6;		// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
wire			line_end7;		// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
wire			line_end_vld_pipe0_aggregator0;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
wire			line_end_vld_pipe0_aggregator1;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
wire			line_end_vld_pipe0_aggregator2;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
wire			line_end_vld_pipe0_aggregator3;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
wire			line_end_vld_pipe1_aggregator0;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
wire			line_end_vld_pipe1_aggregator1;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
wire			line_end_vld_pipe1_aggregator2;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
wire			line_end_vld_pipe1_aggregator3;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
wire			line_end_vld_pipe2_aggregator0;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
wire			line_end_vld_pipe2_aggregator1;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
wire			line_end_vld_pipe2_aggregator2;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
wire			line_end_vld_pipe2_aggregator3;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
wire			line_end_vld_pipe3_aggregator0;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
wire			line_end_vld_pipe3_aggregator1;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
wire			line_end_vld_pipe3_aggregator2;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
wire			line_end_vld_pipe3_aggregator3;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
wire			line_end_vld_pipe4_aggregator0;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
wire			line_end_vld_pipe4_aggregator1;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
wire			line_end_vld_pipe4_aggregator2;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
wire			line_end_vld_pipe4_aggregator3;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
wire			line_end_vld_pipe5_aggregator0;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
wire			line_end_vld_pipe5_aggregator1;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
wire			line_end_vld_pipe5_aggregator2;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
wire			line_end_vld_pipe5_aggregator3;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
wire			line_end_vld_pipe6_aggregator0;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
wire			line_end_vld_pipe6_aggregator1;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
wire			line_end_vld_pipe6_aggregator2;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
wire			line_end_vld_pipe6_aggregator3;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
wire			line_end_vld_pipe7_aggregator0;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
wire			line_end_vld_pipe7_aggregator1;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
wire			line_end_vld_pipe7_aggregator2;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
wire			line_end_vld_pipe7_aggregator3;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
wire [3:0]		pipe0_aggr_id;		// From u_as6d_app_pipe_route of as6d_app_pipe_route.v
wire [(`MEP_CSI2_DEVICE_IDI_DATA_BYTEEN_WIDTH-1):0] pipe0_byte_en;// From u_as6d_app_pipe_route of as6d_app_pipe_route.v
wire [(`MEP_CSI2_DEVICE_IDI_CSIDATA_SIZE-1):0] pipe0_csi_data;// From u_as6d_app_pipe_route of as6d_app_pipe_route.v
wire			pipe0_data_en;		// From u_as6d_app_pipe_route of as6d_app_pipe_route.v
wire [5:0]		pipe0_data_type;	// From u_as6d_app_pipe_route of as6d_app_pipe_route.v
wire			pipe0_header_en;	// From u_as6d_app_pipe_route of as6d_app_pipe_route.v
wire [31:0]		pipe0_pkt_crc;		// From u_as6d_app_pipe_route of as6d_app_pipe_route.v
wire			pipe0_pkt_crc_en;	// From u_as6d_app_pipe_route of as6d_app_pipe_route.v
wire [1:0]		pipe0_virtual_channel;	// From u_as6d_app_pipe_route of as6d_app_pipe_route.v
wire [(`MEP_CSI2_DEVICE_VCX_DWIDTH-1):0] pipe0_virtual_channel_x;// From u_as6d_app_pipe_route of as6d_app_pipe_route.v
wire [15:0]		pipe0_word_count;	// From u_as6d_app_pipe_route of as6d_app_pipe_route.v
wire [1:0]		pipe0_wr_mode;		// From u_as6d_app_sync of as6d_app_sync.v
wire [3:0]		pipe1_aggr_id;		// From u_as6d_app_pipe_route of as6d_app_pipe_route.v
wire [(`MEP_CSI2_DEVICE_IDI_DATA_BYTEEN_WIDTH-1):0] pipe1_byte_en;// From u_as6d_app_pipe_route of as6d_app_pipe_route.v
wire [(`MEP_CSI2_DEVICE_IDI_CSIDATA_SIZE-1):0] pipe1_csi_data;// From u_as6d_app_pipe_route of as6d_app_pipe_route.v
wire			pipe1_data_en;		// From u_as6d_app_pipe_route of as6d_app_pipe_route.v
wire [5:0]		pipe1_data_type;	// From u_as6d_app_pipe_route of as6d_app_pipe_route.v
wire			pipe1_header_en;	// From u_as6d_app_pipe_route of as6d_app_pipe_route.v
wire [31:0]		pipe1_pkt_crc;		// From u_as6d_app_pipe_route of as6d_app_pipe_route.v
wire			pipe1_pkt_crc_en;	// From u_as6d_app_pipe_route of as6d_app_pipe_route.v
wire [1:0]		pipe1_virtual_channel;	// From u_as6d_app_pipe_route of as6d_app_pipe_route.v
wire [(`MEP_CSI2_DEVICE_VCX_DWIDTH-1):0] pipe1_virtual_channel_x;// From u_as6d_app_pipe_route of as6d_app_pipe_route.v
wire [15:0]		pipe1_word_count;	// From u_as6d_app_pipe_route of as6d_app_pipe_route.v
wire [1:0]		pipe1_wr_mode;		// From u_as6d_app_sync of as6d_app_sync.v
wire [3:0]		pipe2_aggr_id;		// From u_as6d_app_pipe_route of as6d_app_pipe_route.v
wire [(`MEP_CSI2_DEVICE_IDI_DATA_BYTEEN_WIDTH-1):0] pipe2_byte_en;// From u_as6d_app_pipe_route of as6d_app_pipe_route.v
wire [(`MEP_CSI2_DEVICE_IDI_CSIDATA_SIZE-1):0] pipe2_csi_data;// From u_as6d_app_pipe_route of as6d_app_pipe_route.v
wire			pipe2_data_en;		// From u_as6d_app_pipe_route of as6d_app_pipe_route.v
wire [5:0]		pipe2_data_type;	// From u_as6d_app_pipe_route of as6d_app_pipe_route.v
wire			pipe2_header_en;	// From u_as6d_app_pipe_route of as6d_app_pipe_route.v
wire [31:0]		pipe2_pkt_crc;		// From u_as6d_app_pipe_route of as6d_app_pipe_route.v
wire			pipe2_pkt_crc_en;	// From u_as6d_app_pipe_route of as6d_app_pipe_route.v
wire [1:0]		pipe2_virtual_channel;	// From u_as6d_app_pipe_route of as6d_app_pipe_route.v
wire [(`MEP_CSI2_DEVICE_VCX_DWIDTH-1):0] pipe2_virtual_channel_x;// From u_as6d_app_pipe_route of as6d_app_pipe_route.v
wire [15:0]		pipe2_word_count;	// From u_as6d_app_pipe_route of as6d_app_pipe_route.v
wire [1:0]		pipe2_wr_mode;		// From u_as6d_app_sync of as6d_app_sync.v
wire [(VIDEO_DATA_SIZE-1):0] pipe2sch_video_data0;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
wire [(VIDEO_DATA_SIZE-1):0] pipe2sch_video_data1;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
wire [(VIDEO_DATA_SIZE-1):0] pipe2sch_video_data2;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
wire [(VIDEO_DATA_SIZE-1):0] pipe2sch_video_data3;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
wire [(VIDEO_DATA_SIZE-1):0] pipe2sch_video_data4;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
wire [(VIDEO_DATA_SIZE-1):0] pipe2sch_video_data5;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
wire [(VIDEO_DATA_SIZE-1):0] pipe2sch_video_data6;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
wire [(VIDEO_DATA_SIZE-1):0] pipe2sch_video_data7;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
wire			pipe2sch_video_data_vld0;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
wire			pipe2sch_video_data_vld1;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
wire			pipe2sch_video_data_vld2;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
wire			pipe2sch_video_data_vld3;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
wire			pipe2sch_video_data_vld4;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
wire			pipe2sch_video_data_vld5;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
wire			pipe2sch_video_data_vld6;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
wire			pipe2sch_video_data_vld7;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
wire [3:0]		pipe3_aggr_id;		// From u_as6d_app_pipe_route of as6d_app_pipe_route.v
wire [(`MEP_CSI2_DEVICE_IDI_DATA_BYTEEN_WIDTH-1):0] pipe3_byte_en;// From u_as6d_app_pipe_route of as6d_app_pipe_route.v
wire [(`MEP_CSI2_DEVICE_IDI_CSIDATA_SIZE-1):0] pipe3_csi_data;// From u_as6d_app_pipe_route of as6d_app_pipe_route.v
wire			pipe3_data_en;		// From u_as6d_app_pipe_route of as6d_app_pipe_route.v
wire [5:0]		pipe3_data_type;	// From u_as6d_app_pipe_route of as6d_app_pipe_route.v
wire			pipe3_header_en;	// From u_as6d_app_pipe_route of as6d_app_pipe_route.v
wire [31:0]		pipe3_pkt_crc;		// From u_as6d_app_pipe_route of as6d_app_pipe_route.v
wire			pipe3_pkt_crc_en;	// From u_as6d_app_pipe_route of as6d_app_pipe_route.v
wire [1:0]		pipe3_virtual_channel;	// From u_as6d_app_pipe_route of as6d_app_pipe_route.v
wire [(`MEP_CSI2_DEVICE_VCX_DWIDTH-1):0] pipe3_virtual_channel_x;// From u_as6d_app_pipe_route of as6d_app_pipe_route.v
wire [15:0]		pipe3_word_count;	// From u_as6d_app_pipe_route of as6d_app_pipe_route.v
wire [1:0]		pipe3_wr_mode;		// From u_as6d_app_sync of as6d_app_sync.v
wire [3:0]		pipe4_aggr_id;		// From u_as6d_app_pipe_route of as6d_app_pipe_route.v
wire [(`MEP_CSI2_DEVICE_IDI_DATA_BYTEEN_WIDTH-1):0] pipe4_byte_en;// From u_as6d_app_pipe_route of as6d_app_pipe_route.v
wire [(`MEP_CSI2_DEVICE_IDI_CSIDATA_SIZE-1):0] pipe4_csi_data;// From u_as6d_app_pipe_route of as6d_app_pipe_route.v
wire			pipe4_data_en;		// From u_as6d_app_pipe_route of as6d_app_pipe_route.v
wire [5:0]		pipe4_data_type;	// From u_as6d_app_pipe_route of as6d_app_pipe_route.v
wire			pipe4_header_en;	// From u_as6d_app_pipe_route of as6d_app_pipe_route.v
wire [31:0]		pipe4_pkt_crc;		// From u_as6d_app_pipe_route of as6d_app_pipe_route.v
wire			pipe4_pkt_crc_en;	// From u_as6d_app_pipe_route of as6d_app_pipe_route.v
wire [1:0]		pipe4_virtual_channel;	// From u_as6d_app_pipe_route of as6d_app_pipe_route.v
wire [(`MEP_CSI2_DEVICE_VCX_DWIDTH-1):0] pipe4_virtual_channel_x;// From u_as6d_app_pipe_route of as6d_app_pipe_route.v
wire [15:0]		pipe4_word_count;	// From u_as6d_app_pipe_route of as6d_app_pipe_route.v
wire [1:0]		pipe4_wr_mode;		// From u_as6d_app_sync of as6d_app_sync.v
wire [3:0]		pipe5_aggr_id;		// From u_as6d_app_pipe_route of as6d_app_pipe_route.v
wire [(`MEP_CSI2_DEVICE_IDI_DATA_BYTEEN_WIDTH-1):0] pipe5_byte_en;// From u_as6d_app_pipe_route of as6d_app_pipe_route.v
wire [(`MEP_CSI2_DEVICE_IDI_CSIDATA_SIZE-1):0] pipe5_csi_data;// From u_as6d_app_pipe_route of as6d_app_pipe_route.v
wire			pipe5_data_en;		// From u_as6d_app_pipe_route of as6d_app_pipe_route.v
wire [5:0]		pipe5_data_type;	// From u_as6d_app_pipe_route of as6d_app_pipe_route.v
wire			pipe5_header_en;	// From u_as6d_app_pipe_route of as6d_app_pipe_route.v
wire [31:0]		pipe5_pkt_crc;		// From u_as6d_app_pipe_route of as6d_app_pipe_route.v
wire			pipe5_pkt_crc_en;	// From u_as6d_app_pipe_route of as6d_app_pipe_route.v
wire [1:0]		pipe5_virtual_channel;	// From u_as6d_app_pipe_route of as6d_app_pipe_route.v
wire [(`MEP_CSI2_DEVICE_VCX_DWIDTH-1):0] pipe5_virtual_channel_x;// From u_as6d_app_pipe_route of as6d_app_pipe_route.v
wire [15:0]		pipe5_word_count;	// From u_as6d_app_pipe_route of as6d_app_pipe_route.v
wire [1:0]		pipe5_wr_mode;		// From u_as6d_app_sync of as6d_app_sync.v
wire [3:0]		pipe6_aggr_id;		// From u_as6d_app_pipe_route of as6d_app_pipe_route.v
wire [(`MEP_CSI2_DEVICE_IDI_DATA_BYTEEN_WIDTH-1):0] pipe6_byte_en;// From u_as6d_app_pipe_route of as6d_app_pipe_route.v
wire [(`MEP_CSI2_DEVICE_IDI_CSIDATA_SIZE-1):0] pipe6_csi_data;// From u_as6d_app_pipe_route of as6d_app_pipe_route.v
wire			pipe6_data_en;		// From u_as6d_app_pipe_route of as6d_app_pipe_route.v
wire [5:0]		pipe6_data_type;	// From u_as6d_app_pipe_route of as6d_app_pipe_route.v
wire			pipe6_header_en;	// From u_as6d_app_pipe_route of as6d_app_pipe_route.v
wire [31:0]		pipe6_pkt_crc;		// From u_as6d_app_pipe_route of as6d_app_pipe_route.v
wire			pipe6_pkt_crc_en;	// From u_as6d_app_pipe_route of as6d_app_pipe_route.v
wire [1:0]		pipe6_virtual_channel;	// From u_as6d_app_pipe_route of as6d_app_pipe_route.v
wire [(`MEP_CSI2_DEVICE_VCX_DWIDTH-1):0] pipe6_virtual_channel_x;// From u_as6d_app_pipe_route of as6d_app_pipe_route.v
wire [15:0]		pipe6_word_count;	// From u_as6d_app_pipe_route of as6d_app_pipe_route.v
wire [1:0]		pipe6_wr_mode;		// From u_as6d_app_sync of as6d_app_sync.v
wire [3:0]		pipe7_aggr_id;		// From u_as6d_app_pipe_route of as6d_app_pipe_route.v
wire [(`MEP_CSI2_DEVICE_IDI_DATA_BYTEEN_WIDTH-1):0] pipe7_byte_en;// From u_as6d_app_pipe_route of as6d_app_pipe_route.v
wire [(`MEP_CSI2_DEVICE_IDI_CSIDATA_SIZE-1):0] pipe7_csi_data;// From u_as6d_app_pipe_route of as6d_app_pipe_route.v
wire			pipe7_data_en;		// From u_as6d_app_pipe_route of as6d_app_pipe_route.v
wire [5:0]		pipe7_data_type;	// From u_as6d_app_pipe_route of as6d_app_pipe_route.v
wire			pipe7_header_en;	// From u_as6d_app_pipe_route of as6d_app_pipe_route.v
wire [31:0]		pipe7_pkt_crc;		// From u_as6d_app_pipe_route of as6d_app_pipe_route.v
wire			pipe7_pkt_crc_en;	// From u_as6d_app_pipe_route of as6d_app_pipe_route.v
wire [1:0]		pipe7_virtual_channel;	// From u_as6d_app_pipe_route of as6d_app_pipe_route.v
wire [(`MEP_CSI2_DEVICE_VCX_DWIDTH-1):0] pipe7_virtual_channel_x;// From u_as6d_app_pipe_route of as6d_app_pipe_route.v
wire [15:0]		pipe7_word_count;	// From u_as6d_app_pipe_route of as6d_app_pipe_route.v
wire [1:0]		pipe7_wr_mode;		// From u_as6d_app_sync of as6d_app_sync.v
wire [7:0]		pipe_fifo_full_clear;	// From u_as6d_app_sync of as6d_app_sync.v
wire [2:0]		pkt_filter_out_mep0_byte_en;// From u_as6d_app_pkt_filter of as6d_app_pkt_filter.v
wire [63:0]		pkt_filter_out_mep0_csi_data;// From u_as6d_app_pkt_filter of as6d_app_pkt_filter.v
wire			pkt_filter_out_mep0_data_en;// From u_as6d_app_pkt_filter of as6d_app_pkt_filter.v
wire [5:0]		pkt_filter_out_mep0_data_type;// From u_as6d_app_pkt_filter of as6d_app_pkt_filter.v
wire			pkt_filter_out_mep0_header_en;// From u_as6d_app_pkt_filter of as6d_app_pkt_filter.v
wire [31:0]		pkt_filter_out_mep0_pkt_crc;// From u_as6d_app_pkt_filter of as6d_app_pkt_filter.v
wire			pkt_filter_out_mep0_pkt_crc_en;// From u_as6d_app_pkt_filter of as6d_app_pkt_filter.v
wire			pkt_filter_out_mep0_tunnel_mode_en;// From u_as6d_app_pkt_filter of as6d_app_pkt_filter.v
wire [3:0]		pkt_filter_out_mep0_virtual_channel;// From u_as6d_app_pkt_filter of as6d_app_pkt_filter.v
wire [15:0]		pkt_filter_out_mep0_word_count;// From u_as6d_app_pkt_filter of as6d_app_pkt_filter.v
wire [2:0]		pkt_filter_out_mep1_byte_en;// From u_as6d_app_pkt_filter of as6d_app_pkt_filter.v
wire [63:0]		pkt_filter_out_mep1_csi_data;// From u_as6d_app_pkt_filter of as6d_app_pkt_filter.v
wire			pkt_filter_out_mep1_data_en;// From u_as6d_app_pkt_filter of as6d_app_pkt_filter.v
wire [5:0]		pkt_filter_out_mep1_data_type;// From u_as6d_app_pkt_filter of as6d_app_pkt_filter.v
wire			pkt_filter_out_mep1_header_en;// From u_as6d_app_pkt_filter of as6d_app_pkt_filter.v
wire [31:0]		pkt_filter_out_mep1_pkt_crc;// From u_as6d_app_pkt_filter of as6d_app_pkt_filter.v
wire			pkt_filter_out_mep1_pkt_crc_en;// From u_as6d_app_pkt_filter of as6d_app_pkt_filter.v
wire			pkt_filter_out_mep1_tunnel_mode_en;// From u_as6d_app_pkt_filter of as6d_app_pkt_filter.v
wire [3:0]		pkt_filter_out_mep1_virtual_channel;// From u_as6d_app_pkt_filter of as6d_app_pkt_filter.v
wire [15:0]		pkt_filter_out_mep1_word_count;// From u_as6d_app_pkt_filter of as6d_app_pkt_filter.v
wire [2:0]		pkt_filter_out_mep2_byte_en;// From u_as6d_app_pkt_filter of as6d_app_pkt_filter.v
wire [63:0]		pkt_filter_out_mep2_csi_data;// From u_as6d_app_pkt_filter of as6d_app_pkt_filter.v
wire			pkt_filter_out_mep2_data_en;// From u_as6d_app_pkt_filter of as6d_app_pkt_filter.v
wire [5:0]		pkt_filter_out_mep2_data_type;// From u_as6d_app_pkt_filter of as6d_app_pkt_filter.v
wire			pkt_filter_out_mep2_header_en;// From u_as6d_app_pkt_filter of as6d_app_pkt_filter.v
wire [31:0]		pkt_filter_out_mep2_pkt_crc;// From u_as6d_app_pkt_filter of as6d_app_pkt_filter.v
wire			pkt_filter_out_mep2_pkt_crc_en;// From u_as6d_app_pkt_filter of as6d_app_pkt_filter.v
wire			pkt_filter_out_mep2_tunnel_mode_en;// From u_as6d_app_pkt_filter of as6d_app_pkt_filter.v
wire [3:0]		pkt_filter_out_mep2_virtual_channel;// From u_as6d_app_pkt_filter of as6d_app_pkt_filter.v
wire [15:0]		pkt_filter_out_mep2_word_count;// From u_as6d_app_pkt_filter of as6d_app_pkt_filter.v
wire [2:0]		pkt_filter_out_mep3_byte_en;// From u_as6d_app_pkt_filter of as6d_app_pkt_filter.v
wire [63:0]		pkt_filter_out_mep3_csi_data;// From u_as6d_app_pkt_filter of as6d_app_pkt_filter.v
wire			pkt_filter_out_mep3_data_en;// From u_as6d_app_pkt_filter of as6d_app_pkt_filter.v
wire [5:0]		pkt_filter_out_mep3_data_type;// From u_as6d_app_pkt_filter of as6d_app_pkt_filter.v
wire			pkt_filter_out_mep3_header_en;// From u_as6d_app_pkt_filter of as6d_app_pkt_filter.v
wire [31:0]		pkt_filter_out_mep3_pkt_crc;// From u_as6d_app_pkt_filter of as6d_app_pkt_filter.v
wire			pkt_filter_out_mep3_pkt_crc_en;// From u_as6d_app_pkt_filter of as6d_app_pkt_filter.v
wire			pkt_filter_out_mep3_tunnel_mode_en;// From u_as6d_app_pkt_filter of as6d_app_pkt_filter.v
wire [3:0]		pkt_filter_out_mep3_virtual_channel;// From u_as6d_app_pkt_filter of as6d_app_pkt_filter.v
wire [15:0]		pkt_filter_out_mep3_word_count;// From u_as6d_app_pkt_filter of as6d_app_pkt_filter.v
wire			reg_vprbs_loopback_app_route_lane0_sync;// From u_as6d_app_sync of as6d_app_sync.v
wire			reg_vprbs_loopback_app_route_lane1_sync;// From u_as6d_app_sync of as6d_app_sync.v
wire			reg_vprbs_loopback_app_route_lane2_sync;// From u_as6d_app_sync of as6d_app_sync.v
wire			reg_vprbs_loopback_app_route_lane3_sync;// From u_as6d_app_sync of as6d_app_sync.v
wire			reg_vprbs_loopback_app_route_lane4_sync;// From u_as6d_app_sync of as6d_app_sync.v
wire			reg_vprbs_loopback_app_route_lane5_sync;// From u_as6d_app_sync of as6d_app_sync.v
wire			reg_vprbs_loopback_app_route_lane6_sync;// From u_as6d_app_sync of as6d_app_sync.v
wire			reg_vprbs_loopback_app_route_lane7_sync;// From u_as6d_app_sync of as6d_app_sync.v
wire			reg_vprbs_rx_chk_en_app_route_lane0_sync;// From u_as6d_app_sync of as6d_app_sync.v
wire			reg_vprbs_rx_chk_en_app_route_lane1_sync;// From u_as6d_app_sync of as6d_app_sync.v
wire			reg_vprbs_rx_chk_en_app_route_lane2_sync;// From u_as6d_app_sync of as6d_app_sync.v
wire			reg_vprbs_rx_chk_en_app_route_lane3_sync;// From u_as6d_app_sync of as6d_app_sync.v
wire			reg_vprbs_rx_chk_en_app_route_lane4_sync;// From u_as6d_app_sync of as6d_app_sync.v
wire			reg_vprbs_rx_chk_en_app_route_lane5_sync;// From u_as6d_app_sync of as6d_app_sync.v
wire			reg_vprbs_rx_chk_en_app_route_lane6_sync;// From u_as6d_app_sync of as6d_app_sync.v
wire			reg_vprbs_rx_chk_en_app_route_lane7_sync;// From u_as6d_app_sync of as6d_app_sync.v
wire			reg_vprbs_rx_err_clear_app_route_lane0_sync;// From u_as6d_app_sync of as6d_app_sync.v
wire			reg_vprbs_rx_err_clear_app_route_lane1_sync;// From u_as6d_app_sync of as6d_app_sync.v
wire			reg_vprbs_rx_err_clear_app_route_lane2_sync;// From u_as6d_app_sync of as6d_app_sync.v
wire			reg_vprbs_rx_err_clear_app_route_lane3_sync;// From u_as6d_app_sync of as6d_app_sync.v
wire			reg_vprbs_rx_err_clear_app_route_lane4_sync;// From u_as6d_app_sync of as6d_app_sync.v
wire			reg_vprbs_rx_err_clear_app_route_lane5_sync;// From u_as6d_app_sync of as6d_app_sync.v
wire			reg_vprbs_rx_err_clear_app_route_lane6_sync;// From u_as6d_app_sync of as6d_app_sync.v
wire			reg_vprbs_rx_err_clear_app_route_lane7_sync;// From u_as6d_app_sync of as6d_app_sync.v
wire			reg_vprbs_rx_load_app_route_lane0_sync;// From u_as6d_app_sync of as6d_app_sync.v
wire			reg_vprbs_rx_load_app_route_lane1_sync;// From u_as6d_app_sync of as6d_app_sync.v
wire			reg_vprbs_rx_load_app_route_lane2_sync;// From u_as6d_app_sync of as6d_app_sync.v
wire			reg_vprbs_rx_load_app_route_lane3_sync;// From u_as6d_app_sync of as6d_app_sync.v
wire			reg_vprbs_rx_load_app_route_lane4_sync;// From u_as6d_app_sync of as6d_app_sync.v
wire			reg_vprbs_rx_load_app_route_lane5_sync;// From u_as6d_app_sync of as6d_app_sync.v
wire			reg_vprbs_rx_load_app_route_lane6_sync;// From u_as6d_app_sync of as6d_app_sync.v
wire			reg_vprbs_rx_load_app_route_lane7_sync;// From u_as6d_app_sync of as6d_app_sync.v
wire			reg_vprbs_rx_lock_continue_app_route_lane0_sync;// From u_as6d_app_sync of as6d_app_sync.v
wire			reg_vprbs_rx_lock_continue_app_route_lane1_sync;// From u_as6d_app_sync of as6d_app_sync.v
wire			reg_vprbs_rx_lock_continue_app_route_lane2_sync;// From u_as6d_app_sync of as6d_app_sync.v
wire			reg_vprbs_rx_lock_continue_app_route_lane3_sync;// From u_as6d_app_sync of as6d_app_sync.v
wire			reg_vprbs_rx_lock_continue_app_route_lane4_sync;// From u_as6d_app_sync of as6d_app_sync.v
wire			reg_vprbs_rx_lock_continue_app_route_lane5_sync;// From u_as6d_app_sync of as6d_app_sync.v
wire			reg_vprbs_rx_lock_continue_app_route_lane6_sync;// From u_as6d_app_sync of as6d_app_sync.v
wire			reg_vprbs_rx_lock_continue_app_route_lane7_sync;// From u_as6d_app_sync of as6d_app_sync.v
wire [3:0]		reg_vprbs_rx_locked_match_cnt_app_route_lane0_sync;// From u_as6d_app_sync of as6d_app_sync.v
wire [3:0]		reg_vprbs_rx_locked_match_cnt_app_route_lane1_sync;// From u_as6d_app_sync of as6d_app_sync.v
wire [3:0]		reg_vprbs_rx_locked_match_cnt_app_route_lane2_sync;// From u_as6d_app_sync of as6d_app_sync.v
wire [3:0]		reg_vprbs_rx_locked_match_cnt_app_route_lane3_sync;// From u_as6d_app_sync of as6d_app_sync.v
wire [3:0]		reg_vprbs_rx_locked_match_cnt_app_route_lane4_sync;// From u_as6d_app_sync of as6d_app_sync.v
wire [3:0]		reg_vprbs_rx_locked_match_cnt_app_route_lane5_sync;// From u_as6d_app_sync of as6d_app_sync.v
wire [3:0]		reg_vprbs_rx_locked_match_cnt_app_route_lane6_sync;// From u_as6d_app_sync of as6d_app_sync.v
wire [3:0]		reg_vprbs_rx_locked_match_cnt_app_route_lane7_sync;// From u_as6d_app_sync of as6d_app_sync.v
wire [2:0]		reg_vprbs_rx_mode_app_route_lane0_sync;// From u_as6d_app_sync of as6d_app_sync.v
wire [2:0]		reg_vprbs_rx_mode_app_route_lane1_sync;// From u_as6d_app_sync of as6d_app_sync.v
wire [2:0]		reg_vprbs_rx_mode_app_route_lane2_sync;// From u_as6d_app_sync of as6d_app_sync.v
wire [2:0]		reg_vprbs_rx_mode_app_route_lane3_sync;// From u_as6d_app_sync of as6d_app_sync.v
wire [2:0]		reg_vprbs_rx_mode_app_route_lane4_sync;// From u_as6d_app_sync of as6d_app_sync.v
wire [2:0]		reg_vprbs_rx_mode_app_route_lane5_sync;// From u_as6d_app_sync of as6d_app_sync.v
wire [2:0]		reg_vprbs_rx_mode_app_route_lane6_sync;// From u_as6d_app_sync of as6d_app_sync.v
wire [2:0]		reg_vprbs_rx_mode_app_route_lane7_sync;// From u_as6d_app_sync of as6d_app_sync.v
wire			reg_vprbs_rx_order_app_route_lane0_sync;// From u_as6d_app_sync of as6d_app_sync.v
wire			reg_vprbs_rx_order_app_route_lane1_sync;// From u_as6d_app_sync of as6d_app_sync.v
wire			reg_vprbs_rx_order_app_route_lane2_sync;// From u_as6d_app_sync of as6d_app_sync.v
wire			reg_vprbs_rx_order_app_route_lane3_sync;// From u_as6d_app_sync of as6d_app_sync.v
wire			reg_vprbs_rx_order_app_route_lane4_sync;// From u_as6d_app_sync of as6d_app_sync.v
wire			reg_vprbs_rx_order_app_route_lane5_sync;// From u_as6d_app_sync of as6d_app_sync.v
wire			reg_vprbs_rx_order_app_route_lane6_sync;// From u_as6d_app_sync of as6d_app_sync.v
wire			reg_vprbs_rx_order_app_route_lane7_sync;// From u_as6d_app_sync of as6d_app_sync.v
wire [3:0]		reg_vprbs_rx_uncheck_tolerance_app_route_lane0_sync;// From u_as6d_app_sync of as6d_app_sync.v
wire [3:0]		reg_vprbs_rx_uncheck_tolerance_app_route_lane1_sync;// From u_as6d_app_sync of as6d_app_sync.v
wire [3:0]		reg_vprbs_rx_uncheck_tolerance_app_route_lane2_sync;// From u_as6d_app_sync of as6d_app_sync.v
wire [3:0]		reg_vprbs_rx_uncheck_tolerance_app_route_lane3_sync;// From u_as6d_app_sync of as6d_app_sync.v
wire [3:0]		reg_vprbs_rx_uncheck_tolerance_app_route_lane4_sync;// From u_as6d_app_sync of as6d_app_sync.v
wire [3:0]		reg_vprbs_rx_uncheck_tolerance_app_route_lane5_sync;// From u_as6d_app_sync of as6d_app_sync.v
wire [3:0]		reg_vprbs_rx_uncheck_tolerance_app_route_lane6_sync;// From u_as6d_app_sync of as6d_app_sync.v
wire [3:0]		reg_vprbs_rx_uncheck_tolerance_app_route_lane7_sync;// From u_as6d_app_sync of as6d_app_sync.v
wire			reg_vprbs_tx_err_inject_en_app_route_lane0_sync;// From u_as6d_app_sync of as6d_app_sync.v
wire			reg_vprbs_tx_err_inject_en_app_route_lane1_sync;// From u_as6d_app_sync of as6d_app_sync.v
wire			reg_vprbs_tx_err_inject_en_app_route_lane2_sync;// From u_as6d_app_sync of as6d_app_sync.v
wire			reg_vprbs_tx_err_inject_en_app_route_lane3_sync;// From u_as6d_app_sync of as6d_app_sync.v
wire			reg_vprbs_tx_err_inject_en_app_route_lane4_sync;// From u_as6d_app_sync of as6d_app_sync.v
wire			reg_vprbs_tx_err_inject_en_app_route_lane5_sync;// From u_as6d_app_sync of as6d_app_sync.v
wire			reg_vprbs_tx_err_inject_en_app_route_lane6_sync;// From u_as6d_app_sync of as6d_app_sync.v
wire			reg_vprbs_tx_err_inject_en_app_route_lane7_sync;// From u_as6d_app_sync of as6d_app_sync.v
wire [7:0]		reg_vprbs_tx_err_inject_intv_num_app_route_lane0_sync;// From u_as6d_app_sync of as6d_app_sync.v
wire [7:0]		reg_vprbs_tx_err_inject_intv_num_app_route_lane1_sync;// From u_as6d_app_sync of as6d_app_sync.v
wire [7:0]		reg_vprbs_tx_err_inject_intv_num_app_route_lane2_sync;// From u_as6d_app_sync of as6d_app_sync.v
wire [7:0]		reg_vprbs_tx_err_inject_intv_num_app_route_lane3_sync;// From u_as6d_app_sync of as6d_app_sync.v
wire [7:0]		reg_vprbs_tx_err_inject_intv_num_app_route_lane4_sync;// From u_as6d_app_sync of as6d_app_sync.v
wire [7:0]		reg_vprbs_tx_err_inject_intv_num_app_route_lane5_sync;// From u_as6d_app_sync of as6d_app_sync.v
wire [7:0]		reg_vprbs_tx_err_inject_intv_num_app_route_lane6_sync;// From u_as6d_app_sync of as6d_app_sync.v
wire [7:0]		reg_vprbs_tx_err_inject_intv_num_app_route_lane7_sync;// From u_as6d_app_sync of as6d_app_sync.v
wire [7:0]		reg_vprbs_tx_err_inject_intv_time_app_route_lane0_sync;// From u_as6d_app_sync of as6d_app_sync.v
wire [7:0]		reg_vprbs_tx_err_inject_intv_time_app_route_lane1_sync;// From u_as6d_app_sync of as6d_app_sync.v
wire [7:0]		reg_vprbs_tx_err_inject_intv_time_app_route_lane2_sync;// From u_as6d_app_sync of as6d_app_sync.v
wire [7:0]		reg_vprbs_tx_err_inject_intv_time_app_route_lane3_sync;// From u_as6d_app_sync of as6d_app_sync.v
wire [7:0]		reg_vprbs_tx_err_inject_intv_time_app_route_lane4_sync;// From u_as6d_app_sync of as6d_app_sync.v
wire [7:0]		reg_vprbs_tx_err_inject_intv_time_app_route_lane5_sync;// From u_as6d_app_sync of as6d_app_sync.v
wire [7:0]		reg_vprbs_tx_err_inject_intv_time_app_route_lane6_sync;// From u_as6d_app_sync of as6d_app_sync.v
wire [7:0]		reg_vprbs_tx_err_inject_intv_time_app_route_lane7_sync;// From u_as6d_app_sync of as6d_app_sync.v
wire			reg_vprbs_tx_gen_en_app_route_lane0_sync;// From u_as6d_app_sync of as6d_app_sync.v
wire			reg_vprbs_tx_gen_en_app_route_lane1_sync;// From u_as6d_app_sync of as6d_app_sync.v
wire			reg_vprbs_tx_gen_en_app_route_lane2_sync;// From u_as6d_app_sync of as6d_app_sync.v
wire			reg_vprbs_tx_gen_en_app_route_lane3_sync;// From u_as6d_app_sync of as6d_app_sync.v
wire			reg_vprbs_tx_gen_en_app_route_lane4_sync;// From u_as6d_app_sync of as6d_app_sync.v
wire			reg_vprbs_tx_gen_en_app_route_lane5_sync;// From u_as6d_app_sync of as6d_app_sync.v
wire			reg_vprbs_tx_gen_en_app_route_lane6_sync;// From u_as6d_app_sync of as6d_app_sync.v
wire			reg_vprbs_tx_gen_en_app_route_lane7_sync;// From u_as6d_app_sync of as6d_app_sync.v
wire [5:0]		reg_vprbs_tx_idi_driver_data_type_app_route_lane0_sync;// From u_as6d_app_sync of as6d_app_sync.v
wire [5:0]		reg_vprbs_tx_idi_driver_data_type_app_route_lane1_sync;// From u_as6d_app_sync of as6d_app_sync.v
wire [5:0]		reg_vprbs_tx_idi_driver_data_type_app_route_lane2_sync;// From u_as6d_app_sync of as6d_app_sync.v
wire [5:0]		reg_vprbs_tx_idi_driver_data_type_app_route_lane3_sync;// From u_as6d_app_sync of as6d_app_sync.v
wire [5:0]		reg_vprbs_tx_idi_driver_data_type_app_route_lane4_sync;// From u_as6d_app_sync of as6d_app_sync.v
wire [5:0]		reg_vprbs_tx_idi_driver_data_type_app_route_lane5_sync;// From u_as6d_app_sync of as6d_app_sync.v
wire [5:0]		reg_vprbs_tx_idi_driver_data_type_app_route_lane6_sync;// From u_as6d_app_sync of as6d_app_sync.v
wire [5:0]		reg_vprbs_tx_idi_driver_data_type_app_route_lane7_sync;// From u_as6d_app_sync of as6d_app_sync.v
wire [15:0]		reg_vprbs_tx_idi_driver_pkt_interval_app_route_lane0_sync;// From u_as6d_app_sync of as6d_app_sync.v
wire [15:0]		reg_vprbs_tx_idi_driver_pkt_interval_app_route_lane1_sync;// From u_as6d_app_sync of as6d_app_sync.v
wire [15:0]		reg_vprbs_tx_idi_driver_pkt_interval_app_route_lane2_sync;// From u_as6d_app_sync of as6d_app_sync.v
wire [15:0]		reg_vprbs_tx_idi_driver_pkt_interval_app_route_lane3_sync;// From u_as6d_app_sync of as6d_app_sync.v
wire [15:0]		reg_vprbs_tx_idi_driver_pkt_interval_app_route_lane4_sync;// From u_as6d_app_sync of as6d_app_sync.v
wire [15:0]		reg_vprbs_tx_idi_driver_pkt_interval_app_route_lane5_sync;// From u_as6d_app_sync of as6d_app_sync.v
wire [15:0]		reg_vprbs_tx_idi_driver_pkt_interval_app_route_lane6_sync;// From u_as6d_app_sync of as6d_app_sync.v
wire [15:0]		reg_vprbs_tx_idi_driver_pkt_interval_app_route_lane7_sync;// From u_as6d_app_sync of as6d_app_sync.v
wire [15:0]		reg_vprbs_tx_idi_driver_total_interval_app_route_lane0_sync;// From u_as6d_app_sync of as6d_app_sync.v
wire [15:0]		reg_vprbs_tx_idi_driver_total_interval_app_route_lane1_sync;// From u_as6d_app_sync of as6d_app_sync.v
wire [15:0]		reg_vprbs_tx_idi_driver_total_interval_app_route_lane2_sync;// From u_as6d_app_sync of as6d_app_sync.v
wire [15:0]		reg_vprbs_tx_idi_driver_total_interval_app_route_lane3_sync;// From u_as6d_app_sync of as6d_app_sync.v
wire [15:0]		reg_vprbs_tx_idi_driver_total_interval_app_route_lane4_sync;// From u_as6d_app_sync of as6d_app_sync.v
wire [15:0]		reg_vprbs_tx_idi_driver_total_interval_app_route_lane5_sync;// From u_as6d_app_sync of as6d_app_sync.v
wire [15:0]		reg_vprbs_tx_idi_driver_total_interval_app_route_lane6_sync;// From u_as6d_app_sync of as6d_app_sync.v
wire [15:0]		reg_vprbs_tx_idi_driver_total_interval_app_route_lane7_sync;// From u_as6d_app_sync of as6d_app_sync.v
wire [3:0]		reg_vprbs_tx_idi_driver_virtual_channel_app_route_lane0_sync;// From u_as6d_app_sync of as6d_app_sync.v
wire [3:0]		reg_vprbs_tx_idi_driver_virtual_channel_app_route_lane1_sync;// From u_as6d_app_sync of as6d_app_sync.v
wire [3:0]		reg_vprbs_tx_idi_driver_virtual_channel_app_route_lane2_sync;// From u_as6d_app_sync of as6d_app_sync.v
wire [3:0]		reg_vprbs_tx_idi_driver_virtual_channel_app_route_lane3_sync;// From u_as6d_app_sync of as6d_app_sync.v
wire [3:0]		reg_vprbs_tx_idi_driver_virtual_channel_app_route_lane4_sync;// From u_as6d_app_sync of as6d_app_sync.v
wire [3:0]		reg_vprbs_tx_idi_driver_virtual_channel_app_route_lane5_sync;// From u_as6d_app_sync of as6d_app_sync.v
wire [3:0]		reg_vprbs_tx_idi_driver_virtual_channel_app_route_lane6_sync;// From u_as6d_app_sync of as6d_app_sync.v
wire [3:0]		reg_vprbs_tx_idi_driver_virtual_channel_app_route_lane7_sync;// From u_as6d_app_sync of as6d_app_sync.v
wire [15:0]		reg_vprbs_tx_idi_driver_word_count_app_route_lane0_sync;// From u_as6d_app_sync of as6d_app_sync.v
wire [15:0]		reg_vprbs_tx_idi_driver_word_count_app_route_lane1_sync;// From u_as6d_app_sync of as6d_app_sync.v
wire [15:0]		reg_vprbs_tx_idi_driver_word_count_app_route_lane2_sync;// From u_as6d_app_sync of as6d_app_sync.v
wire [15:0]		reg_vprbs_tx_idi_driver_word_count_app_route_lane3_sync;// From u_as6d_app_sync of as6d_app_sync.v
wire [15:0]		reg_vprbs_tx_idi_driver_word_count_app_route_lane4_sync;// From u_as6d_app_sync of as6d_app_sync.v
wire [15:0]		reg_vprbs_tx_idi_driver_word_count_app_route_lane5_sync;// From u_as6d_app_sync of as6d_app_sync.v
wire [15:0]		reg_vprbs_tx_idi_driver_word_count_app_route_lane6_sync;// From u_as6d_app_sync of as6d_app_sync.v
wire [15:0]		reg_vprbs_tx_idi_driver_word_count_app_route_lane7_sync;// From u_as6d_app_sync of as6d_app_sync.v
wire [2:0]		reg_vprbs_tx_mode_app_route_lane0_sync;// From u_as6d_app_sync of as6d_app_sync.v
wire [2:0]		reg_vprbs_tx_mode_app_route_lane1_sync;// From u_as6d_app_sync of as6d_app_sync.v
wire [2:0]		reg_vprbs_tx_mode_app_route_lane2_sync;// From u_as6d_app_sync of as6d_app_sync.v
wire [2:0]		reg_vprbs_tx_mode_app_route_lane3_sync;// From u_as6d_app_sync of as6d_app_sync.v
wire [2:0]		reg_vprbs_tx_mode_app_route_lane4_sync;// From u_as6d_app_sync of as6d_app_sync.v
wire [2:0]		reg_vprbs_tx_mode_app_route_lane5_sync;// From u_as6d_app_sync of as6d_app_sync.v
wire [2:0]		reg_vprbs_tx_mode_app_route_lane6_sync;// From u_as6d_app_sync of as6d_app_sync.v
wire [2:0]		reg_vprbs_tx_mode_app_route_lane7_sync;// From u_as6d_app_sync of as6d_app_sync.v
wire			reg_vprbs_tx_order_app_route_lane0_sync;// From u_as6d_app_sync of as6d_app_sync.v
wire			reg_vprbs_tx_order_app_route_lane1_sync;// From u_as6d_app_sync of as6d_app_sync.v
wire			reg_vprbs_tx_order_app_route_lane2_sync;// From u_as6d_app_sync of as6d_app_sync.v
wire			reg_vprbs_tx_order_app_route_lane3_sync;// From u_as6d_app_sync of as6d_app_sync.v
wire			reg_vprbs_tx_order_app_route_lane4_sync;// From u_as6d_app_sync of as6d_app_sync.v
wire			reg_vprbs_tx_order_app_route_lane5_sync;// From u_as6d_app_sync of as6d_app_sync.v
wire			reg_vprbs_tx_order_app_route_lane6_sync;// From u_as6d_app_sync of as6d_app_sync.v
wire			reg_vprbs_tx_order_app_route_lane7_sync;// From u_as6d_app_sync of as6d_app_sync.v
wire			reg_vprbs_tx_pat_reset_app_route_lane0_sync;// From u_as6d_app_sync of as6d_app_sync.v
wire			reg_vprbs_tx_pat_reset_app_route_lane1_sync;// From u_as6d_app_sync of as6d_app_sync.v
wire			reg_vprbs_tx_pat_reset_app_route_lane2_sync;// From u_as6d_app_sync of as6d_app_sync.v
wire			reg_vprbs_tx_pat_reset_app_route_lane3_sync;// From u_as6d_app_sync of as6d_app_sync.v
wire			reg_vprbs_tx_pat_reset_app_route_lane4_sync;// From u_as6d_app_sync of as6d_app_sync.v
wire			reg_vprbs_tx_pat_reset_app_route_lane5_sync;// From u_as6d_app_sync of as6d_app_sync.v
wire			reg_vprbs_tx_pat_reset_app_route_lane6_sync;// From u_as6d_app_sync of as6d_app_sync.v
wire			reg_vprbs_tx_pat_reset_app_route_lane7_sync;// From u_as6d_app_sync of as6d_app_sync.v
wire [7:0]		sch0_ack_aggre;		// From u_as6d_app_aggregator of as6d_app_aggr.v
wire [3:0]		sch0_ack_concat;	// From u_as6d_app_aggregator of as6d_app_aggr.v
wire			sch0_aggre_busy;	// From u_as6d_app_aggregator of as6d_app_aggr.v
wire [3:0]		sch0_cs;		// From u_as6d_app_aggregator of as6d_app_aggr.v
wire [7:0]		sch0_line_end_aggre;	// From u_as6d_app_aggregator of as6d_app_aggr.v
wire [3:0]		sch0_line_end_concat;	// From u_as6d_app_aggregator of as6d_app_aggr.v
wire [7:0]		sch0_up_state_aggre;	// From u_as6d_app_aggregator of as6d_app_aggr.v
wire [3:0]		sch0_up_state_concat;	// From u_as6d_app_aggregator of as6d_app_aggr.v
wire [7:0]		sch1_ack_aggre;		// From u_as6d_app_aggregator of as6d_app_aggr.v
wire [3:0]		sch1_ack_concat;	// From u_as6d_app_aggregator of as6d_app_aggr.v
wire			sch1_aggre_busy;	// From u_as6d_app_aggregator of as6d_app_aggr.v
wire [3:0]		sch1_cs;		// From u_as6d_app_aggregator of as6d_app_aggr.v
wire [7:0]		sch1_line_end_aggre;	// From u_as6d_app_aggregator of as6d_app_aggr.v
wire [3:0]		sch1_line_end_concat;	// From u_as6d_app_aggregator of as6d_app_aggr.v
wire [7:0]		sch1_up_state_aggre;	// From u_as6d_app_aggregator of as6d_app_aggr.v
wire [3:0]		sch1_up_state_concat;	// From u_as6d_app_aggregator of as6d_app_aggr.v
wire [7:0]		sch2_ack_aggre;		// From u_as6d_app_aggregator of as6d_app_aggr.v
wire [3:0]		sch2_ack_concat;	// From u_as6d_app_aggregator of as6d_app_aggr.v
wire			sch2_aggre_busy;	// From u_as6d_app_aggregator of as6d_app_aggr.v
wire [3:0]		sch2_cs;		// From u_as6d_app_aggregator of as6d_app_aggr.v
wire [7:0]		sch2_line_end_aggre;	// From u_as6d_app_aggregator of as6d_app_aggr.v
wire [3:0]		sch2_line_end_concat;	// From u_as6d_app_aggregator of as6d_app_aggr.v
wire [7:0]		sch2_up_state_aggre;	// From u_as6d_app_aggregator of as6d_app_aggr.v
wire [3:0]		sch2_up_state_concat;	// From u_as6d_app_aggregator of as6d_app_aggr.v
wire			sch2post_video_data_vld0;// From u_as6d_app_aggregator of as6d_app_aggr.v
wire			sch2post_video_data_vld1;// From u_as6d_app_aggregator of as6d_app_aggr.v
wire			sch2post_video_data_vld2;// From u_as6d_app_aggregator of as6d_app_aggr.v
wire			sch2post_video_data_vld3;// From u_as6d_app_aggregator of as6d_app_aggr.v
wire [7:0]		sch3_ack_aggre;		// From u_as6d_app_aggregator of as6d_app_aggr.v
wire [3:0]		sch3_ack_concat;	// From u_as6d_app_aggregator of as6d_app_aggr.v
wire			sch3_aggre_busy;	// From u_as6d_app_aggregator of as6d_app_aggr.v
wire [3:0]		sch3_cs;		// From u_as6d_app_aggregator of as6d_app_aggr.v
wire [7:0]		sch3_line_end_aggre;	// From u_as6d_app_aggregator of as6d_app_aggr.v
wire [3:0]		sch3_line_end_concat;	// From u_as6d_app_aggregator of as6d_app_aggr.v
wire [7:0]		sch3_up_state_aggre;	// From u_as6d_app_aggregator of as6d_app_aggr.v
wire [3:0]		sch3_up_state_concat;	// From u_as6d_app_aggregator of as6d_app_aggr.v
wire			up_state_video_pipe0;	// From u_as6d_app_aggregator of as6d_app_aggr.v
wire			up_state_video_pipe1;	// From u_as6d_app_aggregator of as6d_app_aggr.v
wire			up_state_video_pipe2;	// From u_as6d_app_aggregator of as6d_app_aggr.v
wire			up_state_video_pipe3;	// From u_as6d_app_aggregator of as6d_app_aggr.v
wire			up_state_video_pipe4;	// From u_as6d_app_aggregator of as6d_app_aggr.v
wire			up_state_video_pipe5;	// From u_as6d_app_aggregator of as6d_app_aggr.v
wire			up_state_video_pipe6;	// From u_as6d_app_aggregator of as6d_app_aggr.v
wire			up_state_video_pipe7;	// From u_as6d_app_aggregator of as6d_app_aggr.v
wire [2:0]		validity2gencrc0_byte_en;// From u_as6d_app_idi_validity_check of as6d_app_idi_validity_check.v
wire [63:0]		validity2gencrc0_csi_data;// From u_as6d_app_idi_validity_check of as6d_app_idi_validity_check.v
wire			validity2gencrc0_data_en;// From u_as6d_app_idi_validity_check of as6d_app_idi_validity_check.v
wire [5:0]		validity2gencrc0_data_type;// From u_as6d_app_idi_validity_check of as6d_app_idi_validity_check.v
wire			validity2gencrc0_header_en;// From u_as6d_app_idi_validity_check of as6d_app_idi_validity_check.v
wire			validity2gencrc0_tunnel_mode_en;// From u_as6d_app_idi_validity_check of as6d_app_idi_validity_check.v
wire [3:0]		validity2gencrc0_virtual_channel;// From u_as6d_app_idi_validity_check of as6d_app_idi_validity_check.v
wire [15:0]		validity2gencrc0_word_count;// From u_as6d_app_idi_validity_check of as6d_app_idi_validity_check.v
wire [2:0]		validity2gencrc1_byte_en;// From u_as6d_app_idi_validity_check of as6d_app_idi_validity_check.v
wire [63:0]		validity2gencrc1_csi_data;// From u_as6d_app_idi_validity_check of as6d_app_idi_validity_check.v
wire			validity2gencrc1_data_en;// From u_as6d_app_idi_validity_check of as6d_app_idi_validity_check.v
wire [5:0]		validity2gencrc1_data_type;// From u_as6d_app_idi_validity_check of as6d_app_idi_validity_check.v
wire			validity2gencrc1_header_en;// From u_as6d_app_idi_validity_check of as6d_app_idi_validity_check.v
wire			validity2gencrc1_tunnel_mode_en;// From u_as6d_app_idi_validity_check of as6d_app_idi_validity_check.v
wire [3:0]		validity2gencrc1_virtual_channel;// From u_as6d_app_idi_validity_check of as6d_app_idi_validity_check.v
wire [15:0]		validity2gencrc1_word_count;// From u_as6d_app_idi_validity_check of as6d_app_idi_validity_check.v
wire [2:0]		validity2gencrc2_byte_en;// From u_as6d_app_idi_validity_check of as6d_app_idi_validity_check.v
wire [63:0]		validity2gencrc2_csi_data;// From u_as6d_app_idi_validity_check of as6d_app_idi_validity_check.v
wire			validity2gencrc2_data_en;// From u_as6d_app_idi_validity_check of as6d_app_idi_validity_check.v
wire [5:0]		validity2gencrc2_data_type;// From u_as6d_app_idi_validity_check of as6d_app_idi_validity_check.v
wire			validity2gencrc2_header_en;// From u_as6d_app_idi_validity_check of as6d_app_idi_validity_check.v
wire			validity2gencrc2_tunnel_mode_en;// From u_as6d_app_idi_validity_check of as6d_app_idi_validity_check.v
wire [3:0]		validity2gencrc2_virtual_channel;// From u_as6d_app_idi_validity_check of as6d_app_idi_validity_check.v
wire [15:0]		validity2gencrc2_word_count;// From u_as6d_app_idi_validity_check of as6d_app_idi_validity_check.v
wire [2:0]		validity2gencrc3_byte_en;// From u_as6d_app_idi_validity_check of as6d_app_idi_validity_check.v
wire [63:0]		validity2gencrc3_csi_data;// From u_as6d_app_idi_validity_check of as6d_app_idi_validity_check.v
wire			validity2gencrc3_data_en;// From u_as6d_app_idi_validity_check of as6d_app_idi_validity_check.v
wire [5:0]		validity2gencrc3_data_type;// From u_as6d_app_idi_validity_check of as6d_app_idi_validity_check.v
wire			validity2gencrc3_header_en;// From u_as6d_app_idi_validity_check of as6d_app_idi_validity_check.v
wire			validity2gencrc3_tunnel_mode_en;// From u_as6d_app_idi_validity_check of as6d_app_idi_validity_check.v
wire [3:0]		validity2gencrc3_virtual_channel;// From u_as6d_app_idi_validity_check of as6d_app_idi_validity_check.v
wire [15:0]		validity2gencrc3_word_count;// From u_as6d_app_idi_validity_check of as6d_app_idi_validity_check.v
wire			video_data_afifo_empty0;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
wire			video_data_afifo_empty1;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
wire			video_data_afifo_empty2;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
wire			video_data_afifo_empty3;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
wire			video_data_afifo_empty4;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
wire			video_data_afifo_empty5;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
wire			video_data_afifo_empty6;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
wire			video_data_afifo_empty7;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
wire			video_data_afifo_full0;	// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
wire			video_data_afifo_full1;	// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
wire			video_data_afifo_full2;	// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
wire			video_data_afifo_full3;	// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
wire			video_data_afifo_full4;	// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
wire			video_data_afifo_full5;	// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
wire			video_data_afifo_full6;	// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
wire			video_data_afifo_full7;	// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
wire			video_data_afifo_prog_empty0;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
wire			video_data_afifo_prog_empty1;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
wire			video_data_afifo_prog_empty2;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
wire			video_data_afifo_prog_empty3;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
wire			video_data_afifo_prog_empty4;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
wire			video_data_afifo_prog_empty5;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
wire			video_data_afifo_prog_empty6;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
wire			video_data_afifo_prog_empty7;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
wire			video_data_afifo_prog_full0;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
wire			video_data_afifo_prog_full1;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
wire			video_data_afifo_prog_full2;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
wire			video_data_afifo_prog_full3;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
wire			video_data_afifo_prog_full4;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
wire			video_data_afifo_prog_full5;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
wire			video_data_afifo_prog_full6;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
wire			video_data_afifo_prog_full7;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
wire			video_data_afifo_udf_int0;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
wire			video_data_afifo_udf_int1;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
wire			video_data_afifo_udf_int2;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
wire			video_data_afifo_udf_int3;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
wire			video_data_afifo_udf_int4;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
wire			video_data_afifo_udf_int5;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
wire			video_data_afifo_udf_int6;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
wire			video_data_afifo_udf_int7;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
wire			video_data_fwft_fifo_empty0;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
wire			video_data_fwft_fifo_empty1;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
wire			video_data_fwft_fifo_empty2;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
wire			video_data_fwft_fifo_empty3;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
wire			video_data_fwft_fifo_empty4;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
wire			video_data_fwft_fifo_empty5;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
wire			video_data_fwft_fifo_empty6;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
wire			video_data_fwft_fifo_empty7;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
wire			video_data_fwft_fifo_full0;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
wire			video_data_fwft_fifo_full1;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
wire			video_data_fwft_fifo_full2;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
wire			video_data_fwft_fifo_full3;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
wire			video_data_fwft_fifo_full4;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
wire			video_data_fwft_fifo_full5;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
wire			video_data_fwft_fifo_full6;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
wire			video_data_fwft_fifo_full7;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
wire			video_data_fwft_fifo_prog_full0;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
wire			video_data_fwft_fifo_prog_full1;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
wire			video_data_fwft_fifo_prog_full2;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
wire			video_data_fwft_fifo_prog_full3;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
wire			video_data_fwft_fifo_prog_full4;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
wire			video_data_fwft_fifo_prog_full5;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
wire			video_data_fwft_fifo_prog_full6;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
wire			video_data_fwft_fifo_prog_full7;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
wire			video_data_fwft_fifo_udf_int0;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
wire			video_data_fwft_fifo_udf_int1;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
wire			video_data_fwft_fifo_udf_int2;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
wire			video_data_fwft_fifo_udf_int3;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
wire			video_data_fwft_fifo_udf_int4;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
wire			video_data_fwft_fifo_udf_int5;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
wire			video_data_fwft_fifo_udf_int6;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
wire			video_data_fwft_fifo_udf_int7;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
wire [139:0]		video_pipe0_data_aggre_bypass;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
wire			video_pipe0_vld_aggre_bypass;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
wire [139:0]		video_pipe1_data_aggre_bypass;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
wire			video_pipe1_vld_aggre_bypass;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
wire [139:0]		video_pipe2_data_aggre_bypass;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
wire			video_pipe2_vld_aggre_bypass;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
wire [139:0]		video_pipe3_data_aggre_bypass;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
wire			video_pipe3_vld_aggre_bypass;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
wire [5:0]		video_pipe_date_type_for_concat_align0;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
wire [5:0]		video_pipe_date_type_for_concat_align1;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
wire [5:0]		video_pipe_date_type_for_concat_align2;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
wire [5:0]		video_pipe_date_type_for_concat_align3;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
wire			video_pipe_date_type_for_concat_align_vld0;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
wire			video_pipe_date_type_for_concat_align_vld1;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
wire			video_pipe_date_type_for_concat_align_vld2;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
wire			video_pipe_date_type_for_concat_align_vld3;// From u_as6d_app_video_pipe of as6d_app_video_pipe.v
// End of automatics
// beginning of automatic wires (for undeclared instantiated-module outputs)

wire [3:0]      mep0_virtual_channel_4b                         ;
wire [3:0]      mep1_virtual_channel_4b                         ;
wire [3:0]      mep2_virtual_channel_4b                         ;
wire [3:0]      mep3_virtual_channel_4b                         ;
wire [15:0]     fs_cnt_pipe0                                    ;
wire [15:0]     fs_cnt_pipe1                                    ;
wire [15:0]     fs_cnt_pipe2                                    ;
wire [15:0]     fs_cnt_pipe3                                    ;
wire [15:0]     fs_cnt_pipe4                                    ;
wire [15:0]     fs_cnt_pipe5                                    ;
wire [15:0]     fs_cnt_pipe6                                    ;
wire [15:0]     fs_cnt_pipe7                                    ;
wire [3:0]      pkt_filter_in_mep0_virtual_channel              ;
wire [3:0]      pkt_filter_in_mep1_virtual_channel              ;
wire [3:0]      pkt_filter_in_mep2_virtual_channel              ;
wire [3:0]      pkt_filter_in_mep3_virtual_channel              ;
wire            video_lock0                                     ;   
wire [1:0]      pipe0_stream_sel                                ; 
wire [16:0]     time_window0                                    ; 
wire            video_loss_en0                                  ; 
wire            line_delay_en0                                  ;     
wire            sch0_pipe0_aggre_en                             ;
wire            sch1_pipe0_aggre_en                             ;
wire            sch2_pipe0_aggre_en                             ;
wire            sch3_pipe0_aggre_en                             ;
wire            video_lock1                                     ;   
wire [1:0]      pipe1_stream_sel                                ; 
wire [16:0]     time_window1                                    ; 
wire            video_loss_en1                                  ; 
wire            line_delay_en1                                  ;     
wire            sch0_pipe1_aggre_en                             ;
wire            sch1_pipe1_aggre_en                             ;
wire            sch2_pipe1_aggre_en                             ;
wire            sch3_pipe1_aggre_en                             ;
wire            video_lock2                                     ;   
wire [1:0]      pipe2_stream_sel                                ; 
wire [16:0]     time_window2                                    ; 
wire            video_loss_en2                                  ; 
wire            line_delay_en2                                  ;     
wire            sch0_pipe2_aggre_en                             ;
wire            sch1_pipe2_aggre_en                             ;
wire            sch2_pipe2_aggre_en                             ;
wire            sch3_pipe2_aggre_en                             ;
wire            video_lock3                                     ;   
wire [1:0]      pipe3_stream_sel                                ; 
wire [16:0]     time_window3                                    ; 
wire            video_loss_en3                                  ; 
wire            line_delay_en3                                  ;     
wire            sch0_pipe3_aggre_en                             ;
wire            sch1_pipe3_aggre_en                             ;
wire            sch2_pipe3_aggre_en                             ;
wire            sch3_pipe3_aggre_en                             ;
wire            video_lock4                                     ;   
wire [1:0]      pipe4_stream_sel                                ; 
wire [16:0]     time_window4                                    ; 
wire            video_loss_en4                                  ; 
wire            line_delay_en4                                  ;     
wire            sch0_pipe4_aggre_en                             ;
wire            sch1_pipe4_aggre_en                             ;
wire            sch2_pipe4_aggre_en                             ;
wire            sch3_pipe4_aggre_en                             ;
wire            video_lock5                                     ;   
wire [1:0]      pipe5_stream_sel                                ; 
wire [16:0]     time_window5                                    ; 
wire            video_loss_en5                                  ; 
wire            line_delay_en5                                  ;     
wire            sch0_pipe5_aggre_en                             ;
wire            sch1_pipe5_aggre_en                             ;
wire            sch2_pipe5_aggre_en                             ;
wire            sch3_pipe5_aggre_en                             ;
wire            video_lock6                                     ;   
wire [1:0]      pipe6_stream_sel                                ; 
wire [16:0]     time_window6                                    ; 
wire            video_loss_en6                                  ; 
wire            line_delay_en6                                  ;     
wire            sch0_pipe6_aggre_en                             ;
wire            sch1_pipe6_aggre_en                             ;
wire            sch2_pipe6_aggre_en                             ;
wire            sch3_pipe6_aggre_en                             ;
wire            video_lock7                                     ;   
wire [1:0]      pipe7_stream_sel                                ; 
wire [16:0]     time_window7                                    ; 
wire            video_loss_en7                                  ; 
wire            line_delay_en7                                  ;     
wire            sch0_pipe7_aggre_en                             ;
wire            sch1_pipe7_aggre_en                             ;
wire            sch2_pipe7_aggre_en                             ;
wire            sch3_pipe7_aggre_en                             ;

wire            sch0_pipe0_concat_en                            ;
wire            sch1_pipe0_concat_en                            ;
wire            sch2_pipe0_concat_en                            ;
wire            sch3_pipe0_concat_en                            ;
wire            sch0_pipe1_concat_en                            ;
wire            sch1_pipe1_concat_en                            ;
wire            sch2_pipe1_concat_en                            ;
wire            sch3_pipe1_concat_en                            ;
wire            sch0_pipe2_concat_en                            ;
wire            sch1_pipe2_concat_en                            ;
wire            sch2_pipe2_concat_en                            ;
wire            sch3_pipe2_concat_en                            ;
wire            sch0_pipe3_concat_en                            ;
wire            sch1_pipe3_concat_en                            ;
wire            sch2_pipe3_concat_en                            ;
wire            sch3_pipe3_concat_en                            ;
wire            app_aggregation_bypass                          ;
wire [1:0]      sch0_aggre_mode                                 ;
wire [1:0]      sch1_aggre_mode                                 ;
wire [1:0]      sch2_aggre_mode                                 ;
wire [1:0]      sch3_aggre_mode                                 ;
wire [1:0]      sch0_master_pipe                                ;
wire [1:0]      sch1_master_pipe                                ;
wire [1:0]      sch2_master_pipe                                ;
wire [1:0]      sch3_master_pipe                                ;
wire            sch0_frame_sync_lock                            ;
wire            sch1_frame_sync_lock                            ;
wire            sch2_frame_sync_lock                            ;
wire            sch3_frame_sync_lock                            ;

assign    app_aggregation_bypass          = reg_app_aggregation_bypass ;
assign    sch0_pipe7_aggre_en             = reg_app_sch0[15   ]        ;
assign    sch0_pipe6_aggre_en             = reg_app_sch0[14   ]        ;
assign    sch0_pipe5_aggre_en             = reg_app_sch0[13   ]        ;
assign    sch0_pipe4_aggre_en             = reg_app_sch0[12   ]        ;
assign    sch0_aggre_mode                 = reg_app_sch0[11:10]        ;
assign    sch0_master_pipe                = reg_app_sch0[ 9: 8]        ;
assign    sch0_pipe3_concat_en            = reg_app_sch0[7    ]        ;
assign    sch0_pipe2_concat_en            = reg_app_sch0[6    ]        ;
assign    sch0_pipe1_concat_en            = reg_app_sch0[5    ]        ;
assign    sch0_pipe0_concat_en            = reg_app_sch0[4    ]        ;
assign    sch0_pipe3_aggre_en             = reg_app_sch0[3    ]        ;
assign    sch0_pipe2_aggre_en             = reg_app_sch0[2    ]        ;
assign    sch0_pipe1_aggre_en             = reg_app_sch0[1    ]        ;
assign    sch0_pipe0_aggre_en             = reg_app_sch0[0    ]        ;

assign    sch1_pipe7_aggre_en             = reg_app_sch1[15   ]        ;
assign    sch1_pipe6_aggre_en             = reg_app_sch1[14   ]        ;
assign    sch1_pipe5_aggre_en             = reg_app_sch1[13   ]        ;
assign    sch1_pipe4_aggre_en             = reg_app_sch1[12   ]        ;
assign    sch1_aggre_mode                 = reg_app_sch1[11:10]        ;
assign    sch1_master_pipe                = reg_app_sch1[ 9: 8]        ;
assign    sch1_pipe3_concat_en            = reg_app_sch1[7    ]        ;
assign    sch1_pipe2_concat_en            = reg_app_sch1[6    ]        ;
assign    sch1_pipe1_concat_en            = reg_app_sch1[5    ]        ;
assign    sch1_pipe0_concat_en            = reg_app_sch1[4    ]        ;
assign    sch1_pipe3_aggre_en             = reg_app_sch1[3    ]        ;
assign    sch1_pipe2_aggre_en             = reg_app_sch1[2    ]        ;
assign    sch1_pipe1_aggre_en             = reg_app_sch1[1    ]        ;
assign    sch1_pipe0_aggre_en             = reg_app_sch1[0    ]        ;

assign    sch2_pipe7_aggre_en             = reg_app_sch2[15   ]        ;
assign    sch2_pipe6_aggre_en             = reg_app_sch2[14   ]        ;
assign    sch2_pipe5_aggre_en             = reg_app_sch2[13   ]        ;
assign    sch2_pipe4_aggre_en             = reg_app_sch2[12   ]        ;
assign    sch2_aggre_mode                 = reg_app_sch2[11:10]        ;
assign    sch2_master_pipe                = reg_app_sch2[ 9: 8]        ;
assign    sch2_pipe3_concat_en            = reg_app_sch2[7    ]        ;
assign    sch2_pipe2_concat_en            = reg_app_sch2[6    ]        ;
assign    sch2_pipe1_concat_en            = reg_app_sch2[5    ]        ;
assign    sch2_pipe0_concat_en            = reg_app_sch2[4    ]        ;
assign    sch2_pipe3_aggre_en             = reg_app_sch2[3    ]        ;
assign    sch2_pipe2_aggre_en             = reg_app_sch2[2    ]        ;
assign    sch2_pipe1_aggre_en             = reg_app_sch2[1    ]        ;
assign    sch2_pipe0_aggre_en             = reg_app_sch2[0    ]        ;

assign    sch3_pipe7_aggre_en             = reg_app_sch3[15   ]        ;
assign    sch3_pipe6_aggre_en             = reg_app_sch3[14   ]        ;
assign    sch3_pipe5_aggre_en             = reg_app_sch3[13   ]        ;
assign    sch3_pipe4_aggre_en             = reg_app_sch3[12   ]        ;
assign    sch3_aggre_mode                 = reg_app_sch3[11:10]        ;
assign    sch3_master_pipe                = reg_app_sch3[ 9: 8]        ;
assign    sch3_pipe3_concat_en            = reg_app_sch3[7    ]        ;
assign    sch3_pipe2_concat_en            = reg_app_sch3[6    ]        ;
assign    sch3_pipe1_concat_en            = reg_app_sch3[5    ]        ;
assign    sch3_pipe0_concat_en            = reg_app_sch3[4    ]        ;
assign    sch3_pipe3_aggre_en             = reg_app_sch3[3    ]        ;
assign    sch3_pipe2_aggre_en             = reg_app_sch3[2    ]        ;
assign    sch3_pipe1_aggre_en             = reg_app_sch3[1    ]        ;
assign    sch3_pipe0_aggre_en             = reg_app_sch3[0    ]        ;

assign    time_window0                    = reg_time_window0           ;    
assign    time_window1                    = reg_time_window1           ;    
assign    time_window2                    = reg_time_window2           ;    
assign    time_window3                    = reg_time_window3           ;    
assign    time_window4                    = reg_time_window4           ;    
assign    time_window5                    = reg_time_window5           ;    
assign    time_window6                    = reg_time_window6           ;    
assign    time_window7                    = reg_time_window7           ;    
assign    video_loss_en0                  = reg_video_loss_en0         ;    
assign    video_loss_en1                  = reg_video_loss_en1         ;    
assign    video_loss_en2                  = reg_video_loss_en2         ;    
assign    video_loss_en3                  = reg_video_loss_en3         ;    
assign    video_loss_en4                  = reg_video_loss_en4         ;    
assign    video_loss_en5                  = reg_video_loss_en5         ;    
assign    video_loss_en6                  = reg_video_loss_en6         ;    
assign    video_loss_en7                  = reg_video_loss_en7         ;    
assign    line_delay_en0                  = reg_line_delay_en0         ;    
assign    line_delay_en1                  = reg_line_delay_en1         ;    
assign    line_delay_en2                  = reg_line_delay_en2         ;    
assign    line_delay_en3                  = reg_line_delay_en3         ;    
assign    line_delay_en4                  = reg_line_delay_en4         ;    
assign    line_delay_en5                  = reg_line_delay_en5         ;    
assign    line_delay_en6                  = reg_line_delay_en6         ;    
assign    line_delay_en7                  = reg_line_delay_en7         ;    
assign    reg_rd_video_lock0              = video_lock0                ;
assign    reg_rd_video_lock1              = video_lock1                ;
assign    reg_rd_video_lock2              = video_lock2                ;
assign    reg_rd_video_lock3              = video_lock3                ;
assign    reg_rd_video_lock4              = video_lock4                ;
assign    reg_rd_video_lock5              = video_lock5                ;
assign    reg_rd_video_lock6              = video_lock6                ;
assign    reg_rd_video_lock7              = video_lock7                ;
assign    reg_rd_video_loss0              = video_loss0                ;
assign    reg_rd_video_loss1              = video_loss1                ;
assign    reg_rd_video_loss2              = video_loss2                ;
assign    reg_rd_video_loss3              = video_loss3                ;
assign    reg_rd_video_loss4              = video_loss4                ;
assign    reg_rd_video_loss5              = video_loss5                ;
assign    reg_rd_video_loss6              = video_loss6                ;
assign    reg_rd_video_loss7              = video_loss7                ;
assign    reg_rd_fifo_rd_ctrl_cs0         = fifo_rd_ctrl_cs0           ;
assign    reg_rd_fifo_rd_ctrl_cs1         = fifo_rd_ctrl_cs1           ;
assign    reg_rd_fifo_rd_ctrl_cs2         = fifo_rd_ctrl_cs2           ;
assign    reg_rd_fifo_rd_ctrl_cs3         = fifo_rd_ctrl_cs3           ;
assign    reg_rd_fifo_rd_ctrl_cs4         = fifo_rd_ctrl_cs4           ;
assign    reg_rd_fifo_rd_ctrl_cs5         = fifo_rd_ctrl_cs5           ;
assign    reg_rd_fifo_rd_ctrl_cs6         = fifo_rd_ctrl_cs6           ;
assign    reg_rd_fifo_rd_ctrl_cs7         = fifo_rd_ctrl_cs7           ;
assign    reg_rd_fs_detect_pipe0          = fs_detect_pipe0            ;
assign    reg_rd_fs_detect_pipe1          = fs_detect_pipe1            ;
assign    reg_rd_fs_detect_pipe2          = fs_detect_pipe2            ;
assign    reg_rd_fs_detect_pipe3          = fs_detect_pipe3            ;
assign    reg_rd_fs_detect_pipe4          = fs_detect_pipe4            ;
assign    reg_rd_fs_detect_pipe5          = fs_detect_pipe5            ;
assign    reg_rd_fs_detect_pipe6          = fs_detect_pipe6            ;
assign    reg_rd_fs_detect_pipe7          = fs_detect_pipe7            ;
assign    reg_rd_fs_cnt_pipe0             = fs_cnt_pipe0               ;
assign    reg_rd_fs_cnt_pipe1             = fs_cnt_pipe1               ;
assign    reg_rd_fs_cnt_pipe2             = fs_cnt_pipe2               ;
assign    reg_rd_fs_cnt_pipe3             = fs_cnt_pipe3               ;
assign    reg_rd_fs_cnt_pipe4             = fs_cnt_pipe4               ;
assign    reg_rd_fs_cnt_pipe5             = fs_cnt_pipe5               ;
assign    reg_rd_fs_cnt_pipe6             = fs_cnt_pipe6               ;
assign    reg_rd_fs_cnt_pipe7             = fs_cnt_pipe7               ;
assign    reg_rd_cnt_line_end_rd_side0    = 4'd0                       ;
assign    reg_rd_cnt_line_end_rd_side1    = 4'd0                       ;
assign    reg_rd_cnt_line_end_rd_side2    = 4'd0                       ;
assign    reg_rd_cnt_line_end_rd_side3    = 4'd0                       ;
assign    reg_rd_cnt_line_end_rd_side4    = 4'd0                       ;
assign    reg_rd_cnt_line_end_rd_side5    = 4'd0                       ;
assign    reg_rd_cnt_line_end_rd_side6    = 4'd0                       ;
assign    reg_rd_cnt_line_end_rd_side7    = 4'd0                       ;
assign    reg_rd_sch0_cs                  = sch0_cs                    ;
assign    reg_rd_sch1_cs                  = sch1_cs                    ;
assign    reg_rd_sch2_cs                  = sch2_cs                    ;
assign    reg_rd_sch3_cs                  = sch3_cs                    ;
assign    reg_rd_sch2post_video_data_vld0 = sch2post_video_data_vld0   ;
assign    reg_rd_sch2post_video_data_vld1 = sch2post_video_data_vld1   ;
assign    reg_rd_sch2post_video_data_vld2 = sch2post_video_data_vld2   ;
assign    reg_rd_sch2post_video_data_vld3 = sch2post_video_data_vld3   ;
assign    reg_rd_pipe2sch_video_data_vld0 = pipe2sch_video_data_vld0   ;
assign    reg_rd_pipe2sch_video_data_vld1 = pipe2sch_video_data_vld1   ;
assign    reg_rd_pipe2sch_video_data_vld2 = pipe2sch_video_data_vld2   ;
assign    reg_rd_pipe2sch_video_data_vld3 = pipe2sch_video_data_vld3   ;
assign    reg_rd_pipe2sch_video_data_vld4 = pipe2sch_video_data_vld4   ;
assign    reg_rd_pipe2sch_video_data_vld5 = pipe2sch_video_data_vld5   ;
assign    reg_rd_pipe2sch_video_data_vld6 = pipe2sch_video_data_vld6   ;
assign    reg_rd_pipe2sch_video_data_vld7 = pipe2sch_video_data_vld7   ;

assign    vprbs_rx_fail_app_route_int0    = reg_rd_vprbs_rx_fail_app_route_lane0;
assign    vprbs_rx_fail_app_route_int1    = reg_rd_vprbs_rx_fail_app_route_lane1;
assign    vprbs_rx_fail_app_route_int2    = reg_rd_vprbs_rx_fail_app_route_lane2;
assign    vprbs_rx_fail_app_route_int3    = reg_rd_vprbs_rx_fail_app_route_lane3;
assign    vprbs_rx_fail_app_route_int4    = reg_rd_vprbs_rx_fail_app_route_lane4;
assign    vprbs_rx_fail_app_route_int5    = reg_rd_vprbs_rx_fail_app_route_lane5;
assign    vprbs_rx_fail_app_route_int6    = reg_rd_vprbs_rx_fail_app_route_lane6;
assign    vprbs_rx_fail_app_route_int7    = reg_rd_vprbs_rx_fail_app_route_lane7;

/*as6d_app_sync AUTO_TEMPLATE(
    .reg_sch\(.*\)_frame_sync_lock_force(reg_app_sch\1_frame_sync_lock_force),
    .reg_sch\(.*\)_frame_sync_lock(reg_app_sch\1_frame_sync_lock),
    .\(.*\) (\1[]),
)*/
as6d_app_sync u_as6d_app_sync(/*AUTOINST*/
			      // Outputs
			      .pipe0_wr_mode	(pipe0_wr_mode[1:0]), // Templated
			      .pipe1_wr_mode	(pipe1_wr_mode[1:0]), // Templated
			      .pipe2_wr_mode	(pipe2_wr_mode[1:0]), // Templated
			      .pipe3_wr_mode	(pipe3_wr_mode[1:0]), // Templated
			      .pipe4_wr_mode	(pipe4_wr_mode[1:0]), // Templated
			      .pipe5_wr_mode	(pipe5_wr_mode[1:0]), // Templated
			      .pipe6_wr_mode	(pipe6_wr_mode[1:0]), // Templated
			      .pipe7_wr_mode	(pipe7_wr_mode[1:0]), // Templated
			      .sch0_frame_sync_lock(sch0_frame_sync_lock), // Templated
			      .sch1_frame_sync_lock(sch1_frame_sync_lock), // Templated
			      .sch2_frame_sync_lock(sch2_frame_sync_lock), // Templated
			      .sch3_frame_sync_lock(sch3_frame_sync_lock), // Templated
			      .pipe_fifo_full_clear(pipe_fifo_full_clear[7:0]), // Templated
			      .reg_vprbs_tx_gen_en_app_route_lane0_sync(reg_vprbs_tx_gen_en_app_route_lane0_sync), // Templated
			      .reg_vprbs_tx_mode_app_route_lane0_sync(reg_vprbs_tx_mode_app_route_lane0_sync[2:0]), // Templated
			      .reg_vprbs_tx_order_app_route_lane0_sync(reg_vprbs_tx_order_app_route_lane0_sync), // Templated
			      .reg_vprbs_tx_pat_reset_app_route_lane0_sync(reg_vprbs_tx_pat_reset_app_route_lane0_sync), // Templated
			      .reg_vprbs_loopback_app_route_lane0_sync(reg_vprbs_loopback_app_route_lane0_sync), // Templated
			      .reg_vprbs_tx_err_inject_en_app_route_lane0_sync(reg_vprbs_tx_err_inject_en_app_route_lane0_sync), // Templated
			      .reg_vprbs_tx_err_inject_intv_num_app_route_lane0_sync(reg_vprbs_tx_err_inject_intv_num_app_route_lane0_sync[7:0]), // Templated
			      .reg_vprbs_tx_err_inject_intv_time_app_route_lane0_sync(reg_vprbs_tx_err_inject_intv_time_app_route_lane0_sync[7:0]), // Templated
			      .reg_vprbs_tx_idi_driver_data_type_app_route_lane0_sync(reg_vprbs_tx_idi_driver_data_type_app_route_lane0_sync[5:0]), // Templated
			      .reg_vprbs_tx_idi_driver_virtual_channel_app_route_lane0_sync(reg_vprbs_tx_idi_driver_virtual_channel_app_route_lane0_sync[3:0]), // Templated
			      .reg_vprbs_tx_idi_driver_word_count_app_route_lane0_sync(reg_vprbs_tx_idi_driver_word_count_app_route_lane0_sync[15:0]), // Templated
			      .reg_vprbs_tx_idi_driver_pkt_interval_app_route_lane0_sync(reg_vprbs_tx_idi_driver_pkt_interval_app_route_lane0_sync[15:0]), // Templated
			      .reg_vprbs_tx_idi_driver_total_interval_app_route_lane0_sync(reg_vprbs_tx_idi_driver_total_interval_app_route_lane0_sync[15:0]), // Templated
			      .reg_vprbs_rx_chk_en_app_route_lane0_sync(reg_vprbs_rx_chk_en_app_route_lane0_sync), // Templated
			      .reg_vprbs_rx_mode_app_route_lane0_sync(reg_vprbs_rx_mode_app_route_lane0_sync[2:0]), // Templated
			      .reg_vprbs_rx_order_app_route_lane0_sync(reg_vprbs_rx_order_app_route_lane0_sync), // Templated
			      .reg_vprbs_rx_load_app_route_lane0_sync(reg_vprbs_rx_load_app_route_lane0_sync), // Templated
			      .reg_vprbs_rx_lock_continue_app_route_lane0_sync(reg_vprbs_rx_lock_continue_app_route_lane0_sync), // Templated
			      .reg_vprbs_rx_locked_match_cnt_app_route_lane0_sync(reg_vprbs_rx_locked_match_cnt_app_route_lane0_sync[3:0]), // Templated
			      .reg_vprbs_rx_uncheck_tolerance_app_route_lane0_sync(reg_vprbs_rx_uncheck_tolerance_app_route_lane0_sync[3:0]), // Templated
			      .reg_vprbs_rx_err_clear_app_route_lane0_sync(reg_vprbs_rx_err_clear_app_route_lane0_sync), // Templated
			      .reg_vprbs_tx_gen_en_app_route_lane1_sync(reg_vprbs_tx_gen_en_app_route_lane1_sync), // Templated
			      .reg_vprbs_tx_mode_app_route_lane1_sync(reg_vprbs_tx_mode_app_route_lane1_sync[2:0]), // Templated
			      .reg_vprbs_tx_order_app_route_lane1_sync(reg_vprbs_tx_order_app_route_lane1_sync), // Templated
			      .reg_vprbs_tx_pat_reset_app_route_lane1_sync(reg_vprbs_tx_pat_reset_app_route_lane1_sync), // Templated
			      .reg_vprbs_loopback_app_route_lane1_sync(reg_vprbs_loopback_app_route_lane1_sync), // Templated
			      .reg_vprbs_tx_err_inject_en_app_route_lane1_sync(reg_vprbs_tx_err_inject_en_app_route_lane1_sync), // Templated
			      .reg_vprbs_tx_err_inject_intv_num_app_route_lane1_sync(reg_vprbs_tx_err_inject_intv_num_app_route_lane1_sync[7:0]), // Templated
			      .reg_vprbs_tx_err_inject_intv_time_app_route_lane1_sync(reg_vprbs_tx_err_inject_intv_time_app_route_lane1_sync[7:0]), // Templated
			      .reg_vprbs_tx_idi_driver_data_type_app_route_lane1_sync(reg_vprbs_tx_idi_driver_data_type_app_route_lane1_sync[5:0]), // Templated
			      .reg_vprbs_tx_idi_driver_virtual_channel_app_route_lane1_sync(reg_vprbs_tx_idi_driver_virtual_channel_app_route_lane1_sync[3:0]), // Templated
			      .reg_vprbs_tx_idi_driver_word_count_app_route_lane1_sync(reg_vprbs_tx_idi_driver_word_count_app_route_lane1_sync[15:0]), // Templated
			      .reg_vprbs_tx_idi_driver_pkt_interval_app_route_lane1_sync(reg_vprbs_tx_idi_driver_pkt_interval_app_route_lane1_sync[15:0]), // Templated
			      .reg_vprbs_tx_idi_driver_total_interval_app_route_lane1_sync(reg_vprbs_tx_idi_driver_total_interval_app_route_lane1_sync[15:0]), // Templated
			      .reg_vprbs_rx_chk_en_app_route_lane1_sync(reg_vprbs_rx_chk_en_app_route_lane1_sync), // Templated
			      .reg_vprbs_rx_mode_app_route_lane1_sync(reg_vprbs_rx_mode_app_route_lane1_sync[2:0]), // Templated
			      .reg_vprbs_rx_order_app_route_lane1_sync(reg_vprbs_rx_order_app_route_lane1_sync), // Templated
			      .reg_vprbs_rx_load_app_route_lane1_sync(reg_vprbs_rx_load_app_route_lane1_sync), // Templated
			      .reg_vprbs_rx_lock_continue_app_route_lane1_sync(reg_vprbs_rx_lock_continue_app_route_lane1_sync), // Templated
			      .reg_vprbs_rx_locked_match_cnt_app_route_lane1_sync(reg_vprbs_rx_locked_match_cnt_app_route_lane1_sync[3:0]), // Templated
			      .reg_vprbs_rx_uncheck_tolerance_app_route_lane1_sync(reg_vprbs_rx_uncheck_tolerance_app_route_lane1_sync[3:0]), // Templated
			      .reg_vprbs_rx_err_clear_app_route_lane1_sync(reg_vprbs_rx_err_clear_app_route_lane1_sync), // Templated
			      .reg_vprbs_tx_gen_en_app_route_lane2_sync(reg_vprbs_tx_gen_en_app_route_lane2_sync), // Templated
			      .reg_vprbs_tx_mode_app_route_lane2_sync(reg_vprbs_tx_mode_app_route_lane2_sync[2:0]), // Templated
			      .reg_vprbs_tx_order_app_route_lane2_sync(reg_vprbs_tx_order_app_route_lane2_sync), // Templated
			      .reg_vprbs_tx_pat_reset_app_route_lane2_sync(reg_vprbs_tx_pat_reset_app_route_lane2_sync), // Templated
			      .reg_vprbs_loopback_app_route_lane2_sync(reg_vprbs_loopback_app_route_lane2_sync), // Templated
			      .reg_vprbs_tx_err_inject_en_app_route_lane2_sync(reg_vprbs_tx_err_inject_en_app_route_lane2_sync), // Templated
			      .reg_vprbs_tx_err_inject_intv_num_app_route_lane2_sync(reg_vprbs_tx_err_inject_intv_num_app_route_lane2_sync[7:0]), // Templated
			      .reg_vprbs_tx_err_inject_intv_time_app_route_lane2_sync(reg_vprbs_tx_err_inject_intv_time_app_route_lane2_sync[7:0]), // Templated
			      .reg_vprbs_tx_idi_driver_data_type_app_route_lane2_sync(reg_vprbs_tx_idi_driver_data_type_app_route_lane2_sync[5:0]), // Templated
			      .reg_vprbs_tx_idi_driver_virtual_channel_app_route_lane2_sync(reg_vprbs_tx_idi_driver_virtual_channel_app_route_lane2_sync[3:0]), // Templated
			      .reg_vprbs_tx_idi_driver_word_count_app_route_lane2_sync(reg_vprbs_tx_idi_driver_word_count_app_route_lane2_sync[15:0]), // Templated
			      .reg_vprbs_tx_idi_driver_pkt_interval_app_route_lane2_sync(reg_vprbs_tx_idi_driver_pkt_interval_app_route_lane2_sync[15:0]), // Templated
			      .reg_vprbs_tx_idi_driver_total_interval_app_route_lane2_sync(reg_vprbs_tx_idi_driver_total_interval_app_route_lane2_sync[15:0]), // Templated
			      .reg_vprbs_rx_chk_en_app_route_lane2_sync(reg_vprbs_rx_chk_en_app_route_lane2_sync), // Templated
			      .reg_vprbs_rx_mode_app_route_lane2_sync(reg_vprbs_rx_mode_app_route_lane2_sync[2:0]), // Templated
			      .reg_vprbs_rx_order_app_route_lane2_sync(reg_vprbs_rx_order_app_route_lane2_sync), // Templated
			      .reg_vprbs_rx_load_app_route_lane2_sync(reg_vprbs_rx_load_app_route_lane2_sync), // Templated
			      .reg_vprbs_rx_lock_continue_app_route_lane2_sync(reg_vprbs_rx_lock_continue_app_route_lane2_sync), // Templated
			      .reg_vprbs_rx_locked_match_cnt_app_route_lane2_sync(reg_vprbs_rx_locked_match_cnt_app_route_lane2_sync[3:0]), // Templated
			      .reg_vprbs_rx_uncheck_tolerance_app_route_lane2_sync(reg_vprbs_rx_uncheck_tolerance_app_route_lane2_sync[3:0]), // Templated
			      .reg_vprbs_rx_err_clear_app_route_lane2_sync(reg_vprbs_rx_err_clear_app_route_lane2_sync), // Templated
			      .reg_vprbs_tx_gen_en_app_route_lane3_sync(reg_vprbs_tx_gen_en_app_route_lane3_sync), // Templated
			      .reg_vprbs_tx_mode_app_route_lane3_sync(reg_vprbs_tx_mode_app_route_lane3_sync[2:0]), // Templated
			      .reg_vprbs_tx_order_app_route_lane3_sync(reg_vprbs_tx_order_app_route_lane3_sync), // Templated
			      .reg_vprbs_tx_pat_reset_app_route_lane3_sync(reg_vprbs_tx_pat_reset_app_route_lane3_sync), // Templated
			      .reg_vprbs_loopback_app_route_lane3_sync(reg_vprbs_loopback_app_route_lane3_sync), // Templated
			      .reg_vprbs_tx_err_inject_en_app_route_lane3_sync(reg_vprbs_tx_err_inject_en_app_route_lane3_sync), // Templated
			      .reg_vprbs_tx_err_inject_intv_num_app_route_lane3_sync(reg_vprbs_tx_err_inject_intv_num_app_route_lane3_sync[7:0]), // Templated
			      .reg_vprbs_tx_err_inject_intv_time_app_route_lane3_sync(reg_vprbs_tx_err_inject_intv_time_app_route_lane3_sync[7:0]), // Templated
			      .reg_vprbs_tx_idi_driver_data_type_app_route_lane3_sync(reg_vprbs_tx_idi_driver_data_type_app_route_lane3_sync[5:0]), // Templated
			      .reg_vprbs_tx_idi_driver_virtual_channel_app_route_lane3_sync(reg_vprbs_tx_idi_driver_virtual_channel_app_route_lane3_sync[3:0]), // Templated
			      .reg_vprbs_tx_idi_driver_word_count_app_route_lane3_sync(reg_vprbs_tx_idi_driver_word_count_app_route_lane3_sync[15:0]), // Templated
			      .reg_vprbs_tx_idi_driver_pkt_interval_app_route_lane3_sync(reg_vprbs_tx_idi_driver_pkt_interval_app_route_lane3_sync[15:0]), // Templated
			      .reg_vprbs_tx_idi_driver_total_interval_app_route_lane3_sync(reg_vprbs_tx_idi_driver_total_interval_app_route_lane3_sync[15:0]), // Templated
			      .reg_vprbs_rx_chk_en_app_route_lane3_sync(reg_vprbs_rx_chk_en_app_route_lane3_sync), // Templated
			      .reg_vprbs_rx_mode_app_route_lane3_sync(reg_vprbs_rx_mode_app_route_lane3_sync[2:0]), // Templated
			      .reg_vprbs_rx_order_app_route_lane3_sync(reg_vprbs_rx_order_app_route_lane3_sync), // Templated
			      .reg_vprbs_rx_load_app_route_lane3_sync(reg_vprbs_rx_load_app_route_lane3_sync), // Templated
			      .reg_vprbs_rx_lock_continue_app_route_lane3_sync(reg_vprbs_rx_lock_continue_app_route_lane3_sync), // Templated
			      .reg_vprbs_rx_locked_match_cnt_app_route_lane3_sync(reg_vprbs_rx_locked_match_cnt_app_route_lane3_sync[3:0]), // Templated
			      .reg_vprbs_rx_uncheck_tolerance_app_route_lane3_sync(reg_vprbs_rx_uncheck_tolerance_app_route_lane3_sync[3:0]), // Templated
			      .reg_vprbs_rx_err_clear_app_route_lane3_sync(reg_vprbs_rx_err_clear_app_route_lane3_sync), // Templated
			      .reg_vprbs_tx_gen_en_app_route_lane4_sync(reg_vprbs_tx_gen_en_app_route_lane4_sync), // Templated
			      .reg_vprbs_tx_mode_app_route_lane4_sync(reg_vprbs_tx_mode_app_route_lane4_sync[2:0]), // Templated
			      .reg_vprbs_tx_order_app_route_lane4_sync(reg_vprbs_tx_order_app_route_lane4_sync), // Templated
			      .reg_vprbs_tx_pat_reset_app_route_lane4_sync(reg_vprbs_tx_pat_reset_app_route_lane4_sync), // Templated
			      .reg_vprbs_loopback_app_route_lane4_sync(reg_vprbs_loopback_app_route_lane4_sync), // Templated
			      .reg_vprbs_tx_err_inject_en_app_route_lane4_sync(reg_vprbs_tx_err_inject_en_app_route_lane4_sync), // Templated
			      .reg_vprbs_tx_err_inject_intv_num_app_route_lane4_sync(reg_vprbs_tx_err_inject_intv_num_app_route_lane4_sync[7:0]), // Templated
			      .reg_vprbs_tx_err_inject_intv_time_app_route_lane4_sync(reg_vprbs_tx_err_inject_intv_time_app_route_lane4_sync[7:0]), // Templated
			      .reg_vprbs_tx_idi_driver_data_type_app_route_lane4_sync(reg_vprbs_tx_idi_driver_data_type_app_route_lane4_sync[5:0]), // Templated
			      .reg_vprbs_tx_idi_driver_virtual_channel_app_route_lane4_sync(reg_vprbs_tx_idi_driver_virtual_channel_app_route_lane4_sync[3:0]), // Templated
			      .reg_vprbs_tx_idi_driver_word_count_app_route_lane4_sync(reg_vprbs_tx_idi_driver_word_count_app_route_lane4_sync[15:0]), // Templated
			      .reg_vprbs_tx_idi_driver_pkt_interval_app_route_lane4_sync(reg_vprbs_tx_idi_driver_pkt_interval_app_route_lane4_sync[15:0]), // Templated
			      .reg_vprbs_tx_idi_driver_total_interval_app_route_lane4_sync(reg_vprbs_tx_idi_driver_total_interval_app_route_lane4_sync[15:0]), // Templated
			      .reg_vprbs_rx_chk_en_app_route_lane4_sync(reg_vprbs_rx_chk_en_app_route_lane4_sync), // Templated
			      .reg_vprbs_rx_mode_app_route_lane4_sync(reg_vprbs_rx_mode_app_route_lane4_sync[2:0]), // Templated
			      .reg_vprbs_rx_order_app_route_lane4_sync(reg_vprbs_rx_order_app_route_lane4_sync), // Templated
			      .reg_vprbs_rx_load_app_route_lane4_sync(reg_vprbs_rx_load_app_route_lane4_sync), // Templated
			      .reg_vprbs_rx_lock_continue_app_route_lane4_sync(reg_vprbs_rx_lock_continue_app_route_lane4_sync), // Templated
			      .reg_vprbs_rx_locked_match_cnt_app_route_lane4_sync(reg_vprbs_rx_locked_match_cnt_app_route_lane4_sync[3:0]), // Templated
			      .reg_vprbs_rx_uncheck_tolerance_app_route_lane4_sync(reg_vprbs_rx_uncheck_tolerance_app_route_lane4_sync[3:0]), // Templated
			      .reg_vprbs_rx_err_clear_app_route_lane4_sync(reg_vprbs_rx_err_clear_app_route_lane4_sync), // Templated
			      .reg_vprbs_tx_gen_en_app_route_lane5_sync(reg_vprbs_tx_gen_en_app_route_lane5_sync), // Templated
			      .reg_vprbs_tx_mode_app_route_lane5_sync(reg_vprbs_tx_mode_app_route_lane5_sync[2:0]), // Templated
			      .reg_vprbs_tx_order_app_route_lane5_sync(reg_vprbs_tx_order_app_route_lane5_sync), // Templated
			      .reg_vprbs_tx_pat_reset_app_route_lane5_sync(reg_vprbs_tx_pat_reset_app_route_lane5_sync), // Templated
			      .reg_vprbs_loopback_app_route_lane5_sync(reg_vprbs_loopback_app_route_lane5_sync), // Templated
			      .reg_vprbs_tx_err_inject_en_app_route_lane5_sync(reg_vprbs_tx_err_inject_en_app_route_lane5_sync), // Templated
			      .reg_vprbs_tx_err_inject_intv_num_app_route_lane5_sync(reg_vprbs_tx_err_inject_intv_num_app_route_lane5_sync[7:0]), // Templated
			      .reg_vprbs_tx_err_inject_intv_time_app_route_lane5_sync(reg_vprbs_tx_err_inject_intv_time_app_route_lane5_sync[7:0]), // Templated
			      .reg_vprbs_tx_idi_driver_data_type_app_route_lane5_sync(reg_vprbs_tx_idi_driver_data_type_app_route_lane5_sync[5:0]), // Templated
			      .reg_vprbs_tx_idi_driver_virtual_channel_app_route_lane5_sync(reg_vprbs_tx_idi_driver_virtual_channel_app_route_lane5_sync[3:0]), // Templated
			      .reg_vprbs_tx_idi_driver_word_count_app_route_lane5_sync(reg_vprbs_tx_idi_driver_word_count_app_route_lane5_sync[15:0]), // Templated
			      .reg_vprbs_tx_idi_driver_pkt_interval_app_route_lane5_sync(reg_vprbs_tx_idi_driver_pkt_interval_app_route_lane5_sync[15:0]), // Templated
			      .reg_vprbs_tx_idi_driver_total_interval_app_route_lane5_sync(reg_vprbs_tx_idi_driver_total_interval_app_route_lane5_sync[15:0]), // Templated
			      .reg_vprbs_rx_chk_en_app_route_lane5_sync(reg_vprbs_rx_chk_en_app_route_lane5_sync), // Templated
			      .reg_vprbs_rx_mode_app_route_lane5_sync(reg_vprbs_rx_mode_app_route_lane5_sync[2:0]), // Templated
			      .reg_vprbs_rx_order_app_route_lane5_sync(reg_vprbs_rx_order_app_route_lane5_sync), // Templated
			      .reg_vprbs_rx_load_app_route_lane5_sync(reg_vprbs_rx_load_app_route_lane5_sync), // Templated
			      .reg_vprbs_rx_lock_continue_app_route_lane5_sync(reg_vprbs_rx_lock_continue_app_route_lane5_sync), // Templated
			      .reg_vprbs_rx_locked_match_cnt_app_route_lane5_sync(reg_vprbs_rx_locked_match_cnt_app_route_lane5_sync[3:0]), // Templated
			      .reg_vprbs_rx_uncheck_tolerance_app_route_lane5_sync(reg_vprbs_rx_uncheck_tolerance_app_route_lane5_sync[3:0]), // Templated
			      .reg_vprbs_rx_err_clear_app_route_lane5_sync(reg_vprbs_rx_err_clear_app_route_lane5_sync), // Templated
			      .reg_vprbs_tx_gen_en_app_route_lane6_sync(reg_vprbs_tx_gen_en_app_route_lane6_sync), // Templated
			      .reg_vprbs_tx_mode_app_route_lane6_sync(reg_vprbs_tx_mode_app_route_lane6_sync[2:0]), // Templated
			      .reg_vprbs_tx_order_app_route_lane6_sync(reg_vprbs_tx_order_app_route_lane6_sync), // Templated
			      .reg_vprbs_tx_pat_reset_app_route_lane6_sync(reg_vprbs_tx_pat_reset_app_route_lane6_sync), // Templated
			      .reg_vprbs_loopback_app_route_lane6_sync(reg_vprbs_loopback_app_route_lane6_sync), // Templated
			      .reg_vprbs_tx_err_inject_en_app_route_lane6_sync(reg_vprbs_tx_err_inject_en_app_route_lane6_sync), // Templated
			      .reg_vprbs_tx_err_inject_intv_num_app_route_lane6_sync(reg_vprbs_tx_err_inject_intv_num_app_route_lane6_sync[7:0]), // Templated
			      .reg_vprbs_tx_err_inject_intv_time_app_route_lane6_sync(reg_vprbs_tx_err_inject_intv_time_app_route_lane6_sync[7:0]), // Templated
			      .reg_vprbs_tx_idi_driver_data_type_app_route_lane6_sync(reg_vprbs_tx_idi_driver_data_type_app_route_lane6_sync[5:0]), // Templated
			      .reg_vprbs_tx_idi_driver_virtual_channel_app_route_lane6_sync(reg_vprbs_tx_idi_driver_virtual_channel_app_route_lane6_sync[3:0]), // Templated
			      .reg_vprbs_tx_idi_driver_word_count_app_route_lane6_sync(reg_vprbs_tx_idi_driver_word_count_app_route_lane6_sync[15:0]), // Templated
			      .reg_vprbs_tx_idi_driver_pkt_interval_app_route_lane6_sync(reg_vprbs_tx_idi_driver_pkt_interval_app_route_lane6_sync[15:0]), // Templated
			      .reg_vprbs_tx_idi_driver_total_interval_app_route_lane6_sync(reg_vprbs_tx_idi_driver_total_interval_app_route_lane6_sync[15:0]), // Templated
			      .reg_vprbs_rx_chk_en_app_route_lane6_sync(reg_vprbs_rx_chk_en_app_route_lane6_sync), // Templated
			      .reg_vprbs_rx_mode_app_route_lane6_sync(reg_vprbs_rx_mode_app_route_lane6_sync[2:0]), // Templated
			      .reg_vprbs_rx_order_app_route_lane6_sync(reg_vprbs_rx_order_app_route_lane6_sync), // Templated
			      .reg_vprbs_rx_load_app_route_lane6_sync(reg_vprbs_rx_load_app_route_lane6_sync), // Templated
			      .reg_vprbs_rx_lock_continue_app_route_lane6_sync(reg_vprbs_rx_lock_continue_app_route_lane6_sync), // Templated
			      .reg_vprbs_rx_locked_match_cnt_app_route_lane6_sync(reg_vprbs_rx_locked_match_cnt_app_route_lane6_sync[3:0]), // Templated
			      .reg_vprbs_rx_uncheck_tolerance_app_route_lane6_sync(reg_vprbs_rx_uncheck_tolerance_app_route_lane6_sync[3:0]), // Templated
			      .reg_vprbs_rx_err_clear_app_route_lane6_sync(reg_vprbs_rx_err_clear_app_route_lane6_sync), // Templated
			      .reg_vprbs_tx_gen_en_app_route_lane7_sync(reg_vprbs_tx_gen_en_app_route_lane7_sync), // Templated
			      .reg_vprbs_tx_mode_app_route_lane7_sync(reg_vprbs_tx_mode_app_route_lane7_sync[2:0]), // Templated
			      .reg_vprbs_tx_order_app_route_lane7_sync(reg_vprbs_tx_order_app_route_lane7_sync), // Templated
			      .reg_vprbs_tx_pat_reset_app_route_lane7_sync(reg_vprbs_tx_pat_reset_app_route_lane7_sync), // Templated
			      .reg_vprbs_loopback_app_route_lane7_sync(reg_vprbs_loopback_app_route_lane7_sync), // Templated
			      .reg_vprbs_tx_err_inject_en_app_route_lane7_sync(reg_vprbs_tx_err_inject_en_app_route_lane7_sync), // Templated
			      .reg_vprbs_tx_err_inject_intv_num_app_route_lane7_sync(reg_vprbs_tx_err_inject_intv_num_app_route_lane7_sync[7:0]), // Templated
			      .reg_vprbs_tx_err_inject_intv_time_app_route_lane7_sync(reg_vprbs_tx_err_inject_intv_time_app_route_lane7_sync[7:0]), // Templated
			      .reg_vprbs_tx_idi_driver_data_type_app_route_lane7_sync(reg_vprbs_tx_idi_driver_data_type_app_route_lane7_sync[5:0]), // Templated
			      .reg_vprbs_tx_idi_driver_virtual_channel_app_route_lane7_sync(reg_vprbs_tx_idi_driver_virtual_channel_app_route_lane7_sync[3:0]), // Templated
			      .reg_vprbs_tx_idi_driver_word_count_app_route_lane7_sync(reg_vprbs_tx_idi_driver_word_count_app_route_lane7_sync[15:0]), // Templated
			      .reg_vprbs_tx_idi_driver_pkt_interval_app_route_lane7_sync(reg_vprbs_tx_idi_driver_pkt_interval_app_route_lane7_sync[15:0]), // Templated
			      .reg_vprbs_tx_idi_driver_total_interval_app_route_lane7_sync(reg_vprbs_tx_idi_driver_total_interval_app_route_lane7_sync[15:0]), // Templated
			      .reg_vprbs_rx_chk_en_app_route_lane7_sync(reg_vprbs_rx_chk_en_app_route_lane7_sync), // Templated
			      .reg_vprbs_rx_mode_app_route_lane7_sync(reg_vprbs_rx_mode_app_route_lane7_sync[2:0]), // Templated
			      .reg_vprbs_rx_order_app_route_lane7_sync(reg_vprbs_rx_order_app_route_lane7_sync), // Templated
			      .reg_vprbs_rx_load_app_route_lane7_sync(reg_vprbs_rx_load_app_route_lane7_sync), // Templated
			      .reg_vprbs_rx_lock_continue_app_route_lane7_sync(reg_vprbs_rx_lock_continue_app_route_lane7_sync), // Templated
			      .reg_vprbs_rx_locked_match_cnt_app_route_lane7_sync(reg_vprbs_rx_locked_match_cnt_app_route_lane7_sync[3:0]), // Templated
			      .reg_vprbs_rx_uncheck_tolerance_app_route_lane7_sync(reg_vprbs_rx_uncheck_tolerance_app_route_lane7_sync[3:0]), // Templated
			      .reg_vprbs_rx_err_clear_app_route_lane7_sync(reg_vprbs_rx_err_clear_app_route_lane7_sync), // Templated
			      .app_async_rst_req(app_async_rst_req), // Templated
			      // Inputs
			      .reg_sch_data_type_align_fail_int_mask0(reg_sch_data_type_align_fail_int_mask0), // Templated
			      .reg_sch_data_type_align_fail_int_mask1(reg_sch_data_type_align_fail_int_mask1), // Templated
			      .reg_sch_data_type_align_fail_int_mask2(reg_sch_data_type_align_fail_int_mask2), // Templated
			      .reg_sch_data_type_align_fail_int_mask3(reg_sch_data_type_align_fail_int_mask3), // Templated
			      .reg_video_data_fwft_fifo_ovf_int_mask0(reg_video_data_fwft_fifo_ovf_int_mask0), // Templated
			      .reg_video_data_fwft_fifo_ovf_int_mask1(reg_video_data_fwft_fifo_ovf_int_mask1), // Templated
			      .reg_video_data_fwft_fifo_ovf_int_mask2(reg_video_data_fwft_fifo_ovf_int_mask2), // Templated
			      .reg_video_data_fwft_fifo_ovf_int_mask3(reg_video_data_fwft_fifo_ovf_int_mask3), // Templated
			      .reg_video_data_fwft_fifo_ovf_int_mask4(reg_video_data_fwft_fifo_ovf_int_mask4), // Templated
			      .reg_video_data_fwft_fifo_ovf_int_mask5(reg_video_data_fwft_fifo_ovf_int_mask5), // Templated
			      .reg_video_data_fwft_fifo_ovf_int_mask6(reg_video_data_fwft_fifo_ovf_int_mask6), // Templated
			      .reg_video_data_fwft_fifo_ovf_int_mask7(reg_video_data_fwft_fifo_ovf_int_mask7), // Templated
			      .sch_data_type_align_fail_int0(sch_data_type_align_fail_int0), // Templated
			      .sch_data_type_align_fail_int1(sch_data_type_align_fail_int1), // Templated
			      .sch_data_type_align_fail_int2(sch_data_type_align_fail_int2), // Templated
			      .sch_data_type_align_fail_int3(sch_data_type_align_fail_int3), // Templated
			      .video_data_fwft_fifo_ovf_int0(video_data_fwft_fifo_ovf_int0), // Templated
			      .video_data_fwft_fifo_ovf_int1(video_data_fwft_fifo_ovf_int1), // Templated
			      .video_data_fwft_fifo_ovf_int2(video_data_fwft_fifo_ovf_int2), // Templated
			      .video_data_fwft_fifo_ovf_int3(video_data_fwft_fifo_ovf_int3), // Templated
			      .video_data_fwft_fifo_ovf_int4(video_data_fwft_fifo_ovf_int4), // Templated
			      .video_data_fwft_fifo_ovf_int5(video_data_fwft_fifo_ovf_int5), // Templated
			      .video_data_fwft_fifo_ovf_int6(video_data_fwft_fifo_ovf_int6), // Templated
			      .video_data_fwft_fifo_ovf_int7(video_data_fwft_fifo_ovf_int7), // Templated
			      .treed_reg_bank_clk(treed_reg_bank_clk), // Templated
			      .treed_reg_bank_clk_reset_n(treed_reg_bank_clk_reset_n), // Templated
			      .aggre_clk0	(aggre_clk0),	 // Templated
			      .fifo_wrclk0	(fifo_wrclk0),	 // Templated
			      .fifo_rdclk0	(fifo_rdclk0),	 // Templated
			      .aggre_clk_rst_n0	(aggre_clk_rst_n0), // Templated
			      .fifo_wrclk_rst_n0(fifo_wrclk_rst_n0), // Templated
			      .fifo_rdclk_rst_n0(fifo_rdclk_rst_n0), // Templated
			      .aggre_clk1	(aggre_clk1),	 // Templated
			      .fifo_wrclk1	(fifo_wrclk1),	 // Templated
			      .fifo_rdclk1	(fifo_rdclk1),	 // Templated
			      .aggre_clk_rst_n1	(aggre_clk_rst_n1), // Templated
			      .fifo_wrclk_rst_n1(fifo_wrclk_rst_n1), // Templated
			      .fifo_rdclk_rst_n1(fifo_rdclk_rst_n1), // Templated
			      .aggre_clk2	(aggre_clk2),	 // Templated
			      .fifo_wrclk2	(fifo_wrclk2),	 // Templated
			      .fifo_rdclk2	(fifo_rdclk2),	 // Templated
			      .aggre_clk_rst_n2	(aggre_clk_rst_n2), // Templated
			      .fifo_wrclk_rst_n2(fifo_wrclk_rst_n2), // Templated
			      .fifo_rdclk_rst_n2(fifo_rdclk_rst_n2), // Templated
			      .aggre_clk3	(aggre_clk3),	 // Templated
			      .fifo_wrclk3	(fifo_wrclk3),	 // Templated
			      .fifo_rdclk3	(fifo_rdclk3),	 // Templated
			      .aggre_clk_rst_n3	(aggre_clk_rst_n3), // Templated
			      .fifo_wrclk_rst_n3(fifo_wrclk_rst_n3), // Templated
			      .fifo_rdclk_rst_n3(fifo_rdclk_rst_n3), // Templated
			      .fifo_wrclk4	(fifo_wrclk4),	 // Templated
			      .fifo_rdclk4	(fifo_rdclk4),	 // Templated
			      .fifo_wrclk_rst_n4(fifo_wrclk_rst_n4), // Templated
			      .fifo_rdclk_rst_n4(fifo_rdclk_rst_n4), // Templated
			      .fifo_wrclk5	(fifo_wrclk5),	 // Templated
			      .fifo_rdclk5	(fifo_rdclk5),	 // Templated
			      .fifo_wrclk_rst_n5(fifo_wrclk_rst_n5), // Templated
			      .fifo_rdclk_rst_n5(fifo_rdclk_rst_n5), // Templated
			      .fifo_wrclk6	(fifo_wrclk6),	 // Templated
			      .fifo_rdclk6	(fifo_rdclk6),	 // Templated
			      .fifo_wrclk_rst_n6(fifo_wrclk_rst_n6), // Templated
			      .fifo_rdclk_rst_n6(fifo_rdclk_rst_n6), // Templated
			      .fifo_wrclk7	(fifo_wrclk7),	 // Templated
			      .fifo_rdclk7	(fifo_rdclk7),	 // Templated
			      .fifo_wrclk_rst_n7(fifo_wrclk_rst_n7), // Templated
			      .fifo_rdclk_rst_n7(fifo_rdclk_rst_n7), // Templated
			      .reg_pipe0_wr_mode(reg_pipe0_wr_mode[1:0]), // Templated
			      .reg_pipe1_wr_mode(reg_pipe1_wr_mode[1:0]), // Templated
			      .reg_pipe2_wr_mode(reg_pipe2_wr_mode[1:0]), // Templated
			      .reg_pipe3_wr_mode(reg_pipe3_wr_mode[1:0]), // Templated
			      .reg_pipe4_wr_mode(reg_pipe4_wr_mode[1:0]), // Templated
			      .reg_pipe5_wr_mode(reg_pipe5_wr_mode[1:0]), // Templated
			      .reg_pipe6_wr_mode(reg_pipe6_wr_mode[1:0]), // Templated
			      .reg_pipe7_wr_mode(reg_pipe7_wr_mode[1:0]), // Templated
			      .reg_all_pipe_wr_mode_strobe(reg_all_pipe_wr_mode_strobe), // Templated
			      .reg_sch0_frame_sync_lock_force(reg_app_sch0_frame_sync_lock_force), // Templated
			      .reg_sch1_frame_sync_lock_force(reg_app_sch1_frame_sync_lock_force), // Templated
			      .reg_sch2_frame_sync_lock_force(reg_app_sch2_frame_sync_lock_force), // Templated
			      .reg_sch3_frame_sync_lock_force(reg_app_sch3_frame_sync_lock_force), // Templated
			      .reg_sch0_frame_sync_lock(reg_app_sch0_frame_sync_lock), // Templated
			      .reg_sch1_frame_sync_lock(reg_app_sch1_frame_sync_lock), // Templated
			      .reg_sch2_frame_sync_lock(reg_app_sch2_frame_sync_lock), // Templated
			      .reg_sch3_frame_sync_lock(reg_app_sch3_frame_sync_lock), // Templated
			      .gpio2app_sch0_frame_sync_lock(gpio2app_sch0_frame_sync_lock), // Templated
			      .gpio2app_sch1_frame_sync_lock(gpio2app_sch1_frame_sync_lock), // Templated
			      .gpio2app_sch2_frame_sync_lock(gpio2app_sch2_frame_sync_lock), // Templated
			      .gpio2app_sch3_frame_sync_lock(gpio2app_sch3_frame_sync_lock), // Templated
			      .reg_pipe_fifo_full_clear(reg_pipe_fifo_full_clear[3:0]), // Templated
			      .reg_pipe_fifo_full_clear_last_four(reg_pipe_fifo_full_clear_last_four[3:0]), // Templated
			      .reg_vprbs_tx_gen_en_app_route_lane0(reg_vprbs_tx_gen_en_app_route_lane0), // Templated
			      .reg_vprbs_tx_mode_app_route_lane0(reg_vprbs_tx_mode_app_route_lane0[2:0]), // Templated
			      .reg_vprbs_tx_order_app_route_lane0(reg_vprbs_tx_order_app_route_lane0), // Templated
			      .reg_vprbs_tx_pat_reset_app_route_lane0(reg_vprbs_tx_pat_reset_app_route_lane0), // Templated
			      .reg_vprbs_loopback_app_route_lane0(reg_vprbs_loopback_app_route_lane0), // Templated
			      .reg_vprbs_tx_err_inject_en_app_route_lane0(reg_vprbs_tx_err_inject_en_app_route_lane0), // Templated
			      .reg_vprbs_tx_err_inject_intv_num_app_route_lane0(reg_vprbs_tx_err_inject_intv_num_app_route_lane0[7:0]), // Templated
			      .reg_vprbs_tx_err_inject_intv_time_app_route_lane0(reg_vprbs_tx_err_inject_intv_time_app_route_lane0[7:0]), // Templated
			      .reg_vprbs_tx_idi_driver_data_type_app_route_lane0(reg_vprbs_tx_idi_driver_data_type_app_route_lane0[5:0]), // Templated
			      .reg_vprbs_tx_idi_driver_virtual_channel_app_route_lane0(reg_vprbs_tx_idi_driver_virtual_channel_app_route_lane0[3:0]), // Templated
			      .reg_vprbs_tx_idi_driver_word_count_app_route_lane0(reg_vprbs_tx_idi_driver_word_count_app_route_lane0[15:0]), // Templated
			      .reg_vprbs_tx_idi_driver_pkt_interval_app_route_lane0(reg_vprbs_tx_idi_driver_pkt_interval_app_route_lane0[15:0]), // Templated
			      .reg_vprbs_tx_idi_driver_total_interval_app_route_lane0(reg_vprbs_tx_idi_driver_total_interval_app_route_lane0[15:0]), // Templated
			      .reg_vprbs_rx_chk_en_app_route_lane0(reg_vprbs_rx_chk_en_app_route_lane0), // Templated
			      .reg_vprbs_rx_mode_app_route_lane0(reg_vprbs_rx_mode_app_route_lane0[2:0]), // Templated
			      .reg_vprbs_rx_order_app_route_lane0(reg_vprbs_rx_order_app_route_lane0), // Templated
			      .reg_vprbs_rx_load_app_route_lane0(reg_vprbs_rx_load_app_route_lane0), // Templated
			      .reg_vprbs_rx_lock_continue_app_route_lane0(reg_vprbs_rx_lock_continue_app_route_lane0), // Templated
			      .reg_vprbs_rx_locked_match_cnt_app_route_lane0(reg_vprbs_rx_locked_match_cnt_app_route_lane0[3:0]), // Templated
			      .reg_vprbs_rx_uncheck_tolerance_app_route_lane0(reg_vprbs_rx_uncheck_tolerance_app_route_lane0[3:0]), // Templated
			      .reg_vprbs_rx_err_clear_app_route_lane0(reg_vprbs_rx_err_clear_app_route_lane0), // Templated
			      .reg_vprbs_tx_gen_en_app_route_lane1(reg_vprbs_tx_gen_en_app_route_lane1), // Templated
			      .reg_vprbs_tx_mode_app_route_lane1(reg_vprbs_tx_mode_app_route_lane1[2:0]), // Templated
			      .reg_vprbs_tx_order_app_route_lane1(reg_vprbs_tx_order_app_route_lane1), // Templated
			      .reg_vprbs_tx_pat_reset_app_route_lane1(reg_vprbs_tx_pat_reset_app_route_lane1), // Templated
			      .reg_vprbs_loopback_app_route_lane1(reg_vprbs_loopback_app_route_lane1), // Templated
			      .reg_vprbs_tx_err_inject_en_app_route_lane1(reg_vprbs_tx_err_inject_en_app_route_lane1), // Templated
			      .reg_vprbs_tx_err_inject_intv_num_app_route_lane1(reg_vprbs_tx_err_inject_intv_num_app_route_lane1[7:0]), // Templated
			      .reg_vprbs_tx_err_inject_intv_time_app_route_lane1(reg_vprbs_tx_err_inject_intv_time_app_route_lane1[7:0]), // Templated
			      .reg_vprbs_tx_idi_driver_data_type_app_route_lane1(reg_vprbs_tx_idi_driver_data_type_app_route_lane1[5:0]), // Templated
			      .reg_vprbs_tx_idi_driver_virtual_channel_app_route_lane1(reg_vprbs_tx_idi_driver_virtual_channel_app_route_lane1[3:0]), // Templated
			      .reg_vprbs_tx_idi_driver_word_count_app_route_lane1(reg_vprbs_tx_idi_driver_word_count_app_route_lane1[15:0]), // Templated
			      .reg_vprbs_tx_idi_driver_pkt_interval_app_route_lane1(reg_vprbs_tx_idi_driver_pkt_interval_app_route_lane1[15:0]), // Templated
			      .reg_vprbs_tx_idi_driver_total_interval_app_route_lane1(reg_vprbs_tx_idi_driver_total_interval_app_route_lane1[15:0]), // Templated
			      .reg_vprbs_rx_chk_en_app_route_lane1(reg_vprbs_rx_chk_en_app_route_lane1), // Templated
			      .reg_vprbs_rx_mode_app_route_lane1(reg_vprbs_rx_mode_app_route_lane1[2:0]), // Templated
			      .reg_vprbs_rx_order_app_route_lane1(reg_vprbs_rx_order_app_route_lane1), // Templated
			      .reg_vprbs_rx_load_app_route_lane1(reg_vprbs_rx_load_app_route_lane1), // Templated
			      .reg_vprbs_rx_lock_continue_app_route_lane1(reg_vprbs_rx_lock_continue_app_route_lane1), // Templated
			      .reg_vprbs_rx_locked_match_cnt_app_route_lane1(reg_vprbs_rx_locked_match_cnt_app_route_lane1[3:0]), // Templated
			      .reg_vprbs_rx_uncheck_tolerance_app_route_lane1(reg_vprbs_rx_uncheck_tolerance_app_route_lane1[3:0]), // Templated
			      .reg_vprbs_rx_err_clear_app_route_lane1(reg_vprbs_rx_err_clear_app_route_lane1), // Templated
			      .reg_vprbs_tx_gen_en_app_route_lane2(reg_vprbs_tx_gen_en_app_route_lane2), // Templated
			      .reg_vprbs_tx_mode_app_route_lane2(reg_vprbs_tx_mode_app_route_lane2[2:0]), // Templated
			      .reg_vprbs_tx_order_app_route_lane2(reg_vprbs_tx_order_app_route_lane2), // Templated
			      .reg_vprbs_tx_pat_reset_app_route_lane2(reg_vprbs_tx_pat_reset_app_route_lane2), // Templated
			      .reg_vprbs_loopback_app_route_lane2(reg_vprbs_loopback_app_route_lane2), // Templated
			      .reg_vprbs_tx_err_inject_en_app_route_lane2(reg_vprbs_tx_err_inject_en_app_route_lane2), // Templated
			      .reg_vprbs_tx_err_inject_intv_num_app_route_lane2(reg_vprbs_tx_err_inject_intv_num_app_route_lane2[7:0]), // Templated
			      .reg_vprbs_tx_err_inject_intv_time_app_route_lane2(reg_vprbs_tx_err_inject_intv_time_app_route_lane2[7:0]), // Templated
			      .reg_vprbs_tx_idi_driver_data_type_app_route_lane2(reg_vprbs_tx_idi_driver_data_type_app_route_lane2[5:0]), // Templated
			      .reg_vprbs_tx_idi_driver_virtual_channel_app_route_lane2(reg_vprbs_tx_idi_driver_virtual_channel_app_route_lane2[3:0]), // Templated
			      .reg_vprbs_tx_idi_driver_word_count_app_route_lane2(reg_vprbs_tx_idi_driver_word_count_app_route_lane2[15:0]), // Templated
			      .reg_vprbs_tx_idi_driver_pkt_interval_app_route_lane2(reg_vprbs_tx_idi_driver_pkt_interval_app_route_lane2[15:0]), // Templated
			      .reg_vprbs_tx_idi_driver_total_interval_app_route_lane2(reg_vprbs_tx_idi_driver_total_interval_app_route_lane2[15:0]), // Templated
			      .reg_vprbs_rx_chk_en_app_route_lane2(reg_vprbs_rx_chk_en_app_route_lane2), // Templated
			      .reg_vprbs_rx_mode_app_route_lane2(reg_vprbs_rx_mode_app_route_lane2[2:0]), // Templated
			      .reg_vprbs_rx_order_app_route_lane2(reg_vprbs_rx_order_app_route_lane2), // Templated
			      .reg_vprbs_rx_load_app_route_lane2(reg_vprbs_rx_load_app_route_lane2), // Templated
			      .reg_vprbs_rx_lock_continue_app_route_lane2(reg_vprbs_rx_lock_continue_app_route_lane2), // Templated
			      .reg_vprbs_rx_locked_match_cnt_app_route_lane2(reg_vprbs_rx_locked_match_cnt_app_route_lane2[3:0]), // Templated
			      .reg_vprbs_rx_uncheck_tolerance_app_route_lane2(reg_vprbs_rx_uncheck_tolerance_app_route_lane2[3:0]), // Templated
			      .reg_vprbs_rx_err_clear_app_route_lane2(reg_vprbs_rx_err_clear_app_route_lane2), // Templated
			      .reg_vprbs_tx_gen_en_app_route_lane3(reg_vprbs_tx_gen_en_app_route_lane3), // Templated
			      .reg_vprbs_tx_mode_app_route_lane3(reg_vprbs_tx_mode_app_route_lane3[2:0]), // Templated
			      .reg_vprbs_tx_order_app_route_lane3(reg_vprbs_tx_order_app_route_lane3), // Templated
			      .reg_vprbs_tx_pat_reset_app_route_lane3(reg_vprbs_tx_pat_reset_app_route_lane3), // Templated
			      .reg_vprbs_loopback_app_route_lane3(reg_vprbs_loopback_app_route_lane3), // Templated
			      .reg_vprbs_tx_err_inject_en_app_route_lane3(reg_vprbs_tx_err_inject_en_app_route_lane3), // Templated
			      .reg_vprbs_tx_err_inject_intv_num_app_route_lane3(reg_vprbs_tx_err_inject_intv_num_app_route_lane3[7:0]), // Templated
			      .reg_vprbs_tx_err_inject_intv_time_app_route_lane3(reg_vprbs_tx_err_inject_intv_time_app_route_lane3[7:0]), // Templated
			      .reg_vprbs_tx_idi_driver_data_type_app_route_lane3(reg_vprbs_tx_idi_driver_data_type_app_route_lane3[5:0]), // Templated
			      .reg_vprbs_tx_idi_driver_virtual_channel_app_route_lane3(reg_vprbs_tx_idi_driver_virtual_channel_app_route_lane3[3:0]), // Templated
			      .reg_vprbs_tx_idi_driver_word_count_app_route_lane3(reg_vprbs_tx_idi_driver_word_count_app_route_lane3[15:0]), // Templated
			      .reg_vprbs_tx_idi_driver_pkt_interval_app_route_lane3(reg_vprbs_tx_idi_driver_pkt_interval_app_route_lane3[15:0]), // Templated
			      .reg_vprbs_tx_idi_driver_total_interval_app_route_lane3(reg_vprbs_tx_idi_driver_total_interval_app_route_lane3[15:0]), // Templated
			      .reg_vprbs_rx_chk_en_app_route_lane3(reg_vprbs_rx_chk_en_app_route_lane3), // Templated
			      .reg_vprbs_rx_mode_app_route_lane3(reg_vprbs_rx_mode_app_route_lane3[2:0]), // Templated
			      .reg_vprbs_rx_order_app_route_lane3(reg_vprbs_rx_order_app_route_lane3), // Templated
			      .reg_vprbs_rx_load_app_route_lane3(reg_vprbs_rx_load_app_route_lane3), // Templated
			      .reg_vprbs_rx_lock_continue_app_route_lane3(reg_vprbs_rx_lock_continue_app_route_lane3), // Templated
			      .reg_vprbs_rx_locked_match_cnt_app_route_lane3(reg_vprbs_rx_locked_match_cnt_app_route_lane3[3:0]), // Templated
			      .reg_vprbs_rx_uncheck_tolerance_app_route_lane3(reg_vprbs_rx_uncheck_tolerance_app_route_lane3[3:0]), // Templated
			      .reg_vprbs_rx_err_clear_app_route_lane3(reg_vprbs_rx_err_clear_app_route_lane3), // Templated
			      .reg_vprbs_tx_gen_en_app_route_lane4(reg_vprbs_tx_gen_en_app_route_lane4), // Templated
			      .reg_vprbs_tx_mode_app_route_lane4(reg_vprbs_tx_mode_app_route_lane4[2:0]), // Templated
			      .reg_vprbs_tx_order_app_route_lane4(reg_vprbs_tx_order_app_route_lane4), // Templated
			      .reg_vprbs_tx_pat_reset_app_route_lane4(reg_vprbs_tx_pat_reset_app_route_lane4), // Templated
			      .reg_vprbs_loopback_app_route_lane4(reg_vprbs_loopback_app_route_lane4), // Templated
			      .reg_vprbs_tx_err_inject_en_app_route_lane4(reg_vprbs_tx_err_inject_en_app_route_lane4), // Templated
			      .reg_vprbs_tx_err_inject_intv_num_app_route_lane4(reg_vprbs_tx_err_inject_intv_num_app_route_lane4[7:0]), // Templated
			      .reg_vprbs_tx_err_inject_intv_time_app_route_lane4(reg_vprbs_tx_err_inject_intv_time_app_route_lane4[7:0]), // Templated
			      .reg_vprbs_tx_idi_driver_data_type_app_route_lane4(reg_vprbs_tx_idi_driver_data_type_app_route_lane4[5:0]), // Templated
			      .reg_vprbs_tx_idi_driver_virtual_channel_app_route_lane4(reg_vprbs_tx_idi_driver_virtual_channel_app_route_lane4[3:0]), // Templated
			      .reg_vprbs_tx_idi_driver_word_count_app_route_lane4(reg_vprbs_tx_idi_driver_word_count_app_route_lane4[15:0]), // Templated
			      .reg_vprbs_tx_idi_driver_pkt_interval_app_route_lane4(reg_vprbs_tx_idi_driver_pkt_interval_app_route_lane4[15:0]), // Templated
			      .reg_vprbs_tx_idi_driver_total_interval_app_route_lane4(reg_vprbs_tx_idi_driver_total_interval_app_route_lane4[15:0]), // Templated
			      .reg_vprbs_rx_chk_en_app_route_lane4(reg_vprbs_rx_chk_en_app_route_lane4), // Templated
			      .reg_vprbs_rx_mode_app_route_lane4(reg_vprbs_rx_mode_app_route_lane4[2:0]), // Templated
			      .reg_vprbs_rx_order_app_route_lane4(reg_vprbs_rx_order_app_route_lane4), // Templated
			      .reg_vprbs_rx_load_app_route_lane4(reg_vprbs_rx_load_app_route_lane4), // Templated
			      .reg_vprbs_rx_lock_continue_app_route_lane4(reg_vprbs_rx_lock_continue_app_route_lane4), // Templated
			      .reg_vprbs_rx_locked_match_cnt_app_route_lane4(reg_vprbs_rx_locked_match_cnt_app_route_lane4[3:0]), // Templated
			      .reg_vprbs_rx_uncheck_tolerance_app_route_lane4(reg_vprbs_rx_uncheck_tolerance_app_route_lane4[3:0]), // Templated
			      .reg_vprbs_rx_err_clear_app_route_lane4(reg_vprbs_rx_err_clear_app_route_lane4), // Templated
			      .reg_vprbs_tx_gen_en_app_route_lane5(reg_vprbs_tx_gen_en_app_route_lane5), // Templated
			      .reg_vprbs_tx_mode_app_route_lane5(reg_vprbs_tx_mode_app_route_lane5[2:0]), // Templated
			      .reg_vprbs_tx_order_app_route_lane5(reg_vprbs_tx_order_app_route_lane5), // Templated
			      .reg_vprbs_tx_pat_reset_app_route_lane5(reg_vprbs_tx_pat_reset_app_route_lane5), // Templated
			      .reg_vprbs_loopback_app_route_lane5(reg_vprbs_loopback_app_route_lane5), // Templated
			      .reg_vprbs_tx_err_inject_en_app_route_lane5(reg_vprbs_tx_err_inject_en_app_route_lane5), // Templated
			      .reg_vprbs_tx_err_inject_intv_num_app_route_lane5(reg_vprbs_tx_err_inject_intv_num_app_route_lane5[7:0]), // Templated
			      .reg_vprbs_tx_err_inject_intv_time_app_route_lane5(reg_vprbs_tx_err_inject_intv_time_app_route_lane5[7:0]), // Templated
			      .reg_vprbs_tx_idi_driver_data_type_app_route_lane5(reg_vprbs_tx_idi_driver_data_type_app_route_lane5[5:0]), // Templated
			      .reg_vprbs_tx_idi_driver_virtual_channel_app_route_lane5(reg_vprbs_tx_idi_driver_virtual_channel_app_route_lane5[3:0]), // Templated
			      .reg_vprbs_tx_idi_driver_word_count_app_route_lane5(reg_vprbs_tx_idi_driver_word_count_app_route_lane5[15:0]), // Templated
			      .reg_vprbs_tx_idi_driver_pkt_interval_app_route_lane5(reg_vprbs_tx_idi_driver_pkt_interval_app_route_lane5[15:0]), // Templated
			      .reg_vprbs_tx_idi_driver_total_interval_app_route_lane5(reg_vprbs_tx_idi_driver_total_interval_app_route_lane5[15:0]), // Templated
			      .reg_vprbs_rx_chk_en_app_route_lane5(reg_vprbs_rx_chk_en_app_route_lane5), // Templated
			      .reg_vprbs_rx_mode_app_route_lane5(reg_vprbs_rx_mode_app_route_lane5[2:0]), // Templated
			      .reg_vprbs_rx_order_app_route_lane5(reg_vprbs_rx_order_app_route_lane5), // Templated
			      .reg_vprbs_rx_load_app_route_lane5(reg_vprbs_rx_load_app_route_lane5), // Templated
			      .reg_vprbs_rx_lock_continue_app_route_lane5(reg_vprbs_rx_lock_continue_app_route_lane5), // Templated
			      .reg_vprbs_rx_locked_match_cnt_app_route_lane5(reg_vprbs_rx_locked_match_cnt_app_route_lane5[3:0]), // Templated
			      .reg_vprbs_rx_uncheck_tolerance_app_route_lane5(reg_vprbs_rx_uncheck_tolerance_app_route_lane5[3:0]), // Templated
			      .reg_vprbs_rx_err_clear_app_route_lane5(reg_vprbs_rx_err_clear_app_route_lane5), // Templated
			      .reg_vprbs_tx_gen_en_app_route_lane6(reg_vprbs_tx_gen_en_app_route_lane6), // Templated
			      .reg_vprbs_tx_mode_app_route_lane6(reg_vprbs_tx_mode_app_route_lane6[2:0]), // Templated
			      .reg_vprbs_tx_order_app_route_lane6(reg_vprbs_tx_order_app_route_lane6), // Templated
			      .reg_vprbs_tx_pat_reset_app_route_lane6(reg_vprbs_tx_pat_reset_app_route_lane6), // Templated
			      .reg_vprbs_loopback_app_route_lane6(reg_vprbs_loopback_app_route_lane6), // Templated
			      .reg_vprbs_tx_err_inject_en_app_route_lane6(reg_vprbs_tx_err_inject_en_app_route_lane6), // Templated
			      .reg_vprbs_tx_err_inject_intv_num_app_route_lane6(reg_vprbs_tx_err_inject_intv_num_app_route_lane6[7:0]), // Templated
			      .reg_vprbs_tx_err_inject_intv_time_app_route_lane6(reg_vprbs_tx_err_inject_intv_time_app_route_lane6[7:0]), // Templated
			      .reg_vprbs_tx_idi_driver_data_type_app_route_lane6(reg_vprbs_tx_idi_driver_data_type_app_route_lane6[5:0]), // Templated
			      .reg_vprbs_tx_idi_driver_virtual_channel_app_route_lane6(reg_vprbs_tx_idi_driver_virtual_channel_app_route_lane6[3:0]), // Templated
			      .reg_vprbs_tx_idi_driver_word_count_app_route_lane6(reg_vprbs_tx_idi_driver_word_count_app_route_lane6[15:0]), // Templated
			      .reg_vprbs_tx_idi_driver_pkt_interval_app_route_lane6(reg_vprbs_tx_idi_driver_pkt_interval_app_route_lane6[15:0]), // Templated
			      .reg_vprbs_tx_idi_driver_total_interval_app_route_lane6(reg_vprbs_tx_idi_driver_total_interval_app_route_lane6[15:0]), // Templated
			      .reg_vprbs_rx_chk_en_app_route_lane6(reg_vprbs_rx_chk_en_app_route_lane6), // Templated
			      .reg_vprbs_rx_mode_app_route_lane6(reg_vprbs_rx_mode_app_route_lane6[2:0]), // Templated
			      .reg_vprbs_rx_order_app_route_lane6(reg_vprbs_rx_order_app_route_lane6), // Templated
			      .reg_vprbs_rx_load_app_route_lane6(reg_vprbs_rx_load_app_route_lane6), // Templated
			      .reg_vprbs_rx_lock_continue_app_route_lane6(reg_vprbs_rx_lock_continue_app_route_lane6), // Templated
			      .reg_vprbs_rx_locked_match_cnt_app_route_lane6(reg_vprbs_rx_locked_match_cnt_app_route_lane6[3:0]), // Templated
			      .reg_vprbs_rx_uncheck_tolerance_app_route_lane6(reg_vprbs_rx_uncheck_tolerance_app_route_lane6[3:0]), // Templated
			      .reg_vprbs_rx_err_clear_app_route_lane6(reg_vprbs_rx_err_clear_app_route_lane6), // Templated
			      .reg_vprbs_tx_gen_en_app_route_lane7(reg_vprbs_tx_gen_en_app_route_lane7), // Templated
			      .reg_vprbs_tx_mode_app_route_lane7(reg_vprbs_tx_mode_app_route_lane7[2:0]), // Templated
			      .reg_vprbs_tx_order_app_route_lane7(reg_vprbs_tx_order_app_route_lane7), // Templated
			      .reg_vprbs_tx_pat_reset_app_route_lane7(reg_vprbs_tx_pat_reset_app_route_lane7), // Templated
			      .reg_vprbs_loopback_app_route_lane7(reg_vprbs_loopback_app_route_lane7), // Templated
			      .reg_vprbs_tx_err_inject_en_app_route_lane7(reg_vprbs_tx_err_inject_en_app_route_lane7), // Templated
			      .reg_vprbs_tx_err_inject_intv_num_app_route_lane7(reg_vprbs_tx_err_inject_intv_num_app_route_lane7[7:0]), // Templated
			      .reg_vprbs_tx_err_inject_intv_time_app_route_lane7(reg_vprbs_tx_err_inject_intv_time_app_route_lane7[7:0]), // Templated
			      .reg_vprbs_tx_idi_driver_data_type_app_route_lane7(reg_vprbs_tx_idi_driver_data_type_app_route_lane7[5:0]), // Templated
			      .reg_vprbs_tx_idi_driver_virtual_channel_app_route_lane7(reg_vprbs_tx_idi_driver_virtual_channel_app_route_lane7[3:0]), // Templated
			      .reg_vprbs_tx_idi_driver_word_count_app_route_lane7(reg_vprbs_tx_idi_driver_word_count_app_route_lane7[15:0]), // Templated
			      .reg_vprbs_tx_idi_driver_pkt_interval_app_route_lane7(reg_vprbs_tx_idi_driver_pkt_interval_app_route_lane7[15:0]), // Templated
			      .reg_vprbs_tx_idi_driver_total_interval_app_route_lane7(reg_vprbs_tx_idi_driver_total_interval_app_route_lane7[15:0]), // Templated
			      .reg_vprbs_rx_chk_en_app_route_lane7(reg_vprbs_rx_chk_en_app_route_lane7), // Templated
			      .reg_vprbs_rx_mode_app_route_lane7(reg_vprbs_rx_mode_app_route_lane7[2:0]), // Templated
			      .reg_vprbs_rx_order_app_route_lane7(reg_vprbs_rx_order_app_route_lane7), // Templated
			      .reg_vprbs_rx_load_app_route_lane7(reg_vprbs_rx_load_app_route_lane7), // Templated
			      .reg_vprbs_rx_lock_continue_app_route_lane7(reg_vprbs_rx_lock_continue_app_route_lane7), // Templated
			      .reg_vprbs_rx_locked_match_cnt_app_route_lane7(reg_vprbs_rx_locked_match_cnt_app_route_lane7[3:0]), // Templated
			      .reg_vprbs_rx_uncheck_tolerance_app_route_lane7(reg_vprbs_rx_uncheck_tolerance_app_route_lane7[3:0]), // Templated
			      .reg_vprbs_rx_err_clear_app_route_lane7(reg_vprbs_rx_err_clear_app_route_lane7), // Templated
			      .sch0_aggre_mode	(sch0_aggre_mode[1:0]), // Templated
			      .sch0_pipe3_concat_en(sch0_pipe3_concat_en), // Templated
			      .sch0_pipe2_concat_en(sch0_pipe2_concat_en), // Templated
			      .sch0_pipe1_concat_en(sch0_pipe1_concat_en), // Templated
			      .sch0_pipe0_concat_en(sch0_pipe0_concat_en), // Templated
			      .sch1_aggre_mode	(sch1_aggre_mode[1:0]), // Templated
			      .sch1_pipe3_concat_en(sch1_pipe3_concat_en), // Templated
			      .sch1_pipe2_concat_en(sch1_pipe2_concat_en), // Templated
			      .sch1_pipe1_concat_en(sch1_pipe1_concat_en), // Templated
			      .sch1_pipe0_concat_en(sch1_pipe0_concat_en), // Templated
			      .sch2_aggre_mode	(sch2_aggre_mode[1:0]), // Templated
			      .sch2_pipe3_concat_en(sch2_pipe3_concat_en), // Templated
			      .sch2_pipe2_concat_en(sch2_pipe2_concat_en), // Templated
			      .sch2_pipe1_concat_en(sch2_pipe1_concat_en), // Templated
			      .sch2_pipe0_concat_en(sch2_pipe0_concat_en), // Templated
			      .sch3_aggre_mode	(sch3_aggre_mode[1:0]), // Templated
			      .sch3_pipe3_concat_en(sch3_pipe3_concat_en), // Templated
			      .sch3_pipe2_concat_en(sch3_pipe2_concat_en), // Templated
			      .sch3_pipe1_concat_en(sch3_pipe1_concat_en), // Templated
			      .sch3_pipe0_concat_en(sch3_pipe0_concat_en), // Templated
			      .reg_sch0_frame_sync_auto_change_pipe_wr_mode(reg_sch0_frame_sync_auto_change_pipe_wr_mode), // Templated
			      .reg_sch1_frame_sync_auto_change_pipe_wr_mode(reg_sch1_frame_sync_auto_change_pipe_wr_mode), // Templated
			      .reg_sch2_frame_sync_auto_change_pipe_wr_mode(reg_sch2_frame_sync_auto_change_pipe_wr_mode), // Templated
			      .reg_sch3_frame_sync_auto_change_pipe_wr_mode(reg_sch3_frame_sync_auto_change_pipe_wr_mode)); // Templated

assign    to_clkgen_fifo_wrclk_sel0    =    reg_pipe0_stream_sel;
assign    to_clkgen_fifo_wrclk_sel1    =    reg_pipe1_stream_sel;
assign    to_clkgen_fifo_wrclk_sel2    =    reg_pipe2_stream_sel;
assign    to_clkgen_fifo_wrclk_sel3    =    reg_pipe3_stream_sel;
assign    to_clkgen_fifo_wrclk_sel4    =    reg_pipe4_stream_sel;
assign    to_clkgen_fifo_wrclk_sel5    =    reg_pipe5_stream_sel;
assign    to_clkgen_fifo_wrclk_sel6    =    reg_pipe6_stream_sel;
assign    to_clkgen_fifo_wrclk_sel7    =    reg_pipe7_stream_sel;

assign    to_clkgen_fifo_rdclk_sel0    =    2'd1;
assign    to_clkgen_fifo_rdclk_sel1    =    2'd1;
assign    to_clkgen_fifo_rdclk_sel2    =    2'd1;
assign    to_clkgen_fifo_rdclk_sel3    =    2'd1;
assign    to_clkgen_fifo_rdclk_sel4    =    2'd1;
assign    to_clkgen_fifo_rdclk_sel5    =    2'd1;
assign    to_clkgen_fifo_rdclk_sel6    =    2'd1;
assign    to_clkgen_fifo_rdclk_sel7    =    2'd1;

assign    mep0_virtual_channel_4b = {mep0_virtual_channel_x,mep0_virtual_channel};
assign    mep1_virtual_channel_4b = {mep1_virtual_channel_x,mep1_virtual_channel};
assign    mep2_virtual_channel_4b = {mep2_virtual_channel_x,mep2_virtual_channel};
assign    mep3_virtual_channel_4b = {mep3_virtual_channel_x,mep3_virtual_channel};

/*  as6d_app_idi_validity_check  AUTO_TEMPLATE (
    .in_mep\(.*\)_virtual_channel(mep\1_virtual_channel_4b[]),
    .in_mep\(.*\)   (mep\1[]),
    .out_mep\(.*\)  (validity2gencrc\1[]),
)*/;
as6d_app_idi_validity_check u_as6d_app_idi_validity_check(/*AUTOINST*/
							  // Outputs
							  .out_mep0_byte_en	(validity2gencrc0_byte_en[2:0]), // Templated
							  .out_mep0_csi_data	(validity2gencrc0_csi_data[63:0]), // Templated
							  .out_mep0_data_en	(validity2gencrc0_data_en), // Templated
							  .out_mep0_data_type	(validity2gencrc0_data_type[5:0]), // Templated
							  .out_mep0_header_en	(validity2gencrc0_header_en), // Templated
							  .out_mep0_tunnel_mode_en(validity2gencrc0_tunnel_mode_en), // Templated
							  .out_mep0_virtual_channel(validity2gencrc0_virtual_channel[3:0]), // Templated
							  .out_mep0_word_count	(validity2gencrc0_word_count[15:0]), // Templated
							  .out_mep1_byte_en	(validity2gencrc1_byte_en[2:0]), // Templated
							  .out_mep1_csi_data	(validity2gencrc1_csi_data[63:0]), // Templated
							  .out_mep1_data_en	(validity2gencrc1_data_en), // Templated
							  .out_mep1_data_type	(validity2gencrc1_data_type[5:0]), // Templated
							  .out_mep1_header_en	(validity2gencrc1_header_en), // Templated
							  .out_mep1_tunnel_mode_en(validity2gencrc1_tunnel_mode_en), // Templated
							  .out_mep1_virtual_channel(validity2gencrc1_virtual_channel[3:0]), // Templated
							  .out_mep1_word_count	(validity2gencrc1_word_count[15:0]), // Templated
							  .out_mep2_byte_en	(validity2gencrc2_byte_en[2:0]), // Templated
							  .out_mep2_csi_data	(validity2gencrc2_csi_data[63:0]), // Templated
							  .out_mep2_data_en	(validity2gencrc2_data_en), // Templated
							  .out_mep2_data_type	(validity2gencrc2_data_type[5:0]), // Templated
							  .out_mep2_header_en	(validity2gencrc2_header_en), // Templated
							  .out_mep2_tunnel_mode_en(validity2gencrc2_tunnel_mode_en), // Templated
							  .out_mep2_virtual_channel(validity2gencrc2_virtual_channel[3:0]), // Templated
							  .out_mep2_word_count	(validity2gencrc2_word_count[15:0]), // Templated
							  .out_mep3_byte_en	(validity2gencrc3_byte_en[2:0]), // Templated
							  .out_mep3_csi_data	(validity2gencrc3_csi_data[63:0]), // Templated
							  .out_mep3_data_en	(validity2gencrc3_data_en), // Templated
							  .out_mep3_data_type	(validity2gencrc3_data_type[5:0]), // Templated
							  .out_mep3_header_en	(validity2gencrc3_header_en), // Templated
							  .out_mep3_tunnel_mode_en(validity2gencrc3_tunnel_mode_en), // Templated
							  .out_mep3_virtual_channel(validity2gencrc3_virtual_channel[3:0]), // Templated
							  .out_mep3_word_count	(validity2gencrc3_word_count[15:0]), // Templated
							  // Inputs
							  .in_mep0_byte_en	(mep0_byte_en[2:0]), // Templated
							  .in_mep0_csi_data	(mep0_csi_data[63:0]), // Templated
							  .in_mep0_data_en	(mep0_data_en),	 // Templated
							  .in_mep0_data_type	(mep0_data_type[5:0]), // Templated
							  .in_mep0_header_en	(mep0_header_en), // Templated
							  .in_mep0_tunnel_mode_en(mep0_tunnel_mode_en), // Templated
							  .in_mep0_virtual_channel(mep0_virtual_channel_4b[3:0]), // Templated
							  .in_mep0_word_count	(mep0_word_count[15:0]), // Templated
							  .in_mep1_byte_en	(mep1_byte_en[2:0]), // Templated
							  .in_mep1_csi_data	(mep1_csi_data[63:0]), // Templated
							  .in_mep1_data_en	(mep1_data_en),	 // Templated
							  .in_mep1_data_type	(mep1_data_type[5:0]), // Templated
							  .in_mep1_header_en	(mep1_header_en), // Templated
							  .in_mep1_tunnel_mode_en(mep1_tunnel_mode_en), // Templated
							  .in_mep1_virtual_channel(mep1_virtual_channel_4b[3:0]), // Templated
							  .in_mep1_word_count	(mep1_word_count[15:0]), // Templated
							  .in_mep2_byte_en	(mep2_byte_en[2:0]), // Templated
							  .in_mep2_csi_data	(mep2_csi_data[63:0]), // Templated
							  .in_mep2_data_en	(mep2_data_en),	 // Templated
							  .in_mep2_data_type	(mep2_data_type[5:0]), // Templated
							  .in_mep2_header_en	(mep2_header_en), // Templated
							  .in_mep2_tunnel_mode_en(mep2_tunnel_mode_en), // Templated
							  .in_mep2_virtual_channel(mep2_virtual_channel_4b[3:0]), // Templated
							  .in_mep2_word_count	(mep2_word_count[15:0]), // Templated
							  .in_mep3_byte_en	(mep3_byte_en[2:0]), // Templated
							  .in_mep3_csi_data	(mep3_csi_data[63:0]), // Templated
							  .in_mep3_data_en	(mep3_data_en),	 // Templated
							  .in_mep3_data_type	(mep3_data_type[5:0]), // Templated
							  .in_mep3_header_en	(mep3_header_en), // Templated
							  .in_mep3_tunnel_mode_en(mep3_tunnel_mode_en), // Templated
							  .in_mep3_virtual_channel(mep3_virtual_channel_4b[3:0]), // Templated
							  .in_mep3_word_count	(mep3_word_count[15:0]), // Templated
							  .mep_clk0		(mep_clk0),
							  .mep_clk1		(mep_clk1),
							  .mep_clk2		(mep_clk2),
							  .mep_clk3		(mep_clk3),
							  .mep_clk_rst_n0	(mep_clk_rst_n0),
							  .mep_clk_rst_n1	(mep_clk_rst_n1),
							  .mep_clk_rst_n2	(mep_clk_rst_n2),
							  .mep_clk_rst_n3	(mep_clk_rst_n3));


/*  as6d_app_crc_gen  AUTO_TEMPLATE (
    .in_mep\(.*\)   (validity2gencrc\1[]),
    .out_mep\(.*\)  (gencrc2pktfilter\1[]),
)*/;
as6d_app_crc_gen u_as6d_app_crc_gen(
                    /*AUTOINST*/
				    // Outputs
				    .out_mep0_byte_en	(gencrc2pktfilter0_byte_en[2:0]), // Templated
				    .out_mep0_csi_data	(gencrc2pktfilter0_csi_data[63:0]), // Templated
				    .out_mep0_data_en	(gencrc2pktfilter0_data_en), // Templated
				    .out_mep0_data_type	(gencrc2pktfilter0_data_type[5:0]), // Templated
				    .out_mep0_header_en	(gencrc2pktfilter0_header_en), // Templated
				    .out_mep0_pkt_crc	(gencrc2pktfilter0_pkt_crc[31:0]), // Templated
				    .out_mep0_pkt_crc_en(gencrc2pktfilter0_pkt_crc_en), // Templated
				    .out_mep0_tunnel_mode_en(gencrc2pktfilter0_tunnel_mode_en), // Templated
				    .out_mep0_virtual_channel(gencrc2pktfilter0_virtual_channel[3:0]), // Templated
				    .out_mep0_word_count(gencrc2pktfilter0_word_count[15:0]), // Templated
				    .out_mep1_byte_en	(gencrc2pktfilter1_byte_en[2:0]), // Templated
				    .out_mep1_csi_data	(gencrc2pktfilter1_csi_data[63:0]), // Templated
				    .out_mep1_data_en	(gencrc2pktfilter1_data_en), // Templated
				    .out_mep1_data_type	(gencrc2pktfilter1_data_type[5:0]), // Templated
				    .out_mep1_header_en	(gencrc2pktfilter1_header_en), // Templated
				    .out_mep1_pkt_crc	(gencrc2pktfilter1_pkt_crc[31:0]), // Templated
				    .out_mep1_pkt_crc_en(gencrc2pktfilter1_pkt_crc_en), // Templated
				    .out_mep1_tunnel_mode_en(gencrc2pktfilter1_tunnel_mode_en), // Templated
				    .out_mep1_virtual_channel(gencrc2pktfilter1_virtual_channel[3:0]), // Templated
				    .out_mep1_word_count(gencrc2pktfilter1_word_count[15:0]), // Templated
				    .out_mep2_byte_en	(gencrc2pktfilter2_byte_en[2:0]), // Templated
				    .out_mep2_csi_data	(gencrc2pktfilter2_csi_data[63:0]), // Templated
				    .out_mep2_data_en	(gencrc2pktfilter2_data_en), // Templated
				    .out_mep2_data_type	(gencrc2pktfilter2_data_type[5:0]), // Templated
				    .out_mep2_header_en	(gencrc2pktfilter2_header_en), // Templated
				    .out_mep2_pkt_crc	(gencrc2pktfilter2_pkt_crc[31:0]), // Templated
				    .out_mep2_pkt_crc_en(gencrc2pktfilter2_pkt_crc_en), // Templated
				    .out_mep2_tunnel_mode_en(gencrc2pktfilter2_tunnel_mode_en), // Templated
				    .out_mep2_virtual_channel(gencrc2pktfilter2_virtual_channel[3:0]), // Templated
				    .out_mep2_word_count(gencrc2pktfilter2_word_count[15:0]), // Templated
				    .out_mep3_byte_en	(gencrc2pktfilter3_byte_en[2:0]), // Templated
				    .out_mep3_csi_data	(gencrc2pktfilter3_csi_data[63:0]), // Templated
				    .out_mep3_data_en	(gencrc2pktfilter3_data_en), // Templated
				    .out_mep3_data_type	(gencrc2pktfilter3_data_type[5:0]), // Templated
				    .out_mep3_header_en	(gencrc2pktfilter3_header_en), // Templated
				    .out_mep3_pkt_crc	(gencrc2pktfilter3_pkt_crc[31:0]), // Templated
				    .out_mep3_pkt_crc_en(gencrc2pktfilter3_pkt_crc_en), // Templated
				    .out_mep3_tunnel_mode_en(gencrc2pktfilter3_tunnel_mode_en), // Templated
				    .out_mep3_virtual_channel(gencrc2pktfilter3_virtual_channel[3:0]), // Templated
				    .out_mep3_word_count(gencrc2pktfilter3_word_count[15:0]), // Templated
				    // Inputs
				    .in_mep0_byte_en	(validity2gencrc0_byte_en[2:0]), // Templated
				    .in_mep0_csi_data	(validity2gencrc0_csi_data[63:0]), // Templated
				    .in_mep0_data_en	(validity2gencrc0_data_en), // Templated
				    .in_mep0_data_type	(validity2gencrc0_data_type[5:0]), // Templated
				    .in_mep0_header_en	(validity2gencrc0_header_en), // Templated
				    .in_mep0_tunnel_mode_en(validity2gencrc0_tunnel_mode_en), // Templated
				    .in_mep0_virtual_channel(validity2gencrc0_virtual_channel[3:0]), // Templated
				    .in_mep0_word_count	(validity2gencrc0_word_count[15:0]), // Templated
				    .in_mep1_byte_en	(validity2gencrc1_byte_en[2:0]), // Templated
				    .in_mep1_csi_data	(validity2gencrc1_csi_data[63:0]), // Templated
				    .in_mep1_data_en	(validity2gencrc1_data_en), // Templated
				    .in_mep1_data_type	(validity2gencrc1_data_type[5:0]), // Templated
				    .in_mep1_header_en	(validity2gencrc1_header_en), // Templated
				    .in_mep1_tunnel_mode_en(validity2gencrc1_tunnel_mode_en), // Templated
				    .in_mep1_virtual_channel(validity2gencrc1_virtual_channel[3:0]), // Templated
				    .in_mep1_word_count	(validity2gencrc1_word_count[15:0]), // Templated
				    .in_mep2_byte_en	(validity2gencrc2_byte_en[2:0]), // Templated
				    .in_mep2_csi_data	(validity2gencrc2_csi_data[63:0]), // Templated
				    .in_mep2_data_en	(validity2gencrc2_data_en), // Templated
				    .in_mep2_data_type	(validity2gencrc2_data_type[5:0]), // Templated
				    .in_mep2_header_en	(validity2gencrc2_header_en), // Templated
				    .in_mep2_tunnel_mode_en(validity2gencrc2_tunnel_mode_en), // Templated
				    .in_mep2_virtual_channel(validity2gencrc2_virtual_channel[3:0]), // Templated
				    .in_mep2_word_count	(validity2gencrc2_word_count[15:0]), // Templated
				    .in_mep3_byte_en	(validity2gencrc3_byte_en[2:0]), // Templated
				    .in_mep3_csi_data	(validity2gencrc3_csi_data[63:0]), // Templated
				    .in_mep3_data_en	(validity2gencrc3_data_en), // Templated
				    .in_mep3_data_type	(validity2gencrc3_data_type[5:0]), // Templated
				    .in_mep3_header_en	(validity2gencrc3_header_en), // Templated
				    .in_mep3_tunnel_mode_en(validity2gencrc3_tunnel_mode_en), // Templated
				    .in_mep3_virtual_channel(validity2gencrc3_virtual_channel[3:0]), // Templated
				    .in_mep3_word_count	(validity2gencrc3_word_count[15:0]), // Templated
				    .mep_clk0		(mep_clk0),
				    .mep_clk1		(mep_clk1),
				    .mep_clk2		(mep_clk2),
				    .mep_clk3		(mep_clk3),
				    .mep_clk_rst_n0	(mep_clk_rst_n0),
				    .mep_clk_rst_n1	(mep_clk_rst_n1),
				    .mep_clk_rst_n2	(mep_clk_rst_n2),
				    .mep_clk_rst_n3	(mep_clk_rst_n3),
				    .reg_app_pkt_crc_gen_dis(reg_app_pkt_crc_gen_dis));

/*  as6d_app_pkt_filter  AUTO_TEMPLATE (
    .in_mep\([0-3]\)_virtual_channel(gencrc2pktfilter\1_virtual_channel[]),
    .in_mep\(.*\)   (gencrc2pktfilter\1[]),
    .out_mep\(.*\)  (pkt_filter_out_mep\1[]),
    .mep_clk\(.*\)   (mep_clk\1),
    .mep_clk_rst_n\(.*\)   (mep_clk_rst_n\1),
)*/

as6d_app_pkt_filter u_as6d_app_pkt_filter(
                        /*AUTOINST*/
					  // Outputs
					  .out_mep0_byte_en	(pkt_filter_out_mep0_byte_en[2:0]), // Templated
					  .out_mep0_csi_data	(pkt_filter_out_mep0_csi_data[63:0]), // Templated
					  .out_mep0_data_en	(pkt_filter_out_mep0_data_en), // Templated
					  .out_mep0_data_type	(pkt_filter_out_mep0_data_type[5:0]), // Templated
					  .out_mep0_header_en	(pkt_filter_out_mep0_header_en), // Templated
					  .out_mep0_tunnel_mode_en(pkt_filter_out_mep0_tunnel_mode_en), // Templated
					  .out_mep0_virtual_channel(pkt_filter_out_mep0_virtual_channel[3:0]), // Templated
					  .out_mep0_word_count	(pkt_filter_out_mep0_word_count[15:0]), // Templated
					  .out_mep0_pkt_crc_en	(pkt_filter_out_mep0_pkt_crc_en), // Templated
					  .out_mep0_pkt_crc	(pkt_filter_out_mep0_pkt_crc[31:0]), // Templated
					  .out_mep1_byte_en	(pkt_filter_out_mep1_byte_en[2:0]), // Templated
					  .out_mep1_csi_data	(pkt_filter_out_mep1_csi_data[63:0]), // Templated
					  .out_mep1_data_en	(pkt_filter_out_mep1_data_en), // Templated
					  .out_mep1_data_type	(pkt_filter_out_mep1_data_type[5:0]), // Templated
					  .out_mep1_header_en	(pkt_filter_out_mep1_header_en), // Templated
					  .out_mep1_tunnel_mode_en(pkt_filter_out_mep1_tunnel_mode_en), // Templated
					  .out_mep1_virtual_channel(pkt_filter_out_mep1_virtual_channel[3:0]), // Templated
					  .out_mep1_word_count	(pkt_filter_out_mep1_word_count[15:0]), // Templated
					  .out_mep1_pkt_crc_en	(pkt_filter_out_mep1_pkt_crc_en), // Templated
					  .out_mep1_pkt_crc	(pkt_filter_out_mep1_pkt_crc[31:0]), // Templated
					  .out_mep2_byte_en	(pkt_filter_out_mep2_byte_en[2:0]), // Templated
					  .out_mep2_csi_data	(pkt_filter_out_mep2_csi_data[63:0]), // Templated
					  .out_mep2_data_en	(pkt_filter_out_mep2_data_en), // Templated
					  .out_mep2_data_type	(pkt_filter_out_mep2_data_type[5:0]), // Templated
					  .out_mep2_header_en	(pkt_filter_out_mep2_header_en), // Templated
					  .out_mep2_tunnel_mode_en(pkt_filter_out_mep2_tunnel_mode_en), // Templated
					  .out_mep2_virtual_channel(pkt_filter_out_mep2_virtual_channel[3:0]), // Templated
					  .out_mep2_word_count	(pkt_filter_out_mep2_word_count[15:0]), // Templated
					  .out_mep2_pkt_crc_en	(pkt_filter_out_mep2_pkt_crc_en), // Templated
					  .out_mep2_pkt_crc	(pkt_filter_out_mep2_pkt_crc[31:0]), // Templated
					  .out_mep3_byte_en	(pkt_filter_out_mep3_byte_en[2:0]), // Templated
					  .out_mep3_csi_data	(pkt_filter_out_mep3_csi_data[63:0]), // Templated
					  .out_mep3_data_en	(pkt_filter_out_mep3_data_en), // Templated
					  .out_mep3_data_type	(pkt_filter_out_mep3_data_type[5:0]), // Templated
					  .out_mep3_header_en	(pkt_filter_out_mep3_header_en), // Templated
					  .out_mep3_tunnel_mode_en(pkt_filter_out_mep3_tunnel_mode_en), // Templated
					  .out_mep3_virtual_channel(pkt_filter_out_mep3_virtual_channel[3:0]), // Templated
					  .out_mep3_word_count	(pkt_filter_out_mep3_word_count[15:0]), // Templated
					  .out_mep3_pkt_crc_en	(pkt_filter_out_mep3_pkt_crc_en), // Templated
					  .out_mep3_pkt_crc	(pkt_filter_out_mep3_pkt_crc[31:0]), // Templated
					  // Inputs
					  .in_mep0_byte_en	(gencrc2pktfilter0_byte_en[2:0]), // Templated
					  .in_mep0_csi_data	(gencrc2pktfilter0_csi_data[63:0]), // Templated
					  .in_mep0_data_en	(gencrc2pktfilter0_data_en), // Templated
					  .in_mep0_data_type	(gencrc2pktfilter0_data_type[5:0]), // Templated
					  .in_mep0_header_en	(gencrc2pktfilter0_header_en), // Templated
					  .in_mep0_pkt_crc	(gencrc2pktfilter0_pkt_crc[31:0]), // Templated
					  .in_mep0_pkt_crc_en	(gencrc2pktfilter0_pkt_crc_en), // Templated
					  .in_mep0_virtual_channel(gencrc2pktfilter0_virtual_channel[3:0]), // Templated
					  .in_mep0_word_count	(gencrc2pktfilter0_word_count[15:0]), // Templated
					  .in_mep1_byte_en	(gencrc2pktfilter1_byte_en[2:0]), // Templated
					  .in_mep1_csi_data	(gencrc2pktfilter1_csi_data[63:0]), // Templated
					  .in_mep1_data_en	(gencrc2pktfilter1_data_en), // Templated
					  .in_mep1_data_type	(gencrc2pktfilter1_data_type[5:0]), // Templated
					  .in_mep1_header_en	(gencrc2pktfilter1_header_en), // Templated
					  .in_mep1_pkt_crc	(gencrc2pktfilter1_pkt_crc[31:0]), // Templated
					  .in_mep1_pkt_crc_en	(gencrc2pktfilter1_pkt_crc_en), // Templated
					  .in_mep1_virtual_channel(gencrc2pktfilter1_virtual_channel[3:0]), // Templated
					  .in_mep1_word_count	(gencrc2pktfilter1_word_count[15:0]), // Templated
					  .in_mep2_byte_en	(gencrc2pktfilter2_byte_en[2:0]), // Templated
					  .in_mep2_csi_data	(gencrc2pktfilter2_csi_data[63:0]), // Templated
					  .in_mep2_data_en	(gencrc2pktfilter2_data_en), // Templated
					  .in_mep2_data_type	(gencrc2pktfilter2_data_type[5:0]), // Templated
					  .in_mep2_header_en	(gencrc2pktfilter2_header_en), // Templated
					  .in_mep2_pkt_crc	(gencrc2pktfilter2_pkt_crc[31:0]), // Templated
					  .in_mep2_pkt_crc_en	(gencrc2pktfilter2_pkt_crc_en), // Templated
					  .in_mep2_virtual_channel(gencrc2pktfilter2_virtual_channel[3:0]), // Templated
					  .in_mep2_word_count	(gencrc2pktfilter2_word_count[15:0]), // Templated
					  .in_mep3_byte_en	(gencrc2pktfilter3_byte_en[2:0]), // Templated
					  .in_mep3_csi_data	(gencrc2pktfilter3_csi_data[63:0]), // Templated
					  .in_mep3_data_en	(gencrc2pktfilter3_data_en), // Templated
					  .in_mep3_data_type	(gencrc2pktfilter3_data_type[5:0]), // Templated
					  .in_mep3_header_en	(gencrc2pktfilter3_header_en), // Templated
					  .in_mep3_pkt_crc	(gencrc2pktfilter3_pkt_crc[31:0]), // Templated
					  .in_mep3_pkt_crc_en	(gencrc2pktfilter3_pkt_crc_en), // Templated
					  .in_mep3_virtual_channel(gencrc2pktfilter3_virtual_channel[3:0]), // Templated
					  .in_mep3_word_count	(gencrc2pktfilter3_word_count[15:0]), // Templated
					  .mep_clk0		(mep_clk0),	 // Templated
					  .mep_clk1		(mep_clk1),	 // Templated
					  .mep_clk2		(mep_clk2),	 // Templated
					  .mep_clk3		(mep_clk3),	 // Templated
					  .mep_clk_rst_n0	(mep_clk_rst_n0), // Templated
					  .mep_clk_rst_n1	(mep_clk_rst_n1), // Templated
					  .mep_clk_rst_n2	(mep_clk_rst_n2), // Templated
					  .mep_clk_rst_n3	(mep_clk_rst_n3), // Templated
					  .reg_mem_dt1_selz_mep0(reg_mem_dt1_selz_mep0[6:0]),
					  .reg_mem_dt1_selz_mep1(reg_mem_dt1_selz_mep1[6:0]),
					  .reg_mem_dt1_selz_mep2(reg_mem_dt1_selz_mep2[6:0]),
					  .reg_mem_dt1_selz_mep3(reg_mem_dt1_selz_mep3[6:0]),
					  .reg_mem_dt2_selz_mep0(reg_mem_dt2_selz_mep0[6:0]),
					  .reg_mem_dt2_selz_mep1(reg_mem_dt2_selz_mep1[6:0]),
					  .reg_mem_dt2_selz_mep2(reg_mem_dt2_selz_mep2[6:0]),
					  .reg_mem_dt2_selz_mep3(reg_mem_dt2_selz_mep3[6:0]),
					  .reg_mem_dt3_selz_en_mep0(reg_mem_dt3_selz_en_mep0),
					  .reg_mem_dt3_selz_en_mep1(reg_mem_dt3_selz_en_mep1),
					  .reg_mem_dt3_selz_en_mep2(reg_mem_dt3_selz_en_mep2),
					  .reg_mem_dt3_selz_en_mep3(reg_mem_dt3_selz_en_mep3),
					  .reg_mem_dt3_selz_mep0(reg_mem_dt3_selz_mep0[7:0]),
					  .reg_mem_dt3_selz_mep1(reg_mem_dt3_selz_mep1[7:0]),
					  .reg_mem_dt3_selz_mep2(reg_mem_dt3_selz_mep2[7:0]),
					  .reg_mem_dt3_selz_mep3(reg_mem_dt3_selz_mep3[7:0]),
					  .reg_mem_dt4_selz_en_mep0(reg_mem_dt4_selz_en_mep0),
					  .reg_mem_dt4_selz_en_mep1(reg_mem_dt4_selz_en_mep1),
					  .reg_mem_dt4_selz_en_mep2(reg_mem_dt4_selz_en_mep2),
					  .reg_mem_dt4_selz_en_mep3(reg_mem_dt4_selz_en_mep3),
					  .reg_mem_dt4_selz_mep0(reg_mem_dt4_selz_mep0[7:0]),
					  .reg_mem_dt4_selz_mep1(reg_mem_dt4_selz_mep1[7:0]),
					  .reg_mem_dt4_selz_mep2(reg_mem_dt4_selz_mep2[7:0]),
					  .reg_mem_dt4_selz_mep3(reg_mem_dt4_selz_mep3[7:0]),
					  .reg_mem_dt7_selz_mep0(reg_mem_dt7_selz_mep0[6:0]),
					  .reg_mem_dt7_selz_mep1(reg_mem_dt7_selz_mep1[6:0]),
					  .reg_mem_dt7_selz_mep2(reg_mem_dt7_selz_mep2[6:0]),
					  .reg_mem_dt7_selz_mep3(reg_mem_dt7_selz_mep3[6:0]),
					  .reg_mem_dt8_selz_mep0(reg_mem_dt8_selz_mep0[6:0]),
					  .reg_mem_dt8_selz_mep1(reg_mem_dt8_selz_mep1[6:0]),
					  .reg_mem_dt8_selz_mep2(reg_mem_dt8_selz_mep2[6:0]),
					  .reg_mem_dt8_selz_mep3(reg_mem_dt8_selz_mep3[6:0]),
					  .reg_mep0_tdi_en	(reg_mep0_tdi_en),
					  .reg_mep0_tdi_en_force(reg_mep0_tdi_en_force),
					  .reg_mep1_tdi_en	(reg_mep1_tdi_en),
					  .reg_mep1_tdi_en_force(reg_mep1_tdi_en_force),
					  .reg_mep2_tdi_en	(reg_mep2_tdi_en),
					  .reg_mep2_tdi_en_force(reg_mep2_tdi_en_force),
					  .reg_mep3_tdi_en	(reg_mep3_tdi_en),
					  .reg_mep3_tdi_en_force(reg_mep3_tdi_en_force),
					  .reg_vc_selz_h_mep0	(reg_vc_selz_h_mep0[7:0]),
					  .reg_vc_selz_h_mep1	(reg_vc_selz_h_mep1[7:0]),
					  .reg_vc_selz_h_mep2	(reg_vc_selz_h_mep2[7:0]),
					  .reg_vc_selz_h_mep3	(reg_vc_selz_h_mep3[7:0]),
					  .reg_vc_selz_l_mep0	(reg_vc_selz_l_mep0[7:0]),
					  .reg_vc_selz_l_mep1	(reg_vc_selz_l_mep1[7:0]),
					  .reg_vc_selz_l_mep2	(reg_vc_selz_l_mep2[7:0]),
					  .reg_vc_selz_l_mep3	(reg_vc_selz_l_mep3[7:0]),
					  .in_mep0_tunnel_mode_en(gencrc2pktfilter0_tunnel_mode_en), // Templated
					  .in_mep1_tunnel_mode_en(gencrc2pktfilter1_tunnel_mode_en), // Templated
					  .in_mep2_tunnel_mode_en(gencrc2pktfilter2_tunnel_mode_en), // Templated
					  .in_mep3_tunnel_mode_en(gencrc2pktfilter3_tunnel_mode_en)); // Templated

/* as6d_app_pipe_route    AUTO_TEMPLATE(
        .mep\(.*\)_virtual_channel_x(pkt_filter_out_mep\1_virtual_channel[3:2]),
        .mep\(.*\)_bytes_en(pkt_filter_out_mep\1_byte_en[]),
        .mep\(.*\)        (pkt_filter_out_mep\1[]),
        .pipe\(.*\)_bytes_en    (pipe\1_byte_en[]),
        .reg_vprbs\(.*\)lane\(.*\) (reg_vprbs\1lane\2_sync[]),
        .\(.*\)                    (\1[]),
   );*/
as6d_app_pipe_route    u_as6d_app_pipe_route(/*AUTOINST*/
					     // Outputs
					     .pipe0_pkt_crc	(pipe0_pkt_crc[31:0]), // Templated
					     .pipe0_pkt_crc_en	(pipe0_pkt_crc_en), // Templated
					     .pipe1_pkt_crc	(pipe1_pkt_crc[31:0]), // Templated
					     .pipe1_pkt_crc_en	(pipe1_pkt_crc_en), // Templated
					     .pipe2_pkt_crc	(pipe2_pkt_crc[31:0]), // Templated
					     .pipe2_pkt_crc_en	(pipe2_pkt_crc_en), // Templated
					     .pipe3_pkt_crc	(pipe3_pkt_crc[31:0]), // Templated
					     .pipe3_pkt_crc_en	(pipe3_pkt_crc_en), // Templated
					     .pipe4_pkt_crc	(pipe4_pkt_crc[31:0]), // Templated
					     .pipe4_pkt_crc_en	(pipe4_pkt_crc_en), // Templated
					     .pipe5_pkt_crc	(pipe5_pkt_crc[31:0]), // Templated
					     .pipe5_pkt_crc_en	(pipe5_pkt_crc_en), // Templated
					     .pipe6_pkt_crc	(pipe6_pkt_crc[31:0]), // Templated
					     .pipe6_pkt_crc_en	(pipe6_pkt_crc_en), // Templated
					     .pipe7_pkt_crc	(pipe7_pkt_crc[31:0]), // Templated
					     .pipe7_pkt_crc_en	(pipe7_pkt_crc_en), // Templated
					     .reg_rd_vprbs_rx_check_app_route_lane0(reg_rd_vprbs_rx_check_app_route_lane0), // Templated
					     .reg_rd_vprbs_rx_check_app_route_lane1(reg_rd_vprbs_rx_check_app_route_lane1), // Templated
					     .reg_rd_vprbs_rx_check_app_route_lane2(reg_rd_vprbs_rx_check_app_route_lane2), // Templated
					     .reg_rd_vprbs_rx_check_app_route_lane3(reg_rd_vprbs_rx_check_app_route_lane3), // Templated
					     .reg_rd_vprbs_rx_check_app_route_lane4(reg_rd_vprbs_rx_check_app_route_lane4), // Templated
					     .reg_rd_vprbs_rx_check_app_route_lane5(reg_rd_vprbs_rx_check_app_route_lane5), // Templated
					     .reg_rd_vprbs_rx_check_app_route_lane6(reg_rd_vprbs_rx_check_app_route_lane6), // Templated
					     .reg_rd_vprbs_rx_check_app_route_lane7(reg_rd_vprbs_rx_check_app_route_lane7), // Templated
					     .reg_rd_vprbs_rx_err_app_route_lane0(reg_rd_vprbs_rx_err_app_route_lane0[31:0]), // Templated
					     .reg_rd_vprbs_rx_err_app_route_lane1(reg_rd_vprbs_rx_err_app_route_lane1[31:0]), // Templated
					     .reg_rd_vprbs_rx_err_app_route_lane2(reg_rd_vprbs_rx_err_app_route_lane2[31:0]), // Templated
					     .reg_rd_vprbs_rx_err_app_route_lane3(reg_rd_vprbs_rx_err_app_route_lane3[31:0]), // Templated
					     .reg_rd_vprbs_rx_err_app_route_lane4(reg_rd_vprbs_rx_err_app_route_lane4[31:0]), // Templated
					     .reg_rd_vprbs_rx_err_app_route_lane5(reg_rd_vprbs_rx_err_app_route_lane5[31:0]), // Templated
					     .reg_rd_vprbs_rx_err_app_route_lane6(reg_rd_vprbs_rx_err_app_route_lane6[31:0]), // Templated
					     .reg_rd_vprbs_rx_err_app_route_lane7(reg_rd_vprbs_rx_err_app_route_lane7[31:0]), // Templated
					     .reg_rd_vprbs_rx_fail_app_route_lane0(reg_rd_vprbs_rx_fail_app_route_lane0), // Templated
					     .reg_rd_vprbs_rx_fail_app_route_lane1(reg_rd_vprbs_rx_fail_app_route_lane1), // Templated
					     .reg_rd_vprbs_rx_fail_app_route_lane2(reg_rd_vprbs_rx_fail_app_route_lane2), // Templated
					     .reg_rd_vprbs_rx_fail_app_route_lane3(reg_rd_vprbs_rx_fail_app_route_lane3), // Templated
					     .reg_rd_vprbs_rx_fail_app_route_lane4(reg_rd_vprbs_rx_fail_app_route_lane4), // Templated
					     .reg_rd_vprbs_rx_fail_app_route_lane5(reg_rd_vprbs_rx_fail_app_route_lane5), // Templated
					     .reg_rd_vprbs_rx_fail_app_route_lane6(reg_rd_vprbs_rx_fail_app_route_lane6), // Templated
					     .reg_rd_vprbs_rx_fail_app_route_lane7(reg_rd_vprbs_rx_fail_app_route_lane7), // Templated
					     .pipe0_csi_data	(pipe0_csi_data[(`MEP_CSI2_DEVICE_IDI_CSIDATA_SIZE-1):0]), // Templated
					     .pipe0_bytes_en	(pipe0_byte_en[(`MEP_CSI2_DEVICE_IDI_DATA_BYTEEN_WIDTH-1):0]), // Templated
					     .pipe0_header_en	(pipe0_header_en), // Templated
					     .pipe0_data_en	(pipe0_data_en), // Templated
					     .pipe0_data_type	(pipe0_data_type[5:0]), // Templated
					     .pipe0_virtual_channel(pipe0_virtual_channel[1:0]), // Templated
					     .pipe0_virtual_channel_x(pipe0_virtual_channel_x[(`MEP_CSI2_DEVICE_VCX_DWIDTH-1):0]), // Templated
					     .pipe0_word_count	(pipe0_word_count[15:0]), // Templated
					     .pipe0_aggr_id	(pipe0_aggr_id[3:0]), // Templated
					     .pipe1_csi_data	(pipe1_csi_data[(`MEP_CSI2_DEVICE_IDI_CSIDATA_SIZE-1):0]), // Templated
					     .pipe1_bytes_en	(pipe1_byte_en[(`MEP_CSI2_DEVICE_IDI_DATA_BYTEEN_WIDTH-1):0]), // Templated
					     .pipe1_header_en	(pipe1_header_en), // Templated
					     .pipe1_data_en	(pipe1_data_en), // Templated
					     .pipe1_data_type	(pipe1_data_type[5:0]), // Templated
					     .pipe1_virtual_channel(pipe1_virtual_channel[1:0]), // Templated
					     .pipe1_virtual_channel_x(pipe1_virtual_channel_x[(`MEP_CSI2_DEVICE_VCX_DWIDTH-1):0]), // Templated
					     .pipe1_word_count	(pipe1_word_count[15:0]), // Templated
					     .pipe1_aggr_id	(pipe1_aggr_id[3:0]), // Templated
					     .pipe2_csi_data	(pipe2_csi_data[(`MEP_CSI2_DEVICE_IDI_CSIDATA_SIZE-1):0]), // Templated
					     .pipe2_bytes_en	(pipe2_byte_en[(`MEP_CSI2_DEVICE_IDI_DATA_BYTEEN_WIDTH-1):0]), // Templated
					     .pipe2_header_en	(pipe2_header_en), // Templated
					     .pipe2_data_en	(pipe2_data_en), // Templated
					     .pipe2_data_type	(pipe2_data_type[5:0]), // Templated
					     .pipe2_virtual_channel(pipe2_virtual_channel[1:0]), // Templated
					     .pipe2_virtual_channel_x(pipe2_virtual_channel_x[(`MEP_CSI2_DEVICE_VCX_DWIDTH-1):0]), // Templated
					     .pipe2_word_count	(pipe2_word_count[15:0]), // Templated
					     .pipe2_aggr_id	(pipe2_aggr_id[3:0]), // Templated
					     .pipe3_csi_data	(pipe3_csi_data[(`MEP_CSI2_DEVICE_IDI_CSIDATA_SIZE-1):0]), // Templated
					     .pipe3_bytes_en	(pipe3_byte_en[(`MEP_CSI2_DEVICE_IDI_DATA_BYTEEN_WIDTH-1):0]), // Templated
					     .pipe3_header_en	(pipe3_header_en), // Templated
					     .pipe3_data_en	(pipe3_data_en), // Templated
					     .pipe3_data_type	(pipe3_data_type[5:0]), // Templated
					     .pipe3_virtual_channel(pipe3_virtual_channel[1:0]), // Templated
					     .pipe3_virtual_channel_x(pipe3_virtual_channel_x[(`MEP_CSI2_DEVICE_VCX_DWIDTH-1):0]), // Templated
					     .pipe3_word_count	(pipe3_word_count[15:0]), // Templated
					     .pipe3_aggr_id	(pipe3_aggr_id[3:0]), // Templated
					     .pipe4_csi_data	(pipe4_csi_data[(`MEP_CSI2_DEVICE_IDI_CSIDATA_SIZE-1):0]), // Templated
					     .pipe4_bytes_en	(pipe4_byte_en[(`MEP_CSI2_DEVICE_IDI_DATA_BYTEEN_WIDTH-1):0]), // Templated
					     .pipe4_header_en	(pipe4_header_en), // Templated
					     .pipe4_data_en	(pipe4_data_en), // Templated
					     .pipe4_data_type	(pipe4_data_type[5:0]), // Templated
					     .pipe4_virtual_channel(pipe4_virtual_channel[1:0]), // Templated
					     .pipe4_virtual_channel_x(pipe4_virtual_channel_x[(`MEP_CSI2_DEVICE_VCX_DWIDTH-1):0]), // Templated
					     .pipe4_word_count	(pipe4_word_count[15:0]), // Templated
					     .pipe4_aggr_id	(pipe4_aggr_id[3:0]), // Templated
					     .pipe5_csi_data	(pipe5_csi_data[(`MEP_CSI2_DEVICE_IDI_CSIDATA_SIZE-1):0]), // Templated
					     .pipe5_bytes_en	(pipe5_byte_en[(`MEP_CSI2_DEVICE_IDI_DATA_BYTEEN_WIDTH-1):0]), // Templated
					     .pipe5_header_en	(pipe5_header_en), // Templated
					     .pipe5_data_en	(pipe5_data_en), // Templated
					     .pipe5_data_type	(pipe5_data_type[5:0]), // Templated
					     .pipe5_virtual_channel(pipe5_virtual_channel[1:0]), // Templated
					     .pipe5_virtual_channel_x(pipe5_virtual_channel_x[(`MEP_CSI2_DEVICE_VCX_DWIDTH-1):0]), // Templated
					     .pipe5_word_count	(pipe5_word_count[15:0]), // Templated
					     .pipe5_aggr_id	(pipe5_aggr_id[3:0]), // Templated
					     .pipe6_csi_data	(pipe6_csi_data[(`MEP_CSI2_DEVICE_IDI_CSIDATA_SIZE-1):0]), // Templated
					     .pipe6_bytes_en	(pipe6_byte_en[(`MEP_CSI2_DEVICE_IDI_DATA_BYTEEN_WIDTH-1):0]), // Templated
					     .pipe6_header_en	(pipe6_header_en), // Templated
					     .pipe6_data_en	(pipe6_data_en), // Templated
					     .pipe6_data_type	(pipe6_data_type[5:0]), // Templated
					     .pipe6_virtual_channel(pipe6_virtual_channel[1:0]), // Templated
					     .pipe6_virtual_channel_x(pipe6_virtual_channel_x[(`MEP_CSI2_DEVICE_VCX_DWIDTH-1):0]), // Templated
					     .pipe6_word_count	(pipe6_word_count[15:0]), // Templated
					     .pipe6_aggr_id	(pipe6_aggr_id[3:0]), // Templated
					     .pipe7_csi_data	(pipe7_csi_data[(`MEP_CSI2_DEVICE_IDI_CSIDATA_SIZE-1):0]), // Templated
					     .pipe7_bytes_en	(pipe7_byte_en[(`MEP_CSI2_DEVICE_IDI_DATA_BYTEEN_WIDTH-1):0]), // Templated
					     .pipe7_header_en	(pipe7_header_en), // Templated
					     .pipe7_data_en	(pipe7_data_en), // Templated
					     .pipe7_data_type	(pipe7_data_type[5:0]), // Templated
					     .pipe7_virtual_channel(pipe7_virtual_channel[1:0]), // Templated
					     .pipe7_virtual_channel_x(pipe7_virtual_channel_x[(`MEP_CSI2_DEVICE_VCX_DWIDTH-1):0]), // Templated
					     .pipe7_word_count	(pipe7_word_count[15:0]), // Templated
					     .pipe7_aggr_id	(pipe7_aggr_id[3:0]), // Templated
					     // Inputs
					     .mep0_pkt_crc	(pkt_filter_out_mep0_pkt_crc[31:0]), // Templated
					     .mep0_pkt_crc_en	(pkt_filter_out_mep0_pkt_crc_en), // Templated
					     .mep0_tunnel_mode_en(pkt_filter_out_mep0_tunnel_mode_en), // Templated
					     .mep1_pkt_crc	(pkt_filter_out_mep1_pkt_crc[31:0]), // Templated
					     .mep1_pkt_crc_en	(pkt_filter_out_mep1_pkt_crc_en), // Templated
					     .mep1_tunnel_mode_en(pkt_filter_out_mep1_tunnel_mode_en), // Templated
					     .mep2_pkt_crc	(pkt_filter_out_mep2_pkt_crc[31:0]), // Templated
					     .mep2_pkt_crc_en	(pkt_filter_out_mep2_pkt_crc_en), // Templated
					     .mep2_tunnel_mode_en(pkt_filter_out_mep2_tunnel_mode_en), // Templated
					     .mep3_pkt_crc	(pkt_filter_out_mep3_pkt_crc[31:0]), // Templated
					     .mep3_pkt_crc_en	(pkt_filter_out_mep3_pkt_crc_en), // Templated
					     .mep3_tunnel_mode_en(pkt_filter_out_mep3_tunnel_mode_en), // Templated
					     .reg_drop_mapping_fault_pkt(reg_drop_mapping_fault_pkt[7:0]), // Templated
					     .reg_pipe0_drop_ls_le_pkt(reg_pipe0_drop_ls_le_pkt), // Templated
					     .reg_pipe1_drop_ls_le_pkt(reg_pipe1_drop_ls_le_pkt), // Templated
					     .reg_pipe2_drop_ls_le_pkt(reg_pipe2_drop_ls_le_pkt), // Templated
					     .reg_pipe3_drop_ls_le_pkt(reg_pipe3_drop_ls_le_pkt), // Templated
					     .reg_pipe4_drop_ls_le_pkt(reg_pipe4_drop_ls_le_pkt), // Templated
					     .reg_pipe5_drop_ls_le_pkt(reg_pipe5_drop_ls_le_pkt), // Templated
					     .reg_pipe6_drop_ls_le_pkt(reg_pipe6_drop_ls_le_pkt), // Templated
					     .reg_pipe7_drop_ls_le_pkt(reg_pipe7_drop_ls_le_pkt), // Templated
					     .reg_vprbs_loopback_app_route_lane0(reg_vprbs_loopback_app_route_lane0_sync), // Templated
					     .reg_vprbs_loopback_app_route_lane1(reg_vprbs_loopback_app_route_lane1_sync), // Templated
					     .reg_vprbs_loopback_app_route_lane2(reg_vprbs_loopback_app_route_lane2_sync), // Templated
					     .reg_vprbs_loopback_app_route_lane3(reg_vprbs_loopback_app_route_lane3_sync), // Templated
					     .reg_vprbs_loopback_app_route_lane4(reg_vprbs_loopback_app_route_lane4_sync), // Templated
					     .reg_vprbs_loopback_app_route_lane5(reg_vprbs_loopback_app_route_lane5_sync), // Templated
					     .reg_vprbs_loopback_app_route_lane6(reg_vprbs_loopback_app_route_lane6_sync), // Templated
					     .reg_vprbs_loopback_app_route_lane7(reg_vprbs_loopback_app_route_lane7_sync), // Templated
					     .reg_vprbs_rx_chk_en_app_route_lane0(reg_vprbs_rx_chk_en_app_route_lane0_sync), // Templated
					     .reg_vprbs_rx_chk_en_app_route_lane1(reg_vprbs_rx_chk_en_app_route_lane1_sync), // Templated
					     .reg_vprbs_rx_chk_en_app_route_lane2(reg_vprbs_rx_chk_en_app_route_lane2_sync), // Templated
					     .reg_vprbs_rx_chk_en_app_route_lane3(reg_vprbs_rx_chk_en_app_route_lane3_sync), // Templated
					     .reg_vprbs_rx_chk_en_app_route_lane4(reg_vprbs_rx_chk_en_app_route_lane4_sync), // Templated
					     .reg_vprbs_rx_chk_en_app_route_lane5(reg_vprbs_rx_chk_en_app_route_lane5_sync), // Templated
					     .reg_vprbs_rx_chk_en_app_route_lane6(reg_vprbs_rx_chk_en_app_route_lane6_sync), // Templated
					     .reg_vprbs_rx_chk_en_app_route_lane7(reg_vprbs_rx_chk_en_app_route_lane7_sync), // Templated
					     .reg_vprbs_rx_err_clear_app_route_lane0(reg_vprbs_rx_err_clear_app_route_lane0_sync), // Templated
					     .reg_vprbs_rx_err_clear_app_route_lane1(reg_vprbs_rx_err_clear_app_route_lane1_sync), // Templated
					     .reg_vprbs_rx_err_clear_app_route_lane2(reg_vprbs_rx_err_clear_app_route_lane2_sync), // Templated
					     .reg_vprbs_rx_err_clear_app_route_lane3(reg_vprbs_rx_err_clear_app_route_lane3_sync), // Templated
					     .reg_vprbs_rx_err_clear_app_route_lane4(reg_vprbs_rx_err_clear_app_route_lane4_sync), // Templated
					     .reg_vprbs_rx_err_clear_app_route_lane5(reg_vprbs_rx_err_clear_app_route_lane5_sync), // Templated
					     .reg_vprbs_rx_err_clear_app_route_lane6(reg_vprbs_rx_err_clear_app_route_lane6_sync), // Templated
					     .reg_vprbs_rx_err_clear_app_route_lane7(reg_vprbs_rx_err_clear_app_route_lane7_sync), // Templated
					     .reg_vprbs_rx_load_app_route_lane0(reg_vprbs_rx_load_app_route_lane0_sync), // Templated
					     .reg_vprbs_rx_load_app_route_lane1(reg_vprbs_rx_load_app_route_lane1_sync), // Templated
					     .reg_vprbs_rx_load_app_route_lane2(reg_vprbs_rx_load_app_route_lane2_sync), // Templated
					     .reg_vprbs_rx_load_app_route_lane3(reg_vprbs_rx_load_app_route_lane3_sync), // Templated
					     .reg_vprbs_rx_load_app_route_lane4(reg_vprbs_rx_load_app_route_lane4_sync), // Templated
					     .reg_vprbs_rx_load_app_route_lane5(reg_vprbs_rx_load_app_route_lane5_sync), // Templated
					     .reg_vprbs_rx_load_app_route_lane6(reg_vprbs_rx_load_app_route_lane6_sync), // Templated
					     .reg_vprbs_rx_load_app_route_lane7(reg_vprbs_rx_load_app_route_lane7_sync), // Templated
					     .reg_vprbs_rx_lock_continue_app_route_lane0(reg_vprbs_rx_lock_continue_app_route_lane0_sync), // Templated
					     .reg_vprbs_rx_lock_continue_app_route_lane1(reg_vprbs_rx_lock_continue_app_route_lane1_sync), // Templated
					     .reg_vprbs_rx_lock_continue_app_route_lane2(reg_vprbs_rx_lock_continue_app_route_lane2_sync), // Templated
					     .reg_vprbs_rx_lock_continue_app_route_lane3(reg_vprbs_rx_lock_continue_app_route_lane3_sync), // Templated
					     .reg_vprbs_rx_lock_continue_app_route_lane4(reg_vprbs_rx_lock_continue_app_route_lane4_sync), // Templated
					     .reg_vprbs_rx_lock_continue_app_route_lane5(reg_vprbs_rx_lock_continue_app_route_lane5_sync), // Templated
					     .reg_vprbs_rx_lock_continue_app_route_lane6(reg_vprbs_rx_lock_continue_app_route_lane6_sync), // Templated
					     .reg_vprbs_rx_lock_continue_app_route_lane7(reg_vprbs_rx_lock_continue_app_route_lane7_sync), // Templated
					     .reg_vprbs_rx_locked_match_cnt_app_route_lane0(reg_vprbs_rx_locked_match_cnt_app_route_lane0_sync[3:0]), // Templated
					     .reg_vprbs_rx_locked_match_cnt_app_route_lane1(reg_vprbs_rx_locked_match_cnt_app_route_lane1_sync[3:0]), // Templated
					     .reg_vprbs_rx_locked_match_cnt_app_route_lane2(reg_vprbs_rx_locked_match_cnt_app_route_lane2_sync[3:0]), // Templated
					     .reg_vprbs_rx_locked_match_cnt_app_route_lane3(reg_vprbs_rx_locked_match_cnt_app_route_lane3_sync[3:0]), // Templated
					     .reg_vprbs_rx_locked_match_cnt_app_route_lane4(reg_vprbs_rx_locked_match_cnt_app_route_lane4_sync[3:0]), // Templated
					     .reg_vprbs_rx_locked_match_cnt_app_route_lane5(reg_vprbs_rx_locked_match_cnt_app_route_lane5_sync[3:0]), // Templated
					     .reg_vprbs_rx_locked_match_cnt_app_route_lane6(reg_vprbs_rx_locked_match_cnt_app_route_lane6_sync[3:0]), // Templated
					     .reg_vprbs_rx_locked_match_cnt_app_route_lane7(reg_vprbs_rx_locked_match_cnt_app_route_lane7_sync[3:0]), // Templated
					     .reg_vprbs_rx_mode_app_route_lane0(reg_vprbs_rx_mode_app_route_lane0_sync[2:0]), // Templated
					     .reg_vprbs_rx_mode_app_route_lane1(reg_vprbs_rx_mode_app_route_lane1_sync[2:0]), // Templated
					     .reg_vprbs_rx_mode_app_route_lane2(reg_vprbs_rx_mode_app_route_lane2_sync[2:0]), // Templated
					     .reg_vprbs_rx_mode_app_route_lane3(reg_vprbs_rx_mode_app_route_lane3_sync[2:0]), // Templated
					     .reg_vprbs_rx_mode_app_route_lane4(reg_vprbs_rx_mode_app_route_lane4_sync[2:0]), // Templated
					     .reg_vprbs_rx_mode_app_route_lane5(reg_vprbs_rx_mode_app_route_lane5_sync[2:0]), // Templated
					     .reg_vprbs_rx_mode_app_route_lane6(reg_vprbs_rx_mode_app_route_lane6_sync[2:0]), // Templated
					     .reg_vprbs_rx_mode_app_route_lane7(reg_vprbs_rx_mode_app_route_lane7_sync[2:0]), // Templated
					     .reg_vprbs_rx_order_app_route_lane0(reg_vprbs_rx_order_app_route_lane0_sync), // Templated
					     .reg_vprbs_rx_order_app_route_lane1(reg_vprbs_rx_order_app_route_lane1_sync), // Templated
					     .reg_vprbs_rx_order_app_route_lane2(reg_vprbs_rx_order_app_route_lane2_sync), // Templated
					     .reg_vprbs_rx_order_app_route_lane3(reg_vprbs_rx_order_app_route_lane3_sync), // Templated
					     .reg_vprbs_rx_order_app_route_lane4(reg_vprbs_rx_order_app_route_lane4_sync), // Templated
					     .reg_vprbs_rx_order_app_route_lane5(reg_vprbs_rx_order_app_route_lane5_sync), // Templated
					     .reg_vprbs_rx_order_app_route_lane6(reg_vprbs_rx_order_app_route_lane6_sync), // Templated
					     .reg_vprbs_rx_order_app_route_lane7(reg_vprbs_rx_order_app_route_lane7_sync), // Templated
					     .reg_vprbs_rx_uncheck_tolerance_app_route_lane0(reg_vprbs_rx_uncheck_tolerance_app_route_lane0_sync[3:0]), // Templated
					     .reg_vprbs_rx_uncheck_tolerance_app_route_lane1(reg_vprbs_rx_uncheck_tolerance_app_route_lane1_sync[3:0]), // Templated
					     .reg_vprbs_rx_uncheck_tolerance_app_route_lane2(reg_vprbs_rx_uncheck_tolerance_app_route_lane2_sync[3:0]), // Templated
					     .reg_vprbs_rx_uncheck_tolerance_app_route_lane3(reg_vprbs_rx_uncheck_tolerance_app_route_lane3_sync[3:0]), // Templated
					     .reg_vprbs_rx_uncheck_tolerance_app_route_lane4(reg_vprbs_rx_uncheck_tolerance_app_route_lane4_sync[3:0]), // Templated
					     .reg_vprbs_rx_uncheck_tolerance_app_route_lane5(reg_vprbs_rx_uncheck_tolerance_app_route_lane5_sync[3:0]), // Templated
					     .reg_vprbs_rx_uncheck_tolerance_app_route_lane6(reg_vprbs_rx_uncheck_tolerance_app_route_lane6_sync[3:0]), // Templated
					     .reg_vprbs_rx_uncheck_tolerance_app_route_lane7(reg_vprbs_rx_uncheck_tolerance_app_route_lane7_sync[3:0]), // Templated
					     .reg_vprbs_tx_err_inject_en_app_route_lane0(reg_vprbs_tx_err_inject_en_app_route_lane0_sync), // Templated
					     .reg_vprbs_tx_err_inject_en_app_route_lane1(reg_vprbs_tx_err_inject_en_app_route_lane1_sync), // Templated
					     .reg_vprbs_tx_err_inject_en_app_route_lane2(reg_vprbs_tx_err_inject_en_app_route_lane2_sync), // Templated
					     .reg_vprbs_tx_err_inject_en_app_route_lane3(reg_vprbs_tx_err_inject_en_app_route_lane3_sync), // Templated
					     .reg_vprbs_tx_err_inject_en_app_route_lane4(reg_vprbs_tx_err_inject_en_app_route_lane4_sync), // Templated
					     .reg_vprbs_tx_err_inject_en_app_route_lane5(reg_vprbs_tx_err_inject_en_app_route_lane5_sync), // Templated
					     .reg_vprbs_tx_err_inject_en_app_route_lane6(reg_vprbs_tx_err_inject_en_app_route_lane6_sync), // Templated
					     .reg_vprbs_tx_err_inject_en_app_route_lane7(reg_vprbs_tx_err_inject_en_app_route_lane7_sync), // Templated
					     .reg_vprbs_tx_err_inject_intv_num_app_route_lane0(reg_vprbs_tx_err_inject_intv_num_app_route_lane0_sync[7:0]), // Templated
					     .reg_vprbs_tx_err_inject_intv_num_app_route_lane1(reg_vprbs_tx_err_inject_intv_num_app_route_lane1_sync[7:0]), // Templated
					     .reg_vprbs_tx_err_inject_intv_num_app_route_lane2(reg_vprbs_tx_err_inject_intv_num_app_route_lane2_sync[7:0]), // Templated
					     .reg_vprbs_tx_err_inject_intv_num_app_route_lane3(reg_vprbs_tx_err_inject_intv_num_app_route_lane3_sync[7:0]), // Templated
					     .reg_vprbs_tx_err_inject_intv_num_app_route_lane4(reg_vprbs_tx_err_inject_intv_num_app_route_lane4_sync[7:0]), // Templated
					     .reg_vprbs_tx_err_inject_intv_num_app_route_lane5(reg_vprbs_tx_err_inject_intv_num_app_route_lane5_sync[7:0]), // Templated
					     .reg_vprbs_tx_err_inject_intv_num_app_route_lane6(reg_vprbs_tx_err_inject_intv_num_app_route_lane6_sync[7:0]), // Templated
					     .reg_vprbs_tx_err_inject_intv_num_app_route_lane7(reg_vprbs_tx_err_inject_intv_num_app_route_lane7_sync[7:0]), // Templated
					     .reg_vprbs_tx_err_inject_intv_time_app_route_lane0(reg_vprbs_tx_err_inject_intv_time_app_route_lane0_sync[7:0]), // Templated
					     .reg_vprbs_tx_err_inject_intv_time_app_route_lane1(reg_vprbs_tx_err_inject_intv_time_app_route_lane1_sync[7:0]), // Templated
					     .reg_vprbs_tx_err_inject_intv_time_app_route_lane2(reg_vprbs_tx_err_inject_intv_time_app_route_lane2_sync[7:0]), // Templated
					     .reg_vprbs_tx_err_inject_intv_time_app_route_lane3(reg_vprbs_tx_err_inject_intv_time_app_route_lane3_sync[7:0]), // Templated
					     .reg_vprbs_tx_err_inject_intv_time_app_route_lane4(reg_vprbs_tx_err_inject_intv_time_app_route_lane4_sync[7:0]), // Templated
					     .reg_vprbs_tx_err_inject_intv_time_app_route_lane5(reg_vprbs_tx_err_inject_intv_time_app_route_lane5_sync[7:0]), // Templated
					     .reg_vprbs_tx_err_inject_intv_time_app_route_lane6(reg_vprbs_tx_err_inject_intv_time_app_route_lane6_sync[7:0]), // Templated
					     .reg_vprbs_tx_err_inject_intv_time_app_route_lane7(reg_vprbs_tx_err_inject_intv_time_app_route_lane7_sync[7:0]), // Templated
					     .reg_vprbs_tx_gen_en_app_route_lane0(reg_vprbs_tx_gen_en_app_route_lane0_sync), // Templated
					     .reg_vprbs_tx_gen_en_app_route_lane1(reg_vprbs_tx_gen_en_app_route_lane1_sync), // Templated
					     .reg_vprbs_tx_gen_en_app_route_lane2(reg_vprbs_tx_gen_en_app_route_lane2_sync), // Templated
					     .reg_vprbs_tx_gen_en_app_route_lane3(reg_vprbs_tx_gen_en_app_route_lane3_sync), // Templated
					     .reg_vprbs_tx_gen_en_app_route_lane4(reg_vprbs_tx_gen_en_app_route_lane4_sync), // Templated
					     .reg_vprbs_tx_gen_en_app_route_lane5(reg_vprbs_tx_gen_en_app_route_lane5_sync), // Templated
					     .reg_vprbs_tx_gen_en_app_route_lane6(reg_vprbs_tx_gen_en_app_route_lane6_sync), // Templated
					     .reg_vprbs_tx_gen_en_app_route_lane7(reg_vprbs_tx_gen_en_app_route_lane7_sync), // Templated
					     .reg_vprbs_tx_idi_driver_data_type_app_route_lane0(reg_vprbs_tx_idi_driver_data_type_app_route_lane0_sync[5:0]), // Templated
					     .reg_vprbs_tx_idi_driver_data_type_app_route_lane1(reg_vprbs_tx_idi_driver_data_type_app_route_lane1_sync[5:0]), // Templated
					     .reg_vprbs_tx_idi_driver_data_type_app_route_lane2(reg_vprbs_tx_idi_driver_data_type_app_route_lane2_sync[5:0]), // Templated
					     .reg_vprbs_tx_idi_driver_data_type_app_route_lane3(reg_vprbs_tx_idi_driver_data_type_app_route_lane3_sync[5:0]), // Templated
					     .reg_vprbs_tx_idi_driver_data_type_app_route_lane4(reg_vprbs_tx_idi_driver_data_type_app_route_lane4_sync[5:0]), // Templated
					     .reg_vprbs_tx_idi_driver_data_type_app_route_lane5(reg_vprbs_tx_idi_driver_data_type_app_route_lane5_sync[5:0]), // Templated
					     .reg_vprbs_tx_idi_driver_data_type_app_route_lane6(reg_vprbs_tx_idi_driver_data_type_app_route_lane6_sync[5:0]), // Templated
					     .reg_vprbs_tx_idi_driver_data_type_app_route_lane7(reg_vprbs_tx_idi_driver_data_type_app_route_lane7_sync[5:0]), // Templated
					     .reg_vprbs_tx_idi_driver_pkt_interval_app_route_lane0(reg_vprbs_tx_idi_driver_pkt_interval_app_route_lane0_sync[15:0]), // Templated
					     .reg_vprbs_tx_idi_driver_pkt_interval_app_route_lane1(reg_vprbs_tx_idi_driver_pkt_interval_app_route_lane1_sync[15:0]), // Templated
					     .reg_vprbs_tx_idi_driver_pkt_interval_app_route_lane2(reg_vprbs_tx_idi_driver_pkt_interval_app_route_lane2_sync[15:0]), // Templated
					     .reg_vprbs_tx_idi_driver_pkt_interval_app_route_lane3(reg_vprbs_tx_idi_driver_pkt_interval_app_route_lane3_sync[15:0]), // Templated
					     .reg_vprbs_tx_idi_driver_pkt_interval_app_route_lane4(reg_vprbs_tx_idi_driver_pkt_interval_app_route_lane4_sync[15:0]), // Templated
					     .reg_vprbs_tx_idi_driver_pkt_interval_app_route_lane5(reg_vprbs_tx_idi_driver_pkt_interval_app_route_lane5_sync[15:0]), // Templated
					     .reg_vprbs_tx_idi_driver_pkt_interval_app_route_lane6(reg_vprbs_tx_idi_driver_pkt_interval_app_route_lane6_sync[15:0]), // Templated
					     .reg_vprbs_tx_idi_driver_pkt_interval_app_route_lane7(reg_vprbs_tx_idi_driver_pkt_interval_app_route_lane7_sync[15:0]), // Templated
					     .reg_vprbs_tx_idi_driver_total_interval_app_route_lane0(reg_vprbs_tx_idi_driver_total_interval_app_route_lane0_sync[15:0]), // Templated
					     .reg_vprbs_tx_idi_driver_total_interval_app_route_lane1(reg_vprbs_tx_idi_driver_total_interval_app_route_lane1_sync[15:0]), // Templated
					     .reg_vprbs_tx_idi_driver_total_interval_app_route_lane2(reg_vprbs_tx_idi_driver_total_interval_app_route_lane2_sync[15:0]), // Templated
					     .reg_vprbs_tx_idi_driver_total_interval_app_route_lane3(reg_vprbs_tx_idi_driver_total_interval_app_route_lane3_sync[15:0]), // Templated
					     .reg_vprbs_tx_idi_driver_total_interval_app_route_lane4(reg_vprbs_tx_idi_driver_total_interval_app_route_lane4_sync[15:0]), // Templated
					     .reg_vprbs_tx_idi_driver_total_interval_app_route_lane5(reg_vprbs_tx_idi_driver_total_interval_app_route_lane5_sync[15:0]), // Templated
					     .reg_vprbs_tx_idi_driver_total_interval_app_route_lane6(reg_vprbs_tx_idi_driver_total_interval_app_route_lane6_sync[15:0]), // Templated
					     .reg_vprbs_tx_idi_driver_total_interval_app_route_lane7(reg_vprbs_tx_idi_driver_total_interval_app_route_lane7_sync[15:0]), // Templated
					     .reg_vprbs_tx_idi_driver_virtual_channel_app_route_lane0(reg_vprbs_tx_idi_driver_virtual_channel_app_route_lane0_sync[3:0]), // Templated
					     .reg_vprbs_tx_idi_driver_virtual_channel_app_route_lane1(reg_vprbs_tx_idi_driver_virtual_channel_app_route_lane1_sync[3:0]), // Templated
					     .reg_vprbs_tx_idi_driver_virtual_channel_app_route_lane2(reg_vprbs_tx_idi_driver_virtual_channel_app_route_lane2_sync[3:0]), // Templated
					     .reg_vprbs_tx_idi_driver_virtual_channel_app_route_lane3(reg_vprbs_tx_idi_driver_virtual_channel_app_route_lane3_sync[3:0]), // Templated
					     .reg_vprbs_tx_idi_driver_virtual_channel_app_route_lane4(reg_vprbs_tx_idi_driver_virtual_channel_app_route_lane4_sync[3:0]), // Templated
					     .reg_vprbs_tx_idi_driver_virtual_channel_app_route_lane5(reg_vprbs_tx_idi_driver_virtual_channel_app_route_lane5_sync[3:0]), // Templated
					     .reg_vprbs_tx_idi_driver_virtual_channel_app_route_lane6(reg_vprbs_tx_idi_driver_virtual_channel_app_route_lane6_sync[3:0]), // Templated
					     .reg_vprbs_tx_idi_driver_virtual_channel_app_route_lane7(reg_vprbs_tx_idi_driver_virtual_channel_app_route_lane7_sync[3:0]), // Templated
					     .reg_vprbs_tx_idi_driver_word_count_app_route_lane0(reg_vprbs_tx_idi_driver_word_count_app_route_lane0_sync[15:0]), // Templated
					     .reg_vprbs_tx_idi_driver_word_count_app_route_lane1(reg_vprbs_tx_idi_driver_word_count_app_route_lane1_sync[15:0]), // Templated
					     .reg_vprbs_tx_idi_driver_word_count_app_route_lane2(reg_vprbs_tx_idi_driver_word_count_app_route_lane2_sync[15:0]), // Templated
					     .reg_vprbs_tx_idi_driver_word_count_app_route_lane3(reg_vprbs_tx_idi_driver_word_count_app_route_lane3_sync[15:0]), // Templated
					     .reg_vprbs_tx_idi_driver_word_count_app_route_lane4(reg_vprbs_tx_idi_driver_word_count_app_route_lane4_sync[15:0]), // Templated
					     .reg_vprbs_tx_idi_driver_word_count_app_route_lane5(reg_vprbs_tx_idi_driver_word_count_app_route_lane5_sync[15:0]), // Templated
					     .reg_vprbs_tx_idi_driver_word_count_app_route_lane6(reg_vprbs_tx_idi_driver_word_count_app_route_lane6_sync[15:0]), // Templated
					     .reg_vprbs_tx_idi_driver_word_count_app_route_lane7(reg_vprbs_tx_idi_driver_word_count_app_route_lane7_sync[15:0]), // Templated
					     .reg_vprbs_tx_mode_app_route_lane0(reg_vprbs_tx_mode_app_route_lane0_sync[2:0]), // Templated
					     .reg_vprbs_tx_mode_app_route_lane1(reg_vprbs_tx_mode_app_route_lane1_sync[2:0]), // Templated
					     .reg_vprbs_tx_mode_app_route_lane2(reg_vprbs_tx_mode_app_route_lane2_sync[2:0]), // Templated
					     .reg_vprbs_tx_mode_app_route_lane3(reg_vprbs_tx_mode_app_route_lane3_sync[2:0]), // Templated
					     .reg_vprbs_tx_mode_app_route_lane4(reg_vprbs_tx_mode_app_route_lane4_sync[2:0]), // Templated
					     .reg_vprbs_tx_mode_app_route_lane5(reg_vprbs_tx_mode_app_route_lane5_sync[2:0]), // Templated
					     .reg_vprbs_tx_mode_app_route_lane6(reg_vprbs_tx_mode_app_route_lane6_sync[2:0]), // Templated
					     .reg_vprbs_tx_mode_app_route_lane7(reg_vprbs_tx_mode_app_route_lane7_sync[2:0]), // Templated
					     .reg_vprbs_tx_order_app_route_lane0(reg_vprbs_tx_order_app_route_lane0_sync), // Templated
					     .reg_vprbs_tx_order_app_route_lane1(reg_vprbs_tx_order_app_route_lane1_sync), // Templated
					     .reg_vprbs_tx_order_app_route_lane2(reg_vprbs_tx_order_app_route_lane2_sync), // Templated
					     .reg_vprbs_tx_order_app_route_lane3(reg_vprbs_tx_order_app_route_lane3_sync), // Templated
					     .reg_vprbs_tx_order_app_route_lane4(reg_vprbs_tx_order_app_route_lane4_sync), // Templated
					     .reg_vprbs_tx_order_app_route_lane5(reg_vprbs_tx_order_app_route_lane5_sync), // Templated
					     .reg_vprbs_tx_order_app_route_lane6(reg_vprbs_tx_order_app_route_lane6_sync), // Templated
					     .reg_vprbs_tx_order_app_route_lane7(reg_vprbs_tx_order_app_route_lane7_sync), // Templated
					     .reg_vprbs_tx_pat_reset_app_route_lane0(reg_vprbs_tx_pat_reset_app_route_lane0_sync), // Templated
					     .reg_vprbs_tx_pat_reset_app_route_lane1(reg_vprbs_tx_pat_reset_app_route_lane1_sync), // Templated
					     .reg_vprbs_tx_pat_reset_app_route_lane2(reg_vprbs_tx_pat_reset_app_route_lane2_sync), // Templated
					     .reg_vprbs_tx_pat_reset_app_route_lane3(reg_vprbs_tx_pat_reset_app_route_lane3_sync), // Templated
					     .reg_vprbs_tx_pat_reset_app_route_lane4(reg_vprbs_tx_pat_reset_app_route_lane4_sync), // Templated
					     .reg_vprbs_tx_pat_reset_app_route_lane5(reg_vprbs_tx_pat_reset_app_route_lane5_sync), // Templated
					     .reg_vprbs_tx_pat_reset_app_route_lane6(reg_vprbs_tx_pat_reset_app_route_lane6_sync), // Templated
					     .reg_vprbs_tx_pat_reset_app_route_lane7(reg_vprbs_tx_pat_reset_app_route_lane7_sync), // Templated
					     .fifo_wrclk0	(fifo_wrclk0),	 // Templated
					     .fifo_wrclk1	(fifo_wrclk1),	 // Templated
					     .fifo_wrclk2	(fifo_wrclk2),	 // Templated
					     .fifo_wrclk3	(fifo_wrclk3),	 // Templated
					     .fifo_wrclk4	(fifo_wrclk4),	 // Templated
					     .fifo_wrclk5	(fifo_wrclk5),	 // Templated
					     .fifo_wrclk6	(fifo_wrclk6),	 // Templated
					     .fifo_wrclk7	(fifo_wrclk7),	 // Templated
					     .fifo_wrclk_rst_n0	(fifo_wrclk_rst_n0), // Templated
					     .fifo_wrclk_rst_n1	(fifo_wrclk_rst_n1), // Templated
					     .fifo_wrclk_rst_n2	(fifo_wrclk_rst_n2), // Templated
					     .fifo_wrclk_rst_n3	(fifo_wrclk_rst_n3), // Templated
					     .fifo_wrclk_rst_n4	(fifo_wrclk_rst_n4), // Templated
					     .fifo_wrclk_rst_n5	(fifo_wrclk_rst_n5), // Templated
					     .fifo_wrclk_rst_n6	(fifo_wrclk_rst_n6), // Templated
					     .fifo_wrclk_rst_n7	(fifo_wrclk_rst_n7), // Templated
					     .pipe0_wr_mode	(pipe0_wr_mode[1:0]), // Templated
					     .reg_pipe0_stream_sel(reg_pipe0_stream_sel[1:0]), // Templated
					     .reg_pipe0_map_en	(reg_pipe0_map_en[15:0]), // Templated
					     .reg_pipe0_map0_aggr_id(reg_pipe0_map0_aggr_id[3:0]), // Templated
					     .reg_pipe0_map1_aggr_id(reg_pipe0_map1_aggr_id[3:0]), // Templated
					     .reg_pipe0_map2_aggr_id(reg_pipe0_map2_aggr_id[3:0]), // Templated
					     .reg_pipe0_map3_aggr_id(reg_pipe0_map3_aggr_id[3:0]), // Templated
					     .reg_pipe0_map4_aggr_id(reg_pipe0_map4_aggr_id[3:0]), // Templated
					     .reg_pipe0_map5_aggr_id(reg_pipe0_map5_aggr_id[3:0]), // Templated
					     .reg_pipe0_map6_aggr_id(reg_pipe0_map6_aggr_id[3:0]), // Templated
					     .reg_pipe0_map7_aggr_id(reg_pipe0_map7_aggr_id[3:0]), // Templated
					     .reg_pipe0_map8_aggr_id(reg_pipe0_map8_aggr_id[3:0]), // Templated
					     .reg_pipe0_map9_aggr_id(reg_pipe0_map9_aggr_id[3:0]), // Templated
					     .reg_pipe0_map10_aggr_id(reg_pipe0_map10_aggr_id[3:0]), // Templated
					     .reg_pipe0_map11_aggr_id(reg_pipe0_map11_aggr_id[3:0]), // Templated
					     .reg_pipe0_map12_aggr_id(reg_pipe0_map12_aggr_id[3:0]), // Templated
					     .reg_pipe0_map13_aggr_id(reg_pipe0_map13_aggr_id[3:0]), // Templated
					     .reg_pipe0_map14_aggr_id(reg_pipe0_map14_aggr_id[3:0]), // Templated
					     .reg_pipe0_map15_aggr_id(reg_pipe0_map15_aggr_id[3:0]), // Templated
					     .reg_pipe0_map0_vc_source(reg_pipe0_map0_vc_source[1:0]), // Templated
					     .reg_pipe0_map1_vc_source(reg_pipe0_map1_vc_source[1:0]), // Templated
					     .reg_pipe0_map2_vc_source(reg_pipe0_map2_vc_source[1:0]), // Templated
					     .reg_pipe0_map3_vc_source(reg_pipe0_map3_vc_source[1:0]), // Templated
					     .reg_pipe0_map4_vc_source(reg_pipe0_map4_vc_source[1:0]), // Templated
					     .reg_pipe0_map5_vc_source(reg_pipe0_map5_vc_source[1:0]), // Templated
					     .reg_pipe0_map6_vc_source(reg_pipe0_map6_vc_source[1:0]), // Templated
					     .reg_pipe0_map7_vc_source(reg_pipe0_map7_vc_source[1:0]), // Templated
					     .reg_pipe0_map8_vc_source(reg_pipe0_map8_vc_source[1:0]), // Templated
					     .reg_pipe0_map9_vc_source(reg_pipe0_map9_vc_source[1:0]), // Templated
					     .reg_pipe0_map10_vc_source(reg_pipe0_map10_vc_source[1:0]), // Templated
					     .reg_pipe0_map11_vc_source(reg_pipe0_map11_vc_source[1:0]), // Templated
					     .reg_pipe0_map12_vc_source(reg_pipe0_map12_vc_source[1:0]), // Templated
					     .reg_pipe0_map13_vc_source(reg_pipe0_map13_vc_source[1:0]), // Templated
					     .reg_pipe0_map14_vc_source(reg_pipe0_map14_vc_source[1:0]), // Templated
					     .reg_pipe0_map15_vc_source(reg_pipe0_map15_vc_source[1:0]), // Templated
					     .reg_pipe0_map0_vc_dest(reg_pipe0_map0_vc_dest[1:0]), // Templated
					     .reg_pipe0_map1_vc_dest(reg_pipe0_map1_vc_dest[1:0]), // Templated
					     .reg_pipe0_map2_vc_dest(reg_pipe0_map2_vc_dest[1:0]), // Templated
					     .reg_pipe0_map3_vc_dest(reg_pipe0_map3_vc_dest[1:0]), // Templated
					     .reg_pipe0_map4_vc_dest(reg_pipe0_map4_vc_dest[1:0]), // Templated
					     .reg_pipe0_map5_vc_dest(reg_pipe0_map5_vc_dest[1:0]), // Templated
					     .reg_pipe0_map6_vc_dest(reg_pipe0_map6_vc_dest[1:0]), // Templated
					     .reg_pipe0_map7_vc_dest(reg_pipe0_map7_vc_dest[1:0]), // Templated
					     .reg_pipe0_map8_vc_dest(reg_pipe0_map8_vc_dest[1:0]), // Templated
					     .reg_pipe0_map9_vc_dest(reg_pipe0_map9_vc_dest[1:0]), // Templated
					     .reg_pipe0_map10_vc_dest(reg_pipe0_map10_vc_dest[1:0]), // Templated
					     .reg_pipe0_map11_vc_dest(reg_pipe0_map11_vc_dest[1:0]), // Templated
					     .reg_pipe0_map12_vc_dest(reg_pipe0_map12_vc_dest[1:0]), // Templated
					     .reg_pipe0_map13_vc_dest(reg_pipe0_map13_vc_dest[1:0]), // Templated
					     .reg_pipe0_map14_vc_dest(reg_pipe0_map14_vc_dest[1:0]), // Templated
					     .reg_pipe0_map15_vc_dest(reg_pipe0_map15_vc_dest[1:0]), // Templated
					     .reg_pipe0_map0_dt_source(reg_pipe0_map0_dt_source[5:0]), // Templated
					     .reg_pipe0_map1_dt_source(reg_pipe0_map1_dt_source[5:0]), // Templated
					     .reg_pipe0_map2_dt_source(reg_pipe0_map2_dt_source[5:0]), // Templated
					     .reg_pipe0_map3_dt_source(reg_pipe0_map3_dt_source[5:0]), // Templated
					     .reg_pipe0_map4_dt_source(reg_pipe0_map4_dt_source[5:0]), // Templated
					     .reg_pipe0_map5_dt_source(reg_pipe0_map5_dt_source[5:0]), // Templated
					     .reg_pipe0_map6_dt_source(reg_pipe0_map6_dt_source[5:0]), // Templated
					     .reg_pipe0_map7_dt_source(reg_pipe0_map7_dt_source[5:0]), // Templated
					     .reg_pipe0_map8_dt_source(reg_pipe0_map8_dt_source[5:0]), // Templated
					     .reg_pipe0_map9_dt_source(reg_pipe0_map9_dt_source[5:0]), // Templated
					     .reg_pipe0_map10_dt_source(reg_pipe0_map10_dt_source[5:0]), // Templated
					     .reg_pipe0_map11_dt_source(reg_pipe0_map11_dt_source[5:0]), // Templated
					     .reg_pipe0_map12_dt_source(reg_pipe0_map12_dt_source[5:0]), // Templated
					     .reg_pipe0_map13_dt_source(reg_pipe0_map13_dt_source[5:0]), // Templated
					     .reg_pipe0_map14_dt_source(reg_pipe0_map14_dt_source[5:0]), // Templated
					     .reg_pipe0_map15_dt_source(reg_pipe0_map15_dt_source[5:0]), // Templated
					     .reg_pipe0_map0_dt_dest(reg_pipe0_map0_dt_dest[5:0]), // Templated
					     .reg_pipe0_map1_dt_dest(reg_pipe0_map1_dt_dest[5:0]), // Templated
					     .reg_pipe0_map2_dt_dest(reg_pipe0_map2_dt_dest[5:0]), // Templated
					     .reg_pipe0_map3_dt_dest(reg_pipe0_map3_dt_dest[5:0]), // Templated
					     .reg_pipe0_map4_dt_dest(reg_pipe0_map4_dt_dest[5:0]), // Templated
					     .reg_pipe0_map5_dt_dest(reg_pipe0_map5_dt_dest[5:0]), // Templated
					     .reg_pipe0_map6_dt_dest(reg_pipe0_map6_dt_dest[5:0]), // Templated
					     .reg_pipe0_map7_dt_dest(reg_pipe0_map7_dt_dest[5:0]), // Templated
					     .reg_pipe0_map8_dt_dest(reg_pipe0_map8_dt_dest[5:0]), // Templated
					     .reg_pipe0_map9_dt_dest(reg_pipe0_map9_dt_dest[5:0]), // Templated
					     .reg_pipe0_map10_dt_dest(reg_pipe0_map10_dt_dest[5:0]), // Templated
					     .reg_pipe0_map11_dt_dest(reg_pipe0_map11_dt_dest[5:0]), // Templated
					     .reg_pipe0_map12_dt_dest(reg_pipe0_map12_dt_dest[5:0]), // Templated
					     .reg_pipe0_map13_dt_dest(reg_pipe0_map13_dt_dest[5:0]), // Templated
					     .reg_pipe0_map14_dt_dest(reg_pipe0_map14_dt_dest[5:0]), // Templated
					     .reg_pipe0_map15_dt_dest(reg_pipe0_map15_dt_dest[5:0]), // Templated
					     .pipe1_wr_mode	(pipe1_wr_mode[1:0]), // Templated
					     .reg_pipe1_stream_sel(reg_pipe1_stream_sel[1:0]), // Templated
					     .reg_pipe1_map_en	(reg_pipe1_map_en[15:0]), // Templated
					     .reg_pipe1_map0_aggr_id(reg_pipe1_map0_aggr_id[3:0]), // Templated
					     .reg_pipe1_map1_aggr_id(reg_pipe1_map1_aggr_id[3:0]), // Templated
					     .reg_pipe1_map2_aggr_id(reg_pipe1_map2_aggr_id[3:0]), // Templated
					     .reg_pipe1_map3_aggr_id(reg_pipe1_map3_aggr_id[3:0]), // Templated
					     .reg_pipe1_map4_aggr_id(reg_pipe1_map4_aggr_id[3:0]), // Templated
					     .reg_pipe1_map5_aggr_id(reg_pipe1_map5_aggr_id[3:0]), // Templated
					     .reg_pipe1_map6_aggr_id(reg_pipe1_map6_aggr_id[3:0]), // Templated
					     .reg_pipe1_map7_aggr_id(reg_pipe1_map7_aggr_id[3:0]), // Templated
					     .reg_pipe1_map8_aggr_id(reg_pipe1_map8_aggr_id[3:0]), // Templated
					     .reg_pipe1_map9_aggr_id(reg_pipe1_map9_aggr_id[3:0]), // Templated
					     .reg_pipe1_map10_aggr_id(reg_pipe1_map10_aggr_id[3:0]), // Templated
					     .reg_pipe1_map11_aggr_id(reg_pipe1_map11_aggr_id[3:0]), // Templated
					     .reg_pipe1_map12_aggr_id(reg_pipe1_map12_aggr_id[3:0]), // Templated
					     .reg_pipe1_map13_aggr_id(reg_pipe1_map13_aggr_id[3:0]), // Templated
					     .reg_pipe1_map14_aggr_id(reg_pipe1_map14_aggr_id[3:0]), // Templated
					     .reg_pipe1_map15_aggr_id(reg_pipe1_map15_aggr_id[3:0]), // Templated
					     .reg_pipe1_map0_vc_source(reg_pipe1_map0_vc_source[1:0]), // Templated
					     .reg_pipe1_map1_vc_source(reg_pipe1_map1_vc_source[1:0]), // Templated
					     .reg_pipe1_map2_vc_source(reg_pipe1_map2_vc_source[1:0]), // Templated
					     .reg_pipe1_map3_vc_source(reg_pipe1_map3_vc_source[1:0]), // Templated
					     .reg_pipe1_map4_vc_source(reg_pipe1_map4_vc_source[1:0]), // Templated
					     .reg_pipe1_map5_vc_source(reg_pipe1_map5_vc_source[1:0]), // Templated
					     .reg_pipe1_map6_vc_source(reg_pipe1_map6_vc_source[1:0]), // Templated
					     .reg_pipe1_map7_vc_source(reg_pipe1_map7_vc_source[1:0]), // Templated
					     .reg_pipe1_map8_vc_source(reg_pipe1_map8_vc_source[1:0]), // Templated
					     .reg_pipe1_map9_vc_source(reg_pipe1_map9_vc_source[1:0]), // Templated
					     .reg_pipe1_map10_vc_source(reg_pipe1_map10_vc_source[1:0]), // Templated
					     .reg_pipe1_map11_vc_source(reg_pipe1_map11_vc_source[1:0]), // Templated
					     .reg_pipe1_map12_vc_source(reg_pipe1_map12_vc_source[1:0]), // Templated
					     .reg_pipe1_map13_vc_source(reg_pipe1_map13_vc_source[1:0]), // Templated
					     .reg_pipe1_map14_vc_source(reg_pipe1_map14_vc_source[1:0]), // Templated
					     .reg_pipe1_map15_vc_source(reg_pipe1_map15_vc_source[1:0]), // Templated
					     .reg_pipe1_map0_vc_dest(reg_pipe1_map0_vc_dest[1:0]), // Templated
					     .reg_pipe1_map1_vc_dest(reg_pipe1_map1_vc_dest[1:0]), // Templated
					     .reg_pipe1_map2_vc_dest(reg_pipe1_map2_vc_dest[1:0]), // Templated
					     .reg_pipe1_map3_vc_dest(reg_pipe1_map3_vc_dest[1:0]), // Templated
					     .reg_pipe1_map4_vc_dest(reg_pipe1_map4_vc_dest[1:0]), // Templated
					     .reg_pipe1_map5_vc_dest(reg_pipe1_map5_vc_dest[1:0]), // Templated
					     .reg_pipe1_map6_vc_dest(reg_pipe1_map6_vc_dest[1:0]), // Templated
					     .reg_pipe1_map7_vc_dest(reg_pipe1_map7_vc_dest[1:0]), // Templated
					     .reg_pipe1_map8_vc_dest(reg_pipe1_map8_vc_dest[1:0]), // Templated
					     .reg_pipe1_map9_vc_dest(reg_pipe1_map9_vc_dest[1:0]), // Templated
					     .reg_pipe1_map10_vc_dest(reg_pipe1_map10_vc_dest[1:0]), // Templated
					     .reg_pipe1_map11_vc_dest(reg_pipe1_map11_vc_dest[1:0]), // Templated
					     .reg_pipe1_map12_vc_dest(reg_pipe1_map12_vc_dest[1:0]), // Templated
					     .reg_pipe1_map13_vc_dest(reg_pipe1_map13_vc_dest[1:0]), // Templated
					     .reg_pipe1_map14_vc_dest(reg_pipe1_map14_vc_dest[1:0]), // Templated
					     .reg_pipe1_map15_vc_dest(reg_pipe1_map15_vc_dest[1:0]), // Templated
					     .reg_pipe1_map0_dt_source(reg_pipe1_map0_dt_source[5:0]), // Templated
					     .reg_pipe1_map1_dt_source(reg_pipe1_map1_dt_source[5:0]), // Templated
					     .reg_pipe1_map2_dt_source(reg_pipe1_map2_dt_source[5:0]), // Templated
					     .reg_pipe1_map3_dt_source(reg_pipe1_map3_dt_source[5:0]), // Templated
					     .reg_pipe1_map4_dt_source(reg_pipe1_map4_dt_source[5:0]), // Templated
					     .reg_pipe1_map5_dt_source(reg_pipe1_map5_dt_source[5:0]), // Templated
					     .reg_pipe1_map6_dt_source(reg_pipe1_map6_dt_source[5:0]), // Templated
					     .reg_pipe1_map7_dt_source(reg_pipe1_map7_dt_source[5:0]), // Templated
					     .reg_pipe1_map8_dt_source(reg_pipe1_map8_dt_source[5:0]), // Templated
					     .reg_pipe1_map9_dt_source(reg_pipe1_map9_dt_source[5:0]), // Templated
					     .reg_pipe1_map10_dt_source(reg_pipe1_map10_dt_source[5:0]), // Templated
					     .reg_pipe1_map11_dt_source(reg_pipe1_map11_dt_source[5:0]), // Templated
					     .reg_pipe1_map12_dt_source(reg_pipe1_map12_dt_source[5:0]), // Templated
					     .reg_pipe1_map13_dt_source(reg_pipe1_map13_dt_source[5:0]), // Templated
					     .reg_pipe1_map14_dt_source(reg_pipe1_map14_dt_source[5:0]), // Templated
					     .reg_pipe1_map15_dt_source(reg_pipe1_map15_dt_source[5:0]), // Templated
					     .reg_pipe1_map0_dt_dest(reg_pipe1_map0_dt_dest[5:0]), // Templated
					     .reg_pipe1_map1_dt_dest(reg_pipe1_map1_dt_dest[5:0]), // Templated
					     .reg_pipe1_map2_dt_dest(reg_pipe1_map2_dt_dest[5:0]), // Templated
					     .reg_pipe1_map3_dt_dest(reg_pipe1_map3_dt_dest[5:0]), // Templated
					     .reg_pipe1_map4_dt_dest(reg_pipe1_map4_dt_dest[5:0]), // Templated
					     .reg_pipe1_map5_dt_dest(reg_pipe1_map5_dt_dest[5:0]), // Templated
					     .reg_pipe1_map6_dt_dest(reg_pipe1_map6_dt_dest[5:0]), // Templated
					     .reg_pipe1_map7_dt_dest(reg_pipe1_map7_dt_dest[5:0]), // Templated
					     .reg_pipe1_map8_dt_dest(reg_pipe1_map8_dt_dest[5:0]), // Templated
					     .reg_pipe1_map9_dt_dest(reg_pipe1_map9_dt_dest[5:0]), // Templated
					     .reg_pipe1_map10_dt_dest(reg_pipe1_map10_dt_dest[5:0]), // Templated
					     .reg_pipe1_map11_dt_dest(reg_pipe1_map11_dt_dest[5:0]), // Templated
					     .reg_pipe1_map12_dt_dest(reg_pipe1_map12_dt_dest[5:0]), // Templated
					     .reg_pipe1_map13_dt_dest(reg_pipe1_map13_dt_dest[5:0]), // Templated
					     .reg_pipe1_map14_dt_dest(reg_pipe1_map14_dt_dest[5:0]), // Templated
					     .reg_pipe1_map15_dt_dest(reg_pipe1_map15_dt_dest[5:0]), // Templated
					     .pipe2_wr_mode	(pipe2_wr_mode[1:0]), // Templated
					     .reg_pipe2_stream_sel(reg_pipe2_stream_sel[1:0]), // Templated
					     .reg_pipe2_map_en	(reg_pipe2_map_en[15:0]), // Templated
					     .reg_pipe2_map0_aggr_id(reg_pipe2_map0_aggr_id[3:0]), // Templated
					     .reg_pipe2_map1_aggr_id(reg_pipe2_map1_aggr_id[3:0]), // Templated
					     .reg_pipe2_map2_aggr_id(reg_pipe2_map2_aggr_id[3:0]), // Templated
					     .reg_pipe2_map3_aggr_id(reg_pipe2_map3_aggr_id[3:0]), // Templated
					     .reg_pipe2_map4_aggr_id(reg_pipe2_map4_aggr_id[3:0]), // Templated
					     .reg_pipe2_map5_aggr_id(reg_pipe2_map5_aggr_id[3:0]), // Templated
					     .reg_pipe2_map6_aggr_id(reg_pipe2_map6_aggr_id[3:0]), // Templated
					     .reg_pipe2_map7_aggr_id(reg_pipe2_map7_aggr_id[3:0]), // Templated
					     .reg_pipe2_map8_aggr_id(reg_pipe2_map8_aggr_id[3:0]), // Templated
					     .reg_pipe2_map9_aggr_id(reg_pipe2_map9_aggr_id[3:0]), // Templated
					     .reg_pipe2_map10_aggr_id(reg_pipe2_map10_aggr_id[3:0]), // Templated
					     .reg_pipe2_map11_aggr_id(reg_pipe2_map11_aggr_id[3:0]), // Templated
					     .reg_pipe2_map12_aggr_id(reg_pipe2_map12_aggr_id[3:0]), // Templated
					     .reg_pipe2_map13_aggr_id(reg_pipe2_map13_aggr_id[3:0]), // Templated
					     .reg_pipe2_map14_aggr_id(reg_pipe2_map14_aggr_id[3:0]), // Templated
					     .reg_pipe2_map15_aggr_id(reg_pipe2_map15_aggr_id[3:0]), // Templated
					     .reg_pipe2_map0_vc_source(reg_pipe2_map0_vc_source[1:0]), // Templated
					     .reg_pipe2_map1_vc_source(reg_pipe2_map1_vc_source[1:0]), // Templated
					     .reg_pipe2_map2_vc_source(reg_pipe2_map2_vc_source[1:0]), // Templated
					     .reg_pipe2_map3_vc_source(reg_pipe2_map3_vc_source[1:0]), // Templated
					     .reg_pipe2_map4_vc_source(reg_pipe2_map4_vc_source[1:0]), // Templated
					     .reg_pipe2_map5_vc_source(reg_pipe2_map5_vc_source[1:0]), // Templated
					     .reg_pipe2_map6_vc_source(reg_pipe2_map6_vc_source[1:0]), // Templated
					     .reg_pipe2_map7_vc_source(reg_pipe2_map7_vc_source[1:0]), // Templated
					     .reg_pipe2_map8_vc_source(reg_pipe2_map8_vc_source[1:0]), // Templated
					     .reg_pipe2_map9_vc_source(reg_pipe2_map9_vc_source[1:0]), // Templated
					     .reg_pipe2_map10_vc_source(reg_pipe2_map10_vc_source[1:0]), // Templated
					     .reg_pipe2_map11_vc_source(reg_pipe2_map11_vc_source[1:0]), // Templated
					     .reg_pipe2_map12_vc_source(reg_pipe2_map12_vc_source[1:0]), // Templated
					     .reg_pipe2_map13_vc_source(reg_pipe2_map13_vc_source[1:0]), // Templated
					     .reg_pipe2_map14_vc_source(reg_pipe2_map14_vc_source[1:0]), // Templated
					     .reg_pipe2_map15_vc_source(reg_pipe2_map15_vc_source[1:0]), // Templated
					     .reg_pipe2_map0_vc_dest(reg_pipe2_map0_vc_dest[1:0]), // Templated
					     .reg_pipe2_map1_vc_dest(reg_pipe2_map1_vc_dest[1:0]), // Templated
					     .reg_pipe2_map2_vc_dest(reg_pipe2_map2_vc_dest[1:0]), // Templated
					     .reg_pipe2_map3_vc_dest(reg_pipe2_map3_vc_dest[1:0]), // Templated
					     .reg_pipe2_map4_vc_dest(reg_pipe2_map4_vc_dest[1:0]), // Templated
					     .reg_pipe2_map5_vc_dest(reg_pipe2_map5_vc_dest[1:0]), // Templated
					     .reg_pipe2_map6_vc_dest(reg_pipe2_map6_vc_dest[1:0]), // Templated
					     .reg_pipe2_map7_vc_dest(reg_pipe2_map7_vc_dest[1:0]), // Templated
					     .reg_pipe2_map8_vc_dest(reg_pipe2_map8_vc_dest[1:0]), // Templated
					     .reg_pipe2_map9_vc_dest(reg_pipe2_map9_vc_dest[1:0]), // Templated
					     .reg_pipe2_map10_vc_dest(reg_pipe2_map10_vc_dest[1:0]), // Templated
					     .reg_pipe2_map11_vc_dest(reg_pipe2_map11_vc_dest[1:0]), // Templated
					     .reg_pipe2_map12_vc_dest(reg_pipe2_map12_vc_dest[1:0]), // Templated
					     .reg_pipe2_map13_vc_dest(reg_pipe2_map13_vc_dest[1:0]), // Templated
					     .reg_pipe2_map14_vc_dest(reg_pipe2_map14_vc_dest[1:0]), // Templated
					     .reg_pipe2_map15_vc_dest(reg_pipe2_map15_vc_dest[1:0]), // Templated
					     .reg_pipe2_map0_dt_source(reg_pipe2_map0_dt_source[5:0]), // Templated
					     .reg_pipe2_map1_dt_source(reg_pipe2_map1_dt_source[5:0]), // Templated
					     .reg_pipe2_map2_dt_source(reg_pipe2_map2_dt_source[5:0]), // Templated
					     .reg_pipe2_map3_dt_source(reg_pipe2_map3_dt_source[5:0]), // Templated
					     .reg_pipe2_map4_dt_source(reg_pipe2_map4_dt_source[5:0]), // Templated
					     .reg_pipe2_map5_dt_source(reg_pipe2_map5_dt_source[5:0]), // Templated
					     .reg_pipe2_map6_dt_source(reg_pipe2_map6_dt_source[5:0]), // Templated
					     .reg_pipe2_map7_dt_source(reg_pipe2_map7_dt_source[5:0]), // Templated
					     .reg_pipe2_map8_dt_source(reg_pipe2_map8_dt_source[5:0]), // Templated
					     .reg_pipe2_map9_dt_source(reg_pipe2_map9_dt_source[5:0]), // Templated
					     .reg_pipe2_map10_dt_source(reg_pipe2_map10_dt_source[5:0]), // Templated
					     .reg_pipe2_map11_dt_source(reg_pipe2_map11_dt_source[5:0]), // Templated
					     .reg_pipe2_map12_dt_source(reg_pipe2_map12_dt_source[5:0]), // Templated
					     .reg_pipe2_map13_dt_source(reg_pipe2_map13_dt_source[5:0]), // Templated
					     .reg_pipe2_map14_dt_source(reg_pipe2_map14_dt_source[5:0]), // Templated
					     .reg_pipe2_map15_dt_source(reg_pipe2_map15_dt_source[5:0]), // Templated
					     .reg_pipe2_map0_dt_dest(reg_pipe2_map0_dt_dest[5:0]), // Templated
					     .reg_pipe2_map1_dt_dest(reg_pipe2_map1_dt_dest[5:0]), // Templated
					     .reg_pipe2_map2_dt_dest(reg_pipe2_map2_dt_dest[5:0]), // Templated
					     .reg_pipe2_map3_dt_dest(reg_pipe2_map3_dt_dest[5:0]), // Templated
					     .reg_pipe2_map4_dt_dest(reg_pipe2_map4_dt_dest[5:0]), // Templated
					     .reg_pipe2_map5_dt_dest(reg_pipe2_map5_dt_dest[5:0]), // Templated
					     .reg_pipe2_map6_dt_dest(reg_pipe2_map6_dt_dest[5:0]), // Templated
					     .reg_pipe2_map7_dt_dest(reg_pipe2_map7_dt_dest[5:0]), // Templated
					     .reg_pipe2_map8_dt_dest(reg_pipe2_map8_dt_dest[5:0]), // Templated
					     .reg_pipe2_map9_dt_dest(reg_pipe2_map9_dt_dest[5:0]), // Templated
					     .reg_pipe2_map10_dt_dest(reg_pipe2_map10_dt_dest[5:0]), // Templated
					     .reg_pipe2_map11_dt_dest(reg_pipe2_map11_dt_dest[5:0]), // Templated
					     .reg_pipe2_map12_dt_dest(reg_pipe2_map12_dt_dest[5:0]), // Templated
					     .reg_pipe2_map13_dt_dest(reg_pipe2_map13_dt_dest[5:0]), // Templated
					     .reg_pipe2_map14_dt_dest(reg_pipe2_map14_dt_dest[5:0]), // Templated
					     .reg_pipe2_map15_dt_dest(reg_pipe2_map15_dt_dest[5:0]), // Templated
					     .pipe3_wr_mode	(pipe3_wr_mode[1:0]), // Templated
					     .reg_pipe3_stream_sel(reg_pipe3_stream_sel[1:0]), // Templated
					     .reg_pipe3_map_en	(reg_pipe3_map_en[15:0]), // Templated
					     .reg_pipe3_map0_aggr_id(reg_pipe3_map0_aggr_id[3:0]), // Templated
					     .reg_pipe3_map1_aggr_id(reg_pipe3_map1_aggr_id[3:0]), // Templated
					     .reg_pipe3_map2_aggr_id(reg_pipe3_map2_aggr_id[3:0]), // Templated
					     .reg_pipe3_map3_aggr_id(reg_pipe3_map3_aggr_id[3:0]), // Templated
					     .reg_pipe3_map4_aggr_id(reg_pipe3_map4_aggr_id[3:0]), // Templated
					     .reg_pipe3_map5_aggr_id(reg_pipe3_map5_aggr_id[3:0]), // Templated
					     .reg_pipe3_map6_aggr_id(reg_pipe3_map6_aggr_id[3:0]), // Templated
					     .reg_pipe3_map7_aggr_id(reg_pipe3_map7_aggr_id[3:0]), // Templated
					     .reg_pipe3_map8_aggr_id(reg_pipe3_map8_aggr_id[3:0]), // Templated
					     .reg_pipe3_map9_aggr_id(reg_pipe3_map9_aggr_id[3:0]), // Templated
					     .reg_pipe3_map10_aggr_id(reg_pipe3_map10_aggr_id[3:0]), // Templated
					     .reg_pipe3_map11_aggr_id(reg_pipe3_map11_aggr_id[3:0]), // Templated
					     .reg_pipe3_map12_aggr_id(reg_pipe3_map12_aggr_id[3:0]), // Templated
					     .reg_pipe3_map13_aggr_id(reg_pipe3_map13_aggr_id[3:0]), // Templated
					     .reg_pipe3_map14_aggr_id(reg_pipe3_map14_aggr_id[3:0]), // Templated
					     .reg_pipe3_map15_aggr_id(reg_pipe3_map15_aggr_id[3:0]), // Templated
					     .reg_pipe3_map0_vc_source(reg_pipe3_map0_vc_source[1:0]), // Templated
					     .reg_pipe3_map1_vc_source(reg_pipe3_map1_vc_source[1:0]), // Templated
					     .reg_pipe3_map2_vc_source(reg_pipe3_map2_vc_source[1:0]), // Templated
					     .reg_pipe3_map3_vc_source(reg_pipe3_map3_vc_source[1:0]), // Templated
					     .reg_pipe3_map4_vc_source(reg_pipe3_map4_vc_source[1:0]), // Templated
					     .reg_pipe3_map5_vc_source(reg_pipe3_map5_vc_source[1:0]), // Templated
					     .reg_pipe3_map6_vc_source(reg_pipe3_map6_vc_source[1:0]), // Templated
					     .reg_pipe3_map7_vc_source(reg_pipe3_map7_vc_source[1:0]), // Templated
					     .reg_pipe3_map8_vc_source(reg_pipe3_map8_vc_source[1:0]), // Templated
					     .reg_pipe3_map9_vc_source(reg_pipe3_map9_vc_source[1:0]), // Templated
					     .reg_pipe3_map10_vc_source(reg_pipe3_map10_vc_source[1:0]), // Templated
					     .reg_pipe3_map11_vc_source(reg_pipe3_map11_vc_source[1:0]), // Templated
					     .reg_pipe3_map12_vc_source(reg_pipe3_map12_vc_source[1:0]), // Templated
					     .reg_pipe3_map13_vc_source(reg_pipe3_map13_vc_source[1:0]), // Templated
					     .reg_pipe3_map14_vc_source(reg_pipe3_map14_vc_source[1:0]), // Templated
					     .reg_pipe3_map15_vc_source(reg_pipe3_map15_vc_source[1:0]), // Templated
					     .reg_pipe3_map0_vc_dest(reg_pipe3_map0_vc_dest[1:0]), // Templated
					     .reg_pipe3_map1_vc_dest(reg_pipe3_map1_vc_dest[1:0]), // Templated
					     .reg_pipe3_map2_vc_dest(reg_pipe3_map2_vc_dest[1:0]), // Templated
					     .reg_pipe3_map3_vc_dest(reg_pipe3_map3_vc_dest[1:0]), // Templated
					     .reg_pipe3_map4_vc_dest(reg_pipe3_map4_vc_dest[1:0]), // Templated
					     .reg_pipe3_map5_vc_dest(reg_pipe3_map5_vc_dest[1:0]), // Templated
					     .reg_pipe3_map6_vc_dest(reg_pipe3_map6_vc_dest[1:0]), // Templated
					     .reg_pipe3_map7_vc_dest(reg_pipe3_map7_vc_dest[1:0]), // Templated
					     .reg_pipe3_map8_vc_dest(reg_pipe3_map8_vc_dest[1:0]), // Templated
					     .reg_pipe3_map9_vc_dest(reg_pipe3_map9_vc_dest[1:0]), // Templated
					     .reg_pipe3_map10_vc_dest(reg_pipe3_map10_vc_dest[1:0]), // Templated
					     .reg_pipe3_map11_vc_dest(reg_pipe3_map11_vc_dest[1:0]), // Templated
					     .reg_pipe3_map12_vc_dest(reg_pipe3_map12_vc_dest[1:0]), // Templated
					     .reg_pipe3_map13_vc_dest(reg_pipe3_map13_vc_dest[1:0]), // Templated
					     .reg_pipe3_map14_vc_dest(reg_pipe3_map14_vc_dest[1:0]), // Templated
					     .reg_pipe3_map15_vc_dest(reg_pipe3_map15_vc_dest[1:0]), // Templated
					     .reg_pipe3_map0_dt_source(reg_pipe3_map0_dt_source[5:0]), // Templated
					     .reg_pipe3_map1_dt_source(reg_pipe3_map1_dt_source[5:0]), // Templated
					     .reg_pipe3_map2_dt_source(reg_pipe3_map2_dt_source[5:0]), // Templated
					     .reg_pipe3_map3_dt_source(reg_pipe3_map3_dt_source[5:0]), // Templated
					     .reg_pipe3_map4_dt_source(reg_pipe3_map4_dt_source[5:0]), // Templated
					     .reg_pipe3_map5_dt_source(reg_pipe3_map5_dt_source[5:0]), // Templated
					     .reg_pipe3_map6_dt_source(reg_pipe3_map6_dt_source[5:0]), // Templated
					     .reg_pipe3_map7_dt_source(reg_pipe3_map7_dt_source[5:0]), // Templated
					     .reg_pipe3_map8_dt_source(reg_pipe3_map8_dt_source[5:0]), // Templated
					     .reg_pipe3_map9_dt_source(reg_pipe3_map9_dt_source[5:0]), // Templated
					     .reg_pipe3_map10_dt_source(reg_pipe3_map10_dt_source[5:0]), // Templated
					     .reg_pipe3_map11_dt_source(reg_pipe3_map11_dt_source[5:0]), // Templated
					     .reg_pipe3_map12_dt_source(reg_pipe3_map12_dt_source[5:0]), // Templated
					     .reg_pipe3_map13_dt_source(reg_pipe3_map13_dt_source[5:0]), // Templated
					     .reg_pipe3_map14_dt_source(reg_pipe3_map14_dt_source[5:0]), // Templated
					     .reg_pipe3_map15_dt_source(reg_pipe3_map15_dt_source[5:0]), // Templated
					     .reg_pipe3_map0_dt_dest(reg_pipe3_map0_dt_dest[5:0]), // Templated
					     .reg_pipe3_map1_dt_dest(reg_pipe3_map1_dt_dest[5:0]), // Templated
					     .reg_pipe3_map2_dt_dest(reg_pipe3_map2_dt_dest[5:0]), // Templated
					     .reg_pipe3_map3_dt_dest(reg_pipe3_map3_dt_dest[5:0]), // Templated
					     .reg_pipe3_map4_dt_dest(reg_pipe3_map4_dt_dest[5:0]), // Templated
					     .reg_pipe3_map5_dt_dest(reg_pipe3_map5_dt_dest[5:0]), // Templated
					     .reg_pipe3_map6_dt_dest(reg_pipe3_map6_dt_dest[5:0]), // Templated
					     .reg_pipe3_map7_dt_dest(reg_pipe3_map7_dt_dest[5:0]), // Templated
					     .reg_pipe3_map8_dt_dest(reg_pipe3_map8_dt_dest[5:0]), // Templated
					     .reg_pipe3_map9_dt_dest(reg_pipe3_map9_dt_dest[5:0]), // Templated
					     .reg_pipe3_map10_dt_dest(reg_pipe3_map10_dt_dest[5:0]), // Templated
					     .reg_pipe3_map11_dt_dest(reg_pipe3_map11_dt_dest[5:0]), // Templated
					     .reg_pipe3_map12_dt_dest(reg_pipe3_map12_dt_dest[5:0]), // Templated
					     .reg_pipe3_map13_dt_dest(reg_pipe3_map13_dt_dest[5:0]), // Templated
					     .reg_pipe3_map14_dt_dest(reg_pipe3_map14_dt_dest[5:0]), // Templated
					     .reg_pipe3_map15_dt_dest(reg_pipe3_map15_dt_dest[5:0]), // Templated
					     .pipe4_wr_mode	(pipe4_wr_mode[1:0]), // Templated
					     .reg_pipe4_stream_sel(reg_pipe4_stream_sel[1:0]), // Templated
					     .reg_pipe4_map_en	(reg_pipe4_map_en[15:0]), // Templated
					     .reg_pipe4_map0_aggr_id(reg_pipe4_map0_aggr_id[3:0]), // Templated
					     .reg_pipe4_map1_aggr_id(reg_pipe4_map1_aggr_id[3:0]), // Templated
					     .reg_pipe4_map2_aggr_id(reg_pipe4_map2_aggr_id[3:0]), // Templated
					     .reg_pipe4_map3_aggr_id(reg_pipe4_map3_aggr_id[3:0]), // Templated
					     .reg_pipe4_map4_aggr_id(reg_pipe4_map4_aggr_id[3:0]), // Templated
					     .reg_pipe4_map5_aggr_id(reg_pipe4_map5_aggr_id[3:0]), // Templated
					     .reg_pipe4_map6_aggr_id(reg_pipe4_map6_aggr_id[3:0]), // Templated
					     .reg_pipe4_map7_aggr_id(reg_pipe4_map7_aggr_id[3:0]), // Templated
					     .reg_pipe4_map8_aggr_id(reg_pipe4_map8_aggr_id[3:0]), // Templated
					     .reg_pipe4_map9_aggr_id(reg_pipe4_map9_aggr_id[3:0]), // Templated
					     .reg_pipe4_map10_aggr_id(reg_pipe4_map10_aggr_id[3:0]), // Templated
					     .reg_pipe4_map11_aggr_id(reg_pipe4_map11_aggr_id[3:0]), // Templated
					     .reg_pipe4_map12_aggr_id(reg_pipe4_map12_aggr_id[3:0]), // Templated
					     .reg_pipe4_map13_aggr_id(reg_pipe4_map13_aggr_id[3:0]), // Templated
					     .reg_pipe4_map14_aggr_id(reg_pipe4_map14_aggr_id[3:0]), // Templated
					     .reg_pipe4_map15_aggr_id(reg_pipe4_map15_aggr_id[3:0]), // Templated
					     .reg_pipe4_map0_vc_source(reg_pipe4_map0_vc_source[1:0]), // Templated
					     .reg_pipe4_map1_vc_source(reg_pipe4_map1_vc_source[1:0]), // Templated
					     .reg_pipe4_map2_vc_source(reg_pipe4_map2_vc_source[1:0]), // Templated
					     .reg_pipe4_map3_vc_source(reg_pipe4_map3_vc_source[1:0]), // Templated
					     .reg_pipe4_map4_vc_source(reg_pipe4_map4_vc_source[1:0]), // Templated
					     .reg_pipe4_map5_vc_source(reg_pipe4_map5_vc_source[1:0]), // Templated
					     .reg_pipe4_map6_vc_source(reg_pipe4_map6_vc_source[1:0]), // Templated
					     .reg_pipe4_map7_vc_source(reg_pipe4_map7_vc_source[1:0]), // Templated
					     .reg_pipe4_map8_vc_source(reg_pipe4_map8_vc_source[1:0]), // Templated
					     .reg_pipe4_map9_vc_source(reg_pipe4_map9_vc_source[1:0]), // Templated
					     .reg_pipe4_map10_vc_source(reg_pipe4_map10_vc_source[1:0]), // Templated
					     .reg_pipe4_map11_vc_source(reg_pipe4_map11_vc_source[1:0]), // Templated
					     .reg_pipe4_map12_vc_source(reg_pipe4_map12_vc_source[1:0]), // Templated
					     .reg_pipe4_map13_vc_source(reg_pipe4_map13_vc_source[1:0]), // Templated
					     .reg_pipe4_map14_vc_source(reg_pipe4_map14_vc_source[1:0]), // Templated
					     .reg_pipe4_map15_vc_source(reg_pipe4_map15_vc_source[1:0]), // Templated
					     .reg_pipe4_map0_vc_dest(reg_pipe4_map0_vc_dest[1:0]), // Templated
					     .reg_pipe4_map1_vc_dest(reg_pipe4_map1_vc_dest[1:0]), // Templated
					     .reg_pipe4_map2_vc_dest(reg_pipe4_map2_vc_dest[1:0]), // Templated
					     .reg_pipe4_map3_vc_dest(reg_pipe4_map3_vc_dest[1:0]), // Templated
					     .reg_pipe4_map4_vc_dest(reg_pipe4_map4_vc_dest[1:0]), // Templated
					     .reg_pipe4_map5_vc_dest(reg_pipe4_map5_vc_dest[1:0]), // Templated
					     .reg_pipe4_map6_vc_dest(reg_pipe4_map6_vc_dest[1:0]), // Templated
					     .reg_pipe4_map7_vc_dest(reg_pipe4_map7_vc_dest[1:0]), // Templated
					     .reg_pipe4_map8_vc_dest(reg_pipe4_map8_vc_dest[1:0]), // Templated
					     .reg_pipe4_map9_vc_dest(reg_pipe4_map9_vc_dest[1:0]), // Templated
					     .reg_pipe4_map10_vc_dest(reg_pipe4_map10_vc_dest[1:0]), // Templated
					     .reg_pipe4_map11_vc_dest(reg_pipe4_map11_vc_dest[1:0]), // Templated
					     .reg_pipe4_map12_vc_dest(reg_pipe4_map12_vc_dest[1:0]), // Templated
					     .reg_pipe4_map13_vc_dest(reg_pipe4_map13_vc_dest[1:0]), // Templated
					     .reg_pipe4_map14_vc_dest(reg_pipe4_map14_vc_dest[1:0]), // Templated
					     .reg_pipe4_map15_vc_dest(reg_pipe4_map15_vc_dest[1:0]), // Templated
					     .reg_pipe4_map0_dt_source(reg_pipe4_map0_dt_source[5:0]), // Templated
					     .reg_pipe4_map1_dt_source(reg_pipe4_map1_dt_source[5:0]), // Templated
					     .reg_pipe4_map2_dt_source(reg_pipe4_map2_dt_source[5:0]), // Templated
					     .reg_pipe4_map3_dt_source(reg_pipe4_map3_dt_source[5:0]), // Templated
					     .reg_pipe4_map4_dt_source(reg_pipe4_map4_dt_source[5:0]), // Templated
					     .reg_pipe4_map5_dt_source(reg_pipe4_map5_dt_source[5:0]), // Templated
					     .reg_pipe4_map6_dt_source(reg_pipe4_map6_dt_source[5:0]), // Templated
					     .reg_pipe4_map7_dt_source(reg_pipe4_map7_dt_source[5:0]), // Templated
					     .reg_pipe4_map8_dt_source(reg_pipe4_map8_dt_source[5:0]), // Templated
					     .reg_pipe4_map9_dt_source(reg_pipe4_map9_dt_source[5:0]), // Templated
					     .reg_pipe4_map10_dt_source(reg_pipe4_map10_dt_source[5:0]), // Templated
					     .reg_pipe4_map11_dt_source(reg_pipe4_map11_dt_source[5:0]), // Templated
					     .reg_pipe4_map12_dt_source(reg_pipe4_map12_dt_source[5:0]), // Templated
					     .reg_pipe4_map13_dt_source(reg_pipe4_map13_dt_source[5:0]), // Templated
					     .reg_pipe4_map14_dt_source(reg_pipe4_map14_dt_source[5:0]), // Templated
					     .reg_pipe4_map15_dt_source(reg_pipe4_map15_dt_source[5:0]), // Templated
					     .reg_pipe4_map0_dt_dest(reg_pipe4_map0_dt_dest[5:0]), // Templated
					     .reg_pipe4_map1_dt_dest(reg_pipe4_map1_dt_dest[5:0]), // Templated
					     .reg_pipe4_map2_dt_dest(reg_pipe4_map2_dt_dest[5:0]), // Templated
					     .reg_pipe4_map3_dt_dest(reg_pipe4_map3_dt_dest[5:0]), // Templated
					     .reg_pipe4_map4_dt_dest(reg_pipe4_map4_dt_dest[5:0]), // Templated
					     .reg_pipe4_map5_dt_dest(reg_pipe4_map5_dt_dest[5:0]), // Templated
					     .reg_pipe4_map6_dt_dest(reg_pipe4_map6_dt_dest[5:0]), // Templated
					     .reg_pipe4_map7_dt_dest(reg_pipe4_map7_dt_dest[5:0]), // Templated
					     .reg_pipe4_map8_dt_dest(reg_pipe4_map8_dt_dest[5:0]), // Templated
					     .reg_pipe4_map9_dt_dest(reg_pipe4_map9_dt_dest[5:0]), // Templated
					     .reg_pipe4_map10_dt_dest(reg_pipe4_map10_dt_dest[5:0]), // Templated
					     .reg_pipe4_map11_dt_dest(reg_pipe4_map11_dt_dest[5:0]), // Templated
					     .reg_pipe4_map12_dt_dest(reg_pipe4_map12_dt_dest[5:0]), // Templated
					     .reg_pipe4_map13_dt_dest(reg_pipe4_map13_dt_dest[5:0]), // Templated
					     .reg_pipe4_map14_dt_dest(reg_pipe4_map14_dt_dest[5:0]), // Templated
					     .reg_pipe4_map15_dt_dest(reg_pipe4_map15_dt_dest[5:0]), // Templated
					     .pipe5_wr_mode	(pipe5_wr_mode[1:0]), // Templated
					     .reg_pipe5_stream_sel(reg_pipe5_stream_sel[1:0]), // Templated
					     .reg_pipe5_map_en	(reg_pipe5_map_en[15:0]), // Templated
					     .reg_pipe5_map0_aggr_id(reg_pipe5_map0_aggr_id[3:0]), // Templated
					     .reg_pipe5_map1_aggr_id(reg_pipe5_map1_aggr_id[3:0]), // Templated
					     .reg_pipe5_map2_aggr_id(reg_pipe5_map2_aggr_id[3:0]), // Templated
					     .reg_pipe5_map3_aggr_id(reg_pipe5_map3_aggr_id[3:0]), // Templated
					     .reg_pipe5_map4_aggr_id(reg_pipe5_map4_aggr_id[3:0]), // Templated
					     .reg_pipe5_map5_aggr_id(reg_pipe5_map5_aggr_id[3:0]), // Templated
					     .reg_pipe5_map6_aggr_id(reg_pipe5_map6_aggr_id[3:0]), // Templated
					     .reg_pipe5_map7_aggr_id(reg_pipe5_map7_aggr_id[3:0]), // Templated
					     .reg_pipe5_map8_aggr_id(reg_pipe5_map8_aggr_id[3:0]), // Templated
					     .reg_pipe5_map9_aggr_id(reg_pipe5_map9_aggr_id[3:0]), // Templated
					     .reg_pipe5_map10_aggr_id(reg_pipe5_map10_aggr_id[3:0]), // Templated
					     .reg_pipe5_map11_aggr_id(reg_pipe5_map11_aggr_id[3:0]), // Templated
					     .reg_pipe5_map12_aggr_id(reg_pipe5_map12_aggr_id[3:0]), // Templated
					     .reg_pipe5_map13_aggr_id(reg_pipe5_map13_aggr_id[3:0]), // Templated
					     .reg_pipe5_map14_aggr_id(reg_pipe5_map14_aggr_id[3:0]), // Templated
					     .reg_pipe5_map15_aggr_id(reg_pipe5_map15_aggr_id[3:0]), // Templated
					     .reg_pipe5_map0_vc_source(reg_pipe5_map0_vc_source[1:0]), // Templated
					     .reg_pipe5_map1_vc_source(reg_pipe5_map1_vc_source[1:0]), // Templated
					     .reg_pipe5_map2_vc_source(reg_pipe5_map2_vc_source[1:0]), // Templated
					     .reg_pipe5_map3_vc_source(reg_pipe5_map3_vc_source[1:0]), // Templated
					     .reg_pipe5_map4_vc_source(reg_pipe5_map4_vc_source[1:0]), // Templated
					     .reg_pipe5_map5_vc_source(reg_pipe5_map5_vc_source[1:0]), // Templated
					     .reg_pipe5_map6_vc_source(reg_pipe5_map6_vc_source[1:0]), // Templated
					     .reg_pipe5_map7_vc_source(reg_pipe5_map7_vc_source[1:0]), // Templated
					     .reg_pipe5_map8_vc_source(reg_pipe5_map8_vc_source[1:0]), // Templated
					     .reg_pipe5_map9_vc_source(reg_pipe5_map9_vc_source[1:0]), // Templated
					     .reg_pipe5_map10_vc_source(reg_pipe5_map10_vc_source[1:0]), // Templated
					     .reg_pipe5_map11_vc_source(reg_pipe5_map11_vc_source[1:0]), // Templated
					     .reg_pipe5_map12_vc_source(reg_pipe5_map12_vc_source[1:0]), // Templated
					     .reg_pipe5_map13_vc_source(reg_pipe5_map13_vc_source[1:0]), // Templated
					     .reg_pipe5_map14_vc_source(reg_pipe5_map14_vc_source[1:0]), // Templated
					     .reg_pipe5_map15_vc_source(reg_pipe5_map15_vc_source[1:0]), // Templated
					     .reg_pipe5_map0_vc_dest(reg_pipe5_map0_vc_dest[1:0]), // Templated
					     .reg_pipe5_map1_vc_dest(reg_pipe5_map1_vc_dest[1:0]), // Templated
					     .reg_pipe5_map2_vc_dest(reg_pipe5_map2_vc_dest[1:0]), // Templated
					     .reg_pipe5_map3_vc_dest(reg_pipe5_map3_vc_dest[1:0]), // Templated
					     .reg_pipe5_map4_vc_dest(reg_pipe5_map4_vc_dest[1:0]), // Templated
					     .reg_pipe5_map5_vc_dest(reg_pipe5_map5_vc_dest[1:0]), // Templated
					     .reg_pipe5_map6_vc_dest(reg_pipe5_map6_vc_dest[1:0]), // Templated
					     .reg_pipe5_map7_vc_dest(reg_pipe5_map7_vc_dest[1:0]), // Templated
					     .reg_pipe5_map8_vc_dest(reg_pipe5_map8_vc_dest[1:0]), // Templated
					     .reg_pipe5_map9_vc_dest(reg_pipe5_map9_vc_dest[1:0]), // Templated
					     .reg_pipe5_map10_vc_dest(reg_pipe5_map10_vc_dest[1:0]), // Templated
					     .reg_pipe5_map11_vc_dest(reg_pipe5_map11_vc_dest[1:0]), // Templated
					     .reg_pipe5_map12_vc_dest(reg_pipe5_map12_vc_dest[1:0]), // Templated
					     .reg_pipe5_map13_vc_dest(reg_pipe5_map13_vc_dest[1:0]), // Templated
					     .reg_pipe5_map14_vc_dest(reg_pipe5_map14_vc_dest[1:0]), // Templated
					     .reg_pipe5_map15_vc_dest(reg_pipe5_map15_vc_dest[1:0]), // Templated
					     .reg_pipe5_map0_dt_source(reg_pipe5_map0_dt_source[5:0]), // Templated
					     .reg_pipe5_map1_dt_source(reg_pipe5_map1_dt_source[5:0]), // Templated
					     .reg_pipe5_map2_dt_source(reg_pipe5_map2_dt_source[5:0]), // Templated
					     .reg_pipe5_map3_dt_source(reg_pipe5_map3_dt_source[5:0]), // Templated
					     .reg_pipe5_map4_dt_source(reg_pipe5_map4_dt_source[5:0]), // Templated
					     .reg_pipe5_map5_dt_source(reg_pipe5_map5_dt_source[5:0]), // Templated
					     .reg_pipe5_map6_dt_source(reg_pipe5_map6_dt_source[5:0]), // Templated
					     .reg_pipe5_map7_dt_source(reg_pipe5_map7_dt_source[5:0]), // Templated
					     .reg_pipe5_map8_dt_source(reg_pipe5_map8_dt_source[5:0]), // Templated
					     .reg_pipe5_map9_dt_source(reg_pipe5_map9_dt_source[5:0]), // Templated
					     .reg_pipe5_map10_dt_source(reg_pipe5_map10_dt_source[5:0]), // Templated
					     .reg_pipe5_map11_dt_source(reg_pipe5_map11_dt_source[5:0]), // Templated
					     .reg_pipe5_map12_dt_source(reg_pipe5_map12_dt_source[5:0]), // Templated
					     .reg_pipe5_map13_dt_source(reg_pipe5_map13_dt_source[5:0]), // Templated
					     .reg_pipe5_map14_dt_source(reg_pipe5_map14_dt_source[5:0]), // Templated
					     .reg_pipe5_map15_dt_source(reg_pipe5_map15_dt_source[5:0]), // Templated
					     .reg_pipe5_map0_dt_dest(reg_pipe5_map0_dt_dest[5:0]), // Templated
					     .reg_pipe5_map1_dt_dest(reg_pipe5_map1_dt_dest[5:0]), // Templated
					     .reg_pipe5_map2_dt_dest(reg_pipe5_map2_dt_dest[5:0]), // Templated
					     .reg_pipe5_map3_dt_dest(reg_pipe5_map3_dt_dest[5:0]), // Templated
					     .reg_pipe5_map4_dt_dest(reg_pipe5_map4_dt_dest[5:0]), // Templated
					     .reg_pipe5_map5_dt_dest(reg_pipe5_map5_dt_dest[5:0]), // Templated
					     .reg_pipe5_map6_dt_dest(reg_pipe5_map6_dt_dest[5:0]), // Templated
					     .reg_pipe5_map7_dt_dest(reg_pipe5_map7_dt_dest[5:0]), // Templated
					     .reg_pipe5_map8_dt_dest(reg_pipe5_map8_dt_dest[5:0]), // Templated
					     .reg_pipe5_map9_dt_dest(reg_pipe5_map9_dt_dest[5:0]), // Templated
					     .reg_pipe5_map10_dt_dest(reg_pipe5_map10_dt_dest[5:0]), // Templated
					     .reg_pipe5_map11_dt_dest(reg_pipe5_map11_dt_dest[5:0]), // Templated
					     .reg_pipe5_map12_dt_dest(reg_pipe5_map12_dt_dest[5:0]), // Templated
					     .reg_pipe5_map13_dt_dest(reg_pipe5_map13_dt_dest[5:0]), // Templated
					     .reg_pipe5_map14_dt_dest(reg_pipe5_map14_dt_dest[5:0]), // Templated
					     .reg_pipe5_map15_dt_dest(reg_pipe5_map15_dt_dest[5:0]), // Templated
					     .pipe6_wr_mode	(pipe6_wr_mode[1:0]), // Templated
					     .reg_pipe6_stream_sel(reg_pipe6_stream_sel[1:0]), // Templated
					     .reg_pipe6_map_en	(reg_pipe6_map_en[15:0]), // Templated
					     .reg_pipe6_map0_aggr_id(reg_pipe6_map0_aggr_id[3:0]), // Templated
					     .reg_pipe6_map1_aggr_id(reg_pipe6_map1_aggr_id[3:0]), // Templated
					     .reg_pipe6_map2_aggr_id(reg_pipe6_map2_aggr_id[3:0]), // Templated
					     .reg_pipe6_map3_aggr_id(reg_pipe6_map3_aggr_id[3:0]), // Templated
					     .reg_pipe6_map4_aggr_id(reg_pipe6_map4_aggr_id[3:0]), // Templated
					     .reg_pipe6_map5_aggr_id(reg_pipe6_map5_aggr_id[3:0]), // Templated
					     .reg_pipe6_map6_aggr_id(reg_pipe6_map6_aggr_id[3:0]), // Templated
					     .reg_pipe6_map7_aggr_id(reg_pipe6_map7_aggr_id[3:0]), // Templated
					     .reg_pipe6_map8_aggr_id(reg_pipe6_map8_aggr_id[3:0]), // Templated
					     .reg_pipe6_map9_aggr_id(reg_pipe6_map9_aggr_id[3:0]), // Templated
					     .reg_pipe6_map10_aggr_id(reg_pipe6_map10_aggr_id[3:0]), // Templated
					     .reg_pipe6_map11_aggr_id(reg_pipe6_map11_aggr_id[3:0]), // Templated
					     .reg_pipe6_map12_aggr_id(reg_pipe6_map12_aggr_id[3:0]), // Templated
					     .reg_pipe6_map13_aggr_id(reg_pipe6_map13_aggr_id[3:0]), // Templated
					     .reg_pipe6_map14_aggr_id(reg_pipe6_map14_aggr_id[3:0]), // Templated
					     .reg_pipe6_map15_aggr_id(reg_pipe6_map15_aggr_id[3:0]), // Templated
					     .reg_pipe6_map0_vc_source(reg_pipe6_map0_vc_source[1:0]), // Templated
					     .reg_pipe6_map1_vc_source(reg_pipe6_map1_vc_source[1:0]), // Templated
					     .reg_pipe6_map2_vc_source(reg_pipe6_map2_vc_source[1:0]), // Templated
					     .reg_pipe6_map3_vc_source(reg_pipe6_map3_vc_source[1:0]), // Templated
					     .reg_pipe6_map4_vc_source(reg_pipe6_map4_vc_source[1:0]), // Templated
					     .reg_pipe6_map5_vc_source(reg_pipe6_map5_vc_source[1:0]), // Templated
					     .reg_pipe6_map6_vc_source(reg_pipe6_map6_vc_source[1:0]), // Templated
					     .reg_pipe6_map7_vc_source(reg_pipe6_map7_vc_source[1:0]), // Templated
					     .reg_pipe6_map8_vc_source(reg_pipe6_map8_vc_source[1:0]), // Templated
					     .reg_pipe6_map9_vc_source(reg_pipe6_map9_vc_source[1:0]), // Templated
					     .reg_pipe6_map10_vc_source(reg_pipe6_map10_vc_source[1:0]), // Templated
					     .reg_pipe6_map11_vc_source(reg_pipe6_map11_vc_source[1:0]), // Templated
					     .reg_pipe6_map12_vc_source(reg_pipe6_map12_vc_source[1:0]), // Templated
					     .reg_pipe6_map13_vc_source(reg_pipe6_map13_vc_source[1:0]), // Templated
					     .reg_pipe6_map14_vc_source(reg_pipe6_map14_vc_source[1:0]), // Templated
					     .reg_pipe6_map15_vc_source(reg_pipe6_map15_vc_source[1:0]), // Templated
					     .reg_pipe6_map0_vc_dest(reg_pipe6_map0_vc_dest[1:0]), // Templated
					     .reg_pipe6_map1_vc_dest(reg_pipe6_map1_vc_dest[1:0]), // Templated
					     .reg_pipe6_map2_vc_dest(reg_pipe6_map2_vc_dest[1:0]), // Templated
					     .reg_pipe6_map3_vc_dest(reg_pipe6_map3_vc_dest[1:0]), // Templated
					     .reg_pipe6_map4_vc_dest(reg_pipe6_map4_vc_dest[1:0]), // Templated
					     .reg_pipe6_map5_vc_dest(reg_pipe6_map5_vc_dest[1:0]), // Templated
					     .reg_pipe6_map6_vc_dest(reg_pipe6_map6_vc_dest[1:0]), // Templated
					     .reg_pipe6_map7_vc_dest(reg_pipe6_map7_vc_dest[1:0]), // Templated
					     .reg_pipe6_map8_vc_dest(reg_pipe6_map8_vc_dest[1:0]), // Templated
					     .reg_pipe6_map9_vc_dest(reg_pipe6_map9_vc_dest[1:0]), // Templated
					     .reg_pipe6_map10_vc_dest(reg_pipe6_map10_vc_dest[1:0]), // Templated
					     .reg_pipe6_map11_vc_dest(reg_pipe6_map11_vc_dest[1:0]), // Templated
					     .reg_pipe6_map12_vc_dest(reg_pipe6_map12_vc_dest[1:0]), // Templated
					     .reg_pipe6_map13_vc_dest(reg_pipe6_map13_vc_dest[1:0]), // Templated
					     .reg_pipe6_map14_vc_dest(reg_pipe6_map14_vc_dest[1:0]), // Templated
					     .reg_pipe6_map15_vc_dest(reg_pipe6_map15_vc_dest[1:0]), // Templated
					     .reg_pipe6_map0_dt_source(reg_pipe6_map0_dt_source[5:0]), // Templated
					     .reg_pipe6_map1_dt_source(reg_pipe6_map1_dt_source[5:0]), // Templated
					     .reg_pipe6_map2_dt_source(reg_pipe6_map2_dt_source[5:0]), // Templated
					     .reg_pipe6_map3_dt_source(reg_pipe6_map3_dt_source[5:0]), // Templated
					     .reg_pipe6_map4_dt_source(reg_pipe6_map4_dt_source[5:0]), // Templated
					     .reg_pipe6_map5_dt_source(reg_pipe6_map5_dt_source[5:0]), // Templated
					     .reg_pipe6_map6_dt_source(reg_pipe6_map6_dt_source[5:0]), // Templated
					     .reg_pipe6_map7_dt_source(reg_pipe6_map7_dt_source[5:0]), // Templated
					     .reg_pipe6_map8_dt_source(reg_pipe6_map8_dt_source[5:0]), // Templated
					     .reg_pipe6_map9_dt_source(reg_pipe6_map9_dt_source[5:0]), // Templated
					     .reg_pipe6_map10_dt_source(reg_pipe6_map10_dt_source[5:0]), // Templated
					     .reg_pipe6_map11_dt_source(reg_pipe6_map11_dt_source[5:0]), // Templated
					     .reg_pipe6_map12_dt_source(reg_pipe6_map12_dt_source[5:0]), // Templated
					     .reg_pipe6_map13_dt_source(reg_pipe6_map13_dt_source[5:0]), // Templated
					     .reg_pipe6_map14_dt_source(reg_pipe6_map14_dt_source[5:0]), // Templated
					     .reg_pipe6_map15_dt_source(reg_pipe6_map15_dt_source[5:0]), // Templated
					     .reg_pipe6_map0_dt_dest(reg_pipe6_map0_dt_dest[5:0]), // Templated
					     .reg_pipe6_map1_dt_dest(reg_pipe6_map1_dt_dest[5:0]), // Templated
					     .reg_pipe6_map2_dt_dest(reg_pipe6_map2_dt_dest[5:0]), // Templated
					     .reg_pipe6_map3_dt_dest(reg_pipe6_map3_dt_dest[5:0]), // Templated
					     .reg_pipe6_map4_dt_dest(reg_pipe6_map4_dt_dest[5:0]), // Templated
					     .reg_pipe6_map5_dt_dest(reg_pipe6_map5_dt_dest[5:0]), // Templated
					     .reg_pipe6_map6_dt_dest(reg_pipe6_map6_dt_dest[5:0]), // Templated
					     .reg_pipe6_map7_dt_dest(reg_pipe6_map7_dt_dest[5:0]), // Templated
					     .reg_pipe6_map8_dt_dest(reg_pipe6_map8_dt_dest[5:0]), // Templated
					     .reg_pipe6_map9_dt_dest(reg_pipe6_map9_dt_dest[5:0]), // Templated
					     .reg_pipe6_map10_dt_dest(reg_pipe6_map10_dt_dest[5:0]), // Templated
					     .reg_pipe6_map11_dt_dest(reg_pipe6_map11_dt_dest[5:0]), // Templated
					     .reg_pipe6_map12_dt_dest(reg_pipe6_map12_dt_dest[5:0]), // Templated
					     .reg_pipe6_map13_dt_dest(reg_pipe6_map13_dt_dest[5:0]), // Templated
					     .reg_pipe6_map14_dt_dest(reg_pipe6_map14_dt_dest[5:0]), // Templated
					     .reg_pipe6_map15_dt_dest(reg_pipe6_map15_dt_dest[5:0]), // Templated
					     .pipe7_wr_mode	(pipe7_wr_mode[1:0]), // Templated
					     .reg_pipe7_stream_sel(reg_pipe7_stream_sel[1:0]), // Templated
					     .reg_pipe7_map_en	(reg_pipe7_map_en[15:0]), // Templated
					     .reg_pipe7_map0_aggr_id(reg_pipe7_map0_aggr_id[3:0]), // Templated
					     .reg_pipe7_map1_aggr_id(reg_pipe7_map1_aggr_id[3:0]), // Templated
					     .reg_pipe7_map2_aggr_id(reg_pipe7_map2_aggr_id[3:0]), // Templated
					     .reg_pipe7_map3_aggr_id(reg_pipe7_map3_aggr_id[3:0]), // Templated
					     .reg_pipe7_map4_aggr_id(reg_pipe7_map4_aggr_id[3:0]), // Templated
					     .reg_pipe7_map5_aggr_id(reg_pipe7_map5_aggr_id[3:0]), // Templated
					     .reg_pipe7_map6_aggr_id(reg_pipe7_map6_aggr_id[3:0]), // Templated
					     .reg_pipe7_map7_aggr_id(reg_pipe7_map7_aggr_id[3:0]), // Templated
					     .reg_pipe7_map8_aggr_id(reg_pipe7_map8_aggr_id[3:0]), // Templated
					     .reg_pipe7_map9_aggr_id(reg_pipe7_map9_aggr_id[3:0]), // Templated
					     .reg_pipe7_map10_aggr_id(reg_pipe7_map10_aggr_id[3:0]), // Templated
					     .reg_pipe7_map11_aggr_id(reg_pipe7_map11_aggr_id[3:0]), // Templated
					     .reg_pipe7_map12_aggr_id(reg_pipe7_map12_aggr_id[3:0]), // Templated
					     .reg_pipe7_map13_aggr_id(reg_pipe7_map13_aggr_id[3:0]), // Templated
					     .reg_pipe7_map14_aggr_id(reg_pipe7_map14_aggr_id[3:0]), // Templated
					     .reg_pipe7_map15_aggr_id(reg_pipe7_map15_aggr_id[3:0]), // Templated
					     .reg_pipe7_map0_vc_source(reg_pipe7_map0_vc_source[1:0]), // Templated
					     .reg_pipe7_map1_vc_source(reg_pipe7_map1_vc_source[1:0]), // Templated
					     .reg_pipe7_map2_vc_source(reg_pipe7_map2_vc_source[1:0]), // Templated
					     .reg_pipe7_map3_vc_source(reg_pipe7_map3_vc_source[1:0]), // Templated
					     .reg_pipe7_map4_vc_source(reg_pipe7_map4_vc_source[1:0]), // Templated
					     .reg_pipe7_map5_vc_source(reg_pipe7_map5_vc_source[1:0]), // Templated
					     .reg_pipe7_map6_vc_source(reg_pipe7_map6_vc_source[1:0]), // Templated
					     .reg_pipe7_map7_vc_source(reg_pipe7_map7_vc_source[1:0]), // Templated
					     .reg_pipe7_map8_vc_source(reg_pipe7_map8_vc_source[1:0]), // Templated
					     .reg_pipe7_map9_vc_source(reg_pipe7_map9_vc_source[1:0]), // Templated
					     .reg_pipe7_map10_vc_source(reg_pipe7_map10_vc_source[1:0]), // Templated
					     .reg_pipe7_map11_vc_source(reg_pipe7_map11_vc_source[1:0]), // Templated
					     .reg_pipe7_map12_vc_source(reg_pipe7_map12_vc_source[1:0]), // Templated
					     .reg_pipe7_map13_vc_source(reg_pipe7_map13_vc_source[1:0]), // Templated
					     .reg_pipe7_map14_vc_source(reg_pipe7_map14_vc_source[1:0]), // Templated
					     .reg_pipe7_map15_vc_source(reg_pipe7_map15_vc_source[1:0]), // Templated
					     .reg_pipe7_map0_vc_dest(reg_pipe7_map0_vc_dest[1:0]), // Templated
					     .reg_pipe7_map1_vc_dest(reg_pipe7_map1_vc_dest[1:0]), // Templated
					     .reg_pipe7_map2_vc_dest(reg_pipe7_map2_vc_dest[1:0]), // Templated
					     .reg_pipe7_map3_vc_dest(reg_pipe7_map3_vc_dest[1:0]), // Templated
					     .reg_pipe7_map4_vc_dest(reg_pipe7_map4_vc_dest[1:0]), // Templated
					     .reg_pipe7_map5_vc_dest(reg_pipe7_map5_vc_dest[1:0]), // Templated
					     .reg_pipe7_map6_vc_dest(reg_pipe7_map6_vc_dest[1:0]), // Templated
					     .reg_pipe7_map7_vc_dest(reg_pipe7_map7_vc_dest[1:0]), // Templated
					     .reg_pipe7_map8_vc_dest(reg_pipe7_map8_vc_dest[1:0]), // Templated
					     .reg_pipe7_map9_vc_dest(reg_pipe7_map9_vc_dest[1:0]), // Templated
					     .reg_pipe7_map10_vc_dest(reg_pipe7_map10_vc_dest[1:0]), // Templated
					     .reg_pipe7_map11_vc_dest(reg_pipe7_map11_vc_dest[1:0]), // Templated
					     .reg_pipe7_map12_vc_dest(reg_pipe7_map12_vc_dest[1:0]), // Templated
					     .reg_pipe7_map13_vc_dest(reg_pipe7_map13_vc_dest[1:0]), // Templated
					     .reg_pipe7_map14_vc_dest(reg_pipe7_map14_vc_dest[1:0]), // Templated
					     .reg_pipe7_map15_vc_dest(reg_pipe7_map15_vc_dest[1:0]), // Templated
					     .reg_pipe7_map0_dt_source(reg_pipe7_map0_dt_source[5:0]), // Templated
					     .reg_pipe7_map1_dt_source(reg_pipe7_map1_dt_source[5:0]), // Templated
					     .reg_pipe7_map2_dt_source(reg_pipe7_map2_dt_source[5:0]), // Templated
					     .reg_pipe7_map3_dt_source(reg_pipe7_map3_dt_source[5:0]), // Templated
					     .reg_pipe7_map4_dt_source(reg_pipe7_map4_dt_source[5:0]), // Templated
					     .reg_pipe7_map5_dt_source(reg_pipe7_map5_dt_source[5:0]), // Templated
					     .reg_pipe7_map6_dt_source(reg_pipe7_map6_dt_source[5:0]), // Templated
					     .reg_pipe7_map7_dt_source(reg_pipe7_map7_dt_source[5:0]), // Templated
					     .reg_pipe7_map8_dt_source(reg_pipe7_map8_dt_source[5:0]), // Templated
					     .reg_pipe7_map9_dt_source(reg_pipe7_map9_dt_source[5:0]), // Templated
					     .reg_pipe7_map10_dt_source(reg_pipe7_map10_dt_source[5:0]), // Templated
					     .reg_pipe7_map11_dt_source(reg_pipe7_map11_dt_source[5:0]), // Templated
					     .reg_pipe7_map12_dt_source(reg_pipe7_map12_dt_source[5:0]), // Templated
					     .reg_pipe7_map13_dt_source(reg_pipe7_map13_dt_source[5:0]), // Templated
					     .reg_pipe7_map14_dt_source(reg_pipe7_map14_dt_source[5:0]), // Templated
					     .reg_pipe7_map15_dt_source(reg_pipe7_map15_dt_source[5:0]), // Templated
					     .reg_pipe7_map0_dt_dest(reg_pipe7_map0_dt_dest[5:0]), // Templated
					     .reg_pipe7_map1_dt_dest(reg_pipe7_map1_dt_dest[5:0]), // Templated
					     .reg_pipe7_map2_dt_dest(reg_pipe7_map2_dt_dest[5:0]), // Templated
					     .reg_pipe7_map3_dt_dest(reg_pipe7_map3_dt_dest[5:0]), // Templated
					     .reg_pipe7_map4_dt_dest(reg_pipe7_map4_dt_dest[5:0]), // Templated
					     .reg_pipe7_map5_dt_dest(reg_pipe7_map5_dt_dest[5:0]), // Templated
					     .reg_pipe7_map6_dt_dest(reg_pipe7_map6_dt_dest[5:0]), // Templated
					     .reg_pipe7_map7_dt_dest(reg_pipe7_map7_dt_dest[5:0]), // Templated
					     .reg_pipe7_map8_dt_dest(reg_pipe7_map8_dt_dest[5:0]), // Templated
					     .reg_pipe7_map9_dt_dest(reg_pipe7_map9_dt_dest[5:0]), // Templated
					     .reg_pipe7_map10_dt_dest(reg_pipe7_map10_dt_dest[5:0]), // Templated
					     .reg_pipe7_map11_dt_dest(reg_pipe7_map11_dt_dest[5:0]), // Templated
					     .reg_pipe7_map12_dt_dest(reg_pipe7_map12_dt_dest[5:0]), // Templated
					     .reg_pipe7_map13_dt_dest(reg_pipe7_map13_dt_dest[5:0]), // Templated
					     .reg_pipe7_map14_dt_dest(reg_pipe7_map14_dt_dest[5:0]), // Templated
					     .reg_pipe7_map15_dt_dest(reg_pipe7_map15_dt_dest[5:0]), // Templated
					     .mep0_csi_data	(pkt_filter_out_mep0_csi_data[(`MEP_CSI2_DEVICE_IDI_CSIDATA_SIZE-1):0]), // Templated
					     .mep0_bytes_en	(pkt_filter_out_mep0_byte_en[(`MEP_CSI2_DEVICE_IDI_DATA_BYTEEN_WIDTH-1):0]), // Templated
					     .mep0_header_en	(pkt_filter_out_mep0_header_en), // Templated
					     .mep0_data_en	(pkt_filter_out_mep0_data_en), // Templated
					     .mep0_data_type	(pkt_filter_out_mep0_data_type[5:0]), // Templated
					     .mep0_virtual_channel(pkt_filter_out_mep0_virtual_channel[1:0]), // Templated
					     .mep0_virtual_channel_x(pkt_filter_out_mep0_virtual_channel[3:2]), // Templated
					     .mep0_word_count	(pkt_filter_out_mep0_word_count[15:0]), // Templated
					     .mep1_csi_data	(pkt_filter_out_mep1_csi_data[(`MEP_CSI2_DEVICE_IDI_CSIDATA_SIZE-1):0]), // Templated
					     .mep1_bytes_en	(pkt_filter_out_mep1_byte_en[(`MEP_CSI2_DEVICE_IDI_DATA_BYTEEN_WIDTH-1):0]), // Templated
					     .mep1_header_en	(pkt_filter_out_mep1_header_en), // Templated
					     .mep1_data_en	(pkt_filter_out_mep1_data_en), // Templated
					     .mep1_data_type	(pkt_filter_out_mep1_data_type[5:0]), // Templated
					     .mep1_virtual_channel(pkt_filter_out_mep1_virtual_channel[1:0]), // Templated
					     .mep1_virtual_channel_x(pkt_filter_out_mep1_virtual_channel[3:2]), // Templated
					     .mep1_word_count	(pkt_filter_out_mep1_word_count[15:0]), // Templated
					     .mep2_csi_data	(pkt_filter_out_mep2_csi_data[(`MEP_CSI2_DEVICE_IDI_CSIDATA_SIZE-1):0]), // Templated
					     .mep2_bytes_en	(pkt_filter_out_mep2_byte_en[(`MEP_CSI2_DEVICE_IDI_DATA_BYTEEN_WIDTH-1):0]), // Templated
					     .mep2_header_en	(pkt_filter_out_mep2_header_en), // Templated
					     .mep2_data_en	(pkt_filter_out_mep2_data_en), // Templated
					     .mep2_data_type	(pkt_filter_out_mep2_data_type[5:0]), // Templated
					     .mep2_virtual_channel(pkt_filter_out_mep2_virtual_channel[1:0]), // Templated
					     .mep2_virtual_channel_x(pkt_filter_out_mep2_virtual_channel[3:2]), // Templated
					     .mep2_word_count	(pkt_filter_out_mep2_word_count[15:0]), // Templated
					     .mep3_csi_data	(pkt_filter_out_mep3_csi_data[(`MEP_CSI2_DEVICE_IDI_CSIDATA_SIZE-1):0]), // Templated
					     .mep3_bytes_en	(pkt_filter_out_mep3_byte_en[(`MEP_CSI2_DEVICE_IDI_DATA_BYTEEN_WIDTH-1):0]), // Templated
					     .mep3_header_en	(pkt_filter_out_mep3_header_en), // Templated
					     .mep3_data_en	(pkt_filter_out_mep3_data_en), // Templated
					     .mep3_data_type	(pkt_filter_out_mep3_data_type[5:0]), // Templated
					     .mep3_virtual_channel(pkt_filter_out_mep3_virtual_channel[1:0]), // Templated
					     .mep3_virtual_channel_x(pkt_filter_out_mep3_virtual_channel[3:2]), // Templated
					     .mep3_word_count	(pkt_filter_out_mep3_word_count[15:0])); // Templated

/* as6d_app_video_pipe    AUTO_TEMPLATE(
        .video_data_afifo_data_count\(.*\)    (),
        .pipe\(.*\)_bytes_en (pipe\1_byte_en[]),
        .video_data_fwft_fifo_\(.*\)_err\(.*\)(video_data_fwft_fifo_mem_\1_err\2),
        .video_data_afifo_\(.*\)_err\(.*\)(video_data_afifo_mem_\1_err\2),
        .video_data_vld\([0-7]\) (pipe2sch_video_data_vld\1),
        .video_data\([0-7]\) (pipe2sch_video_data\1[]),
        .video_pipe[4-7]_data_aggre_bypass(),
        .video_pipe[4-7]_vld_aggre_bypass(),
        .video_pipe_date_type_for_concat_align[4-7](),
        .video_pipe_date_type_for_concat_align[4-7](),
        .video_pipe_date_type_for_concat_align[4-7](),
        .video_pipe_date_type_for_concat_align[4-7](),
        .video_pipe_date_type_for_concat_align_vld[4-7](),
        .video_pipe_date_type_for_concat_align_vld[4-7](),
        .video_pipe_date_type_for_concat_align_vld[4-7](),
        .video_pipe_date_type_for_concat_align_vld[4-7](),
)*/
as6d_app_video_pipe    u_as6d_app_video_pipe(
                         .fs_cnt_pipe0  (fs_cnt_pipe0[15:0]),
                         .fs_cnt_pipe1  (fs_cnt_pipe1[15:0]),
                         .fs_cnt_pipe2  (fs_cnt_pipe2[15:0]),
                         .fs_cnt_pipe3  (fs_cnt_pipe3[15:0]),
                         .fs_cnt_pipe4  (fs_cnt_pipe4[15:0]),
                         .fs_cnt_pipe5  (fs_cnt_pipe5[15:0]),
                         .fs_cnt_pipe6  (fs_cnt_pipe6[15:0]),
                         .fs_cnt_pipe7  (fs_cnt_pipe7[15:0]),
                         .video_lock0   (video_lock0),
                         .video_lock1   (video_lock1),
                         .video_lock2   (video_lock2),
                         .video_lock3   (video_lock3),
                         .video_lock4   (video_lock4),
                         .video_lock5   (video_lock5),
                         .video_lock6   (video_lock6),
                         .video_lock7   (video_lock7),
                        /*AUTOINST*/
					     // Outputs
					     .ack0		(ack0),
					     .ack1		(ack1),
					     .ack2		(ack2),
					     .ack3		(ack3),
					     .ack4		(ack4),
					     .ack5		(ack5),
					     .ack6		(ack6),
					     .ack7		(ack7),
					     .ack_pre0		(ack_pre0),
					     .ack_pre1		(ack_pre1),
					     .ack_pre2		(ack_pre2),
					     .ack_pre3		(ack_pre3),
					     .ack_pre4		(ack_pre4),
					     .ack_pre5		(ack_pre5),
					     .ack_pre6		(ack_pre6),
					     .ack_pre7		(ack_pre7),
					     .ack_vld_pipe0_aggregator0(ack_vld_pipe0_aggregator0),
					     .ack_vld_pipe0_aggregator1(ack_vld_pipe0_aggregator1),
					     .ack_vld_pipe0_aggregator2(ack_vld_pipe0_aggregator2),
					     .ack_vld_pipe0_aggregator3(ack_vld_pipe0_aggregator3),
					     .ack_vld_pipe1_aggregator0(ack_vld_pipe1_aggregator0),
					     .ack_vld_pipe1_aggregator1(ack_vld_pipe1_aggregator1),
					     .ack_vld_pipe1_aggregator2(ack_vld_pipe1_aggregator2),
					     .ack_vld_pipe1_aggregator3(ack_vld_pipe1_aggregator3),
					     .ack_vld_pipe2_aggregator0(ack_vld_pipe2_aggregator0),
					     .ack_vld_pipe2_aggregator1(ack_vld_pipe2_aggregator1),
					     .ack_vld_pipe2_aggregator2(ack_vld_pipe2_aggregator2),
					     .ack_vld_pipe2_aggregator3(ack_vld_pipe2_aggregator3),
					     .ack_vld_pipe3_aggregator0(ack_vld_pipe3_aggregator0),
					     .ack_vld_pipe3_aggregator1(ack_vld_pipe3_aggregator1),
					     .ack_vld_pipe3_aggregator2(ack_vld_pipe3_aggregator2),
					     .ack_vld_pipe3_aggregator3(ack_vld_pipe3_aggregator3),
					     .ack_vld_pipe4_aggregator0(ack_vld_pipe4_aggregator0),
					     .ack_vld_pipe4_aggregator1(ack_vld_pipe4_aggregator1),
					     .ack_vld_pipe4_aggregator2(ack_vld_pipe4_aggregator2),
					     .ack_vld_pipe4_aggregator3(ack_vld_pipe4_aggregator3),
					     .ack_vld_pipe5_aggregator0(ack_vld_pipe5_aggregator0),
					     .ack_vld_pipe5_aggregator1(ack_vld_pipe5_aggregator1),
					     .ack_vld_pipe5_aggregator2(ack_vld_pipe5_aggregator2),
					     .ack_vld_pipe5_aggregator3(ack_vld_pipe5_aggregator3),
					     .ack_vld_pipe6_aggregator0(ack_vld_pipe6_aggregator0),
					     .ack_vld_pipe6_aggregator1(ack_vld_pipe6_aggregator1),
					     .ack_vld_pipe6_aggregator2(ack_vld_pipe6_aggregator2),
					     .ack_vld_pipe6_aggregator3(ack_vld_pipe6_aggregator3),
					     .ack_vld_pipe7_aggregator0(ack_vld_pipe7_aggregator0),
					     .ack_vld_pipe7_aggregator1(ack_vld_pipe7_aggregator1),
					     .ack_vld_pipe7_aggregator2(ack_vld_pipe7_aggregator2),
					     .ack_vld_pipe7_aggregator3(ack_vld_pipe7_aggregator3),
					     .empty_vld_pipe0_aggregator0(empty_vld_pipe0_aggregator0),
					     .empty_vld_pipe0_aggregator1(empty_vld_pipe0_aggregator1),
					     .empty_vld_pipe0_aggregator2(empty_vld_pipe0_aggregator2),
					     .empty_vld_pipe0_aggregator3(empty_vld_pipe0_aggregator3),
					     .empty_vld_pipe1_aggregator0(empty_vld_pipe1_aggregator0),
					     .empty_vld_pipe1_aggregator1(empty_vld_pipe1_aggregator1),
					     .empty_vld_pipe1_aggregator2(empty_vld_pipe1_aggregator2),
					     .empty_vld_pipe1_aggregator3(empty_vld_pipe1_aggregator3),
					     .empty_vld_pipe2_aggregator0(empty_vld_pipe2_aggregator0),
					     .empty_vld_pipe2_aggregator1(empty_vld_pipe2_aggregator1),
					     .empty_vld_pipe2_aggregator2(empty_vld_pipe2_aggregator2),
					     .empty_vld_pipe2_aggregator3(empty_vld_pipe2_aggregator3),
					     .empty_vld_pipe3_aggregator0(empty_vld_pipe3_aggregator0),
					     .empty_vld_pipe3_aggregator1(empty_vld_pipe3_aggregator1),
					     .empty_vld_pipe3_aggregator2(empty_vld_pipe3_aggregator2),
					     .empty_vld_pipe3_aggregator3(empty_vld_pipe3_aggregator3),
					     .empty_vld_pipe4_aggregator0(empty_vld_pipe4_aggregator0),
					     .empty_vld_pipe4_aggregator1(empty_vld_pipe4_aggregator1),
					     .empty_vld_pipe4_aggregator2(empty_vld_pipe4_aggregator2),
					     .empty_vld_pipe4_aggregator3(empty_vld_pipe4_aggregator3),
					     .empty_vld_pipe5_aggregator0(empty_vld_pipe5_aggregator0),
					     .empty_vld_pipe5_aggregator1(empty_vld_pipe5_aggregator1),
					     .empty_vld_pipe5_aggregator2(empty_vld_pipe5_aggregator2),
					     .empty_vld_pipe5_aggregator3(empty_vld_pipe5_aggregator3),
					     .empty_vld_pipe6_aggregator0(empty_vld_pipe6_aggregator0),
					     .empty_vld_pipe6_aggregator1(empty_vld_pipe6_aggregator1),
					     .empty_vld_pipe6_aggregator2(empty_vld_pipe6_aggregator2),
					     .empty_vld_pipe6_aggregator3(empty_vld_pipe6_aggregator3),
					     .empty_vld_pipe7_aggregator0(empty_vld_pipe7_aggregator0),
					     .empty_vld_pipe7_aggregator1(empty_vld_pipe7_aggregator1),
					     .empty_vld_pipe7_aggregator2(empty_vld_pipe7_aggregator2),
					     .empty_vld_pipe7_aggregator3(empty_vld_pipe7_aggregator3),
					     .fifo_rd_ctrl_cs0	(fifo_rd_ctrl_cs0[2:0]),
					     .fifo_rd_ctrl_cs1	(fifo_rd_ctrl_cs1[2:0]),
					     .fifo_rd_ctrl_cs2	(fifo_rd_ctrl_cs2[2:0]),
					     .fifo_rd_ctrl_cs3	(fifo_rd_ctrl_cs3[2:0]),
					     .fifo_rd_ctrl_cs4	(fifo_rd_ctrl_cs4[2:0]),
					     .fifo_rd_ctrl_cs5	(fifo_rd_ctrl_cs5[2:0]),
					     .fifo_rd_ctrl_cs6	(fifo_rd_ctrl_cs6[2:0]),
					     .fifo_rd_ctrl_cs7	(fifo_rd_ctrl_cs7[2:0]),
					     .fs_detect_pipe0	(fs_detect_pipe0),
					     .fs_detect_pipe1	(fs_detect_pipe1),
					     .fs_detect_pipe2	(fs_detect_pipe2),
					     .fs_detect_pipe3	(fs_detect_pipe3),
					     .fs_detect_pipe4	(fs_detect_pipe4),
					     .fs_detect_pipe5	(fs_detect_pipe5),
					     .fs_detect_pipe6	(fs_detect_pipe6),
					     .fs_detect_pipe7	(fs_detect_pipe7),
					     .lcrc_err0		(lcrc_err0),
					     .lcrc_err1		(lcrc_err1),
					     .lcrc_err2		(lcrc_err2),
					     .lcrc_err3		(lcrc_err3),
					     .lcrc_err4		(lcrc_err4),
					     .lcrc_err5		(lcrc_err5),
					     .lcrc_err6		(lcrc_err6),
					     .lcrc_err7		(lcrc_err7),
					     .line_end0		(line_end0),
					     .line_end1		(line_end1),
					     .line_end2		(line_end2),
					     .line_end3		(line_end3),
					     .line_end4		(line_end4),
					     .line_end5		(line_end5),
					     .line_end6		(line_end6),
					     .line_end7		(line_end7),
					     .line_end_vld_pipe0_aggregator0(line_end_vld_pipe0_aggregator0),
					     .line_end_vld_pipe0_aggregator1(line_end_vld_pipe0_aggregator1),
					     .line_end_vld_pipe0_aggregator2(line_end_vld_pipe0_aggregator2),
					     .line_end_vld_pipe0_aggregator3(line_end_vld_pipe0_aggregator3),
					     .line_end_vld_pipe1_aggregator0(line_end_vld_pipe1_aggregator0),
					     .line_end_vld_pipe1_aggregator1(line_end_vld_pipe1_aggregator1),
					     .line_end_vld_pipe1_aggregator2(line_end_vld_pipe1_aggregator2),
					     .line_end_vld_pipe1_aggregator3(line_end_vld_pipe1_aggregator3),
					     .line_end_vld_pipe2_aggregator0(line_end_vld_pipe2_aggregator0),
					     .line_end_vld_pipe2_aggregator1(line_end_vld_pipe2_aggregator1),
					     .line_end_vld_pipe2_aggregator2(line_end_vld_pipe2_aggregator2),
					     .line_end_vld_pipe2_aggregator3(line_end_vld_pipe2_aggregator3),
					     .line_end_vld_pipe3_aggregator0(line_end_vld_pipe3_aggregator0),
					     .line_end_vld_pipe3_aggregator1(line_end_vld_pipe3_aggregator1),
					     .line_end_vld_pipe3_aggregator2(line_end_vld_pipe3_aggregator2),
					     .line_end_vld_pipe3_aggregator3(line_end_vld_pipe3_aggregator3),
					     .line_end_vld_pipe4_aggregator0(line_end_vld_pipe4_aggregator0),
					     .line_end_vld_pipe4_aggregator1(line_end_vld_pipe4_aggregator1),
					     .line_end_vld_pipe4_aggregator2(line_end_vld_pipe4_aggregator2),
					     .line_end_vld_pipe4_aggregator3(line_end_vld_pipe4_aggregator3),
					     .line_end_vld_pipe5_aggregator0(line_end_vld_pipe5_aggregator0),
					     .line_end_vld_pipe5_aggregator1(line_end_vld_pipe5_aggregator1),
					     .line_end_vld_pipe5_aggregator2(line_end_vld_pipe5_aggregator2),
					     .line_end_vld_pipe5_aggregator3(line_end_vld_pipe5_aggregator3),
					     .line_end_vld_pipe6_aggregator0(line_end_vld_pipe6_aggregator0),
					     .line_end_vld_pipe6_aggregator1(line_end_vld_pipe6_aggregator1),
					     .line_end_vld_pipe6_aggregator2(line_end_vld_pipe6_aggregator2),
					     .line_end_vld_pipe6_aggregator3(line_end_vld_pipe6_aggregator3),
					     .line_end_vld_pipe7_aggregator0(line_end_vld_pipe7_aggregator0),
					     .line_end_vld_pipe7_aggregator1(line_end_vld_pipe7_aggregator1),
					     .line_end_vld_pipe7_aggregator2(line_end_vld_pipe7_aggregator2),
					     .line_end_vld_pipe7_aggregator3(line_end_vld_pipe7_aggregator3),
					     .reg_rd_app_full_cnt_async_fifo_pipe0(reg_rd_app_full_cnt_async_fifo_pipe0[31:0]),
					     .reg_rd_app_full_cnt_async_fifo_pipe1(reg_rd_app_full_cnt_async_fifo_pipe1[31:0]),
					     .reg_rd_app_full_cnt_async_fifo_pipe2(reg_rd_app_full_cnt_async_fifo_pipe2[31:0]),
					     .reg_rd_app_full_cnt_async_fifo_pipe3(reg_rd_app_full_cnt_async_fifo_pipe3[31:0]),
					     .reg_rd_app_full_cnt_async_fifo_pipe4(reg_rd_app_full_cnt_async_fifo_pipe4[31:0]),
					     .reg_rd_app_full_cnt_async_fifo_pipe5(reg_rd_app_full_cnt_async_fifo_pipe5[31:0]),
					     .reg_rd_app_full_cnt_async_fifo_pipe6(reg_rd_app_full_cnt_async_fifo_pipe6[31:0]),
					     .reg_rd_app_full_cnt_async_fifo_pipe7(reg_rd_app_full_cnt_async_fifo_pipe7[31:0]),
					     .reg_rd_app_full_cnt_sync_fifo_pipe0(reg_rd_app_full_cnt_sync_fifo_pipe0[31:0]),
					     .reg_rd_app_full_cnt_sync_fifo_pipe1(reg_rd_app_full_cnt_sync_fifo_pipe1[31:0]),
					     .reg_rd_app_full_cnt_sync_fifo_pipe2(reg_rd_app_full_cnt_sync_fifo_pipe2[31:0]),
					     .reg_rd_app_full_cnt_sync_fifo_pipe3(reg_rd_app_full_cnt_sync_fifo_pipe3[31:0]),
					     .reg_rd_app_full_cnt_sync_fifo_pipe4(reg_rd_app_full_cnt_sync_fifo_pipe4[31:0]),
					     .reg_rd_app_full_cnt_sync_fifo_pipe5(reg_rd_app_full_cnt_sync_fifo_pipe5[31:0]),
					     .reg_rd_app_full_cnt_sync_fifo_pipe6(reg_rd_app_full_cnt_sync_fifo_pipe6[31:0]),
					     .reg_rd_app_full_cnt_sync_fifo_pipe7(reg_rd_app_full_cnt_sync_fifo_pipe7[31:0]),
					     .reg_rd_dbg_pkt_num_nonzero_and_fifo_empty_threshold_err(reg_rd_dbg_pkt_num_nonzero_and_fifo_empty_threshold_err[7:0]),
					     .reg_rd_dbg_pkt_num_nonzero_threshold_err(reg_rd_dbg_pkt_num_nonzero_threshold_err[7:0]),
					     .reg_rd_pipe0_dispatched_cnt_ready_for_sch(reg_rd_pipe0_dispatched_cnt_ready_for_sch[31:0]),
					     .reg_rd_pipe1_dispatched_cnt_ready_for_sch(reg_rd_pipe1_dispatched_cnt_ready_for_sch[31:0]),
					     .reg_rd_pipe2_dispatched_cnt_ready_for_sch(reg_rd_pipe2_dispatched_cnt_ready_for_sch[31:0]),
					     .reg_rd_pipe3_dispatched_cnt_ready_for_sch(reg_rd_pipe3_dispatched_cnt_ready_for_sch[31:0]),
					     .reg_rd_pipe4_dispatched_cnt_ready_for_sch(reg_rd_pipe4_dispatched_cnt_ready_for_sch[31:0]),
					     .reg_rd_pipe5_dispatched_cnt_ready_for_sch(reg_rd_pipe5_dispatched_cnt_ready_for_sch[31:0]),
					     .reg_rd_pipe6_dispatched_cnt_ready_for_sch(reg_rd_pipe6_dispatched_cnt_ready_for_sch[31:0]),
					     .reg_rd_pipe7_dispatched_cnt_ready_for_sch(reg_rd_pipe7_dispatched_cnt_ready_for_sch[31:0]),
					     .reg_rd_resv_pkt_cnt_lp_pf_pipe0(reg_rd_resv_pkt_cnt_lp_pf_pipe0[31:0]),
					     .reg_rd_resv_pkt_cnt_lp_pf_pipe1(reg_rd_resv_pkt_cnt_lp_pf_pipe1[31:0]),
					     .reg_rd_resv_pkt_cnt_lp_pf_pipe2(reg_rd_resv_pkt_cnt_lp_pf_pipe2[31:0]),
					     .reg_rd_resv_pkt_cnt_lp_pf_pipe3(reg_rd_resv_pkt_cnt_lp_pf_pipe3[31:0]),
					     .reg_rd_resv_pkt_cnt_lp_pf_pipe4(reg_rd_resv_pkt_cnt_lp_pf_pipe4[31:0]),
					     .reg_rd_resv_pkt_cnt_lp_pf_pipe5(reg_rd_resv_pkt_cnt_lp_pf_pipe5[31:0]),
					     .reg_rd_resv_pkt_cnt_lp_pf_pipe6(reg_rd_resv_pkt_cnt_lp_pf_pipe6[31:0]),
					     .reg_rd_resv_pkt_cnt_lp_pf_pipe7(reg_rd_resv_pkt_cnt_lp_pf_pipe7[31:0]),
					     .reg_rd_resv_pkt_cnt_lp_ph_pipe0(reg_rd_resv_pkt_cnt_lp_ph_pipe0[31:0]),
					     .reg_rd_resv_pkt_cnt_lp_ph_pipe1(reg_rd_resv_pkt_cnt_lp_ph_pipe1[31:0]),
					     .reg_rd_resv_pkt_cnt_lp_ph_pipe2(reg_rd_resv_pkt_cnt_lp_ph_pipe2[31:0]),
					     .reg_rd_resv_pkt_cnt_lp_ph_pipe3(reg_rd_resv_pkt_cnt_lp_ph_pipe3[31:0]),
					     .reg_rd_resv_pkt_cnt_lp_ph_pipe4(reg_rd_resv_pkt_cnt_lp_ph_pipe4[31:0]),
					     .reg_rd_resv_pkt_cnt_lp_ph_pipe5(reg_rd_resv_pkt_cnt_lp_ph_pipe5[31:0]),
					     .reg_rd_resv_pkt_cnt_lp_ph_pipe6(reg_rd_resv_pkt_cnt_lp_ph_pipe6[31:0]),
					     .reg_rd_resv_pkt_cnt_lp_ph_pipe7(reg_rd_resv_pkt_cnt_lp_ph_pipe7[31:0]),
					     .reg_rd_resv_pkt_cnt_sp_fe_pipe0(reg_rd_resv_pkt_cnt_sp_fe_pipe0[31:0]),
					     .reg_rd_resv_pkt_cnt_sp_fe_pipe1(reg_rd_resv_pkt_cnt_sp_fe_pipe1[31:0]),
					     .reg_rd_resv_pkt_cnt_sp_fe_pipe2(reg_rd_resv_pkt_cnt_sp_fe_pipe2[31:0]),
					     .reg_rd_resv_pkt_cnt_sp_fe_pipe3(reg_rd_resv_pkt_cnt_sp_fe_pipe3[31:0]),
					     .reg_rd_resv_pkt_cnt_sp_fe_pipe4(reg_rd_resv_pkt_cnt_sp_fe_pipe4[31:0]),
					     .reg_rd_resv_pkt_cnt_sp_fe_pipe5(reg_rd_resv_pkt_cnt_sp_fe_pipe5[31:0]),
					     .reg_rd_resv_pkt_cnt_sp_fe_pipe6(reg_rd_resv_pkt_cnt_sp_fe_pipe6[31:0]),
					     .reg_rd_resv_pkt_cnt_sp_fe_pipe7(reg_rd_resv_pkt_cnt_sp_fe_pipe7[31:0]),
					     .reg_rd_resv_pkt_cnt_sp_fs_pipe0(reg_rd_resv_pkt_cnt_sp_fs_pipe0[31:0]),
					     .reg_rd_resv_pkt_cnt_sp_fs_pipe1(reg_rd_resv_pkt_cnt_sp_fs_pipe1[31:0]),
					     .reg_rd_resv_pkt_cnt_sp_fs_pipe2(reg_rd_resv_pkt_cnt_sp_fs_pipe2[31:0]),
					     .reg_rd_resv_pkt_cnt_sp_fs_pipe3(reg_rd_resv_pkt_cnt_sp_fs_pipe3[31:0]),
					     .reg_rd_resv_pkt_cnt_sp_fs_pipe4(reg_rd_resv_pkt_cnt_sp_fs_pipe4[31:0]),
					     .reg_rd_resv_pkt_cnt_sp_fs_pipe5(reg_rd_resv_pkt_cnt_sp_fs_pipe5[31:0]),
					     .reg_rd_resv_pkt_cnt_sp_fs_pipe6(reg_rd_resv_pkt_cnt_sp_fs_pipe6[31:0]),
					     .reg_rd_resv_pkt_cnt_sp_fs_pipe7(reg_rd_resv_pkt_cnt_sp_fs_pipe7[31:0]),
					     .reg_rd_resv_pkt_cnt_sp_le_pipe0(reg_rd_resv_pkt_cnt_sp_le_pipe0[31:0]),
					     .reg_rd_resv_pkt_cnt_sp_le_pipe1(reg_rd_resv_pkt_cnt_sp_le_pipe1[31:0]),
					     .reg_rd_resv_pkt_cnt_sp_le_pipe2(reg_rd_resv_pkt_cnt_sp_le_pipe2[31:0]),
					     .reg_rd_resv_pkt_cnt_sp_le_pipe3(reg_rd_resv_pkt_cnt_sp_le_pipe3[31:0]),
					     .reg_rd_resv_pkt_cnt_sp_le_pipe4(reg_rd_resv_pkt_cnt_sp_le_pipe4[31:0]),
					     .reg_rd_resv_pkt_cnt_sp_le_pipe5(reg_rd_resv_pkt_cnt_sp_le_pipe5[31:0]),
					     .reg_rd_resv_pkt_cnt_sp_le_pipe6(reg_rd_resv_pkt_cnt_sp_le_pipe6[31:0]),
					     .reg_rd_resv_pkt_cnt_sp_le_pipe7(reg_rd_resv_pkt_cnt_sp_le_pipe7[31:0]),
					     .reg_rd_resv_pkt_cnt_sp_ls_pipe0(reg_rd_resv_pkt_cnt_sp_ls_pipe0[31:0]),
					     .reg_rd_resv_pkt_cnt_sp_ls_pipe1(reg_rd_resv_pkt_cnt_sp_ls_pipe1[31:0]),
					     .reg_rd_resv_pkt_cnt_sp_ls_pipe2(reg_rd_resv_pkt_cnt_sp_ls_pipe2[31:0]),
					     .reg_rd_resv_pkt_cnt_sp_ls_pipe3(reg_rd_resv_pkt_cnt_sp_ls_pipe3[31:0]),
					     .reg_rd_resv_pkt_cnt_sp_ls_pipe4(reg_rd_resv_pkt_cnt_sp_ls_pipe4[31:0]),
					     .reg_rd_resv_pkt_cnt_sp_ls_pipe5(reg_rd_resv_pkt_cnt_sp_ls_pipe5[31:0]),
					     .reg_rd_resv_pkt_cnt_sp_ls_pipe6(reg_rd_resv_pkt_cnt_sp_ls_pipe6[31:0]),
					     .reg_rd_resv_pkt_cnt_sp_ls_pipe7(reg_rd_resv_pkt_cnt_sp_ls_pipe7[31:0]),
					     .video_data0	(pipe2sch_video_data0[(VIDEO_DATA_SIZE-1):0]), // Templated
					     .video_data1	(pipe2sch_video_data1[(VIDEO_DATA_SIZE-1):0]), // Templated
					     .video_data2	(pipe2sch_video_data2[(VIDEO_DATA_SIZE-1):0]), // Templated
					     .video_data3	(pipe2sch_video_data3[(VIDEO_DATA_SIZE-1):0]), // Templated
					     .video_data4	(pipe2sch_video_data4[(VIDEO_DATA_SIZE-1):0]), // Templated
					     .video_data5	(pipe2sch_video_data5[(VIDEO_DATA_SIZE-1):0]), // Templated
					     .video_data6	(pipe2sch_video_data6[(VIDEO_DATA_SIZE-1):0]), // Templated
					     .video_data7	(pipe2sch_video_data7[(VIDEO_DATA_SIZE-1):0]), // Templated
					     .video_data_afifo_double_err0(video_data_afifo_mem_double_err0), // Templated
					     .video_data_afifo_double_err1(video_data_afifo_mem_double_err1), // Templated
					     .video_data_afifo_double_err2(video_data_afifo_mem_double_err2), // Templated
					     .video_data_afifo_double_err3(video_data_afifo_mem_double_err3), // Templated
					     .video_data_afifo_double_err4(video_data_afifo_mem_double_err4), // Templated
					     .video_data_afifo_double_err5(video_data_afifo_mem_double_err5), // Templated
					     .video_data_afifo_double_err6(video_data_afifo_mem_double_err6), // Templated
					     .video_data_afifo_double_err7(video_data_afifo_mem_double_err7), // Templated
					     .video_data_afifo_ecc_fault0(video_data_afifo_ecc_fault0),
					     .video_data_afifo_ecc_fault1(video_data_afifo_ecc_fault1),
					     .video_data_afifo_ecc_fault2(video_data_afifo_ecc_fault2),
					     .video_data_afifo_ecc_fault3(video_data_afifo_ecc_fault3),
					     .video_data_afifo_ecc_fault4(video_data_afifo_ecc_fault4),
					     .video_data_afifo_ecc_fault5(video_data_afifo_ecc_fault5),
					     .video_data_afifo_ecc_fault6(video_data_afifo_ecc_fault6),
					     .video_data_afifo_ecc_fault7(video_data_afifo_ecc_fault7),
					     .video_data_afifo_empty0(video_data_afifo_empty0),
					     .video_data_afifo_empty1(video_data_afifo_empty1),
					     .video_data_afifo_empty2(video_data_afifo_empty2),
					     .video_data_afifo_empty3(video_data_afifo_empty3),
					     .video_data_afifo_empty4(video_data_afifo_empty4),
					     .video_data_afifo_empty5(video_data_afifo_empty5),
					     .video_data_afifo_empty6(video_data_afifo_empty6),
					     .video_data_afifo_empty7(video_data_afifo_empty7),
					     .video_data_afifo_full0(video_data_afifo_full0),
					     .video_data_afifo_full1(video_data_afifo_full1),
					     .video_data_afifo_full2(video_data_afifo_full2),
					     .video_data_afifo_full3(video_data_afifo_full3),
					     .video_data_afifo_full4(video_data_afifo_full4),
					     .video_data_afifo_full5(video_data_afifo_full5),
					     .video_data_afifo_full6(video_data_afifo_full6),
					     .video_data_afifo_full7(video_data_afifo_full7),
					     .video_data_afifo_ovf_int0(video_data_afifo_ovf_int0),
					     .video_data_afifo_ovf_int1(video_data_afifo_ovf_int1),
					     .video_data_afifo_ovf_int2(video_data_afifo_ovf_int2),
					     .video_data_afifo_ovf_int3(video_data_afifo_ovf_int3),
					     .video_data_afifo_ovf_int4(video_data_afifo_ovf_int4),
					     .video_data_afifo_ovf_int5(video_data_afifo_ovf_int5),
					     .video_data_afifo_ovf_int6(video_data_afifo_ovf_int6),
					     .video_data_afifo_ovf_int7(video_data_afifo_ovf_int7),
					     .video_data_afifo_prog_empty0(video_data_afifo_prog_empty0),
					     .video_data_afifo_prog_empty1(video_data_afifo_prog_empty1),
					     .video_data_afifo_prog_empty2(video_data_afifo_prog_empty2),
					     .video_data_afifo_prog_empty3(video_data_afifo_prog_empty3),
					     .video_data_afifo_prog_empty4(video_data_afifo_prog_empty4),
					     .video_data_afifo_prog_empty5(video_data_afifo_prog_empty5),
					     .video_data_afifo_prog_empty6(video_data_afifo_prog_empty6),
					     .video_data_afifo_prog_empty7(video_data_afifo_prog_empty7),
					     .video_data_afifo_prog_full0(video_data_afifo_prog_full0),
					     .video_data_afifo_prog_full1(video_data_afifo_prog_full1),
					     .video_data_afifo_prog_full2(video_data_afifo_prog_full2),
					     .video_data_afifo_prog_full3(video_data_afifo_prog_full3),
					     .video_data_afifo_prog_full4(video_data_afifo_prog_full4),
					     .video_data_afifo_prog_full5(video_data_afifo_prog_full5),
					     .video_data_afifo_prog_full6(video_data_afifo_prog_full6),
					     .video_data_afifo_prog_full7(video_data_afifo_prog_full7),
					     .video_data_afifo_single_err0(video_data_afifo_mem_single_err0), // Templated
					     .video_data_afifo_single_err1(video_data_afifo_mem_single_err1), // Templated
					     .video_data_afifo_single_err2(video_data_afifo_mem_single_err2), // Templated
					     .video_data_afifo_single_err3(video_data_afifo_mem_single_err3), // Templated
					     .video_data_afifo_single_err4(video_data_afifo_mem_single_err4), // Templated
					     .video_data_afifo_single_err5(video_data_afifo_mem_single_err5), // Templated
					     .video_data_afifo_single_err6(video_data_afifo_mem_single_err6), // Templated
					     .video_data_afifo_single_err7(video_data_afifo_mem_single_err7), // Templated
					     .video_data_afifo_udf_int0(video_data_afifo_udf_int0),
					     .video_data_afifo_udf_int1(video_data_afifo_udf_int1),
					     .video_data_afifo_udf_int2(video_data_afifo_udf_int2),
					     .video_data_afifo_udf_int3(video_data_afifo_udf_int3),
					     .video_data_afifo_udf_int4(video_data_afifo_udf_int4),
					     .video_data_afifo_udf_int5(video_data_afifo_udf_int5),
					     .video_data_afifo_udf_int6(video_data_afifo_udf_int6),
					     .video_data_afifo_udf_int7(video_data_afifo_udf_int7),
					     .video_data_fwft_fifo_double_err0(video_data_fwft_fifo_mem_double_err0), // Templated
					     .video_data_fwft_fifo_double_err1(video_data_fwft_fifo_mem_double_err1), // Templated
					     .video_data_fwft_fifo_double_err2(video_data_fwft_fifo_mem_double_err2), // Templated
					     .video_data_fwft_fifo_double_err3(video_data_fwft_fifo_mem_double_err3), // Templated
					     .video_data_fwft_fifo_double_err4(video_data_fwft_fifo_mem_double_err4), // Templated
					     .video_data_fwft_fifo_double_err5(video_data_fwft_fifo_mem_double_err5), // Templated
					     .video_data_fwft_fifo_double_err6(video_data_fwft_fifo_mem_double_err6), // Templated
					     .video_data_fwft_fifo_double_err7(video_data_fwft_fifo_mem_double_err7), // Templated
					     .video_data_fwft_fifo_ecc_fault0(video_data_fwft_fifo_ecc_fault0),
					     .video_data_fwft_fifo_ecc_fault1(video_data_fwft_fifo_ecc_fault1),
					     .video_data_fwft_fifo_ecc_fault2(video_data_fwft_fifo_ecc_fault2),
					     .video_data_fwft_fifo_ecc_fault3(video_data_fwft_fifo_ecc_fault3),
					     .video_data_fwft_fifo_ecc_fault4(video_data_fwft_fifo_ecc_fault4),
					     .video_data_fwft_fifo_ecc_fault5(video_data_fwft_fifo_ecc_fault5),
					     .video_data_fwft_fifo_ecc_fault6(video_data_fwft_fifo_ecc_fault6),
					     .video_data_fwft_fifo_ecc_fault7(video_data_fwft_fifo_ecc_fault7),
					     .video_data_fwft_fifo_empty0(video_data_fwft_fifo_empty0),
					     .video_data_fwft_fifo_empty1(video_data_fwft_fifo_empty1),
					     .video_data_fwft_fifo_empty2(video_data_fwft_fifo_empty2),
					     .video_data_fwft_fifo_empty3(video_data_fwft_fifo_empty3),
					     .video_data_fwft_fifo_empty4(video_data_fwft_fifo_empty4),
					     .video_data_fwft_fifo_empty5(video_data_fwft_fifo_empty5),
					     .video_data_fwft_fifo_empty6(video_data_fwft_fifo_empty6),
					     .video_data_fwft_fifo_empty7(video_data_fwft_fifo_empty7),
					     .video_data_fwft_fifo_full0(video_data_fwft_fifo_full0),
					     .video_data_fwft_fifo_full1(video_data_fwft_fifo_full1),
					     .video_data_fwft_fifo_full2(video_data_fwft_fifo_full2),
					     .video_data_fwft_fifo_full3(video_data_fwft_fifo_full3),
					     .video_data_fwft_fifo_full4(video_data_fwft_fifo_full4),
					     .video_data_fwft_fifo_full5(video_data_fwft_fifo_full5),
					     .video_data_fwft_fifo_full6(video_data_fwft_fifo_full6),
					     .video_data_fwft_fifo_full7(video_data_fwft_fifo_full7),
					     .video_data_fwft_fifo_ovf_int0(video_data_fwft_fifo_ovf_int0),
					     .video_data_fwft_fifo_ovf_int1(video_data_fwft_fifo_ovf_int1),
					     .video_data_fwft_fifo_ovf_int2(video_data_fwft_fifo_ovf_int2),
					     .video_data_fwft_fifo_ovf_int3(video_data_fwft_fifo_ovf_int3),
					     .video_data_fwft_fifo_ovf_int4(video_data_fwft_fifo_ovf_int4),
					     .video_data_fwft_fifo_ovf_int5(video_data_fwft_fifo_ovf_int5),
					     .video_data_fwft_fifo_ovf_int6(video_data_fwft_fifo_ovf_int6),
					     .video_data_fwft_fifo_ovf_int7(video_data_fwft_fifo_ovf_int7),
					     .video_data_fwft_fifo_prog_full0(video_data_fwft_fifo_prog_full0),
					     .video_data_fwft_fifo_prog_full1(video_data_fwft_fifo_prog_full1),
					     .video_data_fwft_fifo_prog_full2(video_data_fwft_fifo_prog_full2),
					     .video_data_fwft_fifo_prog_full3(video_data_fwft_fifo_prog_full3),
					     .video_data_fwft_fifo_prog_full4(video_data_fwft_fifo_prog_full4),
					     .video_data_fwft_fifo_prog_full5(video_data_fwft_fifo_prog_full5),
					     .video_data_fwft_fifo_prog_full6(video_data_fwft_fifo_prog_full6),
					     .video_data_fwft_fifo_prog_full7(video_data_fwft_fifo_prog_full7),
					     .video_data_fwft_fifo_single_err0(video_data_fwft_fifo_mem_single_err0), // Templated
					     .video_data_fwft_fifo_single_err1(video_data_fwft_fifo_mem_single_err1), // Templated
					     .video_data_fwft_fifo_single_err2(video_data_fwft_fifo_mem_single_err2), // Templated
					     .video_data_fwft_fifo_single_err3(video_data_fwft_fifo_mem_single_err3), // Templated
					     .video_data_fwft_fifo_single_err4(video_data_fwft_fifo_mem_single_err4), // Templated
					     .video_data_fwft_fifo_single_err5(video_data_fwft_fifo_mem_single_err5), // Templated
					     .video_data_fwft_fifo_single_err6(video_data_fwft_fifo_mem_single_err6), // Templated
					     .video_data_fwft_fifo_single_err7(video_data_fwft_fifo_mem_single_err7), // Templated
					     .video_data_fwft_fifo_udf_int0(video_data_fwft_fifo_udf_int0),
					     .video_data_fwft_fifo_udf_int1(video_data_fwft_fifo_udf_int1),
					     .video_data_fwft_fifo_udf_int2(video_data_fwft_fifo_udf_int2),
					     .video_data_fwft_fifo_udf_int3(video_data_fwft_fifo_udf_int3),
					     .video_data_fwft_fifo_udf_int4(video_data_fwft_fifo_udf_int4),
					     .video_data_fwft_fifo_udf_int5(video_data_fwft_fifo_udf_int5),
					     .video_data_fwft_fifo_udf_int6(video_data_fwft_fifo_udf_int6),
					     .video_data_fwft_fifo_udf_int7(video_data_fwft_fifo_udf_int7),
					     .video_data_vld0	(pipe2sch_video_data_vld0), // Templated
					     .video_data_vld1	(pipe2sch_video_data_vld1), // Templated
					     .video_data_vld2	(pipe2sch_video_data_vld2), // Templated
					     .video_data_vld3	(pipe2sch_video_data_vld3), // Templated
					     .video_data_vld4	(pipe2sch_video_data_vld4), // Templated
					     .video_data_vld5	(pipe2sch_video_data_vld5), // Templated
					     .video_data_vld6	(pipe2sch_video_data_vld6), // Templated
					     .video_data_vld7	(pipe2sch_video_data_vld7), // Templated
					     .video_loss0	(video_loss0),
					     .video_loss1	(video_loss1),
					     .video_loss2	(video_loss2),
					     .video_loss3	(video_loss3),
					     .video_loss4	(video_loss4),
					     .video_loss5	(video_loss5),
					     .video_loss6	(video_loss6),
					     .video_loss7	(video_loss7),
					     .video_pipe0_data_aggre_bypass(video_pipe0_data_aggre_bypass[139:0]),
					     .video_pipe0_vld_aggre_bypass(video_pipe0_vld_aggre_bypass),
					     .video_pipe1_data_aggre_bypass(video_pipe1_data_aggre_bypass[139:0]),
					     .video_pipe1_vld_aggre_bypass(video_pipe1_vld_aggre_bypass),
					     .video_pipe2_data_aggre_bypass(video_pipe2_data_aggre_bypass[139:0]),
					     .video_pipe2_vld_aggre_bypass(video_pipe2_vld_aggre_bypass),
					     .video_pipe3_data_aggre_bypass(video_pipe3_data_aggre_bypass[139:0]),
					     .video_pipe3_vld_aggre_bypass(video_pipe3_vld_aggre_bypass),
					     .video_pipe4_data_aggre_bypass(),	 // Templated
					     .video_pipe4_vld_aggre_bypass(),	 // Templated
					     .video_pipe5_data_aggre_bypass(),	 // Templated
					     .video_pipe5_vld_aggre_bypass(),	 // Templated
					     .video_pipe6_data_aggre_bypass(),	 // Templated
					     .video_pipe6_vld_aggre_bypass(),	 // Templated
					     .video_pipe7_data_aggre_bypass(),	 // Templated
					     .video_pipe7_vld_aggre_bypass(),	 // Templated
					     .video_pipe_date_type_for_concat_align0(video_pipe_date_type_for_concat_align0[5:0]),
					     .video_pipe_date_type_for_concat_align1(video_pipe_date_type_for_concat_align1[5:0]),
					     .video_pipe_date_type_for_concat_align2(video_pipe_date_type_for_concat_align2[5:0]),
					     .video_pipe_date_type_for_concat_align3(video_pipe_date_type_for_concat_align3[5:0]),
					     .video_pipe_date_type_for_concat_align4(), // Templated
					     .video_pipe_date_type_for_concat_align5(), // Templated
					     .video_pipe_date_type_for_concat_align6(), // Templated
					     .video_pipe_date_type_for_concat_align7(), // Templated
					     .video_pipe_date_type_for_concat_align_vld0(video_pipe_date_type_for_concat_align_vld0),
					     .video_pipe_date_type_for_concat_align_vld1(video_pipe_date_type_for_concat_align_vld1),
					     .video_pipe_date_type_for_concat_align_vld2(video_pipe_date_type_for_concat_align_vld2),
					     .video_pipe_date_type_for_concat_align_vld3(video_pipe_date_type_for_concat_align_vld3),
					     .video_pipe_date_type_for_concat_align_vld4(), // Templated
					     .video_pipe_date_type_for_concat_align_vld5(), // Templated
					     .video_pipe_date_type_for_concat_align_vld6(), // Templated
					     .video_pipe_date_type_for_concat_align_vld7(), // Templated
					     .reg_rd_pipe_fifo_full(reg_rd_pipe_fifo_full[7:0]),
					     // Inputs
					     .app_aggregation_bypass(app_aggregation_bypass),
					     .clk_1M		(clk_1M),
					     .fifo_rdclk0	(fifo_rdclk0),
					     .fifo_rdclk1	(fifo_rdclk1),
					     .fifo_rdclk2	(fifo_rdclk2),
					     .fifo_rdclk3	(fifo_rdclk3),
					     .fifo_rdclk4	(fifo_rdclk4),
					     .fifo_rdclk5	(fifo_rdclk5),
					     .fifo_rdclk6	(fifo_rdclk6),
					     .fifo_rdclk7	(fifo_rdclk7),
					     .fifo_rdclk_rst_n0	(fifo_rdclk_rst_n0),
					     .fifo_rdclk_rst_n1	(fifo_rdclk_rst_n1),
					     .fifo_rdclk_rst_n2	(fifo_rdclk_rst_n2),
					     .fifo_rdclk_rst_n3	(fifo_rdclk_rst_n3),
					     .fifo_rdclk_rst_n4	(fifo_rdclk_rst_n4),
					     .fifo_rdclk_rst_n5	(fifo_rdclk_rst_n5),
					     .fifo_rdclk_rst_n6	(fifo_rdclk_rst_n6),
					     .fifo_rdclk_rst_n7	(fifo_rdclk_rst_n7),
					     .fifo_wrclk0	(fifo_wrclk0),
					     .fifo_wrclk1	(fifo_wrclk1),
					     .fifo_wrclk2	(fifo_wrclk2),
					     .fifo_wrclk3	(fifo_wrclk3),
					     .fifo_wrclk4	(fifo_wrclk4),
					     .fifo_wrclk5	(fifo_wrclk5),
					     .fifo_wrclk6	(fifo_wrclk6),
					     .fifo_wrclk7	(fifo_wrclk7),
					     .fifo_wrclk_rst_n0	(fifo_wrclk_rst_n0),
					     .fifo_wrclk_rst_n1	(fifo_wrclk_rst_n1),
					     .fifo_wrclk_rst_n2	(fifo_wrclk_rst_n2),
					     .fifo_wrclk_rst_n3	(fifo_wrclk_rst_n3),
					     .fifo_wrclk_rst_n4	(fifo_wrclk_rst_n4),
					     .fifo_wrclk_rst_n5	(fifo_wrclk_rst_n5),
					     .fifo_wrclk_rst_n6	(fifo_wrclk_rst_n6),
					     .fifo_wrclk_rst_n7	(fifo_wrclk_rst_n7),
					     .line_delay_en0	(line_delay_en0),
					     .line_delay_en1	(line_delay_en1),
					     .line_delay_en2	(line_delay_en2),
					     .line_delay_en3	(line_delay_en3),
					     .line_delay_en4	(line_delay_en4),
					     .line_delay_en5	(line_delay_en5),
					     .line_delay_en6	(line_delay_en6),
					     .line_delay_en7	(line_delay_en7),
					     .pipe0_aggr_id	(pipe0_aggr_id[3:0]),
					     .pipe0_bytes_en	(pipe0_byte_en[(`MEP_CSI2_DEVICE_IDI_DATA_BYTEEN_WIDTH-1):0]), // Templated
					     .pipe0_csi_data	(pipe0_csi_data[(`MEP_CSI2_DEVICE_IDI_CSIDATA_SIZE-1):0]),
					     .pipe0_data_en	(pipe0_data_en),
					     .pipe0_data_type	(pipe0_data_type[5:0]),
					     .pipe0_header_en	(pipe0_header_en),
					     .pipe0_pkt_crc	(pipe0_pkt_crc[31:0]),
					     .pipe0_pkt_crc_en	(pipe0_pkt_crc_en),
					     .pipe0_virtual_channel(pipe0_virtual_channel[1:0]),
					     .pipe0_virtual_channel_x(pipe0_virtual_channel_x[(`MEP_CSI2_DEVICE_VCX_DWIDTH-1):0]),
					     .pipe0_word_count	(pipe0_word_count[15:0]),
					     .pipe1_aggr_id	(pipe1_aggr_id[3:0]),
					     .pipe1_bytes_en	(pipe1_byte_en[(`MEP_CSI2_DEVICE_IDI_DATA_BYTEEN_WIDTH-1):0]), // Templated
					     .pipe1_csi_data	(pipe1_csi_data[(`MEP_CSI2_DEVICE_IDI_CSIDATA_SIZE-1):0]),
					     .pipe1_data_en	(pipe1_data_en),
					     .pipe1_data_type	(pipe1_data_type[5:0]),
					     .pipe1_header_en	(pipe1_header_en),
					     .pipe1_pkt_crc	(pipe1_pkt_crc[31:0]),
					     .pipe1_pkt_crc_en	(pipe1_pkt_crc_en),
					     .pipe1_virtual_channel(pipe1_virtual_channel[1:0]),
					     .pipe1_virtual_channel_x(pipe1_virtual_channel_x[(`MEP_CSI2_DEVICE_VCX_DWIDTH-1):0]),
					     .pipe1_word_count	(pipe1_word_count[15:0]),
					     .pipe2_aggr_id	(pipe2_aggr_id[3:0]),
					     .pipe2_bytes_en	(pipe2_byte_en[(`MEP_CSI2_DEVICE_IDI_DATA_BYTEEN_WIDTH-1):0]), // Templated
					     .pipe2_csi_data	(pipe2_csi_data[(`MEP_CSI2_DEVICE_IDI_CSIDATA_SIZE-1):0]),
					     .pipe2_data_en	(pipe2_data_en),
					     .pipe2_data_type	(pipe2_data_type[5:0]),
					     .pipe2_header_en	(pipe2_header_en),
					     .pipe2_pkt_crc	(pipe2_pkt_crc[31:0]),
					     .pipe2_pkt_crc_en	(pipe2_pkt_crc_en),
					     .pipe2_virtual_channel(pipe2_virtual_channel[1:0]),
					     .pipe2_virtual_channel_x(pipe2_virtual_channel_x[(`MEP_CSI2_DEVICE_VCX_DWIDTH-1):0]),
					     .pipe2_word_count	(pipe2_word_count[15:0]),
					     .pipe3_aggr_id	(pipe3_aggr_id[3:0]),
					     .pipe3_bytes_en	(pipe3_byte_en[(`MEP_CSI2_DEVICE_IDI_DATA_BYTEEN_WIDTH-1):0]), // Templated
					     .pipe3_csi_data	(pipe3_csi_data[(`MEP_CSI2_DEVICE_IDI_CSIDATA_SIZE-1):0]),
					     .pipe3_data_en	(pipe3_data_en),
					     .pipe3_data_type	(pipe3_data_type[5:0]),
					     .pipe3_header_en	(pipe3_header_en),
					     .pipe3_pkt_crc	(pipe3_pkt_crc[31:0]),
					     .pipe3_pkt_crc_en	(pipe3_pkt_crc_en),
					     .pipe3_virtual_channel(pipe3_virtual_channel[1:0]),
					     .pipe3_virtual_channel_x(pipe3_virtual_channel_x[(`MEP_CSI2_DEVICE_VCX_DWIDTH-1):0]),
					     .pipe3_word_count	(pipe3_word_count[15:0]),
					     .pipe4_aggr_id	(pipe4_aggr_id[3:0]),
					     .pipe4_bytes_en	(pipe4_byte_en[(`MEP_CSI2_DEVICE_IDI_DATA_BYTEEN_WIDTH-1):0]), // Templated
					     .pipe4_csi_data	(pipe4_csi_data[(`MEP_CSI2_DEVICE_IDI_CSIDATA_SIZE-1):0]),
					     .pipe4_data_en	(pipe4_data_en),
					     .pipe4_data_type	(pipe4_data_type[5:0]),
					     .pipe4_header_en	(pipe4_header_en),
					     .pipe4_pkt_crc	(pipe4_pkt_crc[31:0]),
					     .pipe4_pkt_crc_en	(pipe4_pkt_crc_en),
					     .pipe4_virtual_channel(pipe4_virtual_channel[1:0]),
					     .pipe4_virtual_channel_x(pipe4_virtual_channel_x[(`MEP_CSI2_DEVICE_VCX_DWIDTH-1):0]),
					     .pipe4_word_count	(pipe4_word_count[15:0]),
					     .pipe5_aggr_id	(pipe5_aggr_id[3:0]),
					     .pipe5_bytes_en	(pipe5_byte_en[(`MEP_CSI2_DEVICE_IDI_DATA_BYTEEN_WIDTH-1):0]), // Templated
					     .pipe5_csi_data	(pipe5_csi_data[(`MEP_CSI2_DEVICE_IDI_CSIDATA_SIZE-1):0]),
					     .pipe5_data_en	(pipe5_data_en),
					     .pipe5_data_type	(pipe5_data_type[5:0]),
					     .pipe5_header_en	(pipe5_header_en),
					     .pipe5_pkt_crc	(pipe5_pkt_crc[31:0]),
					     .pipe5_pkt_crc_en	(pipe5_pkt_crc_en),
					     .pipe5_virtual_channel(pipe5_virtual_channel[1:0]),
					     .pipe5_virtual_channel_x(pipe5_virtual_channel_x[(`MEP_CSI2_DEVICE_VCX_DWIDTH-1):0]),
					     .pipe5_word_count	(pipe5_word_count[15:0]),
					     .pipe6_aggr_id	(pipe6_aggr_id[3:0]),
					     .pipe6_bytes_en	(pipe6_byte_en[(`MEP_CSI2_DEVICE_IDI_DATA_BYTEEN_WIDTH-1):0]), // Templated
					     .pipe6_csi_data	(pipe6_csi_data[(`MEP_CSI2_DEVICE_IDI_CSIDATA_SIZE-1):0]),
					     .pipe6_data_en	(pipe6_data_en),
					     .pipe6_data_type	(pipe6_data_type[5:0]),
					     .pipe6_header_en	(pipe6_header_en),
					     .pipe6_pkt_crc	(pipe6_pkt_crc[31:0]),
					     .pipe6_pkt_crc_en	(pipe6_pkt_crc_en),
					     .pipe6_virtual_channel(pipe6_virtual_channel[1:0]),
					     .pipe6_virtual_channel_x(pipe6_virtual_channel_x[(`MEP_CSI2_DEVICE_VCX_DWIDTH-1):0]),
					     .pipe6_word_count	(pipe6_word_count[15:0]),
					     .pipe7_aggr_id	(pipe7_aggr_id[3:0]),
					     .pipe7_bytes_en	(pipe7_byte_en[(`MEP_CSI2_DEVICE_IDI_DATA_BYTEEN_WIDTH-1):0]), // Templated
					     .pipe7_csi_data	(pipe7_csi_data[(`MEP_CSI2_DEVICE_IDI_CSIDATA_SIZE-1):0]),
					     .pipe7_data_en	(pipe7_data_en),
					     .pipe7_data_type	(pipe7_data_type[5:0]),
					     .pipe7_header_en	(pipe7_header_en),
					     .pipe7_pkt_crc	(pipe7_pkt_crc[31:0]),
					     .pipe7_pkt_crc_en	(pipe7_pkt_crc_en),
					     .pipe7_virtual_channel(pipe7_virtual_channel[1:0]),
					     .pipe7_virtual_channel_x(pipe7_virtual_channel_x[(`MEP_CSI2_DEVICE_VCX_DWIDTH-1):0]),
					     .pipe7_word_count	(pipe7_word_count[15:0]),
					     .reg_app_ecc_addr_protect_en(reg_app_ecc_addr_protect_en),
					     .reg_app_ecc_bypass(reg_app_ecc_bypass),
					     .reg_app_ecc_fault_detc_en(reg_app_ecc_fault_detc_en),
					     .reg_app_pkt_crc_gen_dis(reg_app_pkt_crc_gen_dis),
					     .reg_app_wr_idi_data_continue(reg_app_wr_idi_data_continue),
					     .reg_clear_app_full_cnt_async_fifo_pipe0(reg_clear_app_full_cnt_async_fifo_pipe0),
					     .reg_clear_app_full_cnt_async_fifo_pipe1(reg_clear_app_full_cnt_async_fifo_pipe1),
					     .reg_clear_app_full_cnt_async_fifo_pipe2(reg_clear_app_full_cnt_async_fifo_pipe2),
					     .reg_clear_app_full_cnt_async_fifo_pipe3(reg_clear_app_full_cnt_async_fifo_pipe3),
					     .reg_clear_app_full_cnt_async_fifo_pipe4(reg_clear_app_full_cnt_async_fifo_pipe4),
					     .reg_clear_app_full_cnt_async_fifo_pipe5(reg_clear_app_full_cnt_async_fifo_pipe5),
					     .reg_clear_app_full_cnt_async_fifo_pipe6(reg_clear_app_full_cnt_async_fifo_pipe6),
					     .reg_clear_app_full_cnt_async_fifo_pipe7(reg_clear_app_full_cnt_async_fifo_pipe7),
					     .reg_clear_app_full_cnt_sync_fifo_pipe0(reg_clear_app_full_cnt_sync_fifo_pipe0),
					     .reg_clear_app_full_cnt_sync_fifo_pipe1(reg_clear_app_full_cnt_sync_fifo_pipe1),
					     .reg_clear_app_full_cnt_sync_fifo_pipe2(reg_clear_app_full_cnt_sync_fifo_pipe2),
					     .reg_clear_app_full_cnt_sync_fifo_pipe3(reg_clear_app_full_cnt_sync_fifo_pipe3),
					     .reg_clear_app_full_cnt_sync_fifo_pipe4(reg_clear_app_full_cnt_sync_fifo_pipe4),
					     .reg_clear_app_full_cnt_sync_fifo_pipe5(reg_clear_app_full_cnt_sync_fifo_pipe5),
					     .reg_clear_app_full_cnt_sync_fifo_pipe6(reg_clear_app_full_cnt_sync_fifo_pipe6),
					     .reg_clear_app_full_cnt_sync_fifo_pipe7(reg_clear_app_full_cnt_sync_fifo_pipe7),
					     .reg_clear_resv_pkt_cnt_lp_pf_pipe0(reg_clear_resv_pkt_cnt_lp_pf_pipe0),
					     .reg_clear_resv_pkt_cnt_lp_pf_pipe1(reg_clear_resv_pkt_cnt_lp_pf_pipe1),
					     .reg_clear_resv_pkt_cnt_lp_pf_pipe2(reg_clear_resv_pkt_cnt_lp_pf_pipe2),
					     .reg_clear_resv_pkt_cnt_lp_pf_pipe3(reg_clear_resv_pkt_cnt_lp_pf_pipe3),
					     .reg_clear_resv_pkt_cnt_lp_pf_pipe4(reg_clear_resv_pkt_cnt_lp_pf_pipe4),
					     .reg_clear_resv_pkt_cnt_lp_pf_pipe5(reg_clear_resv_pkt_cnt_lp_pf_pipe5),
					     .reg_clear_resv_pkt_cnt_lp_pf_pipe6(reg_clear_resv_pkt_cnt_lp_pf_pipe6),
					     .reg_clear_resv_pkt_cnt_lp_pf_pipe7(reg_clear_resv_pkt_cnt_lp_pf_pipe7),
					     .reg_clear_resv_pkt_cnt_lp_ph_pipe0(reg_clear_resv_pkt_cnt_lp_ph_pipe0),
					     .reg_clear_resv_pkt_cnt_lp_ph_pipe1(reg_clear_resv_pkt_cnt_lp_ph_pipe1),
					     .reg_clear_resv_pkt_cnt_lp_ph_pipe2(reg_clear_resv_pkt_cnt_lp_ph_pipe2),
					     .reg_clear_resv_pkt_cnt_lp_ph_pipe3(reg_clear_resv_pkt_cnt_lp_ph_pipe3),
					     .reg_clear_resv_pkt_cnt_lp_ph_pipe4(reg_clear_resv_pkt_cnt_lp_ph_pipe4),
					     .reg_clear_resv_pkt_cnt_lp_ph_pipe5(reg_clear_resv_pkt_cnt_lp_ph_pipe5),
					     .reg_clear_resv_pkt_cnt_lp_ph_pipe6(reg_clear_resv_pkt_cnt_lp_ph_pipe6),
					     .reg_clear_resv_pkt_cnt_lp_ph_pipe7(reg_clear_resv_pkt_cnt_lp_ph_pipe7),
					     .reg_clear_resv_pkt_cnt_sp_fe_pipe0(reg_clear_resv_pkt_cnt_sp_fe_pipe0),
					     .reg_clear_resv_pkt_cnt_sp_fe_pipe1(reg_clear_resv_pkt_cnt_sp_fe_pipe1),
					     .reg_clear_resv_pkt_cnt_sp_fe_pipe2(reg_clear_resv_pkt_cnt_sp_fe_pipe2),
					     .reg_clear_resv_pkt_cnt_sp_fe_pipe3(reg_clear_resv_pkt_cnt_sp_fe_pipe3),
					     .reg_clear_resv_pkt_cnt_sp_fe_pipe4(reg_clear_resv_pkt_cnt_sp_fe_pipe4),
					     .reg_clear_resv_pkt_cnt_sp_fe_pipe5(reg_clear_resv_pkt_cnt_sp_fe_pipe5),
					     .reg_clear_resv_pkt_cnt_sp_fe_pipe6(reg_clear_resv_pkt_cnt_sp_fe_pipe6),
					     .reg_clear_resv_pkt_cnt_sp_fe_pipe7(reg_clear_resv_pkt_cnt_sp_fe_pipe7),
					     .reg_clear_resv_pkt_cnt_sp_fs_pipe0(reg_clear_resv_pkt_cnt_sp_fs_pipe0),
					     .reg_clear_resv_pkt_cnt_sp_fs_pipe1(reg_clear_resv_pkt_cnt_sp_fs_pipe1),
					     .reg_clear_resv_pkt_cnt_sp_fs_pipe2(reg_clear_resv_pkt_cnt_sp_fs_pipe2),
					     .reg_clear_resv_pkt_cnt_sp_fs_pipe3(reg_clear_resv_pkt_cnt_sp_fs_pipe3),
					     .reg_clear_resv_pkt_cnt_sp_fs_pipe4(reg_clear_resv_pkt_cnt_sp_fs_pipe4),
					     .reg_clear_resv_pkt_cnt_sp_fs_pipe5(reg_clear_resv_pkt_cnt_sp_fs_pipe5),
					     .reg_clear_resv_pkt_cnt_sp_fs_pipe6(reg_clear_resv_pkt_cnt_sp_fs_pipe6),
					     .reg_clear_resv_pkt_cnt_sp_fs_pipe7(reg_clear_resv_pkt_cnt_sp_fs_pipe7),
					     .reg_clear_resv_pkt_cnt_sp_le_pipe0(reg_clear_resv_pkt_cnt_sp_le_pipe0),
					     .reg_clear_resv_pkt_cnt_sp_le_pipe1(reg_clear_resv_pkt_cnt_sp_le_pipe1),
					     .reg_clear_resv_pkt_cnt_sp_le_pipe2(reg_clear_resv_pkt_cnt_sp_le_pipe2),
					     .reg_clear_resv_pkt_cnt_sp_le_pipe3(reg_clear_resv_pkt_cnt_sp_le_pipe3),
					     .reg_clear_resv_pkt_cnt_sp_le_pipe4(reg_clear_resv_pkt_cnt_sp_le_pipe4),
					     .reg_clear_resv_pkt_cnt_sp_le_pipe5(reg_clear_resv_pkt_cnt_sp_le_pipe5),
					     .reg_clear_resv_pkt_cnt_sp_le_pipe6(reg_clear_resv_pkt_cnt_sp_le_pipe6),
					     .reg_clear_resv_pkt_cnt_sp_le_pipe7(reg_clear_resv_pkt_cnt_sp_le_pipe7),
					     .reg_clear_resv_pkt_cnt_sp_ls_pipe0(reg_clear_resv_pkt_cnt_sp_ls_pipe0),
					     .reg_clear_resv_pkt_cnt_sp_ls_pipe1(reg_clear_resv_pkt_cnt_sp_ls_pipe1),
					     .reg_clear_resv_pkt_cnt_sp_ls_pipe2(reg_clear_resv_pkt_cnt_sp_ls_pipe2),
					     .reg_clear_resv_pkt_cnt_sp_ls_pipe3(reg_clear_resv_pkt_cnt_sp_ls_pipe3),
					     .reg_clear_resv_pkt_cnt_sp_ls_pipe4(reg_clear_resv_pkt_cnt_sp_ls_pipe4),
					     .reg_clear_resv_pkt_cnt_sp_ls_pipe5(reg_clear_resv_pkt_cnt_sp_ls_pipe5),
					     .reg_clear_resv_pkt_cnt_sp_ls_pipe6(reg_clear_resv_pkt_cnt_sp_ls_pipe6),
					     .reg_clear_resv_pkt_cnt_sp_ls_pipe7(reg_clear_resv_pkt_cnt_sp_ls_pipe7),
					     .reg_dbg_pkt_num_nonzero_and_fifo_empty_threshold(reg_dbg_pkt_num_nonzero_and_fifo_empty_threshold[15:0]),
					     .reg_dbg_pkt_num_nonzero_threshold(reg_dbg_pkt_num_nonzero_threshold[15:0]),
					     .reg_dft_sync_tpram_config(reg_dft_sync_tpram_config[9:0]),
					     .reg_dft_tpram_config(reg_dft_tpram_config[8:0]),
					     .reg_last_byte_header_down_mux(reg_last_byte_header_down_mux),
					     .reg_resv_pkt_match_lp_dt_en_pipe0(reg_resv_pkt_match_lp_dt_en_pipe0),
					     .reg_resv_pkt_match_lp_dt_en_pipe1(reg_resv_pkt_match_lp_dt_en_pipe1),
					     .reg_resv_pkt_match_lp_dt_en_pipe2(reg_resv_pkt_match_lp_dt_en_pipe2),
					     .reg_resv_pkt_match_lp_dt_en_pipe3(reg_resv_pkt_match_lp_dt_en_pipe3),
					     .reg_resv_pkt_match_lp_dt_en_pipe4(reg_resv_pkt_match_lp_dt_en_pipe4),
					     .reg_resv_pkt_match_lp_dt_en_pipe5(reg_resv_pkt_match_lp_dt_en_pipe5),
					     .reg_resv_pkt_match_lp_dt_en_pipe6(reg_resv_pkt_match_lp_dt_en_pipe6),
					     .reg_resv_pkt_match_lp_dt_en_pipe7(reg_resv_pkt_match_lp_dt_en_pipe7),
					     .reg_resv_pkt_match_lp_dt_pipe0(reg_resv_pkt_match_lp_dt_pipe0[5:0]),
					     .reg_resv_pkt_match_lp_dt_pipe1(reg_resv_pkt_match_lp_dt_pipe1[5:0]),
					     .reg_resv_pkt_match_lp_dt_pipe2(reg_resv_pkt_match_lp_dt_pipe2[5:0]),
					     .reg_resv_pkt_match_lp_dt_pipe3(reg_resv_pkt_match_lp_dt_pipe3[5:0]),
					     .reg_resv_pkt_match_lp_dt_pipe4(reg_resv_pkt_match_lp_dt_pipe4[5:0]),
					     .reg_resv_pkt_match_lp_dt_pipe5(reg_resv_pkt_match_lp_dt_pipe5[5:0]),
					     .reg_resv_pkt_match_lp_dt_pipe6(reg_resv_pkt_match_lp_dt_pipe6[5:0]),
					     .reg_resv_pkt_match_lp_dt_pipe7(reg_resv_pkt_match_lp_dt_pipe7[5:0]),
					     .reg_sram_lcrc_err_oen(reg_sram_lcrc_err_oen[7:0]),
					     .reg_video_fifo_empty_depend_cnt_mux(reg_video_fifo_empty_depend_cnt_mux),
					     .reg_video_pipe_en	(reg_video_pipe_en[7:0]),
					     .time_window0	(time_window0[16:0]),
					     .time_window1	(time_window1[16:0]),
					     .time_window2	(time_window2[16:0]),
					     .time_window3	(time_window3[16:0]),
					     .time_window4	(time_window4[16:0]),
					     .time_window5	(time_window5[16:0]),
					     .time_window6	(time_window6[16:0]),
					     .time_window7	(time_window7[16:0]),
					     .up_state_video_pipe0(up_state_video_pipe0),
					     .up_state_video_pipe1(up_state_video_pipe1),
					     .up_state_video_pipe2(up_state_video_pipe2),
					     .up_state_video_pipe3(up_state_video_pipe3),
					     .up_state_video_pipe4(up_state_video_pipe4),
					     .up_state_video_pipe5(up_state_video_pipe5),
					     .up_state_video_pipe6(up_state_video_pipe6),
					     .up_state_video_pipe7(up_state_video_pipe7),
					     .video_loss_en0	(video_loss_en0),
					     .video_loss_en1	(video_loss_en1),
					     .video_loss_en2	(video_loss_en2),
					     .video_loss_en3	(video_loss_en3),
					     .video_loss_en4	(video_loss_en4),
					     .video_loss_en5	(video_loss_en5),
					     .video_loss_en6	(video_loss_en6),
					     .video_loss_en7	(video_loss_en7),
					     .pipe_fifo_full_clear(pipe_fifo_full_clear[7:0]));


/*  as6d_app_aggr  AUTO_TEMPLATE (
                 .in_video_data_vld\(.*\)(pipe2sch_video_data_vld\1),
                 .in_video_data\(.*\) (pipe2sch_video_data\1[]),
                 .sch2post_video_data_vld\(.*\)(sch2post_video_data_vld\1),
                 .csi2device\(.*\)_idi_anti_halt    (), 
                 .csi2device\(.*\)_idi_halt            (), 
                 .csi2device\(.*\)                    (aggr\1[]),
                 .video_data_fifo_empty\(.*\)(video_data_fwft_fifo_empty\1),
                 .sch\(.*\)_fse_filter(reg_sch\1_fse_filter),
)*/
as6d_app_aggr    u_as6d_app_aggregator(
                       .ack0        (ack0),
                       .ack1        (ack1),
                       .ack2        (ack2),
                       .ack3        (ack3),
                       .line_end0    (line_end0),
                       .line_end1    (line_end1),
                       .line_end2    (line_end2),
                       .line_end3    (line_end3),
                      /*AUTOINST*/
				       // Outputs
				       .app_aggr_idi_crc_err_int0(app_aggr_idi_crc_err_int0),
				       .app_aggr_idi_crc_err_int1(app_aggr_idi_crc_err_int1),
				       .app_aggr_idi_crc_err_int2(app_aggr_idi_crc_err_int2),
				       .app_aggr_idi_crc_err_int3(app_aggr_idi_crc_err_int3),
				       .csi2device0_idi_byte_en(aggr0_idi_byte_en[3:0]), // Templated
				       .csi2device0_idi_data(aggr0_idi_data[`CSI2_DEVICE_IDI_DATA_WIDTH-1:0]), // Templated
				       .csi2device0_idi_data_en(aggr0_idi_data_en), // Templated
				       .csi2device0_idi_data_parity(aggr0_idi_data_parity[20:0]), // Templated
				       .csi2device0_idi_data_type(aggr0_idi_data_type[5:0]), // Templated
				       .csi2device0_idi_header_en(aggr0_idi_header_en), // Templated
				       .csi2device0_idi_tunnel_mode_en(aggr0_idi_tunnel_mode_en), // Templated
				       .csi2device0_idi_virtual_channel(aggr0_idi_virtual_channel[1:0]), // Templated
				       .csi2device0_idi_virtual_channel_x(aggr0_idi_virtual_channel_x[`CSI2_DEVICE_VCX_DWIDTH-1:0]), // Templated
				       .csi2device0_idi_word_count(aggr0_idi_word_count[15:0]), // Templated
				       .csi2device1_idi_byte_en(aggr1_idi_byte_en[3:0]), // Templated
				       .csi2device1_idi_data(aggr1_idi_data[`CSI2_DEVICE_IDI_DATA_WIDTH-1:0]), // Templated
				       .csi2device1_idi_data_en(aggr1_idi_data_en), // Templated
				       .csi2device1_idi_data_parity(aggr1_idi_data_parity[20:0]), // Templated
				       .csi2device1_idi_data_type(aggr1_idi_data_type[5:0]), // Templated
				       .csi2device1_idi_header_en(aggr1_idi_header_en), // Templated
				       .csi2device1_idi_tunnel_mode_en(aggr1_idi_tunnel_mode_en), // Templated
				       .csi2device1_idi_virtual_channel(aggr1_idi_virtual_channel[1:0]), // Templated
				       .csi2device1_idi_virtual_channel_x(aggr1_idi_virtual_channel_x[`CSI2_DEVICE_VCX_DWIDTH-1:0]), // Templated
				       .csi2device1_idi_word_count(aggr1_idi_word_count[15:0]), // Templated
				       .csi2device2_idi_byte_en(aggr2_idi_byte_en[3:0]), // Templated
				       .csi2device2_idi_data(aggr2_idi_data[`CSI2_DEVICE_IDI_DATA_WIDTH-1:0]), // Templated
				       .csi2device2_idi_data_en(aggr2_idi_data_en), // Templated
				       .csi2device2_idi_data_parity(aggr2_idi_data_parity[20:0]), // Templated
				       .csi2device2_idi_data_type(aggr2_idi_data_type[5:0]), // Templated
				       .csi2device2_idi_header_en(aggr2_idi_header_en), // Templated
				       .csi2device2_idi_tunnel_mode_en(aggr2_idi_tunnel_mode_en), // Templated
				       .csi2device2_idi_virtual_channel(aggr2_idi_virtual_channel[1:0]), // Templated
				       .csi2device2_idi_virtual_channel_x(aggr2_idi_virtual_channel_x[`CSI2_DEVICE_VCX_DWIDTH-1:0]), // Templated
				       .csi2device2_idi_word_count(aggr2_idi_word_count[15:0]), // Templated
				       .csi2device3_idi_byte_en(aggr3_idi_byte_en[3:0]), // Templated
				       .csi2device3_idi_data(aggr3_idi_data[`CSI2_DEVICE_IDI_DATA_WIDTH-1:0]), // Templated
				       .csi2device3_idi_data_en(aggr3_idi_data_en), // Templated
				       .csi2device3_idi_data_parity(aggr3_idi_data_parity[20:0]), // Templated
				       .csi2device3_idi_data_type(aggr3_idi_data_type[5:0]), // Templated
				       .csi2device3_idi_header_en(aggr3_idi_header_en), // Templated
				       .csi2device3_idi_tunnel_mode_en(aggr3_idi_tunnel_mode_en), // Templated
				       .csi2device3_idi_virtual_channel(aggr3_idi_virtual_channel[1:0]), // Templated
				       .csi2device3_idi_virtual_channel_x(aggr3_idi_virtual_channel_x[`CSI2_DEVICE_VCX_DWIDTH-1:0]), // Templated
				       .csi2device3_idi_word_count(aggr3_idi_word_count[15:0]), // Templated
				       .reg_rd_send_pkt_cnt_lp_pf_aggr0(reg_rd_send_pkt_cnt_lp_pf_aggr0[31:0]),
				       .reg_rd_send_pkt_cnt_lp_pf_aggr1(reg_rd_send_pkt_cnt_lp_pf_aggr1[31:0]),
				       .reg_rd_send_pkt_cnt_lp_pf_aggr2(reg_rd_send_pkt_cnt_lp_pf_aggr2[31:0]),
				       .reg_rd_send_pkt_cnt_lp_pf_aggr3(reg_rd_send_pkt_cnt_lp_pf_aggr3[31:0]),
				       .reg_rd_send_pkt_cnt_lp_ph_aggr0(reg_rd_send_pkt_cnt_lp_ph_aggr0[31:0]),
				       .reg_rd_send_pkt_cnt_lp_ph_aggr1(reg_rd_send_pkt_cnt_lp_ph_aggr1[31:0]),
				       .reg_rd_send_pkt_cnt_lp_ph_aggr2(reg_rd_send_pkt_cnt_lp_ph_aggr2[31:0]),
				       .reg_rd_send_pkt_cnt_lp_ph_aggr3(reg_rd_send_pkt_cnt_lp_ph_aggr3[31:0]),
				       .reg_rd_send_pkt_cnt_sp_fe_aggr0(reg_rd_send_pkt_cnt_sp_fe_aggr0[31:0]),
				       .reg_rd_send_pkt_cnt_sp_fe_aggr1(reg_rd_send_pkt_cnt_sp_fe_aggr1[31:0]),
				       .reg_rd_send_pkt_cnt_sp_fe_aggr2(reg_rd_send_pkt_cnt_sp_fe_aggr2[31:0]),
				       .reg_rd_send_pkt_cnt_sp_fe_aggr3(reg_rd_send_pkt_cnt_sp_fe_aggr3[31:0]),
				       .reg_rd_send_pkt_cnt_sp_fs_aggr0(reg_rd_send_pkt_cnt_sp_fs_aggr0[31:0]),
				       .reg_rd_send_pkt_cnt_sp_fs_aggr1(reg_rd_send_pkt_cnt_sp_fs_aggr1[31:0]),
				       .reg_rd_send_pkt_cnt_sp_fs_aggr2(reg_rd_send_pkt_cnt_sp_fs_aggr2[31:0]),
				       .reg_rd_send_pkt_cnt_sp_fs_aggr3(reg_rd_send_pkt_cnt_sp_fs_aggr3[31:0]),
				       .reg_rd_send_pkt_cnt_sp_le_aggr0(reg_rd_send_pkt_cnt_sp_le_aggr0[31:0]),
				       .reg_rd_send_pkt_cnt_sp_le_aggr1(reg_rd_send_pkt_cnt_sp_le_aggr1[31:0]),
				       .reg_rd_send_pkt_cnt_sp_le_aggr2(reg_rd_send_pkt_cnt_sp_le_aggr2[31:0]),
				       .reg_rd_send_pkt_cnt_sp_le_aggr3(reg_rd_send_pkt_cnt_sp_le_aggr3[31:0]),
				       .reg_rd_send_pkt_cnt_sp_ls_aggr0(reg_rd_send_pkt_cnt_sp_ls_aggr0[31:0]),
				       .reg_rd_send_pkt_cnt_sp_ls_aggr1(reg_rd_send_pkt_cnt_sp_ls_aggr1[31:0]),
				       .reg_rd_send_pkt_cnt_sp_ls_aggr2(reg_rd_send_pkt_cnt_sp_ls_aggr2[31:0]),
				       .reg_rd_send_pkt_cnt_sp_ls_aggr3(reg_rd_send_pkt_cnt_sp_ls_aggr3[31:0]),
				       .sch0_ack_aggre	(sch0_ack_aggre[7:0]),
				       .sch0_ack_concat	(sch0_ack_concat[3:0]),
				       .sch0_aggre_busy	(sch0_aggre_busy),
				       .sch0_cs		(sch0_cs[3:0]),
				       .sch0_line_end_aggre(sch0_line_end_aggre[7:0]),
				       .sch0_line_end_concat(sch0_line_end_concat[3:0]),
				       .sch0_up_state_aggre(sch0_up_state_aggre[7:0]),
				       .sch0_up_state_concat(sch0_up_state_concat[3:0]),
				       .sch1_ack_aggre	(sch1_ack_aggre[7:0]),
				       .sch1_ack_concat	(sch1_ack_concat[3:0]),
				       .sch1_aggre_busy	(sch1_aggre_busy),
				       .sch1_cs		(sch1_cs[3:0]),
				       .sch1_line_end_aggre(sch1_line_end_aggre[7:0]),
				       .sch1_line_end_concat(sch1_line_end_concat[3:0]),
				       .sch1_up_state_aggre(sch1_up_state_aggre[7:0]),
				       .sch1_up_state_concat(sch1_up_state_concat[3:0]),
				       .sch2_ack_aggre	(sch2_ack_aggre[7:0]),
				       .sch2_ack_concat	(sch2_ack_concat[3:0]),
				       .sch2_aggre_busy	(sch2_aggre_busy),
				       .sch2_cs		(sch2_cs[3:0]),
				       .sch2_line_end_aggre(sch2_line_end_aggre[7:0]),
				       .sch2_line_end_concat(sch2_line_end_concat[3:0]),
				       .sch2_up_state_aggre(sch2_up_state_aggre[7:0]),
				       .sch2_up_state_concat(sch2_up_state_concat[3:0]),
				       .sch2post_video_data_vld0(sch2post_video_data_vld0), // Templated
				       .sch2post_video_data_vld1(sch2post_video_data_vld1), // Templated
				       .sch2post_video_data_vld2(sch2post_video_data_vld2), // Templated
				       .sch2post_video_data_vld3(sch2post_video_data_vld3), // Templated
				       .sch3_ack_aggre	(sch3_ack_aggre[7:0]),
				       .sch3_ack_concat	(sch3_ack_concat[3:0]),
				       .sch3_aggre_busy	(sch3_aggre_busy),
				       .sch3_cs		(sch3_cs[3:0]),
				       .sch3_line_end_aggre(sch3_line_end_aggre[7:0]),
				       .sch3_line_end_concat(sch3_line_end_concat[3:0]),
				       .sch3_up_state_aggre(sch3_up_state_aggre[7:0]),
				       .sch3_up_state_concat(sch3_up_state_concat[3:0]),
				       .sch_data_type_align_fail_int0(sch_data_type_align_fail_int0),
				       .sch_data_type_align_fail_int1(sch_data_type_align_fail_int1),
				       .sch_data_type_align_fail_int2(sch_data_type_align_fail_int2),
				       .sch_data_type_align_fail_int3(sch_data_type_align_fail_int3),
				       .up_state_video_pipe0(up_state_video_pipe0),
				       .up_state_video_pipe1(up_state_video_pipe1),
				       .up_state_video_pipe2(up_state_video_pipe2),
				       .up_state_video_pipe3(up_state_video_pipe3),
				       .up_state_video_pipe4(up_state_video_pipe4),
				       .up_state_video_pipe5(up_state_video_pipe5),
				       .up_state_video_pipe6(up_state_video_pipe6),
				       .up_state_video_pipe7(up_state_video_pipe7),
				       // Inputs
				       .ack4		(ack4),
				       .ack5		(ack5),
				       .ack6		(ack6),
				       .ack7		(ack7),
				       .ack_pre0	(ack_pre0),
				       .ack_pre1	(ack_pre1),
				       .ack_pre2	(ack_pre2),
				       .ack_pre3	(ack_pre3),
				       .ack_pre4	(ack_pre4),
				       .ack_pre5	(ack_pre5),
				       .ack_pre6	(ack_pre6),
				       .ack_pre7	(ack_pre7),
				       .ack_vld_pipe0_aggregator0(ack_vld_pipe0_aggregator0),
				       .ack_vld_pipe0_aggregator1(ack_vld_pipe0_aggregator1),
				       .ack_vld_pipe0_aggregator2(ack_vld_pipe0_aggregator2),
				       .ack_vld_pipe0_aggregator3(ack_vld_pipe0_aggregator3),
				       .ack_vld_pipe1_aggregator0(ack_vld_pipe1_aggregator0),
				       .ack_vld_pipe1_aggregator1(ack_vld_pipe1_aggregator1),
				       .ack_vld_pipe1_aggregator2(ack_vld_pipe1_aggregator2),
				       .ack_vld_pipe1_aggregator3(ack_vld_pipe1_aggregator3),
				       .ack_vld_pipe2_aggregator0(ack_vld_pipe2_aggregator0),
				       .ack_vld_pipe2_aggregator1(ack_vld_pipe2_aggregator1),
				       .ack_vld_pipe2_aggregator2(ack_vld_pipe2_aggregator2),
				       .ack_vld_pipe2_aggregator3(ack_vld_pipe2_aggregator3),
				       .ack_vld_pipe3_aggregator0(ack_vld_pipe3_aggregator0),
				       .ack_vld_pipe3_aggregator1(ack_vld_pipe3_aggregator1),
				       .ack_vld_pipe3_aggregator2(ack_vld_pipe3_aggregator2),
				       .ack_vld_pipe3_aggregator3(ack_vld_pipe3_aggregator3),
				       .ack_vld_pipe4_aggregator0(ack_vld_pipe4_aggregator0),
				       .ack_vld_pipe4_aggregator1(ack_vld_pipe4_aggregator1),
				       .ack_vld_pipe4_aggregator2(ack_vld_pipe4_aggregator2),
				       .ack_vld_pipe4_aggregator3(ack_vld_pipe4_aggregator3),
				       .ack_vld_pipe5_aggregator0(ack_vld_pipe5_aggregator0),
				       .ack_vld_pipe5_aggregator1(ack_vld_pipe5_aggregator1),
				       .ack_vld_pipe5_aggregator2(ack_vld_pipe5_aggregator2),
				       .ack_vld_pipe5_aggregator3(ack_vld_pipe5_aggregator3),
				       .ack_vld_pipe6_aggregator0(ack_vld_pipe6_aggregator0),
				       .ack_vld_pipe6_aggregator1(ack_vld_pipe6_aggregator1),
				       .ack_vld_pipe6_aggregator2(ack_vld_pipe6_aggregator2),
				       .ack_vld_pipe6_aggregator3(ack_vld_pipe6_aggregator3),
				       .ack_vld_pipe7_aggregator0(ack_vld_pipe7_aggregator0),
				       .ack_vld_pipe7_aggregator1(ack_vld_pipe7_aggregator1),
				       .ack_vld_pipe7_aggregator2(ack_vld_pipe7_aggregator2),
				       .ack_vld_pipe7_aggregator3(ack_vld_pipe7_aggregator3),
				       .aggre_clk0	(aggre_clk0),
				       .aggre_clk1	(aggre_clk1),
				       .aggre_clk2	(aggre_clk2),
				       .aggre_clk3	(aggre_clk3),
				       .aggre_clk_rst_n0(aggre_clk_rst_n0),
				       .aggre_clk_rst_n1(aggre_clk_rst_n1),
				       .aggre_clk_rst_n2(aggre_clk_rst_n2),
				       .aggre_clk_rst_n3(aggre_clk_rst_n3),
				       .app_aggregation_bypass(app_aggregation_bypass),
				       .csi2device0_idi_anti_halt(),	 // Templated
				       .csi2device0_idi_halt(),		 // Templated
				       .csi2device1_idi_anti_halt(),	 // Templated
				       .csi2device1_idi_halt(),		 // Templated
				       .csi2device2_idi_anti_halt(),	 // Templated
				       .csi2device2_idi_halt(),		 // Templated
				       .csi2device3_idi_anti_halt(),	 // Templated
				       .csi2device3_idi_halt(),		 // Templated
				       .empty_vld_pipe0_aggregator0(empty_vld_pipe0_aggregator0),
				       .empty_vld_pipe0_aggregator1(empty_vld_pipe0_aggregator1),
				       .empty_vld_pipe0_aggregator2(empty_vld_pipe0_aggregator2),
				       .empty_vld_pipe0_aggregator3(empty_vld_pipe0_aggregator3),
				       .empty_vld_pipe1_aggregator0(empty_vld_pipe1_aggregator0),
				       .empty_vld_pipe1_aggregator1(empty_vld_pipe1_aggregator1),
				       .empty_vld_pipe1_aggregator2(empty_vld_pipe1_aggregator2),
				       .empty_vld_pipe1_aggregator3(empty_vld_pipe1_aggregator3),
				       .empty_vld_pipe2_aggregator0(empty_vld_pipe2_aggregator0),
				       .empty_vld_pipe2_aggregator1(empty_vld_pipe2_aggregator1),
				       .empty_vld_pipe2_aggregator2(empty_vld_pipe2_aggregator2),
				       .empty_vld_pipe2_aggregator3(empty_vld_pipe2_aggregator3),
				       .empty_vld_pipe3_aggregator0(empty_vld_pipe3_aggregator0),
				       .empty_vld_pipe3_aggregator1(empty_vld_pipe3_aggregator1),
				       .empty_vld_pipe3_aggregator2(empty_vld_pipe3_aggregator2),
				       .empty_vld_pipe3_aggregator3(empty_vld_pipe3_aggregator3),
				       .empty_vld_pipe4_aggregator0(empty_vld_pipe4_aggregator0),
				       .empty_vld_pipe4_aggregator1(empty_vld_pipe4_aggregator1),
				       .empty_vld_pipe4_aggregator2(empty_vld_pipe4_aggregator2),
				       .empty_vld_pipe4_aggregator3(empty_vld_pipe4_aggregator3),
				       .empty_vld_pipe5_aggregator0(empty_vld_pipe5_aggregator0),
				       .empty_vld_pipe5_aggregator1(empty_vld_pipe5_aggregator1),
				       .empty_vld_pipe5_aggregator2(empty_vld_pipe5_aggregator2),
				       .empty_vld_pipe5_aggregator3(empty_vld_pipe5_aggregator3),
				       .empty_vld_pipe6_aggregator0(empty_vld_pipe6_aggregator0),
				       .empty_vld_pipe6_aggregator1(empty_vld_pipe6_aggregator1),
				       .empty_vld_pipe6_aggregator2(empty_vld_pipe6_aggregator2),
				       .empty_vld_pipe6_aggregator3(empty_vld_pipe6_aggregator3),
				       .empty_vld_pipe7_aggregator0(empty_vld_pipe7_aggregator0),
				       .empty_vld_pipe7_aggregator1(empty_vld_pipe7_aggregator1),
				       .empty_vld_pipe7_aggregator2(empty_vld_pipe7_aggregator2),
				       .empty_vld_pipe7_aggregator3(empty_vld_pipe7_aggregator3),
				       .in_video_data0	(pipe2sch_video_data0[139:0]), // Templated
				       .in_video_data1	(pipe2sch_video_data1[139:0]), // Templated
				       .in_video_data2	(pipe2sch_video_data2[139:0]), // Templated
				       .in_video_data3	(pipe2sch_video_data3[139:0]), // Templated
				       .in_video_data4	(pipe2sch_video_data4[139:0]), // Templated
				       .in_video_data5	(pipe2sch_video_data5[139:0]), // Templated
				       .in_video_data6	(pipe2sch_video_data6[139:0]), // Templated
				       .in_video_data7	(pipe2sch_video_data7[139:0]), // Templated
				       .in_video_data_vld0(pipe2sch_video_data_vld0), // Templated
				       .in_video_data_vld1(pipe2sch_video_data_vld1), // Templated
				       .in_video_data_vld2(pipe2sch_video_data_vld2), // Templated
				       .in_video_data_vld3(pipe2sch_video_data_vld3), // Templated
				       .in_video_data_vld4(pipe2sch_video_data_vld4), // Templated
				       .in_video_data_vld5(pipe2sch_video_data_vld5), // Templated
				       .in_video_data_vld6(pipe2sch_video_data_vld6), // Templated
				       .in_video_data_vld7(pipe2sch_video_data_vld7), // Templated
				       .line_end4	(line_end4),
				       .line_end5	(line_end5),
				       .line_end6	(line_end6),
				       .line_end7	(line_end7),
				       .line_end_vld_pipe0_aggregator0(line_end_vld_pipe0_aggregator0),
				       .line_end_vld_pipe0_aggregator1(line_end_vld_pipe0_aggregator1),
				       .line_end_vld_pipe0_aggregator2(line_end_vld_pipe0_aggregator2),
				       .line_end_vld_pipe0_aggregator3(line_end_vld_pipe0_aggregator3),
				       .line_end_vld_pipe1_aggregator0(line_end_vld_pipe1_aggregator0),
				       .line_end_vld_pipe1_aggregator1(line_end_vld_pipe1_aggregator1),
				       .line_end_vld_pipe1_aggregator2(line_end_vld_pipe1_aggregator2),
				       .line_end_vld_pipe1_aggregator3(line_end_vld_pipe1_aggregator3),
				       .line_end_vld_pipe2_aggregator0(line_end_vld_pipe2_aggregator0),
				       .line_end_vld_pipe2_aggregator1(line_end_vld_pipe2_aggregator1),
				       .line_end_vld_pipe2_aggregator2(line_end_vld_pipe2_aggregator2),
				       .line_end_vld_pipe2_aggregator3(line_end_vld_pipe2_aggregator3),
				       .line_end_vld_pipe3_aggregator0(line_end_vld_pipe3_aggregator0),
				       .line_end_vld_pipe3_aggregator1(line_end_vld_pipe3_aggregator1),
				       .line_end_vld_pipe3_aggregator2(line_end_vld_pipe3_aggregator2),
				       .line_end_vld_pipe3_aggregator3(line_end_vld_pipe3_aggregator3),
				       .line_end_vld_pipe4_aggregator0(line_end_vld_pipe4_aggregator0),
				       .line_end_vld_pipe4_aggregator1(line_end_vld_pipe4_aggregator1),
				       .line_end_vld_pipe4_aggregator2(line_end_vld_pipe4_aggregator2),
				       .line_end_vld_pipe4_aggregator3(line_end_vld_pipe4_aggregator3),
				       .line_end_vld_pipe5_aggregator0(line_end_vld_pipe5_aggregator0),
				       .line_end_vld_pipe5_aggregator1(line_end_vld_pipe5_aggregator1),
				       .line_end_vld_pipe5_aggregator2(line_end_vld_pipe5_aggregator2),
				       .line_end_vld_pipe5_aggregator3(line_end_vld_pipe5_aggregator3),
				       .line_end_vld_pipe6_aggregator0(line_end_vld_pipe6_aggregator0),
				       .line_end_vld_pipe6_aggregator1(line_end_vld_pipe6_aggregator1),
				       .line_end_vld_pipe6_aggregator2(line_end_vld_pipe6_aggregator2),
				       .line_end_vld_pipe6_aggregator3(line_end_vld_pipe6_aggregator3),
				       .line_end_vld_pipe7_aggregator0(line_end_vld_pipe7_aggregator0),
				       .line_end_vld_pipe7_aggregator1(line_end_vld_pipe7_aggregator1),
				       .line_end_vld_pipe7_aggregator2(line_end_vld_pipe7_aggregator2),
				       .line_end_vld_pipe7_aggregator3(line_end_vld_pipe7_aggregator3),
				       .reg_app_aggr0_vc_bit_override_en(reg_app_aggr0_vc_bit_override_en[2:0]),
				       .reg_app_aggr0_vc_bit_override_value(reg_app_aggr0_vc_bit_override_value[2:0]),
				       .reg_app_aggr1_vc_bit_override_en(reg_app_aggr1_vc_bit_override_en[2:0]),
				       .reg_app_aggr1_vc_bit_override_value(reg_app_aggr1_vc_bit_override_value[2:0]),
				       .reg_app_aggr2_vc_bit_override_en(reg_app_aggr2_vc_bit_override_en[2:0]),
				       .reg_app_aggr2_vc_bit_override_value(reg_app_aggr2_vc_bit_override_value[2:0]),
				       .reg_app_aggr3_vc_bit_override_en(reg_app_aggr3_vc_bit_override_en[2:0]),
				       .reg_app_aggr3_vc_bit_override_value(reg_app_aggr3_vc_bit_override_value[2:0]),
				       .reg_app_aggr_idi_crc_chk_en(reg_app_aggr_idi_crc_chk_en[3:0]),
				       .reg_clear_send_pkt_cnt_lp_pf_aggr0(reg_clear_send_pkt_cnt_lp_pf_aggr0),
				       .reg_clear_send_pkt_cnt_lp_pf_aggr1(reg_clear_send_pkt_cnt_lp_pf_aggr1),
				       .reg_clear_send_pkt_cnt_lp_pf_aggr2(reg_clear_send_pkt_cnt_lp_pf_aggr2),
				       .reg_clear_send_pkt_cnt_lp_pf_aggr3(reg_clear_send_pkt_cnt_lp_pf_aggr3),
				       .reg_clear_send_pkt_cnt_lp_ph_aggr0(reg_clear_send_pkt_cnt_lp_ph_aggr0),
				       .reg_clear_send_pkt_cnt_lp_ph_aggr1(reg_clear_send_pkt_cnt_lp_ph_aggr1),
				       .reg_clear_send_pkt_cnt_lp_ph_aggr2(reg_clear_send_pkt_cnt_lp_ph_aggr2),
				       .reg_clear_send_pkt_cnt_lp_ph_aggr3(reg_clear_send_pkt_cnt_lp_ph_aggr3),
				       .reg_clear_send_pkt_cnt_sp_fe_aggr0(reg_clear_send_pkt_cnt_sp_fe_aggr0),
				       .reg_clear_send_pkt_cnt_sp_fe_aggr1(reg_clear_send_pkt_cnt_sp_fe_aggr1),
				       .reg_clear_send_pkt_cnt_sp_fe_aggr2(reg_clear_send_pkt_cnt_sp_fe_aggr2),
				       .reg_clear_send_pkt_cnt_sp_fe_aggr3(reg_clear_send_pkt_cnt_sp_fe_aggr3),
				       .reg_clear_send_pkt_cnt_sp_fs_aggr0(reg_clear_send_pkt_cnt_sp_fs_aggr0),
				       .reg_clear_send_pkt_cnt_sp_fs_aggr1(reg_clear_send_pkt_cnt_sp_fs_aggr1),
				       .reg_clear_send_pkt_cnt_sp_fs_aggr2(reg_clear_send_pkt_cnt_sp_fs_aggr2),
				       .reg_clear_send_pkt_cnt_sp_fs_aggr3(reg_clear_send_pkt_cnt_sp_fs_aggr3),
				       .reg_clear_send_pkt_cnt_sp_le_aggr0(reg_clear_send_pkt_cnt_sp_le_aggr0),
				       .reg_clear_send_pkt_cnt_sp_le_aggr1(reg_clear_send_pkt_cnt_sp_le_aggr1),
				       .reg_clear_send_pkt_cnt_sp_le_aggr2(reg_clear_send_pkt_cnt_sp_le_aggr2),
				       .reg_clear_send_pkt_cnt_sp_le_aggr3(reg_clear_send_pkt_cnt_sp_le_aggr3),
				       .reg_clear_send_pkt_cnt_sp_ls_aggr0(reg_clear_send_pkt_cnt_sp_ls_aggr0),
				       .reg_clear_send_pkt_cnt_sp_ls_aggr1(reg_clear_send_pkt_cnt_sp_ls_aggr1),
				       .reg_clear_send_pkt_cnt_sp_ls_aggr2(reg_clear_send_pkt_cnt_sp_ls_aggr2),
				       .reg_clear_send_pkt_cnt_sp_ls_aggr3(reg_clear_send_pkt_cnt_sp_ls_aggr3),
				       .reg_delete_lp_depend_on_wc_mux(reg_delete_lp_depend_on_wc_mux),
				       .reg_send_pkt_match_lp_dt_aggr0(reg_send_pkt_match_lp_dt_aggr0[5:0]),
				       .reg_send_pkt_match_lp_dt_aggr1(reg_send_pkt_match_lp_dt_aggr1[5:0]),
				       .reg_send_pkt_match_lp_dt_aggr2(reg_send_pkt_match_lp_dt_aggr2[5:0]),
				       .reg_send_pkt_match_lp_dt_aggr3(reg_send_pkt_match_lp_dt_aggr3[5:0]),
				       .reg_send_pkt_match_lp_dt_en_aggr0(reg_send_pkt_match_lp_dt_en_aggr0),
				       .reg_send_pkt_match_lp_dt_en_aggr1(reg_send_pkt_match_lp_dt_en_aggr1),
				       .reg_send_pkt_match_lp_dt_en_aggr2(reg_send_pkt_match_lp_dt_en_aggr2),
				       .reg_send_pkt_match_lp_dt_en_aggr3(reg_send_pkt_match_lp_dt_en_aggr3),
				       .sch0_aggre_mode	(sch0_aggre_mode[1:0]),
				       .sch0_frame_sync_lock(sch0_frame_sync_lock),
				       .sch0_fse_filter	(reg_sch0_fse_filter), // Templated
				       .sch0_master_pipe(sch0_master_pipe[1:0]),
				       .sch0_pipe0_aggre_en(sch0_pipe0_aggre_en),
				       .sch0_pipe0_concat_en(sch0_pipe0_concat_en),
				       .sch0_pipe1_aggre_en(sch0_pipe1_aggre_en),
				       .sch0_pipe1_concat_en(sch0_pipe1_concat_en),
				       .sch0_pipe2_aggre_en(sch0_pipe2_aggre_en),
				       .sch0_pipe2_concat_en(sch0_pipe2_concat_en),
				       .sch0_pipe3_aggre_en(sch0_pipe3_aggre_en),
				       .sch0_pipe3_concat_en(sch0_pipe3_concat_en),
				       .sch0_pipe4_aggre_en(sch0_pipe4_aggre_en),
				       .sch0_pipe5_aggre_en(sch0_pipe5_aggre_en),
				       .sch0_pipe6_aggre_en(sch0_pipe6_aggre_en),
				       .sch0_pipe7_aggre_en(sch0_pipe7_aggre_en),
				       .sch1_aggre_mode	(sch1_aggre_mode[1:0]),
				       .sch1_frame_sync_lock(sch1_frame_sync_lock),
				       .sch1_fse_filter	(reg_sch1_fse_filter), // Templated
				       .sch1_master_pipe(sch1_master_pipe[1:0]),
				       .sch1_pipe0_aggre_en(sch1_pipe0_aggre_en),
				       .sch1_pipe0_concat_en(sch1_pipe0_concat_en),
				       .sch1_pipe1_aggre_en(sch1_pipe1_aggre_en),
				       .sch1_pipe1_concat_en(sch1_pipe1_concat_en),
				       .sch1_pipe2_aggre_en(sch1_pipe2_aggre_en),
				       .sch1_pipe2_concat_en(sch1_pipe2_concat_en),
				       .sch1_pipe3_aggre_en(sch1_pipe3_aggre_en),
				       .sch1_pipe3_concat_en(sch1_pipe3_concat_en),
				       .sch1_pipe4_aggre_en(sch1_pipe4_aggre_en),
				       .sch1_pipe5_aggre_en(sch1_pipe5_aggre_en),
				       .sch1_pipe6_aggre_en(sch1_pipe6_aggre_en),
				       .sch1_pipe7_aggre_en(sch1_pipe7_aggre_en),
				       .sch2_aggre_mode	(sch2_aggre_mode[1:0]),
				       .sch2_frame_sync_lock(sch2_frame_sync_lock),
				       .sch2_fse_filter	(reg_sch2_fse_filter), // Templated
				       .sch2_master_pipe(sch2_master_pipe[1:0]),
				       .sch2_pipe0_aggre_en(sch2_pipe0_aggre_en),
				       .sch2_pipe0_concat_en(sch2_pipe0_concat_en),
				       .sch2_pipe1_aggre_en(sch2_pipe1_aggre_en),
				       .sch2_pipe1_concat_en(sch2_pipe1_concat_en),
				       .sch2_pipe2_aggre_en(sch2_pipe2_aggre_en),
				       .sch2_pipe2_concat_en(sch2_pipe2_concat_en),
				       .sch2_pipe3_aggre_en(sch2_pipe3_aggre_en),
				       .sch2_pipe3_concat_en(sch2_pipe3_concat_en),
				       .sch2_pipe4_aggre_en(sch2_pipe4_aggre_en),
				       .sch2_pipe5_aggre_en(sch2_pipe5_aggre_en),
				       .sch2_pipe6_aggre_en(sch2_pipe6_aggre_en),
				       .sch2_pipe7_aggre_en(sch2_pipe7_aggre_en),
				       .sch3_aggre_mode	(sch3_aggre_mode[1:0]),
				       .sch3_frame_sync_lock(sch3_frame_sync_lock),
				       .sch3_fse_filter	(reg_sch3_fse_filter), // Templated
				       .sch3_master_pipe(sch3_master_pipe[1:0]),
				       .sch3_pipe0_aggre_en(sch3_pipe0_aggre_en),
				       .sch3_pipe0_concat_en(sch3_pipe0_concat_en),
				       .sch3_pipe1_aggre_en(sch3_pipe1_aggre_en),
				       .sch3_pipe1_concat_en(sch3_pipe1_concat_en),
				       .sch3_pipe2_aggre_en(sch3_pipe2_aggre_en),
				       .sch3_pipe2_concat_en(sch3_pipe2_concat_en),
				       .sch3_pipe3_aggre_en(sch3_pipe3_aggre_en),
				       .sch3_pipe3_concat_en(sch3_pipe3_concat_en),
				       .sch3_pipe4_aggre_en(sch3_pipe4_aggre_en),
				       .sch3_pipe5_aggre_en(sch3_pipe5_aggre_en),
				       .sch3_pipe6_aggre_en(sch3_pipe6_aggre_en),
				       .sch3_pipe7_aggre_en(sch3_pipe7_aggre_en),
				       .video_data_fifo_empty0(video_data_fwft_fifo_empty0), // Templated
				       .video_data_fifo_empty1(video_data_fwft_fifo_empty1), // Templated
				       .video_data_fifo_empty2(video_data_fwft_fifo_empty2), // Templated
				       .video_data_fifo_empty3(video_data_fwft_fifo_empty3), // Templated
				       .video_data_fifo_empty4(video_data_fwft_fifo_empty4), // Templated
				       .video_data_fifo_empty5(video_data_fwft_fifo_empty5), // Templated
				       .video_data_fifo_empty6(video_data_fwft_fifo_empty6), // Templated
				       .video_data_fifo_empty7(video_data_fwft_fifo_empty7), // Templated
				       .video_loss0	(video_loss0),
				       .video_loss1	(video_loss1),
				       .video_loss2	(video_loss2),
				       .video_loss3	(video_loss3),
				       .video_pipe0_data_aggre_bypass(video_pipe0_data_aggre_bypass[139:0]),
				       .video_pipe0_vld_aggre_bypass(video_pipe0_vld_aggre_bypass),
				       .video_pipe1_data_aggre_bypass(video_pipe1_data_aggre_bypass[139:0]),
				       .video_pipe1_vld_aggre_bypass(video_pipe1_vld_aggre_bypass),
				       .video_pipe2_data_aggre_bypass(video_pipe2_data_aggre_bypass[139:0]),
				       .video_pipe2_vld_aggre_bypass(video_pipe2_vld_aggre_bypass),
				       .video_pipe3_data_aggre_bypass(video_pipe3_data_aggre_bypass[139:0]),
				       .video_pipe3_vld_aggre_bypass(video_pipe3_vld_aggre_bypass),
				       .video_pipe_date_type_for_concat_align0(video_pipe_date_type_for_concat_align0[5:0]),
				       .video_pipe_date_type_for_concat_align1(video_pipe_date_type_for_concat_align1[5:0]),
				       .video_pipe_date_type_for_concat_align2(video_pipe_date_type_for_concat_align2[5:0]),
				       .video_pipe_date_type_for_concat_align3(video_pipe_date_type_for_concat_align3[5:0]),
				       .video_pipe_date_type_for_concat_align_vld0(video_pipe_date_type_for_concat_align_vld0),
				       .video_pipe_date_type_for_concat_align_vld1(video_pipe_date_type_for_concat_align_vld1),
				       .video_pipe_date_type_for_concat_align_vld2(video_pipe_date_type_for_concat_align_vld2),
				       .video_pipe_date_type_for_concat_align_vld3(video_pipe_date_type_for_concat_align_vld3));

/*  as6d_app_mon_top  AUTO_TEMPLATE (
    .cpu_interface_clk    (1'd0),
    .cpu_interface_resetn(1'd0),
    .cnt_line_end_rd_side\(.*\)(reg_rd_pipe\1_dispatched_cnt_ready_for_sch[3:0]),
    .video_data_\(.*\)fifo_\(.*\)_err\(.*\)(video_data_\1fifo_mem_\2_err\3),
)*/  

as6d_app_mon_top    u_as6d_app_mon_top(/*AUTOINST*/
				       // Outputs
				       .PIN_DIG_TEST_BUS(PIN_DIG_TEST_BUS[15:0]),
				       .reg_rd_dig_test_bus(reg_rd_dig_test_bus[15:0]),
				       // Inputs
				       .cpu_interface_clk(1'd0),	 // Templated
				       .cpu_interface_resetn(1'd0),	 // Templated
				       .reg_testbus_hi8bsel_8bmode(reg_testbus_hi8bsel_8bmode),
				       .reg_testbus_sel_hi0(reg_testbus_sel_hi0[5:0]),
				       .reg_testbus_sel_hi1(reg_testbus_sel_hi1[5:0]),
				       .reg_testbus_sel_lo0(reg_testbus_sel_lo0[5:0]),
				       .reg_testbus_sel_lo1(reg_testbus_sel_lo1[5:0]),
				       .reg_testbus_sel_order0(reg_testbus_sel_order0[3:0]),
				       .reg_testbus_sel_order1(reg_testbus_sel_order1[3:0]),
				       .reg_testbus_sel_swap(reg_testbus_sel_swap[15:0]),
				       .video_loss0	(video_loss0),
				       .ack0		(ack0),
				       .line_end0	(line_end0),
				       .cnt_line_end_rd_side0(reg_rd_pipe0_dispatched_cnt_ready_for_sch[3:0]), // Templated
				       .fifo_rd_ctrl_cs0(fifo_rd_ctrl_cs0[2:0]),
				       .fs_detect_pipe0	(fs_detect_pipe0),
				       .up_state_video_pipe0(up_state_video_pipe0),
				       .pipe2sch_video_data_vld0(pipe2sch_video_data_vld0),
				       .video_data_afifo_double_err0(video_data_afifo_mem_double_err0), // Templated
				       .video_data_afifo_empty0(video_data_afifo_empty0),
				       .video_data_afifo_full0(video_data_afifo_full0),
				       .video_data_afifo_ovf_int0(video_data_afifo_ovf_int0),
				       .video_data_afifo_prog_empty0(video_data_afifo_prog_empty0),
				       .video_data_afifo_prog_full0(video_data_afifo_prog_full0),
				       .video_data_afifo_single_err0(video_data_afifo_mem_single_err0), // Templated
				       .video_data_afifo_udf_int0(video_data_afifo_udf_int0),
				       .video_data_fwft_fifo_double_err0(video_data_fwft_fifo_mem_double_err0), // Templated
				       .video_data_fwft_fifo_empty0(video_data_fwft_fifo_empty0),
				       .video_data_fwft_fifo_full0(video_data_fwft_fifo_full0),
				       .video_data_fwft_fifo_ovf_int0(video_data_fwft_fifo_ovf_int0),
				       .video_data_fwft_fifo_prog_full0(video_data_fwft_fifo_prog_full0),
				       .video_data_fwft_fifo_single_err0(video_data_fwft_fifo_mem_single_err0), // Templated
				       .video_data_fwft_fifo_udf_int0(video_data_fwft_fifo_udf_int0),
				       .empty_vld_pipe0_aggregator0(empty_vld_pipe0_aggregator0),
				       .empty_vld_pipe0_aggregator1(empty_vld_pipe0_aggregator1),
				       .empty_vld_pipe0_aggregator2(empty_vld_pipe0_aggregator2),
				       .empty_vld_pipe0_aggregator3(empty_vld_pipe0_aggregator3),
				       .video_loss1	(video_loss1),
				       .ack1		(ack1),
				       .line_end1	(line_end1),
				       .cnt_line_end_rd_side1(reg_rd_pipe1_dispatched_cnt_ready_for_sch[3:0]), // Templated
				       .fifo_rd_ctrl_cs1(fifo_rd_ctrl_cs1[2:0]),
				       .fs_detect_pipe1	(fs_detect_pipe1),
				       .up_state_video_pipe1(up_state_video_pipe1),
				       .pipe2sch_video_data_vld1(pipe2sch_video_data_vld1),
				       .video_data_afifo_double_err1(video_data_afifo_mem_double_err1), // Templated
				       .video_data_afifo_empty1(video_data_afifo_empty1),
				       .video_data_afifo_full1(video_data_afifo_full1),
				       .video_data_afifo_ovf_int1(video_data_afifo_ovf_int1),
				       .video_data_afifo_prog_empty1(video_data_afifo_prog_empty1),
				       .video_data_afifo_prog_full1(video_data_afifo_prog_full1),
				       .video_data_afifo_single_err1(video_data_afifo_mem_single_err1), // Templated
				       .video_data_afifo_udf_int1(video_data_afifo_udf_int1),
				       .video_data_fwft_fifo_double_err1(video_data_fwft_fifo_mem_double_err1), // Templated
				       .video_data_fwft_fifo_empty1(video_data_fwft_fifo_empty1),
				       .video_data_fwft_fifo_full1(video_data_fwft_fifo_full1),
				       .video_data_fwft_fifo_ovf_int1(video_data_fwft_fifo_ovf_int1),
				       .video_data_fwft_fifo_prog_full1(video_data_fwft_fifo_prog_full1),
				       .video_data_fwft_fifo_single_err1(video_data_fwft_fifo_mem_single_err1), // Templated
				       .video_data_fwft_fifo_udf_int1(video_data_fwft_fifo_udf_int1),
				       .empty_vld_pipe1_aggregator0(empty_vld_pipe1_aggregator0),
				       .empty_vld_pipe1_aggregator1(empty_vld_pipe1_aggregator1),
				       .empty_vld_pipe1_aggregator2(empty_vld_pipe1_aggregator2),
				       .empty_vld_pipe1_aggregator3(empty_vld_pipe1_aggregator3),
				       .video_loss2	(video_loss2),
				       .ack2		(ack2),
				       .line_end2	(line_end2),
				       .cnt_line_end_rd_side2(reg_rd_pipe2_dispatched_cnt_ready_for_sch[3:0]), // Templated
				       .fifo_rd_ctrl_cs2(fifo_rd_ctrl_cs2[2:0]),
				       .fs_detect_pipe2	(fs_detect_pipe2),
				       .up_state_video_pipe2(up_state_video_pipe2),
				       .pipe2sch_video_data_vld2(pipe2sch_video_data_vld2),
				       .video_data_afifo_double_err2(video_data_afifo_mem_double_err2), // Templated
				       .video_data_afifo_empty2(video_data_afifo_empty2),
				       .video_data_afifo_full2(video_data_afifo_full2),
				       .video_data_afifo_ovf_int2(video_data_afifo_ovf_int2),
				       .video_data_afifo_prog_empty2(video_data_afifo_prog_empty2),
				       .video_data_afifo_prog_full2(video_data_afifo_prog_full2),
				       .video_data_afifo_single_err2(video_data_afifo_mem_single_err2), // Templated
				       .video_data_afifo_udf_int2(video_data_afifo_udf_int2),
				       .video_data_fwft_fifo_double_err2(video_data_fwft_fifo_mem_double_err2), // Templated
				       .video_data_fwft_fifo_empty2(video_data_fwft_fifo_empty2),
				       .video_data_fwft_fifo_full2(video_data_fwft_fifo_full2),
				       .video_data_fwft_fifo_ovf_int2(video_data_fwft_fifo_ovf_int2),
				       .video_data_fwft_fifo_prog_full2(video_data_fwft_fifo_prog_full2),
				       .video_data_fwft_fifo_single_err2(video_data_fwft_fifo_mem_single_err2), // Templated
				       .video_data_fwft_fifo_udf_int2(video_data_fwft_fifo_udf_int2),
				       .empty_vld_pipe2_aggregator0(empty_vld_pipe2_aggregator0),
				       .empty_vld_pipe2_aggregator1(empty_vld_pipe2_aggregator1),
				       .empty_vld_pipe2_aggregator2(empty_vld_pipe2_aggregator2),
				       .empty_vld_pipe2_aggregator3(empty_vld_pipe2_aggregator3),
				       .video_loss3	(video_loss3),
				       .ack3		(ack3),
				       .line_end3	(line_end3),
				       .cnt_line_end_rd_side3(reg_rd_pipe3_dispatched_cnt_ready_for_sch[3:0]), // Templated
				       .fifo_rd_ctrl_cs3(fifo_rd_ctrl_cs3[2:0]),
				       .fs_detect_pipe3	(fs_detect_pipe3),
				       .up_state_video_pipe3(up_state_video_pipe3),
				       .pipe2sch_video_data_vld3(pipe2sch_video_data_vld3),
				       .video_data_afifo_double_err3(video_data_afifo_mem_double_err3), // Templated
				       .video_data_afifo_empty3(video_data_afifo_empty3),
				       .video_data_afifo_full3(video_data_afifo_full3),
				       .video_data_afifo_ovf_int3(video_data_afifo_ovf_int3),
				       .video_data_afifo_prog_empty3(video_data_afifo_prog_empty3),
				       .video_data_afifo_prog_full3(video_data_afifo_prog_full3),
				       .video_data_afifo_single_err3(video_data_afifo_mem_single_err3), // Templated
				       .video_data_afifo_udf_int3(video_data_afifo_udf_int3),
				       .video_data_fwft_fifo_double_err3(video_data_fwft_fifo_mem_double_err3), // Templated
				       .video_data_fwft_fifo_empty3(video_data_fwft_fifo_empty3),
				       .video_data_fwft_fifo_full3(video_data_fwft_fifo_full3),
				       .video_data_fwft_fifo_ovf_int3(video_data_fwft_fifo_ovf_int3),
				       .video_data_fwft_fifo_prog_full3(video_data_fwft_fifo_prog_full3),
				       .video_data_fwft_fifo_single_err3(video_data_fwft_fifo_mem_single_err3), // Templated
				       .video_data_fwft_fifo_udf_int3(video_data_fwft_fifo_udf_int3),
				       .empty_vld_pipe3_aggregator0(empty_vld_pipe3_aggregator0),
				       .empty_vld_pipe3_aggregator1(empty_vld_pipe3_aggregator1),
				       .empty_vld_pipe3_aggregator2(empty_vld_pipe3_aggregator2),
				       .empty_vld_pipe3_aggregator3(empty_vld_pipe3_aggregator3),
				       .video_loss4	(video_loss4),
				       .ack4		(ack4),
				       .line_end4	(line_end4),
				       .cnt_line_end_rd_side4(reg_rd_pipe4_dispatched_cnt_ready_for_sch[3:0]), // Templated
				       .fifo_rd_ctrl_cs4(fifo_rd_ctrl_cs4[2:0]),
				       .fs_detect_pipe4	(fs_detect_pipe4),
				       .up_state_video_pipe4(up_state_video_pipe4),
				       .pipe2sch_video_data_vld4(pipe2sch_video_data_vld4),
				       .video_data_afifo_double_err4(video_data_afifo_mem_double_err4), // Templated
				       .video_data_afifo_empty4(video_data_afifo_empty4),
				       .video_data_afifo_full4(video_data_afifo_full4),
				       .video_data_afifo_ovf_int4(video_data_afifo_ovf_int4),
				       .video_data_afifo_prog_empty4(video_data_afifo_prog_empty4),
				       .video_data_afifo_prog_full4(video_data_afifo_prog_full4),
				       .video_data_afifo_single_err4(video_data_afifo_mem_single_err4), // Templated
				       .video_data_afifo_udf_int4(video_data_afifo_udf_int4),
				       .video_data_fwft_fifo_double_err4(video_data_fwft_fifo_mem_double_err4), // Templated
				       .video_data_fwft_fifo_empty4(video_data_fwft_fifo_empty4),
				       .video_data_fwft_fifo_full4(video_data_fwft_fifo_full4),
				       .video_data_fwft_fifo_ovf_int4(video_data_fwft_fifo_ovf_int4),
				       .video_data_fwft_fifo_prog_full4(video_data_fwft_fifo_prog_full4),
				       .video_data_fwft_fifo_single_err4(video_data_fwft_fifo_mem_single_err4), // Templated
				       .video_data_fwft_fifo_udf_int4(video_data_fwft_fifo_udf_int4),
				       .empty_vld_pipe4_aggregator0(empty_vld_pipe4_aggregator0),
				       .empty_vld_pipe4_aggregator1(empty_vld_pipe4_aggregator1),
				       .empty_vld_pipe4_aggregator2(empty_vld_pipe4_aggregator2),
				       .empty_vld_pipe4_aggregator3(empty_vld_pipe4_aggregator3),
				       .video_loss5	(video_loss5),
				       .ack5		(ack5),
				       .line_end5	(line_end5),
				       .cnt_line_end_rd_side5(reg_rd_pipe5_dispatched_cnt_ready_for_sch[3:0]), // Templated
				       .fifo_rd_ctrl_cs5(fifo_rd_ctrl_cs5[2:0]),
				       .fs_detect_pipe5	(fs_detect_pipe5),
				       .up_state_video_pipe5(up_state_video_pipe5),
				       .pipe2sch_video_data_vld5(pipe2sch_video_data_vld5),
				       .video_data_afifo_double_err5(video_data_afifo_mem_double_err5), // Templated
				       .video_data_afifo_empty5(video_data_afifo_empty5),
				       .video_data_afifo_full5(video_data_afifo_full5),
				       .video_data_afifo_ovf_int5(video_data_afifo_ovf_int5),
				       .video_data_afifo_prog_empty5(video_data_afifo_prog_empty5),
				       .video_data_afifo_prog_full5(video_data_afifo_prog_full5),
				       .video_data_afifo_single_err5(video_data_afifo_mem_single_err5), // Templated
				       .video_data_afifo_udf_int5(video_data_afifo_udf_int5),
				       .video_data_fwft_fifo_double_err5(video_data_fwft_fifo_mem_double_err5), // Templated
				       .video_data_fwft_fifo_empty5(video_data_fwft_fifo_empty5),
				       .video_data_fwft_fifo_full5(video_data_fwft_fifo_full5),
				       .video_data_fwft_fifo_ovf_int5(video_data_fwft_fifo_ovf_int5),
				       .video_data_fwft_fifo_prog_full5(video_data_fwft_fifo_prog_full5),
				       .video_data_fwft_fifo_single_err5(video_data_fwft_fifo_mem_single_err5), // Templated
				       .video_data_fwft_fifo_udf_int5(video_data_fwft_fifo_udf_int5),
				       .empty_vld_pipe5_aggregator0(empty_vld_pipe5_aggregator0),
				       .empty_vld_pipe5_aggregator1(empty_vld_pipe5_aggregator1),
				       .empty_vld_pipe5_aggregator2(empty_vld_pipe5_aggregator2),
				       .empty_vld_pipe5_aggregator3(empty_vld_pipe5_aggregator3),
				       .video_loss6	(video_loss6),
				       .ack6		(ack6),
				       .line_end6	(line_end6),
				       .cnt_line_end_rd_side6(reg_rd_pipe6_dispatched_cnt_ready_for_sch[3:0]), // Templated
				       .fifo_rd_ctrl_cs6(fifo_rd_ctrl_cs6[2:0]),
				       .fs_detect_pipe6	(fs_detect_pipe6),
				       .up_state_video_pipe6(up_state_video_pipe6),
				       .pipe2sch_video_data_vld6(pipe2sch_video_data_vld6),
				       .video_data_afifo_double_err6(video_data_afifo_mem_double_err6), // Templated
				       .video_data_afifo_empty6(video_data_afifo_empty6),
				       .video_data_afifo_full6(video_data_afifo_full6),
				       .video_data_afifo_ovf_int6(video_data_afifo_ovf_int6),
				       .video_data_afifo_prog_empty6(video_data_afifo_prog_empty6),
				       .video_data_afifo_prog_full6(video_data_afifo_prog_full6),
				       .video_data_afifo_single_err6(video_data_afifo_mem_single_err6), // Templated
				       .video_data_afifo_udf_int6(video_data_afifo_udf_int6),
				       .video_data_fwft_fifo_double_err6(video_data_fwft_fifo_mem_double_err6), // Templated
				       .video_data_fwft_fifo_empty6(video_data_fwft_fifo_empty6),
				       .video_data_fwft_fifo_full6(video_data_fwft_fifo_full6),
				       .video_data_fwft_fifo_ovf_int6(video_data_fwft_fifo_ovf_int6),
				       .video_data_fwft_fifo_prog_full6(video_data_fwft_fifo_prog_full6),
				       .video_data_fwft_fifo_single_err6(video_data_fwft_fifo_mem_single_err6), // Templated
				       .video_data_fwft_fifo_udf_int6(video_data_fwft_fifo_udf_int6),
				       .empty_vld_pipe6_aggregator0(empty_vld_pipe6_aggregator0),
				       .empty_vld_pipe6_aggregator1(empty_vld_pipe6_aggregator1),
				       .empty_vld_pipe6_aggregator2(empty_vld_pipe6_aggregator2),
				       .empty_vld_pipe6_aggregator3(empty_vld_pipe6_aggregator3),
				       .video_loss7	(video_loss7),
				       .ack7		(ack7),
				       .line_end7	(line_end7),
				       .cnt_line_end_rd_side7(reg_rd_pipe7_dispatched_cnt_ready_for_sch[3:0]), // Templated
				       .fifo_rd_ctrl_cs7(fifo_rd_ctrl_cs7[2:0]),
				       .fs_detect_pipe7	(fs_detect_pipe7),
				       .up_state_video_pipe7(up_state_video_pipe7),
				       .pipe2sch_video_data_vld7(pipe2sch_video_data_vld7),
				       .video_data_afifo_double_err7(video_data_afifo_mem_double_err7), // Templated
				       .video_data_afifo_empty7(video_data_afifo_empty7),
				       .video_data_afifo_full7(video_data_afifo_full7),
				       .video_data_afifo_ovf_int7(video_data_afifo_ovf_int7),
				       .video_data_afifo_prog_empty7(video_data_afifo_prog_empty7),
				       .video_data_afifo_prog_full7(video_data_afifo_prog_full7),
				       .video_data_afifo_single_err7(video_data_afifo_mem_single_err7), // Templated
				       .video_data_afifo_udf_int7(video_data_afifo_udf_int7),
				       .video_data_fwft_fifo_double_err7(video_data_fwft_fifo_mem_double_err7), // Templated
				       .video_data_fwft_fifo_empty7(video_data_fwft_fifo_empty7),
				       .video_data_fwft_fifo_full7(video_data_fwft_fifo_full7),
				       .video_data_fwft_fifo_ovf_int7(video_data_fwft_fifo_ovf_int7),
				       .video_data_fwft_fifo_prog_full7(video_data_fwft_fifo_prog_full7),
				       .video_data_fwft_fifo_single_err7(video_data_fwft_fifo_mem_single_err7), // Templated
				       .video_data_fwft_fifo_udf_int7(video_data_fwft_fifo_udf_int7),
				       .empty_vld_pipe7_aggregator0(empty_vld_pipe7_aggregator0),
				       .empty_vld_pipe7_aggregator1(empty_vld_pipe7_aggregator1),
				       .empty_vld_pipe7_aggregator2(empty_vld_pipe7_aggregator2),
				       .empty_vld_pipe7_aggregator3(empty_vld_pipe7_aggregator3),
				       .sch0_ack_aggre	(sch0_ack_aggre[7:0]),
				       .sch0_ack_concat	(sch0_ack_concat[3:0]),
				       .sch0_aggre_busy	(sch0_aggre_busy),
				       .sch0_cs		(sch0_cs[3:0]),
				       .sch0_line_end_aggre(sch0_line_end_aggre[7:0]),
				       .sch0_line_end_concat(sch0_line_end_concat[3:0]),
				       .sch0_up_state_aggre(sch0_up_state_aggre[7:0]),
				       .sch0_up_state_concat(sch0_up_state_concat[3:0]),
				       .sch1_ack_aggre	(sch1_ack_aggre[7:0]),
				       .sch1_ack_concat	(sch1_ack_concat[3:0]),
				       .sch1_aggre_busy	(sch1_aggre_busy),
				       .sch1_cs		(sch1_cs[3:0]),
				       .sch1_line_end_aggre(sch1_line_end_aggre[7:0]),
				       .sch1_line_end_concat(sch1_line_end_concat[3:0]),
				       .sch1_up_state_aggre(sch1_up_state_aggre[7:0]),
				       .sch1_up_state_concat(sch1_up_state_concat[3:0]),
				       .sch2_ack_aggre	(sch2_ack_aggre[7:0]),
				       .sch2_ack_concat	(sch2_ack_concat[3:0]),
				       .sch2_aggre_busy	(sch2_aggre_busy),
				       .sch2_cs		(sch2_cs[3:0]),
				       .sch2_line_end_aggre(sch2_line_end_aggre[7:0]),
				       .sch2_line_end_concat(sch2_line_end_concat[3:0]),
				       .sch2_up_state_aggre(sch2_up_state_aggre[7:0]),
				       .sch2_up_state_concat(sch2_up_state_concat[3:0]),
				       .sch3_ack_aggre	(sch3_ack_aggre[7:0]),
				       .sch3_ack_concat	(sch3_ack_concat[3:0]),
				       .sch3_aggre_busy	(sch3_aggre_busy),
				       .sch3_cs		(sch3_cs[3:0]),
				       .sch3_line_end_aggre(sch3_line_end_aggre[7:0]),
				       .sch3_line_end_concat(sch3_line_end_concat[3:0]),
				       .sch3_up_state_aggre(sch3_up_state_aggre[7:0]),
				       .sch3_up_state_concat(sch3_up_state_concat[3:0]),
				       .sch2post_video_data_vld0(sch2post_video_data_vld0),
				       .sch2post_video_data_vld1(sch2post_video_data_vld1),
				       .sch2post_video_data_vld2(sch2post_video_data_vld2),
				       .sch2post_video_data_vld3(sch2post_video_data_vld3));
endmodule


---_FILE_END_---
---_PATH_START_---as6d_app_elastbuf.v---_PATH_END_---
module  as6d_app_elastbuf
#(
  parameter   ADDR_DEPTH  = 2
, parameter   DATA_WIDTH  = 32
)
(
  input   wire                  clk			//- clock input
, input   wire                  rstz    	//- asynchronous rstz = reset_n
, input   wire                  write   	//- write enable, active high
, input   wire [DATA_WIDTH-1:0] datain  	//- data input
, input   wire                  read    	//- read enable, active high
, output  wire [DATA_WIDTH-1:0] dataout 	//- data output

, input   wire                  clrbuff 	//- synchronous clear FIFO, active high
, output  wire                  emptyz  	//- empty, active low
, output  wire                  fullz   	//- full, active low

, output  wire                  almost_full  //- almost full, remain 1, active high

);
///////////////////////////////////////////////////////////////////////////////
//INTERNAL DECLARATIONS////////////////////////////////////////////////////////
///////////////////////////////////////////////////////////////////////////////
reg     [ADDR_DEPTH-1:0]  writeptr;
reg     [DATA_WIDTH-1:0]  memshift [ADDR_DEPTH-1:0];
wire    full;
wire    empty;
wire    [1:0] rw_flag;
///////////////////////////////////////////////////////////////////////////////
//MAIN FUNCTION////////////////////////////////////////////////////////////////
///////////////////////////////////////////////////////////////////////////////
//This block implements a serial buffer that has its size parameterizable. The
//buffer is always written from the LSBuffer to the MSBuffer. The last written
//value will always be available in the LSBuffer and a write pointer will be
//used to keep track of the positions that have not yet been filled with data.
//When a read operation is issued the buffer will shift all buffers contents to
//the right and when write operation is issue the content is written in the
//buffers that do not contain data. A write pointer is generated to keep track
//of the buffers that have valid data and the ones that do not.
assign  full     = writeptr[ADDR_DEPTH-1];
assign  fullz    = ~full;
assign  emptyz   = writeptr[0];
assign  empty    = ~emptyz;
assign  dataout  = memshift[0];
    // spyglass disable_block checkNetReceiver
    // SMD: Each internal net must have at least one receiver.
    // SJ: Some bits of the signal may not be needed in different configurations.
    // spyglass disable_block OutNotUsed
    // SMD: No output of a gate is used
    // SJ: For IDI inteface, these signals are not used
assign  almost_full  = writeptr == {1'h0,{(ADDR_DEPTH-1){1'h1}}};
    // spyglass enable_block OutNotUsed
    // spyglass enable_block checkNetReceiver
assign  rw_flag  = {read,write};
///////////////////////////////////////////////////////////////////////////////
//WRITE POINTER GENERATION/////////////////////////////////////////////////////
///////////////////////////////////////////////////////////////////////////////
//The writeptr contains the information on the buffer that do not contain valid
//data. writeptr is shift register that is filled with ones as the buffers get
//filled with data. This way when hte writeptr pointer contains a register bit
//with a zero it means that the respective buffer position can be written with
//new data.
  always @ (posedge clk or negedge rstz) begin : writeptr_PROC
      if(!rstz)
          writeptr[ADDR_DEPTH-1:0]      <= {ADDR_DEPTH{1'b0}};
      else
          if(clrbuff)
            writeptr[ADDR_DEPTH-1:0]    <= {ADDR_DEPTH{1'b0}};
          else
            case(rw_flag)
                2'b10: begin
                    writeptr[ADDR_DEPTH-1:0]<= {1'b0, writeptr[ADDR_DEPTH-1:1]};//read a new value, shift right
                end
                2'b01: begin
                    writeptr[ADDR_DEPTH-1:0]<= {writeptr[ADDR_DEPTH-2:0], 1'b1};//write a value, shit left
                end
                2'b11: begin
                    //ccx_line_begin: ; External logic ensures the read in empty or the write in full to appear
                    if(full)                                                             //if the buffer is full
                        writeptr[ADDR_DEPTH-1:0]<= {1'b0, writeptr[ADDR_DEPTH-1:1]};     //read a new value, shift right
                    else
                        if(empty)
                            writeptr[ADDR_DEPTH-1:0]<= {writeptr[ADDR_DEPTH-2:0], 1'b1}; //write a value, shit left
                    //ccx_line_end
                end
                default: begin
                    writeptr[ADDR_DEPTH-1:0]<= writeptr[ADDR_DEPTH-1:0];
                end
            endcase

      end// writeptr_PROC

///////////////////////////////////////////////////////////////////////////////
//MEMORY BUFFERS GENERATION////////////////////////////////////////////////////
///////////////////////////////////////////////////////////////////////////////
//memshift is a array of memory slots that will define the buffer.
//The MSBuffer is different from all other because since this is the last
//buffer when a shift right is made the shifted content is either a new value
//or a clear value.
generate
genvar i;
for (i=0; i<=(ADDR_DEPTH-1); i=i+1)
begin : shift_register

if(i==(ADDR_DEPTH-1)) begin: shift_register_end
  //MSBuffer
  always @ (posedge clk or negedge rstz) begin: shift_register_end_PROC
      if(!rstz) begin
          memshift[i] <= {DATA_WIDTH{1'b0}};
      end else begin
          if(clrbuff) begin
              memshift[i] <= {DATA_WIDTH{1'b0}};
          end else begin
              case(rw_flag)
                  2'b10: begin
                      memshift[i] <= {DATA_WIDTH{1'b0}};
                  end
                  2'b01: begin
                      if(~writeptr[i])                        //if current position is available
                          memshift[i]  <= datain;
                  end
                  2'b11: begin
                      if(~writeptr[i])                        //if the marginal register get
                          memshift[i]  <= datain;
                      else begin
                      //ccx_line: ; External logic ensures the read in empty or the write in full to appear
                          memshift[i] <= {DATA_WIDTH{1'b0}};
                      end
                  end
                  default: begin
                      memshift[i] <= memshift[i];
                  end
              endcase
          end
      end
  end //shift_register_end_PROC

end else begin: shift_register_start_continue

  always @ (posedge clk or negedge rstz) begin: shift_register_start_continue_PROC
    if (!rstz)begin
        memshift[i] <= {DATA_WIDTH{1'b0}};
    end else begin
        if(clrbuff) begin
            memshift[i] <= {DATA_WIDTH{1'b0}};
        end else begin
            case(rw_flag)
                2'b10: begin
                    // spyglass disable_block SelfDeterminedExpr-ML
                    // SMD: Self determined expression detected
                    // SJ: These expressions are correct.
                    if(writeptr[i+1])                        //if next position is filled
                        memshift[i] <= memshift[i+1];
                    else begin
                        memshift[i] <= {DATA_WIDTH{1'b0}};
                    end
                    // spyglass enable_block SelfDeterminedExpr-ML
                end
                2'b01: begin
                    if(~writeptr[i])                         //if current position is available
                        // spyglass disable_block RegInputOutput-ML
                        // SMD: Module output and input port should be registered
                        // SJ: This is expected and reviewed.
                        memshift[i] <= datain;               //else leave it the same
                        // spyglass enable_block RegInputOutput-ML
                end
                2'b11: begin
                    // spyglass disable_block SelfDeterminedExpr-ML
                    // SMD: Self determined expression detected
                    // SJ: These expressions are correct.
                    if((~writeptr[i]) | ((~writeptr[i+1]) & writeptr[i]))  //if the marginal register get
                        memshift[i] <= datain;
                    else
                    //ccx_line: ; External logic ensures the read in empty or the write in full to appear
                        memshift[i] <= memshift[i+1];                  //else shift left
                    // spyglass enable_block SelfDeterminedExpr-ML
                end
                default: begin
                    memshift[i] <= memshift[i];
                end
            endcase
        end
      end
    end //shift_register_start_continue_PROC
end//End of conditional generate

end//End of For generate shift_register
endgenerate


//Revision: $Id: as6d_app_elastbuf.v 1 2023/09/14 08:16:06 GMT qiupeng Exp $
endmodule

---_FILE_END_---
---_PATH_START_---as6d_app_fifo_rdclk_sel.v---_PATH_END_---
module as6d_app_fifo_rdclk_sel#(
	parameter	PIPE_SN = 2'd0
)(
	input	[15:0]	reg_app_sch0,
	input	[15:0]	reg_app_sch1,
	input	[15:0]	reg_app_sch2,
	input	[15:0]	reg_app_sch3,
	output	[1:0]	fifo_rdclk_sel
);
assign	fifo_rdclk_sel =	((reg_app_sch0[10]&reg_app_sch0[PIPE_SN])|(reg_app_sch0[11]&reg_app_sch0[PIPE_SN]))?2'd0:	
							((reg_app_sch1[10]&reg_app_sch1[PIPE_SN])|(reg_app_sch1[11]&reg_app_sch1[PIPE_SN]))?2'd1:	
							((reg_app_sch2[10]&reg_app_sch2[PIPE_SN])|(reg_app_sch2[11]&reg_app_sch2[PIPE_SN]))?2'd2:	
							((reg_app_sch3[10]&reg_app_sch3[PIPE_SN])|(reg_app_sch3[11]&reg_app_sch3[PIPE_SN]))?2'd3:	
							PIPE_SN;

endmodule

---_FILE_END_---
---_PATH_START_---as6d_app_pipe_sch.v---_PATH_END_---
//`include "as6d_mep_all_includes.vh"
`include "as6d_app_all_includes.vh"
module as6d_app_pipe_sch#(
    parameter AGGR_ID = 2'd0
) (/*AUTOARG*/
   // Outputs
   up_state0, up_state1, up_state2, up_state3, up_state4, up_state5,
   up_state6, up_state7, sch_current_state, out_video_data_vld,
   out_video_data, up_state_aggre, up_state_concat, line_end_aggre,
   line_end_concat, ack_aggre, ack_concat, aggre_busy,
   pipe_clear_bit_map, pipe0_wr_mode, pipe1_wr_mode, pipe2_wr_mode,
   pipe3_wr_mode, pipe0_wr_mode_strobe, pipe1_wr_mode_strobe,
   pipe2_wr_mode_strobe, pipe3_wr_mode_strobe,
   sch_data_type_align_fail_int,
   // Inputs
   aggre_clk, aggre_clk_rst_n, frame_sync_lock, aggre_mode,
   master_pipe, pipe0_concat_en, pipe0_aggre_en, empty_vld0, empty0,
   in_video_data_vld0, in_video_data0, ack0, ack_vld0, ack_pre0,
   line_end0, line_end_vld0, pipe1_concat_en, pipe1_aggre_en,
   empty_vld1, empty1, in_video_data_vld1, in_video_data1, ack1,
   ack_vld1, ack_pre1, line_end1, line_end_vld1, pipe2_concat_en,
   pipe2_aggre_en, empty_vld2, empty2, in_video_data_vld2,
   in_video_data2, ack2, ack_vld2, ack_pre2, line_end2, line_end_vld2,
   pipe3_concat_en, pipe3_aggre_en, empty_vld3, empty3,
   in_video_data_vld3, in_video_data3, ack3, ack_vld3, ack_pre3,
   line_end3, line_end_vld3, pipe4_aggre_en, empty_vld4, empty4,
   in_video_data_vld4, in_video_data4, ack4, ack_vld4, ack_pre4,
   line_end4, line_end_vld4, pipe5_aggre_en, empty_vld5, empty5,
   in_video_data_vld5, in_video_data5, ack5, ack_vld5, ack_pre5,
   line_end5, line_end_vld5, pipe6_aggre_en, empty_vld6, empty6,
   in_video_data_vld6, in_video_data6, ack6, ack_vld6, ack_pre6,
   line_end6, line_end_vld6, pipe7_aggre_en, empty_vld7, empty7,
   in_video_data_vld7, in_video_data7, ack7, ack_vld7, ack_pre7,
   line_end7, line_end_vld7, auto_mask_en, force_video_mask,
   video_mask_restart, video_loss0, video_loss1, video_loss2,
   video_loss3, video_pipe_date_type_for_concat_align_vld3,
   video_pipe_date_type_for_concat_align_vld2,
   video_pipe_date_type_for_concat_align_vld1,
   video_pipe_date_type_for_concat_align_vld0,
   video_pipe_date_type_for_concat_align3,
   video_pipe_date_type_for_concat_align2,
   video_pipe_date_type_for_concat_align1,
   video_pipe_date_type_for_concat_align0
   );

    input                   aggre_clk;
    input                   aggre_clk_rst_n;
    input                   frame_sync_lock;
    input [1:0]             aggre_mode;
    input [1:0]             master_pipe;
    input                   pipe0_concat_en;
    input                   pipe0_aggre_en;
    input                   empty_vld0;
    input                   empty0;
    input                   in_video_data_vld0;
    input    [139:0]        in_video_data0;
    input                   ack0;
    input                   ack_vld0;
    input                   ack_pre0;
    input                   line_end0;
    input                   line_end_vld0;
    input                   pipe1_concat_en;
    input                   pipe1_aggre_en;
    input                   empty_vld1;
    input                   empty1;
    input                   in_video_data_vld1;
    input    [139:0]        in_video_data1;
    input                   ack1;
    input                   ack_vld1;
    input                   ack_pre1;
    input                   line_end1;
    input                   line_end_vld1;
    input                   pipe2_concat_en;
    input                   pipe2_aggre_en;
    input                   empty_vld2;
    input                   empty2;
    input                   in_video_data_vld2;
    input    [139:0]        in_video_data2;
    input                   ack2;
    input                   ack_vld2;
    input                   ack_pre2;
    input                   line_end2;
    input                   line_end_vld2;
    input                   pipe3_concat_en;
    input                   pipe3_aggre_en;
    input                   empty_vld3;
    input                   empty3;
    input                   in_video_data_vld3;
    input    [139:0]        in_video_data3;
    input                   ack3;
    input                   ack_vld3;
    input                   ack_pre3;
    input                   line_end3;
    input                   line_end_vld3;
    input                   pipe4_aggre_en;
    input                   empty_vld4;
    input                   empty4;
    input                   in_video_data_vld4;
    input    [139:0]        in_video_data4;
    input                   ack4;
    input                   ack_vld4;
    input                   ack_pre4;
    input                   line_end4;
    input                   line_end_vld4;
    input                   pipe5_aggre_en;
    input                   empty_vld5;
    input                   empty5;
    input                   in_video_data_vld5;
    input    [139:0]        in_video_data5;
    input                   ack5;
    input                   ack_vld5;
    input                   ack_pre5;
    input                   line_end5;
    input                   line_end_vld5;
    input                   pipe6_aggre_en;
    input                   empty_vld6;
    input                   empty6;
    input                   in_video_data_vld6;
    input    [139:0]        in_video_data6;
    input                   ack6;
    input                   ack_vld6;
    input                   ack_pre6;
    input                   line_end6;
    input                   line_end_vld6;
    input                   pipe7_aggre_en;
    input                   empty_vld7;
    input                   empty7;
    input                   in_video_data_vld7;
    input    [139:0]        in_video_data7;
    input                   ack7;
    input                   ack_vld7;
    input                   ack_pre7;
    input                   line_end7;
    input                   line_end_vld7;
    input    [3:0]		    auto_mask_en;
    input    [3:0]		    force_video_mask;
    input    [3:0]		    video_mask_restart;
    input      	            video_loss0;
    input      	            video_loss1;
    input      	            video_loss2;
    input      	            video_loss3;
    input                   video_pipe_date_type_for_concat_align_vld3;
    input                   video_pipe_date_type_for_concat_align_vld2;
    input                   video_pipe_date_type_for_concat_align_vld1;
    input                   video_pipe_date_type_for_concat_align_vld0;
    input    [5:0]          video_pipe_date_type_for_concat_align3;
    input    [5:0]          video_pipe_date_type_for_concat_align2;
    input    [5:0]          video_pipe_date_type_for_concat_align1;
    input    [5:0]          video_pipe_date_type_for_concat_align0;

    output                  up_state0;
    output                  up_state1;
    output                  up_state2;
    output                  up_state3;
    output                  up_state4;
    output                  up_state5;
    output                  up_state6;
    output                  up_state7;
    output   [3:0]          sch_current_state;
    output                  out_video_data_vld;
    output   [139:0]        out_video_data;
    output   [7:0]          up_state_aggre;
    output   [3:0]          up_state_concat;
    output   [7:0]          line_end_aggre;
    output   [3:0]          line_end_concat;
    output   [7:0]          ack_aggre;
    output   [3:0]          ack_concat;
    output                  aggre_busy;
    output   [3:0]          pipe_clear_bit_map;
    output   [1:0]          pipe0_wr_mode;
    output   [1:0]          pipe1_wr_mode;
    output   [1:0]          pipe2_wr_mode;
    output   [1:0]          pipe3_wr_mode;
    output                  pipe0_wr_mode_strobe;
    output                  pipe1_wr_mode_strobe;
    output                  pipe2_wr_mode_strobe;
    output                  pipe3_wr_mode_strobe;
    output                  sch_data_type_align_fail_int;
    
    //debug state
    parameter               SCHDU_IDLE          = 4'd0      ; 
    parameter               SCHDU_PIPE0         = 4'd1      ;
    parameter               SCHDU_PIPE1         = 4'd2      ;
    parameter               SCHDU_PIPE2         = 4'd3      ;
    parameter               SCHDU_PIPE3         = 4'd4      ;
    parameter               SCHDU_PIPE4         = 4'd5      ;
    parameter               SCHDU_PIPE5         = 4'd6      ;
    parameter               SCHDU_PIPE6         = 4'd7      ;
    parameter               SCHDU_PIPE7         = 4'd8      ;
    //data out
    wire [7:0]              up_state_aggre_m2               ;
    reg  [139:0]            out_video_data_active           ;
    reg                     out_video_data_vld_active       ;
    reg  [139:0]            out_video_data_fix              ;
    reg                     out_video_data_vld_fix          ;
    wire [7:0]              video_data_vld_en               ;
    wire                    pipe0_en_fix                    ;
    wire                    pipe1_en_fix                    ;
    wire                    pipe2_en_fix                    ;
    wire                    pipe3_en_fix                    ;
    wire                    pipe4_en_fix                    ;
    wire                    pipe5_en_fix                    ;
    wire                    pipe6_en_fix                    ;
    wire                    pipe7_en_fix                    ;
    //debug states
    reg  [3:0]              sch_current_state               ;
    reg  [3:0]              sch_next_state                  ;

    //***logic body***///
    //***debug state_machine begin
    always @ (posedge aggre_clk or negedge aggre_clk_rst_n) begin
        if (!aggre_clk_rst_n)
           sch_current_state <= 4'd0;
        else
            sch_current_state <= sch_next_state;
    end
    
    always @ (*) begin
        sch_next_state = sch_current_state;
        case (sch_current_state)
            SCHDU_IDLE:
               if (up_state0) 
                 sch_next_state =   SCHDU_PIPE0 ;
               else if (up_state1) 
                 sch_next_state =   SCHDU_PIPE1 ;
               else if (up_state2) 
                 sch_next_state =   SCHDU_PIPE2 ;
               else if (up_state3) 
                 sch_next_state =   SCHDU_PIPE3 ;
               else if (up_state4) 
                 sch_next_state =   SCHDU_PIPE4 ;
               else if (up_state5) 
                 sch_next_state =   SCHDU_PIPE5 ;
               else if (up_state6) 
                 sch_next_state =   SCHDU_PIPE6 ;
               else if (up_state7) 
                 sch_next_state =   SCHDU_PIPE7 ;
               else 
                 sch_next_state =   SCHDU_IDLE ;
    
           SCHDU_PIPE0:
               if (up_state1) 
                 sch_next_state =   SCHDU_PIPE1 ;
               else if (up_state2) 
                 sch_next_state =   SCHDU_PIPE2 ;
               else if (up_state3) 
                 sch_next_state =   SCHDU_PIPE3 ;
               else if (up_state4) 
                 sch_next_state =   SCHDU_PIPE4 ;
               else if (up_state5) 
                 sch_next_state =   SCHDU_PIPE5 ;
               else if (up_state6) 
                 sch_next_state =   SCHDU_PIPE6 ;
               else if (up_state7) 
                 sch_next_state =   SCHDU_PIPE7 ;
               else 
                 sch_next_state =   SCHDU_PIPE0 ;
    
           SCHDU_PIPE1:
               if (up_state0) 
                 sch_next_state =   SCHDU_PIPE0 ;
               else if (up_state2) 
                 sch_next_state =   SCHDU_PIPE2 ;
               else if (up_state3) 
                 sch_next_state =   SCHDU_PIPE3 ;
               else if (up_state4) 
                 sch_next_state =   SCHDU_PIPE4 ;
               else if (up_state5) 
                 sch_next_state =   SCHDU_PIPE5 ;
               else if (up_state6) 
                 sch_next_state =   SCHDU_PIPE6 ;
               else if (up_state7) 
                 sch_next_state =   SCHDU_PIPE7 ;
               else 
                 sch_next_state =   SCHDU_PIPE1 ;
    
            SCHDU_PIPE2:
               if (up_state0) 
                 sch_next_state =   SCHDU_PIPE0 ;
               else if (up_state1) 
                 sch_next_state =   SCHDU_PIPE1 ;
               else if (up_state3) 
                 sch_next_state =   SCHDU_PIPE3 ;
               else if (up_state4) 
                 sch_next_state =   SCHDU_PIPE4 ;
               else if (up_state5) 
                 sch_next_state =   SCHDU_PIPE5 ;
               else if (up_state6) 
                 sch_next_state =   SCHDU_PIPE6 ;
               else if (up_state7) 
                 sch_next_state =   SCHDU_PIPE7 ;
               else 
                 sch_next_state =   SCHDU_PIPE2 ;
    
            SCHDU_PIPE3:
               if (up_state0) 
                 sch_next_state =   SCHDU_PIPE0 ;
               else if (up_state1) 
                 sch_next_state =   SCHDU_PIPE1 ;
               else if (up_state2) 
                 sch_next_state =   SCHDU_PIPE2 ;
               else if (up_state4) 
                 sch_next_state =   SCHDU_PIPE4 ;
               else if (up_state5) 
                 sch_next_state =   SCHDU_PIPE5 ;
               else if (up_state6) 
                 sch_next_state =   SCHDU_PIPE6 ;
               else if (up_state7) 
                 sch_next_state =   SCHDU_PIPE7 ;
               else 
                 sch_next_state =   SCHDU_PIPE3 ;
    
            SCHDU_PIPE4:
               if (up_state0) 
                 sch_next_state =   SCHDU_PIPE0 ;
               else if (up_state1) 
                 sch_next_state =   SCHDU_PIPE1 ;
               else if (up_state2) 
                 sch_next_state =   SCHDU_PIPE2 ;
               else if (up_state3) 
                 sch_next_state =   SCHDU_PIPE3 ;
               else if (up_state5) 
                 sch_next_state =   SCHDU_PIPE5 ;
               else if (up_state6) 
                 sch_next_state =   SCHDU_PIPE6 ;
               else if (up_state7) 
                 sch_next_state =   SCHDU_PIPE7 ;
               else 
                 sch_next_state =   SCHDU_PIPE4 ;
    
            SCHDU_PIPE5:
               if (up_state0) 
                 sch_next_state =   SCHDU_PIPE0 ;
               else if (up_state1) 
                 sch_next_state =   SCHDU_PIPE1 ;
               else if (up_state2) 
                 sch_next_state =   SCHDU_PIPE2 ;
               else if (up_state3) 
                 sch_next_state =   SCHDU_PIPE3 ;
               else if (up_state4) 
                 sch_next_state =   SCHDU_PIPE4 ;
               else if (up_state6) 
                 sch_next_state =   SCHDU_PIPE6 ;
               else if (up_state7) 
                 sch_next_state =   SCHDU_PIPE7 ;
               else 
                 sch_next_state =   SCHDU_PIPE5 ;
    
            SCHDU_PIPE6:
               if (up_state0) 
                 sch_next_state =   SCHDU_PIPE0 ;
               else if (up_state1) 
                 sch_next_state =   SCHDU_PIPE1 ;
               else if (up_state2) 
                 sch_next_state =   SCHDU_PIPE2 ;
               else if (up_state3) 
                 sch_next_state =   SCHDU_PIPE3 ;
               else if (up_state4) 
                 sch_next_state =   SCHDU_PIPE4 ;
               else if (up_state5) 
                 sch_next_state =   SCHDU_PIPE5 ;
               else if (up_state7) 
                 sch_next_state =   SCHDU_PIPE7 ;
               else 
                 sch_next_state =   SCHDU_PIPE6 ;
    
            SCHDU_PIPE7:
               if (up_state0) 
                 sch_next_state =   SCHDU_PIPE0 ;
               else if (up_state1) 
                 sch_next_state =   SCHDU_PIPE1 ;
               else if (up_state2) 
                 sch_next_state =   SCHDU_PIPE2 ;
               else if (up_state3) 
                 sch_next_state =   SCHDU_PIPE3 ;
               else if (up_state4) 
                 sch_next_state =   SCHDU_PIPE4 ;
               else if (up_state5) 
                 sch_next_state =   SCHDU_PIPE5 ;
               else if (up_state6) 
                 sch_next_state =   SCHDU_PIPE6 ;
               else 
                 sch_next_state =   SCHDU_PIPE7 ;
    
           default:  
                sch_next_state =    SCHDU_IDLE ;
         endcase
    end
    //***debug state_machine end
    
    /*  as6d_app_pipe_sch_fcfs_m1  AUTO_TEMPLATE ()*/
    as6d_app_pipe_sch_fcfs_m1 u_as6d_app_pipe_sch_fcfs_m1(/*AUTOINST*/
							  // Outputs
							  .up_state_aggre	(up_state_aggre[7:0]),
							  .line_end_aggre	(line_end_aggre[7:0]),
							  .ack_aggre		(ack_aggre[7:0]),
							  .aggre_busy		(aggre_busy),
							  // Inputs
							  .aggre_clk		(aggre_clk),
							  .aggre_clk_rst_n	(aggre_clk_rst_n),
							  .aggre_mode		(aggre_mode[1:0]),
							  .pipe0_aggre_en	(pipe0_aggre_en),
							  .pipe1_aggre_en	(pipe1_aggre_en),
							  .pipe2_aggre_en	(pipe2_aggre_en),
							  .pipe3_aggre_en	(pipe3_aggre_en),
							  .pipe4_aggre_en	(pipe4_aggre_en),
							  .pipe5_aggre_en	(pipe5_aggre_en),
							  .pipe6_aggre_en	(pipe6_aggre_en),
							  .pipe7_aggre_en	(pipe7_aggre_en),
							  .empty0		(empty0),
							  .empty1		(empty1),
							  .empty2		(empty2),
							  .empty3		(empty3),
							  .empty4		(empty4),
							  .empty5		(empty5),
							  .empty6		(empty6),
							  .empty7		(empty7),
							  .ack0			(ack0),
							  .ack1			(ack1),
							  .ack2			(ack2),
							  .ack3			(ack3),
							  .ack4			(ack4),
							  .ack5			(ack5),
							  .ack6			(ack6),
							  .ack7			(ack7),
							  .ack_pre0		(ack_pre0),
							  .ack_pre1		(ack_pre1),
							  .ack_pre2		(ack_pre2),
							  .ack_pre3		(ack_pre3),
							  .ack_pre4		(ack_pre4),
							  .ack_pre5		(ack_pre5),
							  .ack_pre6		(ack_pre6),
							  .ack_pre7		(ack_pre7),
							  .line_end0		(line_end0),
							  .line_end1		(line_end1),
							  .line_end2		(line_end2),
							  .line_end3		(line_end3),
							  .line_end4		(line_end4),
							  .line_end5		(line_end5),
							  .line_end6		(line_end6),
							  .line_end7		(line_end7));
    
    /*  as6d_app_pipe_sch_async_m2  AUTO_TEMPLATE ()*/
    as6d_app_pipe_sch_fcfs_m2 u_as6d_app_pipe_sch_fcfs_m2(/*AUTOINST*/
							  // Outputs
							  .up_state_aggre_m2	(up_state_aggre_m2[7:0]),
							  // Inputs
							  .aggre_clk		(aggre_clk),
							  .aggre_clk_rst_n	(aggre_clk_rst_n),
							  .aggre_mode		(aggre_mode[1:0]),
							  .empty0		(empty0),
							  .empty1		(empty1),
							  .empty2		(empty2),
							  .empty3		(empty3),
							  .empty4		(empty4),
							  .empty5		(empty5),
							  .empty6		(empty6),
							  .empty7		(empty7),
							  .empty_vld0		(empty_vld0),
							  .empty_vld1		(empty_vld1),
							  .empty_vld2		(empty_vld2),
							  .empty_vld3		(empty_vld3),
							  .empty_vld4		(empty_vld4),
							  .empty_vld5		(empty_vld5),
							  .empty_vld6		(empty_vld6),
							  .empty_vld7		(empty_vld7),
							  .ack0			(ack0),
							  .ack1			(ack1),
							  .ack2			(ack2),
							  .ack3			(ack3),
							  .ack4			(ack4),
							  .ack5			(ack5),
							  .ack6			(ack6),
							  .ack7			(ack7),
							  .ack_vld0		(ack_vld0),
							  .ack_vld1		(ack_vld1),
							  .ack_vld2		(ack_vld2),
							  .ack_vld3		(ack_vld3),
							  .ack_vld4		(ack_vld4),
							  .ack_vld5		(ack_vld5),
							  .ack_vld6		(ack_vld6),
							  .ack_vld7		(ack_vld7),
							  .line_end0		(line_end0),
							  .line_end1		(line_end1),
							  .line_end2		(line_end2),
							  .line_end3		(line_end3),
							  .line_end4		(line_end4),
							  .line_end5		(line_end5),
							  .line_end6		(line_end6),
							  .line_end7		(line_end7),
							  .line_end_vld0	(line_end_vld0),
							  .line_end_vld1	(line_end_vld1),
							  .line_end_vld2	(line_end_vld2),
							  .line_end_vld3	(line_end_vld3),
							  .line_end_vld4	(line_end_vld4),
							  .line_end_vld5	(line_end_vld5),
							  .line_end_vld6	(line_end_vld6),
							  .line_end_vld7	(line_end_vld7));
    
    /*  as6d_app_pipe_sch_concat_line_interleaved  AUTO_TEMPLATE ()*/
    as6d_app_pipe_sch_concat_line_interleaved u_as6d_app_pipe_sch_concat_line_interleaved(/*AUTOINST*/
											// Outputs
											.up_state_concat(up_state_concat[3:0]),
											.ack_concat	(ack_concat[3:0]),
											.line_end_concat(line_end_concat[3:0]),
											.pipe0_wr_mode	(pipe0_wr_mode[1:0]),
											.pipe1_wr_mode	(pipe1_wr_mode[1:0]),
											.pipe2_wr_mode	(pipe2_wr_mode[1:0]),
											.pipe3_wr_mode	(pipe3_wr_mode[1:0]),
											.pipe0_wr_mode_strobe(pipe0_wr_mode_strobe),
											.pipe1_wr_mode_strobe(pipe1_wr_mode_strobe),
											.pipe2_wr_mode_strobe(pipe2_wr_mode_strobe),
											.pipe3_wr_mode_strobe(pipe3_wr_mode_strobe),
											.pipe_clear_bit_map(pipe_clear_bit_map[3:0]),
											.sch_data_type_align_fail_int(sch_data_type_align_fail_int),
											// Inputs
											.aggre_clk	(aggre_clk),
											.aggre_clk_rst_n(aggre_clk_rst_n),
											.aggre_mode	(aggre_mode[1:0]),
											.pipe0_concat_en(pipe0_concat_en),
											.pipe1_concat_en(pipe1_concat_en),
											.pipe2_concat_en(pipe2_concat_en),
											.pipe3_concat_en(pipe3_concat_en),
											.video_loss0	(video_loss0),
											.video_loss1	(video_loss1),
											.video_loss2	(video_loss2),
											.video_loss3	(video_loss3),
											.empty0		(empty0),
											.empty1		(empty1),
											.empty2		(empty2),
											.empty3		(empty3),
											.ack0		(ack0),
											.ack1		(ack1),
											.ack2		(ack2),
											.ack3		(ack3),
											.line_end0	(line_end0),
											.line_end1	(line_end1),
											.line_end2	(line_end2),
											.line_end3	(line_end3),
											.frame_sync_lock(frame_sync_lock),
											.master_pipe	(master_pipe[1:0]),
											.auto_mask_en	(auto_mask_en[3:0]),
											.force_video_mask(force_video_mask[3:0]),
											.video_mask_restart(video_mask_restart[3:0]),
											.video_pipe_date_type_for_concat_align_vld3(video_pipe_date_type_for_concat_align_vld3),
											.video_pipe_date_type_for_concat_align_vld2(video_pipe_date_type_for_concat_align_vld2),
											.video_pipe_date_type_for_concat_align_vld1(video_pipe_date_type_for_concat_align_vld1),
											.video_pipe_date_type_for_concat_align_vld0(video_pipe_date_type_for_concat_align_vld0),
											.video_pipe_date_type_for_concat_align3(video_pipe_date_type_for_concat_align3[5:0]),
											.video_pipe_date_type_for_concat_align2(video_pipe_date_type_for_concat_align2[5:0]),
											.video_pipe_date_type_for_concat_align1(video_pipe_date_type_for_concat_align1[5:0]),
											.video_pipe_date_type_for_concat_align0(video_pipe_date_type_for_concat_align0[5:0]));
    
    
    
    //***up_state logic
    assign    up_state0 = (aggre_mode==2'd1) ? up_state_concat[0]   : 
                          (aggre_mode==2'd2) ? up_state_aggre[0]    : 
                          (aggre_mode==2'd3) ? up_state_aggre_m2[0] : 1'd0 ;
    
    assign    up_state1 = (aggre_mode==2'd1) ? up_state_concat[1]   : 
                          (aggre_mode==2'd2) ? up_state_aggre[1]    : 
                          (aggre_mode==2'd3) ? up_state_aggre_m2[1] : 1'd0 ;
    
    assign    up_state2 = (aggre_mode==2'd1) ? up_state_concat[2]   : 
                          (aggre_mode==2'd2) ? up_state_aggre[2]    : 
                          (aggre_mode==2'd3) ? up_state_aggre_m2[2] : 1'd0 ;
    
    assign    up_state3 = (aggre_mode==2'd1) ? up_state_concat[3]   :
                          (aggre_mode==2'd2) ? up_state_aggre[3]    : 
                          (aggre_mode==2'd3) ? up_state_aggre_m2[3] : 1'd0 ;
    
    assign    up_state4 = (aggre_mode==2'd1) ? 1'd0                 : 
                          (aggre_mode==2'd2) ? up_state_aggre[4]    : 
                          (aggre_mode==2'd3) ? up_state_aggre_m2[4] : 1'd0 ;
    
    assign    up_state5 = (aggre_mode==2'd1) ? 1'd0                 : 
                          (aggre_mode==2'd2) ? up_state_aggre[5]    : 
                          (aggre_mode==2'd3) ? up_state_aggre_m2[5] : 1'd0 ;
    
    assign    up_state6 = (aggre_mode==2'd1) ? 1'd0                 : 
                          (aggre_mode==2'd2) ? up_state_aggre[6]    : 
                          (aggre_mode==2'd3) ? up_state_aggre_m2[6] : 1'd0 ;
    
    assign    up_state7 = (aggre_mode==2'd1) ? 1'd0                 :
                          (aggre_mode==2'd2) ? up_state_aggre[7]    : 
                          (aggre_mode==2'd3) ? up_state_aggre_m2[7] : 1'd0 ;
    
    //***data from video pipe fifo to sch
    //***async aggregation method 2
    //***out_video_data_vld_active,out_video_data_active logic
    always@(*)begin
        if(in_video_data_vld0&(in_video_data0[139:136]=={2'd0,AGGR_ID}))begin
            out_video_data_active        = in_video_data0[139:0] ;
            out_video_data_vld_active    = in_video_data_vld0    ;
        end
        else if(in_video_data_vld1&(in_video_data1[139:136]=={2'd0,AGGR_ID}))begin
            out_video_data_active        = in_video_data1[139:0] ;
            out_video_data_vld_active    = in_video_data_vld1    ;
        end
        else if(in_video_data_vld2&(in_video_data2[139:136]=={2'd0,AGGR_ID}))begin
            out_video_data_active        = in_video_data2[139:0] ;
            out_video_data_vld_active    = in_video_data_vld2    ;
        end
        else if(in_video_data_vld3&(in_video_data3[139:136]=={2'd0,AGGR_ID}))begin
            out_video_data_active        = in_video_data3[139:0] ;
            out_video_data_vld_active    = in_video_data_vld3    ;
        end
        else if(in_video_data_vld4&(in_video_data4[139:136]=={2'd0,AGGR_ID}))begin
            out_video_data_active        = in_video_data4[139:0] ;
            out_video_data_vld_active    = in_video_data_vld4    ;
        end
        else if(in_video_data_vld5&(in_video_data5[139:136]=={2'd0,AGGR_ID}))begin
            out_video_data_active        = in_video_data5[139:0] ;
            out_video_data_vld_active    = in_video_data_vld5    ;
        end
        else if(in_video_data_vld6&(in_video_data6[139:136]=={2'd0,AGGR_ID}))begin
            out_video_data_active        = in_video_data6[139:0] ;
            out_video_data_vld_active    = in_video_data_vld6    ;
        end
        else if(in_video_data_vld7&(in_video_data7[139:136]=={2'd0,AGGR_ID}))begin
            out_video_data_active        = in_video_data7[139:0] ;
            out_video_data_vld_active    = in_video_data_vld7    ;
        end
        else begin
            out_video_data_active        = 140'd0                ;
            out_video_data_vld_active    = 1'd0                  ;
        end
    end
    
    //***data from video pipe fifo to sch
    //***sync  aggregation 
    //***async aggregation method 1
    //***out_video_data_vld_fix,out_video_data_fix logic
    assign    pipe0_en_fix    =    (aggre_mode==1) ? pipe0_concat_en : (aggre_mode==2) ? pipe0_aggre_en : 1'd0 ;
    assign    pipe1_en_fix    =    (aggre_mode==1) ? pipe1_concat_en : (aggre_mode==2) ? pipe1_aggre_en : 1'd0 ;
    assign    pipe2_en_fix    =    (aggre_mode==1) ? pipe2_concat_en : (aggre_mode==2) ? pipe2_aggre_en : 1'd0 ;
    assign    pipe3_en_fix    =    (aggre_mode==1) ? pipe3_concat_en : (aggre_mode==2) ? pipe3_aggre_en : 1'd0 ;
    assign    pipe4_en_fix    =    (aggre_mode==1) ? 1'd0            : (aggre_mode==2) ? pipe4_aggre_en : 1'd0 ;
    assign    pipe5_en_fix    =    (aggre_mode==1) ? 1'd0            : (aggre_mode==2) ? pipe5_aggre_en : 1'd0 ;
    assign    pipe6_en_fix    =    (aggre_mode==1) ? 1'd0            : (aggre_mode==2) ? pipe6_aggre_en : 1'd0 ;
    assign    pipe7_en_fix    =    (aggre_mode==1) ? 1'd0            : (aggre_mode==2) ? pipe7_aggre_en : 1'd0 ;
    
    assign video_data_vld_en = {in_video_data_vld7&pipe7_en_fix,
                                in_video_data_vld6&pipe6_en_fix,
                                in_video_data_vld5&pipe5_en_fix,
                                in_video_data_vld4&pipe4_en_fix,
                                in_video_data_vld3&pipe3_en_fix,
                                in_video_data_vld2&pipe2_en_fix,
                                in_video_data_vld1&pipe1_en_fix,
                                in_video_data_vld0&pipe0_en_fix};
    
    always@(*)begin
        out_video_data_vld_fix    = |video_data_vld_en;
    end
    
    always@(*)begin
        case(video_data_vld_en)
        8'b0000_0001:out_video_data_fix    = in_video_data0[139:0]; 
        8'b0000_0010:out_video_data_fix    = in_video_data1[139:0];
        8'b0000_0100:out_video_data_fix    = in_video_data2[139:0];
        8'b0000_1000:out_video_data_fix    = in_video_data3[139:0];
        8'b0001_0000:out_video_data_fix    = in_video_data4[139:0]; 
        8'b0010_0000:out_video_data_fix    = in_video_data5[139:0];
        8'b0100_0000:out_video_data_fix    = in_video_data6[139:0];
        8'b1000_0000:out_video_data_fix    = in_video_data7[139:0];
        default:out_video_data_fix = 140'd0;
        endcase
    end
    
    //***out_video_data_vld,out_video_data logic
    assign    out_video_data        =    (aggre_mode == 2'd3)                       ? out_video_data_active     :
                                         (aggre_mode == 2'd1)||(aggre_mode == 2'd2) ? out_video_data_fix        :
                                         140'd0;
    
    assign    out_video_data_vld    =    (aggre_mode == 2'd3)                       ? out_video_data_vld_active :
                                         (aggre_mode == 2'd1)||(aggre_mode == 2'd2) ? out_video_data_vld_fix    :
                                         1'd0;
    
endmodule

---_FILE_END_---
---_PATH_START_---as6d_app_mon_mux_lane.v---_PATH_END_---
module        as6d_app_mon_mux_lane  (/*AUTOARG*/
   // Outputs
   dig_test_dout_lane,
   // Inputs
   reg_testbus_sel_hi, reg_testbus_sel_lo, mon_value1, mon_value2,
   mon_value3, mon_value4, mon_value5, mon_value6, mon_value7,
   mon_value8, mon_value9, mon_value10, mon_value11, mon_value12,
   mon_value13, mon_value14, mon_value15, mon_value16, mon_value17,
   mon_value18, mon_value19, mon_value20, mon_value21, mon_value22,
   mon_value23, mon_value24, mon_value25, mon_value26, mon_value27,
   mon_value28, mon_value29, mon_value30, mon_value31
   );

input [5:0]   reg_testbus_sel_hi;
input [5:0]   reg_testbus_sel_lo;
output [15:0] dig_test_dout_lane;

//input reg_testbus_hi8bsel_8bmode;



input  [15:0]   mon_value1	;
input  [15:0]   mon_value2	;
input  [15:0]   mon_value3	;
input  [15:0]   mon_value4	;
input  [15:0]   mon_value5	;
input  [15:0]   mon_value6	;
input  [15:0]   mon_value7	;
input  [15:0]   mon_value8	;
input  [15:0]   mon_value9	;
input  [15:0]   mon_value10	;
input  [15:0]   mon_value11	;
input  [15:0]   mon_value12	;
input  [15:0]   mon_value13	;
input  [15:0]   mon_value14	;
input  [15:0]   mon_value15	;
input  [15:0]   mon_value16	;
input  [15:0]   mon_value17	;
input  [15:0]   mon_value18	;
input  [15:0]   mon_value19	;
input  [15:0]   mon_value20	;
input  [15:0]   mon_value21	;
input  [15:0]   mon_value22	;
input  [15:0]   mon_value23	;
input  [15:0]   mon_value24	;
input  [15:0]   mon_value25	;
input  [15:0]   mon_value26	;
input  [15:0]   mon_value27	;
input  [15:0]   mon_value28	;
input  [15:0]   mon_value29	;
input  [15:0]   mon_value30	;
input  [15:0]   mon_value31	;

wire    [15:0]  dig_test_din_0 ;
wire    [15:0]  dig_test_din_1 ;
wire    [15:0]  dig_test_din_2 ;
wire    [15:0]  dig_test_din_3 ;
wire    [15:0]  dig_test_din_4 ;
wire    [15:0]  dig_test_din_5 ;
wire    [15:0]  dig_test_din_6 ;
wire    [15:0]  dig_test_din_7 ;
wire    [15:0]  dig_test_din_8 ;
wire    [15:0]  dig_test_din_9 ;
wire    [15:0]  dig_test_din_10 ;
wire    [15:0]  dig_test_din_11 ;
wire    [15:0]  dig_test_din_12 ;
wire    [15:0]  dig_test_din_13 ;
wire    [15:0]  dig_test_din_14 ;
wire    [15:0]  dig_test_din_15 ;
wire    [15:0]  dig_test_din_16 ;
wire    [15:0]  dig_test_din_17 ;
wire    [15:0]  dig_test_din_18 ;
wire    [15:0]  dig_test_din_19 ;
wire    [15:0]  dig_test_din_20 ;
wire    [15:0]  dig_test_din_21 ;
wire    [15:0]  dig_test_din_22 ;
wire    [15:0]  dig_test_din_23 ;
wire    [15:0]  dig_test_din_24 ;
wire    [15:0]  dig_test_din_25 ;
wire    [15:0]  dig_test_din_26 ;
wire    [15:0]  dig_test_din_27 ;
wire    [15:0]  dig_test_din_28 ;
wire    [15:0]  dig_test_din_29 ;
wire    [15:0]  dig_test_din_30 ;
wire    [15:0]  dig_test_din_31 ;

reg    [15:0] dig_test_dout;

always @(*)
   case( reg_testbus_sel_hi[5:0] )
      6'd0:   dig_test_dout = dig_test_din_0 ;
      6'd1:   dig_test_dout = dig_test_din_1 ;
      6'd2:   dig_test_dout = dig_test_din_2 ;
      6'd3:   dig_test_dout = dig_test_din_3 ;
      6'd4:   dig_test_dout = dig_test_din_4 ;
      6'd5:   dig_test_dout = dig_test_din_5 ;
      6'd6:   dig_test_dout = dig_test_din_6 ;
      6'd7:   dig_test_dout = dig_test_din_7 ;
      6'd8:   dig_test_dout = dig_test_din_8 ;
      6'd9:   dig_test_dout = dig_test_din_9 ;
      6'd10:  dig_test_dout = dig_test_din_10 ;
      6'd11:  dig_test_dout = dig_test_din_11 ;
      6'd12:  dig_test_dout = dig_test_din_12 ;
      6'd13:  dig_test_dout = dig_test_din_13 ;
      6'd14:  dig_test_dout = dig_test_din_14 ;
      6'd15:  dig_test_dout = dig_test_din_15 ;
      6'd16:  dig_test_dout = dig_test_din_16 ;
      6'd17:  dig_test_dout = dig_test_din_17 ;
      6'd18:  dig_test_dout = dig_test_din_18 ;
      6'd19:  dig_test_dout = dig_test_din_19 ;
      6'd20:  dig_test_dout = dig_test_din_20 ;
      6'd21:  dig_test_dout = dig_test_din_21 ;
      6'd22:  dig_test_dout = dig_test_din_22 ;
      6'd23:  dig_test_dout = dig_test_din_23 ;
      6'd24:  dig_test_dout = dig_test_din_24 ;
      6'd25:  dig_test_dout = dig_test_din_25 ;
      6'd26:  dig_test_dout = dig_test_din_26 ;
      6'd27:  dig_test_dout = dig_test_din_27 ;
      6'd28:  dig_test_dout = dig_test_din_28 ;
      6'd29:  dig_test_dout = dig_test_din_29 ;
      6'd30:  dig_test_dout = dig_test_din_30 ;
      6'd31:  dig_test_dout = dig_test_din_31 ;
    default:  dig_test_dout = 16'h0;
   endcase




assign dig_test_din_0  = 16'haa55;
assign dig_test_din_1  = mon_value1 [15:0];
assign dig_test_din_2  = mon_value2 [15:0];
assign dig_test_din_3  = mon_value3 [15:0];
assign dig_test_din_4  = mon_value4 [15:0];
assign dig_test_din_5  = mon_value5 [15:0];
assign dig_test_din_6  = mon_value6 [15:0];
assign dig_test_din_7  = mon_value7 [15:0];
assign dig_test_din_8  = mon_value8 [15:0];
assign dig_test_din_9  = mon_value9 [15:0];
assign dig_test_din_10 = mon_value10[15:0];
assign dig_test_din_11 = mon_value11[15:0];
assign dig_test_din_12 = mon_value12[15:0];
assign dig_test_din_13 = mon_value13[15:0];
assign dig_test_din_14 = mon_value14[15:0];
assign dig_test_din_15 = mon_value15[15:0];
assign dig_test_din_16 = mon_value16[15:0];
assign dig_test_din_17 = mon_value17[15:0];
assign dig_test_din_18 = mon_value18[15:0];
assign dig_test_din_19 = mon_value19[15:0];
assign dig_test_din_20 = mon_value20[15:0];
assign dig_test_din_21 = mon_value21[15:0];
assign dig_test_din_22 = mon_value22[15:0];
assign dig_test_din_23 = mon_value23[15:0];
assign dig_test_din_24 = mon_value24[15:0];
assign dig_test_din_25 = mon_value25[15:0];
assign dig_test_din_26 = mon_value26[15:0];
assign dig_test_din_27 = mon_value27[15:0];
assign dig_test_din_28 = mon_value28[15:0];
assign dig_test_din_29 = mon_value29[15:0];
assign dig_test_din_30 = mon_value30[15:0];
assign dig_test_din_31 = mon_value31[15:0];

assign   dig_test_dout_lane[15:0] =  dig_test_dout[15:0] ;
//assign   dig_test_dout_lane[15:8] =  dig_test_dout[15:8] ;
//assign   dig_test_dout_lane[7:0] =  reg_testbus_hi8bsel_8bmode ? dig_test_dout[15:8] : dig_test_dout[7:0] ;




endmodule

---_FILE_END_---
---_PATH_START_---as6d_app_mon_top.v---_PATH_END_---
module        as6d_app_mon_top  (/*AUTOARG*/
   // Outputs
   reg_rd_dig_test_bus, PIN_DIG_TEST_BUS,
   // Inputs
   reg_testbus_sel_swap, reg_testbus_sel_order1,
   reg_testbus_sel_order0, reg_testbus_sel_lo1, reg_testbus_sel_lo0,
   reg_testbus_sel_hi1, reg_testbus_sel_hi0,
   reg_testbus_hi8bsel_8bmode, cpu_interface_resetn,
   cpu_interface_clk, video_loss0, ack0, line_end0,
   cnt_line_end_rd_side0, fifo_rd_ctrl_cs0, fs_detect_pipe0,
   up_state_video_pipe0, pipe2sch_video_data_vld0,
   video_data_afifo_double_err0, video_data_afifo_empty0,
   video_data_afifo_full0, video_data_afifo_ovf_int0,
   video_data_afifo_prog_empty0, video_data_afifo_prog_full0,
   video_data_afifo_single_err0, video_data_afifo_udf_int0,
   video_data_fwft_fifo_double_err0, video_data_fwft_fifo_empty0,
   video_data_fwft_fifo_full0, video_data_fwft_fifo_ovf_int0,
   video_data_fwft_fifo_prog_full0, video_data_fwft_fifo_single_err0,
   video_data_fwft_fifo_udf_int0, empty_vld_pipe0_aggregator0,
   empty_vld_pipe0_aggregator1, empty_vld_pipe0_aggregator2,
   empty_vld_pipe0_aggregator3, video_loss1, ack1, line_end1,
   cnt_line_end_rd_side1, fifo_rd_ctrl_cs1, fs_detect_pipe1,
   up_state_video_pipe1, pipe2sch_video_data_vld1,
   video_data_afifo_double_err1, video_data_afifo_empty1,
   video_data_afifo_full1, video_data_afifo_ovf_int1,
   video_data_afifo_prog_empty1, video_data_afifo_prog_full1,
   video_data_afifo_single_err1, video_data_afifo_udf_int1,
   video_data_fwft_fifo_double_err1, video_data_fwft_fifo_empty1,
   video_data_fwft_fifo_full1, video_data_fwft_fifo_ovf_int1,
   video_data_fwft_fifo_prog_full1, video_data_fwft_fifo_single_err1,
   video_data_fwft_fifo_udf_int1, empty_vld_pipe1_aggregator0,
   empty_vld_pipe1_aggregator1, empty_vld_pipe1_aggregator2,
   empty_vld_pipe1_aggregator3, video_loss2, ack2, line_end2,
   cnt_line_end_rd_side2, fifo_rd_ctrl_cs2, fs_detect_pipe2,
   up_state_video_pipe2, pipe2sch_video_data_vld2,
   video_data_afifo_double_err2, video_data_afifo_empty2,
   video_data_afifo_full2, video_data_afifo_ovf_int2,
   video_data_afifo_prog_empty2, video_data_afifo_prog_full2,
   video_data_afifo_single_err2, video_data_afifo_udf_int2,
   video_data_fwft_fifo_double_err2, video_data_fwft_fifo_empty2,
   video_data_fwft_fifo_full2, video_data_fwft_fifo_ovf_int2,
   video_data_fwft_fifo_prog_full2, video_data_fwft_fifo_single_err2,
   video_data_fwft_fifo_udf_int2, empty_vld_pipe2_aggregator0,
   empty_vld_pipe2_aggregator1, empty_vld_pipe2_aggregator2,
   empty_vld_pipe2_aggregator3, video_loss3, ack3, line_end3,
   cnt_line_end_rd_side3, fifo_rd_ctrl_cs3, fs_detect_pipe3,
   up_state_video_pipe3, pipe2sch_video_data_vld3,
   video_data_afifo_double_err3, video_data_afifo_empty3,
   video_data_afifo_full3, video_data_afifo_ovf_int3,
   video_data_afifo_prog_empty3, video_data_afifo_prog_full3,
   video_data_afifo_single_err3, video_data_afifo_udf_int3,
   video_data_fwft_fifo_double_err3, video_data_fwft_fifo_empty3,
   video_data_fwft_fifo_full3, video_data_fwft_fifo_ovf_int3,
   video_data_fwft_fifo_prog_full3, video_data_fwft_fifo_single_err3,
   video_data_fwft_fifo_udf_int3, empty_vld_pipe3_aggregator0,
   empty_vld_pipe3_aggregator1, empty_vld_pipe3_aggregator2,
   empty_vld_pipe3_aggregator3, video_loss4, ack4, line_end4,
   cnt_line_end_rd_side4, fifo_rd_ctrl_cs4, fs_detect_pipe4,
   up_state_video_pipe4, pipe2sch_video_data_vld4,
   video_data_afifo_double_err4, video_data_afifo_empty4,
   video_data_afifo_full4, video_data_afifo_ovf_int4,
   video_data_afifo_prog_empty4, video_data_afifo_prog_full4,
   video_data_afifo_single_err4, video_data_afifo_udf_int4,
   video_data_fwft_fifo_double_err4, video_data_fwft_fifo_empty4,
   video_data_fwft_fifo_full4, video_data_fwft_fifo_ovf_int4,
   video_data_fwft_fifo_prog_full4, video_data_fwft_fifo_single_err4,
   video_data_fwft_fifo_udf_int4, empty_vld_pipe4_aggregator0,
   empty_vld_pipe4_aggregator1, empty_vld_pipe4_aggregator2,
   empty_vld_pipe4_aggregator3, video_loss5, ack5, line_end5,
   cnt_line_end_rd_side5, fifo_rd_ctrl_cs5, fs_detect_pipe5,
   up_state_video_pipe5, pipe2sch_video_data_vld5,
   video_data_afifo_double_err5, video_data_afifo_empty5,
   video_data_afifo_full5, video_data_afifo_ovf_int5,
   video_data_afifo_prog_empty5, video_data_afifo_prog_full5,
   video_data_afifo_single_err5, video_data_afifo_udf_int5,
   video_data_fwft_fifo_double_err5, video_data_fwft_fifo_empty5,
   video_data_fwft_fifo_full5, video_data_fwft_fifo_ovf_int5,
   video_data_fwft_fifo_prog_full5, video_data_fwft_fifo_single_err5,
   video_data_fwft_fifo_udf_int5, empty_vld_pipe5_aggregator0,
   empty_vld_pipe5_aggregator1, empty_vld_pipe5_aggregator2,
   empty_vld_pipe5_aggregator3, video_loss6, ack6, line_end6,
   cnt_line_end_rd_side6, fifo_rd_ctrl_cs6, fs_detect_pipe6,
   up_state_video_pipe6, pipe2sch_video_data_vld6,
   video_data_afifo_double_err6, video_data_afifo_empty6,
   video_data_afifo_full6, video_data_afifo_ovf_int6,
   video_data_afifo_prog_empty6, video_data_afifo_prog_full6,
   video_data_afifo_single_err6, video_data_afifo_udf_int6,
   video_data_fwft_fifo_double_err6, video_data_fwft_fifo_empty6,
   video_data_fwft_fifo_full6, video_data_fwft_fifo_ovf_int6,
   video_data_fwft_fifo_prog_full6, video_data_fwft_fifo_single_err6,
   video_data_fwft_fifo_udf_int6, empty_vld_pipe6_aggregator0,
   empty_vld_pipe6_aggregator1, empty_vld_pipe6_aggregator2,
   empty_vld_pipe6_aggregator3, video_loss7, ack7, line_end7,
   cnt_line_end_rd_side7, fifo_rd_ctrl_cs7, fs_detect_pipe7,
   up_state_video_pipe7, pipe2sch_video_data_vld7,
   video_data_afifo_double_err7, video_data_afifo_empty7,
   video_data_afifo_full7, video_data_afifo_ovf_int7,
   video_data_afifo_prog_empty7, video_data_afifo_prog_full7,
   video_data_afifo_single_err7, video_data_afifo_udf_int7,
   video_data_fwft_fifo_double_err7, video_data_fwft_fifo_empty7,
   video_data_fwft_fifo_full7, video_data_fwft_fifo_ovf_int7,
   video_data_fwft_fifo_prog_full7, video_data_fwft_fifo_single_err7,
   video_data_fwft_fifo_udf_int7, empty_vld_pipe7_aggregator0,
   empty_vld_pipe7_aggregator1, empty_vld_pipe7_aggregator2,
   empty_vld_pipe7_aggregator3, sch0_ack_aggre, sch0_ack_concat,
   sch0_aggre_busy, sch0_cs, sch0_line_end_aggre,
   sch0_line_end_concat, sch0_up_state_aggre, sch0_up_state_concat,
   sch1_ack_aggre, sch1_ack_concat, sch1_aggre_busy, sch1_cs,
   sch1_line_end_aggre, sch1_line_end_concat, sch1_up_state_aggre,
   sch1_up_state_concat, sch2_ack_aggre, sch2_ack_concat,
   sch2_aggre_busy, sch2_cs, sch2_line_end_aggre,
   sch2_line_end_concat, sch2_up_state_aggre, sch2_up_state_concat,
   sch3_ack_aggre, sch3_ack_concat, sch3_aggre_busy, sch3_cs,
   sch3_line_end_aggre, sch3_line_end_concat, sch3_up_state_aggre,
   sch3_up_state_concat, sch2post_video_data_vld0,
   sch2post_video_data_vld1, sch2post_video_data_vld2,
   sch2post_video_data_vld3
   );

/*AUTOINPUT*/
// Beginning of automatic inputs (from unused autoinst inputs)
input			cpu_interface_clk;	// To mon_swp of as6d_app_mon_swp.v
input			cpu_interface_resetn;	// To mon_swp of as6d_app_mon_swp.v
input			reg_testbus_hi8bsel_8bmode;// To mon_swp of as6d_app_mon_swp.v
input [5:0]		reg_testbus_sel_hi0;	// To app_mon_mux_lane0 of as6d_app_mon_mux_lane.v
input [5:0]		reg_testbus_sel_hi1;	// To app_mon_mux_lane1 of as6d_app_mon_mux_lane.v
input [5:0]		reg_testbus_sel_lo0;	// To app_mon_mux_lane0 of as6d_app_mon_mux_lane.v
input [5:0]		reg_testbus_sel_lo1;	// To app_mon_mux_lane1 of as6d_app_mon_mux_lane.v
input [3:0]		reg_testbus_sel_order0;	// To mon_sel0 of as6d_app_mon_sel.v
input [3:0]		reg_testbus_sel_order1;	// To mon_sel1 of as6d_app_mon_sel.v
input [15:0]		reg_testbus_sel_swap;	// To mon_swp of as6d_app_mon_swp.v
// End of automatics
input                               video_loss0                             ;
input                               ack0                                    ;
input                               line_end0                               ;
input [3:0]                         cnt_line_end_rd_side0                   ;
input [2:0]                         fifo_rd_ctrl_cs0                        ;
input                               fs_detect_pipe0                         ;
input                               up_state_video_pipe0                    ;
input                               pipe2sch_video_data_vld0                ;
input                               video_data_afifo_double_err0            ;
input                               video_data_afifo_empty0                 ;
input                               video_data_afifo_full0                  ;
input                               video_data_afifo_ovf_int0               ;
input                               video_data_afifo_prog_empty0            ;
input                               video_data_afifo_prog_full0             ;
input                               video_data_afifo_single_err0            ;
input                               video_data_afifo_udf_int0               ;
input                               video_data_fwft_fifo_double_err0        ;
input                               video_data_fwft_fifo_empty0             ;
input                               video_data_fwft_fifo_full0              ;
input                               video_data_fwft_fifo_ovf_int0           ;
input                               video_data_fwft_fifo_prog_full0         ;
input                               video_data_fwft_fifo_single_err0        ;
input                               video_data_fwft_fifo_udf_int0           ;
input                               empty_vld_pipe0_aggregator0             ;
input                               empty_vld_pipe0_aggregator1             ;
input                               empty_vld_pipe0_aggregator2             ;
input                               empty_vld_pipe0_aggregator3             ;
input                               video_loss1                             ;
input                               ack1                                    ;
input                               line_end1                               ;
input [3:0]                         cnt_line_end_rd_side1                   ;
input [2:0]                         fifo_rd_ctrl_cs1                        ;
input                               fs_detect_pipe1                         ;
input                               up_state_video_pipe1                    ;
input                               pipe2sch_video_data_vld1                ;
input                               video_data_afifo_double_err1            ;
input                               video_data_afifo_empty1                 ;
input                               video_data_afifo_full1                  ;
input                               video_data_afifo_ovf_int1               ;
input                               video_data_afifo_prog_empty1            ;
input                               video_data_afifo_prog_full1             ;
input                               video_data_afifo_single_err1            ;
input                               video_data_afifo_udf_int1               ;
input                               video_data_fwft_fifo_double_err1        ;
input                               video_data_fwft_fifo_empty1             ;
input                               video_data_fwft_fifo_full1              ;
input                               video_data_fwft_fifo_ovf_int1           ;
input                               video_data_fwft_fifo_prog_full1         ;
input                               video_data_fwft_fifo_single_err1        ;
input                               video_data_fwft_fifo_udf_int1           ;
input                               empty_vld_pipe1_aggregator0             ;
input                               empty_vld_pipe1_aggregator1             ;
input                               empty_vld_pipe1_aggregator2             ;
input                               empty_vld_pipe1_aggregator3             ;
input                               video_loss2                             ;
input                               ack2                                    ;
input                               line_end2                               ;
input [3:0]                         cnt_line_end_rd_side2                   ;
input [2:0]                         fifo_rd_ctrl_cs2                        ;
input                               fs_detect_pipe2                         ;
input                               up_state_video_pipe2                    ;
input                               pipe2sch_video_data_vld2                ;
input                               video_data_afifo_double_err2            ;
input                               video_data_afifo_empty2                 ;
input                               video_data_afifo_full2                  ;
input                               video_data_afifo_ovf_int2               ;
input                               video_data_afifo_prog_empty2            ;
input                               video_data_afifo_prog_full2             ;
input                               video_data_afifo_single_err2            ;
input                               video_data_afifo_udf_int2               ;
input                               video_data_fwft_fifo_double_err2        ;
input                               video_data_fwft_fifo_empty2             ;
input                               video_data_fwft_fifo_full2              ;
input                               video_data_fwft_fifo_ovf_int2           ;
input                               video_data_fwft_fifo_prog_full2         ;
input                               video_data_fwft_fifo_single_err2        ;
input                               video_data_fwft_fifo_udf_int2           ;
input                               empty_vld_pipe2_aggregator0             ;
input                               empty_vld_pipe2_aggregator1             ;
input                               empty_vld_pipe2_aggregator2             ;
input                               empty_vld_pipe2_aggregator3             ;
input                               video_loss3                             ;
input                               ack3                                    ;
input                               line_end3                               ;
input [3:0]                         cnt_line_end_rd_side3                   ;
input [2:0]                         fifo_rd_ctrl_cs3                        ;
input                               fs_detect_pipe3                         ;
input                               up_state_video_pipe3                    ;
input                               pipe2sch_video_data_vld3                ;
input                               video_data_afifo_double_err3            ;
input                               video_data_afifo_empty3                 ;
input                               video_data_afifo_full3                  ;
input                               video_data_afifo_ovf_int3               ;
input                               video_data_afifo_prog_empty3            ;
input                               video_data_afifo_prog_full3             ;
input                               video_data_afifo_single_err3            ;
input                               video_data_afifo_udf_int3               ;
input                               video_data_fwft_fifo_double_err3        ;
input                               video_data_fwft_fifo_empty3             ;
input                               video_data_fwft_fifo_full3              ;
input                               video_data_fwft_fifo_ovf_int3           ;
input                               video_data_fwft_fifo_prog_full3         ;
input                               video_data_fwft_fifo_single_err3        ;
input                               video_data_fwft_fifo_udf_int3           ;
input                               empty_vld_pipe3_aggregator0             ;
input                               empty_vld_pipe3_aggregator1             ;
input                               empty_vld_pipe3_aggregator2             ;
input                               empty_vld_pipe3_aggregator3             ;
input                               video_loss4                             ;
input                               ack4                                    ;
input                               line_end4                               ;
input [3:0]                         cnt_line_end_rd_side4                   ;
input [2:0]                         fifo_rd_ctrl_cs4                        ;
input                               fs_detect_pipe4                         ;
input                               up_state_video_pipe4                    ;
input                               pipe2sch_video_data_vld4                ;
input                               video_data_afifo_double_err4            ;
input                               video_data_afifo_empty4                 ;
input                               video_data_afifo_full4                  ;
input                               video_data_afifo_ovf_int4               ;
input                               video_data_afifo_prog_empty4            ;
input                               video_data_afifo_prog_full4             ;
input                               video_data_afifo_single_err4            ;
input                               video_data_afifo_udf_int4               ;
input                               video_data_fwft_fifo_double_err4        ;
input                               video_data_fwft_fifo_empty4             ;
input                               video_data_fwft_fifo_full4              ;
input                               video_data_fwft_fifo_ovf_int4           ;
input                               video_data_fwft_fifo_prog_full4         ;
input                               video_data_fwft_fifo_single_err4        ;
input                               video_data_fwft_fifo_udf_int4           ;
input                               empty_vld_pipe4_aggregator0             ;
input                               empty_vld_pipe4_aggregator1             ;
input                               empty_vld_pipe4_aggregator2             ;
input                               empty_vld_pipe4_aggregator3             ;
input                               video_loss5                             ;
input                               ack5                                    ;
input                               line_end5                               ;
input [3:0]                         cnt_line_end_rd_side5                   ;
input [2:0]                         fifo_rd_ctrl_cs5                        ;
input                               fs_detect_pipe5                         ;
input                               up_state_video_pipe5                    ;
input                               pipe2sch_video_data_vld5                ;
input                               video_data_afifo_double_err5            ;
input                               video_data_afifo_empty5                 ;
input                               video_data_afifo_full5                  ;
input                               video_data_afifo_ovf_int5               ;
input                               video_data_afifo_prog_empty5            ;
input                               video_data_afifo_prog_full5             ;
input                               video_data_afifo_single_err5            ;
input                               video_data_afifo_udf_int5               ;
input                               video_data_fwft_fifo_double_err5        ;
input                               video_data_fwft_fifo_empty5             ;
input                               video_data_fwft_fifo_full5              ;
input                               video_data_fwft_fifo_ovf_int5           ;
input                               video_data_fwft_fifo_prog_full5         ;
input                               video_data_fwft_fifo_single_err5        ;
input                               video_data_fwft_fifo_udf_int5           ;
input                               empty_vld_pipe5_aggregator0             ;
input                               empty_vld_pipe5_aggregator1             ;
input                               empty_vld_pipe5_aggregator2             ;
input                               empty_vld_pipe5_aggregator3             ;
input                               video_loss6                             ;
input                               ack6                                    ;
input                               line_end6                               ;
input [3:0]                         cnt_line_end_rd_side6                   ;
input [2:0]                         fifo_rd_ctrl_cs6                        ;
input                               fs_detect_pipe6                         ;
input                               up_state_video_pipe6                    ;
input                               pipe2sch_video_data_vld6                ;
input                               video_data_afifo_double_err6            ;
input                               video_data_afifo_empty6                 ;
input                               video_data_afifo_full6                  ;
input                               video_data_afifo_ovf_int6               ;
input                               video_data_afifo_prog_empty6            ;
input                               video_data_afifo_prog_full6             ;
input                               video_data_afifo_single_err6            ;
input                               video_data_afifo_udf_int6               ;
input                               video_data_fwft_fifo_double_err6        ;
input                               video_data_fwft_fifo_empty6             ;
input                               video_data_fwft_fifo_full6              ;
input                               video_data_fwft_fifo_ovf_int6           ;
input                               video_data_fwft_fifo_prog_full6         ;
input                               video_data_fwft_fifo_single_err6        ;
input                               video_data_fwft_fifo_udf_int6           ;
input                               empty_vld_pipe6_aggregator0             ;
input                               empty_vld_pipe6_aggregator1             ;
input                               empty_vld_pipe6_aggregator2             ;
input                               empty_vld_pipe6_aggregator3             ;
input                               video_loss7                             ;
input                               ack7                                    ;
input                               line_end7                               ;
input [3:0]                         cnt_line_end_rd_side7                   ;
input [2:0]                         fifo_rd_ctrl_cs7                        ;
input                               fs_detect_pipe7                         ;
input                               up_state_video_pipe7                    ;
input                               pipe2sch_video_data_vld7                ;
input                               video_data_afifo_double_err7            ;
input                               video_data_afifo_empty7                 ;
input                               video_data_afifo_full7                  ;
input                               video_data_afifo_ovf_int7               ;
input                               video_data_afifo_prog_empty7            ;
input                               video_data_afifo_prog_full7             ;
input                               video_data_afifo_single_err7            ;
input                               video_data_afifo_udf_int7               ;
input                               video_data_fwft_fifo_double_err7        ;
input                               video_data_fwft_fifo_empty7             ;
input                               video_data_fwft_fifo_full7              ;
input                               video_data_fwft_fifo_ovf_int7           ;
input                               video_data_fwft_fifo_prog_full7         ;
input                               video_data_fwft_fifo_single_err7        ;
input                               video_data_fwft_fifo_udf_int7           ;
input                               empty_vld_pipe7_aggregator0             ;
input                               empty_vld_pipe7_aggregator1             ;
input                               empty_vld_pipe7_aggregator2             ;
input                               empty_vld_pipe7_aggregator3             ;

input [7:0]                         sch0_ack_aggre                          ;
input [3:0]                         sch0_ack_concat                         ;
input                               sch0_aggre_busy                         ;
input [3:0]                         sch0_cs                                 ;
input [7:0]                         sch0_line_end_aggre                     ;
input [3:0]                         sch0_line_end_concat                    ;
input [7:0]                         sch0_up_state_aggre                     ;
input [3:0]                         sch0_up_state_concat                    ;
input [7:0]                         sch1_ack_aggre                          ;
input [3:0]                         sch1_ack_concat                         ;
input                               sch1_aggre_busy                         ;
input [3:0]                         sch1_cs                                 ;
input [7:0]                         sch1_line_end_aggre                     ;
input [3:0]                         sch1_line_end_concat                    ;
input [7:0]                         sch1_up_state_aggre                     ;
input [3:0]                         sch1_up_state_concat                    ;
input [7:0]                         sch2_ack_aggre                          ;
input [3:0]                         sch2_ack_concat                         ;
input                               sch2_aggre_busy                         ;
input [3:0]                         sch2_cs                                 ;
input [7:0]                         sch2_line_end_aggre                     ;
input [3:0]                         sch2_line_end_concat                    ;
input [7:0]                         sch2_up_state_aggre                     ;
input [3:0]                         sch2_up_state_concat                    ;
input [7:0]                         sch3_ack_aggre                          ;
input [3:0]                         sch3_ack_concat                         ;
input                               sch3_aggre_busy                         ;
input [3:0]                         sch3_cs                                 ;
input [7:0]                         sch3_line_end_aggre                     ;
input [3:0]                         sch3_line_end_concat                    ;
input [7:0]                         sch3_up_state_aggre                     ;
input [3:0]                         sch3_up_state_concat                    ;
input                               sch2post_video_data_vld0                ;
input                               sch2post_video_data_vld1                ;
input                               sch2post_video_data_vld2                ;
input                               sch2post_video_data_vld3                ;
/*AUTOOUTPUT*/
// Beginning of automatic outputs (from unused autoinst outputs)
output [15:0]		PIN_DIG_TEST_BUS;	// From mon_swp of as6d_app_mon_swp.v
output [15:0]		reg_rd_dig_test_bus;	// From mon_swp of as6d_app_mon_swp.v
// End of automatics


/*AUTOWIRE*/
// Beginning of automatic wires (for undeclared instantiated-module outputs)
wire [15:0]		dig_test_dout0;		// From mon_sel0 of as6d_app_mon_sel.v
wire [15:0]		dig_test_dout0_lane0;	// From app_mon_mux_lane0 of as6d_app_mon_mux_lane.v
wire [15:0]		dig_test_dout1;		// From mon_sel1 of as6d_app_mon_sel.v
wire [15:0]		dig_test_dout1_lane0;	// From app_mon_mux_lane1 of as6d_app_mon_mux_lane.v
// End of automatics
wire    [15:0]    video_pipe_mon_bus0_lane0    ;    
wire    [15:0]    video_pipe_mon_bus1_lane0    ;    
wire    [15:0]    video_pipe_mon_bus0_lane1    ;    
wire    [15:0]    video_pipe_mon_bus1_lane1    ;    
wire    [15:0]    video_pipe_mon_bus0_lane2    ;    
wire    [15:0]    video_pipe_mon_bus1_lane2    ;    
wire    [15:0]    video_pipe_mon_bus0_lane3    ;    
wire    [15:0]    video_pipe_mon_bus1_lane3    ;    
wire    [15:0]    video_pipe_mon_bus0_lane4    ;    
wire    [15:0]    video_pipe_mon_bus1_lane4    ;    
wire    [15:0]    video_pipe_mon_bus0_lane5    ;    
wire    [15:0]    video_pipe_mon_bus1_lane5    ;    
wire    [15:0]    video_pipe_mon_bus0_lane6    ;    
wire    [15:0]    video_pipe_mon_bus1_lane6    ;    
wire    [15:0]    video_pipe_mon_bus0_lane7    ;    
wire    [15:0]    video_pipe_mon_bus1_lane7    ;    

wire    [15:0]    sch_mon_bus0_aggregator0    ;    
wire    [15:0]    sch_mon_bus1_aggregator0    ;    
wire    [15:0]    sch_mon_bus2_aggregator0    ;    
wire    [15:0]    sch_mon_bus0_aggregator1    ;    
wire    [15:0]    sch_mon_bus1_aggregator1    ;    
wire    [15:0]    sch_mon_bus2_aggregator1    ;    
wire    [15:0]    sch_mon_bus0_aggregator2    ;    
wire    [15:0]    sch_mon_bus1_aggregator2    ;    
wire    [15:0]    sch_mon_bus2_aggregator2    ;    
wire    [15:0]    sch_mon_bus0_aggregator3    ;    
wire    [15:0]    sch_mon_bus1_aggregator3    ;    
wire    [15:0]    sch_mon_bus2_aggregator3    ;    

assign    video_pipe_mon_bus0_lane0    =   {video_loss0,ack0,line_end0,cnt_line_end_rd_side0,fifo_rd_ctrl_cs0,fs_detect_pipe0,up_state_video_pipe0,pipe2sch_video_data_vld0,3'd0};
assign    video_pipe_mon_bus1_lane0    =   {video_data_afifo_single_err0,video_data_afifo_double_err0,video_data_afifo_ovf_int0,video_data_afifo_udf_int0,video_data_afifo_full0,video_data_afifo_empty0,video_data_afifo_prog_full0,video_data_afifo_prog_empty0,
                                            video_data_fwft_fifo_single_err0 ,video_data_fwft_fifo_double_err0 ,video_data_fwft_fifo_ovf_int0 ,video_data_fwft_fifo_udf_int0 ,video_data_fwft_fifo_full0 ,video_data_fwft_fifo_empty0 ,video_data_fwft_fifo_prog_full0 ,1'd1};

assign    video_pipe_mon_bus0_lane1    =   {video_loss1,ack1,line_end1,cnt_line_end_rd_side1,fifo_rd_ctrl_cs1,fs_detect_pipe1,up_state_video_pipe1,pipe2sch_video_data_vld0,3'd0};
assign    video_pipe_mon_bus1_lane1    =   {video_data_afifo_single_err1,video_data_afifo_double_err1,video_data_afifo_ovf_int1,video_data_afifo_udf_int1,video_data_afifo_full1,video_data_afifo_empty1,video_data_afifo_prog_full1,video_data_afifo_prog_empty1,
                                            video_data_fwft_fifo_single_err1 ,video_data_fwft_fifo_double_err1 ,video_data_fwft_fifo_ovf_int1 ,video_data_fwft_fifo_udf_int1 ,video_data_fwft_fifo_full1 ,video_data_fwft_fifo_empty1 ,video_data_fwft_fifo_prog_full1 ,1'd1};

assign    video_pipe_mon_bus0_lane2    =   {video_loss2,ack2,line_end2,cnt_line_end_rd_side2,fifo_rd_ctrl_cs2,fs_detect_pipe2,up_state_video_pipe2,pipe2sch_video_data_vld0,3'd0};
assign    video_pipe_mon_bus1_lane2    =   {video_data_afifo_single_err2,video_data_afifo_double_err2,video_data_afifo_ovf_int2,video_data_afifo_udf_int2,video_data_afifo_full2,video_data_afifo_empty2,video_data_afifo_prog_full2,video_data_afifo_prog_empty2,
                                            video_data_fwft_fifo_single_err2 ,video_data_fwft_fifo_double_err2 ,video_data_fwft_fifo_ovf_int2 ,video_data_fwft_fifo_udf_int2 ,video_data_fwft_fifo_full2 ,video_data_fwft_fifo_empty2 ,video_data_fwft_fifo_prog_full2 ,1'd1};

assign    video_pipe_mon_bus0_lane3    =   {video_loss3,ack3,line_end3,cnt_line_end_rd_side3,fifo_rd_ctrl_cs3,fs_detect_pipe3,up_state_video_pipe3,pipe2sch_video_data_vld0,3'd0};
assign    video_pipe_mon_bus1_lane3    =   {video_data_afifo_single_err3,video_data_afifo_double_err3,video_data_afifo_ovf_int3,video_data_afifo_udf_int3,video_data_afifo_full3,video_data_afifo_empty3,video_data_afifo_prog_full3,video_data_afifo_prog_empty3,
                                            video_data_fwft_fifo_single_err3 ,video_data_fwft_fifo_double_err3 ,video_data_fwft_fifo_ovf_int3 ,video_data_fwft_fifo_udf_int3 ,video_data_fwft_fifo_full3 ,video_data_fwft_fifo_empty3 ,video_data_fwft_fifo_prog_full3 ,1'd1};

assign    video_pipe_mon_bus0_lane4    =   {video_loss4,ack4,line_end4,cnt_line_end_rd_side4,fifo_rd_ctrl_cs4,fs_detect_pipe4,up_state_video_pipe4,pipe2sch_video_data_vld4,3'd0};
assign    video_pipe_mon_bus1_lane4    =   {video_data_afifo_single_err4,video_data_afifo_double_err4,video_data_afifo_ovf_int4,video_data_afifo_udf_int4,video_data_afifo_full4,video_data_afifo_empty4,video_data_afifo_prog_full4,video_data_afifo_prog_empty4,
                                            video_data_fwft_fifo_single_err4 ,video_data_fwft_fifo_double_err4 ,video_data_fwft_fifo_ovf_int4 ,video_data_fwft_fifo_udf_int4 ,video_data_fwft_fifo_full4 ,video_data_fwft_fifo_empty4 ,video_data_fwft_fifo_prog_full4 ,1'd1};

assign    video_pipe_mon_bus0_lane5    =   {video_loss5,ack5,line_end5,cnt_line_end_rd_side5,fifo_rd_ctrl_cs5,fs_detect_pipe5,up_state_video_pipe5,pipe2sch_video_data_vld5,3'd0};
assign    video_pipe_mon_bus1_lane5    =   {video_data_afifo_single_err5,video_data_afifo_double_err5,video_data_afifo_ovf_int5,video_data_afifo_udf_int5,video_data_afifo_full5,video_data_afifo_empty5,video_data_afifo_prog_full5,video_data_afifo_prog_empty5,
                                            video_data_fwft_fifo_single_err5 ,video_data_fwft_fifo_double_err5 ,video_data_fwft_fifo_ovf_int5 ,video_data_fwft_fifo_udf_int5 ,video_data_fwft_fifo_full5 ,video_data_fwft_fifo_empty5 ,video_data_fwft_fifo_prog_full5 ,1'd1};

assign    video_pipe_mon_bus0_lane6    =   {video_loss6,ack6,line_end6,cnt_line_end_rd_side6,fifo_rd_ctrl_cs6,fs_detect_pipe6,up_state_video_pipe6,pipe2sch_video_data_vld6,3'd0};
assign    video_pipe_mon_bus1_lane6    =   {video_data_afifo_single_err6,video_data_afifo_double_err6,video_data_afifo_ovf_int6,video_data_afifo_udf_int6,video_data_afifo_full6,video_data_afifo_empty6,video_data_afifo_prog_full6,video_data_afifo_prog_empty6,
                                            video_data_fwft_fifo_single_err6 ,video_data_fwft_fifo_double_err6 ,video_data_fwft_fifo_ovf_int6 ,video_data_fwft_fifo_udf_int6 ,video_data_fwft_fifo_full6 ,video_data_fwft_fifo_empty6 ,video_data_fwft_fifo_prog_full6 ,1'd1};

assign    video_pipe_mon_bus0_lane7    =   {video_loss7,ack7,line_end7,cnt_line_end_rd_side7,fifo_rd_ctrl_cs7,fs_detect_pipe7,up_state_video_pipe7,pipe2sch_video_data_vld7,3'd0};
assign    video_pipe_mon_bus1_lane7    =   {video_data_afifo_single_err7,video_data_afifo_double_err7,video_data_afifo_ovf_int7,video_data_afifo_udf_int7,video_data_afifo_full7,video_data_afifo_empty7,video_data_afifo_prog_full7,video_data_afifo_prog_empty7,
                                            video_data_fwft_fifo_single_err7 ,video_data_fwft_fifo_double_err7 ,video_data_fwft_fifo_ovf_int7 ,video_data_fwft_fifo_udf_int7 ,video_data_fwft_fifo_full7 ,video_data_fwft_fifo_empty7 ,video_data_fwft_fifo_prog_full7 ,1'd1};

assign    sch_mon_bus0_aggregator0    =    {empty_vld_pipe0_aggregator0,empty_vld_pipe1_aggregator0,empty_vld_pipe2_aggregator0,empty_vld_pipe3_aggregator0,empty_vld_pipe4_aggregator0,empty_vld_pipe5_aggregator0,empty_vld_pipe6_aggregator0,empty_vld_pipe7_aggregator0,sch0_up_state_aggre};    
assign    sch_mon_bus1_aggregator0    =    {sch0_cs,sch0_up_state_concat,sch1_ack_concat,sch0_line_end_concat};                                                                                                                                                                                
assign    sch_mon_bus2_aggregator0    =    {sch2post_video_data_vld0};                                                                                                                                                                                                                         
                                                                                                                                                                                                                                                                                               
assign    sch_mon_bus0_aggregator1    =    {empty_vld_pipe0_aggregator1,empty_vld_pipe1_aggregator1,empty_vld_pipe2_aggregator1,empty_vld_pipe3_aggregator1,empty_vld_pipe4_aggregator1,empty_vld_pipe5_aggregator1,empty_vld_pipe6_aggregator1,empty_vld_pipe7_aggregator1,sch1_up_state_aggre};        
assign    sch_mon_bus1_aggregator1    =    {sch1_cs,sch1_up_state_concat,sch1_ack_concat,sch1_line_end_concat};                                                                                                                                                                                                     
assign    sch_mon_bus2_aggregator1    =    {sch2post_video_data_vld1};                                                                                                                                                                                                                         
                                                                                                                                                                                                                                                                                               
assign    sch_mon_bus0_aggregator2    =    {empty_vld_pipe0_aggregator2,empty_vld_pipe1_aggregator2,empty_vld_pipe2_aggregator2,empty_vld_pipe3_aggregator2,empty_vld_pipe4_aggregator2,empty_vld_pipe5_aggregator2,empty_vld_pipe6_aggregator2,empty_vld_pipe7_aggregator2,sch2_up_state_aggre};        
assign    sch_mon_bus1_aggregator2    =    {sch2_cs,sch2_up_state_concat,sch1_ack_concat,sch2_line_end_concat};                                                                                                                                                                                                     
assign    sch_mon_bus2_aggregator2    =    {sch2post_video_data_vld2};                                                                                                                                                                                                                         
                                                                                                                                                                                                                                                                                               
assign    sch_mon_bus0_aggregator3    =    {empty_vld_pipe0_aggregator3,empty_vld_pipe1_aggregator3,empty_vld_pipe2_aggregator3,empty_vld_pipe3_aggregator3,empty_vld_pipe4_aggregator3,empty_vld_pipe5_aggregator3,empty_vld_pipe6_aggregator3,empty_vld_pipe7_aggregator3,sch3_up_state_aggre};        
assign    sch_mon_bus1_aggregator3    =    {sch3_cs,sch3_up_state_concat,sch1_ack_concat,sch3_line_end_concat};                                                                                            
assign    sch_mon_bus2_aggregator3    =    {sch2post_video_data_vld3};    
/* as6d_app_mon_mux_lane AUTO_TEMPLATE (
    .reg_testbus_sel_hi_lane (reg_testbus_sel_hi@_lane[]),
    .dig_test_dout_lane      (dig_test_dout@_lane0[]),
    .pipe_mon_val_lane                   (pipe_mon_val[15:0]),
    .\(reg_testbus_sel.+\)     (\1@[]),
    .mon_value1     (video_pipe_mon_bus0_lane0[]),
    .mon_value2     (video_pipe_mon_bus1_lane0[]),
    .mon_value3     (video_pipe_mon_bus0_lane1[]),
    .mon_value4     (video_pipe_mon_bus1_lane1[]),
    .mon_value5     (video_pipe_mon_bus0_lane2[]),
    .mon_value6     (video_pipe_mon_bus1_lane2[]),
    .mon_value7     (video_pipe_mon_bus0_lane3[]),
    .mon_value8     (video_pipe_mon_bus1_lane3[]),
    .mon_value9     (video_pipe_mon_bus0_lane4[]),
    .mon_value10    (video_pipe_mon_bus1_lane4[]),
    .mon_value11    (video_pipe_mon_bus0_lane5[]),
    .mon_value12    (video_pipe_mon_bus1_lane5[]),
    .mon_value13    (sch_mon_bus0_aggregator0[]),
    .mon_value14    (sch_mon_bus1_aggregator0[]),
    .mon_value15    (sch_mon_bus2_aggregator0[]),
    .mon_value16    (sch_mon_bus0_aggregator1[]),
    .mon_value17    (sch_mon_bus1_aggregator1[]),
    .mon_value18    (sch_mon_bus2_aggregator1[]),
    .mon_value19    (sch_mon_bus0_aggregator2[]),
    .mon_value20    (sch_mon_bus1_aggregator2[]),
    .mon_value21    (sch_mon_bus2_aggregator2[]),
    .mon_value22    (sch_mon_bus0_aggregator3[]),
    .mon_value23    (sch_mon_bus1_aggregator3[]),
    .mon_value24    (sch_mon_bus2_aggregator3[]),
    .mon_value25    (video_pipe_mon_bus0_lane6[]),
    .mon_value26    (video_pipe_mon_bus1_lane6[]),
    .mon_value27    (video_pipe_mon_bus0_lane7[]),
    .mon_value28    (video_pipe_mon_bus1_lane7[]),
    .mon_value\(.*\)(16'd0),
)*/


as6d_app_mon_mux_lane  app_mon_mux_lane0(/*AUTOINST*/
					 // Outputs
					 .dig_test_dout_lane	(dig_test_dout0_lane0[15:0]), // Templated
					 // Inputs
					 .reg_testbus_sel_hi	(reg_testbus_sel_hi0[5:0]), // Templated
					 .reg_testbus_sel_lo	(reg_testbus_sel_lo0[5:0]), // Templated
					 .mon_value1		(video_pipe_mon_bus0_lane0[15:0]), // Templated
					 .mon_value2		(video_pipe_mon_bus1_lane0[15:0]), // Templated
					 .mon_value3		(video_pipe_mon_bus0_lane1[15:0]), // Templated
					 .mon_value4		(video_pipe_mon_bus1_lane1[15:0]), // Templated
					 .mon_value5		(video_pipe_mon_bus0_lane2[15:0]), // Templated
					 .mon_value6		(video_pipe_mon_bus1_lane2[15:0]), // Templated
					 .mon_value7		(video_pipe_mon_bus0_lane3[15:0]), // Templated
					 .mon_value8		(video_pipe_mon_bus1_lane3[15:0]), // Templated
					 .mon_value9		(video_pipe_mon_bus0_lane4[15:0]), // Templated
					 .mon_value10		(video_pipe_mon_bus1_lane4[15:0]), // Templated
					 .mon_value11		(video_pipe_mon_bus0_lane5[15:0]), // Templated
					 .mon_value12		(video_pipe_mon_bus1_lane5[15:0]), // Templated
					 .mon_value13		(sch_mon_bus0_aggregator0[15:0]), // Templated
					 .mon_value14		(sch_mon_bus1_aggregator0[15:0]), // Templated
					 .mon_value15		(sch_mon_bus2_aggregator0[15:0]), // Templated
					 .mon_value16		(sch_mon_bus0_aggregator1[15:0]), // Templated
					 .mon_value17		(sch_mon_bus1_aggregator1[15:0]), // Templated
					 .mon_value18		(sch_mon_bus2_aggregator1[15:0]), // Templated
					 .mon_value19		(sch_mon_bus0_aggregator2[15:0]), // Templated
					 .mon_value20		(sch_mon_bus1_aggregator2[15:0]), // Templated
					 .mon_value21		(sch_mon_bus2_aggregator2[15:0]), // Templated
					 .mon_value22		(sch_mon_bus0_aggregator3[15:0]), // Templated
					 .mon_value23		(sch_mon_bus1_aggregator3[15:0]), // Templated
					 .mon_value24		(sch_mon_bus2_aggregator3[15:0]), // Templated
					 .mon_value25		(video_pipe_mon_bus0_lane6[15:0]), // Templated
					 .mon_value26		(video_pipe_mon_bus1_lane6[15:0]), // Templated
					 .mon_value27		(video_pipe_mon_bus0_lane7[15:0]), // Templated
					 .mon_value28		(video_pipe_mon_bus1_lane7[15:0]), // Templated
					 .mon_value29		(16'd0),	 // Templated
					 .mon_value30		(16'd0),	 // Templated
					 .mon_value31		(16'd0));	 // Templated



as6d_app_mon_mux_lane  app_mon_mux_lane1(/*AUTOINST*/
					 // Outputs
					 .dig_test_dout_lane	(dig_test_dout1_lane0[15:0]), // Templated
					 // Inputs
					 .reg_testbus_sel_hi	(reg_testbus_sel_hi1[5:0]), // Templated
					 .reg_testbus_sel_lo	(reg_testbus_sel_lo1[5:0]), // Templated
					 .mon_value1		(video_pipe_mon_bus0_lane0[15:0]), // Templated
					 .mon_value2		(video_pipe_mon_bus1_lane0[15:0]), // Templated
					 .mon_value3		(video_pipe_mon_bus0_lane1[15:0]), // Templated
					 .mon_value4		(video_pipe_mon_bus1_lane1[15:0]), // Templated
					 .mon_value5		(video_pipe_mon_bus0_lane2[15:0]), // Templated
					 .mon_value6		(video_pipe_mon_bus1_lane2[15:0]), // Templated
					 .mon_value7		(video_pipe_mon_bus0_lane3[15:0]), // Templated
					 .mon_value8		(video_pipe_mon_bus1_lane3[15:0]), // Templated
					 .mon_value9		(video_pipe_mon_bus0_lane4[15:0]), // Templated
					 .mon_value10		(video_pipe_mon_bus1_lane4[15:0]), // Templated
					 .mon_value11		(video_pipe_mon_bus0_lane5[15:0]), // Templated
					 .mon_value12		(video_pipe_mon_bus1_lane5[15:0]), // Templated
					 .mon_value13		(sch_mon_bus0_aggregator0[15:0]), // Templated
					 .mon_value14		(sch_mon_bus1_aggregator0[15:0]), // Templated
					 .mon_value15		(sch_mon_bus2_aggregator0[15:0]), // Templated
					 .mon_value16		(sch_mon_bus0_aggregator1[15:0]), // Templated
					 .mon_value17		(sch_mon_bus1_aggregator1[15:0]), // Templated
					 .mon_value18		(sch_mon_bus2_aggregator1[15:0]), // Templated
					 .mon_value19		(sch_mon_bus0_aggregator2[15:0]), // Templated
					 .mon_value20		(sch_mon_bus1_aggregator2[15:0]), // Templated
					 .mon_value21		(sch_mon_bus2_aggregator2[15:0]), // Templated
					 .mon_value22		(sch_mon_bus0_aggregator3[15:0]), // Templated
					 .mon_value23		(sch_mon_bus1_aggregator3[15:0]), // Templated
					 .mon_value24		(sch_mon_bus2_aggregator3[15:0]), // Templated
					 .mon_value25		(video_pipe_mon_bus0_lane6[15:0]), // Templated
					 .mon_value26		(video_pipe_mon_bus1_lane6[15:0]), // Templated
					 .mon_value27		(video_pipe_mon_bus0_lane7[15:0]), // Templated
					 .mon_value28		(video_pipe_mon_bus1_lane7[15:0]), // Templated
					 .mon_value29		(16'd0),	 // Templated
					 .mon_value30		(16'd0),	 // Templated
					 .mon_value31		(16'd0));	 // Templated




as6d_app_mon_swp  mon_swp (/*AUTOINST*/
			   // Outputs
			   .reg_rd_dig_test_bus	(reg_rd_dig_test_bus[15:0]),
			   .PIN_DIG_TEST_BUS	(PIN_DIG_TEST_BUS[15:0]),
			   // Inputs
			   .reg_testbus_sel_swap(reg_testbus_sel_swap[15:0]),
			   .reg_testbus_hi8bsel_8bmode(reg_testbus_hi8bsel_8bmode),
			   .dig_test_dout0	(dig_test_dout0[15:0]),
			   .dig_test_dout1	(dig_test_dout1[15:0]),
			   .cpu_interface_clk	(cpu_interface_clk),
			   .cpu_interface_resetn(cpu_interface_resetn));




/* as6d_app_mon_sel AUTO_TEMPLATE (
  .reg_testbus_lane_sel\(.*\) (reg_testbus_lane_sel@\1[]),
  .reg_testbus_sel_hi_cmn     (reg_testbus_sel_hi@_cmn[]),
  .reg_testbus_sel_order      (reg_testbus_sel_order@[]),
  .dig_test_dout\(.*\)        (dig_test_dout@\1[]),
  .testbus_lane_sel\(.*\)     (testbus_lane_sel@\1[]),
) */


as6d_app_mon_sel  mon_sel0 (/*AUTOINST*/
			    // Outputs
			    .dig_test_dout	(dig_test_dout0[15:0]), // Templated
			    // Inputs
			    .reg_testbus_sel_order(reg_testbus_sel_order0[3:0]), // Templated
			    .dig_test_dout_lane0(dig_test_dout0_lane0[15:0])); // Templated



as6d_app_mon_sel  mon_sel1 (/*AUTOINST*/
			    // Outputs
			    .dig_test_dout	(dig_test_dout1[15:0]), // Templated
			    // Inputs
			    .reg_testbus_sel_order(reg_testbus_sel_order1[3:0]), // Templated
			    .dig_test_dout_lane0(dig_test_dout1_lane0[15:0])); // Templated



endmodule

---_FILE_END_---
---_PATH_START_---as6d_app_mon_sel.v---_PATH_END_---
module as6d_app_mon_sel (/*AUTOARG*/
   // Outputs
   dig_test_dout,
   // Inputs
   reg_testbus_sel_order, dig_test_dout_lane0
   );

input  [3:0]  reg_testbus_sel_order;

input  [15:0] dig_test_dout_lane0;
output [15:0] dig_test_dout;

//output [3:0]  testbus_lane_sel_out_side_a_cmn;
//output [3:0]  testbus_lane_sel_out_side_b_cmn;


wire   [15:0] dig_test_dout_mux;
reg    [15:0] dig_test_dout;


//MY    always@*
//MY      if(reg_testbus_lane_sel == 4'b00)
//MY        dig_test_dout_lane_sel = dig_test_dout_lane0;
//MY      else
//MY        dig_test_dout_lane_sel = dig_test_dout_lane1;
//MY    
//MY    
//MY    always@*
//MY      if(reg_testbus_pll_lane_sel == 4'b00)
//MY        dig_test_dout_pll_lane_sel = dig_test_dout_pll_lane0;
//MY      else
//MY        dig_test_dout_pll_lane_sel = dig_test_dout_pll_lane0;
//MY    
//MY    
//MY    
//MY    always@*
//MY      case(reg_testbus_sel_hi_cmn)
//MY      6'h0: dig_test_dout_mux = dig_test_dout_lane_sel;
//MY      6'h1: dig_test_dout_mux = dig_test_dout_pll_lane_sel;
//MY      default: dig_test_dout_mux = dig_test_dout_cmn;
//MY      endcase



assign  dig_test_dout_mux = dig_test_dout_lane0;



always@*
  case(reg_testbus_sel_order)
  4'h0: dig_test_dout = dig_test_dout_mux;
  4'h1: dig_test_dout = {dig_test_dout_mux[14:0], dig_test_dout_mux[   15]};
  4'h2: dig_test_dout = {dig_test_dout_mux[13:0], dig_test_dout_mux[15:14]};
  4'h3: dig_test_dout = {dig_test_dout_mux[12:0], dig_test_dout_mux[15:13]};
  4'h4: dig_test_dout = {dig_test_dout_mux[11:0], dig_test_dout_mux[15:12]};
  4'h5: dig_test_dout = {dig_test_dout_mux[10:0], dig_test_dout_mux[15:11]};
  4'h6: dig_test_dout = {dig_test_dout_mux[ 9:0], dig_test_dout_mux[15:10]};
  4'h7: dig_test_dout = {dig_test_dout_mux[ 8:0], dig_test_dout_mux[15: 9]};
  4'h8: dig_test_dout = {dig_test_dout_mux[ 7:0], dig_test_dout_mux[15: 8]};
  4'h9: dig_test_dout = {dig_test_dout_mux[ 6:0], dig_test_dout_mux[15: 7]};
  4'ha: dig_test_dout = {dig_test_dout_mux[ 5:0], dig_test_dout_mux[15: 6]};
  4'hb: dig_test_dout = {dig_test_dout_mux[ 4:0], dig_test_dout_mux[15: 5]};
  4'hc: dig_test_dout = {dig_test_dout_mux[ 3:0], dig_test_dout_mux[15: 4]};
  4'hd: dig_test_dout = {dig_test_dout_mux[ 2:0], dig_test_dout_mux[15: 3]};
  4'he: dig_test_dout = {dig_test_dout_mux[ 1:0], dig_test_dout_mux[15: 2]};
  4'hf: dig_test_dout = {dig_test_dout_mux[   0], dig_test_dout_mux[15: 1]};
  default: dig_test_dout = dig_test_dout_mux;
  endcase

endmodule

---_FILE_END_---
---_PATH_START_---APP_device_all_rtl_includes.vh---_PATH_END_---
// ------------------------------------------------------------------------------
// 
// Copyright 2015 - 2021 Synopsys, INC.
// 
// This Synopsys IP and all associated documentation are proprietary to
// Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
// written license agreement with Synopsys, Inc. All other use, reproduction,
// modification, or distribution of the Synopsys IP or the associated
// documentation is strictly prohibited.
// 
// Component Name   : DWC_mipicsi2_device
// Component Version: 1.32a
// Release Type     : GA
// Build ID         : 85.222.61.51
// ------------------------------------------------------------------------------


`ifndef _GUARD_APP_DEVICE_ALL_RTL_INCLUDES_
`define _GUARD_APP_DEVICE_ALL_RTL_INCLUDES_
  `include "APP_device_cc_constants.vh"
  `include "APP_device_constants.vh"
`endif // __GUARD__DWC_MIPICSI2_DEVICE_ALL_RTL_INCLUDES__VH__

// Revision: $Id: APP_device_all_rtl_includes.vh 2 2023/12/07 03:56:54 GMT qiupeng Exp $

---_FILE_END_---
---_PATH_START_---as6d_app_video_pipe_all.v---_PATH_END_---
`include "as6d_app_all_includes.vh"
//`include "as6d_mep_all_includes.vh"
module   as6d_app_video_pipe_all #(
	parameter	VIDEO_DATA_SIZE		= 136,
	parameter	DATA_PARITY_WIDTH	= 21
)(/*AUTOARG*/
   // Outputs
   video_data_vld7, video_data_vld6, video_data_vld5, video_data_vld4,
   video_data_vld3, video_data_vld2, video_data_vld1, video_data_vld0,
   video_data_storage_fifo_full7, video_data_storage_fifo_full6,
   video_data_storage_fifo_full5, video_data_storage_fifo_full4,
   video_data_storage_fifo_full3, video_data_storage_fifo_full2,
   video_data_storage_fifo_full1, video_data_storage_fifo_full0,
   video_data_storage_fifo_empty7, video_data_storage_fifo_empty6,
   video_data_storage_fifo_empty5, video_data_storage_fifo_empty4,
   video_data_storage_fifo_empty3, video_data_storage_fifo_empty2,
   video_data_storage_fifo_empty1, video_data_storage_fifo_empty0,
   video_data_storage_fifo_amty7, video_data_storage_fifo_amty6,
   video_data_storage_fifo_amty5, video_data_storage_fifo_amty4,
   video_data_storage_fifo_amty3, video_data_storage_fifo_amty2,
   video_data_storage_fifo_amty1, video_data_storage_fifo_amty0,
   video_data_storage_fifo_aful7, video_data_storage_fifo_aful6,
   video_data_storage_fifo_aful5, video_data_storage_fifo_aful4,
   video_data_storage_fifo_aful3, video_data_storage_fifo_aful2,
   video_data_storage_fifo_aful1, video_data_storage_fifo_aful0,
   video_data7, video_data6, video_data5, video_data4, video_data3,
   video_data2, video_data1, video_data0, line_end7, line_end6,
   line_end5, line_end4, line_end3, line_end2, line_end1, line_end0,
   ack7, ack6, ack5, ack4, ack3, ack2, ack1, ack0,
   // Inputs
   up_state7, up_state6, up_state5, up_state4, up_state3, up_state2,
   up_state1, up_state0, superframe, pipe7_word_count,
   pipe7_virtual_channel_x, pipe7_virtual_channel, pipe7_header_en,
   pipe7_data_type, pipe7_data_en, pipe7_csi_data, pipe7_byte_en,
   pipe6_word_count, pipe6_virtual_channel_x, pipe6_virtual_channel,
   pipe6_header_en, pipe6_data_type, pipe6_data_en, pipe6_csi_data,
   pipe6_byte_en, pipe5_word_count, pipe5_virtual_channel_x,
   pipe5_virtual_channel, pipe5_header_en, pipe5_data_type,
   pipe5_data_en, pipe5_csi_data, pipe5_byte_en, pipe4_word_count,
   pipe4_virtual_channel_x, pipe4_virtual_channel, pipe4_header_en,
   pipe4_data_type, pipe4_data_en, pipe4_csi_data, pipe4_byte_en,
   fifo_wrclk_rst_n7, fifo_wrclk_rst_n6, fifo_wrclk_rst_n5,
   fifo_wrclk_rst_n4, fifo_wrclk_rst_n3, fifo_wrclk_rst_n2,
   fifo_wrclk_rst_n1, fifo_wrclk_rst_n0, fifo_wrclk7, fifo_wrclk6,
   fifo_wrclk5, fifo_wrclk4, fifo_wrclk3, fifo_wrclk2, fifo_wrclk1,
   fifo_wrclk0, fifo_rdclk_rst_n7, fifo_rdclk_rst_n6,
   fifo_rdclk_rst_n5, fifo_rdclk_rst_n4, fifo_rdclk_rst_n3,
   fifo_rdclk_rst_n2, fifo_rdclk_rst_n1, fifo_rdclk_rst_n0,
   fifo_rdclk7, fifo_rdclk6, fifo_rdclk5, fifo_rdclk4, fifo_rdclk3,
   fifo_rdclk2, fifo_rdclk1, fifo_rdclk0, reg_app_sch0, reg_app_sch1,
   reg_app_sch2, reg_app_sch3
   );


/*AUTOINPUT*/
// Beginning of automatic inputs (from unused autoinst inputs)
input			fifo_rdclk0;		// To u0_as6d_app_video_pipe of as6d_app_video_pipe.v
input			fifo_rdclk1;		// To u1_as6d_app_video_pipe of as6d_app_video_pipe.v
input			fifo_rdclk2;		// To u2_as6d_app_video_pipe of as6d_app_video_pipe.v
input			fifo_rdclk3;		// To u3_as6d_app_video_pipe of as6d_app_video_pipe.v
input			fifo_rdclk4;		// To u4_as6d_app_video_pipe of as6d_app_video_pipe.v
input			fifo_rdclk5;		// To u5_as6d_app_video_pipe of as6d_app_video_pipe.v
input			fifo_rdclk6;		// To u6_as6d_app_video_pipe of as6d_app_video_pipe.v
input			fifo_rdclk7;		// To u7_as6d_app_video_pipe of as6d_app_video_pipe.v
input			fifo_rdclk_rst_n0;	// To u0_as6d_app_video_pipe of as6d_app_video_pipe.v
input			fifo_rdclk_rst_n1;	// To u1_as6d_app_video_pipe of as6d_app_video_pipe.v
input			fifo_rdclk_rst_n2;	// To u2_as6d_app_video_pipe of as6d_app_video_pipe.v
input			fifo_rdclk_rst_n3;	// To u3_as6d_app_video_pipe of as6d_app_video_pipe.v
input			fifo_rdclk_rst_n4;	// To u4_as6d_app_video_pipe of as6d_app_video_pipe.v
input			fifo_rdclk_rst_n5;	// To u5_as6d_app_video_pipe of as6d_app_video_pipe.v
input			fifo_rdclk_rst_n6;	// To u6_as6d_app_video_pipe of as6d_app_video_pipe.v
input			fifo_rdclk_rst_n7;	// To u7_as6d_app_video_pipe of as6d_app_video_pipe.v
input			fifo_wrclk0;		// To u0_as6d_app_video_pipe of as6d_app_video_pipe.v
input			fifo_wrclk1;		// To u1_as6d_app_video_pipe of as6d_app_video_pipe.v
input			fifo_wrclk2;		// To u2_as6d_app_video_pipe of as6d_app_video_pipe.v
input			fifo_wrclk3;		// To u3_as6d_app_video_pipe of as6d_app_video_pipe.v
input			fifo_wrclk4;		// To u4_as6d_app_video_pipe of as6d_app_video_pipe.v
input			fifo_wrclk5;		// To u5_as6d_app_video_pipe of as6d_app_video_pipe.v
input			fifo_wrclk6;		// To u6_as6d_app_video_pipe of as6d_app_video_pipe.v
input			fifo_wrclk7;		// To u7_as6d_app_video_pipe of as6d_app_video_pipe.v
input			fifo_wrclk_rst_n0;	// To u0_as6d_app_video_pipe of as6d_app_video_pipe.v
input			fifo_wrclk_rst_n1;	// To u1_as6d_app_video_pipe of as6d_app_video_pipe.v
input			fifo_wrclk_rst_n2;	// To u2_as6d_app_video_pipe of as6d_app_video_pipe.v
input			fifo_wrclk_rst_n3;	// To u3_as6d_app_video_pipe of as6d_app_video_pipe.v
input			fifo_wrclk_rst_n4;	// To u4_as6d_app_video_pipe of as6d_app_video_pipe.v
input			fifo_wrclk_rst_n5;	// To u5_as6d_app_video_pipe of as6d_app_video_pipe.v
input			fifo_wrclk_rst_n6;	// To u6_as6d_app_video_pipe of as6d_app_video_pipe.v
input			fifo_wrclk_rst_n7;	// To u7_as6d_app_video_pipe of as6d_app_video_pipe.v
input [(`CSI2_DEVICE_IDI_DATA_BYTEEN_WIDTH-1):0] pipe4_byte_en;// To u4_as6d_app_video_pipe of as6d_app_video_pipe.v
input [(`CSI2_DEVICE_IDI_CSIDATA_SIZE-1):0] pipe4_csi_data;// To u4_as6d_app_video_pipe of as6d_app_video_pipe.v
input			pipe4_data_en;		// To u4_as6d_app_video_pipe of as6d_app_video_pipe.v
input [5:0]		pipe4_data_type;	// To u4_as6d_app_video_pipe of as6d_app_video_pipe.v
input			pipe4_header_en;	// To u4_as6d_app_video_pipe of as6d_app_video_pipe.v
input [1:0]		pipe4_virtual_channel;	// To u4_as6d_app_video_pipe of as6d_app_video_pipe.v
input [(`CSI2_DEVICE_VCX_DWIDTH-1):0] pipe4_virtual_channel_x;// To u4_as6d_app_video_pipe of as6d_app_video_pipe.v
input [15:0]		pipe4_word_count;	// To u4_as6d_app_video_pipe of as6d_app_video_pipe.v
input [(`CSI2_DEVICE_IDI_DATA_BYTEEN_WIDTH-1):0] pipe5_byte_en;// To u5_as6d_app_video_pipe of as6d_app_video_pipe.v
input [(`CSI2_DEVICE_IDI_CSIDATA_SIZE-1):0] pipe5_csi_data;// To u5_as6d_app_video_pipe of as6d_app_video_pipe.v
input			pipe5_data_en;		// To u5_as6d_app_video_pipe of as6d_app_video_pipe.v
input [5:0]		pipe5_data_type;	// To u5_as6d_app_video_pipe of as6d_app_video_pipe.v
input			pipe5_header_en;	// To u5_as6d_app_video_pipe of as6d_app_video_pipe.v
input [1:0]		pipe5_virtual_channel;	// To u5_as6d_app_video_pipe of as6d_app_video_pipe.v
input [(`CSI2_DEVICE_VCX_DWIDTH-1):0] pipe5_virtual_channel_x;// To u5_as6d_app_video_pipe of as6d_app_video_pipe.v
input [15:0]		pipe5_word_count;	// To u5_as6d_app_video_pipe of as6d_app_video_pipe.v
input [(`CSI2_DEVICE_IDI_DATA_BYTEEN_WIDTH-1):0] pipe6_byte_en;// To u6_as6d_app_video_pipe of as6d_app_video_pipe.v
input [(`CSI2_DEVICE_IDI_CSIDATA_SIZE-1):0] pipe6_csi_data;// To u6_as6d_app_video_pipe of as6d_app_video_pipe.v
input			pipe6_data_en;		// To u6_as6d_app_video_pipe of as6d_app_video_pipe.v
input [5:0]		pipe6_data_type;	// To u6_as6d_app_video_pipe of as6d_app_video_pipe.v
input			pipe6_header_en;	// To u6_as6d_app_video_pipe of as6d_app_video_pipe.v
input [1:0]		pipe6_virtual_channel;	// To u6_as6d_app_video_pipe of as6d_app_video_pipe.v
input [(`CSI2_DEVICE_VCX_DWIDTH-1):0] pipe6_virtual_channel_x;// To u6_as6d_app_video_pipe of as6d_app_video_pipe.v
input [15:0]		pipe6_word_count;	// To u6_as6d_app_video_pipe of as6d_app_video_pipe.v
input [(`CSI2_DEVICE_IDI_DATA_BYTEEN_WIDTH-1):0] pipe7_byte_en;// To u7_as6d_app_video_pipe of as6d_app_video_pipe.v
input [(`CSI2_DEVICE_IDI_CSIDATA_SIZE-1):0] pipe7_csi_data;// To u7_as6d_app_video_pipe of as6d_app_video_pipe.v
input			pipe7_data_en;		// To u7_as6d_app_video_pipe of as6d_app_video_pipe.v
input [5:0]		pipe7_data_type;	// To u7_as6d_app_video_pipe of as6d_app_video_pipe.v
input			pipe7_header_en;	// To u7_as6d_app_video_pipe of as6d_app_video_pipe.v
input [1:0]		pipe7_virtual_channel;	// To u7_as6d_app_video_pipe of as6d_app_video_pipe.v
input [(`CSI2_DEVICE_VCX_DWIDTH-1):0] pipe7_virtual_channel_x;// To u7_as6d_app_video_pipe of as6d_app_video_pipe.v
input [15:0]		pipe7_word_count;	// To u7_as6d_app_video_pipe of as6d_app_video_pipe.v
input			superframe;		// To u0_as6d_app_video_pipe of as6d_app_video_pipe.v, ...
input			up_state0;		// To u0_as6d_app_video_pipe of as6d_app_video_pipe.v
input			up_state1;		// To u1_as6d_app_video_pipe of as6d_app_video_pipe.v
input			up_state2;		// To u2_as6d_app_video_pipe of as6d_app_video_pipe.v
input			up_state3;		// To u3_as6d_app_video_pipe of as6d_app_video_pipe.v
input			up_state4;		// To u4_as6d_app_video_pipe of as6d_app_video_pipe.v
input			up_state5;		// To u5_as6d_app_video_pipe of as6d_app_video_pipe.v
input			up_state6;		// To u6_as6d_app_video_pipe of as6d_app_video_pipe.v
input			up_state7;		// To u7_as6d_app_video_pipe of as6d_app_video_pipe.v
// End of automatics
input [15:0]	reg_app_sch0						;
input [15:0]	reg_app_sch1						;
input [15:0]	reg_app_sch2						;
input [15:0]	reg_app_sch3						;

/*AUTOOUTPUT*/
// Beginning of automatic outputs (from unused autoinst outputs)
output			ack0;			// From u0_as6d_app_video_pipe of as6d_app_video_pipe.v
output			ack1;			// From u1_as6d_app_video_pipe of as6d_app_video_pipe.v
output			ack2;			// From u2_as6d_app_video_pipe of as6d_app_video_pipe.v
output			ack3;			// From u3_as6d_app_video_pipe of as6d_app_video_pipe.v
output			ack4;			// From u4_as6d_app_video_pipe of as6d_app_video_pipe.v
output			ack5;			// From u5_as6d_app_video_pipe of as6d_app_video_pipe.v
output			ack6;			// From u6_as6d_app_video_pipe of as6d_app_video_pipe.v
output			ack7;			// From u7_as6d_app_video_pipe of as6d_app_video_pipe.v
output			line_end0;		// From u0_as6d_app_video_pipe of as6d_app_video_pipe.v
output			line_end1;		// From u1_as6d_app_video_pipe of as6d_app_video_pipe.v
output			line_end2;		// From u2_as6d_app_video_pipe of as6d_app_video_pipe.v
output			line_end3;		// From u3_as6d_app_video_pipe of as6d_app_video_pipe.v
output			line_end4;		// From u4_as6d_app_video_pipe of as6d_app_video_pipe.v
output			line_end5;		// From u5_as6d_app_video_pipe of as6d_app_video_pipe.v
output			line_end6;		// From u6_as6d_app_video_pipe of as6d_app_video_pipe.v
output			line_end7;		// From u7_as6d_app_video_pipe of as6d_app_video_pipe.v
output [(VIDEO_DATA_SIZE-1):0] video_data0;	// From u0_as6d_app_video_pipe of as6d_app_video_pipe.v
output [(VIDEO_DATA_SIZE-1):0] video_data1;	// From u1_as6d_app_video_pipe of as6d_app_video_pipe.v
output [(VIDEO_DATA_SIZE-1):0] video_data2;	// From u2_as6d_app_video_pipe of as6d_app_video_pipe.v
output [(VIDEO_DATA_SIZE-1):0] video_data3;	// From u3_as6d_app_video_pipe of as6d_app_video_pipe.v
output [(VIDEO_DATA_SIZE-1):0] video_data4;	// From u4_as6d_app_video_pipe of as6d_app_video_pipe.v
output [(VIDEO_DATA_SIZE-1):0] video_data5;	// From u5_as6d_app_video_pipe of as6d_app_video_pipe.v
output [(VIDEO_DATA_SIZE-1):0] video_data6;	// From u6_as6d_app_video_pipe of as6d_app_video_pipe.v
output [(VIDEO_DATA_SIZE-1):0] video_data7;	// From u7_as6d_app_video_pipe of as6d_app_video_pipe.v
output			video_data_storage_fifo_aful0;// From u0_as6d_app_video_pipe of as6d_app_video_pipe.v
output			video_data_storage_fifo_aful1;// From u1_as6d_app_video_pipe of as6d_app_video_pipe.v
output			video_data_storage_fifo_aful2;// From u2_as6d_app_video_pipe of as6d_app_video_pipe.v
output			video_data_storage_fifo_aful3;// From u3_as6d_app_video_pipe of as6d_app_video_pipe.v
output			video_data_storage_fifo_aful4;// From u4_as6d_app_video_pipe of as6d_app_video_pipe.v
output			video_data_storage_fifo_aful5;// From u5_as6d_app_video_pipe of as6d_app_video_pipe.v
output			video_data_storage_fifo_aful6;// From u6_as6d_app_video_pipe of as6d_app_video_pipe.v
output			video_data_storage_fifo_aful7;// From u7_as6d_app_video_pipe of as6d_app_video_pipe.v
output			video_data_storage_fifo_amty0;// From u0_as6d_app_video_pipe of as6d_app_video_pipe.v
output			video_data_storage_fifo_amty1;// From u1_as6d_app_video_pipe of as6d_app_video_pipe.v
output			video_data_storage_fifo_amty2;// From u2_as6d_app_video_pipe of as6d_app_video_pipe.v
output			video_data_storage_fifo_amty3;// From u3_as6d_app_video_pipe of as6d_app_video_pipe.v
output			video_data_storage_fifo_amty4;// From u4_as6d_app_video_pipe of as6d_app_video_pipe.v
output			video_data_storage_fifo_amty5;// From u5_as6d_app_video_pipe of as6d_app_video_pipe.v
output			video_data_storage_fifo_amty6;// From u6_as6d_app_video_pipe of as6d_app_video_pipe.v
output			video_data_storage_fifo_amty7;// From u7_as6d_app_video_pipe of as6d_app_video_pipe.v
output			video_data_storage_fifo_empty0;// From u0_as6d_app_video_pipe of as6d_app_video_pipe.v
output			video_data_storage_fifo_empty1;// From u1_as6d_app_video_pipe of as6d_app_video_pipe.v
output			video_data_storage_fifo_empty2;// From u2_as6d_app_video_pipe of as6d_app_video_pipe.v
output			video_data_storage_fifo_empty3;// From u3_as6d_app_video_pipe of as6d_app_video_pipe.v
output			video_data_storage_fifo_empty4;// From u4_as6d_app_video_pipe of as6d_app_video_pipe.v
output			video_data_storage_fifo_empty5;// From u5_as6d_app_video_pipe of as6d_app_video_pipe.v
output			video_data_storage_fifo_empty6;// From u6_as6d_app_video_pipe of as6d_app_video_pipe.v
output			video_data_storage_fifo_empty7;// From u7_as6d_app_video_pipe of as6d_app_video_pipe.v
output			video_data_storage_fifo_full0;// From u0_as6d_app_video_pipe of as6d_app_video_pipe.v
output			video_data_storage_fifo_full1;// From u1_as6d_app_video_pipe of as6d_app_video_pipe.v
output			video_data_storage_fifo_full2;// From u2_as6d_app_video_pipe of as6d_app_video_pipe.v
output			video_data_storage_fifo_full3;// From u3_as6d_app_video_pipe of as6d_app_video_pipe.v
output			video_data_storage_fifo_full4;// From u4_as6d_app_video_pipe of as6d_app_video_pipe.v
output			video_data_storage_fifo_full5;// From u5_as6d_app_video_pipe of as6d_app_video_pipe.v
output			video_data_storage_fifo_full6;// From u6_as6d_app_video_pipe of as6d_app_video_pipe.v
output			video_data_storage_fifo_full7;// From u7_as6d_app_video_pipe of as6d_app_video_pipe.v
output			video_data_vld0;	// From u0_as6d_app_video_pipe of as6d_app_video_pipe.v
output			video_data_vld1;	// From u1_as6d_app_video_pipe of as6d_app_video_pipe.v
output			video_data_vld2;	// From u2_as6d_app_video_pipe of as6d_app_video_pipe.v
output			video_data_vld3;	// From u3_as6d_app_video_pipe of as6d_app_video_pipe.v
output			video_data_vld4;	// From u4_as6d_app_video_pipe of as6d_app_video_pipe.v
output			video_data_vld5;	// From u5_as6d_app_video_pipe of as6d_app_video_pipe.v
output			video_data_vld6;	// From u6_as6d_app_video_pipe of as6d_app_video_pipe.v
output			video_data_vld7;	// From u7_as6d_app_video_pipe of as6d_app_video_pipe.v
// End of automatics



/*AUTOWIRE*/
// Beginning of automatic wires (for undeclared instantiated-module outputs)


wire [(`CSI2_DEVICE_IDI_DATA_BYTEEN_WIDTH-1):0] pipe0_byte_en;// To u0_as6d_app_video_pipe of as6d_app_video_pipe.v
wire [(`CSI2_DEVICE_IDI_CSIDATA_SIZE-1):0] pipe0_csi_data;// To u0_as6d_app_video_pipe of as6d_app_video_pipe.v
wire			pipe0_data_en;		// To u0_as6d_app_video_pipe of as6d_app_video_pipe.v
wire [5:0]		pipe0_data_type;	// To u0_as6d_app_video_pipe of as6d_app_video_pipe.v
wire			pipe0_header_en;	// To u0_as6d_app_video_pipe of as6d_app_video_pipe.v
wire [1:0]		pipe0_virtual_channel;	// To u0_as6d_app_video_pipe of as6d_app_video_pipe.v
wire [(`CSI2_DEVICE_VCX_DWIDTH-1):0] pipe0_virtual_channel_x;// To u0_as6d_app_video_pipe of as6d_app_video_pipe.v
wire [15:0]		pipe0_word_count;	// To u0_as6d_app_video_pipe of as6d_app_video_pipe.v
wire [(`CSI2_DEVICE_IDI_DATA_BYTEEN_WIDTH-1):0] pipe1_byte_en;// To u1_as6d_app_video_pipe of as6d_app_video_pipe.v
wire [(`CSI2_DEVICE_IDI_CSIDATA_SIZE-1):0] pipe1_csi_data;// To u1_as6d_app_video_pipe of as6d_app_video_pipe.v
wire			pipe1_data_en;		// To u1_as6d_app_video_pipe of as6d_app_video_pipe.v
wire [5:0]		pipe1_data_type;	// To u1_as6d_app_video_pipe of as6d_app_video_pipe.v
wire			pipe1_header_en;	// To u1_as6d_app_video_pipe of as6d_app_video_pipe.v
wire [1:0]		pipe1_virtual_channel;	// To u1_as6d_app_video_pipe of as6d_app_video_pipe.v
wire [(`CSI2_DEVICE_VCX_DWIDTH-1):0] pipe1_virtual_channel_x;// To u1_as6d_app_video_pipe of as6d_app_video_pipe.v
wire [15:0]		pipe1_word_count;	// To u1_as6d_app_video_pipe of as6d_app_video_pipe.v
wire [(`CSI2_DEVICE_IDI_DATA_BYTEEN_WIDTH-1):0] pipe2_byte_en;// To u2_as6d_app_video_pipe of as6d_app_video_pipe.v
wire [(`CSI2_DEVICE_IDI_CSIDATA_SIZE-1):0] pipe2_csi_data;// To u2_as6d_app_video_pipe of as6d_app_video_pipe.v
wire			pipe2_data_en;		// To u2_as6d_app_video_pipe of as6d_app_video_pipe.v
wire [5:0]		pipe2_data_type;	// To u2_as6d_app_video_pipe of as6d_app_video_pipe.v
wire			pipe2_header_en;	// To u2_as6d_app_video_pipe of as6d_app_video_pipe.v
wire [1:0]		pipe2_virtual_channel;	// To u2_as6d_app_video_pipe of as6d_app_video_pipe.v
wire [(`CSI2_DEVICE_VCX_DWIDTH-1):0] pipe2_virtual_channel_x;// To u2_as6d_app_video_pipe of as6d_app_video_pipe.v
wire [15:0]		pipe2_word_count;	// To u2_as6d_app_video_pipe of as6d_app_video_pipe.v
wire [(`CSI2_DEVICE_IDI_DATA_BYTEEN_WIDTH-1):0] pipe3_byte_en;// To u3_as6d_app_video_pipe of as6d_app_video_pipe.v
wire [(`CSI2_DEVICE_IDI_CSIDATA_SIZE-1):0] pipe3_csi_data;// To u3_as6d_app_video_pipe of as6d_app_video_pipe.v
wire			pipe3_data_en;		// To u3_as6d_app_video_pipe of as6d_app_video_pipe.v
wire [5:0]		pipe3_data_type;	// To u3_as6d_app_video_pipe of as6d_app_video_pipe.v
wire			pipe3_header_en;	// To u3_as6d_app_video_pipe of as6d_app_video_pipe.v
wire [1:0]		pipe3_virtual_channel;	// To u3_as6d_app_video_pipe of as6d_app_video_pipe.v
wire [(`CSI2_DEVICE_VCX_DWIDTH-1):0] pipe3_virtual_channel_x;// To u3_as6d_app_video_pipe of as6d_app_video_pipe.v
wire [15:0]		pipe3_word_count;	// To u3_as6d_app_video_pipe of as6d_app_video_pipe.v





 /*  as6d_app_video_pipe  AUTO_TEMPLATE (
            .superframe	(superframe[]),
			.csi_data							(pipe@_csi_data[]),
			.bytes_en							(pipe@_byte_en[]),
			.header_en							(pipe@_header_en),
			.data_en							(pipe@_data_en),
			.data_type							(pipe@_data_type[]),
			.virtual_channel					(pipe@_virtual_channel[]),
			.virtual_channel_x					(pipe@_virtual_channel_x[]),
			.word_count							(pipe@_word_count[]),
            .\(.*\)   (\1@[]),

 ) */



as6d_app_video_pipe    u0_as6d_app_video_pipe(/*AUTOINST*/
					      // Outputs
					      .video_data_storage_fifo_full(video_data_storage_fifo_full0), // Templated
					      .video_data_storage_fifo_aful(video_data_storage_fifo_aful0), // Templated
					      .video_data_storage_fifo_empty(video_data_storage_fifo_empty0), // Templated
					      .video_data_storage_fifo_amty(video_data_storage_fifo_amty0), // Templated
					      .video_data_vld	(video_data_vld0), // Templated
					      .video_data	(video_data0[(VIDEO_DATA_SIZE-1):0]), // Templated
					      .ack		(ack0),		 // Templated
					      .line_end		(line_end0),	 // Templated
					      // Inputs
					      .fifo_wrclk	(fifo_wrclk0),	 // Templated
					      .fifo_wrclk_rst_n	(fifo_wrclk_rst_n0), // Templated
					      .csi_data		(pipe0_csi_data[(`CSI2_DEVICE_IDI_CSIDATA_SIZE-1):0]), // Templated
					      .bytes_en		(pipe0_byte_en[(`CSI2_DEVICE_IDI_DATA_BYTEEN_WIDTH-1):0]), // Templated
					      .header_en	(pipe0_header_en), // Templated
					      .data_en		(pipe0_data_en), // Templated
					      .data_type	(pipe0_data_type[5:0]), // Templated
					      .virtual_channel	(pipe0_virtual_channel[1:0]), // Templated
					      .virtual_channel_x(pipe0_virtual_channel_x[(`CSI2_DEVICE_VCX_DWIDTH-1):0]), // Templated
					      .word_count	(pipe0_word_count[15:0]), // Templated
					      .fifo_rdclk	(fifo_rdclk0),	 // Templated
					      .fifo_rdclk_rst_n	(fifo_rdclk_rst_n0), // Templated
					      .superframe	(superframe),	 // Templated
					      .up_state		(up_state0));	 // Templated


as6d_app_video_pipe    u1_as6d_app_video_pipe(/*AUTOINST*/
					      // Outputs
					      .video_data_storage_fifo_full(video_data_storage_fifo_full1), // Templated
					      .video_data_storage_fifo_aful(video_data_storage_fifo_aful1), // Templated
					      .video_data_storage_fifo_empty(video_data_storage_fifo_empty1), // Templated
					      .video_data_storage_fifo_amty(video_data_storage_fifo_amty1), // Templated
					      .video_data_vld	(video_data_vld1), // Templated
					      .video_data	(video_data1[(VIDEO_DATA_SIZE-1):0]), // Templated
					      .ack		(ack1),		 // Templated
					      .line_end		(line_end1),	 // Templated
					      // Inputs
					      .fifo_wrclk	(fifo_wrclk1),	 // Templated
					      .fifo_wrclk_rst_n	(fifo_wrclk_rst_n1), // Templated
					      .csi_data		(pipe1_csi_data[(`CSI2_DEVICE_IDI_CSIDATA_SIZE-1):0]), // Templated
					      .bytes_en		(pipe1_byte_en[(`CSI2_DEVICE_IDI_DATA_BYTEEN_WIDTH-1):0]), // Templated
					      .header_en	(pipe1_header_en), // Templated
					      .data_en		(pipe1_data_en), // Templated
					      .data_type	(pipe1_data_type[5:0]), // Templated
					      .virtual_channel	(pipe1_virtual_channel[1:0]), // Templated
					      .virtual_channel_x(pipe1_virtual_channel_x[(`CSI2_DEVICE_VCX_DWIDTH-1):0]), // Templated
					      .word_count	(pipe1_word_count[15:0]), // Templated
					      .fifo_rdclk	(fifo_rdclk1),	 // Templated
					      .fifo_rdclk_rst_n	(fifo_rdclk_rst_n1), // Templated
					      .superframe	(superframe),	 // Templated
					      .up_state		(up_state1));	 // Templated


as6d_app_video_pipe    u2_as6d_app_video_pipe(/*AUTOINST*/
					      // Outputs
					      .video_data_storage_fifo_full(video_data_storage_fifo_full2), // Templated
					      .video_data_storage_fifo_aful(video_data_storage_fifo_aful2), // Templated
					      .video_data_storage_fifo_empty(video_data_storage_fifo_empty2), // Templated
					      .video_data_storage_fifo_amty(video_data_storage_fifo_amty2), // Templated
					      .video_data_vld	(video_data_vld2), // Templated
					      .video_data	(video_data2[(VIDEO_DATA_SIZE-1):0]), // Templated
					      .ack		(ack2),		 // Templated
					      .line_end		(line_end2),	 // Templated
					      // Inputs
					      .fifo_wrclk	(fifo_wrclk2),	 // Templated
					      .fifo_wrclk_rst_n	(fifo_wrclk_rst_n2), // Templated
					      .csi_data		(pipe2_csi_data[(`CSI2_DEVICE_IDI_CSIDATA_SIZE-1):0]), // Templated
					      .bytes_en		(pipe2_byte_en[(`CSI2_DEVICE_IDI_DATA_BYTEEN_WIDTH-1):0]), // Templated
					      .header_en	(pipe2_header_en), // Templated
					      .data_en		(pipe2_data_en), // Templated
					      .data_type	(pipe2_data_type[5:0]), // Templated
					      .virtual_channel	(pipe2_virtual_channel[1:0]), // Templated
					      .virtual_channel_x(pipe2_virtual_channel_x[(`CSI2_DEVICE_VCX_DWIDTH-1):0]), // Templated
					      .word_count	(pipe2_word_count[15:0]), // Templated
					      .fifo_rdclk	(fifo_rdclk2),	 // Templated
					      .fifo_rdclk_rst_n	(fifo_rdclk_rst_n2), // Templated
					      .superframe	(superframe),	 // Templated
					      .up_state		(up_state2));	 // Templated


as6d_app_video_pipe    u3_as6d_app_video_pipe(/*AUTOINST*/
					      // Outputs
					      .video_data_storage_fifo_full(video_data_storage_fifo_full3), // Templated
					      .video_data_storage_fifo_aful(video_data_storage_fifo_aful3), // Templated
					      .video_data_storage_fifo_empty(video_data_storage_fifo_empty3), // Templated
					      .video_data_storage_fifo_amty(video_data_storage_fifo_amty3), // Templated
					      .video_data_vld	(video_data_vld3), // Templated
					      .video_data	(video_data3[(VIDEO_DATA_SIZE-1):0]), // Templated
					      .ack		(ack3),		 // Templated
					      .line_end		(line_end3),	 // Templated
					      // Inputs
					      .fifo_wrclk	(fifo_wrclk3),	 // Templated
					      .fifo_wrclk_rst_n	(fifo_wrclk_rst_n3), // Templated
					      .csi_data		(pipe3_csi_data[(`CSI2_DEVICE_IDI_CSIDATA_SIZE-1):0]), // Templated
					      .bytes_en		(pipe3_byte_en[(`CSI2_DEVICE_IDI_DATA_BYTEEN_WIDTH-1):0]), // Templated
					      .header_en	(pipe3_header_en), // Templated
					      .data_en		(pipe3_data_en), // Templated
					      .data_type	(pipe3_data_type[5:0]), // Templated
					      .virtual_channel	(pipe3_virtual_channel[1:0]), // Templated
					      .virtual_channel_x(pipe3_virtual_channel_x[(`CSI2_DEVICE_VCX_DWIDTH-1):0]), // Templated
					      .word_count	(pipe3_word_count[15:0]), // Templated
					      .fifo_rdclk	(fifo_rdclk3),	 // Templated
					      .fifo_rdclk_rst_n	(fifo_rdclk_rst_n3), // Templated
					      .superframe	(superframe),	 // Templated
					      .up_state		(up_state3));	 // Templated

as6d_app_video_pipe    u4_as6d_app_video_pipe(/*AUTOINST*/
					      // Outputs
					      .video_data_storage_fifo_full(video_data_storage_fifo_full4), // Templated
					      .video_data_storage_fifo_aful(video_data_storage_fifo_aful4), // Templated
					      .video_data_storage_fifo_empty(video_data_storage_fifo_empty4), // Templated
					      .video_data_storage_fifo_amty(video_data_storage_fifo_amty4), // Templated
					      .video_data_vld	(video_data_vld4), // Templated
					      .video_data	(video_data4[(VIDEO_DATA_SIZE-1):0]), // Templated
					      .ack		(ack4),		 // Templated
					      .line_end		(line_end4),	 // Templated
					      // Inputs
					      .fifo_wrclk	(fifo_wrclk4),	 // Templated
					      .fifo_wrclk_rst_n	(fifo_wrclk_rst_n4), // Templated
					      .csi_data		(pipe4_csi_data[(`CSI2_DEVICE_IDI_CSIDATA_SIZE-1):0]), // Templated
					      .bytes_en		(pipe4_byte_en[(`CSI2_DEVICE_IDI_DATA_BYTEEN_WIDTH-1):0]), // Templated
					      .header_en	(pipe4_header_en), // Templated
					      .data_en		(pipe4_data_en), // Templated
					      .data_type	(pipe4_data_type[5:0]), // Templated
					      .virtual_channel	(pipe4_virtual_channel[1:0]), // Templated
					      .virtual_channel_x(pipe4_virtual_channel_x[(`CSI2_DEVICE_VCX_DWIDTH-1):0]), // Templated
					      .word_count	(pipe4_word_count[15:0]), // Templated
					      .fifo_rdclk	(fifo_rdclk4),	 // Templated
					      .fifo_rdclk_rst_n	(fifo_rdclk_rst_n4), // Templated
					      .superframe	(superframe),	 // Templated
					      .up_state		(up_state4));	 // Templated

as6d_app_video_pipe    u5_as6d_app_video_pipe(/*AUTOINST*/
					      // Outputs
					      .video_data_storage_fifo_full(video_data_storage_fifo_full5), // Templated
					      .video_data_storage_fifo_aful(video_data_storage_fifo_aful5), // Templated
					      .video_data_storage_fifo_empty(video_data_storage_fifo_empty5), // Templated
					      .video_data_storage_fifo_amty(video_data_storage_fifo_amty5), // Templated
					      .video_data_vld	(video_data_vld5), // Templated
					      .video_data	(video_data5[(VIDEO_DATA_SIZE-1):0]), // Templated
					      .ack		(ack5),		 // Templated
					      .line_end		(line_end5),	 // Templated
					      // Inputs
					      .fifo_wrclk	(fifo_wrclk5),	 // Templated
					      .fifo_wrclk_rst_n	(fifo_wrclk_rst_n5), // Templated
					      .csi_data		(pipe5_csi_data[(`CSI2_DEVICE_IDI_CSIDATA_SIZE-1):0]), // Templated
					      .bytes_en		(pipe5_byte_en[(`CSI2_DEVICE_IDI_DATA_BYTEEN_WIDTH-1):0]), // Templated
					      .header_en	(pipe5_header_en), // Templated
					      .data_en		(pipe5_data_en), // Templated
					      .data_type	(pipe5_data_type[5:0]), // Templated
					      .virtual_channel	(pipe5_virtual_channel[1:0]), // Templated
					      .virtual_channel_x(pipe5_virtual_channel_x[(`CSI2_DEVICE_VCX_DWIDTH-1):0]), // Templated
					      .word_count	(pipe5_word_count[15:0]), // Templated
					      .fifo_rdclk	(fifo_rdclk5),	 // Templated
					      .fifo_rdclk_rst_n	(fifo_rdclk_rst_n5), // Templated
					      .superframe	(superframe),	 // Templated
					      .up_state		(up_state5));	 // Templated

as6d_app_video_pipe    u6_as6d_app_video_pipe(/*AUTOINST*/
					      // Outputs
					      .video_data_storage_fifo_full(video_data_storage_fifo_full6), // Templated
					      .video_data_storage_fifo_aful(video_data_storage_fifo_aful6), // Templated
					      .video_data_storage_fifo_empty(video_data_storage_fifo_empty6), // Templated
					      .video_data_storage_fifo_amty(video_data_storage_fifo_amty6), // Templated
					      .video_data_vld	(video_data_vld6), // Templated
					      .video_data	(video_data6[(VIDEO_DATA_SIZE-1):0]), // Templated
					      .ack		(ack6),		 // Templated
					      .line_end		(line_end6),	 // Templated
					      // Inputs
					      .fifo_wrclk	(fifo_wrclk6),	 // Templated
					      .fifo_wrclk_rst_n	(fifo_wrclk_rst_n6), // Templated
					      .csi_data		(pipe6_csi_data[(`CSI2_DEVICE_IDI_CSIDATA_SIZE-1):0]), // Templated
					      .bytes_en		(pipe6_byte_en[(`CSI2_DEVICE_IDI_DATA_BYTEEN_WIDTH-1):0]), // Templated
					      .header_en	(pipe6_header_en), // Templated
					      .data_en		(pipe6_data_en), // Templated
					      .data_type	(pipe6_data_type[5:0]), // Templated
					      .virtual_channel	(pipe6_virtual_channel[1:0]), // Templated
					      .virtual_channel_x(pipe6_virtual_channel_x[(`CSI2_DEVICE_VCX_DWIDTH-1):0]), // Templated
					      .word_count	(pipe6_word_count[15:0]), // Templated
					      .fifo_rdclk	(fifo_rdclk6),	 // Templated
					      .fifo_rdclk_rst_n	(fifo_rdclk_rst_n6), // Templated
					      .superframe	(superframe),	 // Templated
					      .up_state		(up_state6));	 // Templated


as6d_app_video_pipe    u7_as6d_app_video_pipe(/*AUTOINST*/
					      // Outputs
					      .video_data_storage_fifo_full(video_data_storage_fifo_full7), // Templated
					      .video_data_storage_fifo_aful(video_data_storage_fifo_aful7), // Templated
					      .video_data_storage_fifo_empty(video_data_storage_fifo_empty7), // Templated
					      .video_data_storage_fifo_amty(video_data_storage_fifo_amty7), // Templated
					      .video_data_vld	(video_data_vld7), // Templated
					      .video_data	(video_data7[(VIDEO_DATA_SIZE-1):0]), // Templated
					      .ack		(ack7),		 // Templated
					      .line_end		(line_end7),	 // Templated
					      // Inputs
					      .fifo_wrclk	(fifo_wrclk7),	 // Templated
					      .fifo_wrclk_rst_n	(fifo_wrclk_rst_n7), // Templated
					      .csi_data		(pipe7_csi_data[(`CSI2_DEVICE_IDI_CSIDATA_SIZE-1):0]), // Templated
					      .bytes_en		(pipe7_byte_en[(`CSI2_DEVICE_IDI_DATA_BYTEEN_WIDTH-1):0]), // Templated
					      .header_en	(pipe7_header_en), // Templated
					      .data_en		(pipe7_data_en), // Templated
					      .data_type	(pipe7_data_type[5:0]), // Templated
					      .virtual_channel	(pipe7_virtual_channel[1:0]), // Templated
					      .virtual_channel_x(pipe7_virtual_channel_x[(`CSI2_DEVICE_VCX_DWIDTH-1):0]), // Templated
					      .word_count	(pipe7_word_count[15:0]), // Templated
					      .fifo_rdclk	(fifo_rdclk7),	 // Templated
					      .fifo_rdclk_rst_n	(fifo_rdclk_rst_n7), // Templated
					      .superframe	(superframe),	 // Templated
					      .up_state		(up_state7));	 // Templated



endmodule






---_FILE_END_---
---_PATH_START_---as6d_app_video_pipe_lane.v---_PATH_END_---
//`include "as6d_mep_all_includes.vh"
`include "as6d_app_all_includes.vh"
module as6d_app_video_pipe_lane    #(
    parameter VIDEO_DATA_SIZE                            = 140
    )(/*AUTOARG*/
   // Outputs
   video_data_fwft_fifo_ecc_fault, video_data_afifo_ecc_fault,
   ack_pre, video_data_afifo_single_err, video_data_afifo_double_err,
   video_data_afifo_ovf_int, video_data_afifo_udf_int,
   video_data_afifo_prog_full, video_data_afifo_empty,
   video_data_afifo_full, video_data_afifo_prog_empty,
   video_data_fwft_fifo_single_err, video_data_fwft_fifo_double_err,
   video_data_fwft_fifo_ovf_int, video_data_fwft_fifo_udf_int,
   video_data_fwft_fifo_prog_full, video_data_fwft_fifo_empty,
   video_data_fwft_fifo_full, video_data_vld, video_data, ack,
   line_end, video_loss, video_lock, fifo_rd_ctrl_cs, fs_detect_pipe,
   fs_cnt_pipe, empty_vld_aggregator0, empty_vld_aggregator1,
   empty_vld_aggregator2, empty_vld_aggregator3, ack_vld_aggregator0,
   ack_vld_aggregator1, ack_vld_aggregator2, ack_vld_aggregator3,
   line_end_vld_aggregator0, line_end_vld_aggregator1,
   line_end_vld_aggregator2, line_end_vld_aggregator3,
   video_pipe_data_aggre_bypass, video_pipe_vld_aggre_bypass,
   reg_rd_resv_pkt_cnt_lp_pf, reg_rd_resv_pkt_cnt_lp_ph,
   reg_rd_resv_pkt_cnt_sp_le, reg_rd_resv_pkt_cnt_sp_ls,
   reg_rd_resv_pkt_cnt_sp_fe, reg_rd_resv_pkt_cnt_sp_fs,
   reg_rd_app_full_cnt_sync_fifo, reg_rd_app_full_cnt_async_fifo,
   reg_rd_dispatched_cnt_ready_for_sch, lcrc_err,
   reg_rd_dbg_pkt_num_nonzero_threshold_err,
   reg_rd_dbg_pkt_num_nonzero_and_fifo_empty_threshold_err,
   video_pipe_date_type_for_concat_align,
   video_pipe_date_type_for_concat_align_vld,
   // Inputs
   reg_video_fifo_empty_depend_cnt_mux, reg_sram_lcrc_err_oen,
   reg_resv_pkt_match_lp_dt_en, reg_resv_pkt_match_lp_dt,
   reg_app_pkt_crc_gen_dis, reg_app_ecc_fault_detc_en,
   reg_app_ecc_bypass, reg_app_ecc_addr_protect_en, clk_1M,
   fifo_wrclk, fifo_wrclk_rst_n, fifo_rdclk, fifo_rdclk_rst_n,
   in_csi_data, in_bytes_en, in_header_en, in_data_en, in_data_type,
   in_virtual_channel, in_virtual_channel_x, in_word_count,
   in_aggr_id, in_pkt_crc, in_pkt_crc_en, up_state, line_delay_en,
   video_loss_en, time_window, reg_dft_tpram_config,
   reg_dft_sync_tpram_config, app_aggregation_bypass,
   reg_video_pipe_en, reg_last_byte_header_down_mux,
   reg_clear_resv_pkt_cnt_lp_pf, reg_clear_resv_pkt_cnt_lp_ph,
   reg_clear_resv_pkt_cnt_sp_le, reg_clear_resv_pkt_cnt_sp_ls,
   reg_clear_resv_pkt_cnt_sp_fe, reg_clear_resv_pkt_cnt_sp_fs,
   reg_clear_app_full_cnt_async_fifo,
   reg_clear_app_full_cnt_sync_fifo, reg_app_wr_idi_data_continue,
   reg_dbg_pkt_num_nonzero_threshold,
   reg_dbg_pkt_num_nonzero_and_fifo_empty_threshold
   );
/*AUTOINPUT*/
// Beginning of automatic inputs (from unused autoinst inputs)
input			reg_app_ecc_addr_protect_en;// To u_as6d_app_video_pipe_1r1w_32x140_afifo_wrapper of as6d_app_video_pipe_1r1w_32x140_afifo_wrapper.v, ...
input			reg_app_ecc_bypass;	// To u_as6d_app_video_pipe_1r1w_32x140_afifo_wrapper of as6d_app_video_pipe_1r1w_32x140_afifo_wrapper.v, ...
input			reg_app_ecc_fault_detc_en;// To u_as6d_app_video_pipe_1r1w_32x140_afifo_wrapper of as6d_app_video_pipe_1r1w_32x140_afifo_wrapper.v, ...
input			reg_app_pkt_crc_gen_dis;// To u_as6d_app_fifo_rd_ctrl of as6d_app_fifo_rd_ctrl.v
input [5:0]		reg_resv_pkt_match_lp_dt;// To u_monitor_idi_packet of monitor_idi_packet.v
input			reg_resv_pkt_match_lp_dt_en;// To u_monitor_idi_packet of monitor_idi_packet.v
input			reg_sram_lcrc_err_oen;	// To u_as6d_app_fifo_rd_ctrl of as6d_app_fifo_rd_ctrl.v
input			reg_video_fifo_empty_depend_cnt_mux;// To u_as6d_app_fifo_rd_ctrl of as6d_app_fifo_rd_ctrl.v
// End of automatics
input                                                clk_1M;
input                                                fifo_wrclk;
input                                                fifo_wrclk_rst_n;
input                                                fifo_rdclk;
input                                                fifo_rdclk_rst_n;
input  [(`MEP_CSI2_DEVICE_IDI_CSIDATA_SIZE-1):0]     in_csi_data;
input  [(`MEP_CSI2_DEVICE_IDI_DATA_BYTEEN_WIDTH-1):0]in_bytes_en;
input                                                in_header_en;
input                                                in_data_en;
input  [5:0]                                         in_data_type;
input  [1:0]                                         in_virtual_channel;
input  [(`MEP_CSI2_DEVICE_VCX_DWIDTH-1):0]           in_virtual_channel_x;
input  [15:0]                                        in_word_count;            
input  [3:0]                                         in_aggr_id;            
input  [31:0]                                        in_pkt_crc;            
input                                                in_pkt_crc_en;            
input                                                up_state;
input                                                line_delay_en;
input                                                video_loss_en;
input  [16:0]                                        time_window;
input  [8:0]                                         reg_dft_tpram_config;
input  [9:0]                                         reg_dft_sync_tpram_config;
input                                                app_aggregation_bypass;
input                                                reg_video_pipe_en;
input			                                     reg_last_byte_header_down_mux;
input                                                reg_clear_resv_pkt_cnt_lp_pf;
input                                                reg_clear_resv_pkt_cnt_lp_ph;
input                                                reg_clear_resv_pkt_cnt_sp_le;
input                                                reg_clear_resv_pkt_cnt_sp_ls;
input                                                reg_clear_resv_pkt_cnt_sp_fe;
input                                                reg_clear_resv_pkt_cnt_sp_fs;
input                                                reg_clear_app_full_cnt_async_fifo;
input                                                reg_clear_app_full_cnt_sync_fifo;
input                                                reg_app_wr_idi_data_continue;
input  [15:0]                                        reg_dbg_pkt_num_nonzero_threshold;
input  [15:0]                                        reg_dbg_pkt_num_nonzero_and_fifo_empty_threshold;
/*AUTOOUTPUT*/
// Beginning of automatic outputs (from unused autoinst outputs)
output			ack_pre;		// From u_as6d_app_fifo_rd_ctrl of as6d_app_fifo_rd_ctrl.v
output			video_data_afifo_ecc_fault;// From u_as6d_app_video_pipe_1r1w_32x140_afifo_wrapper of as6d_app_video_pipe_1r1w_32x140_afifo_wrapper.v
output			video_data_fwft_fifo_ecc_fault;// From u_as6d_app_video_pipe_1r1w_2048x140_fwft_fifo_wrapper of as6d_app_video_pipe_1r1w_2048x140_fwft_fifo_wrapper.v
// End of automatics
output                                                video_data_afifo_single_err;
output                                                video_data_afifo_double_err;
output                                                video_data_afifo_ovf_int;
output                                                video_data_afifo_udf_int;
output                                                video_data_afifo_prog_full;
output                                                video_data_afifo_empty;
output                                                video_data_afifo_full;
output                                                video_data_afifo_prog_empty;
output                                                video_data_fwft_fifo_single_err;
output                                                video_data_fwft_fifo_double_err;
output                                                video_data_fwft_fifo_ovf_int;
output                                                video_data_fwft_fifo_udf_int;
output                                                video_data_fwft_fifo_prog_full;
output                                                video_data_fwft_fifo_empty;
output                                                video_data_fwft_fifo_full;
output                                                video_data_vld;
output [(VIDEO_DATA_SIZE-1):0]                        video_data;
output                                                ack;
output                                                line_end;
output                                                video_loss;
output                                                video_lock;
output [2:0]                                          fifo_rd_ctrl_cs;
output                                                fs_detect_pipe;
output [15:0]                                         fs_cnt_pipe;
output                                                empty_vld_aggregator0;
output                                                empty_vld_aggregator1;
output                                                empty_vld_aggregator2;
output                                                empty_vld_aggregator3;
output                                                ack_vld_aggregator0;
output                                                ack_vld_aggregator1;
output                                                ack_vld_aggregator2;
output                                                ack_vld_aggregator3;
output                                                line_end_vld_aggregator0;
output                                                line_end_vld_aggregator1;
output                                                line_end_vld_aggregator2;
output                                                line_end_vld_aggregator3;
output [139:0]                                        video_pipe_data_aggre_bypass;
output                                                video_pipe_vld_aggre_bypass;
//signal definition

output [31:0]                                         reg_rd_resv_pkt_cnt_lp_pf;
output [31:0]                                         reg_rd_resv_pkt_cnt_lp_ph;
output [31:0]                                         reg_rd_resv_pkt_cnt_sp_le;
output [31:0]                                         reg_rd_resv_pkt_cnt_sp_ls;
output [31:0]                                         reg_rd_resv_pkt_cnt_sp_fe;
output [31:0]                                         reg_rd_resv_pkt_cnt_sp_fs;
output [31:0]                                         reg_rd_app_full_cnt_sync_fifo;
output [31:0]                                         reg_rd_app_full_cnt_async_fifo;
output [31:0]                                         reg_rd_dispatched_cnt_ready_for_sch;

output                                                lcrc_err;
output                                                reg_rd_dbg_pkt_num_nonzero_threshold_err;
output                                                reg_rd_dbg_pkt_num_nonzero_and_fifo_empty_threshold_err;
output [5:0]                                          video_pipe_date_type_for_concat_align;
output                                                video_pipe_date_type_for_concat_align_vld;

genvar                                              j;
wire                                                video_data_afifo_wr_en;
reg     [139:0]                                     video_data_afifo_wr_data;
wire                                                video_data_afifo_wr_en_d3;
wire    [139:0]                                     video_data_afifo_wr_data_d3;
wire                                                video_data_afifo_wr_en_lcrc_mux;
wire    [139:0]                                     video_data_afifo_wr_data_lcrc_mux;
wire                                                video_data_afifo_rd_en;
wire [139:0]                                        video_data_afifo_rd_data;
wire                                                video_data_afifo_rd_data_val;
wire                                                video_data_fwft_fifo_rd_en;
wire                                                video_data_fwft_fifo_wr_en;
wire [139:0]                                        video_data_fwft_fifo_wr_data;
wire [139:0]                                        video_data_fwft_fifo_rd_data;
wire                                                video_data_fwft_fifo_rd_data_val;
wire                                                line_delay_en;
reg  [(`MEP_CSI2_DEVICE_IDI_CSIDATA_SIZE-1):0]      csi_data_d1;
reg  [(`MEP_CSI2_DEVICE_IDI_DATA_BYTEEN_WIDTH-1):0] bytes_en_d1;
reg                                                 header_en_d1;
reg                                                 data_en_d1;
reg  [5:0]                                          data_type_d1;
reg  [1:0]                                          virtual_channel_d1;
reg  [(`MEP_CSI2_DEVICE_VCX_DWIDTH-1):0]            virtual_channel_x_d1;
reg  [15:0]                                         word_count_d1;
reg  [3:0]                                          aggr_id_d1;
reg                                                 pkt_crc_en_d1; 
reg  [31:0]                                         pkt_crc_d1; 
reg                                                 pkt_crc_en_d2; 
reg  [31:0]                                         pkt_crc_d2; 
wire                                                header_up;
wire                                                header_dn;
reg                                                 header_up_d1;
reg                                                 data_cnt;
reg  [63:0]                                         data_lock;
wire                                                wr_header;
wire                                                wr_footer;
reg                                                 wr_footer_d1;
wire                                                wr_data;
wire                                                wr_short;
wire                                                wr_crc;
wire [135:0]                                        video_data_storage_fifo_wdata;
wire                                                video_data_storage_fifo_rd ;
wire                                                video_data_fwft_fifo_empty_pre;
reg                                                 lock_wr_sp_ls;
//lp_pf cnt signal cal
reg                                                 pulse_lp_pf_wr_side;
wire                                                pulse_lp_pf_rd_side;
reg  [31:0]                                         cnt_lp_pf_rd_side;
//pkt cnt signal cal
reg  [15:0]                                         pulse_pkt_wr_side;
wire [15:0]                                         pulse_pkt_rd_side;
reg  [3:0]                                          pulse_pkt_cnt_wr_side;
wire [4:0]                                          sum_pulse_pkt_rd_side;
reg  [31:0]                                         cnt_pkt_rd_side;
//cnt
wire                                                video_data_fwft_fifo_empty ;
wire                                                video_loss;
wire [127:0]                                        data_all_swap;
wire [127:0]                                        data_half_swap;
wire [127:0]                                        data_lock_half_swap;
wire                                                sp_fs;
wire                                                sp_fe;
wire                                                sp_ls;
wire                                                sp_le;
wire                                                lp_ph;
wire                                                lp_pf;
wire                                                lp_crc;
wire                                                line_end_pre;
reg                                                 line_end;
wire [2:0]                                          fifo_rd_ctrl_cs;
wire                                                fs_detect_pipe;
reg  [15:0]                                         fs_cnt_pipe;
wire                                                empty_vld_aggregator0;
wire                                                empty_vld_aggregator1;
wire                                                empty_vld_aggregator2;
wire                                                empty_vld_aggregator3;
wire                                                video_data_fwft_fifo_rd_en_aggre_bypass_mux;
wire [139:0]                                        video_pipe_data_aggre_bypass;
wire                                                video_pipe_vld_aggre_bypass;
wire                                                fifo_wrclk_rst;
wire                                                fifo_rdclk_rst;
wire [31:0]                                         pulse_cnt_block[5:0];
wire [5:0]                                          pkt_pulse;
wire [5:0]                                          pulse_cnt_clear;
wire                                                video_data_afifo_full_up;
wire                                                video_data_fwft_fifo_full_up;
wire [31:0]                                         fifo_empty_depend_cnt;
reg  [2:0]                                          bytes_lock;
reg  [3:0]                                          aggr_id_lock;
reg  [3:0]                                          pkt_aggr_id;
reg                                                 pkt_aggr_id_vld;
wire [3:0]		                                    ack_vld_aggregator;
wire                                                lcrc_err;
wire [(`MEP_CSI2_DEVICE_IDI_CSIDATA_SIZE-1):0]      csi_data;
wire [(`MEP_CSI2_DEVICE_IDI_DATA_BYTEEN_WIDTH-1):0] bytes_en;
wire                                                header_en;
wire                                                data_en;
wire [5:0]                                          data_type;
wire [1:0]                                          virtual_channel;
wire [(`MEP_CSI2_DEVICE_VCX_DWIDTH-1):0]            virtual_channel_x;
wire [15:0]                                         word_count;            
wire [3:0]                                          aggr_id;            
wire                                                pkt_crc_en; 
wire [31:0]                                         pkt_crc; 
wire                                                rd_short;
wire                                                rd_header;
wire                                                dbg_pkt_num_nonzero;
reg  [15:0]                                         dbg_pkt_num_nonzero_cnt;
wire                                                dbg_pkt_num_nonzero_and_fifo_empty;
reg  [15:0]                                         dbg_pkt_num_nonzero_and_fifo_empty_cnt;



assign csi_data          = reg_video_pipe_en ? in_csi_data          : 64'd0 ;
assign bytes_en          = reg_video_pipe_en ? in_bytes_en          :  3'd0 ;
assign header_en         = reg_video_pipe_en ? in_header_en         :  1'd0 ;
assign data_en           = reg_video_pipe_en ? in_data_en           :  1'd0 ;
assign data_type         = reg_video_pipe_en ? in_data_type         :  6'd0 ;
assign virtual_channel   = reg_video_pipe_en ? in_virtual_channel   :  2'd0 ;
assign virtual_channel_x = reg_video_pipe_en ? in_virtual_channel_x :  2'd0 ;
assign word_count        = reg_video_pipe_en ? in_word_count        : 16'd0 ;
assign aggr_id           = reg_video_pipe_en ? in_aggr_id           :  4'hf ;
assign pkt_crc_en        = reg_video_pipe_en ? in_pkt_crc_en        :  1'h0 ;
assign pkt_crc           = reg_video_pipe_en ? in_pkt_crc           : 32'h0 ;

/*  as6d_app_video_loss_detect_time_window  AUTO_TEMPLATE (
    .clk_data       (fifo_wrclk),
    .clk_data_rst_n (fifo_wrclk_rst_n),
    .idi_header_en    (header_en_d1),
    .idi_data_en    (data_en_d1),
)*/
as6d_app_video_loss_detect_time_window u0_as6d_app_video_loss_detect_time_window(
                                        /*AUTOINST*/
										 // Outputs
										 .video_loss		(video_loss),
										 .video_lock		(video_lock),
										 // Inputs
										 .clk_1M		(clk_1M),
										 .clk_data		(fifo_wrclk),	 // Templated
										 .clk_data_rst_n	(fifo_wrclk_rst_n), // Templated
										 .idi_header_en		(header_en_d1),	 // Templated
										 .idi_data_en		(data_en_d1),	 // Templated
										 .time_window		(time_window[16:0]),
										 .video_loss_en		(video_loss_en));

always @(posedge fifo_wrclk or negedge fifo_wrclk_rst_n)begin
    if(~fifo_wrclk_rst_n)begin
        csi_data_d1                <=  `MEP_CSI2_DEVICE_IDI_CSIDATA_SIZE'd0        ;
        bytes_en_d1                <=  `MEP_CSI2_DEVICE_IDI_DATA_BYTEEN_WIDTH'd0   ;
        header_en_d1               <=  1'd0                                        ;
        data_en_d1                 <=  1'd0                                        ;
        data_type_d1               <=  6'd0                                        ;
        virtual_channel_d1         <=  2'd0                                        ;
        virtual_channel_x_d1       <=  `MEP_CSI2_DEVICE_VCX_DWIDTH'd0              ;
        word_count_d1              <=  16'd0                                       ;
        aggr_id_d1                 <=  4'hf                                        ;
        pkt_crc_en_d1              <=  1'd0                                        ;
        pkt_crc_d1                 <=  32'd0                                       ;
        pkt_crc_en_d2              <=  1'd0                                        ;
        pkt_crc_d2                 <=  32'd0                                       ;
    end
    else if(reg_video_pipe_en)begin
        csi_data_d1                <=  csi_data                                    ;
        bytes_en_d1                <=  bytes_en                                    ;
        header_en_d1               <=  header_en                                   ;
        data_en_d1                 <=  data_en                                     ;
        data_type_d1               <=  data_type                                   ;
        virtual_channel_d1         <=  virtual_channel                             ;
        virtual_channel_x_d1       <=  virtual_channel_x                           ;
        word_count_d1              <=  word_count                                  ;
        aggr_id_d1                 <=  aggr_id                                     ;
        pkt_crc_en_d1              <= pkt_crc_en                                   ;
        pkt_crc_d1                 <= pkt_crc                                      ;
        pkt_crc_en_d2              <= pkt_crc_en_d1                                ;
        pkt_crc_d2                 <= pkt_crc_d1                                   ;
    end
end

assign header_up = header_en & (~header_en_d1);
assign header_dn = ~header_en & header_en_d1;

always @(posedge fifo_wrclk or negedge fifo_wrclk_rst_n)begin
    if(~fifo_wrclk_rst_n)
        header_up_d1 <= 1'd0;
    else
        header_up_d1 <= header_up;
end

//1 pipe wr_data need 2 pipe data_en
always @(posedge fifo_wrclk or negedge fifo_wrclk_rst_n)begin
    if(~fifo_wrclk_rst_n)
        data_cnt <= 1'd0;
    else if(header_up_d1)
        data_cnt <= 1'd0;
    else if(data_en_d1&&header_en_d1)
        data_cnt <= ~data_cnt;
end

always @(posedge fifo_wrclk or negedge fifo_wrclk_rst_n)begin
    if(~fifo_wrclk_rst_n)
        data_lock <= 64'd0;
    else if(~data_cnt&&data_en_d1&&header_en_d1)
        data_lock <= csi_data_d1;
end

always @(posedge fifo_wrclk or negedge fifo_wrclk_rst_n)begin
    if(~fifo_wrclk_rst_n)
        bytes_lock <= 3'd0;
    else if(~data_cnt&&data_en_d1&&header_en_d1)
        bytes_lock <= bytes_en_d1;
end

always @(posedge fifo_wrclk or negedge fifo_wrclk_rst_n)begin
    if(~fifo_wrclk_rst_n)
        aggr_id_lock <= 4'hf;
    else if(wr_footer)
        aggr_id_lock <= aggr_id_d1;
end

assign    fs_detect_pipe = (wr_short&sp_fs) ? 1'd1 : 1'd0 ;

always @(posedge fifo_wrclk or negedge fifo_wrclk_rst_n)begin
    if(~fifo_wrclk_rst_n)
        fs_cnt_pipe <= 16'd0;
    else if(fs_detect_pipe)
        fs_cnt_pipe <= fs_cnt_pipe + 1'd1;
end

assign    wr_data      = ((data_cnt|wr_footer)&data_en_d1&header_en_d1);
assign    wr_short     = (~header_up)&(header_dn)&(header_up_d1);
assign    wr_footer    = (~header_up)&(header_dn)&(~header_up_d1);
assign    wr_header    = (~header_up)&(~header_dn)&(header_up_d1);
assign    wr_crc       = pkt_crc_en_d2;

//mipi device support YUV420 LEGA dt=6'h1a,YUV422 dt=6'h1e type, MSB is early
//mipi device support default type, LSB is early
assign    data_all_swap         = ((data_type_d1 == `CSI_YUV420_8_BIT_LEGACY)||(data_type_d1 == `CSI_YUV422_8_BIT))?{data_lock,csi_data_d1} : {csi_data_d1,data_lock};
assign    data_half_swap        = ((data_type_d1 == `CSI_YUV420_8_BIT_LEGACY)||(data_type_d1 == `CSI_YUV422_8_BIT))?{csi_data_d1,64'd0}     : {64'd0,csi_data_d1};
assign    data_lock_half_swap   = ((data_type_d1 == `CSI_YUV420_8_BIT_LEGACY)||(data_type_d1 == `CSI_YUV422_8_BIT))?{data_lock,64'd0}       : {64'd0,data_lock};

always@(*)begin
    if(wr_crc)
        video_data_afifo_wr_data = {aggr_id_lock,104'd0,pkt_crc_d2[31:0]};
    /********************************/
    /*     pkt header wr moment     */
    /*              ____            */
    /*  header_en _|h   |_          */
    /*               ___            */
    /*    data_en __|   |_          */
    /*              ^               */
    /********************************/
    else if(wr_short|wr_header)
        video_data_afifo_wr_data = {aggr_id_d1,wr_data,wr_short,wr_footer,wr_header,105'd0,word_count_d1,data_type_d1,1'd0,virtual_channel_x_d1,virtual_channel_d1};
    /********************************/
    /*      last data wr moment     */
    /*              ______          */
    /*  header_en _| 01234|_        */
    /*               _____          */
    /*    data_en __|     |_        */
    /*                    ^         */
    /********************************/
    else if(~data_cnt&wr_footer &data_en_d1&header_en_d1)
        video_data_afifo_wr_data = {aggr_id_d1,wr_data,wr_short,wr_footer,wr_header,1'b0,bytes_en_d1[2:0],data_half_swap};
    /********************************/
    /*      last data wr moment     */
    /*              _______         */
    /*  header_en _|       |_       */
    /*               _____          */
    /*    data_en __|01234|_        */
    /*                     ^        */
    /********************************/
    else if( data_cnt&wr_footer&~data_en_d1&header_en_d1)
        video_data_afifo_wr_data = reg_last_byte_header_down_mux ? {aggr_id_d1,1'd1   ,wr_short,wr_footer,wr_header,1'b0,bytes_lock[2:0] ,data_lock_half_swap}:
                                                                   {aggr_id_d1,1'd1   ,wr_short,wr_footer,wr_header,1'b0,bytes_en_d1[2:0],data_half_swap};
    else
        video_data_afifo_wr_data = {aggr_id_d1,wr_data,wr_short,wr_footer,wr_header,1'b1,bytes_en_d1[2:0],data_all_swap};
end

//assign video_data_afifo_wr_en       =    (wr_data|wr_short|wr_footer|wr_header);
assign video_data_afifo_wr_en       =    (wr_data|wr_short|wr_footer|wr_header|wr_crc);

assign video_data_afifo_rd_en       = ~video_data_afifo_empty;
assign video_data_fwft_fifo_wr_en   = video_data_afifo_rd_data_val;
assign video_data_fwft_fifo_wr_data = video_data_afifo_rd_data;

always @(posedge fifo_wrclk or negedge fifo_wrclk_rst_n)begin
    if(~fifo_wrclk_rst_n)begin
        wr_footer_d1 <= 1'd0;
    end
    else begin
        wr_footer_d1 <= wr_footer;
    end
end

/*  as6d_app_lcrc_check  AUTO_TEMPLATE (
    .clk			(fifo_wrclk),
    .rst_n		(fifo_wrclk_rst_n),
    .in_data_vld    (video_data_afifo_wr_en),
    .in_data    (video_data_afifo_wr_data[]),
    .in_crc_vld		(wr_footer_d1),
    .in_crc		(32'd0),
    .out_data_vld		(video_data_afifo_wr_en_d3),
    .out_data		(video_data_afifo_wr_data_d3[]),
	 .out_crc_err		(),
)*/
//as6d_app_lcrc_check u_as6d_app_lcrc_check(
//					  .out_data_vld		(video_data_afifo_wr_en_d3),
//					  .out_data		(video_data_afifo_wr_data_d3[139:0]),
//                        /*AUTOINST*/
//					  // Outputs
//					  .out_crc_err		(),
//					  // Inputs
//					  .clk			(fifo_wrclk),
//					  .rst_n		(fifo_wrclk_rst_n),
//					  .in_data_vld		(video_data_afifo_wr_en),
//					  .in_data		(video_data_afifo_wr_data[139:0]),
//					  .in_crc_vld		(wr_footer_d1),
//					  .in_crc		(32'd0));

//assign  video_data_afifo_wr_en_lcrc_mux     = reg_sram_lcrc_chk_dis ? video_data_afifo_wr_en   : video_data_afifo_wr_en_d3   ;
//assign  video_data_afifo_wr_data_lcrc_mux   = reg_sram_lcrc_chk_dis ? video_data_afifo_wr_data : video_data_afifo_wr_data_d3 ;

//idi data wdth 64, fifo data wdth 128 + 12
 /*  as6d_app_video_pipe_1r1w_32x140_afifo_wrapper  AUTO_TEMPLATE (
    .FLIPFLOP    (0),
    .ADDR_WIDTH    (5),
    .DATA_WIDTH    (140),
    .PROG_EMPTY_ASSERT(6'd2),
    .PROG_EMPTY_NEGATE(6'd4),
    .FIFO_DEEP    (32),
    .RAM_PIPE_STAGE    (2),
    .data_count    (),
    .prog_full_assert_cfg(6'd30),
    .prog_full_negate_cfg(6'd28),
    .wr_en        (video_data_afifo_wr_en),
    .wr_data    (video_data_afifo_wr_data[140-1:0]),
    .rd_en        (video_data_afifo_rd_en),
    .rd_data_val(video_data_afifo_rd_data_val),
    .rd_data    (video_data_afifo_rd_data[140-1:0]),
    .empty        (video_data_afifo_empty),
    .reg_dft_tpram_config(reg_dft_tpram_config[]),
    .wr_clk(fifo_wrclk),
    .wr_rst_n(fifo_wrclk_rst_n),
    .rd_clk(fifo_rdclk),
    .rd_rst_n(fifo_rdclk_rst_n),
    .ram_bypass    (1'd0), 
	.ecc_addr_protect_en(reg_app_ecc_addr_protect_en), 
	.ecc_fault_detc_en(reg_app_ecc_fault_detc_en), 
	.ecc_bypass(reg_app_ecc_bypass), 
    .\(.*\)        (video_data_afifo_\1),
)*/
as6d_app_video_pipe_1r1w_32x140_afifo_wrapper #(/*AUTOINSTPARAM*/
						// Parameters
						.FLIPFLOP	(0),		 // Templated
						.ADDR_WIDTH	(5),		 // Templated
						.DATA_WIDTH	(140),		 // Templated
						.PROG_EMPTY_ASSERT(6'd2),	 // Templated
						.PROG_EMPTY_NEGATE(6'd4),	 // Templated
						.FIFO_DEEP	(32),		 // Templated
						.RAM_PIPE_STAGE	(2))		 // Templated
u_as6d_app_video_pipe_1r1w_32x140_afifo_wrapper(
                        .rd_data    (video_data_afifo_rd_data[140-1:0]),
                        .rd_data_val    (video_data_afifo_rd_data_val),
                        /*AUTOINST*/
						// Outputs
						.prog_full	(video_data_afifo_prog_full), // Templated
						.full		(video_data_afifo_full), // Templated
						.prog_empty	(video_data_afifo_prog_empty), // Templated
						.empty		(video_data_afifo_empty), // Templated
						.ecc_fault	(video_data_afifo_ecc_fault), // Templated
						.single_err	(video_data_afifo_single_err), // Templated
						.double_err	(video_data_afifo_double_err), // Templated
						.ovf_int	(video_data_afifo_ovf_int), // Templated
						.udf_int	(video_data_afifo_udf_int), // Templated
						.data_count	(),		 // Templated
						// Inputs
						.reg_dft_tpram_config(reg_dft_tpram_config[8:0]), // Templated
						.wr_rst_n	(fifo_wrclk_rst_n), // Templated
						.wr_clk		(fifo_wrclk),	 // Templated
						.wr_en		(video_data_afifo_wr_en), // Templated
						.wr_data	(video_data_afifo_wr_data[140-1:0]), // Templated
						.prog_full_assert_cfg(6'd30),	 // Templated
						.prog_full_negate_cfg(6'd28),	 // Templated
						.ecc_addr_protect_en(reg_app_ecc_addr_protect_en), // Templated
						.ecc_fault_detc_en(reg_app_ecc_fault_detc_en), // Templated
						.ecc_bypass	(reg_app_ecc_bypass), // Templated
						.ram_bypass	(1'd0),		 // Templated
						.rd_rst_n	(fifo_rdclk_rst_n), // Templated
						.rd_clk		(fifo_rdclk),	 // Templated
						.rd_en		(video_data_afifo_rd_en)); // Templated

 /*  as6d_app_video_pipe_1r1w_2048x140_fwft_fifo_wrapper  AUTO_TEMPLATE (
    .FLIPFLOP    (0),
    .ADDR_WIDTH    (11),
    .DATA_WIDTH    (140),
    .PROG_EMPTY_ASSERT(12'd10),
    .PROG_EMPTY_NEGATE(12'd16),
    .FIFO_DEEP    (2048),
    .RAM_PIPE_STAGE    (2),
    .prog_full_assert_cfg(12'd2040),
    .prog_full_negate_cfg(12'd2030),
    .wr_data    (video_data_fwft_fifo_wr_data[140-1:0]),
    .rd_data    (video_data_fwft_fifo_rd_data[140-1:0]),
    .empty        (video_data_fwft_fifo_empty_pre),
    .rd_en        (video_data_fwft_fifo_rd_en_aggre_bypass_mux),
    .reg_dft_sync_tpram_config(reg_dft_sync_tpram_config[]),
    .clk(fifo_rdclk),
    .rst_n(fifo_rdclk_rst_n),
    .ram_bypass    (1'd0), 
	.ecc_addr_protect_en(reg_app_ecc_addr_protect_en), 
	.ecc_fault_detc_en(reg_app_ecc_fault_detc_en), 
	.ecc_bypass(reg_app_ecc_bypass), 
    .\(.*\)        (video_data_fwft_fifo_\1),
)*/
as6d_app_video_pipe_1r1w_2048x140_fwft_fifo_wrapper #(/*AUTOINSTPARAM*/
						      // Parameters
						      .FLIPFLOP		(0),		 // Templated
						      .ADDR_WIDTH	(11),		 // Templated
						      .DATA_WIDTH	(140),		 // Templated
						      .PROG_EMPTY_ASSERT(12'd10),	 // Templated
						      .PROG_EMPTY_NEGATE(12'd16),	 // Templated
						      .FIFO_DEEP	(2048),		 // Templated
						      .RAM_PIPE_STAGE	(2))		 // Templated
u_as6d_app_video_pipe_1r1w_2048x140_fwft_fifo_wrapper(
                              .rd_data        (video_data_fwft_fifo_rd_data[140-1:0]),
                              .rd_data_val    (video_data_fwft_fifo_rd_data_val),
                            /*AUTOINST*/
						      // Outputs
						      .ecc_fault	(video_data_fwft_fifo_ecc_fault), // Templated
						      .single_err	(video_data_fwft_fifo_single_err), // Templated
						      .double_err	(video_data_fwft_fifo_double_err), // Templated
						      .ovf_int		(video_data_fwft_fifo_ovf_int), // Templated
						      .udf_int		(video_data_fwft_fifo_udf_int), // Templated
						      .prog_full	(video_data_fwft_fifo_prog_full), // Templated
						      .empty		(video_data_fwft_fifo_empty_pre), // Templated
						      .full		(video_data_fwft_fifo_full), // Templated
						      // Inputs
						      .clk		(fifo_rdclk),	 // Templated
						      .rst_n		(fifo_rdclk_rst_n), // Templated
						      .ram_bypass	(1'd0),		 // Templated
						      .reg_dft_sync_tpram_config(reg_dft_sync_tpram_config[9:0]), // Templated
						      .prog_full_assert_cfg(12'd2040),	 // Templated
						      .prog_full_negate_cfg(12'd2030),	 // Templated
						      .ecc_addr_protect_en(reg_app_ecc_addr_protect_en), // Templated
						      .ecc_fault_detc_en(reg_app_ecc_fault_detc_en), // Templated
						      .ecc_bypass	(reg_app_ecc_bypass), // Templated
						      .wr_data		(video_data_fwft_fifo_wr_data[140-1:0]), // Templated
						      .wr_en		(video_data_fwft_fifo_wr_en), // Templated
						      .rd_en		(video_data_fwft_fifo_rd_en_aggre_bypass_mux)); // Templated

 /*  as6d_app_fifo_rd_ctrl  AUTO_TEMPLATE (
    .video_data_fifo_empty(video_data_fwft_fifo_empty_pre),
    .video_data_fifo_rdata(video_data_fwft_fifo_rd_data[]),
    .video_data_fifo_rd(video_data_fwft_fifo_rd_en),
    .current_state(fifo_rd_ctrl_cs[]),
    .line_end(line_end_pre), 
    .sram_lcrc_err(lcrc_err), 
    .\(.*\)(\1[]),
)*/
as6d_app_fifo_rd_ctrl    u_as6d_app_fifo_rd_ctrl(
						 .ack_vld_aggregator	(ack_vld_aggregator[3:0]),
                         .line_end              (line_end_pre),
						 .video_data_fifo_rd	(video_data_fwft_fifo_rd_en),
                        /*AUTOINST*/
						 // Outputs
						 .ack			(ack),		 // Templated
						 .video_data		(video_data[(VIDEO_DATA_SIZE-1):0]), // Templated
						 .video_data_vld	(video_data_vld), // Templated
						 .current_state		(fifo_rd_ctrl_cs[2:0]), // Templated
						 .ack_pre		(ack_pre),	 // Templated
						 .sram_lcrc_err		(lcrc_err),	 // Templated
						 // Inputs
						 .fifo_rdclk		(fifo_rdclk),	 // Templated
						 .fifo_rdclk_rst_n	(fifo_rdclk_rst_n), // Templated
						 .up_state		(up_state),	 // Templated
						 .video_data_fifo_empty	(video_data_fwft_fifo_empty_pre), // Templated
						 .video_data_fifo_rdata	(video_data_fwft_fifo_rd_data[(VIDEO_DATA_SIZE-1):0]), // Templated
						 .reg_video_fifo_empty_depend_cnt_mux(reg_video_fifo_empty_depend_cnt_mux), // Templated
						 .pkt_aggr_id		(pkt_aggr_id[3:0]), // Templated
						 .pkt_aggr_id_vld	(pkt_aggr_id_vld), // Templated
						 .reg_app_pkt_crc_gen_dis(reg_app_pkt_crc_gen_dis), // Templated
						 .reg_sram_lcrc_err_oen	(reg_sram_lcrc_err_oen)); // Templated

assign    sp_fs = data_type_d1 == `CSI_FRAME_START;
assign    sp_fe = data_type_d1 == `CSI_FRAME_END;
assign    sp_ls = data_type_d1 == `CSI_LINE_START;
assign    sp_le = data_type_d1 == `CSI_LINE_END;
assign    lp_ph = wr_header;
assign    lp_pf = wr_footer;
assign    lp_crc= wr_crc;

assign fifo_wrclk_rst = ~fifo_wrclk_rst_n;
assign fifo_rdclk_rst = ~fifo_rdclk_rst_n;
//***********************************lp_pf cnt rd clk**************************************//
always@(posedge fifo_wrclk or negedge fifo_wrclk_rst_n)begin
    if(~fifo_wrclk_rst_n)
        pulse_lp_pf_wr_side <= 1'd0;
    else if(lp_pf)
        pulse_lp_pf_wr_side <= 1'd1;
    else 
        pulse_lp_pf_wr_side <= 1'd0;
end

pulse_sync_hs pulse_sync_hs_lp_pf(
    .SRC_CK     (fifo_wrclk), 
    .SRC_RST    (fifo_wrclk_rst),
    .DST_CK     (fifo_rdclk), 
    .DST_RST    (fifo_rdclk_rst),
    .SRC_PULSE  (pulse_lp_pf_wr_side), 
    .DST_PULSE  (pulse_lp_pf_rd_side));

always@(posedge fifo_rdclk or negedge fifo_rdclk_rst_n)begin
    if(~fifo_rdclk_rst_n)
        cnt_lp_pf_rd_side <= 32'd0;
    else 
        cnt_lp_pf_rd_side <= cnt_lp_pf_rd_side + pulse_lp_pf_rd_side - line_end_pre;
end

//***********************************pkt cnt rd clk**************************************//
wire    pulse_pkt_wr_side_pre;
assign  pulse_pkt_wr_side_pre = reg_app_pkt_crc_gen_dis ? video_data_afifo_wr_en&(wr_short|wr_footer) :
                                                          video_data_afifo_wr_en&(wr_short|wr_crc);

always@(posedge fifo_wrclk or negedge fifo_wrclk_rst_n)begin
    if(~fifo_wrclk_rst_n)
        pulse_pkt_cnt_wr_side <= 4'd0;
    else if( reg_app_wr_idi_data_continue & pulse_pkt_wr_side_pre)
        pulse_pkt_cnt_wr_side <= (pulse_pkt_cnt_wr_side == 4'hf) ? 4'd0 : pulse_pkt_cnt_wr_side + 1'd1;
    else if(~reg_app_wr_idi_data_continue & (|pulse_pkt_wr_side))
        pulse_pkt_cnt_wr_side <= (pulse_pkt_cnt_wr_side == 4'hf) ? 4'd0 : pulse_pkt_cnt_wr_side + 1'd1;
end
//location
generate for(j=0;j<=15;j=j+1)begin:pulse_pkt_bk
    always@(posedge fifo_wrclk or negedge fifo_wrclk_rst_n)begin
        if(~fifo_wrclk_rst_n)
            pulse_pkt_wr_side[j] <= 1'd0;
        else if(reg_app_pkt_crc_gen_dis & video_data_afifo_wr_en&(sp_fs|sp_fe|sp_ls|sp_le|lp_pf)&(pulse_pkt_cnt_wr_side==j))
            pulse_pkt_wr_side[j] <= 1'd1;
        else if(~reg_app_pkt_crc_gen_dis & video_data_afifo_wr_en&(sp_fs|sp_fe|sp_ls|sp_le|lp_crc)&(pulse_pkt_cnt_wr_side==j))
            pulse_pkt_wr_side[j] <= 1'd1;
        else
            pulse_pkt_wr_side[j] <= 1'd0;
    end

    pulse_sync_hs u_pulse_sync_hs_pkt(
        .SRC_CK     (fifo_wrclk), 
        .SRC_RST    (fifo_wrclk_rst),
        .DST_CK     (fifo_rdclk), 
        .DST_RST    (fifo_rdclk_rst),
        .SRC_PULSE  (pulse_pkt_wr_side[j]), 
        .DST_PULSE  (pulse_pkt_rd_side[j]));
    
end
endgenerate

assign sum_pulse_pkt_rd_side = pulse_pkt_rd_side[3] + pulse_pkt_rd_side[2] + pulse_pkt_rd_side[1] + pulse_pkt_rd_side[0] +
                               pulse_pkt_rd_side[7] + pulse_pkt_rd_side[6] + pulse_pkt_rd_side[5] + pulse_pkt_rd_side[4] +
                               pulse_pkt_rd_side[11] + pulse_pkt_rd_side[10] + pulse_pkt_rd_side[9] + pulse_pkt_rd_side[8] +
                               pulse_pkt_rd_side[15] + pulse_pkt_rd_side[14] + pulse_pkt_rd_side[13] + pulse_pkt_rd_side[12];

//***cnt_line in rd_clk for pulse_sync 
always@(posedge fifo_rdclk or negedge fifo_rdclk_rst_n)begin
    if(~fifo_rdclk_rst_n)
        cnt_pkt_rd_side <= 32'd0;
    else 
        cnt_pkt_rd_side <= cnt_pkt_rd_side + sum_pulse_pkt_rd_side - line_end_pre;
end

//***obtain fifo_empty based on cnt_lp_pf_rd_side***//
//assign video_data_fwft_fifo_empty = ~((~video_data_fwft_fifo_empty_pre) & ((cnt_lp_pf_rd_side > 32'd0) | (~line_delay_en))) ;

//***obtain fifo_empty based on cnt_pkt_rd_side***//
//assign video_data_fwft_fifo_empty = ~((~video_data_fwft_fifo_empty_pre) & ((cnt_pkt_rd_side > 32'd0) | (~line_delay_en))) ;

assign fifo_empty_depend_cnt = reg_video_fifo_empty_depend_cnt_mux ? cnt_pkt_rd_side : cnt_lp_pf_rd_side;
assign video_data_fwft_fifo_empty = ~((fifo_rd_ctrl_cs==3'd0) & (~video_data_fwft_fifo_empty_pre) & ((fifo_empty_depend_cnt > 32'd0) | (~line_delay_en))) ;

//***line_end_pre                   sync with last data pipe
//***line_end                       sync with last data pipe next
always@(posedge fifo_rdclk or negedge fifo_rdclk_rst_n)begin
    if(~fifo_rdclk_rst_n)
        line_end <= 1'd0;
    else
        line_end <= line_end_pre;
end

assign    empty_vld_aggregator0    = (video_data_fwft_fifo_rd_data[139:136]==4'd0) & ~video_data_fwft_fifo_empty & (fifo_rd_ctrl_cs==3'd0);
assign    empty_vld_aggregator1    = (video_data_fwft_fifo_rd_data[139:136]==4'd1) & ~video_data_fwft_fifo_empty & (fifo_rd_ctrl_cs==3'd0);
assign    empty_vld_aggregator2    = (video_data_fwft_fifo_rd_data[139:136]==4'd2) & ~video_data_fwft_fifo_empty & (fifo_rd_ctrl_cs==3'd0);
assign    empty_vld_aggregator3    = (video_data_fwft_fifo_rd_data[139:136]==4'd3) & ~video_data_fwft_fifo_empty & (fifo_rd_ctrl_cs==3'd0);

assign    ack_vld_aggregator0      = ack_vld_aggregator[0] ;
assign    ack_vld_aggregator1      = ack_vld_aggregator[1] ;
assign    ack_vld_aggregator2      = ack_vld_aggregator[2] ;
assign    ack_vld_aggregator3      = ack_vld_aggregator[3] ;

assign    line_end_vld_aggregator0 = line_end && (pkt_aggr_id == 4'd0);
assign    line_end_vld_aggregator1 = line_end && (pkt_aggr_id == 4'd1);
assign    line_end_vld_aggregator2 = line_end && (pkt_aggr_id == 4'd2);
assign    line_end_vld_aggregator3 = line_end && (pkt_aggr_id == 4'd3);

always@(posedge fifo_rdclk or negedge fifo_rdclk_rst_n)begin
    if(~fifo_rdclk_rst_n)
        pkt_aggr_id <= 4'd0;
    else if(~video_data_fwft_fifo_empty&(fifo_rd_ctrl_cs==3'd0))
        pkt_aggr_id <= video_data_fwft_fifo_rd_data[139:136];
end

always@(posedge fifo_rdclk or negedge fifo_rdclk_rst_n)begin
    if(~fifo_rdclk_rst_n)
        pkt_aggr_id_vld <= 1'd0;
    else if(~video_data_fwft_fifo_empty&(fifo_rd_ctrl_cs==3'd0))
        pkt_aggr_id_vld <= 1'd1;
    else if(line_end_pre)
        pkt_aggr_id_vld <= 1'd0;
end

//***aggre_bypass
assign  video_data_fwft_fifo_rd_en_aggre_bypass_mux  = app_aggregation_bypass ? 1'd1 : video_data_fwft_fifo_rd_en;
assign  video_pipe_data_aggre_bypass    = app_aggregation_bypass ? video_data_fwft_fifo_rd_data     : 140'd0     ;
assign  video_pipe_vld_aggre_bypass     = app_aggregation_bypass ? ~video_data_fwft_fifo_empty_pre  : 1'd0       ;

//***data type align for concat line interleaved
assign  rd_short  = video_data_fwft_fifo_rd_data_val & video_data_fwft_fifo_rd_data[134];
assign  rd_header = video_data_fwft_fifo_rd_data_val & video_data_fwft_fifo_rd_data[132];

assign  video_pipe_date_type_for_concat_align = video_data_fwft_fifo_rd_data[10:5];
assign  video_pipe_date_type_for_concat_align_vld = rd_short|rd_header;

//******************pkt dt pulse in rd_clk from video_pipe to 4 sync aggr********************//
assign  dbg_pkt_num_nonzero = (|cnt_pkt_rd_side);

always@(posedge fifo_rdclk or negedge fifo_rdclk_rst_n)begin
    if(~fifo_rdclk_rst_n)
        dbg_pkt_num_nonzero_cnt <= 16'd0;
    else if(dbg_pkt_num_nonzero)
        dbg_pkt_num_nonzero_cnt <= (reg_dbg_pkt_num_nonzero_threshold <= dbg_pkt_num_nonzero_cnt) ? 16'd0 : 
                                    dbg_pkt_num_nonzero_cnt + 1'd1;
    else
        dbg_pkt_num_nonzero_cnt <= 16'd0;
end

assign reg_rd_dbg_pkt_num_nonzero_threshold_err = (reg_dbg_pkt_num_nonzero_threshold == dbg_pkt_num_nonzero_cnt);


assign          dbg_pkt_num_nonzero_and_fifo_empty = dbg_pkt_num_nonzero&video_data_fwft_fifo_empty_pre;

always@(posedge fifo_rdclk or negedge fifo_rdclk_rst_n)begin
    if(~fifo_rdclk_rst_n)
        dbg_pkt_num_nonzero_and_fifo_empty_cnt <= 16'd0;
    else if(dbg_pkt_num_nonzero_and_fifo_empty)
        dbg_pkt_num_nonzero_and_fifo_empty_cnt <= (reg_dbg_pkt_num_nonzero_and_fifo_empty_threshold <= dbg_pkt_num_nonzero_and_fifo_empty_cnt) ? 16'd0 : 
                                                   dbg_pkt_num_nonzero_and_fifo_empty_cnt + 1'd1;
    else
        dbg_pkt_num_nonzero_and_fifo_empty_cnt <= 16'd0;
end

assign reg_rd_dbg_pkt_num_nonzero_and_fifo_empty_threshold_err = (reg_dbg_pkt_num_nonzero_and_fifo_empty_threshold == dbg_pkt_num_nonzero_and_fifo_empty_cnt);

//*********************************************debug cnt*************************************//
 /*  monitor_idi_packet  AUTO_TEMPLATE (
    .clk    (fifo_wrclk),
    .rst_n  (fifo_wrclk_rst_n),
    .header_en		(header_en_d1),
    .data_type		(data_type_d1[]),
)*/
monitor_idi_packet    u_monitor_idi_packet(/*AUTOINST*/
					   // Outputs
					   .reg_rd_resv_pkt_cnt_lp_pf(reg_rd_resv_pkt_cnt_lp_pf[31:0]),
					   .reg_rd_resv_pkt_cnt_lp_ph(reg_rd_resv_pkt_cnt_lp_ph[31:0]),
					   .reg_rd_resv_pkt_cnt_sp_le(reg_rd_resv_pkt_cnt_sp_le[31:0]),
					   .reg_rd_resv_pkt_cnt_sp_ls(reg_rd_resv_pkt_cnt_sp_ls[31:0]),
					   .reg_rd_resv_pkt_cnt_sp_fe(reg_rd_resv_pkt_cnt_sp_fe[31:0]),
					   .reg_rd_resv_pkt_cnt_sp_fs(reg_rd_resv_pkt_cnt_sp_fs[31:0]),
					   // Inputs
					   .clk			(fifo_wrclk),	 // Templated
					   .rst_n		(fifo_wrclk_rst_n), // Templated
					   .header_en		(header_en_d1),	 // Templated
					   .data_type		(data_type_d1[5:0]), // Templated
					   .reg_resv_pkt_match_lp_dt(reg_resv_pkt_match_lp_dt[5:0]),
					   .reg_resv_pkt_match_lp_dt_en(reg_resv_pkt_match_lp_dt_en),
					   .reg_clear_resv_pkt_cnt_lp_pf(reg_clear_resv_pkt_cnt_lp_pf),
					   .reg_clear_resv_pkt_cnt_lp_ph(reg_clear_resv_pkt_cnt_lp_ph),
					   .reg_clear_resv_pkt_cnt_sp_le(reg_clear_resv_pkt_cnt_sp_le),
					   .reg_clear_resv_pkt_cnt_sp_ls(reg_clear_resv_pkt_cnt_sp_ls),
					   .reg_clear_resv_pkt_cnt_sp_fe(reg_clear_resv_pkt_cnt_sp_fe),
					   .reg_clear_resv_pkt_cnt_sp_fs(reg_clear_resv_pkt_cnt_sp_fs));


edge_det  edge_det_video_async_fifo(
    .clk     (fifo_wrclk),
    .reset   (fifo_wrclk_rst),
    .din     (video_data_afifo_full),
    .d_edge  (video_data_afifo_full_up));

edge_det  edge_det_video_sync_fifo(
    .clk     (fifo_rdclk),
    .reset   (fifo_rdclk_rst),
    .din     (video_data_fwft_fifo_full),
    .d_edge  (video_data_fwft_fifo_full_up));

pulse_cnt app_pulse_async_fifo(
    .cnt    (reg_rd_app_full_cnt_async_fifo),
    .clk    (fifo_wrclk),
    .rst_n  (fifo_wrclk_rst_n),
    .clear  (reg_clear_app_full_cnt_async_fifo),
    .pulse  (video_data_afifo_full_up));

pulse_cnt app_pulse_sync_fifo(
    .cnt    (reg_rd_app_full_cnt_sync_fifo),
    .clk    (fifo_rdclk),
    .rst_n  (fifo_rdclk_rst_n),
    .clear  (reg_clear_app_full_cnt_sync_fifo),
    .pulse  (video_data_fwft_fifo_full_up));


assign reg_rd_dispatched_cnt_ready_for_sch = fifo_empty_depend_cnt;

endmodule 

---_FILE_END_---
---_PATH_START_---video_pipe.v---_PATH_END_---
module video_pipe(/*AUTOARG*/
   // Outputs
   mep_tx_idi_data_storage_fifo_rdata,
   mep_tx_idi_data_storage_fifo_full,
   mep_tx_idi_data_storage_fifo_aful,
   mep_tx_idi_data_storage_fifo_empty,
   mep_tx_idi_data_storage_fifo_amty,
   // Inputs
   clk_data, rst_n, csi_data, bytes_en, header_en, data_en, data_type,
   data_parity, virtual_channel, virtual_channel_x, word_count,
   mep2pcs_clk_data, mep2pcs_rst_n, mep_tx_idi_data_storage_fifo_rd
   );
    //inputs
    input												clk_data;
    input                                             	rst_n;
    input  [(`CSI2_DEVICE_IDI_CSIDATA_SIZE-1):0]      	csi_data;
    input  [(`CSI2_DEVICE_IDI_DATA_BYTEEN_WIDTH-1):0] 	bytes_en;
    input                                             	header_en;
    input                                             	data_en;
    input  [5:0]                                      	data_type;
    input  [(`CSI2_DEVICE_IDI_DATA_PARITY_WIDTH-1):0] 	data_parity;
    input  [1:0]										virtual_channel;
    input  [(`CSI2_DEVICE_VCX_DWIDTH-1):0]              virtual_channel_x;
    input  [15:0]										word_count;

    input												mep2pcs_clk_data;
    input                                             	mep2pcs_rst_n;
    input                                             	mep_tx_idi_data_storage_fifo_rd;

    //outputs
    output [(`CSI2_DEVICE_IDI_CSIDATA_SIZE+3):0]        mep_tx_idi_data_storage_fifo_rdata;
    output												mep_tx_idi_data_storage_fifo_full;
    output                                            	mep_tx_idi_data_storage_fifo_aful;
    output                                            	mep_tx_idi_data_storage_fifo_empty;
    output                                            	mep_tx_idi_data_storage_fifo_amty;

    //signal definition
    reg                                               header_en_d1;
    wire                                              header_en_flag;
    reg                                               header_en_flag_d1;
    wire                                              footer_en_flag;
    reg                                               footer_en_flag_d1;
    wire                                              short_packet_en;
    reg                                               data_en_d1;
    reg  [(`CSI2_DEVICE_IDI_CSIDATA_SIZE-1):0]          csi_data_d1;

         mep_tx_idi_header                            mep_tx_idi_header_w_pre;
         mep_tx_idi_header                            mep_tx_idi_header_w_pre_d1;
         mep_tx_idi_header                            mep_tx_idi_header_w;
         mep_tx_idi_data                              mep_tx_idi_data_w_pre;
         mep_tx_idi_data                              mep_tx_idi_data_w_pre_d1;
         mep_tx_idi_data                              mep_tx_idi_data_w;

    wire                                              data_mapped_en;
    wire [(`CSI2_DEVICE_IDI_CSIDATA_SIZE-1):0]          csi_data_mapped;
    wire                                              mep_tx_idi_data_storage_fifo_wr;
    reg  [(`CSI2_DEVICE_IDI_CSIDATA_SIZE+3):0]          mep_tx_idi_data_storage_fifo_wdata;

    //logic body
    always @(posedge clk_data or negedge rst_n) begin
        if(!rst_n) begin
            header_en_d1 <= 1'b0;
        end
        else begin
            header_en_d1 <= header_en;
        end
    end

    always @(posedge clk_data or negedge rst_n) begin
        if(!rst_n) begin
            data_en_d1 <= 1'b0;
        end
        else begin
            data_en_d1 <= data_en;
        end
    end

    always @(posedge clk_data or negedge rst_n) begin
        if(!rst_n) begin
            header_en_flag_d1 <= 1'b0;
        end
        else begin
            header_en_flag_d1 <= header_en_flag;
        end
    end

    always @(posedge clk_data or negedge rst_n) begin
        if(!rst_n) begin
            footer_en_flag_d1 <= 1'b0;
        end
        else begin
            footer_en_flag_d1 <= footer_en_flag;
        end
    end

    always @(posedge clk_data or negedge rst_n) begin
        if(!rst_n) begin
            mep_tx_idi_header_w_pre_d1 <= {(`CSI2_DEVICE_IDI_CSIDATA_SIZE + 4){1'b0}};
        end
        else begin
            mep_tx_idi_header_w_pre_d1 <= mep_tx_idi_header_w_pre;
        end
    end

    always @(posedge clk_data or negedge rst_n) begin
        if(!rst_n) begin
            mep_tx_idi_data_w_pre_d1 <= {(`CSI2_DEVICE_IDI_CSIDATA_SIZE + 4){1'b0}};
        end
        else begin
            mep_tx_idi_data_w_pre_d1 <= mep_tx_idi_data_w_pre;
        end
    end

    assign header_en_flag = header_en && (~header_en_d1);
    assign footer_en_flag = (~header_en) && header_en_d1;
    assign short_packet_en = header_en_flag_d1 && footer_en_flag;

    assign mep_tx_idi_header_w_pre.data_en         = 1'b0;
    assign mep_tx_idi_header_w_pre.short_packet_en = 1'b0;
    assign mep_tx_idi_header_w_pre.footer_en_flag  = 1'b0;
    assign mep_tx_idi_header_w_pre.header_en_flag  = 1'b0;
    assign mep_tx_idi_header_w_pre.rsv             = 30'b0;
    assign mep_tx_idi_header_w_pre.ecc             = 'b0;
    assign mep_tx_idi_header_w_pre.word_count      = word_count;
    assign mep_tx_idi_header_w_pre.data_type       = data_type;
    assign mep_tx_idi_header_w_pre.virtual_channel = {virtual_channel,virtual_channel_x};

    assign mep_tx_idi_header_w.data_en         = mep_tx_idi_header_w_pre_d1.data_en;
    assign mep_tx_idi_header_w.short_packet_en = short_packet_en;
    assign mep_tx_idi_header_w.footer_en_flag  = footer_en_flag_d1;
    assign mep_tx_idi_header_w.header_en_flag  = header_en_flag_d1;
    assign mep_tx_idi_header_w.rsv             = 30'b0;
    assign mep_tx_idi_header_w.ecc             = 'b0;
    assign mep_tx_idi_header_w.word_count      = mep_tx_idi_header_w_pre_d1.word_count;
    assign mep_tx_idi_header_w.data_type       = mep_tx_idi_header_w_pre_d1.data_type;
    assign mep_tx_idi_header_w.virtual_channel = mep_tx_idi_header_w_pre_d1.virtual_channel;

    assign mep_tx_idi_data_w_pre.data_en         = data_en;
    assign mep_tx_idi_data_w_pre.short_packet_en = 1'b0;
    assign mep_tx_idi_data_w_pre.footer_en_flag  = 1'b0;
    assign mep_tx_idi_data_w_pre.header_en_flag  = 1'b0;
    assign mep_tx_idi_data_w_pre.csi_data        = csi_data;

    assign mep_tx_idi_data_w.data_en         = data_mapped_en;
    assign mep_tx_idi_data_w.short_packet_en = mep_tx_idi_data_w_pre_d1.short_packet_en;
    assign mep_tx_idi_data_w.footer_en_flag  = footer_en_flag_d1;
    assign mep_tx_idi_data_w.header_en_flag  = mep_tx_idi_data_w_pre_d1.header_en_flag;
    assign mep_tx_idi_data_w.csi_data        = csi_data_mapped;
  
    
    assign mep_tx_idi_data_storage_fifo_wr = mep_tx_idi_header_w.header_en_flag || mep_tx_idi_data_w.data_en;
                                             
    always @(*) begin
        if(mep_tx_idi_header_w.header_en_flag) begin
            mep_tx_idi_data_storage_fifo_wdata = mep_tx_idi_header_w;
        end
        else if(mep_tx_idi_data_w.data_en) begin
            mep_tx_idi_data_storage_fifo_wdata = mep_tx_idi_data_w;
        end
//        else if(mep_tx_idi_data_w.footer_en_flag)begin
//            mep_tx_idi_data_storage_fifo_wdata = mep_tx_idi_data_w;
//        end
        else begin
            mep_tx_idi_data_storage_fifo_wdata = {(`CSI2_DEVICE_IDI_CSIDATA_SIZE + 4){1'b0}};
        end
    end

    data_mapping data_mapping_app (
        .clk_data            ( clk_data        ),
        .rst_n               ( rst_n           ),
        .header_en_flag      ( header_en_flag  ),
        .footer_en_flag      ( footer_en_flag  ),
        .data_type           ( data_type       ),
        .csi_data            ( csi_data        ),
        .data_en             ( data_en         ),
        .out_csi_data_mapped ( csi_data_mapped ),
        .out_data_mapped_en  ( data_mapped_en  )
    );

    generic_fifo #(
        .DWIDTH              ( `CSI2_DEVICE_IDI_CSIDATA_SIZE + 4 ),
        .AWIDTH              ( 10                              ),
        .EARLY_READ          ( 1                               ),
        .CLOCK_CROSSING      ( 1                               ),
        .ALMOST_EMPTY_THRESH ( 6                               ),
        .ALMOST_FULL_THRESH  ( 1020                            )
    )u_mep_tx_data_storage_fifo_app (
        //inputs
        .wclk          ( clk_data                           ),
        .wrst_n        ( rst_n                              ),
        .wen           ( mep_tx_idi_data_storage_fifo_wr    ),
        .wdata         ( mep_tx_idi_data_storage_fifo_wdata ),
        .wfull         ( mep_tx_idi_data_storage_fifo_full  ),
        .walmost_full  ( mep_tx_idi_data_storage_fifo_aful  ),
        //outputs
        .rclk          ( mep2pcs_clk_data                   ),
        .rrst_n        ( mep2pcs_rst_n                      ),
        .ren           ( mep_tx_idi_data_storage_fifo_rd    ),
        .rdata         ( mep_tx_idi_data_storage_fifo_rdata ),
        .rempty        ( mep_tx_idi_data_storage_fifo_empty ),
        .ralmost_empty ( mep_tx_idi_data_storage_fifo_amty  )
    );

endmodule 

---_FILE_END_---
---_PATH_START_---value_comparator.v---_PATH_END_---
module value_comparator #(
    parameter   DATA_WDTH = 6
)(/*AUTOARG*/
   // Outputs
   out_vld, out_data, out_comp_fail,
   // Inputs
   in_vld0, in_vld1, in_data0, in_data1
   );
    input                           in_vld0;
    input                           in_vld1;
    input      [DATA_WDTH-1:0]      in_data0;
    input      [DATA_WDTH-1:0]      in_data1;
    output                          out_vld;
    output reg [DATA_WDTH-1:0]      out_data;
    output                          out_comp_fail;
    
    assign      out_vld = in_vld0|in_vld1;
    
    always@(*)begin
        if(in_vld0) out_data = in_data0;
        else if(in_vld1) out_data = in_data1;
        else out_data = {(DATA_WDTH){1'b1}};
    end

    assign      out_comp_fail = (in_vld0&in_vld1) ? |(in_data0^in_data1) : 1'd0 ;
    
endmodule

---_FILE_END_---
---_PATH_START_---as6d_app_crc_gen_lane.v---_PATH_END_---
module  as6d_app_crc_gen_lane(/*AUTOARG*/
   // Outputs
   out_idi_tunnel_mode_en, out_idi_header_en, out_idi_data_type,
   out_idi_word_count, out_idi_virtual_channel, out_idi_data,
   out_idi_data_en, out_idi_byte_en, out_idi_pkt_crc_en,
   out_idi_pkt_crc,
   // Inputs
   clk, rst_n, reg_app_pkt_crc_gen_dis, pcs2mep_data_stat,
   in_idi_tunnel_mode_en, in_idi_header_en, in_idi_data_type,
   in_idi_word_count, in_idi_virtual_channel, in_idi_data,
   in_idi_data_en, in_idi_byte_en
   );

    input                                                       clk;
    input                                                       rst_n;
    input                                                       reg_app_pkt_crc_gen_dis;
    input                                                       pcs2mep_data_stat;
    input                                                       in_idi_tunnel_mode_en;
    input                                                       in_idi_header_en;
    input     [ 5:0]                                            in_idi_data_type;
    input     [15:0]                                            in_idi_word_count;
    input     [ 3:0]                                            in_idi_virtual_channel;
    input     [63:0]                                            in_idi_data;
    input                                                       in_idi_data_en;
    input     [ 2:0]                                            in_idi_byte_en;

    output                                                      out_idi_tunnel_mode_en;
    output                                                      out_idi_header_en;
    output    [ 5:0]                                            out_idi_data_type;
    output    [15:0]                                            out_idi_word_count;
    output    [ 3:0]                                            out_idi_virtual_channel;
    output    [63:0]                                            out_idi_data;
    output                                                      out_idi_data_en;
    output    [ 2:0]                                            out_idi_byte_en;
    output                                                      out_idi_pkt_crc_en;
    output    [31:0]                                            out_idi_pkt_crc;
    
    localparam   SILENT           = 4'd0;
    localparam   IDLE             = 4'd1;
    localparam   LONG_PKT_HEADER  = 4'd2;
    localparam   LONG_PKT_DATA    = 4'd3;
    localparam   LONG_PKT_FOOTER  = 4'd4;
    localparam   LONG_PKT_CRC     = 4'd5;
    localparam   SHORT_PKT_HEADER = 4'd6;
    localparam   SHORT_PKT_CRC    = 4'd7;

    genvar                  i;
    wire                    long_pkt_header_en;
    wire                    long_pkt_data_en;
    wire                    short_pkt_header_en;
    wire                    idi_header_en;
    wire                    idi_data_en;
    wire      [ 5:0]        idi_data_type;
    wire      [63:0]        idi_data;
    wire                    idi_tunnel_mode_en;
    reg       [ 3:0]        current_state;
    reg       [ 3:0]        next_state;
    reg                     idi_header_en_d1;
    wire                    header_dn;
    wire                    first_slice;
    wire                    middle_slice;
    wire                    last_slice;
    wire                    idi_data_req_pre_crc;
    wire      [ 1:0]        idi_data_slice_pre_crc;
    wire      [ 2:0]        idi_byte_en_pre_crc;
    wire                    swap_data_en;
    wire      [63:0]        swap_idi_data;
    wire      [63:0]        idi_data_post_swap;
    reg       [63:0]        idi_data_post_padding_zero;
    wire      [63:0]        idi_data_pre_crc;
    wire      [ 1:0]        idi_data_slice_post_crc;
    wire      [63:0]        idi_data_post_crc;

    reg                     out_idi_tunnel_mode_en;
    reg                     out_idi_header_en;
    reg       [ 5:0]        out_idi_data_type;
    reg       [15:0]        out_idi_word_count;
    reg       [ 3:0]        out_idi_virtual_channel;
    reg       [63:0]        out_idi_data;
    reg                     out_idi_data_en;
    reg       [ 2:0]        out_idi_byte_en;
    wire                    out_idi_crc_en;
    wire      [31:0]        out_idi_crc;

    assign  idi_tunnel_mode_en = in_idi_tunnel_mode_en;
    assign  idi_header_en      = in_idi_header_en;
    assign  idi_data_en        = in_idi_data_en;
    assign  idi_data_type      = in_idi_data_type;
    assign  idi_data           = in_idi_data;

    assign  long_pkt_header_en  = ~idi_header_en_d1 & idi_header_en & ~idi_data_en & (|idi_data_type[5:2]);
    assign  long_pkt_data_en    =  idi_header_en &  idi_data_en ;
    assign  short_pkt_header_en =  idi_header_en & ~idi_data_en & (~|idi_data_type[5:2]);
    assign  header_dn           =  idi_header_en_d1 & ~idi_header_en;

    always@(posedge clk or negedge rst_n)begin
        if(~rst_n)begin
            idi_header_en_d1 <= 1'd0;
        end
        else begin
            idi_header_en_d1 <= idi_header_en;
        end
    end

    always@(posedge clk or negedge rst_n)begin
        if(~rst_n)
            current_state <= 4'd0;
        else
            current_state <= next_state;
    end

    always@(*)begin
        case(current_state)
            SILENT:begin
                if(pcs2mep_data_stat) next_state = IDLE;
                else next_state = SILENT;
            end
            IDLE:begin
                if(pcs2mep_data_stat)begin
                    if(long_pkt_header_en) next_state = LONG_PKT_HEADER;
                    else if(long_pkt_data_en) next_state = LONG_PKT_DATA;
                    else next_state = IDLE;
                end
                else next_state = SILENT;
            end
            LONG_PKT_HEADER:begin
                if(pcs2mep_data_stat)begin
                    if(long_pkt_data_en) next_state = LONG_PKT_DATA;
                    else if(header_dn) next_state = LONG_PKT_CRC;
                    else next_state = LONG_PKT_HEADER;
                end
                else next_state = SILENT;
            end
            LONG_PKT_DATA:begin
                if(pcs2mep_data_stat)begin
                    if(header_dn) next_state = LONG_PKT_CRC;
                    else next_state = LONG_PKT_DATA;
                end
                else next_state = SILENT;
            end
            LONG_PKT_CRC:begin
                if(pcs2mep_data_stat) next_state = IDLE;
                else next_state = SILENT;
            end
            default:begin
                next_state = SILENT;
            end
        endcase
    end
    

    assign  first_slice  = ((current_state == LONG_PKT_HEADER)&&(next_state == LONG_PKT_DATA)) && long_pkt_data_en;
    assign  middle_slice = ((current_state == LONG_PKT_DATA)&&(next_state == LONG_PKT_DATA)) && long_pkt_data_en;
    assign  last_slice   = (((current_state == LONG_PKT_DATA)||(current_state == LONG_PKT_HEADER))&&(next_state == LONG_PKT_CRC));
    
    assign  idi_data_req_pre_crc   = first_slice|middle_slice|last_slice;
    assign  idi_data_slice_pre_crc = first_slice  ? 2'b01 :
                                     middle_slice ? 2'b00 :
                                     last_slice   ? 2'b10 : 2'b00;

    assign  idi_byte_en_pre_crc    = 3'h7 ;

    assign  swap_data_en = ((idi_data_type == 6'h1a)||(idi_data_type == 6'h1e))|idi_tunnel_mode_en;

    generate 
        for(i=0;i<=7;i=i+1)begin:SWAP_IDI_DATA_BK
            assign swap_idi_data[i*8+:8] = idi_data[(7-i)*8+:8];
        end
    endgenerate

    assign  idi_data_post_swap  = swap_data_en ? swap_idi_data : idi_data;

    always@(*)begin
        if(idi_byte_en_pre_crc == 3'd7)
            idi_data_post_padding_zero = {      idi_data_post_swap[63:0]};
        else if(idi_byte_en_pre_crc == 3'd6)
            idi_data_post_padding_zero = {8'd0 ,idi_data_post_swap[55:0]};
        else if(idi_byte_en_pre_crc == 3'd5)
            idi_data_post_padding_zero = {16'd0,idi_data_post_swap[47:0]};
        else if(idi_byte_en_pre_crc == 3'd4)
            idi_data_post_padding_zero = {24'd0,idi_data_post_swap[39:0]};
        else if(idi_byte_en_pre_crc == 3'd3)
            idi_data_post_padding_zero = {32'd0,idi_data_post_swap[31:0]};
        else if(idi_byte_en_pre_crc == 3'd2)
            idi_data_post_padding_zero = {40'd0,idi_data_post_swap[23:0]};
        else if(idi_byte_en_pre_crc == 3'd1)
            idi_data_post_padding_zero = {48'd0,idi_data_post_swap[15:0]};
        else if(idi_byte_en_pre_crc == 3'd0)
            idi_data_post_padding_zero = {56'd0,idi_data_post_swap[ 7:0]};
        else
            idi_data_post_padding_zero = 64'd0;
    end
         
    assign  idi_data_pre_crc = idi_data_post_padding_zero;

    crc32_encode_wrapper_with_crc_en_app_idi u_as6d_app_rx_crc_gen (
        .clk            ( clk                                  ),
        .rst_n          ( rst_n                                ),
        .data_in        ( idi_data_pre_crc[63:0]               ),
        .data_slice_in  ( idi_data_slice_pre_crc[1:0]          ),
        .data_req_in    ( idi_data_req_pre_crc                 ),
        .byte_en_in     ( idi_byte_en_pre_crc                  ),
        .crc_en_in      ( 1'd0                                 ),

        .data_out       ( idi_data_post_crc[63:0]              ),
        .data_slice_out ( idi_data_slice_post_crc[1:0]         ),
        .data_req_out   (                                      )
    );
    
    assign out_idi_pkt_crc_en = (~reg_app_pkt_crc_gen_dis) ? (idi_data_slice_post_crc == 2'b10) : 1'd0 ;
    assign out_idi_pkt_crc    = (~reg_app_pkt_crc_gen_dis) ? idi_data_post_crc[31:0] : 32'd0 ;
    
    always@(posedge clk or negedge rst_n)begin
        if(~rst_n)begin
            out_idi_tunnel_mode_en  <=  1'd0;
            out_idi_header_en       <=  1'd0;
            out_idi_data_type       <=  6'd0;
            out_idi_word_count      <= 16'd0;
            out_idi_virtual_channel <=  4'd0; 
            out_idi_data            <= 64'd0;
            out_idi_data_en         <=  1'd0;
            out_idi_byte_en         <=  3'd0;
        end
        else begin
            out_idi_tunnel_mode_en  <= in_idi_tunnel_mode_en;
            out_idi_header_en       <= in_idi_header_en;
            out_idi_data_type       <= in_idi_data_type;
            out_idi_word_count      <= in_idi_word_count;
            out_idi_virtual_channel <= in_idi_virtual_channel;
            out_idi_data            <= in_idi_data;
            out_idi_data_en         <= in_idi_data_en;
            out_idi_byte_en         <= in_idi_byte_en;
        end
    end

endmodule

---_FILE_END_---
---_PATH_START_---crc32_encode_wrapper_with_crc_en_app_idi.v---_PATH_END_---
module crc32_encode_wrapper_with_crc_en_app_idi(/*AUTOARG*/
   // Outputs
   data_out, data_slice_out, data_req_out,
   // Inputs
   clk, rst_n, data_in, data_slice_in, data_req_in, byte_en_in,
   crc_en_in
   );
    //inputs
    input                                               clk;
    input                                               rst_n;
    input      [63:0]                                   data_in;
    input      [1:0]                                    data_slice_in;
    input                                               data_req_in;
    input      [2:0]                                    byte_en_in;    //crc byte location
    input                                               crc_en_in;     //crc byte enable

    //outputs
    output reg [63:0]                                   data_out;
    output     [1:0]                                    data_slice_out;
    output                                              data_req_out;

    //signal definition
    wire       [31:0]                                   crc_32_in;
    wire       [31:0]                                   crc_32_out;
    reg        [31:0]                                   crc_32_reg;

    wire       [2:0]                                    byte_en_in_real;
    wire                                                crc_en_in_real;

    localparam SLICE_MIDDLE = 2'b00;
    localparam SLICE_FIRST  = 2'b01;
    localparam SLICE_LAST   = 2'b10;
    localparam SLICE_ONLY   = 2'b11;

    //logic body
    assign crc_32_in       = ( data_slice_in == SLICE_ONLY  )? 32'b0:
                             ( data_slice_in == SLICE_FIRST )? 32'b0: crc_32_reg;

    assign byte_en_in_real = byte_en_in;
    //assign crc_en_in_real  = data_req_in && (( data_slice_in == SLICE_ONLY ) || ( data_slice_in == SLICE_LAST ));
    assign crc_en_in_real  = data_req_in ;

    crc32_64bit_with_crc_en u_crc32_64bit_with_crc_en (
        .data_in    ( data_in         ),
        .crc_in     ( crc_32_in       ),
        .byte_en_in ( byte_en_in_real ),
        .crc_en_in  ( crc_en_in_real  ),
        .crc_out    ( crc_32_out      )
    );

    always @(posedge clk or negedge rst_n)begin
        if(!rst_n)begin
            crc_32_reg <= 32'b0;
        end
        else if(data_req_in && (data_slice_in == SLICE_ONLY))begin
            crc_32_reg <= 32'b0;
        end
        else if(data_req_in && (data_slice_in == SLICE_FIRST))begin
            crc_32_reg <= crc_32_out;
        end
        else if(data_req_in && (data_slice_in == SLICE_MIDDLE))begin
            crc_32_reg <= crc_32_out;
        end
        else if(data_req_in && (data_slice_in == SLICE_LAST))begin
            crc_32_reg <= 32'b0;
        end
    end

    assign data_req_out   = data_req_in;
    assign data_slice_out = data_slice_in;

    always @(*)begin
        if(data_req_in && ( data_slice_in == SLICE_LAST ))begin
            data_out = {32'd0,crc_32_reg[31:0]};
        end
        else begin
            data_out = data_in;
        end
    end

endmodule


---_FILE_END_---
---_PATH_START_---multiple_value_comparator.v---_PATH_END_---
module multiple_value_comparator #(
    parameter   DATA_WDTH = 6
)(/*AUTOARG*/
   // Outputs
   out_vld, out_data, out_comp_fail,
   // Inputs
   in_vld0, in_data0, in_vld1, in_data1, in_vld2, in_data2, in_vld3,
   in_data3
   );
    input                       in_vld0;
    input   [DATA_WDTH-1:0]     in_data0;
    input                       in_vld1;
    input   [DATA_WDTH-1:0]     in_data1;
    input                       in_vld2;
    input   [DATA_WDTH-1:0]     in_data2;
    input                       in_vld3;
    input   [DATA_WDTH-1:0]     in_data3;
    output                      out_vld;
    output  [DATA_WDTH-1:0]     out_data;
    output                      out_comp_fail;
    
    wire                        out_vld0;
    wire    [DATA_WDTH-1:0]     out_data0;
    wire                        out_comp_fail0;
    wire                        out_vld1;
    wire    [DATA_WDTH-1:0]     out_data1;
    wire                        out_comp_fail1;
    wire                        out_vld2;
    wire    [DATA_WDTH-1:0]     out_data2;
    wire                        out_comp_fail2;

    value_comparator u0_value_comparator(
        .in_vld0(in_vld0),
        .in_data0(in_data0),
        .in_vld1(in_vld1),
        .in_data1(in_data1),
        .out_vld(out_vld0),
        .out_data(out_data0),
        .out_comp_fail(out_comp_fail0)
    );
    
    value_comparator u1_value_comparator(
        .in_vld0(out_vld0),
        .in_data0(out_data0),
        .in_vld1(in_vld2),
        .in_data1(in_data2),
        .out_vld(out_vld1),
        .out_data(out_data1),
        .out_comp_fail(out_comp_fail1)
    );

    value_comparator u2_value_comparator(
        .in_vld0(out_vld1),
        .in_data0(out_data1),
        .in_vld1(in_vld3),
        .in_data1(in_data3),
        .out_vld(out_vld2),
        .out_data(out_data2),
        .out_comp_fail(out_comp_fail2)
    );

    assign  out_vld = out_vld2;
    assign  out_data = out_data2;
    assign  out_comp_fail = out_comp_fail0|out_comp_fail1|out_comp_fail2;

endmodule

---_FILE_END_---
---_PATH_START_---as6d_app_aggr.v---_PATH_END_---
module as6d_app_aggr #(
	parameter	VIDEO_DATA_SIZE		= 140
)(/*AUTOARG*/
   // Outputs
   sch_data_type_align_fail_int3, sch_data_type_align_fail_int2,
   sch_data_type_align_fail_int1, sch_data_type_align_fail_int0,
   sch3_up_state_concat, sch3_up_state_aggre, sch3_line_end_concat,
   sch3_line_end_aggre, sch3_cs, sch3_aggre_busy, sch3_ack_concat,
   sch3_ack_aggre, sch2post_video_data_vld3, sch2post_video_data_vld2,
   sch2post_video_data_vld1, sch2post_video_data_vld0,
   sch2_up_state_concat, sch2_up_state_aggre, sch2_line_end_concat,
   sch2_line_end_aggre, sch2_cs, sch2_aggre_busy, sch2_ack_concat,
   sch2_ack_aggre, sch1_up_state_concat, sch1_up_state_aggre,
   sch1_line_end_concat, sch1_line_end_aggre, sch1_cs,
   sch1_aggre_busy, sch1_ack_concat, sch1_ack_aggre,
   sch0_up_state_concat, sch0_up_state_aggre, sch0_line_end_concat,
   sch0_line_end_aggre, sch0_cs, sch0_aggre_busy, sch0_ack_concat,
   sch0_ack_aggre, reg_rd_send_pkt_cnt_sp_ls_aggr3,
   reg_rd_send_pkt_cnt_sp_ls_aggr2, reg_rd_send_pkt_cnt_sp_ls_aggr1,
   reg_rd_send_pkt_cnt_sp_ls_aggr0, reg_rd_send_pkt_cnt_sp_le_aggr3,
   reg_rd_send_pkt_cnt_sp_le_aggr2, reg_rd_send_pkt_cnt_sp_le_aggr1,
   reg_rd_send_pkt_cnt_sp_le_aggr0, reg_rd_send_pkt_cnt_sp_fs_aggr3,
   reg_rd_send_pkt_cnt_sp_fs_aggr2, reg_rd_send_pkt_cnt_sp_fs_aggr1,
   reg_rd_send_pkt_cnt_sp_fs_aggr0, reg_rd_send_pkt_cnt_sp_fe_aggr3,
   reg_rd_send_pkt_cnt_sp_fe_aggr2, reg_rd_send_pkt_cnt_sp_fe_aggr1,
   reg_rd_send_pkt_cnt_sp_fe_aggr0, reg_rd_send_pkt_cnt_lp_ph_aggr3,
   reg_rd_send_pkt_cnt_lp_ph_aggr2, reg_rd_send_pkt_cnt_lp_ph_aggr1,
   reg_rd_send_pkt_cnt_lp_ph_aggr0, reg_rd_send_pkt_cnt_lp_pf_aggr3,
   reg_rd_send_pkt_cnt_lp_pf_aggr2, reg_rd_send_pkt_cnt_lp_pf_aggr1,
   reg_rd_send_pkt_cnt_lp_pf_aggr0, csi2device3_idi_word_count,
   csi2device3_idi_virtual_channel_x, csi2device3_idi_virtual_channel,
   csi2device3_idi_tunnel_mode_en, csi2device3_idi_header_en,
   csi2device3_idi_data_type, csi2device3_idi_data_parity,
   csi2device3_idi_data_en, csi2device3_idi_data,
   csi2device3_idi_byte_en, csi2device2_idi_word_count,
   csi2device2_idi_virtual_channel_x, csi2device2_idi_virtual_channel,
   csi2device2_idi_tunnel_mode_en, csi2device2_idi_header_en,
   csi2device2_idi_data_type, csi2device2_idi_data_parity,
   csi2device2_idi_data_en, csi2device2_idi_data,
   csi2device2_idi_byte_en, csi2device1_idi_word_count,
   csi2device1_idi_virtual_channel_x, csi2device1_idi_virtual_channel,
   csi2device1_idi_tunnel_mode_en, csi2device1_idi_header_en,
   csi2device1_idi_data_type, csi2device1_idi_data_parity,
   csi2device1_idi_data_en, csi2device1_idi_data,
   csi2device1_idi_byte_en, csi2device0_idi_word_count,
   csi2device0_idi_virtual_channel_x, csi2device0_idi_virtual_channel,
   csi2device0_idi_tunnel_mode_en, csi2device0_idi_header_en,
   csi2device0_idi_data_type, csi2device0_idi_data_parity,
   csi2device0_idi_data_en, csi2device0_idi_data,
   csi2device0_idi_byte_en, app_aggr_idi_crc_err_int3,
   app_aggr_idi_crc_err_int2, app_aggr_idi_crc_err_int1,
   app_aggr_idi_crc_err_int0, up_state_video_pipe0,
   up_state_video_pipe1, up_state_video_pipe2, up_state_video_pipe3,
   up_state_video_pipe4, up_state_video_pipe5, up_state_video_pipe6,
   up_state_video_pipe7,
   // Inputs
   video_pipe_date_type_for_concat_align_vld3,
   video_pipe_date_type_for_concat_align_vld2,
   video_pipe_date_type_for_concat_align_vld1,
   video_pipe_date_type_for_concat_align_vld0,
   video_pipe_date_type_for_concat_align3,
   video_pipe_date_type_for_concat_align2,
   video_pipe_date_type_for_concat_align1,
   video_pipe_date_type_for_concat_align0,
   video_pipe3_vld_aggre_bypass, video_pipe3_data_aggre_bypass,
   video_pipe2_vld_aggre_bypass, video_pipe2_data_aggre_bypass,
   video_pipe1_vld_aggre_bypass, video_pipe1_data_aggre_bypass,
   video_pipe0_vld_aggre_bypass, video_pipe0_data_aggre_bypass,
   video_loss3, video_loss2, video_loss1, video_loss0,
   video_data_fifo_empty7, video_data_fifo_empty6,
   video_data_fifo_empty5, video_data_fifo_empty4,
   video_data_fifo_empty3, video_data_fifo_empty2,
   video_data_fifo_empty1, video_data_fifo_empty0,
   sch3_pipe7_aggre_en, sch3_pipe6_aggre_en, sch3_pipe5_aggre_en,
   sch3_pipe4_aggre_en, sch3_pipe3_concat_en, sch3_pipe3_aggre_en,
   sch3_pipe2_concat_en, sch3_pipe2_aggre_en, sch3_pipe1_concat_en,
   sch3_pipe1_aggre_en, sch3_pipe0_concat_en, sch3_pipe0_aggre_en,
   sch3_master_pipe, sch3_fse_filter, sch3_frame_sync_lock,
   sch3_aggre_mode, sch2_pipe7_aggre_en, sch2_pipe6_aggre_en,
   sch2_pipe5_aggre_en, sch2_pipe4_aggre_en, sch2_pipe3_concat_en,
   sch2_pipe3_aggre_en, sch2_pipe2_concat_en, sch2_pipe2_aggre_en,
   sch2_pipe1_concat_en, sch2_pipe1_aggre_en, sch2_pipe0_concat_en,
   sch2_pipe0_aggre_en, sch2_master_pipe, sch2_fse_filter,
   sch2_frame_sync_lock, sch2_aggre_mode, sch1_pipe7_aggre_en,
   sch1_pipe6_aggre_en, sch1_pipe5_aggre_en, sch1_pipe4_aggre_en,
   sch1_pipe3_concat_en, sch1_pipe3_aggre_en, sch1_pipe2_concat_en,
   sch1_pipe2_aggre_en, sch1_pipe1_concat_en, sch1_pipe1_aggre_en,
   sch1_pipe0_concat_en, sch1_pipe0_aggre_en, sch1_master_pipe,
   sch1_fse_filter, sch1_frame_sync_lock, sch1_aggre_mode,
   sch0_pipe7_aggre_en, sch0_pipe6_aggre_en, sch0_pipe5_aggre_en,
   sch0_pipe4_aggre_en, sch0_pipe3_concat_en, sch0_pipe3_aggre_en,
   sch0_pipe2_concat_en, sch0_pipe2_aggre_en, sch0_pipe1_concat_en,
   sch0_pipe1_aggre_en, sch0_pipe0_concat_en, sch0_pipe0_aggre_en,
   sch0_master_pipe, sch0_fse_filter, sch0_frame_sync_lock,
   sch0_aggre_mode, reg_send_pkt_match_lp_dt_en_aggr3,
   reg_send_pkt_match_lp_dt_en_aggr2,
   reg_send_pkt_match_lp_dt_en_aggr1,
   reg_send_pkt_match_lp_dt_en_aggr0, reg_send_pkt_match_lp_dt_aggr3,
   reg_send_pkt_match_lp_dt_aggr2, reg_send_pkt_match_lp_dt_aggr1,
   reg_send_pkt_match_lp_dt_aggr0, reg_delete_lp_depend_on_wc_mux,
   reg_clear_send_pkt_cnt_sp_ls_aggr3,
   reg_clear_send_pkt_cnt_sp_ls_aggr2,
   reg_clear_send_pkt_cnt_sp_ls_aggr1,
   reg_clear_send_pkt_cnt_sp_ls_aggr0,
   reg_clear_send_pkt_cnt_sp_le_aggr3,
   reg_clear_send_pkt_cnt_sp_le_aggr2,
   reg_clear_send_pkt_cnt_sp_le_aggr1,
   reg_clear_send_pkt_cnt_sp_le_aggr0,
   reg_clear_send_pkt_cnt_sp_fs_aggr3,
   reg_clear_send_pkt_cnt_sp_fs_aggr2,
   reg_clear_send_pkt_cnt_sp_fs_aggr1,
   reg_clear_send_pkt_cnt_sp_fs_aggr0,
   reg_clear_send_pkt_cnt_sp_fe_aggr3,
   reg_clear_send_pkt_cnt_sp_fe_aggr2,
   reg_clear_send_pkt_cnt_sp_fe_aggr1,
   reg_clear_send_pkt_cnt_sp_fe_aggr0,
   reg_clear_send_pkt_cnt_lp_ph_aggr3,
   reg_clear_send_pkt_cnt_lp_ph_aggr2,
   reg_clear_send_pkt_cnt_lp_ph_aggr1,
   reg_clear_send_pkt_cnt_lp_ph_aggr0,
   reg_clear_send_pkt_cnt_lp_pf_aggr3,
   reg_clear_send_pkt_cnt_lp_pf_aggr2,
   reg_clear_send_pkt_cnt_lp_pf_aggr1,
   reg_clear_send_pkt_cnt_lp_pf_aggr0, reg_app_aggr_idi_crc_chk_en,
   reg_app_aggr3_vc_bit_override_value,
   reg_app_aggr3_vc_bit_override_en,
   reg_app_aggr2_vc_bit_override_value,
   reg_app_aggr2_vc_bit_override_en,
   reg_app_aggr1_vc_bit_override_value,
   reg_app_aggr1_vc_bit_override_en,
   reg_app_aggr0_vc_bit_override_value,
   reg_app_aggr0_vc_bit_override_en, line_end_vld_pipe7_aggregator3,
   line_end_vld_pipe7_aggregator2, line_end_vld_pipe7_aggregator1,
   line_end_vld_pipe7_aggregator0, line_end_vld_pipe6_aggregator3,
   line_end_vld_pipe6_aggregator2, line_end_vld_pipe6_aggregator1,
   line_end_vld_pipe6_aggregator0, line_end_vld_pipe5_aggregator3,
   line_end_vld_pipe5_aggregator2, line_end_vld_pipe5_aggregator1,
   line_end_vld_pipe5_aggregator0, line_end_vld_pipe4_aggregator3,
   line_end_vld_pipe4_aggregator2, line_end_vld_pipe4_aggregator1,
   line_end_vld_pipe4_aggregator0, line_end_vld_pipe3_aggregator3,
   line_end_vld_pipe3_aggregator2, line_end_vld_pipe3_aggregator1,
   line_end_vld_pipe3_aggregator0, line_end_vld_pipe2_aggregator3,
   line_end_vld_pipe2_aggregator2, line_end_vld_pipe2_aggregator1,
   line_end_vld_pipe2_aggregator0, line_end_vld_pipe1_aggregator3,
   line_end_vld_pipe1_aggregator2, line_end_vld_pipe1_aggregator1,
   line_end_vld_pipe1_aggregator0, line_end_vld_pipe0_aggregator3,
   line_end_vld_pipe0_aggregator2, line_end_vld_pipe0_aggregator1,
   line_end_vld_pipe0_aggregator0, line_end7, line_end6, line_end5,
   line_end4, line_end3, line_end2, line_end1, line_end0,
   in_video_data_vld7, in_video_data_vld6, in_video_data_vld5,
   in_video_data_vld4, in_video_data_vld3, in_video_data_vld2,
   in_video_data_vld1, in_video_data_vld0, in_video_data7,
   in_video_data6, in_video_data5, in_video_data4, in_video_data3,
   in_video_data2, in_video_data1, in_video_data0,
   empty_vld_pipe7_aggregator3, empty_vld_pipe7_aggregator2,
   empty_vld_pipe7_aggregator1, empty_vld_pipe7_aggregator0,
   empty_vld_pipe6_aggregator3, empty_vld_pipe6_aggregator2,
   empty_vld_pipe6_aggregator1, empty_vld_pipe6_aggregator0,
   empty_vld_pipe5_aggregator3, empty_vld_pipe5_aggregator2,
   empty_vld_pipe5_aggregator1, empty_vld_pipe5_aggregator0,
   empty_vld_pipe4_aggregator3, empty_vld_pipe4_aggregator2,
   empty_vld_pipe4_aggregator1, empty_vld_pipe4_aggregator0,
   empty_vld_pipe3_aggregator3, empty_vld_pipe3_aggregator2,
   empty_vld_pipe3_aggregator1, empty_vld_pipe3_aggregator0,
   empty_vld_pipe2_aggregator3, empty_vld_pipe2_aggregator2,
   empty_vld_pipe2_aggregator1, empty_vld_pipe2_aggregator0,
   empty_vld_pipe1_aggregator3, empty_vld_pipe1_aggregator2,
   empty_vld_pipe1_aggregator1, empty_vld_pipe1_aggregator0,
   empty_vld_pipe0_aggregator3, empty_vld_pipe0_aggregator2,
   empty_vld_pipe0_aggregator1, empty_vld_pipe0_aggregator0,
   csi2device3_idi_halt, csi2device3_idi_anti_halt,
   csi2device2_idi_halt, csi2device2_idi_anti_halt,
   csi2device1_idi_halt, csi2device1_idi_anti_halt,
   csi2device0_idi_halt, csi2device0_idi_anti_halt,
   app_aggregation_bypass, aggre_clk_rst_n3, aggre_clk_rst_n2,
   aggre_clk_rst_n1, aggre_clk_rst_n0, aggre_clk3, aggre_clk2,
   aggre_clk1, aggre_clk0, ack_vld_pipe7_aggregator3,
   ack_vld_pipe7_aggregator2, ack_vld_pipe7_aggregator1,
   ack_vld_pipe7_aggregator0, ack_vld_pipe6_aggregator3,
   ack_vld_pipe6_aggregator2, ack_vld_pipe6_aggregator1,
   ack_vld_pipe6_aggregator0, ack_vld_pipe5_aggregator3,
   ack_vld_pipe5_aggregator2, ack_vld_pipe5_aggregator1,
   ack_vld_pipe5_aggregator0, ack_vld_pipe4_aggregator3,
   ack_vld_pipe4_aggregator2, ack_vld_pipe4_aggregator1,
   ack_vld_pipe4_aggregator0, ack_vld_pipe3_aggregator3,
   ack_vld_pipe3_aggregator2, ack_vld_pipe3_aggregator1,
   ack_vld_pipe3_aggregator0, ack_vld_pipe2_aggregator3,
   ack_vld_pipe2_aggregator2, ack_vld_pipe2_aggregator1,
   ack_vld_pipe2_aggregator0, ack_vld_pipe1_aggregator3,
   ack_vld_pipe1_aggregator2, ack_vld_pipe1_aggregator1,
   ack_vld_pipe1_aggregator0, ack_vld_pipe0_aggregator3,
   ack_vld_pipe0_aggregator2, ack_vld_pipe0_aggregator1,
   ack_vld_pipe0_aggregator0, ack_pre7, ack_pre6, ack_pre5, ack_pre4,
   ack_pre3, ack_pre2, ack_pre1, ack_pre0, ack7, ack6, ack5, ack4,
   ack3, ack2, ack1, ack0
   );

/*AUTOINPUT*/
// Beginning of automatic inputs (from unused autoinst inputs)
input			ack0;			// To u0_as6d_app_aggr_lane of as6d_app_aggr_lane.v, ...
input			ack1;			// To u0_as6d_app_aggr_lane of as6d_app_aggr_lane.v, ...
input			ack2;			// To u0_as6d_app_aggr_lane of as6d_app_aggr_lane.v, ...
input			ack3;			// To u0_as6d_app_aggr_lane of as6d_app_aggr_lane.v, ...
input			ack4;			// To u0_as6d_app_aggr_lane of as6d_app_aggr_lane.v, ...
input			ack5;			// To u0_as6d_app_aggr_lane of as6d_app_aggr_lane.v, ...
input			ack6;			// To u0_as6d_app_aggr_lane of as6d_app_aggr_lane.v, ...
input			ack7;			// To u0_as6d_app_aggr_lane of as6d_app_aggr_lane.v, ...
input			ack_pre0;		// To u0_as6d_app_aggr_lane of as6d_app_aggr_lane.v, ...
input			ack_pre1;		// To u0_as6d_app_aggr_lane of as6d_app_aggr_lane.v, ...
input			ack_pre2;		// To u0_as6d_app_aggr_lane of as6d_app_aggr_lane.v, ...
input			ack_pre3;		// To u0_as6d_app_aggr_lane of as6d_app_aggr_lane.v, ...
input			ack_pre4;		// To u0_as6d_app_aggr_lane of as6d_app_aggr_lane.v, ...
input			ack_pre5;		// To u0_as6d_app_aggr_lane of as6d_app_aggr_lane.v, ...
input			ack_pre6;		// To u0_as6d_app_aggr_lane of as6d_app_aggr_lane.v, ...
input			ack_pre7;		// To u0_as6d_app_aggr_lane of as6d_app_aggr_lane.v, ...
input			ack_vld_pipe0_aggregator0;// To u0_as6d_app_aggr_lane of as6d_app_aggr_lane.v
input			ack_vld_pipe0_aggregator1;// To u1_as6d_app_aggr_lane of as6d_app_aggr_lane.v
input			ack_vld_pipe0_aggregator2;// To u2_as6d_app_aggr_lane of as6d_app_aggr_lane.v
input			ack_vld_pipe0_aggregator3;// To u3_as6d_app_aggr_lane of as6d_app_aggr_lane.v
input			ack_vld_pipe1_aggregator0;// To u0_as6d_app_aggr_lane of as6d_app_aggr_lane.v
input			ack_vld_pipe1_aggregator1;// To u1_as6d_app_aggr_lane of as6d_app_aggr_lane.v
input			ack_vld_pipe1_aggregator2;// To u2_as6d_app_aggr_lane of as6d_app_aggr_lane.v
input			ack_vld_pipe1_aggregator3;// To u3_as6d_app_aggr_lane of as6d_app_aggr_lane.v
input			ack_vld_pipe2_aggregator0;// To u0_as6d_app_aggr_lane of as6d_app_aggr_lane.v
input			ack_vld_pipe2_aggregator1;// To u1_as6d_app_aggr_lane of as6d_app_aggr_lane.v
input			ack_vld_pipe2_aggregator2;// To u2_as6d_app_aggr_lane of as6d_app_aggr_lane.v
input			ack_vld_pipe2_aggregator3;// To u3_as6d_app_aggr_lane of as6d_app_aggr_lane.v
input			ack_vld_pipe3_aggregator0;// To u0_as6d_app_aggr_lane of as6d_app_aggr_lane.v
input			ack_vld_pipe3_aggregator1;// To u1_as6d_app_aggr_lane of as6d_app_aggr_lane.v
input			ack_vld_pipe3_aggregator2;// To u2_as6d_app_aggr_lane of as6d_app_aggr_lane.v
input			ack_vld_pipe3_aggregator3;// To u3_as6d_app_aggr_lane of as6d_app_aggr_lane.v
input			ack_vld_pipe4_aggregator0;// To u0_as6d_app_aggr_lane of as6d_app_aggr_lane.v
input			ack_vld_pipe4_aggregator1;// To u1_as6d_app_aggr_lane of as6d_app_aggr_lane.v
input			ack_vld_pipe4_aggregator2;// To u2_as6d_app_aggr_lane of as6d_app_aggr_lane.v
input			ack_vld_pipe4_aggregator3;// To u3_as6d_app_aggr_lane of as6d_app_aggr_lane.v
input			ack_vld_pipe5_aggregator0;// To u0_as6d_app_aggr_lane of as6d_app_aggr_lane.v
input			ack_vld_pipe5_aggregator1;// To u1_as6d_app_aggr_lane of as6d_app_aggr_lane.v
input			ack_vld_pipe5_aggregator2;// To u2_as6d_app_aggr_lane of as6d_app_aggr_lane.v
input			ack_vld_pipe5_aggregator3;// To u3_as6d_app_aggr_lane of as6d_app_aggr_lane.v
input			ack_vld_pipe6_aggregator0;// To u0_as6d_app_aggr_lane of as6d_app_aggr_lane.v
input			ack_vld_pipe6_aggregator1;// To u1_as6d_app_aggr_lane of as6d_app_aggr_lane.v
input			ack_vld_pipe6_aggregator2;// To u2_as6d_app_aggr_lane of as6d_app_aggr_lane.v
input			ack_vld_pipe6_aggregator3;// To u3_as6d_app_aggr_lane of as6d_app_aggr_lane.v
input			ack_vld_pipe7_aggregator0;// To u0_as6d_app_aggr_lane of as6d_app_aggr_lane.v
input			ack_vld_pipe7_aggregator1;// To u1_as6d_app_aggr_lane of as6d_app_aggr_lane.v
input			ack_vld_pipe7_aggregator2;// To u2_as6d_app_aggr_lane of as6d_app_aggr_lane.v
input			ack_vld_pipe7_aggregator3;// To u3_as6d_app_aggr_lane of as6d_app_aggr_lane.v
input			aggre_clk0;		// To u0_as6d_app_aggr_lane of as6d_app_aggr_lane.v
input			aggre_clk1;		// To u1_as6d_app_aggr_lane of as6d_app_aggr_lane.v
input			aggre_clk2;		// To u2_as6d_app_aggr_lane of as6d_app_aggr_lane.v
input			aggre_clk3;		// To u3_as6d_app_aggr_lane of as6d_app_aggr_lane.v
input			aggre_clk_rst_n0;	// To u0_as6d_app_aggr_lane of as6d_app_aggr_lane.v
input			aggre_clk_rst_n1;	// To u1_as6d_app_aggr_lane of as6d_app_aggr_lane.v
input			aggre_clk_rst_n2;	// To u2_as6d_app_aggr_lane of as6d_app_aggr_lane.v
input			aggre_clk_rst_n3;	// To u3_as6d_app_aggr_lane of as6d_app_aggr_lane.v
input			app_aggregation_bypass;	// To u0_as6d_app_aggr_lane of as6d_app_aggr_lane.v, ...
input			csi2device0_idi_anti_halt;// To u0_as6d_app_aggr_lane of as6d_app_aggr_lane.v
input			csi2device0_idi_halt;	// To u0_as6d_app_aggr_lane of as6d_app_aggr_lane.v
input			csi2device1_idi_anti_halt;// To u1_as6d_app_aggr_lane of as6d_app_aggr_lane.v
input			csi2device1_idi_halt;	// To u1_as6d_app_aggr_lane of as6d_app_aggr_lane.v
input			csi2device2_idi_anti_halt;// To u2_as6d_app_aggr_lane of as6d_app_aggr_lane.v
input			csi2device2_idi_halt;	// To u2_as6d_app_aggr_lane of as6d_app_aggr_lane.v
input			csi2device3_idi_anti_halt;// To u3_as6d_app_aggr_lane of as6d_app_aggr_lane.v
input			csi2device3_idi_halt;	// To u3_as6d_app_aggr_lane of as6d_app_aggr_lane.v
input			empty_vld_pipe0_aggregator0;// To u0_as6d_app_aggr_lane of as6d_app_aggr_lane.v
input			empty_vld_pipe0_aggregator1;// To u1_as6d_app_aggr_lane of as6d_app_aggr_lane.v
input			empty_vld_pipe0_aggregator2;// To u2_as6d_app_aggr_lane of as6d_app_aggr_lane.v
input			empty_vld_pipe0_aggregator3;// To u3_as6d_app_aggr_lane of as6d_app_aggr_lane.v
input			empty_vld_pipe1_aggregator0;// To u0_as6d_app_aggr_lane of as6d_app_aggr_lane.v
input			empty_vld_pipe1_aggregator1;// To u1_as6d_app_aggr_lane of as6d_app_aggr_lane.v
input			empty_vld_pipe1_aggregator2;// To u2_as6d_app_aggr_lane of as6d_app_aggr_lane.v
input			empty_vld_pipe1_aggregator3;// To u3_as6d_app_aggr_lane of as6d_app_aggr_lane.v
input			empty_vld_pipe2_aggregator0;// To u0_as6d_app_aggr_lane of as6d_app_aggr_lane.v
input			empty_vld_pipe2_aggregator1;// To u1_as6d_app_aggr_lane of as6d_app_aggr_lane.v
input			empty_vld_pipe2_aggregator2;// To u2_as6d_app_aggr_lane of as6d_app_aggr_lane.v
input			empty_vld_pipe2_aggregator3;// To u3_as6d_app_aggr_lane of as6d_app_aggr_lane.v
input			empty_vld_pipe3_aggregator0;// To u0_as6d_app_aggr_lane of as6d_app_aggr_lane.v
input			empty_vld_pipe3_aggregator1;// To u1_as6d_app_aggr_lane of as6d_app_aggr_lane.v
input			empty_vld_pipe3_aggregator2;// To u2_as6d_app_aggr_lane of as6d_app_aggr_lane.v
input			empty_vld_pipe3_aggregator3;// To u3_as6d_app_aggr_lane of as6d_app_aggr_lane.v
input			empty_vld_pipe4_aggregator0;// To u0_as6d_app_aggr_lane of as6d_app_aggr_lane.v
input			empty_vld_pipe4_aggregator1;// To u1_as6d_app_aggr_lane of as6d_app_aggr_lane.v
input			empty_vld_pipe4_aggregator2;// To u2_as6d_app_aggr_lane of as6d_app_aggr_lane.v
input			empty_vld_pipe4_aggregator3;// To u3_as6d_app_aggr_lane of as6d_app_aggr_lane.v
input			empty_vld_pipe5_aggregator0;// To u0_as6d_app_aggr_lane of as6d_app_aggr_lane.v
input			empty_vld_pipe5_aggregator1;// To u1_as6d_app_aggr_lane of as6d_app_aggr_lane.v
input			empty_vld_pipe5_aggregator2;// To u2_as6d_app_aggr_lane of as6d_app_aggr_lane.v
input			empty_vld_pipe5_aggregator3;// To u3_as6d_app_aggr_lane of as6d_app_aggr_lane.v
input			empty_vld_pipe6_aggregator0;// To u0_as6d_app_aggr_lane of as6d_app_aggr_lane.v
input			empty_vld_pipe6_aggregator1;// To u1_as6d_app_aggr_lane of as6d_app_aggr_lane.v
input			empty_vld_pipe6_aggregator2;// To u2_as6d_app_aggr_lane of as6d_app_aggr_lane.v
input			empty_vld_pipe6_aggregator3;// To u3_as6d_app_aggr_lane of as6d_app_aggr_lane.v
input			empty_vld_pipe7_aggregator0;// To u0_as6d_app_aggr_lane of as6d_app_aggr_lane.v
input			empty_vld_pipe7_aggregator1;// To u1_as6d_app_aggr_lane of as6d_app_aggr_lane.v
input			empty_vld_pipe7_aggregator2;// To u2_as6d_app_aggr_lane of as6d_app_aggr_lane.v
input			empty_vld_pipe7_aggregator3;// To u3_as6d_app_aggr_lane of as6d_app_aggr_lane.v
input [139:0]		in_video_data0;		// To u0_as6d_app_aggr_lane of as6d_app_aggr_lane.v, ...
input [139:0]		in_video_data1;		// To u0_as6d_app_aggr_lane of as6d_app_aggr_lane.v, ...
input [139:0]		in_video_data2;		// To u0_as6d_app_aggr_lane of as6d_app_aggr_lane.v, ...
input [139:0]		in_video_data3;		// To u0_as6d_app_aggr_lane of as6d_app_aggr_lane.v, ...
input [139:0]		in_video_data4;		// To u0_as6d_app_aggr_lane of as6d_app_aggr_lane.v, ...
input [139:0]		in_video_data5;		// To u0_as6d_app_aggr_lane of as6d_app_aggr_lane.v, ...
input [139:0]		in_video_data6;		// To u0_as6d_app_aggr_lane of as6d_app_aggr_lane.v, ...
input [139:0]		in_video_data7;		// To u0_as6d_app_aggr_lane of as6d_app_aggr_lane.v, ...
input			in_video_data_vld0;	// To u0_as6d_app_aggr_lane of as6d_app_aggr_lane.v, ...
input			in_video_data_vld1;	// To u0_as6d_app_aggr_lane of as6d_app_aggr_lane.v, ...
input			in_video_data_vld2;	// To u0_as6d_app_aggr_lane of as6d_app_aggr_lane.v, ...
input			in_video_data_vld3;	// To u0_as6d_app_aggr_lane of as6d_app_aggr_lane.v, ...
input			in_video_data_vld4;	// To u0_as6d_app_aggr_lane of as6d_app_aggr_lane.v, ...
input			in_video_data_vld5;	// To u0_as6d_app_aggr_lane of as6d_app_aggr_lane.v, ...
input			in_video_data_vld6;	// To u0_as6d_app_aggr_lane of as6d_app_aggr_lane.v, ...
input			in_video_data_vld7;	// To u0_as6d_app_aggr_lane of as6d_app_aggr_lane.v, ...
input			line_end0;		// To u0_as6d_app_aggr_lane of as6d_app_aggr_lane.v, ...
input			line_end1;		// To u0_as6d_app_aggr_lane of as6d_app_aggr_lane.v, ...
input			line_end2;		// To u0_as6d_app_aggr_lane of as6d_app_aggr_lane.v, ...
input			line_end3;		// To u0_as6d_app_aggr_lane of as6d_app_aggr_lane.v, ...
input			line_end4;		// To u0_as6d_app_aggr_lane of as6d_app_aggr_lane.v, ...
input			line_end5;		// To u0_as6d_app_aggr_lane of as6d_app_aggr_lane.v, ...
input			line_end6;		// To u0_as6d_app_aggr_lane of as6d_app_aggr_lane.v, ...
input			line_end7;		// To u0_as6d_app_aggr_lane of as6d_app_aggr_lane.v, ...
input			line_end_vld_pipe0_aggregator0;// To u0_as6d_app_aggr_lane of as6d_app_aggr_lane.v
input			line_end_vld_pipe0_aggregator1;// To u1_as6d_app_aggr_lane of as6d_app_aggr_lane.v
input			line_end_vld_pipe0_aggregator2;// To u2_as6d_app_aggr_lane of as6d_app_aggr_lane.v
input			line_end_vld_pipe0_aggregator3;// To u3_as6d_app_aggr_lane of as6d_app_aggr_lane.v
input			line_end_vld_pipe1_aggregator0;// To u0_as6d_app_aggr_lane of as6d_app_aggr_lane.v
input			line_end_vld_pipe1_aggregator1;// To u1_as6d_app_aggr_lane of as6d_app_aggr_lane.v
input			line_end_vld_pipe1_aggregator2;// To u2_as6d_app_aggr_lane of as6d_app_aggr_lane.v
input			line_end_vld_pipe1_aggregator3;// To u3_as6d_app_aggr_lane of as6d_app_aggr_lane.v
input			line_end_vld_pipe2_aggregator0;// To u0_as6d_app_aggr_lane of as6d_app_aggr_lane.v
input			line_end_vld_pipe2_aggregator1;// To u1_as6d_app_aggr_lane of as6d_app_aggr_lane.v
input			line_end_vld_pipe2_aggregator2;// To u2_as6d_app_aggr_lane of as6d_app_aggr_lane.v
input			line_end_vld_pipe2_aggregator3;// To u3_as6d_app_aggr_lane of as6d_app_aggr_lane.v
input			line_end_vld_pipe3_aggregator0;// To u0_as6d_app_aggr_lane of as6d_app_aggr_lane.v
input			line_end_vld_pipe3_aggregator1;// To u1_as6d_app_aggr_lane of as6d_app_aggr_lane.v
input			line_end_vld_pipe3_aggregator2;// To u2_as6d_app_aggr_lane of as6d_app_aggr_lane.v
input			line_end_vld_pipe3_aggregator3;// To u3_as6d_app_aggr_lane of as6d_app_aggr_lane.v
input			line_end_vld_pipe4_aggregator0;// To u0_as6d_app_aggr_lane of as6d_app_aggr_lane.v
input			line_end_vld_pipe4_aggregator1;// To u1_as6d_app_aggr_lane of as6d_app_aggr_lane.v
input			line_end_vld_pipe4_aggregator2;// To u2_as6d_app_aggr_lane of as6d_app_aggr_lane.v
input			line_end_vld_pipe4_aggregator3;// To u3_as6d_app_aggr_lane of as6d_app_aggr_lane.v
input			line_end_vld_pipe5_aggregator0;// To u0_as6d_app_aggr_lane of as6d_app_aggr_lane.v
input			line_end_vld_pipe5_aggregator1;// To u1_as6d_app_aggr_lane of as6d_app_aggr_lane.v
input			line_end_vld_pipe5_aggregator2;// To u2_as6d_app_aggr_lane of as6d_app_aggr_lane.v
input			line_end_vld_pipe5_aggregator3;// To u3_as6d_app_aggr_lane of as6d_app_aggr_lane.v
input			line_end_vld_pipe6_aggregator0;// To u0_as6d_app_aggr_lane of as6d_app_aggr_lane.v
input			line_end_vld_pipe6_aggregator1;// To u1_as6d_app_aggr_lane of as6d_app_aggr_lane.v
input			line_end_vld_pipe6_aggregator2;// To u2_as6d_app_aggr_lane of as6d_app_aggr_lane.v
input			line_end_vld_pipe6_aggregator3;// To u3_as6d_app_aggr_lane of as6d_app_aggr_lane.v
input			line_end_vld_pipe7_aggregator0;// To u0_as6d_app_aggr_lane of as6d_app_aggr_lane.v
input			line_end_vld_pipe7_aggregator1;// To u1_as6d_app_aggr_lane of as6d_app_aggr_lane.v
input			line_end_vld_pipe7_aggregator2;// To u2_as6d_app_aggr_lane of as6d_app_aggr_lane.v
input			line_end_vld_pipe7_aggregator3;// To u3_as6d_app_aggr_lane of as6d_app_aggr_lane.v
input [2:0]		reg_app_aggr0_vc_bit_override_en;// To u0_as6d_app_aggr_lane of as6d_app_aggr_lane.v
input [2:0]		reg_app_aggr0_vc_bit_override_value;// To u0_as6d_app_aggr_lane of as6d_app_aggr_lane.v
input [2:0]		reg_app_aggr1_vc_bit_override_en;// To u1_as6d_app_aggr_lane of as6d_app_aggr_lane.v
input [2:0]		reg_app_aggr1_vc_bit_override_value;// To u1_as6d_app_aggr_lane of as6d_app_aggr_lane.v
input [2:0]		reg_app_aggr2_vc_bit_override_en;// To u2_as6d_app_aggr_lane of as6d_app_aggr_lane.v
input [2:0]		reg_app_aggr2_vc_bit_override_value;// To u2_as6d_app_aggr_lane of as6d_app_aggr_lane.v
input [2:0]		reg_app_aggr3_vc_bit_override_en;// To u3_as6d_app_aggr_lane of as6d_app_aggr_lane.v
input [2:0]		reg_app_aggr3_vc_bit_override_value;// To u3_as6d_app_aggr_lane of as6d_app_aggr_lane.v
input [3:0]		reg_app_aggr_idi_crc_chk_en;// To u0_as6d_app_aggr_lane of as6d_app_aggr_lane.v, ...
input			reg_clear_send_pkt_cnt_lp_pf_aggr0;// To u0_as6d_app_aggr_lane of as6d_app_aggr_lane.v
input			reg_clear_send_pkt_cnt_lp_pf_aggr1;// To u1_as6d_app_aggr_lane of as6d_app_aggr_lane.v
input			reg_clear_send_pkt_cnt_lp_pf_aggr2;// To u2_as6d_app_aggr_lane of as6d_app_aggr_lane.v
input			reg_clear_send_pkt_cnt_lp_pf_aggr3;// To u3_as6d_app_aggr_lane of as6d_app_aggr_lane.v
input			reg_clear_send_pkt_cnt_lp_ph_aggr0;// To u0_as6d_app_aggr_lane of as6d_app_aggr_lane.v
input			reg_clear_send_pkt_cnt_lp_ph_aggr1;// To u1_as6d_app_aggr_lane of as6d_app_aggr_lane.v
input			reg_clear_send_pkt_cnt_lp_ph_aggr2;// To u2_as6d_app_aggr_lane of as6d_app_aggr_lane.v
input			reg_clear_send_pkt_cnt_lp_ph_aggr3;// To u3_as6d_app_aggr_lane of as6d_app_aggr_lane.v
input			reg_clear_send_pkt_cnt_sp_fe_aggr0;// To u0_as6d_app_aggr_lane of as6d_app_aggr_lane.v
input			reg_clear_send_pkt_cnt_sp_fe_aggr1;// To u1_as6d_app_aggr_lane of as6d_app_aggr_lane.v
input			reg_clear_send_pkt_cnt_sp_fe_aggr2;// To u2_as6d_app_aggr_lane of as6d_app_aggr_lane.v
input			reg_clear_send_pkt_cnt_sp_fe_aggr3;// To u3_as6d_app_aggr_lane of as6d_app_aggr_lane.v
input			reg_clear_send_pkt_cnt_sp_fs_aggr0;// To u0_as6d_app_aggr_lane of as6d_app_aggr_lane.v
input			reg_clear_send_pkt_cnt_sp_fs_aggr1;// To u1_as6d_app_aggr_lane of as6d_app_aggr_lane.v
input			reg_clear_send_pkt_cnt_sp_fs_aggr2;// To u2_as6d_app_aggr_lane of as6d_app_aggr_lane.v
input			reg_clear_send_pkt_cnt_sp_fs_aggr3;// To u3_as6d_app_aggr_lane of as6d_app_aggr_lane.v
input			reg_clear_send_pkt_cnt_sp_le_aggr0;// To u0_as6d_app_aggr_lane of as6d_app_aggr_lane.v
input			reg_clear_send_pkt_cnt_sp_le_aggr1;// To u1_as6d_app_aggr_lane of as6d_app_aggr_lane.v
input			reg_clear_send_pkt_cnt_sp_le_aggr2;// To u2_as6d_app_aggr_lane of as6d_app_aggr_lane.v
input			reg_clear_send_pkt_cnt_sp_le_aggr3;// To u3_as6d_app_aggr_lane of as6d_app_aggr_lane.v
input			reg_clear_send_pkt_cnt_sp_ls_aggr0;// To u0_as6d_app_aggr_lane of as6d_app_aggr_lane.v
input			reg_clear_send_pkt_cnt_sp_ls_aggr1;// To u1_as6d_app_aggr_lane of as6d_app_aggr_lane.v
input			reg_clear_send_pkt_cnt_sp_ls_aggr2;// To u2_as6d_app_aggr_lane of as6d_app_aggr_lane.v
input			reg_clear_send_pkt_cnt_sp_ls_aggr3;// To u3_as6d_app_aggr_lane of as6d_app_aggr_lane.v
input			reg_delete_lp_depend_on_wc_mux;// To u0_as6d_app_aggr_lane of as6d_app_aggr_lane.v, ...
input [5:0]		reg_send_pkt_match_lp_dt_aggr0;// To u0_as6d_app_aggr_lane of as6d_app_aggr_lane.v
input [5:0]		reg_send_pkt_match_lp_dt_aggr1;// To u1_as6d_app_aggr_lane of as6d_app_aggr_lane.v
input [5:0]		reg_send_pkt_match_lp_dt_aggr2;// To u2_as6d_app_aggr_lane of as6d_app_aggr_lane.v
input [5:0]		reg_send_pkt_match_lp_dt_aggr3;// To u3_as6d_app_aggr_lane of as6d_app_aggr_lane.v
input			reg_send_pkt_match_lp_dt_en_aggr0;// To u0_as6d_app_aggr_lane of as6d_app_aggr_lane.v
input			reg_send_pkt_match_lp_dt_en_aggr1;// To u1_as6d_app_aggr_lane of as6d_app_aggr_lane.v
input			reg_send_pkt_match_lp_dt_en_aggr2;// To u2_as6d_app_aggr_lane of as6d_app_aggr_lane.v
input			reg_send_pkt_match_lp_dt_en_aggr3;// To u3_as6d_app_aggr_lane of as6d_app_aggr_lane.v
input [1:0]		sch0_aggre_mode;	// To u0_as6d_app_aggr_lane of as6d_app_aggr_lane.v
input			sch0_frame_sync_lock;	// To u0_as6d_app_aggr_lane of as6d_app_aggr_lane.v
input			sch0_fse_filter;	// To u0_as6d_app_aggr_lane of as6d_app_aggr_lane.v
input [1:0]		sch0_master_pipe;	// To u0_as6d_app_aggr_lane of as6d_app_aggr_lane.v
input			sch0_pipe0_aggre_en;	// To u0_as6d_app_aggr_lane of as6d_app_aggr_lane.v
input			sch0_pipe0_concat_en;	// To u0_as6d_app_aggr_lane of as6d_app_aggr_lane.v
input			sch0_pipe1_aggre_en;	// To u0_as6d_app_aggr_lane of as6d_app_aggr_lane.v
input			sch0_pipe1_concat_en;	// To u0_as6d_app_aggr_lane of as6d_app_aggr_lane.v
input			sch0_pipe2_aggre_en;	// To u0_as6d_app_aggr_lane of as6d_app_aggr_lane.v
input			sch0_pipe2_concat_en;	// To u0_as6d_app_aggr_lane of as6d_app_aggr_lane.v
input			sch0_pipe3_aggre_en;	// To u0_as6d_app_aggr_lane of as6d_app_aggr_lane.v
input			sch0_pipe3_concat_en;	// To u0_as6d_app_aggr_lane of as6d_app_aggr_lane.v
input			sch0_pipe4_aggre_en;	// To u0_as6d_app_aggr_lane of as6d_app_aggr_lane.v
input			sch0_pipe5_aggre_en;	// To u0_as6d_app_aggr_lane of as6d_app_aggr_lane.v
input			sch0_pipe6_aggre_en;	// To u0_as6d_app_aggr_lane of as6d_app_aggr_lane.v
input			sch0_pipe7_aggre_en;	// To u0_as6d_app_aggr_lane of as6d_app_aggr_lane.v
input [1:0]		sch1_aggre_mode;	// To u1_as6d_app_aggr_lane of as6d_app_aggr_lane.v
input			sch1_frame_sync_lock;	// To u1_as6d_app_aggr_lane of as6d_app_aggr_lane.v
input			sch1_fse_filter;	// To u1_as6d_app_aggr_lane of as6d_app_aggr_lane.v
input [1:0]		sch1_master_pipe;	// To u1_as6d_app_aggr_lane of as6d_app_aggr_lane.v
input			sch1_pipe0_aggre_en;	// To u1_as6d_app_aggr_lane of as6d_app_aggr_lane.v
input			sch1_pipe0_concat_en;	// To u1_as6d_app_aggr_lane of as6d_app_aggr_lane.v
input			sch1_pipe1_aggre_en;	// To u1_as6d_app_aggr_lane of as6d_app_aggr_lane.v
input			sch1_pipe1_concat_en;	// To u1_as6d_app_aggr_lane of as6d_app_aggr_lane.v
input			sch1_pipe2_aggre_en;	// To u1_as6d_app_aggr_lane of as6d_app_aggr_lane.v
input			sch1_pipe2_concat_en;	// To u1_as6d_app_aggr_lane of as6d_app_aggr_lane.v
input			sch1_pipe3_aggre_en;	// To u1_as6d_app_aggr_lane of as6d_app_aggr_lane.v
input			sch1_pipe3_concat_en;	// To u1_as6d_app_aggr_lane of as6d_app_aggr_lane.v
input			sch1_pipe4_aggre_en;	// To u1_as6d_app_aggr_lane of as6d_app_aggr_lane.v
input			sch1_pipe5_aggre_en;	// To u1_as6d_app_aggr_lane of as6d_app_aggr_lane.v
input			sch1_pipe6_aggre_en;	// To u1_as6d_app_aggr_lane of as6d_app_aggr_lane.v
input			sch1_pipe7_aggre_en;	// To u1_as6d_app_aggr_lane of as6d_app_aggr_lane.v
input [1:0]		sch2_aggre_mode;	// To u2_as6d_app_aggr_lane of as6d_app_aggr_lane.v
input			sch2_frame_sync_lock;	// To u2_as6d_app_aggr_lane of as6d_app_aggr_lane.v
input			sch2_fse_filter;	// To u2_as6d_app_aggr_lane of as6d_app_aggr_lane.v
input [1:0]		sch2_master_pipe;	// To u2_as6d_app_aggr_lane of as6d_app_aggr_lane.v
input			sch2_pipe0_aggre_en;	// To u2_as6d_app_aggr_lane of as6d_app_aggr_lane.v
input			sch2_pipe0_concat_en;	// To u2_as6d_app_aggr_lane of as6d_app_aggr_lane.v
input			sch2_pipe1_aggre_en;	// To u2_as6d_app_aggr_lane of as6d_app_aggr_lane.v
input			sch2_pipe1_concat_en;	// To u2_as6d_app_aggr_lane of as6d_app_aggr_lane.v
input			sch2_pipe2_aggre_en;	// To u2_as6d_app_aggr_lane of as6d_app_aggr_lane.v
input			sch2_pipe2_concat_en;	// To u2_as6d_app_aggr_lane of as6d_app_aggr_lane.v
input			sch2_pipe3_aggre_en;	// To u2_as6d_app_aggr_lane of as6d_app_aggr_lane.v
input			sch2_pipe3_concat_en;	// To u2_as6d_app_aggr_lane of as6d_app_aggr_lane.v
input			sch2_pipe4_aggre_en;	// To u2_as6d_app_aggr_lane of as6d_app_aggr_lane.v
input			sch2_pipe5_aggre_en;	// To u2_as6d_app_aggr_lane of as6d_app_aggr_lane.v
input			sch2_pipe6_aggre_en;	// To u2_as6d_app_aggr_lane of as6d_app_aggr_lane.v
input			sch2_pipe7_aggre_en;	// To u2_as6d_app_aggr_lane of as6d_app_aggr_lane.v
input [1:0]		sch3_aggre_mode;	// To u3_as6d_app_aggr_lane of as6d_app_aggr_lane.v
input			sch3_frame_sync_lock;	// To u3_as6d_app_aggr_lane of as6d_app_aggr_lane.v
input			sch3_fse_filter;	// To u3_as6d_app_aggr_lane of as6d_app_aggr_lane.v
input [1:0]		sch3_master_pipe;	// To u3_as6d_app_aggr_lane of as6d_app_aggr_lane.v
input			sch3_pipe0_aggre_en;	// To u3_as6d_app_aggr_lane of as6d_app_aggr_lane.v
input			sch3_pipe0_concat_en;	// To u3_as6d_app_aggr_lane of as6d_app_aggr_lane.v
input			sch3_pipe1_aggre_en;	// To u3_as6d_app_aggr_lane of as6d_app_aggr_lane.v
input			sch3_pipe1_concat_en;	// To u3_as6d_app_aggr_lane of as6d_app_aggr_lane.v
input			sch3_pipe2_aggre_en;	// To u3_as6d_app_aggr_lane of as6d_app_aggr_lane.v
input			sch3_pipe2_concat_en;	// To u3_as6d_app_aggr_lane of as6d_app_aggr_lane.v
input			sch3_pipe3_aggre_en;	// To u3_as6d_app_aggr_lane of as6d_app_aggr_lane.v
input			sch3_pipe3_concat_en;	// To u3_as6d_app_aggr_lane of as6d_app_aggr_lane.v
input			sch3_pipe4_aggre_en;	// To u3_as6d_app_aggr_lane of as6d_app_aggr_lane.v
input			sch3_pipe5_aggre_en;	// To u3_as6d_app_aggr_lane of as6d_app_aggr_lane.v
input			sch3_pipe6_aggre_en;	// To u3_as6d_app_aggr_lane of as6d_app_aggr_lane.v
input			sch3_pipe7_aggre_en;	// To u3_as6d_app_aggr_lane of as6d_app_aggr_lane.v
input			video_data_fifo_empty0;	// To u0_as6d_app_aggr_lane of as6d_app_aggr_lane.v, ...
input			video_data_fifo_empty1;	// To u0_as6d_app_aggr_lane of as6d_app_aggr_lane.v, ...
input			video_data_fifo_empty2;	// To u0_as6d_app_aggr_lane of as6d_app_aggr_lane.v, ...
input			video_data_fifo_empty3;	// To u0_as6d_app_aggr_lane of as6d_app_aggr_lane.v, ...
input			video_data_fifo_empty4;	// To u0_as6d_app_aggr_lane of as6d_app_aggr_lane.v, ...
input			video_data_fifo_empty5;	// To u0_as6d_app_aggr_lane of as6d_app_aggr_lane.v, ...
input			video_data_fifo_empty6;	// To u0_as6d_app_aggr_lane of as6d_app_aggr_lane.v, ...
input			video_data_fifo_empty7;	// To u0_as6d_app_aggr_lane of as6d_app_aggr_lane.v, ...
input			video_loss0;		// To u0_as6d_app_aggr_lane of as6d_app_aggr_lane.v, ...
input			video_loss1;		// To u0_as6d_app_aggr_lane of as6d_app_aggr_lane.v, ...
input			video_loss2;		// To u0_as6d_app_aggr_lane of as6d_app_aggr_lane.v, ...
input			video_loss3;		// To u0_as6d_app_aggr_lane of as6d_app_aggr_lane.v, ...
input [139:0]		video_pipe0_data_aggre_bypass;// To u0_as6d_app_aggr_lane of as6d_app_aggr_lane.v
input			video_pipe0_vld_aggre_bypass;// To u0_as6d_app_aggr_lane of as6d_app_aggr_lane.v
input [139:0]		video_pipe1_data_aggre_bypass;// To u1_as6d_app_aggr_lane of as6d_app_aggr_lane.v
input			video_pipe1_vld_aggre_bypass;// To u1_as6d_app_aggr_lane of as6d_app_aggr_lane.v
input [139:0]		video_pipe2_data_aggre_bypass;// To u2_as6d_app_aggr_lane of as6d_app_aggr_lane.v
input			video_pipe2_vld_aggre_bypass;// To u2_as6d_app_aggr_lane of as6d_app_aggr_lane.v
input [139:0]		video_pipe3_data_aggre_bypass;// To u3_as6d_app_aggr_lane of as6d_app_aggr_lane.v
input			video_pipe3_vld_aggre_bypass;// To u3_as6d_app_aggr_lane of as6d_app_aggr_lane.v
input [5:0]		video_pipe_date_type_for_concat_align0;// To u0_as6d_app_aggr_lane of as6d_app_aggr_lane.v, ...
input [5:0]		video_pipe_date_type_for_concat_align1;// To u0_as6d_app_aggr_lane of as6d_app_aggr_lane.v, ...
input [5:0]		video_pipe_date_type_for_concat_align2;// To u0_as6d_app_aggr_lane of as6d_app_aggr_lane.v, ...
input [5:0]		video_pipe_date_type_for_concat_align3;// To u0_as6d_app_aggr_lane of as6d_app_aggr_lane.v, ...
input			video_pipe_date_type_for_concat_align_vld0;// To u0_as6d_app_aggr_lane of as6d_app_aggr_lane.v, ...
input			video_pipe_date_type_for_concat_align_vld1;// To u0_as6d_app_aggr_lane of as6d_app_aggr_lane.v, ...
input			video_pipe_date_type_for_concat_align_vld2;// To u0_as6d_app_aggr_lane of as6d_app_aggr_lane.v, ...
input			video_pipe_date_type_for_concat_align_vld3;// To u0_as6d_app_aggr_lane of as6d_app_aggr_lane.v, ...
// End of automatics

/*AUTOOUTPUT*/
// Beginning of automatic outputs (from unused autoinst outputs)
output			app_aggr_idi_crc_err_int0;// From u0_as6d_app_aggr_lane of as6d_app_aggr_lane.v
output			app_aggr_idi_crc_err_int1;// From u1_as6d_app_aggr_lane of as6d_app_aggr_lane.v
output			app_aggr_idi_crc_err_int2;// From u2_as6d_app_aggr_lane of as6d_app_aggr_lane.v
output			app_aggr_idi_crc_err_int3;// From u3_as6d_app_aggr_lane of as6d_app_aggr_lane.v
output [3:0]		csi2device0_idi_byte_en;// From u0_as6d_app_aggr_lane of as6d_app_aggr_lane.v
output [`CSI2_DEVICE_IDI_DATA_WIDTH-1:0] csi2device0_idi_data;// From u0_as6d_app_aggr_lane of as6d_app_aggr_lane.v
output			csi2device0_idi_data_en;// From u0_as6d_app_aggr_lane of as6d_app_aggr_lane.v
output [20:0]		csi2device0_idi_data_parity;// From u0_as6d_app_aggr_lane of as6d_app_aggr_lane.v
output [5:0]		csi2device0_idi_data_type;// From u0_as6d_app_aggr_lane of as6d_app_aggr_lane.v
output			csi2device0_idi_header_en;// From u0_as6d_app_aggr_lane of as6d_app_aggr_lane.v
output			csi2device0_idi_tunnel_mode_en;// From u0_as6d_app_aggr_lane of as6d_app_aggr_lane.v
output [1:0]		csi2device0_idi_virtual_channel;// From u0_as6d_app_aggr_lane of as6d_app_aggr_lane.v
output [`CSI2_DEVICE_VCX_DWIDTH-1:0] csi2device0_idi_virtual_channel_x;// From u0_as6d_app_aggr_lane of as6d_app_aggr_lane.v
output [15:0]		csi2device0_idi_word_count;// From u0_as6d_app_aggr_lane of as6d_app_aggr_lane.v
output [3:0]		csi2device1_idi_byte_en;// From u1_as6d_app_aggr_lane of as6d_app_aggr_lane.v
output [`CSI2_DEVICE_IDI_DATA_WIDTH-1:0] csi2device1_idi_data;// From u1_as6d_app_aggr_lane of as6d_app_aggr_lane.v
output			csi2device1_idi_data_en;// From u1_as6d_app_aggr_lane of as6d_app_aggr_lane.v
output [20:0]		csi2device1_idi_data_parity;// From u1_as6d_app_aggr_lane of as6d_app_aggr_lane.v
output [5:0]		csi2device1_idi_data_type;// From u1_as6d_app_aggr_lane of as6d_app_aggr_lane.v
output			csi2device1_idi_header_en;// From u1_as6d_app_aggr_lane of as6d_app_aggr_lane.v
output			csi2device1_idi_tunnel_mode_en;// From u1_as6d_app_aggr_lane of as6d_app_aggr_lane.v
output [1:0]		csi2device1_idi_virtual_channel;// From u1_as6d_app_aggr_lane of as6d_app_aggr_lane.v
output [`CSI2_DEVICE_VCX_DWIDTH-1:0] csi2device1_idi_virtual_channel_x;// From u1_as6d_app_aggr_lane of as6d_app_aggr_lane.v
output [15:0]		csi2device1_idi_word_count;// From u1_as6d_app_aggr_lane of as6d_app_aggr_lane.v
output [3:0]		csi2device2_idi_byte_en;// From u2_as6d_app_aggr_lane of as6d_app_aggr_lane.v
output [`CSI2_DEVICE_IDI_DATA_WIDTH-1:0] csi2device2_idi_data;// From u2_as6d_app_aggr_lane of as6d_app_aggr_lane.v
output			csi2device2_idi_data_en;// From u2_as6d_app_aggr_lane of as6d_app_aggr_lane.v
output [20:0]		csi2device2_idi_data_parity;// From u2_as6d_app_aggr_lane of as6d_app_aggr_lane.v
output [5:0]		csi2device2_idi_data_type;// From u2_as6d_app_aggr_lane of as6d_app_aggr_lane.v
output			csi2device2_idi_header_en;// From u2_as6d_app_aggr_lane of as6d_app_aggr_lane.v
output			csi2device2_idi_tunnel_mode_en;// From u2_as6d_app_aggr_lane of as6d_app_aggr_lane.v
output [1:0]		csi2device2_idi_virtual_channel;// From u2_as6d_app_aggr_lane of as6d_app_aggr_lane.v
output [`CSI2_DEVICE_VCX_DWIDTH-1:0] csi2device2_idi_virtual_channel_x;// From u2_as6d_app_aggr_lane of as6d_app_aggr_lane.v
output [15:0]		csi2device2_idi_word_count;// From u2_as6d_app_aggr_lane of as6d_app_aggr_lane.v
output [3:0]		csi2device3_idi_byte_en;// From u3_as6d_app_aggr_lane of as6d_app_aggr_lane.v
output [`CSI2_DEVICE_IDI_DATA_WIDTH-1:0] csi2device3_idi_data;// From u3_as6d_app_aggr_lane of as6d_app_aggr_lane.v
output			csi2device3_idi_data_en;// From u3_as6d_app_aggr_lane of as6d_app_aggr_lane.v
output [20:0]		csi2device3_idi_data_parity;// From u3_as6d_app_aggr_lane of as6d_app_aggr_lane.v
output [5:0]		csi2device3_idi_data_type;// From u3_as6d_app_aggr_lane of as6d_app_aggr_lane.v
output			csi2device3_idi_header_en;// From u3_as6d_app_aggr_lane of as6d_app_aggr_lane.v
output			csi2device3_idi_tunnel_mode_en;// From u3_as6d_app_aggr_lane of as6d_app_aggr_lane.v
output [1:0]		csi2device3_idi_virtual_channel;// From u3_as6d_app_aggr_lane of as6d_app_aggr_lane.v
output [`CSI2_DEVICE_VCX_DWIDTH-1:0] csi2device3_idi_virtual_channel_x;// From u3_as6d_app_aggr_lane of as6d_app_aggr_lane.v
output [15:0]		csi2device3_idi_word_count;// From u3_as6d_app_aggr_lane of as6d_app_aggr_lane.v
output [31:0]		reg_rd_send_pkt_cnt_lp_pf_aggr0;// From u0_as6d_app_aggr_lane of as6d_app_aggr_lane.v
output [31:0]		reg_rd_send_pkt_cnt_lp_pf_aggr1;// From u1_as6d_app_aggr_lane of as6d_app_aggr_lane.v
output [31:0]		reg_rd_send_pkt_cnt_lp_pf_aggr2;// From u2_as6d_app_aggr_lane of as6d_app_aggr_lane.v
output [31:0]		reg_rd_send_pkt_cnt_lp_pf_aggr3;// From u3_as6d_app_aggr_lane of as6d_app_aggr_lane.v
output [31:0]		reg_rd_send_pkt_cnt_lp_ph_aggr0;// From u0_as6d_app_aggr_lane of as6d_app_aggr_lane.v
output [31:0]		reg_rd_send_pkt_cnt_lp_ph_aggr1;// From u1_as6d_app_aggr_lane of as6d_app_aggr_lane.v
output [31:0]		reg_rd_send_pkt_cnt_lp_ph_aggr2;// From u2_as6d_app_aggr_lane of as6d_app_aggr_lane.v
output [31:0]		reg_rd_send_pkt_cnt_lp_ph_aggr3;// From u3_as6d_app_aggr_lane of as6d_app_aggr_lane.v
output [31:0]		reg_rd_send_pkt_cnt_sp_fe_aggr0;// From u0_as6d_app_aggr_lane of as6d_app_aggr_lane.v
output [31:0]		reg_rd_send_pkt_cnt_sp_fe_aggr1;// From u1_as6d_app_aggr_lane of as6d_app_aggr_lane.v
output [31:0]		reg_rd_send_pkt_cnt_sp_fe_aggr2;// From u2_as6d_app_aggr_lane of as6d_app_aggr_lane.v
output [31:0]		reg_rd_send_pkt_cnt_sp_fe_aggr3;// From u3_as6d_app_aggr_lane of as6d_app_aggr_lane.v
output [31:0]		reg_rd_send_pkt_cnt_sp_fs_aggr0;// From u0_as6d_app_aggr_lane of as6d_app_aggr_lane.v
output [31:0]		reg_rd_send_pkt_cnt_sp_fs_aggr1;// From u1_as6d_app_aggr_lane of as6d_app_aggr_lane.v
output [31:0]		reg_rd_send_pkt_cnt_sp_fs_aggr2;// From u2_as6d_app_aggr_lane of as6d_app_aggr_lane.v
output [31:0]		reg_rd_send_pkt_cnt_sp_fs_aggr3;// From u3_as6d_app_aggr_lane of as6d_app_aggr_lane.v
output [31:0]		reg_rd_send_pkt_cnt_sp_le_aggr0;// From u0_as6d_app_aggr_lane of as6d_app_aggr_lane.v
output [31:0]		reg_rd_send_pkt_cnt_sp_le_aggr1;// From u1_as6d_app_aggr_lane of as6d_app_aggr_lane.v
output [31:0]		reg_rd_send_pkt_cnt_sp_le_aggr2;// From u2_as6d_app_aggr_lane of as6d_app_aggr_lane.v
output [31:0]		reg_rd_send_pkt_cnt_sp_le_aggr3;// From u3_as6d_app_aggr_lane of as6d_app_aggr_lane.v
output [31:0]		reg_rd_send_pkt_cnt_sp_ls_aggr0;// From u0_as6d_app_aggr_lane of as6d_app_aggr_lane.v
output [31:0]		reg_rd_send_pkt_cnt_sp_ls_aggr1;// From u1_as6d_app_aggr_lane of as6d_app_aggr_lane.v
output [31:0]		reg_rd_send_pkt_cnt_sp_ls_aggr2;// From u2_as6d_app_aggr_lane of as6d_app_aggr_lane.v
output [31:0]		reg_rd_send_pkt_cnt_sp_ls_aggr3;// From u3_as6d_app_aggr_lane of as6d_app_aggr_lane.v
output [7:0]		sch0_ack_aggre;		// From u0_as6d_app_aggr_lane of as6d_app_aggr_lane.v
output [3:0]		sch0_ack_concat;	// From u0_as6d_app_aggr_lane of as6d_app_aggr_lane.v
output			sch0_aggre_busy;	// From u0_as6d_app_aggr_lane of as6d_app_aggr_lane.v
output [3:0]		sch0_cs;		// From u0_as6d_app_aggr_lane of as6d_app_aggr_lane.v
output [7:0]		sch0_line_end_aggre;	// From u0_as6d_app_aggr_lane of as6d_app_aggr_lane.v
output [3:0]		sch0_line_end_concat;	// From u0_as6d_app_aggr_lane of as6d_app_aggr_lane.v
output [7:0]		sch0_up_state_aggre;	// From u0_as6d_app_aggr_lane of as6d_app_aggr_lane.v
output [3:0]		sch0_up_state_concat;	// From u0_as6d_app_aggr_lane of as6d_app_aggr_lane.v
output [7:0]		sch1_ack_aggre;		// From u1_as6d_app_aggr_lane of as6d_app_aggr_lane.v
output [3:0]		sch1_ack_concat;	// From u1_as6d_app_aggr_lane of as6d_app_aggr_lane.v
output			sch1_aggre_busy;	// From u1_as6d_app_aggr_lane of as6d_app_aggr_lane.v
output [3:0]		sch1_cs;		// From u1_as6d_app_aggr_lane of as6d_app_aggr_lane.v
output [7:0]		sch1_line_end_aggre;	// From u1_as6d_app_aggr_lane of as6d_app_aggr_lane.v
output [3:0]		sch1_line_end_concat;	// From u1_as6d_app_aggr_lane of as6d_app_aggr_lane.v
output [7:0]		sch1_up_state_aggre;	// From u1_as6d_app_aggr_lane of as6d_app_aggr_lane.v
output [3:0]		sch1_up_state_concat;	// From u1_as6d_app_aggr_lane of as6d_app_aggr_lane.v
output [7:0]		sch2_ack_aggre;		// From u2_as6d_app_aggr_lane of as6d_app_aggr_lane.v
output [3:0]		sch2_ack_concat;	// From u2_as6d_app_aggr_lane of as6d_app_aggr_lane.v
output			sch2_aggre_busy;	// From u2_as6d_app_aggr_lane of as6d_app_aggr_lane.v
output [3:0]		sch2_cs;		// From u2_as6d_app_aggr_lane of as6d_app_aggr_lane.v
output [7:0]		sch2_line_end_aggre;	// From u2_as6d_app_aggr_lane of as6d_app_aggr_lane.v
output [3:0]		sch2_line_end_concat;	// From u2_as6d_app_aggr_lane of as6d_app_aggr_lane.v
output [7:0]		sch2_up_state_aggre;	// From u2_as6d_app_aggr_lane of as6d_app_aggr_lane.v
output [3:0]		sch2_up_state_concat;	// From u2_as6d_app_aggr_lane of as6d_app_aggr_lane.v
output			sch2post_video_data_vld0;// From u0_as6d_app_aggr_lane of as6d_app_aggr_lane.v
output			sch2post_video_data_vld1;// From u1_as6d_app_aggr_lane of as6d_app_aggr_lane.v
output			sch2post_video_data_vld2;// From u2_as6d_app_aggr_lane of as6d_app_aggr_lane.v
output			sch2post_video_data_vld3;// From u3_as6d_app_aggr_lane of as6d_app_aggr_lane.v
output [7:0]		sch3_ack_aggre;		// From u3_as6d_app_aggr_lane of as6d_app_aggr_lane.v
output [3:0]		sch3_ack_concat;	// From u3_as6d_app_aggr_lane of as6d_app_aggr_lane.v
output			sch3_aggre_busy;	// From u3_as6d_app_aggr_lane of as6d_app_aggr_lane.v
output [3:0]		sch3_cs;		// From u3_as6d_app_aggr_lane of as6d_app_aggr_lane.v
output [7:0]		sch3_line_end_aggre;	// From u3_as6d_app_aggr_lane of as6d_app_aggr_lane.v
output [3:0]		sch3_line_end_concat;	// From u3_as6d_app_aggr_lane of as6d_app_aggr_lane.v
output [7:0]		sch3_up_state_aggre;	// From u3_as6d_app_aggr_lane of as6d_app_aggr_lane.v
output [3:0]		sch3_up_state_concat;	// From u3_as6d_app_aggr_lane of as6d_app_aggr_lane.v
output			sch_data_type_align_fail_int0;// From u0_as6d_app_aggr_lane of as6d_app_aggr_lane.v
output			sch_data_type_align_fail_int1;// From u1_as6d_app_aggr_lane of as6d_app_aggr_lane.v
output			sch_data_type_align_fail_int2;// From u2_as6d_app_aggr_lane of as6d_app_aggr_lane.v
output			sch_data_type_align_fail_int3;// From u3_as6d_app_aggr_lane of as6d_app_aggr_lane.v
// End of automatics
output			up_state_video_pipe0	;				
output			up_state_video_pipe1	;				
output			up_state_video_pipe2	;				
output			up_state_video_pipe3	;				
output			up_state_video_pipe4	;				
output			up_state_video_pipe5	;				
output			up_state_video_pipe6	;				
output			up_state_video_pipe7	;				

wire			sch0_up_state0	;				
wire			sch1_up_state0	;				
wire			sch2_up_state0	;				
wire			sch3_up_state0	;				
wire			sch0_up_state1	;				
wire			sch1_up_state1	;				
wire			sch2_up_state1	;				
wire			sch3_up_state1	;				
wire			sch0_up_state2	;				
wire			sch1_up_state2	;				
wire			sch2_up_state2	;				
wire			sch3_up_state2	;				
wire			sch0_up_state3	;				
wire			sch1_up_state3	;				
wire			sch2_up_state3	;				
wire			sch3_up_state3	;				
wire			sch0_up_state4	;				
wire			sch1_up_state4	;				
wire			sch2_up_state4	;				
wire			sch3_up_state4	;				
wire			sch0_up_state5	;				
wire			sch1_up_state5	;				
wire			sch2_up_state5	;				
wire			sch3_up_state5	;				
wire			sch0_up_state6	;				
wire			sch1_up_state6	;				
wire			sch2_up_state6	;				
wire			sch3_up_state6	;				
wire			sch0_up_state7	;				
wire			sch1_up_state7	;				
wire			sch2_up_state7	;				
wire			sch3_up_state7	;				

assign	up_state_video_pipe0	=	sch0_up_state0|sch1_up_state0|sch2_up_state0|sch3_up_state0		;	
assign	up_state_video_pipe1	=	sch0_up_state1|sch1_up_state1|sch2_up_state1|sch3_up_state1		;	
assign	up_state_video_pipe2	=	sch0_up_state2|sch1_up_state2|sch2_up_state2|sch3_up_state2		;	
assign	up_state_video_pipe3	=	sch0_up_state3|sch1_up_state3|sch2_up_state3|sch3_up_state3		;	
assign	up_state_video_pipe4	=	sch0_up_state4|sch1_up_state4|sch2_up_state4|sch3_up_state4		;	
assign	up_state_video_pipe5	=	sch0_up_state5|sch1_up_state5|sch2_up_state5|sch3_up_state5		;	
assign	up_state_video_pipe6	=	sch0_up_state6|sch1_up_state6|sch2_up_state6|sch3_up_state6		;	
assign	up_state_video_pipe7	=	sch0_up_state7|sch1_up_state7|sch2_up_state7|sch3_up_state7		;	

/*  as6d_app_aggr_lane  AUTO_TEMPLATE (
		.VIDEO_DATA_SIZE			 (140),
		.DATA_PARITY_WIDTH			 (21),
		.AGGR_ID					 (2'd@),
		.aggre_clk					 (aggre_clk@[]),
		.aggre_clk_rst_n			 (aggre_clk_rst_n@[]),
		.csi2device\(.*\)			 (csi2device@\1[]),
		.frame_sync_lock\(.*\)		 (sch@_frame_sync_lock\1[]),
		.aggre_mode					 (sch@_aggre_mode[]),
		.master_pipe				 (sch@_master_pipe[]),
		.pipe\(.*\)_concat_en		 (sch@_pipe\1_concat_en[]),
		.pipe\(.*\)_aggre_en		 (sch@_pipe\1_aggre_en[]),
		.up_state\(.*\)				 (sch@_up_state\1[]),
		.empty_vld\(.*\)			 (empty_vld_pipe\1_aggregator@),
		.empty\(.*\)				 (video_data_fifo_empty\1[]),
		.ack_vld\(.*\)			     (ack_vld_pipe\1_aggregator@),
		.line_end_vld\(.*\)			 (line_end_vld_pipe\1_aggregator@),
		.fse_filter					 (sch@_fse_filter[]),
		.up_state_aggre				 (sch@_up_state_aggre[]),
		.up_state_concat			 (sch@_up_state_concat[]),
		.line_end_aggre				 (sch@_line_end_aggre[]),
		.line_end_concat			 (sch@_line_end_concat[]),
		.ack_aggre					 (sch@_ack_aggre[]),
		.ack_concat					 (sch@_ack_concat[]),
		.aggre_busy					 (sch@_aggre_busy),
		.current_state				 (sch@_cs[]),
		.sch2post_video_data_vld	 (sch2post_video_data_vld@[]),
        .app_aggregation_bypass      (app_aggregation_bypass),
        .video_pipe_data_aggre_bypass(video_pipe@_data_aggre_bypass[]),
        .video_pipe_vld_aggre_bypass (video_pipe@_vld_aggre_bypass),
        .reg_app_aggr_vc_bit_override_en(reg_app_aggr@_vc_bit_override_en[]),
        .reg_app_aggr_vc_bit_override_value(reg_app_aggr@_vc_bit_override_value[]),
		.reg_app_aggr_idi_crc_chk_en(reg_app_aggr_idi_crc_chk_en[@]),
		.app_aggr_idi_crc_err_int(app_aggr_idi_crc_err_int@),
        .\(.*\)send_pkt\(.*\)		(\1send_pkt\2_aggr@[]),
		.video_mask_restart(4'h0),
		.auto_mask_en(4'h0),
		.force_video_mask(4'h0),
		.sch_data_type_align_fail_int(sch_data_type_align_fail_int@),
		.pipe_clear_bit_map(),
		.pipe0_wr_mode(),
		.pipe1_wr_mode(),
		.pipe2_wr_mode(),
		.pipe3_wr_mode(),
		.pipe0_wr_mode_strobe(),
		.pipe1_wr_mode_strobe(),
		.pipe2_wr_mode_strobe(),
		.pipe3_wr_mode_strobe(),
 );
*/

as6d_app_aggr_lane #(/*AUTOINSTPARAM*/
		     // Parameters
		     .VIDEO_DATA_SIZE	(140),			 // Templated
		     .DATA_PARITY_WIDTH	(21),			 // Templated
		     .AGGR_ID		(2'd0))			 // Templated
u0_as6d_app_aggr_lane  (
					     .up_state0		(sch0_up_state0),
					     .up_state1		(sch0_up_state1), 
					     .up_state2		(sch0_up_state2),
					     .up_state3		(sch0_up_state3),
			             .up_state4	    (sch0_up_state4),
			             .up_state5	    (sch0_up_state5),
			             .up_state6	    (sch0_up_state6),
			             .up_state7	    (sch0_up_state7),
						 /*AUTOINST*/
			// Outputs
			.ack_aggre	(sch0_ack_aggre[7:0]),	 // Templated
			.ack_concat	(sch0_ack_concat[3:0]),	 // Templated
			.aggre_busy	(sch0_aggre_busy),	 // Templated
			.app_aggr_idi_crc_err_int(app_aggr_idi_crc_err_int0), // Templated
			.csi2device_idi_byte_en(csi2device0_idi_byte_en[3:0]), // Templated
			.csi2device_idi_data(csi2device0_idi_data[`CSI2_DEVICE_IDI_DATA_WIDTH-1:0]), // Templated
			.csi2device_idi_data_en(csi2device0_idi_data_en), // Templated
			.csi2device_idi_data_parity(csi2device0_idi_data_parity[20:0]), // Templated
			.csi2device_idi_data_type(csi2device0_idi_data_type[5:0]), // Templated
			.csi2device_idi_header_en(csi2device0_idi_header_en), // Templated
			.csi2device_idi_tunnel_mode_en(csi2device0_idi_tunnel_mode_en), // Templated
			.csi2device_idi_virtual_channel(csi2device0_idi_virtual_channel[1:0]), // Templated
			.csi2device_idi_virtual_channel_x(csi2device0_idi_virtual_channel_x[`CSI2_DEVICE_VCX_DWIDTH-1:0]), // Templated
			.csi2device_idi_word_count(csi2device0_idi_word_count[15:0]), // Templated
			.current_state	(sch0_cs[3:0]),		 // Templated
			.line_end_aggre	(sch0_line_end_aggre[7:0]), // Templated
			.line_end_concat(sch0_line_end_concat[3:0]), // Templated
			.pipe0_wr_mode	(),			 // Templated
			.pipe0_wr_mode_strobe(),		 // Templated
			.pipe1_wr_mode	(),			 // Templated
			.pipe1_wr_mode_strobe(),		 // Templated
			.pipe2_wr_mode	(),			 // Templated
			.pipe2_wr_mode_strobe(),		 // Templated
			.pipe3_wr_mode	(),			 // Templated
			.pipe3_wr_mode_strobe(),		 // Templated
			.pipe_clear_bit_map(),			 // Templated
			.reg_rd_send_pkt_cnt_lp_pf(reg_rd_send_pkt_cnt_lp_pf_aggr0[31:0]), // Templated
			.reg_rd_send_pkt_cnt_lp_ph(reg_rd_send_pkt_cnt_lp_ph_aggr0[31:0]), // Templated
			.reg_rd_send_pkt_cnt_sp_fe(reg_rd_send_pkt_cnt_sp_fe_aggr0[31:0]), // Templated
			.reg_rd_send_pkt_cnt_sp_fs(reg_rd_send_pkt_cnt_sp_fs_aggr0[31:0]), // Templated
			.reg_rd_send_pkt_cnt_sp_le(reg_rd_send_pkt_cnt_sp_le_aggr0[31:0]), // Templated
			.reg_rd_send_pkt_cnt_sp_ls(reg_rd_send_pkt_cnt_sp_ls_aggr0[31:0]), // Templated
			.sch_data_type_align_fail_int(sch_data_type_align_fail_int0), // Templated
			.up_state_aggre	(sch0_up_state_aggre[7:0]), // Templated
			.up_state_concat(sch0_up_state_concat[3:0]), // Templated
			.sch2post_video_data_vld(sch2post_video_data_vld0), // Templated
			// Inputs
			.ack0		(ack0),
			.ack1		(ack1),
			.ack2		(ack2),
			.ack3		(ack3),
			.ack4		(ack4),
			.ack5		(ack5),
			.ack6		(ack6),
			.ack7		(ack7),
			.ack_pre0	(ack_pre0),
			.ack_pre1	(ack_pre1),
			.ack_pre2	(ack_pre2),
			.ack_pre3	(ack_pre3),
			.ack_pre4	(ack_pre4),
			.ack_pre5	(ack_pre5),
			.ack_pre6	(ack_pre6),
			.ack_pre7	(ack_pre7),
			.ack_vld0	(ack_vld_pipe0_aggregator0), // Templated
			.ack_vld1	(ack_vld_pipe1_aggregator0), // Templated
			.ack_vld2	(ack_vld_pipe2_aggregator0), // Templated
			.ack_vld3	(ack_vld_pipe3_aggregator0), // Templated
			.ack_vld4	(ack_vld_pipe4_aggregator0), // Templated
			.ack_vld5	(ack_vld_pipe5_aggregator0), // Templated
			.ack_vld6	(ack_vld_pipe6_aggregator0), // Templated
			.ack_vld7	(ack_vld_pipe7_aggregator0), // Templated
			.aggre_clk	(aggre_clk0),		 // Templated
			.aggre_clk_rst_n(aggre_clk_rst_n0),	 // Templated
			.aggre_mode	(sch0_aggre_mode[1:0]),	 // Templated
			.app_aggregation_bypass(app_aggregation_bypass), // Templated
			.auto_mask_en	(4'h0),			 // Templated
			.csi2device_idi_anti_halt(csi2device0_idi_anti_halt), // Templated
			.csi2device_idi_halt(csi2device0_idi_halt), // Templated
			.empty0		(video_data_fifo_empty0), // Templated
			.empty1		(video_data_fifo_empty1), // Templated
			.empty2		(video_data_fifo_empty2), // Templated
			.empty3		(video_data_fifo_empty3), // Templated
			.empty4		(video_data_fifo_empty4), // Templated
			.empty5		(video_data_fifo_empty5), // Templated
			.empty6		(video_data_fifo_empty6), // Templated
			.empty7		(video_data_fifo_empty7), // Templated
			.empty_vld0	(empty_vld_pipe0_aggregator0), // Templated
			.empty_vld1	(empty_vld_pipe1_aggregator0), // Templated
			.empty_vld2	(empty_vld_pipe2_aggregator0), // Templated
			.empty_vld3	(empty_vld_pipe3_aggregator0), // Templated
			.empty_vld4	(empty_vld_pipe4_aggregator0), // Templated
			.empty_vld5	(empty_vld_pipe5_aggregator0), // Templated
			.empty_vld6	(empty_vld_pipe6_aggregator0), // Templated
			.empty_vld7	(empty_vld_pipe7_aggregator0), // Templated
			.force_video_mask(4'h0),		 // Templated
			.frame_sync_lock(sch0_frame_sync_lock),	 // Templated
			.fse_filter	(sch0_fse_filter),	 // Templated
			.in_video_data0	(in_video_data0[139:0]),
			.in_video_data1	(in_video_data1[139:0]),
			.in_video_data2	(in_video_data2[139:0]),
			.in_video_data3	(in_video_data3[139:0]),
			.in_video_data4	(in_video_data4[139:0]),
			.in_video_data5	(in_video_data5[139:0]),
			.in_video_data6	(in_video_data6[139:0]),
			.in_video_data7	(in_video_data7[139:0]),
			.in_video_data_vld0(in_video_data_vld0),
			.in_video_data_vld1(in_video_data_vld1),
			.in_video_data_vld2(in_video_data_vld2),
			.in_video_data_vld3(in_video_data_vld3),
			.in_video_data_vld4(in_video_data_vld4),
			.in_video_data_vld5(in_video_data_vld5),
			.in_video_data_vld6(in_video_data_vld6),
			.in_video_data_vld7(in_video_data_vld7),
			.line_end0	(line_end0),
			.line_end1	(line_end1),
			.line_end2	(line_end2),
			.line_end3	(line_end3),
			.line_end4	(line_end4),
			.line_end5	(line_end5),
			.line_end6	(line_end6),
			.line_end7	(line_end7),
			.line_end_vld0	(line_end_vld_pipe0_aggregator0), // Templated
			.line_end_vld1	(line_end_vld_pipe1_aggregator0), // Templated
			.line_end_vld2	(line_end_vld_pipe2_aggregator0), // Templated
			.line_end_vld3	(line_end_vld_pipe3_aggregator0), // Templated
			.line_end_vld4	(line_end_vld_pipe4_aggregator0), // Templated
			.line_end_vld5	(line_end_vld_pipe5_aggregator0), // Templated
			.line_end_vld6	(line_end_vld_pipe6_aggregator0), // Templated
			.line_end_vld7	(line_end_vld_pipe7_aggregator0), // Templated
			.master_pipe	(sch0_master_pipe[1:0]), // Templated
			.pipe0_aggre_en	(sch0_pipe0_aggre_en),	 // Templated
			.pipe0_concat_en(sch0_pipe0_concat_en),	 // Templated
			.pipe1_aggre_en	(sch0_pipe1_aggre_en),	 // Templated
			.pipe1_concat_en(sch0_pipe1_concat_en),	 // Templated
			.pipe2_aggre_en	(sch0_pipe2_aggre_en),	 // Templated
			.pipe2_concat_en(sch0_pipe2_concat_en),	 // Templated
			.pipe3_aggre_en	(sch0_pipe3_aggre_en),	 // Templated
			.pipe3_concat_en(sch0_pipe3_concat_en),	 // Templated
			.pipe4_aggre_en	(sch0_pipe4_aggre_en),	 // Templated
			.pipe5_aggre_en	(sch0_pipe5_aggre_en),	 // Templated
			.pipe6_aggre_en	(sch0_pipe6_aggre_en),	 // Templated
			.pipe7_aggre_en	(sch0_pipe7_aggre_en),	 // Templated
			.reg_app_aggr_idi_crc_chk_en(reg_app_aggr_idi_crc_chk_en[0]), // Templated
			.reg_app_aggr_vc_bit_override_en(reg_app_aggr0_vc_bit_override_en[2:0]), // Templated
			.reg_app_aggr_vc_bit_override_value(reg_app_aggr0_vc_bit_override_value[2:0]), // Templated
			.reg_clear_send_pkt_cnt_lp_pf(reg_clear_send_pkt_cnt_lp_pf_aggr0), // Templated
			.reg_clear_send_pkt_cnt_lp_ph(reg_clear_send_pkt_cnt_lp_ph_aggr0), // Templated
			.reg_clear_send_pkt_cnt_sp_fe(reg_clear_send_pkt_cnt_sp_fe_aggr0), // Templated
			.reg_clear_send_pkt_cnt_sp_fs(reg_clear_send_pkt_cnt_sp_fs_aggr0), // Templated
			.reg_clear_send_pkt_cnt_sp_le(reg_clear_send_pkt_cnt_sp_le_aggr0), // Templated
			.reg_clear_send_pkt_cnt_sp_ls(reg_clear_send_pkt_cnt_sp_ls_aggr0), // Templated
			.reg_delete_lp_depend_on_wc_mux(reg_delete_lp_depend_on_wc_mux),
			.reg_send_pkt_match_lp_dt(reg_send_pkt_match_lp_dt_aggr0[5:0]), // Templated
			.reg_send_pkt_match_lp_dt_en(reg_send_pkt_match_lp_dt_en_aggr0), // Templated
			.video_loss0	(video_loss0),
			.video_loss1	(video_loss1),
			.video_loss2	(video_loss2),
			.video_loss3	(video_loss3),
			.video_mask_restart(4'h0),		 // Templated
			.video_pipe_data_aggre_bypass(video_pipe0_data_aggre_bypass[139:0]), // Templated
			.video_pipe_date_type_for_concat_align0(video_pipe_date_type_for_concat_align0[5:0]),
			.video_pipe_date_type_for_concat_align1(video_pipe_date_type_for_concat_align1[5:0]),
			.video_pipe_date_type_for_concat_align2(video_pipe_date_type_for_concat_align2[5:0]),
			.video_pipe_date_type_for_concat_align3(video_pipe_date_type_for_concat_align3[5:0]),
			.video_pipe_date_type_for_concat_align_vld0(video_pipe_date_type_for_concat_align_vld0),
			.video_pipe_date_type_for_concat_align_vld1(video_pipe_date_type_for_concat_align_vld1),
			.video_pipe_date_type_for_concat_align_vld2(video_pipe_date_type_for_concat_align_vld2),
			.video_pipe_date_type_for_concat_align_vld3(video_pipe_date_type_for_concat_align_vld3),
			.video_pipe_vld_aggre_bypass(video_pipe0_vld_aggre_bypass)); // Templated

as6d_app_aggr_lane#(/*AUTOINSTPARAM*/
		    // Parameters
		    .VIDEO_DATA_SIZE	(140),			 // Templated
		    .DATA_PARITY_WIDTH	(21),			 // Templated
		    .AGGR_ID		(2'd1))			 // Templated
u1_as6d_app_aggr_lane  (
					     .up_state0		(sch1_up_state0),
					     .up_state1		(sch1_up_state1),
					     .up_state2		(sch1_up_state2),
					     .up_state3		(sch1_up_state3),
			             .up_state4	    (sch1_up_state4),
			             .up_state5	    (sch1_up_state5),
			             .up_state6	    (sch1_up_state6),
			             .up_state7	    (sch1_up_state7),
						 /*AUTOINST*/
			// Outputs
			.ack_aggre	(sch1_ack_aggre[7:0]),	 // Templated
			.ack_concat	(sch1_ack_concat[3:0]),	 // Templated
			.aggre_busy	(sch1_aggre_busy),	 // Templated
			.app_aggr_idi_crc_err_int(app_aggr_idi_crc_err_int1), // Templated
			.csi2device_idi_byte_en(csi2device1_idi_byte_en[3:0]), // Templated
			.csi2device_idi_data(csi2device1_idi_data[`CSI2_DEVICE_IDI_DATA_WIDTH-1:0]), // Templated
			.csi2device_idi_data_en(csi2device1_idi_data_en), // Templated
			.csi2device_idi_data_parity(csi2device1_idi_data_parity[20:0]), // Templated
			.csi2device_idi_data_type(csi2device1_idi_data_type[5:0]), // Templated
			.csi2device_idi_header_en(csi2device1_idi_header_en), // Templated
			.csi2device_idi_tunnel_mode_en(csi2device1_idi_tunnel_mode_en), // Templated
			.csi2device_idi_virtual_channel(csi2device1_idi_virtual_channel[1:0]), // Templated
			.csi2device_idi_virtual_channel_x(csi2device1_idi_virtual_channel_x[`CSI2_DEVICE_VCX_DWIDTH-1:0]), // Templated
			.csi2device_idi_word_count(csi2device1_idi_word_count[15:0]), // Templated
			.current_state	(sch1_cs[3:0]),		 // Templated
			.line_end_aggre	(sch1_line_end_aggre[7:0]), // Templated
			.line_end_concat(sch1_line_end_concat[3:0]), // Templated
			.pipe0_wr_mode	(),			 // Templated
			.pipe0_wr_mode_strobe(),		 // Templated
			.pipe1_wr_mode	(),			 // Templated
			.pipe1_wr_mode_strobe(),		 // Templated
			.pipe2_wr_mode	(),			 // Templated
			.pipe2_wr_mode_strobe(),		 // Templated
			.pipe3_wr_mode	(),			 // Templated
			.pipe3_wr_mode_strobe(),		 // Templated
			.pipe_clear_bit_map(),			 // Templated
			.reg_rd_send_pkt_cnt_lp_pf(reg_rd_send_pkt_cnt_lp_pf_aggr1[31:0]), // Templated
			.reg_rd_send_pkt_cnt_lp_ph(reg_rd_send_pkt_cnt_lp_ph_aggr1[31:0]), // Templated
			.reg_rd_send_pkt_cnt_sp_fe(reg_rd_send_pkt_cnt_sp_fe_aggr1[31:0]), // Templated
			.reg_rd_send_pkt_cnt_sp_fs(reg_rd_send_pkt_cnt_sp_fs_aggr1[31:0]), // Templated
			.reg_rd_send_pkt_cnt_sp_le(reg_rd_send_pkt_cnt_sp_le_aggr1[31:0]), // Templated
			.reg_rd_send_pkt_cnt_sp_ls(reg_rd_send_pkt_cnt_sp_ls_aggr1[31:0]), // Templated
			.sch_data_type_align_fail_int(sch_data_type_align_fail_int1), // Templated
			.up_state_aggre	(sch1_up_state_aggre[7:0]), // Templated
			.up_state_concat(sch1_up_state_concat[3:0]), // Templated
			.sch2post_video_data_vld(sch2post_video_data_vld1), // Templated
			// Inputs
			.ack0		(ack0),
			.ack1		(ack1),
			.ack2		(ack2),
			.ack3		(ack3),
			.ack4		(ack4),
			.ack5		(ack5),
			.ack6		(ack6),
			.ack7		(ack7),
			.ack_pre0	(ack_pre0),
			.ack_pre1	(ack_pre1),
			.ack_pre2	(ack_pre2),
			.ack_pre3	(ack_pre3),
			.ack_pre4	(ack_pre4),
			.ack_pre5	(ack_pre5),
			.ack_pre6	(ack_pre6),
			.ack_pre7	(ack_pre7),
			.ack_vld0	(ack_vld_pipe0_aggregator1), // Templated
			.ack_vld1	(ack_vld_pipe1_aggregator1), // Templated
			.ack_vld2	(ack_vld_pipe2_aggregator1), // Templated
			.ack_vld3	(ack_vld_pipe3_aggregator1), // Templated
			.ack_vld4	(ack_vld_pipe4_aggregator1), // Templated
			.ack_vld5	(ack_vld_pipe5_aggregator1), // Templated
			.ack_vld6	(ack_vld_pipe6_aggregator1), // Templated
			.ack_vld7	(ack_vld_pipe7_aggregator1), // Templated
			.aggre_clk	(aggre_clk1),		 // Templated
			.aggre_clk_rst_n(aggre_clk_rst_n1),	 // Templated
			.aggre_mode	(sch1_aggre_mode[1:0]),	 // Templated
			.app_aggregation_bypass(app_aggregation_bypass), // Templated
			.auto_mask_en	(4'h0),			 // Templated
			.csi2device_idi_anti_halt(csi2device1_idi_anti_halt), // Templated
			.csi2device_idi_halt(csi2device1_idi_halt), // Templated
			.empty0		(video_data_fifo_empty0), // Templated
			.empty1		(video_data_fifo_empty1), // Templated
			.empty2		(video_data_fifo_empty2), // Templated
			.empty3		(video_data_fifo_empty3), // Templated
			.empty4		(video_data_fifo_empty4), // Templated
			.empty5		(video_data_fifo_empty5), // Templated
			.empty6		(video_data_fifo_empty6), // Templated
			.empty7		(video_data_fifo_empty7), // Templated
			.empty_vld0	(empty_vld_pipe0_aggregator1), // Templated
			.empty_vld1	(empty_vld_pipe1_aggregator1), // Templated
			.empty_vld2	(empty_vld_pipe2_aggregator1), // Templated
			.empty_vld3	(empty_vld_pipe3_aggregator1), // Templated
			.empty_vld4	(empty_vld_pipe4_aggregator1), // Templated
			.empty_vld5	(empty_vld_pipe5_aggregator1), // Templated
			.empty_vld6	(empty_vld_pipe6_aggregator1), // Templated
			.empty_vld7	(empty_vld_pipe7_aggregator1), // Templated
			.force_video_mask(4'h0),		 // Templated
			.frame_sync_lock(sch1_frame_sync_lock),	 // Templated
			.fse_filter	(sch1_fse_filter),	 // Templated
			.in_video_data0	(in_video_data0[139:0]),
			.in_video_data1	(in_video_data1[139:0]),
			.in_video_data2	(in_video_data2[139:0]),
			.in_video_data3	(in_video_data3[139:0]),
			.in_video_data4	(in_video_data4[139:0]),
			.in_video_data5	(in_video_data5[139:0]),
			.in_video_data6	(in_video_data6[139:0]),
			.in_video_data7	(in_video_data7[139:0]),
			.in_video_data_vld0(in_video_data_vld0),
			.in_video_data_vld1(in_video_data_vld1),
			.in_video_data_vld2(in_video_data_vld2),
			.in_video_data_vld3(in_video_data_vld3),
			.in_video_data_vld4(in_video_data_vld4),
			.in_video_data_vld5(in_video_data_vld5),
			.in_video_data_vld6(in_video_data_vld6),
			.in_video_data_vld7(in_video_data_vld7),
			.line_end0	(line_end0),
			.line_end1	(line_end1),
			.line_end2	(line_end2),
			.line_end3	(line_end3),
			.line_end4	(line_end4),
			.line_end5	(line_end5),
			.line_end6	(line_end6),
			.line_end7	(line_end7),
			.line_end_vld0	(line_end_vld_pipe0_aggregator1), // Templated
			.line_end_vld1	(line_end_vld_pipe1_aggregator1), // Templated
			.line_end_vld2	(line_end_vld_pipe2_aggregator1), // Templated
			.line_end_vld3	(line_end_vld_pipe3_aggregator1), // Templated
			.line_end_vld4	(line_end_vld_pipe4_aggregator1), // Templated
			.line_end_vld5	(line_end_vld_pipe5_aggregator1), // Templated
			.line_end_vld6	(line_end_vld_pipe6_aggregator1), // Templated
			.line_end_vld7	(line_end_vld_pipe7_aggregator1), // Templated
			.master_pipe	(sch1_master_pipe[1:0]), // Templated
			.pipe0_aggre_en	(sch1_pipe0_aggre_en),	 // Templated
			.pipe0_concat_en(sch1_pipe0_concat_en),	 // Templated
			.pipe1_aggre_en	(sch1_pipe1_aggre_en),	 // Templated
			.pipe1_concat_en(sch1_pipe1_concat_en),	 // Templated
			.pipe2_aggre_en	(sch1_pipe2_aggre_en),	 // Templated
			.pipe2_concat_en(sch1_pipe2_concat_en),	 // Templated
			.pipe3_aggre_en	(sch1_pipe3_aggre_en),	 // Templated
			.pipe3_concat_en(sch1_pipe3_concat_en),	 // Templated
			.pipe4_aggre_en	(sch1_pipe4_aggre_en),	 // Templated
			.pipe5_aggre_en	(sch1_pipe5_aggre_en),	 // Templated
			.pipe6_aggre_en	(sch1_pipe6_aggre_en),	 // Templated
			.pipe7_aggre_en	(sch1_pipe7_aggre_en),	 // Templated
			.reg_app_aggr_idi_crc_chk_en(reg_app_aggr_idi_crc_chk_en[1]), // Templated
			.reg_app_aggr_vc_bit_override_en(reg_app_aggr1_vc_bit_override_en[2:0]), // Templated
			.reg_app_aggr_vc_bit_override_value(reg_app_aggr1_vc_bit_override_value[2:0]), // Templated
			.reg_clear_send_pkt_cnt_lp_pf(reg_clear_send_pkt_cnt_lp_pf_aggr1), // Templated
			.reg_clear_send_pkt_cnt_lp_ph(reg_clear_send_pkt_cnt_lp_ph_aggr1), // Templated
			.reg_clear_send_pkt_cnt_sp_fe(reg_clear_send_pkt_cnt_sp_fe_aggr1), // Templated
			.reg_clear_send_pkt_cnt_sp_fs(reg_clear_send_pkt_cnt_sp_fs_aggr1), // Templated
			.reg_clear_send_pkt_cnt_sp_le(reg_clear_send_pkt_cnt_sp_le_aggr1), // Templated
			.reg_clear_send_pkt_cnt_sp_ls(reg_clear_send_pkt_cnt_sp_ls_aggr1), // Templated
			.reg_delete_lp_depend_on_wc_mux(reg_delete_lp_depend_on_wc_mux),
			.reg_send_pkt_match_lp_dt(reg_send_pkt_match_lp_dt_aggr1[5:0]), // Templated
			.reg_send_pkt_match_lp_dt_en(reg_send_pkt_match_lp_dt_en_aggr1), // Templated
			.video_loss0	(video_loss0),
			.video_loss1	(video_loss1),
			.video_loss2	(video_loss2),
			.video_loss3	(video_loss3),
			.video_mask_restart(4'h0),		 // Templated
			.video_pipe_data_aggre_bypass(video_pipe1_data_aggre_bypass[139:0]), // Templated
			.video_pipe_date_type_for_concat_align0(video_pipe_date_type_for_concat_align0[5:0]),
			.video_pipe_date_type_for_concat_align1(video_pipe_date_type_for_concat_align1[5:0]),
			.video_pipe_date_type_for_concat_align2(video_pipe_date_type_for_concat_align2[5:0]),
			.video_pipe_date_type_for_concat_align3(video_pipe_date_type_for_concat_align3[5:0]),
			.video_pipe_date_type_for_concat_align_vld0(video_pipe_date_type_for_concat_align_vld0),
			.video_pipe_date_type_for_concat_align_vld1(video_pipe_date_type_for_concat_align_vld1),
			.video_pipe_date_type_for_concat_align_vld2(video_pipe_date_type_for_concat_align_vld2),
			.video_pipe_date_type_for_concat_align_vld3(video_pipe_date_type_for_concat_align_vld3),
			.video_pipe_vld_aggre_bypass(video_pipe1_vld_aggre_bypass)); // Templated

as6d_app_aggr_lane#(/*AUTOINSTPARAM*/
		    // Parameters
		    .VIDEO_DATA_SIZE	(140),			 // Templated
		    .DATA_PARITY_WIDTH	(21),			 // Templated
		    .AGGR_ID		(2'd2))			 // Templated
u2_as6d_app_aggr_lane  (
					     .up_state0		(sch2_up_state0),
					     .up_state1		(sch2_up_state1),
					     .up_state2		(sch2_up_state2),
					     .up_state3		(sch2_up_state3),
			             .up_state4	    (sch2_up_state4),
			             .up_state5	    (sch2_up_state5),
			             .up_state6	    (sch2_up_state6),
			             .up_state7	    (sch2_up_state7),
						 /*AUTOINST*/
			// Outputs
			.ack_aggre	(sch2_ack_aggre[7:0]),	 // Templated
			.ack_concat	(sch2_ack_concat[3:0]),	 // Templated
			.aggre_busy	(sch2_aggre_busy),	 // Templated
			.app_aggr_idi_crc_err_int(app_aggr_idi_crc_err_int2), // Templated
			.csi2device_idi_byte_en(csi2device2_idi_byte_en[3:0]), // Templated
			.csi2device_idi_data(csi2device2_idi_data[`CSI2_DEVICE_IDI_DATA_WIDTH-1:0]), // Templated
			.csi2device_idi_data_en(csi2device2_idi_data_en), // Templated
			.csi2device_idi_data_parity(csi2device2_idi_data_parity[20:0]), // Templated
			.csi2device_idi_data_type(csi2device2_idi_data_type[5:0]), // Templated
			.csi2device_idi_header_en(csi2device2_idi_header_en), // Templated
			.csi2device_idi_tunnel_mode_en(csi2device2_idi_tunnel_mode_en), // Templated
			.csi2device_idi_virtual_channel(csi2device2_idi_virtual_channel[1:0]), // Templated
			.csi2device_idi_virtual_channel_x(csi2device2_idi_virtual_channel_x[`CSI2_DEVICE_VCX_DWIDTH-1:0]), // Templated
			.csi2device_idi_word_count(csi2device2_idi_word_count[15:0]), // Templated
			.current_state	(sch2_cs[3:0]),		 // Templated
			.line_end_aggre	(sch2_line_end_aggre[7:0]), // Templated
			.line_end_concat(sch2_line_end_concat[3:0]), // Templated
			.pipe0_wr_mode	(),			 // Templated
			.pipe0_wr_mode_strobe(),		 // Templated
			.pipe1_wr_mode	(),			 // Templated
			.pipe1_wr_mode_strobe(),		 // Templated
			.pipe2_wr_mode	(),			 // Templated
			.pipe2_wr_mode_strobe(),		 // Templated
			.pipe3_wr_mode	(),			 // Templated
			.pipe3_wr_mode_strobe(),		 // Templated
			.pipe_clear_bit_map(),			 // Templated
			.reg_rd_send_pkt_cnt_lp_pf(reg_rd_send_pkt_cnt_lp_pf_aggr2[31:0]), // Templated
			.reg_rd_send_pkt_cnt_lp_ph(reg_rd_send_pkt_cnt_lp_ph_aggr2[31:0]), // Templated
			.reg_rd_send_pkt_cnt_sp_fe(reg_rd_send_pkt_cnt_sp_fe_aggr2[31:0]), // Templated
			.reg_rd_send_pkt_cnt_sp_fs(reg_rd_send_pkt_cnt_sp_fs_aggr2[31:0]), // Templated
			.reg_rd_send_pkt_cnt_sp_le(reg_rd_send_pkt_cnt_sp_le_aggr2[31:0]), // Templated
			.reg_rd_send_pkt_cnt_sp_ls(reg_rd_send_pkt_cnt_sp_ls_aggr2[31:0]), // Templated
			.sch_data_type_align_fail_int(sch_data_type_align_fail_int2), // Templated
			.up_state_aggre	(sch2_up_state_aggre[7:0]), // Templated
			.up_state_concat(sch2_up_state_concat[3:0]), // Templated
			.sch2post_video_data_vld(sch2post_video_data_vld2), // Templated
			// Inputs
			.ack0		(ack0),
			.ack1		(ack1),
			.ack2		(ack2),
			.ack3		(ack3),
			.ack4		(ack4),
			.ack5		(ack5),
			.ack6		(ack6),
			.ack7		(ack7),
			.ack_pre0	(ack_pre0),
			.ack_pre1	(ack_pre1),
			.ack_pre2	(ack_pre2),
			.ack_pre3	(ack_pre3),
			.ack_pre4	(ack_pre4),
			.ack_pre5	(ack_pre5),
			.ack_pre6	(ack_pre6),
			.ack_pre7	(ack_pre7),
			.ack_vld0	(ack_vld_pipe0_aggregator2), // Templated
			.ack_vld1	(ack_vld_pipe1_aggregator2), // Templated
			.ack_vld2	(ack_vld_pipe2_aggregator2), // Templated
			.ack_vld3	(ack_vld_pipe3_aggregator2), // Templated
			.ack_vld4	(ack_vld_pipe4_aggregator2), // Templated
			.ack_vld5	(ack_vld_pipe5_aggregator2), // Templated
			.ack_vld6	(ack_vld_pipe6_aggregator2), // Templated
			.ack_vld7	(ack_vld_pipe7_aggregator2), // Templated
			.aggre_clk	(aggre_clk2),		 // Templated
			.aggre_clk_rst_n(aggre_clk_rst_n2),	 // Templated
			.aggre_mode	(sch2_aggre_mode[1:0]),	 // Templated
			.app_aggregation_bypass(app_aggregation_bypass), // Templated
			.auto_mask_en	(4'h0),			 // Templated
			.csi2device_idi_anti_halt(csi2device2_idi_anti_halt), // Templated
			.csi2device_idi_halt(csi2device2_idi_halt), // Templated
			.empty0		(video_data_fifo_empty0), // Templated
			.empty1		(video_data_fifo_empty1), // Templated
			.empty2		(video_data_fifo_empty2), // Templated
			.empty3		(video_data_fifo_empty3), // Templated
			.empty4		(video_data_fifo_empty4), // Templated
			.empty5		(video_data_fifo_empty5), // Templated
			.empty6		(video_data_fifo_empty6), // Templated
			.empty7		(video_data_fifo_empty7), // Templated
			.empty_vld0	(empty_vld_pipe0_aggregator2), // Templated
			.empty_vld1	(empty_vld_pipe1_aggregator2), // Templated
			.empty_vld2	(empty_vld_pipe2_aggregator2), // Templated
			.empty_vld3	(empty_vld_pipe3_aggregator2), // Templated
			.empty_vld4	(empty_vld_pipe4_aggregator2), // Templated
			.empty_vld5	(empty_vld_pipe5_aggregator2), // Templated
			.empty_vld6	(empty_vld_pipe6_aggregator2), // Templated
			.empty_vld7	(empty_vld_pipe7_aggregator2), // Templated
			.force_video_mask(4'h0),		 // Templated
			.frame_sync_lock(sch2_frame_sync_lock),	 // Templated
			.fse_filter	(sch2_fse_filter),	 // Templated
			.in_video_data0	(in_video_data0[139:0]),
			.in_video_data1	(in_video_data1[139:0]),
			.in_video_data2	(in_video_data2[139:0]),
			.in_video_data3	(in_video_data3[139:0]),
			.in_video_data4	(in_video_data4[139:0]),
			.in_video_data5	(in_video_data5[139:0]),
			.in_video_data6	(in_video_data6[139:0]),
			.in_video_data7	(in_video_data7[139:0]),
			.in_video_data_vld0(in_video_data_vld0),
			.in_video_data_vld1(in_video_data_vld1),
			.in_video_data_vld2(in_video_data_vld2),
			.in_video_data_vld3(in_video_data_vld3),
			.in_video_data_vld4(in_video_data_vld4),
			.in_video_data_vld5(in_video_data_vld5),
			.in_video_data_vld6(in_video_data_vld6),
			.in_video_data_vld7(in_video_data_vld7),
			.line_end0	(line_end0),
			.line_end1	(line_end1),
			.line_end2	(line_end2),
			.line_end3	(line_end3),
			.line_end4	(line_end4),
			.line_end5	(line_end5),
			.line_end6	(line_end6),
			.line_end7	(line_end7),
			.line_end_vld0	(line_end_vld_pipe0_aggregator2), // Templated
			.line_end_vld1	(line_end_vld_pipe1_aggregator2), // Templated
			.line_end_vld2	(line_end_vld_pipe2_aggregator2), // Templated
			.line_end_vld3	(line_end_vld_pipe3_aggregator2), // Templated
			.line_end_vld4	(line_end_vld_pipe4_aggregator2), // Templated
			.line_end_vld5	(line_end_vld_pipe5_aggregator2), // Templated
			.line_end_vld6	(line_end_vld_pipe6_aggregator2), // Templated
			.line_end_vld7	(line_end_vld_pipe7_aggregator2), // Templated
			.master_pipe	(sch2_master_pipe[1:0]), // Templated
			.pipe0_aggre_en	(sch2_pipe0_aggre_en),	 // Templated
			.pipe0_concat_en(sch2_pipe0_concat_en),	 // Templated
			.pipe1_aggre_en	(sch2_pipe1_aggre_en),	 // Templated
			.pipe1_concat_en(sch2_pipe1_concat_en),	 // Templated
			.pipe2_aggre_en	(sch2_pipe2_aggre_en),	 // Templated
			.pipe2_concat_en(sch2_pipe2_concat_en),	 // Templated
			.pipe3_aggre_en	(sch2_pipe3_aggre_en),	 // Templated
			.pipe3_concat_en(sch2_pipe3_concat_en),	 // Templated
			.pipe4_aggre_en	(sch2_pipe4_aggre_en),	 // Templated
			.pipe5_aggre_en	(sch2_pipe5_aggre_en),	 // Templated
			.pipe6_aggre_en	(sch2_pipe6_aggre_en),	 // Templated
			.pipe7_aggre_en	(sch2_pipe7_aggre_en),	 // Templated
			.reg_app_aggr_idi_crc_chk_en(reg_app_aggr_idi_crc_chk_en[2]), // Templated
			.reg_app_aggr_vc_bit_override_en(reg_app_aggr2_vc_bit_override_en[2:0]), // Templated
			.reg_app_aggr_vc_bit_override_value(reg_app_aggr2_vc_bit_override_value[2:0]), // Templated
			.reg_clear_send_pkt_cnt_lp_pf(reg_clear_send_pkt_cnt_lp_pf_aggr2), // Templated
			.reg_clear_send_pkt_cnt_lp_ph(reg_clear_send_pkt_cnt_lp_ph_aggr2), // Templated
			.reg_clear_send_pkt_cnt_sp_fe(reg_clear_send_pkt_cnt_sp_fe_aggr2), // Templated
			.reg_clear_send_pkt_cnt_sp_fs(reg_clear_send_pkt_cnt_sp_fs_aggr2), // Templated
			.reg_clear_send_pkt_cnt_sp_le(reg_clear_send_pkt_cnt_sp_le_aggr2), // Templated
			.reg_clear_send_pkt_cnt_sp_ls(reg_clear_send_pkt_cnt_sp_ls_aggr2), // Templated
			.reg_delete_lp_depend_on_wc_mux(reg_delete_lp_depend_on_wc_mux),
			.reg_send_pkt_match_lp_dt(reg_send_pkt_match_lp_dt_aggr2[5:0]), // Templated
			.reg_send_pkt_match_lp_dt_en(reg_send_pkt_match_lp_dt_en_aggr2), // Templated
			.video_loss0	(video_loss0),
			.video_loss1	(video_loss1),
			.video_loss2	(video_loss2),
			.video_loss3	(video_loss3),
			.video_mask_restart(4'h0),		 // Templated
			.video_pipe_data_aggre_bypass(video_pipe2_data_aggre_bypass[139:0]), // Templated
			.video_pipe_date_type_for_concat_align0(video_pipe_date_type_for_concat_align0[5:0]),
			.video_pipe_date_type_for_concat_align1(video_pipe_date_type_for_concat_align1[5:0]),
			.video_pipe_date_type_for_concat_align2(video_pipe_date_type_for_concat_align2[5:0]),
			.video_pipe_date_type_for_concat_align3(video_pipe_date_type_for_concat_align3[5:0]),
			.video_pipe_date_type_for_concat_align_vld0(video_pipe_date_type_for_concat_align_vld0),
			.video_pipe_date_type_for_concat_align_vld1(video_pipe_date_type_for_concat_align_vld1),
			.video_pipe_date_type_for_concat_align_vld2(video_pipe_date_type_for_concat_align_vld2),
			.video_pipe_date_type_for_concat_align_vld3(video_pipe_date_type_for_concat_align_vld3),
			.video_pipe_vld_aggre_bypass(video_pipe2_vld_aggre_bypass)); // Templated

as6d_app_aggr_lane#(/*AUTOINSTPARAM*/
		    // Parameters
		    .VIDEO_DATA_SIZE	(140),			 // Templated
		    .DATA_PARITY_WIDTH	(21),			 // Templated
		    .AGGR_ID		(2'd3))			 // Templated
u3_as6d_app_aggr_lane  (
					     .up_state0		(sch3_up_state0),
					     .up_state1		(sch3_up_state1),
					     .up_state2		(sch3_up_state2),
					     .up_state3		(sch3_up_state3),
			             .up_state4	    (sch3_up_state4),
			             .up_state5	    (sch3_up_state5),
			             .up_state6	    (sch3_up_state6),
			             .up_state7	    (sch3_up_state7),
						 /*AUTOINST*/
			// Outputs
			.ack_aggre	(sch3_ack_aggre[7:0]),	 // Templated
			.ack_concat	(sch3_ack_concat[3:0]),	 // Templated
			.aggre_busy	(sch3_aggre_busy),	 // Templated
			.app_aggr_idi_crc_err_int(app_aggr_idi_crc_err_int3), // Templated
			.csi2device_idi_byte_en(csi2device3_idi_byte_en[3:0]), // Templated
			.csi2device_idi_data(csi2device3_idi_data[`CSI2_DEVICE_IDI_DATA_WIDTH-1:0]), // Templated
			.csi2device_idi_data_en(csi2device3_idi_data_en), // Templated
			.csi2device_idi_data_parity(csi2device3_idi_data_parity[20:0]), // Templated
			.csi2device_idi_data_type(csi2device3_idi_data_type[5:0]), // Templated
			.csi2device_idi_header_en(csi2device3_idi_header_en), // Templated
			.csi2device_idi_tunnel_mode_en(csi2device3_idi_tunnel_mode_en), // Templated
			.csi2device_idi_virtual_channel(csi2device3_idi_virtual_channel[1:0]), // Templated
			.csi2device_idi_virtual_channel_x(csi2device3_idi_virtual_channel_x[`CSI2_DEVICE_VCX_DWIDTH-1:0]), // Templated
			.csi2device_idi_word_count(csi2device3_idi_word_count[15:0]), // Templated
			.current_state	(sch3_cs[3:0]),		 // Templated
			.line_end_aggre	(sch3_line_end_aggre[7:0]), // Templated
			.line_end_concat(sch3_line_end_concat[3:0]), // Templated
			.pipe0_wr_mode	(),			 // Templated
			.pipe0_wr_mode_strobe(),		 // Templated
			.pipe1_wr_mode	(),			 // Templated
			.pipe1_wr_mode_strobe(),		 // Templated
			.pipe2_wr_mode	(),			 // Templated
			.pipe2_wr_mode_strobe(),		 // Templated
			.pipe3_wr_mode	(),			 // Templated
			.pipe3_wr_mode_strobe(),		 // Templated
			.pipe_clear_bit_map(),			 // Templated
			.reg_rd_send_pkt_cnt_lp_pf(reg_rd_send_pkt_cnt_lp_pf_aggr3[31:0]), // Templated
			.reg_rd_send_pkt_cnt_lp_ph(reg_rd_send_pkt_cnt_lp_ph_aggr3[31:0]), // Templated
			.reg_rd_send_pkt_cnt_sp_fe(reg_rd_send_pkt_cnt_sp_fe_aggr3[31:0]), // Templated
			.reg_rd_send_pkt_cnt_sp_fs(reg_rd_send_pkt_cnt_sp_fs_aggr3[31:0]), // Templated
			.reg_rd_send_pkt_cnt_sp_le(reg_rd_send_pkt_cnt_sp_le_aggr3[31:0]), // Templated
			.reg_rd_send_pkt_cnt_sp_ls(reg_rd_send_pkt_cnt_sp_ls_aggr3[31:0]), // Templated
			.sch_data_type_align_fail_int(sch_data_type_align_fail_int3), // Templated
			.up_state_aggre	(sch3_up_state_aggre[7:0]), // Templated
			.up_state_concat(sch3_up_state_concat[3:0]), // Templated
			.sch2post_video_data_vld(sch2post_video_data_vld3), // Templated
			// Inputs
			.ack0		(ack0),
			.ack1		(ack1),
			.ack2		(ack2),
			.ack3		(ack3),
			.ack4		(ack4),
			.ack5		(ack5),
			.ack6		(ack6),
			.ack7		(ack7),
			.ack_pre0	(ack_pre0),
			.ack_pre1	(ack_pre1),
			.ack_pre2	(ack_pre2),
			.ack_pre3	(ack_pre3),
			.ack_pre4	(ack_pre4),
			.ack_pre5	(ack_pre5),
			.ack_pre6	(ack_pre6),
			.ack_pre7	(ack_pre7),
			.ack_vld0	(ack_vld_pipe0_aggregator3), // Templated
			.ack_vld1	(ack_vld_pipe1_aggregator3), // Templated
			.ack_vld2	(ack_vld_pipe2_aggregator3), // Templated
			.ack_vld3	(ack_vld_pipe3_aggregator3), // Templated
			.ack_vld4	(ack_vld_pipe4_aggregator3), // Templated
			.ack_vld5	(ack_vld_pipe5_aggregator3), // Templated
			.ack_vld6	(ack_vld_pipe6_aggregator3), // Templated
			.ack_vld7	(ack_vld_pipe7_aggregator3), // Templated
			.aggre_clk	(aggre_clk3),		 // Templated
			.aggre_clk_rst_n(aggre_clk_rst_n3),	 // Templated
			.aggre_mode	(sch3_aggre_mode[1:0]),	 // Templated
			.app_aggregation_bypass(app_aggregation_bypass), // Templated
			.auto_mask_en	(4'h0),			 // Templated
			.csi2device_idi_anti_halt(csi2device3_idi_anti_halt), // Templated
			.csi2device_idi_halt(csi2device3_idi_halt), // Templated
			.empty0		(video_data_fifo_empty0), // Templated
			.empty1		(video_data_fifo_empty1), // Templated
			.empty2		(video_data_fifo_empty2), // Templated
			.empty3		(video_data_fifo_empty3), // Templated
			.empty4		(video_data_fifo_empty4), // Templated
			.empty5		(video_data_fifo_empty5), // Templated
			.empty6		(video_data_fifo_empty6), // Templated
			.empty7		(video_data_fifo_empty7), // Templated
			.empty_vld0	(empty_vld_pipe0_aggregator3), // Templated
			.empty_vld1	(empty_vld_pipe1_aggregator3), // Templated
			.empty_vld2	(empty_vld_pipe2_aggregator3), // Templated
			.empty_vld3	(empty_vld_pipe3_aggregator3), // Templated
			.empty_vld4	(empty_vld_pipe4_aggregator3), // Templated
			.empty_vld5	(empty_vld_pipe5_aggregator3), // Templated
			.empty_vld6	(empty_vld_pipe6_aggregator3), // Templated
			.empty_vld7	(empty_vld_pipe7_aggregator3), // Templated
			.force_video_mask(4'h0),		 // Templated
			.frame_sync_lock(sch3_frame_sync_lock),	 // Templated
			.fse_filter	(sch3_fse_filter),	 // Templated
			.in_video_data0	(in_video_data0[139:0]),
			.in_video_data1	(in_video_data1[139:0]),
			.in_video_data2	(in_video_data2[139:0]),
			.in_video_data3	(in_video_data3[139:0]),
			.in_video_data4	(in_video_data4[139:0]),
			.in_video_data5	(in_video_data5[139:0]),
			.in_video_data6	(in_video_data6[139:0]),
			.in_video_data7	(in_video_data7[139:0]),
			.in_video_data_vld0(in_video_data_vld0),
			.in_video_data_vld1(in_video_data_vld1),
			.in_video_data_vld2(in_video_data_vld2),
			.in_video_data_vld3(in_video_data_vld3),
			.in_video_data_vld4(in_video_data_vld4),
			.in_video_data_vld5(in_video_data_vld5),
			.in_video_data_vld6(in_video_data_vld6),
			.in_video_data_vld7(in_video_data_vld7),
			.line_end0	(line_end0),
			.line_end1	(line_end1),
			.line_end2	(line_end2),
			.line_end3	(line_end3),
			.line_end4	(line_end4),
			.line_end5	(line_end5),
			.line_end6	(line_end6),
			.line_end7	(line_end7),
			.line_end_vld0	(line_end_vld_pipe0_aggregator3), // Templated
			.line_end_vld1	(line_end_vld_pipe1_aggregator3), // Templated
			.line_end_vld2	(line_end_vld_pipe2_aggregator3), // Templated
			.line_end_vld3	(line_end_vld_pipe3_aggregator3), // Templated
			.line_end_vld4	(line_end_vld_pipe4_aggregator3), // Templated
			.line_end_vld5	(line_end_vld_pipe5_aggregator3), // Templated
			.line_end_vld6	(line_end_vld_pipe6_aggregator3), // Templated
			.line_end_vld7	(line_end_vld_pipe7_aggregator3), // Templated
			.master_pipe	(sch3_master_pipe[1:0]), // Templated
			.pipe0_aggre_en	(sch3_pipe0_aggre_en),	 // Templated
			.pipe0_concat_en(sch3_pipe0_concat_en),	 // Templated
			.pipe1_aggre_en	(sch3_pipe1_aggre_en),	 // Templated
			.pipe1_concat_en(sch3_pipe1_concat_en),	 // Templated
			.pipe2_aggre_en	(sch3_pipe2_aggre_en),	 // Templated
			.pipe2_concat_en(sch3_pipe2_concat_en),	 // Templated
			.pipe3_aggre_en	(sch3_pipe3_aggre_en),	 // Templated
			.pipe3_concat_en(sch3_pipe3_concat_en),	 // Templated
			.pipe4_aggre_en	(sch3_pipe4_aggre_en),	 // Templated
			.pipe5_aggre_en	(sch3_pipe5_aggre_en),	 // Templated
			.pipe6_aggre_en	(sch3_pipe6_aggre_en),	 // Templated
			.pipe7_aggre_en	(sch3_pipe7_aggre_en),	 // Templated
			.reg_app_aggr_idi_crc_chk_en(reg_app_aggr_idi_crc_chk_en[3]), // Templated
			.reg_app_aggr_vc_bit_override_en(reg_app_aggr3_vc_bit_override_en[2:0]), // Templated
			.reg_app_aggr_vc_bit_override_value(reg_app_aggr3_vc_bit_override_value[2:0]), // Templated
			.reg_clear_send_pkt_cnt_lp_pf(reg_clear_send_pkt_cnt_lp_pf_aggr3), // Templated
			.reg_clear_send_pkt_cnt_lp_ph(reg_clear_send_pkt_cnt_lp_ph_aggr3), // Templated
			.reg_clear_send_pkt_cnt_sp_fe(reg_clear_send_pkt_cnt_sp_fe_aggr3), // Templated
			.reg_clear_send_pkt_cnt_sp_fs(reg_clear_send_pkt_cnt_sp_fs_aggr3), // Templated
			.reg_clear_send_pkt_cnt_sp_le(reg_clear_send_pkt_cnt_sp_le_aggr3), // Templated
			.reg_clear_send_pkt_cnt_sp_ls(reg_clear_send_pkt_cnt_sp_ls_aggr3), // Templated
			.reg_delete_lp_depend_on_wc_mux(reg_delete_lp_depend_on_wc_mux),
			.reg_send_pkt_match_lp_dt(reg_send_pkt_match_lp_dt_aggr3[5:0]), // Templated
			.reg_send_pkt_match_lp_dt_en(reg_send_pkt_match_lp_dt_en_aggr3), // Templated
			.video_loss0	(video_loss0),
			.video_loss1	(video_loss1),
			.video_loss2	(video_loss2),
			.video_loss3	(video_loss3),
			.video_mask_restart(4'h0),		 // Templated
			.video_pipe_data_aggre_bypass(video_pipe3_data_aggre_bypass[139:0]), // Templated
			.video_pipe_date_type_for_concat_align0(video_pipe_date_type_for_concat_align0[5:0]),
			.video_pipe_date_type_for_concat_align1(video_pipe_date_type_for_concat_align1[5:0]),
			.video_pipe_date_type_for_concat_align2(video_pipe_date_type_for_concat_align2[5:0]),
			.video_pipe_date_type_for_concat_align3(video_pipe_date_type_for_concat_align3[5:0]),
			.video_pipe_date_type_for_concat_align_vld0(video_pipe_date_type_for_concat_align_vld0),
			.video_pipe_date_type_for_concat_align_vld1(video_pipe_date_type_for_concat_align_vld1),
			.video_pipe_date_type_for_concat_align_vld2(video_pipe_date_type_for_concat_align_vld2),
			.video_pipe_date_type_for_concat_align_vld3(video_pipe_date_type_for_concat_align_vld3),
			.video_pipe_vld_aggre_bypass(video_pipe3_vld_aggre_bypass)); // Templated

endmodule

---_FILE_END_---
---_PATH_START_---as6d_app_fifo_rd_ctrl.v---_PATH_END_---
//`include "as6d_mep_all_includes.vh"
`include "as6d_app_all_includes.vh"
module as6d_app_fifo_rd_ctrl #(
    parameter    VIDEO_DATA_SIZE = 140
)(/*AUTOARG*/
   // Outputs
   ack, line_end, video_data_fifo_rd, video_data, video_data_vld,
   current_state, ack_pre, ack_vld_aggregator, sram_lcrc_err,
   // Inputs
   fifo_rdclk, fifo_rdclk_rst_n, up_state, video_data_fifo_empty,
   video_data_fifo_rdata, reg_video_fifo_empty_depend_cnt_mux,
   pkt_aggr_id, pkt_aggr_id_vld, reg_app_pkt_crc_gen_dis,
   reg_sram_lcrc_err_oen
   );

input                                   fifo_rdclk                          ;
input                                   fifo_rdclk_rst_n                    ;
input                                   up_state                            ;
input                                   video_data_fifo_empty               ;
input      [(VIDEO_DATA_SIZE-1):0]      video_data_fifo_rdata               ;
input                                   reg_video_fifo_empty_depend_cnt_mux ;
input      [3:0]                        pkt_aggr_id                         ;
input                                   pkt_aggr_id_vld                     ;
input                                   reg_app_pkt_crc_gen_dis             ;
input                                   reg_sram_lcrc_err_oen               ;

output                                  ack                                 ;
output                                  line_end                            ;
output                                  video_data_fifo_rd                  ;
output     [(VIDEO_DATA_SIZE-1):0]      video_data                          ;
output                                  video_data_vld                      ;
output     [2:0]                        current_state                       ;
output                                  ack_pre                             ;
output     [3:0]                        ack_vld_aggregator                  ;
output                                  sram_lcrc_err                       ;

//signal define
localparam    APP_RX_SILENT     = 3'd0                      ;
localparam    APP_RX_IDLE       = 3'd1                      ;
localparam    APP_RX_SHORT      = 3'd2                      ; 
localparam    APP_RX_HEADER     = 3'd3                      ; 
localparam    APP_RX_DATA       = 3'd4                      ; 
localparam    APP_RX_FOOTER     = 3'd5                      ; 
localparam    APP_RX_LINE_CRC   = 3'd6                      ; 
localparam    APP_RX_LINE_END   = 3'd7                      ; 

app_header  rd_ctrl_app_header                              ;
app_data    rd_ctrl_app_data                                ;

reg                         ack                             ;
wire                        line_end                        ;
reg                         video_data_fifo_rd              ;
reg [(VIDEO_DATA_SIZE-1):0] video_data                      ;
reg                         video_data_vld                  ;
reg [2:0]                   current_state                   ;
wire                        ack_pre                         ;
reg [3:0]                   ack_vld_aggregator              ;
wire                        sram_lcrc_err                   ;

genvar                      j                               ;
wire                        data_en                         ;
wire                        short_en                        ;
wire                        footer_en                       ;
wire                        header_en                       ;
wire [5:0]                  data_type                       ;
wire                        sp_ls                           ;
wire                        sp_le                           ;
wire                        sp_fs                           ;
wire                        sp_fe                           ;
wire                        lp_ps                           ;
wire                        lp_pf                           ;
wire                        lp_payload                      ;
wire                        empty                           ;
wire                        sp_pkt                          ;
wire                        lp_ps_pkt                       ;
wire                        lp_pf_pkt                       ;
wire                        lp_payload_pkt                  ;
wire                        lp_crc_pkt                      ;
reg  [2:0]                  next_state                      ;
reg                         fifo_rd_junk                    ;
wire                        junk_clear                      ;
wire             			crc_out_crc                     ;
reg                         lcrc_in_data_vld                ;
reg                         lcrc_in_crc_vld                 ;
wire [31:0]                 lcrc_in_crc                     ;
wire                        lcrc_out_crc_err                ;
wire                        video_crc_err                   ;

//logic design
assign    rd_ctrl_app_header  =    video_data_fifo_rdata[135:0];
assign    rd_ctrl_app_data    =    video_data_fifo_rdata[135:0];
assign    {data_en,short_en,footer_en,header_en} = video_data_fifo_rdata[135:132];

//observer data
assign    sp_ls         =    (~empty)&short_en&(rd_ctrl_app_header.short_flag)&&(rd_ctrl_app_header.data_type==`CSI_LINE_START);
assign    sp_le         =    (~empty)&short_en&(rd_ctrl_app_header.short_flag)&&(rd_ctrl_app_header.data_type==`CSI_LINE_END);
assign    sp_fs         =    (~empty)&short_en&(rd_ctrl_app_header.short_flag)&&(rd_ctrl_app_header.data_type==`CSI_FRAME_START);
assign    sp_fe         =    (~empty)&short_en&(rd_ctrl_app_header.short_flag)&&(rd_ctrl_app_header.data_type==`CSI_FRAME_END);
assign    lp_ps         =    (~empty)&header_en ;
assign    lp_pf         =    (~empty)&footer_en ;
assign    lp_payload    =    (~empty)&data_en ;
assign    empty         =    video_data_fifo_empty;

//state machine jump condition
assign  sp_pkt          = ({data_en,short_en,footer_en,header_en} == 4'b0100)&&(rd_ctrl_app_header.data_type[5:2]==4'd0);
assign  lp_ps_pkt       = ({data_en,short_en,footer_en,header_en} == 4'b0001);
assign  lp_pf_pkt       = (        {short_en,footer_en,header_en} ==  3'b010);
assign  lp_payload_pkt  = ({data_en,short_en,          header_en} == 3'b10_0);
assign  lp_crc_pkt      = ({data_en,short_en,footer_en,header_en} == 4'b0000);

//state machine body
always@(posedge fifo_rdclk or negedge fifo_rdclk_rst_n)begin
    if(!fifo_rdclk_rst_n)begin
        current_state <= 3'b0;
    end
    else begin
        current_state <= next_state;
    end
end

always @(*)begin
    case(current_state)
        APP_RX_SILENT:begin
            if(up_state)
                next_state =  APP_RX_IDLE;
            else 
                next_state =  APP_RX_SILENT;
        end
        APP_RX_IDLE:begin
            if(~empty)
                if(sp_pkt)
                    next_state = APP_RX_SHORT;
                else if(lp_ps_pkt)
                    next_state = APP_RX_HEADER;
                else 
                    next_state = APP_RX_IDLE;
            else 
                next_state = APP_RX_IDLE;
        end
        APP_RX_SHORT:begin
                next_state = reg_video_fifo_empty_depend_cnt_mux ? APP_RX_LINE_END : APP_RX_IDLE;
        end
        APP_RX_HEADER:begin
            if(~empty)
                if(lp_pf_pkt)
                    next_state = APP_RX_FOOTER;
                else if(lp_payload_pkt)
                    next_state = APP_RX_DATA;
                else
                    next_state = APP_RX_IDLE;
            else
                    next_state = APP_RX_DATA;
        end
        APP_RX_DATA:begin
            if(~empty)
                if(lp_pf_pkt)
                    next_state = APP_RX_FOOTER;
                else if(lp_payload_pkt)
                    next_state = APP_RX_DATA;
                else
                    next_state = APP_RX_IDLE;
            else
                    next_state = APP_RX_DATA;
        end
        APP_RX_FOOTER:begin
            if(reg_app_pkt_crc_gen_dis)
                next_state = APP_RX_LINE_END;
            else begin
                if(~empty)
                    if(lp_crc_pkt)
                        next_state = APP_RX_LINE_CRC;
                    else
                        next_state = APP_RX_IDLE;
                else
                    next_state = APP_RX_FOOTER;
            end

        end
        APP_RX_LINE_CRC:begin
            next_state = APP_RX_LINE_END;
        end
        APP_RX_LINE_END:begin
            next_state = APP_RX_SILENT;
        end
        default:begin
            next_state = APP_RX_IDLE;
        end
    endcase
end

//junk data read
always@(*)begin
    if(current_state == APP_RX_IDLE)begin
        if(~empty)
            if(sp_pkt)
                fifo_rd_junk = 1'd0;
            else if(lp_ps_pkt)
                fifo_rd_junk = 1'd0;
            else 
                fifo_rd_junk = 1'd1;
        else 
            fifo_rd_junk = 1'd0; 
    end
    else
        fifo_rd_junk = 1'd0;
end

assign  junk_clear  =   fifo_rd_junk;

//fifo_read en = normal data rd | junk data rd
always@(*)begin
    if (~empty)
        if((next_state == APP_RX_SHORT)||(next_state == APP_RX_DATA)||(next_state == APP_RX_FOOTER)||(next_state == APP_RX_HEADER)||(next_state == APP_RX_LINE_CRC))
            video_data_fifo_rd = 1'd1;
        else if(fifo_rd_junk)
            video_data_fifo_rd = 1'd1;
        else
            video_data_fifo_rd = 1'd0;
    else
        video_data_fifo_rd = 1'd0;
end

//module data out
always@(posedge fifo_rdclk or negedge fifo_rdclk_rst_n)begin
    if(~fifo_rdclk_rst_n)
        video_data_vld <= 1'd0;
    else 
        video_data_vld <= video_data_fifo_rd&(~junk_clear) ? 1'd1 : 1'd0;
end

always@(posedge fifo_rdclk or negedge fifo_rdclk_rst_n)begin
    if(~fifo_rdclk_rst_n)
        video_data <= {(VIDEO_DATA_SIZE){1'd0}};
    else if (video_data_fifo_rd&(~junk_clear))
        video_data <= video_data_fifo_rdata;
end

always@(posedge fifo_rdclk or negedge fifo_rdclk_rst_n)begin
    if(~fifo_rdclk_rst_n)
        ack <= 1'd0;
    else if((current_state == APP_RX_SILENT)&&(up_state))
        ack <= 1'd1;
    else
        ack <= 1'd0;
end

assign  ack_pre = ((current_state == APP_RX_SILENT)&&(up_state));

assign line_end = (current_state==APP_RX_LINE_END) ? 1'd1 : 1'd0;

//ack_vld for sch within aggr_id
always@(*)begin
    if(ack)
        case(pkt_aggr_id)
            4'd0: ack_vld_aggregator = pkt_aggr_id_vld ? 4'b0001 : 4'b0000 ;
            4'd1: ack_vld_aggregator = pkt_aggr_id_vld ? 4'b0010 : 4'b0000 ;
            4'd2: ack_vld_aggregator = pkt_aggr_id_vld ? 4'b0100 : 4'b0000 ;
            4'd3: ack_vld_aggregator = pkt_aggr_id_vld ? 4'b1000 : 4'b0000 ;
            default:ack_vld_aggregator = 4'b0000 ;
        endcase
    else
        ack_vld_aggregator = 4'b0000;
end

assign  sram_lcrc_err = reg_sram_lcrc_err_oen ? video_crc_err : 1'd0 ;

/*as6d_app_crc_chk_lane AUTO_TEMPLATE(
    .clk(fifo_rdclk),
    .rst_n(fifo_rdclk_rst_n),
	.pcs2mep_data_stat(reg_sram_lcrc_err_oen));
    .video_crc_err	(video_crc_err),
)*/
as6d_app_crc_chk_lane u_as6d_app_crc_chk_lane(/*AUTOINST*/
					      // Outputs
					      .video_crc_err	(video_crc_err),
					      // Inputs
					      .clk		(fifo_rdclk),	 // Templated
					      .rst_n		(fifo_rdclk_rst_n), // Templated
					      .video_data_vld	(video_data_vld),
					      .video_data	(video_data[139:0]),
					      .pcs2mep_data_stat(reg_sram_lcrc_err_oen)); // Templated

endmodule

---_FILE_END_---
---_PATH_START_---as6d_app_crc_gen.v---_PATH_END_---
module as6d_app_crc_gen(/*AUTOARG*/
   // Outputs
   out_mep3_word_count, out_mep3_virtual_channel,
   out_mep3_tunnel_mode_en, out_mep3_pkt_crc_en, out_mep3_pkt_crc,
   out_mep3_header_en, out_mep3_data_type, out_mep3_data_en,
   out_mep3_csi_data, out_mep3_byte_en, out_mep2_word_count,
   out_mep2_virtual_channel, out_mep2_tunnel_mode_en,
   out_mep2_pkt_crc_en, out_mep2_pkt_crc, out_mep2_header_en,
   out_mep2_data_type, out_mep2_data_en, out_mep2_csi_data,
   out_mep2_byte_en, out_mep1_word_count, out_mep1_virtual_channel,
   out_mep1_tunnel_mode_en, out_mep1_pkt_crc_en, out_mep1_pkt_crc,
   out_mep1_header_en, out_mep1_data_type, out_mep1_data_en,
   out_mep1_csi_data, out_mep1_byte_en, out_mep0_word_count,
   out_mep0_virtual_channel, out_mep0_tunnel_mode_en,
   out_mep0_pkt_crc_en, out_mep0_pkt_crc, out_mep0_header_en,
   out_mep0_data_type, out_mep0_data_en, out_mep0_csi_data,
   out_mep0_byte_en,
   // Inputs
   reg_app_pkt_crc_gen_dis, mep_clk_rst_n3, mep_clk_rst_n2,
   mep_clk_rst_n1, mep_clk_rst_n0, mep_clk3, mep_clk2, mep_clk1,
   mep_clk0, in_mep3_word_count, in_mep3_virtual_channel,
   in_mep3_tunnel_mode_en, in_mep3_header_en, in_mep3_data_type,
   in_mep3_data_en, in_mep3_csi_data, in_mep3_byte_en,
   in_mep2_word_count, in_mep2_virtual_channel,
   in_mep2_tunnel_mode_en, in_mep2_header_en, in_mep2_data_type,
   in_mep2_data_en, in_mep2_csi_data, in_mep2_byte_en,
   in_mep1_word_count, in_mep1_virtual_channel,
   in_mep1_tunnel_mode_en, in_mep1_header_en, in_mep1_data_type,
   in_mep1_data_en, in_mep1_csi_data, in_mep1_byte_en,
   in_mep0_word_count, in_mep0_virtual_channel,
   in_mep0_tunnel_mode_en, in_mep0_header_en, in_mep0_data_type,
   in_mep0_data_en, in_mep0_csi_data, in_mep0_byte_en
   );

    /*AUTOINPUT*/
    // Beginning of automatic inputs (from unused autoinst inputs)
    input [2:0]		in_mep0_byte_en;	// To u0_as6d_app_crc_gen_lane of as6d_app_crc_gen_lane.v
    input [63:0]	in_mep0_csi_data;	// To u0_as6d_app_crc_gen_lane of as6d_app_crc_gen_lane.v
    input		in_mep0_data_en;	// To u0_as6d_app_crc_gen_lane of as6d_app_crc_gen_lane.v
    input [5:0]		in_mep0_data_type;	// To u0_as6d_app_crc_gen_lane of as6d_app_crc_gen_lane.v
    input		in_mep0_header_en;	// To u0_as6d_app_crc_gen_lane of as6d_app_crc_gen_lane.v
    input		in_mep0_tunnel_mode_en;	// To u0_as6d_app_crc_gen_lane of as6d_app_crc_gen_lane.v
    input [3:0]		in_mep0_virtual_channel;// To u0_as6d_app_crc_gen_lane of as6d_app_crc_gen_lane.v
    input [15:0]	in_mep0_word_count;	// To u0_as6d_app_crc_gen_lane of as6d_app_crc_gen_lane.v
    input [2:0]		in_mep1_byte_en;	// To u1_as6d_app_crc_gen_lane of as6d_app_crc_gen_lane.v
    input [63:0]	in_mep1_csi_data;	// To u1_as6d_app_crc_gen_lane of as6d_app_crc_gen_lane.v
    input		in_mep1_data_en;	// To u1_as6d_app_crc_gen_lane of as6d_app_crc_gen_lane.v
    input [5:0]		in_mep1_data_type;	// To u1_as6d_app_crc_gen_lane of as6d_app_crc_gen_lane.v
    input		in_mep1_header_en;	// To u1_as6d_app_crc_gen_lane of as6d_app_crc_gen_lane.v
    input		in_mep1_tunnel_mode_en;	// To u1_as6d_app_crc_gen_lane of as6d_app_crc_gen_lane.v
    input [3:0]		in_mep1_virtual_channel;// To u1_as6d_app_crc_gen_lane of as6d_app_crc_gen_lane.v
    input [15:0]	in_mep1_word_count;	// To u1_as6d_app_crc_gen_lane of as6d_app_crc_gen_lane.v
    input [2:0]		in_mep2_byte_en;	// To u2_as6d_app_crc_gen_lane of as6d_app_crc_gen_lane.v
    input [63:0]	in_mep2_csi_data;	// To u2_as6d_app_crc_gen_lane of as6d_app_crc_gen_lane.v
    input		in_mep2_data_en;	// To u2_as6d_app_crc_gen_lane of as6d_app_crc_gen_lane.v
    input [5:0]		in_mep2_data_type;	// To u2_as6d_app_crc_gen_lane of as6d_app_crc_gen_lane.v
    input		in_mep2_header_en;	// To u2_as6d_app_crc_gen_lane of as6d_app_crc_gen_lane.v
    input		in_mep2_tunnel_mode_en;	// To u2_as6d_app_crc_gen_lane of as6d_app_crc_gen_lane.v
    input [3:0]		in_mep2_virtual_channel;// To u2_as6d_app_crc_gen_lane of as6d_app_crc_gen_lane.v
    input [15:0]	in_mep2_word_count;	// To u2_as6d_app_crc_gen_lane of as6d_app_crc_gen_lane.v
    input [2:0]		in_mep3_byte_en;	// To u3_as6d_app_crc_gen_lane of as6d_app_crc_gen_lane.v
    input [63:0]	in_mep3_csi_data;	// To u3_as6d_app_crc_gen_lane of as6d_app_crc_gen_lane.v
    input		in_mep3_data_en;	// To u3_as6d_app_crc_gen_lane of as6d_app_crc_gen_lane.v
    input [5:0]		in_mep3_data_type;	// To u3_as6d_app_crc_gen_lane of as6d_app_crc_gen_lane.v
    input		in_mep3_header_en;	// To u3_as6d_app_crc_gen_lane of as6d_app_crc_gen_lane.v
    input		in_mep3_tunnel_mode_en;	// To u3_as6d_app_crc_gen_lane of as6d_app_crc_gen_lane.v
    input [3:0]		in_mep3_virtual_channel;// To u3_as6d_app_crc_gen_lane of as6d_app_crc_gen_lane.v
    input [15:0]	in_mep3_word_count;	// To u3_as6d_app_crc_gen_lane of as6d_app_crc_gen_lane.v
    input		mep_clk0;		// To u0_as6d_app_crc_gen_lane of as6d_app_crc_gen_lane.v
    input		mep_clk1;		// To u1_as6d_app_crc_gen_lane of as6d_app_crc_gen_lane.v
    input		mep_clk2;		// To u2_as6d_app_crc_gen_lane of as6d_app_crc_gen_lane.v
    input		mep_clk3;		// To u3_as6d_app_crc_gen_lane of as6d_app_crc_gen_lane.v
    input		mep_clk_rst_n0;		// To u0_as6d_app_crc_gen_lane of as6d_app_crc_gen_lane.v
    input		mep_clk_rst_n1;		// To u1_as6d_app_crc_gen_lane of as6d_app_crc_gen_lane.v
    input		mep_clk_rst_n2;		// To u2_as6d_app_crc_gen_lane of as6d_app_crc_gen_lane.v
    input		mep_clk_rst_n3;		// To u3_as6d_app_crc_gen_lane of as6d_app_crc_gen_lane.v
    input		reg_app_pkt_crc_gen_dis;// To u0_as6d_app_crc_gen_lane of as6d_app_crc_gen_lane.v, ...
    // End of automatics
    /*AUTOOUTPUT*/
    // Beginning of automatic outputs (from unused autoinst outputs)
    output [2:0]	out_mep0_byte_en;	// From u0_as6d_app_crc_gen_lane of as6d_app_crc_gen_lane.v
    output [63:0]	out_mep0_csi_data;	// From u0_as6d_app_crc_gen_lane of as6d_app_crc_gen_lane.v
    output		out_mep0_data_en;	// From u0_as6d_app_crc_gen_lane of as6d_app_crc_gen_lane.v
    output [5:0]	out_mep0_data_type;	// From u0_as6d_app_crc_gen_lane of as6d_app_crc_gen_lane.v
    output		out_mep0_header_en;	// From u0_as6d_app_crc_gen_lane of as6d_app_crc_gen_lane.v
    output [31:0]	out_mep0_pkt_crc;	// From u0_as6d_app_crc_gen_lane of as6d_app_crc_gen_lane.v
    output		out_mep0_pkt_crc_en;	// From u0_as6d_app_crc_gen_lane of as6d_app_crc_gen_lane.v
    output		out_mep0_tunnel_mode_en;// From u0_as6d_app_crc_gen_lane of as6d_app_crc_gen_lane.v
    output [3:0]	out_mep0_virtual_channel;// From u0_as6d_app_crc_gen_lane of as6d_app_crc_gen_lane.v
    output [15:0]	out_mep0_word_count;	// From u0_as6d_app_crc_gen_lane of as6d_app_crc_gen_lane.v
    output [2:0]	out_mep1_byte_en;	// From u1_as6d_app_crc_gen_lane of as6d_app_crc_gen_lane.v
    output [63:0]	out_mep1_csi_data;	// From u1_as6d_app_crc_gen_lane of as6d_app_crc_gen_lane.v
    output		out_mep1_data_en;	// From u1_as6d_app_crc_gen_lane of as6d_app_crc_gen_lane.v
    output [5:0]	out_mep1_data_type;	// From u1_as6d_app_crc_gen_lane of as6d_app_crc_gen_lane.v
    output		out_mep1_header_en;	// From u1_as6d_app_crc_gen_lane of as6d_app_crc_gen_lane.v
    output [31:0]	out_mep1_pkt_crc;	// From u1_as6d_app_crc_gen_lane of as6d_app_crc_gen_lane.v
    output		out_mep1_pkt_crc_en;	// From u1_as6d_app_crc_gen_lane of as6d_app_crc_gen_lane.v
    output		out_mep1_tunnel_mode_en;// From u1_as6d_app_crc_gen_lane of as6d_app_crc_gen_lane.v
    output [3:0]	out_mep1_virtual_channel;// From u1_as6d_app_crc_gen_lane of as6d_app_crc_gen_lane.v
    output [15:0]	out_mep1_word_count;	// From u1_as6d_app_crc_gen_lane of as6d_app_crc_gen_lane.v
    output [2:0]	out_mep2_byte_en;	// From u2_as6d_app_crc_gen_lane of as6d_app_crc_gen_lane.v
    output [63:0]	out_mep2_csi_data;	// From u2_as6d_app_crc_gen_lane of as6d_app_crc_gen_lane.v
    output		out_mep2_data_en;	// From u2_as6d_app_crc_gen_lane of as6d_app_crc_gen_lane.v
    output [5:0]	out_mep2_data_type;	// From u2_as6d_app_crc_gen_lane of as6d_app_crc_gen_lane.v
    output		out_mep2_header_en;	// From u2_as6d_app_crc_gen_lane of as6d_app_crc_gen_lane.v
    output [31:0]	out_mep2_pkt_crc;	// From u2_as6d_app_crc_gen_lane of as6d_app_crc_gen_lane.v
    output		out_mep2_pkt_crc_en;	// From u2_as6d_app_crc_gen_lane of as6d_app_crc_gen_lane.v
    output		out_mep2_tunnel_mode_en;// From u2_as6d_app_crc_gen_lane of as6d_app_crc_gen_lane.v
    output [3:0]	out_mep2_virtual_channel;// From u2_as6d_app_crc_gen_lane of as6d_app_crc_gen_lane.v
    output [15:0]	out_mep2_word_count;	// From u2_as6d_app_crc_gen_lane of as6d_app_crc_gen_lane.v
    output [2:0]	out_mep3_byte_en;	// From u3_as6d_app_crc_gen_lane of as6d_app_crc_gen_lane.v
    output [63:0]	out_mep3_csi_data;	// From u3_as6d_app_crc_gen_lane of as6d_app_crc_gen_lane.v
    output		out_mep3_data_en;	// From u3_as6d_app_crc_gen_lane of as6d_app_crc_gen_lane.v
    output [5:0]	out_mep3_data_type;	// From u3_as6d_app_crc_gen_lane of as6d_app_crc_gen_lane.v
    output		out_mep3_header_en;	// From u3_as6d_app_crc_gen_lane of as6d_app_crc_gen_lane.v
    output [31:0]	out_mep3_pkt_crc;	// From u3_as6d_app_crc_gen_lane of as6d_app_crc_gen_lane.v
    output		out_mep3_pkt_crc_en;	// From u3_as6d_app_crc_gen_lane of as6d_app_crc_gen_lane.v
    output		out_mep3_tunnel_mode_en;// From u3_as6d_app_crc_gen_lane of as6d_app_crc_gen_lane.v
    output [3:0]	out_mep3_virtual_channel;// From u3_as6d_app_crc_gen_lane of as6d_app_crc_gen_lane.v
    output [15:0]	out_mep3_word_count;	// From u3_as6d_app_crc_gen_lane of as6d_app_crc_gen_lane.v
    // End of automatics
    
    
    /*as6d_app_crc_gen_lane AUTO_TEMPLATE(
	    .clk(mep_clk@[]),
	    .rst_n(mep_clk_rst_n@[]),
        .in_idi_data(in_mep@_csi_data[]),
        .in_idi_\(.*\)	(in_mep@_\1[]),
        .out_idi_data(out_mep@_csi_data[]),
        .out_idi_\(.*\)	(out_mep@_\1[]),
		.pcs2mep_data_stat	(1'd1),
        .idi_crc_en(out_mep@_crc_en),
        .idi_crc(out_mep@_crc[]),
    )*/
    as6d_app_crc_gen_lane u0_as6d_app_crc_gen_lane(/*AUTOINST*/
						   // Outputs
						   .out_idi_tunnel_mode_en(out_mep0_tunnel_mode_en), // Templated
						   .out_idi_header_en	(out_mep0_header_en), // Templated
						   .out_idi_data_type	(out_mep0_data_type[5:0]), // Templated
						   .out_idi_word_count	(out_mep0_word_count[15:0]), // Templated
						   .out_idi_virtual_channel(out_mep0_virtual_channel[3:0]), // Templated
						   .out_idi_data	(out_mep0_csi_data[63:0]), // Templated
						   .out_idi_data_en	(out_mep0_data_en), // Templated
						   .out_idi_byte_en	(out_mep0_byte_en[2:0]), // Templated
						   .out_idi_pkt_crc_en	(out_mep0_pkt_crc_en), // Templated
						   .out_idi_pkt_crc	(out_mep0_pkt_crc[31:0]), // Templated
						   // Inputs
						   .clk			(mep_clk0),	 // Templated
						   .rst_n		(mep_clk_rst_n0), // Templated
						   .reg_app_pkt_crc_gen_dis(reg_app_pkt_crc_gen_dis),
						   .pcs2mep_data_stat	(1'd1),		 // Templated
						   .in_idi_tunnel_mode_en(in_mep0_tunnel_mode_en), // Templated
						   .in_idi_header_en	(in_mep0_header_en), // Templated
						   .in_idi_data_type	(in_mep0_data_type[5:0]), // Templated
						   .in_idi_word_count	(in_mep0_word_count[15:0]), // Templated
						   .in_idi_virtual_channel(in_mep0_virtual_channel[3:0]), // Templated
						   .in_idi_data		(in_mep0_csi_data[63:0]), // Templated
						   .in_idi_data_en	(in_mep0_data_en), // Templated
						   .in_idi_byte_en	(in_mep0_byte_en[2:0])); // Templated

    as6d_app_crc_gen_lane u1_as6d_app_crc_gen_lane(/*AUTOINST*/
						   // Outputs
						   .out_idi_tunnel_mode_en(out_mep1_tunnel_mode_en), // Templated
						   .out_idi_header_en	(out_mep1_header_en), // Templated
						   .out_idi_data_type	(out_mep1_data_type[5:0]), // Templated
						   .out_idi_word_count	(out_mep1_word_count[15:0]), // Templated
						   .out_idi_virtual_channel(out_mep1_virtual_channel[3:0]), // Templated
						   .out_idi_data	(out_mep1_csi_data[63:0]), // Templated
						   .out_idi_data_en	(out_mep1_data_en), // Templated
						   .out_idi_byte_en	(out_mep1_byte_en[2:0]), // Templated
						   .out_idi_pkt_crc_en	(out_mep1_pkt_crc_en), // Templated
						   .out_idi_pkt_crc	(out_mep1_pkt_crc[31:0]), // Templated
						   // Inputs
						   .clk			(mep_clk1),	 // Templated
						   .rst_n		(mep_clk_rst_n1), // Templated
						   .reg_app_pkt_crc_gen_dis(reg_app_pkt_crc_gen_dis),
						   .pcs2mep_data_stat	(1'd1),		 // Templated
						   .in_idi_tunnel_mode_en(in_mep1_tunnel_mode_en), // Templated
						   .in_idi_header_en	(in_mep1_header_en), // Templated
						   .in_idi_data_type	(in_mep1_data_type[5:0]), // Templated
						   .in_idi_word_count	(in_mep1_word_count[15:0]), // Templated
						   .in_idi_virtual_channel(in_mep1_virtual_channel[3:0]), // Templated
						   .in_idi_data		(in_mep1_csi_data[63:0]), // Templated
						   .in_idi_data_en	(in_mep1_data_en), // Templated
						   .in_idi_byte_en	(in_mep1_byte_en[2:0])); // Templated

    as6d_app_crc_gen_lane u2_as6d_app_crc_gen_lane(/*AUTOINST*/
						   // Outputs
						   .out_idi_tunnel_mode_en(out_mep2_tunnel_mode_en), // Templated
						   .out_idi_header_en	(out_mep2_header_en), // Templated
						   .out_idi_data_type	(out_mep2_data_type[5:0]), // Templated
						   .out_idi_word_count	(out_mep2_word_count[15:0]), // Templated
						   .out_idi_virtual_channel(out_mep2_virtual_channel[3:0]), // Templated
						   .out_idi_data	(out_mep2_csi_data[63:0]), // Templated
						   .out_idi_data_en	(out_mep2_data_en), // Templated
						   .out_idi_byte_en	(out_mep2_byte_en[2:0]), // Templated
						   .out_idi_pkt_crc_en	(out_mep2_pkt_crc_en), // Templated
						   .out_idi_pkt_crc	(out_mep2_pkt_crc[31:0]), // Templated
						   // Inputs
						   .clk			(mep_clk2),	 // Templated
						   .rst_n		(mep_clk_rst_n2), // Templated
						   .reg_app_pkt_crc_gen_dis(reg_app_pkt_crc_gen_dis),
						   .pcs2mep_data_stat	(1'd1),		 // Templated
						   .in_idi_tunnel_mode_en(in_mep2_tunnel_mode_en), // Templated
						   .in_idi_header_en	(in_mep2_header_en), // Templated
						   .in_idi_data_type	(in_mep2_data_type[5:0]), // Templated
						   .in_idi_word_count	(in_mep2_word_count[15:0]), // Templated
						   .in_idi_virtual_channel(in_mep2_virtual_channel[3:0]), // Templated
						   .in_idi_data		(in_mep2_csi_data[63:0]), // Templated
						   .in_idi_data_en	(in_mep2_data_en), // Templated
						   .in_idi_byte_en	(in_mep2_byte_en[2:0])); // Templated

    as6d_app_crc_gen_lane u3_as6d_app_crc_gen_lane(/*AUTOINST*/
						   // Outputs
						   .out_idi_tunnel_mode_en(out_mep3_tunnel_mode_en), // Templated
						   .out_idi_header_en	(out_mep3_header_en), // Templated
						   .out_idi_data_type	(out_mep3_data_type[5:0]), // Templated
						   .out_idi_word_count	(out_mep3_word_count[15:0]), // Templated
						   .out_idi_virtual_channel(out_mep3_virtual_channel[3:0]), // Templated
						   .out_idi_data	(out_mep3_csi_data[63:0]), // Templated
						   .out_idi_data_en	(out_mep3_data_en), // Templated
						   .out_idi_byte_en	(out_mep3_byte_en[2:0]), // Templated
						   .out_idi_pkt_crc_en	(out_mep3_pkt_crc_en), // Templated
						   .out_idi_pkt_crc	(out_mep3_pkt_crc[31:0]), // Templated
						   // Inputs
						   .clk			(mep_clk3),	 // Templated
						   .rst_n		(mep_clk_rst_n3), // Templated
						   .reg_app_pkt_crc_gen_dis(reg_app_pkt_crc_gen_dis),
						   .pcs2mep_data_stat	(1'd1),		 // Templated
						   .in_idi_tunnel_mode_en(in_mep3_tunnel_mode_en), // Templated
						   .in_idi_header_en	(in_mep3_header_en), // Templated
						   .in_idi_data_type	(in_mep3_data_type[5:0]), // Templated
						   .in_idi_word_count	(in_mep3_word_count[15:0]), // Templated
						   .in_idi_virtual_channel(in_mep3_virtual_channel[3:0]), // Templated
						   .in_idi_data		(in_mep3_csi_data[63:0]), // Templated
						   .in_idi_data_en	(in_mep3_data_en), // Templated
						   .in_idi_byte_en	(in_mep3_byte_en[2:0])); // Templated

endmodule

---_FILE_END_---
---_PATH_START_---crc32_decode_wrapper_with_crc_en_app_idi.v---_PATH_END_---
module crc32_decode_wrapper_with_crc_en_app_idi(/*AUTOARG*/
   // Outputs
   data_out, data_slice_out, data_req_out, crc_err_out,
   // Inputs
   clk, rst_n, data_in, data_slice_in, data_req_in, byte_en_in
   );
    //inputs
    input                                               clk;
    input                                               rst_n;
    input      [127:0]                                  data_in;
    input      [1:0]                                    data_slice_in;
    input                                               data_req_in;
    input      [3:0]                                    byte_en_in;    //byte location

    //outputs
    output     [127:0]                                  data_out;
    output     [1:0]                                    data_slice_out;
    output                                              data_req_out;
    output reg                                          crc_err_out;

    //signal definition
    wire       [31:0]                                   crc_32_in;
    wire       [31:0]                                   crc_32_out;
    reg        [31:0]                                   crc_32_reg;

    wire       [3:0]                                    byte_en_in_real;
    wire                                                crc_en_in_real;

    localparam SLICE_MIDDLE = 2'b00;
    localparam SLICE_FIRST  = 2'b01;
    localparam SLICE_LAST   = 2'b10;
    localparam SLICE_ONLY   = 2'b11;

    //logic body
    assign crc_32_in       = ( data_slice_in == SLICE_ONLY  )? 32'b0:
                             ( data_slice_in == SLICE_FIRST )? 32'b0: crc_32_reg;

    assign byte_en_in_real = byte_en_in;

    //assign crc_en_in_real  = data_req_in && (( data_slice_in == SLICE_ONLY ) || ( data_slice_in == SLICE_LAST ));
    assign crc_en_in_real  = data_req_in ;

    crc32_128bit_with_crc_en u_crc32_128bit_with_crc_en (
        .data_in    ( data_in         ),
        .crc_in     ( crc_32_in       ),
        .byte_en_in ( byte_en_in_real ),
        .crc_en_in  ( crc_en_in_real  ),
        .crc_out    ( crc_32_out      )
    );

    always @(posedge clk or negedge rst_n)begin
        if(!rst_n)begin
            crc_32_reg <= 32'b0;
        end
        else if(data_req_in && (data_slice_in == SLICE_ONLY))begin
            crc_32_reg <= 32'b0;
        end
        else if(data_req_in && (data_slice_in == SLICE_FIRST))begin
            crc_32_reg <= crc_32_out;
        end
        else if(data_req_in && (data_slice_in == SLICE_MIDDLE))begin
            crc_32_reg <= crc_32_out;
        end
        else if(data_req_in && (data_slice_in == SLICE_LAST))begin
            crc_32_reg <= 32'b0;
        end
    end

    assign data_out       = data_in;
    assign data_req_out   = data_req_in;
    assign data_slice_out = data_slice_in;

    always @(*)begin
        if(data_req_in && ( data_slice_in == SLICE_LAST ))begin
            crc_err_out = ~(&crc_32_out);
        end
        else begin
            crc_err_out = 1'd0;
        end
    end

endmodule


---_FILE_END_---
---_PATH_START_---as6d_app_pipe_sch_fcfs_m2.v---_PATH_END_---
module as6d_app_pipe_sch_fcfs_m2(
/*AUTOARG*/
   // Outputs
   up_state_aggre_m2,
   // Inputs
   aggre_clk, aggre_clk_rst_n, aggre_mode, empty0, empty1, empty2,
   empty3, empty4, empty5, empty6, empty7, empty_vld0, empty_vld1,
   empty_vld2, empty_vld3, empty_vld4, empty_vld5, empty_vld6,
   empty_vld7, ack0, ack1, ack2, ack3, ack4, ack5, ack6, ack7,
   ack_vld0, ack_vld1, ack_vld2, ack_vld3, ack_vld4, ack_vld5,
   ack_vld6, ack_vld7, line_end0, line_end1, line_end2, line_end3,
   line_end4, line_end5, line_end6, line_end7, line_end_vld0,
   line_end_vld1, line_end_vld2, line_end_vld3, line_end_vld4,
   line_end_vld5, line_end_vld6, line_end_vld7
   );

    input                   aggre_clk                       ;
    input                   aggre_clk_rst_n                 ;
    input [1:0]             aggre_mode                      ;
    input                   empty0                          ;
    input                   empty1                          ;
    input                   empty2                          ;
    input                   empty3                          ;
    input                   empty4                          ;
    input                   empty5                          ;
    input                   empty6                          ;
    input                   empty7                          ;
    input                   empty_vld0                      ;
    input                   empty_vld1                      ;
    input                   empty_vld2                      ;
    input                   empty_vld3                      ;
    input                   empty_vld4                      ;
    input                   empty_vld5                      ;
    input                   empty_vld6                      ;
    input                   empty_vld7                      ;
    input                   ack0                            ;
    input                   ack1                            ;
    input                   ack2                            ;
    input                   ack3                            ;
    input                   ack4                            ;
    input                   ack5                            ;
    input                   ack6                            ;
    input                   ack7                            ;
    input                   ack_vld0                        ;
    input                   ack_vld1                        ;
    input                   ack_vld2                        ;
    input                   ack_vld3                        ;
    input                   ack_vld4                        ;
    input                   ack_vld5                        ;
    input                   ack_vld6                        ;
    input                   ack_vld7                        ;
    input                   line_end0                       ;
    input                   line_end1                       ;
    input                   line_end2                       ;
    input                   line_end3                       ;
    input                   line_end4                       ;
    input                   line_end5                       ;
    input                   line_end6                       ;
    input                   line_end7                       ;
    input                   line_end_vld0                   ;
    input                   line_end_vld1                   ;
    input                   line_end_vld2                   ;
    input                   line_end_vld3                   ;
    input                   line_end_vld4                   ;
    input                   line_end_vld5                   ;
    input                   line_end_vld6                   ;
    input                   line_end_vld7                   ;
    output reg  [7:0]       up_state_aggre_m2               ;

    //signal define 
    //async aggre m2 states
    genvar                  j                               ;
    localparam              M2_SCH_IDLE         = 3'd0      ;
    localparam              M2_SCH_ORDER        = 3'd1      ;
    localparam              M2_SCH_WAIT_ACK     = 3'd2      ;
    localparam              M2_SCH_CLEAR_STATE  = 3'd3      ;
    localparam              M2_SCH_WAIT_LINE_END= 3'd4      ;
    reg  [2:0]              m2_sch_cs                       ;
    reg  [2:0]              m2_sch_ns                       ;
    wire [7:0]              m2_pipe_rdy                     ;
    wire [7:0]              m2_pipe_en                      ;
    wire [7:0]              m2_pipe_ack                     ;
    wire [7:0]              m2_pipe_line_end                ;
    

    //***async aggregation method 2 begin
    //***aggre_mode = 3 : method 2   related to    empty_vld0~3/ack_vld0~3/line_end_vld0~3
    always@(posedge aggre_clk or negedge aggre_clk_rst_n)begin
        if(!aggre_clk_rst_n)begin
            m2_sch_cs <= 3'b0;
        end
        else begin
            m2_sch_cs <= m2_sch_ns;
        end
    end
    
    //****empty_vld_PIPE_SN is particular for every sch with aggr_id configuration
    //****m2_pipe_rdy is a necessary condition for sch start up
    assign  m2_pipe_rdy = {(~empty7) & (empty_vld7 & (aggre_mode == 2'd3)),
                           (~empty6) & (empty_vld6 & (aggre_mode == 2'd3)),
                           (~empty5) & (empty_vld5 & (aggre_mode == 2'd3)),
                           (~empty4) & (empty_vld4 & (aggre_mode == 2'd3)),
                           (~empty3) & (empty_vld3 & (aggre_mode == 2'd3)),
                           (~empty2) & (empty_vld2 & (aggre_mode == 2'd3)),
                           (~empty1) & (empty_vld1 & (aggre_mode == 2'd3)),
                           (~empty0) & (empty_vld0 & (aggre_mode == 2'd3))};
    
    //****only 1 bit is valid for m2_pipe_en
    assign  m2_pipe_en =  {(m2_pipe_rdy[7])&~(m2_pipe_rdy[6])&~(m2_pipe_rdy[5])&~(m2_pipe_rdy[4])&~(m2_pipe_rdy[3])&~(m2_pipe_rdy[2])&~(m2_pipe_rdy[1])&~(m2_pipe_rdy[0]),
                           (m2_pipe_rdy[6])&~(m2_pipe_rdy[5])&~(m2_pipe_rdy[4])&~(m2_pipe_rdy[3])&~(m2_pipe_rdy[2])&~(m2_pipe_rdy[1])&~(m2_pipe_rdy[0]),
                           (m2_pipe_rdy[5])&~(m2_pipe_rdy[4])&~(m2_pipe_rdy[3])&~(m2_pipe_rdy[2])&~(m2_pipe_rdy[1])&~(m2_pipe_rdy[0]),
                           (m2_pipe_rdy[4])&~(m2_pipe_rdy[3])&~(m2_pipe_rdy[2])&~(m2_pipe_rdy[1])&~(m2_pipe_rdy[0]),
                           (m2_pipe_rdy[3])&~(m2_pipe_rdy[2])&~(m2_pipe_rdy[1])&~(m2_pipe_rdy[0]),
                           (m2_pipe_rdy[2])&~(m2_pipe_rdy[1])&~(m2_pipe_rdy[0]),
                           (m2_pipe_rdy[1])&~(m2_pipe_rdy[0]),                         
                           (m2_pipe_rdy[0])};
    
    //****video_pipe lock aggr_id and reply to sch with a ack 
    assign  m2_pipe_ack = {(ack7) & (ack_vld7),
                           (ack6) & (ack_vld6),
                           (ack5) & (ack_vld5),
                           (ack4) & (ack_vld4),
                           (ack3) & (ack_vld3),
                           (ack2) & (ack_vld2),
                           (ack1) & (ack_vld1),
                           (ack0) & (ack_vld0)};
    
    //****video_pipe lock aggr_id and reply to sch with a line_end 
    assign  m2_pipe_line_end = {(line_end7) & (line_end_vld7),
                                (line_end6) & (line_end_vld6),
                                (line_end5) & (line_end_vld5),
                                (line_end4) & (line_end_vld4),
                                (line_end3) & (line_end_vld3),
                                (line_end2) & (line_end_vld2),
                                (line_end1) & (line_end_vld1),
                                (line_end0) & (line_end_vld0)};
    
    always@(*)begin
        case(m2_sch_cs)
            M2_SCH_IDLE:
                if(|m2_pipe_en)begin
                    m2_sch_ns = M2_SCH_ORDER;
                end
                else begin
                    m2_sch_ns = M2_SCH_IDLE;
                end
            M2_SCH_ORDER:
                m2_sch_ns = M2_SCH_WAIT_ACK;
            M2_SCH_WAIT_ACK:
                if(|m2_pipe_ack)begin
                    m2_sch_ns = M2_SCH_CLEAR_STATE;
                end
                else begin
                    m2_sch_ns = M2_SCH_WAIT_ACK;
                end
            M2_SCH_CLEAR_STATE:
                m2_sch_ns = M2_SCH_WAIT_LINE_END;
            M2_SCH_WAIT_LINE_END:
                if(|m2_pipe_line_end)begin
                    m2_sch_ns = M2_SCH_IDLE;
                end
                else begin
                    m2_sch_ns = M2_SCH_WAIT_LINE_END;
                end
            default:begin  
                m2_sch_ns = M2_SCH_IDLE ;
            end
        endcase
    end
    
    //****the PIPE_SN of sending pipe_en & pipe_ack & pipe_line_end is same for scheduler module in scheduling proccess
    generate for (j=0;j<=7;j=j+1)begin:up_state_aggre_m2_bk
        always@(posedge aggre_clk or negedge aggre_clk_rst_n)begin
            if(~aggre_clk_rst_n)
                up_state_aggre_m2[j] <= 1'd0;
            else if((m2_sch_ns==M2_SCH_ORDER)&(m2_pipe_en[j]))
                up_state_aggre_m2[j] <= m2_pipe_en[j];
            else if((m2_sch_ns==M2_SCH_CLEAR_STATE)&(m2_pipe_ack[j]))
                up_state_aggre_m2[j] <= 1'd0;
        end
    end
    endgenerate
    
    //***async aggregation method 2 end

endmodule

---_FILE_END_---
---_PATH_START_---data_mapping.v---_PATH_END_---
module data_mapping(/*AUTOARG*/
   // Outputs
   out_csi_data_mapped, out_data_mapped_en,
   // Inputs
   clk_data, rst_n, header_en_flag, footer_en_flag, data_type,
   csi_data, data_en
   );
    input                                          clk_data;
    input                                          rst_n;
    input                                          header_en_flag;
    input                                          footer_en_flag;
    input      [5:0]                               data_type;
    input      [(`CSI2_HOST_IDI_CSIDATA_SIZE-1):0] csi_data;
    input                                          data_en;
    output     [(`CSI2_HOST_IDI_CSIDATA_SIZE-1):0] out_csi_data_mapped;
    output                                         out_data_mapped_en;

    reg                                            packet_first_data;
    wire                                           packet_first_data_flag;
    reg                                            packet_first_data_flag_d1;
    reg                                            header_en_flag_d1;
    reg                                            footer_en_flag_d1;
    reg        [5:0]                               data_type_d1;
    reg        [(`CSI2_HOST_IDI_CSIDATA_SIZE-1):0] csi_data_d1;
    reg        [(`CSI2_HOST_IDI_CSIDATA_SIZE-1):0] csi_data_d2;
    reg        [111:0]                             csi_data_tmp;
    reg        [111:0]                             csi_data_tmp_mapped;
    reg        [111:0]                             csi_data_tmp_mapped_d1;
    reg                                            data_tmp_en;
    reg                                            data_tmp_mapped_en;
    reg        [(`CSI2_HOST_IDI_CSIDATA_SIZE-1):0] csi_data_mapped;
    reg                                            data_mapped_en;
    reg        [1:0]                               cnt3;
    reg        [2:0]                               cnt5;
    reg        [2:0]                               cnt7;
    reg        [3:0]                               cnt9;
    reg                                            cnt3_nc;
    reg                                            cnt5_nc;
    reg                                            cnt7_nc;
    reg                                            cnt9_nc;
    reg        [1:0]                               cnt3_d1;
    reg        [2:0]                               cnt5_d1;
    reg        [2:0]                               cnt7_d1;
    reg        [3:0]                               cnt9_d1;
    reg                                            cnt3_d1_nc;
    reg                                            cnt5_d1_nc;
    reg                                            cnt7_d1_nc;
    reg                                            cnt9_d1_nc;

    //width convert

    //packet first data detect
    always @(posedge clk_data or negedge rst_n)begin
        if(!rst_n)begin
            packet_first_data <= 1'b0;
        end
        else if(header_en_flag)begin
            packet_first_data <= 1'b1;
        end
        else if(data_en)begin
            packet_first_data <= 1'b0;
        end
    end

    assign packet_first_data_flag = data_en && packet_first_data;

     always @(posedge clk_data or negedge rst_n)begin
        if(!rst_n)begin
            packet_first_data_flag_d1 <= 1'b0;
        end
        else if(packet_first_data_flag)begin
            packet_first_data_flag_d1 <= 1'b1;
        end
        else begin
            packet_first_data_flag_d1 <= 1'b0;
        end
    end

    always @(posedge clk_data or negedge rst_n)begin
        if(!rst_n)begin
            header_en_flag_d1 <= 1'b0;
        end
        else if(header_en_flag)begin
            header_en_flag_d1 <= 1'b1;
        end
        else begin
            header_en_flag_d1 <= 1'b0;
        end
    end

    always @(posedge clk_data or negedge rst_n)begin
        if(!rst_n)begin
            footer_en_flag_d1 <= 1'b0;
        end
        else if(footer_en_flag)begin
            footer_en_flag_d1 <= 1'b1;
        end
        else begin
            footer_en_flag_d1 <= 1'b0;
        end
    end

    always @(posedge clk_data or negedge rst_n)begin
        if(!rst_n)begin
            data_type_d1 <= 6'b0;
        end
        else if(header_en_flag)begin
            data_type_d1 <= data_type;
        end
    end

    //cycle count
    always @(posedge clk_data or negedge rst_n)begin
        if(!rst_n)begin
            {cnt3_nc,cnt3} <= 3'b0;
        end
        else if(header_en_flag)begin
            {cnt3_nc,cnt3} <= 3'b0;
        end
        else if(data_en && (cnt3 >= 2'd2))begin
            {cnt3_nc,cnt3} <= 3'b0;
        end
        else if(data_en)begin
            {cnt3_nc,cnt3} <= cnt3 + 1'b1;
        end
    end

    always @(posedge clk_data or negedge rst_n)begin
        if(!rst_n)begin
            {cnt5_nc,cnt5} <= 4'b0;
        end
        else if(header_en_flag)begin
            {cnt5_nc,cnt5} <= 4'b0;
        end
        else if(data_en && (cnt5 >= 3'd4))begin
            {cnt5_nc,cnt5} <= 4'b0;
        end
        else if(data_en)begin
            {cnt5_nc,cnt5} <= cnt5 + 1'b1;
        end
    end

    always @(posedge clk_data or negedge rst_n)begin
        if(!rst_n)begin
            {cnt7_nc,cnt7} <= 4'b0;
        end
        else if(header_en_flag)begin
            {cnt7_nc,cnt7} <= 4'b0;
        end
        else if(data_en && (cnt7 >= 3'd6))begin
            {cnt7_nc,cnt7} <= 4'b0;
        end
        else if(data_en)begin
            {cnt7_nc,cnt7} <= cnt7 + 1'b1;
        end
    end

    always @(posedge clk_data or negedge rst_n)begin
        if(!rst_n)begin
            {cnt9_nc,cnt9} <= 5'b0;
        end
        else if(header_en_flag)begin
            {cnt9_nc,cnt9} <= 5'b0;
        end
        else if(data_en && (cnt9 >= 4'd8))begin
            {cnt9_nc,cnt9} <= 5'b0;
        end
        else if(data_en)begin
            {cnt9_nc,cnt9} <= cnt9 + 1'b1;
        end
    end

    //width convert
    always @(posedge clk_data or negedge rst_n)begin
        if(!rst_n)begin
            csi_data_d1 <= {`CSI2_HOST_IDI_CSIDATA_SIZE{1'b0}};
            csi_data_d2 <= {`CSI2_HOST_IDI_CSIDATA_SIZE{1'b0}};
        end
        else if(data_en)begin
            csi_data_d1 <= csi_data;
            csi_data_d2 <= csi_data_d1;
        end
    end

    always @(*)begin
        case(data_type_d1)
            `CSI_NULL_BYTE,`CSI_BLANKING_DATA,`CSI_EMBEDDED_DATA,`CSI_RAW8,`CSI_YUV422_8_BIT,`CSI_YUV420_8_BIT,`CSI_YUV420_8_BIT_LEGACY,`CSI_RGB565,`CSI_RGB555:begin
                csi_data_tmp = {48'b0,csi_data};
                data_tmp_en  = data_en;
            end
            `CSI_RAW10,`CSI_YUV422_10_BIT,`CSI_YUV420_10_BIT:begin
                case(cnt5)
                    3'd0:begin
                        csi_data_tmp = {72'b0,csi_data[39:0]};
                        data_tmp_en  = data_en;
                    end
                    3'd1:begin
                        csi_data_tmp = {32'b0,csi_data[55:0],csi_data_d1[63:40]};
                        data_tmp_en  = data_en;
                    end
                    3'd2:begin
                        csi_data_tmp = {72'b0,csi_data[31:0],csi_data_d1[63:56]};
                        data_tmp_en  = data_en;
                    end
                    3'd3:begin
                        csi_data_tmp = {32'b0,csi_data[47:0],csi_data_d1[63:32]};
                        data_tmp_en  = data_en;
                    end
                    3'd4:begin
                        csi_data_tmp = {32'b0,csi_data[63:0],csi_data_d1[63:48]};
                        data_tmp_en  = data_en;
                    end
                    default:begin
                        csi_data_tmp = 112'b0;
                        data_tmp_en  = 1'b0;
                    end
                endcase
            end
            `CSI_RAW12,`CSI_RGB888:begin
                case(cnt3)
                    2'd0:begin
                        csi_data_tmp = {64'b0,csi_data[47:0]};
                        data_tmp_en  = data_en;
                    end
                    2'd1:begin
                        csi_data_tmp = {40'b0,csi_data[55:0],csi_data_d1[63:48]};
                        data_tmp_en  = data_en;
                    end
                    2'd2:begin
                        csi_data_tmp = {40'b0,csi_data[63:0],csi_data_d1[63:56]};
                        data_tmp_en  = data_en;
                    end
                    default:begin
                        csi_data_tmp = 112'b0;
                        data_tmp_en  = 1'b0;
                    end
                endcase
            end
            `CSI_RAW14:begin
                case(cnt7)
                    3'd0:begin
                        csi_data_tmp = {56'b0,csi_data[55:0]};
                        data_tmp_en  = data_en;
                    end
                    3'd1:begin
                        csi_data_tmp = {56'b0,csi_data[47:0],csi_data_d1[63:56]};
                        data_tmp_en  = data_en;
                    end
                    3'd2:begin
                        csi_data_tmp = {56'b0,csi_data[39:0],csi_data_d1[63:48]};
                        data_tmp_en  = data_en;
                    end
                    3'd3:begin
                        csi_data_tmp = {56'b0,csi_data[31:0],csi_data_d1[63:40]};
                        data_tmp_en  = data_en;
                    end
                    3'd4:begin
                        csi_data_tmp = {56'b0,csi_data[23:0],csi_data_d1[63:32]};
                        data_tmp_en  = data_en;
                    end
                    3'd5:begin
                        csi_data_tmp = {56'b0,csi_data[15:0],csi_data_d1[63:24]};
                        data_tmp_en  = data_en;
                    end
                    3'd6:begin
                        csi_data_tmp = {csi_data[63:0],csi_data_d1[63:16]};
                        data_tmp_en  = data_en;
                    end
                    default:begin
                        csi_data_tmp = 112'b0;
                        data_tmp_en  = 1'b0;
                    end
                endcase
            end
            `CSI_RGB666:begin
                case(cnt9)
                    4'd0:begin
                        csi_data_tmp = {58'b0,csi_data[53:0]};
                        data_tmp_en  = data_en;
                    end
                    4'd1:begin
                        csi_data_tmp = {40'b0,csi_data[61:0],csi_data_d1[63:54]};
                        data_tmp_en  = data_en;
                    end
                    4'd2:begin
                        csi_data_tmp = {58'b0,csi_data[51:0],csi_data_d1[63:62]};
                        data_tmp_en  = data_en;
                    end
                    4'd3:begin
                        csi_data_tmp = {40'b0,csi_data[59:0],csi_data_d1[63:52]};
                        data_tmp_en  = data_en;
                    end
                    4'd4:begin
                        csi_data_tmp = {58'b0,csi_data[49:0],csi_data_d1[63:60]};
                        data_tmp_en  = data_en;
                    end
                    4'd5:begin
                        csi_data_tmp = {40'b0,csi_data[57:0],csi_data_d1[63:50]};
                        data_tmp_en  = data_en;
                    end
                    4'd6:begin
                        csi_data_tmp = {58'b0,csi_data[47:0],csi_data_d1[63:58]};
                        data_tmp_en  = data_en;
                    end
                    4'd7:begin
                        csi_data_tmp = {40'b0,csi_data[55:0],csi_data_d1[63:48]};
                        data_tmp_en  = data_en;
                    end
                    4'd8:begin
                        csi_data_tmp = {40'b0,csi_data[63:0],csi_data_d1[63:56]};
                        data_tmp_en  = data_en;
                    end
                    default:begin
                        csi_data_tmp = 112'b0;
                        data_tmp_en  = 1'b0;
                    end
                endcase
            end
            default:begin
                csi_data_tmp = 112'b0;
                data_tmp_en  = 1'b0;
            end
        endcase
    end
                
    always @(posedge clk_data or negedge rst_n)begin
        if(!rst_n)begin
            csi_data_tmp_mapped <= 112'b0;
        end
        else if(data_tmp_en)begin
            case(data_type_d1)
                `CSI_NULL_BYTE,`CSI_BLANKING_DATA,`CSI_EMBEDDED_DATA:begin
                    csi_data_tmp_mapped <= csi_data_tmp;
                end
                `CSI_RAW8:begin
                    csi_data_tmp_mapped <= csi_data_tmp;
                end
                `CSI_RAW10:begin
                    csi_data_tmp_mapped <= {csi_data_tmp[111:80],csi_raw10_mapping(csi_data_tmp[79:40]),csi_raw10_mapping(csi_data_tmp[39:0])};
                end
                `CSI_RAW12:begin
                    csi_data_tmp_mapped <= {csi_data_tmp[111:96],csi_raw12_mapping(csi_data_tmp[95:48]),csi_raw12_mapping(csi_data_tmp[47:0])};
                end
                `CSI_RAW14:begin
                    csi_data_tmp_mapped <= {csi_raw14_mapping(csi_data_tmp[111:56]),csi_raw14_mapping(csi_data_tmp[55:0])};
                end
                `CSI_YUV422_8_BIT:begin
                    csi_data_tmp_mapped <= {csi_data_tmp[111:64],csi_yuv422_8_bit_mapping(csi_data_tmp[63:0])};
                end
                `CSI_YUV422_10_BIT:begin
                    csi_data_tmp_mapped <= {csi_data_tmp[111:80],csi_raw10_mapping(csi_data_tmp[79:40]),csi_raw10_mapping(csi_data_tmp[39:0])};
                end
                `CSI_YUV420_8_BIT:begin
                    csi_data_tmp_mapped <= csi_data_tmp;
                end
                `CSI_YUV420_10_BIT:begin
                    csi_data_tmp_mapped <= {csi_data_tmp[111:80],csi_raw10_mapping(csi_data_tmp[79:40]),csi_raw10_mapping(csi_data_tmp[39:0])};
                end
                `CSI_YUV420_8_BIT_LEGACY:begin
                    csi_data_tmp_mapped <= csi_data_tmp;
                end
                `CSI_RGB666:begin
                    csi_data_tmp_mapped <= {csi_data_tmp[111:72],csi_rgb666_mapping(csi_data_tmp[71:36]),csi_rgb666_mapping(csi_data_tmp[35:0])};
                end
                `CSI_RGB888:begin
                    csi_data_tmp_mapped <= {csi_data_tmp[111:96],csi_rgb888_mapping(csi_data_tmp[95:48]),csi_rgb888_mapping(csi_data_tmp[47:0])};
                end
                `CSI_RGB565:begin
                    csi_data_tmp_mapped <= {csi_data_tmp[111:64],csi_rgb565_mapping(csi_data_tmp[63:32]),csi_rgb565_mapping(csi_data_tmp[31:0])};
                end
                `CSI_RGB555:begin
                    csi_data_tmp_mapped <= {csi_data_tmp[111:64],csi_rgb565_mapping(csi_data_tmp[63:32]),csi_rgb565_mapping(csi_data_tmp[31:0])};
                end
                default:begin
                    csi_data_tmp_mapped <= 112'b0;
                end
            endcase
        end
    end
                    
    always @(posedge clk_data or negedge rst_n)begin
        if(!rst_n)begin
            data_tmp_mapped_en <= 1'b0;
        end
        else if(data_tmp_en)begin
            data_tmp_mapped_en <= 1'b1;
        end
        else if(footer_en_flag)begin
            data_tmp_mapped_en <= 1'b1;
        end
        else begin
            data_tmp_mapped_en <= 1'b0;
        end
    end

    always @(posedge clk_data or negedge rst_n)begin
        if(!rst_n)begin
            csi_data_tmp_mapped_d1 <= 112'b0;
        end
        else if(data_tmp_mapped_en)begin
            csi_data_tmp_mapped_d1 <= csi_data_tmp_mapped;
        end
    end

    always @(posedge clk_data or negedge rst_n)begin
        if(!rst_n)begin
            {cnt3_d1_nc,cnt3_d1} <= 3'b0;
        end
        else if(header_en_flag_d1)begin
            {cnt3_d1_nc,cnt3_d1} <= 3'b0;
        end
        else if(data_tmp_mapped_en && (cnt3_d1 >= 2'd2))begin
            {cnt3_d1_nc,cnt3_d1} <= 3'b0;
        end
        else if(data_tmp_mapped_en)begin
            {cnt3_d1_nc,cnt3_d1} <= cnt3_d1 + 1'b1;
        end
    end

    always @(posedge clk_data or negedge rst_n)begin
        if(!rst_n)begin
            {cnt5_d1_nc,cnt5_d1} <= 4'b0;
        end
        else if(header_en_flag_d1)begin
            {cnt5_d1_nc,cnt5_d1} <= 4'b0;
        end
        else if(data_tmp_mapped_en && (cnt5_d1 >= 3'd4))begin
            {cnt5_d1_nc,cnt5_d1} <= 4'b0;
        end
        else if(data_tmp_mapped_en)begin
            {cnt5_d1_nc,cnt5_d1} <= cnt5_d1 + 1'b1;
        end
    end

    always @(posedge clk_data or negedge rst_n)begin
        if(!rst_n)begin
            {cnt7_d1_nc,cnt7_d1} <= 4'b0;
        end
        else if(header_en_flag_d1)begin
            {cnt7_d1_nc,cnt7_d1} <= 4'b0;
        end
        else if(data_tmp_mapped_en && (cnt7_d1 >= 3'd6))begin
            {cnt7_d1_nc,cnt7_d1} <= 4'b0;
        end
        else if(data_tmp_mapped_en)begin
            {cnt7_d1_nc,cnt7_d1} <= cnt7_d1 + 1'b1;
        end
    end

    always @(posedge clk_data or negedge rst_n)begin
        if(!rst_n)begin
            {cnt9_d1_nc,cnt9_d1} <= 5'b0;
        end
        else if(header_en_flag_d1)begin
            {cnt9_d1_nc,cnt9_d1} <= 5'b0;
        end
        else if(data_tmp_mapped_en && (cnt9_d1 >= 4'd8))begin
            {cnt9_d1_nc,cnt9_d1} <= 5'b0;
        end
        else if(data_tmp_mapped_en)begin
            {cnt9_d1_nc,cnt9_d1} <= cnt9_d1 + 1'b1;
        end
    end

    always @(*)begin
        case(data_type_d1)
            `CSI_NULL_BYTE,`CSI_BLANKING_DATA,`CSI_EMBEDDED_DATA,`CSI_RAW8,`CSI_YUV422_8_BIT,`CSI_YUV420_8_BIT,`CSI_YUV420_8_BIT_LEGACY,`CSI_RGB565,`CSI_RGB555:begin
                if(packet_first_data_flag_d1)begin
                    csi_data_mapped = 64'b0;
                    data_mapped_en  = 1'b0;
                end
//                else if(footer_en_flag_d1)begin
//                    csi_data_mapped = csi_data_tmp_mapped_d1[63:0];
//                    data_mapped_en  = 1'b1;
//                end
                else begin
                    csi_data_mapped = csi_data_tmp_mapped_d1[63:0];
                    data_mapped_en  = data_tmp_mapped_en;
                end
            end
            `CSI_RAW10,`CSI_YUV422_10_BIT,`CSI_YUV420_10_BIT:begin
                case(cnt5_d1)
                    3'd0:begin
                        if(packet_first_data_flag_d1)begin
                            csi_data_mapped = 64'b0;
                            data_mapped_en  = 1'b0;
                        end
//                        else if(footer_en_flag_d1)begin
//                            csi_data_mapped = csi_data_tmp_mapped_d1[79:16];
//                            data_mapped_en  = 1'b1;
//                        end
                        else begin
                            csi_data_mapped = csi_data_tmp_mapped_d1[79:16];
                            data_mapped_en  = data_tmp_mapped_en;
                        end
                    end
                    3'd1:begin
                        csi_data_mapped = {csi_data_tmp_mapped[23:0],csi_data_tmp_mapped_d1[39: 0]};
                        data_mapped_en  = data_tmp_mapped_en;
                    end
                    3'd2:begin
                        csi_data_mapped = {csi_data_tmp_mapped[ 7:0],csi_data_tmp_mapped_d1[79:24]};
                        data_mapped_en  = data_tmp_mapped_en;
                    end
                    3'd3:begin
                        csi_data_mapped = {csi_data_tmp_mapped[31:0],csi_data_tmp_mapped_d1[39: 8]};
                        data_mapped_en  = data_tmp_mapped_en;
                    end
                    3'd4:begin
                        csi_data_mapped = {csi_data_tmp_mapped[15:0],csi_data_tmp_mapped_d1[79:32]};
                        data_mapped_en  = data_tmp_mapped_en;
                    end
                    default:begin
                        csi_data_mapped = 64'b0;
                        data_mapped_en  = 1'b0;
                    end
                endcase
            end
            `CSI_RAW12,`CSI_RGB888:begin
                case(cnt3_d1)
                    2'd0:begin
                        if(packet_first_data_flag_d1)begin
                            csi_data_mapped = 64'b0;
                            data_mapped_en  = 1'b0;
                        end
//                        else if(footer_en_flag_d1)begin
//                            csi_data_mapped = csi_data_tmp_mapped_d1[71: 8];
//                            data_mapped_en  = 1'b1;
//                        end
                        else begin
                            csi_data_mapped = csi_data_tmp_mapped_d1[71: 8];
                            data_mapped_en  = data_tmp_mapped_en;
                        end
                    end
                    2'd1:begin
                        csi_data_mapped = {csi_data_tmp_mapped[15:0],csi_data_tmp_mapped_d1[47: 0]};
                        data_mapped_en  = data_tmp_mapped_en;
                    end
                    2'd2:begin
                        csi_data_mapped = {csi_data_tmp_mapped[ 7:0],csi_data_tmp_mapped_d1[71:16]};
                        data_mapped_en  = data_tmp_mapped_en;
                    end
                    default:begin
                        csi_data_mapped = 64'b0;
                        data_mapped_en  = 1'b0;
                    end
                endcase
            end
            `CSI_RAW14:begin
                case(cnt7_d1)
                    3'd0:begin
                        if(packet_first_data_flag_d1)begin
                            csi_data_mapped = 64'b0;
                            data_mapped_en  = 1'b0;
                        end
//                        else if(footer_en_flag_d1)begin
//                            csi_data_mapped = csi_data_tmp_mapped_d1[111:48];
//                            data_mapped_en  = 1'b1;
//                        end
                        else begin
                            csi_data_mapped = csi_data_tmp_mapped_d1[111:48];
                            data_mapped_en  = data_tmp_mapped_en;
                        end
                    end
                    3'd1:begin
                        csi_data_mapped = {csi_data_tmp_mapped[ 7:0],csi_data_tmp_mapped_d1[ 55: 0]};
                        data_mapped_en  = data_tmp_mapped_en;
                    end
                    3'd2:begin
                        csi_data_mapped = {csi_data_tmp_mapped[15:0],csi_data_tmp_mapped_d1[ 55: 8]};
                        data_mapped_en  = data_tmp_mapped_en;
                    end
                    3'd3:begin
                        csi_data_mapped = {csi_data_tmp_mapped[23:0],csi_data_tmp_mapped_d1[ 55:16]};
                        data_mapped_en  = data_tmp_mapped_en;
                    end
                    3'd4:begin
                        csi_data_mapped = {csi_data_tmp_mapped[31:0],csi_data_tmp_mapped_d1[ 55:24]};
                        data_mapped_en  = data_tmp_mapped_en;
                    end
                    3'd5:begin
                        csi_data_mapped = {csi_data_tmp_mapped[39:0],csi_data_tmp_mapped_d1[ 55:32]};
                        data_mapped_en  = data_tmp_mapped_en;
                    end
                    3'd6:begin
                        csi_data_mapped = {csi_data_tmp_mapped[47:0],csi_data_tmp_mapped_d1[ 55:40]};
                        data_mapped_en  = data_tmp_mapped_en;
                    end
                    default:begin
                        csi_data_mapped = 64'b0;
                        data_mapped_en  = 1'b0;
                    end
                endcase
            end
            `CSI_RGB666:begin
                case(cnt9_d1)
                    4'd0:begin
                        if(packet_first_data_flag_d1)begin
                            csi_data_mapped = 64'b0;
                            data_mapped_en  = 1'b0;
                        end
//                        else if(footer_en_flag_d1)begin
//                            csi_data_mapped = csi_data_tmp_mapped_d1[71: 8];
//                            data_mapped_en  = 1'b1;
//                        end
                        else begin
                            csi_data_mapped = csi_data_tmp_mapped_d1[71: 8];
                            data_mapped_en  = data_tmp_mapped_en;
                        end
                    end
                    4'd1:begin
                        csi_data_mapped = {csi_data_tmp_mapped[ 9:0],csi_data_tmp_mapped_d1[ 53: 0]};
                        data_mapped_en  = data_tmp_mapped_en;
                    end
                    4'd2:begin
                        csi_data_mapped = {csi_data_tmp_mapped[ 1:0],csi_data_tmp_mapped_d1[ 71:10]};
                        data_mapped_en  = data_tmp_mapped_en;
                    end
                    4'd3:begin
                        csi_data_mapped = {csi_data_tmp_mapped[11:0],csi_data_tmp_mapped_d1[ 53: 2]};
                        data_mapped_en  = data_tmp_mapped_en;
                    end
                    4'd4:begin
                        csi_data_mapped = {csi_data_tmp_mapped[ 3:0],csi_data_tmp_mapped_d1[ 71:12]};
                        data_mapped_en  = data_tmp_mapped_en;
                    end
                    4'd5:begin
                        csi_data_mapped = {csi_data_tmp_mapped[13:0],csi_data_tmp_mapped_d1[ 53: 4]};
                        data_mapped_en  = data_tmp_mapped_en;
                    end
                    4'd6:begin
                        csi_data_mapped = {csi_data_tmp_mapped[ 5:0],csi_data_tmp_mapped_d1[ 71:14]};
                        data_mapped_en  = data_tmp_mapped_en;
                    end
                    4'd7:begin
                        csi_data_mapped = {csi_data_tmp_mapped[15:0],csi_data_tmp_mapped_d1[ 53: 6]};
                        data_mapped_en  = data_tmp_mapped_en;
                    end
                    4'd8:begin
                        csi_data_mapped = {csi_data_tmp_mapped[ 7:0],csi_data_tmp_mapped_d1[ 71:16]};
                        data_mapped_en  = data_tmp_mapped_en;
                    end
                    default:begin
                        csi_data_mapped = 64'b0;
                        data_mapped_en  = 1'b0;
                    end
                endcase
            end
            default:begin
                csi_data_mapped = 64'b0;
                data_mapped_en  = 1'b0;
            end
        endcase
    end

    assign out_csi_data_mapped = data_mapped_en?csi_data_mapped:{`CSI2_HOST_IDI_CSIDATA_SIZE{1'b0}};
    assign out_data_mapped_en  = data_mapped_en;

//function
    function automatic [39:0] csi_raw10_mapping;
        input [39:0] data_pre_mapping;
        begin
            csi_raw10_mapping = {data_pre_mapping[31:24],data_pre_mapping[39:38],data_pre_mapping[23:16],data_pre_mapping[37:36],
                                 data_pre_mapping[15: 8],data_pre_mapping[35:34],data_pre_mapping[ 7: 0],data_pre_mapping[33:32]};
        end
    endfunction

    function automatic [47:0] csi_raw12_mapping;
        input [47:0] data_pre_mapping;
        begin
            csi_raw12_mapping = {data_pre_mapping[39:32],data_pre_mapping[47:44],data_pre_mapping[31:24],data_pre_mapping[43:40],
                                 data_pre_mapping[15: 8],data_pre_mapping[23:20],data_pre_mapping[ 7: 0],data_pre_mapping[19:16]};
        end
    endfunction

    function automatic [55:0] csi_raw14_mapping;
        input [55:0] data_pre_mapping;
        begin
            csi_raw14_mapping = {data_pre_mapping[31:24],data_pre_mapping[55:50],data_pre_mapping[23:16],data_pre_mapping[49:44],
                                 data_pre_mapping[15: 8],data_pre_mapping[43:38],data_pre_mapping[ 7: 0],data_pre_mapping[37:32]};
        end
    endfunction

    function automatic [63:0] csi_yuv422_8_bit_mapping;
        input [63:0] data_pre_mapping;
        begin
            csi_yuv422_8_bit_mapping  = {data_pre_mapping[ 7: 0],data_pre_mapping[15: 8],data_pre_mapping[23:16],data_pre_mapping[31:24],
                                         data_pre_mapping[39:32],data_pre_mapping[47:40],data_pre_mapping[55:48],data_pre_mapping[63:56]};
        end
    endfunction

    function automatic [35:0] csi_rgb666_mapping;
        input [35:0] data_pre_mapping;
        begin
            csi_rgb666_mapping = {data_pre_mapping[23:18],data_pre_mapping[29:24],data_pre_mapping[35:30],
                                  data_pre_mapping[ 5: 0],data_pre_mapping[11: 6],data_pre_mapping[17:12]};
        end
    endfunction

    function automatic [47:0] csi_rgb888_mapping;
        input [47:0] data_pre_mapping;
        begin
            csi_rgb888_mapping = {data_pre_mapping[31:24],data_pre_mapping[39:32],data_pre_mapping[47:40],
                                  data_pre_mapping[ 7: 0],data_pre_mapping[15: 8],data_pre_mapping[23:16]};
        end
    endfunction

    function automatic [31:0] csi_rgb565_mapping;
        input [31:0] data_pre_mapping;
        begin
            csi_rgb565_mapping = {data_pre_mapping[20:16],data_pre_mapping[26:21],data_pre_mapping[31:27],
                                  data_pre_mapping[ 4: 0],data_pre_mapping[10: 5],data_pre_mapping[15:11]};
        end
    endfunction

endmodule

---_FILE_END_---
---_PATH_START_---as6d_app_all_includes.vh---_PATH_END_---
`ifndef __AS6D_APP_ALL_INCLUDES__
`define __AS6D_APP_ALL_INCLUDES__

//mipi header define
typedef struct packed {
    logic               data_flag;
    logic               short_flag;
    logic               footer_flag;
    logic               header_flag;
    logic [83:0]        rsv;
    logic [20:0]        parity;
    logic [15:0]        word_count;
    logic [5:0]         data_type;
    logic [4:0]			virtual_channel;
} app_header;

typedef struct packed {
    logic               data_flag;
    logic               short_flag;
    logic               footer_flag;
    logic               header_flag;
    logic [3:0]			byte_en;
    logic [127:0]		csi_data;
} app_data;

typedef struct packed {
	logic  [63:0]		csi_data			;
	logic  [2:0]		bytes_en			;
	logic               header_en			;
	logic               data_en				;
	logic  [5:0]        data_type			;
	logic  [1:0]		virtual_channel		;
	logic  [1:0]		virtual_channel_x	;
	logic  [15:0]		word_count			;			
	logic       		pkt_crc_en			;			
	logic  [31:0]		pkt_crc	    		;			
} app_idi_if;

typedef struct packed {
	logic  [63:0]		csi_data			;
	logic  [2:0]		bytes_en			;
	logic               header_en			;
	logic               data_en				;
	logic  [5:0]        data_type			;
	logic  [1:0]		virtual_channel		;
	logic  [1:0]		virtual_channel_x	;
	logic  [15:0]		word_count			;			
	logic  [3:0]		aggr_id			    ;			
	logic       		pkt_crc_en			;			
	logic  [31:0]		pkt_crc	    		;			
} app_route_if;

typedef struct packed {
    logic  [64-1:0]    	csi_data;
    logic  [3-1:0]      bytes_en;
    logic               header_en;
    logic               data_en;
    logic  [5:0]        data_type;
    logic  [4-1:0]      virtual_channel;
    logic  [15:0]       word_count;
    logic               pkt_crc_en;
    logic  [31:0]       pkt_crc;
    logic  [7:0]        ecc;
    logic  [16-1:0]     dvalid;
    logic  [16-1:0]     hvalid;
    logic  [16-1:0]     vvalid;			
    logic  [32-1:0]     data_crc;			
} app_idi_host;

typedef struct packed {
    logic  [64-1:0]    	csi_data;
    logic  [3-1:0]      bytes_en;
    logic               header_en;
    logic               data_en;
    logic  [5:0]        data_type;
    logic  [4-1:0]      virtual_channel;
    logic  [15:0]       word_count;
    logic               tunnel_mode_en;
    logic               pkt_crc_en;
    logic  [31:0]       pkt_crc;
} app_idi_tunnel;
`endif

---_FILE_END_---
---_PATH_START_---as6d_app_local.f---_PATH_END_---
+incdir+${AS6T28_PROJ_DIR}/AS6T28D/AS6D_APP/
+incdir+${AS6T28_PROJ_DIR}/AS6T28D/AS6D_MEP/

${AS6T28_PROJ_DIR}/AS6T28D/AS6D_APP/as6d_app.v
${AS6T28_PROJ_DIR}/AS6T28D/AS6D_APP/as6d_app_fifo_rd_ctrl.v
${AS6T28_PROJ_DIR}/AS6T28D/AS6D_APP/as6d_app_video_pipe_lane.v
${AS6T28_PROJ_DIR}/AS6T28D/AS6D_APP/as6d_app_video_pipe.v
${AS6T28_PROJ_DIR}/AS6T28D/AS6D_APP/as6d_app_lcrc_check.v
${AS6T28_PROJ_DIR}/AS6T28D/AS6D_APP/as6d_app_aggr_lane.v
${AS6T28_PROJ_DIR}/AS6T28D/AS6D_APP/as6d_app_aggr.v
${AS6T28_PROJ_DIR}/AS6T28D/AS6D_APP/as6d_app_idi_gen.v
${AS6T28_PROJ_DIR}/AS6T28D/AS6D_APP/as6d_app_pipe_sch.v
${AS6T28_PROJ_DIR}/AS6T28D/AS6D_APP/as6d_app_data_post.v
${AS6T28_PROJ_DIR}/AS6T28D/AS6D_APP/bus_delay.v
${AS6T28_PROJ_DIR}/AS6T28D/AS6D_APP/bus_delay_cg.v
${AS6T28_PROJ_DIR}/AS6T28D/AS6D_APP/as6d_app_pipe_route.v
${AS6T28_PROJ_DIR}/AS6T28D/AS6D_APP/as6d_app_pipe_route_lane.v
${AS6T28_PROJ_DIR}/AS6T28D/AS6D_APP/as6d_app_video_loss_detect_time_window.v
${AS6T28_PROJ_DIR}/AS6T28D/AS6D_APP/as6d_app_elastbuf.v
${AS6T28_PROJ_DIR}/AS6T28D/AS6D_APP/as6d_app_pkt_filter.v
${AS6T28_PROJ_DIR}/AS6T28D/AS6D_APP/as6d_app_idi_tunnel_mode_delay.v
${AS6T28_PROJ_DIR}/AS6T28D/AS6D_APP/as6d_app_sync.v
${AS6T28_PROJ_DIR}/AS6T28D/AS6D_APP/as6d_app_pulse_cnt.v
-v ${AS6T28_PROJ_DIR}/AS6T28D/AS6D_APP/as6d_app_mon_top.v
-v ${AS6T28_PROJ_DIR}/AS6T28D/AS6D_APP/as6d_app_mon_mux_lane.v
-v ${AS6T28_PROJ_DIR}/AS6T28D/AS6D_APP/as6d_app_mon_sel.v
-v ${AS6T28_PROJ_DIR}/AS6T28D/AS6D_APP/as6d_app_mon_swp.v
-f ${AS6T28_PROJ_DIR}/AS6T28D/AS6D_APP/mem_local.f

${AS6T28_PROJ_DIR}/AS6T28_DIGCOM/AS6T28_COMRTL/dig_cell.v
${AS6T28_PROJ_DIR}/AS6T28_DIGCOM/AS6T28_COMRTL/StdCell_Wrap.v

-f ${AS6T28_PROJ_DIR}/AS6T28_DIGCOM/AS6T28_COMRTL/pattern_test/pattern_test.f

${AS6T28_PROJ_DIR}/AS6T28_DIGCOM/AS6T28_COMRTL/app_common/app_pkt_filter_lane.v
${AS6T28_PROJ_DIR}/AS6T28_DIGCOM/AS6T28_COMRTL/app_common/pulse_cnt.v
${AS6T28_PROJ_DIR}/AS6T28_DIGCOM/AS6T28_COMRTL/app_common/monitor_idi_packet.v

---_FILE_END_---
---_PATH_START_---as6d_app_pipe_route_lane.v---_PATH_END_---
`include "as6d_app_all_includes.vh"
module as6d_app_pipe_route_lane    #(

    )(/*AUTOARG*/
   // Outputs
   reg_rd_vprbs_rx_fail, reg_rd_vprbs_rx_err, reg_rd_vprbs_rx_check,
   pipe_csi_data, pipe_bytes_en, pipe_header_en, pipe_data_en,
   pipe_data_type, pipe_virtual_channel, pipe_virtual_channel_x,
   pipe_word_count, pipe_aggr_id, pipe_pkt_crc_en, pipe_pkt_crc,
   // Inputs
   reg_vprbs_tx_pat_reset, reg_vprbs_tx_order, reg_vprbs_tx_mode,
   reg_vprbs_tx_idi_driver_word_count,
   reg_vprbs_tx_idi_driver_virtual_channel,
   reg_vprbs_tx_idi_driver_total_interval,
   reg_vprbs_tx_idi_driver_pkt_interval,
   reg_vprbs_tx_idi_driver_data_type,
   reg_vprbs_tx_err_inject_intv_time,
   reg_vprbs_tx_err_inject_intv_num, reg_vprbs_tx_err_inject_en,
   reg_vprbs_rx_uncheck_tolerance, reg_vprbs_rx_order,
   reg_vprbs_rx_mode, reg_vprbs_rx_locked_match_cnt,
   reg_vprbs_rx_lock_continue, reg_vprbs_rx_load,
   reg_vprbs_rx_err_clear, reg_vprbs_loopback, fifo_wrclk,
   fifo_wrclk_rst_n, pipe_wr_mode, reg_pipe_stream_sel,
   reg_drop_short_pkt, reg_drop_mapping_fault_pkt, reg_pipe_map_en,
   reg_pipe_map0_aggr_id, reg_pipe_map1_aggr_id,
   reg_pipe_map2_aggr_id, reg_pipe_map3_aggr_id,
   reg_pipe_map4_aggr_id, reg_pipe_map5_aggr_id,
   reg_pipe_map6_aggr_id, reg_pipe_map7_aggr_id,
   reg_pipe_map8_aggr_id, reg_pipe_map9_aggr_id,
   reg_pipe_map10_aggr_id, reg_pipe_map11_aggr_id,
   reg_pipe_map12_aggr_id, reg_pipe_map13_aggr_id,
   reg_pipe_map14_aggr_id, reg_pipe_map15_aggr_id,
   reg_pipe_map0_vc_source, reg_pipe_map1_vc_source,
   reg_pipe_map2_vc_source, reg_pipe_map3_vc_source,
   reg_pipe_map4_vc_source, reg_pipe_map5_vc_source,
   reg_pipe_map6_vc_source, reg_pipe_map7_vc_source,
   reg_pipe_map8_vc_source, reg_pipe_map9_vc_source,
   reg_pipe_map10_vc_source, reg_pipe_map11_vc_source,
   reg_pipe_map12_vc_source, reg_pipe_map13_vc_source,
   reg_pipe_map14_vc_source, reg_pipe_map15_vc_source,
   reg_pipe_map0_vc_dest, reg_pipe_map1_vc_dest,
   reg_pipe_map2_vc_dest, reg_pipe_map3_vc_dest,
   reg_pipe_map4_vc_dest, reg_pipe_map5_vc_dest,
   reg_pipe_map6_vc_dest, reg_pipe_map7_vc_dest,
   reg_pipe_map8_vc_dest, reg_pipe_map9_vc_dest,
   reg_pipe_map10_vc_dest, reg_pipe_map11_vc_dest,
   reg_pipe_map12_vc_dest, reg_pipe_map13_vc_dest,
   reg_pipe_map14_vc_dest, reg_pipe_map15_vc_dest,
   reg_pipe_map0_dt_source, reg_pipe_map1_dt_source,
   reg_pipe_map2_dt_source, reg_pipe_map3_dt_source,
   reg_pipe_map4_dt_source, reg_pipe_map5_dt_source,
   reg_pipe_map6_dt_source, reg_pipe_map7_dt_source,
   reg_pipe_map8_dt_source, reg_pipe_map9_dt_source,
   reg_pipe_map10_dt_source, reg_pipe_map11_dt_source,
   reg_pipe_map12_dt_source, reg_pipe_map13_dt_source,
   reg_pipe_map14_dt_source, reg_pipe_map15_dt_source,
   reg_pipe_map0_dt_dest, reg_pipe_map1_dt_dest,
   reg_pipe_map2_dt_dest, reg_pipe_map3_dt_dest,
   reg_pipe_map4_dt_dest, reg_pipe_map5_dt_dest,
   reg_pipe_map6_dt_dest, reg_pipe_map7_dt_dest,
   reg_pipe_map8_dt_dest, reg_pipe_map9_dt_dest,
   reg_pipe_map10_dt_dest, reg_pipe_map11_dt_dest,
   reg_pipe_map12_dt_dest, reg_pipe_map13_dt_dest,
   reg_pipe_map14_dt_dest, reg_pipe_map15_dt_dest, mep0_csi_data,
   mep0_bytes_en, mep0_header_en, mep0_data_en, mep0_data_type,
   mep0_virtual_channel, mep0_virtual_channel_x, mep0_word_count,
   mep0_tunnel_mode_en, mep0_pkt_crc_en, mep0_pkt_crc, mep1_csi_data,
   mep1_bytes_en, mep1_header_en, mep1_data_en, mep1_data_type,
   mep1_virtual_channel, mep1_virtual_channel_x, mep1_word_count,
   mep1_tunnel_mode_en, mep1_pkt_crc_en, mep1_pkt_crc, mep2_csi_data,
   mep2_bytes_en, mep2_header_en, mep2_data_en, mep2_data_type,
   mep2_virtual_channel, mep2_virtual_channel_x, mep2_word_count,
   mep2_tunnel_mode_en, mep2_pkt_crc_en, mep2_pkt_crc, mep3_csi_data,
   mep3_bytes_en, mep3_header_en, mep3_data_en, mep3_data_type,
   mep3_virtual_channel, mep3_virtual_channel_x, mep3_word_count,
   mep3_tunnel_mode_en, mep3_pkt_crc_en, mep3_pkt_crc,
   reg_vprbs_rx_chk_en, reg_vprbs_tx_gen_en
   );

/*AUTOINPUT*/
// Beginning of automatic inputs (from unused autoinst inputs)
input			reg_vprbs_loopback;	// To u_pattern_test of pattern_test.v
input			reg_vprbs_rx_err_clear;	// To u_pattern_test of pattern_test.v
input			reg_vprbs_rx_load;	// To u_pattern_test of pattern_test.v
input			reg_vprbs_rx_lock_continue;// To u_pattern_test of pattern_test.v
input [3:0]		reg_vprbs_rx_locked_match_cnt;// To u_pattern_test of pattern_test.v
input [2:0]		reg_vprbs_rx_mode;	// To u_pattern_test of pattern_test.v
input			reg_vprbs_rx_order;	// To u_pattern_test of pattern_test.v
input [3:0]		reg_vprbs_rx_uncheck_tolerance;// To u_pattern_test of pattern_test.v
input			reg_vprbs_tx_err_inject_en;// To u_pattern_test of pattern_test.v
input [7:0]		reg_vprbs_tx_err_inject_intv_num;// To u_pattern_test of pattern_test.v
input [7:0]		reg_vprbs_tx_err_inject_intv_time;// To u_pattern_test of pattern_test.v
input [5:0]		reg_vprbs_tx_idi_driver_data_type;// To u_pattern_test of pattern_test.v
input [15:0]		reg_vprbs_tx_idi_driver_pkt_interval;// To u_pattern_test of pattern_test.v
input [15:0]		reg_vprbs_tx_idi_driver_total_interval;// To u_pattern_test of pattern_test.v
input [3:0]		reg_vprbs_tx_idi_driver_virtual_channel;// To u_pattern_test of pattern_test.v
input [15:0]		reg_vprbs_tx_idi_driver_word_count;// To u_pattern_test of pattern_test.v
input [2:0]		reg_vprbs_tx_mode;	// To u_pattern_test of pattern_test.v
input			reg_vprbs_tx_order;	// To u_pattern_test of pattern_test.v
input			reg_vprbs_tx_pat_reset;	// To u_pattern_test of pattern_test.v
// End of automatics
/*AUTOOUTPUT*/
// Beginning of automatic outputs (from unused autoinst outputs)
output			reg_rd_vprbs_rx_check;	// From u_pattern_test of pattern_test.v
output [31:0]		reg_rd_vprbs_rx_err;	// From u_pattern_test of pattern_test.v
output			reg_rd_vprbs_rx_fail;	// From u_pattern_test of pattern_test.v
// End of automatics

/*AUTOWIRE*/
input                                                       fifo_wrclk;
input                                                       fifo_wrclk_rst_n;
input  [1:0]                                                pipe_wr_mode;
input  [1:0]                                                reg_pipe_stream_sel;            
input                                                       reg_drop_short_pkt;
input                                                       reg_drop_mapping_fault_pkt;
/*******************************************pipe_mapping*******************************************/
input  [15:0]                                               reg_pipe_map_en;            
input  [3:0]                                                reg_pipe_map0_aggr_id;            
input  [3:0]                                                reg_pipe_map1_aggr_id;            
input  [3:0]                                                reg_pipe_map2_aggr_id;            
input  [3:0]                                                reg_pipe_map3_aggr_id;            
input  [3:0]                                                reg_pipe_map4_aggr_id;            
input  [3:0]                                                reg_pipe_map5_aggr_id;            
input  [3:0]                                                reg_pipe_map6_aggr_id;            
input  [3:0]                                                reg_pipe_map7_aggr_id;            
input  [3:0]                                                reg_pipe_map8_aggr_id;            
input  [3:0]                                                reg_pipe_map9_aggr_id;            
input  [3:0]                                                reg_pipe_map10_aggr_id;            
input  [3:0]                                                reg_pipe_map11_aggr_id;            
input  [3:0]                                                reg_pipe_map12_aggr_id;            
input  [3:0]                                                reg_pipe_map13_aggr_id;            
input  [3:0]                                                reg_pipe_map14_aggr_id;            
input  [3:0]                                                reg_pipe_map15_aggr_id;            
input  [1:0]                                                reg_pipe_map0_vc_source;            
input  [1:0]                                                reg_pipe_map1_vc_source;            
input  [1:0]                                                reg_pipe_map2_vc_source;            
input  [1:0]                                                reg_pipe_map3_vc_source;            
input  [1:0]                                                reg_pipe_map4_vc_source;            
input  [1:0]                                                reg_pipe_map5_vc_source;            
input  [1:0]                                                reg_pipe_map6_vc_source;            
input  [1:0]                                                reg_pipe_map7_vc_source;            
input  [1:0]                                                reg_pipe_map8_vc_source;            
input  [1:0]                                                reg_pipe_map9_vc_source;            
input  [1:0]                                                reg_pipe_map10_vc_source;            
input  [1:0]                                                reg_pipe_map11_vc_source;            
input  [1:0]                                                reg_pipe_map12_vc_source;            
input  [1:0]                                                reg_pipe_map13_vc_source;            
input  [1:0]                                                reg_pipe_map14_vc_source;            
input  [1:0]                                                reg_pipe_map15_vc_source;            
input  [1:0]                                                reg_pipe_map0_vc_dest;            
input  [1:0]                                                reg_pipe_map1_vc_dest;            
input  [1:0]                                                reg_pipe_map2_vc_dest;            
input  [1:0]                                                reg_pipe_map3_vc_dest;            
input  [1:0]                                                reg_pipe_map4_vc_dest;            
input  [1:0]                                                reg_pipe_map5_vc_dest;            
input  [1:0]                                                reg_pipe_map6_vc_dest;            
input  [1:0]                                                reg_pipe_map7_vc_dest;            
input  [1:0]                                                reg_pipe_map8_vc_dest;            
input  [1:0]                                                reg_pipe_map9_vc_dest;            
input  [1:0]                                                reg_pipe_map10_vc_dest;            
input  [1:0]                                                reg_pipe_map11_vc_dest;            
input  [1:0]                                                reg_pipe_map12_vc_dest;            
input  [1:0]                                                reg_pipe_map13_vc_dest;            
input  [1:0]                                                reg_pipe_map14_vc_dest;            
input  [1:0]                                                reg_pipe_map15_vc_dest;            
input  [5:0]                                                reg_pipe_map0_dt_source;            
input  [5:0]                                                reg_pipe_map1_dt_source;            
input  [5:0]                                                reg_pipe_map2_dt_source;            
input  [5:0]                                                reg_pipe_map3_dt_source;            
input  [5:0]                                                reg_pipe_map4_dt_source;            
input  [5:0]                                                reg_pipe_map5_dt_source;            
input  [5:0]                                                reg_pipe_map6_dt_source;            
input  [5:0]                                                reg_pipe_map7_dt_source;            
input  [5:0]                                                reg_pipe_map8_dt_source;            
input  [5:0]                                                reg_pipe_map9_dt_source;            
input  [5:0]                                                reg_pipe_map10_dt_source;            
input  [5:0]                                                reg_pipe_map11_dt_source;            
input  [5:0]                                                reg_pipe_map12_dt_source;            
input  [5:0]                                                reg_pipe_map13_dt_source;            
input  [5:0]                                                reg_pipe_map14_dt_source;            
input  [5:0]                                                reg_pipe_map15_dt_source;            
input  [5:0]                                                reg_pipe_map0_dt_dest;            
input  [5:0]                                                reg_pipe_map1_dt_dest;            
input  [5:0]                                                reg_pipe_map2_dt_dest;            
input  [5:0]                                                reg_pipe_map3_dt_dest;            
input  [5:0]                                                reg_pipe_map4_dt_dest;            
input  [5:0]                                                reg_pipe_map5_dt_dest;            
input  [5:0]                                                reg_pipe_map6_dt_dest;            
input  [5:0]                                                reg_pipe_map7_dt_dest;            
input  [5:0]                                                reg_pipe_map8_dt_dest;            
input  [5:0]                                                reg_pipe_map9_dt_dest;            
input  [5:0]                                                reg_pipe_map10_dt_dest;            
input  [5:0]                                                reg_pipe_map11_dt_dest;            
input  [5:0]                                                reg_pipe_map12_dt_dest;            
input  [5:0]                                                reg_pipe_map13_dt_dest;            
input  [5:0]                                                reg_pipe_map14_dt_dest;            
input  [5:0]                                                reg_pipe_map15_dt_dest;            
input  [(`MEP_CSI2_DEVICE_IDI_CSIDATA_SIZE-1):0]            mep0_csi_data;
input  [(`MEP_CSI2_DEVICE_IDI_DATA_BYTEEN_WIDTH-1):0]       mep0_bytes_en;
input                                                       mep0_header_en;
input                                                       mep0_data_en;
input  [5:0]                                                mep0_data_type;
input  [1:0]                                                mep0_virtual_channel;
input  [(`MEP_CSI2_DEVICE_VCX_DWIDTH-1):0]                  mep0_virtual_channel_x;
input  [15:0]                                               mep0_word_count;            
input                                                       mep0_tunnel_mode_en;
input                                                       mep0_pkt_crc_en;
input  [31:0]                                               mep0_pkt_crc;

input  [(`MEP_CSI2_DEVICE_IDI_CSIDATA_SIZE-1):0]            mep1_csi_data;
input  [(`MEP_CSI2_DEVICE_IDI_DATA_BYTEEN_WIDTH-1):0]       mep1_bytes_en;
input                                                       mep1_header_en;
input                                                       mep1_data_en;
input  [5:0]                                                mep1_data_type;
input  [1:0]                                                mep1_virtual_channel;
input  [(`MEP_CSI2_DEVICE_VCX_DWIDTH-1):0]                  mep1_virtual_channel_x;
input  [15:0]                                               mep1_word_count;            
input                                                       mep1_tunnel_mode_en;
input                                                       mep1_pkt_crc_en;
input  [31:0]                                               mep1_pkt_crc;

input  [(`MEP_CSI2_DEVICE_IDI_CSIDATA_SIZE-1):0]            mep2_csi_data;
input  [(`MEP_CSI2_DEVICE_IDI_DATA_BYTEEN_WIDTH-1):0]       mep2_bytes_en;
input                                                       mep2_header_en;
input                                                       mep2_data_en;
input  [5:0]                                                mep2_data_type;
input  [1:0]                                                mep2_virtual_channel;
input  [(`MEP_CSI2_DEVICE_VCX_DWIDTH-1):0]                  mep2_virtual_channel_x;
input  [15:0]                                               mep2_word_count;            
input                                                       mep2_tunnel_mode_en;
input                                                       mep2_pkt_crc_en;
input  [31:0]                                               mep2_pkt_crc;

input  [(`MEP_CSI2_DEVICE_IDI_CSIDATA_SIZE-1):0]            mep3_csi_data;
input  [(`MEP_CSI2_DEVICE_IDI_DATA_BYTEEN_WIDTH-1):0]       mep3_bytes_en;
input                                                       mep3_header_en;
input                                                       mep3_data_en;
input  [5:0]                                                mep3_data_type;
input  [1:0]                                                mep3_virtual_channel;
input  [(`MEP_CSI2_DEVICE_VCX_DWIDTH-1):0]                  mep3_virtual_channel_x;
input  [15:0]                                               mep3_word_count;            
input                                                       mep3_tunnel_mode_en;
input                                                       mep3_pkt_crc_en;
input  [31:0]                                               mep3_pkt_crc;

input                                                       reg_vprbs_rx_chk_en;
input                                                       reg_vprbs_tx_gen_en;

output  [(`MEP_CSI2_DEVICE_IDI_CSIDATA_SIZE-1):0]           pipe_csi_data;
output  [(`MEP_CSI2_DEVICE_IDI_DATA_BYTEEN_WIDTH-1):0]      pipe_bytes_en;
output                                                      pipe_header_en;
output                                                      pipe_data_en;
output  [5:0]                                               pipe_data_type;
output  [1:0]                                               pipe_virtual_channel;
output  [(`MEP_CSI2_DEVICE_VCX_DWIDTH-1):0]                 pipe_virtual_channel_x;
output  [15:0]                                              pipe_word_count;            
output  [3:0]                                               pipe_aggr_id;
output                                                      pipe_pkt_crc_en;
output  [31:0]                                              pipe_pkt_crc;

wire  [(`MEP_CSI2_DEVICE_IDI_CSIDATA_SIZE-1):0]             pipe_csi_data                           ;
wire  [(`MEP_CSI2_DEVICE_IDI_DATA_BYTEEN_WIDTH-1):0]        pipe_bytes_en                           ;
wire                                                        pipe_header_en                          ;
wire                                                        pipe_data_en                            ;
wire  [5:0]                                                 pipe_data_type                          ;
wire  [1:0]                                                 pipe_virtual_channel                    ;
wire  [(`MEP_CSI2_DEVICE_VCX_DWIDTH-1):0]                   pipe_virtual_channel_x                  ;
wire  [15:0]                                                pipe_word_count                         ;

wire  [(`MEP_CSI2_DEVICE_IDI_CSIDATA_SIZE-1):0]             drop_sp_csi_data                        ;
wire  [(`MEP_CSI2_DEVICE_IDI_DATA_BYTEEN_WIDTH-1):0]        drop_sp_bytes_en                        ;
wire                                                        drop_sp_header_en                       ;
wire                                                        drop_sp_data_en                         ;
wire  [5:0]                                                 drop_sp_data_type                       ;
wire  [1:0]                                                 drop_sp_virtual_channel                 ;
wire  [(`MEP_CSI2_DEVICE_VCX_DWIDTH-1):0]                   drop_sp_virtual_channel_x               ;
wire  [15:0]                                                drop_sp_word_count                      ;
wire  [3:0]                                                 drop_sp_aggr_id                         ;
wire                                                        drop_sp_pkt_crc_en                      ;
wire  [31:0]                                                drop_sp_pkt_crc                         ;

reg  [(`MEP_CSI2_DEVICE_IDI_CSIDATA_SIZE-1):0]              pipe_sel_csi_data                       ;
reg  [(`MEP_CSI2_DEVICE_IDI_DATA_BYTEEN_WIDTH-1):0]         pipe_sel_bytes_en                       ;
reg                                                         pipe_sel_header_en                      ;
reg                                                         pipe_sel_data_en                        ;
reg  [5:0]                                                  pipe_sel_data_type                      ;
reg  [1:0]                                                  pipe_sel_virtual_channel                ;
reg  [(`MEP_CSI2_DEVICE_VCX_DWIDTH-1):0]                    pipe_sel_virtual_channel_x              ;
reg  [15:0]                                                 pipe_sel_word_count                     ;
reg                                                         pipe_sel_pkt_crc_en                     ;
reg  [31:0]                                                 pipe_sel_pkt_crc                        ;

wire  [(`MEP_CSI2_DEVICE_IDI_CSIDATA_SIZE-1):0]             pipe_csi_data_d1                        ;
wire  [(`MEP_CSI2_DEVICE_IDI_DATA_BYTEEN_WIDTH-1):0]        pipe_bytes_en_d1                        ;
wire                                                        pipe_header_en_d1                       ;
wire                                                        pipe_data_en_d1                         ;
wire  [15:0]                                                pipe_word_count_d1                      ;
reg                                                         pipe_sel_pkt_crc_en_d1                  ;
reg  [31:0]                                                 pipe_sel_pkt_crc_d1                     ;
wire  [`MEP_CSI2_DEVICE_VCX_DWIDTH-1:0]                     pipe_sel_virtual_channel_x_d1           ;
wire [7:0]                                                  pipe_sel_vcdt                           ;
wire [31:0]                                                 pipe_map_dest                           ;
reg  [7:0]                                                  pipe_remap_vcdt_h                       ;
reg  [7:0]                                                  pipe_remap_vcdt_l                       ;
reg  [7:0]                                                  pipe_remap_vcdt                         ;
reg  [3:0]                                                  pipe_aggr_id_pre_h                      ;
reg  [3:0]                                                  pipe_aggr_id_pre_l                      ;
reg  [3:0]                                                  pipe_aggr_id_pre                        ;
wire [3:0]                                                  pipe_aggr_id                            ;
wire [5:0]                                                  data_type                               ;
wire [5:0]                                                  data_type_d1                            ;
wire                                                        header_en                               ;
wire                                                        header_en_d1                            ;
wire                                                        header_up                               ;
wire                                                        header_dn                               ;
wire                                                        fifo_wrclk                              ;
wire                                                        fifo_wrclk_rst_n                        ;
wire                                                        wr_short                                ;
wire                                                        sp_fs                                   ;
wire                                                        sp_fe                                   ;
wire                                                        fs_detect                               ;
wire                                                        fe_detect                               ;
wire [1:0]                                                  pipe_wr_mode                            ;
reg                                                         pipe_idi_en                             ;
wire                                                        pipe_short_pkt_detect                   ;
wire [15:0]                                                 pipe_mapping0                           ;
wire [15:0]                                                 pipe_mapping1                           ;
wire [15:0]                                                 pipe_mapping2                           ;
wire [15:0]                                                 pipe_mapping3                           ;
wire [15:0]                                                 pipe_mapping4                           ;
wire [15:0]                                                 pipe_mapping5                           ;
wire [15:0]                                                 pipe_mapping6                           ;
wire [15:0]                                                 pipe_mapping7                           ;
wire [15:0]                                                 pipe_mapping8                           ;
wire [15:0]                                                 pipe_mapping9                           ;
wire [15:0]                                                 pipe_mapping10                          ;
wire [15:0]                                                 pipe_mapping11                          ;
wire [15:0]                                                 pipe_mapping12                          ;
wire [15:0]                                                 pipe_mapping13                          ;
wire [15:0]                                                 pipe_mapping14                          ;
wire [15:0]                                                 pipe_mapping15                          ;
wire [15:0]                                                 pipe_mapping_trigger                    ;
wire                                                        pipe_mapping_trigger_mux_d1             ;
reg                                                         pipe_mapping_trigger_l_mux_d1           ;
reg                                                         pipe_mapping_trigger_h_mux_d1           ;
wire                                                        idi_chk_prbs_header_en                  ;
wire                                                        idi_chk_prbs_data_en                    ;
wire [ 2:0]                                                 idi_chk_prbs_byte_en                    ;
wire [ 5:0]                                                 idi_chk_prbs_data_type                  ;
wire [63:0]                                                 idi_chk_prbs_data	                    ;
wire [63:0]                                                 idi_gen_prbs_data                       ;
wire [ 2:0]                                                 idi_gen_prbs_byte_en                    ;
wire                                                        idi_gen_prbs_header_en                  ;
wire                                                        idi_gen_prbs_data_en                    ;
wire [ 5:0]                                                 idi_gen_prbs_data_type                  ;
wire [ 3:0]                                                 idi_gen_prbs_virtual_channel            ;
wire [15:0]                                                 idi_gen_prbs_word_count                 ;
wire [64-1:0]                                               tdi_in_csi_data                         ;
wire [3-1:0]                                                tdi_in_bytes_en                         ;
wire                                                        tdi_in_header_en                        ;
wire                                                        tdi_in_data_en                          ;
wire [5:0]                                                  tdi_in_data_type                        ;
wire [4-1:0]                                                tdi_in_virtual_channel                  ;
wire [15:0]                                                 tdi_in_word_count                       ;
wire                                                        tdi_in_pkt_crc_en                       ;
wire [31:0]                                                 tdi_in_pkt_crc                          ;
reg                                                         tdi_in_tunnel_mode_en                   ;

wire                                                        tdi_en                                  ;
wire [64-1:0]                                               tdi_out_csi_data                        ;
wire [3-1:0]                                                tdi_out_bytes_en                        ;
wire                                                        tdi_out_header_en                       ;
wire                                                        tdi_out_data_en                         ;
wire [5:0]                                                  tdi_out_data_type                       ;
wire [4-1:0]                                                tdi_out_virtual_channel                 ;
wire [15:0]                                                 tdi_out_word_count                      ;
wire                                                        tdi_out_tunnel_mode_en                  ;
wire                                                        tdi_out_pkt_crc_en                      ;
wire [31:0]                                                 tdi_out_pkt_crc                         ;

app_idi_if      app_idi_if_mux_mep;
app_idi_if      app_idi_if_pipe;
app_route_if    app_idi_if_pipe_d1;
app_route_if    app_idi_if_pipe_drop_unmap;
app_route_if    app_idi_if_pipe_d2;
app_route_if    app_idi_if_pipe_fs_detect;
app_route_if    app_idi_if_pipe_out;

always@(*)begin
    case(reg_pipe_stream_sel)
    2'd0:begin
        app_idi_if_mux_mep.csi_data                = mep0_csi_data              ;
        app_idi_if_mux_mep.bytes_en                = mep0_bytes_en              ;
        app_idi_if_mux_mep.header_en               = mep0_header_en             ;
        app_idi_if_mux_mep.data_en                 = mep0_data_en               ;
        app_idi_if_mux_mep.data_type               = mep0_data_type             ;
        app_idi_if_mux_mep.virtual_channel         = mep0_virtual_channel       ;
        app_idi_if_mux_mep.virtual_channel_x       = mep0_virtual_channel_x     ;
        app_idi_if_mux_mep.word_count              = mep0_word_count            ;            
        app_idi_if_mux_mep.pkt_crc_en              = mep0_pkt_crc_en            ;            
        app_idi_if_mux_mep.pkt_crc                 = mep0_pkt_crc               ;            
    end     
    2'd1:begin
        app_idi_if_mux_mep.csi_data                = mep1_csi_data              ;
        app_idi_if_mux_mep.bytes_en                = mep1_bytes_en              ;
        app_idi_if_mux_mep.header_en               = mep1_header_en             ;
        app_idi_if_mux_mep.data_en                 = mep1_data_en               ;
        app_idi_if_mux_mep.data_type               = mep1_data_type             ;
        app_idi_if_mux_mep.virtual_channel         = mep1_virtual_channel       ;
        app_idi_if_mux_mep.virtual_channel_x       = mep1_virtual_channel_x     ;
        app_idi_if_mux_mep.word_count              = mep1_word_count            ;            
        app_idi_if_mux_mep.pkt_crc_en              = mep1_pkt_crc_en            ;            
        app_idi_if_mux_mep.pkt_crc                 = mep1_pkt_crc               ;            
    end
    2'd2:begin
        app_idi_if_mux_mep.csi_data                = mep2_csi_data              ;
        app_idi_if_mux_mep.bytes_en                = mep2_bytes_en              ;
        app_idi_if_mux_mep.header_en               = mep2_header_en             ;
        app_idi_if_mux_mep.data_en                 = mep2_data_en               ;
        app_idi_if_mux_mep.data_type               = mep2_data_type             ;
        app_idi_if_mux_mep.virtual_channel         = mep2_virtual_channel       ;
        app_idi_if_mux_mep.virtual_channel_x       = mep2_virtual_channel_x     ;
        app_idi_if_mux_mep.word_count              = mep2_word_count            ;            
        app_idi_if_mux_mep.pkt_crc_en              = mep2_pkt_crc_en            ;            
        app_idi_if_mux_mep.pkt_crc                 = mep2_pkt_crc               ;            
    end
    2'd3:begin
        app_idi_if_mux_mep.csi_data                = mep3_csi_data              ;
        app_idi_if_mux_mep.bytes_en                = mep3_bytes_en              ;
        app_idi_if_mux_mep.header_en               = mep3_header_en             ;
        app_idi_if_mux_mep.data_en                 = mep3_data_en               ;
        app_idi_if_mux_mep.data_type               = mep3_data_type             ;
        app_idi_if_mux_mep.virtual_channel         = mep3_virtual_channel       ;
        app_idi_if_mux_mep.virtual_channel_x       = mep3_virtual_channel_x     ;
        app_idi_if_mux_mep.word_count              = mep3_word_count            ;            
        app_idi_if_mux_mep.pkt_crc_en              = mep3_pkt_crc_en            ;            
        app_idi_if_mux_mep.pkt_crc                 = mep3_pkt_crc               ;            
    end
    endcase
end

assign idi_chk_prbs_header_en = app_idi_if_mux_mep.header_en               ;
assign idi_chk_prbs_data_en   = app_idi_if_mux_mep.data_en                 ;
assign idi_chk_prbs_byte_en   = app_idi_if_mux_mep.bytes_en                ;
assign idi_chk_prbs_data_type = app_idi_if_mux_mep.data_type               ;
assign idi_chk_prbs_data	  = app_idi_if_mux_mep.csi_data                ;

/*  pattern_test  AUTO_TEMPLATE (
	.chk_clk		(fifo_wrclk),
	.chk_rst_n		(fifo_wrclk_rst_n),
	.gen_clk		(fifo_wrclk),
	.gen_rst_n		(fifo_wrclk_rst_n),
    .idi_gen_\(.*\)	(idi_gen_prbs_\1[]),
    .idi_chk_\(.*\)	(idi_chk_prbs_\1[]),
    .reg\(.*\)vprbs_\(.*\)	(reg\1vprbs_\2[]),
)*/
pattern_test u_pattern_test(
			    .idi_gen_header_en	(idi_gen_prbs_header_en),
			    .idi_gen_data_en	(idi_gen_prbs_data_en),
			    .idi_gen_byte_en	(idi_gen_prbs_byte_en[2:0]),
			    .idi_gen_data	(idi_gen_prbs_data[63:0]),
			    .idi_gen_data_type	(idi_gen_prbs_data_type[5:0]),
			    .idi_gen_virtual_channel(idi_gen_prbs_virtual_channel[3:0]),
			    .idi_gen_word_count	(idi_gen_prbs_word_count[15:0]),
                /*AUTOINST*/
			    // Outputs
			    .reg_rd_vprbs_rx_check(reg_rd_vprbs_rx_check), // Templated
			    .reg_rd_vprbs_rx_err(reg_rd_vprbs_rx_err[31:0]), // Templated
			    .reg_rd_vprbs_rx_fail(reg_rd_vprbs_rx_fail), // Templated
			    // Inputs
			    .chk_clk		(fifo_wrclk),	 // Templated
			    .chk_rst_n		(fifo_wrclk_rst_n), // Templated
			    .gen_clk		(fifo_wrclk),	 // Templated
			    .gen_rst_n		(fifo_wrclk_rst_n), // Templated
			    .reg_vprbs_rx_chk_en(reg_vprbs_rx_chk_en), // Templated
			    .reg_vprbs_rx_err_clear(reg_vprbs_rx_err_clear), // Templated
			    .reg_vprbs_rx_load	(reg_vprbs_rx_load), // Templated
			    .reg_vprbs_rx_lock_continue(reg_vprbs_rx_lock_continue), // Templated
			    .reg_vprbs_rx_locked_match_cnt(reg_vprbs_rx_locked_match_cnt[3:0]), // Templated
			    .reg_vprbs_rx_mode	(reg_vprbs_rx_mode[2:0]), // Templated
			    .reg_vprbs_rx_order	(reg_vprbs_rx_order), // Templated
			    .reg_vprbs_rx_uncheck_tolerance(reg_vprbs_rx_uncheck_tolerance[3:0]), // Templated
			    .reg_vprbs_tx_err_inject_en(reg_vprbs_tx_err_inject_en), // Templated
			    .reg_vprbs_tx_err_inject_intv_num(reg_vprbs_tx_err_inject_intv_num[7:0]), // Templated
			    .reg_vprbs_tx_err_inject_intv_time(reg_vprbs_tx_err_inject_intv_time[7:0]), // Templated
			    .reg_vprbs_tx_gen_en(reg_vprbs_tx_gen_en), // Templated
			    .reg_vprbs_tx_idi_driver_data_type(reg_vprbs_tx_idi_driver_data_type[5:0]), // Templated
			    .reg_vprbs_tx_idi_driver_pkt_interval(reg_vprbs_tx_idi_driver_pkt_interval[15:0]), // Templated
			    .reg_vprbs_tx_idi_driver_total_interval(reg_vprbs_tx_idi_driver_total_interval[15:0]), // Templated
			    .reg_vprbs_tx_idi_driver_virtual_channel(reg_vprbs_tx_idi_driver_virtual_channel[3:0]), // Templated
			    .reg_vprbs_tx_idi_driver_word_count(reg_vprbs_tx_idi_driver_word_count[15:0]), // Templated
			    .reg_vprbs_tx_mode	(reg_vprbs_tx_mode[2:0]), // Templated
			    .reg_vprbs_tx_order	(reg_vprbs_tx_order), // Templated
			    .reg_vprbs_tx_pat_reset(reg_vprbs_tx_pat_reset), // Templated
			    .idi_chk_header_en	(idi_chk_prbs_header_en), // Templated
			    .idi_chk_data_en	(idi_chk_prbs_data_en), // Templated
			    .idi_chk_byte_en	(idi_chk_prbs_byte_en[2:0]), // Templated
			    .idi_chk_data_type	(idi_chk_prbs_data_type[5:0]), // Templated
			    .idi_chk_data	(idi_chk_prbs_data[63:0]), // Templated
			    .reg_vprbs_loopback	(reg_vprbs_loopback)); // Templated

assign app_idi_if_pipe.csi_data          = reg_vprbs_tx_gen_en ? idi_gen_prbs_data                :  app_idi_if_mux_mep.csi_data                                            ;
assign app_idi_if_pipe.bytes_en          = reg_vprbs_tx_gen_en ? idi_gen_prbs_byte_en             :  app_idi_if_mux_mep.bytes_en                                            ;
assign app_idi_if_pipe.header_en         = reg_vprbs_tx_gen_en ? idi_gen_prbs_header_en           :  app_idi_if_mux_mep.header_en                                           ;
assign app_idi_if_pipe.data_en           = reg_vprbs_tx_gen_en ? idi_gen_prbs_data_en             :  app_idi_if_mux_mep.data_en                                             ;
assign app_idi_if_pipe.data_type         = reg_vprbs_tx_gen_en ? idi_gen_prbs_data_type           :  app_idi_if_mux_mep.data_type                                           ;
assign app_idi_if_pipe.virtual_channel   = reg_vprbs_tx_gen_en ? idi_gen_prbs_virtual_channel[1:0]:  app_idi_if_mux_mep.virtual_channel                                     ;
assign app_idi_if_pipe.virtual_channel_x = reg_vprbs_tx_gen_en ? idi_gen_prbs_virtual_channel[3:2]:  app_idi_if_mux_mep.virtual_channel_x                                   ;
assign app_idi_if_pipe.word_count        = reg_vprbs_tx_gen_en ? idi_gen_prbs_word_count          :  app_idi_if_mux_mep.word_count                                          ;
assign app_idi_if_pipe.pkt_crc_en        = reg_vprbs_tx_gen_en ? 1'd0                             :  app_idi_if_mux_mep.pkt_crc_en                                          ;
assign app_idi_if_pipe.pkt_crc           = reg_vprbs_tx_gen_en ? 32'd0                            :  app_idi_if_mux_mep.pkt_crc                                             ;

assign pipe_sel_vcdt  = {app_idi_if_pipe.virtual_channel,app_idi_if_pipe.data_type};

assign pipe_mapping0  = {reg_pipe_map0_vc_dest,reg_pipe_map0_dt_dest,reg_pipe_map0_vc_source,reg_pipe_map0_dt_source} ;
assign pipe_mapping1  = {reg_pipe_map1_vc_dest,reg_pipe_map1_dt_dest,reg_pipe_map1_vc_source,reg_pipe_map1_dt_source} ;
assign pipe_mapping2  = {reg_pipe_map2_vc_dest,reg_pipe_map2_dt_dest,reg_pipe_map2_vc_source,reg_pipe_map2_dt_source} ;
assign pipe_mapping3  = {reg_pipe_map3_vc_dest,reg_pipe_map3_dt_dest,reg_pipe_map3_vc_source,reg_pipe_map3_dt_source} ;
assign pipe_mapping4  = {reg_pipe_map4_vc_dest,reg_pipe_map4_dt_dest,reg_pipe_map4_vc_source,reg_pipe_map4_dt_source} ;
assign pipe_mapping5  = {reg_pipe_map5_vc_dest,reg_pipe_map5_dt_dest,reg_pipe_map5_vc_source,reg_pipe_map5_dt_source} ;
assign pipe_mapping6  = {reg_pipe_map6_vc_dest,reg_pipe_map6_dt_dest,reg_pipe_map6_vc_source,reg_pipe_map6_dt_source} ;
assign pipe_mapping7  = {reg_pipe_map7_vc_dest,reg_pipe_map7_dt_dest,reg_pipe_map7_vc_source,reg_pipe_map7_dt_source} ;
assign pipe_mapping8  = {reg_pipe_map8_vc_dest,reg_pipe_map8_dt_dest,reg_pipe_map8_vc_source,reg_pipe_map8_dt_source} ;
assign pipe_mapping9  = {reg_pipe_map9_vc_dest,reg_pipe_map9_dt_dest,reg_pipe_map9_vc_source,reg_pipe_map9_dt_source} ;
assign pipe_mapping10 = {reg_pipe_map10_vc_dest,reg_pipe_map10_dt_dest,reg_pipe_map10_vc_source,reg_pipe_map10_dt_source} ;
assign pipe_mapping11 = {reg_pipe_map11_vc_dest,reg_pipe_map11_dt_dest,reg_pipe_map11_vc_source,reg_pipe_map11_dt_source} ;
assign pipe_mapping12 = {reg_pipe_map12_vc_dest,reg_pipe_map12_dt_dest,reg_pipe_map12_vc_source,reg_pipe_map12_dt_source} ;
assign pipe_mapping13 = {reg_pipe_map13_vc_dest,reg_pipe_map13_dt_dest,reg_pipe_map13_vc_source,reg_pipe_map13_dt_source} ;
assign pipe_mapping14 = {reg_pipe_map14_vc_dest,reg_pipe_map14_dt_dest,reg_pipe_map14_vc_source,reg_pipe_map14_dt_source} ;
assign pipe_mapping15 = {reg_pipe_map15_vc_dest,reg_pipe_map15_dt_dest,reg_pipe_map15_vc_source,reg_pipe_map15_dt_source} ;

assign pipe_mapping_trigger[0 ] = (pipe_sel_vcdt == pipe_mapping0 [7:0])&&reg_pipe_map_en[0 ]&&app_idi_if_pipe.header_en;
assign pipe_mapping_trigger[1 ] = (pipe_sel_vcdt == pipe_mapping1 [7:0])&&reg_pipe_map_en[1 ]&&app_idi_if_pipe.header_en;
assign pipe_mapping_trigger[2 ] = (pipe_sel_vcdt == pipe_mapping2 [7:0])&&reg_pipe_map_en[2 ]&&app_idi_if_pipe.header_en;
assign pipe_mapping_trigger[3 ] = (pipe_sel_vcdt == pipe_mapping3 [7:0])&&reg_pipe_map_en[3 ]&&app_idi_if_pipe.header_en;
assign pipe_mapping_trigger[4 ] = (pipe_sel_vcdt == pipe_mapping4 [7:0])&&reg_pipe_map_en[4 ]&&app_idi_if_pipe.header_en;
assign pipe_mapping_trigger[5 ] = (pipe_sel_vcdt == pipe_mapping5 [7:0])&&reg_pipe_map_en[5 ]&&app_idi_if_pipe.header_en;
assign pipe_mapping_trigger[6 ] = (pipe_sel_vcdt == pipe_mapping6 [7:0])&&reg_pipe_map_en[6 ]&&app_idi_if_pipe.header_en;
assign pipe_mapping_trigger[7 ] = (pipe_sel_vcdt == pipe_mapping7 [7:0])&&reg_pipe_map_en[7 ]&&app_idi_if_pipe.header_en;
assign pipe_mapping_trigger[8 ] = (pipe_sel_vcdt == pipe_mapping8 [7:0])&&reg_pipe_map_en[8 ]&&app_idi_if_pipe.header_en;
assign pipe_mapping_trigger[9 ] = (pipe_sel_vcdt == pipe_mapping9 [7:0])&&reg_pipe_map_en[9 ]&&app_idi_if_pipe.header_en;
assign pipe_mapping_trigger[10] = (pipe_sel_vcdt == pipe_mapping10[7:0])&&reg_pipe_map_en[10]&&app_idi_if_pipe.header_en;
assign pipe_mapping_trigger[11] = (pipe_sel_vcdt == pipe_mapping11[7:0])&&reg_pipe_map_en[11]&&app_idi_if_pipe.header_en;
assign pipe_mapping_trigger[12] = (pipe_sel_vcdt == pipe_mapping12[7:0])&&reg_pipe_map_en[12]&&app_idi_if_pipe.header_en;
assign pipe_mapping_trigger[13] = (pipe_sel_vcdt == pipe_mapping13[7:0])&&reg_pipe_map_en[13]&&app_idi_if_pipe.header_en;
assign pipe_mapping_trigger[14] = (pipe_sel_vcdt == pipe_mapping14[7:0])&&reg_pipe_map_en[14]&&app_idi_if_pipe.header_en;
assign pipe_mapping_trigger[15] = (pipe_sel_vcdt == pipe_mapping15[7:0])&&reg_pipe_map_en[15]&&app_idi_if_pipe.header_en;

always@(posedge fifo_wrclk or negedge fifo_wrclk_rst_n)begin
    if(~fifo_wrclk_rst_n)
        pipe_mapping_trigger_l_mux_d1 <= 1'd0;
    else if(|pipe_mapping_trigger[7:0])
        pipe_mapping_trigger_l_mux_d1 <= 1'd1;
    else 
        pipe_mapping_trigger_l_mux_d1 <= 1'd0;
end

always@(posedge fifo_wrclk or negedge fifo_wrclk_rst_n)begin
    if(~fifo_wrclk_rst_n)
        pipe_mapping_trigger_h_mux_d1 <= 1'd0;
    else if(|pipe_mapping_trigger[15:8])
        pipe_mapping_trigger_h_mux_d1 <= 1'd1;
    else 
        pipe_mapping_trigger_h_mux_d1 <= 1'd0;
end

always@(posedge fifo_wrclk or negedge fifo_wrclk_rst_n)begin
    if(~fifo_wrclk_rst_n)
        pipe_remap_vcdt_l <= 8'd0 ;
    else if(pipe_mapping_trigger[0])
            pipe_remap_vcdt_l <= pipe_mapping0 [15:8] ;
    else if(pipe_mapping_trigger[1])
            pipe_remap_vcdt_l <= pipe_mapping1 [15:8] ;
    else if(pipe_mapping_trigger[2])
            pipe_remap_vcdt_l <= pipe_mapping2 [15:8] ;
    else if(pipe_mapping_trigger[3])
            pipe_remap_vcdt_l <= pipe_mapping3 [15:8] ;
    else if(pipe_mapping_trigger[4])
            pipe_remap_vcdt_l <= pipe_mapping4 [15:8] ;
    else if(pipe_mapping_trigger[5])
            pipe_remap_vcdt_l <= pipe_mapping5 [15:8] ;
    else if(pipe_mapping_trigger[6])
            pipe_remap_vcdt_l <= pipe_mapping6 [15:8] ;
    else if(pipe_mapping_trigger[7])
            pipe_remap_vcdt_l <= pipe_mapping7 [15:8] ;
    else
        pipe_remap_vcdt_l <= pipe_sel_vcdt ;
end

always@(posedge fifo_wrclk or negedge fifo_wrclk_rst_n)begin
    if(~fifo_wrclk_rst_n)
        pipe_remap_vcdt_h <= 8'd0 ;
    else if(pipe_mapping_trigger[8 ])
            pipe_remap_vcdt_h <= pipe_mapping8 [15:8] ;
    else if(pipe_mapping_trigger[9 ])
            pipe_remap_vcdt_h <= pipe_mapping9 [15:8] ;
    else if(pipe_mapping_trigger[10])
            pipe_remap_vcdt_h <= pipe_mapping10[15:8] ;
    else if(pipe_mapping_trigger[11])
            pipe_remap_vcdt_h <= pipe_mapping11[15:8] ;
    else if(pipe_mapping_trigger[12])
            pipe_remap_vcdt_h <= pipe_mapping12[15:8] ;
    else if(pipe_mapping_trigger[13])
            pipe_remap_vcdt_h <= pipe_mapping13[15:8] ;
    else if(pipe_mapping_trigger[14])
            pipe_remap_vcdt_h <= pipe_mapping14[15:8] ;
    else if(pipe_mapping_trigger[15])
            pipe_remap_vcdt_h <= pipe_mapping15[15:8] ;
    else
        pipe_remap_vcdt_h <= pipe_sel_vcdt ;
end

always@(posedge fifo_wrclk or negedge fifo_wrclk_rst_n)begin
    if(~fifo_wrclk_rst_n)
        pipe_aggr_id_pre_l <= 4'b0111 ;
    else if(pipe_mapping_trigger[0])
        pipe_aggr_id_pre_l <= {2'd0,reg_pipe_map0_aggr_id[1:0]} ;
    else if(pipe_mapping_trigger[1])
        pipe_aggr_id_pre_l <= {2'd0,reg_pipe_map1_aggr_id[1:0]} ;
    else if(pipe_mapping_trigger[2])
        pipe_aggr_id_pre_l <= {2'd0,reg_pipe_map2_aggr_id[1:0]} ;
    else if(pipe_mapping_trigger[3])
        pipe_aggr_id_pre_l <= {2'd0,reg_pipe_map3_aggr_id[1:0]} ;
    else if(pipe_mapping_trigger[4]) 
        pipe_aggr_id_pre_l <= {2'd0,reg_pipe_map4_aggr_id[1:0]} ;
    else if(pipe_mapping_trigger[5])
        pipe_aggr_id_pre_l <= {2'd0,reg_pipe_map5_aggr_id[1:0]} ;
    else if(pipe_mapping_trigger[6])
        pipe_aggr_id_pre_l <= {2'd0,reg_pipe_map6_aggr_id[1:0]} ;
    else if(pipe_mapping_trigger[7])
        pipe_aggr_id_pre_l <= {2'd0,reg_pipe_map7_aggr_id[1:0]} ;
    else
        pipe_aggr_id_pre_l <= 4'b0111 ;
end

always@(posedge fifo_wrclk or negedge fifo_wrclk_rst_n)begin
    if(~fifo_wrclk_rst_n)
        pipe_aggr_id_pre_h <= 4'b0111 ;
    else if(pipe_mapping_trigger[8 ])
        pipe_aggr_id_pre_h <= {2'd0,reg_pipe_map8_aggr_id[1:0]}  ;
    else if(pipe_mapping_trigger[9 ])
        pipe_aggr_id_pre_h <= {2'd0,reg_pipe_map9_aggr_id[1:0]}  ;
    else if(pipe_mapping_trigger[10])
        pipe_aggr_id_pre_h <= {2'd0,reg_pipe_map10_aggr_id[1:0]} ;
    else if(pipe_mapping_trigger[11])
        pipe_aggr_id_pre_h <= {2'd0,reg_pipe_map11_aggr_id[1:0]} ;
    else if(pipe_mapping_trigger[12])
        pipe_aggr_id_pre_h <= {2'd0,reg_pipe_map12_aggr_id[1:0]} ;
    else if(pipe_mapping_trigger[13])
        pipe_aggr_id_pre_h <= {2'd0,reg_pipe_map13_aggr_id[1:0]} ;
    else if(pipe_mapping_trigger[14])
        pipe_aggr_id_pre_h <= {2'd0,reg_pipe_map14_aggr_id[1:0]} ;
    else if(pipe_mapping_trigger[15])
        pipe_aggr_id_pre_h <= {2'd0,reg_pipe_map15_aggr_id[1:0]} ;
    else
        pipe_aggr_id_pre_h <= 4'b0111 ;
end

assign    pipe_sel_csi_data             = app_idi_if_pipe.csi_data            ;
assign    pipe_sel_bytes_en             = app_idi_if_pipe.bytes_en            ;
assign    pipe_sel_header_en            = app_idi_if_pipe.header_en           ;
assign    pipe_sel_data_en              = app_idi_if_pipe.data_en             ;
assign    pipe_sel_word_count           = app_idi_if_pipe.word_count          ;
assign    pipe_sel_virtual_channel_x    = app_idi_if_pipe.virtual_channel_x   ;
assign    pipe_sel_pkt_crc_en           = app_idi_if_pipe.pkt_crc_en          ;
assign    pipe_sel_pkt_crc              = app_idi_if_pipe.pkt_crc             ;

//app_route_if 132(DW) - 12(dtvc) = idi + pkt_crc
bus_delay #(
    .DELAY_CYCLES    (1                ),
    .BUS_WIDTH       (87+33            )
)
u0_bus_delay(
    .clk            (fifo_wrclk        ),
    .rst_n          (fifo_wrclk_rst_n  ),
    .inbus          ({pipe_sel_csi_data,pipe_sel_bytes_en,pipe_sel_header_en,pipe_sel_data_en,pipe_sel_word_count,pipe_sel_virtual_channel_x,pipe_sel_pkt_crc_en,pipe_sel_pkt_crc}),
    .outbus         ({pipe_csi_data_d1,pipe_bytes_en_d1,pipe_header_en_d1,pipe_data_en_d1,pipe_word_count_d1,pipe_sel_virtual_channel_x_d1,pipe_sel_pkt_crc_en_d1,pipe_sel_pkt_crc_d1})
);

assign app_idi_if_pipe_d1.csi_data             = pipe_csi_data_d1;
assign app_idi_if_pipe_d1.bytes_en             = pipe_bytes_en_d1;
assign app_idi_if_pipe_d1.header_en            = pipe_header_en_d1;
assign app_idi_if_pipe_d1.data_en              = pipe_data_en_d1;
assign app_idi_if_pipe_d1.data_type            = pipe_mapping_trigger_h_mux_d1 ? pipe_remap_vcdt_h[5:0] : pipe_remap_vcdt_l[5:0];
assign app_idi_if_pipe_d1.virtual_channel      = pipe_mapping_trigger_h_mux_d1 ? pipe_remap_vcdt_h[7:6] : pipe_remap_vcdt_l[7:6];
assign app_idi_if_pipe_d1.virtual_channel_x    = pipe_sel_virtual_channel_x_d1;
assign app_idi_if_pipe_d1.word_count           = pipe_word_count_d1;             
assign app_idi_if_pipe_d1.aggr_id              = pipe_mapping_trigger_h_mux_d1 ? pipe_aggr_id_pre_h:pipe_aggr_id_pre_l;    
assign app_idi_if_pipe_d1.pkt_crc_en           = pipe_sel_pkt_crc_en_d1;             
assign app_idi_if_pipe_d1.pkt_crc              = pipe_sel_pkt_crc_d1;             

//app_route_if 132(DW) = idi + pkt_crc + 12(dtvc)
//****drop_mapping_fault_pkt***//
assign  pipe_mapping_trigger_mux_d1 = pipe_mapping_trigger_h_mux_d1 | pipe_mapping_trigger_l_mux_d1;

always@(*)begin
    if((reg_drop_mapping_fault_pkt==1'b1)&&(|reg_pipe_map_en))
        if(pipe_mapping_trigger_mux_d1==1'b1)
            app_idi_if_pipe_drop_unmap = app_idi_if_pipe_d1;
        else
            app_idi_if_pipe_drop_unmap = 132'd0;
    else
        app_idi_if_pipe_drop_unmap = app_idi_if_pipe_d1;
end


//****pipe_wr_mode==2, allow video data write in fifo during the period of fs and fe***//
//****fs_detect***//
assign header_en         = app_idi_if_pipe_drop_unmap.header_en         ;
assign data_type         = app_idi_if_pipe_drop_unmap.data_type         ;

bus_delay #(
    .DELAY_CYCLES   (1                  ),
    .BUS_WIDTH      (1                  ),
    .INIT_VAL       (1'd0               )
) u_bus_delay_header_en(
   .outbus          (header_en_d1       ),
   .clk             (fifo_wrclk         ),
   .rst_n           (fifo_wrclk_rst_n   ),
   .inbus           (header_en          )
);

bus_delay #(
    .DELAY_CYCLES   (1                  ),
    .BUS_WIDTH      (6                  ),
    .INIT_VAL       (6'd0               )
) u_bus_delay_data_type(
   .outbus          (data_type_d1       ),
   .clk             (fifo_wrclk         ),
   .rst_n           (fifo_wrclk_rst_n   ),
   .inbus           (data_type          )
);
assign header_up         =  header_en & ~header_en_d1  ;
assign header_dn         = ~header_en &  header_en_d1  ;

assign    wr_short  = (~header_up)&(header_dn)&(header_en_d1);
assign    sp_fs     = (data_type_d1 == `CSI_FRAME_START);
assign    sp_fe     = (data_type_d1 == `CSI_FRAME_END);
assign    fs_detect = (wr_short&sp_fs) ? 1'd1 : 1'd0 ;
assign    fe_detect = (wr_short&sp_fe) ? 1'd1 : 1'd0 ;

always@(posedge fifo_wrclk or negedge fifo_wrclk_rst_n)begin
    if(~fifo_wrclk_rst_n)begin
        pipe_idi_en <= 1'd0;
    end
    else if(pipe_wr_mode==2'b10)begin
        if(fs_detect)
            pipe_idi_en <= 1'd1;
        else if(fe_detect)
            pipe_idi_en <= 1'd0;
    end
    else begin
        pipe_idi_en <= 1'd0;
    end
end

//app_route_if 132(DW) = idi + pkt_crc + 12(dtvc)
bus_delay #(
    .DELAY_CYCLES   (1                              ),
    .BUS_WIDTH      (132                            ),
    .INIT_VAL       (132'd0                         )
) u_bus_delay_app_idi_if_pipe_d2(
   .outbus          (app_idi_if_pipe_d2             ),
   .clk             (fifo_wrclk                     ),
   .rst_n           (fifo_wrclk_rst_n               ),
   .inbus           (app_idi_if_pipe_drop_unmap     )
);

assign app_idi_if_pipe_fs_detect = (fs_detect|pipe_idi_en) ? app_idi_if_pipe_d2    : 132'd0   ;

always@(*)begin
    if(pipe_wr_mode==2'b11)
        app_idi_if_pipe_out = app_idi_if_pipe_d2;
    else if(pipe_wr_mode==2'b10)
        app_idi_if_pipe_out = app_idi_if_pipe_fs_detect;
    else
        app_idi_if_pipe_out = 132'd0;
end

//****drop ls/le short pkt***//
assign pipe_short_pkt_detect    = reg_drop_short_pkt & app_idi_if_pipe_out.header_en & (app_idi_if_pipe_out.data_type[5:2] == 4'd0) & ((app_idi_if_pipe_out.data_type[1:0] == 2'b10) | (app_idi_if_pipe_out.data_type[1:0] == 2'b11));

assign drop_sp_csi_data            = ~pipe_short_pkt_detect ? app_idi_if_pipe_out.csi_data          : `MEP_CSI2_DEVICE_IDI_CSIDATA_SIZE'd0       ;
assign drop_sp_bytes_en            = ~pipe_short_pkt_detect ? app_idi_if_pipe_out.bytes_en          : `MEP_CSI2_DEVICE_IDI_DATA_BYTEEN_WIDTH'd0  ;
assign drop_sp_header_en           = ~pipe_short_pkt_detect ? app_idi_if_pipe_out.header_en         : 1'd0                                       ;
assign drop_sp_data_en             = ~pipe_short_pkt_detect ? app_idi_if_pipe_out.data_en           : 1'd0                                       ;
assign drop_sp_data_type           = ~pipe_short_pkt_detect ? app_idi_if_pipe_out.data_type         : 6'd0                                       ;
assign drop_sp_virtual_channel     = ~pipe_short_pkt_detect ? app_idi_if_pipe_out.virtual_channel   : 2'd0                                       ;
assign drop_sp_virtual_channel_x   = ~pipe_short_pkt_detect ? app_idi_if_pipe_out.virtual_channel_x : `MEP_CSI2_DEVICE_VCX_DWIDTH'd0             ;
assign drop_sp_word_count          = ~pipe_short_pkt_detect ? app_idi_if_pipe_out.word_count        : 16'd0                                      ;
assign drop_sp_aggr_id             = ~pipe_short_pkt_detect ? app_idi_if_pipe_out.aggr_id           : 4'b0111                                    ;
assign drop_sp_pkt_crc_en          = ~pipe_short_pkt_detect ? app_idi_if_pipe_out.pkt_crc_en        : 1'd0                                       ;
assign drop_sp_pkt_crc             = ~pipe_short_pkt_detect ? app_idi_if_pipe_out.pkt_crc           : 32'd0                                      ;

//**** idi_tunnel_mode bypass mapping function****//
assign tdi_in_csi_data          =  app_idi_if_pipe.csi_data                                              ;
assign tdi_in_bytes_en          =  app_idi_if_pipe.bytes_en                                              ;
assign tdi_in_header_en         =  app_idi_if_pipe.header_en                                             ;
assign tdi_in_data_en           =  app_idi_if_pipe.data_en                                               ;
assign tdi_in_data_type         =  app_idi_if_pipe.data_type                                             ;
assign tdi_in_virtual_channel   = {app_idi_if_pipe.virtual_channel_x,app_idi_if_pipe.virtual_channel}    ;
assign tdi_in_word_count        =  app_idi_if_pipe.word_count                                            ;
assign tdi_in_pkt_crc_en        =  app_idi_if_pipe.pkt_crc_en                                            ;
assign tdi_in_pkt_crc           =  app_idi_if_pipe.pkt_crc                                               ;
       

always@(*)begin
    case(reg_pipe_stream_sel)
    2'd0:tdi_in_tunnel_mode_en = mep0_tunnel_mode_en;
    2'd1:tdi_in_tunnel_mode_en = mep1_tunnel_mode_en;
    2'd2:tdi_in_tunnel_mode_en = mep2_tunnel_mode_en;
    2'd3:tdi_in_tunnel_mode_en = mep3_tunnel_mode_en;
    endcase
end


/*  as6d_app_idi_tunnel_mode_delay  AUTO_TEMPLATE (
		.tdi_en		(tdi_en),
        .in\(.*\)   (tdi_in\1[]),
        .out\(.*\)  (tdi_out\1[]),
        .reg_mep_tdi_en        (1'd0),
        .reg_mep_tdi_en_force  (1'd0),
        .clk        (fifo_wrclk),
        .rst_n      (fifo_wrclk_rst_n),
)*/
as6d_app_idi_tunnel_mode_delay u0_as6d_app_idi_tunnel_mode_delay(
								 .tdi_en		(tdi_en),
								 .out_bytes_en		(tdi_out_bytes_en[2:0]),
								 .out_csi_data		(tdi_out_csi_data[63:0]),
								 .out_data_en		(tdi_out_data_en),
								 .out_data_type		(tdi_out_data_type[5:0]),
								 .out_header_en		(tdi_out_header_en),
								 .out_virtual_channel	(tdi_out_virtual_channel[3:0]),
								 .out_word_count	(tdi_out_word_count[15:0]),
								 .out_tunnel_mode_en	(tdi_out_tunnel_mode_en),
								 .out_pkt_crc_en	(tdi_out_pkt_crc_en),
								 .out_pkt_crc		(tdi_out_pkt_crc[31:0]),
                                /*AUTOINST*/
								 // Inputs
								 .clk			(fifo_wrclk),	 // Templated
								 .rst_n			(fifo_wrclk_rst_n), // Templated
								 .reg_mep_tdi_en_force	(1'd0),		 // Templated
								 .reg_mep_tdi_en	(1'd0),		 // Templated
								 .in_bytes_en		(tdi_in_bytes_en[2:0]), // Templated
								 .in_csi_data		(tdi_in_csi_data[63:0]), // Templated
								 .in_data_en		(tdi_in_data_en), // Templated
								 .in_data_type		(tdi_in_data_type[5:0]), // Templated
								 .in_header_en		(tdi_in_header_en), // Templated
								 .in_virtual_channel	(tdi_in_virtual_channel[3:0]), // Templated
								 .in_word_count		(tdi_in_word_count[15:0]), // Templated
								 .in_tunnel_mode_en	(tdi_in_tunnel_mode_en), // Templated
								 .in_pkt_crc_en		(tdi_in_pkt_crc_en), // Templated
								 .in_pkt_crc		(tdi_in_pkt_crc[31:0])); // Templated

assign pipe_csi_data            = tdi_en ? tdi_out_csi_data             : drop_sp_csi_data          ;
assign pipe_bytes_en            = tdi_en ? tdi_out_bytes_en             : drop_sp_bytes_en          ;
assign pipe_header_en           = tdi_en ? tdi_out_header_en            : drop_sp_header_en         ;
assign pipe_data_en             = tdi_en ? tdi_out_data_en              : drop_sp_data_en           ;
assign pipe_data_type           = tdi_en ? 6'h1A                        : drop_sp_data_type         ;
assign pipe_virtual_channel_x   = tdi_en ? tdi_out_virtual_channel[3:2] : drop_sp_virtual_channel_x ;
assign pipe_virtual_channel     = tdi_en ? tdi_out_virtual_channel[1:0] : drop_sp_virtual_channel   ;
assign pipe_word_count          = tdi_en ? tdi_out_word_count           : drop_sp_word_count        ;
assign pipe_aggr_id             = tdi_en ? {tdi_out_tunnel_mode_en,3'd7}: drop_sp_aggr_id           ;
assign pipe_pkt_crc_en          = tdi_en ? tdi_out_pkt_crc_en           : drop_sp_pkt_crc_en        ;
assign pipe_pkt_crc             = tdi_en ? tdi_out_pkt_crc              : drop_sp_pkt_crc           ;

endmodule

---_FILE_END_---
---_PATH_START_---mem_local.f---_PATH_END_---
${AS6T28_PROJ_DIR}/AS6T28D/AS6D_MEP/mem/generic_fifo.v
${AS6T28_PROJ_DIR}/AS6T28D/AS6D_MEP/mem/generic_fifo_ctrl.v
${AS6T28_PROJ_DIR}/AS6T28D/AS6D_MEP/mem/generic_mem.v
${AS6T28_PROJ_DIR}/AS6T28D/AS6D_MEP/mem/ram_1w1r_32x32_sim.v

-f ${AS6T28_PROJ_DIR}/AS6T28_DIGCOM/AS6T28_COMRTL/FIFO/ecc_module/ecc_module.f

-f ${AS6T28_PROJ_DIR}/AS6T28D/AS6D_APP/mem/ram_wrapper/ram_wrapper.f
-f ${AS6T28_PROJ_DIR}/AS6T28D/AS6D_APP/mem/fifo_wrapper/fifo_wrapper.f
-v ${AS6T28_PROJ_DIR}/AS6T28_DIGCOM/AS6T28_COMRTL/memory_wrap/TPUHDSRAM2048X149SVTBW0M8B4R0P0_I0O0.v
-v ${AS6T28_PROJ_DIR}/AS6T28_DIGCOM/AS6T28_COMRTL/memory_wrap/TPSRAM32X149SVTBW0M8B4R0P0_I0O0.v
-v ${AS6T28_PROJ_DIR}/AS6T28_DIGCOM/AS6T28_COMRTL/FIFO/sram_wrapper/memory_instance.v
-v ${AS6T28_PROJ_DIR}/AS6T28_DIGCOM/AS6T28_COMRTL/FIFO/sram_wrapper/sram_wrapper.v


---_FILE_END_---
---_PATH_START_---run_all_app.csh---_PATH_END_---

soscmd co   as6d_app.v
emacs --batch as6d_app.v --no-site-file  -f verilog-auto -f save-buffer





---_FILE_END_---
---_PATH_START_---int_reg_lock.v---_PATH_END_---
module int_reg_lock(/*AUTOARG*/
   // Outputs
   app_async_rst_req,
   // Inputs
   video_data_fwft_fifo_ovf_int7, video_data_fwft_fifo_ovf_int6,
   video_data_fwft_fifo_ovf_int5, video_data_fwft_fifo_ovf_int4,
   video_data_fwft_fifo_ovf_int3, video_data_fwft_fifo_ovf_int2,
   video_data_fwft_fifo_ovf_int1, video_data_fwft_fifo_ovf_int0,
   sch_data_type_align_fail_int3, sch_data_type_align_fail_int2,
   sch_data_type_align_fail_int1, sch_data_type_align_fail_int0,
   reg_video_data_fwft_fifo_ovf_int_mask7,
   reg_video_data_fwft_fifo_ovf_int_mask6,
   reg_video_data_fwft_fifo_ovf_int_mask5,
   reg_video_data_fwft_fifo_ovf_int_mask4,
   reg_video_data_fwft_fifo_ovf_int_mask3,
   reg_video_data_fwft_fifo_ovf_int_mask2,
   reg_video_data_fwft_fifo_ovf_int_mask1,
   reg_video_data_fwft_fifo_ovf_int_mask0,
   reg_sch_data_type_align_fail_int_mask3,
   reg_sch_data_type_align_fail_int_mask2,
   reg_sch_data_type_align_fail_int_mask1,
   reg_sch_data_type_align_fail_int_mask0, fifo_rdclk_rst_n7,
   fifo_rdclk_rst_n6, fifo_rdclk_rst_n5, fifo_rdclk_rst_n4,
   fifo_rdclk_rst_n3, fifo_rdclk_rst_n2, fifo_rdclk_rst_n1,
   fifo_rdclk_rst_n0, fifo_rdclk7, fifo_rdclk6, fifo_rdclk5,
   fifo_rdclk4, fifo_rdclk3, fifo_rdclk2, fifo_rdclk1, fifo_rdclk0,
   aggre_clk_rst_n3, aggre_clk_rst_n2, aggre_clk_rst_n1,
   aggre_clk_rst_n0, aggre_clk3, aggre_clk2, aggre_clk1, aggre_clk0
   );

    /*AUTOINPUT*/
    // Beginning of automatic inputs (from unused autoinst inputs)
    input		aggre_clk0;		// To u0_pulse_cnt_sch_data_type_align_fail of pulse_cnt.v
    input		aggre_clk1;		// To u1_pulse_cnt_sch_data_type_align_fail of pulse_cnt.v
    input		aggre_clk2;		// To u2_pulse_cnt_sch_data_type_align_fail of pulse_cnt.v
    input		aggre_clk3;		// To u3_pulse_cnt_sch_data_type_align_fail of pulse_cnt.v
    input		aggre_clk_rst_n0;	// To u0_pulse_cnt_sch_data_type_align_fail of pulse_cnt.v
    input		aggre_clk_rst_n1;	// To u1_pulse_cnt_sch_data_type_align_fail of pulse_cnt.v
    input		aggre_clk_rst_n2;	// To u2_pulse_cnt_sch_data_type_align_fail of pulse_cnt.v
    input		aggre_clk_rst_n3;	// To u3_pulse_cnt_sch_data_type_align_fail of pulse_cnt.v
    input		fifo_rdclk0;		// To u0_pulse_cnt_video_data_fwft_fifo_ovf of pulse_cnt.v
    input		fifo_rdclk1;		// To u1_pulse_cnt_video_data_fwft_fifo_ovf of pulse_cnt.v
    input		fifo_rdclk2;		// To u2_pulse_cnt_video_data_fwft_fifo_ovf of pulse_cnt.v
    input		fifo_rdclk3;		// To u3_pulse_cnt_video_data_fwft_fifo_ovf of pulse_cnt.v
    input		fifo_rdclk4;		// To u4_pulse_cnt_video_data_fwft_fifo_ovf of pulse_cnt.v
    input		fifo_rdclk5;		// To u5_pulse_cnt_video_data_fwft_fifo_ovf of pulse_cnt.v
    input		fifo_rdclk6;		// To u6_pulse_cnt_video_data_fwft_fifo_ovf of pulse_cnt.v
    input		fifo_rdclk7;		// To u7_pulse_cnt_video_data_fwft_fifo_ovf of pulse_cnt.v
    input		fifo_rdclk_rst_n0;	// To u0_pulse_cnt_video_data_fwft_fifo_ovf of pulse_cnt.v
    input		fifo_rdclk_rst_n1;	// To u1_pulse_cnt_video_data_fwft_fifo_ovf of pulse_cnt.v
    input		fifo_rdclk_rst_n2;	// To u2_pulse_cnt_video_data_fwft_fifo_ovf of pulse_cnt.v
    input		fifo_rdclk_rst_n3;	// To u3_pulse_cnt_video_data_fwft_fifo_ovf of pulse_cnt.v
    input		fifo_rdclk_rst_n4;	// To u4_pulse_cnt_video_data_fwft_fifo_ovf of pulse_cnt.v
    input		fifo_rdclk_rst_n5;	// To u5_pulse_cnt_video_data_fwft_fifo_ovf of pulse_cnt.v
    input		fifo_rdclk_rst_n6;	// To u6_pulse_cnt_video_data_fwft_fifo_ovf of pulse_cnt.v
    input		fifo_rdclk_rst_n7;	// To u7_pulse_cnt_video_data_fwft_fifo_ovf of pulse_cnt.v
    input		reg_sch_data_type_align_fail_int_mask0;// To u0_pulse_cnt_sch_data_type_align_fail of pulse_cnt.v
    input		reg_sch_data_type_align_fail_int_mask1;// To u1_pulse_cnt_sch_data_type_align_fail of pulse_cnt.v
    input		reg_sch_data_type_align_fail_int_mask2;// To u2_pulse_cnt_sch_data_type_align_fail of pulse_cnt.v
    input		reg_sch_data_type_align_fail_int_mask3;// To u3_pulse_cnt_sch_data_type_align_fail of pulse_cnt.v
    input		reg_video_data_fwft_fifo_ovf_int_mask0;// To u0_pulse_cnt_video_data_fwft_fifo_ovf of pulse_cnt.v
    input		reg_video_data_fwft_fifo_ovf_int_mask1;// To u1_pulse_cnt_video_data_fwft_fifo_ovf of pulse_cnt.v
    input		reg_video_data_fwft_fifo_ovf_int_mask2;// To u2_pulse_cnt_video_data_fwft_fifo_ovf of pulse_cnt.v
    input		reg_video_data_fwft_fifo_ovf_int_mask3;// To u3_pulse_cnt_video_data_fwft_fifo_ovf of pulse_cnt.v
    input		reg_video_data_fwft_fifo_ovf_int_mask4;// To u4_pulse_cnt_video_data_fwft_fifo_ovf of pulse_cnt.v
    input		reg_video_data_fwft_fifo_ovf_int_mask5;// To u5_pulse_cnt_video_data_fwft_fifo_ovf of pulse_cnt.v
    input		reg_video_data_fwft_fifo_ovf_int_mask6;// To u6_pulse_cnt_video_data_fwft_fifo_ovf of pulse_cnt.v
    input		reg_video_data_fwft_fifo_ovf_int_mask7;// To u7_pulse_cnt_video_data_fwft_fifo_ovf of pulse_cnt.v
    input		sch_data_type_align_fail_int0;// To u0_pulse_cnt_sch_data_type_align_fail of pulse_cnt.v
    input		sch_data_type_align_fail_int1;// To u1_pulse_cnt_sch_data_type_align_fail of pulse_cnt.v
    input		sch_data_type_align_fail_int2;// To u2_pulse_cnt_sch_data_type_align_fail of pulse_cnt.v
    input		sch_data_type_align_fail_int3;// To u3_pulse_cnt_sch_data_type_align_fail of pulse_cnt.v
    input		video_data_fwft_fifo_ovf_int0;// To u0_pulse_cnt_video_data_fwft_fifo_ovf of pulse_cnt.v
    input		video_data_fwft_fifo_ovf_int1;// To u1_pulse_cnt_video_data_fwft_fifo_ovf of pulse_cnt.v
    input		video_data_fwft_fifo_ovf_int2;// To u2_pulse_cnt_video_data_fwft_fifo_ovf of pulse_cnt.v
    input		video_data_fwft_fifo_ovf_int3;// To u3_pulse_cnt_video_data_fwft_fifo_ovf of pulse_cnt.v
    input		video_data_fwft_fifo_ovf_int4;// To u4_pulse_cnt_video_data_fwft_fifo_ovf of pulse_cnt.v
    input		video_data_fwft_fifo_ovf_int5;// To u5_pulse_cnt_video_data_fwft_fifo_ovf of pulse_cnt.v
    input		video_data_fwft_fifo_ovf_int6;// To u6_pulse_cnt_video_data_fwft_fifo_ovf of pulse_cnt.v
    input		video_data_fwft_fifo_ovf_int7;// To u7_pulse_cnt_video_data_fwft_fifo_ovf of pulse_cnt.v
    // End of automatics
    
    output          app_async_rst_req;
    
    wire            video_data_fwft_fifo_ovf_lock0;
    wire            video_data_fwft_fifo_ovf_lock1;
    wire            video_data_fwft_fifo_ovf_lock2;
    wire            video_data_fwft_fifo_ovf_lock3;
    wire            video_data_fwft_fifo_ovf_lock4;
    wire            video_data_fwft_fifo_ovf_lock5;
    wire            video_data_fwft_fifo_ovf_lock6;
    wire            video_data_fwft_fifo_ovf_lock7;
    wire            sch_data_type_align_fail_lock0;
    wire            sch_data_type_align_fail_lock1;
    wire            sch_data_type_align_fail_lock2;
    wire            sch_data_type_align_fail_lock3;
    
    /*pulse_cnt AUTO_TEMPLATE(
        .clk(fifo_rdclk@),
        .rst_n(fifo_rdclk_rst_n@),
        .pulse(video_data_fwft_fifo_ovf_int@),
        .clear(reg_video_data_fwft_fifo_ovf_int_mask@),
        .cnt(video_data_fwft_fifo_ovf_lock@),
    )*/
    pulse_cnt #(.CNT_WDTH(1)) u0_pulse_cnt_video_data_fwft_fifo_ovf(/*AUTOINST*/
								    // Outputs
								    .cnt		(video_data_fwft_fifo_ovf_lock0), // Templated
								    // Inputs
								    .clk		(fifo_rdclk0),	 // Templated
								    .rst_n		(fifo_rdclk_rst_n0), // Templated
								    .clear		(reg_video_data_fwft_fifo_ovf_int_mask0), // Templated
								    .pulse		(video_data_fwft_fifo_ovf_int0)); // Templated
    pulse_cnt #(.CNT_WDTH(1)) u1_pulse_cnt_video_data_fwft_fifo_ovf(/*AUTOINST*/
								    // Outputs
								    .cnt		(video_data_fwft_fifo_ovf_lock1), // Templated
								    // Inputs
								    .clk		(fifo_rdclk1),	 // Templated
								    .rst_n		(fifo_rdclk_rst_n1), // Templated
								    .clear		(reg_video_data_fwft_fifo_ovf_int_mask1), // Templated
								    .pulse		(video_data_fwft_fifo_ovf_int1)); // Templated
    pulse_cnt #(.CNT_WDTH(1)) u2_pulse_cnt_video_data_fwft_fifo_ovf(/*AUTOINST*/
								    // Outputs
								    .cnt		(video_data_fwft_fifo_ovf_lock2), // Templated
								    // Inputs
								    .clk		(fifo_rdclk2),	 // Templated
								    .rst_n		(fifo_rdclk_rst_n2), // Templated
								    .clear		(reg_video_data_fwft_fifo_ovf_int_mask2), // Templated
								    .pulse		(video_data_fwft_fifo_ovf_int2)); // Templated
    pulse_cnt #(.CNT_WDTH(1)) u3_pulse_cnt_video_data_fwft_fifo_ovf(/*AUTOINST*/
								    // Outputs
								    .cnt		(video_data_fwft_fifo_ovf_lock3), // Templated
								    // Inputs
								    .clk		(fifo_rdclk3),	 // Templated
								    .rst_n		(fifo_rdclk_rst_n3), // Templated
								    .clear		(reg_video_data_fwft_fifo_ovf_int_mask3), // Templated
								    .pulse		(video_data_fwft_fifo_ovf_int3)); // Templated
    pulse_cnt #(.CNT_WDTH(1)) u4_pulse_cnt_video_data_fwft_fifo_ovf(/*AUTOINST*/
								    // Outputs
								    .cnt		(video_data_fwft_fifo_ovf_lock4), // Templated
								    // Inputs
								    .clk		(fifo_rdclk4),	 // Templated
								    .rst_n		(fifo_rdclk_rst_n4), // Templated
								    .clear		(reg_video_data_fwft_fifo_ovf_int_mask4), // Templated
								    .pulse		(video_data_fwft_fifo_ovf_int4)); // Templated
    pulse_cnt #(.CNT_WDTH(1)) u5_pulse_cnt_video_data_fwft_fifo_ovf(/*AUTOINST*/
								    // Outputs
								    .cnt		(video_data_fwft_fifo_ovf_lock5), // Templated
								    // Inputs
								    .clk		(fifo_rdclk5),	 // Templated
								    .rst_n		(fifo_rdclk_rst_n5), // Templated
								    .clear		(reg_video_data_fwft_fifo_ovf_int_mask5), // Templated
								    .pulse		(video_data_fwft_fifo_ovf_int5)); // Templated
    pulse_cnt #(.CNT_WDTH(1)) u6_pulse_cnt_video_data_fwft_fifo_ovf(/*AUTOINST*/
								    // Outputs
								    .cnt		(video_data_fwft_fifo_ovf_lock6), // Templated
								    // Inputs
								    .clk		(fifo_rdclk6),	 // Templated
								    .rst_n		(fifo_rdclk_rst_n6), // Templated
								    .clear		(reg_video_data_fwft_fifo_ovf_int_mask6), // Templated
								    .pulse		(video_data_fwft_fifo_ovf_int6)); // Templated
    pulse_cnt #(.CNT_WDTH(1)) u7_pulse_cnt_video_data_fwft_fifo_ovf(/*AUTOINST*/
								    // Outputs
								    .cnt		(video_data_fwft_fifo_ovf_lock7), // Templated
								    // Inputs
								    .clk		(fifo_rdclk7),	 // Templated
								    .rst_n		(fifo_rdclk_rst_n7), // Templated
								    .clear		(reg_video_data_fwft_fifo_ovf_int_mask7), // Templated
								    .pulse		(video_data_fwft_fifo_ovf_int7)); // Templated
    
    /*pulse_cnt AUTO_TEMPLATE(
        .clk(aggre_clk@),
        .rst_n(aggre_clk_rst_n@),
        .pulse(sch_data_type_align_fail_int@),
        .clear(reg_sch_data_type_align_fail_int_mask@),
        .cnt(sch_data_type_align_fail_lock@),
    )*/
    pulse_cnt #(.CNT_WDTH(1)) u0_pulse_cnt_sch_data_type_align_fail(/*AUTOINST*/
								    // Outputs
								    .cnt		(sch_data_type_align_fail_lock0), // Templated
								    // Inputs
								    .clk		(aggre_clk0),	 // Templated
								    .rst_n		(aggre_clk_rst_n0), // Templated
								    .clear		(reg_sch_data_type_align_fail_int_mask0), // Templated
								    .pulse		(sch_data_type_align_fail_int0)); // Templated
    pulse_cnt #(.CNT_WDTH(1)) u1_pulse_cnt_sch_data_type_align_fail(/*AUTOINST*/
								    // Outputs
								    .cnt		(sch_data_type_align_fail_lock1), // Templated
								    // Inputs
								    .clk		(aggre_clk1),	 // Templated
								    .rst_n		(aggre_clk_rst_n1), // Templated
								    .clear		(reg_sch_data_type_align_fail_int_mask1), // Templated
								    .pulse		(sch_data_type_align_fail_int1)); // Templated
    pulse_cnt #(.CNT_WDTH(1)) u2_pulse_cnt_sch_data_type_align_fail(/*AUTOINST*/
								    // Outputs
								    .cnt		(sch_data_type_align_fail_lock2), // Templated
								    // Inputs
								    .clk		(aggre_clk2),	 // Templated
								    .rst_n		(aggre_clk_rst_n2), // Templated
								    .clear		(reg_sch_data_type_align_fail_int_mask2), // Templated
								    .pulse		(sch_data_type_align_fail_int2)); // Templated
    pulse_cnt #(.CNT_WDTH(1)) u3_pulse_cnt_sch_data_type_align_fail(/*AUTOINST*/
								    // Outputs
								    .cnt		(sch_data_type_align_fail_lock3), // Templated
								    // Inputs
								    .clk		(aggre_clk3),	 // Templated
								    .rst_n		(aggre_clk_rst_n3), // Templated
								    .clear		(reg_sch_data_type_align_fail_int_mask3), // Templated
								    .pulse		(sch_data_type_align_fail_int3)); // Templated

    
    assign app_async_rst_req = (video_data_fwft_fifo_ovf_lock0)|
                               (video_data_fwft_fifo_ovf_lock1)|
                               (video_data_fwft_fifo_ovf_lock2)|
                               (video_data_fwft_fifo_ovf_lock3)|
                               (video_data_fwft_fifo_ovf_lock4)|
                               (video_data_fwft_fifo_ovf_lock5)|
                               (video_data_fwft_fifo_ovf_lock6)|
                               (video_data_fwft_fifo_ovf_lock7)|
                               (sch_data_type_align_fail_lock0)|
                               (sch_data_type_align_fail_lock1)|
                               (sch_data_type_align_fail_lock2)|
                               (sch_data_type_align_fail_lock3);

endmodule
//Local Variables:
//verilog-auto-inst-param-value : t
//verilog-library-files:("../../AS6T28_DIGCOM/AS6T28_COMRTL/app_common/pulse_cnt.v")
//verilog-library-extensions:(".v"".vh"".sv"".svh")
//End:


---_FILE_END_---
---_PATH_START_---as6d_app_mon_swp.v---_PATH_END_---
module   as6d_app_mon_swp  (/*AUTOARG*/
   // Outputs
   reg_rd_dig_test_bus, PIN_DIG_TEST_BUS,
   // Inputs
   reg_testbus_sel_swap, reg_testbus_hi8bsel_8bmode, dig_test_dout0,
   dig_test_dout1, cpu_interface_clk, cpu_interface_resetn
   );

input  [15:0] reg_testbus_sel_swap;
input         reg_testbus_hi8bsel_8bmode;
input  [15:0] dig_test_dout0;
input  [15:0] dig_test_dout1;

input         cpu_interface_clk;
input         cpu_interface_resetn; //set false path
output [15:0] reg_rd_dig_test_bus;
output [15:0] PIN_DIG_TEST_BUS;

reg    [15:0] reg_rd_dig_test_bus;
wire   [15:0] dig_test_dout_swap;

assign dig_test_dout_swap = dig_test_dout0 & ~reg_testbus_sel_swap |
                            dig_test_dout1 & reg_testbus_sel_swap;

assign PIN_DIG_TEST_BUS[15:8] = dig_test_dout_swap[15:8];
assign PIN_DIG_TEST_BUS[7:0] = reg_testbus_hi8bsel_8bmode ? PIN_DIG_TEST_BUS[15:8] : dig_test_dout_swap[7:0];

always@(posedge cpu_interface_clk or negedge cpu_interface_resetn)
  if(!cpu_interface_resetn) reg_rd_dig_test_bus <= 16'h0;
  else reg_rd_dig_test_bus <= PIN_DIG_TEST_BUS;


endmodule




---_FILE_END_---
---_PATH_START_---as6d_app_pulse_cnt.v---_PATH_END_---
module as6d_app_pulse_cnt#(
    parameter   CNT_WDTH    =   32
)(/*AUTOARG*/
   // Outputs
   cnt,
   // Inputs
   clk, rst_n, clear, pulse
   );
input                   clk;
input                   rst_n;
input                   clear;
input                   pulse;
output [CNT_WDTH-1:0]   cnt;

reg    [CNT_WDTH-1:0]   cnt;
always@(posedge clk or negedge rst_n)begin
    if(~rst_n)
        cnt <= {CNT_WDTH{1'd0}};
    else if(clear)
        cnt <= {CNT_WDTH{1'd0}};
    else if(pulse)
        cnt <= (cnt == {CNT_WDTH{1'd1}}) ? cnt :cnt + 1'd1 ;
end

endmodule

---_FILE_END_---
---_PATH_START_---as6d_app_pipe_sch_concat_line_interleaved.v---_PATH_END_---
module as6d_app_pipe_sch_concat_line_interleaved(
/*AUTOARG*/
   // Outputs
   up_state_concat, ack_concat, line_end_concat, pipe0_wr_mode,
   pipe1_wr_mode, pipe2_wr_mode, pipe3_wr_mode, pipe0_wr_mode_strobe,
   pipe1_wr_mode_strobe, pipe2_wr_mode_strobe, pipe3_wr_mode_strobe,
   pipe_clear_bit_map, sch_data_type_align_fail_int,
   // Inputs
   aggre_clk, aggre_clk_rst_n, aggre_mode, pipe0_concat_en,
   pipe1_concat_en, pipe2_concat_en, pipe3_concat_en, video_loss0,
   video_loss1, video_loss2, video_loss3, empty0, empty1, empty2,
   empty3, ack0, ack1, ack2, ack3, line_end0, line_end1, line_end2,
   line_end3, frame_sync_lock, master_pipe, auto_mask_en,
   force_video_mask, video_mask_restart,
   video_pipe_date_type_for_concat_align_vld3,
   video_pipe_date_type_for_concat_align_vld2,
   video_pipe_date_type_for_concat_align_vld1,
   video_pipe_date_type_for_concat_align_vld0,
   video_pipe_date_type_for_concat_align3,
   video_pipe_date_type_for_concat_align2,
   video_pipe_date_type_for_concat_align1,
   video_pipe_date_type_for_concat_align0
   );    
    input                   aggre_clk;
    input                   aggre_clk_rst_n;
    input [1:0]             aggre_mode;
    input                   pipe0_concat_en;
    input                   pipe1_concat_en;
    input                   pipe2_concat_en;
    input                   pipe3_concat_en;
    input                   video_loss0;
    input                   video_loss1;
    input                   video_loss2;
    input                   video_loss3;
    input                   empty0;
    input                   empty1;
    input                   empty2;
    input                   empty3;
    input                   ack0;
    input                   ack1;
    input                   ack2;
    input                   ack3;
    input                   line_end0;
    input                   line_end1;
    input                   line_end2;
    input                   line_end3;
    input                   frame_sync_lock;
    input       [1:0]       master_pipe;
    input       [3:0]       auto_mask_en;
    input       [3:0]       force_video_mask;
    input       [3:0]       video_mask_restart;
    input                   video_pipe_date_type_for_concat_align_vld0;
    input                   video_pipe_date_type_for_concat_align_vld1;
    input                   video_pipe_date_type_for_concat_align_vld2;
    input                   video_pipe_date_type_for_concat_align_vld3;
    input       [5:0]       video_pipe_date_type_for_concat_align0;
    input       [5:0]       video_pipe_date_type_for_concat_align1;
    input       [5:0]       video_pipe_date_type_for_concat_align2;
    input       [5:0]       video_pipe_date_type_for_concat_align3;
    output reg  [3:0]       up_state_concat;
    output wire [3:0]       ack_concat;
    output wire [3:0]       line_end_concat;
    output wire [1:0]       pipe0_wr_mode;
    output wire [1:0]       pipe1_wr_mode;
    output wire [1:0]       pipe2_wr_mode;
    output wire [1:0]       pipe3_wr_mode;
    output wire             pipe0_wr_mode_strobe;
    output wire             pipe1_wr_mode_strobe;
    output wire             pipe2_wr_mode_strobe;
    output wire             pipe3_wr_mode_strobe;
    output reg  [3:0]       pipe_clear_bit_map;
    output reg              sch_data_type_align_fail_int;

    //signal define 
    //sync aggre states
    genvar                  j;
    localparam              CONCAT_INIT             = 3'd0;
    localparam              CONCAT_IDLE             = 3'd1;
    localparam              CONCAT_START_SCH        = 3'd2;
    localparam              CONCAT_WAIT_END_SCH     = 3'd3;
    localparam              CONCAT_CFG_UPDATE       = 3'd4;
    localparam              CONCAT_PIPE_CLEAR       = 3'd5;
    localparam              SCH_SILENT              = 3'd0;
    localparam              SCH_START_CONCAT        = 3'd1;
    localparam              SCH_MASTER              = 3'd2;
    localparam              SCH_ORDER               = 3'd3;
    localparam              SCH_WAIT_ACK            = 3'd4;
    localparam              SCH_CLEAR_STATE         = 3'd5;
    localparam              SCH_WAIT_LINE_END       = 3'd6;
    localparam              SCH_END_CONCAT          = 3'd7;
    wire                    start_sch_pulse;
    wire                    start_sch_pulse_datatype_align;
    reg                     end_sch_pulse;
    wire [3:0]              sch_auto_mask_en;
    wire [3:0]              sch_force_video_mask;
    wire [3:0]              sch_video_mask_restart;
    wire [3:0]              pipe_restart_bitmap;
    wire [3:0]              pipe_recover_bitmap;
    wire                    pipe_recover;
    wire [3:0]              pipe_video_loss_bit_map;
    wire                    pipe_quit;
    wire [3:0]              pipe_rdy_bitmap;
    wire                    pipe_qualify;
    reg  [3:0]              pipe_mask_bitmap;
    reg  [2:0]              concat_cs;
    reg  [2:0]              concat_ns;
    wire                    end_pipe_clear;
    reg                     master_pipe_fist_sch;
    reg  [1:0]              pipe_wr_mode            [3:0];
    reg  [3:0]              pipe_wr_mode_strobe;
    reg  [2:0]              sch_cs;
    reg  [2:0]              sch_ns;
    reg  [2:0]              order_group             [3:0];
    wire [3:0]              vld_group;
    wire [1:0]              order;
    reg  [1:0]              group_index;
    wire [1:0]              group_index_mux;
    reg                     flag;
    wire                    reg_aggre_map_en;
    reg                     master_flag;
    reg  [1:0]              up_state_save_nc;
    reg                     up_state_save_vld_nc;
    reg                     aggre_busy_pre;
    wire [3:0]              pipe_rdy;
    reg  [3:0]              pipe_mask;
    wire [3:0]              multiple_value_comparator_vld;
    wire                    out_comp_fail;

    assign end_pipe_clear         = 1'd1;

    assign sch_auto_mask_en       = {pipe3_concat_en,pipe2_concat_en,pipe1_concat_en,pipe0_concat_en} & auto_mask_en                    ;
    assign sch_force_video_mask   = {pipe3_concat_en,pipe2_concat_en,pipe1_concat_en,pipe0_concat_en} & force_video_mask                ;
    assign sch_video_mask_restart = {pipe3_concat_en,pipe2_concat_en,pipe1_concat_en,pipe0_concat_en} & video_mask_restart              ;
    
    //***concat machine state begin
    assign pipe_restart_bitmap = {(sch_video_mask_restart[3] & sch_auto_mask_en[3]) & (aggre_mode == 2'd1),
                                  (sch_video_mask_restart[2] & sch_auto_mask_en[2]) & (aggre_mode == 2'd1),
                                  (sch_video_mask_restart[1] & sch_auto_mask_en[1]) & (aggre_mode == 2'd1),
                                  (sch_video_mask_restart[0] & sch_auto_mask_en[0]) & (aggre_mode == 2'd1)};
    assign pipe_recover_bitmap = pipe_restart_bitmap & pipe_mask_bitmap;
    assign pipe_recover = |pipe_recover_bitmap;

    assign pipe_video_loss_bit_map = {video_loss3 & sch_auto_mask_en[3] & (aggre_mode == 2'd1),
                                      video_loss2 & sch_auto_mask_en[2] & (aggre_mode == 2'd1),
                                      video_loss1 & sch_auto_mask_en[1] & (aggre_mode == 2'd1),
                                      video_loss0 & sch_auto_mask_en[0] & (aggre_mode == 2'd1)};
    assign pipe_quit = |pipe_video_loss_bit_map;

    assign pipe_rdy_bitmap = {(~empty3) & pipe3_concat_en & (aggre_mode == 2'd1),
                              (~empty2) & pipe2_concat_en & (aggre_mode == 2'd1),
                              (~empty1) & pipe1_concat_en & (aggre_mode == 2'd1),
                              (~empty0) & pipe0_concat_en & (aggre_mode == 2'd1)};
    assign pipe_qualify = &(~(({pipe3_concat_en,pipe2_concat_en,pipe1_concat_en,pipe0_concat_en} & (pipe_rdy_bitmap|pipe_mask_bitmap)) ^
                               {pipe3_concat_en,pipe2_concat_en,pipe1_concat_en,pipe0_concat_en}));

    always@(posedge aggre_clk or negedge aggre_clk_rst_n)begin
        if(!aggre_clk_rst_n)begin
            concat_cs <= 3'b0;
        end
        else begin
            concat_cs <= concat_ns;
        end
    end

    always @(*)begin
        case(concat_cs)
            CONCAT_INIT:begin
                if((aggre_mode==2'b01)&&frame_sync_lock)
                    concat_ns = CONCAT_CFG_UPDATE;
                else 
                    concat_ns = CONCAT_INIT;
            end
            CONCAT_IDLE:begin
                if(pipe_quit)
                    concat_ns = CONCAT_CFG_UPDATE;
                else if(pipe_recover)
                    concat_ns = CONCAT_CFG_UPDATE;
                else if(pipe_qualify)
                    concat_ns = CONCAT_START_SCH;
                else 
                    concat_ns = CONCAT_IDLE;
            end
            CONCAT_START_SCH:begin
                    concat_ns = CONCAT_WAIT_END_SCH;
            end
            CONCAT_WAIT_END_SCH:begin
                if(end_sch_pulse)
                    concat_ns = CONCAT_IDLE;
                else 
                    concat_ns = CONCAT_WAIT_END_SCH;
            end
            CONCAT_CFG_UPDATE:begin
                concat_ns = CONCAT_PIPE_CLEAR;
            end
            CONCAT_PIPE_CLEAR:begin
                if(end_pipe_clear)
                    concat_ns = CONCAT_IDLE;
                else 
                    concat_ns = CONCAT_PIPE_CLEAR;
            end
            default:begin
                concat_ns = CONCAT_INIT;
            end
        endcase
    end

    always@(posedge aggre_clk or negedge aggre_clk_rst_n)begin
        if(~aggre_clk_rst_n)
            pipe_mask_bitmap <= 4'd0;
        else if((concat_cs == CONCAT_INIT)&&(concat_ns == CONCAT_CFG_UPDATE))
            pipe_mask_bitmap <= sch_force_video_mask;
        else if((concat_cs == CONCAT_IDLE)&&(concat_ns == CONCAT_CFG_UPDATE))
            if(pipe_quit)
                pipe_mask_bitmap <= pipe_mask_bitmap | pipe_video_loss_bit_map;
            else if(pipe_recover)
                pipe_mask_bitmap <= pipe_mask_bitmap & (~pipe_recover_bitmap);
    end

    assign start_sch_pulse = ((concat_cs == CONCAT_IDLE) && (concat_ns == CONCAT_START_SCH));
    assign start_sch_pulse_datatype_align = ((concat_cs == CONCAT_IDLE) && (concat_ns == CONCAT_START_SCH)) & ~out_comp_fail;

    always@(posedge aggre_clk or negedge aggre_clk_rst_n)begin
        if(~aggre_clk_rst_n)begin
            pipe_wr_mode[0] <= 2'b11;
            pipe_wr_mode[1] <= 2'b11;
            pipe_wr_mode[2] <= 2'b11;
            pipe_wr_mode[3] <= 2'b11;
            pipe_wr_mode_strobe <= 4'b0;
        end
        else if(aggre_mode==2'b01)begin
            if((concat_cs == CONCAT_CFG_UPDATE)&&(concat_ns == CONCAT_PIPE_CLEAR))begin
                pipe_wr_mode[0] <= pipe0_concat_en ? (pipe_mask_bitmap[0] ? 2'b00: 2'b10) : 2'b11;
                pipe_wr_mode[1] <= pipe1_concat_en ? (pipe_mask_bitmap[1] ? 2'b00: 2'b10) : 2'b11;
                pipe_wr_mode[2] <= pipe2_concat_en ? (pipe_mask_bitmap[2] ? 2'b00: 2'b10) : 2'b11;
                pipe_wr_mode[3] <= pipe3_concat_en ? (pipe_mask_bitmap[3] ? 2'b00: 2'b10) : 2'b11;
                pipe_wr_mode_strobe[0] <= pipe0_concat_en ? 1'b1 : 1'b0;
                pipe_wr_mode_strobe[1] <= pipe1_concat_en ? 1'b1 : 1'b0;
                pipe_wr_mode_strobe[2] <= pipe2_concat_en ? 1'b1 : 1'b0;
                pipe_wr_mode_strobe[3] <= pipe3_concat_en ? 1'b1 : 1'b0;
            end
            else begin
                pipe_wr_mode[0] <= 2'b11;
                pipe_wr_mode[1] <= 2'b11;
                pipe_wr_mode[2] <= 2'b11;
                pipe_wr_mode[3] <= 2'b11;
                pipe_wr_mode_strobe <= 4'b0;
            end
        end
        else begin
            pipe_wr_mode[0] <= 2'b11;
            pipe_wr_mode[1] <= 2'b11;
            pipe_wr_mode[2] <= 2'b11;
            pipe_wr_mode[3] <= 2'b11;
            pipe_wr_mode_strobe <= 4'b0;
        end
    end

    assign  pipe0_wr_mode = pipe_wr_mode[0];
    assign  pipe1_wr_mode = pipe_wr_mode[1];
    assign  pipe2_wr_mode = pipe_wr_mode[2];
    assign  pipe3_wr_mode = pipe_wr_mode[3];
    assign  pipe0_wr_mode_strobe = pipe_wr_mode_strobe[0];
    assign  pipe1_wr_mode_strobe = pipe_wr_mode_strobe[1];
    assign  pipe2_wr_mode_strobe = pipe_wr_mode_strobe[2];
    assign  pipe3_wr_mode_strobe = pipe_wr_mode_strobe[3];

    always@(posedge aggre_clk or negedge aggre_clk_rst_n)begin
        if(~aggre_clk_rst_n)
            pipe_clear_bit_map <= 4'd0;
        else if((concat_cs == CONCAT_CFG_UPDATE)&&(concat_ns == CONCAT_PIPE_CLEAR))
            pipe_clear_bit_map <= {pipe3_concat_en,pipe2_concat_en,pipe1_concat_en,pipe0_concat_en};
        else if(end_pipe_clear)
            pipe_clear_bit_map <= 4'd0;
    end

    //***concat machine state end

    //video_pipe_date_type concat_align detect, trigger pmu reset
    assign multiple_value_comparator_vld = {start_sch_pulse & pipe_rdy_bitmap[3] & video_pipe_date_type_for_concat_align_vld3,
                                            start_sch_pulse & pipe_rdy_bitmap[2] & video_pipe_date_type_for_concat_align_vld2,
                                            start_sch_pulse & pipe_rdy_bitmap[1] & video_pipe_date_type_for_concat_align_vld1,
                                            start_sch_pulse & pipe_rdy_bitmap[0] & video_pipe_date_type_for_concat_align_vld0};
    
    /*multiple_value_comparator AUTO_TEMPLATE(
        .in_vld\(.+\)(multiple_value_comparator_vld[\1]),
        .in_data\(.+\)(video_pipe_date_type_for_concat_align\1[]),
		.out_vld	(),
		.out_data	(),
    )*/
    multiple_value_comparator#(.DATA_WDTH(6))
    u_multiple_value_comparator(/*AUTOINST*/
				// Outputs
				.out_vld	(),		 // Templated
				.out_data	(),		 // Templated
				.out_comp_fail	(out_comp_fail),
				// Inputs
				.in_vld0	(multiple_value_comparator_vld[0]), // Templated
				.in_data0	(video_pipe_date_type_for_concat_align0[5:0]), // Templated
				.in_vld1	(multiple_value_comparator_vld[1]), // Templated
				.in_data1	(video_pipe_date_type_for_concat_align1[5:0]), // Templated
				.in_vld2	(multiple_value_comparator_vld[2]), // Templated
				.in_data2	(video_pipe_date_type_for_concat_align2[5:0]), // Templated
				.in_vld3	(multiple_value_comparator_vld[3]), // Templated
				.in_data3	(video_pipe_date_type_for_concat_align3[5:0])); // Templated

    always@(posedge aggre_clk or negedge aggre_clk_rst_n)begin
        if(~aggre_clk_rst_n) sch_data_type_align_fail_int <= 1'd0;
        else if(aggre_mode == 2'd1) sch_data_type_align_fail_int <= out_comp_fail;
    end
    
    //***sync aggregation machine state begin
    always@(posedge aggre_clk or negedge aggre_clk_rst_n)begin
        if(~aggre_clk_rst_n)begin
            order_group[0] <= 3'd0;
            order_group[1] <= 3'd0;
            order_group[2] <= 3'd0;
            order_group[3] <= 3'd0;
        end
        else if(start_sch_pulse_datatype_align)begin
            order_group[0] <= {pipe_rdy_bitmap[0],2'd0};
            order_group[1] <= {pipe_rdy_bitmap[1],2'd1};
            order_group[2] <= {pipe_rdy_bitmap[2],2'd2};
            order_group[3] <= {pipe_rdy_bitmap[3],2'd3};
        end
        else if((sch_ns==SCH_CLEAR_STATE)&&(sch_cs==SCH_WAIT_ACK))begin
            case(group_index_mux)
            2'd0:begin
                order_group[0] <= order_group[1];
                order_group[1] <= order_group[2];
                order_group[2] <= order_group[3];
                order_group[3] <= {1'd0,order_group[0][1:0]};
            end
            2'd1:begin
                order_group[0] <= order_group[2];
                order_group[1] <= order_group[3];
                order_group[2] <= order_group[0];
                order_group[3] <= {1'd0,order_group[1][1:0]};
            end                              
            2'd2:begin                       
                order_group[0] <= order_group[3];
                order_group[1] <= order_group[0];
                order_group[2] <= order_group[1];
                order_group[3] <= {1'd0,order_group[2][1:0]};
            end
            2'd3:begin                       
                order_group[0] <= order_group[0];
                order_group[1] <= order_group[1];
                order_group[2] <= order_group[2];
                order_group[3] <= {1'd0,order_group[3][1:0]};
            end                              
            endcase
        end
    end

    always@(posedge aggre_clk or negedge aggre_clk_rst_n)begin
        if(~aggre_clk_rst_n)
            master_pipe_fist_sch <= 1'd1;
        else if(start_sch_pulse_datatype_align)
            master_pipe_fist_sch <= pipe_rdy_bitmap[master_pipe];
    end

    assign vld_group = {order_group[3][2],order_group[2][2],order_group[1][2],order_group[0][2]};
    
    always@(*)begin
        group_index   = 2'd0;
        flag        = 1'd0;
        for(int i=0;(~flag)&(i<=3);i=i+1)begin: group_index_bk
            if(vld_group[i])begin
                flag        = 1'd1;
                group_index   = i;
            end
        end
    end
    
    assign order = order_group[group_index][1:0];
    
    always@(posedge aggre_clk or negedge aggre_clk_rst_n)begin
        if(!aggre_clk_rst_n)begin
            sch_cs <= 3'b0;
        end
        else begin
            sch_cs <= sch_ns;
        end
    end
    
    //****frame_sync_lock register last config
    always @(*)begin
        case(sch_cs)
            SCH_SILENT:begin
                if(start_sch_pulse_datatype_align)
                    sch_ns = SCH_START_CONCAT;
                else
                    sch_ns = SCH_SILENT;
            end
            SCH_START_CONCAT:begin
                if(master_pipe_fist_sch)
                    sch_ns = SCH_MASTER;
                else
                    sch_ns = SCH_ORDER;
            end
            SCH_MASTER:begin
                sch_ns = SCH_WAIT_ACK;
            end
            SCH_ORDER:begin
                sch_ns = SCH_WAIT_ACK;
            end
            SCH_WAIT_ACK:begin
                if(|ack_concat)
                    sch_ns = SCH_CLEAR_STATE;
                else 
                    sch_ns = SCH_WAIT_ACK;
            end
            SCH_CLEAR_STATE:begin
                sch_ns = SCH_WAIT_LINE_END;
            end
            SCH_WAIT_LINE_END:begin
                if(|line_end_concat)
                    if(|vld_group)
                        sch_ns = SCH_ORDER;
                    else
                        sch_ns = SCH_SILENT;
                else 
                    sch_ns = SCH_WAIT_LINE_END;
            end
            default:begin
                sch_ns = SCH_SILENT;
            end
        endcase
    end
    
    assign    ack_concat      = {pipe3_concat_en&ack3,pipe2_concat_en&ack2,pipe1_concat_en&ack1,pipe0_concat_en&ack0};
    assign    line_end_concat = {pipe3_concat_en&line_end3,pipe2_concat_en&line_end2,pipe1_concat_en&line_end1,pipe0_concat_en&line_end0};
    
    generate for (j=0;j<=3;j=j+1)begin:up_state_concat_bk
        always@(posedge aggre_clk or negedge aggre_clk_rst_n)begin
            if(~aggre_clk_rst_n)
                up_state_concat[j] <= 1'd0    ;
            else if((sch_ns == SCH_MASTER)&&(master_pipe == j))
                up_state_concat[j] <= 1'd1    ;
            else if((sch_ns == SCH_ORDER)&&(order == j))
                up_state_concat[j] <= 1'd1    ;
            else if((sch_ns == SCH_CLEAR_STATE)&&(ack_concat[j]))
                up_state_concat[j] <= 1'd0    ;
        end
    end
    endgenerate
    
    always@(posedge aggre_clk or negedge aggre_clk_rst_n)begin
        if(~aggre_clk_rst_n)
            master_flag <= 1'd0;
        else if(sch_cs == SCH_MASTER)
            master_flag <= 1'd1;
        else if((sch_cs == SCH_WAIT_ACK)&&(sch_ns==SCH_CLEAR_STATE))
            master_flag <= 1'd0;
    end
    
    assign group_index_mux = master_flag ? master_pipe : group_index ;
    
    //assign end_sch_pulse = (sch_cs == SCH_WAIT_LINE_END)&(sch_ns == SCH_SILENT);
    always@(posedge aggre_clk or negedge aggre_clk_rst_n)begin
        if(~aggre_clk_rst_n)
            end_sch_pulse <= 1'd0;
        else if((sch_cs == SCH_WAIT_LINE_END)&(sch_ns == SCH_SILENT))
            end_sch_pulse <= 1'd1;
        else
            end_sch_pulse <= 1'd0;
    end

    //***sync aggregation machine state end

endmodule
//Local Variables:
//verilog-auto-inst-param-value : t
//verilog-library-files:()
//verilog-library-extensions:(".v"".vh"".sv"".svh")
//End:

---_FILE_END_---
---_PATH_START_---as6d_app.f---_PATH_END_---
+incdir+${AS6T28_PROJ_DIR}/AS6T28D/AS6D_APP/
+incdir+${AS6T28_PROJ_DIR}/AS6T28D/AS6D_MEP/

${AS6T28_PROJ_DIR}/AS6T28D/AS6D_APP/as6d_app.v
${AS6T28_PROJ_DIR}/AS6T28D/AS6D_APP/as6d_app_fifo_rd_ctrl.v
${AS6T28_PROJ_DIR}/AS6T28D/AS6D_APP/as6d_app_video_pipe_lane.v
${AS6T28_PROJ_DIR}/AS6T28D/AS6D_APP/as6d_app_video_pipe.v
${AS6T28_PROJ_DIR}/AS6T28D/AS6D_APP/as6d_app_lcrc_check.v
${AS6T28_PROJ_DIR}/AS6T28D/AS6D_APP/as6d_app_aggr_lane.v
${AS6T28_PROJ_DIR}/AS6T28D/AS6D_APP/as6d_app_aggr.v
${AS6T28_PROJ_DIR}/AS6T28D/AS6D_APP/as6d_app_idi_gen.v
${AS6T28_PROJ_DIR}/AS6T28D/AS6D_APP/as6d_app_pipe_sch.v
${AS6T28_PROJ_DIR}/AS6T28D/AS6D_APP/as6d_app_pipe_sch_concat_line_interleaved.v
${AS6T28_PROJ_DIR}/AS6T28D/AS6D_APP/as6d_app_pipe_sch_fcfs_m1.v
${AS6T28_PROJ_DIR}/AS6T28D/AS6D_APP/as6d_app_pipe_sch_fcfs_m2.v
${AS6T28_PROJ_DIR}/AS6T28D/AS6D_APP/as6d_app_data_post.v
${AS6T28_PROJ_DIR}/AS6T28D/AS6D_APP/as6d_app_pipe_route_lane.v
${AS6T28_PROJ_DIR}/AS6T28D/AS6D_APP/as6d_app_pipe_route.v
${AS6T28_PROJ_DIR}/AS6T28D/AS6D_APP/as6d_app_video_loss_detect_time_window.v
${AS6T28_PROJ_DIR}/AS6T28D/AS6D_APP/as6d_app_elastbuf.v
${AS6T28_PROJ_DIR}/AS6T28D/AS6D_APP/as6d_app_pkt_filter.v
${AS6T28_PROJ_DIR}/AS6T28D/AS6D_APP/as6d_app_crc_gen.v
${AS6T28_PROJ_DIR}/AS6T28D/AS6D_APP/as6d_app_crc_gen_lane.v
${AS6T28_PROJ_DIR}/AS6T28D/AS6D_APP/as6d_app_crc_chk_lane.v
${AS6T28_PROJ_DIR}/AS6T28D/AS6D_APP/as6d_app_idi_validity_check_lane.v
${AS6T28_PROJ_DIR}/AS6T28D/AS6D_APP/as6d_app_idi_validity_check.v
${AS6T28_PROJ_DIR}/AS6T28D/AS6D_APP/crc32_decode_wrapper_with_crc_en_app_idi.v
${AS6T28_PROJ_DIR}/AS6T28D/AS6D_APP/crc32_encode_wrapper_with_crc_en_app_idi.v
${AS6T28_PROJ_DIR}/AS6T28D/AS6D_APP/as6d_app_idi_tunnel_mode_delay.v
${AS6T28_PROJ_DIR}/AS6T28D/AS6D_APP/value_comparator.v
${AS6T28_PROJ_DIR}/AS6T28D/AS6D_APP/multiple_value_comparator.v
${AS6T28_PROJ_DIR}/AS6T28D/AS6D_APP/as6d_app_sync.v
${AS6T28_PROJ_DIR}/AS6T28D/AS6D_APP/int_reg_lock.v
${AS6T28_PROJ_DIR}/AS6T28D/AS6D_APP/as6d_app_pulse_cnt.v
${AS6T28_PROJ_DIR}/AS6T28D/AS6D_APP/as6d_app_mon_top.v
${AS6T28_PROJ_DIR}/AS6T28D/AS6D_APP/as6d_app_mon_mux_lane.v
${AS6T28_PROJ_DIR}/AS6T28D/AS6D_APP/as6d_app_mon_sel.v
${AS6T28_PROJ_DIR}/AS6T28D/AS6D_APP/as6d_app_mon_swp.v
-f ${AS6T28_PROJ_DIR}/AS6T28D/AS6D_APP/mem/mem.f

-f ${AS6T28_PROJ_DIR}/AS6T28_DIGCOM/AS6T28_COMRTL/pattern_test/pattern_test.f

${AS6T28_PROJ_DIR}/AS6T28_DIGCOM/AS6T28_COMRTL/app_common/app_pkt_filter_lane.v
${AS6T28_PROJ_DIR}/AS6T28_DIGCOM/AS6T28_COMRTL/app_common/pulse_cnt.v
${AS6T28_PROJ_DIR}/AS6T28_DIGCOM/AS6T28_COMRTL/app_common/monitor_idi_packet.v

---_FILE_END_---
---_PATH_START_---as6d_app_pkt_filter.v---_PATH_END_---
module   as6d_app_pkt_filter (/*AUTOARG*/
   // Outputs
   out_mep0_byte_en, out_mep0_csi_data, out_mep0_data_en,
   out_mep0_data_type, out_mep0_header_en, out_mep0_tunnel_mode_en,
   out_mep0_virtual_channel, out_mep0_word_count, out_mep0_pkt_crc_en,
   out_mep0_pkt_crc, out_mep1_byte_en, out_mep1_csi_data,
   out_mep1_data_en, out_mep1_data_type, out_mep1_header_en,
   out_mep1_tunnel_mode_en, out_mep1_virtual_channel,
   out_mep1_word_count, out_mep1_pkt_crc_en, out_mep1_pkt_crc,
   out_mep2_byte_en, out_mep2_csi_data, out_mep2_data_en,
   out_mep2_data_type, out_mep2_header_en, out_mep2_tunnel_mode_en,
   out_mep2_virtual_channel, out_mep2_word_count, out_mep2_pkt_crc_en,
   out_mep2_pkt_crc, out_mep3_byte_en, out_mep3_csi_data,
   out_mep3_data_en, out_mep3_data_type, out_mep3_header_en,
   out_mep3_tunnel_mode_en, out_mep3_virtual_channel,
   out_mep3_word_count, out_mep3_pkt_crc_en, out_mep3_pkt_crc,
   // Inputs
   reg_vc_selz_l_mep3, reg_vc_selz_l_mep2, reg_vc_selz_l_mep1,
   reg_vc_selz_l_mep0, reg_vc_selz_h_mep3, reg_vc_selz_h_mep2,
   reg_vc_selz_h_mep1, reg_vc_selz_h_mep0, reg_mep3_tdi_en_force,
   reg_mep3_tdi_en, reg_mep2_tdi_en_force, reg_mep2_tdi_en,
   reg_mep1_tdi_en_force, reg_mep1_tdi_en, reg_mep0_tdi_en_force,
   reg_mep0_tdi_en, reg_mem_dt8_selz_mep3, reg_mem_dt8_selz_mep2,
   reg_mem_dt8_selz_mep1, reg_mem_dt8_selz_mep0,
   reg_mem_dt7_selz_mep3, reg_mem_dt7_selz_mep2,
   reg_mem_dt7_selz_mep1, reg_mem_dt7_selz_mep0,
   reg_mem_dt4_selz_mep3, reg_mem_dt4_selz_mep2,
   reg_mem_dt4_selz_mep1, reg_mem_dt4_selz_mep0,
   reg_mem_dt4_selz_en_mep3, reg_mem_dt4_selz_en_mep2,
   reg_mem_dt4_selz_en_mep1, reg_mem_dt4_selz_en_mep0,
   reg_mem_dt3_selz_mep3, reg_mem_dt3_selz_mep2,
   reg_mem_dt3_selz_mep1, reg_mem_dt3_selz_mep0,
   reg_mem_dt3_selz_en_mep3, reg_mem_dt3_selz_en_mep2,
   reg_mem_dt3_selz_en_mep1, reg_mem_dt3_selz_en_mep0,
   reg_mem_dt2_selz_mep3, reg_mem_dt2_selz_mep2,
   reg_mem_dt2_selz_mep1, reg_mem_dt2_selz_mep0,
   reg_mem_dt1_selz_mep3, reg_mem_dt1_selz_mep2,
   reg_mem_dt1_selz_mep1, reg_mem_dt1_selz_mep0, mep_clk_rst_n3,
   mep_clk_rst_n2, mep_clk_rst_n1, mep_clk_rst_n0, mep_clk3, mep_clk2,
   mep_clk1, mep_clk0, in_mep3_word_count, in_mep3_virtual_channel,
   in_mep3_pkt_crc_en, in_mep3_pkt_crc, in_mep3_header_en,
   in_mep3_data_type, in_mep3_data_en, in_mep3_csi_data,
   in_mep3_byte_en, in_mep2_word_count, in_mep2_virtual_channel,
   in_mep2_pkt_crc_en, in_mep2_pkt_crc, in_mep2_header_en,
   in_mep2_data_type, in_mep2_data_en, in_mep2_csi_data,
   in_mep2_byte_en, in_mep1_word_count, in_mep1_virtual_channel,
   in_mep1_pkt_crc_en, in_mep1_pkt_crc, in_mep1_header_en,
   in_mep1_data_type, in_mep1_data_en, in_mep1_csi_data,
   in_mep1_byte_en, in_mep0_word_count, in_mep0_virtual_channel,
   in_mep0_pkt_crc_en, in_mep0_pkt_crc, in_mep0_header_en,
   in_mep0_data_type, in_mep0_data_en, in_mep0_csi_data,
   in_mep0_byte_en, in_mep0_tunnel_mode_en, in_mep1_tunnel_mode_en,
   in_mep2_tunnel_mode_en, in_mep3_tunnel_mode_en
   );

/*AUTOINPUT*/
// Beginning of automatic inputs (from unused autoinst inputs)
input [2:0]		in_mep0_byte_en;	// To u0_app_pkt_filter_lane of app_pkt_filter_lane.v, ...
input [63:0]		in_mep0_csi_data;	// To u0_app_pkt_filter_lane of app_pkt_filter_lane.v, ...
input			in_mep0_data_en;	// To u0_app_pkt_filter_lane of app_pkt_filter_lane.v, ...
input [5:0]		in_mep0_data_type;	// To u0_app_pkt_filter_lane of app_pkt_filter_lane.v, ...
input			in_mep0_header_en;	// To u0_app_pkt_filter_lane of app_pkt_filter_lane.v, ...
input [31:0]		in_mep0_pkt_crc;	// To u0_app_pkt_filter_lane of app_pkt_filter_lane.v, ...
input			in_mep0_pkt_crc_en;	// To u0_app_pkt_filter_lane of app_pkt_filter_lane.v, ...
input [3:0]		in_mep0_virtual_channel;// To u0_app_pkt_filter_lane of app_pkt_filter_lane.v, ...
input [15:0]		in_mep0_word_count;	// To u0_app_pkt_filter_lane of app_pkt_filter_lane.v, ...
input [2:0]		in_mep1_byte_en;	// To u1_app_pkt_filter_lane of app_pkt_filter_lane.v, ...
input [63:0]		in_mep1_csi_data;	// To u1_app_pkt_filter_lane of app_pkt_filter_lane.v, ...
input			in_mep1_data_en;	// To u1_app_pkt_filter_lane of app_pkt_filter_lane.v, ...
input [5:0]		in_mep1_data_type;	// To u1_app_pkt_filter_lane of app_pkt_filter_lane.v, ...
input			in_mep1_header_en;	// To u1_app_pkt_filter_lane of app_pkt_filter_lane.v, ...
input [31:0]		in_mep1_pkt_crc;	// To u1_app_pkt_filter_lane of app_pkt_filter_lane.v, ...
input			in_mep1_pkt_crc_en;	// To u1_app_pkt_filter_lane of app_pkt_filter_lane.v, ...
input [3:0]		in_mep1_virtual_channel;// To u1_app_pkt_filter_lane of app_pkt_filter_lane.v, ...
input [15:0]		in_mep1_word_count;	// To u1_app_pkt_filter_lane of app_pkt_filter_lane.v, ...
input [2:0]		in_mep2_byte_en;	// To u2_app_pkt_filter_lane of app_pkt_filter_lane.v, ...
input [63:0]		in_mep2_csi_data;	// To u2_app_pkt_filter_lane of app_pkt_filter_lane.v, ...
input			in_mep2_data_en;	// To u2_app_pkt_filter_lane of app_pkt_filter_lane.v, ...
input [5:0]		in_mep2_data_type;	// To u2_app_pkt_filter_lane of app_pkt_filter_lane.v, ...
input			in_mep2_header_en;	// To u2_app_pkt_filter_lane of app_pkt_filter_lane.v, ...
input [31:0]		in_mep2_pkt_crc;	// To u2_app_pkt_filter_lane of app_pkt_filter_lane.v, ...
input			in_mep2_pkt_crc_en;	// To u2_app_pkt_filter_lane of app_pkt_filter_lane.v, ...
input [3:0]		in_mep2_virtual_channel;// To u2_app_pkt_filter_lane of app_pkt_filter_lane.v, ...
input [15:0]		in_mep2_word_count;	// To u2_app_pkt_filter_lane of app_pkt_filter_lane.v, ...
input [2:0]		in_mep3_byte_en;	// To u3_app_pkt_filter_lane of app_pkt_filter_lane.v, ...
input [63:0]		in_mep3_csi_data;	// To u3_app_pkt_filter_lane of app_pkt_filter_lane.v, ...
input			in_mep3_data_en;	// To u3_app_pkt_filter_lane of app_pkt_filter_lane.v, ...
input [5:0]		in_mep3_data_type;	// To u3_app_pkt_filter_lane of app_pkt_filter_lane.v, ...
input			in_mep3_header_en;	// To u3_app_pkt_filter_lane of app_pkt_filter_lane.v, ...
input [31:0]		in_mep3_pkt_crc;	// To u3_app_pkt_filter_lane of app_pkt_filter_lane.v, ...
input			in_mep3_pkt_crc_en;	// To u3_app_pkt_filter_lane of app_pkt_filter_lane.v, ...
input [3:0]		in_mep3_virtual_channel;// To u3_app_pkt_filter_lane of app_pkt_filter_lane.v, ...
input [15:0]		in_mep3_word_count;	// To u3_app_pkt_filter_lane of app_pkt_filter_lane.v, ...
input			mep_clk0;		// To u0_app_pkt_filter_lane of app_pkt_filter_lane.v, ...
input			mep_clk1;		// To u1_app_pkt_filter_lane of app_pkt_filter_lane.v, ...
input			mep_clk2;		// To u2_app_pkt_filter_lane of app_pkt_filter_lane.v, ...
input			mep_clk3;		// To u3_app_pkt_filter_lane of app_pkt_filter_lane.v, ...
input			mep_clk_rst_n0;		// To u0_app_pkt_filter_lane of app_pkt_filter_lane.v, ...
input			mep_clk_rst_n1;		// To u1_app_pkt_filter_lane of app_pkt_filter_lane.v, ...
input			mep_clk_rst_n2;		// To u2_app_pkt_filter_lane of app_pkt_filter_lane.v, ...
input			mep_clk_rst_n3;		// To u3_app_pkt_filter_lane of app_pkt_filter_lane.v, ...
input [6:0]		reg_mem_dt1_selz_mep0;	// To u0_app_pkt_filter_lane of app_pkt_filter_lane.v
input [6:0]		reg_mem_dt1_selz_mep1;	// To u1_app_pkt_filter_lane of app_pkt_filter_lane.v
input [6:0]		reg_mem_dt1_selz_mep2;	// To u2_app_pkt_filter_lane of app_pkt_filter_lane.v
input [6:0]		reg_mem_dt1_selz_mep3;	// To u3_app_pkt_filter_lane of app_pkt_filter_lane.v
input [6:0]		reg_mem_dt2_selz_mep0;	// To u0_app_pkt_filter_lane of app_pkt_filter_lane.v
input [6:0]		reg_mem_dt2_selz_mep1;	// To u1_app_pkt_filter_lane of app_pkt_filter_lane.v
input [6:0]		reg_mem_dt2_selz_mep2;	// To u2_app_pkt_filter_lane of app_pkt_filter_lane.v
input [6:0]		reg_mem_dt2_selz_mep3;	// To u3_app_pkt_filter_lane of app_pkt_filter_lane.v
input			reg_mem_dt3_selz_en_mep0;// To u0_app_pkt_filter_lane of app_pkt_filter_lane.v
input			reg_mem_dt3_selz_en_mep1;// To u1_app_pkt_filter_lane of app_pkt_filter_lane.v
input			reg_mem_dt3_selz_en_mep2;// To u2_app_pkt_filter_lane of app_pkt_filter_lane.v
input			reg_mem_dt3_selz_en_mep3;// To u3_app_pkt_filter_lane of app_pkt_filter_lane.v
input [7:0]		reg_mem_dt3_selz_mep0;	// To u0_app_pkt_filter_lane of app_pkt_filter_lane.v
input [7:0]		reg_mem_dt3_selz_mep1;	// To u1_app_pkt_filter_lane of app_pkt_filter_lane.v
input [7:0]		reg_mem_dt3_selz_mep2;	// To u2_app_pkt_filter_lane of app_pkt_filter_lane.v
input [7:0]		reg_mem_dt3_selz_mep3;	// To u3_app_pkt_filter_lane of app_pkt_filter_lane.v
input			reg_mem_dt4_selz_en_mep0;// To u0_app_pkt_filter_lane of app_pkt_filter_lane.v
input			reg_mem_dt4_selz_en_mep1;// To u1_app_pkt_filter_lane of app_pkt_filter_lane.v
input			reg_mem_dt4_selz_en_mep2;// To u2_app_pkt_filter_lane of app_pkt_filter_lane.v
input			reg_mem_dt4_selz_en_mep3;// To u3_app_pkt_filter_lane of app_pkt_filter_lane.v
input [7:0]		reg_mem_dt4_selz_mep0;	// To u0_app_pkt_filter_lane of app_pkt_filter_lane.v
input [7:0]		reg_mem_dt4_selz_mep1;	// To u1_app_pkt_filter_lane of app_pkt_filter_lane.v
input [7:0]		reg_mem_dt4_selz_mep2;	// To u2_app_pkt_filter_lane of app_pkt_filter_lane.v
input [7:0]		reg_mem_dt4_selz_mep3;	// To u3_app_pkt_filter_lane of app_pkt_filter_lane.v
input [6:0]		reg_mem_dt7_selz_mep0;	// To u0_app_pkt_filter_lane of app_pkt_filter_lane.v
input [6:0]		reg_mem_dt7_selz_mep1;	// To u1_app_pkt_filter_lane of app_pkt_filter_lane.v
input [6:0]		reg_mem_dt7_selz_mep2;	// To u2_app_pkt_filter_lane of app_pkt_filter_lane.v
input [6:0]		reg_mem_dt7_selz_mep3;	// To u3_app_pkt_filter_lane of app_pkt_filter_lane.v
input [6:0]		reg_mem_dt8_selz_mep0;	// To u0_app_pkt_filter_lane of app_pkt_filter_lane.v
input [6:0]		reg_mem_dt8_selz_mep1;	// To u1_app_pkt_filter_lane of app_pkt_filter_lane.v
input [6:0]		reg_mem_dt8_selz_mep2;	// To u2_app_pkt_filter_lane of app_pkt_filter_lane.v
input [6:0]		reg_mem_dt8_selz_mep3;	// To u3_app_pkt_filter_lane of app_pkt_filter_lane.v
input			reg_mep0_tdi_en;	// To u0_as6d_app_idi_tunnel_mode_delay of as6d_app_idi_tunnel_mode_delay.v
input			reg_mep0_tdi_en_force;	// To u0_as6d_app_idi_tunnel_mode_delay of as6d_app_idi_tunnel_mode_delay.v
input			reg_mep1_tdi_en;	// To u1_as6d_app_idi_tunnel_mode_delay of as6d_app_idi_tunnel_mode_delay.v
input			reg_mep1_tdi_en_force;	// To u1_as6d_app_idi_tunnel_mode_delay of as6d_app_idi_tunnel_mode_delay.v
input			reg_mep2_tdi_en;	// To u2_as6d_app_idi_tunnel_mode_delay of as6d_app_idi_tunnel_mode_delay.v
input			reg_mep2_tdi_en_force;	// To u2_as6d_app_idi_tunnel_mode_delay of as6d_app_idi_tunnel_mode_delay.v
input			reg_mep3_tdi_en;	// To u3_as6d_app_idi_tunnel_mode_delay of as6d_app_idi_tunnel_mode_delay.v
input			reg_mep3_tdi_en_force;	// To u3_as6d_app_idi_tunnel_mode_delay of as6d_app_idi_tunnel_mode_delay.v
input [7:0]		reg_vc_selz_h_mep0;	// To u0_app_pkt_filter_lane of app_pkt_filter_lane.v
input [7:0]		reg_vc_selz_h_mep1;	// To u1_app_pkt_filter_lane of app_pkt_filter_lane.v
input [7:0]		reg_vc_selz_h_mep2;	// To u2_app_pkt_filter_lane of app_pkt_filter_lane.v
input [7:0]		reg_vc_selz_h_mep3;	// To u3_app_pkt_filter_lane of app_pkt_filter_lane.v
input [7:0]		reg_vc_selz_l_mep0;	// To u0_app_pkt_filter_lane of app_pkt_filter_lane.v
input [7:0]		reg_vc_selz_l_mep1;	// To u1_app_pkt_filter_lane of app_pkt_filter_lane.v
input [7:0]		reg_vc_selz_l_mep2;	// To u2_app_pkt_filter_lane of app_pkt_filter_lane.v
input [7:0]		reg_vc_selz_l_mep3;	// To u3_app_pkt_filter_lane of app_pkt_filter_lane.v
// End of automatics
input           in_mep0_tunnel_mode_en;
input           in_mep1_tunnel_mode_en;
input           in_mep2_tunnel_mode_en;
input           in_mep3_tunnel_mode_en;
/*AUTOOUTPUT*/
output [2:0]		out_mep0_byte_en;
output [63:0]		out_mep0_csi_data;
output			out_mep0_data_en;
output [5:0]		out_mep0_data_type;
output			out_mep0_header_en;
output			out_mep0_tunnel_mode_en;
output [3:0]		out_mep0_virtual_channel;
output [15:0]		out_mep0_word_count;
output			out_mep0_pkt_crc_en;
output [31:0]		out_mep0_pkt_crc;

output [2:0]		out_mep1_byte_en;
output [63:0]		out_mep1_csi_data;
output			out_mep1_data_en;
output [5:0]		out_mep1_data_type;
output			out_mep1_header_en;
output			out_mep1_tunnel_mode_en;
output [3:0]		out_mep1_virtual_channel;
output [15:0]		out_mep1_word_count;
output			out_mep1_pkt_crc_en;
output [31:0]		out_mep1_pkt_crc;

output [2:0]		out_mep2_byte_en;
output [63:0]		out_mep2_csi_data;
output			out_mep2_data_en;
output [5:0]		out_mep2_data_type;
output			out_mep2_header_en;
output			out_mep2_tunnel_mode_en;
output [3:0]		out_mep2_virtual_channel;
output [15:0]		out_mep2_word_count;
output			out_mep2_pkt_crc_en;
output [31:0]		out_mep2_pkt_crc;

output [2:0]		out_mep3_byte_en;
output [63:0]		out_mep3_csi_data;
output			out_mep3_data_en;
output [5:0]		out_mep3_data_type;
output			out_mep3_header_en;
output			out_mep3_tunnel_mode_en;
output [3:0]		out_mep3_virtual_channel;
output [15:0]		out_mep3_word_count;
output			out_mep3_pkt_crc_en;
output [31:0]		out_mep3_pkt_crc;

wire [2:0]		idi_tunnel_mode_d1_mep0_bytes_en;
wire [63:0]		idi_tunnel_mode_d1_mep0_csi_data;
wire			idi_tunnel_mode_d1_mep0_data_en;
wire [5:0]		idi_tunnel_mode_d1_mep0_data_type;
wire			idi_tunnel_mode_d1_mep0_header_en;
wire			idi_tunnel_mode_d1_mep0_tunnel_mode_en;
wire [3:0]		idi_tunnel_mode_d1_mep0_virtual_channel;
wire [15:0]		idi_tunnel_mode_d1_mep0_word_count;
wire     		idi_tunnel_mode_d1_mep0_pkt_crc_en;
wire [31:0]	    idi_tunnel_mode_d1_mep0_pkt_crc;
wire			mep0_tdi_en;		
wire [2:0]		idi_tunnel_mode_d1_mep1_bytes_en;
wire [63:0]		idi_tunnel_mode_d1_mep1_csi_data;
wire			idi_tunnel_mode_d1_mep1_data_en;
wire [5:0]		idi_tunnel_mode_d1_mep1_data_type;
wire			idi_tunnel_mode_d1_mep1_header_en;
wire			idi_tunnel_mode_d1_mep1_tunnel_mode_en;
wire [3:0]		idi_tunnel_mode_d1_mep1_virtual_channel;
wire [15:0]		idi_tunnel_mode_d1_mep1_word_count;
wire     		idi_tunnel_mode_d1_mep1_pkt_crc_en;
wire [31:0]	    idi_tunnel_mode_d1_mep1_pkt_crc;
wire			mep1_tdi_en;		
wire [2:0]		idi_tunnel_mode_d1_mep2_bytes_en;
wire [63:0]		idi_tunnel_mode_d1_mep2_csi_data;
wire			idi_tunnel_mode_d1_mep2_data_en;
wire [5:0]		idi_tunnel_mode_d1_mep2_data_type;
wire			idi_tunnel_mode_d1_mep2_header_en;
wire			idi_tunnel_mode_d1_mep2_tunnel_mode_en;
wire [3:0]		idi_tunnel_mode_d1_mep2_virtual_channel;
wire [15:0]		idi_tunnel_mode_d1_mep2_word_count;
wire     		idi_tunnel_mode_d1_mep2_pkt_crc_en;
wire [31:0]	    idi_tunnel_mode_d1_mep2_pkt_crc;
wire			mep2_tdi_en;		
wire [2:0]		idi_tunnel_mode_d1_mep3_bytes_en;
wire [63:0]		idi_tunnel_mode_d1_mep3_csi_data;
wire			idi_tunnel_mode_d1_mep3_data_en;
wire [5:0]		idi_tunnel_mode_d1_mep3_data_type;
wire			idi_tunnel_mode_d1_mep3_header_en;
wire			idi_tunnel_mode_d1_mep3_tunnel_mode_en;
wire [3:0]		idi_tunnel_mode_d1_mep3_virtual_channel;
wire [15:0]		idi_tunnel_mode_d1_mep3_word_count;
wire     		idi_tunnel_mode_d1_mep3_pkt_crc_en;
wire [31:0]	    idi_tunnel_mode_d1_mep3_pkt_crc;
wire			mep3_tdi_en;		
wire  [2:0]		pkt_filter_out_mep0_bytes_en;
wire  [63:0]    pkt_filter_out_mep0_csi_data;
wire     		pkt_filter_out_mep0_data_en;
wire  [5:0]		pkt_filter_out_mep0_data_type;
wire     		pkt_filter_out_mep0_header_en;
wire  [3:0]		pkt_filter_out_mep0_virtual_channel;
wire  [15:0]	pkt_filter_out_mep0_word_count;
wire     		pkt_filter_out_mep0_pkt_crc_en;
wire  [31:0]	pkt_filter_out_mep0_pkt_crc;
wire  [2:0]		pkt_filter_out_mep1_bytes_en;
wire  [63:0]	pkt_filter_out_mep1_csi_data;
wire     		pkt_filter_out_mep1_data_en;
wire  [5:0]		pkt_filter_out_mep1_data_type;
wire     		pkt_filter_out_mep1_header_en;
wire  [3:0]		pkt_filter_out_mep1_virtual_channel;
wire  [15:0]	pkt_filter_out_mep1_word_count;
wire     		pkt_filter_out_mep1_pkt_crc_en;
wire  [31:0]	pkt_filter_out_mep1_pkt_crc;
wire  [2:0]		pkt_filter_out_mep2_bytes_en;
wire  [63:0]	pkt_filter_out_mep2_csi_data;
wire     		pkt_filter_out_mep2_data_en;
wire  [5:0]		pkt_filter_out_mep2_data_type;
wire     		pkt_filter_out_mep2_header_en;
wire  [3:0]		pkt_filter_out_mep2_virtual_channel;
wire  [15:0]	pkt_filter_out_mep2_word_count;
wire     		pkt_filter_out_mep2_pkt_crc_en;
wire  [31:0]	pkt_filter_out_mep2_pkt_crc;
wire  [2:0]		pkt_filter_out_mep3_bytes_en;
wire  [63:0]	pkt_filter_out_mep3_csi_data;
wire     		pkt_filter_out_mep3_data_en;
wire  [5:0]		pkt_filter_out_mep3_data_type;
wire     		pkt_filter_out_mep3_header_en;
wire  [3:0]		pkt_filter_out_mep3_virtual_channel;
wire  [15:0]	pkt_filter_out_mep3_word_count;
wire     		pkt_filter_out_mep3_pkt_crc_en;
wire  [31:0]	pkt_filter_out_mep3_pkt_crc;

/*  app_pkt_filter_lane  AUTO_TEMPLATE (
        .app_clk_data    (mep_clk@),
        .app_clk_rst_n   (mep_clk_rst_n@),
		.in_ecc	(8'd0),
		.in_dvalid	(16'd0),
		.in_hvalid	(16'd0),
		.in_vvalid	(16'd0),
		.out_ecc	(),
		.out_dvalid	(),
		.out_hvalid	(),
		.out_vvalid	(),
		.in_bytes_en(in_mep@_byte_en[2:0]),
        .in\(.*\)    (in_mep@\1[]),
        .out\(.*\)   (pkt_filter_out_mep@\1[]),
	    .reg_mem_dt\(.*\)(reg_mem_dt\1_mep@[]),
	    .reg_vc_selz\(.*\)	(reg_vc_selz\1_mep@[]),
        .in_data_crc(32'd0),
        .out_data_crc(),
)*/
app_pkt_filter_lane u0_app_pkt_filter_lane(
					   .out_csi_data	(pkt_filter_out_mep0_csi_data[64-1:0]),
					   .out_bytes_en	(pkt_filter_out_mep0_bytes_en[3-1:0]),
					   .out_header_en	(pkt_filter_out_mep0_header_en),
					   .out_data_en		(pkt_filter_out_mep0_data_en),
					   .out_data_type	(pkt_filter_out_mep0_data_type[5:0]),
					   .out_virtual_channel	(pkt_filter_out_mep0_virtual_channel[4-1:0]),
					   .out_word_count	(pkt_filter_out_mep0_word_count[15:0]),
					   .out_pkt_crc_en	(pkt_filter_out_mep0_pkt_crc_en),
					   .out_pkt_crc		(pkt_filter_out_mep0_pkt_crc[31:0]),
					   .out_data_crc	(),
					   .out_ecc		(),
					   .out_dvalid		(),
					   .out_hvalid		(),
					   .out_vvalid		(),
                        /*AUTOINST*/
					   // Inputs
					   .app_clk_data	(mep_clk0),	 // Templated
					   .app_clk_rst_n	(mep_clk_rst_n0), // Templated
					   .reg_mem_dt1_selz	(reg_mem_dt1_selz_mep0[6:0]), // Templated
					   .reg_mem_dt2_selz	(reg_mem_dt2_selz_mep0[6:0]), // Templated
					   .reg_mem_dt7_selz	(reg_mem_dt7_selz_mep0[6:0]), // Templated
					   .reg_mem_dt8_selz	(reg_mem_dt8_selz_mep0[6:0]), // Templated
					   .reg_mem_dt3_selz	(reg_mem_dt3_selz_mep0[7:0]), // Templated
					   .reg_mem_dt4_selz	(reg_mem_dt4_selz_mep0[7:0]), // Templated
					   .reg_mem_dt3_selz_en	(reg_mem_dt3_selz_en_mep0), // Templated
					   .reg_mem_dt4_selz_en	(reg_mem_dt4_selz_en_mep0), // Templated
					   .reg_vc_selz_l	(reg_vc_selz_l_mep0[7:0]), // Templated
					   .reg_vc_selz_h	(reg_vc_selz_h_mep0[7:0]), // Templated
					   .in_csi_data		(in_mep0_csi_data[64-1:0]), // Templated
					   .in_bytes_en		(in_mep0_byte_en[2:0]), // Templated
					   .in_header_en	(in_mep0_header_en), // Templated
					   .in_data_en		(in_mep0_data_en), // Templated
					   .in_data_type	(in_mep0_data_type[5:0]), // Templated
					   .in_virtual_channel	(in_mep0_virtual_channel[4-1:0]), // Templated
					   .in_word_count	(in_mep0_word_count[15:0]), // Templated
					   .in_pkt_crc_en	(in_mep0_pkt_crc_en), // Templated
					   .in_pkt_crc		(in_mep0_pkt_crc[31:0]), // Templated
					   .in_ecc		(8'd0),		 // Templated
					   .in_dvalid		(16'd0),	 // Templated
					   .in_hvalid		(16'd0),	 // Templated
					   .in_vvalid		(16'd0),	 // Templated
					   .in_data_crc		(32'd0));	 // Templated
                                         
app_pkt_filter_lane u1_app_pkt_filter_lane(
					   .out_csi_data	(pkt_filter_out_mep1_csi_data[64-1:0]),
					   .out_bytes_en	(pkt_filter_out_mep1_bytes_en[3-1:0]),
					   .out_header_en	(pkt_filter_out_mep1_header_en),
					   .out_data_en		(pkt_filter_out_mep1_data_en),
					   .out_data_type	(pkt_filter_out_mep1_data_type[5:0]),
					   .out_virtual_channel	(pkt_filter_out_mep1_virtual_channel[4-1:0]),
					   .out_word_count	(pkt_filter_out_mep1_word_count[15:0]),
					   .out_pkt_crc_en	(pkt_filter_out_mep1_pkt_crc_en),
					   .out_pkt_crc		(pkt_filter_out_mep1_pkt_crc[31:0]),
					   .out_data_crc	(),
					   .out_ecc		(),
					   .out_dvalid		(),
					   .out_hvalid		(),
					   .out_vvalid		(),
                        /*AUTOINST*/
					   // Inputs
					   .app_clk_data	(mep_clk1),	 // Templated
					   .app_clk_rst_n	(mep_clk_rst_n1), // Templated
					   .reg_mem_dt1_selz	(reg_mem_dt1_selz_mep1[6:0]), // Templated
					   .reg_mem_dt2_selz	(reg_mem_dt2_selz_mep1[6:0]), // Templated
					   .reg_mem_dt7_selz	(reg_mem_dt7_selz_mep1[6:0]), // Templated
					   .reg_mem_dt8_selz	(reg_mem_dt8_selz_mep1[6:0]), // Templated
					   .reg_mem_dt3_selz	(reg_mem_dt3_selz_mep1[7:0]), // Templated
					   .reg_mem_dt4_selz	(reg_mem_dt4_selz_mep1[7:0]), // Templated
					   .reg_mem_dt3_selz_en	(reg_mem_dt3_selz_en_mep1), // Templated
					   .reg_mem_dt4_selz_en	(reg_mem_dt4_selz_en_mep1), // Templated
					   .reg_vc_selz_l	(reg_vc_selz_l_mep1[7:0]), // Templated
					   .reg_vc_selz_h	(reg_vc_selz_h_mep1[7:0]), // Templated
					   .in_csi_data		(in_mep1_csi_data[64-1:0]), // Templated
					   .in_bytes_en		(in_mep1_byte_en[2:0]), // Templated
					   .in_header_en	(in_mep1_header_en), // Templated
					   .in_data_en		(in_mep1_data_en), // Templated
					   .in_data_type	(in_mep1_data_type[5:0]), // Templated
					   .in_virtual_channel	(in_mep1_virtual_channel[4-1:0]), // Templated
					   .in_word_count	(in_mep1_word_count[15:0]), // Templated
					   .in_pkt_crc_en	(in_mep1_pkt_crc_en), // Templated
					   .in_pkt_crc		(in_mep1_pkt_crc[31:0]), // Templated
					   .in_ecc		(8'd0),		 // Templated
					   .in_dvalid		(16'd0),	 // Templated
					   .in_hvalid		(16'd0),	 // Templated
					   .in_vvalid		(16'd0),	 // Templated
					   .in_data_crc		(32'd0));	 // Templated
                                         
app_pkt_filter_lane u2_app_pkt_filter_lane(
					   .out_csi_data	(pkt_filter_out_mep2_csi_data[64-1:0]),
					   .out_bytes_en	(pkt_filter_out_mep2_bytes_en[3-1:0]),
					   .out_header_en	(pkt_filter_out_mep2_header_en),
					   .out_data_en		(pkt_filter_out_mep2_data_en),
					   .out_data_type	(pkt_filter_out_mep2_data_type[5:0]),
					   .out_virtual_channel	(pkt_filter_out_mep2_virtual_channel[4-1:0]),
					   .out_word_count	(pkt_filter_out_mep2_word_count[15:0]),
					   .out_pkt_crc_en	(pkt_filter_out_mep2_pkt_crc_en),
					   .out_pkt_crc		(pkt_filter_out_mep2_pkt_crc[31:0]),
					   .out_data_crc	(),
					   .out_ecc		(),
					   .out_dvalid		(),
					   .out_hvalid		(),
					   .out_vvalid		(),
                        /*AUTOINST*/
					   // Inputs
					   .app_clk_data	(mep_clk2),	 // Templated
					   .app_clk_rst_n	(mep_clk_rst_n2), // Templated
					   .reg_mem_dt1_selz	(reg_mem_dt1_selz_mep2[6:0]), // Templated
					   .reg_mem_dt2_selz	(reg_mem_dt2_selz_mep2[6:0]), // Templated
					   .reg_mem_dt7_selz	(reg_mem_dt7_selz_mep2[6:0]), // Templated
					   .reg_mem_dt8_selz	(reg_mem_dt8_selz_mep2[6:0]), // Templated
					   .reg_mem_dt3_selz	(reg_mem_dt3_selz_mep2[7:0]), // Templated
					   .reg_mem_dt4_selz	(reg_mem_dt4_selz_mep2[7:0]), // Templated
					   .reg_mem_dt3_selz_en	(reg_mem_dt3_selz_en_mep2), // Templated
					   .reg_mem_dt4_selz_en	(reg_mem_dt4_selz_en_mep2), // Templated
					   .reg_vc_selz_l	(reg_vc_selz_l_mep2[7:0]), // Templated
					   .reg_vc_selz_h	(reg_vc_selz_h_mep2[7:0]), // Templated
					   .in_csi_data		(in_mep2_csi_data[64-1:0]), // Templated
					   .in_bytes_en		(in_mep2_byte_en[2:0]), // Templated
					   .in_header_en	(in_mep2_header_en), // Templated
					   .in_data_en		(in_mep2_data_en), // Templated
					   .in_data_type	(in_mep2_data_type[5:0]), // Templated
					   .in_virtual_channel	(in_mep2_virtual_channel[4-1:0]), // Templated
					   .in_word_count	(in_mep2_word_count[15:0]), // Templated
					   .in_pkt_crc_en	(in_mep2_pkt_crc_en), // Templated
					   .in_pkt_crc		(in_mep2_pkt_crc[31:0]), // Templated
					   .in_ecc		(8'd0),		 // Templated
					   .in_dvalid		(16'd0),	 // Templated
					   .in_hvalid		(16'd0),	 // Templated
					   .in_vvalid		(16'd0),	 // Templated
					   .in_data_crc		(32'd0));	 // Templated
                                         
app_pkt_filter_lane u3_app_pkt_filter_lane(
					   .out_csi_data	(pkt_filter_out_mep3_csi_data[64-1:0]),
					   .out_bytes_en	(pkt_filter_out_mep3_bytes_en[3-1:0]),
					   .out_header_en	(pkt_filter_out_mep3_header_en),
					   .out_data_en		(pkt_filter_out_mep3_data_en),
					   .out_data_type	(pkt_filter_out_mep3_data_type[5:0]),
					   .out_virtual_channel	(pkt_filter_out_mep3_virtual_channel[4-1:0]),
					   .out_word_count	(pkt_filter_out_mep3_word_count[15:0]),
					   .out_pkt_crc_en	(pkt_filter_out_mep3_pkt_crc_en),
					   .out_pkt_crc		(pkt_filter_out_mep3_pkt_crc[31:0]),
					   .out_data_crc	(),
					   .out_ecc		(),
					   .out_dvalid		(),
					   .out_hvalid		(),
					   .out_vvalid		(),
                        /*AUTOINST*/
					   // Inputs
					   .app_clk_data	(mep_clk3),	 // Templated
					   .app_clk_rst_n	(mep_clk_rst_n3), // Templated
					   .reg_mem_dt1_selz	(reg_mem_dt1_selz_mep3[6:0]), // Templated
					   .reg_mem_dt2_selz	(reg_mem_dt2_selz_mep3[6:0]), // Templated
					   .reg_mem_dt7_selz	(reg_mem_dt7_selz_mep3[6:0]), // Templated
					   .reg_mem_dt8_selz	(reg_mem_dt8_selz_mep3[6:0]), // Templated
					   .reg_mem_dt3_selz	(reg_mem_dt3_selz_mep3[7:0]), // Templated
					   .reg_mem_dt4_selz	(reg_mem_dt4_selz_mep3[7:0]), // Templated
					   .reg_mem_dt3_selz_en	(reg_mem_dt3_selz_en_mep3), // Templated
					   .reg_mem_dt4_selz_en	(reg_mem_dt4_selz_en_mep3), // Templated
					   .reg_vc_selz_l	(reg_vc_selz_l_mep3[7:0]), // Templated
					   .reg_vc_selz_h	(reg_vc_selz_h_mep3[7:0]), // Templated
					   .in_csi_data		(in_mep3_csi_data[64-1:0]), // Templated
					   .in_bytes_en		(in_mep3_byte_en[2:0]), // Templated
					   .in_header_en	(in_mep3_header_en), // Templated
					   .in_data_en		(in_mep3_data_en), // Templated
					   .in_data_type	(in_mep3_data_type[5:0]), // Templated
					   .in_virtual_channel	(in_mep3_virtual_channel[4-1:0]), // Templated
					   .in_word_count	(in_mep3_word_count[15:0]), // Templated
					   .in_pkt_crc_en	(in_mep3_pkt_crc_en), // Templated
					   .in_pkt_crc		(in_mep3_pkt_crc[31:0]), // Templated
					   .in_ecc		(8'd0),		 // Templated
					   .in_dvalid		(16'd0),	 // Templated
					   .in_hvalid		(16'd0),	 // Templated
					   .in_vvalid		(16'd0),	 // Templated
					   .in_data_crc		(32'd0));	 // Templated


/*  as6d_app_idi_tunnel_mode_delay  AUTO_TEMPLATE (
		.tdi_en		(mep@_tdi_en),
		.in_bytes_en(in_mep@_byte_en[2:0]),
        .in\(.*\)   (in_mep@\1[]),
        .out\(.*\)  (idi_tunnel_mode_d1_mep@\1[]),
        .reg_mep_tdi_en        (reg_mep@_tdi_en),
        .reg_mep_tdi_en_force      (reg_mep@_tdi_en_force),
        .clk        (mep_clk@),
        .rst_n      (mep_clk_rst_n@),
)*/
as6d_app_idi_tunnel_mode_delay u0_as6d_app_idi_tunnel_mode_delay(
								 .tdi_en		(mep0_tdi_en),
								 .out_bytes_en		(idi_tunnel_mode_d1_mep0_bytes_en[2:0]),
								 .out_csi_data		(idi_tunnel_mode_d1_mep0_csi_data[63:0]),
								 .out_data_en		(idi_tunnel_mode_d1_mep0_data_en),
								 .out_data_type		(idi_tunnel_mode_d1_mep0_data_type[5:0]),
								 .out_header_en		(idi_tunnel_mode_d1_mep0_header_en),
								 .out_virtual_channel	(idi_tunnel_mode_d1_mep0_virtual_channel[3:0]),
								 .out_word_count	(idi_tunnel_mode_d1_mep0_word_count[15:0]),
								 .out_tunnel_mode_en	(idi_tunnel_mode_d1_mep0_tunnel_mode_en),
								 .out_pkt_crc_en	(idi_tunnel_mode_d1_mep0_pkt_crc_en),
								 .out_pkt_crc		(idi_tunnel_mode_d1_mep0_pkt_crc[31:0]),
                                /*AUTOINST*/
								 // Inputs
								 .clk			(mep_clk0),	 // Templated
								 .rst_n			(mep_clk_rst_n0), // Templated
								 .reg_mep_tdi_en_force	(reg_mep0_tdi_en_force), // Templated
								 .reg_mep_tdi_en	(reg_mep0_tdi_en), // Templated
								 .in_bytes_en		(in_mep0_byte_en[2:0]), // Templated
								 .in_csi_data		(in_mep0_csi_data[63:0]), // Templated
								 .in_data_en		(in_mep0_data_en), // Templated
								 .in_data_type		(in_mep0_data_type[5:0]), // Templated
								 .in_header_en		(in_mep0_header_en), // Templated
								 .in_virtual_channel	(in_mep0_virtual_channel[3:0]), // Templated
								 .in_word_count		(in_mep0_word_count[15:0]), // Templated
								 .in_tunnel_mode_en	(in_mep0_tunnel_mode_en), // Templated
								 .in_pkt_crc_en		(in_mep0_pkt_crc_en), // Templated
								 .in_pkt_crc		(in_mep0_pkt_crc[31:0])); // Templated

as6d_app_idi_tunnel_mode_delay u1_as6d_app_idi_tunnel_mode_delay(
								 .tdi_en		(mep1_tdi_en),
								 .out_bytes_en		(idi_tunnel_mode_d1_mep1_bytes_en[2:0]),
								 .out_csi_data		(idi_tunnel_mode_d1_mep1_csi_data[63:0]),
								 .out_data_en		(idi_tunnel_mode_d1_mep1_data_en),
								 .out_data_type		(idi_tunnel_mode_d1_mep1_data_type[5:0]),
								 .out_header_en		(idi_tunnel_mode_d1_mep1_header_en),
								 .out_virtual_channel	(idi_tunnel_mode_d1_mep1_virtual_channel[3:0]),
								 .out_word_count	(idi_tunnel_mode_d1_mep1_word_count[15:0]),
								 .out_tunnel_mode_en	(idi_tunnel_mode_d1_mep1_tunnel_mode_en),
								 .out_pkt_crc_en	(idi_tunnel_mode_d1_mep1_pkt_crc_en),
								 .out_pkt_crc		(idi_tunnel_mode_d1_mep1_pkt_crc[31:0]),
                                /*AUTOINST*/
								 // Inputs
								 .clk			(mep_clk1),	 // Templated
								 .rst_n			(mep_clk_rst_n1), // Templated
								 .reg_mep_tdi_en_force	(reg_mep1_tdi_en_force), // Templated
								 .reg_mep_tdi_en	(reg_mep1_tdi_en), // Templated
								 .in_bytes_en		(in_mep1_byte_en[2:0]), // Templated
								 .in_csi_data		(in_mep1_csi_data[63:0]), // Templated
								 .in_data_en		(in_mep1_data_en), // Templated
								 .in_data_type		(in_mep1_data_type[5:0]), // Templated
								 .in_header_en		(in_mep1_header_en), // Templated
								 .in_virtual_channel	(in_mep1_virtual_channel[3:0]), // Templated
								 .in_word_count		(in_mep1_word_count[15:0]), // Templated
								 .in_tunnel_mode_en	(in_mep1_tunnel_mode_en), // Templated
								 .in_pkt_crc_en		(in_mep1_pkt_crc_en), // Templated
								 .in_pkt_crc		(in_mep1_pkt_crc[31:0])); // Templated
as6d_app_idi_tunnel_mode_delay u2_as6d_app_idi_tunnel_mode_delay(
								 .tdi_en		(mep2_tdi_en),
								 .out_bytes_en		(idi_tunnel_mode_d1_mep2_bytes_en[2:0]),
								 .out_csi_data		(idi_tunnel_mode_d1_mep2_csi_data[63:0]),
								 .out_data_en		(idi_tunnel_mode_d1_mep2_data_en),
								 .out_data_type		(idi_tunnel_mode_d1_mep2_data_type[5:0]),
								 .out_header_en		(idi_tunnel_mode_d1_mep2_header_en),
								 .out_virtual_channel	(idi_tunnel_mode_d1_mep2_virtual_channel[3:0]),
								 .out_word_count	(idi_tunnel_mode_d1_mep2_word_count[15:0]),
								 .out_tunnel_mode_en	(idi_tunnel_mode_d1_mep2_tunnel_mode_en),
								 .out_pkt_crc_en	(idi_tunnel_mode_d1_mep2_pkt_crc_en),
								 .out_pkt_crc		(idi_tunnel_mode_d1_mep2_pkt_crc[31:0]),
                                /*AUTOINST*/
								 // Inputs
								 .clk			(mep_clk2),	 // Templated
								 .rst_n			(mep_clk_rst_n2), // Templated
								 .reg_mep_tdi_en_force	(reg_mep2_tdi_en_force), // Templated
								 .reg_mep_tdi_en	(reg_mep2_tdi_en), // Templated
								 .in_bytes_en		(in_mep2_byte_en[2:0]), // Templated
								 .in_csi_data		(in_mep2_csi_data[63:0]), // Templated
								 .in_data_en		(in_mep2_data_en), // Templated
								 .in_data_type		(in_mep2_data_type[5:0]), // Templated
								 .in_header_en		(in_mep2_header_en), // Templated
								 .in_virtual_channel	(in_mep2_virtual_channel[3:0]), // Templated
								 .in_word_count		(in_mep2_word_count[15:0]), // Templated
								 .in_tunnel_mode_en	(in_mep2_tunnel_mode_en), // Templated
								 .in_pkt_crc_en		(in_mep2_pkt_crc_en), // Templated
								 .in_pkt_crc		(in_mep2_pkt_crc[31:0])); // Templated
as6d_app_idi_tunnel_mode_delay u3_as6d_app_idi_tunnel_mode_delay(
								 .tdi_en		(mep3_tdi_en),
								 .out_bytes_en		(idi_tunnel_mode_d1_mep3_bytes_en[2:0]),
								 .out_csi_data		(idi_tunnel_mode_d1_mep3_csi_data[63:0]),
								 .out_data_en		(idi_tunnel_mode_d1_mep3_data_en),
								 .out_data_type		(idi_tunnel_mode_d1_mep3_data_type[5:0]),
								 .out_header_en		(idi_tunnel_mode_d1_mep3_header_en),
								 .out_virtual_channel	(idi_tunnel_mode_d1_mep3_virtual_channel[3:0]),
								 .out_word_count	(idi_tunnel_mode_d1_mep3_word_count[15:0]),
								 .out_tunnel_mode_en	(idi_tunnel_mode_d1_mep3_tunnel_mode_en),
								 .out_pkt_crc_en	(idi_tunnel_mode_d1_mep3_pkt_crc_en),
								 .out_pkt_crc		(idi_tunnel_mode_d1_mep3_pkt_crc[31:0]),
                                /*AUTOINST*/
								 // Inputs
								 .clk			(mep_clk3),	 // Templated
								 .rst_n			(mep_clk_rst_n3), // Templated
								 .reg_mep_tdi_en_force	(reg_mep3_tdi_en_force), // Templated
								 .reg_mep_tdi_en	(reg_mep3_tdi_en), // Templated
								 .in_bytes_en		(in_mep3_byte_en[2:0]), // Templated
								 .in_csi_data		(in_mep3_csi_data[63:0]), // Templated
								 .in_data_en		(in_mep3_data_en), // Templated
								 .in_data_type		(in_mep3_data_type[5:0]), // Templated
								 .in_header_en		(in_mep3_header_en), // Templated
								 .in_virtual_channel	(in_mep3_virtual_channel[3:0]), // Templated
								 .in_word_count		(in_mep3_word_count[15:0]), // Templated
								 .in_tunnel_mode_en	(in_mep3_tunnel_mode_en), // Templated
								 .in_pkt_crc_en		(in_mep3_pkt_crc_en), // Templated
								 .in_pkt_crc		(in_mep3_pkt_crc[31:0])); // Templated

assign out_mep0_byte_en          = mep0_tdi_en ? idi_tunnel_mode_d1_mep0_bytes_en        : pkt_filter_out_mep0_bytes_en         ;
assign out_mep0_csi_data         = mep0_tdi_en ? idi_tunnel_mode_d1_mep0_csi_data        : pkt_filter_out_mep0_csi_data         ;
assign out_mep0_data_en          = mep0_tdi_en ? idi_tunnel_mode_d1_mep0_data_en         : pkt_filter_out_mep0_data_en          ;
assign out_mep0_data_type        = mep0_tdi_en ? idi_tunnel_mode_d1_mep0_data_type       : pkt_filter_out_mep0_data_type        ;
assign out_mep0_header_en        = mep0_tdi_en ? idi_tunnel_mode_d1_mep0_header_en       : pkt_filter_out_mep0_header_en        ;
assign out_mep0_virtual_channel  = mep0_tdi_en ? idi_tunnel_mode_d1_mep0_virtual_channel : pkt_filter_out_mep0_virtual_channel  ;
assign out_mep0_word_count       = mep0_tdi_en ? idi_tunnel_mode_d1_mep0_word_count      : pkt_filter_out_mep0_word_count       ;
assign out_mep0_pkt_crc_en       = mep0_tdi_en ? idi_tunnel_mode_d1_mep0_pkt_crc_en      : pkt_filter_out_mep0_pkt_crc_en       ;
assign out_mep0_pkt_crc          = mep0_tdi_en ? idi_tunnel_mode_d1_mep0_pkt_crc         : pkt_filter_out_mep0_pkt_crc          ;
assign out_mep0_tunnel_mode_en   = mep0_tdi_en ? idi_tunnel_mode_d1_mep0_tunnel_mode_en  : 1'd0                                 ;
 
assign out_mep1_byte_en          = mep1_tdi_en ? idi_tunnel_mode_d1_mep1_bytes_en        : pkt_filter_out_mep1_bytes_en         ;
assign out_mep1_csi_data         = mep1_tdi_en ? idi_tunnel_mode_d1_mep1_csi_data        : pkt_filter_out_mep1_csi_data         ;
assign out_mep1_data_en          = mep1_tdi_en ? idi_tunnel_mode_d1_mep1_data_en         : pkt_filter_out_mep1_data_en          ;
assign out_mep1_data_type        = mep1_tdi_en ? idi_tunnel_mode_d1_mep1_data_type       : pkt_filter_out_mep1_data_type        ;
assign out_mep1_header_en        = mep1_tdi_en ? idi_tunnel_mode_d1_mep1_header_en       : pkt_filter_out_mep1_header_en        ;
assign out_mep1_virtual_channel  = mep1_tdi_en ? idi_tunnel_mode_d1_mep1_virtual_channel : pkt_filter_out_mep1_virtual_channel  ;
assign out_mep1_word_count       = mep1_tdi_en ? idi_tunnel_mode_d1_mep1_word_count      : pkt_filter_out_mep1_word_count       ;
assign out_mep1_pkt_crc_en       = mep1_tdi_en ? idi_tunnel_mode_d1_mep1_pkt_crc_en      : pkt_filter_out_mep1_pkt_crc_en       ;
assign out_mep1_pkt_crc          = mep1_tdi_en ? idi_tunnel_mode_d1_mep1_pkt_crc         : pkt_filter_out_mep1_pkt_crc          ;
assign out_mep1_tunnel_mode_en   = mep1_tdi_en ? idi_tunnel_mode_d1_mep1_tunnel_mode_en  : 1'd0                                 ;
 
assign out_mep2_byte_en          = mep2_tdi_en ? idi_tunnel_mode_d1_mep2_bytes_en        : pkt_filter_out_mep2_bytes_en         ;
assign out_mep2_csi_data         = mep2_tdi_en ? idi_tunnel_mode_d1_mep2_csi_data        : pkt_filter_out_mep2_csi_data         ;
assign out_mep2_data_en          = mep2_tdi_en ? idi_tunnel_mode_d1_mep2_data_en         : pkt_filter_out_mep2_data_en          ;
assign out_mep2_data_type        = mep2_tdi_en ? idi_tunnel_mode_d1_mep2_data_type       : pkt_filter_out_mep2_data_type        ;
assign out_mep2_header_en        = mep2_tdi_en ? idi_tunnel_mode_d1_mep2_header_en       : pkt_filter_out_mep2_header_en        ;
assign out_mep2_virtual_channel  = mep2_tdi_en ? idi_tunnel_mode_d1_mep2_virtual_channel : pkt_filter_out_mep2_virtual_channel  ;
assign out_mep2_word_count       = mep2_tdi_en ? idi_tunnel_mode_d1_mep2_word_count      : pkt_filter_out_mep2_word_count       ;
assign out_mep2_pkt_crc_en       = mep2_tdi_en ? idi_tunnel_mode_d1_mep2_pkt_crc_en      : pkt_filter_out_mep2_pkt_crc_en       ;
assign out_mep2_pkt_crc          = mep2_tdi_en ? idi_tunnel_mode_d1_mep2_pkt_crc         : pkt_filter_out_mep2_pkt_crc          ;
assign out_mep2_tunnel_mode_en   = mep2_tdi_en ? idi_tunnel_mode_d1_mep2_tunnel_mode_en  : 1'd0                                 ;
 
assign out_mep3_byte_en          = mep3_tdi_en ? idi_tunnel_mode_d1_mep3_bytes_en        : pkt_filter_out_mep3_bytes_en         ;
assign out_mep3_csi_data         = mep3_tdi_en ? idi_tunnel_mode_d1_mep3_csi_data        : pkt_filter_out_mep3_csi_data         ;
assign out_mep3_data_en          = mep3_tdi_en ? idi_tunnel_mode_d1_mep3_data_en         : pkt_filter_out_mep3_data_en          ;
assign out_mep3_data_type        = mep3_tdi_en ? idi_tunnel_mode_d1_mep3_data_type       : pkt_filter_out_mep3_data_type        ;
assign out_mep3_header_en        = mep3_tdi_en ? idi_tunnel_mode_d1_mep3_header_en       : pkt_filter_out_mep3_header_en        ;
assign out_mep3_virtual_channel  = mep3_tdi_en ? idi_tunnel_mode_d1_mep3_virtual_channel : pkt_filter_out_mep3_virtual_channel  ;
assign out_mep3_word_count       = mep3_tdi_en ? idi_tunnel_mode_d1_mep3_word_count      : pkt_filter_out_mep3_word_count       ;
assign out_mep3_pkt_crc_en       = mep3_tdi_en ? idi_tunnel_mode_d1_mep3_pkt_crc_en      : pkt_filter_out_mep3_pkt_crc_en       ;
assign out_mep3_pkt_crc          = mep3_tdi_en ? idi_tunnel_mode_d1_mep3_pkt_crc         : pkt_filter_out_mep3_pkt_crc          ;
assign out_mep3_tunnel_mode_en   = mep3_tdi_en ? idi_tunnel_mode_d1_mep3_tunnel_mode_en  : 1'd0                                 ;
 

endmodule

---_FILE_END_---
---_PATH_START_---as6d_app_crc_chk_lane.v---_PATH_END_---
module  as6d_app_crc_chk_lane(/*AUTOARG*/
   // Outputs
   video_crc_err,
   // Inputs
   clk, rst_n, video_data_vld, video_data, pcs2mep_data_stat
   );

    input                                                       clk;
    input                                                       rst_n;
    input                                                       video_data_vld;
    input     [139:0]                                           video_data;
    input                                                       pcs2mep_data_stat;

    output reg                                                  video_crc_err;
    
    localparam   SILENT           = 4'd0;
    localparam   IDLE             = 4'd1;
    localparam   LONG_PKT_HEADER  = 4'd2;
    localparam   LONG_PKT_DATA    = 4'd3;
    localparam   LONG_PKT_FOOTER  = 4'd4;
    localparam   LONG_PKT_CRC     = 4'd5;
    localparam   SHORT_PKT_HEADER = 4'd6;
    localparam   SHORT_PKT_CRC    = 4'd7;

    app_header  rd_ctrl_app_header;
    app_data    rd_ctrl_app_data;

    genvar                  i;
    reg       [  5:0]       idi_data_type;
    wire      [127:0]       idi_data;
    wire      [  3:0]       idi_byte_en;
    reg                     idi_tunnel_mode_en;
    reg       [  3:0]       current_state;
    reg       [  3:0]       next_state;
    reg                     idi_header_en_d1;
    reg                     header_dn_d1;
    wire                    first_slice;
    wire                    middle_slice;
    wire                    last_slice;
    wire                    idi_data_req_pre_crc;
    wire      [  1:0]       idi_data_slice_pre_crc;
    wire      [  3:0]       idi_byte_en_pre_crc;
    wire                    swap_data_en;
    wire      [127:0]       swap_idi_data;
    wire      [127:0]       idi_data_post_swap;
    reg       [127:0]       idi_data_post_padding_zero;
    wire      [127:0]       idi_data_pre_crc;
    wire      [  1:0]       idi_data_slice_post_crc;
    wire      [127:0]       idi_data_post_crc;
    wire                    data_en;
    wire                    short_en;
    wire                    footer_en;
    wire                    header_en;
    wire      [  5:0]       data_type;
    wire                    sp_ls;
    wire                    sp_le;
    wire                    sp_fs;
    wire                    sp_fe;
    wire                    lp_ps;
    wire                    lp_pf;
    wire                    lp_payload;
    wire                    sp_pkt;
    wire                    lp_ps_pkt;
    wire                    lp_pf_pkt;
    wire                    lp_payload_pkt;
    wire                    video_crc_err_pre;

    //observer signal begin
    assign  sp_ls         =    (video_data_vld)&short_en&(rd_ctrl_app_header.short_flag)&&(rd_ctrl_app_header.data_type==`CSI_LINE_START);
    assign  sp_le         =    (video_data_vld)&short_en&(rd_ctrl_app_header.short_flag)&&(rd_ctrl_app_header.data_type==`CSI_LINE_END);
    assign  sp_fs         =    (video_data_vld)&short_en&(rd_ctrl_app_header.short_flag)&&(rd_ctrl_app_header.data_type==`CSI_FRAME_START);
    assign  sp_fe         =    (video_data_vld)&short_en&(rd_ctrl_app_header.short_flag)&&(rd_ctrl_app_header.data_type==`CSI_FRAME_END);
    assign  lp_ps         =    (video_data_vld)&header_en;
    assign  lp_pf         =    (video_data_vld)&footer_en;
    assign  lp_payload    =    (video_data_vld)&data_en;

    assign  sp_pkt          = ({data_en,short_en,footer_en,header_en} == 4'b0100)&&(rd_ctrl_app_header.data_type[5:2]==4'd0);
    assign  lp_pf_pkt       = (        {short_en,footer_en,header_en} ==  3'b010);
    assign  lp_payload_pkt  = ({data_en,short_en,          header_en} == 3'b10_0);
    //observer signal end

    //logic design
    assign    rd_ctrl_app_header  =    video_data[135:0];
    assign    rd_ctrl_app_data    =    video_data[135:0];
    assign    {data_en,short_en,footer_en,header_en} = video_data[135:132];

    assign    lp_ps_pkt       = ({data_en,short_en,footer_en,header_en} == 4'b0001)&&(rd_ctrl_app_header.data_type[5:2]!=4'd0);
    

    always@(posedge clk or negedge rst_n)begin
        if(~rst_n)
            idi_data_type   <= 6'd0;
        else if(video_data_vld & ((current_state == IDLE)&(next_state == LONG_PKT_HEADER)))
            idi_data_type   <= rd_ctrl_app_header.data_type;
    end

    always@(posedge clk or negedge rst_n)begin
        if(~rst_n)
            idi_tunnel_mode_en   <= 1'd0;
        else if(video_data_vld & ((current_state == IDLE)&(next_state == LONG_PKT_HEADER)))
            idi_tunnel_mode_en   <= video_data[139];
    end
    
    assign  idi_byte_en     = rd_ctrl_app_data.byte_en;
    assign  idi_data        = rd_ctrl_app_data.csi_data;

    always@(posedge clk or negedge rst_n)begin
        if(~rst_n)
            current_state <= 4'd0;
        else
            current_state <= next_state;
    end

    always@(*)begin
        case(current_state)
            SILENT:begin
                if(pcs2mep_data_stat) next_state = IDLE;
                else next_state = SILENT;
            end
            IDLE:begin
                if(pcs2mep_data_stat)begin
                    if(video_data_vld&header_en&&lp_ps_pkt) next_state = LONG_PKT_HEADER;
                    else if(video_data_vld&data_en) next_state = LONG_PKT_DATA;
                    else next_state = IDLE;
                end
                else next_state = SILENT;
            end
            LONG_PKT_HEADER:begin
                if(pcs2mep_data_stat)begin
                    if(video_data_vld&footer_en) next_state = LONG_PKT_FOOTER;
                    else if(video_data_vld&data_en) next_state = LONG_PKT_DATA;
                    else next_state = LONG_PKT_HEADER;
                end
                else next_state = SILENT;
            end
            LONG_PKT_DATA:begin
                if(pcs2mep_data_stat)begin
                    if(video_data_vld&footer_en) next_state = LONG_PKT_FOOTER;
                    else next_state = LONG_PKT_DATA;
                end
                else next_state = SILENT;
            end
            LONG_PKT_FOOTER:begin
                if(pcs2mep_data_stat)begin
                    if(video_data_vld) next_state = LONG_PKT_CRC;
                    else next_state = LONG_PKT_FOOTER;
                end
                else next_state = SILENT;
            end
            LONG_PKT_CRC:begin
                if(pcs2mep_data_stat) next_state = IDLE;
                else next_state = SILENT;
            end
            default:begin
                next_state = SILENT;
            end
        endcase
    end
    

    assign  first_slice  = video_data_vld && ((current_state == LONG_PKT_HEADER)&&((next_state == LONG_PKT_DATA)||(next_state == LONG_PKT_FOOTER))) && data_en;
    assign  middle_slice = video_data_vld && ((current_state == LONG_PKT_DATA)&&((next_state == LONG_PKT_DATA)||(next_state == LONG_PKT_FOOTER))) && data_en;
    assign  last_slice   = video_data_vld && ((current_state == LONG_PKT_FOOTER)&&(next_state == LONG_PKT_CRC));
    
    assign  idi_data_req_pre_crc   = first_slice|middle_slice|last_slice;
    assign  idi_data_slice_pre_crc = first_slice  ? 2'b01 :
                                     middle_slice ? 2'b00 :
                                     last_slice   ? 2'b10 : 2'b00;

    assign  idi_byte_en_pre_crc    = last_slice ? 4'h3 :
                                     (first_slice|middle_slice) ? (idi_byte_en <= 7)  ? 4'h7 : 4'hf :
                                     4'b0;

    assign  swap_data_en = (first_slice|middle_slice)&(((idi_data_type == 6'h1a)||(idi_data_type == 6'h1e)) || idi_tunnel_mode_en);

    generate 
        for(i=0;i<=15;i=i+1)begin:SWAP_IDI_DATA_BK
            assign swap_idi_data[i*8+:8] = idi_data[(15-i)*8+:8];
        end
    endgenerate

    assign  idi_data_post_swap  = swap_data_en ? swap_idi_data : idi_data;

    always@(*)begin
        if(idi_byte_en_pre_crc == 4'd15)
            idi_data_post_padding_zero = {       idi_data_post_swap[127:0]};
        else if(idi_byte_en_pre_crc == 4'd14)      
            idi_data_post_padding_zero = { 8'd0 ,idi_data_post_swap[119:0]};
        else if(idi_byte_en_pre_crc == 4'd13)      
            idi_data_post_padding_zero = { 16'd0,idi_data_post_swap[111:0]};
        else if(idi_byte_en_pre_crc == 4'd12)      
            idi_data_post_padding_zero = { 24'd0,idi_data_post_swap[103:0]};
        else if(idi_byte_en_pre_crc == 4'd11)      
            idi_data_post_padding_zero = { 32'd0,idi_data_post_swap[ 95:0]};
        else if(idi_byte_en_pre_crc == 4'd10)                                
            idi_data_post_padding_zero = { 40'd0,idi_data_post_swap[ 87:0]};
        else if(idi_byte_en_pre_crc == 4'd9)                                 
            idi_data_post_padding_zero = { 48'd0,idi_data_post_swap[ 79:0]};
        else if(idi_byte_en_pre_crc == 4'd8)                                 
            idi_data_post_padding_zero = { 56'd0,idi_data_post_swap[ 71:0]};
        else if(idi_byte_en_pre_crc == 4'd7)                                 
            idi_data_post_padding_zero = { 64'd0,idi_data_post_swap[ 63:0]};
        else if(idi_byte_en_pre_crc == 4'd6)                                 
            idi_data_post_padding_zero = { 72'd0,idi_data_post_swap[ 55:0]};
        else if(idi_byte_en_pre_crc == 4'd5)                                 
            idi_data_post_padding_zero = { 80'd0,idi_data_post_swap[ 47:0]};
        else if(idi_byte_en_pre_crc == 4'd4)                                 
            idi_data_post_padding_zero = { 88'd0,idi_data_post_swap[ 39:0]};
        else if(idi_byte_en_pre_crc == 4'd3)                                 
            idi_data_post_padding_zero = { 96'd0,idi_data_post_swap[ 31:0]};
        else if(idi_byte_en_pre_crc == 4'd2)                                 
            idi_data_post_padding_zero = {104'd0,idi_data_post_swap[ 23:0]};
        else if(idi_byte_en_pre_crc == 4'd1)                                 
            idi_data_post_padding_zero = {112'd0,idi_data_post_swap[ 15:0]};
        else if(idi_byte_en_pre_crc == 4'd0)                                 
            idi_data_post_padding_zero = {120'd0,idi_data_post_swap[  7:0]};
        else
            idi_data_post_padding_zero = 128'd0;
    end
         
    assign  idi_data_pre_crc = idi_data_post_padding_zero;

    crc32_decode_wrapper_with_crc_en_app_idi u_as6d_app_rx_crc_chk (
        .clk            ( clk                                  ),
        .rst_n          ( rst_n                                ),
        .data_in        ( idi_data_pre_crc[127:0]              ),
        .data_slice_in  ( idi_data_slice_pre_crc[1:0]          ),
        .data_req_in    ( idi_data_req_pre_crc                 ),
        .byte_en_in     ( idi_byte_en_pre_crc                  ),

        .data_out       ( idi_data_post_crc[127:0]             ),
        .data_slice_out ( idi_data_slice_post_crc[1:0]         ),
        .data_req_out   (                                      ),
        .crc_err_out    ( video_crc_err_pre                    )
    );

    always@(posedge clk or negedge rst_n)begin
        if(~rst_n)
            video_crc_err <= 1'd0;
        else
            video_crc_err <= video_crc_err_pre;
    end
    
endmodule

---_FILE_END_---
---_PATH_START_---as6d_app_pipe_route.v---_PATH_END_---
`include "as6d_app_all_includes.vh"
module as6d_app_pipe_route	#(

	)(/*AUTOARG*/
   // Outputs
   reg_rd_vprbs_rx_fail_app_route_lane7,
   reg_rd_vprbs_rx_fail_app_route_lane6,
   reg_rd_vprbs_rx_fail_app_route_lane5,
   reg_rd_vprbs_rx_fail_app_route_lane4,
   reg_rd_vprbs_rx_fail_app_route_lane3,
   reg_rd_vprbs_rx_fail_app_route_lane2,
   reg_rd_vprbs_rx_fail_app_route_lane1,
   reg_rd_vprbs_rx_fail_app_route_lane0,
   reg_rd_vprbs_rx_err_app_route_lane7,
   reg_rd_vprbs_rx_err_app_route_lane6,
   reg_rd_vprbs_rx_err_app_route_lane5,
   reg_rd_vprbs_rx_err_app_route_lane4,
   reg_rd_vprbs_rx_err_app_route_lane3,
   reg_rd_vprbs_rx_err_app_route_lane2,
   reg_rd_vprbs_rx_err_app_route_lane1,
   reg_rd_vprbs_rx_err_app_route_lane0,
   reg_rd_vprbs_rx_check_app_route_lane7,
   reg_rd_vprbs_rx_check_app_route_lane6,
   reg_rd_vprbs_rx_check_app_route_lane5,
   reg_rd_vprbs_rx_check_app_route_lane4,
   reg_rd_vprbs_rx_check_app_route_lane3,
   reg_rd_vprbs_rx_check_app_route_lane2,
   reg_rd_vprbs_rx_check_app_route_lane1,
   reg_rd_vprbs_rx_check_app_route_lane0, pipe7_pkt_crc_en,
   pipe7_pkt_crc, pipe6_pkt_crc_en, pipe6_pkt_crc, pipe5_pkt_crc_en,
   pipe5_pkt_crc, pipe4_pkt_crc_en, pipe4_pkt_crc, pipe3_pkt_crc_en,
   pipe3_pkt_crc, pipe2_pkt_crc_en, pipe2_pkt_crc, pipe1_pkt_crc_en,
   pipe1_pkt_crc, pipe0_pkt_crc_en, pipe0_pkt_crc, pipe0_csi_data,
   pipe0_bytes_en, pipe0_header_en, pipe0_data_en, pipe0_data_type,
   pipe0_virtual_channel, pipe0_virtual_channel_x, pipe0_word_count,
   pipe0_aggr_id, pipe1_csi_data, pipe1_bytes_en, pipe1_header_en,
   pipe1_data_en, pipe1_data_type, pipe1_virtual_channel,
   pipe1_virtual_channel_x, pipe1_word_count, pipe1_aggr_id,
   pipe2_csi_data, pipe2_bytes_en, pipe2_header_en, pipe2_data_en,
   pipe2_data_type, pipe2_virtual_channel, pipe2_virtual_channel_x,
   pipe2_word_count, pipe2_aggr_id, pipe3_csi_data, pipe3_bytes_en,
   pipe3_header_en, pipe3_data_en, pipe3_data_type,
   pipe3_virtual_channel, pipe3_virtual_channel_x, pipe3_word_count,
   pipe3_aggr_id, pipe4_csi_data, pipe4_bytes_en, pipe4_header_en,
   pipe4_data_en, pipe4_data_type, pipe4_virtual_channel,
   pipe4_virtual_channel_x, pipe4_word_count, pipe4_aggr_id,
   pipe5_csi_data, pipe5_bytes_en, pipe5_header_en, pipe5_data_en,
   pipe5_data_type, pipe5_virtual_channel, pipe5_virtual_channel_x,
   pipe5_word_count, pipe5_aggr_id, pipe6_csi_data, pipe6_bytes_en,
   pipe6_header_en, pipe6_data_en, pipe6_data_type,
   pipe6_virtual_channel, pipe6_virtual_channel_x, pipe6_word_count,
   pipe6_aggr_id, pipe7_csi_data, pipe7_bytes_en, pipe7_header_en,
   pipe7_data_en, pipe7_data_type, pipe7_virtual_channel,
   pipe7_virtual_channel_x, pipe7_word_count, pipe7_aggr_id,
   // Inputs
   reg_vprbs_tx_pat_reset_app_route_lane7,
   reg_vprbs_tx_pat_reset_app_route_lane6,
   reg_vprbs_tx_pat_reset_app_route_lane5,
   reg_vprbs_tx_pat_reset_app_route_lane4,
   reg_vprbs_tx_pat_reset_app_route_lane3,
   reg_vprbs_tx_pat_reset_app_route_lane2,
   reg_vprbs_tx_pat_reset_app_route_lane1,
   reg_vprbs_tx_pat_reset_app_route_lane0,
   reg_vprbs_tx_order_app_route_lane7,
   reg_vprbs_tx_order_app_route_lane6,
   reg_vprbs_tx_order_app_route_lane5,
   reg_vprbs_tx_order_app_route_lane4,
   reg_vprbs_tx_order_app_route_lane3,
   reg_vprbs_tx_order_app_route_lane2,
   reg_vprbs_tx_order_app_route_lane1,
   reg_vprbs_tx_order_app_route_lane0,
   reg_vprbs_tx_mode_app_route_lane7,
   reg_vprbs_tx_mode_app_route_lane6,
   reg_vprbs_tx_mode_app_route_lane5,
   reg_vprbs_tx_mode_app_route_lane4,
   reg_vprbs_tx_mode_app_route_lane3,
   reg_vprbs_tx_mode_app_route_lane2,
   reg_vprbs_tx_mode_app_route_lane1,
   reg_vprbs_tx_mode_app_route_lane0,
   reg_vprbs_tx_idi_driver_word_count_app_route_lane7,
   reg_vprbs_tx_idi_driver_word_count_app_route_lane6,
   reg_vprbs_tx_idi_driver_word_count_app_route_lane5,
   reg_vprbs_tx_idi_driver_word_count_app_route_lane4,
   reg_vprbs_tx_idi_driver_word_count_app_route_lane3,
   reg_vprbs_tx_idi_driver_word_count_app_route_lane2,
   reg_vprbs_tx_idi_driver_word_count_app_route_lane1,
   reg_vprbs_tx_idi_driver_word_count_app_route_lane0,
   reg_vprbs_tx_idi_driver_virtual_channel_app_route_lane7,
   reg_vprbs_tx_idi_driver_virtual_channel_app_route_lane6,
   reg_vprbs_tx_idi_driver_virtual_channel_app_route_lane5,
   reg_vprbs_tx_idi_driver_virtual_channel_app_route_lane4,
   reg_vprbs_tx_idi_driver_virtual_channel_app_route_lane3,
   reg_vprbs_tx_idi_driver_virtual_channel_app_route_lane2,
   reg_vprbs_tx_idi_driver_virtual_channel_app_route_lane1,
   reg_vprbs_tx_idi_driver_virtual_channel_app_route_lane0,
   reg_vprbs_tx_idi_driver_total_interval_app_route_lane7,
   reg_vprbs_tx_idi_driver_total_interval_app_route_lane6,
   reg_vprbs_tx_idi_driver_total_interval_app_route_lane5,
   reg_vprbs_tx_idi_driver_total_interval_app_route_lane4,
   reg_vprbs_tx_idi_driver_total_interval_app_route_lane3,
   reg_vprbs_tx_idi_driver_total_interval_app_route_lane2,
   reg_vprbs_tx_idi_driver_total_interval_app_route_lane1,
   reg_vprbs_tx_idi_driver_total_interval_app_route_lane0,
   reg_vprbs_tx_idi_driver_pkt_interval_app_route_lane7,
   reg_vprbs_tx_idi_driver_pkt_interval_app_route_lane6,
   reg_vprbs_tx_idi_driver_pkt_interval_app_route_lane5,
   reg_vprbs_tx_idi_driver_pkt_interval_app_route_lane4,
   reg_vprbs_tx_idi_driver_pkt_interval_app_route_lane3,
   reg_vprbs_tx_idi_driver_pkt_interval_app_route_lane2,
   reg_vprbs_tx_idi_driver_pkt_interval_app_route_lane1,
   reg_vprbs_tx_idi_driver_pkt_interval_app_route_lane0,
   reg_vprbs_tx_idi_driver_data_type_app_route_lane7,
   reg_vprbs_tx_idi_driver_data_type_app_route_lane6,
   reg_vprbs_tx_idi_driver_data_type_app_route_lane5,
   reg_vprbs_tx_idi_driver_data_type_app_route_lane4,
   reg_vprbs_tx_idi_driver_data_type_app_route_lane3,
   reg_vprbs_tx_idi_driver_data_type_app_route_lane2,
   reg_vprbs_tx_idi_driver_data_type_app_route_lane1,
   reg_vprbs_tx_idi_driver_data_type_app_route_lane0,
   reg_vprbs_tx_gen_en_app_route_lane7,
   reg_vprbs_tx_gen_en_app_route_lane6,
   reg_vprbs_tx_gen_en_app_route_lane5,
   reg_vprbs_tx_gen_en_app_route_lane4,
   reg_vprbs_tx_gen_en_app_route_lane3,
   reg_vprbs_tx_gen_en_app_route_lane2,
   reg_vprbs_tx_gen_en_app_route_lane1,
   reg_vprbs_tx_gen_en_app_route_lane0,
   reg_vprbs_tx_err_inject_intv_time_app_route_lane7,
   reg_vprbs_tx_err_inject_intv_time_app_route_lane6,
   reg_vprbs_tx_err_inject_intv_time_app_route_lane5,
   reg_vprbs_tx_err_inject_intv_time_app_route_lane4,
   reg_vprbs_tx_err_inject_intv_time_app_route_lane3,
   reg_vprbs_tx_err_inject_intv_time_app_route_lane2,
   reg_vprbs_tx_err_inject_intv_time_app_route_lane1,
   reg_vprbs_tx_err_inject_intv_time_app_route_lane0,
   reg_vprbs_tx_err_inject_intv_num_app_route_lane7,
   reg_vprbs_tx_err_inject_intv_num_app_route_lane6,
   reg_vprbs_tx_err_inject_intv_num_app_route_lane5,
   reg_vprbs_tx_err_inject_intv_num_app_route_lane4,
   reg_vprbs_tx_err_inject_intv_num_app_route_lane3,
   reg_vprbs_tx_err_inject_intv_num_app_route_lane2,
   reg_vprbs_tx_err_inject_intv_num_app_route_lane1,
   reg_vprbs_tx_err_inject_intv_num_app_route_lane0,
   reg_vprbs_tx_err_inject_en_app_route_lane7,
   reg_vprbs_tx_err_inject_en_app_route_lane6,
   reg_vprbs_tx_err_inject_en_app_route_lane5,
   reg_vprbs_tx_err_inject_en_app_route_lane4,
   reg_vprbs_tx_err_inject_en_app_route_lane3,
   reg_vprbs_tx_err_inject_en_app_route_lane2,
   reg_vprbs_tx_err_inject_en_app_route_lane1,
   reg_vprbs_tx_err_inject_en_app_route_lane0,
   reg_vprbs_rx_uncheck_tolerance_app_route_lane7,
   reg_vprbs_rx_uncheck_tolerance_app_route_lane6,
   reg_vprbs_rx_uncheck_tolerance_app_route_lane5,
   reg_vprbs_rx_uncheck_tolerance_app_route_lane4,
   reg_vprbs_rx_uncheck_tolerance_app_route_lane3,
   reg_vprbs_rx_uncheck_tolerance_app_route_lane2,
   reg_vprbs_rx_uncheck_tolerance_app_route_lane1,
   reg_vprbs_rx_uncheck_tolerance_app_route_lane0,
   reg_vprbs_rx_order_app_route_lane7,
   reg_vprbs_rx_order_app_route_lane6,
   reg_vprbs_rx_order_app_route_lane5,
   reg_vprbs_rx_order_app_route_lane4,
   reg_vprbs_rx_order_app_route_lane3,
   reg_vprbs_rx_order_app_route_lane2,
   reg_vprbs_rx_order_app_route_lane1,
   reg_vprbs_rx_order_app_route_lane0,
   reg_vprbs_rx_mode_app_route_lane7,
   reg_vprbs_rx_mode_app_route_lane6,
   reg_vprbs_rx_mode_app_route_lane5,
   reg_vprbs_rx_mode_app_route_lane4,
   reg_vprbs_rx_mode_app_route_lane3,
   reg_vprbs_rx_mode_app_route_lane2,
   reg_vprbs_rx_mode_app_route_lane1,
   reg_vprbs_rx_mode_app_route_lane0,
   reg_vprbs_rx_locked_match_cnt_app_route_lane7,
   reg_vprbs_rx_locked_match_cnt_app_route_lane6,
   reg_vprbs_rx_locked_match_cnt_app_route_lane5,
   reg_vprbs_rx_locked_match_cnt_app_route_lane4,
   reg_vprbs_rx_locked_match_cnt_app_route_lane3,
   reg_vprbs_rx_locked_match_cnt_app_route_lane2,
   reg_vprbs_rx_locked_match_cnt_app_route_lane1,
   reg_vprbs_rx_locked_match_cnt_app_route_lane0,
   reg_vprbs_rx_lock_continue_app_route_lane7,
   reg_vprbs_rx_lock_continue_app_route_lane6,
   reg_vprbs_rx_lock_continue_app_route_lane5,
   reg_vprbs_rx_lock_continue_app_route_lane4,
   reg_vprbs_rx_lock_continue_app_route_lane3,
   reg_vprbs_rx_lock_continue_app_route_lane2,
   reg_vprbs_rx_lock_continue_app_route_lane1,
   reg_vprbs_rx_lock_continue_app_route_lane0,
   reg_vprbs_rx_load_app_route_lane7,
   reg_vprbs_rx_load_app_route_lane6,
   reg_vprbs_rx_load_app_route_lane5,
   reg_vprbs_rx_load_app_route_lane4,
   reg_vprbs_rx_load_app_route_lane3,
   reg_vprbs_rx_load_app_route_lane2,
   reg_vprbs_rx_load_app_route_lane1,
   reg_vprbs_rx_load_app_route_lane0,
   reg_vprbs_rx_err_clear_app_route_lane7,
   reg_vprbs_rx_err_clear_app_route_lane6,
   reg_vprbs_rx_err_clear_app_route_lane5,
   reg_vprbs_rx_err_clear_app_route_lane4,
   reg_vprbs_rx_err_clear_app_route_lane3,
   reg_vprbs_rx_err_clear_app_route_lane2,
   reg_vprbs_rx_err_clear_app_route_lane1,
   reg_vprbs_rx_err_clear_app_route_lane0,
   reg_vprbs_rx_chk_en_app_route_lane7,
   reg_vprbs_rx_chk_en_app_route_lane6,
   reg_vprbs_rx_chk_en_app_route_lane5,
   reg_vprbs_rx_chk_en_app_route_lane4,
   reg_vprbs_rx_chk_en_app_route_lane3,
   reg_vprbs_rx_chk_en_app_route_lane2,
   reg_vprbs_rx_chk_en_app_route_lane1,
   reg_vprbs_rx_chk_en_app_route_lane0,
   reg_vprbs_loopback_app_route_lane7,
   reg_vprbs_loopback_app_route_lane6,
   reg_vprbs_loopback_app_route_lane5,
   reg_vprbs_loopback_app_route_lane4,
   reg_vprbs_loopback_app_route_lane3,
   reg_vprbs_loopback_app_route_lane2,
   reg_vprbs_loopback_app_route_lane1,
   reg_vprbs_loopback_app_route_lane0, reg_pipe7_drop_ls_le_pkt,
   reg_pipe6_drop_ls_le_pkt, reg_pipe5_drop_ls_le_pkt,
   reg_pipe4_drop_ls_le_pkt, reg_pipe3_drop_ls_le_pkt,
   reg_pipe2_drop_ls_le_pkt, reg_pipe1_drop_ls_le_pkt,
   reg_pipe0_drop_ls_le_pkt, reg_drop_mapping_fault_pkt,
   mep3_tunnel_mode_en, mep3_pkt_crc_en, mep3_pkt_crc,
   mep2_tunnel_mode_en, mep2_pkt_crc_en, mep2_pkt_crc,
   mep1_tunnel_mode_en, mep1_pkt_crc_en, mep1_pkt_crc,
   mep0_tunnel_mode_en, mep0_pkt_crc_en, mep0_pkt_crc, fifo_wrclk0,
   fifo_wrclk1, fifo_wrclk2, fifo_wrclk3, fifo_wrclk4, fifo_wrclk5,
   fifo_wrclk6, fifo_wrclk7, fifo_wrclk_rst_n0, fifo_wrclk_rst_n1,
   fifo_wrclk_rst_n2, fifo_wrclk_rst_n3, fifo_wrclk_rst_n4,
   fifo_wrclk_rst_n5, fifo_wrclk_rst_n6, fifo_wrclk_rst_n7,
   pipe0_wr_mode, reg_pipe0_stream_sel, reg_pipe0_map_en,
   reg_pipe0_map0_aggr_id, reg_pipe0_map1_aggr_id,
   reg_pipe0_map2_aggr_id, reg_pipe0_map3_aggr_id,
   reg_pipe0_map4_aggr_id, reg_pipe0_map5_aggr_id,
   reg_pipe0_map6_aggr_id, reg_pipe0_map7_aggr_id,
   reg_pipe0_map8_aggr_id, reg_pipe0_map9_aggr_id,
   reg_pipe0_map10_aggr_id, reg_pipe0_map11_aggr_id,
   reg_pipe0_map12_aggr_id, reg_pipe0_map13_aggr_id,
   reg_pipe0_map14_aggr_id, reg_pipe0_map15_aggr_id,
   reg_pipe0_map0_vc_source, reg_pipe0_map1_vc_source,
   reg_pipe0_map2_vc_source, reg_pipe0_map3_vc_source,
   reg_pipe0_map4_vc_source, reg_pipe0_map5_vc_source,
   reg_pipe0_map6_vc_source, reg_pipe0_map7_vc_source,
   reg_pipe0_map8_vc_source, reg_pipe0_map9_vc_source,
   reg_pipe0_map10_vc_source, reg_pipe0_map11_vc_source,
   reg_pipe0_map12_vc_source, reg_pipe0_map13_vc_source,
   reg_pipe0_map14_vc_source, reg_pipe0_map15_vc_source,
   reg_pipe0_map0_vc_dest, reg_pipe0_map1_vc_dest,
   reg_pipe0_map2_vc_dest, reg_pipe0_map3_vc_dest,
   reg_pipe0_map4_vc_dest, reg_pipe0_map5_vc_dest,
   reg_pipe0_map6_vc_dest, reg_pipe0_map7_vc_dest,
   reg_pipe0_map8_vc_dest, reg_pipe0_map9_vc_dest,
   reg_pipe0_map10_vc_dest, reg_pipe0_map11_vc_dest,
   reg_pipe0_map12_vc_dest, reg_pipe0_map13_vc_dest,
   reg_pipe0_map14_vc_dest, reg_pipe0_map15_vc_dest,
   reg_pipe0_map0_dt_source, reg_pipe0_map1_dt_source,
   reg_pipe0_map2_dt_source, reg_pipe0_map3_dt_source,
   reg_pipe0_map4_dt_source, reg_pipe0_map5_dt_source,
   reg_pipe0_map6_dt_source, reg_pipe0_map7_dt_source,
   reg_pipe0_map8_dt_source, reg_pipe0_map9_dt_source,
   reg_pipe0_map10_dt_source, reg_pipe0_map11_dt_source,
   reg_pipe0_map12_dt_source, reg_pipe0_map13_dt_source,
   reg_pipe0_map14_dt_source, reg_pipe0_map15_dt_source,
   reg_pipe0_map0_dt_dest, reg_pipe0_map1_dt_dest,
   reg_pipe0_map2_dt_dest, reg_pipe0_map3_dt_dest,
   reg_pipe0_map4_dt_dest, reg_pipe0_map5_dt_dest,
   reg_pipe0_map6_dt_dest, reg_pipe0_map7_dt_dest,
   reg_pipe0_map8_dt_dest, reg_pipe0_map9_dt_dest,
   reg_pipe0_map10_dt_dest, reg_pipe0_map11_dt_dest,
   reg_pipe0_map12_dt_dest, reg_pipe0_map13_dt_dest,
   reg_pipe0_map14_dt_dest, reg_pipe0_map15_dt_dest, pipe1_wr_mode,
   reg_pipe1_stream_sel, reg_pipe1_map_en, reg_pipe1_map0_aggr_id,
   reg_pipe1_map1_aggr_id, reg_pipe1_map2_aggr_id,
   reg_pipe1_map3_aggr_id, reg_pipe1_map4_aggr_id,
   reg_pipe1_map5_aggr_id, reg_pipe1_map6_aggr_id,
   reg_pipe1_map7_aggr_id, reg_pipe1_map8_aggr_id,
   reg_pipe1_map9_aggr_id, reg_pipe1_map10_aggr_id,
   reg_pipe1_map11_aggr_id, reg_pipe1_map12_aggr_id,
   reg_pipe1_map13_aggr_id, reg_pipe1_map14_aggr_id,
   reg_pipe1_map15_aggr_id, reg_pipe1_map0_vc_source,
   reg_pipe1_map1_vc_source, reg_pipe1_map2_vc_source,
   reg_pipe1_map3_vc_source, reg_pipe1_map4_vc_source,
   reg_pipe1_map5_vc_source, reg_pipe1_map6_vc_source,
   reg_pipe1_map7_vc_source, reg_pipe1_map8_vc_source,
   reg_pipe1_map9_vc_source, reg_pipe1_map10_vc_source,
   reg_pipe1_map11_vc_source, reg_pipe1_map12_vc_source,
   reg_pipe1_map13_vc_source, reg_pipe1_map14_vc_source,
   reg_pipe1_map15_vc_source, reg_pipe1_map0_vc_dest,
   reg_pipe1_map1_vc_dest, reg_pipe1_map2_vc_dest,
   reg_pipe1_map3_vc_dest, reg_pipe1_map4_vc_dest,
   reg_pipe1_map5_vc_dest, reg_pipe1_map6_vc_dest,
   reg_pipe1_map7_vc_dest, reg_pipe1_map8_vc_dest,
   reg_pipe1_map9_vc_dest, reg_pipe1_map10_vc_dest,
   reg_pipe1_map11_vc_dest, reg_pipe1_map12_vc_dest,
   reg_pipe1_map13_vc_dest, reg_pipe1_map14_vc_dest,
   reg_pipe1_map15_vc_dest, reg_pipe1_map0_dt_source,
   reg_pipe1_map1_dt_source, reg_pipe1_map2_dt_source,
   reg_pipe1_map3_dt_source, reg_pipe1_map4_dt_source,
   reg_pipe1_map5_dt_source, reg_pipe1_map6_dt_source,
   reg_pipe1_map7_dt_source, reg_pipe1_map8_dt_source,
   reg_pipe1_map9_dt_source, reg_pipe1_map10_dt_source,
   reg_pipe1_map11_dt_source, reg_pipe1_map12_dt_source,
   reg_pipe1_map13_dt_source, reg_pipe1_map14_dt_source,
   reg_pipe1_map15_dt_source, reg_pipe1_map0_dt_dest,
   reg_pipe1_map1_dt_dest, reg_pipe1_map2_dt_dest,
   reg_pipe1_map3_dt_dest, reg_pipe1_map4_dt_dest,
   reg_pipe1_map5_dt_dest, reg_pipe1_map6_dt_dest,
   reg_pipe1_map7_dt_dest, reg_pipe1_map8_dt_dest,
   reg_pipe1_map9_dt_dest, reg_pipe1_map10_dt_dest,
   reg_pipe1_map11_dt_dest, reg_pipe1_map12_dt_dest,
   reg_pipe1_map13_dt_dest, reg_pipe1_map14_dt_dest,
   reg_pipe1_map15_dt_dest, pipe2_wr_mode, reg_pipe2_stream_sel,
   reg_pipe2_map_en, reg_pipe2_map0_aggr_id, reg_pipe2_map1_aggr_id,
   reg_pipe2_map2_aggr_id, reg_pipe2_map3_aggr_id,
   reg_pipe2_map4_aggr_id, reg_pipe2_map5_aggr_id,
   reg_pipe2_map6_aggr_id, reg_pipe2_map7_aggr_id,
   reg_pipe2_map8_aggr_id, reg_pipe2_map9_aggr_id,
   reg_pipe2_map10_aggr_id, reg_pipe2_map11_aggr_id,
   reg_pipe2_map12_aggr_id, reg_pipe2_map13_aggr_id,
   reg_pipe2_map14_aggr_id, reg_pipe2_map15_aggr_id,
   reg_pipe2_map0_vc_source, reg_pipe2_map1_vc_source,
   reg_pipe2_map2_vc_source, reg_pipe2_map3_vc_source,
   reg_pipe2_map4_vc_source, reg_pipe2_map5_vc_source,
   reg_pipe2_map6_vc_source, reg_pipe2_map7_vc_source,
   reg_pipe2_map8_vc_source, reg_pipe2_map9_vc_source,
   reg_pipe2_map10_vc_source, reg_pipe2_map11_vc_source,
   reg_pipe2_map12_vc_source, reg_pipe2_map13_vc_source,
   reg_pipe2_map14_vc_source, reg_pipe2_map15_vc_source,
   reg_pipe2_map0_vc_dest, reg_pipe2_map1_vc_dest,
   reg_pipe2_map2_vc_dest, reg_pipe2_map3_vc_dest,
   reg_pipe2_map4_vc_dest, reg_pipe2_map5_vc_dest,
   reg_pipe2_map6_vc_dest, reg_pipe2_map7_vc_dest,
   reg_pipe2_map8_vc_dest, reg_pipe2_map9_vc_dest,
   reg_pipe2_map10_vc_dest, reg_pipe2_map11_vc_dest,
   reg_pipe2_map12_vc_dest, reg_pipe2_map13_vc_dest,
   reg_pipe2_map14_vc_dest, reg_pipe2_map15_vc_dest,
   reg_pipe2_map0_dt_source, reg_pipe2_map1_dt_source,
   reg_pipe2_map2_dt_source, reg_pipe2_map3_dt_source,
   reg_pipe2_map4_dt_source, reg_pipe2_map5_dt_source,
   reg_pipe2_map6_dt_source, reg_pipe2_map7_dt_source,
   reg_pipe2_map8_dt_source, reg_pipe2_map9_dt_source,
   reg_pipe2_map10_dt_source, reg_pipe2_map11_dt_source,
   reg_pipe2_map12_dt_source, reg_pipe2_map13_dt_source,
   reg_pipe2_map14_dt_source, reg_pipe2_map15_dt_source,
   reg_pipe2_map0_dt_dest, reg_pipe2_map1_dt_dest,
   reg_pipe2_map2_dt_dest, reg_pipe2_map3_dt_dest,
   reg_pipe2_map4_dt_dest, reg_pipe2_map5_dt_dest,
   reg_pipe2_map6_dt_dest, reg_pipe2_map7_dt_dest,
   reg_pipe2_map8_dt_dest, reg_pipe2_map9_dt_dest,
   reg_pipe2_map10_dt_dest, reg_pipe2_map11_dt_dest,
   reg_pipe2_map12_dt_dest, reg_pipe2_map13_dt_dest,
   reg_pipe2_map14_dt_dest, reg_pipe2_map15_dt_dest, pipe3_wr_mode,
   reg_pipe3_stream_sel, reg_pipe3_map_en, reg_pipe3_map0_aggr_id,
   reg_pipe3_map1_aggr_id, reg_pipe3_map2_aggr_id,
   reg_pipe3_map3_aggr_id, reg_pipe3_map4_aggr_id,
   reg_pipe3_map5_aggr_id, reg_pipe3_map6_aggr_id,
   reg_pipe3_map7_aggr_id, reg_pipe3_map8_aggr_id,
   reg_pipe3_map9_aggr_id, reg_pipe3_map10_aggr_id,
   reg_pipe3_map11_aggr_id, reg_pipe3_map12_aggr_id,
   reg_pipe3_map13_aggr_id, reg_pipe3_map14_aggr_id,
   reg_pipe3_map15_aggr_id, reg_pipe3_map0_vc_source,
   reg_pipe3_map1_vc_source, reg_pipe3_map2_vc_source,
   reg_pipe3_map3_vc_source, reg_pipe3_map4_vc_source,
   reg_pipe3_map5_vc_source, reg_pipe3_map6_vc_source,
   reg_pipe3_map7_vc_source, reg_pipe3_map8_vc_source,
   reg_pipe3_map9_vc_source, reg_pipe3_map10_vc_source,
   reg_pipe3_map11_vc_source, reg_pipe3_map12_vc_source,
   reg_pipe3_map13_vc_source, reg_pipe3_map14_vc_source,
   reg_pipe3_map15_vc_source, reg_pipe3_map0_vc_dest,
   reg_pipe3_map1_vc_dest, reg_pipe3_map2_vc_dest,
   reg_pipe3_map3_vc_dest, reg_pipe3_map4_vc_dest,
   reg_pipe3_map5_vc_dest, reg_pipe3_map6_vc_dest,
   reg_pipe3_map7_vc_dest, reg_pipe3_map8_vc_dest,
   reg_pipe3_map9_vc_dest, reg_pipe3_map10_vc_dest,
   reg_pipe3_map11_vc_dest, reg_pipe3_map12_vc_dest,
   reg_pipe3_map13_vc_dest, reg_pipe3_map14_vc_dest,
   reg_pipe3_map15_vc_dest, reg_pipe3_map0_dt_source,
   reg_pipe3_map1_dt_source, reg_pipe3_map2_dt_source,
   reg_pipe3_map3_dt_source, reg_pipe3_map4_dt_source,
   reg_pipe3_map5_dt_source, reg_pipe3_map6_dt_source,
   reg_pipe3_map7_dt_source, reg_pipe3_map8_dt_source,
   reg_pipe3_map9_dt_source, reg_pipe3_map10_dt_source,
   reg_pipe3_map11_dt_source, reg_pipe3_map12_dt_source,
   reg_pipe3_map13_dt_source, reg_pipe3_map14_dt_source,
   reg_pipe3_map15_dt_source, reg_pipe3_map0_dt_dest,
   reg_pipe3_map1_dt_dest, reg_pipe3_map2_dt_dest,
   reg_pipe3_map3_dt_dest, reg_pipe3_map4_dt_dest,
   reg_pipe3_map5_dt_dest, reg_pipe3_map6_dt_dest,
   reg_pipe3_map7_dt_dest, reg_pipe3_map8_dt_dest,
   reg_pipe3_map9_dt_dest, reg_pipe3_map10_dt_dest,
   reg_pipe3_map11_dt_dest, reg_pipe3_map12_dt_dest,
   reg_pipe3_map13_dt_dest, reg_pipe3_map14_dt_dest,
   reg_pipe3_map15_dt_dest, pipe4_wr_mode, reg_pipe4_stream_sel,
   reg_pipe4_map_en, reg_pipe4_map0_aggr_id, reg_pipe4_map1_aggr_id,
   reg_pipe4_map2_aggr_id, reg_pipe4_map3_aggr_id,
   reg_pipe4_map4_aggr_id, reg_pipe4_map5_aggr_id,
   reg_pipe4_map6_aggr_id, reg_pipe4_map7_aggr_id,
   reg_pipe4_map8_aggr_id, reg_pipe4_map9_aggr_id,
   reg_pipe4_map10_aggr_id, reg_pipe4_map11_aggr_id,
   reg_pipe4_map12_aggr_id, reg_pipe4_map13_aggr_id,
   reg_pipe4_map14_aggr_id, reg_pipe4_map15_aggr_id,
   reg_pipe4_map0_vc_source, reg_pipe4_map1_vc_source,
   reg_pipe4_map2_vc_source, reg_pipe4_map3_vc_source,
   reg_pipe4_map4_vc_source, reg_pipe4_map5_vc_source,
   reg_pipe4_map6_vc_source, reg_pipe4_map7_vc_source,
   reg_pipe4_map8_vc_source, reg_pipe4_map9_vc_source,
   reg_pipe4_map10_vc_source, reg_pipe4_map11_vc_source,
   reg_pipe4_map12_vc_source, reg_pipe4_map13_vc_source,
   reg_pipe4_map14_vc_source, reg_pipe4_map15_vc_source,
   reg_pipe4_map0_vc_dest, reg_pipe4_map1_vc_dest,
   reg_pipe4_map2_vc_dest, reg_pipe4_map3_vc_dest,
   reg_pipe4_map4_vc_dest, reg_pipe4_map5_vc_dest,
   reg_pipe4_map6_vc_dest, reg_pipe4_map7_vc_dest,
   reg_pipe4_map8_vc_dest, reg_pipe4_map9_vc_dest,
   reg_pipe4_map10_vc_dest, reg_pipe4_map11_vc_dest,
   reg_pipe4_map12_vc_dest, reg_pipe4_map13_vc_dest,
   reg_pipe4_map14_vc_dest, reg_pipe4_map15_vc_dest,
   reg_pipe4_map0_dt_source, reg_pipe4_map1_dt_source,
   reg_pipe4_map2_dt_source, reg_pipe4_map3_dt_source,
   reg_pipe4_map4_dt_source, reg_pipe4_map5_dt_source,
   reg_pipe4_map6_dt_source, reg_pipe4_map7_dt_source,
   reg_pipe4_map8_dt_source, reg_pipe4_map9_dt_source,
   reg_pipe4_map10_dt_source, reg_pipe4_map11_dt_source,
   reg_pipe4_map12_dt_source, reg_pipe4_map13_dt_source,
   reg_pipe4_map14_dt_source, reg_pipe4_map15_dt_source,
   reg_pipe4_map0_dt_dest, reg_pipe4_map1_dt_dest,
   reg_pipe4_map2_dt_dest, reg_pipe4_map3_dt_dest,
   reg_pipe4_map4_dt_dest, reg_pipe4_map5_dt_dest,
   reg_pipe4_map6_dt_dest, reg_pipe4_map7_dt_dest,
   reg_pipe4_map8_dt_dest, reg_pipe4_map9_dt_dest,
   reg_pipe4_map10_dt_dest, reg_pipe4_map11_dt_dest,
   reg_pipe4_map12_dt_dest, reg_pipe4_map13_dt_dest,
   reg_pipe4_map14_dt_dest, reg_pipe4_map15_dt_dest, pipe5_wr_mode,
   reg_pipe5_stream_sel, reg_pipe5_map_en, reg_pipe5_map0_aggr_id,
   reg_pipe5_map1_aggr_id, reg_pipe5_map2_aggr_id,
   reg_pipe5_map3_aggr_id, reg_pipe5_map4_aggr_id,
   reg_pipe5_map5_aggr_id, reg_pipe5_map6_aggr_id,
   reg_pipe5_map7_aggr_id, reg_pipe5_map8_aggr_id,
   reg_pipe5_map9_aggr_id, reg_pipe5_map10_aggr_id,
   reg_pipe5_map11_aggr_id, reg_pipe5_map12_aggr_id,
   reg_pipe5_map13_aggr_id, reg_pipe5_map14_aggr_id,
   reg_pipe5_map15_aggr_id, reg_pipe5_map0_vc_source,
   reg_pipe5_map1_vc_source, reg_pipe5_map2_vc_source,
   reg_pipe5_map3_vc_source, reg_pipe5_map4_vc_source,
   reg_pipe5_map5_vc_source, reg_pipe5_map6_vc_source,
   reg_pipe5_map7_vc_source, reg_pipe5_map8_vc_source,
   reg_pipe5_map9_vc_source, reg_pipe5_map10_vc_source,
   reg_pipe5_map11_vc_source, reg_pipe5_map12_vc_source,
   reg_pipe5_map13_vc_source, reg_pipe5_map14_vc_source,
   reg_pipe5_map15_vc_source, reg_pipe5_map0_vc_dest,
   reg_pipe5_map1_vc_dest, reg_pipe5_map2_vc_dest,
   reg_pipe5_map3_vc_dest, reg_pipe5_map4_vc_dest,
   reg_pipe5_map5_vc_dest, reg_pipe5_map6_vc_dest,
   reg_pipe5_map7_vc_dest, reg_pipe5_map8_vc_dest,
   reg_pipe5_map9_vc_dest, reg_pipe5_map10_vc_dest,
   reg_pipe5_map11_vc_dest, reg_pipe5_map12_vc_dest,
   reg_pipe5_map13_vc_dest, reg_pipe5_map14_vc_dest,
   reg_pipe5_map15_vc_dest, reg_pipe5_map0_dt_source,
   reg_pipe5_map1_dt_source, reg_pipe5_map2_dt_source,
   reg_pipe5_map3_dt_source, reg_pipe5_map4_dt_source,
   reg_pipe5_map5_dt_source, reg_pipe5_map6_dt_source,
   reg_pipe5_map7_dt_source, reg_pipe5_map8_dt_source,
   reg_pipe5_map9_dt_source, reg_pipe5_map10_dt_source,
   reg_pipe5_map11_dt_source, reg_pipe5_map12_dt_source,
   reg_pipe5_map13_dt_source, reg_pipe5_map14_dt_source,
   reg_pipe5_map15_dt_source, reg_pipe5_map0_dt_dest,
   reg_pipe5_map1_dt_dest, reg_pipe5_map2_dt_dest,
   reg_pipe5_map3_dt_dest, reg_pipe5_map4_dt_dest,
   reg_pipe5_map5_dt_dest, reg_pipe5_map6_dt_dest,
   reg_pipe5_map7_dt_dest, reg_pipe5_map8_dt_dest,
   reg_pipe5_map9_dt_dest, reg_pipe5_map10_dt_dest,
   reg_pipe5_map11_dt_dest, reg_pipe5_map12_dt_dest,
   reg_pipe5_map13_dt_dest, reg_pipe5_map14_dt_dest,
   reg_pipe5_map15_dt_dest, pipe6_wr_mode, reg_pipe6_stream_sel,
   reg_pipe6_map_en, reg_pipe6_map0_aggr_id, reg_pipe6_map1_aggr_id,
   reg_pipe6_map2_aggr_id, reg_pipe6_map3_aggr_id,
   reg_pipe6_map4_aggr_id, reg_pipe6_map5_aggr_id,
   reg_pipe6_map6_aggr_id, reg_pipe6_map7_aggr_id,
   reg_pipe6_map8_aggr_id, reg_pipe6_map9_aggr_id,
   reg_pipe6_map10_aggr_id, reg_pipe6_map11_aggr_id,
   reg_pipe6_map12_aggr_id, reg_pipe6_map13_aggr_id,
   reg_pipe6_map14_aggr_id, reg_pipe6_map15_aggr_id,
   reg_pipe6_map0_vc_source, reg_pipe6_map1_vc_source,
   reg_pipe6_map2_vc_source, reg_pipe6_map3_vc_source,
   reg_pipe6_map4_vc_source, reg_pipe6_map5_vc_source,
   reg_pipe6_map6_vc_source, reg_pipe6_map7_vc_source,
   reg_pipe6_map8_vc_source, reg_pipe6_map9_vc_source,
   reg_pipe6_map10_vc_source, reg_pipe6_map11_vc_source,
   reg_pipe6_map12_vc_source, reg_pipe6_map13_vc_source,
   reg_pipe6_map14_vc_source, reg_pipe6_map15_vc_source,
   reg_pipe6_map0_vc_dest, reg_pipe6_map1_vc_dest,
   reg_pipe6_map2_vc_dest, reg_pipe6_map3_vc_dest,
   reg_pipe6_map4_vc_dest, reg_pipe6_map5_vc_dest,
   reg_pipe6_map6_vc_dest, reg_pipe6_map7_vc_dest,
   reg_pipe6_map8_vc_dest, reg_pipe6_map9_vc_dest,
   reg_pipe6_map10_vc_dest, reg_pipe6_map11_vc_dest,
   reg_pipe6_map12_vc_dest, reg_pipe6_map13_vc_dest,
   reg_pipe6_map14_vc_dest, reg_pipe6_map15_vc_dest,
   reg_pipe6_map0_dt_source, reg_pipe6_map1_dt_source,
   reg_pipe6_map2_dt_source, reg_pipe6_map3_dt_source,
   reg_pipe6_map4_dt_source, reg_pipe6_map5_dt_source,
   reg_pipe6_map6_dt_source, reg_pipe6_map7_dt_source,
   reg_pipe6_map8_dt_source, reg_pipe6_map9_dt_source,
   reg_pipe6_map10_dt_source, reg_pipe6_map11_dt_source,
   reg_pipe6_map12_dt_source, reg_pipe6_map13_dt_source,
   reg_pipe6_map14_dt_source, reg_pipe6_map15_dt_source,
   reg_pipe6_map0_dt_dest, reg_pipe6_map1_dt_dest,
   reg_pipe6_map2_dt_dest, reg_pipe6_map3_dt_dest,
   reg_pipe6_map4_dt_dest, reg_pipe6_map5_dt_dest,
   reg_pipe6_map6_dt_dest, reg_pipe6_map7_dt_dest,
   reg_pipe6_map8_dt_dest, reg_pipe6_map9_dt_dest,
   reg_pipe6_map10_dt_dest, reg_pipe6_map11_dt_dest,
   reg_pipe6_map12_dt_dest, reg_pipe6_map13_dt_dest,
   reg_pipe6_map14_dt_dest, reg_pipe6_map15_dt_dest, pipe7_wr_mode,
   reg_pipe7_stream_sel, reg_pipe7_map_en, reg_pipe7_map0_aggr_id,
   reg_pipe7_map1_aggr_id, reg_pipe7_map2_aggr_id,
   reg_pipe7_map3_aggr_id, reg_pipe7_map4_aggr_id,
   reg_pipe7_map5_aggr_id, reg_pipe7_map6_aggr_id,
   reg_pipe7_map7_aggr_id, reg_pipe7_map8_aggr_id,
   reg_pipe7_map9_aggr_id, reg_pipe7_map10_aggr_id,
   reg_pipe7_map11_aggr_id, reg_pipe7_map12_aggr_id,
   reg_pipe7_map13_aggr_id, reg_pipe7_map14_aggr_id,
   reg_pipe7_map15_aggr_id, reg_pipe7_map0_vc_source,
   reg_pipe7_map1_vc_source, reg_pipe7_map2_vc_source,
   reg_pipe7_map3_vc_source, reg_pipe7_map4_vc_source,
   reg_pipe7_map5_vc_source, reg_pipe7_map6_vc_source,
   reg_pipe7_map7_vc_source, reg_pipe7_map8_vc_source,
   reg_pipe7_map9_vc_source, reg_pipe7_map10_vc_source,
   reg_pipe7_map11_vc_source, reg_pipe7_map12_vc_source,
   reg_pipe7_map13_vc_source, reg_pipe7_map14_vc_source,
   reg_pipe7_map15_vc_source, reg_pipe7_map0_vc_dest,
   reg_pipe7_map1_vc_dest, reg_pipe7_map2_vc_dest,
   reg_pipe7_map3_vc_dest, reg_pipe7_map4_vc_dest,
   reg_pipe7_map5_vc_dest, reg_pipe7_map6_vc_dest,
   reg_pipe7_map7_vc_dest, reg_pipe7_map8_vc_dest,
   reg_pipe7_map9_vc_dest, reg_pipe7_map10_vc_dest,
   reg_pipe7_map11_vc_dest, reg_pipe7_map12_vc_dest,
   reg_pipe7_map13_vc_dest, reg_pipe7_map14_vc_dest,
   reg_pipe7_map15_vc_dest, reg_pipe7_map0_dt_source,
   reg_pipe7_map1_dt_source, reg_pipe7_map2_dt_source,
   reg_pipe7_map3_dt_source, reg_pipe7_map4_dt_source,
   reg_pipe7_map5_dt_source, reg_pipe7_map6_dt_source,
   reg_pipe7_map7_dt_source, reg_pipe7_map8_dt_source,
   reg_pipe7_map9_dt_source, reg_pipe7_map10_dt_source,
   reg_pipe7_map11_dt_source, reg_pipe7_map12_dt_source,
   reg_pipe7_map13_dt_source, reg_pipe7_map14_dt_source,
   reg_pipe7_map15_dt_source, reg_pipe7_map0_dt_dest,
   reg_pipe7_map1_dt_dest, reg_pipe7_map2_dt_dest,
   reg_pipe7_map3_dt_dest, reg_pipe7_map4_dt_dest,
   reg_pipe7_map5_dt_dest, reg_pipe7_map6_dt_dest,
   reg_pipe7_map7_dt_dest, reg_pipe7_map8_dt_dest,
   reg_pipe7_map9_dt_dest, reg_pipe7_map10_dt_dest,
   reg_pipe7_map11_dt_dest, reg_pipe7_map12_dt_dest,
   reg_pipe7_map13_dt_dest, reg_pipe7_map14_dt_dest,
   reg_pipe7_map15_dt_dest, mep0_csi_data, mep0_bytes_en,
   mep0_header_en, mep0_data_en, mep0_data_type, mep0_virtual_channel,
   mep0_virtual_channel_x, mep0_word_count, mep1_csi_data,
   mep1_bytes_en, mep1_header_en, mep1_data_en, mep1_data_type,
   mep1_virtual_channel, mep1_virtual_channel_x, mep1_word_count,
   mep2_csi_data, mep2_bytes_en, mep2_header_en, mep2_data_en,
   mep2_data_type, mep2_virtual_channel, mep2_virtual_channel_x,
   mep2_word_count, mep3_csi_data, mep3_bytes_en, mep3_header_en,
   mep3_data_en, mep3_data_type, mep3_virtual_channel,
   mep3_virtual_channel_x, mep3_word_count
   );
/*AUTOINPUT*/
// Beginning of automatic inputs (from unused autoinst inputs)
input [31:0]		mep0_pkt_crc;		// To u0_as6d_app_pipe_route_lane of as6d_app_pipe_route_lane.v, ...
input			mep0_pkt_crc_en;	// To u0_as6d_app_pipe_route_lane of as6d_app_pipe_route_lane.v, ...
input			mep0_tunnel_mode_en;	// To u0_as6d_app_pipe_route_lane of as6d_app_pipe_route_lane.v, ...
input [31:0]		mep1_pkt_crc;		// To u0_as6d_app_pipe_route_lane of as6d_app_pipe_route_lane.v, ...
input			mep1_pkt_crc_en;	// To u0_as6d_app_pipe_route_lane of as6d_app_pipe_route_lane.v, ...
input			mep1_tunnel_mode_en;	// To u0_as6d_app_pipe_route_lane of as6d_app_pipe_route_lane.v, ...
input [31:0]		mep2_pkt_crc;		// To u0_as6d_app_pipe_route_lane of as6d_app_pipe_route_lane.v, ...
input			mep2_pkt_crc_en;	// To u0_as6d_app_pipe_route_lane of as6d_app_pipe_route_lane.v, ...
input			mep2_tunnel_mode_en;	// To u0_as6d_app_pipe_route_lane of as6d_app_pipe_route_lane.v, ...
input [31:0]		mep3_pkt_crc;		// To u0_as6d_app_pipe_route_lane of as6d_app_pipe_route_lane.v, ...
input			mep3_pkt_crc_en;	// To u0_as6d_app_pipe_route_lane of as6d_app_pipe_route_lane.v, ...
input			mep3_tunnel_mode_en;	// To u0_as6d_app_pipe_route_lane of as6d_app_pipe_route_lane.v, ...
input [7:0]		reg_drop_mapping_fault_pkt;// To u0_as6d_app_pipe_route_lane of as6d_app_pipe_route_lane.v, ...
input			reg_pipe0_drop_ls_le_pkt;// To u0_as6d_app_pipe_route_lane of as6d_app_pipe_route_lane.v
input			reg_pipe1_drop_ls_le_pkt;// To u1_as6d_app_pipe_route_lane of as6d_app_pipe_route_lane.v
input			reg_pipe2_drop_ls_le_pkt;// To u2_as6d_app_pipe_route_lane of as6d_app_pipe_route_lane.v
input			reg_pipe3_drop_ls_le_pkt;// To u3_as6d_app_pipe_route_lane of as6d_app_pipe_route_lane.v
input			reg_pipe4_drop_ls_le_pkt;// To u4_as6d_app_pipe_route_lane of as6d_app_pipe_route_lane.v
input			reg_pipe5_drop_ls_le_pkt;// To u5_as6d_app_pipe_route_lane of as6d_app_pipe_route_lane.v
input			reg_pipe6_drop_ls_le_pkt;// To u6_as6d_app_pipe_route_lane of as6d_app_pipe_route_lane.v
input			reg_pipe7_drop_ls_le_pkt;// To u7_as6d_app_pipe_route_lane of as6d_app_pipe_route_lane.v
input			reg_vprbs_loopback_app_route_lane0;// To u0_as6d_app_pipe_route_lane of as6d_app_pipe_route_lane.v
input			reg_vprbs_loopback_app_route_lane1;// To u1_as6d_app_pipe_route_lane of as6d_app_pipe_route_lane.v
input			reg_vprbs_loopback_app_route_lane2;// To u2_as6d_app_pipe_route_lane of as6d_app_pipe_route_lane.v
input			reg_vprbs_loopback_app_route_lane3;// To u3_as6d_app_pipe_route_lane of as6d_app_pipe_route_lane.v
input			reg_vprbs_loopback_app_route_lane4;// To u4_as6d_app_pipe_route_lane of as6d_app_pipe_route_lane.v
input			reg_vprbs_loopback_app_route_lane5;// To u5_as6d_app_pipe_route_lane of as6d_app_pipe_route_lane.v
input			reg_vprbs_loopback_app_route_lane6;// To u6_as6d_app_pipe_route_lane of as6d_app_pipe_route_lane.v
input			reg_vprbs_loopback_app_route_lane7;// To u7_as6d_app_pipe_route_lane of as6d_app_pipe_route_lane.v
input			reg_vprbs_rx_chk_en_app_route_lane0;// To u0_as6d_app_pipe_route_lane of as6d_app_pipe_route_lane.v
input			reg_vprbs_rx_chk_en_app_route_lane1;// To u1_as6d_app_pipe_route_lane of as6d_app_pipe_route_lane.v
input			reg_vprbs_rx_chk_en_app_route_lane2;// To u2_as6d_app_pipe_route_lane of as6d_app_pipe_route_lane.v
input			reg_vprbs_rx_chk_en_app_route_lane3;// To u3_as6d_app_pipe_route_lane of as6d_app_pipe_route_lane.v
input			reg_vprbs_rx_chk_en_app_route_lane4;// To u4_as6d_app_pipe_route_lane of as6d_app_pipe_route_lane.v
input			reg_vprbs_rx_chk_en_app_route_lane5;// To u5_as6d_app_pipe_route_lane of as6d_app_pipe_route_lane.v
input			reg_vprbs_rx_chk_en_app_route_lane6;// To u6_as6d_app_pipe_route_lane of as6d_app_pipe_route_lane.v
input			reg_vprbs_rx_chk_en_app_route_lane7;// To u7_as6d_app_pipe_route_lane of as6d_app_pipe_route_lane.v
input			reg_vprbs_rx_err_clear_app_route_lane0;// To u0_as6d_app_pipe_route_lane of as6d_app_pipe_route_lane.v
input			reg_vprbs_rx_err_clear_app_route_lane1;// To u1_as6d_app_pipe_route_lane of as6d_app_pipe_route_lane.v
input			reg_vprbs_rx_err_clear_app_route_lane2;// To u2_as6d_app_pipe_route_lane of as6d_app_pipe_route_lane.v
input			reg_vprbs_rx_err_clear_app_route_lane3;// To u3_as6d_app_pipe_route_lane of as6d_app_pipe_route_lane.v
input			reg_vprbs_rx_err_clear_app_route_lane4;// To u4_as6d_app_pipe_route_lane of as6d_app_pipe_route_lane.v
input			reg_vprbs_rx_err_clear_app_route_lane5;// To u5_as6d_app_pipe_route_lane of as6d_app_pipe_route_lane.v
input			reg_vprbs_rx_err_clear_app_route_lane6;// To u6_as6d_app_pipe_route_lane of as6d_app_pipe_route_lane.v
input			reg_vprbs_rx_err_clear_app_route_lane7;// To u7_as6d_app_pipe_route_lane of as6d_app_pipe_route_lane.v
input			reg_vprbs_rx_load_app_route_lane0;// To u0_as6d_app_pipe_route_lane of as6d_app_pipe_route_lane.v
input			reg_vprbs_rx_load_app_route_lane1;// To u1_as6d_app_pipe_route_lane of as6d_app_pipe_route_lane.v
input			reg_vprbs_rx_load_app_route_lane2;// To u2_as6d_app_pipe_route_lane of as6d_app_pipe_route_lane.v
input			reg_vprbs_rx_load_app_route_lane3;// To u3_as6d_app_pipe_route_lane of as6d_app_pipe_route_lane.v
input			reg_vprbs_rx_load_app_route_lane4;// To u4_as6d_app_pipe_route_lane of as6d_app_pipe_route_lane.v
input			reg_vprbs_rx_load_app_route_lane5;// To u5_as6d_app_pipe_route_lane of as6d_app_pipe_route_lane.v
input			reg_vprbs_rx_load_app_route_lane6;// To u6_as6d_app_pipe_route_lane of as6d_app_pipe_route_lane.v
input			reg_vprbs_rx_load_app_route_lane7;// To u7_as6d_app_pipe_route_lane of as6d_app_pipe_route_lane.v
input			reg_vprbs_rx_lock_continue_app_route_lane0;// To u0_as6d_app_pipe_route_lane of as6d_app_pipe_route_lane.v
input			reg_vprbs_rx_lock_continue_app_route_lane1;// To u1_as6d_app_pipe_route_lane of as6d_app_pipe_route_lane.v
input			reg_vprbs_rx_lock_continue_app_route_lane2;// To u2_as6d_app_pipe_route_lane of as6d_app_pipe_route_lane.v
input			reg_vprbs_rx_lock_continue_app_route_lane3;// To u3_as6d_app_pipe_route_lane of as6d_app_pipe_route_lane.v
input			reg_vprbs_rx_lock_continue_app_route_lane4;// To u4_as6d_app_pipe_route_lane of as6d_app_pipe_route_lane.v
input			reg_vprbs_rx_lock_continue_app_route_lane5;// To u5_as6d_app_pipe_route_lane of as6d_app_pipe_route_lane.v
input			reg_vprbs_rx_lock_continue_app_route_lane6;// To u6_as6d_app_pipe_route_lane of as6d_app_pipe_route_lane.v
input			reg_vprbs_rx_lock_continue_app_route_lane7;// To u7_as6d_app_pipe_route_lane of as6d_app_pipe_route_lane.v
input [3:0]		reg_vprbs_rx_locked_match_cnt_app_route_lane0;// To u0_as6d_app_pipe_route_lane of as6d_app_pipe_route_lane.v
input [3:0]		reg_vprbs_rx_locked_match_cnt_app_route_lane1;// To u1_as6d_app_pipe_route_lane of as6d_app_pipe_route_lane.v
input [3:0]		reg_vprbs_rx_locked_match_cnt_app_route_lane2;// To u2_as6d_app_pipe_route_lane of as6d_app_pipe_route_lane.v
input [3:0]		reg_vprbs_rx_locked_match_cnt_app_route_lane3;// To u3_as6d_app_pipe_route_lane of as6d_app_pipe_route_lane.v
input [3:0]		reg_vprbs_rx_locked_match_cnt_app_route_lane4;// To u4_as6d_app_pipe_route_lane of as6d_app_pipe_route_lane.v
input [3:0]		reg_vprbs_rx_locked_match_cnt_app_route_lane5;// To u5_as6d_app_pipe_route_lane of as6d_app_pipe_route_lane.v
input [3:0]		reg_vprbs_rx_locked_match_cnt_app_route_lane6;// To u6_as6d_app_pipe_route_lane of as6d_app_pipe_route_lane.v
input [3:0]		reg_vprbs_rx_locked_match_cnt_app_route_lane7;// To u7_as6d_app_pipe_route_lane of as6d_app_pipe_route_lane.v
input [2:0]		reg_vprbs_rx_mode_app_route_lane0;// To u0_as6d_app_pipe_route_lane of as6d_app_pipe_route_lane.v
input [2:0]		reg_vprbs_rx_mode_app_route_lane1;// To u1_as6d_app_pipe_route_lane of as6d_app_pipe_route_lane.v
input [2:0]		reg_vprbs_rx_mode_app_route_lane2;// To u2_as6d_app_pipe_route_lane of as6d_app_pipe_route_lane.v
input [2:0]		reg_vprbs_rx_mode_app_route_lane3;// To u3_as6d_app_pipe_route_lane of as6d_app_pipe_route_lane.v
input [2:0]		reg_vprbs_rx_mode_app_route_lane4;// To u4_as6d_app_pipe_route_lane of as6d_app_pipe_route_lane.v
input [2:0]		reg_vprbs_rx_mode_app_route_lane5;// To u5_as6d_app_pipe_route_lane of as6d_app_pipe_route_lane.v
input [2:0]		reg_vprbs_rx_mode_app_route_lane6;// To u6_as6d_app_pipe_route_lane of as6d_app_pipe_route_lane.v
input [2:0]		reg_vprbs_rx_mode_app_route_lane7;// To u7_as6d_app_pipe_route_lane of as6d_app_pipe_route_lane.v
input			reg_vprbs_rx_order_app_route_lane0;// To u0_as6d_app_pipe_route_lane of as6d_app_pipe_route_lane.v
input			reg_vprbs_rx_order_app_route_lane1;// To u1_as6d_app_pipe_route_lane of as6d_app_pipe_route_lane.v
input			reg_vprbs_rx_order_app_route_lane2;// To u2_as6d_app_pipe_route_lane of as6d_app_pipe_route_lane.v
input			reg_vprbs_rx_order_app_route_lane3;// To u3_as6d_app_pipe_route_lane of as6d_app_pipe_route_lane.v
input			reg_vprbs_rx_order_app_route_lane4;// To u4_as6d_app_pipe_route_lane of as6d_app_pipe_route_lane.v
input			reg_vprbs_rx_order_app_route_lane5;// To u5_as6d_app_pipe_route_lane of as6d_app_pipe_route_lane.v
input			reg_vprbs_rx_order_app_route_lane6;// To u6_as6d_app_pipe_route_lane of as6d_app_pipe_route_lane.v
input			reg_vprbs_rx_order_app_route_lane7;// To u7_as6d_app_pipe_route_lane of as6d_app_pipe_route_lane.v
input [3:0]		reg_vprbs_rx_uncheck_tolerance_app_route_lane0;// To u0_as6d_app_pipe_route_lane of as6d_app_pipe_route_lane.v
input [3:0]		reg_vprbs_rx_uncheck_tolerance_app_route_lane1;// To u1_as6d_app_pipe_route_lane of as6d_app_pipe_route_lane.v
input [3:0]		reg_vprbs_rx_uncheck_tolerance_app_route_lane2;// To u2_as6d_app_pipe_route_lane of as6d_app_pipe_route_lane.v
input [3:0]		reg_vprbs_rx_uncheck_tolerance_app_route_lane3;// To u3_as6d_app_pipe_route_lane of as6d_app_pipe_route_lane.v
input [3:0]		reg_vprbs_rx_uncheck_tolerance_app_route_lane4;// To u4_as6d_app_pipe_route_lane of as6d_app_pipe_route_lane.v
input [3:0]		reg_vprbs_rx_uncheck_tolerance_app_route_lane5;// To u5_as6d_app_pipe_route_lane of as6d_app_pipe_route_lane.v
input [3:0]		reg_vprbs_rx_uncheck_tolerance_app_route_lane6;// To u6_as6d_app_pipe_route_lane of as6d_app_pipe_route_lane.v
input [3:0]		reg_vprbs_rx_uncheck_tolerance_app_route_lane7;// To u7_as6d_app_pipe_route_lane of as6d_app_pipe_route_lane.v
input			reg_vprbs_tx_err_inject_en_app_route_lane0;// To u0_as6d_app_pipe_route_lane of as6d_app_pipe_route_lane.v
input			reg_vprbs_tx_err_inject_en_app_route_lane1;// To u1_as6d_app_pipe_route_lane of as6d_app_pipe_route_lane.v
input			reg_vprbs_tx_err_inject_en_app_route_lane2;// To u2_as6d_app_pipe_route_lane of as6d_app_pipe_route_lane.v
input			reg_vprbs_tx_err_inject_en_app_route_lane3;// To u3_as6d_app_pipe_route_lane of as6d_app_pipe_route_lane.v
input			reg_vprbs_tx_err_inject_en_app_route_lane4;// To u4_as6d_app_pipe_route_lane of as6d_app_pipe_route_lane.v
input			reg_vprbs_tx_err_inject_en_app_route_lane5;// To u5_as6d_app_pipe_route_lane of as6d_app_pipe_route_lane.v
input			reg_vprbs_tx_err_inject_en_app_route_lane6;// To u6_as6d_app_pipe_route_lane of as6d_app_pipe_route_lane.v
input			reg_vprbs_tx_err_inject_en_app_route_lane7;// To u7_as6d_app_pipe_route_lane of as6d_app_pipe_route_lane.v
input [7:0]		reg_vprbs_tx_err_inject_intv_num_app_route_lane0;// To u0_as6d_app_pipe_route_lane of as6d_app_pipe_route_lane.v
input [7:0]		reg_vprbs_tx_err_inject_intv_num_app_route_lane1;// To u1_as6d_app_pipe_route_lane of as6d_app_pipe_route_lane.v
input [7:0]		reg_vprbs_tx_err_inject_intv_num_app_route_lane2;// To u2_as6d_app_pipe_route_lane of as6d_app_pipe_route_lane.v
input [7:0]		reg_vprbs_tx_err_inject_intv_num_app_route_lane3;// To u3_as6d_app_pipe_route_lane of as6d_app_pipe_route_lane.v
input [7:0]		reg_vprbs_tx_err_inject_intv_num_app_route_lane4;// To u4_as6d_app_pipe_route_lane of as6d_app_pipe_route_lane.v
input [7:0]		reg_vprbs_tx_err_inject_intv_num_app_route_lane5;// To u5_as6d_app_pipe_route_lane of as6d_app_pipe_route_lane.v
input [7:0]		reg_vprbs_tx_err_inject_intv_num_app_route_lane6;// To u6_as6d_app_pipe_route_lane of as6d_app_pipe_route_lane.v
input [7:0]		reg_vprbs_tx_err_inject_intv_num_app_route_lane7;// To u7_as6d_app_pipe_route_lane of as6d_app_pipe_route_lane.v
input [7:0]		reg_vprbs_tx_err_inject_intv_time_app_route_lane0;// To u0_as6d_app_pipe_route_lane of as6d_app_pipe_route_lane.v
input [7:0]		reg_vprbs_tx_err_inject_intv_time_app_route_lane1;// To u1_as6d_app_pipe_route_lane of as6d_app_pipe_route_lane.v
input [7:0]		reg_vprbs_tx_err_inject_intv_time_app_route_lane2;// To u2_as6d_app_pipe_route_lane of as6d_app_pipe_route_lane.v
input [7:0]		reg_vprbs_tx_err_inject_intv_time_app_route_lane3;// To u3_as6d_app_pipe_route_lane of as6d_app_pipe_route_lane.v
input [7:0]		reg_vprbs_tx_err_inject_intv_time_app_route_lane4;// To u4_as6d_app_pipe_route_lane of as6d_app_pipe_route_lane.v
input [7:0]		reg_vprbs_tx_err_inject_intv_time_app_route_lane5;// To u5_as6d_app_pipe_route_lane of as6d_app_pipe_route_lane.v
input [7:0]		reg_vprbs_tx_err_inject_intv_time_app_route_lane6;// To u6_as6d_app_pipe_route_lane of as6d_app_pipe_route_lane.v
input [7:0]		reg_vprbs_tx_err_inject_intv_time_app_route_lane7;// To u7_as6d_app_pipe_route_lane of as6d_app_pipe_route_lane.v
input			reg_vprbs_tx_gen_en_app_route_lane0;// To u0_as6d_app_pipe_route_lane of as6d_app_pipe_route_lane.v
input			reg_vprbs_tx_gen_en_app_route_lane1;// To u1_as6d_app_pipe_route_lane of as6d_app_pipe_route_lane.v
input			reg_vprbs_tx_gen_en_app_route_lane2;// To u2_as6d_app_pipe_route_lane of as6d_app_pipe_route_lane.v
input			reg_vprbs_tx_gen_en_app_route_lane3;// To u3_as6d_app_pipe_route_lane of as6d_app_pipe_route_lane.v
input			reg_vprbs_tx_gen_en_app_route_lane4;// To u4_as6d_app_pipe_route_lane of as6d_app_pipe_route_lane.v
input			reg_vprbs_tx_gen_en_app_route_lane5;// To u5_as6d_app_pipe_route_lane of as6d_app_pipe_route_lane.v
input			reg_vprbs_tx_gen_en_app_route_lane6;// To u6_as6d_app_pipe_route_lane of as6d_app_pipe_route_lane.v
input			reg_vprbs_tx_gen_en_app_route_lane7;// To u7_as6d_app_pipe_route_lane of as6d_app_pipe_route_lane.v
input [5:0]		reg_vprbs_tx_idi_driver_data_type_app_route_lane0;// To u0_as6d_app_pipe_route_lane of as6d_app_pipe_route_lane.v
input [5:0]		reg_vprbs_tx_idi_driver_data_type_app_route_lane1;// To u1_as6d_app_pipe_route_lane of as6d_app_pipe_route_lane.v
input [5:0]		reg_vprbs_tx_idi_driver_data_type_app_route_lane2;// To u2_as6d_app_pipe_route_lane of as6d_app_pipe_route_lane.v
input [5:0]		reg_vprbs_tx_idi_driver_data_type_app_route_lane3;// To u3_as6d_app_pipe_route_lane of as6d_app_pipe_route_lane.v
input [5:0]		reg_vprbs_tx_idi_driver_data_type_app_route_lane4;// To u4_as6d_app_pipe_route_lane of as6d_app_pipe_route_lane.v
input [5:0]		reg_vprbs_tx_idi_driver_data_type_app_route_lane5;// To u5_as6d_app_pipe_route_lane of as6d_app_pipe_route_lane.v
input [5:0]		reg_vprbs_tx_idi_driver_data_type_app_route_lane6;// To u6_as6d_app_pipe_route_lane of as6d_app_pipe_route_lane.v
input [5:0]		reg_vprbs_tx_idi_driver_data_type_app_route_lane7;// To u7_as6d_app_pipe_route_lane of as6d_app_pipe_route_lane.v
input [15:0]		reg_vprbs_tx_idi_driver_pkt_interval_app_route_lane0;// To u0_as6d_app_pipe_route_lane of as6d_app_pipe_route_lane.v
input [15:0]		reg_vprbs_tx_idi_driver_pkt_interval_app_route_lane1;// To u1_as6d_app_pipe_route_lane of as6d_app_pipe_route_lane.v
input [15:0]		reg_vprbs_tx_idi_driver_pkt_interval_app_route_lane2;// To u2_as6d_app_pipe_route_lane of as6d_app_pipe_route_lane.v
input [15:0]		reg_vprbs_tx_idi_driver_pkt_interval_app_route_lane3;// To u3_as6d_app_pipe_route_lane of as6d_app_pipe_route_lane.v
input [15:0]		reg_vprbs_tx_idi_driver_pkt_interval_app_route_lane4;// To u4_as6d_app_pipe_route_lane of as6d_app_pipe_route_lane.v
input [15:0]		reg_vprbs_tx_idi_driver_pkt_interval_app_route_lane5;// To u5_as6d_app_pipe_route_lane of as6d_app_pipe_route_lane.v
input [15:0]		reg_vprbs_tx_idi_driver_pkt_interval_app_route_lane6;// To u6_as6d_app_pipe_route_lane of as6d_app_pipe_route_lane.v
input [15:0]		reg_vprbs_tx_idi_driver_pkt_interval_app_route_lane7;// To u7_as6d_app_pipe_route_lane of as6d_app_pipe_route_lane.v
input [15:0]		reg_vprbs_tx_idi_driver_total_interval_app_route_lane0;// To u0_as6d_app_pipe_route_lane of as6d_app_pipe_route_lane.v
input [15:0]		reg_vprbs_tx_idi_driver_total_interval_app_route_lane1;// To u1_as6d_app_pipe_route_lane of as6d_app_pipe_route_lane.v
input [15:0]		reg_vprbs_tx_idi_driver_total_interval_app_route_lane2;// To u2_as6d_app_pipe_route_lane of as6d_app_pipe_route_lane.v
input [15:0]		reg_vprbs_tx_idi_driver_total_interval_app_route_lane3;// To u3_as6d_app_pipe_route_lane of as6d_app_pipe_route_lane.v
input [15:0]		reg_vprbs_tx_idi_driver_total_interval_app_route_lane4;// To u4_as6d_app_pipe_route_lane of as6d_app_pipe_route_lane.v
input [15:0]		reg_vprbs_tx_idi_driver_total_interval_app_route_lane5;// To u5_as6d_app_pipe_route_lane of as6d_app_pipe_route_lane.v
input [15:0]		reg_vprbs_tx_idi_driver_total_interval_app_route_lane6;// To u6_as6d_app_pipe_route_lane of as6d_app_pipe_route_lane.v
input [15:0]		reg_vprbs_tx_idi_driver_total_interval_app_route_lane7;// To u7_as6d_app_pipe_route_lane of as6d_app_pipe_route_lane.v
input [3:0]		reg_vprbs_tx_idi_driver_virtual_channel_app_route_lane0;// To u0_as6d_app_pipe_route_lane of as6d_app_pipe_route_lane.v
input [3:0]		reg_vprbs_tx_idi_driver_virtual_channel_app_route_lane1;// To u1_as6d_app_pipe_route_lane of as6d_app_pipe_route_lane.v
input [3:0]		reg_vprbs_tx_idi_driver_virtual_channel_app_route_lane2;// To u2_as6d_app_pipe_route_lane of as6d_app_pipe_route_lane.v
input [3:0]		reg_vprbs_tx_idi_driver_virtual_channel_app_route_lane3;// To u3_as6d_app_pipe_route_lane of as6d_app_pipe_route_lane.v
input [3:0]		reg_vprbs_tx_idi_driver_virtual_channel_app_route_lane4;// To u4_as6d_app_pipe_route_lane of as6d_app_pipe_route_lane.v
input [3:0]		reg_vprbs_tx_idi_driver_virtual_channel_app_route_lane5;// To u5_as6d_app_pipe_route_lane of as6d_app_pipe_route_lane.v
input [3:0]		reg_vprbs_tx_idi_driver_virtual_channel_app_route_lane6;// To u6_as6d_app_pipe_route_lane of as6d_app_pipe_route_lane.v
input [3:0]		reg_vprbs_tx_idi_driver_virtual_channel_app_route_lane7;// To u7_as6d_app_pipe_route_lane of as6d_app_pipe_route_lane.v
input [15:0]		reg_vprbs_tx_idi_driver_word_count_app_route_lane0;// To u0_as6d_app_pipe_route_lane of as6d_app_pipe_route_lane.v
input [15:0]		reg_vprbs_tx_idi_driver_word_count_app_route_lane1;// To u1_as6d_app_pipe_route_lane of as6d_app_pipe_route_lane.v
input [15:0]		reg_vprbs_tx_idi_driver_word_count_app_route_lane2;// To u2_as6d_app_pipe_route_lane of as6d_app_pipe_route_lane.v
input [15:0]		reg_vprbs_tx_idi_driver_word_count_app_route_lane3;// To u3_as6d_app_pipe_route_lane of as6d_app_pipe_route_lane.v
input [15:0]		reg_vprbs_tx_idi_driver_word_count_app_route_lane4;// To u4_as6d_app_pipe_route_lane of as6d_app_pipe_route_lane.v
input [15:0]		reg_vprbs_tx_idi_driver_word_count_app_route_lane5;// To u5_as6d_app_pipe_route_lane of as6d_app_pipe_route_lane.v
input [15:0]		reg_vprbs_tx_idi_driver_word_count_app_route_lane6;// To u6_as6d_app_pipe_route_lane of as6d_app_pipe_route_lane.v
input [15:0]		reg_vprbs_tx_idi_driver_word_count_app_route_lane7;// To u7_as6d_app_pipe_route_lane of as6d_app_pipe_route_lane.v
input [2:0]		reg_vprbs_tx_mode_app_route_lane0;// To u0_as6d_app_pipe_route_lane of as6d_app_pipe_route_lane.v
input [2:0]		reg_vprbs_tx_mode_app_route_lane1;// To u1_as6d_app_pipe_route_lane of as6d_app_pipe_route_lane.v
input [2:0]		reg_vprbs_tx_mode_app_route_lane2;// To u2_as6d_app_pipe_route_lane of as6d_app_pipe_route_lane.v
input [2:0]		reg_vprbs_tx_mode_app_route_lane3;// To u3_as6d_app_pipe_route_lane of as6d_app_pipe_route_lane.v
input [2:0]		reg_vprbs_tx_mode_app_route_lane4;// To u4_as6d_app_pipe_route_lane of as6d_app_pipe_route_lane.v
input [2:0]		reg_vprbs_tx_mode_app_route_lane5;// To u5_as6d_app_pipe_route_lane of as6d_app_pipe_route_lane.v
input [2:0]		reg_vprbs_tx_mode_app_route_lane6;// To u6_as6d_app_pipe_route_lane of as6d_app_pipe_route_lane.v
input [2:0]		reg_vprbs_tx_mode_app_route_lane7;// To u7_as6d_app_pipe_route_lane of as6d_app_pipe_route_lane.v
input			reg_vprbs_tx_order_app_route_lane0;// To u0_as6d_app_pipe_route_lane of as6d_app_pipe_route_lane.v
input			reg_vprbs_tx_order_app_route_lane1;// To u1_as6d_app_pipe_route_lane of as6d_app_pipe_route_lane.v
input			reg_vprbs_tx_order_app_route_lane2;// To u2_as6d_app_pipe_route_lane of as6d_app_pipe_route_lane.v
input			reg_vprbs_tx_order_app_route_lane3;// To u3_as6d_app_pipe_route_lane of as6d_app_pipe_route_lane.v
input			reg_vprbs_tx_order_app_route_lane4;// To u4_as6d_app_pipe_route_lane of as6d_app_pipe_route_lane.v
input			reg_vprbs_tx_order_app_route_lane5;// To u5_as6d_app_pipe_route_lane of as6d_app_pipe_route_lane.v
input			reg_vprbs_tx_order_app_route_lane6;// To u6_as6d_app_pipe_route_lane of as6d_app_pipe_route_lane.v
input			reg_vprbs_tx_order_app_route_lane7;// To u7_as6d_app_pipe_route_lane of as6d_app_pipe_route_lane.v
input			reg_vprbs_tx_pat_reset_app_route_lane0;// To u0_as6d_app_pipe_route_lane of as6d_app_pipe_route_lane.v
input			reg_vprbs_tx_pat_reset_app_route_lane1;// To u1_as6d_app_pipe_route_lane of as6d_app_pipe_route_lane.v
input			reg_vprbs_tx_pat_reset_app_route_lane2;// To u2_as6d_app_pipe_route_lane of as6d_app_pipe_route_lane.v
input			reg_vprbs_tx_pat_reset_app_route_lane3;// To u3_as6d_app_pipe_route_lane of as6d_app_pipe_route_lane.v
input			reg_vprbs_tx_pat_reset_app_route_lane4;// To u4_as6d_app_pipe_route_lane of as6d_app_pipe_route_lane.v
input			reg_vprbs_tx_pat_reset_app_route_lane5;// To u5_as6d_app_pipe_route_lane of as6d_app_pipe_route_lane.v
input			reg_vprbs_tx_pat_reset_app_route_lane6;// To u6_as6d_app_pipe_route_lane of as6d_app_pipe_route_lane.v
input			reg_vprbs_tx_pat_reset_app_route_lane7;// To u7_as6d_app_pipe_route_lane of as6d_app_pipe_route_lane.v
// End of automatics
input												            fifo_wrclk0;
input												            fifo_wrclk1;
input												            fifo_wrclk2;
input												            fifo_wrclk3;
input												            fifo_wrclk4;
input												            fifo_wrclk5;
input												            fifo_wrclk6;
input												            fifo_wrclk7;
input												            fifo_wrclk_rst_n0;
input												            fifo_wrclk_rst_n1;
input												            fifo_wrclk_rst_n2;
input												            fifo_wrclk_rst_n3;
input												            fifo_wrclk_rst_n4;
input												            fifo_wrclk_rst_n5;
input												            fifo_wrclk_rst_n6;
input												            fifo_wrclk_rst_n7;
input  [1:0]                                                    pipe0_wr_mode;
input  [1:0]										            reg_pipe0_stream_sel;			
input  [15:0]										            reg_pipe0_map_en;			
input  [3:0]										            reg_pipe0_map0_aggr_id;			
input  [3:0]										            reg_pipe0_map1_aggr_id;			
input  [3:0]										            reg_pipe0_map2_aggr_id;			
input  [3:0]										            reg_pipe0_map3_aggr_id;			
input  [3:0]										            reg_pipe0_map4_aggr_id;			
input  [3:0]										            reg_pipe0_map5_aggr_id;			
input  [3:0]										            reg_pipe0_map6_aggr_id;			
input  [3:0]										            reg_pipe0_map7_aggr_id;			
input  [3:0]										            reg_pipe0_map8_aggr_id;			
input  [3:0]										            reg_pipe0_map9_aggr_id;			
input  [3:0]										            reg_pipe0_map10_aggr_id;			
input  [3:0]										            reg_pipe0_map11_aggr_id;			
input  [3:0]										            reg_pipe0_map12_aggr_id;			
input  [3:0]										            reg_pipe0_map13_aggr_id;			
input  [3:0]										            reg_pipe0_map14_aggr_id;			
input  [3:0]										            reg_pipe0_map15_aggr_id;			
input  [1:0]										            reg_pipe0_map0_vc_source;			
input  [1:0]										            reg_pipe0_map1_vc_source;			
input  [1:0]										            reg_pipe0_map2_vc_source;			
input  [1:0]										            reg_pipe0_map3_vc_source;			
input  [1:0]										            reg_pipe0_map4_vc_source;			
input  [1:0]										            reg_pipe0_map5_vc_source;			
input  [1:0]										            reg_pipe0_map6_vc_source;			
input  [1:0]										            reg_pipe0_map7_vc_source;			
input  [1:0]										            reg_pipe0_map8_vc_source;			
input  [1:0]										            reg_pipe0_map9_vc_source;			
input  [1:0]										            reg_pipe0_map10_vc_source;			
input  [1:0]										            reg_pipe0_map11_vc_source;			
input  [1:0]										            reg_pipe0_map12_vc_source;			
input  [1:0]										            reg_pipe0_map13_vc_source;			
input  [1:0]										            reg_pipe0_map14_vc_source;			
input  [1:0]										            reg_pipe0_map15_vc_source;			
input  [1:0]										            reg_pipe0_map0_vc_dest;			
input  [1:0]										            reg_pipe0_map1_vc_dest;			
input  [1:0]										            reg_pipe0_map2_vc_dest;			
input  [1:0]										            reg_pipe0_map3_vc_dest;			
input  [1:0]										            reg_pipe0_map4_vc_dest;			
input  [1:0]										            reg_pipe0_map5_vc_dest;			
input  [1:0]										            reg_pipe0_map6_vc_dest;			
input  [1:0]										            reg_pipe0_map7_vc_dest;			
input  [1:0]										            reg_pipe0_map8_vc_dest;			
input  [1:0]										            reg_pipe0_map9_vc_dest;			
input  [1:0]										            reg_pipe0_map10_vc_dest;			
input  [1:0]										            reg_pipe0_map11_vc_dest;			
input  [1:0]										            reg_pipe0_map12_vc_dest;			
input  [1:0]										            reg_pipe0_map13_vc_dest;			
input  [1:0]										            reg_pipe0_map14_vc_dest;			
input  [1:0]										            reg_pipe0_map15_vc_dest;			
input  [5:0]										            reg_pipe0_map0_dt_source;			
input  [5:0]										            reg_pipe0_map1_dt_source;			
input  [5:0]										            reg_pipe0_map2_dt_source;			
input  [5:0]										            reg_pipe0_map3_dt_source;			
input  [5:0]										            reg_pipe0_map4_dt_source;			
input  [5:0]										            reg_pipe0_map5_dt_source;			
input  [5:0]										            reg_pipe0_map6_dt_source;			
input  [5:0]										            reg_pipe0_map7_dt_source;			
input  [5:0]										            reg_pipe0_map8_dt_source;			
input  [5:0]										            reg_pipe0_map9_dt_source;			
input  [5:0]										            reg_pipe0_map10_dt_source;			
input  [5:0]										            reg_pipe0_map11_dt_source;			
input  [5:0]										            reg_pipe0_map12_dt_source;			
input  [5:0]										            reg_pipe0_map13_dt_source;			
input  [5:0]										            reg_pipe0_map14_dt_source;			
input  [5:0]										            reg_pipe0_map15_dt_source;			
input  [5:0]										            reg_pipe0_map0_dt_dest;			
input  [5:0]										            reg_pipe0_map1_dt_dest;			
input  [5:0]										            reg_pipe0_map2_dt_dest;			
input  [5:0]										            reg_pipe0_map3_dt_dest;			
input  [5:0]										            reg_pipe0_map4_dt_dest;			
input  [5:0]										            reg_pipe0_map5_dt_dest;			
input  [5:0]										            reg_pipe0_map6_dt_dest;			
input  [5:0]										            reg_pipe0_map7_dt_dest;			
input  [5:0]										            reg_pipe0_map8_dt_dest;			
input  [5:0]										            reg_pipe0_map9_dt_dest;			
input  [5:0]										            reg_pipe0_map10_dt_dest;			
input  [5:0]										            reg_pipe0_map11_dt_dest;			
input  [5:0]										            reg_pipe0_map12_dt_dest;			
input  [5:0]										            reg_pipe0_map13_dt_dest;			
input  [5:0]										            reg_pipe0_map14_dt_dest;			
input  [5:0]										            reg_pipe0_map15_dt_dest;			

input  [1:0]                                                    pipe1_wr_mode;
input  [1:0]										            reg_pipe1_stream_sel;			
input  [15:0]										            reg_pipe1_map_en;			
input  [3:0]										            reg_pipe1_map0_aggr_id;			
input  [3:0]										            reg_pipe1_map1_aggr_id;			
input  [3:0]										            reg_pipe1_map2_aggr_id;			
input  [3:0]										            reg_pipe1_map3_aggr_id;			
input  [3:0]										            reg_pipe1_map4_aggr_id;			
input  [3:0]										            reg_pipe1_map5_aggr_id;			
input  [3:0]										            reg_pipe1_map6_aggr_id;			
input  [3:0]										            reg_pipe1_map7_aggr_id;			
input  [3:0]										            reg_pipe1_map8_aggr_id;			
input  [3:0]										            reg_pipe1_map9_aggr_id;			
input  [3:0]										            reg_pipe1_map10_aggr_id;			
input  [3:0]										            reg_pipe1_map11_aggr_id;			
input  [3:0]										            reg_pipe1_map12_aggr_id;			
input  [3:0]										            reg_pipe1_map13_aggr_id;			
input  [3:0]										            reg_pipe1_map14_aggr_id;			
input  [3:0]										            reg_pipe1_map15_aggr_id;			
input  [1:0]										            reg_pipe1_map0_vc_source;			
input  [1:0]										            reg_pipe1_map1_vc_source;			
input  [1:0]										            reg_pipe1_map2_vc_source;			
input  [1:0]										            reg_pipe1_map3_vc_source;			
input  [1:0]										            reg_pipe1_map4_vc_source;			
input  [1:0]										            reg_pipe1_map5_vc_source;			
input  [1:0]										            reg_pipe1_map6_vc_source;			
input  [1:0]										            reg_pipe1_map7_vc_source;			
input  [1:0]										            reg_pipe1_map8_vc_source;			
input  [1:0]										            reg_pipe1_map9_vc_source;			
input  [1:0]										            reg_pipe1_map10_vc_source;			
input  [1:0]										            reg_pipe1_map11_vc_source;			
input  [1:0]										            reg_pipe1_map12_vc_source;			
input  [1:0]										            reg_pipe1_map13_vc_source;			
input  [1:0]										            reg_pipe1_map14_vc_source;			
input  [1:0]										            reg_pipe1_map15_vc_source;			
input  [1:0]										            reg_pipe1_map0_vc_dest;			
input  [1:0]										            reg_pipe1_map1_vc_dest;			
input  [1:0]										            reg_pipe1_map2_vc_dest;			
input  [1:0]										            reg_pipe1_map3_vc_dest;			
input  [1:0]										            reg_pipe1_map4_vc_dest;			
input  [1:0]										            reg_pipe1_map5_vc_dest;			
input  [1:0]										            reg_pipe1_map6_vc_dest;			
input  [1:0]										            reg_pipe1_map7_vc_dest;			
input  [1:0]										            reg_pipe1_map8_vc_dest;			
input  [1:0]										            reg_pipe1_map9_vc_dest;			
input  [1:0]										            reg_pipe1_map10_vc_dest;			
input  [1:0]										            reg_pipe1_map11_vc_dest;			
input  [1:0]										            reg_pipe1_map12_vc_dest;			
input  [1:0]										            reg_pipe1_map13_vc_dest;			
input  [1:0]										            reg_pipe1_map14_vc_dest;			
input  [1:0]										            reg_pipe1_map15_vc_dest;			
input  [5:0]										            reg_pipe1_map0_dt_source;			
input  [5:0]										            reg_pipe1_map1_dt_source;			
input  [5:0]										            reg_pipe1_map2_dt_source;			
input  [5:0]										            reg_pipe1_map3_dt_source;			
input  [5:0]										            reg_pipe1_map4_dt_source;			
input  [5:0]										            reg_pipe1_map5_dt_source;			
input  [5:0]										            reg_pipe1_map6_dt_source;			
input  [5:0]										            reg_pipe1_map7_dt_source;			
input  [5:0]										            reg_pipe1_map8_dt_source;			
input  [5:0]										            reg_pipe1_map9_dt_source;			
input  [5:0]										            reg_pipe1_map10_dt_source;			
input  [5:0]										            reg_pipe1_map11_dt_source;			
input  [5:0]										            reg_pipe1_map12_dt_source;			
input  [5:0]										            reg_pipe1_map13_dt_source;			
input  [5:0]										            reg_pipe1_map14_dt_source;			
input  [5:0]										            reg_pipe1_map15_dt_source;			
input  [5:0]										            reg_pipe1_map0_dt_dest;			
input  [5:0]										            reg_pipe1_map1_dt_dest;			
input  [5:0]										            reg_pipe1_map2_dt_dest;			
input  [5:0]										            reg_pipe1_map3_dt_dest;			
input  [5:0]										            reg_pipe1_map4_dt_dest;			
input  [5:0]										            reg_pipe1_map5_dt_dest;			
input  [5:0]										            reg_pipe1_map6_dt_dest;			
input  [5:0]										            reg_pipe1_map7_dt_dest;			
input  [5:0]										            reg_pipe1_map8_dt_dest;			
input  [5:0]										            reg_pipe1_map9_dt_dest;			
input  [5:0]										            reg_pipe1_map10_dt_dest;			
input  [5:0]										            reg_pipe1_map11_dt_dest;			
input  [5:0]										            reg_pipe1_map12_dt_dest;			
input  [5:0]										            reg_pipe1_map13_dt_dest;			
input  [5:0]										            reg_pipe1_map14_dt_dest;			
input  [5:0]										            reg_pipe1_map15_dt_dest;			

input  [1:0]                                                    pipe2_wr_mode;
input  [1:0]										            reg_pipe2_stream_sel;			
input  [15:0]										            reg_pipe2_map_en;			
input  [3:0]										            reg_pipe2_map0_aggr_id;			
input  [3:0]										            reg_pipe2_map1_aggr_id;			
input  [3:0]										            reg_pipe2_map2_aggr_id;			
input  [3:0]										            reg_pipe2_map3_aggr_id;			
input  [3:0]										            reg_pipe2_map4_aggr_id;			
input  [3:0]										            reg_pipe2_map5_aggr_id;			
input  [3:0]										            reg_pipe2_map6_aggr_id;			
input  [3:0]										            reg_pipe2_map7_aggr_id;			
input  [3:0]										            reg_pipe2_map8_aggr_id;			
input  [3:0]										            reg_pipe2_map9_aggr_id;			
input  [3:0]										            reg_pipe2_map10_aggr_id;			
input  [3:0]										            reg_pipe2_map11_aggr_id;			
input  [3:0]										            reg_pipe2_map12_aggr_id;			
input  [3:0]										            reg_pipe2_map13_aggr_id;			
input  [3:0]										            reg_pipe2_map14_aggr_id;			
input  [3:0]										            reg_pipe2_map15_aggr_id;			
input  [1:0]										            reg_pipe2_map0_vc_source;			
input  [1:0]										            reg_pipe2_map1_vc_source;			
input  [1:0]										            reg_pipe2_map2_vc_source;			
input  [1:0]										            reg_pipe2_map3_vc_source;			
input  [1:0]										            reg_pipe2_map4_vc_source;			
input  [1:0]										            reg_pipe2_map5_vc_source;			
input  [1:0]										            reg_pipe2_map6_vc_source;			
input  [1:0]										            reg_pipe2_map7_vc_source;			
input  [1:0]										            reg_pipe2_map8_vc_source;			
input  [1:0]										            reg_pipe2_map9_vc_source;			
input  [1:0]										            reg_pipe2_map10_vc_source;			
input  [1:0]										            reg_pipe2_map11_vc_source;			
input  [1:0]										            reg_pipe2_map12_vc_source;			
input  [1:0]										            reg_pipe2_map13_vc_source;			
input  [1:0]										            reg_pipe2_map14_vc_source;			
input  [1:0]										            reg_pipe2_map15_vc_source;			
input  [1:0]										            reg_pipe2_map0_vc_dest;			
input  [1:0]										            reg_pipe2_map1_vc_dest;			
input  [1:0]										            reg_pipe2_map2_vc_dest;			
input  [1:0]										            reg_pipe2_map3_vc_dest;			
input  [1:0]										            reg_pipe2_map4_vc_dest;			
input  [1:0]										            reg_pipe2_map5_vc_dest;			
input  [1:0]										            reg_pipe2_map6_vc_dest;			
input  [1:0]										            reg_pipe2_map7_vc_dest;			
input  [1:0]										            reg_pipe2_map8_vc_dest;			
input  [1:0]										            reg_pipe2_map9_vc_dest;			
input  [1:0]										            reg_pipe2_map10_vc_dest;			
input  [1:0]										            reg_pipe2_map11_vc_dest;			
input  [1:0]										            reg_pipe2_map12_vc_dest;			
input  [1:0]										            reg_pipe2_map13_vc_dest;			
input  [1:0]										            reg_pipe2_map14_vc_dest;			
input  [1:0]										            reg_pipe2_map15_vc_dest;			
input  [5:0]										            reg_pipe2_map0_dt_source;			
input  [5:0]										            reg_pipe2_map1_dt_source;			
input  [5:0]										            reg_pipe2_map2_dt_source;			
input  [5:0]										            reg_pipe2_map3_dt_source;			
input  [5:0]										            reg_pipe2_map4_dt_source;			
input  [5:0]										            reg_pipe2_map5_dt_source;			
input  [5:0]										            reg_pipe2_map6_dt_source;			
input  [5:0]										            reg_pipe2_map7_dt_source;			
input  [5:0]										            reg_pipe2_map8_dt_source;			
input  [5:0]										            reg_pipe2_map9_dt_source;			
input  [5:0]										            reg_pipe2_map10_dt_source;			
input  [5:0]										            reg_pipe2_map11_dt_source;			
input  [5:0]										            reg_pipe2_map12_dt_source;			
input  [5:0]										            reg_pipe2_map13_dt_source;			
input  [5:0]										            reg_pipe2_map14_dt_source;			
input  [5:0]										            reg_pipe2_map15_dt_source;			
input  [5:0]										            reg_pipe2_map0_dt_dest;			
input  [5:0]										            reg_pipe2_map1_dt_dest;			
input  [5:0]										            reg_pipe2_map2_dt_dest;			
input  [5:0]										            reg_pipe2_map3_dt_dest;			
input  [5:0]										            reg_pipe2_map4_dt_dest;			
input  [5:0]										            reg_pipe2_map5_dt_dest;			
input  [5:0]										            reg_pipe2_map6_dt_dest;			
input  [5:0]										            reg_pipe2_map7_dt_dest;			
input  [5:0]										            reg_pipe2_map8_dt_dest;			
input  [5:0]										            reg_pipe2_map9_dt_dest;			
input  [5:0]										            reg_pipe2_map10_dt_dest;			
input  [5:0]										            reg_pipe2_map11_dt_dest;			
input  [5:0]										            reg_pipe2_map12_dt_dest;			
input  [5:0]										            reg_pipe2_map13_dt_dest;			
input  [5:0]										            reg_pipe2_map14_dt_dest;			
input  [5:0]										            reg_pipe2_map15_dt_dest;			

input  [1:0]                                                    pipe3_wr_mode;
input  [1:0]										            reg_pipe3_stream_sel;			
input  [15:0]										            reg_pipe3_map_en;			
input  [3:0]										            reg_pipe3_map0_aggr_id;			
input  [3:0]										            reg_pipe3_map1_aggr_id;			
input  [3:0]										            reg_pipe3_map2_aggr_id;			
input  [3:0]										            reg_pipe3_map3_aggr_id;			
input  [3:0]										            reg_pipe3_map4_aggr_id;			
input  [3:0]										            reg_pipe3_map5_aggr_id;			
input  [3:0]										            reg_pipe3_map6_aggr_id;			
input  [3:0]										            reg_pipe3_map7_aggr_id;			
input  [3:0]										            reg_pipe3_map8_aggr_id;			
input  [3:0]										            reg_pipe3_map9_aggr_id;			
input  [3:0]										            reg_pipe3_map10_aggr_id;			
input  [3:0]										            reg_pipe3_map11_aggr_id;			
input  [3:0]										            reg_pipe3_map12_aggr_id;			
input  [3:0]										            reg_pipe3_map13_aggr_id;			
input  [3:0]										            reg_pipe3_map14_aggr_id;			
input  [3:0]										            reg_pipe3_map15_aggr_id;			
input  [1:0]										            reg_pipe3_map0_vc_source;			
input  [1:0]										            reg_pipe3_map1_vc_source;			
input  [1:0]										            reg_pipe3_map2_vc_source;			
input  [1:0]										            reg_pipe3_map3_vc_source;			
input  [1:0]										            reg_pipe3_map4_vc_source;			
input  [1:0]										            reg_pipe3_map5_vc_source;			
input  [1:0]										            reg_pipe3_map6_vc_source;			
input  [1:0]										            reg_pipe3_map7_vc_source;			
input  [1:0]										            reg_pipe3_map8_vc_source;			
input  [1:0]										            reg_pipe3_map9_vc_source;			
input  [1:0]										            reg_pipe3_map10_vc_source;			
input  [1:0]										            reg_pipe3_map11_vc_source;			
input  [1:0]										            reg_pipe3_map12_vc_source;			
input  [1:0]										            reg_pipe3_map13_vc_source;			
input  [1:0]										            reg_pipe3_map14_vc_source;			
input  [1:0]										            reg_pipe3_map15_vc_source;			
input  [1:0]										            reg_pipe3_map0_vc_dest;			
input  [1:0]										            reg_pipe3_map1_vc_dest;			
input  [1:0]										            reg_pipe3_map2_vc_dest;			
input  [1:0]										            reg_pipe3_map3_vc_dest;			
input  [1:0]										            reg_pipe3_map4_vc_dest;			
input  [1:0]										            reg_pipe3_map5_vc_dest;			
input  [1:0]										            reg_pipe3_map6_vc_dest;			
input  [1:0]										            reg_pipe3_map7_vc_dest;			
input  [1:0]										            reg_pipe3_map8_vc_dest;			
input  [1:0]										            reg_pipe3_map9_vc_dest;			
input  [1:0]										            reg_pipe3_map10_vc_dest;			
input  [1:0]										            reg_pipe3_map11_vc_dest;			
input  [1:0]										            reg_pipe3_map12_vc_dest;			
input  [1:0]										            reg_pipe3_map13_vc_dest;			
input  [1:0]										            reg_pipe3_map14_vc_dest;			
input  [1:0]										            reg_pipe3_map15_vc_dest;			
input  [5:0]										            reg_pipe3_map0_dt_source;			
input  [5:0]										            reg_pipe3_map1_dt_source;			
input  [5:0]										            reg_pipe3_map2_dt_source;			
input  [5:0]										            reg_pipe3_map3_dt_source;			
input  [5:0]										            reg_pipe3_map4_dt_source;			
input  [5:0]										            reg_pipe3_map5_dt_source;			
input  [5:0]										            reg_pipe3_map6_dt_source;			
input  [5:0]										            reg_pipe3_map7_dt_source;			
input  [5:0]										            reg_pipe3_map8_dt_source;			
input  [5:0]										            reg_pipe3_map9_dt_source;			
input  [5:0]										            reg_pipe3_map10_dt_source;			
input  [5:0]										            reg_pipe3_map11_dt_source;			
input  [5:0]										            reg_pipe3_map12_dt_source;			
input  [5:0]										            reg_pipe3_map13_dt_source;			
input  [5:0]										            reg_pipe3_map14_dt_source;			
input  [5:0]										            reg_pipe3_map15_dt_source;			
input  [5:0]										            reg_pipe3_map0_dt_dest;			
input  [5:0]										            reg_pipe3_map1_dt_dest;			
input  [5:0]										            reg_pipe3_map2_dt_dest;			
input  [5:0]										            reg_pipe3_map3_dt_dest;			
input  [5:0]										            reg_pipe3_map4_dt_dest;			
input  [5:0]										            reg_pipe3_map5_dt_dest;			
input  [5:0]										            reg_pipe3_map6_dt_dest;			
input  [5:0]										            reg_pipe3_map7_dt_dest;			
input  [5:0]										            reg_pipe3_map8_dt_dest;			
input  [5:0]										            reg_pipe3_map9_dt_dest;			
input  [5:0]										            reg_pipe3_map10_dt_dest;			
input  [5:0]										            reg_pipe3_map11_dt_dest;			
input  [5:0]										            reg_pipe3_map12_dt_dest;			
input  [5:0]										            reg_pipe3_map13_dt_dest;			
input  [5:0]										            reg_pipe3_map14_dt_dest;			
input  [5:0]										            reg_pipe3_map15_dt_dest;			

input  [1:0]                                                    pipe4_wr_mode;
input  [1:0]										            reg_pipe4_stream_sel;			
input  [15:0]										            reg_pipe4_map_en;			
input  [3:0]										            reg_pipe4_map0_aggr_id;			
input  [3:0]										            reg_pipe4_map1_aggr_id;			
input  [3:0]										            reg_pipe4_map2_aggr_id;			
input  [3:0]										            reg_pipe4_map3_aggr_id;			
input  [3:0]										            reg_pipe4_map4_aggr_id;			
input  [3:0]										            reg_pipe4_map5_aggr_id;			
input  [3:0]										            reg_pipe4_map6_aggr_id;			
input  [3:0]										            reg_pipe4_map7_aggr_id;			
input  [3:0]										            reg_pipe4_map8_aggr_id;			
input  [3:0]										            reg_pipe4_map9_aggr_id;			
input  [3:0]										            reg_pipe4_map10_aggr_id;			
input  [3:0]										            reg_pipe4_map11_aggr_id;			
input  [3:0]										            reg_pipe4_map12_aggr_id;			
input  [3:0]										            reg_pipe4_map13_aggr_id;			
input  [3:0]										            reg_pipe4_map14_aggr_id;			
input  [3:0]										            reg_pipe4_map15_aggr_id;			
input  [1:0]										            reg_pipe4_map0_vc_source;			
input  [1:0]										            reg_pipe4_map1_vc_source;			
input  [1:0]										            reg_pipe4_map2_vc_source;			
input  [1:0]										            reg_pipe4_map3_vc_source;			
input  [1:0]										            reg_pipe4_map4_vc_source;			
input  [1:0]										            reg_pipe4_map5_vc_source;			
input  [1:0]										            reg_pipe4_map6_vc_source;			
input  [1:0]										            reg_pipe4_map7_vc_source;			
input  [1:0]										            reg_pipe4_map8_vc_source;			
input  [1:0]										            reg_pipe4_map9_vc_source;			
input  [1:0]										            reg_pipe4_map10_vc_source;			
input  [1:0]										            reg_pipe4_map11_vc_source;			
input  [1:0]										            reg_pipe4_map12_vc_source;			
input  [1:0]										            reg_pipe4_map13_vc_source;			
input  [1:0]										            reg_pipe4_map14_vc_source;			
input  [1:0]										            reg_pipe4_map15_vc_source;			
input  [1:0]										            reg_pipe4_map0_vc_dest;			
input  [1:0]										            reg_pipe4_map1_vc_dest;			
input  [1:0]										            reg_pipe4_map2_vc_dest;			
input  [1:0]										            reg_pipe4_map3_vc_dest;			
input  [1:0]										            reg_pipe4_map4_vc_dest;			
input  [1:0]										            reg_pipe4_map5_vc_dest;			
input  [1:0]										            reg_pipe4_map6_vc_dest;			
input  [1:0]										            reg_pipe4_map7_vc_dest;			
input  [1:0]										            reg_pipe4_map8_vc_dest;			
input  [1:0]										            reg_pipe4_map9_vc_dest;			
input  [1:0]										            reg_pipe4_map10_vc_dest;			
input  [1:0]										            reg_pipe4_map11_vc_dest;			
input  [1:0]										            reg_pipe4_map12_vc_dest;			
input  [1:0]										            reg_pipe4_map13_vc_dest;			
input  [1:0]										            reg_pipe4_map14_vc_dest;			
input  [1:0]										            reg_pipe4_map15_vc_dest;			
input  [5:0]										            reg_pipe4_map0_dt_source;			
input  [5:0]										            reg_pipe4_map1_dt_source;			
input  [5:0]										            reg_pipe4_map2_dt_source;			
input  [5:0]										            reg_pipe4_map3_dt_source;			
input  [5:0]										            reg_pipe4_map4_dt_source;			
input  [5:0]										            reg_pipe4_map5_dt_source;			
input  [5:0]										            reg_pipe4_map6_dt_source;			
input  [5:0]										            reg_pipe4_map7_dt_source;			
input  [5:0]										            reg_pipe4_map8_dt_source;			
input  [5:0]										            reg_pipe4_map9_dt_source;			
input  [5:0]										            reg_pipe4_map10_dt_source;			
input  [5:0]										            reg_pipe4_map11_dt_source;			
input  [5:0]										            reg_pipe4_map12_dt_source;			
input  [5:0]										            reg_pipe4_map13_dt_source;			
input  [5:0]										            reg_pipe4_map14_dt_source;			
input  [5:0]										            reg_pipe4_map15_dt_source;			
input  [5:0]										            reg_pipe4_map0_dt_dest;			
input  [5:0]										            reg_pipe4_map1_dt_dest;			
input  [5:0]										            reg_pipe4_map2_dt_dest;			
input  [5:0]										            reg_pipe4_map3_dt_dest;			
input  [5:0]										            reg_pipe4_map4_dt_dest;			
input  [5:0]										            reg_pipe4_map5_dt_dest;			
input  [5:0]										            reg_pipe4_map6_dt_dest;			
input  [5:0]										            reg_pipe4_map7_dt_dest;			
input  [5:0]										            reg_pipe4_map8_dt_dest;			
input  [5:0]										            reg_pipe4_map9_dt_dest;			
input  [5:0]										            reg_pipe4_map10_dt_dest;			
input  [5:0]										            reg_pipe4_map11_dt_dest;			
input  [5:0]										            reg_pipe4_map12_dt_dest;			
input  [5:0]										            reg_pipe4_map13_dt_dest;			
input  [5:0]										            reg_pipe4_map14_dt_dest;			
input  [5:0]										            reg_pipe4_map15_dt_dest;			

input  [1:0]                                                    pipe5_wr_mode;
input  [1:0]										            reg_pipe5_stream_sel;			
input  [15:0]										            reg_pipe5_map_en;			
input  [3:0]										            reg_pipe5_map0_aggr_id;			
input  [3:0]										            reg_pipe5_map1_aggr_id;			
input  [3:0]										            reg_pipe5_map2_aggr_id;			
input  [3:0]										            reg_pipe5_map3_aggr_id;			
input  [3:0]										            reg_pipe5_map4_aggr_id;			
input  [3:0]										            reg_pipe5_map5_aggr_id;			
input  [3:0]										            reg_pipe5_map6_aggr_id;			
input  [3:0]										            reg_pipe5_map7_aggr_id;			
input  [3:0]										            reg_pipe5_map8_aggr_id;			
input  [3:0]										            reg_pipe5_map9_aggr_id;			
input  [3:0]										            reg_pipe5_map10_aggr_id;			
input  [3:0]										            reg_pipe5_map11_aggr_id;			
input  [3:0]										            reg_pipe5_map12_aggr_id;			
input  [3:0]										            reg_pipe5_map13_aggr_id;			
input  [3:0]										            reg_pipe5_map14_aggr_id;			
input  [3:0]										            reg_pipe5_map15_aggr_id;			
input  [1:0]										            reg_pipe5_map0_vc_source;			
input  [1:0]										            reg_pipe5_map1_vc_source;			
input  [1:0]										            reg_pipe5_map2_vc_source;			
input  [1:0]										            reg_pipe5_map3_vc_source;			
input  [1:0]										            reg_pipe5_map4_vc_source;			
input  [1:0]										            reg_pipe5_map5_vc_source;			
input  [1:0]										            reg_pipe5_map6_vc_source;			
input  [1:0]										            reg_pipe5_map7_vc_source;			
input  [1:0]										            reg_pipe5_map8_vc_source;			
input  [1:0]										            reg_pipe5_map9_vc_source;			
input  [1:0]										            reg_pipe5_map10_vc_source;			
input  [1:0]										            reg_pipe5_map11_vc_source;			
input  [1:0]										            reg_pipe5_map12_vc_source;			
input  [1:0]										            reg_pipe5_map13_vc_source;			
input  [1:0]										            reg_pipe5_map14_vc_source;			
input  [1:0]										            reg_pipe5_map15_vc_source;			
input  [1:0]										            reg_pipe5_map0_vc_dest;			
input  [1:0]										            reg_pipe5_map1_vc_dest;			
input  [1:0]										            reg_pipe5_map2_vc_dest;			
input  [1:0]										            reg_pipe5_map3_vc_dest;			
input  [1:0]										            reg_pipe5_map4_vc_dest;			
input  [1:0]										            reg_pipe5_map5_vc_dest;			
input  [1:0]										            reg_pipe5_map6_vc_dest;			
input  [1:0]										            reg_pipe5_map7_vc_dest;			
input  [1:0]										            reg_pipe5_map8_vc_dest;			
input  [1:0]										            reg_pipe5_map9_vc_dest;			
input  [1:0]										            reg_pipe5_map10_vc_dest;			
input  [1:0]										            reg_pipe5_map11_vc_dest;			
input  [1:0]										            reg_pipe5_map12_vc_dest;			
input  [1:0]										            reg_pipe5_map13_vc_dest;			
input  [1:0]										            reg_pipe5_map14_vc_dest;			
input  [1:0]										            reg_pipe5_map15_vc_dest;			
input  [5:0]										            reg_pipe5_map0_dt_source;			
input  [5:0]										            reg_pipe5_map1_dt_source;			
input  [5:0]										            reg_pipe5_map2_dt_source;			
input  [5:0]										            reg_pipe5_map3_dt_source;			
input  [5:0]										            reg_pipe5_map4_dt_source;			
input  [5:0]										            reg_pipe5_map5_dt_source;			
input  [5:0]										            reg_pipe5_map6_dt_source;			
input  [5:0]										            reg_pipe5_map7_dt_source;			
input  [5:0]										            reg_pipe5_map8_dt_source;			
input  [5:0]										            reg_pipe5_map9_dt_source;			
input  [5:0]										            reg_pipe5_map10_dt_source;			
input  [5:0]										            reg_pipe5_map11_dt_source;			
input  [5:0]										            reg_pipe5_map12_dt_source;			
input  [5:0]										            reg_pipe5_map13_dt_source;			
input  [5:0]										            reg_pipe5_map14_dt_source;			
input  [5:0]										            reg_pipe5_map15_dt_source;			
input  [5:0]										            reg_pipe5_map0_dt_dest;			
input  [5:0]										            reg_pipe5_map1_dt_dest;			
input  [5:0]										            reg_pipe5_map2_dt_dest;			
input  [5:0]										            reg_pipe5_map3_dt_dest;			
input  [5:0]										            reg_pipe5_map4_dt_dest;			
input  [5:0]										            reg_pipe5_map5_dt_dest;			
input  [5:0]										            reg_pipe5_map6_dt_dest;			
input  [5:0]										            reg_pipe5_map7_dt_dest;			
input  [5:0]										            reg_pipe5_map8_dt_dest;			
input  [5:0]										            reg_pipe5_map9_dt_dest;			
input  [5:0]										            reg_pipe5_map10_dt_dest;			
input  [5:0]										            reg_pipe5_map11_dt_dest;			
input  [5:0]										            reg_pipe5_map12_dt_dest;			
input  [5:0]										            reg_pipe5_map13_dt_dest;			
input  [5:0]										            reg_pipe5_map14_dt_dest;			
input  [5:0]										            reg_pipe5_map15_dt_dest;			

input  [1:0]                                                    pipe6_wr_mode;
input  [1:0]										            reg_pipe6_stream_sel;			
input  [15:0]										            reg_pipe6_map_en;			
input  [3:0]										            reg_pipe6_map0_aggr_id;			
input  [3:0]										            reg_pipe6_map1_aggr_id;			
input  [3:0]										            reg_pipe6_map2_aggr_id;			
input  [3:0]										            reg_pipe6_map3_aggr_id;			
input  [3:0]										            reg_pipe6_map4_aggr_id;			
input  [3:0]										            reg_pipe6_map5_aggr_id;			
input  [3:0]										            reg_pipe6_map6_aggr_id;			
input  [3:0]										            reg_pipe6_map7_aggr_id;			
input  [3:0]										            reg_pipe6_map8_aggr_id;			
input  [3:0]										            reg_pipe6_map9_aggr_id;			
input  [3:0]										            reg_pipe6_map10_aggr_id;			
input  [3:0]										            reg_pipe6_map11_aggr_id;			
input  [3:0]										            reg_pipe6_map12_aggr_id;			
input  [3:0]										            reg_pipe6_map13_aggr_id;			
input  [3:0]										            reg_pipe6_map14_aggr_id;			
input  [3:0]										            reg_pipe6_map15_aggr_id;			
input  [1:0]										            reg_pipe6_map0_vc_source;			
input  [1:0]										            reg_pipe6_map1_vc_source;			
input  [1:0]										            reg_pipe6_map2_vc_source;			
input  [1:0]										            reg_pipe6_map3_vc_source;			
input  [1:0]										            reg_pipe6_map4_vc_source;			
input  [1:0]										            reg_pipe6_map5_vc_source;			
input  [1:0]										            reg_pipe6_map6_vc_source;			
input  [1:0]										            reg_pipe6_map7_vc_source;			
input  [1:0]										            reg_pipe6_map8_vc_source;			
input  [1:0]										            reg_pipe6_map9_vc_source;			
input  [1:0]										            reg_pipe6_map10_vc_source;			
input  [1:0]										            reg_pipe6_map11_vc_source;			
input  [1:0]										            reg_pipe6_map12_vc_source;			
input  [1:0]										            reg_pipe6_map13_vc_source;			
input  [1:0]										            reg_pipe6_map14_vc_source;			
input  [1:0]										            reg_pipe6_map15_vc_source;			
input  [1:0]										            reg_pipe6_map0_vc_dest;			
input  [1:0]										            reg_pipe6_map1_vc_dest;			
input  [1:0]										            reg_pipe6_map2_vc_dest;			
input  [1:0]										            reg_pipe6_map3_vc_dest;			
input  [1:0]										            reg_pipe6_map4_vc_dest;			
input  [1:0]										            reg_pipe6_map5_vc_dest;			
input  [1:0]										            reg_pipe6_map6_vc_dest;			
input  [1:0]										            reg_pipe6_map7_vc_dest;			
input  [1:0]										            reg_pipe6_map8_vc_dest;			
input  [1:0]										            reg_pipe6_map9_vc_dest;			
input  [1:0]										            reg_pipe6_map10_vc_dest;			
input  [1:0]										            reg_pipe6_map11_vc_dest;			
input  [1:0]										            reg_pipe6_map12_vc_dest;			
input  [1:0]										            reg_pipe6_map13_vc_dest;			
input  [1:0]										            reg_pipe6_map14_vc_dest;			
input  [1:0]										            reg_pipe6_map15_vc_dest;			
input  [5:0]										            reg_pipe6_map0_dt_source;			
input  [5:0]										            reg_pipe6_map1_dt_source;			
input  [5:0]										            reg_pipe6_map2_dt_source;			
input  [5:0]										            reg_pipe6_map3_dt_source;			
input  [5:0]										            reg_pipe6_map4_dt_source;			
input  [5:0]										            reg_pipe6_map5_dt_source;			
input  [5:0]										            reg_pipe6_map6_dt_source;			
input  [5:0]										            reg_pipe6_map7_dt_source;			
input  [5:0]										            reg_pipe6_map8_dt_source;			
input  [5:0]										            reg_pipe6_map9_dt_source;			
input  [5:0]										            reg_pipe6_map10_dt_source;			
input  [5:0]										            reg_pipe6_map11_dt_source;			
input  [5:0]										            reg_pipe6_map12_dt_source;			
input  [5:0]										            reg_pipe6_map13_dt_source;			
input  [5:0]										            reg_pipe6_map14_dt_source;			
input  [5:0]										            reg_pipe6_map15_dt_source;			
input  [5:0]										            reg_pipe6_map0_dt_dest;			
input  [5:0]										            reg_pipe6_map1_dt_dest;			
input  [5:0]										            reg_pipe6_map2_dt_dest;			
input  [5:0]										            reg_pipe6_map3_dt_dest;			
input  [5:0]										            reg_pipe6_map4_dt_dest;			
input  [5:0]										            reg_pipe6_map5_dt_dest;			
input  [5:0]										            reg_pipe6_map6_dt_dest;			
input  [5:0]										            reg_pipe6_map7_dt_dest;			
input  [5:0]										            reg_pipe6_map8_dt_dest;			
input  [5:0]										            reg_pipe6_map9_dt_dest;			
input  [5:0]										            reg_pipe6_map10_dt_dest;			
input  [5:0]										            reg_pipe6_map11_dt_dest;			
input  [5:0]										            reg_pipe6_map12_dt_dest;			
input  [5:0]										            reg_pipe6_map13_dt_dest;			
input  [5:0]										            reg_pipe6_map14_dt_dest;			
input  [5:0]										            reg_pipe6_map15_dt_dest;			

input  [1:0]                                                    pipe7_wr_mode;
input  [1:0]										            reg_pipe7_stream_sel;			
input  [15:0]										            reg_pipe7_map_en;			
input  [3:0]										            reg_pipe7_map0_aggr_id;			
input  [3:0]										            reg_pipe7_map1_aggr_id;			
input  [3:0]										            reg_pipe7_map2_aggr_id;			
input  [3:0]										            reg_pipe7_map3_aggr_id;			
input  [3:0]										            reg_pipe7_map4_aggr_id;			
input  [3:0]										            reg_pipe7_map5_aggr_id;			
input  [3:0]										            reg_pipe7_map6_aggr_id;			
input  [3:0]										            reg_pipe7_map7_aggr_id;			
input  [3:0]										            reg_pipe7_map8_aggr_id;			
input  [3:0]										            reg_pipe7_map9_aggr_id;			
input  [3:0]										            reg_pipe7_map10_aggr_id;			
input  [3:0]										            reg_pipe7_map11_aggr_id;			
input  [3:0]										            reg_pipe7_map12_aggr_id;			
input  [3:0]										            reg_pipe7_map13_aggr_id;			
input  [3:0]										            reg_pipe7_map14_aggr_id;			
input  [3:0]										            reg_pipe7_map15_aggr_id;			
input  [1:0]										            reg_pipe7_map0_vc_source;			
input  [1:0]										            reg_pipe7_map1_vc_source;			
input  [1:0]										            reg_pipe7_map2_vc_source;			
input  [1:0]										            reg_pipe7_map3_vc_source;			
input  [1:0]										            reg_pipe7_map4_vc_source;			
input  [1:0]										            reg_pipe7_map5_vc_source;			
input  [1:0]										            reg_pipe7_map6_vc_source;			
input  [1:0]										            reg_pipe7_map7_vc_source;			
input  [1:0]										            reg_pipe7_map8_vc_source;			
input  [1:0]										            reg_pipe7_map9_vc_source;			
input  [1:0]										            reg_pipe7_map10_vc_source;			
input  [1:0]										            reg_pipe7_map11_vc_source;			
input  [1:0]										            reg_pipe7_map12_vc_source;			
input  [1:0]										            reg_pipe7_map13_vc_source;			
input  [1:0]										            reg_pipe7_map14_vc_source;			
input  [1:0]										            reg_pipe7_map15_vc_source;			
input  [1:0]										            reg_pipe7_map0_vc_dest;			
input  [1:0]										            reg_pipe7_map1_vc_dest;			
input  [1:0]										            reg_pipe7_map2_vc_dest;			
input  [1:0]										            reg_pipe7_map3_vc_dest;			
input  [1:0]										            reg_pipe7_map4_vc_dest;			
input  [1:0]										            reg_pipe7_map5_vc_dest;			
input  [1:0]										            reg_pipe7_map6_vc_dest;			
input  [1:0]										            reg_pipe7_map7_vc_dest;			
input  [1:0]										            reg_pipe7_map8_vc_dest;			
input  [1:0]										            reg_pipe7_map9_vc_dest;			
input  [1:0]										            reg_pipe7_map10_vc_dest;			
input  [1:0]										            reg_pipe7_map11_vc_dest;			
input  [1:0]										            reg_pipe7_map12_vc_dest;			
input  [1:0]										            reg_pipe7_map13_vc_dest;			
input  [1:0]										            reg_pipe7_map14_vc_dest;			
input  [1:0]										            reg_pipe7_map15_vc_dest;			
input  [5:0]										            reg_pipe7_map0_dt_source;			
input  [5:0]										            reg_pipe7_map1_dt_source;			
input  [5:0]										            reg_pipe7_map2_dt_source;			
input  [5:0]										            reg_pipe7_map3_dt_source;			
input  [5:0]										            reg_pipe7_map4_dt_source;			
input  [5:0]										            reg_pipe7_map5_dt_source;			
input  [5:0]										            reg_pipe7_map6_dt_source;			
input  [5:0]										            reg_pipe7_map7_dt_source;			
input  [5:0]										            reg_pipe7_map8_dt_source;			
input  [5:0]										            reg_pipe7_map9_dt_source;			
input  [5:0]										            reg_pipe7_map10_dt_source;			
input  [5:0]										            reg_pipe7_map11_dt_source;			
input  [5:0]										            reg_pipe7_map12_dt_source;			
input  [5:0]										            reg_pipe7_map13_dt_source;			
input  [5:0]										            reg_pipe7_map14_dt_source;			
input  [5:0]										            reg_pipe7_map15_dt_source;			
input  [5:0]										            reg_pipe7_map0_dt_dest;			
input  [5:0]										            reg_pipe7_map1_dt_dest;			
input  [5:0]										            reg_pipe7_map2_dt_dest;			
input  [5:0]										            reg_pipe7_map3_dt_dest;			
input  [5:0]										            reg_pipe7_map4_dt_dest;			
input  [5:0]										            reg_pipe7_map5_dt_dest;			
input  [5:0]										            reg_pipe7_map6_dt_dest;			
input  [5:0]										            reg_pipe7_map7_dt_dest;			
input  [5:0]										            reg_pipe7_map8_dt_dest;			
input  [5:0]										            reg_pipe7_map9_dt_dest;			
input  [5:0]										            reg_pipe7_map10_dt_dest;			
input  [5:0]										            reg_pipe7_map11_dt_dest;			
input  [5:0]										            reg_pipe7_map12_dt_dest;			
input  [5:0]										            reg_pipe7_map13_dt_dest;			
input  [5:0]										            reg_pipe7_map14_dt_dest;			
input  [5:0]										            reg_pipe7_map15_dt_dest;			

input  [(`MEP_CSI2_DEVICE_IDI_CSIDATA_SIZE-1):0]                mep0_csi_data;
input  [(`MEP_CSI2_DEVICE_IDI_DATA_BYTEEN_WIDTH-1):0] 	        mep0_bytes_en;
input                                             	            mep0_header_en;
input                                             	            mep0_data_en;
input  [5:0]                                      	            mep0_data_type;
input  [1:0]										            mep0_virtual_channel;
input  [(`MEP_CSI2_DEVICE_VCX_DWIDTH-1):0]                      mep0_virtual_channel_x;
input  [15:0]										            mep0_word_count;			
input  [(`MEP_CSI2_DEVICE_IDI_CSIDATA_SIZE-1):0]      	        mep1_csi_data;
input  [(`MEP_CSI2_DEVICE_IDI_DATA_BYTEEN_WIDTH-1):0] 	        mep1_bytes_en;
input                                             	            mep1_header_en;
input                                             	            mep1_data_en;
input  [5:0]                                      	            mep1_data_type;
input  [1:0]										            mep1_virtual_channel;
input  [(`MEP_CSI2_DEVICE_VCX_DWIDTH-1):0]                      mep1_virtual_channel_x;
input  [15:0]										            mep1_word_count;			
input  [(`MEP_CSI2_DEVICE_IDI_CSIDATA_SIZE-1):0]      	        mep2_csi_data;
input  [(`MEP_CSI2_DEVICE_IDI_DATA_BYTEEN_WIDTH-1):0] 	        mep2_bytes_en;
input                                             	            mep2_header_en;
input                                             	            mep2_data_en;
input  [5:0]                                      	            mep2_data_type;
input  [1:0]										            mep2_virtual_channel;
input  [(`MEP_CSI2_DEVICE_VCX_DWIDTH-1):0]                      mep2_virtual_channel_x;
input  [15:0]										            mep2_word_count;			
input  [(`MEP_CSI2_DEVICE_IDI_CSIDATA_SIZE-1):0]      	        mep3_csi_data;
input  [(`MEP_CSI2_DEVICE_IDI_DATA_BYTEEN_WIDTH-1):0] 	        mep3_bytes_en;
input                                             	            mep3_header_en;
input                                             	            mep3_data_en;
input  [5:0]                                      	            mep3_data_type;
input  [1:0]										            mep3_virtual_channel;
input  [(`MEP_CSI2_DEVICE_VCX_DWIDTH-1):0]                      mep3_virtual_channel_x;
input  [15:0]										            mep3_word_count;		

/*AUTOOUTPUT*/
// Beginning of automatic outputs (from unused autoinst outputs)
output [31:0]		pipe0_pkt_crc;		// From u0_as6d_app_pipe_route_lane of as6d_app_pipe_route_lane.v
output			pipe0_pkt_crc_en;	// From u0_as6d_app_pipe_route_lane of as6d_app_pipe_route_lane.v
output [31:0]		pipe1_pkt_crc;		// From u1_as6d_app_pipe_route_lane of as6d_app_pipe_route_lane.v
output			pipe1_pkt_crc_en;	// From u1_as6d_app_pipe_route_lane of as6d_app_pipe_route_lane.v
output [31:0]		pipe2_pkt_crc;		// From u2_as6d_app_pipe_route_lane of as6d_app_pipe_route_lane.v
output			pipe2_pkt_crc_en;	// From u2_as6d_app_pipe_route_lane of as6d_app_pipe_route_lane.v
output [31:0]		pipe3_pkt_crc;		// From u3_as6d_app_pipe_route_lane of as6d_app_pipe_route_lane.v
output			pipe3_pkt_crc_en;	// From u3_as6d_app_pipe_route_lane of as6d_app_pipe_route_lane.v
output [31:0]		pipe4_pkt_crc;		// From u4_as6d_app_pipe_route_lane of as6d_app_pipe_route_lane.v
output			pipe4_pkt_crc_en;	// From u4_as6d_app_pipe_route_lane of as6d_app_pipe_route_lane.v
output [31:0]		pipe5_pkt_crc;		// From u5_as6d_app_pipe_route_lane of as6d_app_pipe_route_lane.v
output			pipe5_pkt_crc_en;	// From u5_as6d_app_pipe_route_lane of as6d_app_pipe_route_lane.v
output [31:0]		pipe6_pkt_crc;		// From u6_as6d_app_pipe_route_lane of as6d_app_pipe_route_lane.v
output			pipe6_pkt_crc_en;	// From u6_as6d_app_pipe_route_lane of as6d_app_pipe_route_lane.v
output [31:0]		pipe7_pkt_crc;		// From u7_as6d_app_pipe_route_lane of as6d_app_pipe_route_lane.v
output			pipe7_pkt_crc_en;	// From u7_as6d_app_pipe_route_lane of as6d_app_pipe_route_lane.v
output			reg_rd_vprbs_rx_check_app_route_lane0;// From u0_as6d_app_pipe_route_lane of as6d_app_pipe_route_lane.v
output			reg_rd_vprbs_rx_check_app_route_lane1;// From u1_as6d_app_pipe_route_lane of as6d_app_pipe_route_lane.v
output			reg_rd_vprbs_rx_check_app_route_lane2;// From u2_as6d_app_pipe_route_lane of as6d_app_pipe_route_lane.v
output			reg_rd_vprbs_rx_check_app_route_lane3;// From u3_as6d_app_pipe_route_lane of as6d_app_pipe_route_lane.v
output			reg_rd_vprbs_rx_check_app_route_lane4;// From u4_as6d_app_pipe_route_lane of as6d_app_pipe_route_lane.v
output			reg_rd_vprbs_rx_check_app_route_lane5;// From u5_as6d_app_pipe_route_lane of as6d_app_pipe_route_lane.v
output			reg_rd_vprbs_rx_check_app_route_lane6;// From u6_as6d_app_pipe_route_lane of as6d_app_pipe_route_lane.v
output			reg_rd_vprbs_rx_check_app_route_lane7;// From u7_as6d_app_pipe_route_lane of as6d_app_pipe_route_lane.v
output [31:0]		reg_rd_vprbs_rx_err_app_route_lane0;// From u0_as6d_app_pipe_route_lane of as6d_app_pipe_route_lane.v
output [31:0]		reg_rd_vprbs_rx_err_app_route_lane1;// From u1_as6d_app_pipe_route_lane of as6d_app_pipe_route_lane.v
output [31:0]		reg_rd_vprbs_rx_err_app_route_lane2;// From u2_as6d_app_pipe_route_lane of as6d_app_pipe_route_lane.v
output [31:0]		reg_rd_vprbs_rx_err_app_route_lane3;// From u3_as6d_app_pipe_route_lane of as6d_app_pipe_route_lane.v
output [31:0]		reg_rd_vprbs_rx_err_app_route_lane4;// From u4_as6d_app_pipe_route_lane of as6d_app_pipe_route_lane.v
output [31:0]		reg_rd_vprbs_rx_err_app_route_lane5;// From u5_as6d_app_pipe_route_lane of as6d_app_pipe_route_lane.v
output [31:0]		reg_rd_vprbs_rx_err_app_route_lane6;// From u6_as6d_app_pipe_route_lane of as6d_app_pipe_route_lane.v
output [31:0]		reg_rd_vprbs_rx_err_app_route_lane7;// From u7_as6d_app_pipe_route_lane of as6d_app_pipe_route_lane.v
output			reg_rd_vprbs_rx_fail_app_route_lane0;// From u0_as6d_app_pipe_route_lane of as6d_app_pipe_route_lane.v
output			reg_rd_vprbs_rx_fail_app_route_lane1;// From u1_as6d_app_pipe_route_lane of as6d_app_pipe_route_lane.v
output			reg_rd_vprbs_rx_fail_app_route_lane2;// From u2_as6d_app_pipe_route_lane of as6d_app_pipe_route_lane.v
output			reg_rd_vprbs_rx_fail_app_route_lane3;// From u3_as6d_app_pipe_route_lane of as6d_app_pipe_route_lane.v
output			reg_rd_vprbs_rx_fail_app_route_lane4;// From u4_as6d_app_pipe_route_lane of as6d_app_pipe_route_lane.v
output			reg_rd_vprbs_rx_fail_app_route_lane5;// From u5_as6d_app_pipe_route_lane of as6d_app_pipe_route_lane.v
output			reg_rd_vprbs_rx_fail_app_route_lane6;// From u6_as6d_app_pipe_route_lane of as6d_app_pipe_route_lane.v
output			reg_rd_vprbs_rx_fail_app_route_lane7;// From u7_as6d_app_pipe_route_lane of as6d_app_pipe_route_lane.v
// End of automatics
output wire  [(`MEP_CSI2_DEVICE_IDI_CSIDATA_SIZE-1):0]      	pipe0_csi_data;
output wire  [(`MEP_CSI2_DEVICE_IDI_DATA_BYTEEN_WIDTH-1):0] 	pipe0_bytes_en;
output wire                                             	    pipe0_header_en;
output wire                                          	        pipe0_data_en;
output wire  [5:0]                                      	    pipe0_data_type;
output wire  [1:0]										        pipe0_virtual_channel;
output wire  [(`MEP_CSI2_DEVICE_VCX_DWIDTH-1):0]                pipe0_virtual_channel_x;
output wire  [15:0]										        pipe0_word_count;			
output wire  [3:0]										        pipe0_aggr_id;
output wire  [(`MEP_CSI2_DEVICE_IDI_CSIDATA_SIZE-1):0]      	pipe1_csi_data;
output wire  [(`MEP_CSI2_DEVICE_IDI_DATA_BYTEEN_WIDTH-1):0] 	pipe1_bytes_en;
output wire                                             	    pipe1_header_en;
output wire                                          	        pipe1_data_en;
output wire  [5:0]                                      	    pipe1_data_type;
output wire  [1:0]										        pipe1_virtual_channel;
output wire  [(`MEP_CSI2_DEVICE_VCX_DWIDTH-1):0]                pipe1_virtual_channel_x;
output wire  [15:0]										        pipe1_word_count;			
output wire  [3:0]										        pipe1_aggr_id;
output wire  [(`MEP_CSI2_DEVICE_IDI_CSIDATA_SIZE-1):0]      	pipe2_csi_data;
output wire  [(`MEP_CSI2_DEVICE_IDI_DATA_BYTEEN_WIDTH-1):0] 	pipe2_bytes_en;
output wire                                             	    pipe2_header_en;
output wire                                          	        pipe2_data_en;
output wire  [5:0]                                      	    pipe2_data_type;
output wire  [1:0]										        pipe2_virtual_channel;
output wire  [(`MEP_CSI2_DEVICE_VCX_DWIDTH-1):0]                pipe2_virtual_channel_x;
output wire  [15:0]										        pipe2_word_count;			
output wire  [3:0]										        pipe2_aggr_id;
output wire  [(`MEP_CSI2_DEVICE_IDI_CSIDATA_SIZE-1):0]      	pipe3_csi_data;
output wire  [(`MEP_CSI2_DEVICE_IDI_DATA_BYTEEN_WIDTH-1):0] 	pipe3_bytes_en;
output wire                                             	    pipe3_header_en;
output wire                                          	        pipe3_data_en;
output wire  [5:0]                                      	    pipe3_data_type;
output wire  [1:0]										        pipe3_virtual_channel;
output wire  [(`MEP_CSI2_DEVICE_VCX_DWIDTH-1):0]                pipe3_virtual_channel_x;
output wire  [15:0]										        pipe3_word_count;			
output wire  [3:0]										        pipe3_aggr_id;
output wire  [(`MEP_CSI2_DEVICE_IDI_CSIDATA_SIZE-1):0]      	pipe4_csi_data;
output wire  [(`MEP_CSI2_DEVICE_IDI_DATA_BYTEEN_WIDTH-1):0] 	pipe4_bytes_en;
output wire                                             	    pipe4_header_en;
output wire                                          	        pipe4_data_en;
output wire  [5:0]                                      	    pipe4_data_type;
output wire  [1:0]										        pipe4_virtual_channel;
output wire  [(`MEP_CSI2_DEVICE_VCX_DWIDTH-1):0]                pipe4_virtual_channel_x;
output wire  [15:0]										        pipe4_word_count;			
output wire  [3:0]										        pipe4_aggr_id;
output wire  [(`MEP_CSI2_DEVICE_IDI_CSIDATA_SIZE-1):0]      	pipe5_csi_data;
output wire  [(`MEP_CSI2_DEVICE_IDI_DATA_BYTEEN_WIDTH-1):0] 	pipe5_bytes_en;
output wire                                             	    pipe5_header_en;
output wire                                          	        pipe5_data_en;
output wire  [5:0]                                      	    pipe5_data_type;
output wire  [1:0]										        pipe5_virtual_channel;
output wire  [(`MEP_CSI2_DEVICE_VCX_DWIDTH-1):0]                pipe5_virtual_channel_x;
output wire  [15:0]										        pipe5_word_count;			
output wire  [3:0]										        pipe5_aggr_id;
output wire  [(`MEP_CSI2_DEVICE_IDI_CSIDATA_SIZE-1):0]      	pipe6_csi_data;
output wire  [(`MEP_CSI2_DEVICE_IDI_DATA_BYTEEN_WIDTH-1):0] 	pipe6_bytes_en;
output wire                                             	    pipe6_header_en;
output wire                                          	        pipe6_data_en;
output wire  [5:0]                                      	    pipe6_data_type;
output wire  [1:0]										        pipe6_virtual_channel;
output wire  [(`MEP_CSI2_DEVICE_VCX_DWIDTH-1):0]                pipe6_virtual_channel_x;
output wire  [15:0]										        pipe6_word_count;			
output wire  [3:0]										        pipe6_aggr_id;
output wire  [(`MEP_CSI2_DEVICE_IDI_CSIDATA_SIZE-1):0]      	pipe7_csi_data;
output wire  [(`MEP_CSI2_DEVICE_IDI_DATA_BYTEEN_WIDTH-1):0] 	pipe7_bytes_en;
output wire                                             	    pipe7_header_en;
output wire                                          	        pipe7_data_en;
output wire  [5:0]                                      	    pipe7_data_type;
output wire  [1:0]										        pipe7_virtual_channel;
output wire  [(`MEP_CSI2_DEVICE_VCX_DWIDTH-1):0]                pipe7_virtual_channel_x;
output wire  [15:0]										        pipe7_word_count;			
output wire  [3:0]										        pipe7_aggr_id;

/*  as6d_app_pipe_route_lane  AUTO_TEMPLATE (
    .fifo_wrclk(fifo_wrclk@),
    .fifo_wrclk_rst_n(fifo_wrclk_rst_n@),
    .\(.*\)pipe\(.*\)(\1pipe@\2[]),
    .reg_drop_mapping_fault_pkt(reg_drop_mapping_fault_pkt[@]),
    .reg\(.*\)vprbs_\(.*\)	(reg\1vprbs_\2_app_route_lane@[]),
    .reg_drop_short_pkt(reg_pipe@_drop_ls_le_pkt),
)*/
as6d_app_pipe_route_lane    u0_as6d_app_pipe_route_lane(/*AUTOINST*/
							// Outputs
							.reg_rd_vprbs_rx_check(reg_rd_vprbs_rx_check_app_route_lane0), // Templated
							.reg_rd_vprbs_rx_err(reg_rd_vprbs_rx_err_app_route_lane0[31:0]), // Templated
							.reg_rd_vprbs_rx_fail(reg_rd_vprbs_rx_fail_app_route_lane0), // Templated
							.pipe_csi_data	(pipe0_csi_data[(`MEP_CSI2_DEVICE_IDI_CSIDATA_SIZE-1):0]), // Templated
							.pipe_bytes_en	(pipe0_bytes_en[(`MEP_CSI2_DEVICE_IDI_DATA_BYTEEN_WIDTH-1):0]), // Templated
							.pipe_header_en	(pipe0_header_en), // Templated
							.pipe_data_en	(pipe0_data_en), // Templated
							.pipe_data_type	(pipe0_data_type[5:0]), // Templated
							.pipe_virtual_channel(pipe0_virtual_channel[1:0]), // Templated
							.pipe_virtual_channel_x(pipe0_virtual_channel_x[(`MEP_CSI2_DEVICE_VCX_DWIDTH-1):0]), // Templated
							.pipe_word_count(pipe0_word_count[15:0]), // Templated
							.pipe_aggr_id	(pipe0_aggr_id[3:0]), // Templated
							.pipe_pkt_crc_en(pipe0_pkt_crc_en), // Templated
							.pipe_pkt_crc	(pipe0_pkt_crc[31:0]), // Templated
							// Inputs
							.reg_vprbs_loopback(reg_vprbs_loopback_app_route_lane0), // Templated
							.reg_vprbs_rx_err_clear(reg_vprbs_rx_err_clear_app_route_lane0), // Templated
							.reg_vprbs_rx_load(reg_vprbs_rx_load_app_route_lane0), // Templated
							.reg_vprbs_rx_lock_continue(reg_vprbs_rx_lock_continue_app_route_lane0), // Templated
							.reg_vprbs_rx_locked_match_cnt(reg_vprbs_rx_locked_match_cnt_app_route_lane0[3:0]), // Templated
							.reg_vprbs_rx_mode(reg_vprbs_rx_mode_app_route_lane0[2:0]), // Templated
							.reg_vprbs_rx_order(reg_vprbs_rx_order_app_route_lane0), // Templated
							.reg_vprbs_rx_uncheck_tolerance(reg_vprbs_rx_uncheck_tolerance_app_route_lane0[3:0]), // Templated
							.reg_vprbs_tx_err_inject_en(reg_vprbs_tx_err_inject_en_app_route_lane0), // Templated
							.reg_vprbs_tx_err_inject_intv_num(reg_vprbs_tx_err_inject_intv_num_app_route_lane0[7:0]), // Templated
							.reg_vprbs_tx_err_inject_intv_time(reg_vprbs_tx_err_inject_intv_time_app_route_lane0[7:0]), // Templated
							.reg_vprbs_tx_idi_driver_data_type(reg_vprbs_tx_idi_driver_data_type_app_route_lane0[5:0]), // Templated
							.reg_vprbs_tx_idi_driver_pkt_interval(reg_vprbs_tx_idi_driver_pkt_interval_app_route_lane0[15:0]), // Templated
							.reg_vprbs_tx_idi_driver_total_interval(reg_vprbs_tx_idi_driver_total_interval_app_route_lane0[15:0]), // Templated
							.reg_vprbs_tx_idi_driver_virtual_channel(reg_vprbs_tx_idi_driver_virtual_channel_app_route_lane0[3:0]), // Templated
							.reg_vprbs_tx_idi_driver_word_count(reg_vprbs_tx_idi_driver_word_count_app_route_lane0[15:0]), // Templated
							.reg_vprbs_tx_mode(reg_vprbs_tx_mode_app_route_lane0[2:0]), // Templated
							.reg_vprbs_tx_order(reg_vprbs_tx_order_app_route_lane0), // Templated
							.reg_vprbs_tx_pat_reset(reg_vprbs_tx_pat_reset_app_route_lane0), // Templated
							.fifo_wrclk	(fifo_wrclk0),	 // Templated
							.fifo_wrclk_rst_n(fifo_wrclk_rst_n0), // Templated
							.pipe_wr_mode	(pipe0_wr_mode[1:0]), // Templated
							.reg_pipe_stream_sel(reg_pipe0_stream_sel[1:0]), // Templated
							.reg_drop_short_pkt(reg_pipe0_drop_ls_le_pkt), // Templated
							.reg_drop_mapping_fault_pkt(reg_drop_mapping_fault_pkt[0]), // Templated
							.reg_pipe_map_en(reg_pipe0_map_en[15:0]), // Templated
							.reg_pipe_map0_aggr_id(reg_pipe0_map0_aggr_id[3:0]), // Templated
							.reg_pipe_map1_aggr_id(reg_pipe0_map1_aggr_id[3:0]), // Templated
							.reg_pipe_map2_aggr_id(reg_pipe0_map2_aggr_id[3:0]), // Templated
							.reg_pipe_map3_aggr_id(reg_pipe0_map3_aggr_id[3:0]), // Templated
							.reg_pipe_map4_aggr_id(reg_pipe0_map4_aggr_id[3:0]), // Templated
							.reg_pipe_map5_aggr_id(reg_pipe0_map5_aggr_id[3:0]), // Templated
							.reg_pipe_map6_aggr_id(reg_pipe0_map6_aggr_id[3:0]), // Templated
							.reg_pipe_map7_aggr_id(reg_pipe0_map7_aggr_id[3:0]), // Templated
							.reg_pipe_map8_aggr_id(reg_pipe0_map8_aggr_id[3:0]), // Templated
							.reg_pipe_map9_aggr_id(reg_pipe0_map9_aggr_id[3:0]), // Templated
							.reg_pipe_map10_aggr_id(reg_pipe0_map10_aggr_id[3:0]), // Templated
							.reg_pipe_map11_aggr_id(reg_pipe0_map11_aggr_id[3:0]), // Templated
							.reg_pipe_map12_aggr_id(reg_pipe0_map12_aggr_id[3:0]), // Templated
							.reg_pipe_map13_aggr_id(reg_pipe0_map13_aggr_id[3:0]), // Templated
							.reg_pipe_map14_aggr_id(reg_pipe0_map14_aggr_id[3:0]), // Templated
							.reg_pipe_map15_aggr_id(reg_pipe0_map15_aggr_id[3:0]), // Templated
							.reg_pipe_map0_vc_source(reg_pipe0_map0_vc_source[1:0]), // Templated
							.reg_pipe_map1_vc_source(reg_pipe0_map1_vc_source[1:0]), // Templated
							.reg_pipe_map2_vc_source(reg_pipe0_map2_vc_source[1:0]), // Templated
							.reg_pipe_map3_vc_source(reg_pipe0_map3_vc_source[1:0]), // Templated
							.reg_pipe_map4_vc_source(reg_pipe0_map4_vc_source[1:0]), // Templated
							.reg_pipe_map5_vc_source(reg_pipe0_map5_vc_source[1:0]), // Templated
							.reg_pipe_map6_vc_source(reg_pipe0_map6_vc_source[1:0]), // Templated
							.reg_pipe_map7_vc_source(reg_pipe0_map7_vc_source[1:0]), // Templated
							.reg_pipe_map8_vc_source(reg_pipe0_map8_vc_source[1:0]), // Templated
							.reg_pipe_map9_vc_source(reg_pipe0_map9_vc_source[1:0]), // Templated
							.reg_pipe_map10_vc_source(reg_pipe0_map10_vc_source[1:0]), // Templated
							.reg_pipe_map11_vc_source(reg_pipe0_map11_vc_source[1:0]), // Templated
							.reg_pipe_map12_vc_source(reg_pipe0_map12_vc_source[1:0]), // Templated
							.reg_pipe_map13_vc_source(reg_pipe0_map13_vc_source[1:0]), // Templated
							.reg_pipe_map14_vc_source(reg_pipe0_map14_vc_source[1:0]), // Templated
							.reg_pipe_map15_vc_source(reg_pipe0_map15_vc_source[1:0]), // Templated
							.reg_pipe_map0_vc_dest(reg_pipe0_map0_vc_dest[1:0]), // Templated
							.reg_pipe_map1_vc_dest(reg_pipe0_map1_vc_dest[1:0]), // Templated
							.reg_pipe_map2_vc_dest(reg_pipe0_map2_vc_dest[1:0]), // Templated
							.reg_pipe_map3_vc_dest(reg_pipe0_map3_vc_dest[1:0]), // Templated
							.reg_pipe_map4_vc_dest(reg_pipe0_map4_vc_dest[1:0]), // Templated
							.reg_pipe_map5_vc_dest(reg_pipe0_map5_vc_dest[1:0]), // Templated
							.reg_pipe_map6_vc_dest(reg_pipe0_map6_vc_dest[1:0]), // Templated
							.reg_pipe_map7_vc_dest(reg_pipe0_map7_vc_dest[1:0]), // Templated
							.reg_pipe_map8_vc_dest(reg_pipe0_map8_vc_dest[1:0]), // Templated
							.reg_pipe_map9_vc_dest(reg_pipe0_map9_vc_dest[1:0]), // Templated
							.reg_pipe_map10_vc_dest(reg_pipe0_map10_vc_dest[1:0]), // Templated
							.reg_pipe_map11_vc_dest(reg_pipe0_map11_vc_dest[1:0]), // Templated
							.reg_pipe_map12_vc_dest(reg_pipe0_map12_vc_dest[1:0]), // Templated
							.reg_pipe_map13_vc_dest(reg_pipe0_map13_vc_dest[1:0]), // Templated
							.reg_pipe_map14_vc_dest(reg_pipe0_map14_vc_dest[1:0]), // Templated
							.reg_pipe_map15_vc_dest(reg_pipe0_map15_vc_dest[1:0]), // Templated
							.reg_pipe_map0_dt_source(reg_pipe0_map0_dt_source[5:0]), // Templated
							.reg_pipe_map1_dt_source(reg_pipe0_map1_dt_source[5:0]), // Templated
							.reg_pipe_map2_dt_source(reg_pipe0_map2_dt_source[5:0]), // Templated
							.reg_pipe_map3_dt_source(reg_pipe0_map3_dt_source[5:0]), // Templated
							.reg_pipe_map4_dt_source(reg_pipe0_map4_dt_source[5:0]), // Templated
							.reg_pipe_map5_dt_source(reg_pipe0_map5_dt_source[5:0]), // Templated
							.reg_pipe_map6_dt_source(reg_pipe0_map6_dt_source[5:0]), // Templated
							.reg_pipe_map7_dt_source(reg_pipe0_map7_dt_source[5:0]), // Templated
							.reg_pipe_map8_dt_source(reg_pipe0_map8_dt_source[5:0]), // Templated
							.reg_pipe_map9_dt_source(reg_pipe0_map9_dt_source[5:0]), // Templated
							.reg_pipe_map10_dt_source(reg_pipe0_map10_dt_source[5:0]), // Templated
							.reg_pipe_map11_dt_source(reg_pipe0_map11_dt_source[5:0]), // Templated
							.reg_pipe_map12_dt_source(reg_pipe0_map12_dt_source[5:0]), // Templated
							.reg_pipe_map13_dt_source(reg_pipe0_map13_dt_source[5:0]), // Templated
							.reg_pipe_map14_dt_source(reg_pipe0_map14_dt_source[5:0]), // Templated
							.reg_pipe_map15_dt_source(reg_pipe0_map15_dt_source[5:0]), // Templated
							.reg_pipe_map0_dt_dest(reg_pipe0_map0_dt_dest[5:0]), // Templated
							.reg_pipe_map1_dt_dest(reg_pipe0_map1_dt_dest[5:0]), // Templated
							.reg_pipe_map2_dt_dest(reg_pipe0_map2_dt_dest[5:0]), // Templated
							.reg_pipe_map3_dt_dest(reg_pipe0_map3_dt_dest[5:0]), // Templated
							.reg_pipe_map4_dt_dest(reg_pipe0_map4_dt_dest[5:0]), // Templated
							.reg_pipe_map5_dt_dest(reg_pipe0_map5_dt_dest[5:0]), // Templated
							.reg_pipe_map6_dt_dest(reg_pipe0_map6_dt_dest[5:0]), // Templated
							.reg_pipe_map7_dt_dest(reg_pipe0_map7_dt_dest[5:0]), // Templated
							.reg_pipe_map8_dt_dest(reg_pipe0_map8_dt_dest[5:0]), // Templated
							.reg_pipe_map9_dt_dest(reg_pipe0_map9_dt_dest[5:0]), // Templated
							.reg_pipe_map10_dt_dest(reg_pipe0_map10_dt_dest[5:0]), // Templated
							.reg_pipe_map11_dt_dest(reg_pipe0_map11_dt_dest[5:0]), // Templated
							.reg_pipe_map12_dt_dest(reg_pipe0_map12_dt_dest[5:0]), // Templated
							.reg_pipe_map13_dt_dest(reg_pipe0_map13_dt_dest[5:0]), // Templated
							.reg_pipe_map14_dt_dest(reg_pipe0_map14_dt_dest[5:0]), // Templated
							.reg_pipe_map15_dt_dest(reg_pipe0_map15_dt_dest[5:0]), // Templated
							.mep0_csi_data	(mep0_csi_data[(`MEP_CSI2_DEVICE_IDI_CSIDATA_SIZE-1):0]),
							.mep0_bytes_en	(mep0_bytes_en[(`MEP_CSI2_DEVICE_IDI_DATA_BYTEEN_WIDTH-1):0]),
							.mep0_header_en	(mep0_header_en),
							.mep0_data_en	(mep0_data_en),
							.mep0_data_type	(mep0_data_type[5:0]),
							.mep0_virtual_channel(mep0_virtual_channel[1:0]),
							.mep0_virtual_channel_x(mep0_virtual_channel_x[(`MEP_CSI2_DEVICE_VCX_DWIDTH-1):0]),
							.mep0_word_count(mep0_word_count[15:0]),
							.mep0_tunnel_mode_en(mep0_tunnel_mode_en),
							.mep0_pkt_crc_en(mep0_pkt_crc_en),
							.mep0_pkt_crc	(mep0_pkt_crc[31:0]),
							.mep1_csi_data	(mep1_csi_data[(`MEP_CSI2_DEVICE_IDI_CSIDATA_SIZE-1):0]),
							.mep1_bytes_en	(mep1_bytes_en[(`MEP_CSI2_DEVICE_IDI_DATA_BYTEEN_WIDTH-1):0]),
							.mep1_header_en	(mep1_header_en),
							.mep1_data_en	(mep1_data_en),
							.mep1_data_type	(mep1_data_type[5:0]),
							.mep1_virtual_channel(mep1_virtual_channel[1:0]),
							.mep1_virtual_channel_x(mep1_virtual_channel_x[(`MEP_CSI2_DEVICE_VCX_DWIDTH-1):0]),
							.mep1_word_count(mep1_word_count[15:0]),
							.mep1_tunnel_mode_en(mep1_tunnel_mode_en),
							.mep1_pkt_crc_en(mep1_pkt_crc_en),
							.mep1_pkt_crc	(mep1_pkt_crc[31:0]),
							.mep2_csi_data	(mep2_csi_data[(`MEP_CSI2_DEVICE_IDI_CSIDATA_SIZE-1):0]),
							.mep2_bytes_en	(mep2_bytes_en[(`MEP_CSI2_DEVICE_IDI_DATA_BYTEEN_WIDTH-1):0]),
							.mep2_header_en	(mep2_header_en),
							.mep2_data_en	(mep2_data_en),
							.mep2_data_type	(mep2_data_type[5:0]),
							.mep2_virtual_channel(mep2_virtual_channel[1:0]),
							.mep2_virtual_channel_x(mep2_virtual_channel_x[(`MEP_CSI2_DEVICE_VCX_DWIDTH-1):0]),
							.mep2_word_count(mep2_word_count[15:0]),
							.mep2_tunnel_mode_en(mep2_tunnel_mode_en),
							.mep2_pkt_crc_en(mep2_pkt_crc_en),
							.mep2_pkt_crc	(mep2_pkt_crc[31:0]),
							.mep3_csi_data	(mep3_csi_data[(`MEP_CSI2_DEVICE_IDI_CSIDATA_SIZE-1):0]),
							.mep3_bytes_en	(mep3_bytes_en[(`MEP_CSI2_DEVICE_IDI_DATA_BYTEEN_WIDTH-1):0]),
							.mep3_header_en	(mep3_header_en),
							.mep3_data_en	(mep3_data_en),
							.mep3_data_type	(mep3_data_type[5:0]),
							.mep3_virtual_channel(mep3_virtual_channel[1:0]),
							.mep3_virtual_channel_x(mep3_virtual_channel_x[(`MEP_CSI2_DEVICE_VCX_DWIDTH-1):0]),
							.mep3_word_count(mep3_word_count[15:0]),
							.mep3_tunnel_mode_en(mep3_tunnel_mode_en),
							.mep3_pkt_crc_en(mep3_pkt_crc_en),
							.mep3_pkt_crc	(mep3_pkt_crc[31:0]),
							.reg_vprbs_rx_chk_en(reg_vprbs_rx_chk_en_app_route_lane0), // Templated
							.reg_vprbs_tx_gen_en(reg_vprbs_tx_gen_en_app_route_lane0)); // Templated

as6d_app_pipe_route_lane    u1_as6d_app_pipe_route_lane(/*AUTOINST*/
							// Outputs
							.reg_rd_vprbs_rx_check(reg_rd_vprbs_rx_check_app_route_lane1), // Templated
							.reg_rd_vprbs_rx_err(reg_rd_vprbs_rx_err_app_route_lane1[31:0]), // Templated
							.reg_rd_vprbs_rx_fail(reg_rd_vprbs_rx_fail_app_route_lane1), // Templated
							.pipe_csi_data	(pipe1_csi_data[(`MEP_CSI2_DEVICE_IDI_CSIDATA_SIZE-1):0]), // Templated
							.pipe_bytes_en	(pipe1_bytes_en[(`MEP_CSI2_DEVICE_IDI_DATA_BYTEEN_WIDTH-1):0]), // Templated
							.pipe_header_en	(pipe1_header_en), // Templated
							.pipe_data_en	(pipe1_data_en), // Templated
							.pipe_data_type	(pipe1_data_type[5:0]), // Templated
							.pipe_virtual_channel(pipe1_virtual_channel[1:0]), // Templated
							.pipe_virtual_channel_x(pipe1_virtual_channel_x[(`MEP_CSI2_DEVICE_VCX_DWIDTH-1):0]), // Templated
							.pipe_word_count(pipe1_word_count[15:0]), // Templated
							.pipe_aggr_id	(pipe1_aggr_id[3:0]), // Templated
							.pipe_pkt_crc_en(pipe1_pkt_crc_en), // Templated
							.pipe_pkt_crc	(pipe1_pkt_crc[31:0]), // Templated
							// Inputs
							.reg_vprbs_loopback(reg_vprbs_loopback_app_route_lane1), // Templated
							.reg_vprbs_rx_err_clear(reg_vprbs_rx_err_clear_app_route_lane1), // Templated
							.reg_vprbs_rx_load(reg_vprbs_rx_load_app_route_lane1), // Templated
							.reg_vprbs_rx_lock_continue(reg_vprbs_rx_lock_continue_app_route_lane1), // Templated
							.reg_vprbs_rx_locked_match_cnt(reg_vprbs_rx_locked_match_cnt_app_route_lane1[3:0]), // Templated
							.reg_vprbs_rx_mode(reg_vprbs_rx_mode_app_route_lane1[2:0]), // Templated
							.reg_vprbs_rx_order(reg_vprbs_rx_order_app_route_lane1), // Templated
							.reg_vprbs_rx_uncheck_tolerance(reg_vprbs_rx_uncheck_tolerance_app_route_lane1[3:0]), // Templated
							.reg_vprbs_tx_err_inject_en(reg_vprbs_tx_err_inject_en_app_route_lane1), // Templated
							.reg_vprbs_tx_err_inject_intv_num(reg_vprbs_tx_err_inject_intv_num_app_route_lane1[7:0]), // Templated
							.reg_vprbs_tx_err_inject_intv_time(reg_vprbs_tx_err_inject_intv_time_app_route_lane1[7:0]), // Templated
							.reg_vprbs_tx_idi_driver_data_type(reg_vprbs_tx_idi_driver_data_type_app_route_lane1[5:0]), // Templated
							.reg_vprbs_tx_idi_driver_pkt_interval(reg_vprbs_tx_idi_driver_pkt_interval_app_route_lane1[15:0]), // Templated
							.reg_vprbs_tx_idi_driver_total_interval(reg_vprbs_tx_idi_driver_total_interval_app_route_lane1[15:0]), // Templated
							.reg_vprbs_tx_idi_driver_virtual_channel(reg_vprbs_tx_idi_driver_virtual_channel_app_route_lane1[3:0]), // Templated
							.reg_vprbs_tx_idi_driver_word_count(reg_vprbs_tx_idi_driver_word_count_app_route_lane1[15:0]), // Templated
							.reg_vprbs_tx_mode(reg_vprbs_tx_mode_app_route_lane1[2:0]), // Templated
							.reg_vprbs_tx_order(reg_vprbs_tx_order_app_route_lane1), // Templated
							.reg_vprbs_tx_pat_reset(reg_vprbs_tx_pat_reset_app_route_lane1), // Templated
							.fifo_wrclk	(fifo_wrclk1),	 // Templated
							.fifo_wrclk_rst_n(fifo_wrclk_rst_n1), // Templated
							.pipe_wr_mode	(pipe1_wr_mode[1:0]), // Templated
							.reg_pipe_stream_sel(reg_pipe1_stream_sel[1:0]), // Templated
							.reg_drop_short_pkt(reg_pipe1_drop_ls_le_pkt), // Templated
							.reg_drop_mapping_fault_pkt(reg_drop_mapping_fault_pkt[1]), // Templated
							.reg_pipe_map_en(reg_pipe1_map_en[15:0]), // Templated
							.reg_pipe_map0_aggr_id(reg_pipe1_map0_aggr_id[3:0]), // Templated
							.reg_pipe_map1_aggr_id(reg_pipe1_map1_aggr_id[3:0]), // Templated
							.reg_pipe_map2_aggr_id(reg_pipe1_map2_aggr_id[3:0]), // Templated
							.reg_pipe_map3_aggr_id(reg_pipe1_map3_aggr_id[3:0]), // Templated
							.reg_pipe_map4_aggr_id(reg_pipe1_map4_aggr_id[3:0]), // Templated
							.reg_pipe_map5_aggr_id(reg_pipe1_map5_aggr_id[3:0]), // Templated
							.reg_pipe_map6_aggr_id(reg_pipe1_map6_aggr_id[3:0]), // Templated
							.reg_pipe_map7_aggr_id(reg_pipe1_map7_aggr_id[3:0]), // Templated
							.reg_pipe_map8_aggr_id(reg_pipe1_map8_aggr_id[3:0]), // Templated
							.reg_pipe_map9_aggr_id(reg_pipe1_map9_aggr_id[3:0]), // Templated
							.reg_pipe_map10_aggr_id(reg_pipe1_map10_aggr_id[3:0]), // Templated
							.reg_pipe_map11_aggr_id(reg_pipe1_map11_aggr_id[3:0]), // Templated
							.reg_pipe_map12_aggr_id(reg_pipe1_map12_aggr_id[3:0]), // Templated
							.reg_pipe_map13_aggr_id(reg_pipe1_map13_aggr_id[3:0]), // Templated
							.reg_pipe_map14_aggr_id(reg_pipe1_map14_aggr_id[3:0]), // Templated
							.reg_pipe_map15_aggr_id(reg_pipe1_map15_aggr_id[3:0]), // Templated
							.reg_pipe_map0_vc_source(reg_pipe1_map0_vc_source[1:0]), // Templated
							.reg_pipe_map1_vc_source(reg_pipe1_map1_vc_source[1:0]), // Templated
							.reg_pipe_map2_vc_source(reg_pipe1_map2_vc_source[1:0]), // Templated
							.reg_pipe_map3_vc_source(reg_pipe1_map3_vc_source[1:0]), // Templated
							.reg_pipe_map4_vc_source(reg_pipe1_map4_vc_source[1:0]), // Templated
							.reg_pipe_map5_vc_source(reg_pipe1_map5_vc_source[1:0]), // Templated
							.reg_pipe_map6_vc_source(reg_pipe1_map6_vc_source[1:0]), // Templated
							.reg_pipe_map7_vc_source(reg_pipe1_map7_vc_source[1:0]), // Templated
							.reg_pipe_map8_vc_source(reg_pipe1_map8_vc_source[1:0]), // Templated
							.reg_pipe_map9_vc_source(reg_pipe1_map9_vc_source[1:0]), // Templated
							.reg_pipe_map10_vc_source(reg_pipe1_map10_vc_source[1:0]), // Templated
							.reg_pipe_map11_vc_source(reg_pipe1_map11_vc_source[1:0]), // Templated
							.reg_pipe_map12_vc_source(reg_pipe1_map12_vc_source[1:0]), // Templated
							.reg_pipe_map13_vc_source(reg_pipe1_map13_vc_source[1:0]), // Templated
							.reg_pipe_map14_vc_source(reg_pipe1_map14_vc_source[1:0]), // Templated
							.reg_pipe_map15_vc_source(reg_pipe1_map15_vc_source[1:0]), // Templated
							.reg_pipe_map0_vc_dest(reg_pipe1_map0_vc_dest[1:0]), // Templated
							.reg_pipe_map1_vc_dest(reg_pipe1_map1_vc_dest[1:0]), // Templated
							.reg_pipe_map2_vc_dest(reg_pipe1_map2_vc_dest[1:0]), // Templated
							.reg_pipe_map3_vc_dest(reg_pipe1_map3_vc_dest[1:0]), // Templated
							.reg_pipe_map4_vc_dest(reg_pipe1_map4_vc_dest[1:0]), // Templated
							.reg_pipe_map5_vc_dest(reg_pipe1_map5_vc_dest[1:0]), // Templated
							.reg_pipe_map6_vc_dest(reg_pipe1_map6_vc_dest[1:0]), // Templated
							.reg_pipe_map7_vc_dest(reg_pipe1_map7_vc_dest[1:0]), // Templated
							.reg_pipe_map8_vc_dest(reg_pipe1_map8_vc_dest[1:0]), // Templated
							.reg_pipe_map9_vc_dest(reg_pipe1_map9_vc_dest[1:0]), // Templated
							.reg_pipe_map10_vc_dest(reg_pipe1_map10_vc_dest[1:0]), // Templated
							.reg_pipe_map11_vc_dest(reg_pipe1_map11_vc_dest[1:0]), // Templated
							.reg_pipe_map12_vc_dest(reg_pipe1_map12_vc_dest[1:0]), // Templated
							.reg_pipe_map13_vc_dest(reg_pipe1_map13_vc_dest[1:0]), // Templated
							.reg_pipe_map14_vc_dest(reg_pipe1_map14_vc_dest[1:0]), // Templated
							.reg_pipe_map15_vc_dest(reg_pipe1_map15_vc_dest[1:0]), // Templated
							.reg_pipe_map0_dt_source(reg_pipe1_map0_dt_source[5:0]), // Templated
							.reg_pipe_map1_dt_source(reg_pipe1_map1_dt_source[5:0]), // Templated
							.reg_pipe_map2_dt_source(reg_pipe1_map2_dt_source[5:0]), // Templated
							.reg_pipe_map3_dt_source(reg_pipe1_map3_dt_source[5:0]), // Templated
							.reg_pipe_map4_dt_source(reg_pipe1_map4_dt_source[5:0]), // Templated
							.reg_pipe_map5_dt_source(reg_pipe1_map5_dt_source[5:0]), // Templated
							.reg_pipe_map6_dt_source(reg_pipe1_map6_dt_source[5:0]), // Templated
							.reg_pipe_map7_dt_source(reg_pipe1_map7_dt_source[5:0]), // Templated
							.reg_pipe_map8_dt_source(reg_pipe1_map8_dt_source[5:0]), // Templated
							.reg_pipe_map9_dt_source(reg_pipe1_map9_dt_source[5:0]), // Templated
							.reg_pipe_map10_dt_source(reg_pipe1_map10_dt_source[5:0]), // Templated
							.reg_pipe_map11_dt_source(reg_pipe1_map11_dt_source[5:0]), // Templated
							.reg_pipe_map12_dt_source(reg_pipe1_map12_dt_source[5:0]), // Templated
							.reg_pipe_map13_dt_source(reg_pipe1_map13_dt_source[5:0]), // Templated
							.reg_pipe_map14_dt_source(reg_pipe1_map14_dt_source[5:0]), // Templated
							.reg_pipe_map15_dt_source(reg_pipe1_map15_dt_source[5:0]), // Templated
							.reg_pipe_map0_dt_dest(reg_pipe1_map0_dt_dest[5:0]), // Templated
							.reg_pipe_map1_dt_dest(reg_pipe1_map1_dt_dest[5:0]), // Templated
							.reg_pipe_map2_dt_dest(reg_pipe1_map2_dt_dest[5:0]), // Templated
							.reg_pipe_map3_dt_dest(reg_pipe1_map3_dt_dest[5:0]), // Templated
							.reg_pipe_map4_dt_dest(reg_pipe1_map4_dt_dest[5:0]), // Templated
							.reg_pipe_map5_dt_dest(reg_pipe1_map5_dt_dest[5:0]), // Templated
							.reg_pipe_map6_dt_dest(reg_pipe1_map6_dt_dest[5:0]), // Templated
							.reg_pipe_map7_dt_dest(reg_pipe1_map7_dt_dest[5:0]), // Templated
							.reg_pipe_map8_dt_dest(reg_pipe1_map8_dt_dest[5:0]), // Templated
							.reg_pipe_map9_dt_dest(reg_pipe1_map9_dt_dest[5:0]), // Templated
							.reg_pipe_map10_dt_dest(reg_pipe1_map10_dt_dest[5:0]), // Templated
							.reg_pipe_map11_dt_dest(reg_pipe1_map11_dt_dest[5:0]), // Templated
							.reg_pipe_map12_dt_dest(reg_pipe1_map12_dt_dest[5:0]), // Templated
							.reg_pipe_map13_dt_dest(reg_pipe1_map13_dt_dest[5:0]), // Templated
							.reg_pipe_map14_dt_dest(reg_pipe1_map14_dt_dest[5:0]), // Templated
							.reg_pipe_map15_dt_dest(reg_pipe1_map15_dt_dest[5:0]), // Templated
							.mep0_csi_data	(mep0_csi_data[(`MEP_CSI2_DEVICE_IDI_CSIDATA_SIZE-1):0]),
							.mep0_bytes_en	(mep0_bytes_en[(`MEP_CSI2_DEVICE_IDI_DATA_BYTEEN_WIDTH-1):0]),
							.mep0_header_en	(mep0_header_en),
							.mep0_data_en	(mep0_data_en),
							.mep0_data_type	(mep0_data_type[5:0]),
							.mep0_virtual_channel(mep0_virtual_channel[1:0]),
							.mep0_virtual_channel_x(mep0_virtual_channel_x[(`MEP_CSI2_DEVICE_VCX_DWIDTH-1):0]),
							.mep0_word_count(mep0_word_count[15:0]),
							.mep0_tunnel_mode_en(mep0_tunnel_mode_en),
							.mep0_pkt_crc_en(mep0_pkt_crc_en),
							.mep0_pkt_crc	(mep0_pkt_crc[31:0]),
							.mep1_csi_data	(mep1_csi_data[(`MEP_CSI2_DEVICE_IDI_CSIDATA_SIZE-1):0]),
							.mep1_bytes_en	(mep1_bytes_en[(`MEP_CSI2_DEVICE_IDI_DATA_BYTEEN_WIDTH-1):0]),
							.mep1_header_en	(mep1_header_en),
							.mep1_data_en	(mep1_data_en),
							.mep1_data_type	(mep1_data_type[5:0]),
							.mep1_virtual_channel(mep1_virtual_channel[1:0]),
							.mep1_virtual_channel_x(mep1_virtual_channel_x[(`MEP_CSI2_DEVICE_VCX_DWIDTH-1):0]),
							.mep1_word_count(mep1_word_count[15:0]),
							.mep1_tunnel_mode_en(mep1_tunnel_mode_en),
							.mep1_pkt_crc_en(mep1_pkt_crc_en),
							.mep1_pkt_crc	(mep1_pkt_crc[31:0]),
							.mep2_csi_data	(mep2_csi_data[(`MEP_CSI2_DEVICE_IDI_CSIDATA_SIZE-1):0]),
							.mep2_bytes_en	(mep2_bytes_en[(`MEP_CSI2_DEVICE_IDI_DATA_BYTEEN_WIDTH-1):0]),
							.mep2_header_en	(mep2_header_en),
							.mep2_data_en	(mep2_data_en),
							.mep2_data_type	(mep2_data_type[5:0]),
							.mep2_virtual_channel(mep2_virtual_channel[1:0]),
							.mep2_virtual_channel_x(mep2_virtual_channel_x[(`MEP_CSI2_DEVICE_VCX_DWIDTH-1):0]),
							.mep2_word_count(mep2_word_count[15:0]),
							.mep2_tunnel_mode_en(mep2_tunnel_mode_en),
							.mep2_pkt_crc_en(mep2_pkt_crc_en),
							.mep2_pkt_crc	(mep2_pkt_crc[31:0]),
							.mep3_csi_data	(mep3_csi_data[(`MEP_CSI2_DEVICE_IDI_CSIDATA_SIZE-1):0]),
							.mep3_bytes_en	(mep3_bytes_en[(`MEP_CSI2_DEVICE_IDI_DATA_BYTEEN_WIDTH-1):0]),
							.mep3_header_en	(mep3_header_en),
							.mep3_data_en	(mep3_data_en),
							.mep3_data_type	(mep3_data_type[5:0]),
							.mep3_virtual_channel(mep3_virtual_channel[1:0]),
							.mep3_virtual_channel_x(mep3_virtual_channel_x[(`MEP_CSI2_DEVICE_VCX_DWIDTH-1):0]),
							.mep3_word_count(mep3_word_count[15:0]),
							.mep3_tunnel_mode_en(mep3_tunnel_mode_en),
							.mep3_pkt_crc_en(mep3_pkt_crc_en),
							.mep3_pkt_crc	(mep3_pkt_crc[31:0]),
							.reg_vprbs_rx_chk_en(reg_vprbs_rx_chk_en_app_route_lane1), // Templated
							.reg_vprbs_tx_gen_en(reg_vprbs_tx_gen_en_app_route_lane1)); // Templated

as6d_app_pipe_route_lane    u2_as6d_app_pipe_route_lane(/*AUTOINST*/
							// Outputs
							.reg_rd_vprbs_rx_check(reg_rd_vprbs_rx_check_app_route_lane2), // Templated
							.reg_rd_vprbs_rx_err(reg_rd_vprbs_rx_err_app_route_lane2[31:0]), // Templated
							.reg_rd_vprbs_rx_fail(reg_rd_vprbs_rx_fail_app_route_lane2), // Templated
							.pipe_csi_data	(pipe2_csi_data[(`MEP_CSI2_DEVICE_IDI_CSIDATA_SIZE-1):0]), // Templated
							.pipe_bytes_en	(pipe2_bytes_en[(`MEP_CSI2_DEVICE_IDI_DATA_BYTEEN_WIDTH-1):0]), // Templated
							.pipe_header_en	(pipe2_header_en), // Templated
							.pipe_data_en	(pipe2_data_en), // Templated
							.pipe_data_type	(pipe2_data_type[5:0]), // Templated
							.pipe_virtual_channel(pipe2_virtual_channel[1:0]), // Templated
							.pipe_virtual_channel_x(pipe2_virtual_channel_x[(`MEP_CSI2_DEVICE_VCX_DWIDTH-1):0]), // Templated
							.pipe_word_count(pipe2_word_count[15:0]), // Templated
							.pipe_aggr_id	(pipe2_aggr_id[3:0]), // Templated
							.pipe_pkt_crc_en(pipe2_pkt_crc_en), // Templated
							.pipe_pkt_crc	(pipe2_pkt_crc[31:0]), // Templated
							// Inputs
							.reg_vprbs_loopback(reg_vprbs_loopback_app_route_lane2), // Templated
							.reg_vprbs_rx_err_clear(reg_vprbs_rx_err_clear_app_route_lane2), // Templated
							.reg_vprbs_rx_load(reg_vprbs_rx_load_app_route_lane2), // Templated
							.reg_vprbs_rx_lock_continue(reg_vprbs_rx_lock_continue_app_route_lane2), // Templated
							.reg_vprbs_rx_locked_match_cnt(reg_vprbs_rx_locked_match_cnt_app_route_lane2[3:0]), // Templated
							.reg_vprbs_rx_mode(reg_vprbs_rx_mode_app_route_lane2[2:0]), // Templated
							.reg_vprbs_rx_order(reg_vprbs_rx_order_app_route_lane2), // Templated
							.reg_vprbs_rx_uncheck_tolerance(reg_vprbs_rx_uncheck_tolerance_app_route_lane2[3:0]), // Templated
							.reg_vprbs_tx_err_inject_en(reg_vprbs_tx_err_inject_en_app_route_lane2), // Templated
							.reg_vprbs_tx_err_inject_intv_num(reg_vprbs_tx_err_inject_intv_num_app_route_lane2[7:0]), // Templated
							.reg_vprbs_tx_err_inject_intv_time(reg_vprbs_tx_err_inject_intv_time_app_route_lane2[7:0]), // Templated
							.reg_vprbs_tx_idi_driver_data_type(reg_vprbs_tx_idi_driver_data_type_app_route_lane2[5:0]), // Templated
							.reg_vprbs_tx_idi_driver_pkt_interval(reg_vprbs_tx_idi_driver_pkt_interval_app_route_lane2[15:0]), // Templated
							.reg_vprbs_tx_idi_driver_total_interval(reg_vprbs_tx_idi_driver_total_interval_app_route_lane2[15:0]), // Templated
							.reg_vprbs_tx_idi_driver_virtual_channel(reg_vprbs_tx_idi_driver_virtual_channel_app_route_lane2[3:0]), // Templated
							.reg_vprbs_tx_idi_driver_word_count(reg_vprbs_tx_idi_driver_word_count_app_route_lane2[15:0]), // Templated
							.reg_vprbs_tx_mode(reg_vprbs_tx_mode_app_route_lane2[2:0]), // Templated
							.reg_vprbs_tx_order(reg_vprbs_tx_order_app_route_lane2), // Templated
							.reg_vprbs_tx_pat_reset(reg_vprbs_tx_pat_reset_app_route_lane2), // Templated
							.fifo_wrclk	(fifo_wrclk2),	 // Templated
							.fifo_wrclk_rst_n(fifo_wrclk_rst_n2), // Templated
							.pipe_wr_mode	(pipe2_wr_mode[1:0]), // Templated
							.reg_pipe_stream_sel(reg_pipe2_stream_sel[1:0]), // Templated
							.reg_drop_short_pkt(reg_pipe2_drop_ls_le_pkt), // Templated
							.reg_drop_mapping_fault_pkt(reg_drop_mapping_fault_pkt[2]), // Templated
							.reg_pipe_map_en(reg_pipe2_map_en[15:0]), // Templated
							.reg_pipe_map0_aggr_id(reg_pipe2_map0_aggr_id[3:0]), // Templated
							.reg_pipe_map1_aggr_id(reg_pipe2_map1_aggr_id[3:0]), // Templated
							.reg_pipe_map2_aggr_id(reg_pipe2_map2_aggr_id[3:0]), // Templated
							.reg_pipe_map3_aggr_id(reg_pipe2_map3_aggr_id[3:0]), // Templated
							.reg_pipe_map4_aggr_id(reg_pipe2_map4_aggr_id[3:0]), // Templated
							.reg_pipe_map5_aggr_id(reg_pipe2_map5_aggr_id[3:0]), // Templated
							.reg_pipe_map6_aggr_id(reg_pipe2_map6_aggr_id[3:0]), // Templated
							.reg_pipe_map7_aggr_id(reg_pipe2_map7_aggr_id[3:0]), // Templated
							.reg_pipe_map8_aggr_id(reg_pipe2_map8_aggr_id[3:0]), // Templated
							.reg_pipe_map9_aggr_id(reg_pipe2_map9_aggr_id[3:0]), // Templated
							.reg_pipe_map10_aggr_id(reg_pipe2_map10_aggr_id[3:0]), // Templated
							.reg_pipe_map11_aggr_id(reg_pipe2_map11_aggr_id[3:0]), // Templated
							.reg_pipe_map12_aggr_id(reg_pipe2_map12_aggr_id[3:0]), // Templated
							.reg_pipe_map13_aggr_id(reg_pipe2_map13_aggr_id[3:0]), // Templated
							.reg_pipe_map14_aggr_id(reg_pipe2_map14_aggr_id[3:0]), // Templated
							.reg_pipe_map15_aggr_id(reg_pipe2_map15_aggr_id[3:0]), // Templated
							.reg_pipe_map0_vc_source(reg_pipe2_map0_vc_source[1:0]), // Templated
							.reg_pipe_map1_vc_source(reg_pipe2_map1_vc_source[1:0]), // Templated
							.reg_pipe_map2_vc_source(reg_pipe2_map2_vc_source[1:0]), // Templated
							.reg_pipe_map3_vc_source(reg_pipe2_map3_vc_source[1:0]), // Templated
							.reg_pipe_map4_vc_source(reg_pipe2_map4_vc_source[1:0]), // Templated
							.reg_pipe_map5_vc_source(reg_pipe2_map5_vc_source[1:0]), // Templated
							.reg_pipe_map6_vc_source(reg_pipe2_map6_vc_source[1:0]), // Templated
							.reg_pipe_map7_vc_source(reg_pipe2_map7_vc_source[1:0]), // Templated
							.reg_pipe_map8_vc_source(reg_pipe2_map8_vc_source[1:0]), // Templated
							.reg_pipe_map9_vc_source(reg_pipe2_map9_vc_source[1:0]), // Templated
							.reg_pipe_map10_vc_source(reg_pipe2_map10_vc_source[1:0]), // Templated
							.reg_pipe_map11_vc_source(reg_pipe2_map11_vc_source[1:0]), // Templated
							.reg_pipe_map12_vc_source(reg_pipe2_map12_vc_source[1:0]), // Templated
							.reg_pipe_map13_vc_source(reg_pipe2_map13_vc_source[1:0]), // Templated
							.reg_pipe_map14_vc_source(reg_pipe2_map14_vc_source[1:0]), // Templated
							.reg_pipe_map15_vc_source(reg_pipe2_map15_vc_source[1:0]), // Templated
							.reg_pipe_map0_vc_dest(reg_pipe2_map0_vc_dest[1:0]), // Templated
							.reg_pipe_map1_vc_dest(reg_pipe2_map1_vc_dest[1:0]), // Templated
							.reg_pipe_map2_vc_dest(reg_pipe2_map2_vc_dest[1:0]), // Templated
							.reg_pipe_map3_vc_dest(reg_pipe2_map3_vc_dest[1:0]), // Templated
							.reg_pipe_map4_vc_dest(reg_pipe2_map4_vc_dest[1:0]), // Templated
							.reg_pipe_map5_vc_dest(reg_pipe2_map5_vc_dest[1:0]), // Templated
							.reg_pipe_map6_vc_dest(reg_pipe2_map6_vc_dest[1:0]), // Templated
							.reg_pipe_map7_vc_dest(reg_pipe2_map7_vc_dest[1:0]), // Templated
							.reg_pipe_map8_vc_dest(reg_pipe2_map8_vc_dest[1:0]), // Templated
							.reg_pipe_map9_vc_dest(reg_pipe2_map9_vc_dest[1:0]), // Templated
							.reg_pipe_map10_vc_dest(reg_pipe2_map10_vc_dest[1:0]), // Templated
							.reg_pipe_map11_vc_dest(reg_pipe2_map11_vc_dest[1:0]), // Templated
							.reg_pipe_map12_vc_dest(reg_pipe2_map12_vc_dest[1:0]), // Templated
							.reg_pipe_map13_vc_dest(reg_pipe2_map13_vc_dest[1:0]), // Templated
							.reg_pipe_map14_vc_dest(reg_pipe2_map14_vc_dest[1:0]), // Templated
							.reg_pipe_map15_vc_dest(reg_pipe2_map15_vc_dest[1:0]), // Templated
							.reg_pipe_map0_dt_source(reg_pipe2_map0_dt_source[5:0]), // Templated
							.reg_pipe_map1_dt_source(reg_pipe2_map1_dt_source[5:0]), // Templated
							.reg_pipe_map2_dt_source(reg_pipe2_map2_dt_source[5:0]), // Templated
							.reg_pipe_map3_dt_source(reg_pipe2_map3_dt_source[5:0]), // Templated
							.reg_pipe_map4_dt_source(reg_pipe2_map4_dt_source[5:0]), // Templated
							.reg_pipe_map5_dt_source(reg_pipe2_map5_dt_source[5:0]), // Templated
							.reg_pipe_map6_dt_source(reg_pipe2_map6_dt_source[5:0]), // Templated
							.reg_pipe_map7_dt_source(reg_pipe2_map7_dt_source[5:0]), // Templated
							.reg_pipe_map8_dt_source(reg_pipe2_map8_dt_source[5:0]), // Templated
							.reg_pipe_map9_dt_source(reg_pipe2_map9_dt_source[5:0]), // Templated
							.reg_pipe_map10_dt_source(reg_pipe2_map10_dt_source[5:0]), // Templated
							.reg_pipe_map11_dt_source(reg_pipe2_map11_dt_source[5:0]), // Templated
							.reg_pipe_map12_dt_source(reg_pipe2_map12_dt_source[5:0]), // Templated
							.reg_pipe_map13_dt_source(reg_pipe2_map13_dt_source[5:0]), // Templated
							.reg_pipe_map14_dt_source(reg_pipe2_map14_dt_source[5:0]), // Templated
							.reg_pipe_map15_dt_source(reg_pipe2_map15_dt_source[5:0]), // Templated
							.reg_pipe_map0_dt_dest(reg_pipe2_map0_dt_dest[5:0]), // Templated
							.reg_pipe_map1_dt_dest(reg_pipe2_map1_dt_dest[5:0]), // Templated
							.reg_pipe_map2_dt_dest(reg_pipe2_map2_dt_dest[5:0]), // Templated
							.reg_pipe_map3_dt_dest(reg_pipe2_map3_dt_dest[5:0]), // Templated
							.reg_pipe_map4_dt_dest(reg_pipe2_map4_dt_dest[5:0]), // Templated
							.reg_pipe_map5_dt_dest(reg_pipe2_map5_dt_dest[5:0]), // Templated
							.reg_pipe_map6_dt_dest(reg_pipe2_map6_dt_dest[5:0]), // Templated
							.reg_pipe_map7_dt_dest(reg_pipe2_map7_dt_dest[5:0]), // Templated
							.reg_pipe_map8_dt_dest(reg_pipe2_map8_dt_dest[5:0]), // Templated
							.reg_pipe_map9_dt_dest(reg_pipe2_map9_dt_dest[5:0]), // Templated
							.reg_pipe_map10_dt_dest(reg_pipe2_map10_dt_dest[5:0]), // Templated
							.reg_pipe_map11_dt_dest(reg_pipe2_map11_dt_dest[5:0]), // Templated
							.reg_pipe_map12_dt_dest(reg_pipe2_map12_dt_dest[5:0]), // Templated
							.reg_pipe_map13_dt_dest(reg_pipe2_map13_dt_dest[5:0]), // Templated
							.reg_pipe_map14_dt_dest(reg_pipe2_map14_dt_dest[5:0]), // Templated
							.reg_pipe_map15_dt_dest(reg_pipe2_map15_dt_dest[5:0]), // Templated
							.mep0_csi_data	(mep0_csi_data[(`MEP_CSI2_DEVICE_IDI_CSIDATA_SIZE-1):0]),
							.mep0_bytes_en	(mep0_bytes_en[(`MEP_CSI2_DEVICE_IDI_DATA_BYTEEN_WIDTH-1):0]),
							.mep0_header_en	(mep0_header_en),
							.mep0_data_en	(mep0_data_en),
							.mep0_data_type	(mep0_data_type[5:0]),
							.mep0_virtual_channel(mep0_virtual_channel[1:0]),
							.mep0_virtual_channel_x(mep0_virtual_channel_x[(`MEP_CSI2_DEVICE_VCX_DWIDTH-1):0]),
							.mep0_word_count(mep0_word_count[15:0]),
							.mep0_tunnel_mode_en(mep0_tunnel_mode_en),
							.mep0_pkt_crc_en(mep0_pkt_crc_en),
							.mep0_pkt_crc	(mep0_pkt_crc[31:0]),
							.mep1_csi_data	(mep1_csi_data[(`MEP_CSI2_DEVICE_IDI_CSIDATA_SIZE-1):0]),
							.mep1_bytes_en	(mep1_bytes_en[(`MEP_CSI2_DEVICE_IDI_DATA_BYTEEN_WIDTH-1):0]),
							.mep1_header_en	(mep1_header_en),
							.mep1_data_en	(mep1_data_en),
							.mep1_data_type	(mep1_data_type[5:0]),
							.mep1_virtual_channel(mep1_virtual_channel[1:0]),
							.mep1_virtual_channel_x(mep1_virtual_channel_x[(`MEP_CSI2_DEVICE_VCX_DWIDTH-1):0]),
							.mep1_word_count(mep1_word_count[15:0]),
							.mep1_tunnel_mode_en(mep1_tunnel_mode_en),
							.mep1_pkt_crc_en(mep1_pkt_crc_en),
							.mep1_pkt_crc	(mep1_pkt_crc[31:0]),
							.mep2_csi_data	(mep2_csi_data[(`MEP_CSI2_DEVICE_IDI_CSIDATA_SIZE-1):0]),
							.mep2_bytes_en	(mep2_bytes_en[(`MEP_CSI2_DEVICE_IDI_DATA_BYTEEN_WIDTH-1):0]),
							.mep2_header_en	(mep2_header_en),
							.mep2_data_en	(mep2_data_en),
							.mep2_data_type	(mep2_data_type[5:0]),
							.mep2_virtual_channel(mep2_virtual_channel[1:0]),
							.mep2_virtual_channel_x(mep2_virtual_channel_x[(`MEP_CSI2_DEVICE_VCX_DWIDTH-1):0]),
							.mep2_word_count(mep2_word_count[15:0]),
							.mep2_tunnel_mode_en(mep2_tunnel_mode_en),
							.mep2_pkt_crc_en(mep2_pkt_crc_en),
							.mep2_pkt_crc	(mep2_pkt_crc[31:0]),
							.mep3_csi_data	(mep3_csi_data[(`MEP_CSI2_DEVICE_IDI_CSIDATA_SIZE-1):0]),
							.mep3_bytes_en	(mep3_bytes_en[(`MEP_CSI2_DEVICE_IDI_DATA_BYTEEN_WIDTH-1):0]),
							.mep3_header_en	(mep3_header_en),
							.mep3_data_en	(mep3_data_en),
							.mep3_data_type	(mep3_data_type[5:0]),
							.mep3_virtual_channel(mep3_virtual_channel[1:0]),
							.mep3_virtual_channel_x(mep3_virtual_channel_x[(`MEP_CSI2_DEVICE_VCX_DWIDTH-1):0]),
							.mep3_word_count(mep3_word_count[15:0]),
							.mep3_tunnel_mode_en(mep3_tunnel_mode_en),
							.mep3_pkt_crc_en(mep3_pkt_crc_en),
							.mep3_pkt_crc	(mep3_pkt_crc[31:0]),
							.reg_vprbs_rx_chk_en(reg_vprbs_rx_chk_en_app_route_lane2), // Templated
							.reg_vprbs_tx_gen_en(reg_vprbs_tx_gen_en_app_route_lane2)); // Templated

as6d_app_pipe_route_lane    u3_as6d_app_pipe_route_lane(/*AUTOINST*/
							// Outputs
							.reg_rd_vprbs_rx_check(reg_rd_vprbs_rx_check_app_route_lane3), // Templated
							.reg_rd_vprbs_rx_err(reg_rd_vprbs_rx_err_app_route_lane3[31:0]), // Templated
							.reg_rd_vprbs_rx_fail(reg_rd_vprbs_rx_fail_app_route_lane3), // Templated
							.pipe_csi_data	(pipe3_csi_data[(`MEP_CSI2_DEVICE_IDI_CSIDATA_SIZE-1):0]), // Templated
							.pipe_bytes_en	(pipe3_bytes_en[(`MEP_CSI2_DEVICE_IDI_DATA_BYTEEN_WIDTH-1):0]), // Templated
							.pipe_header_en	(pipe3_header_en), // Templated
							.pipe_data_en	(pipe3_data_en), // Templated
							.pipe_data_type	(pipe3_data_type[5:0]), // Templated
							.pipe_virtual_channel(pipe3_virtual_channel[1:0]), // Templated
							.pipe_virtual_channel_x(pipe3_virtual_channel_x[(`MEP_CSI2_DEVICE_VCX_DWIDTH-1):0]), // Templated
							.pipe_word_count(pipe3_word_count[15:0]), // Templated
							.pipe_aggr_id	(pipe3_aggr_id[3:0]), // Templated
							.pipe_pkt_crc_en(pipe3_pkt_crc_en), // Templated
							.pipe_pkt_crc	(pipe3_pkt_crc[31:0]), // Templated
							// Inputs
							.reg_vprbs_loopback(reg_vprbs_loopback_app_route_lane3), // Templated
							.reg_vprbs_rx_err_clear(reg_vprbs_rx_err_clear_app_route_lane3), // Templated
							.reg_vprbs_rx_load(reg_vprbs_rx_load_app_route_lane3), // Templated
							.reg_vprbs_rx_lock_continue(reg_vprbs_rx_lock_continue_app_route_lane3), // Templated
							.reg_vprbs_rx_locked_match_cnt(reg_vprbs_rx_locked_match_cnt_app_route_lane3[3:0]), // Templated
							.reg_vprbs_rx_mode(reg_vprbs_rx_mode_app_route_lane3[2:0]), // Templated
							.reg_vprbs_rx_order(reg_vprbs_rx_order_app_route_lane3), // Templated
							.reg_vprbs_rx_uncheck_tolerance(reg_vprbs_rx_uncheck_tolerance_app_route_lane3[3:0]), // Templated
							.reg_vprbs_tx_err_inject_en(reg_vprbs_tx_err_inject_en_app_route_lane3), // Templated
							.reg_vprbs_tx_err_inject_intv_num(reg_vprbs_tx_err_inject_intv_num_app_route_lane3[7:0]), // Templated
							.reg_vprbs_tx_err_inject_intv_time(reg_vprbs_tx_err_inject_intv_time_app_route_lane3[7:0]), // Templated
							.reg_vprbs_tx_idi_driver_data_type(reg_vprbs_tx_idi_driver_data_type_app_route_lane3[5:0]), // Templated
							.reg_vprbs_tx_idi_driver_pkt_interval(reg_vprbs_tx_idi_driver_pkt_interval_app_route_lane3[15:0]), // Templated
							.reg_vprbs_tx_idi_driver_total_interval(reg_vprbs_tx_idi_driver_total_interval_app_route_lane3[15:0]), // Templated
							.reg_vprbs_tx_idi_driver_virtual_channel(reg_vprbs_tx_idi_driver_virtual_channel_app_route_lane3[3:0]), // Templated
							.reg_vprbs_tx_idi_driver_word_count(reg_vprbs_tx_idi_driver_word_count_app_route_lane3[15:0]), // Templated
							.reg_vprbs_tx_mode(reg_vprbs_tx_mode_app_route_lane3[2:0]), // Templated
							.reg_vprbs_tx_order(reg_vprbs_tx_order_app_route_lane3), // Templated
							.reg_vprbs_tx_pat_reset(reg_vprbs_tx_pat_reset_app_route_lane3), // Templated
							.fifo_wrclk	(fifo_wrclk3),	 // Templated
							.fifo_wrclk_rst_n(fifo_wrclk_rst_n3), // Templated
							.pipe_wr_mode	(pipe3_wr_mode[1:0]), // Templated
							.reg_pipe_stream_sel(reg_pipe3_stream_sel[1:0]), // Templated
							.reg_drop_short_pkt(reg_pipe3_drop_ls_le_pkt), // Templated
							.reg_drop_mapping_fault_pkt(reg_drop_mapping_fault_pkt[3]), // Templated
							.reg_pipe_map_en(reg_pipe3_map_en[15:0]), // Templated
							.reg_pipe_map0_aggr_id(reg_pipe3_map0_aggr_id[3:0]), // Templated
							.reg_pipe_map1_aggr_id(reg_pipe3_map1_aggr_id[3:0]), // Templated
							.reg_pipe_map2_aggr_id(reg_pipe3_map2_aggr_id[3:0]), // Templated
							.reg_pipe_map3_aggr_id(reg_pipe3_map3_aggr_id[3:0]), // Templated
							.reg_pipe_map4_aggr_id(reg_pipe3_map4_aggr_id[3:0]), // Templated
							.reg_pipe_map5_aggr_id(reg_pipe3_map5_aggr_id[3:0]), // Templated
							.reg_pipe_map6_aggr_id(reg_pipe3_map6_aggr_id[3:0]), // Templated
							.reg_pipe_map7_aggr_id(reg_pipe3_map7_aggr_id[3:0]), // Templated
							.reg_pipe_map8_aggr_id(reg_pipe3_map8_aggr_id[3:0]), // Templated
							.reg_pipe_map9_aggr_id(reg_pipe3_map9_aggr_id[3:0]), // Templated
							.reg_pipe_map10_aggr_id(reg_pipe3_map10_aggr_id[3:0]), // Templated
							.reg_pipe_map11_aggr_id(reg_pipe3_map11_aggr_id[3:0]), // Templated
							.reg_pipe_map12_aggr_id(reg_pipe3_map12_aggr_id[3:0]), // Templated
							.reg_pipe_map13_aggr_id(reg_pipe3_map13_aggr_id[3:0]), // Templated
							.reg_pipe_map14_aggr_id(reg_pipe3_map14_aggr_id[3:0]), // Templated
							.reg_pipe_map15_aggr_id(reg_pipe3_map15_aggr_id[3:0]), // Templated
							.reg_pipe_map0_vc_source(reg_pipe3_map0_vc_source[1:0]), // Templated
							.reg_pipe_map1_vc_source(reg_pipe3_map1_vc_source[1:0]), // Templated
							.reg_pipe_map2_vc_source(reg_pipe3_map2_vc_source[1:0]), // Templated
							.reg_pipe_map3_vc_source(reg_pipe3_map3_vc_source[1:0]), // Templated
							.reg_pipe_map4_vc_source(reg_pipe3_map4_vc_source[1:0]), // Templated
							.reg_pipe_map5_vc_source(reg_pipe3_map5_vc_source[1:0]), // Templated
							.reg_pipe_map6_vc_source(reg_pipe3_map6_vc_source[1:0]), // Templated
							.reg_pipe_map7_vc_source(reg_pipe3_map7_vc_source[1:0]), // Templated
							.reg_pipe_map8_vc_source(reg_pipe3_map8_vc_source[1:0]), // Templated
							.reg_pipe_map9_vc_source(reg_pipe3_map9_vc_source[1:0]), // Templated
							.reg_pipe_map10_vc_source(reg_pipe3_map10_vc_source[1:0]), // Templated
							.reg_pipe_map11_vc_source(reg_pipe3_map11_vc_source[1:0]), // Templated
							.reg_pipe_map12_vc_source(reg_pipe3_map12_vc_source[1:0]), // Templated
							.reg_pipe_map13_vc_source(reg_pipe3_map13_vc_source[1:0]), // Templated
							.reg_pipe_map14_vc_source(reg_pipe3_map14_vc_source[1:0]), // Templated
							.reg_pipe_map15_vc_source(reg_pipe3_map15_vc_source[1:0]), // Templated
							.reg_pipe_map0_vc_dest(reg_pipe3_map0_vc_dest[1:0]), // Templated
							.reg_pipe_map1_vc_dest(reg_pipe3_map1_vc_dest[1:0]), // Templated
							.reg_pipe_map2_vc_dest(reg_pipe3_map2_vc_dest[1:0]), // Templated
							.reg_pipe_map3_vc_dest(reg_pipe3_map3_vc_dest[1:0]), // Templated
							.reg_pipe_map4_vc_dest(reg_pipe3_map4_vc_dest[1:0]), // Templated
							.reg_pipe_map5_vc_dest(reg_pipe3_map5_vc_dest[1:0]), // Templated
							.reg_pipe_map6_vc_dest(reg_pipe3_map6_vc_dest[1:0]), // Templated
							.reg_pipe_map7_vc_dest(reg_pipe3_map7_vc_dest[1:0]), // Templated
							.reg_pipe_map8_vc_dest(reg_pipe3_map8_vc_dest[1:0]), // Templated
							.reg_pipe_map9_vc_dest(reg_pipe3_map9_vc_dest[1:0]), // Templated
							.reg_pipe_map10_vc_dest(reg_pipe3_map10_vc_dest[1:0]), // Templated
							.reg_pipe_map11_vc_dest(reg_pipe3_map11_vc_dest[1:0]), // Templated
							.reg_pipe_map12_vc_dest(reg_pipe3_map12_vc_dest[1:0]), // Templated
							.reg_pipe_map13_vc_dest(reg_pipe3_map13_vc_dest[1:0]), // Templated
							.reg_pipe_map14_vc_dest(reg_pipe3_map14_vc_dest[1:0]), // Templated
							.reg_pipe_map15_vc_dest(reg_pipe3_map15_vc_dest[1:0]), // Templated
							.reg_pipe_map0_dt_source(reg_pipe3_map0_dt_source[5:0]), // Templated
							.reg_pipe_map1_dt_source(reg_pipe3_map1_dt_source[5:0]), // Templated
							.reg_pipe_map2_dt_source(reg_pipe3_map2_dt_source[5:0]), // Templated
							.reg_pipe_map3_dt_source(reg_pipe3_map3_dt_source[5:0]), // Templated
							.reg_pipe_map4_dt_source(reg_pipe3_map4_dt_source[5:0]), // Templated
							.reg_pipe_map5_dt_source(reg_pipe3_map5_dt_source[5:0]), // Templated
							.reg_pipe_map6_dt_source(reg_pipe3_map6_dt_source[5:0]), // Templated
							.reg_pipe_map7_dt_source(reg_pipe3_map7_dt_source[5:0]), // Templated
							.reg_pipe_map8_dt_source(reg_pipe3_map8_dt_source[5:0]), // Templated
							.reg_pipe_map9_dt_source(reg_pipe3_map9_dt_source[5:0]), // Templated
							.reg_pipe_map10_dt_source(reg_pipe3_map10_dt_source[5:0]), // Templated
							.reg_pipe_map11_dt_source(reg_pipe3_map11_dt_source[5:0]), // Templated
							.reg_pipe_map12_dt_source(reg_pipe3_map12_dt_source[5:0]), // Templated
							.reg_pipe_map13_dt_source(reg_pipe3_map13_dt_source[5:0]), // Templated
							.reg_pipe_map14_dt_source(reg_pipe3_map14_dt_source[5:0]), // Templated
							.reg_pipe_map15_dt_source(reg_pipe3_map15_dt_source[5:0]), // Templated
							.reg_pipe_map0_dt_dest(reg_pipe3_map0_dt_dest[5:0]), // Templated
							.reg_pipe_map1_dt_dest(reg_pipe3_map1_dt_dest[5:0]), // Templated
							.reg_pipe_map2_dt_dest(reg_pipe3_map2_dt_dest[5:0]), // Templated
							.reg_pipe_map3_dt_dest(reg_pipe3_map3_dt_dest[5:0]), // Templated
							.reg_pipe_map4_dt_dest(reg_pipe3_map4_dt_dest[5:0]), // Templated
							.reg_pipe_map5_dt_dest(reg_pipe3_map5_dt_dest[5:0]), // Templated
							.reg_pipe_map6_dt_dest(reg_pipe3_map6_dt_dest[5:0]), // Templated
							.reg_pipe_map7_dt_dest(reg_pipe3_map7_dt_dest[5:0]), // Templated
							.reg_pipe_map8_dt_dest(reg_pipe3_map8_dt_dest[5:0]), // Templated
							.reg_pipe_map9_dt_dest(reg_pipe3_map9_dt_dest[5:0]), // Templated
							.reg_pipe_map10_dt_dest(reg_pipe3_map10_dt_dest[5:0]), // Templated
							.reg_pipe_map11_dt_dest(reg_pipe3_map11_dt_dest[5:0]), // Templated
							.reg_pipe_map12_dt_dest(reg_pipe3_map12_dt_dest[5:0]), // Templated
							.reg_pipe_map13_dt_dest(reg_pipe3_map13_dt_dest[5:0]), // Templated
							.reg_pipe_map14_dt_dest(reg_pipe3_map14_dt_dest[5:0]), // Templated
							.reg_pipe_map15_dt_dest(reg_pipe3_map15_dt_dest[5:0]), // Templated
							.mep0_csi_data	(mep0_csi_data[(`MEP_CSI2_DEVICE_IDI_CSIDATA_SIZE-1):0]),
							.mep0_bytes_en	(mep0_bytes_en[(`MEP_CSI2_DEVICE_IDI_DATA_BYTEEN_WIDTH-1):0]),
							.mep0_header_en	(mep0_header_en),
							.mep0_data_en	(mep0_data_en),
							.mep0_data_type	(mep0_data_type[5:0]),
							.mep0_virtual_channel(mep0_virtual_channel[1:0]),
							.mep0_virtual_channel_x(mep0_virtual_channel_x[(`MEP_CSI2_DEVICE_VCX_DWIDTH-1):0]),
							.mep0_word_count(mep0_word_count[15:0]),
							.mep0_tunnel_mode_en(mep0_tunnel_mode_en),
							.mep0_pkt_crc_en(mep0_pkt_crc_en),
							.mep0_pkt_crc	(mep0_pkt_crc[31:0]),
							.mep1_csi_data	(mep1_csi_data[(`MEP_CSI2_DEVICE_IDI_CSIDATA_SIZE-1):0]),
							.mep1_bytes_en	(mep1_bytes_en[(`MEP_CSI2_DEVICE_IDI_DATA_BYTEEN_WIDTH-1):0]),
							.mep1_header_en	(mep1_header_en),
							.mep1_data_en	(mep1_data_en),
							.mep1_data_type	(mep1_data_type[5:0]),
							.mep1_virtual_channel(mep1_virtual_channel[1:0]),
							.mep1_virtual_channel_x(mep1_virtual_channel_x[(`MEP_CSI2_DEVICE_VCX_DWIDTH-1):0]),
							.mep1_word_count(mep1_word_count[15:0]),
							.mep1_tunnel_mode_en(mep1_tunnel_mode_en),
							.mep1_pkt_crc_en(mep1_pkt_crc_en),
							.mep1_pkt_crc	(mep1_pkt_crc[31:0]),
							.mep2_csi_data	(mep2_csi_data[(`MEP_CSI2_DEVICE_IDI_CSIDATA_SIZE-1):0]),
							.mep2_bytes_en	(mep2_bytes_en[(`MEP_CSI2_DEVICE_IDI_DATA_BYTEEN_WIDTH-1):0]),
							.mep2_header_en	(mep2_header_en),
							.mep2_data_en	(mep2_data_en),
							.mep2_data_type	(mep2_data_type[5:0]),
							.mep2_virtual_channel(mep2_virtual_channel[1:0]),
							.mep2_virtual_channel_x(mep2_virtual_channel_x[(`MEP_CSI2_DEVICE_VCX_DWIDTH-1):0]),
							.mep2_word_count(mep2_word_count[15:0]),
							.mep2_tunnel_mode_en(mep2_tunnel_mode_en),
							.mep2_pkt_crc_en(mep2_pkt_crc_en),
							.mep2_pkt_crc	(mep2_pkt_crc[31:0]),
							.mep3_csi_data	(mep3_csi_data[(`MEP_CSI2_DEVICE_IDI_CSIDATA_SIZE-1):0]),
							.mep3_bytes_en	(mep3_bytes_en[(`MEP_CSI2_DEVICE_IDI_DATA_BYTEEN_WIDTH-1):0]),
							.mep3_header_en	(mep3_header_en),
							.mep3_data_en	(mep3_data_en),
							.mep3_data_type	(mep3_data_type[5:0]),
							.mep3_virtual_channel(mep3_virtual_channel[1:0]),
							.mep3_virtual_channel_x(mep3_virtual_channel_x[(`MEP_CSI2_DEVICE_VCX_DWIDTH-1):0]),
							.mep3_word_count(mep3_word_count[15:0]),
							.mep3_tunnel_mode_en(mep3_tunnel_mode_en),
							.mep3_pkt_crc_en(mep3_pkt_crc_en),
							.mep3_pkt_crc	(mep3_pkt_crc[31:0]),
							.reg_vprbs_rx_chk_en(reg_vprbs_rx_chk_en_app_route_lane3), // Templated
							.reg_vprbs_tx_gen_en(reg_vprbs_tx_gen_en_app_route_lane3)); // Templated

as6d_app_pipe_route_lane    u4_as6d_app_pipe_route_lane(/*AUTOINST*/
							// Outputs
							.reg_rd_vprbs_rx_check(reg_rd_vprbs_rx_check_app_route_lane4), // Templated
							.reg_rd_vprbs_rx_err(reg_rd_vprbs_rx_err_app_route_lane4[31:0]), // Templated
							.reg_rd_vprbs_rx_fail(reg_rd_vprbs_rx_fail_app_route_lane4), // Templated
							.pipe_csi_data	(pipe4_csi_data[(`MEP_CSI2_DEVICE_IDI_CSIDATA_SIZE-1):0]), // Templated
							.pipe_bytes_en	(pipe4_bytes_en[(`MEP_CSI2_DEVICE_IDI_DATA_BYTEEN_WIDTH-1):0]), // Templated
							.pipe_header_en	(pipe4_header_en), // Templated
							.pipe_data_en	(pipe4_data_en), // Templated
							.pipe_data_type	(pipe4_data_type[5:0]), // Templated
							.pipe_virtual_channel(pipe4_virtual_channel[1:0]), // Templated
							.pipe_virtual_channel_x(pipe4_virtual_channel_x[(`MEP_CSI2_DEVICE_VCX_DWIDTH-1):0]), // Templated
							.pipe_word_count(pipe4_word_count[15:0]), // Templated
							.pipe_aggr_id	(pipe4_aggr_id[3:0]), // Templated
							.pipe_pkt_crc_en(pipe4_pkt_crc_en), // Templated
							.pipe_pkt_crc	(pipe4_pkt_crc[31:0]), // Templated
							// Inputs
							.reg_vprbs_loopback(reg_vprbs_loopback_app_route_lane4), // Templated
							.reg_vprbs_rx_err_clear(reg_vprbs_rx_err_clear_app_route_lane4), // Templated
							.reg_vprbs_rx_load(reg_vprbs_rx_load_app_route_lane4), // Templated
							.reg_vprbs_rx_lock_continue(reg_vprbs_rx_lock_continue_app_route_lane4), // Templated
							.reg_vprbs_rx_locked_match_cnt(reg_vprbs_rx_locked_match_cnt_app_route_lane4[3:0]), // Templated
							.reg_vprbs_rx_mode(reg_vprbs_rx_mode_app_route_lane4[2:0]), // Templated
							.reg_vprbs_rx_order(reg_vprbs_rx_order_app_route_lane4), // Templated
							.reg_vprbs_rx_uncheck_tolerance(reg_vprbs_rx_uncheck_tolerance_app_route_lane4[3:0]), // Templated
							.reg_vprbs_tx_err_inject_en(reg_vprbs_tx_err_inject_en_app_route_lane4), // Templated
							.reg_vprbs_tx_err_inject_intv_num(reg_vprbs_tx_err_inject_intv_num_app_route_lane4[7:0]), // Templated
							.reg_vprbs_tx_err_inject_intv_time(reg_vprbs_tx_err_inject_intv_time_app_route_lane4[7:0]), // Templated
							.reg_vprbs_tx_idi_driver_data_type(reg_vprbs_tx_idi_driver_data_type_app_route_lane4[5:0]), // Templated
							.reg_vprbs_tx_idi_driver_pkt_interval(reg_vprbs_tx_idi_driver_pkt_interval_app_route_lane4[15:0]), // Templated
							.reg_vprbs_tx_idi_driver_total_interval(reg_vprbs_tx_idi_driver_total_interval_app_route_lane4[15:0]), // Templated
							.reg_vprbs_tx_idi_driver_virtual_channel(reg_vprbs_tx_idi_driver_virtual_channel_app_route_lane4[3:0]), // Templated
							.reg_vprbs_tx_idi_driver_word_count(reg_vprbs_tx_idi_driver_word_count_app_route_lane4[15:0]), // Templated
							.reg_vprbs_tx_mode(reg_vprbs_tx_mode_app_route_lane4[2:0]), // Templated
							.reg_vprbs_tx_order(reg_vprbs_tx_order_app_route_lane4), // Templated
							.reg_vprbs_tx_pat_reset(reg_vprbs_tx_pat_reset_app_route_lane4), // Templated
							.fifo_wrclk	(fifo_wrclk4),	 // Templated
							.fifo_wrclk_rst_n(fifo_wrclk_rst_n4), // Templated
							.pipe_wr_mode	(pipe4_wr_mode[1:0]), // Templated
							.reg_pipe_stream_sel(reg_pipe4_stream_sel[1:0]), // Templated
							.reg_drop_short_pkt(reg_pipe4_drop_ls_le_pkt), // Templated
							.reg_drop_mapping_fault_pkt(reg_drop_mapping_fault_pkt[4]), // Templated
							.reg_pipe_map_en(reg_pipe4_map_en[15:0]), // Templated
							.reg_pipe_map0_aggr_id(reg_pipe4_map0_aggr_id[3:0]), // Templated
							.reg_pipe_map1_aggr_id(reg_pipe4_map1_aggr_id[3:0]), // Templated
							.reg_pipe_map2_aggr_id(reg_pipe4_map2_aggr_id[3:0]), // Templated
							.reg_pipe_map3_aggr_id(reg_pipe4_map3_aggr_id[3:0]), // Templated
							.reg_pipe_map4_aggr_id(reg_pipe4_map4_aggr_id[3:0]), // Templated
							.reg_pipe_map5_aggr_id(reg_pipe4_map5_aggr_id[3:0]), // Templated
							.reg_pipe_map6_aggr_id(reg_pipe4_map6_aggr_id[3:0]), // Templated
							.reg_pipe_map7_aggr_id(reg_pipe4_map7_aggr_id[3:0]), // Templated
							.reg_pipe_map8_aggr_id(reg_pipe4_map8_aggr_id[3:0]), // Templated
							.reg_pipe_map9_aggr_id(reg_pipe4_map9_aggr_id[3:0]), // Templated
							.reg_pipe_map10_aggr_id(reg_pipe4_map10_aggr_id[3:0]), // Templated
							.reg_pipe_map11_aggr_id(reg_pipe4_map11_aggr_id[3:0]), // Templated
							.reg_pipe_map12_aggr_id(reg_pipe4_map12_aggr_id[3:0]), // Templated
							.reg_pipe_map13_aggr_id(reg_pipe4_map13_aggr_id[3:0]), // Templated
							.reg_pipe_map14_aggr_id(reg_pipe4_map14_aggr_id[3:0]), // Templated
							.reg_pipe_map15_aggr_id(reg_pipe4_map15_aggr_id[3:0]), // Templated
							.reg_pipe_map0_vc_source(reg_pipe4_map0_vc_source[1:0]), // Templated
							.reg_pipe_map1_vc_source(reg_pipe4_map1_vc_source[1:0]), // Templated
							.reg_pipe_map2_vc_source(reg_pipe4_map2_vc_source[1:0]), // Templated
							.reg_pipe_map3_vc_source(reg_pipe4_map3_vc_source[1:0]), // Templated
							.reg_pipe_map4_vc_source(reg_pipe4_map4_vc_source[1:0]), // Templated
							.reg_pipe_map5_vc_source(reg_pipe4_map5_vc_source[1:0]), // Templated
							.reg_pipe_map6_vc_source(reg_pipe4_map6_vc_source[1:0]), // Templated
							.reg_pipe_map7_vc_source(reg_pipe4_map7_vc_source[1:0]), // Templated
							.reg_pipe_map8_vc_source(reg_pipe4_map8_vc_source[1:0]), // Templated
							.reg_pipe_map9_vc_source(reg_pipe4_map9_vc_source[1:0]), // Templated
							.reg_pipe_map10_vc_source(reg_pipe4_map10_vc_source[1:0]), // Templated
							.reg_pipe_map11_vc_source(reg_pipe4_map11_vc_source[1:0]), // Templated
							.reg_pipe_map12_vc_source(reg_pipe4_map12_vc_source[1:0]), // Templated
							.reg_pipe_map13_vc_source(reg_pipe4_map13_vc_source[1:0]), // Templated
							.reg_pipe_map14_vc_source(reg_pipe4_map14_vc_source[1:0]), // Templated
							.reg_pipe_map15_vc_source(reg_pipe4_map15_vc_source[1:0]), // Templated
							.reg_pipe_map0_vc_dest(reg_pipe4_map0_vc_dest[1:0]), // Templated
							.reg_pipe_map1_vc_dest(reg_pipe4_map1_vc_dest[1:0]), // Templated
							.reg_pipe_map2_vc_dest(reg_pipe4_map2_vc_dest[1:0]), // Templated
							.reg_pipe_map3_vc_dest(reg_pipe4_map3_vc_dest[1:0]), // Templated
							.reg_pipe_map4_vc_dest(reg_pipe4_map4_vc_dest[1:0]), // Templated
							.reg_pipe_map5_vc_dest(reg_pipe4_map5_vc_dest[1:0]), // Templated
							.reg_pipe_map6_vc_dest(reg_pipe4_map6_vc_dest[1:0]), // Templated
							.reg_pipe_map7_vc_dest(reg_pipe4_map7_vc_dest[1:0]), // Templated
							.reg_pipe_map8_vc_dest(reg_pipe4_map8_vc_dest[1:0]), // Templated
							.reg_pipe_map9_vc_dest(reg_pipe4_map9_vc_dest[1:0]), // Templated
							.reg_pipe_map10_vc_dest(reg_pipe4_map10_vc_dest[1:0]), // Templated
							.reg_pipe_map11_vc_dest(reg_pipe4_map11_vc_dest[1:0]), // Templated
							.reg_pipe_map12_vc_dest(reg_pipe4_map12_vc_dest[1:0]), // Templated
							.reg_pipe_map13_vc_dest(reg_pipe4_map13_vc_dest[1:0]), // Templated
							.reg_pipe_map14_vc_dest(reg_pipe4_map14_vc_dest[1:0]), // Templated
							.reg_pipe_map15_vc_dest(reg_pipe4_map15_vc_dest[1:0]), // Templated
							.reg_pipe_map0_dt_source(reg_pipe4_map0_dt_source[5:0]), // Templated
							.reg_pipe_map1_dt_source(reg_pipe4_map1_dt_source[5:0]), // Templated
							.reg_pipe_map2_dt_source(reg_pipe4_map2_dt_source[5:0]), // Templated
							.reg_pipe_map3_dt_source(reg_pipe4_map3_dt_source[5:0]), // Templated
							.reg_pipe_map4_dt_source(reg_pipe4_map4_dt_source[5:0]), // Templated
							.reg_pipe_map5_dt_source(reg_pipe4_map5_dt_source[5:0]), // Templated
							.reg_pipe_map6_dt_source(reg_pipe4_map6_dt_source[5:0]), // Templated
							.reg_pipe_map7_dt_source(reg_pipe4_map7_dt_source[5:0]), // Templated
							.reg_pipe_map8_dt_source(reg_pipe4_map8_dt_source[5:0]), // Templated
							.reg_pipe_map9_dt_source(reg_pipe4_map9_dt_source[5:0]), // Templated
							.reg_pipe_map10_dt_source(reg_pipe4_map10_dt_source[5:0]), // Templated
							.reg_pipe_map11_dt_source(reg_pipe4_map11_dt_source[5:0]), // Templated
							.reg_pipe_map12_dt_source(reg_pipe4_map12_dt_source[5:0]), // Templated
							.reg_pipe_map13_dt_source(reg_pipe4_map13_dt_source[5:0]), // Templated
							.reg_pipe_map14_dt_source(reg_pipe4_map14_dt_source[5:0]), // Templated
							.reg_pipe_map15_dt_source(reg_pipe4_map15_dt_source[5:0]), // Templated
							.reg_pipe_map0_dt_dest(reg_pipe4_map0_dt_dest[5:0]), // Templated
							.reg_pipe_map1_dt_dest(reg_pipe4_map1_dt_dest[5:0]), // Templated
							.reg_pipe_map2_dt_dest(reg_pipe4_map2_dt_dest[5:0]), // Templated
							.reg_pipe_map3_dt_dest(reg_pipe4_map3_dt_dest[5:0]), // Templated
							.reg_pipe_map4_dt_dest(reg_pipe4_map4_dt_dest[5:0]), // Templated
							.reg_pipe_map5_dt_dest(reg_pipe4_map5_dt_dest[5:0]), // Templated
							.reg_pipe_map6_dt_dest(reg_pipe4_map6_dt_dest[5:0]), // Templated
							.reg_pipe_map7_dt_dest(reg_pipe4_map7_dt_dest[5:0]), // Templated
							.reg_pipe_map8_dt_dest(reg_pipe4_map8_dt_dest[5:0]), // Templated
							.reg_pipe_map9_dt_dest(reg_pipe4_map9_dt_dest[5:0]), // Templated
							.reg_pipe_map10_dt_dest(reg_pipe4_map10_dt_dest[5:0]), // Templated
							.reg_pipe_map11_dt_dest(reg_pipe4_map11_dt_dest[5:0]), // Templated
							.reg_pipe_map12_dt_dest(reg_pipe4_map12_dt_dest[5:0]), // Templated
							.reg_pipe_map13_dt_dest(reg_pipe4_map13_dt_dest[5:0]), // Templated
							.reg_pipe_map14_dt_dest(reg_pipe4_map14_dt_dest[5:0]), // Templated
							.reg_pipe_map15_dt_dest(reg_pipe4_map15_dt_dest[5:0]), // Templated
							.mep0_csi_data	(mep0_csi_data[(`MEP_CSI2_DEVICE_IDI_CSIDATA_SIZE-1):0]),
							.mep0_bytes_en	(mep0_bytes_en[(`MEP_CSI2_DEVICE_IDI_DATA_BYTEEN_WIDTH-1):0]),
							.mep0_header_en	(mep0_header_en),
							.mep0_data_en	(mep0_data_en),
							.mep0_data_type	(mep0_data_type[5:0]),
							.mep0_virtual_channel(mep0_virtual_channel[1:0]),
							.mep0_virtual_channel_x(mep0_virtual_channel_x[(`MEP_CSI2_DEVICE_VCX_DWIDTH-1):0]),
							.mep0_word_count(mep0_word_count[15:0]),
							.mep0_tunnel_mode_en(mep0_tunnel_mode_en),
							.mep0_pkt_crc_en(mep0_pkt_crc_en),
							.mep0_pkt_crc	(mep0_pkt_crc[31:0]),
							.mep1_csi_data	(mep1_csi_data[(`MEP_CSI2_DEVICE_IDI_CSIDATA_SIZE-1):0]),
							.mep1_bytes_en	(mep1_bytes_en[(`MEP_CSI2_DEVICE_IDI_DATA_BYTEEN_WIDTH-1):0]),
							.mep1_header_en	(mep1_header_en),
							.mep1_data_en	(mep1_data_en),
							.mep1_data_type	(mep1_data_type[5:0]),
							.mep1_virtual_channel(mep1_virtual_channel[1:0]),
							.mep1_virtual_channel_x(mep1_virtual_channel_x[(`MEP_CSI2_DEVICE_VCX_DWIDTH-1):0]),
							.mep1_word_count(mep1_word_count[15:0]),
							.mep1_tunnel_mode_en(mep1_tunnel_mode_en),
							.mep1_pkt_crc_en(mep1_pkt_crc_en),
							.mep1_pkt_crc	(mep1_pkt_crc[31:0]),
							.mep2_csi_data	(mep2_csi_data[(`MEP_CSI2_DEVICE_IDI_CSIDATA_SIZE-1):0]),
							.mep2_bytes_en	(mep2_bytes_en[(`MEP_CSI2_DEVICE_IDI_DATA_BYTEEN_WIDTH-1):0]),
							.mep2_header_en	(mep2_header_en),
							.mep2_data_en	(mep2_data_en),
							.mep2_data_type	(mep2_data_type[5:0]),
							.mep2_virtual_channel(mep2_virtual_channel[1:0]),
							.mep2_virtual_channel_x(mep2_virtual_channel_x[(`MEP_CSI2_DEVICE_VCX_DWIDTH-1):0]),
							.mep2_word_count(mep2_word_count[15:0]),
							.mep2_tunnel_mode_en(mep2_tunnel_mode_en),
							.mep2_pkt_crc_en(mep2_pkt_crc_en),
							.mep2_pkt_crc	(mep2_pkt_crc[31:0]),
							.mep3_csi_data	(mep3_csi_data[(`MEP_CSI2_DEVICE_IDI_CSIDATA_SIZE-1):0]),
							.mep3_bytes_en	(mep3_bytes_en[(`MEP_CSI2_DEVICE_IDI_DATA_BYTEEN_WIDTH-1):0]),
							.mep3_header_en	(mep3_header_en),
							.mep3_data_en	(mep3_data_en),
							.mep3_data_type	(mep3_data_type[5:0]),
							.mep3_virtual_channel(mep3_virtual_channel[1:0]),
							.mep3_virtual_channel_x(mep3_virtual_channel_x[(`MEP_CSI2_DEVICE_VCX_DWIDTH-1):0]),
							.mep3_word_count(mep3_word_count[15:0]),
							.mep3_tunnel_mode_en(mep3_tunnel_mode_en),
							.mep3_pkt_crc_en(mep3_pkt_crc_en),
							.mep3_pkt_crc	(mep3_pkt_crc[31:0]),
							.reg_vprbs_rx_chk_en(reg_vprbs_rx_chk_en_app_route_lane4), // Templated
							.reg_vprbs_tx_gen_en(reg_vprbs_tx_gen_en_app_route_lane4)); // Templated

as6d_app_pipe_route_lane    u5_as6d_app_pipe_route_lane(/*AUTOINST*/
							// Outputs
							.reg_rd_vprbs_rx_check(reg_rd_vprbs_rx_check_app_route_lane5), // Templated
							.reg_rd_vprbs_rx_err(reg_rd_vprbs_rx_err_app_route_lane5[31:0]), // Templated
							.reg_rd_vprbs_rx_fail(reg_rd_vprbs_rx_fail_app_route_lane5), // Templated
							.pipe_csi_data	(pipe5_csi_data[(`MEP_CSI2_DEVICE_IDI_CSIDATA_SIZE-1):0]), // Templated
							.pipe_bytes_en	(pipe5_bytes_en[(`MEP_CSI2_DEVICE_IDI_DATA_BYTEEN_WIDTH-1):0]), // Templated
							.pipe_header_en	(pipe5_header_en), // Templated
							.pipe_data_en	(pipe5_data_en), // Templated
							.pipe_data_type	(pipe5_data_type[5:0]), // Templated
							.pipe_virtual_channel(pipe5_virtual_channel[1:0]), // Templated
							.pipe_virtual_channel_x(pipe5_virtual_channel_x[(`MEP_CSI2_DEVICE_VCX_DWIDTH-1):0]), // Templated
							.pipe_word_count(pipe5_word_count[15:0]), // Templated
							.pipe_aggr_id	(pipe5_aggr_id[3:0]), // Templated
							.pipe_pkt_crc_en(pipe5_pkt_crc_en), // Templated
							.pipe_pkt_crc	(pipe5_pkt_crc[31:0]), // Templated
							// Inputs
							.reg_vprbs_loopback(reg_vprbs_loopback_app_route_lane5), // Templated
							.reg_vprbs_rx_err_clear(reg_vprbs_rx_err_clear_app_route_lane5), // Templated
							.reg_vprbs_rx_load(reg_vprbs_rx_load_app_route_lane5), // Templated
							.reg_vprbs_rx_lock_continue(reg_vprbs_rx_lock_continue_app_route_lane5), // Templated
							.reg_vprbs_rx_locked_match_cnt(reg_vprbs_rx_locked_match_cnt_app_route_lane5[3:0]), // Templated
							.reg_vprbs_rx_mode(reg_vprbs_rx_mode_app_route_lane5[2:0]), // Templated
							.reg_vprbs_rx_order(reg_vprbs_rx_order_app_route_lane5), // Templated
							.reg_vprbs_rx_uncheck_tolerance(reg_vprbs_rx_uncheck_tolerance_app_route_lane5[3:0]), // Templated
							.reg_vprbs_tx_err_inject_en(reg_vprbs_tx_err_inject_en_app_route_lane5), // Templated
							.reg_vprbs_tx_err_inject_intv_num(reg_vprbs_tx_err_inject_intv_num_app_route_lane5[7:0]), // Templated
							.reg_vprbs_tx_err_inject_intv_time(reg_vprbs_tx_err_inject_intv_time_app_route_lane5[7:0]), // Templated
							.reg_vprbs_tx_idi_driver_data_type(reg_vprbs_tx_idi_driver_data_type_app_route_lane5[5:0]), // Templated
							.reg_vprbs_tx_idi_driver_pkt_interval(reg_vprbs_tx_idi_driver_pkt_interval_app_route_lane5[15:0]), // Templated
							.reg_vprbs_tx_idi_driver_total_interval(reg_vprbs_tx_idi_driver_total_interval_app_route_lane5[15:0]), // Templated
							.reg_vprbs_tx_idi_driver_virtual_channel(reg_vprbs_tx_idi_driver_virtual_channel_app_route_lane5[3:0]), // Templated
							.reg_vprbs_tx_idi_driver_word_count(reg_vprbs_tx_idi_driver_word_count_app_route_lane5[15:0]), // Templated
							.reg_vprbs_tx_mode(reg_vprbs_tx_mode_app_route_lane5[2:0]), // Templated
							.reg_vprbs_tx_order(reg_vprbs_tx_order_app_route_lane5), // Templated
							.reg_vprbs_tx_pat_reset(reg_vprbs_tx_pat_reset_app_route_lane5), // Templated
							.fifo_wrclk	(fifo_wrclk5),	 // Templated
							.fifo_wrclk_rst_n(fifo_wrclk_rst_n5), // Templated
							.pipe_wr_mode	(pipe5_wr_mode[1:0]), // Templated
							.reg_pipe_stream_sel(reg_pipe5_stream_sel[1:0]), // Templated
							.reg_drop_short_pkt(reg_pipe5_drop_ls_le_pkt), // Templated
							.reg_drop_mapping_fault_pkt(reg_drop_mapping_fault_pkt[5]), // Templated
							.reg_pipe_map_en(reg_pipe5_map_en[15:0]), // Templated
							.reg_pipe_map0_aggr_id(reg_pipe5_map0_aggr_id[3:0]), // Templated
							.reg_pipe_map1_aggr_id(reg_pipe5_map1_aggr_id[3:0]), // Templated
							.reg_pipe_map2_aggr_id(reg_pipe5_map2_aggr_id[3:0]), // Templated
							.reg_pipe_map3_aggr_id(reg_pipe5_map3_aggr_id[3:0]), // Templated
							.reg_pipe_map4_aggr_id(reg_pipe5_map4_aggr_id[3:0]), // Templated
							.reg_pipe_map5_aggr_id(reg_pipe5_map5_aggr_id[3:0]), // Templated
							.reg_pipe_map6_aggr_id(reg_pipe5_map6_aggr_id[3:0]), // Templated
							.reg_pipe_map7_aggr_id(reg_pipe5_map7_aggr_id[3:0]), // Templated
							.reg_pipe_map8_aggr_id(reg_pipe5_map8_aggr_id[3:0]), // Templated
							.reg_pipe_map9_aggr_id(reg_pipe5_map9_aggr_id[3:0]), // Templated
							.reg_pipe_map10_aggr_id(reg_pipe5_map10_aggr_id[3:0]), // Templated
							.reg_pipe_map11_aggr_id(reg_pipe5_map11_aggr_id[3:0]), // Templated
							.reg_pipe_map12_aggr_id(reg_pipe5_map12_aggr_id[3:0]), // Templated
							.reg_pipe_map13_aggr_id(reg_pipe5_map13_aggr_id[3:0]), // Templated
							.reg_pipe_map14_aggr_id(reg_pipe5_map14_aggr_id[3:0]), // Templated
							.reg_pipe_map15_aggr_id(reg_pipe5_map15_aggr_id[3:0]), // Templated
							.reg_pipe_map0_vc_source(reg_pipe5_map0_vc_source[1:0]), // Templated
							.reg_pipe_map1_vc_source(reg_pipe5_map1_vc_source[1:0]), // Templated
							.reg_pipe_map2_vc_source(reg_pipe5_map2_vc_source[1:0]), // Templated
							.reg_pipe_map3_vc_source(reg_pipe5_map3_vc_source[1:0]), // Templated
							.reg_pipe_map4_vc_source(reg_pipe5_map4_vc_source[1:0]), // Templated
							.reg_pipe_map5_vc_source(reg_pipe5_map5_vc_source[1:0]), // Templated
							.reg_pipe_map6_vc_source(reg_pipe5_map6_vc_source[1:0]), // Templated
							.reg_pipe_map7_vc_source(reg_pipe5_map7_vc_source[1:0]), // Templated
							.reg_pipe_map8_vc_source(reg_pipe5_map8_vc_source[1:0]), // Templated
							.reg_pipe_map9_vc_source(reg_pipe5_map9_vc_source[1:0]), // Templated
							.reg_pipe_map10_vc_source(reg_pipe5_map10_vc_source[1:0]), // Templated
							.reg_pipe_map11_vc_source(reg_pipe5_map11_vc_source[1:0]), // Templated
							.reg_pipe_map12_vc_source(reg_pipe5_map12_vc_source[1:0]), // Templated
							.reg_pipe_map13_vc_source(reg_pipe5_map13_vc_source[1:0]), // Templated
							.reg_pipe_map14_vc_source(reg_pipe5_map14_vc_source[1:0]), // Templated
							.reg_pipe_map15_vc_source(reg_pipe5_map15_vc_source[1:0]), // Templated
							.reg_pipe_map0_vc_dest(reg_pipe5_map0_vc_dest[1:0]), // Templated
							.reg_pipe_map1_vc_dest(reg_pipe5_map1_vc_dest[1:0]), // Templated
							.reg_pipe_map2_vc_dest(reg_pipe5_map2_vc_dest[1:0]), // Templated
							.reg_pipe_map3_vc_dest(reg_pipe5_map3_vc_dest[1:0]), // Templated
							.reg_pipe_map4_vc_dest(reg_pipe5_map4_vc_dest[1:0]), // Templated
							.reg_pipe_map5_vc_dest(reg_pipe5_map5_vc_dest[1:0]), // Templated
							.reg_pipe_map6_vc_dest(reg_pipe5_map6_vc_dest[1:0]), // Templated
							.reg_pipe_map7_vc_dest(reg_pipe5_map7_vc_dest[1:0]), // Templated
							.reg_pipe_map8_vc_dest(reg_pipe5_map8_vc_dest[1:0]), // Templated
							.reg_pipe_map9_vc_dest(reg_pipe5_map9_vc_dest[1:0]), // Templated
							.reg_pipe_map10_vc_dest(reg_pipe5_map10_vc_dest[1:0]), // Templated
							.reg_pipe_map11_vc_dest(reg_pipe5_map11_vc_dest[1:0]), // Templated
							.reg_pipe_map12_vc_dest(reg_pipe5_map12_vc_dest[1:0]), // Templated
							.reg_pipe_map13_vc_dest(reg_pipe5_map13_vc_dest[1:0]), // Templated
							.reg_pipe_map14_vc_dest(reg_pipe5_map14_vc_dest[1:0]), // Templated
							.reg_pipe_map15_vc_dest(reg_pipe5_map15_vc_dest[1:0]), // Templated
							.reg_pipe_map0_dt_source(reg_pipe5_map0_dt_source[5:0]), // Templated
							.reg_pipe_map1_dt_source(reg_pipe5_map1_dt_source[5:0]), // Templated
							.reg_pipe_map2_dt_source(reg_pipe5_map2_dt_source[5:0]), // Templated
							.reg_pipe_map3_dt_source(reg_pipe5_map3_dt_source[5:0]), // Templated
							.reg_pipe_map4_dt_source(reg_pipe5_map4_dt_source[5:0]), // Templated
							.reg_pipe_map5_dt_source(reg_pipe5_map5_dt_source[5:0]), // Templated
							.reg_pipe_map6_dt_source(reg_pipe5_map6_dt_source[5:0]), // Templated
							.reg_pipe_map7_dt_source(reg_pipe5_map7_dt_source[5:0]), // Templated
							.reg_pipe_map8_dt_source(reg_pipe5_map8_dt_source[5:0]), // Templated
							.reg_pipe_map9_dt_source(reg_pipe5_map9_dt_source[5:0]), // Templated
							.reg_pipe_map10_dt_source(reg_pipe5_map10_dt_source[5:0]), // Templated
							.reg_pipe_map11_dt_source(reg_pipe5_map11_dt_source[5:0]), // Templated
							.reg_pipe_map12_dt_source(reg_pipe5_map12_dt_source[5:0]), // Templated
							.reg_pipe_map13_dt_source(reg_pipe5_map13_dt_source[5:0]), // Templated
							.reg_pipe_map14_dt_source(reg_pipe5_map14_dt_source[5:0]), // Templated
							.reg_pipe_map15_dt_source(reg_pipe5_map15_dt_source[5:0]), // Templated
							.reg_pipe_map0_dt_dest(reg_pipe5_map0_dt_dest[5:0]), // Templated
							.reg_pipe_map1_dt_dest(reg_pipe5_map1_dt_dest[5:0]), // Templated
							.reg_pipe_map2_dt_dest(reg_pipe5_map2_dt_dest[5:0]), // Templated
							.reg_pipe_map3_dt_dest(reg_pipe5_map3_dt_dest[5:0]), // Templated
							.reg_pipe_map4_dt_dest(reg_pipe5_map4_dt_dest[5:0]), // Templated
							.reg_pipe_map5_dt_dest(reg_pipe5_map5_dt_dest[5:0]), // Templated
							.reg_pipe_map6_dt_dest(reg_pipe5_map6_dt_dest[5:0]), // Templated
							.reg_pipe_map7_dt_dest(reg_pipe5_map7_dt_dest[5:0]), // Templated
							.reg_pipe_map8_dt_dest(reg_pipe5_map8_dt_dest[5:0]), // Templated
							.reg_pipe_map9_dt_dest(reg_pipe5_map9_dt_dest[5:0]), // Templated
							.reg_pipe_map10_dt_dest(reg_pipe5_map10_dt_dest[5:0]), // Templated
							.reg_pipe_map11_dt_dest(reg_pipe5_map11_dt_dest[5:0]), // Templated
							.reg_pipe_map12_dt_dest(reg_pipe5_map12_dt_dest[5:0]), // Templated
							.reg_pipe_map13_dt_dest(reg_pipe5_map13_dt_dest[5:0]), // Templated
							.reg_pipe_map14_dt_dest(reg_pipe5_map14_dt_dest[5:0]), // Templated
							.reg_pipe_map15_dt_dest(reg_pipe5_map15_dt_dest[5:0]), // Templated
							.mep0_csi_data	(mep0_csi_data[(`MEP_CSI2_DEVICE_IDI_CSIDATA_SIZE-1):0]),
							.mep0_bytes_en	(mep0_bytes_en[(`MEP_CSI2_DEVICE_IDI_DATA_BYTEEN_WIDTH-1):0]),
							.mep0_header_en	(mep0_header_en),
							.mep0_data_en	(mep0_data_en),
							.mep0_data_type	(mep0_data_type[5:0]),
							.mep0_virtual_channel(mep0_virtual_channel[1:0]),
							.mep0_virtual_channel_x(mep0_virtual_channel_x[(`MEP_CSI2_DEVICE_VCX_DWIDTH-1):0]),
							.mep0_word_count(mep0_word_count[15:0]),
							.mep0_tunnel_mode_en(mep0_tunnel_mode_en),
							.mep0_pkt_crc_en(mep0_pkt_crc_en),
							.mep0_pkt_crc	(mep0_pkt_crc[31:0]),
							.mep1_csi_data	(mep1_csi_data[(`MEP_CSI2_DEVICE_IDI_CSIDATA_SIZE-1):0]),
							.mep1_bytes_en	(mep1_bytes_en[(`MEP_CSI2_DEVICE_IDI_DATA_BYTEEN_WIDTH-1):0]),
							.mep1_header_en	(mep1_header_en),
							.mep1_data_en	(mep1_data_en),
							.mep1_data_type	(mep1_data_type[5:0]),
							.mep1_virtual_channel(mep1_virtual_channel[1:0]),
							.mep1_virtual_channel_x(mep1_virtual_channel_x[(`MEP_CSI2_DEVICE_VCX_DWIDTH-1):0]),
							.mep1_word_count(mep1_word_count[15:0]),
							.mep1_tunnel_mode_en(mep1_tunnel_mode_en),
							.mep1_pkt_crc_en(mep1_pkt_crc_en),
							.mep1_pkt_crc	(mep1_pkt_crc[31:0]),
							.mep2_csi_data	(mep2_csi_data[(`MEP_CSI2_DEVICE_IDI_CSIDATA_SIZE-1):0]),
							.mep2_bytes_en	(mep2_bytes_en[(`MEP_CSI2_DEVICE_IDI_DATA_BYTEEN_WIDTH-1):0]),
							.mep2_header_en	(mep2_header_en),
							.mep2_data_en	(mep2_data_en),
							.mep2_data_type	(mep2_data_type[5:0]),
							.mep2_virtual_channel(mep2_virtual_channel[1:0]),
							.mep2_virtual_channel_x(mep2_virtual_channel_x[(`MEP_CSI2_DEVICE_VCX_DWIDTH-1):0]),
							.mep2_word_count(mep2_word_count[15:0]),
							.mep2_tunnel_mode_en(mep2_tunnel_mode_en),
							.mep2_pkt_crc_en(mep2_pkt_crc_en),
							.mep2_pkt_crc	(mep2_pkt_crc[31:0]),
							.mep3_csi_data	(mep3_csi_data[(`MEP_CSI2_DEVICE_IDI_CSIDATA_SIZE-1):0]),
							.mep3_bytes_en	(mep3_bytes_en[(`MEP_CSI2_DEVICE_IDI_DATA_BYTEEN_WIDTH-1):0]),
							.mep3_header_en	(mep3_header_en),
							.mep3_data_en	(mep3_data_en),
							.mep3_data_type	(mep3_data_type[5:0]),
							.mep3_virtual_channel(mep3_virtual_channel[1:0]),
							.mep3_virtual_channel_x(mep3_virtual_channel_x[(`MEP_CSI2_DEVICE_VCX_DWIDTH-1):0]),
							.mep3_word_count(mep3_word_count[15:0]),
							.mep3_tunnel_mode_en(mep3_tunnel_mode_en),
							.mep3_pkt_crc_en(mep3_pkt_crc_en),
							.mep3_pkt_crc	(mep3_pkt_crc[31:0]),
							.reg_vprbs_rx_chk_en(reg_vprbs_rx_chk_en_app_route_lane5), // Templated
							.reg_vprbs_tx_gen_en(reg_vprbs_tx_gen_en_app_route_lane5)); // Templated

as6d_app_pipe_route_lane    u6_as6d_app_pipe_route_lane(/*AUTOINST*/
							// Outputs
							.reg_rd_vprbs_rx_check(reg_rd_vprbs_rx_check_app_route_lane6), // Templated
							.reg_rd_vprbs_rx_err(reg_rd_vprbs_rx_err_app_route_lane6[31:0]), // Templated
							.reg_rd_vprbs_rx_fail(reg_rd_vprbs_rx_fail_app_route_lane6), // Templated
							.pipe_csi_data	(pipe6_csi_data[(`MEP_CSI2_DEVICE_IDI_CSIDATA_SIZE-1):0]), // Templated
							.pipe_bytes_en	(pipe6_bytes_en[(`MEP_CSI2_DEVICE_IDI_DATA_BYTEEN_WIDTH-1):0]), // Templated
							.pipe_header_en	(pipe6_header_en), // Templated
							.pipe_data_en	(pipe6_data_en), // Templated
							.pipe_data_type	(pipe6_data_type[5:0]), // Templated
							.pipe_virtual_channel(pipe6_virtual_channel[1:0]), // Templated
							.pipe_virtual_channel_x(pipe6_virtual_channel_x[(`MEP_CSI2_DEVICE_VCX_DWIDTH-1):0]), // Templated
							.pipe_word_count(pipe6_word_count[15:0]), // Templated
							.pipe_aggr_id	(pipe6_aggr_id[3:0]), // Templated
							.pipe_pkt_crc_en(pipe6_pkt_crc_en), // Templated
							.pipe_pkt_crc	(pipe6_pkt_crc[31:0]), // Templated
							// Inputs
							.reg_vprbs_loopback(reg_vprbs_loopback_app_route_lane6), // Templated
							.reg_vprbs_rx_err_clear(reg_vprbs_rx_err_clear_app_route_lane6), // Templated
							.reg_vprbs_rx_load(reg_vprbs_rx_load_app_route_lane6), // Templated
							.reg_vprbs_rx_lock_continue(reg_vprbs_rx_lock_continue_app_route_lane6), // Templated
							.reg_vprbs_rx_locked_match_cnt(reg_vprbs_rx_locked_match_cnt_app_route_lane6[3:0]), // Templated
							.reg_vprbs_rx_mode(reg_vprbs_rx_mode_app_route_lane6[2:0]), // Templated
							.reg_vprbs_rx_order(reg_vprbs_rx_order_app_route_lane6), // Templated
							.reg_vprbs_rx_uncheck_tolerance(reg_vprbs_rx_uncheck_tolerance_app_route_lane6[3:0]), // Templated
							.reg_vprbs_tx_err_inject_en(reg_vprbs_tx_err_inject_en_app_route_lane6), // Templated
							.reg_vprbs_tx_err_inject_intv_num(reg_vprbs_tx_err_inject_intv_num_app_route_lane6[7:0]), // Templated
							.reg_vprbs_tx_err_inject_intv_time(reg_vprbs_tx_err_inject_intv_time_app_route_lane6[7:0]), // Templated
							.reg_vprbs_tx_idi_driver_data_type(reg_vprbs_tx_idi_driver_data_type_app_route_lane6[5:0]), // Templated
							.reg_vprbs_tx_idi_driver_pkt_interval(reg_vprbs_tx_idi_driver_pkt_interval_app_route_lane6[15:0]), // Templated
							.reg_vprbs_tx_idi_driver_total_interval(reg_vprbs_tx_idi_driver_total_interval_app_route_lane6[15:0]), // Templated
							.reg_vprbs_tx_idi_driver_virtual_channel(reg_vprbs_tx_idi_driver_virtual_channel_app_route_lane6[3:0]), // Templated
							.reg_vprbs_tx_idi_driver_word_count(reg_vprbs_tx_idi_driver_word_count_app_route_lane6[15:0]), // Templated
							.reg_vprbs_tx_mode(reg_vprbs_tx_mode_app_route_lane6[2:0]), // Templated
							.reg_vprbs_tx_order(reg_vprbs_tx_order_app_route_lane6), // Templated
							.reg_vprbs_tx_pat_reset(reg_vprbs_tx_pat_reset_app_route_lane6), // Templated
							.fifo_wrclk	(fifo_wrclk6),	 // Templated
							.fifo_wrclk_rst_n(fifo_wrclk_rst_n6), // Templated
							.pipe_wr_mode	(pipe6_wr_mode[1:0]), // Templated
							.reg_pipe_stream_sel(reg_pipe6_stream_sel[1:0]), // Templated
							.reg_drop_short_pkt(reg_pipe6_drop_ls_le_pkt), // Templated
							.reg_drop_mapping_fault_pkt(reg_drop_mapping_fault_pkt[6]), // Templated
							.reg_pipe_map_en(reg_pipe6_map_en[15:0]), // Templated
							.reg_pipe_map0_aggr_id(reg_pipe6_map0_aggr_id[3:0]), // Templated
							.reg_pipe_map1_aggr_id(reg_pipe6_map1_aggr_id[3:0]), // Templated
							.reg_pipe_map2_aggr_id(reg_pipe6_map2_aggr_id[3:0]), // Templated
							.reg_pipe_map3_aggr_id(reg_pipe6_map3_aggr_id[3:0]), // Templated
							.reg_pipe_map4_aggr_id(reg_pipe6_map4_aggr_id[3:0]), // Templated
							.reg_pipe_map5_aggr_id(reg_pipe6_map5_aggr_id[3:0]), // Templated
							.reg_pipe_map6_aggr_id(reg_pipe6_map6_aggr_id[3:0]), // Templated
							.reg_pipe_map7_aggr_id(reg_pipe6_map7_aggr_id[3:0]), // Templated
							.reg_pipe_map8_aggr_id(reg_pipe6_map8_aggr_id[3:0]), // Templated
							.reg_pipe_map9_aggr_id(reg_pipe6_map9_aggr_id[3:0]), // Templated
							.reg_pipe_map10_aggr_id(reg_pipe6_map10_aggr_id[3:0]), // Templated
							.reg_pipe_map11_aggr_id(reg_pipe6_map11_aggr_id[3:0]), // Templated
							.reg_pipe_map12_aggr_id(reg_pipe6_map12_aggr_id[3:0]), // Templated
							.reg_pipe_map13_aggr_id(reg_pipe6_map13_aggr_id[3:0]), // Templated
							.reg_pipe_map14_aggr_id(reg_pipe6_map14_aggr_id[3:0]), // Templated
							.reg_pipe_map15_aggr_id(reg_pipe6_map15_aggr_id[3:0]), // Templated
							.reg_pipe_map0_vc_source(reg_pipe6_map0_vc_source[1:0]), // Templated
							.reg_pipe_map1_vc_source(reg_pipe6_map1_vc_source[1:0]), // Templated
							.reg_pipe_map2_vc_source(reg_pipe6_map2_vc_source[1:0]), // Templated
							.reg_pipe_map3_vc_source(reg_pipe6_map3_vc_source[1:0]), // Templated
							.reg_pipe_map4_vc_source(reg_pipe6_map4_vc_source[1:0]), // Templated
							.reg_pipe_map5_vc_source(reg_pipe6_map5_vc_source[1:0]), // Templated
							.reg_pipe_map6_vc_source(reg_pipe6_map6_vc_source[1:0]), // Templated
							.reg_pipe_map7_vc_source(reg_pipe6_map7_vc_source[1:0]), // Templated
							.reg_pipe_map8_vc_source(reg_pipe6_map8_vc_source[1:0]), // Templated
							.reg_pipe_map9_vc_source(reg_pipe6_map9_vc_source[1:0]), // Templated
							.reg_pipe_map10_vc_source(reg_pipe6_map10_vc_source[1:0]), // Templated
							.reg_pipe_map11_vc_source(reg_pipe6_map11_vc_source[1:0]), // Templated
							.reg_pipe_map12_vc_source(reg_pipe6_map12_vc_source[1:0]), // Templated
							.reg_pipe_map13_vc_source(reg_pipe6_map13_vc_source[1:0]), // Templated
							.reg_pipe_map14_vc_source(reg_pipe6_map14_vc_source[1:0]), // Templated
							.reg_pipe_map15_vc_source(reg_pipe6_map15_vc_source[1:0]), // Templated
							.reg_pipe_map0_vc_dest(reg_pipe6_map0_vc_dest[1:0]), // Templated
							.reg_pipe_map1_vc_dest(reg_pipe6_map1_vc_dest[1:0]), // Templated
							.reg_pipe_map2_vc_dest(reg_pipe6_map2_vc_dest[1:0]), // Templated
							.reg_pipe_map3_vc_dest(reg_pipe6_map3_vc_dest[1:0]), // Templated
							.reg_pipe_map4_vc_dest(reg_pipe6_map4_vc_dest[1:0]), // Templated
							.reg_pipe_map5_vc_dest(reg_pipe6_map5_vc_dest[1:0]), // Templated
							.reg_pipe_map6_vc_dest(reg_pipe6_map6_vc_dest[1:0]), // Templated
							.reg_pipe_map7_vc_dest(reg_pipe6_map7_vc_dest[1:0]), // Templated
							.reg_pipe_map8_vc_dest(reg_pipe6_map8_vc_dest[1:0]), // Templated
							.reg_pipe_map9_vc_dest(reg_pipe6_map9_vc_dest[1:0]), // Templated
							.reg_pipe_map10_vc_dest(reg_pipe6_map10_vc_dest[1:0]), // Templated
							.reg_pipe_map11_vc_dest(reg_pipe6_map11_vc_dest[1:0]), // Templated
							.reg_pipe_map12_vc_dest(reg_pipe6_map12_vc_dest[1:0]), // Templated
							.reg_pipe_map13_vc_dest(reg_pipe6_map13_vc_dest[1:0]), // Templated
							.reg_pipe_map14_vc_dest(reg_pipe6_map14_vc_dest[1:0]), // Templated
							.reg_pipe_map15_vc_dest(reg_pipe6_map15_vc_dest[1:0]), // Templated
							.reg_pipe_map0_dt_source(reg_pipe6_map0_dt_source[5:0]), // Templated
							.reg_pipe_map1_dt_source(reg_pipe6_map1_dt_source[5:0]), // Templated
							.reg_pipe_map2_dt_source(reg_pipe6_map2_dt_source[5:0]), // Templated
							.reg_pipe_map3_dt_source(reg_pipe6_map3_dt_source[5:0]), // Templated
							.reg_pipe_map4_dt_source(reg_pipe6_map4_dt_source[5:0]), // Templated
							.reg_pipe_map5_dt_source(reg_pipe6_map5_dt_source[5:0]), // Templated
							.reg_pipe_map6_dt_source(reg_pipe6_map6_dt_source[5:0]), // Templated
							.reg_pipe_map7_dt_source(reg_pipe6_map7_dt_source[5:0]), // Templated
							.reg_pipe_map8_dt_source(reg_pipe6_map8_dt_source[5:0]), // Templated
							.reg_pipe_map9_dt_source(reg_pipe6_map9_dt_source[5:0]), // Templated
							.reg_pipe_map10_dt_source(reg_pipe6_map10_dt_source[5:0]), // Templated
							.reg_pipe_map11_dt_source(reg_pipe6_map11_dt_source[5:0]), // Templated
							.reg_pipe_map12_dt_source(reg_pipe6_map12_dt_source[5:0]), // Templated
							.reg_pipe_map13_dt_source(reg_pipe6_map13_dt_source[5:0]), // Templated
							.reg_pipe_map14_dt_source(reg_pipe6_map14_dt_source[5:0]), // Templated
							.reg_pipe_map15_dt_source(reg_pipe6_map15_dt_source[5:0]), // Templated
							.reg_pipe_map0_dt_dest(reg_pipe6_map0_dt_dest[5:0]), // Templated
							.reg_pipe_map1_dt_dest(reg_pipe6_map1_dt_dest[5:0]), // Templated
							.reg_pipe_map2_dt_dest(reg_pipe6_map2_dt_dest[5:0]), // Templated
							.reg_pipe_map3_dt_dest(reg_pipe6_map3_dt_dest[5:0]), // Templated
							.reg_pipe_map4_dt_dest(reg_pipe6_map4_dt_dest[5:0]), // Templated
							.reg_pipe_map5_dt_dest(reg_pipe6_map5_dt_dest[5:0]), // Templated
							.reg_pipe_map6_dt_dest(reg_pipe6_map6_dt_dest[5:0]), // Templated
							.reg_pipe_map7_dt_dest(reg_pipe6_map7_dt_dest[5:0]), // Templated
							.reg_pipe_map8_dt_dest(reg_pipe6_map8_dt_dest[5:0]), // Templated
							.reg_pipe_map9_dt_dest(reg_pipe6_map9_dt_dest[5:0]), // Templated
							.reg_pipe_map10_dt_dest(reg_pipe6_map10_dt_dest[5:0]), // Templated
							.reg_pipe_map11_dt_dest(reg_pipe6_map11_dt_dest[5:0]), // Templated
							.reg_pipe_map12_dt_dest(reg_pipe6_map12_dt_dest[5:0]), // Templated
							.reg_pipe_map13_dt_dest(reg_pipe6_map13_dt_dest[5:0]), // Templated
							.reg_pipe_map14_dt_dest(reg_pipe6_map14_dt_dest[5:0]), // Templated
							.reg_pipe_map15_dt_dest(reg_pipe6_map15_dt_dest[5:0]), // Templated
							.mep0_csi_data	(mep0_csi_data[(`MEP_CSI2_DEVICE_IDI_CSIDATA_SIZE-1):0]),
							.mep0_bytes_en	(mep0_bytes_en[(`MEP_CSI2_DEVICE_IDI_DATA_BYTEEN_WIDTH-1):0]),
							.mep0_header_en	(mep0_header_en),
							.mep0_data_en	(mep0_data_en),
							.mep0_data_type	(mep0_data_type[5:0]),
							.mep0_virtual_channel(mep0_virtual_channel[1:0]),
							.mep0_virtual_channel_x(mep0_virtual_channel_x[(`MEP_CSI2_DEVICE_VCX_DWIDTH-1):0]),
							.mep0_word_count(mep0_word_count[15:0]),
							.mep0_tunnel_mode_en(mep0_tunnel_mode_en),
							.mep0_pkt_crc_en(mep0_pkt_crc_en),
							.mep0_pkt_crc	(mep0_pkt_crc[31:0]),
							.mep1_csi_data	(mep1_csi_data[(`MEP_CSI2_DEVICE_IDI_CSIDATA_SIZE-1):0]),
							.mep1_bytes_en	(mep1_bytes_en[(`MEP_CSI2_DEVICE_IDI_DATA_BYTEEN_WIDTH-1):0]),
							.mep1_header_en	(mep1_header_en),
							.mep1_data_en	(mep1_data_en),
							.mep1_data_type	(mep1_data_type[5:0]),
							.mep1_virtual_channel(mep1_virtual_channel[1:0]),
							.mep1_virtual_channel_x(mep1_virtual_channel_x[(`MEP_CSI2_DEVICE_VCX_DWIDTH-1):0]),
							.mep1_word_count(mep1_word_count[15:0]),
							.mep1_tunnel_mode_en(mep1_tunnel_mode_en),
							.mep1_pkt_crc_en(mep1_pkt_crc_en),
							.mep1_pkt_crc	(mep1_pkt_crc[31:0]),
							.mep2_csi_data	(mep2_csi_data[(`MEP_CSI2_DEVICE_IDI_CSIDATA_SIZE-1):0]),
							.mep2_bytes_en	(mep2_bytes_en[(`MEP_CSI2_DEVICE_IDI_DATA_BYTEEN_WIDTH-1):0]),
							.mep2_header_en	(mep2_header_en),
							.mep2_data_en	(mep2_data_en),
							.mep2_data_type	(mep2_data_type[5:0]),
							.mep2_virtual_channel(mep2_virtual_channel[1:0]),
							.mep2_virtual_channel_x(mep2_virtual_channel_x[(`MEP_CSI2_DEVICE_VCX_DWIDTH-1):0]),
							.mep2_word_count(mep2_word_count[15:0]),
							.mep2_tunnel_mode_en(mep2_tunnel_mode_en),
							.mep2_pkt_crc_en(mep2_pkt_crc_en),
							.mep2_pkt_crc	(mep2_pkt_crc[31:0]),
							.mep3_csi_data	(mep3_csi_data[(`MEP_CSI2_DEVICE_IDI_CSIDATA_SIZE-1):0]),
							.mep3_bytes_en	(mep3_bytes_en[(`MEP_CSI2_DEVICE_IDI_DATA_BYTEEN_WIDTH-1):0]),
							.mep3_header_en	(mep3_header_en),
							.mep3_data_en	(mep3_data_en),
							.mep3_data_type	(mep3_data_type[5:0]),
							.mep3_virtual_channel(mep3_virtual_channel[1:0]),
							.mep3_virtual_channel_x(mep3_virtual_channel_x[(`MEP_CSI2_DEVICE_VCX_DWIDTH-1):0]),
							.mep3_word_count(mep3_word_count[15:0]),
							.mep3_tunnel_mode_en(mep3_tunnel_mode_en),
							.mep3_pkt_crc_en(mep3_pkt_crc_en),
							.mep3_pkt_crc	(mep3_pkt_crc[31:0]),
							.reg_vprbs_rx_chk_en(reg_vprbs_rx_chk_en_app_route_lane6), // Templated
							.reg_vprbs_tx_gen_en(reg_vprbs_tx_gen_en_app_route_lane6)); // Templated

as6d_app_pipe_route_lane    u7_as6d_app_pipe_route_lane(/*AUTOINST*/
							// Outputs
							.reg_rd_vprbs_rx_check(reg_rd_vprbs_rx_check_app_route_lane7), // Templated
							.reg_rd_vprbs_rx_err(reg_rd_vprbs_rx_err_app_route_lane7[31:0]), // Templated
							.reg_rd_vprbs_rx_fail(reg_rd_vprbs_rx_fail_app_route_lane7), // Templated
							.pipe_csi_data	(pipe7_csi_data[(`MEP_CSI2_DEVICE_IDI_CSIDATA_SIZE-1):0]), // Templated
							.pipe_bytes_en	(pipe7_bytes_en[(`MEP_CSI2_DEVICE_IDI_DATA_BYTEEN_WIDTH-1):0]), // Templated
							.pipe_header_en	(pipe7_header_en), // Templated
							.pipe_data_en	(pipe7_data_en), // Templated
							.pipe_data_type	(pipe7_data_type[5:0]), // Templated
							.pipe_virtual_channel(pipe7_virtual_channel[1:0]), // Templated
							.pipe_virtual_channel_x(pipe7_virtual_channel_x[(`MEP_CSI2_DEVICE_VCX_DWIDTH-1):0]), // Templated
							.pipe_word_count(pipe7_word_count[15:0]), // Templated
							.pipe_aggr_id	(pipe7_aggr_id[3:0]), // Templated
							.pipe_pkt_crc_en(pipe7_pkt_crc_en), // Templated
							.pipe_pkt_crc	(pipe7_pkt_crc[31:0]), // Templated
							// Inputs
							.reg_vprbs_loopback(reg_vprbs_loopback_app_route_lane7), // Templated
							.reg_vprbs_rx_err_clear(reg_vprbs_rx_err_clear_app_route_lane7), // Templated
							.reg_vprbs_rx_load(reg_vprbs_rx_load_app_route_lane7), // Templated
							.reg_vprbs_rx_lock_continue(reg_vprbs_rx_lock_continue_app_route_lane7), // Templated
							.reg_vprbs_rx_locked_match_cnt(reg_vprbs_rx_locked_match_cnt_app_route_lane7[3:0]), // Templated
							.reg_vprbs_rx_mode(reg_vprbs_rx_mode_app_route_lane7[2:0]), // Templated
							.reg_vprbs_rx_order(reg_vprbs_rx_order_app_route_lane7), // Templated
							.reg_vprbs_rx_uncheck_tolerance(reg_vprbs_rx_uncheck_tolerance_app_route_lane7[3:0]), // Templated
							.reg_vprbs_tx_err_inject_en(reg_vprbs_tx_err_inject_en_app_route_lane7), // Templated
							.reg_vprbs_tx_err_inject_intv_num(reg_vprbs_tx_err_inject_intv_num_app_route_lane7[7:0]), // Templated
							.reg_vprbs_tx_err_inject_intv_time(reg_vprbs_tx_err_inject_intv_time_app_route_lane7[7:0]), // Templated
							.reg_vprbs_tx_idi_driver_data_type(reg_vprbs_tx_idi_driver_data_type_app_route_lane7[5:0]), // Templated
							.reg_vprbs_tx_idi_driver_pkt_interval(reg_vprbs_tx_idi_driver_pkt_interval_app_route_lane7[15:0]), // Templated
							.reg_vprbs_tx_idi_driver_total_interval(reg_vprbs_tx_idi_driver_total_interval_app_route_lane7[15:0]), // Templated
							.reg_vprbs_tx_idi_driver_virtual_channel(reg_vprbs_tx_idi_driver_virtual_channel_app_route_lane7[3:0]), // Templated
							.reg_vprbs_tx_idi_driver_word_count(reg_vprbs_tx_idi_driver_word_count_app_route_lane7[15:0]), // Templated
							.reg_vprbs_tx_mode(reg_vprbs_tx_mode_app_route_lane7[2:0]), // Templated
							.reg_vprbs_tx_order(reg_vprbs_tx_order_app_route_lane7), // Templated
							.reg_vprbs_tx_pat_reset(reg_vprbs_tx_pat_reset_app_route_lane7), // Templated
							.fifo_wrclk	(fifo_wrclk7),	 // Templated
							.fifo_wrclk_rst_n(fifo_wrclk_rst_n7), // Templated
							.pipe_wr_mode	(pipe7_wr_mode[1:0]), // Templated
							.reg_pipe_stream_sel(reg_pipe7_stream_sel[1:0]), // Templated
							.reg_drop_short_pkt(reg_pipe7_drop_ls_le_pkt), // Templated
							.reg_drop_mapping_fault_pkt(reg_drop_mapping_fault_pkt[7]), // Templated
							.reg_pipe_map_en(reg_pipe7_map_en[15:0]), // Templated
							.reg_pipe_map0_aggr_id(reg_pipe7_map0_aggr_id[3:0]), // Templated
							.reg_pipe_map1_aggr_id(reg_pipe7_map1_aggr_id[3:0]), // Templated
							.reg_pipe_map2_aggr_id(reg_pipe7_map2_aggr_id[3:0]), // Templated
							.reg_pipe_map3_aggr_id(reg_pipe7_map3_aggr_id[3:0]), // Templated
							.reg_pipe_map4_aggr_id(reg_pipe7_map4_aggr_id[3:0]), // Templated
							.reg_pipe_map5_aggr_id(reg_pipe7_map5_aggr_id[3:0]), // Templated
							.reg_pipe_map6_aggr_id(reg_pipe7_map6_aggr_id[3:0]), // Templated
							.reg_pipe_map7_aggr_id(reg_pipe7_map7_aggr_id[3:0]), // Templated
							.reg_pipe_map8_aggr_id(reg_pipe7_map8_aggr_id[3:0]), // Templated
							.reg_pipe_map9_aggr_id(reg_pipe7_map9_aggr_id[3:0]), // Templated
							.reg_pipe_map10_aggr_id(reg_pipe7_map10_aggr_id[3:0]), // Templated
							.reg_pipe_map11_aggr_id(reg_pipe7_map11_aggr_id[3:0]), // Templated
							.reg_pipe_map12_aggr_id(reg_pipe7_map12_aggr_id[3:0]), // Templated
							.reg_pipe_map13_aggr_id(reg_pipe7_map13_aggr_id[3:0]), // Templated
							.reg_pipe_map14_aggr_id(reg_pipe7_map14_aggr_id[3:0]), // Templated
							.reg_pipe_map15_aggr_id(reg_pipe7_map15_aggr_id[3:0]), // Templated
							.reg_pipe_map0_vc_source(reg_pipe7_map0_vc_source[1:0]), // Templated
							.reg_pipe_map1_vc_source(reg_pipe7_map1_vc_source[1:0]), // Templated
							.reg_pipe_map2_vc_source(reg_pipe7_map2_vc_source[1:0]), // Templated
							.reg_pipe_map3_vc_source(reg_pipe7_map3_vc_source[1:0]), // Templated
							.reg_pipe_map4_vc_source(reg_pipe7_map4_vc_source[1:0]), // Templated
							.reg_pipe_map5_vc_source(reg_pipe7_map5_vc_source[1:0]), // Templated
							.reg_pipe_map6_vc_source(reg_pipe7_map6_vc_source[1:0]), // Templated
							.reg_pipe_map7_vc_source(reg_pipe7_map7_vc_source[1:0]), // Templated
							.reg_pipe_map8_vc_source(reg_pipe7_map8_vc_source[1:0]), // Templated
							.reg_pipe_map9_vc_source(reg_pipe7_map9_vc_source[1:0]), // Templated
							.reg_pipe_map10_vc_source(reg_pipe7_map10_vc_source[1:0]), // Templated
							.reg_pipe_map11_vc_source(reg_pipe7_map11_vc_source[1:0]), // Templated
							.reg_pipe_map12_vc_source(reg_pipe7_map12_vc_source[1:0]), // Templated
							.reg_pipe_map13_vc_source(reg_pipe7_map13_vc_source[1:0]), // Templated
							.reg_pipe_map14_vc_source(reg_pipe7_map14_vc_source[1:0]), // Templated
							.reg_pipe_map15_vc_source(reg_pipe7_map15_vc_source[1:0]), // Templated
							.reg_pipe_map0_vc_dest(reg_pipe7_map0_vc_dest[1:0]), // Templated
							.reg_pipe_map1_vc_dest(reg_pipe7_map1_vc_dest[1:0]), // Templated
							.reg_pipe_map2_vc_dest(reg_pipe7_map2_vc_dest[1:0]), // Templated
							.reg_pipe_map3_vc_dest(reg_pipe7_map3_vc_dest[1:0]), // Templated
							.reg_pipe_map4_vc_dest(reg_pipe7_map4_vc_dest[1:0]), // Templated
							.reg_pipe_map5_vc_dest(reg_pipe7_map5_vc_dest[1:0]), // Templated
							.reg_pipe_map6_vc_dest(reg_pipe7_map6_vc_dest[1:0]), // Templated
							.reg_pipe_map7_vc_dest(reg_pipe7_map7_vc_dest[1:0]), // Templated
							.reg_pipe_map8_vc_dest(reg_pipe7_map8_vc_dest[1:0]), // Templated
							.reg_pipe_map9_vc_dest(reg_pipe7_map9_vc_dest[1:0]), // Templated
							.reg_pipe_map10_vc_dest(reg_pipe7_map10_vc_dest[1:0]), // Templated
							.reg_pipe_map11_vc_dest(reg_pipe7_map11_vc_dest[1:0]), // Templated
							.reg_pipe_map12_vc_dest(reg_pipe7_map12_vc_dest[1:0]), // Templated
							.reg_pipe_map13_vc_dest(reg_pipe7_map13_vc_dest[1:0]), // Templated
							.reg_pipe_map14_vc_dest(reg_pipe7_map14_vc_dest[1:0]), // Templated
							.reg_pipe_map15_vc_dest(reg_pipe7_map15_vc_dest[1:0]), // Templated
							.reg_pipe_map0_dt_source(reg_pipe7_map0_dt_source[5:0]), // Templated
							.reg_pipe_map1_dt_source(reg_pipe7_map1_dt_source[5:0]), // Templated
							.reg_pipe_map2_dt_source(reg_pipe7_map2_dt_source[5:0]), // Templated
							.reg_pipe_map3_dt_source(reg_pipe7_map3_dt_source[5:0]), // Templated
							.reg_pipe_map4_dt_source(reg_pipe7_map4_dt_source[5:0]), // Templated
							.reg_pipe_map5_dt_source(reg_pipe7_map5_dt_source[5:0]), // Templated
							.reg_pipe_map6_dt_source(reg_pipe7_map6_dt_source[5:0]), // Templated
							.reg_pipe_map7_dt_source(reg_pipe7_map7_dt_source[5:0]), // Templated
							.reg_pipe_map8_dt_source(reg_pipe7_map8_dt_source[5:0]), // Templated
							.reg_pipe_map9_dt_source(reg_pipe7_map9_dt_source[5:0]), // Templated
							.reg_pipe_map10_dt_source(reg_pipe7_map10_dt_source[5:0]), // Templated
							.reg_pipe_map11_dt_source(reg_pipe7_map11_dt_source[5:0]), // Templated
							.reg_pipe_map12_dt_source(reg_pipe7_map12_dt_source[5:0]), // Templated
							.reg_pipe_map13_dt_source(reg_pipe7_map13_dt_source[5:0]), // Templated
							.reg_pipe_map14_dt_source(reg_pipe7_map14_dt_source[5:0]), // Templated
							.reg_pipe_map15_dt_source(reg_pipe7_map15_dt_source[5:0]), // Templated
							.reg_pipe_map0_dt_dest(reg_pipe7_map0_dt_dest[5:0]), // Templated
							.reg_pipe_map1_dt_dest(reg_pipe7_map1_dt_dest[5:0]), // Templated
							.reg_pipe_map2_dt_dest(reg_pipe7_map2_dt_dest[5:0]), // Templated
							.reg_pipe_map3_dt_dest(reg_pipe7_map3_dt_dest[5:0]), // Templated
							.reg_pipe_map4_dt_dest(reg_pipe7_map4_dt_dest[5:0]), // Templated
							.reg_pipe_map5_dt_dest(reg_pipe7_map5_dt_dest[5:0]), // Templated
							.reg_pipe_map6_dt_dest(reg_pipe7_map6_dt_dest[5:0]), // Templated
							.reg_pipe_map7_dt_dest(reg_pipe7_map7_dt_dest[5:0]), // Templated
							.reg_pipe_map8_dt_dest(reg_pipe7_map8_dt_dest[5:0]), // Templated
							.reg_pipe_map9_dt_dest(reg_pipe7_map9_dt_dest[5:0]), // Templated
							.reg_pipe_map10_dt_dest(reg_pipe7_map10_dt_dest[5:0]), // Templated
							.reg_pipe_map11_dt_dest(reg_pipe7_map11_dt_dest[5:0]), // Templated
							.reg_pipe_map12_dt_dest(reg_pipe7_map12_dt_dest[5:0]), // Templated
							.reg_pipe_map13_dt_dest(reg_pipe7_map13_dt_dest[5:0]), // Templated
							.reg_pipe_map14_dt_dest(reg_pipe7_map14_dt_dest[5:0]), // Templated
							.reg_pipe_map15_dt_dest(reg_pipe7_map15_dt_dest[5:0]), // Templated
							.mep0_csi_data	(mep0_csi_data[(`MEP_CSI2_DEVICE_IDI_CSIDATA_SIZE-1):0]),
							.mep0_bytes_en	(mep0_bytes_en[(`MEP_CSI2_DEVICE_IDI_DATA_BYTEEN_WIDTH-1):0]),
							.mep0_header_en	(mep0_header_en),
							.mep0_data_en	(mep0_data_en),
							.mep0_data_type	(mep0_data_type[5:0]),
							.mep0_virtual_channel(mep0_virtual_channel[1:0]),
							.mep0_virtual_channel_x(mep0_virtual_channel_x[(`MEP_CSI2_DEVICE_VCX_DWIDTH-1):0]),
							.mep0_word_count(mep0_word_count[15:0]),
							.mep0_tunnel_mode_en(mep0_tunnel_mode_en),
							.mep0_pkt_crc_en(mep0_pkt_crc_en),
							.mep0_pkt_crc	(mep0_pkt_crc[31:0]),
							.mep1_csi_data	(mep1_csi_data[(`MEP_CSI2_DEVICE_IDI_CSIDATA_SIZE-1):0]),
							.mep1_bytes_en	(mep1_bytes_en[(`MEP_CSI2_DEVICE_IDI_DATA_BYTEEN_WIDTH-1):0]),
							.mep1_header_en	(mep1_header_en),
							.mep1_data_en	(mep1_data_en),
							.mep1_data_type	(mep1_data_type[5:0]),
							.mep1_virtual_channel(mep1_virtual_channel[1:0]),
							.mep1_virtual_channel_x(mep1_virtual_channel_x[(`MEP_CSI2_DEVICE_VCX_DWIDTH-1):0]),
							.mep1_word_count(mep1_word_count[15:0]),
							.mep1_tunnel_mode_en(mep1_tunnel_mode_en),
							.mep1_pkt_crc_en(mep1_pkt_crc_en),
							.mep1_pkt_crc	(mep1_pkt_crc[31:0]),
							.mep2_csi_data	(mep2_csi_data[(`MEP_CSI2_DEVICE_IDI_CSIDATA_SIZE-1):0]),
							.mep2_bytes_en	(mep2_bytes_en[(`MEP_CSI2_DEVICE_IDI_DATA_BYTEEN_WIDTH-1):0]),
							.mep2_header_en	(mep2_header_en),
							.mep2_data_en	(mep2_data_en),
							.mep2_data_type	(mep2_data_type[5:0]),
							.mep2_virtual_channel(mep2_virtual_channel[1:0]),
							.mep2_virtual_channel_x(mep2_virtual_channel_x[(`MEP_CSI2_DEVICE_VCX_DWIDTH-1):0]),
							.mep2_word_count(mep2_word_count[15:0]),
							.mep2_tunnel_mode_en(mep2_tunnel_mode_en),
							.mep2_pkt_crc_en(mep2_pkt_crc_en),
							.mep2_pkt_crc	(mep2_pkt_crc[31:0]),
							.mep3_csi_data	(mep3_csi_data[(`MEP_CSI2_DEVICE_IDI_CSIDATA_SIZE-1):0]),
							.mep3_bytes_en	(mep3_bytes_en[(`MEP_CSI2_DEVICE_IDI_DATA_BYTEEN_WIDTH-1):0]),
							.mep3_header_en	(mep3_header_en),
							.mep3_data_en	(mep3_data_en),
							.mep3_data_type	(mep3_data_type[5:0]),
							.mep3_virtual_channel(mep3_virtual_channel[1:0]),
							.mep3_virtual_channel_x(mep3_virtual_channel_x[(`MEP_CSI2_DEVICE_VCX_DWIDTH-1):0]),
							.mep3_word_count(mep3_word_count[15:0]),
							.mep3_tunnel_mode_en(mep3_tunnel_mode_en),
							.mep3_pkt_crc_en(mep3_pkt_crc_en),
							.mep3_pkt_crc	(mep3_pkt_crc[31:0]),
							.reg_vprbs_rx_chk_en(reg_vprbs_rx_chk_en_app_route_lane7), // Templated
							.reg_vprbs_tx_gen_en(reg_vprbs_tx_gen_en_app_route_lane7)); // Templated

endmodule

---_FILE_END_---
---_PATH_START_---as6d_app_video_pipe.v---_PATH_END_---
`include "as6d_app_all_includes.vh"
//`include "as6d_mep_all_includes.vh"
module   as6d_app_video_pipe #(
	parameter	VIDEO_DATA_SIZE		= 140,
	parameter	DATA_PARITY_WIDTH	= 21
)(/*AUTOARG*/
   // Outputs
   video_pipe_date_type_for_concat_align_vld7,
   video_pipe_date_type_for_concat_align_vld6,
   video_pipe_date_type_for_concat_align_vld5,
   video_pipe_date_type_for_concat_align_vld4,
   video_pipe_date_type_for_concat_align_vld3,
   video_pipe_date_type_for_concat_align_vld2,
   video_pipe_date_type_for_concat_align_vld1,
   video_pipe_date_type_for_concat_align_vld0,
   video_pipe_date_type_for_concat_align7,
   video_pipe_date_type_for_concat_align6,
   video_pipe_date_type_for_concat_align5,
   video_pipe_date_type_for_concat_align4,
   video_pipe_date_type_for_concat_align3,
   video_pipe_date_type_for_concat_align2,
   video_pipe_date_type_for_concat_align1,
   video_pipe_date_type_for_concat_align0,
   video_pipe7_vld_aggre_bypass, video_pipe7_data_aggre_bypass,
   video_pipe6_vld_aggre_bypass, video_pipe6_data_aggre_bypass,
   video_pipe5_vld_aggre_bypass, video_pipe5_data_aggre_bypass,
   video_pipe4_vld_aggre_bypass, video_pipe4_data_aggre_bypass,
   video_pipe3_vld_aggre_bypass, video_pipe3_data_aggre_bypass,
   video_pipe2_vld_aggre_bypass, video_pipe2_data_aggre_bypass,
   video_pipe1_vld_aggre_bypass, video_pipe1_data_aggre_bypass,
   video_pipe0_vld_aggre_bypass, video_pipe0_data_aggre_bypass,
   video_loss7, video_loss6, video_loss5, video_loss4, video_loss3,
   video_loss2, video_loss1, video_loss0, video_lock7, video_lock6,
   video_lock5, video_lock4, video_lock3, video_lock2, video_lock1,
   video_lock0, video_data_vld7, video_data_vld6, video_data_vld5,
   video_data_vld4, video_data_vld3, video_data_vld2, video_data_vld1,
   video_data_vld0, video_data_fwft_fifo_udf_int7,
   video_data_fwft_fifo_udf_int6, video_data_fwft_fifo_udf_int5,
   video_data_fwft_fifo_udf_int4, video_data_fwft_fifo_udf_int3,
   video_data_fwft_fifo_udf_int2, video_data_fwft_fifo_udf_int1,
   video_data_fwft_fifo_udf_int0, video_data_fwft_fifo_single_err7,
   video_data_fwft_fifo_single_err6, video_data_fwft_fifo_single_err5,
   video_data_fwft_fifo_single_err4, video_data_fwft_fifo_single_err3,
   video_data_fwft_fifo_single_err2, video_data_fwft_fifo_single_err1,
   video_data_fwft_fifo_single_err0, video_data_fwft_fifo_prog_full7,
   video_data_fwft_fifo_prog_full6, video_data_fwft_fifo_prog_full5,
   video_data_fwft_fifo_prog_full4, video_data_fwft_fifo_prog_full3,
   video_data_fwft_fifo_prog_full2, video_data_fwft_fifo_prog_full1,
   video_data_fwft_fifo_prog_full0, video_data_fwft_fifo_ovf_int7,
   video_data_fwft_fifo_ovf_int6, video_data_fwft_fifo_ovf_int5,
   video_data_fwft_fifo_ovf_int4, video_data_fwft_fifo_ovf_int3,
   video_data_fwft_fifo_ovf_int2, video_data_fwft_fifo_ovf_int1,
   video_data_fwft_fifo_ovf_int0, video_data_fwft_fifo_full7,
   video_data_fwft_fifo_full6, video_data_fwft_fifo_full5,
   video_data_fwft_fifo_full4, video_data_fwft_fifo_full3,
   video_data_fwft_fifo_full2, video_data_fwft_fifo_full1,
   video_data_fwft_fifo_full0, video_data_fwft_fifo_empty7,
   video_data_fwft_fifo_empty6, video_data_fwft_fifo_empty5,
   video_data_fwft_fifo_empty4, video_data_fwft_fifo_empty3,
   video_data_fwft_fifo_empty2, video_data_fwft_fifo_empty1,
   video_data_fwft_fifo_empty0, video_data_fwft_fifo_ecc_fault7,
   video_data_fwft_fifo_ecc_fault6, video_data_fwft_fifo_ecc_fault5,
   video_data_fwft_fifo_ecc_fault4, video_data_fwft_fifo_ecc_fault3,
   video_data_fwft_fifo_ecc_fault2, video_data_fwft_fifo_ecc_fault1,
   video_data_fwft_fifo_ecc_fault0, video_data_fwft_fifo_double_err7,
   video_data_fwft_fifo_double_err6, video_data_fwft_fifo_double_err5,
   video_data_fwft_fifo_double_err4, video_data_fwft_fifo_double_err3,
   video_data_fwft_fifo_double_err2, video_data_fwft_fifo_double_err1,
   video_data_fwft_fifo_double_err0, video_data_afifo_udf_int7,
   video_data_afifo_udf_int6, video_data_afifo_udf_int5,
   video_data_afifo_udf_int4, video_data_afifo_udf_int3,
   video_data_afifo_udf_int2, video_data_afifo_udf_int1,
   video_data_afifo_udf_int0, video_data_afifo_single_err7,
   video_data_afifo_single_err6, video_data_afifo_single_err5,
   video_data_afifo_single_err4, video_data_afifo_single_err3,
   video_data_afifo_single_err2, video_data_afifo_single_err1,
   video_data_afifo_single_err0, video_data_afifo_prog_full7,
   video_data_afifo_prog_full6, video_data_afifo_prog_full5,
   video_data_afifo_prog_full4, video_data_afifo_prog_full3,
   video_data_afifo_prog_full2, video_data_afifo_prog_full1,
   video_data_afifo_prog_full0, video_data_afifo_prog_empty7,
   video_data_afifo_prog_empty6, video_data_afifo_prog_empty5,
   video_data_afifo_prog_empty4, video_data_afifo_prog_empty3,
   video_data_afifo_prog_empty2, video_data_afifo_prog_empty1,
   video_data_afifo_prog_empty0, video_data_afifo_ovf_int7,
   video_data_afifo_ovf_int6, video_data_afifo_ovf_int5,
   video_data_afifo_ovf_int4, video_data_afifo_ovf_int3,
   video_data_afifo_ovf_int2, video_data_afifo_ovf_int1,
   video_data_afifo_ovf_int0, video_data_afifo_full7,
   video_data_afifo_full6, video_data_afifo_full5,
   video_data_afifo_full4, video_data_afifo_full3,
   video_data_afifo_full2, video_data_afifo_full1,
   video_data_afifo_full0, video_data_afifo_empty7,
   video_data_afifo_empty6, video_data_afifo_empty5,
   video_data_afifo_empty4, video_data_afifo_empty3,
   video_data_afifo_empty2, video_data_afifo_empty1,
   video_data_afifo_empty0, video_data_afifo_ecc_fault7,
   video_data_afifo_ecc_fault6, video_data_afifo_ecc_fault5,
   video_data_afifo_ecc_fault4, video_data_afifo_ecc_fault3,
   video_data_afifo_ecc_fault2, video_data_afifo_ecc_fault1,
   video_data_afifo_ecc_fault0, video_data_afifo_double_err7,
   video_data_afifo_double_err6, video_data_afifo_double_err5,
   video_data_afifo_double_err4, video_data_afifo_double_err3,
   video_data_afifo_double_err2, video_data_afifo_double_err1,
   video_data_afifo_double_err0, video_data7, video_data6,
   video_data5, video_data4, video_data3, video_data2, video_data1,
   video_data0, reg_rd_resv_pkt_cnt_sp_ls_pipe7,
   reg_rd_resv_pkt_cnt_sp_ls_pipe6, reg_rd_resv_pkt_cnt_sp_ls_pipe5,
   reg_rd_resv_pkt_cnt_sp_ls_pipe4, reg_rd_resv_pkt_cnt_sp_ls_pipe3,
   reg_rd_resv_pkt_cnt_sp_ls_pipe2, reg_rd_resv_pkt_cnt_sp_ls_pipe1,
   reg_rd_resv_pkt_cnt_sp_ls_pipe0, reg_rd_resv_pkt_cnt_sp_le_pipe7,
   reg_rd_resv_pkt_cnt_sp_le_pipe6, reg_rd_resv_pkt_cnt_sp_le_pipe5,
   reg_rd_resv_pkt_cnt_sp_le_pipe4, reg_rd_resv_pkt_cnt_sp_le_pipe3,
   reg_rd_resv_pkt_cnt_sp_le_pipe2, reg_rd_resv_pkt_cnt_sp_le_pipe1,
   reg_rd_resv_pkt_cnt_sp_le_pipe0, reg_rd_resv_pkt_cnt_sp_fs_pipe7,
   reg_rd_resv_pkt_cnt_sp_fs_pipe6, reg_rd_resv_pkt_cnt_sp_fs_pipe5,
   reg_rd_resv_pkt_cnt_sp_fs_pipe4, reg_rd_resv_pkt_cnt_sp_fs_pipe3,
   reg_rd_resv_pkt_cnt_sp_fs_pipe2, reg_rd_resv_pkt_cnt_sp_fs_pipe1,
   reg_rd_resv_pkt_cnt_sp_fs_pipe0, reg_rd_resv_pkt_cnt_sp_fe_pipe7,
   reg_rd_resv_pkt_cnt_sp_fe_pipe6, reg_rd_resv_pkt_cnt_sp_fe_pipe5,
   reg_rd_resv_pkt_cnt_sp_fe_pipe4, reg_rd_resv_pkt_cnt_sp_fe_pipe3,
   reg_rd_resv_pkt_cnt_sp_fe_pipe2, reg_rd_resv_pkt_cnt_sp_fe_pipe1,
   reg_rd_resv_pkt_cnt_sp_fe_pipe0, reg_rd_resv_pkt_cnt_lp_ph_pipe7,
   reg_rd_resv_pkt_cnt_lp_ph_pipe6, reg_rd_resv_pkt_cnt_lp_ph_pipe5,
   reg_rd_resv_pkt_cnt_lp_ph_pipe4, reg_rd_resv_pkt_cnt_lp_ph_pipe3,
   reg_rd_resv_pkt_cnt_lp_ph_pipe2, reg_rd_resv_pkt_cnt_lp_ph_pipe1,
   reg_rd_resv_pkt_cnt_lp_ph_pipe0, reg_rd_resv_pkt_cnt_lp_pf_pipe7,
   reg_rd_resv_pkt_cnt_lp_pf_pipe6, reg_rd_resv_pkt_cnt_lp_pf_pipe5,
   reg_rd_resv_pkt_cnt_lp_pf_pipe4, reg_rd_resv_pkt_cnt_lp_pf_pipe3,
   reg_rd_resv_pkt_cnt_lp_pf_pipe2, reg_rd_resv_pkt_cnt_lp_pf_pipe1,
   reg_rd_resv_pkt_cnt_lp_pf_pipe0,
   reg_rd_pipe7_dispatched_cnt_ready_for_sch,
   reg_rd_pipe6_dispatched_cnt_ready_for_sch,
   reg_rd_pipe5_dispatched_cnt_ready_for_sch,
   reg_rd_pipe4_dispatched_cnt_ready_for_sch,
   reg_rd_pipe3_dispatched_cnt_ready_for_sch,
   reg_rd_pipe2_dispatched_cnt_ready_for_sch,
   reg_rd_pipe1_dispatched_cnt_ready_for_sch,
   reg_rd_pipe0_dispatched_cnt_ready_for_sch,
   reg_rd_dbg_pkt_num_nonzero_threshold_err,
   reg_rd_dbg_pkt_num_nonzero_and_fifo_empty_threshold_err,
   reg_rd_app_full_cnt_sync_fifo_pipe7,
   reg_rd_app_full_cnt_sync_fifo_pipe6,
   reg_rd_app_full_cnt_sync_fifo_pipe5,
   reg_rd_app_full_cnt_sync_fifo_pipe4,
   reg_rd_app_full_cnt_sync_fifo_pipe3,
   reg_rd_app_full_cnt_sync_fifo_pipe2,
   reg_rd_app_full_cnt_sync_fifo_pipe1,
   reg_rd_app_full_cnt_sync_fifo_pipe0,
   reg_rd_app_full_cnt_async_fifo_pipe7,
   reg_rd_app_full_cnt_async_fifo_pipe6,
   reg_rd_app_full_cnt_async_fifo_pipe5,
   reg_rd_app_full_cnt_async_fifo_pipe4,
   reg_rd_app_full_cnt_async_fifo_pipe3,
   reg_rd_app_full_cnt_async_fifo_pipe2,
   reg_rd_app_full_cnt_async_fifo_pipe1,
   reg_rd_app_full_cnt_async_fifo_pipe0,
   line_end_vld_pipe7_aggregator3, line_end_vld_pipe7_aggregator2,
   line_end_vld_pipe7_aggregator1, line_end_vld_pipe7_aggregator0,
   line_end_vld_pipe6_aggregator3, line_end_vld_pipe6_aggregator2,
   line_end_vld_pipe6_aggregator1, line_end_vld_pipe6_aggregator0,
   line_end_vld_pipe5_aggregator3, line_end_vld_pipe5_aggregator2,
   line_end_vld_pipe5_aggregator1, line_end_vld_pipe5_aggregator0,
   line_end_vld_pipe4_aggregator3, line_end_vld_pipe4_aggregator2,
   line_end_vld_pipe4_aggregator1, line_end_vld_pipe4_aggregator0,
   line_end_vld_pipe3_aggregator3, line_end_vld_pipe3_aggregator2,
   line_end_vld_pipe3_aggregator1, line_end_vld_pipe3_aggregator0,
   line_end_vld_pipe2_aggregator3, line_end_vld_pipe2_aggregator2,
   line_end_vld_pipe2_aggregator1, line_end_vld_pipe2_aggregator0,
   line_end_vld_pipe1_aggregator3, line_end_vld_pipe1_aggregator2,
   line_end_vld_pipe1_aggregator1, line_end_vld_pipe1_aggregator0,
   line_end_vld_pipe0_aggregator3, line_end_vld_pipe0_aggregator2,
   line_end_vld_pipe0_aggregator1, line_end_vld_pipe0_aggregator0,
   line_end7, line_end6, line_end5, line_end4, line_end3, line_end2,
   line_end1, line_end0, lcrc_err7, lcrc_err6, lcrc_err5, lcrc_err4,
   lcrc_err3, lcrc_err2, lcrc_err1, lcrc_err0, fs_detect_pipe7,
   fs_detect_pipe6, fs_detect_pipe5, fs_detect_pipe4, fs_detect_pipe3,
   fs_detect_pipe2, fs_detect_pipe1, fs_detect_pipe0, fs_cnt_pipe7,
   fs_cnt_pipe6, fs_cnt_pipe5, fs_cnt_pipe4, fs_cnt_pipe3,
   fs_cnt_pipe2, fs_cnt_pipe1, fs_cnt_pipe0, fifo_rd_ctrl_cs7,
   fifo_rd_ctrl_cs6, fifo_rd_ctrl_cs5, fifo_rd_ctrl_cs4,
   fifo_rd_ctrl_cs3, fifo_rd_ctrl_cs2, fifo_rd_ctrl_cs1,
   fifo_rd_ctrl_cs0, empty_vld_pipe7_aggregator3,
   empty_vld_pipe7_aggregator2, empty_vld_pipe7_aggregator1,
   empty_vld_pipe7_aggregator0, empty_vld_pipe6_aggregator3,
   empty_vld_pipe6_aggregator2, empty_vld_pipe6_aggregator1,
   empty_vld_pipe6_aggregator0, empty_vld_pipe5_aggregator3,
   empty_vld_pipe5_aggregator2, empty_vld_pipe5_aggregator1,
   empty_vld_pipe5_aggregator0, empty_vld_pipe4_aggregator3,
   empty_vld_pipe4_aggregator2, empty_vld_pipe4_aggregator1,
   empty_vld_pipe4_aggregator0, empty_vld_pipe3_aggregator3,
   empty_vld_pipe3_aggregator2, empty_vld_pipe3_aggregator1,
   empty_vld_pipe3_aggregator0, empty_vld_pipe2_aggregator3,
   empty_vld_pipe2_aggregator2, empty_vld_pipe2_aggregator1,
   empty_vld_pipe2_aggregator0, empty_vld_pipe1_aggregator3,
   empty_vld_pipe1_aggregator2, empty_vld_pipe1_aggregator1,
   empty_vld_pipe1_aggregator0, empty_vld_pipe0_aggregator3,
   empty_vld_pipe0_aggregator2, empty_vld_pipe0_aggregator1,
   empty_vld_pipe0_aggregator0, ack_vld_pipe7_aggregator3,
   ack_vld_pipe7_aggregator2, ack_vld_pipe7_aggregator1,
   ack_vld_pipe7_aggregator0, ack_vld_pipe6_aggregator3,
   ack_vld_pipe6_aggregator2, ack_vld_pipe6_aggregator1,
   ack_vld_pipe6_aggregator0, ack_vld_pipe5_aggregator3,
   ack_vld_pipe5_aggregator2, ack_vld_pipe5_aggregator1,
   ack_vld_pipe5_aggregator0, ack_vld_pipe4_aggregator3,
   ack_vld_pipe4_aggregator2, ack_vld_pipe4_aggregator1,
   ack_vld_pipe4_aggregator0, ack_vld_pipe3_aggregator3,
   ack_vld_pipe3_aggregator2, ack_vld_pipe3_aggregator1,
   ack_vld_pipe3_aggregator0, ack_vld_pipe2_aggregator3,
   ack_vld_pipe2_aggregator2, ack_vld_pipe2_aggregator1,
   ack_vld_pipe2_aggregator0, ack_vld_pipe1_aggregator3,
   ack_vld_pipe1_aggregator2, ack_vld_pipe1_aggregator1,
   ack_vld_pipe1_aggregator0, ack_vld_pipe0_aggregator3,
   ack_vld_pipe0_aggregator2, ack_vld_pipe0_aggregator1,
   ack_vld_pipe0_aggregator0, ack_pre7, ack_pre6, ack_pre5, ack_pre4,
   ack_pre3, ack_pre2, ack_pre1, ack_pre0, ack7, ack6, ack5, ack4,
   ack3, ack2, ack1, ack0, reg_rd_pipe_fifo_full,
   // Inputs
   video_loss_en7, video_loss_en6, video_loss_en5, video_loss_en4,
   video_loss_en3, video_loss_en2, video_loss_en1, video_loss_en0,
   up_state_video_pipe7, up_state_video_pipe6, up_state_video_pipe5,
   up_state_video_pipe4, up_state_video_pipe3, up_state_video_pipe2,
   up_state_video_pipe1, up_state_video_pipe0, time_window7,
   time_window6, time_window5, time_window4, time_window3,
   time_window2, time_window1, time_window0, reg_video_pipe_en,
   reg_video_fifo_empty_depend_cnt_mux, reg_sram_lcrc_err_oen,
   reg_resv_pkt_match_lp_dt_pipe7, reg_resv_pkt_match_lp_dt_pipe6,
   reg_resv_pkt_match_lp_dt_pipe5, reg_resv_pkt_match_lp_dt_pipe4,
   reg_resv_pkt_match_lp_dt_pipe3, reg_resv_pkt_match_lp_dt_pipe2,
   reg_resv_pkt_match_lp_dt_pipe1, reg_resv_pkt_match_lp_dt_pipe0,
   reg_resv_pkt_match_lp_dt_en_pipe7,
   reg_resv_pkt_match_lp_dt_en_pipe6,
   reg_resv_pkt_match_lp_dt_en_pipe5,
   reg_resv_pkt_match_lp_dt_en_pipe4,
   reg_resv_pkt_match_lp_dt_en_pipe3,
   reg_resv_pkt_match_lp_dt_en_pipe2,
   reg_resv_pkt_match_lp_dt_en_pipe1,
   reg_resv_pkt_match_lp_dt_en_pipe0, reg_last_byte_header_down_mux,
   reg_dft_tpram_config, reg_dft_sync_tpram_config,
   reg_dbg_pkt_num_nonzero_threshold,
   reg_dbg_pkt_num_nonzero_and_fifo_empty_threshold,
   reg_clear_resv_pkt_cnt_sp_ls_pipe7,
   reg_clear_resv_pkt_cnt_sp_ls_pipe6,
   reg_clear_resv_pkt_cnt_sp_ls_pipe5,
   reg_clear_resv_pkt_cnt_sp_ls_pipe4,
   reg_clear_resv_pkt_cnt_sp_ls_pipe3,
   reg_clear_resv_pkt_cnt_sp_ls_pipe2,
   reg_clear_resv_pkt_cnt_sp_ls_pipe1,
   reg_clear_resv_pkt_cnt_sp_ls_pipe0,
   reg_clear_resv_pkt_cnt_sp_le_pipe7,
   reg_clear_resv_pkt_cnt_sp_le_pipe6,
   reg_clear_resv_pkt_cnt_sp_le_pipe5,
   reg_clear_resv_pkt_cnt_sp_le_pipe4,
   reg_clear_resv_pkt_cnt_sp_le_pipe3,
   reg_clear_resv_pkt_cnt_sp_le_pipe2,
   reg_clear_resv_pkt_cnt_sp_le_pipe1,
   reg_clear_resv_pkt_cnt_sp_le_pipe0,
   reg_clear_resv_pkt_cnt_sp_fs_pipe7,
   reg_clear_resv_pkt_cnt_sp_fs_pipe6,
   reg_clear_resv_pkt_cnt_sp_fs_pipe5,
   reg_clear_resv_pkt_cnt_sp_fs_pipe4,
   reg_clear_resv_pkt_cnt_sp_fs_pipe3,
   reg_clear_resv_pkt_cnt_sp_fs_pipe2,
   reg_clear_resv_pkt_cnt_sp_fs_pipe1,
   reg_clear_resv_pkt_cnt_sp_fs_pipe0,
   reg_clear_resv_pkt_cnt_sp_fe_pipe7,
   reg_clear_resv_pkt_cnt_sp_fe_pipe6,
   reg_clear_resv_pkt_cnt_sp_fe_pipe5,
   reg_clear_resv_pkt_cnt_sp_fe_pipe4,
   reg_clear_resv_pkt_cnt_sp_fe_pipe3,
   reg_clear_resv_pkt_cnt_sp_fe_pipe2,
   reg_clear_resv_pkt_cnt_sp_fe_pipe1,
   reg_clear_resv_pkt_cnt_sp_fe_pipe0,
   reg_clear_resv_pkt_cnt_lp_ph_pipe7,
   reg_clear_resv_pkt_cnt_lp_ph_pipe6,
   reg_clear_resv_pkt_cnt_lp_ph_pipe5,
   reg_clear_resv_pkt_cnt_lp_ph_pipe4,
   reg_clear_resv_pkt_cnt_lp_ph_pipe3,
   reg_clear_resv_pkt_cnt_lp_ph_pipe2,
   reg_clear_resv_pkt_cnt_lp_ph_pipe1,
   reg_clear_resv_pkt_cnt_lp_ph_pipe0,
   reg_clear_resv_pkt_cnt_lp_pf_pipe7,
   reg_clear_resv_pkt_cnt_lp_pf_pipe6,
   reg_clear_resv_pkt_cnt_lp_pf_pipe5,
   reg_clear_resv_pkt_cnt_lp_pf_pipe4,
   reg_clear_resv_pkt_cnt_lp_pf_pipe3,
   reg_clear_resv_pkt_cnt_lp_pf_pipe2,
   reg_clear_resv_pkt_cnt_lp_pf_pipe1,
   reg_clear_resv_pkt_cnt_lp_pf_pipe0,
   reg_clear_app_full_cnt_sync_fifo_pipe7,
   reg_clear_app_full_cnt_sync_fifo_pipe6,
   reg_clear_app_full_cnt_sync_fifo_pipe5,
   reg_clear_app_full_cnt_sync_fifo_pipe4,
   reg_clear_app_full_cnt_sync_fifo_pipe3,
   reg_clear_app_full_cnt_sync_fifo_pipe2,
   reg_clear_app_full_cnt_sync_fifo_pipe1,
   reg_clear_app_full_cnt_sync_fifo_pipe0,
   reg_clear_app_full_cnt_async_fifo_pipe7,
   reg_clear_app_full_cnt_async_fifo_pipe6,
   reg_clear_app_full_cnt_async_fifo_pipe5,
   reg_clear_app_full_cnt_async_fifo_pipe4,
   reg_clear_app_full_cnt_async_fifo_pipe3,
   reg_clear_app_full_cnt_async_fifo_pipe2,
   reg_clear_app_full_cnt_async_fifo_pipe1,
   reg_clear_app_full_cnt_async_fifo_pipe0,
   reg_app_wr_idi_data_continue, reg_app_pkt_crc_gen_dis,
   reg_app_ecc_fault_detc_en, reg_app_ecc_bypass,
   reg_app_ecc_addr_protect_en, pipe7_word_count,
   pipe7_virtual_channel_x, pipe7_virtual_channel, pipe7_pkt_crc_en,
   pipe7_pkt_crc, pipe7_header_en, pipe7_data_type, pipe7_data_en,
   pipe7_csi_data, pipe7_bytes_en, pipe7_aggr_id, pipe6_word_count,
   pipe6_virtual_channel_x, pipe6_virtual_channel, pipe6_pkt_crc_en,
   pipe6_pkt_crc, pipe6_header_en, pipe6_data_type, pipe6_data_en,
   pipe6_csi_data, pipe6_bytes_en, pipe6_aggr_id, pipe5_word_count,
   pipe5_virtual_channel_x, pipe5_virtual_channel, pipe5_pkt_crc_en,
   pipe5_pkt_crc, pipe5_header_en, pipe5_data_type, pipe5_data_en,
   pipe5_csi_data, pipe5_bytes_en, pipe5_aggr_id, pipe4_word_count,
   pipe4_virtual_channel_x, pipe4_virtual_channel, pipe4_pkt_crc_en,
   pipe4_pkt_crc, pipe4_header_en, pipe4_data_type, pipe4_data_en,
   pipe4_csi_data, pipe4_bytes_en, pipe4_aggr_id, pipe3_word_count,
   pipe3_virtual_channel_x, pipe3_virtual_channel, pipe3_pkt_crc_en,
   pipe3_pkt_crc, pipe3_header_en, pipe3_data_type, pipe3_data_en,
   pipe3_csi_data, pipe3_bytes_en, pipe3_aggr_id, pipe2_word_count,
   pipe2_virtual_channel_x, pipe2_virtual_channel, pipe2_pkt_crc_en,
   pipe2_pkt_crc, pipe2_header_en, pipe2_data_type, pipe2_data_en,
   pipe2_csi_data, pipe2_bytes_en, pipe2_aggr_id, pipe1_word_count,
   pipe1_virtual_channel_x, pipe1_virtual_channel, pipe1_pkt_crc_en,
   pipe1_pkt_crc, pipe1_header_en, pipe1_data_type, pipe1_data_en,
   pipe1_csi_data, pipe1_bytes_en, pipe1_aggr_id, pipe0_word_count,
   pipe0_virtual_channel_x, pipe0_virtual_channel, pipe0_pkt_crc_en,
   pipe0_pkt_crc, pipe0_header_en, pipe0_data_type, pipe0_data_en,
   pipe0_csi_data, pipe0_bytes_en, pipe0_aggr_id, line_delay_en7,
   line_delay_en6, line_delay_en5, line_delay_en4, line_delay_en3,
   line_delay_en2, line_delay_en1, line_delay_en0, fifo_wrclk_rst_n7,
   fifo_wrclk_rst_n6, fifo_wrclk_rst_n5, fifo_wrclk_rst_n4,
   fifo_wrclk_rst_n3, fifo_wrclk_rst_n2, fifo_wrclk_rst_n1,
   fifo_wrclk_rst_n0, fifo_wrclk7, fifo_wrclk6, fifo_wrclk5,
   fifo_wrclk4, fifo_wrclk3, fifo_wrclk2, fifo_wrclk1, fifo_wrclk0,
   fifo_rdclk_rst_n7, fifo_rdclk_rst_n6, fifo_rdclk_rst_n5,
   fifo_rdclk_rst_n4, fifo_rdclk_rst_n3, fifo_rdclk_rst_n2,
   fifo_rdclk_rst_n1, fifo_rdclk_rst_n0, fifo_rdclk7, fifo_rdclk6,
   fifo_rdclk5, fifo_rdclk4, fifo_rdclk3, fifo_rdclk2, fifo_rdclk1,
   fifo_rdclk0, clk_1M, app_aggregation_bypass, pipe_fifo_full_clear
   );


/*AUTOINPUT*/
// Beginning of automatic inputs (from unused autoinst inputs)
input			app_aggregation_bypass;	// To u0_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v, ...
input			clk_1M;			// To u0_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v, ...
input			fifo_rdclk0;		// To u0_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
input			fifo_rdclk1;		// To u1_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
input			fifo_rdclk2;		// To u2_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
input			fifo_rdclk3;		// To u3_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
input			fifo_rdclk4;		// To u4_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
input			fifo_rdclk5;		// To u5_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
input			fifo_rdclk6;		// To u6_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
input			fifo_rdclk7;		// To u7_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
input			fifo_rdclk_rst_n0;	// To u0_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
input			fifo_rdclk_rst_n1;	// To u1_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
input			fifo_rdclk_rst_n2;	// To u2_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
input			fifo_rdclk_rst_n3;	// To u3_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
input			fifo_rdclk_rst_n4;	// To u4_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
input			fifo_rdclk_rst_n5;	// To u5_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
input			fifo_rdclk_rst_n6;	// To u6_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
input			fifo_rdclk_rst_n7;	// To u7_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
input			fifo_wrclk0;		// To u0_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
input			fifo_wrclk1;		// To u1_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
input			fifo_wrclk2;		// To u2_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
input			fifo_wrclk3;		// To u3_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
input			fifo_wrclk4;		// To u4_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
input			fifo_wrclk5;		// To u5_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
input			fifo_wrclk6;		// To u6_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
input			fifo_wrclk7;		// To u7_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
input			fifo_wrclk_rst_n0;	// To u0_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
input			fifo_wrclk_rst_n1;	// To u1_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
input			fifo_wrclk_rst_n2;	// To u2_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
input			fifo_wrclk_rst_n3;	// To u3_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
input			fifo_wrclk_rst_n4;	// To u4_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
input			fifo_wrclk_rst_n5;	// To u5_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
input			fifo_wrclk_rst_n6;	// To u6_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
input			fifo_wrclk_rst_n7;	// To u7_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
input			line_delay_en0;		// To u0_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
input			line_delay_en1;		// To u1_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
input			line_delay_en2;		// To u2_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
input			line_delay_en3;		// To u3_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
input			line_delay_en4;		// To u4_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
input			line_delay_en5;		// To u5_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
input			line_delay_en6;		// To u6_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
input			line_delay_en7;		// To u7_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
input [3:0]		pipe0_aggr_id;		// To u0_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
input [(`MEP_CSI2_DEVICE_IDI_DATA_BYTEEN_WIDTH-1):0] pipe0_bytes_en;// To u0_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
input [(`MEP_CSI2_DEVICE_IDI_CSIDATA_SIZE-1):0] pipe0_csi_data;// To u0_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
input			pipe0_data_en;		// To u0_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
input [5:0]		pipe0_data_type;	// To u0_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
input			pipe0_header_en;	// To u0_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
input [31:0]		pipe0_pkt_crc;		// To u0_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
input			pipe0_pkt_crc_en;	// To u0_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
input [1:0]		pipe0_virtual_channel;	// To u0_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
input [(`MEP_CSI2_DEVICE_VCX_DWIDTH-1):0] pipe0_virtual_channel_x;// To u0_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
input [15:0]		pipe0_word_count;	// To u0_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
input [3:0]		pipe1_aggr_id;		// To u1_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
input [(`MEP_CSI2_DEVICE_IDI_DATA_BYTEEN_WIDTH-1):0] pipe1_bytes_en;// To u1_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
input [(`MEP_CSI2_DEVICE_IDI_CSIDATA_SIZE-1):0] pipe1_csi_data;// To u1_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
input			pipe1_data_en;		// To u1_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
input [5:0]		pipe1_data_type;	// To u1_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
input			pipe1_header_en;	// To u1_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
input [31:0]		pipe1_pkt_crc;		// To u1_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
input			pipe1_pkt_crc_en;	// To u1_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
input [1:0]		pipe1_virtual_channel;	// To u1_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
input [(`MEP_CSI2_DEVICE_VCX_DWIDTH-1):0] pipe1_virtual_channel_x;// To u1_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
input [15:0]		pipe1_word_count;	// To u1_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
input [3:0]		pipe2_aggr_id;		// To u2_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
input [(`MEP_CSI2_DEVICE_IDI_DATA_BYTEEN_WIDTH-1):0] pipe2_bytes_en;// To u2_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
input [(`MEP_CSI2_DEVICE_IDI_CSIDATA_SIZE-1):0] pipe2_csi_data;// To u2_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
input			pipe2_data_en;		// To u2_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
input [5:0]		pipe2_data_type;	// To u2_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
input			pipe2_header_en;	// To u2_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
input [31:0]		pipe2_pkt_crc;		// To u2_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
input			pipe2_pkt_crc_en;	// To u2_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
input [1:0]		pipe2_virtual_channel;	// To u2_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
input [(`MEP_CSI2_DEVICE_VCX_DWIDTH-1):0] pipe2_virtual_channel_x;// To u2_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
input [15:0]		pipe2_word_count;	// To u2_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
input [3:0]		pipe3_aggr_id;		// To u3_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
input [(`MEP_CSI2_DEVICE_IDI_DATA_BYTEEN_WIDTH-1):0] pipe3_bytes_en;// To u3_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
input [(`MEP_CSI2_DEVICE_IDI_CSIDATA_SIZE-1):0] pipe3_csi_data;// To u3_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
input			pipe3_data_en;		// To u3_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
input [5:0]		pipe3_data_type;	// To u3_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
input			pipe3_header_en;	// To u3_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
input [31:0]		pipe3_pkt_crc;		// To u3_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
input			pipe3_pkt_crc_en;	// To u3_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
input [1:0]		pipe3_virtual_channel;	// To u3_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
input [(`MEP_CSI2_DEVICE_VCX_DWIDTH-1):0] pipe3_virtual_channel_x;// To u3_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
input [15:0]		pipe3_word_count;	// To u3_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
input [3:0]		pipe4_aggr_id;		// To u4_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
input [(`MEP_CSI2_DEVICE_IDI_DATA_BYTEEN_WIDTH-1):0] pipe4_bytes_en;// To u4_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
input [(`MEP_CSI2_DEVICE_IDI_CSIDATA_SIZE-1):0] pipe4_csi_data;// To u4_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
input			pipe4_data_en;		// To u4_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
input [5:0]		pipe4_data_type;	// To u4_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
input			pipe4_header_en;	// To u4_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
input [31:0]		pipe4_pkt_crc;		// To u4_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
input			pipe4_pkt_crc_en;	// To u4_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
input [1:0]		pipe4_virtual_channel;	// To u4_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
input [(`MEP_CSI2_DEVICE_VCX_DWIDTH-1):0] pipe4_virtual_channel_x;// To u4_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
input [15:0]		pipe4_word_count;	// To u4_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
input [3:0]		pipe5_aggr_id;		// To u5_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
input [(`MEP_CSI2_DEVICE_IDI_DATA_BYTEEN_WIDTH-1):0] pipe5_bytes_en;// To u5_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
input [(`MEP_CSI2_DEVICE_IDI_CSIDATA_SIZE-1):0] pipe5_csi_data;// To u5_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
input			pipe5_data_en;		// To u5_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
input [5:0]		pipe5_data_type;	// To u5_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
input			pipe5_header_en;	// To u5_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
input [31:0]		pipe5_pkt_crc;		// To u5_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
input			pipe5_pkt_crc_en;	// To u5_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
input [1:0]		pipe5_virtual_channel;	// To u5_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
input [(`MEP_CSI2_DEVICE_VCX_DWIDTH-1):0] pipe5_virtual_channel_x;// To u5_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
input [15:0]		pipe5_word_count;	// To u5_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
input [3:0]		pipe6_aggr_id;		// To u6_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
input [(`MEP_CSI2_DEVICE_IDI_DATA_BYTEEN_WIDTH-1):0] pipe6_bytes_en;// To u6_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
input [(`MEP_CSI2_DEVICE_IDI_CSIDATA_SIZE-1):0] pipe6_csi_data;// To u6_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
input			pipe6_data_en;		// To u6_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
input [5:0]		pipe6_data_type;	// To u6_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
input			pipe6_header_en;	// To u6_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
input [31:0]		pipe6_pkt_crc;		// To u6_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
input			pipe6_pkt_crc_en;	// To u6_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
input [1:0]		pipe6_virtual_channel;	// To u6_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
input [(`MEP_CSI2_DEVICE_VCX_DWIDTH-1):0] pipe6_virtual_channel_x;// To u6_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
input [15:0]		pipe6_word_count;	// To u6_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
input [3:0]		pipe7_aggr_id;		// To u7_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
input [(`MEP_CSI2_DEVICE_IDI_DATA_BYTEEN_WIDTH-1):0] pipe7_bytes_en;// To u7_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
input [(`MEP_CSI2_DEVICE_IDI_CSIDATA_SIZE-1):0] pipe7_csi_data;// To u7_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
input			pipe7_data_en;		// To u7_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
input [5:0]		pipe7_data_type;	// To u7_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
input			pipe7_header_en;	// To u7_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
input [31:0]		pipe7_pkt_crc;		// To u7_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
input			pipe7_pkt_crc_en;	// To u7_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
input [1:0]		pipe7_virtual_channel;	// To u7_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
input [(`MEP_CSI2_DEVICE_VCX_DWIDTH-1):0] pipe7_virtual_channel_x;// To u7_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
input [15:0]		pipe7_word_count;	// To u7_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
input			reg_app_ecc_addr_protect_en;// To u0_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v, ...
input			reg_app_ecc_bypass;	// To u0_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v, ...
input			reg_app_ecc_fault_detc_en;// To u0_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v, ...
input			reg_app_pkt_crc_gen_dis;// To u0_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v, ...
input			reg_app_wr_idi_data_continue;// To u0_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v, ...
input			reg_clear_app_full_cnt_async_fifo_pipe0;// To u0_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
input			reg_clear_app_full_cnt_async_fifo_pipe1;// To u1_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
input			reg_clear_app_full_cnt_async_fifo_pipe2;// To u2_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
input			reg_clear_app_full_cnt_async_fifo_pipe3;// To u3_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
input			reg_clear_app_full_cnt_async_fifo_pipe4;// To u4_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
input			reg_clear_app_full_cnt_async_fifo_pipe5;// To u5_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
input			reg_clear_app_full_cnt_async_fifo_pipe6;// To u6_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
input			reg_clear_app_full_cnt_async_fifo_pipe7;// To u7_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
input			reg_clear_app_full_cnt_sync_fifo_pipe0;// To u0_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
input			reg_clear_app_full_cnt_sync_fifo_pipe1;// To u1_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
input			reg_clear_app_full_cnt_sync_fifo_pipe2;// To u2_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
input			reg_clear_app_full_cnt_sync_fifo_pipe3;// To u3_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
input			reg_clear_app_full_cnt_sync_fifo_pipe4;// To u4_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
input			reg_clear_app_full_cnt_sync_fifo_pipe5;// To u5_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
input			reg_clear_app_full_cnt_sync_fifo_pipe6;// To u6_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
input			reg_clear_app_full_cnt_sync_fifo_pipe7;// To u7_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
input			reg_clear_resv_pkt_cnt_lp_pf_pipe0;// To u0_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
input			reg_clear_resv_pkt_cnt_lp_pf_pipe1;// To u1_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
input			reg_clear_resv_pkt_cnt_lp_pf_pipe2;// To u2_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
input			reg_clear_resv_pkt_cnt_lp_pf_pipe3;// To u3_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
input			reg_clear_resv_pkt_cnt_lp_pf_pipe4;// To u4_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
input			reg_clear_resv_pkt_cnt_lp_pf_pipe5;// To u5_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
input			reg_clear_resv_pkt_cnt_lp_pf_pipe6;// To u6_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
input			reg_clear_resv_pkt_cnt_lp_pf_pipe7;// To u7_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
input			reg_clear_resv_pkt_cnt_lp_ph_pipe0;// To u0_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
input			reg_clear_resv_pkt_cnt_lp_ph_pipe1;// To u1_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
input			reg_clear_resv_pkt_cnt_lp_ph_pipe2;// To u2_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
input			reg_clear_resv_pkt_cnt_lp_ph_pipe3;// To u3_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
input			reg_clear_resv_pkt_cnt_lp_ph_pipe4;// To u4_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
input			reg_clear_resv_pkt_cnt_lp_ph_pipe5;// To u5_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
input			reg_clear_resv_pkt_cnt_lp_ph_pipe6;// To u6_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
input			reg_clear_resv_pkt_cnt_lp_ph_pipe7;// To u7_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
input			reg_clear_resv_pkt_cnt_sp_fe_pipe0;// To u0_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
input			reg_clear_resv_pkt_cnt_sp_fe_pipe1;// To u1_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
input			reg_clear_resv_pkt_cnt_sp_fe_pipe2;// To u2_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
input			reg_clear_resv_pkt_cnt_sp_fe_pipe3;// To u3_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
input			reg_clear_resv_pkt_cnt_sp_fe_pipe4;// To u4_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
input			reg_clear_resv_pkt_cnt_sp_fe_pipe5;// To u5_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
input			reg_clear_resv_pkt_cnt_sp_fe_pipe6;// To u6_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
input			reg_clear_resv_pkt_cnt_sp_fe_pipe7;// To u7_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
input			reg_clear_resv_pkt_cnt_sp_fs_pipe0;// To u0_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
input			reg_clear_resv_pkt_cnt_sp_fs_pipe1;// To u1_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
input			reg_clear_resv_pkt_cnt_sp_fs_pipe2;// To u2_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
input			reg_clear_resv_pkt_cnt_sp_fs_pipe3;// To u3_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
input			reg_clear_resv_pkt_cnt_sp_fs_pipe4;// To u4_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
input			reg_clear_resv_pkt_cnt_sp_fs_pipe5;// To u5_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
input			reg_clear_resv_pkt_cnt_sp_fs_pipe6;// To u6_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
input			reg_clear_resv_pkt_cnt_sp_fs_pipe7;// To u7_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
input			reg_clear_resv_pkt_cnt_sp_le_pipe0;// To u0_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
input			reg_clear_resv_pkt_cnt_sp_le_pipe1;// To u1_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
input			reg_clear_resv_pkt_cnt_sp_le_pipe2;// To u2_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
input			reg_clear_resv_pkt_cnt_sp_le_pipe3;// To u3_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
input			reg_clear_resv_pkt_cnt_sp_le_pipe4;// To u4_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
input			reg_clear_resv_pkt_cnt_sp_le_pipe5;// To u5_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
input			reg_clear_resv_pkt_cnt_sp_le_pipe6;// To u6_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
input			reg_clear_resv_pkt_cnt_sp_le_pipe7;// To u7_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
input			reg_clear_resv_pkt_cnt_sp_ls_pipe0;// To u0_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
input			reg_clear_resv_pkt_cnt_sp_ls_pipe1;// To u1_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
input			reg_clear_resv_pkt_cnt_sp_ls_pipe2;// To u2_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
input			reg_clear_resv_pkt_cnt_sp_ls_pipe3;// To u3_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
input			reg_clear_resv_pkt_cnt_sp_ls_pipe4;// To u4_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
input			reg_clear_resv_pkt_cnt_sp_ls_pipe5;// To u5_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
input			reg_clear_resv_pkt_cnt_sp_ls_pipe6;// To u6_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
input			reg_clear_resv_pkt_cnt_sp_ls_pipe7;// To u7_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
input [15:0]		reg_dbg_pkt_num_nonzero_and_fifo_empty_threshold;// To u0_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v, ...
input [15:0]		reg_dbg_pkt_num_nonzero_threshold;// To u0_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v, ...
input [9:0]		reg_dft_sync_tpram_config;// To u0_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v, ...
input [8:0]		reg_dft_tpram_config;	// To u0_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v, ...
input			reg_last_byte_header_down_mux;// To u0_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v, ...
input			reg_resv_pkt_match_lp_dt_en_pipe0;// To u0_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
input			reg_resv_pkt_match_lp_dt_en_pipe1;// To u1_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
input			reg_resv_pkt_match_lp_dt_en_pipe2;// To u2_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
input			reg_resv_pkt_match_lp_dt_en_pipe3;// To u3_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
input			reg_resv_pkt_match_lp_dt_en_pipe4;// To u4_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
input			reg_resv_pkt_match_lp_dt_en_pipe5;// To u5_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
input			reg_resv_pkt_match_lp_dt_en_pipe6;// To u6_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
input			reg_resv_pkt_match_lp_dt_en_pipe7;// To u7_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
input [5:0]		reg_resv_pkt_match_lp_dt_pipe0;// To u0_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
input [5:0]		reg_resv_pkt_match_lp_dt_pipe1;// To u1_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
input [5:0]		reg_resv_pkt_match_lp_dt_pipe2;// To u2_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
input [5:0]		reg_resv_pkt_match_lp_dt_pipe3;// To u3_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
input [5:0]		reg_resv_pkt_match_lp_dt_pipe4;// To u4_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
input [5:0]		reg_resv_pkt_match_lp_dt_pipe5;// To u5_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
input [5:0]		reg_resv_pkt_match_lp_dt_pipe6;// To u6_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
input [5:0]		reg_resv_pkt_match_lp_dt_pipe7;// To u7_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
input [7:0]		reg_sram_lcrc_err_oen;	// To u0_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v, ...
input			reg_video_fifo_empty_depend_cnt_mux;// To u0_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v, ...
input [7:0]		reg_video_pipe_en;	// To u0_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v, ...
input [16:0]		time_window0;		// To u0_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
input [16:0]		time_window1;		// To u1_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
input [16:0]		time_window2;		// To u2_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
input [16:0]		time_window3;		// To u3_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
input [16:0]		time_window4;		// To u4_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
input [16:0]		time_window5;		// To u5_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
input [16:0]		time_window6;		// To u6_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
input [16:0]		time_window7;		// To u7_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
input			up_state_video_pipe0;	// To u0_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
input			up_state_video_pipe1;	// To u1_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
input			up_state_video_pipe2;	// To u2_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
input			up_state_video_pipe3;	// To u3_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
input			up_state_video_pipe4;	// To u4_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
input			up_state_video_pipe5;	// To u5_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
input			up_state_video_pipe6;	// To u6_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
input			up_state_video_pipe7;	// To u7_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
input			video_loss_en0;		// To u0_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
input			video_loss_en1;		// To u1_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
input			video_loss_en2;		// To u2_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
input			video_loss_en3;		// To u3_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
input			video_loss_en4;		// To u4_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
input			video_loss_en5;		// To u5_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
input			video_loss_en6;		// To u6_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
input			video_loss_en7;		// To u7_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
// End of automatics
input   [7:0]   pipe_fifo_full_clear;

/*AUTOOUTPUT*/
// Beginning of automatic outputs (from unused autoinst outputs)
output			ack0;			// From u0_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			ack1;			// From u1_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			ack2;			// From u2_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			ack3;			// From u3_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			ack4;			// From u4_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			ack5;			// From u5_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			ack6;			// From u6_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			ack7;			// From u7_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			ack_pre0;		// From u0_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			ack_pre1;		// From u1_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			ack_pre2;		// From u2_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			ack_pre3;		// From u3_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			ack_pre4;		// From u4_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			ack_pre5;		// From u5_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			ack_pre6;		// From u6_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			ack_pre7;		// From u7_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			ack_vld_pipe0_aggregator0;// From u0_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			ack_vld_pipe0_aggregator1;// From u0_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			ack_vld_pipe0_aggregator2;// From u0_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			ack_vld_pipe0_aggregator3;// From u0_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			ack_vld_pipe1_aggregator0;// From u1_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			ack_vld_pipe1_aggregator1;// From u1_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			ack_vld_pipe1_aggregator2;// From u1_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			ack_vld_pipe1_aggregator3;// From u1_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			ack_vld_pipe2_aggregator0;// From u2_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			ack_vld_pipe2_aggregator1;// From u2_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			ack_vld_pipe2_aggregator2;// From u2_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			ack_vld_pipe2_aggregator3;// From u2_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			ack_vld_pipe3_aggregator0;// From u3_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			ack_vld_pipe3_aggregator1;// From u3_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			ack_vld_pipe3_aggregator2;// From u3_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			ack_vld_pipe3_aggregator3;// From u3_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			ack_vld_pipe4_aggregator0;// From u4_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			ack_vld_pipe4_aggregator1;// From u4_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			ack_vld_pipe4_aggregator2;// From u4_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			ack_vld_pipe4_aggregator3;// From u4_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			ack_vld_pipe5_aggregator0;// From u5_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			ack_vld_pipe5_aggregator1;// From u5_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			ack_vld_pipe5_aggregator2;// From u5_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			ack_vld_pipe5_aggregator3;// From u5_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			ack_vld_pipe6_aggregator0;// From u6_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			ack_vld_pipe6_aggregator1;// From u6_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			ack_vld_pipe6_aggregator2;// From u6_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			ack_vld_pipe6_aggregator3;// From u6_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			ack_vld_pipe7_aggregator0;// From u7_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			ack_vld_pipe7_aggregator1;// From u7_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			ack_vld_pipe7_aggregator2;// From u7_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			ack_vld_pipe7_aggregator3;// From u7_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			empty_vld_pipe0_aggregator0;// From u0_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			empty_vld_pipe0_aggregator1;// From u0_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			empty_vld_pipe0_aggregator2;// From u0_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			empty_vld_pipe0_aggregator3;// From u0_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			empty_vld_pipe1_aggregator0;// From u1_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			empty_vld_pipe1_aggregator1;// From u1_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			empty_vld_pipe1_aggregator2;// From u1_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			empty_vld_pipe1_aggregator3;// From u1_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			empty_vld_pipe2_aggregator0;// From u2_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			empty_vld_pipe2_aggregator1;// From u2_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			empty_vld_pipe2_aggregator2;// From u2_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			empty_vld_pipe2_aggregator3;// From u2_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			empty_vld_pipe3_aggregator0;// From u3_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			empty_vld_pipe3_aggregator1;// From u3_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			empty_vld_pipe3_aggregator2;// From u3_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			empty_vld_pipe3_aggregator3;// From u3_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			empty_vld_pipe4_aggregator0;// From u4_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			empty_vld_pipe4_aggregator1;// From u4_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			empty_vld_pipe4_aggregator2;// From u4_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			empty_vld_pipe4_aggregator3;// From u4_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			empty_vld_pipe5_aggregator0;// From u5_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			empty_vld_pipe5_aggregator1;// From u5_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			empty_vld_pipe5_aggregator2;// From u5_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			empty_vld_pipe5_aggregator3;// From u5_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			empty_vld_pipe6_aggregator0;// From u6_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			empty_vld_pipe6_aggregator1;// From u6_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			empty_vld_pipe6_aggregator2;// From u6_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			empty_vld_pipe6_aggregator3;// From u6_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			empty_vld_pipe7_aggregator0;// From u7_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			empty_vld_pipe7_aggregator1;// From u7_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			empty_vld_pipe7_aggregator2;// From u7_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			empty_vld_pipe7_aggregator3;// From u7_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output [2:0]		fifo_rd_ctrl_cs0;	// From u0_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output [2:0]		fifo_rd_ctrl_cs1;	// From u1_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output [2:0]		fifo_rd_ctrl_cs2;	// From u2_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output [2:0]		fifo_rd_ctrl_cs3;	// From u3_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output [2:0]		fifo_rd_ctrl_cs4;	// From u4_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output [2:0]		fifo_rd_ctrl_cs5;	// From u5_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output [2:0]		fifo_rd_ctrl_cs6;	// From u6_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output [2:0]		fifo_rd_ctrl_cs7;	// From u7_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output [15:0]		fs_cnt_pipe0;		// From u0_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output [15:0]		fs_cnt_pipe1;		// From u1_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output [15:0]		fs_cnt_pipe2;		// From u2_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output [15:0]		fs_cnt_pipe3;		// From u3_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output [15:0]		fs_cnt_pipe4;		// From u4_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output [15:0]		fs_cnt_pipe5;		// From u5_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output [15:0]		fs_cnt_pipe6;		// From u6_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output [15:0]		fs_cnt_pipe7;		// From u7_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			fs_detect_pipe0;	// From u0_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			fs_detect_pipe1;	// From u1_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			fs_detect_pipe2;	// From u2_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			fs_detect_pipe3;	// From u3_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			fs_detect_pipe4;	// From u4_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			fs_detect_pipe5;	// From u5_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			fs_detect_pipe6;	// From u6_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			fs_detect_pipe7;	// From u7_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			lcrc_err0;		// From u0_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			lcrc_err1;		// From u1_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			lcrc_err2;		// From u2_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			lcrc_err3;		// From u3_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			lcrc_err4;		// From u4_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			lcrc_err5;		// From u5_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			lcrc_err6;		// From u6_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			lcrc_err7;		// From u7_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			line_end0;		// From u0_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			line_end1;		// From u1_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			line_end2;		// From u2_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			line_end3;		// From u3_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			line_end4;		// From u4_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			line_end5;		// From u5_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			line_end6;		// From u6_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			line_end7;		// From u7_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			line_end_vld_pipe0_aggregator0;// From u0_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			line_end_vld_pipe0_aggregator1;// From u0_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			line_end_vld_pipe0_aggregator2;// From u0_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			line_end_vld_pipe0_aggregator3;// From u0_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			line_end_vld_pipe1_aggregator0;// From u1_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			line_end_vld_pipe1_aggregator1;// From u1_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			line_end_vld_pipe1_aggregator2;// From u1_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			line_end_vld_pipe1_aggregator3;// From u1_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			line_end_vld_pipe2_aggregator0;// From u2_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			line_end_vld_pipe2_aggregator1;// From u2_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			line_end_vld_pipe2_aggregator2;// From u2_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			line_end_vld_pipe2_aggregator3;// From u2_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			line_end_vld_pipe3_aggregator0;// From u3_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			line_end_vld_pipe3_aggregator1;// From u3_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			line_end_vld_pipe3_aggregator2;// From u3_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			line_end_vld_pipe3_aggregator3;// From u3_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			line_end_vld_pipe4_aggregator0;// From u4_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			line_end_vld_pipe4_aggregator1;// From u4_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			line_end_vld_pipe4_aggregator2;// From u4_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			line_end_vld_pipe4_aggregator3;// From u4_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			line_end_vld_pipe5_aggregator0;// From u5_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			line_end_vld_pipe5_aggregator1;// From u5_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			line_end_vld_pipe5_aggregator2;// From u5_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			line_end_vld_pipe5_aggregator3;// From u5_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			line_end_vld_pipe6_aggregator0;// From u6_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			line_end_vld_pipe6_aggregator1;// From u6_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			line_end_vld_pipe6_aggregator2;// From u6_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			line_end_vld_pipe6_aggregator3;// From u6_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			line_end_vld_pipe7_aggregator0;// From u7_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			line_end_vld_pipe7_aggregator1;// From u7_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			line_end_vld_pipe7_aggregator2;// From u7_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			line_end_vld_pipe7_aggregator3;// From u7_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output [31:0]		reg_rd_app_full_cnt_async_fifo_pipe0;// From u0_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output [31:0]		reg_rd_app_full_cnt_async_fifo_pipe1;// From u1_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output [31:0]		reg_rd_app_full_cnt_async_fifo_pipe2;// From u2_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output [31:0]		reg_rd_app_full_cnt_async_fifo_pipe3;// From u3_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output [31:0]		reg_rd_app_full_cnt_async_fifo_pipe4;// From u4_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output [31:0]		reg_rd_app_full_cnt_async_fifo_pipe5;// From u5_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output [31:0]		reg_rd_app_full_cnt_async_fifo_pipe6;// From u6_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output [31:0]		reg_rd_app_full_cnt_async_fifo_pipe7;// From u7_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output [31:0]		reg_rd_app_full_cnt_sync_fifo_pipe0;// From u0_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output [31:0]		reg_rd_app_full_cnt_sync_fifo_pipe1;// From u1_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output [31:0]		reg_rd_app_full_cnt_sync_fifo_pipe2;// From u2_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output [31:0]		reg_rd_app_full_cnt_sync_fifo_pipe3;// From u3_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output [31:0]		reg_rd_app_full_cnt_sync_fifo_pipe4;// From u4_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output [31:0]		reg_rd_app_full_cnt_sync_fifo_pipe5;// From u5_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output [31:0]		reg_rd_app_full_cnt_sync_fifo_pipe6;// From u6_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output [31:0]		reg_rd_app_full_cnt_sync_fifo_pipe7;// From u7_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output [7:0]		reg_rd_dbg_pkt_num_nonzero_and_fifo_empty_threshold_err;// From u0_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v, ...
output [7:0]		reg_rd_dbg_pkt_num_nonzero_threshold_err;// From u0_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v, ...
output [31:0]		reg_rd_pipe0_dispatched_cnt_ready_for_sch;// From u0_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output [31:0]		reg_rd_pipe1_dispatched_cnt_ready_for_sch;// From u1_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output [31:0]		reg_rd_pipe2_dispatched_cnt_ready_for_sch;// From u2_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output [31:0]		reg_rd_pipe3_dispatched_cnt_ready_for_sch;// From u3_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output [31:0]		reg_rd_pipe4_dispatched_cnt_ready_for_sch;// From u4_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output [31:0]		reg_rd_pipe5_dispatched_cnt_ready_for_sch;// From u5_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output [31:0]		reg_rd_pipe6_dispatched_cnt_ready_for_sch;// From u6_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output [31:0]		reg_rd_pipe7_dispatched_cnt_ready_for_sch;// From u7_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output [31:0]		reg_rd_resv_pkt_cnt_lp_pf_pipe0;// From u0_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output [31:0]		reg_rd_resv_pkt_cnt_lp_pf_pipe1;// From u1_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output [31:0]		reg_rd_resv_pkt_cnt_lp_pf_pipe2;// From u2_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output [31:0]		reg_rd_resv_pkt_cnt_lp_pf_pipe3;// From u3_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output [31:0]		reg_rd_resv_pkt_cnt_lp_pf_pipe4;// From u4_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output [31:0]		reg_rd_resv_pkt_cnt_lp_pf_pipe5;// From u5_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output [31:0]		reg_rd_resv_pkt_cnt_lp_pf_pipe6;// From u6_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output [31:0]		reg_rd_resv_pkt_cnt_lp_pf_pipe7;// From u7_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output [31:0]		reg_rd_resv_pkt_cnt_lp_ph_pipe0;// From u0_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output [31:0]		reg_rd_resv_pkt_cnt_lp_ph_pipe1;// From u1_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output [31:0]		reg_rd_resv_pkt_cnt_lp_ph_pipe2;// From u2_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output [31:0]		reg_rd_resv_pkt_cnt_lp_ph_pipe3;// From u3_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output [31:0]		reg_rd_resv_pkt_cnt_lp_ph_pipe4;// From u4_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output [31:0]		reg_rd_resv_pkt_cnt_lp_ph_pipe5;// From u5_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output [31:0]		reg_rd_resv_pkt_cnt_lp_ph_pipe6;// From u6_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output [31:0]		reg_rd_resv_pkt_cnt_lp_ph_pipe7;// From u7_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output [31:0]		reg_rd_resv_pkt_cnt_sp_fe_pipe0;// From u0_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output [31:0]		reg_rd_resv_pkt_cnt_sp_fe_pipe1;// From u1_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output [31:0]		reg_rd_resv_pkt_cnt_sp_fe_pipe2;// From u2_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output [31:0]		reg_rd_resv_pkt_cnt_sp_fe_pipe3;// From u3_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output [31:0]		reg_rd_resv_pkt_cnt_sp_fe_pipe4;// From u4_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output [31:0]		reg_rd_resv_pkt_cnt_sp_fe_pipe5;// From u5_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output [31:0]		reg_rd_resv_pkt_cnt_sp_fe_pipe6;// From u6_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output [31:0]		reg_rd_resv_pkt_cnt_sp_fe_pipe7;// From u7_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output [31:0]		reg_rd_resv_pkt_cnt_sp_fs_pipe0;// From u0_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output [31:0]		reg_rd_resv_pkt_cnt_sp_fs_pipe1;// From u1_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output [31:0]		reg_rd_resv_pkt_cnt_sp_fs_pipe2;// From u2_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output [31:0]		reg_rd_resv_pkt_cnt_sp_fs_pipe3;// From u3_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output [31:0]		reg_rd_resv_pkt_cnt_sp_fs_pipe4;// From u4_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output [31:0]		reg_rd_resv_pkt_cnt_sp_fs_pipe5;// From u5_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output [31:0]		reg_rd_resv_pkt_cnt_sp_fs_pipe6;// From u6_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output [31:0]		reg_rd_resv_pkt_cnt_sp_fs_pipe7;// From u7_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output [31:0]		reg_rd_resv_pkt_cnt_sp_le_pipe0;// From u0_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output [31:0]		reg_rd_resv_pkt_cnt_sp_le_pipe1;// From u1_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output [31:0]		reg_rd_resv_pkt_cnt_sp_le_pipe2;// From u2_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output [31:0]		reg_rd_resv_pkt_cnt_sp_le_pipe3;// From u3_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output [31:0]		reg_rd_resv_pkt_cnt_sp_le_pipe4;// From u4_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output [31:0]		reg_rd_resv_pkt_cnt_sp_le_pipe5;// From u5_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output [31:0]		reg_rd_resv_pkt_cnt_sp_le_pipe6;// From u6_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output [31:0]		reg_rd_resv_pkt_cnt_sp_le_pipe7;// From u7_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output [31:0]		reg_rd_resv_pkt_cnt_sp_ls_pipe0;// From u0_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output [31:0]		reg_rd_resv_pkt_cnt_sp_ls_pipe1;// From u1_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output [31:0]		reg_rd_resv_pkt_cnt_sp_ls_pipe2;// From u2_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output [31:0]		reg_rd_resv_pkt_cnt_sp_ls_pipe3;// From u3_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output [31:0]		reg_rd_resv_pkt_cnt_sp_ls_pipe4;// From u4_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output [31:0]		reg_rd_resv_pkt_cnt_sp_ls_pipe5;// From u5_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output [31:0]		reg_rd_resv_pkt_cnt_sp_ls_pipe6;// From u6_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output [31:0]		reg_rd_resv_pkt_cnt_sp_ls_pipe7;// From u7_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output [(VIDEO_DATA_SIZE-1):0] video_data0;	// From u0_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output [(VIDEO_DATA_SIZE-1):0] video_data1;	// From u1_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output [(VIDEO_DATA_SIZE-1):0] video_data2;	// From u2_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output [(VIDEO_DATA_SIZE-1):0] video_data3;	// From u3_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output [(VIDEO_DATA_SIZE-1):0] video_data4;	// From u4_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output [(VIDEO_DATA_SIZE-1):0] video_data5;	// From u5_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output [(VIDEO_DATA_SIZE-1):0] video_data6;	// From u6_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output [(VIDEO_DATA_SIZE-1):0] video_data7;	// From u7_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			video_data_afifo_double_err0;// From u0_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			video_data_afifo_double_err1;// From u1_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			video_data_afifo_double_err2;// From u2_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			video_data_afifo_double_err3;// From u3_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			video_data_afifo_double_err4;// From u4_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			video_data_afifo_double_err5;// From u5_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			video_data_afifo_double_err6;// From u6_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			video_data_afifo_double_err7;// From u7_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			video_data_afifo_ecc_fault0;// From u0_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			video_data_afifo_ecc_fault1;// From u1_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			video_data_afifo_ecc_fault2;// From u2_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			video_data_afifo_ecc_fault3;// From u3_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			video_data_afifo_ecc_fault4;// From u4_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			video_data_afifo_ecc_fault5;// From u5_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			video_data_afifo_ecc_fault6;// From u6_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			video_data_afifo_ecc_fault7;// From u7_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			video_data_afifo_empty0;// From u0_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			video_data_afifo_empty1;// From u1_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			video_data_afifo_empty2;// From u2_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			video_data_afifo_empty3;// From u3_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			video_data_afifo_empty4;// From u4_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			video_data_afifo_empty5;// From u5_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			video_data_afifo_empty6;// From u6_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			video_data_afifo_empty7;// From u7_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			video_data_afifo_full0;	// From u0_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			video_data_afifo_full1;	// From u1_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			video_data_afifo_full2;	// From u2_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			video_data_afifo_full3;	// From u3_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			video_data_afifo_full4;	// From u4_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			video_data_afifo_full5;	// From u5_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			video_data_afifo_full6;	// From u6_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			video_data_afifo_full7;	// From u7_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			video_data_afifo_ovf_int0;// From u0_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			video_data_afifo_ovf_int1;// From u1_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			video_data_afifo_ovf_int2;// From u2_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			video_data_afifo_ovf_int3;// From u3_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			video_data_afifo_ovf_int4;// From u4_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			video_data_afifo_ovf_int5;// From u5_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			video_data_afifo_ovf_int6;// From u6_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			video_data_afifo_ovf_int7;// From u7_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			video_data_afifo_prog_empty0;// From u0_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			video_data_afifo_prog_empty1;// From u1_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			video_data_afifo_prog_empty2;// From u2_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			video_data_afifo_prog_empty3;// From u3_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			video_data_afifo_prog_empty4;// From u4_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			video_data_afifo_prog_empty5;// From u5_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			video_data_afifo_prog_empty6;// From u6_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			video_data_afifo_prog_empty7;// From u7_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			video_data_afifo_prog_full0;// From u0_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			video_data_afifo_prog_full1;// From u1_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			video_data_afifo_prog_full2;// From u2_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			video_data_afifo_prog_full3;// From u3_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			video_data_afifo_prog_full4;// From u4_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			video_data_afifo_prog_full5;// From u5_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			video_data_afifo_prog_full6;// From u6_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			video_data_afifo_prog_full7;// From u7_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			video_data_afifo_single_err0;// From u0_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			video_data_afifo_single_err1;// From u1_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			video_data_afifo_single_err2;// From u2_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			video_data_afifo_single_err3;// From u3_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			video_data_afifo_single_err4;// From u4_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			video_data_afifo_single_err5;// From u5_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			video_data_afifo_single_err6;// From u6_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			video_data_afifo_single_err7;// From u7_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			video_data_afifo_udf_int0;// From u0_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			video_data_afifo_udf_int1;// From u1_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			video_data_afifo_udf_int2;// From u2_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			video_data_afifo_udf_int3;// From u3_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			video_data_afifo_udf_int4;// From u4_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			video_data_afifo_udf_int5;// From u5_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			video_data_afifo_udf_int6;// From u6_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			video_data_afifo_udf_int7;// From u7_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			video_data_fwft_fifo_double_err0;// From u0_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			video_data_fwft_fifo_double_err1;// From u1_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			video_data_fwft_fifo_double_err2;// From u2_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			video_data_fwft_fifo_double_err3;// From u3_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			video_data_fwft_fifo_double_err4;// From u4_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			video_data_fwft_fifo_double_err5;// From u5_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			video_data_fwft_fifo_double_err6;// From u6_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			video_data_fwft_fifo_double_err7;// From u7_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			video_data_fwft_fifo_ecc_fault0;// From u0_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			video_data_fwft_fifo_ecc_fault1;// From u1_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			video_data_fwft_fifo_ecc_fault2;// From u2_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			video_data_fwft_fifo_ecc_fault3;// From u3_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			video_data_fwft_fifo_ecc_fault4;// From u4_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			video_data_fwft_fifo_ecc_fault5;// From u5_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			video_data_fwft_fifo_ecc_fault6;// From u6_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			video_data_fwft_fifo_ecc_fault7;// From u7_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			video_data_fwft_fifo_empty0;// From u0_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			video_data_fwft_fifo_empty1;// From u1_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			video_data_fwft_fifo_empty2;// From u2_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			video_data_fwft_fifo_empty3;// From u3_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			video_data_fwft_fifo_empty4;// From u4_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			video_data_fwft_fifo_empty5;// From u5_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			video_data_fwft_fifo_empty6;// From u6_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			video_data_fwft_fifo_empty7;// From u7_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			video_data_fwft_fifo_full0;// From u0_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			video_data_fwft_fifo_full1;// From u1_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			video_data_fwft_fifo_full2;// From u2_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			video_data_fwft_fifo_full3;// From u3_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			video_data_fwft_fifo_full4;// From u4_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			video_data_fwft_fifo_full5;// From u5_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			video_data_fwft_fifo_full6;// From u6_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			video_data_fwft_fifo_full7;// From u7_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			video_data_fwft_fifo_ovf_int0;// From u0_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			video_data_fwft_fifo_ovf_int1;// From u1_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			video_data_fwft_fifo_ovf_int2;// From u2_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			video_data_fwft_fifo_ovf_int3;// From u3_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			video_data_fwft_fifo_ovf_int4;// From u4_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			video_data_fwft_fifo_ovf_int5;// From u5_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			video_data_fwft_fifo_ovf_int6;// From u6_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			video_data_fwft_fifo_ovf_int7;// From u7_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			video_data_fwft_fifo_prog_full0;// From u0_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			video_data_fwft_fifo_prog_full1;// From u1_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			video_data_fwft_fifo_prog_full2;// From u2_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			video_data_fwft_fifo_prog_full3;// From u3_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			video_data_fwft_fifo_prog_full4;// From u4_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			video_data_fwft_fifo_prog_full5;// From u5_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			video_data_fwft_fifo_prog_full6;// From u6_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			video_data_fwft_fifo_prog_full7;// From u7_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			video_data_fwft_fifo_single_err0;// From u0_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			video_data_fwft_fifo_single_err1;// From u1_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			video_data_fwft_fifo_single_err2;// From u2_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			video_data_fwft_fifo_single_err3;// From u3_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			video_data_fwft_fifo_single_err4;// From u4_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			video_data_fwft_fifo_single_err5;// From u5_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			video_data_fwft_fifo_single_err6;// From u6_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			video_data_fwft_fifo_single_err7;// From u7_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			video_data_fwft_fifo_udf_int0;// From u0_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			video_data_fwft_fifo_udf_int1;// From u1_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			video_data_fwft_fifo_udf_int2;// From u2_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			video_data_fwft_fifo_udf_int3;// From u3_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			video_data_fwft_fifo_udf_int4;// From u4_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			video_data_fwft_fifo_udf_int5;// From u5_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			video_data_fwft_fifo_udf_int6;// From u6_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			video_data_fwft_fifo_udf_int7;// From u7_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			video_data_vld0;	// From u0_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			video_data_vld1;	// From u1_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			video_data_vld2;	// From u2_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			video_data_vld3;	// From u3_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			video_data_vld4;	// From u4_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			video_data_vld5;	// From u5_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			video_data_vld6;	// From u6_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			video_data_vld7;	// From u7_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			video_lock0;		// From u0_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			video_lock1;		// From u1_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			video_lock2;		// From u2_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			video_lock3;		// From u3_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			video_lock4;		// From u4_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			video_lock5;		// From u5_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			video_lock6;		// From u6_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			video_lock7;		// From u7_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			video_loss0;		// From u0_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			video_loss1;		// From u1_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			video_loss2;		// From u2_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			video_loss3;		// From u3_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			video_loss4;		// From u4_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			video_loss5;		// From u5_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			video_loss6;		// From u6_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			video_loss7;		// From u7_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output [139:0]		video_pipe0_data_aggre_bypass;// From u0_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			video_pipe0_vld_aggre_bypass;// From u0_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output [139:0]		video_pipe1_data_aggre_bypass;// From u1_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			video_pipe1_vld_aggre_bypass;// From u1_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output [139:0]		video_pipe2_data_aggre_bypass;// From u2_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			video_pipe2_vld_aggre_bypass;// From u2_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output [139:0]		video_pipe3_data_aggre_bypass;// From u3_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			video_pipe3_vld_aggre_bypass;// From u3_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output [139:0]		video_pipe4_data_aggre_bypass;// From u4_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			video_pipe4_vld_aggre_bypass;// From u4_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output [139:0]		video_pipe5_data_aggre_bypass;// From u5_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			video_pipe5_vld_aggre_bypass;// From u5_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output [139:0]		video_pipe6_data_aggre_bypass;// From u6_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			video_pipe6_vld_aggre_bypass;// From u6_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output [139:0]		video_pipe7_data_aggre_bypass;// From u7_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			video_pipe7_vld_aggre_bypass;// From u7_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output [5:0]		video_pipe_date_type_for_concat_align0;// From u0_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output [5:0]		video_pipe_date_type_for_concat_align1;// From u1_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output [5:0]		video_pipe_date_type_for_concat_align2;// From u2_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output [5:0]		video_pipe_date_type_for_concat_align3;// From u3_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output [5:0]		video_pipe_date_type_for_concat_align4;// From u4_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output [5:0]		video_pipe_date_type_for_concat_align5;// From u5_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output [5:0]		video_pipe_date_type_for_concat_align6;// From u6_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output [5:0]		video_pipe_date_type_for_concat_align7;// From u7_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			video_pipe_date_type_for_concat_align_vld0;// From u0_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			video_pipe_date_type_for_concat_align_vld1;// From u1_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			video_pipe_date_type_for_concat_align_vld2;// From u2_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			video_pipe_date_type_for_concat_align_vld3;// From u3_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			video_pipe_date_type_for_concat_align_vld4;// From u4_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			video_pipe_date_type_for_concat_align_vld5;// From u5_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			video_pipe_date_type_for_concat_align_vld6;// From u6_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
output			video_pipe_date_type_for_concat_align_vld7;// From u7_as6d_app_video_pipe_lane of as6d_app_video_pipe_lane.v
// End of automatics

output  [7:0]   reg_rd_pipe_fifo_full   ;


/*AUTOWIRE*/
// Beginning of automatic wires (for undeclared instantiated-module outputs)



//signal define pipe_fifo_full cnt
genvar          j                       ;
wire [7:0]      pipe_fifo_full_pre      ;
wire [7:0]      fifo_rdclk              ;
wire [7:0]      fifo_rdclk_rst_n        ;




 /*  as6d_app_video_pipe_lane  AUTO_TEMPLATE (
			.in_csi_data						(pipe@_csi_data[]),
			.in_bytes_en						(pipe@_bytes_en[]),
			.in_header_en						(pipe@_header_en),
			.in_data_en							(pipe@_data_en),
			.in_data_type						(pipe@_data_type[]),
			.in_virtual_channel					(pipe@_virtual_channel[]),
			.in_virtual_channel_x				(pipe@_virtual_channel_x[]),
			.in_word_count						(pipe@_word_count[]),
			.in_aggr_id							(pipe@_aggr_id[]),
			.in_pkt_crc					        (pipe@_pkt_crc[]),
			.in_pkt_crc_en				        (pipe@_pkt_crc_en[]),
			.up_state							(up_state_video_pipe@[]),
			.clk_1M								(clk_1M),
			.reg_dft_tpram_config				(reg_dft_tpram_config[]),
			.video_data_vld_aggregator\(.*\)	(pipe@_video_data_vld_aggregator\1[]),
			.reg_dft_sync_tpram_config			(reg_dft_sync_tpram_config[]),
			.empty_vld_aggregator0				(empty_vld_pipe@_aggregator0),
			.empty_vld_aggregator1				(empty_vld_pipe@_aggregator1),
			.empty_vld_aggregator2				(empty_vld_pipe@_aggregator2),
			.empty_vld_aggregator3				(empty_vld_pipe@_aggregator3),
			.ack_vld_aggregator0				(ack_vld_pipe@_aggregator0),
			.ack_vld_aggregator1				(ack_vld_pipe@_aggregator1),
			.ack_vld_aggregator2				(ack_vld_pipe@_aggregator2),
			.ack_vld_aggregator3				(ack_vld_pipe@_aggregator3),
			.line_end_vld_aggregator0			(line_end_vld_pipe@_aggregator0),
			.line_end_vld_aggregator1			(line_end_vld_pipe@_aggregator1),
			.line_end_vld_aggregator2			(line_end_vld_pipe@_aggregator2),
			.line_end_vld_aggregator3			(line_end_vld_pipe@_aggregator3),
			.app_aggregation_bypass             (app_aggregation_bypass),
			.video_pipe_data_aggre_bypass       (video_pipe@_data_aggre_bypass[139:0]),
			.video_pipe_vld_aggre_bypass        (video_pipe@_vld_aggre_bypass),
			.reg_rd_resv_\(.*\)                 (reg_rd_resv_\1_pipe@[]), 
			.reg_resv_\(.*\)                 (reg_resv_\1_pipe@[]), 
            .reg_clear_resv_\(.*\)              (reg_clear_resv_\1_pipe@[]),
			.reg_video_fifo_empty_depend_cnt_mux(reg_video_fifo_empty_depend_cnt_mux),
			.reg_last_byte_header_down_mux(reg_last_byte_header_down_mux),
			.reg_rd_resv_\(.*\)                 (reg_rd_resv_\1_pipe@[]), 
            .reg_clear_resv_\(.*\)              (reg_clear_resv_\1_pipe@[]),
			.reg_rd_app_\(.*\)                  (reg_rd_app_\1_pipe@[]), 
			.reg_clear_app_\(.*\)               (reg_clear_app_\1_pipe@[]), 
			.reg_rd_dispatched_cnt_ready_for_sch(reg_rd_pipe@_dispatched_cnt_ready_for_sch[]), 
			.reg_app_pkt_crc_gen_dis(reg_app_pkt_crc_gen_dis),
			.reg_sram_lcrc_err_oen(reg_sram_lcrc_err_oen[@]),
			.reg_video_pipe_en(reg_video_pipe_en[@]),
			.reg_app_ecc_addr_protect_en(reg_app_ecc_addr_protect_en),
			.reg_app_ecc_bypass(reg_app_ecc_bypass),
			.reg_app_ecc_fault_detc_en(reg_app_ecc_fault_detc_en),
			.reg_app_wr_idi_data_continue(reg_app_wr_idi_data_continue),
            .reg_rd_dbg_pkt_num_nonzero_threshold_err(reg_rd_dbg_pkt_num_nonzero_threshold_err[@]),
            .reg_rd_dbg_pkt_num_nonzero_and_fifo_empty_threshold_err(reg_rd_dbg_pkt_num_nonzero_and_fifo_empty_threshold_err[@]),
            .reg_dbg_pkt_num_nonzero_threshold(reg_dbg_pkt_num_nonzero_threshold[]),
            .reg_dbg_pkt_num_nonzero_and_fifo_empty_threshold(reg_dbg_pkt_num_nonzero_and_fifo_empty_threshold[]),
            .\(.*\)   (\1@[]),

 ) */
as6d_app_video_pipe_lane    u0_as6d_app_video_pipe_lane(/*AUTOINST*/
							// Outputs
							.ack_pre	(ack_pre0),	 // Templated
							.video_data_afifo_ecc_fault(video_data_afifo_ecc_fault0), // Templated
							.video_data_fwft_fifo_ecc_fault(video_data_fwft_fifo_ecc_fault0), // Templated
							.video_data_afifo_single_err(video_data_afifo_single_err0), // Templated
							.video_data_afifo_double_err(video_data_afifo_double_err0), // Templated
							.video_data_afifo_ovf_int(video_data_afifo_ovf_int0), // Templated
							.video_data_afifo_udf_int(video_data_afifo_udf_int0), // Templated
							.video_data_afifo_prog_full(video_data_afifo_prog_full0), // Templated
							.video_data_afifo_empty(video_data_afifo_empty0), // Templated
							.video_data_afifo_full(video_data_afifo_full0), // Templated
							.video_data_afifo_prog_empty(video_data_afifo_prog_empty0), // Templated
							.video_data_fwft_fifo_single_err(video_data_fwft_fifo_single_err0), // Templated
							.video_data_fwft_fifo_double_err(video_data_fwft_fifo_double_err0), // Templated
							.video_data_fwft_fifo_ovf_int(video_data_fwft_fifo_ovf_int0), // Templated
							.video_data_fwft_fifo_udf_int(video_data_fwft_fifo_udf_int0), // Templated
							.video_data_fwft_fifo_prog_full(video_data_fwft_fifo_prog_full0), // Templated
							.video_data_fwft_fifo_empty(video_data_fwft_fifo_empty0), // Templated
							.video_data_fwft_fifo_full(video_data_fwft_fifo_full0), // Templated
							.video_data_vld	(video_data_vld0), // Templated
							.video_data	(video_data0[(VIDEO_DATA_SIZE-1):0]), // Templated
							.ack		(ack0),		 // Templated
							.line_end	(line_end0),	 // Templated
							.video_loss	(video_loss0),	 // Templated
							.video_lock	(video_lock0),	 // Templated
							.fifo_rd_ctrl_cs(fifo_rd_ctrl_cs0[2:0]), // Templated
							.fs_detect_pipe	(fs_detect_pipe0), // Templated
							.fs_cnt_pipe	(fs_cnt_pipe0[15:0]), // Templated
							.empty_vld_aggregator0(empty_vld_pipe0_aggregator0), // Templated
							.empty_vld_aggregator1(empty_vld_pipe0_aggregator1), // Templated
							.empty_vld_aggregator2(empty_vld_pipe0_aggregator2), // Templated
							.empty_vld_aggregator3(empty_vld_pipe0_aggregator3), // Templated
							.ack_vld_aggregator0(ack_vld_pipe0_aggregator0), // Templated
							.ack_vld_aggregator1(ack_vld_pipe0_aggregator1), // Templated
							.ack_vld_aggregator2(ack_vld_pipe0_aggregator2), // Templated
							.ack_vld_aggregator3(ack_vld_pipe0_aggregator3), // Templated
							.line_end_vld_aggregator0(line_end_vld_pipe0_aggregator0), // Templated
							.line_end_vld_aggregator1(line_end_vld_pipe0_aggregator1), // Templated
							.line_end_vld_aggregator2(line_end_vld_pipe0_aggregator2), // Templated
							.line_end_vld_aggregator3(line_end_vld_pipe0_aggregator3), // Templated
							.video_pipe_data_aggre_bypass(video_pipe0_data_aggre_bypass[139:0]), // Templated
							.video_pipe_vld_aggre_bypass(video_pipe0_vld_aggre_bypass), // Templated
							.reg_rd_resv_pkt_cnt_lp_pf(reg_rd_resv_pkt_cnt_lp_pf_pipe0[31:0]), // Templated
							.reg_rd_resv_pkt_cnt_lp_ph(reg_rd_resv_pkt_cnt_lp_ph_pipe0[31:0]), // Templated
							.reg_rd_resv_pkt_cnt_sp_le(reg_rd_resv_pkt_cnt_sp_le_pipe0[31:0]), // Templated
							.reg_rd_resv_pkt_cnt_sp_ls(reg_rd_resv_pkt_cnt_sp_ls_pipe0[31:0]), // Templated
							.reg_rd_resv_pkt_cnt_sp_fe(reg_rd_resv_pkt_cnt_sp_fe_pipe0[31:0]), // Templated
							.reg_rd_resv_pkt_cnt_sp_fs(reg_rd_resv_pkt_cnt_sp_fs_pipe0[31:0]), // Templated
							.reg_rd_app_full_cnt_sync_fifo(reg_rd_app_full_cnt_sync_fifo_pipe0[31:0]), // Templated
							.reg_rd_app_full_cnt_async_fifo(reg_rd_app_full_cnt_async_fifo_pipe0[31:0]), // Templated
							.reg_rd_dispatched_cnt_ready_for_sch(reg_rd_pipe0_dispatched_cnt_ready_for_sch[31:0]), // Templated
							.lcrc_err	(lcrc_err0),	 // Templated
							.reg_rd_dbg_pkt_num_nonzero_threshold_err(reg_rd_dbg_pkt_num_nonzero_threshold_err[0]), // Templated
							.reg_rd_dbg_pkt_num_nonzero_and_fifo_empty_threshold_err(reg_rd_dbg_pkt_num_nonzero_and_fifo_empty_threshold_err[0]), // Templated
							.video_pipe_date_type_for_concat_align(video_pipe_date_type_for_concat_align0[5:0]), // Templated
							.video_pipe_date_type_for_concat_align_vld(video_pipe_date_type_for_concat_align_vld0), // Templated
							// Inputs
							.reg_app_ecc_addr_protect_en(reg_app_ecc_addr_protect_en), // Templated
							.reg_app_ecc_bypass(reg_app_ecc_bypass), // Templated
							.reg_app_ecc_fault_detc_en(reg_app_ecc_fault_detc_en), // Templated
							.reg_app_pkt_crc_gen_dis(reg_app_pkt_crc_gen_dis), // Templated
							.reg_resv_pkt_match_lp_dt(reg_resv_pkt_match_lp_dt_pipe0[5:0]), // Templated
							.reg_resv_pkt_match_lp_dt_en(reg_resv_pkt_match_lp_dt_en_pipe0), // Templated
							.reg_sram_lcrc_err_oen(reg_sram_lcrc_err_oen[0]), // Templated
							.reg_video_fifo_empty_depend_cnt_mux(reg_video_fifo_empty_depend_cnt_mux), // Templated
							.clk_1M		(clk_1M),	 // Templated
							.fifo_wrclk	(fifo_wrclk0),	 // Templated
							.fifo_wrclk_rst_n(fifo_wrclk_rst_n0), // Templated
							.fifo_rdclk	(fifo_rdclk0),	 // Templated
							.fifo_rdclk_rst_n(fifo_rdclk_rst_n0), // Templated
							.in_csi_data	(pipe0_csi_data[(`MEP_CSI2_DEVICE_IDI_CSIDATA_SIZE-1):0]), // Templated
							.in_bytes_en	(pipe0_bytes_en[(`MEP_CSI2_DEVICE_IDI_DATA_BYTEEN_WIDTH-1):0]), // Templated
							.in_header_en	(pipe0_header_en), // Templated
							.in_data_en	(pipe0_data_en), // Templated
							.in_data_type	(pipe0_data_type[5:0]), // Templated
							.in_virtual_channel(pipe0_virtual_channel[1:0]), // Templated
							.in_virtual_channel_x(pipe0_virtual_channel_x[(`MEP_CSI2_DEVICE_VCX_DWIDTH-1):0]), // Templated
							.in_word_count	(pipe0_word_count[15:0]), // Templated
							.in_aggr_id	(pipe0_aggr_id[3:0]), // Templated
							.in_pkt_crc	(pipe0_pkt_crc[31:0]), // Templated
							.in_pkt_crc_en	(pipe0_pkt_crc_en), // Templated
							.up_state	(up_state_video_pipe0), // Templated
							.line_delay_en	(line_delay_en0), // Templated
							.video_loss_en	(video_loss_en0), // Templated
							.time_window	(time_window0[16:0]), // Templated
							.reg_dft_tpram_config(reg_dft_tpram_config[8:0]), // Templated
							.reg_dft_sync_tpram_config(reg_dft_sync_tpram_config[9:0]), // Templated
							.app_aggregation_bypass(app_aggregation_bypass), // Templated
							.reg_video_pipe_en(reg_video_pipe_en[0]), // Templated
							.reg_last_byte_header_down_mux(reg_last_byte_header_down_mux), // Templated
							.reg_clear_resv_pkt_cnt_lp_pf(reg_clear_resv_pkt_cnt_lp_pf_pipe0), // Templated
							.reg_clear_resv_pkt_cnt_lp_ph(reg_clear_resv_pkt_cnt_lp_ph_pipe0), // Templated
							.reg_clear_resv_pkt_cnt_sp_le(reg_clear_resv_pkt_cnt_sp_le_pipe0), // Templated
							.reg_clear_resv_pkt_cnt_sp_ls(reg_clear_resv_pkt_cnt_sp_ls_pipe0), // Templated
							.reg_clear_resv_pkt_cnt_sp_fe(reg_clear_resv_pkt_cnt_sp_fe_pipe0), // Templated
							.reg_clear_resv_pkt_cnt_sp_fs(reg_clear_resv_pkt_cnt_sp_fs_pipe0), // Templated
							.reg_clear_app_full_cnt_async_fifo(reg_clear_app_full_cnt_async_fifo_pipe0), // Templated
							.reg_clear_app_full_cnt_sync_fifo(reg_clear_app_full_cnt_sync_fifo_pipe0), // Templated
							.reg_app_wr_idi_data_continue(reg_app_wr_idi_data_continue), // Templated
							.reg_dbg_pkt_num_nonzero_threshold(reg_dbg_pkt_num_nonzero_threshold[15:0]), // Templated
							.reg_dbg_pkt_num_nonzero_and_fifo_empty_threshold(reg_dbg_pkt_num_nonzero_and_fifo_empty_threshold[15:0])); // Templated


as6d_app_video_pipe_lane    u1_as6d_app_video_pipe_lane(/*AUTOINST*/
							// Outputs
							.ack_pre	(ack_pre1),	 // Templated
							.video_data_afifo_ecc_fault(video_data_afifo_ecc_fault1), // Templated
							.video_data_fwft_fifo_ecc_fault(video_data_fwft_fifo_ecc_fault1), // Templated
							.video_data_afifo_single_err(video_data_afifo_single_err1), // Templated
							.video_data_afifo_double_err(video_data_afifo_double_err1), // Templated
							.video_data_afifo_ovf_int(video_data_afifo_ovf_int1), // Templated
							.video_data_afifo_udf_int(video_data_afifo_udf_int1), // Templated
							.video_data_afifo_prog_full(video_data_afifo_prog_full1), // Templated
							.video_data_afifo_empty(video_data_afifo_empty1), // Templated
							.video_data_afifo_full(video_data_afifo_full1), // Templated
							.video_data_afifo_prog_empty(video_data_afifo_prog_empty1), // Templated
							.video_data_fwft_fifo_single_err(video_data_fwft_fifo_single_err1), // Templated
							.video_data_fwft_fifo_double_err(video_data_fwft_fifo_double_err1), // Templated
							.video_data_fwft_fifo_ovf_int(video_data_fwft_fifo_ovf_int1), // Templated
							.video_data_fwft_fifo_udf_int(video_data_fwft_fifo_udf_int1), // Templated
							.video_data_fwft_fifo_prog_full(video_data_fwft_fifo_prog_full1), // Templated
							.video_data_fwft_fifo_empty(video_data_fwft_fifo_empty1), // Templated
							.video_data_fwft_fifo_full(video_data_fwft_fifo_full1), // Templated
							.video_data_vld	(video_data_vld1), // Templated
							.video_data	(video_data1[(VIDEO_DATA_SIZE-1):0]), // Templated
							.ack		(ack1),		 // Templated
							.line_end	(line_end1),	 // Templated
							.video_loss	(video_loss1),	 // Templated
							.video_lock	(video_lock1),	 // Templated
							.fifo_rd_ctrl_cs(fifo_rd_ctrl_cs1[2:0]), // Templated
							.fs_detect_pipe	(fs_detect_pipe1), // Templated
							.fs_cnt_pipe	(fs_cnt_pipe1[15:0]), // Templated
							.empty_vld_aggregator0(empty_vld_pipe1_aggregator0), // Templated
							.empty_vld_aggregator1(empty_vld_pipe1_aggregator1), // Templated
							.empty_vld_aggregator2(empty_vld_pipe1_aggregator2), // Templated
							.empty_vld_aggregator3(empty_vld_pipe1_aggregator3), // Templated
							.ack_vld_aggregator0(ack_vld_pipe1_aggregator0), // Templated
							.ack_vld_aggregator1(ack_vld_pipe1_aggregator1), // Templated
							.ack_vld_aggregator2(ack_vld_pipe1_aggregator2), // Templated
							.ack_vld_aggregator3(ack_vld_pipe1_aggregator3), // Templated
							.line_end_vld_aggregator0(line_end_vld_pipe1_aggregator0), // Templated
							.line_end_vld_aggregator1(line_end_vld_pipe1_aggregator1), // Templated
							.line_end_vld_aggregator2(line_end_vld_pipe1_aggregator2), // Templated
							.line_end_vld_aggregator3(line_end_vld_pipe1_aggregator3), // Templated
							.video_pipe_data_aggre_bypass(video_pipe1_data_aggre_bypass[139:0]), // Templated
							.video_pipe_vld_aggre_bypass(video_pipe1_vld_aggre_bypass), // Templated
							.reg_rd_resv_pkt_cnt_lp_pf(reg_rd_resv_pkt_cnt_lp_pf_pipe1[31:0]), // Templated
							.reg_rd_resv_pkt_cnt_lp_ph(reg_rd_resv_pkt_cnt_lp_ph_pipe1[31:0]), // Templated
							.reg_rd_resv_pkt_cnt_sp_le(reg_rd_resv_pkt_cnt_sp_le_pipe1[31:0]), // Templated
							.reg_rd_resv_pkt_cnt_sp_ls(reg_rd_resv_pkt_cnt_sp_ls_pipe1[31:0]), // Templated
							.reg_rd_resv_pkt_cnt_sp_fe(reg_rd_resv_pkt_cnt_sp_fe_pipe1[31:0]), // Templated
							.reg_rd_resv_pkt_cnt_sp_fs(reg_rd_resv_pkt_cnt_sp_fs_pipe1[31:0]), // Templated
							.reg_rd_app_full_cnt_sync_fifo(reg_rd_app_full_cnt_sync_fifo_pipe1[31:0]), // Templated
							.reg_rd_app_full_cnt_async_fifo(reg_rd_app_full_cnt_async_fifo_pipe1[31:0]), // Templated
							.reg_rd_dispatched_cnt_ready_for_sch(reg_rd_pipe1_dispatched_cnt_ready_for_sch[31:0]), // Templated
							.lcrc_err	(lcrc_err1),	 // Templated
							.reg_rd_dbg_pkt_num_nonzero_threshold_err(reg_rd_dbg_pkt_num_nonzero_threshold_err[1]), // Templated
							.reg_rd_dbg_pkt_num_nonzero_and_fifo_empty_threshold_err(reg_rd_dbg_pkt_num_nonzero_and_fifo_empty_threshold_err[1]), // Templated
							.video_pipe_date_type_for_concat_align(video_pipe_date_type_for_concat_align1[5:0]), // Templated
							.video_pipe_date_type_for_concat_align_vld(video_pipe_date_type_for_concat_align_vld1), // Templated
							// Inputs
							.reg_app_ecc_addr_protect_en(reg_app_ecc_addr_protect_en), // Templated
							.reg_app_ecc_bypass(reg_app_ecc_bypass), // Templated
							.reg_app_ecc_fault_detc_en(reg_app_ecc_fault_detc_en), // Templated
							.reg_app_pkt_crc_gen_dis(reg_app_pkt_crc_gen_dis), // Templated
							.reg_resv_pkt_match_lp_dt(reg_resv_pkt_match_lp_dt_pipe1[5:0]), // Templated
							.reg_resv_pkt_match_lp_dt_en(reg_resv_pkt_match_lp_dt_en_pipe1), // Templated
							.reg_sram_lcrc_err_oen(reg_sram_lcrc_err_oen[1]), // Templated
							.reg_video_fifo_empty_depend_cnt_mux(reg_video_fifo_empty_depend_cnt_mux), // Templated
							.clk_1M		(clk_1M),	 // Templated
							.fifo_wrclk	(fifo_wrclk1),	 // Templated
							.fifo_wrclk_rst_n(fifo_wrclk_rst_n1), // Templated
							.fifo_rdclk	(fifo_rdclk1),	 // Templated
							.fifo_rdclk_rst_n(fifo_rdclk_rst_n1), // Templated
							.in_csi_data	(pipe1_csi_data[(`MEP_CSI2_DEVICE_IDI_CSIDATA_SIZE-1):0]), // Templated
							.in_bytes_en	(pipe1_bytes_en[(`MEP_CSI2_DEVICE_IDI_DATA_BYTEEN_WIDTH-1):0]), // Templated
							.in_header_en	(pipe1_header_en), // Templated
							.in_data_en	(pipe1_data_en), // Templated
							.in_data_type	(pipe1_data_type[5:0]), // Templated
							.in_virtual_channel(pipe1_virtual_channel[1:0]), // Templated
							.in_virtual_channel_x(pipe1_virtual_channel_x[(`MEP_CSI2_DEVICE_VCX_DWIDTH-1):0]), // Templated
							.in_word_count	(pipe1_word_count[15:0]), // Templated
							.in_aggr_id	(pipe1_aggr_id[3:0]), // Templated
							.in_pkt_crc	(pipe1_pkt_crc[31:0]), // Templated
							.in_pkt_crc_en	(pipe1_pkt_crc_en), // Templated
							.up_state	(up_state_video_pipe1), // Templated
							.line_delay_en	(line_delay_en1), // Templated
							.video_loss_en	(video_loss_en1), // Templated
							.time_window	(time_window1[16:0]), // Templated
							.reg_dft_tpram_config(reg_dft_tpram_config[8:0]), // Templated
							.reg_dft_sync_tpram_config(reg_dft_sync_tpram_config[9:0]), // Templated
							.app_aggregation_bypass(app_aggregation_bypass), // Templated
							.reg_video_pipe_en(reg_video_pipe_en[1]), // Templated
							.reg_last_byte_header_down_mux(reg_last_byte_header_down_mux), // Templated
							.reg_clear_resv_pkt_cnt_lp_pf(reg_clear_resv_pkt_cnt_lp_pf_pipe1), // Templated
							.reg_clear_resv_pkt_cnt_lp_ph(reg_clear_resv_pkt_cnt_lp_ph_pipe1), // Templated
							.reg_clear_resv_pkt_cnt_sp_le(reg_clear_resv_pkt_cnt_sp_le_pipe1), // Templated
							.reg_clear_resv_pkt_cnt_sp_ls(reg_clear_resv_pkt_cnt_sp_ls_pipe1), // Templated
							.reg_clear_resv_pkt_cnt_sp_fe(reg_clear_resv_pkt_cnt_sp_fe_pipe1), // Templated
							.reg_clear_resv_pkt_cnt_sp_fs(reg_clear_resv_pkt_cnt_sp_fs_pipe1), // Templated
							.reg_clear_app_full_cnt_async_fifo(reg_clear_app_full_cnt_async_fifo_pipe1), // Templated
							.reg_clear_app_full_cnt_sync_fifo(reg_clear_app_full_cnt_sync_fifo_pipe1), // Templated
							.reg_app_wr_idi_data_continue(reg_app_wr_idi_data_continue), // Templated
							.reg_dbg_pkt_num_nonzero_threshold(reg_dbg_pkt_num_nonzero_threshold[15:0]), // Templated
							.reg_dbg_pkt_num_nonzero_and_fifo_empty_threshold(reg_dbg_pkt_num_nonzero_and_fifo_empty_threshold[15:0])); // Templated
as6d_app_video_pipe_lane    u2_as6d_app_video_pipe_lane(/*AUTOINST*/
							// Outputs
							.ack_pre	(ack_pre2),	 // Templated
							.video_data_afifo_ecc_fault(video_data_afifo_ecc_fault2), // Templated
							.video_data_fwft_fifo_ecc_fault(video_data_fwft_fifo_ecc_fault2), // Templated
							.video_data_afifo_single_err(video_data_afifo_single_err2), // Templated
							.video_data_afifo_double_err(video_data_afifo_double_err2), // Templated
							.video_data_afifo_ovf_int(video_data_afifo_ovf_int2), // Templated
							.video_data_afifo_udf_int(video_data_afifo_udf_int2), // Templated
							.video_data_afifo_prog_full(video_data_afifo_prog_full2), // Templated
							.video_data_afifo_empty(video_data_afifo_empty2), // Templated
							.video_data_afifo_full(video_data_afifo_full2), // Templated
							.video_data_afifo_prog_empty(video_data_afifo_prog_empty2), // Templated
							.video_data_fwft_fifo_single_err(video_data_fwft_fifo_single_err2), // Templated
							.video_data_fwft_fifo_double_err(video_data_fwft_fifo_double_err2), // Templated
							.video_data_fwft_fifo_ovf_int(video_data_fwft_fifo_ovf_int2), // Templated
							.video_data_fwft_fifo_udf_int(video_data_fwft_fifo_udf_int2), // Templated
							.video_data_fwft_fifo_prog_full(video_data_fwft_fifo_prog_full2), // Templated
							.video_data_fwft_fifo_empty(video_data_fwft_fifo_empty2), // Templated
							.video_data_fwft_fifo_full(video_data_fwft_fifo_full2), // Templated
							.video_data_vld	(video_data_vld2), // Templated
							.video_data	(video_data2[(VIDEO_DATA_SIZE-1):0]), // Templated
							.ack		(ack2),		 // Templated
							.line_end	(line_end2),	 // Templated
							.video_loss	(video_loss2),	 // Templated
							.video_lock	(video_lock2),	 // Templated
							.fifo_rd_ctrl_cs(fifo_rd_ctrl_cs2[2:0]), // Templated
							.fs_detect_pipe	(fs_detect_pipe2), // Templated
							.fs_cnt_pipe	(fs_cnt_pipe2[15:0]), // Templated
							.empty_vld_aggregator0(empty_vld_pipe2_aggregator0), // Templated
							.empty_vld_aggregator1(empty_vld_pipe2_aggregator1), // Templated
							.empty_vld_aggregator2(empty_vld_pipe2_aggregator2), // Templated
							.empty_vld_aggregator3(empty_vld_pipe2_aggregator3), // Templated
							.ack_vld_aggregator0(ack_vld_pipe2_aggregator0), // Templated
							.ack_vld_aggregator1(ack_vld_pipe2_aggregator1), // Templated
							.ack_vld_aggregator2(ack_vld_pipe2_aggregator2), // Templated
							.ack_vld_aggregator3(ack_vld_pipe2_aggregator3), // Templated
							.line_end_vld_aggregator0(line_end_vld_pipe2_aggregator0), // Templated
							.line_end_vld_aggregator1(line_end_vld_pipe2_aggregator1), // Templated
							.line_end_vld_aggregator2(line_end_vld_pipe2_aggregator2), // Templated
							.line_end_vld_aggregator3(line_end_vld_pipe2_aggregator3), // Templated
							.video_pipe_data_aggre_bypass(video_pipe2_data_aggre_bypass[139:0]), // Templated
							.video_pipe_vld_aggre_bypass(video_pipe2_vld_aggre_bypass), // Templated
							.reg_rd_resv_pkt_cnt_lp_pf(reg_rd_resv_pkt_cnt_lp_pf_pipe2[31:0]), // Templated
							.reg_rd_resv_pkt_cnt_lp_ph(reg_rd_resv_pkt_cnt_lp_ph_pipe2[31:0]), // Templated
							.reg_rd_resv_pkt_cnt_sp_le(reg_rd_resv_pkt_cnt_sp_le_pipe2[31:0]), // Templated
							.reg_rd_resv_pkt_cnt_sp_ls(reg_rd_resv_pkt_cnt_sp_ls_pipe2[31:0]), // Templated
							.reg_rd_resv_pkt_cnt_sp_fe(reg_rd_resv_pkt_cnt_sp_fe_pipe2[31:0]), // Templated
							.reg_rd_resv_pkt_cnt_sp_fs(reg_rd_resv_pkt_cnt_sp_fs_pipe2[31:0]), // Templated
							.reg_rd_app_full_cnt_sync_fifo(reg_rd_app_full_cnt_sync_fifo_pipe2[31:0]), // Templated
							.reg_rd_app_full_cnt_async_fifo(reg_rd_app_full_cnt_async_fifo_pipe2[31:0]), // Templated
							.reg_rd_dispatched_cnt_ready_for_sch(reg_rd_pipe2_dispatched_cnt_ready_for_sch[31:0]), // Templated
							.lcrc_err	(lcrc_err2),	 // Templated
							.reg_rd_dbg_pkt_num_nonzero_threshold_err(reg_rd_dbg_pkt_num_nonzero_threshold_err[2]), // Templated
							.reg_rd_dbg_pkt_num_nonzero_and_fifo_empty_threshold_err(reg_rd_dbg_pkt_num_nonzero_and_fifo_empty_threshold_err[2]), // Templated
							.video_pipe_date_type_for_concat_align(video_pipe_date_type_for_concat_align2[5:0]), // Templated
							.video_pipe_date_type_for_concat_align_vld(video_pipe_date_type_for_concat_align_vld2), // Templated
							// Inputs
							.reg_app_ecc_addr_protect_en(reg_app_ecc_addr_protect_en), // Templated
							.reg_app_ecc_bypass(reg_app_ecc_bypass), // Templated
							.reg_app_ecc_fault_detc_en(reg_app_ecc_fault_detc_en), // Templated
							.reg_app_pkt_crc_gen_dis(reg_app_pkt_crc_gen_dis), // Templated
							.reg_resv_pkt_match_lp_dt(reg_resv_pkt_match_lp_dt_pipe2[5:0]), // Templated
							.reg_resv_pkt_match_lp_dt_en(reg_resv_pkt_match_lp_dt_en_pipe2), // Templated
							.reg_sram_lcrc_err_oen(reg_sram_lcrc_err_oen[2]), // Templated
							.reg_video_fifo_empty_depend_cnt_mux(reg_video_fifo_empty_depend_cnt_mux), // Templated
							.clk_1M		(clk_1M),	 // Templated
							.fifo_wrclk	(fifo_wrclk2),	 // Templated
							.fifo_wrclk_rst_n(fifo_wrclk_rst_n2), // Templated
							.fifo_rdclk	(fifo_rdclk2),	 // Templated
							.fifo_rdclk_rst_n(fifo_rdclk_rst_n2), // Templated
							.in_csi_data	(pipe2_csi_data[(`MEP_CSI2_DEVICE_IDI_CSIDATA_SIZE-1):0]), // Templated
							.in_bytes_en	(pipe2_bytes_en[(`MEP_CSI2_DEVICE_IDI_DATA_BYTEEN_WIDTH-1):0]), // Templated
							.in_header_en	(pipe2_header_en), // Templated
							.in_data_en	(pipe2_data_en), // Templated
							.in_data_type	(pipe2_data_type[5:0]), // Templated
							.in_virtual_channel(pipe2_virtual_channel[1:0]), // Templated
							.in_virtual_channel_x(pipe2_virtual_channel_x[(`MEP_CSI2_DEVICE_VCX_DWIDTH-1):0]), // Templated
							.in_word_count	(pipe2_word_count[15:0]), // Templated
							.in_aggr_id	(pipe2_aggr_id[3:0]), // Templated
							.in_pkt_crc	(pipe2_pkt_crc[31:0]), // Templated
							.in_pkt_crc_en	(pipe2_pkt_crc_en), // Templated
							.up_state	(up_state_video_pipe2), // Templated
							.line_delay_en	(line_delay_en2), // Templated
							.video_loss_en	(video_loss_en2), // Templated
							.time_window	(time_window2[16:0]), // Templated
							.reg_dft_tpram_config(reg_dft_tpram_config[8:0]), // Templated
							.reg_dft_sync_tpram_config(reg_dft_sync_tpram_config[9:0]), // Templated
							.app_aggregation_bypass(app_aggregation_bypass), // Templated
							.reg_video_pipe_en(reg_video_pipe_en[2]), // Templated
							.reg_last_byte_header_down_mux(reg_last_byte_header_down_mux), // Templated
							.reg_clear_resv_pkt_cnt_lp_pf(reg_clear_resv_pkt_cnt_lp_pf_pipe2), // Templated
							.reg_clear_resv_pkt_cnt_lp_ph(reg_clear_resv_pkt_cnt_lp_ph_pipe2), // Templated
							.reg_clear_resv_pkt_cnt_sp_le(reg_clear_resv_pkt_cnt_sp_le_pipe2), // Templated
							.reg_clear_resv_pkt_cnt_sp_ls(reg_clear_resv_pkt_cnt_sp_ls_pipe2), // Templated
							.reg_clear_resv_pkt_cnt_sp_fe(reg_clear_resv_pkt_cnt_sp_fe_pipe2), // Templated
							.reg_clear_resv_pkt_cnt_sp_fs(reg_clear_resv_pkt_cnt_sp_fs_pipe2), // Templated
							.reg_clear_app_full_cnt_async_fifo(reg_clear_app_full_cnt_async_fifo_pipe2), // Templated
							.reg_clear_app_full_cnt_sync_fifo(reg_clear_app_full_cnt_sync_fifo_pipe2), // Templated
							.reg_app_wr_idi_data_continue(reg_app_wr_idi_data_continue), // Templated
							.reg_dbg_pkt_num_nonzero_threshold(reg_dbg_pkt_num_nonzero_threshold[15:0]), // Templated
							.reg_dbg_pkt_num_nonzero_and_fifo_empty_threshold(reg_dbg_pkt_num_nonzero_and_fifo_empty_threshold[15:0])); // Templated
as6d_app_video_pipe_lane    u3_as6d_app_video_pipe_lane(/*AUTOINST*/
							// Outputs
							.ack_pre	(ack_pre3),	 // Templated
							.video_data_afifo_ecc_fault(video_data_afifo_ecc_fault3), // Templated
							.video_data_fwft_fifo_ecc_fault(video_data_fwft_fifo_ecc_fault3), // Templated
							.video_data_afifo_single_err(video_data_afifo_single_err3), // Templated
							.video_data_afifo_double_err(video_data_afifo_double_err3), // Templated
							.video_data_afifo_ovf_int(video_data_afifo_ovf_int3), // Templated
							.video_data_afifo_udf_int(video_data_afifo_udf_int3), // Templated
							.video_data_afifo_prog_full(video_data_afifo_prog_full3), // Templated
							.video_data_afifo_empty(video_data_afifo_empty3), // Templated
							.video_data_afifo_full(video_data_afifo_full3), // Templated
							.video_data_afifo_prog_empty(video_data_afifo_prog_empty3), // Templated
							.video_data_fwft_fifo_single_err(video_data_fwft_fifo_single_err3), // Templated
							.video_data_fwft_fifo_double_err(video_data_fwft_fifo_double_err3), // Templated
							.video_data_fwft_fifo_ovf_int(video_data_fwft_fifo_ovf_int3), // Templated
							.video_data_fwft_fifo_udf_int(video_data_fwft_fifo_udf_int3), // Templated
							.video_data_fwft_fifo_prog_full(video_data_fwft_fifo_prog_full3), // Templated
							.video_data_fwft_fifo_empty(video_data_fwft_fifo_empty3), // Templated
							.video_data_fwft_fifo_full(video_data_fwft_fifo_full3), // Templated
							.video_data_vld	(video_data_vld3), // Templated
							.video_data	(video_data3[(VIDEO_DATA_SIZE-1):0]), // Templated
							.ack		(ack3),		 // Templated
							.line_end	(line_end3),	 // Templated
							.video_loss	(video_loss3),	 // Templated
							.video_lock	(video_lock3),	 // Templated
							.fifo_rd_ctrl_cs(fifo_rd_ctrl_cs3[2:0]), // Templated
							.fs_detect_pipe	(fs_detect_pipe3), // Templated
							.fs_cnt_pipe	(fs_cnt_pipe3[15:0]), // Templated
							.empty_vld_aggregator0(empty_vld_pipe3_aggregator0), // Templated
							.empty_vld_aggregator1(empty_vld_pipe3_aggregator1), // Templated
							.empty_vld_aggregator2(empty_vld_pipe3_aggregator2), // Templated
							.empty_vld_aggregator3(empty_vld_pipe3_aggregator3), // Templated
							.ack_vld_aggregator0(ack_vld_pipe3_aggregator0), // Templated
							.ack_vld_aggregator1(ack_vld_pipe3_aggregator1), // Templated
							.ack_vld_aggregator2(ack_vld_pipe3_aggregator2), // Templated
							.ack_vld_aggregator3(ack_vld_pipe3_aggregator3), // Templated
							.line_end_vld_aggregator0(line_end_vld_pipe3_aggregator0), // Templated
							.line_end_vld_aggregator1(line_end_vld_pipe3_aggregator1), // Templated
							.line_end_vld_aggregator2(line_end_vld_pipe3_aggregator2), // Templated
							.line_end_vld_aggregator3(line_end_vld_pipe3_aggregator3), // Templated
							.video_pipe_data_aggre_bypass(video_pipe3_data_aggre_bypass[139:0]), // Templated
							.video_pipe_vld_aggre_bypass(video_pipe3_vld_aggre_bypass), // Templated
							.reg_rd_resv_pkt_cnt_lp_pf(reg_rd_resv_pkt_cnt_lp_pf_pipe3[31:0]), // Templated
							.reg_rd_resv_pkt_cnt_lp_ph(reg_rd_resv_pkt_cnt_lp_ph_pipe3[31:0]), // Templated
							.reg_rd_resv_pkt_cnt_sp_le(reg_rd_resv_pkt_cnt_sp_le_pipe3[31:0]), // Templated
							.reg_rd_resv_pkt_cnt_sp_ls(reg_rd_resv_pkt_cnt_sp_ls_pipe3[31:0]), // Templated
							.reg_rd_resv_pkt_cnt_sp_fe(reg_rd_resv_pkt_cnt_sp_fe_pipe3[31:0]), // Templated
							.reg_rd_resv_pkt_cnt_sp_fs(reg_rd_resv_pkt_cnt_sp_fs_pipe3[31:0]), // Templated
							.reg_rd_app_full_cnt_sync_fifo(reg_rd_app_full_cnt_sync_fifo_pipe3[31:0]), // Templated
							.reg_rd_app_full_cnt_async_fifo(reg_rd_app_full_cnt_async_fifo_pipe3[31:0]), // Templated
							.reg_rd_dispatched_cnt_ready_for_sch(reg_rd_pipe3_dispatched_cnt_ready_for_sch[31:0]), // Templated
							.lcrc_err	(lcrc_err3),	 // Templated
							.reg_rd_dbg_pkt_num_nonzero_threshold_err(reg_rd_dbg_pkt_num_nonzero_threshold_err[3]), // Templated
							.reg_rd_dbg_pkt_num_nonzero_and_fifo_empty_threshold_err(reg_rd_dbg_pkt_num_nonzero_and_fifo_empty_threshold_err[3]), // Templated
							.video_pipe_date_type_for_concat_align(video_pipe_date_type_for_concat_align3[5:0]), // Templated
							.video_pipe_date_type_for_concat_align_vld(video_pipe_date_type_for_concat_align_vld3), // Templated
							// Inputs
							.reg_app_ecc_addr_protect_en(reg_app_ecc_addr_protect_en), // Templated
							.reg_app_ecc_bypass(reg_app_ecc_bypass), // Templated
							.reg_app_ecc_fault_detc_en(reg_app_ecc_fault_detc_en), // Templated
							.reg_app_pkt_crc_gen_dis(reg_app_pkt_crc_gen_dis), // Templated
							.reg_resv_pkt_match_lp_dt(reg_resv_pkt_match_lp_dt_pipe3[5:0]), // Templated
							.reg_resv_pkt_match_lp_dt_en(reg_resv_pkt_match_lp_dt_en_pipe3), // Templated
							.reg_sram_lcrc_err_oen(reg_sram_lcrc_err_oen[3]), // Templated
							.reg_video_fifo_empty_depend_cnt_mux(reg_video_fifo_empty_depend_cnt_mux), // Templated
							.clk_1M		(clk_1M),	 // Templated
							.fifo_wrclk	(fifo_wrclk3),	 // Templated
							.fifo_wrclk_rst_n(fifo_wrclk_rst_n3), // Templated
							.fifo_rdclk	(fifo_rdclk3),	 // Templated
							.fifo_rdclk_rst_n(fifo_rdclk_rst_n3), // Templated
							.in_csi_data	(pipe3_csi_data[(`MEP_CSI2_DEVICE_IDI_CSIDATA_SIZE-1):0]), // Templated
							.in_bytes_en	(pipe3_bytes_en[(`MEP_CSI2_DEVICE_IDI_DATA_BYTEEN_WIDTH-1):0]), // Templated
							.in_header_en	(pipe3_header_en), // Templated
							.in_data_en	(pipe3_data_en), // Templated
							.in_data_type	(pipe3_data_type[5:0]), // Templated
							.in_virtual_channel(pipe3_virtual_channel[1:0]), // Templated
							.in_virtual_channel_x(pipe3_virtual_channel_x[(`MEP_CSI2_DEVICE_VCX_DWIDTH-1):0]), // Templated
							.in_word_count	(pipe3_word_count[15:0]), // Templated
							.in_aggr_id	(pipe3_aggr_id[3:0]), // Templated
							.in_pkt_crc	(pipe3_pkt_crc[31:0]), // Templated
							.in_pkt_crc_en	(pipe3_pkt_crc_en), // Templated
							.up_state	(up_state_video_pipe3), // Templated
							.line_delay_en	(line_delay_en3), // Templated
							.video_loss_en	(video_loss_en3), // Templated
							.time_window	(time_window3[16:0]), // Templated
							.reg_dft_tpram_config(reg_dft_tpram_config[8:0]), // Templated
							.reg_dft_sync_tpram_config(reg_dft_sync_tpram_config[9:0]), // Templated
							.app_aggregation_bypass(app_aggregation_bypass), // Templated
							.reg_video_pipe_en(reg_video_pipe_en[3]), // Templated
							.reg_last_byte_header_down_mux(reg_last_byte_header_down_mux), // Templated
							.reg_clear_resv_pkt_cnt_lp_pf(reg_clear_resv_pkt_cnt_lp_pf_pipe3), // Templated
							.reg_clear_resv_pkt_cnt_lp_ph(reg_clear_resv_pkt_cnt_lp_ph_pipe3), // Templated
							.reg_clear_resv_pkt_cnt_sp_le(reg_clear_resv_pkt_cnt_sp_le_pipe3), // Templated
							.reg_clear_resv_pkt_cnt_sp_ls(reg_clear_resv_pkt_cnt_sp_ls_pipe3), // Templated
							.reg_clear_resv_pkt_cnt_sp_fe(reg_clear_resv_pkt_cnt_sp_fe_pipe3), // Templated
							.reg_clear_resv_pkt_cnt_sp_fs(reg_clear_resv_pkt_cnt_sp_fs_pipe3), // Templated
							.reg_clear_app_full_cnt_async_fifo(reg_clear_app_full_cnt_async_fifo_pipe3), // Templated
							.reg_clear_app_full_cnt_sync_fifo(reg_clear_app_full_cnt_sync_fifo_pipe3), // Templated
							.reg_app_wr_idi_data_continue(reg_app_wr_idi_data_continue), // Templated
							.reg_dbg_pkt_num_nonzero_threshold(reg_dbg_pkt_num_nonzero_threshold[15:0]), // Templated
							.reg_dbg_pkt_num_nonzero_and_fifo_empty_threshold(reg_dbg_pkt_num_nonzero_and_fifo_empty_threshold[15:0])); // Templated

as6d_app_video_pipe_lane    u4_as6d_app_video_pipe_lane(/*AUTOINST*/
							// Outputs
							.ack_pre	(ack_pre4),	 // Templated
							.video_data_afifo_ecc_fault(video_data_afifo_ecc_fault4), // Templated
							.video_data_fwft_fifo_ecc_fault(video_data_fwft_fifo_ecc_fault4), // Templated
							.video_data_afifo_single_err(video_data_afifo_single_err4), // Templated
							.video_data_afifo_double_err(video_data_afifo_double_err4), // Templated
							.video_data_afifo_ovf_int(video_data_afifo_ovf_int4), // Templated
							.video_data_afifo_udf_int(video_data_afifo_udf_int4), // Templated
							.video_data_afifo_prog_full(video_data_afifo_prog_full4), // Templated
							.video_data_afifo_empty(video_data_afifo_empty4), // Templated
							.video_data_afifo_full(video_data_afifo_full4), // Templated
							.video_data_afifo_prog_empty(video_data_afifo_prog_empty4), // Templated
							.video_data_fwft_fifo_single_err(video_data_fwft_fifo_single_err4), // Templated
							.video_data_fwft_fifo_double_err(video_data_fwft_fifo_double_err4), // Templated
							.video_data_fwft_fifo_ovf_int(video_data_fwft_fifo_ovf_int4), // Templated
							.video_data_fwft_fifo_udf_int(video_data_fwft_fifo_udf_int4), // Templated
							.video_data_fwft_fifo_prog_full(video_data_fwft_fifo_prog_full4), // Templated
							.video_data_fwft_fifo_empty(video_data_fwft_fifo_empty4), // Templated
							.video_data_fwft_fifo_full(video_data_fwft_fifo_full4), // Templated
							.video_data_vld	(video_data_vld4), // Templated
							.video_data	(video_data4[(VIDEO_DATA_SIZE-1):0]), // Templated
							.ack		(ack4),		 // Templated
							.line_end	(line_end4),	 // Templated
							.video_loss	(video_loss4),	 // Templated
							.video_lock	(video_lock4),	 // Templated
							.fifo_rd_ctrl_cs(fifo_rd_ctrl_cs4[2:0]), // Templated
							.fs_detect_pipe	(fs_detect_pipe4), // Templated
							.fs_cnt_pipe	(fs_cnt_pipe4[15:0]), // Templated
							.empty_vld_aggregator0(empty_vld_pipe4_aggregator0), // Templated
							.empty_vld_aggregator1(empty_vld_pipe4_aggregator1), // Templated
							.empty_vld_aggregator2(empty_vld_pipe4_aggregator2), // Templated
							.empty_vld_aggregator3(empty_vld_pipe4_aggregator3), // Templated
							.ack_vld_aggregator0(ack_vld_pipe4_aggregator0), // Templated
							.ack_vld_aggregator1(ack_vld_pipe4_aggregator1), // Templated
							.ack_vld_aggregator2(ack_vld_pipe4_aggregator2), // Templated
							.ack_vld_aggregator3(ack_vld_pipe4_aggregator3), // Templated
							.line_end_vld_aggregator0(line_end_vld_pipe4_aggregator0), // Templated
							.line_end_vld_aggregator1(line_end_vld_pipe4_aggregator1), // Templated
							.line_end_vld_aggregator2(line_end_vld_pipe4_aggregator2), // Templated
							.line_end_vld_aggregator3(line_end_vld_pipe4_aggregator3), // Templated
							.video_pipe_data_aggre_bypass(video_pipe4_data_aggre_bypass[139:0]), // Templated
							.video_pipe_vld_aggre_bypass(video_pipe4_vld_aggre_bypass), // Templated
							.reg_rd_resv_pkt_cnt_lp_pf(reg_rd_resv_pkt_cnt_lp_pf_pipe4[31:0]), // Templated
							.reg_rd_resv_pkt_cnt_lp_ph(reg_rd_resv_pkt_cnt_lp_ph_pipe4[31:0]), // Templated
							.reg_rd_resv_pkt_cnt_sp_le(reg_rd_resv_pkt_cnt_sp_le_pipe4[31:0]), // Templated
							.reg_rd_resv_pkt_cnt_sp_ls(reg_rd_resv_pkt_cnt_sp_ls_pipe4[31:0]), // Templated
							.reg_rd_resv_pkt_cnt_sp_fe(reg_rd_resv_pkt_cnt_sp_fe_pipe4[31:0]), // Templated
							.reg_rd_resv_pkt_cnt_sp_fs(reg_rd_resv_pkt_cnt_sp_fs_pipe4[31:0]), // Templated
							.reg_rd_app_full_cnt_sync_fifo(reg_rd_app_full_cnt_sync_fifo_pipe4[31:0]), // Templated
							.reg_rd_app_full_cnt_async_fifo(reg_rd_app_full_cnt_async_fifo_pipe4[31:0]), // Templated
							.reg_rd_dispatched_cnt_ready_for_sch(reg_rd_pipe4_dispatched_cnt_ready_for_sch[31:0]), // Templated
							.lcrc_err	(lcrc_err4),	 // Templated
							.reg_rd_dbg_pkt_num_nonzero_threshold_err(reg_rd_dbg_pkt_num_nonzero_threshold_err[4]), // Templated
							.reg_rd_dbg_pkt_num_nonzero_and_fifo_empty_threshold_err(reg_rd_dbg_pkt_num_nonzero_and_fifo_empty_threshold_err[4]), // Templated
							.video_pipe_date_type_for_concat_align(video_pipe_date_type_for_concat_align4[5:0]), // Templated
							.video_pipe_date_type_for_concat_align_vld(video_pipe_date_type_for_concat_align_vld4), // Templated
							// Inputs
							.reg_app_ecc_addr_protect_en(reg_app_ecc_addr_protect_en), // Templated
							.reg_app_ecc_bypass(reg_app_ecc_bypass), // Templated
							.reg_app_ecc_fault_detc_en(reg_app_ecc_fault_detc_en), // Templated
							.reg_app_pkt_crc_gen_dis(reg_app_pkt_crc_gen_dis), // Templated
							.reg_resv_pkt_match_lp_dt(reg_resv_pkt_match_lp_dt_pipe4[5:0]), // Templated
							.reg_resv_pkt_match_lp_dt_en(reg_resv_pkt_match_lp_dt_en_pipe4), // Templated
							.reg_sram_lcrc_err_oen(reg_sram_lcrc_err_oen[4]), // Templated
							.reg_video_fifo_empty_depend_cnt_mux(reg_video_fifo_empty_depend_cnt_mux), // Templated
							.clk_1M		(clk_1M),	 // Templated
							.fifo_wrclk	(fifo_wrclk4),	 // Templated
							.fifo_wrclk_rst_n(fifo_wrclk_rst_n4), // Templated
							.fifo_rdclk	(fifo_rdclk4),	 // Templated
							.fifo_rdclk_rst_n(fifo_rdclk_rst_n4), // Templated
							.in_csi_data	(pipe4_csi_data[(`MEP_CSI2_DEVICE_IDI_CSIDATA_SIZE-1):0]), // Templated
							.in_bytes_en	(pipe4_bytes_en[(`MEP_CSI2_DEVICE_IDI_DATA_BYTEEN_WIDTH-1):0]), // Templated
							.in_header_en	(pipe4_header_en), // Templated
							.in_data_en	(pipe4_data_en), // Templated
							.in_data_type	(pipe4_data_type[5:0]), // Templated
							.in_virtual_channel(pipe4_virtual_channel[1:0]), // Templated
							.in_virtual_channel_x(pipe4_virtual_channel_x[(`MEP_CSI2_DEVICE_VCX_DWIDTH-1):0]), // Templated
							.in_word_count	(pipe4_word_count[15:0]), // Templated
							.in_aggr_id	(pipe4_aggr_id[3:0]), // Templated
							.in_pkt_crc	(pipe4_pkt_crc[31:0]), // Templated
							.in_pkt_crc_en	(pipe4_pkt_crc_en), // Templated
							.up_state	(up_state_video_pipe4), // Templated
							.line_delay_en	(line_delay_en4), // Templated
							.video_loss_en	(video_loss_en4), // Templated
							.time_window	(time_window4[16:0]), // Templated
							.reg_dft_tpram_config(reg_dft_tpram_config[8:0]), // Templated
							.reg_dft_sync_tpram_config(reg_dft_sync_tpram_config[9:0]), // Templated
							.app_aggregation_bypass(app_aggregation_bypass), // Templated
							.reg_video_pipe_en(reg_video_pipe_en[4]), // Templated
							.reg_last_byte_header_down_mux(reg_last_byte_header_down_mux), // Templated
							.reg_clear_resv_pkt_cnt_lp_pf(reg_clear_resv_pkt_cnt_lp_pf_pipe4), // Templated
							.reg_clear_resv_pkt_cnt_lp_ph(reg_clear_resv_pkt_cnt_lp_ph_pipe4), // Templated
							.reg_clear_resv_pkt_cnt_sp_le(reg_clear_resv_pkt_cnt_sp_le_pipe4), // Templated
							.reg_clear_resv_pkt_cnt_sp_ls(reg_clear_resv_pkt_cnt_sp_ls_pipe4), // Templated
							.reg_clear_resv_pkt_cnt_sp_fe(reg_clear_resv_pkt_cnt_sp_fe_pipe4), // Templated
							.reg_clear_resv_pkt_cnt_sp_fs(reg_clear_resv_pkt_cnt_sp_fs_pipe4), // Templated
							.reg_clear_app_full_cnt_async_fifo(reg_clear_app_full_cnt_async_fifo_pipe4), // Templated
							.reg_clear_app_full_cnt_sync_fifo(reg_clear_app_full_cnt_sync_fifo_pipe4), // Templated
							.reg_app_wr_idi_data_continue(reg_app_wr_idi_data_continue), // Templated
							.reg_dbg_pkt_num_nonzero_threshold(reg_dbg_pkt_num_nonzero_threshold[15:0]), // Templated
							.reg_dbg_pkt_num_nonzero_and_fifo_empty_threshold(reg_dbg_pkt_num_nonzero_and_fifo_empty_threshold[15:0])); // Templated
as6d_app_video_pipe_lane    u5_as6d_app_video_pipe_lane(/*AUTOINST*/
							// Outputs
							.ack_pre	(ack_pre5),	 // Templated
							.video_data_afifo_ecc_fault(video_data_afifo_ecc_fault5), // Templated
							.video_data_fwft_fifo_ecc_fault(video_data_fwft_fifo_ecc_fault5), // Templated
							.video_data_afifo_single_err(video_data_afifo_single_err5), // Templated
							.video_data_afifo_double_err(video_data_afifo_double_err5), // Templated
							.video_data_afifo_ovf_int(video_data_afifo_ovf_int5), // Templated
							.video_data_afifo_udf_int(video_data_afifo_udf_int5), // Templated
							.video_data_afifo_prog_full(video_data_afifo_prog_full5), // Templated
							.video_data_afifo_empty(video_data_afifo_empty5), // Templated
							.video_data_afifo_full(video_data_afifo_full5), // Templated
							.video_data_afifo_prog_empty(video_data_afifo_prog_empty5), // Templated
							.video_data_fwft_fifo_single_err(video_data_fwft_fifo_single_err5), // Templated
							.video_data_fwft_fifo_double_err(video_data_fwft_fifo_double_err5), // Templated
							.video_data_fwft_fifo_ovf_int(video_data_fwft_fifo_ovf_int5), // Templated
							.video_data_fwft_fifo_udf_int(video_data_fwft_fifo_udf_int5), // Templated
							.video_data_fwft_fifo_prog_full(video_data_fwft_fifo_prog_full5), // Templated
							.video_data_fwft_fifo_empty(video_data_fwft_fifo_empty5), // Templated
							.video_data_fwft_fifo_full(video_data_fwft_fifo_full5), // Templated
							.video_data_vld	(video_data_vld5), // Templated
							.video_data	(video_data5[(VIDEO_DATA_SIZE-1):0]), // Templated
							.ack		(ack5),		 // Templated
							.line_end	(line_end5),	 // Templated
							.video_loss	(video_loss5),	 // Templated
							.video_lock	(video_lock5),	 // Templated
							.fifo_rd_ctrl_cs(fifo_rd_ctrl_cs5[2:0]), // Templated
							.fs_detect_pipe	(fs_detect_pipe5), // Templated
							.fs_cnt_pipe	(fs_cnt_pipe5[15:0]), // Templated
							.empty_vld_aggregator0(empty_vld_pipe5_aggregator0), // Templated
							.empty_vld_aggregator1(empty_vld_pipe5_aggregator1), // Templated
							.empty_vld_aggregator2(empty_vld_pipe5_aggregator2), // Templated
							.empty_vld_aggregator3(empty_vld_pipe5_aggregator3), // Templated
							.ack_vld_aggregator0(ack_vld_pipe5_aggregator0), // Templated
							.ack_vld_aggregator1(ack_vld_pipe5_aggregator1), // Templated
							.ack_vld_aggregator2(ack_vld_pipe5_aggregator2), // Templated
							.ack_vld_aggregator3(ack_vld_pipe5_aggregator3), // Templated
							.line_end_vld_aggregator0(line_end_vld_pipe5_aggregator0), // Templated
							.line_end_vld_aggregator1(line_end_vld_pipe5_aggregator1), // Templated
							.line_end_vld_aggregator2(line_end_vld_pipe5_aggregator2), // Templated
							.line_end_vld_aggregator3(line_end_vld_pipe5_aggregator3), // Templated
							.video_pipe_data_aggre_bypass(video_pipe5_data_aggre_bypass[139:0]), // Templated
							.video_pipe_vld_aggre_bypass(video_pipe5_vld_aggre_bypass), // Templated
							.reg_rd_resv_pkt_cnt_lp_pf(reg_rd_resv_pkt_cnt_lp_pf_pipe5[31:0]), // Templated
							.reg_rd_resv_pkt_cnt_lp_ph(reg_rd_resv_pkt_cnt_lp_ph_pipe5[31:0]), // Templated
							.reg_rd_resv_pkt_cnt_sp_le(reg_rd_resv_pkt_cnt_sp_le_pipe5[31:0]), // Templated
							.reg_rd_resv_pkt_cnt_sp_ls(reg_rd_resv_pkt_cnt_sp_ls_pipe5[31:0]), // Templated
							.reg_rd_resv_pkt_cnt_sp_fe(reg_rd_resv_pkt_cnt_sp_fe_pipe5[31:0]), // Templated
							.reg_rd_resv_pkt_cnt_sp_fs(reg_rd_resv_pkt_cnt_sp_fs_pipe5[31:0]), // Templated
							.reg_rd_app_full_cnt_sync_fifo(reg_rd_app_full_cnt_sync_fifo_pipe5[31:0]), // Templated
							.reg_rd_app_full_cnt_async_fifo(reg_rd_app_full_cnt_async_fifo_pipe5[31:0]), // Templated
							.reg_rd_dispatched_cnt_ready_for_sch(reg_rd_pipe5_dispatched_cnt_ready_for_sch[31:0]), // Templated
							.lcrc_err	(lcrc_err5),	 // Templated
							.reg_rd_dbg_pkt_num_nonzero_threshold_err(reg_rd_dbg_pkt_num_nonzero_threshold_err[5]), // Templated
							.reg_rd_dbg_pkt_num_nonzero_and_fifo_empty_threshold_err(reg_rd_dbg_pkt_num_nonzero_and_fifo_empty_threshold_err[5]), // Templated
							.video_pipe_date_type_for_concat_align(video_pipe_date_type_for_concat_align5[5:0]), // Templated
							.video_pipe_date_type_for_concat_align_vld(video_pipe_date_type_for_concat_align_vld5), // Templated
							// Inputs
							.reg_app_ecc_addr_protect_en(reg_app_ecc_addr_protect_en), // Templated
							.reg_app_ecc_bypass(reg_app_ecc_bypass), // Templated
							.reg_app_ecc_fault_detc_en(reg_app_ecc_fault_detc_en), // Templated
							.reg_app_pkt_crc_gen_dis(reg_app_pkt_crc_gen_dis), // Templated
							.reg_resv_pkt_match_lp_dt(reg_resv_pkt_match_lp_dt_pipe5[5:0]), // Templated
							.reg_resv_pkt_match_lp_dt_en(reg_resv_pkt_match_lp_dt_en_pipe5), // Templated
							.reg_sram_lcrc_err_oen(reg_sram_lcrc_err_oen[5]), // Templated
							.reg_video_fifo_empty_depend_cnt_mux(reg_video_fifo_empty_depend_cnt_mux), // Templated
							.clk_1M		(clk_1M),	 // Templated
							.fifo_wrclk	(fifo_wrclk5),	 // Templated
							.fifo_wrclk_rst_n(fifo_wrclk_rst_n5), // Templated
							.fifo_rdclk	(fifo_rdclk5),	 // Templated
							.fifo_rdclk_rst_n(fifo_rdclk_rst_n5), // Templated
							.in_csi_data	(pipe5_csi_data[(`MEP_CSI2_DEVICE_IDI_CSIDATA_SIZE-1):0]), // Templated
							.in_bytes_en	(pipe5_bytes_en[(`MEP_CSI2_DEVICE_IDI_DATA_BYTEEN_WIDTH-1):0]), // Templated
							.in_header_en	(pipe5_header_en), // Templated
							.in_data_en	(pipe5_data_en), // Templated
							.in_data_type	(pipe5_data_type[5:0]), // Templated
							.in_virtual_channel(pipe5_virtual_channel[1:0]), // Templated
							.in_virtual_channel_x(pipe5_virtual_channel_x[(`MEP_CSI2_DEVICE_VCX_DWIDTH-1):0]), // Templated
							.in_word_count	(pipe5_word_count[15:0]), // Templated
							.in_aggr_id	(pipe5_aggr_id[3:0]), // Templated
							.in_pkt_crc	(pipe5_pkt_crc[31:0]), // Templated
							.in_pkt_crc_en	(pipe5_pkt_crc_en), // Templated
							.up_state	(up_state_video_pipe5), // Templated
							.line_delay_en	(line_delay_en5), // Templated
							.video_loss_en	(video_loss_en5), // Templated
							.time_window	(time_window5[16:0]), // Templated
							.reg_dft_tpram_config(reg_dft_tpram_config[8:0]), // Templated
							.reg_dft_sync_tpram_config(reg_dft_sync_tpram_config[9:0]), // Templated
							.app_aggregation_bypass(app_aggregation_bypass), // Templated
							.reg_video_pipe_en(reg_video_pipe_en[5]), // Templated
							.reg_last_byte_header_down_mux(reg_last_byte_header_down_mux), // Templated
							.reg_clear_resv_pkt_cnt_lp_pf(reg_clear_resv_pkt_cnt_lp_pf_pipe5), // Templated
							.reg_clear_resv_pkt_cnt_lp_ph(reg_clear_resv_pkt_cnt_lp_ph_pipe5), // Templated
							.reg_clear_resv_pkt_cnt_sp_le(reg_clear_resv_pkt_cnt_sp_le_pipe5), // Templated
							.reg_clear_resv_pkt_cnt_sp_ls(reg_clear_resv_pkt_cnt_sp_ls_pipe5), // Templated
							.reg_clear_resv_pkt_cnt_sp_fe(reg_clear_resv_pkt_cnt_sp_fe_pipe5), // Templated
							.reg_clear_resv_pkt_cnt_sp_fs(reg_clear_resv_pkt_cnt_sp_fs_pipe5), // Templated
							.reg_clear_app_full_cnt_async_fifo(reg_clear_app_full_cnt_async_fifo_pipe5), // Templated
							.reg_clear_app_full_cnt_sync_fifo(reg_clear_app_full_cnt_sync_fifo_pipe5), // Templated
							.reg_app_wr_idi_data_continue(reg_app_wr_idi_data_continue), // Templated
							.reg_dbg_pkt_num_nonzero_threshold(reg_dbg_pkt_num_nonzero_threshold[15:0]), // Templated
							.reg_dbg_pkt_num_nonzero_and_fifo_empty_threshold(reg_dbg_pkt_num_nonzero_and_fifo_empty_threshold[15:0])); // Templated
as6d_app_video_pipe_lane    u6_as6d_app_video_pipe_lane(/*AUTOINST*/
							// Outputs
							.ack_pre	(ack_pre6),	 // Templated
							.video_data_afifo_ecc_fault(video_data_afifo_ecc_fault6), // Templated
							.video_data_fwft_fifo_ecc_fault(video_data_fwft_fifo_ecc_fault6), // Templated
							.video_data_afifo_single_err(video_data_afifo_single_err6), // Templated
							.video_data_afifo_double_err(video_data_afifo_double_err6), // Templated
							.video_data_afifo_ovf_int(video_data_afifo_ovf_int6), // Templated
							.video_data_afifo_udf_int(video_data_afifo_udf_int6), // Templated
							.video_data_afifo_prog_full(video_data_afifo_prog_full6), // Templated
							.video_data_afifo_empty(video_data_afifo_empty6), // Templated
							.video_data_afifo_full(video_data_afifo_full6), // Templated
							.video_data_afifo_prog_empty(video_data_afifo_prog_empty6), // Templated
							.video_data_fwft_fifo_single_err(video_data_fwft_fifo_single_err6), // Templated
							.video_data_fwft_fifo_double_err(video_data_fwft_fifo_double_err6), // Templated
							.video_data_fwft_fifo_ovf_int(video_data_fwft_fifo_ovf_int6), // Templated
							.video_data_fwft_fifo_udf_int(video_data_fwft_fifo_udf_int6), // Templated
							.video_data_fwft_fifo_prog_full(video_data_fwft_fifo_prog_full6), // Templated
							.video_data_fwft_fifo_empty(video_data_fwft_fifo_empty6), // Templated
							.video_data_fwft_fifo_full(video_data_fwft_fifo_full6), // Templated
							.video_data_vld	(video_data_vld6), // Templated
							.video_data	(video_data6[(VIDEO_DATA_SIZE-1):0]), // Templated
							.ack		(ack6),		 // Templated
							.line_end	(line_end6),	 // Templated
							.video_loss	(video_loss6),	 // Templated
							.video_lock	(video_lock6),	 // Templated
							.fifo_rd_ctrl_cs(fifo_rd_ctrl_cs6[2:0]), // Templated
							.fs_detect_pipe	(fs_detect_pipe6), // Templated
							.fs_cnt_pipe	(fs_cnt_pipe6[15:0]), // Templated
							.empty_vld_aggregator0(empty_vld_pipe6_aggregator0), // Templated
							.empty_vld_aggregator1(empty_vld_pipe6_aggregator1), // Templated
							.empty_vld_aggregator2(empty_vld_pipe6_aggregator2), // Templated
							.empty_vld_aggregator3(empty_vld_pipe6_aggregator3), // Templated
							.ack_vld_aggregator0(ack_vld_pipe6_aggregator0), // Templated
							.ack_vld_aggregator1(ack_vld_pipe6_aggregator1), // Templated
							.ack_vld_aggregator2(ack_vld_pipe6_aggregator2), // Templated
							.ack_vld_aggregator3(ack_vld_pipe6_aggregator3), // Templated
							.line_end_vld_aggregator0(line_end_vld_pipe6_aggregator0), // Templated
							.line_end_vld_aggregator1(line_end_vld_pipe6_aggregator1), // Templated
							.line_end_vld_aggregator2(line_end_vld_pipe6_aggregator2), // Templated
							.line_end_vld_aggregator3(line_end_vld_pipe6_aggregator3), // Templated
							.video_pipe_data_aggre_bypass(video_pipe6_data_aggre_bypass[139:0]), // Templated
							.video_pipe_vld_aggre_bypass(video_pipe6_vld_aggre_bypass), // Templated
							.reg_rd_resv_pkt_cnt_lp_pf(reg_rd_resv_pkt_cnt_lp_pf_pipe6[31:0]), // Templated
							.reg_rd_resv_pkt_cnt_lp_ph(reg_rd_resv_pkt_cnt_lp_ph_pipe6[31:0]), // Templated
							.reg_rd_resv_pkt_cnt_sp_le(reg_rd_resv_pkt_cnt_sp_le_pipe6[31:0]), // Templated
							.reg_rd_resv_pkt_cnt_sp_ls(reg_rd_resv_pkt_cnt_sp_ls_pipe6[31:0]), // Templated
							.reg_rd_resv_pkt_cnt_sp_fe(reg_rd_resv_pkt_cnt_sp_fe_pipe6[31:0]), // Templated
							.reg_rd_resv_pkt_cnt_sp_fs(reg_rd_resv_pkt_cnt_sp_fs_pipe6[31:0]), // Templated
							.reg_rd_app_full_cnt_sync_fifo(reg_rd_app_full_cnt_sync_fifo_pipe6[31:0]), // Templated
							.reg_rd_app_full_cnt_async_fifo(reg_rd_app_full_cnt_async_fifo_pipe6[31:0]), // Templated
							.reg_rd_dispatched_cnt_ready_for_sch(reg_rd_pipe6_dispatched_cnt_ready_for_sch[31:0]), // Templated
							.lcrc_err	(lcrc_err6),	 // Templated
							.reg_rd_dbg_pkt_num_nonzero_threshold_err(reg_rd_dbg_pkt_num_nonzero_threshold_err[6]), // Templated
							.reg_rd_dbg_pkt_num_nonzero_and_fifo_empty_threshold_err(reg_rd_dbg_pkt_num_nonzero_and_fifo_empty_threshold_err[6]), // Templated
							.video_pipe_date_type_for_concat_align(video_pipe_date_type_for_concat_align6[5:0]), // Templated
							.video_pipe_date_type_for_concat_align_vld(video_pipe_date_type_for_concat_align_vld6), // Templated
							// Inputs
							.reg_app_ecc_addr_protect_en(reg_app_ecc_addr_protect_en), // Templated
							.reg_app_ecc_bypass(reg_app_ecc_bypass), // Templated
							.reg_app_ecc_fault_detc_en(reg_app_ecc_fault_detc_en), // Templated
							.reg_app_pkt_crc_gen_dis(reg_app_pkt_crc_gen_dis), // Templated
							.reg_resv_pkt_match_lp_dt(reg_resv_pkt_match_lp_dt_pipe6[5:0]), // Templated
							.reg_resv_pkt_match_lp_dt_en(reg_resv_pkt_match_lp_dt_en_pipe6), // Templated
							.reg_sram_lcrc_err_oen(reg_sram_lcrc_err_oen[6]), // Templated
							.reg_video_fifo_empty_depend_cnt_mux(reg_video_fifo_empty_depend_cnt_mux), // Templated
							.clk_1M		(clk_1M),	 // Templated
							.fifo_wrclk	(fifo_wrclk6),	 // Templated
							.fifo_wrclk_rst_n(fifo_wrclk_rst_n6), // Templated
							.fifo_rdclk	(fifo_rdclk6),	 // Templated
							.fifo_rdclk_rst_n(fifo_rdclk_rst_n6), // Templated
							.in_csi_data	(pipe6_csi_data[(`MEP_CSI2_DEVICE_IDI_CSIDATA_SIZE-1):0]), // Templated
							.in_bytes_en	(pipe6_bytes_en[(`MEP_CSI2_DEVICE_IDI_DATA_BYTEEN_WIDTH-1):0]), // Templated
							.in_header_en	(pipe6_header_en), // Templated
							.in_data_en	(pipe6_data_en), // Templated
							.in_data_type	(pipe6_data_type[5:0]), // Templated
							.in_virtual_channel(pipe6_virtual_channel[1:0]), // Templated
							.in_virtual_channel_x(pipe6_virtual_channel_x[(`MEP_CSI2_DEVICE_VCX_DWIDTH-1):0]), // Templated
							.in_word_count	(pipe6_word_count[15:0]), // Templated
							.in_aggr_id	(pipe6_aggr_id[3:0]), // Templated
							.in_pkt_crc	(pipe6_pkt_crc[31:0]), // Templated
							.in_pkt_crc_en	(pipe6_pkt_crc_en), // Templated
							.up_state	(up_state_video_pipe6), // Templated
							.line_delay_en	(line_delay_en6), // Templated
							.video_loss_en	(video_loss_en6), // Templated
							.time_window	(time_window6[16:0]), // Templated
							.reg_dft_tpram_config(reg_dft_tpram_config[8:0]), // Templated
							.reg_dft_sync_tpram_config(reg_dft_sync_tpram_config[9:0]), // Templated
							.app_aggregation_bypass(app_aggregation_bypass), // Templated
							.reg_video_pipe_en(reg_video_pipe_en[6]), // Templated
							.reg_last_byte_header_down_mux(reg_last_byte_header_down_mux), // Templated
							.reg_clear_resv_pkt_cnt_lp_pf(reg_clear_resv_pkt_cnt_lp_pf_pipe6), // Templated
							.reg_clear_resv_pkt_cnt_lp_ph(reg_clear_resv_pkt_cnt_lp_ph_pipe6), // Templated
							.reg_clear_resv_pkt_cnt_sp_le(reg_clear_resv_pkt_cnt_sp_le_pipe6), // Templated
							.reg_clear_resv_pkt_cnt_sp_ls(reg_clear_resv_pkt_cnt_sp_ls_pipe6), // Templated
							.reg_clear_resv_pkt_cnt_sp_fe(reg_clear_resv_pkt_cnt_sp_fe_pipe6), // Templated
							.reg_clear_resv_pkt_cnt_sp_fs(reg_clear_resv_pkt_cnt_sp_fs_pipe6), // Templated
							.reg_clear_app_full_cnt_async_fifo(reg_clear_app_full_cnt_async_fifo_pipe6), // Templated
							.reg_clear_app_full_cnt_sync_fifo(reg_clear_app_full_cnt_sync_fifo_pipe6), // Templated
							.reg_app_wr_idi_data_continue(reg_app_wr_idi_data_continue), // Templated
							.reg_dbg_pkt_num_nonzero_threshold(reg_dbg_pkt_num_nonzero_threshold[15:0]), // Templated
							.reg_dbg_pkt_num_nonzero_and_fifo_empty_threshold(reg_dbg_pkt_num_nonzero_and_fifo_empty_threshold[15:0])); // Templated
as6d_app_video_pipe_lane    u7_as6d_app_video_pipe_lane(/*AUTOINST*/
							// Outputs
							.ack_pre	(ack_pre7),	 // Templated
							.video_data_afifo_ecc_fault(video_data_afifo_ecc_fault7), // Templated
							.video_data_fwft_fifo_ecc_fault(video_data_fwft_fifo_ecc_fault7), // Templated
							.video_data_afifo_single_err(video_data_afifo_single_err7), // Templated
							.video_data_afifo_double_err(video_data_afifo_double_err7), // Templated
							.video_data_afifo_ovf_int(video_data_afifo_ovf_int7), // Templated
							.video_data_afifo_udf_int(video_data_afifo_udf_int7), // Templated
							.video_data_afifo_prog_full(video_data_afifo_prog_full7), // Templated
							.video_data_afifo_empty(video_data_afifo_empty7), // Templated
							.video_data_afifo_full(video_data_afifo_full7), // Templated
							.video_data_afifo_prog_empty(video_data_afifo_prog_empty7), // Templated
							.video_data_fwft_fifo_single_err(video_data_fwft_fifo_single_err7), // Templated
							.video_data_fwft_fifo_double_err(video_data_fwft_fifo_double_err7), // Templated
							.video_data_fwft_fifo_ovf_int(video_data_fwft_fifo_ovf_int7), // Templated
							.video_data_fwft_fifo_udf_int(video_data_fwft_fifo_udf_int7), // Templated
							.video_data_fwft_fifo_prog_full(video_data_fwft_fifo_prog_full7), // Templated
							.video_data_fwft_fifo_empty(video_data_fwft_fifo_empty7), // Templated
							.video_data_fwft_fifo_full(video_data_fwft_fifo_full7), // Templated
							.video_data_vld	(video_data_vld7), // Templated
							.video_data	(video_data7[(VIDEO_DATA_SIZE-1):0]), // Templated
							.ack		(ack7),		 // Templated
							.line_end	(line_end7),	 // Templated
							.video_loss	(video_loss7),	 // Templated
							.video_lock	(video_lock7),	 // Templated
							.fifo_rd_ctrl_cs(fifo_rd_ctrl_cs7[2:0]), // Templated
							.fs_detect_pipe	(fs_detect_pipe7), // Templated
							.fs_cnt_pipe	(fs_cnt_pipe7[15:0]), // Templated
							.empty_vld_aggregator0(empty_vld_pipe7_aggregator0), // Templated
							.empty_vld_aggregator1(empty_vld_pipe7_aggregator1), // Templated
							.empty_vld_aggregator2(empty_vld_pipe7_aggregator2), // Templated
							.empty_vld_aggregator3(empty_vld_pipe7_aggregator3), // Templated
							.ack_vld_aggregator0(ack_vld_pipe7_aggregator0), // Templated
							.ack_vld_aggregator1(ack_vld_pipe7_aggregator1), // Templated
							.ack_vld_aggregator2(ack_vld_pipe7_aggregator2), // Templated
							.ack_vld_aggregator3(ack_vld_pipe7_aggregator3), // Templated
							.line_end_vld_aggregator0(line_end_vld_pipe7_aggregator0), // Templated
							.line_end_vld_aggregator1(line_end_vld_pipe7_aggregator1), // Templated
							.line_end_vld_aggregator2(line_end_vld_pipe7_aggregator2), // Templated
							.line_end_vld_aggregator3(line_end_vld_pipe7_aggregator3), // Templated
							.video_pipe_data_aggre_bypass(video_pipe7_data_aggre_bypass[139:0]), // Templated
							.video_pipe_vld_aggre_bypass(video_pipe7_vld_aggre_bypass), // Templated
							.reg_rd_resv_pkt_cnt_lp_pf(reg_rd_resv_pkt_cnt_lp_pf_pipe7[31:0]), // Templated
							.reg_rd_resv_pkt_cnt_lp_ph(reg_rd_resv_pkt_cnt_lp_ph_pipe7[31:0]), // Templated
							.reg_rd_resv_pkt_cnt_sp_le(reg_rd_resv_pkt_cnt_sp_le_pipe7[31:0]), // Templated
							.reg_rd_resv_pkt_cnt_sp_ls(reg_rd_resv_pkt_cnt_sp_ls_pipe7[31:0]), // Templated
							.reg_rd_resv_pkt_cnt_sp_fe(reg_rd_resv_pkt_cnt_sp_fe_pipe7[31:0]), // Templated
							.reg_rd_resv_pkt_cnt_sp_fs(reg_rd_resv_pkt_cnt_sp_fs_pipe7[31:0]), // Templated
							.reg_rd_app_full_cnt_sync_fifo(reg_rd_app_full_cnt_sync_fifo_pipe7[31:0]), // Templated
							.reg_rd_app_full_cnt_async_fifo(reg_rd_app_full_cnt_async_fifo_pipe7[31:0]), // Templated
							.reg_rd_dispatched_cnt_ready_for_sch(reg_rd_pipe7_dispatched_cnt_ready_for_sch[31:0]), // Templated
							.lcrc_err	(lcrc_err7),	 // Templated
							.reg_rd_dbg_pkt_num_nonzero_threshold_err(reg_rd_dbg_pkt_num_nonzero_threshold_err[7]), // Templated
							.reg_rd_dbg_pkt_num_nonzero_and_fifo_empty_threshold_err(reg_rd_dbg_pkt_num_nonzero_and_fifo_empty_threshold_err[7]), // Templated
							.video_pipe_date_type_for_concat_align(video_pipe_date_type_for_concat_align7[5:0]), // Templated
							.video_pipe_date_type_for_concat_align_vld(video_pipe_date_type_for_concat_align_vld7), // Templated
							// Inputs
							.reg_app_ecc_addr_protect_en(reg_app_ecc_addr_protect_en), // Templated
							.reg_app_ecc_bypass(reg_app_ecc_bypass), // Templated
							.reg_app_ecc_fault_detc_en(reg_app_ecc_fault_detc_en), // Templated
							.reg_app_pkt_crc_gen_dis(reg_app_pkt_crc_gen_dis), // Templated
							.reg_resv_pkt_match_lp_dt(reg_resv_pkt_match_lp_dt_pipe7[5:0]), // Templated
							.reg_resv_pkt_match_lp_dt_en(reg_resv_pkt_match_lp_dt_en_pipe7), // Templated
							.reg_sram_lcrc_err_oen(reg_sram_lcrc_err_oen[7]), // Templated
							.reg_video_fifo_empty_depend_cnt_mux(reg_video_fifo_empty_depend_cnt_mux), // Templated
							.clk_1M		(clk_1M),	 // Templated
							.fifo_wrclk	(fifo_wrclk7),	 // Templated
							.fifo_wrclk_rst_n(fifo_wrclk_rst_n7), // Templated
							.fifo_rdclk	(fifo_rdclk7),	 // Templated
							.fifo_rdclk_rst_n(fifo_rdclk_rst_n7), // Templated
							.in_csi_data	(pipe7_csi_data[(`MEP_CSI2_DEVICE_IDI_CSIDATA_SIZE-1):0]), // Templated
							.in_bytes_en	(pipe7_bytes_en[(`MEP_CSI2_DEVICE_IDI_DATA_BYTEEN_WIDTH-1):0]), // Templated
							.in_header_en	(pipe7_header_en), // Templated
							.in_data_en	(pipe7_data_en), // Templated
							.in_data_type	(pipe7_data_type[5:0]), // Templated
							.in_virtual_channel(pipe7_virtual_channel[1:0]), // Templated
							.in_virtual_channel_x(pipe7_virtual_channel_x[(`MEP_CSI2_DEVICE_VCX_DWIDTH-1):0]), // Templated
							.in_word_count	(pipe7_word_count[15:0]), // Templated
							.in_aggr_id	(pipe7_aggr_id[3:0]), // Templated
							.in_pkt_crc	(pipe7_pkt_crc[31:0]), // Templated
							.in_pkt_crc_en	(pipe7_pkt_crc_en), // Templated
							.up_state	(up_state_video_pipe7), // Templated
							.line_delay_en	(line_delay_en7), // Templated
							.video_loss_en	(video_loss_en7), // Templated
							.time_window	(time_window7[16:0]), // Templated
							.reg_dft_tpram_config(reg_dft_tpram_config[8:0]), // Templated
							.reg_dft_sync_tpram_config(reg_dft_sync_tpram_config[9:0]), // Templated
							.app_aggregation_bypass(app_aggregation_bypass), // Templated
							.reg_video_pipe_en(reg_video_pipe_en[7]), // Templated
							.reg_last_byte_header_down_mux(reg_last_byte_header_down_mux), // Templated
							.reg_clear_resv_pkt_cnt_lp_pf(reg_clear_resv_pkt_cnt_lp_pf_pipe7), // Templated
							.reg_clear_resv_pkt_cnt_lp_ph(reg_clear_resv_pkt_cnt_lp_ph_pipe7), // Templated
							.reg_clear_resv_pkt_cnt_sp_le(reg_clear_resv_pkt_cnt_sp_le_pipe7), // Templated
							.reg_clear_resv_pkt_cnt_sp_ls(reg_clear_resv_pkt_cnt_sp_ls_pipe7), // Templated
							.reg_clear_resv_pkt_cnt_sp_fe(reg_clear_resv_pkt_cnt_sp_fe_pipe7), // Templated
							.reg_clear_resv_pkt_cnt_sp_fs(reg_clear_resv_pkt_cnt_sp_fs_pipe7), // Templated
							.reg_clear_app_full_cnt_async_fifo(reg_clear_app_full_cnt_async_fifo_pipe7), // Templated
							.reg_clear_app_full_cnt_sync_fifo(reg_clear_app_full_cnt_sync_fifo_pipe7), // Templated
							.reg_app_wr_idi_data_continue(reg_app_wr_idi_data_continue), // Templated
							.reg_dbg_pkt_num_nonzero_threshold(reg_dbg_pkt_num_nonzero_threshold[15:0]), // Templated
							.reg_dbg_pkt_num_nonzero_and_fifo_empty_threshold(reg_dbg_pkt_num_nonzero_and_fifo_empty_threshold[15:0])); // Templated

                            
assign fifo_rdclk          =   {fifo_rdclk7,
                                fifo_rdclk6,  
                                fifo_rdclk5,
                                fifo_rdclk4,
                                fifo_rdclk3,
                                fifo_rdclk2,  
                                fifo_rdclk1,
                                fifo_rdclk0};
                            
assign fifo_rdclk_rst_n    =   {fifo_rdclk_rst_n7,
                                fifo_rdclk_rst_n6,  
                                fifo_rdclk_rst_n5,
                                fifo_rdclk_rst_n4,
                                fifo_rdclk_rst_n3,
                                fifo_rdclk_rst_n2,  
                                fifo_rdclk_rst_n1,
                                fifo_rdclk_rst_n0};

assign pipe_fifo_full_pre  =   {video_data_fwft_fifo_full7,
                                video_data_fwft_fifo_full6,
                                video_data_fwft_fifo_full5,
                                video_data_fwft_fifo_full4,
                                video_data_fwft_fifo_full3,
                                video_data_fwft_fifo_full2,
                                video_data_fwft_fifo_full1,
                                video_data_fwft_fifo_full0};

generate for(j=0;j<=7;j=j+1)begin:pulse_cnt_pipe_fifo_bk
    as6d_app_pulse_cnt#(
        .CNT_WDTH(1)
    ) as6d_app_pulse_cnt_pipe_fifo(
        .cnt    (reg_rd_pipe_fifo_full[j]),    
        .clk    (fifo_rdclk[j]),    
        .rst_n  (fifo_rdclk_rst_n[j]),    
        .clear  (pipe_fifo_full_clear[j]),  
        .pulse  (pipe_fifo_full_pre[j])    
    );
end
endgenerate


endmodule

---_FILE_END_---
---_PATH_START_---APP_device_constants.vh---_PATH_END_---
// ------------------------------------------------------------------------------
// 
// Copyright 2015 - 2021 Synopsys, INC.
// 
// This Synopsys IP and all associated documentation are proprietary to
// Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
// written license agreement with Synopsys, Inc. All other use, reproduction,
// modification, or distribution of the Synopsys IP or the associated
// documentation is strictly prohibited.
// 
// Component Name   : DWC_mipicsi2_device
// Component Version: 1.32a
// Release Type     : GA
// Build ID         : 85.222.61.51
// ------------------------------------------------------------------------------

`define _GUARD_APP_DEVICE_CONSTANTS_

//-- Description : Constants definition
// -----------------------------------------------------------
// -- BCM's configuration
// -----------------------------------------------------------

`define DWC_NO_TST_MODE                 1
`define DWC_NO_CDC_INIT                 1
`define DWC_BCM06_NO_DIAG_N             1

// ------------------------------------------------------------
// -- Register address offset macros
// -- All registers are on 32-bit boundaries
// ------------------------------------------------------------
  // General Control Register Address
  `define  CSI2_DEVICE_VERSION_OS                 12'h000
  `define  CSI2_DEVICE_CSI2_RESETN_OS             12'h004
  `define  CSI2_DEVICE_DATA_SCRAMBLING_OS         12'h008
  `define  CSI2_DEVICE_VER_TYPE_OS                12'h00c
  `define  CSI2_DEVICE_SS_CTRL_OS                 12'h010


  // Interrupt Related Register Address
  `define  CSI2_DEVICE_INT_ST_MAIN_OS             12'h100
  `define  CSI2_DEVICE_INT_ST_VPG_OS              12'h104
  `define  CSI2_DEVICE_INT_ST_IDI_OS              12'h108
  `define  CSI2_DEVICE_INT_ST_PHY_OS              12'h110
  `define  CSI2_DEVICE_INT_ST_IDI_VCX_OS          12'h114
  `define  CSI2_DEVICE_INT_ST_IDI_VCX2_OS         12'h118


  `define  CSI2_DEVICE_INT_MASK_N_VPG_OS          12'h160
  `define  CSI2_DEVICE_INT_FORCE_VPG_OS           12'h164
  `define  CSI2_DEVICE_INT_MASK_N_IDI_OS          12'h168
  `define  CSI2_DEVICE_INT_FORCE_IDI_OS           12'h16c
  `define  CSI2_DEVICE_INT_MASK_N_PHY_OS          12'h178
  `define  CSI2_DEVICE_INT_FORCE_PHY_OS           12'h17C
  `define  CSI2_DEVICE_INT_MASK_N_IDI_VCX_OS      12'h180
  `define  CSI2_DEVICE_INT_FORCE_IDI_VCX_OS       12'h184
  `define  CSI2_DEVICE_INT_MASK_N_IDI_VCX2_OS     12'h188
  `define  CSI2_DEVICE_INT_FORCE_IDI_VCX2_OS      12'h18c


  // VPG Related Register Address
  `define  CSI2_DEVICE_VPG_EN_OS                  12'h200
  `define  CSI2_DEVICE_VPG_ACTIVE_OS              12'h204
  `define  CSI2_DEVICE_VPG_MODE_CFG_OS            12'h208
  `define  CSI2_DEVICE_VPG_PKT_CFG_OS             12'h20c
  `define  CSI2_DEVICE_VPG_PKT_SIZE_OS            12'h210
  `define  CSI2_DEVICE_VPG_HSA_TIME_OS            12'h214
  `define  CSI2_DEVICE_VPG_HBP_TIME_OS            12'h218
  `define  CSI2_DEVICE_VPG_HLINE_TIME_OS          12'h21c
  `define  CSI2_DEVICE_VPG_VSA_LINES_OS           12'h220
  `define  CSI2_DEVICE_VPG_VBP_LINES_OS           12'h224
  `define  CSI2_DEVICE_VPG_VFP_LINES_OS           12'h228
  `define  CSI2_DEVICE_VPG_ACT_LINES_OS           12'h22c
  `define  CSI2_DEVICE_VPG_MAX_FRAME_NUM_OS       12'h230
  `define  CSI2_DEVICE_VPG_START_LINE_NUM_OS      12'h234
  `define  CSI2_DEVICE_VPG_STEP_LINE_NUM_OS       12'h238
  `define  CSI2_DEVICE_VPG_BK_LINES_OS            12'h23c

  // PHY Related Register Address
  `define  CSI2_DEVICE_PHY_INIT_CTRL_OS           12'h300
  `define  CSI2_DEVICE_PHY_IF_CFG_OS              12'h304
  `define  CSI2_DEVICE_PHY_TXREQCLKHS_CON_OS      12'h308
  `define  CSI2_DEVICE_PHY_ULPS_CTRL_OS           12'h30c
  `define  CSI2_DEVICE_CLKMGR_CFG_OS              12'h310
  `define  CSI2_DEVICE_PHY_CAL_OS                 12'h314
  `define  CSI2_DEVICE_PHY_CAL_STS_OS             12'h318
  `define  CSI2_DEVICE_TO_CNT_CFG_OS              12'h31c
  `define  CSI2_DEVICE_PHY_MODE_OS                12'h320


  `define  CSI2_DEVICE_PHY_TIMING_CALC_CTRL_OS    12'h328
  `define  CSI2_DEVICE_PHY_TIMING_CALC_STATUS_OS  12'h32c
  `define  CSI2_DEVICE_PHY_SWITCH_TIME_AUTO_OS    12'h330
  `define  CSI2_DEVICE_PHY_STATUS_ALL_OS          12'h334
  `define  CSI2_DEVICE_PHY0_TEST_CTRL0_OS         12'h338
  `define  CSI2_DEVICE_PHY0_TEST_CTRL1_OS         12'h33c


  `define  CSI2_DEVICE_TX_REG_CSI_EPD_EN_SSP_OS       12'h348
  `define  CSI2_DEVICE_TX_REG_CSI_EPD_OP_SLP_OS       12'h34c
  `define  CSI2_DEVICE_TX_REG_CSI_EPD_MISC_OPTIONS_OS 12'h350
  `define  CSI2_DEVICE_TX_REG_CSI_EPD_MAX_OS          12'h354
  `define  CSI2_DEVICE_PHY_HS_IDLE_TIME_AUTO_OS       12'h35c

  // IDI Related Register Address
  `define  CSI2_DEVICE_IDI_FIFO_STATUS_OS         12'h400











  // Diagnosis Interrupt Related Register Address
  `define  CSI2_DEVICE_INT_ST_DIAG_MAIN_OS               12'h800
  `define  CSI2_DEVICE_INT_ST_DIAG0_OS                   12'h804
  `define  CSI2_DEVICE_INT_ST_FAP_VPG_OS                 12'h808
  `define  CSI2_DEVICE_INT_ST_FAP_IDI_OS                 12'h80c
  `define  CSI2_DEVICE_INT_ST_FAP_PHY_OS                 12'h814
  `define  CSI2_DEVICE_INT_ST_FAP_IDI_VCX_OS             12'h818
  `define  CSI2_DEVICE_INT_ST_FAP_IDI_VCX2_OS            12'h81c


  `define  CSI2_DEVICE_INT_MASK_N_DIAG0_OS               12'h860
  `define  CSI2_DEVICE_INT_FORCE_DIAG0_OS                12'h864

  `define  CSI2_DEVICE_INT_MASK_N_FAP_VPG_OS             12'h868
  `define  CSI2_DEVICE_INT_FORCE_FAP_VPG_OS              12'h86c
  `define  CSI2_DEVICE_INT_MASK_N_FAP_IDI_OS             12'h870
  `define  CSI2_DEVICE_INT_FORCE_FAP_IDI_OS              12'h874
  `define  CSI2_DEVICE_INT_MASK_N_FAP_PHY_OS             12'h880
  `define  CSI2_DEVICE_INT_FORCE_FAP_PHY_OS              12'h884
  `define  CSI2_DEVICE_INT_MASK_N_FAP_IDI_VCX_OS         12'h888
  `define  CSI2_DEVICE_INT_FORCE_FAP_IDI_VCX_OS          12'h88c
  `define  CSI2_DEVICE_INT_MASK_N_FAP_IDI_VCX2_OS        12'h890
  `define  CSI2_DEVICE_INT_FORCE_FAP_IDI_VCX2_OS         12'h894

  `define  CSI2_DEVICE_IDI_AP_STATUS_OS                  12'h904
  `define  CSI2_DEVICE_AMBAAPBINTF_AP_STATUS_OS          12'h908
  `define  CSI2_DEVICE_PHY_IF_CTRL_AP_STATUS_OS          12'h90c
  `define  CSI2_DEVICE_REG_BANK_AP_STATUS_OS             12'h910
  `define  CSI2_DEVICE_IDI_FIFOCTRL_AP_STATUS_OS         12'h918
  `define  CSI2_DEVICE_PKT_BUILDER_AP_STATUS_OS          12'h91c
  `define  CSI2_DEVICE_ERR_HANDLER_AP_STATUS_OS          12'h920
  `define  CSI2_DEVICE_SYNC_AP_STATUS_OS                 12'h924
  `define  CSI2_DEVICE_PKT_IF_AP_STATUS_OS               12'h928
  `define  CSI2_DEVICE_ECF_AP_STATUS_OS                  12'h92c
  `define  CSI2_DEVICE_CMU_AP_STATUS_OS                  12'h930

  `define  CSI2_DEVICE_MASK_N_IDI_AP_STATUS_OS           12'h9c8
  `define  CSI2_DEVICE_FORCE_IDI_AP_STATUS_OS            12'h9cc
  `define  CSI2_DEVICE_MASK_N_AMBAAPBINTF_AP_STATUS_OS   12'h9d0
  `define  CSI2_DEVICE_FORCE_AMBAAPBINTF_AP_STATUS_OS    12'h9d4
  `define  CSI2_DEVICE_MASK_N_PHY_IF_CTRL_AP_STATUS_OS   12'h9d8
  `define  CSI2_DEVICE_FORCE_PHY_IF_CTRL_AP_STATUS_OS    12'h9dc
  `define  CSI2_DEVICE_MASK_N_REG_BANK_AP_STATUS_OS      12'h9e0
  `define  CSI2_DEVICE_FORCE_REG_BANK_AP_STATUS_OS       12'h9e4
  `define  CSI2_DEVICE_MASK_N_IDI_FIFOCTRL_AP_STATUS_OS  12'h9f0
  `define  CSI2_DEVICE_FORCE_IDI_FIFOCTRL_AP_STATUS_OS   12'h9f4
  `define  CSI2_DEVICE_MASK_N_PKT_BUILDER_AP_STATUS_OS   12'h9f8
  `define  CSI2_DEVICE_FORCE_PKT_BUILDER_AP_STATUS_OS    12'h9fc
  `define  CSI2_DEVICE_MASK_N_ERR_HANDLER_AP_STATUS_OS   12'ha00
  `define  CSI2_DEVICE_FORCE_ERR_HANDLER_AP_STATUS_OS    12'ha04
  `define  CSI2_DEVICE_MASK_N_SYNC_AP_STATUS_OS          12'ha08
  `define  CSI2_DEVICE_FORCE_SYNC_AP_STATUS_OS           12'ha0c
  `define  CSI2_DEVICE_MASK_N_PKT_IF_AP_STATUS_OS        12'ha10
  `define  CSI2_DEVICE_FORCE_PKT_IF_AP_STATUS_OS         12'ha14
  `define  CSI2_DEVICE_MASK_N_ECF_AP_STATUS_OS           12'ha18
  `define  CSI2_DEVICE_FORCE_ECF_AP_STATUS_OS            12'ha1c
  `define  CSI2_DEVICE_MASK_N_CMU_AP_STATUS_OS           12'ha20
  `define  CSI2_DEVICE_FORCE_CMU_AP_STATUS_OS            12'ha24

  `define  CSI2_DEVICE_ERR_INJ_CTRL_OS                   12'hb00
  `define  CSI2_DEVICE_ERR_INJ_STATUS_OS                 12'hb04
  `define  CSI2_DEVICE_ERR_INJ_CHK_MASK_OS               12'hb08
  `define  CSI2_DEVICE_ERR_INJ_D31_0_MASK_OS             12'hb0c
  `define  CSI2_DEVICE_ERR_INJ_D63_32_MASK_OS            12'hb10
  `define  CSI2_DEVICE_ERR_INJ_D95_64_MASK_OS            12'hb14
  `define  CSI2_DEVICE_ERR_INJ_D127_96_MASK_OS           12'hb18

  // Faulty Address Logger
  `define CSI2_DEVICE_IDI_RAM_ERR_LOG_AP_OS              12'hb2c
  `define CSI2_DEVICE_IDI_RAM_ADDR_LOG_AP_OS             12'hb30


// -----------------------------------------------------------
// -- Register bit Width macros
// -----------------------------------------------------------
  // General control register
  `define  CSI2_DEVICE_VERSION_RS                      32
  `define  CSI2_DEVICE_CSI2_RESETN_RS                   2

  `define  CSI2_DEVICE_DATA_SCRAMBLING_EN_RS            1

  `define  CSI2_DEVICE_DATA_SCRAMBLING_RS               5
  `define  CSI2_DEVICE_SINGLE_SEED_EN_RS                1

  `define  CSI2_DEVICE_VER_TYPE_RS                     32
  `define  CSI2_DEVICE_SS_ENABLE_RS                     1


  // Interruption related registers
  `define  CSI2_DEVICE_INT_ST_MAIN_RS                   6
  `define  CSI2_DEVICE_INT_VPG_RS                       1
  `define  CSI2_DEVICE_INT_IDI_RS                       6
  `define  CSI2_DEVICE_INT_IDI_VCX_RS                   12
  `define  CSI2_DEVICE_INT_IDI_VCX2_RS                  16



  `define  CSI2_DEVICE_INT_PHY_RS                       3


  // Video pattern generator registers
  `define  CSI2_DEVICE_VPG_EN_RS                        1
  `define  CSI2_DEVICE_VPG_ACTIVE_RS                    1

  `define  CSI2_DEVICE_VPG_MODE_CFG_RS                 17
  `define  CSI2_DEVICE_VPG_MODE_RS                      1
  `define  CSI2_DEVICE_VPG_ORIENTATION_RS               1

  `define  CSI2_DEVICE_VPG_PKT_CFG_RS                  15
  `define  CSI2_DEVICE_VPG_DT_RS                        6
  `define  CSI2_DEVICE_VPG_VC_RS                        2
  `define  CSI2_DEVICE_VPG_HSYNC_EN_RS                  1
  `define  CSI2_DEVICE_VPG_LINE_NUM_MODE_RS             2
  `define  CSI2_DEVICE_VPG_FRAME_NUM_MODE_RS            1

  `define  CSI2_DEVICE_VPG_PKT_SIZE_RS                 14
  `define  CSI2_DEVICE_VPG_HSA_TIME_RS                 12
  `define  CSI2_DEVICE_VPG_HBP_TIME_RS                 12
  `define  CSI2_DEVICE_VPG_HLINE_TIME_RS               15
  `define  CSI2_DEVICE_VPG_VSA_LINES_RS                10
  `define  CSI2_DEVICE_VPG_VBP_LINES_RS                10
  `define  CSI2_DEVICE_VPG_VFP_LINES_RS                10
  `define  CSI2_DEVICE_VPG_ACT_LINES_RS                14
  `define  CSI2_DEVICE_VPG_BK_LINES_RS                 10

  `define  CSI2_DEVICE_VPG_MAX_FRAME_NUM_RS            16
  `define  CSI2_DEVICE_VPG_START_LINE_NUM_RS           16
  `define  CSI2_DEVICE_VPG_STEP_LINE_NUM_RS            16

  //PHY related registers
  `define  CSI2_DEVICE_PHY_INIT_CTRL_RS                 5
  `define  CSI2_DEVICE_PHY_SHUTDOWNZ_RS                 1
  `define  CSI2_DEVICE_PHY_RSTZ_RS                      1
  `define  CSI2_DEVICE_PHY_ENABLECLK_RS                 1
  `define  CSI2_DEVICE_PHY_FORCEPLL_RS                  1
  `define  CSI2_DEVICE_PHY_FORCETXSTOPMODE_RS           1
  `define  CSI2_DEVICE_PHY_IF_CFG_RS                   16
  `define  CSI2_DEVICE_LANE_EN_NUM_RS                   3
  `define  CSI2_DEVICE_CPHY_ALP_EN_RS                   1
  `define  CSI2_DEVICE_STOP_WAIT_TIME_RS                8

  `define  CSI2_DEVICE_PHY_TXREQCLKHS_CON_RS            1
  `define  CSI2_DEVICE_PHY_ULPS_CTRL_RS                 4

  `define  CSI2_DEVICE_CLKMGR_CFG_RS                   16
  `define  CSI2_DEVICE_TX_ESC_CLK_DIVISION_RS           8
  `define  CSI2_DEVICE_TO_CLK_DIVISION_RS               8
  `define  CSI2_DEVICE_TO_CNT_CFG_QST_RS               16

  `define  CSI2_DEVICE_PHY_CAL_ALL_RS                   3
  `define  CSI2_DEVICE_PHY_CAL_RS                       1
  `define  CSI2_DEVICE_PHY_EQ_RS                        2

  `define  CSI2_DEVICE_PHY_STATUS_RS                   11

  `define  CSI2_DEVICE_PHY_STATUS_ALL_RS               (`CSI2_DEVICE_PHY_STATUS_RS+3)

  `define  CSI2_DEVICE_PHY0_TEST_CTRL0_RS               2
  `define  CSI2_DEVICE_PHY0_TEST_CTRL1_RS              17


  `define  CSI2_DEVICE_TX_DATAWIDTH_RS                  2
  `define  CSI2_DEVICE_PHY_MODE_RS                      1

  `define  CSI2_DEVICE_PHY_TEST_CTRL_RS                11

  `define  CSI2_DEVICE_TX_REG_CSI_EPD_EN_SSP_RS        16
  `define  CSI2_DEVICE_EPD_SSP_NUM_RS                  15
  `define  CSI2_DEVICE_EPD_EN_RS                        1

  `define  CSI2_DEVICE_TX_REG_CSI_EPD_OP_SLP_RS        16
  `define  CSI2_DEVICE_EPD_OP_DPHY_RS                   1
  `define  CSI2_DEVICE_EPD_SLP_NUM_RS                  15

  `define  CSI2_DEVICE_TX_REG_CSI_EPD_MISC_OPTIONS_RS   8
  `define  CSI2_DEVICE_EPD_SPA_LEN_OP2_RS               2
  `define  CSI2_DEVICE_EOTP_EN_RS                       1
  `define  CSI2_DEVICE_EPD_SPA_WO_PDQ_EN_RS             1

  `define  CSI2_DEVICE_EPD_SSP_BYTE_RS                 (`CSI2_DEVICE_EPD_SSP_NUM_RS + 4)
  `define  CSI2_DEVICE_EPD_SLP_BYTE_RS                 (`CSI2_DEVICE_EPD_SLP_NUM_RS + 4)

  `define  CSI2_DEVICE_TX_REG_CSI_EPD_MAX_RS           32
  `define  CSI2_DEVICE_TX_HS_IDLE_TIME_RS              16

  // PHY Timing Auto-calculation related registers
  `define  CSI2_DEVICE_PHY_TIMING_CALC_EN_RS            1
  `define  CSI2_DEVICE_PHY_TIMING_CALC_ACTIVE_RS        1
  `define  CSI2_DEVICE_PHY_SWITCH_TIME_AUTO_RS         32
  `define  CSI2_DEVICE_PHY_HS2LP_TIME_AUTO_RS          16
  `define  CSI2_DEVICE_PHY_LP2HS_TIME_AUTO_RS          16
  `define  CSI2_DEVICE_PHY_HS_IDLE_TIME_AUTO_RS        16






  `define  CSI2_DEVICE_TX_HS_IDLE_BYTES_RS             (`CSI2_DEVICE_TX_HS_IDLE_TIME_RS+`CSI2_DEVICE_PLD_BYTEEN_WIDTH)

  // IDI related registers
  `define  CSI2_DEVICE_IDI_FIFO_STATUS_RS              4


  // Diagnosis Interrupt Related Register Width
  `define  CSI2_DEVICE_INT_ST_DIAG_MAIN_RS             7
  `define  CSI2_DEVICE_INT_DIAG0_RS                    21

  `define CSI2_DEVICE_ERR_INJ_CTRL_RS                  3
  `define CSI2_DEVICE_ERR_INJ_STATUS_RS                1
  `define CSI2_DEVICE_ERR_INJ_CHK_MASK_RS              10
  `define CSI2_DEVICE_ERR_INJ_DATA_MASK_RS             32

  `define CSI2_DEVICE_RAM_ERR_LOG_AP_RS                5
  `define CSI2_DEVICE_RAM_ADDR_LOG_AP_RS               14


  `define  CSI2_DEVICE_IDI_AP_STATUS_RS                2
  `define  CSI2_DEVICE_IDI_FIFOCTRL_AP_STATUS_RS       6





  `define  CSI2_DEVICE_SYNC_AP_STATUS_RS               1
`define  CSI2_DEVICE_PHY_IF_CTRL_AP_STATUS_RS        (4 +1)
  `define  CSI2_DEVICE_REG_BANK_AP_STATUS_RS           2
  `define  CSI2_DEVICE_PKT_BUILDER_AP_STATUS_RS        3
  `define  CSI2_DEVICE_ERR_HANDLER_AP_STATUS_RS        1
  `define  CSI2_DEVICE_ECF_AP_STATUS_RS                1
  `define  CSI2_DEVICE_CMU_AP_STATUS_RS                1
  `define  CSI2_DEVICE_AMBAAPBINTF_AP_STATUS_RS        3
`define  CSI2_DEVICE_PKT_IF_AP_STATUS_RS             (2)

  `define  CSI2_DEVICE_DIAG_FAULTS_RS                  16

// -----------------------------------------------------------
// -- PACKET BUILDER
// -----------------------------------------------------------
    `define  CSI2_DEVICE_PLD_BYTEEN_WIDTH               3
    `define  CSI2_DEVICE_PLD_WIDTH_64

    `define  CSI2_DEVICE_PKT_DATA_REG_WIDTH             (`CSI2_DEVICE_NAP_PLD_WIDTH+32)

`define CSI2_DEVICE_PB_ELASTBUF_DWIDTH                (2+ 1+\
                                                        `CSI2_DEVICE_NAP_PLD_WIDTH+`CSI2_DEVICE_PLD_BYTEEN_WIDTH+1)

// -----------------------------------------------------------
// -- LANE MANEGEMENT
// -----------------------------------------------------------
  `define  CSI2_DEVICE_LM_SHIFT_REG_RS                  (`CSI2_DEVICE_NAP_PLD_WIDTH+`CSI2_DEVICE_SHIFT_REST_REG_RS)

    `define  CSI2_DEVICE_TX_DATA_DIST_RS                  (`CSI2_DEVICE_PHY_LANE0_WIDTH*3 +`CSI2_DEVICE_PHY_LANE3_WIDTH)

  `define CSI2_DEVICE_TX_SHIFT_REG_WIDTH                (2*`CSI2_DEVICE_NAP_PLD_WIDTH)

  `define CSI2_DEVICE_TX_EOTP_SHIFT_RS                  (`CSI2_DEVICE_TX_DATA_DIST_RS+24)

    `define  CSI2_DEVICE_CPHY_SS_ALL_WIDTH                 `CSI2_DEVICE_CPHY_NUM_OF_LANES
  `define  CSI2_DEVICE_LM_ELASTBUF_DWIDTH               (`CSI2_DEVICE_TX_DATA_DIST_RS+\
 `CSI2_DEVICE_CPHY_ALP_HS_RS+`CSI2_DEVICE_CPHY_ALP_CODE_RS+\
 `CSI2_DEVICE_CPHY_SS_ALL_WIDTH+`CSI2_DEVICE_CPHY_NUM_OF_LANES+ `CSI2_DEVICE_CPHY_ST_WIDTH+\
\
\
                                                       `CSI2_DEVICE_LANE_NUM_QST_RST_VAL+1)



// -----------------------------------------------------------
// -- Packet Type
// -----------------------------------------------------------
  `define  CSI2_FRAME_START_CODE            6'h0
  `define  CSI2_FRAME_END_CODE              6'h1
  `define  CSI2_LINE_START_CODE             6'h2
  `define  CSI2_LINE_END_CODE               6'h3

// -----------------------------------------------------------
// -- Data Type
// -----------------------------------------------------------
  `define  CSI2_Y420_8B                     6'h18
  `define  CSI2_Y420_10B                    6'h19
  `define  CSI2_LY420_8B                    6'h1A
  `define  CSI2_CSPS_Y420_8B                6'h1C
  `define  CSI2_CSPS_Y420_10B               6'h1D
  `define  CSI2_Y422_8B                     6'h1E
  `define  CSI2_Y422_10B                    6'h1F

  `define  CSI2_RGB444                      6'h20
  `define  CSI2_RGB555                      6'h21
  `define  CSI2_RGB565                      6'h22
  `define  CSI2_RGB666                      6'h23
  `define  CSI2_RGB888                      6'h24

  `define  CSI2_RAW6                        6'h28
  `define  CSI2_RAW7                        6'h29
  `define  CSI2_RAW8                        6'h2A
  `define  CSI2_RAW10                       6'h2B
  `define  CSI2_RAW12                       6'h2C
  `define  CSI2_RAW14                       6'h2D
  `define  CSI2_RAW16                       6'h2E
  `define  CSI2_RAW20                       6'h2F
  `define  CSI2_RAW24                       6'h27

  `define  CSI2_USER_DEF0                   6'h30
  `define  CSI2_USER_DEF1                   6'h31
  `define  CSI2_USER_DEF2                   6'h32
  `define  CSI2_USER_DEF3                   6'h33
  `define  CSI2_USER_DEF4                   6'h34
  `define  CSI2_USER_DEF5                   6'h35
  `define  CSI2_USER_DEF6                   6'h36
  `define  CSI2_USER_DEF7                   6'h37

  `define  CSI2_EOTP                        32'h0D_00_00_04

  `define CSI2_FLUSH_SR_STAGES 3

    `define CSI2_DEVICE_VC_NUM              32

  `define CSI2_DEVICE_ECC_DWIDTH            26

  `define CSI2_DEVICE_HD_WIDTH             (24+`CSI2_DEVICE_VCX_DWIDTH)

  `define CSI2_DEVICE_HD_ECC_WIDTH         7

  `define CSI2_DEVICE_PL_ECC_WIDTH         8

  `define CSI2_DEVICE_PH_ECC_WIDTH        16

  `define CSI2_DEVICE_HD_FIFO_DWIDTH       (`CSI2_DEVICE_HD_WIDTH+`CSI2_DEVICE_HD_ECC_WIDTH)

// Name:         SSM_BUS_ADDR_SIZE
// Default:      1 Byte
// Values:       1 Byte (0), 2 Bytes (1)
// Enabled:      Always
//
// Indicates the APB Address size. 0 indicates 1 Byte (ssm_paddr[7:0] + 1 bit optional parity), 1 indicates 2 Bytes
// (ssm_paddr[15:0] + 2 bits optional parity)
`define SSM_BUS_ADDR_SIZE 0

// Name:         SSM_BUS_PARITY_TYPE
// Default:      EVEN PARITY
// Values:       NO PARITY (0), EVEN PARITY (1), ODD PARITY (2)
// Enabled:      Always
//
// Indicates the APB Parity.0-No Data Parity Protected for PADDR, PWDATA, PSTRB and PRDATA. 1-Even Byte Parity Protected
// for PADDR, PWDATA, PSTRB and PRDATA.2-Odd Byte Parity Protected for PADDR, PWDATA , PSTRB and PRDATA
`define SSM_BUS_PARITY_TYPE 1

// Name:         SS_CORE_URERR_MON_SIZE
// Default:      32
// Values:       1, ..., 32
// Enabled:      Always
//
// Indicates the Core Unrecoverable monitor signal size. Minimum Size = 1 (2-bit unrecoverable error port input), Maximum
// Size = 32 (32 pairs or 64-bit anti-valent port input), 0 is invalid
`define SS_CORE_URERR_MON_SIZE 6


// Name:         SS_CORE_RERR_MON_SIZE
// Default:      32
// Values:       1, ..., 32
// Enabled:      Always
//
// Indicates the Core recoverable monitor signal size. Minimum Size = 1 (2-bit recoverable error port input), Maximum Size
// = 32 (32 pairs or 64-bit anti-valent port input), 0 is invalid
`define SS_CORE_RERR_MON_SIZE 2


// Name:         SS_CORE_REGPORT_PARITY_TYPE
// Default:      NO CORE PARITY
// Values:       NO CORE PARITY (0), EVEN CORE PARITY (1), ODD CORE PARITY (2)
// Enabled:      Always
//
// Indicates the Core Bus Parity.0-No Data Parity Protected for Core Diagnostic Registers. 1-Even Byte Parity Protected for
// Core Diagnostic Registers.2-Odd Byte Parity Protected for Core Diagnostic Registers
`define SS_CORE_REGPORT_PARITY_TYPE 1


// Name:         SS_COREDIAG_WIDTH
// Default:      36 ((SS_CORE_REGPORT_PARITY_TYPE!=0) ? 36 : 32)
// Values:       -2147483648, ..., 2147483647
//
// Core diagnostic and version port width
`define SS_COREDIAG_WIDTH 36


// Name:         SS_PAUSER_WIDTH
// Default:      5 ((SSM_BUS_PARITY_TYPE!=0) ? ((SSM_BUS_ADDR_SIZE==0) ? 5 : 6) : 4)
// Values:       -2147483648, ..., 2147483647
//
// paddr user signal width
`define SS_PAUSER_WIDTH 5


// Name:         SS_PRUSER_WIDTH
// Default:      6 ((SSM_BUS_PARITY_TYPE!=0) ? 6 : 2)
// Values:       -2147483648, ..., 2147483647
//
// paddr user signal width
`define SS_PRUSER_WIDTH 6

`define DW_SS_HAS_PARITY

`define SS_CORE_HAS_PARITY

`define CORE_HAS_DIAG_REG0

`define CORE_HAS_DIAG_REG1

`define CORE_HAS_DIAG_REG2

`define CORE_HAS_DIAG_REG3

`define CORE_HAS_DIAG_REG4

`define CORE_HAS_DIAG_REG5

`define CORE_HAS_DIAG_REG6

`define CORE_HAS_DIAG_REG7

`define CORE_HAS_DIAG_REG8

`define CORE_HAS_DIAG_REG9

`define CORE_HAS_DIAG_REG10

`define CORE_HAS_DIAG_REG11

`define CORE_HAS_DIAG_REG12

`define CORE_HAS_DIAG_REG13

`define CORE_HAS_DIAG_REG14

`define CORE_HAS_DIAG_REG15

`define CORE_HAS_DIAG_REG16

`define CORE_HAS_DIAG_REG17

`define CORE_HAS_DIAG_REG18

`define CORE_HAS_DIAG_REG19

`define CORE_HAS_DIAG_REG20

`define CORE_HAS_DIAG_REG21

`define CORE_HAS_DIAG_REG22

`define CORE_HAS_DIAG_REG23

`define CORE_HAS_DIAG_REG24

`define CORE_HAS_DIAG_REG25

`define CORE_HAS_DIAG_REG26

`define CORE_HAS_DIAG_REG27

`define CORE_HAS_DIAG_REG28

`define CORE_HAS_DIAG_REG29

`define CORE_HAS_DIAG_REG30

`define CORE_HAS_DIAG_REG31

`define CORE_HAS_DIAG_REG32

`define CORE_HAS_DIAG_REG33

`define CORE_HAS_DIAG_REG34

`define CORE_HAS_DIAG_REG35

`define CORE_HAS_DIAG_REG36

`define CORE_HAS_DIAG_REG37

`define CORE_HAS_DIAG_REG38

`define CORE_HAS_DIAG_REG39

`define CORE_HAS_DIAG_REG40

`define CORE_HAS_DIAG_REG41

`define CORE_HAS_DIAG_REG42

`define APB_DATA_WIDTH 32

// Name:         SS_INCLUDE_BCM_VERIFY_MODULES
// Default:      0
// Values:       0, 1
// Enabled:      Always
//
// To include bcm verification modules
`define SS_INCLUDE_BCM_VERIFY_MODULES 0


// Name:         F_S2C_SYNC_TYPE
// Default:      2
// Values:       2, ..., 4
// Enabled:      Always
//
// Depth of BCM data bus synchronizers From APB Clock domain to Core Clock domain
`define F_S2C_SYNC_TYPE `CSI2_DEVICE_DFLT_F_SYNC_TYPE


// Name:         F_C2S_SYNC_TYPE
// Default:      2
// Values:       2, ..., 4
// Enabled:      Always
//
// Depth of BCM data bus synchronizers From Core Clock domain to APB Clock domain
`define F_C2S_SYNC_TYPE `CSI2_DEVICE_DFLT_F_SYNC_TYPE


`define CORE_HAS_DIAG1_SET

`define CORE_HAS_DIAG0_SET

//-------------------------------------------------------------
// SAFETY COMMON PARAMS
//-------------------------------------------------------------
`define SFTY_HI   2'b01
`define SFTY_LO   2'b10

//-------------------------------------------------------------
//SSM State machine params
//-------------------------------------------------------------
`define  DEFAULT       7'b0000001
`define  SETUP_PH      7'b0000010
`define  WRITE_PH      7'b0000100
`define  READ_PH       7'b0001000
`define  WAIT_DONE     7'b0010000
`define  WRITE_WAIT    7'b0100000
`define  READ_WAIT     7'b1000000

`define  M_SSM_BUS_ADDR_SIZE             ((`SSM_BUS_ADDR_SIZE+1)*8)             //0-1 Byte (ssm_paddr[7:0]
                                                                                         //1-2 Bytes (ssm_paddr[15:0]

`define  M_SSM_BUS_PARITY_TYPE           `SSM_BUS_PARITY_TYPE                   //0-No Data Parity Protected for PADDR, PWDATA, PSTRB and PRDATA
                                                                                         //1-Even Byte Parity Protected for PADDR, PWDATA, PSTRB and PRDATA
                                                                                         //2-Odd Byte Parity Protected for PADDR, PWDATA , PSTRB and PRDATA
`define  M_SS_CORE_PARITY_TYPE           `SS_CORE_REGPORT_PARITY_TYPE          //0-No Data Parity Protected for Core Diagnostic Register inputs
                                                                                        //1-Even Byte Parity Protected for Core Diagnostic Register inputs
                                                                                        //2-Odd Byte Parity Protected for Core Diagnostic Register inputs
`define  M_SS_CORE_REG_DEPTH             `SS_CORE_REG_DEPTH                     //Minimum Depth = 1, Maximum Depth = 64 (including core version register and diagnostic registers)

`define  M_SS_CORE_REG_START_OFFSET      `SS_CORE_REG_START_OFFSET              //This parameter is used to select the starting offset of the core diagnostic register.
                                                                                         //Minimum Value = 0x20, Maximum = (based on the SSM_BUS_ADDR_SIZE)
`define  M_SS_CORE_URERR_MON_SIZE        (`SS_CORE_URERR_MON_SIZE*2)              //Minimum Size = 1 (2-bit unrecoverable error port input), Maximum Size = 32 (32 pairs or 64-bit anti-valent port input)
                                                                                         //0-Invalid
`define  M_SS_CORE_RERR_MON_SIZE         (`SS_CORE_RERR_MON_SIZE*2)                //Minimum Size = 1 (2-bit unrecoverable error port input), Maximum Size = 32 (32 pairs or 64-bit anti-valent port input)

`define  SS_CORE_DIAG_REG52_63 ((`M_SSM_BUS_ADDR_SIZE <= 16) ? 16 : `M_SSM_BUS_ADDR_SIZE) //width of parameter S_CORE_DIAG_REG52 to S_CORE_DIAG_REG63; applicable when M_SSM_BUS_ADDR_SIZE = 16






//Revision: $Id: APP_device_constants.vh 2 2023/12/07 03:56:54 GMT qiupeng Exp $

---_FILE_END_---
---_PATH_START_---as6d_app_video_loss_detect_time_window.v---_PATH_END_---
module as6d_app_video_loss_detect_time_window(/*AUTOARG*/
   // Outputs
   video_loss, video_lock,
   // Inputs
   clk_1M, clk_data, clk_data_rst_n, idi_header_en, idi_data_en,
   time_window, video_loss_en
   );

    input			clk_1M								;
    input			clk_data							;
    input			clk_data_rst_n						;
    input			idi_header_en						;
    input			idi_data_en							;
    input [16:0]	time_window							;
    input			video_loss_en						;
    output			video_loss							;
    output          video_lock                          ;

    //signal define 
    //pkt header inform signal
    reg             idi_header_en_d1_r                  ;
    reg             idi_data_en_d1_r                    ;
    reg             idi_header_en_d2_r                  ;
    reg             idi_data_en_d2_r                    ;
    wire            idi_header_en_re                    ;
    wire            idi_header_en_fe                    ;
    wire            packet_header_active                ;
    reg				packet_active                       ;
    reg				packet_active_nxt                   ;
    //time window count signal
    wire            clk_1M_sync                         ;
    reg	            clk_1M_sync_d1                      ;
    wire	        up_1m_freq                          ;
    reg [79:0]      rtc_us_cnt                          ;
    wire	        long_packet_active                  ;
    wire	        packet_active_wr                    ;
    wire		    emptyz			                    ;
    wire		    fullz			                    ;
    wire		    almost_full		                    ;
    wire [79:0]	    oldest_pkt_time	                    ;
    wire		    read			                    ;
    reg	            video_loss_detect_time_window_tmp   ;
    reg	            video_lock_detect_time_window_tmp   ;
    wire [79:0]     time_difference                     ;
    wire	        video_loss                          ;
    wire	        video_lock                          ;
    reg	[16:0]		data_en_interval					;
    reg	[16:0]		vc_header_en_interval				;
    reg	[16:0]		vc_frame_interval		    		;

    //logic body 
    //counter for clk_1M
    sync2_cell_rstb u_sync2_cell_rstb(
    	.clk		(clk_data		), 
    	.reset_n	(clk_data_rst_n	), 
    	.data		(clk_1M			), 
    	.qout		(clk_1M_sync	));
    
    always@(posedge clk_data or negedge clk_data_rst_n)begin
    	if(~clk_data_rst_n)
    		clk_1M_sync_d1 <= 1'd0 ;
    	else 
    		clk_1M_sync_d1 <= clk_1M_sync ;
    end
    
    assign	up_1m_freq = ~clk_1M_sync_d1 & clk_1M_sync;
    
    
    always@(posedge clk_data or negedge clk_data_rst_n)begin
    	if(~clk_data_rst_n)
    		rtc_us_cnt <= 80'd0;
    	else if(up_1m_freq)
    		rtc_us_cnt <= rtc_us_cnt + 1'd1;
    end

    // Packet Header Info 
    always @ (posedge clk_data or negedge clk_data_rst_n) begin : idi_data_info_d1_r_PROC
        if(~clk_data_rst_n) begin
            idi_header_en_d1_r       <= 1'b0;
            idi_data_en_d1_r         <= 1'b0;
        end
            else begin
                idi_header_en_d1_r       <= idi_header_en;
                idi_data_en_d1_r         <= idi_data_en;
            end
    end 

    always @ (posedge clk_data or negedge clk_data_rst_n) begin : idi_header_en_d2_r_PROC
        if(~clk_data_rst_n)begin
            idi_header_en_d2_r <= 1'b0;
            idi_data_en_d2_r <= 1'b0;
        end
        else begin
            idi_header_en_d2_r <= idi_header_en_d1_r;
            idi_data_en_d2_r <= idi_data_en_d1_r;
        end
    end 

    assign idi_header_en_re = (~idi_header_en_d2_r) & idi_header_en_d1_r;
    assign idi_header_en_fe = (~idi_header_en_d1_r) & idi_header_en_d2_r;

    //In order to ensure the receive packet is whole, packet_active is used to control the packet receive.
    always @ (posedge clk_data or negedge clk_data_rst_n) begin : packet_active_PROC
        if(~clk_data_rst_n)
            packet_active <= 1'b0;
        else
            packet_active <= packet_active_nxt;
    end //packet_active_PROC

    always @ (*) begin
        if(idi_header_en_re)
            packet_active_nxt = 1'b1;
        else
            if(idi_header_en_fe)
                packet_active_nxt = 1'b0;
            else
                packet_active_nxt = packet_active;
    end //packet_active_nxt_PROC

    // Short Packet is active
    assign packet_header_active = packet_active & idi_header_en_fe;

    // Long Packet is active
    assign long_packet_active = idi_header_en_d2_r & idi_data_en_d2_r;

    assign	packet_active_wr = packet_header_active | long_packet_active;
    
    assign	read = almost_full & packet_active_wr;
    
    as6d_app_elastbuf#(
    	.ADDR_DEPTH		(17						),
    	.DATA_WIDTH		(80						)
    ) u_as6d_app_elastbuf(
    	.clk			(clk_data				),//- clock input
    	.rstz    		(clk_data_rst_n			),//,//-//- asynchronous rstz = reset_n
    	.write   		(packet_active_wr		),//,//-//- write enable, active high
    	.datain  		(rtc_us_cnt				),//,//-//- data input
    	.read    		(read					),//,//-//- read enable, active high
    	.dataout 		(oldest_pkt_time		),//,//-//- data output
    	.clrbuff 		(1'd0					),//,//-//- synchronous clear FIFO, active high
    	.emptyz  		(emptyz					),//,//-//- empty, active low
    	.fullz   		(fullz 					),//,//-//- full, active low
    	.almost_full	(almost_full			) // //-//- almost full, remain 1, active high
    );
    
    assign time_difference = (rtc_us_cnt - oldest_pkt_time);

    always @ (posedge clk_data or negedge clk_data_rst_n)
    	if(~clk_data_rst_n)
    		video_loss_detect_time_window_tmp <= 1'b0;
    	else if(almost_full)
    		video_loss_detect_time_window_tmp <= (time_difference > time_window);
    
    always @ (posedge clk_data or negedge clk_data_rst_n)
    	if(~clk_data_rst_n)
    		video_lock_detect_time_window_tmp <= 1'b0;
    	else if(almost_full)
    		video_lock_detect_time_window_tmp <= (time_difference <= time_window);
    
    assign	video_loss = (video_loss_en) ? video_loss_detect_time_window_tmp : 1'd0 ;
    assign	video_lock = (video_loss_en) ? video_lock_detect_time_window_tmp : 1'd0 ;

endmodule

---_FILE_END_---
---_PATH_START_---as6d_app_idi_tunnel_mode_delay.v---_PATH_END_---
module as6d_app_idi_tunnel_mode_delay (/*AUTOARG*/
   // Outputs
   tdi_en, out_bytes_en, out_csi_data, out_data_en, out_data_type,
   out_header_en, out_virtual_channel, out_word_count,
   out_tunnel_mode_en, out_pkt_crc_en, out_pkt_crc,
   // Inputs
   clk, rst_n, reg_mep_tdi_en_force, reg_mep_tdi_en, in_bytes_en,
   in_csi_data, in_data_en, in_data_type, in_header_en,
   in_virtual_channel, in_word_count, in_tunnel_mode_en,
   in_pkt_crc_en, in_pkt_crc
   );

    output	    	    tdi_en                      ;
    output	[2:0]	    out_bytes_en                ;
    output	[63:0]      out_csi_data                ;
    output	  	        out_data_en                 ;
    output	[5:0]	    out_data_type               ;
    output	  	        out_header_en               ;
    output	[3:0]	    out_virtual_channel         ;
    output	[15:0]      out_word_count              ;
    output	            out_tunnel_mode_en          ;
    output	            out_pkt_crc_en              ;
    output	[31:0]      out_pkt_crc                 ;
    
    input               clk                         ;
    input               rst_n                       ;
    input               reg_mep_tdi_en_force        ;
    input               reg_mep_tdi_en              ;
    input	[2:0]	    in_bytes_en                 ;
    input	[63:0]      in_csi_data                 ;
    input	  	        in_data_en                  ;
    input	[5:0]	    in_data_type                ;
    input	  	        in_header_en                ;
    input	[3:0]	    in_virtual_channel          ;
    input	[15:0]      in_word_count               ;
    input	            in_tunnel_mode_en           ;
    input	            in_pkt_crc_en               ;
    input	[31:0]      in_pkt_crc                  ;

    reg                 tunnel_mode_lock            ;
    
    app_idi_tunnel  app_idi_tunnel_pre;
    app_idi_tunnel  app_idi_tunnel_d1;
    
    assign	app_idi_tunnel_pre.bytes_en             =   in_bytes_en       ;
    assign	app_idi_tunnel_pre.csi_data             =   in_csi_data       ;
    assign	app_idi_tunnel_pre.data_en	            =   in_data_en	      ;
    assign	app_idi_tunnel_pre.data_type            =   in_data_type      ;
    assign	app_idi_tunnel_pre.header_en            =   in_header_en      ;
    assign	app_idi_tunnel_pre.virtual_channel      =   in_virtual_channel;	
    assign	app_idi_tunnel_pre.word_count           =   in_word_count     ;
    assign	app_idi_tunnel_pre.tunnel_mode_en       =   in_tunnel_mode_en ;
    assign	app_idi_tunnel_pre.pkt_crc_en           =   in_pkt_crc_en     ;
    assign	app_idi_tunnel_pre.pkt_crc              =   in_pkt_crc        ;
    
    assign	out_bytes_en        = app_idi_tunnel_d1.bytes_en        ;
    assign	out_csi_data        = app_idi_tunnel_d1.csi_data        ;
    assign	out_data_en	        = app_idi_tunnel_d1.data_en	        ;
    assign	out_data_type       = app_idi_tunnel_d1.data_type       ;
    assign	out_header_en       = app_idi_tunnel_d1.header_en       ;
    assign	out_virtual_channel = app_idi_tunnel_d1.virtual_channel ;
    assign	out_word_count      = app_idi_tunnel_d1.word_count      ;
    assign	out_tunnel_mode_en  = app_idi_tunnel_d1.tunnel_mode_en  ;
    assign	out_pkt_crc_en      = app_idi_tunnel_d1.pkt_crc_en  ;
    assign	out_pkt_crc         = app_idi_tunnel_d1.pkt_crc     ;
    
    //app_idi_tunnel DW = 129
    always@(posedge clk or negedge rst_n)begin
        if(!rst_n)
            app_idi_tunnel_d1 <= 129'd0;
        else
            app_idi_tunnel_d1 <= app_idi_tunnel_pre;
    end
    
    always@(posedge clk or negedge rst_n)begin
        if(!rst_n)
            tunnel_mode_lock <= 1'd0;
        else if(app_idi_tunnel_pre.tunnel_mode_en)
            tunnel_mode_lock <= 1'd1;
    end
    
    assign  tdi_en  = reg_mep_tdi_en_force ? reg_mep_tdi_en : tunnel_mode_lock ;
    
endmodule

---_FILE_END_---
---_PATH_START_---as6d_app_sync.v---_PATH_END_---
module   as6d_app_sync (/*AUTOARG*/
   // Outputs
   pipe0_wr_mode, pipe1_wr_mode, pipe2_wr_mode, pipe3_wr_mode,
   pipe4_wr_mode, pipe5_wr_mode, pipe6_wr_mode, pipe7_wr_mode,
   sch0_frame_sync_lock, sch1_frame_sync_lock, sch2_frame_sync_lock,
   sch3_frame_sync_lock, pipe_fifo_full_clear,
   reg_vprbs_tx_gen_en_app_route_lane0_sync,
   reg_vprbs_tx_mode_app_route_lane0_sync,
   reg_vprbs_tx_order_app_route_lane0_sync,
   reg_vprbs_tx_pat_reset_app_route_lane0_sync,
   reg_vprbs_loopback_app_route_lane0_sync,
   reg_vprbs_tx_err_inject_en_app_route_lane0_sync,
   reg_vprbs_tx_err_inject_intv_num_app_route_lane0_sync,
   reg_vprbs_tx_err_inject_intv_time_app_route_lane0_sync,
   reg_vprbs_tx_idi_driver_data_type_app_route_lane0_sync,
   reg_vprbs_tx_idi_driver_virtual_channel_app_route_lane0_sync,
   reg_vprbs_tx_idi_driver_word_count_app_route_lane0_sync,
   reg_vprbs_tx_idi_driver_pkt_interval_app_route_lane0_sync,
   reg_vprbs_tx_idi_driver_total_interval_app_route_lane0_sync,
   reg_vprbs_rx_chk_en_app_route_lane0_sync,
   reg_vprbs_rx_mode_app_route_lane0_sync,
   reg_vprbs_rx_order_app_route_lane0_sync,
   reg_vprbs_rx_load_app_route_lane0_sync,
   reg_vprbs_rx_lock_continue_app_route_lane0_sync,
   reg_vprbs_rx_locked_match_cnt_app_route_lane0_sync,
   reg_vprbs_rx_uncheck_tolerance_app_route_lane0_sync,
   reg_vprbs_rx_err_clear_app_route_lane0_sync,
   reg_vprbs_tx_gen_en_app_route_lane1_sync,
   reg_vprbs_tx_mode_app_route_lane1_sync,
   reg_vprbs_tx_order_app_route_lane1_sync,
   reg_vprbs_tx_pat_reset_app_route_lane1_sync,
   reg_vprbs_loopback_app_route_lane1_sync,
   reg_vprbs_tx_err_inject_en_app_route_lane1_sync,
   reg_vprbs_tx_err_inject_intv_num_app_route_lane1_sync,
   reg_vprbs_tx_err_inject_intv_time_app_route_lane1_sync,
   reg_vprbs_tx_idi_driver_data_type_app_route_lane1_sync,
   reg_vprbs_tx_idi_driver_virtual_channel_app_route_lane1_sync,
   reg_vprbs_tx_idi_driver_word_count_app_route_lane1_sync,
   reg_vprbs_tx_idi_driver_pkt_interval_app_route_lane1_sync,
   reg_vprbs_tx_idi_driver_total_interval_app_route_lane1_sync,
   reg_vprbs_rx_chk_en_app_route_lane1_sync,
   reg_vprbs_rx_mode_app_route_lane1_sync,
   reg_vprbs_rx_order_app_route_lane1_sync,
   reg_vprbs_rx_load_app_route_lane1_sync,
   reg_vprbs_rx_lock_continue_app_route_lane1_sync,
   reg_vprbs_rx_locked_match_cnt_app_route_lane1_sync,
   reg_vprbs_rx_uncheck_tolerance_app_route_lane1_sync,
   reg_vprbs_rx_err_clear_app_route_lane1_sync,
   reg_vprbs_tx_gen_en_app_route_lane2_sync,
   reg_vprbs_tx_mode_app_route_lane2_sync,
   reg_vprbs_tx_order_app_route_lane2_sync,
   reg_vprbs_tx_pat_reset_app_route_lane2_sync,
   reg_vprbs_loopback_app_route_lane2_sync,
   reg_vprbs_tx_err_inject_en_app_route_lane2_sync,
   reg_vprbs_tx_err_inject_intv_num_app_route_lane2_sync,
   reg_vprbs_tx_err_inject_intv_time_app_route_lane2_sync,
   reg_vprbs_tx_idi_driver_data_type_app_route_lane2_sync,
   reg_vprbs_tx_idi_driver_virtual_channel_app_route_lane2_sync,
   reg_vprbs_tx_idi_driver_word_count_app_route_lane2_sync,
   reg_vprbs_tx_idi_driver_pkt_interval_app_route_lane2_sync,
   reg_vprbs_tx_idi_driver_total_interval_app_route_lane2_sync,
   reg_vprbs_rx_chk_en_app_route_lane2_sync,
   reg_vprbs_rx_mode_app_route_lane2_sync,
   reg_vprbs_rx_order_app_route_lane2_sync,
   reg_vprbs_rx_load_app_route_lane2_sync,
   reg_vprbs_rx_lock_continue_app_route_lane2_sync,
   reg_vprbs_rx_locked_match_cnt_app_route_lane2_sync,
   reg_vprbs_rx_uncheck_tolerance_app_route_lane2_sync,
   reg_vprbs_rx_err_clear_app_route_lane2_sync,
   reg_vprbs_tx_gen_en_app_route_lane3_sync,
   reg_vprbs_tx_mode_app_route_lane3_sync,
   reg_vprbs_tx_order_app_route_lane3_sync,
   reg_vprbs_tx_pat_reset_app_route_lane3_sync,
   reg_vprbs_loopback_app_route_lane3_sync,
   reg_vprbs_tx_err_inject_en_app_route_lane3_sync,
   reg_vprbs_tx_err_inject_intv_num_app_route_lane3_sync,
   reg_vprbs_tx_err_inject_intv_time_app_route_lane3_sync,
   reg_vprbs_tx_idi_driver_data_type_app_route_lane3_sync,
   reg_vprbs_tx_idi_driver_virtual_channel_app_route_lane3_sync,
   reg_vprbs_tx_idi_driver_word_count_app_route_lane3_sync,
   reg_vprbs_tx_idi_driver_pkt_interval_app_route_lane3_sync,
   reg_vprbs_tx_idi_driver_total_interval_app_route_lane3_sync,
   reg_vprbs_rx_chk_en_app_route_lane3_sync,
   reg_vprbs_rx_mode_app_route_lane3_sync,
   reg_vprbs_rx_order_app_route_lane3_sync,
   reg_vprbs_rx_load_app_route_lane3_sync,
   reg_vprbs_rx_lock_continue_app_route_lane3_sync,
   reg_vprbs_rx_locked_match_cnt_app_route_lane3_sync,
   reg_vprbs_rx_uncheck_tolerance_app_route_lane3_sync,
   reg_vprbs_rx_err_clear_app_route_lane3_sync,
   reg_vprbs_tx_gen_en_app_route_lane4_sync,
   reg_vprbs_tx_mode_app_route_lane4_sync,
   reg_vprbs_tx_order_app_route_lane4_sync,
   reg_vprbs_tx_pat_reset_app_route_lane4_sync,
   reg_vprbs_loopback_app_route_lane4_sync,
   reg_vprbs_tx_err_inject_en_app_route_lane4_sync,
   reg_vprbs_tx_err_inject_intv_num_app_route_lane4_sync,
   reg_vprbs_tx_err_inject_intv_time_app_route_lane4_sync,
   reg_vprbs_tx_idi_driver_data_type_app_route_lane4_sync,
   reg_vprbs_tx_idi_driver_virtual_channel_app_route_lane4_sync,
   reg_vprbs_tx_idi_driver_word_count_app_route_lane4_sync,
   reg_vprbs_tx_idi_driver_pkt_interval_app_route_lane4_sync,
   reg_vprbs_tx_idi_driver_total_interval_app_route_lane4_sync,
   reg_vprbs_rx_chk_en_app_route_lane4_sync,
   reg_vprbs_rx_mode_app_route_lane4_sync,
   reg_vprbs_rx_order_app_route_lane4_sync,
   reg_vprbs_rx_load_app_route_lane4_sync,
   reg_vprbs_rx_lock_continue_app_route_lane4_sync,
   reg_vprbs_rx_locked_match_cnt_app_route_lane4_sync,
   reg_vprbs_rx_uncheck_tolerance_app_route_lane4_sync,
   reg_vprbs_rx_err_clear_app_route_lane4_sync,
   reg_vprbs_tx_gen_en_app_route_lane5_sync,
   reg_vprbs_tx_mode_app_route_lane5_sync,
   reg_vprbs_tx_order_app_route_lane5_sync,
   reg_vprbs_tx_pat_reset_app_route_lane5_sync,
   reg_vprbs_loopback_app_route_lane5_sync,
   reg_vprbs_tx_err_inject_en_app_route_lane5_sync,
   reg_vprbs_tx_err_inject_intv_num_app_route_lane5_sync,
   reg_vprbs_tx_err_inject_intv_time_app_route_lane5_sync,
   reg_vprbs_tx_idi_driver_data_type_app_route_lane5_sync,
   reg_vprbs_tx_idi_driver_virtual_channel_app_route_lane5_sync,
   reg_vprbs_tx_idi_driver_word_count_app_route_lane5_sync,
   reg_vprbs_tx_idi_driver_pkt_interval_app_route_lane5_sync,
   reg_vprbs_tx_idi_driver_total_interval_app_route_lane5_sync,
   reg_vprbs_rx_chk_en_app_route_lane5_sync,
   reg_vprbs_rx_mode_app_route_lane5_sync,
   reg_vprbs_rx_order_app_route_lane5_sync,
   reg_vprbs_rx_load_app_route_lane5_sync,
   reg_vprbs_rx_lock_continue_app_route_lane5_sync,
   reg_vprbs_rx_locked_match_cnt_app_route_lane5_sync,
   reg_vprbs_rx_uncheck_tolerance_app_route_lane5_sync,
   reg_vprbs_rx_err_clear_app_route_lane5_sync,
   reg_vprbs_tx_gen_en_app_route_lane6_sync,
   reg_vprbs_tx_mode_app_route_lane6_sync,
   reg_vprbs_tx_order_app_route_lane6_sync,
   reg_vprbs_tx_pat_reset_app_route_lane6_sync,
   reg_vprbs_loopback_app_route_lane6_sync,
   reg_vprbs_tx_err_inject_en_app_route_lane6_sync,
   reg_vprbs_tx_err_inject_intv_num_app_route_lane6_sync,
   reg_vprbs_tx_err_inject_intv_time_app_route_lane6_sync,
   reg_vprbs_tx_idi_driver_data_type_app_route_lane6_sync,
   reg_vprbs_tx_idi_driver_virtual_channel_app_route_lane6_sync,
   reg_vprbs_tx_idi_driver_word_count_app_route_lane6_sync,
   reg_vprbs_tx_idi_driver_pkt_interval_app_route_lane6_sync,
   reg_vprbs_tx_idi_driver_total_interval_app_route_lane6_sync,
   reg_vprbs_rx_chk_en_app_route_lane6_sync,
   reg_vprbs_rx_mode_app_route_lane6_sync,
   reg_vprbs_rx_order_app_route_lane6_sync,
   reg_vprbs_rx_load_app_route_lane6_sync,
   reg_vprbs_rx_lock_continue_app_route_lane6_sync,
   reg_vprbs_rx_locked_match_cnt_app_route_lane6_sync,
   reg_vprbs_rx_uncheck_tolerance_app_route_lane6_sync,
   reg_vprbs_rx_err_clear_app_route_lane6_sync,
   reg_vprbs_tx_gen_en_app_route_lane7_sync,
   reg_vprbs_tx_mode_app_route_lane7_sync,
   reg_vprbs_tx_order_app_route_lane7_sync,
   reg_vprbs_tx_pat_reset_app_route_lane7_sync,
   reg_vprbs_loopback_app_route_lane7_sync,
   reg_vprbs_tx_err_inject_en_app_route_lane7_sync,
   reg_vprbs_tx_err_inject_intv_num_app_route_lane7_sync,
   reg_vprbs_tx_err_inject_intv_time_app_route_lane7_sync,
   reg_vprbs_tx_idi_driver_data_type_app_route_lane7_sync,
   reg_vprbs_tx_idi_driver_virtual_channel_app_route_lane7_sync,
   reg_vprbs_tx_idi_driver_word_count_app_route_lane7_sync,
   reg_vprbs_tx_idi_driver_pkt_interval_app_route_lane7_sync,
   reg_vprbs_tx_idi_driver_total_interval_app_route_lane7_sync,
   reg_vprbs_rx_chk_en_app_route_lane7_sync,
   reg_vprbs_rx_mode_app_route_lane7_sync,
   reg_vprbs_rx_order_app_route_lane7_sync,
   reg_vprbs_rx_load_app_route_lane7_sync,
   reg_vprbs_rx_lock_continue_app_route_lane7_sync,
   reg_vprbs_rx_locked_match_cnt_app_route_lane7_sync,
   reg_vprbs_rx_uncheck_tolerance_app_route_lane7_sync,
   reg_vprbs_rx_err_clear_app_route_lane7_sync, app_async_rst_req,
   // Inputs
   video_data_fwft_fifo_ovf_int7, video_data_fwft_fifo_ovf_int6,
   video_data_fwft_fifo_ovf_int5, video_data_fwft_fifo_ovf_int4,
   video_data_fwft_fifo_ovf_int3, video_data_fwft_fifo_ovf_int2,
   video_data_fwft_fifo_ovf_int1, video_data_fwft_fifo_ovf_int0,
   sch_data_type_align_fail_int3, sch_data_type_align_fail_int2,
   sch_data_type_align_fail_int1, sch_data_type_align_fail_int0,
   reg_video_data_fwft_fifo_ovf_int_mask7,
   reg_video_data_fwft_fifo_ovf_int_mask6,
   reg_video_data_fwft_fifo_ovf_int_mask5,
   reg_video_data_fwft_fifo_ovf_int_mask4,
   reg_video_data_fwft_fifo_ovf_int_mask3,
   reg_video_data_fwft_fifo_ovf_int_mask2,
   reg_video_data_fwft_fifo_ovf_int_mask1,
   reg_video_data_fwft_fifo_ovf_int_mask0,
   reg_sch_data_type_align_fail_int_mask3,
   reg_sch_data_type_align_fail_int_mask2,
   reg_sch_data_type_align_fail_int_mask1,
   reg_sch_data_type_align_fail_int_mask0, treed_reg_bank_clk,
   treed_reg_bank_clk_reset_n, aggre_clk0, fifo_wrclk0, fifo_rdclk0,
   aggre_clk_rst_n0, fifo_wrclk_rst_n0, fifo_rdclk_rst_n0, aggre_clk1,
   fifo_wrclk1, fifo_rdclk1, aggre_clk_rst_n1, fifo_wrclk_rst_n1,
   fifo_rdclk_rst_n1, aggre_clk2, fifo_wrclk2, fifo_rdclk2,
   aggre_clk_rst_n2, fifo_wrclk_rst_n2, fifo_rdclk_rst_n2, aggre_clk3,
   fifo_wrclk3, fifo_rdclk3, aggre_clk_rst_n3, fifo_wrclk_rst_n3,
   fifo_rdclk_rst_n3, fifo_wrclk4, fifo_rdclk4, fifo_wrclk_rst_n4,
   fifo_rdclk_rst_n4, fifo_wrclk5, fifo_rdclk5, fifo_wrclk_rst_n5,
   fifo_rdclk_rst_n5, fifo_wrclk6, fifo_rdclk6, fifo_wrclk_rst_n6,
   fifo_rdclk_rst_n6, fifo_wrclk7, fifo_rdclk7, fifo_wrclk_rst_n7,
   fifo_rdclk_rst_n7, reg_pipe0_wr_mode, reg_pipe1_wr_mode,
   reg_pipe2_wr_mode, reg_pipe3_wr_mode, reg_pipe4_wr_mode,
   reg_pipe5_wr_mode, reg_pipe6_wr_mode, reg_pipe7_wr_mode,
   reg_all_pipe_wr_mode_strobe, reg_sch0_frame_sync_lock_force,
   reg_sch1_frame_sync_lock_force, reg_sch2_frame_sync_lock_force,
   reg_sch3_frame_sync_lock_force, reg_sch0_frame_sync_lock,
   reg_sch1_frame_sync_lock, reg_sch2_frame_sync_lock,
   reg_sch3_frame_sync_lock, gpio2app_sch0_frame_sync_lock,
   gpio2app_sch1_frame_sync_lock, gpio2app_sch2_frame_sync_lock,
   gpio2app_sch3_frame_sync_lock, reg_pipe_fifo_full_clear,
   reg_pipe_fifo_full_clear_last_four,
   reg_vprbs_tx_gen_en_app_route_lane0,
   reg_vprbs_tx_mode_app_route_lane0,
   reg_vprbs_tx_order_app_route_lane0,
   reg_vprbs_tx_pat_reset_app_route_lane0,
   reg_vprbs_loopback_app_route_lane0,
   reg_vprbs_tx_err_inject_en_app_route_lane0,
   reg_vprbs_tx_err_inject_intv_num_app_route_lane0,
   reg_vprbs_tx_err_inject_intv_time_app_route_lane0,
   reg_vprbs_tx_idi_driver_data_type_app_route_lane0,
   reg_vprbs_tx_idi_driver_virtual_channel_app_route_lane0,
   reg_vprbs_tx_idi_driver_word_count_app_route_lane0,
   reg_vprbs_tx_idi_driver_pkt_interval_app_route_lane0,
   reg_vprbs_tx_idi_driver_total_interval_app_route_lane0,
   reg_vprbs_rx_chk_en_app_route_lane0,
   reg_vprbs_rx_mode_app_route_lane0,
   reg_vprbs_rx_order_app_route_lane0,
   reg_vprbs_rx_load_app_route_lane0,
   reg_vprbs_rx_lock_continue_app_route_lane0,
   reg_vprbs_rx_locked_match_cnt_app_route_lane0,
   reg_vprbs_rx_uncheck_tolerance_app_route_lane0,
   reg_vprbs_rx_err_clear_app_route_lane0,
   reg_vprbs_tx_gen_en_app_route_lane1,
   reg_vprbs_tx_mode_app_route_lane1,
   reg_vprbs_tx_order_app_route_lane1,
   reg_vprbs_tx_pat_reset_app_route_lane1,
   reg_vprbs_loopback_app_route_lane1,
   reg_vprbs_tx_err_inject_en_app_route_lane1,
   reg_vprbs_tx_err_inject_intv_num_app_route_lane1,
   reg_vprbs_tx_err_inject_intv_time_app_route_lane1,
   reg_vprbs_tx_idi_driver_data_type_app_route_lane1,
   reg_vprbs_tx_idi_driver_virtual_channel_app_route_lane1,
   reg_vprbs_tx_idi_driver_word_count_app_route_lane1,
   reg_vprbs_tx_idi_driver_pkt_interval_app_route_lane1,
   reg_vprbs_tx_idi_driver_total_interval_app_route_lane1,
   reg_vprbs_rx_chk_en_app_route_lane1,
   reg_vprbs_rx_mode_app_route_lane1,
   reg_vprbs_rx_order_app_route_lane1,
   reg_vprbs_rx_load_app_route_lane1,
   reg_vprbs_rx_lock_continue_app_route_lane1,
   reg_vprbs_rx_locked_match_cnt_app_route_lane1,
   reg_vprbs_rx_uncheck_tolerance_app_route_lane1,
   reg_vprbs_rx_err_clear_app_route_lane1,
   reg_vprbs_tx_gen_en_app_route_lane2,
   reg_vprbs_tx_mode_app_route_lane2,
   reg_vprbs_tx_order_app_route_lane2,
   reg_vprbs_tx_pat_reset_app_route_lane2,
   reg_vprbs_loopback_app_route_lane2,
   reg_vprbs_tx_err_inject_en_app_route_lane2,
   reg_vprbs_tx_err_inject_intv_num_app_route_lane2,
   reg_vprbs_tx_err_inject_intv_time_app_route_lane2,
   reg_vprbs_tx_idi_driver_data_type_app_route_lane2,
   reg_vprbs_tx_idi_driver_virtual_channel_app_route_lane2,
   reg_vprbs_tx_idi_driver_word_count_app_route_lane2,
   reg_vprbs_tx_idi_driver_pkt_interval_app_route_lane2,
   reg_vprbs_tx_idi_driver_total_interval_app_route_lane2,
   reg_vprbs_rx_chk_en_app_route_lane2,
   reg_vprbs_rx_mode_app_route_lane2,
   reg_vprbs_rx_order_app_route_lane2,
   reg_vprbs_rx_load_app_route_lane2,
   reg_vprbs_rx_lock_continue_app_route_lane2,
   reg_vprbs_rx_locked_match_cnt_app_route_lane2,
   reg_vprbs_rx_uncheck_tolerance_app_route_lane2,
   reg_vprbs_rx_err_clear_app_route_lane2,
   reg_vprbs_tx_gen_en_app_route_lane3,
   reg_vprbs_tx_mode_app_route_lane3,
   reg_vprbs_tx_order_app_route_lane3,
   reg_vprbs_tx_pat_reset_app_route_lane3,
   reg_vprbs_loopback_app_route_lane3,
   reg_vprbs_tx_err_inject_en_app_route_lane3,
   reg_vprbs_tx_err_inject_intv_num_app_route_lane3,
   reg_vprbs_tx_err_inject_intv_time_app_route_lane3,
   reg_vprbs_tx_idi_driver_data_type_app_route_lane3,
   reg_vprbs_tx_idi_driver_virtual_channel_app_route_lane3,
   reg_vprbs_tx_idi_driver_word_count_app_route_lane3,
   reg_vprbs_tx_idi_driver_pkt_interval_app_route_lane3,
   reg_vprbs_tx_idi_driver_total_interval_app_route_lane3,
   reg_vprbs_rx_chk_en_app_route_lane3,
   reg_vprbs_rx_mode_app_route_lane3,
   reg_vprbs_rx_order_app_route_lane3,
   reg_vprbs_rx_load_app_route_lane3,
   reg_vprbs_rx_lock_continue_app_route_lane3,
   reg_vprbs_rx_locked_match_cnt_app_route_lane3,
   reg_vprbs_rx_uncheck_tolerance_app_route_lane3,
   reg_vprbs_rx_err_clear_app_route_lane3,
   reg_vprbs_tx_gen_en_app_route_lane4,
   reg_vprbs_tx_mode_app_route_lane4,
   reg_vprbs_tx_order_app_route_lane4,
   reg_vprbs_tx_pat_reset_app_route_lane4,
   reg_vprbs_loopback_app_route_lane4,
   reg_vprbs_tx_err_inject_en_app_route_lane4,
   reg_vprbs_tx_err_inject_intv_num_app_route_lane4,
   reg_vprbs_tx_err_inject_intv_time_app_route_lane4,
   reg_vprbs_tx_idi_driver_data_type_app_route_lane4,
   reg_vprbs_tx_idi_driver_virtual_channel_app_route_lane4,
   reg_vprbs_tx_idi_driver_word_count_app_route_lane4,
   reg_vprbs_tx_idi_driver_pkt_interval_app_route_lane4,
   reg_vprbs_tx_idi_driver_total_interval_app_route_lane4,
   reg_vprbs_rx_chk_en_app_route_lane4,
   reg_vprbs_rx_mode_app_route_lane4,
   reg_vprbs_rx_order_app_route_lane4,
   reg_vprbs_rx_load_app_route_lane4,
   reg_vprbs_rx_lock_continue_app_route_lane4,
   reg_vprbs_rx_locked_match_cnt_app_route_lane4,
   reg_vprbs_rx_uncheck_tolerance_app_route_lane4,
   reg_vprbs_rx_err_clear_app_route_lane4,
   reg_vprbs_tx_gen_en_app_route_lane5,
   reg_vprbs_tx_mode_app_route_lane5,
   reg_vprbs_tx_order_app_route_lane5,
   reg_vprbs_tx_pat_reset_app_route_lane5,
   reg_vprbs_loopback_app_route_lane5,
   reg_vprbs_tx_err_inject_en_app_route_lane5,
   reg_vprbs_tx_err_inject_intv_num_app_route_lane5,
   reg_vprbs_tx_err_inject_intv_time_app_route_lane5,
   reg_vprbs_tx_idi_driver_data_type_app_route_lane5,
   reg_vprbs_tx_idi_driver_virtual_channel_app_route_lane5,
   reg_vprbs_tx_idi_driver_word_count_app_route_lane5,
   reg_vprbs_tx_idi_driver_pkt_interval_app_route_lane5,
   reg_vprbs_tx_idi_driver_total_interval_app_route_lane5,
   reg_vprbs_rx_chk_en_app_route_lane5,
   reg_vprbs_rx_mode_app_route_lane5,
   reg_vprbs_rx_order_app_route_lane5,
   reg_vprbs_rx_load_app_route_lane5,
   reg_vprbs_rx_lock_continue_app_route_lane5,
   reg_vprbs_rx_locked_match_cnt_app_route_lane5,
   reg_vprbs_rx_uncheck_tolerance_app_route_lane5,
   reg_vprbs_rx_err_clear_app_route_lane5,
   reg_vprbs_tx_gen_en_app_route_lane6,
   reg_vprbs_tx_mode_app_route_lane6,
   reg_vprbs_tx_order_app_route_lane6,
   reg_vprbs_tx_pat_reset_app_route_lane6,
   reg_vprbs_loopback_app_route_lane6,
   reg_vprbs_tx_err_inject_en_app_route_lane6,
   reg_vprbs_tx_err_inject_intv_num_app_route_lane6,
   reg_vprbs_tx_err_inject_intv_time_app_route_lane6,
   reg_vprbs_tx_idi_driver_data_type_app_route_lane6,
   reg_vprbs_tx_idi_driver_virtual_channel_app_route_lane6,
   reg_vprbs_tx_idi_driver_word_count_app_route_lane6,
   reg_vprbs_tx_idi_driver_pkt_interval_app_route_lane6,
   reg_vprbs_tx_idi_driver_total_interval_app_route_lane6,
   reg_vprbs_rx_chk_en_app_route_lane6,
   reg_vprbs_rx_mode_app_route_lane6,
   reg_vprbs_rx_order_app_route_lane6,
   reg_vprbs_rx_load_app_route_lane6,
   reg_vprbs_rx_lock_continue_app_route_lane6,
   reg_vprbs_rx_locked_match_cnt_app_route_lane6,
   reg_vprbs_rx_uncheck_tolerance_app_route_lane6,
   reg_vprbs_rx_err_clear_app_route_lane6,
   reg_vprbs_tx_gen_en_app_route_lane7,
   reg_vprbs_tx_mode_app_route_lane7,
   reg_vprbs_tx_order_app_route_lane7,
   reg_vprbs_tx_pat_reset_app_route_lane7,
   reg_vprbs_loopback_app_route_lane7,
   reg_vprbs_tx_err_inject_en_app_route_lane7,
   reg_vprbs_tx_err_inject_intv_num_app_route_lane7,
   reg_vprbs_tx_err_inject_intv_time_app_route_lane7,
   reg_vprbs_tx_idi_driver_data_type_app_route_lane7,
   reg_vprbs_tx_idi_driver_virtual_channel_app_route_lane7,
   reg_vprbs_tx_idi_driver_word_count_app_route_lane7,
   reg_vprbs_tx_idi_driver_pkt_interval_app_route_lane7,
   reg_vprbs_tx_idi_driver_total_interval_app_route_lane7,
   reg_vprbs_rx_chk_en_app_route_lane7,
   reg_vprbs_rx_mode_app_route_lane7,
   reg_vprbs_rx_order_app_route_lane7,
   reg_vprbs_rx_load_app_route_lane7,
   reg_vprbs_rx_lock_continue_app_route_lane7,
   reg_vprbs_rx_locked_match_cnt_app_route_lane7,
   reg_vprbs_rx_uncheck_tolerance_app_route_lane7,
   reg_vprbs_rx_err_clear_app_route_lane7, sch0_aggre_mode,
   sch0_pipe3_concat_en, sch0_pipe2_concat_en, sch0_pipe1_concat_en,
   sch0_pipe0_concat_en, sch1_aggre_mode, sch1_pipe3_concat_en,
   sch1_pipe2_concat_en, sch1_pipe1_concat_en, sch1_pipe0_concat_en,
   sch2_aggre_mode, sch2_pipe3_concat_en, sch2_pipe2_concat_en,
   sch2_pipe1_concat_en, sch2_pipe0_concat_en, sch3_aggre_mode,
   sch3_pipe3_concat_en, sch3_pipe2_concat_en, sch3_pipe1_concat_en,
   sch3_pipe0_concat_en, reg_sch0_frame_sync_auto_change_pipe_wr_mode,
   reg_sch1_frame_sync_auto_change_pipe_wr_mode,
   reg_sch2_frame_sync_auto_change_pipe_wr_mode,
   reg_sch3_frame_sync_auto_change_pipe_wr_mode
   );
    /*AUTOINPUT*/
    // Beginning of automatic inputs (from unused autoinst inputs)
    input		reg_sch_data_type_align_fail_int_mask0;// To u_int_reg_lock of int_reg_lock.v
    input		reg_sch_data_type_align_fail_int_mask1;// To u_int_reg_lock of int_reg_lock.v
    input		reg_sch_data_type_align_fail_int_mask2;// To u_int_reg_lock of int_reg_lock.v
    input		reg_sch_data_type_align_fail_int_mask3;// To u_int_reg_lock of int_reg_lock.v
    input		reg_video_data_fwft_fifo_ovf_int_mask0;// To u_int_reg_lock of int_reg_lock.v
    input		reg_video_data_fwft_fifo_ovf_int_mask1;// To u_int_reg_lock of int_reg_lock.v
    input		reg_video_data_fwft_fifo_ovf_int_mask2;// To u_int_reg_lock of int_reg_lock.v
    input		reg_video_data_fwft_fifo_ovf_int_mask3;// To u_int_reg_lock of int_reg_lock.v
    input		reg_video_data_fwft_fifo_ovf_int_mask4;// To u_int_reg_lock of int_reg_lock.v
    input		reg_video_data_fwft_fifo_ovf_int_mask5;// To u_int_reg_lock of int_reg_lock.v
    input		reg_video_data_fwft_fifo_ovf_int_mask6;// To u_int_reg_lock of int_reg_lock.v
    input		reg_video_data_fwft_fifo_ovf_int_mask7;// To u_int_reg_lock of int_reg_lock.v
    input		sch_data_type_align_fail_int0;// To u_int_reg_lock of int_reg_lock.v
    input		sch_data_type_align_fail_int1;// To u_int_reg_lock of int_reg_lock.v
    input		sch_data_type_align_fail_int2;// To u_int_reg_lock of int_reg_lock.v
    input		sch_data_type_align_fail_int3;// To u_int_reg_lock of int_reg_lock.v
    input		video_data_fwft_fifo_ovf_int0;// To u_int_reg_lock of int_reg_lock.v
    input		video_data_fwft_fifo_ovf_int1;// To u_int_reg_lock of int_reg_lock.v
    input		video_data_fwft_fifo_ovf_int2;// To u_int_reg_lock of int_reg_lock.v
    input		video_data_fwft_fifo_ovf_int3;// To u_int_reg_lock of int_reg_lock.v
    input		video_data_fwft_fifo_ovf_int4;// To u_int_reg_lock of int_reg_lock.v
    input		video_data_fwft_fifo_ovf_int5;// To u_int_reg_lock of int_reg_lock.v
    input		video_data_fwft_fifo_ovf_int6;// To u_int_reg_lock of int_reg_lock.v
    input		video_data_fwft_fifo_ovf_int7;// To u_int_reg_lock of int_reg_lock.v
    // End of automatics
    input           treed_reg_bank_clk;
    input           treed_reg_bank_clk_reset_n;
    
    input           aggre_clk0;
    input           fifo_wrclk0;
    input           fifo_rdclk0;
    input           aggre_clk_rst_n0;
    input           fifo_wrclk_rst_n0;
    input           fifo_rdclk_rst_n0;
    input           aggre_clk1;
    input           fifo_wrclk1;
    input           fifo_rdclk1;
    input           aggre_clk_rst_n1;
    input           fifo_wrclk_rst_n1;
    input           fifo_rdclk_rst_n1;
    input           aggre_clk2;
    input           fifo_wrclk2;
    input           fifo_rdclk2;
    input           aggre_clk_rst_n2;
    input           fifo_wrclk_rst_n2;
    input           fifo_rdclk_rst_n2;
    input           aggre_clk3;
    input           fifo_wrclk3;
    input           fifo_rdclk3;
    input           aggre_clk_rst_n3;
    input           fifo_wrclk_rst_n3;
    input           fifo_rdclk_rst_n3;
    input           fifo_wrclk4;
    input           fifo_rdclk4;
    input           fifo_wrclk_rst_n4;
    input           fifo_rdclk_rst_n4;
    input           fifo_wrclk5;
    input           fifo_rdclk5;
    input           fifo_wrclk_rst_n5;
    input           fifo_rdclk_rst_n5;
    input           fifo_wrclk6;
    input           fifo_rdclk6;
    input           fifo_wrclk_rst_n6;
    input           fifo_rdclk_rst_n6;
    input           fifo_wrclk7;
    input           fifo_rdclk7;
    input           fifo_wrclk_rst_n7;
    input           fifo_rdclk_rst_n7;
    
    input  [1:0]    reg_pipe0_wr_mode;
    input  [1:0]    reg_pipe1_wr_mode;
    input  [1:0]    reg_pipe2_wr_mode;
    input  [1:0]    reg_pipe3_wr_mode;
    input  [1:0]    reg_pipe4_wr_mode;
    input  [1:0]    reg_pipe5_wr_mode;
    input  [1:0]    reg_pipe6_wr_mode;
    input  [1:0]    reg_pipe7_wr_mode;
    input           reg_all_pipe_wr_mode_strobe;
    input           reg_sch0_frame_sync_lock_force;
    input           reg_sch1_frame_sync_lock_force;
    input           reg_sch2_frame_sync_lock_force;
    input           reg_sch3_frame_sync_lock_force;
    input           reg_sch0_frame_sync_lock;
    input           reg_sch1_frame_sync_lock;
    input           reg_sch2_frame_sync_lock;
    input           reg_sch3_frame_sync_lock;
    input           gpio2app_sch0_frame_sync_lock;
    input           gpio2app_sch1_frame_sync_lock;
    input           gpio2app_sch2_frame_sync_lock;
    input           gpio2app_sch3_frame_sync_lock;
    input  [3:0]    reg_pipe_fifo_full_clear;
    input  [3:0]    reg_pipe_fifo_full_clear_last_four;
    
    //input           reg_vprbs_tx_gen_en_app_route_lane@@; 
    //input  [2:0]    reg_vprbs_tx_mode_app_route_lane@@;
    //input           reg_vprbs_tx_order_app_route_lane@@;
    //input           reg_vprbs_tx_pat_reset_app_route_lane@@;
    //input           reg_vprbs_loopback_app_route_lane@@;
    //input           reg_vprbs_tx_err_inject_en_app_route_lane@@;
    //input  [7:0]    reg_vprbs_tx_err_inject_intv_num_app_route_lane@@; 
    //input  [7:0]    reg_vprbs_tx_err_inject_intv_time_app_route_lane@@;
    //input  [5:0]    reg_vprbs_tx_idi_driver_data_type_app_route_lane@@;
    //input  [3:0]    reg_vprbs_tx_idi_driver_virtual_channel_app_route_lane@@;
    //input  [15:0]   reg_vprbs_tx_idi_driver_word_count_app_route_lane@@;
    //input  [15:0]   reg_vprbs_tx_idi_driver_pkt_interval_app_route_lane@@;
    //input  [15:0]   reg_vprbs_tx_idi_driver_total_interval_app_route_lane@@;
    //input           reg_vprbs_rx_chk_en_app_route_lane@@;
    //input  [2:0]    reg_vprbs_rx_mode_app_route_lane@@;
    //input           reg_vprbs_rx_order_app_route_lane@@;
    //input           reg_vprbs_rx_load_app_route_lane@@;
    //input           reg_vprbs_rx_lock_continue_app_route_lane@@;
    //input  [3:0]    reg_vprbs_rx_locked_match_cnt_app_route_lane@@;
    //input  [3:0]    reg_vprbs_rx_uncheck_tolerance_app_route_lane@@;
    //input           reg_vprbs_rx_err_clear_app_route_lane@@;
    
    input           reg_vprbs_tx_gen_en_app_route_lane0; 
    input  [2:0]    reg_vprbs_tx_mode_app_route_lane0;
    input           reg_vprbs_tx_order_app_route_lane0;
    input           reg_vprbs_tx_pat_reset_app_route_lane0;
    input           reg_vprbs_loopback_app_route_lane0;
    input           reg_vprbs_tx_err_inject_en_app_route_lane0;
    input  [7:0]    reg_vprbs_tx_err_inject_intv_num_app_route_lane0; 
    input  [7:0]    reg_vprbs_tx_err_inject_intv_time_app_route_lane0;
    input  [5:0]    reg_vprbs_tx_idi_driver_data_type_app_route_lane0;
    input  [3:0]    reg_vprbs_tx_idi_driver_virtual_channel_app_route_lane0;
    input  [15:0]   reg_vprbs_tx_idi_driver_word_count_app_route_lane0;
    input  [15:0]   reg_vprbs_tx_idi_driver_pkt_interval_app_route_lane0;
    input  [15:0]   reg_vprbs_tx_idi_driver_total_interval_app_route_lane0;
    input           reg_vprbs_rx_chk_en_app_route_lane0;
    input  [2:0]    reg_vprbs_rx_mode_app_route_lane0;
    input           reg_vprbs_rx_order_app_route_lane0;
    input           reg_vprbs_rx_load_app_route_lane0;
    input           reg_vprbs_rx_lock_continue_app_route_lane0;
    input  [3:0]    reg_vprbs_rx_locked_match_cnt_app_route_lane0;
    input  [3:0]    reg_vprbs_rx_uncheck_tolerance_app_route_lane0;
    input           reg_vprbs_rx_err_clear_app_route_lane0;
    input           reg_vprbs_tx_gen_en_app_route_lane1; 
    input  [2:0]    reg_vprbs_tx_mode_app_route_lane1;
    input           reg_vprbs_tx_order_app_route_lane1;
    input           reg_vprbs_tx_pat_reset_app_route_lane1;
    input           reg_vprbs_loopback_app_route_lane1;
    input           reg_vprbs_tx_err_inject_en_app_route_lane1;
    input  [7:0]    reg_vprbs_tx_err_inject_intv_num_app_route_lane1; 
    input  [7:0]    reg_vprbs_tx_err_inject_intv_time_app_route_lane1;
    input  [5:0]    reg_vprbs_tx_idi_driver_data_type_app_route_lane1;
    input  [3:0]    reg_vprbs_tx_idi_driver_virtual_channel_app_route_lane1;
    input  [15:0]   reg_vprbs_tx_idi_driver_word_count_app_route_lane1;
    input  [15:0]   reg_vprbs_tx_idi_driver_pkt_interval_app_route_lane1;
    input  [15:0]   reg_vprbs_tx_idi_driver_total_interval_app_route_lane1;
    input           reg_vprbs_rx_chk_en_app_route_lane1;
    input  [2:0]    reg_vprbs_rx_mode_app_route_lane1;
    input           reg_vprbs_rx_order_app_route_lane1;
    input           reg_vprbs_rx_load_app_route_lane1;
    input           reg_vprbs_rx_lock_continue_app_route_lane1;
    input  [3:0]    reg_vprbs_rx_locked_match_cnt_app_route_lane1;
    input  [3:0]    reg_vprbs_rx_uncheck_tolerance_app_route_lane1;
    input           reg_vprbs_rx_err_clear_app_route_lane1;
    input           reg_vprbs_tx_gen_en_app_route_lane2; 
    input  [2:0]    reg_vprbs_tx_mode_app_route_lane2;
    input           reg_vprbs_tx_order_app_route_lane2;
    input           reg_vprbs_tx_pat_reset_app_route_lane2;
    input           reg_vprbs_loopback_app_route_lane2;
    input           reg_vprbs_tx_err_inject_en_app_route_lane2;
    input  [7:0]    reg_vprbs_tx_err_inject_intv_num_app_route_lane2; 
    input  [7:0]    reg_vprbs_tx_err_inject_intv_time_app_route_lane2;
    input  [5:0]    reg_vprbs_tx_idi_driver_data_type_app_route_lane2;
    input  [3:0]    reg_vprbs_tx_idi_driver_virtual_channel_app_route_lane2;
    input  [15:0]   reg_vprbs_tx_idi_driver_word_count_app_route_lane2;
    input  [15:0]   reg_vprbs_tx_idi_driver_pkt_interval_app_route_lane2;
    input  [15:0]   reg_vprbs_tx_idi_driver_total_interval_app_route_lane2;
    input           reg_vprbs_rx_chk_en_app_route_lane2;
    input  [2:0]    reg_vprbs_rx_mode_app_route_lane2;
    input           reg_vprbs_rx_order_app_route_lane2;
    input           reg_vprbs_rx_load_app_route_lane2;
    input           reg_vprbs_rx_lock_continue_app_route_lane2;
    input  [3:0]    reg_vprbs_rx_locked_match_cnt_app_route_lane2;
    input  [3:0]    reg_vprbs_rx_uncheck_tolerance_app_route_lane2;
    input           reg_vprbs_rx_err_clear_app_route_lane2;
    input           reg_vprbs_tx_gen_en_app_route_lane3; 
    input  [2:0]    reg_vprbs_tx_mode_app_route_lane3;
    input           reg_vprbs_tx_order_app_route_lane3;
    input           reg_vprbs_tx_pat_reset_app_route_lane3;
    input           reg_vprbs_loopback_app_route_lane3;
    input           reg_vprbs_tx_err_inject_en_app_route_lane3;
    input  [7:0]    reg_vprbs_tx_err_inject_intv_num_app_route_lane3; 
    input  [7:0]    reg_vprbs_tx_err_inject_intv_time_app_route_lane3;
    input  [5:0]    reg_vprbs_tx_idi_driver_data_type_app_route_lane3;
    input  [3:0]    reg_vprbs_tx_idi_driver_virtual_channel_app_route_lane3;
    input  [15:0]   reg_vprbs_tx_idi_driver_word_count_app_route_lane3;
    input  [15:0]   reg_vprbs_tx_idi_driver_pkt_interval_app_route_lane3;
    input  [15:0]   reg_vprbs_tx_idi_driver_total_interval_app_route_lane3;
    input           reg_vprbs_rx_chk_en_app_route_lane3;
    input  [2:0]    reg_vprbs_rx_mode_app_route_lane3;
    input           reg_vprbs_rx_order_app_route_lane3;
    input           reg_vprbs_rx_load_app_route_lane3;
    input           reg_vprbs_rx_lock_continue_app_route_lane3;
    input  [3:0]    reg_vprbs_rx_locked_match_cnt_app_route_lane3;
    input  [3:0]    reg_vprbs_rx_uncheck_tolerance_app_route_lane3;
    input           reg_vprbs_rx_err_clear_app_route_lane3;
    input           reg_vprbs_tx_gen_en_app_route_lane4; 
    input  [2:0]    reg_vprbs_tx_mode_app_route_lane4;
    input           reg_vprbs_tx_order_app_route_lane4;
    input           reg_vprbs_tx_pat_reset_app_route_lane4;
    input           reg_vprbs_loopback_app_route_lane4;
    input           reg_vprbs_tx_err_inject_en_app_route_lane4;
    input  [7:0]    reg_vprbs_tx_err_inject_intv_num_app_route_lane4; 
    input  [7:0]    reg_vprbs_tx_err_inject_intv_time_app_route_lane4;
    input  [5:0]    reg_vprbs_tx_idi_driver_data_type_app_route_lane4;
    input  [3:0]    reg_vprbs_tx_idi_driver_virtual_channel_app_route_lane4;
    input  [15:0]   reg_vprbs_tx_idi_driver_word_count_app_route_lane4;
    input  [15:0]   reg_vprbs_tx_idi_driver_pkt_interval_app_route_lane4;
    input  [15:0]   reg_vprbs_tx_idi_driver_total_interval_app_route_lane4;
    input           reg_vprbs_rx_chk_en_app_route_lane4;
    input  [2:0]    reg_vprbs_rx_mode_app_route_lane4;
    input           reg_vprbs_rx_order_app_route_lane4;
    input           reg_vprbs_rx_load_app_route_lane4;
    input           reg_vprbs_rx_lock_continue_app_route_lane4;
    input  [3:0]    reg_vprbs_rx_locked_match_cnt_app_route_lane4;
    input  [3:0]    reg_vprbs_rx_uncheck_tolerance_app_route_lane4;
    input           reg_vprbs_rx_err_clear_app_route_lane4;
    input           reg_vprbs_tx_gen_en_app_route_lane5; 
    input  [2:0]    reg_vprbs_tx_mode_app_route_lane5;
    input           reg_vprbs_tx_order_app_route_lane5;
    input           reg_vprbs_tx_pat_reset_app_route_lane5;
    input           reg_vprbs_loopback_app_route_lane5;
    input           reg_vprbs_tx_err_inject_en_app_route_lane5;
    input  [7:0]    reg_vprbs_tx_err_inject_intv_num_app_route_lane5; 
    input  [7:0]    reg_vprbs_tx_err_inject_intv_time_app_route_lane5;
    input  [5:0]    reg_vprbs_tx_idi_driver_data_type_app_route_lane5;
    input  [3:0]    reg_vprbs_tx_idi_driver_virtual_channel_app_route_lane5;
    input  [15:0]   reg_vprbs_tx_idi_driver_word_count_app_route_lane5;
    input  [15:0]   reg_vprbs_tx_idi_driver_pkt_interval_app_route_lane5;
    input  [15:0]   reg_vprbs_tx_idi_driver_total_interval_app_route_lane5;
    input           reg_vprbs_rx_chk_en_app_route_lane5;
    input  [2:0]    reg_vprbs_rx_mode_app_route_lane5;
    input           reg_vprbs_rx_order_app_route_lane5;
    input           reg_vprbs_rx_load_app_route_lane5;
    input           reg_vprbs_rx_lock_continue_app_route_lane5;
    input  [3:0]    reg_vprbs_rx_locked_match_cnt_app_route_lane5;
    input  [3:0]    reg_vprbs_rx_uncheck_tolerance_app_route_lane5;
    input           reg_vprbs_rx_err_clear_app_route_lane5;
    input           reg_vprbs_tx_gen_en_app_route_lane6; 
    input  [2:0]    reg_vprbs_tx_mode_app_route_lane6;
    input           reg_vprbs_tx_order_app_route_lane6;
    input           reg_vprbs_tx_pat_reset_app_route_lane6;
    input           reg_vprbs_loopback_app_route_lane6;
    input           reg_vprbs_tx_err_inject_en_app_route_lane6;
    input  [7:0]    reg_vprbs_tx_err_inject_intv_num_app_route_lane6; 
    input  [7:0]    reg_vprbs_tx_err_inject_intv_time_app_route_lane6;
    input  [5:0]    reg_vprbs_tx_idi_driver_data_type_app_route_lane6;
    input  [3:0]    reg_vprbs_tx_idi_driver_virtual_channel_app_route_lane6;
    input  [15:0]   reg_vprbs_tx_idi_driver_word_count_app_route_lane6;
    input  [15:0]   reg_vprbs_tx_idi_driver_pkt_interval_app_route_lane6;
    input  [15:0]   reg_vprbs_tx_idi_driver_total_interval_app_route_lane6;
    input           reg_vprbs_rx_chk_en_app_route_lane6;
    input  [2:0]    reg_vprbs_rx_mode_app_route_lane6;
    input           reg_vprbs_rx_order_app_route_lane6;
    input           reg_vprbs_rx_load_app_route_lane6;
    input           reg_vprbs_rx_lock_continue_app_route_lane6;
    input  [3:0]    reg_vprbs_rx_locked_match_cnt_app_route_lane6;
    input  [3:0]    reg_vprbs_rx_uncheck_tolerance_app_route_lane6;
    input           reg_vprbs_rx_err_clear_app_route_lane6;
    input           reg_vprbs_tx_gen_en_app_route_lane7; 
    input  [2:0]    reg_vprbs_tx_mode_app_route_lane7;
    input           reg_vprbs_tx_order_app_route_lane7;
    input           reg_vprbs_tx_pat_reset_app_route_lane7;
    input           reg_vprbs_loopback_app_route_lane7;
    input           reg_vprbs_tx_err_inject_en_app_route_lane7;
    input  [7:0]    reg_vprbs_tx_err_inject_intv_num_app_route_lane7; 
    input  [7:0]    reg_vprbs_tx_err_inject_intv_time_app_route_lane7;
    input  [5:0]    reg_vprbs_tx_idi_driver_data_type_app_route_lane7;
    input  [3:0]    reg_vprbs_tx_idi_driver_virtual_channel_app_route_lane7;
    input  [15:0]   reg_vprbs_tx_idi_driver_word_count_app_route_lane7;
    input  [15:0]   reg_vprbs_tx_idi_driver_pkt_interval_app_route_lane7;
    input  [15:0]   reg_vprbs_tx_idi_driver_total_interval_app_route_lane7;
    input           reg_vprbs_rx_chk_en_app_route_lane7;
    input  [2:0]    reg_vprbs_rx_mode_app_route_lane7;
    input           reg_vprbs_rx_order_app_route_lane7;
    input           reg_vprbs_rx_load_app_route_lane7;
    input           reg_vprbs_rx_lock_continue_app_route_lane7;
    input  [3:0]    reg_vprbs_rx_locked_match_cnt_app_route_lane7;
    input  [3:0]    reg_vprbs_rx_uncheck_tolerance_app_route_lane7;
    input           reg_vprbs_rx_err_clear_app_route_lane7;
    
    input  [1:0]    sch0_aggre_mode;
    input           sch0_pipe3_concat_en;
    input           sch0_pipe2_concat_en;
    input           sch0_pipe1_concat_en;
    input           sch0_pipe0_concat_en;
    input  [1:0]    sch1_aggre_mode;
    input           sch1_pipe3_concat_en;
    input           sch1_pipe2_concat_en;
    input           sch1_pipe1_concat_en;
    input           sch1_pipe0_concat_en;
    input  [1:0]    sch2_aggre_mode;
    input           sch2_pipe3_concat_en;
    input           sch2_pipe2_concat_en;
    input           sch2_pipe1_concat_en;
    input           sch2_pipe0_concat_en;
    input  [1:0]    sch3_aggre_mode;
    input           sch3_pipe3_concat_en;
    input           sch3_pipe2_concat_en;
    input           sch3_pipe1_concat_en;
    input           sch3_pipe0_concat_en;
    input           reg_sch0_frame_sync_auto_change_pipe_wr_mode;
    input           reg_sch1_frame_sync_auto_change_pipe_wr_mode;
    input           reg_sch2_frame_sync_auto_change_pipe_wr_mode;
    input           reg_sch3_frame_sync_auto_change_pipe_wr_mode;
    
    output [1:0]    pipe0_wr_mode;
    output [1:0]    pipe1_wr_mode;
    output [1:0]    pipe2_wr_mode;
    output [1:0]    pipe3_wr_mode;
    output [1:0]    pipe4_wr_mode;
    output [1:0]    pipe5_wr_mode;
    output [1:0]    pipe6_wr_mode;
    output [1:0]    pipe7_wr_mode;    
    output          sch0_frame_sync_lock;
    output          sch1_frame_sync_lock;
    output          sch2_frame_sync_lock;
    output          sch3_frame_sync_lock;
    output [7:0]    pipe_fifo_full_clear;
    
    //output           reg_vprbs_tx_gen_en_app_route_lane@@_sync;
    //output  [2:0]    reg_vprbs_tx_mode_app_route_lane@@_sync;
    //output           reg_vprbs_tx_order_app_route_lane@@_sync;
    //output           reg_vprbs_tx_pat_reset_app_route_lane@@_sync;
    //output           reg_vprbs_loopback_app_route_lane@@_sync;
    //output           reg_vprbs_tx_err_inject_en_app_route_lane@@_sync;
    //output  [7:0]    reg_vprbs_tx_err_inject_intv_num_app_route_lane@@_sync;
    //output  [7:0]    reg_vprbs_tx_err_inject_intv_time_app_route_lane@@_sync;
    //output  [5:0]    reg_vprbs_tx_idi_driver_data_type_app_route_lane@@_sync;
    //output  [3:0]    reg_vprbs_tx_idi_driver_virtual_channel_app_route_lane@@_sync;
    //output  [15:0]   reg_vprbs_tx_idi_driver_word_count_app_route_lane@@_sync;
    //output  [15:0]   reg_vprbs_tx_idi_driver_pkt_interval_app_route_lane@@_sync;
    //output  [15:0]   reg_vprbs_tx_idi_driver_total_interval_app_route_lane@@_sync;
    //output           reg_vprbs_rx_chk_en_app_route_lane@@_sync;
    //output  [2:0]    reg_vprbs_rx_mode_app_route_lane@@_sync;
    //output           reg_vprbs_rx_order_app_route_lane@@_sync;
    //output           reg_vprbs_rx_load_app_route_lane@@_sync;
    //output           reg_vprbs_rx_lock_continue_app_route_lane@@_sync;
    //output  [3:0]    reg_vprbs_rx_locked_match_cnt_app_route_lane@@_sync;
    //output  [3:0]    reg_vprbs_rx_uncheck_tolerance_app_route_lane@@_sync;
    //output           reg_vprbs_rx_err_clear_app_route_lane@@_sync;
    
    output           reg_vprbs_tx_gen_en_app_route_lane0_sync;
    output  [2:0]    reg_vprbs_tx_mode_app_route_lane0_sync;
    output           reg_vprbs_tx_order_app_route_lane0_sync;
    output           reg_vprbs_tx_pat_reset_app_route_lane0_sync;
    output           reg_vprbs_loopback_app_route_lane0_sync;
    output           reg_vprbs_tx_err_inject_en_app_route_lane0_sync;
    output  [7:0]    reg_vprbs_tx_err_inject_intv_num_app_route_lane0_sync;
    output  [7:0]    reg_vprbs_tx_err_inject_intv_time_app_route_lane0_sync;
    output  [5:0]    reg_vprbs_tx_idi_driver_data_type_app_route_lane0_sync;
    output  [3:0]    reg_vprbs_tx_idi_driver_virtual_channel_app_route_lane0_sync;
    output  [15:0]   reg_vprbs_tx_idi_driver_word_count_app_route_lane0_sync;
    output  [15:0]   reg_vprbs_tx_idi_driver_pkt_interval_app_route_lane0_sync;
    output  [15:0]   reg_vprbs_tx_idi_driver_total_interval_app_route_lane0_sync;
    output           reg_vprbs_rx_chk_en_app_route_lane0_sync;
    output  [2:0]    reg_vprbs_rx_mode_app_route_lane0_sync;
    output           reg_vprbs_rx_order_app_route_lane0_sync;
    output           reg_vprbs_rx_load_app_route_lane0_sync;
    output           reg_vprbs_rx_lock_continue_app_route_lane0_sync;
    output  [3:0]    reg_vprbs_rx_locked_match_cnt_app_route_lane0_sync;
    output  [3:0]    reg_vprbs_rx_uncheck_tolerance_app_route_lane0_sync;
    output           reg_vprbs_rx_err_clear_app_route_lane0_sync;
    output           reg_vprbs_tx_gen_en_app_route_lane1_sync;
    output  [2:0]    reg_vprbs_tx_mode_app_route_lane1_sync;
    output           reg_vprbs_tx_order_app_route_lane1_sync;
    output           reg_vprbs_tx_pat_reset_app_route_lane1_sync;
    output           reg_vprbs_loopback_app_route_lane1_sync;
    output           reg_vprbs_tx_err_inject_en_app_route_lane1_sync;
    output  [7:0]    reg_vprbs_tx_err_inject_intv_num_app_route_lane1_sync;
    output  [7:0]    reg_vprbs_tx_err_inject_intv_time_app_route_lane1_sync;
    output  [5:0]    reg_vprbs_tx_idi_driver_data_type_app_route_lane1_sync;
    output  [3:0]    reg_vprbs_tx_idi_driver_virtual_channel_app_route_lane1_sync;
    output  [15:0]   reg_vprbs_tx_idi_driver_word_count_app_route_lane1_sync;
    output  [15:0]   reg_vprbs_tx_idi_driver_pkt_interval_app_route_lane1_sync;
    output  [15:0]   reg_vprbs_tx_idi_driver_total_interval_app_route_lane1_sync;
    output           reg_vprbs_rx_chk_en_app_route_lane1_sync;
    output  [2:0]    reg_vprbs_rx_mode_app_route_lane1_sync;
    output           reg_vprbs_rx_order_app_route_lane1_sync;
    output           reg_vprbs_rx_load_app_route_lane1_sync;
    output           reg_vprbs_rx_lock_continue_app_route_lane1_sync;
    output  [3:0]    reg_vprbs_rx_locked_match_cnt_app_route_lane1_sync;
    output  [3:0]    reg_vprbs_rx_uncheck_tolerance_app_route_lane1_sync;
    output           reg_vprbs_rx_err_clear_app_route_lane1_sync;
    output           reg_vprbs_tx_gen_en_app_route_lane2_sync;
    output  [2:0]    reg_vprbs_tx_mode_app_route_lane2_sync;
    output           reg_vprbs_tx_order_app_route_lane2_sync;
    output           reg_vprbs_tx_pat_reset_app_route_lane2_sync;
    output           reg_vprbs_loopback_app_route_lane2_sync;
    output           reg_vprbs_tx_err_inject_en_app_route_lane2_sync;
    output  [7:0]    reg_vprbs_tx_err_inject_intv_num_app_route_lane2_sync;
    output  [7:0]    reg_vprbs_tx_err_inject_intv_time_app_route_lane2_sync;
    output  [5:0]    reg_vprbs_tx_idi_driver_data_type_app_route_lane2_sync;
    output  [3:0]    reg_vprbs_tx_idi_driver_virtual_channel_app_route_lane2_sync;
    output  [15:0]   reg_vprbs_tx_idi_driver_word_count_app_route_lane2_sync;
    output  [15:0]   reg_vprbs_tx_idi_driver_pkt_interval_app_route_lane2_sync;
    output  [15:0]   reg_vprbs_tx_idi_driver_total_interval_app_route_lane2_sync;
    output           reg_vprbs_rx_chk_en_app_route_lane2_sync;
    output  [2:0]    reg_vprbs_rx_mode_app_route_lane2_sync;
    output           reg_vprbs_rx_order_app_route_lane2_sync;
    output           reg_vprbs_rx_load_app_route_lane2_sync;
    output           reg_vprbs_rx_lock_continue_app_route_lane2_sync;
    output  [3:0]    reg_vprbs_rx_locked_match_cnt_app_route_lane2_sync;
    output  [3:0]    reg_vprbs_rx_uncheck_tolerance_app_route_lane2_sync;
    output           reg_vprbs_rx_err_clear_app_route_lane2_sync;
    output           reg_vprbs_tx_gen_en_app_route_lane3_sync;
    output  [2:0]    reg_vprbs_tx_mode_app_route_lane3_sync;
    output           reg_vprbs_tx_order_app_route_lane3_sync;
    output           reg_vprbs_tx_pat_reset_app_route_lane3_sync;
    output           reg_vprbs_loopback_app_route_lane3_sync;
    output           reg_vprbs_tx_err_inject_en_app_route_lane3_sync;
    output  [7:0]    reg_vprbs_tx_err_inject_intv_num_app_route_lane3_sync;
    output  [7:0]    reg_vprbs_tx_err_inject_intv_time_app_route_lane3_sync;
    output  [5:0]    reg_vprbs_tx_idi_driver_data_type_app_route_lane3_sync;
    output  [3:0]    reg_vprbs_tx_idi_driver_virtual_channel_app_route_lane3_sync;
    output  [15:0]   reg_vprbs_tx_idi_driver_word_count_app_route_lane3_sync;
    output  [15:0]   reg_vprbs_tx_idi_driver_pkt_interval_app_route_lane3_sync;
    output  [15:0]   reg_vprbs_tx_idi_driver_total_interval_app_route_lane3_sync;
    output           reg_vprbs_rx_chk_en_app_route_lane3_sync;
    output  [2:0]    reg_vprbs_rx_mode_app_route_lane3_sync;
    output           reg_vprbs_rx_order_app_route_lane3_sync;
    output           reg_vprbs_rx_load_app_route_lane3_sync;
    output           reg_vprbs_rx_lock_continue_app_route_lane3_sync;
    output  [3:0]    reg_vprbs_rx_locked_match_cnt_app_route_lane3_sync;
    output  [3:0]    reg_vprbs_rx_uncheck_tolerance_app_route_lane3_sync;
    output           reg_vprbs_rx_err_clear_app_route_lane3_sync;
    output           reg_vprbs_tx_gen_en_app_route_lane4_sync;
    output  [2:0]    reg_vprbs_tx_mode_app_route_lane4_sync;
    output           reg_vprbs_tx_order_app_route_lane4_sync;
    output           reg_vprbs_tx_pat_reset_app_route_lane4_sync;
    output           reg_vprbs_loopback_app_route_lane4_sync;
    output           reg_vprbs_tx_err_inject_en_app_route_lane4_sync;
    output  [7:0]    reg_vprbs_tx_err_inject_intv_num_app_route_lane4_sync;
    output  [7:0]    reg_vprbs_tx_err_inject_intv_time_app_route_lane4_sync;
    output  [5:0]    reg_vprbs_tx_idi_driver_data_type_app_route_lane4_sync;
    output  [3:0]    reg_vprbs_tx_idi_driver_virtual_channel_app_route_lane4_sync;
    output  [15:0]   reg_vprbs_tx_idi_driver_word_count_app_route_lane4_sync;
    output  [15:0]   reg_vprbs_tx_idi_driver_pkt_interval_app_route_lane4_sync;
    output  [15:0]   reg_vprbs_tx_idi_driver_total_interval_app_route_lane4_sync;
    output           reg_vprbs_rx_chk_en_app_route_lane4_sync;
    output  [2:0]    reg_vprbs_rx_mode_app_route_lane4_sync;
    output           reg_vprbs_rx_order_app_route_lane4_sync;
    output           reg_vprbs_rx_load_app_route_lane4_sync;
    output           reg_vprbs_rx_lock_continue_app_route_lane4_sync;
    output  [3:0]    reg_vprbs_rx_locked_match_cnt_app_route_lane4_sync;
    output  [3:0]    reg_vprbs_rx_uncheck_tolerance_app_route_lane4_sync;
    output           reg_vprbs_rx_err_clear_app_route_lane4_sync;
    output           reg_vprbs_tx_gen_en_app_route_lane5_sync;
    output  [2:0]    reg_vprbs_tx_mode_app_route_lane5_sync;
    output           reg_vprbs_tx_order_app_route_lane5_sync;
    output           reg_vprbs_tx_pat_reset_app_route_lane5_sync;
    output           reg_vprbs_loopback_app_route_lane5_sync;
    output           reg_vprbs_tx_err_inject_en_app_route_lane5_sync;
    output  [7:0]    reg_vprbs_tx_err_inject_intv_num_app_route_lane5_sync;
    output  [7:0]    reg_vprbs_tx_err_inject_intv_time_app_route_lane5_sync;
    output  [5:0]    reg_vprbs_tx_idi_driver_data_type_app_route_lane5_sync;
    output  [3:0]    reg_vprbs_tx_idi_driver_virtual_channel_app_route_lane5_sync;
    output  [15:0]   reg_vprbs_tx_idi_driver_word_count_app_route_lane5_sync;
    output  [15:0]   reg_vprbs_tx_idi_driver_pkt_interval_app_route_lane5_sync;
    output  [15:0]   reg_vprbs_tx_idi_driver_total_interval_app_route_lane5_sync;
    output           reg_vprbs_rx_chk_en_app_route_lane5_sync;
    output  [2:0]    reg_vprbs_rx_mode_app_route_lane5_sync;
    output           reg_vprbs_rx_order_app_route_lane5_sync;
    output           reg_vprbs_rx_load_app_route_lane5_sync;
    output           reg_vprbs_rx_lock_continue_app_route_lane5_sync;
    output  [3:0]    reg_vprbs_rx_locked_match_cnt_app_route_lane5_sync;
    output  [3:0]    reg_vprbs_rx_uncheck_tolerance_app_route_lane5_sync;
    output           reg_vprbs_rx_err_clear_app_route_lane5_sync;
    output           reg_vprbs_tx_gen_en_app_route_lane6_sync;
    output  [2:0]    reg_vprbs_tx_mode_app_route_lane6_sync;
    output           reg_vprbs_tx_order_app_route_lane6_sync;
    output           reg_vprbs_tx_pat_reset_app_route_lane6_sync;
    output           reg_vprbs_loopback_app_route_lane6_sync;
    output           reg_vprbs_tx_err_inject_en_app_route_lane6_sync;
    output  [7:0]    reg_vprbs_tx_err_inject_intv_num_app_route_lane6_sync;
    output  [7:0]    reg_vprbs_tx_err_inject_intv_time_app_route_lane6_sync;
    output  [5:0]    reg_vprbs_tx_idi_driver_data_type_app_route_lane6_sync;
    output  [3:0]    reg_vprbs_tx_idi_driver_virtual_channel_app_route_lane6_sync;
    output  [15:0]   reg_vprbs_tx_idi_driver_word_count_app_route_lane6_sync;
    output  [15:0]   reg_vprbs_tx_idi_driver_pkt_interval_app_route_lane6_sync;
    output  [15:0]   reg_vprbs_tx_idi_driver_total_interval_app_route_lane6_sync;
    output           reg_vprbs_rx_chk_en_app_route_lane6_sync;
    output  [2:0]    reg_vprbs_rx_mode_app_route_lane6_sync;
    output           reg_vprbs_rx_order_app_route_lane6_sync;
    output           reg_vprbs_rx_load_app_route_lane6_sync;
    output           reg_vprbs_rx_lock_continue_app_route_lane6_sync;
    output  [3:0]    reg_vprbs_rx_locked_match_cnt_app_route_lane6_sync;
    output  [3:0]    reg_vprbs_rx_uncheck_tolerance_app_route_lane6_sync;
    output           reg_vprbs_rx_err_clear_app_route_lane6_sync;
    output           reg_vprbs_tx_gen_en_app_route_lane7_sync;
    output  [2:0]    reg_vprbs_tx_mode_app_route_lane7_sync;
    output           reg_vprbs_tx_order_app_route_lane7_sync;
    output           reg_vprbs_tx_pat_reset_app_route_lane7_sync;
    output           reg_vprbs_loopback_app_route_lane7_sync;
    output           reg_vprbs_tx_err_inject_en_app_route_lane7_sync;
    output  [7:0]    reg_vprbs_tx_err_inject_intv_num_app_route_lane7_sync;
    output  [7:0]    reg_vprbs_tx_err_inject_intv_time_app_route_lane7_sync;
    output  [5:0]    reg_vprbs_tx_idi_driver_data_type_app_route_lane7_sync;
    output  [3:0]    reg_vprbs_tx_idi_driver_virtual_channel_app_route_lane7_sync;
    output  [15:0]   reg_vprbs_tx_idi_driver_word_count_app_route_lane7_sync;
    output  [15:0]   reg_vprbs_tx_idi_driver_pkt_interval_app_route_lane7_sync;
    output  [15:0]   reg_vprbs_tx_idi_driver_total_interval_app_route_lane7_sync;
    output           reg_vprbs_rx_chk_en_app_route_lane7_sync;
    output  [2:0]    reg_vprbs_rx_mode_app_route_lane7_sync;
    output           reg_vprbs_rx_order_app_route_lane7_sync;
    output           reg_vprbs_rx_load_app_route_lane7_sync;
    output           reg_vprbs_rx_lock_continue_app_route_lane7_sync;
    output  [3:0]    reg_vprbs_rx_locked_match_cnt_app_route_lane7_sync;
    output  [3:0]    reg_vprbs_rx_uncheck_tolerance_app_route_lane7_sync;
    output           reg_vprbs_rx_err_clear_app_route_lane7_sync;
    
    output           app_async_rst_req;
    
    //signal define 
    //pipe_wr_mode
    wire            treed_reg_bank_clk_reset;
    wire [3:0]      aggre_clk;
    wire [3:0]      aggre_clk_rst_n;
    wire [7:0]      fifo_rdclk;
    wire [7:0]      fifo_rdclk_rst_n;
    wire [7:0]      fifo_wrclk;
    wire [7:0]      fifo_wrclk_rst;
    wire [7:0]      fifo_wrclk_rst_n;
    wire [1:0]      reg_pipe_wr_mode         [7:0];
    reg  [1:0]      pipe_wr_mode             [7:0];
    wire [1:0]      pipe_wr_mode_sync        [7:0];
    wire [7:0]      pipe_wr_mode_vld_sync;
    genvar          j;
    //frame_sync 
    //before cdc
    wire [3:0]      reg_sch_frame_sync_lock_force;
    wire [3:0]      reg_sch_frame_sync_lock;
    wire [3:0]      gpio2app_sch_frame_sync_lock_sync_pre;
    //sync bit
    wire [11:0]     frame_sync_lock_sync;
    //after cdc
    wire [3:0]      reg_sch_frame_sync_lock_force_sync;
    wire [3:0]      reg_sch_frame_sync_lock_sync;
    wire [3:0]      gpio2app_sch_frame_sync_lock_sync_reg_bank_clk;
    reg  [3:0]      sch_frame_sync_lock_sync_reg_bank_clk;
    wire [3:0]      sch_frame_sync_lock_sync_aggre_clk;
    
    wire [97:0]    u_sync_bus_di_reg_vprbs_test_app_route_lane0;
    wire [97:0]    u_sync_bus_do_reg_vprbs_test_app_route_lane0;
    wire [97:0]    u_sync_bus_di_reg_vprbs_test_app_route_lane1;
    wire [97:0]    u_sync_bus_do_reg_vprbs_test_app_route_lane1;
    wire [97:0]    u_sync_bus_di_reg_vprbs_test_app_route_lane2;
    wire [97:0]    u_sync_bus_do_reg_vprbs_test_app_route_lane2;
    wire [97:0]    u_sync_bus_di_reg_vprbs_test_app_route_lane3;
    wire [97:0]    u_sync_bus_do_reg_vprbs_test_app_route_lane3;
    wire [97:0]    u_sync_bus_di_reg_vprbs_test_app_route_lane4;
    wire [97:0]    u_sync_bus_do_reg_vprbs_test_app_route_lane4;
    wire [97:0]    u_sync_bus_di_reg_vprbs_test_app_route_lane5;
    wire [97:0]    u_sync_bus_do_reg_vprbs_test_app_route_lane5;
    wire [97:0]    u_sync_bus_di_reg_vprbs_test_app_route_lane6;
    wire [97:0]    u_sync_bus_do_reg_vprbs_test_app_route_lane6;
    wire [97:0]    u_sync_bus_di_reg_vprbs_test_app_route_lane7;
    wire [97:0]    u_sync_bus_do_reg_vprbs_test_app_route_lane7;
    wire [97:0]    u_sync_bus_di_reg_vprbs_test_app_route_lane0_sync;
    wire [97:0]    u_sync_bus_do_reg_vprbs_test_app_route_lane0_sync;
    wire [97:0]    u_sync_bus_di_reg_vprbs_test_app_route_lane1_sync;
    wire [97:0]    u_sync_bus_do_reg_vprbs_test_app_route_lane1_sync;
    wire [97:0]    u_sync_bus_di_reg_vprbs_test_app_route_lane2_sync;
    wire [97:0]    u_sync_bus_do_reg_vprbs_test_app_route_lane2_sync;
    wire [97:0]    u_sync_bus_di_reg_vprbs_test_app_route_lane3_sync;
    wire [97:0]    u_sync_bus_do_reg_vprbs_test_app_route_lane3_sync;
    wire [97:0]    u_sync_bus_di_reg_vprbs_test_app_route_lane4_sync;
    wire [97:0]    u_sync_bus_do_reg_vprbs_test_app_route_lane4_sync;
    wire [97:0]    u_sync_bus_di_reg_vprbs_test_app_route_lane5_sync;
    wire [97:0]    u_sync_bus_do_reg_vprbs_test_app_route_lane5_sync;
    wire [97:0]    u_sync_bus_di_reg_vprbs_test_app_route_lane6_sync;
    wire [97:0]    u_sync_bus_do_reg_vprbs_test_app_route_lane6_sync;
    wire [97:0]    u_sync_bus_di_reg_vprbs_test_app_route_lane7_sync;
    wire [97:0]    u_sync_bus_do_reg_vprbs_test_app_route_lane7_sync;

    //pipe_wr_mode_auto_change_trigger_by_frame_sync_lock
    reg            pipe_wr_mode_auto_change_en[3:0];
    reg  [1:0]     pipe_wr_mode_auto_change_trigger_sch[3:0];
    reg            pipe_wr_mode_auto_change_value[3:0];
    wire           pipe_wr_mode_auto_change_value_sync_fifo_wr_clk[3:0];
    reg  [3:0]     sch_frame_sync_lock_sync_aggre_clk_d1;
    reg  [3:0]     sch_frame_sync_lock_sync_aggre_clk_up_level_signal;
    reg  [3:0]     pipe_wr_mode_auto_change_value_sync_fifo_wr_clk_d1;
    reg  [3:0]     pipe_wr_mode_auto_change_value_sync_fifo_wr_clk_up_level_signal;
    //logic design
    
    //frame_sync
    assign  reg_sch_frame_sync_lock_force[0]  =   reg_sch0_frame_sync_lock_force      ;
    assign  reg_sch_frame_sync_lock_force[1]  =   reg_sch1_frame_sync_lock_force      ;
    assign  reg_sch_frame_sync_lock_force[2]  =   reg_sch2_frame_sync_lock_force      ;
    assign  reg_sch_frame_sync_lock_force[3]  =   reg_sch3_frame_sync_lock_force      ;
    assign  reg_sch_frame_sync_lock[0]        =   reg_sch0_frame_sync_lock            ;
    assign  reg_sch_frame_sync_lock[1]        =   reg_sch1_frame_sync_lock            ;
    assign  reg_sch_frame_sync_lock[2]        =   reg_sch2_frame_sync_lock            ;
    assign  reg_sch_frame_sync_lock[3]        =   reg_sch3_frame_sync_lock            ;
    assign  gpio2app_sch_frame_sync_lock_sync_pre[0]   =   gpio2app_sch0_frame_sync_lock       ;
    assign  gpio2app_sch_frame_sync_lock_sync_pre[1]   =   gpio2app_sch1_frame_sync_lock       ;
    assign  gpio2app_sch_frame_sync_lock_sync_pre[2]   =   gpio2app_sch2_frame_sync_lock       ;
    assign  gpio2app_sch_frame_sync_lock_sync_pre[3]   =   gpio2app_sch3_frame_sync_lock       ;
    
    generate for(j=0;j<=3;j=j+1)begin:sch_frame_sync_lock_sync_reg_bank_clk_bk
        sync2_cell_rstb sync2_cell_rstb_gpio2app_sch_frame_sync_lock(
            .clk     (treed_reg_bank_clk), 
            .reset_n (treed_reg_bank_clk_reset_n), 
            .data    (gpio2app_sch_frame_sync_lock_sync_pre[j]), 
            .qout    (gpio2app_sch_frame_sync_lock_sync_reg_bank_clk[j])
        );

        always@(posedge treed_reg_bank_clk or negedge treed_reg_bank_clk_reset_n)begin
            if(~treed_reg_bank_clk_reset_n)
                sch_frame_sync_lock_sync_reg_bank_clk[j] <= 1'd0;
            else
                sch_frame_sync_lock_sync_reg_bank_clk[j] <= reg_sch_frame_sync_lock_force[j] ? reg_sch_frame_sync_lock[j] : gpio2app_sch_frame_sync_lock_sync_reg_bank_clk[j];
        end

    end
    endgenerate
    
    assign  aggre_clk[0]            =  aggre_clk0;
    assign  aggre_clk[1]            =  aggre_clk1;
    assign  aggre_clk[2]            =  aggre_clk2;
    assign  aggre_clk[3]            =  aggre_clk3;
    assign  aggre_clk_rst_n[0]      =  aggre_clk_rst_n0;
    assign  aggre_clk_rst_n[1]      =  aggre_clk_rst_n1;
    assign  aggre_clk_rst_n[2]      =  aggre_clk_rst_n2;
    assign  aggre_clk_rst_n[3]      =  aggre_clk_rst_n3;
    
    generate for(j=0;j<=3;j=j+1)begin:sch_frame_sync_lock_sync_aggre_clk_bk
        sync2_cell_rstb sync2_cell_rstb_frame_sync_lock(
            .clk     (aggre_clk[j]), 
            .reset_n (aggre_clk_rst_n[j]), 
            .data    (sch_frame_sync_lock_sync_reg_bank_clk[j]), 
            .qout    (sch_frame_sync_lock_sync_aggre_clk[j])
        );

        always@(posedge aggre_clk[j] or negedge aggre_clk_rst_n[j])begin
            if(~aggre_clk_rst_n[j])
                sch_frame_sync_lock_sync_aggre_clk_d1[j] <= 1'd0;
            else
                sch_frame_sync_lock_sync_aggre_clk_d1[j] <= sch_frame_sync_lock_sync_aggre_clk[j];
        end

        always@(posedge aggre_clk[j] or negedge aggre_clk_rst_n[j])begin
            if(~aggre_clk_rst_n[j])
                sch_frame_sync_lock_sync_aggre_clk_up_level_signal[j] <= 1'd0;
            else if(~sch_frame_sync_lock_sync_aggre_clk_up_level_signal[j])
                sch_frame_sync_lock_sync_aggre_clk_up_level_signal[j] <= ~sch_frame_sync_lock_sync_aggre_clk_d1[j] & sch_frame_sync_lock_sync_aggre_clk[j];
        end
    end
    endgenerate
    
    assign  sch0_frame_sync_lock = sch_frame_sync_lock_sync_aggre_clk_up_level_signal[0];
    assign  sch1_frame_sync_lock = sch_frame_sync_lock_sync_aggre_clk_up_level_signal[1];
    assign  sch2_frame_sync_lock = sch_frame_sync_lock_sync_aggre_clk_up_level_signal[2];
    assign  sch3_frame_sync_lock = sch_frame_sync_lock_sync_aggre_clk_up_level_signal[3];


    //pipe_wr_mode
    assign  treed_reg_bank_clk_reset =  ~treed_reg_bank_clk_reset_n;
    assign  reg_pipe_wr_mode[0]      =  reg_pipe0_wr_mode;
    assign  fifo_wrclk[0]            =  fifo_wrclk0;
    assign  fifo_wrclk_rst[0]        =  ~fifo_wrclk_rst_n0;
    assign  fifo_wrclk_rst_n[0]      =  fifo_wrclk_rst_n0;
    assign  pipe0_wr_mode            =  pipe_wr_mode_auto_change_en[0] ? {pipe_wr_mode_auto_change_value_sync_fifo_wr_clk_up_level_signal[0],1'd0} : pipe_wr_mode[0];
    assign  reg_pipe_wr_mode[1]      =  reg_pipe1_wr_mode;
    assign  fifo_wrclk[1]            =  fifo_wrclk1;
    assign  fifo_wrclk_rst[1]        =  ~fifo_wrclk_rst_n1;
    assign  fifo_wrclk_rst_n[1]      =  fifo_wrclk_rst_n1;
    assign  pipe1_wr_mode            =  pipe_wr_mode_auto_change_en[1] ? {pipe_wr_mode_auto_change_value_sync_fifo_wr_clk_up_level_signal[1],1'd0} : pipe_wr_mode[1];
    assign  reg_pipe_wr_mode[2]      =  reg_pipe2_wr_mode;
    assign  fifo_wrclk[2]            =  fifo_wrclk2;
    assign  fifo_wrclk_rst[2]        =  ~fifo_wrclk_rst_n2;
    assign  fifo_wrclk_rst_n[2]      =  fifo_wrclk_rst_n2;
    assign  pipe2_wr_mode            =  pipe_wr_mode_auto_change_en[2] ? {pipe_wr_mode_auto_change_value_sync_fifo_wr_clk_up_level_signal[2],1'd0} : pipe_wr_mode[2];
    assign  reg_pipe_wr_mode[3]      =  reg_pipe3_wr_mode;
    assign  fifo_wrclk[3]            =  fifo_wrclk3;
    assign  fifo_wrclk_rst[3]        =  ~fifo_wrclk_rst_n3;
    assign  fifo_wrclk_rst_n[3]      =  fifo_wrclk_rst_n3;
    assign  pipe3_wr_mode            =  pipe_wr_mode_auto_change_en[3] ? {pipe_wr_mode_auto_change_value_sync_fifo_wr_clk_up_level_signal[3],1'd0} : pipe_wr_mode[3];
    assign  reg_pipe_wr_mode[4]      =  reg_pipe4_wr_mode;
    assign  fifo_wrclk[4]            =  fifo_wrclk4;
    assign  fifo_wrclk_rst[4]        =  ~fifo_wrclk_rst_n4;
    assign  fifo_wrclk_rst_n[4]      =  fifo_wrclk_rst_n4;
    assign  pipe4_wr_mode            =  pipe_wr_mode[4];
    assign  reg_pipe_wr_mode[5]      =  reg_pipe5_wr_mode;
    assign  fifo_wrclk[5]            =  fifo_wrclk5;
    assign  fifo_wrclk_rst[5]        =  ~fifo_wrclk_rst_n5;
    assign  fifo_wrclk_rst_n[5]      =  fifo_wrclk_rst_n5;
    assign  pipe5_wr_mode            =  pipe_wr_mode[5];
    assign  reg_pipe_wr_mode[6]      =  reg_pipe6_wr_mode;
    assign  fifo_wrclk[6]            =  fifo_wrclk6;
    assign  fifo_wrclk_rst[6]        =  ~fifo_wrclk_rst_n6;
    assign  fifo_wrclk_rst_n[6]      =  fifo_wrclk_rst_n6;
    assign  pipe6_wr_mode            =  pipe_wr_mode[6];
    assign  reg_pipe_wr_mode[7]      =  reg_pipe7_wr_mode;
    assign  fifo_wrclk[7]            =  fifo_wrclk7;
    assign  fifo_wrclk_rst[7]        =  ~fifo_wrclk_rst_n7;
    assign  fifo_wrclk_rst_n[7]      =  fifo_wrclk_rst_n7;
    assign  pipe7_wr_mode            =  pipe_wr_mode[7];
    
    generate for(j=0;j<=7;j=j+1)begin:pipe_wr_mode_bk
        databus_sync_dmux#(
            .D_WIDTH(2)
        ) databus_sync_dmux_pipe_wr_mode(
            .SRC_CK      (treed_reg_bank_clk),
            .SRC_RST     (treed_reg_bank_clk_reset),
            .SRC_DATA    (reg_pipe_wr_mode[j]),
            .SRC_PULSE   (reg_all_pipe_wr_mode_strobe),
            .DST_CK      (fifo_wrclk[j]),
            .DST_RST     (fifo_wrclk_rst[j]),
            .DST_DATA    (pipe_wr_mode_sync[j]),
            .DST_PULSE   (pipe_wr_mode_vld_sync[j])
        );
        
        always@(posedge fifo_wrclk[j] or negedge fifo_wrclk_rst_n[j])begin
            if(~fifo_wrclk_rst_n[j])begin
                pipe_wr_mode[j] <= 2'd0;
            end
            else if(pipe_wr_mode_vld_sync[j])begin
                pipe_wr_mode[j] <= pipe_wr_mode_sync[j];
            end
        end
    end
    endgenerate
    
    
    
    //pipe_fifo_full_clear
    assign  fifo_rdclk[0]            =  fifo_rdclk0;
    assign  fifo_rdclk[1]            =  fifo_rdclk1;
    assign  fifo_rdclk[2]            =  fifo_rdclk2;
    assign  fifo_rdclk[3]            =  fifo_rdclk3;
    assign  fifo_rdclk[4]            =  fifo_rdclk4;
    assign  fifo_rdclk[5]            =  fifo_rdclk5;
    assign  fifo_rdclk[6]            =  fifo_rdclk6;
    assign  fifo_rdclk[7]            =  fifo_rdclk7;
    assign  fifo_rdclk_rst_n[0]      =  fifo_rdclk_rst_n0;
    assign  fifo_rdclk_rst_n[1]      =  fifo_rdclk_rst_n1;
    assign  fifo_rdclk_rst_n[2]      =  fifo_rdclk_rst_n2;
    assign  fifo_rdclk_rst_n[3]      =  fifo_rdclk_rst_n3;
    assign  fifo_rdclk_rst_n[4]      =  fifo_rdclk_rst_n4;
    assign  fifo_rdclk_rst_n[5]      =  fifo_rdclk_rst_n5;
    assign  fifo_rdclk_rst_n[6]      =  fifo_rdclk_rst_n6;
    assign  fifo_rdclk_rst_n[7]      =  fifo_rdclk_rst_n7;
    generate for(j=0;j<=3;j=j+1)begin:pipe_fifo_full_clear_first_four_bk
        sync2_cell_rstb sync2_cell_rstb_pipe_fifo_clear_first_four(
            .clk     (fifo_rdclk[j]), 
            .reset_n (fifo_rdclk_rst_n[j]), 
            .data    (reg_pipe_fifo_full_clear[j]), 
            .qout    (pipe_fifo_full_clear[j])
        );
    end
    endgenerate
    generate for(j=4;j<=7;j=j+1)begin:pipe_fifo_full_clear_last_four_bk
        sync2_cell_rstb sync2_cell_rstb_pipe_fifo_clear_last_four(
            .clk     (fifo_rdclk[j]), 
            .reset_n (fifo_rdclk_rst_n[j]), 
            .data    (reg_pipe_fifo_full_clear_last_four[j-4]), 
            .qout    (pipe_fifo_full_clear[j])
        );
    end
    endgenerate
    
    //pipe0_wr_mode_auto_change_value
    always@(*)begin
        if((reg_sch0_frame_sync_auto_change_pipe_wr_mode)&(sch0_aggre_mode==2'b01)&(sch0_pipe0_concat_en)) begin
            pipe_wr_mode_auto_change_en[0] = 1'd1;
            pipe_wr_mode_auto_change_trigger_sch[0] = 2'd0;
        end
        else if((reg_sch1_frame_sync_auto_change_pipe_wr_mode)&(sch1_aggre_mode==2'b01)&(sch1_pipe0_concat_en)) begin
            pipe_wr_mode_auto_change_en[0] = 1'd1;
            pipe_wr_mode_auto_change_trigger_sch[0] = 2'd1;
        end
        else if((reg_sch2_frame_sync_auto_change_pipe_wr_mode)&(sch2_aggre_mode==2'b01)&(sch2_pipe0_concat_en)) begin
            pipe_wr_mode_auto_change_en[0] = 1'd1;
            pipe_wr_mode_auto_change_trigger_sch[0] = 2'd2;
        end
        else if((reg_sch3_frame_sync_auto_change_pipe_wr_mode)&(sch3_aggre_mode==2'b01)&(sch3_pipe0_concat_en)) begin
            pipe_wr_mode_auto_change_en[0] = 1'd1;
            pipe_wr_mode_auto_change_trigger_sch[0] = 2'd3;
        end
        else begin
            pipe_wr_mode_auto_change_en[0] = 1'd0;
            pipe_wr_mode_auto_change_trigger_sch[0] = 2'd0;
        end
    end
    
    //pipe1_wr_mode_auto_change_value
    always@(*)begin
        if((reg_sch0_frame_sync_auto_change_pipe_wr_mode)&(sch0_aggre_mode==2'b01)&(sch0_pipe1_concat_en)) begin
            pipe_wr_mode_auto_change_en[1] = 1'd1;
            pipe_wr_mode_auto_change_trigger_sch[1] = 2'd0;
        end
        else if((reg_sch1_frame_sync_auto_change_pipe_wr_mode)&(sch1_aggre_mode==2'b01)&(sch1_pipe1_concat_en)) begin
            pipe_wr_mode_auto_change_en[1] = 1'd1;
            pipe_wr_mode_auto_change_trigger_sch[1] = 2'd1;
        end
        else if((reg_sch2_frame_sync_auto_change_pipe_wr_mode)&(sch2_aggre_mode==2'b01)&(sch2_pipe1_concat_en)) begin
            pipe_wr_mode_auto_change_en[1] = 1'd1;
            pipe_wr_mode_auto_change_trigger_sch[1] = 2'd2;
        end
        else if((reg_sch3_frame_sync_auto_change_pipe_wr_mode)&(sch3_aggre_mode==2'b01)&(sch3_pipe1_concat_en)) begin
            pipe_wr_mode_auto_change_en[1] = 1'd1;
            pipe_wr_mode_auto_change_trigger_sch[1] = 2'd3;
        end
        else begin
            pipe_wr_mode_auto_change_en[1] = 1'd0;
            pipe_wr_mode_auto_change_trigger_sch[1] = 2'd0;
        end
    end
    //pipe2_wr_mode_auto_change_value
    always@(*)begin
        if((reg_sch0_frame_sync_auto_change_pipe_wr_mode)&(sch0_aggre_mode==2'b01)&(sch0_pipe2_concat_en)) begin
            pipe_wr_mode_auto_change_en[2] = 1'd1;
            pipe_wr_mode_auto_change_trigger_sch[2] = 2'd0;
        end
        else if((reg_sch1_frame_sync_auto_change_pipe_wr_mode)&(sch1_aggre_mode==2'b01)&(sch1_pipe2_concat_en)) begin
            pipe_wr_mode_auto_change_en[2] = 1'd1;
            pipe_wr_mode_auto_change_trigger_sch[2] = 2'd1;
        end
        else if((reg_sch2_frame_sync_auto_change_pipe_wr_mode)&(sch2_aggre_mode==2'b01)&(sch2_pipe2_concat_en)) begin
            pipe_wr_mode_auto_change_en[2] = 1'd1;
            pipe_wr_mode_auto_change_trigger_sch[2] = 2'd2;
        end
        else if((reg_sch3_frame_sync_auto_change_pipe_wr_mode)&(sch3_aggre_mode==2'b01)&(sch3_pipe2_concat_en)) begin
            pipe_wr_mode_auto_change_en[2] = 1'd1;
            pipe_wr_mode_auto_change_trigger_sch[2] = 2'd3;
        end
        else begin
            pipe_wr_mode_auto_change_en[2] = 1'd0;
            pipe_wr_mode_auto_change_trigger_sch[2] = 2'd0;
        end
    end
    
    //pipe3_wr_mode_auto_change_value
    always@(*)begin
        if((reg_sch0_frame_sync_auto_change_pipe_wr_mode)&(sch0_aggre_mode==2'b01)&(sch0_pipe3_concat_en)) begin
            pipe_wr_mode_auto_change_en[3] = 1'd1;
            pipe_wr_mode_auto_change_trigger_sch[3] = 2'd0;
        end
        else if((reg_sch1_frame_sync_auto_change_pipe_wr_mode)&(sch1_aggre_mode==2'b01)&(sch1_pipe3_concat_en)) begin
            pipe_wr_mode_auto_change_en[3] = 1'd1;
            pipe_wr_mode_auto_change_trigger_sch[3] = 2'd1;
        end
        else if((reg_sch2_frame_sync_auto_change_pipe_wr_mode)&(sch2_aggre_mode==2'b01)&(sch2_pipe3_concat_en)) begin
            pipe_wr_mode_auto_change_en[3] = 1'd1;
            pipe_wr_mode_auto_change_trigger_sch[3] = 2'd2;
        end
        else if((reg_sch3_frame_sync_auto_change_pipe_wr_mode)&(sch3_aggre_mode==2'b01)&(sch3_pipe3_concat_en)) begin
            pipe_wr_mode_auto_change_en[3] = 1'd1;
            pipe_wr_mode_auto_change_trigger_sch[3] = 2'd3;
        end
        else begin
            pipe_wr_mode_auto_change_en[3] = 1'd0;
            pipe_wr_mode_auto_change_trigger_sch[3] = 2'd0;
        end
    end
    

    generate for(j=0;j<=3;j=j+1)begin:pipe_wr_mode_auto_change_value_sync_reg_bank_clk_bk
        always@(posedge treed_reg_bank_clk or negedge treed_reg_bank_clk_reset_n)begin
            if(~treed_reg_bank_clk_reset_n) pipe_wr_mode_auto_change_value[j] <= 1'b0;
            else if((sch_frame_sync_lock_sync_reg_bank_clk[0])&(pipe_wr_mode_auto_change_en[j])&(pipe_wr_mode_auto_change_trigger_sch[j] == 2'd0)) pipe_wr_mode_auto_change_value[j] <= 1'b1;
            else if((sch_frame_sync_lock_sync_reg_bank_clk[1])&(pipe_wr_mode_auto_change_en[j])&(pipe_wr_mode_auto_change_trigger_sch[j] == 2'd1)) pipe_wr_mode_auto_change_value[j] <= 1'b1;
            else if((sch_frame_sync_lock_sync_reg_bank_clk[2])&(pipe_wr_mode_auto_change_en[j])&(pipe_wr_mode_auto_change_trigger_sch[j] == 2'd2)) pipe_wr_mode_auto_change_value[j] <= 1'b1;
            else if((sch_frame_sync_lock_sync_reg_bank_clk[3])&(pipe_wr_mode_auto_change_en[j])&(pipe_wr_mode_auto_change_trigger_sch[j] == 2'd3)) pipe_wr_mode_auto_change_value[j] <= 1'b1;
            else pipe_wr_mode_auto_change_value[j] <= 1'b0;
        end
    end
    endgenerate
    
    generate for(j=0;j<=3;j=j+1)begin:pipe_wr_mode_auto_change_value_sync_fifo_wr_clk_bk
        sync2_cell_rstb sync2_cell_rstb_pipe_wr_mode_auto_change_value_sync_fifo_wr_clk(
            .clk     (fifo_wrclk[j]), 
            .reset_n (fifo_wrclk_rst_n[j]), 
            .data    (pipe_wr_mode_auto_change_value[j]), 
            .qout    (pipe_wr_mode_auto_change_value_sync_fifo_wr_clk[j])
        );

        always@(posedge fifo_wrclk[j] or negedge fifo_wrclk_rst_n[j])begin
            if(~fifo_wrclk_rst_n[j])
                pipe_wr_mode_auto_change_value_sync_fifo_wr_clk_d1[j] <= 1'd0;
            else
                pipe_wr_mode_auto_change_value_sync_fifo_wr_clk_d1[j] <= pipe_wr_mode_auto_change_value_sync_fifo_wr_clk[j];
        end

        always@(posedge fifo_wrclk[j] or negedge fifo_wrclk_rst_n[j])begin
            if(~fifo_wrclk_rst_n[j])
                pipe_wr_mode_auto_change_value_sync_fifo_wr_clk_up_level_signal[j] <= 1'd0;
            else if(~pipe_wr_mode_auto_change_value_sync_fifo_wr_clk_up_level_signal[j])
                pipe_wr_mode_auto_change_value_sync_fifo_wr_clk_up_level_signal[j] <= ~pipe_wr_mode_auto_change_value_sync_fifo_wr_clk_d1[j] & pipe_wr_mode_auto_change_value_sync_fifo_wr_clk[j];
        end

    end
    endgenerate

    //assign  u_sync_bus_di_reg_vprbs_test_app_route_lane@@  =  {reg_vprbs_tx_gen_en_app_route_lane@@	                            ,
    //                                                         reg_vprbs_tx_mode_app_route_lane@@[2:0]	                        ,
    //                                                         reg_vprbs_tx_order_app_route_lane@@	                            ,
    //                                                         reg_vprbs_tx_pat_reset_app_route_lane@@	                        ,
    //                                                         reg_vprbs_loopback_app_route_lane@@	                            ,
    //                                                         reg_vprbs_tx_err_inject_en_app_route_lane@@	                    ,
    //                                                         reg_vprbs_tx_err_inject_intv_num_app_route_lane@@[7:0]	            ,
    //                                                         reg_vprbs_tx_err_inject_intv_time_app_route_lane@@[7:0]	        ,
    //                                                         reg_vprbs_tx_idi_driver_data_type_app_route_lane@@[5:0]	        ,
    //                                                         reg_vprbs_tx_idi_driver_virtual_channel_app_route_lane@@[3:0]      ,
    //                                                         reg_vprbs_tx_idi_driver_word_count_app_route_lane@@[15:0]          ,
    //                                                         reg_vprbs_tx_idi_driver_pkt_interval_app_route_lane@@[15:0]        ,
    //                                                         reg_vprbs_tx_idi_driver_total_interval_app_route_lane@@[15:0]      ,
    //                                                         reg_vprbs_rx_chk_en_app_route_lane@@	                            ,
    //                                                         reg_vprbs_rx_mode_app_route_lane@@[2:0]	                        ,
    //                                                         reg_vprbs_rx_order_app_route_lane@@	                            ,
    //                                                         reg_vprbs_rx_load_app_route_lane@@	                                ,
    //                                                         reg_vprbs_rx_lock_continue_app_route_lane@@	                    ,
    //                                                         reg_vprbs_rx_locked_match_cnt_app_route_lane@@[3:0]	            ,
    //                                                         reg_vprbs_rx_uncheck_tolerance_app_route_lane@@[3:0]	            ,
    //                                                         reg_vprbs_rx_err_clear_app_route_lane@@	                         };
    //assign   {reg_vprbs_tx_gen_en_app_route_lane@@_sync                             ,
    //          reg_vprbs_tx_mode_app_route_lane@@_sync[2:0]	                        ,
    //          reg_vprbs_tx_order_app_route_lane@@_sync	                            ,
    //          reg_vprbs_tx_pat_reset_app_route_lane@@_sync	                        ,
    //          reg_vprbs_loopback_app_route_lane@@_sync	                            ,
    //          reg_vprbs_tx_err_inject_en_app_route_lane@@_sync	                    ,
    //          reg_vprbs_tx_err_inject_intv_num_app_route_lane@@_sync[7:0]	        ,
    //          reg_vprbs_tx_err_inject_intv_time_app_route_lane@@_sync[7:0]	        ,
    //          reg_vprbs_tx_idi_driver_data_type_app_route_lane@@_sync[5:0]	        ,
    //          reg_vprbs_tx_idi_driver_virtual_channel_app_route_lane@@_sync[3:0]    ,
    //          reg_vprbs_tx_idi_driver_word_count_app_route_lane@@_sync[15:0]        ,
    //          reg_vprbs_tx_idi_driver_pkt_interval_app_route_lane@@_sync[15:0]      ,
    //          reg_vprbs_tx_idi_driver_total_interval_app_route_lane@@_sync[15:0]    ,
    //          reg_vprbs_rx_chk_en_app_route_lane@@_sync	                            ,
    //          reg_vprbs_rx_mode_app_route_lane@@_sync[2:0]	                        ,
    //          reg_vprbs_rx_order_app_route_lane@@_sync	                            ,
    //          reg_vprbs_rx_load_app_route_lane@@_sync	                            ,
    //          reg_vprbs_rx_lock_continue_app_route_lane@@_sync	                    ,
    //          reg_vprbs_rx_locked_match_cnt_app_route_lane@@_sync[3:0]	            ,
    //          reg_vprbs_rx_uncheck_tolerance_app_route_lane@@_sync[3:0]	            ,
    //          reg_vprbs_rx_err_clear_app_route_lane@@_sync	                         } = u_sync_bus_di_reg_vprbs_test_app_route_lane@@_sync;
    
    assign  u_sync_bus_di_reg_vprbs_test_app_route_lane0  =  {reg_vprbs_tx_gen_en_app_route_lane0	                            ,
                                                             reg_vprbs_tx_mode_app_route_lane0[2:0]	                        ,
                                                             reg_vprbs_tx_order_app_route_lane0	                            ,
                                                             reg_vprbs_tx_pat_reset_app_route_lane0	                        ,
                                                             reg_vprbs_loopback_app_route_lane0	                            ,
                                                             reg_vprbs_tx_err_inject_en_app_route_lane0	                    ,
                                                             reg_vprbs_tx_err_inject_intv_num_app_route_lane0[7:0]	            ,
                                                             reg_vprbs_tx_err_inject_intv_time_app_route_lane0[7:0]	        ,
                                                             reg_vprbs_tx_idi_driver_data_type_app_route_lane0[5:0]	        ,
                                                             reg_vprbs_tx_idi_driver_virtual_channel_app_route_lane0[3:0]      ,
                                                             reg_vprbs_tx_idi_driver_word_count_app_route_lane0[15:0]          ,
                                                             reg_vprbs_tx_idi_driver_pkt_interval_app_route_lane0[15:0]        ,
                                                             reg_vprbs_tx_idi_driver_total_interval_app_route_lane0[15:0]      ,
                                                             reg_vprbs_rx_chk_en_app_route_lane0	                            ,
                                                             reg_vprbs_rx_mode_app_route_lane0[2:0]	                        ,
                                                             reg_vprbs_rx_order_app_route_lane0	                            ,
                                                             reg_vprbs_rx_load_app_route_lane0	                                ,
                                                             reg_vprbs_rx_lock_continue_app_route_lane0	                    ,
                                                             reg_vprbs_rx_locked_match_cnt_app_route_lane0[3:0]	            ,
                                                             reg_vprbs_rx_uncheck_tolerance_app_route_lane0[3:0]	            ,
                                                             reg_vprbs_rx_err_clear_app_route_lane0	                         };
    assign   {reg_vprbs_tx_gen_en_app_route_lane0_sync                             ,
              reg_vprbs_tx_mode_app_route_lane0_sync[2:0]	                        ,
              reg_vprbs_tx_order_app_route_lane0_sync	                            ,
              reg_vprbs_tx_pat_reset_app_route_lane0_sync	                        ,
              reg_vprbs_loopback_app_route_lane0_sync	                            ,
              reg_vprbs_tx_err_inject_en_app_route_lane0_sync	                    ,
              reg_vprbs_tx_err_inject_intv_num_app_route_lane0_sync[7:0]	        ,
              reg_vprbs_tx_err_inject_intv_time_app_route_lane0_sync[7:0]	        ,
              reg_vprbs_tx_idi_driver_data_type_app_route_lane0_sync[5:0]	        ,
              reg_vprbs_tx_idi_driver_virtual_channel_app_route_lane0_sync[3:0]    ,
              reg_vprbs_tx_idi_driver_word_count_app_route_lane0_sync[15:0]        ,
              reg_vprbs_tx_idi_driver_pkt_interval_app_route_lane0_sync[15:0]      ,
              reg_vprbs_tx_idi_driver_total_interval_app_route_lane0_sync[15:0]    ,
              reg_vprbs_rx_chk_en_app_route_lane0_sync	                            ,
              reg_vprbs_rx_mode_app_route_lane0_sync[2:0]	                        ,
              reg_vprbs_rx_order_app_route_lane0_sync	                            ,
              reg_vprbs_rx_load_app_route_lane0_sync	                            ,
              reg_vprbs_rx_lock_continue_app_route_lane0_sync	                    ,
              reg_vprbs_rx_locked_match_cnt_app_route_lane0_sync[3:0]	            ,
              reg_vprbs_rx_uncheck_tolerance_app_route_lane0_sync[3:0]	            ,
              reg_vprbs_rx_err_clear_app_route_lane0_sync	                         } = u_sync_bus_di_reg_vprbs_test_app_route_lane0_sync;
    assign  u_sync_bus_di_reg_vprbs_test_app_route_lane1  =  {reg_vprbs_tx_gen_en_app_route_lane1	                            ,
                                                             reg_vprbs_tx_mode_app_route_lane1[2:0]	                        ,
                                                             reg_vprbs_tx_order_app_route_lane1	                            ,
                                                             reg_vprbs_tx_pat_reset_app_route_lane1	                        ,
                                                             reg_vprbs_loopback_app_route_lane1	                            ,
                                                             reg_vprbs_tx_err_inject_en_app_route_lane1	                    ,
                                                             reg_vprbs_tx_err_inject_intv_num_app_route_lane1[7:0]	            ,
                                                             reg_vprbs_tx_err_inject_intv_time_app_route_lane1[7:0]	        ,
                                                             reg_vprbs_tx_idi_driver_data_type_app_route_lane1[5:0]	        ,
                                                             reg_vprbs_tx_idi_driver_virtual_channel_app_route_lane1[3:0]      ,
                                                             reg_vprbs_tx_idi_driver_word_count_app_route_lane1[15:0]          ,
                                                             reg_vprbs_tx_idi_driver_pkt_interval_app_route_lane1[15:0]        ,
                                                             reg_vprbs_tx_idi_driver_total_interval_app_route_lane1[15:0]      ,
                                                             reg_vprbs_rx_chk_en_app_route_lane1	                            ,
                                                             reg_vprbs_rx_mode_app_route_lane1[2:0]	                        ,
                                                             reg_vprbs_rx_order_app_route_lane1	                            ,
                                                             reg_vprbs_rx_load_app_route_lane1	                                ,
                                                             reg_vprbs_rx_lock_continue_app_route_lane1	                    ,
                                                             reg_vprbs_rx_locked_match_cnt_app_route_lane1[3:0]	            ,
                                                             reg_vprbs_rx_uncheck_tolerance_app_route_lane1[3:0]	            ,
                                                             reg_vprbs_rx_err_clear_app_route_lane1	                         };
    assign   {reg_vprbs_tx_gen_en_app_route_lane1_sync                             ,
              reg_vprbs_tx_mode_app_route_lane1_sync[2:0]	                        ,
              reg_vprbs_tx_order_app_route_lane1_sync	                            ,
              reg_vprbs_tx_pat_reset_app_route_lane1_sync	                        ,
              reg_vprbs_loopback_app_route_lane1_sync	                            ,
              reg_vprbs_tx_err_inject_en_app_route_lane1_sync	                    ,
              reg_vprbs_tx_err_inject_intv_num_app_route_lane1_sync[7:0]	        ,
              reg_vprbs_tx_err_inject_intv_time_app_route_lane1_sync[7:0]	        ,
              reg_vprbs_tx_idi_driver_data_type_app_route_lane1_sync[5:0]	        ,
              reg_vprbs_tx_idi_driver_virtual_channel_app_route_lane1_sync[3:0]    ,
              reg_vprbs_tx_idi_driver_word_count_app_route_lane1_sync[15:0]        ,
              reg_vprbs_tx_idi_driver_pkt_interval_app_route_lane1_sync[15:0]      ,
              reg_vprbs_tx_idi_driver_total_interval_app_route_lane1_sync[15:0]    ,
              reg_vprbs_rx_chk_en_app_route_lane1_sync	                            ,
              reg_vprbs_rx_mode_app_route_lane1_sync[2:0]	                        ,
              reg_vprbs_rx_order_app_route_lane1_sync	                            ,
              reg_vprbs_rx_load_app_route_lane1_sync	                            ,
              reg_vprbs_rx_lock_continue_app_route_lane1_sync	                    ,
              reg_vprbs_rx_locked_match_cnt_app_route_lane1_sync[3:0]	            ,
              reg_vprbs_rx_uncheck_tolerance_app_route_lane1_sync[3:0]	            ,
              reg_vprbs_rx_err_clear_app_route_lane1_sync	                         } = u_sync_bus_di_reg_vprbs_test_app_route_lane1_sync;
    assign  u_sync_bus_di_reg_vprbs_test_app_route_lane2  =  {reg_vprbs_tx_gen_en_app_route_lane2	                            ,
                                                             reg_vprbs_tx_mode_app_route_lane2[2:0]	                        ,
                                                             reg_vprbs_tx_order_app_route_lane2	                            ,
                                                             reg_vprbs_tx_pat_reset_app_route_lane2	                        ,
                                                             reg_vprbs_loopback_app_route_lane2	                            ,
                                                             reg_vprbs_tx_err_inject_en_app_route_lane2	                    ,
                                                             reg_vprbs_tx_err_inject_intv_num_app_route_lane2[7:0]	            ,
                                                             reg_vprbs_tx_err_inject_intv_time_app_route_lane2[7:0]	        ,
                                                             reg_vprbs_tx_idi_driver_data_type_app_route_lane2[5:0]	        ,
                                                             reg_vprbs_tx_idi_driver_virtual_channel_app_route_lane2[3:0]      ,
                                                             reg_vprbs_tx_idi_driver_word_count_app_route_lane2[15:0]          ,
                                                             reg_vprbs_tx_idi_driver_pkt_interval_app_route_lane2[15:0]        ,
                                                             reg_vprbs_tx_idi_driver_total_interval_app_route_lane2[15:0]      ,
                                                             reg_vprbs_rx_chk_en_app_route_lane2	                            ,
                                                             reg_vprbs_rx_mode_app_route_lane2[2:0]	                        ,
                                                             reg_vprbs_rx_order_app_route_lane2	                            ,
                                                             reg_vprbs_rx_load_app_route_lane2	                                ,
                                                             reg_vprbs_rx_lock_continue_app_route_lane2	                    ,
                                                             reg_vprbs_rx_locked_match_cnt_app_route_lane2[3:0]	            ,
                                                             reg_vprbs_rx_uncheck_tolerance_app_route_lane2[3:0]	            ,
                                                             reg_vprbs_rx_err_clear_app_route_lane2	                         };
    assign   {reg_vprbs_tx_gen_en_app_route_lane2_sync                             ,
              reg_vprbs_tx_mode_app_route_lane2_sync[2:0]	                        ,
              reg_vprbs_tx_order_app_route_lane2_sync	                            ,
              reg_vprbs_tx_pat_reset_app_route_lane2_sync	                        ,
              reg_vprbs_loopback_app_route_lane2_sync	                            ,
              reg_vprbs_tx_err_inject_en_app_route_lane2_sync	                    ,
              reg_vprbs_tx_err_inject_intv_num_app_route_lane2_sync[7:0]	        ,
              reg_vprbs_tx_err_inject_intv_time_app_route_lane2_sync[7:0]	        ,
              reg_vprbs_tx_idi_driver_data_type_app_route_lane2_sync[5:0]	        ,
              reg_vprbs_tx_idi_driver_virtual_channel_app_route_lane2_sync[3:0]    ,
              reg_vprbs_tx_idi_driver_word_count_app_route_lane2_sync[15:0]        ,
              reg_vprbs_tx_idi_driver_pkt_interval_app_route_lane2_sync[15:0]      ,
              reg_vprbs_tx_idi_driver_total_interval_app_route_lane2_sync[15:0]    ,
              reg_vprbs_rx_chk_en_app_route_lane2_sync	                            ,
              reg_vprbs_rx_mode_app_route_lane2_sync[2:0]	                        ,
              reg_vprbs_rx_order_app_route_lane2_sync	                            ,
              reg_vprbs_rx_load_app_route_lane2_sync	                            ,
              reg_vprbs_rx_lock_continue_app_route_lane2_sync	                    ,
              reg_vprbs_rx_locked_match_cnt_app_route_lane2_sync[3:0]	            ,
              reg_vprbs_rx_uncheck_tolerance_app_route_lane2_sync[3:0]	            ,
              reg_vprbs_rx_err_clear_app_route_lane2_sync	                         } = u_sync_bus_di_reg_vprbs_test_app_route_lane2_sync;
    assign  u_sync_bus_di_reg_vprbs_test_app_route_lane3  =  {reg_vprbs_tx_gen_en_app_route_lane3	                            ,
                                                             reg_vprbs_tx_mode_app_route_lane3[2:0]	                        ,
                                                             reg_vprbs_tx_order_app_route_lane3	                            ,
                                                             reg_vprbs_tx_pat_reset_app_route_lane3	                        ,
                                                             reg_vprbs_loopback_app_route_lane3	                            ,
                                                             reg_vprbs_tx_err_inject_en_app_route_lane3	                    ,
                                                             reg_vprbs_tx_err_inject_intv_num_app_route_lane3[7:0]	            ,
                                                             reg_vprbs_tx_err_inject_intv_time_app_route_lane3[7:0]	        ,
                                                             reg_vprbs_tx_idi_driver_data_type_app_route_lane3[5:0]	        ,
                                                             reg_vprbs_tx_idi_driver_virtual_channel_app_route_lane3[3:0]      ,
                                                             reg_vprbs_tx_idi_driver_word_count_app_route_lane3[15:0]          ,
                                                             reg_vprbs_tx_idi_driver_pkt_interval_app_route_lane3[15:0]        ,
                                                             reg_vprbs_tx_idi_driver_total_interval_app_route_lane3[15:0]      ,
                                                             reg_vprbs_rx_chk_en_app_route_lane3	                            ,
                                                             reg_vprbs_rx_mode_app_route_lane3[2:0]	                        ,
                                                             reg_vprbs_rx_order_app_route_lane3	                            ,
                                                             reg_vprbs_rx_load_app_route_lane3	                                ,
                                                             reg_vprbs_rx_lock_continue_app_route_lane3	                    ,
                                                             reg_vprbs_rx_locked_match_cnt_app_route_lane3[3:0]	            ,
                                                             reg_vprbs_rx_uncheck_tolerance_app_route_lane3[3:0]	            ,
                                                             reg_vprbs_rx_err_clear_app_route_lane3	                         };
    assign   {reg_vprbs_tx_gen_en_app_route_lane3_sync                             ,
              reg_vprbs_tx_mode_app_route_lane3_sync[2:0]	                        ,
              reg_vprbs_tx_order_app_route_lane3_sync	                            ,
              reg_vprbs_tx_pat_reset_app_route_lane3_sync	                        ,
              reg_vprbs_loopback_app_route_lane3_sync	                            ,
              reg_vprbs_tx_err_inject_en_app_route_lane3_sync	                    ,
              reg_vprbs_tx_err_inject_intv_num_app_route_lane3_sync[7:0]	        ,
              reg_vprbs_tx_err_inject_intv_time_app_route_lane3_sync[7:0]	        ,
              reg_vprbs_tx_idi_driver_data_type_app_route_lane3_sync[5:0]	        ,
              reg_vprbs_tx_idi_driver_virtual_channel_app_route_lane3_sync[3:0]    ,
              reg_vprbs_tx_idi_driver_word_count_app_route_lane3_sync[15:0]        ,
              reg_vprbs_tx_idi_driver_pkt_interval_app_route_lane3_sync[15:0]      ,
              reg_vprbs_tx_idi_driver_total_interval_app_route_lane3_sync[15:0]    ,
              reg_vprbs_rx_chk_en_app_route_lane3_sync	                            ,
              reg_vprbs_rx_mode_app_route_lane3_sync[2:0]	                        ,
              reg_vprbs_rx_order_app_route_lane3_sync	                            ,
              reg_vprbs_rx_load_app_route_lane3_sync	                            ,
              reg_vprbs_rx_lock_continue_app_route_lane3_sync	                    ,
              reg_vprbs_rx_locked_match_cnt_app_route_lane3_sync[3:0]	            ,
              reg_vprbs_rx_uncheck_tolerance_app_route_lane3_sync[3:0]	            ,
              reg_vprbs_rx_err_clear_app_route_lane3_sync	                         } = u_sync_bus_di_reg_vprbs_test_app_route_lane3_sync;
    assign  u_sync_bus_di_reg_vprbs_test_app_route_lane4  =  {reg_vprbs_tx_gen_en_app_route_lane4	                            ,
                                                             reg_vprbs_tx_mode_app_route_lane4[2:0]	                        ,
                                                             reg_vprbs_tx_order_app_route_lane4	                            ,
                                                             reg_vprbs_tx_pat_reset_app_route_lane4	                        ,
                                                             reg_vprbs_loopback_app_route_lane4	                            ,
                                                             reg_vprbs_tx_err_inject_en_app_route_lane4	                    ,
                                                             reg_vprbs_tx_err_inject_intv_num_app_route_lane4[7:0]	            ,
                                                             reg_vprbs_tx_err_inject_intv_time_app_route_lane4[7:0]	        ,
                                                             reg_vprbs_tx_idi_driver_data_type_app_route_lane4[5:0]	        ,
                                                             reg_vprbs_tx_idi_driver_virtual_channel_app_route_lane4[3:0]      ,
                                                             reg_vprbs_tx_idi_driver_word_count_app_route_lane4[15:0]          ,
                                                             reg_vprbs_tx_idi_driver_pkt_interval_app_route_lane4[15:0]        ,
                                                             reg_vprbs_tx_idi_driver_total_interval_app_route_lane4[15:0]      ,
                                                             reg_vprbs_rx_chk_en_app_route_lane4	                            ,
                                                             reg_vprbs_rx_mode_app_route_lane4[2:0]	                        ,
                                                             reg_vprbs_rx_order_app_route_lane4	                            ,
                                                             reg_vprbs_rx_load_app_route_lane4	                                ,
                                                             reg_vprbs_rx_lock_continue_app_route_lane4	                    ,
                                                             reg_vprbs_rx_locked_match_cnt_app_route_lane4[3:0]	            ,
                                                             reg_vprbs_rx_uncheck_tolerance_app_route_lane4[3:0]	            ,
                                                             reg_vprbs_rx_err_clear_app_route_lane4	                         };
    assign   {reg_vprbs_tx_gen_en_app_route_lane4_sync                             ,
              reg_vprbs_tx_mode_app_route_lane4_sync[2:0]	                        ,
              reg_vprbs_tx_order_app_route_lane4_sync	                            ,
              reg_vprbs_tx_pat_reset_app_route_lane4_sync	                        ,
              reg_vprbs_loopback_app_route_lane4_sync	                            ,
              reg_vprbs_tx_err_inject_en_app_route_lane4_sync	                    ,
              reg_vprbs_tx_err_inject_intv_num_app_route_lane4_sync[7:0]	        ,
              reg_vprbs_tx_err_inject_intv_time_app_route_lane4_sync[7:0]	        ,
              reg_vprbs_tx_idi_driver_data_type_app_route_lane4_sync[5:0]	        ,
              reg_vprbs_tx_idi_driver_virtual_channel_app_route_lane4_sync[3:0]    ,
              reg_vprbs_tx_idi_driver_word_count_app_route_lane4_sync[15:0]        ,
              reg_vprbs_tx_idi_driver_pkt_interval_app_route_lane4_sync[15:0]      ,
              reg_vprbs_tx_idi_driver_total_interval_app_route_lane4_sync[15:0]    ,
              reg_vprbs_rx_chk_en_app_route_lane4_sync	                            ,
              reg_vprbs_rx_mode_app_route_lane4_sync[2:0]	                        ,
              reg_vprbs_rx_order_app_route_lane4_sync	                            ,
              reg_vprbs_rx_load_app_route_lane4_sync	                            ,
              reg_vprbs_rx_lock_continue_app_route_lane4_sync	                    ,
              reg_vprbs_rx_locked_match_cnt_app_route_lane4_sync[3:0]	            ,
              reg_vprbs_rx_uncheck_tolerance_app_route_lane4_sync[3:0]	            ,
              reg_vprbs_rx_err_clear_app_route_lane4_sync	                         } = u_sync_bus_di_reg_vprbs_test_app_route_lane4_sync;
    assign  u_sync_bus_di_reg_vprbs_test_app_route_lane5  =  {reg_vprbs_tx_gen_en_app_route_lane5	                            ,
                                                             reg_vprbs_tx_mode_app_route_lane5[2:0]	                        ,
                                                             reg_vprbs_tx_order_app_route_lane5	                            ,
                                                             reg_vprbs_tx_pat_reset_app_route_lane5	                        ,
                                                             reg_vprbs_loopback_app_route_lane5	                            ,
                                                             reg_vprbs_tx_err_inject_en_app_route_lane5	                    ,
                                                             reg_vprbs_tx_err_inject_intv_num_app_route_lane5[7:0]	            ,
                                                             reg_vprbs_tx_err_inject_intv_time_app_route_lane5[7:0]	        ,
                                                             reg_vprbs_tx_idi_driver_data_type_app_route_lane5[5:0]	        ,
                                                             reg_vprbs_tx_idi_driver_virtual_channel_app_route_lane5[3:0]      ,
                                                             reg_vprbs_tx_idi_driver_word_count_app_route_lane5[15:0]          ,
                                                             reg_vprbs_tx_idi_driver_pkt_interval_app_route_lane5[15:0]        ,
                                                             reg_vprbs_tx_idi_driver_total_interval_app_route_lane5[15:0]      ,
                                                             reg_vprbs_rx_chk_en_app_route_lane5	                            ,
                                                             reg_vprbs_rx_mode_app_route_lane5[2:0]	                        ,
                                                             reg_vprbs_rx_order_app_route_lane5	                            ,
                                                             reg_vprbs_rx_load_app_route_lane5	                                ,
                                                             reg_vprbs_rx_lock_continue_app_route_lane5	                    ,
                                                             reg_vprbs_rx_locked_match_cnt_app_route_lane5[3:0]	            ,
                                                             reg_vprbs_rx_uncheck_tolerance_app_route_lane5[3:0]	            ,
                                                             reg_vprbs_rx_err_clear_app_route_lane5	                         };
    assign   {reg_vprbs_tx_gen_en_app_route_lane5_sync                             ,
              reg_vprbs_tx_mode_app_route_lane5_sync[2:0]	                        ,
              reg_vprbs_tx_order_app_route_lane5_sync	                            ,
              reg_vprbs_tx_pat_reset_app_route_lane5_sync	                        ,
              reg_vprbs_loopback_app_route_lane5_sync	                            ,
              reg_vprbs_tx_err_inject_en_app_route_lane5_sync	                    ,
              reg_vprbs_tx_err_inject_intv_num_app_route_lane5_sync[7:0]	        ,
              reg_vprbs_tx_err_inject_intv_time_app_route_lane5_sync[7:0]	        ,
              reg_vprbs_tx_idi_driver_data_type_app_route_lane5_sync[5:0]	        ,
              reg_vprbs_tx_idi_driver_virtual_channel_app_route_lane5_sync[3:0]    ,
              reg_vprbs_tx_idi_driver_word_count_app_route_lane5_sync[15:0]        ,
              reg_vprbs_tx_idi_driver_pkt_interval_app_route_lane5_sync[15:0]      ,
              reg_vprbs_tx_idi_driver_total_interval_app_route_lane5_sync[15:0]    ,
              reg_vprbs_rx_chk_en_app_route_lane5_sync	                            ,
              reg_vprbs_rx_mode_app_route_lane5_sync[2:0]	                        ,
              reg_vprbs_rx_order_app_route_lane5_sync	                            ,
              reg_vprbs_rx_load_app_route_lane5_sync	                            ,
              reg_vprbs_rx_lock_continue_app_route_lane5_sync	                    ,
              reg_vprbs_rx_locked_match_cnt_app_route_lane5_sync[3:0]	            ,
              reg_vprbs_rx_uncheck_tolerance_app_route_lane5_sync[3:0]	            ,
              reg_vprbs_rx_err_clear_app_route_lane5_sync	                         } = u_sync_bus_di_reg_vprbs_test_app_route_lane5_sync;
    assign  u_sync_bus_di_reg_vprbs_test_app_route_lane6  =  {reg_vprbs_tx_gen_en_app_route_lane6	                            ,
                                                             reg_vprbs_tx_mode_app_route_lane6[2:0]	                        ,
                                                             reg_vprbs_tx_order_app_route_lane6	                            ,
                                                             reg_vprbs_tx_pat_reset_app_route_lane6	                        ,
                                                             reg_vprbs_loopback_app_route_lane6	                            ,
                                                             reg_vprbs_tx_err_inject_en_app_route_lane6	                    ,
                                                             reg_vprbs_tx_err_inject_intv_num_app_route_lane6[7:0]	            ,
                                                             reg_vprbs_tx_err_inject_intv_time_app_route_lane6[7:0]	        ,
                                                             reg_vprbs_tx_idi_driver_data_type_app_route_lane6[5:0]	        ,
                                                             reg_vprbs_tx_idi_driver_virtual_channel_app_route_lane6[3:0]      ,
                                                             reg_vprbs_tx_idi_driver_word_count_app_route_lane6[15:0]          ,
                                                             reg_vprbs_tx_idi_driver_pkt_interval_app_route_lane6[15:0]        ,
                                                             reg_vprbs_tx_idi_driver_total_interval_app_route_lane6[15:0]      ,
                                                             reg_vprbs_rx_chk_en_app_route_lane6	                            ,
                                                             reg_vprbs_rx_mode_app_route_lane6[2:0]	                        ,
                                                             reg_vprbs_rx_order_app_route_lane6	                            ,
                                                             reg_vprbs_rx_load_app_route_lane6	                                ,
                                                             reg_vprbs_rx_lock_continue_app_route_lane6	                    ,
                                                             reg_vprbs_rx_locked_match_cnt_app_route_lane6[3:0]	            ,
                                                             reg_vprbs_rx_uncheck_tolerance_app_route_lane6[3:0]	            ,
                                                             reg_vprbs_rx_err_clear_app_route_lane6	                         };
    assign   {reg_vprbs_tx_gen_en_app_route_lane6_sync                             ,
              reg_vprbs_tx_mode_app_route_lane6_sync[2:0]	                        ,
              reg_vprbs_tx_order_app_route_lane6_sync	                            ,
              reg_vprbs_tx_pat_reset_app_route_lane6_sync	                        ,
              reg_vprbs_loopback_app_route_lane6_sync	                            ,
              reg_vprbs_tx_err_inject_en_app_route_lane6_sync	                    ,
              reg_vprbs_tx_err_inject_intv_num_app_route_lane6_sync[7:0]	        ,
              reg_vprbs_tx_err_inject_intv_time_app_route_lane6_sync[7:0]	        ,
              reg_vprbs_tx_idi_driver_data_type_app_route_lane6_sync[5:0]	        ,
              reg_vprbs_tx_idi_driver_virtual_channel_app_route_lane6_sync[3:0]    ,
              reg_vprbs_tx_idi_driver_word_count_app_route_lane6_sync[15:0]        ,
              reg_vprbs_tx_idi_driver_pkt_interval_app_route_lane6_sync[15:0]      ,
              reg_vprbs_tx_idi_driver_total_interval_app_route_lane6_sync[15:0]    ,
              reg_vprbs_rx_chk_en_app_route_lane6_sync	                            ,
              reg_vprbs_rx_mode_app_route_lane6_sync[2:0]	                        ,
              reg_vprbs_rx_order_app_route_lane6_sync	                            ,
              reg_vprbs_rx_load_app_route_lane6_sync	                            ,
              reg_vprbs_rx_lock_continue_app_route_lane6_sync	                    ,
              reg_vprbs_rx_locked_match_cnt_app_route_lane6_sync[3:0]	            ,
              reg_vprbs_rx_uncheck_tolerance_app_route_lane6_sync[3:0]	            ,
              reg_vprbs_rx_err_clear_app_route_lane6_sync	                         } = u_sync_bus_di_reg_vprbs_test_app_route_lane6_sync;
    assign  u_sync_bus_di_reg_vprbs_test_app_route_lane7  =  {reg_vprbs_tx_gen_en_app_route_lane7	                            ,
                                                             reg_vprbs_tx_mode_app_route_lane7[2:0]	                        ,
                                                             reg_vprbs_tx_order_app_route_lane7	                            ,
                                                             reg_vprbs_tx_pat_reset_app_route_lane7	                        ,
                                                             reg_vprbs_loopback_app_route_lane7	                            ,
                                                             reg_vprbs_tx_err_inject_en_app_route_lane7	                    ,
                                                             reg_vprbs_tx_err_inject_intv_num_app_route_lane7[7:0]	            ,
                                                             reg_vprbs_tx_err_inject_intv_time_app_route_lane7[7:0]	        ,
                                                             reg_vprbs_tx_idi_driver_data_type_app_route_lane7[5:0]	        ,
                                                             reg_vprbs_tx_idi_driver_virtual_channel_app_route_lane7[3:0]      ,
                                                             reg_vprbs_tx_idi_driver_word_count_app_route_lane7[15:0]          ,
                                                             reg_vprbs_tx_idi_driver_pkt_interval_app_route_lane7[15:0]        ,
                                                             reg_vprbs_tx_idi_driver_total_interval_app_route_lane7[15:0]      ,
                                                             reg_vprbs_rx_chk_en_app_route_lane7	                            ,
                                                             reg_vprbs_rx_mode_app_route_lane7[2:0]	                        ,
                                                             reg_vprbs_rx_order_app_route_lane7	                            ,
                                                             reg_vprbs_rx_load_app_route_lane7	                                ,
                                                             reg_vprbs_rx_lock_continue_app_route_lane7	                    ,
                                                             reg_vprbs_rx_locked_match_cnt_app_route_lane7[3:0]	            ,
                                                             reg_vprbs_rx_uncheck_tolerance_app_route_lane7[3:0]	            ,
                                                             reg_vprbs_rx_err_clear_app_route_lane7	                         };
    assign   {reg_vprbs_tx_gen_en_app_route_lane7_sync                             ,
              reg_vprbs_tx_mode_app_route_lane7_sync[2:0]	                        ,
              reg_vprbs_tx_order_app_route_lane7_sync	                            ,
              reg_vprbs_tx_pat_reset_app_route_lane7_sync	                        ,
              reg_vprbs_loopback_app_route_lane7_sync	                            ,
              reg_vprbs_tx_err_inject_en_app_route_lane7_sync	                    ,
              reg_vprbs_tx_err_inject_intv_num_app_route_lane7_sync[7:0]	        ,
              reg_vprbs_tx_err_inject_intv_time_app_route_lane7_sync[7:0]	        ,
              reg_vprbs_tx_idi_driver_data_type_app_route_lane7_sync[5:0]	        ,
              reg_vprbs_tx_idi_driver_virtual_channel_app_route_lane7_sync[3:0]    ,
              reg_vprbs_tx_idi_driver_word_count_app_route_lane7_sync[15:0]        ,
              reg_vprbs_tx_idi_driver_pkt_interval_app_route_lane7_sync[15:0]      ,
              reg_vprbs_tx_idi_driver_total_interval_app_route_lane7_sync[15:0]    ,
              reg_vprbs_rx_chk_en_app_route_lane7_sync	                            ,
              reg_vprbs_rx_mode_app_route_lane7_sync[2:0]	                        ,
              reg_vprbs_rx_order_app_route_lane7_sync	                            ,
              reg_vprbs_rx_load_app_route_lane7_sync	                            ,
              reg_vprbs_rx_lock_continue_app_route_lane7_sync	                    ,
              reg_vprbs_rx_locked_match_cnt_app_route_lane7_sync[3:0]	            ,
              reg_vprbs_rx_uncheck_tolerance_app_route_lane7_sync[3:0]	            ,
              reg_vprbs_rx_err_clear_app_route_lane7_sync	                         } = u_sync_bus_di_reg_vprbs_test_app_route_lane7_sync;
    
    
    //sync_bus #(.BUS_WIDTH(98))   u_sync_bus_reg_vprbs_test_app_route_lane@@(
    //								       .dst_bus		(u_sync_bus_di_reg_vprbs_test_app_route_lane@@_sync),
    //								       .src_clk		(treed_reg_bank_clk), 
    //								       .src_rstn	(treed_reg_bank_clk_reset_n), 
    //								       .src_bus		(u_sync_bus_di_reg_vprbs_test_app_route_lane@@), 
    //								       .dst_clk		(fifo_wrclk@@),	 
    //								       .dst_rstn	(fifo_wrclk_rst_n@@)); 
    
    sync_bus #(.BUS_WIDTH(98))   u_sync_bus_reg_vprbs_test_app_route_lane0(
    								       .dst_bus		(u_sync_bus_di_reg_vprbs_test_app_route_lane0_sync),
    								       .src_clk		(treed_reg_bank_clk), 
    								       .src_rstn	(treed_reg_bank_clk_reset_n), 
    								       .src_bus		(u_sync_bus_di_reg_vprbs_test_app_route_lane0), 
    								       .dst_clk		(fifo_wrclk0),	 
    								       .dst_rstn	(fifo_wrclk_rst_n0)); 
    sync_bus #(.BUS_WIDTH(98))   u_sync_bus_reg_vprbs_test_app_route_lane1(
    								       .dst_bus		(u_sync_bus_di_reg_vprbs_test_app_route_lane1_sync),
    								       .src_clk		(treed_reg_bank_clk), 
    								       .src_rstn	(treed_reg_bank_clk_reset_n), 
    								       .src_bus		(u_sync_bus_di_reg_vprbs_test_app_route_lane1), 
    								       .dst_clk		(fifo_wrclk1),	 
    								       .dst_rstn	(fifo_wrclk_rst_n1)); 
    sync_bus #(.BUS_WIDTH(98))   u_sync_bus_reg_vprbs_test_app_route_lane2(
    								       .dst_bus		(u_sync_bus_di_reg_vprbs_test_app_route_lane2_sync),
    								       .src_clk		(treed_reg_bank_clk), 
    								       .src_rstn	(treed_reg_bank_clk_reset_n), 
    								       .src_bus		(u_sync_bus_di_reg_vprbs_test_app_route_lane2), 
    								       .dst_clk		(fifo_wrclk2),	 
    								       .dst_rstn	(fifo_wrclk_rst_n2)); 
    sync_bus #(.BUS_WIDTH(98))   u_sync_bus_reg_vprbs_test_app_route_lane3(
    								       .dst_bus		(u_sync_bus_di_reg_vprbs_test_app_route_lane3_sync),
    								       .src_clk		(treed_reg_bank_clk), 
    								       .src_rstn	(treed_reg_bank_clk_reset_n), 
    								       .src_bus		(u_sync_bus_di_reg_vprbs_test_app_route_lane3), 
    								       .dst_clk		(fifo_wrclk3),	 
    								       .dst_rstn	(fifo_wrclk_rst_n3)); 
    sync_bus #(.BUS_WIDTH(98))   u_sync_bus_reg_vprbs_test_app_route_lane4(
    								       .dst_bus		(u_sync_bus_di_reg_vprbs_test_app_route_lane4_sync),
    								       .src_clk		(treed_reg_bank_clk), 
    								       .src_rstn	(treed_reg_bank_clk_reset_n), 
    								       .src_bus		(u_sync_bus_di_reg_vprbs_test_app_route_lane4), 
    								       .dst_clk		(fifo_wrclk4),	 
    								       .dst_rstn	(fifo_wrclk_rst_n4)); 
    sync_bus #(.BUS_WIDTH(98))   u_sync_bus_reg_vprbs_test_app_route_lane5(
    								       .dst_bus		(u_sync_bus_di_reg_vprbs_test_app_route_lane5_sync),
    								       .src_clk		(treed_reg_bank_clk), 
    								       .src_rstn	(treed_reg_bank_clk_reset_n), 
    								       .src_bus		(u_sync_bus_di_reg_vprbs_test_app_route_lane5), 
    								       .dst_clk		(fifo_wrclk5),	 
    								       .dst_rstn	(fifo_wrclk_rst_n5)); 
    sync_bus #(.BUS_WIDTH(98))   u_sync_bus_reg_vprbs_test_app_route_lane6(
    								       .dst_bus		(u_sync_bus_di_reg_vprbs_test_app_route_lane6_sync),
    								       .src_clk		(treed_reg_bank_clk), 
    								       .src_rstn	(treed_reg_bank_clk_reset_n), 
    								       .src_bus		(u_sync_bus_di_reg_vprbs_test_app_route_lane6), 
    								       .dst_clk		(fifo_wrclk6),	 
    								       .dst_rstn	(fifo_wrclk_rst_n6)); 
    sync_bus #(.BUS_WIDTH(98))   u_sync_bus_reg_vprbs_test_app_route_lane7(
    								       .dst_bus		(u_sync_bus_di_reg_vprbs_test_app_route_lane7_sync),
    								       .src_clk		(treed_reg_bank_clk), 
    								       .src_rstn	(treed_reg_bank_clk_reset_n), 
    								       .src_bus		(u_sync_bus_di_reg_vprbs_test_app_route_lane7), 
    								       .dst_clk		(fifo_wrclk7),	 
    								       .dst_rstn	(fifo_wrclk_rst_n7)); 
    
    
    /*int_reg_lock AUTO_TEMPLATE()*/
    int_reg_lock u_int_reg_lock(/*AUTOINST*/
				// Outputs
				.app_async_rst_req(app_async_rst_req),
				// Inputs
				.aggre_clk0	(aggre_clk0),
				.aggre_clk1	(aggre_clk1),
				.aggre_clk2	(aggre_clk2),
				.aggre_clk3	(aggre_clk3),
				.aggre_clk_rst_n0(aggre_clk_rst_n0),
				.aggre_clk_rst_n1(aggre_clk_rst_n1),
				.aggre_clk_rst_n2(aggre_clk_rst_n2),
				.aggre_clk_rst_n3(aggre_clk_rst_n3),
				.fifo_rdclk0	(fifo_rdclk0),
				.fifo_rdclk1	(fifo_rdclk1),
				.fifo_rdclk2	(fifo_rdclk2),
				.fifo_rdclk3	(fifo_rdclk3),
				.fifo_rdclk4	(fifo_rdclk4),
				.fifo_rdclk5	(fifo_rdclk5),
				.fifo_rdclk6	(fifo_rdclk6),
				.fifo_rdclk7	(fifo_rdclk7),
				.fifo_rdclk_rst_n0(fifo_rdclk_rst_n0),
				.fifo_rdclk_rst_n1(fifo_rdclk_rst_n1),
				.fifo_rdclk_rst_n2(fifo_rdclk_rst_n2),
				.fifo_rdclk_rst_n3(fifo_rdclk_rst_n3),
				.fifo_rdclk_rst_n4(fifo_rdclk_rst_n4),
				.fifo_rdclk_rst_n5(fifo_rdclk_rst_n5),
				.fifo_rdclk_rst_n6(fifo_rdclk_rst_n6),
				.fifo_rdclk_rst_n7(fifo_rdclk_rst_n7),
				.reg_sch_data_type_align_fail_int_mask0(reg_sch_data_type_align_fail_int_mask0),
				.reg_sch_data_type_align_fail_int_mask1(reg_sch_data_type_align_fail_int_mask1),
				.reg_sch_data_type_align_fail_int_mask2(reg_sch_data_type_align_fail_int_mask2),
				.reg_sch_data_type_align_fail_int_mask3(reg_sch_data_type_align_fail_int_mask3),
				.reg_video_data_fwft_fifo_ovf_int_mask0(reg_video_data_fwft_fifo_ovf_int_mask0),
				.reg_video_data_fwft_fifo_ovf_int_mask1(reg_video_data_fwft_fifo_ovf_int_mask1),
				.reg_video_data_fwft_fifo_ovf_int_mask2(reg_video_data_fwft_fifo_ovf_int_mask2),
				.reg_video_data_fwft_fifo_ovf_int_mask3(reg_video_data_fwft_fifo_ovf_int_mask3),
				.reg_video_data_fwft_fifo_ovf_int_mask4(reg_video_data_fwft_fifo_ovf_int_mask4),
				.reg_video_data_fwft_fifo_ovf_int_mask5(reg_video_data_fwft_fifo_ovf_int_mask5),
				.reg_video_data_fwft_fifo_ovf_int_mask6(reg_video_data_fwft_fifo_ovf_int_mask6),
				.reg_video_data_fwft_fifo_ovf_int_mask7(reg_video_data_fwft_fifo_ovf_int_mask7),
				.sch_data_type_align_fail_int0(sch_data_type_align_fail_int0),
				.sch_data_type_align_fail_int1(sch_data_type_align_fail_int1),
				.sch_data_type_align_fail_int2(sch_data_type_align_fail_int2),
				.sch_data_type_align_fail_int3(sch_data_type_align_fail_int3),
				.video_data_fwft_fifo_ovf_int0(video_data_fwft_fifo_ovf_int0),
				.video_data_fwft_fifo_ovf_int1(video_data_fwft_fifo_ovf_int1),
				.video_data_fwft_fifo_ovf_int2(video_data_fwft_fifo_ovf_int2),
				.video_data_fwft_fifo_ovf_int3(video_data_fwft_fifo_ovf_int3),
				.video_data_fwft_fifo_ovf_int4(video_data_fwft_fifo_ovf_int4),
				.video_data_fwft_fifo_ovf_int5(video_data_fwft_fifo_ovf_int5),
				.video_data_fwft_fifo_ovf_int6(video_data_fwft_fifo_ovf_int6),
				.video_data_fwft_fifo_ovf_int7(video_data_fwft_fifo_ovf_int7));
    
endmodule

---_FILE_END_---
---_PATH_START_---as6d_app_idi_validity_check.v---_PATH_END_---
module as6d_app_idi_validity_check(/*AUTOARG*/
   // Outputs
   out_mep3_word_count, out_mep3_virtual_channel,
   out_mep3_tunnel_mode_en, out_mep3_header_en, out_mep3_data_type,
   out_mep3_data_en, out_mep3_csi_data, out_mep3_byte_en,
   out_mep2_word_count, out_mep2_virtual_channel,
   out_mep2_tunnel_mode_en, out_mep2_header_en, out_mep2_data_type,
   out_mep2_data_en, out_mep2_csi_data, out_mep2_byte_en,
   out_mep1_word_count, out_mep1_virtual_channel,
   out_mep1_tunnel_mode_en, out_mep1_header_en, out_mep1_data_type,
   out_mep1_data_en, out_mep1_csi_data, out_mep1_byte_en,
   out_mep0_word_count, out_mep0_virtual_channel,
   out_mep0_tunnel_mode_en, out_mep0_header_en, out_mep0_data_type,
   out_mep0_data_en, out_mep0_csi_data, out_mep0_byte_en,
   // Inputs
   mep_clk_rst_n3, mep_clk_rst_n2, mep_clk_rst_n1, mep_clk_rst_n0,
   mep_clk3, mep_clk2, mep_clk1, mep_clk0, in_mep3_word_count,
   in_mep3_virtual_channel, in_mep3_tunnel_mode_en, in_mep3_header_en,
   in_mep3_data_type, in_mep3_data_en, in_mep3_csi_data,
   in_mep3_byte_en, in_mep2_word_count, in_mep2_virtual_channel,
   in_mep2_tunnel_mode_en, in_mep2_header_en, in_mep2_data_type,
   in_mep2_data_en, in_mep2_csi_data, in_mep2_byte_en,
   in_mep1_word_count, in_mep1_virtual_channel,
   in_mep1_tunnel_mode_en, in_mep1_header_en, in_mep1_data_type,
   in_mep1_data_en, in_mep1_csi_data, in_mep1_byte_en,
   in_mep0_word_count, in_mep0_virtual_channel,
   in_mep0_tunnel_mode_en, in_mep0_header_en, in_mep0_data_type,
   in_mep0_data_en, in_mep0_csi_data, in_mep0_byte_en
   );

    /*AUTOINPUT*/
    // Beginning of automatic inputs (from unused autoinst inputs)
    input [2:0]		in_mep0_byte_en;	// To u0_as6d_app_idi_validity_check_lane of as6d_app_idi_validity_check_lane.v
    input [63:0]	in_mep0_csi_data;	// To u0_as6d_app_idi_validity_check_lane of as6d_app_idi_validity_check_lane.v
    input		in_mep0_data_en;	// To u0_as6d_app_idi_validity_check_lane of as6d_app_idi_validity_check_lane.v
    input [5:0]		in_mep0_data_type;	// To u0_as6d_app_idi_validity_check_lane of as6d_app_idi_validity_check_lane.v
    input		in_mep0_header_en;	// To u0_as6d_app_idi_validity_check_lane of as6d_app_idi_validity_check_lane.v
    input		in_mep0_tunnel_mode_en;	// To u0_as6d_app_idi_validity_check_lane of as6d_app_idi_validity_check_lane.v
    input [3:0]		in_mep0_virtual_channel;// To u0_as6d_app_idi_validity_check_lane of as6d_app_idi_validity_check_lane.v
    input [15:0]	in_mep0_word_count;	// To u0_as6d_app_idi_validity_check_lane of as6d_app_idi_validity_check_lane.v
    input [2:0]		in_mep1_byte_en;	// To u1_as6d_app_idi_validity_check_lane of as6d_app_idi_validity_check_lane.v
    input [63:0]	in_mep1_csi_data;	// To u1_as6d_app_idi_validity_check_lane of as6d_app_idi_validity_check_lane.v
    input		in_mep1_data_en;	// To u1_as6d_app_idi_validity_check_lane of as6d_app_idi_validity_check_lane.v
    input [5:0]		in_mep1_data_type;	// To u1_as6d_app_idi_validity_check_lane of as6d_app_idi_validity_check_lane.v
    input		in_mep1_header_en;	// To u1_as6d_app_idi_validity_check_lane of as6d_app_idi_validity_check_lane.v
    input		in_mep1_tunnel_mode_en;	// To u1_as6d_app_idi_validity_check_lane of as6d_app_idi_validity_check_lane.v
    input [3:0]		in_mep1_virtual_channel;// To u1_as6d_app_idi_validity_check_lane of as6d_app_idi_validity_check_lane.v
    input [15:0]	in_mep1_word_count;	// To u1_as6d_app_idi_validity_check_lane of as6d_app_idi_validity_check_lane.v
    input [2:0]		in_mep2_byte_en;	// To u2_as6d_app_idi_validity_check_lane of as6d_app_idi_validity_check_lane.v
    input [63:0]	in_mep2_csi_data;	// To u2_as6d_app_idi_validity_check_lane of as6d_app_idi_validity_check_lane.v
    input		in_mep2_data_en;	// To u2_as6d_app_idi_validity_check_lane of as6d_app_idi_validity_check_lane.v
    input [5:0]		in_mep2_data_type;	// To u2_as6d_app_idi_validity_check_lane of as6d_app_idi_validity_check_lane.v
    input		in_mep2_header_en;	// To u2_as6d_app_idi_validity_check_lane of as6d_app_idi_validity_check_lane.v
    input		in_mep2_tunnel_mode_en;	// To u2_as6d_app_idi_validity_check_lane of as6d_app_idi_validity_check_lane.v
    input [3:0]		in_mep2_virtual_channel;// To u2_as6d_app_idi_validity_check_lane of as6d_app_idi_validity_check_lane.v
    input [15:0]	in_mep2_word_count;	// To u2_as6d_app_idi_validity_check_lane of as6d_app_idi_validity_check_lane.v
    input [2:0]		in_mep3_byte_en;	// To u3_as6d_app_idi_validity_check_lane of as6d_app_idi_validity_check_lane.v
    input [63:0]	in_mep3_csi_data;	// To u3_as6d_app_idi_validity_check_lane of as6d_app_idi_validity_check_lane.v
    input		in_mep3_data_en;	// To u3_as6d_app_idi_validity_check_lane of as6d_app_idi_validity_check_lane.v
    input [5:0]		in_mep3_data_type;	// To u3_as6d_app_idi_validity_check_lane of as6d_app_idi_validity_check_lane.v
    input		in_mep3_header_en;	// To u3_as6d_app_idi_validity_check_lane of as6d_app_idi_validity_check_lane.v
    input		in_mep3_tunnel_mode_en;	// To u3_as6d_app_idi_validity_check_lane of as6d_app_idi_validity_check_lane.v
    input [3:0]		in_mep3_virtual_channel;// To u3_as6d_app_idi_validity_check_lane of as6d_app_idi_validity_check_lane.v
    input [15:0]	in_mep3_word_count;	// To u3_as6d_app_idi_validity_check_lane of as6d_app_idi_validity_check_lane.v
    input		mep_clk0;		// To u0_as6d_app_idi_validity_check_lane of as6d_app_idi_validity_check_lane.v
    input		mep_clk1;		// To u1_as6d_app_idi_validity_check_lane of as6d_app_idi_validity_check_lane.v
    input		mep_clk2;		// To u2_as6d_app_idi_validity_check_lane of as6d_app_idi_validity_check_lane.v
    input		mep_clk3;		// To u3_as6d_app_idi_validity_check_lane of as6d_app_idi_validity_check_lane.v
    input		mep_clk_rst_n0;		// To u0_as6d_app_idi_validity_check_lane of as6d_app_idi_validity_check_lane.v
    input		mep_clk_rst_n1;		// To u1_as6d_app_idi_validity_check_lane of as6d_app_idi_validity_check_lane.v
    input		mep_clk_rst_n2;		// To u2_as6d_app_idi_validity_check_lane of as6d_app_idi_validity_check_lane.v
    input		mep_clk_rst_n3;		// To u3_as6d_app_idi_validity_check_lane of as6d_app_idi_validity_check_lane.v
    // End of automatics
    /*AUTOOUTPUT*/
    // Beginning of automatic outputs (from unused autoinst outputs)
    output [2:0]	out_mep0_byte_en;	// From u0_as6d_app_idi_validity_check_lane of as6d_app_idi_validity_check_lane.v
    output [63:0]	out_mep0_csi_data;	// From u0_as6d_app_idi_validity_check_lane of as6d_app_idi_validity_check_lane.v
    output		out_mep0_data_en;	// From u0_as6d_app_idi_validity_check_lane of as6d_app_idi_validity_check_lane.v
    output [5:0]	out_mep0_data_type;	// From u0_as6d_app_idi_validity_check_lane of as6d_app_idi_validity_check_lane.v
    output		out_mep0_header_en;	// From u0_as6d_app_idi_validity_check_lane of as6d_app_idi_validity_check_lane.v
    output		out_mep0_tunnel_mode_en;// From u0_as6d_app_idi_validity_check_lane of as6d_app_idi_validity_check_lane.v
    output [3:0]	out_mep0_virtual_channel;// From u0_as6d_app_idi_validity_check_lane of as6d_app_idi_validity_check_lane.v
    output [15:0]	out_mep0_word_count;	// From u0_as6d_app_idi_validity_check_lane of as6d_app_idi_validity_check_lane.v
    output [2:0]	out_mep1_byte_en;	// From u1_as6d_app_idi_validity_check_lane of as6d_app_idi_validity_check_lane.v
    output [63:0]	out_mep1_csi_data;	// From u1_as6d_app_idi_validity_check_lane of as6d_app_idi_validity_check_lane.v
    output		out_mep1_data_en;	// From u1_as6d_app_idi_validity_check_lane of as6d_app_idi_validity_check_lane.v
    output [5:0]	out_mep1_data_type;	// From u1_as6d_app_idi_validity_check_lane of as6d_app_idi_validity_check_lane.v
    output		out_mep1_header_en;	// From u1_as6d_app_idi_validity_check_lane of as6d_app_idi_validity_check_lane.v
    output		out_mep1_tunnel_mode_en;// From u1_as6d_app_idi_validity_check_lane of as6d_app_idi_validity_check_lane.v
    output [3:0]	out_mep1_virtual_channel;// From u1_as6d_app_idi_validity_check_lane of as6d_app_idi_validity_check_lane.v
    output [15:0]	out_mep1_word_count;	// From u1_as6d_app_idi_validity_check_lane of as6d_app_idi_validity_check_lane.v
    output [2:0]	out_mep2_byte_en;	// From u2_as6d_app_idi_validity_check_lane of as6d_app_idi_validity_check_lane.v
    output [63:0]	out_mep2_csi_data;	// From u2_as6d_app_idi_validity_check_lane of as6d_app_idi_validity_check_lane.v
    output		out_mep2_data_en;	// From u2_as6d_app_idi_validity_check_lane of as6d_app_idi_validity_check_lane.v
    output [5:0]	out_mep2_data_type;	// From u2_as6d_app_idi_validity_check_lane of as6d_app_idi_validity_check_lane.v
    output		out_mep2_header_en;	// From u2_as6d_app_idi_validity_check_lane of as6d_app_idi_validity_check_lane.v
    output		out_mep2_tunnel_mode_en;// From u2_as6d_app_idi_validity_check_lane of as6d_app_idi_validity_check_lane.v
    output [3:0]	out_mep2_virtual_channel;// From u2_as6d_app_idi_validity_check_lane of as6d_app_idi_validity_check_lane.v
    output [15:0]	out_mep2_word_count;	// From u2_as6d_app_idi_validity_check_lane of as6d_app_idi_validity_check_lane.v
    output [2:0]	out_mep3_byte_en;	// From u3_as6d_app_idi_validity_check_lane of as6d_app_idi_validity_check_lane.v
    output [63:0]	out_mep3_csi_data;	// From u3_as6d_app_idi_validity_check_lane of as6d_app_idi_validity_check_lane.v
    output		out_mep3_data_en;	// From u3_as6d_app_idi_validity_check_lane of as6d_app_idi_validity_check_lane.v
    output [5:0]	out_mep3_data_type;	// From u3_as6d_app_idi_validity_check_lane of as6d_app_idi_validity_check_lane.v
    output		out_mep3_header_en;	// From u3_as6d_app_idi_validity_check_lane of as6d_app_idi_validity_check_lane.v
    output		out_mep3_tunnel_mode_en;// From u3_as6d_app_idi_validity_check_lane of as6d_app_idi_validity_check_lane.v
    output [3:0]	out_mep3_virtual_channel;// From u3_as6d_app_idi_validity_check_lane of as6d_app_idi_validity_check_lane.v
    output [15:0]	out_mep3_word_count;	// From u3_as6d_app_idi_validity_check_lane of as6d_app_idi_validity_check_lane.v
    // End of automatics

    /*as6d_app_idi_validity_check_lane AUTO_TEMPLATE(
	    .clk(mep_clk@[]),
	    .rst_n(mep_clk_rst_n@[]),
        .in_idi_data(in_mep@_csi_data[]),
        .in_idi_\(.*\)	(in_mep@_\1[]),
        .out_idi_data(out_mep@_csi_data[]),
        .out_idi_\(.*\)	(out_mep@_\1[]),
		.validity_check_en	(1'd1),
    )*/
    as6d_app_idi_validity_check_lane u0_as6d_app_idi_validity_check_lane(/*AUTOINST*/
									 // Outputs
									 .out_idi_tunnel_mode_en(out_mep0_tunnel_mode_en), // Templated
									 .out_idi_header_en	(out_mep0_header_en), // Templated
									 .out_idi_data_type	(out_mep0_data_type[5:0]), // Templated
									 .out_idi_word_count	(out_mep0_word_count[15:0]), // Templated
									 .out_idi_virtual_channel(out_mep0_virtual_channel[3:0]), // Templated
									 .out_idi_data		(out_mep0_csi_data[63:0]), // Templated
									 .out_idi_data_en	(out_mep0_data_en), // Templated
									 .out_idi_byte_en	(out_mep0_byte_en[2:0]), // Templated
									 // Inputs
									 .clk			(mep_clk0),	 // Templated
									 .rst_n			(mep_clk_rst_n0), // Templated
									 .validity_check_en	(1'd1),		 // Templated
									 .in_idi_tunnel_mode_en	(in_mep0_tunnel_mode_en), // Templated
									 .in_idi_header_en	(in_mep0_header_en), // Templated
									 .in_idi_data_type	(in_mep0_data_type[5:0]), // Templated
									 .in_idi_word_count	(in_mep0_word_count[15:0]), // Templated
									 .in_idi_virtual_channel(in_mep0_virtual_channel[3:0]), // Templated
									 .in_idi_data		(in_mep0_csi_data[63:0]), // Templated
									 .in_idi_data_en	(in_mep0_data_en), // Templated
									 .in_idi_byte_en	(in_mep0_byte_en[2:0])); // Templated

    as6d_app_idi_validity_check_lane u1_as6d_app_idi_validity_check_lane(/*AUTOINST*/
									 // Outputs
									 .out_idi_tunnel_mode_en(out_mep1_tunnel_mode_en), // Templated
									 .out_idi_header_en	(out_mep1_header_en), // Templated
									 .out_idi_data_type	(out_mep1_data_type[5:0]), // Templated
									 .out_idi_word_count	(out_mep1_word_count[15:0]), // Templated
									 .out_idi_virtual_channel(out_mep1_virtual_channel[3:0]), // Templated
									 .out_idi_data		(out_mep1_csi_data[63:0]), // Templated
									 .out_idi_data_en	(out_mep1_data_en), // Templated
									 .out_idi_byte_en	(out_mep1_byte_en[2:0]), // Templated
									 // Inputs
									 .clk			(mep_clk1),	 // Templated
									 .rst_n			(mep_clk_rst_n1), // Templated
									 .validity_check_en	(1'd1),		 // Templated
									 .in_idi_tunnel_mode_en	(in_mep1_tunnel_mode_en), // Templated
									 .in_idi_header_en	(in_mep1_header_en), // Templated
									 .in_idi_data_type	(in_mep1_data_type[5:0]), // Templated
									 .in_idi_word_count	(in_mep1_word_count[15:0]), // Templated
									 .in_idi_virtual_channel(in_mep1_virtual_channel[3:0]), // Templated
									 .in_idi_data		(in_mep1_csi_data[63:0]), // Templated
									 .in_idi_data_en	(in_mep1_data_en), // Templated
									 .in_idi_byte_en	(in_mep1_byte_en[2:0])); // Templated

    as6d_app_idi_validity_check_lane u2_as6d_app_idi_validity_check_lane(/*AUTOINST*/
									 // Outputs
									 .out_idi_tunnel_mode_en(out_mep2_tunnel_mode_en), // Templated
									 .out_idi_header_en	(out_mep2_header_en), // Templated
									 .out_idi_data_type	(out_mep2_data_type[5:0]), // Templated
									 .out_idi_word_count	(out_mep2_word_count[15:0]), // Templated
									 .out_idi_virtual_channel(out_mep2_virtual_channel[3:0]), // Templated
									 .out_idi_data		(out_mep2_csi_data[63:0]), // Templated
									 .out_idi_data_en	(out_mep2_data_en), // Templated
									 .out_idi_byte_en	(out_mep2_byte_en[2:0]), // Templated
									 // Inputs
									 .clk			(mep_clk2),	 // Templated
									 .rst_n			(mep_clk_rst_n2), // Templated
									 .validity_check_en	(1'd1),		 // Templated
									 .in_idi_tunnel_mode_en	(in_mep2_tunnel_mode_en), // Templated
									 .in_idi_header_en	(in_mep2_header_en), // Templated
									 .in_idi_data_type	(in_mep2_data_type[5:0]), // Templated
									 .in_idi_word_count	(in_mep2_word_count[15:0]), // Templated
									 .in_idi_virtual_channel(in_mep2_virtual_channel[3:0]), // Templated
									 .in_idi_data		(in_mep2_csi_data[63:0]), // Templated
									 .in_idi_data_en	(in_mep2_data_en), // Templated
									 .in_idi_byte_en	(in_mep2_byte_en[2:0])); // Templated

    as6d_app_idi_validity_check_lane u3_as6d_app_idi_validity_check_lane(/*AUTOINST*/
									 // Outputs
									 .out_idi_tunnel_mode_en(out_mep3_tunnel_mode_en), // Templated
									 .out_idi_header_en	(out_mep3_header_en), // Templated
									 .out_idi_data_type	(out_mep3_data_type[5:0]), // Templated
									 .out_idi_word_count	(out_mep3_word_count[15:0]), // Templated
									 .out_idi_virtual_channel(out_mep3_virtual_channel[3:0]), // Templated
									 .out_idi_data		(out_mep3_csi_data[63:0]), // Templated
									 .out_idi_data_en	(out_mep3_data_en), // Templated
									 .out_idi_byte_en	(out_mep3_byte_en[2:0]), // Templated
									 // Inputs
									 .clk			(mep_clk3),	 // Templated
									 .rst_n			(mep_clk_rst_n3), // Templated
									 .validity_check_en	(1'd1),		 // Templated
									 .in_idi_tunnel_mode_en	(in_mep3_tunnel_mode_en), // Templated
									 .in_idi_header_en	(in_mep3_header_en), // Templated
									 .in_idi_data_type	(in_mep3_data_type[5:0]), // Templated
									 .in_idi_word_count	(in_mep3_word_count[15:0]), // Templated
									 .in_idi_virtual_channel(in_mep3_virtual_channel[3:0]), // Templated
									 .in_idi_data		(in_mep3_csi_data[63:0]), // Templated
									 .in_idi_data_en	(in_mep3_data_en), // Templated
									 .in_idi_byte_en	(in_mep3_byte_en[2:0])); // Templated

endmodule

---_FILE_END_---
---_PATH_START_---as6d_app_idi_gen.v---_PATH_END_---
`include "as6d_app_all_includes.vh"
module as6d_app_idi_gen #(
    parameter    VIDEO_DATA_SIZE        = 140
)(/*AUTOARG*/
   // Outputs
   reg_rd_send_pkt_cnt_sp_ls, reg_rd_send_pkt_cnt_sp_le,
   reg_rd_send_pkt_cnt_sp_fs, reg_rd_send_pkt_cnt_sp_fe,
   reg_rd_send_pkt_cnt_lp_ph, reg_rd_send_pkt_cnt_lp_pf,
   csi2device_idi_tunnel_mode_en, csi2device_idi_header_en,
   csi2device_idi_virtual_channel, csi2device_idi_virtual_channel_x,
   csi2device_idi_data_type, csi2device_idi_word_count,
   csi2device_idi_data, csi2device_idi_data_en,
   csi2device_idi_byte_en, csi2device_idi_data_parity,
   app_aggr_idi_crc_err_int,
   // Inputs
   reg_send_pkt_match_lp_dt_en, reg_send_pkt_match_lp_dt,
   reg_clear_send_pkt_cnt_sp_ls, reg_clear_send_pkt_cnt_sp_le,
   reg_clear_send_pkt_cnt_sp_fs, reg_clear_send_pkt_cnt_sp_fe,
   reg_clear_send_pkt_cnt_lp_ph, reg_clear_send_pkt_cnt_lp_pf,
   aggre_clk, aggre_clk_rst_n, csi2device_idi_halt,
   csi2device_idi_anti_halt, video_data_vld, video_data,
   video_pipe_data_aggre_bypass, video_pipe_vld_aggre_bypass,
   app_aggregation_bypass, reg_delete_lp_depend_on_wc_mux,
   reg_app_aggr_vc_bit_override_en,
   reg_app_aggr_vc_bit_override_value, reg_app_aggr_idi_crc_chk_en
   );
/*AUTOINPUT*/
// Beginning of automatic inputs (from unused autoinst inputs)
input			reg_clear_send_pkt_cnt_lp_pf;// To u_monitor_idi_packet of monitor_idi_packet.v
input			reg_clear_send_pkt_cnt_lp_ph;// To u_monitor_idi_packet of monitor_idi_packet.v
input			reg_clear_send_pkt_cnt_sp_fe;// To u_monitor_idi_packet of monitor_idi_packet.v
input			reg_clear_send_pkt_cnt_sp_fs;// To u_monitor_idi_packet of monitor_idi_packet.v
input			reg_clear_send_pkt_cnt_sp_le;// To u_monitor_idi_packet of monitor_idi_packet.v
input			reg_clear_send_pkt_cnt_sp_ls;// To u_monitor_idi_packet of monitor_idi_packet.v
input [5:0]		reg_send_pkt_match_lp_dt;// To u_monitor_idi_packet of monitor_idi_packet.v
input			reg_send_pkt_match_lp_dt_en;// To u_monitor_idi_packet of monitor_idi_packet.v
// End of automatics
input                                                    aggre_clk                              ;
input                                                    aggre_clk_rst_n                        ;
input                                                    csi2device_idi_halt                    ;
input                                                    csi2device_idi_anti_halt               ;
input                                                    video_data_vld                         ;
input       [VIDEO_DATA_SIZE-1:0]                        video_data                             ;
input       [139:0]                                      video_pipe_data_aggre_bypass           ;
input                                                    video_pipe_vld_aggre_bypass            ;
input                                                    app_aggregation_bypass                 ;
input                                                    reg_delete_lp_depend_on_wc_mux         ;
input       [2:0]                                        reg_app_aggr_vc_bit_override_en        ;
input       [2:0]                                        reg_app_aggr_vc_bit_override_value     ;
input                                                    reg_app_aggr_idi_crc_chk_en            ;
                                                                                          
/*AUTOOUTPUT*/
// Beginning of automatic outputs (from unused autoinst outputs)
output [31:0]		reg_rd_send_pkt_cnt_lp_pf;// From u_monitor_idi_packet of monitor_idi_packet.v
output [31:0]		reg_rd_send_pkt_cnt_lp_ph;// From u_monitor_idi_packet of monitor_idi_packet.v
output [31:0]		reg_rd_send_pkt_cnt_sp_fe;// From u_monitor_idi_packet of monitor_idi_packet.v
output [31:0]		reg_rd_send_pkt_cnt_sp_fs;// From u_monitor_idi_packet of monitor_idi_packet.v
output [31:0]		reg_rd_send_pkt_cnt_sp_le;// From u_monitor_idi_packet of monitor_idi_packet.v
output [31:0]		reg_rd_send_pkt_cnt_sp_ls;// From u_monitor_idi_packet of monitor_idi_packet.v
// End of automatics
output                                                   csi2device_idi_tunnel_mode_en          ;
output                                                   csi2device_idi_header_en               ;
output      [ 1:0]                                       csi2device_idi_virtual_channel         ;
output      [`CSI2_DEVICE_VCX_DWIDTH-1:0]                csi2device_idi_virtual_channel_x       ;
output      [ 5:0]                                       csi2device_idi_data_type               ;
output      [15:0]                                       csi2device_idi_word_count              ;
output      [`CSI2_DEVICE_IDI_DATA_WIDTH-1:0]            csi2device_idi_data                    ;
output                                                   csi2device_idi_data_en                 ;
output      [4-1:0]                                      csi2device_idi_byte_en                 ;
output      [21-1:0]                                     csi2device_idi_data_parity             ;
output                                                   app_aggr_idi_crc_err_int               ;
wire                                        data_flag                                   ;
wire                                        short_flag                                  ;
wire                                        footer_flag                                 ;
wire                                        header_flag                                 ;
wire [83:0]                                 rsv                                         ;
wire [20:0]                                 parity                                      ;
wire [15:0]                                 word_count                                  ;
wire [5:0]                                  data_type                                   ;
wire [4:0]                                  virtual_channel                             ;
wire                                        tunnel_mode_en                              ;
wire                                        video_data_vld_mux                          ;
reg                                         short_header_down                           ;
reg                                         footer_en_d1                                ;
reg                                         video_data_vld_mux_d1                       ;
wire                                        csi2device_idi_header_en                    ;
wire [ 1:0]                                 csi2device_idi_virtual_channel              ;
wire [`CSI2_DEVICE_VCX_DWIDTH-1:0]          csi2device_idi_virtual_channel_x            ;
wire [ 5:0]                                 csi2device_idi_data_type                    ;
wire [15:0]                                 csi2device_idi_word_count                   ;
wire                                        csi2device_idi_data_en                      ;
wire [4-1:0]                                csi2device_idi_byte_en                      ;
wire [`CSI2_DEVICE_IDI_DATA_WIDTH-1:0]      csi2device_idi_data                         ;
wire                                        csi2device_idi_tunnel_mode_en               ;
reg                                         csi2device_pre_ov_idi_tunnel_mode_en        ;
reg                                         csi2device_pre_ov_idi_header_en             ;
reg  [ 1:0]                                 csi2device_pre_ov_idi_virtual_channel       ;
reg  [`CSI2_DEVICE_VCX_DWIDTH-1:0]          csi2device_pre_ov_idi_virtual_channel_x     ;
reg  [ 5:0]                                 csi2device_pre_ov_idi_data_type             ;
reg  [15:0]                                 csi2device_pre_ov_idi_word_count            ;
reg                                         csi2device_pre_ov_idi_data_en               ;
reg  [4-1:0]                                csi2device_pre_ov_idi_byte_en               ;
reg  [`CSI2_DEVICE_IDI_DATA_WIDTH-1:0]      csi2device_pre_ov_idi_data                  ;
reg                                         csi2device_pre_ov_d1_idi_tunnel_mode_en     ;
reg                                         csi2device_pre_ov_d1_idi_header_en          ;
reg  [ 1:0]                                 csi2device_pre_ov_d1_idi_virtual_channel    ;
reg  [`CSI2_DEVICE_VCX_DWIDTH-1:0]          csi2device_pre_ov_d1_idi_virtual_channel_x  ;
reg  [ 5:0]                                 csi2device_pre_ov_d1_idi_data_type          ;
reg  [15:0]                                 csi2device_pre_ov_d1_idi_word_count         ;
reg                                         csi2device_pre_ov_d1_idi_data_en            ;
reg  [4-1:0]                                csi2device_pre_ov_d1_idi_byte_en            ;
reg  [`CSI2_DEVICE_IDI_DATA_WIDTH-1:0]      csi2device_pre_ov_d1_idi_data               ;
reg                                         csi2device_post_ov_idi_header_en            ;
reg   [ 1:0]                                csi2device_post_ov_idi_virtual_channel      ;
reg   [`CSI2_DEVICE_VCX_DWIDTH-1:0]         csi2device_post_ov_idi_virtual_channel_x    ;
reg   [ 5:0]                                csi2device_post_ov_idi_data_type            ;
reg   [15:0]                                csi2device_post_ov_idi_word_count           ;
reg                                         csi2device_post_ov_idi_data_en              ;
reg   [4-1:0]                               csi2device_post_ov_idi_byte_en              ;
reg   [`CSI2_DEVICE_IDI_DATA_WIDTH-1:0]     csi2device_post_ov_idi_data                 ;
wire                                        csi2device_shorten_pkt_idi_header_en        ;
wire [ 1:0]                                 csi2device_shorten_pkt_idi_virtual_channel  ;
wire [`CSI2_DEVICE_VCX_DWIDTH-1:0]          csi2device_shorten_pkt_idi_virtual_channel_x_pre_override;
wire [`CSI2_DEVICE_VCX_DWIDTH-1:0]          csi2device_shorten_pkt_idi_virtual_channel_x;
wire [ 5:0]                                 csi2device_shorten_pkt_idi_data_type        ;
wire [15:0]                                 csi2device_shorten_pkt_idi_word_count       ;
wire                                        csi2device_shorten_pkt_idi_data_en          ;
wire [4-1:0]                                csi2device_shorten_pkt_idi_byte_en          ;
wire [`CSI2_DEVICE_IDI_DATA_WIDTH-1:0]      csi2device_shorten_pkt_idi_data             ;
reg                                         lock_tunnel_mode_en                         ;
wire                                        video_crc_err                               ;
wire [5:0]                                  idi_data_type                               ;
wire                                        idi_data_en                                 ;
wire                                        idi_header_en                               ;
wire [15:0]                                 idi_word_count                              ;
wire [3:0]                                  idi_byte_en                                 ;
wire [2:0]                                  idi_virtual_channel_x                       ;
wire [1:0]                                  idi_virtual_channel                         ;
wire [127:0]                                idi_data                                    ;
wire [3:0]                                  byte_en                                     ;
reg  [15:0]                                 word_count_lock                             ;
reg  [15:0]                                 video_pipe_data_wc_cnt                      ;
wire [15:0]                                 video_pipe_data_wc_present                  ;
wire                                        video_pipe_data_wc_overflow                 ;
wire [3:0]                                  video_pipe_data_last_bytes                  ;
wire [15:0]                                 video_pipe_data_last_bytes_pre              ;
wire [15:0]                                 video_pipe_data_wc_present_pre              ;
reg                                         video_pipe_data_wc_overflow_d1              ;
wire                                        video_pipe_data_wc_overflow_up              ;
reg                                         data_en_d1                                  ;
reg  [3:0]                                  idigen_current_state                        ;
reg  [3:0]                                  idigen_next_state                           ;


//  debug state_machine start****************
parameter       IDI_IDLE               = 4'd0; 
parameter       IDI_LONG_PKT_H         = 4'd1;
parameter       IDI_LONG_PKT_B         = 4'd2;
parameter       IDI_LONG_PKT_F         = 4'd3;
parameter       IDI_SHRT_PKT           = 4'd4;

app_header idi_app_header;
app_data idi_app_data;

assign  app_aggr_idi_crc_err_int = reg_app_aggr_idi_crc_chk_en ? video_crc_err : 1'd0;

/*as6d_app_crc_chk_lane AUTO_TEMPLATE(
    .clk		(aggre_clk),
    .rst_n		(aggre_clk_rst_n),
    .pcs2mep_data_stat(reg_app_aggr_idi_crc_chk_en),
    .video_crc_err(video_crc_err),
)*/
as6d_app_crc_chk_lane u_as6d_app_crc_chk_lane(
					      .video_crc_err	(video_crc_err),
                            /*AUTOINST*/
					      // Inputs
					      .clk		(aggre_clk),	 // Templated
					      .rst_n		(aggre_clk_rst_n), // Templated
					      .video_data_vld	(video_data_vld),
					      .video_data	(video_data[139:0]),
					      .pcs2mep_data_stat(reg_app_aggr_idi_crc_chk_en)); // Templated


always @ (posedge aggre_clk or negedge aggre_clk_rst_n) begin
    if (!aggre_clk_rst_n)
       idigen_current_state <= 4'd0;
    else
        idigen_current_state <= idigen_next_state;
end

always @ (*) begin
    idigen_next_state = idigen_current_state;
    case (idigen_current_state)
        IDI_IDLE:
		   if ( header_flag) 
		     idigen_next_state =   IDI_LONG_PKT_H ;
		   else if ( short_flag)
		     idigen_next_state =   IDI_SHRT_PKT ;
		   else 
             idigen_next_state =   IDI_IDLE ;

	   IDI_LONG_PKT_H:
	      if ( data_flag)
		     idigen_next_state =   IDI_LONG_PKT_B ;
		  else 
		    idigen_next_state =   IDI_LONG_PKT_H ;

       IDI_LONG_PKT_B:
	      if ( footer_flag)
		     idigen_next_state =   IDI_LONG_PKT_F ;
		  else 
		    idigen_next_state =   IDI_LONG_PKT_B ;

       IDI_LONG_PKT_F:
	      if ( header_flag)
		     idigen_next_state =   IDI_LONG_PKT_H ;
		  else if (short_flag)
		    idigen_next_state =   IDI_SHRT_PKT ;
		 else 
		    idigen_next_state =   IDI_IDLE ;
	   default:  
	        idigen_next_state =   IDI_IDLE ;

	 endcase


end

//  debug state_machine end ****************


assign idi_app_header.data_flag         = app_aggregation_bypass ? video_pipe_data_aggre_bypass[135]     : video_data[135]      ;
assign idi_app_header.short_flag        = app_aggregation_bypass ? video_pipe_data_aggre_bypass[134]     : video_data[134]      ;
assign idi_app_header.footer_flag       = app_aggregation_bypass ? video_pipe_data_aggre_bypass[133]     : video_data[133]      ;
assign idi_app_header.header_flag       = app_aggregation_bypass ? video_pipe_data_aggre_bypass[132]     : video_data[132]      ;
assign idi_app_header.rsv               = app_aggregation_bypass ? video_pipe_data_aggre_bypass[131:48]  : video_data[131:48]   ;
assign idi_app_header.parity            = app_aggregation_bypass ? video_pipe_data_aggre_bypass[47:27]   : video_data[47:27]    ;
assign idi_app_header.word_count        = app_aggregation_bypass ? video_pipe_data_aggre_bypass[26:11]   : video_data[26:11]    ;
assign idi_app_header.data_type         = app_aggregation_bypass ? video_pipe_data_aggre_bypass[10:5]    : video_data[10:5]     ;
assign idi_app_header.virtual_channel   = app_aggregation_bypass ? video_pipe_data_aggre_bypass[4:0]     : video_data[4:0]      ;
                                                                                                 
assign idi_app_data.data_flag           = app_aggregation_bypass ? video_pipe_data_aggre_bypass[135]     : video_data[135]      ;
assign idi_app_data.short_flag          = app_aggregation_bypass ? video_pipe_data_aggre_bypass[134]     : video_data[134]      ;
assign idi_app_data.footer_flag         = app_aggregation_bypass ? video_pipe_data_aggre_bypass[133]     : video_data[133]      ;
assign idi_app_data.header_flag         = app_aggregation_bypass ? video_pipe_data_aggre_bypass[132]     : video_data[132]      ;
assign idi_app_data.byte_en             = app_aggregation_bypass ? video_pipe_data_aggre_bypass[131:128] : video_data[131:128]  ;
assign idi_app_data.csi_data            = app_aggregation_bypass ? video_pipe_data_aggre_bypass[127:0]   : video_data[127:0]    ;

assign tunnel_mode_en                   = app_aggregation_bypass ? video_pipe_data_aggre_bypass[139]     : video_data[139]      ;

assign video_data_vld_mux           = app_aggregation_bypass ? video_pipe_vld_aggre_bypass           : video_data_vld      ;

assign data_flag        = idi_app_header.data_flag          ;
assign short_flag       = idi_app_header.short_flag         ;
assign footer_flag      = idi_app_header.footer_flag        ;
assign header_flag      = idi_app_header.header_flag        ;
assign rsv              = idi_app_header.rsv                ;
assign parity           = idi_app_header.parity             ;
assign word_count       = idi_app_header.word_count         ;
assign data_type        = idi_app_header.data_type          ;
assign virtual_channel  = idi_app_header.virtual_channel    ;

assign byte_en          = idi_app_data.byte_en              ;

always@(posedge aggre_clk or negedge aggre_clk_rst_n)begin
    if(~aggre_clk_rst_n)
        data_en_d1 <= 1'd0;
    else if(video_data_vld_mux & idi_app_header.data_flag)
        data_en_d1 <= 1'd1;
    else 
        data_en_d1 <= 1'd0;
end

//word_count pre overflow logic
always@(posedge aggre_clk or negedge aggre_clk_rst_n)begin
    if(~aggre_clk_rst_n)
        short_header_down <= 1'd0;
    else if(video_data_vld_mux & idi_app_header.short_flag)
        short_header_down <= 1'd1;
    else 
        short_header_down <= 1'd0;
end


always@(posedge aggre_clk or negedge aggre_clk_rst_n)begin
    if(~aggre_clk_rst_n)
        footer_en_d1 <= 1'd0;
    else if(video_data_vld_mux & idi_app_header.footer_flag)
        footer_en_d1 <= 1'd1;
    else 
        footer_en_d1 <= 1'd0;
end

always@(posedge aggre_clk or negedge aggre_clk_rst_n)begin
    if(~aggre_clk_rst_n)
        video_data_vld_mux_d1 <= 1'd0;
    else 
        video_data_vld_mux_d1 <= video_data_vld_mux;
end

always@(posedge aggre_clk or negedge aggre_clk_rst_n)begin
    if(~aggre_clk_rst_n)
        csi2device_pre_ov_idi_header_en <= 1'd0;
    else if(video_data_vld_mux & idi_app_header.header_flag)
        csi2device_pre_ov_idi_header_en <= 1'd1;
    else if(video_data_vld_mux_d1 & footer_en_d1)
        csi2device_pre_ov_idi_header_en <= 1'd0;
    else if(video_data_vld_mux & idi_app_header.short_flag)
        csi2device_pre_ov_idi_header_en <= 1'd1;
    else if(short_header_down)
        csi2device_pre_ov_idi_header_en <= 1'd0;
end

always@(posedge aggre_clk or negedge aggre_clk_rst_n)begin
    if(~aggre_clk_rst_n)begin
        csi2device_pre_ov_idi_virtual_channel       <=    2'd0;
        csi2device_pre_ov_idi_virtual_channel_x     <=    `CSI2_DEVICE_VCX_DWIDTH'd0;
        csi2device_pre_ov_idi_data_type             <=    6'd0;
        csi2device_pre_ov_idi_word_count            <=    16'd0;
    end
    else if(video_data_vld_mux&(idi_app_header.header_flag|idi_app_header.short_flag))begin
        csi2device_pre_ov_idi_virtual_channel       <=    idi_app_header.virtual_channel[1:0];
        csi2device_pre_ov_idi_virtual_channel_x     <=    idi_app_header.virtual_channel[4:2];
        csi2device_pre_ov_idi_data_type             <=    idi_app_header.data_type;
        csi2device_pre_ov_idi_word_count            <=    idi_app_header.word_count;
    end
end

always@(posedge aggre_clk or negedge aggre_clk_rst_n)begin
    if(~aggre_clk_rst_n)begin
        csi2device_pre_ov_idi_data_en  <=  1'd0;
        csi2device_pre_ov_idi_byte_en  <=  4'd0;
        csi2device_pre_ov_idi_data     <=  `CSI2_DEVICE_IDI_DATA_WIDTH'd0;
    end
    else if(video_data_vld_mux&idi_app_header.data_flag)begin
        csi2device_pre_ov_idi_data_en  <=  idi_app_header.data_flag;
        csi2device_pre_ov_idi_byte_en  <=  idi_app_data.byte_en;
        csi2device_pre_ov_idi_data     <=  idi_app_data.csi_data;
    end                             
    else begin
        csi2device_pre_ov_idi_data_en  <=  1'd0;
        csi2device_pre_ov_idi_byte_en  <=  4'd0;
        csi2device_pre_ov_idi_data     <=  `CSI2_DEVICE_IDI_DATA_WIDTH'd0;
    end                             
end

always@(posedge aggre_clk or negedge aggre_clk_rst_n)begin
    if(~aggre_clk_rst_n)
        csi2device_pre_ov_idi_tunnel_mode_en  <=  1'd0;
    else if(video_data_vld_mux&tunnel_mode_en)
        csi2device_pre_ov_idi_tunnel_mode_en  <=  1'd1;
    else 
        csi2device_pre_ov_idi_tunnel_mode_en  <=  1'd0;
end

//word_count_overflow logic
always@(posedge aggre_clk or negedge aggre_clk_rst_n)begin
    if(~aggre_clk_rst_n)
        word_count_lock <= 16'd0;
    else if(header_flag&video_data_vld_mux)
        word_count_lock <= idi_app_header.word_count;
end

always@(posedge aggre_clk or negedge aggre_clk_rst_n)begin
    if(~aggre_clk_rst_n)
        video_pipe_data_wc_cnt <= 16'd0;
    else if(header_flag&video_data_vld_mux)
        video_pipe_data_wc_cnt <= 16'd0;
    else if(data_en_d1&video_data_vld_mux)
        video_pipe_data_wc_cnt <= video_pipe_data_wc_cnt + 5'd16;
end
assign video_pipe_data_wc_present_pre   = video_pipe_data_wc_cnt + byte_en + 1'd1;
assign video_pipe_data_last_bytes_pre   = (word_count_lock - video_pipe_data_wc_cnt - 1'd1);
//if wc_cnt + byte_en + 1> wc_lock,then last_bytes = wc_lock - wc_cnt - 1
assign video_pipe_data_wc_present   = data_en_d1 ? video_pipe_data_wc_present_pre : 16'd0;
assign video_pipe_data_wc_overflow  = video_pipe_data_wc_present > word_count_lock ;
assign video_pipe_data_last_bytes   = data_en_d1 ? video_pipe_data_last_bytes_pre[3:0] : 4'd0;

always@(posedge aggre_clk or negedge aggre_clk_rst_n)begin
    if(~aggre_clk_rst_n)
        video_pipe_data_wc_overflow_d1 <= 1'd0;
    else if(video_pipe_data_wc_overflow)
        video_pipe_data_wc_overflow_d1 <= 1'd1;
    else
        video_pipe_data_wc_overflow_d1 <= 1'd0;
end

assign  video_pipe_data_wc_overflow_up  =  ~video_pipe_data_wc_overflow_d1 & video_pipe_data_wc_overflow;
//**** shorten pkt that length longer than wc field for pixel mode ****//
always@(posedge aggre_clk or negedge aggre_clk_rst_n)begin
    if(~aggre_clk_rst_n)begin
        csi2device_post_ov_idi_header_en            <=  1'd0;
        csi2device_post_ov_idi_data_en              <=  1'd0;
        csi2device_post_ov_idi_byte_en              <=  4'd0;
        csi2device_post_ov_idi_data                 <=  `CSI2_DEVICE_IDI_DATA_WIDTH'd0;
        csi2device_post_ov_idi_word_count           <=  16'd0;
        csi2device_post_ov_idi_virtual_channel_x    <=  `CSI2_DEVICE_VCX_DWIDTH'd0;
        csi2device_post_ov_idi_virtual_channel      <=  2'd0;
        csi2device_post_ov_idi_data_type            <=  6'd0;
    end
    else if(video_pipe_data_wc_overflow_d1)begin
        csi2device_post_ov_idi_header_en            <=  1'd0;
        csi2device_post_ov_idi_data_en              <=  1'd0;
        csi2device_post_ov_idi_byte_en              <=  4'd0;
        csi2device_post_ov_idi_data                 <=  `CSI2_DEVICE_IDI_DATA_WIDTH'd0;
        csi2device_post_ov_idi_word_count           <=  16'd0;
        csi2device_post_ov_idi_virtual_channel_x    <=  `CSI2_DEVICE_VCX_DWIDTH'd0;
        csi2device_post_ov_idi_virtual_channel      <=  2'd0;
        csi2device_post_ov_idi_data_type            <=  6'd0;
    end                             
    else if(video_pipe_data_wc_overflow_up)begin
        csi2device_post_ov_idi_header_en            <=  csi2device_pre_ov_idi_header_en;  
        csi2device_post_ov_idi_data_en              <=  csi2device_pre_ov_idi_data_en;
        csi2device_post_ov_idi_byte_en              <=  video_pipe_data_last_bytes;
        csi2device_post_ov_idi_data                 <=  csi2device_pre_ov_idi_data;
        csi2device_post_ov_idi_word_count           <=  csi2device_pre_ov_idi_word_count;
        csi2device_post_ov_idi_virtual_channel_x    <=  csi2device_pre_ov_idi_virtual_channel_x;
        csi2device_post_ov_idi_virtual_channel      <=  csi2device_pre_ov_idi_virtual_channel;
        csi2device_post_ov_idi_data_type            <=  csi2device_pre_ov_idi_data_type;
    end                             
    else begin
        csi2device_post_ov_idi_header_en            <=  csi2device_pre_ov_idi_header_en;  
        csi2device_post_ov_idi_data_en              <=  csi2device_pre_ov_idi_data_en;
        csi2device_post_ov_idi_byte_en              <=  csi2device_pre_ov_idi_byte_en;
        csi2device_post_ov_idi_data                 <=  csi2device_pre_ov_idi_data;
        csi2device_post_ov_idi_word_count           <=  csi2device_pre_ov_idi_word_count;
        csi2device_post_ov_idi_virtual_channel_x    <=  csi2device_pre_ov_idi_virtual_channel_x;
        csi2device_post_ov_idi_virtual_channel      <=  csi2device_pre_ov_idi_virtual_channel;
        csi2device_post_ov_idi_data_type            <=  csi2device_pre_ov_idi_data_type;
    end                             
end

always@(posedge aggre_clk or negedge aggre_clk_rst_n)begin
    if(~aggre_clk_rst_n)begin
        csi2device_pre_ov_d1_idi_header_en            <=  1'd0;
        csi2device_pre_ov_d1_idi_data_en              <=  1'd0;
        csi2device_pre_ov_d1_idi_byte_en              <=  4'd0;
        csi2device_pre_ov_d1_idi_data                 <=  `CSI2_DEVICE_IDI_DATA_WIDTH'd0;
        csi2device_pre_ov_d1_idi_word_count           <=  16'd0;
        csi2device_pre_ov_d1_idi_virtual_channel_x    <=  `CSI2_DEVICE_VCX_DWIDTH'd0;
        csi2device_pre_ov_d1_idi_virtual_channel      <=  2'd0;
        csi2device_pre_ov_d1_idi_data_type            <=  6'd0;
    end
    else begin
        csi2device_pre_ov_d1_idi_header_en            <=  csi2device_pre_ov_idi_header_en;  
        csi2device_pre_ov_d1_idi_data_en              <=  csi2device_pre_ov_idi_data_en;
        csi2device_pre_ov_d1_idi_byte_en              <=  csi2device_pre_ov_idi_byte_en;
        csi2device_pre_ov_d1_idi_data                 <=  csi2device_pre_ov_idi_data;
        csi2device_pre_ov_d1_idi_word_count           <=  csi2device_pre_ov_idi_word_count;
        csi2device_pre_ov_d1_idi_virtual_channel_x    <=  csi2device_pre_ov_idi_virtual_channel_x;
        csi2device_pre_ov_d1_idi_virtual_channel      <=  csi2device_pre_ov_idi_virtual_channel;
        csi2device_pre_ov_d1_idi_data_type            <=  csi2device_pre_ov_idi_data_type;
    end                             
end


//**** shorten pkt func and normal transmit mux for pixel mode ****//
assign    csi2device_shorten_pkt_idi_data_type                      = reg_delete_lp_depend_on_wc_mux ? csi2device_post_ov_idi_data_type         : csi2device_pre_ov_d1_idi_data_type         ;
assign    csi2device_shorten_pkt_idi_data_en                        = reg_delete_lp_depend_on_wc_mux ? csi2device_post_ov_idi_data_en           : csi2device_pre_ov_d1_idi_data_en           ;
assign    csi2device_shorten_pkt_idi_header_en                      = reg_delete_lp_depend_on_wc_mux ? csi2device_post_ov_idi_header_en         : csi2device_pre_ov_d1_idi_header_en         ;
assign    csi2device_shorten_pkt_idi_word_count                     = reg_delete_lp_depend_on_wc_mux ? csi2device_post_ov_idi_word_count        : csi2device_pre_ov_d1_idi_word_count        ;
assign    csi2device_shorten_pkt_idi_byte_en                        = reg_delete_lp_depend_on_wc_mux ? csi2device_post_ov_idi_byte_en           : csi2device_pre_ov_d1_idi_byte_en           ;
assign    csi2device_shorten_pkt_idi_virtual_channel_x_pre_override = reg_delete_lp_depend_on_wc_mux ? csi2device_post_ov_idi_virtual_channel_x : csi2device_pre_ov_d1_idi_virtual_channel_x ;
assign    csi2device_shorten_pkt_idi_virtual_channel                = reg_delete_lp_depend_on_wc_mux ? csi2device_post_ov_idi_virtual_channel   : csi2device_pre_ov_d1_idi_virtual_channel   ;
assign    csi2device_shorten_pkt_idi_data                           = reg_delete_lp_depend_on_wc_mux ? csi2device_post_ov_idi_data              : csi2device_pre_ov_d1_idi_data              ;

assign    csi2device_shorten_pkt_idi_virtual_channel_x[0] = reg_app_aggr_vc_bit_override_en[0] ? reg_app_aggr_vc_bit_override_value[0] : csi2device_shorten_pkt_idi_virtual_channel_x_pre_override[0] ;
assign    csi2device_shorten_pkt_idi_virtual_channel_x[1] = reg_app_aggr_vc_bit_override_en[1] ? reg_app_aggr_vc_bit_override_value[1] : csi2device_shorten_pkt_idi_virtual_channel_x_pre_override[1] ;
assign    csi2device_shorten_pkt_idi_virtual_channel_x[2] = reg_app_aggr_vc_bit_override_en[2] ? reg_app_aggr_vc_bit_override_value[2] : csi2device_shorten_pkt_idi_virtual_channel_x_pre_override[2] ;

//**** dont touch any field for tunnel mode ****//
always@(posedge aggre_clk or negedge aggre_clk_rst_n)begin
    if(~aggre_clk_rst_n)
        lock_tunnel_mode_en       <=  1'd0;
    else if(csi2device_pre_ov_idi_header_en & ~csi2device_pre_ov_d1_idi_header_en)
        lock_tunnel_mode_en       <=  csi2device_pre_ov_idi_tunnel_mode_en;
end

//**** pixel mode and tunnel mode mux ****//
assign    csi2device_idi_header_en          = lock_tunnel_mode_en ? csi2device_pre_ov_d1_idi_header_en         : csi2device_shorten_pkt_idi_header_en             ;
assign    csi2device_idi_data_en            = lock_tunnel_mode_en ? csi2device_pre_ov_d1_idi_data_en           : csi2device_shorten_pkt_idi_data_en               ;
assign    csi2device_idi_byte_en            = lock_tunnel_mode_en ? csi2device_pre_ov_d1_idi_byte_en           : csi2device_shorten_pkt_idi_byte_en               ;
assign    csi2device_idi_data               = lock_tunnel_mode_en ? csi2device_pre_ov_d1_idi_data              : csi2device_shorten_pkt_idi_data                  ;
assign    csi2device_idi_word_count         = lock_tunnel_mode_en ? csi2device_pre_ov_d1_idi_word_count        : csi2device_shorten_pkt_idi_word_count            ;
assign    csi2device_idi_virtual_channel_x  = lock_tunnel_mode_en ? csi2device_pre_ov_d1_idi_virtual_channel_x : csi2device_shorten_pkt_idi_virtual_channel_x     ;
assign    csi2device_idi_virtual_channel    = lock_tunnel_mode_en ? csi2device_pre_ov_d1_idi_virtual_channel   : csi2device_shorten_pkt_idi_virtual_channel       ;
assign    csi2device_idi_data_type          = lock_tunnel_mode_en ? csi2device_pre_ov_d1_idi_data_type         : csi2device_shorten_pkt_idi_data_type             ;
assign    csi2device_idi_tunnel_mode_en     = lock_tunnel_mode_en ? 1'b1                                       : 1'b0                                             ;

assign    idi_data_type          = csi2device_idi_data_type         ;
assign    idi_data_en            = csi2device_idi_data_en           ;
assign    idi_header_en          = csi2device_idi_header_en         ;
assign    idi_word_count         = csi2device_idi_word_count        ;
assign    idi_byte_en            = csi2device_idi_byte_en           ;
assign    idi_virtual_channel_x  = csi2device_idi_virtual_channel_x ;
assign    idi_virtual_channel    = csi2device_idi_virtual_channel   ;
assign    idi_data               = csi2device_idi_data              ;

assign    csi2device_idi_data_parity[ 0] = parity_calc({idi_data_type,idi_data_en,idi_header_en});
assign    csi2device_idi_data_parity[ 1] = parity_calc(idi_word_count[7:0]);
assign    csi2device_idi_data_parity[ 2] = parity_calc(idi_word_count[15:8]);
assign    csi2device_idi_data_parity[ 3] = parity_calc({4'b0,idi_byte_en});
assign    csi2device_idi_data_parity[ 4] = parity_calc({3'b0,idi_virtual_channel_x,idi_virtual_channel});
assign    csi2device_idi_data_parity[ 5] = parity_calc(idi_data[ 7: 0]);
assign    csi2device_idi_data_parity[ 6] = parity_calc(idi_data[15: 8]);
assign    csi2device_idi_data_parity[ 7] = parity_calc(idi_data[23:16]);
assign    csi2device_idi_data_parity[ 8] = parity_calc(idi_data[31:24]);
assign    csi2device_idi_data_parity[ 9] = parity_calc(idi_data[39:32]);
assign    csi2device_idi_data_parity[10] = parity_calc(idi_data[47:40]);
assign    csi2device_idi_data_parity[11] = parity_calc(idi_data[55:48]);
assign    csi2device_idi_data_parity[12] = parity_calc(idi_data[63:56]);
assign    csi2device_idi_data_parity[13] = parity_calc(idi_data[71:64]);
assign    csi2device_idi_data_parity[14] = parity_calc(idi_data[79:72]);
assign    csi2device_idi_data_parity[15] = parity_calc(idi_data[87:80]);
assign    csi2device_idi_data_parity[16] = parity_calc(idi_data[95:88]);
assign    csi2device_idi_data_parity[17] = parity_calc(idi_data[103:96]);
assign    csi2device_idi_data_parity[18] = parity_calc(idi_data[111:104]);
assign    csi2device_idi_data_parity[19] = parity_calc(idi_data[119:112]);
assign    csi2device_idi_data_parity[20] = parity_calc(idi_data[127:120]);

//function definition
function automatic parity_calc;
    input [7:0] data;
    begin
        parity_calc = ^data;
    end
endfunction

//*********************************************debug cnt*************************************//
 /*  monitor_idi_packet  AUTO_TEMPLATE (
    .clk    (aggre_clk),
    .rst_n  (aggre_clk_rst_n),
    .header_en		(csi2device_idi_header_en),
    .data_type		(csi2device_idi_data_type[]),
    .\(.*\)resv_pkt\(.*\)		(\1send_pkt\2[]),
)*/
monitor_idi_packet    u_monitor_idi_packet(/*AUTOINST*/
					   // Outputs
					   .reg_rd_resv_pkt_cnt_lp_pf(reg_rd_send_pkt_cnt_lp_pf[31:0]), // Templated
					   .reg_rd_resv_pkt_cnt_lp_ph(reg_rd_send_pkt_cnt_lp_ph[31:0]), // Templated
					   .reg_rd_resv_pkt_cnt_sp_le(reg_rd_send_pkt_cnt_sp_le[31:0]), // Templated
					   .reg_rd_resv_pkt_cnt_sp_ls(reg_rd_send_pkt_cnt_sp_ls[31:0]), // Templated
					   .reg_rd_resv_pkt_cnt_sp_fe(reg_rd_send_pkt_cnt_sp_fe[31:0]), // Templated
					   .reg_rd_resv_pkt_cnt_sp_fs(reg_rd_send_pkt_cnt_sp_fs[31:0]), // Templated
					   // Inputs
					   .clk			(aggre_clk),	 // Templated
					   .rst_n		(aggre_clk_rst_n), // Templated
					   .header_en		(csi2device_idi_header_en), // Templated
					   .data_type		(csi2device_idi_data_type[5:0]), // Templated
					   .reg_resv_pkt_match_lp_dt(reg_send_pkt_match_lp_dt[5:0]), // Templated
					   .reg_resv_pkt_match_lp_dt_en(reg_send_pkt_match_lp_dt_en), // Templated
					   .reg_clear_resv_pkt_cnt_lp_pf(reg_clear_send_pkt_cnt_lp_pf), // Templated
					   .reg_clear_resv_pkt_cnt_lp_ph(reg_clear_send_pkt_cnt_lp_ph), // Templated
					   .reg_clear_resv_pkt_cnt_sp_le(reg_clear_send_pkt_cnt_sp_le), // Templated
					   .reg_clear_resv_pkt_cnt_sp_ls(reg_clear_send_pkt_cnt_sp_ls), // Templated
					   .reg_clear_resv_pkt_cnt_sp_fe(reg_clear_send_pkt_cnt_sp_fe), // Templated
					   .reg_clear_resv_pkt_cnt_sp_fs(reg_clear_send_pkt_cnt_sp_fs)); // Templated

endmodule

---_FILE_END_---
---_PATH_START_---as6d_app_lcrc_check.v---_PATH_END_---
`include "as6d_app_all_includes.vh"
module as6d_app_lcrc_check(/*AUTOARG*/
   // Outputs
   out_data_vld, out_data, out_crc_err,
   // Inputs
   clk, rst_n, in_data_vld, in_data, in_crc_vld, in_crc
   );
    //inputs
    input               								clk;
    input               								rst_n;
    input                                               in_data_vld;
    input      [139:0]                                  in_data;
    input              								    in_crc_vld;
    input      [31:0]									in_crc;

    //outputs
    output                                              out_data_vld;
    output     [139:0]                                  out_data;
    output                                              out_crc_err;

    //signal definition
    localparam              PACKET_HEADER = 4'b0001;
    localparam              PACKET_DATA   = 2'b10;
    localparam              PACKET_FOOTER = 2'b10;
    wire        [31:0]      crc_32_out;
    reg         [31:0]      crc_32_reg;
    wire                    sob_in;
    wire                    eob_in;
    reg         [139:0]     data_in_d1;
    reg         [139:0]     data_in_d2;
    reg         [31:0]      crc_in_d1;
    reg         [31:0]      crc_in_d2;
    reg                     data_vld_in_d1;
    reg                     data_vld_in_d2;
    reg                     crc_vld_in_d1;
    reg                     crc_vld_in_d2;
    reg                     sob_in_d1;
    reg                     eob_in_d1;
    reg         [31:0]      di;
    reg         [31:0]      crc;
    reg         [139:0]     out_data;
    reg                     out_data_vld;
    reg                     out_crc_err;
    reg         [3:0]       data_in_d1_lock_high_4bit;

    //logic body
    assign sob_in  =   in_data_vld & (in_data[135:132] == PACKET_HEADER);
    assign eob_in  =   in_data_vld & (in_data[133:132] == PACKET_FOOTER);

    always@(posedge clk or negedge rst_n)begin
        if(!rst_n)begin
            data_in_d1 <= 140'd0;
            data_in_d2 <= 140'd0;
            crc_in_d1  <= 32'd0;
            crc_in_d2  <= 32'd0;
        end
        else begin
            data_in_d1 <= in_data;
            data_in_d2 <= data_in_d1;
            crc_in_d1  <= in_crc;
            crc_in_d2  <= crc_in_d1;
        end
    end

    always@(posedge clk or negedge rst_n)begin
        if(!rst_n)begin
            data_vld_in_d1 <= 1'd0;
            data_vld_in_d2 <= 1'd0;
            crc_vld_in_d1  <= 1'd0;
            crc_vld_in_d2  <= 1'd0;
            sob_in_d1      <= 1'd0;
            eob_in_d1      <= 1'd0;
        end
        else begin
            data_vld_in_d1 <= in_data_vld;
            data_vld_in_d2 <= data_vld_in_d1;
            crc_vld_in_d1  <= in_crc_vld;
            crc_vld_in_d2  <= crc_vld_in_d1;
            sob_in_d1      <= sob_in;
            eob_in_d1      <= eob_in;
        end
    end

    always @(posedge clk or negedge rst_n)begin
        if(!rst_n)begin
            di <= 32'b0;
        end
        else if(in_data_vld)begin
            di <= next_din_140(in_data);
        end
    end
    
    always@(posedge clk or negedge rst_n)begin
        if(!rst_n)
            crc <= 32'd0;
        else if(data_vld_in_d1)begin
            if(sob_in_d1)begin
                crc <= next_crc_140(di,32'd0);
            end
            else begin
                crc <= next_crc_140(di,crc);
            end
        end
    end

    always@(posedge clk or negedge rst_n)begin
        if(!rst_n)
            data_in_d1_lock_high_4bit <= 4'd0;
        else if(data_vld_in_d1)begin
            if(eob_in_d1)begin
                data_in_d1_lock_high_4bit <= data_in_d1[139:136];
            end
        end
    end

    always@(posedge clk or negedge rst_n)begin
        if(!rst_n)begin
            out_data     <= 140'd0;
            out_data_vld <= 1'd0;
        end
        else if(data_vld_in_d2)begin
            out_data     <= data_in_d2;
            out_data_vld <= 1'd1;
        end
        else if(crc_vld_in_d2)begin
            out_data     <= {data_in_d1_lock_high_4bit,4'd0,crc,100'd0};
            out_data_vld <= 1'd1;
        end
        else begin
            out_data_vld <= 1'd0;
        end
    end

    always@(posedge clk or negedge rst_n)begin
        if(!rst_n)begin
            out_crc_err <= 1'b0;
        end
        else if(crc_vld_in_d2)begin
            out_crc_err <= |(crc_in_d2 ^ crc);
        end
        else begin
            out_crc_err <= 1'b0;
        end
    end

    function automatic [31:0] next_din_140;
        input [139:0]  d;
        reg [31:0]  next_d;
        begin
            next_d[31] = d[ 5] ^d[ 8] ^d[ 9] ^d[11] ^d[15] ^d[23] ^d[24] ^d[25] ^d[27] ^d[28] ^d[29] ^d[30] ^d[31] ^d[33] ^d[36] ^d[43] ^d[44] ^d[46] ^d[47] ^d[49] ^d[52] ^d[53] ^d[54] ^d[57] ^d[59] ^d[60] ^d[62] ^d[64] ^d[65] ^d[66] ^d[67] ^d[71] ^d[72] ^d[78] ^d[80] ^d[81] ^d[82] ^d[83] ^d[84] ^d[86] ^d[93] ^d[94] ^d[95] ^d[96] ^d[97] ^d[98] ^d[100] ^d[102] ^d[103] ^d[105] ^d[109] ^d[110] ^d[112] ^d[113] ^d[115] ^d[116] ^d[117] ^d[118] ^d[122] ^d[124] ^d[125] ^d[126] ^d[127] ^d[131] ^d[133] ^d[134] ^d[135] ^d[136] ;
            next_d[30] = d[ 4] ^d[ 7] ^d[ 8] ^d[10] ^d[14] ^d[22] ^d[23] ^d[24] ^d[26] ^d[27] ^d[28] ^d[29] ^d[30] ^d[32] ^d[35] ^d[42] ^d[43] ^d[45] ^d[46] ^d[48] ^d[51] ^d[52] ^d[53] ^d[56] ^d[58] ^d[59] ^d[61] ^d[63] ^d[64] ^d[65] ^d[66] ^d[70] ^d[71] ^d[77] ^d[79] ^d[80] ^d[81] ^d[82] ^d[83] ^d[85] ^d[92] ^d[93] ^d[94] ^d[95] ^d[96] ^d[97] ^d[99] ^d[101] ^d[102] ^d[104] ^d[108] ^d[109] ^d[111] ^d[112] ^d[114] ^d[115] ^d[116] ^d[117] ^d[121] ^d[123] ^d[124] ^d[125] ^d[126] ^d[130] ^d[132] ^d[133] ^d[134] ^d[135] ;
            next_d[29] = d[ 3] ^d[ 6] ^d[ 7] ^d[ 9] ^d[13] ^d[21] ^d[22] ^d[23] ^d[25] ^d[26] ^d[27] ^d[28] ^d[29] ^d[31] ^d[34] ^d[41] ^d[42] ^d[44] ^d[45] ^d[47] ^d[50] ^d[51] ^d[52] ^d[55] ^d[57] ^d[58] ^d[60] ^d[62] ^d[63] ^d[64] ^d[65] ^d[69] ^d[70] ^d[76] ^d[78] ^d[79] ^d[80] ^d[81] ^d[82] ^d[84] ^d[91] ^d[92] ^d[93] ^d[94] ^d[95] ^d[96] ^d[98] ^d[100] ^d[101] ^d[103] ^d[107] ^d[108] ^d[110] ^d[111] ^d[113] ^d[114] ^d[115] ^d[116] ^d[120] ^d[122] ^d[123] ^d[124] ^d[125] ^d[129] ^d[131] ^d[132] ^d[133] ^d[134] ;
            next_d[28] = d[ 2] ^d[ 5] ^d[ 6] ^d[ 8] ^d[12] ^d[20] ^d[21] ^d[22] ^d[24] ^d[25] ^d[26] ^d[27] ^d[28] ^d[30] ^d[33] ^d[40] ^d[41] ^d[43] ^d[44] ^d[46] ^d[49] ^d[50] ^d[51] ^d[54] ^d[56] ^d[57] ^d[59] ^d[61] ^d[62] ^d[63] ^d[64] ^d[68] ^d[69] ^d[75] ^d[77] ^d[78] ^d[79] ^d[80] ^d[81] ^d[83] ^d[90] ^d[91] ^d[92] ^d[93] ^d[94] ^d[95] ^d[97] ^d[99] ^d[100] ^d[102] ^d[106] ^d[107] ^d[109] ^d[110] ^d[112] ^d[113] ^d[114] ^d[115] ^d[119] ^d[121] ^d[122] ^d[123] ^d[124] ^d[128] ^d[130] ^d[131] ^d[132] ^d[133] ^d[139] ;
            next_d[27] = d[ 1] ^d[ 4] ^d[ 5] ^d[ 7] ^d[11] ^d[19] ^d[20] ^d[21] ^d[23] ^d[24] ^d[25] ^d[26] ^d[27] ^d[29] ^d[32] ^d[39] ^d[40] ^d[42] ^d[43] ^d[45] ^d[48] ^d[49] ^d[50] ^d[53] ^d[55] ^d[56] ^d[58] ^d[60] ^d[61] ^d[62] ^d[63] ^d[67] ^d[68] ^d[74] ^d[76] ^d[77] ^d[78] ^d[79] ^d[80] ^d[82] ^d[89] ^d[90] ^d[91] ^d[92] ^d[93] ^d[94] ^d[96] ^d[98] ^d[99] ^d[101] ^d[105] ^d[106] ^d[108] ^d[109] ^d[111] ^d[112] ^d[113] ^d[114] ^d[118] ^d[120] ^d[121] ^d[122] ^d[123] ^d[127] ^d[129] ^d[130] ^d[131] ^d[132] ^d[138] ^d[139] ;
            next_d[26] = d[ 0] ^d[ 3] ^d[ 4] ^d[ 6] ^d[10] ^d[18] ^d[19] ^d[20] ^d[22] ^d[23] ^d[24] ^d[25] ^d[26] ^d[28] ^d[31] ^d[38] ^d[39] ^d[41] ^d[42] ^d[44] ^d[47] ^d[48] ^d[49] ^d[52] ^d[54] ^d[55] ^d[57] ^d[59] ^d[60] ^d[61] ^d[62] ^d[66] ^d[67] ^d[73] ^d[75] ^d[76] ^d[77] ^d[78] ^d[79] ^d[81] ^d[88] ^d[89] ^d[90] ^d[91] ^d[92] ^d[93] ^d[95] ^d[97] ^d[98] ^d[100] ^d[104] ^d[105] ^d[107] ^d[108] ^d[110] ^d[111] ^d[112] ^d[113] ^d[117] ^d[119] ^d[120] ^d[121] ^d[122] ^d[126] ^d[128] ^d[129] ^d[130] ^d[131] ^d[137] ^d[138] ;
            next_d[25] = d[ 2] ^d[ 3] ^d[ 8] ^d[11] ^d[15] ^d[17] ^d[18] ^d[19] ^d[21] ^d[22] ^d[28] ^d[29] ^d[31] ^d[33] ^d[36] ^d[37] ^d[38] ^d[40] ^d[41] ^d[44] ^d[48] ^d[49] ^d[51] ^d[52] ^d[56] ^d[57] ^d[58] ^d[61] ^d[62] ^d[64] ^d[67] ^d[71] ^d[74] ^d[75] ^d[76] ^d[77] ^d[81] ^d[82] ^d[83] ^d[84] ^d[86] ^d[87] ^d[88] ^d[89] ^d[90] ^d[91] ^d[92] ^d[93] ^d[95] ^d[98] ^d[99] ^d[100] ^d[102] ^d[104] ^d[105] ^d[106] ^d[107] ^d[111] ^d[113] ^d[115] ^d[117] ^d[119] ^d[120] ^d[121] ^d[122] ^d[124] ^d[126] ^d[128] ^d[129] ^d[130] ^d[131] ^d[133] ^d[134] ^d[135] ^d[137] ;
            next_d[24] = d[ 1] ^d[ 2] ^d[ 7] ^d[10] ^d[14] ^d[16] ^d[17] ^d[18] ^d[20] ^d[21] ^d[27] ^d[28] ^d[30] ^d[32] ^d[35] ^d[36] ^d[37] ^d[39] ^d[40] ^d[43] ^d[47] ^d[48] ^d[50] ^d[51] ^d[55] ^d[56] ^d[57] ^d[60] ^d[61] ^d[63] ^d[66] ^d[70] ^d[73] ^d[74] ^d[75] ^d[76] ^d[80] ^d[81] ^d[82] ^d[83] ^d[85] ^d[86] ^d[87] ^d[88] ^d[89] ^d[90] ^d[91] ^d[92] ^d[94] ^d[97] ^d[98] ^d[99] ^d[101] ^d[103] ^d[104] ^d[105] ^d[106] ^d[110] ^d[112] ^d[114] ^d[116] ^d[118] ^d[119] ^d[120] ^d[121] ^d[123] ^d[125] ^d[127] ^d[128] ^d[129] ^d[130] ^d[132] ^d[133] ^d[134] ^d[136] ;
            next_d[23] = d[ 0] ^d[ 1] ^d[ 6] ^d[ 9] ^d[13] ^d[15] ^d[16] ^d[17] ^d[19] ^d[20] ^d[26] ^d[27] ^d[29] ^d[31] ^d[34] ^d[35] ^d[36] ^d[38] ^d[39] ^d[42] ^d[46] ^d[47] ^d[49] ^d[50] ^d[54] ^d[55] ^d[56] ^d[59] ^d[60] ^d[62] ^d[65] ^d[69] ^d[72] ^d[73] ^d[74] ^d[75] ^d[79] ^d[80] ^d[81] ^d[82] ^d[84] ^d[85] ^d[86] ^d[87] ^d[88] ^d[89] ^d[90] ^d[91] ^d[93] ^d[96] ^d[97] ^d[98] ^d[100] ^d[102] ^d[103] ^d[104] ^d[105] ^d[109] ^d[111] ^d[113] ^d[115] ^d[117] ^d[118] ^d[119] ^d[120] ^d[122] ^d[124] ^d[126] ^d[127] ^d[128] ^d[129] ^d[131] ^d[132] ^d[133] ^d[135] ;
            next_d[22] = d[ 0] ^d[ 9] ^d[11] ^d[12] ^d[14] ^d[16] ^d[18] ^d[19] ^d[23] ^d[24] ^d[26] ^d[27] ^d[29] ^d[31] ^d[34] ^d[35] ^d[36] ^d[37] ^d[38] ^d[41] ^d[43] ^d[44] ^d[45] ^d[47] ^d[48] ^d[52] ^d[55] ^d[57] ^d[58] ^d[60] ^d[61] ^d[62] ^d[65] ^d[66] ^d[67] ^d[68] ^d[73] ^d[74] ^d[79] ^d[82] ^d[85] ^d[87] ^d[88] ^d[89] ^d[90] ^d[92] ^d[93] ^d[94] ^d[98] ^d[99] ^d[100] ^d[101] ^d[104] ^d[105] ^d[108] ^d[109] ^d[113] ^d[114] ^d[115] ^d[119] ^d[121] ^d[122] ^d[123] ^d[124] ^d[128] ^d[130] ^d[132] ^d[133] ^d[135] ^d[136] ;
            next_d[21] = d[ 5] ^d[ 9] ^d[10] ^d[13] ^d[17] ^d[18] ^d[22] ^d[24] ^d[26] ^d[27] ^d[29] ^d[31] ^d[34] ^d[35] ^d[37] ^d[40] ^d[42] ^d[49] ^d[51] ^d[52] ^d[53] ^d[56] ^d[61] ^d[62] ^d[71] ^d[73] ^d[80] ^d[82] ^d[83] ^d[87] ^d[88] ^d[89] ^d[91] ^d[92] ^d[94] ^d[95] ^d[96] ^d[99] ^d[102] ^d[104] ^d[105] ^d[107] ^d[108] ^d[109] ^d[110] ^d[114] ^d[115] ^d[116] ^d[117] ^d[120] ^d[121] ^d[123] ^d[124] ^d[125] ^d[126] ^d[129] ^d[132] ^d[133] ^d[136] ^d[139] ;
            next_d[20] = d[ 4] ^d[ 8] ^d[ 9] ^d[12] ^d[16] ^d[17] ^d[21] ^d[23] ^d[25] ^d[26] ^d[28] ^d[30] ^d[33] ^d[34] ^d[36] ^d[39] ^d[41] ^d[48] ^d[50] ^d[51] ^d[52] ^d[55] ^d[60] ^d[61] ^d[70] ^d[72] ^d[79] ^d[81] ^d[82] ^d[86] ^d[87] ^d[88] ^d[90] ^d[91] ^d[93] ^d[94] ^d[95] ^d[98] ^d[101] ^d[103] ^d[104] ^d[106] ^d[107] ^d[108] ^d[109] ^d[113] ^d[114] ^d[115] ^d[116] ^d[119] ^d[120] ^d[122] ^d[123] ^d[124] ^d[125] ^d[128] ^d[131] ^d[132] ^d[135] ^d[138] ^d[139] ;
            next_d[19] = d[ 3] ^d[ 7] ^d[ 8] ^d[11] ^d[15] ^d[16] ^d[20] ^d[22] ^d[24] ^d[25] ^d[27] ^d[29] ^d[32] ^d[33] ^d[35] ^d[38] ^d[40] ^d[47] ^d[49] ^d[50] ^d[51] ^d[54] ^d[59] ^d[60] ^d[69] ^d[71] ^d[78] ^d[80] ^d[81] ^d[85] ^d[86] ^d[87] ^d[89] ^d[90] ^d[92] ^d[93] ^d[94] ^d[97] ^d[100] ^d[102] ^d[103] ^d[105] ^d[106] ^d[107] ^d[108] ^d[112] ^d[113] ^d[114] ^d[115] ^d[118] ^d[119] ^d[121] ^d[122] ^d[123] ^d[124] ^d[127] ^d[130] ^d[131] ^d[134] ^d[137] ^d[138] ^d[139] ;
            next_d[18] = d[ 2] ^d[ 6] ^d[ 7] ^d[10] ^d[14] ^d[15] ^d[19] ^d[21] ^d[23] ^d[24] ^d[26] ^d[28] ^d[31] ^d[32] ^d[34] ^d[37] ^d[39] ^d[46] ^d[48] ^d[49] ^d[50] ^d[53] ^d[58] ^d[59] ^d[68] ^d[70] ^d[77] ^d[79] ^d[80] ^d[84] ^d[85] ^d[86] ^d[88] ^d[89] ^d[91] ^d[92] ^d[93] ^d[96] ^d[99] ^d[101] ^d[102] ^d[104] ^d[105] ^d[106] ^d[107] ^d[111] ^d[112] ^d[113] ^d[114] ^d[117] ^d[118] ^d[120] ^d[121] ^d[122] ^d[123] ^d[126] ^d[129] ^d[130] ^d[133] ^d[136] ^d[137] ^d[138] ;
            next_d[17] = d[ 1] ^d[ 5] ^d[ 6] ^d[ 9] ^d[13] ^d[14] ^d[18] ^d[20] ^d[22] ^d[23] ^d[25] ^d[27] ^d[30] ^d[31] ^d[33] ^d[36] ^d[38] ^d[45] ^d[47] ^d[48] ^d[49] ^d[52] ^d[57] ^d[58] ^d[67] ^d[69] ^d[76] ^d[78] ^d[79] ^d[83] ^d[84] ^d[85] ^d[87] ^d[88] ^d[90] ^d[91] ^d[92] ^d[95] ^d[98] ^d[100] ^d[101] ^d[103] ^d[104] ^d[105] ^d[106] ^d[110] ^d[111] ^d[112] ^d[113] ^d[116] ^d[117] ^d[119] ^d[120] ^d[121] ^d[122] ^d[125] ^d[128] ^d[129] ^d[132] ^d[135] ^d[136] ^d[137] ^d[139] ;
            next_d[16] = d[ 0] ^d[ 4] ^d[ 5] ^d[ 8] ^d[12] ^d[13] ^d[17] ^d[19] ^d[21] ^d[22] ^d[24] ^d[26] ^d[29] ^d[30] ^d[32] ^d[35] ^d[37] ^d[44] ^d[46] ^d[47] ^d[48] ^d[51] ^d[56] ^d[57] ^d[66] ^d[68] ^d[75] ^d[77] ^d[78] ^d[82] ^d[83] ^d[84] ^d[86] ^d[87] ^d[89] ^d[90] ^d[91] ^d[94] ^d[97] ^d[99] ^d[100] ^d[102] ^d[103] ^d[104] ^d[105] ^d[109] ^d[110] ^d[111] ^d[112] ^d[115] ^d[116] ^d[118] ^d[119] ^d[120] ^d[121] ^d[124] ^d[127] ^d[128] ^d[131] ^d[134] ^d[135] ^d[136] ^d[138] ;
            next_d[15] = d[ 3] ^d[ 4] ^d[ 5] ^d[ 7] ^d[ 8] ^d[ 9] ^d[12] ^d[15] ^d[16] ^d[18] ^d[20] ^d[21] ^d[24] ^d[27] ^d[30] ^d[33] ^d[34] ^d[44] ^d[45] ^d[49] ^d[50] ^d[52] ^d[53] ^d[54] ^d[55] ^d[56] ^d[57] ^d[59] ^d[60] ^d[62] ^d[64] ^d[66] ^d[71] ^d[72] ^d[74] ^d[76] ^d[77] ^d[78] ^d[80] ^d[84] ^d[85] ^d[88] ^d[89] ^d[90] ^d[94] ^d[95] ^d[97] ^d[99] ^d[100] ^d[101] ^d[104] ^d[105] ^d[108] ^d[111] ^d[112] ^d[113] ^d[114] ^d[116] ^d[119] ^d[120] ^d[122] ^d[123] ^d[124] ^d[125] ^d[130] ^d[131] ^d[136] ^d[137] ^d[139] ;
            next_d[14] = d[ 2] ^d[ 3] ^d[ 4] ^d[ 6] ^d[ 7] ^d[ 8] ^d[11] ^d[14] ^d[15] ^d[17] ^d[19] ^d[20] ^d[23] ^d[26] ^d[29] ^d[32] ^d[33] ^d[43] ^d[44] ^d[48] ^d[49] ^d[51] ^d[52] ^d[53] ^d[54] ^d[55] ^d[56] ^d[58] ^d[59] ^d[61] ^d[63] ^d[65] ^d[70] ^d[71] ^d[73] ^d[75] ^d[76] ^d[77] ^d[79] ^d[83] ^d[84] ^d[87] ^d[88] ^d[89] ^d[93] ^d[94] ^d[96] ^d[98] ^d[99] ^d[100] ^d[103] ^d[104] ^d[107] ^d[110] ^d[111] ^d[112] ^d[113] ^d[115] ^d[118] ^d[119] ^d[121] ^d[122] ^d[123] ^d[124] ^d[129] ^d[130] ^d[135] ^d[136] ^d[138] ^d[139] ;
            next_d[13] = d[ 1] ^d[ 2] ^d[ 3] ^d[ 5] ^d[ 6] ^d[ 7] ^d[10] ^d[13] ^d[14] ^d[16] ^d[18] ^d[19] ^d[22] ^d[25] ^d[28] ^d[31] ^d[32] ^d[42] ^d[43] ^d[47] ^d[48] ^d[50] ^d[51] ^d[52] ^d[53] ^d[54] ^d[55] ^d[57] ^d[58] ^d[60] ^d[62] ^d[64] ^d[69] ^d[70] ^d[72] ^d[74] ^d[75] ^d[76] ^d[78] ^d[82] ^d[83] ^d[86] ^d[87] ^d[88] ^d[92] ^d[93] ^d[95] ^d[97] ^d[98] ^d[99] ^d[102] ^d[103] ^d[106] ^d[109] ^d[110] ^d[111] ^d[112] ^d[114] ^d[117] ^d[118] ^d[120] ^d[121] ^d[122] ^d[123] ^d[128] ^d[129] ^d[134] ^d[135] ^d[137] ^d[138] ;
            next_d[12] = d[ 0] ^d[ 1] ^d[ 2] ^d[ 4] ^d[ 5] ^d[ 6] ^d[ 9] ^d[12] ^d[13] ^d[15] ^d[17] ^d[18] ^d[21] ^d[24] ^d[27] ^d[30] ^d[31] ^d[41] ^d[42] ^d[46] ^d[47] ^d[49] ^d[50] ^d[51] ^d[52] ^d[53] ^d[54] ^d[56] ^d[57] ^d[59] ^d[61] ^d[63] ^d[68] ^d[69] ^d[71] ^d[73] ^d[74] ^d[75] ^d[77] ^d[81] ^d[82] ^d[85] ^d[86] ^d[87] ^d[91] ^d[92] ^d[94] ^d[96] ^d[97] ^d[98] ^d[101] ^d[102] ^d[105] ^d[108] ^d[109] ^d[110] ^d[111] ^d[113] ^d[116] ^d[117] ^d[119] ^d[120] ^d[121] ^d[122] ^d[127] ^d[128] ^d[133] ^d[134] ^d[136] ^d[137] ;
            next_d[11] = d[ 0] ^d[ 1] ^d[ 3] ^d[ 4] ^d[ 9] ^d[12] ^d[14] ^d[15] ^d[16] ^d[17] ^d[20] ^d[24] ^d[25] ^d[26] ^d[27] ^d[28] ^d[31] ^d[33] ^d[36] ^d[40] ^d[41] ^d[43] ^d[44] ^d[45] ^d[47] ^d[48] ^d[50] ^d[51] ^d[54] ^d[55] ^d[56] ^d[57] ^d[58] ^d[59] ^d[64] ^d[65] ^d[66] ^d[68] ^d[70] ^d[71] ^d[73] ^d[74] ^d[76] ^d[78] ^d[82] ^d[83] ^d[85] ^d[90] ^d[91] ^d[94] ^d[98] ^d[101] ^d[102] ^d[103] ^d[104] ^d[105] ^d[107] ^d[108] ^d[113] ^d[117] ^d[119] ^d[120] ^d[121] ^d[122] ^d[124] ^d[125] ^d[131] ^d[132] ^d[134] ;
            next_d[10] = d[ 0] ^d[ 2] ^d[ 3] ^d[ 5] ^d[ 9] ^d[13] ^d[14] ^d[16] ^d[19] ^d[26] ^d[28] ^d[29] ^d[31] ^d[32] ^d[33] ^d[35] ^d[36] ^d[39] ^d[40] ^d[42] ^d[50] ^d[52] ^d[55] ^d[56] ^d[58] ^d[59] ^d[60] ^d[62] ^d[63] ^d[66] ^d[69] ^d[70] ^d[71] ^d[73] ^d[75] ^d[77] ^d[78] ^d[80] ^d[83] ^d[86] ^d[89] ^d[90] ^d[94] ^d[95] ^d[96] ^d[98] ^d[101] ^d[104] ^d[105] ^d[106] ^d[107] ^d[109] ^d[110] ^d[113] ^d[115] ^d[117] ^d[119] ^d[120] ^d[121] ^d[122] ^d[123] ^d[125] ^d[126] ^d[127] ^d[130] ^d[134] ^d[135] ^d[136] ^d[139] ;
            next_d[ 9] = d[ 1] ^d[ 2] ^d[ 4] ^d[ 5] ^d[ 9] ^d[11] ^d[12] ^d[13] ^d[18] ^d[23] ^d[24] ^d[29] ^d[32] ^d[33] ^d[34] ^d[35] ^d[36] ^d[38] ^d[39] ^d[41] ^d[43] ^d[44] ^d[46] ^d[47] ^d[51] ^d[52] ^d[53] ^d[55] ^d[58] ^d[60] ^d[61] ^d[64] ^d[66] ^d[67] ^d[68] ^d[69] ^d[70] ^d[71] ^d[74] ^d[76] ^d[77] ^d[78] ^d[79] ^d[80] ^d[81] ^d[83] ^d[84] ^d[85] ^d[86] ^d[88] ^d[89] ^d[96] ^d[98] ^d[102] ^d[104] ^d[106] ^d[108] ^d[110] ^d[113] ^d[114] ^d[115] ^d[117] ^d[119] ^d[120] ^d[121] ^d[127] ^d[129] ^d[131] ^d[136] ^d[138] ;
            next_d[ 8] = d[ 0] ^d[ 1] ^d[ 3] ^d[ 4] ^d[ 8] ^d[10] ^d[11] ^d[12] ^d[17] ^d[22] ^d[23] ^d[28] ^d[31] ^d[32] ^d[33] ^d[34] ^d[35] ^d[37] ^d[38] ^d[40] ^d[42] ^d[43] ^d[45] ^d[46] ^d[50] ^d[51] ^d[52] ^d[54] ^d[57] ^d[59] ^d[60] ^d[63] ^d[65] ^d[66] ^d[67] ^d[68] ^d[69] ^d[70] ^d[73] ^d[75] ^d[76] ^d[77] ^d[78] ^d[79] ^d[80] ^d[82] ^d[83] ^d[84] ^d[85] ^d[87] ^d[88] ^d[95] ^d[97] ^d[101] ^d[103] ^d[105] ^d[107] ^d[109] ^d[112] ^d[113] ^d[114] ^d[116] ^d[118] ^d[119] ^d[120] ^d[126] ^d[128] ^d[130] ^d[135] ^d[137] ^d[139] ;
            next_d[ 7] = d[ 0] ^d[ 2] ^d[ 3] ^d[ 5] ^d[ 7] ^d[ 8] ^d[10] ^d[15] ^d[16] ^d[21] ^d[22] ^d[23] ^d[24] ^d[25] ^d[28] ^d[29] ^d[32] ^d[34] ^d[37] ^d[39] ^d[41] ^d[42] ^d[43] ^d[45] ^d[46] ^d[47] ^d[50] ^d[51] ^d[52] ^d[54] ^d[56] ^d[57] ^d[58] ^d[60] ^d[68] ^d[69] ^d[71] ^d[74] ^d[75] ^d[76] ^d[77] ^d[79] ^d[80] ^d[87] ^d[93] ^d[95] ^d[97] ^d[98] ^d[103] ^d[104] ^d[105] ^d[106] ^d[108] ^d[109] ^d[110] ^d[111] ^d[116] ^d[119] ^d[122] ^d[124] ^d[126] ^d[129] ^d[131] ^d[133] ^d[135] ^d[138] ;
            next_d[ 6] = d[ 1] ^d[ 2] ^d[ 4] ^d[ 5] ^d[ 6] ^d[ 7] ^d[ 8] ^d[11] ^d[14] ^d[20] ^d[21] ^d[22] ^d[25] ^d[29] ^d[30] ^d[38] ^d[40] ^d[41] ^d[42] ^d[43] ^d[45] ^d[47] ^d[50] ^d[51] ^d[52] ^d[54] ^d[55] ^d[56] ^d[60] ^d[62] ^d[64] ^d[65] ^d[66] ^d[68] ^d[70] ^d[71] ^d[72] ^d[73] ^d[74] ^d[75] ^d[76] ^d[79] ^d[80] ^d[81] ^d[82] ^d[83] ^d[84] ^d[92] ^d[93] ^d[95] ^d[98] ^d[100] ^d[104] ^d[107] ^d[108] ^d[112] ^d[113] ^d[116] ^d[117] ^d[121] ^d[122] ^d[123] ^d[124] ^d[126] ^d[127] ^d[128] ^d[130] ^d[131] ^d[132] ^d[133] ^d[135] ^d[136] ^d[137] ^d[139] ;
            next_d[ 5] = d[ 0] ^d[ 1] ^d[ 3] ^d[ 4] ^d[ 5] ^d[ 6] ^d[ 7] ^d[10] ^d[13] ^d[19] ^d[20] ^d[21] ^d[24] ^d[28] ^d[29] ^d[37] ^d[39] ^d[40] ^d[41] ^d[42] ^d[44] ^d[46] ^d[49] ^d[50] ^d[51] ^d[53] ^d[54] ^d[55] ^d[59] ^d[61] ^d[63] ^d[64] ^d[65] ^d[67] ^d[69] ^d[70] ^d[71] ^d[72] ^d[73] ^d[74] ^d[75] ^d[78] ^d[79] ^d[80] ^d[81] ^d[82] ^d[83] ^d[91] ^d[92] ^d[94] ^d[97] ^d[99] ^d[103] ^d[106] ^d[107] ^d[111] ^d[112] ^d[115] ^d[116] ^d[120] ^d[121] ^d[122] ^d[123] ^d[125] ^d[126] ^d[127] ^d[129] ^d[130] ^d[131] ^d[132] ^d[134] ^d[135] ^d[136] ^d[138] ^d[139] ;
            next_d[ 4] = d[ 0] ^d[ 2] ^d[ 3] ^d[ 4] ^d[ 6] ^d[ 8] ^d[11] ^d[12] ^d[15] ^d[18] ^d[19] ^d[20] ^d[24] ^d[25] ^d[29] ^d[30] ^d[31] ^d[33] ^d[38] ^d[39] ^d[40] ^d[41] ^d[44] ^d[45] ^d[46] ^d[47] ^d[48] ^d[50] ^d[57] ^d[58] ^d[59] ^d[63] ^d[65] ^d[67] ^d[68] ^d[69] ^d[70] ^d[73] ^d[74] ^d[77] ^d[79] ^d[83] ^d[84] ^d[86] ^d[90] ^d[91] ^d[94] ^d[95] ^d[97] ^d[100] ^d[103] ^d[106] ^d[109] ^d[111] ^d[112] ^d[113] ^d[114] ^d[116] ^d[117] ^d[118] ^d[119] ^d[120] ^d[121] ^d[127] ^d[128] ^d[129] ^d[130] ^d[136] ^d[137] ^d[138] ^d[139] ;
            next_d[ 3] = d[ 1] ^d[ 2] ^d[ 3] ^d[ 7] ^d[ 8] ^d[ 9] ^d[10] ^d[14] ^d[15] ^d[17] ^d[18] ^d[19] ^d[25] ^d[27] ^d[31] ^d[32] ^d[33] ^d[36] ^d[37] ^d[38] ^d[39] ^d[40] ^d[45] ^d[52] ^d[53] ^d[54] ^d[56] ^d[58] ^d[59] ^d[60] ^d[65] ^d[68] ^d[69] ^d[71] ^d[73] ^d[76] ^d[80] ^d[81] ^d[84] ^d[85] ^d[86] ^d[89] ^d[90] ^d[95] ^d[97] ^d[98] ^d[99] ^d[100] ^d[103] ^d[108] ^d[109] ^d[111] ^d[119] ^d[120] ^d[122] ^d[124] ^d[125] ^d[128] ^d[129] ^d[131] ^d[133] ^d[134] ^d[137] ^d[138] ;
            next_d[ 2] = d[ 0] ^d[ 1] ^d[ 2] ^d[ 6] ^d[ 7] ^d[ 8] ^d[ 9] ^d[13] ^d[14] ^d[16] ^d[17] ^d[18] ^d[24] ^d[26] ^d[30] ^d[31] ^d[32] ^d[35] ^d[36] ^d[37] ^d[38] ^d[39] ^d[44] ^d[51] ^d[52] ^d[53] ^d[55] ^d[57] ^d[58] ^d[59] ^d[64] ^d[67] ^d[68] ^d[70] ^d[72] ^d[75] ^d[79] ^d[80] ^d[83] ^d[84] ^d[85] ^d[88] ^d[89] ^d[94] ^d[96] ^d[97] ^d[98] ^d[99] ^d[102] ^d[107] ^d[108] ^d[110] ^d[118] ^d[119] ^d[121] ^d[123] ^d[124] ^d[127] ^d[128] ^d[130] ^d[132] ^d[133] ^d[136] ^d[137] ^d[139] ;
            next_d[ 1] = d[ 0] ^d[ 1] ^d[ 6] ^d[ 7] ^d[ 9] ^d[11] ^d[12] ^d[13] ^d[16] ^d[17] ^d[24] ^d[27] ^d[28] ^d[33] ^d[34] ^d[35] ^d[37] ^d[38] ^d[44] ^d[46] ^d[47] ^d[49] ^d[50] ^d[51] ^d[53] ^d[56] ^d[58] ^d[59] ^d[60] ^d[62] ^d[63] ^d[64] ^d[65] ^d[69] ^d[72] ^d[74] ^d[79] ^d[80] ^d[81] ^d[86] ^d[87] ^d[88] ^d[94] ^d[100] ^d[101] ^d[102] ^d[103] ^d[105] ^d[106] ^d[107] ^d[110] ^d[112] ^d[113] ^d[115] ^d[116] ^d[120] ^d[123] ^d[124] ^d[125] ^d[129] ^d[132] ^d[133] ^d[134] ^d[138] ;
            next_d[ 0] = d[ 0] ^d[ 6] ^d[ 9] ^d[10] ^d[12] ^d[16] ^d[24] ^d[25] ^d[26] ^d[28] ^d[29] ^d[30] ^d[31] ^d[32] ^d[34] ^d[37] ^d[44] ^d[45] ^d[47] ^d[48] ^d[50] ^d[53] ^d[54] ^d[55] ^d[58] ^d[60] ^d[61] ^d[63] ^d[65] ^d[66] ^d[67] ^d[68] ^d[72] ^d[73] ^d[79] ^d[81] ^d[82] ^d[83] ^d[84] ^d[85] ^d[87] ^d[94] ^d[95] ^d[96] ^d[97] ^d[98] ^d[99] ^d[101] ^d[103] ^d[104] ^d[106] ^d[110] ^d[111] ^d[113] ^d[114] ^d[116] ^d[117] ^d[118] ^d[119] ^d[123] ^d[125] ^d[126] ^d[127] ^d[128] ^d[132] ^d[134] ^d[135] ^d[136] ^d[137] ;
            next_din_140 = next_d;
        end
    endfunction

    function automatic [31:0] next_crc_140;
        input [31:0]  d;
        input [31:0]  c;
        reg [31:0]  next_c;
        begin
            next_c[31] = d[31] ^c[28] ^c[27] ^c[26] ^c[25] ^c[23] ^c[19] ^c[18] ^c[17] ^c[16] ^c[14] ^c[10] ^c[ 9] ^c[ 8] ^c[ 7] ^c[ 5] ^c[ 4] ^c[ 2] ^c[ 1] ;
            next_c[30] = d[30] ^c[27] ^c[26] ^c[25] ^c[24] ^c[22] ^c[18] ^c[17] ^c[16] ^c[15] ^c[13] ^c[ 9] ^c[ 8] ^c[ 7] ^c[ 6] ^c[ 4] ^c[ 3] ^c[ 1] ^c[ 0] ;
            next_c[29] = d[29] ^c[26] ^c[25] ^c[24] ^c[23] ^c[21] ^c[17] ^c[16] ^c[15] ^c[14] ^c[12] ^c[ 8] ^c[ 7] ^c[ 6] ^c[ 5] ^c[ 3] ^c[ 2] ^c[ 0] ;
            next_c[28] = d[28] ^c[31] ^c[25] ^c[24] ^c[23] ^c[22] ^c[20] ^c[16] ^c[15] ^c[14] ^c[13] ^c[11] ^c[ 7] ^c[ 6] ^c[ 5] ^c[ 4] ^c[ 2] ^c[ 1] ;
            next_c[27] = d[27] ^c[31] ^c[30] ^c[24] ^c[23] ^c[22] ^c[21] ^c[19] ^c[15] ^c[14] ^c[13] ^c[12] ^c[10] ^c[ 6] ^c[ 5] ^c[ 4] ^c[ 3] ^c[ 1] ^c[ 0] ;
            next_c[26] = d[26] ^c[30] ^c[29] ^c[23] ^c[22] ^c[21] ^c[20] ^c[18] ^c[14] ^c[13] ^c[12] ^c[11] ^c[ 9] ^c[ 5] ^c[ 4] ^c[ 3] ^c[ 2] ^c[ 0] ;
            next_c[25] = d[25] ^c[29] ^c[27] ^c[26] ^c[25] ^c[23] ^c[22] ^c[21] ^c[20] ^c[18] ^c[16] ^c[14] ^c[13] ^c[12] ^c[11] ^c[ 9] ^c[ 7] ^c[ 5] ^c[ 3] ;
            next_c[24] = d[24] ^c[28] ^c[26] ^c[25] ^c[24] ^c[22] ^c[21] ^c[20] ^c[19] ^c[17] ^c[15] ^c[13] ^c[12] ^c[11] ^c[10] ^c[ 8] ^c[ 6] ^c[ 4] ^c[ 2] ;
            next_c[23] = d[23] ^c[27] ^c[25] ^c[24] ^c[23] ^c[21] ^c[20] ^c[19] ^c[18] ^c[16] ^c[14] ^c[12] ^c[11] ^c[10] ^c[ 9] ^c[ 7] ^c[ 5] ^c[ 3] ^c[ 1] ;
            next_c[22] = d[22] ^c[28] ^c[27] ^c[25] ^c[24] ^c[22] ^c[20] ^c[16] ^c[15] ^c[14] ^c[13] ^c[11] ^c[ 7] ^c[ 6] ^c[ 5] ^c[ 1] ^c[ 0] ;
            next_c[21] = d[21] ^c[31] ^c[28] ^c[25] ^c[24] ^c[21] ^c[18] ^c[17] ^c[16] ^c[15] ^c[13] ^c[12] ^c[ 9] ^c[ 8] ^c[ 7] ^c[ 6] ^c[ 2] ^c[ 1] ^c[ 0] ;
            next_c[20] = d[20] ^c[31] ^c[30] ^c[27] ^c[24] ^c[23] ^c[20] ^c[17] ^c[16] ^c[15] ^c[14] ^c[12] ^c[11] ^c[ 8] ^c[ 7] ^c[ 6] ^c[ 5] ^c[ 1] ^c[ 0] ;
            next_c[19] = d[19] ^c[31] ^c[30] ^c[29] ^c[26] ^c[23] ^c[22] ^c[19] ^c[16] ^c[15] ^c[14] ^c[13] ^c[11] ^c[10] ^c[ 7] ^c[ 6] ^c[ 5] ^c[ 4] ^c[ 0] ;
            next_c[18] = d[18] ^c[30] ^c[29] ^c[28] ^c[25] ^c[22] ^c[21] ^c[18] ^c[15] ^c[14] ^c[13] ^c[12] ^c[10] ^c[ 9] ^c[ 6] ^c[ 5] ^c[ 4] ^c[ 3] ;
            next_c[17] = d[17] ^c[31] ^c[29] ^c[28] ^c[27] ^c[24] ^c[21] ^c[20] ^c[17] ^c[14] ^c[13] ^c[12] ^c[11] ^c[ 9] ^c[ 8] ^c[ 5] ^c[ 4] ^c[ 3] ^c[ 2] ;
            next_c[16] = d[16] ^c[30] ^c[28] ^c[27] ^c[26] ^c[23] ^c[20] ^c[19] ^c[16] ^c[13] ^c[12] ^c[11] ^c[10] ^c[ 8] ^c[ 7] ^c[ 4] ^c[ 3] ^c[ 2] ^c[ 1] ;
            next_c[15] = d[15] ^c[31] ^c[29] ^c[28] ^c[23] ^c[22] ^c[17] ^c[16] ^c[15] ^c[14] ^c[12] ^c[11] ^c[ 8] ^c[ 6] ^c[ 5] ^c[ 4] ^c[ 3] ^c[ 0] ;
            next_c[14] = d[14] ^c[31] ^c[30] ^c[28] ^c[27] ^c[22] ^c[21] ^c[16] ^c[15] ^c[14] ^c[13] ^c[11] ^c[10] ^c[ 7] ^c[ 5] ^c[ 4] ^c[ 3] ^c[ 2] ;
            next_c[13] = d[13] ^c[30] ^c[29] ^c[27] ^c[26] ^c[21] ^c[20] ^c[15] ^c[14] ^c[13] ^c[12] ^c[10] ^c[ 9] ^c[ 6] ^c[ 4] ^c[ 3] ^c[ 2] ^c[ 1] ;
            next_c[12] = d[12] ^c[29] ^c[28] ^c[26] ^c[25] ^c[20] ^c[19] ^c[14] ^c[13] ^c[12] ^c[11] ^c[ 9] ^c[ 8] ^c[ 5] ^c[ 3] ^c[ 2] ^c[ 1] ^c[ 0] ;
            next_c[11] = d[11] ^c[26] ^c[24] ^c[23] ^c[17] ^c[16] ^c[14] ^c[13] ^c[12] ^c[11] ^c[ 9] ^c[ 5] ^c[ 0] ;
            next_c[10] = d[10] ^c[31] ^c[28] ^c[27] ^c[26] ^c[22] ^c[19] ^c[18] ^c[17] ^c[15] ^c[14] ^c[13] ^c[12] ^c[11] ^c[ 9] ^c[ 7] ^c[ 5] ^c[ 2] ^c[ 1] ;
            next_c[ 9] = d[ 9] ^c[30] ^c[28] ^c[23] ^c[21] ^c[19] ^c[13] ^c[12] ^c[11] ^c[ 9] ^c[ 7] ^c[ 6] ^c[ 5] ^c[ 2] ^c[ 0] ;
            next_c[ 8] = d[ 8] ^c[31] ^c[29] ^c[27] ^c[22] ^c[20] ^c[18] ^c[12] ^c[11] ^c[10] ^c[ 8] ^c[ 6] ^c[ 5] ^c[ 4] ^c[ 1] ;
            next_c[ 7] = d[ 7] ^c[30] ^c[27] ^c[25] ^c[23] ^c[21] ^c[18] ^c[16] ^c[14] ^c[11] ^c[ 8] ^c[ 3] ^c[ 2] ^c[ 1] ^c[ 0] ;
            next_c[ 6] = d[ 6] ^c[31] ^c[29] ^c[28] ^c[27] ^c[25] ^c[24] ^c[23] ^c[22] ^c[20] ^c[19] ^c[18] ^c[16] ^c[15] ^c[14] ^c[13] ^c[ 9] ^c[ 8] ^c[ 5] ^c[ 4] ^c[ 0] ;
            next_c[ 5] = d[ 5] ^c[31] ^c[30] ^c[28] ^c[27] ^c[26] ^c[24] ^c[23] ^c[22] ^c[21] ^c[19] ^c[18] ^c[17] ^c[15] ^c[14] ^c[13] ^c[12] ^c[ 8] ^c[ 7] ^c[ 4] ^c[ 3] ;
            next_c[ 4] = d[ 4] ^c[31] ^c[30] ^c[29] ^c[28] ^c[22] ^c[21] ^c[20] ^c[19] ^c[13] ^c[12] ^c[11] ^c[10] ^c[ 9] ^c[ 8] ^c[ 6] ^c[ 5] ^c[ 4] ^c[ 3] ^c[ 1] ;
            next_c[ 3] = d[ 3] ^c[30] ^c[29] ^c[26] ^c[25] ^c[23] ^c[21] ^c[20] ^c[17] ^c[16] ^c[14] ^c[12] ^c[11] ^c[ 3] ^c[ 1] ^c[ 0] ;
            next_c[ 2] = d[ 2] ^c[31] ^c[29] ^c[28] ^c[25] ^c[24] ^c[22] ^c[20] ^c[19] ^c[16] ^c[15] ^c[13] ^c[11] ^c[10] ^c[ 2] ^c[ 0] ;
            next_c[ 1] = d[ 1] ^c[30] ^c[26] ^c[25] ^c[24] ^c[21] ^c[17] ^c[16] ^c[15] ^c[12] ^c[ 8] ^c[ 7] ^c[ 5] ^c[ 4] ^c[ 2] ;
            next_c[ 0] = d[ 0] ^c[29] ^c[28] ^c[27] ^c[26] ^c[24] ^c[20] ^c[19] ^c[18] ^c[17] ^c[15] ^c[11] ^c[10] ^c[ 9] ^c[ 8] ^c[ 6] ^c[ 5] ^c[ 3] ^c[ 2] ;
            next_crc_140 = next_c;
        end
    endfunction

endmodule

---_FILE_END_---
---_PATH_START_---as6d_app_pipe_sch_fcfs_m1.v---_PATH_END_---
module as6d_app_pipe_sch_fcfs_m1(
/*AUTOARG*/
   // Outputs
   up_state_aggre, line_end_aggre, ack_aggre, aggre_busy,
   // Inputs
   aggre_clk, aggre_clk_rst_n, aggre_mode, pipe0_aggre_en,
   pipe1_aggre_en, pipe2_aggre_en, pipe3_aggre_en, pipe4_aggre_en,
   pipe5_aggre_en, pipe6_aggre_en, pipe7_aggre_en, empty0, empty1,
   empty2, empty3, empty4, empty5, empty6, empty7, ack0, ack1, ack2,
   ack3, ack4, ack5, ack6, ack7, ack_pre0, ack_pre1, ack_pre2,
   ack_pre3, ack_pre4, ack_pre5, ack_pre6, ack_pre7, line_end0,
   line_end1, line_end2, line_end3, line_end4, line_end5, line_end6,
   line_end7
   );
    input                   aggre_clk                       ;
    input                   aggre_clk_rst_n                 ;
    input [1:0]             aggre_mode                      ;
    input                   pipe0_aggre_en                  ;
    input                   pipe1_aggre_en                  ;
    input                   pipe2_aggre_en                  ;
    input                   pipe3_aggre_en                  ;
    input                   pipe4_aggre_en                  ;
    input                   pipe5_aggre_en                  ;
    input                   pipe6_aggre_en                  ;
    input                   pipe7_aggre_en                  ;
    input                   empty0                          ;
    input                   empty1                          ;
    input                   empty2                          ;
    input                   empty3                          ;
    input                   empty4                          ;
    input                   empty5                          ;
    input                   empty6                          ;
    input                   empty7                          ;
    input                   ack0                            ;
    input                   ack1                            ;
    input                   ack2                            ;
    input                   ack3                            ;
    input                   ack4                            ;
    input                   ack5                            ;
    input                   ack6                            ;
    input                   ack7                            ;
    input                   ack_pre0                        ;
    input                   ack_pre1                        ;
    input                   ack_pre2                        ;
    input                   ack_pre3                        ;
    input                   ack_pre4                        ;
    input                   ack_pre5                        ;
    input                   ack_pre6                        ;
    input                   ack_pre7                        ;
    input                   line_end0                       ;
    input                   line_end1                       ;
    input                   line_end2                       ;
    input                   line_end3                       ;
    input                   line_end4                       ;
    input                   line_end5                       ;
    input                   line_end6                       ;
    input                   line_end7                       ;
    output reg  [7:0]       up_state_aggre                  ;
    output wire [7:0]       line_end_aggre                  ;
    output wire [7:0]       ack_aggre                       ;
    output                  aggre_busy                      ;
    
    //signal define 
    //async aggre m1 states
    genvar                  j                               ;
    wire                    pipe0_rdy                       ;
    wire                    pipe1_rdy                       ;
    wire                    pipe2_rdy                       ;
    wire                    pipe3_rdy                       ;
    wire                    pipe4_rdy                       ;
    wire                    pipe5_rdy                       ;
    wire                    pipe6_rdy                       ;
    wire                    pipe7_rdy                       ;
    wire                    pipe0_en                        ;
    wire                    pipe1_en                        ;
    wire                    pipe2_en                        ;
    wire                    pipe3_en                        ;
    wire                    pipe4_en                        ;
    wire                    pipe5_en                        ;
    wire                    pipe6_en                        ;
    wire                    pipe7_en                        ;
    wire [7:0]              pipe_en                         ;
    wire [7:0]              ack_aggre_pre                   ;
    reg                     aggre_busy_pre                  ;
    
    //logic design 
    //***async aggregation method 1 begin
    //***aggre_mode = 2 : method 1   ignore empty_vld0~3
    assign  pipe0_rdy = (~empty0) & (aggre_mode == 2'd2);
    assign  pipe1_rdy = (~empty1) & (aggre_mode == 2'd2);
    assign  pipe2_rdy = (~empty2) & (aggre_mode == 2'd2);
    assign  pipe3_rdy = (~empty3) & (aggre_mode == 2'd2);
    assign  pipe4_rdy = (~empty4) & (aggre_mode == 2'd2);
    assign  pipe5_rdy = (~empty5) & (aggre_mode == 2'd2);
    assign  pipe6_rdy = (~empty6) & (aggre_mode == 2'd2);
    assign  pipe7_rdy = (~empty7) & (aggre_mode == 2'd2);
    
    assign  pipe0_en = (pipe0_aggre_en&pipe0_rdy);
    assign  pipe1_en = (pipe1_aggre_en&pipe1_rdy)&~(pipe0_aggre_en&pipe0_rdy);
    assign  pipe2_en = (pipe2_aggre_en&pipe2_rdy)&~(pipe1_aggre_en&pipe1_rdy)&~(pipe0_aggre_en&pipe0_rdy);
    assign  pipe3_en = (pipe3_aggre_en&pipe3_rdy)&~(pipe2_aggre_en&pipe2_rdy)&~(pipe1_aggre_en&pipe1_rdy)&~(pipe0_aggre_en&pipe0_rdy);
    assign  pipe4_en = (pipe4_aggre_en&pipe4_rdy)&~(pipe3_aggre_en&pipe3_rdy)&~(pipe2_aggre_en&pipe2_rdy)&~(pipe1_aggre_en&pipe1_rdy)&~(pipe0_aggre_en&pipe0_rdy);
    assign  pipe5_en = (pipe5_aggre_en&pipe5_rdy)&~(pipe4_aggre_en&pipe4_rdy)&~(pipe3_aggre_en&pipe3_rdy)&~(pipe2_aggre_en&pipe2_rdy)&~(pipe1_aggre_en&pipe1_rdy)&~(pipe0_aggre_en&pipe0_rdy);
    assign  pipe6_en = (pipe6_aggre_en&pipe6_rdy)&~(pipe5_aggre_en&pipe5_rdy)&~(pipe4_aggre_en&pipe4_rdy)&~(pipe3_aggre_en&pipe3_rdy)&~(pipe2_aggre_en&pipe2_rdy)&~(pipe1_aggre_en&pipe1_rdy)&~(pipe0_aggre_en&pipe0_rdy);
    assign  pipe7_en = (pipe7_aggre_en&pipe7_rdy)&~(pipe6_aggre_en&pipe6_rdy)&~(pipe5_aggre_en&pipe5_rdy)&~(pipe4_aggre_en&pipe4_rdy)&~(pipe3_aggre_en&pipe3_rdy)&~(pipe2_aggre_en&pipe2_rdy)&~(pipe1_aggre_en&pipe1_rdy)&~(pipe0_aggre_en&pipe0_rdy);
    
    assign  pipe_en  = {pipe7_en,pipe6_en,pipe5_en,pipe4_en,
                        pipe3_en,pipe2_en,pipe1_en,pipe0_en};
    
    assign  ack_aggre   = {pipe7_aggre_en&ack7,pipe6_aggre_en&ack6,pipe5_aggre_en&ack5,pipe4_aggre_en&ack4,
                           pipe3_aggre_en&ack3,pipe2_aggre_en&ack2,pipe1_aggre_en&ack1,pipe0_aggre_en&ack0};
    
    assign  line_end_aggre = {pipe7_aggre_en&line_end7,pipe6_aggre_en&line_end6,pipe5_aggre_en&line_end5,pipe4_aggre_en&line_end4,
                              pipe3_aggre_en&line_end3,pipe2_aggre_en&line_end2,pipe1_aggre_en&line_end1,pipe0_aggre_en&line_end0};
    
    assign  ack_aggre_pre[0] = pipe0_aggre_en&ack_pre0;
    assign  ack_aggre_pre[1] = pipe1_aggre_en&ack_pre1;
    assign  ack_aggre_pre[2] = pipe2_aggre_en&ack_pre2;
    assign  ack_aggre_pre[3] = pipe3_aggre_en&ack_pre3;
    assign  ack_aggre_pre[4] = pipe4_aggre_en&ack_pre4;
    assign  ack_aggre_pre[5] = pipe5_aggre_en&ack_pre5;
    assign  ack_aggre_pre[6] = pipe6_aggre_en&ack_pre6;
    assign  ack_aggre_pre[7] = pipe7_aggre_en&ack_pre7;
    
    //****up_state_aggre[j] |-> ack_aggre_pre[j]
    //****up_state_aggre[j] |=> aggre_busy_pre
    always@(posedge aggre_clk or negedge aggre_clk_rst_n)begin
        if(~aggre_clk_rst_n)
            aggre_busy_pre <= 1'd0;
        else if(|ack_aggre_pre)
            aggre_busy_pre <= 1'd1;
        else if((~|pipe_en) & (|line_end_aggre))
            aggre_busy_pre <= 1'd0;
    end
    
    generate for (j=0;j<=7;j=j+1) begin:up_state_aggre_bk
        always@(posedge aggre_clk or negedge aggre_clk_rst_n)begin
            if(~aggre_clk_rst_n)
                up_state_aggre[j] <= 1'd0    ;
            //**** pipe_en[j]&(~aggre_busy_pre) |=> ~pipe_en[j]&up_state_aggre[j] |=> ack_aggre[j] |=> ~up_state_aggre[j]
            else if(ack_aggre[j])
                up_state_aggre[j] <= 1'd0    ;
            //**** pipe_en[j]&(~aggre_busy_pre) |=> pipe_en[j]&up_state_aggre[j] |=> ~|up_state_aggre
            else if(pipe_en[j] & (~aggre_busy_pre))
                up_state_aggre[j] <= (~|up_state_aggre)    ;
            else if(pipe_en[j] & (|line_end_aggre))
                up_state_aggre[j] <= 1'd1    ;
        end
    end
    endgenerate
    
    assign aggre_busy = aggre_busy_pre;
    
    //***async aggregation method 1 end
    
endmodule

---_FILE_END_---
---_PATH_START_---as6d_app_aggr_lane.v---_PATH_END_---
module as6d_app_aggr_lane #(
	parameter	VIDEO_DATA_SIZE		= 140,
	parameter	DATA_PARITY_WIDTH	= 21,
	parameter	AGGR_ID				= 2'd0
)(/*AUTOARG*/
   // Outputs
   up_state_concat, up_state_aggre, up_state7, up_state6, up_state5,
   up_state4, up_state3, up_state2, up_state1, up_state0,
   sch_data_type_align_fail_int, reg_rd_send_pkt_cnt_sp_ls,
   reg_rd_send_pkt_cnt_sp_le, reg_rd_send_pkt_cnt_sp_fs,
   reg_rd_send_pkt_cnt_sp_fe, reg_rd_send_pkt_cnt_lp_ph,
   reg_rd_send_pkt_cnt_lp_pf, pipe_clear_bit_map,
   pipe3_wr_mode_strobe, pipe3_wr_mode, pipe2_wr_mode_strobe,
   pipe2_wr_mode, pipe1_wr_mode_strobe, pipe1_wr_mode,
   pipe0_wr_mode_strobe, pipe0_wr_mode, line_end_concat,
   line_end_aggre, current_state, csi2device_idi_word_count,
   csi2device_idi_virtual_channel_x, csi2device_idi_virtual_channel,
   csi2device_idi_tunnel_mode_en, csi2device_idi_header_en,
   csi2device_idi_data_type, csi2device_idi_data_parity,
   csi2device_idi_data_en, csi2device_idi_data,
   csi2device_idi_byte_en, app_aggr_idi_crc_err_int, aggre_busy,
   ack_concat, ack_aggre, sch2post_video_data_vld,
   // Inputs
   video_pipe_vld_aggre_bypass,
   video_pipe_date_type_for_concat_align_vld3,
   video_pipe_date_type_for_concat_align_vld2,
   video_pipe_date_type_for_concat_align_vld1,
   video_pipe_date_type_for_concat_align_vld0,
   video_pipe_date_type_for_concat_align3,
   video_pipe_date_type_for_concat_align2,
   video_pipe_date_type_for_concat_align1,
   video_pipe_date_type_for_concat_align0,
   video_pipe_data_aggre_bypass, video_mask_restart, video_loss3,
   video_loss2, video_loss1, video_loss0, reg_send_pkt_match_lp_dt_en,
   reg_send_pkt_match_lp_dt, reg_delete_lp_depend_on_wc_mux,
   reg_clear_send_pkt_cnt_sp_ls, reg_clear_send_pkt_cnt_sp_le,
   reg_clear_send_pkt_cnt_sp_fs, reg_clear_send_pkt_cnt_sp_fe,
   reg_clear_send_pkt_cnt_lp_ph, reg_clear_send_pkt_cnt_lp_pf,
   reg_app_aggr_vc_bit_override_value,
   reg_app_aggr_vc_bit_override_en, reg_app_aggr_idi_crc_chk_en,
   pipe7_aggre_en, pipe6_aggre_en, pipe5_aggre_en, pipe4_aggre_en,
   pipe3_concat_en, pipe3_aggre_en, pipe2_concat_en, pipe2_aggre_en,
   pipe1_concat_en, pipe1_aggre_en, pipe0_concat_en, pipe0_aggre_en,
   master_pipe, line_end_vld7, line_end_vld6, line_end_vld5,
   line_end_vld4, line_end_vld3, line_end_vld2, line_end_vld1,
   line_end_vld0, line_end7, line_end6, line_end5, line_end4,
   line_end3, line_end2, line_end1, line_end0, in_video_data_vld7,
   in_video_data_vld6, in_video_data_vld5, in_video_data_vld4,
   in_video_data_vld3, in_video_data_vld2, in_video_data_vld1,
   in_video_data_vld0, in_video_data7, in_video_data6, in_video_data5,
   in_video_data4, in_video_data3, in_video_data2, in_video_data1,
   in_video_data0, fse_filter, frame_sync_lock, force_video_mask,
   empty_vld7, empty_vld6, empty_vld5, empty_vld4, empty_vld3,
   empty_vld2, empty_vld1, empty_vld0, empty7, empty6, empty5, empty4,
   empty3, empty2, empty1, empty0, csi2device_idi_halt,
   csi2device_idi_anti_halt, auto_mask_en, app_aggregation_bypass,
   aggre_mode, aggre_clk_rst_n, aggre_clk, ack_vld7, ack_vld6,
   ack_vld5, ack_vld4, ack_vld3, ack_vld2, ack_vld1, ack_vld0,
   ack_pre7, ack_pre6, ack_pre5, ack_pre4, ack_pre3, ack_pre2,
   ack_pre1, ack_pre0, ack7, ack6, ack5, ack4, ack3, ack2, ack1, ack0
   );

/*AUTOINPUT*/
// Beginning of automatic inputs (from unused autoinst inputs)
input			ack0;			// To u_as6d_app_pipe_sch of as6d_app_pipe_sch.v
input			ack1;			// To u_as6d_app_pipe_sch of as6d_app_pipe_sch.v
input			ack2;			// To u_as6d_app_pipe_sch of as6d_app_pipe_sch.v
input			ack3;			// To u_as6d_app_pipe_sch of as6d_app_pipe_sch.v
input			ack4;			// To u_as6d_app_pipe_sch of as6d_app_pipe_sch.v
input			ack5;			// To u_as6d_app_pipe_sch of as6d_app_pipe_sch.v
input			ack6;			// To u_as6d_app_pipe_sch of as6d_app_pipe_sch.v
input			ack7;			// To u_as6d_app_pipe_sch of as6d_app_pipe_sch.v
input			ack_pre0;		// To u_as6d_app_pipe_sch of as6d_app_pipe_sch.v
input			ack_pre1;		// To u_as6d_app_pipe_sch of as6d_app_pipe_sch.v
input			ack_pre2;		// To u_as6d_app_pipe_sch of as6d_app_pipe_sch.v
input			ack_pre3;		// To u_as6d_app_pipe_sch of as6d_app_pipe_sch.v
input			ack_pre4;		// To u_as6d_app_pipe_sch of as6d_app_pipe_sch.v
input			ack_pre5;		// To u_as6d_app_pipe_sch of as6d_app_pipe_sch.v
input			ack_pre6;		// To u_as6d_app_pipe_sch of as6d_app_pipe_sch.v
input			ack_pre7;		// To u_as6d_app_pipe_sch of as6d_app_pipe_sch.v
input			ack_vld0;		// To u_as6d_app_pipe_sch of as6d_app_pipe_sch.v
input			ack_vld1;		// To u_as6d_app_pipe_sch of as6d_app_pipe_sch.v
input			ack_vld2;		// To u_as6d_app_pipe_sch of as6d_app_pipe_sch.v
input			ack_vld3;		// To u_as6d_app_pipe_sch of as6d_app_pipe_sch.v
input			ack_vld4;		// To u_as6d_app_pipe_sch of as6d_app_pipe_sch.v
input			ack_vld5;		// To u_as6d_app_pipe_sch of as6d_app_pipe_sch.v
input			ack_vld6;		// To u_as6d_app_pipe_sch of as6d_app_pipe_sch.v
input			ack_vld7;		// To u_as6d_app_pipe_sch of as6d_app_pipe_sch.v
input			aggre_clk;		// To u_as6d_app_pipe_sch of as6d_app_pipe_sch.v, ...
input			aggre_clk_rst_n;	// To u_as6d_app_pipe_sch of as6d_app_pipe_sch.v, ...
input [1:0]		aggre_mode;		// To u_as6d_app_pipe_sch of as6d_app_pipe_sch.v, ...
input			app_aggregation_bypass;	// To u_as6d_app_idi_gen of as6d_app_idi_gen.v
input [3:0]		auto_mask_en;		// To u_as6d_app_pipe_sch of as6d_app_pipe_sch.v
input			csi2device_idi_anti_halt;// To u_as6d_app_idi_gen of as6d_app_idi_gen.v
input			csi2device_idi_halt;	// To u_as6d_app_idi_gen of as6d_app_idi_gen.v
input			empty0;			// To u_as6d_app_pipe_sch of as6d_app_pipe_sch.v
input			empty1;			// To u_as6d_app_pipe_sch of as6d_app_pipe_sch.v
input			empty2;			// To u_as6d_app_pipe_sch of as6d_app_pipe_sch.v
input			empty3;			// To u_as6d_app_pipe_sch of as6d_app_pipe_sch.v
input			empty4;			// To u_as6d_app_pipe_sch of as6d_app_pipe_sch.v
input			empty5;			// To u_as6d_app_pipe_sch of as6d_app_pipe_sch.v
input			empty6;			// To u_as6d_app_pipe_sch of as6d_app_pipe_sch.v
input			empty7;			// To u_as6d_app_pipe_sch of as6d_app_pipe_sch.v
input			empty_vld0;		// To u_as6d_app_pipe_sch of as6d_app_pipe_sch.v
input			empty_vld1;		// To u_as6d_app_pipe_sch of as6d_app_pipe_sch.v
input			empty_vld2;		// To u_as6d_app_pipe_sch of as6d_app_pipe_sch.v
input			empty_vld3;		// To u_as6d_app_pipe_sch of as6d_app_pipe_sch.v
input			empty_vld4;		// To u_as6d_app_pipe_sch of as6d_app_pipe_sch.v
input			empty_vld5;		// To u_as6d_app_pipe_sch of as6d_app_pipe_sch.v
input			empty_vld6;		// To u_as6d_app_pipe_sch of as6d_app_pipe_sch.v
input			empty_vld7;		// To u_as6d_app_pipe_sch of as6d_app_pipe_sch.v
input [3:0]		force_video_mask;	// To u_as6d_app_pipe_sch of as6d_app_pipe_sch.v
input			frame_sync_lock;	// To u_as6d_app_pipe_sch of as6d_app_pipe_sch.v
input			fse_filter;		// To u_as6d_app_data_post of as6d_app_data_post.v
input [139:0]		in_video_data0;		// To u_as6d_app_pipe_sch of as6d_app_pipe_sch.v
input [139:0]		in_video_data1;		// To u_as6d_app_pipe_sch of as6d_app_pipe_sch.v
input [139:0]		in_video_data2;		// To u_as6d_app_pipe_sch of as6d_app_pipe_sch.v
input [139:0]		in_video_data3;		// To u_as6d_app_pipe_sch of as6d_app_pipe_sch.v
input [139:0]		in_video_data4;		// To u_as6d_app_pipe_sch of as6d_app_pipe_sch.v
input [139:0]		in_video_data5;		// To u_as6d_app_pipe_sch of as6d_app_pipe_sch.v
input [139:0]		in_video_data6;		// To u_as6d_app_pipe_sch of as6d_app_pipe_sch.v
input [139:0]		in_video_data7;		// To u_as6d_app_pipe_sch of as6d_app_pipe_sch.v
input			in_video_data_vld0;	// To u_as6d_app_pipe_sch of as6d_app_pipe_sch.v
input			in_video_data_vld1;	// To u_as6d_app_pipe_sch of as6d_app_pipe_sch.v
input			in_video_data_vld2;	// To u_as6d_app_pipe_sch of as6d_app_pipe_sch.v
input			in_video_data_vld3;	// To u_as6d_app_pipe_sch of as6d_app_pipe_sch.v
input			in_video_data_vld4;	// To u_as6d_app_pipe_sch of as6d_app_pipe_sch.v
input			in_video_data_vld5;	// To u_as6d_app_pipe_sch of as6d_app_pipe_sch.v
input			in_video_data_vld6;	// To u_as6d_app_pipe_sch of as6d_app_pipe_sch.v
input			in_video_data_vld7;	// To u_as6d_app_pipe_sch of as6d_app_pipe_sch.v
input			line_end0;		// To u_as6d_app_pipe_sch of as6d_app_pipe_sch.v
input			line_end1;		// To u_as6d_app_pipe_sch of as6d_app_pipe_sch.v
input			line_end2;		// To u_as6d_app_pipe_sch of as6d_app_pipe_sch.v
input			line_end3;		// To u_as6d_app_pipe_sch of as6d_app_pipe_sch.v
input			line_end4;		// To u_as6d_app_pipe_sch of as6d_app_pipe_sch.v
input			line_end5;		// To u_as6d_app_pipe_sch of as6d_app_pipe_sch.v
input			line_end6;		// To u_as6d_app_pipe_sch of as6d_app_pipe_sch.v
input			line_end7;		// To u_as6d_app_pipe_sch of as6d_app_pipe_sch.v
input			line_end_vld0;		// To u_as6d_app_pipe_sch of as6d_app_pipe_sch.v
input			line_end_vld1;		// To u_as6d_app_pipe_sch of as6d_app_pipe_sch.v
input			line_end_vld2;		// To u_as6d_app_pipe_sch of as6d_app_pipe_sch.v
input			line_end_vld3;		// To u_as6d_app_pipe_sch of as6d_app_pipe_sch.v
input			line_end_vld4;		// To u_as6d_app_pipe_sch of as6d_app_pipe_sch.v
input			line_end_vld5;		// To u_as6d_app_pipe_sch of as6d_app_pipe_sch.v
input			line_end_vld6;		// To u_as6d_app_pipe_sch of as6d_app_pipe_sch.v
input			line_end_vld7;		// To u_as6d_app_pipe_sch of as6d_app_pipe_sch.v
input [1:0]		master_pipe;		// To u_as6d_app_pipe_sch of as6d_app_pipe_sch.v, ...
input			pipe0_aggre_en;		// To u_as6d_app_pipe_sch of as6d_app_pipe_sch.v, ...
input			pipe0_concat_en;	// To u_as6d_app_pipe_sch of as6d_app_pipe_sch.v, ...
input			pipe1_aggre_en;		// To u_as6d_app_pipe_sch of as6d_app_pipe_sch.v, ...
input			pipe1_concat_en;	// To u_as6d_app_pipe_sch of as6d_app_pipe_sch.v, ...
input			pipe2_aggre_en;		// To u_as6d_app_pipe_sch of as6d_app_pipe_sch.v, ...
input			pipe2_concat_en;	// To u_as6d_app_pipe_sch of as6d_app_pipe_sch.v, ...
input			pipe3_aggre_en;		// To u_as6d_app_pipe_sch of as6d_app_pipe_sch.v, ...
input			pipe3_concat_en;	// To u_as6d_app_pipe_sch of as6d_app_pipe_sch.v, ...
input			pipe4_aggre_en;		// To u_as6d_app_pipe_sch of as6d_app_pipe_sch.v
input			pipe5_aggre_en;		// To u_as6d_app_pipe_sch of as6d_app_pipe_sch.v
input			pipe6_aggre_en;		// To u_as6d_app_pipe_sch of as6d_app_pipe_sch.v
input			pipe7_aggre_en;		// To u_as6d_app_pipe_sch of as6d_app_pipe_sch.v
input			reg_app_aggr_idi_crc_chk_en;// To u_as6d_app_idi_gen of as6d_app_idi_gen.v
input [2:0]		reg_app_aggr_vc_bit_override_en;// To u_as6d_app_idi_gen of as6d_app_idi_gen.v
input [2:0]		reg_app_aggr_vc_bit_override_value;// To u_as6d_app_idi_gen of as6d_app_idi_gen.v
input			reg_clear_send_pkt_cnt_lp_pf;// To u_as6d_app_idi_gen of as6d_app_idi_gen.v
input			reg_clear_send_pkt_cnt_lp_ph;// To u_as6d_app_idi_gen of as6d_app_idi_gen.v
input			reg_clear_send_pkt_cnt_sp_fe;// To u_as6d_app_idi_gen of as6d_app_idi_gen.v
input			reg_clear_send_pkt_cnt_sp_fs;// To u_as6d_app_idi_gen of as6d_app_idi_gen.v
input			reg_clear_send_pkt_cnt_sp_le;// To u_as6d_app_idi_gen of as6d_app_idi_gen.v
input			reg_clear_send_pkt_cnt_sp_ls;// To u_as6d_app_idi_gen of as6d_app_idi_gen.v
input			reg_delete_lp_depend_on_wc_mux;// To u_as6d_app_idi_gen of as6d_app_idi_gen.v
input [5:0]		reg_send_pkt_match_lp_dt;// To u_as6d_app_idi_gen of as6d_app_idi_gen.v
input			reg_send_pkt_match_lp_dt_en;// To u_as6d_app_idi_gen of as6d_app_idi_gen.v
input			video_loss0;		// To u_as6d_app_pipe_sch of as6d_app_pipe_sch.v
input			video_loss1;		// To u_as6d_app_pipe_sch of as6d_app_pipe_sch.v
input			video_loss2;		// To u_as6d_app_pipe_sch of as6d_app_pipe_sch.v
input			video_loss3;		// To u_as6d_app_pipe_sch of as6d_app_pipe_sch.v
input [3:0]		video_mask_restart;	// To u_as6d_app_pipe_sch of as6d_app_pipe_sch.v
input [139:0]		video_pipe_data_aggre_bypass;// To u_as6d_app_idi_gen of as6d_app_idi_gen.v
input [5:0]		video_pipe_date_type_for_concat_align0;// To u_as6d_app_pipe_sch of as6d_app_pipe_sch.v
input [5:0]		video_pipe_date_type_for_concat_align1;// To u_as6d_app_pipe_sch of as6d_app_pipe_sch.v
input [5:0]		video_pipe_date_type_for_concat_align2;// To u_as6d_app_pipe_sch of as6d_app_pipe_sch.v
input [5:0]		video_pipe_date_type_for_concat_align3;// To u_as6d_app_pipe_sch of as6d_app_pipe_sch.v
input			video_pipe_date_type_for_concat_align_vld0;// To u_as6d_app_pipe_sch of as6d_app_pipe_sch.v
input			video_pipe_date_type_for_concat_align_vld1;// To u_as6d_app_pipe_sch of as6d_app_pipe_sch.v
input			video_pipe_date_type_for_concat_align_vld2;// To u_as6d_app_pipe_sch of as6d_app_pipe_sch.v
input			video_pipe_date_type_for_concat_align_vld3;// To u_as6d_app_pipe_sch of as6d_app_pipe_sch.v
input			video_pipe_vld_aggre_bypass;// To u_as6d_app_idi_gen of as6d_app_idi_gen.v
// End of automatics

/*AUTOOUTPUT*/
// Beginning of automatic outputs (from unused autoinst outputs)
output [7:0]		ack_aggre;		// From u_as6d_app_pipe_sch of as6d_app_pipe_sch.v
output [3:0]		ack_concat;		// From u_as6d_app_pipe_sch of as6d_app_pipe_sch.v
output			aggre_busy;		// From u_as6d_app_pipe_sch of as6d_app_pipe_sch.v
output			app_aggr_idi_crc_err_int;// From u_as6d_app_idi_gen of as6d_app_idi_gen.v
output [3:0]		csi2device_idi_byte_en;	// From u_as6d_app_idi_gen of as6d_app_idi_gen.v
output [`CSI2_DEVICE_IDI_DATA_WIDTH-1:0] csi2device_idi_data;// From u_as6d_app_idi_gen of as6d_app_idi_gen.v
output			csi2device_idi_data_en;	// From u_as6d_app_idi_gen of as6d_app_idi_gen.v
output [20:0]		csi2device_idi_data_parity;// From u_as6d_app_idi_gen of as6d_app_idi_gen.v
output [5:0]		csi2device_idi_data_type;// From u_as6d_app_idi_gen of as6d_app_idi_gen.v
output			csi2device_idi_header_en;// From u_as6d_app_idi_gen of as6d_app_idi_gen.v
output			csi2device_idi_tunnel_mode_en;// From u_as6d_app_idi_gen of as6d_app_idi_gen.v
output [1:0]		csi2device_idi_virtual_channel;// From u_as6d_app_idi_gen of as6d_app_idi_gen.v
output [`CSI2_DEVICE_VCX_DWIDTH-1:0] csi2device_idi_virtual_channel_x;// From u_as6d_app_idi_gen of as6d_app_idi_gen.v
output [15:0]		csi2device_idi_word_count;// From u_as6d_app_idi_gen of as6d_app_idi_gen.v
output [3:0]		current_state;		// From u_as6d_app_pipe_sch of as6d_app_pipe_sch.v
output [7:0]		line_end_aggre;		// From u_as6d_app_pipe_sch of as6d_app_pipe_sch.v
output [3:0]		line_end_concat;	// From u_as6d_app_pipe_sch of as6d_app_pipe_sch.v
output [1:0]		pipe0_wr_mode;		// From u_as6d_app_pipe_sch of as6d_app_pipe_sch.v
output			pipe0_wr_mode_strobe;	// From u_as6d_app_pipe_sch of as6d_app_pipe_sch.v
output [1:0]		pipe1_wr_mode;		// From u_as6d_app_pipe_sch of as6d_app_pipe_sch.v
output			pipe1_wr_mode_strobe;	// From u_as6d_app_pipe_sch of as6d_app_pipe_sch.v
output [1:0]		pipe2_wr_mode;		// From u_as6d_app_pipe_sch of as6d_app_pipe_sch.v
output			pipe2_wr_mode_strobe;	// From u_as6d_app_pipe_sch of as6d_app_pipe_sch.v
output [1:0]		pipe3_wr_mode;		// From u_as6d_app_pipe_sch of as6d_app_pipe_sch.v
output			pipe3_wr_mode_strobe;	// From u_as6d_app_pipe_sch of as6d_app_pipe_sch.v
output [3:0]		pipe_clear_bit_map;	// From u_as6d_app_pipe_sch of as6d_app_pipe_sch.v
output [31:0]		reg_rd_send_pkt_cnt_lp_pf;// From u_as6d_app_idi_gen of as6d_app_idi_gen.v
output [31:0]		reg_rd_send_pkt_cnt_lp_ph;// From u_as6d_app_idi_gen of as6d_app_idi_gen.v
output [31:0]		reg_rd_send_pkt_cnt_sp_fe;// From u_as6d_app_idi_gen of as6d_app_idi_gen.v
output [31:0]		reg_rd_send_pkt_cnt_sp_fs;// From u_as6d_app_idi_gen of as6d_app_idi_gen.v
output [31:0]		reg_rd_send_pkt_cnt_sp_le;// From u_as6d_app_idi_gen of as6d_app_idi_gen.v
output [31:0]		reg_rd_send_pkt_cnt_sp_ls;// From u_as6d_app_idi_gen of as6d_app_idi_gen.v
output			sch_data_type_align_fail_int;// From u_as6d_app_pipe_sch of as6d_app_pipe_sch.v
output			up_state0;		// From u_as6d_app_pipe_sch of as6d_app_pipe_sch.v
output			up_state1;		// From u_as6d_app_pipe_sch of as6d_app_pipe_sch.v
output			up_state2;		// From u_as6d_app_pipe_sch of as6d_app_pipe_sch.v
output			up_state3;		// From u_as6d_app_pipe_sch of as6d_app_pipe_sch.v
output			up_state4;		// From u_as6d_app_pipe_sch of as6d_app_pipe_sch.v
output			up_state5;		// From u_as6d_app_pipe_sch of as6d_app_pipe_sch.v
output			up_state6;		// From u_as6d_app_pipe_sch of as6d_app_pipe_sch.v
output			up_state7;		// From u_as6d_app_pipe_sch of as6d_app_pipe_sch.v
output [7:0]		up_state_aggre;		// From u_as6d_app_pipe_sch of as6d_app_pipe_sch.v
output [3:0]		up_state_concat;	// From u_as6d_app_pipe_sch of as6d_app_pipe_sch.v
// End of automatics

output			sch2post_video_data_vld;// From u_as6d_app_pipe_sch of as6d_app_pipe_sch.v
/*AUTOWIRE*/
// Beginning of automatic wires (for undeclared instantiated-module outputs)
wire [VIDEO_DATA_SIZE-1:0] post2idi_video_data;	// From u_as6d_app_data_post of as6d_app_data_post.v
wire			post2idi_video_data_vld;// From u_as6d_app_data_post of as6d_app_data_post.v
wire [139:0]		sch2post_video_data;	// From u_as6d_app_pipe_sch of as6d_app_pipe_sch.v
// End of automatics

/*  as6d_app_pipe_sch  AUTO_TEMPLATE (
	.out_video_data_vld	(sch2post_video_data_vld),
	.out_video_data		(sch2post_video_data[]),
	.sch_current_state	(current_state[]),
	.up_state_aggre	(up_state_aggre[]),
	.up_state_concat	(up_state_concat[3:0]),
	.line_end_aggre	(line_end_aggre[]),
	.line_end_concat	(line_end_concat[3:0]),
	.ack_aggre	(ack_aggre[]),
	.ack_concat	(ack_concat[]),
	.aggre_busy	(aggre_busy),
	.pipe_wr_mode(pipe_wr_mode),
);*/
as6d_app_pipe_sch   #(.AGGR_ID(AGGR_ID))
u_as6d_app_pipe_sch  (/*AUTOINST*/
		      // Outputs
		      .up_state0	(up_state0),
		      .up_state1	(up_state1),
		      .up_state2	(up_state2),
		      .up_state3	(up_state3),
		      .up_state4	(up_state4),
		      .up_state5	(up_state5),
		      .up_state6	(up_state6),
		      .up_state7	(up_state7),
		      .sch_current_state(current_state[3:0]),	 // Templated
		      .out_video_data_vld(sch2post_video_data_vld), // Templated
		      .out_video_data	(sch2post_video_data[139:0]), // Templated
		      .up_state_aggre	(up_state_aggre[7:0]),	 // Templated
		      .up_state_concat	(up_state_concat[3:0]),	 // Templated
		      .line_end_aggre	(line_end_aggre[7:0]),	 // Templated
		      .line_end_concat	(line_end_concat[3:0]),	 // Templated
		      .ack_aggre	(ack_aggre[7:0]),	 // Templated
		      .ack_concat	(ack_concat[3:0]),	 // Templated
		      .aggre_busy	(aggre_busy),		 // Templated
		      .pipe_clear_bit_map(pipe_clear_bit_map[3:0]),
		      .pipe0_wr_mode	(pipe0_wr_mode[1:0]),
		      .pipe1_wr_mode	(pipe1_wr_mode[1:0]),
		      .pipe2_wr_mode	(pipe2_wr_mode[1:0]),
		      .pipe3_wr_mode	(pipe3_wr_mode[1:0]),
		      .pipe0_wr_mode_strobe(pipe0_wr_mode_strobe),
		      .pipe1_wr_mode_strobe(pipe1_wr_mode_strobe),
		      .pipe2_wr_mode_strobe(pipe2_wr_mode_strobe),
		      .pipe3_wr_mode_strobe(pipe3_wr_mode_strobe),
		      .sch_data_type_align_fail_int(sch_data_type_align_fail_int),
		      // Inputs
		      .aggre_clk	(aggre_clk),
		      .aggre_clk_rst_n	(aggre_clk_rst_n),
		      .frame_sync_lock	(frame_sync_lock),
		      .aggre_mode	(aggre_mode[1:0]),
		      .master_pipe	(master_pipe[1:0]),
		      .pipe0_concat_en	(pipe0_concat_en),
		      .pipe0_aggre_en	(pipe0_aggre_en),
		      .empty_vld0	(empty_vld0),
		      .empty0		(empty0),
		      .in_video_data_vld0(in_video_data_vld0),
		      .in_video_data0	(in_video_data0[139:0]),
		      .ack0		(ack0),
		      .ack_vld0		(ack_vld0),
		      .ack_pre0		(ack_pre0),
		      .line_end0	(line_end0),
		      .line_end_vld0	(line_end_vld0),
		      .pipe1_concat_en	(pipe1_concat_en),
		      .pipe1_aggre_en	(pipe1_aggre_en),
		      .empty_vld1	(empty_vld1),
		      .empty1		(empty1),
		      .in_video_data_vld1(in_video_data_vld1),
		      .in_video_data1	(in_video_data1[139:0]),
		      .ack1		(ack1),
		      .ack_vld1		(ack_vld1),
		      .ack_pre1		(ack_pre1),
		      .line_end1	(line_end1),
		      .line_end_vld1	(line_end_vld1),
		      .pipe2_concat_en	(pipe2_concat_en),
		      .pipe2_aggre_en	(pipe2_aggre_en),
		      .empty_vld2	(empty_vld2),
		      .empty2		(empty2),
		      .in_video_data_vld2(in_video_data_vld2),
		      .in_video_data2	(in_video_data2[139:0]),
		      .ack2		(ack2),
		      .ack_vld2		(ack_vld2),
		      .ack_pre2		(ack_pre2),
		      .line_end2	(line_end2),
		      .line_end_vld2	(line_end_vld2),
		      .pipe3_concat_en	(pipe3_concat_en),
		      .pipe3_aggre_en	(pipe3_aggre_en),
		      .empty_vld3	(empty_vld3),
		      .empty3		(empty3),
		      .in_video_data_vld3(in_video_data_vld3),
		      .in_video_data3	(in_video_data3[139:0]),
		      .ack3		(ack3),
		      .ack_vld3		(ack_vld3),
		      .ack_pre3		(ack_pre3),
		      .line_end3	(line_end3),
		      .line_end_vld3	(line_end_vld3),
		      .pipe4_aggre_en	(pipe4_aggre_en),
		      .empty_vld4	(empty_vld4),
		      .empty4		(empty4),
		      .in_video_data_vld4(in_video_data_vld4),
		      .in_video_data4	(in_video_data4[139:0]),
		      .ack4		(ack4),
		      .ack_vld4		(ack_vld4),
		      .ack_pre4		(ack_pre4),
		      .line_end4	(line_end4),
		      .line_end_vld4	(line_end_vld4),
		      .pipe5_aggre_en	(pipe5_aggre_en),
		      .empty_vld5	(empty_vld5),
		      .empty5		(empty5),
		      .in_video_data_vld5(in_video_data_vld5),
		      .in_video_data5	(in_video_data5[139:0]),
		      .ack5		(ack5),
		      .ack_vld5		(ack_vld5),
		      .ack_pre5		(ack_pre5),
		      .line_end5	(line_end5),
		      .line_end_vld5	(line_end_vld5),
		      .pipe6_aggre_en	(pipe6_aggre_en),
		      .empty_vld6	(empty_vld6),
		      .empty6		(empty6),
		      .in_video_data_vld6(in_video_data_vld6),
		      .in_video_data6	(in_video_data6[139:0]),
		      .ack6		(ack6),
		      .ack_vld6		(ack_vld6),
		      .ack_pre6		(ack_pre6),
		      .line_end6	(line_end6),
		      .line_end_vld6	(line_end_vld6),
		      .pipe7_aggre_en	(pipe7_aggre_en),
		      .empty_vld7	(empty_vld7),
		      .empty7		(empty7),
		      .in_video_data_vld7(in_video_data_vld7),
		      .in_video_data7	(in_video_data7[139:0]),
		      .ack7		(ack7),
		      .ack_vld7		(ack_vld7),
		      .ack_pre7		(ack_pre7),
		      .line_end7	(line_end7),
		      .line_end_vld7	(line_end_vld7),
		      .auto_mask_en	(auto_mask_en[3:0]),
		      .force_video_mask	(force_video_mask[3:0]),
		      .video_mask_restart(video_mask_restart[3:0]),
		      .video_loss0	(video_loss0),
		      .video_loss1	(video_loss1),
		      .video_loss2	(video_loss2),
		      .video_loss3	(video_loss3),
		      .video_pipe_date_type_for_concat_align_vld3(video_pipe_date_type_for_concat_align_vld3),
		      .video_pipe_date_type_for_concat_align_vld2(video_pipe_date_type_for_concat_align_vld2),
		      .video_pipe_date_type_for_concat_align_vld1(video_pipe_date_type_for_concat_align_vld1),
		      .video_pipe_date_type_for_concat_align_vld0(video_pipe_date_type_for_concat_align_vld0),
		      .video_pipe_date_type_for_concat_align3(video_pipe_date_type_for_concat_align3[5:0]),
		      .video_pipe_date_type_for_concat_align2(video_pipe_date_type_for_concat_align2[5:0]),
		      .video_pipe_date_type_for_concat_align1(video_pipe_date_type_for_concat_align1[5:0]),
		      .video_pipe_date_type_for_concat_align0(video_pipe_date_type_for_concat_align0[5:0]));

/*  as6d_app_data_post  AUTO_TEMPLATE (
		.in_video_data_vld		(sch2post_video_data_vld		),
		.in_video_data			(sch2post_video_data[]	),
		.out_video_data_vld		(post2idi_video_data_vld		),
		.out_video_data			(post2idi_video_data[]	),
);*/
as6d_app_data_post #(
    .VIDEO_DATA_SIZE(140)
)u_as6d_app_data_post   (/*AUTOINST*/
			 // Outputs
			 .out_video_data_vld	(post2idi_video_data_vld		), // Templated
			 .out_video_data	(post2idi_video_data[VIDEO_DATA_SIZE-1:0]	), // Templated
			 // Inputs
			 .aggre_clk		(aggre_clk),
			 .aggre_clk_rst_n	(aggre_clk_rst_n),
			 .fse_filter		(fse_filter),
			 .in_video_data_vld	(sch2post_video_data_vld		), // Templated
			 .in_video_data		(sch2post_video_data[VIDEO_DATA_SIZE-1:0]	), // Templated
			 .master_pipe		(master_pipe[1:0]),
			 .aggre_mode		(aggre_mode[1:0]),
			 .pipe0_concat_en	(pipe0_concat_en),
			 .pipe1_concat_en	(pipe1_concat_en),
			 .pipe2_concat_en	(pipe2_concat_en),
			 .pipe3_concat_en	(pipe3_concat_en),
			 .pipe0_aggre_en	(pipe0_aggre_en),
			 .pipe1_aggre_en	(pipe1_aggre_en),
			 .pipe2_aggre_en	(pipe2_aggre_en),
			 .pipe3_aggre_en	(pipe3_aggre_en));
 

/*  as6d_app_idi_gen  AUTO_TEMPLATE (
		.app_idi_crc_err_int(app_aggr_idi_crc_err_int),
		.video_data_vld		(post2idi_video_data_vld		),
		.video_data			(post2idi_video_data[]	),
);*/
as6d_app_idi_gen #(
    .VIDEO_DATA_SIZE(140)
)u_as6d_app_idi_gen  (/*AUTOINST*/
		      // Outputs
		      .reg_rd_send_pkt_cnt_lp_pf(reg_rd_send_pkt_cnt_lp_pf[31:0]),
		      .reg_rd_send_pkt_cnt_lp_ph(reg_rd_send_pkt_cnt_lp_ph[31:0]),
		      .reg_rd_send_pkt_cnt_sp_fe(reg_rd_send_pkt_cnt_sp_fe[31:0]),
		      .reg_rd_send_pkt_cnt_sp_fs(reg_rd_send_pkt_cnt_sp_fs[31:0]),
		      .reg_rd_send_pkt_cnt_sp_le(reg_rd_send_pkt_cnt_sp_le[31:0]),
		      .reg_rd_send_pkt_cnt_sp_ls(reg_rd_send_pkt_cnt_sp_ls[31:0]),
		      .csi2device_idi_tunnel_mode_en(csi2device_idi_tunnel_mode_en),
		      .csi2device_idi_header_en(csi2device_idi_header_en),
		      .csi2device_idi_virtual_channel(csi2device_idi_virtual_channel[1:0]),
		      .csi2device_idi_virtual_channel_x(csi2device_idi_virtual_channel_x[`CSI2_DEVICE_VCX_DWIDTH-1:0]),
		      .csi2device_idi_data_type(csi2device_idi_data_type[5:0]),
		      .csi2device_idi_word_count(csi2device_idi_word_count[15:0]),
		      .csi2device_idi_data(csi2device_idi_data[`CSI2_DEVICE_IDI_DATA_WIDTH-1:0]),
		      .csi2device_idi_data_en(csi2device_idi_data_en),
		      .csi2device_idi_byte_en(csi2device_idi_byte_en[4-1:0]),
		      .csi2device_idi_data_parity(csi2device_idi_data_parity[21-1:0]),
		      .app_aggr_idi_crc_err_int(app_aggr_idi_crc_err_int),
		      // Inputs
		      .reg_clear_send_pkt_cnt_lp_pf(reg_clear_send_pkt_cnt_lp_pf),
		      .reg_clear_send_pkt_cnt_lp_ph(reg_clear_send_pkt_cnt_lp_ph),
		      .reg_clear_send_pkt_cnt_sp_fe(reg_clear_send_pkt_cnt_sp_fe),
		      .reg_clear_send_pkt_cnt_sp_fs(reg_clear_send_pkt_cnt_sp_fs),
		      .reg_clear_send_pkt_cnt_sp_le(reg_clear_send_pkt_cnt_sp_le),
		      .reg_clear_send_pkt_cnt_sp_ls(reg_clear_send_pkt_cnt_sp_ls),
		      .reg_send_pkt_match_lp_dt(reg_send_pkt_match_lp_dt[5:0]),
		      .reg_send_pkt_match_lp_dt_en(reg_send_pkt_match_lp_dt_en),
		      .aggre_clk	(aggre_clk),
		      .aggre_clk_rst_n	(aggre_clk_rst_n),
		      .csi2device_idi_halt(csi2device_idi_halt),
		      .csi2device_idi_anti_halt(csi2device_idi_anti_halt),
		      .video_data_vld	(post2idi_video_data_vld		), // Templated
		      .video_data	(post2idi_video_data[VIDEO_DATA_SIZE-1:0]	), // Templated
		      .video_pipe_data_aggre_bypass(video_pipe_data_aggre_bypass[139:0]),
		      .video_pipe_vld_aggre_bypass(video_pipe_vld_aggre_bypass),
		      .app_aggregation_bypass(app_aggregation_bypass),
		      .reg_delete_lp_depend_on_wc_mux(reg_delete_lp_depend_on_wc_mux),
		      .reg_app_aggr_vc_bit_override_en(reg_app_aggr_vc_bit_override_en[2:0]),
		      .reg_app_aggr_vc_bit_override_value(reg_app_aggr_vc_bit_override_value[2:0]),
		      .reg_app_aggr_idi_crc_chk_en(reg_app_aggr_idi_crc_chk_en));


endmodule

---_FILE_END_---
