{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1359955047853 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Create Symbol File Quartus II 64-Bit " "Running Quartus II 64-Bit Create Symbol File" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1359955047853 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 03 21:17:27 2013 " "Processing started: Sun Feb 03 21:17:27 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1359955047853 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1359955047853 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off 141L -c 141L --generate_symbol=//psf/Home/Documents/cse141L/ALU.v " "Command: quartus_map --read_settings_files=on --write_settings_files=off 141L -c 141L --generate_symbol=//psf/Home/Documents/cse141L/ALU.v" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1359955047853 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "out alu.v(20) " "Verilog HDL Procedural Assignment error at alu.v(20): object \"out\" on left-hand side of assignment must have a variable data type" {  } { { "alu.v" "" { Text "//psf/Home/Documents/cse141L/alu.v" 20 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "" 0 -1 1359955048087 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "out alu.v(21) " "Verilog HDL Procedural Assignment error at alu.v(21): object \"out\" on left-hand side of assignment must have a variable data type" {  } { { "alu.v" "" { Text "//psf/Home/Documents/cse141L/alu.v" 21 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "" 0 -1 1359955048087 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "out alu.v(22) " "Verilog HDL Procedural Assignment error at alu.v(22): object \"out\" on left-hand side of assignment must have a variable data type" {  } { { "alu.v" "" { Text "//psf/Home/Documents/cse141L/alu.v" 22 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "" 0 -1 1359955048103 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "out alu.v(23) " "Verilog HDL Procedural Assignment error at alu.v(23): object \"out\" on left-hand side of assignment must have a variable data type" {  } { { "alu.v" "" { Text "//psf/Home/Documents/cse141L/alu.v" 23 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "" 0 -1 1359955048103 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Create Symbol File 4 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Create Symbol File was unsuccessful. 4 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "404 " "Peak virtual memory: 404 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1359955048103 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Feb 03 21:17:28 2013 " "Processing ended: Sun Feb 03 21:17:28 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1359955048103 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1359955048103 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1359955048103 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1359955048103 ""}
