SCHEMATIC START ;
# map:  version Diamond (64-bit) 3.11.3.469 -- WARNING: Map write only section -- Mon Mar 29 18:17:40 2021

SYSCONFIG PERSISTENT=OFF CONFIG_MODE=SPI DONE_OD=ON DONE_EX=OFF MCCLK_FREQ=2.5 CONFIG_SECURE=OFF WAKE_UP=21 WAKE_ON_LOCK=OFF COMPRESS_CONFIG=OFF ENABLE_NDR=OFF CONFIG_IOVOLTAGE=2.5 STRTUP=EXTERNAL ;
LOCATE COMP "Vsync" SITE "AA1" ;
LOCATE COMP "De" SITE "AD1" ;
LOCATE COMP "Hsync" SITE "AD2" ;
LOCATE COMP "Clk" SITE "U20" ;
LOCATE COMP "Clk_FPGA" SITE "M3" ;
LOCATE COMP "Led" SITE "E23" ;
FREQUENCY PORT "Clk_FPGA" 125.000000 MHz ;
SCHEMATIC END ;
RVL_ALIAS "clk" "clk"; 
BLOCK RESETPATHS ;
BLOCK ASYNCPATHS ;
BLOCK INTERCLOCKDOMAIN PATHS ;
BLOCK JTAGPATHS ;
COMMERCIAL ;
