Simulator report for 16_bit_CLA
Fri Apr 26 16:16:36 2019
Quartus II Version 8.0 Build 215 05/29/2008 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. Coverage Summary
  6. Complete 1/0-Value Coverage
  7. Missing 1-Value Coverage
  8. Missing 0-Value Coverage
  9. Simulator INI Usage
 10. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2008 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 50.0 ns      ;
; Simulation Netlist Size     ; 113 nodes    ;
; Simulation Coverage         ;       0.00 % ;
; Total Number of Transitions ; 3            ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Cyclone      ;
; Device                      ; EP1C20F400C7 ;
+-----------------------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                          ;
+--------------------------------------------------------------------------------------------+----------------+---------------+
; Option                                                                                     ; Setting        ; Default Value ;
+--------------------------------------------------------------------------------------------+----------------+---------------+
; Simulation mode                                                                            ; Timing         ; Timing        ;
; Start time                                                                                 ; 0 ns           ; 0 ns          ;
; End time                                                                                   ; 50 ns          ;               ;
; Simulation results format                                                                  ; CVWF           ;               ;
; Vector input source                                                                        ; 16_bit_CLA.vwf ;               ;
; Add pins automatically to simulation output waveforms                                      ; On             ; On            ;
; Check outputs                                                                              ; Off            ; Off           ;
; Report simulation coverage                                                                 ; On             ; On            ;
; Display complete 1/0 value coverage report                                                 ; On             ; On            ;
; Display missing 1-value coverage report                                                    ; On             ; On            ;
; Display missing 0-value coverage report                                                    ; On             ; On            ;
; Detect setup and hold time violations                                                      ; Off            ; Off           ;
; Detect glitches                                                                            ; Off            ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off            ; Off           ;
; Generate Signal Activity File                                                              ; Off            ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off            ; Off           ;
; Group bus channels in simulation results                                                   ; Off            ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On             ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE     ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off            ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; Off            ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto           ; Auto          ;
+--------------------------------------------------------------------------------------------+----------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II to view the waveform report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;       0.00 % ;
; Total nodes checked                                 ; 113          ;
; Total output ports checked                          ; 113          ;
; Total output ports with complete 1/0-value coverage ; 0            ;
; Total output ports with no 1/0-value coverage       ; 110          ;
; Total output ports with no 1-value coverage         ; 110          ;
; Total output ports with no 0-value coverage         ; 113          ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+-------------------------------------------------+
; Complete 1/0-Value Coverage                     ;
+-----------+------------------+------------------+
; Node Name ; Output Port Name ; Output Port Type ;
+-----------+------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                                       ;
+----------------------------------------------------------------------+----------------------------------------------------------------------+------------------+
; Node Name                                                            ; Output Port Name                                                     ; Output Port Type ;
+----------------------------------------------------------------------+----------------------------------------------------------------------+------------------+
; |16_bit_CLA|4_bit_CLA:inst14|lookahead_circuitry_4bit:inst7|Cout~186 ; |16_bit_CLA|4_bit_CLA:inst14|lookahead_circuitry_4bit:inst7|Cout~186 ; combout          ;
; |16_bit_CLA|4_bit_CLA:inst14|lookahead_circuitry_4bit:inst7|Cout~187 ; |16_bit_CLA|4_bit_CLA:inst14|lookahead_circuitry_4bit:inst7|Cout~187 ; combout          ;
; |16_bit_CLA|4_bit_CLA:inst14|lookahead_circuitry_4bit:inst7|Cout~188 ; |16_bit_CLA|4_bit_CLA:inst14|lookahead_circuitry_4bit:inst7|Cout~188 ; combout          ;
; |16_bit_CLA|4_bit_CLA:inst14|lookahead_circuitry_4bit:inst7|Cout~189 ; |16_bit_CLA|4_bit_CLA:inst14|lookahead_circuitry_4bit:inst7|Cout~189 ; combout          ;
; |16_bit_CLA|4_bit_CLA:inst14|inputs_block:inst1|P                    ; |16_bit_CLA|4_bit_CLA:inst14|inputs_block:inst1|P                    ; combout          ;
; |16_bit_CLA|4_bit_CLA:inst13|lookahead_circuitry_4bit:inst7|Cout~188 ; |16_bit_CLA|4_bit_CLA:inst13|lookahead_circuitry_4bit:inst7|Cout~188 ; combout          ;
; |16_bit_CLA|4_bit_CLA:inst13|lookahead_circuitry_4bit:inst7|Cout~189 ; |16_bit_CLA|4_bit_CLA:inst13|lookahead_circuitry_4bit:inst7|Cout~189 ; combout          ;
; |16_bit_CLA|4_bit_CLA:inst13|lookahead_circuitry_4bit:inst7|Cout~190 ; |16_bit_CLA|4_bit_CLA:inst13|lookahead_circuitry_4bit:inst7|Cout~190 ; combout          ;
; |16_bit_CLA|4_bit_CLA:inst13|lookahead_circuitry_4bit:inst7|Cout~191 ; |16_bit_CLA|4_bit_CLA:inst13|lookahead_circuitry_4bit:inst7|Cout~191 ; combout          ;
; |16_bit_CLA|4_bit_CLA:inst|lookahead_circuitry_4bit:inst7|Cout~230   ; |16_bit_CLA|4_bit_CLA:inst|lookahead_circuitry_4bit:inst7|Cout~230   ; combout          ;
; |16_bit_CLA|4_bit_CLA:inst|lookahead_circuitry_4bit:inst7|Cout~231   ; |16_bit_CLA|4_bit_CLA:inst|lookahead_circuitry_4bit:inst7|Cout~231   ; combout          ;
; |16_bit_CLA|4_bit_CLA:inst|lookahead_circuitry_4bit:inst7|Cout~232   ; |16_bit_CLA|4_bit_CLA:inst|lookahead_circuitry_4bit:inst7|Cout~232   ; combout          ;
; |16_bit_CLA|4_bit_CLA:inst|lookahead_circuitry_4bit:inst7|Cout~233   ; |16_bit_CLA|4_bit_CLA:inst|lookahead_circuitry_4bit:inst7|Cout~233   ; combout          ;
; |16_bit_CLA|4_bit_CLA:inst|lookahead_circuitry_4bit:inst7|C1~39      ; |16_bit_CLA|4_bit_CLA:inst|lookahead_circuitry_4bit:inst7|C1~39      ; combout          ;
; |16_bit_CLA|4_bit_CLA:inst|lookahead_circuitry_4bit:inst7|Cout~234   ; |16_bit_CLA|4_bit_CLA:inst|lookahead_circuitry_4bit:inst7|Cout~234   ; combout          ;
; |16_bit_CLA|4_bit_CLA:inst13|lookahead_circuitry_4bit:inst7|C2~23    ; |16_bit_CLA|4_bit_CLA:inst13|lookahead_circuitry_4bit:inst7|C2~23    ; combout          ;
; |16_bit_CLA|4_bit_CLA:inst13|lookahead_circuitry_4bit:inst7|C2~24    ; |16_bit_CLA|4_bit_CLA:inst13|lookahead_circuitry_4bit:inst7|C2~24    ; combout          ;
; |16_bit_CLA|4_bit_CLA:inst14|lookahead_circuitry_4bit:inst7|C3~128   ; |16_bit_CLA|4_bit_CLA:inst14|lookahead_circuitry_4bit:inst7|C3~128   ; combout          ;
; |16_bit_CLA|4_bit_CLA:inst14|lookahead_circuitry_4bit:inst7|Cout~190 ; |16_bit_CLA|4_bit_CLA:inst14|lookahead_circuitry_4bit:inst7|Cout~190 ; combout          ;
; |16_bit_CLA|4_bit_CLA:inst15|lookahead_circuitry_4bit:inst7|C2~18    ; |16_bit_CLA|4_bit_CLA:inst15|lookahead_circuitry_4bit:inst7|C2~18    ; combout          ;
; |16_bit_CLA|4_bit_CLA:inst15|lookahead_circuitry_4bit:inst7|C2~19    ; |16_bit_CLA|4_bit_CLA:inst15|lookahead_circuitry_4bit:inst7|C2~19    ; combout          ;
; |16_bit_CLA|4_bit_CLA:inst15|lookahead_circuitry_4bit:inst7|Cout~317 ; |16_bit_CLA|4_bit_CLA:inst15|lookahead_circuitry_4bit:inst7|Cout~317 ; combout          ;
; |16_bit_CLA|4_bit_CLA:inst15|lookahead_circuitry_4bit:inst7|Cout~318 ; |16_bit_CLA|4_bit_CLA:inst15|lookahead_circuitry_4bit:inst7|Cout~318 ; combout          ;
; |16_bit_CLA|4_bit_CLA:inst15|lookahead_circuitry_4bit:inst7|Cout~319 ; |16_bit_CLA|4_bit_CLA:inst15|lookahead_circuitry_4bit:inst7|Cout~319 ; combout          ;
; |16_bit_CLA|4_bit_CLA:inst15|inputs_block:inst4|S~240                ; |16_bit_CLA|4_bit_CLA:inst15|inputs_block:inst4|S~240                ; combout          ;
; |16_bit_CLA|4_bit_CLA:inst15|inputs_block:inst4|S~241                ; |16_bit_CLA|4_bit_CLA:inst15|inputs_block:inst4|S~241                ; combout          ;
; |16_bit_CLA|4_bit_CLA:inst15|inputs_block:inst4|S~242                ; |16_bit_CLA|4_bit_CLA:inst15|inputs_block:inst4|S~242                ; combout          ;
; |16_bit_CLA|4_bit_CLA:inst15|inputs_block:inst4|S~243                ; |16_bit_CLA|4_bit_CLA:inst15|inputs_block:inst4|S~243                ; combout          ;
; |16_bit_CLA|4_bit_CLA:inst15|lookahead_circuitry_4bit:inst7|C2~20    ; |16_bit_CLA|4_bit_CLA:inst15|lookahead_circuitry_4bit:inst7|C2~20    ; combout          ;
; |16_bit_CLA|4_bit_CLA:inst15|inputs_block:inst3|S                    ; |16_bit_CLA|4_bit_CLA:inst15|inputs_block:inst3|S                    ; combout          ;
; |16_bit_CLA|4_bit_CLA:inst15|lookahead_circuitry_4bit:inst7|C1~3     ; |16_bit_CLA|4_bit_CLA:inst15|lookahead_circuitry_4bit:inst7|C1~3     ; combout          ;
; |16_bit_CLA|4_bit_CLA:inst15|inputs_block:inst2|S~15                 ; |16_bit_CLA|4_bit_CLA:inst15|inputs_block:inst2|S~15                 ; combout          ;
; |16_bit_CLA|4_bit_CLA:inst15|inputs_block:inst1|S                    ; |16_bit_CLA|4_bit_CLA:inst15|inputs_block:inst1|S                    ; combout          ;
; |16_bit_CLA|4_bit_CLA:inst14|inputs_block:inst4|S~234                ; |16_bit_CLA|4_bit_CLA:inst14|inputs_block:inst4|S~234                ; combout          ;
; |16_bit_CLA|4_bit_CLA:inst14|inputs_block:inst4|S~235                ; |16_bit_CLA|4_bit_CLA:inst14|inputs_block:inst4|S~235                ; combout          ;
; |16_bit_CLA|4_bit_CLA:inst14|inputs_block:inst4|S~236                ; |16_bit_CLA|4_bit_CLA:inst14|inputs_block:inst4|S~236                ; combout          ;
; |16_bit_CLA|4_bit_CLA:inst14|inputs_block:inst4|S~237                ; |16_bit_CLA|4_bit_CLA:inst14|inputs_block:inst4|S~237                ; combout          ;
; |16_bit_CLA|4_bit_CLA:inst14|lookahead_circuitry_4bit:inst7|C2~16    ; |16_bit_CLA|4_bit_CLA:inst14|lookahead_circuitry_4bit:inst7|C2~16    ; combout          ;
; |16_bit_CLA|4_bit_CLA:inst14|lookahead_circuitry_4bit:inst7|C2~17    ; |16_bit_CLA|4_bit_CLA:inst14|lookahead_circuitry_4bit:inst7|C2~17    ; combout          ;
; |16_bit_CLA|4_bit_CLA:inst14|inputs_block:inst3|S                    ; |16_bit_CLA|4_bit_CLA:inst14|inputs_block:inst3|S                    ; combout          ;
; |16_bit_CLA|4_bit_CLA:inst14|lookahead_circuitry_4bit:inst7|C1~3     ; |16_bit_CLA|4_bit_CLA:inst14|lookahead_circuitry_4bit:inst7|C1~3     ; combout          ;
; |16_bit_CLA|4_bit_CLA:inst14|inputs_block:inst2|S~15                 ; |16_bit_CLA|4_bit_CLA:inst14|inputs_block:inst2|S~15                 ; combout          ;
; |16_bit_CLA|4_bit_CLA:inst14|inputs_block:inst1|S                    ; |16_bit_CLA|4_bit_CLA:inst14|inputs_block:inst1|S                    ; combout          ;
; |16_bit_CLA|4_bit_CLA:inst13|inputs_block:inst4|S~240                ; |16_bit_CLA|4_bit_CLA:inst13|inputs_block:inst4|S~240                ; combout          ;
; |16_bit_CLA|4_bit_CLA:inst13|inputs_block:inst4|S~241                ; |16_bit_CLA|4_bit_CLA:inst13|inputs_block:inst4|S~241                ; combout          ;
; |16_bit_CLA|4_bit_CLA:inst13|inputs_block:inst4|S~242                ; |16_bit_CLA|4_bit_CLA:inst13|inputs_block:inst4|S~242                ; combout          ;
; |16_bit_CLA|4_bit_CLA:inst13|inputs_block:inst4|S~243                ; |16_bit_CLA|4_bit_CLA:inst13|inputs_block:inst4|S~243                ; combout          ;
; |16_bit_CLA|4_bit_CLA:inst13|lookahead_circuitry_4bit:inst7|C2~25    ; |16_bit_CLA|4_bit_CLA:inst13|lookahead_circuitry_4bit:inst7|C2~25    ; combout          ;
; |16_bit_CLA|4_bit_CLA:inst13|inputs_block:inst3|S                    ; |16_bit_CLA|4_bit_CLA:inst13|inputs_block:inst3|S                    ; combout          ;
; |16_bit_CLA|4_bit_CLA:inst13|lookahead_circuitry_4bit:inst7|C1~3     ; |16_bit_CLA|4_bit_CLA:inst13|lookahead_circuitry_4bit:inst7|C1~3     ; combout          ;
; |16_bit_CLA|4_bit_CLA:inst13|inputs_block:inst2|S~15                 ; |16_bit_CLA|4_bit_CLA:inst13|inputs_block:inst2|S~15                 ; combout          ;
; |16_bit_CLA|4_bit_CLA:inst13|inputs_block:inst1|S                    ; |16_bit_CLA|4_bit_CLA:inst13|inputs_block:inst1|S                    ; combout          ;
; |16_bit_CLA|4_bit_CLA:inst|lookahead_circuitry_4bit:inst7|C3~175     ; |16_bit_CLA|4_bit_CLA:inst|lookahead_circuitry_4bit:inst7|C3~175     ; combout          ;
; |16_bit_CLA|4_bit_CLA:inst|inputs_block:inst2|P                      ; |16_bit_CLA|4_bit_CLA:inst|inputs_block:inst2|P                      ; combout          ;
; |16_bit_CLA|4_bit_CLA:inst|lookahead_circuitry_4bit:inst7|C3~176     ; |16_bit_CLA|4_bit_CLA:inst|lookahead_circuitry_4bit:inst7|C3~176     ; combout          ;
; |16_bit_CLA|4_bit_CLA:inst|lookahead_circuitry_4bit:inst7|C3~177     ; |16_bit_CLA|4_bit_CLA:inst|lookahead_circuitry_4bit:inst7|C3~177     ; combout          ;
; |16_bit_CLA|4_bit_CLA:inst|inputs_block:inst4|S                      ; |16_bit_CLA|4_bit_CLA:inst|inputs_block:inst4|S                      ; combout          ;
; |16_bit_CLA|4_bit_CLA:inst|lookahead_circuitry_4bit:inst7|C2~66      ; |16_bit_CLA|4_bit_CLA:inst|lookahead_circuitry_4bit:inst7|C2~66      ; combout          ;
; |16_bit_CLA|4_bit_CLA:inst|inputs_block:inst3|S~75                   ; |16_bit_CLA|4_bit_CLA:inst|inputs_block:inst3|S~75                   ; combout          ;
; |16_bit_CLA|4_bit_CLA:inst|inputs_block:inst3|S                      ; |16_bit_CLA|4_bit_CLA:inst|inputs_block:inst3|S                      ; combout          ;
; |16_bit_CLA|4_bit_CLA:inst|inputs_block:inst2|S                      ; |16_bit_CLA|4_bit_CLA:inst|inputs_block:inst2|S                      ; combout          ;
; |16_bit_CLA|4_bit_CLA:inst13|lookahead_circuitry_4bit:inst7|Cout~192 ; |16_bit_CLA|4_bit_CLA:inst13|lookahead_circuitry_4bit:inst7|Cout~192 ; combout          ;
; |16_bit_CLA|S[16]                                                    ; |16_bit_CLA|S[16]                                                    ; padio            ;
; |16_bit_CLA|S[15]                                                    ; |16_bit_CLA|S[15]                                                    ; padio            ;
; |16_bit_CLA|S[14]                                                    ; |16_bit_CLA|S[14]                                                    ; padio            ;
; |16_bit_CLA|S[13]                                                    ; |16_bit_CLA|S[13]                                                    ; padio            ;
; |16_bit_CLA|S[12]                                                    ; |16_bit_CLA|S[12]                                                    ; padio            ;
; |16_bit_CLA|S[11]                                                    ; |16_bit_CLA|S[11]                                                    ; padio            ;
; |16_bit_CLA|S[10]                                                    ; |16_bit_CLA|S[10]                                                    ; padio            ;
; |16_bit_CLA|S[9]                                                     ; |16_bit_CLA|S[9]                                                     ; padio            ;
; |16_bit_CLA|S[8]                                                     ; |16_bit_CLA|S[8]                                                     ; padio            ;
; |16_bit_CLA|S[7]                                                     ; |16_bit_CLA|S[7]                                                     ; padio            ;
; |16_bit_CLA|S[6]                                                     ; |16_bit_CLA|S[6]                                                     ; padio            ;
; |16_bit_CLA|S[5]                                                     ; |16_bit_CLA|S[5]                                                     ; padio            ;
; |16_bit_CLA|S[4]                                                     ; |16_bit_CLA|S[4]                                                     ; padio            ;
; |16_bit_CLA|S[3]                                                     ; |16_bit_CLA|S[3]                                                     ; padio            ;
; |16_bit_CLA|S[2]                                                     ; |16_bit_CLA|S[2]                                                     ; padio            ;
; |16_bit_CLA|S[1]                                                     ; |16_bit_CLA|S[1]                                                     ; padio            ;
; |16_bit_CLA|A[15]                                                    ; |16_bit_CLA|A[15]~corein                                             ; combout          ;
; |16_bit_CLA|B[15]                                                    ; |16_bit_CLA|B[15]~corein                                             ; combout          ;
; |16_bit_CLA|B[14]                                                    ; |16_bit_CLA|B[14]~corein                                             ; combout          ;
; |16_bit_CLA|A[14]                                                    ; |16_bit_CLA|A[14]~corein                                             ; combout          ;
; |16_bit_CLA|B[10]                                                    ; |16_bit_CLA|B[10]~corein                                             ; combout          ;
; |16_bit_CLA|A[10]                                                    ; |16_bit_CLA|A[10]~corein                                             ; combout          ;
; |16_bit_CLA|A[11]                                                    ; |16_bit_CLA|A[11]~corein                                             ; combout          ;
; |16_bit_CLA|B[11]                                                    ; |16_bit_CLA|B[11]~corein                                             ; combout          ;
; |16_bit_CLA|A[9]                                                     ; |16_bit_CLA|A[9]~corein                                              ; combout          ;
; |16_bit_CLA|B[9]                                                     ; |16_bit_CLA|B[9]~corein                                              ; combout          ;
; |16_bit_CLA|A[8]                                                     ; |16_bit_CLA|A[8]~corein                                              ; combout          ;
; |16_bit_CLA|B[8]                                                     ; |16_bit_CLA|B[8]~corein                                              ; combout          ;
; |16_bit_CLA|B[6]                                                     ; |16_bit_CLA|B[6]~corein                                              ; combout          ;
; |16_bit_CLA|A[6]                                                     ; |16_bit_CLA|A[6]~corein                                              ; combout          ;
; |16_bit_CLA|A[7]                                                     ; |16_bit_CLA|A[7]~corein                                              ; combout          ;
; |16_bit_CLA|B[7]                                                     ; |16_bit_CLA|B[7]~corein                                              ; combout          ;
; |16_bit_CLA|A[5]                                                     ; |16_bit_CLA|A[5]~corein                                              ; combout          ;
; |16_bit_CLA|B[5]                                                     ; |16_bit_CLA|B[5]~corein                                              ; combout          ;
; |16_bit_CLA|A[4]                                                     ; |16_bit_CLA|A[4]~corein                                              ; combout          ;
; |16_bit_CLA|B[4]                                                     ; |16_bit_CLA|B[4]~corein                                              ; combout          ;
; |16_bit_CLA|B[2]                                                     ; |16_bit_CLA|B[2]~corein                                              ; combout          ;
; |16_bit_CLA|A[2]                                                     ; |16_bit_CLA|A[2]~corein                                              ; combout          ;
; |16_bit_CLA|A[3]                                                     ; |16_bit_CLA|A[3]~corein                                              ; combout          ;
; |16_bit_CLA|B[3]                                                     ; |16_bit_CLA|B[3]~corein                                              ; combout          ;
; |16_bit_CLA|A[1]                                                     ; |16_bit_CLA|A[1]~corein                                              ; combout          ;
; |16_bit_CLA|B[1]                                                     ; |16_bit_CLA|B[1]~corein                                              ; combout          ;
; |16_bit_CLA|A[0]                                                     ; |16_bit_CLA|A[0]~corein                                              ; combout          ;
; |16_bit_CLA|Cin                                                      ; |16_bit_CLA|Cin~corein                                               ; combout          ;
; |16_bit_CLA|A[13]                                                    ; |16_bit_CLA|A[13]~corein                                             ; combout          ;
; |16_bit_CLA|B[13]                                                    ; |16_bit_CLA|B[13]~corein                                             ; combout          ;
; |16_bit_CLA|A[12]                                                    ; |16_bit_CLA|A[12]~corein                                             ; combout          ;
; |16_bit_CLA|B[12]                                                    ; |16_bit_CLA|B[12]~corein                                             ; combout          ;
+----------------------------------------------------------------------+----------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                       ;
+----------------------------------------------------------------------+----------------------------------------------------------------------+------------------+
; Node Name                                                            ; Output Port Name                                                     ; Output Port Type ;
+----------------------------------------------------------------------+----------------------------------------------------------------------+------------------+
; |16_bit_CLA|4_bit_CLA:inst14|lookahead_circuitry_4bit:inst7|Cout~186 ; |16_bit_CLA|4_bit_CLA:inst14|lookahead_circuitry_4bit:inst7|Cout~186 ; combout          ;
; |16_bit_CLA|4_bit_CLA:inst14|lookahead_circuitry_4bit:inst7|Cout~187 ; |16_bit_CLA|4_bit_CLA:inst14|lookahead_circuitry_4bit:inst7|Cout~187 ; combout          ;
; |16_bit_CLA|4_bit_CLA:inst14|lookahead_circuitry_4bit:inst7|Cout~188 ; |16_bit_CLA|4_bit_CLA:inst14|lookahead_circuitry_4bit:inst7|Cout~188 ; combout          ;
; |16_bit_CLA|4_bit_CLA:inst14|lookahead_circuitry_4bit:inst7|Cout~189 ; |16_bit_CLA|4_bit_CLA:inst14|lookahead_circuitry_4bit:inst7|Cout~189 ; combout          ;
; |16_bit_CLA|4_bit_CLA:inst14|inputs_block:inst1|P                    ; |16_bit_CLA|4_bit_CLA:inst14|inputs_block:inst1|P                    ; combout          ;
; |16_bit_CLA|4_bit_CLA:inst13|lookahead_circuitry_4bit:inst7|Cout~188 ; |16_bit_CLA|4_bit_CLA:inst13|lookahead_circuitry_4bit:inst7|Cout~188 ; combout          ;
; |16_bit_CLA|4_bit_CLA:inst13|lookahead_circuitry_4bit:inst7|Cout~189 ; |16_bit_CLA|4_bit_CLA:inst13|lookahead_circuitry_4bit:inst7|Cout~189 ; combout          ;
; |16_bit_CLA|4_bit_CLA:inst13|lookahead_circuitry_4bit:inst7|Cout~190 ; |16_bit_CLA|4_bit_CLA:inst13|lookahead_circuitry_4bit:inst7|Cout~190 ; combout          ;
; |16_bit_CLA|4_bit_CLA:inst13|lookahead_circuitry_4bit:inst7|Cout~191 ; |16_bit_CLA|4_bit_CLA:inst13|lookahead_circuitry_4bit:inst7|Cout~191 ; combout          ;
; |16_bit_CLA|4_bit_CLA:inst|lookahead_circuitry_4bit:inst7|Cout~230   ; |16_bit_CLA|4_bit_CLA:inst|lookahead_circuitry_4bit:inst7|Cout~230   ; combout          ;
; |16_bit_CLA|4_bit_CLA:inst|lookahead_circuitry_4bit:inst7|Cout~231   ; |16_bit_CLA|4_bit_CLA:inst|lookahead_circuitry_4bit:inst7|Cout~231   ; combout          ;
; |16_bit_CLA|4_bit_CLA:inst|lookahead_circuitry_4bit:inst7|Cout~232   ; |16_bit_CLA|4_bit_CLA:inst|lookahead_circuitry_4bit:inst7|Cout~232   ; combout          ;
; |16_bit_CLA|4_bit_CLA:inst|lookahead_circuitry_4bit:inst7|Cout~233   ; |16_bit_CLA|4_bit_CLA:inst|lookahead_circuitry_4bit:inst7|Cout~233   ; combout          ;
; |16_bit_CLA|4_bit_CLA:inst|lookahead_circuitry_4bit:inst7|C1~39      ; |16_bit_CLA|4_bit_CLA:inst|lookahead_circuitry_4bit:inst7|C1~39      ; combout          ;
; |16_bit_CLA|4_bit_CLA:inst|lookahead_circuitry_4bit:inst7|Cout~234   ; |16_bit_CLA|4_bit_CLA:inst|lookahead_circuitry_4bit:inst7|Cout~234   ; combout          ;
; |16_bit_CLA|4_bit_CLA:inst13|lookahead_circuitry_4bit:inst7|C2~23    ; |16_bit_CLA|4_bit_CLA:inst13|lookahead_circuitry_4bit:inst7|C2~23    ; combout          ;
; |16_bit_CLA|4_bit_CLA:inst13|lookahead_circuitry_4bit:inst7|C2~24    ; |16_bit_CLA|4_bit_CLA:inst13|lookahead_circuitry_4bit:inst7|C2~24    ; combout          ;
; |16_bit_CLA|4_bit_CLA:inst14|lookahead_circuitry_4bit:inst7|C3~128   ; |16_bit_CLA|4_bit_CLA:inst14|lookahead_circuitry_4bit:inst7|C3~128   ; combout          ;
; |16_bit_CLA|4_bit_CLA:inst14|lookahead_circuitry_4bit:inst7|Cout~190 ; |16_bit_CLA|4_bit_CLA:inst14|lookahead_circuitry_4bit:inst7|Cout~190 ; combout          ;
; |16_bit_CLA|4_bit_CLA:inst15|lookahead_circuitry_4bit:inst7|C2~18    ; |16_bit_CLA|4_bit_CLA:inst15|lookahead_circuitry_4bit:inst7|C2~18    ; combout          ;
; |16_bit_CLA|4_bit_CLA:inst15|lookahead_circuitry_4bit:inst7|C2~19    ; |16_bit_CLA|4_bit_CLA:inst15|lookahead_circuitry_4bit:inst7|C2~19    ; combout          ;
; |16_bit_CLA|4_bit_CLA:inst15|lookahead_circuitry_4bit:inst7|Cout~317 ; |16_bit_CLA|4_bit_CLA:inst15|lookahead_circuitry_4bit:inst7|Cout~317 ; combout          ;
; |16_bit_CLA|4_bit_CLA:inst15|lookahead_circuitry_4bit:inst7|Cout~318 ; |16_bit_CLA|4_bit_CLA:inst15|lookahead_circuitry_4bit:inst7|Cout~318 ; combout          ;
; |16_bit_CLA|4_bit_CLA:inst15|lookahead_circuitry_4bit:inst7|Cout~319 ; |16_bit_CLA|4_bit_CLA:inst15|lookahead_circuitry_4bit:inst7|Cout~319 ; combout          ;
; |16_bit_CLA|4_bit_CLA:inst15|inputs_block:inst4|S~240                ; |16_bit_CLA|4_bit_CLA:inst15|inputs_block:inst4|S~240                ; combout          ;
; |16_bit_CLA|4_bit_CLA:inst15|inputs_block:inst4|S~241                ; |16_bit_CLA|4_bit_CLA:inst15|inputs_block:inst4|S~241                ; combout          ;
; |16_bit_CLA|4_bit_CLA:inst15|inputs_block:inst4|S~242                ; |16_bit_CLA|4_bit_CLA:inst15|inputs_block:inst4|S~242                ; combout          ;
; |16_bit_CLA|4_bit_CLA:inst15|inputs_block:inst4|S~243                ; |16_bit_CLA|4_bit_CLA:inst15|inputs_block:inst4|S~243                ; combout          ;
; |16_bit_CLA|4_bit_CLA:inst15|lookahead_circuitry_4bit:inst7|C2~20    ; |16_bit_CLA|4_bit_CLA:inst15|lookahead_circuitry_4bit:inst7|C2~20    ; combout          ;
; |16_bit_CLA|4_bit_CLA:inst15|inputs_block:inst3|S                    ; |16_bit_CLA|4_bit_CLA:inst15|inputs_block:inst3|S                    ; combout          ;
; |16_bit_CLA|4_bit_CLA:inst15|lookahead_circuitry_4bit:inst7|C1~3     ; |16_bit_CLA|4_bit_CLA:inst15|lookahead_circuitry_4bit:inst7|C1~3     ; combout          ;
; |16_bit_CLA|4_bit_CLA:inst15|inputs_block:inst2|S~15                 ; |16_bit_CLA|4_bit_CLA:inst15|inputs_block:inst2|S~15                 ; combout          ;
; |16_bit_CLA|4_bit_CLA:inst15|inputs_block:inst1|S                    ; |16_bit_CLA|4_bit_CLA:inst15|inputs_block:inst1|S                    ; combout          ;
; |16_bit_CLA|4_bit_CLA:inst14|inputs_block:inst4|S~234                ; |16_bit_CLA|4_bit_CLA:inst14|inputs_block:inst4|S~234                ; combout          ;
; |16_bit_CLA|4_bit_CLA:inst14|inputs_block:inst4|S~235                ; |16_bit_CLA|4_bit_CLA:inst14|inputs_block:inst4|S~235                ; combout          ;
; |16_bit_CLA|4_bit_CLA:inst14|inputs_block:inst4|S~236                ; |16_bit_CLA|4_bit_CLA:inst14|inputs_block:inst4|S~236                ; combout          ;
; |16_bit_CLA|4_bit_CLA:inst14|inputs_block:inst4|S~237                ; |16_bit_CLA|4_bit_CLA:inst14|inputs_block:inst4|S~237                ; combout          ;
; |16_bit_CLA|4_bit_CLA:inst14|lookahead_circuitry_4bit:inst7|C2~16    ; |16_bit_CLA|4_bit_CLA:inst14|lookahead_circuitry_4bit:inst7|C2~16    ; combout          ;
; |16_bit_CLA|4_bit_CLA:inst14|lookahead_circuitry_4bit:inst7|C2~17    ; |16_bit_CLA|4_bit_CLA:inst14|lookahead_circuitry_4bit:inst7|C2~17    ; combout          ;
; |16_bit_CLA|4_bit_CLA:inst14|inputs_block:inst3|S                    ; |16_bit_CLA|4_bit_CLA:inst14|inputs_block:inst3|S                    ; combout          ;
; |16_bit_CLA|4_bit_CLA:inst14|lookahead_circuitry_4bit:inst7|C1~3     ; |16_bit_CLA|4_bit_CLA:inst14|lookahead_circuitry_4bit:inst7|C1~3     ; combout          ;
; |16_bit_CLA|4_bit_CLA:inst14|inputs_block:inst2|S~15                 ; |16_bit_CLA|4_bit_CLA:inst14|inputs_block:inst2|S~15                 ; combout          ;
; |16_bit_CLA|4_bit_CLA:inst14|inputs_block:inst1|S                    ; |16_bit_CLA|4_bit_CLA:inst14|inputs_block:inst1|S                    ; combout          ;
; |16_bit_CLA|4_bit_CLA:inst13|inputs_block:inst4|S~240                ; |16_bit_CLA|4_bit_CLA:inst13|inputs_block:inst4|S~240                ; combout          ;
; |16_bit_CLA|4_bit_CLA:inst13|inputs_block:inst4|S~241                ; |16_bit_CLA|4_bit_CLA:inst13|inputs_block:inst4|S~241                ; combout          ;
; |16_bit_CLA|4_bit_CLA:inst13|inputs_block:inst4|S~242                ; |16_bit_CLA|4_bit_CLA:inst13|inputs_block:inst4|S~242                ; combout          ;
; |16_bit_CLA|4_bit_CLA:inst13|inputs_block:inst4|S~243                ; |16_bit_CLA|4_bit_CLA:inst13|inputs_block:inst4|S~243                ; combout          ;
; |16_bit_CLA|4_bit_CLA:inst13|lookahead_circuitry_4bit:inst7|C2~25    ; |16_bit_CLA|4_bit_CLA:inst13|lookahead_circuitry_4bit:inst7|C2~25    ; combout          ;
; |16_bit_CLA|4_bit_CLA:inst13|inputs_block:inst3|S                    ; |16_bit_CLA|4_bit_CLA:inst13|inputs_block:inst3|S                    ; combout          ;
; |16_bit_CLA|4_bit_CLA:inst13|lookahead_circuitry_4bit:inst7|C1~3     ; |16_bit_CLA|4_bit_CLA:inst13|lookahead_circuitry_4bit:inst7|C1~3     ; combout          ;
; |16_bit_CLA|4_bit_CLA:inst13|inputs_block:inst2|S~15                 ; |16_bit_CLA|4_bit_CLA:inst13|inputs_block:inst2|S~15                 ; combout          ;
; |16_bit_CLA|4_bit_CLA:inst13|inputs_block:inst1|S                    ; |16_bit_CLA|4_bit_CLA:inst13|inputs_block:inst1|S                    ; combout          ;
; |16_bit_CLA|4_bit_CLA:inst|lookahead_circuitry_4bit:inst7|C3~175     ; |16_bit_CLA|4_bit_CLA:inst|lookahead_circuitry_4bit:inst7|C3~175     ; combout          ;
; |16_bit_CLA|4_bit_CLA:inst|inputs_block:inst2|P                      ; |16_bit_CLA|4_bit_CLA:inst|inputs_block:inst2|P                      ; combout          ;
; |16_bit_CLA|4_bit_CLA:inst|lookahead_circuitry_4bit:inst7|C3~176     ; |16_bit_CLA|4_bit_CLA:inst|lookahead_circuitry_4bit:inst7|C3~176     ; combout          ;
; |16_bit_CLA|4_bit_CLA:inst|lookahead_circuitry_4bit:inst7|C3~177     ; |16_bit_CLA|4_bit_CLA:inst|lookahead_circuitry_4bit:inst7|C3~177     ; combout          ;
; |16_bit_CLA|4_bit_CLA:inst|inputs_block:inst4|S                      ; |16_bit_CLA|4_bit_CLA:inst|inputs_block:inst4|S                      ; combout          ;
; |16_bit_CLA|4_bit_CLA:inst|lookahead_circuitry_4bit:inst7|C2~66      ; |16_bit_CLA|4_bit_CLA:inst|lookahead_circuitry_4bit:inst7|C2~66      ; combout          ;
; |16_bit_CLA|4_bit_CLA:inst|inputs_block:inst3|S~75                   ; |16_bit_CLA|4_bit_CLA:inst|inputs_block:inst3|S~75                   ; combout          ;
; |16_bit_CLA|4_bit_CLA:inst|inputs_block:inst3|S                      ; |16_bit_CLA|4_bit_CLA:inst|inputs_block:inst3|S                      ; combout          ;
; |16_bit_CLA|4_bit_CLA:inst|inputs_block:inst2|S                      ; |16_bit_CLA|4_bit_CLA:inst|inputs_block:inst2|S                      ; combout          ;
; |16_bit_CLA|4_bit_CLA:inst|inputs_block:inst1|S~15                   ; |16_bit_CLA|4_bit_CLA:inst|inputs_block:inst1|S~15                   ; combout          ;
; |16_bit_CLA|4_bit_CLA:inst13|lookahead_circuitry_4bit:inst7|Cout~192 ; |16_bit_CLA|4_bit_CLA:inst13|lookahead_circuitry_4bit:inst7|Cout~192 ; combout          ;
; |16_bit_CLA|S[16]                                                    ; |16_bit_CLA|S[16]                                                    ; padio            ;
; |16_bit_CLA|S[15]                                                    ; |16_bit_CLA|S[15]                                                    ; padio            ;
; |16_bit_CLA|S[14]                                                    ; |16_bit_CLA|S[14]                                                    ; padio            ;
; |16_bit_CLA|S[13]                                                    ; |16_bit_CLA|S[13]                                                    ; padio            ;
; |16_bit_CLA|S[12]                                                    ; |16_bit_CLA|S[12]                                                    ; padio            ;
; |16_bit_CLA|S[11]                                                    ; |16_bit_CLA|S[11]                                                    ; padio            ;
; |16_bit_CLA|S[10]                                                    ; |16_bit_CLA|S[10]                                                    ; padio            ;
; |16_bit_CLA|S[9]                                                     ; |16_bit_CLA|S[9]                                                     ; padio            ;
; |16_bit_CLA|S[8]                                                     ; |16_bit_CLA|S[8]                                                     ; padio            ;
; |16_bit_CLA|S[7]                                                     ; |16_bit_CLA|S[7]                                                     ; padio            ;
; |16_bit_CLA|S[6]                                                     ; |16_bit_CLA|S[6]                                                     ; padio            ;
; |16_bit_CLA|S[5]                                                     ; |16_bit_CLA|S[5]                                                     ; padio            ;
; |16_bit_CLA|S[4]                                                     ; |16_bit_CLA|S[4]                                                     ; padio            ;
; |16_bit_CLA|S[3]                                                     ; |16_bit_CLA|S[3]                                                     ; padio            ;
; |16_bit_CLA|S[2]                                                     ; |16_bit_CLA|S[2]                                                     ; padio            ;
; |16_bit_CLA|S[1]                                                     ; |16_bit_CLA|S[1]                                                     ; padio            ;
; |16_bit_CLA|S[0]                                                     ; |16_bit_CLA|S[0]                                                     ; padio            ;
; |16_bit_CLA|A[15]                                                    ; |16_bit_CLA|A[15]~corein                                             ; combout          ;
; |16_bit_CLA|B[15]                                                    ; |16_bit_CLA|B[15]~corein                                             ; combout          ;
; |16_bit_CLA|B[14]                                                    ; |16_bit_CLA|B[14]~corein                                             ; combout          ;
; |16_bit_CLA|A[14]                                                    ; |16_bit_CLA|A[14]~corein                                             ; combout          ;
; |16_bit_CLA|B[10]                                                    ; |16_bit_CLA|B[10]~corein                                             ; combout          ;
; |16_bit_CLA|A[10]                                                    ; |16_bit_CLA|A[10]~corein                                             ; combout          ;
; |16_bit_CLA|A[11]                                                    ; |16_bit_CLA|A[11]~corein                                             ; combout          ;
; |16_bit_CLA|B[11]                                                    ; |16_bit_CLA|B[11]~corein                                             ; combout          ;
; |16_bit_CLA|A[9]                                                     ; |16_bit_CLA|A[9]~corein                                              ; combout          ;
; |16_bit_CLA|B[9]                                                     ; |16_bit_CLA|B[9]~corein                                              ; combout          ;
; |16_bit_CLA|A[8]                                                     ; |16_bit_CLA|A[8]~corein                                              ; combout          ;
; |16_bit_CLA|B[8]                                                     ; |16_bit_CLA|B[8]~corein                                              ; combout          ;
; |16_bit_CLA|B[6]                                                     ; |16_bit_CLA|B[6]~corein                                              ; combout          ;
; |16_bit_CLA|A[6]                                                     ; |16_bit_CLA|A[6]~corein                                              ; combout          ;
; |16_bit_CLA|A[7]                                                     ; |16_bit_CLA|A[7]~corein                                              ; combout          ;
; |16_bit_CLA|B[7]                                                     ; |16_bit_CLA|B[7]~corein                                              ; combout          ;
; |16_bit_CLA|A[5]                                                     ; |16_bit_CLA|A[5]~corein                                              ; combout          ;
; |16_bit_CLA|B[5]                                                     ; |16_bit_CLA|B[5]~corein                                              ; combout          ;
; |16_bit_CLA|A[4]                                                     ; |16_bit_CLA|A[4]~corein                                              ; combout          ;
; |16_bit_CLA|B[4]                                                     ; |16_bit_CLA|B[4]~corein                                              ; combout          ;
; |16_bit_CLA|B[2]                                                     ; |16_bit_CLA|B[2]~corein                                              ; combout          ;
; |16_bit_CLA|A[2]                                                     ; |16_bit_CLA|A[2]~corein                                              ; combout          ;
; |16_bit_CLA|A[3]                                                     ; |16_bit_CLA|A[3]~corein                                              ; combout          ;
; |16_bit_CLA|B[3]                                                     ; |16_bit_CLA|B[3]~corein                                              ; combout          ;
; |16_bit_CLA|A[1]                                                     ; |16_bit_CLA|A[1]~corein                                              ; combout          ;
; |16_bit_CLA|B[1]                                                     ; |16_bit_CLA|B[1]~corein                                              ; combout          ;
; |16_bit_CLA|A[0]                                                     ; |16_bit_CLA|A[0]~corein                                              ; combout          ;
; |16_bit_CLA|B[0]                                                     ; |16_bit_CLA|B[0]~corein                                              ; combout          ;
; |16_bit_CLA|Cin                                                      ; |16_bit_CLA|Cin~corein                                               ; combout          ;
; |16_bit_CLA|A[13]                                                    ; |16_bit_CLA|A[13]~corein                                             ; combout          ;
; |16_bit_CLA|B[13]                                                    ; |16_bit_CLA|B[13]~corein                                             ; combout          ;
; |16_bit_CLA|A[12]                                                    ; |16_bit_CLA|A[12]~corein                                             ; combout          ;
; |16_bit_CLA|B[12]                                                    ; |16_bit_CLA|B[12]~corein                                             ; combout          ;
+----------------------------------------------------------------------+----------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II Simulator
    Info: Version 8.0 Build 215 05/29/2008 SJ Full Version
    Info: Processing started: Fri Apr 26 16:16:35 2019
Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off 16_bit_CLA -c 16_bit_CLA
Info: Using vector source file "J:/L3 Electronics/VHDL/Submission Docs/CLA/16_bit_CLA.vwf"
Info: Simulation end time 50.0 ns did not reach the end of the input vector, which ended at 1.0 us
Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info: Simulation partitioned into 1 sub-simulations
Info: Simulation coverage is       0.00 %
Info: Number of transitions in simulation is 3
Info: Quartus II Simulator was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 190 megabytes
    Info: Processing ended: Fri Apr 26 16:16:36 2019
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


