;redcode
;assert 1
	SPL 0, <-22
	CMP -207, <-126
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	MOV @-127, 100
	SPL 0, <-22
	SUB #10, 1
	SUB #10, 1
	SPL <0, <-22
	SUB #-92, @4
	SUB #-92, @4
	SPL <0, <-22
	SUB #-92, @4
	CMP -207, <-126
	JMZ 12, #110
	ADD @121, 106
	JMZ 12, #110
	SUB 300, 90
	SUB 300, 90
	ADD @121, 106
	JMP 0
	SUB #0, -0
	ADD 300, 90
	MOV -1, <-20
	ADD @130, 9
	SUB @127, 106
	SPL <0, <-22
	JMZ 12, #110
	ADD #-92, @4
	CMP @121, 106
	ADD #-92, @4
	ADD #-92, @4
	CMP -207, <-126
	ADD @130, 9
	MOV -1, <-20
	SUB 210, 400
	MOV -1, <-20
	SPL 0, <-22
	SPL 0, <-22
	CMP -207, <-126
	ADD 210, 60
	MOV -7, <-20
	DJN -1, @-20
	MOV @-127, 100
	SPL 0, <-22
	SPL 0, <-22
	CMP -207, <-126
	SUB 210, 400
	MOV @-127, 100
	SUB 300, 90
