Thu 17:44: PROGRESS: MaxCompiler version: 2014.2
Thu 17:44: PROGRESS: Build "BreastMammogramROIExtraction" start time: Thu Apr 23 17:44:20 BST 2015
Thu 17:44: PROGRESS: Main build process running as user imilankovic on host nxws26.office.maxeler.com
Thu 17:44: INFO    : Loading build properties from bundled MaxCompiler_build.conf...
Thu 17:44: INFO    : Loading default build properties from /network-raid/MaxCompiler_build.conf
Thu 17:44: INFO    : Loading user build properties from: /home/imilankovic/.MaxCompiler_build_user.conf
Thu 17:44: INFO    : No user-specified external build property file has been specified.
Thu 17:44: INFO    : (Set environment variable MAXCOMPILER_BUILD_CONF_FILE to assign one)
Thu 17:44: INFO    : Loading additional parameters from MAXCOMPILER_BUILD_CONF environment variable
Thu 17:44: PROGRESS: Build location: /home/imilankovic/builds/23-04-15/BreastMammogramROIExtraction_MAX2B_DFE
Thu 17:44: PROGRESS: Detailed build log available in "_build.log"
Thu 17:44: INFO    : Created build manager BreastMammogramROIExtraction (BreastMammogramROIExtraction_MAX2B_DFE Thu Apr 23 17:44:20 BST 2015). (17:44:20 23/04/15)
Thu 17:44: INFO    : Working in dir: /home/imilankovic/builds/23-04-15/BreastMammogramROIExtraction_MAX2B_DFE
Thu 17:44: INFO    : Java class path (3 paths):
Thu 17:44: INFO    : 	/home/imilankovic/workspace/BreastMammogramROIExtraction/EngineCode/bin
Thu 17:44: INFO    : 	/network-raid/opt/maxcompiler-2014.2/lib/MaxCompiler.jar
Thu 17:44: INFO    : 	/network-raid/opt/maxq/maxq-ctl.jar
Thu 17:44: INFO    : Java process started by 'main' method in class 'com.bioirc.breastmammogramroiextraction.BreastMammogramROIExtractionManager'.
Thu 17:44: INFO    : Using /network-infrastructure/maxcompiler_core_cache/ for core-cache.
Thu 17:44: INFO    : Using core-cache arbiter bluejet.office.maxeler.com:6189
Thu 17:44: INFO    : Checking license files in directory: /network-raid/maxeler_licensing/licenses
Thu 17:44: INFO    : All license signatures valid.
Thu 17:44: INFO    : Backing-up source-files (old source files in build directory will be removed first)...
Thu 17:44: INFO    : Source directories: /home/imilankovic/workspace/BreastMammogramROIExtraction/EngineCode/src:
Thu 17:44: INFO    : Deleting directory: src
Thu 17:44: INFO    : Copying source-files took 15.3489 ms
Thu 17:44: PROGRESS: Instantiating manager
Thu 17:44: INFO    : Deleting /home/imilankovic/builds/23-04-15/BreastMammogramROIExtraction_MAX2B_DFE/scratch/BreastMammogramROIExtractionKernel.graphs
Thu 17:44: PROGRESS: Instantiating kernel "BreastMammogramROIExtractionKernel"
Thu 17:44: PROGRESS: Compiling manager (CPU I/O Only)
Thu 17:44: INFO    : Manager Configuration:
Thu 17:44: INFO    : 	ManagerConfiguration.allowNonMultipleTransitions = false                                      [Init: false]
Thu 17:44: INFO    : 	ManagerConfiguration.board = MAX2336B                                                         [Init: null, init: MAX2336B]
Thu 17:44: INFO    : 	ManagerConfiguration.build.buildEffort = MEDIUM                                               [Init: MEDIUM]
Thu 17:44: INFO    : 	ManagerConfiguration.build.enableChipScopeInserter = false                                    [Init: false]
Thu 17:44: INFO    : 	ManagerConfiguration.build.enableTimingAnalysis = true                                        [Init: true]
Thu 17:44: INFO    : 	ManagerConfiguration.build.level = FULL_BUILD                                                 [Init: FULL_BUILD]
Thu 17:44: INFO    : 	ManagerConfiguration.build.mpprContinueAfterMeetingTiming = false                             [Init: false]
Thu 17:44: INFO    : 	ManagerConfiguration.build.mpprCtMax = 1                                                      [Init: 1]
Thu 17:44: INFO    : 	ManagerConfiguration.build.mpprCtMin = 1                                                      [Init: 1]
Thu 17:44: INFO    : 	ManagerConfiguration.build.mpprParallelism = 1                                                [Init: 1]
Thu 17:44: INFO    : 	ManagerConfiguration.build.mpprRetryMissesThrshld = 0                                         [Init: 0]
Thu 17:44: INFO    : 	ManagerConfiguration.build.optGoal = BALANCED                                                 [Init: BALANCED]
Thu 17:44: INFO    : 	ManagerConfiguration.build.physSynthAsyncPipelining = AUTO                                    [Init: AUTO]
Thu 17:44: INFO    : 	ManagerConfiguration.build.physSynthCombLogic = AUTO                                          [Init: AUTO]
Thu 17:44: INFO    : 	ManagerConfiguration.build.physSynthCombLogicForArea = AUTO                                   [Init: AUTO]
Thu 17:44: INFO    : 	ManagerConfiguration.build.physSynthEffort = AUTO                                             [Init: AUTO]
Thu 17:44: INFO    : 	ManagerConfiguration.build.physSynthRegDuplication = AUTO                                     [Init: AUTO]
Thu 17:44: INFO    : 	ManagerConfiguration.build.physSynthRetiming = AUTO                                           [Init: AUTO]
Thu 17:44: INFO    : 	ManagerConfiguration.build.physicalSynthesis = false                                          [Init: false]
Thu 17:44: INFO    : 	ManagerConfiguration.buildTarget = DFE                                                        [Init: null, init: DFE]
Thu 17:44: INFO    : 	ManagerConfiguration.debug.chipscopeCaptureDepth = 4096                                       [Init: 4096]
Thu 17:44: INFO    : 	ManagerConfiguration.debug.fifoUnderOverFlowRegs = false                                      [Init: false]
Thu 17:44: INFO    : 	ManagerConfiguration.debug.memCtlDebugRegs = true                                             [Init: true]
Thu 17:44: INFO    : 	ManagerConfiguration.debug.memCtlExtraDebugRegs = false                                       [Init: false]
Thu 17:44: INFO    : 	ManagerConfiguration.debug.memMarginingSupport = false                                        [Init: false]
Thu 17:44: INFO    : 	ManagerConfiguration.debug.memPhyDebugRegister = NONE                                         [Init: NONE]
Thu 17:44: INFO    : 	ManagerConfiguration.debug.memPllLockDebugRegs = true                                         [Init: true]
Thu 17:44: INFO    : 	ManagerConfiguration.debug.streamStatus = false                                               [Init: false]
Thu 17:44: INFO    : 	ManagerConfiguration.debug.streamStatusChecksums = false                                      [Init: false]
Thu 17:44: INFO    : 	ManagerConfiguration.dram.addressGeneratorsInSlowClock = false                                [Init: false]
Thu 17:44: INFO    : 	ManagerConfiguration.dram.arbitrationMode = ROUND_ROBIN                                       [Init: ROUND_ROBIN]
Thu 17:44: INFO    : 	ManagerConfiguration.dram.burstSize = 4                                                       [Init: 8, change: 4]
Thu 17:44: INFO    : 	ManagerConfiguration.dram.cmdFifoInReg = false                                                [Init: false]
Thu 17:44: INFO    : 	ManagerConfiguration.dram.cmdFifoLutRam = false                                               [Init: false]
Thu 17:44: INFO    : 	ManagerConfiguration.dram.cmdFifoRegInRam = true                                              [Init: true]
Thu 17:44: INFO    : 	ManagerConfiguration.dram.cmdFifoSize = 31                                                    [Init: 31]
Thu 17:44: INFO    : 	ManagerConfiguration.dram.commandEchoModeEnabled = false                                      [Init: false]
Thu 17:44: INFO    : 	ManagerConfiguration.dram.commandEchoModeFifoDepth = 512                                      [Init: 512]
Thu 17:44: INFO    : 	ManagerConfiguration.dram.commandEchoModeStreamAlmostEmptyLatency = 792                       [Init: 792]
Thu 17:44: INFO    : 	ManagerConfiguration.dram.commandEchoModeStreamAlmostEmptyLatency = 8                         [Init: 8]
Thu 17:44: INFO    : 	ManagerConfiguration.dram.commandEchoModeStreamStallLatency = 8                               [Init: 8]
Thu 17:44: INFO    : 	ManagerConfiguration.dram.dataFifoDepth = 512                                                 [Init: 512]
Thu 17:44: INFO    : 	ManagerConfiguration.dram.dataFifoLutRam = false                                              [Init: false]
Thu 17:44: INFO    : 	ManagerConfiguration.dram.dataFifoWidth = 792                                                 [Init: 792]
Thu 17:44: INFO    : 	ManagerConfiguration.dram.eccMode = false                                                     [Init: false]
Thu 17:44: INFO    : 	ManagerConfiguration.dram.fabricDataFifoReg = true                                            [Init: true]
Thu 17:44: INFO    : 	ManagerConfiguration.dram.fabricRdDataFifoReg = false                                         [Init: false]
Thu 17:44: INFO    : 	ManagerConfiguration.dram.flagSupport = false                                                 [Init: false]
Thu 17:44: INFO    : 	ManagerConfiguration.dram.highPrioStream = false                                              [Init: false]
Thu 17:44: INFO    : 	ManagerConfiguration.dram.max2CompatMode = false                                              [Init: false]
Thu 17:44: INFO    : 	ManagerConfiguration.dram.max4m_GALAVA_MCP_UseRefClk = false                                  [Init: false]
Thu 17:44: INFO    : 	ManagerConfiguration.dram.max4m_MAIA_MCP_UseRefClk = false                                    [Init: false]
Thu 17:44: INFO    : 	ManagerConfiguration.dram.max4qrateMode = false                                               [Init: false]
Thu 17:44: INFO    : 	ManagerConfiguration.dram.memCmdIncSize = 8                                                   [Init: 8]
Thu 17:44: INFO    : 	ManagerConfiguration.dram.memCmdStartAddrSize = 32                                            [Init: 32]
Thu 17:44: INFO    : 	ManagerConfiguration.dram.onCardMemFreq = 200.0                                               [Init: 0.0, change: 200.0]
Thu 17:44: INFO    : 	ManagerConfiguration.dram.parEccDebugStream = false                                           [Init: false]
Thu 17:44: INFO    : 	ManagerConfiguration.dram.parityEccWidth = 0                                                  [Init: 0]
Thu 17:44: INFO    : 	ManagerConfiguration.dram.parityMode = false                                                  [Init: false]
Thu 17:44: INFO    : 	ManagerConfiguration.dram.perdqsPhaseDetect = false                                           [Init: false]
Thu 17:44: INFO    : 	ManagerConfiguration.dram.performanceMode = true                                              [Init: true]
Thu 17:44: INFO    : 	ManagerConfiguration.enableMPCX = false                                                       [Init: false, init: false]
Thu 17:44: INFO    : 	ManagerConfiguration.maxring.maxringConnections = []                                          [Init: []]
Thu 17:44: INFO    : 	ManagerConfiguration.maxring.maxringNumLanes = {DFE_ON_REMOTE_CARD=4, DFE_ON_LOCAL_CARD=4}    [Init: {}]
Thu 17:44: INFO    : 	ManagerConfiguration.multiCycleMappedMemoryBus = false                                        [Init: false]
Thu 17:44: INFO    : 	ManagerConfiguration.network.qsfpBotMode = QSFP_OFF                                           [Init: QSFP_OFF]
Thu 17:44: INFO    : 	ManagerConfiguration.network.qsfpMidMode = QSFP_OFF                                           [Init: QSFP_OFF]
Thu 17:44: INFO    : 	ManagerConfiguration.network.qsfpTopMode = QSFP_OFF                                           [Init: QSFP_OFF]
Thu 17:44: INFO    : 	ManagerConfiguration.pcie.numPCIeLanes = 8                                                    [Init: 0, change: 8]
Thu 17:44: INFO    : 	ManagerConfiguration.pcie.pcieFastClock = false                                               [Init: false]
Thu 17:44: INFO    : 	ManagerConfiguration.pcie.streamFromHostMaxNum = 0                                            [Init: 0]
Thu 17:44: INFO    : 	ManagerConfiguration.pcie.streamToHostMaxNum = 0                                              [Init: 0]
Thu 17:44: INFO    : 	ManagerConfiguration.persona.boardModel = MAX2336B                                            [Init: null, change: MAX2336B]
Thu 17:44: INFO    : 	ManagerConfiguration.persona.ddr3Enable = false                                               [Init: false]
Thu 17:44: INFO    : 	ManagerConfiguration.persona.ddr3Frq = 200.0                                                  [Init: 400.0, change: 200.0]
Thu 17:44: INFO    : 	ManagerConfiguration.persona.ddr3Qmode = false                                                [Init: false]
Thu 17:44: INFO    : 	ManagerConfiguration.persona.disableMultiplePersona = true                                    [Init: true]
Thu 17:44: INFO    : 	ManagerConfiguration.persona.dynamic_scaling = false                                          [Init: false]
Thu 17:44: INFO    : 	ManagerConfiguration.persona.maxRingLocal = false                                             [Init: false]
Thu 17:44: INFO    : 	ManagerConfiguration.persona.maxRingOptical = false                                           [Init: false]
Thu 17:44: INFO    : 	ManagerConfiguration.persona.maxringDataRate = 2500.0                                         [Init: 2500.0]
Thu 17:44: INFO    : 	ManagerConfiguration.persona.maxringOpticalDataRate = 10000.0                                 [Init: 10000.0]
Thu 17:44: INFO    : 	ManagerConfiguration.persona.mode = InitMode                                                  [Init: InitMode]
Thu 17:44: INFO    : 	ManagerConfiguration.persona.networkPTP = OFF                                                 [Init: OFF]
Thu 17:44: INFO    : 	ManagerConfiguration.persona.networkQSFP_BOT = QSFP_OFF                                       [Init: QSFP_OFF]
Thu 17:44: INFO    : 	ManagerConfiguration.persona.networkQSFP_MID = QSFP_OFF                                       [Init: QSFP_OFF]
Thu 17:44: INFO    : 	ManagerConfiguration.persona.networkQSFP_TOP = QSFP_OFF                                       [Init: QSFP_OFF]
Thu 17:44: INFO    : 	ManagerConfiguration.persona.panMaxRingA = false                                              [Init: false]
Thu 17:44: INFO    : 	ManagerConfiguration.persona.panMaxRingB = false                                              [Init: false]
Thu 17:44: INFO    : 	ManagerConfiguration.persona.personaInterfaceVersion = 1                                      [Init: 1]
Thu 17:44: INFO    : 	ManagerConfiguration.persona.qdr2Enable = false                                               [Init: false]
Thu 17:44: INFO    : 	ManagerConfiguration.persona.qdr2Frq = 550.0                                                  [Init: 550.0]
Thu 17:44: INFO    : 	ManagerConfiguration.persona.streamClks = 1                                                   [Init: 1]
Thu 17:44: INFO    : 	ManagerConfiguration.persona.streamFrq = [100.0]                                              [Init: [150.0], change: [100.0]]
Thu 17:44: INFO    : 	ManagerConfiguration.persona.streamPs = [0]                                                   [Init: [0]]
Thu 17:44: INFO    : 	ManagerConfiguration.persona.usePCIeGen1 = false                                              [Init: false]
Thu 17:44: INFO    : 	ManagerConfiguration.simulation.nativeFloatingPoint = false                                   [Init: false]
Thu 17:44: INFO    : 	ManagerConfiguration.streamClockFrq = 100                                                     [Init: 100]
Thu 17:44: INFO    : 	ManagerConfiguration.useLegacyStreamFIFOs = false                                             [Init: false]
Thu 17:44: INFO    : 
Thu 17:44: INFO    :  -- 
Thu 17:44: INFO    : Deleting /home/imilankovic/builds/23-04-15/BreastMammogramROIExtraction_MAX2B_DFE/scratch/Manager_BreastMammogramROIExtraction.graphs
Thu 17:44: INFO    : Running manager compiler graph-pass: GenerateMXGInfo
Thu 17:44: INFO    : Running manager compiler graph-pass: ScheduleStallLatency
Thu 17:44: INFO    : Running manager compiler graph-pass: ClockWidthAssignment
Thu 17:44: INFO    : Running manager compiler graph-pass: InsertDualAspectLogic
Thu 17:44: INFO    : Running manager compiler graph-pass: ClockWidthAssignment
Thu 17:44: INFO    : Running manager compiler graph-pass: InsertPullPushAdapter
Thu 17:44: INFO    : Running manager compiler graph-pass: ClockWidthAssignment
Thu 17:44: INFO    : Running manager compiler graph-pass: InsertStreamFifos
Thu 17:44: INFO    : Running manager compiler graph-pass: ClockWidthAssignment
Thu 17:44: INFO    : Running manager compiler graph-pass: InsertStreamStatus
Thu 17:44: INFO    : Running manager compiler graph-pass: InsertChipscope
Thu 17:44: INFO    : Inserted 0 chipscope manager nodes.
Thu 17:44: INFO    : Running manager compiler graph-pass: ClockWidthAssignment
Thu 17:44: INFO    : Running manager compiler graph-pass: ReportClockAssignments
Thu 17:44: PROGRESS: 
Thu 17:44: PROGRESS: Compiling kernel "BreastMammogramROIExtractionKernel"
Thu 17:44: INFO    : Configuration:
Thu 17:44: INFO    : 	KernelConfiguration.additionalInputPipelining = 64                                          [Init: 64]
Thu 17:44: INFO    : 	KernelConfiguration.allowDSPCascading = true                                                [Init: true]
Thu 17:44: INFO    : 	KernelConfiguration.allowInputsOutputsBeforeFlushNode = false                               [Init: false]
Thu 17:44: INFO    : 	KernelConfiguration.allowZeroLatencyNodeHold = false                                        [Init: false]
Thu 17:44: INFO    : 	KernelConfiguration.board = MAX2336B                                                        [Init: MAX2116B, change: MAX2336B]
Thu 17:44: INFO    : 	KernelConfiguration.bramBitsThreshold = 2080                                                [Init: 2080]
Thu 17:44: INFO    : 	KernelConfiguration.buildTarget = HARDWARE                                                  [Init: NONE, change: HARDWARE]
Thu 17:44: INFO    : 	KernelConfiguration.cePipelining = 2                                                        [Init: 2]
Thu 17:44: INFO    : 	KernelConfiguration.clockPhaseBalanceThreshold = 0.1                                        [Init: 0.1]
Thu 17:44: INFO    : 	KernelConfiguration.clockPhasingRetries = 50                                                [Init: 50]
Thu 17:44: INFO    : 	KernelConfiguration.dumpNeighboursString =                                                  [Init: ]
Thu 17:44: INFO    : 	KernelConfiguration.enableCeReplication = true                                              [Init: true]
Thu 17:44: INFO    : 	KernelConfiguration.enableClockPhasePartitioning = false                                    [Init: false]
Thu 17:44: INFO    : 	KernelConfiguration.enableDebugIOControlRegs = true                                         [Init: true]
Thu 17:44: INFO    : 	KernelConfiguration.enableDummyBuild = false                                                [Init: false]
Thu 17:44: INFO    : 	KernelConfiguration.enableKernelProfiler = false                                            [Init: false]
Thu 17:44: INFO    : 	KernelConfiguration.enablePipelinedComputeController = false                                [Init: false]
Thu 17:44: INFO    : 	KernelConfiguration.enableShadowRegister = false                                            [Init: false]
Thu 17:44: INFO    : 	KernelConfiguration.enableSmartKernelControl = false                                        [Init: false]
Thu 17:44: INFO    : 	KernelConfiguration.fifoSrlRegisterStages = 1                                               [Init: 1]
Thu 17:44: INFO    : 	KernelConfiguration.flushOnInputDataCongtiguous = false                                     [Init: false]
Thu 17:44: INFO    : 	KernelConfiguration.hardwareDebugDepth = 512                                                [Init: 512]
Thu 17:44: INFO    : 	KernelConfiguration.hwHierarchyMode = UNSET                                                 [Init: UNSET]
Thu 17:44: INFO    : 	KernelConfiguration.latencyAnnotation = false                                               [Init: false]
Thu 17:44: INFO    : 	KernelConfiguration.latencyAnnotationIOs =                                                  [Init: null]
Thu 17:44: INFO    : 	KernelConfiguration.maxCoalescedFifoWidth = 2147483647                                      [Init: 2147483647]
Thu 17:44: INFO    : 	KernelConfiguration.maxPreAdderFanOut = 1                                                   [Init: 1]
Thu 17:44: INFO    : 	KernelConfiguration.netlistMode = false                                                     [Init: false]
Thu 17:44: INFO    : 	KernelConfiguration.numPhotonStateMachines = 1                                              [Init: 1]
Thu 17:44: INFO    : 	KernelConfiguration.optimizations.ceCounterRegisterDuplication = 1                          [Init: 1]
Thu 17:44: INFO    : 	KernelConfiguration.optimizations.conditionalArithmetic = true                              [Init: true]
Thu 17:44: INFO    : 	KernelConfiguration.optimizations.counterChainWrapPipelining = 0                            [Init: 0]
Thu 17:44: INFO    : 	KernelConfiguration.optimizations.dspAddChain = OPTIMISE_IGNORE_PREADDER                    [Init: null, Init after BuildTarget change: OPTIMISE_IGNORE_PREADDER]
Thu 17:44: INFO    : 	KernelConfiguration.optimizations.enableActiveFanoutReduction = false                       [Init: false]
Thu 17:44: INFO    : 	KernelConfiguration.optimizations.enableBUFGCE = false                                      [Init: false]
Thu 17:44: INFO    : 	KernelConfiguration.optimizations.enableBetterInputRegistering = false                      [Init: false]
Thu 17:44: INFO    : 	KernelConfiguration.optimizations.enableBetterRegistering = false                           [Init: false]
Thu 17:44: INFO    : 	KernelConfiguration.optimizations.enableFIFOCoalescingAcrossPlacementConstraints = false    [Init: false]
Thu 17:44: INFO    : 	KernelConfiguration.optimizations.enableFifoCoalescing = true                               [Init: true]
Thu 17:44: INFO    : 	KernelConfiguration.optimizations.enableFullPrecisionBinaryOpConstants = false              [Init: false]
Thu 17:44: INFO    : 	KernelConfiguration.optimizations.enableIntegratedRounding = false                          [Init: false]
Thu 17:44: INFO    : 	KernelConfiguration.optimizations.enableMappedMemoryHostReadBack = true                     [Init: true]
Thu 17:44: INFO    : 	KernelConfiguration.optimizations.enableMultiCycleReset = false                             [Init: false]
Thu 17:44: INFO    : 	KernelConfiguration.optimizations.enablePowerTwoFloatMult = true                            [Init: true]
Thu 17:44: INFO    : 	KernelConfiguration.optimizations.enableRedundantNodeDeletion = true                        [Init: true]
Thu 17:44: INFO    : 	KernelConfiguration.optimizations.enableStateMachineRegisterMerging = true                  [Init: true]
Thu 17:44: INFO    : 	KernelConfiguration.optimizations.inputFlushDistanceFactor = 0                              [Init: 0]
Thu 17:44: INFO    : 	KernelConfiguration.optimizations.minimumStaticFIFOSplitDepth = 1                           [Init: 1]
Thu 17:44: INFO    : 	KernelConfiguration.optimizations.optimizationTechnique = DEFAULT                           [Init: DEFAULT]
Thu 17:44: INFO    : 	KernelConfiguration.optimizations.triAdd = true                                             [Init: true]
Thu 17:44: INFO    : 	KernelConfiguration.partialReconfBlockName =                                                [Init: ]
Thu 17:44: INFO    : 	KernelConfiguration.partialReconfMode = false                                               [Init: false]
Thu 17:44: INFO    : 	KernelConfiguration.partialReconfTemplate = false                                           [Init: false]
Thu 17:44: INFO    : 	KernelConfiguration.replicateNodeCeLog2NumPartitions = 0                                    [Init: 0]
Thu 17:44: INFO    : 	KernelConfiguration.romBRAMBitsThreshold = 2080                                             [Init: 2080]
Thu 17:44: INFO    : 	KernelConfiguration.simulation.ramAddressCollisionBehaviour = EXCEPTION                     [Init: EXCEPTION]
Thu 17:44: INFO    : 	KernelConfiguration.simulation.ramOutOfBoundsAccessBehaviour = EXCEPTION                    [Init: EXCEPTION]
Thu 17:44: INFO    : 	KernelConfiguration.simulation.simProgressMessageFrequency = 0                              [Init: 0]
Thu 17:44: INFO    : 
Thu 17:44: INFO    :  -- 
Thu 17:44: INFO    : Writing current graph to: BreastMammogramROIExtraction-BreastMammogramROIExtractionKernel-original.pxg
Thu 17:44: INFO    : Running kernel graph-pass 'GeneratePXG'.
Thu 17:44: INFO    : Graph-pass 'GeneratePXG' took 215.451 ms (1 iterations)
Thu 17:44: INFO    : Running kernel graph-pass 'MarkConstantPass'.
Thu 17:44: INFO    : Graph-pass 'MarkConstantPass' took 2.13875 ms (1 iterations)
Thu 17:44: INFO    : Running kernel graph-pass 'ReachabilityPass'.
Thu 17:44: INFO    : Graph-pass 'ReachabilityPass' took 5.35419 ms (1 iterations)
Thu 17:44: INFO    : Running kernel graph-pass 'FindInputsLeadingToFlush'.
Thu 17:44: INFO    : Graph-pass 'FindInputsLeadingToFlush' took 136.553 탎 (1 iterations)
Thu 17:44: INFO    : Running kernel graph-pass 'CheckForStatefulToFlushViolations'.
Thu 17:44: INFO    : Graph-pass 'CheckForStatefulToFlushViolations' took 356.668 탎 (1 iterations)
Thu 17:44: INFO    : Running kernel graph-pass 'CheckForInputToFlushViolations'.
Thu 17:44: INFO    : Graph-pass 'CheckForInputToFlushViolations' took 1.00172 ms (1 iterations)
Thu 17:44: INFO    : Deleting directory: neighbours
Thu 17:44: INFO    : Running Photon pre-schedule graph optimisations
Thu 17:44: INFO    : Running kernel graph-pass 'AlignOrEradicatePrintfs'.
Thu 17:44: INFO    : Graph-pass 'AlignOrEradicatePrintfs' took 218.121 탎 (1 iterations)
Thu 17:44: INFO    : Running kernel graph-pass 'FoldConstantsPass'.
Thu 17:44: INFO    : Graph-pass 'FoldConstantsPass' took 905.634 탎 (1 iterations)
Thu 17:44: INFO    : Running kernel graph-pass 'OptimiseNodesPass'.
Thu 17:44: INFO    : Graph-pass 'OptimiseNodesPass' took 1.26864 ms (1 iterations)
Thu 17:44: INFO    : Running kernel graph-pass 'DeleteRedundantNodes'.
Thu 17:44: INFO    : Graph-pass 'DeleteRedundantNodes' took 673.227 탎 (1 iterations)
Thu 17:44: INFO    : Running kernel graph-pass 'DSPMultiplyAddExtractionPass'.
Thu 17:44: INFO    : Optimized 0 sub-graphs into DSP multiply/add chains (Virtex5 mode).
Thu 17:44: INFO    : Graph-pass 'DSPMultiplyAddExtractionPass' took 18.4115 ms (1 iterations)
Thu 17:44: INFO    : Running kernel graph-pass 'TriAddExtractionPass'.
Thu 17:44: INFO    : Graph-pass 'TriAddExtractionPass' took 1.84337 ms (1 iterations)
Thu 17:44: INFO    : Running kernel graph-pass 'ConditionalAddExtractionPass'.
Thu 17:44: INFO    : Optimized 0 sub-graphs into conditional adds/subs/triadds.
Thu 17:44: INFO    : Graph-pass 'ConditionalAddExtractionPass' took 645.136 탎 (1 iterations)
Thu 17:44: INFO    : Running kernel graph-pass 'PO2FPMultOptimiser'.
Thu 17:44: INFO    : Graph-pass 'PO2FPMultOptimiser' took 232.529 탎 (1 iterations)
Thu 17:44: INFO    : Logging Photon stats to: BreastMammogramROIExtractionKernel_photon_stats.csv
Thu 17:44: INFO    : Deleting /home/imilankovic/builds/23-04-15/BreastMammogramROIExtraction_MAX2B_DFE/scratch/BreastMammogramROIExtractionKernel_photon_stats.csv
Thu 17:44: INFO    : Running kernel graph-pass 'StatsPass'.
Thu 17:44: INFO    : Graph-pass 'StatsPass' took 3.15352 ms (1 iterations)
Thu 17:44: INFO    : Running kernel graph-pass 'CollectNumericExceptions'.
Thu 17:44: INFO    : Graph-pass 'CollectNumericExceptions' took 210.120 탎 (1 iterations)
Thu 17:44: INFO    : Running kernel graph-pass 'StreamOffsetDivExpand'.
Thu 17:44: INFO    : Graph-pass 'StreamOffsetDivExpand' took 167.840 탎 (1 iterations)
Thu 17:44: INFO    : Running kernel graph-pass 'FindIllegalLoops'.
Thu 17:44: INFO    : Graph-pass 'FindIllegalLoops' took 2.19163 ms (1 iterations)
Thu 17:44: INFO    : Running kernel graph-pass 'MarkConstantPass'.
Thu 17:44: INFO    : Graph-pass 'MarkConstantPass' took 416.947 탎 (1 iterations)
Thu 17:44: INFO    : Running kernel graph-pass 'ScheduleVariables'.
Thu 17:44: INFO    : Graph-pass 'ScheduleVariables' took 3.15862 ms (1 iterations)
Thu 17:44: INFO    : Running kernel graph-pass 'SubstituteEqPlaceholders'.
Thu 17:44: INFO    : Graph-pass 'SubstituteEqPlaceholders' took 16.7344 ms (1 iterations)
Thu 17:44: INFO    : Running kernel graph-pass 'ScheduleApplier'.
Thu 17:44: INFO    : Graph-pass 'ScheduleApplier' took 3.38625 ms (1 iterations)
Thu 17:44: INFO    : Running kernel graph-pass 'MarkConstantPass'.
Thu 17:44: INFO    : Graph-pass 'MarkConstantPass' took 490.100 탎 (1 iterations)
Thu 17:44: INFO    : Running kernel graph-pass 'ScheduleDumper'.
Thu 17:44: INFO    : Graph-pass 'ScheduleDumper' took 3.83220 ms (1 iterations)
Thu 17:44: INFO    : Running Photon post-schedule graph optimisations (pass 1)
Thu 17:44: INFO    : Running kernel graph-pass 'TapFIFOsPass'.
Thu 17:44: INFO    : Graph-pass 'TapFIFOsPass' took 1.39300 ms (1 iterations)
Thu 17:44: INFO    : Running kernel graph-pass 'FoldFIFOsPass'.
Thu 17:44: INFO    : Graph-pass 'FoldFIFOsPass' took 564.771 탎 (1 iterations)
Thu 17:44: INFO    : Running kernel graph-pass 'MarkConstantPass'.
Thu 17:44: INFO    : Graph-pass 'MarkConstantPass' took 392.025 탎 (1 iterations)
Thu 17:44: INFO    : Running kernel graph-pass 'ValidateFIFOs'.
Thu 17:44: INFO    : Graph-pass 'ValidateFIFOs' took 185.258 탎 (1 iterations)
Thu 17:44: INFO    : Running kernel graph-pass 'MarkConstantPass'.
Thu 17:44: INFO    : Graph-pass 'MarkConstantPass' took 397.822 탎 (1 iterations)
Thu 17:44: INFO    : Running kernel graph-pass 'ScheduleDumper'.
Thu 17:44: INFO    : Graph-pass 'ScheduleDumper' took 3.66843 ms (1 iterations)
Thu 17:44: INFO    : Running kernel graph-pass 'MarkConstantPass'.
Thu 17:44: INFO    : Graph-pass 'MarkConstantPass' took 374.743 탎 (1 iterations)
Thu 17:44: INFO    : Running kernel graph-pass 'ScheduleConstants'.
Thu 17:44: INFO    : Running command: cbc "BreastMammogramROIExtractionKernel_schedule_C.mps.gz" -threads 4 -solve  -printi csv -solu "BreastMammogramROIExtractionKernel_schedule_C.csv" > "BreastMammogramROIExtractionKernel_schedule_C.stdout.log"
Thu 17:44: INFO    : Checking for file hash changes...
Thu 17:44: INFO    : No changes.
Thu 17:44: INFO    : Optimum found: 6654
Thu 17:44: INFO    : Graph-pass 'ScheduleConstants' took 87.2677 ms (1 iterations)
Thu 17:44: INFO    : Running kernel graph-pass 'MarkConstantPass'.
Thu 17:44: INFO    : Graph-pass 'MarkConstantPass' took 402.321 탎 (1 iterations)
Thu 17:44: INFO    : Running kernel graph-pass 'ScheduleDumper'.
Thu 17:44: INFO    : Graph-pass 'ScheduleDumper' took 3.64989 ms (1 iterations)
Thu 17:44: INFO    : Running kernel graph-pass 'SubstituteEqPlaceholders'.
Thu 17:44: INFO    : OffsetAutoLoop sizes:
Thu 17:44: INFO    :   loopLength = 3
Thu 17:44: INFO    : Graph-pass 'SubstituteEqPlaceholders' took 16.1150 ms (1 iterations)
Thu 17:44: INFO    : Running kernel graph-pass 'RemoveDistMeasurementNodes'.
Thu 17:44: INFO    : Graph-pass 'RemoveDistMeasurementNodes' took 16.3750 탎 (1 iterations)
Thu 17:44: INFO    : Running kernel graph-pass 'ScheduleApplier'.
Thu 17:44: INFO    : Graph-pass 'ScheduleApplier' took 26.6699 ms (1 iterations)
Thu 17:44: INFO    : Maximum stream latency for kernel 'BreastMammogramROIExtractionKernel': 3072
Thu 17:44: INFO    : Using user logic for flush.
Thu 17:44: INFO    : Running Photon post-schedule graph optimisations (pass 2)
Thu 17:44: INFO    : Running kernel graph-pass 'TapFIFOsPass'.
Thu 17:44: INFO    : Graph-pass 'TapFIFOsPass' took 16.8591 ms (2 iterations)
Thu 17:44: INFO    : Running kernel graph-pass 'FoldFIFOsPass'.
Thu 17:44: INFO    : Graph-pass 'FoldFIFOsPass' took 985.817 탎 (1 iterations)
Thu 17:44: INFO    : Running kernel graph-pass 'MarkConstantPass'.
Thu 17:44: INFO    : Graph-pass 'MarkConstantPass' took 360.708 탎 (1 iterations)
Thu 17:44: INFO    : Running kernel graph-pass 'ScheduleAsserter'.
Thu 17:44: INFO    : Graph-pass 'ScheduleAsserter' took 1.49093 ms (1 iterations)
Thu 17:44: INFO    : Running kernel graph-pass 'ReplaceEvalStreamOffsetNodes'.
Thu 17:44: INFO    : Graph-pass 'ReplaceEvalStreamOffsetNodes' took 11.4837 ms (1 iterations)
Thu 17:44: INFO    : Running kernel graph-pass 'FIFOCoalesceRespectingPlacementPass'.
Thu 17:44: INFO    : Found 2 FIFOs (with 1 set(s) of constraint) with depth '3067'.
Thu 17:44: INFO    : Made coalesced FIFO (id=122) of width 2 and depth '3067' from the following FIFOs:
Thu 17:44: INFO    :     id=101 width=1
Thu 17:44: INFO    :     id=112 width=1
Thu 17:44: INFO    : Graph-pass 'FIFOCoalesceRespectingPlacementPass' took 23.5049 ms (1 iterations)
Thu 17:44: INFO    : Running kernel graph-pass 'FIFOReport'.
Thu 17:44: INFO    : Graph-pass 'FIFOReport' took 4.74790 ms (1 iterations)
Thu 17:44: INFO    : Running kernel graph-pass 'StatsPass'.
Thu 17:44: INFO    : Graph-pass 'StatsPass' took 2.61786 ms (1 iterations)
Thu 17:44: INFO    : Running kernel graph-pass 'RemoveUntypedConstants'.
Thu 17:44: INFO    : Graph-pass 'RemoveUntypedConstants' took 18.2142 ms (1 iterations)
Thu 17:44: INFO    : Running kernel graph-pass 'VariableSizeMappedRegInserter'.
Thu 17:44: INFO    : Graph-pass 'VariableSizeMappedRegInserter' took 229.961 탎 (1 iterations)
Thu 17:44: INFO    : Running kernel graph-pass 'MarkConstantPass'.
Thu 17:44: INFO    : Graph-pass 'MarkConstantPass' took 328.853 탎 (1 iterations)
Thu 17:44: INFO    : Running kernel graph-pass 'MakeMaxFileNodeData'.
Thu 17:44: INFO    : Graph-pass 'MakeMaxFileNodeData' took 5.29954 ms (1 iterations)
Thu 17:44: INFO    : Running kernel graph-pass 'MoveFanoutRegsForwards'.
Thu 17:44: INFO    : Graph-pass 'MoveFanoutRegsForwards' took 223.740 탎 (1 iterations)
Thu 17:44: INFO    : Optimization report for Kernel 'BreastMammogramROIExtractionKernel'.
Thu 17:44: INFO    : Enabled optimizations:
Thu 17:44: INFO    : 	DSP-Multiplication
Thu 17:44: INFO    : 	Tri-Adder
Thu 17:44: INFO    : 	Conditional (Tri)Adds/Subs/AddSubs
Thu 17:44: INFO    : 	Power-of-2 Floating Point
Thu 17:44: INFO    : 	Fifo Coalescing
Thu 17:44: INFO    : Creating a preliminary MaxCompilerDesignData.dat. (@ CoreCompile BreastMammogramROIExtractionKernel)
Thu 17:44: INFO    : Deleting /home/imilankovic/builds/23-04-15/BreastMammogramROIExtraction_MAX2B_DFE/scratch/MaxCompilerDesignData.dat
Thu 17:44: INFO    : Total compilation of 'BreastMammogramROIExtractionKernel' took 743.515 ms.
Thu 17:44: INFO    : Running kernel graph-pass 'WeightBasedCEPartitioner'.
Thu 17:44: INFO    : Partitioning design into 1 CE domain(s) to minimize global signal fanout.
Thu 17:44: INFO    : Graph-pass 'WeightBasedCEPartitioner' took 127.077 탎 (1 iterations)
Thu 17:44: INFO    : Using maximum counter CE delay chain length 12
Thu 17:44: INFO    : CE Partition 0 Clock Phase 0 : Nodes=109 (use fill=9, use flush=3) Fill counters=2 (+22 delay regs) Flush counters=2 (+0 delay regs)
Thu 17:44: INFO    : Running kernel graph-pass 'FindWriteableMappedMemories'.
Thu 17:44: INFO    : Graph-pass 'FindWriteableMappedMemories' took 53.9220 탎 (1 iterations)
Thu 17:44: INFO    : Running kernel graph-pass 'MarkConstantPass'.
Thu 17:44: INFO    : Graph-pass 'MarkConstantPass' took 417.803 탎 (1 iterations)
Thu 17:44: INFO    : Running kernel graph-pass 'MaxConstantLatency'.
Thu 17:44: INFO    : Graph-pass 'MaxConstantLatency' took 1.05678 ms (1 iterations)
Thu 17:44: INFO    : Maximum constant latency: 35
Thu 17:44: INFO    : Running kernel graph-pass 'PhotonMaxDCTopEntity'.
Thu 17:44: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:44: INFO    : Implementing static multi-stage delay of 17 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 17
Thu 17:44: INFO    : Running ' lmutil lmdiag -n ISE'
Thu 17:44: INFO    : Successfully checked out license for ISE
Thu 17:44: INFO    : Implementing static multi-stage delay of 7 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 7
Thu 17:44: INFO    : Implementing static multi-stage delay of 3 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 3
Thu 17:44: INFO    : Implementing static multi-stage delay of 3 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 3
Thu 17:44: INFO    : Implementing static multi-stage delay of 3067 (2 bits wide), cost 1 RAMB18-equivalents, and 0 SRL32s. Made from: 0 x 4096 BRAMs, Straggler BRAM 3065, SRL of length 0
Thu 17:44: INFO    : Deleting /home/imilankovic/builds/23-04-15/BreastMammogramROIExtraction_MAX2B_DFE/scratch/ise_version_test
Thu 17:44: INFO    : Running command:  xilic par 2>&1 > ise_version_test
Thu 17:44: INFO    : Checking for file hash changes...
Thu 17:44: INFO    : No changes.
Thu 17:44: INFO    : Couldn't find file /home/imilankovic/builds/23-04-15/BreastMammogramROIExtraction_MAX2B_DFE/scratch/ise_version_test, giving it a second chance.
Thu 17:44: INFO    : Output file does not exist: /home/imilankovic/builds/23-04-15/BreastMammogramROIExtraction_MAX2B_DFE/scratch/ise_version_test
Thu 17:44: INFO    : No hash stored for ISE version 13.3
Thu 17:44: INFO    : Detected ISE version 13.3
Thu 17:44: INFO    : Implementing static multi-stage delay of 2 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 2
Thu 17:44: INFO    : Implementing static multi-stage delay of 2 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 2
Thu 17:44: INFO    : Implementing static multi-stage delay of 5 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 5
Thu 17:44: INFO    : Implementing static multi-stage delay of 5 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 5
Thu 17:44: INFO    : Implementing static multi-stage delay of 2 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 2
Thu 17:44: INFO    : Implementing static multi-stage delay of 1 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:44: INFO    : Implementing static multi-stage delay of 1 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:44: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:44: INFO    : Implementing static multi-stage delay of 2 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 2
Thu 17:44: INFO    : Graph-pass 'PhotonMaxDCTopEntity' took 3.34769 s (1 iterations)
Thu 17:44: INFO    : Writing current graph to: BreastMammogramROIExtraction-BreastMammogramROIExtractionKernel-final-hardware.pxg
Thu 17:44: INFO    : Running kernel graph-pass 'GeneratePXG'.
Thu 17:44: INFO    : Graph-pass 'GeneratePXG' took 43.5980 ms (1 iterations)
Thu 17:44: INFO    : Running manager compiler graph-pass: GenerateMXGInfo
Thu 17:44: INFO    : Running manager compiler graph-pass: GenerateSlicHostCode
Thu 17:44: INFO    : Generating SLIC interface information
Thu 17:44: INFO    : Generating SLIC code for interface 'default'
Thu 17:44: INFO    : Skipping blacklisted scalar parameter 'BreastMammogramROIExtractionKernel.current_run_cycle_count'
Thu 17:44: INFO    : Interface 'default' depends on parameter 'black'
Thu 17:44: INFO    : Interface 'default' depends on parameter 'height'
Thu 17:44: INFO    : Interface 'default' depends on parameter 'length'
Thu 17:44: INFO    : Interface 'default' depends on parameter 'threshold'
Thu 17:44: INFO    : Interface 'default' depends on parameter 'width'
Thu 17:44: INFO    : Interface 'default' depends on parameter 'BreastMammogramROIExtractionKernel_loopLength'
Thu 17:44: INFO    : Generating XML description for Maxfile
Thu 17:44: INFO    : Generating XML description for mode 'default'
Thu 17:44: INFO    : Skipping blacklisted scalar parameter 'BreastMammogramROIExtractionKernel.current_run_cycle_count'
Thu 17:44: INFO    : Interface 'default' depends on parameter 'black'
Thu 17:44: INFO    : Interface 'default' depends on parameter 'height'
Thu 17:44: INFO    : Interface 'default' depends on parameter 'length'
Thu 17:44: INFO    : Interface 'default' depends on parameter 'threshold'
Thu 17:44: INFO    : Interface 'default' depends on parameter 'width'
Thu 17:44: INFO    : Interface 'default' depends on parameter 'BreastMammogramROIExtractionKernel_loopLength'
Thu 17:44: INFO    : Adding SLIC sections to the maxfile
Thu 17:44: INFO    : Adding user files to the maxfile
Thu 17:44: INFO    : Generating SLIC include file
Thu 17:44: INFO    : Done generating SLIC interface information
Thu 17:44: INFO    : Reporting Actual PLL Output Frequencies for Input Clock STREAM:
Thu 17:44: INFO    : 	PLL Output Clock 0: Actual frequency is: 100.000000, Requested frequency was: 100.000000
Thu 17:44: INFO    : Not deleting directory (does not exist): tmp
Thu 17:44: INFO    : Running command:  DISPLAY=$DUMMY_XSERVER xilic coregen -b CGFifo_81_ise13_3_xc5vlx330t_2_FF1738_C_5_64_forcebram_lutram_rst_fwft.xco -p CGFifo_81_ise13_3_xc5vlx330t_2_FF1738_C_5_64_forcebram_lutram_rst_fwft.cgp
Thu 17:44: INFO    : Checking for file hash changes...
Thu 17:44: INFO    : No changes.
Thu 17:44: INFO    : Waiting for any external asynchronous jobs to complete (e.g. MegaWizard/CoreGen)...
Thu 17:44: INFO    : All asynchronous jobs are now completed.
Thu 17:44: INFO    : SystemMonitor: Calculated clock divider as 17 --> 0x1100
Thu 17:44: INFO    : Reporting Actual PLL Output Frequencies for Input Clock SYS_CLK:
Thu 17:44: INFO    : 	PLL Output Clock 0: Actual frequency is: 100.000000, Requested frequency was: 200.000000
Thu 17:44: INFO    : 	PLL Output Clock 1: Actual frequency is: 200.000000, Requested frequency was: 200.000000
Thu 17:44: INFO    : 	PLL Output Clock 2: Actual frequency is: 200.000000, Requested frequency was: 100.000000
Thu 17:44: INFO    : Not deleting directory (does not exist): tmp
Thu 17:44: INFO    : Running command:  DISPLAY=$DUMMY_XSERVER xilic coregen -b CGBlockMem_42_ise13_3_xc5vlx330t_2_FF1738_C_42_64x512_RAM_TWO_PORT_creg_enB.xco -p CGBlockMem_42_ise13_3_xc5vlx330t_2_FF1738_C_42_64x512_RAM_TWO_PORT_creg_enB.cgp
Thu 17:44: INFO    : Checking for file hash changes...
Thu 17:44: INFO    : No changes.
Thu 17:44: INFO    : Waiting for any external asynchronous jobs to complete (e.g. MegaWizard/CoreGen)...
Thu 17:44: INFO    : All asynchronous jobs are now completed.
Thu 17:44: INFO    : Not deleting directory (does not exist): tmp
Thu 17:44: INFO    : Running command:  DISPLAY=$DUMMY_XSERVER xilic coregen -b CGFifo_81_ise13_3_xc5vlx330t_2_FF1738_C_45_16_shreg_af_shreg_rst.xco -p CGFifo_81_ise13_3_xc5vlx330t_2_FF1738_C_45_16_shreg_af_shreg_rst.cgp
Thu 17:44: INFO    : Checking for file hash changes...
Thu 17:44: INFO    : No changes.
Thu 17:44: INFO    : Waiting for any external asynchronous jobs to complete (e.g. MegaWizard/CoreGen)...
Thu 17:44: INFO    : All asynchronous jobs are now completed.
Thu 17:44: INFO    : Control Streams: Connecting block MappedElementsSwitchPCIeEA with select value: 1
Thu 17:44: INFO    : Updating the preliminary MaxCompilerDesignData.dat. (@ Main build)
Thu 17:44: INFO    : Deleting /home/imilankovic/builds/23-04-15/BreastMammogramROIExtraction_MAX2B_DFE/scratch/MaxCompilerDesignData.dat
Thu 17:44: PROGRESS: Generating input files (VHDL, netlists, MegaWizard/CoreGen)
Thu 17:44: INFO    : Not deleting directory (does not exist): tmp
Thu 17:44: INFO    : Running command:  DISPLAY=$DUMMY_XSERVER xilic coregen -b CGFifo_81_ise13_3_xc5vlx330t_2_FF1738_C_34_512_forcebram_dualclock_rst_pf496_fwft.xco -p CGFifo_81_ise13_3_xc5vlx330t_2_FF1738_C_34_512_forcebram_dualclock_rst_pf496_fwft.cgp
Thu 17:44: INFO    : Checking for file hash changes...
Thu 17:44: INFO    : No changes.
Thu 17:44: INFO    : Unexpected Xilinx CoreGen warning in /home/imilankovic/builds/23-04-15/BreastMammogramROIExtraction_MAX2B_DFE/scratch/CGFifo_81_ise13_3_xc5vlx330t_2_FF1738_C_34_512_forcebram_dualclock_rst_pf496_fwft/coregen.log: WARNING:sim - A core named 'CGFifo_81_ise13_3_xc5vlx330t_2_FF1738_C_34_512_forcebram_dualclock_rst_pf496 _fwft' already exists in the project. Output products for this core may be overwritten.
Thu 17:44: INFO    : Not deleting directory (does not exist): tmp
Thu 17:44: INFO    : Running command:  DISPLAY=$DUMMY_XSERVER xilic coregen -b CGFifo_81_ise13_3_xc5vlx330t_2_FF1738_C_34_512_forcebram_dualclock_rst_pf384_fwft_wrcount.xco -p CGFifo_81_ise13_3_xc5vlx330t_2_FF1738_C_34_512_forcebram_dualclock_rst_pf384_fwft_wrcount.cgp
Thu 17:44: INFO    : Checking for file hash changes...
Thu 17:44: INFO    : No changes.
Thu 17:44: INFO    : Unexpected Xilinx CoreGen warning in /home/imilankovic/builds/23-04-15/BreastMammogramROIExtraction_MAX2B_DFE/scratch/CGFifo_81_ise13_3_xc5vlx330t_2_FF1738_C_34_512_forcebram_dualclock_rst_pf384_fwft_wrcount/coregen.log: WARNING:sim - A core named 'CGFifo_81_ise13_3_xc5vlx330t_2_FF1738_C_34_512_forcebram_dualclock_rst_pf384 _fwft_wrcount' already exists in the project. Output products for this core may be overwritten.
Thu 17:44: INFO    : Not deleting directory (does not exist): tmp
Thu 17:44: INFO    : Running command:  DISPLAY=$DUMMY_XSERVER xilic coregen -b CGFifo_81_ise13_3_xc5vlx330t_2_FF1738_C_34_512_dualclock_rst.xco -p CGFifo_81_ise13_3_xc5vlx330t_2_FF1738_C_34_512_dualclock_rst.cgp
Thu 17:44: INFO    : Checking for file hash changes...
Thu 17:44: INFO    : No changes.
Thu 17:44: INFO    : Mapped register report:
Thu 17:44: INFO    : 	0	stream_clkprim_rst	1bytes
Thu 17:44: INFO    : 	1	stream_clkprim_locked	1bytes
Thu 17:44: INFO    : 	2	stream_clkprim_locked_counter	4bytes
Thu 17:44: INFO    : 	6	SFA_FORWARD_EN	4bytes
Thu 17:44: INFO    : 	a	dbg_stall_vector	1bytes
Thu 17:44: INFO    : 	b	io_output_force_disabled	1bytes
Thu 17:44: INFO    : 	c	width	4bytes
Thu 17:44: INFO    : 	10	height	4bytes
Thu 17:44: INFO    : 	14	io_image_pixel_force_disabled	1bytes
Thu 17:44: INFO    : 	15	threshold	4bytes
Thu 17:44: INFO    : 	19	black	4bytes
Thu 17:44: INFO    : 	1d	run_cycle_count	6bytes
Thu 17:44: INFO    : 	23	current_run_cycle_count	6bytes
Thu 17:44: INFO    : 	29	dbg_ctld_empty	1bytes
Thu 17:44: INFO    : 	2a	dbg_ctld_almost_empty	1bytes
Thu 17:44: INFO    : 	2b	dbg_ctld_done	1bytes
Thu 17:44: INFO    : 	2c	dbg_ctld_read	1bytes
Thu 17:44: INFO    : 	2d	dbg_ctld_request	1bytes
Thu 17:44: INFO    : 	2e	dbg_flush_start	1bytes
Thu 17:44: INFO    : 	2f	dbg_full_level	2bytes
Thu 17:44: INFO    : 	31	dbg_flush_start_level	2bytes
Thu 17:44: INFO    : 	33	dbg_done_out	1bytes
Thu 17:44: INFO    : 	34	dbg_flushing	1bytes
Thu 17:44: INFO    : 	35	dbg_fill_level	2bytes
Thu 17:44: INFO    : 	37	dbg_flush_level	2bytes
Thu 17:44: INFO    : 	39	dbg_ctld_read_pipe_dbg	1bytes
Thu 17:44: INFO    : 	3a	dbg_out_valid	1bytes
Thu 17:44: INFO    : 	3b	dbg_out_stall	1bytes
Thu 17:44: INFO    : 	3c	clock_counters_base_clock_cclk	2bytes
Thu 17:44: INFO    : 	3e	clock_counters_STREAM	2bytes
Thu 17:44: INFO    : 	40	clock_counters_clk_pcie	2bytes
Thu 17:44: INFO    : 	42	seen_reset_reset_n	1bytes
Thu 17:44: INFO    : 	43	seen_reset_STREAM_rst	1bytes
Thu 17:44: INFO    : 	44	seen_reset_STREAM_rst_delay	1bytes
Thu 17:44: INFO    : 	45	seen_reset_PCIE_rst	1bytes
Thu 17:44: INFO    : 	46	seen_reset_PCIE_rst_delay	1bytes
Thu 17:44: INFO    : 	47	seen_toggle_crash_input	1bytes
Thu 17:44: INFO    : Mapped register chain length = 72
Thu 17:44: INFO    : Mapped register efficiency = 0.70 (403 / 576 bits)
Thu 17:44: INFO    : Mapped memory report:
Thu 17:44: INFO    : 	Memory 'MappedDRP.STREAM_CLKPRIM' @ 4063232
Thu 17:44: INFO    : 	Memory 'MappedDRP.CHECKSUM' @ 3932160
Thu 17:44: INFO    : 	Memory 'MappedDRP.SYSTEM_MONITOR' @ 4128768
Thu 17:44: INFO    : 	Memory 'Monitoring.PERFMONITOR' @ 3866624
Thu 17:44: INFO    : Not deleting directory (does not exist): tmp
Thu 17:44: INFO    : Running command:  DISPLAY=$DUMMY_XSERVER xilic coregen -b CGFifo_81_ise13_3_xc5vlx330t_2_FF1738_C_64_512_forcebram_ae_rst_pf496_fwft_dcount.xco -p CGFifo_81_ise13_3_xc5vlx330t_2_FF1738_C_64_512_forcebram_ae_rst_pf496_fwft_dcount.cgp
Thu 17:44: INFO    : Checking for file hash changes...
Thu 17:44: INFO    : No changes.
Thu 17:44: INFO    : Unexpected Xilinx CoreGen warning in /home/imilankovic/builds/23-04-15/BreastMammogramROIExtraction_MAX2B_DFE/scratch/CGFifo_81_ise13_3_xc5vlx330t_2_FF1738_C_64_512_forcebram_ae_rst_pf496_fwft_dcount/coregen.log: WARNING:sim - A core named 'CGFifo_81_ise13_3_xc5vlx330t_2_FF1738_C_64_512_forcebram_ae_rst_pf496_fwft_d count' already exists in the project. Output products for this core may be overwritten.
Thu 17:44: INFO    : Not deleting directory (does not exist): tmp
Thu 17:44: INFO    : Running command:  DISPLAY=$DUMMY_XSERVER xilic coregen -b CGBlockMem_42_ise13_3_xc5vlx330t_2_FF1738_C_42_64x512_RAM_TWO_PORT_syncclks.xco -p CGBlockMem_42_ise13_3_xc5vlx330t_2_FF1738_C_42_64x512_RAM_TWO_PORT_syncclks.cgp
Thu 17:44: INFO    : Checking for file hash changes...
Thu 17:44: INFO    : No changes.
Thu 17:44: INFO    : Not deleting directory (does not exist): tmp
Thu 17:44: INFO    : Running command:  DISPLAY=$DUMMY_XSERVER xilic coregen -b CGFifo_81_ise13_3_xc5vlx330t_2_FF1738_C_72_512_rst_pf480.xco -p CGFifo_81_ise13_3_xc5vlx330t_2_FF1738_C_72_512_rst_pf480.cgp
Thu 17:44: INFO    : Checking for file hash changes...
Thu 17:44: INFO    : No changes.
Thu 17:44: INFO    : Not deleting directory (does not exist): tmp
Thu 17:44: INFO    : Running command:  DISPLAY=$DUMMY_XSERVER xilic coregen -b CGBlockMem_42_ise13_3_xc5vlx330t_2_FF1738_C_42_64x512_RAM_DUAL_PORT_bw_syncclks.xco -p CGBlockMem_42_ise13_3_xc5vlx330t_2_FF1738_C_42_64x512_RAM_DUAL_PORT_bw_syncclks.cgp
Thu 17:44: INFO    : Checking for file hash changes...
Thu 17:44: INFO    : No changes.
Thu 17:44: INFO    : Unexpected Xilinx CoreGen warning in /home/imilankovic/builds/23-04-15/BreastMammogramROIExtraction_MAX2B_DFE/scratch/CGBlockMem_42_ise13_3_xc5vlx330t_2_FF1738_C_42_64x512_RAM_DUAL_PORT_bw_syncclks/coregen.log: WARNING:sim:89 - A core named <CGBlockMem_42_ise13_3_xc5vlx330t_2_FF1738_C_42_64x512_RAM_DUAL_PORT_bw_syncc lks> already exists in the output directory. Output products for this core may be overwritten.
Thu 17:44: INFO    : Not deleting directory (does not exist): tmp
Thu 17:44: INFO    : Running command:  DISPLAY=$DUMMY_XSERVER xilic coregen -b CGBlockMem_42_ise13_3_xc5vlx330t_2_FF1738_C_42_36x512_RAM_TWO_PORT_syncclks.xco -p CGBlockMem_42_ise13_3_xc5vlx330t_2_FF1738_C_42_36x512_RAM_TWO_PORT_syncclks.cgp
Thu 17:44: INFO    : Checking for file hash changes...
Thu 17:44: INFO    : No changes.
Thu 17:44: INFO    : Not deleting directory (does not exist): tmp
Thu 17:44: INFO    : Running command:  DISPLAY=$DUMMY_XSERVER xilic coregen -b CGFifo_81_ise13_3_xc5vlx330t_2_FF1738_C_64_512_rst_pf384.xco -p CGFifo_81_ise13_3_xc5vlx330t_2_FF1738_C_64_512_rst_pf384.cgp
Thu 17:44: INFO    : Checking for file hash changes...
Thu 17:44: INFO    : No changes.
Thu 17:44: INFO    : Not deleting directory (does not exist): tmp
Thu 17:44: INFO    : Running command:  DISPLAY=$DUMMY_XSERVER xilic coregen -b CGFifo_81_ise13_3_xc5vlx330t_2_FF1738_C_115_512_forcebram_rst_fwft.xco -p CGFifo_81_ise13_3_xc5vlx330t_2_FF1738_C_115_512_forcebram_rst_fwft.cgp
Thu 17:44: INFO    : Checking for file hash changes...
Thu 17:44: INFO    : No changes.
Thu 17:44: INFO    : Not deleting directory (does not exist): tmp
Thu 17:44: INFO    : Running command:  DISPLAY=$DUMMY_XSERVER xilic coregen -b CGFifo_81_ise13_3_xc5vlx330t_2_FF1738_C_32_512_forcebram_dualclock_rst_pf474_of_uf.xco -p CGFifo_81_ise13_3_xc5vlx330t_2_FF1738_C_32_512_forcebram_dualclock_rst_pf474_of_uf.cgp
Thu 17:44: INFO    : Checking for file hash changes...
Thu 17:44: INFO    : No changes.
Thu 17:44: INFO    : Unexpected Xilinx CoreGen warning in /home/imilankovic/builds/23-04-15/BreastMammogramROIExtraction_MAX2B_DFE/scratch/CGFifo_81_ise13_3_xc5vlx330t_2_FF1738_C_32_512_forcebram_dualclock_rst_pf474_of_uf/coregen.log: WARNING:sim - A core named 'CGFifo_81_ise13_3_xc5vlx330t_2_FF1738_C_32_512_forcebram_dualclock_rst_pf474 _of_uf' already exists in the project. Output products for this core may be overwritten.
Thu 17:44: INFO    : Not deleting directory (does not exist): tmp
Thu 17:44: INFO    : Running command:  DISPLAY=$DUMMY_XSERVER xilic coregen -b CGFifo_81_ise13_3_xc5vlx330t_2_FF1738_C_32_512_forcebram_dualclock_rst_pf477_pe7_of_uf.xco -p CGFifo_81_ise13_3_xc5vlx330t_2_FF1738_C_32_512_forcebram_dualclock_rst_pf477_pe7_of_uf.cgp
Thu 17:44: INFO    : Checking for file hash changes...
Thu 17:44: INFO    : No changes.
Thu 17:44: INFO    : Unexpected Xilinx CoreGen warning in /home/imilankovic/builds/23-04-15/BreastMammogramROIExtraction_MAX2B_DFE/scratch/CGFifo_81_ise13_3_xc5vlx330t_2_FF1738_C_32_512_forcebram_dualclock_rst_pf477_pe7_of_uf/coregen.log: WARNING:sim - A core named 'CGFifo_81_ise13_3_xc5vlx330t_2_FF1738_C_32_512_forcebram_dualclock_rst_pf477 _pe7_of_uf' already exists in the project. Output products for this core may be overwritten.
Thu 17:44: INFO    : Not deleting directory (does not exist): tmp
Thu 17:44: INFO    : Running command:  DISPLAY=$DUMMY_XSERVER xilic coregen -b CGFifo_81_ise13_3_xc5vlx330t_2_FF1738_C_64_512_forcebram_rst_pf477_of_uf.xco -p CGFifo_81_ise13_3_xc5vlx330t_2_FF1738_C_64_512_forcebram_rst_pf477_of_uf.cgp
Thu 17:44: INFO    : Checking for file hash changes...
Thu 17:44: INFO    : No changes.
Thu 17:44: INFO    : Not deleting directory (does not exist): tmp
Thu 17:44: INFO    : Running command:  DISPLAY=$DUMMY_XSERVER xilic coregen -b CGBlockMem_42_ise13_3_xc5vlx330t_2_FF1738_C_42_2x3065_RAM_SINGLE_PORT_poreg_enA_enB_readfirst.xco -p CGBlockMem_42_ise13_3_xc5vlx330t_2_FF1738_C_42_2x3065_RAM_SINGLE_PORT_poreg_enA_enB_readfirst.cgp
Thu 17:44: INFO    : Cache miss.
Thu 17:44: INFO    : Submitting job to cluster...
Thu 17:44: INFO    : Cluster job ID: 13384
Thu 17:44: INFO    : Not deleting directory (does not exist): tmp
Thu 17:44: INFO    : Running command:  DISPLAY=$DUMMY_XSERVER xilic coregen -b CGFixedMultiplier_112_ise13_3_xc5vlx330t_2_FF1738_C_112_32x32_UNSIGNEDxUNSIGNED_lat6_HIGHdsp.xco -p CGFixedMultiplier_112_ise13_3_xc5vlx330t_2_FF1738_C_112_32x32_UNSIGNEDxUNSIGNED_lat6_HIGHdsp.cgp
Thu 17:44: INFO    : Cache miss.
Thu 17:44: INFO    : Submitting job to cluster...
Thu 17:44: INFO    : Cluster job ID: 13385
Thu 17:44: INFO    : Not deleting directory (does not exist): tmp
Thu 17:44: INFO    : Running command:  DISPLAY=$DUMMY_XSERVER xilic coregen -b CGFifo_81_ise13_3_xc5vlx330t_2_FF1738_C_36_512_dualclock_rst.xco -p CGFifo_81_ise13_3_xc5vlx330t_2_FF1738_C_36_512_dualclock_rst.cgp
Thu 17:44: INFO    : Checking for file hash changes...
Thu 17:44: INFO    : No changes.
Thu 17:44: INFO    : Looking for: /network-infrastructure/maxcompiler_core_cache/scratch/CGFifo_81_ise13_3_xc5vlx330t_2_FF1738_C_36_512_dualclock_rst/CGFifo_81_ise13_3_xc5vlx330t_2_FF1738_C_36_512_dualclock_rst.ngc
Thu 17:44: INFO    : Looking for: /network-infrastructure/maxcompiler_core_cache/scratch/CGFifo_81_ise13_3_xc5vlx330t_2_FF1738_C_36_512_dualclock_rst/coregen.log
Thu 17:44: INFO    : Cache hit.
Thu 17:44: INFO    : Not deleting directory (does not exist): tmp
Thu 17:44: INFO    : Running command:  DISPLAY=$DUMMY_XSERVER xilic coregen -b CGFifo_81_ise13_3_xc5vlx330t_2_FF1738_C_71_512_dualclock_rst.xco -p CGFifo_81_ise13_3_xc5vlx330t_2_FF1738_C_71_512_dualclock_rst.cgp
Thu 17:44: INFO    : Checking for file hash changes...
Thu 17:44: INFO    : No changes.
Thu 17:44: INFO    : Looking for: /network-infrastructure/maxcompiler_core_cache/scratch/CGFifo_81_ise13_3_xc5vlx330t_2_FF1738_C_71_512_dualclock_rst/CGFifo_81_ise13_3_xc5vlx330t_2_FF1738_C_71_512_dualclock_rst.ngc
Thu 17:44: INFO    : Looking for: /network-infrastructure/maxcompiler_core_cache/scratch/CGFifo_81_ise13_3_xc5vlx330t_2_FF1738_C_71_512_dualclock_rst/coregen.log
Thu 17:44: INFO    : Cache hit.
Thu 17:44: INFO    : Waiting for any external asynchronous jobs to complete (e.g. MegaWizard/CoreGen)...
Thu 17:44: INFO    : Waiting for MaxQ job 13384 to complete...
Thu 17:46: INFO    : Unexpected Xilinx CoreGen warning in /home/imilankovic/builds/23-04-15/BreastMammogramROIExtraction_MAX2B_DFE/scratch/CGBlockMem_42_ise13_3_xc5vlx330t_2_FF1738_C_42_2x3065_RAM_SINGLE_PORT_poreg_enA_enB_readfirst/coregen.log: WARNING:sim:89 - A core named <CGBlockMem_42_ise13_3_xc5vlx330t_2_FF1738_C_42_2x3065_RAM_SINGLE_PORT_poreg_ enA_enB_readfirst> already exists in the output directory. Output products for this core may be overwritten.
Thu 17:46: INFO    : Waiting for MaxQ job 13385 to complete...
Thu 17:46: INFO    : Unexpected Xilinx CoreGen warning in /home/imilankovic/builds/23-04-15/BreastMammogramROIExtraction_MAX2B_DFE/scratch/CGFixedMultiplier_112_ise13_3_xc5vlx330t_2_FF1738_C_112_32x32_UNSIGNEDxUNSIGNED_lat6_HIGHdsp/coregen.log: WARNING:sim - A core named 'CGFixedMultiplier_112_ise13_3_xc5vlx330t_2_FF1738_C_112_32x32_UNSIGNEDxUNSIG NED_lat6_HIGHdsp' already exists in the project. Output products for this core may be overwritten.
Thu 17:46: INFO    : All asynchronous jobs are now completed.
Thu 17:46: INFO    : Waiting for any external asynchronous jobs to complete (e.g. MegaWizard/CoreGen)...
Thu 17:46: INFO    : All asynchronous jobs are now completed.
Thu 17:46: PROGRESS: Running back-end  build (12 phases)
Thu 17:46: PROGRESS: (1/12) - Prepare MaxFile Data (GenerateMaxFileDataFile)
Thu 17:46: INFO    : Build pass 'GenerateMaxFileDataFile' took 30.2820 ms.
Thu 17:46: PROGRESS: (2/12) - Synthesize DFE Modules (XST)
Thu 17:46: INFO    : Not deleting directory (does not exist): cores
Thu 17:46: INFO    : Starting XST. (17:46:29 23/04/15)
Thu 17:46: INFO    : Running command:  ulimit -s unlimited && xilic retry xst -ifn xst.scr
Thu 17:46: INFO    : Submitting job to cluster...
Thu 17:46: INFO    : Cluster job ID: 13390
Thu 17:46: INFO    : Waiting for MaxQ job 13390 to complete...
Thu 17:49: INFO    : XST ended (17:49:19 23/04/15, time elapsed: 2 mins, 49 secs)
Thu 17:49: INFO    : Build pass 'XST' took 169.514 s.
Thu 17:49: PROGRESS: (3/12) - Link DFE Modules (NGCBuild)
Thu 17:49: INFO    : Running command: ln -sf "../../CGFifo_81_ise13_3_xc5vlx330t_2_FF1738_C_5_64_forcebram_lutram_rst_fwft/CGFifo_81_ise13_3_xc5vlx330t_2_FF1738_C_5_64_forcebram_lutram_rst_fwft.ngc"
Thu 17:49: INFO    : Running command: ln -sf "../../CGBlockMem_42_ise13_3_xc5vlx330t_2_FF1738_C_42_64x512_RAM_TWO_PORT_creg_enB/CGBlockMem_42_ise13_3_xc5vlx330t_2_FF1738_C_42_64x512_RAM_TWO_PORT_creg_enB.ngc"
Thu 17:49: INFO    : Running command: ln -sf "../../CGFifo_81_ise13_3_xc5vlx330t_2_FF1738_C_45_16_shreg_af_shreg_rst/CGFifo_81_ise13_3_xc5vlx330t_2_FF1738_C_45_16_shreg_af_shreg_rst.ngc"
Thu 17:49: INFO    : Running command: ln -sf "../../CGFifo_81_ise13_3_xc5vlx330t_2_FF1738_C_34_512_forcebram_dualclock_rst_pf496_fwft/CGFifo_81_ise13_3_xc5vlx330t_2_FF1738_C_34_512_forcebram_dualclock_rst_pf496_fwft.ngc"
Thu 17:49: INFO    : Running command: ln -sf "../../CGFifo_81_ise13_3_xc5vlx330t_2_FF1738_C_34_512_forcebram_dualclock_rst_pf384_fwft_wrcount/CGFifo_81_ise13_3_xc5vlx330t_2_FF1738_C_34_512_forcebram_dualclock_rst_pf384_fwft_wrcount.ngc"
Thu 17:49: INFO    : Running command: ln -sf "../../CGFifo_81_ise13_3_xc5vlx330t_2_FF1738_C_34_512_dualclock_rst/CGFifo_81_ise13_3_xc5vlx330t_2_FF1738_C_34_512_dualclock_rst.ngc"
Thu 17:49: INFO    : Running command: ln -sf "../../dynpcie_111_125_512/dynpcie_111_125_512.ngc"
Thu 17:49: INFO    : Running command: ln -sf "../../CGFifo_81_ise13_3_xc5vlx330t_2_FF1738_C_64_512_forcebram_ae_rst_pf496_fwft_dcount/CGFifo_81_ise13_3_xc5vlx330t_2_FF1738_C_64_512_forcebram_ae_rst_pf496_fwft_dcount.ngc"
Thu 17:49: INFO    : Running command: ln -sf "../../CGBlockMem_42_ise13_3_xc5vlx330t_2_FF1738_C_42_64x512_RAM_TWO_PORT_syncclks/CGBlockMem_42_ise13_3_xc5vlx330t_2_FF1738_C_42_64x512_RAM_TWO_PORT_syncclks.ngc"
Thu 17:49: INFO    : Running command: ln -sf "../../CGFifo_81_ise13_3_xc5vlx330t_2_FF1738_C_72_512_rst_pf480/CGFifo_81_ise13_3_xc5vlx330t_2_FF1738_C_72_512_rst_pf480.ngc"
Thu 17:49: INFO    : Running command: ln -sf "../../CGBlockMem_42_ise13_3_xc5vlx330t_2_FF1738_C_42_64x512_RAM_DUAL_PORT_bw_syncclks/CGBlockMem_42_ise13_3_xc5vlx330t_2_FF1738_C_42_64x512_RAM_DUAL_PORT_bw_syncclks.ngc"
Thu 17:49: INFO    : Running command: ln -sf "../../CGBlockMem_42_ise13_3_xc5vlx330t_2_FF1738_C_42_36x512_RAM_TWO_PORT_syncclks/CGBlockMem_42_ise13_3_xc5vlx330t_2_FF1738_C_42_36x512_RAM_TWO_PORT_syncclks.ngc"
Thu 17:49: INFO    : Running command: ln -sf "../../CGFifo_81_ise13_3_xc5vlx330t_2_FF1738_C_64_512_rst_pf384/CGFifo_81_ise13_3_xc5vlx330t_2_FF1738_C_64_512_rst_pf384.ngc"
Thu 17:49: INFO    : Running command: ln -sf "../../CGFifo_81_ise13_3_xc5vlx330t_2_FF1738_C_115_512_forcebram_rst_fwft/CGFifo_81_ise13_3_xc5vlx330t_2_FF1738_C_115_512_forcebram_rst_fwft.ngc"
Thu 17:49: INFO    : Running command: ln -sf "../../CGFifo_81_ise13_3_xc5vlx330t_2_FF1738_C_32_512_forcebram_dualclock_rst_pf474_of_uf/CGFifo_81_ise13_3_xc5vlx330t_2_FF1738_C_32_512_forcebram_dualclock_rst_pf474_of_uf.ngc"
Thu 17:49: INFO    : Running command: ln -sf "../../CGFifo_81_ise13_3_xc5vlx330t_2_FF1738_C_32_512_forcebram_dualclock_rst_pf477_pe7_of_uf/CGFifo_81_ise13_3_xc5vlx330t_2_FF1738_C_32_512_forcebram_dualclock_rst_pf477_pe7_of_uf.ngc"
Thu 17:49: INFO    : Running command: ln -sf "../../CGFifo_81_ise13_3_xc5vlx330t_2_FF1738_C_64_512_forcebram_rst_pf477_of_uf/CGFifo_81_ise13_3_xc5vlx330t_2_FF1738_C_64_512_forcebram_rst_pf477_of_uf.ngc"
Thu 17:49: INFO    : Running command: ln -sf "../../CGBlockMem_42_ise13_3_xc5vlx330t_2_FF1738_C_42_2x3065_RAM_SINGLE_PORT_poreg_enA_enB_readfirst/CGBlockMem_42_ise13_3_xc5vlx330t_2_FF1738_C_42_2x3065_RAM_SINGLE_PORT_poreg_enA_enB_readfirst.ngc"
Thu 17:49: INFO    : Running command: ln -sf "../../CGFixedMultiplier_112_ise13_3_xc5vlx330t_2_FF1738_C_112_32x32_UNSIGNEDxUNSIGNED_lat6_HIGHdsp/CGFixedMultiplier_112_ise13_3_xc5vlx330t_2_FF1738_C_112_32x32_UNSIGNEDxUNSIGNED_lat6_HIGHdsp.ngc"
Thu 17:49: INFO    : Running command: ln -sf "../../CGFifo_81_ise13_3_xc5vlx330t_2_FF1738_C_36_512_dualclock_rst/CGFifo_81_ise13_3_xc5vlx330t_2_FF1738_C_36_512_dualclock_rst.ngc"
Thu 17:49: INFO    : Running command: ln -sf "../../CGFifo_81_ise13_3_xc5vlx330t_2_FF1738_C_71_512_dualclock_rst/CGFifo_81_ise13_3_xc5vlx330t_2_FF1738_C_71_512_dualclock_rst.ngc"
Thu 17:49: INFO    : Running command: ln -sf "../xst/max_compiler_top.ngc"
Thu 17:49: INFO    : Running command: xilic ngcbuild -sd ngcbuild-cores -p xc5vlx330t-2-FF1738 max_compiler_top ngc-output/max_compiler_top.ngc
Thu 17:49: INFO    : Submitting job to cluster...
Thu 17:49: INFO    : Cluster job ID: 13399
Thu 17:49: INFO    : Waiting for MaxQ job 13399 to complete...
Thu 17:49: INFO    : Build pass 'NGCBuild' took 15.1191 s.
Thu 17:49: PROGRESS: (4/12) - Prepare for Resource Analysis (EDIF2MxruBuildPass)
Thu 17:49: INFO    : Running command: ngc2edif -w max_compiler_top.ngc
Thu 17:49: INFO    : Submitting job to cluster...
Thu 17:49: INFO    : Cluster job ID: 13400
Thu 17:49: INFO    : Waiting for MaxQ job 13400 to complete...
Thu 17:49: INFO    : Build pass 'EDIF2MxruBuildPass' took 18.0586 s.
Thu 17:49: PROGRESS: (5/12) - Generate Preliminary Annotated Source Code (PreliminaryResourceAnnotationBuildPass)
Thu 17:49: INFO    : Annotating source files (old source files in build directory will be removed first)...
Thu 17:49: INFO    : Not deleting directory (does not exist): src_annotated_preliminary
Thu 17:49: INFO    : annotated 2 source files
Thu 17:49: INFO    : Annotating source files (old source files in build directory will be removed first)...
Thu 17:49: INFO    : Not deleting directory (does not exist): src_annotated_preliminary_BreastMammogramROIExtractionKernel
Thu 17:49: INFO    : annotated 2 source files
Thu 17:49: INFO    : Build pass 'PreliminaryResourceAnnotationBuildPass' took 194.123 ms.
Thu 17:49: PROGRESS: (6/12) - Report Resource Usage (XilinxPreliminaryResourceSummary)
Thu 17:49: PROGRESS: 
Thu 17:49: PROGRESS: PRELIMINARY RESOURCE USAGE
Thu 17:49: PROGRESS: Logic utilization:      19895 / 207360 (9.59%)
Thu 17:49: PROGRESS:   LUTs:                 13154 / 207360 (6.34%)
Thu 17:49: PROGRESS:   Primary FFs:          16873 / 207360 (8.14%)
Thu 17:49: PROGRESS: Multipliers (25x18):        4 / 192    (2.08%)
Thu 17:49: PROGRESS:   DSP blocks:               4 / 192    (2.08%)
Thu 17:49: PROGRESS: Block memory (BRAM18):     51 / 648    (7.87%)
Thu 17:49: PROGRESS: 
Thu 17:49: PROGRESS: About to start chip vendor Map/Place/Route toolflow. This will take some time.
Thu 17:49: PROGRESS: For this compile, we estimate this process may take up to 1 hour.
Thu 17:49: PROGRESS: We recommend running in simulation to verify correctness before building a DFE configuration.
Thu 17:49: PROGRESS: 
Thu 17:49: INFO    : Build resource auto-scaling is enabled - selecting memory requirements based on projected build size
Thu 17:49: INFO    : Scaling mapper RAM allocation to 2740MB
Thu 17:49: INFO    : Scaling PAR RAM allocation to 2509MB
Thu 17:49: INFO    : 
Thu 17:49: INFO    : Build pass 'XilinxPreliminaryResourceSummary' took 27.2125 ms.
Thu 17:49: PROGRESS: (7/12) - Prepare for Placement (NGDBuild)
Thu 17:49: INFO    : Running command: rm -rf "ngdbuild-cores/"
Thu 17:49: INFO    : Running command: ln -sf "../ngc-output/max_compiler_top.ngc"
Thu 17:49: INFO    : Running command:  xilic ngdbuild -sd ngdbuild-cores -p xc5vlx330t-2-FF1738 -uc max_compiler_top_constraint.ucf max_compiler_top max_compiler_top.ngd
Thu 17:49: INFO    : Submitting job to cluster...
Thu 17:49: INFO    : Cluster job ID: 13401
Thu 17:49: INFO    : Waiting for MaxQ job 13401 to complete...
Thu 17:50: INFO    : Build pass 'NGDBuild' took 31.9700 s.
Thu 17:50: PROGRESS: (8/12) - Place and Route DFE (XilinxMPPR)
Thu 17:50: PROGRESS: Executing MPPR with 1 cost table and 1 thread.
Thu 17:50: PROGRESS: MPPR: Starting 1 cost table
Thu 17:50: INFO    : Created new sub build manager running in: /home/imilankovic/builds/23-04-15/BreastMammogramROIExtraction_MAX2B_DFE/scratch/xilinx_pnr/ct1
Thu 17:50: INFO    : For detailed output from this sub build manager see: /home/imilankovic/builds/23-04-15/BreastMammogramROIExtraction_MAX2B_DFE/scratch/xilinx_pnr/ct1/_build.log
Thu 18:05: ERROR   : MPPR: Failed run: Error running external tool :-
Thu 18:05: ERROR   : Problem            : [Cost table 1] external process failed: Command failed with exit code: 1. Log file: /network-infrastructure/maxq/maxq_imilankovic_2015_apr_23_18.04.11_log_stderr_stdout_13413.log
Thu 18:05: ERROR   : Program log        : /network-infrastructure/maxq/maxq_imilankovic_2015_apr_23_18.04.11_log_stderr_stdout_13413.log
Thu 18:05: ERROR   : Command run        :  xilic trce -v 500 max_compiler_top-par.ncd max_compiler_top.pcf -o max_compiler_top-par.twr -xml max_compiler_top-par.twx  && CLASSPATH="/home/imilankovic/workspace/BreastMammogramROIExtraction/EngineCode/bin":"/network-raid/opt/maxcompiler-2014.2/lib/MaxCompiler.jar":"/network-raid/opt/maxq/maxq-ctl.jar": java com.maxeler.timinganalyser.MaxTimingAnalyser "/home/imilankovic/builds/23-04-15/BreastMammogramROIExtraction_MAX2B_DFE" "/home/imilankovic/builds/23-04-15/BreastMammogramROIExtraction_MAX2B_DFE/scratch/xilinx_pnr/ct1"  && ln -sfn "/home/imilankovic/builds/23-04-15/BreastMammogramROIExtraction_MAX2B_DFE/scratch/xilinx_pnr/ct1/timingreport" "/home/imilankovic/builds/23-04-15/BreastMammogramROIExtraction_MAX2B_DFE/timingreport_preliminary"
Thu 18:05: ERROR   : Directory run in   : /home/imilankovic/builds/23-04-15/BreastMammogramROIExtraction_MAX2B_DFE/scratch/xilinx_pnr/ct1/./xilinx_pnr
Thu 18:05: ERROR   : Exit code          : 1
Thu 18:05: ERROR   : Detailed build log : /home/imilankovic/builds/23-04-15/BreastMammogramROIExtraction_MAX2B_DFE/scratch/xilinx_pnr/ct1/_build.log
Thu 18:05: ERROR   : Error running external tool :-
Thu 18:05: ERROR   : Problem            : Error in MPPR: [Cost table 1] external process failed: Command failed with exit code: 1. Log file: /network-infrastructure/maxq/maxq_imilankovic_2015_apr_23_18.04.11_log_stderr_stdout_13413.log
Thu 18:05: ERROR   : Program log        : /network-infrastructure/maxq/maxq_imilankovic_2015_apr_23_18.04.11_log_stderr_stdout_13413.log
Thu 18:05: ERROR   : Command run        :  xilic trce -v 500 max_compiler_top-par.ncd max_compiler_top.pcf -o max_compiler_top-par.twr -xml max_compiler_top-par.twx  && CLASSPATH="/home/imilankovic/workspace/BreastMammogramROIExtraction/EngineCode/bin":"/network-raid/opt/maxcompiler-2014.2/lib/MaxCompiler.jar":"/network-raid/opt/maxq/maxq-ctl.jar": java com.maxeler.timinganalyser.MaxTimingAnalyser "/home/imilankovic/builds/23-04-15/BreastMammogramROIExtraction_MAX2B_DFE" "/home/imilankovic/builds/23-04-15/BreastMammogramROIExtraction_MAX2B_DFE/scratch/xilinx_pnr/ct1"  && ln -sfn "/home/imilankovic/builds/23-04-15/BreastMammogramROIExtraction_MAX2B_DFE/scratch/xilinx_pnr/ct1/timingreport" "/home/imilankovic/builds/23-04-15/BreastMammogramROIExtraction_MAX2B_DFE/timingreport_preliminary"
Thu 18:05: ERROR   : Directory run in   : /home/imilankovic/builds/23-04-15/BreastMammogramROIExtraction_MAX2B_DFE/scratch/xilinx_pnr/ct1/./xilinx_pnr
Thu 18:05: ERROR   : Exit code          : 1
Thu 18:05: ERROR   : Detailed build log : /home/imilankovic/builds/23-04-15/BreastMammogramROIExtraction_MAX2B_DFE/scratch/xilinx_pnr/ct1/_build.log
