// Seed: 3797832904
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  tri0 id_3;
  assign module_1.id_9 = 0;
  wire id_4;
  assign id_1 = id_3 - 1;
  wire id_5;
  wire id_6 = id_5;
  wire id_7;
  tri1 id_8 = 1;
  generate
    wire id_9, id_10;
  endgenerate
endmodule
module module_1 (
    output wor id_0,
    output wor id_1,
    output tri1 id_2,
    input tri0 id_3,
    input supply0 id_4,
    input tri1 id_5,
    output supply1 id_6,
    input uwire id_7,
    input uwire id_8,
    input tri1 id_9,
    input wand id_10
);
  wire id_12;
  module_0 modCall_1 (
      id_12,
      id_12
  );
endmodule
