// Seed: 4072576913
module module_0;
  id_1 :
  assert property (@(posedge id_1) 1)
  else;
endmodule
module module_1 #(
    parameter id_15 = 32'd3,
    parameter id_16 = 32'd16
) (
    input wor id_0,
    input tri1 id_1
    , id_13,
    output uwire id_2,
    output supply1 id_3,
    inout wor id_4,
    output wor id_5,
    output supply1 id_6,
    input supply1 id_7,
    output tri id_8,
    output supply1 id_9,
    input uwire id_10,
    input wire id_11
);
  for (id_14 = ~id_7; 1; id_2 = 1) begin
    defparam id_15.id_16 = -1'd0;
  end
  assign id_9  = 1'b0;
  assign id_13 = 1;
  module_0();
  wire id_17;
  assign id_6 = {id_13{1}};
endmodule
