<stg><name>toCubieCube</name>


<trans_list>

<trans id="186" from="1" to="2">
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="187" from="2" to="2">
<condition id="83">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="188" from="2" to="3">
<condition id="85">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="189" from="3" to="3">
<condition id="87">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="190" from="3" to="4">
<condition id="89">
<or_exp><and_exp><literal name="exitcond9" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="191" from="4" to="5">
<condition id="91">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="208" from="4" to="13">
<condition id="113">
<or_exp><and_exp><literal name="exitcond8" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="192" from="5" to="6">
<condition id="93">
<or_exp><and_exp><literal name="tmp_121" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="193" from="5" to="7">
<condition id="92">
<or_exp><and_exp><literal name="tmp_121" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="195" from="6" to="7">
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="196" from="7" to="5">
<condition id="98">
<or_exp><and_exp><literal name="tmp_121" val="0"/>
<literal name="tmp_138" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="197" from="7" to="8">
<condition id="96">
<or_exp><and_exp><literal name="tmp_121" val="1"/>
</and_exp><and_exp><literal name="tmp_138" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="199" from="8" to="9">
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="200" from="9" to="10">
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="201" from="10" to="11">
<condition id="103">
<or_exp><and_exp><literal name="tmp_158" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="206" from="10" to="12">
<condition id="109">
<or_exp><and_exp><literal name="tmp_158" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="203" from="11" to="12">
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="205" from="12" to="10">
<condition id="108">
<or_exp><and_exp><literal name="tmp_158" val="0"/>
<literal name="tmp_143" val="0"/>
</and_exp><and_exp><literal name="tmp_158" val="0"/>
<literal name="tmp_144" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="207" from="12" to="4">
<condition id="111">
<or_exp><and_exp><literal name="tmp_158" val="1"/>
</and_exp><and_exp><literal name="tmp_143" val="1"/>
<literal name="tmp_144" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="209" from="13" to="14">
<condition id="114">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="211" from="14" to="15">
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="212" from="15" to="16">
<condition id="118">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="213" from="16" to="17">
<condition id="119">
<or_exp><and_exp><literal name="tmp_127" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="221" from="16" to="19">
<condition id="128">
<or_exp><and_exp><literal name="tmp_127" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="215" from="17" to="18">
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="217" from="18" to="19">
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="219" from="19" to="16">
<condition id="126">
<or_exp><and_exp><literal name="tmp_127" val="1"/>
<literal name="tmp_137" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp><and_exp><literal name="tmp_127" val="1"/>
<literal name="tmp_139" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="222" from="19" to="13">
<condition id="130">
<or_exp><and_exp><literal name="tmp_127" val="0"/>
</and_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp><and_exp><literal name="tmp_137" val="1"/>
<literal name="tmp_139" val="1"/>
</and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:0  %i = phi i4 [ 0, %0 ], [ %i_10, %2 ]

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %exitcond1 = icmp eq i4 %i, -8

]]></Node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3  %i_10 = add i4 %i, 1

]]></Node>
<StgValue><ssdm name="i_10"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond1, label %.preheader19.preheader, label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="64" op_0_bw="4">
<![CDATA[
:0  %tmp = zext i4 %i to i64

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="3" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %ccRet_cp_0_addr = getelementptr [8 x i3]* @ccRet_cp_0, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="ccRet_cp_0_addr"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:2  store i3 0, i3* %ccRet_cp_0_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0">
<![CDATA[
.preheader19.preheader:0  br label %.preheader19

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader19:0  %i_1 = phi i4 [ %i_11, %3 ], [ 0, %.preheader19.preheader ]

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader19:1  %exitcond9 = icmp eq i4 %i_1, -4

]]></Node>
<StgValue><ssdm name="exitcond9"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader19:2  %empty_33 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)

]]></Node>
<StgValue><ssdm name="empty_33"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader19:3  %i_11 = add i4 %i_1, 1

]]></Node>
<StgValue><ssdm name="i_11"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader19:4  br i1 %exitcond9, label %.preheader18.preheader, label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="64" op_0_bw="4">
<![CDATA[
:0  %tmp_s = zext i4 %i_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="4" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %ccRet_ep_0_addr = getelementptr [12 x i4]* @ccRet_ep_0, i64 0, i64 %tmp_s

]]></Node>
<StgValue><ssdm name="ccRet_ep_0_addr"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:2  store i4 0, i4* %ccRet_ep_0_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %.preheader19

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="exitcond9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0">
<![CDATA[
.preheader18.preheader:0  br label %.preheader18

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="41" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader18:0  %i_2 = phi i4 [ %i_12, %.loopexit1 ], [ 0, %.preheader18.preheader ]

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="42" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader18:1  %exitcond8 = icmp eq i4 %i_2, -8

]]></Node>
<StgValue><ssdm name="exitcond8"/></StgValue>
</operation>

<operation id="43" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader18:2  %empty_34 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

]]></Node>
<StgValue><ssdm name="empty_34"/></StgValue>
</operation>

<operation id="44" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader18:3  %i_12 = add i4 %i_2, 1

]]></Node>
<StgValue><ssdm name="i_12"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader18:4  br i1 %exitcond8, label %.preheader13.preheader, label %.preheader15.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="4">
<![CDATA[
.preheader15.preheader:0  %tmp_120 = zext i4 %i_2 to i64

]]></Node>
<StgValue><ssdm name="tmp_120"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="6" op_0_bw="4">
<![CDATA[
.preheader15.preheader:1  %tmp_120_cast = zext i4 %i_2 to i6

]]></Node>
<StgValue><ssdm name="tmp_120_cast"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
.preheader15.preheader:2  %tmp_145 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %i_2, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_145"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader15.preheader:3  %tmp_147 = sub i6 %tmp_145, %tmp_120_cast

]]></Node>
<StgValue><ssdm name="tmp_147"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0">
<![CDATA[
.preheader15.preheader:4  br label %.preheader15

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="51" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp><literal name="exitcond8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="0">
<![CDATA[
.preheader13.preheader:0  br label %.preheader13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="52" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader15:0  %ori = phi i2 [ 0, %.preheader15.preheader ], [ %ori_1, %4 ]

]]></Node>
<StgValue><ssdm name="ori"/></StgValue>
</operation>

<operation id="53" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader15:1  %tmp_121 = icmp eq i2 %ori, -1

]]></Node>
<StgValue><ssdm name="tmp_121"/></StgValue>
</operation>

<operation id="54" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader15:2  %empty_35 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 3, i64 2)

]]></Node>
<StgValue><ssdm name="empty_35"/></StgValue>
</operation>

<operation id="55" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader15:3  %ori_1 = add i2 %ori, 1

]]></Node>
<StgValue><ssdm name="ori_1"/></StgValue>
</operation>

<operation id="56" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader15:4  br i1 %tmp_121, label %.loopexit2, label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="57" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="tmp_121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="6" op_0_bw="2">
<![CDATA[
:0  %tmp_125_cast = zext i2 %ori to i6

]]></Node>
<StgValue><ssdm name="tmp_125_cast"/></StgValue>
</operation>

<operation id="58" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="tmp_121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1  %tmp_148 = add i6 %tmp_147, %tmp_125_cast

]]></Node>
<StgValue><ssdm name="tmp_148"/></StgValue>
</operation>

<operation id="59" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="tmp_121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="6">
<![CDATA[
:2  %tmp_149_cast = sext i6 %tmp_148 to i64

]]></Node>
<StgValue><ssdm name="tmp_149_cast"/></StgValue>
</operation>

<operation id="60" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="tmp_121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="5" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %cornerFacelet_addr = getelementptr [24 x i6]* @cornerFacelet, i64 0, i64 %tmp_149_cast

]]></Node>
<StgValue><ssdm name="cornerFacelet_addr"/></StgValue>
</operation>

<operation id="61" st_id="5" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="tmp_121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="6" op_0_bw="5">
<![CDATA[
:4  %cornerFacelet_load = load i6* %cornerFacelet_addr, align 1

]]></Node>
<StgValue><ssdm name="cornerFacelet_load"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="62" st_id="6" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="6" op_0_bw="5">
<![CDATA[
:4  %cornerFacelet_load = load i6* %cornerFacelet_addr, align 1

]]></Node>
<StgValue><ssdm name="cornerFacelet_load"/></StgValue>
</operation>

<operation id="63" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="6">
<![CDATA[
:5  %tmp_126 = zext i6 %cornerFacelet_load to i64

]]></Node>
<StgValue><ssdm name="tmp_126"/></StgValue>
</operation>

<operation id="64" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="6" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %facecube_0_f_addr_2 = getelementptr [54 x i3]* %facecube_0_f, i64 0, i64 %tmp_126

]]></Node>
<StgValue><ssdm name="facecube_0_f_addr_2"/></StgValue>
</operation>

<operation id="65" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="3" op_0_bw="6">
<![CDATA[
:7  %facecube_0_f_load_2 = load i3* %facecube_0_f_addr_2, align 1

]]></Node>
<StgValue><ssdm name="facecube_0_f_load_2"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="66" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="tmp_121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="3" op_0_bw="6">
<![CDATA[
:7  %facecube_0_f_load_2 = load i3* %facecube_0_f_addr_2, align 1

]]></Node>
<StgValue><ssdm name="facecube_0_f_load_2"/></StgValue>
</operation>

<operation id="67" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="tmp_121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:8  %tmp_133 = icmp eq i3 %facecube_0_f_load_2, 3

]]></Node>
<StgValue><ssdm name="tmp_133"/></StgValue>
</operation>

<operation id="68" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="tmp_121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:9  %tmp_134 = icmp eq i3 %facecube_0_f_load_2, 0

]]></Node>
<StgValue><ssdm name="tmp_134"/></StgValue>
</operation>

<operation id="69" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="tmp_121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:10  %tmp_138 = or i1 %tmp_134, %tmp_133

]]></Node>
<StgValue><ssdm name="tmp_138"/></StgValue>
</operation>

<operation id="70" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="tmp_121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:11  br i1 %tmp_138, label %.loopexit2, label %.preheader15

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="71" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="tmp_121" val="1"/>
</and_exp><and_exp><literal name="tmp_138" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="3" op_0_bw="2">
<![CDATA[
.loopexit2:0  %tmp_148_cast = zext i2 %ori to i3

]]></Node>
<StgValue><ssdm name="tmp_148_cast"/></StgValue>
</operation>

<operation id="72" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="tmp_121" val="1"/>
</and_exp><and_exp><literal name="tmp_138" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.loopexit2:1  %tmp_128 = add i3 %tmp_148_cast, 1

]]></Node>
<StgValue><ssdm name="tmp_128"/></StgValue>
</operation>

<operation id="73" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="tmp_121" val="1"/>
</and_exp><and_exp><literal name="tmp_138" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.loopexit2:2  %tmp_149 = icmp ult i3 %tmp_128, 3

]]></Node>
<StgValue><ssdm name="tmp_149"/></StgValue>
</operation>

<operation id="74" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="tmp_121" val="1"/>
</and_exp><and_exp><literal name="tmp_138" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.loopexit2:3  %tmp_150 = xor i2 %ori, -2

]]></Node>
<StgValue><ssdm name="tmp_150"/></StgValue>
</operation>

<operation id="75" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="tmp_121" val="1"/>
</and_exp><and_exp><literal name="tmp_138" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="3" op_0_bw="2">
<![CDATA[
.loopexit2:4  %tmp_151_cast = sext i2 %tmp_150 to i3

]]></Node>
<StgValue><ssdm name="tmp_151_cast"/></StgValue>
</operation>

<operation id="76" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="tmp_121" val="1"/>
</and_exp><and_exp><literal name="tmp_138" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.loopexit2:5  %tmp_151 = select i1 %tmp_149, i3 %tmp_128, i3 %tmp_151_cast

]]></Node>
<StgValue><ssdm name="tmp_151"/></StgValue>
</operation>

<operation id="77" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="tmp_121" val="1"/>
</and_exp><and_exp><literal name="tmp_138" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="6" op_0_bw="3">
<![CDATA[
.loopexit2:6  %tmp_130_cast = zext i3 %tmp_151 to i6

]]></Node>
<StgValue><ssdm name="tmp_130_cast"/></StgValue>
</operation>

<operation id="78" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="tmp_121" val="1"/>
</and_exp><and_exp><literal name="tmp_138" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.loopexit2:7  %tmp_152 = add i6 %tmp_130_cast, %tmp_147

]]></Node>
<StgValue><ssdm name="tmp_152"/></StgValue>
</operation>

<operation id="79" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="tmp_121" val="1"/>
</and_exp><and_exp><literal name="tmp_138" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="6">
<![CDATA[
.loopexit2:8  %tmp_152_cast = sext i6 %tmp_152 to i64

]]></Node>
<StgValue><ssdm name="tmp_152_cast"/></StgValue>
</operation>

<operation id="80" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="tmp_121" val="1"/>
</and_exp><and_exp><literal name="tmp_138" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="5" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit2:9  %cornerFacelet_addr_1 = getelementptr [24 x i6]* @cornerFacelet, i64 0, i64 %tmp_152_cast

]]></Node>
<StgValue><ssdm name="cornerFacelet_addr_1"/></StgValue>
</operation>

<operation id="81" st_id="7" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="tmp_121" val="1"/>
</and_exp><and_exp><literal name="tmp_138" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="6" op_0_bw="5">
<![CDATA[
.loopexit2:10  %cornerFacelet_load_1 = load i6* %cornerFacelet_addr_1, align 1

]]></Node>
<StgValue><ssdm name="cornerFacelet_load_1"/></StgValue>
</operation>

<operation id="82" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="tmp_121" val="1"/>
</and_exp><and_exp><literal name="tmp_138" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.loopexit2:14  %tmp_132 = add i3 %tmp_148_cast, 2

]]></Node>
<StgValue><ssdm name="tmp_132"/></StgValue>
</operation>

<operation id="83" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="tmp_121" val="1"/>
</and_exp><and_exp><literal name="tmp_138" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.loopexit2:15  %tmp_153 = icmp ult i3 %tmp_132, 3

]]></Node>
<StgValue><ssdm name="tmp_153"/></StgValue>
</operation>

<operation id="84" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="tmp_121" val="1"/>
</and_exp><and_exp><literal name="tmp_138" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.loopexit2:16  %tmp_154 = add i3 %tmp_148_cast, -1

]]></Node>
<StgValue><ssdm name="tmp_154"/></StgValue>
</operation>

<operation id="85" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="tmp_121" val="1"/>
</and_exp><and_exp><literal name="tmp_138" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.loopexit2:17  %tmp_157 = select i1 %tmp_153, i3 %tmp_132, i3 %tmp_154

]]></Node>
<StgValue><ssdm name="tmp_157"/></StgValue>
</operation>

<operation id="86" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="tmp_121" val="1"/>
</and_exp><and_exp><literal name="tmp_138" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="6" op_0_bw="3">
<![CDATA[
.loopexit2:18  %tmp_134_cast = zext i3 %tmp_157 to i6

]]></Node>
<StgValue><ssdm name="tmp_134_cast"/></StgValue>
</operation>

<operation id="87" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="tmp_121" val="1"/>
</and_exp><and_exp><literal name="tmp_138" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.loopexit2:19  %tmp_155 = add i6 %tmp_134_cast, %tmp_147

]]></Node>
<StgValue><ssdm name="tmp_155"/></StgValue>
</operation>

<operation id="88" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="tmp_121" val="1"/>
</and_exp><and_exp><literal name="tmp_138" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="64" op_0_bw="6">
<![CDATA[
.loopexit2:20  %tmp_155_cast = sext i6 %tmp_155 to i64

]]></Node>
<StgValue><ssdm name="tmp_155_cast"/></StgValue>
</operation>

<operation id="89" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="tmp_121" val="1"/>
</and_exp><and_exp><literal name="tmp_138" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="5" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit2:21  %cornerFacelet_addr_2 = getelementptr [24 x i6]* @cornerFacelet, i64 0, i64 %tmp_155_cast

]]></Node>
<StgValue><ssdm name="cornerFacelet_addr_2"/></StgValue>
</operation>

<operation id="90" st_id="7" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="tmp_121" val="1"/>
</and_exp><and_exp><literal name="tmp_138" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="6" op_0_bw="5">
<![CDATA[
.loopexit2:22  %cornerFacelet_load_2 = load i6* %cornerFacelet_addr_2, align 1

]]></Node>
<StgValue><ssdm name="cornerFacelet_load_2"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="91" st_id="8" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="6" op_0_bw="5">
<![CDATA[
.loopexit2:10  %cornerFacelet_load_1 = load i6* %cornerFacelet_addr_1, align 1

]]></Node>
<StgValue><ssdm name="cornerFacelet_load_1"/></StgValue>
</operation>

<operation id="92" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="64" op_0_bw="6">
<![CDATA[
.loopexit2:11  %tmp_131 = zext i6 %cornerFacelet_load_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_131"/></StgValue>
</operation>

<operation id="93" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="6" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit2:12  %facecube_0_f_addr_3 = getelementptr [54 x i3]* %facecube_0_f, i64 0, i64 %tmp_131

]]></Node>
<StgValue><ssdm name="facecube_0_f_addr_3"/></StgValue>
</operation>

<operation id="94" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="3" op_0_bw="6">
<![CDATA[
.loopexit2:13  %col1 = load i3* %facecube_0_f_addr_3, align 1

]]></Node>
<StgValue><ssdm name="col1"/></StgValue>
</operation>

<operation id="95" st_id="8" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="6" op_0_bw="5">
<![CDATA[
.loopexit2:22  %cornerFacelet_load_2 = load i6* %cornerFacelet_addr_2, align 1

]]></Node>
<StgValue><ssdm name="cornerFacelet_load_2"/></StgValue>
</operation>

<operation id="96" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="64" op_0_bw="6">
<![CDATA[
.loopexit2:23  %tmp_135 = zext i6 %cornerFacelet_load_2 to i64

]]></Node>
<StgValue><ssdm name="tmp_135"/></StgValue>
</operation>

<operation id="97" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="6" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit2:24  %facecube_0_f_addr_4 = getelementptr [54 x i3]* %facecube_0_f, i64 0, i64 %tmp_135

]]></Node>
<StgValue><ssdm name="facecube_0_f_addr_4"/></StgValue>
</operation>

<operation id="98" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="3" op_0_bw="6">
<![CDATA[
.loopexit2:25  %col2 = load i3* %facecube_0_f_addr_4, align 1

]]></Node>
<StgValue><ssdm name="col2"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="99" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="3" op_0_bw="6">
<![CDATA[
.loopexit2:13  %col1 = load i3* %facecube_0_f_addr_3, align 1

]]></Node>
<StgValue><ssdm name="col1"/></StgValue>
</operation>

<operation id="100" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="3" op_0_bw="6">
<![CDATA[
.loopexit2:25  %col2 = load i3* %facecube_0_f_addr_4, align 1

]]></Node>
<StgValue><ssdm name="col2"/></StgValue>
</operation>

<operation id="101" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0">
<![CDATA[
.loopexit2:26  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="102" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:0  %j = phi i4 [ 0, %.loopexit2 ], [ %j_3, %._crit_edge ]

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="103" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="1" op_0_bw="1" op_1_bw="4" op_2_bw="32">
<![CDATA[
:1  %tmp_158 = call i1 @_ssdm_op_BitSelect.i1.i4.i32(i4 %j, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_158"/></StgValue>
</operation>

<operation id="104" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_36 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 8, i64 4)

]]></Node>
<StgValue><ssdm name="empty_36"/></StgValue>
</operation>

<operation id="105" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3  %j_3 = add i4 %j, 1

]]></Node>
<StgValue><ssdm name="j_3"/></StgValue>
</operation>

<operation id="106" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %tmp_158, label %.loopexit1.loopexit, label %6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="107" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp><literal name="tmp_158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="64" op_0_bw="4">
<![CDATA[
:0  %tmp_142 = zext i4 %j to i64

]]></Node>
<StgValue><ssdm name="tmp_142"/></StgValue>
</operation>

<operation id="108" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp><literal name="tmp_158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="3" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %cornerColor_1_addr = getelementptr [8 x i3]* @cornerColor_1, i64 0, i64 %tmp_142

]]></Node>
<StgValue><ssdm name="cornerColor_1_addr"/></StgValue>
</operation>

<operation id="109" st_id="10" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp><literal name="tmp_158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="3" op_0_bw="3">
<![CDATA[
:2  %cornerColor_1_load = load i3* %cornerColor_1_addr, align 1

]]></Node>
<StgValue><ssdm name="cornerColor_1_load"/></StgValue>
</operation>

<operation id="110" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp><literal name="tmp_158" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="0">
<![CDATA[
.loopexit1.loopexit:0  br label %.loopexit1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="111" st_id="11" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="3" op_0_bw="3">
<![CDATA[
:2  %cornerColor_1_load = load i3* %cornerColor_1_addr, align 1

]]></Node>
<StgValue><ssdm name="cornerColor_1_load"/></StgValue>
</operation>

<operation id="112" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3  %tmp_143 = icmp eq i3 %col1, %cornerColor_1_load

]]></Node>
<StgValue><ssdm name="tmp_143"/></StgValue>
</operation>

<operation id="113" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %tmp_143, label %7, label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="114" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="tmp_143" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="3" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %cornerColor_2_addr = getelementptr [8 x i3]* @cornerColor_2, i64 0, i64 %tmp_142

]]></Node>
<StgValue><ssdm name="cornerColor_2_addr"/></StgValue>
</operation>

<operation id="115" st_id="11" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="tmp_143" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="3" op_0_bw="3">
<![CDATA[
:1  %cornerColor_2_load = load i3* %cornerColor_2_addr, align 1

]]></Node>
<StgValue><ssdm name="cornerColor_2_load"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="116" st_id="12" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="tmp_158" val="0"/>
<literal name="tmp_143" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="3" op_0_bw="3">
<![CDATA[
:1  %cornerColor_2_load = load i3* %cornerColor_2_addr, align 1

]]></Node>
<StgValue><ssdm name="cornerColor_2_load"/></StgValue>
</operation>

<operation id="117" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="tmp_158" val="0"/>
<literal name="tmp_143" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:2  %tmp_144 = icmp eq i3 %col2, %cornerColor_2_load

]]></Node>
<StgValue><ssdm name="tmp_144"/></StgValue>
</operation>

<operation id="118" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="tmp_158" val="0"/>
<literal name="tmp_143" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %tmp_144, label %8, label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="119" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp><literal name="tmp_158" val="0"/>
<literal name="tmp_143" val="0"/>
</and_exp><and_exp><literal name="tmp_158" val="0"/>
<literal name="tmp_144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge:0  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="120" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="tmp_158" val="0"/>
<literal name="tmp_143" val="1"/>
<literal name="tmp_144" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="3" op_0_bw="4">
<![CDATA[
:0  %tmp_159 = trunc i4 %j to i3

]]></Node>
<StgValue><ssdm name="tmp_159"/></StgValue>
</operation>

<operation id="121" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="tmp_158" val="0"/>
<literal name="tmp_143" val="1"/>
<literal name="tmp_144" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="3" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %ccRet_cp_0_addr_1 = getelementptr [8 x i3]* @ccRet_cp_0, i64 0, i64 %tmp_120

]]></Node>
<StgValue><ssdm name="ccRet_cp_0_addr_1"/></StgValue>
</operation>

<operation id="122" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="tmp_158" val="0"/>
<literal name="tmp_143" val="1"/>
<literal name="tmp_144" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:2  store i3 %tmp_159, i3* %ccRet_cp_0_addr_1, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="123" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="tmp_158" val="0"/>
<literal name="tmp_143" val="1"/>
<literal name="tmp_144" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:3  %tmp_156 = icmp ne i2 %ori, -1

]]></Node>
<StgValue><ssdm name="tmp_156"/></StgValue>
</operation>

<operation id="124" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="tmp_158" val="0"/>
<literal name="tmp_143" val="1"/>
<literal name="tmp_144" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
:4  %tmp_146 = select i1 %tmp_156, i2 %ori, i2 %ori_1

]]></Node>
<StgValue><ssdm name="tmp_146"/></StgValue>
</operation>

<operation id="125" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="tmp_158" val="0"/>
<literal name="tmp_143" val="1"/>
<literal name="tmp_144" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="3" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %ccRet_co_0_addr = getelementptr [8 x i2]* @ccRet_co_0, i64 0, i64 %tmp_120

]]></Node>
<StgValue><ssdm name="ccRet_co_0_addr"/></StgValue>
</operation>

<operation id="126" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="tmp_158" val="0"/>
<literal name="tmp_143" val="1"/>
<literal name="tmp_144" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="2" op_1_bw="3">
<![CDATA[
:6  store i2 %tmp_146, i2* %ccRet_co_0_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="127" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="tmp_158" val="0"/>
<literal name="tmp_143" val="1"/>
<literal name="tmp_144" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %.loopexit1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="128" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp><literal name="tmp_158" val="1"/>
</and_exp><and_exp><literal name="tmp_143" val="1"/>
<literal name="tmp_144" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="0">
<![CDATA[
.loopexit1:0  br label %.preheader18

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="129" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader13:0  %i_3 = phi i4 [ %i_4, %.loopexit ], [ 0, %.preheader13.preheader ]

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="130" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader13:1  %exitcond = icmp eq i4 %i_3, -4

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="131" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader13:2  %empty_37 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)

]]></Node>
<StgValue><ssdm name="empty_37"/></StgValue>
</operation>

<operation id="132" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader13:3  %i_4 = add i4 %i_3, 1

]]></Node>
<StgValue><ssdm name="i_4"/></StgValue>
</operation>

<operation id="133" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader13:4  br i1 %exitcond, label %13, label %.preheader.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="134" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="64" op_0_bw="4">
<![CDATA[
.preheader.preheader:0  %tmp_122 = zext i4 %i_3 to i64

]]></Node>
<StgValue><ssdm name="tmp_122"/></StgValue>
</operation>

<operation id="135" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="4" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:1  %edgeFacelet_0_addr = getelementptr [12 x i6]* @edgeFacelet_0, i64 0, i64 %tmp_122

]]></Node>
<StgValue><ssdm name="edgeFacelet_0_addr"/></StgValue>
</operation>

<operation id="136" st_id="13" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="6" op_0_bw="4">
<![CDATA[
.preheader.preheader:2  %edgeFacelet_0_load = load i6* %edgeFacelet_0_addr, align 2

]]></Node>
<StgValue><ssdm name="edgeFacelet_0_load"/></StgValue>
</operation>

<operation id="137" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="4" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:6  %edgeFacelet_1_addr = getelementptr [12 x i6]* @edgeFacelet_1, i64 0, i64 %tmp_122

]]></Node>
<StgValue><ssdm name="edgeFacelet_1_addr"/></StgValue>
</operation>

<operation id="138" st_id="13" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="6" op_0_bw="4">
<![CDATA[
.preheader.preheader:7  %edgeFacelet_1_load = load i6* %edgeFacelet_1_addr, align 1

]]></Node>
<StgValue><ssdm name="edgeFacelet_1_load"/></StgValue>
</operation>

<operation id="139" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="140" st_id="14" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="6" op_0_bw="4">
<![CDATA[
.preheader.preheader:2  %edgeFacelet_0_load = load i6* %edgeFacelet_0_addr, align 2

]]></Node>
<StgValue><ssdm name="edgeFacelet_0_load"/></StgValue>
</operation>

<operation id="141" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="64" op_0_bw="6">
<![CDATA[
.preheader.preheader:3  %tmp_123 = zext i6 %edgeFacelet_0_load to i64

]]></Node>
<StgValue><ssdm name="tmp_123"/></StgValue>
</operation>

<operation id="142" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="6" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:4  %facecube_0_f_addr = getelementptr [54 x i3]* %facecube_0_f, i64 0, i64 %tmp_123

]]></Node>
<StgValue><ssdm name="facecube_0_f_addr"/></StgValue>
</operation>

<operation id="143" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="3" op_0_bw="6">
<![CDATA[
.preheader.preheader:5  %facecube_0_f_load = load i3* %facecube_0_f_addr, align 1

]]></Node>
<StgValue><ssdm name="facecube_0_f_load"/></StgValue>
</operation>

<operation id="144" st_id="14" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="6" op_0_bw="4">
<![CDATA[
.preheader.preheader:7  %edgeFacelet_1_load = load i6* %edgeFacelet_1_addr, align 1

]]></Node>
<StgValue><ssdm name="edgeFacelet_1_load"/></StgValue>
</operation>

<operation id="145" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="64" op_0_bw="6">
<![CDATA[
.preheader.preheader:8  %tmp_124 = zext i6 %edgeFacelet_1_load to i64

]]></Node>
<StgValue><ssdm name="tmp_124"/></StgValue>
</operation>

<operation id="146" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="6" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:9  %facecube_0_f_addr_1 = getelementptr [54 x i3]* %facecube_0_f, i64 0, i64 %tmp_124

]]></Node>
<StgValue><ssdm name="facecube_0_f_addr_1"/></StgValue>
</operation>

<operation id="147" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="3" op_0_bw="6">
<![CDATA[
.preheader.preheader:10  %facecube_0_f_load_1 = load i3* %facecube_0_f_addr_1, align 1

]]></Node>
<StgValue><ssdm name="facecube_0_f_load_1"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="148" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="3" op_0_bw="6">
<![CDATA[
.preheader.preheader:5  %facecube_0_f_load = load i3* %facecube_0_f_addr, align 1

]]></Node>
<StgValue><ssdm name="facecube_0_f_load"/></StgValue>
</operation>

<operation id="149" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="3" op_0_bw="6">
<![CDATA[
.preheader.preheader:10  %facecube_0_f_load_1 = load i3* %facecube_0_f_addr_1, align 1

]]></Node>
<StgValue><ssdm name="facecube_0_f_load_1"/></StgValue>
</operation>

<operation id="150" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:11  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="151" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader:0  %j_1 = phi i4 [ 0, %.preheader.preheader ], [ %j_2, %._crit_edge9 ]

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="152" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader:1  %tmp_127 = icmp ult i4 %j_1, -4

]]></Node>
<StgValue><ssdm name="tmp_127"/></StgValue>
</operation>

<operation id="153" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2  %empty_38 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 12, i64 6)

]]></Node>
<StgValue><ssdm name="empty_38"/></StgValue>
</operation>

<operation id="154" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader:3  %j_2 = add i4 %j_1, 1

]]></Node>
<StgValue><ssdm name="j_2"/></StgValue>
</operation>

<operation id="155" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4  br i1 %tmp_127, label %9, label %.loopexit.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="156" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp><literal name="tmp_127" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="64" op_0_bw="4">
<![CDATA[
:0  %tmp_136 = zext i4 %j_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_136"/></StgValue>
</operation>

<operation id="157" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp><literal name="tmp_127" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="4" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %edgeColor_0_addr = getelementptr [12 x i3]* @edgeColor_0, i64 0, i64 %tmp_136

]]></Node>
<StgValue><ssdm name="edgeColor_0_addr"/></StgValue>
</operation>

<operation id="158" st_id="16" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp><literal name="tmp_127" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="3" op_0_bw="4">
<![CDATA[
:2  %edgeColor_0_load = load i3* %edgeColor_0_addr, align 2

]]></Node>
<StgValue><ssdm name="edgeColor_0_load"/></StgValue>
</operation>

<operation id="159" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp><literal name="tmp_127" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="160" st_id="17" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="3" op_0_bw="4">
<![CDATA[
:2  %edgeColor_0_load = load i3* %edgeColor_0_addr, align 2

]]></Node>
<StgValue><ssdm name="edgeColor_0_load"/></StgValue>
</operation>

<operation id="161" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3  %tmp_137 = icmp eq i3 %facecube_0_f_load, %edgeColor_0_load

]]></Node>
<StgValue><ssdm name="tmp_137"/></StgValue>
</operation>

<operation id="162" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %tmp_137, label %10, label %._crit_edge9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="163" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp><literal name="tmp_137" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="4" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %edgeColor_1_addr = getelementptr [12 x i3]* @edgeColor_1, i64 0, i64 %tmp_136

]]></Node>
<StgValue><ssdm name="edgeColor_1_addr"/></StgValue>
</operation>

<operation id="164" st_id="17" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp><literal name="tmp_137" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="3" op_0_bw="4">
<![CDATA[
:1  %edgeColor_1_load = load i3* %edgeColor_1_addr, align 1

]]></Node>
<StgValue><ssdm name="edgeColor_1_load"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="165" st_id="18" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="tmp_137" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="3" op_0_bw="4">
<![CDATA[
:1  %edgeColor_1_load = load i3* %edgeColor_1_addr, align 1

]]></Node>
<StgValue><ssdm name="edgeColor_1_load"/></StgValue>
</operation>

<operation id="166" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="tmp_137" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:2  %tmp_139 = icmp eq i3 %facecube_0_f_load_1, %edgeColor_1_load

]]></Node>
<StgValue><ssdm name="tmp_139"/></StgValue>
</operation>

<operation id="167" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="tmp_137" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %tmp_139, label %11, label %._crit_edge9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="168" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="tmp_137" val="0"/>
</and_exp><and_exp><literal name="tmp_139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="4" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge9:0  %edgeColor_1_addr_1 = getelementptr [12 x i3]* @edgeColor_1, i64 0, i64 %tmp_136

]]></Node>
<StgValue><ssdm name="edgeColor_1_addr_1"/></StgValue>
</operation>

<operation id="169" st_id="18" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="tmp_137" val="0"/>
</and_exp><and_exp><literal name="tmp_139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="3" op_0_bw="4">
<![CDATA[
._crit_edge9:1  %edgeColor_1_load_1 = load i3* %edgeColor_1_addr_1, align 1

]]></Node>
<StgValue><ssdm name="edgeColor_1_load_1"/></StgValue>
</operation>

<operation id="170" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="tmp_137" val="0"/>
</and_exp><and_exp><literal name="tmp_139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
._crit_edge9:3  %tmp_141 = icmp eq i3 %facecube_0_f_load_1, %edgeColor_0_load

]]></Node>
<StgValue><ssdm name="tmp_141"/></StgValue>
</operation>

<operation id="171" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp><literal name="tmp_137" val="1"/>
<literal name="tmp_139" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="4" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %ccRet_ep_0_addr_1 = getelementptr [12 x i4]* @ccRet_ep_0, i64 0, i64 %tmp_122

]]></Node>
<StgValue><ssdm name="ccRet_ep_0_addr_1"/></StgValue>
</operation>

<operation id="172" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp><literal name="tmp_137" val="1"/>
<literal name="tmp_139" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  store i4 %j_1, i4* %ccRet_ep_0_addr_1, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="173" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp><literal name="tmp_137" val="1"/>
<literal name="tmp_139" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="4" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %ccRet_eo_0_addr = getelementptr [12 x i1]* @ccRet_eo_0, i64 0, i64 %tmp_122

]]></Node>
<StgValue><ssdm name="ccRet_eo_0_addr"/></StgValue>
</operation>

<operation id="174" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp><literal name="tmp_137" val="1"/>
<literal name="tmp_139" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="1" op_1_bw="4">
<![CDATA[
:3  store i1 false, i1* %ccRet_eo_0_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="175" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp><literal name="tmp_137" val="1"/>
<literal name="tmp_139" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="176" st_id="19" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="tmp_127" val="1"/>
<literal name="tmp_137" val="0"/>
</and_exp><and_exp><literal name="tmp_127" val="1"/>
<literal name="tmp_139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="3" op_0_bw="4">
<![CDATA[
._crit_edge9:1  %edgeColor_1_load_1 = load i3* %edgeColor_1_addr_1, align 1

]]></Node>
<StgValue><ssdm name="edgeColor_1_load_1"/></StgValue>
</operation>

<operation id="177" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="tmp_127" val="1"/>
<literal name="tmp_137" val="0"/>
</and_exp><and_exp><literal name="tmp_127" val="1"/>
<literal name="tmp_139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
._crit_edge9:2  %tmp_140 = icmp eq i3 %facecube_0_f_load, %edgeColor_1_load_1

]]></Node>
<StgValue><ssdm name="tmp_140"/></StgValue>
</operation>

<operation id="178" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="tmp_127" val="1"/>
<literal name="tmp_137" val="0"/>
</and_exp><and_exp><literal name="tmp_127" val="1"/>
<literal name="tmp_139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge9:4  %or_cond = and i1 %tmp_140, %tmp_141

]]></Node>
<StgValue><ssdm name="or_cond"/></StgValue>
</operation>

<operation id="179" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="tmp_127" val="1"/>
<literal name="tmp_137" val="0"/>
</and_exp><and_exp><literal name="tmp_127" val="1"/>
<literal name="tmp_139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge9:5  br i1 %or_cond, label %12, label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="180" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp><literal name="tmp_127" val="1"/>
<literal name="tmp_137" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp><and_exp><literal name="tmp_127" val="1"/>
<literal name="tmp_139" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="4" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %ccRet_ep_0_addr_2 = getelementptr [12 x i4]* @ccRet_ep_0, i64 0, i64 %tmp_122

]]></Node>
<StgValue><ssdm name="ccRet_ep_0_addr_2"/></StgValue>
</operation>

<operation id="181" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp><literal name="tmp_127" val="1"/>
<literal name="tmp_137" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp><and_exp><literal name="tmp_127" val="1"/>
<literal name="tmp_139" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  store i4 %j_1, i4* %ccRet_ep_0_addr_2, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="182" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp><literal name="tmp_127" val="1"/>
<literal name="tmp_137" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp><and_exp><literal name="tmp_127" val="1"/>
<literal name="tmp_139" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="4" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %ccRet_eo_0_addr_1 = getelementptr [12 x i1]* @ccRet_eo_0, i64 0, i64 %tmp_122

]]></Node>
<StgValue><ssdm name="ccRet_eo_0_addr_1"/></StgValue>
</operation>

<operation id="183" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp><literal name="tmp_127" val="1"/>
<literal name="tmp_137" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp><and_exp><literal name="tmp_127" val="1"/>
<literal name="tmp_139" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="1" op_1_bw="4">
<![CDATA[
:3  store i1 true, i1* %ccRet_eo_0_addr_1, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="184" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp><literal name="tmp_127" val="1"/>
<literal name="tmp_137" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp><and_exp><literal name="tmp_127" val="1"/>
<literal name="tmp_139" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="185" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="tmp_127" val="0"/>
</and_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp><and_exp><literal name="tmp_137" val="1"/>
<literal name="tmp_139" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="0">
<![CDATA[
.loopexit:0  br label %.preheader13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
