<root><simulation><result_generated_time />2023-05-16 18:20:39<layer><layer_spec />{'B': 1, 'K': 1, 'C': 1, 'OY': 19, 'OX': 19, 'IY': 39, 'IX': 39, 'FY': 3, 'FX': 3, 'SY': 2, 'SX': 2, 'SFY': 1, 'SFX': 1, 'G': 256}<im2col_enable />False<total_MAC_operation />831744<total_data_size_element />{'W': 2304, 'I': 389376, 'O': 92416}<total_data_reuse />{'W': 361, 'I': 2.136094674556213, 'O': 9}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />heuristic search v2<spatial_utilization_threshold />0.0<unrolling_scheme_index />2/2</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />1</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [9, 1, 1], 'I': [171, 1, 1], 'O': [19, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[('OY', 19)], []], [[], [('FX', 3), ('FY', 3)]], [], []]<I />[[], [[('OY', 19)], [('FX', 3), ('FY', 3)]], [], []]<O />[[[], [('FX', 3), ('FY', 3)]], [[('OY', 19)], []], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('OX', 19)], [], []]<I />[[('OX', 19)], [], []]<O />[[('OX', 19)], [], []]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [19.0, 19, 1, 1], 'I': [2.71, 0.79, 1.0, 1.0], 'O': [9.0, 1, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [True, False, False, False]<used_mem_size_bit />{'W': [8, 72, 72], 'I': [296, 12168, 12168], 'O': [152, 2888, 2888], 'O_partial': [0, 0, 0], 'O_final': [152, 2888, 2888]}<actual_mem_utilization_individual />{'W': [0.02, 0.0, 0.0], 'I': [0.58, 0.0, 0.0], 'O': [0.3, 0.0, 0.0]}<actual_mem_utilization_shared />{'W': [0.02, 0.0, 0.0], 'I': [0.58, 0.0, 0.0], 'O': [0.3, 0.0, 0.0]}<effective_mem_size_bit />{'W': [8, 72, 72], 'I': [296, 12168, 12168], 'O': [8, 2888, 2888], 'O_partial': [0, 0, 0], 'O_final': [8, 2888, 2888]}<total_unit_count />{'W': [171, 9, 1, 1], 'I': [171, 171, 1, 1], 'O': [171, 19, 1, 1]}<unique_unit_count />{'W': [9, 9, 1, 1], 'I': [63, 117, 1, 1], 'O': [19, 19, 1, 1]}<duplicate_unit_count />{'W': [19.0, 1.0, 1.0, 1.0], 'I': [2.7142857142857144, 1.4615384615384615, 1.0, 1.0], 'O': [9.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[2304, 2304], [2304, 2304], [2304, 0]]<I />[[447744, 569088], [389376, 389376], [389376, 0]]<O />[[(0, 92416), (92416, 0)], [(0, 92416), (92416, 0)], [(0, 92416), (0, 0)]]<O_partial />[[(0, 0), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 92416), (92416, 0)], [(0, 92416), (92416, 0)], [(0, 92416), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[288, 288], [36, 36], [9, 0]]<I />[[55968, 71136], [6084, 6084], [1521, 0]]<O />[[(0, 11552), (11552, 0)], [(0, 1444), (1444, 0)], [(0, 361), (0, 0)]]<O_partial />[([0, 0], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 11552], [11552, 0]), ([0, 1444], [1444, 0]), ([0, 361], [0, 0])]</mem_access_count_word><mac_count><active />831744<idle />4148992</mac_count></basic_info><energy><total_energy />2029712.6<mem_energy_breakdown><W />[0.0, 0.0, 0.0]<I />[51.2, 1203.2, 2022.4]<O />[0.0, 281.6, 486.4]</mem_energy_breakdown><MAC_energy><active_MAC />1818192.4<idle_MAC />207449.6<total />2025642.0</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.0353<utilization_without_data_loading />0.167<utilization_spatial />0.167<utilization_temporal_with_data_loading />0.2111<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />23040<latency_cycle_without_data_loading />4864<ideal_computing_cycle />4864<data_loading><load_cycle_total />18176<load_cycle_individual />{'W': [256, 256, 0], 'I': [17408, 6144, 0]}<load_cycle_combined />{'W': 512, 'I': 17664}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-4608], [-4864, -4864], [-4864, -4864]], 'I': [[-4608], [-4864, -4864], [-4864, -4864]], 'O': [[-4864], [-4352, -3328], [-3328, -4608]]}<mem_stall_cycle_shared />{'W': [[-4608], [-4864, 0], [0, 0]], 'I': [[-4608], [-4864, 0], [0, 0]], 'O': [[-4864], [-4352, -3328], [-3328, -4608]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [8, 72, 72], 'I': [296, 12168, 12168], 'O': [152, 2888, 2888], 'O_partial': [0, 0, 0], 'O_final': [152, 2888, 2888]}<data_size_each_level_total />{'W': [72, 72, 72], 'I': [34632, 12168, 12168], 'O': [2888, 2888, 2888]}<loop_cycles_each_level />{'W': [19, 19, 19], 'I': [19, 19, 19], 'O': [19, 19, 19]}<top_ir_loop_size />{'W': [19, 1, 1], 'I': [1, 1, 1], 'O': [1, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 0.4], [3.8, 3.8], [3.8, 3.8]], 'I': [[4.3, 15.6], [1822.7, 640.4], [640.4, 640.4]], 'O': [[8.0, 8.0], [152.0, 152.0], [152.0, 152.0]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [72.0, 3.8], [3.8, 3.8]], 'I': [[4.3, 15.6], [1822.7, 640.4], [640.4, 640.4]], 'O': [[8.0, 8.0], [152.0, 152.0], [152.0, 152.0]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 0.4], [3.8, 3.8], [3.8, 0]], 'I': [[4.3, 15.6], [1822.7, 640.4], [640.4, 0]], 'O': [[8.0, 8.0], [152.0, 152.0], [152.0, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 0.4], [1978.5, 796.2], [644.2, 152.0]], 'I': [[4.3, 15.6], [1978.5, 796.2], [644.2, 152.0]], 'O': [[8.0, 8.0], [1978.5, 796.2], [644.2, 152.0]]}<output_distinguish />[('fsum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, False], [True, True]], 'I': [[True, True], [False, False], [True, True]], 'O': [[True, True], [False, False], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 19], [19, 19, 1], [19, 19, 1]], 'I': [[1, 1, 19], [19, 19, 1], [19, 19, 1]], 'O': [[1, 1, 19], [19, 19, 1], [19, 19, 1]]}<trans_time_real />{'W': [[0, 1, 19], [[0, 19, 1], [0, 19, 1]], [[0, 19, 1], [0, 19, 1]]], 'I': [[0, 1, 19], [[5, 19, 1], [68, 19, 1]], [[24, 19, 1], [6, 19, 1]]], 'O': [[0, 1, 19], [[2, 19, 1], [6, 19, 1]], [[6, 19, 1], [1, 19, 1]]]}<single_stall_cycle />{'W': [[-1], [-19, -19], [-19, -19]], 'I': [[-1], [-14, 49], [5, -13]], 'O': [[-1], [-17, -13], [-13, -18]]}<single_stall_count />{'W': [18, 0, 0], 'I': [18, 0, 0], 'O': [19, 1, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [0, 0], 'O': [6, 0]}, 1: {'W': [0, 0], 'I': [0, 0], 'O': [6, 6]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-19, -19], [-13, -19]], 1: [[-19, -19], [-13, -13]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />121.1<mem_area />120.4<mem_area_percentage />99.4 %</area></results><elapsed_time_second />0</simulation></root>