{ "Info" "IDMS_INIT_MSG_DB" "" "Initialized Quartus Message Database" {  } {  } 0 21958 "Initialized Quartus Message Database" 0 0 "Design Software" 0 -1 0 ""}
{ "Info" "0" "" "Analyzing source files" {  } {  } 0 0 "Analyzing source files" 0 0 "0" 0 0 1748895125982 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/altera_reset_controller_1924/synth/altera_reset_controller.v C:/LPDDR_test/baseline_3906/qii/ed_synth/altera_reset_controller_1924/synth/altera_reset_controller.v " "File \"C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/altera_reset_controller_1924/synth/altera_reset_controller.v\" is a duplicate of already analyzed file \"C:/LPDDR_test/baseline_3906/qii/ed_synth/altera_reset_controller_1924/synth/altera_reset_controller.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1748895133535 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/altera_reset_controller_1924/synth/altera_reset_synchronizer.v C:/LPDDR_test/baseline_3906/qii/ed_synth/altera_reset_controller_1924/synth/altera_reset_synchronizer.v " "File \"C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/altera_reset_controller_1924/synth/altera_reset_synchronizer.v\" is a duplicate of already analyzed file \"C:/LPDDR_test/baseline_3906/qii/ed_synth/altera_reset_controller_1924/synth/altera_reset_synchronizer.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1748895133535 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_traffic_generator/hydra_software_100/synth/sw/pyhydra/ipkits/hydra/util/__init__.py C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_traffic_generator/hydra_software_100/synth/sw/pyhydra/ipkits/hydra/__init__.py " "File \"C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_traffic_generator/hydra_software_100/synth/sw/pyhydra/ipkits/hydra/util/__init__.py\" is a duplicate of already analyzed file \"C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_traffic_generator/hydra_software_100/synth/sw/pyhydra/ipkits/hydra/__init__.py\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1748895133658 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_traffic_generator/hydra_software_100/synth/sw/pyhydra/util/__init__.py C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_traffic_generator/hydra_software_100/synth/sw/pyhydra/ipkits/hydra/__init__.py " "File \"C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_traffic_generator/hydra_software_100/synth/sw/pyhydra/util/__init__.py\" is a duplicate of already analyzed file \"C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_traffic_generator/hydra_software_100/synth/sw/pyhydra/ipkits/hydra/__init__.py\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1748895133662 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_traffic_generator/altera_jtag_dc_streaming_191/synth/altera_avalon_st_jtag_interface.v C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/altera_jtag_dc_streaming_191/synth/altera_avalon_st_jtag_interface.v " "File \"C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_traffic_generator/altera_jtag_dc_streaming_191/synth/altera_avalon_st_jtag_interface.v\" is a duplicate of already analyzed file \"C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/altera_jtag_dc_streaming_191/synth/altera_avalon_st_jtag_interface.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1748895133677 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_traffic_generator/altera_jtag_dc_streaming_191/synth/altera_jtag_dc_streaming.v C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/altera_jtag_dc_streaming_191/synth/altera_jtag_dc_streaming.v " "File \"C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_traffic_generator/altera_jtag_dc_streaming_191/synth/altera_jtag_dc_streaming.v\" is a duplicate of already analyzed file \"C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/altera_jtag_dc_streaming_191/synth/altera_jtag_dc_streaming.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1748895133677 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_traffic_generator/altera_jtag_dc_streaming_191/synth/altera_jtag_sld_node.v C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/altera_jtag_dc_streaming_191/synth/altera_jtag_sld_node.v " "File \"C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_traffic_generator/altera_jtag_dc_streaming_191/synth/altera_jtag_sld_node.v\" is a duplicate of already analyzed file \"C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/altera_jtag_dc_streaming_191/synth/altera_jtag_sld_node.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1748895133677 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_traffic_generator/altera_jtag_dc_streaming_191/synth/altera_jtag_streaming.v C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/altera_jtag_dc_streaming_191/synth/altera_jtag_streaming.v " "File \"C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_traffic_generator/altera_jtag_dc_streaming_191/synth/altera_jtag_streaming.v\" is a duplicate of already analyzed file \"C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/altera_jtag_dc_streaming_191/synth/altera_jtag_streaming.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1748895133677 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_traffic_generator/altera_jtag_dc_streaming_191/synth/altera_avalon_st_clock_crosser.v C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/altera_jtag_dc_streaming_191/synth/altera_avalon_st_clock_crosser.v " "File \"C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_traffic_generator/altera_jtag_dc_streaming_191/synth/altera_avalon_st_clock_crosser.v\" is a duplicate of already analyzed file \"C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/altera_jtag_dc_streaming_191/synth/altera_avalon_st_clock_crosser.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1748895133677 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_traffic_generator/altera_jtag_dc_streaming_191/synth/altera_reset_synchronizer.v C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/altera_jtag_dc_streaming_191/synth/altera_reset_synchronizer.v " "File \"C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_traffic_generator/altera_jtag_dc_streaming_191/synth/altera_reset_synchronizer.v\" is a duplicate of already analyzed file \"C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/altera_jtag_dc_streaming_191/synth/altera_reset_synchronizer.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1748895133684 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_traffic_generator/altera_jtag_dc_streaming_191/synth/altera_std_synchronizer_nocut.v C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/altera_jtag_dc_streaming_191/synth/altera_std_synchronizer_nocut.v " "File \"C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_traffic_generator/altera_jtag_dc_streaming_191/synth/altera_std_synchronizer_nocut.v\" is a duplicate of already analyzed file \"C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/altera_jtag_dc_streaming_191/synth/altera_std_synchronizer_nocut.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1748895133684 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_traffic_generator/altera_jtag_dc_streaming_191/synth/altera_avalon_st_pipeline_base.v C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/altera_jtag_dc_streaming_191/synth/altera_avalon_st_pipeline_base.v " "File \"C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_traffic_generator/altera_jtag_dc_streaming_191/synth/altera_avalon_st_pipeline_base.v\" is a duplicate of already analyzed file \"C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/altera_jtag_dc_streaming_191/synth/altera_avalon_st_pipeline_base.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1748895133685 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_traffic_generator/altera_jtag_dc_streaming_191/synth/altera_avalon_st_idle_remover.v C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/altera_jtag_dc_streaming_191/synth/altera_avalon_st_idle_remover.v " "File \"C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_traffic_generator/altera_jtag_dc_streaming_191/synth/altera_avalon_st_idle_remover.v\" is a duplicate of already analyzed file \"C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/altera_jtag_dc_streaming_191/synth/altera_avalon_st_idle_remover.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1748895133685 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_traffic_generator/altera_jtag_dc_streaming_191/synth/altera_avalon_st_idle_inserter.v C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/altera_jtag_dc_streaming_191/synth/altera_avalon_st_idle_inserter.v " "File \"C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_traffic_generator/altera_jtag_dc_streaming_191/synth/altera_avalon_st_idle_inserter.v\" is a duplicate of already analyzed file \"C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/altera_jtag_dc_streaming_191/synth/altera_avalon_st_idle_inserter.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1748895133685 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_traffic_generator/altera_jtag_dc_streaming_191/synth/altera_avalon_st_pipeline_stage.sv C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/altera_jtag_dc_streaming_191/synth/altera_avalon_st_pipeline_stage.sv " "File \"C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_traffic_generator/altera_jtag_dc_streaming_191/synth/altera_avalon_st_pipeline_stage.sv\" is a duplicate of already analyzed file \"C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/altera_jtag_dc_streaming_191/synth/altera_avalon_st_pipeline_stage.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1748895133685 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_traffic_generator/altera_avalon_st_bytes_to_packets_1922/synth/altera_avalon_st_bytes_to_packets.v C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/altera_avalon_st_bytes_to_packets_1922/synth/altera_avalon_st_bytes_to_packets.v " "File \"C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_traffic_generator/altera_avalon_st_bytes_to_packets_1922/synth/altera_avalon_st_bytes_to_packets.v\" is a duplicate of already analyzed file \"C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/altera_avalon_st_bytes_to_packets_1922/synth/altera_avalon_st_bytes_to_packets.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1748895133687 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_traffic_generator/altera_avalon_st_packets_to_bytes_1922/synth/altera_avalon_st_packets_to_bytes.v C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/altera_avalon_st_packets_to_bytes_1922/synth/altera_avalon_st_packets_to_bytes.v " "File \"C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_traffic_generator/altera_avalon_st_packets_to_bytes_1922/synth/altera_avalon_st_packets_to_bytes.v\" is a duplicate of already analyzed file \"C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/altera_avalon_st_packets_to_bytes_1922/synth/altera_avalon_st_packets_to_bytes.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1748895133687 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_traffic_generator/altera_avalon_packets_to_master_1922/synth/altera_avalon_packets_to_master.v C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/altera_avalon_packets_to_master_1922/synth/altera_avalon_packets_to_master.v " "File \"C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_traffic_generator/altera_avalon_packets_to_master_1922/synth/altera_avalon_packets_to_master.v\" is a duplicate of already analyzed file \"C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/altera_avalon_packets_to_master_1922/synth/altera_avalon_packets_to_master.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1748895133688 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_traffic_generator/altera_reset_controller_1924/synth/altera_reset_controller.v C:/LPDDR_test/baseline_3906/qii/ed_synth/altera_reset_controller_1924/synth/altera_reset_controller.v " "File \"C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_traffic_generator/altera_reset_controller_1924/synth/altera_reset_controller.v\" is a duplicate of already analyzed file \"C:/LPDDR_test/baseline_3906/qii/ed_synth/altera_reset_controller_1924/synth/altera_reset_controller.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1748895133689 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_traffic_generator/altera_reset_controller_1924/synth/altera_reset_synchronizer.v C:/LPDDR_test/baseline_3906/qii/ed_synth/altera_reset_controller_1924/synth/altera_reset_synchronizer.v " "File \"C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_traffic_generator/altera_reset_controller_1924/synth/altera_reset_synchronizer.v\" is a duplicate of already analyzed file \"C:/LPDDR_test/baseline_3906/qii/ed_synth/altera_reset_controller_1924/synth/altera_reset_synchronizer.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1748895133689 ""}
{ "Info" "IVRFX2_VERI_1328_UNCONVERTED" "ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/emif_io96b_cal_200/synth/cal_io96b_interface.svh ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_200_pi6yw4q.sv(17) " "Verilog HDL info at ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_200_pi6yw4q.sv(17): analyzing included file ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/emif_io96b_cal_200/synth/cal_io96b_interface.svh" {  } { { "C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/emif_io96b_cal_200/synth/ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_200_pi6yw4q.sv" "" { Text "C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/emif_io96b_cal_200/synth/ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_200_pi6yw4q.sv" 17 0 0 0 } }  } 0 16884 "Verilog HDL info at %2!s!: analyzing included file %1!s!" 0 0 "Design Software" 0 -1 1748895135258 ""}
{ "Info" "IVRFX2_VERI_2320_UNCONVERTED" "ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/emif_io96b_cal_200/synth/ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_200_pi6yw4q.sv ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_200_pi6yw4q.sv(17) " "Verilog HDL info at ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_200_pi6yw4q.sv(17): back to file 'ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/emif_io96b_cal_200/synth/ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_200_pi6yw4q.sv'" {  } { { "C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/emif_io96b_cal_200/synth/ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_200_pi6yw4q.sv" "" { Text "C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/emif_io96b_cal_200/synth/ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_200_pi6yw4q.sv" 17 0 0 0 } }  } 0 19624 "Verilog HDL info at %2!s!: back to file '%1!s!'" 0 0 "Design Software" 0 -1 1748895135258 ""}
{ "Info" "IVRFX2_VERI_1328_UNCONVERTED" "ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/emif_io96b_lpddr4_200/synth/emif_io96b_interface.svh ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq.sv(17) " "Verilog HDL info at ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq.sv(17): analyzing included file ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/emif_io96b_lpddr4_200/synth/emif_io96b_interface.svh" {  } { { "C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/emif_io96b_lpddr4_200/synth/ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq.sv" "" { Text "C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/emif_io96b_lpddr4_200/synth/ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq.sv" 17 0 0 0 } }  } 0 16884 "Verilog HDL info at %2!s!: analyzing included file %1!s!" 0 0 "Design Software" 0 -1 1748895135420 ""}
{ "Info" "IVRFX2_VERI_2320_UNCONVERTED" "ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/emif_io96b_lpddr4_200/synth/ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq.sv ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq.sv(17) " "Verilog HDL info at ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq.sv(17): back to file 'ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/emif_io96b_lpddr4_200/synth/ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq.sv'" {  } { { "C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/emif_io96b_lpddr4_200/synth/ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq.sv" "" { Text "C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/emif_io96b_lpddr4_200/synth/ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq.sv" 17 0 0 0 } }  } 0 19624 "Verilog HDL info at %2!s!: back to file '%1!s!'" 0 0 "Design Software" 0 -1 1748895135421 ""}
{ "Info" "0" "" "Elaborating from top-level entity \"ed_synth\"" {  } {  } 0 0 "Elaborating from top-level entity \"ed_synth\"" 0 0 "0" 0 0 1748895136237 ""}
{ "Info" "IVRFX2_USER_LIBRARY_SEARCH_ORDER" "altera_merlin_axi_translator_1972; altera_mm_interconnect_1920; altera_reset_controller_1924; ed_synth; emif_ph2_axil_driver_100; ed_synth_axil_driver_0; altera_jtag_dc_streaming_191; timing_adapter_1950; altera_avalon_sc_fifo_1932; altera_avalon_st_bytes_to_packets_1922; altera_avalon_st_packets_to_bytes_1922; altera_avalon_packets_to_master_1922; channel_adapter_1922; alt_mem_if_jtag_master_191; emif_io96b_cal_200; emif_io96b_lpddr4_200; ed_synth_emif_io96b_lpddr4_0; mem_reset_handler_100; ed_synth_reset_handler; altera_s10_user_rst_clkgate_1947; ed_synth_rrip; hydra_software_100; hydra_rtl_library_100; altera_jtag_avalon_master_191; hydra_global_csr_100; altera_axi_bridge_1992; hydra_driver_mem_axi4_100; altera_merlin_apb_translator_1920; altera_merlin_axi_master_ni_19100; altera_merlin_apb_slave_agent_1940; altera_merlin_router_1921; altera_merlin_demultiplexer_1921; altera_merlin_multiplexer_1922; altera_merlin_master_translator_192; altera_merlin_master_agent_1930; altera_merlin_axi_slave_ni_19112; altera_avalon_st_pipeline_stage_1930; altera_merlin_traffic_limiter_1921; hydra_200; ed_synth_traffic_generator; altera_iopll_2000; ed_synth_user_pll " "Library search order is as follows: \"altera_merlin_axi_translator_1972; altera_mm_interconnect_1920; altera_reset_controller_1924; ed_synth; emif_ph2_axil_driver_100; ed_synth_axil_driver_0; altera_jtag_dc_streaming_191; timing_adapter_1950; altera_avalon_sc_fifo_1932; altera_avalon_st_bytes_to_packets_1922; altera_avalon_st_packets_to_bytes_1922; altera_avalon_packets_to_master_1922; channel_adapter_1922; alt_mem_if_jtag_master_191; emif_io96b_cal_200; emif_io96b_lpddr4_200; ed_synth_emif_io96b_lpddr4_0; mem_reset_handler_100; ed_synth_reset_handler; altera_s10_user_rst_clkgate_1947; ed_synth_rrip; hydra_software_100; hydra_rtl_library_100; altera_jtag_avalon_master_191; hydra_global_csr_100; altera_axi_bridge_1992; hydra_driver_mem_axi4_100; altera_merlin_apb_translator_1920; altera_merlin_axi_master_ni_19100; altera_merlin_apb_slave_agent_1940; altera_merlin_router_1921; altera_merlin_demultiplexer_1921; altera_merlin_multiplexer_1922; altera_merlin_master_translator_192; altera_merlin_master_agent_1930; altera_merlin_axi_slave_ni_19112; altera_avalon_st_pipeline_stage_1930; altera_merlin_traffic_limiter_1921; hydra_200; ed_synth_traffic_generator; altera_iopll_2000; ed_synth_user_pll\". Quartus will look for undefined design units in your libraries in that order. To modify the ordering, please specify a semi-colon separated library list using the assignment LIBRARY_SEARCH_ORDER." {  } {  } 0 18235 "Library search order is as follows: \"%1!s!\". Quartus will look for undefined design units in your libraries in that order. To modify the ordering, please specify a semi-colon separated library list using the assignment LIBRARY_SEARCH_ORDER." 0 0 "Design Software" 0 -1 1748895136263 ""}
{ "Warning" "WVRFX2_VDB_NET_DOES_NOT_HAVE_DRIVER" "core_avl_readdata\[7\] io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_pll.sv(71) " "Net \"core_avl_readdata\[7\]\" does not have a driver at io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_pll.sv(71)" {  } { { "C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/emif_io96b_lpddr4_200/synth/io96b_0/io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_pll.sv" "" { Text "C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/emif_io96b_lpddr4_200/synth/io96b_0/io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_pll.sv" 71 0 0 0 } }  } 0 16788 "Net \"%1!s!\" does not have a driver at %2!s!" 1 0 "Design Software" 0 -1 1748895140870 ""}
{ "Warning" "WVRFX2_VDB_NET_DOES_NOT_HAVE_DRIVER" "core_fanoc_axi_intf\[1\].awid\[6\] io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_io96b_top.sv(516) " "Net \"core_fanoc_axi_intf\[1\].awid\[6\]\" does not have a driver at io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_io96b_top.sv(516)" {  } { { "C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/emif_io96b_lpddr4_200/synth/io96b_0/io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_io96b_top.sv" "" { Text "C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/emif_io96b_lpddr4_200/synth/io96b_0/io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_io96b_top.sv" 516 0 0 0 } }  } 0 16788 "Net \"%1!s!\" does not have a driver at %2!s!" 0 0 "Design Software" 0 -1 1748895140961 ""}
{ "Warning" "WVRFX2_VDB_NET_DOES_NOT_HAVE_DRIVER" "fbr_axi_adapter_intf\[1\].awprot\[2\] io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_io96b_top.sv(518) " "Net \"fbr_axi_adapter_intf\[1\].awprot\[2\]\" does not have a driver at io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_io96b_top.sv(518)" {  } { { "C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/emif_io96b_lpddr4_200/synth/io96b_0/io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_io96b_top.sv" "" { Text "C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/emif_io96b_lpddr4_200/synth/io96b_0/io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_io96b_top.sv" 518 0 0 0 } }  } 0 16788 "Net \"%1!s!\" does not have a driver at %2!s!" 0 0 "Design Software" 0 -1 1748895140962 ""}
{ "Warning" "WVRFX2_VDB_NET_DOES_NOT_HAVE_DRIVER" "comp_to_seq__avl_readdata\[31\] ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_200_pi6yw4q_cal_arch_fp_top.sv(194) " "Net \"comp_to_seq__avl_readdata\[31\]\" does not have a driver at ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_200_pi6yw4q_cal_arch_fp_top.sv(194)" {  } { { "C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/emif_io96b_cal_200/synth/ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_200_pi6yw4q_cal_arch_fp_top.sv" "" { Text "C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/emif_io96b_cal_200/synth/ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_200_pi6yw4q_cal_arch_fp_top.sv" 194 0 0 0 } }  } 0 16788 "Net \"%1!s!\" does not have a driver at %2!s!" 1 0 "Design Software" 0 -1 1748895142174 ""}
{ "Warning" "WVRFX2_VDB_NET_DOES_NOT_HAVE_DRIVER" "periph0_to_seq__avl_readdata_lane0\[31\] ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_200_pi6yw4q_cal_arch_fp_top.sv(202) " "Net \"periph0_to_seq__avl_readdata_lane0\[31\]\" does not have a driver at ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_200_pi6yw4q_cal_arch_fp_top.sv(202)" {  } { { "C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/emif_io96b_cal_200/synth/ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_200_pi6yw4q_cal_arch_fp_top.sv" "" { Text "C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/emif_io96b_cal_200/synth/ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_200_pi6yw4q_cal_arch_fp_top.sv" 202 0 0 0 } }  } 0 16788 "Net \"%1!s!\" does not have a driver at %2!s!" 1 0 "Design Software" 0 -1 1748895142174 ""}
{ "Warning" "WVRFX2_VDB_NET_DOES_NOT_HAVE_DRIVER" "periph0_to_seq__avl_readdata_lane1\[31\] ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_200_pi6yw4q_cal_arch_fp_top.sv(203) " "Net \"periph0_to_seq__avl_readdata_lane1\[31\]\" does not have a driver at ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_200_pi6yw4q_cal_arch_fp_top.sv(203)" {  } { { "C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/emif_io96b_cal_200/synth/ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_200_pi6yw4q_cal_arch_fp_top.sv" "" { Text "C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/emif_io96b_cal_200/synth/ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_200_pi6yw4q_cal_arch_fp_top.sv" 203 0 0 0 } }  } 0 16788 "Net \"%1!s!\" does not have a driver at %2!s!" 1 0 "Design Software" 0 -1 1748895142174 ""}
{ "Warning" "WVRFX2_VDB_NET_DOES_NOT_HAVE_DRIVER" "periph0_to_seq__avl_readdata_lane2\[31\] ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_200_pi6yw4q_cal_arch_fp_top.sv(204) " "Net \"periph0_to_seq__avl_readdata_lane2\[31\]\" does not have a driver at ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_200_pi6yw4q_cal_arch_fp_top.sv(204)" {  } { { "C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/emif_io96b_cal_200/synth/ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_200_pi6yw4q_cal_arch_fp_top.sv" "" { Text "C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/emif_io96b_cal_200/synth/ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_200_pi6yw4q_cal_arch_fp_top.sv" 204 0 0 0 } }  } 0 16788 "Net \"%1!s!\" does not have a driver at %2!s!" 1 0 "Design Software" 0 -1 1748895142175 ""}
{ "Warning" "WVRFX2_VDB_NET_DOES_NOT_HAVE_DRIVER" "periph0_to_seq__avl_readdata_lane3\[31\] ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_200_pi6yw4q_cal_arch_fp_top.sv(205) " "Net \"periph0_to_seq__avl_readdata_lane3\[31\]\" does not have a driver at ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_200_pi6yw4q_cal_arch_fp_top.sv(205)" {  } { { "C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/emif_io96b_cal_200/synth/ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_200_pi6yw4q_cal_arch_fp_top.sv" "" { Text "C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/emif_io96b_cal_200/synth/ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_200_pi6yw4q_cal_arch_fp_top.sv" 205 0 0 0 } }  } 0 16788 "Net \"%1!s!\" does not have a driver at %2!s!" 1 0 "Design Software" 0 -1 1748895142175 ""}
{ "Warning" "WVRFX2_VDB_NET_DOES_NOT_HAVE_DRIVER" "periph0_to_seq__avl_readdata_lane4\[31\] ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_200_pi6yw4q_cal_arch_fp_top.sv(206) " "Net \"periph0_to_seq__avl_readdata_lane4\[31\]\" does not have a driver at ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_200_pi6yw4q_cal_arch_fp_top.sv(206)" {  } { { "C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/emif_io96b_cal_200/synth/ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_200_pi6yw4q_cal_arch_fp_top.sv" "" { Text "C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/emif_io96b_cal_200/synth/ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_200_pi6yw4q_cal_arch_fp_top.sv" 206 0 0 0 } }  } 0 16788 "Net \"%1!s!\" does not have a driver at %2!s!" 1 0 "Design Software" 0 -1 1748895142180 ""}
{ "Warning" "WVRFX2_VDB_NET_DOES_NOT_HAVE_DRIVER" "periph0_to_seq__avl_readdata_lane5\[31\] ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_200_pi6yw4q_cal_arch_fp_top.sv(207) " "Net \"periph0_to_seq__avl_readdata_lane5\[31\]\" does not have a driver at ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_200_pi6yw4q_cal_arch_fp_top.sv(207)" {  } { { "C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/emif_io96b_cal_200/synth/ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_200_pi6yw4q_cal_arch_fp_top.sv" "" { Text "C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/emif_io96b_cal_200/synth/ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_200_pi6yw4q_cal_arch_fp_top.sv" 207 0 0 0 } }  } 0 16788 "Net \"%1!s!\" does not have a driver at %2!s!" 1 0 "Design Software" 0 -1 1748895142180 ""}
{ "Warning" "WVRFX2_VDB_NET_DOES_NOT_HAVE_DRIVER" "periph0_to_seq__avl_readdata_lane6\[31\] ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_200_pi6yw4q_cal_arch_fp_top.sv(208) " "Net \"periph0_to_seq__avl_readdata_lane6\[31\]\" does not have a driver at ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_200_pi6yw4q_cal_arch_fp_top.sv(208)" {  } { { "C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/emif_io96b_cal_200/synth/ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_200_pi6yw4q_cal_arch_fp_top.sv" "" { Text "C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/emif_io96b_cal_200/synth/ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_200_pi6yw4q_cal_arch_fp_top.sv" 208 0 0 0 } }  } 0 16788 "Net \"%1!s!\" does not have a driver at %2!s!" 1 0 "Design Software" 0 -1 1748895142180 ""}
{ "Warning" "WVRFX2_VDB_NET_DOES_NOT_HAVE_DRIVER" "periph0_to_seq__avl_readdata_lane7\[31\] ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_200_pi6yw4q_cal_arch_fp_top.sv(209) " "Net \"periph0_to_seq__avl_readdata_lane7\[31\]\" does not have a driver at ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_200_pi6yw4q_cal_arch_fp_top.sv(209)" {  } { { "C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/emif_io96b_cal_200/synth/ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_200_pi6yw4q_cal_arch_fp_top.sv" "" { Text "C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/emif_io96b_cal_200/synth/ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_200_pi6yw4q_cal_arch_fp_top.sv" 209 0 0 0 } }  } 0 16788 "Net \"%1!s!\" does not have a driver at %2!s!" 1 0 "Design Software" 0 -1 1748895142180 ""}
{ "Warning" "WVRFX2_VDB_NET_DOES_NOT_HAVE_DRIVER" "pll0_to_seq__avl_readdata\[31\] ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_200_pi6yw4q_cal_arch_fp_top.sv(216) " "Net \"pll0_to_seq__avl_readdata\[31\]\" does not have a driver at ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_200_pi6yw4q_cal_arch_fp_top.sv(216)" {  } { { "C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/emif_io96b_cal_200/synth/ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_200_pi6yw4q_cal_arch_fp_top.sv" "" { Text "C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/emif_io96b_cal_200/synth/ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_200_pi6yw4q_cal_arch_fp_top.sv" 216 0 0 0 } }  } 0 16788 "Net \"%1!s!\" does not have a driver at %2!s!" 1 0 "Design Software" 0 -1 1748895142180 ""}
{ "Warning" "WVRFX2_VDB_NET_DOES_NOT_HAVE_DRIVER" "pll1_to_seq__avl_readdata\[31\] ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_200_pi6yw4q_cal_arch_fp_top.sv(217) " "Net \"pll1_to_seq__avl_readdata\[31\]\" does not have a driver at ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_200_pi6yw4q_cal_arch_fp_top.sv(217)" {  } { { "C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/emif_io96b_cal_200/synth/ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_200_pi6yw4q_cal_arch_fp_top.sv" "" { Text "C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/emif_io96b_cal_200/synth/ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_200_pi6yw4q_cal_arch_fp_top.sv" 217 0 0 0 } }  } 0 16788 "Net \"%1!s!\" does not have a driver at %2!s!" 1 0 "Design Software" 0 -1 1748895142180 ""}
{ "Warning" "WVRFX2_VDB_NET_DOES_NOT_HAVE_DRIVER" "pll2_to_seq__avl_readdata\[31\] ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_200_pi6yw4q_cal_arch_fp_top.sv(218) " "Net \"pll2_to_seq__avl_readdata\[31\]\" does not have a driver at ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_200_pi6yw4q_cal_arch_fp_top.sv(218)" {  } { { "C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/emif_io96b_cal_200/synth/ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_200_pi6yw4q_cal_arch_fp_top.sv" "" { Text "C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/emif_io96b_cal_200/synth/ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_200_pi6yw4q_cal_arch_fp_top.sv" 218 0 0 0 } }  } 0 16788 "Net \"%1!s!\" does not have a driver at %2!s!" 1 0 "Design Software" 0 -1 1748895142180 ""}
{ "Warning" "WVRFX2_VDB_NET_DOES_NOT_HAVE_DRIVER" "periph0_to_seq__avl_readdata_ckgen\[31\] ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_200_pi6yw4q_cal_arch_fp_top.sv(225) " "Net \"periph0_to_seq__avl_readdata_ckgen\[31\]\" does not have a driver at ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_200_pi6yw4q_cal_arch_fp_top.sv(225)" {  } { { "C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/emif_io96b_cal_200/synth/ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_200_pi6yw4q_cal_arch_fp_top.sv" "" { Text "C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/emif_io96b_cal_200/synth/ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_200_pi6yw4q_cal_arch_fp_top.sv" 225 0 0 0 } }  } 0 16788 "Net \"%1!s!\" does not have a driver at %2!s!" 1 0 "Design Software" 0 -1 1748895142180 ""}
{ "Warning" "WVRFX2_VDB_NET_DOES_NOT_HAVE_DRIVER" "periph0_to_seq__phy_clk ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_200_pi6yw4q_cal_arch_fp_top.sv(226) " "Net \"periph0_to_seq__phy_clk\" does not have a driver at ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_200_pi6yw4q_cal_arch_fp_top.sv(226)" {  } { { "C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/emif_io96b_cal_200/synth/ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_200_pi6yw4q_cal_arch_fp_top.sv" "" { Text "C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/emif_io96b_cal_200/synth/ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_200_pi6yw4q_cal_arch_fp_top.sv" 226 0 0 0 } }  } 0 16788 "Net \"%1!s!\" does not have a driver at %2!s!" 1 0 "Design Software" 0 -1 1748895142181 ""}
{ "Warning" "WVRFX2_VDB_NET_DOES_NOT_HAVE_DRIVER" "periph0_to_seq__phy_clksync ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_200_pi6yw4q_cal_arch_fp_top.sv(227) " "Net \"periph0_to_seq__phy_clksync\" does not have a driver at ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_200_pi6yw4q_cal_arch_fp_top.sv(227)" {  } { { "C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/emif_io96b_cal_200/synth/ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_200_pi6yw4q_cal_arch_fp_top.sv" "" { Text "C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/emif_io96b_cal_200/synth/ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_200_pi6yw4q_cal_arch_fp_top.sv" 227 0 0 0 } }  } 0 16788 "Net \"%1!s!\" does not have a driver at %2!s!" 1 0 "Design Software" 0 -1 1748895142181 ""}
{ "Warning" "WVRFX2_VDB_NET_DOES_NOT_HAVE_DRIVER" "periph1_to_seq__phy_clk ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_200_pi6yw4q_cal_arch_fp_top.sv(228) " "Net \"periph1_to_seq__phy_clk\" does not have a driver at ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_200_pi6yw4q_cal_arch_fp_top.sv(228)" {  } { { "C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/emif_io96b_cal_200/synth/ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_200_pi6yw4q_cal_arch_fp_top.sv" "" { Text "C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/emif_io96b_cal_200/synth/ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_200_pi6yw4q_cal_arch_fp_top.sv" 228 0 0 0 } }  } 0 16788 "Net \"%1!s!\" does not have a driver at %2!s!" 1 0 "Design Software" 0 -1 1748895142181 ""}
{ "Warning" "WVRFX2_VDB_NET_DOES_NOT_HAVE_DRIVER" "periph1_to_seq__phy_clksync ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_200_pi6yw4q_cal_arch_fp_top.sv(229) " "Net \"periph1_to_seq__phy_clksync\" does not have a driver at ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_200_pi6yw4q_cal_arch_fp_top.sv(229)" {  } { { "C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/emif_io96b_cal_200/synth/ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_200_pi6yw4q_cal_arch_fp_top.sv" "" { Text "C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/emif_io96b_cal_200/synth/ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_200_pi6yw4q_cal_arch_fp_top.sv" 229 0 0 0 } }  } 0 16788 "Net \"%1!s!\" does not have a driver at %2!s!" 1 0 "Design Software" 0 -1 1748895142181 ""}
{ "Warning" "WVRFX2_VDB_NET_DOES_NOT_HAVE_DRIVER" "periph0_pa0_to_seq__rddata\[95\] ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_200_pi6yw4q_cal_arch_fp_top.sv(230) " "Net \"periph0_pa0_to_seq__rddata\[95\]\" does not have a driver at ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_200_pi6yw4q_cal_arch_fp_top.sv(230)" {  } { { "C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/emif_io96b_cal_200/synth/ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_200_pi6yw4q_cal_arch_fp_top.sv" "" { Text "C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/emif_io96b_cal_200/synth/ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_200_pi6yw4q_cal_arch_fp_top.sv" 230 0 0 0 } }  } 0 16788 "Net \"%1!s!\" does not have a driver at %2!s!" 1 0 "Design Software" 0 -1 1748895142181 ""}
{ "Warning" "WVRFX2_VDB_NET_DOES_NOT_HAVE_DRIVER" "periph0_pa1_to_seq__rddata\[95\] ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_200_pi6yw4q_cal_arch_fp_top.sv(231) " "Net \"periph0_pa1_to_seq__rddata\[95\]\" does not have a driver at ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_200_pi6yw4q_cal_arch_fp_top.sv(231)" {  } { { "C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/emif_io96b_cal_200/synth/ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_200_pi6yw4q_cal_arch_fp_top.sv" "" { Text "C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/emif_io96b_cal_200/synth/ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_200_pi6yw4q_cal_arch_fp_top.sv" 231 0 0 0 } }  } 0 16788 "Net \"%1!s!\" does not have a driver at %2!s!" 1 0 "Design Software" 0 -1 1748895142181 ""}
{ "Warning" "WVRFX2_VDB_NET_DOES_NOT_HAVE_DRIVER" "periph0_pa2_to_seq__rddata\[95\] ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_200_pi6yw4q_cal_arch_fp_top.sv(232) " "Net \"periph0_pa2_to_seq__rddata\[95\]\" does not have a driver at ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_200_pi6yw4q_cal_arch_fp_top.sv(232)" {  } { { "C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/emif_io96b_cal_200/synth/ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_200_pi6yw4q_cal_arch_fp_top.sv" "" { Text "C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/emif_io96b_cal_200/synth/ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_200_pi6yw4q_cal_arch_fp_top.sv" 232 0 0 0 } }  } 0 16788 "Net \"%1!s!\" does not have a driver at %2!s!" 1 0 "Design Software" 0 -1 1748895142181 ""}
{ "Warning" "WVRFX2_VDB_NET_DOES_NOT_HAVE_DRIVER" "periph0_pa3_to_seq__rddata\[95\] ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_200_pi6yw4q_cal_arch_fp_top.sv(233) " "Net \"periph0_pa3_to_seq__rddata\[95\]\" does not have a driver at ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_200_pi6yw4q_cal_arch_fp_top.sv(233)" {  } { { "C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/emif_io96b_cal_200/synth/ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_200_pi6yw4q_cal_arch_fp_top.sv" "" { Text "C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/emif_io96b_cal_200/synth/ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_200_pi6yw4q_cal_arch_fp_top.sv" 233 0 0 0 } }  } 0 16788 "Net \"%1!s!\" does not have a driver at %2!s!" 1 0 "Design Software" 0 -1 1748895142181 ""}
{ "Warning" "WVRFX2_VDB_NET_DOES_NOT_HAVE_DRIVER" "periph0_pa4_to_seq__rddata\[95\] ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_200_pi6yw4q_cal_arch_fp_top.sv(234) " "Net \"periph0_pa4_to_seq__rddata\[95\]\" does not have a driver at ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_200_pi6yw4q_cal_arch_fp_top.sv(234)" {  } { { "C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/emif_io96b_cal_200/synth/ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_200_pi6yw4q_cal_arch_fp_top.sv" "" { Text "C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/emif_io96b_cal_200/synth/ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_200_pi6yw4q_cal_arch_fp_top.sv" 234 0 0 0 } }  } 0 16788 "Net \"%1!s!\" does not have a driver at %2!s!" 1 0 "Design Software" 0 -1 1748895142181 ""}
{ "Warning" "WVRFX2_VDB_NET_DOES_NOT_HAVE_DRIVER" "periph0_pa5_to_seq__rddata\[95\] ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_200_pi6yw4q_cal_arch_fp_top.sv(235) " "Net \"periph0_pa5_to_seq__rddata\[95\]\" does not have a driver at ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_200_pi6yw4q_cal_arch_fp_top.sv(235)" {  } { { "C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/emif_io96b_cal_200/synth/ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_200_pi6yw4q_cal_arch_fp_top.sv" "" { Text "C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/emif_io96b_cal_200/synth/ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_200_pi6yw4q_cal_arch_fp_top.sv" 235 0 0 0 } }  } 0 16788 "Net \"%1!s!\" does not have a driver at %2!s!" 1 0 "Design Software" 0 -1 1748895142181 ""}
{ "Warning" "WVRFX2_VDB_NET_DOES_NOT_HAVE_DRIVER" "periph0_pa6_to_seq__rddata\[95\] ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_200_pi6yw4q_cal_arch_fp_top.sv(236) " "Net \"periph0_pa6_to_seq__rddata\[95\]\" does not have a driver at ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_200_pi6yw4q_cal_arch_fp_top.sv(236)" {  } { { "C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/emif_io96b_cal_200/synth/ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_200_pi6yw4q_cal_arch_fp_top.sv" "" { Text "C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/emif_io96b_cal_200/synth/ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_200_pi6yw4q_cal_arch_fp_top.sv" 236 0 0 0 } }  } 0 16788 "Net \"%1!s!\" does not have a driver at %2!s!" 1 0 "Design Software" 0 -1 1748895142181 ""}
{ "Warning" "WVRFX2_VDB_NET_DOES_NOT_HAVE_DRIVER" "periph0_pa7_to_seq__rddata\[95\] ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_200_pi6yw4q_cal_arch_fp_top.sv(237) " "Net \"periph0_pa7_to_seq__rddata\[95\]\" does not have a driver at ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_200_pi6yw4q_cal_arch_fp_top.sv(237)" {  } { { "C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/emif_io96b_cal_200/synth/ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_200_pi6yw4q_cal_arch_fp_top.sv" "" { Text "C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/emif_io96b_cal_200/synth/ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_200_pi6yw4q_cal_arch_fp_top.sv" 237 0 0 0 } }  } 0 16788 "Net \"%1!s!\" does not have a driver at %2!s!" 1 0 "Design Software" 0 -1 1748895142182 ""}
{ "Warning" "WVRFX2_VDB_NET_DOES_NOT_HAVE_DRIVER" "cpa_to_fa__lock\[1\] ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_200_pi6yw4q_cal_arch_fp_top.sv(289) " "Net \"cpa_to_fa__lock\[1\]\" does not have a driver at ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_200_pi6yw4q_cal_arch_fp_top.sv(289)" {  } { { "C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/emif_io96b_cal_200/synth/ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_200_pi6yw4q_cal_arch_fp_top.sv" "" { Text "C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/emif_io96b_cal_200/synth/ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_200_pi6yw4q_cal_arch_fp_top.sv" 289 0 0 0 } }  } 0 16788 "Net \"%1!s!\" does not have a driver at %2!s!" 1 0 "Design Software" 0 -1 1748895142182 ""}
{ "Warning" "WVRFX2_VDB_NET_DOES_NOT_HAVE_DRIVER" "periph_calbus_0_b\[1097\] ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_200_pi6yw4q_cal_arch_fp_top.sv(566) " "Net \"periph_calbus_0_b\[1097\]\" does not have a driver at ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_200_pi6yw4q_cal_arch_fp_top.sv(566)" {  } { { "C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/emif_io96b_cal_200/synth/ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_200_pi6yw4q_cal_arch_fp_top.sv" "" { Text "C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/emif_io96b_cal_200/synth/ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_200_pi6yw4q_cal_arch_fp_top.sv" 566 0 0 0 } }  } 0 16788 "Net \"%1!s!\" does not have a driver at %2!s!" 1 0 "Design Software" 0 -1 1748895142182 ""}
{ "Info" "IVRFX2_VHDL_ARCH_USED_FOR_ENTITY" "sld_jtag_endpoint_adapter(sld_ir_width=3,sld_auto_instance_index=\"YES\",sld_node_info_internal=203451904)(1,1)(1,3) rtl sld_jtag_endpoint_adapter.vhd(96) " "VHDL info at sld_jtag_endpoint_adapter.vhd(96): executing entity \"sld_jtag_endpoint_adapter(sld_ir_width=3,sld_auto_instance_index=\"YES\",sld_node_info_internal=203451904)(1,1)(1,3)\" with architecture \"rtl\"" {  } { { "c:/intelfpga_pro/24.3.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" "" { Text "c:/intelfpga_pro/24.3.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 96 0 0 0 } }  } 0 19337 "VHDL info at %3!s!: executing entity \"%1!s!\" with architecture \"%2!s!\"" 0 0 "Design Software" 0 -1 1748895142198 ""}
{ "Info" "IVRFX2_VHDL_ARCH_USED_FOR_ENTITY" "altera_sld_agent_endpoint(mfr_code=110,type_code=132,version=1,ir_width=3)(1,1) rtl altera_sld_agent_endpoint.vhd(120) " "VHDL info at altera_sld_agent_endpoint.vhd(120): executing entity \"altera_sld_agent_endpoint(mfr_code=110,type_code=132,version=1,ir_width=3)(1,1)\" with architecture \"rtl\"" {  } { { "c:/intelfpga_pro/24.3.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" "" { Text "c:/intelfpga_pro/24.3.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 120 0 0 0 } }  } 0 19337 "VHDL info at %3!s!: executing entity \"%1!s!\" with architecture \"%2!s!\"" 0 0 "Design Software" 0 -1 1748895142198 ""}
{ "Info" "IVRFX2_VHDL_ARCH_USED_FOR_ENTITY" "altera_fabric_endpoint(send_width=5,receive_width=26,settings=\"\{fabric sld dir agent mfr_code 110 type_code 132 version 1 instance -1 ir_width 3 bridge_agent 0 prefer_host \{ \} psig 9b67919e\}\")(1,127) rtl altera_fabric_endpoint.vhd(126) " "VHDL info at altera_fabric_endpoint.vhd(126): executing entity \"altera_fabric_endpoint(send_width=5,receive_width=26,settings=\"\{fabric sld dir agent mfr_code 110 type_code 132 version 1 instance -1 ir_width 3 bridge_agent 0 prefer_host \{ \} psig 9b67919e\}\")(1,127)\" with architecture \"rtl\"" {  } { { "c:/intelfpga_pro/24.3.1/quartus/libraries/megafunctions/altera_fabric_endpoint.vhd" "" { Text "c:/intelfpga_pro/24.3.1/quartus/libraries/megafunctions/altera_fabric_endpoint.vhd" 126 0 0 0 } }  } 0 19337 "VHDL info at %3!s!: executing entity \"%1!s!\" with architecture \"%2!s!\"" 0 0 "Design Software" 0 -1 1748895142199 ""}
{ "Info" "IVRFX2_VERI_2571_UNCONVERTED" "mem ed_synth_emif_io96b_lpddr4_0_altera_avalon_sc_fifo_1932_onpcouq.v(126) " "Verilog HDL info at ed_synth_emif_io96b_lpddr4_0_altera_avalon_sc_fifo_1932_onpcouq.v(126): extracting RAM for identifier 'mem'" {  } { { "C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/altera_avalon_sc_fifo_1932/synth/ed_synth_emif_io96b_lpddr4_0_altera_avalon_sc_fifo_1932_onpcouq.v" "" { Text "C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/altera_avalon_sc_fifo_1932/synth/ed_synth_emif_io96b_lpddr4_0_altera_avalon_sc_fifo_1932_onpcouq.v" 126 0 0 0 } }  } 0 22567 "Verilog HDL info at %2!s!: extracting RAM for identifier '%1!s!'" 0 0 "Design Software" 0 -1 1748895142211 ""}
{ "Info" "IVRFX2_VERI_2571_UNCONVERTED" "infer_mem ed_synth_emif_io96b_lpddr4_0_altera_avalon_sc_fifo_1932_onpcouq.v(127) " "Verilog HDL info at ed_synth_emif_io96b_lpddr4_0_altera_avalon_sc_fifo_1932_onpcouq.v(127): extracting RAM for identifier 'infer_mem'" {  } { { "C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/altera_avalon_sc_fifo_1932/synth/ed_synth_emif_io96b_lpddr4_0_altera_avalon_sc_fifo_1932_onpcouq.v" "" { Text "C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/altera_avalon_sc_fifo_1932/synth/ed_synth_emif_io96b_lpddr4_0_altera_avalon_sc_fifo_1932_onpcouq.v" 127 0 0 0 } }  } 0 22567 "Verilog HDL info at %2!s!: extracting RAM for identifier '%1!s!'" 0 0 "Design Software" 0 -1 1748895142211 ""}
{ "Warning" "WVRFX2_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 ed_synth_emif_io96b_lpddr4_0_channel_adapter_1922_rd56ufy.sv(91) " "Verilog HDL assignment warning at ed_synth_emif_io96b_lpddr4_0_channel_adapter_1922_rd56ufy.sv(91): truncated value with size 8 to match size of target (1)" {  } { { "C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/channel_adapter_1922/synth/ed_synth_emif_io96b_lpddr4_0_channel_adapter_1922_rd56ufy.sv" "" { Text "C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/channel_adapter_1922/synth/ed_synth_emif_io96b_lpddr4_0_channel_adapter_1922_rd56ufy.sv" 91 0 0 0 } }  } 3 13469 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Design Software" 0 -1 1748895142221 ""}
{ "Warning" "WVRFX2_VERI_IGNORED_SYSTEM_TASK" "display ed_synth_dut_altera_merlin_master_translator_192_lykd4la.sv(615) " "Verilog HDL warning at ed_synth_dut_altera_merlin_master_translator_192_lykd4la.sv(615): ignoring unsupported system task \"display\"" {  } { { "C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/emif_io96b_cal_200/synth/interconnect/ed_synth_dut_altera_merlin_master_translator_192_lykd4la.sv" "" { Text "C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/emif_io96b_cal_200/synth/interconnect/ed_synth_dut_altera_merlin_master_translator_192_lykd4la.sv" 615 0 0 0 } }  } 0 13416 "Verilog HDL warning at %2!s!: ignoring unsupported system task \"%1!s!\"" 0 0 "Design Software" 0 -1 1748895142227 ""}
{ "Warning" "WVRFX2_VERI_IGNORED_SYSTEM_TASK" "display ed_synth_dut_altera_merlin_master_translator_192_lykd4la.sv(616) " "Verilog HDL warning at ed_synth_dut_altera_merlin_master_translator_192_lykd4la.sv(616): ignoring unsupported system task \"display\"" {  } { { "C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/emif_io96b_cal_200/synth/interconnect/ed_synth_dut_altera_merlin_master_translator_192_lykd4la.sv" "" { Text "C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/emif_io96b_cal_200/synth/interconnect/ed_synth_dut_altera_merlin_master_translator_192_lykd4la.sv" 616 0 0 0 } }  } 0 13416 "Verilog HDL warning at %2!s!: ignoring unsupported system task \"%1!s!\"" 0 0 "Design Software" 0 -1 1748895142227 ""}
{ "Warning" "WVRFX2_VERI_IGNORED_SYSTEM_TASK" "display ed_synth_dut_altera_merlin_master_translator_192_lykd4la.sv(617) " "Verilog HDL warning at ed_synth_dut_altera_merlin_master_translator_192_lykd4la.sv(617): ignoring unsupported system task \"display\"" {  } { { "C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/emif_io96b_cal_200/synth/interconnect/ed_synth_dut_altera_merlin_master_translator_192_lykd4la.sv" "" { Text "C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/emif_io96b_cal_200/synth/interconnect/ed_synth_dut_altera_merlin_master_translator_192_lykd4la.sv" 617 0 0 0 } }  } 0 13416 "Verilog HDL warning at %2!s!: ignoring unsupported system task \"%1!s!\"" 0 0 "Design Software" 0 -1 1748895142227 ""}
{ "Warning" "WVRFX2_VERI_IGNORED_SYSTEM_TASK" "display ed_synth_dut_altera_merlin_master_translator_192_lykd4la.sv(618) " "Verilog HDL warning at ed_synth_dut_altera_merlin_master_translator_192_lykd4la.sv(618): ignoring unsupported system task \"display\"" {  } { { "C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/emif_io96b_cal_200/synth/interconnect/ed_synth_dut_altera_merlin_master_translator_192_lykd4la.sv" "" { Text "C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/emif_io96b_cal_200/synth/interconnect/ed_synth_dut_altera_merlin_master_translator_192_lykd4la.sv" 618 0 0 0 } }  } 0 13416 "Verilog HDL warning at %2!s!: ignoring unsupported system task \"%1!s!\"" 0 0 "Design Software" 0 -1 1748895142227 ""}
{ "Warning" "WVRFX2_VERI_IGNORED_SYSTEM_TASK" "display ed_synth_dut_altera_merlin_master_translator_192_lykd4la.sv(619) " "Verilog HDL warning at ed_synth_dut_altera_merlin_master_translator_192_lykd4la.sv(619): ignoring unsupported system task \"display\"" {  } { { "C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/emif_io96b_cal_200/synth/interconnect/ed_synth_dut_altera_merlin_master_translator_192_lykd4la.sv" "" { Text "C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/emif_io96b_cal_200/synth/interconnect/ed_synth_dut_altera_merlin_master_translator_192_lykd4la.sv" 619 0 0 0 } }  } 0 13416 "Verilog HDL warning at %2!s!: ignoring unsupported system task \"%1!s!\"" 0 0 "Design Software" 0 -1 1748895142227 ""}
{ "Warning" "WVRFX2_VERI_IGNORED_SYSTEM_TASK" "display ed_synth_dut_altera_merlin_master_translator_192_lykd4la.sv(620) " "Verilog HDL warning at ed_synth_dut_altera_merlin_master_translator_192_lykd4la.sv(620): ignoring unsupported system task \"display\"" {  } { { "C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/emif_io96b_cal_200/synth/interconnect/ed_synth_dut_altera_merlin_master_translator_192_lykd4la.sv" "" { Text "C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/emif_io96b_cal_200/synth/interconnect/ed_synth_dut_altera_merlin_master_translator_192_lykd4la.sv" 620 0 0 0 } }  } 0 13416 "Verilog HDL warning at %2!s!: ignoring unsupported system task \"%1!s!\"" 0 0 "Design Software" 0 -1 1748895142228 ""}
{ "Warning" "WVRFX2_VERI_IGNORED_SYSTEM_TASK" "display ed_synth_dut_altera_merlin_master_translator_192_lykd4la.sv(621) " "Verilog HDL warning at ed_synth_dut_altera_merlin_master_translator_192_lykd4la.sv(621): ignoring unsupported system task \"display\"" {  } { { "C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/emif_io96b_cal_200/synth/interconnect/ed_synth_dut_altera_merlin_master_translator_192_lykd4la.sv" "" { Text "C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/emif_io96b_cal_200/synth/interconnect/ed_synth_dut_altera_merlin_master_translator_192_lykd4la.sv" 621 0 0 0 } }  } 0 13416 "Verilog HDL warning at %2!s!: ignoring unsupported system task \"%1!s!\"" 0 0 "Design Software" 0 -1 1748895142228 ""}
{ "Warning" "WVRFX2_VERI_IGNORED_SYSTEM_TASK" "display ed_synth_dut_altera_merlin_master_translator_192_lykd4la.sv(622) " "Verilog HDL warning at ed_synth_dut_altera_merlin_master_translator_192_lykd4la.sv(622): ignoring unsupported system task \"display\"" {  } { { "C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/emif_io96b_cal_200/synth/interconnect/ed_synth_dut_altera_merlin_master_translator_192_lykd4la.sv" "" { Text "C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/emif_io96b_cal_200/synth/interconnect/ed_synth_dut_altera_merlin_master_translator_192_lykd4la.sv" 622 0 0 0 } }  } 0 13416 "Verilog HDL warning at %2!s!: ignoring unsupported system task \"%1!s!\"" 0 0 "Design Software" 0 -1 1748895142228 ""}
{ "Warning" "WVRFX2_VERI_IGNORED_SYSTEM_TASK" "display ed_synth_dut_altera_merlin_master_translator_192_lykd4la.sv(623) " "Verilog HDL warning at ed_synth_dut_altera_merlin_master_translator_192_lykd4la.sv(623): ignoring unsupported system task \"display\"" {  } { { "C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/emif_io96b_cal_200/synth/interconnect/ed_synth_dut_altera_merlin_master_translator_192_lykd4la.sv" "" { Text "C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/emif_io96b_cal_200/synth/interconnect/ed_synth_dut_altera_merlin_master_translator_192_lykd4la.sv" 623 0 0 0 } }  } 0 13416 "Verilog HDL warning at %2!s!: ignoring unsupported system task \"%1!s!\"" 0 0 "Design Software" 0 -1 1748895142228 ""}
{ "Warning" "WVRFX2_VERI_IGNORED_SYSTEM_TASK" "display ed_synth_dut_altera_merlin_master_translator_192_lykd4la.sv(624) " "Verilog HDL warning at ed_synth_dut_altera_merlin_master_translator_192_lykd4la.sv(624): ignoring unsupported system task \"display\"" {  } { { "C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/emif_io96b_cal_200/synth/interconnect/ed_synth_dut_altera_merlin_master_translator_192_lykd4la.sv" "" { Text "C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/emif_io96b_cal_200/synth/interconnect/ed_synth_dut_altera_merlin_master_translator_192_lykd4la.sv" 624 0 0 0 } }  } 0 13416 "Verilog HDL warning at %2!s!: ignoring unsupported system task \"%1!s!\"" 0 0 "Design Software" 0 -1 1748895142228 ""}
{ "Warning" "WVRFX2_VERI_IGNORED_SYSTEM_TASK" "display ed_synth_dut_altera_merlin_traffic_limiter_1921_bk6lvda.sv(294) " "Verilog HDL warning at ed_synth_dut_altera_merlin_traffic_limiter_1921_bk6lvda.sv(294): ignoring unsupported system task \"display\"" {  } { { "C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/emif_io96b_cal_200/synth/interconnect/ed_synth_dut_altera_merlin_traffic_limiter_1921_bk6lvda.sv" "" { Text "C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/emif_io96b_cal_200/synth/interconnect/ed_synth_dut_altera_merlin_traffic_limiter_1921_bk6lvda.sv" 294 0 0 0 } }  } 0 13416 "Verilog HDL warning at %2!s!: ignoring unsupported system task \"%1!s!\"" 0 0 "Design Software" 0 -1 1748895142250 ""}
{ "Warning" "WVRFX2_VERI_SHIFT_GREATER_THAN_WIDTH" "right ed_synth_dut_altera_merlin_demultiplexer_1921_ekcygpi.sv(60) " "Verilog HDL warning at ed_synth_dut_altera_merlin_demultiplexer_1921_ekcygpi.sv(60): right shift count is greater than or equal to the width of the value" {  } { { "C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/emif_io96b_cal_200/synth/interconnect/ed_synth_dut_altera_merlin_demultiplexer_1921_ekcygpi.sv" "" { Text "C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/emif_io96b_cal_200/synth/interconnect/ed_synth_dut_altera_merlin_demultiplexer_1921_ekcygpi.sv" 60 0 0 0 } }  } 0 16753 "Verilog HDL warning at %2!s!: %1!s! shift count is greater than or equal to the width of the value" 0 0 "Design Software" 0 -1 1748895142252 ""}
{ "Warning" "WVRFX2_VERI_SHIFT_GREATER_THAN_WIDTH" "right ed_synth_dut_altera_merlin_demultiplexer_1921_ekcygpi.sv(67) " "Verilog HDL warning at ed_synth_dut_altera_merlin_demultiplexer_1921_ekcygpi.sv(67): right shift count is greater than or equal to the width of the value" {  } { { "C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/emif_io96b_cal_200/synth/interconnect/ed_synth_dut_altera_merlin_demultiplexer_1921_ekcygpi.sv" "" { Text "C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/emif_io96b_cal_200/synth/interconnect/ed_synth_dut_altera_merlin_demultiplexer_1921_ekcygpi.sv" 67 0 0 0 } }  } 0 16753 "Verilog HDL warning at %2!s!: %1!s! shift count is greater than or equal to the width of the value" 0 0 "Design Software" 0 -1 1748895142252 ""}
{ "Warning" "WVRFX2_VERI_1330_UNCONVERTED" "27 32 s1_axi4lite_awaddr ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_200_pi6yw4q_arbitrator.sv(253) " "Verilog HDL warning at ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_200_pi6yw4q_arbitrator.sv(253): actual bit length 27 differs from formal bit length 32 for port \"s1_axi4lite_awaddr\"" {  } { { "C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/emif_io96b_cal_200/synth/ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_200_pi6yw4q_arbitrator.sv" "" { Text "C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/emif_io96b_cal_200/synth/ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_200_pi6yw4q_arbitrator.sv" 253 0 0 0 } }  } 0 24541 "Verilog HDL warning at %4!s!: actual bit length %1!d! differs from formal bit length %2!lu! for port \"%3!s!\"" 0 0 "Design Software" 0 -1 1748895142322 ""}
{ "Warning" "WVRFX2_VERI_1330_UNCONVERTED" "27 32 s1_axi4lite_araddr ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_200_pi6yw4q_arbitrator.sv(263) " "Verilog HDL warning at ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_200_pi6yw4q_arbitrator.sv(263): actual bit length 27 differs from formal bit length 32 for port \"s1_axi4lite_araddr\"" {  } { { "C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/emif_io96b_cal_200/synth/ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_200_pi6yw4q_arbitrator.sv" "" { Text "C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/emif_io96b_cal_200/synth/ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_200_pi6yw4q_arbitrator.sv" 263 0 0 0 } }  } 0 24541 "Verilog HDL warning at %4!s!: actual bit length %1!d! differs from formal bit length %2!lu! for port \"%3!s!\"" 0 0 "Design Software" 0 -1 1748895142323 ""}
{ "Warning" "WVRFX2_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ed_synth_dut_altera_merlin_axi_translator_1931_d46vvwa.sv(530) " "Verilog HDL assignment warning at ed_synth_dut_altera_merlin_axi_translator_1931_d46vvwa.sv(530): truncated value with size 32 to match size of target (1)" {  } { { "C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/emif_io96b_cal_200/synth/interconnect/ed_synth_dut_altera_merlin_axi_translator_1931_d46vvwa.sv" "" { Text "C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/emif_io96b_cal_200/synth/interconnect/ed_synth_dut_altera_merlin_axi_translator_1931_d46vvwa.sv" 530 0 0 0 } }  } 3 13469 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1748895142331 ""}
{ "Warning" "WVRFX2_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 27 ed_synth_dut_altera_merlin_axi_slave_ni_1971_cwyib4q.sv(409) " "Verilog HDL assignment warning at ed_synth_dut_altera_merlin_axi_slave_ni_1971_cwyib4q.sv(409): truncated value with size 32 to match size of target (27)" {  } { { "C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/emif_io96b_cal_200/synth/interconnect/ed_synth_dut_altera_merlin_axi_slave_ni_1971_cwyib4q.sv" "" { Text "C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/emif_io96b_cal_200/synth/interconnect/ed_synth_dut_altera_merlin_axi_slave_ni_1971_cwyib4q.sv" 409 0 0 0 } }  } 3 13469 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1748895142355 ""}
{ "Warning" "WVRFX2_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 1 ed_synth_dut_altera_merlin_axi_slave_ni_1971_cwyib4q.sv(465) " "Verilog HDL assignment warning at ed_synth_dut_altera_merlin_axi_slave_ni_1971_cwyib4q.sv(465): truncated value with size 11 to match size of target (1)" {  } { { "C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/emif_io96b_cal_200/synth/interconnect/ed_synth_dut_altera_merlin_axi_slave_ni_1971_cwyib4q.sv" "" { Text "C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/emif_io96b_cal_200/synth/interconnect/ed_synth_dut_altera_merlin_axi_slave_ni_1971_cwyib4q.sv" 465 0 0 0 } }  } 3 13469 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1748895142358 ""}
{ "Warning" "WVRFX2_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 27 ed_synth_dut_altera_merlin_axi_slave_ni_1971_cwyib4q.sv(739) " "Verilog HDL assignment warning at ed_synth_dut_altera_merlin_axi_slave_ni_1971_cwyib4q.sv(739): truncated value with size 32 to match size of target (27)" {  } { { "C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/emif_io96b_cal_200/synth/interconnect/ed_synth_dut_altera_merlin_axi_slave_ni_1971_cwyib4q.sv" "" { Text "C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/emif_io96b_cal_200/synth/interconnect/ed_synth_dut_altera_merlin_axi_slave_ni_1971_cwyib4q.sv" 739 0 0 0 } }  } 3 13469 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1748895142359 ""}
{ "Warning" "WVRFX2_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 1 ed_synth_dut_altera_merlin_axi_slave_ni_1971_cwyib4q.sv(787) " "Verilog HDL assignment warning at ed_synth_dut_altera_merlin_axi_slave_ni_1971_cwyib4q.sv(787): truncated value with size 11 to match size of target (1)" {  } { { "C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/emif_io96b_cal_200/synth/interconnect/ed_synth_dut_altera_merlin_axi_slave_ni_1971_cwyib4q.sv" "" { Text "C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/emif_io96b_cal_200/synth/interconnect/ed_synth_dut_altera_merlin_axi_slave_ni_1971_cwyib4q.sv" 787 0 0 0 } }  } 3 13469 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1748895142360 ""}
{ "Warning" "WVRFX2_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 27 ed_synth_dut_altera_merlin_axi_slave_ni_1971_cwyib4q.sv(987) " "Verilog HDL assignment warning at ed_synth_dut_altera_merlin_axi_slave_ni_1971_cwyib4q.sv(987): truncated value with size 32 to match size of target (27)" {  } { { "C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/emif_io96b_cal_200/synth/interconnect/ed_synth_dut_altera_merlin_axi_slave_ni_1971_cwyib4q.sv" "" { Text "C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/emif_io96b_cal_200/synth/interconnect/ed_synth_dut_altera_merlin_axi_slave_ni_1971_cwyib4q.sv" 987 0 0 0 } }  } 3 13469 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1748895142362 ""}
{ "Warning" "WVRFX2_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "14 10 altera_merlin_burst_adapter_13_1.sv(880) " "Verilog HDL assignment warning at altera_merlin_burst_adapter_13_1.sv(880): truncated value with size 14 to match size of target (10)" {  } { { "C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/emif_io96b_cal_200/synth/interconnect/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/emif_io96b_cal_200/synth/interconnect/altera_merlin_burst_adapter_13_1.sv" 880 0 0 0 } }  } 3 13469 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1748895142393 ""}
{ "Info" "IVRFX2_VERI_2571_UNCONVERTED" "datachk_array ed_synth_dut_altera_merlin_width_adapter_1933_2qdsena.sv(310) " "Verilog HDL info at ed_synth_dut_altera_merlin_width_adapter_1933_2qdsena.sv(310): extracting RAM for identifier 'datachk_array'" {  } { { "C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/emif_io96b_cal_200/synth/interconnect/ed_synth_dut_altera_merlin_width_adapter_1933_2qdsena.sv" "" { Text "C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/emif_io96b_cal_200/synth/interconnect/ed_synth_dut_altera_merlin_width_adapter_1933_2qdsena.sv" 310 0 0 0 } }  } 0 22567 "Verilog HDL info at %2!s!: extracting RAM for identifier '%1!s!'" 0 0 "Design Software" 0 -1 1748895142413 ""}
{ "Info" "IVRFX2_VERI_2571_UNCONVERTED" "data_array ed_synth_dut_altera_merlin_width_adapter_1933_2qdsena.sv(324) " "Verilog HDL info at ed_synth_dut_altera_merlin_width_adapter_1933_2qdsena.sv(324): extracting RAM for identifier 'data_array'" {  } { { "C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/emif_io96b_cal_200/synth/interconnect/ed_synth_dut_altera_merlin_width_adapter_1933_2qdsena.sv" "" { Text "C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/emif_io96b_cal_200/synth/interconnect/ed_synth_dut_altera_merlin_width_adapter_1933_2qdsena.sv" 324 0 0 0 } }  } 0 22567 "Verilog HDL info at %2!s!: extracting RAM for identifier '%1!s!'" 0 0 "Design Software" 0 -1 1748895142413 ""}
{ "Info" "IVRFX2_VERI_2571_UNCONVERTED" "byteen_array ed_synth_dut_altera_merlin_width_adapter_1933_2qdsena.sv(325) " "Verilog HDL info at ed_synth_dut_altera_merlin_width_adapter_1933_2qdsena.sv(325): extracting RAM for identifier 'byteen_array'" {  } { { "C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/emif_io96b_cal_200/synth/interconnect/ed_synth_dut_altera_merlin_width_adapter_1933_2qdsena.sv" "" { Text "C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/emif_io96b_cal_200/synth/interconnect/ed_synth_dut_altera_merlin_width_adapter_1933_2qdsena.sv" 325 0 0 0 } }  } 0 22567 "Verilog HDL info at %2!s!: extracting RAM for identifier '%1!s!'" 0 0 "Design Software" 0 -1 1748895142413 ""}
{ "Warning" "WVRFX2_VDB_NET_DOES_NOT_HAVE_DRIVER" "io1_mem0__ck_t\[0\] ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq.sv(597) " "Net \"io1_mem0__ck_t\[0\]\" does not have a driver at ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq.sv(597)" {  } { { "C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/emif_io96b_lpddr4_200/synth/ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq.sv" "" { Text "C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/emif_io96b_lpddr4_200/synth/ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq.sv" 597 0 0 0 } }  } 0 16788 "Net \"%1!s!\" does not have a driver at %2!s!" 0 0 "Design Software" 0 -1 1748895142562 ""}
{ "Warning" "WVRFX2_VDB_NET_DOES_NOT_HAVE_DRIVER" "io1_mem0__ck_c\[0\] ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq.sv(598) " "Net \"io1_mem0__ck_c\[0\]\" does not have a driver at ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq.sv(598)" {  } { { "C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/emif_io96b_lpddr4_200/synth/ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq.sv" "" { Text "C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/emif_io96b_lpddr4_200/synth/ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq.sv" 598 0 0 0 } }  } 0 16788 "Net \"%1!s!\" does not have a driver at %2!s!" 0 0 "Design Software" 0 -1 1748895142562 ""}
{ "Warning" "WVRFX2_VDB_NET_DOES_NOT_HAVE_DRIVER" "io1_mem0__cke\[0\] ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq.sv(599) " "Net \"io1_mem0__cke\[0\]\" does not have a driver at ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq.sv(599)" {  } { { "C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/emif_io96b_lpddr4_200/synth/ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq.sv" "" { Text "C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/emif_io96b_lpddr4_200/synth/ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq.sv" 599 0 0 0 } }  } 0 16788 "Net \"%1!s!\" does not have a driver at %2!s!" 0 0 "Design Software" 0 -1 1748895142562 ""}
{ "Warning" "WVRFX2_VDB_NET_DOES_NOT_HAVE_DRIVER" "io1_mem0__odt\[-1\] ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq.sv(600) " "Net \"io1_mem0__odt\[-1\]\" does not have a driver at ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq.sv(600)" {  } { { "C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/emif_io96b_lpddr4_200/synth/ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq.sv" "" { Text "C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/emif_io96b_lpddr4_200/synth/ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq.sv" 600 0 0 0 } }  } 0 16788 "Net \"%1!s!\" does not have a driver at %2!s!" 0 0 "Design Software" 0 -1 1748895142562 ""}
{ "Warning" "WVRFX2_VDB_NET_DOES_NOT_HAVE_DRIVER" "io1_mem0__cs_n\[-1\] ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq.sv(601) " "Net \"io1_mem0__cs_n\[-1\]\" does not have a driver at ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq.sv(601)" {  } { { "C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/emif_io96b_lpddr4_200/synth/ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq.sv" "" { Text "C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/emif_io96b_lpddr4_200/synth/ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq.sv" 601 0 0 0 } }  } 0 16788 "Net \"%1!s!\" does not have a driver at %2!s!" 0 0 "Design Software" 0 -1 1748895142562 ""}
{ "Warning" "WVRFX2_VDB_NET_DOES_NOT_HAVE_DRIVER" "io1_mem0__c\[-1\] ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq.sv(602) " "Net \"io1_mem0__c\[-1\]\" does not have a driver at ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq.sv(602)" {  } { { "C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/emif_io96b_lpddr4_200/synth/ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq.sv" "" { Text "C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/emif_io96b_lpddr4_200/synth/ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq.sv" 602 0 0 0 } }  } 0 16788 "Net \"%1!s!\" does not have a driver at %2!s!" 0 0 "Design Software" 0 -1 1748895142562 ""}
{ "Warning" "WVRFX2_VDB_NET_DOES_NOT_HAVE_DRIVER" "io1_mem0__a\[-1\] ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq.sv(603) " "Net \"io1_mem0__a\[-1\]\" does not have a driver at ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq.sv(603)" {  } { { "C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/emif_io96b_lpddr4_200/synth/ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq.sv" "" { Text "C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/emif_io96b_lpddr4_200/synth/ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq.sv" 603 0 0 0 } }  } 0 16788 "Net \"%1!s!\" does not have a driver at %2!s!" 0 0 "Design Software" 0 -1 1748895142573 ""}
{ "Warning" "WVRFX2_VDB_NET_DOES_NOT_HAVE_DRIVER" "io1_mem0__ba\[-1\] ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq.sv(604) " "Net \"io1_mem0__ba\[-1\]\" does not have a driver at ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq.sv(604)" {  } { { "C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/emif_io96b_lpddr4_200/synth/ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq.sv" "" { Text "C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/emif_io96b_lpddr4_200/synth/ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq.sv" 604 0 0 0 } }  } 0 16788 "Net \"%1!s!\" does not have a driver at %2!s!" 0 0 "Design Software" 0 -1 1748895142573 ""}
{ "Warning" "WVRFX2_VDB_NET_DOES_NOT_HAVE_DRIVER" "io1_mem0__bg\[-1\] ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq.sv(605) " "Net \"io1_mem0__bg\[-1\]\" does not have a driver at ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq.sv(605)" {  } { { "C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/emif_io96b_lpddr4_200/synth/ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq.sv" "" { Text "C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/emif_io96b_lpddr4_200/synth/ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq.sv" 605 0 0 0 } }  } 0 16788 "Net \"%1!s!\" does not have a driver at %2!s!" 0 0 "Design Software" 0 -1 1748895142573 ""}
{ "Warning" "WVRFX2_VDB_NET_DOES_NOT_HAVE_DRIVER" "io1_mem0__act_n\[-1\] ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq.sv(606) " "Net \"io1_mem0__act_n\[-1\]\" does not have a driver at ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq.sv(606)" {  } { { "C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/emif_io96b_lpddr4_200/synth/ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq.sv" "" { Text "C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/emif_io96b_lpddr4_200/synth/ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq.sv" 606 0 0 0 } }  } 0 16788 "Net \"%1!s!\" does not have a driver at %2!s!" 0 0 "Design Software" 0 -1 1748895142573 ""}
{ "Warning" "WVRFX2_VDB_NET_DOES_NOT_HAVE_DRIVER" "io1_mem0__par\[-1\] ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq.sv(607) " "Net \"io1_mem0__par\[-1\]\" does not have a driver at ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq.sv(607)" {  } { { "C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/emif_io96b_lpddr4_200/synth/ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq.sv" "" { Text "C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/emif_io96b_lpddr4_200/synth/ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq.sv" 607 0 0 0 } }  } 0 16788 "Net \"%1!s!\" does not have a driver at %2!s!" 0 0 "Design Software" 0 -1 1748895142573 ""}
{ "Warning" "WVRFX2_VDB_NET_DOES_NOT_HAVE_DRIVER" "io1_mem0__reset_n\[0\] ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq.sv(609) " "Net \"io1_mem0__reset_n\[0\]\" does not have a driver at ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq.sv(609)" {  } { { "C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/emif_io96b_lpddr4_200/synth/ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq.sv" "" { Text "C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/emif_io96b_lpddr4_200/synth/ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq.sv" 609 0 0 0 } }  } 0 16788 "Net \"%1!s!\" does not have a driver at %2!s!" 0 0 "Design Software" 0 -1 1748895142573 ""}
{ "Warning" "WVRFX2_VDB_NET_DOES_NOT_HAVE_DRIVER" "io1_mem0__ca\[5\] ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq.sv(614) " "Net \"io1_mem0__ca\[5\]\" does not have a driver at ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq.sv(614)" {  } { { "C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/emif_io96b_lpddr4_200/synth/ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq.sv" "" { Text "C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/emif_io96b_lpddr4_200/synth/ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq.sv" 614 0 0 0 } }  } 0 16788 "Net \"%1!s!\" does not have a driver at %2!s!" 0 0 "Design Software" 0 -1 1748895142573 ""}
{ "Warning" "WVRFX2_VDB_NET_DOES_NOT_HAVE_DRIVER" "io1_mem0__dm_n\[-1\] ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq.sv(615) " "Net \"io1_mem0__dm_n\[-1\]\" does not have a driver at ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq.sv(615)" {  } { { "C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/emif_io96b_lpddr4_200/synth/ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq.sv" "" { Text "C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/emif_io96b_lpddr4_200/synth/ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq.sv" 615 0 0 0 } }  } 0 16788 "Net \"%1!s!\" does not have a driver at %2!s!" 0 0 "Design Software" 0 -1 1748895142573 ""}
{ "Warning" "WVRFX2_VDB_NET_DOES_NOT_HAVE_DRIVER" "io1_mem0__cs\[0\] ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq.sv(616) " "Net \"io1_mem0__cs\[0\]\" does not have a driver at ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq.sv(616)" {  } { { "C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/emif_io96b_lpddr4_200/synth/ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq.sv" "" { Text "C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/emif_io96b_lpddr4_200/synth/ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq.sv" 616 0 0 0 } }  } 0 16788 "Net \"%1!s!\" does not have a driver at %2!s!" 0 0 "Design Software" 0 -1 1748895142573 ""}
{ "Warning" "WVRFX2_VDB_NET_DOES_NOT_HAVE_DRIVER" "io1_mem0__wck_t\[-1\] ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq.sv(617) " "Net \"io1_mem0__wck_t\[-1\]\" does not have a driver at ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq.sv(617)" {  } { { "C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/emif_io96b_lpddr4_200/synth/ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq.sv" "" { Text "C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/emif_io96b_lpddr4_200/synth/ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq.sv" 617 0 0 0 } }  } 0 16788 "Net \"%1!s!\" does not have a driver at %2!s!" 0 0 "Design Software" 0 -1 1748895142573 ""}
{ "Warning" "WVRFX2_VDB_NET_DOES_NOT_HAVE_DRIVER" "io1_mem0__wck_c\[-1\] ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq.sv(618) " "Net \"io1_mem0__wck_c\[-1\]\" does not have a driver at ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq.sv(618)" {  } { { "C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/emif_io96b_lpddr4_200/synth/ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq.sv" "" { Text "C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/emif_io96b_lpddr4_200/synth/ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq.sv" 618 0 0 0 } }  } 0 16788 "Net \"%1!s!\" does not have a driver at %2!s!" 0 0 "Design Software" 0 -1 1748895142573 ""}
{ "Warning" "WVRFX2_VDB_NET_DOES_NOT_HAVE_DRIVER" "s_axi_to_arch\[3\].awready ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq.sv(639) " "Net \"s_axi_to_arch\[3\].awready\" does not have a driver at ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq.sv(639)" {  } { { "C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/emif_io96b_lpddr4_200/synth/ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq.sv" "" { Text "C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/emif_io96b_lpddr4_200/synth/ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq.sv" 639 0 0 0 } }  } 0 16788 "Net \"%1!s!\" does not have a driver at %2!s!" 0 0 "Design Software" 0 -1 1748895142573 ""}
{ "Warning" "WVRFX2_VDB_NET_DOES_NOT_HAVE_DRIVER" "s0_axilite__cal1.awready ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq.sv(1479) " "Net \"s0_axilite__cal1.awready\" does not have a driver at ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq.sv(1479)" {  } { { "C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/emif_io96b_lpddr4_200/synth/ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq.sv" "" { Text "C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/emif_io96b_lpddr4_200/synth/ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq.sv" 1479 0 0 0 } }  } 0 16788 "Net \"%1!s!\" does not have a driver at %2!s!" 0 0 "Design Software" 0 -1 1748895142574 ""}
{ "Warning" "WVRFX2_VDB_NET_DOES_NOT_HAVE_DRIVER" "cal0__ls_to_cal\[7\] ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq.sv(1482) " "Net \"cal0__ls_to_cal\[7\]\" does not have a driver at ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq.sv(1482)" {  } { { "C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/emif_io96b_lpddr4_200/synth/ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq.sv" "" { Text "C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/emif_io96b_lpddr4_200/synth/ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq.sv" 1482 0 0 0 } }  } 0 16788 "Net \"%1!s!\" does not have a driver at %2!s!" 0 0 "Design Software" 0 -1 1748895142574 ""}
{ "Warning" "WVRFX2_VERI_1330_UNCONVERTED" "32 64 s0_axi4_wuser ed_synth_emif_io96b_lpddr4_0.v(114) " "Verilog HDL warning at ed_synth_emif_io96b_lpddr4_0.v(114): actual bit length 32 differs from formal bit length 64 for port \"s0_axi4_wuser\"" {  } { { "C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/synth/ed_synth_emif_io96b_lpddr4_0.v" "" { Text "C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/synth/ed_synth_emif_io96b_lpddr4_0.v" 114 0 0 0 } }  } 0 24541 "Verilog HDL warning at %4!s!: actual bit length %1!d! differs from formal bit length %2!lu! for port \"%3!s!\"" 0 0 "Design Software" 0 -1 1748895142579 ""}
{ "Warning" "WVRFX2_VERI_1330_UNCONVERTED" "32 64 s0_axi4_ruser ed_synth_emif_io96b_lpddr4_0.v(121) " "Verilog HDL warning at ed_synth_emif_io96b_lpddr4_0.v(121): actual bit length 32 differs from formal bit length 64 for port \"s0_axi4_ruser\"" {  } { { "C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/synth/ed_synth_emif_io96b_lpddr4_0.v" "" { Text "C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/synth/ed_synth_emif_io96b_lpddr4_0.v" 121 0 0 0 } }  } 0 24541 "Verilog HDL warning at %4!s!: actual bit length %1!d! differs from formal bit length %2!lu! for port \"%3!s!\"" 0 0 "Design Software" 0 -1 1748895142579 ""}
{ "Info" "IVRFX2_VHDL_ARCH_USED_FOR_ENTITY" "altera_agilex_config_reset_release_endpoint rtl altera_agilex_config_reset_release_endpoint.vhd(120) " "VHDL info at altera_agilex_config_reset_release_endpoint.vhd(120): executing entity \"altera_agilex_config_reset_release_endpoint\" with architecture \"rtl\"" {  } { { "c:/intelfpga_pro/24.3.1/quartus/libraries/megafunctions/altera_agilex_config_reset_release_endpoint.vhd" "" { Text "c:/intelfpga_pro/24.3.1/quartus/libraries/megafunctions/altera_agilex_config_reset_release_endpoint.vhd" 120 0 0 0 } }  } 0 19337 "VHDL info at %3!s!: executing entity \"%1!s!\" with architecture \"%2!s!\"" 0 0 "Design Software" 0 -1 1748895142582 ""}
{ "Info" "IVRFX2_VHDL_ARCH_USED_FOR_ENTITY" "altera_fabric_endpoint(send_width=0,receive_width=1,settings=\"\{fabric agilex_config_reset_release dir agent psig 142e1a3c\}\")(1,60) rtl altera_fabric_endpoint.vhd(126) " "VHDL info at altera_fabric_endpoint.vhd(126): executing entity \"altera_fabric_endpoint(send_width=0,receive_width=1,settings=\"\{fabric agilex_config_reset_release dir agent psig 142e1a3c\}\")(1,60)\" with architecture \"rtl\"" {  } { { "c:/intelfpga_pro/24.3.1/quartus/libraries/megafunctions/altera_fabric_endpoint.vhd" "" { Text "c:/intelfpga_pro/24.3.1/quartus/libraries/megafunctions/altera_fabric_endpoint.vhd" 126 0 0 0 } }  } 0 19337 "VHDL info at %3!s!: executing entity \"%1!s!\" with architecture \"%2!s!\"" 0 0 "Design Software" 0 -1 1748895142583 ""}
{ "Info" "IVRFX2_VERI_2571_UNCONVERTED" "mem ed_synth_traffic_generator_altera_avalon_sc_fifo_1932_onpcouq.v(126) " "Verilog HDL info at ed_synth_traffic_generator_altera_avalon_sc_fifo_1932_onpcouq.v(126): extracting RAM for identifier 'mem'" {  } { { "C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_traffic_generator/altera_avalon_sc_fifo_1932/synth/ed_synth_traffic_generator_altera_avalon_sc_fifo_1932_onpcouq.v" "" { Text "C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_traffic_generator/altera_avalon_sc_fifo_1932/synth/ed_synth_traffic_generator_altera_avalon_sc_fifo_1932_onpcouq.v" 126 0 0 0 } }  } 0 22567 "Verilog HDL info at %2!s!: extracting RAM for identifier '%1!s!'" 0 0 "Design Software" 0 -1 1748895142586 ""}
{ "Info" "IVRFX2_VERI_2571_UNCONVERTED" "infer_mem ed_synth_traffic_generator_altera_avalon_sc_fifo_1932_onpcouq.v(127) " "Verilog HDL info at ed_synth_traffic_generator_altera_avalon_sc_fifo_1932_onpcouq.v(127): extracting RAM for identifier 'infer_mem'" {  } { { "C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_traffic_generator/altera_avalon_sc_fifo_1932/synth/ed_synth_traffic_generator_altera_avalon_sc_fifo_1932_onpcouq.v" "" { Text "C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_traffic_generator/altera_avalon_sc_fifo_1932/synth/ed_synth_traffic_generator_altera_avalon_sc_fifo_1932_onpcouq.v" 127 0 0 0 } }  } 0 22567 "Verilog HDL info at %2!s!: extracting RAM for identifier '%1!s!'" 0 0 "Design Software" 0 -1 1748895142586 ""}
{ "Warning" "WVRFX2_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 ed_synth_traffic_generator_channel_adapter_1922_rd56ufy.sv(91) " "Verilog HDL assignment warning at ed_synth_traffic_generator_channel_adapter_1922_rd56ufy.sv(91): truncated value with size 8 to match size of target (1)" {  } { { "C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_traffic_generator/channel_adapter_1922/synth/ed_synth_traffic_generator_channel_adapter_1922_rd56ufy.sv" "" { Text "C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_traffic_generator/channel_adapter_1922/synth/ed_synth_traffic_generator_channel_adapter_1922_rd56ufy.sv" 91 0 0 0 } }  } 3 13469 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Design Software" 0 -1 1748895142592 ""}
{ "Info" "IVRFX2_VERI_2571_UNCONVERTED" "xstrb_narrow_pipe hydra_mem_axi4_driver_gen_path.sv(2138) " "Verilog HDL info at hydra_mem_axi4_driver_gen_path.sv(2138): extracting RAM for identifier 'xstrb_narrow_pipe'" {  } { { "C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_traffic_generator/hydra_driver_mem_axi4_100/synth/hydra_mem_axi4_driver_gen_path.sv" "" { Text "C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_traffic_generator/hydra_driver_mem_axi4_100/synth/hydra_mem_axi4_driver_gen_path.sv" 2138 0 0 0 } }  } 0 22567 "Verilog HDL info at %2!s!: extracting RAM for identifier '%1!s!'" 0 0 "Design Software" 0 -1 1748895143809 ""}
{ "Info" "IVRFX2_VERI_2571_UNCONVERTED" "xstrb_narrow_pipe hydra_mem_axi4_driver_gen_path.sv(2138) " "Verilog HDL info at hydra_mem_axi4_driver_gen_path.sv(2138): extracting RAM for identifier 'xstrb_narrow_pipe'" {  } { { "C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_traffic_generator/hydra_driver_mem_axi4_100/synth/hydra_mem_axi4_driver_gen_path.sv" "" { Text "C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_traffic_generator/hydra_driver_mem_axi4_100/synth/hydra_mem_axi4_driver_gen_path.sv" 2138 0 0 0 } }  } 0 22567 "Verilog HDL info at %2!s!: extracting RAM for identifier '%1!s!'" 0 0 "Design Software" 0 -1 1748895144008 ""}
{ "Warning" "WVRFX2_L2_VERI_PARALLEL_CASE_DIRECTIVE_EFFECTIVE" "ed_synth_traffic_generator_altera_merlin_multiplexer_1922_faztmpq.sv(304) " "Verilog HDL Case Statement warning at ed_synth_traffic_generator_altera_merlin_multiplexer_1922_faztmpq.sv(304): honored parallel_case synthesis attribute - differences between design synthesis and simulation may occur" {  } { { "C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_traffic_generator/altera_merlin_multiplexer_1922/synth/ed_synth_traffic_generator_altera_merlin_multiplexer_1922_faztmpq.sv" "" { Text "C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_traffic_generator/altera_merlin_multiplexer_1922/synth/ed_synth_traffic_generator_altera_merlin_multiplexer_1922_faztmpq.sv" 304 0 0 0 } }  } 0 13448 "Verilog HDL Case Statement warning at %1!s!: honored parallel_case synthesis attribute - differences between design synthesis and simulation may occur" 1 0 "Design Software" 0 -1 1748895145144 ""}
{ "Warning" "WVRFX2_VERI_SHIFT_GREATER_THAN_WIDTH" "right ed_synth_traffic_generator_altera_merlin_demultiplexer_1921_lpkcrti.sv(93) " "Verilog HDL warning at ed_synth_traffic_generator_altera_merlin_demultiplexer_1921_lpkcrti.sv(93): right shift count is greater than or equal to the width of the value" {  } { { "C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_traffic_generator/altera_merlin_demultiplexer_1921/synth/ed_synth_traffic_generator_altera_merlin_demultiplexer_1921_lpkcrti.sv" "" { Text "C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_traffic_generator/altera_merlin_demultiplexer_1921/synth/ed_synth_traffic_generator_altera_merlin_demultiplexer_1921_lpkcrti.sv" 93 0 0 0 } }  } 0 16753 "Verilog HDL warning at %2!s!: %1!s! shift count is greater than or equal to the width of the value" 1 0 "Design Software" 0 -1 1748895145146 ""}
{ "Warning" "WVRFX2_VERI_SHIFT_GREATER_THAN_WIDTH" "right ed_synth_traffic_generator_altera_merlin_demultiplexer_1921_lpkcrti.sv(100) " "Verilog HDL warning at ed_synth_traffic_generator_altera_merlin_demultiplexer_1921_lpkcrti.sv(100): right shift count is greater than or equal to the width of the value" {  } { { "C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_traffic_generator/altera_merlin_demultiplexer_1921/synth/ed_synth_traffic_generator_altera_merlin_demultiplexer_1921_lpkcrti.sv" "" { Text "C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_traffic_generator/altera_merlin_demultiplexer_1921/synth/ed_synth_traffic_generator_altera_merlin_demultiplexer_1921_lpkcrti.sv" 100 0 0 0 } }  } 0 16753 "Verilog HDL warning at %2!s!: %1!s! shift count is greater than or equal to the width of the value" 1 0 "Design Software" 0 -1 1748895145146 ""}
{ "Info" "IVRFX2_VERI_2571_UNCONVERTED" "infer_mem ed_synth_traffic_generator_altera_avalon_sc_fifo_1932_onpcouq.v(127) " "Verilog HDL info at ed_synth_traffic_generator_altera_avalon_sc_fifo_1932_onpcouq.v(127): extracting RAM for identifier 'infer_mem'" {  } { { "C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_traffic_generator/altera_avalon_sc_fifo_1932/synth/ed_synth_traffic_generator_altera_avalon_sc_fifo_1932_onpcouq.v" "" { Text "C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_traffic_generator/altera_avalon_sc_fifo_1932/synth/ed_synth_traffic_generator_altera_avalon_sc_fifo_1932_onpcouq.v" 127 0 0 0 } }  } 0 22567 "Verilog HDL info at %2!s!: extracting RAM for identifier '%1!s!'" 0 0 "Design Software" 0 -1 1748895145165 ""}
{ "Warning" "WVRFX2_VERI_SHIFT_GREATER_THAN_WIDTH" "right ed_synth_traffic_generator_altera_merlin_demultiplexer_1921_yicp2kq.sv(107) " "Verilog HDL warning at ed_synth_traffic_generator_altera_merlin_demultiplexer_1921_yicp2kq.sv(107): right shift count is greater than or equal to the width of the value" {  } { { "C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_traffic_generator/altera_merlin_demultiplexer_1921/synth/ed_synth_traffic_generator_altera_merlin_demultiplexer_1921_yicp2kq.sv" "" { Text "C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_traffic_generator/altera_merlin_demultiplexer_1921/synth/ed_synth_traffic_generator_altera_merlin_demultiplexer_1921_yicp2kq.sv" 107 0 0 0 } }  } 0 16753 "Verilog HDL warning at %2!s!: %1!s! shift count is greater than or equal to the width of the value" 1 0 "Design Software" 0 -1 1748895145221 ""}
{ "Warning" "WVRFX2_VERI_SHIFT_GREATER_THAN_WIDTH" "right ed_synth_traffic_generator_altera_merlin_demultiplexer_1921_yicp2kq.sv(114) " "Verilog HDL warning at ed_synth_traffic_generator_altera_merlin_demultiplexer_1921_yicp2kq.sv(114): right shift count is greater than or equal to the width of the value" {  } { { "C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_traffic_generator/altera_merlin_demultiplexer_1921/synth/ed_synth_traffic_generator_altera_merlin_demultiplexer_1921_yicp2kq.sv" "" { Text "C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_traffic_generator/altera_merlin_demultiplexer_1921/synth/ed_synth_traffic_generator_altera_merlin_demultiplexer_1921_yicp2kq.sv" 114 0 0 0 } }  } 0 16753 "Verilog HDL warning at %2!s!: %1!s! shift count is greater than or equal to the width of the value" 1 0 "Design Software" 0 -1 1748895145221 ""}
{ "Warning" "WVRFX2_VERI_SHIFT_GREATER_THAN_WIDTH" "right ed_synth_traffic_generator_altera_merlin_demultiplexer_1921_yicp2kq.sv(121) " "Verilog HDL warning at ed_synth_traffic_generator_altera_merlin_demultiplexer_1921_yicp2kq.sv(121): right shift count is greater than or equal to the width of the value" {  } { { "C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_traffic_generator/altera_merlin_demultiplexer_1921/synth/ed_synth_traffic_generator_altera_merlin_demultiplexer_1921_yicp2kq.sv" "" { Text "C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_traffic_generator/altera_merlin_demultiplexer_1921/synth/ed_synth_traffic_generator_altera_merlin_demultiplexer_1921_yicp2kq.sv" 121 0 0 0 } }  } 0 16753 "Verilog HDL warning at %2!s!: %1!s! shift count is greater than or equal to the width of the value" 1 0 "Design Software" 0 -1 1748895145221 ""}
{ "Warning" "WVRFX2_VERI_SHIFT_GREATER_THAN_WIDTH" "right ed_synth_traffic_generator_altera_merlin_demultiplexer_1921_yicp2kq.sv(128) " "Verilog HDL warning at ed_synth_traffic_generator_altera_merlin_demultiplexer_1921_yicp2kq.sv(128): right shift count is greater than or equal to the width of the value" {  } { { "C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_traffic_generator/altera_merlin_demultiplexer_1921/synth/ed_synth_traffic_generator_altera_merlin_demultiplexer_1921_yicp2kq.sv" "" { Text "C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_traffic_generator/altera_merlin_demultiplexer_1921/synth/ed_synth_traffic_generator_altera_merlin_demultiplexer_1921_yicp2kq.sv" 128 0 0 0 } }  } 0 16753 "Verilog HDL warning at %2!s!: %1!s! shift count is greater than or equal to the width of the value" 1 0 "Design Software" 0 -1 1748895145221 ""}
{ "Warning" "WVRFX2_L2_VERI_PARALLEL_CASE_DIRECTIVE_EFFECTIVE" "ed_synth_traffic_generator_altera_merlin_multiplexer_1922_wrdg73y.sv(361) " "Verilog HDL Case Statement warning at ed_synth_traffic_generator_altera_merlin_multiplexer_1922_wrdg73y.sv(361): honored parallel_case synthesis attribute - differences between design synthesis and simulation may occur" {  } { { "C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_traffic_generator/altera_merlin_multiplexer_1922/synth/ed_synth_traffic_generator_altera_merlin_multiplexer_1922_wrdg73y.sv" "" { Text "C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_traffic_generator/altera_merlin_multiplexer_1922/synth/ed_synth_traffic_generator_altera_merlin_multiplexer_1922_wrdg73y.sv" 361 0 0 0 } }  } 0 13448 "Verilog HDL Case Statement warning at %1!s!: honored parallel_case synthesis attribute - differences between design synthesis and simulation may occur" 1 0 "Design Software" 0 -1 1748895145229 ""}
{ "Warning" "WVRFX2_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ed_synth_altera_merlin_axi_translator_1972_npbsrda.sv(728) " "Verilog HDL assignment warning at ed_synth_altera_merlin_axi_translator_1972_npbsrda.sv(728): truncated value with size 32 to match size of target (1)" {  } { { "C:/LPDDR_test/baseline_3906/qii/ed_synth/altera_merlin_axi_translator_1972/synth/ed_synth_altera_merlin_axi_translator_1972_npbsrda.sv" "" { Text "C:/LPDDR_test/baseline_3906/qii/ed_synth/altera_merlin_axi_translator_1972/synth/ed_synth_altera_merlin_axi_translator_1972_npbsrda.sv" 728 0 0 0 } }  } 3 13469 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1748895145243 ""}
{ "Warning" "WVRFX2_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ed_synth_altera_merlin_axi_translator_1972_npbsrda.sv(729) " "Verilog HDL assignment warning at ed_synth_altera_merlin_axi_translator_1972_npbsrda.sv(729): truncated value with size 32 to match size of target (1)" {  } { { "C:/LPDDR_test/baseline_3906/qii/ed_synth/altera_merlin_axi_translator_1972/synth/ed_synth_altera_merlin_axi_translator_1972_npbsrda.sv" "" { Text "C:/LPDDR_test/baseline_3906/qii/ed_synth/altera_merlin_axi_translator_1972/synth/ed_synth_altera_merlin_axi_translator_1972_npbsrda.sv" 729 0 0 0 } }  } 3 13469 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1748895145243 ""}
{ "Info" "IVRFX2_VRFX_FSM_HAS_UNCLEAN_RESET" "mgr_c_st " "Can't recognize finite state machine \"mgr_c_st\" because it has a complex reset state" {  } {  } 0 13246 "Can't recognize finite state machine \"%1!s!\" because it has a complex reset state" 0 0 "Design Software" 0 -1 1748895151673 ""}
{ "Info" "IVRFX2_VRFX_FSM_HAS_UNCLEAN_RESET" "sub_c_st " "Can't recognize finite state machine \"sub_c_st\" because it has a complex reset state" {  } {  } 0 13246 "Can't recognize finite state machine \"%1!s!\" because it has a complex reset state" 0 0 "Design Software" 0 -1 1748895151673 ""}
{ "Info" "0" "" "Found 454 design entities" {  } {  } 0 0 "Found 454 design entities" 0 0 "0" 0 0 1748895163938 ""}
{ "Warning" "WQIS_UNCONNECTED_OUTPUT_PORT_WARNING" "noc_aclk_0 io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_io96b_top gnd instance \"emif_io96b_lpddr4_0\|emif_io96b_lpddr4_inst\|arch_emif_0.arch0_1ch_per_io.arch_0\" of " "Output port \"noc_aclk_0\" in instance \"emif_io96b_lpddr4_0\|emif_io96b_lpddr4_inst\|arch_emif_0.arch0_1ch_per_io.arch_0\" of entity \"io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_io96b_top\" does not have a driver. Connecting to the default value \"gnd\"." {  } { { "C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/emif_io96b_lpddr4_200/synth/io96b_0/io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_io96b_top.sv" "" { Text "C:/LPDDR_test/baseline_3906/qii/ip/ed_synth/ed_synth_emif_io96b_lpddr4_0/emif_io96b_lpddr4_200/synth/io96b_0/io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_io96b_top.sv" 192 0 0 0 } }  } 0 21610 "Output port \"%1!s!\" in %4!s! entity \"%2!s!\" does not have a driver. Connecting to the default value \"%3!s!\"." 0 0 "Design Software" 0 -1 1748895166893 "emif_io96b_lpddr4_0|emif_io96b_lpddr4_inst|arch_emif_0.arch0_1ch_per_io.arch_0|noc_aclk_0"}
{ "Info" "0" "" "There are 1668 partitions after elaboration." {  } {  } 0 0 "There are 1668 partitions after elaboration." 0 0 "0" 0 0 1748895167710 ""}
{ "Info" "" "Running rule checking for Agilex5 protocol IPs... " "Running rule checking for Agilex5 protocol IPs..." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1748895169428 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab_0 " "Starting IP generation for the debug fabric: alt_sld_fab_0." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Design Software" 0 -1 1748895171672 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "*************************************************************** " "***************************************************************" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1748895171698 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Quartus is a registered trademark of Intel Corporation in the " "Quartus is a registered trademark of Intel Corporation in the" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1748895171698 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "US and other countries.  Portions of the Quartus Prime software " "US and other countries.  Portions of the Quartus Prime software" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1748895171698 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Code, and other portions of the code included in this download " "Code, and other portions of the code included in this download" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1748895171698 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Or on this DVD, are licensed to Intel Corporation and are the " "Or on this DVD, are licensed to Intel Corporation and are the" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1748895171698 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Copyrighted property of third parties. For license details, " "Copyrighted property of third parties. For license details," {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1748895171698 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Refer to the End User License Agreement at " "Refer to the End User License Agreement at" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1748895171698 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Http://fpgasoftware.intel.com/eula. " "Http://fpgasoftware.intel.com/eula." {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1748895171698 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "*************************************************************** " "***************************************************************" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1748895171698 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Add_instance splitter altera_sld_splitter " "Add_instance splitter altera_sld_splitter" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1748895176335 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Set_instance_parameter_value splitter ADD_INTERFACE_ASGN 1 " "Set_instance_parameter_value splitter ADD_INTERFACE_ASGN 1" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1748895176335 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Send_message info \{SLD fabric agents which did not specify prefer_host were connected to JTAG\} " "Send_message info \{SLD fabric agents which did not specify prefer_host were connected to JTAG\}" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1748895176335 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Add_instance jtagpins altera_jtag_wys_atom " "Add_instance jtagpins altera_jtag_wys_atom" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1748895176335 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Add_instance sldfabric altera_sld_jtag_hub " "Add_instance sldfabric altera_sld_jtag_hub" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1748895176335 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Set_instance_parameter_value sldfabric COUNT 2 " "Set_instance_parameter_value sldfabric COUNT 2" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1748895176335 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Set_instance_parameter_value sldfabric SETTINGS \{\{mfr_code 110 type_code 132 version 1 instance 0 ir_width 3 bridge_agent 0 prefer_host \{\} \} \{mfr_code 110 type_code 132 version 1 instance 1 ir_width 3 bridge_agent 0 prefer_host \{\} \} \} " "Set_instance_parameter_value sldfabric SETTINGS \{\{mfr_code 110 type_code 132 version 1 instance 0 ir_width 3 bridge_agent 0 prefer_host \{\} \} \{mfr_code 110 type_code 132 version 1 instance 1 ir_width 3 bridge_agent 0 prefer_host \{\} \} \}" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1748895176335 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Set_instance_parameter_value sldfabric CONN_INDEX 0 " "Set_instance_parameter_value sldfabric CONN_INDEX 0" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1748895176336 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Set_instance_parameter_value sldfabric ENABLE_SOFT_CORE_CONTROLLER 0 " "Set_instance_parameter_value sldfabric ENABLE_SOFT_CORE_CONTROLLER 0" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1748895176336 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Set_instance_parameter_value sldfabric BRIDGE_HOST 0 " "Set_instance_parameter_value sldfabric BRIDGE_HOST 0" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1748895176336 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Set_instance_parameter_value sldfabric USE_TCK_ENA 0 " "Set_instance_parameter_value sldfabric USE_TCK_ENA 0" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1748895176336 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Set_instance_parameter_value sldfabric NEGEDGE_TDO_LATCH 0 " "Set_instance_parameter_value sldfabric NEGEDGE_TDO_LATCH 0" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1748895176336 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Add_instance ident altera_connection_identification_hub " "Add_instance ident altera_connection_identification_hub" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1748895176336 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Set_instance_parameter_value ident DESIGN_HASH b5140e06de08eb97ea24 " "Set_instance_parameter_value ident DESIGN_HASH b5140e06de08eb97ea24" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1748895176336 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Set_instance_parameter_value ident COUNT 1 " "Set_instance_parameter_value ident COUNT 1" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1748895176336 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Set_instance_parameter_value ident SETTINGS \{\{width 4 latency 0\} \} " "Set_instance_parameter_value ident SETTINGS \{\{width 4 latency 0\} \}" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1748895176336 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Add_instance configresetfabric intel_configuration_debug_reset_release_hub " "Add_instance configresetfabric intel_configuration_debug_reset_release_hub" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1748895176351 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Set_instance_parameter_value configresetfabric COUNT 1 " "Set_instance_parameter_value configresetfabric COUNT 1" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1748895176351 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Set_instance_parameter_value configresetfabric SETTINGS \{\{is_source 0\} \} " "Set_instance_parameter_value configresetfabric SETTINGS \{\{is_source 0\} \}" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1748895176351 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Add_instance agilexconfigreset intel_agilex_reset_release_from_sdm " "Add_instance agilexconfigreset intel_agilex_reset_release_from_sdm" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1748895176351 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Set_instance_parameter_value agilexconfigreset SETTINGS \{\{\} \} " "Set_instance_parameter_value agilexconfigreset SETTINGS \{\{\} \}" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1748895176351 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Set_instance_parameter_value agilexconfigreset COUNT 1 " "Set_instance_parameter_value agilexconfigreset COUNT 1" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1748895176351 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Set_instance_parameter_value splitter FRAGMENTS \{\{\{name clock type clock dir end ports \{ \{tck clk in 1 0\} \} \} \{name node type conduit dir end ports \{ \{tms tms in 1 1\} \{tdi tdi in 1 2\} \{tdo tdo out 1 0\} \{ena ena in 1 3\} \{usr1 usr1 in 1 4\} \{clr clr in 1 5\} \{clrn clrn in 1 6\} \{jtag_state_tlr jtag_state_tlr in 1 7\} \{jtag_state_rti jtag_state_rti in 1 8\} \{jtag_state_sdrs jtag_state_sdrs in 1 9\} \{jtag_state_cdr jtag_state_cdr in 1 10\} \{jtag_state_sdr jtag_state_sdr in 1 11\} \{jtag_state_e1dr jtag_state_e1dr in 1 12\} \{jtag_state_pdr jtag_state_pdr in 1 13\} \{jtag_state_e2dr jtag_state_e2dr in 1 14\} \{jtag_state_udr jtag_state_udr in 1 15\} \{jtag_state_sirs jtag_state_sirs in 1 16\} \{jtag_state_cir jtag_state_cir in 1 17\} \{jtag_state_sir jtag_state_sir in 1 18\} \{jtag_state_e1ir jtag_state_e1ir in 1 19\} \{jtag_state_pir jtag_state_pir in 1 20\} \{jtag_state_e2ir jtag_state_e2ir in 1 21\} \{jtag_state_uir jtag_state_uir in 1 22\} \{ir_in ir_in in 3 23\} \{irq irq out 1 1\} \{ir_out ir_out out 3 2\} \} clock clock assign \{debug.controlledBy \{link_0\} \} moduleassign \{debug.virtualInterface.link_0 \{debug.endpointLink \{fabric sld index 1\} \} \} \} \} \{\{name conf_reset type reset dir end ports \{ \{conf_reset reset in 1 0\} \} properties \{ \{synchronousEdges \{None\} \} \} \} \} \{\{name clock type clock dir end ports \{ \{tck clk in 1 0\} \} \} \{name node type conduit dir end ports \{ \{tms tms in 1 1\} \{tdi tdi in 1 2\} \{tdo tdo out 1 0\} \{ena ena in 1 3\} \{usr1 usr1 in 1 4\} \{clr clr in 1 5\} \{clrn clrn in 1 6\} \{jtag_state_tlr jtag_state_tlr in 1 7\} \{jtag_state_rti jtag_state_rti in 1 8\} \{jtag_state_sdrs jtag_state_sdrs in 1 9\} \{jtag_state_cdr jtag_state_cdr in 1 10\} \{jtag_state_sdr jtag_state_sdr in 1 11\} \{jtag_state_e1dr jtag_state_e1dr in 1 12\} \{jtag_state_pdr jtag_state_pdr in 1 13\} \{jtag_state_e2dr jtag_state_e2dr in 1 14\} \{jtag_state_udr jtag_state_udr in 1 15\} \{jtag_state_sirs jtag_state_sirs in 1 16\} \{jtag_state_cir jtag_state_cir in 1 17\} \{jtag_state_sir jtag_state_sir in 1 18\} \{jtag_state_e1ir jtag_state_e1ir in 1 19\} \{jtag_state_pir jtag_state_pir in 1 20\} \{jtag_state_e2ir jtag_state_e2ir in 1 21\} \{jtag_state_uir jtag_state_uir in 1 22\} \{ir_in ir_in in 3 23\} \{irq irq out 1 1\} \{ir_out ir_out out 3 2\} \} clock clock assign \{debug.controlledBy \{link_2\} \} moduleassign \{debug.virtualInterface.link_2 \{debug.endpointLink \{fabric sld index 2\} \} \} \} \} \} " "Set_instance_parameter_value splitter FRAGMENTS \{\{\{name clock type clock dir end ports \{ \{tck clk in 1 0\} \} \} \{name node type conduit dir end ports \{ \{tms tms in 1 1\} \{tdi tdi in 1 2\} \{tdo tdo out 1 0\} \{ena ena in 1 3\} \{usr1 usr1 in 1 4\} \{clr clr in 1 5\} \{clrn clrn in 1 6\} \{jtag_state_tlr jtag_state_tlr in 1 7\} \{jtag_state_rti jtag_state_rti in 1 8\} \{jtag_state_sdrs jtag_state_sdrs in 1 9\} \{jtag_state_cdr jtag_state_cdr in 1 10\} \{jtag_state_sdr jtag_state_sdr in 1 11\} \{jtag_state_e1dr jtag_state_e1dr in 1 12\} \{jtag_state_pdr jtag_state_pdr in 1 13\} \{jtag_state_e2dr jtag_state_e2dr in 1 14\} \{jtag_state_udr jtag_state_udr in 1 15\} \{jtag_state_sirs jtag_state_sirs in 1 16\} \{jtag_state_cir jtag_state_cir in 1 17\} \{jtag_state_sir jtag_state_sir in 1 18\} \{jtag_state_e1ir jtag_state_e1ir in 1 19\} \{jtag_state_pir jtag_state_pir in 1 20\} \{jtag_state_e2ir jtag_state_e2ir in 1 21\} \{jtag_state_uir jtag_state_uir in 1 22\} \{ir_in ir_in in 3 23\} \{irq irq out 1 1\} \{ir_out ir_out out 3 2\} \} clock clock assign \{debug.controlledBy \{link_0\} \} moduleassign \{debug.virtualInterface.link_0 \{debug.endpointLink \{fabric sld index 1\} \} \} \} \} \{\{name conf_reset type reset dir end ports \{ \{conf_reset reset in 1 0\} \} properties \{ \{synchronousEdges \{None\} \} \} \} \} \{\{name clock type clock dir end ports \{ \{tck clk in 1 0\} \} \} \{name node type conduit dir end ports \{ \{tms tms in 1 1\} \{tdi tdi in 1 2\} \{tdo tdo out 1 0\} \{ena ena in 1 3\} \{usr1 usr1 in 1 4\} \{clr clr in 1 5\} \{clrn clrn in 1 6\} \{jtag_state_tlr jtag_state_tlr in 1 7\} \{jtag_state_rti jtag_state_rti in 1 8\} \{jtag_state_sdrs jtag_state_sdrs in 1 9\} \{jtag_state_cdr jtag_state_cdr in 1 10\} \{jtag_state_sdr jtag_state_sdr in 1 11\} \{jtag_state_e1dr jtag_state_e1dr in 1 12\} \{jtag_state_pdr jtag_state_pdr in 1 13\} \{jtag_state_e2dr jtag_state_e2dr in 1 14\} \{jtag_state_udr jtag_state_udr in 1 15\} \{jtag_state_sirs jtag_state_sirs in 1 16\} \{jtag_state_cir jtag_state_cir in 1 17\} \{jtag_state_sir jtag_state_sir in 1 18\} \{jtag_state_e1ir jtag_state_e1ir in 1 19\} \{jtag_state_pir jtag_state_pir in 1 20\} \{jtag_state_e2ir jtag_state_e2ir in 1 21\} \{jtag_state_uir jtag_state_uir in 1 22\} \{ir_in ir_in in 3 23\} \{irq irq out 1 1\} \{ir_out ir_out out 3 2\} \} clock clock assign \{debug.controlledBy \{link_2\} \} moduleassign \{debug.virtualInterface.link_2 \{debug.endpointLink \{fabric sld index 2\} \} \} \} \} \}" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1748895176351 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Add_connection jtagpins.clock sldfabric.clock clock " "Add_connection jtagpins.clock sldfabric.clock clock" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1748895176351 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Add_connection jtagpins.node sldfabric.node conduit " "Add_connection jtagpins.node sldfabric.node conduit" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1748895176351 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Add_connection sldfabric.clock_0 splitter.clock_0 clock " "Add_connection sldfabric.clock_0 splitter.clock_0 clock" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1748895176351 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Add_connection sldfabric.node_0 splitter.node_0 conduit " "Add_connection sldfabric.node_0 splitter.node_0 conduit" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1748895176351 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Add_connection sldfabric.clock_1 splitter.clock_2 clock " "Add_connection sldfabric.clock_1 splitter.clock_2 clock" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1748895176351 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Add_connection sldfabric.node_1 splitter.node_2 conduit " "Add_connection sldfabric.node_1 splitter.node_2 conduit" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1748895176351 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Add_connection sldfabric.ident ident.ident_0 conduit " "Add_connection sldfabric.ident ident.ident_0 conduit" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1748895176351 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Add_connection configresetfabric.conf_reset_out_0 sldfabric.conf_reset_out reset " "Add_connection configresetfabric.conf_reset_out_0 sldfabric.conf_reset_out reset" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1748895176351 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Add_connection agilexconfigreset.conf_reset_0 splitter.conf_reset_1 reset " "Add_connection agilexconfigreset.conf_reset_0 splitter.conf_reset_1 reset" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1748895176351 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Set_parameter_value COMPOSED_SETTINGS \{\{fabric sld dir agent mfr_code 110 type_code 132 version 1 instance 0 ir_width 3 bridge_agent 0 prefer_host \{\} \} \{fabric agilex_config_reset_release dir agent\} \{fabric sld dir agent mfr_code 110 type_code 132 version 1 instance 1 ir_width 3 bridge_agent 0 prefer_host \{\} \} \} " "Set_parameter_value COMPOSED_SETTINGS \{\{fabric sld dir agent mfr_code 110 type_code 132 version 1 instance 0 ir_width 3 bridge_agent 0 prefer_host \{\} \} \{fabric agilex_config_reset_release dir agent\} \{fabric sld dir agent mfr_code 110 type_code 132 version 1 instance 1 ir_width 3 bridge_agent 0 prefer_host \{\} \} \}" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1748895176351 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Add_instance splitter altera_sld_splitter " "Add_instance splitter altera_sld_splitter" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1748895176913 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Set_instance_parameter_value splitter ADD_INTERFACE_ASGN 1 " "Set_instance_parameter_value splitter ADD_INTERFACE_ASGN 1" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1748895176913 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Send_message info \{SLD fabric agents which did not specify prefer_host were connected to JTAG\} " "Send_message info \{SLD fabric agents which did not specify prefer_host were connected to JTAG\}" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1748895176913 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Add_instance jtagpins altera_jtag_wys_atom " "Add_instance jtagpins altera_jtag_wys_atom" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1748895176913 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Add_instance sldfabric altera_sld_jtag_hub " "Add_instance sldfabric altera_sld_jtag_hub" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1748895176913 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Set_instance_parameter_value sldfabric COUNT 2 " "Set_instance_parameter_value sldfabric COUNT 2" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1748895176913 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Set_instance_parameter_value sldfabric SETTINGS \{\{mfr_code 110 type_code 132 version 1 instance 0 ir_width 3 bridge_agent 0 prefer_host \{\} \} \{mfr_code 110 type_code 132 version 1 instance 1 ir_width 3 bridge_agent 0 prefer_host \{\} \} \} " "Set_instance_parameter_value sldfabric SETTINGS \{\{mfr_code 110 type_code 132 version 1 instance 0 ir_width 3 bridge_agent 0 prefer_host \{\} \} \{mfr_code 110 type_code 132 version 1 instance 1 ir_width 3 bridge_agent 0 prefer_host \{\} \} \}" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1748895176913 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Set_instance_parameter_value sldfabric CONN_INDEX 0 " "Set_instance_parameter_value sldfabric CONN_INDEX 0" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1748895176913 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Set_instance_parameter_value sldfabric ENABLE_SOFT_CORE_CONTROLLER 0 " "Set_instance_parameter_value sldfabric ENABLE_SOFT_CORE_CONTROLLER 0" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1748895176913 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Set_instance_parameter_value sldfabric BRIDGE_HOST 0 " "Set_instance_parameter_value sldfabric BRIDGE_HOST 0" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1748895176913 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Set_instance_parameter_value sldfabric USE_TCK_ENA 0 " "Set_instance_parameter_value sldfabric USE_TCK_ENA 0" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1748895176913 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Set_instance_parameter_value sldfabric NEGEDGE_TDO_LATCH 0 " "Set_instance_parameter_value sldfabric NEGEDGE_TDO_LATCH 0" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1748895176913 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Add_instance ident altera_connection_identification_hub " "Add_instance ident altera_connection_identification_hub" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1748895176913 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Set_instance_parameter_value ident DESIGN_HASH b5140e06de08eb97ea24 " "Set_instance_parameter_value ident DESIGN_HASH b5140e06de08eb97ea24" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1748895176913 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Set_instance_parameter_value ident COUNT 1 " "Set_instance_parameter_value ident COUNT 1" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1748895176913 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Set_instance_parameter_value ident SETTINGS \{\{width 4 latency 0\} \} " "Set_instance_parameter_value ident SETTINGS \{\{width 4 latency 0\} \}" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1748895176913 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Add_instance configresetfabric intel_configuration_debug_reset_release_hub " "Add_instance configresetfabric intel_configuration_debug_reset_release_hub" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1748895176928 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Set_instance_parameter_value configresetfabric COUNT 1 " "Set_instance_parameter_value configresetfabric COUNT 1" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1748895176928 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Set_instance_parameter_value configresetfabric SETTINGS \{\{is_source 0\} \} " "Set_instance_parameter_value configresetfabric SETTINGS \{\{is_source 0\} \}" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1748895176928 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Add_instance agilexconfigreset intel_agilex_reset_release_from_sdm " "Add_instance agilexconfigreset intel_agilex_reset_release_from_sdm" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1748895176928 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Set_instance_parameter_value agilexconfigreset SETTINGS \{\{\} \} " "Set_instance_parameter_value agilexconfigreset SETTINGS \{\{\} \}" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1748895176928 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Set_instance_parameter_value agilexconfigreset COUNT 1 " "Set_instance_parameter_value agilexconfigreset COUNT 1" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1748895176929 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Set_instance_parameter_value splitter FRAGMENTS \{\{\{name clock type clock dir end ports \{ \{tck clk in 1 0\} \} \} \{name node type conduit dir end ports \{ \{tms tms in 1 1\} \{tdi tdi in 1 2\} \{tdo tdo out 1 0\} \{ena ena in 1 3\} \{usr1 usr1 in 1 4\} \{clr clr in 1 5\} \{clrn clrn in 1 6\} \{jtag_state_tlr jtag_state_tlr in 1 7\} \{jtag_state_rti jtag_state_rti in 1 8\} \{jtag_state_sdrs jtag_state_sdrs in 1 9\} \{jtag_state_cdr jtag_state_cdr in 1 10\} \{jtag_state_sdr jtag_state_sdr in 1 11\} \{jtag_state_e1dr jtag_state_e1dr in 1 12\} \{jtag_state_pdr jtag_state_pdr in 1 13\} \{jtag_state_e2dr jtag_state_e2dr in 1 14\} \{jtag_state_udr jtag_state_udr in 1 15\} \{jtag_state_sirs jtag_state_sirs in 1 16\} \{jtag_state_cir jtag_state_cir in 1 17\} \{jtag_state_sir jtag_state_sir in 1 18\} \{jtag_state_e1ir jtag_state_e1ir in 1 19\} \{jtag_state_pir jtag_state_pir in 1 20\} \{jtag_state_e2ir jtag_state_e2ir in 1 21\} \{jtag_state_uir jtag_state_uir in 1 22\} \{ir_in ir_in in 3 23\} \{irq irq out 1 1\} \{ir_out ir_out out 3 2\} \} clock clock assign \{debug.controlledBy \{link_0\} \} moduleassign \{debug.virtualInterface.link_0 \{debug.endpointLink \{fabric sld index 1\} \} \} \} \} \{\{name conf_reset type reset dir end ports \{ \{conf_reset reset in 1 0\} \} properties \{ \{synchronousEdges \{None\} \} \} \} \} \{\{name clock type clock dir end ports \{ \{tck clk in 1 0\} \} \} \{name node type conduit dir end ports \{ \{tms tms in 1 1\} \{tdi tdi in 1 2\} \{tdo tdo out 1 0\} \{ena ena in 1 3\} \{usr1 usr1 in 1 4\} \{clr clr in 1 5\} \{clrn clrn in 1 6\} \{jtag_state_tlr jtag_state_tlr in 1 7\} \{jtag_state_rti jtag_state_rti in 1 8\} \{jtag_state_sdrs jtag_state_sdrs in 1 9\} \{jtag_state_cdr jtag_state_cdr in 1 10\} \{jtag_state_sdr jtag_state_sdr in 1 11\} \{jtag_state_e1dr jtag_state_e1dr in 1 12\} \{jtag_state_pdr jtag_state_pdr in 1 13\} \{jtag_state_e2dr jtag_state_e2dr in 1 14\} \{jtag_state_udr jtag_state_udr in 1 15\} \{jtag_state_sirs jtag_state_sirs in 1 16\} \{jtag_state_cir jtag_state_cir in 1 17\} \{jtag_state_sir jtag_state_sir in 1 18\} \{jtag_state_e1ir jtag_state_e1ir in 1 19\} \{jtag_state_pir jtag_state_pir in 1 20\} \{jtag_state_e2ir jtag_state_e2ir in 1 21\} \{jtag_state_uir jtag_state_uir in 1 22\} \{ir_in ir_in in 3 23\} \{irq irq out 1 1\} \{ir_out ir_out out 3 2\} \} clock clock assign \{debug.controlledBy \{link_2\} \} moduleassign \{debug.virtualInterface.link_2 \{debug.endpointLink \{fabric sld index 2\} \} \} \} \} \} " "Set_instance_parameter_value splitter FRAGMENTS \{\{\{name clock type clock dir end ports \{ \{tck clk in 1 0\} \} \} \{name node type conduit dir end ports \{ \{tms tms in 1 1\} \{tdi tdi in 1 2\} \{tdo tdo out 1 0\} \{ena ena in 1 3\} \{usr1 usr1 in 1 4\} \{clr clr in 1 5\} \{clrn clrn in 1 6\} \{jtag_state_tlr jtag_state_tlr in 1 7\} \{jtag_state_rti jtag_state_rti in 1 8\} \{jtag_state_sdrs jtag_state_sdrs in 1 9\} \{jtag_state_cdr jtag_state_cdr in 1 10\} \{jtag_state_sdr jtag_state_sdr in 1 11\} \{jtag_state_e1dr jtag_state_e1dr in 1 12\} \{jtag_state_pdr jtag_state_pdr in 1 13\} \{jtag_state_e2dr jtag_state_e2dr in 1 14\} \{jtag_state_udr jtag_state_udr in 1 15\} \{jtag_state_sirs jtag_state_sirs in 1 16\} \{jtag_state_cir jtag_state_cir in 1 17\} \{jtag_state_sir jtag_state_sir in 1 18\} \{jtag_state_e1ir jtag_state_e1ir in 1 19\} \{jtag_state_pir jtag_state_pir in 1 20\} \{jtag_state_e2ir jtag_state_e2ir in 1 21\} \{jtag_state_uir jtag_state_uir in 1 22\} \{ir_in ir_in in 3 23\} \{irq irq out 1 1\} \{ir_out ir_out out 3 2\} \} clock clock assign \{debug.controlledBy \{link_0\} \} moduleassign \{debug.virtualInterface.link_0 \{debug.endpointLink \{fabric sld index 1\} \} \} \} \} \{\{name conf_reset type reset dir end ports \{ \{conf_reset reset in 1 0\} \} properties \{ \{synchronousEdges \{None\} \} \} \} \} \{\{name clock type clock dir end ports \{ \{tck clk in 1 0\} \} \} \{name node type conduit dir end ports \{ \{tms tms in 1 1\} \{tdi tdi in 1 2\} \{tdo tdo out 1 0\} \{ena ena in 1 3\} \{usr1 usr1 in 1 4\} \{clr clr in 1 5\} \{clrn clrn in 1 6\} \{jtag_state_tlr jtag_state_tlr in 1 7\} \{jtag_state_rti jtag_state_rti in 1 8\} \{jtag_state_sdrs jtag_state_sdrs in 1 9\} \{jtag_state_cdr jtag_state_cdr in 1 10\} \{jtag_state_sdr jtag_state_sdr in 1 11\} \{jtag_state_e1dr jtag_state_e1dr in 1 12\} \{jtag_state_pdr jtag_state_pdr in 1 13\} \{jtag_state_e2dr jtag_state_e2dr in 1 14\} \{jtag_state_udr jtag_state_udr in 1 15\} \{jtag_state_sirs jtag_state_sirs in 1 16\} \{jtag_state_cir jtag_state_cir in 1 17\} \{jtag_state_sir jtag_state_sir in 1 18\} \{jtag_state_e1ir jtag_state_e1ir in 1 19\} \{jtag_state_pir jtag_state_pir in 1 20\} \{jtag_state_e2ir jtag_state_e2ir in 1 21\} \{jtag_state_uir jtag_state_uir in 1 22\} \{ir_in ir_in in 3 23\} \{irq irq out 1 1\} \{ir_out ir_out out 3 2\} \} clock clock assign \{debug.controlledBy \{link_2\} \} moduleassign \{debug.virtualInterface.link_2 \{debug.endpointLink \{fabric sld index 2\} \} \} \} \} \}" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1748895176929 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Add_connection jtagpins.clock sldfabric.clock clock " "Add_connection jtagpins.clock sldfabric.clock clock" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1748895176929 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Add_connection jtagpins.node sldfabric.node conduit " "Add_connection jtagpins.node sldfabric.node conduit" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1748895176929 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Add_connection sldfabric.clock_0 splitter.clock_0 clock " "Add_connection sldfabric.clock_0 splitter.clock_0 clock" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1748895176929 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Add_connection sldfabric.node_0 splitter.node_0 conduit " "Add_connection sldfabric.node_0 splitter.node_0 conduit" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1748895176929 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Add_connection sldfabric.clock_1 splitter.clock_2 clock " "Add_connection sldfabric.clock_1 splitter.clock_2 clock" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1748895176929 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Add_connection sldfabric.node_1 splitter.node_2 conduit " "Add_connection sldfabric.node_1 splitter.node_2 conduit" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1748895176929 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Add_connection sldfabric.ident ident.ident_0 conduit " "Add_connection sldfabric.ident ident.ident_0 conduit" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1748895176929 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Add_connection configresetfabric.conf_reset_out_0 sldfabric.conf_reset_out reset " "Add_connection configresetfabric.conf_reset_out_0 sldfabric.conf_reset_out reset" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1748895176929 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Add_connection agilexconfigreset.conf_reset_0 splitter.conf_reset_1 reset " "Add_connection agilexconfigreset.conf_reset_0 splitter.conf_reset_1 reset" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1748895176929 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Set_parameter_value COMPOSED_SETTINGS \{\{fabric sld dir agent mfr_code 110 type_code 132 version 1 instance 0 ir_width 3 bridge_agent 0 prefer_host \{\} \} \{fabric agilex_config_reset_release dir agent\} \{fabric sld dir agent mfr_code 110 type_code 132 version 1 instance 1 ir_width 3 bridge_agent 0 prefer_host \{\} \} \} " "Set_parameter_value COMPOSED_SETTINGS \{\{fabric sld dir agent mfr_code 110 type_code 132 version 1 instance 0 ir_width 3 bridge_agent 0 prefer_host \{\} \} \{fabric agilex_config_reset_release dir agent\} \{fabric sld dir agent mfr_code 110 type_code 132 version 1 instance 1 ir_width 3 bridge_agent 0 prefer_host \{\} \} \}" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1748895176929 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab_0.alt_sld_fab_0.alt_sld_fab_0: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab_0.alt_sld_fab_0.alt_sld_fab_0: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1748895176976 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Deploying alt_sld_fab_0 to C:\\LPDDR_test\\baseline_3906\\qii\\dni\\sandboxes\\X-EE216PC01_21088_0\\sld\\ipgen\\alt_sld_fab_0.ip " "Deploying alt_sld_fab_0 to C:\\LPDDR_test\\baseline_3906\\qii\\dni\\sandboxes\\X-EE216PC01_21088_0\\sld\\ipgen\\alt_sld_fab_0.ip" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1748895176976 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "*************************************************************** " "***************************************************************" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1748895178044 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Quartus is a registered trademark of Intel Corporation in the " "Quartus is a registered trademark of Intel Corporation in the" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1748895178044 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "US and other countries.  Portions of the Quartus Prime software " "US and other countries.  Portions of the Quartus Prime software" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1748895178044 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Code, and other portions of the code included in this download " "Code, and other portions of the code included in this download" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1748895178044 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Or on this DVD, are licensed to Intel Corporation and are the " "Or on this DVD, are licensed to Intel Corporation and are the" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1748895178044 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Copyrighted property of third parties. For license details, " "Copyrighted property of third parties. For license details," {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1748895178044 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Refer to the End User License Agreement at " "Refer to the End User License Agreement at" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1748895178044 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Http://fpgasoftware.intel.com/eula. " "Http://fpgasoftware.intel.com/eula." {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1748895178044 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "*************************************************************** " "***************************************************************" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1748895178044 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Add_instance splitter altera_sld_splitter " "Add_instance splitter altera_sld_splitter" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1748895183758 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Set_instance_parameter_value splitter ADD_INTERFACE_ASGN 1 " "Set_instance_parameter_value splitter ADD_INTERFACE_ASGN 1" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1748895183758 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Send_message info \{SLD fabric agents which did not specify prefer_host were connected to JTAG\} " "Send_message info \{SLD fabric agents which did not specify prefer_host were connected to JTAG\}" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1748895183758 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Add_instance jtagpins altera_jtag_wys_atom " "Add_instance jtagpins altera_jtag_wys_atom" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1748895183759 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Add_instance sldfabric altera_sld_jtag_hub " "Add_instance sldfabric altera_sld_jtag_hub" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1748895183759 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Set_instance_parameter_value sldfabric COUNT 2 " "Set_instance_parameter_value sldfabric COUNT 2" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1748895183759 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Set_instance_parameter_value sldfabric SETTINGS \{\{mfr_code 110 type_code 132 version 1 instance 0 ir_width 3 bridge_agent 0 prefer_host \{\} \} \{mfr_code 110 type_code 132 version 1 instance 1 ir_width 3 bridge_agent 0 prefer_host \{\} \} \} " "Set_instance_parameter_value sldfabric SETTINGS \{\{mfr_code 110 type_code 132 version 1 instance 0 ir_width 3 bridge_agent 0 prefer_host \{\} \} \{mfr_code 110 type_code 132 version 1 instance 1 ir_width 3 bridge_agent 0 prefer_host \{\} \} \}" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1748895183759 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Set_instance_parameter_value sldfabric CONN_INDEX 0 " "Set_instance_parameter_value sldfabric CONN_INDEX 0" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1748895183759 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Set_instance_parameter_value sldfabric ENABLE_SOFT_CORE_CONTROLLER 0 " "Set_instance_parameter_value sldfabric ENABLE_SOFT_CORE_CONTROLLER 0" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1748895183759 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Set_instance_parameter_value sldfabric BRIDGE_HOST 0 " "Set_instance_parameter_value sldfabric BRIDGE_HOST 0" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1748895183759 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Set_instance_parameter_value sldfabric USE_TCK_ENA 0 " "Set_instance_parameter_value sldfabric USE_TCK_ENA 0" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1748895183759 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Set_instance_parameter_value sldfabric NEGEDGE_TDO_LATCH 0 " "Set_instance_parameter_value sldfabric NEGEDGE_TDO_LATCH 0" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1748895183759 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Add_instance ident altera_connection_identification_hub " "Add_instance ident altera_connection_identification_hub" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1748895183759 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Set_instance_parameter_value ident DESIGN_HASH b5140e06de08eb97ea24 " "Set_instance_parameter_value ident DESIGN_HASH b5140e06de08eb97ea24" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1748895183759 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Set_instance_parameter_value ident COUNT 1 " "Set_instance_parameter_value ident COUNT 1" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1748895183759 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Set_instance_parameter_value ident SETTINGS \{\{width 4 latency 0\} \} " "Set_instance_parameter_value ident SETTINGS \{\{width 4 latency 0\} \}" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1748895183759 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Add_instance configresetfabric intel_configuration_debug_reset_release_hub " "Add_instance configresetfabric intel_configuration_debug_reset_release_hub" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1748895183774 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Set_instance_parameter_value configresetfabric COUNT 1 " "Set_instance_parameter_value configresetfabric COUNT 1" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1748895183774 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Set_instance_parameter_value configresetfabric SETTINGS \{\{is_source 0\} \} " "Set_instance_parameter_value configresetfabric SETTINGS \{\{is_source 0\} \}" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1748895183774 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Add_instance agilexconfigreset intel_agilex_reset_release_from_sdm " "Add_instance agilexconfigreset intel_agilex_reset_release_from_sdm" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1748895183774 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Set_instance_parameter_value agilexconfigreset SETTINGS \{\{\} \} " "Set_instance_parameter_value agilexconfigreset SETTINGS \{\{\} \}" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1748895183774 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Set_instance_parameter_value agilexconfigreset COUNT 1 " "Set_instance_parameter_value agilexconfigreset COUNT 1" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1748895183774 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Set_instance_parameter_value splitter FRAGMENTS \{\{\{name clock type clock dir end ports \{ \{tck clk in 1 0\} \} \} \{name node type conduit dir end ports \{ \{tms tms in 1 1\} \{tdi tdi in 1 2\} \{tdo tdo out 1 0\} \{ena ena in 1 3\} \{usr1 usr1 in 1 4\} \{clr clr in 1 5\} \{clrn clrn in 1 6\} \{jtag_state_tlr jtag_state_tlr in 1 7\} \{jtag_state_rti jtag_state_rti in 1 8\} \{jtag_state_sdrs jtag_state_sdrs in 1 9\} \{jtag_state_cdr jtag_state_cdr in 1 10\} \{jtag_state_sdr jtag_state_sdr in 1 11\} \{jtag_state_e1dr jtag_state_e1dr in 1 12\} \{jtag_state_pdr jtag_state_pdr in 1 13\} \{jtag_state_e2dr jtag_state_e2dr in 1 14\} \{jtag_state_udr jtag_state_udr in 1 15\} \{jtag_state_sirs jtag_state_sirs in 1 16\} \{jtag_state_cir jtag_state_cir in 1 17\} \{jtag_state_sir jtag_state_sir in 1 18\} \{jtag_state_e1ir jtag_state_e1ir in 1 19\} \{jtag_state_pir jtag_state_pir in 1 20\} \{jtag_state_e2ir jtag_state_e2ir in 1 21\} \{jtag_state_uir jtag_state_uir in 1 22\} \{ir_in ir_in in 3 23\} \{irq irq out 1 1\} \{ir_out ir_out out 3 2\} \} clock clock assign \{debug.controlledBy \{link_0\} \} moduleassign \{debug.virtualInterface.link_0 \{debug.endpointLink \{fabric sld index 1\} \} \} \} \} \{\{name conf_reset type reset dir end ports \{ \{conf_reset reset in 1 0\} \} properties \{ \{synchronousEdges \{None\} \} \} \} \} \{\{name clock type clock dir end ports \{ \{tck clk in 1 0\} \} \} \{name node type conduit dir end ports \{ \{tms tms in 1 1\} \{tdi tdi in 1 2\} \{tdo tdo out 1 0\} \{ena ena in 1 3\} \{usr1 usr1 in 1 4\} \{clr clr in 1 5\} \{clrn clrn in 1 6\} \{jtag_state_tlr jtag_state_tlr in 1 7\} \{jtag_state_rti jtag_state_rti in 1 8\} \{jtag_state_sdrs jtag_state_sdrs in 1 9\} \{jtag_state_cdr jtag_state_cdr in 1 10\} \{jtag_state_sdr jtag_state_sdr in 1 11\} \{jtag_state_e1dr jtag_state_e1dr in 1 12\} \{jtag_state_pdr jtag_state_pdr in 1 13\} \{jtag_state_e2dr jtag_state_e2dr in 1 14\} \{jtag_state_udr jtag_state_udr in 1 15\} \{jtag_state_sirs jtag_state_sirs in 1 16\} \{jtag_state_cir jtag_state_cir in 1 17\} \{jtag_state_sir jtag_state_sir in 1 18\} \{jtag_state_e1ir jtag_state_e1ir in 1 19\} \{jtag_state_pir jtag_state_pir in 1 20\} \{jtag_state_e2ir jtag_state_e2ir in 1 21\} \{jtag_state_uir jtag_state_uir in 1 22\} \{ir_in ir_in in 3 23\} \{irq irq out 1 1\} \{ir_out ir_out out 3 2\} \} clock clock assign \{debug.controlledBy \{link_2\} \} moduleassign \{debug.virtualInterface.link_2 \{debug.endpointLink \{fabric sld index 2\} \} \} \} \} \} " "Set_instance_parameter_value splitter FRAGMENTS \{\{\{name clock type clock dir end ports \{ \{tck clk in 1 0\} \} \} \{name node type conduit dir end ports \{ \{tms tms in 1 1\} \{tdi tdi in 1 2\} \{tdo tdo out 1 0\} \{ena ena in 1 3\} \{usr1 usr1 in 1 4\} \{clr clr in 1 5\} \{clrn clrn in 1 6\} \{jtag_state_tlr jtag_state_tlr in 1 7\} \{jtag_state_rti jtag_state_rti in 1 8\} \{jtag_state_sdrs jtag_state_sdrs in 1 9\} \{jtag_state_cdr jtag_state_cdr in 1 10\} \{jtag_state_sdr jtag_state_sdr in 1 11\} \{jtag_state_e1dr jtag_state_e1dr in 1 12\} \{jtag_state_pdr jtag_state_pdr in 1 13\} \{jtag_state_e2dr jtag_state_e2dr in 1 14\} \{jtag_state_udr jtag_state_udr in 1 15\} \{jtag_state_sirs jtag_state_sirs in 1 16\} \{jtag_state_cir jtag_state_cir in 1 17\} \{jtag_state_sir jtag_state_sir in 1 18\} \{jtag_state_e1ir jtag_state_e1ir in 1 19\} \{jtag_state_pir jtag_state_pir in 1 20\} \{jtag_state_e2ir jtag_state_e2ir in 1 21\} \{jtag_state_uir jtag_state_uir in 1 22\} \{ir_in ir_in in 3 23\} \{irq irq out 1 1\} \{ir_out ir_out out 3 2\} \} clock clock assign \{debug.controlledBy \{link_0\} \} moduleassign \{debug.virtualInterface.link_0 \{debug.endpointLink \{fabric sld index 1\} \} \} \} \} \{\{name conf_reset type reset dir end ports \{ \{conf_reset reset in 1 0\} \} properties \{ \{synchronousEdges \{None\} \} \} \} \} \{\{name clock type clock dir end ports \{ \{tck clk in 1 0\} \} \} \{name node type conduit dir end ports \{ \{tms tms in 1 1\} \{tdi tdi in 1 2\} \{tdo tdo out 1 0\} \{ena ena in 1 3\} \{usr1 usr1 in 1 4\} \{clr clr in 1 5\} \{clrn clrn in 1 6\} \{jtag_state_tlr jtag_state_tlr in 1 7\} \{jtag_state_rti jtag_state_rti in 1 8\} \{jtag_state_sdrs jtag_state_sdrs in 1 9\} \{jtag_state_cdr jtag_state_cdr in 1 10\} \{jtag_state_sdr jtag_state_sdr in 1 11\} \{jtag_state_e1dr jtag_state_e1dr in 1 12\} \{jtag_state_pdr jtag_state_pdr in 1 13\} \{jtag_state_e2dr jtag_state_e2dr in 1 14\} \{jtag_state_udr jtag_state_udr in 1 15\} \{jtag_state_sirs jtag_state_sirs in 1 16\} \{jtag_state_cir jtag_state_cir in 1 17\} \{jtag_state_sir jtag_state_sir in 1 18\} \{jtag_state_e1ir jtag_state_e1ir in 1 19\} \{jtag_state_pir jtag_state_pir in 1 20\} \{jtag_state_e2ir jtag_state_e2ir in 1 21\} \{jtag_state_uir jtag_state_uir in 1 22\} \{ir_in ir_in in 3 23\} \{irq irq out 1 1\} \{ir_out ir_out out 3 2\} \} clock clock assign \{debug.controlledBy \{link_2\} \} moduleassign \{debug.virtualInterface.link_2 \{debug.endpointLink \{fabric sld index 2\} \} \} \} \} \}" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1748895183774 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Add_connection jtagpins.clock sldfabric.clock clock " "Add_connection jtagpins.clock sldfabric.clock clock" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1748895183775 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Add_connection jtagpins.node sldfabric.node conduit " "Add_connection jtagpins.node sldfabric.node conduit" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1748895183775 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Add_connection sldfabric.clock_0 splitter.clock_0 clock " "Add_connection sldfabric.clock_0 splitter.clock_0 clock" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1748895183775 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Add_connection sldfabric.node_0 splitter.node_0 conduit " "Add_connection sldfabric.node_0 splitter.node_0 conduit" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1748895183775 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Add_connection sldfabric.clock_1 splitter.clock_2 clock " "Add_connection sldfabric.clock_1 splitter.clock_2 clock" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1748895183775 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Add_connection sldfabric.node_1 splitter.node_2 conduit " "Add_connection sldfabric.node_1 splitter.node_2 conduit" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1748895183775 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Add_connection sldfabric.ident ident.ident_0 conduit " "Add_connection sldfabric.ident ident.ident_0 conduit" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1748895183775 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Add_connection configresetfabric.conf_reset_out_0 sldfabric.conf_reset_out reset " "Add_connection configresetfabric.conf_reset_out_0 sldfabric.conf_reset_out reset" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1748895183775 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Add_connection agilexconfigreset.conf_reset_0 splitter.conf_reset_1 reset " "Add_connection agilexconfigreset.conf_reset_0 splitter.conf_reset_1 reset" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1748895183775 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Set_parameter_value COMPOSED_SETTINGS \{\{fabric sld dir agent mfr_code 110 type_code 132 version 1 instance 0 ir_width 3 bridge_agent 0 prefer_host \{\} \} \{fabric agilex_config_reset_release dir agent\} \{fabric sld dir agent mfr_code 110 type_code 132 version 1 instance 1 ir_width 3 bridge_agent 0 prefer_host \{\} \} \} " "Set_parameter_value COMPOSED_SETTINGS \{\{fabric sld dir agent mfr_code 110 type_code 132 version 1 instance 0 ir_width 3 bridge_agent 0 prefer_host \{\} \} \{fabric agilex_config_reset_release dir agent\} \{fabric sld dir agent mfr_code 110 type_code 132 version 1 instance 1 ir_width 3 bridge_agent 0 prefer_host \{\} \} \}" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1748895183775 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Add_instance splitter altera_sld_splitter " "Add_instance splitter altera_sld_splitter" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1748895184432 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Set_instance_parameter_value splitter ADD_INTERFACE_ASGN 1 " "Set_instance_parameter_value splitter ADD_INTERFACE_ASGN 1" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1748895184432 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Send_message info \{SLD fabric agents which did not specify prefer_host were connected to JTAG\} " "Send_message info \{SLD fabric agents which did not specify prefer_host were connected to JTAG\}" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1748895184432 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Add_instance jtagpins altera_jtag_wys_atom " "Add_instance jtagpins altera_jtag_wys_atom" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1748895184432 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Add_instance sldfabric altera_sld_jtag_hub " "Add_instance sldfabric altera_sld_jtag_hub" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1748895184432 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Set_instance_parameter_value sldfabric COUNT 2 " "Set_instance_parameter_value sldfabric COUNT 2" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1748895184432 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Set_instance_parameter_value sldfabric SETTINGS \{\{mfr_code 110 type_code 132 version 1 instance 0 ir_width 3 bridge_agent 0 prefer_host \{\} \} \{mfr_code 110 type_code 132 version 1 instance 1 ir_width 3 bridge_agent 0 prefer_host \{\} \} \} " "Set_instance_parameter_value sldfabric SETTINGS \{\{mfr_code 110 type_code 132 version 1 instance 0 ir_width 3 bridge_agent 0 prefer_host \{\} \} \{mfr_code 110 type_code 132 version 1 instance 1 ir_width 3 bridge_agent 0 prefer_host \{\} \} \}" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1748895184432 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Set_instance_parameter_value sldfabric CONN_INDEX 0 " "Set_instance_parameter_value sldfabric CONN_INDEX 0" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1748895184432 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Set_instance_parameter_value sldfabric ENABLE_SOFT_CORE_CONTROLLER 0 " "Set_instance_parameter_value sldfabric ENABLE_SOFT_CORE_CONTROLLER 0" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1748895184432 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Set_instance_parameter_value sldfabric BRIDGE_HOST 0 " "Set_instance_parameter_value sldfabric BRIDGE_HOST 0" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1748895184432 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Set_instance_parameter_value sldfabric USE_TCK_ENA 0 " "Set_instance_parameter_value sldfabric USE_TCK_ENA 0" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1748895184432 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Set_instance_parameter_value sldfabric NEGEDGE_TDO_LATCH 0 " "Set_instance_parameter_value sldfabric NEGEDGE_TDO_LATCH 0" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1748895184432 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Add_instance ident altera_connection_identification_hub " "Add_instance ident altera_connection_identification_hub" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1748895184432 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Set_instance_parameter_value ident DESIGN_HASH b5140e06de08eb97ea24 " "Set_instance_parameter_value ident DESIGN_HASH b5140e06de08eb97ea24" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1748895184432 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Set_instance_parameter_value ident COUNT 1 " "Set_instance_parameter_value ident COUNT 1" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1748895184432 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Set_instance_parameter_value ident SETTINGS \{\{width 4 latency 0\} \} " "Set_instance_parameter_value ident SETTINGS \{\{width 4 latency 0\} \}" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1748895184432 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Add_instance configresetfabric intel_configuration_debug_reset_release_hub " "Add_instance configresetfabric intel_configuration_debug_reset_release_hub" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1748895184447 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Set_instance_parameter_value configresetfabric COUNT 1 " "Set_instance_parameter_value configresetfabric COUNT 1" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1748895184447 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Set_instance_parameter_value configresetfabric SETTINGS \{\{is_source 0\} \} " "Set_instance_parameter_value configresetfabric SETTINGS \{\{is_source 0\} \}" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1748895184447 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Add_instance agilexconfigreset intel_agilex_reset_release_from_sdm " "Add_instance agilexconfigreset intel_agilex_reset_release_from_sdm" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1748895184448 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Set_instance_parameter_value agilexconfigreset SETTINGS \{\{\} \} " "Set_instance_parameter_value agilexconfigreset SETTINGS \{\{\} \}" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1748895184448 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Set_instance_parameter_value agilexconfigreset COUNT 1 " "Set_instance_parameter_value agilexconfigreset COUNT 1" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1748895184448 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Set_instance_parameter_value splitter FRAGMENTS \{\{\{name clock type clock dir end ports \{ \{tck clk in 1 0\} \} \} \{name node type conduit dir end ports \{ \{tms tms in 1 1\} \{tdi tdi in 1 2\} \{tdo tdo out 1 0\} \{ena ena in 1 3\} \{usr1 usr1 in 1 4\} \{clr clr in 1 5\} \{clrn clrn in 1 6\} \{jtag_state_tlr jtag_state_tlr in 1 7\} \{jtag_state_rti jtag_state_rti in 1 8\} \{jtag_state_sdrs jtag_state_sdrs in 1 9\} \{jtag_state_cdr jtag_state_cdr in 1 10\} \{jtag_state_sdr jtag_state_sdr in 1 11\} \{jtag_state_e1dr jtag_state_e1dr in 1 12\} \{jtag_state_pdr jtag_state_pdr in 1 13\} \{jtag_state_e2dr jtag_state_e2dr in 1 14\} \{jtag_state_udr jtag_state_udr in 1 15\} \{jtag_state_sirs jtag_state_sirs in 1 16\} \{jtag_state_cir jtag_state_cir in 1 17\} \{jtag_state_sir jtag_state_sir in 1 18\} \{jtag_state_e1ir jtag_state_e1ir in 1 19\} \{jtag_state_pir jtag_state_pir in 1 20\} \{jtag_state_e2ir jtag_state_e2ir in 1 21\} \{jtag_state_uir jtag_state_uir in 1 22\} \{ir_in ir_in in 3 23\} \{irq irq out 1 1\} \{ir_out ir_out out 3 2\} \} clock clock assign \{debug.controlledBy \{link_0\} \} moduleassign \{debug.virtualInterface.link_0 \{debug.endpointLink \{fabric sld index 1\} \} \} \} \} \{\{name conf_reset type reset dir end ports \{ \{conf_reset reset in 1 0\} \} properties \{ \{synchronousEdges \{None\} \} \} \} \} \{\{name clock type clock dir end ports \{ \{tck clk in 1 0\} \} \} \{name node type conduit dir end ports \{ \{tms tms in 1 1\} \{tdi tdi in 1 2\} \{tdo tdo out 1 0\} \{ena ena in 1 3\} \{usr1 usr1 in 1 4\} \{clr clr in 1 5\} \{clrn clrn in 1 6\} \{jtag_state_tlr jtag_state_tlr in 1 7\} \{jtag_state_rti jtag_state_rti in 1 8\} \{jtag_state_sdrs jtag_state_sdrs in 1 9\} \{jtag_state_cdr jtag_state_cdr in 1 10\} \{jtag_state_sdr jtag_state_sdr in 1 11\} \{jtag_state_e1dr jtag_state_e1dr in 1 12\} \{jtag_state_pdr jtag_state_pdr in 1 13\} \{jtag_state_e2dr jtag_state_e2dr in 1 14\} \{jtag_state_udr jtag_state_udr in 1 15\} \{jtag_state_sirs jtag_state_sirs in 1 16\} \{jtag_state_cir jtag_state_cir in 1 17\} \{jtag_state_sir jtag_state_sir in 1 18\} \{jtag_state_e1ir jtag_state_e1ir in 1 19\} \{jtag_state_pir jtag_state_pir in 1 20\} \{jtag_state_e2ir jtag_state_e2ir in 1 21\} \{jtag_state_uir jtag_state_uir in 1 22\} \{ir_in ir_in in 3 23\} \{irq irq out 1 1\} \{ir_out ir_out out 3 2\} \} clock clock assign \{debug.controlledBy \{link_2\} \} moduleassign \{debug.virtualInterface.link_2 \{debug.endpointLink \{fabric sld index 2\} \} \} \} \} \} " "Set_instance_parameter_value splitter FRAGMENTS \{\{\{name clock type clock dir end ports \{ \{tck clk in 1 0\} \} \} \{name node type conduit dir end ports \{ \{tms tms in 1 1\} \{tdi tdi in 1 2\} \{tdo tdo out 1 0\} \{ena ena in 1 3\} \{usr1 usr1 in 1 4\} \{clr clr in 1 5\} \{clrn clrn in 1 6\} \{jtag_state_tlr jtag_state_tlr in 1 7\} \{jtag_state_rti jtag_state_rti in 1 8\} \{jtag_state_sdrs jtag_state_sdrs in 1 9\} \{jtag_state_cdr jtag_state_cdr in 1 10\} \{jtag_state_sdr jtag_state_sdr in 1 11\} \{jtag_state_e1dr jtag_state_e1dr in 1 12\} \{jtag_state_pdr jtag_state_pdr in 1 13\} \{jtag_state_e2dr jtag_state_e2dr in 1 14\} \{jtag_state_udr jtag_state_udr in 1 15\} \{jtag_state_sirs jtag_state_sirs in 1 16\} \{jtag_state_cir jtag_state_cir in 1 17\} \{jtag_state_sir jtag_state_sir in 1 18\} \{jtag_state_e1ir jtag_state_e1ir in 1 19\} \{jtag_state_pir jtag_state_pir in 1 20\} \{jtag_state_e2ir jtag_state_e2ir in 1 21\} \{jtag_state_uir jtag_state_uir in 1 22\} \{ir_in ir_in in 3 23\} \{irq irq out 1 1\} \{ir_out ir_out out 3 2\} \} clock clock assign \{debug.controlledBy \{link_0\} \} moduleassign \{debug.virtualInterface.link_0 \{debug.endpointLink \{fabric sld index 1\} \} \} \} \} \{\{name conf_reset type reset dir end ports \{ \{conf_reset reset in 1 0\} \} properties \{ \{synchronousEdges \{None\} \} \} \} \} \{\{name clock type clock dir end ports \{ \{tck clk in 1 0\} \} \} \{name node type conduit dir end ports \{ \{tms tms in 1 1\} \{tdi tdi in 1 2\} \{tdo tdo out 1 0\} \{ena ena in 1 3\} \{usr1 usr1 in 1 4\} \{clr clr in 1 5\} \{clrn clrn in 1 6\} \{jtag_state_tlr jtag_state_tlr in 1 7\} \{jtag_state_rti jtag_state_rti in 1 8\} \{jtag_state_sdrs jtag_state_sdrs in 1 9\} \{jtag_state_cdr jtag_state_cdr in 1 10\} \{jtag_state_sdr jtag_state_sdr in 1 11\} \{jtag_state_e1dr jtag_state_e1dr in 1 12\} \{jtag_state_pdr jtag_state_pdr in 1 13\} \{jtag_state_e2dr jtag_state_e2dr in 1 14\} \{jtag_state_udr jtag_state_udr in 1 15\} \{jtag_state_sirs jtag_state_sirs in 1 16\} \{jtag_state_cir jtag_state_cir in 1 17\} \{jtag_state_sir jtag_state_sir in 1 18\} \{jtag_state_e1ir jtag_state_e1ir in 1 19\} \{jtag_state_pir jtag_state_pir in 1 20\} \{jtag_state_e2ir jtag_state_e2ir in 1 21\} \{jtag_state_uir jtag_state_uir in 1 22\} \{ir_in ir_in in 3 23\} \{irq irq out 1 1\} \{ir_out ir_out out 3 2\} \} clock clock assign \{debug.controlledBy \{link_2\} \} moduleassign \{debug.virtualInterface.link_2 \{debug.endpointLink \{fabric sld index 2\} \} \} \} \} \}" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1748895184448 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Add_connection jtagpins.clock sldfabric.clock clock " "Add_connection jtagpins.clock sldfabric.clock clock" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1748895184448 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Add_connection jtagpins.node sldfabric.node conduit " "Add_connection jtagpins.node sldfabric.node conduit" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1748895184448 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Add_connection sldfabric.clock_0 splitter.clock_0 clock " "Add_connection sldfabric.clock_0 splitter.clock_0 clock" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1748895184448 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Add_connection sldfabric.node_0 splitter.node_0 conduit " "Add_connection sldfabric.node_0 splitter.node_0 conduit" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1748895184448 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Add_connection sldfabric.clock_1 splitter.clock_2 clock " "Add_connection sldfabric.clock_1 splitter.clock_2 clock" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1748895184448 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Add_connection sldfabric.node_1 splitter.node_2 conduit " "Add_connection sldfabric.node_1 splitter.node_2 conduit" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1748895184448 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Add_connection sldfabric.ident ident.ident_0 conduit " "Add_connection sldfabric.ident ident.ident_0 conduit" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1748895184448 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Add_connection configresetfabric.conf_reset_out_0 sldfabric.conf_reset_out reset " "Add_connection configresetfabric.conf_reset_out_0 sldfabric.conf_reset_out reset" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1748895184448 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Add_connection agilexconfigreset.conf_reset_0 splitter.conf_reset_1 reset " "Add_connection agilexconfigreset.conf_reset_0 splitter.conf_reset_1 reset" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1748895184448 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Set_parameter_value COMPOSED_SETTINGS \{\{fabric sld dir agent mfr_code 110 type_code 132 version 1 instance 0 ir_width 3 bridge_agent 0 prefer_host \{\} \} \{fabric agilex_config_reset_release dir agent\} \{fabric sld dir agent mfr_code 110 type_code 132 version 1 instance 1 ir_width 3 bridge_agent 0 prefer_host \{\} \} \} " "Set_parameter_value COMPOSED_SETTINGS \{\{fabric sld dir agent mfr_code 110 type_code 132 version 1 instance 0 ir_width 3 bridge_agent 0 prefer_host \{\} \} \{fabric agilex_config_reset_release dir agent\} \{fabric sld dir agent mfr_code 110 type_code 132 version 1 instance 1 ir_width 3 bridge_agent 0 prefer_host \{\} \} \}" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1748895184448 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Saving generation log to C:/LPDDR_test/baseline_3906/qii/dni/sandboxes/X-EE216PC01_21088_0/sld/ipgen/alt_sld_fab_0/alt_sld_fab_0_generation.rpt " "Saving generation log to C:/LPDDR_test/baseline_3906/qii/dni/sandboxes/X-EE216PC01_21088_0/sld/ipgen/alt_sld_fab_0/alt_sld_fab_0_generation.rpt" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1748895184542 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Generated by version: 24.3.1 build 102 " "Generated by version: 24.3.1 build 102" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1748895184542 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Starting: Create HDL design files for synthesis " "Starting: Create HDL design files for synthesis" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1748895184542 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Qsys-generate C:\\LPDDR_test\\baseline_3906\\qii\\dni\\sandboxes\\X-EE216PC01_21088_0\\sld\\ipgen\\alt_sld_fab_0.ip --synthesis=VERILOG --output-directory=C:\\LPDDR_test\\baseline_3906\\qii\\dni\\sandboxes\\X-EE216PC01_21088_0\\sld\\ipgen\\alt_sld_fab_0 --family=\"Agilex 5\" --part=A5ED065BB32AE6SR0 " "Qsys-generate C:\\LPDDR_test\\baseline_3906\\qii\\dni\\sandboxes\\X-EE216PC01_21088_0\\sld\\ipgen\\alt_sld_fab_0.ip --synthesis=VERILOG --output-directory=C:\\LPDDR_test\\baseline_3906\\qii\\dni\\sandboxes\\X-EE216PC01_21088_0\\sld\\ipgen\\alt_sld_fab_0 --family=\"Agilex 5\" --part=A5ED065BB32AE6SR0" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1748895184542 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Add_instance splitter altera_sld_splitter " "Add_instance splitter altera_sld_splitter" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1748895184646 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Set_instance_parameter_value splitter ADD_INTERFACE_ASGN 1 " "Set_instance_parameter_value splitter ADD_INTERFACE_ASGN 1" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1748895184646 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Send_message info \{SLD fabric agents which did not specify prefer_host were connected to JTAG\} " "Send_message info \{SLD fabric agents which did not specify prefer_host were connected to JTAG\}" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1748895184646 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Add_instance jtagpins altera_jtag_wys_atom " "Add_instance jtagpins altera_jtag_wys_atom" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1748895184646 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Add_instance sldfabric altera_sld_jtag_hub " "Add_instance sldfabric altera_sld_jtag_hub" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1748895184646 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Set_instance_parameter_value sldfabric COUNT 2 " "Set_instance_parameter_value sldfabric COUNT 2" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1748895184646 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Set_instance_parameter_value sldfabric SETTINGS \{\{mfr_code 110 type_code 132 version 1 instance 0 ir_width 3 bridge_agent 0 prefer_host \{\} \} \{mfr_code 110 type_code 132 version 1 instance 1 ir_width 3 bridge_agent 0 prefer_host \{\} \} \} " "Set_instance_parameter_value sldfabric SETTINGS \{\{mfr_code 110 type_code 132 version 1 instance 0 ir_width 3 bridge_agent 0 prefer_host \{\} \} \{mfr_code 110 type_code 132 version 1 instance 1 ir_width 3 bridge_agent 0 prefer_host \{\} \} \}" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1748895184646 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Set_instance_parameter_value sldfabric CONN_INDEX 0 " "Set_instance_parameter_value sldfabric CONN_INDEX 0" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1748895184646 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Set_instance_parameter_value sldfabric ENABLE_SOFT_CORE_CONTROLLER 0 " "Set_instance_parameter_value sldfabric ENABLE_SOFT_CORE_CONTROLLER 0" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1748895184646 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Set_instance_parameter_value sldfabric BRIDGE_HOST 0 " "Set_instance_parameter_value sldfabric BRIDGE_HOST 0" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1748895184646 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Set_instance_parameter_value sldfabric USE_TCK_ENA 0 " "Set_instance_parameter_value sldfabric USE_TCK_ENA 0" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1748895184646 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Set_instance_parameter_value sldfabric NEGEDGE_TDO_LATCH 0 " "Set_instance_parameter_value sldfabric NEGEDGE_TDO_LATCH 0" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1748895184646 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Add_instance ident altera_connection_identification_hub " "Add_instance ident altera_connection_identification_hub" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1748895184646 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Set_instance_parameter_value ident DESIGN_HASH b5140e06de08eb97ea24 " "Set_instance_parameter_value ident DESIGN_HASH b5140e06de08eb97ea24" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1748895184646 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Set_instance_parameter_value ident COUNT 1 " "Set_instance_parameter_value ident COUNT 1" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1748895184646 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Set_instance_parameter_value ident SETTINGS \{\{width 4 latency 0\} \} " "Set_instance_parameter_value ident SETTINGS \{\{width 4 latency 0\} \}" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1748895184646 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Add_instance configresetfabric intel_configuration_debug_reset_release_hub " "Add_instance configresetfabric intel_configuration_debug_reset_release_hub" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1748895184661 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Set_instance_parameter_value configresetfabric COUNT 1 " "Set_instance_parameter_value configresetfabric COUNT 1" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1748895184661 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Set_instance_parameter_value configresetfabric SETTINGS \{\{is_source 0\} \} " "Set_instance_parameter_value configresetfabric SETTINGS \{\{is_source 0\} \}" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1748895184661 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Add_instance agilexconfigreset intel_agilex_reset_release_from_sdm " "Add_instance agilexconfigreset intel_agilex_reset_release_from_sdm" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1748895184661 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Set_instance_parameter_value agilexconfigreset SETTINGS \{\{\} \} " "Set_instance_parameter_value agilexconfigreset SETTINGS \{\{\} \}" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1748895184661 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Set_instance_parameter_value agilexconfigreset COUNT 1 " "Set_instance_parameter_value agilexconfigreset COUNT 1" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1748895184661 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Set_instance_parameter_value splitter FRAGMENTS \{\{\{name clock type clock dir end ports \{ \{tck clk in 1 0\} \} \} \{name node type conduit dir end ports \{ \{tms tms in 1 1\} \{tdi tdi in 1 2\} \{tdo tdo out 1 0\} \{ena ena in 1 3\} \{usr1 usr1 in 1 4\} \{clr clr in 1 5\} \{clrn clrn in 1 6\} \{jtag_state_tlr jtag_state_tlr in 1 7\} \{jtag_state_rti jtag_state_rti in 1 8\} \{jtag_state_sdrs jtag_state_sdrs in 1 9\} \{jtag_state_cdr jtag_state_cdr in 1 10\} \{jtag_state_sdr jtag_state_sdr in 1 11\} \{jtag_state_e1dr jtag_state_e1dr in 1 12\} \{jtag_state_pdr jtag_state_pdr in 1 13\} \{jtag_state_e2dr jtag_state_e2dr in 1 14\} \{jtag_state_udr jtag_state_udr in 1 15\} \{jtag_state_sirs jtag_state_sirs in 1 16\} \{jtag_state_cir jtag_state_cir in 1 17\} \{jtag_state_sir jtag_state_sir in 1 18\} \{jtag_state_e1ir jtag_state_e1ir in 1 19\} \{jtag_state_pir jtag_state_pir in 1 20\} \{jtag_state_e2ir jtag_state_e2ir in 1 21\} \{jtag_state_uir jtag_state_uir in 1 22\} \{ir_in ir_in in 3 23\} \{irq irq out 1 1\} \{ir_out ir_out out 3 2\} \} clock clock assign \{debug.controlledBy \{link_0\} \} moduleassign \{debug.virtualInterface.link_0 \{debug.endpointLink \{fabric sld index 1\} \} \} \} \} \{\{name conf_reset type reset dir end ports \{ \{conf_reset reset in 1 0\} \} properties \{ \{synchronousEdges \{None\} \} \} \} \} \{\{name clock type clock dir end ports \{ \{tck clk in 1 0\} \} \} \{name node type conduit dir end ports \{ \{tms tms in 1 1\} \{tdi tdi in 1 2\} \{tdo tdo out 1 0\} \{ena ena in 1 3\} \{usr1 usr1 in 1 4\} \{clr clr in 1 5\} \{clrn clrn in 1 6\} \{jtag_state_tlr jtag_state_tlr in 1 7\} \{jtag_state_rti jtag_state_rti in 1 8\} \{jtag_state_sdrs jtag_state_sdrs in 1 9\} \{jtag_state_cdr jtag_state_cdr in 1 10\} \{jtag_state_sdr jtag_state_sdr in 1 11\} \{jtag_state_e1dr jtag_state_e1dr in 1 12\} \{jtag_state_pdr jtag_state_pdr in 1 13\} \{jtag_state_e2dr jtag_state_e2dr in 1 14\} \{jtag_state_udr jtag_state_udr in 1 15\} \{jtag_state_sirs jtag_state_sirs in 1 16\} \{jtag_state_cir jtag_state_cir in 1 17\} \{jtag_state_sir jtag_state_sir in 1 18\} \{jtag_state_e1ir jtag_state_e1ir in 1 19\} \{jtag_state_pir jtag_state_pir in 1 20\} \{jtag_state_e2ir jtag_state_e2ir in 1 21\} \{jtag_state_uir jtag_state_uir in 1 22\} \{ir_in ir_in in 3 23\} \{irq irq out 1 1\} \{ir_out ir_out out 3 2\} \} clock clock assign \{debug.controlledBy \{link_2\} \} moduleassign \{debug.virtualInterface.link_2 \{debug.endpointLink \{fabric sld index 2\} \} \} \} \} \} " "Set_instance_parameter_value splitter FRAGMENTS \{\{\{name clock type clock dir end ports \{ \{tck clk in 1 0\} \} \} \{name node type conduit dir end ports \{ \{tms tms in 1 1\} \{tdi tdi in 1 2\} \{tdo tdo out 1 0\} \{ena ena in 1 3\} \{usr1 usr1 in 1 4\} \{clr clr in 1 5\} \{clrn clrn in 1 6\} \{jtag_state_tlr jtag_state_tlr in 1 7\} \{jtag_state_rti jtag_state_rti in 1 8\} \{jtag_state_sdrs jtag_state_sdrs in 1 9\} \{jtag_state_cdr jtag_state_cdr in 1 10\} \{jtag_state_sdr jtag_state_sdr in 1 11\} \{jtag_state_e1dr jtag_state_e1dr in 1 12\} \{jtag_state_pdr jtag_state_pdr in 1 13\} \{jtag_state_e2dr jtag_state_e2dr in 1 14\} \{jtag_state_udr jtag_state_udr in 1 15\} \{jtag_state_sirs jtag_state_sirs in 1 16\} \{jtag_state_cir jtag_state_cir in 1 17\} \{jtag_state_sir jtag_state_sir in 1 18\} \{jtag_state_e1ir jtag_state_e1ir in 1 19\} \{jtag_state_pir jtag_state_pir in 1 20\} \{jtag_state_e2ir jtag_state_e2ir in 1 21\} \{jtag_state_uir jtag_state_uir in 1 22\} \{ir_in ir_in in 3 23\} \{irq irq out 1 1\} \{ir_out ir_out out 3 2\} \} clock clock assign \{debug.controlledBy \{link_0\} \} moduleassign \{debug.virtualInterface.link_0 \{debug.endpointLink \{fabric sld index 1\} \} \} \} \} \{\{name conf_reset type reset dir end ports \{ \{conf_reset reset in 1 0\} \} properties \{ \{synchronousEdges \{None\} \} \} \} \} \{\{name clock type clock dir end ports \{ \{tck clk in 1 0\} \} \} \{name node type conduit dir end ports \{ \{tms tms in 1 1\} \{tdi tdi in 1 2\} \{tdo tdo out 1 0\} \{ena ena in 1 3\} \{usr1 usr1 in 1 4\} \{clr clr in 1 5\} \{clrn clrn in 1 6\} \{jtag_state_tlr jtag_state_tlr in 1 7\} \{jtag_state_rti jtag_state_rti in 1 8\} \{jtag_state_sdrs jtag_state_sdrs in 1 9\} \{jtag_state_cdr jtag_state_cdr in 1 10\} \{jtag_state_sdr jtag_state_sdr in 1 11\} \{jtag_state_e1dr jtag_state_e1dr in 1 12\} \{jtag_state_pdr jtag_state_pdr in 1 13\} \{jtag_state_e2dr jtag_state_e2dr in 1 14\} \{jtag_state_udr jtag_state_udr in 1 15\} \{jtag_state_sirs jtag_state_sirs in 1 16\} \{jtag_state_cir jtag_state_cir in 1 17\} \{jtag_state_sir jtag_state_sir in 1 18\} \{jtag_state_e1ir jtag_state_e1ir in 1 19\} \{jtag_state_pir jtag_state_pir in 1 20\} \{jtag_state_e2ir jtag_state_e2ir in 1 21\} \{jtag_state_uir jtag_state_uir in 1 22\} \{ir_in ir_in in 3 23\} \{irq irq out 1 1\} \{ir_out ir_out out 3 2\} \} clock clock assign \{debug.controlledBy \{link_2\} \} moduleassign \{debug.virtualInterface.link_2 \{debug.endpointLink \{fabric sld index 2\} \} \} \} \} \}" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1748895184662 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Add_connection jtagpins.clock sldfabric.clock clock " "Add_connection jtagpins.clock sldfabric.clock clock" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1748895184662 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Add_connection jtagpins.node sldfabric.node conduit " "Add_connection jtagpins.node sldfabric.node conduit" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1748895184662 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Add_connection sldfabric.clock_0 splitter.clock_0 clock " "Add_connection sldfabric.clock_0 splitter.clock_0 clock" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1748895184662 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Add_connection sldfabric.node_0 splitter.node_0 conduit " "Add_connection sldfabric.node_0 splitter.node_0 conduit" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1748895184662 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Add_connection sldfabric.clock_1 splitter.clock_2 clock " "Add_connection sldfabric.clock_1 splitter.clock_2 clock" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1748895184662 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Add_connection sldfabric.node_1 splitter.node_2 conduit " "Add_connection sldfabric.node_1 splitter.node_2 conduit" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1748895184662 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Add_connection sldfabric.ident ident.ident_0 conduit " "Add_connection sldfabric.ident ident.ident_0 conduit" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1748895184662 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Add_connection configresetfabric.conf_reset_out_0 sldfabric.conf_reset_out reset " "Add_connection configresetfabric.conf_reset_out_0 sldfabric.conf_reset_out reset" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1748895184662 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Add_connection agilexconfigreset.conf_reset_0 splitter.conf_reset_1 reset " "Add_connection agilexconfigreset.conf_reset_0 splitter.conf_reset_1 reset" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1748895184662 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Set_parameter_value COMPOSED_SETTINGS \{\{fabric sld dir agent mfr_code 110 type_code 132 version 1 instance 0 ir_width 3 bridge_agent 0 prefer_host \{\} \} \{fabric agilex_config_reset_release dir agent\} \{fabric sld dir agent mfr_code 110 type_code 132 version 1 instance 1 ir_width 3 bridge_agent 0 prefer_host \{\} \} \} " "Set_parameter_value COMPOSED_SETTINGS \{\{fabric sld dir agent mfr_code 110 type_code 132 version 1 instance 0 ir_width 3 bridge_agent 0 prefer_host \{\} \} \{fabric agilex_config_reset_release dir agent\} \{fabric sld dir agent mfr_code 110 type_code 132 version 1 instance 1 ir_width 3 bridge_agent 0 prefer_host \{\} \} \}" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1748895184662 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab_0.alt_sld_fab_0.alt_sld_fab_0: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab_0.alt_sld_fab_0.alt_sld_fab_0: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1748895184724 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab_0: \"Transforming system: alt_sld_fab_0\" " "Alt_sld_fab_0: \"Transforming system: alt_sld_fab_0\"" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1748895184756 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab_0: \"Naming system components in system: alt_sld_fab_0\" " "Alt_sld_fab_0: \"Naming system components in system: alt_sld_fab_0\"" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1748895184852 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab_0: \"Processing generation queue\" " "Alt_sld_fab_0: \"Processing generation queue\"" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1748895184852 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab_0: \"Generating: alt_sld_fab_0\" " "Alt_sld_fab_0: \"Generating: alt_sld_fab_0\"" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1748895184852 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab_0: \"Generating: alt_sld_fab_0_alt_sld_fab_0_10_fkimwiy\" " "Alt_sld_fab_0: \"Generating: alt_sld_fab_0_alt_sld_fab_0_10_fkimwiy\"" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1748895184868 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab_0: \"Generating: alt_sld_fab_0_alt_sld_fab_1920_l2i5zmq\" " "Alt_sld_fab_0: \"Generating: alt_sld_fab_0_alt_sld_fab_1920_l2i5zmq\"" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1748895184894 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab_0: \"Generating: alt_sld_fab_0_altera_sld_splitter_1920_zcxyfra\" " "Alt_sld_fab_0: \"Generating: alt_sld_fab_0_altera_sld_splitter_1920_zcxyfra\"" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1748895184957 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab_0: \"Generating: altera_jtag_wys_atom\" " "Alt_sld_fab_0: \"Generating: altera_jtag_wys_atom\"" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1748895184972 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab_0: \"Generating: alt_sld_fab_0_altera_sld_jtag_hub_1920_34xmiby\" " "Alt_sld_fab_0: \"Generating: alt_sld_fab_0_altera_sld_jtag_hub_1920_34xmiby\"" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1748895184988 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab_0: \"Generating: alt_sld_fab_0_altera_connection_identification_hub_1920_ay2x4sy\" " "Alt_sld_fab_0: \"Generating: alt_sld_fab_0_altera_connection_identification_hub_1920_ay2x4sy\"" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1748895185020 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab_0: \"Generating: alt_sld_fab_0_intel_configuration_debug_reset_release_hub_203_w7kgssi\" " "Alt_sld_fab_0: \"Generating: alt_sld_fab_0_intel_configuration_debug_reset_release_hub_203_w7kgssi\"" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1748895185020 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Conf_reset_src: \"Generating: conf_reset_src\" " "Conf_reset_src: \"Generating: conf_reset_src\"" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1748895185020 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Grounded_conf_reset_src: \"Generating: grounded_conf_reset_src\" " "Grounded_conf_reset_src: \"Generating: grounded_conf_reset_src\"" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1748895185020 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab_0: \"Generating: alt_sld_fab_0_intel_agilex_reset_release_from_sdm_203_cpztvzi\" " "Alt_sld_fab_0: \"Generating: alt_sld_fab_0_intel_agilex_reset_release_from_sdm_203_cpztvzi\"" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1748895185020 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab_0: \"Generating: conf_reset_src\" " "Alt_sld_fab_0: \"Generating: conf_reset_src\"" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1748895185020 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab_0: \"Generating: grounded_conf_reset_src\" " "Alt_sld_fab_0: \"Generating: grounded_conf_reset_src\"" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1748895185035 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab_0: \"Generating: intel_configuration_reset_release_for_debug\" " "Alt_sld_fab_0: \"Generating: intel_configuration_reset_release_for_debug\"" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1748895185035 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab_0: \"Generating: intel_configuration_reset_release_to_debug_logic\" " "Alt_sld_fab_0: \"Generating: intel_configuration_reset_release_to_debug_logic\"" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1748895185035 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab_0: Done \"alt_sld_fab_0\" with 13 modules, 14 files " "Alt_sld_fab_0: Done \"alt_sld_fab_0\" with 13 modules, 14 files" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1748895185036 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Finished: Create HDL design files for synthesis " "Finished: Create HDL design files for synthesis" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1748895185098 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Generation of C:/LPDDR_test/baseline_3906/qii/dni/sandboxes/X-EE216PC01_21088_0/sld/ipgen/alt_sld_fab_0.ip (alt_sld_fab_0) took 594 ms " "Generation of C:/LPDDR_test/baseline_3906/qii/dni/sandboxes/X-EE216PC01_21088_0/sld/ipgen/alt_sld_fab_0.ip (alt_sld_fab_0) took 594 ms" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1748895185098 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab_0 " "Finished IP generation for the debug fabric: alt_sld_fab_0." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Design Software" 0 -1 1748895185787 ""}
{ "Info" "IVRFX2_VHDL_ARCH_USED_FOR_ENTITY" "alt_sld_fab_0_altera_sld_jtag_hub_1920_34xmiby(device_family=\"Agilex 5\",count=2,n_node_ir_bits=5,node_info=\"0000110000100000011011100000000100001100001000000110111000000000\",compilation_mode=0,force_pre_1_4_feature=0,negedge_tdo_latch=0,bridge_start_index=3)(1,8)(1,0)(1,64) rtl alt_sld_fab_0_altera_sld_jtag_hub_1920_34xmiby.vhd(13) " "VHDL info at alt_sld_fab_0_altera_sld_jtag_hub_1920_34xmiby.vhd(13): executing entity \"alt_sld_fab_0_altera_sld_jtag_hub_1920_34xmiby(device_family=\"Agilex 5\",count=2,n_node_ir_bits=5,node_info=\"0000110000100000011011100000000100001100001000000110111000000000\",compilation_mode=0,force_pre_1_4_feature=0,negedge_tdo_latch=0,bridge_start_index=3)(1,8)(1,0)(1,64)\" with architecture \"rtl\"" {  } { { "C:/LPDDR_test/baseline_3906/qii/dni/sandboxes/X-EE216PC01_21088_0/sld/ipgen/alt_sld_fab_0/altera_sld_jtag_hub_1920/synth/alt_sld_fab_0_altera_sld_jtag_hub_1920_34xmiby.vhd" "" { Text "C:/LPDDR_test/baseline_3906/qii/dni/sandboxes/X-EE216PC01_21088_0/sld/ipgen/alt_sld_fab_0/altera_sld_jtag_hub_1920/synth/alt_sld_fab_0_altera_sld_jtag_hub_1920_34xmiby.vhd" 13 0 0 0 } }  } 0 19337 "VHDL info at %3!s!: executing entity \"%1!s!\" with architecture \"%2!s!\"" 0 0 "Design Software" 0 -1 1748895187013 ""}
{ "Info" "IVRFX2_VHDL_ARCH_USED_FOR_ENTITY" "sld_jtag_hub(device_family=\"Agilex 5\",n_nodes=2,n_node_ir_bits=5,node_info=\"0000110000100000011011100000000100001100001000000110111000000000\",force_pre_1_4_feature=0,negedge_tdo_latch=0,bridge_start_index=3)(1,8)(63,0) rtl sld_jtag_hub.vhd(89) " "VHDL info at sld_jtag_hub.vhd(89): executing entity \"sld_jtag_hub(device_family=\"Agilex 5\",n_nodes=2,n_node_ir_bits=5,node_info=\"0000110000100000011011100000000100001100001000000110111000000000\",force_pre_1_4_feature=0,negedge_tdo_latch=0,bridge_start_index=3)(1,8)(63,0)\" with architecture \"rtl\"" {  } { { "c:/intelfpga_pro/24.3.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" "" { Text "c:/intelfpga_pro/24.3.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 89 0 0 0 } }  } 0 19337 "VHDL info at %3!s!: executing entity \"%1!s!\" with architecture \"%2!s!\"" 0 0 "Design Software" 0 -1 1748895187015 ""}
{ "Info" "IVRFX2_VHDL_ARCH_USED_FOR_ENTITY" "sld_shadow_jsm(ip_major_version=1,ip_minor_version=5) rtl sld_hub.vhd(1554) " "VHDL info at sld_hub.vhd(1554): executing entity \"sld_shadow_jsm(ip_major_version=1,ip_minor_version=5)\" with architecture \"rtl\"