$date
	Sun Oct 23 03:03:42 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#274654
b1001 &
b1001 %
1$
b1001 !
1"
#274655
0"
#274658
b11100 &
b11100 %
#274662
b1110 &
b1110 %
#274666
b111 &
b111 %
#274670
b10110 &
b10110 %
#274674
b1011 &
b1011 %
#274678
b100010 &
b100010 %
#274682
b10001 &
b10001 %
#274686
b110100 &
b110100 %
#274690
b11010 &
b11010 %
#274694
b1101 &
b1101 %
#274698
b101000 &
b101000 %
#274702
b10100 &
b10100 %
#274706
b1010 &
b1010 %
#274710
b101 &
b101 %
#274714
b10000 &
b10000 %
#274718
b1000 &
b1000 %
#274722
b100 &
b100 %
#274726
b10 &
b10 %
#274730
b1 &
b1 %
1#
#274734
b0 &
0#
b0 %
0$
#1222850
b1010 &
b1010 %
1$
b1010 !
1"
#1222851
0"
#1222854
b101 &
b101 %
#1222858
b10000 &
b10000 %
#1222862
b1000 &
b1000 %
#1222866
b100 &
b100 %
#1222870
b10 &
b10 %
#1222874
b1 &
b1 %
1#
#1222878
b0 &
0#
b0 %
0$
#2235365
b101 !
1"
#2235366
b101 &
b101 %
1$
#2235367
0"
#2235370
b10000 &
b10000 %
#2235374
b1000 &
b1000 %
#2235378
b100 &
b100 %
#2235382
b10 &
b10 %
#2235386
b1 &
b1 %
1#
#2235390
b0 &
0#
b0 %
0$
#4500012
