{
  "design": {
    "design_info": {
      "boundary_crc": "0xC6C67A71C6C67A71",
      "device": "xc7z007sclg225-1",
      "name": "design_1",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2019.1",
      "validated": "true"
    },
    "design_tree": {
      "vhdlnoclk_0": "",
      "ws2812b_0": ""
    },
    "ports": {
      "dout_0": {
        "direction": "O"
      }
    },
    "components": {
      "vhdlnoclk_0": {
        "vlnv": "xilinx.com:module_ref:vhdlnoclk:1.0",
        "xci_name": "design_1_vhdlnoclk_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "vhdlnoclk",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk65MHz": {
            "direction": "O"
          }
        }
      },
      "ws2812b_0": {
        "vlnv": "xilinx.com:module_ref:ws2812b:1.0",
        "xci_name": "design_1_ws2812b_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "ws2812b",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I"
          },
          "dout": {
            "direction": "O"
          }
        }
      }
    },
    "nets": {
      "ws2812b_0_dout": {
        "ports": [
          "ws2812b_0/dout",
          "dout_0"
        ]
      },
      "vhdlnoclk_0_clk65MHz": {
        "ports": [
          "vhdlnoclk_0/clk65MHz",
          "ws2812b_0/clk"
        ]
      }
    }
  }
}