// Seed: 2943299718
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  output logic [7:0] id_1;
  assign id_1[1-1] = -1;
endmodule
module module_1 #(
    parameter id_15 = 32'd4,
    parameter id_3  = 32'd51
) (
    input uwire id_0,
    input wor id_1,
    output wor id_2,
    input supply0 _id_3,
    input uwire id_4,
    input tri0 id_5,
    output wire id_6,
    input uwire id_7,
    output tri id_8,
    output supply1 id_9,
    input tri id_10,
    input tri0 id_11,
    output tri id_12,
    input tri1 id_13
);
  wire _id_15;
  ;
  wire id_16;
  logic [7:0] id_17;
  module_0 modCall_1 (
      id_17,
      id_16,
      id_16
  );
  wire [id_3 : 1] id_18;
  logic [id_15 : id_15] id_19;
  ;
  wire id_20;
  assign id_8 = -1 & id_17[1];
  logic id_21;
endmodule
