<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (nt64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml audio_message_recorder.twx audio_message_recorder.ncd -o
audio_message_recorder.twr audio_message_recorder.pcf -ucf
audiomessagerecorder.ucf

</twCmdLine><twDesign>audio_message_recorder.ncd</twDesign><twDesignPath>audio_message_recorder.ncd</twDesignPath><twPCF>audio_message_recorder.pcf</twPCF><twPcfPath>audio_message_recorder.pcf</twPcfPath><twDevInfo arch="spartan6" pkg="csg484"><twDevName>xc6slx45</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-3</twSpeedGrade><twSpeedVer>PRODUCTION 1.23 2013-10-13</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="5" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="TIMESPEC TS_sys_clk_pin = PERIOD sys_clk_pin 100000 kHz;" ScopeName="">TS_sys_clk_pin = PERIOD TIMEGRP &quot;sys_clk_pin&quot; 100 MHz HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.334</twMinPer></twConstHead><twPinLimitRpt anchorID="6"><twPinLimitBanner>Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP &quot;sys_clk_pin&quot; 100 MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="7" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="0.742" period="1.667" constraintValue="1.667" deviceLimit="0.925" freqLimit="1081.081" physResource="RAMRapper/u_memory_interface/memc3_infrastructure_inst/u_pll_adv/CLKOUT0" logResource="RAMRapper/u_memory_interface/memc3_infrastructure_inst/u_pll_adv/CLKOUT0" locationPin="PLL_ADV_X0Y2.CLKOUT0" clockNet="RAMRapper/u_memory_interface/memc3_infrastructure_inst/clk_2x_0"/><twPinLimit anchorID="8" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="0.742" period="1.667" constraintValue="1.667" deviceLimit="0.925" freqLimit="1081.081" physResource="RAMRapper/u_memory_interface/memc3_infrastructure_inst/u_pll_adv/CLKOUT1" logResource="RAMRapper/u_memory_interface/memc3_infrastructure_inst/u_pll_adv/CLKOUT1" locationPin="PLL_ADV_X0Y2.CLKOUT1" clockNet="RAMRapper/u_memory_interface/memc3_infrastructure_inst/clk_2x_180"/><twPinLimit anchorID="9" type="MINLOWPULSE" name="Tdcmpw_CLKIN_100_150" slack="6.666" period="10.000" constraintValue="5.000" deviceLimit="1.667" physResource="RAMRapper/u_memory_interface/memc3_infrastructure_inst/u_pll_adv/CLKIN1" logResource="RAMRapper/u_memory_interface/memc3_infrastructure_inst/u_pll_adv/CLKIN1" locationPin="PLL_ADV_X0Y2.CLKIN2" clockNet="RAMRapper/u_memory_interface/memc3_infrastructure_inst/u_pll_adv_ML_NEW_DIVCLK"/></twPinLimitRpt></twConst><twConst anchorID="10" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="TIMESPEC TS_sys_clk_pin = PERIOD sys_clk_pin 100000 kHz;" ScopeName="">TS_RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk_2x_180 = PERIOD         TIMEGRP         &quot;RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk_2x_180&quot;         TS_sys_clk_pin * 6 PHASE 0.833333333 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.499</twMinPer></twConstHead><twPinLimitRpt anchorID="11"><twPinLimitBanner>Component Switching Limit Checks: TS_RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk_2x_180 = PERIOD
        TIMEGRP
        &quot;RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk_2x_180&quot;
        TS_sys_clk_pin * 6 PHASE 0.833333333 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="12" type="MINPERIOD" name="Tmcbcper_PLLCLK" slack="0.167" period="1.666" constraintValue="1.666" deviceLimit="1.499" freqLimit="667.111" physResource="RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/PLLCLK1" logResource="RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/PLLCLK1" locationPin="MCB_X0Y1.PLLCLK1" clockNet="RAMRapper/u_memory_interface/c3_sysclk_2x_180"/></twPinLimitRpt></twConst><twConst anchorID="13" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="TIMESPEC TS_sys_clk_pin = PERIOD sys_clk_pin 100000 kHz;" ScopeName="">TS_RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk_2x_0 = PERIOD         TIMEGRP         &quot;RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk_2x_0&quot;         TS_sys_clk_pin * 6 HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.499</twMinPer></twConstHead><twPinLimitRpt anchorID="14"><twPinLimitBanner>Component Switching Limit Checks: TS_RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk_2x_0 = PERIOD
        TIMEGRP
        &quot;RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk_2x_0&quot;
        TS_sys_clk_pin * 6 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="15" type="MINPERIOD" name="Tmcbcper_PLLCLK" slack="0.167" period="1.666" constraintValue="1.666" deviceLimit="1.499" freqLimit="667.111" physResource="RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/PLLCLK0" logResource="RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/PLLCLK0" locationPin="MCB_X0Y1.PLLCLK0" clockNet="RAMRapper/u_memory_interface/c3_sysclk_2x"/></twPinLimitRpt></twConst><twConst anchorID="16" twConstType="PERIOD" ><twConstHead uID="4"><twConstName UCFConstName="TIMESPEC TS_sys_clk_pin = PERIOD sys_clk_pin 100000 kHz;" ScopeName="">TS_RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk0_bufg_in =         PERIOD TIMEGRP         &quot;RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk0_bufg_in&quot;         TS_sys_clk_pin * 0.375 HIGH 50%;</twConstName><twItemCnt>2045</twItemCnt><twErrCntSetup>38</twErrCntSetup><twErrCntEndPt>38</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>202</twEndPtCnt><twPathErrCnt>336</twPathErrCnt><twMinPer>126063.512</twMinPer></twConstHead><twPathRptBanner iPaths="18" iCriticalPaths="16" sType="EndPoint">Paths for end point RAMin_10 (SLICE_X3Y111.CE), 18 paths
</twPathRptBanner><twPathRpt anchorID="17"><twConstPath anchorID="18" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-9.453</twSlack><twSrc BELType="FF">ac/lrck_divider_4</twSrc><twDest BELType="FF">RAMin_10</twDest><twTotPathDel>3.007</twTotPathDel><twClkSkew dest = "1.178" src = "7.120">5.942</twClkSkew><twDelConst>0.002</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.458" fPhaseErr="0.273" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.506</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ac/lrck_divider_4</twSrc><twDest BELType='FF'>RAMin_10</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X2Y115.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="339759.998">AUD_XCK_OBUF</twSrcClk><twPathDel><twSite>SLICE_X2Y115.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>ac/lrck_divider&lt;7&gt;</twComp><twBEL>ac/lrck_divider_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y112.D5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.557</twDelInfo><twComp>ac/lrck_divider&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y112.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>reqRead</twComp><twBEL>ac/sample_end&lt;1&gt;&lt;7&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y112.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.311</twDelInfo><twComp>N133</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y112.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>reqRead</twComp><twBEL>ac/sample_end&lt;0&gt;&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y112.B6</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.328</twDelInfo><twComp>sample_end&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y112.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>audio_input_sample&lt;15&gt;</twComp><twBEL>_n0233_inv11</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y111.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.336</twDelInfo><twComp>_n0233_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y111.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.363</twDelInfo><twComp>RAMin&lt;11&gt;</twComp><twBEL>RAMin_10</twBEL></twPathDel><twLogDel>1.475</twLogDel><twRouteDel>1.532</twRouteDel><twTotDel>3.007</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="339760.000">systemCLK</twDestClk><twPctLog>49.1</twPctLog><twPctRoute>50.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="19"><twConstPath anchorID="20" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-9.434</twSlack><twSrc BELType="FF">ac/lrck_divider_2</twSrc><twDest BELType="FF">RAMin_10</twDest><twTotPathDel>2.987</twTotPathDel><twClkSkew dest = "1.178" src = "7.121">5.943</twClkSkew><twDelConst>0.002</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.458" fPhaseErr="0.273" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.506</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ac/lrck_divider_2</twSrc><twDest BELType='FF'>RAMin_10</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X2Y114.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="339759.998">AUD_XCK_OBUF</twSrcClk><twPathDel><twSite>SLICE_X2Y114.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>ac/lrck_divider&lt;3&gt;</twComp><twBEL>ac/lrck_divider_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y112.C1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.977</twDelInfo><twComp>ac/lrck_divider&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y112.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>reqRead</twComp><twBEL>ac/sample_end&lt;1&gt;&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y112.B5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.401</twDelInfo><twComp>sample_end&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y112.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>audio_input_sample&lt;15&gt;</twComp><twBEL>_n0233_inv11</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y111.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.336</twDelInfo><twComp>_n0233_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y111.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.363</twDelInfo><twComp>RAMin&lt;11&gt;</twComp><twBEL>RAMin_10</twBEL></twPathDel><twLogDel>1.273</twLogDel><twRouteDel>1.714</twRouteDel><twTotDel>2.987</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="339760.000">systemCLK</twDestClk><twPctLog>42.6</twPctLog><twPctRoute>57.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="21"><twConstPath anchorID="22" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-9.409</twSlack><twSrc BELType="FF">ac/lrck_divider_0</twSrc><twDest BELType="FF">RAMin_10</twDest><twTotPathDel>2.962</twTotPathDel><twClkSkew dest = "1.178" src = "7.121">5.943</twClkSkew><twDelConst>0.002</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.458" fPhaseErr="0.273" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.506</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ac/lrck_divider_0</twSrc><twDest BELType='FF'>RAMin_10</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X2Y114.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="339759.998">AUD_XCK_OBUF</twSrcClk><twPathDel><twSite>SLICE_X2Y114.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>ac/lrck_divider&lt;3&gt;</twComp><twBEL>ac/lrck_divider_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y112.D4</twSite><twDelType>net</twDelType><twFanCnt>27</twFanCnt><twDelInfo twEdge="twRising">0.512</twDelInfo><twComp>ac/lrck_divider&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y112.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>reqRead</twComp><twBEL>ac/sample_end&lt;1&gt;&lt;7&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y112.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.311</twDelInfo><twComp>N133</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y112.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>reqRead</twComp><twBEL>ac/sample_end&lt;0&gt;&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y112.B6</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.328</twDelInfo><twComp>sample_end&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y112.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>audio_input_sample&lt;15&gt;</twComp><twBEL>_n0233_inv11</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y111.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.336</twDelInfo><twComp>_n0233_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y111.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.363</twDelInfo><twComp>RAMin&lt;11&gt;</twComp><twBEL>RAMin_10</twBEL></twPathDel><twLogDel>1.475</twLogDel><twRouteDel>1.487</twRouteDel><twTotDel>2.962</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="339760.000">systemCLK</twDestClk><twPctLog>49.8</twPctLog><twPctRoute>50.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="18" iCriticalPaths="16" sType="EndPoint">Paths for end point RAMin_8 (SLICE_X3Y111.CE), 18 paths
</twPathRptBanner><twPathRpt anchorID="23"><twConstPath anchorID="24" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-9.451</twSlack><twSrc BELType="FF">ac/lrck_divider_4</twSrc><twDest BELType="FF">RAMin_8</twDest><twTotPathDel>3.005</twTotPathDel><twClkSkew dest = "1.178" src = "7.120">5.942</twClkSkew><twDelConst>0.002</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.458" fPhaseErr="0.273" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.506</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ac/lrck_divider_4</twSrc><twDest BELType='FF'>RAMin_8</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X2Y115.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="339759.998">AUD_XCK_OBUF</twSrcClk><twPathDel><twSite>SLICE_X2Y115.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>ac/lrck_divider&lt;7&gt;</twComp><twBEL>ac/lrck_divider_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y112.D5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.557</twDelInfo><twComp>ac/lrck_divider&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y112.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>reqRead</twComp><twBEL>ac/sample_end&lt;1&gt;&lt;7&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y112.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.311</twDelInfo><twComp>N133</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y112.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>reqRead</twComp><twBEL>ac/sample_end&lt;0&gt;&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y112.B6</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.328</twDelInfo><twComp>sample_end&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y112.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>audio_input_sample&lt;15&gt;</twComp><twBEL>_n0233_inv11</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y111.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.336</twDelInfo><twComp>_n0233_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y111.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.361</twDelInfo><twComp>RAMin&lt;11&gt;</twComp><twBEL>RAMin_8</twBEL></twPathDel><twLogDel>1.473</twLogDel><twRouteDel>1.532</twRouteDel><twTotDel>3.005</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="339760.000">systemCLK</twDestClk><twPctLog>49.0</twPctLog><twPctRoute>51.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="25"><twConstPath anchorID="26" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-9.432</twSlack><twSrc BELType="FF">ac/lrck_divider_2</twSrc><twDest BELType="FF">RAMin_8</twDest><twTotPathDel>2.985</twTotPathDel><twClkSkew dest = "1.178" src = "7.121">5.943</twClkSkew><twDelConst>0.002</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.458" fPhaseErr="0.273" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.506</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ac/lrck_divider_2</twSrc><twDest BELType='FF'>RAMin_8</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X2Y114.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="339759.998">AUD_XCK_OBUF</twSrcClk><twPathDel><twSite>SLICE_X2Y114.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>ac/lrck_divider&lt;3&gt;</twComp><twBEL>ac/lrck_divider_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y112.C1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.977</twDelInfo><twComp>ac/lrck_divider&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y112.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>reqRead</twComp><twBEL>ac/sample_end&lt;1&gt;&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y112.B5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.401</twDelInfo><twComp>sample_end&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y112.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>audio_input_sample&lt;15&gt;</twComp><twBEL>_n0233_inv11</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y111.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.336</twDelInfo><twComp>_n0233_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y111.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.361</twDelInfo><twComp>RAMin&lt;11&gt;</twComp><twBEL>RAMin_8</twBEL></twPathDel><twLogDel>1.271</twLogDel><twRouteDel>1.714</twRouteDel><twTotDel>2.985</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="339760.000">systemCLK</twDestClk><twPctLog>42.6</twPctLog><twPctRoute>57.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="27"><twConstPath anchorID="28" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-9.407</twSlack><twSrc BELType="FF">ac/lrck_divider_0</twSrc><twDest BELType="FF">RAMin_8</twDest><twTotPathDel>2.960</twTotPathDel><twClkSkew dest = "1.178" src = "7.121">5.943</twClkSkew><twDelConst>0.002</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.458" fPhaseErr="0.273" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.506</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ac/lrck_divider_0</twSrc><twDest BELType='FF'>RAMin_8</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X2Y114.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="339759.998">AUD_XCK_OBUF</twSrcClk><twPathDel><twSite>SLICE_X2Y114.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>ac/lrck_divider&lt;3&gt;</twComp><twBEL>ac/lrck_divider_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y112.D4</twSite><twDelType>net</twDelType><twFanCnt>27</twFanCnt><twDelInfo twEdge="twRising">0.512</twDelInfo><twComp>ac/lrck_divider&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y112.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>reqRead</twComp><twBEL>ac/sample_end&lt;1&gt;&lt;7&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y112.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.311</twDelInfo><twComp>N133</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y112.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>reqRead</twComp><twBEL>ac/sample_end&lt;0&gt;&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y112.B6</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.328</twDelInfo><twComp>sample_end&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y112.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>audio_input_sample&lt;15&gt;</twComp><twBEL>_n0233_inv11</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y111.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.336</twDelInfo><twComp>_n0233_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y111.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.361</twDelInfo><twComp>RAMin&lt;11&gt;</twComp><twBEL>RAMin_8</twBEL></twPathDel><twLogDel>1.473</twLogDel><twRouteDel>1.487</twRouteDel><twTotDel>2.960</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="339760.000">systemCLK</twDestClk><twPctLog>49.8</twPctLog><twPctRoute>50.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="18" iCriticalPaths="16" sType="EndPoint">Paths for end point RAMin_6 (SLICE_X1Y110.CE), 18 paths
</twPathRptBanner><twPathRpt anchorID="29"><twConstPath anchorID="30" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-9.437</twSlack><twSrc BELType="FF">ac/lrck_divider_4</twSrc><twDest BELType="FF">RAMin_6</twDest><twTotPathDel>2.990</twTotPathDel><twClkSkew dest = "1.177" src = "7.120">5.943</twClkSkew><twDelConst>0.002</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.458" fPhaseErr="0.273" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.506</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ac/lrck_divider_4</twSrc><twDest BELType='FF'>RAMin_6</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X2Y115.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="339759.998">AUD_XCK_OBUF</twSrcClk><twPathDel><twSite>SLICE_X2Y115.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>ac/lrck_divider&lt;7&gt;</twComp><twBEL>ac/lrck_divider_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y112.D5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.557</twDelInfo><twComp>ac/lrck_divider&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y112.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>reqRead</twComp><twBEL>ac/sample_end&lt;1&gt;&lt;7&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y112.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.311</twDelInfo><twComp>N133</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y112.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>reqRead</twComp><twBEL>ac/sample_end&lt;0&gt;&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y112.B6</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.328</twDelInfo><twComp>sample_end&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y112.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>audio_input_sample&lt;15&gt;</twComp><twBEL>_n0233_inv11</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y110.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>_n0233_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y110.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>RAMin&lt;3&gt;</twComp><twBEL>RAMin_6</twBEL></twPathDel><twLogDel>1.472</twLogDel><twRouteDel>1.518</twRouteDel><twTotDel>2.990</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="339760.000">systemCLK</twDestClk><twPctLog>49.2</twPctLog><twPctRoute>50.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="31"><twConstPath anchorID="32" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-9.418</twSlack><twSrc BELType="FF">ac/lrck_divider_2</twSrc><twDest BELType="FF">RAMin_6</twDest><twTotPathDel>2.970</twTotPathDel><twClkSkew dest = "1.177" src = "7.121">5.944</twClkSkew><twDelConst>0.002</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.458" fPhaseErr="0.273" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.506</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ac/lrck_divider_2</twSrc><twDest BELType='FF'>RAMin_6</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X2Y114.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="339759.998">AUD_XCK_OBUF</twSrcClk><twPathDel><twSite>SLICE_X2Y114.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>ac/lrck_divider&lt;3&gt;</twComp><twBEL>ac/lrck_divider_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y112.C1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.977</twDelInfo><twComp>ac/lrck_divider&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y112.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>reqRead</twComp><twBEL>ac/sample_end&lt;1&gt;&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y112.B5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.401</twDelInfo><twComp>sample_end&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y112.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>audio_input_sample&lt;15&gt;</twComp><twBEL>_n0233_inv11</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y110.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>_n0233_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y110.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>RAMin&lt;3&gt;</twComp><twBEL>RAMin_6</twBEL></twPathDel><twLogDel>1.270</twLogDel><twRouteDel>1.700</twRouteDel><twTotDel>2.970</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="339760.000">systemCLK</twDestClk><twPctLog>42.8</twPctLog><twPctRoute>57.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="33"><twConstPath anchorID="34" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-9.393</twSlack><twSrc BELType="FF">ac/lrck_divider_0</twSrc><twDest BELType="FF">RAMin_6</twDest><twTotPathDel>2.945</twTotPathDel><twClkSkew dest = "1.177" src = "7.121">5.944</twClkSkew><twDelConst>0.002</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.458" fPhaseErr="0.273" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.506</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ac/lrck_divider_0</twSrc><twDest BELType='FF'>RAMin_6</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X2Y114.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="339759.998">AUD_XCK_OBUF</twSrcClk><twPathDel><twSite>SLICE_X2Y114.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>ac/lrck_divider&lt;3&gt;</twComp><twBEL>ac/lrck_divider_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y112.D4</twSite><twDelType>net</twDelType><twFanCnt>27</twFanCnt><twDelInfo twEdge="twRising">0.512</twDelInfo><twComp>ac/lrck_divider&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y112.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>reqRead</twComp><twBEL>ac/sample_end&lt;1&gt;&lt;7&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y112.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.311</twDelInfo><twComp>N133</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y112.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>reqRead</twComp><twBEL>ac/sample_end&lt;0&gt;&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y112.B6</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.328</twDelInfo><twComp>sample_end&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y112.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>audio_input_sample&lt;15&gt;</twComp><twBEL>_n0233_inv11</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y110.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>_n0233_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y110.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>RAMin&lt;3&gt;</twComp><twBEL>RAMin_6</twBEL></twPathDel><twLogDel>1.472</twLogDel><twRouteDel>1.473</twRouteDel><twTotDel>2.945</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="339760.000">systemCLK</twDestClk><twPctLog>50.0</twPctLog><twPctRoute>50.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk0_bufg_in =
        PERIOD TIMEGRP
        &quot;RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk0_bufg_in&quot;
        TS_sys_clk_pin * 0.375 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point state_FSM_FFd2 (SLICE_X1Y111.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="35"><twConstPath anchorID="36" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.464</twSlack><twSrc BELType="FF">state_FSM_FFd2</twSrc><twDest BELType="FF">state_FSM_FFd2</twDest><twTotPathDel>0.464</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>state_FSM_FFd2</twSrc><twDest BELType='FF'>state_FSM_FFd2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X1Y111.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">systemCLK</twSrcClk><twPathDel><twSite>SLICE_X1Y111.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>state_FSM_FFd3</twComp><twBEL>state_FSM_FFd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y111.A6</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twFalling">0.051</twDelInfo><twComp>state_FSM_FFd2</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X1Y111.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.215</twDelInfo><twComp>state_FSM_FFd3</twComp><twBEL>state_FSM_FFd2-In1</twBEL><twBEL>state_FSM_FFd2</twBEL></twPathDel><twLogDel>0.413</twLogDel><twRouteDel>0.051</twRouteDel><twTotDel>0.464</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">systemCLK</twDestClk><twPctLog>89.0</twPctLog><twPctRoute>11.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point reqRead (SLICE_X2Y112.B5), 1 path
</twPathRptBanner><twPathRpt anchorID="37"><twConstPath anchorID="38" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.497</twSlack><twSrc BELType="FF">reqRead</twSrc><twDest BELType="FF">reqRead</twDest><twTotPathDel>0.497</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>reqRead</twSrc><twDest BELType='FF'>reqRead</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X2Y112.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">systemCLK</twSrcClk><twPathDel><twSite>SLICE_X2Y112.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.234</twDelInfo><twComp>reqRead</twComp><twBEL>reqRead</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y112.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.066</twDelInfo><twComp>reqRead</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X2Y112.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.197</twDelInfo><twComp>reqRead</twComp><twBEL>state[3]_reqRead_Select_33_o11</twBEL><twBEL>reqRead</twBEL></twPathDel><twLogDel>0.431</twLogDel><twRouteDel>0.066</twRouteDel><twTotDel>0.497</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">systemCLK</twDestClk><twPctLog>86.7</twPctLog><twPctRoute>13.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point state_FSM_FFd3 (SLICE_X1Y111.B5), 1 path
</twPathRptBanner><twPathRpt anchorID="39"><twConstPath anchorID="40" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.505</twSlack><twSrc BELType="FF">state_FSM_FFd3</twSrc><twDest BELType="FF">state_FSM_FFd3</twDest><twTotPathDel>0.505</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>state_FSM_FFd3</twSrc><twDest BELType='FF'>state_FSM_FFd3</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X1Y111.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">systemCLK</twSrcClk><twPathDel><twSite>SLICE_X1Y111.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>state_FSM_FFd3</twComp><twBEL>state_FSM_FFd3</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y111.B5</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twFalling">0.092</twDelInfo><twComp>state_FSM_FFd3</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X1Y111.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.215</twDelInfo><twComp>state_FSM_FFd3</twComp><twBEL>state_FSM_FFd3-In2</twBEL><twBEL>state_FSM_FFd3</twBEL></twPathDel><twLogDel>0.413</twLogDel><twRouteDel>0.092</twRouteDel><twTotDel>0.505</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">systemCLK</twDestClk><twPctLog>81.8</twPctLog><twPctRoute>18.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="41"><twPinLimitBanner>Component Switching Limit Checks: TS_RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk0_bufg_in =
        PERIOD TIMEGRP
        &quot;RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk0_bufg_in&quot;
        TS_sys_clk_pin * 0.375 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="42" type="MINPERIOD" name="Tdcmper_CLKFX" slack="7.330" period="10.000" constraintValue="10.000" deviceLimit="2.670" freqLimit="374.532" physResource="clock_generator/dcm_sp_inst/CLKFX" logResource="clock_generator/dcm_sp_inst/CLKFX" locationPin="DCM_X0Y1.CLKFX" clockNet="clock_generator/clkfx"/><twPinLimit anchorID="43" type="MINLOWPULSE" name="Tdcmpw_CLKIN_25_50" slack="10.666" period="26.666" constraintValue="13.333" deviceLimit="8.000" physResource="clock_generator/dcm_sp_inst/CLKIN" logResource="clock_generator/dcm_sp_inst/CLKIN" locationPin="DCM_X0Y1.CLKIN" clockNet="clock_generator/clkin1"/><twPinLimit anchorID="44" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_25_50" slack="10.666" period="26.666" constraintValue="13.333" deviceLimit="8.000" physResource="clock_generator/dcm_sp_inst/CLKIN" logResource="clock_generator/dcm_sp_inst/CLKIN" locationPin="DCM_X0Y1.CLKIN" clockNet="clock_generator/clkin1"/></twPinLimitRpt></twConst><twConst anchorID="45" twConstType="PERIOD" ><twConstHead uID="5"><twConstName UCFConstName="TIMESPEC TS_sys_clk_pin = PERIOD sys_clk_pin 100000 kHz;" ScopeName="">TS_RAMRapper_u_memory_interface_memc3_infrastructure_inst_mcb_drp_clk_bufg_in         = PERIOD TIMEGRP         &quot;RAMRapper_u_memory_interface_memc3_infrastructure_inst_mcb_drp_clk_bufg_in&quot;         TS_sys_clk_pin * 0.75 HIGH 50%;</twConstName><twItemCnt>24280</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1619</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>9.529</twMinPer></twConstHead><twPathRptBanner iPaths="166" iCriticalPaths="0" sType="EndPoint">Paths for end point RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_6 (SLICE_X20Y54.CE), 166 paths
</twPathRptBanner><twPathRpt anchorID="46"><twConstPath anchorID="47" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.804</twSlack><twSrc BELType="FF">RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd27</twSrc><twDest BELType="FF">RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_6</twDest><twTotPathDel>9.404</twTotPathDel><twClkSkew dest = "0.235" src = "0.256">0.021</twClkSkew><twDelConst>13.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.195" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.104</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd27</twSrc><twDest BELType='FF'>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_6</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X20Y60.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">RAMRapper/u_memory_interface/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X20Y60.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd29</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd27</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y47.B5</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.769</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd27</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y47.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd26</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_25_o_wide_mux_246_OUT&lt;5&gt;61</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y59.A3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.920</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_25_o_wide_mux_246_OUT&lt;5&gt;6</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y59.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1311_inv1</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE&lt;1&gt;4</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y59.C2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.435</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y59.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1311_inv1</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1032&lt;1&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y60.C5</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.831</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1032</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y60.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1534_inv</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1235_inv3</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y59.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.354</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1235_inv3</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y59.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1858_inv1</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1235_inv_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y59.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.595</twDelInfo><twComp>N38</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y59.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1858_inv1</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1235_inv</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y54.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.286</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1235_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y54.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA&lt;6&gt;</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_6</twBEL></twPathDel><twLogDel>2.214</twLogDel><twRouteDel>7.190</twRouteDel><twTotDel>9.404</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="13.333">RAMRapper/u_memory_interface/c3_mcb_drp_clk</twDestClk><twPctLog>23.5</twPctLog><twPctRoute>76.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="48"><twConstPath anchorID="49" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.982</twSlack><twSrc BELType="FF">RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd35</twSrc><twDest BELType="FF">RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_6</twDest><twTotPathDel>9.228</twTotPathDel><twClkSkew dest = "0.235" src = "0.254">0.019</twClkSkew><twDelConst>13.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.195" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.104</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd35</twSrc><twDest BELType='FF'>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_6</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X14Y60.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">RAMRapper/u_memory_interface/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X14Y60.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd37</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd35</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y47.B4</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.554</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd35</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y47.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd26</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_25_o_wide_mux_246_OUT&lt;5&gt;61</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y59.A3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.920</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_25_o_wide_mux_246_OUT&lt;5&gt;6</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y59.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1311_inv1</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE&lt;1&gt;4</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y59.C2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.435</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y59.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1311_inv1</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1032&lt;1&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y60.C5</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.831</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1032</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y60.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1534_inv</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1235_inv3</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y59.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.354</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1235_inv3</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y59.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1858_inv1</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1235_inv_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y59.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.595</twDelInfo><twComp>N38</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y59.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1858_inv1</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1235_inv</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y54.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.286</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1235_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y54.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA&lt;6&gt;</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_6</twBEL></twPathDel><twLogDel>2.253</twLogDel><twRouteDel>6.975</twRouteDel><twTotDel>9.228</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="13.333">RAMRapper/u_memory_interface/c3_mcb_drp_clk</twDestClk><twPctLog>24.4</twPctLog><twPctRoute>75.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="50"><twConstPath anchorID="51" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.847</twSlack><twSrc BELType="FF">RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd18</twSrc><twDest BELType="FF">RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_6</twDest><twTotPathDel>8.360</twTotPathDel><twClkSkew dest = "0.235" src = "0.257">0.022</twClkSkew><twDelConst>13.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.195" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.104</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd18</twSrc><twDest BELType='FF'>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_6</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X15Y49.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">RAMRapper/u_memory_interface/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X15Y49.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state[2]_sync_rst_AND_23_o_inv</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd18</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y62.C5</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.606</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd18</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y62.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE&lt;2&gt;3</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE&lt;1&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y59.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.048</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE&lt;1&gt;3</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y59.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1311_inv1</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE&lt;1&gt;4</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y59.C2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.435</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y59.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1311_inv1</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1032&lt;1&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y60.C5</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.831</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1032</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y60.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1534_inv</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1235_inv3</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y59.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.354</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1235_inv3</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y59.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1858_inv1</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1235_inv_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y59.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.595</twDelInfo><twComp>N38</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y59.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1858_inv1</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1235_inv</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y54.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.286</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1235_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y54.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA&lt;6&gt;</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_6</twBEL></twPathDel><twLogDel>2.205</twLogDel><twRouteDel>6.155</twRouteDel><twTotDel>8.360</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="13.333">RAMRapper/u_memory_interface/c3_mcb_drp_clk</twDestClk><twPctLog>26.4</twPctLog><twPctRoute>73.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="166" iCriticalPaths="0" sType="EndPoint">Paths for end point RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_2 (SLICE_X19Y54.CE), 166 paths
</twPathRptBanner><twPathRpt anchorID="52"><twConstPath anchorID="53" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.968</twSlack><twSrc BELType="FF">RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd27</twSrc><twDest BELType="FF">RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_2</twDest><twTotPathDel>9.240</twTotPathDel><twClkSkew dest = "0.235" src = "0.256">0.021</twClkSkew><twDelConst>13.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.195" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.104</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd27</twSrc><twDest BELType='FF'>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_2</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X20Y60.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">RAMRapper/u_memory_interface/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X20Y60.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd29</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd27</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y47.B5</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.769</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd27</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y47.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd26</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_25_o_wide_mux_246_OUT&lt;5&gt;61</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y59.A3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.920</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_25_o_wide_mux_246_OUT&lt;5&gt;6</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y59.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1311_inv1</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE&lt;1&gt;4</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y59.C2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.435</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y59.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1311_inv1</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1032&lt;1&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y60.C5</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.831</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1032</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y60.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1534_inv</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1235_inv3</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y59.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.354</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1235_inv3</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y59.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1858_inv1</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1235_inv_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y59.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.595</twDelInfo><twComp>N38</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y59.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1858_inv1</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1235_inv</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y54.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.096</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1235_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y54.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.340</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA&lt;3&gt;</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_2</twBEL></twPathDel><twLogDel>2.240</twLogDel><twRouteDel>7.000</twRouteDel><twTotDel>9.240</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="13.333">RAMRapper/u_memory_interface/c3_mcb_drp_clk</twDestClk><twPctLog>24.2</twPctLog><twPctRoute>75.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="54"><twConstPath anchorID="55" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.146</twSlack><twSrc BELType="FF">RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd35</twSrc><twDest BELType="FF">RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_2</twDest><twTotPathDel>9.064</twTotPathDel><twClkSkew dest = "0.235" src = "0.254">0.019</twClkSkew><twDelConst>13.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.195" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.104</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd35</twSrc><twDest BELType='FF'>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_2</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X14Y60.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">RAMRapper/u_memory_interface/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X14Y60.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd37</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd35</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y47.B4</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.554</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd35</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y47.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd26</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_25_o_wide_mux_246_OUT&lt;5&gt;61</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y59.A3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.920</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_25_o_wide_mux_246_OUT&lt;5&gt;6</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y59.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1311_inv1</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE&lt;1&gt;4</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y59.C2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.435</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y59.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1311_inv1</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1032&lt;1&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y60.C5</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.831</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1032</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y60.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1534_inv</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1235_inv3</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y59.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.354</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1235_inv3</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y59.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1858_inv1</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1235_inv_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y59.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.595</twDelInfo><twComp>N38</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y59.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1858_inv1</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1235_inv</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y54.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.096</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1235_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y54.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.340</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA&lt;3&gt;</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_2</twBEL></twPathDel><twLogDel>2.279</twLogDel><twRouteDel>6.785</twRouteDel><twTotDel>9.064</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="13.333">RAMRapper/u_memory_interface/c3_mcb_drp_clk</twDestClk><twPctLog>25.1</twPctLog><twPctRoute>74.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="56"><twConstPath anchorID="57" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.011</twSlack><twSrc BELType="FF">RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd18</twSrc><twDest BELType="FF">RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_2</twDest><twTotPathDel>8.196</twTotPathDel><twClkSkew dest = "0.235" src = "0.257">0.022</twClkSkew><twDelConst>13.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.195" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.104</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd18</twSrc><twDest BELType='FF'>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_2</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X15Y49.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">RAMRapper/u_memory_interface/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X15Y49.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state[2]_sync_rst_AND_23_o_inv</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd18</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y62.C5</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.606</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd18</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y62.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE&lt;2&gt;3</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE&lt;1&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y59.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.048</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE&lt;1&gt;3</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y59.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1311_inv1</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE&lt;1&gt;4</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y59.C2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.435</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y59.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1311_inv1</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1032&lt;1&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y60.C5</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.831</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1032</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y60.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1534_inv</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1235_inv3</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y59.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.354</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1235_inv3</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y59.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1858_inv1</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1235_inv_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y59.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.595</twDelInfo><twComp>N38</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y59.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1858_inv1</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1235_inv</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y54.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.096</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1235_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y54.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.340</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA&lt;3&gt;</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_2</twBEL></twPathDel><twLogDel>2.231</twLogDel><twRouteDel>5.965</twRouteDel><twTotDel>8.196</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="13.333">RAMRapper/u_memory_interface/c3_mcb_drp_clk</twDestClk><twPctLog>27.2</twPctLog><twPctRoute>72.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="166" iCriticalPaths="0" sType="EndPoint">Paths for end point RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_1 (SLICE_X19Y54.CE), 166 paths
</twPathRptBanner><twPathRpt anchorID="58"><twConstPath anchorID="59" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.984</twSlack><twSrc BELType="FF">RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd27</twSrc><twDest BELType="FF">RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_1</twDest><twTotPathDel>9.224</twTotPathDel><twClkSkew dest = "0.235" src = "0.256">0.021</twClkSkew><twDelConst>13.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.195" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.104</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd27</twSrc><twDest BELType='FF'>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_1</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X20Y60.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">RAMRapper/u_memory_interface/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X20Y60.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd29</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd27</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y47.B5</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.769</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd27</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y47.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd26</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_25_o_wide_mux_246_OUT&lt;5&gt;61</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y59.A3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.920</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_25_o_wide_mux_246_OUT&lt;5&gt;6</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y59.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1311_inv1</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE&lt;1&gt;4</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y59.C2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.435</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y59.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1311_inv1</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1032&lt;1&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y60.C5</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.831</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1032</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y60.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1534_inv</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1235_inv3</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y59.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.354</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1235_inv3</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y59.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1858_inv1</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1235_inv_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y59.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.595</twDelInfo><twComp>N38</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y59.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1858_inv1</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1235_inv</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y54.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.096</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1235_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y54.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.324</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA&lt;3&gt;</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_1</twBEL></twPathDel><twLogDel>2.224</twLogDel><twRouteDel>7.000</twRouteDel><twTotDel>9.224</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="13.333">RAMRapper/u_memory_interface/c3_mcb_drp_clk</twDestClk><twPctLog>24.1</twPctLog><twPctRoute>75.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="60"><twConstPath anchorID="61" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.162</twSlack><twSrc BELType="FF">RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd35</twSrc><twDest BELType="FF">RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_1</twDest><twTotPathDel>9.048</twTotPathDel><twClkSkew dest = "0.235" src = "0.254">0.019</twClkSkew><twDelConst>13.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.195" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.104</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd35</twSrc><twDest BELType='FF'>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_1</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X14Y60.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">RAMRapper/u_memory_interface/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X14Y60.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd37</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd35</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y47.B4</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.554</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd35</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y47.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd26</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_25_o_wide_mux_246_OUT&lt;5&gt;61</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y59.A3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.920</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_25_o_wide_mux_246_OUT&lt;5&gt;6</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y59.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1311_inv1</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE&lt;1&gt;4</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y59.C2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.435</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y59.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1311_inv1</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1032&lt;1&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y60.C5</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.831</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1032</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y60.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1534_inv</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1235_inv3</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y59.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.354</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1235_inv3</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y59.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1858_inv1</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1235_inv_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y59.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.595</twDelInfo><twComp>N38</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y59.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1858_inv1</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1235_inv</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y54.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.096</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1235_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y54.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.324</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA&lt;3&gt;</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_1</twBEL></twPathDel><twLogDel>2.263</twLogDel><twRouteDel>6.785</twRouteDel><twTotDel>9.048</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="13.333">RAMRapper/u_memory_interface/c3_mcb_drp_clk</twDestClk><twPctLog>25.0</twPctLog><twPctRoute>75.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="62"><twConstPath anchorID="63" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.027</twSlack><twSrc BELType="FF">RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd18</twSrc><twDest BELType="FF">RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_1</twDest><twTotPathDel>8.180</twTotPathDel><twClkSkew dest = "0.235" src = "0.257">0.022</twClkSkew><twDelConst>13.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.195" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.104</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd18</twSrc><twDest BELType='FF'>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_1</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X15Y49.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">RAMRapper/u_memory_interface/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X15Y49.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state[2]_sync_rst_AND_23_o_inv</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd18</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y62.C5</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.606</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd18</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y62.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE&lt;2&gt;3</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE&lt;1&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y59.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.048</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE&lt;1&gt;3</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y59.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1311_inv1</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE&lt;1&gt;4</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y59.C2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.435</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y59.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1311_inv1</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1032&lt;1&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y60.C5</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.831</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1032</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y60.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1534_inv</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1235_inv3</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y59.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.354</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1235_inv3</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y59.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1858_inv1</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1235_inv_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y59.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.595</twDelInfo><twComp>N38</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y59.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1858_inv1</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1235_inv</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y54.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.096</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1235_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y54.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.324</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA&lt;3&gt;</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_1</twBEL></twPathDel><twLogDel>2.215</twLogDel><twRouteDel>5.965</twRouteDel><twTotDel>8.180</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="13.333">RAMRapper/u_memory_interface/c3_mcb_drp_clk</twDestClk><twPctLog>27.1</twPctLog><twPctRoute>72.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_RAMRapper_u_memory_interface_memc3_infrastructure_inst_mcb_drp_clk_bufg_in
        = PERIOD TIMEGRP
        &quot;RAMRapper_u_memory_interface_memc3_infrastructure_inst_mcb_drp_clk_bufg_in&quot;
        TS_sys_clk_pin * 0.75 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_CMD_VALID (SLICE_X17Y63.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="64"><twConstPath anchorID="65" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.353</twSlack><twSrc BELType="FF">RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg</twSrc><twDest BELType="FF">RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_CMD_VALID</twDest><twTotPathDel>0.366</twTotPathDel><twClkSkew dest = "0.277" src = "0.264">-0.013</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg</twSrc><twDest BELType='FF'>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_CMD_VALID</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X15Y64.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="13.333">RAMRapper/u_memory_interface/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X15Y64.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y63.SR</twSite><twDelType>net</twDelType><twFanCnt>78</twFanCnt><twDelInfo twEdge="twFalling">0.306</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X17Y63.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twFalling">-0.138</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_USE_BKST</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_CMD_VALID</twBEL></twPathDel><twLogDel>0.060</twLogDel><twRouteDel>0.306</twRouteDel><twTotDel>0.366</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="13.333">RAMRapper/u_memory_interface/c3_mcb_drp_clk</twDestClk><twPctLog>16.4</twPctLog><twPctRoute>83.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_USE_BKST (SLICE_X17Y63.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="66"><twConstPath anchorID="67" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.364</twSlack><twSrc BELType="FF">RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg</twSrc><twDest BELType="FF">RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_USE_BKST</twDest><twTotPathDel>0.377</twTotPathDel><twClkSkew dest = "0.277" src = "0.264">-0.013</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg</twSrc><twDest BELType='FF'>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_USE_BKST</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X15Y64.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="13.333">RAMRapper/u_memory_interface/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X15Y64.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y63.SR</twSite><twDelType>net</twDelType><twFanCnt>78</twFanCnt><twDelInfo twEdge="twFalling">0.306</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X17Y63.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twFalling">-0.127</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_USE_BKST</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_USE_BKST</twBEL></twPathDel><twLogDel>0.071</twLogDel><twRouteDel>0.306</twRouteDel><twTotDel>0.377</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="13.333">RAMRapper/u_memory_interface/c3_mcb_drp_clk</twDestClk><twPctLog>18.8</twPctLog><twPctRoute>81.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd10 (SLICE_X18Y59.A5), 1 path
</twPathRptBanner><twPathRpt anchorID="68"><twConstPath anchorID="69" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.406</twSlack><twSrc BELType="FF">RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd11</twSrc><twDest BELType="FF">RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd10</twDest><twTotPathDel>0.408</twTotPathDel><twClkSkew dest = "0.039" src = "0.037">-0.002</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd11</twSrc><twDest BELType='FF'>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd10</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X19Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="13.333">RAMRapper/u_memory_interface/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X19Y59.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd13</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd11</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y59.A5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.079</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd11</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X18Y59.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.131</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd12</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd10-In11</twBEL><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd10</twBEL></twPathDel><twLogDel>0.329</twLogDel><twRouteDel>0.079</twRouteDel><twTotDel>0.408</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="13.333">RAMRapper/u_memory_interface/c3_mcb_drp_clk</twDestClk><twPctLog>80.6</twPctLog><twPctRoute>19.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="70"><twPinLimitBanner>Component Switching Limit Checks: TS_RAMRapper_u_memory_interface_memc3_infrastructure_inst_mcb_drp_clk_bufg_in
        = PERIOD TIMEGRP
        &quot;RAMRapper_u_memory_interface_memc3_infrastructure_inst_mcb_drp_clk_bufg_in&quot;
        TS_sys_clk_pin * 0.75 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="71" type="MINPERIOD" name="Tbcper_I" slack="11.603" period="13.333" constraintValue="13.333" deviceLimit="1.730" freqLimit="578.035" physResource="RAMRapper/u_memory_interface/memc3_infrastructure_inst/U_BUFG_CLK1/I0" logResource="RAMRapper/u_memory_interface/memc3_infrastructure_inst/U_BUFG_CLK1/I0" locationPin="BUFGMUX_X2Y12.I0" clockNet="RAMRapper/u_memory_interface/memc3_infrastructure_inst/mcb_drp_clk_bufg_in"/><twPinLimit anchorID="72" type="MINPERIOD" name="Tmcbcper_UICLK" slack="12.333" period="13.333" constraintValue="13.333" deviceLimit="1.000" freqLimit="1000.000" physResource="RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/UICLK" logResource="RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/UICLK" locationPin="MCB_X0Y1.UICLK" clockNet="RAMRapper/u_memory_interface/c3_mcb_drp_clk"/><twPinLimit anchorID="73" type="MINHIGHPULSE" name="Trpw" slack="12.903" period="13.333" constraintValue="6.666" deviceLimit="0.215" physResource="RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER&lt;3&gt;/SR" logResource="RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_0/SR" locationPin="SLICE_X54Y43.SR" clockNet="RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/int_sys_rst"/></twPinLimitRpt></twConst><twConst anchorID="74" twConstType="PERIOD" ><twConstHead uID="6"><twConstName UCFConstName="" ScopeName="">TS_clock_generator_clkfx = PERIOD TIMEGRP &quot;clock_generator_clkfx&quot;         TS_RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk0_bufg_in         * 2.66666667 HIGH 50%;</twConstName><twItemCnt>23356</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1335</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>8.663</twMinPer></twConstHead><twPathRptBanner iPaths="171" iCriticalPaths="0" sType="EndPoint">Paths for end point UART/transmitter/pointer1_flop (SLICE_X15Y27.C4), 171 paths
</twPathRptBanner><twPathRpt anchorID="75"><twConstPath anchorID="76" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.337</twSlack><twSrc BELType="RAM">CPU/pblaze_rom/kcpsm6_rom_hl</twSrc><twDest BELType="FF">UART/transmitter/pointer1_flop</twDest><twTotPathDel>8.404</twTotPathDel><twClkSkew dest = "0.478" src = "0.505">0.027</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.458" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.232</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>CPU/pblaze_rom/kcpsm6_rom_hl</twSrc><twDest BELType='FF'>UART/transmitter/pointer1_flop</twDest><twLogLvls>7</twLogLvls><twSrcSite>RAMB16_X0Y16.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100MHz</twSrcClk><twPathDel><twSite>RAMB16_X0Y16.DOA4</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">1.850</twDelInfo><twComp>CPU/pblaze_rom/kcpsm6_rom_hl</twComp><twBEL>CPU/pblaze_rom/kcpsm6_rom_hl</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y28.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.295</twDelInfo><twComp>CPU/pblaze_rom/n0017&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y28.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>CPU/instruction&lt;5&gt;</twComp><twBEL>CPU/pblaze_rom/s6_4k_mux4_lut/LUT5</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y28.A1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.821</twDelInfo><twComp>CPU/instruction&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y28.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>CPU/pblaze_cpu/KCPSM6_REG1</twComp><twBEL>CPU/pblaze_cpu/upper_reg_banks_RAMA</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y28.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.655</twDelInfo><twComp>CPU/pblaze_cpu/sy&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y28.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>CPU/pblaze_cpu/KCPSM6_PORT_ID</twComp><twBEL>CPU/pblaze_cpu/data_path_loop[4].output_data.sy_kk_mux_lut/LUT5</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y28.C6</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.716</twDelInfo><twComp>pb_port_id&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y28.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>write_to_uart</twComp><twBEL>write_to_uart11</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y28.D5</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.228</twDelInfo><twComp>write_to_uart1</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y28.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>write_to_uart</twComp><twBEL>write_to_uart2</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y27.D3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.503</twDelInfo><twComp>write_to_uart</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y27.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>UART/transmitter/UART_TX6_1</twComp><twBEL>UART/transmitter/data_present_lut/LUT5</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y27.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>UART/transmitter/en_pointer</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y27.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>UART/transmitter/UART_TX6_1</twComp><twBEL>UART/transmitter/pointer01_lut/LUT6</twBEL><twBEL>UART/transmitter/pointer1_flop</twBEL></twPathDel><twLogDel>3.890</twLogDel><twRouteDel>4.514</twRouteDel><twTotDel>8.404</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100MHz</twDestClk><twPctLog>46.3</twPctLog><twPctRoute>53.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="77"><twConstPath anchorID="78" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.380</twSlack><twSrc BELType="RAM">CPU/pblaze_rom/kcpsm6_rom_hl</twSrc><twDest BELType="FF">UART/transmitter/pointer1_flop</twDest><twTotPathDel>8.361</twTotPathDel><twClkSkew dest = "0.478" src = "0.505">0.027</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.458" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.232</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>CPU/pblaze_rom/kcpsm6_rom_hl</twSrc><twDest BELType='FF'>UART/transmitter/pointer1_flop</twDest><twLogLvls>7</twLogLvls><twSrcSite>RAMB16_X0Y16.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100MHz</twSrcClk><twPathDel><twSite>RAMB16_X0Y16.DOA4</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">1.850</twDelInfo><twComp>CPU/pblaze_rom/kcpsm6_rom_hl</twComp><twBEL>CPU/pblaze_rom/kcpsm6_rom_hl</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y28.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.295</twDelInfo><twComp>CPU/pblaze_rom/n0017&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y28.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>CPU/instruction&lt;5&gt;</twComp><twBEL>CPU/pblaze_rom/s6_4k_mux4_lut/LUT5</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y28.A1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.821</twDelInfo><twComp>CPU/instruction&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y28.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>CPU/pblaze_cpu/KCPSM6_REG1</twComp><twBEL>CPU/pblaze_cpu/upper_reg_banks_RAMA_D1</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y28.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.735</twDelInfo><twComp>CPU/pblaze_cpu/sy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y28.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>CPU/pblaze_cpu/KCPSM6_PORT_ID</twComp><twBEL>CPU/pblaze_cpu/data_path_loop[4].output_data.sy_kk_mux_lut/LUT6</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y28.C4</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.705</twDelInfo><twComp>pb_port_id&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y28.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>write_to_uart</twComp><twBEL>write_to_uart11</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y28.D5</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.228</twDelInfo><twComp>write_to_uart1</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y28.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>write_to_uart</twComp><twBEL>write_to_uart2</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y27.D3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.503</twDelInfo><twComp>write_to_uart</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y27.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>UART/transmitter/UART_TX6_1</twComp><twBEL>UART/transmitter/data_present_lut/LUT5</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y27.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>UART/transmitter/en_pointer</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y27.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>UART/transmitter/UART_TX6_1</twComp><twBEL>UART/transmitter/pointer01_lut/LUT6</twBEL><twBEL>UART/transmitter/pointer1_flop</twBEL></twPathDel><twLogDel>3.778</twLogDel><twRouteDel>4.583</twRouteDel><twTotDel>8.361</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100MHz</twDestClk><twPctLog>45.2</twPctLog><twPctRoute>54.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="79"><twConstPath anchorID="80" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.393</twSlack><twSrc BELType="RAM">CPU/pblaze_rom/kcpsm6_rom_hl</twSrc><twDest BELType="FF">UART/transmitter/pointer1_flop</twDest><twTotPathDel>8.348</twTotPathDel><twClkSkew dest = "0.478" src = "0.505">0.027</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.458" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.232</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>CPU/pblaze_rom/kcpsm6_rom_hl</twSrc><twDest BELType='FF'>UART/transmitter/pointer1_flop</twDest><twLogLvls>7</twLogLvls><twSrcSite>RAMB16_X0Y16.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100MHz</twSrcClk><twPathDel><twSite>RAMB16_X0Y16.DOA5</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">1.850</twDelInfo><twComp>CPU/pblaze_rom/kcpsm6_rom_hl</twComp><twBEL>CPU/pblaze_rom/kcpsm6_rom_hl</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y28.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.214</twDelInfo><twComp>CPU/pblaze_rom/n0017&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y28.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>CPU/instruction&lt;5&gt;</twComp><twBEL>CPU/pblaze_rom/s6_4k_mux4_lut/LUT6</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y28.C2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.771</twDelInfo><twComp>CPU/instruction&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y28.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>CPU/pblaze_cpu/KCPSM6_REG1</twComp><twBEL>CPU/pblaze_cpu/upper_reg_banks_RAMC_D1</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y28.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.952</twDelInfo><twComp>CPU/pblaze_cpu/sy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y28.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>CPU/pblaze_cpu/KCPSM6_PORT_ID</twComp><twBEL>CPU/pblaze_cpu/data_path_loop[6].output_data.sy_kk_mux_lut/LUT6</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y28.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.659</twDelInfo><twComp>pb_port_id&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y28.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>write_to_uart</twComp><twBEL>write_to_uart11</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y28.D5</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.228</twDelInfo><twComp>write_to_uart1</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y28.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>write_to_uart</twComp><twBEL>write_to_uart2</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y27.D3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.503</twDelInfo><twComp>write_to_uart</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y27.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>UART/transmitter/UART_TX6_1</twComp><twBEL>UART/transmitter/data_present_lut/LUT5</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y27.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>UART/transmitter/en_pointer</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y27.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>UART/transmitter/UART_TX6_1</twComp><twBEL>UART/transmitter/pointer01_lut/LUT6</twBEL><twBEL>UART/transmitter/pointer1_flop</twBEL></twPathDel><twLogDel>3.725</twLogDel><twRouteDel>4.623</twRouteDel><twTotDel>8.348</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100MHz</twDestClk><twPctLog>44.6</twPctLog><twPctRoute>55.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="171" iCriticalPaths="0" sType="EndPoint">Paths for end point UART/transmitter/pointer0_flop (SLICE_X15Y27.C4), 171 paths
</twPathRptBanner><twPathRpt anchorID="81"><twConstPath anchorID="82" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.432</twSlack><twSrc BELType="RAM">CPU/pblaze_rom/kcpsm6_rom_hl</twSrc><twDest BELType="FF">UART/transmitter/pointer0_flop</twDest><twTotPathDel>8.309</twTotPathDel><twClkSkew dest = "0.478" src = "0.505">0.027</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.458" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.232</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>CPU/pblaze_rom/kcpsm6_rom_hl</twSrc><twDest BELType='FF'>UART/transmitter/pointer0_flop</twDest><twLogLvls>7</twLogLvls><twSrcSite>RAMB16_X0Y16.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100MHz</twSrcClk><twPathDel><twSite>RAMB16_X0Y16.DOA4</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">1.850</twDelInfo><twComp>CPU/pblaze_rom/kcpsm6_rom_hl</twComp><twBEL>CPU/pblaze_rom/kcpsm6_rom_hl</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y28.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.295</twDelInfo><twComp>CPU/pblaze_rom/n0017&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y28.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>CPU/instruction&lt;5&gt;</twComp><twBEL>CPU/pblaze_rom/s6_4k_mux4_lut/LUT5</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y28.A1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.821</twDelInfo><twComp>CPU/instruction&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y28.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>CPU/pblaze_cpu/KCPSM6_REG1</twComp><twBEL>CPU/pblaze_cpu/upper_reg_banks_RAMA</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y28.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.655</twDelInfo><twComp>CPU/pblaze_cpu/sy&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y28.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>CPU/pblaze_cpu/KCPSM6_PORT_ID</twComp><twBEL>CPU/pblaze_cpu/data_path_loop[4].output_data.sy_kk_mux_lut/LUT5</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y28.C6</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.716</twDelInfo><twComp>pb_port_id&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y28.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>write_to_uart</twComp><twBEL>write_to_uart11</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y28.D5</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.228</twDelInfo><twComp>write_to_uart1</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y28.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>write_to_uart</twComp><twBEL>write_to_uart2</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y27.D3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.503</twDelInfo><twComp>write_to_uart</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y27.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>UART/transmitter/UART_TX6_1</twComp><twBEL>UART/transmitter/data_present_lut/LUT5</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y27.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>UART/transmitter/en_pointer</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y27.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.227</twDelInfo><twComp>UART/transmitter/UART_TX6_1</twComp><twBEL>UART/transmitter/pointer01_lut/LUT5</twBEL><twBEL>UART/transmitter/pointer0_flop</twBEL></twPathDel><twLogDel>3.795</twLogDel><twRouteDel>4.514</twRouteDel><twTotDel>8.309</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100MHz</twDestClk><twPctLog>45.7</twPctLog><twPctRoute>54.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="83"><twConstPath anchorID="84" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.475</twSlack><twSrc BELType="RAM">CPU/pblaze_rom/kcpsm6_rom_hl</twSrc><twDest BELType="FF">UART/transmitter/pointer0_flop</twDest><twTotPathDel>8.266</twTotPathDel><twClkSkew dest = "0.478" src = "0.505">0.027</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.458" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.232</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>CPU/pblaze_rom/kcpsm6_rom_hl</twSrc><twDest BELType='FF'>UART/transmitter/pointer0_flop</twDest><twLogLvls>7</twLogLvls><twSrcSite>RAMB16_X0Y16.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100MHz</twSrcClk><twPathDel><twSite>RAMB16_X0Y16.DOA4</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">1.850</twDelInfo><twComp>CPU/pblaze_rom/kcpsm6_rom_hl</twComp><twBEL>CPU/pblaze_rom/kcpsm6_rom_hl</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y28.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.295</twDelInfo><twComp>CPU/pblaze_rom/n0017&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y28.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>CPU/instruction&lt;5&gt;</twComp><twBEL>CPU/pblaze_rom/s6_4k_mux4_lut/LUT5</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y28.A1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.821</twDelInfo><twComp>CPU/instruction&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y28.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>CPU/pblaze_cpu/KCPSM6_REG1</twComp><twBEL>CPU/pblaze_cpu/upper_reg_banks_RAMA_D1</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y28.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.735</twDelInfo><twComp>CPU/pblaze_cpu/sy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y28.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>CPU/pblaze_cpu/KCPSM6_PORT_ID</twComp><twBEL>CPU/pblaze_cpu/data_path_loop[4].output_data.sy_kk_mux_lut/LUT6</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y28.C4</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.705</twDelInfo><twComp>pb_port_id&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y28.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>write_to_uart</twComp><twBEL>write_to_uart11</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y28.D5</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.228</twDelInfo><twComp>write_to_uart1</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y28.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>write_to_uart</twComp><twBEL>write_to_uart2</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y27.D3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.503</twDelInfo><twComp>write_to_uart</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y27.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>UART/transmitter/UART_TX6_1</twComp><twBEL>UART/transmitter/data_present_lut/LUT5</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y27.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>UART/transmitter/en_pointer</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y27.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.227</twDelInfo><twComp>UART/transmitter/UART_TX6_1</twComp><twBEL>UART/transmitter/pointer01_lut/LUT5</twBEL><twBEL>UART/transmitter/pointer0_flop</twBEL></twPathDel><twLogDel>3.683</twLogDel><twRouteDel>4.583</twRouteDel><twTotDel>8.266</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100MHz</twDestClk><twPctLog>44.6</twPctLog><twPctRoute>55.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="85"><twConstPath anchorID="86" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.488</twSlack><twSrc BELType="RAM">CPU/pblaze_rom/kcpsm6_rom_hl</twSrc><twDest BELType="FF">UART/transmitter/pointer0_flop</twDest><twTotPathDel>8.253</twTotPathDel><twClkSkew dest = "0.478" src = "0.505">0.027</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.458" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.232</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>CPU/pblaze_rom/kcpsm6_rom_hl</twSrc><twDest BELType='FF'>UART/transmitter/pointer0_flop</twDest><twLogLvls>7</twLogLvls><twSrcSite>RAMB16_X0Y16.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100MHz</twSrcClk><twPathDel><twSite>RAMB16_X0Y16.DOA5</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">1.850</twDelInfo><twComp>CPU/pblaze_rom/kcpsm6_rom_hl</twComp><twBEL>CPU/pblaze_rom/kcpsm6_rom_hl</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y28.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.214</twDelInfo><twComp>CPU/pblaze_rom/n0017&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y28.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>CPU/instruction&lt;5&gt;</twComp><twBEL>CPU/pblaze_rom/s6_4k_mux4_lut/LUT6</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y28.C2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.771</twDelInfo><twComp>CPU/instruction&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y28.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>CPU/pblaze_cpu/KCPSM6_REG1</twComp><twBEL>CPU/pblaze_cpu/upper_reg_banks_RAMC_D1</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y28.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.952</twDelInfo><twComp>CPU/pblaze_cpu/sy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y28.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>CPU/pblaze_cpu/KCPSM6_PORT_ID</twComp><twBEL>CPU/pblaze_cpu/data_path_loop[6].output_data.sy_kk_mux_lut/LUT6</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y28.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.659</twDelInfo><twComp>pb_port_id&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y28.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>write_to_uart</twComp><twBEL>write_to_uart11</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y28.D5</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.228</twDelInfo><twComp>write_to_uart1</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y28.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>write_to_uart</twComp><twBEL>write_to_uart2</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y27.D3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.503</twDelInfo><twComp>write_to_uart</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y27.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>UART/transmitter/UART_TX6_1</twComp><twBEL>UART/transmitter/data_present_lut/LUT5</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y27.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>UART/transmitter/en_pointer</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y27.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.227</twDelInfo><twComp>UART/transmitter/UART_TX6_1</twComp><twBEL>UART/transmitter/pointer01_lut/LUT5</twBEL><twBEL>UART/transmitter/pointer0_flop</twBEL></twPathDel><twLogDel>3.630</twLogDel><twRouteDel>4.623</twRouteDel><twTotDel>8.253</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100MHz</twDestClk><twPctLog>44.0</twPctLog><twPctRoute>56.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="951" iCriticalPaths="0" sType="EndPoint">Paths for end point CPU/pblaze_cpu/address_loop[10].pc_flop (SLICE_X4Y28.CIN), 951 paths
</twPathRptBanner><twPathRpt anchorID="87"><twConstPath anchorID="88" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.711</twSlack><twSrc BELType="RAM">CPU/pblaze_rom/kcpsm6_rom_lh</twSrc><twDest BELType="FF">CPU/pblaze_cpu/address_loop[10].pc_flop</twDest><twTotPathDel>8.047</twTotPathDel><twClkSkew dest = "0.240" src = "0.250">0.010</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.458" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.232</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>CPU/pblaze_rom/kcpsm6_rom_lh</twSrc><twDest BELType='FF'>CPU/pblaze_cpu/address_loop[10].pc_flop</twDest><twLogLvls>6</twLogLvls><twSrcSite>RAMB16_X0Y10.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100MHz</twSrcClk><twPathDel><twSite>RAMB16_X0Y10.DOA5</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">1.850</twDelInfo><twComp>CPU/pblaze_rom/kcpsm6_rom_lh</twComp><twBEL>CPU/pblaze_rom/kcpsm6_rom_lh</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y24.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.230</twDelInfo><twComp>CPU/pblaze_rom/n0015&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y24.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>CPU/instruction&lt;17&gt;</twComp><twBEL>CPU/pblaze_rom/s6_4k_mux14_lut/LUT5</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y25.C2</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.846</twDelInfo><twComp>CPU/instruction&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y25.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>CPU/pblaze_cpu/KCPSM6_DECODE0</twComp><twBEL>CPU/pblaze_cpu/move_type_lut/LUT5</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y26.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.967</twDelInfo><twComp>CPU/pblaze_cpu/returni_type</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y26.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>CPU/pblaze_cpu/KCPSM6_VECTOR1</twComp><twBEL>CPU/pblaze_cpu/pc_mode1_lut/LUT5</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y26.D1</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.532</twDelInfo><twComp>CPU/pblaze_cpu/pc_mode&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y26.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.260</twDelInfo><twComp>CPU/pblaze_cpu/KCPSM6_PC0</twComp><twBEL>CPU/pblaze_cpu/address_loop[3].upper_pc.high_int_vector.pc_lut</twBEL><twBEL>CPU/pblaze_cpu/address_loop[3].upper_pc.mid_pc.pc_muxcy</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y27.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>CPU/pblaze_cpu/carry_pc&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y27.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>CPU/pblaze_cpu/KCPSM6_PC1</twComp><twBEL>CPU/pblaze_cpu/address_loop[7].upper_pc.mid_pc.pc_muxcy</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y28.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>CPU/pblaze_cpu/carry_pc&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y28.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>CPU/pblaze_cpu/KCPSM6_PC2</twComp><twBEL>CPU/pblaze_cpu/address_loop[11].upper_pc.pc_xorcy</twBEL><twBEL>CPU/pblaze_cpu/address_loop[10].pc_flop</twBEL></twPathDel><twLogDel>3.466</twLogDel><twRouteDel>4.581</twRouteDel><twTotDel>8.047</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100MHz</twDestClk><twPctLog>43.1</twPctLog><twPctRoute>56.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="89"><twConstPath anchorID="90" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.744</twSlack><twSrc BELType="RAM">CPU/pblaze_rom/kcpsm6_rom_hh</twSrc><twDest BELType="FF">CPU/pblaze_cpu/address_loop[10].pc_flop</twDest><twTotPathDel>8.016</twTotPathDel><twClkSkew dest = "0.240" src = "0.248">0.008</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.458" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.232</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>CPU/pblaze_rom/kcpsm6_rom_hh</twSrc><twDest BELType='FF'>CPU/pblaze_cpu/address_loop[10].pc_flop</twDest><twLogLvls>6</twLogLvls><twSrcSite>RAMB16_X0Y12.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100MHz</twSrcClk><twPathDel><twSite>RAMB16_X0Y12.DOA5</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">1.850</twDelInfo><twComp>CPU/pblaze_rom/kcpsm6_rom_hh</twComp><twBEL>CPU/pblaze_rom/kcpsm6_rom_hh</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y24.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.199</twDelInfo><twComp>CPU/pblaze_rom/n0019&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y24.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>CPU/instruction&lt;17&gt;</twComp><twBEL>CPU/pblaze_rom/s6_4k_mux14_lut/LUT5</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y25.C2</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.846</twDelInfo><twComp>CPU/instruction&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y25.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>CPU/pblaze_cpu/KCPSM6_DECODE0</twComp><twBEL>CPU/pblaze_cpu/move_type_lut/LUT5</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y26.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.967</twDelInfo><twComp>CPU/pblaze_cpu/returni_type</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y26.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>CPU/pblaze_cpu/KCPSM6_VECTOR1</twComp><twBEL>CPU/pblaze_cpu/pc_mode1_lut/LUT5</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y26.D1</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.532</twDelInfo><twComp>CPU/pblaze_cpu/pc_mode&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y26.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.260</twDelInfo><twComp>CPU/pblaze_cpu/KCPSM6_PC0</twComp><twBEL>CPU/pblaze_cpu/address_loop[3].upper_pc.high_int_vector.pc_lut</twBEL><twBEL>CPU/pblaze_cpu/address_loop[3].upper_pc.mid_pc.pc_muxcy</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y27.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>CPU/pblaze_cpu/carry_pc&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y27.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>CPU/pblaze_cpu/KCPSM6_PC1</twComp><twBEL>CPU/pblaze_cpu/address_loop[7].upper_pc.mid_pc.pc_muxcy</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y28.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>CPU/pblaze_cpu/carry_pc&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y28.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>CPU/pblaze_cpu/KCPSM6_PC2</twComp><twBEL>CPU/pblaze_cpu/address_loop[11].upper_pc.pc_xorcy</twBEL><twBEL>CPU/pblaze_cpu/address_loop[10].pc_flop</twBEL></twPathDel><twLogDel>3.466</twLogDel><twRouteDel>4.550</twRouteDel><twTotDel>8.016</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100MHz</twDestClk><twPctLog>43.2</twPctLog><twPctRoute>56.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="91"><twConstPath anchorID="92" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.858</twSlack><twSrc BELType="RAM">CPU/pblaze_rom/kcpsm6_rom_lh</twSrc><twDest BELType="FF">CPU/pblaze_cpu/address_loop[10].pc_flop</twDest><twTotPathDel>7.900</twTotPathDel><twClkSkew dest = "0.240" src = "0.250">0.010</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.458" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.232</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>CPU/pblaze_rom/kcpsm6_rom_lh</twSrc><twDest BELType='FF'>CPU/pblaze_cpu/address_loop[10].pc_flop</twDest><twLogLvls>6</twLogLvls><twSrcSite>RAMB16_X0Y10.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100MHz</twSrcClk><twPathDel><twSite>RAMB16_X0Y10.DOA4</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">1.850</twDelInfo><twComp>CPU/pblaze_rom/kcpsm6_rom_lh</twComp><twBEL>CPU/pblaze_rom/kcpsm6_rom_lh</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y24.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.439</twDelInfo><twComp>CPU/pblaze_rom/n0015&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y24.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>CPU/instruction&lt;13&gt;</twComp><twBEL>CPU/pblaze_rom/s6_4k_mux12_lut/LUT6</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y25.C1</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.600</twDelInfo><twComp>CPU/instruction&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y25.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>CPU/pblaze_cpu/KCPSM6_DECODE0</twComp><twBEL>CPU/pblaze_cpu/move_type_lut/LUT5</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y26.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.967</twDelInfo><twComp>CPU/pblaze_cpu/returni_type</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y26.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>CPU/pblaze_cpu/KCPSM6_VECTOR1</twComp><twBEL>CPU/pblaze_cpu/pc_mode1_lut/LUT5</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y26.D1</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.532</twDelInfo><twComp>CPU/pblaze_cpu/pc_mode&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y26.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.260</twDelInfo><twComp>CPU/pblaze_cpu/KCPSM6_PC0</twComp><twBEL>CPU/pblaze_cpu/address_loop[3].upper_pc.high_int_vector.pc_lut</twBEL><twBEL>CPU/pblaze_cpu/address_loop[3].upper_pc.mid_pc.pc_muxcy</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y27.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>CPU/pblaze_cpu/carry_pc&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y27.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>CPU/pblaze_cpu/KCPSM6_PC1</twComp><twBEL>CPU/pblaze_cpu/address_loop[7].upper_pc.mid_pc.pc_muxcy</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y28.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>CPU/pblaze_cpu/carry_pc&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y28.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>CPU/pblaze_cpu/KCPSM6_PC2</twComp><twBEL>CPU/pblaze_cpu/address_loop[11].upper_pc.pc_xorcy</twBEL><twBEL>CPU/pblaze_cpu/address_loop[10].pc_flop</twBEL></twPathDel><twLogDel>3.356</twLogDel><twRouteDel>4.544</twRouteDel><twTotDel>7.900</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100MHz</twDestClk><twPctLog>42.5</twPctLog><twPctRoute>57.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_clock_generator_clkfx = PERIOD TIMEGRP &quot;clock_generator_clkfx&quot;
        TS_RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk0_bufg_in
        * 2.66666667 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point UART/receiver/data_width_loop[1].storage_srl (SLICE_X44Y45.DI), 1 path
</twPathRptBanner><twPathRpt anchorID="93"><twConstPath anchorID="94" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.246</twSlack><twSrc BELType="FF">UART/receiver/data1_flop</twSrc><twDest BELType="FF">UART/receiver/data_width_loop[1].storage_srl</twDest><twTotPathDel>0.248</twTotPathDel><twClkSkew dest = "0.042" src = "0.040">-0.002</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>UART/receiver/data1_flop</twSrc><twDest BELType='FF'>UART/receiver/data_width_loop[1].storage_srl</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X45Y45.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk_100MHz</twSrcClk><twPathDel><twSite>SLICE_X45Y45.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>UART/receiver/UART_RX6_2</twComp><twBEL>UART/receiver/data1_flop</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y45.DI</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.017</twDelInfo><twComp>UART/receiver/data&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X44Y45.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">0.033</twDelInfo><twComp>UART/receiver/UART_RX6_5</twComp><twBEL>UART/receiver/data_width_loop[1].storage_srl</twBEL></twPathDel><twLogDel>0.231</twLogDel><twRouteDel>0.017</twRouteDel><twTotDel>0.248</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100MHz</twDestClk><twPctLog>93.1</twPctLog><twPctRoute>6.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point UART/receiver/data_width_loop[7].storage_srl (SLICE_X44Y45.AI), 1 path
</twPathRptBanner><twPathRpt anchorID="95"><twConstPath anchorID="96" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.249</twSlack><twSrc BELType="FF">UART/receiver/data7_flop</twSrc><twDest BELType="FF">UART/receiver/data_width_loop[7].storage_srl</twDest><twTotPathDel>0.251</twTotPathDel><twClkSkew dest = "0.042" src = "0.040">-0.002</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>UART/receiver/data7_flop</twSrc><twDest BELType='FF'>UART/receiver/data_width_loop[7].storage_srl</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X45Y45.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk_100MHz</twSrcClk><twPathDel><twSite>SLICE_X45Y45.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>UART/receiver/UART_RX6_2</twComp><twBEL>UART/receiver/data7_flop</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y45.AI</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.023</twDelInfo><twComp>UART/receiver/data&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X44Y45.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">0.030</twDelInfo><twComp>UART/receiver/UART_RX6_5</twComp><twBEL>UART/receiver/data_width_loop[7].storage_srl</twBEL></twPathDel><twLogDel>0.228</twLogDel><twRouteDel>0.023</twRouteDel><twTotDel>0.251</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100MHz</twDestClk><twPctLog>90.8</twPctLog><twPctRoute>9.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point CPU/pblaze_cpu/stack_ram_low_RAMC (SLICE_X6Y26.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="97"><twConstPath anchorID="98" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.357</twSlack><twSrc BELType="FF">CPU/pblaze_cpu/address_loop[0].pc_flop</twSrc><twDest BELType="RAM">CPU/pblaze_cpu/stack_ram_low_RAMC</twDest><twTotPathDel>0.360</twTotPathDel><twClkSkew dest = "0.069" src = "0.066">-0.003</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>CPU/pblaze_cpu/address_loop[0].pc_flop</twSrc><twDest BELType='RAM'>CPU/pblaze_cpu/stack_ram_low_RAMC</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X4Y26.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk_100MHz</twSrcClk><twPathDel><twSite>SLICE_X4Y26.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>CPU/pblaze_cpu/KCPSM6_PC0</twComp><twBEL>CPU/pblaze_cpu/address_loop[0].pc_flop</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y26.CX</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twFalling">0.258</twDelInfo><twComp>CPU/address&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X6Y26.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">-0.098</twDelInfo><twComp>CPU/pblaze_cpu/KCPSM6_STACK_RAM0</twComp><twBEL>CPU/pblaze_cpu/stack_ram_low_RAMC</twBEL></twPathDel><twLogDel>0.102</twLogDel><twRouteDel>0.258</twRouteDel><twTotDel>0.360</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100MHz</twDestClk><twPctLog>28.3</twPctLog><twPctRoute>71.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="99"><twPinLimitBanner>Component Switching Limit Checks: TS_clock_generator_clkfx = PERIOD TIMEGRP &quot;clock_generator_clkfx&quot;
        TS_RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk0_bufg_in
        * 2.66666667 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="100" type="MINLOWPULSE" name="Tdcmpw_CLKIN_100_150" slack="6.666" period="10.000" constraintValue="5.000" deviceLimit="1.667" physResource="pll/pll_base_inst/PLL_ADV/CLKIN1" logResource="pll/pll_base_inst/PLL_ADV/CLKIN1" locationPin="PLL_ADV_X0Y3.CLKIN2" clockNet="pll/clkin1"/><twPinLimit anchorID="101" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_100_150" slack="6.666" period="10.000" constraintValue="5.000" deviceLimit="1.667" physResource="pll/pll_base_inst/PLL_ADV/CLKIN1" logResource="pll/pll_base_inst/PLL_ADV/CLKIN1" locationPin="PLL_ADV_X0Y3.CLKIN2" clockNet="pll/clkin1"/><twPinLimit anchorID="102" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="6.876" period="10.000" constraintValue="10.000" deviceLimit="3.124" freqLimit="320.102" physResource="CPU/pblaze_rom/kcpsm6_rom_hh/CLKA" logResource="CPU/pblaze_rom/kcpsm6_rom_hh/CLKA" locationPin="RAMB16_X0Y12.CLKA" clockNet="clk_100MHz"/></twPinLimitRpt></twConst><twConst anchorID="103" twConstType="PERIOD" ><twConstHead uID="7"><twConstName UCFConstName="" ScopeName="">TS_AUD_XCK_OBUF = PERIOD TIMEGRP &quot;AUD_XCK_OBUF&quot; TS_clock_generator_clkfx *         0.112903226 HIGH 50%;</twConstName><twItemCnt>1362</twItemCnt><twErrCntSetup>49</twErrCntSetup><twErrCntEndPt>49</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>297</twEndPtCnt><twPathErrCnt>64</twPathErrCnt><twMinPer>261.967</twMinPer></twConstHead><twPathRptBanner iPaths="12" iCriticalPaths="2" sType="EndPoint">Paths for end point ac/shift_out_9 (SLICE_X4Y112.B4), 12 paths
</twPathRptBanner><twPathRpt anchorID="104"><twConstPath anchorID="105" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.852</twSlack><twSrc BELType="CPU">RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twSrc><twDest BELType="FF">ac/shift_out_9</twDest><twTotPathDel>7.707</twTotPathDel><twClkSkew dest = "6.655" src = "1.269">-5.386</twClkSkew><twDelConst>0.946</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.400" fPhaseErr="0.273" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.477</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='CPU'>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twSrc><twDest BELType='FF'>ac/shift_out_9</twDest><twLogLvls>2</twLogLvls><twSrcSite>MCB_X0Y1.P0RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="2033333.333">systemCLK</twSrcClk><twPathDel><twSite>MCB_X0Y1.P0RDDATA25</twSite><twDelType>Tmcbcko_RDDATA</twDelType><twDelInfo twEdge="twRising">2.700</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y112.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">4.071</twDelInfo><twComp>RAMRapper/ram_rd_bus&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y112.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ac/shift_temp&lt;9&gt;</twComp><twBEL>ac/Mmux_shift_temp[15]_audio_output[15]_mux_17_OUT161</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y112.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.464</twDelInfo><twComp>ac/shift_temp[15]_audio_output[15]_mux_17_OUT&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y112.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.213</twDelInfo><twComp>ac/_n0079_inv</twComp><twBEL>ac/Mmux_shift_out[15]_shift_temp[15]_mux_26_OUT161</twBEL><twBEL>ac/shift_out_9</twBEL></twPathDel><twLogDel>3.172</twLogDel><twRouteDel>4.535</twRouteDel><twTotDel>7.707</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="2033334.279">AUD_XCK_OBUF</twDestClk><twPctLog>41.2</twPctLog><twPctRoute>58.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="106"><twConstPath anchorID="107" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.488</twSlack><twSrc BELType="CPU">RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twSrc><twDest BELType="FF">ac/shift_out_9</twDest><twTotPathDel>7.343</twTotPathDel><twClkSkew dest = "6.655" src = "1.269">-5.386</twClkSkew><twDelConst>0.946</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.400" fPhaseErr="0.273" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.477</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='CPU'>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twSrc><twDest BELType='FF'>ac/shift_out_9</twDest><twLogLvls>2</twLogLvls><twSrcSite>MCB_X0Y1.P0RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="2033333.333">systemCLK</twSrcClk><twPathDel><twSite>MCB_X0Y1.P0RDDATA9</twSite><twDelType>Tmcbcko_RDDATA</twDelType><twDelInfo twEdge="twRising">2.700</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y112.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.707</twDelInfo><twComp>RAMRapper/ram_rd_bus&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y112.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ac/shift_temp&lt;9&gt;</twComp><twBEL>ac/Mmux_shift_temp[15]_audio_output[15]_mux_17_OUT161</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y112.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.464</twDelInfo><twComp>ac/shift_temp[15]_audio_output[15]_mux_17_OUT&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y112.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.213</twDelInfo><twComp>ac/_n0079_inv</twComp><twBEL>ac/Mmux_shift_out[15]_shift_temp[15]_mux_26_OUT161</twBEL><twBEL>ac/shift_out_9</twBEL></twPathDel><twLogDel>3.172</twLogDel><twRouteDel>4.171</twRouteDel><twTotDel>7.343</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="2033334.279">AUD_XCK_OBUF</twDestClk><twPctLog>43.2</twPctLog><twPctRoute>56.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="108"><twConstPath anchorID="109" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.139</twSlack><twSrc BELType="FF">address_0</twSrc><twDest BELType="FF">ac/shift_out_9</twDest><twTotPathDel>3.204</twTotPathDel><twClkSkew dest = "3.610" src = "0.736">-2.874</twClkSkew><twDelConst>0.946</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.400" fPhaseErr="0.273" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.477</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>address_0</twSrc><twDest BELType='FF'>ac/shift_out_9</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X2Y69.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="2033333.333">systemCLK</twSrcClk><twPathDel><twSite>SLICE_X2Y69.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.248</twDelInfo><twComp>address&lt;9&gt;</twComp><twBEL>address_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y112.B3</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">2.385</twDelInfo><twComp>address&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y112.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>ac/shift_temp&lt;9&gt;</twComp><twBEL>ac/Mmux_shift_temp[15]_audio_output[15]_mux_17_OUT161</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y112.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.232</twDelInfo><twComp>ac/shift_temp[15]_audio_output[15]_mux_17_OUT&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y112.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.173</twDelInfo><twComp>ac/_n0079_inv</twComp><twBEL>ac/Mmux_shift_out[15]_shift_temp[15]_mux_26_OUT161</twBEL><twBEL>ac/shift_out_9</twBEL></twPathDel><twLogDel>0.587</twLogDel><twRouteDel>2.617</twRouteDel><twTotDel>3.204</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="2033334.279">AUD_XCK_OBUF</twDestClk><twPctLog>18.3</twPctLog><twPctRoute>81.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="12" iCriticalPaths="2" sType="EndPoint">Paths for end point ac/shift_out_11 (SLICE_X4Y113.C6), 12 paths
</twPathRptBanner><twPathRpt anchorID="110"><twConstPath anchorID="111" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.838</twSlack><twSrc BELType="CPU">RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twSrc><twDest BELType="FF">ac/shift_out_11</twDest><twTotPathDel>7.692</twTotPathDel><twClkSkew dest = "6.654" src = "1.269">-5.385</twClkSkew><twDelConst>0.946</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.400" fPhaseErr="0.273" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.477</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='CPU'>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twSrc><twDest BELType='FF'>ac/shift_out_11</twDest><twLogLvls>2</twLogLvls><twSrcSite>MCB_X0Y1.P0RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="2033333.333">systemCLK</twSrcClk><twPathDel><twSite>MCB_X0Y1.P0RDDATA11</twSite><twDelType>Tmcbcko_RDDATA</twDelType><twDelInfo twEdge="twRising">2.700</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y114.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.688</twDelInfo><twComp>RAMRapper/ram_rd_bus&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y114.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ac/shift_temp&lt;11&gt;</twComp><twBEL>ac/Mmux_shift_temp[15]_audio_output[15]_mux_17_OUT31</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y113.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>ac/shift_temp[15]_audio_output[15]_mux_17_OUT&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y113.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>ac/shift_out&lt;11&gt;</twComp><twBEL>ac/Mmux_shift_out[15]_shift_temp[15]_mux_26_OUT31</twBEL><twBEL>ac/shift_out_11</twBEL></twPathDel><twLogDel>3.300</twLogDel><twRouteDel>4.392</twRouteDel><twTotDel>7.692</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="2033334.279">AUD_XCK_OBUF</twDestClk><twPctLog>42.9</twPctLog><twPctRoute>57.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="112"><twConstPath anchorID="113" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.783</twSlack><twSrc BELType="CPU">RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twSrc><twDest BELType="FF">ac/shift_out_11</twDest><twTotPathDel>7.637</twTotPathDel><twClkSkew dest = "6.654" src = "1.269">-5.385</twClkSkew><twDelConst>0.946</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.400" fPhaseErr="0.273" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.477</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='CPU'>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twSrc><twDest BELType='FF'>ac/shift_out_11</twDest><twLogLvls>2</twLogLvls><twSrcSite>MCB_X0Y1.P0RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="2033333.333">systemCLK</twSrcClk><twPathDel><twSite>MCB_X0Y1.P0RDDATA27</twSite><twDelType>Tmcbcko_RDDATA</twDelType><twDelInfo twEdge="twRising">2.700</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y114.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.633</twDelInfo><twComp>RAMRapper/ram_rd_bus&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y114.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ac/shift_temp&lt;11&gt;</twComp><twBEL>ac/Mmux_shift_temp[15]_audio_output[15]_mux_17_OUT31</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y113.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>ac/shift_temp[15]_audio_output[15]_mux_17_OUT&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y113.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>ac/shift_out&lt;11&gt;</twComp><twBEL>ac/Mmux_shift_out[15]_shift_temp[15]_mux_26_OUT31</twBEL><twBEL>ac/shift_out_11</twBEL></twPathDel><twLogDel>3.300</twLogDel><twRouteDel>4.337</twRouteDel><twTotDel>7.637</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="2033334.279">AUD_XCK_OBUF</twDestClk><twPctLog>43.2</twPctLog><twPctRoute>56.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="114"><twConstPath anchorID="115" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.269</twSlack><twSrc BELType="FF">address_0</twSrc><twDest BELType="FF">ac/shift_out_11</twDest><twTotPathDel>3.073</twTotPathDel><twClkSkew dest = "3.609" src = "0.736">-2.873</twClkSkew><twDelConst>0.946</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.400" fPhaseErr="0.273" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.477</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>address_0</twSrc><twDest BELType='FF'>ac/shift_out_11</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X2Y69.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="2033333.333">systemCLK</twSrcClk><twPathDel><twSite>SLICE_X2Y69.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.248</twDelInfo><twComp>address&lt;9&gt;</twComp><twBEL>address_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y114.D3</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">1.974</twDelInfo><twComp>address&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y114.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>ac/shift_temp&lt;11&gt;</twComp><twBEL>ac/Mmux_shift_temp[15]_audio_output[15]_mux_17_OUT31</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y113.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.439</twDelInfo><twComp>ac/shift_temp[15]_audio_output[15]_mux_17_OUT&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y113.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.246</twDelInfo><twComp>ac/shift_out&lt;11&gt;</twComp><twBEL>ac/Mmux_shift_out[15]_shift_temp[15]_mux_26_OUT31</twBEL><twBEL>ac/shift_out_11</twBEL></twPathDel><twLogDel>0.660</twLogDel><twRouteDel>2.413</twRouteDel><twTotDel>3.073</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="2033334.279">AUD_XCK_OBUF</twDestClk><twPctLog>21.5</twPctLog><twPctRoute>78.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="12" iCriticalPaths="2" sType="EndPoint">Paths for end point ac/shift_out_13 (SLICE_X3Y114.A6), 12 paths
</twPathRptBanner><twPathRpt anchorID="116"><twConstPath anchorID="117" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.825</twSlack><twSrc BELType="CPU">RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twSrc><twDest BELType="FF">ac/shift_out_13</twDest><twTotPathDel>7.680</twTotPathDel><twClkSkew dest = "6.655" src = "1.269">-5.386</twClkSkew><twDelConst>0.946</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.400" fPhaseErr="0.273" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.477</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='CPU'>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twSrc><twDest BELType='FF'>ac/shift_out_13</twDest><twLogLvls>2</twLogLvls><twSrcSite>MCB_X0Y1.P0RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="2033333.333">systemCLK</twSrcClk><twPathDel><twSite>MCB_X0Y1.P0RDDATA13</twSite><twDelType>Tmcbcko_RDDATA</twDelType><twDelInfo twEdge="twRising">2.700</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y113.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">4.071</twDelInfo><twComp>RAMRapper/ram_rd_bus&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y113.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ac/shift_temp&lt;7&gt;</twComp><twBEL>ac/Mmux_shift_temp[15]_audio_output[15]_mux_17_OUT51</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y114.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.328</twDelInfo><twComp>ac/shift_temp[15]_audio_output[15]_mux_17_OUT&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y114.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>ac/shift_out&lt;7&gt;</twComp><twBEL>ac/Mmux_shift_out[15]_shift_temp[15]_mux_26_OUT51</twBEL><twBEL>ac/shift_out_13</twBEL></twPathDel><twLogDel>3.281</twLogDel><twRouteDel>4.399</twRouteDel><twTotDel>7.680</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="2033334.279">AUD_XCK_OBUF</twDestClk><twPctLog>42.7</twPctLog><twPctRoute>57.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="118"><twConstPath anchorID="119" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.372</twSlack><twSrc BELType="CPU">RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twSrc><twDest BELType="FF">ac/shift_out_13</twDest><twTotPathDel>7.227</twTotPathDel><twClkSkew dest = "6.655" src = "1.269">-5.386</twClkSkew><twDelConst>0.946</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.400" fPhaseErr="0.273" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.477</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='CPU'>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twSrc><twDest BELType='FF'>ac/shift_out_13</twDest><twLogLvls>2</twLogLvls><twSrcSite>MCB_X0Y1.P0RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="2033333.333">systemCLK</twSrcClk><twPathDel><twSite>MCB_X0Y1.P0RDDATA29</twSite><twDelType>Tmcbcko_RDDATA</twDelType><twDelInfo twEdge="twRising">2.700</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y113.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.618</twDelInfo><twComp>RAMRapper/ram_rd_bus&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y113.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ac/shift_temp&lt;7&gt;</twComp><twBEL>ac/Mmux_shift_temp[15]_audio_output[15]_mux_17_OUT51</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y114.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.328</twDelInfo><twComp>ac/shift_temp[15]_audio_output[15]_mux_17_OUT&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y114.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>ac/shift_out&lt;7&gt;</twComp><twBEL>ac/Mmux_shift_out[15]_shift_temp[15]_mux_26_OUT51</twBEL><twBEL>ac/shift_out_13</twBEL></twPathDel><twLogDel>3.281</twLogDel><twRouteDel>3.946</twRouteDel><twTotDel>7.227</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="2033334.279">AUD_XCK_OBUF</twDestClk><twPctLog>45.4</twPctLog><twPctRoute>54.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="120"><twConstPath anchorID="121" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.181</twSlack><twSrc BELType="FF">address_0</twSrc><twDest BELType="FF">ac/shift_out_13</twDest><twTotPathDel>3.162</twTotPathDel><twClkSkew dest = "3.610" src = "0.736">-2.874</twClkSkew><twDelConst>0.946</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.400" fPhaseErr="0.273" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.477</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>address_0</twSrc><twDest BELType='FF'>ac/shift_out_13</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X2Y69.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="2033333.333">systemCLK</twSrcClk><twPathDel><twSite>SLICE_X2Y69.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.248</twDelInfo><twComp>address&lt;9&gt;</twComp><twBEL>address_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y113.A3</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">2.361</twDelInfo><twComp>address&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y113.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>ac/shift_temp&lt;7&gt;</twComp><twBEL>ac/Mmux_shift_temp[15]_audio_output[15]_mux_17_OUT51</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y114.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.151</twDelInfo><twComp>ac/shift_temp[15]_audio_output[15]_mux_17_OUT&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y114.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.236</twDelInfo><twComp>ac/shift_out&lt;7&gt;</twComp><twBEL>ac/Mmux_shift_out[15]_shift_temp[15]_mux_26_OUT51</twBEL><twBEL>ac/shift_out_13</twBEL></twPathDel><twLogDel>0.650</twLogDel><twRouteDel>2.512</twRouteDel><twTotDel>3.162</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="2033334.279">AUD_XCK_OBUF</twDestClk><twPctLog>20.6</twPctLog><twPctRoute>79.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_AUD_XCK_OBUF = PERIOD TIMEGRP &quot;AUD_XCK_OBUF&quot; TS_clock_generator_clkfx *
        0.112903226 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ac/shift_in_3 (SLICE_X2Y117.B5), 1 path
</twPathRptBanner><twPathRpt anchorID="122"><twConstPath anchorID="123" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.428</twSlack><twSrc BELType="FF">ac/shift_in_2</twSrc><twDest BELType="FF">ac/shift_in_3</twDest><twTotPathDel>0.428</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>ac/shift_in_2</twSrc><twDest BELType='FF'>ac/shift_in_3</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X2Y117.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="88.571">AUD_XCK_OBUF</twSrcClk><twPathDel><twSite>SLICE_X2Y117.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.234</twDelInfo><twComp>ac/shift_in&lt;6&gt;</twComp><twBEL>ac/shift_in_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y117.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.063</twDelInfo><twComp>ac/shift_in&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X2Y117.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.131</twDelInfo><twComp>ac/shift_in&lt;6&gt;</twComp><twBEL>ac/Mmux_shift_in[15]_shift_in[15]_mux_28_OUT101</twBEL><twBEL>ac/shift_in_3</twBEL></twPathDel><twLogDel>0.365</twLogDel><twRouteDel>0.063</twRouteDel><twTotDel>0.428</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="88.571">AUD_XCK_OBUF</twDestClk><twPctLog>85.3</twPctLog><twPctRoute>14.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ac/shift_in_12 (SLICE_X2Y116.B5), 1 path
</twPathRptBanner><twPathRpt anchorID="124"><twConstPath anchorID="125" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.429</twSlack><twSrc BELType="FF">ac/shift_in_11</twSrc><twDest BELType="FF">ac/shift_in_12</twDest><twTotPathDel>0.429</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>ac/shift_in_11</twSrc><twDest BELType='FF'>ac/shift_in_12</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X2Y116.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="88.571">AUD_XCK_OBUF</twSrcClk><twPathDel><twSite>SLICE_X2Y116.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.234</twDelInfo><twComp>ac/shift_in&lt;15&gt;</twComp><twBEL>ac/shift_in_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y116.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.064</twDelInfo><twComp>ac/shift_in&lt;11&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X2Y116.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.131</twDelInfo><twComp>ac/shift_in&lt;15&gt;</twComp><twBEL>ac/Mmux_shift_in[15]_shift_in[15]_mux_28_OUT41</twBEL><twBEL>ac/shift_in_12</twBEL></twPathDel><twLogDel>0.365</twLogDel><twRouteDel>0.064</twRouteDel><twTotDel>0.429</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="88.571">AUD_XCK_OBUF</twDestClk><twPctLog>85.1</twPctLog><twPctRoute>14.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ac/shift_temp_7 (SLICE_X1Y113.D6), 1 path
</twPathRptBanner><twPathRpt anchorID="126"><twConstPath anchorID="127" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.430</twSlack><twSrc BELType="FF">ac/shift_temp_7</twSrc><twDest BELType="FF">ac/shift_temp_7</twDest><twTotPathDel>0.430</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>ac/shift_temp_7</twSrc><twDest BELType='FF'>ac/shift_temp_7</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X1Y113.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="88.571">AUD_XCK_OBUF</twSrcClk><twPathDel><twSite>SLICE_X1Y113.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>ac/shift_temp&lt;7&gt;</twComp><twBEL>ac/shift_temp_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y113.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.017</twDelInfo><twComp>ac/shift_temp&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X1Y113.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.215</twDelInfo><twComp>ac/shift_temp&lt;7&gt;</twComp><twBEL>ac/Mmux_shift_temp[15]_audio_output[15]_mux_17_OUT141</twBEL><twBEL>ac/shift_temp_7</twBEL></twPathDel><twLogDel>0.413</twLogDel><twRouteDel>0.017</twRouteDel><twTotDel>0.430</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="88.571">AUD_XCK_OBUF</twDestClk><twPctLog>96.0</twPctLog><twPctRoute>4.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="128"><twPinLimitBanner>Component Switching Limit Checks: TS_AUD_XCK_OBUF = PERIOD TIMEGRP &quot;AUD_XCK_OBUF&quot; TS_clock_generator_clkfx *
        0.112903226 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="129" type="MINHIGHPULSE" name="Trpw" slack="88.141" period="88.571" constraintValue="44.285" deviceLimit="0.215" physResource="ac/_n0079_inv/SR" logResource="ac/shift_out_9/SR" locationPin="SLICE_X4Y112.SR" clockNet="reset_pll_IBUF"/><twPinLimit anchorID="130" type="MINPERIOD" name="Tcp" slack="88.141" period="88.571" constraintValue="88.571" deviceLimit="0.430" freqLimit="2325.581" physResource="audio_input_sample&lt;3&gt;/CLK" logResource="audio_input_sample_0/CK" locationPin="SLICE_X0Y112.CLK" clockNet="AUD_XCK_OBUF"/><twPinLimit anchorID="131" type="MINPERIOD" name="Tcp" slack="88.141" period="88.571" constraintValue="88.571" deviceLimit="0.430" freqLimit="2325.581" physResource="audio_input_sample&lt;3&gt;/CLK" logResource="audio_input_sample_1/CK" locationPin="SLICE_X0Y112.CLK" clockNet="AUD_XCK_OBUF"/></twPinLimitRpt></twConst><twConst anchorID="132" twConstType="PERIOD" ><twConstHead uID="8"><twConstName UCFConstName="" ScopeName="">TS_pll_clkout0 = PERIOD TIMEGRP &quot;pll_clkout0&quot; TS_clock_generator_clkfx * 0.5         HIGH 50%;</twConstName><twItemCnt>401</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>201</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>4.363</twMinPer></twConstHead><twPathRptBanner iPaths="27" iCriticalPaths="0" sType="EndPoint">Paths for end point av_config/control/sdat (SLICE_X11Y106.C3), 27 paths
</twPathRptBanner><twPathRpt anchorID="133"><twConstPath anchorID="134" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>15.637</twSlack><twSrc BELType="FF">av_config/control/stage_0</twSrc><twDest BELType="FF">av_config/control/sdat</twDest><twTotPathDel>4.122</twTotPathDel><twClkSkew dest = "0.235" src = "0.244">0.009</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.458" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.232</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>av_config/control/stage_0</twSrc><twDest BELType='FF'>av_config/control/sdat</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X10Y103.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">main_clk</twSrcClk><twPathDel><twSite>SLICE_X10Y103.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>av_config/control/stage&lt;2&gt;</twComp><twBEL>av_config/control/stage_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y97.C4</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.177</twDelInfo><twComp>av_config/control/stage&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y97.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.343</twDelInfo><twComp>av_config/control/Mmux_stage[4]_sdat_Mux_21_o_6_f7</twComp><twBEL>av_config/control/Mmux_stage[4]_sdat_Mux_21_o_7</twBEL><twBEL>av_config/control/Mmux_stage[4]_sdat_Mux_21_o_6_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y99.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.532</twDelInfo><twComp>av_config/control/Mmux_stage[4]_sdat_Mux_21_o_6_f7</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y99.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.343</twDelInfo><twComp>av_config/control/data&lt;12&gt;</twComp><twBEL>av_config/control/Mmux_stage[4]_sdat_Mux_21_o_3</twBEL><twBEL>av_config/control/Mmux_stage[4]_sdat_Mux_21_o_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y106.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.958</twDelInfo><twComp>av_config/control/stage[4]_sdat_Mux_21_o</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y106.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>av_config/control/sdat</twComp><twBEL>av_config/control/sdat_rstpot</twBEL><twBEL>av_config/control/sdat</twBEL></twPathDel><twLogDel>1.455</twLogDel><twRouteDel>2.667</twRouteDel><twTotDel>4.122</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">main_clk</twDestClk><twPctLog>35.3</twPctLog><twPctRoute>64.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="135"><twConstPath anchorID="136" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>15.784</twSlack><twSrc BELType="FF">av_config/control/stage_0</twSrc><twDest BELType="FF">av_config/control/sdat</twDest><twTotPathDel>3.975</twTotPathDel><twClkSkew dest = "0.235" src = "0.244">0.009</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.458" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.232</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>av_config/control/stage_0</twSrc><twDest BELType='FF'>av_config/control/sdat</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X10Y103.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">main_clk</twSrcClk><twPathDel><twSite>SLICE_X10Y103.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>av_config/control/stage&lt;2&gt;</twComp><twBEL>av_config/control/stage_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y97.D5</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.035</twDelInfo><twComp>av_config/control/stage&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y97.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.338</twDelInfo><twComp>av_config/control/Mmux_stage[4]_sdat_Mux_21_o_6_f7</twComp><twBEL>av_config/control/Mmux_stage[4]_sdat_Mux_21_o_8</twBEL><twBEL>av_config/control/Mmux_stage[4]_sdat_Mux_21_o_6_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y99.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.532</twDelInfo><twComp>av_config/control/Mmux_stage[4]_sdat_Mux_21_o_6_f7</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y99.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.343</twDelInfo><twComp>av_config/control/data&lt;12&gt;</twComp><twBEL>av_config/control/Mmux_stage[4]_sdat_Mux_21_o_3</twBEL><twBEL>av_config/control/Mmux_stage[4]_sdat_Mux_21_o_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y106.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.958</twDelInfo><twComp>av_config/control/stage[4]_sdat_Mux_21_o</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y106.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>av_config/control/sdat</twComp><twBEL>av_config/control/sdat_rstpot</twBEL><twBEL>av_config/control/sdat</twBEL></twPathDel><twLogDel>1.450</twLogDel><twRouteDel>2.525</twRouteDel><twTotDel>3.975</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">main_clk</twDestClk><twPctLog>36.5</twPctLog><twPctRoute>63.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="137"><twConstPath anchorID="138" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>15.788</twSlack><twSrc BELType="FF">av_config/control/stage_2</twSrc><twDest BELType="FF">av_config/control/sdat</twDest><twTotPathDel>3.971</twTotPathDel><twClkSkew dest = "0.235" src = "0.244">0.009</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.458" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.232</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>av_config/control/stage_2</twSrc><twDest BELType='FF'>av_config/control/sdat</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X10Y103.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">main_clk</twSrcClk><twPathDel><twSite>SLICE_X10Y103.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>av_config/control/stage&lt;2&gt;</twComp><twBEL>av_config/control/stage_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y97.CX</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.206</twDelInfo><twComp>av_config/control/stage&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y97.CMUX</twSite><twDelType>Tcxc</twDelType><twDelInfo twEdge="twRising">0.163</twDelInfo><twComp>av_config/control/Mmux_stage[4]_sdat_Mux_21_o_6_f7</twComp><twBEL>av_config/control/Mmux_stage[4]_sdat_Mux_21_o_6_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y99.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.532</twDelInfo><twComp>av_config/control/Mmux_stage[4]_sdat_Mux_21_o_6_f7</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y99.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.343</twDelInfo><twComp>av_config/control/data&lt;12&gt;</twComp><twBEL>av_config/control/Mmux_stage[4]_sdat_Mux_21_o_3</twBEL><twBEL>av_config/control/Mmux_stage[4]_sdat_Mux_21_o_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y106.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.958</twDelInfo><twComp>av_config/control/stage[4]_sdat_Mux_21_o</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y106.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>av_config/control/sdat</twComp><twBEL>av_config/control/sdat_rstpot</twBEL><twBEL>av_config/control/sdat</twBEL></twPathDel><twLogDel>1.275</twLogDel><twRouteDel>2.696</twRouteDel><twTotDel>3.971</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">main_clk</twDestClk><twPctLog>32.1</twPctLog><twPctRoute>67.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="12" iCriticalPaths="0" sType="EndPoint">Paths for end point av_config/control/stage_0 (SLICE_X10Y103.CE), 12 paths
</twPathRptBanner><twPathRpt anchorID="139"><twConstPath anchorID="140" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>16.365</twSlack><twSrc BELType="FF">av_config/control/sclk_divider_0</twSrc><twDest BELType="FF">av_config/control/stage_0</twDest><twTotPathDel>3.379</twTotPathDel><twClkSkew dest = "0.230" src = "0.254">0.024</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.458" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.232</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>av_config/control/sclk_divider_0</twSrc><twDest BELType='FF'>av_config/control/stage_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X9Y109.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">main_clk</twSrcClk><twPathDel><twSite>SLICE_X9Y109.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>av_config/control/sclk_divider&lt;2&gt;</twComp><twBEL>av_config/control/sclk_divider_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y109.D2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>av_config/control/sclk_divider&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y109.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>av_config/control/sclk_divider&lt;2&gt;</twComp><twBEL>av_config/control/Mcount_sclk_divider311</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y104.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.110</twDelInfo><twComp>av_config/control/Mcount_sclk_divider3_bdd0</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y104.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>av_config/control/stage&lt;4&gt;</twComp><twBEL>av_config/control/_n0071_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y103.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.419</twDelInfo><twComp>av_config/control/_n0071_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y103.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.331</twDelInfo><twComp>av_config/control/stage&lt;2&gt;</twComp><twBEL>av_config/control/stage_0</twBEL></twPathDel><twLogDel>1.238</twLogDel><twRouteDel>2.141</twRouteDel><twTotDel>3.379</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">main_clk</twDestClk><twPctLog>36.6</twPctLog><twPctRoute>63.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="141"><twConstPath anchorID="142" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>16.588</twSlack><twSrc BELType="FF">av_config/control/sclk_divider_2</twSrc><twDest BELType="FF">av_config/control/stage_0</twDest><twTotPathDel>3.156</twTotPathDel><twClkSkew dest = "0.230" src = "0.254">0.024</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.458" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.232</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>av_config/control/sclk_divider_2</twSrc><twDest BELType='FF'>av_config/control/stage_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X9Y109.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">main_clk</twSrcClk><twPathDel><twSite>SLICE_X9Y109.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>av_config/control/sclk_divider&lt;2&gt;</twComp><twBEL>av_config/control/sclk_divider_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y109.D5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.389</twDelInfo><twComp>av_config/control/sclk_divider&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y109.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>av_config/control/sclk_divider&lt;2&gt;</twComp><twBEL>av_config/control/Mcount_sclk_divider311</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y104.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.110</twDelInfo><twComp>av_config/control/Mcount_sclk_divider3_bdd0</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y104.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>av_config/control/stage&lt;4&gt;</twComp><twBEL>av_config/control/_n0071_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y103.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.419</twDelInfo><twComp>av_config/control/_n0071_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y103.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.331</twDelInfo><twComp>av_config/control/stage&lt;2&gt;</twComp><twBEL>av_config/control/stage_0</twBEL></twPathDel><twLogDel>1.238</twLogDel><twRouteDel>1.918</twRouteDel><twTotDel>3.156</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">main_clk</twDestClk><twPctLog>39.2</twPctLog><twPctRoute>60.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="143"><twConstPath anchorID="144" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>16.720</twSlack><twSrc BELType="FF">av_config/control/sclk_divider_1</twSrc><twDest BELType="FF">av_config/control/stage_0</twDest><twTotPathDel>3.024</twTotPathDel><twClkSkew dest = "0.230" src = "0.254">0.024</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.458" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.232</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>av_config/control/sclk_divider_1</twSrc><twDest BELType='FF'>av_config/control/stage_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X9Y109.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">main_clk</twSrcClk><twPathDel><twSite>SLICE_X9Y109.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>av_config/control/sclk_divider&lt;2&gt;</twComp><twBEL>av_config/control/sclk_divider_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y109.D4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.257</twDelInfo><twComp>av_config/control/sclk_divider&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y109.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>av_config/control/sclk_divider&lt;2&gt;</twComp><twBEL>av_config/control/Mcount_sclk_divider311</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y104.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.110</twDelInfo><twComp>av_config/control/Mcount_sclk_divider3_bdd0</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y104.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>av_config/control/stage&lt;4&gt;</twComp><twBEL>av_config/control/_n0071_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y103.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.419</twDelInfo><twComp>av_config/control/_n0071_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y103.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.331</twDelInfo><twComp>av_config/control/stage&lt;2&gt;</twComp><twBEL>av_config/control/stage_0</twBEL></twPathDel><twLogDel>1.238</twLogDel><twRouteDel>1.786</twRouteDel><twTotDel>3.024</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">main_clk</twDestClk><twPctLog>40.9</twPctLog><twPctRoute>59.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="12" iCriticalPaths="0" sType="EndPoint">Paths for end point av_config/control/stage_2 (SLICE_X10Y103.CE), 12 paths
</twPathRptBanner><twPathRpt anchorID="145"><twConstPath anchorID="146" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>16.401</twSlack><twSrc BELType="FF">av_config/control/sclk_divider_0</twSrc><twDest BELType="FF">av_config/control/stage_2</twDest><twTotPathDel>3.343</twTotPathDel><twClkSkew dest = "0.230" src = "0.254">0.024</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.458" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.232</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>av_config/control/sclk_divider_0</twSrc><twDest BELType='FF'>av_config/control/stage_2</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X9Y109.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">main_clk</twSrcClk><twPathDel><twSite>SLICE_X9Y109.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>av_config/control/sclk_divider&lt;2&gt;</twComp><twBEL>av_config/control/sclk_divider_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y109.D2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>av_config/control/sclk_divider&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y109.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>av_config/control/sclk_divider&lt;2&gt;</twComp><twBEL>av_config/control/Mcount_sclk_divider311</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y104.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.110</twDelInfo><twComp>av_config/control/Mcount_sclk_divider3_bdd0</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y104.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>av_config/control/stage&lt;4&gt;</twComp><twBEL>av_config/control/_n0071_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y103.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.419</twDelInfo><twComp>av_config/control/_n0071_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y103.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.295</twDelInfo><twComp>av_config/control/stage&lt;2&gt;</twComp><twBEL>av_config/control/stage_2</twBEL></twPathDel><twLogDel>1.202</twLogDel><twRouteDel>2.141</twRouteDel><twTotDel>3.343</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">main_clk</twDestClk><twPctLog>36.0</twPctLog><twPctRoute>64.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="147"><twConstPath anchorID="148" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>16.624</twSlack><twSrc BELType="FF">av_config/control/sclk_divider_2</twSrc><twDest BELType="FF">av_config/control/stage_2</twDest><twTotPathDel>3.120</twTotPathDel><twClkSkew dest = "0.230" src = "0.254">0.024</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.458" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.232</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>av_config/control/sclk_divider_2</twSrc><twDest BELType='FF'>av_config/control/stage_2</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X9Y109.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">main_clk</twSrcClk><twPathDel><twSite>SLICE_X9Y109.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>av_config/control/sclk_divider&lt;2&gt;</twComp><twBEL>av_config/control/sclk_divider_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y109.D5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.389</twDelInfo><twComp>av_config/control/sclk_divider&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y109.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>av_config/control/sclk_divider&lt;2&gt;</twComp><twBEL>av_config/control/Mcount_sclk_divider311</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y104.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.110</twDelInfo><twComp>av_config/control/Mcount_sclk_divider3_bdd0</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y104.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>av_config/control/stage&lt;4&gt;</twComp><twBEL>av_config/control/_n0071_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y103.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.419</twDelInfo><twComp>av_config/control/_n0071_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y103.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.295</twDelInfo><twComp>av_config/control/stage&lt;2&gt;</twComp><twBEL>av_config/control/stage_2</twBEL></twPathDel><twLogDel>1.202</twLogDel><twRouteDel>1.918</twRouteDel><twTotDel>3.120</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">main_clk</twDestClk><twPctLog>38.5</twPctLog><twPctRoute>61.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="149"><twConstPath anchorID="150" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>16.756</twSlack><twSrc BELType="FF">av_config/control/sclk_divider_1</twSrc><twDest BELType="FF">av_config/control/stage_2</twDest><twTotPathDel>2.988</twTotPathDel><twClkSkew dest = "0.230" src = "0.254">0.024</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.458" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.232</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>av_config/control/sclk_divider_1</twSrc><twDest BELType='FF'>av_config/control/stage_2</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X9Y109.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">main_clk</twSrcClk><twPathDel><twSite>SLICE_X9Y109.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>av_config/control/sclk_divider&lt;2&gt;</twComp><twBEL>av_config/control/sclk_divider_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y109.D4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.257</twDelInfo><twComp>av_config/control/sclk_divider&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y109.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>av_config/control/sclk_divider&lt;2&gt;</twComp><twBEL>av_config/control/Mcount_sclk_divider311</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y104.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.110</twDelInfo><twComp>av_config/control/Mcount_sclk_divider3_bdd0</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y104.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>av_config/control/stage&lt;4&gt;</twComp><twBEL>av_config/control/_n0071_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y103.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.419</twDelInfo><twComp>av_config/control/_n0071_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y103.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.295</twDelInfo><twComp>av_config/control/stage&lt;2&gt;</twComp><twBEL>av_config/control/stage_2</twBEL></twPathDel><twLogDel>1.202</twLogDel><twRouteDel>1.786</twRouteDel><twTotDel>2.988</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">main_clk</twDestClk><twPctLog>40.2</twPctLog><twPctRoute>59.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_pll_clkout0 = PERIOD TIMEGRP &quot;pll_clkout0&quot; TS_clock_generator_clkfx * 0.5
        HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point av_config/control/sclk_divider_3 (SLICE_X8Y109.A5), 1 path
</twPathRptBanner><twPathRpt anchorID="151"><twConstPath anchorID="152" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.385</twSlack><twSrc BELType="FF">av_config/control/sclk_divider_1</twSrc><twDest BELType="FF">av_config/control/sclk_divider_3</twDest><twTotPathDel>0.387</twTotPathDel><twClkSkew dest = "0.041" src = "0.039">-0.002</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>av_config/control/sclk_divider_1</twSrc><twDest BELType='FF'>av_config/control/sclk_divider_3</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X9Y109.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">main_clk</twSrcClk><twPathDel><twSite>SLICE_X9Y109.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>av_config/control/sclk_divider&lt;2&gt;</twComp><twBEL>av_config/control/sclk_divider_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y109.A5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.068</twDelInfo><twComp>av_config/control/sclk_divider&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X8Y109.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.121</twDelInfo><twComp>av_config/control/sclk_divider&lt;5&gt;</twComp><twBEL>av_config/control/Mcount_sclk_divider31</twBEL><twBEL>av_config/control/sclk_divider_3</twBEL></twPathDel><twLogDel>0.319</twLogDel><twRouteDel>0.068</twRouteDel><twTotDel>0.387</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">main_clk</twDestClk><twPctLog>82.4</twPctLog><twPctRoute>17.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point av_config/control/sclk_divider_5 (SLICE_X8Y109.B6), 1 path
</twPathRptBanner><twPathRpt anchorID="153"><twConstPath anchorID="154" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.421</twSlack><twSrc BELType="FF">av_config/control/sclk_divider_0</twSrc><twDest BELType="FF">av_config/control/sclk_divider_5</twDest><twTotPathDel>0.423</twTotPathDel><twClkSkew dest = "0.041" src = "0.039">-0.002</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>av_config/control/sclk_divider_0</twSrc><twDest BELType='FF'>av_config/control/sclk_divider_5</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X9Y109.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">main_clk</twSrcClk><twPathDel><twSite>SLICE_X9Y109.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>av_config/control/sclk_divider&lt;2&gt;</twComp><twBEL>av_config/control/sclk_divider_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y109.B6</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twFalling">0.035</twDelInfo><twComp>av_config/control/sclk_divider&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X8Y109.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.190</twDelInfo><twComp>av_config/control/sclk_divider&lt;5&gt;</twComp><twBEL>av_config/control/Mcount_sclk_divider51</twBEL><twBEL>av_config/control/sclk_divider_5</twBEL></twPathDel><twLogDel>0.388</twLogDel><twRouteDel>0.035</twRouteDel><twTotDel>0.423</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">main_clk</twDestClk><twPctLog>91.7</twPctLog><twPctRoute>8.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point av_config/control/clock_en (SLICE_X11Y105.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="155"><twConstPath anchorID="156" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.438</twSlack><twSrc BELType="FF">av_config/control/clock_en</twSrc><twDest BELType="FF">av_config/control/clock_en</twDest><twTotPathDel>0.438</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>av_config/control/clock_en</twSrc><twDest BELType='FF'>av_config/control/clock_en</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X11Y105.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">main_clk</twSrcClk><twPathDel><twSite>SLICE_X11Y105.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>av_config/control/clock_en</twComp><twBEL>av_config/control/clock_en</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y105.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.025</twDelInfo><twComp>av_config/control/clock_en</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X11Y105.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.215</twDelInfo><twComp>av_config/control/clock_en</twComp><twBEL>av_config/control/stage[4]_PWR_63_o_Select_15_o11</twBEL><twBEL>av_config/control/clock_en</twBEL></twPathDel><twLogDel>0.413</twLogDel><twRouteDel>0.025</twRouteDel><twTotDel>0.438</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">main_clk</twDestClk><twPctLog>94.3</twPctLog><twPctRoute>5.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="157"><twPinLimitBanner>Component Switching Limit Checks: TS_pll_clkout0 = PERIOD TIMEGRP &quot;pll_clkout0&quot; TS_clock_generator_clkfx * 0.5
        HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="158" type="MINPERIOD" name="Tbcper_I" slack="18.270" period="20.000" constraintValue="20.000" deviceLimit="1.730" freqLimit="578.035" physResource="pll/clkout1_buf/I0" logResource="pll/clkout1_buf/I0" locationPin="BUFGMUX_X2Y1.I0" clockNet="pll/clkout0"/><twPinLimit anchorID="159" type="MINPERIOD" name="Tcp" slack="19.570" period="20.000" constraintValue="20.000" deviceLimit="0.430" freqLimit="2325.581" physResource="av_config/control/sclk_divider&lt;5&gt;/CLK" logResource="av_config/control/sclk_divider_3/CK" locationPin="SLICE_X8Y109.CLK" clockNet="main_clk"/><twPinLimit anchorID="160" type="MINHIGHPULSE" name="Trpw" slack="19.570" period="20.000" constraintValue="10.000" deviceLimit="0.215" physResource="av_config/control/sclk_divider&lt;5&gt;/SR" logResource="av_config/control/sclk_divider_3/SR" locationPin="SLICE_X8Y109.SR" clockNet="av_config/i2c_start"/></twPinLimitRpt></twConst><twConstRollupTable uID="1" anchorID="161"><twConstRollup name="TS_sys_clk_pin" fullName="TS_sys_clk_pin = PERIOD TIMEGRP &quot;sys_clk_pin&quot; 100 MHz HIGH 50%;" type="origin" depth="0" requirement="10.000" prefType="period" actual="3.334" actualRollup="47273.817" errors="0" errorRollup="87" items="0" itemsRollup="51444"/><twConstRollup name="TS_RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk_2x_180" fullName="TS_RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk_2x_180 = PERIOD         TIMEGRP         &quot;RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk_2x_180&quot;         TS_sys_clk_pin * 6 PHASE 0.833333333 ns HIGH 50%;" type="child" depth="1" requirement="1.667" prefType="period" actual="1.499" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk_2x_0" fullName="TS_RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk_2x_0 = PERIOD         TIMEGRP         &quot;RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk_2x_0&quot;         TS_sys_clk_pin * 6 HIGH 50%;" type="child" depth="1" requirement="1.667" prefType="period" actual="1.499" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk0_bufg_in" fullName="TS_RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk0_bufg_in =         PERIOD TIMEGRP         &quot;RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk0_bufg_in&quot;         TS_sys_clk_pin * 0.375 HIGH 50%;" type="child" depth="1" requirement="26.667" prefType="period" actual="126063.512" actualRollup="78.872" errors="38" errorRollup="49" items="2045" itemsRollup="25119"/><twConstRollup name="TS_clock_generator_clkfx" fullName="TS_clock_generator_clkfx = PERIOD TIMEGRP &quot;clock_generator_clkfx&quot;         TS_RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk0_bufg_in         * 2.66666667 HIGH 50%;" type="child" depth="2" requirement="10.000" prefType="period" actual="8.663" actualRollup="29.577" errors="0" errorRollup="49" items="23356" itemsRollup="1763"/><twConstRollup name="TS_AUD_XCK_OBUF" fullName="TS_AUD_XCK_OBUF = PERIOD TIMEGRP &quot;AUD_XCK_OBUF&quot; TS_clock_generator_clkfx *         0.112903226 HIGH 50%;" type="child" depth="3" requirement="88.571" prefType="period" actual="261.967" actualRollup="N/A" errors="49" errorRollup="0" items="1362" itemsRollup="0"/><twConstRollup name="TS_pll_clkout0" fullName="TS_pll_clkout0 = PERIOD TIMEGRP &quot;pll_clkout0&quot; TS_clock_generator_clkfx * 0.5         HIGH 50%;" type="child" depth="3" requirement="20.000" prefType="period" actual="4.363" actualRollup="N/A" errors="0" errorRollup="0" items="401" itemsRollup="0"/><twConstRollup name="TS_RAMRapper_u_memory_interface_memc3_infrastructure_inst_mcb_drp_clk_bufg_in" fullName="TS_RAMRapper_u_memory_interface_memc3_infrastructure_inst_mcb_drp_clk_bufg_in         = PERIOD TIMEGRP         &quot;RAMRapper_u_memory_interface_memc3_infrastructure_inst_mcb_drp_clk_bufg_in&quot;         TS_sys_clk_pin * 0.75 HIGH 50%;" type="child" depth="1" requirement="13.333" prefType="period" actual="9.529" actualRollup="N/A" errors="0" errorRollup="0" items="24280" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="162">2</twUnmetConstCnt><twDataSheet anchorID="163" twNameLen="15"><twClk2SUList anchorID="164" twDestWidth="3"><twDest>clk</twDest><twClk2SU><twSrc>clk</twSrc><twRiseRise>9.529</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="165"><twErrCnt>87</twErrCnt><twScore>379910</twScore><twSetupScore>379910</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>51444</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>4357</twConnCnt></twConstCov><twStats anchorID="166"><twMinPer>126063.516</twMinPer><twFootnote number="1" /><twMaxFreq>0.008</twMaxFreq></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Thu Apr 27 15:30:12 2023 </twTimestamp></twFoot><twClientInfo anchorID="167"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 4649 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
