# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "-Wno-fatal --trace -I/root/zaram_trainig/RV32I/core/common -I/root/zaram_trainig/RV32I/core/pipelined --cc /root/zaram_trainig/RV32I/core/pipelined/riscv_top.v --exe tb.cpp --Mdir pipelined"
S       221 40813871623051384  1724395860   812574200  1724395860   805581300 "/root/zaram_trainig/RV32I/core/common/../common/riscv_adder.v"
S      1498 19421773393037965  1724650820    77511600  1724650820    75474400 "/root/zaram_trainig/RV32I/core/common/../common/riscv_alu.v"
S      4282 15481123719087808  1724403620   723107900  1724403620   723107900 "/root/zaram_trainig/RV32I/core/common/../common/riscv_configs.v"
S      1065 24488322973834476  1724395896   365187000  1724395896   358289100 "/root/zaram_trainig/RV32I/core/common/../common/riscv_dmem.v"
S      2126 22799473113609497  1724663131   456427700  1724663131   453293400 "/root/zaram_trainig/RV32I/core/common/../common/riscv_dmem_interface.v"
S       532 24769797950545597  1724395906   586524400  1724395906   584218000 "/root/zaram_trainig/RV32I/core/common/../common/riscv_imem.v"
S       488 14355223812253265  1724395947   470451800  1724395947   454357500 "/root/zaram_trainig/RV32I/core/common/../common/riscv_mux.v"
S       910 8444249301343018  1724479873   325648700  1724479873   315992000 "/root/zaram_trainig/RV32I/core/common/../common/riscv_regfile.v"
S       501 34621422135416962  1724395950   629680500  1724395950   616992100 "/root/zaram_trainig/RV32I/core/common/../common/riscv_register.v"
S      4282 15481123719087808  1724403620   723107900  1724403620   723107900 "/root/zaram_trainig/RV32I/core/common/riscv_configs.v"
S       711 20547673299896550  1724652512   382154600  1724652512   378998000 "/root/zaram_trainig/RV32I/core/common/riscv_immext.v"
S      1078 20547673299889803  1724477083   776940600  1724477083   774886700 "/root/zaram_trainig/RV32I/core/pipelined/pipeline_decode.v"
S      4103 22799473113565362  1724645444    87364100  1724645444    85344200 "/root/zaram_trainig/RV32I/core/pipelined/pipeline_execute.v"
S      2379 46161896180561133  1724662808   203421600  1724662808   201384000 "/root/zaram_trainig/RV32I/core/pipelined/pipeline_memory.v"
S      1692 79375943432422027  1724656017   837265400  1724656017   830962800 "/root/zaram_trainig/RV32I/core/pipelined/pipeline_writeback.v"
S      7068 28991922601200652  1724657772   485213300  1724657772   474701600 "/root/zaram_trainig/RV32I/core/pipelined/riscv_ctrl.v"
S      3571 29836347531342932  1724645249   780330400  1724645249   777464300 "/root/zaram_trainig/RV32I/core/pipelined/riscv_decode.v"
S      6352 25614222880670915  1724662699   517793500  1724662699   515806400 "/root/zaram_trainig/RV32I/core/pipelined/riscv_execute.v"
S      1530 35465847065548234  1724475608   686037800  1724475608   663813900 "/root/zaram_trainig/RV32I/core/pipelined/riscv_fetch.v"
S      2132 25332747903970417  1724656696    20627200  1724656696     6869800 "/root/zaram_trainig/RV32I/core/pipelined/riscv_hazard_unit.v"
S      3084 27303072740944793  1724666202   437832700  1724666202   424237100 "/root/zaram_trainig/RV32I/core/pipelined/riscv_memory.v"
S      8093 13229323905412082  1724666556   402962600  1724666556   389156000 "/root/zaram_trainig/RV32I/core/pipelined/riscv_pipelined_cpu.v"
S      2363 44754521297010656  1724667306   625375900  1724667306   623274300 "/root/zaram_trainig/RV32I/core/pipelined/riscv_top.v"
S      2418 25614222880672208  1724655560   979184200  1724655560   979184200 "/root/zaram_trainig/RV32I/core/pipelined/riscv_writeback.v"
S   7892640 10414574138500444  1717998154   617275400  1598506306           0 "/usr/bin/verilator_bin"
T     66575 43910096366868565  1724667310   505060600  1724667310   505060600 "pipelined/Vriscv_top.cpp"
T     13385 43628621390157361  1724667310   489760300  1724667310   489760300 "pipelined/Vriscv_top.h"
T      1765 43065671436736736  1724667310   505060600  1724667310   505060600 "pipelined/Vriscv_top.mk"
T    447119 35465847065548681  1724667310   500075100  1724667310   500075100 "pipelined/Vriscv_top__Slow.cpp"
T       609 22236523160143855  1724667310   477982300  1724667310   477982300 "pipelined/Vriscv_top__Syms.cpp"
T       983 40250921669627139  1724667310   487525700  1724667310   487525700 "pipelined/Vriscv_top__Syms.h"
T     24586 26458647810805865  1724667310   489760300  1724667310   489760300 "pipelined/Vriscv_top__Trace.cpp"
T     75052 51509920738053706  1724667310   488524500  1724667310   488524500 "pipelined/Vriscv_top__Trace__Slow.cpp"
T      1772 32088147345021233  1724667310   506062900  1724667310   506062900 "pipelined/Vriscv_top__ver.d"
T         0        0  1724667310   528674500  1724667310   528674500 "pipelined/Vriscv_top__verFiles.dat"
T      1629 37436171902523614  1724667310   505060600  1724667310   505060600 "pipelined/Vriscv_top_classes.mk"
