 
****************************************
Report : timing
        -path full
        -delay min
        -nworst 40
        -max_paths 40
Design : gpio_n8
Version: E-2010.12-SP5-3
Date   : Sat May  2 20:16:15 2015
****************************************

Operating Conditions: TYPICAL   Library: saed90nm_typ_ht_pg
Wire Load Model Mode: top

  Startpoint: dataReg0/output_reg[0]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: dataReg0/output_reg[0]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  gpio_n8            ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock internal_clock (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.4000     0.4000
  dataReg0/output_reg[0]/CLK (DFFARX1)                  0.0000     0.4000 r
  dataReg0/output_reg[0]/Q (DFFARX1)                    0.3840     0.7840 r
  dataReg0/U2/Q (AO22X1)                                0.1313     0.9153 r
  dataReg0/output_reg[0]/D (DFFARX1)                    0.0240     0.9394 r
  data arrival time                                                0.9394

  clock internal_clock (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.4000     0.4000
  clock uncertainty                                     0.3000     0.7000
  dataReg0/output_reg[0]/CLK (DFFARX1)                  0.0000     0.7000 r
  library hold time                                    -0.0931     0.6069
  data required time                                               0.6069
  --------------------------------------------------------------------------
  data required time                                               0.6069
  data arrival time                                               -0.9394
  --------------------------------------------------------------------------
  slack (MET)                                                      0.3324


  Startpoint: dataReg0/output_reg[1]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: dataReg0/output_reg[1]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  gpio_n8            ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock internal_clock (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.4000     0.4000
  dataReg0/output_reg[1]/CLK (DFFARX1)                  0.0000     0.4000 r
  dataReg0/output_reg[1]/Q (DFFARX1)                    0.3840     0.7840 r
  dataReg0/U3/Q (AO22X1)                                0.1313     0.9153 r
  dataReg0/output_reg[1]/D (DFFARX1)                    0.0240     0.9394 r
  data arrival time                                                0.9394

  clock internal_clock (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.4000     0.4000
  clock uncertainty                                     0.3000     0.7000
  dataReg0/output_reg[1]/CLK (DFFARX1)                  0.0000     0.7000 r
  library hold time                                    -0.0931     0.6069
  data required time                                               0.6069
  --------------------------------------------------------------------------
  data required time                                               0.6069
  data arrival time                                               -0.9394
  --------------------------------------------------------------------------
  slack (MET)                                                      0.3324


  Startpoint: dataReg0/output_reg[2]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: dataReg0/output_reg[2]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  gpio_n8            ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock internal_clock (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.4000     0.4000
  dataReg0/output_reg[2]/CLK (DFFARX1)                  0.0000     0.4000 r
  dataReg0/output_reg[2]/Q (DFFARX1)                    0.3840     0.7840 r
  dataReg0/U4/Q (AO22X1)                                0.1313     0.9153 r
  dataReg0/output_reg[2]/D (DFFARX1)                    0.0240     0.9394 r
  data arrival time                                                0.9394

  clock internal_clock (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.4000     0.4000
  clock uncertainty                                     0.3000     0.7000
  dataReg0/output_reg[2]/CLK (DFFARX1)                  0.0000     0.7000 r
  library hold time                                    -0.0931     0.6069
  data required time                                               0.6069
  --------------------------------------------------------------------------
  data required time                                               0.6069
  data arrival time                                               -0.9394
  --------------------------------------------------------------------------
  slack (MET)                                                      0.3324


  Startpoint: dataReg0/output_reg[3]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: dataReg0/output_reg[3]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  gpio_n8            ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock internal_clock (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.4000     0.4000
  dataReg0/output_reg[3]/CLK (DFFARX1)                  0.0000     0.4000 r
  dataReg0/output_reg[3]/Q (DFFARX1)                    0.3879     0.7879 r
  dataReg0/U5/Q (AO22X1)                                0.1324     0.9203 r
  dataReg0/output_reg[3]/D (DFFARX1)                    0.0240     0.9443 r
  data arrival time                                                0.9443

  clock internal_clock (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.4000     0.4000
  clock uncertainty                                     0.3000     0.7000
  dataReg0/output_reg[3]/CLK (DFFARX1)                  0.0000     0.7000 r
  library hold time                                    -0.0930     0.6070
  data required time                                               0.6070
  --------------------------------------------------------------------------
  data required time                                               0.6070
  data arrival time                                               -0.9443
  --------------------------------------------------------------------------
  slack (MET)                                                      0.3374


  Startpoint: dataReg0/output_reg[4]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: dataReg0/output_reg[4]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  gpio_n8            ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock internal_clock (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.4000     0.4000
  dataReg0/output_reg[4]/CLK (DFFARX1)                  0.0000     0.4000 r
  dataReg0/output_reg[4]/Q (DFFARX1)                    0.3879     0.7879 r
  dataReg0/U6/Q (AO22X1)                                0.1324     0.9203 r
  dataReg0/output_reg[4]/D (DFFARX1)                    0.0240     0.9443 r
  data arrival time                                                0.9443

  clock internal_clock (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.4000     0.4000
  clock uncertainty                                     0.3000     0.7000
  dataReg0/output_reg[4]/CLK (DFFARX1)                  0.0000     0.7000 r
  library hold time                                    -0.0930     0.6070
  data required time                                               0.6070
  --------------------------------------------------------------------------
  data required time                                               0.6070
  data arrival time                                               -0.9443
  --------------------------------------------------------------------------
  slack (MET)                                                      0.3374


  Startpoint: dataReg0/output_reg[5]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: dataReg0/output_reg[5]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  gpio_n8            ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock internal_clock (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.4000     0.4000
  dataReg0/output_reg[5]/CLK (DFFARX1)                  0.0000     0.4000 r
  dataReg0/output_reg[5]/Q (DFFARX1)                    0.3879     0.7879 r
  dataReg0/U7/Q (AO22X1)                                0.1324     0.9203 r
  dataReg0/output_reg[5]/D (DFFARX1)                    0.0240     0.9443 r
  data arrival time                                                0.9443

  clock internal_clock (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.4000     0.4000
  clock uncertainty                                     0.3000     0.7000
  dataReg0/output_reg[5]/CLK (DFFARX1)                  0.0000     0.7000 r
  library hold time                                    -0.0930     0.6070
  data required time                                               0.6070
  --------------------------------------------------------------------------
  data required time                                               0.6070
  data arrival time                                               -0.9443
  --------------------------------------------------------------------------
  slack (MET)                                                      0.3374


  Startpoint: dataReg0/output_reg[6]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: dataReg0/output_reg[6]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  gpio_n8            ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock internal_clock (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.4000     0.4000
  dataReg0/output_reg[6]/CLK (DFFARX1)                  0.0000     0.4000 r
  dataReg0/output_reg[6]/Q (DFFARX1)                    0.3879     0.7879 r
  dataReg0/U8/Q (AO22X1)                                0.1324     0.9203 r
  dataReg0/output_reg[6]/D (DFFARX1)                    0.0240     0.9443 r
  data arrival time                                                0.9443

  clock internal_clock (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.4000     0.4000
  clock uncertainty                                     0.3000     0.7000
  dataReg0/output_reg[6]/CLK (DFFARX1)                  0.0000     0.7000 r
  library hold time                                    -0.0930     0.6070
  data required time                                               0.6070
  --------------------------------------------------------------------------
  data required time                                               0.6070
  data arrival time                                               -0.9443
  --------------------------------------------------------------------------
  slack (MET)                                                      0.3374


  Startpoint: dataReg0/output_reg[7]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: dataReg0/output_reg[7]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  gpio_n8            ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock internal_clock (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.4000     0.4000
  dataReg0/output_reg[7]/CLK (DFFARX1)                  0.0000     0.4000 r
  dataReg0/output_reg[7]/Q (DFFARX1)                    0.3879     0.7879 r
  dataReg0/U10/Q (AO22X1)                               0.1324     0.9203 r
  dataReg0/output_reg[7]/D (DFFARX1)                    0.0240     0.9443 r
  data arrival time                                                0.9443

  clock internal_clock (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.4000     0.4000
  clock uncertainty                                     0.3000     0.7000
  dataReg0/output_reg[7]/CLK (DFFARX1)                  0.0000     0.7000 r
  library hold time                                    -0.0930     0.6070
  data required time                                               0.6070
  --------------------------------------------------------------------------
  data required time                                               0.6070
  data arrival time                                               -0.9443
  --------------------------------------------------------------------------
  slack (MET)                                                      0.3374


  Startpoint: pinsReg/output_reg[0]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: pinsReg/output_reg[0]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  gpio_n8            ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  pinsReg/output_reg[0]/CLK (DFFARX1)    0.0000     0.4000 r
  pinsReg/output_reg[0]/Q (DFFARX1)      0.3879     0.7879 r
  pinsReg/U2/Q (AO22X1)                  0.1324     0.9203 r
  pinsReg/output_reg[0]/D (DFFARX1)      0.0240     0.9443 r
  data arrival time                                 0.9443

  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  pinsReg/output_reg[0]/CLK (DFFARX1)    0.0000     0.7000 r
  library hold time                     -0.0930     0.6070
  data required time                                0.6070
  -----------------------------------------------------------
  data required time                                0.6070
  data arrival time                                -0.9443
  -----------------------------------------------------------
  slack (MET)                                       0.3374


  Startpoint: pinsReg/output_reg[1]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: pinsReg/output_reg[1]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  gpio_n8            ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  pinsReg/output_reg[1]/CLK (DFFARX1)    0.0000     0.4000 r
  pinsReg/output_reg[1]/Q (DFFARX1)      0.3879     0.7879 r
  pinsReg/U3/Q (AO22X1)                  0.1324     0.9203 r
  pinsReg/output_reg[1]/D (DFFARX1)      0.0240     0.9443 r
  data arrival time                                 0.9443

  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  pinsReg/output_reg[1]/CLK (DFFARX1)    0.0000     0.7000 r
  library hold time                     -0.0930     0.6070
  data required time                                0.6070
  -----------------------------------------------------------
  data required time                                0.6070
  data arrival time                                -0.9443
  -----------------------------------------------------------
  slack (MET)                                       0.3374


  Startpoint: pinsReg/output_reg[2]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: pinsReg/output_reg[2]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  gpio_n8            ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  pinsReg/output_reg[2]/CLK (DFFARX1)    0.0000     0.4000 r
  pinsReg/output_reg[2]/Q (DFFARX1)      0.3879     0.7879 r
  pinsReg/U4/Q (AO22X1)                  0.1324     0.9203 r
  pinsReg/output_reg[2]/D (DFFARX1)      0.0240     0.9443 r
  data arrival time                                 0.9443

  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  pinsReg/output_reg[2]/CLK (DFFARX1)    0.0000     0.7000 r
  library hold time                     -0.0930     0.6070
  data required time                                0.6070
  -----------------------------------------------------------
  data required time                                0.6070
  data arrival time                                -0.9443
  -----------------------------------------------------------
  slack (MET)                                       0.3374


  Startpoint: pinsReg/output_reg[3]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: pinsReg/output_reg[3]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  gpio_n8            ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  pinsReg/output_reg[3]/CLK (DFFARX1)    0.0000     0.4000 r
  pinsReg/output_reg[3]/Q (DFFARX1)      0.3879     0.7879 r
  pinsReg/U5/Q (AO22X1)                  0.1324     0.9203 r
  pinsReg/output_reg[3]/D (DFFARX1)      0.0240     0.9443 r
  data arrival time                                 0.9443

  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  pinsReg/output_reg[3]/CLK (DFFARX1)    0.0000     0.7000 r
  library hold time                     -0.0930     0.6070
  data required time                                0.6070
  -----------------------------------------------------------
  data required time                                0.6070
  data arrival time                                -0.9443
  -----------------------------------------------------------
  slack (MET)                                       0.3374


  Startpoint: pinsReg/output_reg[4]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: pinsReg/output_reg[4]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  gpio_n8            ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  pinsReg/output_reg[4]/CLK (DFFARX1)    0.0000     0.4000 r
  pinsReg/output_reg[4]/Q (DFFARX1)      0.3879     0.7879 r
  pinsReg/U6/Q (AO22X1)                  0.1324     0.9203 r
  pinsReg/output_reg[4]/D (DFFARX1)      0.0240     0.9443 r
  data arrival time                                 0.9443

  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  pinsReg/output_reg[4]/CLK (DFFARX1)    0.0000     0.7000 r
  library hold time                     -0.0930     0.6070
  data required time                                0.6070
  -----------------------------------------------------------
  data required time                                0.6070
  data arrival time                                -0.9443
  -----------------------------------------------------------
  slack (MET)                                       0.3374


  Startpoint: pinsReg/output_reg[5]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: pinsReg/output_reg[5]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  gpio_n8            ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  pinsReg/output_reg[5]/CLK (DFFARX1)    0.0000     0.4000 r
  pinsReg/output_reg[5]/Q (DFFARX1)      0.3879     0.7879 r
  pinsReg/U7/Q (AO22X1)                  0.1324     0.9203 r
  pinsReg/output_reg[5]/D (DFFARX1)      0.0240     0.9443 r
  data arrival time                                 0.9443

  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  pinsReg/output_reg[5]/CLK (DFFARX1)    0.0000     0.7000 r
  library hold time                     -0.0930     0.6070
  data required time                                0.6070
  -----------------------------------------------------------
  data required time                                0.6070
  data arrival time                                -0.9443
  -----------------------------------------------------------
  slack (MET)                                       0.3374


  Startpoint: pinsReg/output_reg[6]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: pinsReg/output_reg[6]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  gpio_n8            ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  pinsReg/output_reg[6]/CLK (DFFARX1)    0.0000     0.4000 r
  pinsReg/output_reg[6]/Q (DFFARX1)      0.3879     0.7879 r
  pinsReg/U8/Q (AO22X1)                  0.1324     0.9203 r
  pinsReg/output_reg[6]/D (DFFARX1)      0.0240     0.9443 r
  data arrival time                                 0.9443

  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  pinsReg/output_reg[6]/CLK (DFFARX1)    0.0000     0.7000 r
  library hold time                     -0.0930     0.6070
  data required time                                0.6070
  -----------------------------------------------------------
  data required time                                0.6070
  data arrival time                                -0.9443
  -----------------------------------------------------------
  slack (MET)                                       0.3374


  Startpoint: pinsReg/output_reg[7]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: pinsReg/output_reg[7]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  gpio_n8            ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  pinsReg/output_reg[7]/CLK (DFFARX1)    0.0000     0.4000 r
  pinsReg/output_reg[7]/Q (DFFARX1)      0.3879     0.7879 r
  pinsReg/U10/Q (AO22X1)                 0.1324     0.9203 r
  pinsReg/output_reg[7]/D (DFFARX1)      0.0240     0.9443 r
  data arrival time                                 0.9443

  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  pinsReg/output_reg[7]/CLK (DFFARX1)    0.0000     0.7000 r
  library hold time                     -0.0930     0.6070
  data required time                                0.6070
  -----------------------------------------------------------
  data required time                                0.6070
  data arrival time                                -0.9443
  -----------------------------------------------------------
  slack (MET)                                       0.3374


  Startpoint: data_modu/output_reg[0]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: data_modu/output_reg[0]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  gpio_n8            ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock internal_clock (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.4000     0.4000
  data_modu/output_reg[0]/CLK (DFFARX1)                 0.0000     0.4000 r
  data_modu/output_reg[0]/Q (DFFARX1)                   0.3904     0.7904 r
  data_modu/U2/Q (AO22X1)                               0.1351     0.9255 r
  data_modu/output_reg[0]/D (DFFARX1)                   0.0240     0.9495 r
  data arrival time                                                0.9495

  clock internal_clock (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.4000     0.4000
  clock uncertainty                                     0.3000     0.7000
  data_modu/output_reg[0]/CLK (DFFARX1)                 0.0000     0.7000 r
  library hold time                                    -0.0929     0.6071
  data required time                                               0.6071
  --------------------------------------------------------------------------
  data required time                                               0.6071
  data arrival time                                               -0.9495
  --------------------------------------------------------------------------
  slack (MET)                                                      0.3424


  Startpoint: data_modu/output_reg[1]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: data_modu/output_reg[1]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  gpio_n8            ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock internal_clock (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.4000     0.4000
  data_modu/output_reg[1]/CLK (DFFARX1)                 0.0000     0.4000 r
  data_modu/output_reg[1]/Q (DFFARX1)                   0.3904     0.7904 r
  data_modu/U3/Q (AO22X1)                               0.1351     0.9255 r
  data_modu/output_reg[1]/D (DFFARX1)                   0.0240     0.9495 r
  data arrival time                                                0.9495

  clock internal_clock (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.4000     0.4000
  clock uncertainty                                     0.3000     0.7000
  data_modu/output_reg[1]/CLK (DFFARX1)                 0.0000     0.7000 r
  library hold time                                    -0.0929     0.6071
  data required time                                               0.6071
  --------------------------------------------------------------------------
  data required time                                               0.6071
  data arrival time                                               -0.9495
  --------------------------------------------------------------------------
  slack (MET)                                                      0.3424


  Startpoint: data_modu/output_reg[2]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: data_modu/output_reg[2]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  gpio_n8            ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock internal_clock (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.4000     0.4000
  data_modu/output_reg[2]/CLK (DFFARX1)                 0.0000     0.4000 r
  data_modu/output_reg[2]/Q (DFFARX1)                   0.3904     0.7904 r
  data_modu/U5/Q (AO22X1)                               0.1351     0.9255 r
  data_modu/output_reg[2]/D (DFFARX1)                   0.0240     0.9495 r
  data arrival time                                                0.9495

  clock internal_clock (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.4000     0.4000
  clock uncertainty                                     0.3000     0.7000
  data_modu/output_reg[2]/CLK (DFFARX1)                 0.0000     0.7000 r
  library hold time                                    -0.0929     0.6071
  data required time                                               0.6071
  --------------------------------------------------------------------------
  data required time                                               0.6071
  data arrival time                                               -0.9495
  --------------------------------------------------------------------------
  slack (MET)                                                      0.3424


  Startpoint: configReg/output_reg[0]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: configReg/output_reg[0]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  gpio_n8            ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock internal_clock (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.4000     0.4000
  configReg/output_reg[0]/CLK (DFFARX1)                 0.0000     0.4000 r
  configReg/output_reg[0]/Q (DFFARX1)                   0.3916     0.7916 r
  configReg/U2/Q (AO22X1)                               0.1355     0.9271 r
  configReg/output_reg[0]/D (DFFARX1)                   0.0240     0.9511 r
  data arrival time                                                0.9511

  clock internal_clock (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.4000     0.4000
  clock uncertainty                                     0.3000     0.7000
  configReg/output_reg[0]/CLK (DFFARX1)                 0.0000     0.7000 r
  library hold time                                    -0.0930     0.6070
  data required time                                               0.6070
  --------------------------------------------------------------------------
  data required time                                               0.6070
  data arrival time                                               -0.9511
  --------------------------------------------------------------------------
  slack (MET)                                                      0.3441


  Startpoint: configReg/output_reg[1]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: configReg/output_reg[1]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  gpio_n8            ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock internal_clock (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.4000     0.4000
  configReg/output_reg[1]/CLK (DFFARX1)                 0.0000     0.4000 r
  configReg/output_reg[1]/Q (DFFARX1)                   0.3916     0.7916 r
  configReg/U3/Q (AO22X1)                               0.1355     0.9271 r
  configReg/output_reg[1]/D (DFFARX1)                   0.0240     0.9511 r
  data arrival time                                                0.9511

  clock internal_clock (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.4000     0.4000
  clock uncertainty                                     0.3000     0.7000
  configReg/output_reg[1]/CLK (DFFARX1)                 0.0000     0.7000 r
  library hold time                                    -0.0930     0.6070
  data required time                                               0.6070
  --------------------------------------------------------------------------
  data required time                                               0.6070
  data arrival time                                               -0.9511
  --------------------------------------------------------------------------
  slack (MET)                                                      0.3441


  Startpoint: configReg/output_reg[2]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: configReg/output_reg[2]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  gpio_n8            ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock internal_clock (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.4000     0.4000
  configReg/output_reg[2]/CLK (DFFARX1)                 0.0000     0.4000 r
  configReg/output_reg[2]/Q (DFFARX1)                   0.3916     0.7916 r
  configReg/U4/Q (AO22X1)                               0.1355     0.9271 r
  configReg/output_reg[2]/D (DFFARX1)                   0.0240     0.9511 r
  data arrival time                                                0.9511

  clock internal_clock (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.4000     0.4000
  clock uncertainty                                     0.3000     0.7000
  configReg/output_reg[2]/CLK (DFFARX1)                 0.0000     0.7000 r
  library hold time                                    -0.0930     0.6070
  data required time                                               0.6070
  --------------------------------------------------------------------------
  data required time                                               0.6070
  data arrival time                                               -0.9511
  --------------------------------------------------------------------------
  slack (MET)                                                      0.3441


  Startpoint: configReg/output_reg[3]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: configReg/output_reg[3]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  gpio_n8            ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock internal_clock (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.4000     0.4000
  configReg/output_reg[3]/CLK (DFFARX1)                 0.0000     0.4000 r
  configReg/output_reg[3]/Q (DFFARX1)                   0.3916     0.7916 r
  configReg/U5/Q (AO22X1)                               0.1355     0.9271 r
  configReg/output_reg[3]/D (DFFARX1)                   0.0240     0.9511 r
  data arrival time                                                0.9511

  clock internal_clock (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.4000     0.4000
  clock uncertainty                                     0.3000     0.7000
  configReg/output_reg[3]/CLK (DFFARX1)                 0.0000     0.7000 r
  library hold time                                    -0.0930     0.6070
  data required time                                               0.6070
  --------------------------------------------------------------------------
  data required time                                               0.6070
  data arrival time                                               -0.9511
  --------------------------------------------------------------------------
  slack (MET)                                                      0.3441


  Startpoint: configReg/output_reg[4]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: configReg/output_reg[4]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  gpio_n8            ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock internal_clock (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.4000     0.4000
  configReg/output_reg[4]/CLK (DFFARX1)                 0.0000     0.4000 r
  configReg/output_reg[4]/Q (DFFARX1)                   0.3916     0.7916 r
  configReg/U6/Q (AO22X1)                               0.1355     0.9271 r
  configReg/output_reg[4]/D (DFFARX1)                   0.0240     0.9511 r
  data arrival time                                                0.9511

  clock internal_clock (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.4000     0.4000
  clock uncertainty                                     0.3000     0.7000
  configReg/output_reg[4]/CLK (DFFARX1)                 0.0000     0.7000 r
  library hold time                                    -0.0930     0.6070
  data required time                                               0.6070
  --------------------------------------------------------------------------
  data required time                                               0.6070
  data arrival time                                               -0.9511
  --------------------------------------------------------------------------
  slack (MET)                                                      0.3441


  Startpoint: configReg/output_reg[5]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: configReg/output_reg[5]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  gpio_n8            ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock internal_clock (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.4000     0.4000
  configReg/output_reg[5]/CLK (DFFARX1)                 0.0000     0.4000 r
  configReg/output_reg[5]/Q (DFFARX1)                   0.3916     0.7916 r
  configReg/U7/Q (AO22X1)                               0.1355     0.9271 r
  configReg/output_reg[5]/D (DFFARX1)                   0.0240     0.9511 r
  data arrival time                                                0.9511

  clock internal_clock (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.4000     0.4000
  clock uncertainty                                     0.3000     0.7000
  configReg/output_reg[5]/CLK (DFFARX1)                 0.0000     0.7000 r
  library hold time                                    -0.0930     0.6070
  data required time                                               0.6070
  --------------------------------------------------------------------------
  data required time                                               0.6070
  data arrival time                                               -0.9511
  --------------------------------------------------------------------------
  slack (MET)                                                      0.3441


  Startpoint: configReg/output_reg[6]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: configReg/output_reg[6]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  gpio_n8            ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock internal_clock (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.4000     0.4000
  configReg/output_reg[6]/CLK (DFFARX1)                 0.0000     0.4000 r
  configReg/output_reg[6]/Q (DFFARX1)                   0.3916     0.7916 r
  configReg/U8/Q (AO22X1)                               0.1355     0.9271 r
  configReg/output_reg[6]/D (DFFARX1)                   0.0240     0.9511 r
  data arrival time                                                0.9511

  clock internal_clock (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.4000     0.4000
  clock uncertainty                                     0.3000     0.7000
  configReg/output_reg[6]/CLK (DFFARX1)                 0.0000     0.7000 r
  library hold time                                    -0.0930     0.6070
  data required time                                               0.6070
  --------------------------------------------------------------------------
  data required time                                               0.6070
  data arrival time                                               -0.9511
  --------------------------------------------------------------------------
  slack (MET)                                                      0.3441


  Startpoint: configReg/output_reg[7]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: configReg/output_reg[7]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  gpio_n8            ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock internal_clock (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.4000     0.4000
  configReg/output_reg[7]/CLK (DFFARX1)                 0.0000     0.4000 r
  configReg/output_reg[7]/Q (DFFARX1)                   0.3916     0.7916 r
  configReg/U10/Q (AO22X1)                              0.1355     0.9271 r
  configReg/output_reg[7]/D (DFFARX1)                   0.0240     0.9511 r
  data arrival time                                                0.9511

  clock internal_clock (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.4000     0.4000
  clock uncertainty                                     0.3000     0.7000
  configReg/output_reg[7]/CLK (DFFARX1)                 0.0000     0.7000 r
  library hold time                                    -0.0930     0.6070
  data required time                                               0.6070
  --------------------------------------------------------------------------
  data required time                                               0.6070
  data arrival time                                               -0.9511
  --------------------------------------------------------------------------
  slack (MET)                                                      0.3441


  Startpoint: dataReg0/output_reg[0]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: dataReg0/output_reg[0]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  gpio_n8            ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock internal_clock (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.4000     0.4000
  dataReg0/output_reg[0]/CLK (DFFARX1)                  0.0000     0.4000 r
  dataReg0/output_reg[0]/Q (DFFARX1)                    0.4161     0.8161 f
  dataReg0/U2/Q (AO22X1)                                0.1744     0.9905 f
  dataReg0/output_reg[0]/D (DFFARX1)                    0.0240     1.0145 f
  data arrival time                                                1.0145

  clock internal_clock (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.4000     0.4000
  clock uncertainty                                     0.3000     0.7000
  dataReg0/output_reg[0]/CLK (DFFARX1)                  0.0000     0.7000 r
  library hold time                                    -0.0540     0.6460
  data required time                                               0.6460
  --------------------------------------------------------------------------
  data required time                                               0.6460
  data arrival time                                               -1.0145
  --------------------------------------------------------------------------
  slack (MET)                                                      0.3685


  Startpoint: dataReg0/output_reg[1]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: dataReg0/output_reg[1]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  gpio_n8            ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock internal_clock (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.4000     0.4000
  dataReg0/output_reg[1]/CLK (DFFARX1)                  0.0000     0.4000 r
  dataReg0/output_reg[1]/Q (DFFARX1)                    0.4161     0.8161 f
  dataReg0/U3/Q (AO22X1)                                0.1744     0.9905 f
  dataReg0/output_reg[1]/D (DFFARX1)                    0.0240     1.0145 f
  data arrival time                                                1.0145

  clock internal_clock (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.4000     0.4000
  clock uncertainty                                     0.3000     0.7000
  dataReg0/output_reg[1]/CLK (DFFARX1)                  0.0000     0.7000 r
  library hold time                                    -0.0540     0.6460
  data required time                                               0.6460
  --------------------------------------------------------------------------
  data required time                                               0.6460
  data arrival time                                               -1.0145
  --------------------------------------------------------------------------
  slack (MET)                                                      0.3685


  Startpoint: dataReg0/output_reg[2]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: dataReg0/output_reg[2]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  gpio_n8            ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock internal_clock (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.4000     0.4000
  dataReg0/output_reg[2]/CLK (DFFARX1)                  0.0000     0.4000 r
  dataReg0/output_reg[2]/Q (DFFARX1)                    0.4161     0.8161 f
  dataReg0/U4/Q (AO22X1)                                0.1744     0.9905 f
  dataReg0/output_reg[2]/D (DFFARX1)                    0.0240     1.0145 f
  data arrival time                                                1.0145

  clock internal_clock (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.4000     0.4000
  clock uncertainty                                     0.3000     0.7000
  dataReg0/output_reg[2]/CLK (DFFARX1)                  0.0000     0.7000 r
  library hold time                                    -0.0540     0.6460
  data required time                                               0.6460
  --------------------------------------------------------------------------
  data required time                                               0.6460
  data arrival time                                               -1.0145
  --------------------------------------------------------------------------
  slack (MET)                                                      0.3685


  Startpoint: pinsReg/output_reg[0]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: pinsReg/output_reg[0]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  gpio_n8            ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  pinsReg/output_reg[0]/CLK (DFFARX1)    0.0000     0.4000 r
  pinsReg/output_reg[0]/Q (DFFARX1)      0.4199     0.8199 f
  pinsReg/U2/Q (AO22X1)                  0.1751     0.9949 f
  pinsReg/output_reg[0]/D (DFFARX1)      0.0240     1.0190 f
  data arrival time                                 1.0190

  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  pinsReg/output_reg[0]/CLK (DFFARX1)    0.0000     0.7000 r
  library hold time                     -0.0536     0.6464
  data required time                                0.6464
  -----------------------------------------------------------
  data required time                                0.6464
  data arrival time                                -1.0190
  -----------------------------------------------------------
  slack (MET)                                       0.3726


  Startpoint: pinsReg/output_reg[1]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: pinsReg/output_reg[1]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  gpio_n8            ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  pinsReg/output_reg[1]/CLK (DFFARX1)    0.0000     0.4000 r
  pinsReg/output_reg[1]/Q (DFFARX1)      0.4199     0.8199 f
  pinsReg/U3/Q (AO22X1)                  0.1751     0.9949 f
  pinsReg/output_reg[1]/D (DFFARX1)      0.0240     1.0190 f
  data arrival time                                 1.0190

  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  pinsReg/output_reg[1]/CLK (DFFARX1)    0.0000     0.7000 r
  library hold time                     -0.0536     0.6464
  data required time                                0.6464
  -----------------------------------------------------------
  data required time                                0.6464
  data arrival time                                -1.0190
  -----------------------------------------------------------
  slack (MET)                                       0.3726


  Startpoint: pinsReg/output_reg[2]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: pinsReg/output_reg[2]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  gpio_n8            ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  pinsReg/output_reg[2]/CLK (DFFARX1)    0.0000     0.4000 r
  pinsReg/output_reg[2]/Q (DFFARX1)      0.4199     0.8199 f
  pinsReg/U4/Q (AO22X1)                  0.1751     0.9949 f
  pinsReg/output_reg[2]/D (DFFARX1)      0.0240     1.0190 f
  data arrival time                                 1.0190

  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  pinsReg/output_reg[2]/CLK (DFFARX1)    0.0000     0.7000 r
  library hold time                     -0.0536     0.6464
  data required time                                0.6464
  -----------------------------------------------------------
  data required time                                0.6464
  data arrival time                                -1.0190
  -----------------------------------------------------------
  slack (MET)                                       0.3726


  Startpoint: pinsReg/output_reg[3]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: pinsReg/output_reg[3]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  gpio_n8            ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  pinsReg/output_reg[3]/CLK (DFFARX1)    0.0000     0.4000 r
  pinsReg/output_reg[3]/Q (DFFARX1)      0.4199     0.8199 f
  pinsReg/U5/Q (AO22X1)                  0.1751     0.9949 f
  pinsReg/output_reg[3]/D (DFFARX1)      0.0240     1.0190 f
  data arrival time                                 1.0190

  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  pinsReg/output_reg[3]/CLK (DFFARX1)    0.0000     0.7000 r
  library hold time                     -0.0536     0.6464
  data required time                                0.6464
  -----------------------------------------------------------
  data required time                                0.6464
  data arrival time                                -1.0190
  -----------------------------------------------------------
  slack (MET)                                       0.3726


  Startpoint: pinsReg/output_reg[4]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: pinsReg/output_reg[4]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  gpio_n8            ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  pinsReg/output_reg[4]/CLK (DFFARX1)    0.0000     0.4000 r
  pinsReg/output_reg[4]/Q (DFFARX1)      0.4199     0.8199 f
  pinsReg/U6/Q (AO22X1)                  0.1751     0.9949 f
  pinsReg/output_reg[4]/D (DFFARX1)      0.0240     1.0190 f
  data arrival time                                 1.0190

  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  pinsReg/output_reg[4]/CLK (DFFARX1)    0.0000     0.7000 r
  library hold time                     -0.0536     0.6464
  data required time                                0.6464
  -----------------------------------------------------------
  data required time                                0.6464
  data arrival time                                -1.0190
  -----------------------------------------------------------
  slack (MET)                                       0.3726


  Startpoint: pinsReg/output_reg[5]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: pinsReg/output_reg[5]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  gpio_n8            ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  pinsReg/output_reg[5]/CLK (DFFARX1)    0.0000     0.4000 r
  pinsReg/output_reg[5]/Q (DFFARX1)      0.4199     0.8199 f
  pinsReg/U7/Q (AO22X1)                  0.1751     0.9949 f
  pinsReg/output_reg[5]/D (DFFARX1)      0.0240     1.0190 f
  data arrival time                                 1.0190

  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  pinsReg/output_reg[5]/CLK (DFFARX1)    0.0000     0.7000 r
  library hold time                     -0.0536     0.6464
  data required time                                0.6464
  -----------------------------------------------------------
  data required time                                0.6464
  data arrival time                                -1.0190
  -----------------------------------------------------------
  slack (MET)                                       0.3726


  Startpoint: pinsReg/output_reg[6]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: pinsReg/output_reg[6]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  gpio_n8            ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  pinsReg/output_reg[6]/CLK (DFFARX1)    0.0000     0.4000 r
  pinsReg/output_reg[6]/Q (DFFARX1)      0.4199     0.8199 f
  pinsReg/U8/Q (AO22X1)                  0.1751     0.9949 f
  pinsReg/output_reg[6]/D (DFFARX1)      0.0240     1.0190 f
  data arrival time                                 1.0190

  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  pinsReg/output_reg[6]/CLK (DFFARX1)    0.0000     0.7000 r
  library hold time                     -0.0536     0.6464
  data required time                                0.6464
  -----------------------------------------------------------
  data required time                                0.6464
  data arrival time                                -1.0190
  -----------------------------------------------------------
  slack (MET)                                       0.3726


  Startpoint: pinsReg/output_reg[7]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: pinsReg/output_reg[7]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  gpio_n8            ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  pinsReg/output_reg[7]/CLK (DFFARX1)    0.0000     0.4000 r
  pinsReg/output_reg[7]/Q (DFFARX1)      0.4199     0.8199 f
  pinsReg/U10/Q (AO22X1)                 0.1751     0.9949 f
  pinsReg/output_reg[7]/D (DFFARX1)      0.0240     1.0190 f
  data arrival time                                 1.0190

  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  pinsReg/output_reg[7]/CLK (DFFARX1)    0.0000     0.7000 r
  library hold time                     -0.0536     0.6464
  data required time                                0.6464
  -----------------------------------------------------------
  data required time                                0.6464
  data arrival time                                -1.0190
  -----------------------------------------------------------
  slack (MET)                                       0.3726


  Startpoint: dataReg0/output_reg[3]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: dataReg0/output_reg[3]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  gpio_n8            ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock internal_clock (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.4000     0.4000
  dataReg0/output_reg[3]/CLK (DFFARX1)                  0.0000     0.4000 r
  dataReg0/output_reg[3]/Q (DFFARX1)                    0.4199     0.8199 f
  dataReg0/U5/Q (AO22X1)                                0.1751     0.9949 f
  dataReg0/output_reg[3]/D (DFFARX1)                    0.0240     1.0190 f
  data arrival time                                                1.0190

  clock internal_clock (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.4000     0.4000
  clock uncertainty                                     0.3000     0.7000
  dataReg0/output_reg[3]/CLK (DFFARX1)                  0.0000     0.7000 r
  library hold time                                    -0.0541     0.6459
  data required time                                               0.6459
  --------------------------------------------------------------------------
  data required time                                               0.6459
  data arrival time                                               -1.0190
  --------------------------------------------------------------------------
  slack (MET)                                                      0.3730


  Startpoint: dataReg0/output_reg[4]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: dataReg0/output_reg[4]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  gpio_n8            ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock internal_clock (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.4000     0.4000
  dataReg0/output_reg[4]/CLK (DFFARX1)                  0.0000     0.4000 r
  dataReg0/output_reg[4]/Q (DFFARX1)                    0.4199     0.8199 f
  dataReg0/U6/Q (AO22X1)                                0.1751     0.9949 f
  dataReg0/output_reg[4]/D (DFFARX1)                    0.0240     1.0190 f
  data arrival time                                                1.0190

  clock internal_clock (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.4000     0.4000
  clock uncertainty                                     0.3000     0.7000
  dataReg0/output_reg[4]/CLK (DFFARX1)                  0.0000     0.7000 r
  library hold time                                    -0.0541     0.6459
  data required time                                               0.6459
  --------------------------------------------------------------------------
  data required time                                               0.6459
  data arrival time                                               -1.0190
  --------------------------------------------------------------------------
  slack (MET)                                                      0.3730


  Startpoint: IOPINS[0] (input port clocked by internal_clock)
  Endpoint: pinsReg/output_reg[0]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  gpio_n8            ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.5000     1.9000 r
  IOPINS[0] (inout)                      0.0000     1.9000 r
  pinsReg/d[0] (ndff_n8_1)               0.0000     1.9000 r
  pinsReg/U2/Q (AO22X1)                  0.1471     2.0471 r
  pinsReg/output_reg[0]/D (DFFARX1)      0.0240     2.0711 r
  data arrival time                                 2.0711

  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  pinsReg/output_reg[0]/CLK (DFFARX1)    0.0000     0.7000 r
  library hold time                     -0.0930     0.6070
  data required time                                0.6070
  -----------------------------------------------------------
  data required time                                0.6070
  data arrival time                                -2.0711
  -----------------------------------------------------------
  slack (MET)                                       1.4642


  Startpoint: IOPINS[1] (input port clocked by internal_clock)
  Endpoint: pinsReg/output_reg[1]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  gpio_n8            ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.5000     1.9000 r
  IOPINS[1] (inout)                      0.0000     1.9000 r
  pinsReg/d[1] (ndff_n8_1)               0.0000     1.9000 r
  pinsReg/U3/Q (AO22X1)                  0.1471     2.0471 r
  pinsReg/output_reg[1]/D (DFFARX1)      0.0240     2.0711 r
  data arrival time                                 2.0711

  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  pinsReg/output_reg[1]/CLK (DFFARX1)    0.0000     0.7000 r
  library hold time                     -0.0930     0.6070
  data required time                                0.6070
  -----------------------------------------------------------
  data required time                                0.6070
  data arrival time                                -2.0711
  -----------------------------------------------------------
  slack (MET)                                       1.4642


  Startpoint: IOPINS[2] (input port clocked by internal_clock)
  Endpoint: pinsReg/output_reg[2]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  gpio_n8            ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.5000     1.9000 r
  IOPINS[2] (inout)                      0.0000     1.9000 r
  pinsReg/d[2] (ndff_n8_1)               0.0000     1.9000 r
  pinsReg/U4/Q (AO22X1)                  0.1471     2.0471 r
  pinsReg/output_reg[2]/D (DFFARX1)      0.0240     2.0711 r
  data arrival time                                 2.0711

  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  pinsReg/output_reg[2]/CLK (DFFARX1)    0.0000     0.7000 r
  library hold time                     -0.0930     0.6070
  data required time                                0.6070
  -----------------------------------------------------------
  data required time                                0.6070
  data arrival time                                -2.0711
  -----------------------------------------------------------
  slack (MET)                                       1.4642


  Startpoint: IOPINS[3] (input port clocked by internal_clock)
  Endpoint: pinsReg/output_reg[3]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  gpio_n8            ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.5000     1.9000 r
  IOPINS[3] (inout)                      0.0000     1.9000 r
  pinsReg/d[3] (ndff_n8_1)               0.0000     1.9000 r
  pinsReg/U5/Q (AO22X1)                  0.1471     2.0471 r
  pinsReg/output_reg[3]/D (DFFARX1)      0.0240     2.0711 r
  data arrival time                                 2.0711

  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  pinsReg/output_reg[3]/CLK (DFFARX1)    0.0000     0.7000 r
  library hold time                     -0.0930     0.6070
  data required time                                0.6070
  -----------------------------------------------------------
  data required time                                0.6070
  data arrival time                                -2.0711
  -----------------------------------------------------------
  slack (MET)                                       1.4642


  Startpoint: IOPINS[4] (input port clocked by internal_clock)
  Endpoint: pinsReg/output_reg[4]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  gpio_n8            ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.5000     1.9000 r
  IOPINS[4] (inout)                      0.0000     1.9000 r
  pinsReg/d[4] (ndff_n8_1)               0.0000     1.9000 r
  pinsReg/U6/Q (AO22X1)                  0.1471     2.0471 r
  pinsReg/output_reg[4]/D (DFFARX1)      0.0240     2.0711 r
  data arrival time                                 2.0711

  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  pinsReg/output_reg[4]/CLK (DFFARX1)    0.0000     0.7000 r
  library hold time                     -0.0930     0.6070
  data required time                                0.6070
  -----------------------------------------------------------
  data required time                                0.6070
  data arrival time                                -2.0711
  -----------------------------------------------------------
  slack (MET)                                       1.4642


  Startpoint: IOPINS[5] (input port clocked by internal_clock)
  Endpoint: pinsReg/output_reg[5]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  gpio_n8            ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.5000     1.9000 r
  IOPINS[5] (inout)                      0.0000     1.9000 r
  pinsReg/d[5] (ndff_n8_1)               0.0000     1.9000 r
  pinsReg/U7/Q (AO22X1)                  0.1471     2.0471 r
  pinsReg/output_reg[5]/D (DFFARX1)      0.0240     2.0711 r
  data arrival time                                 2.0711

  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  pinsReg/output_reg[5]/CLK (DFFARX1)    0.0000     0.7000 r
  library hold time                     -0.0930     0.6070
  data required time                                0.6070
  -----------------------------------------------------------
  data required time                                0.6070
  data arrival time                                -2.0711
  -----------------------------------------------------------
  slack (MET)                                       1.4642


  Startpoint: IOPINS[6] (input port clocked by internal_clock)
  Endpoint: pinsReg/output_reg[6]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  gpio_n8            ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.5000     1.9000 r
  IOPINS[6] (inout)                      0.0000     1.9000 r
  pinsReg/d[6] (ndff_n8_1)               0.0000     1.9000 r
  pinsReg/U8/Q (AO22X1)                  0.1471     2.0471 r
  pinsReg/output_reg[6]/D (DFFARX1)      0.0240     2.0711 r
  data arrival time                                 2.0711

  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  pinsReg/output_reg[6]/CLK (DFFARX1)    0.0000     0.7000 r
  library hold time                     -0.0930     0.6070
  data required time                                0.6070
  -----------------------------------------------------------
  data required time                                0.6070
  data arrival time                                -2.0711
  -----------------------------------------------------------
  slack (MET)                                       1.4642


  Startpoint: IOPINS[7] (input port clocked by internal_clock)
  Endpoint: pinsReg/output_reg[7]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  gpio_n8            ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.5000     1.9000 r
  IOPINS[7] (inout)                      0.0000     1.9000 r
  pinsReg/d[7] (ndff_n8_1)               0.0000     1.9000 r
  pinsReg/U10/Q (AO22X1)                 0.1471     2.0471 r
  pinsReg/output_reg[7]/D (DFFARX1)      0.0240     2.0711 r
  data arrival time                                 2.0711

  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  pinsReg/output_reg[7]/CLK (DFFARX1)    0.0000     0.7000 r
  library hold time                     -0.0930     0.6070
  data required time                                0.6070
  -----------------------------------------------------------
  data required time                                0.6070
  data arrival time                                -2.0711
  -----------------------------------------------------------
  slack (MET)                                       1.4642


  Startpoint: dataBus[3] (input port clocked by internal_clock)
  Endpoint: configReg/output_reg[3]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  gpio_n8            ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.5000     1.9000 r
  dataBus[3] (inout)                     0.0000     1.9000 r
  configReg/d[3] (ndff_n8_0)             0.0000     1.9000 r
  configReg/U5/Q (AO22X1)                0.1492     2.0492 r
  configReg/output_reg[3]/D (DFFARX1)    0.0240     2.0732 r
  data arrival time                                 2.0732

  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  configReg/output_reg[3]/CLK (DFFARX1)
                                         0.0000     0.7000 r
  library hold time                     -0.0930     0.6070
  data required time                                0.6070
  -----------------------------------------------------------
  data required time                                0.6070
  data arrival time                                -2.0732
  -----------------------------------------------------------
  slack (MET)                                       1.4662


  Startpoint: dataBus[4] (input port clocked by internal_clock)
  Endpoint: configReg/output_reg[4]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  gpio_n8            ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.5000     1.9000 r
  dataBus[4] (inout)                     0.0000     1.9000 r
  configReg/d[4] (ndff_n8_0)             0.0000     1.9000 r
  configReg/U6/Q (AO22X1)                0.1492     2.0492 r
  configReg/output_reg[4]/D (DFFARX1)    0.0240     2.0732 r
  data arrival time                                 2.0732

  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  configReg/output_reg[4]/CLK (DFFARX1)
                                         0.0000     0.7000 r
  library hold time                     -0.0930     0.6070
  data required time                                0.6070
  -----------------------------------------------------------
  data required time                                0.6070
  data arrival time                                -2.0732
  -----------------------------------------------------------
  slack (MET)                                       1.4662


  Startpoint: dataBus[5] (input port clocked by internal_clock)
  Endpoint: configReg/output_reg[5]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  gpio_n8            ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.5000     1.9000 r
  dataBus[5] (inout)                     0.0000     1.9000 r
  configReg/d[5] (ndff_n8_0)             0.0000     1.9000 r
  configReg/U7/Q (AO22X1)                0.1492     2.0492 r
  configReg/output_reg[5]/D (DFFARX1)    0.0240     2.0732 r
  data arrival time                                 2.0732

  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  configReg/output_reg[5]/CLK (DFFARX1)
                                         0.0000     0.7000 r
  library hold time                     -0.0930     0.6070
  data required time                                0.6070
  -----------------------------------------------------------
  data required time                                0.6070
  data arrival time                                -2.0732
  -----------------------------------------------------------
  slack (MET)                                       1.4662


  Startpoint: dataBus[6] (input port clocked by internal_clock)
  Endpoint: configReg/output_reg[6]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  gpio_n8            ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.5000     1.9000 r
  dataBus[6] (inout)                     0.0000     1.9000 r
  configReg/d[6] (ndff_n8_0)             0.0000     1.9000 r
  configReg/U8/Q (AO22X1)                0.1492     2.0492 r
  configReg/output_reg[6]/D (DFFARX1)    0.0240     2.0732 r
  data arrival time                                 2.0732

  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  configReg/output_reg[6]/CLK (DFFARX1)
                                         0.0000     0.7000 r
  library hold time                     -0.0930     0.6070
  data required time                                0.6070
  -----------------------------------------------------------
  data required time                                0.6070
  data arrival time                                -2.0732
  -----------------------------------------------------------
  slack (MET)                                       1.4662


  Startpoint: dataBus[7] (input port clocked by internal_clock)
  Endpoint: configReg/output_reg[7]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  gpio_n8            ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.5000     1.9000 r
  dataBus[7] (inout)                     0.0000     1.9000 r
  configReg/d[7] (ndff_n8_0)             0.0000     1.9000 r
  configReg/U10/Q (AO22X1)               0.1492     2.0492 r
  configReg/output_reg[7]/D (DFFARX1)    0.0240     2.0732 r
  data arrival time                                 2.0732

  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  configReg/output_reg[7]/CLK (DFFARX1)
                                         0.0000     0.7000 r
  library hold time                     -0.0930     0.6070
  data required time                                0.6070
  -----------------------------------------------------------
  data required time                                0.6070
  data arrival time                                -2.0732
  -----------------------------------------------------------
  slack (MET)                                       1.4662


  Startpoint: dataBus[3] (input port clocked by internal_clock)
  Endpoint: dataReg0/output_reg[3]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  gpio_n8            ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.5000     1.9000 r
  dataBus[3] (inout)                     0.0000     1.9000 r
  dataReg0/d[3] (ndff_n8_2)              0.0000     1.9000 r
  dataReg0/U5/Q (AO22X1)                 0.1492     2.0492 r
  dataReg0/output_reg[3]/D (DFFARX1)     0.0240     2.0732 r
  data arrival time                                 2.0732

  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  dataReg0/output_reg[3]/CLK (DFFARX1)   0.0000     0.7000 r
  library hold time                     -0.0930     0.6070
  data required time                                0.6070
  -----------------------------------------------------------
  data required time                                0.6070
  data arrival time                                -2.0732
  -----------------------------------------------------------
  slack (MET)                                       1.4662


  Startpoint: dataBus[4] (input port clocked by internal_clock)
  Endpoint: dataReg0/output_reg[4]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  gpio_n8            ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.5000     1.9000 r
  dataBus[4] (inout)                     0.0000     1.9000 r
  dataReg0/d[4] (ndff_n8_2)              0.0000     1.9000 r
  dataReg0/U6/Q (AO22X1)                 0.1492     2.0492 r
  dataReg0/output_reg[4]/D (DFFARX1)     0.0240     2.0732 r
  data arrival time                                 2.0732

  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  dataReg0/output_reg[4]/CLK (DFFARX1)   0.0000     0.7000 r
  library hold time                     -0.0930     0.6070
  data required time                                0.6070
  -----------------------------------------------------------
  data required time                                0.6070
  data arrival time                                -2.0732
  -----------------------------------------------------------
  slack (MET)                                       1.4662


  Startpoint: dataBus[5] (input port clocked by internal_clock)
  Endpoint: dataReg0/output_reg[5]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  gpio_n8            ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.5000     1.9000 r
  dataBus[5] (inout)                     0.0000     1.9000 r
  dataReg0/d[5] (ndff_n8_2)              0.0000     1.9000 r
  dataReg0/U7/Q (AO22X1)                 0.1492     2.0492 r
  dataReg0/output_reg[5]/D (DFFARX1)     0.0240     2.0732 r
  data arrival time                                 2.0732

  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  dataReg0/output_reg[5]/CLK (DFFARX1)   0.0000     0.7000 r
  library hold time                     -0.0930     0.6070
  data required time                                0.6070
  -----------------------------------------------------------
  data required time                                0.6070
  data arrival time                                -2.0732
  -----------------------------------------------------------
  slack (MET)                                       1.4662


  Startpoint: dataBus[6] (input port clocked by internal_clock)
  Endpoint: dataReg0/output_reg[6]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  gpio_n8            ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.5000     1.9000 r
  dataBus[6] (inout)                     0.0000     1.9000 r
  dataReg0/d[6] (ndff_n8_2)              0.0000     1.9000 r
  dataReg0/U8/Q (AO22X1)                 0.1492     2.0492 r
  dataReg0/output_reg[6]/D (DFFARX1)     0.0240     2.0732 r
  data arrival time                                 2.0732

  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  dataReg0/output_reg[6]/CLK (DFFARX1)   0.0000     0.7000 r
  library hold time                     -0.0930     0.6070
  data required time                                0.6070
  -----------------------------------------------------------
  data required time                                0.6070
  data arrival time                                -2.0732
  -----------------------------------------------------------
  slack (MET)                                       1.4662


  Startpoint: dataBus[7] (input port clocked by internal_clock)
  Endpoint: dataReg0/output_reg[7]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  gpio_n8            ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.5000     1.9000 r
  dataBus[7] (inout)                     0.0000     1.9000 r
  dataReg0/d[7] (ndff_n8_2)              0.0000     1.9000 r
  dataReg0/U10/Q (AO22X1)                0.1492     2.0492 r
  dataReg0/output_reg[7]/D (DFFARX1)     0.0240     2.0732 r
  data arrival time                                 2.0732

  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  dataReg0/output_reg[7]/CLK (DFFARX1)   0.0000     0.7000 r
  library hold time                     -0.0930     0.6070
  data required time                                0.6070
  -----------------------------------------------------------
  data required time                                0.6070
  data arrival time                                -2.0732
  -----------------------------------------------------------
  slack (MET)                                       1.4662


  Startpoint: dataBus[0] (input port clocked by internal_clock)
  Endpoint: data_modu/output_reg[0]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  gpio_n8            ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.5000     1.9000 r
  dataBus[0] (inout)                     0.0000     1.9000 r
  data_modu/d[0] (ndff_n3)               0.0000     1.9000 r
  data_modu/U2/Q (AO22X1)                0.1509     2.0509 r
  data_modu/output_reg[0]/D (DFFARX1)    0.0240     2.0750 r
  data arrival time                                 2.0750

  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  data_modu/output_reg[0]/CLK (DFFARX1)
                                         0.0000     0.7000 r
  library hold time                     -0.0929     0.6071
  data required time                                0.6071
  -----------------------------------------------------------
  data required time                                0.6071
  data arrival time                                -2.0750
  -----------------------------------------------------------
  slack (MET)                                       1.4678


  Startpoint: dataBus[1] (input port clocked by internal_clock)
  Endpoint: data_modu/output_reg[1]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  gpio_n8            ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.5000     1.9000 r
  dataBus[1] (inout)                     0.0000     1.9000 r
  data_modu/d[1] (ndff_n3)               0.0000     1.9000 r
  data_modu/U3/Q (AO22X1)                0.1509     2.0509 r
  data_modu/output_reg[1]/D (DFFARX1)    0.0240     2.0750 r
  data arrival time                                 2.0750

  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  data_modu/output_reg[1]/CLK (DFFARX1)
                                         0.0000     0.7000 r
  library hold time                     -0.0929     0.6071
  data required time                                0.6071
  -----------------------------------------------------------
  data required time                                0.6071
  data arrival time                                -2.0750
  -----------------------------------------------------------
  slack (MET)                                       1.4678


  Startpoint: dataBus[2] (input port clocked by internal_clock)
  Endpoint: data_modu/output_reg[2]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  gpio_n8            ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.5000     1.9000 r
  dataBus[2] (inout)                     0.0000     1.9000 r
  data_modu/d[2] (ndff_n3)               0.0000     1.9000 r
  data_modu/U5/Q (AO22X1)                0.1509     2.0509 r
  data_modu/output_reg[2]/D (DFFARX1)    0.0240     2.0750 r
  data arrival time                                 2.0750

  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  data_modu/output_reg[2]/CLK (DFFARX1)
                                         0.0000     0.7000 r
  library hold time                     -0.0929     0.6071
  data required time                                0.6071
  -----------------------------------------------------------
  data required time                                0.6071
  data arrival time                                -2.0750
  -----------------------------------------------------------
  slack (MET)                                       1.4678


  Startpoint: dataBus[0] (input port clocked by internal_clock)
  Endpoint: configReg/output_reg[0]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  gpio_n8            ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.5000     1.9000 r
  dataBus[0] (inout)                     0.0000     1.9000 r
  configReg/d[0] (ndff_n8_0)             0.0000     1.9000 r
  configReg/U2/Q (AO22X1)                0.1509     2.0509 r
  configReg/output_reg[0]/D (DFFARX1)    0.0240     2.0750 r
  data arrival time                                 2.0750

  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  configReg/output_reg[0]/CLK (DFFARX1)
                                         0.0000     0.7000 r
  library hold time                     -0.0930     0.6070
  data required time                                0.6070
  -----------------------------------------------------------
  data required time                                0.6070
  data arrival time                                -2.0750
  -----------------------------------------------------------
  slack (MET)                                       1.4679


  Startpoint: dataBus[1] (input port clocked by internal_clock)
  Endpoint: configReg/output_reg[1]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  gpio_n8            ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.5000     1.9000 r
  dataBus[1] (inout)                     0.0000     1.9000 r
  configReg/d[1] (ndff_n8_0)             0.0000     1.9000 r
  configReg/U3/Q (AO22X1)                0.1509     2.0509 r
  configReg/output_reg[1]/D (DFFARX1)    0.0240     2.0750 r
  data arrival time                                 2.0750

  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  configReg/output_reg[1]/CLK (DFFARX1)
                                         0.0000     0.7000 r
  library hold time                     -0.0930     0.6070
  data required time                                0.6070
  -----------------------------------------------------------
  data required time                                0.6070
  data arrival time                                -2.0750
  -----------------------------------------------------------
  slack (MET)                                       1.4679


  Startpoint: dataBus[2] (input port clocked by internal_clock)
  Endpoint: configReg/output_reg[2]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  gpio_n8            ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.5000     1.9000 r
  dataBus[2] (inout)                     0.0000     1.9000 r
  configReg/d[2] (ndff_n8_0)             0.0000     1.9000 r
  configReg/U4/Q (AO22X1)                0.1509     2.0509 r
  configReg/output_reg[2]/D (DFFARX1)    0.0240     2.0750 r
  data arrival time                                 2.0750

  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  configReg/output_reg[2]/CLK (DFFARX1)
                                         0.0000     0.7000 r
  library hold time                     -0.0930     0.6070
  data required time                                0.6070
  -----------------------------------------------------------
  data required time                                0.6070
  data arrival time                                -2.0750
  -----------------------------------------------------------
  slack (MET)                                       1.4679


  Startpoint: dataBus[0] (input port clocked by internal_clock)
  Endpoint: dataReg0/output_reg[0]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  gpio_n8            ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.5000     1.9000 r
  dataBus[0] (inout)                     0.0000     1.9000 r
  dataReg0/d[0] (ndff_n8_2)              0.0000     1.9000 r
  dataReg0/U2/Q (AO22X1)                 0.1509     2.0509 r
  dataReg0/output_reg[0]/D (DFFARX1)     0.0240     2.0750 r
  data arrival time                                 2.0750

  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  dataReg0/output_reg[0]/CLK (DFFARX1)   0.0000     0.7000 r
  library hold time                     -0.0931     0.6069
  data required time                                0.6069
  -----------------------------------------------------------
  data required time                                0.6069
  data arrival time                                -2.0750
  -----------------------------------------------------------
  slack (MET)                                       1.4680


  Startpoint: dataBus[1] (input port clocked by internal_clock)
  Endpoint: dataReg0/output_reg[1]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  gpio_n8            ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.5000     1.9000 r
  dataBus[1] (inout)                     0.0000     1.9000 r
  dataReg0/d[1] (ndff_n8_2)              0.0000     1.9000 r
  dataReg0/U3/Q (AO22X1)                 0.1509     2.0509 r
  dataReg0/output_reg[1]/D (DFFARX1)     0.0240     2.0750 r
  data arrival time                                 2.0750

  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  dataReg0/output_reg[1]/CLK (DFFARX1)   0.0000     0.7000 r
  library hold time                     -0.0931     0.6069
  data required time                                0.6069
  -----------------------------------------------------------
  data required time                                0.6069
  data arrival time                                -2.0750
  -----------------------------------------------------------
  slack (MET)                                       1.4680


  Startpoint: dataBus[2] (input port clocked by internal_clock)
  Endpoint: dataReg0/output_reg[2]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  gpio_n8            ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.5000     1.9000 r
  dataBus[2] (inout)                     0.0000     1.9000 r
  dataReg0/d[2] (ndff_n8_2)              0.0000     1.9000 r
  dataReg0/U4/Q (AO22X1)                 0.1509     2.0509 r
  dataReg0/output_reg[2]/D (DFFARX1)     0.0240     2.0750 r
  data arrival time                                 2.0750

  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  dataReg0/output_reg[2]/CLK (DFFARX1)   0.0000     0.7000 r
  library hold time                     -0.0931     0.6069
  data required time                                0.6069
  -----------------------------------------------------------
  data required time                                0.6069
  data arrival time                                -2.0750
  -----------------------------------------------------------
  slack (MET)                                       1.4680


  Startpoint: IOPINS[0] (input port clocked by internal_clock)
  Endpoint: pinsReg/output_reg[0]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  gpio_n8            ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.5000     1.9000 f
  IOPINS[0] (inout)                      0.0000     1.9000 f
  pinsReg/d[0] (ndff_n8_1)               0.0000     1.9000 f
  pinsReg/U2/Q (AO22X1)                  0.1943     2.0943 f
  pinsReg/output_reg[0]/D (DFFARX1)      0.0240     2.1183 f
  data arrival time                                 2.1183

  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  pinsReg/output_reg[0]/CLK (DFFARX1)    0.0000     0.7000 r
  library hold time                     -0.0536     0.6464
  data required time                                0.6464
  -----------------------------------------------------------
  data required time                                0.6464
  data arrival time                                -2.1183
  -----------------------------------------------------------
  slack (MET)                                       1.4719


  Startpoint: IOPINS[1] (input port clocked by internal_clock)
  Endpoint: pinsReg/output_reg[1]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  gpio_n8            ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.5000     1.9000 f
  IOPINS[1] (inout)                      0.0000     1.9000 f
  pinsReg/d[1] (ndff_n8_1)               0.0000     1.9000 f
  pinsReg/U3/Q (AO22X1)                  0.1943     2.0943 f
  pinsReg/output_reg[1]/D (DFFARX1)      0.0240     2.1183 f
  data arrival time                                 2.1183

  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  pinsReg/output_reg[1]/CLK (DFFARX1)    0.0000     0.7000 r
  library hold time                     -0.0536     0.6464
  data required time                                0.6464
  -----------------------------------------------------------
  data required time                                0.6464
  data arrival time                                -2.1183
  -----------------------------------------------------------
  slack (MET)                                       1.4719


  Startpoint: IOPINS[2] (input port clocked by internal_clock)
  Endpoint: pinsReg/output_reg[2]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  gpio_n8            ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.5000     1.9000 f
  IOPINS[2] (inout)                      0.0000     1.9000 f
  pinsReg/d[2] (ndff_n8_1)               0.0000     1.9000 f
  pinsReg/U4/Q (AO22X1)                  0.1943     2.0943 f
  pinsReg/output_reg[2]/D (DFFARX1)      0.0240     2.1183 f
  data arrival time                                 2.1183

  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  pinsReg/output_reg[2]/CLK (DFFARX1)    0.0000     0.7000 r
  library hold time                     -0.0536     0.6464
  data required time                                0.6464
  -----------------------------------------------------------
  data required time                                0.6464
  data arrival time                                -2.1183
  -----------------------------------------------------------
  slack (MET)                                       1.4719


  Startpoint: IOPINS[3] (input port clocked by internal_clock)
  Endpoint: pinsReg/output_reg[3]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  gpio_n8            ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.5000     1.9000 f
  IOPINS[3] (inout)                      0.0000     1.9000 f
  pinsReg/d[3] (ndff_n8_1)               0.0000     1.9000 f
  pinsReg/U5/Q (AO22X1)                  0.1943     2.0943 f
  pinsReg/output_reg[3]/D (DFFARX1)      0.0240     2.1183 f
  data arrival time                                 2.1183

  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  pinsReg/output_reg[3]/CLK (DFFARX1)    0.0000     0.7000 r
  library hold time                     -0.0536     0.6464
  data required time                                0.6464
  -----------------------------------------------------------
  data required time                                0.6464
  data arrival time                                -2.1183
  -----------------------------------------------------------
  slack (MET)                                       1.4719


  Startpoint: IOPINS[4] (input port clocked by internal_clock)
  Endpoint: pinsReg/output_reg[4]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  gpio_n8            ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.5000     1.9000 f
  IOPINS[4] (inout)                      0.0000     1.9000 f
  pinsReg/d[4] (ndff_n8_1)               0.0000     1.9000 f
  pinsReg/U6/Q (AO22X1)                  0.1943     2.0943 f
  pinsReg/output_reg[4]/D (DFFARX1)      0.0240     2.1183 f
  data arrival time                                 2.1183

  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  pinsReg/output_reg[4]/CLK (DFFARX1)    0.0000     0.7000 r
  library hold time                     -0.0536     0.6464
  data required time                                0.6464
  -----------------------------------------------------------
  data required time                                0.6464
  data arrival time                                -2.1183
  -----------------------------------------------------------
  slack (MET)                                       1.4719


  Startpoint: IOPINS[5] (input port clocked by internal_clock)
  Endpoint: pinsReg/output_reg[5]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  gpio_n8            ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.5000     1.9000 f
  IOPINS[5] (inout)                      0.0000     1.9000 f
  pinsReg/d[5] (ndff_n8_1)               0.0000     1.9000 f
  pinsReg/U7/Q (AO22X1)                  0.1943     2.0943 f
  pinsReg/output_reg[5]/D (DFFARX1)      0.0240     2.1183 f
  data arrival time                                 2.1183

  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  pinsReg/output_reg[5]/CLK (DFFARX1)    0.0000     0.7000 r
  library hold time                     -0.0536     0.6464
  data required time                                0.6464
  -----------------------------------------------------------
  data required time                                0.6464
  data arrival time                                -2.1183
  -----------------------------------------------------------
  slack (MET)                                       1.4719


  Startpoint: IOPINS[6] (input port clocked by internal_clock)
  Endpoint: pinsReg/output_reg[6]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  gpio_n8            ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.5000     1.9000 f
  IOPINS[6] (inout)                      0.0000     1.9000 f
  pinsReg/d[6] (ndff_n8_1)               0.0000     1.9000 f
  pinsReg/U8/Q (AO22X1)                  0.1943     2.0943 f
  pinsReg/output_reg[6]/D (DFFARX1)      0.0240     2.1183 f
  data arrival time                                 2.1183

  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  pinsReg/output_reg[6]/CLK (DFFARX1)    0.0000     0.7000 r
  library hold time                     -0.0536     0.6464
  data required time                                0.6464
  -----------------------------------------------------------
  data required time                                0.6464
  data arrival time                                -2.1183
  -----------------------------------------------------------
  slack (MET)                                       1.4719


  Startpoint: IOPINS[7] (input port clocked by internal_clock)
  Endpoint: pinsReg/output_reg[7]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  gpio_n8            ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.5000     1.9000 f
  IOPINS[7] (inout)                      0.0000     1.9000 f
  pinsReg/d[7] (ndff_n8_1)               0.0000     1.9000 f
  pinsReg/U10/Q (AO22X1)                 0.1943     2.0943 f
  pinsReg/output_reg[7]/D (DFFARX1)      0.0240     2.1183 f
  data arrival time                                 2.1183

  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  pinsReg/output_reg[7]/CLK (DFFARX1)    0.0000     0.7000 r
  library hold time                     -0.0536     0.6464
  data required time                                0.6464
  -----------------------------------------------------------
  data required time                                0.6464
  data arrival time                                -2.1183
  -----------------------------------------------------------
  slack (MET)                                       1.4719


  Startpoint: dataBus[3] (input port clocked by internal_clock)
  Endpoint: dataReg0/output_reg[3]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  gpio_n8            ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.5000     1.9000 f
  dataBus[3] (inout)                     0.0000     1.9000 f
  dataReg0/d[3] (ndff_n8_2)              0.0000     1.9000 f
  dataReg0/U5/Q (AO22X1)                 0.1964     2.0964 f
  dataReg0/output_reg[3]/D (DFFARX1)     0.0240     2.1204 f
  data arrival time                                 2.1204

  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  dataReg0/output_reg[3]/CLK (DFFARX1)   0.0000     0.7000 r
  library hold time                     -0.0541     0.6459
  data required time                                0.6459
  -----------------------------------------------------------
  data required time                                0.6459
  data arrival time                                -2.1204
  -----------------------------------------------------------
  slack (MET)                                       1.4745


  Startpoint: dataBus[4] (input port clocked by internal_clock)
  Endpoint: dataReg0/output_reg[4]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  gpio_n8            ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.5000     1.9000 f
  dataBus[4] (inout)                     0.0000     1.9000 f
  dataReg0/d[4] (ndff_n8_2)              0.0000     1.9000 f
  dataReg0/U6/Q (AO22X1)                 0.1964     2.0964 f
  dataReg0/output_reg[4]/D (DFFARX1)     0.0240     2.1204 f
  data arrival time                                 2.1204

  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  dataReg0/output_reg[4]/CLK (DFFARX1)   0.0000     0.7000 r
  library hold time                     -0.0541     0.6459
  data required time                                0.6459
  -----------------------------------------------------------
  data required time                                0.6459
  data arrival time                                -2.1204
  -----------------------------------------------------------
  slack (MET)                                       1.4745


  Startpoint: dataBus[5] (input port clocked by internal_clock)
  Endpoint: dataReg0/output_reg[5]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  gpio_n8            ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.5000     1.9000 f
  dataBus[5] (inout)                     0.0000     1.9000 f
  dataReg0/d[5] (ndff_n8_2)              0.0000     1.9000 f
  dataReg0/U7/Q (AO22X1)                 0.1964     2.0964 f
  dataReg0/output_reg[5]/D (DFFARX1)     0.0240     2.1204 f
  data arrival time                                 2.1204

  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  dataReg0/output_reg[5]/CLK (DFFARX1)   0.0000     0.7000 r
  library hold time                     -0.0541     0.6459
  data required time                                0.6459
  -----------------------------------------------------------
  data required time                                0.6459
  data arrival time                                -2.1204
  -----------------------------------------------------------
  slack (MET)                                       1.4745


  Startpoint: dataBus[6] (input port clocked by internal_clock)
  Endpoint: dataReg0/output_reg[6]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  gpio_n8            ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.5000     1.9000 f
  dataBus[6] (inout)                     0.0000     1.9000 f
  dataReg0/d[6] (ndff_n8_2)              0.0000     1.9000 f
  dataReg0/U8/Q (AO22X1)                 0.1964     2.0964 f
  dataReg0/output_reg[6]/D (DFFARX1)     0.0240     2.1204 f
  data arrival time                                 2.1204

  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  dataReg0/output_reg[6]/CLK (DFFARX1)   0.0000     0.7000 r
  library hold time                     -0.0541     0.6459
  data required time                                0.6459
  -----------------------------------------------------------
  data required time                                0.6459
  data arrival time                                -2.1204
  -----------------------------------------------------------
  slack (MET)                                       1.4745


  Startpoint: dataBus[7] (input port clocked by internal_clock)
  Endpoint: dataReg0/output_reg[7]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  gpio_n8            ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.5000     1.9000 f
  dataBus[7] (inout)                     0.0000     1.9000 f
  dataReg0/d[7] (ndff_n8_2)              0.0000     1.9000 f
  dataReg0/U10/Q (AO22X1)                0.1964     2.0964 f
  dataReg0/output_reg[7]/D (DFFARX1)     0.0240     2.1204 f
  data arrival time                                 2.1204

  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  dataReg0/output_reg[7]/CLK (DFFARX1)   0.0000     0.7000 r
  library hold time                     -0.0541     0.6459
  data required time                                0.6459
  -----------------------------------------------------------
  data required time                                0.6459
  data arrival time                                -2.1204
  -----------------------------------------------------------
  slack (MET)                                       1.4745


  Startpoint: dataReg0/output_reg[3]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: IOPINS[3] (output port clocked by internal_clock)
  Path Group: OUTPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  gpio_n8            ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock internal_clock (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.4000     0.4000
  dataReg0/output_reg[3]/CLK (DFFARX1)                  0.0000     0.4000 r
  dataReg0/output_reg[3]/Q (DFFARX1)                    0.3879     0.7879 r
  dataReg0/output[3] (ndff_n8_2)                        0.0000     0.7879 r
  dataTsb3/Input (tsb_bit_1_13)                         0.0000     0.7879 r
  dataTsb3/Output_tri/Z (TNBUFFX1)                      0.2432     1.0311 r
  dataTsb3/Output (tsb_bit_1_13)                        0.0000     1.0311 r
  IOPINS[3] (inout)                                     0.5193     1.5504 r
  data arrival time                                                1.5504

  clock internal_clock (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.4000     0.4000
  clock uncertainty                                     0.3000     0.7000
  output external delay                                -1.5000    -0.8000
  data required time                                              -0.8000
  --------------------------------------------------------------------------
  data required time                                              -0.8000
  data arrival time                                               -1.5504
  --------------------------------------------------------------------------
  slack (MET)                                                      2.3504


  Startpoint: dataReg0/output_reg[4]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: IOPINS[4] (output port clocked by internal_clock)
  Path Group: OUTPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  gpio_n8            ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock internal_clock (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.4000     0.4000
  dataReg0/output_reg[4]/CLK (DFFARX1)                  0.0000     0.4000 r
  dataReg0/output_reg[4]/Q (DFFARX1)                    0.3879     0.7879 r
  dataReg0/output[4] (ndff_n8_2)                        0.0000     0.7879 r
  dataTsb4/Input (tsb_bit_1_12)                         0.0000     0.7879 r
  dataTsb4/Output_tri/Z (TNBUFFX1)                      0.2432     1.0311 r
  dataTsb4/Output (tsb_bit_1_12)                        0.0000     1.0311 r
  IOPINS[4] (inout)                                     0.5193     1.5504 r
  data arrival time                                                1.5504

  clock internal_clock (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.4000     0.4000
  clock uncertainty                                     0.3000     0.7000
  output external delay                                -1.5000    -0.8000
  data required time                                              -0.8000
  --------------------------------------------------------------------------
  data required time                                              -0.8000
  data arrival time                                               -1.5504
  --------------------------------------------------------------------------
  slack (MET)                                                      2.3504


  Startpoint: dataReg0/output_reg[5]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: IOPINS[5] (output port clocked by internal_clock)
  Path Group: OUTPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  gpio_n8            ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock internal_clock (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.4000     0.4000
  dataReg0/output_reg[5]/CLK (DFFARX1)                  0.0000     0.4000 r
  dataReg0/output_reg[5]/Q (DFFARX1)                    0.3879     0.7879 r
  dataReg0/output[5] (ndff_n8_2)                        0.0000     0.7879 r
  dataTsb5/Input (tsb_bit_1_11)                         0.0000     0.7879 r
  dataTsb5/Output_tri/Z (TNBUFFX1)                      0.2432     1.0311 r
  dataTsb5/Output (tsb_bit_1_11)                        0.0000     1.0311 r
  IOPINS[5] (inout)                                     0.5193     1.5504 r
  data arrival time                                                1.5504

  clock internal_clock (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.4000     0.4000
  clock uncertainty                                     0.3000     0.7000
  output external delay                                -1.5000    -0.8000
  data required time                                              -0.8000
  --------------------------------------------------------------------------
  data required time                                              -0.8000
  data arrival time                                               -1.5504
  --------------------------------------------------------------------------
  slack (MET)                                                      2.3504


  Startpoint: dataReg0/output_reg[6]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: IOPINS[6] (output port clocked by internal_clock)
  Path Group: OUTPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  gpio_n8            ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock internal_clock (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.4000     0.4000
  dataReg0/output_reg[6]/CLK (DFFARX1)                  0.0000     0.4000 r
  dataReg0/output_reg[6]/Q (DFFARX1)                    0.3879     0.7879 r
  dataReg0/output[6] (ndff_n8_2)                        0.0000     0.7879 r
  dataTsb6/Input (tsb_bit_1_10)                         0.0000     0.7879 r
  dataTsb6/Output_tri/Z (TNBUFFX1)                      0.2432     1.0311 r
  dataTsb6/Output (tsb_bit_1_10)                        0.0000     1.0311 r
  IOPINS[6] (inout)                                     0.5193     1.5504 r
  data arrival time                                                1.5504

  clock internal_clock (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.4000     0.4000
  clock uncertainty                                     0.3000     0.7000
  output external delay                                -1.5000    -0.8000
  data required time                                              -0.8000
  --------------------------------------------------------------------------
  data required time                                              -0.8000
  data arrival time                                               -1.5504
  --------------------------------------------------------------------------
  slack (MET)                                                      2.3504


  Startpoint: dataReg0/output_reg[7]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: IOPINS[7] (output port clocked by internal_clock)
  Path Group: OUTPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  gpio_n8            ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock internal_clock (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.4000     0.4000
  dataReg0/output_reg[7]/CLK (DFFARX1)                  0.0000     0.4000 r
  dataReg0/output_reg[7]/Q (DFFARX1)                    0.3879     0.7879 r
  dataReg0/output[7] (ndff_n8_2)                        0.0000     0.7879 r
  dataTsb7/Input (tsb_bit_1_9)                          0.0000     0.7879 r
  dataTsb7/Output_tri/Z (TNBUFFX1)                      0.2432     1.0311 r
  dataTsb7/Output (tsb_bit_1_9)                         0.0000     1.0311 r
  IOPINS[7] (inout)                                     0.5193     1.5504 r
  data arrival time                                                1.5504

  clock internal_clock (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.4000     0.4000
  clock uncertainty                                     0.3000     0.7000
  output external delay                                -1.5000    -0.8000
  data required time                                              -0.8000
  --------------------------------------------------------------------------
  data required time                                              -0.8000
  data arrival time                                               -1.5504
  --------------------------------------------------------------------------
  slack (MET)                                                      2.3504


  Startpoint: configReg/output_reg[0]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: IOPINS[0] (output port clocked by internal_clock)
  Path Group: OUTPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  gpio_n8            ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock internal_clock (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.4000     0.4000
  configReg/output_reg[0]/CLK (DFFARX1)                 0.0000     0.4000 r
  configReg/output_reg[0]/Q (DFFARX1)                   0.3916     0.7916 r
  configReg/output[0] (ndff_n8_0)                       0.0000     0.7916 r
  U44/QN (NOR2X0)                                       0.0999     0.8915 f
  dataTsb0/E (tsb_bit_1_0)                              0.0000     0.8915 f
  dataTsb0/Output_tri/Z (TNBUFFX1)                      0.1397     1.0312 f
  dataTsb0/Output (tsb_bit_1_0)                         0.0000     1.0312 f
  IOPINS[0] (inout)                                     0.5193     1.5505 f
  data arrival time                                                1.5505

  clock internal_clock (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.4000     0.4000
  clock uncertainty                                     0.3000     0.7000
  output external delay                                -1.5000    -0.8000
  data required time                                              -0.8000
  --------------------------------------------------------------------------
  data required time                                              -0.8000
  data arrival time                                               -1.5505
  --------------------------------------------------------------------------
  slack (MET)                                                      2.3505


  Startpoint: configReg/output_reg[1]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: IOPINS[1] (output port clocked by internal_clock)
  Path Group: OUTPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  gpio_n8            ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock internal_clock (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.4000     0.4000
  configReg/output_reg[1]/CLK (DFFARX1)                 0.0000     0.4000 r
  configReg/output_reg[1]/Q (DFFARX1)                   0.3916     0.7916 r
  configReg/output[1] (ndff_n8_0)                       0.0000     0.7916 r
  U37/QN (NOR2X0)                                       0.0999     0.8915 f
  dataTsb1/E (tsb_bit_1_15)                             0.0000     0.8915 f
  dataTsb1/Output_tri/Z (TNBUFFX1)                      0.1397     1.0312 f
  dataTsb1/Output (tsb_bit_1_15)                        0.0000     1.0312 f
  IOPINS[1] (inout)                                     0.5193     1.5505 f
  data arrival time                                                1.5505

  clock internal_clock (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.4000     0.4000
  clock uncertainty                                     0.3000     0.7000
  output external delay                                -1.5000    -0.8000
  data required time                                              -0.8000
  --------------------------------------------------------------------------
  data required time                                              -0.8000
  data arrival time                                               -1.5505
  --------------------------------------------------------------------------
  slack (MET)                                                      2.3505


  Startpoint: configReg/output_reg[2]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: IOPINS[2] (output port clocked by internal_clock)
  Path Group: OUTPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  gpio_n8            ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock internal_clock (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.4000     0.4000
  configReg/output_reg[2]/CLK (DFFARX1)                 0.0000     0.4000 r
  configReg/output_reg[2]/Q (DFFARX1)                   0.3916     0.7916 r
  configReg/output[2] (ndff_n8_0)                       0.0000     0.7916 r
  U38/QN (NOR2X0)                                       0.0999     0.8915 f
  dataTsb2/E (tsb_bit_1_14)                             0.0000     0.8915 f
  dataTsb2/Output_tri/Z (TNBUFFX1)                      0.1397     1.0312 f
  dataTsb2/Output (tsb_bit_1_14)                        0.0000     1.0312 f
  IOPINS[2] (inout)                                     0.5193     1.5505 f
  data arrival time                                                1.5505

  clock internal_clock (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.4000     0.4000
  clock uncertainty                                     0.3000     0.7000
  output external delay                                -1.5000    -0.8000
  data required time                                              -0.8000
  --------------------------------------------------------------------------
  data required time                                              -0.8000
  data arrival time                                               -1.5505
  --------------------------------------------------------------------------
  slack (MET)                                                      2.3505


  Startpoint: configReg/output_reg[3]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: IOPINS[3] (output port clocked by internal_clock)
  Path Group: OUTPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  gpio_n8            ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock internal_clock (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.4000     0.4000
  configReg/output_reg[3]/CLK (DFFARX1)                 0.0000     0.4000 r
  configReg/output_reg[3]/Q (DFFARX1)                   0.3916     0.7916 r
  configReg/output[3] (ndff_n8_0)                       0.0000     0.7916 r
  U39/QN (NOR2X0)                                       0.0999     0.8915 f
  dataTsb3/E (tsb_bit_1_13)                             0.0000     0.8915 f
  dataTsb3/Output_tri/Z (TNBUFFX1)                      0.1397     1.0312 f
  dataTsb3/Output (tsb_bit_1_13)                        0.0000     1.0312 f
  IOPINS[3] (inout)                                     0.5193     1.5505 f
  data arrival time                                                1.5505

  clock internal_clock (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.4000     0.4000
  clock uncertainty                                     0.3000     0.7000
  output external delay                                -1.5000    -0.8000
  data required time                                              -0.8000
  --------------------------------------------------------------------------
  data required time                                              -0.8000
  data arrival time                                               -1.5505
  --------------------------------------------------------------------------
  slack (MET)                                                      2.3505


  Startpoint: configReg/output_reg[4]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: IOPINS[4] (output port clocked by internal_clock)
  Path Group: OUTPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  gpio_n8            ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock internal_clock (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.4000     0.4000
  configReg/output_reg[4]/CLK (DFFARX1)                 0.0000     0.4000 r
  configReg/output_reg[4]/Q (DFFARX1)                   0.3916     0.7916 r
  configReg/output[4] (ndff_n8_0)                       0.0000     0.7916 r
  U40/QN (NOR2X0)                                       0.0999     0.8915 f
  dataTsb4/E (tsb_bit_1_12)                             0.0000     0.8915 f
  dataTsb4/Output_tri/Z (TNBUFFX1)                      0.1397     1.0312 f
  dataTsb4/Output (tsb_bit_1_12)                        0.0000     1.0312 f
  IOPINS[4] (inout)                                     0.5193     1.5505 f
  data arrival time                                                1.5505

  clock internal_clock (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.4000     0.4000
  clock uncertainty                                     0.3000     0.7000
  output external delay                                -1.5000    -0.8000
  data required time                                              -0.8000
  --------------------------------------------------------------------------
  data required time                                              -0.8000
  data arrival time                                               -1.5505
  --------------------------------------------------------------------------
  slack (MET)                                                      2.3505


  Startpoint: configReg/output_reg[5]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: IOPINS[5] (output port clocked by internal_clock)
  Path Group: OUTPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  gpio_n8            ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock internal_clock (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.4000     0.4000
  configReg/output_reg[5]/CLK (DFFARX1)                 0.0000     0.4000 r
  configReg/output_reg[5]/Q (DFFARX1)                   0.3916     0.7916 r
  configReg/output[5] (ndff_n8_0)                       0.0000     0.7916 r
  U41/QN (NOR2X0)                                       0.0999     0.8915 f
  dataTsb5/E (tsb_bit_1_11)                             0.0000     0.8915 f
  dataTsb5/Output_tri/Z (TNBUFFX1)                      0.1397     1.0312 f
  dataTsb5/Output (tsb_bit_1_11)                        0.0000     1.0312 f
  IOPINS[5] (inout)                                     0.5193     1.5505 f
  data arrival time                                                1.5505

  clock internal_clock (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.4000     0.4000
  clock uncertainty                                     0.3000     0.7000
  output external delay                                -1.5000    -0.8000
  data required time                                              -0.8000
  --------------------------------------------------------------------------
  data required time                                              -0.8000
  data arrival time                                               -1.5505
  --------------------------------------------------------------------------
  slack (MET)                                                      2.3505


  Startpoint: configReg/output_reg[6]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: IOPINS[6] (output port clocked by internal_clock)
  Path Group: OUTPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  gpio_n8            ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock internal_clock (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.4000     0.4000
  configReg/output_reg[6]/CLK (DFFARX1)                 0.0000     0.4000 r
  configReg/output_reg[6]/Q (DFFARX1)                   0.3916     0.7916 r
  configReg/output[6] (ndff_n8_0)                       0.0000     0.7916 r
  U42/QN (NOR2X0)                                       0.0999     0.8915 f
  dataTsb6/E (tsb_bit_1_10)                             0.0000     0.8915 f
  dataTsb6/Output_tri/Z (TNBUFFX1)                      0.1397     1.0312 f
  dataTsb6/Output (tsb_bit_1_10)                        0.0000     1.0312 f
  IOPINS[6] (inout)                                     0.5193     1.5505 f
  data arrival time                                                1.5505

  clock internal_clock (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.4000     0.4000
  clock uncertainty                                     0.3000     0.7000
  output external delay                                -1.5000    -0.8000
  data required time                                              -0.8000
  --------------------------------------------------------------------------
  data required time                                              -0.8000
  data arrival time                                               -1.5505
  --------------------------------------------------------------------------
  slack (MET)                                                      2.3505


  Startpoint: configReg/output_reg[7]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: IOPINS[7] (output port clocked by internal_clock)
  Path Group: OUTPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  gpio_n8            ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock internal_clock (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.4000     0.4000
  configReg/output_reg[7]/CLK (DFFARX1)                 0.0000     0.4000 r
  configReg/output_reg[7]/Q (DFFARX1)                   0.3916     0.7916 r
  configReg/output[7] (ndff_n8_0)                       0.0000     0.7916 r
  U43/QN (NOR2X0)                                       0.0999     0.8915 f
  dataTsb7/E (tsb_bit_1_9)                              0.0000     0.8915 f
  dataTsb7/Output_tri/Z (TNBUFFX1)                      0.1397     1.0312 f
  dataTsb7/Output (tsb_bit_1_9)                         0.0000     1.0312 f
  IOPINS[7] (inout)                                     0.5193     1.5505 f
  data arrival time                                                1.5505

  clock internal_clock (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.4000     0.4000
  clock uncertainty                                     0.3000     0.7000
  output external delay                                -1.5000    -0.8000
  data required time                                              -0.8000
  --------------------------------------------------------------------------
  data required time                                              -0.8000
  data arrival time                                               -1.5505
  --------------------------------------------------------------------------
  slack (MET)                                                      2.3505


  Startpoint: configReg/output_reg[0]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: IOPINS[0] (output port clocked by internal_clock)
  Path Group: OUTPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  gpio_n8            ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock internal_clock (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.4000     0.4000
  configReg/output_reg[0]/CLK (DFFARX1)                 0.0000     0.4000 r
  configReg/output_reg[0]/Q (DFFARX1)                   0.3916     0.7916 r
  configReg/output[0] (ndff_n8_0)                       0.0000     0.7916 r
  U44/QN (NOR2X0)                                       0.0999     0.8915 f
  dataTsb0/E (tsb_bit_1_0)                              0.0000     0.8915 f
  dataTsb0/Output_tri/Z (TNBUFFX1)                      0.1453     1.0368 r
  dataTsb0/Output (tsb_bit_1_0)                         0.0000     1.0368 r
  IOPINS[0] (inout)                                     0.5193     1.5561 r
  data arrival time                                                1.5561

  clock internal_clock (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.4000     0.4000
  clock uncertainty                                     0.3000     0.7000
  output external delay                                -1.5000    -0.8000
  data required time                                              -0.8000
  --------------------------------------------------------------------------
  data required time                                              -0.8000
  data arrival time                                               -1.5561
  --------------------------------------------------------------------------
  slack (MET)                                                      2.3561


  Startpoint: configReg/output_reg[1]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: IOPINS[1] (output port clocked by internal_clock)
  Path Group: OUTPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  gpio_n8            ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock internal_clock (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.4000     0.4000
  configReg/output_reg[1]/CLK (DFFARX1)                 0.0000     0.4000 r
  configReg/output_reg[1]/Q (DFFARX1)                   0.3916     0.7916 r
  configReg/output[1] (ndff_n8_0)                       0.0000     0.7916 r
  U37/QN (NOR2X0)                                       0.0999     0.8915 f
  dataTsb1/E (tsb_bit_1_15)                             0.0000     0.8915 f
  dataTsb1/Output_tri/Z (TNBUFFX1)                      0.1453     1.0368 r
  dataTsb1/Output (tsb_bit_1_15)                        0.0000     1.0368 r
  IOPINS[1] (inout)                                     0.5193     1.5561 r
  data arrival time                                                1.5561

  clock internal_clock (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.4000     0.4000
  clock uncertainty                                     0.3000     0.7000
  output external delay                                -1.5000    -0.8000
  data required time                                              -0.8000
  --------------------------------------------------------------------------
  data required time                                              -0.8000
  data arrival time                                               -1.5561
  --------------------------------------------------------------------------
  slack (MET)                                                      2.3561


  Startpoint: configReg/output_reg[2]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: IOPINS[2] (output port clocked by internal_clock)
  Path Group: OUTPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  gpio_n8            ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock internal_clock (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.4000     0.4000
  configReg/output_reg[2]/CLK (DFFARX1)                 0.0000     0.4000 r
  configReg/output_reg[2]/Q (DFFARX1)                   0.3916     0.7916 r
  configReg/output[2] (ndff_n8_0)                       0.0000     0.7916 r
  U38/QN (NOR2X0)                                       0.0999     0.8915 f
  dataTsb2/E (tsb_bit_1_14)                             0.0000     0.8915 f
  dataTsb2/Output_tri/Z (TNBUFFX1)                      0.1453     1.0368 r
  dataTsb2/Output (tsb_bit_1_14)                        0.0000     1.0368 r
  IOPINS[2] (inout)                                     0.5193     1.5561 r
  data arrival time                                                1.5561

  clock internal_clock (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.4000     0.4000
  clock uncertainty                                     0.3000     0.7000
  output external delay                                -1.5000    -0.8000
  data required time                                              -0.8000
  --------------------------------------------------------------------------
  data required time                                              -0.8000
  data arrival time                                               -1.5561
  --------------------------------------------------------------------------
  slack (MET)                                                      2.3561


  Startpoint: configReg/output_reg[3]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: IOPINS[3] (output port clocked by internal_clock)
  Path Group: OUTPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  gpio_n8            ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock internal_clock (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.4000     0.4000
  configReg/output_reg[3]/CLK (DFFARX1)                 0.0000     0.4000 r
  configReg/output_reg[3]/Q (DFFARX1)                   0.3916     0.7916 r
  configReg/output[3] (ndff_n8_0)                       0.0000     0.7916 r
  U39/QN (NOR2X0)                                       0.0999     0.8915 f
  dataTsb3/E (tsb_bit_1_13)                             0.0000     0.8915 f
  dataTsb3/Output_tri/Z (TNBUFFX1)                      0.1453     1.0368 r
  dataTsb3/Output (tsb_bit_1_13)                        0.0000     1.0368 r
  IOPINS[3] (inout)                                     0.5193     1.5561 r
  data arrival time                                                1.5561

  clock internal_clock (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.4000     0.4000
  clock uncertainty                                     0.3000     0.7000
  output external delay                                -1.5000    -0.8000
  data required time                                              -0.8000
  --------------------------------------------------------------------------
  data required time                                              -0.8000
  data arrival time                                               -1.5561
  --------------------------------------------------------------------------
  slack (MET)                                                      2.3561


  Startpoint: configReg/output_reg[4]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: IOPINS[4] (output port clocked by internal_clock)
  Path Group: OUTPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  gpio_n8            ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock internal_clock (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.4000     0.4000
  configReg/output_reg[4]/CLK (DFFARX1)                 0.0000     0.4000 r
  configReg/output_reg[4]/Q (DFFARX1)                   0.3916     0.7916 r
  configReg/output[4] (ndff_n8_0)                       0.0000     0.7916 r
  U40/QN (NOR2X0)                                       0.0999     0.8915 f
  dataTsb4/E (tsb_bit_1_12)                             0.0000     0.8915 f
  dataTsb4/Output_tri/Z (TNBUFFX1)                      0.1453     1.0368 r
  dataTsb4/Output (tsb_bit_1_12)                        0.0000     1.0368 r
  IOPINS[4] (inout)                                     0.5193     1.5561 r
  data arrival time                                                1.5561

  clock internal_clock (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.4000     0.4000
  clock uncertainty                                     0.3000     0.7000
  output external delay                                -1.5000    -0.8000
  data required time                                              -0.8000
  --------------------------------------------------------------------------
  data required time                                              -0.8000
  data arrival time                                               -1.5561
  --------------------------------------------------------------------------
  slack (MET)                                                      2.3561


  Startpoint: configReg/output_reg[5]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: IOPINS[5] (output port clocked by internal_clock)
  Path Group: OUTPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  gpio_n8            ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock internal_clock (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.4000     0.4000
  configReg/output_reg[5]/CLK (DFFARX1)                 0.0000     0.4000 r
  configReg/output_reg[5]/Q (DFFARX1)                   0.3916     0.7916 r
  configReg/output[5] (ndff_n8_0)                       0.0000     0.7916 r
  U41/QN (NOR2X0)                                       0.0999     0.8915 f
  dataTsb5/E (tsb_bit_1_11)                             0.0000     0.8915 f
  dataTsb5/Output_tri/Z (TNBUFFX1)                      0.1453     1.0368 r
  dataTsb5/Output (tsb_bit_1_11)                        0.0000     1.0368 r
  IOPINS[5] (inout)                                     0.5193     1.5561 r
  data arrival time                                                1.5561

  clock internal_clock (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.4000     0.4000
  clock uncertainty                                     0.3000     0.7000
  output external delay                                -1.5000    -0.8000
  data required time                                              -0.8000
  --------------------------------------------------------------------------
  data required time                                              -0.8000
  data arrival time                                               -1.5561
  --------------------------------------------------------------------------
  slack (MET)                                                      2.3561


  Startpoint: configReg/output_reg[6]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: IOPINS[6] (output port clocked by internal_clock)
  Path Group: OUTPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  gpio_n8            ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock internal_clock (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.4000     0.4000
  configReg/output_reg[6]/CLK (DFFARX1)                 0.0000     0.4000 r
  configReg/output_reg[6]/Q (DFFARX1)                   0.3916     0.7916 r
  configReg/output[6] (ndff_n8_0)                       0.0000     0.7916 r
  U42/QN (NOR2X0)                                       0.0999     0.8915 f
  dataTsb6/E (tsb_bit_1_10)                             0.0000     0.8915 f
  dataTsb6/Output_tri/Z (TNBUFFX1)                      0.1453     1.0368 r
  dataTsb6/Output (tsb_bit_1_10)                        0.0000     1.0368 r
  IOPINS[6] (inout)                                     0.5193     1.5561 r
  data arrival time                                                1.5561

  clock internal_clock (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.4000     0.4000
  clock uncertainty                                     0.3000     0.7000
  output external delay                                -1.5000    -0.8000
  data required time                                              -0.8000
  --------------------------------------------------------------------------
  data required time                                              -0.8000
  data arrival time                                               -1.5561
  --------------------------------------------------------------------------
  slack (MET)                                                      2.3561


  Startpoint: configReg/output_reg[7]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: IOPINS[7] (output port clocked by internal_clock)
  Path Group: OUTPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  gpio_n8            ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock internal_clock (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.4000     0.4000
  configReg/output_reg[7]/CLK (DFFARX1)                 0.0000     0.4000 r
  configReg/output_reg[7]/Q (DFFARX1)                   0.3916     0.7916 r
  configReg/output[7] (ndff_n8_0)                       0.0000     0.7916 r
  U43/QN (NOR2X0)                                       0.0999     0.8915 f
  dataTsb7/E (tsb_bit_1_9)                              0.0000     0.8915 f
  dataTsb7/Output_tri/Z (TNBUFFX1)                      0.1453     1.0368 r
  dataTsb7/Output (tsb_bit_1_9)                         0.0000     1.0368 r
  IOPINS[7] (inout)                                     0.5193     1.5561 r
  data arrival time                                                1.5561

  clock internal_clock (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.4000     0.4000
  clock uncertainty                                     0.3000     0.7000
  output external delay                                -1.5000    -0.8000
  data required time                                              -0.8000
  --------------------------------------------------------------------------
  data required time                                              -0.8000
  data arrival time                                               -1.5561
  --------------------------------------------------------------------------
  slack (MET)                                                      2.3561


  Startpoint: dataReg0/output_reg[3]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: IOPINS[3] (output port clocked by internal_clock)
  Path Group: OUTPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  gpio_n8            ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock internal_clock (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.4000     0.4000
  dataReg0/output_reg[3]/CLK (DFFARX1)                  0.0000     0.4000 r
  dataReg0/output_reg[3]/Q (DFFARX1)                    0.4199     0.8199 f
  dataReg0/output[3] (ndff_n8_2)                        0.0000     0.8199 f
  dataTsb3/Input (tsb_bit_1_13)                         0.0000     0.8199 f
  dataTsb3/Output_tri/Z (TNBUFFX1)                      0.2250     1.0449 f
  dataTsb3/Output (tsb_bit_1_13)                        0.0000     1.0449 f
  IOPINS[3] (inout)                                     0.5193     1.5642 f
  data arrival time                                                1.5642

  clock internal_clock (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.4000     0.4000
  clock uncertainty                                     0.3000     0.7000
  output external delay                                -1.5000    -0.8000
  data required time                                              -0.8000
  --------------------------------------------------------------------------
  data required time                                              -0.8000
  data arrival time                                               -1.5642
  --------------------------------------------------------------------------
  slack (MET)                                                      2.3642


  Startpoint: dataReg0/output_reg[4]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: IOPINS[4] (output port clocked by internal_clock)
  Path Group: OUTPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  gpio_n8            ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock internal_clock (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.4000     0.4000
  dataReg0/output_reg[4]/CLK (DFFARX1)                  0.0000     0.4000 r
  dataReg0/output_reg[4]/Q (DFFARX1)                    0.4199     0.8199 f
  dataReg0/output[4] (ndff_n8_2)                        0.0000     0.8199 f
  dataTsb4/Input (tsb_bit_1_12)                         0.0000     0.8199 f
  dataTsb4/Output_tri/Z (TNBUFFX1)                      0.2250     1.0449 f
  dataTsb4/Output (tsb_bit_1_12)                        0.0000     1.0449 f
  IOPINS[4] (inout)                                     0.5193     1.5642 f
  data arrival time                                                1.5642

  clock internal_clock (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.4000     0.4000
  clock uncertainty                                     0.3000     0.7000
  output external delay                                -1.5000    -0.8000
  data required time                                              -0.8000
  --------------------------------------------------------------------------
  data required time                                              -0.8000
  data arrival time                                               -1.5642
  --------------------------------------------------------------------------
  slack (MET)                                                      2.3642


  Startpoint: dataReg0/output_reg[5]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: IOPINS[5] (output port clocked by internal_clock)
  Path Group: OUTPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  gpio_n8            ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock internal_clock (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.4000     0.4000
  dataReg0/output_reg[5]/CLK (DFFARX1)                  0.0000     0.4000 r
  dataReg0/output_reg[5]/Q (DFFARX1)                    0.4199     0.8199 f
  dataReg0/output[5] (ndff_n8_2)                        0.0000     0.8199 f
  dataTsb5/Input (tsb_bit_1_11)                         0.0000     0.8199 f
  dataTsb5/Output_tri/Z (TNBUFFX1)                      0.2250     1.0449 f
  dataTsb5/Output (tsb_bit_1_11)                        0.0000     1.0449 f
  IOPINS[5] (inout)                                     0.5193     1.5642 f
  data arrival time                                                1.5642

  clock internal_clock (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.4000     0.4000
  clock uncertainty                                     0.3000     0.7000
  output external delay                                -1.5000    -0.8000
  data required time                                              -0.8000
  --------------------------------------------------------------------------
  data required time                                              -0.8000
  data arrival time                                               -1.5642
  --------------------------------------------------------------------------
  slack (MET)                                                      2.3642


  Startpoint: dataReg0/output_reg[6]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: IOPINS[6] (output port clocked by internal_clock)
  Path Group: OUTPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  gpio_n8            ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock internal_clock (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.4000     0.4000
  dataReg0/output_reg[6]/CLK (DFFARX1)                  0.0000     0.4000 r
  dataReg0/output_reg[6]/Q (DFFARX1)                    0.4199     0.8199 f
  dataReg0/output[6] (ndff_n8_2)                        0.0000     0.8199 f
  dataTsb6/Input (tsb_bit_1_10)                         0.0000     0.8199 f
  dataTsb6/Output_tri/Z (TNBUFFX1)                      0.2250     1.0449 f
  dataTsb6/Output (tsb_bit_1_10)                        0.0000     1.0449 f
  IOPINS[6] (inout)                                     0.5193     1.5642 f
  data arrival time                                                1.5642

  clock internal_clock (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.4000     0.4000
  clock uncertainty                                     0.3000     0.7000
  output external delay                                -1.5000    -0.8000
  data required time                                              -0.8000
  --------------------------------------------------------------------------
  data required time                                              -0.8000
  data arrival time                                               -1.5642
  --------------------------------------------------------------------------
  slack (MET)                                                      2.3642


  Startpoint: dataReg0/output_reg[7]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: IOPINS[7] (output port clocked by internal_clock)
  Path Group: OUTPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  gpio_n8            ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock internal_clock (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.4000     0.4000
  dataReg0/output_reg[7]/CLK (DFFARX1)                  0.0000     0.4000 r
  dataReg0/output_reg[7]/Q (DFFARX1)                    0.4199     0.8199 f
  dataReg0/output[7] (ndff_n8_2)                        0.0000     0.8199 f
  dataTsb7/Input (tsb_bit_1_9)                          0.0000     0.8199 f
  dataTsb7/Output_tri/Z (TNBUFFX1)                      0.2250     1.0449 f
  dataTsb7/Output (tsb_bit_1_9)                         0.0000     1.0449 f
  IOPINS[7] (inout)                                     0.5193     1.5642 f
  data arrival time                                                1.5642

  clock internal_clock (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.4000     0.4000
  clock uncertainty                                     0.3000     0.7000
  output external delay                                -1.5000    -0.8000
  data required time                                              -0.8000
  --------------------------------------------------------------------------
  data required time                                              -0.8000
  data arrival time                                               -1.5642
  --------------------------------------------------------------------------
  slack (MET)                                                      2.3642


  Startpoint: pinsReg/output_reg[3]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: dataBus[3] (output port clocked by internal_clock)
  Path Group: OUTPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  gpio_n8            ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  pinsReg/output_reg[3]/CLK (DFFARX1)    0.0000     0.4000 r
  pinsReg/output_reg[3]/Q (DFFARX1)      0.3879     0.7879 r
  pinsReg/output[3] (ndff_n8_1)          0.0000     0.7879 r
  dataTsbPin3/Input (tsb_bit_1_5)        0.0000     0.7879 r
  dataTsbPin3/Output_tri/Z (TNBUFFX1)    0.2477     1.0356 r
  dataTsbPin3/Output (tsb_bit_1_5)       0.0000     1.0356 r
  dataBus[3] (inout)                     0.5498     1.5854 r
  data arrival time                                 1.5854

  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  output external delay                 -1.5000    -0.8000
  data required time                               -0.8000
  -----------------------------------------------------------
  data required time                               -0.8000
  data arrival time                                -1.5854
  -----------------------------------------------------------
  slack (MET)                                       2.3854


  Startpoint: pinsReg/output_reg[4]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: dataBus[4] (output port clocked by internal_clock)
  Path Group: OUTPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  gpio_n8            ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  pinsReg/output_reg[4]/CLK (DFFARX1)    0.0000     0.4000 r
  pinsReg/output_reg[4]/Q (DFFARX1)      0.3879     0.7879 r
  pinsReg/output[4] (ndff_n8_1)          0.0000     0.7879 r
  dataTsbPin4/Input (tsb_bit_1_4)        0.0000     0.7879 r
  dataTsbPin4/Output_tri/Z (TNBUFFX1)    0.2477     1.0356 r
  dataTsbPin4/Output (tsb_bit_1_4)       0.0000     1.0356 r
  dataBus[4] (inout)                     0.5498     1.5854 r
  data arrival time                                 1.5854

  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  output external delay                 -1.5000    -0.8000
  data required time                               -0.8000
  -----------------------------------------------------------
  data required time                               -0.8000
  data arrival time                                -1.5854
  -----------------------------------------------------------
  slack (MET)                                       2.3854


  Startpoint: pinsReg/output_reg[5]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: dataBus[5] (output port clocked by internal_clock)
  Path Group: OUTPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  gpio_n8            ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  pinsReg/output_reg[5]/CLK (DFFARX1)    0.0000     0.4000 r
  pinsReg/output_reg[5]/Q (DFFARX1)      0.3879     0.7879 r
  pinsReg/output[5] (ndff_n8_1)          0.0000     0.7879 r
  dataTsbPin5/Input (tsb_bit_1_3)        0.0000     0.7879 r
  dataTsbPin5/Output_tri/Z (TNBUFFX1)    0.2477     1.0356 r
  dataTsbPin5/Output (tsb_bit_1_3)       0.0000     1.0356 r
  dataBus[5] (inout)                     0.5498     1.5854 r
  data arrival time                                 1.5854

  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  output external delay                 -1.5000    -0.8000
  data required time                               -0.8000
  -----------------------------------------------------------
  data required time                               -0.8000
  data arrival time                                -1.5854
  -----------------------------------------------------------
  slack (MET)                                       2.3854


  Startpoint: pinsReg/output_reg[6]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: dataBus[6] (output port clocked by internal_clock)
  Path Group: OUTPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  gpio_n8            ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  pinsReg/output_reg[6]/CLK (DFFARX1)    0.0000     0.4000 r
  pinsReg/output_reg[6]/Q (DFFARX1)      0.3879     0.7879 r
  pinsReg/output[6] (ndff_n8_1)          0.0000     0.7879 r
  dataTsbPin6/Input (tsb_bit_1_2)        0.0000     0.7879 r
  dataTsbPin6/Output_tri/Z (TNBUFFX1)    0.2477     1.0356 r
  dataTsbPin6/Output (tsb_bit_1_2)       0.0000     1.0356 r
  dataBus[6] (inout)                     0.5498     1.5854 r
  data arrival time                                 1.5854

  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  output external delay                 -1.5000    -0.8000
  data required time                               -0.8000
  -----------------------------------------------------------
  data required time                               -0.8000
  data arrival time                                -1.5854
  -----------------------------------------------------------
  slack (MET)                                       2.3854


  Startpoint: pinsReg/output_reg[7]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: dataBus[7] (output port clocked by internal_clock)
  Path Group: OUTPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  gpio_n8            ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  pinsReg/output_reg[7]/CLK (DFFARX1)    0.0000     0.4000 r
  pinsReg/output_reg[7]/Q (DFFARX1)      0.3879     0.7879 r
  pinsReg/output[7] (ndff_n8_1)          0.0000     0.7879 r
  dataTsbPin7/Input (tsb_bit_1_1)        0.0000     0.7879 r
  dataTsbPin7/Output_tri/Z (TNBUFFX1)    0.2477     1.0356 r
  dataTsbPin7/Output (tsb_bit_1_1)       0.0000     1.0356 r
  dataBus[7] (inout)                     0.5498     1.5854 r
  data arrival time                                 1.5854

  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  output external delay                 -1.5000    -0.8000
  data required time                               -0.8000
  -----------------------------------------------------------
  data required time                               -0.8000
  data arrival time                                -1.5854
  -----------------------------------------------------------
  slack (MET)                                       2.3854


  Startpoint: pinsReg/output_reg[3]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: dataBus[3] (output port clocked by internal_clock)
  Path Group: OUTPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  gpio_n8            ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  pinsReg/output_reg[3]/CLK (DFFARX1)    0.0000     0.4000 r
  pinsReg/output_reg[3]/Q (DFFARX1)      0.4199     0.8199 f
  pinsReg/output[3] (ndff_n8_1)          0.0000     0.8199 f
  dataTsbPin3/Input (tsb_bit_1_5)        0.0000     0.8199 f
  dataTsbPin3/Output_tri/Z (TNBUFFX1)    0.2283     1.0482 f
  dataTsbPin3/Output (tsb_bit_1_5)       0.0000     1.0482 f
  dataBus[3] (inout)                     0.5498     1.5980 f
  data arrival time                                 1.5980

  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  output external delay                 -1.5000    -0.8000
  data required time                               -0.8000
  -----------------------------------------------------------
  data required time                               -0.8000
  data arrival time                                -1.5980
  -----------------------------------------------------------
  slack (MET)                                       2.3980


  Startpoint: pinsReg/output_reg[4]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: dataBus[4] (output port clocked by internal_clock)
  Path Group: OUTPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  gpio_n8            ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  pinsReg/output_reg[4]/CLK (DFFARX1)    0.0000     0.4000 r
  pinsReg/output_reg[4]/Q (DFFARX1)      0.4199     0.8199 f
  pinsReg/output[4] (ndff_n8_1)          0.0000     0.8199 f
  dataTsbPin4/Input (tsb_bit_1_4)        0.0000     0.8199 f
  dataTsbPin4/Output_tri/Z (TNBUFFX1)    0.2283     1.0482 f
  dataTsbPin4/Output (tsb_bit_1_4)       0.0000     1.0482 f
  dataBus[4] (inout)                     0.5498     1.5980 f
  data arrival time                                 1.5980

  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  output external delay                 -1.5000    -0.8000
  data required time                               -0.8000
  -----------------------------------------------------------
  data required time                               -0.8000
  data arrival time                                -1.5980
  -----------------------------------------------------------
  slack (MET)                                       2.3980


  Startpoint: pinsReg/output_reg[5]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: dataBus[5] (output port clocked by internal_clock)
  Path Group: OUTPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  gpio_n8            ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  pinsReg/output_reg[5]/CLK (DFFARX1)    0.0000     0.4000 r
  pinsReg/output_reg[5]/Q (DFFARX1)      0.4199     0.8199 f
  pinsReg/output[5] (ndff_n8_1)          0.0000     0.8199 f
  dataTsbPin5/Input (tsb_bit_1_3)        0.0000     0.8199 f
  dataTsbPin5/Output_tri/Z (TNBUFFX1)    0.2283     1.0482 f
  dataTsbPin5/Output (tsb_bit_1_3)       0.0000     1.0482 f
  dataBus[5] (inout)                     0.5498     1.5980 f
  data arrival time                                 1.5980

  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  output external delay                 -1.5000    -0.8000
  data required time                               -0.8000
  -----------------------------------------------------------
  data required time                               -0.8000
  data arrival time                                -1.5980
  -----------------------------------------------------------
  slack (MET)                                       2.3980


  Startpoint: pinsReg/output_reg[6]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: dataBus[6] (output port clocked by internal_clock)
  Path Group: OUTPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  gpio_n8            ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  pinsReg/output_reg[6]/CLK (DFFARX1)    0.0000     0.4000 r
  pinsReg/output_reg[6]/Q (DFFARX1)      0.4199     0.8199 f
  pinsReg/output[6] (ndff_n8_1)          0.0000     0.8199 f
  dataTsbPin6/Input (tsb_bit_1_2)        0.0000     0.8199 f
  dataTsbPin6/Output_tri/Z (TNBUFFX1)    0.2283     1.0482 f
  dataTsbPin6/Output (tsb_bit_1_2)       0.0000     1.0482 f
  dataBus[6] (inout)                     0.5498     1.5980 f
  data arrival time                                 1.5980

  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  output external delay                 -1.5000    -0.8000
  data required time                               -0.8000
  -----------------------------------------------------------
  data required time                               -0.8000
  data arrival time                                -1.5980
  -----------------------------------------------------------
  slack (MET)                                       2.3980


  Startpoint: pinsReg/output_reg[7]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: dataBus[7] (output port clocked by internal_clock)
  Path Group: OUTPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  gpio_n8            ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  pinsReg/output_reg[7]/CLK (DFFARX1)    0.0000     0.4000 r
  pinsReg/output_reg[7]/Q (DFFARX1)      0.4199     0.8199 f
  pinsReg/output[7] (ndff_n8_1)          0.0000     0.8199 f
  dataTsbPin7/Input (tsb_bit_1_1)        0.0000     0.8199 f
  dataTsbPin7/Output_tri/Z (TNBUFFX1)    0.2283     1.0482 f
  dataTsbPin7/Output (tsb_bit_1_1)       0.0000     1.0482 f
  dataBus[7] (inout)                     0.5498     1.5980 f
  data arrival time                                 1.5980

  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  output external delay                 -1.5000    -0.8000
  data required time                               -0.8000
  -----------------------------------------------------------
  data required time                               -0.8000
  data arrival time                                -1.5980
  -----------------------------------------------------------
  slack (MET)                                       2.3980


  Startpoint: pinsReg/output_reg[0]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: dataBus[0] (output port clocked by internal_clock)
  Path Group: OUTPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  gpio_n8            ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  pinsReg/output_reg[0]/CLK (DFFARX1)    0.0000     0.4000 r
  pinsReg/output_reg[0]/Q (DFFARX1)      0.3879     0.7879 r
  pinsReg/output[0] (ndff_n8_1)          0.0000     0.7879 r
  dataTsbPin0/Input (tsb_bit_1_8)        0.0000     0.7879 r
  dataTsbPin0/Output_tri/Z (TNBUFFX1)    0.2523     1.0402 r
  dataTsbPin0/Output (tsb_bit_1_8)       0.0000     1.0402 r
  dataBus[0] (inout)                     0.5751     1.6153 r
  data arrival time                                 1.6153

  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  output external delay                 -1.5000    -0.8000
  data required time                               -0.8000
  -----------------------------------------------------------
  data required time                               -0.8000
  data arrival time                                -1.6153
  -----------------------------------------------------------
  slack (MET)                                       2.4153


  Startpoint: pinsReg/output_reg[1]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: dataBus[1] (output port clocked by internal_clock)
  Path Group: OUTPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  gpio_n8            ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  pinsReg/output_reg[1]/CLK (DFFARX1)    0.0000     0.4000 r
  pinsReg/output_reg[1]/Q (DFFARX1)      0.3879     0.7879 r
  pinsReg/output[1] (ndff_n8_1)          0.0000     0.7879 r
  dataTsbPin1/Input (tsb_bit_1_7)        0.0000     0.7879 r
  dataTsbPin1/Output_tri/Z (TNBUFFX1)    0.2523     1.0402 r
  dataTsbPin1/Output (tsb_bit_1_7)       0.0000     1.0402 r
  dataBus[1] (inout)                     0.5751     1.6153 r
  data arrival time                                 1.6153

  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  output external delay                 -1.5000    -0.8000
  data required time                               -0.8000
  -----------------------------------------------------------
  data required time                               -0.8000
  data arrival time                                -1.6153
  -----------------------------------------------------------
  slack (MET)                                       2.4153


  Startpoint: pinsReg/output_reg[2]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: dataBus[2] (output port clocked by internal_clock)
  Path Group: OUTPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  gpio_n8            ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  pinsReg/output_reg[2]/CLK (DFFARX1)    0.0000     0.4000 r
  pinsReg/output_reg[2]/Q (DFFARX1)      0.3879     0.7879 r
  pinsReg/output[2] (ndff_n8_1)          0.0000     0.7879 r
  dataTsbPin2/Input (tsb_bit_1_6)        0.0000     0.7879 r
  dataTsbPin2/Output_tri/Z (TNBUFFX1)    0.2523     1.0402 r
  dataTsbPin2/Output (tsb_bit_1_6)       0.0000     1.0402 r
  dataBus[2] (inout)                     0.5751     1.6153 r
  data arrival time                                 1.6153

  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  output external delay                 -1.5000    -0.8000
  data required time                               -0.8000
  -----------------------------------------------------------
  data required time                               -0.8000
  data arrival time                                -1.6153
  -----------------------------------------------------------
  slack (MET)                                       2.4153


  Startpoint: pinsReg/output_reg[0]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: dataBus[0] (output port clocked by internal_clock)
  Path Group: OUTPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  gpio_n8            ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  pinsReg/output_reg[0]/CLK (DFFARX1)    0.0000     0.4000 r
  pinsReg/output_reg[0]/Q (DFFARX1)      0.4199     0.8199 f
  pinsReg/output[0] (ndff_n8_1)          0.0000     0.8199 f
  dataTsbPin0/Input (tsb_bit_1_8)        0.0000     0.8199 f
  dataTsbPin0/Output_tri/Z (TNBUFFX1)    0.2316     1.0515 f
  dataTsbPin0/Output (tsb_bit_1_8)       0.0000     1.0515 f
  dataBus[0] (inout)                     0.5751     1.6266 f
  data arrival time                                 1.6266

  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  output external delay                 -1.5000    -0.8000
  data required time                               -0.8000
  -----------------------------------------------------------
  data required time                               -0.8000
  data arrival time                                -1.6266
  -----------------------------------------------------------
  slack (MET)                                       2.4266


1
