
*** Running vivado
    with args -log min_motor_lcd_top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source min_motor_lcd_top.tcl -notrace


****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Wed Aug 27 14:37:54 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source min_motor_lcd_top.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1486.453 ; gain = 12.902 ; free physical = 1883 ; free virtual = 11549
Command: link_design -top min_motor_lcd_top -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1675.523 ; gain = 0.000 ; free physical = 1709 ; free virtual = 11398
INFO: [Netlist 29-17] Analyzing 107 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/psh/smart_home_project/smart_home/smart_home.srcs/constrs_1/imports/work/Basys-3-Master.xdc]
Finished Parsing XDC File [/home/psh/smart_home_project/smart_home/smart_home.srcs/constrs_1/imports/work/Basys-3-Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1892.113 ; gain = 0.000 ; free physical = 1611 ; free virtual = 11289
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.66 . Memory (MB): peak = 1995.004 ; gain = 96.953 ; free physical = 1564 ; free virtual = 11242

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 2f118a350

Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2433.957 ; gain = 438.953 ; free physical = 1176 ; free virtual = 10845

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 2f118a350

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2771.879 ; gain = 0.000 ; free physical = 821 ; free virtual = 10491

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 2f118a350

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2771.879 ; gain = 0.000 ; free physical = 821 ; free virtual = 10491
Phase 1 Initialization | Checksum: 2f118a350

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2771.879 ; gain = 0.000 ; free physical = 821 ; free virtual = 10491

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 2f118a350

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2771.879 ; gain = 0.000 ; free physical = 821 ; free virtual = 10491

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 2f118a350

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2771.879 ; gain = 0.000 ; free physical = 821 ; free virtual = 10491
Phase 2 Timer Update And Timing Data Collection | Checksum: 2f118a350

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2771.879 ; gain = 0.000 ; free physical = 821 ; free virtual = 10491

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 2f118a350

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2771.879 ; gain = 0.000 ; free physical = 821 ; free virtual = 10491
Retarget | Checksum: 2f118a350
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 2f118a350

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2771.879 ; gain = 0.000 ; free physical = 819 ; free virtual = 10490
Constant propagation | Checksum: 2f118a350
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2771.879 ; gain = 0.000 ; free physical = 819 ; free virtual = 10490
Phase 5 Sweep | Checksum: 24063bda9

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2771.879 ; gain = 0.000 ; free physical = 819 ; free virtual = 10490
Sweep | Checksum: 24063bda9
INFO: [Opt 31-389] Phase Sweep created 4 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 24063bda9

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2803.895 ; gain = 32.016 ; free physical = 819 ; free virtual = 10490
BUFG optimization | Checksum: 24063bda9
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 24063bda9

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2803.895 ; gain = 32.016 ; free physical = 819 ; free virtual = 10490
Shift Register Optimization | Checksum: 24063bda9
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 2ff85414f

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2803.895 ; gain = 32.016 ; free physical = 819 ; free virtual = 10490
Post Processing Netlist | Checksum: 2ff85414f
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 2c1a8c242

Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2803.895 ; gain = 32.016 ; free physical = 819 ; free virtual = 10489

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2803.895 ; gain = 0.000 ; free physical = 819 ; free virtual = 10489
Phase 9.2 Verifying Netlist Connectivity | Checksum: 2c1a8c242

Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2803.895 ; gain = 32.016 ; free physical = 819 ; free virtual = 10489
Phase 9 Finalization | Checksum: 2c1a8c242

Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2803.895 ; gain = 32.016 ; free physical = 819 ; free virtual = 10489
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               4  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 2c1a8c242

Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2803.895 ; gain = 32.016 ; free physical = 819 ; free virtual = 10489

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 2c1a8c242

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2803.895 ; gain = 0.000 ; free physical = 819 ; free virtual = 10489

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 2c1a8c242

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2803.895 ; gain = 0.000 ; free physical = 819 ; free virtual = 10489

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2803.895 ; gain = 0.000 ; free physical = 819 ; free virtual = 10489
Ending Netlist Obfuscation Task | Checksum: 2c1a8c242

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2803.895 ; gain = 0.000 ; free physical = 819 ; free virtual = 10489
INFO: [Common 17-83] Releasing license: Implementation
27 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2803.895 ; gain = 905.844 ; free physical = 819 ; free virtual = 10489
INFO: [Vivado 12-24828] Executing command : report_drc -file min_motor_lcd_top_drc_opted.rpt -pb min_motor_lcd_top_drc_opted.pb -rpx min_motor_lcd_top_drc_opted.rpx
Command: report_drc -file min_motor_lcd_top_drc_opted.rpt -pb min_motor_lcd_top_drc_opted.pb -rpx min_motor_lcd_top_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/psh/tools/Vivado/2024.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/psh/smart_home_project/smart_home/smart_home.runs/impl_1/min_motor_lcd_top_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2803.895 ; gain = 0.000 ; free physical = 772 ; free virtual = 10442
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2803.895 ; gain = 0.000 ; free physical = 772 ; free virtual = 10442
Writing XDEF routing.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2803.895 ; gain = 0.000 ; free physical = 772 ; free virtual = 10442
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2803.895 ; gain = 0.000 ; free physical = 772 ; free virtual = 10441
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2803.895 ; gain = 0.000 ; free physical = 772 ; free virtual = 10441
Wrote Device Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00 . Memory (MB): peak = 2803.895 ; gain = 0.000 ; free physical = 771 ; free virtual = 10441
Write Physdb Complete: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2803.895 ; gain = 0.000 ; free physical = 771 ; free virtual = 10441
INFO: [Common 17-1381] The checkpoint '/home/psh/smart_home_project/smart_home/smart_home.runs/impl_1/min_motor_lcd_top_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2834.652 ; gain = 0.000 ; free physical = 720 ; free virtual = 10409
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1f8c45a2a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2834.652 ; gain = 0.000 ; free physical = 720 ; free virtual = 10409
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2834.652 ; gain = 0.000 ; free physical = 720 ; free virtual = 10409

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1e5f6988a

Time (s): cpu = 00:00:00.62 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2834.652 ; gain = 0.000 ; free physical = 712 ; free virtual = 10401

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 22d5b1afb

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.44 . Memory (MB): peak = 2873.695 ; gain = 39.043 ; free physical = 712 ; free virtual = 10401

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 22d5b1afb

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.44 . Memory (MB): peak = 2873.695 ; gain = 39.043 ; free physical = 712 ; free virtual = 10401
Phase 1 Placer Initialization | Checksum: 22d5b1afb

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.45 . Memory (MB): peak = 2873.695 ; gain = 39.043 ; free physical = 712 ; free virtual = 10401

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 2025c343c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.54 . Memory (MB): peak = 2873.695 ; gain = 39.043 ; free physical = 763 ; free virtual = 10452

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 20fb06ed4

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.59 . Memory (MB): peak = 2873.695 ; gain = 39.043 ; free physical = 764 ; free virtual = 10453

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 232ebbab4

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.6 . Memory (MB): peak = 2873.695 ; gain = 39.043 ; free physical = 764 ; free virtual = 10453

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 2e4e33499

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2873.695 ; gain = 39.043 ; free physical = 770 ; free virtual = 10460

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 211852c27

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2873.695 ; gain = 39.043 ; free physical = 770 ; free virtual = 10459

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 9 LUTNM shape to break, 9 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 8, two critical 1, total 9, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 13 nets or LUTs. Breaked 9 LUTs, combined 4 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2873.695 ; gain = 0.000 ; free physical = 769 ; free virtual = 10459

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            9  |              4  |                    13  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            9  |              4  |                    13  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 1b3e9888d

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2873.695 ; gain = 39.043 ; free physical = 769 ; free virtual = 10459
Phase 2.5 Global Place Phase2 | Checksum: 1983d8394

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2873.695 ; gain = 39.043 ; free physical = 769 ; free virtual = 10459
Phase 2 Global Placement | Checksum: 1983d8394

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2873.695 ; gain = 39.043 ; free physical = 769 ; free virtual = 10459

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1d697eb6c

Time (s): cpu = 00:00:09 ; elapsed = 00:00:02 . Memory (MB): peak = 2873.695 ; gain = 39.043 ; free physical = 769 ; free virtual = 10459

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 2168933e6

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2873.695 ; gain = 39.043 ; free physical = 769 ; free virtual = 10459

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1b00451d1

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2873.695 ; gain = 39.043 ; free physical = 769 ; free virtual = 10459

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 20e857a34

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2873.695 ; gain = 39.043 ; free physical = 769 ; free virtual = 10459

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 1e1447a56

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 2873.695 ; gain = 39.043 ; free physical = 758 ; free virtual = 10437

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 15220e020

Time (s): cpu = 00:00:11 ; elapsed = 00:00:03 . Memory (MB): peak = 2873.695 ; gain = 39.043 ; free physical = 758 ; free virtual = 10437

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1443363e6

Time (s): cpu = 00:00:11 ; elapsed = 00:00:03 . Memory (MB): peak = 2873.695 ; gain = 39.043 ; free physical = 758 ; free virtual = 10437

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 15597d14b

Time (s): cpu = 00:00:11 ; elapsed = 00:00:03 . Memory (MB): peak = 2873.695 ; gain = 39.043 ; free physical = 758 ; free virtual = 10437

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 17256b31a

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 2873.695 ; gain = 39.043 ; free physical = 757 ; free virtual = 10436
Phase 3 Detail Placement | Checksum: 17256b31a

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 2873.695 ; gain = 39.043 ; free physical = 757 ; free virtual = 10436

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 17d1d4ab9

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.653 | TNS=-56.063 |
Phase 1 Physical Synthesis Initialization | Checksum: 1632c5a9a

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2873.695 ; gain = 0.000 ; free physical = 757 ; free virtual = 10436
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 1dcdf7bd9

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2873.695 ; gain = 0.000 ; free physical = 757 ; free virtual = 10436
Phase 4.1.1.1 BUFG Insertion | Checksum: 17d1d4ab9

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 2873.695 ; gain = 39.043 ; free physical = 757 ; free virtual = 10435

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.474. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 24efe532b

Time (s): cpu = 00:00:22 ; elapsed = 00:00:13 . Memory (MB): peak = 2873.695 ; gain = 39.043 ; free physical = 760 ; free virtual = 10430

Time (s): cpu = 00:00:22 ; elapsed = 00:00:13 . Memory (MB): peak = 2873.695 ; gain = 39.043 ; free physical = 760 ; free virtual = 10430
Phase 4.1 Post Commit Optimization | Checksum: 24efe532b

Time (s): cpu = 00:00:22 ; elapsed = 00:00:13 . Memory (MB): peak = 2873.695 ; gain = 39.043 ; free physical = 760 ; free virtual = 10430

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 24efe532b

Time (s): cpu = 00:00:22 ; elapsed = 00:00:13 . Memory (MB): peak = 2873.695 ; gain = 39.043 ; free physical = 760 ; free virtual = 10430

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                2x2|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 24efe532b

Time (s): cpu = 00:00:22 ; elapsed = 00:00:13 . Memory (MB): peak = 2873.695 ; gain = 39.043 ; free physical = 760 ; free virtual = 10430
Phase 4.3 Placer Reporting | Checksum: 24efe532b

Time (s): cpu = 00:00:22 ; elapsed = 00:00:13 . Memory (MB): peak = 2873.695 ; gain = 39.043 ; free physical = 760 ; free virtual = 10430

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2873.695 ; gain = 0.000 ; free physical = 760 ; free virtual = 10430

Time (s): cpu = 00:00:22 ; elapsed = 00:00:13 . Memory (MB): peak = 2873.695 ; gain = 39.043 ; free physical = 760 ; free virtual = 10430
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2adc95731

Time (s): cpu = 00:00:22 ; elapsed = 00:00:13 . Memory (MB): peak = 2873.695 ; gain = 39.043 ; free physical = 760 ; free virtual = 10430
Ending Placer Task | Checksum: 222b2f83c

Time (s): cpu = 00:00:22 ; elapsed = 00:00:13 . Memory (MB): peak = 2873.695 ; gain = 39.043 ; free physical = 760 ; free virtual = 10430
72 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:14 . Memory (MB): peak = 2873.695 ; gain = 69.801 ; free physical = 760 ; free virtual = 10430
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file min_motor_lcd_top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2873.695 ; gain = 0.000 ; free physical = 758 ; free virtual = 10429
INFO: [Vivado 12-24828] Executing command : report_utilization -file min_motor_lcd_top_utilization_placed.rpt -pb min_motor_lcd_top_utilization_placed.pb
INFO: [Vivado 12-24828] Executing command : report_io -file min_motor_lcd_top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2873.695 ; gain = 0.000 ; free physical = 744 ; free virtual = 10415
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2873.695 ; gain = 0.000 ; free physical = 744 ; free virtual = 10415
Wrote PlaceDB: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2873.695 ; gain = 0.000 ; free physical = 744 ; free virtual = 10416
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2873.695 ; gain = 0.000 ; free physical = 744 ; free virtual = 10416
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2873.695 ; gain = 0.000 ; free physical = 744 ; free virtual = 10416
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2873.695 ; gain = 0.000 ; free physical = 744 ; free virtual = 10416
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2873.695 ; gain = 0.000 ; free physical = 744 ; free virtual = 10416
Write Physdb Complete: Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2873.695 ; gain = 0.000 ; free physical = 744 ; free virtual = 10416
INFO: [Common 17-1381] The checkpoint '/home/psh/smart_home_project/smart_home/smart_home.runs/impl_1/min_motor_lcd_top_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2873.695 ; gain = 0.000 ; free physical = 719 ; free virtual = 10391
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 0.31s |  WALL: 0.12s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2873.695 ; gain = 0.000 ; free physical = 719 ; free virtual = 10391

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.474 | TNS=-9.729 |
Phase 1 Physical Synthesis Initialization | Checksum: 1faa17940

Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2873.695 ; gain = 0.000 ; free physical = 719 ; free virtual = 10391
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.474 | TNS=-9.729 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 1faa17940

Time (s): cpu = 00:00:00.5 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2873.695 ; gain = 0.000 ; free physical = 719 ; free virtual = 10391

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.474 | TNS=-9.729 |
INFO: [Physopt 32-663] Processed net lcd/cnt_data_reg_n_0_[0].  Re-placed instance lcd/cnt_data_reg[0]
INFO: [Physopt 32-735] Processed net lcd/cnt_data_reg_n_0_[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.474 | TNS=-9.683 |
INFO: [Physopt 32-663] Processed net lcd/cnt_data_reg_n_0_[5].  Re-placed instance lcd/cnt_data_reg[5]
INFO: [Physopt 32-735] Processed net lcd/cnt_data_reg_n_0_[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.474 | TNS=-9.637 |
INFO: [Physopt 32-702] Processed net lcd/cnt_data_reg_n_0_[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net lcd/valid_sysclk_reg[4]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net lcd/valid_sysclk_reg[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.463 | TNS=-10.313 |
INFO: [Physopt 32-702] Processed net lcd/valid_sysclk_reg[4]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net lcd/send_byte/cnt_data[10]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net lcd/send_byte/cnt_data[10]_i_3_n_0. Critical path length was reduced through logic transformation on cell lcd/send_byte/cnt_data[10]_i_3_comp.
INFO: [Physopt 32-735] Processed net lcd/cnt_data[10]_i_12_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.318 | TNS=-6.355 |
INFO: [Physopt 32-702] Processed net lcd/input_password_reg_n_0_[1][0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net lcd/send_byte/input_pos_reg[1]_0[0]. Critical path length was reduced through logic transformation on cell lcd/send_byte/input_password[1][3]_i_1_comp.
INFO: [Physopt 32-735] Processed net lcd/input_password[1][3]_i_7_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.273 | TNS=-5.046 |
INFO: [Physopt 32-663] Processed net lcd/next_state_reg_n_0_[4].  Re-placed instance lcd/next_state_reg[4]
INFO: [Physopt 32-735] Processed net lcd/next_state_reg_n_0_[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.273 | TNS=-4.989 |
INFO: [Physopt 32-663] Processed net lcd/next_state_reg_n_0_[7].  Re-placed instance lcd/next_state_reg[7]
INFO: [Physopt 32-735] Processed net lcd/next_state_reg_n_0_[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.216 | TNS=-4.932 |
INFO: [Physopt 32-702] Processed net lcd/next_state_reg_n_0_[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net lcd/cnt_sysclk_reg[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net lcd/send_byte/E[0]. Critical path length was reduced through logic transformation on cell lcd/send_byte/next_state[7]_i_1_comp.
INFO: [Physopt 32-735] Processed net lcd/keypad/init_flag_reg. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.197 | TNS=-4.348 |
INFO: [Physopt 32-702] Processed net lcd/input_password_reg_n_0_[0][0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net lcd/send_byte/input_pos_reg[0][0]. Critical path length was reduced through logic transformation on cell lcd/send_byte/input_password[0][3]_i_1_comp.
INFO: [Physopt 32-735] Processed net lcd/input_password[1][3]_i_7_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.167 | TNS=-3.526 |
INFO: [Physopt 32-702] Processed net lcd/input_password_reg_n_0_[2][0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net lcd/send_byte/input_pos_reg[1][0]. Critical path length was reduced through logic transformation on cell lcd/send_byte/input_password[2][3]_i_1_comp.
INFO: [Physopt 32-735] Processed net lcd/input_password[1][3]_i_7_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.155 | TNS=-2.833 |
INFO: [Physopt 32-702] Processed net lcd/input_password_reg_n_0_[3][0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net lcd/send_byte/state_reg[2]_0[0]. Critical path length was reduced through logic transformation on cell lcd/send_byte/input_password[3][3]_i_1_comp.
INFO: [Physopt 32-735] Processed net lcd/input_password[1][3]_i_7_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.144 | TNS=-2.212 |
INFO: [Physopt 32-663] Processed net lcd/state_reg_n_0_[4].  Re-placed instance lcd/state_reg[4]
INFO: [Physopt 32-735] Processed net lcd/state_reg_n_0_[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.122 | TNS=-1.748 |
INFO: [Physopt 32-702] Processed net lcd/password_complete_reg_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net lcd/send_byte/password_complete_i_4_n_0.  Re-placed instance lcd/send_byte/password_complete_i_4
INFO: [Physopt 32-735] Processed net lcd/send_byte/password_complete_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.112 | TNS=-1.645 |
INFO: [Physopt 32-663] Processed net lcd/data2[4].  Re-placed instance lcd/send_buffer_reg[0]
INFO: [Physopt 32-735] Processed net lcd/data2[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.097 | TNS=-1.532 |
INFO: [Physopt 32-81] Processed net lcd/wrong_sysclk_reg[0]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net lcd/wrong_sysclk_reg[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.093 | TNS=-1.476 |
INFO: [Physopt 32-702] Processed net lcd/wrong_sysclk_reg[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net lcd/send_byte/state_reg[6][0]. Critical path length was reduced through logic transformation on cell lcd/send_byte/cnt_data[10]_i_1_comp.
INFO: [Physopt 32-735] Processed net lcd/cnt_data[10]_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.086 | TNS=-0.771 |
INFO: [Physopt 32-702] Processed net lcd/send_byte/next_state[7]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net lcd/send_byte/next_state[7]_i_3_n_0. Critical path length was reduced through logic transformation on cell lcd/send_byte/next_state[7]_i_3_comp.
INFO: [Physopt 32-735] Processed net lcd/send_byte/next_state[7]_i_10_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.033 | TNS=-0.344 |
INFO: [Physopt 32-663] Processed net lcd/state_reg_n_0_[3].  Re-placed instance lcd/state_reg[3]
INFO: [Physopt 32-735] Processed net lcd/state_reg_n_0_[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.020 | TNS=-0.192 |
INFO: [Physopt 32-663] Processed net lcd/data2[6].  Re-placed instance lcd/send_buffer_reg[2]
INFO: [Physopt 32-735] Processed net lcd/data2[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.020 | TNS=-0.172 |
INFO: [Physopt 32-663] Processed net lcd/data2[7].  Re-placed instance lcd/send_buffer_reg[3]
INFO: [Physopt 32-735] Processed net lcd/data2[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.020 | TNS=-0.152 |
INFO: [Physopt 32-663] Processed net lcd/send_buffer_reg_n_0_[6].  Re-placed instance lcd/send_buffer_reg[6]
INFO: [Physopt 32-735] Processed net lcd/send_buffer_reg_n_0_[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.016 | TNS=-0.131 |
INFO: [Physopt 32-710] Processed net lcd/send_byte/password_complete_reg. Critical path length was reduced through logic transformation on cell lcd/send_byte/password_comp_2.
INFO: [Physopt 32-735] Processed net lcd/send_byte/password_complete_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.014 | TNS=-0.115 |
INFO: [Physopt 32-663] Processed net lcd/state_reg_n_0_[7].  Re-placed instance lcd/state_reg[7]
INFO: [Physopt 32-735] Processed net lcd/state_reg_n_0_[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.006 | TNS=-0.051 |
INFO: [Physopt 32-81] Processed net lcd/state_reg_n_0_[4]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net lcd/state_reg_n_0_[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.004 | TNS=-0.035 |
INFO: [Physopt 32-663] Processed net lcd/state_reg_n_0_[7].  Re-placed instance lcd/state_reg[7]
INFO: [Physopt 32-735] Processed net lcd/state_reg_n_0_[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.003 | TNS=-0.027 |
INFO: [Physopt 32-81] Processed net lcd/state_reg_n_0_[7]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net lcd/state_reg_n_0_[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.007 | TNS=0.000 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.007 | TNS=0.000 |
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2873.695 ; gain = 0.000 ; free physical = 696 ; free virtual = 10376
Phase 3 Critical Path Optimization | Checksum: 1faa17940

Time (s): cpu = 00:00:21 ; elapsed = 00:00:04 . Memory (MB): peak = 2873.695 ; gain = 0.000 ; free physical = 696 ; free virtual = 10376

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.007 | TNS=0.000 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.007 | TNS=0.000 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2873.695 ; gain = 0.000 ; free physical = 696 ; free virtual = 10376
Phase 4 Critical Path Optimization | Checksum: 1faa17940

Time (s): cpu = 00:00:21 ; elapsed = 00:00:04 . Memory (MB): peak = 2873.695 ; gain = 0.000 ; free physical = 696 ; free virtual = 10376
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2873.695 ; gain = 0.000 ; free physical = 696 ; free virtual = 10376
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=0.007 | TNS=0.000 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.481  |          9.729  |            4  |              0  |                    26  |           0  |           2  |  00:00:04  |
|  Total          |          0.481  |          9.729  |            4  |              0  |                    26  |           0  |           3  |  00:00:04  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2873.695 ; gain = 0.000 ; free physical = 696 ; free virtual = 10376
Ending Physical Synthesis Task | Checksum: 27ef47b18

Time (s): cpu = 00:00:21 ; elapsed = 00:00:04 . Memory (MB): peak = 2873.695 ; gain = 0.000 ; free physical = 696 ; free virtual = 10376
INFO: [Common 17-83] Releasing license: Implementation
181 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2873.695 ; gain = 0.000 ; free physical = 696 ; free virtual = 10376
Wrote PlaceDB: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2873.695 ; gain = 0.000 ; free physical = 690 ; free virtual = 10371
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2873.695 ; gain = 0.000 ; free physical = 690 ; free virtual = 10371
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2873.695 ; gain = 0.000 ; free physical = 690 ; free virtual = 10371
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2873.695 ; gain = 0.000 ; free physical = 690 ; free virtual = 10371
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2873.695 ; gain = 0.000 ; free physical = 690 ; free virtual = 10372
Write Physdb Complete: Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2873.695 ; gain = 0.000 ; free physical = 690 ; free virtual = 10372
INFO: [Common 17-1381] The checkpoint '/home/psh/smart_home_project/smart_home/smart_home.runs/impl_1/min_motor_lcd_top_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 43d63892 ConstDB: 0 ShapeSum: c740e31f RouteDB: a0815c57
Post Restoration Checksum: NetGraph: f62ba61c | NumContArr: 8b6694 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 27c0901ea

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 2966.188 ; gain = 0.000 ; free physical = 566 ; free virtual = 10241

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 27c0901ea

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 2966.188 ; gain = 0.000 ; free physical = 566 ; free virtual = 10241

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 27c0901ea

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 2966.188 ; gain = 0.000 ; free physical = 567 ; free virtual = 10242
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 2670f5198

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2991.188 ; gain = 25.000 ; free physical = 544 ; free virtual = 10220
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.025  | TNS=0.000  | WHS=-0.144 | THS=-5.429 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 911
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 911
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 32cb9d2db

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2991.188 ; gain = 25.000 ; free physical = 543 ; free virtual = 10218

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 32cb9d2db

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2991.188 ; gain = 25.000 ; free physical = 543 ; free virtual = 10218

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 2b3a359f1

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2991.188 ; gain = 25.000 ; free physical = 543 ; free virtual = 10218
Phase 4 Initial Routing | Checksum: 2b3a359f1

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2991.188 ; gain = 25.000 ; free physical = 543 ; free virtual = 10218
INFO: [Route 35-580] Design has 2 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+====================+===================+========================+
| Launch Setup Clock | Launch Hold Clock | Pin                    |
+====================+===================+========================+
| sys_clk_pin        | sys_clk_pin       | lcd/input_pos_reg[1]/D |
| sys_clk_pin        | sys_clk_pin       | lcd/count_clk_e_reg/D  |
+--------------------+-------------------+------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 204
 Number of Nodes with overlaps = 100
 Number of Nodes with overlaps = 60
 Number of Nodes with overlaps = 31
 Number of Nodes with overlaps = 19
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.069 | TNS=-0.712 | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 24896542c

Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 3007.188 ; gain = 41.000 ; free physical = 534 ; free virtual = 10209

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 53
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.076 | TNS=-0.367 | WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 24eaa5814

Time (s): cpu = 00:00:27 ; elapsed = 00:00:21 . Memory (MB): peak = 3007.188 ; gain = 41.000 ; free physical = 535 ; free virtual = 10208
Phase 5 Rip-up And Reroute | Checksum: 24eaa5814

Time (s): cpu = 00:00:27 ; elapsed = 00:00:21 . Memory (MB): peak = 3007.188 ; gain = 41.000 ; free physical = 535 ; free virtual = 10208

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 26d41c7d2

Time (s): cpu = 00:00:27 ; elapsed = 00:00:21 . Memory (MB): peak = 3007.188 ; gain = 41.000 ; free physical = 535 ; free virtual = 10208
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.011  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 6.1 Delay CleanUp | Checksum: 26d41c7d2

Time (s): cpu = 00:00:27 ; elapsed = 00:00:21 . Memory (MB): peak = 3007.188 ; gain = 41.000 ; free physical = 535 ; free virtual = 10208

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 26d41c7d2

Time (s): cpu = 00:00:27 ; elapsed = 00:00:21 . Memory (MB): peak = 3007.188 ; gain = 41.000 ; free physical = 535 ; free virtual = 10208
Phase 6 Delay and Skew Optimization | Checksum: 26d41c7d2

Time (s): cpu = 00:00:27 ; elapsed = 00:00:21 . Memory (MB): peak = 3007.188 ; gain = 41.000 ; free physical = 535 ; free virtual = 10208

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.011  | TNS=0.000  | WHS=0.117  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 281391852

Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 3007.188 ; gain = 41.000 ; free physical = 535 ; free virtual = 10208
Phase 7 Post Hold Fix | Checksum: 281391852

Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 3007.188 ; gain = 41.000 ; free physical = 535 ; free virtual = 10208

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.267241 %
  Global Horizontal Routing Utilization  = 0.243363 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 281391852

Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 3007.188 ; gain = 41.000 ; free physical = 535 ; free virtual = 10208

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 281391852

Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 3007.188 ; gain = 41.000 ; free physical = 535 ; free virtual = 10208

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 283ebf0c3

Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 3007.188 ; gain = 41.000 ; free physical = 535 ; free virtual = 10208

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 283ebf0c3

Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 3007.188 ; gain = 41.000 ; free physical = 535 ; free virtual = 10208

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.011  | TNS=0.000  | WHS=0.117  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 12 Post Router Timing | Checksum: 283ebf0c3

Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 3007.188 ; gain = 41.000 ; free physical = 535 ; free virtual = 10208
Total Elapsed time in route_design: 21.63 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 1995b798f

Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 3007.188 ; gain = 41.000 ; free physical = 535 ; free virtual = 10208
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 1995b798f

Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 3007.188 ; gain = 41.000 ; free physical = 535 ; free virtual = 10208

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
198 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:22 . Memory (MB): peak = 3007.188 ; gain = 133.492 ; free physical = 535 ; free virtual = 10208
INFO: [Vivado 12-24828] Executing command : report_drc -file min_motor_lcd_top_drc_routed.rpt -pb min_motor_lcd_top_drc_routed.pb -rpx min_motor_lcd_top_drc_routed.rpx
Command: report_drc -file min_motor_lcd_top_drc_routed.rpt -pb min_motor_lcd_top_drc_routed.pb -rpx min_motor_lcd_top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/psh/smart_home_project/smart_home/smart_home.runs/impl_1/min_motor_lcd_top_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file min_motor_lcd_top_methodology_drc_routed.rpt -pb min_motor_lcd_top_methodology_drc_routed.pb -rpx min_motor_lcd_top_methodology_drc_routed.rpx
Command: report_methodology -file min_motor_lcd_top_methodology_drc_routed.rpt -pb min_motor_lcd_top_methodology_drc_routed.pb -rpx min_motor_lcd_top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/psh/smart_home_project/smart_home/smart_home.runs/impl_1/min_motor_lcd_top_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file min_motor_lcd_top_timing_summary_routed.rpt -pb min_motor_lcd_top_timing_summary_routed.pb -rpx min_motor_lcd_top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24838] Running report commands "report_bus_skew, report_incremental_reuse, report_route_status" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_route_status -file min_motor_lcd_top_route_status.rpt -pb min_motor_lcd_top_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file min_motor_lcd_top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file min_motor_lcd_top_bus_skew_routed.rpt -pb min_motor_lcd_top_bus_skew_routed.pb -rpx min_motor_lcd_top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24828] Executing command : report_power -file min_motor_lcd_top_power_routed.rpt -pb min_motor_lcd_top_power_summary_routed.pb -rpx min_motor_lcd_top_power_routed.rpx
Command: report_power -file min_motor_lcd_top_power_routed.rpt -pb min_motor_lcd_top_power_summary_routed.pb -rpx min_motor_lcd_top_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
218 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file min_motor_lcd_top_clock_utilization_routed.rpt
generate_parallel_reports: Time (s): cpu = 00:00:25 ; elapsed = 00:00:06 . Memory (MB): peak = 3171.664 ; gain = 164.477 ; free physical = 382 ; free virtual = 10073
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3171.664 ; gain = 0.000 ; free physical = 382 ; free virtual = 10073
Wrote PlaceDB: Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3171.664 ; gain = 0.000 ; free physical = 381 ; free virtual = 10073
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3171.664 ; gain = 0.000 ; free physical = 381 ; free virtual = 10073
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3171.664 ; gain = 0.000 ; free physical = 381 ; free virtual = 10074
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3171.664 ; gain = 0.000 ; free physical = 381 ; free virtual = 10074
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3171.664 ; gain = 0.000 ; free physical = 381 ; free virtual = 10074
Write Physdb Complete: Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.1 . Memory (MB): peak = 3171.664 ; gain = 0.000 ; free physical = 381 ; free virtual = 10074
INFO: [Common 17-1381] The checkpoint '/home/psh/smart_home_project/smart_home/smart_home.runs/impl_1/min_motor_lcd_top_routed.dcp' has been generated.
Command: write_bitstream -force min_motor_lcd_top.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 14469824 bits.
Writing bitstream ./min_motor_lcd_top.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
230 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 3389.750 ; gain = 218.086 ; free physical = 290 ; free virtual = 9862
INFO: [Common 17-206] Exiting Vivado at Wed Aug 27 14:39:27 2025...
