2d557d3abafb ("drm/i915: pass dev_priv explicitly to PIPE_LINK_N2")
04f657cf6677 ("drm/i915: pass dev_priv explicitly to PIPE_LINK_M2")
0b406cc99329 ("drm/i915: pass dev_priv explicitly to PIPE_LINK_N1")
3c461986e8ab ("drm/i915: pass dev_priv explicitly to PIPE_LINK_M1")
9ffd21103d06 ("drm/i915: pass dev_priv explicitly to PIPE_DATA_N2")
ddbdeb6c591e ("drm/i915: pass dev_priv explicitly to PIPE_DATA_M2")
12967c4f2170 ("drm/i915: pass dev_priv explicitly to PIPE_DATA_N1")
5702d5d4125a ("drm/i915: pass dev_priv explicitly to PIPE_DATA_M1")
8925350cd351 ("drm/i915: pass dev_priv explicitly to TRANS_VSYNCSHIFT")
d96fdbf04cec ("drm/i915: pass dev_priv explicitly to BCLRPAT")
9cacbd237f51 ("drm/i915: pass dev_priv explicitly to TRANS_VSYNC")
45f103933586 ("drm/i915: pass dev_priv explicitly to TRANS_VBLANK")
b3e773f6d5b1 ("drm/i915: pass dev_priv explicitly to TRANS_VTOTAL")
9b2db3bbc7b5 ("drm/i915: pass dev_priv explicitly to TRANS_HSYNC")
7d8ee7886599 ("drm/i915: pass dev_priv explicitly to TRANS_HBLANK")
e5799743ee06 ("drm/i915: pass dev_priv explicitly to TRANS_HTOTAL")
407569ff7909 ("drm/i915: pass dev_priv to _MMIO_PIPE2, _MMIO_TRANS2, _MMIO_CURSOR2")
e8cd188e91bb ("drm/i915/display: Compute vrr_vsync params")
12ea89291603 ("drm/i915/dp: Add Read/Write support for Adaptive Sync SDP")
