# UART_Verilog_Simulation
 
Environment: Simulator Sysnopsys VCS in EDAplayground

Simple UART communication simulation - write to learn UART protocol

![UART_TX_RX](./Figure/UART_Block.png)

![Test](./Figure/Design_Test.png)

![FSM_Tx](./Figure/FSM_Transmitter.png)

![FSM_Rx](./Figure/FSM_Receiver.png)

![Test_Tx](./Figure/simulate.png)

![Test_Rx](./Figure/simulate_rx.png)

