create_project fsref . -part xc7z020clg400-1
set_property simulator_language Verilog [current_project]
