=== Simulation ===
CPU 0 runs ./caras/PGC/traces/400.perlbench-41B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.365 instructions: 500000001 cycles: 366297192
CPU 0 Branch Prediction Accuracy: 98.92% MPKI: 2.247 Average ROB Occupancy at Mispredict: 173.2
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.01064
BRANCH_INDIRECT: 0.335
BRANCH_CONDITIONAL: 1.724
BRANCH_DIRECT_CALL: 0.005272
BRANCH_INDIRECT_CALL: 0.1651
BRANCH_RETURN: 0.006996

cpu0->cpu0_STLB TOTAL        ACCESS:     353278 HIT:     345693 MISS:       7585 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     353278 HIT:     345693 MISS:       7585 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 377.8 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     775420 HIT:     523466 MISS:     251954 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     656008 HIT:     437872 MISS:     218136 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:      29574 HIT:      11257 MISS:      18317 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:      75646 HIT:      74142 MISS:       1504 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      14192 HIT:        195 MISS:      13997 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 153.7 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   45399600 HIT:   44967516 MISS:     432084 MSHR_MERGE:      56818
cpu0->cpu0_L1I LOAD         ACCESS:   45399600 HIT:   44967516 MISS:     432084 MSHR_MERGE:      56818
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 10.41 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:  128852883 HIT:  128377462 MISS:     475421 MSHR_MERGE:     150913
cpu0->cpu0_L1D LOAD         ACCESS:   61155583 HIT:   60828538 MISS:     327045 MSHR_MERGE:      46303
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   67681618 HIT:   67547449 MISS:     134169 MSHR_MERGE:     104595
cpu0->cpu0_L1D TRANSLATION  ACCESS:      15682 HIT:       1475 MISS:      14207 MSHR_MERGE:         15
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 122 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   39417059 HIT:   39389803 MISS:      27256 MSHR_MERGE:      14715
cpu0->cpu0_ITLB LOAD         ACCESS:   39417059 HIT:   39389803 MISS:      27256 MSHR_MERGE:      14715
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 9.616 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:  120792367 HIT:  120374967 MISS:     417400 MSHR_MERGE:      76663
cpu0->cpu0_DTLB LOAD         ACCESS:  120792367 HIT:  120374967 MISS:     417400 MSHR_MERGE:      76663
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 12.23 cycles
cpu0->LLC TOTAL        ACCESS:     297639 HIT:      94434 MISS:     203205 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     218136 HIT:      41346 MISS:     176790 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      18317 HIT:       6208 MISS:      12109 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:      47189 HIT:      46369 MISS:        820 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      13997 HIT:        511 MISS:      13486 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 174.8 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       2678
  ROW_BUFFER_MISS:     199705
  AVG DBUS CONGESTED CYCLE: 20.43
Channel 0 WQ ROW_BUFFER_HIT:      10825
  ROW_BUFFER_MISS:      22423
  FULL:          0
Channel 0 REFRESHES ISSUED:      30525