architecture          	circuit        	vpr_revision 	vpr_exit_status_min_W	vpr_exit_status_relaxed_W	num_pre_packed_nets	num_pre_packed_blocks	num_post_packed_nets	num_post_packed_blocks	device_width	device_height	num_clb	num_io	num_outputs	num_memories	num_mult	placed_wirelength	placed_CPD	placed_setup_TNS	placed_setup_WNS	min_W	min_W_routed_wirelength	min_W_route_success_iteration	min_W_CPD	min_W_setup_TNS	min_W_setup_WNS	min_W_logic_area_total	min_W_logic_area_used	min_W_routing_area_total	min_W_routing_area_per_tile	relaxed_W_routed_wirelength	relaxed_W_route_success_iteration	relaxed_W_CPD	relaxed_W_setup_TNS	relaxed_W_setup_WNS	relaxed_W_logic_area_total	relaxed_W_logic_area_used	relaxed_W_routing_area_total	relaxed_W_routing_area_per_tile	total_power	routing_power_perc	clock_power_perc	tile_power_perc	pack_time	place_time	min_W_route_time	relaxed_W_route_time	max_vpr_mem	max_odin_mem	max_abc_mem
k6_N10_mem32K_40nm.xml	stereovision3.v	fa807fd-dirty	0                    	                         	293                	323                  	129                 	61                    	5           	5            	20     	11    	30         	0           	0       	515              	2.58252   	-162.381        	-2.58252        	     	                       	                             	         	               	               	                      	                     	                        	                           	                           	                                 	             	                   	                   	                          	                         	                            	                               	           	                  	                	               	0.15149  	0.227122  	                	                    	45844      	6028        	25280      
