m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/alber/OneDrive/Documentos/GitHub/Diseno_SoC_minimo_reproductor_audio/software/timer_display/obj/default/runtime/sim/mentor
vtimer_display_mm_interconnect_0_router_001
Z1 DXx6 sv_std 3 std 0 22 AD7iAPLo6nTIKk<N0eo=D3
Z2 !s110 1764122449
!i10b 1
!s100 on0_4>TRiI^R9PJS;EHKC3
I>kaCB=3^UW^@Je<@9`EZN1
Z3 VDg1SIo80bB@j0V0VzS_@n1
Z4 !s105 timer_display_mm_interconnect_0_router_001_sv_unit
S1
R0
Z5 w1764121411
Z6 8C:/Users/alber/OneDrive/Documentos/GitHub/Diseno_SoC_minimo_reproductor_audio/timer_display/testbench/timer_display_tb/simulation/submodules/timer_display_mm_interconnect_0_router_001.sv
Z7 FC:/Users/alber/OneDrive/Documentos/GitHub/Diseno_SoC_minimo_reproductor_audio/timer_display/testbench/timer_display_tb/simulation/submodules/timer_display_mm_interconnect_0_router_001.sv
L0 84
Z8 OV;L;10.5b;63
r1
!s85 0
31
Z9 !s108 1764122448.000000
Z10 !s107 C:/Users/alber/OneDrive/Documentos/GitHub/Diseno_SoC_minimo_reproductor_audio/timer_display/testbench/timer_display_tb/simulation/submodules/timer_display_mm_interconnect_0_router_001.sv|
Z11 !s90 -reportprogress|300|-sv|C:/Users/alber/OneDrive/Documentos/GitHub/Diseno_SoC_minimo_reproductor_audio/timer_display/testbench/timer_display_tb/simulation/submodules/timer_display_mm_interconnect_0_router_001.sv|-L|altera_common_sv_packages|-work|router_001|
!i113 1
Z12 o-sv -L altera_common_sv_packages -work router_001
Z13 tCvgOpt 0
vtimer_display_mm_interconnect_0_router_001_default_decode
R1
R2
!i10b 1
!s100 h302F<dMX]b^ZB[W@cBL`2
IH;N4Ja=klH<@:CmK];KMX0
R3
R4
S1
R0
R5
R6
R7
L0 45
R8
r1
!s85 0
31
R9
R10
R11
!i113 1
R12
R13
