INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Fetch/Lab_3.sim/sim_1/synth/timing/xsim/InstructionFetchTB_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionFetch
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-311] analyzing module glbl
