# xilinix-vhdl
## 1-Half Adder
<img src="https://user-images.githubusercontent.com/69118634/107031640-94f06c00-67c3-11eb-9b5c-24d853222517.png" width="90%"></img> 

## 2-Full Adder
<img src="https://user-images.githubusercontent.com/69118634/107033559-89eb0b00-67c6-11eb-9233-4f56c450c50b.png" width="45%"></img> <img src="https://user-images.githubusercontent.com/69118634/107033575-8e172880-67c6-11eb-9a25-a2dd54847cb2.png" width="45%"></img> 

## 3-4 Bit Adder
<img src="https://user-images.githubusercontent.com/69118634/107610546-e7fa7100-6c52-11eb-9b20-a2635d6e6b00.png" width="80%"></img> 

## 4-4 Bit Comparator
<img src="https://user-images.githubusercontent.com/69118634/108509510-61870480-72ce-11eb-94c9-e247ef83f1b7.jpg" width="80%"></img> 

## 5-2x4 Decoder
<img src="https://user-images.githubusercontent.com/69118634/108512993-03105500-72d3-11eb-98a9-540b8062350e.jpg" width="80%"></img> 
