module wideexpr_00458(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = 1'sb1;
  assign y1 = (s0)!=({3{(ctrl[1]?-((ctrl[1]?4'sb0011:s6)):+((3'sb000)>>>(1'b0)))}});
  assign y2 = 4'sb1001;
  assign y3 = (ctrl[0]?((+((ctrl[7]?($signed(2'sb11))==((ctrl[1]?3'sb111:s3)):1'b1)))==(((ctrl[3]?(5'sb00100)^~((ctrl[5]?5'sb01101:5'sb10000)):5'sb01110))<<($signed(u0))))|(u6):($unsigned(s3))|(1'sb0));
  assign y4 = {2{$unsigned({-((((1'sb0)&(s0))+((ctrl[0]?s0:s1)))&($signed($unsigned(1'sb1)))),(3'sb111)<<({3{+((s5)>>>(s0))}})})}};
  assign y5 = s6;
  assign y6 = +((ctrl[1]?$signed(((s3)>=((ctrl[2]?$signed(((4'sb0101)>>>(2'b01))<<(|(u0))):$signed({{3'sb011,s2}}))))>((((s3)<<($signed(6'sb100010)))!=((((4'sb0000)>>>(s3))+((s6)>=(s7)))>((ctrl[2]?!(s7):^(6'sb011010)))))>(s7))):$signed((-(3'sb001))!=(s0))));
  assign y7 = 4'sb1111;
endmodule
