<stg><name>master_ip</name>


<trans_list>

<trans id="211" from="1" to="2">
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="212" from="2" to="3">
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="213" from="3" to="4">
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="214" from="4" to="5">
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="215" from="5" to="6">
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="216" from="6" to="7">
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="217" from="7" to="8">
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="218" from="8" to="9">
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="219" from="9" to="10">
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="220" from="10" to="11">
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="221" from="11" to="12">
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="222" from="12" to="13">
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="223" from="13" to="14">
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="224" from="14" to="15">
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="225" from="15" to="16">
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="226" from="16" to="17">
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="227" from="17" to="18">
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="228" from="18" to="19">
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="229" from="19" to="20">
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="230" from="20" to="21">
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="231" from="21" to="22">
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="232" from="22" to="23">
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="233" from="23" to="24">
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="234" from="24" to="25">
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="235" from="25" to="26">
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="236" from="26" to="27">
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="237" from="27" to="28">
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="238" from="28" to="29">
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="239" from="29" to="30">
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="240" from="30" to="31">
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="241" from="31" to="32">
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="242" from="32" to="33">
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="243" from="33" to="34">
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="244" from="34" to="35">
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="245" from="35" to="36">
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="246" from="36" to="37">
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="247" from="37" to="38">
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="44" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:11  %uart1_V_read = call i1 @_ssdm_op_Read.ap_none.i1P(i1* %uart1_V)

]]></node>
<StgValue><ssdm name="uart1_V_read"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="45" bw="8" op_0_bw="8">
<![CDATA[
_ifconv:12  %signal1_ck_a_V_load = load i8* @signal1_ck_a_V, align 1

]]></node>
<StgValue><ssdm name="signal1_ck_a_V_load"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="46" bw="8" op_0_bw="8">
<![CDATA[
_ifconv:13  %signal1_ck_b_V_load = load i8* @signal1_ck_b_V, align 1

]]></node>
<StgValue><ssdm name="signal1_ck_b_V_load"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="47" bw="8" op_0_bw="8">
<![CDATA[
_ifconv:14  %signal1_current_out_byte_V_loa = load i8* @signal1_current_out_byte_V, align 1

]]></node>
<StgValue><ssdm name="signal1_current_out_byte_V_loa"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="48" bw="6" op_0_bw="6">
<![CDATA[
_ifconv:15  %signal1_gnss_state_V_load = load i6* @signal1_gnss_state_V, align 1

]]></node>
<StgValue><ssdm name="signal1_gnss_state_V_load"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="49" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:16  %coordinates1_0_load = load i32* @coordinates1_0, align 4

]]></node>
<StgValue><ssdm name="coordinates1_0_load"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="50" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:17  %coordinates1_1_load = load i32* @coordinates1_1, align 4

]]></node>
<StgValue><ssdm name="coordinates1_1_load"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="51" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:18  %coordinates1_2_load = load i32* @coordinates1_2, align 4

]]></node>
<StgValue><ssdm name="coordinates1_2_load"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="52" bw="126" op_0_bw="126" op_1_bw="16" op_2_bw="1" op_3_bw="4" op_4_bw="8" op_5_bw="8" op_6_bw="6" op_7_bw="8" op_8_bw="8" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="1" op_13_bw="32" op_14_bw="32" op_15_bw="32">
<![CDATA[
_ifconv:19  %call_ret = call fastcc { i8, i8, i8, i6, i32, i32, i32 } @master_ip_mainFunction(i16* @signal1_count_V, i1* @signal1_previous_input_V, i4* @signal1_uart_state_V, i8* @signal1_next_out_byte_V, i8 %signal1_current_out_byte_V_loa, i6 %signal1_gnss_state_V_load, i8 %signal1_ck_a_V_load, i8 %signal1_ck_b_V_load, i32* @signal1_tempCoordinates_0, i32* @signal1_tempCoordinates_1, i32* @signal1_tempCoordinates_2, i1 %uart1_V_read, i32 %coordinates1_0_load, i32 %coordinates1_1_load, i32 %coordinates1_2_load)

]]></node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="48" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="52" bw="126" op_0_bw="126" op_1_bw="16" op_2_bw="1" op_3_bw="4" op_4_bw="8" op_5_bw="8" op_6_bw="6" op_7_bw="8" op_8_bw="8" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="1" op_13_bw="32" op_14_bw="32" op_15_bw="32">
<![CDATA[
_ifconv:19  %call_ret = call fastcc { i8, i8, i8, i6, i32, i32, i32 } @master_ip_mainFunction(i16* @signal1_count_V, i1* @signal1_previous_input_V, i4* @signal1_uart_state_V, i8* @signal1_next_out_byte_V, i8 %signal1_current_out_byte_V_loa, i6 %signal1_gnss_state_V_load, i8 %signal1_ck_a_V_load, i8 %signal1_ck_b_V_load, i32* @signal1_tempCoordinates_0, i32* @signal1_tempCoordinates_1, i32* @signal1_tempCoordinates_2, i1 %uart1_V_read, i32 %coordinates1_0_load, i32 %coordinates1_1_load, i32 %coordinates1_2_load)

]]></node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="53" bw="8" op_0_bw="126">
<![CDATA[
_ifconv:20  %newret = extractvalue { i8, i8, i8, i6, i32, i32, i32 } %call_ret, 0

]]></node>
<StgValue><ssdm name="newret"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="54" bw="8" op_0_bw="126">
<![CDATA[
_ifconv:21  %newret4 = extractvalue { i8, i8, i8, i6, i32, i32, i32 } %call_ret, 1

]]></node>
<StgValue><ssdm name="newret4"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="55" bw="8" op_0_bw="126">
<![CDATA[
_ifconv:22  %newret5 = extractvalue { i8, i8, i8, i6, i32, i32, i32 } %call_ret, 2

]]></node>
<StgValue><ssdm name="newret5"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="56" bw="6" op_0_bw="126">
<![CDATA[
_ifconv:23  %newret6 = extractvalue { i8, i8, i8, i6, i32, i32, i32 } %call_ret, 3

]]></node>
<StgValue><ssdm name="newret6"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="57" bw="32" op_0_bw="126">
<![CDATA[
_ifconv:24  %newret7 = extractvalue { i8, i8, i8, i6, i32, i32, i32 } %call_ret, 4

]]></node>
<StgValue><ssdm name="newret7"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="58" bw="32" op_0_bw="126">
<![CDATA[
_ifconv:25  %newret8 = extractvalue { i8, i8, i8, i6, i32, i32, i32 } %call_ret, 5

]]></node>
<StgValue><ssdm name="newret8"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="59" bw="32" op_0_bw="126">
<![CDATA[
_ifconv:26  %newret9 = extractvalue { i8, i8, i8, i6, i32, i32, i32 } %call_ret, 6

]]></node>
<StgValue><ssdm name="newret9"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="60" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:27  store i32 %newret7, i32* @coordinates1_0, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="61" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:28  store i32 %newret8, i32* @coordinates1_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="62" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:29  store i32 %newret9, i32* @coordinates1_2, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="63" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:30  store i8 %newret5, i8* @signal1_current_out_byte_V, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="64" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv:31  store i6 %newret6, i6* @signal1_gnss_state_V, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="65" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:32  store i8 %newret, i8* @signal1_ck_a_V, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="66" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:33  store i8 %newret4, i8* @signal1_ck_b_V, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="67" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:34  %uart2_V_read = call i1 @_ssdm_op_Read.ap_none.i1P(i1* %uart2_V)

]]></node>
<StgValue><ssdm name="uart2_V_read"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="68" bw="8" op_0_bw="8">
<![CDATA[
_ifconv:35  %signal2_ck_a_V_load = load i8* @signal2_ck_a_V, align 1

]]></node>
<StgValue><ssdm name="signal2_ck_a_V_load"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="69" bw="8" op_0_bw="8">
<![CDATA[
_ifconv:36  %signal2_ck_b_V_load = load i8* @signal2_ck_b_V, align 1

]]></node>
<StgValue><ssdm name="signal2_ck_b_V_load"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="70" bw="8" op_0_bw="8">
<![CDATA[
_ifconv:37  %signal2_current_out_byte_V_loa = load i8* @signal2_current_out_byte_V, align 1

]]></node>
<StgValue><ssdm name="signal2_current_out_byte_V_loa"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="71" bw="6" op_0_bw="6">
<![CDATA[
_ifconv:38  %signal2_gnss_state_V_load = load i6* @signal2_gnss_state_V, align 1

]]></node>
<StgValue><ssdm name="signal2_gnss_state_V_load"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="72" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:39  %coordinates2_0_load = load i32* @coordinates2_0, align 4

]]></node>
<StgValue><ssdm name="coordinates2_0_load"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="73" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:40  %coordinates2_1_load = load i32* @coordinates2_1, align 4

]]></node>
<StgValue><ssdm name="coordinates2_1_load"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="74" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:41  %coordinates2_2_load = load i32* @coordinates2_2, align 4

]]></node>
<StgValue><ssdm name="coordinates2_2_load"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="75" bw="126" op_0_bw="126" op_1_bw="16" op_2_bw="1" op_3_bw="4" op_4_bw="8" op_5_bw="8" op_6_bw="6" op_7_bw="8" op_8_bw="8" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="1" op_13_bw="32" op_14_bw="32" op_15_bw="32">
<![CDATA[
_ifconv:42  %call_ret1 = call fastcc { i8, i8, i8, i6, i32, i32, i32 } @master_ip_mainFunction(i16* @signal2_count_V, i1* @signal2_previous_input_V, i4* @signal2_uart_state_V, i8* @signal2_next_out_byte_V, i8 %signal2_current_out_byte_V_loa, i6 %signal2_gnss_state_V_load, i8 %signal2_ck_a_V_load, i8 %signal2_ck_b_V_load, i32* @signal2_tempCoordinates_0, i32* @signal2_tempCoordinates_1, i32* @signal2_tempCoordinates_2, i1 %uart2_V_read, i32 %coordinates2_0_load, i32 %coordinates2_1_load, i32 %coordinates2_2_load)

]]></node>
<StgValue><ssdm name="call_ret1"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="72" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="75" bw="126" op_0_bw="126" op_1_bw="16" op_2_bw="1" op_3_bw="4" op_4_bw="8" op_5_bw="8" op_6_bw="6" op_7_bw="8" op_8_bw="8" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="1" op_13_bw="32" op_14_bw="32" op_15_bw="32">
<![CDATA[
_ifconv:42  %call_ret1 = call fastcc { i8, i8, i8, i6, i32, i32, i32 } @master_ip_mainFunction(i16* @signal2_count_V, i1* @signal2_previous_input_V, i4* @signal2_uart_state_V, i8* @signal2_next_out_byte_V, i8 %signal2_current_out_byte_V_loa, i6 %signal2_gnss_state_V_load, i8 %signal2_ck_a_V_load, i8 %signal2_ck_b_V_load, i32* @signal2_tempCoordinates_0, i32* @signal2_tempCoordinates_1, i32* @signal2_tempCoordinates_2, i1 %uart2_V_read, i32 %coordinates2_0_load, i32 %coordinates2_1_load, i32 %coordinates2_2_load)

]]></node>
<StgValue><ssdm name="call_ret1"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="76" bw="8" op_0_bw="126">
<![CDATA[
_ifconv:43  %newret1 = extractvalue { i8, i8, i8, i6, i32, i32, i32 } %call_ret1, 0

]]></node>
<StgValue><ssdm name="newret1"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="77" bw="8" op_0_bw="126">
<![CDATA[
_ifconv:44  %newret2 = extractvalue { i8, i8, i8, i6, i32, i32, i32 } %call_ret1, 1

]]></node>
<StgValue><ssdm name="newret2"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="78" bw="8" op_0_bw="126">
<![CDATA[
_ifconv:45  %newret3 = extractvalue { i8, i8, i8, i6, i32, i32, i32 } %call_ret1, 2

]]></node>
<StgValue><ssdm name="newret3"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="79" bw="6" op_0_bw="126">
<![CDATA[
_ifconv:46  %newret10 = extractvalue { i8, i8, i8, i6, i32, i32, i32 } %call_ret1, 3

]]></node>
<StgValue><ssdm name="newret10"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="80" bw="32" op_0_bw="126">
<![CDATA[
_ifconv:47  %newret11 = extractvalue { i8, i8, i8, i6, i32, i32, i32 } %call_ret1, 4

]]></node>
<StgValue><ssdm name="newret11"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="81" bw="32" op_0_bw="126">
<![CDATA[
_ifconv:48  %newret12 = extractvalue { i8, i8, i8, i6, i32, i32, i32 } %call_ret1, 5

]]></node>
<StgValue><ssdm name="newret12"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="82" bw="32" op_0_bw="126">
<![CDATA[
_ifconv:49  %newret13 = extractvalue { i8, i8, i8, i6, i32, i32, i32 } %call_ret1, 6

]]></node>
<StgValue><ssdm name="newret13"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="83" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:50  store i32 %newret11, i32* @coordinates2_0, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="84" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:51  store i32 %newret12, i32* @coordinates2_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="85" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:52  store i32 %newret13, i32* @coordinates2_2, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="86" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:53  store i8 %newret3, i8* @signal2_current_out_byte_V, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="87" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv:54  store i6 %newret10, i6* @signal2_gnss_state_V, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="88" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:55  store i8 %newret1, i8* @signal2_ck_a_V, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="89" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:56  store i8 %newret2, i8* @signal2_ck_b_V, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="90" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:57  %tmp_i = sub nsw i32 %newret7, %newret11

]]></node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="93" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:60  %tmp_96_i = sub nsw i32 %newret8, %newret12

]]></node>
<StgValue><ssdm name="tmp_96_i"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="97" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:64  %tmp_100_i = sub nsw i32 %newret9, %newret13

]]></node>
<StgValue><ssdm name="tmp_100_i"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="90" st_id="4" stage="3" lat="3">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="91" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:58  %tmp_i_12 = sitofp i32 %tmp_i to double

]]></node>
<StgValue><ssdm name="tmp_i_12"/></StgValue>
</operation>

<operation id="91" st_id="4" stage="3" lat="3">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="94" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:61  %tmp_97_i = sitofp i32 %tmp_96_i to double

]]></node>
<StgValue><ssdm name="tmp_97_i"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="92" st_id="5" stage="2" lat="3">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="91" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:58  %tmp_i_12 = sitofp i32 %tmp_i to double

]]></node>
<StgValue><ssdm name="tmp_i_12"/></StgValue>
</operation>

<operation id="93" st_id="5" stage="2" lat="3">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="94" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:61  %tmp_97_i = sitofp i32 %tmp_96_i to double

]]></node>
<StgValue><ssdm name="tmp_97_i"/></StgValue>
</operation>

<operation id="94" st_id="5" stage="3" lat="3">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="98" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:65  %tmp_101_i = sitofp i32 %tmp_100_i to double

]]></node>
<StgValue><ssdm name="tmp_101_i"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="95" st_id="6" stage="1" lat="3">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="91" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:58  %tmp_i_12 = sitofp i32 %tmp_i to double

]]></node>
<StgValue><ssdm name="tmp_i_12"/></StgValue>
</operation>

<operation id="96" st_id="6" stage="1" lat="3">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="94" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:61  %tmp_97_i = sitofp i32 %tmp_96_i to double

]]></node>
<StgValue><ssdm name="tmp_97_i"/></StgValue>
</operation>

<operation id="97" st_id="6" stage="2" lat="3">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="98" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:65  %tmp_101_i = sitofp i32 %tmp_100_i to double

]]></node>
<StgValue><ssdm name="tmp_101_i"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="98" st_id="7" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="92" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:59  %tmp_95_i = fmul double %tmp_i_12, %tmp_i_12

]]></node>
<StgValue><ssdm name="tmp_95_i"/></StgValue>
</operation>

<operation id="99" st_id="7" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="95" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:62  %tmp_98_i = fmul double %tmp_97_i, %tmp_97_i

]]></node>
<StgValue><ssdm name="tmp_98_i"/></StgValue>
</operation>

<operation id="100" st_id="7" stage="1" lat="3">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="98" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:65  %tmp_101_i = sitofp i32 %tmp_100_i to double

]]></node>
<StgValue><ssdm name="tmp_101_i"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="101" st_id="8" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="92" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:59  %tmp_95_i = fmul double %tmp_i_12, %tmp_i_12

]]></node>
<StgValue><ssdm name="tmp_95_i"/></StgValue>
</operation>

<operation id="102" st_id="8" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="95" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:62  %tmp_98_i = fmul double %tmp_97_i, %tmp_97_i

]]></node>
<StgValue><ssdm name="tmp_98_i"/></StgValue>
</operation>

<operation id="103" st_id="8" stage="4" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="99" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:66  %tmp_102_i = fmul double %tmp_101_i, %tmp_101_i

]]></node>
<StgValue><ssdm name="tmp_102_i"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="104" st_id="9" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="92" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:59  %tmp_95_i = fmul double %tmp_i_12, %tmp_i_12

]]></node>
<StgValue><ssdm name="tmp_95_i"/></StgValue>
</operation>

<operation id="105" st_id="9" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="95" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:62  %tmp_98_i = fmul double %tmp_97_i, %tmp_97_i

]]></node>
<StgValue><ssdm name="tmp_98_i"/></StgValue>
</operation>

<operation id="106" st_id="9" stage="3" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="99" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:66  %tmp_102_i = fmul double %tmp_101_i, %tmp_101_i

]]></node>
<StgValue><ssdm name="tmp_102_i"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="107" st_id="10" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="92" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:59  %tmp_95_i = fmul double %tmp_i_12, %tmp_i_12

]]></node>
<StgValue><ssdm name="tmp_95_i"/></StgValue>
</operation>

<operation id="108" st_id="10" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="95" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:62  %tmp_98_i = fmul double %tmp_97_i, %tmp_97_i

]]></node>
<StgValue><ssdm name="tmp_98_i"/></StgValue>
</operation>

<operation id="109" st_id="10" stage="2" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="99" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:66  %tmp_102_i = fmul double %tmp_101_i, %tmp_101_i

]]></node>
<StgValue><ssdm name="tmp_102_i"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="110" st_id="11" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="96" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:63  %tmp_99_i = fadd double %tmp_95_i, %tmp_98_i

]]></node>
<StgValue><ssdm name="tmp_99_i"/></StgValue>
</operation>

<operation id="111" st_id="11" stage="1" lat="4">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="99" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:66  %tmp_102_i = fmul double %tmp_101_i, %tmp_101_i

]]></node>
<StgValue><ssdm name="tmp_102_i"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="112" st_id="12" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="96" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:63  %tmp_99_i = fadd double %tmp_95_i, %tmp_98_i

]]></node>
<StgValue><ssdm name="tmp_99_i"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="113" st_id="13" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="96" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:63  %tmp_99_i = fadd double %tmp_95_i, %tmp_98_i

]]></node>
<StgValue><ssdm name="tmp_99_i"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="114" st_id="14" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="96" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:63  %tmp_99_i = fadd double %tmp_95_i, %tmp_98_i

]]></node>
<StgValue><ssdm name="tmp_99_i"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">
</state>

<state id="16" st_id="16">

<operation id="115" st_id="16" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="100" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:67  %tmp_103_i = fadd double %tmp_99_i, %tmp_102_i

]]></node>
<StgValue><ssdm name="tmp_103_i"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="116" st_id="17" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="100" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:67  %tmp_103_i = fadd double %tmp_99_i, %tmp_102_i

]]></node>
<StgValue><ssdm name="tmp_103_i"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="117" st_id="18" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="100" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:67  %tmp_103_i = fadd double %tmp_99_i, %tmp_102_i

]]></node>
<StgValue><ssdm name="tmp_103_i"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="118" st_id="19" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="100" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:67  %tmp_103_i = fadd double %tmp_99_i, %tmp_102_i

]]></node>
<StgValue><ssdm name="tmp_103_i"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="119" st_id="20" stage="17" lat="17">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="101" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:68  %x_assign = call double @llvm.sqrt.f64(double %tmp_103_i) nounwind

]]></node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="120" st_id="21" stage="16" lat="17">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="101" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:68  %x_assign = call double @llvm.sqrt.f64(double %tmp_103_i) nounwind

]]></node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="121" st_id="22" stage="15" lat="17">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="101" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:68  %x_assign = call double @llvm.sqrt.f64(double %tmp_103_i) nounwind

]]></node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="122" st_id="23" stage="14" lat="17">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="101" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:68  %x_assign = call double @llvm.sqrt.f64(double %tmp_103_i) nounwind

]]></node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="123" st_id="24" stage="13" lat="17">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="101" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:68  %x_assign = call double @llvm.sqrt.f64(double %tmp_103_i) nounwind

]]></node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="124" st_id="25" stage="12" lat="17">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="101" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:68  %x_assign = call double @llvm.sqrt.f64(double %tmp_103_i) nounwind

]]></node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="125" st_id="26" stage="11" lat="17">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="101" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:68  %x_assign = call double @llvm.sqrt.f64(double %tmp_103_i) nounwind

]]></node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="126" st_id="27" stage="10" lat="17">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="101" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:68  %x_assign = call double @llvm.sqrt.f64(double %tmp_103_i) nounwind

]]></node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="127" st_id="28" stage="9" lat="17">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="101" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:68  %x_assign = call double @llvm.sqrt.f64(double %tmp_103_i) nounwind

]]></node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="128" st_id="29" stage="8" lat="17">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="101" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:68  %x_assign = call double @llvm.sqrt.f64(double %tmp_103_i) nounwind

]]></node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="129" st_id="30" stage="7" lat="17">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="101" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:68  %x_assign = call double @llvm.sqrt.f64(double %tmp_103_i) nounwind

]]></node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="130" st_id="31" stage="6" lat="17">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="101" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:68  %x_assign = call double @llvm.sqrt.f64(double %tmp_103_i) nounwind

]]></node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="131" st_id="32" stage="5" lat="17">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="101" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:68  %x_assign = call double @llvm.sqrt.f64(double %tmp_103_i) nounwind

]]></node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="132" st_id="33" stage="4" lat="17">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="101" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:68  %x_assign = call double @llvm.sqrt.f64(double %tmp_103_i) nounwind

]]></node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="133" st_id="34" stage="3" lat="17">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="101" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:68  %x_assign = call double @llvm.sqrt.f64(double %tmp_103_i) nounwind

]]></node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="134" st_id="35" stage="2" lat="17">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="101" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:68  %x_assign = call double @llvm.sqrt.f64(double %tmp_103_i) nounwind

]]></node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="135" st_id="36" stage="1" lat="17">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="101" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:68  %x_assign = call double @llvm.sqrt.f64(double %tmp_103_i) nounwind

]]></node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="136" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="102" bw="64" op_0_bw="64">
<![CDATA[
_ifconv:69  %p_Val2_s = bitcast double %x_assign to i64

]]></node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="137" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="103" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ifconv:70  %p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_s, i32 63)

]]></node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="138" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="104" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:71  %loc_V = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %p_Val2_s, i32 52, i32 62) nounwind

]]></node>
<StgValue><ssdm name="loc_V"/></StgValue>
</operation>

<operation id="139" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="105" bw="52" op_0_bw="64">
<![CDATA[
_ifconv:72  %loc_V_1 = trunc i64 %p_Val2_s to i52

]]></node>
<StgValue><ssdm name="loc_V_1"/></StgValue>
</operation>

<operation id="140" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="106" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
_ifconv:73  %p_Result_1 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %loc_V_1) nounwind

]]></node>
<StgValue><ssdm name="p_Result_1"/></StgValue>
</operation>

<operation id="141" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="108" bw="12" op_0_bw="11">
<![CDATA[
_ifconv:75  %tmp_i_i_i_i_cast1 = zext i11 %loc_V to i12

]]></node>
<StgValue><ssdm name="tmp_i_i_i_i_cast1"/></StgValue>
</operation>

<operation id="142" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="109" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:76  %sh_assign = add i12 -1023, %tmp_i_i_i_i_cast1

]]></node>
<StgValue><ssdm name="sh_assign"/></StgValue>
</operation>

<operation id="143" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="110" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
_ifconv:77  %isNeg = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %sh_assign, i32 11)

]]></node>
<StgValue><ssdm name="isNeg"/></StgValue>
</operation>

<operation id="144" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="111" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:78  %tmp_i_i_i_13 = sub i11 1023, %loc_V

]]></node>
<StgValue><ssdm name="tmp_i_i_i_13"/></StgValue>
</operation>

<operation id="145" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="112" bw="12" op_0_bw="11">
<![CDATA[
_ifconv:79  %tmp_i_i_i_cast = sext i11 %tmp_i_i_i_13 to i12

]]></node>
<StgValue><ssdm name="tmp_i_i_i_cast"/></StgValue>
</operation>

<operation id="146" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="113" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ifconv:80  %sh_assign_1 = select i1 %isNeg, i12 %tmp_i_i_i_cast, i12 %sh_assign

]]></node>
<StgValue><ssdm name="sh_assign_1"/></StgValue>
</operation>

<operation id="147" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="114" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:81  %sh_assign_1_cast = sext i12 %sh_assign_1 to i32

]]></node>
<StgValue><ssdm name="sh_assign_1_cast"/></StgValue>
</operation>

<operation id="148" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="116" bw="53" op_0_bw="32">
<![CDATA[
_ifconv:83  %tmp_88_i_i_i_cast = zext i32 %sh_assign_1_cast to i53

]]></node>
<StgValue><ssdm name="tmp_88_i_i_i_cast"/></StgValue>
</operation>

<operation id="149" st_id="37" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="117" bw="53" op_0_bw="53" op_1_bw="53">
<![CDATA[
_ifconv:84  %tmp_89_i_i_i = lshr i53 %p_Result_1, %tmp_88_i_i_i_cast

]]></node>
<StgValue><ssdm name="tmp_89_i_i_i"/></StgValue>
</operation>

<operation id="150" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="119" bw="1" op_0_bw="1" op_1_bw="53" op_2_bw="32">
<![CDATA[
_ifconv:86  %tmp = call i1 @_ssdm_op_BitSelect.i1.i53.i32(i53 %tmp_89_i_i_i, i32 52)

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="151" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="33" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
_ifconv:0  call void (...)* @_ssdm_op_SpecBitsMap(i1* %uart1_V), !map !7

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="152" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="34" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
_ifconv:1  call void (...)* @_ssdm_op_SpecBitsMap(i1* %uart2_V), !map !13

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="153" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="35" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
_ifconv:2  call void (...)* @_ssdm_op_SpecBitsMap(i1* %alert_V), !map !17

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="154" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="36" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
_ifconv:3  call void (...)* @_ssdm_op_SpecBitsMap(i8* %axi_byte_V), !map !21

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="155" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
_ifconv:4  call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @master_ip_str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="156" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="38" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
_ifconv:5  call void (...)* @_ssdm_op_SpecInterface(i1* %uart1_V, [8 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="157" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="39" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="8">
<![CDATA[
_ifconv:6  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str3) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="158" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="40" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
_ifconv:7  call void (...)* @_ssdm_op_SpecInterface(i8* %axi_byte_V, [10 x i8]* @p_str4, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="159" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="41" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
_ifconv:8  call void (...)* @_ssdm_op_SpecInterface(i1* %alert_V, [8 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="160" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="42" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
_ifconv:9  call void (...)* @_ssdm_op_SpecInterface(i1* %uart2_V, [8 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="161" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="43" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
_ifconv:10  call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str5, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="162" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp><literal name="isNeg" val="0"/>
</and_exp></or_exp>
</condition>

<node id="107" bw="136" op_0_bw="53">
<![CDATA[
_ifconv:74  %tmp_i_i_i = zext i53 %p_Result_1 to i136

]]></node>
<StgValue><ssdm name="tmp_i_i_i"/></StgValue>
</operation>

<operation id="163" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="isNeg" val="0"/>
</and_exp></or_exp>
</condition>

<node id="115" bw="136" op_0_bw="32">
<![CDATA[
_ifconv:82  %tmp_88_i_i_i = zext i32 %sh_assign_1_cast to i136

]]></node>
<StgValue><ssdm name="tmp_88_i_i_i"/></StgValue>
</operation>

<operation id="164" st_id="38" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp><literal name="isNeg" val="0"/>
</and_exp></or_exp>
</condition>

<node id="118" bw="136" op_0_bw="136" op_1_bw="136">
<![CDATA[
_ifconv:85  %tmp_91_i_i_i = shl i136 %tmp_i_i_i, %tmp_88_i_i_i

]]></node>
<StgValue><ssdm name="tmp_91_i_i_i"/></StgValue>
</operation>

<operation id="165" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp><literal name="isNeg" val="1"/>
</and_exp></or_exp>
</condition>

<node id="120" bw="32" op_0_bw="1">
<![CDATA[
_ifconv:87  %tmp_3 = zext i1 %tmp to i32

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="166" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp><literal name="isNeg" val="0"/>
</and_exp></or_exp>
</condition>

<node id="121" bw="32" op_0_bw="32" op_1_bw="136" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:88  %tmp_4 = call i32 @_ssdm_op_PartSelect.i32.i136.i32.i32(i136 %tmp_91_i_i_i, i32 52, i32 83)

]]></node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="167" st_id="38" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="122" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:89  %p_Val2_3 = select i1 %isNeg, i32 %tmp_3, i32 %tmp_4

]]></node>
<StgValue><ssdm name="p_Val2_3"/></StgValue>
</operation>

<operation id="168" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp><literal name="p_Result_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:90  %p_Val2_7_i_i_i = sub i32 0, %p_Val2_3

]]></node>
<StgValue><ssdm name="p_Val2_7_i_i_i"/></StgValue>
</operation>

<operation id="169" st_id="38" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="124" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:91  %p_Val2_5 = select i1 %p_Result_s, i32 %p_Val2_7_i_i_i, i32 %p_Val2_3

]]></node>
<StgValue><ssdm name="p_Val2_5"/></StgValue>
</operation>

<operation id="170" st_id="38" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="125" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:92  %tmp_s = icmp sgt i32 %p_Val2_5, 1000

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="171" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="126" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:93  call void @_ssdm_op_Write.ap_none.i1P(i1* %alert_V, i1 %tmp_s)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="172" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="127" bw="0">
<![CDATA[
_ifconv:94  ret void

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
