#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sat Oct  5 12:30:19 2024
# Process ID: 8940
# Current directory: C:/github/amba_bus/soc_AMBA_BUS
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12332 C:\github\amba_bus\soc_AMBA_BUS\soc_AMBA_BUS.xpr
# Log file: C:/github/amba_bus/soc_AMBA_BUS/vivado.log
# Journal file: C:/github/amba_bus/soc_AMBA_BUS\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/github/amba_bus/ip_repo/myip_axi_led_on_off_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/github/amba_bus/ip_repo/myip_axi_interface_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:20 . Memory (MB): peak = 1188.660 ; gain = 568.148
update_compile_order -fileset sources_1
create_peripheral xilinx.com user myip_axi_test_led 1.0 -dir C:/github/amba_bus/soc_AMBA_BUS/../ip_repo
add_peripheral_interface S00_AXI -interface_mode slave -axi_type lite [ipx::find_open_core xilinx.com:user:myip_axi_test_led:1.0]
set_property VALUE 8 [ipx::get_bus_parameters WIZ_NUM_REG -of_objects [ipx::get_bus_interfaces S00_AXI -of_objects [ipx::find_open_core xilinx.com:user:myip_axi_test_led:1.0]]]
generate_peripheral -driver -bfm_example_design -debug_hw_example_design -force [ipx::find_open_core xilinx.com:user:myip_axi_test_led:1.0]
write_peripheral [ipx::find_open_core xilinx.com:user:myip_axi_test_led:1.0]
set_property  ip_repo_paths  {C:/github/amba_bus/soc_AMBA_BUS/../ip_repo/myip_axi_test_led_1.0 C:/github/amba_bus/ip_repo/myip_axi_led_on_off_1.0 C:/github/amba_bus/ip_repo/myip_axi_interface_1.0} [current_project]
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/github/amba_bus/ip_repo/myip_axi_test_led_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/github/amba_bus/ip_repo/myip_axi_led_on_off_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/github/amba_bus/ip_repo/myip_axi_interface_1.0'.
ipx::edit_ip_in_project -upgrade true -name edit_myip_axi_test_led_v1_0 -directory C:/github/amba_bus/soc_AMBA_BUS/../ip_repo c:/github/amba_bus/ip_repo/myip_axi_test_led_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
create_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 2350.285 ; gain = 133.875
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/github/amba_bus/ip_repo/myip_axi_test_led_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/github/amba_bus/ip_repo/myip_axi_led_on_off_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/github/amba_bus/ip_repo/myip_axi_interface_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/github/amba_bus/ip_repo/myip_axi_test_led_1.0/hdl/myip_axi_test_led_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/github/amba_bus/ip_repo/myip_axi_test_led_1.0/hdl/myip_axi_test_led_v1_0.v:]
ipx::edit_ip_in_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 2366.094 ; gain = 149.684
update_compile_order -fileset sources_1
add_files -norecurse -copy_to c:/github/amba_bus/ip_repo/myip_axi_test_led_1.0/src {C:/github/amba_bus/axi_master_fsm.v C:/github/amba_bus/axi_top.v C:/github/amba_bus/axi_slave_fsm.v}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/github/amba_bus/ip_repo/myip_axi_test_led_1.0/component.xml' ignored by IP packager.
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/github/amba_bus/ip_repo/myip_axi_test_led_1.0/component.xml' ignored by IP packager.
INFO: [IP_Flow 19-3166] Bus Interface 'S00_AXI': References existing memory map 'S00_AXI'.
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 2 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/github/amba_bus/ip_repo/myip_axi_test_led_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/github/amba_bus/ip_repo/myip_axi_test_led_1.0'
open_bd_design {C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/micro_blaze_AMBA_BUS/micro_blaze_AMBA_BUS.bd}
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding component instance block -- xilinx.com:ip:microblaze:11.0 - microblaze_0
Adding component instance block -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding component instance block -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding component instance block -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding component instance block -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - lmb_bram
Adding component instance block -- xilinx.com:ip:mdm:3.2 - mdm_1
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_0_100M
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - microblaze_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Adding component instance block -- xilinx.com:user:myip_axi_led_on_off:1.0 - myip_axi_led_on_off_0
Successfully read diagram <micro_blaze_AMBA_BUS> from BD file <C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/micro_blaze_AMBA_BUS/micro_blaze_AMBA_BUS.bd>
open_bd_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 2509.246 ; gain = 39.664
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:myip_axi_test_led:1.0 myip_axi_test_led_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_0/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {/clk_wiz_0/clk_out1 (100 MHz)} Master {/microblaze_0 (Periph)} Slave {/myip_axi_test_led_0/S00_AXI} ddr_seg {Auto} intc_ip {/microblaze_0_axi_periph} master_apm {0}}  [get_bd_intf_pins myip_axi_test_led_0/S00_AXI]
Slave segment </myip_axi_test_led_0/S00_AXI/S00_AXI_reg> is being mapped into address space </microblaze_0/Data> at <0x44A1_0000 [ 64K ]>
regenerate_bd_layout
ipx::edit_ip_in_project -upgrade true -name myip_axi_led_on_off_v1_0_project -directory C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.tmp/myip_axi_led_on_off_v1_0_project c:/github/amba_bus/ip_repo/myip_axi_led_on_off_1.0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/github/amba_bus/soc_amba_bus/soc_amba_bus.tmp/myip_axi_led_on_off_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2633.871 ; gain = 104.062
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/github/amba_bus/ip_repo/myip_axi_test_led_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/github/amba_bus/ip_repo/myip_axi_led_on_off_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/github/amba_bus/ip_repo/myip_axi_interface_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/github/amba_bus/ip_repo/myip_axi_led_on_off_1.0/src/axi_master.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/github/amba_bus/ip_repo/myip_axi_led_on_off_1.0/src/axi_slave.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/github/amba_bus/ip_repo/myip_axi_led_on_off_1.0/hdl/myip_axi_led_on_off_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/github/amba_bus/ip_repo/myip_axi_led_on_off_1.0/hdl/myip_axi_led_on_off_v1_0.v:]
ipx::edit_ip_in_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2650.629 ; gain = 120.820
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/github/amba_bus/ip_repo/myip_axi_led_on_off_1.0/component.xml' ignored by IP packager.
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 4 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/github/amba_bus/ip_repo/myip_axi_led_on_off_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/github/amba_bus/ip_repo/myip_axi_led_on_off_1.0'
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:myip_axi_led_on_off:1.0 [get_ips  micro_blaze_AMBA_BUS_myip_axi_led_on_off_0_1] -log ip_upgrade.log
Upgrading 'C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/micro_blaze_AMBA_BUS/micro_blaze_AMBA_BUS.bd'
INFO: [IP_Flow 19-3422] Upgraded micro_blaze_AMBA_BUS_myip_axi_led_on_off_0_1 (myip_axi_led_on_off_v1.0 1.0) from revision 3 to revision 4
Wrote  : <C:\github\amba_bus\soc_AMBA_BUS\soc_AMBA_BUS.srcs\sources_1\bd\micro_blaze_AMBA_BUS\micro_blaze_AMBA_BUS.bd> 
Wrote  : <C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/micro_blaze_AMBA_BUS/ui/bd_d48dec44.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/github/amba_bus/soc_AMBA_BUS/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips micro_blaze_AMBA_BUS_myip_axi_led_on_off_0_1] -no_script -sync -force -quiet
delete_ip_run [get_files -of_objects [get_fileset sources_1] C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/micro_blaze_AMBA_BUS/micro_blaze_AMBA_BUS.bd]
set_property synth_checkpoint_mode None [get_files  C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/micro_blaze_AMBA_BUS/micro_blaze_AMBA_BUS.bd]
generate_target all [get_files  C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/micro_blaze_AMBA_BUS/micro_blaze_AMBA_BUS.bd]
Wrote  : <C:\github\amba_bus\soc_AMBA_BUS\soc_AMBA_BUS.srcs\sources_1\bd\micro_blaze_AMBA_BUS\micro_blaze_AMBA_BUS.bd> 
VHDL Output written to : C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/micro_blaze_AMBA_BUS/synth/micro_blaze_AMBA_BUS.v
VHDL Output written to : C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/micro_blaze_AMBA_BUS/sim/micro_blaze_AMBA_BUS.v
VHDL Output written to : C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/micro_blaze_AMBA_BUS/hdl/micro_blaze_AMBA_BUS_wrapper.v
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au280_es1:part0:1.0 available at C:/Users/sunda/AppData/Roaming/Xilinx/Vivado/2019.2/xhub/board_store/XilinxBoardStore/Vivado/2019.2/boards/Xilinx/au280/es1/1.0/1.0/board.xml as part xcu280-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au280_es1:part0:1.1 available at C:/Users/sunda/AppData/Roaming/Xilinx/Vivado/2019.2/xhub/board_store/XilinxBoardStore/Vivado/2019.2/boards/Xilinx/au280/es1/1.1/1.1/board.xml as part xcu280-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128_es:part0:1.0 available at C:/Users/sunda/AppData/Roaming/Xilinx/Vivado/2019.2/xhub/board_store/XilinxBoardStore/Vivado/2019.2/boards/Xilinx/vcu128/es/1.0/1.0/board.xml as part xcvu37p-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128_es:part0:1.1 available at C:/Users/sunda/AppData/Roaming/Xilinx/Vivado/2019.2/xhub/board_store/XilinxBoardStore/Vivado/2019.2/boards/Xilinx/vcu128/es/1.1/1.1/board.xml as part xcvu37p-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129_es:part0:1.0 available at C:/Users/sunda/AppData/Roaming/Xilinx/Vivado/2019.2/xhub/board_store/XilinxBoardStore/Vivado/2019.2/boards/Xilinx/vcu129/es/1.0/1.0/board.xml as part xcvu29p-fsga2577-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.0 available at C:/Users/sunda/AppData/Roaming/Xilinx/Vivado/2019.2/xhub/board_store/XilinxBoardStore/Vivado/2019.2/boards/Xilinx/zcu216/1.0/1.0/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au280_es1:part0:1.0 available at C:/Users/sunda/AppData/Roaming/Xilinx/Vivado/2019.2/xhub/board_store/XilinxBoardStore/Vivado/2019.2/boards/Xilinx/au280/es1/1.0/1.0/board.xml as part xcu280-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au280_es1:part0:1.1 available at C:/Users/sunda/AppData/Roaming/Xilinx/Vivado/2019.2/xhub/board_store/XilinxBoardStore/Vivado/2019.2/boards/Xilinx/au280/es1/1.1/1.1/board.xml as part xcu280-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128_es:part0:1.0 available at C:/Users/sunda/AppData/Roaming/Xilinx/Vivado/2019.2/xhub/board_store/XilinxBoardStore/Vivado/2019.2/boards/Xilinx/vcu128/es/1.0/1.0/board.xml as part xcvu37p-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128_es:part0:1.1 available at C:/Users/sunda/AppData/Roaming/Xilinx/Vivado/2019.2/xhub/board_store/XilinxBoardStore/Vivado/2019.2/boards/Xilinx/vcu128/es/1.1/1.1/board.xml as part xcvu37p-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129_es:part0:1.0 available at C:/Users/sunda/AppData/Roaming/Xilinx/Vivado/2019.2/xhub/board_store/XilinxBoardStore/Vivado/2019.2/boards/Xilinx/vcu129/es/1.0/1.0/board.xml as part xcvu29p-fsga2577-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.0 available at C:/Users/sunda/AppData/Roaming/Xilinx/Vivado/2019.2/xhub/board_store/XilinxBoardStore/Vivado/2019.2/boards/Xilinx/zcu216/1.0/1.0/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au280_es1:part0:1.0 available at C:/Users/sunda/AppData/Roaming/Xilinx/Vivado/2019.2/xhub/board_store/XilinxBoardStore/Vivado/2019.2/boards/Xilinx/au280/es1/1.0/1.0/board.xml as part xcu280-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au280_es1:part0:1.1 available at C:/Users/sunda/AppData/Roaming/Xilinx/Vivado/2019.2/xhub/board_store/XilinxBoardStore/Vivado/2019.2/boards/Xilinx/au280/es1/1.1/1.1/board.xml as part xcu280-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128_es:part0:1.0 available at C:/Users/sunda/AppData/Roaming/Xilinx/Vivado/2019.2/xhub/board_store/XilinxBoardStore/Vivado/2019.2/boards/Xilinx/vcu128/es/1.0/1.0/board.xml as part xcvu37p-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128_es:part0:1.1 available at C:/Users/sunda/AppData/Roaming/Xilinx/Vivado/2019.2/xhub/board_store/XilinxBoardStore/Vivado/2019.2/boards/Xilinx/vcu128/es/1.1/1.1/board.xml as part xcvu37p-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129_es:part0:1.0 available at C:/Users/sunda/AppData/Roaming/Xilinx/Vivado/2019.2/xhub/board_store/XilinxBoardStore/Vivado/2019.2/boards/Xilinx/vcu129/es/1.0/1.0/board.xml as part xcvu29p-fsga2577-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.0 available at C:/Users/sunda/AppData/Roaming/Xilinx/Vivado/2019.2/xhub/board_store/XilinxBoardStore/Vivado/2019.2/boards/Xilinx/zcu216/1.0/1.0/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au280_es1:part0:1.0 available at C:/Users/sunda/AppData/Roaming/Xilinx/Vivado/2019.2/xhub/board_store/XilinxBoardStore/Vivado/2019.2/boards/Xilinx/au280/es1/1.0/1.0/board.xml as part xcu280-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au280_es1:part0:1.1 available at C:/Users/sunda/AppData/Roaming/Xilinx/Vivado/2019.2/xhub/board_store/XilinxBoardStore/Vivado/2019.2/boards/Xilinx/au280/es1/1.1/1.1/board.xml as part xcu280-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128_es:part0:1.0 available at C:/Users/sunda/AppData/Roaming/Xilinx/Vivado/2019.2/xhub/board_store/XilinxBoardStore/Vivado/2019.2/boards/Xilinx/vcu128/es/1.0/1.0/board.xml as part xcvu37p-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128_es:part0:1.1 available at C:/Users/sunda/AppData/Roaming/Xilinx/Vivado/2019.2/xhub/board_store/XilinxBoardStore/Vivado/2019.2/boards/Xilinx/vcu128/es/1.1/1.1/board.xml as part xcvu37p-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129_es:part0:1.0 available at C:/Users/sunda/AppData/Roaming/Xilinx/Vivado/2019.2/xhub/board_store/XilinxBoardStore/Vivado/2019.2/boards/Xilinx/vcu129/es/1.0/1.0/board.xml as part xcvu29p-fsga2577-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.0 available at C:/Users/sunda/AppData/Roaming/Xilinx/Vivado/2019.2/xhub/board_store/XilinxBoardStore/Vivado/2019.2/boards/Xilinx/zcu216/1.0/1.0/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au280_es1:part0:1.0 available at C:/Users/sunda/AppData/Roaming/Xilinx/Vivado/2019.2/xhub/board_store/XilinxBoardStore/Vivado/2019.2/boards/Xilinx/au280/es1/1.0/1.0/board.xml as part xcu280-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au280_es1:part0:1.1 available at C:/Users/sunda/AppData/Roaming/Xilinx/Vivado/2019.2/xhub/board_store/XilinxBoardStore/Vivado/2019.2/boards/Xilinx/au280/es1/1.1/1.1/board.xml as part xcu280-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128_es:part0:1.0 available at C:/Users/sunda/AppData/Roaming/Xilinx/Vivado/2019.2/xhub/board_store/XilinxBoardStore/Vivado/2019.2/boards/Xilinx/vcu128/es/1.0/1.0/board.xml as part xcvu37p-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128_es:part0:1.1 available at C:/Users/sunda/AppData/Roaming/Xilinx/Vivado/2019.2/xhub/board_store/XilinxBoardStore/Vivado/2019.2/boards/Xilinx/vcu128/es/1.1/1.1/board.xml as part xcvu37p-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129_es:part0:1.0 available at C:/Users/sunda/AppData/Roaming/Xilinx/Vivado/2019.2/xhub/board_store/XilinxBoardStore/Vivado/2019.2/boards/Xilinx/vcu129/es/1.0/1.0/board.xml as part xcvu29p-fsga2577-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.0 available at C:/Users/sunda/AppData/Roaming/Xilinx/Vivado/2019.2/xhub/board_store/XilinxBoardStore/Vivado/2019.2/boards/Xilinx/zcu216/1.0/1.0/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au280_es1:part0:1.0 available at C:/Users/sunda/AppData/Roaming/Xilinx/Vivado/2019.2/xhub/board_store/XilinxBoardStore/Vivado/2019.2/boards/Xilinx/au280/es1/1.0/1.0/board.xml as part xcu280-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au280_es1:part0:1.1 available at C:/Users/sunda/AppData/Roaming/Xilinx/Vivado/2019.2/xhub/board_store/XilinxBoardStore/Vivado/2019.2/boards/Xilinx/au280/es1/1.1/1.1/board.xml as part xcu280-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128_es:part0:1.0 available at C:/Users/sunda/AppData/Roaming/Xilinx/Vivado/2019.2/xhub/board_store/XilinxBoardStore/Vivado/2019.2/boards/Xilinx/vcu128/es/1.0/1.0/board.xml as part xcvu37p-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128_es:part0:1.1 available at C:/Users/sunda/AppData/Roaming/Xilinx/Vivado/2019.2/xhub/board_store/XilinxBoardStore/Vivado/2019.2/boards/Xilinx/vcu128/es/1.1/1.1/board.xml as part xcvu37p-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129_es:part0:1.0 available at C:/Users/sunda/AppData/Roaming/Xilinx/Vivado/2019.2/xhub/board_store/XilinxBoardStore/Vivado/2019.2/boards/Xilinx/vcu129/es/1.0/1.0/board.xml as part xcvu29p-fsga2577-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.0 available at C:/Users/sunda/AppData/Roaming/Xilinx/Vivado/2019.2/xhub/board_store/XilinxBoardStore/Vivado/2019.2/boards/Xilinx/zcu216/1.0/1.0/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/xbar .
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au280_es1:part0:1.0 available at C:/Users/sunda/AppData/Roaming/Xilinx/Vivado/2019.2/xhub/board_store/XilinxBoardStore/Vivado/2019.2/boards/Xilinx/au280/es1/1.0/1.0/board.xml as part xcu280-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au280_es1:part0:1.1 available at C:/Users/sunda/AppData/Roaming/Xilinx/Vivado/2019.2/xhub/board_store/XilinxBoardStore/Vivado/2019.2/boards/Xilinx/au280/es1/1.1/1.1/board.xml as part xcu280-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128_es:part0:1.0 available at C:/Users/sunda/AppData/Roaming/Xilinx/Vivado/2019.2/xhub/board_store/XilinxBoardStore/Vivado/2019.2/boards/Xilinx/vcu128/es/1.0/1.0/board.xml as part xcvu37p-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128_es:part0:1.1 available at C:/Users/sunda/AppData/Roaming/Xilinx/Vivado/2019.2/xhub/board_store/XilinxBoardStore/Vivado/2019.2/boards/Xilinx/vcu128/es/1.1/1.1/board.xml as part xcvu37p-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129_es:part0:1.0 available at C:/Users/sunda/AppData/Roaming/Xilinx/Vivado/2019.2/xhub/board_store/XilinxBoardStore/Vivado/2019.2/boards/Xilinx/vcu129/es/1.0/1.0/board.xml as part xcvu29p-fsga2577-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.0 available at C:/Users/sunda/AppData/Roaming/Xilinx/Vivado/2019.2/xhub/board_store/XilinxBoardStore/Vivado/2019.2/boards/Xilinx/zcu216/1.0/1.0/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au280_es1:part0:1.0 available at C:/Users/sunda/AppData/Roaming/Xilinx/Vivado/2019.2/xhub/board_store/XilinxBoardStore/Vivado/2019.2/boards/Xilinx/au280/es1/1.0/1.0/board.xml as part xcu280-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au280_es1:part0:1.1 available at C:/Users/sunda/AppData/Roaming/Xilinx/Vivado/2019.2/xhub/board_store/XilinxBoardStore/Vivado/2019.2/boards/Xilinx/au280/es1/1.1/1.1/board.xml as part xcu280-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128_es:part0:1.0 available at C:/Users/sunda/AppData/Roaming/Xilinx/Vivado/2019.2/xhub/board_store/XilinxBoardStore/Vivado/2019.2/boards/Xilinx/vcu128/es/1.0/1.0/board.xml as part xcvu37p-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128_es:part0:1.1 available at C:/Users/sunda/AppData/Roaming/Xilinx/Vivado/2019.2/xhub/board_store/XilinxBoardStore/Vivado/2019.2/boards/Xilinx/vcu128/es/1.1/1.1/board.xml as part xcvu37p-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129_es:part0:1.0 available at C:/Users/sunda/AppData/Roaming/Xilinx/Vivado/2019.2/xhub/board_store/XilinxBoardStore/Vivado/2019.2/boards/Xilinx/vcu129/es/1.0/1.0/board.xml as part xcvu29p-fsga2577-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.0 available at C:/Users/sunda/AppData/Roaming/Xilinx/Vivado/2019.2/xhub/board_store/XilinxBoardStore/Vivado/2019.2/boards/Xilinx/zcu216/1.0/1.0/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au280_es1:part0:1.0 available at C:/Users/sunda/AppData/Roaming/Xilinx/Vivado/2019.2/xhub/board_store/XilinxBoardStore/Vivado/2019.2/boards/Xilinx/au280/es1/1.0/1.0/board.xml as part xcu280-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au280_es1:part0:1.1 available at C:/Users/sunda/AppData/Roaming/Xilinx/Vivado/2019.2/xhub/board_store/XilinxBoardStore/Vivado/2019.2/boards/Xilinx/au280/es1/1.1/1.1/board.xml as part xcu280-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128_es:part0:1.0 available at C:/Users/sunda/AppData/Roaming/Xilinx/Vivado/2019.2/xhub/board_store/XilinxBoardStore/Vivado/2019.2/boards/Xilinx/vcu128/es/1.0/1.0/board.xml as part xcvu37p-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128_es:part0:1.1 available at C:/Users/sunda/AppData/Roaming/Xilinx/Vivado/2019.2/xhub/board_store/XilinxBoardStore/Vivado/2019.2/boards/Xilinx/vcu128/es/1.1/1.1/board.xml as part xcvu37p-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129_es:part0:1.0 available at C:/Users/sunda/AppData/Roaming/Xilinx/Vivado/2019.2/xhub/board_store/XilinxBoardStore/Vivado/2019.2/boards/Xilinx/vcu129/es/1.0/1.0/board.xml as part xcvu29p-fsga2577-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.0 available at C:/Users/sunda/AppData/Roaming/Xilinx/Vivado/2019.2/xhub/board_store/XilinxBoardStore/Vivado/2019.2/boards/Xilinx/zcu216/1.0/1.0/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au280_es1:part0:1.0 available at C:/Users/sunda/AppData/Roaming/Xilinx/Vivado/2019.2/xhub/board_store/XilinxBoardStore/Vivado/2019.2/boards/Xilinx/au280/es1/1.0/1.0/board.xml as part xcu280-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au280_es1:part0:1.1 available at C:/Users/sunda/AppData/Roaming/Xilinx/Vivado/2019.2/xhub/board_store/XilinxBoardStore/Vivado/2019.2/boards/Xilinx/au280/es1/1.1/1.1/board.xml as part xcu280-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128_es:part0:1.0 available at C:/Users/sunda/AppData/Roaming/Xilinx/Vivado/2019.2/xhub/board_store/XilinxBoardStore/Vivado/2019.2/boards/Xilinx/vcu128/es/1.0/1.0/board.xml as part xcvu37p-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128_es:part0:1.1 available at C:/Users/sunda/AppData/Roaming/Xilinx/Vivado/2019.2/xhub/board_store/XilinxBoardStore/Vivado/2019.2/boards/Xilinx/vcu128/es/1.1/1.1/board.xml as part xcvu37p-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129_es:part0:1.0 available at C:/Users/sunda/AppData/Roaming/Xilinx/Vivado/2019.2/xhub/board_store/XilinxBoardStore/Vivado/2019.2/boards/Xilinx/vcu129/es/1.0/1.0/board.xml as part xcvu29p-fsga2577-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.0 available at C:/Users/sunda/AppData/Roaming/Xilinx/Vivado/2019.2/xhub/board_store/XilinxBoardStore/Vivado/2019.2/boards/Xilinx/zcu216/1.0/1.0/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au280_es1:part0:1.0 available at C:/Users/sunda/AppData/Roaming/Xilinx/Vivado/2019.2/xhub/board_store/XilinxBoardStore/Vivado/2019.2/boards/Xilinx/au280/es1/1.0/1.0/board.xml as part xcu280-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au280_es1:part0:1.1 available at C:/Users/sunda/AppData/Roaming/Xilinx/Vivado/2019.2/xhub/board_store/XilinxBoardStore/Vivado/2019.2/boards/Xilinx/au280/es1/1.1/1.1/board.xml as part xcu280-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128_es:part0:1.0 available at C:/Users/sunda/AppData/Roaming/Xilinx/Vivado/2019.2/xhub/board_store/XilinxBoardStore/Vivado/2019.2/boards/Xilinx/vcu128/es/1.0/1.0/board.xml as part xcvu37p-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128_es:part0:1.1 available at C:/Users/sunda/AppData/Roaming/Xilinx/Vivado/2019.2/xhub/board_store/XilinxBoardStore/Vivado/2019.2/boards/Xilinx/vcu128/es/1.1/1.1/board.xml as part xcvu37p-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129_es:part0:1.0 available at C:/Users/sunda/AppData/Roaming/Xilinx/Vivado/2019.2/xhub/board_store/XilinxBoardStore/Vivado/2019.2/boards/Xilinx/vcu129/es/1.0/1.0/board.xml as part xcvu29p-fsga2577-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.0 available at C:/Users/sunda/AppData/Roaming/Xilinx/Vivado/2019.2/xhub/board_store/XilinxBoardStore/Vivado/2019.2/boards/Xilinx/zcu216/1.0/1.0/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au280_es1:part0:1.0 available at C:/Users/sunda/AppData/Roaming/Xilinx/Vivado/2019.2/xhub/board_store/XilinxBoardStore/Vivado/2019.2/boards/Xilinx/au280/es1/1.0/1.0/board.xml as part xcu280-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au280_es1:part0:1.1 available at C:/Users/sunda/AppData/Roaming/Xilinx/Vivado/2019.2/xhub/board_store/XilinxBoardStore/Vivado/2019.2/boards/Xilinx/au280/es1/1.1/1.1/board.xml as part xcu280-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128_es:part0:1.0 available at C:/Users/sunda/AppData/Roaming/Xilinx/Vivado/2019.2/xhub/board_store/XilinxBoardStore/Vivado/2019.2/boards/Xilinx/vcu128/es/1.0/1.0/board.xml as part xcvu37p-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128_es:part0:1.1 available at C:/Users/sunda/AppData/Roaming/Xilinx/Vivado/2019.2/xhub/board_store/XilinxBoardStore/Vivado/2019.2/boards/Xilinx/vcu128/es/1.1/1.1/board.xml as part xcvu37p-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129_es:part0:1.0 available at C:/Users/sunda/AppData/Roaming/Xilinx/Vivado/2019.2/xhub/board_store/XilinxBoardStore/Vivado/2019.2/boards/Xilinx/vcu129/es/1.0/1.0/board.xml as part xcvu29p-fsga2577-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.0 available at C:/Users/sunda/AppData/Roaming/Xilinx/Vivado/2019.2/xhub/board_store/XilinxBoardStore/Vivado/2019.2/boards/Xilinx/zcu216/1.0/1.0/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myip_axi_led_on_off_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myip_axi_test_led_0 .
Exporting to file C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/micro_blaze_AMBA_BUS/hw_handoff/micro_blaze_AMBA_BUS.hwh
Generated Block Design Tcl file C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/micro_blaze_AMBA_BUS/hw_handoff/micro_blaze_AMBA_BUS_bd.tcl
Generated Hardware Definition File C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/micro_blaze_AMBA_BUS/synth/micro_blaze_AMBA_BUS.hwdef
generate_target: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2683.359 ; gain = 32.035
export_ip_user_files -of_objects [get_files C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/micro_blaze_AMBA_BUS/micro_blaze_AMBA_BUS.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/micro_blaze_AMBA_BUS/micro_blaze_AMBA_BUS.bd] -directory C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.ip_user_files/sim_scripts -ip_user_files_dir C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.ip_user_files -ipstatic_source_dir C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.cache/compile_simlib/modelsim} {questa=C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.cache/compile_simlib/questa} {riviera=C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.cache/compile_simlib/riviera} {activehdl=C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
delete_bd_objs [get_bd_intf_nets microblaze_0_axi_periph_M00_AXI] [get_bd_nets myip_axi_led_on_off_0_led] [get_bd_cells myip_axi_led_on_off_0]
set_property location {1643 226} [get_bd_ports led]
connect_bd_net [get_bd_ports led] [get_bd_pins myip_axi_test_led_0/led]
regenerate_bd_layout
validate_bd_design
report_ip_status -name ip_status 
validate_bd_design -force
make_wrapper -files [get_files C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/micro_blaze_AMBA_BUS/micro_blaze_AMBA_BUS.bd] -top
INFO: [BD 41-1662] The design 'micro_blaze_AMBA_BUS.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <C:\github\amba_bus\soc_AMBA_BUS\soc_AMBA_BUS.srcs\sources_1\bd\micro_blaze_AMBA_BUS\micro_blaze_AMBA_BUS.bd> 
Wrote  : <C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/micro_blaze_AMBA_BUS/ui/bd_d48dec44.ui> 
VHDL Output written to : C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/micro_blaze_AMBA_BUS/synth/micro_blaze_AMBA_BUS.v
VHDL Output written to : C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/micro_blaze_AMBA_BUS/sim/micro_blaze_AMBA_BUS.v
VHDL Output written to : C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/micro_blaze_AMBA_BUS/hdl/micro_blaze_AMBA_BUS_wrapper.v
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
INFO: [BD 41-1662] The design 'micro_blaze_AMBA_BUS.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <C:\github\amba_bus\soc_AMBA_BUS\soc_AMBA_BUS.srcs\sources_1\bd\micro_blaze_AMBA_BUS\micro_blaze_AMBA_BUS.bd> 
VHDL Output written to : C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/micro_blaze_AMBA_BUS/synth/micro_blaze_AMBA_BUS.v
VHDL Output written to : C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/micro_blaze_AMBA_BUS/sim/micro_blaze_AMBA_BUS.v
VHDL Output written to : C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/micro_blaze_AMBA_BUS/hdl/micro_blaze_AMBA_BUS_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myip_axi_test_led_0 .
Exporting to file C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/micro_blaze_AMBA_BUS/hw_handoff/micro_blaze_AMBA_BUS.hwh
Generated Block Design Tcl file C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/micro_blaze_AMBA_BUS/hw_handoff/micro_blaze_AMBA_BUS_bd.tcl
Generated Hardware Definition File C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/micro_blaze_AMBA_BUS/synth/micro_blaze_AMBA_BUS.hwdef
[Sat Oct  5 13:39:55 2024] Launched synth_1...
Run output will be captured here: C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.runs/synth_1/runme.log
[Sat Oct  5 13:39:55 2024] Launched impl_1...
Run output will be captured here: C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.runs/impl_1/runme.log
ipx::edit_ip_in_project -upgrade true -name myip_axi_test_led_v1_0_project -directory C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.tmp/myip_axi_test_led_v1_0_project c:/github/amba_bus/ip_repo/myip_axi_test_led_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
create_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 2683.359 ; gain = 0.000
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/github/amba_bus/ip_repo/myip_axi_test_led_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/github/amba_bus/ip_repo/myip_axi_led_on_off_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/github/amba_bus/ip_repo/myip_axi_interface_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/github/amba_bus/ip_repo/myip_axi_test_led_1.0/src/axi_master_fsm.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/github/amba_bus/ip_repo/myip_axi_test_led_1.0/src/axi_slave_fsm.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/github/amba_bus/ip_repo/myip_axi_test_led_1.0/src/axi_top.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/github/amba_bus/ip_repo/myip_axi_test_led_1.0/hdl/myip_axi_test_led_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/github/amba_bus/ip_repo/myip_axi_test_led_1.0/hdl/myip_axi_test_led_v1_0.v:]
ipx::edit_ip_in_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 2683.359 ; gain = 0.000
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/github/amba_bus/ip_repo/myip_axi_test_led_1.0/component.xml' ignored by IP packager.
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/github/amba_bus/ip_repo/myip_axi_test_led_1.0/component.xml' ignored by IP packager.
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 3 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/github/amba_bus/ip_repo/myip_axi_test_led_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/github/amba_bus/ip_repo/myip_axi_test_led_1.0'
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:myip_axi_test_led:1.0 [get_ips  micro_blaze_AMBA_BUS_myip_axi_test_led_0_0] -log ip_upgrade.log
Upgrading 'C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/micro_blaze_AMBA_BUS/micro_blaze_AMBA_BUS.bd'
INFO: [IP_Flow 19-3422] Upgraded micro_blaze_AMBA_BUS_myip_axi_test_led_0_0 (myip_axi_test_led_v1.0 1.0) from revision 2 to revision 3
Wrote  : <C:\github\amba_bus\soc_AMBA_BUS\soc_AMBA_BUS.srcs\sources_1\bd\micro_blaze_AMBA_BUS\micro_blaze_AMBA_BUS.bd> 
Wrote  : <C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/micro_blaze_AMBA_BUS/ui/bd_d48dec44.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/github/amba_bus/soc_AMBA_BUS/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips micro_blaze_AMBA_BUS_myip_axi_test_led_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/micro_blaze_AMBA_BUS/micro_blaze_AMBA_BUS.bd]
Wrote  : <C:\github\amba_bus\soc_AMBA_BUS\soc_AMBA_BUS.srcs\sources_1\bd\micro_blaze_AMBA_BUS\micro_blaze_AMBA_BUS.bd> 
VHDL Output written to : C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/micro_blaze_AMBA_BUS/synth/micro_blaze_AMBA_BUS.v
VHDL Output written to : C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/micro_blaze_AMBA_BUS/sim/micro_blaze_AMBA_BUS.v
VHDL Output written to : C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/micro_blaze_AMBA_BUS/hdl/micro_blaze_AMBA_BUS_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myip_axi_test_led_0 .
Exporting to file C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/micro_blaze_AMBA_BUS/hw_handoff/micro_blaze_AMBA_BUS.hwh
Generated Block Design Tcl file C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/micro_blaze_AMBA_BUS/hw_handoff/micro_blaze_AMBA_BUS_bd.tcl
Generated Hardware Definition File C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/micro_blaze_AMBA_BUS/synth/micro_blaze_AMBA_BUS.hwdef
export_ip_user_files -of_objects [get_files C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/micro_blaze_AMBA_BUS/micro_blaze_AMBA_BUS.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/micro_blaze_AMBA_BUS/micro_blaze_AMBA_BUS.bd] -directory C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.ip_user_files/sim_scripts -ip_user_files_dir C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.ip_user_files -ipstatic_source_dir C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.cache/compile_simlib/modelsim} {questa=C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.cache/compile_simlib/questa} {riviera=C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.cache/compile_simlib/riviera} {activehdl=C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
regenerate_bd_layout
validate_bd_design -force
report_ip_status -name ip_status 
make_wrapper -files [get_files C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/micro_blaze_AMBA_BUS/micro_blaze_AMBA_BUS.bd] -top
INFO: [BD 41-1662] The design 'micro_blaze_AMBA_BUS.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <C:\github\amba_bus\soc_AMBA_BUS\soc_AMBA_BUS.srcs\sources_1\bd\micro_blaze_AMBA_BUS\micro_blaze_AMBA_BUS.bd> 
Wrote  : <C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/micro_blaze_AMBA_BUS/ui/bd_d48dec44.ui> 
VHDL Output written to : C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/micro_blaze_AMBA_BUS/synth/micro_blaze_AMBA_BUS.v
VHDL Output written to : C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/micro_blaze_AMBA_BUS/sim/micro_blaze_AMBA_BUS.v
VHDL Output written to : C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/micro_blaze_AMBA_BUS/hdl/micro_blaze_AMBA_BUS_wrapper.v
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
INFO: [BD 41-1662] The design 'micro_blaze_AMBA_BUS.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <C:\github\amba_bus\soc_AMBA_BUS\soc_AMBA_BUS.srcs\sources_1\bd\micro_blaze_AMBA_BUS\micro_blaze_AMBA_BUS.bd> 
Wrote  : <C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/micro_blaze_AMBA_BUS/ui/bd_d48dec44.ui> 
VHDL Output written to : C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/micro_blaze_AMBA_BUS/synth/micro_blaze_AMBA_BUS.v
VHDL Output written to : C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/micro_blaze_AMBA_BUS/sim/micro_blaze_AMBA_BUS.v
VHDL Output written to : C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/micro_blaze_AMBA_BUS/hdl/micro_blaze_AMBA_BUS_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myip_axi_test_led_0 .
Exporting to file C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/micro_blaze_AMBA_BUS/hw_handoff/micro_blaze_AMBA_BUS.hwh
Generated Block Design Tcl file C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/micro_blaze_AMBA_BUS/hw_handoff/micro_blaze_AMBA_BUS_bd.tcl
Generated Hardware Definition File C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/micro_blaze_AMBA_BUS/synth/micro_blaze_AMBA_BUS.hwdef
[Sat Oct  5 13:48:18 2024] Launched synth_1...
Run output will be captured here: C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.runs/synth_1/runme.log
[Sat Oct  5 13:48:18 2024] Launched impl_1...
Run output will be captured here: C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.runs/impl_1/runme.log
ipx::edit_ip_in_project -upgrade true -name myip_axi_test_led_v1_0_project -directory C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.tmp/myip_axi_test_led_v1_0_project c:/github/amba_bus/ip_repo/myip_axi_test_led_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
create_project: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2683.359 ; gain = 0.000
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/github/amba_bus/ip_repo/myip_axi_test_led_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/github/amba_bus/ip_repo/myip_axi_led_on_off_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/github/amba_bus/ip_repo/myip_axi_interface_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/github/amba_bus/ip_repo/myip_axi_test_led_1.0/src/axi_master_fsm.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/github/amba_bus/ip_repo/myip_axi_test_led_1.0/src/axi_slave_fsm.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/github/amba_bus/ip_repo/myip_axi_test_led_1.0/src/axi_top.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/github/amba_bus/ip_repo/myip_axi_test_led_1.0/hdl/myip_axi_test_led_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/github/amba_bus/ip_repo/myip_axi_test_led_1.0/hdl/myip_axi_test_led_v1_0.v:]
ipx::edit_ip_in_project: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 2683.359 ; gain = 0.000
update_compile_order -fileset sources_1
current_project soc_AMBA_BUS
current_project myip_axi_test_led_v1_0_project
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/github/amba_bus/ip_repo/myip_axi_test_led_1.0/component.xml' ignored by IP packager.
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 4 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/github/amba_bus/ip_repo/myip_axi_test_led_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/github/amba_bus/ip_repo/myip_axi_test_led_1.0'
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:myip_axi_test_led:1.0 [get_ips  micro_blaze_AMBA_BUS_myip_axi_test_led_0_0] -log ip_upgrade.log
Upgrading 'C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/micro_blaze_AMBA_BUS/micro_blaze_AMBA_BUS.bd'
INFO: [IP_Flow 19-3422] Upgraded micro_blaze_AMBA_BUS_myip_axi_test_led_0_0 (myip_axi_test_led_v1.0 1.0) from revision 3 to revision 4
Wrote  : <C:\github\amba_bus\soc_AMBA_BUS\soc_AMBA_BUS.srcs\sources_1\bd\micro_blaze_AMBA_BUS\micro_blaze_AMBA_BUS.bd> 
Wrote  : <C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/micro_blaze_AMBA_BUS/ui/bd_d48dec44.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/github/amba_bus/soc_AMBA_BUS/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips micro_blaze_AMBA_BUS_myip_axi_test_led_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/micro_blaze_AMBA_BUS/micro_blaze_AMBA_BUS.bd]
Wrote  : <C:\github\amba_bus\soc_AMBA_BUS\soc_AMBA_BUS.srcs\sources_1\bd\micro_blaze_AMBA_BUS\micro_blaze_AMBA_BUS.bd> 
VHDL Output written to : C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/micro_blaze_AMBA_BUS/synth/micro_blaze_AMBA_BUS.v
VHDL Output written to : C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/micro_blaze_AMBA_BUS/sim/micro_blaze_AMBA_BUS.v
VHDL Output written to : C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/micro_blaze_AMBA_BUS/hdl/micro_blaze_AMBA_BUS_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myip_axi_test_led_0 .
Exporting to file C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/micro_blaze_AMBA_BUS/hw_handoff/micro_blaze_AMBA_BUS.hwh
Generated Block Design Tcl file C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/micro_blaze_AMBA_BUS/hw_handoff/micro_blaze_AMBA_BUS_bd.tcl
Generated Hardware Definition File C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/micro_blaze_AMBA_BUS/synth/micro_blaze_AMBA_BUS.hwdef
export_ip_user_files -of_objects [get_files C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/micro_blaze_AMBA_BUS/micro_blaze_AMBA_BUS.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/micro_blaze_AMBA_BUS/micro_blaze_AMBA_BUS.bd] -directory C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.ip_user_files/sim_scripts -ip_user_files_dir C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.ip_user_files -ipstatic_source_dir C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.cache/compile_simlib/modelsim} {questa=C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.cache/compile_simlib/questa} {riviera=C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.cache/compile_simlib/riviera} {activehdl=C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
validate_bd_design -force
make_wrapper -files [get_files C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/micro_blaze_AMBA_BUS/micro_blaze_AMBA_BUS.bd] -top
INFO: [BD 41-1662] The design 'micro_blaze_AMBA_BUS.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <C:\github\amba_bus\soc_AMBA_BUS\soc_AMBA_BUS.srcs\sources_1\bd\micro_blaze_AMBA_BUS\micro_blaze_AMBA_BUS.bd> 
VHDL Output written to : C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/micro_blaze_AMBA_BUS/synth/micro_blaze_AMBA_BUS.v
VHDL Output written to : C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/micro_blaze_AMBA_BUS/sim/micro_blaze_AMBA_BUS.v
VHDL Output written to : C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/micro_blaze_AMBA_BUS/hdl/micro_blaze_AMBA_BUS_wrapper.v
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
INFO: [BD 41-1662] The design 'micro_blaze_AMBA_BUS.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <C:\github\amba_bus\soc_AMBA_BUS\soc_AMBA_BUS.srcs\sources_1\bd\micro_blaze_AMBA_BUS\micro_blaze_AMBA_BUS.bd> 
VHDL Output written to : C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/micro_blaze_AMBA_BUS/synth/micro_blaze_AMBA_BUS.v
VHDL Output written to : C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/micro_blaze_AMBA_BUS/sim/micro_blaze_AMBA_BUS.v
VHDL Output written to : C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/micro_blaze_AMBA_BUS/hdl/micro_blaze_AMBA_BUS_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myip_axi_test_led_0 .
Exporting to file C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/micro_blaze_AMBA_BUS/hw_handoff/micro_blaze_AMBA_BUS.hwh
Generated Block Design Tcl file C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/micro_blaze_AMBA_BUS/hw_handoff/micro_blaze_AMBA_BUS_bd.tcl
Generated Hardware Definition File C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/micro_blaze_AMBA_BUS/synth/micro_blaze_AMBA_BUS.hwdef
[Sat Oct  5 13:55:54 2024] Launched synth_1...
Run output will be captured here: C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.runs/synth_1/runme.log
[Sat Oct  5 13:55:54 2024] Launched impl_1...
Run output will be captured here: C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.runs/impl_1/runme.log
write_hw_platform -fixed -force  -file C:/github/amba_bus/soc_AMBA_BUS/micro_blaze_AMBA_BUS_wrapper.xsa
INFO: [Vivado 12-4895] Creating Hardware Platform: C:/github/amba_bus/soc_AMBA_BUS/micro_blaze_AMBA_BUS_wrapper.xsa ...
INFO: [Hsi 55-2053] elapsed time for repository (C:/Xilinx/Vivado/2019.2/data\embeddedsw) loading 1 seconds
WARNING: [Project 1-645] Board images not set in Hardware Platform.
INFO: [Vivado 12-4896] Successfully created Hardware Platform: C:/github/amba_bus/soc_AMBA_BUS/micro_blaze_AMBA_BUS_wrapper.xsa
write_hw_platform -fixed -force  -include_bit -file C:/github/amba_bus/soc_AMBA_BUS/micro_blaze_AMBA_BUS_wrapper.xsa
INFO: [Vivado 12-4895] Creating Hardware Platform: C:/github/amba_bus/soc_AMBA_BUS/micro_blaze_AMBA_BUS_wrapper.xsa ...
WARNING: [Project 1-645] Board images not set in Hardware Platform.
INFO: [Vivado 12-4896] Successfully created Hardware Platform: C:/github/amba_bus/soc_AMBA_BUS/micro_blaze_AMBA_BUS_wrapper.xsa
INFO: [Vivado 12-8231] Launching Vitis
INFO: [Vivado 12-417] Running vitis
INFO: [Vivado 12-8232] Vitis launch initiated. Please check console for any further messages.
add_files -norecurse C:/github/amba_bus/axi_top.v
update_compile_order -fileset sources_1
