# Suggested Study Plan
&ensp; *1- "PLL System-Level":* </br>
&ensp; &ensp; &ensp; Understand the general operation of PLLs + how to derive the open & closed loop equations. </br>
&ensp; &ensp; &ensp; &ensp; &ensp; a) Start with CH 16 of Prof. Razavi's reference "Design of Analog CMOS Integrated Circuits" 3rd ed. </br>
&ensp; &ensp; &ensp; &ensp; &ensp; b) Follow the equations in Prof. Sang-Soo Lee's EE230 lecture notes. </br>
&ensp; &ensp; &ensp; &ensp; &ensp; => [Project] Generate the open-loop & the closed-loop Bode Plots using Matlab & VerilogA. </br></br>
&ensp; *2- "PLL Circuit Blocks":* </br>
&ensp; &ensp; &ensp; Understand how to build each building block on the transistor level. </br>
&ensp; &ensp; &ensp; &ensp; &ensp; a) Prof. Sam Palermo's ECEN620 lecture notes explains the specifics of each block along with showing the common topologies. </br>
&ensp; &ensp; &ensp; &ensp; &ensp; b) Eng. Dennis Fischette's Tutorial presents practical tips for building PLL blocks based on what's done in industry . </br>
&ensp; &ensp; &ensp; &ensp; &ensp; => [Project] Build each individual block on Cadence Virtuoso. </br></br>
&ensp; *3- "Jitter & Phase Noise Understanding":* </br>
&ensp; &ensp; &ensp; Understand the relationship between phase noise & jitter + understand how each block contributes to the total phase noise. </br>
&ensp; &ensp; &ensp; &ensp; &ensp; a) Check the technical notes about PLL jitter & phase noise below. </br>
&ensp; &ensp; &ensp; &ensp; &ensp; => [Project] Connect all the circuit blocks together, & optimize based on the jitter & the phase noise requirements.</br></br> </br>
