Analysis & Synthesis report for test
Sun Dec 04 14:43:24 2016
Quartus Prime Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. General Register Statistics
  9. Parameter Settings for User Entity Instance: clock108:comb_1109|altpll:altpll_component
 10. altpll Parameter Settings by Entity Instance
 11. Port Connectivity Checks: "color:comb_1854"
 12. Port Connectivity Checks: "V_SYNC:comb_1111"
 13. Port Connectivity Checks: "H_SYNC:comb_1110"
 14. Port Connectivity Checks: "clock108:comb_1109"
 15. Port Connectivity Checks: "countingRefresh:comb_1108"
 16. Port Connectivity Checks: "kbInput:kbIn"
 17. Post-Synthesis Netlist Statistics for Top Partition
 18. Elapsed Time Per Partition
 19. Analysis & Synthesis Messages
 20. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2016  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun Dec 04 14:43:24 2016       ;
; Quartus Prime Version              ; 16.1.0 Build 196 10/24/2016 SJ Lite Edition ;
; Revision Name                      ; test                                        ;
; Top-level Entity Name              ; test                                        ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 554                                         ;
;     Total combinational functions  ; 554                                         ;
;     Dedicated logic registers      ; 146                                         ;
; Total registers                    ; 146                                         ;
; Total pins                         ; 38                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; test               ; test               ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                          ; Enable             ; Enable             ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                 ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                             ; Library ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------+---------+
; test.v                           ; yes             ; Auto-Found Verilog HDL File  ; C:/Users/Ben/Documents/GitHub/ECE287FinalProject/test.v                  ;         ;
; kbinput.v                        ; yes             ; Auto-Found Verilog HDL File  ; C:/Users/Ben/Documents/GitHub/ECE287FinalProject/kbinput.v               ;         ;
; altpll.tdf                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altpll.tdf        ;         ;
; aglobal161.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/aglobal161.inc    ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/stratix_pll.inc   ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/stratixii_pll.inc ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/cycloneii_pll.inc ;         ;
; db/clock108_altpll.v             ; yes             ; Auto-Generated Megafunction  ; C:/Users/Ben/Documents/GitHub/ECE287FinalProject/db/clock108_altpll.v    ;         ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 554       ;
;                                             ;           ;
; Total combinational functions               ; 554       ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 129       ;
;     -- 3 input functions                    ; 203       ;
;     -- <=2 input functions                  ; 222       ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 180       ;
;     -- arithmetic mode                      ; 374       ;
;                                             ;           ;
; Total registers                             ; 146       ;
;     -- Dedicated logic registers            ; 146       ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 38        ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 0         ;
;                                             ;           ;
; Total PLLs                                  ; 1         ;
;     -- PLLs                                 ; 1         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 83        ;
; Total fan-out                               ; 1986      ;
; Average fan-out                             ; 2.56      ;
+---------------------------------------------+-----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                     ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------+-----------------+--------------+
; Compilation Hierarchy Node                ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                             ; Entity Name     ; Library Name ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------+-----------------+--------------+
; |test                                     ; 554 (440)           ; 146 (82)                  ; 0           ; 0            ; 0       ; 0         ; 38   ; 0            ; |test                                                                           ; test            ; work         ;
;    |H_SYNC:comb_1110|                     ; 49 (49)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test|H_SYNC:comb_1110                                                          ; H_SYNC          ; work         ;
;    |V_SYNC:comb_1111|                     ; 43 (43)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test|V_SYNC:comb_1111                                                          ; V_SYNC          ; work         ;
;    |clock108:comb_1109|                   ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test|clock108:comb_1109                                                        ; clock108        ; work         ;
;       |altpll:altpll_component|           ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test|clock108:comb_1109|altpll:altpll_component                                ; altpll          ; work         ;
;          |clock108_altpll:auto_generated| ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test|clock108:comb_1109|altpll:altpll_component|clock108_altpll:auto_generated ; clock108_altpll ; work         ;
;    |color:comb_1854|                      ; 22 (22)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test|color:comb_1854                                                           ; color           ; work         ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 146   ;
; Number of registers using Synchronous Clear  ; 64    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clock108:comb_1109|altpll:altpll_component ;
+-------------------------------+----------------------------+----------------------------+
; Parameter Name                ; Value                      ; Type                       ;
+-------------------------------+----------------------------+----------------------------+
; OPERATION_MODE                ; NORMAL                     ; Untyped                    ;
; PLL_TYPE                      ; AUTO                       ; Untyped                    ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=clock108 ; Untyped                    ;
; QUALIFY_CONF_DONE             ; OFF                        ; Untyped                    ;
; COMPENSATE_CLOCK              ; CLK0                       ; Untyped                    ;
; SCAN_CHAIN                    ; LONG                       ; Untyped                    ;
; PRIMARY_CLOCK                 ; INCLK0                     ; Untyped                    ;
; INCLK0_INPUT_FREQUENCY        ; 20000                      ; Signed Integer             ;
; INCLK1_INPUT_FREQUENCY        ; 0                          ; Untyped                    ;
; GATE_LOCK_SIGNAL              ; NO                         ; Untyped                    ;
; GATE_LOCK_COUNTER             ; 0                          ; Untyped                    ;
; LOCK_HIGH                     ; 1                          ; Untyped                    ;
; LOCK_LOW                      ; 1                          ; Untyped                    ;
; VALID_LOCK_MULTIPLIER         ; 1                          ; Untyped                    ;
; INVALID_LOCK_MULTIPLIER       ; 5                          ; Untyped                    ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                        ; Untyped                    ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                        ; Untyped                    ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                        ; Untyped                    ;
; SKIP_VCO                      ; OFF                        ; Untyped                    ;
; SWITCH_OVER_COUNTER           ; 0                          ; Untyped                    ;
; SWITCH_OVER_TYPE              ; AUTO                       ; Untyped                    ;
; FEEDBACK_SOURCE               ; EXTCLK0                    ; Untyped                    ;
; BANDWIDTH                     ; 0                          ; Untyped                    ;
; BANDWIDTH_TYPE                ; AUTO                       ; Untyped                    ;
; SPREAD_FREQUENCY              ; 0                          ; Untyped                    ;
; DOWN_SPREAD                   ; 0                          ; Untyped                    ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                        ; Untyped                    ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                        ; Untyped                    ;
; CLK9_MULTIPLY_BY              ; 0                          ; Untyped                    ;
; CLK8_MULTIPLY_BY              ; 0                          ; Untyped                    ;
; CLK7_MULTIPLY_BY              ; 0                          ; Untyped                    ;
; CLK6_MULTIPLY_BY              ; 0                          ; Untyped                    ;
; CLK5_MULTIPLY_BY              ; 1                          ; Untyped                    ;
; CLK4_MULTIPLY_BY              ; 1                          ; Untyped                    ;
; CLK3_MULTIPLY_BY              ; 1                          ; Untyped                    ;
; CLK2_MULTIPLY_BY              ; 1                          ; Untyped                    ;
; CLK1_MULTIPLY_BY              ; 1                          ; Untyped                    ;
; CLK0_MULTIPLY_BY              ; 54                         ; Signed Integer             ;
; CLK9_DIVIDE_BY                ; 0                          ; Untyped                    ;
; CLK8_DIVIDE_BY                ; 0                          ; Untyped                    ;
; CLK7_DIVIDE_BY                ; 0                          ; Untyped                    ;
; CLK6_DIVIDE_BY                ; 0                          ; Untyped                    ;
; CLK5_DIVIDE_BY                ; 1                          ; Untyped                    ;
; CLK4_DIVIDE_BY                ; 1                          ; Untyped                    ;
; CLK3_DIVIDE_BY                ; 1                          ; Untyped                    ;
; CLK2_DIVIDE_BY                ; 1                          ; Untyped                    ;
; CLK1_DIVIDE_BY                ; 1                          ; Untyped                    ;
; CLK0_DIVIDE_BY                ; 25                         ; Signed Integer             ;
; CLK9_PHASE_SHIFT              ; 0                          ; Untyped                    ;
; CLK8_PHASE_SHIFT              ; 0                          ; Untyped                    ;
; CLK7_PHASE_SHIFT              ; 0                          ; Untyped                    ;
; CLK6_PHASE_SHIFT              ; 0                          ; Untyped                    ;
; CLK5_PHASE_SHIFT              ; 0                          ; Untyped                    ;
; CLK4_PHASE_SHIFT              ; 0                          ; Untyped                    ;
; CLK3_PHASE_SHIFT              ; 0                          ; Untyped                    ;
; CLK2_PHASE_SHIFT              ; 0                          ; Untyped                    ;
; CLK1_PHASE_SHIFT              ; 0                          ; Untyped                    ;
; CLK0_PHASE_SHIFT              ; 0                          ; Untyped                    ;
; CLK5_TIME_DELAY               ; 0                          ; Untyped                    ;
; CLK4_TIME_DELAY               ; 0                          ; Untyped                    ;
; CLK3_TIME_DELAY               ; 0                          ; Untyped                    ;
; CLK2_TIME_DELAY               ; 0                          ; Untyped                    ;
; CLK1_TIME_DELAY               ; 0                          ; Untyped                    ;
; CLK0_TIME_DELAY               ; 0                          ; Untyped                    ;
; CLK9_DUTY_CYCLE               ; 50                         ; Untyped                    ;
; CLK8_DUTY_CYCLE               ; 50                         ; Untyped                    ;
; CLK7_DUTY_CYCLE               ; 50                         ; Untyped                    ;
; CLK6_DUTY_CYCLE               ; 50                         ; Untyped                    ;
; CLK5_DUTY_CYCLE               ; 50                         ; Untyped                    ;
; CLK4_DUTY_CYCLE               ; 50                         ; Untyped                    ;
; CLK3_DUTY_CYCLE               ; 50                         ; Untyped                    ;
; CLK2_DUTY_CYCLE               ; 50                         ; Untyped                    ;
; CLK1_DUTY_CYCLE               ; 50                         ; Untyped                    ;
; CLK0_DUTY_CYCLE               ; 50                         ; Signed Integer             ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                    ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                    ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                    ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                    ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                    ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                    ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                    ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                    ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                    ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                    ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                    ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                    ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                    ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                    ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                    ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                    ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                    ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                    ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                    ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                    ;
; LOCK_WINDOW_UI                ;  0.05                      ; Untyped                    ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                     ; Untyped                    ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                     ; Untyped                    ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                     ; Untyped                    ;
; DPA_MULTIPLY_BY               ; 0                          ; Untyped                    ;
; DPA_DIVIDE_BY                 ; 1                          ; Untyped                    ;
; DPA_DIVIDER                   ; 0                          ; Untyped                    ;
; EXTCLK3_MULTIPLY_BY           ; 1                          ; Untyped                    ;
; EXTCLK2_MULTIPLY_BY           ; 1                          ; Untyped                    ;
; EXTCLK1_MULTIPLY_BY           ; 1                          ; Untyped                    ;
; EXTCLK0_MULTIPLY_BY           ; 1                          ; Untyped                    ;
; EXTCLK3_DIVIDE_BY             ; 1                          ; Untyped                    ;
; EXTCLK2_DIVIDE_BY             ; 1                          ; Untyped                    ;
; EXTCLK1_DIVIDE_BY             ; 1                          ; Untyped                    ;
; EXTCLK0_DIVIDE_BY             ; 1                          ; Untyped                    ;
; EXTCLK3_PHASE_SHIFT           ; 0                          ; Untyped                    ;
; EXTCLK2_PHASE_SHIFT           ; 0                          ; Untyped                    ;
; EXTCLK1_PHASE_SHIFT           ; 0                          ; Untyped                    ;
; EXTCLK0_PHASE_SHIFT           ; 0                          ; Untyped                    ;
; EXTCLK3_TIME_DELAY            ; 0                          ; Untyped                    ;
; EXTCLK2_TIME_DELAY            ; 0                          ; Untyped                    ;
; EXTCLK1_TIME_DELAY            ; 0                          ; Untyped                    ;
; EXTCLK0_TIME_DELAY            ; 0                          ; Untyped                    ;
; EXTCLK3_DUTY_CYCLE            ; 50                         ; Untyped                    ;
; EXTCLK2_DUTY_CYCLE            ; 50                         ; Untyped                    ;
; EXTCLK1_DUTY_CYCLE            ; 50                         ; Untyped                    ;
; EXTCLK0_DUTY_CYCLE            ; 50                         ; Untyped                    ;
; VCO_MULTIPLY_BY               ; 0                          ; Untyped                    ;
; VCO_DIVIDE_BY                 ; 0                          ; Untyped                    ;
; SCLKOUT0_PHASE_SHIFT          ; 0                          ; Untyped                    ;
; SCLKOUT1_PHASE_SHIFT          ; 0                          ; Untyped                    ;
; VCO_MIN                       ; 0                          ; Untyped                    ;
; VCO_MAX                       ; 0                          ; Untyped                    ;
; VCO_CENTER                    ; 0                          ; Untyped                    ;
; PFD_MIN                       ; 0                          ; Untyped                    ;
; PFD_MAX                       ; 0                          ; Untyped                    ;
; M_INITIAL                     ; 0                          ; Untyped                    ;
; M                             ; 0                          ; Untyped                    ;
; N                             ; 1                          ; Untyped                    ;
; M2                            ; 1                          ; Untyped                    ;
; N2                            ; 1                          ; Untyped                    ;
; SS                            ; 1                          ; Untyped                    ;
; C0_HIGH                       ; 0                          ; Untyped                    ;
; C1_HIGH                       ; 0                          ; Untyped                    ;
; C2_HIGH                       ; 0                          ; Untyped                    ;
; C3_HIGH                       ; 0                          ; Untyped                    ;
; C4_HIGH                       ; 0                          ; Untyped                    ;
; C5_HIGH                       ; 0                          ; Untyped                    ;
; C6_HIGH                       ; 0                          ; Untyped                    ;
; C7_HIGH                       ; 0                          ; Untyped                    ;
; C8_HIGH                       ; 0                          ; Untyped                    ;
; C9_HIGH                       ; 0                          ; Untyped                    ;
; C0_LOW                        ; 0                          ; Untyped                    ;
; C1_LOW                        ; 0                          ; Untyped                    ;
; C2_LOW                        ; 0                          ; Untyped                    ;
; C3_LOW                        ; 0                          ; Untyped                    ;
; C4_LOW                        ; 0                          ; Untyped                    ;
; C5_LOW                        ; 0                          ; Untyped                    ;
; C6_LOW                        ; 0                          ; Untyped                    ;
; C7_LOW                        ; 0                          ; Untyped                    ;
; C8_LOW                        ; 0                          ; Untyped                    ;
; C9_LOW                        ; 0                          ; Untyped                    ;
; C0_INITIAL                    ; 0                          ; Untyped                    ;
; C1_INITIAL                    ; 0                          ; Untyped                    ;
; C2_INITIAL                    ; 0                          ; Untyped                    ;
; C3_INITIAL                    ; 0                          ; Untyped                    ;
; C4_INITIAL                    ; 0                          ; Untyped                    ;
; C5_INITIAL                    ; 0                          ; Untyped                    ;
; C6_INITIAL                    ; 0                          ; Untyped                    ;
; C7_INITIAL                    ; 0                          ; Untyped                    ;
; C8_INITIAL                    ; 0                          ; Untyped                    ;
; C9_INITIAL                    ; 0                          ; Untyped                    ;
; C0_MODE                       ; BYPASS                     ; Untyped                    ;
; C1_MODE                       ; BYPASS                     ; Untyped                    ;
; C2_MODE                       ; BYPASS                     ; Untyped                    ;
; C3_MODE                       ; BYPASS                     ; Untyped                    ;
; C4_MODE                       ; BYPASS                     ; Untyped                    ;
; C5_MODE                       ; BYPASS                     ; Untyped                    ;
; C6_MODE                       ; BYPASS                     ; Untyped                    ;
; C7_MODE                       ; BYPASS                     ; Untyped                    ;
; C8_MODE                       ; BYPASS                     ; Untyped                    ;
; C9_MODE                       ; BYPASS                     ; Untyped                    ;
; C0_PH                         ; 0                          ; Untyped                    ;
; C1_PH                         ; 0                          ; Untyped                    ;
; C2_PH                         ; 0                          ; Untyped                    ;
; C3_PH                         ; 0                          ; Untyped                    ;
; C4_PH                         ; 0                          ; Untyped                    ;
; C5_PH                         ; 0                          ; Untyped                    ;
; C6_PH                         ; 0                          ; Untyped                    ;
; C7_PH                         ; 0                          ; Untyped                    ;
; C8_PH                         ; 0                          ; Untyped                    ;
; C9_PH                         ; 0                          ; Untyped                    ;
; L0_HIGH                       ; 1                          ; Untyped                    ;
; L1_HIGH                       ; 1                          ; Untyped                    ;
; G0_HIGH                       ; 1                          ; Untyped                    ;
; G1_HIGH                       ; 1                          ; Untyped                    ;
; G2_HIGH                       ; 1                          ; Untyped                    ;
; G3_HIGH                       ; 1                          ; Untyped                    ;
; E0_HIGH                       ; 1                          ; Untyped                    ;
; E1_HIGH                       ; 1                          ; Untyped                    ;
; E2_HIGH                       ; 1                          ; Untyped                    ;
; E3_HIGH                       ; 1                          ; Untyped                    ;
; L0_LOW                        ; 1                          ; Untyped                    ;
; L1_LOW                        ; 1                          ; Untyped                    ;
; G0_LOW                        ; 1                          ; Untyped                    ;
; G1_LOW                        ; 1                          ; Untyped                    ;
; G2_LOW                        ; 1                          ; Untyped                    ;
; G3_LOW                        ; 1                          ; Untyped                    ;
; E0_LOW                        ; 1                          ; Untyped                    ;
; E1_LOW                        ; 1                          ; Untyped                    ;
; E2_LOW                        ; 1                          ; Untyped                    ;
; E3_LOW                        ; 1                          ; Untyped                    ;
; L0_INITIAL                    ; 1                          ; Untyped                    ;
; L1_INITIAL                    ; 1                          ; Untyped                    ;
; G0_INITIAL                    ; 1                          ; Untyped                    ;
; G1_INITIAL                    ; 1                          ; Untyped                    ;
; G2_INITIAL                    ; 1                          ; Untyped                    ;
; G3_INITIAL                    ; 1                          ; Untyped                    ;
; E0_INITIAL                    ; 1                          ; Untyped                    ;
; E1_INITIAL                    ; 1                          ; Untyped                    ;
; E2_INITIAL                    ; 1                          ; Untyped                    ;
; E3_INITIAL                    ; 1                          ; Untyped                    ;
; L0_MODE                       ; BYPASS                     ; Untyped                    ;
; L1_MODE                       ; BYPASS                     ; Untyped                    ;
; G0_MODE                       ; BYPASS                     ; Untyped                    ;
; G1_MODE                       ; BYPASS                     ; Untyped                    ;
; G2_MODE                       ; BYPASS                     ; Untyped                    ;
; G3_MODE                       ; BYPASS                     ; Untyped                    ;
; E0_MODE                       ; BYPASS                     ; Untyped                    ;
; E1_MODE                       ; BYPASS                     ; Untyped                    ;
; E2_MODE                       ; BYPASS                     ; Untyped                    ;
; E3_MODE                       ; BYPASS                     ; Untyped                    ;
; L0_PH                         ; 0                          ; Untyped                    ;
; L1_PH                         ; 0                          ; Untyped                    ;
; G0_PH                         ; 0                          ; Untyped                    ;
; G1_PH                         ; 0                          ; Untyped                    ;
; G2_PH                         ; 0                          ; Untyped                    ;
; G3_PH                         ; 0                          ; Untyped                    ;
; E0_PH                         ; 0                          ; Untyped                    ;
; E1_PH                         ; 0                          ; Untyped                    ;
; E2_PH                         ; 0                          ; Untyped                    ;
; E3_PH                         ; 0                          ; Untyped                    ;
; M_PH                          ; 0                          ; Untyped                    ;
; C1_USE_CASC_IN                ; OFF                        ; Untyped                    ;
; C2_USE_CASC_IN                ; OFF                        ; Untyped                    ;
; C3_USE_CASC_IN                ; OFF                        ; Untyped                    ;
; C4_USE_CASC_IN                ; OFF                        ; Untyped                    ;
; C5_USE_CASC_IN                ; OFF                        ; Untyped                    ;
; C6_USE_CASC_IN                ; OFF                        ; Untyped                    ;
; C7_USE_CASC_IN                ; OFF                        ; Untyped                    ;
; C8_USE_CASC_IN                ; OFF                        ; Untyped                    ;
; C9_USE_CASC_IN                ; OFF                        ; Untyped                    ;
; CLK0_COUNTER                  ; G0                         ; Untyped                    ;
; CLK1_COUNTER                  ; G0                         ; Untyped                    ;
; CLK2_COUNTER                  ; G0                         ; Untyped                    ;
; CLK3_COUNTER                  ; G0                         ; Untyped                    ;
; CLK4_COUNTER                  ; G0                         ; Untyped                    ;
; CLK5_COUNTER                  ; G0                         ; Untyped                    ;
; CLK6_COUNTER                  ; E0                         ; Untyped                    ;
; CLK7_COUNTER                  ; E1                         ; Untyped                    ;
; CLK8_COUNTER                  ; E2                         ; Untyped                    ;
; CLK9_COUNTER                  ; E3                         ; Untyped                    ;
; L0_TIME_DELAY                 ; 0                          ; Untyped                    ;
; L1_TIME_DELAY                 ; 0                          ; Untyped                    ;
; G0_TIME_DELAY                 ; 0                          ; Untyped                    ;
; G1_TIME_DELAY                 ; 0                          ; Untyped                    ;
; G2_TIME_DELAY                 ; 0                          ; Untyped                    ;
; G3_TIME_DELAY                 ; 0                          ; Untyped                    ;
; E0_TIME_DELAY                 ; 0                          ; Untyped                    ;
; E1_TIME_DELAY                 ; 0                          ; Untyped                    ;
; E2_TIME_DELAY                 ; 0                          ; Untyped                    ;
; E3_TIME_DELAY                 ; 0                          ; Untyped                    ;
; M_TIME_DELAY                  ; 0                          ; Untyped                    ;
; N_TIME_DELAY                  ; 0                          ; Untyped                    ;
; EXTCLK3_COUNTER               ; E3                         ; Untyped                    ;
; EXTCLK2_COUNTER               ; E2                         ; Untyped                    ;
; EXTCLK1_COUNTER               ; E1                         ; Untyped                    ;
; EXTCLK0_COUNTER               ; E0                         ; Untyped                    ;
; ENABLE0_COUNTER               ; L0                         ; Untyped                    ;
; ENABLE1_COUNTER               ; L0                         ; Untyped                    ;
; CHARGE_PUMP_CURRENT           ; 2                          ; Untyped                    ;
; LOOP_FILTER_R                 ;  1.000000                  ; Untyped                    ;
; LOOP_FILTER_C                 ; 5                          ; Untyped                    ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                       ; Untyped                    ;
; LOOP_FILTER_R_BITS            ; 9999                       ; Untyped                    ;
; LOOP_FILTER_C_BITS            ; 9999                       ; Untyped                    ;
; VCO_POST_SCALE                ; 0                          ; Untyped                    ;
; CLK2_OUTPUT_FREQUENCY         ; 0                          ; Untyped                    ;
; CLK1_OUTPUT_FREQUENCY         ; 0                          ; Untyped                    ;
; CLK0_OUTPUT_FREQUENCY         ; 0                          ; Untyped                    ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E               ; Untyped                    ;
; PORT_CLKENA0                  ; PORT_UNUSED                ; Untyped                    ;
; PORT_CLKENA1                  ; PORT_UNUSED                ; Untyped                    ;
; PORT_CLKENA2                  ; PORT_UNUSED                ; Untyped                    ;
; PORT_CLKENA3                  ; PORT_UNUSED                ; Untyped                    ;
; PORT_CLKENA4                  ; PORT_UNUSED                ; Untyped                    ;
; PORT_CLKENA5                  ; PORT_UNUSED                ; Untyped                    ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY          ; Untyped                    ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY          ; Untyped                    ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY          ; Untyped                    ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY          ; Untyped                    ;
; PORT_EXTCLK0                  ; PORT_UNUSED                ; Untyped                    ;
; PORT_EXTCLK1                  ; PORT_UNUSED                ; Untyped                    ;
; PORT_EXTCLK2                  ; PORT_UNUSED                ; Untyped                    ;
; PORT_EXTCLK3                  ; PORT_UNUSED                ; Untyped                    ;
; PORT_CLKBAD0                  ; PORT_UNUSED                ; Untyped                    ;
; PORT_CLKBAD1                  ; PORT_UNUSED                ; Untyped                    ;
; PORT_CLK0                     ; PORT_USED                  ; Untyped                    ;
; PORT_CLK1                     ; PORT_UNUSED                ; Untyped                    ;
; PORT_CLK2                     ; PORT_UNUSED                ; Untyped                    ;
; PORT_CLK3                     ; PORT_UNUSED                ; Untyped                    ;
; PORT_CLK4                     ; PORT_UNUSED                ; Untyped                    ;
; PORT_CLK5                     ; PORT_UNUSED                ; Untyped                    ;
; PORT_CLK6                     ; PORT_UNUSED                ; Untyped                    ;
; PORT_CLK7                     ; PORT_UNUSED                ; Untyped                    ;
; PORT_CLK8                     ; PORT_UNUSED                ; Untyped                    ;
; PORT_CLK9                     ; PORT_UNUSED                ; Untyped                    ;
; PORT_SCANDATA                 ; PORT_UNUSED                ; Untyped                    ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                ; Untyped                    ;
; PORT_SCANDONE                 ; PORT_UNUSED                ; Untyped                    ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY          ; Untyped                    ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY          ; Untyped                    ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                ; Untyped                    ;
; PORT_CLKLOSS                  ; PORT_UNUSED                ; Untyped                    ;
; PORT_INCLK1                   ; PORT_UNUSED                ; Untyped                    ;
; PORT_INCLK0                   ; PORT_USED                  ; Untyped                    ;
; PORT_FBIN                     ; PORT_UNUSED                ; Untyped                    ;
; PORT_PLLENA                   ; PORT_UNUSED                ; Untyped                    ;
; PORT_CLKSWITCH                ; PORT_UNUSED                ; Untyped                    ;
; PORT_ARESET                   ; PORT_USED                  ; Untyped                    ;
; PORT_PFDENA                   ; PORT_UNUSED                ; Untyped                    ;
; PORT_SCANCLK                  ; PORT_UNUSED                ; Untyped                    ;
; PORT_SCANACLR                 ; PORT_UNUSED                ; Untyped                    ;
; PORT_SCANREAD                 ; PORT_UNUSED                ; Untyped                    ;
; PORT_SCANWRITE                ; PORT_UNUSED                ; Untyped                    ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY          ; Untyped                    ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY          ; Untyped                    ;
; PORT_LOCKED                   ; PORT_USED                  ; Untyped                    ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                ; Untyped                    ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY          ; Untyped                    ;
; PORT_PHASEDONE                ; PORT_UNUSED                ; Untyped                    ;
; PORT_PHASESTEP                ; PORT_UNUSED                ; Untyped                    ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                ; Untyped                    ;
; PORT_SCANCLKENA               ; PORT_UNUSED                ; Untyped                    ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                ; Untyped                    ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY          ; Untyped                    ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY          ; Untyped                    ;
; M_TEST_SOURCE                 ; 5                          ; Untyped                    ;
; C0_TEST_SOURCE                ; 5                          ; Untyped                    ;
; C1_TEST_SOURCE                ; 5                          ; Untyped                    ;
; C2_TEST_SOURCE                ; 5                          ; Untyped                    ;
; C3_TEST_SOURCE                ; 5                          ; Untyped                    ;
; C4_TEST_SOURCE                ; 5                          ; Untyped                    ;
; C5_TEST_SOURCE                ; 5                          ; Untyped                    ;
; C6_TEST_SOURCE                ; 5                          ; Untyped                    ;
; C7_TEST_SOURCE                ; 5                          ; Untyped                    ;
; C8_TEST_SOURCE                ; 5                          ; Untyped                    ;
; C9_TEST_SOURCE                ; 5                          ; Untyped                    ;
; CBXI_PARAMETER                ; clock108_altpll            ; Untyped                    ;
; VCO_FREQUENCY_CONTROL         ; AUTO                       ; Untyped                    ;
; VCO_PHASE_SHIFT_STEP          ; 0                          ; Untyped                    ;
; WIDTH_CLOCK                   ; 5                          ; Signed Integer             ;
; WIDTH_PHASECOUNTERSELECT      ; 4                          ; Untyped                    ;
; USING_FBMIMICBIDIR_PORT       ; OFF                        ; Untyped                    ;
; DEVICE_FAMILY                 ; Cyclone IV E               ; Untyped                    ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                     ; Untyped                    ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                        ; Untyped                    ;
; AUTO_CARRY_CHAINS             ; ON                         ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS          ; OFF                        ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS           ; ON                         ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS        ; OFF                        ; IGNORE_CASCADE             ;
+-------------------------------+----------------------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                               ;
+-------------------------------+--------------------------------------------+
; Name                          ; Value                                      ;
+-------------------------------+--------------------------------------------+
; Number of entity instances    ; 1                                          ;
; Entity Instance               ; clock108:comb_1109|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                     ;
;     -- PLL_TYPE               ; AUTO                                       ;
;     -- PRIMARY_CLOCK          ; INCLK0                                     ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                      ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                          ;
;     -- VCO_MULTIPLY_BY        ; 0                                          ;
;     -- VCO_DIVIDE_BY          ; 0                                          ;
+-------------------------------+--------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "color:comb_1854"                                                                                                                             ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                      ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; box38 ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "V_SYNC:comb_1111"                                                                                                               ;
+--------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                       ;
+--------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; bout   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                           ;
; Ycount ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (31 bits) it drives; bit(s) "Ycount[31..31]" have no fanouts ;
+--------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "H_SYNC:comb_1110"                                                                                                               ;
+--------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                       ;
+--------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; bout   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                           ;
; Xcount ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (31 bits) it drives; bit(s) "Xcount[31..31]" have no fanouts ;
+--------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "clock108:comb_1109"                                                                   ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; locked ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "countingRefresh:comb_1108"                                                                                                                     ;
+-------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                                                       ;
+-------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; X     ; Input  ; Warning  ; Input port expression (31 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "X[31..31]" will be connected to GND. ;
; Y     ; Input  ; Warning  ; Input port expression (31 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "Y[31..31]" will be connected to GND. ;
; count ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                           ;
+-------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "kbInput:kbIn"                                                                            ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; direction ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; reset     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 38                          ;
; cycloneiii_ff         ; 146                         ;
;     SCLR              ; 64                          ;
;     plain             ; 82                          ;
; cycloneiii_lcell_comb ; 556                         ;
;     arith             ; 374                         ;
;         2 data inputs ; 193                         ;
;         3 data inputs ; 181                         ;
;     normal            ; 182                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 9                           ;
;         2 data inputs ; 21                          ;
;         3 data inputs ; 22                          ;
;         4 data inputs ; 129                         ;
; cycloneiii_pll        ; 1                           ;
;                       ;                             ;
; Max LUT depth         ; 16.80                       ;
; Average LUT depth     ; 9.86                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition
    Info: Processing started: Sun Dec 04 14:43:07 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off test -c test
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Warning (12125): Using design file test.v, which is not specified as a design file for the current project, but contains definitions for 6 design units and 6 entities in project
    Info (12023): Found entity 1: test File: C:/Users/Ben/Documents/GitHub/ECE287FinalProject/test.v Line: 20
    Info (12023): Found entity 2: countingRefresh File: C:/Users/Ben/Documents/GitHub/ECE287FinalProject/test.v Line: 1729
    Info (12023): Found entity 3: color File: C:/Users/Ben/Documents/GitHub/ECE287FinalProject/test.v Line: 1752
    Info (12023): Found entity 4: H_SYNC File: C:/Users/Ben/Documents/GitHub/ECE287FinalProject/test.v Line: 1980
    Info (12023): Found entity 5: V_SYNC File: C:/Users/Ben/Documents/GitHub/ECE287FinalProject/test.v Line: 2031
    Info (12023): Found entity 6: clock108 File: C:/Users/Ben/Documents/GitHub/ECE287FinalProject/test.v Line: 2075
Warning (10236): Verilog HDL Implicit Net warning at test.v(124): created implicit net for "Object1" File: C:/Users/Ben/Documents/GitHub/ECE287FinalProject/test.v Line: 124
Warning (10236): Verilog HDL Implicit Net warning at test.v(132): created implicit net for "Object2" File: C:/Users/Ben/Documents/GitHub/ECE287FinalProject/test.v Line: 132
Warning (10236): Verilog HDL Implicit Net warning at test.v(140): created implicit net for "Object3" File: C:/Users/Ben/Documents/GitHub/ECE287FinalProject/test.v Line: 140
Warning (10236): Verilog HDL Implicit Net warning at test.v(147): created implicit net for "Object4" File: C:/Users/Ben/Documents/GitHub/ECE287FinalProject/test.v Line: 147
Warning (10236): Verilog HDL Implicit Net warning at test.v(154): created implicit net for "Object5" File: C:/Users/Ben/Documents/GitHub/ECE287FinalProject/test.v Line: 154
Warning (10236): Verilog HDL Implicit Net warning at test.v(161): created implicit net for "Object6" File: C:/Users/Ben/Documents/GitHub/ECE287FinalProject/test.v Line: 161
Warning (10236): Verilog HDL Implicit Net warning at test.v(168): created implicit net for "Object7" File: C:/Users/Ben/Documents/GitHub/ECE287FinalProject/test.v Line: 168
Warning (10236): Verilog HDL Implicit Net warning at test.v(175): created implicit net for "Object8" File: C:/Users/Ben/Documents/GitHub/ECE287FinalProject/test.v Line: 175
Warning (10236): Verilog HDL Implicit Net warning at test.v(182): created implicit net for "Object9" File: C:/Users/Ben/Documents/GitHub/ECE287FinalProject/test.v Line: 182
Warning (10236): Verilog HDL Implicit Net warning at test.v(189): created implicit net for "Object10" File: C:/Users/Ben/Documents/GitHub/ECE287FinalProject/test.v Line: 189
Warning (10236): Verilog HDL Implicit Net warning at test.v(196): created implicit net for "Object11" File: C:/Users/Ben/Documents/GitHub/ECE287FinalProject/test.v Line: 196
Warning (10236): Verilog HDL Implicit Net warning at test.v(203): created implicit net for "Object12" File: C:/Users/Ben/Documents/GitHub/ECE287FinalProject/test.v Line: 203
Warning (10236): Verilog HDL Implicit Net warning at test.v(210): created implicit net for "Object13" File: C:/Users/Ben/Documents/GitHub/ECE287FinalProject/test.v Line: 210
Warning (10236): Verilog HDL Implicit Net warning at test.v(217): created implicit net for "Object14" File: C:/Users/Ben/Documents/GitHub/ECE287FinalProject/test.v Line: 217
Warning (10236): Verilog HDL Implicit Net warning at test.v(224): created implicit net for "Object15" File: C:/Users/Ben/Documents/GitHub/ECE287FinalProject/test.v Line: 224
Warning (10236): Verilog HDL Implicit Net warning at test.v(231): created implicit net for "Object16" File: C:/Users/Ben/Documents/GitHub/ECE287FinalProject/test.v Line: 231
Warning (10236): Verilog HDL Implicit Net warning at test.v(238): created implicit net for "Object17" File: C:/Users/Ben/Documents/GitHub/ECE287FinalProject/test.v Line: 238
Warning (10236): Verilog HDL Implicit Net warning at test.v(245): created implicit net for "Object18" File: C:/Users/Ben/Documents/GitHub/ECE287FinalProject/test.v Line: 245
Warning (10236): Verilog HDL Implicit Net warning at test.v(252): created implicit net for "Object19" File: C:/Users/Ben/Documents/GitHub/ECE287FinalProject/test.v Line: 252
Warning (10236): Verilog HDL Implicit Net warning at test.v(259): created implicit net for "Object20" File: C:/Users/Ben/Documents/GitHub/ECE287FinalProject/test.v Line: 259
Warning (10236): Verilog HDL Implicit Net warning at test.v(266): created implicit net for "Object21" File: C:/Users/Ben/Documents/GitHub/ECE287FinalProject/test.v Line: 266
Warning (10236): Verilog HDL Implicit Net warning at test.v(273): created implicit net for "Object22" File: C:/Users/Ben/Documents/GitHub/ECE287FinalProject/test.v Line: 273
Warning (10236): Verilog HDL Implicit Net warning at test.v(280): created implicit net for "Object23" File: C:/Users/Ben/Documents/GitHub/ECE287FinalProject/test.v Line: 280
Warning (10236): Verilog HDL Implicit Net warning at test.v(287): created implicit net for "Object24" File: C:/Users/Ben/Documents/GitHub/ECE287FinalProject/test.v Line: 287
Warning (10236): Verilog HDL Implicit Net warning at test.v(294): created implicit net for "Object25" File: C:/Users/Ben/Documents/GitHub/ECE287FinalProject/test.v Line: 294
Warning (10236): Verilog HDL Implicit Net warning at test.v(301): created implicit net for "Object26" File: C:/Users/Ben/Documents/GitHub/ECE287FinalProject/test.v Line: 301
Warning (10236): Verilog HDL Implicit Net warning at test.v(308): created implicit net for "Object27" File: C:/Users/Ben/Documents/GitHub/ECE287FinalProject/test.v Line: 308
Warning (10236): Verilog HDL Implicit Net warning at test.v(315): created implicit net for "Object28" File: C:/Users/Ben/Documents/GitHub/ECE287FinalProject/test.v Line: 315
Warning (10236): Verilog HDL Implicit Net warning at test.v(322): created implicit net for "Object29" File: C:/Users/Ben/Documents/GitHub/ECE287FinalProject/test.v Line: 322
Warning (10236): Verilog HDL Implicit Net warning at test.v(329): created implicit net for "Object30" File: C:/Users/Ben/Documents/GitHub/ECE287FinalProject/test.v Line: 329
Warning (10236): Verilog HDL Implicit Net warning at test.v(336): created implicit net for "Object31" File: C:/Users/Ben/Documents/GitHub/ECE287FinalProject/test.v Line: 336
Warning (10236): Verilog HDL Implicit Net warning at test.v(343): created implicit net for "Object32" File: C:/Users/Ben/Documents/GitHub/ECE287FinalProject/test.v Line: 343
Warning (10236): Verilog HDL Implicit Net warning at test.v(350): created implicit net for "Object33" File: C:/Users/Ben/Documents/GitHub/ECE287FinalProject/test.v Line: 350
Warning (10236): Verilog HDL Implicit Net warning at test.v(357): created implicit net for "Object34" File: C:/Users/Ben/Documents/GitHub/ECE287FinalProject/test.v Line: 357
Warning (10236): Verilog HDL Implicit Net warning at test.v(364): created implicit net for "Object35" File: C:/Users/Ben/Documents/GitHub/ECE287FinalProject/test.v Line: 364
Warning (10236): Verilog HDL Implicit Net warning at test.v(371): created implicit net for "Object36" File: C:/Users/Ben/Documents/GitHub/ECE287FinalProject/test.v Line: 371
Warning (10236): Verilog HDL Implicit Net warning at test.v(378): created implicit net for "Object37" File: C:/Users/Ben/Documents/GitHub/ECE287FinalProject/test.v Line: 378
Warning (10236): Verilog HDL Implicit Net warning at test.v(396): created implicit net for "Object38" File: C:/Users/Ben/Documents/GitHub/ECE287FinalProject/test.v Line: 396
Warning (10236): Verilog HDL Implicit Net warning at test.v(477): created implicit net for "CLK_108" File: C:/Users/Ben/Documents/GitHub/ECE287FinalProject/test.v Line: 477
Warning (10236): Verilog HDL Implicit Net warning at test.v(477): created implicit net for "locked" File: C:/Users/Ben/Documents/GitHub/ECE287FinalProject/test.v Line: 477
Critical Warning (10846): Verilog HDL Instantiation warning at test.v(476): instance has no name File: C:/Users/Ben/Documents/GitHub/ECE287FinalProject/test.v Line: 476
Critical Warning (10846): Verilog HDL Instantiation warning at test.v(477): instance has no name File: C:/Users/Ben/Documents/GitHub/ECE287FinalProject/test.v Line: 477
Critical Warning (10846): Verilog HDL Instantiation warning at test.v(482): instance has no name File: C:/Users/Ben/Documents/GitHub/ECE287FinalProject/test.v Line: 482
Critical Warning (10846): Verilog HDL Instantiation warning at test.v(483): instance has no name File: C:/Users/Ben/Documents/GitHub/ECE287FinalProject/test.v Line: 483
Critical Warning (10846): Verilog HDL Instantiation warning at test.v(1718): instance has no name File: C:/Users/Ben/Documents/GitHub/ECE287FinalProject/test.v Line: 1718
Info (12127): Elaborating entity "test" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at test.v(400): object "stay1" assigned a value but never read File: C:/Users/Ben/Documents/GitHub/ECE287FinalProject/test.v Line: 400
Warning (10036): Verilog HDL or VHDL warning at test.v(491): object "box38" assigned a value but never read File: C:/Users/Ben/Documents/GitHub/ECE287FinalProject/test.v Line: 491
Warning (10230): Verilog HDL assignment warning at test.v(438): truncated value with size 32 to match size of target (20) File: C:/Users/Ben/Documents/GitHub/ECE287FinalProject/test.v Line: 438
Warning (12125): Using design file kbinput.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: kbInput File: C:/Users/Ben/Documents/GitHub/ECE287FinalProject/kbinput.v Line: 1
Info (12128): Elaborating entity "kbInput" for hierarchy "kbInput:kbIn" File: C:/Users/Ben/Documents/GitHub/ECE287FinalProject/test.v Line: 44
Warning (10036): Verilog HDL or VHDL warning at kbinput.v(8): object "recordNext" assigned a value but never read File: C:/Users/Ben/Documents/GitHub/ECE287FinalProject/kbinput.v Line: 8
Warning (10235): Verilog HDL Always Construct warning at kbinput.v(37): variable "reset" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Ben/Documents/GitHub/ECE287FinalProject/kbinput.v Line: 37
Warning (10235): Verilog HDL Always Construct warning at kbinput.v(38): variable "direction" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Ben/Documents/GitHub/ECE287FinalProject/kbinput.v Line: 38
Warning (10240): Verilog HDL Always Construct warning at kbinput.v(26): inferring latch(es) for variable "direction", which holds its previous value in one or more paths through the always construct File: C:/Users/Ben/Documents/GitHub/ECE287FinalProject/kbinput.v Line: 26
Warning (10240): Verilog HDL Always Construct warning at kbinput.v(26): inferring latch(es) for variable "reset", which holds its previous value in one or more paths through the always construct File: C:/Users/Ben/Documents/GitHub/ECE287FinalProject/kbinput.v Line: 26
Info (10041): Inferred latch for "reset" at kbinput.v(26) File: C:/Users/Ben/Documents/GitHub/ECE287FinalProject/kbinput.v Line: 26
Info (10041): Inferred latch for "direction[0]" at kbinput.v(30) File: C:/Users/Ben/Documents/GitHub/ECE287FinalProject/kbinput.v Line: 30
Info (10041): Inferred latch for "direction[1]" at kbinput.v(30) File: C:/Users/Ben/Documents/GitHub/ECE287FinalProject/kbinput.v Line: 30
Info (10041): Inferred latch for "direction[2]" at kbinput.v(30) File: C:/Users/Ben/Documents/GitHub/ECE287FinalProject/kbinput.v Line: 30
Info (10041): Inferred latch for "direction[3]" at kbinput.v(30) File: C:/Users/Ben/Documents/GitHub/ECE287FinalProject/kbinput.v Line: 30
Info (10041): Inferred latch for "direction[4]" at kbinput.v(30) File: C:/Users/Ben/Documents/GitHub/ECE287FinalProject/kbinput.v Line: 30
Info (12128): Elaborating entity "countingRefresh" for hierarchy "countingRefresh:comb_1108" File: C:/Users/Ben/Documents/GitHub/ECE287FinalProject/test.v Line: 476
Warning (10230): Verilog HDL assignment warning at test.v(1737): truncated value with size 32 to match size of target (8) File: C:/Users/Ben/Documents/GitHub/ECE287FinalProject/test.v Line: 1737
Info (12128): Elaborating entity "clock108" for hierarchy "clock108:comb_1109" File: C:/Users/Ben/Documents/GitHub/ECE287FinalProject/test.v Line: 477
Info (12128): Elaborating entity "altpll" for hierarchy "clock108:comb_1109|altpll:altpll_component" File: C:/Users/Ben/Documents/GitHub/ECE287FinalProject/test.v Line: 2138
Info (12130): Elaborated megafunction instantiation "clock108:comb_1109|altpll:altpll_component" File: C:/Users/Ben/Documents/GitHub/ECE287FinalProject/test.v Line: 2138
Info (12133): Instantiated megafunction "clock108:comb_1109|altpll:altpll_component" with the following parameter: File: C:/Users/Ben/Documents/GitHub/ECE287FinalProject/test.v Line: 2138
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "25"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "54"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=clock108"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/clock108_altpll.v
    Info (12023): Found entity 1: clock108_altpll File: C:/Users/Ben/Documents/GitHub/ECE287FinalProject/db/clock108_altpll.v Line: 31
Info (12128): Elaborating entity "clock108_altpll" for hierarchy "clock108:comb_1109|altpll:altpll_component|clock108_altpll:auto_generated" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "H_SYNC" for hierarchy "H_SYNC:comb_1110" File: C:/Users/Ben/Documents/GitHub/ECE287FinalProject/test.v Line: 482
Info (12128): Elaborating entity "V_SYNC" for hierarchy "V_SYNC:comb_1111" File: C:/Users/Ben/Documents/GitHub/ECE287FinalProject/test.v Line: 483
Info (12128): Elaborating entity "color" for hierarchy "color:comb_1854" File: C:/Users/Ben/Documents/GitHub/ECE287FinalProject/test.v Line: 1718
Warning (12241): 4 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "VGA_SYNC_N" is stuck at GND File: C:/Users/Ben/Documents/GitHub/ECE287FinalProject/test.v Line: 26
Info (286030): Timing-Driven Synthesis is running
Info (144001): Generated suppressed messages file C:/Users/Ben/Documents/GitHub/ECE287FinalProject/test.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 2 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KB_clk" File: C:/Users/Ben/Documents/GitHub/ECE287FinalProject/test.v Line: 38
    Warning (15610): No output dependent on input pin "data" File: C:/Users/Ben/Documents/GitHub/ECE287FinalProject/test.v Line: 39
Info (21057): Implemented 593 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 9 input pins
    Info (21059): Implemented 29 output pins
    Info (21061): Implemented 554 logic cells
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 63 warnings
    Info: Peak virtual memory: 643 megabytes
    Info: Processing ended: Sun Dec 04 14:43:24 2016
    Info: Elapsed time: 00:00:17
    Info: Total CPU time (on all processors): 00:00:38


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/Ben/Documents/GitHub/ECE287FinalProject/test.map.smsg.


