============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Feb 12 2025  09:18:32 am
  Module:                 lp_riscv_top
  Operating conditions:   ss_typical_max_0p90v_125c (balanced_tree)
  Wireload mode:          top
  Area mode:              timing library
============================================================


Summary
-------
-----------------------------------------------------------------------------------------
                   Category                    Number     %    Average Toggle Saving %   
-----------------------------------------------------------------------------------------
 Total Clock Gating Instances                      57  100.00                         -  
-----------------------------------------------------------------------------------------
 RC Clock Gating Instances                         57  100.00                     92.88  
 Non-RC Clock Gating Instances                      0    0.00                      0.00  
-----------------------------------------------------------------------------------------
 RC Gated Flip-flops                             2050   93.78                     86.79  
 Non-RC Gated Flip-flops                            0    0.00                      0.00  
-----------------------------------------------------------------------------------------
 Total Gated Flip-flops                          2050   93.78                         -  
 Total Ungated Flip-flops                         136    6.22                         -  
 Enable signal is constant                          5    3.68                         -  
 Driven by a timing_model/Unresolved instance       1    0.74                         -  
 Register bank width too small                    130   95.59                         -  
-----------------------------------------------------------------------------------------
 Total Flip-flops                                2186  100.00                         -  
-----------------------------------------------------------------------------------------
Multibit Flip-flop Summary
--------------------------
-------------------------------------------------------
Width     Number     Bits     RC Gated     Ungated     
-------------------------------------------------------
1-bit     2186       2186     2050 (93.78%) 136 (6.22%) 
--------------------------------------------------------


