0.7
2020.1
May 27 2020
20:09:33
C:/STEM/SEP2023/proyectos/PR01_pwmdc/pwm_gen.sim/sim_1/synth/timing/xsim/testbench_time_synth.v,1683259408,verilog,,,,glbl;pwm,,,,,,,,
C:/STEM/SEP2023/proyectos/PR01_pwmdc/pwm_gen.srcs/sim_1/new/testbench.vhd,1683259186,vhdl,,,,testbench,,,,,,,,
