============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = D:/Anlogic/TD5.6.2/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     15597
   Run Date =   Fri Nov 10 21:47:02 2023

   Run on =     XR097-DELL-G7
============================================================
RUN-1002 : start command "open_project FOC_Controller.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/pll.v(88)
HDL-1007 : analyze verilog file ../../al_ip/MCU.v
HDL-1007 : analyze verilog file ../../al_ip/divider_gate.v
HDL-1007 : undeclared symbol 'open_n2', assumed default net type 'wire' in ../../al_ip/divider_gate.v(209)
HDL-1007 : undeclared symbol 'open_n3', assumed default net type 'wire' in ../../al_ip/divider_gate.v(216)
HDL-1007 : undeclared symbol 'open_n4', assumed default net type 'wire' in ../../al_ip/divider_gate.v(223)
HDL-1007 : undeclared symbol 'open_n5', assumed default net type 'wire' in ../../al_ip/divider_gate.v(230)
HDL-1007 : undeclared symbol 'open_n6', assumed default net type 'wire' in ../../al_ip/divider_gate.v(237)
HDL-1007 : undeclared symbol 'open_n7', assumed default net type 'wire' in ../../al_ip/divider_gate.v(244)
HDL-1007 : undeclared symbol 'open_n8', assumed default net type 'wire' in ../../al_ip/divider_gate.v(251)
HDL-1007 : undeclared symbol 'open_n9', assumed default net type 'wire' in ../../al_ip/divider_gate.v(258)
HDL-1007 : undeclared symbol 'open_n10', assumed default net type 'wire' in ../../al_ip/divider_gate.v(265)
HDL-1007 : undeclared symbol 'open_n11', assumed default net type 'wire' in ../../al_ip/divider_gate.v(272)
HDL-1007 : undeclared symbol 'open_n12', assumed default net type 'wire' in ../../al_ip/divider_gate.v(279)
HDL-1007 : undeclared symbol 'open_n13', assumed default net type 'wire' in ../../al_ip/divider_gate.v(286)
HDL-1007 : undeclared symbol 'open_n14', assumed default net type 'wire' in ../../al_ip/divider_gate.v(293)
HDL-1007 : undeclared symbol 'open_n15', assumed default net type 'wire' in ../../al_ip/divider_gate.v(300)
HDL-1007 : undeclared symbol 'open_n16', assumed default net type 'wire' in ../../al_ip/divider_gate.v(307)
HDL-1007 : undeclared symbol 'open_n17', assumed default net type 'wire' in ../../al_ip/divider_gate.v(314)
HDL-1007 : undeclared symbol 'open_n18', assumed default net type 'wire' in ../../al_ip/divider_gate.v(321)
HDL-1007 : undeclared symbol 'open_n19', assumed default net type 'wire' in ../../al_ip/divider_gate.v(328)
HDL-1007 : undeclared symbol 'open_n20', assumed default net type 'wire' in ../../al_ip/divider_gate.v(335)
HDL-1007 : undeclared symbol 'open_n21', assumed default net type 'wire' in ../../al_ip/divider_gate.v(342)
HDL-1007 : undeclared symbol 'open_n22', assumed default net type 'wire' in ../../al_ip/divider_gate.v(349)
HDL-1007 : undeclared symbol 'open_n23', assumed default net type 'wire' in ../../al_ip/divider_gate.v(356)
HDL-1007 : undeclared symbol 'open_n24', assumed default net type 'wire' in ../../al_ip/divider_gate.v(363)
HDL-1007 : undeclared symbol 'open_n25', assumed default net type 'wire' in ../../al_ip/divider_gate.v(370)
HDL-1007 : undeclared symbol 'open_n26', assumed default net type 'wire' in ../../al_ip/divider_gate.v(377)
HDL-1007 : undeclared symbol 'open_n29', assumed default net type 'wire' in ../../al_ip/divider_gate.v(1424)
HDL-1007 : undeclared symbol 'open_n30', assumed default net type 'wire' in ../../al_ip/divider_gate.v(1431)
HDL-1007 : analyze verilog file ../../RTL/adc_ad7928.v
HDL-1007 : analyze verilog file ../../RTL/foc/cartesian2polar.v
HDL-1007 : analyze verilog file ../../RTL/foc/clark_tr.v
HDL-1007 : analyze verilog file ../../RTL/foc/foc_top.v
HDL-1007 : analyze verilog file ../../RTL/foc/hold_detect.v
HDL-1007 : analyze verilog file ../../RTL/foc/park_tr.v
HDL-1007 : analyze verilog file ../../RTL/foc/pi_controller.v
HDL-1007 : analyze verilog file ../../RTL/foc/sincos.v
HDL-1007 : analyze verilog file ../../RTL/foc/svpwm.v
HDL-1007 : analyze verilog file ../../RTL/fpga_top.v
HDL-1007 : analyze verilog file ../../RTL/i2c_register_read.v
HDL-1007 : analyze verilog file ../../hall_sensor.v
HDL-1007 : analyze verilog file ../../TOP.v
HDL-1007 : analyze verilog file ../../AS5600_sensor.v
HDL-1007 : analyze verilog file ../../ahb_foc_controller.v
RUN-1001 : Project manager successfully analyzed 18 source files.
RUN-1002 : start command "import_device sf1_6.db -package SF1S60CG121I"
ARC-1001 : Device Initialization.
ARC-1001 : -------------------------------------------------
ARC-1001 :       OPTION       |      IO       |   SETTING   
ARC-1001 : -------------------------------------------------
ARC-1001 :        done        |      B4       |    gpio    
ARC-1001 :        initn       |      A5       |    gpio    
ARC-1001 :       jtagen       |      B7       |    gpio    
ARC-1001 :      programn      |      B5       |  dedicate  
ARC-1001 :   tdi/tms/tck/tdo  |  C4/A6/A7/C5  |  dedicate  
ARC-1001 : -------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/FOC_Controller_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db ../syn_1/FOC_Controller_gate.db" in  1.091844s wall, 0.406250s user + 0.015625s system = 0.421875s CPU (38.6%)

RUN-1004 : used memory is 225 MB, reserved memory is 199 MB, peak memory is 228 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Anlogic/TD5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 12 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fpga_top
SYN-5055 WARNING: The kept net u_mcu/hsize_int[2] will be merged to another kept net u_ahb_foc_controller/I_ahb_hsize[2]
SYN-5055 WARNING: The kept net u_mcu/hsize_int[1] will be merged to another kept net u_ahb_foc_controller/I_ahb_hsize[1]
SYN-5055 WARNING: The kept net u_mcu/hsize_int[0] will be merged to another kept net u_ahb_foc_controller/I_ahb_hsize[0]
SYN-5055 WARNING: The kept net u_mcu/hrdata[31] will be merged to another kept net u_ahb_foc_controller/O_ahb_hrdata[31]
SYN-5055 WARNING: The kept net u_mcu/hrdata[30] will be merged to another kept net u_ahb_foc_controller/O_ahb_hrdata[30]
SYN-5055 WARNING: The kept net u_mcu/hrdata[29] will be merged to another kept net u_ahb_foc_controller/O_ahb_hrdata[29]
SYN-5055 WARNING: The kept net u_mcu/hrdata[28] will be merged to another kept net u_ahb_foc_controller/O_ahb_hrdata[28]
SYN-5055 WARNING: The kept net u_mcu/hrdata[27] will be merged to another kept net u_ahb_foc_controller/O_ahb_hrdata[27]
SYN-5055 WARNING: The kept net u_mcu/hrdata[26] will be merged to another kept net u_ahb_foc_controller/O_ahb_hrdata[26]
SYN-5055 WARNING: The kept net u_mcu/hrdata[25] will be merged to another kept net u_ahb_foc_controller/O_ahb_hrdata[25]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net u_mcu/hclk driven by BUFG (1096 clock/control pins, 1 other pins).
SYN-4027 : Net u_ahb_foc_controller/u_foc_controller/u_adc_ad7928/clk is clkc1 of pll u_pll/pll_inst.
SYN-4019 : Net I_clk_25m_dup_1 is refclk of pll u_pll/pll_inst.
SYN-4020 : Net I_clk_25m_dup_1 is fbclk of pll u_pll/pll_inst.
SYN-4024 : Net "u_ahb_foc_controller/u_foc_controller/S_angle_velocity_clk" drives clk pins.
SYN-4024 : Net "u_ahb_foc_controller/u_foc_controller/u_foc_top/O_init_done" drives clk pins.
SYN-4025 : Tag rtl::Net I_clk_25m_dup_1 as clock net
SYN-4025 : Tag rtl::Net u_ahb_foc_controller/u_foc_controller/S_angle_velocity_clk as clock net
SYN-4025 : Tag rtl::Net u_ahb_foc_controller/u_foc_controller/u_adc_ad7928/clk as clock net
SYN-4025 : Tag rtl::Net u_ahb_foc_controller/u_foc_controller/u_foc_top/O_init_done as clock net
SYN-4025 : Tag rtl::Net u_mcu/hclk as clock net
SYN-4026 : Tagged 5 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_ahb_foc_controller/u_foc_controller/S_angle_velocity_clk to drive 131 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_ahb_foc_controller/u_foc_controller/u_foc_top/O_init_done to drive 24 clock pins.
PHY-1001 : Populate physical database on model fpga_top.
RUN-1001 : There are total 5144 instances
RUN-0007 : 1918 luts, 2452 seqs, 463 mslices, 255 lslices, 27 pads, 11 brams, 10 dsps
RUN-1001 : There are total 6608 nets
RUN-6004 WARNING: There are 3 nets with only 1 pin.
RUN-1001 : 4984 nets have 2 pins
RUN-1001 : 1215 nets have [3 - 5] pins
RUN-1001 : 160 nets have [6 - 10] pins
RUN-1001 : 133 nets have [11 - 20] pins
RUN-1001 : 101 nets have [21 - 99] pins
RUN-1001 : 12 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     99      
RUN-1001 :   No   |  No   |  Yes  |     705     
RUN-1001 :   No   |  Yes  |  No   |     38      
RUN-1001 :   Yes  |  No   |  No   |     23      
RUN-1001 :   Yes  |  No   |  Yes  |    1587     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    4    |  56   |     5      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 65
PHY-3001 : Initial placement ...
PHY-3001 : design contains 5142 instances, 1918 luts, 2452 seqs, 718 slices, 124 macros(718 instances: 463 mslices 255 lslices)
PHY-3001 : Huge net I_rstn_dup_3 with 1610 pins
PHY-0007 : Cell area utilization is 57%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 846007
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 57%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 592040, overlap = 76.1562
PHY-3002 : Step(2): len = 558375, overlap = 91.375
PHY-3002 : Step(3): len = 386130, overlap = 102.406
PHY-3002 : Step(4): len = 349343, overlap = 139.656
PHY-3002 : Step(5): len = 306195, overlap = 150.438
PHY-3002 : Step(6): len = 268036, overlap = 159.438
PHY-3002 : Step(7): len = 252010, overlap = 172.188
PHY-3002 : Step(8): len = 232335, overlap = 187.375
PHY-3002 : Step(9): len = 208857, overlap = 202.625
PHY-3002 : Step(10): len = 189979, overlap = 224.531
PHY-3002 : Step(11): len = 180221, overlap = 233.375
PHY-3002 : Step(12): len = 166126, overlap = 244
PHY-3002 : Step(13): len = 160525, overlap = 250.844
PHY-3002 : Step(14): len = 157582, overlap = 256.875
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.07317e-05
PHY-3002 : Step(15): len = 153001, overlap = 249.562
PHY-3002 : Step(16): len = 156084, overlap = 237.406
PHY-3002 : Step(17): len = 163100, overlap = 225
PHY-3002 : Step(18): len = 164026, overlap = 198.156
PHY-3002 : Step(19): len = 162455, overlap = 196.656
PHY-3002 : Step(20): len = 164371, overlap = 185
PHY-3002 : Step(21): len = 162888, overlap = 175.656
PHY-3002 : Step(22): len = 158632, overlap = 173.781
PHY-3002 : Step(23): len = 157988, overlap = 165.781
PHY-3002 : Step(24): len = 156106, overlap = 161.656
PHY-3002 : Step(25): len = 152367, overlap = 158.719
PHY-3002 : Step(26): len = 149898, overlap = 159.781
PHY-3002 : Step(27): len = 145796, overlap = 163.375
PHY-3002 : Step(28): len = 145598, overlap = 159.469
PHY-3002 : Step(29): len = 143124, overlap = 157.281
PHY-3002 : Step(30): len = 140963, overlap = 160.625
PHY-3002 : Step(31): len = 140800, overlap = 157.906
PHY-3002 : Step(32): len = 139794, overlap = 161.656
PHY-3002 : Step(33): len = 135326, overlap = 160.312
PHY-3002 : Step(34): len = 134089, overlap = 159.188
PHY-3002 : Step(35): len = 134396, overlap = 156.938
PHY-3002 : Step(36): len = 131500, overlap = 150.688
PHY-3002 : Step(37): len = 129406, overlap = 151.031
PHY-3002 : Step(38): len = 129319, overlap = 156.219
PHY-3002 : Step(39): len = 129876, overlap = 148.156
PHY-3002 : Step(40): len = 130447, overlap = 149.719
PHY-3002 : Step(41): len = 127706, overlap = 150.156
PHY-3002 : Step(42): len = 126478, overlap = 153.156
PHY-3002 : Step(43): len = 126039, overlap = 152.688
PHY-3002 : Step(44): len = 125068, overlap = 150.938
PHY-3002 : Step(45): len = 125422, overlap = 153.375
PHY-3002 : Step(46): len = 125061, overlap = 150.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.14634e-05
PHY-3002 : Step(47): len = 124605, overlap = 149.812
PHY-3002 : Step(48): len = 124659, overlap = 154.5
PHY-3002 : Step(49): len = 124768, overlap = 152.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.013592s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 64%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/6608.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 169272, over cnt = 808(7%), over = 5188, worst = 36
PHY-1001 : End global iterations;  0.399691s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (39.1%)

PHY-1001 : Congestion index: top1 = 133.61, top5 = 93.98, top10 = 77.81, top15 = 68.05.
PHY-3001 : End congestion estimation;  0.470823s wall, 0.187500s user + 0.015625s system = 0.203125s CPU (43.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.69649e-06
PHY-3002 : Step(50): len = 138964, overlap = 162.719
PHY-3002 : Step(51): len = 138529, overlap = 162.375
PHY-3002 : Step(52): len = 131692, overlap = 192.906
PHY-3002 : Step(53): len = 130851, overlap = 194.906
PHY-3002 : Step(54): len = 120128, overlap = 200.094
PHY-3002 : Step(55): len = 116305, overlap = 210.281
PHY-3002 : Step(56): len = 113345, overlap = 216.094
PHY-3002 : Step(57): len = 110901, overlap = 225.5
PHY-3002 : Step(58): len = 110817, overlap = 232.562
PHY-3002 : Step(59): len = 109182, overlap = 241.688
PHY-3002 : Step(60): len = 107135, overlap = 250.562
PHY-3002 : Step(61): len = 106153, overlap = 251.625
PHY-3002 : Step(62): len = 105734, overlap = 256.125
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.39298e-06
PHY-3002 : Step(63): len = 104540, overlap = 256.656
PHY-3002 : Step(64): len = 104540, overlap = 256.656
PHY-3002 : Step(65): len = 104514, overlap = 252.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.93572e-06
PHY-3002 : Step(66): len = 108237, overlap = 241.688
PHY-3002 : Step(67): len = 110269, overlap = 232.531
PHY-3002 : Step(68): len = 113004, overlap = 214.375
PHY-3002 : Step(69): len = 115587, overlap = 200.781
PHY-3002 : Step(70): len = 115301, overlap = 187.281
PHY-3002 : Step(71): len = 116177, overlap = 180.281
PHY-3002 : Step(72): len = 114768, overlap = 168.406
PHY-3002 : Step(73): len = 115267, overlap = 163.094
PHY-3002 : Step(74): len = 115306, overlap = 158.312
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.18714e-05
PHY-3002 : Step(75): len = 117177, overlap = 146.281
PHY-3002 : Step(76): len = 118931, overlap = 144.094
PHY-3002 : Step(77): len = 121062, overlap = 141.875
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 2.37429e-05
PHY-3002 : Step(78): len = 125847, overlap = 122.625
PHY-3002 : Step(79): len = 131637, overlap = 115.906
PHY-3002 : Step(80): len = 131022, overlap = 104.344
PHY-3002 : Step(81): len = 132103, overlap = 91.7812
PHY-3002 : Step(82): len = 131412, overlap = 77.5938
PHY-3002 : Step(83): len = 131673, overlap = 72.9062
PHY-3002 : Step(84): len = 130564, overlap = 78.125
PHY-3002 : Step(85): len = 130518, overlap = 72.3125
PHY-3002 : Step(86): len = 130220, overlap = 76.875
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 4.74857e-05
PHY-3002 : Step(87): len = 133051, overlap = 70.2188
PHY-3002 : Step(88): len = 137001, overlap = 69.6875
PHY-3002 : Step(89): len = 140730, overlap = 63.7812
PHY-3002 : Step(90): len = 141876, overlap = 56.2812
PHY-3002 : Step(91): len = 140025, overlap = 61.625
PHY-3002 : Step(92): len = 138932, overlap = 61.0625
PHY-3002 : Step(93): len = 138909, overlap = 59.4688
PHY-3002 : Step(94): len = 139339, overlap = 57.2812
PHY-3002 : Step(95): len = 139231, overlap = 58.7188
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 9.49715e-05
PHY-3002 : Step(96): len = 142053, overlap = 53
PHY-3002 : Step(97): len = 144905, overlap = 47.7188
PHY-3002 : Step(98): len = 147382, overlap = 46.7812
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 64%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 37/6608.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 178688, over cnt = 912(8%), over = 4488, worst = 37
PHY-1001 : End global iterations;  0.415677s wall, 0.171875s user + 0.015625s system = 0.187500s CPU (45.1%)

PHY-1001 : Congestion index: top1 = 93.54, top5 = 67.91, top10 = 58.74, top15 = 53.53.
PHY-3001 : End congestion estimation;  0.485855s wall, 0.203125s user + 0.015625s system = 0.218750s CPU (45.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.56024e-05
PHY-3002 : Step(99): len = 150741, overlap = 170.031
PHY-3002 : Step(100): len = 152274, overlap = 138.906
PHY-3002 : Step(101): len = 145607, overlap = 139.969
PHY-3002 : Step(102): len = 145091, overlap = 147.938
PHY-3002 : Step(103): len = 142223, overlap = 141.344
PHY-3002 : Step(104): len = 140474, overlap = 143.844
PHY-3002 : Step(105): len = 139609, overlap = 136.094
PHY-3002 : Step(106): len = 137277, overlap = 142.406
PHY-3002 : Step(107): len = 134962, overlap = 149.844
PHY-3002 : Step(108): len = 133130, overlap = 149.031
PHY-3002 : Step(109): len = 132657, overlap = 146.5
PHY-3002 : Step(110): len = 131419, overlap = 145.781
PHY-3002 : Step(111): len = 131199, overlap = 145.875
PHY-3002 : Step(112): len = 130556, overlap = 149.938
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.12049e-05
PHY-3002 : Step(113): len = 132594, overlap = 139.219
PHY-3002 : Step(114): len = 133570, overlap = 135.531
PHY-3002 : Step(115): len = 134042, overlap = 139.656
PHY-3002 : Step(116): len = 134515, overlap = 136.156
PHY-3002 : Step(117): len = 135810, overlap = 132.406
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000175949
PHY-3002 : Step(118): len = 137352, overlap = 124.469
PHY-3002 : Step(119): len = 138263, overlap = 121.969
PHY-3002 : Step(120): len = 140033, overlap = 120.5
PHY-3002 : Step(121): len = 141892, overlap = 114.969
PHY-3002 : Step(122): len = 143412, overlap = 113.625
PHY-3002 : Step(123): len = 143877, overlap = 112
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000351897
PHY-3002 : Step(124): len = 144801, overlap = 109.125
PHY-3002 : Step(125): len = 146303, overlap = 106.906
PHY-3002 : Step(126): len = 147982, overlap = 108.312
PHY-3002 : Step(127): len = 148657, overlap = 104.469
PHY-3002 : Step(128): len = 149273, overlap = 98.1562
PHY-3002 : Step(129): len = 150356, overlap = 91.4375
PHY-3002 : Step(130): len = 151151, overlap = 87.0312
PHY-3002 : Step(131): len = 151335, overlap = 86
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000596978
PHY-3002 : Step(132): len = 151715, overlap = 85.9688
PHY-3002 : Step(133): len = 153027, overlap = 84.6875
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 84.69 peak overflow 1.53
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 322/6608.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 190336, over cnt = 1063(9%), over = 4453, worst = 42
PHY-1001 : End global iterations;  0.434534s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (43.1%)

PHY-1001 : Congestion index: top1 = 85.90, top5 = 65.41, top10 = 57.84, top15 = 53.42.
PHY-1001 : End incremental global routing;  0.508485s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (39.9%)

RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model fpga_top.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 26425, tnet num: 6606, tinst num: 5142, tnode num: 35570, tedge num: 44758.
TMR-2508 : Levelizing timing graph completed, there are 39 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.549095s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (22.8%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.173953s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (28.0%)

OPT-1001 : Current memory(MB): used = 317, reserve = 292, peak = 317.
OPT-1001 : End physical optimization;  1.229980s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (29.2%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 1918 LUT to BLE ...
SYN-4008 : Packed 1918 LUT and 521 SEQ to BLE.
SYN-4003 : Packing 1931 remaining SEQ's ...
SYN-4005 : Packed 1273 SEQ with LUT/SLICE
SYN-4006 : 300 single LUT's are left
SYN-4006 : 658 single SEQ's are left
SYN-4011 : Packing model "fpga_top" (AL_USER_NORMAL) with 2576/3420 primitive instances ...
PHY-3001 : End packing;  0.344151s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (31.8%)

PHY-1001 : Populate physical database on model fpga_top.
RUN-1001 : There are total 2265 instances
RUN-1001 : 1105 mslices, 1104 lslices, 27 pads, 11 brams, 10 dsps
RUN-1001 : There are total 6128 nets
RUN-6004 WARNING: There are 3 nets with only 1 pin.
RUN-1001 : 4438 nets have 2 pins
RUN-1001 : 1280 nets have [3 - 5] pins
RUN-1001 : 172 nets have [6 - 10] pins
RUN-1001 : 131 nets have [11 - 20] pins
RUN-1001 : 93 nets have [21 - 99] pins
RUN-1001 : 11 nets have 100+ pins
PHY-3001 : design contains 2263 instances, 2209 slices, 124 macros(718 instances: 463 mslices 255 lslices)
PHY-3001 : Cell area utilization is 80%
PHY-3001 : After packing: Len = 159559, Over = 176
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 80%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 3032/6128.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 200680, over cnt = 1056(9%), over = 2883, worst = 23
PHY-1002 : len = 221520, over cnt = 831(7%), over = 1372, worst = 11
PHY-1002 : len = 234648, over cnt = 321(2%), over = 382, worst = 3
PHY-1002 : len = 241640, over cnt = 51(0%), over = 52, worst = 2
PHY-1002 : len = 245680, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : End global iterations;  1.349213s wall, 0.359375s user + 0.015625s system = 0.375000s CPU (27.8%)

PHY-1001 : Congestion index: top1 = 64.79, top5 = 58.78, top10 = 55.39, top15 = 52.79.
PHY-3001 : End congestion estimation;  1.437825s wall, 0.421875s user + 0.015625s system = 0.437500s CPU (30.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.9434e-05
PHY-3002 : Step(134): len = 146575, overlap = 187.75
PHY-3002 : Step(135): len = 144576, overlap = 190.5
PHY-3002 : Step(136): len = 141407, overlap = 201.25
PHY-3002 : Step(137): len = 139683, overlap = 190
PHY-3002 : Step(138): len = 139035, overlap = 192.25
PHY-3002 : Step(139): len = 137285, overlap = 193
PHY-3002 : Step(140): len = 137136, overlap = 195.25
PHY-3002 : Step(141): len = 136353, overlap = 198.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.8868e-05
PHY-3002 : Step(142): len = 139892, overlap = 184
PHY-3002 : Step(143): len = 141125, overlap = 181.5
PHY-3002 : Step(144): len = 142510, overlap = 179
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.7736e-05
PHY-3002 : Step(145): len = 145628, overlap = 166.25
PHY-3002 : Step(146): len = 147850, overlap = 160
PHY-3002 : Step(147): len = 150464, overlap = 154
PHY-3002 : Step(148): len = 151914, overlap = 147.75
PHY-3002 : Step(149): len = 153166, overlap = 143.5
PHY-3002 : Step(150): len = 153303, overlap = 141.25
PHY-3002 : Step(151): len = 153346, overlap = 139.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000148196
PHY-3002 : Step(152): len = 155381, overlap = 134
PHY-3002 : Step(153): len = 157368, overlap = 135
PHY-3002 : Step(154): len = 160804, overlap = 133
PHY-3002 : Step(155): len = 161719, overlap = 131.25
PHY-3002 : Step(156): len = 162443, overlap = 129.5
PHY-3002 : Step(157): len = 163397, overlap = 126.25
PHY-3002 : Step(158): len = 164473, overlap = 125.5
PHY-3002 : Step(159): len = 164938, overlap = 125
PHY-3002 : Step(160): len = 164359, overlap = 123.5
PHY-3002 : Step(161): len = 164218, overlap = 126.5
PHY-3002 : Step(162): len = 164314, overlap = 126.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000259816
PHY-3002 : Step(163): len = 166118, overlap = 124.5
PHY-3002 : Step(164): len = 167941, overlap = 124.75
PHY-3002 : Step(165): len = 169857, overlap = 124.75
PHY-3002 : Step(166): len = 170993, overlap = 123
PHY-3002 : Step(167): len = 171153, overlap = 116.5
PHY-3002 : Step(168): len = 171300, overlap = 117.5
PHY-3002 : Step(169): len = 171781, overlap = 122
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000422301
PHY-3002 : Step(170): len = 172936, overlap = 117.75
PHY-3002 : Step(171): len = 174926, overlap = 111
PHY-3002 : Step(172): len = 177128, overlap = 106.75
PHY-3002 : Step(173): len = 178673, overlap = 103.75
PHY-3002 : Step(174): len = 178620, overlap = 104
PHY-3002 : Step(175): len = 178507, overlap = 107.25
PHY-3002 : Step(176): len = 178732, overlap = 106.5
PHY-3002 : Step(177): len = 179357, overlap = 107.25
PHY-3002 : Step(178): len = 179939, overlap = 106.5
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000728992
PHY-3002 : Step(179): len = 180887, overlap = 103
PHY-3002 : Step(180): len = 182406, overlap = 104.25
PHY-3002 : Step(181): len = 183551, overlap = 100
PHY-3002 : Step(182): len = 184543, overlap = 101.75
PHY-3002 : Step(183): len = 185283, overlap = 106.5
PHY-3002 : Step(184): len = 185731, overlap = 109.25
PHY-3002 : Step(185): len = 186347, overlap = 110.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.663516s wall, 0.062500s user + 0.125000s system = 0.187500s CPU (28.3%)

PHY-3001 : Trial Legalized: Len = 202523
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 79%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 179/6128.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 248800, over cnt = 991(8%), over = 1717, worst = 9
PHY-1002 : len = 255824, over cnt = 646(5%), over = 974, worst = 9
PHY-1002 : len = 267024, over cnt = 232(2%), over = 279, worst = 4
PHY-1002 : len = 271416, over cnt = 11(0%), over = 11, worst = 1
PHY-1002 : len = 272264, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.118812s wall, 0.375000s user + 0.015625s system = 0.390625s CPU (34.9%)

PHY-1001 : Congestion index: top1 = 57.64, top5 = 53.06, top10 = 50.06, top15 = 48.10.
PHY-3001 : End congestion estimation;  1.218185s wall, 0.437500s user + 0.015625s system = 0.453125s CPU (37.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.1178e-05
PHY-3002 : Step(186): len = 187507, overlap = 81.25
PHY-3002 : Step(187): len = 182239, overlap = 104.5
PHY-3002 : Step(188): len = 179751, overlap = 107.5
PHY-3002 : Step(189): len = 178569, overlap = 107.25
PHY-3002 : Step(190): len = 177995, overlap = 110.5
PHY-3002 : Step(191): len = 176960, overlap = 107.5
PHY-3002 : Step(192): len = 176650, overlap = 107.75
PHY-3002 : Step(193): len = 176581, overlap = 106.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000150118
PHY-3002 : Step(194): len = 178471, overlap = 102.5
PHY-3002 : Step(195): len = 179342, overlap = 100
PHY-3002 : Step(196): len = 180147, overlap = 101
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000300235
PHY-3002 : Step(197): len = 181764, overlap = 94.75
PHY-3002 : Step(198): len = 183234, overlap = 91.75
PHY-3002 : Step(199): len = 184266, overlap = 92.75
PHY-3002 : Step(200): len = 184769, overlap = 90
PHY-3002 : Step(201): len = 185231, overlap = 87.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007593s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 190926, Over = 0
PHY-3001 : Spreading special nets. 73 overflows in 930 tiles.
PHY-3001 : End spreading;  0.025111s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (62.2%)

PHY-3001 : 108 instances has been re-located, deltaX = 44, deltaY = 71, maxDist = 3.
PHY-3001 : Final: Len = 192775, Over = 0
RUN-1003 : finish command "place" in  13.184396s wall, 4.265625s user + 0.906250s system = 5.171875s CPU (39.2%)

RUN-1004 : used memory is 280 MB, reserved memory is 254 MB, peak memory is 318 MB
RUN-1002 : start command "export_db FOC_Controller_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db FOC_Controller_place.db" in  1.065222s wall, 0.640625s user + 0.046875s system = 0.687500s CPU (64.5%)

RUN-1004 : used memory is 287 MB, reserved memory is 264 MB, peak memory is 362 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Anlogic/TD5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 12 thread(s)
RUN-1001 : There are total 2265 instances
RUN-1001 : 1105 mslices, 1104 lslices, 27 pads, 11 brams, 10 dsps
RUN-1001 : There are total 6128 nets
RUN-6004 WARNING: There are 3 nets with only 1 pin.
RUN-1001 : 4438 nets have 2 pins
RUN-1001 : 1280 nets have [3 - 5] pins
RUN-1001 : 172 nets have [6 - 10] pins
RUN-1001 : 131 nets have [11 - 20] pins
RUN-1001 : 93 nets have [21 - 99] pins
RUN-1001 : 11 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model fpga_top.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 23128, tnet num: 6126, tinst num: 2263, tnode num: 29681, tedge num: 40249.
TMR-2508 : Levelizing timing graph completed, there are 37 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 1105 mslices, 1104 lslices, 27 pads, 11 brams, 10 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6126 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 3054 clock pins, and constraint 6551 relative nodes.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 235328, over cnt = 981(8%), over = 1715, worst = 9
PHY-1002 : len = 243912, over cnt = 611(5%), over = 867, worst = 8
PHY-1002 : len = 256352, over cnt = 91(0%), over = 102, worst = 4
PHY-1002 : len = 258400, over cnt = 14(0%), over = 14, worst = 1
PHY-1002 : len = 259496, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.206178s wall, 0.500000s user + 0.000000s system = 0.500000s CPU (41.5%)

PHY-1001 : Congestion index: top1 = 57.08, top5 = 52.45, top10 = 49.65, top15 = 47.54.
PHY-1001 : End global routing;  1.310514s wall, 0.546875s user + 0.000000s system = 0.546875s CPU (41.7%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 376, reserve = 352, peak = 376.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net I_clk_25m_dup_1 will be routed on clock mesh
PHY-5010 WARNING: Net u_ahb_foc_controller/I_ahb_hsize[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_foc_controller/I_ahb_hsize[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_foc_controller/I_ahb_hsize[0] is skipped due to 0 input or output
PHY-1001 : clock net u_ahb_foc_controller/u_foc_controller/S_angle_velocity_clk_syn_4 will be merged with clock u_ahb_foc_controller/u_foc_controller/S_angle_velocity_clk
PHY-1001 : net u_ahb_foc_controller/u_foc_controller/u_adc_ad7928/clk will be routed on clock mesh
PHY-1001 : clock net u_mcu/hclk will be merged with clock u_pll/clk0_buf
PHY-1001 : clock net u_ahb_foc_controller/u_foc_controller/u_foc_top/O_init_done_syn_10 will be merged with clock u_ahb_foc_controller/u_foc_controller/u_foc_top/O_init_done
PHY-5010 WARNING: Net u_ahb_foc_controller/I_ahb_hsize[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_foc_controller/I_ahb_hsize[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_foc_controller/I_ahb_hsize[0] is skipped due to 0 input or output
PHY-1001 : Current memory(MB): used = 461, reserve = 438, peak = 461.
PHY-1001 : End build detailed router design. 1.949255s wall, 0.515625s user + 0.031250s system = 0.546875s CPU (28.1%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 88448, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 0.564193s wall, 0.203125s user + 0.031250s system = 0.234375s CPU (41.5%)

PHY-1001 : Current memory(MB): used = 472, reserve = 450, peak = 472.
PHY-1001 : End phase 1; 0.566595s wall, 0.203125s user + 0.031250s system = 0.234375s CPU (41.4%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 44% nets.
PHY-1001 : Routed 52% nets.
PHY-1001 : Routed 60% nets.
PHY-1001 : Routed 72% nets.
PHY-1001 : Routed 89% nets.
PHY-1022 : len = 670016, over cnt = 1436(0%), over = 1452, worst = 2, crit = 0
PHY-1001 : Current memory(MB): used = 474, reserve = 452, peak = 474.
PHY-1001 : End initial routed; 5.203345s wall, 2.093750s user + 0.109375s system = 2.203125s CPU (42.3%)

PHY-1001 : Current memory(MB): used = 474, reserve = 452, peak = 474.
PHY-1001 : End phase 2; 5.203393s wall, 2.093750s user + 0.109375s system = 2.203125s CPU (42.3%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 608504, over cnt = 534(0%), over = 534, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 3.586626s wall, 0.890625s user + 0.015625s system = 0.906250s CPU (25.3%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 602896, over cnt = 154(0%), over = 154, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.923015s wall, 0.218750s user + 0.015625s system = 0.234375s CPU (25.4%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 604184, over cnt = 36(0%), over = 36, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.327338s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (23.9%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 605352, over cnt = 7(0%), over = 7, worst = 1, crit = 0
PHY-1001 : End DR Iter 4; 0.125404s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (37.4%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1022 : len = 605608, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 5; 0.122428s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (38.3%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1022 : len = 605704, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 6; 0.181772s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (34.4%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1022 : len = 605704, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 7; 0.272017s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (68.9%)

PHY-1001 : ===== DR Iter 8 =====
PHY-1022 : len = 605744, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 8; 0.049861s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (31.3%)

PHY-1001 : ==== DR Iter 9 ====
PHY-1022 : len = 605704, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 9; 0.067831s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ==== DR Iter 10 ====
PHY-1022 : len = 605704, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 10; 0.193363s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (32.3%)

PHY-1001 : ==== DR Iter 11 ====
PHY-1022 : len = 605704, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 11; 0.270152s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (17.4%)

PHY-1001 : ==== DR Iter 12 ====
PHY-1022 : len = 605704, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 12; 0.292660s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (32.0%)

PHY-1001 : ===== DR Iter 13 =====
PHY-1022 : len = 605728, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 13; 0.054626s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (28.6%)

PHY-1001 : ==== DR Iter 14 ====
PHY-1022 : len = 605760, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 14; 0.045632s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Commit to database.....
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.frac_offset_valid[0]
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.dsm_refclk[0]
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.ssc_en[0]
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.dsm_rst[0]
PHY-1001 : 434 feed throughs used by 232 nets
PHY-1001 : End commit to database; 0.843290s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (35.2%)

PHY-1001 : Current memory(MB): used = 507, reserve = 486, peak = 507.
PHY-1001 : End phase 3; 7.437601s wall, 2.078125s user + 0.031250s system = 2.109375s CPU (28.4%)

PHY-1003 : Routed, final wirelength = 605760
PHY-1001 : Current memory(MB): used = 508, reserve = 487, peak = 508.
PHY-1001 : End export database. 0.015947s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (98.0%)

PHY-1001 : End detail routing;  15.317818s wall, 4.968750s user + 0.203125s system = 5.171875s CPU (33.8%)

RUN-1003 : finish command "route" in  17.664670s wall, 5.812500s user + 0.218750s system = 6.031250s CPU (34.1%)

RUN-1004 : used memory is 414 MB, reserved memory is 392 MB, peak memory is 508 MB
RUN-1002 : start command "report_area -io_info -file FOC_Controller_phy.area"
RUN-1001 : standard
***Report Model: fpga_top Device: SF1S60CG121I***

IO Statistics
#IO                        21
  #input                   10
  #output                  10
  #inout                    1

Utilization Statistics
#lut                     3428   out of   5824   58.86%
#reg                     2524   out of   5824   43.34%
#le                      4086
  #lut only              1562   out of   4086   38.23%
  #reg only               658   out of   4086   16.10%
  #lut&reg               1866   out of   4086   45.67%
#dsp                       10   out of     10  100.00%
#bram                      11   out of     26   42.31%
  #bram9k                  11
  #fifo9k                   0
#hard-ip                    1
  #mcu                      1   out of      1  100.00%
  #dsc                      0   out of      1    0.00%
  #dsi                      0   out of      2    0.00%
  #psram controller         0   out of      2    0.00%
#pad                       21   out of     55   38.18%
  #ireg                     1
  #oreg                     8
  #treg                     1
#pll                        1   out of      2   50.00%
#gclk                       3   out of     16   18.75%

Clock Resource Statistics
Index     ClockNet                                                       Type               DriverType         Driver                                                               Fanout
#1        u_ahb_foc_controller/u_foc_controller/u_adc_ad7928/clk         GCLK               pll                u_pll/pll_inst.clkc1                                                 765
#2        u_pll/clk0_buf                                                 GCLK               pll                u_pll/pll_inst.clkc0                                                 682
#3        u_ahb_foc_controller/u_foc_controller/S_angle_velocity_clk     GCLK               mslice             u_ahb_foc_controller/mux25_syn_168.q0                                71
#4        u_ahb_foc_controller/u_foc_controller/u_foc_top/O_init_done    GCLK               lslice             u_ahb_foc_controller/u_foc_controller/u_adc_ad7928/reg5_syn_65.q0    14
#5        I_clk_25m_dup_1                                                GCLK               io                 I_clk_25m_syn_2.di                                                   1


Detailed IO Report

     Name       Direction    Location    IOStandard    DriveStrength    PullType     PackReg   
  I_clk_25m       INPUT         D7        LVCMOS18          N/A          PULLUP       NONE     
   I_hall_u       INPUT        G10        LVCMOS18          N/A          PULLUP       NONE     
   I_hall_v       INPUT        H11        LVCMOS18          N/A          PULLUP       NONE     
   I_hall_w       INPUT        H10        LVCMOS18          N/A          PULLUP       NONE     
  I_jtag_tck      INPUT         C7        LVCMOS18          N/A          PULLUP       NONE     
  I_jtag_tdi      INPUT         D5        LVCMOS18          N/A          PULLUP       NONE     
  I_jtag_tms      INPUT         D6        LVCMOS18          N/A          PULLUP       NONE     
    I_rstn        INPUT         J2        LVCMOS18          N/A          PULLUP       NONE     
  I_spi_miso      INPUT         B9        LVCMOS18          N/A          PULLUP       IREG     
  I_uart_rx       INPUT         E4        LVCMOS18          N/A          PULLUP       NONE     
  O_i2c_scl      OUTPUT         G3        LVCMOS18           8            NONE        OREG     
  O_jtag_tdo     OUTPUT         C6        LVCMOS18           8            NONE        NONE     
   O_pwm_a       OUTPUT        C10        LVCMOS18           8            NONE        OREG     
   O_pwm_b       OUTPUT        C11        LVCMOS18           8            NONE        OREG     
   O_pwm_c       OUTPUT        E11        LVCMOS18           8            NONE        OREG     
   O_pwm_en      OUTPUT        F11        LVCMOS18           8            NONE        NONE     
  O_spi_mosi     OUTPUT         B8        LVCMOS18           8            NONE        OREG     
  O_spi_sck      OUTPUT         A9        LVCMOS18           8            NONE        OREG     
   O_spi_ss      OUTPUT         A8        LVCMOS18           8            NONE        OREG     
  O_uart_tx      OUTPUT         A4        LVCMOS18           8            NONE        NONE     
  IO_i2c_sda      INOUT         H3        LVCMOS18           8           PULLUP     OREG;TREG  
  hold_n_io3     OUTPUT        S6_1       LVCMOS18           8            NONE        NONE     
   mosi_io0       INOUT        S6_5       LVCMOS18           8           PULLUP       NONE     

Report Hierarchy Area:
+---------------------------------------------------------------------------------------------------+
|Instance                  |Module             |le     |lut     |ripple  |seq     |bram    |dsp     |
+---------------------------------------------------------------------------------------------------+
|top                       |fpga_top           |4086   |2710    |718     |2534    |11      |10      |
|  u_ahb_foc_controller    |ahb_foc_controller |3906   |2620    |628     |2503    |11      |10      |
|    u_foc_controller      |foc_controller     |2837   |1866    |628     |1453    |11      |10      |
|      u_adc_ad7928        |adc_ad7928         |132    |79      |28      |79      |0       |0       |
|      u_as5600_encoder    |as5600_encoder     |322    |202     |116     |104     |0       |0       |
|        u_as5600_read     |i2c_register_read  |248    |162     |82      |85      |0       |0       |
|      u_foc_top           |foc_top            |1981   |1354    |400     |1006    |11      |10      |
|        u_adc_sn_ctrl     |hold_detect        |17     |13      |4       |11      |0       |0       |
|        u_cartesian2polar |cartesian2polar    |625    |520     |101     |211     |8       |0       |
|        u_clark_tr        |clark_tr           |160    |111     |48      |96      |0       |0       |
|        u_id_pi           |pi_controller      |204    |63      |27      |158     |0       |3       |
|        u_iq_pi           |pi_controller      |186    |103     |27      |139     |0       |3       |
|        u_park_tr         |park_tr            |185    |141     |44      |102     |2       |4       |
|          u_sincos        |sincos             |117    |91      |26      |67      |2       |0       |
|        u_svpwm           |svpwm              |484    |333     |124     |215     |1       |0       |
|      u_hall_encoder      |hall_encoder       |221    |150     |56      |129     |0       |0       |
|        u_divider         |Divider            |101    |76      |18      |61      |0       |0       |
|  u_mcu                   |MCU                |0      |0       |0       |0       |0       |0       |
|  u_pll                   |pll                |0      |0       |0       |0       |0       |0       |
+---------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       4417  
    #2          2       875   
    #3          3       292   
    #4          4       112   
    #5        5-10      192   
    #6        11-50     196   
    #7       51-100      6    
    #8       101-500     6    
    #9        >500       1    
  Average     2.53            

RUN-1002 : start command "export_db FOC_Controller_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db FOC_Controller_pr.db" in  1.256698s wall, 0.640625s user + 0.000000s system = 0.640625s CPU (51.0%)

RUN-1004 : used memory is 421 MB, reserved memory is 400 MB, peak memory is 508 MB
RUN-1002 : start command "export_bid FOC_Controller_inst.bid"
PRG-1000 : <!-- HMAC is: 4c3688dcb4cfc4d03cf4648c74d0e086248280867b8a4a9ac408206bf75d40fa -->
RUN-1002 : start command "bitgen -bit FOC_Controller.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 12 threads.
BIT-1002 : Init instances completely, inst num: 2263
BIT-1002 : Init pips with 12 threads.
BIT-1002 : Init pips completely, net num: 6128, pip num: 53178
BIT-1002 : Init feedthrough with 12 threads.
BIT-1002 : Init feedthrough completely, num: 434
BIT-1003 : Multithreading accelaration with 12 threads.
BIT-1003 : Generate bitstream completely, there are 1098 valid insts, and 146055 bits set as '1'.
BIT-1004 : the usercode register value: 00000000110101010000000000000000
BIT-1004 : Generate bits file FOC_Controller.bit.
RUN-1003 : finish command "bitgen -bit FOC_Controller.bit" in  3.838845s wall, 24.921875s user + 0.093750s system = 25.015625s CPU (651.6%)

RUN-1004 : used memory is 425 MB, reserved memory is 411 MB, peak memory is 609 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20231110_214702.log"
