#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Mon Sep 10 20:08:04 2018
# Process ID: 2082
# Current directory: /home/thomas/basic_i_o_fsm/basic_i_o_fsm.runs/synth_1
# Command line: vivado -log top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: /home/thomas/basic_i_o_fsm/basic_i_o_fsm.runs/synth_1/top.vds
# Journal file: /home/thomas/basic_i_o_fsm/basic_i_o_fsm.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
Command: synth_design -top top -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020-clg484'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020-clg484'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 2092 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1144.535 ; gain = 43.996 ; free physical = 1983 ; free virtual = 5001
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [/home/thomas/basic_i_o_fsm/basic_i_o_fsm.srcs/sources_1/new/top.v:23]
INFO: [Synth 8-638] synthesizing module 'fsm_controller' [/home/thomas/basic_i_o_fsm/basic_i_o_fsm.srcs/sources_1/new/fsm_controller.v:23]
	Parameter S0 bound to: 0 - type: integer 
	Parameter S1 bound to: 1 - type: integer 
	Parameter S2 bound to: 2 - type: integer 
	Parameter S3 bound to: 3 - type: integer 
	Parameter reset_state bound to: 4 - type: integer 
	Parameter idle bound to: 5 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/thomas/basic_i_o_fsm/basic_i_o_fsm.srcs/sources_1/new/fsm_controller.v:47]
INFO: [Synth 8-155] case statement is not full and has no default [/home/thomas/basic_i_o_fsm/basic_i_o_fsm.srcs/sources_1/new/fsm_controller.v:86]
WARNING: [Synth 8-567] referenced signal 'up' should be on the sensitivity list [/home/thomas/basic_i_o_fsm/basic_i_o_fsm.srcs/sources_1/new/fsm_controller.v:82]
WARNING: [Synth 8-567] referenced signal 'down' should be on the sensitivity list [/home/thomas/basic_i_o_fsm/basic_i_o_fsm.srcs/sources_1/new/fsm_controller.v:82]
WARNING: [Synth 8-567] referenced signal 'left' should be on the sensitivity list [/home/thomas/basic_i_o_fsm/basic_i_o_fsm.srcs/sources_1/new/fsm_controller.v:82]
WARNING: [Synth 8-567] referenced signal 'right' should be on the sensitivity list [/home/thomas/basic_i_o_fsm/basic_i_o_fsm.srcs/sources_1/new/fsm_controller.v:82]
WARNING: [Synth 8-567] referenced signal 'reset_n' should be on the sensitivity list [/home/thomas/basic_i_o_fsm/basic_i_o_fsm.srcs/sources_1/new/fsm_controller.v:82]
INFO: [Synth 8-256] done synthesizing module 'fsm_controller' (1#1) [/home/thomas/basic_i_o_fsm/basic_i_o_fsm.srcs/sources_1/new/fsm_controller.v:23]
INFO: [Synth 8-638] synthesizing module 'basic_i_o_fsm' [/home/thomas/basic_i_o_fsm/basic_i_o_fsm.srcs/sources_1/new/basic_i_o_fsm.v:23]
INFO: [Synth 8-256] done synthesizing module 'basic_i_o_fsm' (2#1) [/home/thomas/basic_i_o_fsm/basic_i_o_fsm.srcs/sources_1/new/basic_i_o_fsm.v:23]
INFO: [Synth 8-256] done synthesizing module 'top' (3#1) [/home/thomas/basic_i_o_fsm/basic_i_o_fsm.srcs/sources_1/new/top.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1185.035 ; gain = 84.496 ; free physical = 1992 ; free virtual = 5012
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1185.035 ; gain = 84.496 ; free physical = 1992 ; free virtual = 5012
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/thomas/basic_i_o_fsm/basic_i_o_fsm.srcs/constrs_1/new/costraints.xdc]
Finished Parsing XDC File [/home/thomas/basic_i_o_fsm/basic_i_o_fsm.srcs/constrs_1/new/costraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/thomas/basic_i_o_fsm/basic_i_o_fsm.srcs/constrs_1/new/costraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1482.664 ; gain = 0.000 ; free physical = 1696 ; free virtual = 4759
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1482.664 ; gain = 382.125 ; free physical = 1775 ; free virtual = 4838
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1482.664 ; gain = 382.125 ; free physical = 1775 ; free virtual = 4838
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1482.664 ; gain = 382.125 ; free physical = 1776 ; free virtual = 4839
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'fsm_controller'
WARNING: [Synth 8-6014] Unused sequential element state_reg was removed.  [/home/thomas/basic_i_o_fsm/basic_i_o_fsm.srcs/sources_1/new/fsm_controller.v:40]
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'mode_select_reg' [/home/thomas/basic_i_o_fsm/basic_i_o_fsm.srcs/sources_1/new/fsm_controller.v:49]
WARNING: [Synth 8-6014] Unused sequential element state_reg was removed.  [/home/thomas/basic_i_o_fsm/basic_i_o_fsm.srcs/sources_1/new/fsm_controller.v:40]
WARNING: [Synth 8-6014] Unused sequential element state_reg was removed.  [/home/thomas/basic_i_o_fsm/basic_i_o_fsm.srcs/sources_1/new/fsm_controller.v:40]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             reset_state |                              000 |                              100
                    idle |                              001 |                              101
                      S0 |                              010 |                              000
                      S1 |                              011 |                              001
                      S2 |                              100 |                              010
                      S3 |                              101 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'fsm_controller'
WARNING: [Synth 8-6014] Unused sequential element state_reg was removed.  [/home/thomas/basic_i_o_fsm/basic_i_o_fsm.srcs/sources_1/new/fsm_controller.v:40]
WARNING: [Synth 8-327] inferring latch for variable 'reset_reg' [/home/thomas/basic_i_o_fsm/basic_i_o_fsm.srcs/sources_1/new/fsm_controller.v:50]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 1482.664 ; gain = 382.125 ; free physical = 1768 ; free virtual = 4831
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   5 Input      8 Bit        Muxes := 1     
	  17 Input      3 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module fsm_controller 
Detailed RTL Component Info : 
+---Muxes : 
	  17 Input      3 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 2     
Module basic_i_o_fsm 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   5 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 1482.664 ; gain = 382.125 ; free physical = 1756 ; free virtual = 4821
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 1482.664 ; gain = 382.125 ; free physical = 1618 ; free virtual = 4691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 1482.664 ; gain = 382.125 ; free physical = 1618 ; free virtual = 4690
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 1482.664 ; gain = 382.125 ; free physical = 1618 ; free virtual = 4690
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 1482.664 ; gain = 382.125 ; free physical = 1618 ; free virtual = 4690
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 1482.664 ; gain = 382.125 ; free physical = 1618 ; free virtual = 4690
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 1482.664 ; gain = 382.125 ; free physical = 1618 ; free virtual = 4690
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 1482.664 ; gain = 382.125 ; free physical = 1618 ; free virtual = 4690
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 1482.664 ; gain = 382.125 ; free physical = 1618 ; free virtual = 4690
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 1482.664 ; gain = 382.125 ; free physical = 1618 ; free virtual = 4690
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT2 |     3|
|3     |LUT3 |     3|
|4     |LUT4 |     2|
|5     |LUT5 |     7|
|6     |LUT6 |     3|
|7     |FDCE |     3|
|8     |FDRE |     8|
|9     |LD   |     3|
|10    |IBUF |    14|
|11    |OBUF |     8|
+------+-----+------+

Report Instance Areas: 
+------+---------+---------------+------+
|      |Instance |Module         |Cells |
+------+---------+---------------+------+
|1     |top      |               |    55|
|2     |  brains |basic_i_o_fsm  |    16|
|3     |  fsm    |fsm_controller |    16|
+------+---------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 1482.664 ; gain = 382.125 ; free physical = 1618 ; free virtual = 4690
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1482.664 ; gain = 84.496 ; free physical = 1675 ; free virtual = 4748
Synthesis Optimization Complete : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 1482.672 ; gain = 382.125 ; free physical = 1679 ; free virtual = 4751
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 17 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  LD => LDCE: 3 instances

28 Infos, 11 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 1486.664 ; gain = 398.711 ; free physical = 1645 ; free virtual = 4718
INFO: [Common 17-1381] The checkpoint '/home/thomas/basic_i_o_fsm/basic_i_o_fsm.runs/synth_1/top.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.11 . Memory (MB): peak = 1486.664 ; gain = 0.000 ; free physical = 1644 ; free virtual = 4717
INFO: [Common 17-206] Exiting Vivado at Mon Sep 10 20:08:48 2018...
