Generated by Fabric Compiler ( version 2022.1 <build 99559> ) at Tue Nov  7 23:54:06 2023


Cell Usage:
GTP_APM_E1                    4 uses
GTP_DFF                      13 uses
GTP_DFF_E                    97 uses
GTP_DFF_R                   487 uses
GTP_DFF_RE                  945 uses
GTP_DFF_S                     5 uses
GTP_DFF_SE                    9 uses
GTP_DRM9K                     2 uses
GTP_GRS                       1 use
GTP_INV                       3 uses
GTP_LUT1                     20 uses
GTP_LUT2                    194 uses
GTP_LUT3                    677 uses
GTP_LUT4                    591 uses
GTP_LUT5                   1365 uses
GTP_LUT5CARRY               896 uses
GTP_LUT5M                  4039 uses
GTP_MUX2LUT6               1679 uses
GTP_MUX2LUT7                771 uses
GTP_MUX2LUT8                384 uses
GTP_PLL_E3                    1 use
GTP_RAM32X1DP               288 uses
GTP_RAM32X1SP             12288 uses

I/O ports: 28
GTP_INBUF                   5 uses
GTP_IOBUF                   8 uses
GTP_OUTBUF                  7 uses
GTP_OUTBUFT                 8 uses

Mapping Summary:
Total LUTs: 20358 of 42800 (47.57%)
	LUTs as dram: 12576 of 17000 (73.98%)
	LUTs as logic: 7782
Total Registers: 1556 of 64200 (2.42%)
Total Latches: 0

DRM18K:
Total DRM18K = 1.0 of 134 (0.75%)

APMs:
Total APMs = 4.00 of 84 (4.76%)

Total I/O ports = 28 of 296 (9.46%)


Overview of Control Sets:

Number of unique control sets : 66

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 4        | 4                 0
  [2, 4)      | 2        | 2                 0
  [4, 6)      | 7        | 7                 0
  [6, 8)      | 2        | 2                 0
  [8, 10)     | 11       | 11                0
  [10, 12)    | 0        | 0                 0
  [12, 14)    | 1        | 1                 0
  [14, 16)    | 1        | 1                 0
  [16, Inf)   | 38       | 38                0
--------------------------------------------------------------
  The maximum fanout: 173
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 13
  NO              NO                YES                0
  NO              YES               NO                 492
  YES             NO                NO                 97
  YES             NO                YES                0
  YES             YES               NO                 954
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

View the details of control sets in the file tinyriscv_soc_top_controlsets.txt.


Device Utilization Summary Of Each Module:
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Module Inst Name      | LUT       | FF       | Distributed RAM     | APM     | DRM     | ADC     | CGRA     | CRYSTAL     | DLL     | DQSL     | EFUSECODE     | FLSIF     | HMEMC     | HSST     | IO     | IOCKDIV     | IOCKDLY     | IOCKGATE     | IPAL     | LUT CARRY     | LUT6 MUX     | LUT7 MUX     | LUT8 MUX     | OSC     | PCIE     | PLL     | RCKB     | RESCAL     | SCANCHAIN     | START     | UDID     | USCM     
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| tinyriscv_soc_top     | 20358     | 1556     | 12576               | 4       | 1       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 28     | 0           | 0           | 0            | 0        | 896           | 1679         | 771          | 384          | 0       | 0        | 1       | 0        | 0          | 0             | 1         | 0        | 0        
| + gpio_0              | 76        | 64       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + spi_0               | 119       | 96       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 13            | 2            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + timer_0             | 91        | 96       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 47            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_pll               | 0         | 0        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 1       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_ram               | 5288      | 0        | 4096                | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 512          | 256          | 128          | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_rib               | 578       | 2        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 4            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_rom               | 10576     | 0        | 8192                | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 1056         | 512          | 256          | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_tinyriscv         | 2843      | 888      | 64                  | 4       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 698           | 81           | 3            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_clint           | 148       | 110      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 30            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_csr_reg         | 225       | 256      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 69            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_ctrl            | 1         | 0        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_div             | 449       | 244      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 180           | 5            | 2            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_ex              | 1640      | 0        | 0                   | 4       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 383           | 76           | 1            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_id              | 237       | 0        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_id_ex           | 15        | 179      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_if_id           | 0         | 65       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_pc_reg          | 34        | 32       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 30            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_regs            | 83        | 2        | 64                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 6             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_uart_debug        | 591       | 250      | 224                 | 0       | 1       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 92            | 23           | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + uart_0              | 179       | 158      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 46            | 1            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Timing analysis mode : single corner

 Clock Summary:                                                                                                         
************************************************************************************************************************
                                                                            Clock   Non-clock                           
 Clock                    Period       Waveform       Type                  Loads       Loads  Sources                  
------------------------------------------------------------------------------------------------------------------------
 sys_clk                  20.000       {0 10}         Declared                  0           1  {sys_clk}                
   clk                    20.000       {0 10}         Generated (sys_clk)   14136           0  {u_pll/u_pll_e3/CLKOUT0} 
========================================================================================================================

 Clock Groups:                                                                                      
****************************************************************************************************
 Clock Group                   Group Type                 Clocks                                    
----------------------------------------------------------------------------------------------------
====================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 clk                         50.000 MHz      54.744 MHz         20.000         18.267          1.733
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk                    clk                          1.733       0.000              0          91023
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk                    clk                          0.740       0.000              0          91023
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk                                                 8.100       0.000              0          14136
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

default
****************************************************************************************************
====================================================================================================

Startpoint  : u_tinyriscv/u_id_ex/inst_o[4]/CLK (GTP_DFF_R)
Endpoint    : u_tinyriscv/u_id_ex/reg1_rdata_o[16]/D (GTP_DFF_R)
Path Group  : clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.416
  Launch Clock Delay      :  7.416
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=14136)
                                                         5.020       7.416         clk              
                                                                           r       u_tinyriscv/u_id_ex/inst_o[4]/CLK (GTP_DFF_R)

                                   tco                   0.329       7.745 r       u_tinyriscv/u_id_ex/inst_o[4]/Q (GTP_DFF_R)
                                   net (fanout=7)        0.713       8.458         u_tinyriscv/ie_inst_o [4]
                                                                                   u_tinyriscv/u_ex/N1066_2/I4 (GTP_LUT5)
                                   td                    0.304       8.762 f       u_tinyriscv/u_ex/N1066_2/Z (GTP_LUT5)
                                   net (fanout=5)        0.670       9.432         u_tinyriscv/_N92253
                                                                                   u_tinyriscv/u_id/N276_1/I3 (GTP_LUT4)
                                   td                    0.185       9.617 r       u_tinyriscv/u_id/N276_1/Z (GTP_LUT4)
                                   net (fanout=5)        0.670      10.287         u_tinyriscv/_N92053
                                                                                   u_tinyriscv/N1_20_1/I3 (GTP_LUT4)
                                   td                    0.185      10.472 r       u_tinyriscv/N1_20_1/Z (GTP_LUT4)
                                   net (fanout=33)       0.943      11.415         _N29663          
                                                                                   u_tinyriscv/N1_27[29]/I4 (GTP_LUT5)
                                   td                    0.207      11.622 f       u_tinyriscv/N1_27[29]/Z (GTP_LUT5)
                                   net (fanout=35)       0.953      12.575         m0_addr_i[29]    
                                                                                   u_rib/N409_1/I1 (GTP_LUT5M)
                                   td                    0.300      12.875 f       u_rib/N409_1/Z (GTP_LUT5M)
                                   net (fanout=18)       0.834      13.709         u_rib/_N92030    
                                                                                   u_rib/N368_12/I3 (GTP_LUT4)
                                   td                    0.185      13.894 r       u_rib/N368_12/Z (GTP_LUT4)
                                   net (fanout=38)       0.968      14.862         u_rib/_N28360    
                                                                                   u_rib/N373_7_and[12][1]/I1 (GTP_LUT5M)
                                   td                    0.300      15.162 f       u_rib/N373_7_and[12][1]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.464      15.626         u_rib/_N46830    
                                                                                   u_rib/N373_7_or[12]_3/I4 (GTP_LUT5)
                                   td                    0.185      15.811 r       u_rib/N373_7_or[12]_3/Z (GTP_LUT5)
                                   net (fanout=1152)     3.855      19.666         s1_addr_o[12]    
                                                                                   u_ram/_ram_mux_a_122[23]/I4 (GTP_LUT5M)
                                   td                    0.185      19.851 r       u_ram/_ram_mux_a_122[23]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000      19.851         u_ram/_N43293    
                                                                                   u_ram/_ram_mux_a_123[23]/I0 (GTP_MUX2LUT6)
                                   td                    0.000      19.851 r       u_ram/_ram_mux_a_123[23]/Z (GTP_MUX2LUT6)
                                   net (fanout=1)        0.000      19.851         u_ram/_N43325    
                                                                                   u_ram/_ram_mux_a_124[23]/I0 (GTP_MUX2LUT7)
                                   td                    0.159      20.010 r       u_ram/_ram_mux_a_124[23]/Z (GTP_MUX2LUT7)
                                   net (fanout=1)        0.000      20.010         u_ram/_N43357    
                                                                                   u_ram/_ram_mux_a_125[23]/I0 (GTP_MUX2LUT8)
                                   td                    0.048      20.058 r       u_ram/_ram_mux_a_125[23]/Z (GTP_MUX2LUT8)
                                   net (fanout=1)        0.464      20.522         u_ram/_N43389    
                                                                                   u_ram/_ram_mux_a_127[23]/I1 (GTP_LUT5M)
                                   td                    0.365      20.887 f       u_ram/_ram_mux_a_127[23]/Z (GTP_LUT5M)
                                   net (fanout=4)        0.641      21.528         u_ram/N8 [23]    
                                                                                   u_rib/N368_25[23]_1/I0 (GTP_LUT5M)
                                   td                    0.258      21.786 f       u_rib/N368_25[23]_1/Z (GTP_LUT5M)
                                   net (fanout=5)        0.670      22.456         m0_data_o[23]    
                                                                                   u_tinyriscv/u_ex/N548_2[7]/I0 (GTP_LUT3)
                                   td                    0.258      22.714 f       u_tinyriscv/u_ex/N548_2[7]/Z (GTP_LUT3)
                                   net (fanout=1)        0.000      22.714         u_tinyriscv/u_ex/_N30780
                                                                                   u_tinyriscv/u_ex/N548_3[7]/I0 (GTP_MUX2LUT6)
                                   td                    0.000      22.714 f       u_tinyriscv/u_ex/N548_3[7]/Z (GTP_MUX2LUT6)
                                   net (fanout=10)       0.758      23.472         u_tinyriscv/u_ex/N548 [7]
                                                                                   u_tinyriscv/u_ex/N627_5[16]/I3 (GTP_LUT4)
                                   td                    0.185      23.657 r       u_tinyriscv/u_ex/N627_5[16]/Z (GTP_LUT4)
                                   net (fanout=16)       0.819      24.476         u_tinyriscv/u_ex/_N30933
                                                                                   u_tinyriscv/u_ex/N32_16_40/ID (GTP_LUT5M)
                                   td                    0.265      24.741 f       u_tinyriscv/u_ex/N32_16_40/Z (GTP_LUT5M)
                                   net (fanout=4)        0.641      25.382         u_tinyriscv/ex_reg_wdata_o [16]
                                                                                   u_tinyriscv/u_id/N253_9[16]/I2 (GTP_LUT3)
                                   td                    0.185      25.567 r       u_tinyriscv/u_id/N253_9[16]/Z (GTP_LUT3)
                                   net (fanout=1)        0.000      25.567         u_tinyriscv/id_reg1_rdata_o [16]
                                                                           r       u_tinyriscv/u_id_ex/reg1_rdata_o[16]/D (GTP_DFF_R)

 Data arrival time                                                  25.567         Logic Levels: 19 
                                                                                   Logic: 4.088ns(22.522%), Route: 14.063ns(77.478%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      22.302         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      22.396 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=14136)
                                                         5.020      27.416         clk              
                                                                           r       u_tinyriscv/u_id_ex/reg1_rdata_o[16]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000      27.416                          
 clock uncertainty                                      -0.150      27.266                          

 Setup time                                              0.034      27.300                          

 Data required time                                                 27.300                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.300                          
 Data arrival time                                                  25.567                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.733                          
====================================================================================================

====================================================================================================

Startpoint  : u_tinyriscv/u_id_ex/inst_o[4]/CLK (GTP_DFF_R)
Endpoint    : u_tinyriscv/u_id_ex/reg1_rdata_o[17]/D (GTP_DFF_R)
Path Group  : clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.416
  Launch Clock Delay      :  7.416
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=14136)
                                                         5.020       7.416         clk              
                                                                           r       u_tinyriscv/u_id_ex/inst_o[4]/CLK (GTP_DFF_R)

                                   tco                   0.329       7.745 r       u_tinyriscv/u_id_ex/inst_o[4]/Q (GTP_DFF_R)
                                   net (fanout=7)        0.713       8.458         u_tinyriscv/ie_inst_o [4]
                                                                                   u_tinyriscv/u_ex/N1066_2/I4 (GTP_LUT5)
                                   td                    0.304       8.762 f       u_tinyriscv/u_ex/N1066_2/Z (GTP_LUT5)
                                   net (fanout=5)        0.670       9.432         u_tinyriscv/_N92253
                                                                                   u_tinyriscv/u_id/N276_1/I3 (GTP_LUT4)
                                   td                    0.185       9.617 r       u_tinyriscv/u_id/N276_1/Z (GTP_LUT4)
                                   net (fanout=5)        0.670      10.287         u_tinyriscv/_N92053
                                                                                   u_tinyriscv/N1_20_1/I3 (GTP_LUT4)
                                   td                    0.185      10.472 r       u_tinyriscv/N1_20_1/Z (GTP_LUT4)
                                   net (fanout=33)       0.943      11.415         _N29663          
                                                                                   u_tinyriscv/N1_27[29]/I4 (GTP_LUT5)
                                   td                    0.207      11.622 f       u_tinyriscv/N1_27[29]/Z (GTP_LUT5)
                                   net (fanout=35)       0.953      12.575         m0_addr_i[29]    
                                                                                   u_rib/N409_1/I1 (GTP_LUT5M)
                                   td                    0.300      12.875 f       u_rib/N409_1/Z (GTP_LUT5M)
                                   net (fanout=18)       0.834      13.709         u_rib/_N92030    
                                                                                   u_rib/N368_12/I3 (GTP_LUT4)
                                   td                    0.185      13.894 r       u_rib/N368_12/Z (GTP_LUT4)
                                   net (fanout=38)       0.968      14.862         u_rib/_N28360    
                                                                                   u_rib/N373_7_and[12][1]/I1 (GTP_LUT5M)
                                   td                    0.300      15.162 f       u_rib/N373_7_and[12][1]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.464      15.626         u_rib/_N46830    
                                                                                   u_rib/N373_7_or[12]_3/I4 (GTP_LUT5)
                                   td                    0.185      15.811 r       u_rib/N373_7_or[12]_3/Z (GTP_LUT5)
                                   net (fanout=1152)     3.855      19.666         s1_addr_o[12]    
                                                                                   u_ram/_ram_mux_a_122[23]/I4 (GTP_LUT5M)
                                   td                    0.185      19.851 r       u_ram/_ram_mux_a_122[23]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000      19.851         u_ram/_N43293    
                                                                                   u_ram/_ram_mux_a_123[23]/I0 (GTP_MUX2LUT6)
                                   td                    0.000      19.851 r       u_ram/_ram_mux_a_123[23]/Z (GTP_MUX2LUT6)
                                   net (fanout=1)        0.000      19.851         u_ram/_N43325    
                                                                                   u_ram/_ram_mux_a_124[23]/I0 (GTP_MUX2LUT7)
                                   td                    0.159      20.010 r       u_ram/_ram_mux_a_124[23]/Z (GTP_MUX2LUT7)
                                   net (fanout=1)        0.000      20.010         u_ram/_N43357    
                                                                                   u_ram/_ram_mux_a_125[23]/I0 (GTP_MUX2LUT8)
                                   td                    0.048      20.058 r       u_ram/_ram_mux_a_125[23]/Z (GTP_MUX2LUT8)
                                   net (fanout=1)        0.464      20.522         u_ram/_N43389    
                                                                                   u_ram/_ram_mux_a_127[23]/I1 (GTP_LUT5M)
                                   td                    0.365      20.887 f       u_ram/_ram_mux_a_127[23]/Z (GTP_LUT5M)
                                   net (fanout=4)        0.641      21.528         u_ram/N8 [23]    
                                                                                   u_rib/N368_25[23]_1/I0 (GTP_LUT5M)
                                   td                    0.258      21.786 f       u_rib/N368_25[23]_1/Z (GTP_LUT5M)
                                   net (fanout=5)        0.670      22.456         m0_data_o[23]    
                                                                                   u_tinyriscv/u_ex/N548_2[7]/I0 (GTP_LUT3)
                                   td                    0.258      22.714 f       u_tinyriscv/u_ex/N548_2[7]/Z (GTP_LUT3)
                                   net (fanout=1)        0.000      22.714         u_tinyriscv/u_ex/_N30780
                                                                                   u_tinyriscv/u_ex/N548_3[7]/I0 (GTP_MUX2LUT6)
                                   td                    0.000      22.714 f       u_tinyriscv/u_ex/N548_3[7]/Z (GTP_MUX2LUT6)
                                   net (fanout=10)       0.758      23.472         u_tinyriscv/u_ex/N548 [7]
                                                                                   u_tinyriscv/u_ex/N627_5[16]/I3 (GTP_LUT4)
                                   td                    0.185      23.657 r       u_tinyriscv/u_ex/N627_5[16]/Z (GTP_LUT4)
                                   net (fanout=16)       0.819      24.476         u_tinyriscv/u_ex/_N30933
                                                                                   u_tinyriscv/u_ex/N32_17_40/ID (GTP_LUT5M)
                                   td                    0.265      24.741 f       u_tinyriscv/u_ex/N32_17_40/Z (GTP_LUT5M)
                                   net (fanout=4)        0.641      25.382         u_tinyriscv/ex_reg_wdata_o [17]
                                                                                   u_tinyriscv/u_id/N253_9[17]/I2 (GTP_LUT3)
                                   td                    0.185      25.567 r       u_tinyriscv/u_id/N253_9[17]/Z (GTP_LUT3)
                                   net (fanout=1)        0.000      25.567         u_tinyriscv/id_reg1_rdata_o [17]
                                                                           r       u_tinyriscv/u_id_ex/reg1_rdata_o[17]/D (GTP_DFF_R)

 Data arrival time                                                  25.567         Logic Levels: 19 
                                                                                   Logic: 4.088ns(22.522%), Route: 14.063ns(77.478%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      22.302         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      22.396 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=14136)
                                                         5.020      27.416         clk              
                                                                           r       u_tinyriscv/u_id_ex/reg1_rdata_o[17]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000      27.416                          
 clock uncertainty                                      -0.150      27.266                          

 Setup time                                              0.034      27.300                          

 Data required time                                                 27.300                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.300                          
 Data arrival time                                                  25.567                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.733                          
====================================================================================================

====================================================================================================

Startpoint  : u_tinyriscv/u_id_ex/inst_o[4]/CLK (GTP_DFF_R)
Endpoint    : u_tinyriscv/u_id_ex/reg1_rdata_o[18]/D (GTP_DFF_R)
Path Group  : clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.416
  Launch Clock Delay      :  7.416
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=14136)
                                                         5.020       7.416         clk              
                                                                           r       u_tinyriscv/u_id_ex/inst_o[4]/CLK (GTP_DFF_R)

                                   tco                   0.329       7.745 r       u_tinyriscv/u_id_ex/inst_o[4]/Q (GTP_DFF_R)
                                   net (fanout=7)        0.713       8.458         u_tinyriscv/ie_inst_o [4]
                                                                                   u_tinyriscv/u_ex/N1066_2/I4 (GTP_LUT5)
                                   td                    0.304       8.762 f       u_tinyriscv/u_ex/N1066_2/Z (GTP_LUT5)
                                   net (fanout=5)        0.670       9.432         u_tinyriscv/_N92253
                                                                                   u_tinyriscv/u_id/N276_1/I3 (GTP_LUT4)
                                   td                    0.185       9.617 r       u_tinyriscv/u_id/N276_1/Z (GTP_LUT4)
                                   net (fanout=5)        0.670      10.287         u_tinyriscv/_N92053
                                                                                   u_tinyriscv/N1_20_1/I3 (GTP_LUT4)
                                   td                    0.185      10.472 r       u_tinyriscv/N1_20_1/Z (GTP_LUT4)
                                   net (fanout=33)       0.943      11.415         _N29663          
                                                                                   u_tinyriscv/N1_27[29]/I4 (GTP_LUT5)
                                   td                    0.207      11.622 f       u_tinyriscv/N1_27[29]/Z (GTP_LUT5)
                                   net (fanout=35)       0.953      12.575         m0_addr_i[29]    
                                                                                   u_rib/N409_1/I1 (GTP_LUT5M)
                                   td                    0.300      12.875 f       u_rib/N409_1/Z (GTP_LUT5M)
                                   net (fanout=18)       0.834      13.709         u_rib/_N92030    
                                                                                   u_rib/N368_12/I3 (GTP_LUT4)
                                   td                    0.185      13.894 r       u_rib/N368_12/Z (GTP_LUT4)
                                   net (fanout=38)       0.968      14.862         u_rib/_N28360    
                                                                                   u_rib/N373_7_and[12][1]/I1 (GTP_LUT5M)
                                   td                    0.300      15.162 f       u_rib/N373_7_and[12][1]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.464      15.626         u_rib/_N46830    
                                                                                   u_rib/N373_7_or[12]_3/I4 (GTP_LUT5)
                                   td                    0.185      15.811 r       u_rib/N373_7_or[12]_3/Z (GTP_LUT5)
                                   net (fanout=1152)     3.855      19.666         s1_addr_o[12]    
                                                                                   u_ram/_ram_mux_a_122[23]/I4 (GTP_LUT5M)
                                   td                    0.185      19.851 r       u_ram/_ram_mux_a_122[23]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000      19.851         u_ram/_N43293    
                                                                                   u_ram/_ram_mux_a_123[23]/I0 (GTP_MUX2LUT6)
                                   td                    0.000      19.851 r       u_ram/_ram_mux_a_123[23]/Z (GTP_MUX2LUT6)
                                   net (fanout=1)        0.000      19.851         u_ram/_N43325    
                                                                                   u_ram/_ram_mux_a_124[23]/I0 (GTP_MUX2LUT7)
                                   td                    0.159      20.010 r       u_ram/_ram_mux_a_124[23]/Z (GTP_MUX2LUT7)
                                   net (fanout=1)        0.000      20.010         u_ram/_N43357    
                                                                                   u_ram/_ram_mux_a_125[23]/I0 (GTP_MUX2LUT8)
                                   td                    0.048      20.058 r       u_ram/_ram_mux_a_125[23]/Z (GTP_MUX2LUT8)
                                   net (fanout=1)        0.464      20.522         u_ram/_N43389    
                                                                                   u_ram/_ram_mux_a_127[23]/I1 (GTP_LUT5M)
                                   td                    0.365      20.887 f       u_ram/_ram_mux_a_127[23]/Z (GTP_LUT5M)
                                   net (fanout=4)        0.641      21.528         u_ram/N8 [23]    
                                                                                   u_rib/N368_25[23]_1/I0 (GTP_LUT5M)
                                   td                    0.258      21.786 f       u_rib/N368_25[23]_1/Z (GTP_LUT5M)
                                   net (fanout=5)        0.670      22.456         m0_data_o[23]    
                                                                                   u_tinyriscv/u_ex/N548_2[7]/I0 (GTP_LUT3)
                                   td                    0.258      22.714 f       u_tinyriscv/u_ex/N548_2[7]/Z (GTP_LUT3)
                                   net (fanout=1)        0.000      22.714         u_tinyriscv/u_ex/_N30780
                                                                                   u_tinyriscv/u_ex/N548_3[7]/I0 (GTP_MUX2LUT6)
                                   td                    0.000      22.714 f       u_tinyriscv/u_ex/N548_3[7]/Z (GTP_MUX2LUT6)
                                   net (fanout=10)       0.758      23.472         u_tinyriscv/u_ex/N548 [7]
                                                                                   u_tinyriscv/u_ex/N627_5[16]/I3 (GTP_LUT4)
                                   td                    0.185      23.657 r       u_tinyriscv/u_ex/N627_5[16]/Z (GTP_LUT4)
                                   net (fanout=16)       0.819      24.476         u_tinyriscv/u_ex/_N30933
                                                                                   u_tinyriscv/u_ex/N32_18_40/ID (GTP_LUT5M)
                                   td                    0.265      24.741 f       u_tinyriscv/u_ex/N32_18_40/Z (GTP_LUT5M)
                                   net (fanout=4)        0.641      25.382         u_tinyriscv/ex_reg_wdata_o [18]
                                                                                   u_tinyriscv/u_id/N253_9[18]/I2 (GTP_LUT3)
                                   td                    0.185      25.567 r       u_tinyriscv/u_id/N253_9[18]/Z (GTP_LUT3)
                                   net (fanout=1)        0.000      25.567         u_tinyriscv/id_reg1_rdata_o [18]
                                                                           r       u_tinyriscv/u_id_ex/reg1_rdata_o[18]/D (GTP_DFF_R)

 Data arrival time                                                  25.567         Logic Levels: 19 
                                                                                   Logic: 4.088ns(22.522%), Route: 14.063ns(77.478%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      22.302         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      22.396 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=14136)
                                                         5.020      27.416         clk              
                                                                           r       u_tinyriscv/u_id_ex/reg1_rdata_o[18]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000      27.416                          
 clock uncertainty                                      -0.150      27.266                          

 Setup time                                              0.034      27.300                          

 Data required time                                                 27.300                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.300                          
 Data arrival time                                                  25.567                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.733                          
====================================================================================================

====================================================================================================

Startpoint  : u_uart_debug/rx_data[63][0]/CLK (GTP_DFF_E)
Endpoint    : u_uart_debug/fw_file_size[8]/D (GTP_DFF_RE)
Path Group  : clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.416
  Launch Clock Delay      :  7.416
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=14136)
                                                         5.020       7.416         clk              
                                                                           r       u_uart_debug/rx_data[63][0]/CLK (GTP_DFF_E)

                                   tco                   0.323       7.739 f       u_uart_debug/rx_data[63][0]/Q (GTP_DFF_E)
                                   net (fanout=1)        0.464       8.203         u_uart_debug/rx_data[63] [0]
                                                                           f       u_uart_debug/fw_file_size[8]/D (GTP_DFF_RE)

 Data arrival time                                                   8.203         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=14136)
                                                         5.020       7.416         clk              
                                                                           r       u_uart_debug/fw_file_size[8]/CLK (GTP_DFF_RE)
 clock pessimism                                         0.000       7.416                          
 clock uncertainty                                       0.000       7.416                          

 Hold time                                               0.047       7.463                          

 Data required time                                                  7.463                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.463                          
 Data arrival time                                                   8.203                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : u_uart_debug/rx_data[63][1]/CLK (GTP_DFF_E)
Endpoint    : u_uart_debug/fw_file_size[9]/D (GTP_DFF_RE)
Path Group  : clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.416
  Launch Clock Delay      :  7.416
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=14136)
                                                         5.020       7.416         clk              
                                                                           r       u_uart_debug/rx_data[63][1]/CLK (GTP_DFF_E)

                                   tco                   0.323       7.739 f       u_uart_debug/rx_data[63][1]/Q (GTP_DFF_E)
                                   net (fanout=1)        0.464       8.203         u_uart_debug/rx_data[63] [1]
                                                                           f       u_uart_debug/fw_file_size[9]/D (GTP_DFF_RE)

 Data arrival time                                                   8.203         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=14136)
                                                         5.020       7.416         clk              
                                                                           r       u_uart_debug/fw_file_size[9]/CLK (GTP_DFF_RE)
 clock pessimism                                         0.000       7.416                          
 clock uncertainty                                       0.000       7.416                          

 Hold time                                               0.047       7.463                          

 Data required time                                                  7.463                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.463                          
 Data arrival time                                                   8.203                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : u_uart_debug/rx_data[63][2]/CLK (GTP_DFF_E)
Endpoint    : u_uart_debug/fw_file_size[10]/D (GTP_DFF_RE)
Path Group  : clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.416
  Launch Clock Delay      :  7.416
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=14136)
                                                         5.020       7.416         clk              
                                                                           r       u_uart_debug/rx_data[63][2]/CLK (GTP_DFF_E)

                                   tco                   0.323       7.739 f       u_uart_debug/rx_data[63][2]/Q (GTP_DFF_E)
                                   net (fanout=1)        0.464       8.203         u_uart_debug/rx_data[63] [2]
                                                                           f       u_uart_debug/fw_file_size[10]/D (GTP_DFF_RE)

 Data arrival time                                                   8.203         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=14136)
                                                         5.020       7.416         clk              
                                                                           r       u_uart_debug/fw_file_size[10]/CLK (GTP_DFF_RE)
 clock pessimism                                         0.000       7.416                          
 clock uncertainty                                       0.000       7.416                          

 Hold time                                               0.047       7.463                          

 Data required time                                                  7.463                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.463                          
 Data arrival time                                                   8.203                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : rst (port)
Endpoint    : u_tinyriscv/u_id_ex/reg1_rdata_o[16]/D (GTP_DFF_R)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 rst                                                     0.000       0.000 f       rst (port)       
                                   net (fanout=1)        0.000       0.000         rst              
                                                                                   rst_ibuf/I (GTP_INBUF)
                                   td                    1.312       1.312 f       rst_ibuf/O (GTP_INBUF)
                                   net (fanout=265)      3.135       4.447         nt_rst           
                                                                                   u_tinyriscv/u_id/N276_1/I2 (GTP_LUT4)
                                   td                    0.430       4.877 f       u_tinyriscv/u_id/N276_1/Z (GTP_LUT4)
                                   net (fanout=5)        0.670       5.547         u_tinyriscv/_N92053
                                                                                   u_tinyriscv/N1_20_1/I3 (GTP_LUT4)
                                   td                    0.185       5.732 r       u_tinyriscv/N1_20_1/Z (GTP_LUT4)
                                   net (fanout=33)       0.943       6.675         _N29663          
                                                                                   u_tinyriscv/N1_27[29]/I4 (GTP_LUT5)
                                   td                    0.207       6.882 f       u_tinyriscv/N1_27[29]/Z (GTP_LUT5)
                                   net (fanout=35)       0.953       7.835         m0_addr_i[29]    
                                                                                   u_rib/N409_1/I1 (GTP_LUT5M)
                                   td                    0.300       8.135 f       u_rib/N409_1/Z (GTP_LUT5M)
                                   net (fanout=18)       0.834       8.969         u_rib/_N92030    
                                                                                   u_rib/N368_12/I3 (GTP_LUT4)
                                   td                    0.185       9.154 r       u_rib/N368_12/Z (GTP_LUT4)
                                   net (fanout=38)       0.968      10.122         u_rib/_N28360    
                                                                                   u_rib/N373_7_and[12][1]/I1 (GTP_LUT5M)
                                   td                    0.300      10.422 f       u_rib/N373_7_and[12][1]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.464      10.886         u_rib/_N46830    
                                                                                   u_rib/N373_7_or[12]_3/I4 (GTP_LUT5)
                                   td                    0.185      11.071 r       u_rib/N373_7_or[12]_3/Z (GTP_LUT5)
                                   net (fanout=1152)     3.855      14.926         s1_addr_o[12]    
                                                                                   u_ram/_ram_mux_a_122[23]/I4 (GTP_LUT5M)
                                   td                    0.185      15.111 r       u_ram/_ram_mux_a_122[23]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000      15.111         u_ram/_N43293    
                                                                                   u_ram/_ram_mux_a_123[23]/I0 (GTP_MUX2LUT6)
                                   td                    0.000      15.111 r       u_ram/_ram_mux_a_123[23]/Z (GTP_MUX2LUT6)
                                   net (fanout=1)        0.000      15.111         u_ram/_N43325    
                                                                                   u_ram/_ram_mux_a_124[23]/I0 (GTP_MUX2LUT7)
                                   td                    0.159      15.270 r       u_ram/_ram_mux_a_124[23]/Z (GTP_MUX2LUT7)
                                   net (fanout=1)        0.000      15.270         u_ram/_N43357    
                                                                                   u_ram/_ram_mux_a_125[23]/I0 (GTP_MUX2LUT8)
                                   td                    0.048      15.318 r       u_ram/_ram_mux_a_125[23]/Z (GTP_MUX2LUT8)
                                   net (fanout=1)        0.464      15.782         u_ram/_N43389    
                                                                                   u_ram/_ram_mux_a_127[23]/I1 (GTP_LUT5M)
                                   td                    0.365      16.147 f       u_ram/_ram_mux_a_127[23]/Z (GTP_LUT5M)
                                   net (fanout=4)        0.641      16.788         u_ram/N8 [23]    
                                                                                   u_rib/N368_25[23]_1/I0 (GTP_LUT5M)
                                   td                    0.258      17.046 f       u_rib/N368_25[23]_1/Z (GTP_LUT5M)
                                   net (fanout=5)        0.670      17.716         m0_data_o[23]    
                                                                                   u_tinyriscv/u_ex/N548_2[7]/I0 (GTP_LUT3)
                                   td                    0.258      17.974 f       u_tinyriscv/u_ex/N548_2[7]/Z (GTP_LUT3)
                                   net (fanout=1)        0.000      17.974         u_tinyriscv/u_ex/_N30780
                                                                                   u_tinyriscv/u_ex/N548_3[7]/I0 (GTP_MUX2LUT6)
                                   td                    0.000      17.974 f       u_tinyriscv/u_ex/N548_3[7]/Z (GTP_MUX2LUT6)
                                   net (fanout=10)       0.758      18.732         u_tinyriscv/u_ex/N548 [7]
                                                                                   u_tinyriscv/u_ex/N627_5[16]/I3 (GTP_LUT4)
                                   td                    0.185      18.917 r       u_tinyriscv/u_ex/N627_5[16]/Z (GTP_LUT4)
                                   net (fanout=16)       0.819      19.736         u_tinyriscv/u_ex/_N30933
                                                                                   u_tinyriscv/u_ex/N32_16_40/ID (GTP_LUT5M)
                                   td                    0.265      20.001 f       u_tinyriscv/u_ex/N32_16_40/Z (GTP_LUT5M)
                                   net (fanout=4)        0.641      20.642         u_tinyriscv/ex_reg_wdata_o [16]
                                                                                   u_tinyriscv/u_id/N253_9[16]/I2 (GTP_LUT3)
                                   td                    0.185      20.827 r       u_tinyriscv/u_id/N253_9[16]/Z (GTP_LUT3)
                                   net (fanout=1)        0.000      20.827         u_tinyriscv/id_reg1_rdata_o [16]
                                                                           r       u_tinyriscv/u_id_ex/reg1_rdata_o[16]/D (GTP_DFF_R)

 Data arrival time                                                  20.827         Logic Levels: 19 
                                                                                   Logic: 5.012ns(24.065%), Route: 15.815ns(75.935%)
====================================================================================================

====================================================================================================

Startpoint  : rst (port)
Endpoint    : u_tinyriscv/u_id_ex/reg1_rdata_o[17]/D (GTP_DFF_R)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 rst                                                     0.000       0.000 f       rst (port)       
                                   net (fanout=1)        0.000       0.000         rst              
                                                                                   rst_ibuf/I (GTP_INBUF)
                                   td                    1.312       1.312 f       rst_ibuf/O (GTP_INBUF)
                                   net (fanout=265)      3.135       4.447         nt_rst           
                                                                                   u_tinyriscv/u_id/N276_1/I2 (GTP_LUT4)
                                   td                    0.430       4.877 f       u_tinyriscv/u_id/N276_1/Z (GTP_LUT4)
                                   net (fanout=5)        0.670       5.547         u_tinyriscv/_N92053
                                                                                   u_tinyriscv/N1_20_1/I3 (GTP_LUT4)
                                   td                    0.185       5.732 r       u_tinyriscv/N1_20_1/Z (GTP_LUT4)
                                   net (fanout=33)       0.943       6.675         _N29663          
                                                                                   u_tinyriscv/N1_27[29]/I4 (GTP_LUT5)
                                   td                    0.207       6.882 f       u_tinyriscv/N1_27[29]/Z (GTP_LUT5)
                                   net (fanout=35)       0.953       7.835         m0_addr_i[29]    
                                                                                   u_rib/N409_1/I1 (GTP_LUT5M)
                                   td                    0.300       8.135 f       u_rib/N409_1/Z (GTP_LUT5M)
                                   net (fanout=18)       0.834       8.969         u_rib/_N92030    
                                                                                   u_rib/N368_12/I3 (GTP_LUT4)
                                   td                    0.185       9.154 r       u_rib/N368_12/Z (GTP_LUT4)
                                   net (fanout=38)       0.968      10.122         u_rib/_N28360    
                                                                                   u_rib/N373_7_and[12][1]/I1 (GTP_LUT5M)
                                   td                    0.300      10.422 f       u_rib/N373_7_and[12][1]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.464      10.886         u_rib/_N46830    
                                                                                   u_rib/N373_7_or[12]_3/I4 (GTP_LUT5)
                                   td                    0.185      11.071 r       u_rib/N373_7_or[12]_3/Z (GTP_LUT5)
                                   net (fanout=1152)     3.855      14.926         s1_addr_o[12]    
                                                                                   u_ram/_ram_mux_a_122[23]/I4 (GTP_LUT5M)
                                   td                    0.185      15.111 r       u_ram/_ram_mux_a_122[23]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000      15.111         u_ram/_N43293    
                                                                                   u_ram/_ram_mux_a_123[23]/I0 (GTP_MUX2LUT6)
                                   td                    0.000      15.111 r       u_ram/_ram_mux_a_123[23]/Z (GTP_MUX2LUT6)
                                   net (fanout=1)        0.000      15.111         u_ram/_N43325    
                                                                                   u_ram/_ram_mux_a_124[23]/I0 (GTP_MUX2LUT7)
                                   td                    0.159      15.270 r       u_ram/_ram_mux_a_124[23]/Z (GTP_MUX2LUT7)
                                   net (fanout=1)        0.000      15.270         u_ram/_N43357    
                                                                                   u_ram/_ram_mux_a_125[23]/I0 (GTP_MUX2LUT8)
                                   td                    0.048      15.318 r       u_ram/_ram_mux_a_125[23]/Z (GTP_MUX2LUT8)
                                   net (fanout=1)        0.464      15.782         u_ram/_N43389    
                                                                                   u_ram/_ram_mux_a_127[23]/I1 (GTP_LUT5M)
                                   td                    0.365      16.147 f       u_ram/_ram_mux_a_127[23]/Z (GTP_LUT5M)
                                   net (fanout=4)        0.641      16.788         u_ram/N8 [23]    
                                                                                   u_rib/N368_25[23]_1/I0 (GTP_LUT5M)
                                   td                    0.258      17.046 f       u_rib/N368_25[23]_1/Z (GTP_LUT5M)
                                   net (fanout=5)        0.670      17.716         m0_data_o[23]    
                                                                                   u_tinyriscv/u_ex/N548_2[7]/I0 (GTP_LUT3)
                                   td                    0.258      17.974 f       u_tinyriscv/u_ex/N548_2[7]/Z (GTP_LUT3)
                                   net (fanout=1)        0.000      17.974         u_tinyriscv/u_ex/_N30780
                                                                                   u_tinyriscv/u_ex/N548_3[7]/I0 (GTP_MUX2LUT6)
                                   td                    0.000      17.974 f       u_tinyriscv/u_ex/N548_3[7]/Z (GTP_MUX2LUT6)
                                   net (fanout=10)       0.758      18.732         u_tinyriscv/u_ex/N548 [7]
                                                                                   u_tinyriscv/u_ex/N627_5[16]/I3 (GTP_LUT4)
                                   td                    0.185      18.917 r       u_tinyriscv/u_ex/N627_5[16]/Z (GTP_LUT4)
                                   net (fanout=16)       0.819      19.736         u_tinyriscv/u_ex/_N30933
                                                                                   u_tinyriscv/u_ex/N32_17_40/ID (GTP_LUT5M)
                                   td                    0.265      20.001 f       u_tinyriscv/u_ex/N32_17_40/Z (GTP_LUT5M)
                                   net (fanout=4)        0.641      20.642         u_tinyriscv/ex_reg_wdata_o [17]
                                                                                   u_tinyriscv/u_id/N253_9[17]/I2 (GTP_LUT3)
                                   td                    0.185      20.827 r       u_tinyriscv/u_id/N253_9[17]/Z (GTP_LUT3)
                                   net (fanout=1)        0.000      20.827         u_tinyriscv/id_reg1_rdata_o [17]
                                                                           r       u_tinyriscv/u_id_ex/reg1_rdata_o[17]/D (GTP_DFF_R)

 Data arrival time                                                  20.827         Logic Levels: 19 
                                                                                   Logic: 5.012ns(24.065%), Route: 15.815ns(75.935%)
====================================================================================================

====================================================================================================

Startpoint  : rst (port)
Endpoint    : u_tinyriscv/u_id_ex/reg1_rdata_o[18]/D (GTP_DFF_R)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 rst                                                     0.000       0.000 f       rst (port)       
                                   net (fanout=1)        0.000       0.000         rst              
                                                                                   rst_ibuf/I (GTP_INBUF)
                                   td                    1.312       1.312 f       rst_ibuf/O (GTP_INBUF)
                                   net (fanout=265)      3.135       4.447         nt_rst           
                                                                                   u_tinyriscv/u_id/N276_1/I2 (GTP_LUT4)
                                   td                    0.430       4.877 f       u_tinyriscv/u_id/N276_1/Z (GTP_LUT4)
                                   net (fanout=5)        0.670       5.547         u_tinyriscv/_N92053
                                                                                   u_tinyriscv/N1_20_1/I3 (GTP_LUT4)
                                   td                    0.185       5.732 r       u_tinyriscv/N1_20_1/Z (GTP_LUT4)
                                   net (fanout=33)       0.943       6.675         _N29663          
                                                                                   u_tinyriscv/N1_27[29]/I4 (GTP_LUT5)
                                   td                    0.207       6.882 f       u_tinyriscv/N1_27[29]/Z (GTP_LUT5)
                                   net (fanout=35)       0.953       7.835         m0_addr_i[29]    
                                                                                   u_rib/N409_1/I1 (GTP_LUT5M)
                                   td                    0.300       8.135 f       u_rib/N409_1/Z (GTP_LUT5M)
                                   net (fanout=18)       0.834       8.969         u_rib/_N92030    
                                                                                   u_rib/N368_12/I3 (GTP_LUT4)
                                   td                    0.185       9.154 r       u_rib/N368_12/Z (GTP_LUT4)
                                   net (fanout=38)       0.968      10.122         u_rib/_N28360    
                                                                                   u_rib/N373_7_and[12][1]/I1 (GTP_LUT5M)
                                   td                    0.300      10.422 f       u_rib/N373_7_and[12][1]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.464      10.886         u_rib/_N46830    
                                                                                   u_rib/N373_7_or[12]_3/I4 (GTP_LUT5)
                                   td                    0.185      11.071 r       u_rib/N373_7_or[12]_3/Z (GTP_LUT5)
                                   net (fanout=1152)     3.855      14.926         s1_addr_o[12]    
                                                                                   u_ram/_ram_mux_a_122[23]/I4 (GTP_LUT5M)
                                   td                    0.185      15.111 r       u_ram/_ram_mux_a_122[23]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000      15.111         u_ram/_N43293    
                                                                                   u_ram/_ram_mux_a_123[23]/I0 (GTP_MUX2LUT6)
                                   td                    0.000      15.111 r       u_ram/_ram_mux_a_123[23]/Z (GTP_MUX2LUT6)
                                   net (fanout=1)        0.000      15.111         u_ram/_N43325    
                                                                                   u_ram/_ram_mux_a_124[23]/I0 (GTP_MUX2LUT7)
                                   td                    0.159      15.270 r       u_ram/_ram_mux_a_124[23]/Z (GTP_MUX2LUT7)
                                   net (fanout=1)        0.000      15.270         u_ram/_N43357    
                                                                                   u_ram/_ram_mux_a_125[23]/I0 (GTP_MUX2LUT8)
                                   td                    0.048      15.318 r       u_ram/_ram_mux_a_125[23]/Z (GTP_MUX2LUT8)
                                   net (fanout=1)        0.464      15.782         u_ram/_N43389    
                                                                                   u_ram/_ram_mux_a_127[23]/I1 (GTP_LUT5M)
                                   td                    0.365      16.147 f       u_ram/_ram_mux_a_127[23]/Z (GTP_LUT5M)
                                   net (fanout=4)        0.641      16.788         u_ram/N8 [23]    
                                                                                   u_rib/N368_25[23]_1/I0 (GTP_LUT5M)
                                   td                    0.258      17.046 f       u_rib/N368_25[23]_1/Z (GTP_LUT5M)
                                   net (fanout=5)        0.670      17.716         m0_data_o[23]    
                                                                                   u_tinyriscv/u_ex/N548_2[7]/I0 (GTP_LUT3)
                                   td                    0.258      17.974 f       u_tinyriscv/u_ex/N548_2[7]/Z (GTP_LUT3)
                                   net (fanout=1)        0.000      17.974         u_tinyriscv/u_ex/_N30780
                                                                                   u_tinyriscv/u_ex/N548_3[7]/I0 (GTP_MUX2LUT6)
                                   td                    0.000      17.974 f       u_tinyriscv/u_ex/N548_3[7]/Z (GTP_MUX2LUT6)
                                   net (fanout=10)       0.758      18.732         u_tinyriscv/u_ex/N548 [7]
                                                                                   u_tinyriscv/u_ex/N627_5[16]/I3 (GTP_LUT4)
                                   td                    0.185      18.917 r       u_tinyriscv/u_ex/N627_5[16]/Z (GTP_LUT4)
                                   net (fanout=16)       0.819      19.736         u_tinyriscv/u_ex/_N30933
                                                                                   u_tinyriscv/u_ex/N32_18_40/ID (GTP_LUT5M)
                                   td                    0.265      20.001 f       u_tinyriscv/u_ex/N32_18_40/Z (GTP_LUT5M)
                                   net (fanout=4)        0.641      20.642         u_tinyriscv/ex_reg_wdata_o [18]
                                                                                   u_tinyriscv/u_id/N253_9[18]/I2 (GTP_LUT3)
                                   td                    0.185      20.827 r       u_tinyriscv/u_id/N253_9[18]/Z (GTP_LUT3)
                                   net (fanout=1)        0.000      20.827         u_tinyriscv/id_reg1_rdata_o [18]
                                                                           r       u_tinyriscv/u_id_ex/reg1_rdata_o[18]/D (GTP_DFF_R)

 Data arrival time                                                  20.827         Logic Levels: 19 
                                                                                   Logic: 5.012ns(24.065%), Route: 15.815ns(75.935%)
====================================================================================================

====================================================================================================

Startpoint  : spi_miso (port)
Endpoint    : spi_0/rdata[0]/D (GTP_DFF_RE)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 spi_miso                                                0.000       0.000 r       spi_miso (port)  
                                   net (fanout=1)        0.000       0.000         spi_miso         
                                                                                   spi_miso_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       spi_miso_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_spi_miso      
                                                                           r       spi_0/rdata[0]/D (GTP_DFF_RE)

 Data arrival time                                                   2.302         Logic Levels: 1  
                                                                                   Logic: 1.211ns(52.606%), Route: 1.091ns(47.394%)
====================================================================================================

====================================================================================================

Startpoint  : uart_rx_pin (port)
Endpoint    : uart_0/rx_q0/D (GTP_DFF_R)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 uart_rx_pin                                             0.000       0.000 r       uart_rx_pin (port)
                                   net (fanout=1)        0.000       0.000         uart_rx_pin      
                                                                                   uart_rx_pin_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       uart_rx_pin_ibuf/O (GTP_INBUF)
                                   net (fanout=7)        1.340       2.551         nt_uart_rx_pin   
                                                                           r       uart_0/rx_q0/D (GTP_DFF_R)

 Data arrival time                                                   2.551         Logic Levels: 1  
                                                                                   Logic: 1.211ns(47.472%), Route: 1.340ns(52.528%)
====================================================================================================

====================================================================================================

Startpoint  : uart_debug_pin (port)
Endpoint    : u_rib/grant[0]/D (GTP_DFF_S)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 uart_debug_pin                                          0.000       0.000 r       uart_debug_pin (port)
                                   net (fanout=1)        0.000       0.000         uart_debug_pin   
                                                                                   uart_debug_pin_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       uart_debug_pin_ibuf/O (GTP_INBUF)
                                   net (fanout=19)       1.468       2.679         nt_uart_debug_pin
                                                                                   u_uart_debug/N370/I0 (GTP_LUT1)
                                   td                    0.172       2.851 f       u_uart_debug/N370/Z (GTP_LUT1)
                                   net (fanout=2)        0.000       2.851         u_uart_debug/N370
                                                                           f       u_rib/grant[0]/D (GTP_DFF_S)

 Data arrival time                                                   2.851         Logic Levels: 2  
                                                                                   Logic: 1.383ns(48.509%), Route: 1.468ns(51.491%)
====================================================================================================

{clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 8.100       10.000          1.900           High Pulse Width                          u_ram/_ram_0_0/WCLK
 8.100       10.000          1.900           Low Pulse Width                           u_ram/_ram_0_0/WCLK
 8.100       10.000          1.900           High Pulse Width                          u_ram/_ram_0_1/WCLK
====================================================================================================

====================================================================================================

Inputs and Outputs :
+--------------------------------------------------------------------------------------+
| Type       | File Name                                                              
+--------------------------------------------------------------------------------------+
| Input      | E:/PangoPro/tinyriscv/compile/tinyriscv_soc_top_comp.adf               
|            | E:/PangoPro/tinyriscv/tinyriscv.fdc                                    
| Output     | E:/PangoPro/tinyriscv/synthesize/tinyriscv_soc_top_syn.adf             
|            | E:/PangoPro/tinyriscv/synthesize/tinyriscv_soc_top_syn.vm              
|            | E:/PangoPro/tinyriscv/synthesize/tinyriscv_soc_top_controlsets.txt     
|            | E:/PangoPro/tinyriscv/synthesize/snr.db                                
|            | E:/PangoPro/tinyriscv/synthesize/tinyriscv_soc_top.snr                 
+--------------------------------------------------------------------------------------+


Flow Command: synthesize -selected_syn_tool_opt 2 
Peak memory: 817 MB
Total CPU  time to synthesize completion : 0h:1m:28s
Process Total CPU  time to synthesize completion : 0h:1m:28s
Total real time to synthesize completion : 0h:1m:45s
