
4.7.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001c94  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000002c  08001da0  08001da0  00011da0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08001dcc  08001dcc  0002020c  2**0
                  CONTENTS
  4 .ARM          00000000  08001dcc  08001dcc  0002020c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08001dcc  08001dcc  0002020c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08001dcc  08001dcc  00011dcc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08001dd0  08001dd0  00011dd0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000020c  20000000  08001dd4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000006c  2000020c  08001fe0  0002020c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000278  08001fe0  00020278  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0002020c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000584f  00000000  00000000  00020235  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00001356  00000000  00000000  00025a84  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000658  00000000  00000000  00026de0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000005b0  00000000  00000000  00027438  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0001259d  00000000  00000000  000279e8  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   000054e3  00000000  00000000  00039f85  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00063e86  00000000  00000000  0003f468  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000a32ee  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001870  00000000  00000000  000a336c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000020c 	.word	0x2000020c
 8000128:	00000000 	.word	0x00000000
 800012c:	08001d88 	.word	0x08001d88

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000210 	.word	0x20000210
 8000148:	08001d88 	.word	0x08001d88

0800014c <crc16_gen>:
	    //unsigned short usDataLen; //±®Œƒª∫¥Ê«¯÷–µƒ◊÷Ω⁄ ˝°£
		//CRC…˙≥…∫Ø ˝
		uint16_t crc16_gen(uint8_t *puchMsg,uint16_t usDataLen)  /* ∫Ø ˝“‘unsigned short ¿‡–Õ∑µªÿCRC */
		// *puchMsg;    /* ”√”⁄º∆À„CRCµƒ±®Œƒ */
		// usDataLen;  /* ±®Œƒ÷–µƒ◊÷Ω⁄ ˝¡ø */
		{
 800014c:	b480      	push	{r7}
 800014e:	b085      	sub	sp, #20
 8000150:	af00      	add	r7, sp, #0
 8000152:	6078      	str	r0, [r7, #4]
 8000154:	460b      	mov	r3, r1
 8000156:	807b      	strh	r3, [r7, #2]
		uint8_t uchCRCHi=0xff; /* CRCµƒ∏ﬂ◊÷Ω⁄≥ı ºªØ */
 8000158:	23ff      	movs	r3, #255	; 0xff
 800015a:	73fb      	strb	r3, [r7, #15]
		uint8_t uchCRCLo=0xff;  /* CRCµƒµÕ◊÷Ω⁄≥ı ºªØ */
 800015c:	23ff      	movs	r3, #255	; 0xff
 800015e:	73bb      	strb	r3, [r7, #14]
		uint16_t uIndex;   /* CRC≤È—Ø±ÌÀ˜“˝ */
		while(usDataLen--)   /* ±È¿˙±®Œƒª∫¥Ê«¯ */
 8000160:	e011      	b.n	8000186 <crc16_gen+0x3a>
		{
		uIndex =uchCRCLo^*puchMsg++;  /* º∆À„CRC */
 8000162:	687b      	ldr	r3, [r7, #4]
 8000164:	1c5a      	adds	r2, r3, #1
 8000166:	607a      	str	r2, [r7, #4]
 8000168:	781a      	ldrb	r2, [r3, #0]
 800016a:	7bbb      	ldrb	r3, [r7, #14]
 800016c:	4053      	eors	r3, r2
 800016e:	b2db      	uxtb	r3, r3
 8000170:	81bb      	strh	r3, [r7, #12]
		uchCRCLo=uchCRCHi^auchCRCHi[uIndex];
 8000172:	89bb      	ldrh	r3, [r7, #12]
 8000174:	4a0d      	ldr	r2, [pc, #52]	; (80001ac <crc16_gen+0x60>)
 8000176:	5cd2      	ldrb	r2, [r2, r3]
 8000178:	7bfb      	ldrb	r3, [r7, #15]
 800017a:	4053      	eors	r3, r2
 800017c:	73bb      	strb	r3, [r7, #14]
		uchCRCHi=auchCRCLo[uIndex];
 800017e:	89bb      	ldrh	r3, [r7, #12]
 8000180:	4a0b      	ldr	r2, [pc, #44]	; (80001b0 <crc16_gen+0x64>)
 8000182:	5cd3      	ldrb	r3, [r2, r3]
 8000184:	73fb      	strb	r3, [r7, #15]
		while(usDataLen--)   /* ±È¿˙±®Œƒª∫¥Ê«¯ */
 8000186:	887b      	ldrh	r3, [r7, #2]
 8000188:	1e5a      	subs	r2, r3, #1
 800018a:	807a      	strh	r2, [r7, #2]
 800018c:	2b00      	cmp	r3, #0
 800018e:	d1e8      	bne.n	8000162 <crc16_gen+0x16>
		}
		return (uchCRCLo<<8|uchCRCHi);//µÕ◊÷Ω⁄‘⁄«∞£¨∏ﬂ◊÷Ω⁄‘⁄∫Û 
 8000190:	7bbb      	ldrb	r3, [r7, #14]
 8000192:	021b      	lsls	r3, r3, #8
 8000194:	b21a      	sxth	r2, r3
 8000196:	7bfb      	ldrb	r3, [r7, #15]
 8000198:	b21b      	sxth	r3, r3
 800019a:	4313      	orrs	r3, r2
 800019c:	b21b      	sxth	r3, r3
 800019e:	b29b      	uxth	r3, r3
		}
 80001a0:	4618      	mov	r0, r3
 80001a2:	3714      	adds	r7, #20
 80001a4:	46bd      	mov	sp, r7
 80001a6:	bc80      	pop	{r7}
 80001a8:	4770      	bx	lr
 80001aa:	bf00      	nop
 80001ac:	20000000 	.word	0x20000000
 80001b0:	20000100 	.word	0x20000100

080001b4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80001b4:	b580      	push	{r7, lr}
 80001b6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80001b8:	f000 fa6a 	bl	8000690 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80001bc:	f000 f87a 	bl	80002b4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80001c0:	f000 f8e4 	bl	800038c <MX_GPIO_Init>
  MX_USART1_UART_Init();
 80001c4:	f000 f8b6 	bl	8000334 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_UART_Receive_IT(&huart1,RcvDat,8);
 80001c8:	2208      	movs	r2, #8
 80001ca:	4936      	ldr	r1, [pc, #216]	; (80002a4 <main+0xf0>)
 80001cc:	4836      	ldr	r0, [pc, #216]	; (80002a8 <main+0xf4>)
 80001ce:	f001 fa5c 	bl	800168a <HAL_UART_Receive_IT>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  if(rf==1)
 80001d2:	4b36      	ldr	r3, [pc, #216]	; (80002ac <main+0xf8>)
 80001d4:	781b      	ldrb	r3, [r3, #0]
 80001d6:	2b01      	cmp	r3, #1
 80001d8:	d1fb      	bne.n	80001d2 <main+0x1e>
	  {
		  rf=0;
 80001da:	4b34      	ldr	r3, [pc, #208]	; (80002ac <main+0xf8>)
 80001dc:	2200      	movs	r2, #0
 80001de:	701a      	strb	r2, [r3, #0]
		  /*Êï∞ÊçÆÂåÖÁöÑËß£Êûê*/
		  if(crc16_gen(RcvDat,8)==0 && RcvDat[0]==1 && RcvDat[1]==0x05)  //Ê†°È™åÂπ∂ÂØπÊØîÁ´ôÂè∑‰∏éÂäüËÉΩÔøΩ?
 80001e0:	2108      	movs	r1, #8
 80001e2:	4830      	ldr	r0, [pc, #192]	; (80002a4 <main+0xf0>)
 80001e4:	f7ff ffb2 	bl	800014c <crc16_gen>
 80001e8:	4603      	mov	r3, r0
 80001ea:	2b00      	cmp	r3, #0
 80001ec:	d153      	bne.n	8000296 <main+0xe2>
 80001ee:	4b2d      	ldr	r3, [pc, #180]	; (80002a4 <main+0xf0>)
 80001f0:	781b      	ldrb	r3, [r3, #0]
 80001f2:	2b01      	cmp	r3, #1
 80001f4:	d14f      	bne.n	8000296 <main+0xe2>
 80001f6:	4b2b      	ldr	r3, [pc, #172]	; (80002a4 <main+0xf0>)
 80001f8:	785b      	ldrb	r3, [r3, #1]
 80001fa:	2b05      	cmp	r3, #5
 80001fc:	d14b      	bne.n	8000296 <main+0xe2>
		  {
			  /*Á∫øÂúà0*/
			  if(RcvDat[2]==0 && RcvDat[3]==0)
 80001fe:	4b29      	ldr	r3, [pc, #164]	; (80002a4 <main+0xf0>)
 8000200:	789b      	ldrb	r3, [r3, #2]
 8000202:	2b00      	cmp	r3, #0
 8000204:	d11e      	bne.n	8000244 <main+0x90>
 8000206:	4b27      	ldr	r3, [pc, #156]	; (80002a4 <main+0xf0>)
 8000208:	78db      	ldrb	r3, [r3, #3]
 800020a:	2b00      	cmp	r3, #0
 800020c:	d11a      	bne.n	8000244 <main+0x90>
			  {
				  if     (RcvDat[4]==0xff && RcvDat[5]==0)
 800020e:	4b25      	ldr	r3, [pc, #148]	; (80002a4 <main+0xf0>)
 8000210:	791b      	ldrb	r3, [r3, #4]
 8000212:	2bff      	cmp	r3, #255	; 0xff
 8000214:	d109      	bne.n	800022a <main+0x76>
 8000216:	4b23      	ldr	r3, [pc, #140]	; (80002a4 <main+0xf0>)
 8000218:	795b      	ldrb	r3, [r3, #5]
 800021a:	2b00      	cmp	r3, #0
 800021c:	d105      	bne.n	800022a <main+0x76>
					  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0,GPIO_PIN_RESET);  //ON
 800021e:	2200      	movs	r2, #0
 8000220:	2101      	movs	r1, #1
 8000222:	4823      	ldr	r0, [pc, #140]	; (80002b0 <main+0xfc>)
 8000224:	f000 fd6c 	bl	8000d00 <HAL_GPIO_WritePin>
 8000228:	e00c      	b.n	8000244 <main+0x90>
				  else if(RcvDat[4]==0x00 && RcvDat[5]==0)
 800022a:	4b1e      	ldr	r3, [pc, #120]	; (80002a4 <main+0xf0>)
 800022c:	791b      	ldrb	r3, [r3, #4]
 800022e:	2b00      	cmp	r3, #0
 8000230:	d108      	bne.n	8000244 <main+0x90>
 8000232:	4b1c      	ldr	r3, [pc, #112]	; (80002a4 <main+0xf0>)
 8000234:	795b      	ldrb	r3, [r3, #5]
 8000236:	2b00      	cmp	r3, #0
 8000238:	d104      	bne.n	8000244 <main+0x90>
					  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0,GPIO_PIN_SET);    //OFF
 800023a:	2201      	movs	r2, #1
 800023c:	2101      	movs	r1, #1
 800023e:	481c      	ldr	r0, [pc, #112]	; (80002b0 <main+0xfc>)
 8000240:	f000 fd5e 	bl	8000d00 <HAL_GPIO_WritePin>
			  }
			  /*Á∫øÂúà1*/
			  if(RcvDat[2]==0 && RcvDat[3]==1)
 8000244:	4b17      	ldr	r3, [pc, #92]	; (80002a4 <main+0xf0>)
 8000246:	789b      	ldrb	r3, [r3, #2]
 8000248:	2b00      	cmp	r3, #0
 800024a:	d11e      	bne.n	800028a <main+0xd6>
 800024c:	4b15      	ldr	r3, [pc, #84]	; (80002a4 <main+0xf0>)
 800024e:	78db      	ldrb	r3, [r3, #3]
 8000250:	2b01      	cmp	r3, #1
 8000252:	d11a      	bne.n	800028a <main+0xd6>
			  {
				  if     (RcvDat[4]==0xff && RcvDat[5]==0)
 8000254:	4b13      	ldr	r3, [pc, #76]	; (80002a4 <main+0xf0>)
 8000256:	791b      	ldrb	r3, [r3, #4]
 8000258:	2bff      	cmp	r3, #255	; 0xff
 800025a:	d109      	bne.n	8000270 <main+0xbc>
 800025c:	4b11      	ldr	r3, [pc, #68]	; (80002a4 <main+0xf0>)
 800025e:	795b      	ldrb	r3, [r3, #5]
 8000260:	2b00      	cmp	r3, #0
 8000262:	d105      	bne.n	8000270 <main+0xbc>
					  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1,GPIO_PIN_RESET);  //ON
 8000264:	2200      	movs	r2, #0
 8000266:	2102      	movs	r1, #2
 8000268:	4811      	ldr	r0, [pc, #68]	; (80002b0 <main+0xfc>)
 800026a:	f000 fd49 	bl	8000d00 <HAL_GPIO_WritePin>
 800026e:	e00c      	b.n	800028a <main+0xd6>
				  else if(RcvDat[4]==0x00 && RcvDat[5]==0)
 8000270:	4b0c      	ldr	r3, [pc, #48]	; (80002a4 <main+0xf0>)
 8000272:	791b      	ldrb	r3, [r3, #4]
 8000274:	2b00      	cmp	r3, #0
 8000276:	d108      	bne.n	800028a <main+0xd6>
 8000278:	4b0a      	ldr	r3, [pc, #40]	; (80002a4 <main+0xf0>)
 800027a:	795b      	ldrb	r3, [r3, #5]
 800027c:	2b00      	cmp	r3, #0
 800027e:	d104      	bne.n	800028a <main+0xd6>
					  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1,GPIO_PIN_SET);    //OFF
 8000280:	2201      	movs	r2, #1
 8000282:	2102      	movs	r1, #2
 8000284:	480a      	ldr	r0, [pc, #40]	; (80002b0 <main+0xfc>)
 8000286:	f000 fd3b 	bl	8000d00 <HAL_GPIO_WritePin>
			  //[‰ª£Á†ÅÁï•]

			  /*Á∫øÂúà7*/
			  //[‰ª£Á†ÅÁï•]

			  HAL_UART_Transmit_IT(&huart1,RcvDat,8);
 800028a:	2208      	movs	r2, #8
 800028c:	4905      	ldr	r1, [pc, #20]	; (80002a4 <main+0xf0>)
 800028e:	4806      	ldr	r0, [pc, #24]	; (80002a8 <main+0xf4>)
 8000290:	f001 f9b7 	bl	8001602 <HAL_UART_Transmit_IT>
 8000294:	e004      	b.n	80002a0 <main+0xec>
		  }
		  else
		  {
			  HAL_UART_Receive_IT(&huart1,RcvDat,8);
 8000296:	2208      	movs	r2, #8
 8000298:	4902      	ldr	r1, [pc, #8]	; (80002a4 <main+0xf0>)
 800029a:	4803      	ldr	r0, [pc, #12]	; (80002a8 <main+0xf4>)
 800029c:	f001 f9f5 	bl	800168a <HAL_UART_Receive_IT>
	  if(rf==1)
 80002a0:	e797      	b.n	80001d2 <main+0x1e>
 80002a2:	bf00      	nop
 80002a4:	2000026c 	.word	0x2000026c
 80002a8:	2000022c 	.word	0x2000022c
 80002ac:	20000228 	.word	0x20000228
 80002b0:	40011000 	.word	0x40011000

080002b4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80002b4:	b580      	push	{r7, lr}
 80002b6:	b090      	sub	sp, #64	; 0x40
 80002b8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80002ba:	f107 0318 	add.w	r3, r7, #24
 80002be:	2228      	movs	r2, #40	; 0x28
 80002c0:	2100      	movs	r1, #0
 80002c2:	4618      	mov	r0, r3
 80002c4:	f001 fd58 	bl	8001d78 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80002c8:	1d3b      	adds	r3, r7, #4
 80002ca:	2200      	movs	r2, #0
 80002cc:	601a      	str	r2, [r3, #0]
 80002ce:	605a      	str	r2, [r3, #4]
 80002d0:	609a      	str	r2, [r3, #8]
 80002d2:	60da      	str	r2, [r3, #12]
 80002d4:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80002d6:	2302      	movs	r3, #2
 80002d8:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80002da:	2301      	movs	r3, #1
 80002dc:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80002de:	2310      	movs	r3, #16
 80002e0:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80002e2:	2302      	movs	r3, #2
 80002e4:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 80002e6:	2300      	movs	r3, #0
 80002e8:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL2;
 80002ea:	2300      	movs	r3, #0
 80002ec:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80002ee:	f107 0318 	add.w	r3, r7, #24
 80002f2:	4618      	mov	r0, r3
 80002f4:	f000 fd1c 	bl	8000d30 <HAL_RCC_OscConfig>
 80002f8:	4603      	mov	r3, r0
 80002fa:	2b00      	cmp	r3, #0
 80002fc:	d001      	beq.n	8000302 <SystemClock_Config+0x4e>
  {
    Error_Handler();
 80002fe:	f000 f8ad 	bl	800045c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000302:	230f      	movs	r3, #15
 8000304:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000306:	2302      	movs	r3, #2
 8000308:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800030a:	2300      	movs	r3, #0
 800030c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800030e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000312:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000314:	2300      	movs	r3, #0
 8000316:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000318:	1d3b      	adds	r3, r7, #4
 800031a:	2100      	movs	r1, #0
 800031c:	4618      	mov	r0, r3
 800031e:	f000 ff87 	bl	8001230 <HAL_RCC_ClockConfig>
 8000322:	4603      	mov	r3, r0
 8000324:	2b00      	cmp	r3, #0
 8000326:	d001      	beq.n	800032c <SystemClock_Config+0x78>
  {
    Error_Handler();
 8000328:	f000 f898 	bl	800045c <Error_Handler>
  }
}
 800032c:	bf00      	nop
 800032e:	3740      	adds	r7, #64	; 0x40
 8000330:	46bd      	mov	sp, r7
 8000332:	bd80      	pop	{r7, pc}

08000334 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000334:	b580      	push	{r7, lr}
 8000336:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000338:	4b12      	ldr	r3, [pc, #72]	; (8000384 <MX_USART1_UART_Init+0x50>)
 800033a:	4a13      	ldr	r2, [pc, #76]	; (8000388 <MX_USART1_UART_Init+0x54>)
 800033c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 19200;
 800033e:	4b11      	ldr	r3, [pc, #68]	; (8000384 <MX_USART1_UART_Init+0x50>)
 8000340:	f44f 4296 	mov.w	r2, #19200	; 0x4b00
 8000344:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_9B;
 8000346:	4b0f      	ldr	r3, [pc, #60]	; (8000384 <MX_USART1_UART_Init+0x50>)
 8000348:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800034c:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800034e:	4b0d      	ldr	r3, [pc, #52]	; (8000384 <MX_USART1_UART_Init+0x50>)
 8000350:	2200      	movs	r2, #0
 8000352:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_EVEN;
 8000354:	4b0b      	ldr	r3, [pc, #44]	; (8000384 <MX_USART1_UART_Init+0x50>)
 8000356:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800035a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800035c:	4b09      	ldr	r3, [pc, #36]	; (8000384 <MX_USART1_UART_Init+0x50>)
 800035e:	220c      	movs	r2, #12
 8000360:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000362:	4b08      	ldr	r3, [pc, #32]	; (8000384 <MX_USART1_UART_Init+0x50>)
 8000364:	2200      	movs	r2, #0
 8000366:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000368:	4b06      	ldr	r3, [pc, #24]	; (8000384 <MX_USART1_UART_Init+0x50>)
 800036a:	2200      	movs	r2, #0
 800036c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800036e:	4805      	ldr	r0, [pc, #20]	; (8000384 <MX_USART1_UART_Init+0x50>)
 8000370:	f001 f8fa 	bl	8001568 <HAL_UART_Init>
 8000374:	4603      	mov	r3, r0
 8000376:	2b00      	cmp	r3, #0
 8000378:	d001      	beq.n	800037e <MX_USART1_UART_Init+0x4a>
  {
    Error_Handler();
 800037a:	f000 f86f 	bl	800045c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800037e:	bf00      	nop
 8000380:	bd80      	pop	{r7, pc}
 8000382:	bf00      	nop
 8000384:	2000022c 	.word	0x2000022c
 8000388:	40013800 	.word	0x40013800

0800038c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800038c:	b580      	push	{r7, lr}
 800038e:	b086      	sub	sp, #24
 8000390:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000392:	f107 0308 	add.w	r3, r7, #8
 8000396:	2200      	movs	r2, #0
 8000398:	601a      	str	r2, [r3, #0]
 800039a:	605a      	str	r2, [r3, #4]
 800039c:	609a      	str	r2, [r3, #8]
 800039e:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80003a0:	4b17      	ldr	r3, [pc, #92]	; (8000400 <MX_GPIO_Init+0x74>)
 80003a2:	699b      	ldr	r3, [r3, #24]
 80003a4:	4a16      	ldr	r2, [pc, #88]	; (8000400 <MX_GPIO_Init+0x74>)
 80003a6:	f043 0310 	orr.w	r3, r3, #16
 80003aa:	6193      	str	r3, [r2, #24]
 80003ac:	4b14      	ldr	r3, [pc, #80]	; (8000400 <MX_GPIO_Init+0x74>)
 80003ae:	699b      	ldr	r3, [r3, #24]
 80003b0:	f003 0310 	and.w	r3, r3, #16
 80003b4:	607b      	str	r3, [r7, #4]
 80003b6:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80003b8:	4b11      	ldr	r3, [pc, #68]	; (8000400 <MX_GPIO_Init+0x74>)
 80003ba:	699b      	ldr	r3, [r3, #24]
 80003bc:	4a10      	ldr	r2, [pc, #64]	; (8000400 <MX_GPIO_Init+0x74>)
 80003be:	f043 0304 	orr.w	r3, r3, #4
 80003c2:	6193      	str	r3, [r2, #24]
 80003c4:	4b0e      	ldr	r3, [pc, #56]	; (8000400 <MX_GPIO_Init+0x74>)
 80003c6:	699b      	ldr	r3, [r3, #24]
 80003c8:	f003 0304 	and.w	r3, r3, #4
 80003cc:	603b      	str	r3, [r7, #0]
 80003ce:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 80003d0:	2201      	movs	r2, #1
 80003d2:	21ff      	movs	r1, #255	; 0xff
 80003d4:	480b      	ldr	r0, [pc, #44]	; (8000404 <MX_GPIO_Init+0x78>)
 80003d6:	f000 fc93 	bl	8000d00 <HAL_GPIO_WritePin>
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7, GPIO_PIN_SET);

  /*Configure GPIO pins : PC0 PC1 PC2 PC3
                           PC4 PC5 PC6 PC7 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 80003da:	23ff      	movs	r3, #255	; 0xff
 80003dc:	60bb      	str	r3, [r7, #8]
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80003de:	2301      	movs	r3, #1
 80003e0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80003e2:	2300      	movs	r3, #0
 80003e4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80003e6:	2302      	movs	r3, #2
 80003e8:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80003ea:	f107 0308 	add.w	r3, r7, #8
 80003ee:	4619      	mov	r1, r3
 80003f0:	4804      	ldr	r0, [pc, #16]	; (8000404 <MX_GPIO_Init+0x78>)
 80003f2:	f000 fb33 	bl	8000a5c <HAL_GPIO_Init>

}
 80003f6:	bf00      	nop
 80003f8:	3718      	adds	r7, #24
 80003fa:	46bd      	mov	sp, r7
 80003fc:	bd80      	pop	{r7, pc}
 80003fe:	bf00      	nop
 8000400:	40021000 	.word	0x40021000
 8000404:	40011000 	.word	0x40011000

08000408 <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */
//‰∏≤Âè£Êé•Êî∂ÂÆåÊØïÂõûË∞ÉÂáΩÊï∞
void HAL_UART_RxCpltCallback (UART_HandleTypeDef *huart)
{
 8000408:	b480      	push	{r7}
 800040a:	b083      	sub	sp, #12
 800040c:	af00      	add	r7, sp, #0
 800040e:	6078      	str	r0, [r7, #4]
	if(huart==&huart1)
 8000410:	687b      	ldr	r3, [r7, #4]
 8000412:	4a05      	ldr	r2, [pc, #20]	; (8000428 <HAL_UART_RxCpltCallback+0x20>)
 8000414:	4293      	cmp	r3, r2
 8000416:	d102      	bne.n	800041e <HAL_UART_RxCpltCallback+0x16>
	{
		rf=1;
 8000418:	4b04      	ldr	r3, [pc, #16]	; (800042c <HAL_UART_RxCpltCallback+0x24>)
 800041a:	2201      	movs	r2, #1
 800041c:	701a      	strb	r2, [r3, #0]
	}
}
 800041e:	bf00      	nop
 8000420:	370c      	adds	r7, #12
 8000422:	46bd      	mov	sp, r7
 8000424:	bc80      	pop	{r7}
 8000426:	4770      	bx	lr
 8000428:	2000022c 	.word	0x2000022c
 800042c:	20000228 	.word	0x20000228

08000430 <HAL_UART_TxCpltCallback>:

//‰∏≤Âè£ÂèëÔøΩ?ÔøΩÂÆåÊØïÂõûË∞ÉÂáΩÔøΩ?
void HAL_UART_TxCpltCallback (UART_HandleTypeDef *huart)
{
 8000430:	b580      	push	{r7, lr}
 8000432:	b082      	sub	sp, #8
 8000434:	af00      	add	r7, sp, #0
 8000436:	6078      	str	r0, [r7, #4]
	if(huart==&huart1)
 8000438:	687b      	ldr	r3, [r7, #4]
 800043a:	4a06      	ldr	r2, [pc, #24]	; (8000454 <HAL_UART_TxCpltCallback+0x24>)
 800043c:	4293      	cmp	r3, r2
 800043e:	d104      	bne.n	800044a <HAL_UART_TxCpltCallback+0x1a>
	{
		HAL_UART_Receive_IT(&huart1,RcvDat,8);
 8000440:	2208      	movs	r2, #8
 8000442:	4905      	ldr	r1, [pc, #20]	; (8000458 <HAL_UART_TxCpltCallback+0x28>)
 8000444:	4803      	ldr	r0, [pc, #12]	; (8000454 <HAL_UART_TxCpltCallback+0x24>)
 8000446:	f001 f920 	bl	800168a <HAL_UART_Receive_IT>
	}
}
 800044a:	bf00      	nop
 800044c:	3708      	adds	r7, #8
 800044e:	46bd      	mov	sp, r7
 8000450:	bd80      	pop	{r7, pc}
 8000452:	bf00      	nop
 8000454:	2000022c 	.word	0x2000022c
 8000458:	2000026c 	.word	0x2000026c

0800045c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800045c:	b480      	push	{r7}
 800045e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8000460:	bf00      	nop
 8000462:	46bd      	mov	sp, r7
 8000464:	bc80      	pop	{r7}
 8000466:	4770      	bx	lr

08000468 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000468:	b480      	push	{r7}
 800046a:	b085      	sub	sp, #20
 800046c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800046e:	4b15      	ldr	r3, [pc, #84]	; (80004c4 <HAL_MspInit+0x5c>)
 8000470:	699b      	ldr	r3, [r3, #24]
 8000472:	4a14      	ldr	r2, [pc, #80]	; (80004c4 <HAL_MspInit+0x5c>)
 8000474:	f043 0301 	orr.w	r3, r3, #1
 8000478:	6193      	str	r3, [r2, #24]
 800047a:	4b12      	ldr	r3, [pc, #72]	; (80004c4 <HAL_MspInit+0x5c>)
 800047c:	699b      	ldr	r3, [r3, #24]
 800047e:	f003 0301 	and.w	r3, r3, #1
 8000482:	60bb      	str	r3, [r7, #8]
 8000484:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000486:	4b0f      	ldr	r3, [pc, #60]	; (80004c4 <HAL_MspInit+0x5c>)
 8000488:	69db      	ldr	r3, [r3, #28]
 800048a:	4a0e      	ldr	r2, [pc, #56]	; (80004c4 <HAL_MspInit+0x5c>)
 800048c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000490:	61d3      	str	r3, [r2, #28]
 8000492:	4b0c      	ldr	r3, [pc, #48]	; (80004c4 <HAL_MspInit+0x5c>)
 8000494:	69db      	ldr	r3, [r3, #28]
 8000496:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800049a:	607b      	str	r3, [r7, #4]
 800049c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 800049e:	4b0a      	ldr	r3, [pc, #40]	; (80004c8 <HAL_MspInit+0x60>)
 80004a0:	685b      	ldr	r3, [r3, #4]
 80004a2:	60fb      	str	r3, [r7, #12]
 80004a4:	68fb      	ldr	r3, [r7, #12]
 80004a6:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80004aa:	60fb      	str	r3, [r7, #12]
 80004ac:	68fb      	ldr	r3, [r7, #12]
 80004ae:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80004b2:	60fb      	str	r3, [r7, #12]
 80004b4:	4a04      	ldr	r2, [pc, #16]	; (80004c8 <HAL_MspInit+0x60>)
 80004b6:	68fb      	ldr	r3, [r7, #12]
 80004b8:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80004ba:	bf00      	nop
 80004bc:	3714      	adds	r7, #20
 80004be:	46bd      	mov	sp, r7
 80004c0:	bc80      	pop	{r7}
 80004c2:	4770      	bx	lr
 80004c4:	40021000 	.word	0x40021000
 80004c8:	40010000 	.word	0x40010000

080004cc <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80004cc:	b580      	push	{r7, lr}
 80004ce:	b088      	sub	sp, #32
 80004d0:	af00      	add	r7, sp, #0
 80004d2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80004d4:	f107 0310 	add.w	r3, r7, #16
 80004d8:	2200      	movs	r2, #0
 80004da:	601a      	str	r2, [r3, #0]
 80004dc:	605a      	str	r2, [r3, #4]
 80004de:	609a      	str	r2, [r3, #8]
 80004e0:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 80004e2:	687b      	ldr	r3, [r7, #4]
 80004e4:	681b      	ldr	r3, [r3, #0]
 80004e6:	4a20      	ldr	r2, [pc, #128]	; (8000568 <HAL_UART_MspInit+0x9c>)
 80004e8:	4293      	cmp	r3, r2
 80004ea:	d139      	bne.n	8000560 <HAL_UART_MspInit+0x94>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80004ec:	4b1f      	ldr	r3, [pc, #124]	; (800056c <HAL_UART_MspInit+0xa0>)
 80004ee:	699b      	ldr	r3, [r3, #24]
 80004f0:	4a1e      	ldr	r2, [pc, #120]	; (800056c <HAL_UART_MspInit+0xa0>)
 80004f2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80004f6:	6193      	str	r3, [r2, #24]
 80004f8:	4b1c      	ldr	r3, [pc, #112]	; (800056c <HAL_UART_MspInit+0xa0>)
 80004fa:	699b      	ldr	r3, [r3, #24]
 80004fc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000500:	60fb      	str	r3, [r7, #12]
 8000502:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000504:	4b19      	ldr	r3, [pc, #100]	; (800056c <HAL_UART_MspInit+0xa0>)
 8000506:	699b      	ldr	r3, [r3, #24]
 8000508:	4a18      	ldr	r2, [pc, #96]	; (800056c <HAL_UART_MspInit+0xa0>)
 800050a:	f043 0304 	orr.w	r3, r3, #4
 800050e:	6193      	str	r3, [r2, #24]
 8000510:	4b16      	ldr	r3, [pc, #88]	; (800056c <HAL_UART_MspInit+0xa0>)
 8000512:	699b      	ldr	r3, [r3, #24]
 8000514:	f003 0304 	and.w	r3, r3, #4
 8000518:	60bb      	str	r3, [r7, #8]
 800051a:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800051c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000520:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000522:	2302      	movs	r3, #2
 8000524:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000526:	2303      	movs	r3, #3
 8000528:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800052a:	f107 0310 	add.w	r3, r7, #16
 800052e:	4619      	mov	r1, r3
 8000530:	480f      	ldr	r0, [pc, #60]	; (8000570 <HAL_UART_MspInit+0xa4>)
 8000532:	f000 fa93 	bl	8000a5c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000536:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800053a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800053c:	2300      	movs	r3, #0
 800053e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000540:	2300      	movs	r3, #0
 8000542:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000544:	f107 0310 	add.w	r3, r7, #16
 8000548:	4619      	mov	r1, r3
 800054a:	4809      	ldr	r0, [pc, #36]	; (8000570 <HAL_UART_MspInit+0xa4>)
 800054c:	f000 fa86 	bl	8000a5c <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8000550:	2200      	movs	r2, #0
 8000552:	2100      	movs	r1, #0
 8000554:	2025      	movs	r0, #37	; 0x25
 8000556:	f000 f9d4 	bl	8000902 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800055a:	2025      	movs	r0, #37	; 0x25
 800055c:	f000 f9ed 	bl	800093a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8000560:	bf00      	nop
 8000562:	3720      	adds	r7, #32
 8000564:	46bd      	mov	sp, r7
 8000566:	bd80      	pop	{r7, pc}
 8000568:	40013800 	.word	0x40013800
 800056c:	40021000 	.word	0x40021000
 8000570:	40010800 	.word	0x40010800

08000574 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000574:	b480      	push	{r7}
 8000576:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8000578:	bf00      	nop
 800057a:	46bd      	mov	sp, r7
 800057c:	bc80      	pop	{r7}
 800057e:	4770      	bx	lr

08000580 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000580:	b480      	push	{r7}
 8000582:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000584:	e7fe      	b.n	8000584 <HardFault_Handler+0x4>

08000586 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000586:	b480      	push	{r7}
 8000588:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800058a:	e7fe      	b.n	800058a <MemManage_Handler+0x4>

0800058c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800058c:	b480      	push	{r7}
 800058e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000590:	e7fe      	b.n	8000590 <BusFault_Handler+0x4>

08000592 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000592:	b480      	push	{r7}
 8000594:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000596:	e7fe      	b.n	8000596 <UsageFault_Handler+0x4>

08000598 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000598:	b480      	push	{r7}
 800059a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800059c:	bf00      	nop
 800059e:	46bd      	mov	sp, r7
 80005a0:	bc80      	pop	{r7}
 80005a2:	4770      	bx	lr

080005a4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80005a4:	b480      	push	{r7}
 80005a6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80005a8:	bf00      	nop
 80005aa:	46bd      	mov	sp, r7
 80005ac:	bc80      	pop	{r7}
 80005ae:	4770      	bx	lr

080005b0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80005b0:	b480      	push	{r7}
 80005b2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80005b4:	bf00      	nop
 80005b6:	46bd      	mov	sp, r7
 80005b8:	bc80      	pop	{r7}
 80005ba:	4770      	bx	lr

080005bc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80005bc:	b580      	push	{r7, lr}
 80005be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80005c0:	f000 f8ac 	bl	800071c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80005c4:	bf00      	nop
 80005c6:	bd80      	pop	{r7, pc}

080005c8 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80005c8:	b580      	push	{r7, lr}
 80005ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80005cc:	4802      	ldr	r0, [pc, #8]	; (80005d8 <USART1_IRQHandler+0x10>)
 80005ce:	f001 f8b1 	bl	8001734 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80005d2:	bf00      	nop
 80005d4:	bd80      	pop	{r7, pc}
 80005d6:	bf00      	nop
 80005d8:	2000022c 	.word	0x2000022c

080005dc <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80005dc:	b480      	push	{r7}
 80005de:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 80005e0:	4b15      	ldr	r3, [pc, #84]	; (8000638 <SystemInit+0x5c>)
 80005e2:	681b      	ldr	r3, [r3, #0]
 80005e4:	4a14      	ldr	r2, [pc, #80]	; (8000638 <SystemInit+0x5c>)
 80005e6:	f043 0301 	orr.w	r3, r3, #1
 80005ea:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 80005ec:	4b12      	ldr	r3, [pc, #72]	; (8000638 <SystemInit+0x5c>)
 80005ee:	685a      	ldr	r2, [r3, #4]
 80005f0:	4911      	ldr	r1, [pc, #68]	; (8000638 <SystemInit+0x5c>)
 80005f2:	4b12      	ldr	r3, [pc, #72]	; (800063c <SystemInit+0x60>)
 80005f4:	4013      	ands	r3, r2
 80005f6:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 80005f8:	4b0f      	ldr	r3, [pc, #60]	; (8000638 <SystemInit+0x5c>)
 80005fa:	681b      	ldr	r3, [r3, #0]
 80005fc:	4a0e      	ldr	r2, [pc, #56]	; (8000638 <SystemInit+0x5c>)
 80005fe:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8000602:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000606:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000608:	4b0b      	ldr	r3, [pc, #44]	; (8000638 <SystemInit+0x5c>)
 800060a:	681b      	ldr	r3, [r3, #0]
 800060c:	4a0a      	ldr	r2, [pc, #40]	; (8000638 <SystemInit+0x5c>)
 800060e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000612:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 8000614:	4b08      	ldr	r3, [pc, #32]	; (8000638 <SystemInit+0x5c>)
 8000616:	685b      	ldr	r3, [r3, #4]
 8000618:	4a07      	ldr	r2, [pc, #28]	; (8000638 <SystemInit+0x5c>)
 800061a:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 800061e:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 8000620:	4b05      	ldr	r3, [pc, #20]	; (8000638 <SystemInit+0x5c>)
 8000622:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 8000626:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8000628:	4b05      	ldr	r3, [pc, #20]	; (8000640 <SystemInit+0x64>)
 800062a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800062e:	609a      	str	r2, [r3, #8]
#endif 
}
 8000630:	bf00      	nop
 8000632:	46bd      	mov	sp, r7
 8000634:	bc80      	pop	{r7}
 8000636:	4770      	bx	lr
 8000638:	40021000 	.word	0x40021000
 800063c:	f8ff0000 	.word	0xf8ff0000
 8000640:	e000ed00 	.word	0xe000ed00

08000644 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8000644:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8000646:	e003      	b.n	8000650 <LoopCopyDataInit>

08000648 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8000648:	4b0b      	ldr	r3, [pc, #44]	; (8000678 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 800064a:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 800064c:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 800064e:	3104      	adds	r1, #4

08000650 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8000650:	480a      	ldr	r0, [pc, #40]	; (800067c <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 8000652:	4b0b      	ldr	r3, [pc, #44]	; (8000680 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8000654:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8000656:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8000658:	d3f6      	bcc.n	8000648 <CopyDataInit>
  ldr r2, =_sbss
 800065a:	4a0a      	ldr	r2, [pc, #40]	; (8000684 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 800065c:	e002      	b.n	8000664 <LoopFillZerobss>

0800065e <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 800065e:	2300      	movs	r3, #0
  str r3, [r2], #4
 8000660:	f842 3b04 	str.w	r3, [r2], #4

08000664 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8000664:	4b08      	ldr	r3, [pc, #32]	; (8000688 <LoopFillZerobss+0x24>)
  cmp r2, r3
 8000666:	429a      	cmp	r2, r3
  bcc FillZerobss
 8000668:	d3f9      	bcc.n	800065e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800066a:	f7ff ffb7 	bl	80005dc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800066e:	f001 fb5f 	bl	8001d30 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000672:	f7ff fd9f 	bl	80001b4 <main>
  bx lr
 8000676:	4770      	bx	lr
  ldr r3, =_sidata
 8000678:	08001dd4 	.word	0x08001dd4
  ldr r0, =_sdata
 800067c:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8000680:	2000020c 	.word	0x2000020c
  ldr r2, =_sbss
 8000684:	2000020c 	.word	0x2000020c
  ldr r3, = _ebss
 8000688:	20000278 	.word	0x20000278

0800068c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800068c:	e7fe      	b.n	800068c <ADC1_2_IRQHandler>
	...

08000690 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000690:	b580      	push	{r7, lr}
 8000692:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000694:	4b08      	ldr	r3, [pc, #32]	; (80006b8 <HAL_Init+0x28>)
 8000696:	681b      	ldr	r3, [r3, #0]
 8000698:	4a07      	ldr	r2, [pc, #28]	; (80006b8 <HAL_Init+0x28>)
 800069a:	f043 0310 	orr.w	r3, r3, #16
 800069e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80006a0:	2003      	movs	r0, #3
 80006a2:	f000 f923 	bl	80008ec <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80006a6:	2000      	movs	r0, #0
 80006a8:	f000 f808 	bl	80006bc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80006ac:	f7ff fedc 	bl	8000468 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80006b0:	2300      	movs	r3, #0
}
 80006b2:	4618      	mov	r0, r3
 80006b4:	bd80      	pop	{r7, pc}
 80006b6:	bf00      	nop
 80006b8:	40022000 	.word	0x40022000

080006bc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80006bc:	b580      	push	{r7, lr}
 80006be:	b082      	sub	sp, #8
 80006c0:	af00      	add	r7, sp, #0
 80006c2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80006c4:	4b12      	ldr	r3, [pc, #72]	; (8000710 <HAL_InitTick+0x54>)
 80006c6:	681a      	ldr	r2, [r3, #0]
 80006c8:	4b12      	ldr	r3, [pc, #72]	; (8000714 <HAL_InitTick+0x58>)
 80006ca:	781b      	ldrb	r3, [r3, #0]
 80006cc:	4619      	mov	r1, r3
 80006ce:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80006d2:	fbb3 f3f1 	udiv	r3, r3, r1
 80006d6:	fbb2 f3f3 	udiv	r3, r2, r3
 80006da:	4618      	mov	r0, r3
 80006dc:	f000 f93b 	bl	8000956 <HAL_SYSTICK_Config>
 80006e0:	4603      	mov	r3, r0
 80006e2:	2b00      	cmp	r3, #0
 80006e4:	d001      	beq.n	80006ea <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80006e6:	2301      	movs	r3, #1
 80006e8:	e00e      	b.n	8000708 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80006ea:	687b      	ldr	r3, [r7, #4]
 80006ec:	2b0f      	cmp	r3, #15
 80006ee:	d80a      	bhi.n	8000706 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80006f0:	2200      	movs	r2, #0
 80006f2:	6879      	ldr	r1, [r7, #4]
 80006f4:	f04f 30ff 	mov.w	r0, #4294967295
 80006f8:	f000 f903 	bl	8000902 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80006fc:	4a06      	ldr	r2, [pc, #24]	; (8000718 <HAL_InitTick+0x5c>)
 80006fe:	687b      	ldr	r3, [r7, #4]
 8000700:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000702:	2300      	movs	r3, #0
 8000704:	e000      	b.n	8000708 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000706:	2301      	movs	r3, #1
}
 8000708:	4618      	mov	r0, r3
 800070a:	3708      	adds	r7, #8
 800070c:	46bd      	mov	sp, r7
 800070e:	bd80      	pop	{r7, pc}
 8000710:	20000200 	.word	0x20000200
 8000714:	20000208 	.word	0x20000208
 8000718:	20000204 	.word	0x20000204

0800071c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800071c:	b480      	push	{r7}
 800071e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000720:	4b05      	ldr	r3, [pc, #20]	; (8000738 <HAL_IncTick+0x1c>)
 8000722:	781b      	ldrb	r3, [r3, #0]
 8000724:	461a      	mov	r2, r3
 8000726:	4b05      	ldr	r3, [pc, #20]	; (800073c <HAL_IncTick+0x20>)
 8000728:	681b      	ldr	r3, [r3, #0]
 800072a:	4413      	add	r3, r2
 800072c:	4a03      	ldr	r2, [pc, #12]	; (800073c <HAL_IncTick+0x20>)
 800072e:	6013      	str	r3, [r2, #0]
}
 8000730:	bf00      	nop
 8000732:	46bd      	mov	sp, r7
 8000734:	bc80      	pop	{r7}
 8000736:	4770      	bx	lr
 8000738:	20000208 	.word	0x20000208
 800073c:	20000274 	.word	0x20000274

08000740 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000740:	b480      	push	{r7}
 8000742:	af00      	add	r7, sp, #0
  return uwTick;
 8000744:	4b02      	ldr	r3, [pc, #8]	; (8000750 <HAL_GetTick+0x10>)
 8000746:	681b      	ldr	r3, [r3, #0]
}
 8000748:	4618      	mov	r0, r3
 800074a:	46bd      	mov	sp, r7
 800074c:	bc80      	pop	{r7}
 800074e:	4770      	bx	lr
 8000750:	20000274 	.word	0x20000274

08000754 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000754:	b480      	push	{r7}
 8000756:	b085      	sub	sp, #20
 8000758:	af00      	add	r7, sp, #0
 800075a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800075c:	687b      	ldr	r3, [r7, #4]
 800075e:	f003 0307 	and.w	r3, r3, #7
 8000762:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000764:	4b0c      	ldr	r3, [pc, #48]	; (8000798 <__NVIC_SetPriorityGrouping+0x44>)
 8000766:	68db      	ldr	r3, [r3, #12]
 8000768:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800076a:	68ba      	ldr	r2, [r7, #8]
 800076c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000770:	4013      	ands	r3, r2
 8000772:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000774:	68fb      	ldr	r3, [r7, #12]
 8000776:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000778:	68bb      	ldr	r3, [r7, #8]
 800077a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800077c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000780:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000784:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000786:	4a04      	ldr	r2, [pc, #16]	; (8000798 <__NVIC_SetPriorityGrouping+0x44>)
 8000788:	68bb      	ldr	r3, [r7, #8]
 800078a:	60d3      	str	r3, [r2, #12]
}
 800078c:	bf00      	nop
 800078e:	3714      	adds	r7, #20
 8000790:	46bd      	mov	sp, r7
 8000792:	bc80      	pop	{r7}
 8000794:	4770      	bx	lr
 8000796:	bf00      	nop
 8000798:	e000ed00 	.word	0xe000ed00

0800079c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800079c:	b480      	push	{r7}
 800079e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80007a0:	4b04      	ldr	r3, [pc, #16]	; (80007b4 <__NVIC_GetPriorityGrouping+0x18>)
 80007a2:	68db      	ldr	r3, [r3, #12]
 80007a4:	0a1b      	lsrs	r3, r3, #8
 80007a6:	f003 0307 	and.w	r3, r3, #7
}
 80007aa:	4618      	mov	r0, r3
 80007ac:	46bd      	mov	sp, r7
 80007ae:	bc80      	pop	{r7}
 80007b0:	4770      	bx	lr
 80007b2:	bf00      	nop
 80007b4:	e000ed00 	.word	0xe000ed00

080007b8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80007b8:	b480      	push	{r7}
 80007ba:	b083      	sub	sp, #12
 80007bc:	af00      	add	r7, sp, #0
 80007be:	4603      	mov	r3, r0
 80007c0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80007c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80007c6:	2b00      	cmp	r3, #0
 80007c8:	db0b      	blt.n	80007e2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80007ca:	79fb      	ldrb	r3, [r7, #7]
 80007cc:	f003 021f 	and.w	r2, r3, #31
 80007d0:	4906      	ldr	r1, [pc, #24]	; (80007ec <__NVIC_EnableIRQ+0x34>)
 80007d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80007d6:	095b      	lsrs	r3, r3, #5
 80007d8:	2001      	movs	r0, #1
 80007da:	fa00 f202 	lsl.w	r2, r0, r2
 80007de:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80007e2:	bf00      	nop
 80007e4:	370c      	adds	r7, #12
 80007e6:	46bd      	mov	sp, r7
 80007e8:	bc80      	pop	{r7}
 80007ea:	4770      	bx	lr
 80007ec:	e000e100 	.word	0xe000e100

080007f0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80007f0:	b480      	push	{r7}
 80007f2:	b083      	sub	sp, #12
 80007f4:	af00      	add	r7, sp, #0
 80007f6:	4603      	mov	r3, r0
 80007f8:	6039      	str	r1, [r7, #0]
 80007fa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80007fc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000800:	2b00      	cmp	r3, #0
 8000802:	db0a      	blt.n	800081a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000804:	683b      	ldr	r3, [r7, #0]
 8000806:	b2da      	uxtb	r2, r3
 8000808:	490c      	ldr	r1, [pc, #48]	; (800083c <__NVIC_SetPriority+0x4c>)
 800080a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800080e:	0112      	lsls	r2, r2, #4
 8000810:	b2d2      	uxtb	r2, r2
 8000812:	440b      	add	r3, r1
 8000814:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000818:	e00a      	b.n	8000830 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800081a:	683b      	ldr	r3, [r7, #0]
 800081c:	b2da      	uxtb	r2, r3
 800081e:	4908      	ldr	r1, [pc, #32]	; (8000840 <__NVIC_SetPriority+0x50>)
 8000820:	79fb      	ldrb	r3, [r7, #7]
 8000822:	f003 030f 	and.w	r3, r3, #15
 8000826:	3b04      	subs	r3, #4
 8000828:	0112      	lsls	r2, r2, #4
 800082a:	b2d2      	uxtb	r2, r2
 800082c:	440b      	add	r3, r1
 800082e:	761a      	strb	r2, [r3, #24]
}
 8000830:	bf00      	nop
 8000832:	370c      	adds	r7, #12
 8000834:	46bd      	mov	sp, r7
 8000836:	bc80      	pop	{r7}
 8000838:	4770      	bx	lr
 800083a:	bf00      	nop
 800083c:	e000e100 	.word	0xe000e100
 8000840:	e000ed00 	.word	0xe000ed00

08000844 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000844:	b480      	push	{r7}
 8000846:	b089      	sub	sp, #36	; 0x24
 8000848:	af00      	add	r7, sp, #0
 800084a:	60f8      	str	r0, [r7, #12]
 800084c:	60b9      	str	r1, [r7, #8]
 800084e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000850:	68fb      	ldr	r3, [r7, #12]
 8000852:	f003 0307 	and.w	r3, r3, #7
 8000856:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000858:	69fb      	ldr	r3, [r7, #28]
 800085a:	f1c3 0307 	rsb	r3, r3, #7
 800085e:	2b04      	cmp	r3, #4
 8000860:	bf28      	it	cs
 8000862:	2304      	movcs	r3, #4
 8000864:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000866:	69fb      	ldr	r3, [r7, #28]
 8000868:	3304      	adds	r3, #4
 800086a:	2b06      	cmp	r3, #6
 800086c:	d902      	bls.n	8000874 <NVIC_EncodePriority+0x30>
 800086e:	69fb      	ldr	r3, [r7, #28]
 8000870:	3b03      	subs	r3, #3
 8000872:	e000      	b.n	8000876 <NVIC_EncodePriority+0x32>
 8000874:	2300      	movs	r3, #0
 8000876:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000878:	f04f 32ff 	mov.w	r2, #4294967295
 800087c:	69bb      	ldr	r3, [r7, #24]
 800087e:	fa02 f303 	lsl.w	r3, r2, r3
 8000882:	43da      	mvns	r2, r3
 8000884:	68bb      	ldr	r3, [r7, #8]
 8000886:	401a      	ands	r2, r3
 8000888:	697b      	ldr	r3, [r7, #20]
 800088a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800088c:	f04f 31ff 	mov.w	r1, #4294967295
 8000890:	697b      	ldr	r3, [r7, #20]
 8000892:	fa01 f303 	lsl.w	r3, r1, r3
 8000896:	43d9      	mvns	r1, r3
 8000898:	687b      	ldr	r3, [r7, #4]
 800089a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800089c:	4313      	orrs	r3, r2
         );
}
 800089e:	4618      	mov	r0, r3
 80008a0:	3724      	adds	r7, #36	; 0x24
 80008a2:	46bd      	mov	sp, r7
 80008a4:	bc80      	pop	{r7}
 80008a6:	4770      	bx	lr

080008a8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80008a8:	b580      	push	{r7, lr}
 80008aa:	b082      	sub	sp, #8
 80008ac:	af00      	add	r7, sp, #0
 80008ae:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80008b0:	687b      	ldr	r3, [r7, #4]
 80008b2:	3b01      	subs	r3, #1
 80008b4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80008b8:	d301      	bcc.n	80008be <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80008ba:	2301      	movs	r3, #1
 80008bc:	e00f      	b.n	80008de <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80008be:	4a0a      	ldr	r2, [pc, #40]	; (80008e8 <SysTick_Config+0x40>)
 80008c0:	687b      	ldr	r3, [r7, #4]
 80008c2:	3b01      	subs	r3, #1
 80008c4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80008c6:	210f      	movs	r1, #15
 80008c8:	f04f 30ff 	mov.w	r0, #4294967295
 80008cc:	f7ff ff90 	bl	80007f0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80008d0:	4b05      	ldr	r3, [pc, #20]	; (80008e8 <SysTick_Config+0x40>)
 80008d2:	2200      	movs	r2, #0
 80008d4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80008d6:	4b04      	ldr	r3, [pc, #16]	; (80008e8 <SysTick_Config+0x40>)
 80008d8:	2207      	movs	r2, #7
 80008da:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80008dc:	2300      	movs	r3, #0
}
 80008de:	4618      	mov	r0, r3
 80008e0:	3708      	adds	r7, #8
 80008e2:	46bd      	mov	sp, r7
 80008e4:	bd80      	pop	{r7, pc}
 80008e6:	bf00      	nop
 80008e8:	e000e010 	.word	0xe000e010

080008ec <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80008ec:	b580      	push	{r7, lr}
 80008ee:	b082      	sub	sp, #8
 80008f0:	af00      	add	r7, sp, #0
 80008f2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80008f4:	6878      	ldr	r0, [r7, #4]
 80008f6:	f7ff ff2d 	bl	8000754 <__NVIC_SetPriorityGrouping>
}
 80008fa:	bf00      	nop
 80008fc:	3708      	adds	r7, #8
 80008fe:	46bd      	mov	sp, r7
 8000900:	bd80      	pop	{r7, pc}

08000902 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000902:	b580      	push	{r7, lr}
 8000904:	b086      	sub	sp, #24
 8000906:	af00      	add	r7, sp, #0
 8000908:	4603      	mov	r3, r0
 800090a:	60b9      	str	r1, [r7, #8]
 800090c:	607a      	str	r2, [r7, #4]
 800090e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000910:	2300      	movs	r3, #0
 8000912:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000914:	f7ff ff42 	bl	800079c <__NVIC_GetPriorityGrouping>
 8000918:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800091a:	687a      	ldr	r2, [r7, #4]
 800091c:	68b9      	ldr	r1, [r7, #8]
 800091e:	6978      	ldr	r0, [r7, #20]
 8000920:	f7ff ff90 	bl	8000844 <NVIC_EncodePriority>
 8000924:	4602      	mov	r2, r0
 8000926:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800092a:	4611      	mov	r1, r2
 800092c:	4618      	mov	r0, r3
 800092e:	f7ff ff5f 	bl	80007f0 <__NVIC_SetPriority>
}
 8000932:	bf00      	nop
 8000934:	3718      	adds	r7, #24
 8000936:	46bd      	mov	sp, r7
 8000938:	bd80      	pop	{r7, pc}

0800093a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800093a:	b580      	push	{r7, lr}
 800093c:	b082      	sub	sp, #8
 800093e:	af00      	add	r7, sp, #0
 8000940:	4603      	mov	r3, r0
 8000942:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000944:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000948:	4618      	mov	r0, r3
 800094a:	f7ff ff35 	bl	80007b8 <__NVIC_EnableIRQ>
}
 800094e:	bf00      	nop
 8000950:	3708      	adds	r7, #8
 8000952:	46bd      	mov	sp, r7
 8000954:	bd80      	pop	{r7, pc}

08000956 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000956:	b580      	push	{r7, lr}
 8000958:	b082      	sub	sp, #8
 800095a:	af00      	add	r7, sp, #0
 800095c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800095e:	6878      	ldr	r0, [r7, #4]
 8000960:	f7ff ffa2 	bl	80008a8 <SysTick_Config>
 8000964:	4603      	mov	r3, r0
}
 8000966:	4618      	mov	r0, r3
 8000968:	3708      	adds	r7, #8
 800096a:	46bd      	mov	sp, r7
 800096c:	bd80      	pop	{r7, pc}
	...

08000970 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8000970:	b580      	push	{r7, lr}
 8000972:	b084      	sub	sp, #16
 8000974:	af00      	add	r7, sp, #0
 8000976:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8000978:	2300      	movs	r3, #0
 800097a:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 800097c:	687b      	ldr	r3, [r7, #4]
 800097e:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8000982:	2b02      	cmp	r3, #2
 8000984:	d005      	beq.n	8000992 <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000986:	687b      	ldr	r3, [r7, #4]
 8000988:	2204      	movs	r2, #4
 800098a:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 800098c:	2301      	movs	r3, #1
 800098e:	73fb      	strb	r3, [r7, #15]
 8000990:	e051      	b.n	8000a36 <HAL_DMA_Abort_IT+0xc6>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000992:	687b      	ldr	r3, [r7, #4]
 8000994:	681b      	ldr	r3, [r3, #0]
 8000996:	681a      	ldr	r2, [r3, #0]
 8000998:	687b      	ldr	r3, [r7, #4]
 800099a:	681b      	ldr	r3, [r3, #0]
 800099c:	f022 020e 	bic.w	r2, r2, #14
 80009a0:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80009a2:	687b      	ldr	r3, [r7, #4]
 80009a4:	681b      	ldr	r3, [r3, #0]
 80009a6:	681a      	ldr	r2, [r3, #0]
 80009a8:	687b      	ldr	r3, [r7, #4]
 80009aa:	681b      	ldr	r3, [r3, #0]
 80009ac:	f022 0201 	bic.w	r2, r2, #1
 80009b0:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 80009b2:	687b      	ldr	r3, [r7, #4]
 80009b4:	681b      	ldr	r3, [r3, #0]
 80009b6:	4a22      	ldr	r2, [pc, #136]	; (8000a40 <HAL_DMA_Abort_IT+0xd0>)
 80009b8:	4293      	cmp	r3, r2
 80009ba:	d029      	beq.n	8000a10 <HAL_DMA_Abort_IT+0xa0>
 80009bc:	687b      	ldr	r3, [r7, #4]
 80009be:	681b      	ldr	r3, [r3, #0]
 80009c0:	4a20      	ldr	r2, [pc, #128]	; (8000a44 <HAL_DMA_Abort_IT+0xd4>)
 80009c2:	4293      	cmp	r3, r2
 80009c4:	d022      	beq.n	8000a0c <HAL_DMA_Abort_IT+0x9c>
 80009c6:	687b      	ldr	r3, [r7, #4]
 80009c8:	681b      	ldr	r3, [r3, #0]
 80009ca:	4a1f      	ldr	r2, [pc, #124]	; (8000a48 <HAL_DMA_Abort_IT+0xd8>)
 80009cc:	4293      	cmp	r3, r2
 80009ce:	d01a      	beq.n	8000a06 <HAL_DMA_Abort_IT+0x96>
 80009d0:	687b      	ldr	r3, [r7, #4]
 80009d2:	681b      	ldr	r3, [r3, #0]
 80009d4:	4a1d      	ldr	r2, [pc, #116]	; (8000a4c <HAL_DMA_Abort_IT+0xdc>)
 80009d6:	4293      	cmp	r3, r2
 80009d8:	d012      	beq.n	8000a00 <HAL_DMA_Abort_IT+0x90>
 80009da:	687b      	ldr	r3, [r7, #4]
 80009dc:	681b      	ldr	r3, [r3, #0]
 80009de:	4a1c      	ldr	r2, [pc, #112]	; (8000a50 <HAL_DMA_Abort_IT+0xe0>)
 80009e0:	4293      	cmp	r3, r2
 80009e2:	d00a      	beq.n	80009fa <HAL_DMA_Abort_IT+0x8a>
 80009e4:	687b      	ldr	r3, [r7, #4]
 80009e6:	681b      	ldr	r3, [r3, #0]
 80009e8:	4a1a      	ldr	r2, [pc, #104]	; (8000a54 <HAL_DMA_Abort_IT+0xe4>)
 80009ea:	4293      	cmp	r3, r2
 80009ec:	d102      	bne.n	80009f4 <HAL_DMA_Abort_IT+0x84>
 80009ee:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80009f2:	e00e      	b.n	8000a12 <HAL_DMA_Abort_IT+0xa2>
 80009f4:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80009f8:	e00b      	b.n	8000a12 <HAL_DMA_Abort_IT+0xa2>
 80009fa:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80009fe:	e008      	b.n	8000a12 <HAL_DMA_Abort_IT+0xa2>
 8000a00:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000a04:	e005      	b.n	8000a12 <HAL_DMA_Abort_IT+0xa2>
 8000a06:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000a0a:	e002      	b.n	8000a12 <HAL_DMA_Abort_IT+0xa2>
 8000a0c:	2310      	movs	r3, #16
 8000a0e:	e000      	b.n	8000a12 <HAL_DMA_Abort_IT+0xa2>
 8000a10:	2301      	movs	r3, #1
 8000a12:	4a11      	ldr	r2, [pc, #68]	; (8000a58 <HAL_DMA_Abort_IT+0xe8>)
 8000a14:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8000a16:	687b      	ldr	r3, [r7, #4]
 8000a18:	2201      	movs	r2, #1
 8000a1a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000a1e:	687b      	ldr	r3, [r7, #4]
 8000a20:	2200      	movs	r2, #0
 8000a22:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8000a26:	687b      	ldr	r3, [r7, #4]
 8000a28:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000a2a:	2b00      	cmp	r3, #0
 8000a2c:	d003      	beq.n	8000a36 <HAL_DMA_Abort_IT+0xc6>
    {
      hdma->XferAbortCallback(hdma);
 8000a2e:	687b      	ldr	r3, [r7, #4]
 8000a30:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000a32:	6878      	ldr	r0, [r7, #4]
 8000a34:	4798      	blx	r3
    } 
  }
  return status;
 8000a36:	7bfb      	ldrb	r3, [r7, #15]
}
 8000a38:	4618      	mov	r0, r3
 8000a3a:	3710      	adds	r7, #16
 8000a3c:	46bd      	mov	sp, r7
 8000a3e:	bd80      	pop	{r7, pc}
 8000a40:	40020008 	.word	0x40020008
 8000a44:	4002001c 	.word	0x4002001c
 8000a48:	40020030 	.word	0x40020030
 8000a4c:	40020044 	.word	0x40020044
 8000a50:	40020058 	.word	0x40020058
 8000a54:	4002006c 	.word	0x4002006c
 8000a58:	40020000 	.word	0x40020000

08000a5c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000a5c:	b480      	push	{r7}
 8000a5e:	b08b      	sub	sp, #44	; 0x2c
 8000a60:	af00      	add	r7, sp, #0
 8000a62:	6078      	str	r0, [r7, #4]
 8000a64:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000a66:	2300      	movs	r3, #0
 8000a68:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8000a6a:	2300      	movs	r3, #0
 8000a6c:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000a6e:	e121      	b.n	8000cb4 <HAL_GPIO_Init+0x258>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8000a70:	2201      	movs	r2, #1
 8000a72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000a74:	fa02 f303 	lsl.w	r3, r2, r3
 8000a78:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000a7a:	683b      	ldr	r3, [r7, #0]
 8000a7c:	681b      	ldr	r3, [r3, #0]
 8000a7e:	69fa      	ldr	r2, [r7, #28]
 8000a80:	4013      	ands	r3, r2
 8000a82:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8000a84:	69ba      	ldr	r2, [r7, #24]
 8000a86:	69fb      	ldr	r3, [r7, #28]
 8000a88:	429a      	cmp	r2, r3
 8000a8a:	f040 8110 	bne.w	8000cae <HAL_GPIO_Init+0x252>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8000a8e:	683b      	ldr	r3, [r7, #0]
 8000a90:	685b      	ldr	r3, [r3, #4]
 8000a92:	2b12      	cmp	r3, #18
 8000a94:	d034      	beq.n	8000b00 <HAL_GPIO_Init+0xa4>
 8000a96:	2b12      	cmp	r3, #18
 8000a98:	d80d      	bhi.n	8000ab6 <HAL_GPIO_Init+0x5a>
 8000a9a:	2b02      	cmp	r3, #2
 8000a9c:	d02b      	beq.n	8000af6 <HAL_GPIO_Init+0x9a>
 8000a9e:	2b02      	cmp	r3, #2
 8000aa0:	d804      	bhi.n	8000aac <HAL_GPIO_Init+0x50>
 8000aa2:	2b00      	cmp	r3, #0
 8000aa4:	d031      	beq.n	8000b0a <HAL_GPIO_Init+0xae>
 8000aa6:	2b01      	cmp	r3, #1
 8000aa8:	d01c      	beq.n	8000ae4 <HAL_GPIO_Init+0x88>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8000aaa:	e048      	b.n	8000b3e <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8000aac:	2b03      	cmp	r3, #3
 8000aae:	d043      	beq.n	8000b38 <HAL_GPIO_Init+0xdc>
 8000ab0:	2b11      	cmp	r3, #17
 8000ab2:	d01b      	beq.n	8000aec <HAL_GPIO_Init+0x90>
          break;
 8000ab4:	e043      	b.n	8000b3e <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8000ab6:	4a86      	ldr	r2, [pc, #536]	; (8000cd0 <HAL_GPIO_Init+0x274>)
 8000ab8:	4293      	cmp	r3, r2
 8000aba:	d026      	beq.n	8000b0a <HAL_GPIO_Init+0xae>
 8000abc:	4a84      	ldr	r2, [pc, #528]	; (8000cd0 <HAL_GPIO_Init+0x274>)
 8000abe:	4293      	cmp	r3, r2
 8000ac0:	d806      	bhi.n	8000ad0 <HAL_GPIO_Init+0x74>
 8000ac2:	4a84      	ldr	r2, [pc, #528]	; (8000cd4 <HAL_GPIO_Init+0x278>)
 8000ac4:	4293      	cmp	r3, r2
 8000ac6:	d020      	beq.n	8000b0a <HAL_GPIO_Init+0xae>
 8000ac8:	4a83      	ldr	r2, [pc, #524]	; (8000cd8 <HAL_GPIO_Init+0x27c>)
 8000aca:	4293      	cmp	r3, r2
 8000acc:	d01d      	beq.n	8000b0a <HAL_GPIO_Init+0xae>
          break;
 8000ace:	e036      	b.n	8000b3e <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8000ad0:	4a82      	ldr	r2, [pc, #520]	; (8000cdc <HAL_GPIO_Init+0x280>)
 8000ad2:	4293      	cmp	r3, r2
 8000ad4:	d019      	beq.n	8000b0a <HAL_GPIO_Init+0xae>
 8000ad6:	4a82      	ldr	r2, [pc, #520]	; (8000ce0 <HAL_GPIO_Init+0x284>)
 8000ad8:	4293      	cmp	r3, r2
 8000ada:	d016      	beq.n	8000b0a <HAL_GPIO_Init+0xae>
 8000adc:	4a81      	ldr	r2, [pc, #516]	; (8000ce4 <HAL_GPIO_Init+0x288>)
 8000ade:	4293      	cmp	r3, r2
 8000ae0:	d013      	beq.n	8000b0a <HAL_GPIO_Init+0xae>
          break;
 8000ae2:	e02c      	b.n	8000b3e <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8000ae4:	683b      	ldr	r3, [r7, #0]
 8000ae6:	68db      	ldr	r3, [r3, #12]
 8000ae8:	623b      	str	r3, [r7, #32]
          break;
 8000aea:	e028      	b.n	8000b3e <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8000aec:	683b      	ldr	r3, [r7, #0]
 8000aee:	68db      	ldr	r3, [r3, #12]
 8000af0:	3304      	adds	r3, #4
 8000af2:	623b      	str	r3, [r7, #32]
          break;
 8000af4:	e023      	b.n	8000b3e <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8000af6:	683b      	ldr	r3, [r7, #0]
 8000af8:	68db      	ldr	r3, [r3, #12]
 8000afa:	3308      	adds	r3, #8
 8000afc:	623b      	str	r3, [r7, #32]
          break;
 8000afe:	e01e      	b.n	8000b3e <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8000b00:	683b      	ldr	r3, [r7, #0]
 8000b02:	68db      	ldr	r3, [r3, #12]
 8000b04:	330c      	adds	r3, #12
 8000b06:	623b      	str	r3, [r7, #32]
          break;
 8000b08:	e019      	b.n	8000b3e <HAL_GPIO_Init+0xe2>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8000b0a:	683b      	ldr	r3, [r7, #0]
 8000b0c:	689b      	ldr	r3, [r3, #8]
 8000b0e:	2b00      	cmp	r3, #0
 8000b10:	d102      	bne.n	8000b18 <HAL_GPIO_Init+0xbc>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8000b12:	2304      	movs	r3, #4
 8000b14:	623b      	str	r3, [r7, #32]
          break;
 8000b16:	e012      	b.n	8000b3e <HAL_GPIO_Init+0xe2>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8000b18:	683b      	ldr	r3, [r7, #0]
 8000b1a:	689b      	ldr	r3, [r3, #8]
 8000b1c:	2b01      	cmp	r3, #1
 8000b1e:	d105      	bne.n	8000b2c <HAL_GPIO_Init+0xd0>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000b20:	2308      	movs	r3, #8
 8000b22:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8000b24:	687b      	ldr	r3, [r7, #4]
 8000b26:	69fa      	ldr	r2, [r7, #28]
 8000b28:	611a      	str	r2, [r3, #16]
          break;
 8000b2a:	e008      	b.n	8000b3e <HAL_GPIO_Init+0xe2>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000b2c:	2308      	movs	r3, #8
 8000b2e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8000b30:	687b      	ldr	r3, [r7, #4]
 8000b32:	69fa      	ldr	r2, [r7, #28]
 8000b34:	615a      	str	r2, [r3, #20]
          break;
 8000b36:	e002      	b.n	8000b3e <HAL_GPIO_Init+0xe2>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8000b38:	2300      	movs	r3, #0
 8000b3a:	623b      	str	r3, [r7, #32]
          break;
 8000b3c:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000b3e:	69bb      	ldr	r3, [r7, #24]
 8000b40:	2bff      	cmp	r3, #255	; 0xff
 8000b42:	d801      	bhi.n	8000b48 <HAL_GPIO_Init+0xec>
 8000b44:	687b      	ldr	r3, [r7, #4]
 8000b46:	e001      	b.n	8000b4c <HAL_GPIO_Init+0xf0>
 8000b48:	687b      	ldr	r3, [r7, #4]
 8000b4a:	3304      	adds	r3, #4
 8000b4c:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8000b4e:	69bb      	ldr	r3, [r7, #24]
 8000b50:	2bff      	cmp	r3, #255	; 0xff
 8000b52:	d802      	bhi.n	8000b5a <HAL_GPIO_Init+0xfe>
 8000b54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000b56:	009b      	lsls	r3, r3, #2
 8000b58:	e002      	b.n	8000b60 <HAL_GPIO_Init+0x104>
 8000b5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000b5c:	3b08      	subs	r3, #8
 8000b5e:	009b      	lsls	r3, r3, #2
 8000b60:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000b62:	697b      	ldr	r3, [r7, #20]
 8000b64:	681a      	ldr	r2, [r3, #0]
 8000b66:	210f      	movs	r1, #15
 8000b68:	693b      	ldr	r3, [r7, #16]
 8000b6a:	fa01 f303 	lsl.w	r3, r1, r3
 8000b6e:	43db      	mvns	r3, r3
 8000b70:	401a      	ands	r2, r3
 8000b72:	6a39      	ldr	r1, [r7, #32]
 8000b74:	693b      	ldr	r3, [r7, #16]
 8000b76:	fa01 f303 	lsl.w	r3, r1, r3
 8000b7a:	431a      	orrs	r2, r3
 8000b7c:	697b      	ldr	r3, [r7, #20]
 8000b7e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000b80:	683b      	ldr	r3, [r7, #0]
 8000b82:	685b      	ldr	r3, [r3, #4]
 8000b84:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000b88:	2b00      	cmp	r3, #0
 8000b8a:	f000 8090 	beq.w	8000cae <HAL_GPIO_Init+0x252>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000b8e:	4b56      	ldr	r3, [pc, #344]	; (8000ce8 <HAL_GPIO_Init+0x28c>)
 8000b90:	699b      	ldr	r3, [r3, #24]
 8000b92:	4a55      	ldr	r2, [pc, #340]	; (8000ce8 <HAL_GPIO_Init+0x28c>)
 8000b94:	f043 0301 	orr.w	r3, r3, #1
 8000b98:	6193      	str	r3, [r2, #24]
 8000b9a:	4b53      	ldr	r3, [pc, #332]	; (8000ce8 <HAL_GPIO_Init+0x28c>)
 8000b9c:	699b      	ldr	r3, [r3, #24]
 8000b9e:	f003 0301 	and.w	r3, r3, #1
 8000ba2:	60bb      	str	r3, [r7, #8]
 8000ba4:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8000ba6:	4a51      	ldr	r2, [pc, #324]	; (8000cec <HAL_GPIO_Init+0x290>)
 8000ba8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000baa:	089b      	lsrs	r3, r3, #2
 8000bac:	3302      	adds	r3, #2
 8000bae:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000bb2:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8000bb4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000bb6:	f003 0303 	and.w	r3, r3, #3
 8000bba:	009b      	lsls	r3, r3, #2
 8000bbc:	220f      	movs	r2, #15
 8000bbe:	fa02 f303 	lsl.w	r3, r2, r3
 8000bc2:	43db      	mvns	r3, r3
 8000bc4:	68fa      	ldr	r2, [r7, #12]
 8000bc6:	4013      	ands	r3, r2
 8000bc8:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8000bca:	687b      	ldr	r3, [r7, #4]
 8000bcc:	4a48      	ldr	r2, [pc, #288]	; (8000cf0 <HAL_GPIO_Init+0x294>)
 8000bce:	4293      	cmp	r3, r2
 8000bd0:	d00d      	beq.n	8000bee <HAL_GPIO_Init+0x192>
 8000bd2:	687b      	ldr	r3, [r7, #4]
 8000bd4:	4a47      	ldr	r2, [pc, #284]	; (8000cf4 <HAL_GPIO_Init+0x298>)
 8000bd6:	4293      	cmp	r3, r2
 8000bd8:	d007      	beq.n	8000bea <HAL_GPIO_Init+0x18e>
 8000bda:	687b      	ldr	r3, [r7, #4]
 8000bdc:	4a46      	ldr	r2, [pc, #280]	; (8000cf8 <HAL_GPIO_Init+0x29c>)
 8000bde:	4293      	cmp	r3, r2
 8000be0:	d101      	bne.n	8000be6 <HAL_GPIO_Init+0x18a>
 8000be2:	2302      	movs	r3, #2
 8000be4:	e004      	b.n	8000bf0 <HAL_GPIO_Init+0x194>
 8000be6:	2303      	movs	r3, #3
 8000be8:	e002      	b.n	8000bf0 <HAL_GPIO_Init+0x194>
 8000bea:	2301      	movs	r3, #1
 8000bec:	e000      	b.n	8000bf0 <HAL_GPIO_Init+0x194>
 8000bee:	2300      	movs	r3, #0
 8000bf0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000bf2:	f002 0203 	and.w	r2, r2, #3
 8000bf6:	0092      	lsls	r2, r2, #2
 8000bf8:	4093      	lsls	r3, r2
 8000bfa:	68fa      	ldr	r2, [r7, #12]
 8000bfc:	4313      	orrs	r3, r2
 8000bfe:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8000c00:	493a      	ldr	r1, [pc, #232]	; (8000cec <HAL_GPIO_Init+0x290>)
 8000c02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000c04:	089b      	lsrs	r3, r3, #2
 8000c06:	3302      	adds	r3, #2
 8000c08:	68fa      	ldr	r2, [r7, #12]
 8000c0a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000c0e:	683b      	ldr	r3, [r7, #0]
 8000c10:	685b      	ldr	r3, [r3, #4]
 8000c12:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000c16:	2b00      	cmp	r3, #0
 8000c18:	d006      	beq.n	8000c28 <HAL_GPIO_Init+0x1cc>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8000c1a:	4b38      	ldr	r3, [pc, #224]	; (8000cfc <HAL_GPIO_Init+0x2a0>)
 8000c1c:	681a      	ldr	r2, [r3, #0]
 8000c1e:	4937      	ldr	r1, [pc, #220]	; (8000cfc <HAL_GPIO_Init+0x2a0>)
 8000c20:	69bb      	ldr	r3, [r7, #24]
 8000c22:	4313      	orrs	r3, r2
 8000c24:	600b      	str	r3, [r1, #0]
 8000c26:	e006      	b.n	8000c36 <HAL_GPIO_Init+0x1da>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8000c28:	4b34      	ldr	r3, [pc, #208]	; (8000cfc <HAL_GPIO_Init+0x2a0>)
 8000c2a:	681a      	ldr	r2, [r3, #0]
 8000c2c:	69bb      	ldr	r3, [r7, #24]
 8000c2e:	43db      	mvns	r3, r3
 8000c30:	4932      	ldr	r1, [pc, #200]	; (8000cfc <HAL_GPIO_Init+0x2a0>)
 8000c32:	4013      	ands	r3, r2
 8000c34:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000c36:	683b      	ldr	r3, [r7, #0]
 8000c38:	685b      	ldr	r3, [r3, #4]
 8000c3a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000c3e:	2b00      	cmp	r3, #0
 8000c40:	d006      	beq.n	8000c50 <HAL_GPIO_Init+0x1f4>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8000c42:	4b2e      	ldr	r3, [pc, #184]	; (8000cfc <HAL_GPIO_Init+0x2a0>)
 8000c44:	685a      	ldr	r2, [r3, #4]
 8000c46:	492d      	ldr	r1, [pc, #180]	; (8000cfc <HAL_GPIO_Init+0x2a0>)
 8000c48:	69bb      	ldr	r3, [r7, #24]
 8000c4a:	4313      	orrs	r3, r2
 8000c4c:	604b      	str	r3, [r1, #4]
 8000c4e:	e006      	b.n	8000c5e <HAL_GPIO_Init+0x202>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8000c50:	4b2a      	ldr	r3, [pc, #168]	; (8000cfc <HAL_GPIO_Init+0x2a0>)
 8000c52:	685a      	ldr	r2, [r3, #4]
 8000c54:	69bb      	ldr	r3, [r7, #24]
 8000c56:	43db      	mvns	r3, r3
 8000c58:	4928      	ldr	r1, [pc, #160]	; (8000cfc <HAL_GPIO_Init+0x2a0>)
 8000c5a:	4013      	ands	r3, r2
 8000c5c:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000c5e:	683b      	ldr	r3, [r7, #0]
 8000c60:	685b      	ldr	r3, [r3, #4]
 8000c62:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000c66:	2b00      	cmp	r3, #0
 8000c68:	d006      	beq.n	8000c78 <HAL_GPIO_Init+0x21c>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8000c6a:	4b24      	ldr	r3, [pc, #144]	; (8000cfc <HAL_GPIO_Init+0x2a0>)
 8000c6c:	689a      	ldr	r2, [r3, #8]
 8000c6e:	4923      	ldr	r1, [pc, #140]	; (8000cfc <HAL_GPIO_Init+0x2a0>)
 8000c70:	69bb      	ldr	r3, [r7, #24]
 8000c72:	4313      	orrs	r3, r2
 8000c74:	608b      	str	r3, [r1, #8]
 8000c76:	e006      	b.n	8000c86 <HAL_GPIO_Init+0x22a>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8000c78:	4b20      	ldr	r3, [pc, #128]	; (8000cfc <HAL_GPIO_Init+0x2a0>)
 8000c7a:	689a      	ldr	r2, [r3, #8]
 8000c7c:	69bb      	ldr	r3, [r7, #24]
 8000c7e:	43db      	mvns	r3, r3
 8000c80:	491e      	ldr	r1, [pc, #120]	; (8000cfc <HAL_GPIO_Init+0x2a0>)
 8000c82:	4013      	ands	r3, r2
 8000c84:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000c86:	683b      	ldr	r3, [r7, #0]
 8000c88:	685b      	ldr	r3, [r3, #4]
 8000c8a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000c8e:	2b00      	cmp	r3, #0
 8000c90:	d006      	beq.n	8000ca0 <HAL_GPIO_Init+0x244>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8000c92:	4b1a      	ldr	r3, [pc, #104]	; (8000cfc <HAL_GPIO_Init+0x2a0>)
 8000c94:	68da      	ldr	r2, [r3, #12]
 8000c96:	4919      	ldr	r1, [pc, #100]	; (8000cfc <HAL_GPIO_Init+0x2a0>)
 8000c98:	69bb      	ldr	r3, [r7, #24]
 8000c9a:	4313      	orrs	r3, r2
 8000c9c:	60cb      	str	r3, [r1, #12]
 8000c9e:	e006      	b.n	8000cae <HAL_GPIO_Init+0x252>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8000ca0:	4b16      	ldr	r3, [pc, #88]	; (8000cfc <HAL_GPIO_Init+0x2a0>)
 8000ca2:	68da      	ldr	r2, [r3, #12]
 8000ca4:	69bb      	ldr	r3, [r7, #24]
 8000ca6:	43db      	mvns	r3, r3
 8000ca8:	4914      	ldr	r1, [pc, #80]	; (8000cfc <HAL_GPIO_Init+0x2a0>)
 8000caa:	4013      	ands	r3, r2
 8000cac:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8000cae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000cb0:	3301      	adds	r3, #1
 8000cb2:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000cb4:	683b      	ldr	r3, [r7, #0]
 8000cb6:	681a      	ldr	r2, [r3, #0]
 8000cb8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000cba:	fa22 f303 	lsr.w	r3, r2, r3
 8000cbe:	2b00      	cmp	r3, #0
 8000cc0:	f47f aed6 	bne.w	8000a70 <HAL_GPIO_Init+0x14>
  }
}
 8000cc4:	bf00      	nop
 8000cc6:	372c      	adds	r7, #44	; 0x2c
 8000cc8:	46bd      	mov	sp, r7
 8000cca:	bc80      	pop	{r7}
 8000ccc:	4770      	bx	lr
 8000cce:	bf00      	nop
 8000cd0:	10210000 	.word	0x10210000
 8000cd4:	10110000 	.word	0x10110000
 8000cd8:	10120000 	.word	0x10120000
 8000cdc:	10310000 	.word	0x10310000
 8000ce0:	10320000 	.word	0x10320000
 8000ce4:	10220000 	.word	0x10220000
 8000ce8:	40021000 	.word	0x40021000
 8000cec:	40010000 	.word	0x40010000
 8000cf0:	40010800 	.word	0x40010800
 8000cf4:	40010c00 	.word	0x40010c00
 8000cf8:	40011000 	.word	0x40011000
 8000cfc:	40010400 	.word	0x40010400

08000d00 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000d00:	b480      	push	{r7}
 8000d02:	b083      	sub	sp, #12
 8000d04:	af00      	add	r7, sp, #0
 8000d06:	6078      	str	r0, [r7, #4]
 8000d08:	460b      	mov	r3, r1
 8000d0a:	807b      	strh	r3, [r7, #2]
 8000d0c:	4613      	mov	r3, r2
 8000d0e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000d10:	787b      	ldrb	r3, [r7, #1]
 8000d12:	2b00      	cmp	r3, #0
 8000d14:	d003      	beq.n	8000d1e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8000d16:	887a      	ldrh	r2, [r7, #2]
 8000d18:	687b      	ldr	r3, [r7, #4]
 8000d1a:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8000d1c:	e003      	b.n	8000d26 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8000d1e:	887b      	ldrh	r3, [r7, #2]
 8000d20:	041a      	lsls	r2, r3, #16
 8000d22:	687b      	ldr	r3, [r7, #4]
 8000d24:	611a      	str	r2, [r3, #16]
}
 8000d26:	bf00      	nop
 8000d28:	370c      	adds	r7, #12
 8000d2a:	46bd      	mov	sp, r7
 8000d2c:	bc80      	pop	{r7}
 8000d2e:	4770      	bx	lr

08000d30 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000d30:	b580      	push	{r7, lr}
 8000d32:	b086      	sub	sp, #24
 8000d34:	af00      	add	r7, sp, #0
 8000d36:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000d38:	687b      	ldr	r3, [r7, #4]
 8000d3a:	2b00      	cmp	r3, #0
 8000d3c:	d101      	bne.n	8000d42 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000d3e:	2301      	movs	r3, #1
 8000d40:	e26c      	b.n	800121c <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000d42:	687b      	ldr	r3, [r7, #4]
 8000d44:	681b      	ldr	r3, [r3, #0]
 8000d46:	f003 0301 	and.w	r3, r3, #1
 8000d4a:	2b00      	cmp	r3, #0
 8000d4c:	f000 8087 	beq.w	8000e5e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8000d50:	4b92      	ldr	r3, [pc, #584]	; (8000f9c <HAL_RCC_OscConfig+0x26c>)
 8000d52:	685b      	ldr	r3, [r3, #4]
 8000d54:	f003 030c 	and.w	r3, r3, #12
 8000d58:	2b04      	cmp	r3, #4
 8000d5a:	d00c      	beq.n	8000d76 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000d5c:	4b8f      	ldr	r3, [pc, #572]	; (8000f9c <HAL_RCC_OscConfig+0x26c>)
 8000d5e:	685b      	ldr	r3, [r3, #4]
 8000d60:	f003 030c 	and.w	r3, r3, #12
 8000d64:	2b08      	cmp	r3, #8
 8000d66:	d112      	bne.n	8000d8e <HAL_RCC_OscConfig+0x5e>
 8000d68:	4b8c      	ldr	r3, [pc, #560]	; (8000f9c <HAL_RCC_OscConfig+0x26c>)
 8000d6a:	685b      	ldr	r3, [r3, #4]
 8000d6c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000d70:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000d74:	d10b      	bne.n	8000d8e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000d76:	4b89      	ldr	r3, [pc, #548]	; (8000f9c <HAL_RCC_OscConfig+0x26c>)
 8000d78:	681b      	ldr	r3, [r3, #0]
 8000d7a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000d7e:	2b00      	cmp	r3, #0
 8000d80:	d06c      	beq.n	8000e5c <HAL_RCC_OscConfig+0x12c>
 8000d82:	687b      	ldr	r3, [r7, #4]
 8000d84:	685b      	ldr	r3, [r3, #4]
 8000d86:	2b00      	cmp	r3, #0
 8000d88:	d168      	bne.n	8000e5c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8000d8a:	2301      	movs	r3, #1
 8000d8c:	e246      	b.n	800121c <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000d8e:	687b      	ldr	r3, [r7, #4]
 8000d90:	685b      	ldr	r3, [r3, #4]
 8000d92:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000d96:	d106      	bne.n	8000da6 <HAL_RCC_OscConfig+0x76>
 8000d98:	4b80      	ldr	r3, [pc, #512]	; (8000f9c <HAL_RCC_OscConfig+0x26c>)
 8000d9a:	681b      	ldr	r3, [r3, #0]
 8000d9c:	4a7f      	ldr	r2, [pc, #508]	; (8000f9c <HAL_RCC_OscConfig+0x26c>)
 8000d9e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000da2:	6013      	str	r3, [r2, #0]
 8000da4:	e02e      	b.n	8000e04 <HAL_RCC_OscConfig+0xd4>
 8000da6:	687b      	ldr	r3, [r7, #4]
 8000da8:	685b      	ldr	r3, [r3, #4]
 8000daa:	2b00      	cmp	r3, #0
 8000dac:	d10c      	bne.n	8000dc8 <HAL_RCC_OscConfig+0x98>
 8000dae:	4b7b      	ldr	r3, [pc, #492]	; (8000f9c <HAL_RCC_OscConfig+0x26c>)
 8000db0:	681b      	ldr	r3, [r3, #0]
 8000db2:	4a7a      	ldr	r2, [pc, #488]	; (8000f9c <HAL_RCC_OscConfig+0x26c>)
 8000db4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000db8:	6013      	str	r3, [r2, #0]
 8000dba:	4b78      	ldr	r3, [pc, #480]	; (8000f9c <HAL_RCC_OscConfig+0x26c>)
 8000dbc:	681b      	ldr	r3, [r3, #0]
 8000dbe:	4a77      	ldr	r2, [pc, #476]	; (8000f9c <HAL_RCC_OscConfig+0x26c>)
 8000dc0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000dc4:	6013      	str	r3, [r2, #0]
 8000dc6:	e01d      	b.n	8000e04 <HAL_RCC_OscConfig+0xd4>
 8000dc8:	687b      	ldr	r3, [r7, #4]
 8000dca:	685b      	ldr	r3, [r3, #4]
 8000dcc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000dd0:	d10c      	bne.n	8000dec <HAL_RCC_OscConfig+0xbc>
 8000dd2:	4b72      	ldr	r3, [pc, #456]	; (8000f9c <HAL_RCC_OscConfig+0x26c>)
 8000dd4:	681b      	ldr	r3, [r3, #0]
 8000dd6:	4a71      	ldr	r2, [pc, #452]	; (8000f9c <HAL_RCC_OscConfig+0x26c>)
 8000dd8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000ddc:	6013      	str	r3, [r2, #0]
 8000dde:	4b6f      	ldr	r3, [pc, #444]	; (8000f9c <HAL_RCC_OscConfig+0x26c>)
 8000de0:	681b      	ldr	r3, [r3, #0]
 8000de2:	4a6e      	ldr	r2, [pc, #440]	; (8000f9c <HAL_RCC_OscConfig+0x26c>)
 8000de4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000de8:	6013      	str	r3, [r2, #0]
 8000dea:	e00b      	b.n	8000e04 <HAL_RCC_OscConfig+0xd4>
 8000dec:	4b6b      	ldr	r3, [pc, #428]	; (8000f9c <HAL_RCC_OscConfig+0x26c>)
 8000dee:	681b      	ldr	r3, [r3, #0]
 8000df0:	4a6a      	ldr	r2, [pc, #424]	; (8000f9c <HAL_RCC_OscConfig+0x26c>)
 8000df2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000df6:	6013      	str	r3, [r2, #0]
 8000df8:	4b68      	ldr	r3, [pc, #416]	; (8000f9c <HAL_RCC_OscConfig+0x26c>)
 8000dfa:	681b      	ldr	r3, [r3, #0]
 8000dfc:	4a67      	ldr	r2, [pc, #412]	; (8000f9c <HAL_RCC_OscConfig+0x26c>)
 8000dfe:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000e02:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000e04:	687b      	ldr	r3, [r7, #4]
 8000e06:	685b      	ldr	r3, [r3, #4]
 8000e08:	2b00      	cmp	r3, #0
 8000e0a:	d013      	beq.n	8000e34 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000e0c:	f7ff fc98 	bl	8000740 <HAL_GetTick>
 8000e10:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000e12:	e008      	b.n	8000e26 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000e14:	f7ff fc94 	bl	8000740 <HAL_GetTick>
 8000e18:	4602      	mov	r2, r0
 8000e1a:	693b      	ldr	r3, [r7, #16]
 8000e1c:	1ad3      	subs	r3, r2, r3
 8000e1e:	2b64      	cmp	r3, #100	; 0x64
 8000e20:	d901      	bls.n	8000e26 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8000e22:	2303      	movs	r3, #3
 8000e24:	e1fa      	b.n	800121c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000e26:	4b5d      	ldr	r3, [pc, #372]	; (8000f9c <HAL_RCC_OscConfig+0x26c>)
 8000e28:	681b      	ldr	r3, [r3, #0]
 8000e2a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000e2e:	2b00      	cmp	r3, #0
 8000e30:	d0f0      	beq.n	8000e14 <HAL_RCC_OscConfig+0xe4>
 8000e32:	e014      	b.n	8000e5e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000e34:	f7ff fc84 	bl	8000740 <HAL_GetTick>
 8000e38:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000e3a:	e008      	b.n	8000e4e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000e3c:	f7ff fc80 	bl	8000740 <HAL_GetTick>
 8000e40:	4602      	mov	r2, r0
 8000e42:	693b      	ldr	r3, [r7, #16]
 8000e44:	1ad3      	subs	r3, r2, r3
 8000e46:	2b64      	cmp	r3, #100	; 0x64
 8000e48:	d901      	bls.n	8000e4e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8000e4a:	2303      	movs	r3, #3
 8000e4c:	e1e6      	b.n	800121c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000e4e:	4b53      	ldr	r3, [pc, #332]	; (8000f9c <HAL_RCC_OscConfig+0x26c>)
 8000e50:	681b      	ldr	r3, [r3, #0]
 8000e52:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000e56:	2b00      	cmp	r3, #0
 8000e58:	d1f0      	bne.n	8000e3c <HAL_RCC_OscConfig+0x10c>
 8000e5a:	e000      	b.n	8000e5e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000e5c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000e5e:	687b      	ldr	r3, [r7, #4]
 8000e60:	681b      	ldr	r3, [r3, #0]
 8000e62:	f003 0302 	and.w	r3, r3, #2
 8000e66:	2b00      	cmp	r3, #0
 8000e68:	d063      	beq.n	8000f32 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8000e6a:	4b4c      	ldr	r3, [pc, #304]	; (8000f9c <HAL_RCC_OscConfig+0x26c>)
 8000e6c:	685b      	ldr	r3, [r3, #4]
 8000e6e:	f003 030c 	and.w	r3, r3, #12
 8000e72:	2b00      	cmp	r3, #0
 8000e74:	d00b      	beq.n	8000e8e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8000e76:	4b49      	ldr	r3, [pc, #292]	; (8000f9c <HAL_RCC_OscConfig+0x26c>)
 8000e78:	685b      	ldr	r3, [r3, #4]
 8000e7a:	f003 030c 	and.w	r3, r3, #12
 8000e7e:	2b08      	cmp	r3, #8
 8000e80:	d11c      	bne.n	8000ebc <HAL_RCC_OscConfig+0x18c>
 8000e82:	4b46      	ldr	r3, [pc, #280]	; (8000f9c <HAL_RCC_OscConfig+0x26c>)
 8000e84:	685b      	ldr	r3, [r3, #4]
 8000e86:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000e8a:	2b00      	cmp	r3, #0
 8000e8c:	d116      	bne.n	8000ebc <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000e8e:	4b43      	ldr	r3, [pc, #268]	; (8000f9c <HAL_RCC_OscConfig+0x26c>)
 8000e90:	681b      	ldr	r3, [r3, #0]
 8000e92:	f003 0302 	and.w	r3, r3, #2
 8000e96:	2b00      	cmp	r3, #0
 8000e98:	d005      	beq.n	8000ea6 <HAL_RCC_OscConfig+0x176>
 8000e9a:	687b      	ldr	r3, [r7, #4]
 8000e9c:	691b      	ldr	r3, [r3, #16]
 8000e9e:	2b01      	cmp	r3, #1
 8000ea0:	d001      	beq.n	8000ea6 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8000ea2:	2301      	movs	r3, #1
 8000ea4:	e1ba      	b.n	800121c <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000ea6:	4b3d      	ldr	r3, [pc, #244]	; (8000f9c <HAL_RCC_OscConfig+0x26c>)
 8000ea8:	681b      	ldr	r3, [r3, #0]
 8000eaa:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000eae:	687b      	ldr	r3, [r7, #4]
 8000eb0:	695b      	ldr	r3, [r3, #20]
 8000eb2:	00db      	lsls	r3, r3, #3
 8000eb4:	4939      	ldr	r1, [pc, #228]	; (8000f9c <HAL_RCC_OscConfig+0x26c>)
 8000eb6:	4313      	orrs	r3, r2
 8000eb8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000eba:	e03a      	b.n	8000f32 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000ebc:	687b      	ldr	r3, [r7, #4]
 8000ebe:	691b      	ldr	r3, [r3, #16]
 8000ec0:	2b00      	cmp	r3, #0
 8000ec2:	d020      	beq.n	8000f06 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000ec4:	4b36      	ldr	r3, [pc, #216]	; (8000fa0 <HAL_RCC_OscConfig+0x270>)
 8000ec6:	2201      	movs	r2, #1
 8000ec8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000eca:	f7ff fc39 	bl	8000740 <HAL_GetTick>
 8000ece:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000ed0:	e008      	b.n	8000ee4 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000ed2:	f7ff fc35 	bl	8000740 <HAL_GetTick>
 8000ed6:	4602      	mov	r2, r0
 8000ed8:	693b      	ldr	r3, [r7, #16]
 8000eda:	1ad3      	subs	r3, r2, r3
 8000edc:	2b02      	cmp	r3, #2
 8000ede:	d901      	bls.n	8000ee4 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8000ee0:	2303      	movs	r3, #3
 8000ee2:	e19b      	b.n	800121c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000ee4:	4b2d      	ldr	r3, [pc, #180]	; (8000f9c <HAL_RCC_OscConfig+0x26c>)
 8000ee6:	681b      	ldr	r3, [r3, #0]
 8000ee8:	f003 0302 	and.w	r3, r3, #2
 8000eec:	2b00      	cmp	r3, #0
 8000eee:	d0f0      	beq.n	8000ed2 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000ef0:	4b2a      	ldr	r3, [pc, #168]	; (8000f9c <HAL_RCC_OscConfig+0x26c>)
 8000ef2:	681b      	ldr	r3, [r3, #0]
 8000ef4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000ef8:	687b      	ldr	r3, [r7, #4]
 8000efa:	695b      	ldr	r3, [r3, #20]
 8000efc:	00db      	lsls	r3, r3, #3
 8000efe:	4927      	ldr	r1, [pc, #156]	; (8000f9c <HAL_RCC_OscConfig+0x26c>)
 8000f00:	4313      	orrs	r3, r2
 8000f02:	600b      	str	r3, [r1, #0]
 8000f04:	e015      	b.n	8000f32 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000f06:	4b26      	ldr	r3, [pc, #152]	; (8000fa0 <HAL_RCC_OscConfig+0x270>)
 8000f08:	2200      	movs	r2, #0
 8000f0a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000f0c:	f7ff fc18 	bl	8000740 <HAL_GetTick>
 8000f10:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000f12:	e008      	b.n	8000f26 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000f14:	f7ff fc14 	bl	8000740 <HAL_GetTick>
 8000f18:	4602      	mov	r2, r0
 8000f1a:	693b      	ldr	r3, [r7, #16]
 8000f1c:	1ad3      	subs	r3, r2, r3
 8000f1e:	2b02      	cmp	r3, #2
 8000f20:	d901      	bls.n	8000f26 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8000f22:	2303      	movs	r3, #3
 8000f24:	e17a      	b.n	800121c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000f26:	4b1d      	ldr	r3, [pc, #116]	; (8000f9c <HAL_RCC_OscConfig+0x26c>)
 8000f28:	681b      	ldr	r3, [r3, #0]
 8000f2a:	f003 0302 	and.w	r3, r3, #2
 8000f2e:	2b00      	cmp	r3, #0
 8000f30:	d1f0      	bne.n	8000f14 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000f32:	687b      	ldr	r3, [r7, #4]
 8000f34:	681b      	ldr	r3, [r3, #0]
 8000f36:	f003 0308 	and.w	r3, r3, #8
 8000f3a:	2b00      	cmp	r3, #0
 8000f3c:	d03a      	beq.n	8000fb4 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000f3e:	687b      	ldr	r3, [r7, #4]
 8000f40:	699b      	ldr	r3, [r3, #24]
 8000f42:	2b00      	cmp	r3, #0
 8000f44:	d019      	beq.n	8000f7a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000f46:	4b17      	ldr	r3, [pc, #92]	; (8000fa4 <HAL_RCC_OscConfig+0x274>)
 8000f48:	2201      	movs	r2, #1
 8000f4a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000f4c:	f7ff fbf8 	bl	8000740 <HAL_GetTick>
 8000f50:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000f52:	e008      	b.n	8000f66 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000f54:	f7ff fbf4 	bl	8000740 <HAL_GetTick>
 8000f58:	4602      	mov	r2, r0
 8000f5a:	693b      	ldr	r3, [r7, #16]
 8000f5c:	1ad3      	subs	r3, r2, r3
 8000f5e:	2b02      	cmp	r3, #2
 8000f60:	d901      	bls.n	8000f66 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8000f62:	2303      	movs	r3, #3
 8000f64:	e15a      	b.n	800121c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000f66:	4b0d      	ldr	r3, [pc, #52]	; (8000f9c <HAL_RCC_OscConfig+0x26c>)
 8000f68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000f6a:	f003 0302 	and.w	r3, r3, #2
 8000f6e:	2b00      	cmp	r3, #0
 8000f70:	d0f0      	beq.n	8000f54 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8000f72:	2001      	movs	r0, #1
 8000f74:	f000 fada 	bl	800152c <RCC_Delay>
 8000f78:	e01c      	b.n	8000fb4 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000f7a:	4b0a      	ldr	r3, [pc, #40]	; (8000fa4 <HAL_RCC_OscConfig+0x274>)
 8000f7c:	2200      	movs	r2, #0
 8000f7e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000f80:	f7ff fbde 	bl	8000740 <HAL_GetTick>
 8000f84:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000f86:	e00f      	b.n	8000fa8 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000f88:	f7ff fbda 	bl	8000740 <HAL_GetTick>
 8000f8c:	4602      	mov	r2, r0
 8000f8e:	693b      	ldr	r3, [r7, #16]
 8000f90:	1ad3      	subs	r3, r2, r3
 8000f92:	2b02      	cmp	r3, #2
 8000f94:	d908      	bls.n	8000fa8 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8000f96:	2303      	movs	r3, #3
 8000f98:	e140      	b.n	800121c <HAL_RCC_OscConfig+0x4ec>
 8000f9a:	bf00      	nop
 8000f9c:	40021000 	.word	0x40021000
 8000fa0:	42420000 	.word	0x42420000
 8000fa4:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000fa8:	4b9e      	ldr	r3, [pc, #632]	; (8001224 <HAL_RCC_OscConfig+0x4f4>)
 8000faa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000fac:	f003 0302 	and.w	r3, r3, #2
 8000fb0:	2b00      	cmp	r3, #0
 8000fb2:	d1e9      	bne.n	8000f88 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000fb4:	687b      	ldr	r3, [r7, #4]
 8000fb6:	681b      	ldr	r3, [r3, #0]
 8000fb8:	f003 0304 	and.w	r3, r3, #4
 8000fbc:	2b00      	cmp	r3, #0
 8000fbe:	f000 80a6 	beq.w	800110e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8000fc2:	2300      	movs	r3, #0
 8000fc4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000fc6:	4b97      	ldr	r3, [pc, #604]	; (8001224 <HAL_RCC_OscConfig+0x4f4>)
 8000fc8:	69db      	ldr	r3, [r3, #28]
 8000fca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000fce:	2b00      	cmp	r3, #0
 8000fd0:	d10d      	bne.n	8000fee <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8000fd2:	4b94      	ldr	r3, [pc, #592]	; (8001224 <HAL_RCC_OscConfig+0x4f4>)
 8000fd4:	69db      	ldr	r3, [r3, #28]
 8000fd6:	4a93      	ldr	r2, [pc, #588]	; (8001224 <HAL_RCC_OscConfig+0x4f4>)
 8000fd8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000fdc:	61d3      	str	r3, [r2, #28]
 8000fde:	4b91      	ldr	r3, [pc, #580]	; (8001224 <HAL_RCC_OscConfig+0x4f4>)
 8000fe0:	69db      	ldr	r3, [r3, #28]
 8000fe2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000fe6:	60bb      	str	r3, [r7, #8]
 8000fe8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8000fea:	2301      	movs	r3, #1
 8000fec:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000fee:	4b8e      	ldr	r3, [pc, #568]	; (8001228 <HAL_RCC_OscConfig+0x4f8>)
 8000ff0:	681b      	ldr	r3, [r3, #0]
 8000ff2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000ff6:	2b00      	cmp	r3, #0
 8000ff8:	d118      	bne.n	800102c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000ffa:	4b8b      	ldr	r3, [pc, #556]	; (8001228 <HAL_RCC_OscConfig+0x4f8>)
 8000ffc:	681b      	ldr	r3, [r3, #0]
 8000ffe:	4a8a      	ldr	r2, [pc, #552]	; (8001228 <HAL_RCC_OscConfig+0x4f8>)
 8001000:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001004:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001006:	f7ff fb9b 	bl	8000740 <HAL_GetTick>
 800100a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800100c:	e008      	b.n	8001020 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800100e:	f7ff fb97 	bl	8000740 <HAL_GetTick>
 8001012:	4602      	mov	r2, r0
 8001014:	693b      	ldr	r3, [r7, #16]
 8001016:	1ad3      	subs	r3, r2, r3
 8001018:	2b64      	cmp	r3, #100	; 0x64
 800101a:	d901      	bls.n	8001020 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 800101c:	2303      	movs	r3, #3
 800101e:	e0fd      	b.n	800121c <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001020:	4b81      	ldr	r3, [pc, #516]	; (8001228 <HAL_RCC_OscConfig+0x4f8>)
 8001022:	681b      	ldr	r3, [r3, #0]
 8001024:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001028:	2b00      	cmp	r3, #0
 800102a:	d0f0      	beq.n	800100e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800102c:	687b      	ldr	r3, [r7, #4]
 800102e:	68db      	ldr	r3, [r3, #12]
 8001030:	2b01      	cmp	r3, #1
 8001032:	d106      	bne.n	8001042 <HAL_RCC_OscConfig+0x312>
 8001034:	4b7b      	ldr	r3, [pc, #492]	; (8001224 <HAL_RCC_OscConfig+0x4f4>)
 8001036:	6a1b      	ldr	r3, [r3, #32]
 8001038:	4a7a      	ldr	r2, [pc, #488]	; (8001224 <HAL_RCC_OscConfig+0x4f4>)
 800103a:	f043 0301 	orr.w	r3, r3, #1
 800103e:	6213      	str	r3, [r2, #32]
 8001040:	e02d      	b.n	800109e <HAL_RCC_OscConfig+0x36e>
 8001042:	687b      	ldr	r3, [r7, #4]
 8001044:	68db      	ldr	r3, [r3, #12]
 8001046:	2b00      	cmp	r3, #0
 8001048:	d10c      	bne.n	8001064 <HAL_RCC_OscConfig+0x334>
 800104a:	4b76      	ldr	r3, [pc, #472]	; (8001224 <HAL_RCC_OscConfig+0x4f4>)
 800104c:	6a1b      	ldr	r3, [r3, #32]
 800104e:	4a75      	ldr	r2, [pc, #468]	; (8001224 <HAL_RCC_OscConfig+0x4f4>)
 8001050:	f023 0301 	bic.w	r3, r3, #1
 8001054:	6213      	str	r3, [r2, #32]
 8001056:	4b73      	ldr	r3, [pc, #460]	; (8001224 <HAL_RCC_OscConfig+0x4f4>)
 8001058:	6a1b      	ldr	r3, [r3, #32]
 800105a:	4a72      	ldr	r2, [pc, #456]	; (8001224 <HAL_RCC_OscConfig+0x4f4>)
 800105c:	f023 0304 	bic.w	r3, r3, #4
 8001060:	6213      	str	r3, [r2, #32]
 8001062:	e01c      	b.n	800109e <HAL_RCC_OscConfig+0x36e>
 8001064:	687b      	ldr	r3, [r7, #4]
 8001066:	68db      	ldr	r3, [r3, #12]
 8001068:	2b05      	cmp	r3, #5
 800106a:	d10c      	bne.n	8001086 <HAL_RCC_OscConfig+0x356>
 800106c:	4b6d      	ldr	r3, [pc, #436]	; (8001224 <HAL_RCC_OscConfig+0x4f4>)
 800106e:	6a1b      	ldr	r3, [r3, #32]
 8001070:	4a6c      	ldr	r2, [pc, #432]	; (8001224 <HAL_RCC_OscConfig+0x4f4>)
 8001072:	f043 0304 	orr.w	r3, r3, #4
 8001076:	6213      	str	r3, [r2, #32]
 8001078:	4b6a      	ldr	r3, [pc, #424]	; (8001224 <HAL_RCC_OscConfig+0x4f4>)
 800107a:	6a1b      	ldr	r3, [r3, #32]
 800107c:	4a69      	ldr	r2, [pc, #420]	; (8001224 <HAL_RCC_OscConfig+0x4f4>)
 800107e:	f043 0301 	orr.w	r3, r3, #1
 8001082:	6213      	str	r3, [r2, #32]
 8001084:	e00b      	b.n	800109e <HAL_RCC_OscConfig+0x36e>
 8001086:	4b67      	ldr	r3, [pc, #412]	; (8001224 <HAL_RCC_OscConfig+0x4f4>)
 8001088:	6a1b      	ldr	r3, [r3, #32]
 800108a:	4a66      	ldr	r2, [pc, #408]	; (8001224 <HAL_RCC_OscConfig+0x4f4>)
 800108c:	f023 0301 	bic.w	r3, r3, #1
 8001090:	6213      	str	r3, [r2, #32]
 8001092:	4b64      	ldr	r3, [pc, #400]	; (8001224 <HAL_RCC_OscConfig+0x4f4>)
 8001094:	6a1b      	ldr	r3, [r3, #32]
 8001096:	4a63      	ldr	r2, [pc, #396]	; (8001224 <HAL_RCC_OscConfig+0x4f4>)
 8001098:	f023 0304 	bic.w	r3, r3, #4
 800109c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800109e:	687b      	ldr	r3, [r7, #4]
 80010a0:	68db      	ldr	r3, [r3, #12]
 80010a2:	2b00      	cmp	r3, #0
 80010a4:	d015      	beq.n	80010d2 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80010a6:	f7ff fb4b 	bl	8000740 <HAL_GetTick>
 80010aa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80010ac:	e00a      	b.n	80010c4 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80010ae:	f7ff fb47 	bl	8000740 <HAL_GetTick>
 80010b2:	4602      	mov	r2, r0
 80010b4:	693b      	ldr	r3, [r7, #16]
 80010b6:	1ad3      	subs	r3, r2, r3
 80010b8:	f241 3288 	movw	r2, #5000	; 0x1388
 80010bc:	4293      	cmp	r3, r2
 80010be:	d901      	bls.n	80010c4 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80010c0:	2303      	movs	r3, #3
 80010c2:	e0ab      	b.n	800121c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80010c4:	4b57      	ldr	r3, [pc, #348]	; (8001224 <HAL_RCC_OscConfig+0x4f4>)
 80010c6:	6a1b      	ldr	r3, [r3, #32]
 80010c8:	f003 0302 	and.w	r3, r3, #2
 80010cc:	2b00      	cmp	r3, #0
 80010ce:	d0ee      	beq.n	80010ae <HAL_RCC_OscConfig+0x37e>
 80010d0:	e014      	b.n	80010fc <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80010d2:	f7ff fb35 	bl	8000740 <HAL_GetTick>
 80010d6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80010d8:	e00a      	b.n	80010f0 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80010da:	f7ff fb31 	bl	8000740 <HAL_GetTick>
 80010de:	4602      	mov	r2, r0
 80010e0:	693b      	ldr	r3, [r7, #16]
 80010e2:	1ad3      	subs	r3, r2, r3
 80010e4:	f241 3288 	movw	r2, #5000	; 0x1388
 80010e8:	4293      	cmp	r3, r2
 80010ea:	d901      	bls.n	80010f0 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80010ec:	2303      	movs	r3, #3
 80010ee:	e095      	b.n	800121c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80010f0:	4b4c      	ldr	r3, [pc, #304]	; (8001224 <HAL_RCC_OscConfig+0x4f4>)
 80010f2:	6a1b      	ldr	r3, [r3, #32]
 80010f4:	f003 0302 	and.w	r3, r3, #2
 80010f8:	2b00      	cmp	r3, #0
 80010fa:	d1ee      	bne.n	80010da <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80010fc:	7dfb      	ldrb	r3, [r7, #23]
 80010fe:	2b01      	cmp	r3, #1
 8001100:	d105      	bne.n	800110e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001102:	4b48      	ldr	r3, [pc, #288]	; (8001224 <HAL_RCC_OscConfig+0x4f4>)
 8001104:	69db      	ldr	r3, [r3, #28]
 8001106:	4a47      	ldr	r2, [pc, #284]	; (8001224 <HAL_RCC_OscConfig+0x4f4>)
 8001108:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800110c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800110e:	687b      	ldr	r3, [r7, #4]
 8001110:	69db      	ldr	r3, [r3, #28]
 8001112:	2b00      	cmp	r3, #0
 8001114:	f000 8081 	beq.w	800121a <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001118:	4b42      	ldr	r3, [pc, #264]	; (8001224 <HAL_RCC_OscConfig+0x4f4>)
 800111a:	685b      	ldr	r3, [r3, #4]
 800111c:	f003 030c 	and.w	r3, r3, #12
 8001120:	2b08      	cmp	r3, #8
 8001122:	d061      	beq.n	80011e8 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001124:	687b      	ldr	r3, [r7, #4]
 8001126:	69db      	ldr	r3, [r3, #28]
 8001128:	2b02      	cmp	r3, #2
 800112a:	d146      	bne.n	80011ba <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800112c:	4b3f      	ldr	r3, [pc, #252]	; (800122c <HAL_RCC_OscConfig+0x4fc>)
 800112e:	2200      	movs	r2, #0
 8001130:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001132:	f7ff fb05 	bl	8000740 <HAL_GetTick>
 8001136:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001138:	e008      	b.n	800114c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800113a:	f7ff fb01 	bl	8000740 <HAL_GetTick>
 800113e:	4602      	mov	r2, r0
 8001140:	693b      	ldr	r3, [r7, #16]
 8001142:	1ad3      	subs	r3, r2, r3
 8001144:	2b02      	cmp	r3, #2
 8001146:	d901      	bls.n	800114c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001148:	2303      	movs	r3, #3
 800114a:	e067      	b.n	800121c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800114c:	4b35      	ldr	r3, [pc, #212]	; (8001224 <HAL_RCC_OscConfig+0x4f4>)
 800114e:	681b      	ldr	r3, [r3, #0]
 8001150:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001154:	2b00      	cmp	r3, #0
 8001156:	d1f0      	bne.n	800113a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001158:	687b      	ldr	r3, [r7, #4]
 800115a:	6a1b      	ldr	r3, [r3, #32]
 800115c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001160:	d108      	bne.n	8001174 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001162:	4b30      	ldr	r3, [pc, #192]	; (8001224 <HAL_RCC_OscConfig+0x4f4>)
 8001164:	685b      	ldr	r3, [r3, #4]
 8001166:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 800116a:	687b      	ldr	r3, [r7, #4]
 800116c:	689b      	ldr	r3, [r3, #8]
 800116e:	492d      	ldr	r1, [pc, #180]	; (8001224 <HAL_RCC_OscConfig+0x4f4>)
 8001170:	4313      	orrs	r3, r2
 8001172:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001174:	4b2b      	ldr	r3, [pc, #172]	; (8001224 <HAL_RCC_OscConfig+0x4f4>)
 8001176:	685b      	ldr	r3, [r3, #4]
 8001178:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	6a19      	ldr	r1, [r3, #32]
 8001180:	687b      	ldr	r3, [r7, #4]
 8001182:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001184:	430b      	orrs	r3, r1
 8001186:	4927      	ldr	r1, [pc, #156]	; (8001224 <HAL_RCC_OscConfig+0x4f4>)
 8001188:	4313      	orrs	r3, r2
 800118a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800118c:	4b27      	ldr	r3, [pc, #156]	; (800122c <HAL_RCC_OscConfig+0x4fc>)
 800118e:	2201      	movs	r2, #1
 8001190:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001192:	f7ff fad5 	bl	8000740 <HAL_GetTick>
 8001196:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001198:	e008      	b.n	80011ac <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800119a:	f7ff fad1 	bl	8000740 <HAL_GetTick>
 800119e:	4602      	mov	r2, r0
 80011a0:	693b      	ldr	r3, [r7, #16]
 80011a2:	1ad3      	subs	r3, r2, r3
 80011a4:	2b02      	cmp	r3, #2
 80011a6:	d901      	bls.n	80011ac <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80011a8:	2303      	movs	r3, #3
 80011aa:	e037      	b.n	800121c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80011ac:	4b1d      	ldr	r3, [pc, #116]	; (8001224 <HAL_RCC_OscConfig+0x4f4>)
 80011ae:	681b      	ldr	r3, [r3, #0]
 80011b0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80011b4:	2b00      	cmp	r3, #0
 80011b6:	d0f0      	beq.n	800119a <HAL_RCC_OscConfig+0x46a>
 80011b8:	e02f      	b.n	800121a <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80011ba:	4b1c      	ldr	r3, [pc, #112]	; (800122c <HAL_RCC_OscConfig+0x4fc>)
 80011bc:	2200      	movs	r2, #0
 80011be:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80011c0:	f7ff fabe 	bl	8000740 <HAL_GetTick>
 80011c4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80011c6:	e008      	b.n	80011da <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80011c8:	f7ff faba 	bl	8000740 <HAL_GetTick>
 80011cc:	4602      	mov	r2, r0
 80011ce:	693b      	ldr	r3, [r7, #16]
 80011d0:	1ad3      	subs	r3, r2, r3
 80011d2:	2b02      	cmp	r3, #2
 80011d4:	d901      	bls.n	80011da <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80011d6:	2303      	movs	r3, #3
 80011d8:	e020      	b.n	800121c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80011da:	4b12      	ldr	r3, [pc, #72]	; (8001224 <HAL_RCC_OscConfig+0x4f4>)
 80011dc:	681b      	ldr	r3, [r3, #0]
 80011de:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80011e2:	2b00      	cmp	r3, #0
 80011e4:	d1f0      	bne.n	80011c8 <HAL_RCC_OscConfig+0x498>
 80011e6:	e018      	b.n	800121a <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80011e8:	687b      	ldr	r3, [r7, #4]
 80011ea:	69db      	ldr	r3, [r3, #28]
 80011ec:	2b01      	cmp	r3, #1
 80011ee:	d101      	bne.n	80011f4 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 80011f0:	2301      	movs	r3, #1
 80011f2:	e013      	b.n	800121c <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80011f4:	4b0b      	ldr	r3, [pc, #44]	; (8001224 <HAL_RCC_OscConfig+0x4f4>)
 80011f6:	685b      	ldr	r3, [r3, #4]
 80011f8:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80011fa:	68fb      	ldr	r3, [r7, #12]
 80011fc:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	6a1b      	ldr	r3, [r3, #32]
 8001204:	429a      	cmp	r2, r3
 8001206:	d106      	bne.n	8001216 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001208:	68fb      	ldr	r3, [r7, #12]
 800120a:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001212:	429a      	cmp	r2, r3
 8001214:	d001      	beq.n	800121a <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8001216:	2301      	movs	r3, #1
 8001218:	e000      	b.n	800121c <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 800121a:	2300      	movs	r3, #0
}
 800121c:	4618      	mov	r0, r3
 800121e:	3718      	adds	r7, #24
 8001220:	46bd      	mov	sp, r7
 8001222:	bd80      	pop	{r7, pc}
 8001224:	40021000 	.word	0x40021000
 8001228:	40007000 	.word	0x40007000
 800122c:	42420060 	.word	0x42420060

08001230 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001230:	b580      	push	{r7, lr}
 8001232:	b084      	sub	sp, #16
 8001234:	af00      	add	r7, sp, #0
 8001236:	6078      	str	r0, [r7, #4]
 8001238:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800123a:	687b      	ldr	r3, [r7, #4]
 800123c:	2b00      	cmp	r3, #0
 800123e:	d101      	bne.n	8001244 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001240:	2301      	movs	r3, #1
 8001242:	e0d0      	b.n	80013e6 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001244:	4b6a      	ldr	r3, [pc, #424]	; (80013f0 <HAL_RCC_ClockConfig+0x1c0>)
 8001246:	681b      	ldr	r3, [r3, #0]
 8001248:	f003 0307 	and.w	r3, r3, #7
 800124c:	683a      	ldr	r2, [r7, #0]
 800124e:	429a      	cmp	r2, r3
 8001250:	d910      	bls.n	8001274 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001252:	4b67      	ldr	r3, [pc, #412]	; (80013f0 <HAL_RCC_ClockConfig+0x1c0>)
 8001254:	681b      	ldr	r3, [r3, #0]
 8001256:	f023 0207 	bic.w	r2, r3, #7
 800125a:	4965      	ldr	r1, [pc, #404]	; (80013f0 <HAL_RCC_ClockConfig+0x1c0>)
 800125c:	683b      	ldr	r3, [r7, #0]
 800125e:	4313      	orrs	r3, r2
 8001260:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001262:	4b63      	ldr	r3, [pc, #396]	; (80013f0 <HAL_RCC_ClockConfig+0x1c0>)
 8001264:	681b      	ldr	r3, [r3, #0]
 8001266:	f003 0307 	and.w	r3, r3, #7
 800126a:	683a      	ldr	r2, [r7, #0]
 800126c:	429a      	cmp	r2, r3
 800126e:	d001      	beq.n	8001274 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001270:	2301      	movs	r3, #1
 8001272:	e0b8      	b.n	80013e6 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001274:	687b      	ldr	r3, [r7, #4]
 8001276:	681b      	ldr	r3, [r3, #0]
 8001278:	f003 0302 	and.w	r3, r3, #2
 800127c:	2b00      	cmp	r3, #0
 800127e:	d020      	beq.n	80012c2 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	681b      	ldr	r3, [r3, #0]
 8001284:	f003 0304 	and.w	r3, r3, #4
 8001288:	2b00      	cmp	r3, #0
 800128a:	d005      	beq.n	8001298 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800128c:	4b59      	ldr	r3, [pc, #356]	; (80013f4 <HAL_RCC_ClockConfig+0x1c4>)
 800128e:	685b      	ldr	r3, [r3, #4]
 8001290:	4a58      	ldr	r2, [pc, #352]	; (80013f4 <HAL_RCC_ClockConfig+0x1c4>)
 8001292:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8001296:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001298:	687b      	ldr	r3, [r7, #4]
 800129a:	681b      	ldr	r3, [r3, #0]
 800129c:	f003 0308 	and.w	r3, r3, #8
 80012a0:	2b00      	cmp	r3, #0
 80012a2:	d005      	beq.n	80012b0 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80012a4:	4b53      	ldr	r3, [pc, #332]	; (80013f4 <HAL_RCC_ClockConfig+0x1c4>)
 80012a6:	685b      	ldr	r3, [r3, #4]
 80012a8:	4a52      	ldr	r2, [pc, #328]	; (80013f4 <HAL_RCC_ClockConfig+0x1c4>)
 80012aa:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80012ae:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80012b0:	4b50      	ldr	r3, [pc, #320]	; (80013f4 <HAL_RCC_ClockConfig+0x1c4>)
 80012b2:	685b      	ldr	r3, [r3, #4]
 80012b4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80012b8:	687b      	ldr	r3, [r7, #4]
 80012ba:	689b      	ldr	r3, [r3, #8]
 80012bc:	494d      	ldr	r1, [pc, #308]	; (80013f4 <HAL_RCC_ClockConfig+0x1c4>)
 80012be:	4313      	orrs	r3, r2
 80012c0:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80012c2:	687b      	ldr	r3, [r7, #4]
 80012c4:	681b      	ldr	r3, [r3, #0]
 80012c6:	f003 0301 	and.w	r3, r3, #1
 80012ca:	2b00      	cmp	r3, #0
 80012cc:	d040      	beq.n	8001350 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80012ce:	687b      	ldr	r3, [r7, #4]
 80012d0:	685b      	ldr	r3, [r3, #4]
 80012d2:	2b01      	cmp	r3, #1
 80012d4:	d107      	bne.n	80012e6 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80012d6:	4b47      	ldr	r3, [pc, #284]	; (80013f4 <HAL_RCC_ClockConfig+0x1c4>)
 80012d8:	681b      	ldr	r3, [r3, #0]
 80012da:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80012de:	2b00      	cmp	r3, #0
 80012e0:	d115      	bne.n	800130e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80012e2:	2301      	movs	r3, #1
 80012e4:	e07f      	b.n	80013e6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80012e6:	687b      	ldr	r3, [r7, #4]
 80012e8:	685b      	ldr	r3, [r3, #4]
 80012ea:	2b02      	cmp	r3, #2
 80012ec:	d107      	bne.n	80012fe <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80012ee:	4b41      	ldr	r3, [pc, #260]	; (80013f4 <HAL_RCC_ClockConfig+0x1c4>)
 80012f0:	681b      	ldr	r3, [r3, #0]
 80012f2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80012f6:	2b00      	cmp	r3, #0
 80012f8:	d109      	bne.n	800130e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80012fa:	2301      	movs	r3, #1
 80012fc:	e073      	b.n	80013e6 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80012fe:	4b3d      	ldr	r3, [pc, #244]	; (80013f4 <HAL_RCC_ClockConfig+0x1c4>)
 8001300:	681b      	ldr	r3, [r3, #0]
 8001302:	f003 0302 	and.w	r3, r3, #2
 8001306:	2b00      	cmp	r3, #0
 8001308:	d101      	bne.n	800130e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800130a:	2301      	movs	r3, #1
 800130c:	e06b      	b.n	80013e6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800130e:	4b39      	ldr	r3, [pc, #228]	; (80013f4 <HAL_RCC_ClockConfig+0x1c4>)
 8001310:	685b      	ldr	r3, [r3, #4]
 8001312:	f023 0203 	bic.w	r2, r3, #3
 8001316:	687b      	ldr	r3, [r7, #4]
 8001318:	685b      	ldr	r3, [r3, #4]
 800131a:	4936      	ldr	r1, [pc, #216]	; (80013f4 <HAL_RCC_ClockConfig+0x1c4>)
 800131c:	4313      	orrs	r3, r2
 800131e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001320:	f7ff fa0e 	bl	8000740 <HAL_GetTick>
 8001324:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001326:	e00a      	b.n	800133e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001328:	f7ff fa0a 	bl	8000740 <HAL_GetTick>
 800132c:	4602      	mov	r2, r0
 800132e:	68fb      	ldr	r3, [r7, #12]
 8001330:	1ad3      	subs	r3, r2, r3
 8001332:	f241 3288 	movw	r2, #5000	; 0x1388
 8001336:	4293      	cmp	r3, r2
 8001338:	d901      	bls.n	800133e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800133a:	2303      	movs	r3, #3
 800133c:	e053      	b.n	80013e6 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800133e:	4b2d      	ldr	r3, [pc, #180]	; (80013f4 <HAL_RCC_ClockConfig+0x1c4>)
 8001340:	685b      	ldr	r3, [r3, #4]
 8001342:	f003 020c 	and.w	r2, r3, #12
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	685b      	ldr	r3, [r3, #4]
 800134a:	009b      	lsls	r3, r3, #2
 800134c:	429a      	cmp	r2, r3
 800134e:	d1eb      	bne.n	8001328 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001350:	4b27      	ldr	r3, [pc, #156]	; (80013f0 <HAL_RCC_ClockConfig+0x1c0>)
 8001352:	681b      	ldr	r3, [r3, #0]
 8001354:	f003 0307 	and.w	r3, r3, #7
 8001358:	683a      	ldr	r2, [r7, #0]
 800135a:	429a      	cmp	r2, r3
 800135c:	d210      	bcs.n	8001380 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800135e:	4b24      	ldr	r3, [pc, #144]	; (80013f0 <HAL_RCC_ClockConfig+0x1c0>)
 8001360:	681b      	ldr	r3, [r3, #0]
 8001362:	f023 0207 	bic.w	r2, r3, #7
 8001366:	4922      	ldr	r1, [pc, #136]	; (80013f0 <HAL_RCC_ClockConfig+0x1c0>)
 8001368:	683b      	ldr	r3, [r7, #0]
 800136a:	4313      	orrs	r3, r2
 800136c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800136e:	4b20      	ldr	r3, [pc, #128]	; (80013f0 <HAL_RCC_ClockConfig+0x1c0>)
 8001370:	681b      	ldr	r3, [r3, #0]
 8001372:	f003 0307 	and.w	r3, r3, #7
 8001376:	683a      	ldr	r2, [r7, #0]
 8001378:	429a      	cmp	r2, r3
 800137a:	d001      	beq.n	8001380 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 800137c:	2301      	movs	r3, #1
 800137e:	e032      	b.n	80013e6 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001380:	687b      	ldr	r3, [r7, #4]
 8001382:	681b      	ldr	r3, [r3, #0]
 8001384:	f003 0304 	and.w	r3, r3, #4
 8001388:	2b00      	cmp	r3, #0
 800138a:	d008      	beq.n	800139e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800138c:	4b19      	ldr	r3, [pc, #100]	; (80013f4 <HAL_RCC_ClockConfig+0x1c4>)
 800138e:	685b      	ldr	r3, [r3, #4]
 8001390:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	68db      	ldr	r3, [r3, #12]
 8001398:	4916      	ldr	r1, [pc, #88]	; (80013f4 <HAL_RCC_ClockConfig+0x1c4>)
 800139a:	4313      	orrs	r3, r2
 800139c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800139e:	687b      	ldr	r3, [r7, #4]
 80013a0:	681b      	ldr	r3, [r3, #0]
 80013a2:	f003 0308 	and.w	r3, r3, #8
 80013a6:	2b00      	cmp	r3, #0
 80013a8:	d009      	beq.n	80013be <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80013aa:	4b12      	ldr	r3, [pc, #72]	; (80013f4 <HAL_RCC_ClockConfig+0x1c4>)
 80013ac:	685b      	ldr	r3, [r3, #4]
 80013ae:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	691b      	ldr	r3, [r3, #16]
 80013b6:	00db      	lsls	r3, r3, #3
 80013b8:	490e      	ldr	r1, [pc, #56]	; (80013f4 <HAL_RCC_ClockConfig+0x1c4>)
 80013ba:	4313      	orrs	r3, r2
 80013bc:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80013be:	f000 f821 	bl	8001404 <HAL_RCC_GetSysClockFreq>
 80013c2:	4601      	mov	r1, r0
 80013c4:	4b0b      	ldr	r3, [pc, #44]	; (80013f4 <HAL_RCC_ClockConfig+0x1c4>)
 80013c6:	685b      	ldr	r3, [r3, #4]
 80013c8:	091b      	lsrs	r3, r3, #4
 80013ca:	f003 030f 	and.w	r3, r3, #15
 80013ce:	4a0a      	ldr	r2, [pc, #40]	; (80013f8 <HAL_RCC_ClockConfig+0x1c8>)
 80013d0:	5cd3      	ldrb	r3, [r2, r3]
 80013d2:	fa21 f303 	lsr.w	r3, r1, r3
 80013d6:	4a09      	ldr	r2, [pc, #36]	; (80013fc <HAL_RCC_ClockConfig+0x1cc>)
 80013d8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80013da:	4b09      	ldr	r3, [pc, #36]	; (8001400 <HAL_RCC_ClockConfig+0x1d0>)
 80013dc:	681b      	ldr	r3, [r3, #0]
 80013de:	4618      	mov	r0, r3
 80013e0:	f7ff f96c 	bl	80006bc <HAL_InitTick>

  return HAL_OK;
 80013e4:	2300      	movs	r3, #0
}
 80013e6:	4618      	mov	r0, r3
 80013e8:	3710      	adds	r7, #16
 80013ea:	46bd      	mov	sp, r7
 80013ec:	bd80      	pop	{r7, pc}
 80013ee:	bf00      	nop
 80013f0:	40022000 	.word	0x40022000
 80013f4:	40021000 	.word	0x40021000
 80013f8:	08001db4 	.word	0x08001db4
 80013fc:	20000200 	.word	0x20000200
 8001400:	20000204 	.word	0x20000204

08001404 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001404:	b490      	push	{r4, r7}
 8001406:	b08a      	sub	sp, #40	; 0x28
 8001408:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 800140a:	4b2a      	ldr	r3, [pc, #168]	; (80014b4 <HAL_RCC_GetSysClockFreq+0xb0>)
 800140c:	1d3c      	adds	r4, r7, #4
 800140e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001410:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8001414:	4b28      	ldr	r3, [pc, #160]	; (80014b8 <HAL_RCC_GetSysClockFreq+0xb4>)
 8001416:	881b      	ldrh	r3, [r3, #0]
 8001418:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800141a:	2300      	movs	r3, #0
 800141c:	61fb      	str	r3, [r7, #28]
 800141e:	2300      	movs	r3, #0
 8001420:	61bb      	str	r3, [r7, #24]
 8001422:	2300      	movs	r3, #0
 8001424:	627b      	str	r3, [r7, #36]	; 0x24
 8001426:	2300      	movs	r3, #0
 8001428:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 800142a:	2300      	movs	r3, #0
 800142c:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800142e:	4b23      	ldr	r3, [pc, #140]	; (80014bc <HAL_RCC_GetSysClockFreq+0xb8>)
 8001430:	685b      	ldr	r3, [r3, #4]
 8001432:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001434:	69fb      	ldr	r3, [r7, #28]
 8001436:	f003 030c 	and.w	r3, r3, #12
 800143a:	2b04      	cmp	r3, #4
 800143c:	d002      	beq.n	8001444 <HAL_RCC_GetSysClockFreq+0x40>
 800143e:	2b08      	cmp	r3, #8
 8001440:	d003      	beq.n	800144a <HAL_RCC_GetSysClockFreq+0x46>
 8001442:	e02d      	b.n	80014a0 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001444:	4b1e      	ldr	r3, [pc, #120]	; (80014c0 <HAL_RCC_GetSysClockFreq+0xbc>)
 8001446:	623b      	str	r3, [r7, #32]
      break;
 8001448:	e02d      	b.n	80014a6 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800144a:	69fb      	ldr	r3, [r7, #28]
 800144c:	0c9b      	lsrs	r3, r3, #18
 800144e:	f003 030f 	and.w	r3, r3, #15
 8001452:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8001456:	4413      	add	r3, r2
 8001458:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 800145c:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800145e:	69fb      	ldr	r3, [r7, #28]
 8001460:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001464:	2b00      	cmp	r3, #0
 8001466:	d013      	beq.n	8001490 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001468:	4b14      	ldr	r3, [pc, #80]	; (80014bc <HAL_RCC_GetSysClockFreq+0xb8>)
 800146a:	685b      	ldr	r3, [r3, #4]
 800146c:	0c5b      	lsrs	r3, r3, #17
 800146e:	f003 0301 	and.w	r3, r3, #1
 8001472:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8001476:	4413      	add	r3, r2
 8001478:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 800147c:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800147e:	697b      	ldr	r3, [r7, #20]
 8001480:	4a0f      	ldr	r2, [pc, #60]	; (80014c0 <HAL_RCC_GetSysClockFreq+0xbc>)
 8001482:	fb02 f203 	mul.w	r2, r2, r3
 8001486:	69bb      	ldr	r3, [r7, #24]
 8001488:	fbb2 f3f3 	udiv	r3, r2, r3
 800148c:	627b      	str	r3, [r7, #36]	; 0x24
 800148e:	e004      	b.n	800149a <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001490:	697b      	ldr	r3, [r7, #20]
 8001492:	4a0c      	ldr	r2, [pc, #48]	; (80014c4 <HAL_RCC_GetSysClockFreq+0xc0>)
 8001494:	fb02 f303 	mul.w	r3, r2, r3
 8001498:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 800149a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800149c:	623b      	str	r3, [r7, #32]
      break;
 800149e:	e002      	b.n	80014a6 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80014a0:	4b07      	ldr	r3, [pc, #28]	; (80014c0 <HAL_RCC_GetSysClockFreq+0xbc>)
 80014a2:	623b      	str	r3, [r7, #32]
      break;
 80014a4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80014a6:	6a3b      	ldr	r3, [r7, #32]
}
 80014a8:	4618      	mov	r0, r3
 80014aa:	3728      	adds	r7, #40	; 0x28
 80014ac:	46bd      	mov	sp, r7
 80014ae:	bc90      	pop	{r4, r7}
 80014b0:	4770      	bx	lr
 80014b2:	bf00      	nop
 80014b4:	08001da0 	.word	0x08001da0
 80014b8:	08001db0 	.word	0x08001db0
 80014bc:	40021000 	.word	0x40021000
 80014c0:	007a1200 	.word	0x007a1200
 80014c4:	003d0900 	.word	0x003d0900

080014c8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80014c8:	b480      	push	{r7}
 80014ca:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80014cc:	4b02      	ldr	r3, [pc, #8]	; (80014d8 <HAL_RCC_GetHCLKFreq+0x10>)
 80014ce:	681b      	ldr	r3, [r3, #0]
}
 80014d0:	4618      	mov	r0, r3
 80014d2:	46bd      	mov	sp, r7
 80014d4:	bc80      	pop	{r7}
 80014d6:	4770      	bx	lr
 80014d8:	20000200 	.word	0x20000200

080014dc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80014dc:	b580      	push	{r7, lr}
 80014de:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80014e0:	f7ff fff2 	bl	80014c8 <HAL_RCC_GetHCLKFreq>
 80014e4:	4601      	mov	r1, r0
 80014e6:	4b05      	ldr	r3, [pc, #20]	; (80014fc <HAL_RCC_GetPCLK1Freq+0x20>)
 80014e8:	685b      	ldr	r3, [r3, #4]
 80014ea:	0a1b      	lsrs	r3, r3, #8
 80014ec:	f003 0307 	and.w	r3, r3, #7
 80014f0:	4a03      	ldr	r2, [pc, #12]	; (8001500 <HAL_RCC_GetPCLK1Freq+0x24>)
 80014f2:	5cd3      	ldrb	r3, [r2, r3]
 80014f4:	fa21 f303 	lsr.w	r3, r1, r3
}
 80014f8:	4618      	mov	r0, r3
 80014fa:	bd80      	pop	{r7, pc}
 80014fc:	40021000 	.word	0x40021000
 8001500:	08001dc4 	.word	0x08001dc4

08001504 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001504:	b580      	push	{r7, lr}
 8001506:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001508:	f7ff ffde 	bl	80014c8 <HAL_RCC_GetHCLKFreq>
 800150c:	4601      	mov	r1, r0
 800150e:	4b05      	ldr	r3, [pc, #20]	; (8001524 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001510:	685b      	ldr	r3, [r3, #4]
 8001512:	0adb      	lsrs	r3, r3, #11
 8001514:	f003 0307 	and.w	r3, r3, #7
 8001518:	4a03      	ldr	r2, [pc, #12]	; (8001528 <HAL_RCC_GetPCLK2Freq+0x24>)
 800151a:	5cd3      	ldrb	r3, [r2, r3]
 800151c:	fa21 f303 	lsr.w	r3, r1, r3
}
 8001520:	4618      	mov	r0, r3
 8001522:	bd80      	pop	{r7, pc}
 8001524:	40021000 	.word	0x40021000
 8001528:	08001dc4 	.word	0x08001dc4

0800152c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 800152c:	b480      	push	{r7}
 800152e:	b085      	sub	sp, #20
 8001530:	af00      	add	r7, sp, #0
 8001532:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001534:	4b0a      	ldr	r3, [pc, #40]	; (8001560 <RCC_Delay+0x34>)
 8001536:	681b      	ldr	r3, [r3, #0]
 8001538:	4a0a      	ldr	r2, [pc, #40]	; (8001564 <RCC_Delay+0x38>)
 800153a:	fba2 2303 	umull	r2, r3, r2, r3
 800153e:	0a5b      	lsrs	r3, r3, #9
 8001540:	687a      	ldr	r2, [r7, #4]
 8001542:	fb02 f303 	mul.w	r3, r2, r3
 8001546:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8001548:	bf00      	nop
  }
  while (Delay --);
 800154a:	68fb      	ldr	r3, [r7, #12]
 800154c:	1e5a      	subs	r2, r3, #1
 800154e:	60fa      	str	r2, [r7, #12]
 8001550:	2b00      	cmp	r3, #0
 8001552:	d1f9      	bne.n	8001548 <RCC_Delay+0x1c>
}
 8001554:	bf00      	nop
 8001556:	3714      	adds	r7, #20
 8001558:	46bd      	mov	sp, r7
 800155a:	bc80      	pop	{r7}
 800155c:	4770      	bx	lr
 800155e:	bf00      	nop
 8001560:	20000200 	.word	0x20000200
 8001564:	10624dd3 	.word	0x10624dd3

08001568 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001568:	b580      	push	{r7, lr}
 800156a:	b082      	sub	sp, #8
 800156c:	af00      	add	r7, sp, #0
 800156e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	2b00      	cmp	r3, #0
 8001574:	d101      	bne.n	800157a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001576:	2301      	movs	r3, #1
 8001578:	e03f      	b.n	80015fa <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8001580:	b2db      	uxtb	r3, r3
 8001582:	2b00      	cmp	r3, #0
 8001584:	d106      	bne.n	8001594 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	2200      	movs	r2, #0
 800158a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800158e:	6878      	ldr	r0, [r7, #4]
 8001590:	f7fe ff9c 	bl	80004cc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	2224      	movs	r2, #36	; 0x24
 8001598:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	681b      	ldr	r3, [r3, #0]
 80015a0:	68da      	ldr	r2, [r3, #12]
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	681b      	ldr	r3, [r3, #0]
 80015a6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80015aa:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80015ac:	6878      	ldr	r0, [r7, #4]
 80015ae:	f000 fae5 	bl	8001b7c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	681b      	ldr	r3, [r3, #0]
 80015b6:	691a      	ldr	r2, [r3, #16]
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	681b      	ldr	r3, [r3, #0]
 80015bc:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80015c0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	681b      	ldr	r3, [r3, #0]
 80015c6:	695a      	ldr	r2, [r3, #20]
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	681b      	ldr	r3, [r3, #0]
 80015cc:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80015d0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	681b      	ldr	r3, [r3, #0]
 80015d6:	68da      	ldr	r2, [r3, #12]
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	681b      	ldr	r3, [r3, #0]
 80015dc:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80015e0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	2200      	movs	r2, #0
 80015e6:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	2220      	movs	r2, #32
 80015ec:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	2220      	movs	r2, #32
 80015f4:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 80015f8:	2300      	movs	r3, #0
}
 80015fa:	4618      	mov	r0, r3
 80015fc:	3708      	adds	r7, #8
 80015fe:	46bd      	mov	sp, r7
 8001600:	bd80      	pop	{r7, pc}

08001602 <HAL_UART_Transmit_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8001602:	b480      	push	{r7}
 8001604:	b085      	sub	sp, #20
 8001606:	af00      	add	r7, sp, #0
 8001608:	60f8      	str	r0, [r7, #12]
 800160a:	60b9      	str	r1, [r7, #8]
 800160c:	4613      	mov	r3, r2
 800160e:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8001610:	68fb      	ldr	r3, [r7, #12]
 8001612:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8001616:	b2db      	uxtb	r3, r3
 8001618:	2b20      	cmp	r3, #32
 800161a:	d130      	bne.n	800167e <HAL_UART_Transmit_IT+0x7c>
  {
    if ((pData == NULL) || (Size == 0U))
 800161c:	68bb      	ldr	r3, [r7, #8]
 800161e:	2b00      	cmp	r3, #0
 8001620:	d002      	beq.n	8001628 <HAL_UART_Transmit_IT+0x26>
 8001622:	88fb      	ldrh	r3, [r7, #6]
 8001624:	2b00      	cmp	r3, #0
 8001626:	d101      	bne.n	800162c <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 8001628:	2301      	movs	r3, #1
 800162a:	e029      	b.n	8001680 <HAL_UART_Transmit_IT+0x7e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800162c:	68fb      	ldr	r3, [r7, #12]
 800162e:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8001632:	2b01      	cmp	r3, #1
 8001634:	d101      	bne.n	800163a <HAL_UART_Transmit_IT+0x38>
 8001636:	2302      	movs	r3, #2
 8001638:	e022      	b.n	8001680 <HAL_UART_Transmit_IT+0x7e>
 800163a:	68fb      	ldr	r3, [r7, #12]
 800163c:	2201      	movs	r2, #1
 800163e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pTxBuffPtr = pData;
 8001642:	68fb      	ldr	r3, [r7, #12]
 8001644:	68ba      	ldr	r2, [r7, #8]
 8001646:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8001648:	68fb      	ldr	r3, [r7, #12]
 800164a:	88fa      	ldrh	r2, [r7, #6]
 800164c:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800164e:	68fb      	ldr	r3, [r7, #12]
 8001650:	88fa      	ldrh	r2, [r7, #6]
 8001652:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001654:	68fb      	ldr	r3, [r7, #12]
 8001656:	2200      	movs	r2, #0
 8001658:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800165a:	68fb      	ldr	r3, [r7, #12]
 800165c:	2221      	movs	r2, #33	; 0x21
 800165e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8001662:	68fb      	ldr	r3, [r7, #12]
 8001664:	2200      	movs	r2, #0
 8001666:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 800166a:	68fb      	ldr	r3, [r7, #12]
 800166c:	681b      	ldr	r3, [r3, #0]
 800166e:	68da      	ldr	r2, [r3, #12]
 8001670:	68fb      	ldr	r3, [r7, #12]
 8001672:	681b      	ldr	r3, [r3, #0]
 8001674:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8001678:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 800167a:	2300      	movs	r3, #0
 800167c:	e000      	b.n	8001680 <HAL_UART_Transmit_IT+0x7e>
  }
  else
  {
    return HAL_BUSY;
 800167e:	2302      	movs	r3, #2
  }
}
 8001680:	4618      	mov	r0, r3
 8001682:	3714      	adds	r7, #20
 8001684:	46bd      	mov	sp, r7
 8001686:	bc80      	pop	{r7}
 8001688:	4770      	bx	lr

0800168a <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800168a:	b480      	push	{r7}
 800168c:	b085      	sub	sp, #20
 800168e:	af00      	add	r7, sp, #0
 8001690:	60f8      	str	r0, [r7, #12]
 8001692:	60b9      	str	r1, [r7, #8]
 8001694:	4613      	mov	r3, r2
 8001696:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8001698:	68fb      	ldr	r3, [r7, #12]
 800169a:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800169e:	b2db      	uxtb	r3, r3
 80016a0:	2b20      	cmp	r3, #32
 80016a2:	d140      	bne.n	8001726 <HAL_UART_Receive_IT+0x9c>
  {
    if ((pData == NULL) || (Size == 0U))
 80016a4:	68bb      	ldr	r3, [r7, #8]
 80016a6:	2b00      	cmp	r3, #0
 80016a8:	d002      	beq.n	80016b0 <HAL_UART_Receive_IT+0x26>
 80016aa:	88fb      	ldrh	r3, [r7, #6]
 80016ac:	2b00      	cmp	r3, #0
 80016ae:	d101      	bne.n	80016b4 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 80016b0:	2301      	movs	r3, #1
 80016b2:	e039      	b.n	8001728 <HAL_UART_Receive_IT+0x9e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80016b4:	68fb      	ldr	r3, [r7, #12]
 80016b6:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80016ba:	2b01      	cmp	r3, #1
 80016bc:	d101      	bne.n	80016c2 <HAL_UART_Receive_IT+0x38>
 80016be:	2302      	movs	r3, #2
 80016c0:	e032      	b.n	8001728 <HAL_UART_Receive_IT+0x9e>
 80016c2:	68fb      	ldr	r3, [r7, #12]
 80016c4:	2201      	movs	r2, #1
 80016c6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 80016ca:	68fb      	ldr	r3, [r7, #12]
 80016cc:	68ba      	ldr	r2, [r7, #8]
 80016ce:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 80016d0:	68fb      	ldr	r3, [r7, #12]
 80016d2:	88fa      	ldrh	r2, [r7, #6]
 80016d4:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 80016d6:	68fb      	ldr	r3, [r7, #12]
 80016d8:	88fa      	ldrh	r2, [r7, #6]
 80016da:	85da      	strh	r2, [r3, #46]	; 0x2e

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80016dc:	68fb      	ldr	r3, [r7, #12]
 80016de:	2200      	movs	r2, #0
 80016e0:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80016e2:	68fb      	ldr	r3, [r7, #12]
 80016e4:	2222      	movs	r2, #34	; 0x22
 80016e6:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80016ea:	68fb      	ldr	r3, [r7, #12]
 80016ec:	2200      	movs	r2, #0
 80016ee:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80016f2:	68fb      	ldr	r3, [r7, #12]
 80016f4:	681b      	ldr	r3, [r3, #0]
 80016f6:	68da      	ldr	r2, [r3, #12]
 80016f8:	68fb      	ldr	r3, [r7, #12]
 80016fa:	681b      	ldr	r3, [r3, #0]
 80016fc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001700:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8001702:	68fb      	ldr	r3, [r7, #12]
 8001704:	681b      	ldr	r3, [r3, #0]
 8001706:	695a      	ldr	r2, [r3, #20]
 8001708:	68fb      	ldr	r3, [r7, #12]
 800170a:	681b      	ldr	r3, [r3, #0]
 800170c:	f042 0201 	orr.w	r2, r2, #1
 8001710:	615a      	str	r2, [r3, #20]

    /* Enable the UART Data Register not empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8001712:	68fb      	ldr	r3, [r7, #12]
 8001714:	681b      	ldr	r3, [r3, #0]
 8001716:	68da      	ldr	r2, [r3, #12]
 8001718:	68fb      	ldr	r3, [r7, #12]
 800171a:	681b      	ldr	r3, [r3, #0]
 800171c:	f042 0220 	orr.w	r2, r2, #32
 8001720:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 8001722:	2300      	movs	r3, #0
 8001724:	e000      	b.n	8001728 <HAL_UART_Receive_IT+0x9e>
  }
  else
  {
    return HAL_BUSY;
 8001726:	2302      	movs	r3, #2
  }
}
 8001728:	4618      	mov	r0, r3
 800172a:	3714      	adds	r7, #20
 800172c:	46bd      	mov	sp, r7
 800172e:	bc80      	pop	{r7}
 8001730:	4770      	bx	lr
	...

08001734 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8001734:	b580      	push	{r7, lr}
 8001736:	b088      	sub	sp, #32
 8001738:	af00      	add	r7, sp, #0
 800173a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	681b      	ldr	r3, [r3, #0]
 8001740:	681b      	ldr	r3, [r3, #0]
 8001742:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	681b      	ldr	r3, [r3, #0]
 8001748:	68db      	ldr	r3, [r3, #12]
 800174a:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	681b      	ldr	r3, [r3, #0]
 8001750:	695b      	ldr	r3, [r3, #20]
 8001752:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 8001754:	2300      	movs	r3, #0
 8001756:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 8001758:	2300      	movs	r3, #0
 800175a:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800175c:	69fb      	ldr	r3, [r7, #28]
 800175e:	f003 030f 	and.w	r3, r3, #15
 8001762:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 8001764:	693b      	ldr	r3, [r7, #16]
 8001766:	2b00      	cmp	r3, #0
 8001768:	d10d      	bne.n	8001786 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800176a:	69fb      	ldr	r3, [r7, #28]
 800176c:	f003 0320 	and.w	r3, r3, #32
 8001770:	2b00      	cmp	r3, #0
 8001772:	d008      	beq.n	8001786 <HAL_UART_IRQHandler+0x52>
 8001774:	69bb      	ldr	r3, [r7, #24]
 8001776:	f003 0320 	and.w	r3, r3, #32
 800177a:	2b00      	cmp	r3, #0
 800177c:	d003      	beq.n	8001786 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 800177e:	6878      	ldr	r0, [r7, #4]
 8001780:	f000 f97b 	bl	8001a7a <UART_Receive_IT>
      return;
 8001784:	e0cc      	b.n	8001920 <HAL_UART_IRQHandler+0x1ec>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8001786:	693b      	ldr	r3, [r7, #16]
 8001788:	2b00      	cmp	r3, #0
 800178a:	f000 80ab 	beq.w	80018e4 <HAL_UART_IRQHandler+0x1b0>
 800178e:	697b      	ldr	r3, [r7, #20]
 8001790:	f003 0301 	and.w	r3, r3, #1
 8001794:	2b00      	cmp	r3, #0
 8001796:	d105      	bne.n	80017a4 <HAL_UART_IRQHandler+0x70>
 8001798:	69bb      	ldr	r3, [r7, #24]
 800179a:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800179e:	2b00      	cmp	r3, #0
 80017a0:	f000 80a0 	beq.w	80018e4 <HAL_UART_IRQHandler+0x1b0>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80017a4:	69fb      	ldr	r3, [r7, #28]
 80017a6:	f003 0301 	and.w	r3, r3, #1
 80017aa:	2b00      	cmp	r3, #0
 80017ac:	d00a      	beq.n	80017c4 <HAL_UART_IRQHandler+0x90>
 80017ae:	69bb      	ldr	r3, [r7, #24]
 80017b0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80017b4:	2b00      	cmp	r3, #0
 80017b6:	d005      	beq.n	80017c4 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80017bc:	f043 0201 	orr.w	r2, r3, #1
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80017c4:	69fb      	ldr	r3, [r7, #28]
 80017c6:	f003 0304 	and.w	r3, r3, #4
 80017ca:	2b00      	cmp	r3, #0
 80017cc:	d00a      	beq.n	80017e4 <HAL_UART_IRQHandler+0xb0>
 80017ce:	697b      	ldr	r3, [r7, #20]
 80017d0:	f003 0301 	and.w	r3, r3, #1
 80017d4:	2b00      	cmp	r3, #0
 80017d6:	d005      	beq.n	80017e4 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80017dc:	f043 0202 	orr.w	r2, r3, #2
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80017e4:	69fb      	ldr	r3, [r7, #28]
 80017e6:	f003 0302 	and.w	r3, r3, #2
 80017ea:	2b00      	cmp	r3, #0
 80017ec:	d00a      	beq.n	8001804 <HAL_UART_IRQHandler+0xd0>
 80017ee:	697b      	ldr	r3, [r7, #20]
 80017f0:	f003 0301 	and.w	r3, r3, #1
 80017f4:	2b00      	cmp	r3, #0
 80017f6:	d005      	beq.n	8001804 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80017fc:	f043 0204 	orr.w	r2, r3, #4
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8001804:	69fb      	ldr	r3, [r7, #28]
 8001806:	f003 0308 	and.w	r3, r3, #8
 800180a:	2b00      	cmp	r3, #0
 800180c:	d00a      	beq.n	8001824 <HAL_UART_IRQHandler+0xf0>
 800180e:	697b      	ldr	r3, [r7, #20]
 8001810:	f003 0301 	and.w	r3, r3, #1
 8001814:	2b00      	cmp	r3, #0
 8001816:	d005      	beq.n	8001824 <HAL_UART_IRQHandler+0xf0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800181c:	f043 0208 	orr.w	r2, r3, #8
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001828:	2b00      	cmp	r3, #0
 800182a:	d078      	beq.n	800191e <HAL_UART_IRQHandler+0x1ea>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800182c:	69fb      	ldr	r3, [r7, #28]
 800182e:	f003 0320 	and.w	r3, r3, #32
 8001832:	2b00      	cmp	r3, #0
 8001834:	d007      	beq.n	8001846 <HAL_UART_IRQHandler+0x112>
 8001836:	69bb      	ldr	r3, [r7, #24]
 8001838:	f003 0320 	and.w	r3, r3, #32
 800183c:	2b00      	cmp	r3, #0
 800183e:	d002      	beq.n	8001846 <HAL_UART_IRQHandler+0x112>
      {
        UART_Receive_IT(huart);
 8001840:	6878      	ldr	r0, [r7, #4]
 8001842:	f000 f91a 	bl	8001a7a <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	681b      	ldr	r3, [r3, #0]
 800184a:	695b      	ldr	r3, [r3, #20]
 800184c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001850:	2b00      	cmp	r3, #0
 8001852:	bf14      	ite	ne
 8001854:	2301      	movne	r3, #1
 8001856:	2300      	moveq	r3, #0
 8001858:	b2db      	uxtb	r3, r3
 800185a:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001860:	f003 0308 	and.w	r3, r3, #8
 8001864:	2b00      	cmp	r3, #0
 8001866:	d102      	bne.n	800186e <HAL_UART_IRQHandler+0x13a>
 8001868:	68fb      	ldr	r3, [r7, #12]
 800186a:	2b00      	cmp	r3, #0
 800186c:	d031      	beq.n	80018d2 <HAL_UART_IRQHandler+0x19e>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800186e:	6878      	ldr	r0, [r7, #4]
 8001870:	f000 f865 	bl	800193e <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	681b      	ldr	r3, [r3, #0]
 8001878:	695b      	ldr	r3, [r3, #20]
 800187a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800187e:	2b00      	cmp	r3, #0
 8001880:	d023      	beq.n	80018ca <HAL_UART_IRQHandler+0x196>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	681b      	ldr	r3, [r3, #0]
 8001886:	695a      	ldr	r2, [r3, #20]
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	681b      	ldr	r3, [r3, #0]
 800188c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001890:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001896:	2b00      	cmp	r3, #0
 8001898:	d013      	beq.n	80018c2 <HAL_UART_IRQHandler+0x18e>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800189e:	4a22      	ldr	r2, [pc, #136]	; (8001928 <HAL_UART_IRQHandler+0x1f4>)
 80018a0:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80018a6:	4618      	mov	r0, r3
 80018a8:	f7ff f862 	bl	8000970 <HAL_DMA_Abort_IT>
 80018ac:	4603      	mov	r3, r0
 80018ae:	2b00      	cmp	r3, #0
 80018b0:	d016      	beq.n	80018e0 <HAL_UART_IRQHandler+0x1ac>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80018b6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80018b8:	687a      	ldr	r2, [r7, #4]
 80018ba:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80018bc:	4610      	mov	r0, r2
 80018be:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80018c0:	e00e      	b.n	80018e0 <HAL_UART_IRQHandler+0x1ac>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80018c2:	6878      	ldr	r0, [r7, #4]
 80018c4:	f000 f832 	bl	800192c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80018c8:	e00a      	b.n	80018e0 <HAL_UART_IRQHandler+0x1ac>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80018ca:	6878      	ldr	r0, [r7, #4]
 80018cc:	f000 f82e 	bl	800192c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80018d0:	e006      	b.n	80018e0 <HAL_UART_IRQHandler+0x1ac>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80018d2:	6878      	ldr	r0, [r7, #4]
 80018d4:	f000 f82a 	bl	800192c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	2200      	movs	r2, #0
 80018dc:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 80018de:	e01e      	b.n	800191e <HAL_UART_IRQHandler+0x1ea>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80018e0:	bf00      	nop
    return;
 80018e2:	e01c      	b.n	800191e <HAL_UART_IRQHandler+0x1ea>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80018e4:	69fb      	ldr	r3, [r7, #28]
 80018e6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80018ea:	2b00      	cmp	r3, #0
 80018ec:	d008      	beq.n	8001900 <HAL_UART_IRQHandler+0x1cc>
 80018ee:	69bb      	ldr	r3, [r7, #24]
 80018f0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80018f4:	2b00      	cmp	r3, #0
 80018f6:	d003      	beq.n	8001900 <HAL_UART_IRQHandler+0x1cc>
  {
    UART_Transmit_IT(huart);
 80018f8:	6878      	ldr	r0, [r7, #4]
 80018fa:	f000 f851 	bl	80019a0 <UART_Transmit_IT>
    return;
 80018fe:	e00f      	b.n	8001920 <HAL_UART_IRQHandler+0x1ec>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8001900:	69fb      	ldr	r3, [r7, #28]
 8001902:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001906:	2b00      	cmp	r3, #0
 8001908:	d00a      	beq.n	8001920 <HAL_UART_IRQHandler+0x1ec>
 800190a:	69bb      	ldr	r3, [r7, #24]
 800190c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001910:	2b00      	cmp	r3, #0
 8001912:	d005      	beq.n	8001920 <HAL_UART_IRQHandler+0x1ec>
  {
    UART_EndTransmit_IT(huart);
 8001914:	6878      	ldr	r0, [r7, #4]
 8001916:	f000 f898 	bl	8001a4a <UART_EndTransmit_IT>
    return;
 800191a:	bf00      	nop
 800191c:	e000      	b.n	8001920 <HAL_UART_IRQHandler+0x1ec>
    return;
 800191e:	bf00      	nop
  }
}
 8001920:	3720      	adds	r7, #32
 8001922:	46bd      	mov	sp, r7
 8001924:	bd80      	pop	{r7, pc}
 8001926:	bf00      	nop
 8001928:	08001979 	.word	0x08001979

0800192c <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800192c:	b480      	push	{r7}
 800192e:	b083      	sub	sp, #12
 8001930:	af00      	add	r7, sp, #0
 8001932:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8001934:	bf00      	nop
 8001936:	370c      	adds	r7, #12
 8001938:	46bd      	mov	sp, r7
 800193a:	bc80      	pop	{r7}
 800193c:	4770      	bx	lr

0800193e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800193e:	b480      	push	{r7}
 8001940:	b083      	sub	sp, #12
 8001942:	af00      	add	r7, sp, #0
 8001944:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	681b      	ldr	r3, [r3, #0]
 800194a:	68da      	ldr	r2, [r3, #12]
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	681b      	ldr	r3, [r3, #0]
 8001950:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8001954:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	681b      	ldr	r3, [r3, #0]
 800195a:	695a      	ldr	r2, [r3, #20]
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	681b      	ldr	r3, [r3, #0]
 8001960:	f022 0201 	bic.w	r2, r2, #1
 8001964:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	2220      	movs	r2, #32
 800196a:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 800196e:	bf00      	nop
 8001970:	370c      	adds	r7, #12
 8001972:	46bd      	mov	sp, r7
 8001974:	bc80      	pop	{r7}
 8001976:	4770      	bx	lr

08001978 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8001978:	b580      	push	{r7, lr}
 800197a:	b084      	sub	sp, #16
 800197c:	af00      	add	r7, sp, #0
 800197e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001984:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8001986:	68fb      	ldr	r3, [r7, #12]
 8001988:	2200      	movs	r2, #0
 800198a:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800198c:	68fb      	ldr	r3, [r7, #12]
 800198e:	2200      	movs	r2, #0
 8001990:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8001992:	68f8      	ldr	r0, [r7, #12]
 8001994:	f7ff ffca 	bl	800192c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8001998:	bf00      	nop
 800199a:	3710      	adds	r7, #16
 800199c:	46bd      	mov	sp, r7
 800199e:	bd80      	pop	{r7, pc}

080019a0 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80019a0:	b480      	push	{r7}
 80019a2:	b085      	sub	sp, #20
 80019a4:	af00      	add	r7, sp, #0
 80019a6:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80019ae:	b2db      	uxtb	r3, r3
 80019b0:	2b21      	cmp	r3, #33	; 0x21
 80019b2:	d144      	bne.n	8001a3e <UART_Transmit_IT+0x9e>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	689b      	ldr	r3, [r3, #8]
 80019b8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80019bc:	d11a      	bne.n	80019f4 <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	6a1b      	ldr	r3, [r3, #32]
 80019c2:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80019c4:	68fb      	ldr	r3, [r7, #12]
 80019c6:	881b      	ldrh	r3, [r3, #0]
 80019c8:	461a      	mov	r2, r3
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	681b      	ldr	r3, [r3, #0]
 80019ce:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80019d2:	605a      	str	r2, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	691b      	ldr	r3, [r3, #16]
 80019d8:	2b00      	cmp	r3, #0
 80019da:	d105      	bne.n	80019e8 <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	6a1b      	ldr	r3, [r3, #32]
 80019e0:	1c9a      	adds	r2, r3, #2
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	621a      	str	r2, [r3, #32]
 80019e6:	e00e      	b.n	8001a06 <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	6a1b      	ldr	r3, [r3, #32]
 80019ec:	1c5a      	adds	r2, r3, #1
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	621a      	str	r2, [r3, #32]
 80019f2:	e008      	b.n	8001a06 <UART_Transmit_IT+0x66>
      }
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	6a1b      	ldr	r3, [r3, #32]
 80019f8:	1c59      	adds	r1, r3, #1
 80019fa:	687a      	ldr	r2, [r7, #4]
 80019fc:	6211      	str	r1, [r2, #32]
 80019fe:	781a      	ldrb	r2, [r3, #0]
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	681b      	ldr	r3, [r3, #0]
 8001a04:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8001a0a:	b29b      	uxth	r3, r3
 8001a0c:	3b01      	subs	r3, #1
 8001a0e:	b29b      	uxth	r3, r3
 8001a10:	687a      	ldr	r2, [r7, #4]
 8001a12:	4619      	mov	r1, r3
 8001a14:	84d1      	strh	r1, [r2, #38]	; 0x26
 8001a16:	2b00      	cmp	r3, #0
 8001a18:	d10f      	bne.n	8001a3a <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	681b      	ldr	r3, [r3, #0]
 8001a1e:	68da      	ldr	r2, [r3, #12]
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	681b      	ldr	r3, [r3, #0]
 8001a24:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001a28:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	681b      	ldr	r3, [r3, #0]
 8001a2e:	68da      	ldr	r2, [r3, #12]
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	681b      	ldr	r3, [r3, #0]
 8001a34:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001a38:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8001a3a:	2300      	movs	r3, #0
 8001a3c:	e000      	b.n	8001a40 <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 8001a3e:	2302      	movs	r3, #2
  }
}
 8001a40:	4618      	mov	r0, r3
 8001a42:	3714      	adds	r7, #20
 8001a44:	46bd      	mov	sp, r7
 8001a46:	bc80      	pop	{r7}
 8001a48:	4770      	bx	lr

08001a4a <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8001a4a:	b580      	push	{r7, lr}
 8001a4c:	b082      	sub	sp, #8
 8001a4e:	af00      	add	r7, sp, #0
 8001a50:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	681b      	ldr	r3, [r3, #0]
 8001a56:	68da      	ldr	r2, [r3, #12]
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	681b      	ldr	r3, [r3, #0]
 8001a5c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001a60:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	2220      	movs	r2, #32
 8001a66:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8001a6a:	6878      	ldr	r0, [r7, #4]
 8001a6c:	f7fe fce0 	bl	8000430 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8001a70:	2300      	movs	r3, #0
}
 8001a72:	4618      	mov	r0, r3
 8001a74:	3708      	adds	r7, #8
 8001a76:	46bd      	mov	sp, r7
 8001a78:	bd80      	pop	{r7, pc}

08001a7a <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8001a7a:	b580      	push	{r7, lr}
 8001a7c:	b084      	sub	sp, #16
 8001a7e:	af00      	add	r7, sp, #0
 8001a80:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8001a88:	b2db      	uxtb	r3, r3
 8001a8a:	2b22      	cmp	r3, #34	; 0x22
 8001a8c:	d171      	bne.n	8001b72 <UART_Receive_IT+0xf8>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	689b      	ldr	r3, [r3, #8]
 8001a92:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001a96:	d123      	bne.n	8001ae0 <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t *) huart->pRxBuffPtr;
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001a9c:	60fb      	str	r3, [r7, #12]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	691b      	ldr	r3, [r3, #16]
 8001aa2:	2b00      	cmp	r3, #0
 8001aa4:	d10e      	bne.n	8001ac4 <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	681b      	ldr	r3, [r3, #0]
 8001aaa:	685b      	ldr	r3, [r3, #4]
 8001aac:	b29b      	uxth	r3, r3
 8001aae:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001ab2:	b29a      	uxth	r2, r3
 8001ab4:	68fb      	ldr	r3, [r7, #12]
 8001ab6:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001abc:	1c9a      	adds	r2, r3, #2
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	629a      	str	r2, [r3, #40]	; 0x28
 8001ac2:	e029      	b.n	8001b18 <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	681b      	ldr	r3, [r3, #0]
 8001ac8:	685b      	ldr	r3, [r3, #4]
 8001aca:	b29b      	uxth	r3, r3
 8001acc:	b2db      	uxtb	r3, r3
 8001ace:	b29a      	uxth	r2, r3
 8001ad0:	68fb      	ldr	r3, [r7, #12]
 8001ad2:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001ad8:	1c5a      	adds	r2, r3, #1
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	629a      	str	r2, [r3, #40]	; 0x28
 8001ade:	e01b      	b.n	8001b18 <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if (huart->Init.Parity == UART_PARITY_NONE)
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	691b      	ldr	r3, [r3, #16]
 8001ae4:	2b00      	cmp	r3, #0
 8001ae6:	d10a      	bne.n	8001afe <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	681b      	ldr	r3, [r3, #0]
 8001aec:	6858      	ldr	r0, [r3, #4]
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001af2:	1c59      	adds	r1, r3, #1
 8001af4:	687a      	ldr	r2, [r7, #4]
 8001af6:	6291      	str	r1, [r2, #40]	; 0x28
 8001af8:	b2c2      	uxtb	r2, r0
 8001afa:	701a      	strb	r2, [r3, #0]
 8001afc:	e00c      	b.n	8001b18 <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	681b      	ldr	r3, [r3, #0]
 8001b02:	685b      	ldr	r3, [r3, #4]
 8001b04:	b2da      	uxtb	r2, r3
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001b0a:	1c58      	adds	r0, r3, #1
 8001b0c:	6879      	ldr	r1, [r7, #4]
 8001b0e:	6288      	str	r0, [r1, #40]	; 0x28
 8001b10:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8001b14:	b2d2      	uxtb	r2, r2
 8001b16:	701a      	strb	r2, [r3, #0]
      }
    }

    if (--huart->RxXferCount == 0U)
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8001b1c:	b29b      	uxth	r3, r3
 8001b1e:	3b01      	subs	r3, #1
 8001b20:	b29b      	uxth	r3, r3
 8001b22:	687a      	ldr	r2, [r7, #4]
 8001b24:	4619      	mov	r1, r3
 8001b26:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8001b28:	2b00      	cmp	r3, #0
 8001b2a:	d120      	bne.n	8001b6e <UART_Receive_IT+0xf4>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	681b      	ldr	r3, [r3, #0]
 8001b30:	68da      	ldr	r2, [r3, #12]
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	681b      	ldr	r3, [r3, #0]
 8001b36:	f022 0220 	bic.w	r2, r2, #32
 8001b3a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	681b      	ldr	r3, [r3, #0]
 8001b40:	68da      	ldr	r2, [r3, #12]
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	681b      	ldr	r3, [r3, #0]
 8001b46:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001b4a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	681b      	ldr	r3, [r3, #0]
 8001b50:	695a      	ldr	r2, [r3, #20]
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	681b      	ldr	r3, [r3, #0]
 8001b56:	f022 0201 	bic.w	r2, r2, #1
 8001b5a:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	2220      	movs	r2, #32
 8001b60:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 8001b64:	6878      	ldr	r0, [r7, #4]
 8001b66:	f7fe fc4f 	bl	8000408 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 8001b6a:	2300      	movs	r3, #0
 8001b6c:	e002      	b.n	8001b74 <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 8001b6e:	2300      	movs	r3, #0
 8001b70:	e000      	b.n	8001b74 <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 8001b72:	2302      	movs	r3, #2
  }
}
 8001b74:	4618      	mov	r0, r3
 8001b76:	3710      	adds	r7, #16
 8001b78:	46bd      	mov	sp, r7
 8001b7a:	bd80      	pop	{r7, pc}

08001b7c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8001b7c:	b580      	push	{r7, lr}
 8001b7e:	b084      	sub	sp, #16
 8001b80:	af00      	add	r7, sp, #0
 8001b82:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	681b      	ldr	r3, [r3, #0]
 8001b88:	691b      	ldr	r3, [r3, #16]
 8001b8a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	68da      	ldr	r2, [r3, #12]
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	681b      	ldr	r3, [r3, #0]
 8001b96:	430a      	orrs	r2, r1
 8001b98:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	689a      	ldr	r2, [r3, #8]
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	691b      	ldr	r3, [r3, #16]
 8001ba2:	431a      	orrs	r2, r3
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	695b      	ldr	r3, [r3, #20]
 8001ba8:	4313      	orrs	r3, r2
 8001baa:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	681b      	ldr	r3, [r3, #0]
 8001bb0:	68db      	ldr	r3, [r3, #12]
 8001bb2:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8001bb6:	f023 030c 	bic.w	r3, r3, #12
 8001bba:	687a      	ldr	r2, [r7, #4]
 8001bbc:	6812      	ldr	r2, [r2, #0]
 8001bbe:	68f9      	ldr	r1, [r7, #12]
 8001bc0:	430b      	orrs	r3, r1
 8001bc2:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	681b      	ldr	r3, [r3, #0]
 8001bc8:	695b      	ldr	r3, [r3, #20]
 8001bca:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	699a      	ldr	r2, [r3, #24]
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	681b      	ldr	r3, [r3, #0]
 8001bd6:	430a      	orrs	r2, r1
 8001bd8:	615a      	str	r2, [r3, #20]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
#else
  /*-------------------------- USART BRR Configuration ---------------------*/
  if(huart->Instance == USART1)
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	681b      	ldr	r3, [r3, #0]
 8001bde:	4a52      	ldr	r2, [pc, #328]	; (8001d28 <UART_SetConfig+0x1ac>)
 8001be0:	4293      	cmp	r3, r2
 8001be2:	d14e      	bne.n	8001c82 <UART_SetConfig+0x106>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8001be4:	f7ff fc8e 	bl	8001504 <HAL_RCC_GetPCLK2Freq>
 8001be8:	60b8      	str	r0, [r7, #8]
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8001bea:	68ba      	ldr	r2, [r7, #8]
 8001bec:	4613      	mov	r3, r2
 8001bee:	009b      	lsls	r3, r3, #2
 8001bf0:	4413      	add	r3, r2
 8001bf2:	009a      	lsls	r2, r3, #2
 8001bf4:	441a      	add	r2, r3
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	685b      	ldr	r3, [r3, #4]
 8001bfa:	009b      	lsls	r3, r3, #2
 8001bfc:	fbb2 f3f3 	udiv	r3, r2, r3
 8001c00:	4a4a      	ldr	r2, [pc, #296]	; (8001d2c <UART_SetConfig+0x1b0>)
 8001c02:	fba2 2303 	umull	r2, r3, r2, r3
 8001c06:	095b      	lsrs	r3, r3, #5
 8001c08:	0119      	lsls	r1, r3, #4
 8001c0a:	68ba      	ldr	r2, [r7, #8]
 8001c0c:	4613      	mov	r3, r2
 8001c0e:	009b      	lsls	r3, r3, #2
 8001c10:	4413      	add	r3, r2
 8001c12:	009a      	lsls	r2, r3, #2
 8001c14:	441a      	add	r2, r3
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	685b      	ldr	r3, [r3, #4]
 8001c1a:	009b      	lsls	r3, r3, #2
 8001c1c:	fbb2 f2f3 	udiv	r2, r2, r3
 8001c20:	4b42      	ldr	r3, [pc, #264]	; (8001d2c <UART_SetConfig+0x1b0>)
 8001c22:	fba3 0302 	umull	r0, r3, r3, r2
 8001c26:	095b      	lsrs	r3, r3, #5
 8001c28:	2064      	movs	r0, #100	; 0x64
 8001c2a:	fb00 f303 	mul.w	r3, r0, r3
 8001c2e:	1ad3      	subs	r3, r2, r3
 8001c30:	011b      	lsls	r3, r3, #4
 8001c32:	3332      	adds	r3, #50	; 0x32
 8001c34:	4a3d      	ldr	r2, [pc, #244]	; (8001d2c <UART_SetConfig+0x1b0>)
 8001c36:	fba2 2303 	umull	r2, r3, r2, r3
 8001c3a:	095b      	lsrs	r3, r3, #5
 8001c3c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001c40:	4419      	add	r1, r3
 8001c42:	68ba      	ldr	r2, [r7, #8]
 8001c44:	4613      	mov	r3, r2
 8001c46:	009b      	lsls	r3, r3, #2
 8001c48:	4413      	add	r3, r2
 8001c4a:	009a      	lsls	r2, r3, #2
 8001c4c:	441a      	add	r2, r3
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	685b      	ldr	r3, [r3, #4]
 8001c52:	009b      	lsls	r3, r3, #2
 8001c54:	fbb2 f2f3 	udiv	r2, r2, r3
 8001c58:	4b34      	ldr	r3, [pc, #208]	; (8001d2c <UART_SetConfig+0x1b0>)
 8001c5a:	fba3 0302 	umull	r0, r3, r3, r2
 8001c5e:	095b      	lsrs	r3, r3, #5
 8001c60:	2064      	movs	r0, #100	; 0x64
 8001c62:	fb00 f303 	mul.w	r3, r0, r3
 8001c66:	1ad3      	subs	r3, r2, r3
 8001c68:	011b      	lsls	r3, r3, #4
 8001c6a:	3332      	adds	r3, #50	; 0x32
 8001c6c:	4a2f      	ldr	r2, [pc, #188]	; (8001d2c <UART_SetConfig+0x1b0>)
 8001c6e:	fba2 2303 	umull	r2, r3, r2, r3
 8001c72:	095b      	lsrs	r3, r3, #5
 8001c74:	f003 020f 	and.w	r2, r3, #15
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	681b      	ldr	r3, [r3, #0]
 8001c7c:	440a      	add	r2, r1
 8001c7e:	609a      	str	r2, [r3, #8]
  {
    pclk = HAL_RCC_GetPCLK1Freq();
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#endif /* USART_CR1_OVER8 */
}
 8001c80:	e04d      	b.n	8001d1e <UART_SetConfig+0x1a2>
    pclk = HAL_RCC_GetPCLK1Freq();
 8001c82:	f7ff fc2b 	bl	80014dc <HAL_RCC_GetPCLK1Freq>
 8001c86:	60b8      	str	r0, [r7, #8]
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8001c88:	68ba      	ldr	r2, [r7, #8]
 8001c8a:	4613      	mov	r3, r2
 8001c8c:	009b      	lsls	r3, r3, #2
 8001c8e:	4413      	add	r3, r2
 8001c90:	009a      	lsls	r2, r3, #2
 8001c92:	441a      	add	r2, r3
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	685b      	ldr	r3, [r3, #4]
 8001c98:	009b      	lsls	r3, r3, #2
 8001c9a:	fbb2 f3f3 	udiv	r3, r2, r3
 8001c9e:	4a23      	ldr	r2, [pc, #140]	; (8001d2c <UART_SetConfig+0x1b0>)
 8001ca0:	fba2 2303 	umull	r2, r3, r2, r3
 8001ca4:	095b      	lsrs	r3, r3, #5
 8001ca6:	0119      	lsls	r1, r3, #4
 8001ca8:	68ba      	ldr	r2, [r7, #8]
 8001caa:	4613      	mov	r3, r2
 8001cac:	009b      	lsls	r3, r3, #2
 8001cae:	4413      	add	r3, r2
 8001cb0:	009a      	lsls	r2, r3, #2
 8001cb2:	441a      	add	r2, r3
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	685b      	ldr	r3, [r3, #4]
 8001cb8:	009b      	lsls	r3, r3, #2
 8001cba:	fbb2 f2f3 	udiv	r2, r2, r3
 8001cbe:	4b1b      	ldr	r3, [pc, #108]	; (8001d2c <UART_SetConfig+0x1b0>)
 8001cc0:	fba3 0302 	umull	r0, r3, r3, r2
 8001cc4:	095b      	lsrs	r3, r3, #5
 8001cc6:	2064      	movs	r0, #100	; 0x64
 8001cc8:	fb00 f303 	mul.w	r3, r0, r3
 8001ccc:	1ad3      	subs	r3, r2, r3
 8001cce:	011b      	lsls	r3, r3, #4
 8001cd0:	3332      	adds	r3, #50	; 0x32
 8001cd2:	4a16      	ldr	r2, [pc, #88]	; (8001d2c <UART_SetConfig+0x1b0>)
 8001cd4:	fba2 2303 	umull	r2, r3, r2, r3
 8001cd8:	095b      	lsrs	r3, r3, #5
 8001cda:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001cde:	4419      	add	r1, r3
 8001ce0:	68ba      	ldr	r2, [r7, #8]
 8001ce2:	4613      	mov	r3, r2
 8001ce4:	009b      	lsls	r3, r3, #2
 8001ce6:	4413      	add	r3, r2
 8001ce8:	009a      	lsls	r2, r3, #2
 8001cea:	441a      	add	r2, r3
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	685b      	ldr	r3, [r3, #4]
 8001cf0:	009b      	lsls	r3, r3, #2
 8001cf2:	fbb2 f2f3 	udiv	r2, r2, r3
 8001cf6:	4b0d      	ldr	r3, [pc, #52]	; (8001d2c <UART_SetConfig+0x1b0>)
 8001cf8:	fba3 0302 	umull	r0, r3, r3, r2
 8001cfc:	095b      	lsrs	r3, r3, #5
 8001cfe:	2064      	movs	r0, #100	; 0x64
 8001d00:	fb00 f303 	mul.w	r3, r0, r3
 8001d04:	1ad3      	subs	r3, r2, r3
 8001d06:	011b      	lsls	r3, r3, #4
 8001d08:	3332      	adds	r3, #50	; 0x32
 8001d0a:	4a08      	ldr	r2, [pc, #32]	; (8001d2c <UART_SetConfig+0x1b0>)
 8001d0c:	fba2 2303 	umull	r2, r3, r2, r3
 8001d10:	095b      	lsrs	r3, r3, #5
 8001d12:	f003 020f 	and.w	r2, r3, #15
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	681b      	ldr	r3, [r3, #0]
 8001d1a:	440a      	add	r2, r1
 8001d1c:	609a      	str	r2, [r3, #8]
}
 8001d1e:	bf00      	nop
 8001d20:	3710      	adds	r7, #16
 8001d22:	46bd      	mov	sp, r7
 8001d24:	bd80      	pop	{r7, pc}
 8001d26:	bf00      	nop
 8001d28:	40013800 	.word	0x40013800
 8001d2c:	51eb851f 	.word	0x51eb851f

08001d30 <__libc_init_array>:
 8001d30:	b570      	push	{r4, r5, r6, lr}
 8001d32:	2500      	movs	r5, #0
 8001d34:	4e0c      	ldr	r6, [pc, #48]	; (8001d68 <__libc_init_array+0x38>)
 8001d36:	4c0d      	ldr	r4, [pc, #52]	; (8001d6c <__libc_init_array+0x3c>)
 8001d38:	1ba4      	subs	r4, r4, r6
 8001d3a:	10a4      	asrs	r4, r4, #2
 8001d3c:	42a5      	cmp	r5, r4
 8001d3e:	d109      	bne.n	8001d54 <__libc_init_array+0x24>
 8001d40:	f000 f822 	bl	8001d88 <_init>
 8001d44:	2500      	movs	r5, #0
 8001d46:	4e0a      	ldr	r6, [pc, #40]	; (8001d70 <__libc_init_array+0x40>)
 8001d48:	4c0a      	ldr	r4, [pc, #40]	; (8001d74 <__libc_init_array+0x44>)
 8001d4a:	1ba4      	subs	r4, r4, r6
 8001d4c:	10a4      	asrs	r4, r4, #2
 8001d4e:	42a5      	cmp	r5, r4
 8001d50:	d105      	bne.n	8001d5e <__libc_init_array+0x2e>
 8001d52:	bd70      	pop	{r4, r5, r6, pc}
 8001d54:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8001d58:	4798      	blx	r3
 8001d5a:	3501      	adds	r5, #1
 8001d5c:	e7ee      	b.n	8001d3c <__libc_init_array+0xc>
 8001d5e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8001d62:	4798      	blx	r3
 8001d64:	3501      	adds	r5, #1
 8001d66:	e7f2      	b.n	8001d4e <__libc_init_array+0x1e>
 8001d68:	08001dcc 	.word	0x08001dcc
 8001d6c:	08001dcc 	.word	0x08001dcc
 8001d70:	08001dcc 	.word	0x08001dcc
 8001d74:	08001dd0 	.word	0x08001dd0

08001d78 <memset>:
 8001d78:	4603      	mov	r3, r0
 8001d7a:	4402      	add	r2, r0
 8001d7c:	4293      	cmp	r3, r2
 8001d7e:	d100      	bne.n	8001d82 <memset+0xa>
 8001d80:	4770      	bx	lr
 8001d82:	f803 1b01 	strb.w	r1, [r3], #1
 8001d86:	e7f9      	b.n	8001d7c <memset+0x4>

08001d88 <_init>:
 8001d88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001d8a:	bf00      	nop
 8001d8c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001d8e:	bc08      	pop	{r3}
 8001d90:	469e      	mov	lr, r3
 8001d92:	4770      	bx	lr

08001d94 <_fini>:
 8001d94:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001d96:	bf00      	nop
 8001d98:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001d9a:	bc08      	pop	{r3}
 8001d9c:	469e      	mov	lr, r3
 8001d9e:	4770      	bx	lr
