{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1684258208853 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1684258208853 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 16 19:30:08 2023 " "Processing started: Tue May 16 19:30:08 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1684258208853 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1684258208853 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off proc -c ProcesadorBase " "Command: quartus_map --read_settings_files=on --write_settings_files=off proc -c ProcesadorBase" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1684258208853 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1684258209568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ficheros/unidad_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ficheros/unidad_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 unidad_control-Structure " "Found design unit 1: unidad_control-Structure" {  } { { "ficheros/unidad_control.vhd" "" { Text "C:/Users/pec01/Downloads/PEC-FIB-master/Procesador Base - Etapa 7/ficheros/unidad_control.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684258209813 ""} { "Info" "ISGN_ENTITY_NAME" "1 unidad_control " "Found entity 1: unidad_control" {  } { { "ficheros/unidad_control.vhd" "" { Text "C:/Users/pec01/Downloads/PEC-FIB-master/Procesador Base - Etapa 7/ficheros/unidad_control.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684258209813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684258209813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ficheros/regfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ficheros/regfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regfile-Structure " "Found design unit 1: regfile-Structure" {  } { { "ficheros/regfile.vhd" "" { Text "C:/Users/pec01/Downloads/PEC-FIB-master/Procesador Base - Etapa 7/ficheros/regfile.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684258209813 ""} { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "ficheros/regfile.vhd" "" { Text "C:/Users/pec01/Downloads/PEC-FIB-master/Procesador Base - Etapa 7/ficheros/regfile.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684258209813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684258209813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ficheros/proc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ficheros/proc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ProcesadorBase-Structure " "Found design unit 1: ProcesadorBase-Structure" {  } { { "ficheros/proc.vhd" "" { Text "C:/Users/pec01/Downloads/PEC-FIB-master/Procesador Base - Etapa 7/ficheros/proc.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684258209813 ""} { "Info" "ISGN_ENTITY_NAME" "1 ProcesadorBase " "Found entity 1: ProcesadorBase" {  } { { "ficheros/proc.vhd" "" { Text "C:/Users/pec01/Downloads/PEC-FIB-master/Procesador Base - Etapa 7/ficheros/proc.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684258209813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684258209813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ficheros/multi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ficheros/multi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multi-Structure " "Found design unit 1: multi-Structure" {  } { { "ficheros/multi.vhd" "" { Text "C:/Users/pec01/Downloads/PEC-FIB-master/Procesador Base - Etapa 7/ficheros/multi.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684258209813 ""} { "Info" "ISGN_ENTITY_NAME" "1 multi " "Found entity 1: multi" {  } { { "ficheros/multi.vhd" "" { Text "C:/Users/pec01/Downloads/PEC-FIB-master/Procesador Base - Etapa 7/ficheros/multi.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684258209813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684258209813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ficheros/datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ficheros/datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath-Structure " "Found design unit 1: datapath-Structure" {  } { { "ficheros/datapath.vhd" "" { Text "C:/Users/pec01/Downloads/PEC-FIB-master/Procesador Base - Etapa 7/ficheros/datapath.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684258209813 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "ficheros/datapath.vhd" "" { Text "C:/Users/pec01/Downloads/PEC-FIB-master/Procesador Base - Etapa 7/ficheros/datapath.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684258209813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684258209813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ficheros/control_l.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ficheros/control_l.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_l-Structure " "Found design unit 1: control_l-Structure" {  } { { "ficheros/control_l.vhd" "" { Text "C:/Users/pec01/Downloads/PEC-FIB-master/Procesador Base - Etapa 7/ficheros/control_l.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684258209821 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_l " "Found entity 1: control_l" {  } { { "ficheros/control_l.vhd" "" { Text "C:/Users/pec01/Downloads/PEC-FIB-master/Procesador Base - Etapa 7/ficheros/control_l.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684258209821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684258209821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ficheros/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ficheros/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-Structure " "Found design unit 1: alu-Structure" {  } { { "ficheros/alu.vhd" "" { Text "C:/Users/pec01/Downloads/PEC-FIB-master/Procesador Base - Etapa 7/ficheros/alu.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684258209823 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "ficheros/alu.vhd" "" { Text "C:/Users/pec01/Downloads/PEC-FIB-master/Procesador Base - Etapa 7/ficheros/alu.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684258209823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684258209823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ficheros/memorycontroller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ficheros/memorycontroller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MemoryController-comportament " "Found design unit 1: MemoryController-comportament" {  } { { "ficheros/MemoryController.vhd" "" { Text "C:/Users/pec01/Downloads/PEC-FIB-master/Procesador Base - Etapa 7/ficheros/MemoryController.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684258209823 ""} { "Info" "ISGN_ENTITY_NAME" "1 MemoryController " "Found entity 1: MemoryController" {  } { { "ficheros/MemoryController.vhd" "" { Text "C:/Users/pec01/Downloads/PEC-FIB-master/Procesador Base - Etapa 7/ficheros/MemoryController.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684258209823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684258209823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ficheros/sisa.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ficheros/sisa.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sisa-Structure " "Found design unit 1: sisa-Structure" {  } { { "ficheros/sisa.vhd" "" { Text "C:/Users/pec01/Downloads/PEC-FIB-master/Procesador Base - Etapa 7/ficheros/sisa.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684258209823 ""} { "Info" "ISGN_ENTITY_NAME" "1 sisa " "Found entity 1: sisa" {  } { { "ficheros/sisa.vhd" "" { Text "C:/Users/pec01/Downloads/PEC-FIB-master/Procesador Base - Etapa 7/ficheros/sisa.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684258209823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684258209823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ficheros/sramcontroller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ficheros/sramcontroller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SRAMController-comportament " "Found design unit 1: SRAMController-comportament" {  } { { "ficheros/SRAMController.vhd" "" { Text "C:/Users/pec01/Downloads/PEC-FIB-master/Procesador Base - Etapa 7/ficheros/SRAMController.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684258209823 ""} { "Info" "ISGN_ENTITY_NAME" "1 SRAMController " "Found entity 1: SRAMController" {  } { { "ficheros/SRAMController.vhd" "" { Text "C:/Users/pec01/Downloads/PEC-FIB-master/Procesador Base - Etapa 7/ficheros/SRAMController.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684258209823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684258209823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "driversegmentos.vhd 2 1 " "Found 2 design units, including 1 entities, in source file driversegmentos.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 driverSegmentos-Structure " "Found design unit 1: driverSegmentos-Structure" {  } { { "driverSegmentos.vhd" "" { Text "C:/Users/pec01/Downloads/PEC-FIB-master/Procesador Base - Etapa 7/driverSegmentos.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684258209823 ""} { "Info" "ISGN_ENTITY_NAME" "1 driverSegmentos " "Found entity 1: driverSegmentos" {  } { { "driverSegmentos.vhd" "" { Text "C:/Users/pec01/Downloads/PEC-FIB-master/Procesador Base - Etapa 7/driverSegmentos.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684258209823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684258209823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "driver7segmentos.vhd 2 1 " "Found 2 design units, including 1 entities, in source file driver7segmentos.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 driver7Segmentos-Structure " "Found design unit 1: driver7Segmentos-Structure" {  } { { "driver7Segmentos.vhd" "" { Text "C:/Users/pec01/Downloads/PEC-FIB-master/Procesador Base - Etapa 7/driver7Segmentos.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684258209823 ""} { "Info" "ISGN_ENTITY_NAME" "1 driver7Segmentos " "Found entity 1: driver7Segmentos" {  } { { "driver7Segmentos.vhd" "" { Text "C:/Users/pec01/Downloads/PEC-FIB-master/Procesador Base - Etapa 7/driver7Segmentos.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684258209823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684258209823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ficheros/func_ayuda_control_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file ficheros/func_ayuda_control_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 func_ayuda_control_pkg " "Found design unit 1: func_ayuda_control_pkg" {  } { { "ficheros/func_ayuda_control_pkg.vhd" "" { Text "C:/Users/pec01/Downloads/PEC-FIB-master/Procesador Base - Etapa 7/ficheros/func_ayuda_control_pkg.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684258209831 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 func_ayuda_control_pkg-body " "Found design unit 2: func_ayuda_control_pkg-body" {  } { { "ficheros/func_ayuda_control_pkg.vhd" "" { Text "C:/Users/pec01/Downloads/PEC-FIB-master/Procesador Base - Etapa 7/ficheros/func_ayuda_control_pkg.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684258209831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684258209831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ficheros/const_alu.vhd 1 0 " "Found 1 design units, including 0 entities, in source file ficheros/const_alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 const_alu " "Found design unit 1: const_alu" {  } { { "ficheros/const_alu.vhd" "" { Text "C:/Users/pec01/Downloads/PEC-FIB-master/Procesador Base - Etapa 7/ficheros/const_alu.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684258209833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684258209833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controladores_io.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controladores_io.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controladores_IO-Structure " "Found design unit 1: controladores_IO-Structure" {  } { { "controladores_IO.vhd" "" { Text "C:/Users/pec01/Downloads/PEC-FIB-master/Procesador Base - Etapa 7/controladores_IO.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684258209833 ""} { "Info" "ISGN_ENTITY_NAME" "1 controladores_IO " "Found entity 1: controladores_IO" {  } { { "controladores_IO.vhd" "" { Text "C:/Users/pec01/Downloads/PEC-FIB-master/Procesador Base - Etapa 7/controladores_IO.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684258209833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684258209833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyboard_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file keyboard_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 keyboard_controller-Behavioral " "Found design unit 1: keyboard_controller-Behavioral" {  } { { "keyboard_controller.vhd" "" { Text "C:/Users/pec01/Downloads/PEC-FIB-master/Procesador Base - Etapa 7/keyboard_controller.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684258209833 ""} { "Info" "ISGN_ENTITY_NAME" "1 keyboard_controller " "Found entity 1: keyboard_controller" {  } { { "keyboard_controller.vhd" "" { Text "C:/Users/pec01/Downloads/PEC-FIB-master/Procesador Base - Etapa 7/keyboard_controller.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684258209833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684258209833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_keyboard.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ps2_keyboard.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ps2_keyboard_interface-trans " "Found design unit 1: ps2_keyboard_interface-trans" {  } { { "ps2_keyboard.vhd" "" { Text "C:/Users/pec01/Downloads/PEC-FIB-master/Procesador Base - Etapa 7/ps2_keyboard.vhd" 154 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684258209833 ""} { "Info" "ISGN_ENTITY_NAME" "1 ps2_keyboard_interface " "Found entity 1: ps2_keyboard_interface" {  } { { "ps2_keyboard.vhd" "" { Text "C:/Users/pec01/Downloads/PEC-FIB-master/Procesador Base - Etapa 7/ps2_keyboard.vhd" 122 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684258209833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684258209833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlador_vga1/vga_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controlador_vga1/vga_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_controller-vga_controller_rtl " "Found design unit 1: vga_controller-vga_controller_rtl" {  } { { "Controlador_VGA1/vga_controller.vhd" "" { Text "C:/Users/pec01/Downloads/PEC-FIB-master/Procesador Base - Etapa 7/Controlador_VGA1/vga_controller.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684258209833 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "Controlador_VGA1/vga_controller.vhd" "" { Text "C:/Users/pec01/Downloads/PEC-FIB-master/Procesador Base - Etapa 7/Controlador_VGA1/vga_controller.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684258209833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684258209833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlador_vga1/vga_font_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controlador_vga1/vga_font_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_font_rom-vga_font_rom_arch " "Found design unit 1: vga_font_rom-vga_font_rom_arch" {  } { { "Controlador_VGA1/vga_font_rom.vhd" "" { Text "C:/Users/pec01/Downloads/PEC-FIB-master/Procesador Base - Etapa 7/Controlador_VGA1/vga_font_rom.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684258209841 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_font_rom " "Found entity 1: vga_font_rom" {  } { { "Controlador_VGA1/vga_font_rom.vhd" "" { Text "C:/Users/pec01/Downloads/PEC-FIB-master/Procesador Base - Etapa 7/Controlador_VGA1/vga_font_rom.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684258209841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684258209841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlador_vga1/vga_ram_dual.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controlador_vga1/vga_ram_dual.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_ram_dual-vga_ram_dual_arch " "Found design unit 1: vga_ram_dual-vga_ram_dual_arch" {  } { { "Controlador_VGA1/vga_ram_dual.vhd" "" { Text "C:/Users/pec01/Downloads/PEC-FIB-master/Procesador Base - Etapa 7/Controlador_VGA1/vga_ram_dual.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684258209843 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_ram_dual " "Found entity 1: vga_ram_dual" {  } { { "Controlador_VGA1/vga_ram_dual.vhd" "" { Text "C:/Users/pec01/Downloads/PEC-FIB-master/Procesador Base - Etapa 7/Controlador_VGA1/vga_ram_dual.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684258209843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684258209843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlador_vga1/vga_sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controlador_vga1/vga_sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_sync-vga_sync_arch " "Found design unit 1: vga_sync-vga_sync_arch" {  } { { "Controlador_VGA1/vga_sync.vhd" "" { Text "C:/Users/pec01/Downloads/PEC-FIB-master/Procesador Base - Etapa 7/Controlador_VGA1/vga_sync.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684258209843 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_sync " "Found entity 1: vga_sync" {  } { { "Controlador_VGA1/vga_sync.vhd" "" { Text "C:/Users/pec01/Downloads/PEC-FIB-master/Procesador Base - Etapa 7/Controlador_VGA1/vga_sync.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684258209843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684258209843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ficheros/int_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ficheros/int_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 int_controller-Structure " "Found design unit 1: int_controller-Structure" {  } { { "ficheros/int_controller.vhd" "" { Text "C:/Users/pec01/Downloads/PEC-FIB-master/Procesador Base - Etapa 7/ficheros/int_controller.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684258209843 ""} { "Info" "ISGN_ENTITY_NAME" "1 int_controller " "Found entity 1: int_controller" {  } { { "ficheros/int_controller.vhd" "" { Text "C:/Users/pec01/Downloads/PEC-FIB-master/Procesador Base - Etapa 7/ficheros/int_controller.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684258209843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684258209843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ficheros/controlador_interrupciones.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ficheros/controlador_interrupciones.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controlador_interrupciones-Structure " "Found design unit 1: controlador_interrupciones-Structure" {  } { { "ficheros/controlador_interrupciones.vhd" "" { Text "C:/Users/pec01/Downloads/PEC-FIB-master/Procesador Base - Etapa 7/ficheros/controlador_interrupciones.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684258209843 ""} { "Info" "ISGN_ENTITY_NAME" "1 controlador_interrupciones " "Found entity 1: controlador_interrupciones" {  } { { "ficheros/controlador_interrupciones.vhd" "" { Text "C:/Users/pec01/Downloads/PEC-FIB-master/Procesador Base - Etapa 7/ficheros/controlador_interrupciones.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684258209843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684258209843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ficheros/timmer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ficheros/timmer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Timmer-Structure " "Found design unit 1: Timmer-Structure" {  } { { "ficheros/timmer.vhd" "" { Text "C:/Users/pec01/Downloads/PEC-FIB-master/Procesador Base - Etapa 7/ficheros/timmer.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684258209843 ""} { "Info" "ISGN_ENTITY_NAME" "1 timmer " "Found entity 1: timmer" {  } { { "ficheros/timmer.vhd" "" { Text "C:/Users/pec01/Downloads/PEC-FIB-master/Procesador Base - Etapa 7/ficheros/timmer.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684258209843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684258209843 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sisa " "Elaborating entity \"sisa\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1684258210960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProcesadorBase ProcesadorBase:proc0 " "Elaborating entity \"ProcesadorBase\" for hierarchy \"ProcesadorBase:proc0\"" {  } { { "ficheros/sisa.vhd" "proc0" { Text "C:/Users/pec01/Downloads/PEC-FIB-master/Procesador Base - Etapa 7/ficheros/sisa.vhd" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684258210960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unidad_control ProcesadorBase:proc0\|unidad_control:cu0 " "Elaborating entity \"unidad_control\" for hierarchy \"ProcesadorBase:proc0\|unidad_control:cu0\"" {  } { { "ficheros/proc.vhd" "cu0" { Text "C:/Users/pec01/Downloads/PEC-FIB-master/Procesador Base - Etapa 7/ficheros/proc.vhd" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684258210960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_l ProcesadorBase:proc0\|unidad_control:cu0\|control_l:clogic0 " "Elaborating entity \"control_l\" for hierarchy \"ProcesadorBase:proc0\|unidad_control:cu0\|control_l:clogic0\"" {  } { { "ficheros/unidad_control.vhd" "clogic0" { Text "C:/Users/pec01/Downloads/PEC-FIB-master/Procesador Base - Etapa 7/ficheros/unidad_control.vhd" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684258210976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multi ProcesadorBase:proc0\|unidad_control:cu0\|multi:ge " "Elaborating entity \"multi\" for hierarchy \"ProcesadorBase:proc0\|unidad_control:cu0\|multi:ge\"" {  } { { "ficheros/unidad_control.vhd" "ge" { Text "C:/Users/pec01/Downloads/PEC-FIB-master/Procesador Base - Etapa 7/ficheros/unidad_control.vhd" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684258210976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath ProcesadorBase:proc0\|datapath:d0 " "Elaborating entity \"datapath\" for hierarchy \"ProcesadorBase:proc0\|datapath:d0\"" {  } { { "ficheros/proc.vhd" "d0" { Text "C:/Users/pec01/Downloads/PEC-FIB-master/Procesador Base - Etapa 7/ficheros/proc.vhd" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684258210976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu ProcesadorBase:proc0\|datapath:d0\|alu:alu0 " "Elaborating entity \"alu\" for hierarchy \"ProcesadorBase:proc0\|datapath:d0\|alu:alu0\"" {  } { { "ficheros/datapath.vhd" "alu0" { Text "C:/Users/pec01/Downloads/PEC-FIB-master/Procesador Base - Etapa 7/ficheros/datapath.vhd" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684258210976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile ProcesadorBase:proc0\|datapath:d0\|regfile:reg0 " "Elaborating entity \"regfile\" for hierarchy \"ProcesadorBase:proc0\|datapath:d0\|regfile:reg0\"" {  } { { "ficheros/datapath.vhd" "reg0" { Text "C:/Users/pec01/Downloads/PEC-FIB-master/Procesador Base - Etapa 7/ficheros/datapath.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684258210976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MemoryController MemoryController:memory0 " "Elaborating entity \"MemoryController\" for hierarchy \"MemoryController:memory0\"" {  } { { "ficheros/sisa.vhd" "memory0" { Text "C:/Users/pec01/Downloads/PEC-FIB-master/Procesador Base - Etapa 7/ficheros/sisa.vhd" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684258210976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SRAMController MemoryController:memory0\|SRAMController:sram_controller " "Elaborating entity \"SRAMController\" for hierarchy \"MemoryController:memory0\|SRAMController:sram_controller\"" {  } { { "ficheros/MemoryController.vhd" "sram_controller" { Text "C:/Users/pec01/Downloads/PEC-FIB-master/Procesador Base - Etapa 7/ficheros/MemoryController.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684258210976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controladores_IO controladores_IO:controladosIO " "Elaborating entity \"controladores_IO\" for hierarchy \"controladores_IO:controladosIO\"" {  } { { "ficheros/sisa.vhd" "controladosIO" { Text "C:/Users/pec01/Downloads/PEC-FIB-master/Procesador Base - Etapa 7/ficheros/sisa.vhd" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684258210976 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "addr_io controladores_IO.vhd(106) " "VHDL Process Statement warning at controladores_IO.vhd(106): signal \"addr_io\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controladores_IO.vhd" "" { Text "C:/Users/pec01/Downloads/PEC-FIB-master/Procesador Base - Etapa 7/controladores_IO.vhd" 106 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1684258210976 "|sisa|controladores_IO:controladosIO"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlador_interrupciones controladores_IO:controladosIO\|controlador_interrupciones:prio_int_controller " "Elaborating entity \"controlador_interrupciones\" for hierarchy \"controladores_IO:controladosIO\|controlador_interrupciones:prio_int_controller\"" {  } { { "controladores_IO.vhd" "prio_int_controller" { Text "C:/Users/pec01/Downloads/PEC-FIB-master/Procesador Base - Etapa 7/controladores_IO.vhd" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684258211038 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mem_id controlador_interrupciones.vhd(54) " "VHDL Process Statement warning at controlador_interrupciones.vhd(54): signal \"mem_id\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ficheros/controlador_interrupciones.vhd" "" { Text "C:/Users/pec01/Downloads/PEC-FIB-master/Procesador Base - Etapa 7/ficheros/controlador_interrupciones.vhd" 54 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1684258211038 "|sisa|controladores_IO:controladosIO|controlador_interrupciones:prio_int_controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mem_id controlador_interrupciones.vhd(56) " "VHDL Process Statement warning at controlador_interrupciones.vhd(56): signal \"mem_id\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ficheros/controlador_interrupciones.vhd" "" { Text "C:/Users/pec01/Downloads/PEC-FIB-master/Procesador Base - Etapa 7/ficheros/controlador_interrupciones.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1684258211038 "|sisa|controladores_IO:controladosIO|controlador_interrupciones:prio_int_controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mem_id controlador_interrupciones.vhd(58) " "VHDL Process Statement warning at controlador_interrupciones.vhd(58): signal \"mem_id\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ficheros/controlador_interrupciones.vhd" "" { Text "C:/Users/pec01/Downloads/PEC-FIB-master/Procesador Base - Etapa 7/ficheros/controlador_interrupciones.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1684258211038 "|sisa|controladores_IO:controladosIO|controlador_interrupciones:prio_int_controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mem_id controlador_interrupciones.vhd(60) " "VHDL Process Statement warning at controlador_interrupciones.vhd(60): signal \"mem_id\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ficheros/controlador_interrupciones.vhd" "" { Text "C:/Users/pec01/Downloads/PEC-FIB-master/Procesador Base - Etapa 7/ficheros/controlador_interrupciones.vhd" 60 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1684258211038 "|sisa|controladores_IO:controladosIO|controlador_interrupciones:prio_int_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "int_controller controladores_IO:controladosIO\|int_controller:int_pulsadores " "Elaborating entity \"int_controller\" for hierarchy \"controladores_IO:controladosIO\|int_controller:int_pulsadores\"" {  } { { "controladores_IO.vhd" "int_pulsadores" { Text "C:/Users/pec01/Downloads/PEC-FIB-master/Procesador Base - Etapa 7/controladores_IO.vhd" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684258211038 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "estat int_controller.vhd(39) " "VHDL Process Statement warning at int_controller.vhd(39): signal \"estat\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ficheros/int_controller.vhd" "" { Text "C:/Users/pec01/Downloads/PEC-FIB-master/Procesador Base - Etapa 7/ficheros/int_controller.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1684258211038 "|sisa|controladores_IO:controladosIO|int_controller:int_pulsadores"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "intr int_controller.vhd(27) " "VHDL Process Statement warning at int_controller.vhd(27): inferring latch(es) for signal or variable \"intr\", which holds its previous value in one or more paths through the process" {  } { { "ficheros/int_controller.vhd" "" { Text "C:/Users/pec01/Downloads/PEC-FIB-master/Procesador Base - Etapa 7/ficheros/int_controller.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1684258211038 "|sisa|controladores_IO:controladosIO|int_controller:int_pulsadores"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "estat int_controller.vhd(27) " "VHDL Process Statement warning at int_controller.vhd(27): inferring latch(es) for signal or variable \"estat\", which holds its previous value in one or more paths through the process" {  } { { "ficheros/int_controller.vhd" "" { Text "C:/Users/pec01/Downloads/PEC-FIB-master/Procesador Base - Etapa 7/ficheros/int_controller.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1684258211038 "|sisa|controladores_IO:controladosIO|int_controller:int_pulsadores"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "mem_values int_controller.vhd(27) " "VHDL Process Statement warning at int_controller.vhd(27): inferring latch(es) for signal or variable \"mem_values\", which holds its previous value in one or more paths through the process" {  } { { "ficheros/int_controller.vhd" "" { Text "C:/Users/pec01/Downloads/PEC-FIB-master/Procesador Base - Etapa 7/ficheros/int_controller.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1684258211038 "|sisa|controladores_IO:controladosIO|int_controller:int_pulsadores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_values\[0\] int_controller.vhd(27) " "Inferred latch for \"mem_values\[0\]\" at int_controller.vhd(27)" {  } { { "ficheros/int_controller.vhd" "" { Text "C:/Users/pec01/Downloads/PEC-FIB-master/Procesador Base - Etapa 7/ficheros/int_controller.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1684258211038 "|sisa|controladores_IO:controladosIO|int_controller:int_pulsadores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_values\[1\] int_controller.vhd(27) " "Inferred latch for \"mem_values\[1\]\" at int_controller.vhd(27)" {  } { { "ficheros/int_controller.vhd" "" { Text "C:/Users/pec01/Downloads/PEC-FIB-master/Procesador Base - Etapa 7/ficheros/int_controller.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1684258211038 "|sisa|controladores_IO:controladosIO|int_controller:int_pulsadores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_values\[2\] int_controller.vhd(27) " "Inferred latch for \"mem_values\[2\]\" at int_controller.vhd(27)" {  } { { "ficheros/int_controller.vhd" "" { Text "C:/Users/pec01/Downloads/PEC-FIB-master/Procesador Base - Etapa 7/ficheros/int_controller.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1684258211038 "|sisa|controladores_IO:controladosIO|int_controller:int_pulsadores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_values\[3\] int_controller.vhd(27) " "Inferred latch for \"mem_values\[3\]\" at int_controller.vhd(27)" {  } { { "ficheros/int_controller.vhd" "" { Text "C:/Users/pec01/Downloads/PEC-FIB-master/Procesador Base - Etapa 7/ficheros/int_controller.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1684258211038 "|sisa|controladores_IO:controladosIO|int_controller:int_pulsadores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "estat int_controller.vhd(27) " "Inferred latch for \"estat\" at int_controller.vhd(27)" {  } { { "ficheros/int_controller.vhd" "" { Text "C:/Users/pec01/Downloads/PEC-FIB-master/Procesador Base - Etapa 7/ficheros/int_controller.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1684258211038 "|sisa|controladores_IO:controladosIO|int_controller:int_pulsadores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intr int_controller.vhd(27) " "Inferred latch for \"intr\" at int_controller.vhd(27)" {  } { { "ficheros/int_controller.vhd" "" { Text "C:/Users/pec01/Downloads/PEC-FIB-master/Procesador Base - Etapa 7/ficheros/int_controller.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1684258211038 "|sisa|controladores_IO:controladosIO|int_controller:int_pulsadores"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "int_controller controladores_IO:controladosIO\|int_controller:int_interruptores " "Elaborating entity \"int_controller\" for hierarchy \"controladores_IO:controladosIO\|int_controller:int_interruptores\"" {  } { { "controladores_IO.vhd" "int_interruptores" { Text "C:/Users/pec01/Downloads/PEC-FIB-master/Procesador Base - Etapa 7/controladores_IO.vhd" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684258211038 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "estat int_controller.vhd(39) " "VHDL Process Statement warning at int_controller.vhd(39): signal \"estat\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ficheros/int_controller.vhd" "" { Text "C:/Users/pec01/Downloads/PEC-FIB-master/Procesador Base - Etapa 7/ficheros/int_controller.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1684258211038 "|sisa|controladores_IO:controladosIO|int_controller:int_interruptores"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "intr int_controller.vhd(27) " "VHDL Process Statement warning at int_controller.vhd(27): inferring latch(es) for signal or variable \"intr\", which holds its previous value in one or more paths through the process" {  } { { "ficheros/int_controller.vhd" "" { Text "C:/Users/pec01/Downloads/PEC-FIB-master/Procesador Base - Etapa 7/ficheros/int_controller.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1684258211038 "|sisa|controladores_IO:controladosIO|int_controller:int_interruptores"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "estat int_controller.vhd(27) " "VHDL Process Statement warning at int_controller.vhd(27): inferring latch(es) for signal or variable \"estat\", which holds its previous value in one or more paths through the process" {  } { { "ficheros/int_controller.vhd" "" { Text "C:/Users/pec01/Downloads/PEC-FIB-master/Procesador Base - Etapa 7/ficheros/int_controller.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1684258211038 "|sisa|controladores_IO:controladosIO|int_controller:int_interruptores"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "mem_values int_controller.vhd(27) " "VHDL Process Statement warning at int_controller.vhd(27): inferring latch(es) for signal or variable \"mem_values\", which holds its previous value in one or more paths through the process" {  } { { "ficheros/int_controller.vhd" "" { Text "C:/Users/pec01/Downloads/PEC-FIB-master/Procesador Base - Etapa 7/ficheros/int_controller.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1684258211038 "|sisa|controladores_IO:controladosIO|int_controller:int_interruptores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_values\[0\] int_controller.vhd(27) " "Inferred latch for \"mem_values\[0\]\" at int_controller.vhd(27)" {  } { { "ficheros/int_controller.vhd" "" { Text "C:/Users/pec01/Downloads/PEC-FIB-master/Procesador Base - Etapa 7/ficheros/int_controller.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1684258211038 "|sisa|controladores_IO:controladosIO|int_controller:int_interruptores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_values\[1\] int_controller.vhd(27) " "Inferred latch for \"mem_values\[1\]\" at int_controller.vhd(27)" {  } { { "ficheros/int_controller.vhd" "" { Text "C:/Users/pec01/Downloads/PEC-FIB-master/Procesador Base - Etapa 7/ficheros/int_controller.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1684258211038 "|sisa|controladores_IO:controladosIO|int_controller:int_interruptores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_values\[2\] int_controller.vhd(27) " "Inferred latch for \"mem_values\[2\]\" at int_controller.vhd(27)" {  } { { "ficheros/int_controller.vhd" "" { Text "C:/Users/pec01/Downloads/PEC-FIB-master/Procesador Base - Etapa 7/ficheros/int_controller.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1684258211038 "|sisa|controladores_IO:controladosIO|int_controller:int_interruptores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_values\[3\] int_controller.vhd(27) " "Inferred latch for \"mem_values\[3\]\" at int_controller.vhd(27)" {  } { { "ficheros/int_controller.vhd" "" { Text "C:/Users/pec01/Downloads/PEC-FIB-master/Procesador Base - Etapa 7/ficheros/int_controller.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1684258211038 "|sisa|controladores_IO:controladosIO|int_controller:int_interruptores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_values\[4\] int_controller.vhd(27) " "Inferred latch for \"mem_values\[4\]\" at int_controller.vhd(27)" {  } { { "ficheros/int_controller.vhd" "" { Text "C:/Users/pec01/Downloads/PEC-FIB-master/Procesador Base - Etapa 7/ficheros/int_controller.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1684258211038 "|sisa|controladores_IO:controladosIO|int_controller:int_interruptores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_values\[5\] int_controller.vhd(27) " "Inferred latch for \"mem_values\[5\]\" at int_controller.vhd(27)" {  } { { "ficheros/int_controller.vhd" "" { Text "C:/Users/pec01/Downloads/PEC-FIB-master/Procesador Base - Etapa 7/ficheros/int_controller.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1684258211038 "|sisa|controladores_IO:controladosIO|int_controller:int_interruptores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_values\[6\] int_controller.vhd(27) " "Inferred latch for \"mem_values\[6\]\" at int_controller.vhd(27)" {  } { { "ficheros/int_controller.vhd" "" { Text "C:/Users/pec01/Downloads/PEC-FIB-master/Procesador Base - Etapa 7/ficheros/int_controller.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1684258211038 "|sisa|controladores_IO:controladosIO|int_controller:int_interruptores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_values\[7\] int_controller.vhd(27) " "Inferred latch for \"mem_values\[7\]\" at int_controller.vhd(27)" {  } { { "ficheros/int_controller.vhd" "" { Text "C:/Users/pec01/Downloads/PEC-FIB-master/Procesador Base - Etapa 7/ficheros/int_controller.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1684258211038 "|sisa|controladores_IO:controladosIO|int_controller:int_interruptores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "estat int_controller.vhd(27) " "Inferred latch for \"estat\" at int_controller.vhd(27)" {  } { { "ficheros/int_controller.vhd" "" { Text "C:/Users/pec01/Downloads/PEC-FIB-master/Procesador Base - Etapa 7/ficheros/int_controller.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1684258211038 "|sisa|controladores_IO:controladosIO|int_controller:int_interruptores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intr int_controller.vhd(27) " "Inferred latch for \"intr\" at int_controller.vhd(27)" {  } { { "ficheros/int_controller.vhd" "" { Text "C:/Users/pec01/Downloads/PEC-FIB-master/Procesador Base - Etapa 7/ficheros/int_controller.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1684258211038 "|sisa|controladores_IO:controladosIO|int_controller:int_interruptores"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timmer controladores_IO:controladosIO\|timmer:int_timmer " "Elaborating entity \"timmer\" for hierarchy \"controladores_IO:controladosIO\|timmer:int_timmer\"" {  } { { "controladores_IO.vhd" "int_timmer" { Text "C:/Users/pec01/Downloads/PEC-FIB-master/Procesador Base - Etapa 7/controladores_IO.vhd" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684258211038 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "intr timmer.vhd(24) " "VHDL Process Statement warning at timmer.vhd(24): inferring latch(es) for signal or variable \"intr\", which holds its previous value in one or more paths through the process" {  } { { "ficheros/timmer.vhd" "" { Text "C:/Users/pec01/Downloads/PEC-FIB-master/Procesador Base - Etapa 7/ficheros/timmer.vhd" 24 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1684258211038 "|sisa|controladores_IO:controladosIO|timmer:int_timmer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intr timmer.vhd(24) " "Inferred latch for \"intr\" at timmer.vhd(24)" {  } { { "ficheros/timmer.vhd" "" { Text "C:/Users/pec01/Downloads/PEC-FIB-master/Procesador Base - Etapa 7/ficheros/timmer.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1684258211054 "|sisa|controladores_IO:controladosIO|timmer:int_timmer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyboard_controller controladores_IO:controladosIO\|keyboard_controller:controladorKeyboard " "Elaborating entity \"keyboard_controller\" for hierarchy \"controladores_IO:controladosIO\|keyboard_controller:controladorKeyboard\"" {  } { { "controladores_IO.vhd" "controladorKeyboard" { Text "C:/Users/pec01/Downloads/PEC-FIB-master/Procesador Base - Etapa 7/controladores_IO.vhd" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684258211054 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rx_extended keyboard_controller.vhd(41) " "Verilog HDL or VHDL warning at keyboard_controller.vhd(41): object \"rx_extended\" assigned a value but never read" {  } { { "keyboard_controller.vhd" "" { Text "C:/Users/pec01/Downloads/PEC-FIB-master/Procesador Base - Etapa 7/keyboard_controller.vhd" 41 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1684258211054 "|sisa|controladores_IO:controladosIO|keyboard_controller:controladorKeyboard"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tx_write_ack_o keyboard_controller.vhd(46) " "Verilog HDL or VHDL warning at keyboard_controller.vhd(46): object \"tx_write_ack_o\" assigned a value but never read" {  } { { "keyboard_controller.vhd" "" { Text "C:/Users/pec01/Downloads/PEC-FIB-master/Procesador Base - Etapa 7/keyboard_controller.vhd" 46 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1684258211054 "|sisa|controladores_IO:controladosIO|keyboard_controller:controladorKeyboard"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tx_error_no_keyboard_ack keyboard_controller.vhd(47) " "Verilog HDL or VHDL warning at keyboard_controller.vhd(47): object \"tx_error_no_keyboard_ack\" assigned a value but never read" {  } { { "keyboard_controller.vhd" "" { Text "C:/Users/pec01/Downloads/PEC-FIB-master/Procesador Base - Etapa 7/keyboard_controller.vhd" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1684258211054 "|sisa|controladores_IO:controladosIO|keyboard_controller:controladorKeyboard"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rx_scan_code keyboard_controller.vhd(49) " "Verilog HDL or VHDL warning at keyboard_controller.vhd(49): object \"rx_scan_code\" assigned a value but never read" {  } { { "keyboard_controller.vhd" "" { Text "C:/Users/pec01/Downloads/PEC-FIB-master/Procesador Base - Etapa 7/keyboard_controller.vhd" 49 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1684258211054 "|sisa|controladores_IO:controladosIO|keyboard_controller:controladorKeyboard"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rx_data_ready keyboard_controller.vhd(102) " "VHDL Process Statement warning at keyboard_controller.vhd(102): signal \"rx_data_ready\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "keyboard_controller.vhd" "" { Text "C:/Users/pec01/Downloads/PEC-FIB-master/Procesador Base - Etapa 7/keyboard_controller.vhd" 102 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1684258211054 "|sisa|controladores_IO:controladosIO|keyboard_controller:controladorKeyboard"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rx_released keyboard_controller.vhd(102) " "VHDL Process Statement warning at keyboard_controller.vhd(102): signal \"rx_released\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "keyboard_controller.vhd" "" { Text "C:/Users/pec01/Downloads/PEC-FIB-master/Procesador Base - Etapa 7/keyboard_controller.vhd" 102 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1684258211054 "|sisa|controladores_IO:controladosIO|keyboard_controller:controladorKeyboard"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rx_shift_key_on keyboard_controller.vhd(103) " "VHDL Process Statement warning at keyboard_controller.vhd(103): signal \"rx_shift_key_on\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "keyboard_controller.vhd" "" { Text "C:/Users/pec01/Downloads/PEC-FIB-master/Procesador Base - Etapa 7/keyboard_controller.vhd" 103 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1684258211054 "|sisa|controladores_IO:controladosIO|keyboard_controller:controladorKeyboard"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rx_ascii keyboard_controller.vhd(103) " "VHDL Process Statement warning at keyboard_controller.vhd(103): signal \"rx_ascii\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "keyboard_controller.vhd" "" { Text "C:/Users/pec01/Downloads/PEC-FIB-master/Procesador Base - Etapa 7/keyboard_controller.vhd" 103 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1684258211054 "|sisa|controladores_IO:controladosIO|keyboard_controller:controladorKeyboard"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "data_available keyboard_controller.vhd(98) " "VHDL Process Statement warning at keyboard_controller.vhd(98): inferring latch(es) for signal or variable \"data_available\", which holds its previous value in one or more paths through the process" {  } { { "keyboard_controller.vhd" "" { Text "C:/Users/pec01/Downloads/PEC-FIB-master/Procesador Base - Etapa 7/keyboard_controller.vhd" 98 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1684258211054 "|sisa|controladores_IO:controladosIO|keyboard_controller:controladorKeyboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_available keyboard_controller.vhd(98) " "Inferred latch for \"data_available\" at keyboard_controller.vhd(98)" {  } { { "keyboard_controller.vhd" "" { Text "C:/Users/pec01/Downloads/PEC-FIB-master/Procesador Base - Etapa 7/keyboard_controller.vhd" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1684258211054 "|sisa|controladores_IO:controladosIO|keyboard_controller:controladorKeyboard"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ps2_keyboard_interface controladores_IO:controladosIO\|keyboard_controller:controladorKeyboard\|ps2_keyboard_interface:k0 " "Elaborating entity \"ps2_keyboard_interface\" for hierarchy \"controladores_IO:controladosIO\|keyboard_controller:controladorKeyboard\|ps2_keyboard_interface:k0\"" {  } { { "keyboard_controller.vhd" "k0" { Text "C:/Users/pec01/Downloads/PEC-FIB-master/Procesador Base - Etapa 7/keyboard_controller.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684258211054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_controller:video_controller " "Elaborating entity \"vga_controller\" for hierarchy \"vga_controller:video_controller\"" {  } { { "ficheros/sisa.vhd" "video_controller" { Text "C:/Users/pec01/Downloads/PEC-FIB-master/Procesador Base - Etapa 7/ficheros/sisa.vhd" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684258211054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_sync vga_controller:video_controller\|vga_sync:u_vga_sync " "Elaborating entity \"vga_sync\" for hierarchy \"vga_controller:video_controller\|vga_sync:u_vga_sync\"" {  } { { "Controlador_VGA1/vga_controller.vhd" "u_vga_sync" { Text "C:/Users/pec01/Downloads/PEC-FIB-master/Procesador Base - Etapa 7/Controlador_VGA1/vga_controller.vhd" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684258211054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_font_rom vga_controller:video_controller\|vga_font_rom:u_font_rom " "Elaborating entity \"vga_font_rom\" for hierarchy \"vga_controller:video_controller\|vga_font_rom:u_font_rom\"" {  } { { "Controlador_VGA1/vga_controller.vhd" "u_font_rom" { Text "C:/Users/pec01/Downloads/PEC-FIB-master/Procesador Base - Etapa 7/Controlador_VGA1/vga_controller.vhd" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684258211054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_ram_dual vga_controller:video_controller\|vga_ram_dual:U_MonitorRam " "Elaborating entity \"vga_ram_dual\" for hierarchy \"vga_controller:video_controller\|vga_ram_dual:U_MonitorRam\"" {  } { { "Controlador_VGA1/vga_controller.vhd" "U_MonitorRam" { Text "C:/Users/pec01/Downloads/PEC-FIB-master/Procesador Base - Etapa 7/Controlador_VGA1/vga_controller.vhd" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684258211069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "driverSegmentos driverSegmentos:Segments " "Elaborating entity \"driverSegmentos\" for hierarchy \"driverSegmentos:Segments\"" {  } { { "ficheros/sisa.vhd" "Segments" { Text "C:/Users/pec01/Downloads/PEC-FIB-master/Procesador Base - Etapa 7/ficheros/sisa.vhd" 239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684258211069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "driver7Segmentos driverSegmentos:Segments\|driver7Segmentos:h0 " "Elaborating entity \"driver7Segmentos\" for hierarchy \"driverSegmentos:Segments\|driver7Segmentos:h0\"" {  } { { "driverSegmentos.vhd" "h0" { Text "C:/Users/pec01/Downloads/PEC-FIB-master/Procesador Base - Etapa 7/driverSegmentos.vhd" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684258211069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0t14.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0t14.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0t14 " "Found entity 1: altsyncram_0t14" {  } { { "db/altsyncram_0t14.tdf" "" { Text "C:/Users/pec01/Downloads/PEC-FIB-master/Procesador Base - Etapa 7/db/altsyncram_0t14.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684258211663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684258211663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8hq1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8hq1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8hq1 " "Found entity 1: altsyncram_8hq1" {  } { { "db/altsyncram_8hq1.tdf" "" { Text "C:/Users/pec01/Downloads/PEC-FIB-master/Procesador Base - Etapa 7/db/altsyncram_8hq1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684258211710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684258211710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_eoc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_eoc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_eoc " "Found entity 1: mux_eoc" {  } { { "db/mux_eoc.tdf" "" { Text "C:/Users/pec01/Downloads/PEC-FIB-master/Procesador Base - Etapa 7/db/mux_eoc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684258211803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684258211803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_rqf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_rqf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_rqf " "Found entity 1: decode_rqf" {  } { { "db/decode_rqf.tdf" "" { Text "C:/Users/pec01/Downloads/PEC-FIB-master/Procesador Base - Etapa 7/db/decode_rqf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684258211850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684258211850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ndi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ndi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ndi " "Found entity 1: cntr_ndi" {  } { { "db/cntr_ndi.tdf" "" { Text "C:/Users/pec01/Downloads/PEC-FIB-master/Procesador Base - Etapa 7/db/cntr_ndi.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684258211913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684258211913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ccc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ccc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ccc " "Found entity 1: cmpr_ccc" {  } { { "db/cmpr_ccc.tdf" "" { Text "C:/Users/pec01/Downloads/PEC-FIB-master/Procesador Base - Etapa 7/db/cmpr_ccc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684258211960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684258211960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_v1j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_v1j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_v1j " "Found entity 1: cntr_v1j" {  } { { "db/cntr_v1j.tdf" "" { Text "C:/Users/pec01/Downloads/PEC-FIB-master/Procesador Base - Etapa 7/db/cntr_v1j.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684258212007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684258212007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ci.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ci.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ci " "Found entity 1: cntr_1ci" {  } { { "db/cntr_1ci.tdf" "" { Text "C:/Users/pec01/Downloads/PEC-FIB-master/Procesador Base - Etapa 7/db/cntr_1ci.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684258212069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684258212069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_9cc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_9cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_9cc " "Found entity 1: cmpr_9cc" {  } { { "db/cmpr_9cc.tdf" "" { Text "C:/Users/pec01/Downloads/PEC-FIB-master/Procesador Base - Etapa 7/db/cmpr_9cc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684258212100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684258212100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_gui.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_gui.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_gui " "Found entity 1: cntr_gui" {  } { { "db/cntr_gui.tdf" "" { Text "C:/Users/pec01/Downloads/PEC-FIB-master/Procesador Base - Etapa 7/db/cntr_gui.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684258212163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684258212163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_5cc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_5cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_5cc " "Found entity 1: cmpr_5cc" {  } { { "db/cmpr_5cc.tdf" "" { Text "C:/Users/pec01/Downloads/PEC-FIB-master/Procesador Base - Etapa 7/db/cmpr_5cc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684258212194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684258212194 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Quartus II" 0 -1 1684258212288 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "driverSegmentos:Segments\|codSegH3\[0\] " "Converted tri-state buffer \"driverSegmentos:Segments\|codSegH3\[0\]\" feeding internal logic into a wire" {  } { { "driverSegmentos.vhd" "" { Text "C:/Users/pec01/Downloads/PEC-FIB-master/Procesador Base - Etapa 7/driverSegmentos.vhd" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1684258212585 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "driverSegmentos:Segments\|codSegH3\[1\] " "Converted tri-state buffer \"driverSegmentos:Segments\|codSegH3\[1\]\" feeding internal logic into a wire" {  } { { "driverSegmentos.vhd" "" { Text "C:/Users/pec01/Downloads/PEC-FIB-master/Procesador Base - Etapa 7/driverSegmentos.vhd" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1684258212585 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "driverSegmentos:Segments\|codSegH3\[2\] " "Converted tri-state buffer \"driverSegmentos:Segments\|codSegH3\[2\]\" feeding internal logic into a wire" {  } { { "driverSegmentos.vhd" "" { Text "C:/Users/pec01/Downloads/PEC-FIB-master/Procesador Base - Etapa 7/driverSegmentos.vhd" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1684258212585 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "driverSegmentos:Segments\|codSegH3\[3\] " "Converted tri-state buffer \"driverSegmentos:Segments\|codSegH3\[3\]\" feeding internal logic into a wire" {  } { { "driverSegmentos.vhd" "" { Text "C:/Users/pec01/Downloads/PEC-FIB-master/Procesador Base - Etapa 7/driverSegmentos.vhd" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1684258212585 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "driverSegmentos:Segments\|codSegH2\[0\] " "Converted tri-state buffer \"driverSegmentos:Segments\|codSegH2\[0\]\" feeding internal logic into a wire" {  } { { "driverSegmentos.vhd" "" { Text "C:/Users/pec01/Downloads/PEC-FIB-master/Procesador Base - Etapa 7/driverSegmentos.vhd" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1684258212585 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "driverSegmentos:Segments\|codSegH2\[1\] " "Converted tri-state buffer \"driverSegmentos:Segments\|codSegH2\[1\]\" feeding internal logic into a wire" {  } { { "driverSegmentos.vhd" "" { Text "C:/Users/pec01/Downloads/PEC-FIB-master/Procesador Base - Etapa 7/driverSegmentos.vhd" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1684258212585 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "driverSegmentos:Segments\|codSegH2\[2\] " "Converted tri-state buffer \"driverSegmentos:Segments\|codSegH2\[2\]\" feeding internal logic into a wire" {  } { { "driverSegmentos.vhd" "" { Text "C:/Users/pec01/Downloads/PEC-FIB-master/Procesador Base - Etapa 7/driverSegmentos.vhd" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1684258212585 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "driverSegmentos:Segments\|codSegH2\[3\] " "Converted tri-state buffer \"driverSegmentos:Segments\|codSegH2\[3\]\" feeding internal logic into a wire" {  } { { "driverSegmentos.vhd" "" { Text "C:/Users/pec01/Downloads/PEC-FIB-master/Procesador Base - Etapa 7/driverSegmentos.vhd" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1684258212585 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "driverSegmentos:Segments\|codSegH1\[0\] " "Converted tri-state buffer \"driverSegmentos:Segments\|codSegH1\[0\]\" feeding internal logic into a wire" {  } { { "driverSegmentos.vhd" "" { Text "C:/Users/pec01/Downloads/PEC-FIB-master/Procesador Base - Etapa 7/driverSegmentos.vhd" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1684258212585 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "driverSegmentos:Segments\|codSegH1\[1\] " "Converted tri-state buffer \"driverSegmentos:Segments\|codSegH1\[1\]\" feeding internal logic into a wire" {  } { { "driverSegmentos.vhd" "" { Text "C:/Users/pec01/Downloads/PEC-FIB-master/Procesador Base - Etapa 7/driverSegmentos.vhd" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1684258212585 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "driverSegmentos:Segments\|codSegH1\[2\] " "Converted tri-state buffer \"driverSegmentos:Segments\|codSegH1\[2\]\" feeding internal logic into a wire" {  } { { "driverSegmentos.vhd" "" { Text "C:/Users/pec01/Downloads/PEC-FIB-master/Procesador Base - Etapa 7/driverSegmentos.vhd" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1684258212585 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "driverSegmentos:Segments\|codSegH1\[3\] " "Converted tri-state buffer \"driverSegmentos:Segments\|codSegH1\[3\]\" feeding internal logic into a wire" {  } { { "driverSegmentos.vhd" "" { Text "C:/Users/pec01/Downloads/PEC-FIB-master/Procesador Base - Etapa 7/driverSegmentos.vhd" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1684258212585 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "driverSegmentos:Segments\|codSegH0\[0\] " "Converted tri-state buffer \"driverSegmentos:Segments\|codSegH0\[0\]\" feeding internal logic into a wire" {  } { { "driverSegmentos.vhd" "" { Text "C:/Users/pec01/Downloads/PEC-FIB-master/Procesador Base - Etapa 7/driverSegmentos.vhd" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1684258212585 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "driverSegmentos:Segments\|codSegH0\[1\] " "Converted tri-state buffer \"driverSegmentos:Segments\|codSegH0\[1\]\" feeding internal logic into a wire" {  } { { "driverSegmentos.vhd" "" { Text "C:/Users/pec01/Downloads/PEC-FIB-master/Procesador Base - Etapa 7/driverSegmentos.vhd" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1684258212585 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "driverSegmentos:Segments\|codSegH0\[2\] " "Converted tri-state buffer \"driverSegmentos:Segments\|codSegH0\[2\]\" feeding internal logic into a wire" {  } { { "driverSegmentos.vhd" "" { Text "C:/Users/pec01/Downloads/PEC-FIB-master/Procesador Base - Etapa 7/driverSegmentos.vhd" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1684258212585 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "driverSegmentos:Segments\|codSegH0\[3\] " "Converted tri-state buffer \"driverSegmentos:Segments\|codSegH0\[3\]\" feeding internal logic into a wire" {  } { { "driverSegmentos.vhd" "" { Text "C:/Users/pec01/Downloads/PEC-FIB-master/Procesador Base - Etapa 7/driverSegmentos.vhd" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1684258212585 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1684258212585 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "ProcesadorBase:proc0\|datapath:d0\|regfile:reg0\|registro " "RAM logic \"ProcesadorBase:proc0\|datapath:d0\|regfile:reg0\|registro\" is uninferred due to inappropriate RAM size" {  } { { "ficheros/regfile.vhd" "registro" { Text "C:/Users/pec01/Downloads/PEC-FIB-master/Procesador Base - Etapa 7/ficheros/regfile.vhd" 25 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1684258212897 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1684258212897 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "vga_controller:video_controller\|vga_ram_dual:U_MonitorRam\|mem1_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"vga_controller:video_controller\|vga_ram_dual:U_MonitorRam\|mem1_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1684258214814 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1684258214814 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1684258214814 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4096 " "Parameter NUMWORDS_A set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1684258214814 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1684258214814 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 12 " "Parameter WIDTHAD_B set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1684258214814 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 4096 " "Parameter NUMWORDS_B set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1684258214814 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1684258214814 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1684258214814 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1684258214814 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1684258214814 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1684258214814 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1684258214814 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1684258214814 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1684258214814 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1684258214814 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "vga_controller:video_controller\|vga_ram_dual:U_MonitorRam\|mem0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"vga_controller:video_controller\|vga_ram_dual:U_MonitorRam\|mem0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1684258214814 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1684258214814 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1684258214814 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4096 " "Parameter NUMWORDS_A set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1684258214814 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1684258214814 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 12 " "Parameter WIDTHAD_B set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1684258214814 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 4096 " "Parameter NUMWORDS_B set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1684258214814 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1684258214814 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1684258214814 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1684258214814 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1684258214814 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1684258214814 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1684258214814 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1684258214814 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1684258214814 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1684258214814 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1684258214814 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ProcesadorBase:proc0\|datapath:d0\|alu:alu0\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ProcesadorBase:proc0\|datapath:d0\|alu:alu0\|Div1\"" {  } { { "ficheros/alu.vhd" "Div1" { Text "C:/Users/pec01/Downloads/PEC-FIB-master/Procesador Base - Etapa 7/ficheros/alu.vhd" 67 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1684258214814 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ProcesadorBase:proc0\|datapath:d0\|alu:alu0\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ProcesadorBase:proc0\|datapath:d0\|alu:alu0\|Div0\"" {  } { { "ficheros/alu.vhd" "Div0" { Text "C:/Users/pec01/Downloads/PEC-FIB-master/Procesador Base - Etapa 7/ficheros/alu.vhd" 66 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1684258214814 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ProcesadorBase:proc0\|datapath:d0\|alu:alu0\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ProcesadorBase:proc0\|datapath:d0\|alu:alu0\|Mult1\"" {  } { { "ficheros/alu.vhd" "Mult1" { Text "C:/Users/pec01/Downloads/PEC-FIB-master/Procesador Base - Etapa 7/ficheros/alu.vhd" 63 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1684258214814 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ProcesadorBase:proc0\|datapath:d0\|alu:alu0\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ProcesadorBase:proc0\|datapath:d0\|alu:alu0\|Mult0\"" {  } { { "ficheros/alu.vhd" "Mult0" { Text "C:/Users/pec01/Downloads/PEC-FIB-master/Procesador Base - Etapa 7/ficheros/alu.vhd" 62 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1684258214814 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1684258214814 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_controller:video_controller\|vga_ram_dual:U_MonitorRam\|altsyncram:mem1_rtl_0 " "Elaborated megafunction instantiation \"vga_controller:video_controller\|vga_ram_dual:U_MonitorRam\|altsyncram:mem1_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1684258214829 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_controller:video_controller\|vga_ram_dual:U_MonitorRam\|altsyncram:mem1_rtl_0 " "Instantiated megafunction \"vga_controller:video_controller\|vga_ram_dual:U_MonitorRam\|altsyncram:mem1_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684258214829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684258214829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684258214829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4096 " "Parameter \"NUMWORDS_A\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684258214829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684258214829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 12 " "Parameter \"WIDTHAD_B\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684258214829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 4096 " "Parameter \"NUMWORDS_B\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684258214829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684258214829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684258214829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684258214829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684258214829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684258214829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684258214829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684258214829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684258214829 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1684258214829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qug1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qug1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qug1 " "Found entity 1: altsyncram_qug1" {  } { { "db/altsyncram_qug1.tdf" "" { Text "C:/Users/pec01/Downloads/PEC-FIB-master/Procesador Base - Etapa 7/db/altsyncram_qug1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684258214860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684258214860 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ProcesadorBase:proc0\|datapath:d0\|alu:alu0\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"ProcesadorBase:proc0\|datapath:d0\|alu:alu0\|lpm_divide:Div1\"" {  } { { "ficheros/alu.vhd" "" { Text "C:/Users/pec01/Downloads/PEC-FIB-master/Procesador Base - Etapa 7/ficheros/alu.vhd" 67 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1684258214876 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ProcesadorBase:proc0\|datapath:d0\|alu:alu0\|lpm_divide:Div1 " "Instantiated megafunction \"ProcesadorBase:proc0\|datapath:d0\|alu:alu0\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684258214876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 16 " "Parameter \"LPM_WIDTHD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684258214876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684258214876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684258214876 ""}  } { { "ficheros/alu.vhd" "" { Text "C:/Users/pec01/Downloads/PEC-FIB-master/Procesador Base - Etapa 7/ficheros/alu.vhd" 67 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1684258214876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_3gm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_3gm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_3gm " "Found entity 1: lpm_divide_3gm" {  } { { "db/lpm_divide_3gm.tdf" "" { Text "C:/Users/pec01/Downloads/PEC-FIB-master/Procesador Base - Etapa 7/db/lpm_divide_3gm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684258214923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684258214923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_dnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_dnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_dnh " "Found entity 1: sign_div_unsign_dnh" {  } { { "db/sign_div_unsign_dnh.tdf" "" { Text "C:/Users/pec01/Downloads/PEC-FIB-master/Procesador Base - Etapa 7/db/sign_div_unsign_dnh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684258214923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684258214923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_s5f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_s5f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_s5f " "Found entity 1: alt_u_div_s5f" {  } { { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/pec01/Downloads/PEC-FIB-master/Procesador Base - Etapa 7/db/alt_u_div_s5f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684258214938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684258214938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lkc " "Found entity 1: add_sub_lkc" {  } { { "db/add_sub_lkc.tdf" "" { Text "C:/Users/pec01/Downloads/PEC-FIB-master/Procesador Base - Etapa 7/db/add_sub_lkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684258214985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684258214985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mkc " "Found entity 1: add_sub_mkc" {  } { { "db/add_sub_mkc.tdf" "" { Text "C:/Users/pec01/Downloads/PEC-FIB-master/Procesador Base - Etapa 7/db/add_sub_mkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684258215017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684258215017 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ProcesadorBase:proc0\|datapath:d0\|alu:alu0\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"ProcesadorBase:proc0\|datapath:d0\|alu:alu0\|lpm_divide:Div0\"" {  } { { "ficheros/alu.vhd" "" { Text "C:/Users/pec01/Downloads/PEC-FIB-master/Procesador Base - Etapa 7/ficheros/alu.vhd" 66 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1684258215017 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ProcesadorBase:proc0\|datapath:d0\|alu:alu0\|lpm_divide:Div0 " "Instantiated megafunction \"ProcesadorBase:proc0\|datapath:d0\|alu:alu0\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684258215017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 16 " "Parameter \"LPM_WIDTHD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684258215017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684258215017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684258215017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684258215017 ""}  } { { "ficheros/alu.vhd" "" { Text "C:/Users/pec01/Downloads/PEC-FIB-master/Procesador Base - Etapa 7/ficheros/alu.vhd" 66 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1684258215017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_rto.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_rto.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_rto " "Found entity 1: lpm_divide_rto" {  } { { "db/lpm_divide_rto.tdf" "" { Text "C:/Users/pec01/Downloads/PEC-FIB-master/Procesador Base - Etapa 7/db/lpm_divide_rto.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684258215063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684258215063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_8dg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_8dg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_8dg " "Found entity 1: abs_divider_8dg" {  } { { "db/abs_divider_8dg.tdf" "" { Text "C:/Users/pec01/Downloads/PEC-FIB-master/Procesador Base - Etapa 7/db/abs_divider_8dg.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684258215063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684258215063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_2s9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_2s9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_2s9 " "Found entity 1: lpm_abs_2s9" {  } { { "db/lpm_abs_2s9.tdf" "" { Text "C:/Users/pec01/Downloads/PEC-FIB-master/Procesador Base - Etapa 7/db/lpm_abs_2s9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684258215079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684258215079 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ProcesadorBase:proc0\|datapath:d0\|alu:alu0\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"ProcesadorBase:proc0\|datapath:d0\|alu:alu0\|lpm_mult:Mult1\"" {  } { { "ficheros/alu.vhd" "" { Text "C:/Users/pec01/Downloads/PEC-FIB-master/Procesador Base - Etapa 7/ficheros/alu.vhd" 63 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1684258215095 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ProcesadorBase:proc0\|datapath:d0\|alu:alu0\|lpm_mult:Mult1 " "Instantiated megafunction \"ProcesadorBase:proc0\|datapath:d0\|alu:alu0\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684258215095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684258215095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684258215095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684258215095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684258215095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684258215095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684258215095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684258215095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684258215095 ""}  } { { "ficheros/alu.vhd" "" { Text "C:/Users/pec01/Downloads/PEC-FIB-master/Procesador Base - Etapa 7/ficheros/alu.vhd" 63 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1684258215095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_l8t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_l8t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_l8t " "Found entity 1: mult_l8t" {  } { { "db/mult_l8t.tdf" "" { Text "C:/Users/pec01/Downloads/PEC-FIB-master/Procesador Base - Etapa 7/db/mult_l8t.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684258215142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684258215142 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ProcesadorBase:proc0\|datapath:d0\|alu:alu0\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ProcesadorBase:proc0\|datapath:d0\|alu:alu0\|lpm_mult:Mult0\"" {  } { { "ficheros/alu.vhd" "" { Text "C:/Users/pec01/Downloads/PEC-FIB-master/Procesador Base - Etapa 7/ficheros/alu.vhd" 62 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1684258215142 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ProcesadorBase:proc0\|datapath:d0\|alu:alu0\|lpm_mult:Mult0 " "Instantiated megafunction \"ProcesadorBase:proc0\|datapath:d0\|alu:alu0\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684258215142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684258215142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684258215142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684258215142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684258215142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684258215142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684258215142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684258215142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684258215142 ""}  } { { "ficheros/alu.vhd" "" { Text "C:/Users/pec01/Downloads/PEC-FIB-master/Procesador Base - Etapa 7/ficheros/alu.vhd" 62 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1684258215142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_h1t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_h1t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_h1t " "Found entity 1: mult_h1t" {  } { { "db/mult_h1t.tdf" "" { Text "C:/Users/pec01/Downloads/PEC-FIB-master/Procesador Base - Etapa 7/db/mult_h1t.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684258215173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684258215173 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1684258215757 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "30 " "Ignored 30 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "30 " "Ignored 30 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Quartus II" 0 -1 1684258215847 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 -1 1684258215847 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controladores_IO:controladosIO\|int_controller:int_pulsadores\|mem_values\[0\] " "Latch controladores_IO:controladosIO\|int_controller:int_pulsadores\|mem_values\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "ficheros/sisa.vhd" "" { Text "C:/Users/pec01/Downloads/PEC-FIB-master/Procesador Base - Etapa 7/ficheros/sisa.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1684258215870 ""}  } { { "ficheros/int_controller.vhd" "" { Text "C:/Users/pec01/Downloads/PEC-FIB-master/Procesador Base - Etapa 7/ficheros/int_controller.vhd" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1684258215870 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controladores_IO:controladosIO\|int_controller:int_pulsadores\|mem_values\[1\] " "Latch controladores_IO:controladosIO\|int_controller:int_pulsadores\|mem_values\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[1\] " "Ports D and ENA on the latch are fed by the same signal KEY\[1\]" {  } { { "ficheros/sisa.vhd" "" { Text "C:/Users/pec01/Downloads/PEC-FIB-master/Procesador Base - Etapa 7/ficheros/sisa.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1684258215870 ""}  } { { "ficheros/int_controller.vhd" "" { Text "C:/Users/pec01/Downloads/PEC-FIB-master/Procesador Base - Etapa 7/ficheros/int_controller.vhd" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1684258215870 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controladores_IO:controladosIO\|int_controller:int_pulsadores\|mem_values\[2\] " "Latch controladores_IO:controladosIO\|int_controller:int_pulsadores\|mem_values\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[2\] " "Ports D and ENA on the latch are fed by the same signal KEY\[2\]" {  } { { "ficheros/sisa.vhd" "" { Text "C:/Users/pec01/Downloads/PEC-FIB-master/Procesador Base - Etapa 7/ficheros/sisa.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1684258215870 ""}  } { { "ficheros/int_controller.vhd" "" { Text "C:/Users/pec01/Downloads/PEC-FIB-master/Procesador Base - Etapa 7/ficheros/int_controller.vhd" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1684258215870 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controladores_IO:controladosIO\|int_controller:int_pulsadores\|mem_values\[3\] " "Latch controladores_IO:controladosIO\|int_controller:int_pulsadores\|mem_values\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[3\] " "Ports D and ENA on the latch are fed by the same signal KEY\[3\]" {  } { { "ficheros/sisa.vhd" "" { Text "C:/Users/pec01/Downloads/PEC-FIB-master/Procesador Base - Etapa 7/ficheros/sisa.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1684258215870 ""}  } { { "ficheros/int_controller.vhd" "" { Text "C:/Users/pec01/Downloads/PEC-FIB-master/Procesador Base - Etapa 7/ficheros/int_controller.vhd" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1684258215870 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controladores_IO:controladosIO\|int_controller:int_interruptores\|mem_values\[0\] " "Latch controladores_IO:controladosIO\|int_controller:int_interruptores\|mem_values\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "ficheros/sisa.vhd" "" { Text "C:/Users/pec01/Downloads/PEC-FIB-master/Procesador Base - Etapa 7/ficheros/sisa.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1684258215870 ""}  } { { "ficheros/int_controller.vhd" "" { Text "C:/Users/pec01/Downloads/PEC-FIB-master/Procesador Base - Etapa 7/ficheros/int_controller.vhd" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1684258215870 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controladores_IO:controladosIO\|int_controller:int_interruptores\|mem_values\[1\] " "Latch controladores_IO:controladosIO\|int_controller:int_interruptores\|mem_values\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[1\] " "Ports D and ENA on the latch are fed by the same signal SW\[1\]" {  } { { "ficheros/sisa.vhd" "" { Text "C:/Users/pec01/Downloads/PEC-FIB-master/Procesador Base - Etapa 7/ficheros/sisa.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1684258215870 ""}  } { { "ficheros/int_controller.vhd" "" { Text "C:/Users/pec01/Downloads/PEC-FIB-master/Procesador Base - Etapa 7/ficheros/int_controller.vhd" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1684258215870 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controladores_IO:controladosIO\|int_controller:int_interruptores\|mem_values\[2\] " "Latch controladores_IO:controladosIO\|int_controller:int_interruptores\|mem_values\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[2\] " "Ports D and ENA on the latch are fed by the same signal SW\[2\]" {  } { { "ficheros/sisa.vhd" "" { Text "C:/Users/pec01/Downloads/PEC-FIB-master/Procesador Base - Etapa 7/ficheros/sisa.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1684258215870 ""}  } { { "ficheros/int_controller.vhd" "" { Text "C:/Users/pec01/Downloads/PEC-FIB-master/Procesador Base - Etapa 7/ficheros/int_controller.vhd" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1684258215870 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controladores_IO:controladosIO\|int_controller:int_interruptores\|mem_values\[3\] " "Latch controladores_IO:controladosIO\|int_controller:int_interruptores\|mem_values\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "ficheros/sisa.vhd" "" { Text "C:/Users/pec01/Downloads/PEC-FIB-master/Procesador Base - Etapa 7/ficheros/sisa.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1684258215870 ""}  } { { "ficheros/int_controller.vhd" "" { Text "C:/Users/pec01/Downloads/PEC-FIB-master/Procesador Base - Etapa 7/ficheros/int_controller.vhd" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1684258215870 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controladores_IO:controladosIO\|int_controller:int_interruptores\|mem_values\[4\] " "Latch controladores_IO:controladosIO\|int_controller:int_interruptores\|mem_values\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[4\] " "Ports D and ENA on the latch are fed by the same signal SW\[4\]" {  } { { "ficheros/sisa.vhd" "" { Text "C:/Users/pec01/Downloads/PEC-FIB-master/Procesador Base - Etapa 7/ficheros/sisa.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1684258215870 ""}  } { { "ficheros/int_controller.vhd" "" { Text "C:/Users/pec01/Downloads/PEC-FIB-master/Procesador Base - Etapa 7/ficheros/int_controller.vhd" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1684258215870 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controladores_IO:controladosIO\|int_controller:int_interruptores\|mem_values\[5\] " "Latch controladores_IO:controladosIO\|int_controller:int_interruptores\|mem_values\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[5\] " "Ports D and ENA on the latch are fed by the same signal SW\[5\]" {  } { { "ficheros/sisa.vhd" "" { Text "C:/Users/pec01/Downloads/PEC-FIB-master/Procesador Base - Etapa 7/ficheros/sisa.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1684258215870 ""}  } { { "ficheros/int_controller.vhd" "" { Text "C:/Users/pec01/Downloads/PEC-FIB-master/Procesador Base - Etapa 7/ficheros/int_controller.vhd" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1684258215870 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controladores_IO:controladosIO\|int_controller:int_interruptores\|mem_values\[6\] " "Latch controladores_IO:controladosIO\|int_controller:int_interruptores\|mem_values\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[6\] " "Ports D and ENA on the latch are fed by the same signal SW\[6\]" {  } { { "ficheros/sisa.vhd" "" { Text "C:/Users/pec01/Downloads/PEC-FIB-master/Procesador Base - Etapa 7/ficheros/sisa.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1684258215870 ""}  } { { "ficheros/int_controller.vhd" "" { Text "C:/Users/pec01/Downloads/PEC-FIB-master/Procesador Base - Etapa 7/ficheros/int_controller.vhd" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1684258215870 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controladores_IO:controladosIO\|int_controller:int_interruptores\|mem_values\[7\] " "Latch controladores_IO:controladosIO\|int_controller:int_interruptores\|mem_values\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[7\] " "Ports D and ENA on the latch are fed by the same signal SW\[7\]" {  } { { "ficheros/sisa.vhd" "" { Text "C:/Users/pec01/Downloads/PEC-FIB-master/Procesador Base - Etapa 7/ficheros/sisa.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1684258215870 ""}  } { { "ficheros/int_controller.vhd" "" { Text "C:/Users/pec01/Downloads/PEC-FIB-master/Procesador Base - Etapa 7/ficheros/int_controller.vhd" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1684258215870 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[15\] GND " "Pin \"SRAM_ADDR\[15\]\" is stuck at GND" {  } { { "ficheros/sisa.vhd" "" { Text "C:/Users/pec01/Downloads/PEC-FIB-master/Procesador Base - Etapa 7/ficheros/sisa.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1684258217396 "|sisa|SRAM_ADDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[16\] GND " "Pin \"SRAM_ADDR\[16\]\" is stuck at GND" {  } { { "ficheros/sisa.vhd" "" { Text "C:/Users/pec01/Downloads/PEC-FIB-master/Procesador Base - Etapa 7/ficheros/sisa.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1684258217396 "|sisa|SRAM_ADDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[17\] GND " "Pin \"SRAM_ADDR\[17\]\" is stuck at GND" {  } { { "ficheros/sisa.vhd" "" { Text "C:/Users/pec01/Downloads/PEC-FIB-master/Procesador Base - Etapa 7/ficheros/sisa.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1684258217396 "|sisa|SRAM_ADDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_CE_N GND " "Pin \"SRAM_CE_N\" is stuck at GND" {  } { { "ficheros/sisa.vhd" "" { Text "C:/Users/pec01/Downloads/PEC-FIB-master/Procesador Base - Etapa 7/ficheros/sisa.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1684258217396 "|sisa|SRAM_CE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_OE_N GND " "Pin \"SRAM_OE_N\" is stuck at GND" {  } { { "ficheros/sisa.vhd" "" { Text "C:/Users/pec01/Downloads/PEC-FIB-master/Procesador Base - Etapa 7/ficheros/sisa.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1684258217396 "|sisa|SRAM_OE_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1684258217396 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1684258227550 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 384 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 521 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1684258227597 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1684258227597 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_hub.vhd" 181 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1684258227628 "|sisa|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1684258227628 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 303 " "Succesfully connected in-system debug instance \"auto_signaltap_0\" to all 303 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Succesfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Quartus II" 0 -1 1684258228315 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1684258228378 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1684258228378 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "ficheros/sisa.vhd" "" { Text "C:/Users/pec01/Downloads/PEC-FIB-master/Procesador Base - Etapa 7/ficheros/sisa.vhd" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1684258228768 "|sisa|SW[8]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1684258228768 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "8306 " "Implemented 8306 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1684258228768 ""} { "Info" "ICUT_CUT_TM_OPINS" "82 " "Implemented 82 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1684258228768 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "18 " "Implemented 18 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1684258228768 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8016 " "Implemented 8016 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1684258228768 ""} { "Info" "ICUT_CUT_TM_RAMS" "167 " "Implemented 167 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1684258228768 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "4 " "Implemented 4 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1684258228768 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1684258228768 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 75 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 75 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4724 " "Peak virtual memory: 4724 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1684258228800 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 16 19:30:28 2023 " "Processing ended: Tue May 16 19:30:28 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1684258228800 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1684258228800 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1684258228800 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1684258228800 ""}
