m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dD:/arch_project/RISC-pipelined-processor/phase_1
valu
Z0 DXx6 sv_std 3 std 0 22 VYECXdT12H8WgbUP_5Y6:3
Z1 !s110 1672153324
!i10b 1
!s100 >GON^FK9Y:@SH5jY[EjR@0
Z2 !s11b Dg1SIo80bB@j0V0VzS_@n1
IFJ9`^ge<TjI5a20=z`<e`2
Z3 VDg1SIo80bB@j0V0VzS_@n1
S1
Z4 dD:/arch_project/RISC-pipelined-processor/phase_2
Z5 w1672150262
8D:/arch_project/RISC-pipelined-processor/phase_2/execute_stage/alu.sv
FD:/arch_project/RISC-pipelined-processor/phase_2/execute_stage/alu.sv
!i122 24
L0 1 83
Z6 OV;L;2020.1;71
r1
!s85 0
31
Z7 !s108 1672153324.000000
!s107 D:/arch_project/RISC-pipelined-processor/phase_2/execute_stage/alu.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/arch_project/RISC-pipelined-processor/phase_2/execute_stage/alu.sv|
!i113 1
Z8 o-work work -sv
Z9 tCvgOpt 0
vbranch_controller
R0
R1
!i10b 1
!s100 OJ6Li9;C[GG[C<7ifJjoC2
R2
ICiJ^j=4zJlj_m@2l;1A>g1
R3
S1
R4
Z10 w1672085610
8D:/arch_project/RISC-pipelined-processor/phase_2/execute_stage/branch_controller.sv
FD:/arch_project/RISC-pipelined-processor/phase_2/execute_stage/branch_controller.sv
!i122 25
L0 1 41
R6
r1
!s85 0
31
R7
!s107 D:/arch_project/RISC-pipelined-processor/phase_2/execute_stage/branch_controller.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/arch_project/RISC-pipelined-processor/phase_2/execute_stage/branch_controller.sv|
!i113 1
R8
R9
vdecode_stage
R0
Z11 !s110 1672153323
!i10b 1
!s100 C7Uj7_L]PVeCOFGWe]G7<0
R2
I6=8iad1FzZ1YLNY@OjF`d2
R3
S1
R4
R5
8D:/arch_project/RISC-pipelined-processor/phase_2/decode_stage/decode_stage.sv
FD:/arch_project/RISC-pipelined-processor/phase_2/decode_stage/decode_stage.sv
!i122 20
L0 1 153
R6
r1
!s85 0
31
Z12 !s108 1672153323.000000
!s107 D:/arch_project/RISC-pipelined-processor/phase_2/decode_stage/decode_stage.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/arch_project/RISC-pipelined-processor/phase_2/decode_stage/decode_stage.sv|
!i113 1
R8
R9
vexecute_stage
R0
R1
!i10b 1
!s100 gIjUmDIXCRHP01`P]LY1U1
R2
IMoEoDg`n8Tb1NmMZkT0eS3
R3
S1
R4
R5
8D:/arch_project/RISC-pipelined-processor/phase_2/execute_stage/execute_stage.sv
FD:/arch_project/RISC-pipelined-processor/phase_2/execute_stage/execute_stage.sv
!i122 26
L0 1 227
R6
r1
!s85 0
31
R7
!s107 D:/arch_project/RISC-pipelined-processor/phase_2/execute_stage/execute_stage.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/arch_project/RISC-pipelined-processor/phase_2/execute_stage/execute_stage.sv|
!i113 1
R8
R9
vexecute_stage_tb
R0
R1
!i10b 1
!s100 5BMXmVg8<Dh0Z`O?UW[KM3
R2
I4Y6LNR:Rbg8J^NczVb2La0
R3
S1
R4
R10
8D:/arch_project/RISC-pipelined-processor/phase_2/execute_stage/execute_stage_tb.sv
FD:/arch_project/RISC-pipelined-processor/phase_2/execute_stage/execute_stage_tb.sv
!i122 27
L0 1 88
R6
r1
!s85 0
31
R7
!s107 D:/arch_project/RISC-pipelined-processor/phase_2/execute_stage/execute_stage_tb.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/arch_project/RISC-pipelined-processor/phase_2/execute_stage/execute_stage_tb.sv|
!i113 1
R8
R9
vfetch_stage
R0
R1
!i10b 1
!s100 n996L0`ibC1Um2eUAQLHS3
R2
I@Al97MIn7IY1mYg;iOJB@3
R3
S1
R4
R5
8D:/arch_project/RISC-pipelined-processor/phase_2/fetch/fetch_stage.sv
FD:/arch_project/RISC-pipelined-processor/phase_2/fetch/fetch_stage.sv
!i122 29
L0 1 44
R6
r1
!s85 0
31
R7
!s107 D:/arch_project/RISC-pipelined-processor/phase_2/fetch/fetch_stage.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/arch_project/RISC-pipelined-processor/phase_2/fetch/fetch_stage.sv|
!i113 1
R8
R9
vforwarding_unit
R0
R1
!i10b 1
!s100 NQD>nnRD^j[6icG4;?i093
R2
IeAh]LZbX8hmJPdSC2i`Th1
R3
S1
R4
R5
8D:/arch_project/RISC-pipelined-processor/phase_2/execute_stage/forwarding_unit.sv
FD:/arch_project/RISC-pipelined-processor/phase_2/execute_stage/forwarding_unit.sv
!i122 28
L0 1 30
R6
r1
!s85 0
31
R7
!s107 D:/arch_project/RISC-pipelined-processor/phase_2/execute_stage/forwarding_unit.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/arch_project/RISC-pipelined-processor/phase_2/execute_stage/forwarding_unit.sv|
!i113 1
R8
R9
vmem_fetch
R0
R1
!i10b 1
!s100 Qee[MB5R4mJBC?XLY7;aU2
R2
I29W0mR3U?K3?fFiTI]GCS3
R3
S1
R4
R5
8D:/arch_project/RISC-pipelined-processor/phase_2/fetch/mem_fetch.sv
FD:/arch_project/RISC-pipelined-processor/phase_2/fetch/mem_fetch.sv
!i122 30
L0 1 46
R6
r1
!s85 0
31
R7
!s107 D:/arch_project/RISC-pipelined-processor/phase_2/fetch/mem_fetch.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/arch_project/RISC-pipelined-processor/phase_2/fetch/mem_fetch.sv|
!i113 1
R8
R9
vmemory_stage
R0
R11
!i10b 1
!s100 f6zzEFm8R15Ld8X:Ch4120
R2
Ige76glna8zH@>11Do6Na53
R3
S1
R4
w1672151110
8D:/arch_project/RISC-pipelined-processor/phase_2/memory/memory_stage.sv
FD:/arch_project/RISC-pipelined-processor/phase_2/memory/memory_stage.sv
!i122 18
L0 1 114
R6
r1
!s85 0
31
R12
!s107 D:/arch_project/RISC-pipelined-processor/phase_2/memory/memory_stage.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/arch_project/RISC-pipelined-processor/phase_2/memory/memory_stage.sv|
!i113 1
R8
R9
vmemory_stage_without_buffers
R0
R11
!i10b 1
!s100 >lhnS0kNz7PIMMPEam;F=0
R2
I;S[?SdzaGQ@YA4k]]LSQM1
R3
S1
R4
w1672150836
8D:/arch_project/RISC-pipelined-processor/phase_2/memory/memory_stage_without_buffers.sv
FD:/arch_project/RISC-pipelined-processor/phase_2/memory/memory_stage_without_buffers.sv
!i122 19
L0 1 84
R6
r1
!s85 0
31
R12
!s107 D:/arch_project/RISC-pipelined-processor/phase_2/memory/memory_stage_without_buffers.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/arch_project/RISC-pipelined-processor/phase_2/memory/memory_stage_without_buffers.sv|
!i113 1
R8
R9
vprocessor
R0
Z13 !s110 1672153325
!i10b 1
!s100 _L?Yz=D6SA[fk6DGLh1;22
R2
IU:6?C9b_`P<a6U=WimXB70
R3
S1
R4
w1672151539
8D:/arch_project/RISC-pipelined-processor/phase_2/processor.sv
FD:/arch_project/RISC-pipelined-processor/phase_2/processor.sv
!i122 31
L0 1 231
R6
r1
!s85 0
31
Z14 !s108 1672153325.000000
!s107 D:/arch_project/RISC-pipelined-processor/phase_2/processor.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/arch_project/RISC-pipelined-processor/phase_2/processor.sv|
!i113 1
R8
R9
vreg_file
R1
!i10b 1
!s100 7d7g0FQjU9z;4_mKfO7450
R2
IbSY;UB[E9ABT2LnRUlZin1
R3
R4
Z15 w1672049219
8D:/arch_project/RISC-pipelined-processor/phase_2/decode_stage/reg_file.v
FD:/arch_project/RISC-pipelined-processor/phase_2/decode_stage/reg_file.v
!i122 21
L0 1 56
R6
r1
!s85 0
31
R12
!s107 D:/arch_project/RISC-pipelined-processor/phase_2/decode_stage/reg_file.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/arch_project/RISC-pipelined-processor/phase_2/decode_stage/reg_file.v|
!i113 1
Z16 o-work work
R9
vsign_extend
R1
!i10b 1
!s100 ^zWB86i>6z602Sa=5FCPS0
R2
IT:jf==55<ioVjF_=JMZKk0
R3
R4
R15
8D:/arch_project/RISC-pipelined-processor/phase_2/decode_stage/sign_extend.v
FD:/arch_project/RISC-pipelined-processor/phase_2/decode_stage/sign_extend.v
!i122 22
L0 1 11
R6
r1
!s85 0
31
R7
!s107 D:/arch_project/RISC-pipelined-processor/phase_2/decode_stage/sign_extend.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/arch_project/RISC-pipelined-processor/phase_2/decode_stage/sign_extend.v|
!i113 1
R16
R9
vsm
R0
R1
!i10b 1
!s100 ]a2bzo_VUK`ceg0;Ack4_3
R2
IAfg0336Nldl_i^[JDNA9e0
R3
S1
R4
w1672153298
8D:/arch_project/RISC-pipelined-processor/phase_2/decode_stage/sm.sv
FD:/arch_project/RISC-pipelined-processor/phase_2/decode_stage/sm.sv
!i122 23
L0 1 441
R6
r1
!s85 0
31
R7
!s107 D:/arch_project/RISC-pipelined-processor/phase_2/decode_stage/sm.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/arch_project/RISC-pipelined-processor/phase_2/decode_stage/sm.sv|
!i113 1
R8
R9
vvar_reg
R13
!i10b 1
!s100 :G5_cHCBfIjNiZS;<4<kc3
R2
IZk?Y7?Yh_2`TTlXSU;2XI3
R3
R4
R5
8D:/arch_project/RISC-pipelined-processor/phase_2/var_reg.v
FD:/arch_project/RISC-pipelined-processor/phase_2/var_reg.v
!i122 32
L0 1 15
R6
r1
!s85 0
31
R14
!s107 D:/arch_project/RISC-pipelined-processor/phase_2/var_reg.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/arch_project/RISC-pipelined-processor/phase_2/var_reg.v|
!i113 1
R16
R9
vvar_reg_with_enable
R13
!i10b 1
!s100 IfUe_e3<PWgj:l[QC`zT]2
R2
IU1=;?fCD[[[?PXn2oRXcQ0
R3
R4
R5
8D:/arch_project/RISC-pipelined-processor/phase_2/var_reg_with_enable.v
FD:/arch_project/RISC-pipelined-processor/phase_2/var_reg_with_enable.v
!i122 33
L0 1 17
R6
r1
!s85 0
31
R14
!s107 D:/arch_project/RISC-pipelined-processor/phase_2/var_reg_with_enable.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/arch_project/RISC-pipelined-processor/phase_2/var_reg_with_enable.v|
!i113 1
R16
R9
vwrite_back_stage
R11
!i10b 1
!s100 i6MD1N<MIaMzHBQz7];GA0
R2
IFddL9E?KDjYaB<ll=;^UA0
R3
R4
R5
8D:/arch_project/RISC-pipelined-processor/phase_2/write back/write_back_stage.v
FD:/arch_project/RISC-pipelined-processor/phase_2/write back/write_back_stage.v
!i122 17
L0 1 29
R6
r1
!s85 0
31
R12
!s107 D:/arch_project/RISC-pipelined-processor/phase_2/write back/write_back_stage.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/arch_project/RISC-pipelined-processor/phase_2/write back/write_back_stage.v|
!i113 1
R16
R9
