{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/mem_saida_seq.v " "Source file: C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/mem_saida_seq.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1734121582685 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1734121582685 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/mem_saida_seq.v " "Source file: C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/mem_saida_seq.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1734121582714 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1734121582714 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/mem_saida_seq.v " "Source file: C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/mem_saida_seq.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1734121582743 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1734121582743 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1734121583099 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1734121583100 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 13 17:26:23 2024 " "Processing started: Fri Dec 13 17:26:23 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1734121583100 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734121583100 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE2_115_Default -c DE2_115_Default " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE2_115_Default -c DE2_115_Default" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734121583100 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "2 " "Parallel compilation is enabled and will use up to 2 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1734121583486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/video_sync_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file v/video_sync_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 video_sync_generator " "Found entity 1: video_sync_generator" {  } { { "V/video_sync_generator.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/V/video_sync_generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734121590790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734121590790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file v/vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "V/vga_controller.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/V/vga_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734121590791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734121590791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/vga_audio_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file v/vga_audio_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Audio_PLL " "Found entity 1: VGA_Audio_PLL" {  } { { "V/VGA_Audio_PLL.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/V/VGA_Audio_PLL.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734121590794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734121590794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/seg7_lut_8.v 1 1 " "Found 1 design units, including 1 entities, in source file v/seg7_lut_8.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_LUT_8 " "Found entity 1: SEG7_LUT_8" {  } { { "V/SEG7_LUT_8.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/V/SEG7_LUT_8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734121590795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734121590795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/seg7_lut.v 1 1 " "Found 1 design units, including 1 entities, in source file v/seg7_lut.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_LUT " "Found entity 1: SEG7_LUT" {  } { { "V/SEG7_LUT.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/V/SEG7_LUT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734121590797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734121590797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/reset_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file v/reset_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reset_Delay " "Found entity 1: Reset_Delay" {  } { { "V/Reset_Delay.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/V/Reset_Delay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734121590798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734121590798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/lcd_test.v 1 1 " "Found 1 design units, including 1 entities, in source file v/lcd_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_TEST " "Found entity 1: LCD_TEST" {  } { { "V/LCD_TEST.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/V/LCD_TEST.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734121590800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734121590800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/lcd_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file v/lcd_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_Controller " "Found entity 1: LCD_Controller" {  } { { "V/LCD_Controller.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/V/LCD_Controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734121590802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734121590802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/lcd.v 1 1 " "Found 1 design units, including 1 entities, in source file v/lcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD " "Found entity 1: LCD" {  } { { "V/LCD.V" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/V/LCD.V" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734121590804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734121590804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/img_index.v 1 1 " "Found 1 design units, including 1 entities, in source file v/img_index.v" { { "Info" "ISGN_ENTITY_NAME" "1 img_index " "Found entity 1: img_index" {  } { { "V/img_index.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/V/img_index.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734121590805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734121590805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/img_data.v 1 1 " "Found 1 design units, including 1 entities, in source file v/img_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 img_data " "Found entity 1: img_data" {  } { { "V/img_data.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/V/img_data.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734121590807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734121590807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/i2c_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file v/i2c_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_Controller " "Found entity 1: I2C_Controller" {  } { { "V/I2C_Controller.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/V/I2C_Controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734121590809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734121590809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/i2c_av_config.v 1 1 " "Found 1 design units, including 1 entities, in source file v/i2c_av_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_AV_Config " "Found entity 1: I2C_AV_Config" {  } { { "V/I2C_AV_Config.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/V/I2C_AV_Config.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734121590810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734121590810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/audio_dac.v 1 1 " "Found 1 design units, including 1 entities, in source file v/audio_dac.v" { { "Info" "ISGN_ENTITY_NAME" "1 AUDIO_DAC " "Found entity 1: AUDIO_DAC" {  } { { "V/AUDIO_DAC.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/V/AUDIO_DAC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734121590812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734121590812 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "DE2_115_Default.v(512) " "Verilog HDL warning at DE2_115_Default.v(512): extended using \"x\" or \"z\"" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 512 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1734121590814 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "DE2_115_Default.v(530) " "Verilog HDL warning at DE2_115_Default.v(530): extended using \"x\" or \"z\"" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 530 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1734121590814 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "DE2_115_Default.v(531) " "Verilog HDL warning at DE2_115_Default.v(531): extended using \"x\" or \"z\"" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 531 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1734121590814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_default.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_default.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_Default " "Found entity 1: DE2_115_Default" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734121590815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734121590815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_saida_seq.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_saida_seq.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem_saida_seq " "Found entity 1: mem_saida_seq" {  } { { "mem_saida_seq.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/mem_saida_seq.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734121590816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734121590816 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "OTG_FSPEED DE2_115_Default.v(534) " "Verilog HDL Implicit Net warning at DE2_115_Default.v(534): created implicit net for \"OTG_FSPEED\"" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 534 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734121590817 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "OTG_LSPEED DE2_115_Default.v(535) " "Verilog HDL Implicit Net warning at DE2_115_Default.v(535): created implicit net for \"OTG_LSPEED\"" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 535 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734121590817 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE2_115_Default " "Elaborating entity \"DE2_115_Default\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1734121590903 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "OTG_FSPEED DE2_115_Default.v(534) " "Verilog HDL or VHDL warning at DE2_115_Default.v(534): object \"OTG_FSPEED\" assigned a value but never read" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 534 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1734121590905 "|DE2_115_Default"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "OTG_LSPEED DE2_115_Default.v(535) " "Verilog HDL or VHDL warning at DE2_115_Default.v(535): object \"OTG_LSPEED\" assigned a value but never read" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 535 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1734121590905 "|DE2_115_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[8..7\] DE2_115_Default.v(255) " "Output port \"LEDG\[8..7\]\" at DE2_115_Default.v(255) has no driver" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 255 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1734121590905 "|DE2_115_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[5\] DE2_115_Default.v(255) " "Output port \"LEDG\[5\]\" at DE2_115_Default.v(255) has no driver" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 255 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1734121590905 "|DE2_115_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[3\] DE2_115_Default.v(255) " "Output port \"LEDG\[3\]\" at DE2_115_Default.v(255) has no driver" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 255 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1734121590905 "|DE2_115_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[1\] DE2_115_Default.v(255) " "Output port \"LEDG\[1\]\" at DE2_115_Default.v(255) has no driver" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 255 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1734121590905 "|DE2_115_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET0_TX_DATA DE2_115_Default.v(339) " "Output port \"ENET0_TX_DATA\" at DE2_115_Default.v(339) has no driver" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 339 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1734121590905 "|DE2_115_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET1_TX_DATA DE2_115_Default.v(357) " "Output port \"ENET1_TX_DATA\" at DE2_115_Default.v(357) has no driver" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 357 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1734121590905 "|DE2_115_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_ADDR DE2_115_Default.v(372) " "Output port \"OTG_ADDR\" at DE2_115_Default.v(372) has no driver" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 372 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1734121590905 "|DE2_115_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR DE2_115_Default.v(383) " "Output port \"DRAM_ADDR\" at DE2_115_Default.v(383) has no driver" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 383 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1734121590905 "|DE2_115_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA DE2_115_Default.v(384) " "Output port \"DRAM_BA\" at DE2_115_Default.v(384) has no driver" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 384 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1734121590905 "|DE2_115_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_DQM DE2_115_Default.v(390) " "Output port \"DRAM_DQM\" at DE2_115_Default.v(390) has no driver" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 390 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1734121590905 "|DE2_115_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_ADDR DE2_115_Default.v(395) " "Output port \"SRAM_ADDR\" at DE2_115_Default.v(395) has no driver" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 395 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1734121590905 "|DE2_115_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_ADDR DE2_115_Default.v(404) " "Output port \"FL_ADDR\" at DE2_115_Default.v(404) has no driver" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 404 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1734121590905 "|DE2_115_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HSMC_TX_D_P DE2_115_Default.v(432) " "Output port \"HSMC_TX_D_P\" at DE2_115_Default.v(432) has no driver" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 432 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1734121590905 "|DE2_115_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SMA_CLKOUT DE2_115_Default.v(252) " "Output port \"SMA_CLKOUT\" at DE2_115_Default.v(252) has no driver" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 252 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1734121590905 "|DE2_115_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "UART_CTS DE2_115_Default.v(283) " "Output port \"UART_CTS\" at DE2_115_Default.v(283) has no driver" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 283 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1734121590905 "|DE2_115_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "UART_TXD DE2_115_Default.v(286) " "Output port \"UART_TXD\" at DE2_115_Default.v(286) has no driver" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 286 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1734121590906 "|DE2_115_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_SYNC_N DE2_115_Default.v(307) " "Output port \"VGA_SYNC_N\" at DE2_115_Default.v(307) has no driver" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 307 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1734121590906 "|DE2_115_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET0_GTX_CLK DE2_115_Default.v(327) " "Output port \"ENET0_GTX_CLK\" at DE2_115_Default.v(327) has no driver" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 327 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1734121590906 "|DE2_115_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET0_MDC DE2_115_Default.v(329) " "Output port \"ENET0_MDC\" at DE2_115_Default.v(329) has no driver" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 329 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1734121590906 "|DE2_115_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET0_RST_N DE2_115_Default.v(331) " "Output port \"ENET0_RST_N\" at DE2_115_Default.v(331) has no driver" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 331 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1734121590906 "|DE2_115_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET0_TX_EN DE2_115_Default.v(340) " "Output port \"ENET0_TX_EN\" at DE2_115_Default.v(340) has no driver" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 340 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1734121590906 "|DE2_115_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET0_TX_ER DE2_115_Default.v(341) " "Output port \"ENET0_TX_ER\" at DE2_115_Default.v(341) has no driver" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 341 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1734121590906 "|DE2_115_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET1_GTX_CLK DE2_115_Default.v(345) " "Output port \"ENET1_GTX_CLK\" at DE2_115_Default.v(345) has no driver" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 345 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1734121590906 "|DE2_115_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET1_MDC DE2_115_Default.v(347) " "Output port \"ENET1_MDC\" at DE2_115_Default.v(347) has no driver" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 347 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1734121590906 "|DE2_115_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET1_RST_N DE2_115_Default.v(349) " "Output port \"ENET1_RST_N\" at DE2_115_Default.v(349) has no driver" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 349 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1734121590906 "|DE2_115_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET1_TX_EN DE2_115_Default.v(358) " "Output port \"ENET1_TX_EN\" at DE2_115_Default.v(358) has no driver" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 358 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1734121590906 "|DE2_115_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET1_TX_ER DE2_115_Default.v(359) " "Output port \"ENET1_TX_ER\" at DE2_115_Default.v(359) has no driver" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 359 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1734121590906 "|DE2_115_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TD_RESET_N DE2_115_Default.v(366) " "Output port \"TD_RESET_N\" at DE2_115_Default.v(366) has no driver" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 366 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1734121590906 "|DE2_115_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_CS_N DE2_115_Default.v(373) " "Output port \"OTG_CS_N\" at DE2_115_Default.v(373) has no driver" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 373 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1734121590906 "|DE2_115_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_WR_N DE2_115_Default.v(374) " "Output port \"OTG_WR_N\" at DE2_115_Default.v(374) has no driver" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 374 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1734121590906 "|DE2_115_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_RD_N DE2_115_Default.v(375) " "Output port \"OTG_RD_N\" at DE2_115_Default.v(375) has no driver" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 375 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1734121590906 "|DE2_115_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_RST_N DE2_115_Default.v(377) " "Output port \"OTG_RST_N\" at DE2_115_Default.v(377) has no driver" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 377 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1734121590906 "|DE2_115_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CAS_N DE2_115_Default.v(385) " "Output port \"DRAM_CAS_N\" at DE2_115_Default.v(385) has no driver" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 385 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1734121590906 "|DE2_115_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CKE DE2_115_Default.v(386) " "Output port \"DRAM_CKE\" at DE2_115_Default.v(386) has no driver" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 386 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1734121590906 "|DE2_115_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CLK DE2_115_Default.v(387) " "Output port \"DRAM_CLK\" at DE2_115_Default.v(387) has no driver" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 387 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1734121590906 "|DE2_115_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CS_N DE2_115_Default.v(388) " "Output port \"DRAM_CS_N\" at DE2_115_Default.v(388) has no driver" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 388 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1734121590906 "|DE2_115_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_RAS_N DE2_115_Default.v(391) " "Output port \"DRAM_RAS_N\" at DE2_115_Default.v(391) has no driver" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 391 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1734121590906 "|DE2_115_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_WE_N DE2_115_Default.v(392) " "Output port \"DRAM_WE_N\" at DE2_115_Default.v(392) has no driver" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 392 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1734121590906 "|DE2_115_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_CE_N DE2_115_Default.v(396) " "Output port \"SRAM_CE_N\" at DE2_115_Default.v(396) has no driver" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 396 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1734121590906 "|DE2_115_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_LB_N DE2_115_Default.v(398) " "Output port \"SRAM_LB_N\" at DE2_115_Default.v(398) has no driver" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 398 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1734121590906 "|DE2_115_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_OE_N DE2_115_Default.v(399) " "Output port \"SRAM_OE_N\" at DE2_115_Default.v(399) has no driver" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 399 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1734121590906 "|DE2_115_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_UB_N DE2_115_Default.v(400) " "Output port \"SRAM_UB_N\" at DE2_115_Default.v(400) has no driver" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 400 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1734121590906 "|DE2_115_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_WE_N DE2_115_Default.v(401) " "Output port \"SRAM_WE_N\" at DE2_115_Default.v(401) has no driver" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 401 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1734121590906 "|DE2_115_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_CE_N DE2_115_Default.v(405) " "Output port \"FL_CE_N\" at DE2_115_Default.v(405) has no driver" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 405 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1734121590906 "|DE2_115_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_OE_N DE2_115_Default.v(407) " "Output port \"FL_OE_N\" at DE2_115_Default.v(407) has no driver" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 407 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1734121590906 "|DE2_115_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_RST_N DE2_115_Default.v(408) " "Output port \"FL_RST_N\" at DE2_115_Default.v(408) has no driver" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 408 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1734121590906 "|DE2_115_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_WE_N DE2_115_Default.v(410) " "Output port \"FL_WE_N\" at DE2_115_Default.v(410) has no driver" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 410 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1734121590906 "|DE2_115_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_WP_N DE2_115_Default.v(411) " "Output port \"FL_WP_N\" at DE2_115_Default.v(411) has no driver" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 411 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1734121590906 "|DE2_115_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HSMC_CLKOUT_P1 DE2_115_Default.v(425) " "Output port \"HSMC_CLKOUT_P1\" at DE2_115_Default.v(425) has no driver" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 425 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1734121590906 "|DE2_115_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HSMC_CLKOUT_P2 DE2_115_Default.v(426) " "Output port \"HSMC_CLKOUT_P2\" at DE2_115_Default.v(426) has no driver" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 426 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1734121590906 "|DE2_115_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HSMC_CLKOUT0 DE2_115_Default.v(427) " "Output port \"HSMC_CLKOUT0\" at DE2_115_Default.v(427) has no driver" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 427 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1734121590906 "|DE2_115_Default"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reset_Delay Reset_Delay:r0 " "Elaborating entity \"Reset_Delay\" for hierarchy \"Reset_Delay:r0\"" {  } { { "DE2_115_Default.v" "r0" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 581 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734121590907 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 Reset_Delay.v(10) " "Verilog HDL assignment warning at Reset_Delay.v(10): truncated value with size 32 to match size of target (20)" {  } { { "V/Reset_Delay.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/V/Reset_Delay.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1734121590908 "|DE2_115_Default|Reset_Delay:r0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Audio_PLL VGA_Audio_PLL:p1 " "Elaborating entity \"VGA_Audio_PLL\" for hierarchy \"VGA_Audio_PLL:p1\"" {  } { { "DE2_115_Default.v" "p1" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 583 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734121590908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll VGA_Audio_PLL:p1\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"VGA_Audio_PLL:p1\|altpll:altpll_component\"" {  } { { "V/VGA_Audio_PLL.v" "altpll_component" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/V/VGA_Audio_PLL.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734121590938 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_Audio_PLL:p1\|altpll:altpll_component " "Elaborated megafunction instantiation \"VGA_Audio_PLL:p1\|altpll:altpll_component\"" {  } { { "V/VGA_Audio_PLL.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/V/VGA_Audio_PLL.v" 107 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734121590939 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_Audio_PLL:p1\|altpll:altpll_component " "Instantiated megafunction \"VGA_Audio_PLL:p1\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734121590940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734121590940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734121590940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734121590940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734121590940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 25 " "Parameter \"clk1_divide_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734121590940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734121590940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 9 " "Parameter \"clk1_multiply_by\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734121590940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734121590940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 2 " "Parameter \"clk2_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734121590940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734121590940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734121590940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift -10000 " "Parameter \"clk2_phase_shift\" = \"-10000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734121590940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734121590940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734121590940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734121590940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734121590940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SOURCE_SYNCHRONOUS " "Parameter \"operation_mode\" = \"SOURCE_SYNCHRONOUS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734121590940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734121590940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734121590940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734121590940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734121590940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734121590940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734121590940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734121590940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734121590940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734121590940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734121590940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734121590940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734121590940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734121590940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734121590940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734121590940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734121590940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734121590940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734121590940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734121590940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734121590940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734121590940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734121590940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734121590940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734121590940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734121590940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734121590940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734121590940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734121590940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734121590940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734121590940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734121590940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734121590940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734121590940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734121590940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734121590940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734121590940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734121590940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734121590940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734121590940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734121590940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734121590940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734121590940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734121590940 ""}  } { { "V/VGA_Audio_PLL.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/V/VGA_Audio_PLL.v" 107 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1734121590940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_k3n2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_k3n2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_k3n2 " "Found entity 1: altpll_k3n2" {  } { { "db/altpll_k3n2.tdf" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/db/altpll_k3n2.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734121590979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734121590979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_k3n2 VGA_Audio_PLL:p1\|altpll:altpll_component\|altpll_k3n2:auto_generated " "Elaborating entity \"altpll_k3n2\" for hierarchy \"VGA_Audio_PLL:p1\|altpll:altpll_component\|altpll_k3n2:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734121590979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_controller:vga_ins " "Elaborating entity \"vga_controller\" for hierarchy \"vga_controller:vga_ins\"" {  } { { "DE2_115_Default.v" "vga_ins" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 601 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734121590981 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 vga_controller.v(50) " "Verilog HDL assignment warning at vga_controller.v(50): truncated value with size 32 to match size of target (19)" {  } { { "V/vga_controller.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/V/vga_controller.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1734121590982 "|DE2_115_Default|vga_controller:vga_ins"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "video_sync_generator vga_controller:vga_ins\|video_sync_generator:LTM_ins " "Elaborating entity \"video_sync_generator\" for hierarchy \"vga_controller:vga_ins\|video_sync_generator:LTM_ins\"" {  } { { "V/vga_controller.v" "LTM_ins" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/V/vga_controller.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734121590983 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 video_sync_generator.v(77) " "Verilog HDL assignment warning at video_sync_generator.v(77): truncated value with size 32 to match size of target (10)" {  } { { "V/video_sync_generator.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/V/video_sync_generator.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1734121590984 "|DE2_115_Default|vga_controller:vga_ins|video_sync_generator:LTM_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 video_sync_generator.v(80) " "Verilog HDL assignment warning at video_sync_generator.v(80): truncated value with size 32 to match size of target (11)" {  } { { "V/video_sync_generator.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/V/video_sync_generator.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1734121590984 "|DE2_115_Default|vga_controller:vga_ins|video_sync_generator:LTM_ins"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_saida_seq vga_controller:vga_ins\|mem_saida_seq:memu0 " "Elaborating entity \"mem_saida_seq\" for hierarchy \"vga_controller:vga_ins\|mem_saida_seq:memu0\"" {  } { { "V/vga_controller.v" "memu0" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/V/vga_controller.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734121590984 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "memoria_oponente mem_saida_seq.v(14) " "Verilog HDL or VHDL warning at mem_saida_seq.v(14): object \"memoria_oponente\" assigned a value but never read" {  } { { "mem_saida_seq.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/mem_saida_seq.v" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1734121591293 "|DE2_115_Default|vga_controller:vga_ins|mem_saida_seq:memu0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 mem_saida_seq.v(29) " "Verilog HDL assignment warning at mem_saida_seq.v(29): truncated value with size 32 to match size of target (10)" {  } { { "mem_saida_seq.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/mem_saida_seq.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1734121591314 "|DE2_115_Default|vga_controller:vga_ins|mem_saida_seq:memu0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 mem_saida_seq.v(30) " "Verilog HDL assignment warning at mem_saida_seq.v(30): truncated value with size 32 to match size of target (9)" {  } { { "mem_saida_seq.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/mem_saida_seq.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1734121591314 "|DE2_115_Default|vga_controller:vga_ins|mem_saida_seq:memu0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 mem_saida_seq.v(110) " "Verilog HDL assignment warning at mem_saida_seq.v(110): truncated value with size 32 to match size of target (10)" {  } { { "mem_saida_seq.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/mem_saida_seq.v" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1734121957096 "|DE2_115_Default|vga_controller:vga_ins|mem_saida_seq:memu0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 mem_saida_seq.v(111) " "Verilog HDL assignment warning at mem_saida_seq.v(111): truncated value with size 32 to match size of target (10)" {  } { { "mem_saida_seq.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/mem_saida_seq.v" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1734121957096 "|DE2_115_Default|vga_controller:vga_ins|mem_saida_seq:memu0"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "mem_saida_seq.v(109) " "Verilog HDL Case Statement information at mem_saida_seq.v(109): all case item expressions in this case statement are onehot" {  } { { "mem_saida_seq.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/mem_saida_seq.v" 109 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1734121957096 "|DE2_115_Default|vga_controller:vga_ins|mem_saida_seq:memu0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 mem_saida_seq.v(124) " "Verilog HDL assignment warning at mem_saida_seq.v(124): truncated value with size 32 to match size of target (9)" {  } { { "mem_saida_seq.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/mem_saida_seq.v" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1734121957097 "|DE2_115_Default|vga_controller:vga_ins|mem_saida_seq:memu0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 mem_saida_seq.v(125) " "Verilog HDL assignment warning at mem_saida_seq.v(125): truncated value with size 32 to match size of target (9)" {  } { { "mem_saida_seq.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/mem_saida_seq.v" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1734121957097 "|DE2_115_Default|vga_controller:vga_ins|mem_saida_seq:memu0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 mem_saida_seq.v(126) " "Verilog HDL assignment warning at mem_saida_seq.v(126): truncated value with size 32 to match size of target (9)" {  } { { "mem_saida_seq.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/mem_saida_seq.v" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1734121957097 "|DE2_115_Default|vga_controller:vga_ins|mem_saida_seq:memu0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 mem_saida_seq.v(127) " "Verilog HDL assignment warning at mem_saida_seq.v(127): truncated value with size 32 to match size of target (9)" {  } { { "mem_saida_seq.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/mem_saida_seq.v" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1734121957097 "|DE2_115_Default|vga_controller:vga_ins|mem_saida_seq:memu0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 mem_saida_seq.v(132) " "Verilog HDL assignment warning at mem_saida_seq.v(132): truncated value with size 32 to match size of target (10)" {  } { { "mem_saida_seq.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/mem_saida_seq.v" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1734121957097 "|DE2_115_Default|vga_controller:vga_ins|mem_saida_seq:memu0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memoria_fundo.data_a 0 mem_saida_seq.v(12) " "Net \"memoria_fundo.data_a\" at mem_saida_seq.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "mem_saida_seq.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/mem_saida_seq.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1734121957542 "|DE2_115_Default|vga_controller:vga_ins|mem_saida_seq:memu0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memoria_fundo.waddr_a 0 mem_saida_seq.v(12) " "Net \"memoria_fundo.waddr_a\" at mem_saida_seq.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "mem_saida_seq.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/mem_saida_seq.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1734121957542 "|DE2_115_Default|vga_controller:vga_ins|mem_saida_seq:memu0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memoria_carro.data_a 0 mem_saida_seq.v(13) " "Net \"memoria_carro.data_a\" at mem_saida_seq.v(13) has no driver or initial value, using a default initial value '0'" {  } { { "mem_saida_seq.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/mem_saida_seq.v" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1734121957542 "|DE2_115_Default|vga_controller:vga_ins|mem_saida_seq:memu0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memoria_carro.waddr_a 0 mem_saida_seq.v(13) " "Net \"memoria_carro.waddr_a\" at mem_saida_seq.v(13) has no driver or initial value, using a default initial value '0'" {  } { { "mem_saida_seq.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/mem_saida_seq.v" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1734121957542 "|DE2_115_Default|vga_controller:vga_ins|mem_saida_seq:memu0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memoria_fundo.we_a 0 mem_saida_seq.v(12) " "Net \"memoria_fundo.we_a\" at mem_saida_seq.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "mem_saida_seq.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/mem_saida_seq.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1734121957546 "|DE2_115_Default|vga_controller:vga_ins|mem_saida_seq:memu0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memoria_carro.we_a 0 mem_saida_seq.v(13) " "Net \"memoria_carro.we_a\" at mem_saida_seq.v(13) has no driver or initial value, using a default initial value '0'" {  } { { "mem_saida_seq.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/mem_saida_seq.v" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1734121957546 "|DE2_115_Default|vga_controller:vga_ins|mem_saida_seq:memu0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_AV_Config I2C_AV_Config:u3 " "Elaborating entity \"I2C_AV_Config\" for hierarchy \"I2C_AV_Config:u3\"" {  } { { "DE2_115_Default.v" "u3" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 617 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734121957635 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 I2C_AV_Config.v(55) " "Verilog HDL assignment warning at I2C_AV_Config.v(55): truncated value with size 32 to match size of target (16)" {  } { { "V/I2C_AV_Config.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/V/I2C_AV_Config.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1734121957650 "|DE2_115_Default|I2C_AV_Config:u3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 I2C_AV_Config.v(106) " "Verilog HDL assignment warning at I2C_AV_Config.v(106): truncated value with size 32 to match size of target (6)" {  } { { "V/I2C_AV_Config.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/V/I2C_AV_Config.v" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1734121957650 "|DE2_115_Default|I2C_AV_Config:u3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_Controller I2C_AV_Config:u3\|I2C_Controller:u0 " "Elaborating entity \"I2C_Controller\" for hierarchy \"I2C_AV_Config:u3\|I2C_Controller:u0\"" {  } { { "V/I2C_AV_Config.v" "u0" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/V/I2C_AV_Config.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734121957651 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_Controller.v(78) " "Verilog HDL assignment warning at I2C_Controller.v(78): truncated value with size 32 to match size of target (1)" {  } { { "V/I2C_Controller.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/V/I2C_Controller.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1734121957663 "|DE2_115_Default|I2C_AV_Config:u3|I2C_Controller:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_Controller.v(77) " "Verilog HDL assignment warning at I2C_Controller.v(77): truncated value with size 32 to match size of target (1)" {  } { { "V/I2C_Controller.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/V/I2C_Controller.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1734121957663 "|DE2_115_Default|I2C_AV_Config:u3|I2C_Controller:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 I2C_Controller.v(90) " "Verilog HDL assignment warning at I2C_Controller.v(90): truncated value with size 32 to match size of target (6)" {  } { { "V/I2C_Controller.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/V/I2C_Controller.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1734121957663 "|DE2_115_Default|I2C_AV_Config:u3|I2C_Controller:u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AUDIO_DAC AUDIO_DAC:u4 " "Elaborating entity \"AUDIO_DAC\" for hierarchy \"AUDIO_DAC:u4\"" {  } { { "DE2_115_Default.v" "u4" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 626 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734121957664 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 AUDIO_DAC.v(92) " "Verilog HDL assignment warning at AUDIO_DAC.v(92): truncated value with size 32 to match size of target (4)" {  } { { "V/AUDIO_DAC.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/V/AUDIO_DAC.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1734121957677 "|DE2_115_Default|AUDIO_DAC:u4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 AUDIO_DAC.v(117) " "Verilog HDL assignment warning at AUDIO_DAC.v(117): truncated value with size 32 to match size of target (9)" {  } { { "V/AUDIO_DAC.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/V/AUDIO_DAC.v" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1734121957677 "|DE2_115_Default|AUDIO_DAC:u4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 AUDIO_DAC.v(125) " "Verilog HDL assignment warning at AUDIO_DAC.v(125): truncated value with size 32 to match size of target (8)" {  } { { "V/AUDIO_DAC.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/V/AUDIO_DAC.v" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1734121957677 "|DE2_115_Default|AUDIO_DAC:u4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 AUDIO_DAC.v(133) " "Verilog HDL assignment warning at AUDIO_DAC.v(133): truncated value with size 32 to match size of target (7)" {  } { { "V/AUDIO_DAC.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/V/AUDIO_DAC.v" 133 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1734121957677 "|DE2_115_Default|AUDIO_DAC:u4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 AUDIO_DAC.v(146) " "Verilog HDL assignment warning at AUDIO_DAC.v(146): truncated value with size 32 to match size of target (6)" {  } { { "V/AUDIO_DAC.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/V/AUDIO_DAC.v" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1734121957677 "|DE2_115_Default|AUDIO_DAC:u4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 AUDIO_DAC.v(160) " "Verilog HDL assignment warning at AUDIO_DAC.v(160): truncated value with size 32 to match size of target (20)" {  } { { "V/AUDIO_DAC.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/V/AUDIO_DAC.v" 160 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1734121957677 "|DE2_115_Default|AUDIO_DAC:u4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 22 AUDIO_DAC.v(196) " "Verilog HDL assignment warning at AUDIO_DAC.v(196): truncated value with size 32 to match size of target (22)" {  } { { "V/AUDIO_DAC.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/V/AUDIO_DAC.v" 196 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1734121957677 "|DE2_115_Default|AUDIO_DAC:u4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 AUDIO_DAC.v(227) " "Verilog HDL assignment warning at AUDIO_DAC.v(227): truncated value with size 32 to match size of target (18)" {  } { { "V/AUDIO_DAC.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/V/AUDIO_DAC.v" 227 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1734121957677 "|DE2_115_Default|AUDIO_DAC:u4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 AUDIO_DAC.v(256) " "Verilog HDL assignment warning at AUDIO_DAC.v(256): truncated value with size 32 to match size of target (4)" {  } { { "V/AUDIO_DAC.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/V/AUDIO_DAC.v" 256 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1734121957677 "|DE2_115_Default|AUDIO_DAC:u4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_TEST LCD_TEST:u5 " "Elaborating entity \"LCD_TEST\" for hierarchy \"LCD_TEST:u5\"" {  } { { "DE2_115_Default.v" "u5" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 636 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734121957678 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 LCD_TEST.v(57) " "Verilog HDL assignment warning at LCD_TEST.v(57): truncated value with size 32 to match size of target (18)" {  } { { "V/LCD_TEST.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/V/LCD_TEST.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1734121957690 "|DE2_115_Default|LCD_TEST:u5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 LCD_TEST.v(65) " "Verilog HDL assignment warning at LCD_TEST.v(65): truncated value with size 32 to match size of target (6)" {  } { { "V/LCD_TEST.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/V/LCD_TEST.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1734121957690 "|DE2_115_Default|LCD_TEST:u5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_Controller LCD_TEST:u5\|LCD_Controller:u0 " "Elaborating entity \"LCD_Controller\" for hierarchy \"LCD_TEST:u5\|LCD_Controller:u0\"" {  } { { "V/LCD_TEST.v" "u0" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/V/LCD_TEST.v" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734121957691 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 LCD_Controller.v(66) " "Verilog HDL assignment warning at LCD_Controller.v(66): truncated value with size 32 to match size of target (5)" {  } { { "V/LCD_Controller.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/V/LCD_Controller.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1734121957703 "|DE2_115_Default|LCD_TEST:u5|LCD_Controller:u0"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "vga_controller:vga_ins\|mem_saida_seq:memu0\|memoria_carro " "RAM logic \"vga_controller:vga_ins\|mem_saida_seq:memu0\|memoria_carro\" is uninferred due to asynchronous read logic" {  } { { "mem_saida_seq.v" "memoria_carro" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/mem_saida_seq.v" 13 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1734121958213 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1734121958213 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "524288 307200 C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/db/DE2_115_Default.ram0_mem_saida_seq_87da8436.hdl.mif " "Memory depth (524288) in the design file differs from memory depth (307200) in the Memory Initialization File \"C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/db/DE2_115_Default.ram0_mem_saida_seq_87da8436.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1734121959297 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "8192 6048 C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/db/DE2_115_Default.ram1_mem_saida_seq_87da8436.hdl.mif " "Memory depth (8192) in the design file differs from memory depth (6048) in the Memory Initialization File \"C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/db/DE2_115_Default.ram1_mem_saida_seq_87da8436.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1734122211596 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_controller:vga_ins\|mem_saida_seq:memu0\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_controller:vga_ins\|mem_saida_seq:memu0\|Div0\"" {  } { { "mem_saida_seq.v" "Div0" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/mem_saida_seq.v" 30 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1734122349750 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_controller:vga_ins\|mem_saida_seq:memu0\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_controller:vga_ins\|mem_saida_seq:memu0\|Mod0\"" {  } { { "mem_saida_seq.v" "Mod0" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/mem_saida_seq.v" 29 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1734122349750 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_controller:vga_ins\|mem_saida_seq:memu0\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_controller:vga_ins\|mem_saida_seq:memu0\|Mod1\"" {  } { { "mem_saida_seq.v" "Mod1" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/mem_saida_seq.v" 132 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1734122349750 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "vga_controller:vga_ins\|mem_saida_seq:memu0\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"vga_controller:vga_ins\|mem_saida_seq:memu0\|Mult0\"" {  } { { "mem_saida_seq.v" "Mult0" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/mem_saida_seq.v" 132 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1734122349750 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1734122349750 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_controller:vga_ins\|mem_saida_seq:memu0\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"vga_controller:vga_ins\|mem_saida_seq:memu0\|lpm_divide:Div0\"" {  } { { "mem_saida_seq.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/mem_saida_seq.v" 30 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734122349805 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_controller:vga_ins\|mem_saida_seq:memu0\|lpm_divide:Div0 " "Instantiated megafunction \"vga_controller:vga_ins\|mem_saida_seq:memu0\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 19 " "Parameter \"LPM_WIDTHN\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734122349805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734122349805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734122349805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734122349805 ""}  } { { "mem_saida_seq.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/mem_saida_seq.v" 30 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1734122349805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ikm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ikm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ikm " "Found entity 1: lpm_divide_ikm" {  } { { "db/lpm_divide_ikm.tdf" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/db/lpm_divide_ikm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734122349841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734122349841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_anh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_anh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_anh " "Found entity 1: sign_div_unsign_anh" {  } { { "db/sign_div_unsign_anh.tdf" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/db/sign_div_unsign_anh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734122349866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734122349866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_8af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_8af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_8af " "Found entity 1: alt_u_div_8af" {  } { { "db/alt_u_div_8af.tdf" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/db/alt_u_div_8af.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734122349903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734122349903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734122349971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734122349971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734122350021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734122350021 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_controller:vga_ins\|mem_saida_seq:memu0\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"vga_controller:vga_ins\|mem_saida_seq:memu0\|lpm_divide:Mod0\"" {  } { { "mem_saida_seq.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/mem_saida_seq.v" 29 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734122350070 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_controller:vga_ins\|mem_saida_seq:memu0\|lpm_divide:Mod0 " "Instantiated megafunction \"vga_controller:vga_ins\|mem_saida_seq:memu0\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 19 " "Parameter \"LPM_WIDTHN\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734122350070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734122350070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734122350070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734122350070 ""}  } { { "mem_saida_seq.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/mem_saida_seq.v" 29 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1734122350070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_lcm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_lcm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_lcm " "Found entity 1: lpm_divide_lcm" {  } { { "db/lpm_divide_lcm.tdf" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/db/lpm_divide_lcm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734122350105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734122350105 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_controller:vga_ins\|mem_saida_seq:memu0\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"vga_controller:vga_ins\|mem_saida_seq:memu0\|lpm_divide:Mod1\"" {  } { { "mem_saida_seq.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/mem_saida_seq.v" 132 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734122350140 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_controller:vga_ins\|mem_saida_seq:memu0\|lpm_divide:Mod1 " "Instantiated megafunction \"vga_controller:vga_ins\|mem_saida_seq:memu0\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734122350140 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 2 " "Parameter \"LPM_WIDTHD\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734122350140 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734122350140 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734122350140 ""}  } { { "mem_saida_seq.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/mem_saida_seq.v" 132 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1734122350140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_3bm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_3bm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_3bm " "Found entity 1: lpm_divide_3bm" {  } { { "db/lpm_divide_3bm.tdf" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/db/lpm_divide_3bm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734122350175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734122350175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_olh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_olh " "Found entity 1: sign_div_unsign_olh" {  } { { "db/sign_div_unsign_olh.tdf" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/db/sign_div_unsign_olh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734122350199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734122350199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_47f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_47f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_47f " "Found entity 1: alt_u_div_47f" {  } { { "db/alt_u_div_47f.tdf" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/db/alt_u_div_47f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734122350230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734122350230 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_controller:vga_ins\|mem_saida_seq:memu0\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"vga_controller:vga_ins\|mem_saida_seq:memu0\|lpm_mult:Mult0\"" {  } { { "mem_saida_seq.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/mem_saida_seq.v" 132 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734122350289 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_controller:vga_ins\|mem_saida_seq:memu0\|lpm_mult:Mult0 " "Instantiated megafunction \"vga_controller:vga_ins\|mem_saida_seq:memu0\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 2 " "Parameter \"LPM_WIDTHA\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734122350289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734122350289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 9 " "Parameter \"LPM_WIDTHP\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734122350289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 9 " "Parameter \"LPM_WIDTHR\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734122350289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734122350289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734122350289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734122350289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734122350289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734122350289 ""}  } { { "mem_saida_seq.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/mem_saida_seq.v" 132 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1734122350289 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vga_controller:vga_ins\|mem_saida_seq:memu0\|lpm_mult:Mult0\|multcore:mult_core vga_controller:vga_ins\|mem_saida_seq:memu0\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"vga_controller:vga_ins\|mem_saida_seq:memu0\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"vga_controller:vga_ins\|mem_saida_seq:memu0\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "mem_saida_seq.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/mem_saida_seq.v" 132 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734122350337 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vga_controller:vga_ins\|mem_saida_seq:memu0\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder vga_controller:vga_ins\|mem_saida_seq:memu0\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"vga_controller:vga_ins\|mem_saida_seq:memu0\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"vga_controller:vga_ins\|mem_saida_seq:memu0\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "mem_saida_seq.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/mem_saida_seq.v" 132 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734122350367 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vga_controller:vga_ins\|mem_saida_seq:memu0\|lpm_mult:Mult0\|altshift:external_latency_ffs vga_controller:vga_ins\|mem_saida_seq:memu0\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"vga_controller:vga_ins\|mem_saida_seq:memu0\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"vga_controller:vga_ins\|mem_saida_seq:memu0\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "mem_saida_seq.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/mem_saida_seq.v" 132 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734122350398 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1734122350736 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "AUD_DACDAT " "Inserted always-enabled tri-state buffer between \"AUD_DACDAT\" and its non-tri-state driver." {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 314 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1734122350760 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "I2C_SCLK " "Inserted always-enabled tri-state buffer between \"I2C_SCLK\" and its non-tri-state driver." {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 323 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1734122350760 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[0\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[0\]\" and its non-tri-state driver." {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 276 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1734122350760 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[1\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[1\]\" and its non-tri-state driver." {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 276 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1734122350760 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[2\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[2\]\" and its non-tri-state driver." {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 276 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1734122350760 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[3\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[3\]\" and its non-tri-state driver." {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 276 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1734122350760 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[4\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[4\]\" and its non-tri-state driver." {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 276 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1734122350760 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[5\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[5\]\" and its non-tri-state driver." {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 276 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1734122350760 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[6\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[6\]\" and its non-tri-state driver." {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 276 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1734122350760 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[7\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[7\]\" and its non-tri-state driver." {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 276 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1734122350760 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "AUD_BCLK " "Inserted always-enabled tri-state buffer between \"AUD_BCLK\" and its non-tri-state driver." {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 313 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1734122350760 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "AUD_DACLRCK " "Inserted always-enabled tri-state buffer between \"AUD_DACLRCK\" and its non-tri-state driver." {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 315 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1734122350760 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1734122350760 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK " "bidirectional pin \"PS2_CLK\" has no driver" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 289 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1734122350760 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT " "bidirectional pin \"PS2_DAT\" has no driver" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 290 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1734122350760 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK2 " "bidirectional pin \"PS2_CLK2\" has no driver" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 291 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1734122350760 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT2 " "bidirectional pin \"PS2_DAT2\" has no driver" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 292 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1734122350760 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[0\] " "bidirectional pin \"SRAM_DQ\[0\]\" has no driver" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 397 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1734122350760 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[1\] " "bidirectional pin \"SRAM_DQ\[1\]\" has no driver" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 397 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1734122350760 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[2\] " "bidirectional pin \"SRAM_DQ\[2\]\" has no driver" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 397 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1734122350760 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[3\] " "bidirectional pin \"SRAM_DQ\[3\]\" has no driver" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 397 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1734122350760 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[4\] " "bidirectional pin \"SRAM_DQ\[4\]\" has no driver" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 397 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1734122350760 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[5\] " "bidirectional pin \"SRAM_DQ\[5\]\" has no driver" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 397 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1734122350760 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[6\] " "bidirectional pin \"SRAM_DQ\[6\]\" has no driver" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 397 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1734122350760 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[7\] " "bidirectional pin \"SRAM_DQ\[7\]\" has no driver" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 397 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1734122350760 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[8\] " "bidirectional pin \"SRAM_DQ\[8\]\" has no driver" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 397 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1734122350760 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[9\] " "bidirectional pin \"SRAM_DQ\[9\]\" has no driver" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 397 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1734122350760 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[10\] " "bidirectional pin \"SRAM_DQ\[10\]\" has no driver" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 397 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1734122350760 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[11\] " "bidirectional pin \"SRAM_DQ\[11\]\" has no driver" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 397 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1734122350760 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[12\] " "bidirectional pin \"SRAM_DQ\[12\]\" has no driver" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 397 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1734122350760 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[13\] " "bidirectional pin \"SRAM_DQ\[13\]\" has no driver" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 397 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1734122350760 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[14\] " "bidirectional pin \"SRAM_DQ\[14\]\" has no driver" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 397 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1734122350760 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[15\] " "bidirectional pin \"SRAM_DQ\[15\]\" has no driver" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 397 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1734122350760 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_D\[0\] " "bidirectional pin \"HSMC_D\[0\]\" has no driver" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 428 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1734122350760 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_D\[1\] " "bidirectional pin \"HSMC_D\[1\]\" has no driver" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 428 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1734122350760 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_D\[2\] " "bidirectional pin \"HSMC_D\[2\]\" has no driver" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 428 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1734122350760 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_D\[3\] " "bidirectional pin \"HSMC_D\[3\]\" has no driver" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 428 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1734122350760 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EX_IO\[0\] " "bidirectional pin \"EX_IO\[0\]\" has no driver" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 435 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1734122350760 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EX_IO\[1\] " "bidirectional pin \"EX_IO\[1\]\" has no driver" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 435 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1734122350760 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EX_IO\[2\] " "bidirectional pin \"EX_IO\[2\]\" has no driver" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 435 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1734122350760 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EX_IO\[3\] " "bidirectional pin \"EX_IO\[3\]\" has no driver" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 435 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1734122350760 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EX_IO\[4\] " "bidirectional pin \"EX_IO\[4\]\" has no driver" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 435 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1734122350760 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EX_IO\[5\] " "bidirectional pin \"EX_IO\[5\]\" has no driver" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 435 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1734122350760 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EX_IO\[6\] " "bidirectional pin \"EX_IO\[6\]\" has no driver" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 435 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1734122350760 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1734122350760 ""}
{ "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS_HDR" "" "Removed fan-outs from the following always-disabled I/O buffers" { { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "AUD_DACDAT AUD_DACDAT " "Removed fan-out from the always-disabled I/O buffer \"AUD_DACDAT\" to the node \"AUD_DACDAT\"" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 314 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1734122350766 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "I2C_SCLK I2C_SCLK " "Removed fan-out from the always-disabled I/O buffer \"I2C_SCLK\" to the node \"I2C_SCLK\"" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 323 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1734122350766 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "SD_DAT\[0\] SD_DAT\[0\] " "Removed fan-out from the always-disabled I/O buffer \"SD_DAT\[0\]\" to the node \"SD_DAT\[0\]\"" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 297 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1734122350766 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "SD_DAT\[1\] SD_DAT\[1\] " "Removed fan-out from the always-disabled I/O buffer \"SD_DAT\[1\]\" to the node \"SD_DAT\[1\]\"" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 297 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1734122350766 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "SD_DAT\[2\] SD_DAT\[2\] " "Removed fan-out from the always-disabled I/O buffer \"SD_DAT\[2\]\" to the node \"SD_DAT\[2\]\"" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 297 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1734122350766 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "SD_DAT\[3\] SD_DAT\[3\] " "Removed fan-out from the always-disabled I/O buffer \"SD_DAT\[3\]\" to the node \"SD_DAT\[3\]\"" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 297 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1734122350766 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "AUD_BCLK AUD_BCLK " "Removed fan-out from the always-disabled I/O buffer \"AUD_BCLK\" to the node \"AUD_BCLK\"" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 313 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1734122350766 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "AUD_DACLRCK AUD_DACLRCK " "Removed fan-out from the always-disabled I/O buffer \"AUD_DACLRCK\" to the node \"AUD_DACLRCK\"" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 315 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1734122350766 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "I2C_SDAT I2C_SDAT " "Removed fan-out from the always-disabled I/O buffer \"I2C_SDAT\" to the node \"I2C_SDAT\"" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 324 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1734122350766 ""}  } {  } 0 13027 "Removed fan-outs from the following always-disabled I/O buffers" 0 0 "Analysis & Synthesis" 0 -1 1734122350766 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "V/I2C_Controller.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/V/I2C_Controller.v" 72 -1 0 } } { "mem_saida_seq.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/mem_saida_seq.v" 101 -1 0 } } { "V/I2C_Controller.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/V/I2C_Controller.v" 68 -1 0 } } { "V/I2C_Controller.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/V/I2C_Controller.v" 63 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1734122350774 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1734122350774 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[0\]~synth " "Node \"LCD_DATA\[0\]~synth\"" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 276 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1734122355560 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[1\]~synth " "Node \"LCD_DATA\[1\]~synth\"" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 276 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1734122355560 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[2\]~synth " "Node \"LCD_DATA\[2\]~synth\"" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 276 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1734122355560 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[3\]~synth " "Node \"LCD_DATA\[3\]~synth\"" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 276 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1734122355560 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[4\]~synth " "Node \"LCD_DATA\[4\]~synth\"" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 276 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1734122355560 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[5\]~synth " "Node \"LCD_DATA\[5\]~synth\"" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 276 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1734122355560 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[6\]~synth " "Node \"LCD_DATA\[6\]~synth\"" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 276 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1734122355560 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[7\]~synth " "Node \"LCD_DATA\[7\]~synth\"" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 276 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1734122355560 ""} { "Warning" "WMLS_MLS_NODE_NAME" "AUD_BCLK~synth " "Node \"AUD_BCLK~synth\"" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 313 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1734122355560 ""} { "Warning" "WMLS_MLS_NODE_NAME" "AUD_DACLRCK~synth " "Node \"AUD_DACLRCK~synth\"" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 315 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1734122355560 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1734122355560 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SMA_CLKOUT GND " "Pin \"SMA_CLKOUT\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 252 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734122355562 "|DE2_115_Default|SMA_CLKOUT"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[1\] GND " "Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 255 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734122355562 "|DE2_115_Default|LEDG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 255 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734122355562 "|DE2_115_Default|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 255 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734122355562 "|DE2_115_Default|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] VCC " "Pin \"LEDG\[6\]\" is stuck at VCC" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 255 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734122355562 "|DE2_115_Default|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 255 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734122355562 "|DE2_115_Default|LEDG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[8\] GND " "Pin \"LEDG\[8\]\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 255 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734122355562 "|DE2_115_Default|LEDG[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 265 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734122355562 "|DE2_115_Default|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 265 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734122355562 "|DE2_115_Default|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 265 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734122355562 "|DE2_115_Default|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 265 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734122355562 "|DE2_115_Default|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 265 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734122355562 "|DE2_115_Default|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 265 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734122355562 "|DE2_115_Default|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] VCC " "Pin \"HEX0\[6\]\" is stuck at VCC" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 265 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734122355562 "|DE2_115_Default|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 266 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734122355562 "|DE2_115_Default|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] VCC " "Pin \"HEX1\[1\]\" is stuck at VCC" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 266 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734122355562 "|DE2_115_Default|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 266 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734122355562 "|DE2_115_Default|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 266 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734122355562 "|DE2_115_Default|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 266 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734122355562 "|DE2_115_Default|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 266 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734122355562 "|DE2_115_Default|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] VCC " "Pin \"HEX1\[6\]\" is stuck at VCC" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 266 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734122355562 "|DE2_115_Default|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 267 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734122355562 "|DE2_115_Default|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 267 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734122355562 "|DE2_115_Default|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 267 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734122355562 "|DE2_115_Default|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 267 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734122355562 "|DE2_115_Default|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 267 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734122355562 "|DE2_115_Default|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 267 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734122355562 "|DE2_115_Default|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] VCC " "Pin \"HEX2\[6\]\" is stuck at VCC" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 267 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734122355562 "|DE2_115_Default|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] VCC " "Pin \"HEX3\[0\]\" is stuck at VCC" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 268 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734122355562 "|DE2_115_Default|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 268 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734122355562 "|DE2_115_Default|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 268 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734122355562 "|DE2_115_Default|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 268 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734122355562 "|DE2_115_Default|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] VCC " "Pin \"HEX3\[4\]\" is stuck at VCC" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 268 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734122355562 "|DE2_115_Default|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] VCC " "Pin \"HEX3\[5\]\" is stuck at VCC" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 268 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734122355562 "|DE2_115_Default|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 268 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734122355562 "|DE2_115_Default|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 269 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734122355562 "|DE2_115_Default|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 269 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734122355562 "|DE2_115_Default|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 269 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734122355562 "|DE2_115_Default|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 269 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734122355562 "|DE2_115_Default|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 269 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734122355562 "|DE2_115_Default|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 269 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734122355562 "|DE2_115_Default|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] VCC " "Pin \"HEX4\[6\]\" is stuck at VCC" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 269 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734122355562 "|DE2_115_Default|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] VCC " "Pin \"HEX5\[0\]\" is stuck at VCC" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 270 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734122355562 "|DE2_115_Default|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] VCC " "Pin \"HEX5\[1\]\" is stuck at VCC" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 270 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734122355562 "|DE2_115_Default|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] VCC " "Pin \"HEX5\[2\]\" is stuck at VCC" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 270 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734122355562 "|DE2_115_Default|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] VCC " "Pin \"HEX5\[3\]\" is stuck at VCC" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 270 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734122355562 "|DE2_115_Default|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] VCC " "Pin \"HEX5\[4\]\" is stuck at VCC" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 270 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734122355562 "|DE2_115_Default|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] VCC " "Pin \"HEX5\[5\]\" is stuck at VCC" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 270 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734122355562 "|DE2_115_Default|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] VCC " "Pin \"HEX5\[6\]\" is stuck at VCC" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 270 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734122355562 "|DE2_115_Default|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[0\] VCC " "Pin \"HEX6\[0\]\" is stuck at VCC" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 271 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734122355562 "|DE2_115_Default|HEX6[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[1\] VCC " "Pin \"HEX6\[1\]\" is stuck at VCC" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 271 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734122355562 "|DE2_115_Default|HEX6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[2\] VCC " "Pin \"HEX6\[2\]\" is stuck at VCC" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 271 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734122355562 "|DE2_115_Default|HEX6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[3\] VCC " "Pin \"HEX6\[3\]\" is stuck at VCC" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 271 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734122355562 "|DE2_115_Default|HEX6[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[4\] VCC " "Pin \"HEX6\[4\]\" is stuck at VCC" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 271 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734122355562 "|DE2_115_Default|HEX6[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[5\] VCC " "Pin \"HEX6\[5\]\" is stuck at VCC" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 271 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734122355562 "|DE2_115_Default|HEX6[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[6\] VCC " "Pin \"HEX6\[6\]\" is stuck at VCC" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 271 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734122355562 "|DE2_115_Default|HEX6[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[0\] VCC " "Pin \"HEX7\[0\]\" is stuck at VCC" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 272 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734122355562 "|DE2_115_Default|HEX7[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[1\] VCC " "Pin \"HEX7\[1\]\" is stuck at VCC" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 272 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734122355562 "|DE2_115_Default|HEX7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[2\] VCC " "Pin \"HEX7\[2\]\" is stuck at VCC" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 272 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734122355562 "|DE2_115_Default|HEX7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[3\] VCC " "Pin \"HEX7\[3\]\" is stuck at VCC" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 272 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734122355562 "|DE2_115_Default|HEX7[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[4\] VCC " "Pin \"HEX7\[4\]\" is stuck at VCC" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 272 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734122355562 "|DE2_115_Default|HEX7[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[5\] VCC " "Pin \"HEX7\[5\]\" is stuck at VCC" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 272 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734122355562 "|DE2_115_Default|HEX7[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[6\] VCC " "Pin \"HEX7\[6\]\" is stuck at VCC" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 272 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734122355562 "|DE2_115_Default|HEX7[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_BLON GND " "Pin \"LCD_BLON\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 275 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734122355562 "|DE2_115_Default|LCD_BLON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_ON VCC " "Pin \"LCD_ON\" is stuck at VCC" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 278 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734122355562 "|DE2_115_Default|LCD_ON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RW GND " "Pin \"LCD_RW\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 280 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734122355562 "|DE2_115_Default|LCD_RW"} { "Warning" "WMLS_MLS_STUCK_PIN" "UART_CTS GND " "Pin \"UART_CTS\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 283 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734122355562 "|DE2_115_Default|UART_CTS"} { "Warning" "WMLS_MLS_STUCK_PIN" "UART_TXD GND " "Pin \"UART_TXD\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 286 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734122355562 "|DE2_115_Default|UART_TXD"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 307 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734122355562 "|DE2_115_Default|VGA_SYNC_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET0_GTX_CLK GND " "Pin \"ENET0_GTX_CLK\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 327 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734122355562 "|DE2_115_Default|ENET0_GTX_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET0_MDC GND " "Pin \"ENET0_MDC\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 329 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734122355562 "|DE2_115_Default|ENET0_MDC"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET0_RST_N GND " "Pin \"ENET0_RST_N\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 331 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734122355562 "|DE2_115_Default|ENET0_RST_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET0_TX_DATA\[0\] GND " "Pin \"ENET0_TX_DATA\[0\]\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 339 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734122355562 "|DE2_115_Default|ENET0_TX_DATA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET0_TX_DATA\[1\] GND " "Pin \"ENET0_TX_DATA\[1\]\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 339 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734122355562 "|DE2_115_Default|ENET0_TX_DATA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET0_TX_DATA\[2\] GND " "Pin \"ENET0_TX_DATA\[2\]\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 339 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734122355562 "|DE2_115_Default|ENET0_TX_DATA[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET0_TX_DATA\[3\] GND " "Pin \"ENET0_TX_DATA\[3\]\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 339 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734122355562 "|DE2_115_Default|ENET0_TX_DATA[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET0_TX_EN GND " "Pin \"ENET0_TX_EN\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 340 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734122355562 "|DE2_115_Default|ENET0_TX_EN"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET0_TX_ER GND " "Pin \"ENET0_TX_ER\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 341 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734122355562 "|DE2_115_Default|ENET0_TX_ER"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET1_GTX_CLK GND " "Pin \"ENET1_GTX_CLK\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 345 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734122355562 "|DE2_115_Default|ENET1_GTX_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET1_MDC GND " "Pin \"ENET1_MDC\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 347 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734122355562 "|DE2_115_Default|ENET1_MDC"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET1_RST_N GND " "Pin \"ENET1_RST_N\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 349 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734122355562 "|DE2_115_Default|ENET1_RST_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET1_TX_DATA\[0\] GND " "Pin \"ENET1_TX_DATA\[0\]\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 357 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734122355562 "|DE2_115_Default|ENET1_TX_DATA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET1_TX_DATA\[1\] GND " "Pin \"ENET1_TX_DATA\[1\]\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 357 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734122355562 "|DE2_115_Default|ENET1_TX_DATA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET1_TX_DATA\[2\] GND " "Pin \"ENET1_TX_DATA\[2\]\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 357 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734122355562 "|DE2_115_Default|ENET1_TX_DATA[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET1_TX_DATA\[3\] GND " "Pin \"ENET1_TX_DATA\[3\]\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 357 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734122355562 "|DE2_115_Default|ENET1_TX_DATA[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET1_TX_EN GND " "Pin \"ENET1_TX_EN\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 358 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734122355562 "|DE2_115_Default|ENET1_TX_EN"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET1_TX_ER GND " "Pin \"ENET1_TX_ER\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 359 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734122355562 "|DE2_115_Default|ENET1_TX_ER"} { "Warning" "WMLS_MLS_STUCK_PIN" "TD_RESET_N GND " "Pin \"TD_RESET_N\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 366 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734122355562 "|DE2_115_Default|TD_RESET_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_ADDR\[0\] GND " "Pin \"OTG_ADDR\[0\]\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 372 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734122355562 "|DE2_115_Default|OTG_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_ADDR\[1\] GND " "Pin \"OTG_ADDR\[1\]\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 372 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734122355562 "|DE2_115_Default|OTG_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_CS_N GND " "Pin \"OTG_CS_N\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 373 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734122355562 "|DE2_115_Default|OTG_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_WR_N GND " "Pin \"OTG_WR_N\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 374 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734122355562 "|DE2_115_Default|OTG_WR_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_RD_N GND " "Pin \"OTG_RD_N\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 375 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734122355562 "|DE2_115_Default|OTG_RD_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_RST_N GND " "Pin \"OTG_RST_N\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 377 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734122355562 "|DE2_115_Default|OTG_RST_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[0\] GND " "Pin \"DRAM_ADDR\[0\]\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 383 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734122355562 "|DE2_115_Default|DRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[1\] GND " "Pin \"DRAM_ADDR\[1\]\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 383 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734122355562 "|DE2_115_Default|DRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[2\] GND " "Pin \"DRAM_ADDR\[2\]\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 383 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734122355562 "|DE2_115_Default|DRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[3\] GND " "Pin \"DRAM_ADDR\[3\]\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 383 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734122355562 "|DE2_115_Default|DRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[4\] GND " "Pin \"DRAM_ADDR\[4\]\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 383 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734122355562 "|DE2_115_Default|DRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[5\] GND " "Pin \"DRAM_ADDR\[5\]\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 383 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734122355562 "|DE2_115_Default|DRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[6\] GND " "Pin \"DRAM_ADDR\[6\]\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 383 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734122355562 "|DE2_115_Default|DRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[7\] GND " "Pin \"DRAM_ADDR\[7\]\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 383 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734122355562 "|DE2_115_Default|DRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[8\] GND " "Pin \"DRAM_ADDR\[8\]\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 383 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734122355562 "|DE2_115_Default|DRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[9\] GND " "Pin \"DRAM_ADDR\[9\]\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 383 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734122355562 "|DE2_115_Default|DRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[10\] GND " "Pin \"DRAM_ADDR\[10\]\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 383 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734122355562 "|DE2_115_Default|DRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[11\] GND " "Pin \"DRAM_ADDR\[11\]\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 383 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734122355562 "|DE2_115_Default|DRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[12\] GND " "Pin \"DRAM_ADDR\[12\]\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 383 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734122355562 "|DE2_115_Default|DRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[0\] GND " "Pin \"DRAM_BA\[0\]\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 384 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734122355562 "|DE2_115_Default|DRAM_BA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[1\] GND " "Pin \"DRAM_BA\[1\]\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 384 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734122355562 "|DE2_115_Default|DRAM_BA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CAS_N GND " "Pin \"DRAM_CAS_N\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 385 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734122355562 "|DE2_115_Default|DRAM_CAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE GND " "Pin \"DRAM_CKE\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 386 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734122355562 "|DE2_115_Default|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CLK GND " "Pin \"DRAM_CLK\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 387 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734122355562 "|DE2_115_Default|DRAM_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CS_N GND " "Pin \"DRAM_CS_N\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 388 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734122355562 "|DE2_115_Default|DRAM_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_DQM\[0\] GND " "Pin \"DRAM_DQM\[0\]\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 390 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734122355562 "|DE2_115_Default|DRAM_DQM[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_DQM\[1\] GND " "Pin \"DRAM_DQM\[1\]\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 390 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734122355562 "|DE2_115_Default|DRAM_DQM[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_DQM\[2\] GND " "Pin \"DRAM_DQM\[2\]\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 390 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734122355562 "|DE2_115_Default|DRAM_DQM[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_DQM\[3\] GND " "Pin \"DRAM_DQM\[3\]\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 390 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734122355562 "|DE2_115_Default|DRAM_DQM[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_RAS_N GND " "Pin \"DRAM_RAS_N\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 391 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734122355562 "|DE2_115_Default|DRAM_RAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_WE_N GND " "Pin \"DRAM_WE_N\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 392 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734122355562 "|DE2_115_Default|DRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[0\] GND " "Pin \"SRAM_ADDR\[0\]\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 395 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734122355562 "|DE2_115_Default|SRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[1\] GND " "Pin \"SRAM_ADDR\[1\]\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 395 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734122355562 "|DE2_115_Default|SRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[2\] GND " "Pin \"SRAM_ADDR\[2\]\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 395 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734122355562 "|DE2_115_Default|SRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[3\] GND " "Pin \"SRAM_ADDR\[3\]\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 395 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734122355562 "|DE2_115_Default|SRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[4\] GND " "Pin \"SRAM_ADDR\[4\]\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 395 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734122355562 "|DE2_115_Default|SRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[5\] GND " "Pin \"SRAM_ADDR\[5\]\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 395 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734122355562 "|DE2_115_Default|SRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[6\] GND " "Pin \"SRAM_ADDR\[6\]\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 395 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734122355562 "|DE2_115_Default|SRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[7\] GND " "Pin \"SRAM_ADDR\[7\]\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 395 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734122355562 "|DE2_115_Default|SRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[8\] GND " "Pin \"SRAM_ADDR\[8\]\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 395 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734122355562 "|DE2_115_Default|SRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[9\] GND " "Pin \"SRAM_ADDR\[9\]\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 395 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734122355562 "|DE2_115_Default|SRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[10\] GND " "Pin \"SRAM_ADDR\[10\]\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 395 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734122355562 "|DE2_115_Default|SRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[11\] GND " "Pin \"SRAM_ADDR\[11\]\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 395 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734122355562 "|DE2_115_Default|SRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[12\] GND " "Pin \"SRAM_ADDR\[12\]\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 395 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734122355562 "|DE2_115_Default|SRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[13\] GND " "Pin \"SRAM_ADDR\[13\]\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 395 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734122355562 "|DE2_115_Default|SRAM_ADDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[14\] GND " "Pin \"SRAM_ADDR\[14\]\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 395 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734122355562 "|DE2_115_Default|SRAM_ADDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[15\] GND " "Pin \"SRAM_ADDR\[15\]\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 395 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734122355562 "|DE2_115_Default|SRAM_ADDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[16\] GND " "Pin \"SRAM_ADDR\[16\]\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 395 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734122355562 "|DE2_115_Default|SRAM_ADDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[17\] GND " "Pin \"SRAM_ADDR\[17\]\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 395 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734122355562 "|DE2_115_Default|SRAM_ADDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[18\] GND " "Pin \"SRAM_ADDR\[18\]\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 395 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734122355562 "|DE2_115_Default|SRAM_ADDR[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[19\] GND " "Pin \"SRAM_ADDR\[19\]\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 395 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734122355562 "|DE2_115_Default|SRAM_ADDR[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_CE_N GND " "Pin \"SRAM_CE_N\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 396 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734122355562 "|DE2_115_Default|SRAM_CE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_LB_N GND " "Pin \"SRAM_LB_N\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 398 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734122355562 "|DE2_115_Default|SRAM_LB_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_OE_N GND " "Pin \"SRAM_OE_N\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 399 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734122355562 "|DE2_115_Default|SRAM_OE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_UB_N GND " "Pin \"SRAM_UB_N\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 400 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734122355562 "|DE2_115_Default|SRAM_UB_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_WE_N GND " "Pin \"SRAM_WE_N\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 401 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734122355562 "|DE2_115_Default|SRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[0\] GND " "Pin \"FL_ADDR\[0\]\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 404 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734122355562 "|DE2_115_Default|FL_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[1\] GND " "Pin \"FL_ADDR\[1\]\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 404 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734122355562 "|DE2_115_Default|FL_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[2\] GND " "Pin \"FL_ADDR\[2\]\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 404 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734122355562 "|DE2_115_Default|FL_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[3\] GND " "Pin \"FL_ADDR\[3\]\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 404 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734122355562 "|DE2_115_Default|FL_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[4\] GND " "Pin \"FL_ADDR\[4\]\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 404 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734122355562 "|DE2_115_Default|FL_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[5\] GND " "Pin \"FL_ADDR\[5\]\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 404 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734122355562 "|DE2_115_Default|FL_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[6\] GND " "Pin \"FL_ADDR\[6\]\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 404 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734122355562 "|DE2_115_Default|FL_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[7\] GND " "Pin \"FL_ADDR\[7\]\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 404 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734122355562 "|DE2_115_Default|FL_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[8\] GND " "Pin \"FL_ADDR\[8\]\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 404 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734122355562 "|DE2_115_Default|FL_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[9\] GND " "Pin \"FL_ADDR\[9\]\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 404 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734122355562 "|DE2_115_Default|FL_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[10\] GND " "Pin \"FL_ADDR\[10\]\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 404 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734122355562 "|DE2_115_Default|FL_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[11\] GND " "Pin \"FL_ADDR\[11\]\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 404 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734122355562 "|DE2_115_Default|FL_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[12\] GND " "Pin \"FL_ADDR\[12\]\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 404 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734122355562 "|DE2_115_Default|FL_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[13\] GND " "Pin \"FL_ADDR\[13\]\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 404 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734122355562 "|DE2_115_Default|FL_ADDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[14\] GND " "Pin \"FL_ADDR\[14\]\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 404 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734122355562 "|DE2_115_Default|FL_ADDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[15\] GND " "Pin \"FL_ADDR\[15\]\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 404 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734122355562 "|DE2_115_Default|FL_ADDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[16\] GND " "Pin \"FL_ADDR\[16\]\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 404 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734122355562 "|DE2_115_Default|FL_ADDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[17\] GND " "Pin \"FL_ADDR\[17\]\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 404 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734122355562 "|DE2_115_Default|FL_ADDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[18\] GND " "Pin \"FL_ADDR\[18\]\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 404 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734122355562 "|DE2_115_Default|FL_ADDR[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[19\] GND " "Pin \"FL_ADDR\[19\]\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 404 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734122355562 "|DE2_115_Default|FL_ADDR[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[20\] GND " "Pin \"FL_ADDR\[20\]\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 404 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734122355562 "|DE2_115_Default|FL_ADDR[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[21\] GND " "Pin \"FL_ADDR\[21\]\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 404 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734122355562 "|DE2_115_Default|FL_ADDR[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[22\] GND " "Pin \"FL_ADDR\[22\]\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 404 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734122355562 "|DE2_115_Default|FL_ADDR[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_CE_N GND " "Pin \"FL_CE_N\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 405 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734122355562 "|DE2_115_Default|FL_CE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_OE_N GND " "Pin \"FL_OE_N\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 407 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734122355562 "|DE2_115_Default|FL_OE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_RST_N GND " "Pin \"FL_RST_N\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 408 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734122355562 "|DE2_115_Default|FL_RST_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_WE_N GND " "Pin \"FL_WE_N\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 410 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734122355562 "|DE2_115_Default|FL_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_WP_N GND " "Pin \"FL_WP_N\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 411 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734122355562 "|DE2_115_Default|FL_WP_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_CLKOUT_P1 GND " "Pin \"HSMC_CLKOUT_P1\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 425 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734122355562 "|DE2_115_Default|HSMC_CLKOUT_P1"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_CLKOUT_P2 GND " "Pin \"HSMC_CLKOUT_P2\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 426 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734122355562 "|DE2_115_Default|HSMC_CLKOUT_P2"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_CLKOUT0 GND " "Pin \"HSMC_CLKOUT0\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 427 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734122355562 "|DE2_115_Default|HSMC_CLKOUT0"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_TX_D_P\[0\] GND " "Pin \"HSMC_TX_D_P\[0\]\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 432 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734122355562 "|DE2_115_Default|HSMC_TX_D_P[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_TX_D_P\[1\] GND " "Pin \"HSMC_TX_D_P\[1\]\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 432 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734122355562 "|DE2_115_Default|HSMC_TX_D_P[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_TX_D_P\[2\] GND " "Pin \"HSMC_TX_D_P\[2\]\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 432 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734122355562 "|DE2_115_Default|HSMC_TX_D_P[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_TX_D_P\[3\] GND " "Pin \"HSMC_TX_D_P\[3\]\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 432 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734122355562 "|DE2_115_Default|HSMC_TX_D_P[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_TX_D_P\[4\] GND " "Pin \"HSMC_TX_D_P\[4\]\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 432 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734122355562 "|DE2_115_Default|HSMC_TX_D_P[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_TX_D_P\[5\] GND " "Pin \"HSMC_TX_D_P\[5\]\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 432 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734122355562 "|DE2_115_Default|HSMC_TX_D_P[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_TX_D_P\[6\] GND " "Pin \"HSMC_TX_D_P\[6\]\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 432 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734122355562 "|DE2_115_Default|HSMC_TX_D_P[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_TX_D_P\[7\] GND " "Pin \"HSMC_TX_D_P\[7\]\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 432 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734122355562 "|DE2_115_Default|HSMC_TX_D_P[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_TX_D_P\[8\] GND " "Pin \"HSMC_TX_D_P\[8\]\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 432 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734122355562 "|DE2_115_Default|HSMC_TX_D_P[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_TX_D_P\[9\] GND " "Pin \"HSMC_TX_D_P\[9\]\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 432 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734122355562 "|DE2_115_Default|HSMC_TX_D_P[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_TX_D_P\[10\] GND " "Pin \"HSMC_TX_D_P\[10\]\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 432 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734122355562 "|DE2_115_Default|HSMC_TX_D_P[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_TX_D_P\[11\] GND " "Pin \"HSMC_TX_D_P\[11\]\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 432 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734122355562 "|DE2_115_Default|HSMC_TX_D_P[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_TX_D_P\[12\] GND " "Pin \"HSMC_TX_D_P\[12\]\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 432 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734122355562 "|DE2_115_Default|HSMC_TX_D_P[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_TX_D_P\[13\] GND " "Pin \"HSMC_TX_D_P\[13\]\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 432 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734122355562 "|DE2_115_Default|HSMC_TX_D_P[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_TX_D_P\[14\] GND " "Pin \"HSMC_TX_D_P\[14\]\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 432 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734122355562 "|DE2_115_Default|HSMC_TX_D_P[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_TX_D_P\[15\] GND " "Pin \"HSMC_TX_D_P\[15\]\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 432 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734122355562 "|DE2_115_Default|HSMC_TX_D_P[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_TX_D_P\[16\] GND " "Pin \"HSMC_TX_D_P\[16\]\" is stuck at GND" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 432 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734122355562 "|DE2_115_Default|HSMC_TX_D_P[16]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1734122355562 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1734122355687 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "47 " "47 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1734122365305 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.map.smsg " "Generated suppressed messages file C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734122365587 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1734122365864 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734122365864 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "VGA_Audio_PLL:p1\|altpll:altpll_component\|altpll_k3n2:auto_generated\|pll1 CLK\[2\] clk2_multiply_by clk2_divide_by " "PLL \"VGA_Audio_PLL:p1\|altpll:altpll_component\|altpll_k3n2:auto_generated\|pll1\" has parameters clk2_multiply_by and clk2_divide_by specified but port CLK\[2\] is not connected" {  } { { "db/altpll_k3n2.tdf" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/db/altpll_k3n2.tdf" 29 2 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "V/VGA_Audio_PLL.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/V/VGA_Audio_PLL.v" 107 0 0 } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 583 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1734122366117 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "86 " "Design contains 86 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 247 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734122366242 "|DE2_115_Default|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENETCLK_25 " "No output dependent on input pin \"ENETCLK_25\"" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 248 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734122366242 "|DE2_115_Default|ENETCLK_25"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SMA_CLKIN " "No output dependent on input pin \"SMA_CLKIN\"" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 251 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734122366242 "|DE2_115_Default|SMA_CLKIN"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 259 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734122366242 "|DE2_115_Default|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 259 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734122366242 "|DE2_115_Default|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 262 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734122366242 "|DE2_115_Default|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 262 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734122366242 "|DE2_115_Default|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 262 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734122366242 "|DE2_115_Default|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 262 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734122366242 "|DE2_115_Default|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 262 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734122366242 "|DE2_115_Default|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 262 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734122366242 "|DE2_115_Default|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 262 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734122366242 "|DE2_115_Default|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 262 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734122366242 "|DE2_115_Default|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 262 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734122366242 "|DE2_115_Default|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 262 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734122366242 "|DE2_115_Default|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 262 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734122366242 "|DE2_115_Default|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 262 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734122366242 "|DE2_115_Default|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 262 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734122366242 "|DE2_115_Default|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 262 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734122366242 "|DE2_115_Default|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 262 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734122366242 "|DE2_115_Default|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 262 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734122366242 "|DE2_115_Default|SW[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 262 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734122366242 "|DE2_115_Default|SW[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_RTS " "No output dependent on input pin \"UART_RTS\"" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 284 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734122366242 "|DE2_115_Default|UART_RTS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_RXD " "No output dependent on input pin \"UART_RXD\"" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 285 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734122366242 "|DE2_115_Default|UART_RXD"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SD_WP_N " "No output dependent on input pin \"SD_WP_N\"" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 298 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734122366242 "|DE2_115_Default|SD_WP_N"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCDAT " "No output dependent on input pin \"AUD_ADCDAT\"" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 311 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734122366242 "|DE2_115_Default|AUD_ADCDAT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_INT_N " "No output dependent on input pin \"ENET0_INT_N\"" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 328 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734122366242 "|DE2_115_Default|ENET0_INT_N"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_MDIO " "No output dependent on input pin \"ENET0_MDIO\"" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 330 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734122366242 "|DE2_115_Default|ENET0_MDIO"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_CLK " "No output dependent on input pin \"ENET0_RX_CLK\"" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 332 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734122366242 "|DE2_115_Default|ENET0_RX_CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_COL " "No output dependent on input pin \"ENET0_RX_COL\"" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 333 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734122366242 "|DE2_115_Default|ENET0_RX_COL"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_CRS " "No output dependent on input pin \"ENET0_RX_CRS\"" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 334 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734122366242 "|DE2_115_Default|ENET0_RX_CRS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_DATA\[0\] " "No output dependent on input pin \"ENET0_RX_DATA\[0\]\"" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 335 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734122366242 "|DE2_115_Default|ENET0_RX_DATA[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_DATA\[1\] " "No output dependent on input pin \"ENET0_RX_DATA\[1\]\"" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 335 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734122366242 "|DE2_115_Default|ENET0_RX_DATA[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_DATA\[2\] " "No output dependent on input pin \"ENET0_RX_DATA\[2\]\"" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 335 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734122366242 "|DE2_115_Default|ENET0_RX_DATA[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_DATA\[3\] " "No output dependent on input pin \"ENET0_RX_DATA\[3\]\"" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 335 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734122366242 "|DE2_115_Default|ENET0_RX_DATA[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_DV " "No output dependent on input pin \"ENET0_RX_DV\"" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 336 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734122366242 "|DE2_115_Default|ENET0_RX_DV"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_ER " "No output dependent on input pin \"ENET0_RX_ER\"" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 337 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734122366242 "|DE2_115_Default|ENET0_RX_ER"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_TX_CLK " "No output dependent on input pin \"ENET0_TX_CLK\"" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 338 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734122366242 "|DE2_115_Default|ENET0_TX_CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_LINK100 " "No output dependent on input pin \"ENET0_LINK100\"" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 342 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734122366242 "|DE2_115_Default|ENET0_LINK100"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_INT_N " "No output dependent on input pin \"ENET1_INT_N\"" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 346 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734122366242 "|DE2_115_Default|ENET1_INT_N"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_MDIO " "No output dependent on input pin \"ENET1_MDIO\"" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 348 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734122366242 "|DE2_115_Default|ENET1_MDIO"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_RX_CLK " "No output dependent on input pin \"ENET1_RX_CLK\"" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 350 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734122366242 "|DE2_115_Default|ENET1_RX_CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_RX_COL " "No output dependent on input pin \"ENET1_RX_COL\"" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 351 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734122366242 "|DE2_115_Default|ENET1_RX_COL"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_RX_CRS " "No output dependent on input pin \"ENET1_RX_CRS\"" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 352 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734122366242 "|DE2_115_Default|ENET1_RX_CRS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_RX_DATA\[0\] " "No output dependent on input pin \"ENET1_RX_DATA\[0\]\"" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 353 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734122366242 "|DE2_115_Default|ENET1_RX_DATA[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_RX_DATA\[1\] " "No output dependent on input pin \"ENET1_RX_DATA\[1\]\"" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 353 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734122366242 "|DE2_115_Default|ENET1_RX_DATA[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_RX_DATA\[2\] " "No output dependent on input pin \"ENET1_RX_DATA\[2\]\"" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 353 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734122366242 "|DE2_115_Default|ENET1_RX_DATA[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_RX_DATA\[3\] " "No output dependent on input pin \"ENET1_RX_DATA\[3\]\"" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 353 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734122366242 "|DE2_115_Default|ENET1_RX_DATA[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_RX_DV " "No output dependent on input pin \"ENET1_RX_DV\"" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 354 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734122366242 "|DE2_115_Default|ENET1_RX_DV"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_RX_ER " "No output dependent on input pin \"ENET1_RX_ER\"" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 355 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734122366242 "|DE2_115_Default|ENET1_RX_ER"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_TX_CLK " "No output dependent on input pin \"ENET1_TX_CLK\"" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 356 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734122366242 "|DE2_115_Default|ENET1_TX_CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_LINK100 " "No output dependent on input pin \"ENET1_LINK100\"" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 360 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734122366242 "|DE2_115_Default|ENET1_LINK100"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_CLK27 " "No output dependent on input pin \"TD_CLK27\"" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 363 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734122366242 "|DE2_115_Default|TD_CLK27"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[0\] " "No output dependent on input pin \"TD_DATA\[0\]\"" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 364 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734122366242 "|DE2_115_Default|TD_DATA[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[1\] " "No output dependent on input pin \"TD_DATA\[1\]\"" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 364 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734122366242 "|DE2_115_Default|TD_DATA[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[2\] " "No output dependent on input pin \"TD_DATA\[2\]\"" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 364 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734122366242 "|DE2_115_Default|TD_DATA[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[3\] " "No output dependent on input pin \"TD_DATA\[3\]\"" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 364 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734122366242 "|DE2_115_Default|TD_DATA[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[4\] " "No output dependent on input pin \"TD_DATA\[4\]\"" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 364 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734122366242 "|DE2_115_Default|TD_DATA[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[5\] " "No output dependent on input pin \"TD_DATA\[5\]\"" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 364 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734122366242 "|DE2_115_Default|TD_DATA[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[6\] " "No output dependent on input pin \"TD_DATA\[6\]\"" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 364 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734122366242 "|DE2_115_Default|TD_DATA[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[7\] " "No output dependent on input pin \"TD_DATA\[7\]\"" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 364 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734122366242 "|DE2_115_Default|TD_DATA[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_HS " "No output dependent on input pin \"TD_HS\"" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 365 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734122366242 "|DE2_115_Default|TD_HS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_VS " "No output dependent on input pin \"TD_VS\"" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 367 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734122366242 "|DE2_115_Default|TD_VS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OTG_INT " "No output dependent on input pin \"OTG_INT\"" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 376 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734122366242 "|DE2_115_Default|OTG_INT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IRDA_RXD " "No output dependent on input pin \"IRDA_RXD\"" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 380 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734122366242 "|DE2_115_Default|IRDA_RXD"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FL_RY " "No output dependent on input pin \"FL_RY\"" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 409 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734122366242 "|DE2_115_Default|FL_RY"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_CLKIN_P1 " "No output dependent on input pin \"HSMC_CLKIN_P1\"" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 420 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734122366242 "|DE2_115_Default|HSMC_CLKIN_P1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_CLKIN_P2 " "No output dependent on input pin \"HSMC_CLKIN_P2\"" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 421 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734122366242 "|DE2_115_Default|HSMC_CLKIN_P2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_CLKIN0 " "No output dependent on input pin \"HSMC_CLKIN0\"" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 422 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734122366242 "|DE2_115_Default|HSMC_CLKIN0"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_RX_D_P\[0\] " "No output dependent on input pin \"HSMC_RX_D_P\[0\]\"" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 430 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734122366242 "|DE2_115_Default|HSMC_RX_D_P[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_RX_D_P\[1\] " "No output dependent on input pin \"HSMC_RX_D_P\[1\]\"" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 430 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734122366242 "|DE2_115_Default|HSMC_RX_D_P[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_RX_D_P\[2\] " "No output dependent on input pin \"HSMC_RX_D_P\[2\]\"" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 430 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734122366242 "|DE2_115_Default|HSMC_RX_D_P[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_RX_D_P\[3\] " "No output dependent on input pin \"HSMC_RX_D_P\[3\]\"" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 430 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734122366242 "|DE2_115_Default|HSMC_RX_D_P[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_RX_D_P\[4\] " "No output dependent on input pin \"HSMC_RX_D_P\[4\]\"" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 430 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734122366242 "|DE2_115_Default|HSMC_RX_D_P[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_RX_D_P\[5\] " "No output dependent on input pin \"HSMC_RX_D_P\[5\]\"" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 430 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734122366242 "|DE2_115_Default|HSMC_RX_D_P[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_RX_D_P\[6\] " "No output dependent on input pin \"HSMC_RX_D_P\[6\]\"" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 430 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734122366242 "|DE2_115_Default|HSMC_RX_D_P[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_RX_D_P\[7\] " "No output dependent on input pin \"HSMC_RX_D_P\[7\]\"" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 430 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734122366242 "|DE2_115_Default|HSMC_RX_D_P[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_RX_D_P\[8\] " "No output dependent on input pin \"HSMC_RX_D_P\[8\]\"" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 430 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734122366242 "|DE2_115_Default|HSMC_RX_D_P[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_RX_D_P\[9\] " "No output dependent on input pin \"HSMC_RX_D_P\[9\]\"" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 430 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734122366242 "|DE2_115_Default|HSMC_RX_D_P[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_RX_D_P\[10\] " "No output dependent on input pin \"HSMC_RX_D_P\[10\]\"" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 430 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734122366242 "|DE2_115_Default|HSMC_RX_D_P[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_RX_D_P\[11\] " "No output dependent on input pin \"HSMC_RX_D_P\[11\]\"" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 430 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734122366242 "|DE2_115_Default|HSMC_RX_D_P[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_RX_D_P\[12\] " "No output dependent on input pin \"HSMC_RX_D_P\[12\]\"" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 430 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734122366242 "|DE2_115_Default|HSMC_RX_D_P[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_RX_D_P\[13\] " "No output dependent on input pin \"HSMC_RX_D_P\[13\]\"" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 430 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734122366242 "|DE2_115_Default|HSMC_RX_D_P[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_RX_D_P\[14\] " "No output dependent on input pin \"HSMC_RX_D_P\[14\]\"" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 430 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734122366242 "|DE2_115_Default|HSMC_RX_D_P[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_RX_D_P\[15\] " "No output dependent on input pin \"HSMC_RX_D_P\[15\]\"" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 430 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734122366242 "|DE2_115_Default|HSMC_RX_D_P[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_RX_D_P\[16\] " "No output dependent on input pin \"HSMC_RX_D_P\[16\]\"" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 430 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734122366242 "|DE2_115_Default|HSMC_RX_D_P[16]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1734122366242 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3578 " "Implemented 3578 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "91 " "Implemented 91 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1734122366246 ""} { "Info" "ICUT_CUT_TM_OPINS" "248 " "Implemented 248 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1734122366246 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "141 " "Implemented 141 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1734122366246 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3097 " "Implemented 3097 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1734122366246 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1734122366246 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1734122366246 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 442 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 442 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4960 " "Peak virtual memory: 4960 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1734122366302 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 13 17:39:26 2024 " "Processing ended: Fri Dec 13 17:39:26 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1734122366302 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:13:03 " "Elapsed time: 00:13:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1734122366302 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:13:15 " "Total CPU time (on all processors): 00:13:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1734122366302 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1734122366302 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1734122368057 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1734122368058 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 13 17:39:27 2024 " "Processing started: Fri Dec 13 17:39:27 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1734122368058 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1734122368058 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off DE2_115_Default -c DE2_115_Default " "Command: quartus_fit --read_settings_files=off --write_settings_files=off DE2_115_Default -c DE2_115_Default" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1734122368058 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1734122369099 ""}
{ "Info" "0" "" "Project  = DE2_115_Default" {  } {  } 0 0 "Project  = DE2_115_Default" 0 0 "Fitter" 0 0 1734122369100 ""}
{ "Info" "0" "" "Revision = DE2_115_Default" {  } {  } 0 0 "Revision = DE2_115_Default" 0 0 "Fitter" 0 0 1734122369100 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "2 " "Parallel compilation is enabled and will use up to 2 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Fitter" 0 -1 1734122369209 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DE2_115_Default EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"DE2_115_Default\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1734122369230 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1734122369274 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1734122369275 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "VGA_Audio_PLL:p1\|altpll:altpll_component\|altpll_k3n2:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"VGA_Audio_PLL:p1\|altpll:altpll_component\|altpll_k3n2:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "VGA_Audio_PLL:p1\|altpll:altpll_component\|altpll_k3n2:auto_generated\|clk\[0\] 1 2 0 0 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for VGA_Audio_PLL:p1\|altpll:altpll_component\|altpll_k3n2:auto_generated\|clk\[0\] port" {  } { { "db/altpll_k3n2.tdf" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/db/altpll_k3n2.tdf" 29 2 0 } } { "" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 1012 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1734122369396 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "VGA_Audio_PLL:p1\|altpll:altpll_component\|altpll_k3n2:auto_generated\|clk\[1\] 9 25 0 0 " "Implementing clock multiplication of 9, clock division of 25, and phase shift of 0 degrees (0 ps) for VGA_Audio_PLL:p1\|altpll:altpll_component\|altpll_k3n2:auto_generated\|clk\[1\] port" {  } { { "db/altpll_k3n2.tdf" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/db/altpll_k3n2.tdf" 29 2 0 } } { "" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 1013 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1734122369396 ""}  } { { "db/altpll_k3n2.tdf" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/db/altpll_k3n2.tdf" 29 2 0 } } { "" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 1012 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1734122369396 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1734122369715 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1734122369726 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1734122369863 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1734122369863 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1734122369863 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1734122369863 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1734122369863 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1734122369863 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1734122369863 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1734122369863 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1734122369863 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1734122369863 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 5702 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1734122369871 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 5704 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1734122369871 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 5706 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1734122369871 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 5708 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1734122369871 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1734122369871 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1734122369878 ""}
{ "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED_GROUP" "38 " "Following 38 pins are differential I/O pins but do not have their complement pins. Hence, the Fitter automatically created the complement pins." { { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_CLKIN_P1 HSMC_CLKIN_P1(n) " "Pin \"HSMC_CLKIN_P1\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_CLKIN_P1(n)\"" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HSMC_CLKIN_P1 } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_P1" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 420 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 530 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5710 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HSMC_CLKIN_P1(n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1734122370925 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_CLKIN_P2 HSMC_CLKIN_P2(n) " "Pin \"HSMC_CLKIN_P2\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_CLKIN_P2(n)\"" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HSMC_CLKIN_P2 } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_P2" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 421 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 531 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5711 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HSMC_CLKIN_P2(n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1734122370925 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_CLKOUT_P1 HSMC_CLKOUT_P1(n) " "Pin \"HSMC_CLKOUT_P1\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_CLKOUT_P1(n)\"" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HSMC_CLKOUT_P1 } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_P1" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 425 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 533 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5712 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HSMC_CLKOUT_P1(n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1734122370925 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_CLKOUT_P2 HSMC_CLKOUT_P2(n) " "Pin \"HSMC_CLKOUT_P2\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_CLKOUT_P2(n)\"" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HSMC_CLKOUT_P2 } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_P2" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 426 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 534 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5714 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HSMC_CLKOUT_P2(n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1734122370925 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_RX_D_P\[0\] HSMC_RX_D_P\[0\](n) " "Pin \"HSMC_RX_D_P\[0\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_RX_D_P\[0\](n)\"" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[0] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[0\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 430 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 397 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5716 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[0](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1734122370925 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_RX_D_P\[1\] HSMC_RX_D_P\[1\](n) " "Pin \"HSMC_RX_D_P\[1\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_RX_D_P\[1\](n)\"" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[1] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[1\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 430 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 398 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5717 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[1](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1734122370925 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_RX_D_P\[2\] HSMC_RX_D_P\[2\](n) " "Pin \"HSMC_RX_D_P\[2\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_RX_D_P\[2\](n)\"" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[2] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[2\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 430 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 399 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5718 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[2](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1734122370925 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_RX_D_P\[3\] HSMC_RX_D_P\[3\](n) " "Pin \"HSMC_RX_D_P\[3\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_RX_D_P\[3\](n)\"" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[3] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[3\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 430 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 400 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5719 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[3](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1734122370925 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_RX_D_P\[4\] HSMC_RX_D_P\[4\](n) " "Pin \"HSMC_RX_D_P\[4\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_RX_D_P\[4\](n)\"" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[4] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[4\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 430 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 401 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5720 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[4](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1734122370925 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_RX_D_P\[5\] HSMC_RX_D_P\[5\](n) " "Pin \"HSMC_RX_D_P\[5\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_RX_D_P\[5\](n)\"" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[5] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[5\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 430 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 402 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5721 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[5](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1734122370925 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_RX_D_P\[6\] HSMC_RX_D_P\[6\](n) " "Pin \"HSMC_RX_D_P\[6\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_RX_D_P\[6\](n)\"" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[6] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[6\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 430 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 403 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5722 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[6](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1734122370925 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_RX_D_P\[7\] HSMC_RX_D_P\[7\](n) " "Pin \"HSMC_RX_D_P\[7\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_RX_D_P\[7\](n)\"" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[7] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[7\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 430 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 404 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5723 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[7](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1734122370925 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_RX_D_P\[8\] HSMC_RX_D_P\[8\](n) " "Pin \"HSMC_RX_D_P\[8\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_RX_D_P\[8\](n)\"" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[8] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[8\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 430 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 405 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5724 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[8](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1734122370925 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_RX_D_P\[9\] HSMC_RX_D_P\[9\](n) " "Pin \"HSMC_RX_D_P\[9\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_RX_D_P\[9\](n)\"" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[9] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[9\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 430 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 406 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5725 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[9](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1734122370925 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_RX_D_P\[10\] HSMC_RX_D_P\[10\](n) " "Pin \"HSMC_RX_D_P\[10\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_RX_D_P\[10\](n)\"" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[10] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[10\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 430 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 407 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5726 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[10](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1734122370925 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_RX_D_P\[11\] HSMC_RX_D_P\[11\](n) " "Pin \"HSMC_RX_D_P\[11\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_RX_D_P\[11\](n)\"" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[11] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[11\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 430 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 408 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5727 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[11](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1734122370925 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_RX_D_P\[12\] HSMC_RX_D_P\[12\](n) " "Pin \"HSMC_RX_D_P\[12\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_RX_D_P\[12\](n)\"" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[12] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[12\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 430 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 409 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5728 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[12](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1734122370925 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_RX_D_P\[13\] HSMC_RX_D_P\[13\](n) " "Pin \"HSMC_RX_D_P\[13\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_RX_D_P\[13\](n)\"" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[13] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[13\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 430 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 410 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5729 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[13](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1734122370925 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_RX_D_P\[14\] HSMC_RX_D_P\[14\](n) " "Pin \"HSMC_RX_D_P\[14\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_RX_D_P\[14\](n)\"" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[14] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[14\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 430 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 411 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5730 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[14](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1734122370925 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_RX_D_P\[15\] HSMC_RX_D_P\[15\](n) " "Pin \"HSMC_RX_D_P\[15\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_RX_D_P\[15\](n)\"" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[15] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[15\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 430 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 412 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5731 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[15](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1734122370925 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_RX_D_P\[16\] HSMC_RX_D_P\[16\](n) " "Pin \"HSMC_RX_D_P\[16\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_RX_D_P\[16\](n)\"" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[16] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[16\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 430 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 413 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5732 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[16](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1734122370925 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_TX_D_P\[0\] HSMC_TX_D_P\[0\](n) " "Pin \"HSMC_TX_D_P\[0\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_TX_D_P\[0\](n)\"" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[0] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[0\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 432 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 414 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5733 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[0](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1734122370925 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_TX_D_P\[1\] HSMC_TX_D_P\[1\](n) " "Pin \"HSMC_TX_D_P\[1\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_TX_D_P\[1\](n)\"" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[1] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[1\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 432 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 415 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5735 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[1](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1734122370925 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_TX_D_P\[2\] HSMC_TX_D_P\[2\](n) " "Pin \"HSMC_TX_D_P\[2\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_TX_D_P\[2\](n)\"" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[2] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[2\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 432 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 416 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5737 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[2](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1734122370925 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_TX_D_P\[3\] HSMC_TX_D_P\[3\](n) " "Pin \"HSMC_TX_D_P\[3\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_TX_D_P\[3\](n)\"" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[3] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[3\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 432 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 417 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5739 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[3](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1734122370925 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_TX_D_P\[4\] HSMC_TX_D_P\[4\](n) " "Pin \"HSMC_TX_D_P\[4\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_TX_D_P\[4\](n)\"" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[4] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[4\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 432 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 418 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5741 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[4](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1734122370925 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_TX_D_P\[5\] HSMC_TX_D_P\[5\](n) " "Pin \"HSMC_TX_D_P\[5\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_TX_D_P\[5\](n)\"" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[5] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[5\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 432 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 419 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5743 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[5](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1734122370925 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_TX_D_P\[6\] HSMC_TX_D_P\[6\](n) " "Pin \"HSMC_TX_D_P\[6\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_TX_D_P\[6\](n)\"" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[6] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[6\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 432 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 420 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5745 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[6](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1734122370925 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_TX_D_P\[7\] HSMC_TX_D_P\[7\](n) " "Pin \"HSMC_TX_D_P\[7\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_TX_D_P\[7\](n)\"" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[7] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[7\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 432 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 421 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5747 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[7](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1734122370925 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_TX_D_P\[8\] HSMC_TX_D_P\[8\](n) " "Pin \"HSMC_TX_D_P\[8\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_TX_D_P\[8\](n)\"" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[8] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[8\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 432 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 422 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5749 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[8](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1734122370925 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_TX_D_P\[9\] HSMC_TX_D_P\[9\](n) " "Pin \"HSMC_TX_D_P\[9\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_TX_D_P\[9\](n)\"" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[9] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[9\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 432 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 423 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5751 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[9](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1734122370925 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_TX_D_P\[10\] HSMC_TX_D_P\[10\](n) " "Pin \"HSMC_TX_D_P\[10\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_TX_D_P\[10\](n)\"" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[10] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[10\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 432 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 424 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5753 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[10](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1734122370925 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_TX_D_P\[11\] HSMC_TX_D_P\[11\](n) " "Pin \"HSMC_TX_D_P\[11\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_TX_D_P\[11\](n)\"" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[11] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[11\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 432 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 425 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5755 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[11](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1734122370925 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_TX_D_P\[12\] HSMC_TX_D_P\[12\](n) " "Pin \"HSMC_TX_D_P\[12\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_TX_D_P\[12\](n)\"" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[12] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[12\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 432 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 426 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5757 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[12](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1734122370925 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_TX_D_P\[13\] HSMC_TX_D_P\[13\](n) " "Pin \"HSMC_TX_D_P\[13\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_TX_D_P\[13\](n)\"" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[13] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[13\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 432 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 427 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5759 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[13](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1734122370925 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_TX_D_P\[14\] HSMC_TX_D_P\[14\](n) " "Pin \"HSMC_TX_D_P\[14\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_TX_D_P\[14\](n)\"" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[14] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[14\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 432 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 428 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5761 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[14](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1734122370925 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_TX_D_P\[15\] HSMC_TX_D_P\[15\](n) " "Pin \"HSMC_TX_D_P\[15\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_TX_D_P\[15\](n)\"" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[15] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[15\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 432 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 429 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5763 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[15](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1734122370925 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_TX_D_P\[16\] HSMC_TX_D_P\[16\](n) " "Pin \"HSMC_TX_D_P\[16\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_TX_D_P\[16\](n)\"" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[16] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[16\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 432 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 430 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5765 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[16](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1734122370925 ""}  } {  } 0 176674 "Following %1!d! pins are differential I/O pins but do not have their complement pins. Hence, the Fitter automatically created the complement pins." 0 0 "Fitter" 0 -1 1734122370925 ""}
{ "Info" "ISTA_SDC_FOUND" "de2_115_default.SDC " "Reading SDC File: 'de2_115_default.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1734122372132 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{p1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{p1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1734122372140 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{p1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -multiply_by 9 -duty_cycle 50.00 -name \{p1\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{p1\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{p1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -multiply_by 9 -duty_cycle 50.00 -name \{p1\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{p1\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1734122372140 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1734122372140 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1734122372140 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "vga_controller:vga_ins\|video_sync_generator:LTM_ins\|VS " "Node: vga_controller:vga_ins\|video_sync_generator:LTM_ins\|VS was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register vga_controller:vga_ins\|mem_saida_seq:memu0\|carro_x\[0\] vga_controller:vga_ins\|video_sync_generator:LTM_ins\|VS " "Register vga_controller:vga_ins\|mem_saida_seq:memu0\|carro_x\[0\] is being clocked by vga_controller:vga_ins\|video_sync_generator:LTM_ins\|VS" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1734122372146 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1734122372146 "|DE2_115_Default|vga_controller:vga_ins|video_sync_generator:LTM_ins|VS"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "AUDIO_DAC:u4\|LRCK_1X " "Node: AUDIO_DAC:u4\|LRCK_1X was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register AUDIO_DAC:u4\|SIN_Cont\[3\] AUDIO_DAC:u4\|LRCK_1X " "Register AUDIO_DAC:u4\|SIN_Cont\[3\] is being clocked by AUDIO_DAC:u4\|LRCK_1X" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1734122372146 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1734122372146 "|DE2_115_Default|AUDIO_DAC:u4|LRCK_1X"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "I2C_AV_Config:u3\|mI2C_CTRL_CLK " "Node: I2C_AV_Config:u3\|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register I2C_AV_Config:u3\|I2C_Controller:u0\|SD_COUNTER\[0\] I2C_AV_Config:u3\|mI2C_CTRL_CLK " "Register I2C_AV_Config:u3\|I2C_Controller:u0\|SD_COUNTER\[0\] is being clocked by I2C_AV_Config:u3\|mI2C_CTRL_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1734122372147 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1734122372147 "|DE2_115_Default|I2C_AV_Config:u3|mI2C_CTRL_CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "AUDIO_DAC:u4\|oAUD_BCK " "Node: AUDIO_DAC:u4\|oAUD_BCK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register AUDIO_DAC:u4\|SEL_Cont\[0\] AUDIO_DAC:u4\|oAUD_BCK " "Register AUDIO_DAC:u4\|SEL_Cont\[0\] is being clocked by AUDIO_DAC:u4\|oAUD_BCK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1734122372147 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1734122372147 "|DE2_115_Default|AUDIO_DAC:u4|oAUD_BCK"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1734122372157 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1734122372158 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 5 clocks " "Found 5 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1734122372158 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1734122372158 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK2_50 " "  20.000    CLOCK2_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1734122372158 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK3_50 " "  20.000    CLOCK3_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1734122372158 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1734122372158 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 p1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "  40.000 p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1734122372158 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  55.555 p1\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "  55.555 p1\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1734122372158 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1734122372158 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "VGA_Audio_PLL:p1\|altpll:altpll_component\|altpll_k3n2:auto_generated\|clk\[0\] (placed in counter C0 of PLL_4) " "Automatically promoted node VGA_Audio_PLL:p1\|altpll:altpll_component\|altpll_k3n2:auto_generated\|clk\[0\] (placed in counter C0 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1734122372362 ""}  } { { "db/altpll_k3n2.tdf" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/db/altpll_k3n2.tdf" 33 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 1012 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1734122372362 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "VGA_Audio_PLL:p1\|altpll:altpll_component\|altpll_k3n2:auto_generated\|clk\[1\] (placed in counter C1 of PLL_4) " "Automatically promoted node VGA_Audio_PLL:p1\|altpll:altpll_component\|altpll_k3n2:auto_generated\|clk\[1\] (placed in counter C1 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1734122372362 ""}  } { { "db/altpll_k3n2.tdf" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/db/altpll_k3n2.tdf" 33 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 1012 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1734122372362 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1734122372362 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "I2C_AV_Config:u3\|mI2C_CTRL_CLK " "Destination node I2C_AV_Config:u3\|mI2C_CTRL_CLK" {  } { { "V/I2C_AV_Config.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/V/I2C_AV_Config.v" 16 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 788 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1734122372362 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1734122372362 ""}  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 245 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 5690 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1734122372362 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "vga_controller:vga_ins\|video_sync_generator:LTM_ins\|VS  " "Automatically promoted node vga_controller:vga_ins\|video_sync_generator:LTM_ins\|VS " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1734122372362 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga_controller:vga_ins\|oVS " "Destination node vga_controller:vga_ins\|oVS" {  } { { "V/vga_controller.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/V/vga_controller.v" 19 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 1007 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1734122372362 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga_controller:vga_ins\|always0~0 " "Destination node vga_controller:vga_ins\|always0~0" {  } { { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 4254 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1734122372362 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1734122372362 ""}  } { { "V/video_sync_generator.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/V/video_sync_generator.v" 11 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 952 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1734122372362 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "I2C_AV_Config:u3\|mI2C_CTRL_CLK  " "Automatically promoted node I2C_AV_Config:u3\|mI2C_CTRL_CLK " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1734122372362 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "I2C_AV_Config:u3\|I2C_Controller:u0\|I2C_SCLK~2 " "Destination node I2C_AV_Config:u3\|I2C_Controller:u0\|I2C_SCLK~2" {  } { { "V/I2C_Controller.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/V/I2C_Controller.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 1523 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1734122372362 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "I2C_AV_Config:u3\|mI2C_CTRL_CLK~0 " "Destination node I2C_AV_Config:u3\|mI2C_CTRL_CLK~0" {  } { { "V/I2C_AV_Config.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/V/I2C_AV_Config.v" 16 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 3864 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1734122372362 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1734122372362 ""}  } { { "V/I2C_AV_Config.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/V/I2C_AV_Config.v" 16 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 788 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1734122372362 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "AUDIO_DAC:u4\|LRCK_1X  " "Automatically promoted node AUDIO_DAC:u4\|LRCK_1X " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1734122372363 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AUD_DACLRCK~output " "Destination node AUD_DACLRCK~output" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 315 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 5120 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1734122372363 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AUDIO_DAC:u4\|LRCK_1X~0 " "Destination node AUDIO_DAC:u4\|LRCK_1X~0" {  } { { "V/AUDIO_DAC.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/V/AUDIO_DAC.v" 111 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 4266 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1734122372363 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1734122372363 ""}  } { { "V/AUDIO_DAC.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/V/AUDIO_DAC.v" 111 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 703 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1734122372363 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "AUDIO_DAC:u4\|oAUD_BCK  " "Automatically promoted node AUDIO_DAC:u4\|oAUD_BCK " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1734122372363 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AUD_BCLK~output " "Destination node AUD_BCLK~output" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 313 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 5119 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1734122372363 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AUDIO_DAC:u4\|oAUD_BCK~0 " "Destination node AUDIO_DAC:u4\|oAUD_BCK~0" {  } { { "V/AUDIO_DAC.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/V/AUDIO_DAC.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 4263 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1734122372363 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1734122372363 ""}  } { { "V/AUDIO_DAC.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/V/AUDIO_DAC.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 702 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1734122372363 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1734122372958 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1734122372960 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1734122372960 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1734122372962 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1734122372968 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1734122372971 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1734122372971 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1734122372972 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1734122373062 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1734122373064 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1734122373064 ""}
{ "Warning" "WCUT_PLL_SOURCE_SYNC_COMP_CLK_NOT_TO_INPUT_REG" "VGA_Audio_PLL:p1\|altpll:altpll_component\|altpll_k3n2:auto_generated\|pll1 0 " "PLL \"VGA_Audio_PLL:p1\|altpll:altpll_component\|altpll_k3n2:auto_generated\|pll1\" in Source Synchronous mode with compensated output clock set to clk\[0\] is not fully compensated because it does not feed an I/O input register" {  } { { "db/altpll_k3n2.tdf" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/db/altpll_k3n2.tdf" 29 2 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "V/VGA_Audio_PLL.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/V/VGA_Audio_PLL.v" 107 0 0 } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 583 0 0 } }  } 0 15062 "PLL \"%1!s!\" in Source Synchronous mode with compensated output clock set to clk\[%2!d!\] is not fully compensated because it does not feed an I/O input register" 0 0 "Fitter" 0 -1 1734122373501 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "VGA_Audio_PLL:p1\|altpll:altpll_component\|altpll_k3n2:auto_generated\|pll1 clk\[0\] VGA_CLK~output " "PLL \"VGA_Audio_PLL:p1\|altpll:altpll_component\|altpll_k3n2:auto_generated\|pll1\" output port clk\[0\] feeds output pin \"VGA_CLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/altpll_k3n2.tdf" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/db/altpll_k3n2.tdf" 29 2 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "V/VGA_Audio_PLL.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/V/VGA_Audio_PLL.v" 107 0 0 } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 583 0 0 } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 303 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1734122373505 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_N1 " "Node \"HSMC_CLKIN_N1\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_N1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1734122373928 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_N2 " "Node \"HSMC_CLKIN_N2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_N2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1734122373928 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_N1 " "Node \"HSMC_CLKOUT_N1\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_N1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1734122373928 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_N2 " "Node \"HSMC_CLKOUT_N2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_N2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1734122373928 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[0\] " "Node \"HSMC_RX_D_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1734122373928 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[10\] " "Node \"HSMC_RX_D_N\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1734122373928 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[11\] " "Node \"HSMC_RX_D_N\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1734122373928 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[12\] " "Node \"HSMC_RX_D_N\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1734122373928 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[13\] " "Node \"HSMC_RX_D_N\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1734122373928 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[14\] " "Node \"HSMC_RX_D_N\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1734122373928 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[15\] " "Node \"HSMC_RX_D_N\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1734122373928 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[16\] " "Node \"HSMC_RX_D_N\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1734122373928 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[1\] " "Node \"HSMC_RX_D_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1734122373928 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[2\] " "Node \"HSMC_RX_D_N\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1734122373928 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[3\] " "Node \"HSMC_RX_D_N\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1734122373928 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[4\] " "Node \"HSMC_RX_D_N\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1734122373928 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[5\] " "Node \"HSMC_RX_D_N\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1734122373928 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[6\] " "Node \"HSMC_RX_D_N\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1734122373928 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[7\] " "Node \"HSMC_RX_D_N\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1734122373928 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[8\] " "Node \"HSMC_RX_D_N\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1734122373928 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[9\] " "Node \"HSMC_RX_D_N\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1734122373928 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[0\] " "Node \"HSMC_TX_D_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1734122373928 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[10\] " "Node \"HSMC_TX_D_N\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1734122373928 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[11\] " "Node \"HSMC_TX_D_N\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1734122373928 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[12\] " "Node \"HSMC_TX_D_N\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1734122373928 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[13\] " "Node \"HSMC_TX_D_N\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1734122373928 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[14\] " "Node \"HSMC_TX_D_N\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1734122373928 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[15\] " "Node \"HSMC_TX_D_N\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1734122373928 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[16\] " "Node \"HSMC_TX_D_N\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1734122373928 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[1\] " "Node \"HSMC_TX_D_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1734122373928 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[2\] " "Node \"HSMC_TX_D_N\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1734122373928 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[3\] " "Node \"HSMC_TX_D_N\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1734122373928 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[4\] " "Node \"HSMC_TX_D_N\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1734122373928 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[5\] " "Node \"HSMC_TX_D_N\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1734122373928 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[6\] " "Node \"HSMC_TX_D_N\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1734122373928 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[7\] " "Node \"HSMC_TX_D_N\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1734122373928 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[8\] " "Node \"HSMC_TX_D_N\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1734122373928 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[9\] " "Node \"HSMC_TX_D_N\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1734122373928 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DREQ\[0\] " "Node \"OTG_DREQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DREQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1734122373928 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1734122373928 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1734122373929 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1734122373937 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1734122376773 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1734122377418 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1734122377467 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1734122382022 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:05 " "Fitter placement operations ending: elapsed time is 00:00:05" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1734122382023 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1734122382777 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "10 X46_Y37 X57_Y48 " "Router estimated peak interconnect usage is 10% of the available device resources in the region that extends from location X46_Y37 to location X57_Y48" {  } { { "loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 1 { 0 "Router estimated peak interconnect usage is 10% of the available device resources in the region that extends from location X46_Y37 to location X57_Y48"} { { 12 { 0 ""} 46 37 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1734122386946 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1734122386946 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1734122391167 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1734122391167 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:06 " "Fitter routing operations ending: elapsed time is 00:00:06" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1734122391171 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.15 " "Total time spent on timing analysis during the Fitter is 1.15 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1734122391323 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1734122391349 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1734122391869 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1734122391870 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1734122392348 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1734122393157 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1734122394143 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "163 Cyclone IV E " "163 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK3_50 3.3-V LVTTL AG15 " "Pin CLOCK3_50 uses I/O standard 3.3-V LVTTL at AG15" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { CLOCK3_50 } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK3_50" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 247 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 451 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1734122394284 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ENETCLK_25 3.3-V LVTTL A14 " "Pin ENETCLK_25 uses I/O standard 3.3-V LVTTL at A14" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ENETCLK_25 } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENETCLK_25" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 248 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 452 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1734122394284 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SMA_CLKIN 3.3-V LVTTL AH14 " "Pin SMA_CLKIN uses I/O standard 3.3-V LVTTL at AH14" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { SMA_CLKIN } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SMA_CLKIN" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 251 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 453 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1734122394284 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "UART_RTS 3.3-V LVTTL J13 " "Pin UART_RTS uses I/O standard 3.3-V LVTTL at J13" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { UART_RTS } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_RTS" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 284 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 461 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1734122394284 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "UART_RXD 3.3-V LVTTL G12 " "Pin UART_RXD uses I/O standard 3.3-V LVTTL at G12" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { UART_RXD } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_RXD" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 285 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 462 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1734122394284 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_WP_N 3.3-V LVTTL AF14 " "Pin SD_WP_N uses I/O standard 3.3-V LVTTL at AF14" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { SD_WP_N } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_WP_N" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 298 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 468 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1734122394284 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AUD_ADCDAT 3.3-V LVTTL D2 " "Pin AUD_ADCDAT uses I/O standard 3.3-V LVTTL at D2" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { AUD_ADCDAT } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCDAT" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 311 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 474 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1734122394284 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ENET0_LINK100 3.3-V LVTTL C14 " "Pin ENET0_LINK100 uses I/O standard 3.3-V LVTTL at C14" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ENET0_LINK100 } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_LINK100" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 342 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 488 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1734122394284 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ENET1_LINK100 3.3-V LVTTL D13 " "Pin ENET1_LINK100 uses I/O standard 3.3-V LVTTL at D13" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ENET1_LINK100 } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_LINK100" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 360 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 502 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1734122394284 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_CLK27 3.3-V LVTTL B14 " "Pin TD_CLK27 uses I/O standard 3.3-V LVTTL at B14" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { TD_CLK27 } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_CLK27" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 363 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 503 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1734122394284 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[0\] 3.3-V LVTTL E8 " "Pin TD_DATA\[0\] uses I/O standard 3.3-V LVTTL at E8" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { TD_DATA[0] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[0\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 364 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 305 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1734122394284 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[1\] 3.3-V LVTTL A7 " "Pin TD_DATA\[1\] uses I/O standard 3.3-V LVTTL at A7" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { TD_DATA[1] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[1\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 364 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 306 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1734122394284 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[2\] 3.3-V LVTTL D8 " "Pin TD_DATA\[2\] uses I/O standard 3.3-V LVTTL at D8" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { TD_DATA[2] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[2\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 364 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 307 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1734122394284 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[3\] 3.3-V LVTTL C7 " "Pin TD_DATA\[3\] uses I/O standard 3.3-V LVTTL at C7" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { TD_DATA[3] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[3\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 364 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 308 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1734122394284 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[4\] 3.3-V LVTTL D7 " "Pin TD_DATA\[4\] uses I/O standard 3.3-V LVTTL at D7" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { TD_DATA[4] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[4\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 364 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 309 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1734122394284 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[5\] 3.3-V LVTTL D6 " "Pin TD_DATA\[5\] uses I/O standard 3.3-V LVTTL at D6" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { TD_DATA[5] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[5\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 364 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 310 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1734122394284 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[6\] 3.3-V LVTTL E7 " "Pin TD_DATA\[6\] uses I/O standard 3.3-V LVTTL at E7" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { TD_DATA[6] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[6\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 364 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 311 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1734122394284 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[7\] 3.3-V LVTTL F7 " "Pin TD_DATA\[7\] uses I/O standard 3.3-V LVTTL at F7" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { TD_DATA[7] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[7\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 364 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 312 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1734122394284 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_HS 3.3-V LVTTL E5 " "Pin TD_HS uses I/O standard 3.3-V LVTTL at E5" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { TD_HS } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_HS" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 365 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 504 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1734122394284 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_VS 3.3-V LVTTL E4 " "Pin TD_VS uses I/O standard 3.3-V LVTTL at E4" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { TD_VS } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_VS" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 367 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 506 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1734122394284 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_INT 3.3-V LVTTL D5 " "Pin OTG_INT uses I/O standard 3.3-V LVTTL at D5" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { OTG_INT } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_INT" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 376 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 510 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1734122394284 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IRDA_RXD 3.3-V LVTTL Y15 " "Pin IRDA_RXD uses I/O standard 3.3-V LVTTL at Y15" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { IRDA_RXD } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IRDA_RXD" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 380 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 512 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1734122394284 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_RY 3.3-V LVTTL Y1 " "Pin FL_RY uses I/O standard 3.3-V LVTTL at Y1" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { FL_RY } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_RY" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 409 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 527 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1734122394284 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "HSMC_CLKIN0 3.3-V LVTTL AH15 " "Pin HSMC_CLKIN0 uses I/O standard 3.3-V LVTTL at AH15" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HSMC_CLKIN0 } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN0" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 422 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 532 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1734122394284 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PS2_CLK 3.3-V LVTTL G6 " "Pin PS2_CLK uses I/O standard 3.3-V LVTTL at G6" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { PS2_CLK } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 289 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 464 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1734122394284 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PS2_DAT 3.3-V LVTTL H5 " "Pin PS2_DAT uses I/O standard 3.3-V LVTTL at H5" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { PS2_DAT } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 290 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 465 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1734122394284 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PS2_CLK2 3.3-V LVTTL G5 " "Pin PS2_CLK2 uses I/O standard 3.3-V LVTTL at G5" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { PS2_CLK2 } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 291 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 466 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1734122394284 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PS2_DAT2 3.3-V LVTTL F5 " "Pin PS2_DAT2 uses I/O standard 3.3-V LVTTL at F5" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { PS2_DAT2 } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 292 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 467 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1734122394284 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[0\] 3.3-V LVTTL AH3 " "Pin SRAM_DQ\[0\] uses I/O standard 3.3-V LVTTL at AH3" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { SRAM_DQ[0] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[0\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 397 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 354 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1734122394284 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[1\] 3.3-V LVTTL AF4 " "Pin SRAM_DQ\[1\] uses I/O standard 3.3-V LVTTL at AF4" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { SRAM_DQ[1] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[1\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 397 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 355 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1734122394284 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[2\] 3.3-V LVTTL AG4 " "Pin SRAM_DQ\[2\] uses I/O standard 3.3-V LVTTL at AG4" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { SRAM_DQ[2] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[2\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 397 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 356 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1734122394284 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[3\] 3.3-V LVTTL AH4 " "Pin SRAM_DQ\[3\] uses I/O standard 3.3-V LVTTL at AH4" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { SRAM_DQ[3] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[3\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 397 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 357 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1734122394284 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[4\] 3.3-V LVTTL AF6 " "Pin SRAM_DQ\[4\] uses I/O standard 3.3-V LVTTL at AF6" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { SRAM_DQ[4] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[4\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 397 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 358 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1734122394284 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[5\] 3.3-V LVTTL AG6 " "Pin SRAM_DQ\[5\] uses I/O standard 3.3-V LVTTL at AG6" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { SRAM_DQ[5] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[5\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 397 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 359 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1734122394284 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[6\] 3.3-V LVTTL AH6 " "Pin SRAM_DQ\[6\] uses I/O standard 3.3-V LVTTL at AH6" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { SRAM_DQ[6] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[6\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 397 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 360 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1734122394284 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[7\] 3.3-V LVTTL AF7 " "Pin SRAM_DQ\[7\] uses I/O standard 3.3-V LVTTL at AF7" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { SRAM_DQ[7] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[7\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 397 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 361 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1734122394284 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[8\] 3.3-V LVTTL AD1 " "Pin SRAM_DQ\[8\] uses I/O standard 3.3-V LVTTL at AD1" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { SRAM_DQ[8] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[8\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 397 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 362 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1734122394284 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[9\] 3.3-V LVTTL AD2 " "Pin SRAM_DQ\[9\] uses I/O standard 3.3-V LVTTL at AD2" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { SRAM_DQ[9] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[9\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 397 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 363 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1734122394284 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[10\] 3.3-V LVTTL AE2 " "Pin SRAM_DQ\[10\] uses I/O standard 3.3-V LVTTL at AE2" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { SRAM_DQ[10] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[10\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 397 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 364 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1734122394284 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[11\] 3.3-V LVTTL AE1 " "Pin SRAM_DQ\[11\] uses I/O standard 3.3-V LVTTL at AE1" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { SRAM_DQ[11] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[11\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 397 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 365 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1734122394284 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[12\] 3.3-V LVTTL AE3 " "Pin SRAM_DQ\[12\] uses I/O standard 3.3-V LVTTL at AE3" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { SRAM_DQ[12] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[12\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 397 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 366 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1734122394284 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[13\] 3.3-V LVTTL AE4 " "Pin SRAM_DQ\[13\] uses I/O standard 3.3-V LVTTL at AE4" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { SRAM_DQ[13] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[13\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 397 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 367 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1734122394284 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[14\] 3.3-V LVTTL AF3 " "Pin SRAM_DQ\[14\] uses I/O standard 3.3-V LVTTL at AF3" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { SRAM_DQ[14] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[14\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 397 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 368 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1734122394284 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[15\] 3.3-V LVTTL AG3 " "Pin SRAM_DQ\[15\] uses I/O standard 3.3-V LVTTL at AG3" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { SRAM_DQ[15] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[15\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 397 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 369 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1734122394284 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EX_IO\[0\] 3.3-V LVTTL J10 " "Pin EX_IO\[0\] uses I/O standard 3.3-V LVTTL at J10" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { EX_IO[0] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[0\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 435 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 431 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1734122394284 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EX_IO\[1\] 3.3-V LVTTL J14 " "Pin EX_IO\[1\] uses I/O standard 3.3-V LVTTL at J14" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { EX_IO[1] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[1\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 435 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 432 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1734122394284 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EX_IO\[2\] 3.3-V LVTTL H13 " "Pin EX_IO\[2\] uses I/O standard 3.3-V LVTTL at H13" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { EX_IO[2] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[2\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 435 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 433 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1734122394284 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EX_IO\[3\] 3.3-V LVTTL H14 " "Pin EX_IO\[3\] uses I/O standard 3.3-V LVTTL at H14" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { EX_IO[3] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[3\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 435 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 434 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1734122394284 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EX_IO\[4\] 3.3-V LVTTL F14 " "Pin EX_IO\[4\] uses I/O standard 3.3-V LVTTL at F14" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { EX_IO[4] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[4\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 435 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 435 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1734122394284 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EX_IO\[5\] 3.3-V LVTTL E10 " "Pin EX_IO\[5\] uses I/O standard 3.3-V LVTTL at E10" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { EX_IO[5] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[5\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 435 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 436 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1734122394284 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EX_IO\[6\] 3.3-V LVTTL D9 " "Pin EX_IO\[6\] uses I/O standard 3.3-V LVTTL at D9" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { EX_IO[6] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[6\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 435 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 437 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1734122394284 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[0\] 3.3-V LVTTL L3 " "Pin LCD_DATA\[0\] uses I/O standard 3.3-V LVTTL at L3" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { LCD_DATA[0] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 276 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 64 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1734122394284 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[1\] 3.3-V LVTTL L1 " "Pin LCD_DATA\[1\] uses I/O standard 3.3-V LVTTL at L1" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { LCD_DATA[1] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 276 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 63 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1734122394284 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[2\] 3.3-V LVTTL L2 " "Pin LCD_DATA\[2\] uses I/O standard 3.3-V LVTTL at L2" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { LCD_DATA[2] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 276 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 62 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1734122394284 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[3\] 3.3-V LVTTL K7 " "Pin LCD_DATA\[3\] uses I/O standard 3.3-V LVTTL at K7" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { LCD_DATA[3] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 276 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 61 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1734122394284 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[4\] 3.3-V LVTTL K1 " "Pin LCD_DATA\[4\] uses I/O standard 3.3-V LVTTL at K1" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { LCD_DATA[4] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 276 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1734122394284 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[5\] 3.3-V LVTTL K2 " "Pin LCD_DATA\[5\] uses I/O standard 3.3-V LVTTL at K2" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { LCD_DATA[5] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 276 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 59 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1734122394284 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[6\] 3.3-V LVTTL M3 " "Pin LCD_DATA\[6\] uses I/O standard 3.3-V LVTTL at M3" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { LCD_DATA[6] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 276 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 58 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1734122394284 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[7\] 3.3-V LVTTL M5 " "Pin LCD_DATA\[7\] uses I/O standard 3.3-V LVTTL at M5" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { LCD_DATA[7] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 276 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 57 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1734122394284 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_CMD 3.3-V LVTTL AD14 " "Pin SD_CMD uses I/O standard 3.3-V LVTTL at AD14" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { SD_CMD } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 296 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 439 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1734122394284 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_DAT\[0\] 3.3-V LVTTL AE14 " "Pin SD_DAT\[0\] uses I/O standard 3.3-V LVTTL at AE14" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { SD_DAT[0] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[0\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 297 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 78 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1734122394284 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_DAT\[1\] 3.3-V LVTTL AF13 " "Pin SD_DAT\[1\] uses I/O standard 3.3-V LVTTL at AF13" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { SD_DAT[1] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[1\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 297 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 77 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1734122394284 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_DAT\[2\] 3.3-V LVTTL AB14 " "Pin SD_DAT\[2\] uses I/O standard 3.3-V LVTTL at AB14" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { SD_DAT[2] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[2\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 297 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 76 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1734122394284 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_DAT\[3\] 3.3-V LVTTL AC14 " "Pin SD_DAT\[3\] uses I/O standard 3.3-V LVTTL at AC14" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { SD_DAT[3] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[3\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 297 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 75 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1734122394284 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AUD_ADCLRCK 3.3-V LVTTL C2 " "Pin AUD_ADCLRCK uses I/O standard 3.3-V LVTTL at C2" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { AUD_ADCLRCK } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 312 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 448 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1734122394284 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AUD_BCLK 3.3-V LVTTL F2 " "Pin AUD_BCLK uses I/O standard 3.3-V LVTTL at F2" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { AUD_BCLK } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 313 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 445 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1734122394284 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AUD_DACLRCK 3.3-V LVTTL E3 " "Pin AUD_DACLRCK uses I/O standard 3.3-V LVTTL at E3" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { AUD_DACLRCK } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 315 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 447 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1734122394284 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EEP_I2C_SDAT 3.3-V LVTTL E14 " "Pin EEP_I2C_SDAT uses I/O standard 3.3-V LVTTL at E14" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { EEP_I2C_SDAT } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EEP_I2C_SDAT" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 320 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 441 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1734122394284 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "I2C_SDAT 3.3-V LVTTL A8 " "Pin I2C_SDAT uses I/O standard 3.3-V LVTTL at A8" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { I2C_SDAT } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 324 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 443 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1734122394284 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[0\] 3.3-V LVTTL J6 " "Pin OTG_DATA\[0\] uses I/O standard 3.3-V LVTTL at J6" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { OTG_DATA[0] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[0\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 371 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 66 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1734122394284 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[1\] 3.3-V LVTTL K4 " "Pin OTG_DATA\[1\] uses I/O standard 3.3-V LVTTL at K4" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { OTG_DATA[1] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[1\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 371 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 65 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1734122394284 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[2\] 3.3-V LVTTL J5 " "Pin OTG_DATA\[2\] uses I/O standard 3.3-V LVTTL at J5" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { OTG_DATA[2] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[2\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 371 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 56 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1734122394284 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[3\] 3.3-V LVTTL K3 " "Pin OTG_DATA\[3\] uses I/O standard 3.3-V LVTTL at K3" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { OTG_DATA[3] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[3\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 371 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 115 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1734122394284 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[4\] 3.3-V LVTTL J4 " "Pin OTG_DATA\[4\] uses I/O standard 3.3-V LVTTL at J4" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { OTG_DATA[4] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[4\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 371 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 116 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1734122394284 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[5\] 3.3-V LVTTL J3 " "Pin OTG_DATA\[5\] uses I/O standard 3.3-V LVTTL at J3" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { OTG_DATA[5] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[5\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 371 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 117 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1734122394284 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[6\] 3.3-V LVTTL J7 " "Pin OTG_DATA\[6\] uses I/O standard 3.3-V LVTTL at J7" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { OTG_DATA[6] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[6\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 371 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 118 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1734122394284 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[7\] 3.3-V LVTTL H6 " "Pin OTG_DATA\[7\] uses I/O standard 3.3-V LVTTL at H6" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { OTG_DATA[7] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[7\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 371 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 119 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1734122394284 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[8\] 3.3-V LVTTL H3 " "Pin OTG_DATA\[8\] uses I/O standard 3.3-V LVTTL at H3" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { OTG_DATA[8] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[8\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 371 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 120 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1734122394284 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[9\] 3.3-V LVTTL H4 " "Pin OTG_DATA\[9\] uses I/O standard 3.3-V LVTTL at H4" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { OTG_DATA[9] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[9\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 371 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 121 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1734122394284 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[10\] 3.3-V LVTTL G1 " "Pin OTG_DATA\[10\] uses I/O standard 3.3-V LVTTL at G1" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { OTG_DATA[10] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[10\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 371 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 122 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1734122394284 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[11\] 3.3-V LVTTL G2 " "Pin OTG_DATA\[11\] uses I/O standard 3.3-V LVTTL at G2" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { OTG_DATA[11] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[11\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 371 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 123 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1734122394284 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[12\] 3.3-V LVTTL G3 " "Pin OTG_DATA\[12\] uses I/O standard 3.3-V LVTTL at G3" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { OTG_DATA[12] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[12\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 371 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 124 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1734122394284 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[13\] 3.3-V LVTTL F1 " "Pin OTG_DATA\[13\] uses I/O standard 3.3-V LVTTL at F1" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { OTG_DATA[13] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[13\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 371 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 125 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1734122394284 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[14\] 3.3-V LVTTL F3 " "Pin OTG_DATA\[14\] uses I/O standard 3.3-V LVTTL at F3" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { OTG_DATA[14] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[14\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 371 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 126 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1734122394284 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[15\] 3.3-V LVTTL G4 " "Pin OTG_DATA\[15\] uses I/O standard 3.3-V LVTTL at G4" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { OTG_DATA[15] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[15\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 371 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 127 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1734122394284 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[0\] 3.3-V LVTTL W3 " "Pin DRAM_DQ\[0\] uses I/O standard 3.3-V LVTTL at W3" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[0] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 389 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 128 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1734122394284 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[1\] 3.3-V LVTTL W2 " "Pin DRAM_DQ\[1\] uses I/O standard 3.3-V LVTTL at W2" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[1] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 389 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 129 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1734122394284 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[2\] 3.3-V LVTTL V4 " "Pin DRAM_DQ\[2\] uses I/O standard 3.3-V LVTTL at V4" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[2] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 389 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 130 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1734122394284 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[3\] 3.3-V LVTTL W1 " "Pin DRAM_DQ\[3\] uses I/O standard 3.3-V LVTTL at W1" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[3] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 389 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 131 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1734122394284 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[4\] 3.3-V LVTTL V3 " "Pin DRAM_DQ\[4\] uses I/O standard 3.3-V LVTTL at V3" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[4] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 389 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 132 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1734122394284 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[5\] 3.3-V LVTTL V2 " "Pin DRAM_DQ\[5\] uses I/O standard 3.3-V LVTTL at V2" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[5] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 389 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 133 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1734122394284 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[6\] 3.3-V LVTTL V1 " "Pin DRAM_DQ\[6\] uses I/O standard 3.3-V LVTTL at V1" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[6] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 389 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 134 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1734122394284 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[7\] 3.3-V LVTTL U3 " "Pin DRAM_DQ\[7\] uses I/O standard 3.3-V LVTTL at U3" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[7] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 389 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 135 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1734122394284 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[8\] 3.3-V LVTTL Y3 " "Pin DRAM_DQ\[8\] uses I/O standard 3.3-V LVTTL at Y3" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[8] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 389 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 136 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1734122394284 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[9\] 3.3-V LVTTL Y4 " "Pin DRAM_DQ\[9\] uses I/O standard 3.3-V LVTTL at Y4" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[9] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 389 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 137 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1734122394284 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[10\] 3.3-V LVTTL AB1 " "Pin DRAM_DQ\[10\] uses I/O standard 3.3-V LVTTL at AB1" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[10] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 389 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 138 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1734122394284 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[11\] 3.3-V LVTTL AA3 " "Pin DRAM_DQ\[11\] uses I/O standard 3.3-V LVTTL at AA3" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[11] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 389 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 139 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1734122394284 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[12\] 3.3-V LVTTL AB2 " "Pin DRAM_DQ\[12\] uses I/O standard 3.3-V LVTTL at AB2" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[12] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 389 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 140 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1734122394284 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[13\] 3.3-V LVTTL AC1 " "Pin DRAM_DQ\[13\] uses I/O standard 3.3-V LVTTL at AC1" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[13] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 389 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 141 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1734122394284 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[14\] 3.3-V LVTTL AB3 " "Pin DRAM_DQ\[14\] uses I/O standard 3.3-V LVTTL at AB3" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[14] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 389 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 142 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1734122394284 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[15\] 3.3-V LVTTL AC2 " "Pin DRAM_DQ\[15\] uses I/O standard 3.3-V LVTTL at AC2" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[15] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 389 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 143 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1734122394284 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[16\] 3.3-V LVTTL M8 " "Pin DRAM_DQ\[16\] uses I/O standard 3.3-V LVTTL at M8" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[16] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[16\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 389 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 144 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1734122394284 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[17\] 3.3-V LVTTL L8 " "Pin DRAM_DQ\[17\] uses I/O standard 3.3-V LVTTL at L8" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[17] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[17\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 389 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 145 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1734122394284 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[18\] 3.3-V LVTTL P2 " "Pin DRAM_DQ\[18\] uses I/O standard 3.3-V LVTTL at P2" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[18] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[18\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 389 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 146 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1734122394284 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[19\] 3.3-V LVTTL N3 " "Pin DRAM_DQ\[19\] uses I/O standard 3.3-V LVTTL at N3" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[19] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[19\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 389 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 147 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1734122394284 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[20\] 3.3-V LVTTL N4 " "Pin DRAM_DQ\[20\] uses I/O standard 3.3-V LVTTL at N4" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[20] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[20\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 389 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 148 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1734122394284 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[21\] 3.3-V LVTTL M4 " "Pin DRAM_DQ\[21\] uses I/O standard 3.3-V LVTTL at M4" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[21] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[21\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 389 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 149 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1734122394284 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[22\] 3.3-V LVTTL M7 " "Pin DRAM_DQ\[22\] uses I/O standard 3.3-V LVTTL at M7" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[22] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[22\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 389 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 150 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1734122394284 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[23\] 3.3-V LVTTL L7 " "Pin DRAM_DQ\[23\] uses I/O standard 3.3-V LVTTL at L7" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[23] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[23\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 389 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 151 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1734122394284 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[24\] 3.3-V LVTTL U5 " "Pin DRAM_DQ\[24\] uses I/O standard 3.3-V LVTTL at U5" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[24] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[24\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 389 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 152 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1734122394284 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[25\] 3.3-V LVTTL R7 " "Pin DRAM_DQ\[25\] uses I/O standard 3.3-V LVTTL at R7" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[25] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[25\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 389 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 153 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1734122394284 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[26\] 3.3-V LVTTL R1 " "Pin DRAM_DQ\[26\] uses I/O standard 3.3-V LVTTL at R1" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[26] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[26\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 389 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 154 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1734122394284 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[27\] 3.3-V LVTTL R2 " "Pin DRAM_DQ\[27\] uses I/O standard 3.3-V LVTTL at R2" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[27] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[27\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 389 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 155 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1734122394284 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[28\] 3.3-V LVTTL R3 " "Pin DRAM_DQ\[28\] uses I/O standard 3.3-V LVTTL at R3" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[28] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[28\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 389 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 156 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1734122394284 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[29\] 3.3-V LVTTL T3 " "Pin DRAM_DQ\[29\] uses I/O standard 3.3-V LVTTL at T3" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[29] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[29\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 389 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 157 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1734122394284 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[30\] 3.3-V LVTTL U4 " "Pin DRAM_DQ\[30\] uses I/O standard 3.3-V LVTTL at U4" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[30] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[30\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 389 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 158 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1734122394284 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[31\] 3.3-V LVTTL U1 " "Pin DRAM_DQ\[31\] uses I/O standard 3.3-V LVTTL at U1" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[31] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[31\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 389 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 159 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1734122394284 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[0\] 3.3-V LVTTL AH8 " "Pin FL_DQ\[0\] uses I/O standard 3.3-V LVTTL at AH8" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { FL_DQ[0] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 406 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 74 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1734122394284 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[1\] 3.3-V LVTTL AF10 " "Pin FL_DQ\[1\] uses I/O standard 3.3-V LVTTL at AF10" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { FL_DQ[1] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 406 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 73 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1734122394284 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[2\] 3.3-V LVTTL AG10 " "Pin FL_DQ\[2\] uses I/O standard 3.3-V LVTTL at AG10" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { FL_DQ[2] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 406 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 72 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1734122394284 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[3\] 3.3-V LVTTL AH10 " "Pin FL_DQ\[3\] uses I/O standard 3.3-V LVTTL at AH10" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { FL_DQ[3] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 406 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 71 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1734122394284 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[4\] 3.3-V LVTTL AF11 " "Pin FL_DQ\[4\] uses I/O standard 3.3-V LVTTL at AF11" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { FL_DQ[4] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 406 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 70 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1734122394284 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[5\] 3.3-V LVTTL AG11 " "Pin FL_DQ\[5\] uses I/O standard 3.3-V LVTTL at AG11" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { FL_DQ[5] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 406 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 69 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1734122394284 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[6\] 3.3-V LVTTL AH11 " "Pin FL_DQ\[6\] uses I/O standard 3.3-V LVTTL at AH11" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { FL_DQ[6] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 406 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 68 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1734122394284 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[7\] 3.3-V LVTTL AF12 " "Pin FL_DQ\[7\] uses I/O standard 3.3-V LVTTL at AF12" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { FL_DQ[7] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 406 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 67 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1734122394284 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[0\] 3.3-V LVTTL AB22 " "Pin GPIO\[0\] uses I/O standard 3.3-V LVTTL at AB22" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { GPIO[0] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 414 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 114 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1734122394284 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[1\] 3.3-V LVTTL AC15 " "Pin GPIO\[1\] uses I/O standard 3.3-V LVTTL at AC15" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { GPIO[1] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 414 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 113 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1734122394284 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[2\] 3.3-V LVTTL AB21 " "Pin GPIO\[2\] uses I/O standard 3.3-V LVTTL at AB21" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { GPIO[2] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 414 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 112 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1734122394284 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[3\] 3.3-V LVTTL Y17 " "Pin GPIO\[3\] uses I/O standard 3.3-V LVTTL at Y17" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { GPIO[3] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 414 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 111 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1734122394284 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[4\] 3.3-V LVTTL AC21 " "Pin GPIO\[4\] uses I/O standard 3.3-V LVTTL at AC21" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { GPIO[4] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 414 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 110 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1734122394284 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[5\] 3.3-V LVTTL Y16 " "Pin GPIO\[5\] uses I/O standard 3.3-V LVTTL at Y16" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { GPIO[5] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 414 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 109 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1734122394284 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[6\] 3.3-V LVTTL AD21 " "Pin GPIO\[6\] uses I/O standard 3.3-V LVTTL at AD21" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { GPIO[6] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 414 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 108 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1734122394284 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[7\] 3.3-V LVTTL AE16 " "Pin GPIO\[7\] uses I/O standard 3.3-V LVTTL at AE16" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { GPIO[7] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 414 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 107 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1734122394284 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[8\] 3.3-V LVTTL AD15 " "Pin GPIO\[8\] uses I/O standard 3.3-V LVTTL at AD15" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { GPIO[8] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 414 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 106 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1734122394284 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[9\] 3.3-V LVTTL AE15 " "Pin GPIO\[9\] uses I/O standard 3.3-V LVTTL at AE15" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { GPIO[9] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 414 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 105 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1734122394284 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[10\] 3.3-V LVTTL AC19 " "Pin GPIO\[10\] uses I/O standard 3.3-V LVTTL at AC19" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { GPIO[10] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 414 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 104 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1734122394284 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[11\] 3.3-V LVTTL AF16 " "Pin GPIO\[11\] uses I/O standard 3.3-V LVTTL at AF16" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { GPIO[11] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 414 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 103 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1734122394284 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[12\] 3.3-V LVTTL AD19 " "Pin GPIO\[12\] uses I/O standard 3.3-V LVTTL at AD19" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { GPIO[12] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 414 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 102 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1734122394284 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[13\] 3.3-V LVTTL AF15 " "Pin GPIO\[13\] uses I/O standard 3.3-V LVTTL at AF15" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { GPIO[13] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 414 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 101 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1734122394284 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[14\] 3.3-V LVTTL AF24 " "Pin GPIO\[14\] uses I/O standard 3.3-V LVTTL at AF24" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { GPIO[14] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 414 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 100 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1734122394284 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[15\] 3.3-V LVTTL AE21 " "Pin GPIO\[15\] uses I/O standard 3.3-V LVTTL at AE21" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { GPIO[15] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 414 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 99 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1734122394284 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[16\] 3.3-V LVTTL AF25 " "Pin GPIO\[16\] uses I/O standard 3.3-V LVTTL at AF25" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { GPIO[16] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 414 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 98 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1734122394284 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[17\] 3.3-V LVTTL AC22 " "Pin GPIO\[17\] uses I/O standard 3.3-V LVTTL at AC22" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { GPIO[17] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 414 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 97 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1734122394284 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[18\] 3.3-V LVTTL AE22 " "Pin GPIO\[18\] uses I/O standard 3.3-V LVTTL at AE22" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { GPIO[18] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 414 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 96 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1734122394284 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[19\] 3.3-V LVTTL AF21 " "Pin GPIO\[19\] uses I/O standard 3.3-V LVTTL at AF21" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { GPIO[19] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 414 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 95 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1734122394284 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[20\] 3.3-V LVTTL AF22 " "Pin GPIO\[20\] uses I/O standard 3.3-V LVTTL at AF22" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { GPIO[20] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 414 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 94 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1734122394284 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[21\] 3.3-V LVTTL AD22 " "Pin GPIO\[21\] uses I/O standard 3.3-V LVTTL at AD22" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { GPIO[21] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 414 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 93 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1734122394284 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[22\] 3.3-V LVTTL AG25 " "Pin GPIO\[22\] uses I/O standard 3.3-V LVTTL at AG25" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { GPIO[22] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 414 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 92 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1734122394284 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[23\] 3.3-V LVTTL AD25 " "Pin GPIO\[23\] uses I/O standard 3.3-V LVTTL at AD25" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { GPIO[23] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 414 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 91 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1734122394284 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[24\] 3.3-V LVTTL AH25 " "Pin GPIO\[24\] uses I/O standard 3.3-V LVTTL at AH25" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { GPIO[24] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 414 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 90 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1734122394284 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[25\] 3.3-V LVTTL AE25 " "Pin GPIO\[25\] uses I/O standard 3.3-V LVTTL at AE25" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { GPIO[25] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 414 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 89 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1734122394284 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[26\] 3.3-V LVTTL AG22 " "Pin GPIO\[26\] uses I/O standard 3.3-V LVTTL at AG22" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { GPIO[26] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 414 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 88 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1734122394284 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[27\] 3.3-V LVTTL AE24 " "Pin GPIO\[27\] uses I/O standard 3.3-V LVTTL at AE24" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { GPIO[27] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 414 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 87 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1734122394284 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[28\] 3.3-V LVTTL AH22 " "Pin GPIO\[28\] uses I/O standard 3.3-V LVTTL at AH22" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { GPIO[28] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 414 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 86 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1734122394284 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[29\] 3.3-V LVTTL AF26 " "Pin GPIO\[29\] uses I/O standard 3.3-V LVTTL at AF26" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { GPIO[29] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 414 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 85 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1734122394284 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[30\] 3.3-V LVTTL AE20 " "Pin GPIO\[30\] uses I/O standard 3.3-V LVTTL at AE20" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { GPIO[30] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 414 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 84 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1734122394284 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[31\] 3.3-V LVTTL AG23 " "Pin GPIO\[31\] uses I/O standard 3.3-V LVTTL at AG23" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { GPIO[31] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 414 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 83 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1734122394284 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[32\] 3.3-V LVTTL AF20 " "Pin GPIO\[32\] uses I/O standard 3.3-V LVTTL at AF20" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { GPIO[32] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 414 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 82 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1734122394284 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[33\] 3.3-V LVTTL AH26 " "Pin GPIO\[33\] uses I/O standard 3.3-V LVTTL at AH26" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { GPIO[33] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[33\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 414 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 81 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1734122394284 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[34\] 3.3-V LVTTL AH23 " "Pin GPIO\[34\] uses I/O standard 3.3-V LVTTL at AH23" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { GPIO[34] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[34\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 414 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 80 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1734122394284 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[35\] 3.3-V LVTTL AG26 " "Pin GPIO\[35\] uses I/O standard 3.3-V LVTTL at AG26" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { GPIO[35] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[35\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 414 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 79 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1734122394284 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50 3.3-V LVTTL Y2 " "Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at Y2" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { CLOCK_50 } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 245 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 449 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1734122394284 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK2_50 3.3-V LVTTL AG14 " "Pin CLOCK2_50 uses I/O standard 3.3-V LVTTL at AG14" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { CLOCK2_50 } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK2_50" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 246 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 450 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1734122394284 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1734122394284 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "140 " "Following 140 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_CLK a permanently disabled " "Pin PS2_CLK has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { PS2_CLK } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 289 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 464 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1734122394290 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_DAT a permanently disabled " "Pin PS2_DAT has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { PS2_DAT } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 290 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 465 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1734122394290 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_CLK2 a permanently disabled " "Pin PS2_CLK2 has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { PS2_CLK2 } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 291 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 466 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1734122394290 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_DAT2 a permanently disabled " "Pin PS2_DAT2 has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { PS2_DAT2 } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 292 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 467 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1734122394290 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[0\] a permanently disabled " "Pin SRAM_DQ\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { SRAM_DQ[0] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[0\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 397 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 354 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1734122394290 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[1\] a permanently disabled " "Pin SRAM_DQ\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { SRAM_DQ[1] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[1\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 397 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 355 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1734122394290 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[2\] a permanently disabled " "Pin SRAM_DQ\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { SRAM_DQ[2] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[2\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 397 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 356 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1734122394290 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[3\] a permanently disabled " "Pin SRAM_DQ\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { SRAM_DQ[3] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[3\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 397 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 357 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1734122394290 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[4\] a permanently disabled " "Pin SRAM_DQ\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { SRAM_DQ[4] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[4\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 397 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 358 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1734122394290 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[5\] a permanently disabled " "Pin SRAM_DQ\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { SRAM_DQ[5] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[5\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 397 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 359 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1734122394290 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[6\] a permanently disabled " "Pin SRAM_DQ\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { SRAM_DQ[6] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[6\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 397 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 360 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1734122394290 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[7\] a permanently disabled " "Pin SRAM_DQ\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { SRAM_DQ[7] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[7\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 397 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 361 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1734122394290 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[8\] a permanently disabled " "Pin SRAM_DQ\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { SRAM_DQ[8] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[8\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 397 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 362 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1734122394290 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[9\] a permanently disabled " "Pin SRAM_DQ\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { SRAM_DQ[9] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[9\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 397 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 363 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1734122394290 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[10\] a permanently disabled " "Pin SRAM_DQ\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { SRAM_DQ[10] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[10\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 397 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 364 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1734122394290 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[11\] a permanently disabled " "Pin SRAM_DQ\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { SRAM_DQ[11] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[11\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 397 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 365 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1734122394290 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[12\] a permanently disabled " "Pin SRAM_DQ\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { SRAM_DQ[12] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[12\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 397 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 366 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1734122394290 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[13\] a permanently disabled " "Pin SRAM_DQ\[13\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { SRAM_DQ[13] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[13\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 397 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 367 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1734122394290 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[14\] a permanently disabled " "Pin SRAM_DQ\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { SRAM_DQ[14] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[14\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 397 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 368 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1734122394290 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[15\] a permanently disabled " "Pin SRAM_DQ\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { SRAM_DQ[15] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[15\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 397 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 369 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1734122394290 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_D\[0\] a permanently disabled " "Pin HSMC_D\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HSMC_D[0] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[0\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 428 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 393 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1734122394290 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_D\[1\] a permanently disabled " "Pin HSMC_D\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HSMC_D[1] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[1\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 428 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 394 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1734122394290 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_D\[2\] a permanently disabled " "Pin HSMC_D\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HSMC_D[2] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[2\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 428 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 395 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1734122394290 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_D\[3\] a permanently disabled " "Pin HSMC_D\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HSMC_D[3] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[3\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 428 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 396 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1734122394290 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EX_IO\[0\] a permanently disabled " "Pin EX_IO\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { EX_IO[0] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[0\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 435 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 431 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1734122394290 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EX_IO\[1\] a permanently disabled " "Pin EX_IO\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { EX_IO[1] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[1\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 435 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 432 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1734122394290 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EX_IO\[2\] a permanently disabled " "Pin EX_IO\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { EX_IO[2] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[2\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 435 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 433 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1734122394290 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EX_IO\[3\] a permanently disabled " "Pin EX_IO\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { EX_IO[3] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[3\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 435 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 434 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1734122394290 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EX_IO\[4\] a permanently disabled " "Pin EX_IO\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { EX_IO[4] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[4\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 435 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 435 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1734122394290 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EX_IO\[5\] a permanently disabled " "Pin EX_IO\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { EX_IO[5] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[5\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 435 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 436 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1734122394290 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EX_IO\[6\] a permanently disabled " "Pin EX_IO\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { EX_IO[6] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[6\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 435 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 437 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1734122394290 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[0\] a permanently enabled " "Pin LCD_DATA\[0\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { LCD_DATA[0] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 276 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 64 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1734122394290 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[1\] a permanently enabled " "Pin LCD_DATA\[1\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { LCD_DATA[1] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 276 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 63 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1734122394290 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[2\] a permanently enabled " "Pin LCD_DATA\[2\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { LCD_DATA[2] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 276 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 62 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1734122394290 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[3\] a permanently enabled " "Pin LCD_DATA\[3\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { LCD_DATA[3] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 276 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 61 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1734122394290 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[4\] a permanently enabled " "Pin LCD_DATA\[4\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { LCD_DATA[4] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 276 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1734122394290 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[5\] a permanently enabled " "Pin LCD_DATA\[5\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { LCD_DATA[5] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 276 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 59 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1734122394290 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[6\] a permanently enabled " "Pin LCD_DATA\[6\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { LCD_DATA[6] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 276 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 58 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1734122394290 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[7\] a permanently enabled " "Pin LCD_DATA\[7\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { LCD_DATA[7] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 276 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 57 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1734122394290 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_CMD a permanently disabled " "Pin SD_CMD has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { SD_CMD } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 296 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 439 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1734122394290 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT\[0\] a permanently disabled " "Pin SD_DAT\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { SD_DAT[0] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[0\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 297 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 78 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1734122394290 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT\[1\] a permanently disabled " "Pin SD_DAT\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { SD_DAT[1] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[1\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 297 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 77 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1734122394290 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT\[2\] a permanently disabled " "Pin SD_DAT\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { SD_DAT[2] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[2\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 297 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 76 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1734122394290 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT\[3\] a permanently disabled " "Pin SD_DAT\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { SD_DAT[3] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[3\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 297 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 75 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1734122394290 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_ADCLRCK a permanently disabled " "Pin AUD_ADCLRCK has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { AUD_ADCLRCK } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 312 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 448 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1734122394290 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_BCLK a permanently enabled " "Pin AUD_BCLK has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { AUD_BCLK } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 313 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 445 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1734122394290 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_DACLRCK a permanently enabled " "Pin AUD_DACLRCK has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { AUD_DACLRCK } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 315 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 447 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1734122394290 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EEP_I2C_SDAT a permanently disabled " "Pin EEP_I2C_SDAT has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { EEP_I2C_SDAT } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EEP_I2C_SDAT" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 320 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 441 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1734122394290 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[0\] a permanently disabled " "Pin OTG_DATA\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { OTG_DATA[0] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[0\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 371 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 66 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1734122394290 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[1\] a permanently disabled " "Pin OTG_DATA\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { OTG_DATA[1] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[1\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 371 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 65 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1734122394290 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[2\] a permanently disabled " "Pin OTG_DATA\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { OTG_DATA[2] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[2\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 371 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 56 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1734122394290 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[3\] a permanently disabled " "Pin OTG_DATA\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { OTG_DATA[3] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[3\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 371 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 115 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1734122394290 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[4\] a permanently disabled " "Pin OTG_DATA\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { OTG_DATA[4] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[4\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 371 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 116 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1734122394290 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[5\] a permanently disabled " "Pin OTG_DATA\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { OTG_DATA[5] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[5\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 371 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 117 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1734122394290 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[6\] a permanently disabled " "Pin OTG_DATA\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { OTG_DATA[6] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[6\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 371 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 118 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1734122394290 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[7\] a permanently disabled " "Pin OTG_DATA\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { OTG_DATA[7] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[7\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 371 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 119 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1734122394290 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[8\] a permanently disabled " "Pin OTG_DATA\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { OTG_DATA[8] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[8\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 371 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 120 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1734122394290 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[9\] a permanently disabled " "Pin OTG_DATA\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { OTG_DATA[9] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[9\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 371 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 121 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1734122394290 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[10\] a permanently disabled " "Pin OTG_DATA\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { OTG_DATA[10] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[10\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 371 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 122 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1734122394290 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[11\] a permanently disabled " "Pin OTG_DATA\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { OTG_DATA[11] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[11\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 371 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 123 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1734122394290 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[12\] a permanently disabled " "Pin OTG_DATA\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { OTG_DATA[12] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[12\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 371 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 124 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1734122394290 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[13\] a permanently disabled " "Pin OTG_DATA\[13\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { OTG_DATA[13] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[13\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 371 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 125 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1734122394290 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[14\] a permanently disabled " "Pin OTG_DATA\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { OTG_DATA[14] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[14\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 371 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 126 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1734122394290 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[15\] a permanently disabled " "Pin OTG_DATA\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { OTG_DATA[15] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[15\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 371 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 127 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1734122394290 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[0\] a permanently disabled " "Pin DRAM_DQ\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[0] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 389 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 128 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1734122394290 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[1\] a permanently disabled " "Pin DRAM_DQ\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[1] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 389 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 129 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1734122394290 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[2\] a permanently disabled " "Pin DRAM_DQ\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[2] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 389 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 130 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1734122394290 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[3\] a permanently disabled " "Pin DRAM_DQ\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[3] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 389 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 131 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1734122394290 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[4\] a permanently disabled " "Pin DRAM_DQ\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[4] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 389 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 132 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1734122394290 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[5\] a permanently disabled " "Pin DRAM_DQ\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[5] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 389 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 133 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1734122394290 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[6\] a permanently disabled " "Pin DRAM_DQ\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[6] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 389 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 134 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1734122394290 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[7\] a permanently disabled " "Pin DRAM_DQ\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[7] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 389 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 135 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1734122394290 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[8\] a permanently disabled " "Pin DRAM_DQ\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[8] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 389 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 136 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1734122394290 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[9\] a permanently disabled " "Pin DRAM_DQ\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[9] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 389 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 137 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1734122394290 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[10\] a permanently disabled " "Pin DRAM_DQ\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[10] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 389 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 138 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1734122394290 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[11\] a permanently disabled " "Pin DRAM_DQ\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[11] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 389 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 139 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1734122394290 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[12\] a permanently disabled " "Pin DRAM_DQ\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[12] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 389 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 140 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1734122394290 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[13\] a permanently disabled " "Pin DRAM_DQ\[13\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[13] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 389 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 141 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1734122394290 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[14\] a permanently disabled " "Pin DRAM_DQ\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[14] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 389 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 142 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1734122394290 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[15\] a permanently disabled " "Pin DRAM_DQ\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[15] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 389 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 143 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1734122394290 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[16\] a permanently disabled " "Pin DRAM_DQ\[16\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[16] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[16\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 389 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 144 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1734122394290 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[17\] a permanently disabled " "Pin DRAM_DQ\[17\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[17] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[17\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 389 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 145 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1734122394290 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[18\] a permanently disabled " "Pin DRAM_DQ\[18\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[18] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[18\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 389 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 146 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1734122394290 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[19\] a permanently disabled " "Pin DRAM_DQ\[19\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[19] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[19\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 389 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 147 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1734122394290 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[20\] a permanently disabled " "Pin DRAM_DQ\[20\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[20] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[20\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 389 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 148 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1734122394290 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[21\] a permanently disabled " "Pin DRAM_DQ\[21\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[21] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[21\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 389 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 149 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1734122394290 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[22\] a permanently disabled " "Pin DRAM_DQ\[22\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[22] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[22\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 389 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 150 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1734122394290 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[23\] a permanently disabled " "Pin DRAM_DQ\[23\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[23] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[23\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 389 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 151 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1734122394290 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[24\] a permanently disabled " "Pin DRAM_DQ\[24\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[24] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[24\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 389 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 152 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1734122394290 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[25\] a permanently disabled " "Pin DRAM_DQ\[25\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[25] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[25\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 389 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 153 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1734122394290 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[26\] a permanently disabled " "Pin DRAM_DQ\[26\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[26] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[26\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 389 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 154 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1734122394290 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[27\] a permanently disabled " "Pin DRAM_DQ\[27\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[27] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[27\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 389 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 155 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1734122394290 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[28\] a permanently disabled " "Pin DRAM_DQ\[28\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[28] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[28\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 389 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 156 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1734122394290 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[29\] a permanently disabled " "Pin DRAM_DQ\[29\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[29] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[29\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 389 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 157 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1734122394290 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[30\] a permanently disabled " "Pin DRAM_DQ\[30\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[30] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[30\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 389 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 158 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1734122394290 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[31\] a permanently disabled " "Pin DRAM_DQ\[31\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[31] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[31\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 389 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 159 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1734122394290 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[0\] a permanently disabled " "Pin FL_DQ\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { FL_DQ[0] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 406 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 74 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1734122394290 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[1\] a permanently disabled " "Pin FL_DQ\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { FL_DQ[1] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 406 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 73 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1734122394290 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[2\] a permanently disabled " "Pin FL_DQ\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { FL_DQ[2] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 406 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 72 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1734122394290 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[3\] a permanently disabled " "Pin FL_DQ\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { FL_DQ[3] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 406 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 71 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1734122394290 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[4\] a permanently disabled " "Pin FL_DQ\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { FL_DQ[4] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 406 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 70 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1734122394290 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[5\] a permanently disabled " "Pin FL_DQ\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { FL_DQ[5] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 406 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 69 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1734122394290 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[6\] a permanently disabled " "Pin FL_DQ\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { FL_DQ[6] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 406 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 68 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1734122394290 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[7\] a permanently disabled " "Pin FL_DQ\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { FL_DQ[7] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 406 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 67 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1734122394290 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[0\] a permanently disabled " "Pin GPIO\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { GPIO[0] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 414 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 114 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1734122394290 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[1\] a permanently disabled " "Pin GPIO\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { GPIO[1] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 414 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 113 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1734122394290 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[2\] a permanently disabled " "Pin GPIO\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { GPIO[2] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 414 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 112 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1734122394290 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[3\] a permanently disabled " "Pin GPIO\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { GPIO[3] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 414 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 111 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1734122394290 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[4\] a permanently disabled " "Pin GPIO\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { GPIO[4] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 414 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 110 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1734122394290 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[5\] a permanently disabled " "Pin GPIO\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { GPIO[5] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 414 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 109 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1734122394290 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[6\] a permanently disabled " "Pin GPIO\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { GPIO[6] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 414 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 108 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1734122394290 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[7\] a permanently disabled " "Pin GPIO\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { GPIO[7] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 414 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 107 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1734122394290 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[8\] a permanently disabled " "Pin GPIO\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { GPIO[8] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 414 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 106 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1734122394290 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[9\] a permanently disabled " "Pin GPIO\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { GPIO[9] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 414 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 105 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1734122394290 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[10\] a permanently disabled " "Pin GPIO\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { GPIO[10] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 414 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 104 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1734122394290 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[11\] a permanently disabled " "Pin GPIO\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { GPIO[11] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 414 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 103 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1734122394290 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[12\] a permanently disabled " "Pin GPIO\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { GPIO[12] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 414 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 102 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1734122394290 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[13\] a permanently disabled " "Pin GPIO\[13\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { GPIO[13] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 414 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 101 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1734122394290 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[14\] a permanently disabled " "Pin GPIO\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { GPIO[14] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 414 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 100 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1734122394290 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[15\] a permanently disabled " "Pin GPIO\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { GPIO[15] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 414 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 99 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1734122394290 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[16\] a permanently disabled " "Pin GPIO\[16\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { GPIO[16] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 414 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 98 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1734122394290 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[17\] a permanently disabled " "Pin GPIO\[17\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { GPIO[17] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 414 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 97 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1734122394290 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[18\] a permanently disabled " "Pin GPIO\[18\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { GPIO[18] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 414 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 96 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1734122394290 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[19\] a permanently disabled " "Pin GPIO\[19\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { GPIO[19] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 414 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 95 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1734122394290 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[20\] a permanently disabled " "Pin GPIO\[20\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { GPIO[20] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 414 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 94 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1734122394290 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[21\] a permanently disabled " "Pin GPIO\[21\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { GPIO[21] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 414 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 93 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1734122394290 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[22\] a permanently disabled " "Pin GPIO\[22\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { GPIO[22] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 414 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 92 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1734122394290 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[23\] a permanently disabled " "Pin GPIO\[23\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { GPIO[23] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 414 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 91 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1734122394290 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[24\] a permanently disabled " "Pin GPIO\[24\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { GPIO[24] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 414 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 90 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1734122394290 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[25\] a permanently disabled " "Pin GPIO\[25\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { GPIO[25] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 414 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 89 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1734122394290 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[26\] a permanently disabled " "Pin GPIO\[26\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { GPIO[26] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 414 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 88 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1734122394290 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[27\] a permanently disabled " "Pin GPIO\[27\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { GPIO[27] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 414 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 87 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1734122394290 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[28\] a permanently disabled " "Pin GPIO\[28\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { GPIO[28] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 414 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 86 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1734122394290 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[29\] a permanently disabled " "Pin GPIO\[29\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { GPIO[29] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 414 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 85 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1734122394290 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[30\] a permanently disabled " "Pin GPIO\[30\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { GPIO[30] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 414 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 84 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1734122394290 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[31\] a permanently disabled " "Pin GPIO\[31\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { GPIO[31] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 414 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 83 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1734122394290 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[32\] a permanently disabled " "Pin GPIO\[32\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { GPIO[32] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 414 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 82 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1734122394290 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[33\] a permanently disabled " "Pin GPIO\[33\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { GPIO[33] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[33\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 414 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 81 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1734122394290 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[34\] a permanently disabled " "Pin GPIO\[34\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { GPIO[34] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[34\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 414 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 80 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1734122394290 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[35\] a permanently disabled " "Pin GPIO\[35\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { GPIO[35] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[35\]" } } } } { "DE2_115_Default.v" "" { Text "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.v" 414 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/" { { 0 { 0 ""} 0 79 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1734122394290 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1734122394290 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.fit.smsg " "Generated suppressed messages file C:/Users/aluno/Documents/CD2 - LUIZ AUGUSTO D CAMPOS/Trabalho 1/the final countdown/teste randomizer e game over/DE2_115_Default/DE2_115_Default.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1734122394535 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 90 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 90 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5473 " "Peak virtual memory: 5473 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1734122395245 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 13 17:39:55 2024 " "Processing ended: Fri Dec 13 17:39:55 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1734122395245 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:28 " "Elapsed time: 00:00:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1734122395245 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1734122395245 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1734122395245 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1734122396506 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1734122396506 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 13 17:39:56 2024 " "Processing started: Fri Dec 13 17:39:56 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1734122396506 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1734122396506 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off DE2_115_Default -c DE2_115_Default " "Command: quartus_asm --read_settings_files=off --write_settings_files=off DE2_115_Default -c DE2_115_Default" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1734122396506 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1734122398948 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1734122399034 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4713 " "Peak virtual memory: 4713 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1734122400317 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 13 17:40:00 2024 " "Processing ended: Fri Dec 13 17:40:00 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1734122400317 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1734122400317 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1734122400317 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1734122400317 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1734122400985 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1734122401896 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1734122401896 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 13 17:40:01 2024 " "Processing started: Fri Dec 13 17:40:01 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1734122401896 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1734122401896 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta DE2_115_Default -c DE2_115_Default " "Command: quartus_sta DE2_115_Default -c DE2_115_Default" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1734122401896 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1734122402027 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "2 " "Parallel compilation is enabled and will use up to 2 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Timing Analyzer" 0 -1 1734122402228 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1734122402275 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1734122402275 ""}
{ "Info" "ISTA_SDC_FOUND" "de2_115_default.SDC " "Reading SDC File: 'de2_115_default.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1734122402769 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{p1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{p1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1734122402778 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{p1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -multiply_by 9 -duty_cycle 50.00 -name \{p1\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{p1\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{p1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -multiply_by 9 -duty_cycle 50.00 -name \{p1\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{p1\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1734122402778 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1734122402778 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1734122402778 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "vga_controller:vga_ins\|video_sync_generator:LTM_ins\|VS " "Node: vga_controller:vga_ins\|video_sync_generator:LTM_ins\|VS was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register vga_controller:vga_ins\|mem_saida_seq:memu0\|carro_x\[0\] vga_controller:vga_ins\|video_sync_generator:LTM_ins\|VS " "Register vga_controller:vga_ins\|mem_saida_seq:memu0\|carro_x\[0\] is being clocked by vga_controller:vga_ins\|video_sync_generator:LTM_ins\|VS" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1734122402792 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1734122402792 "|DE2_115_Default|vga_controller:vga_ins|video_sync_generator:LTM_ins|VS"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "AUDIO_DAC:u4\|LRCK_1X " "Node: AUDIO_DAC:u4\|LRCK_1X was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register AUDIO_DAC:u4\|SIN_Cont\[3\] AUDIO_DAC:u4\|LRCK_1X " "Register AUDIO_DAC:u4\|SIN_Cont\[3\] is being clocked by AUDIO_DAC:u4\|LRCK_1X" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1734122402792 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1734122402792 "|DE2_115_Default|AUDIO_DAC:u4|LRCK_1X"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "I2C_AV_Config:u3\|mI2C_CTRL_CLK " "Node: I2C_AV_Config:u3\|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register I2C_AV_Config:u3\|I2C_Controller:u0\|SD_COUNTER\[0\] I2C_AV_Config:u3\|mI2C_CTRL_CLK " "Register I2C_AV_Config:u3\|I2C_Controller:u0\|SD_COUNTER\[0\] is being clocked by I2C_AV_Config:u3\|mI2C_CTRL_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1734122402792 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1734122402792 "|DE2_115_Default|I2C_AV_Config:u3|mI2C_CTRL_CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "AUDIO_DAC:u4\|oAUD_BCK " "Node: AUDIO_DAC:u4\|oAUD_BCK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register AUDIO_DAC:u4\|SEL_Cont\[0\] AUDIO_DAC:u4\|oAUD_BCK " "Register AUDIO_DAC:u4\|SEL_Cont\[0\] is being clocked by AUDIO_DAC:u4\|oAUD_BCK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1734122402792 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1734122402792 "|DE2_115_Default|AUDIO_DAC:u4|oAUD_BCK"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1734122402799 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1734122402800 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1734122402825 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1734122402869 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1734122402869 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -17.014 " "Worst-case setup slack is -17.014" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734122402872 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734122402872 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -17.014            -403.059 p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  -17.014            -403.059 p1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734122402872 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.826               0.000 CLOCK_50  " "   13.826               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734122402872 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   52.096               0.000 p1\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   52.096               0.000 p1\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734122402872 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1734122402872 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.387 " "Worst-case hold slack is 0.387" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734122402881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734122402881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.387               0.000 p1\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.387               0.000 p1\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734122402881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 CLOCK_50  " "    0.403               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734122402881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.443               0.000 p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.443               0.000 p1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734122402881 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1734122402881 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.205 " "Worst-case recovery slack is -0.205" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734122402890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734122402890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.205              -2.870 p1\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -0.205              -2.870 p1\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734122402890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.316               0.000 p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   15.316               0.000 p1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734122402890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.335               0.000 CLOCK_50  " "   16.335               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734122402890 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1734122402890 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.338 " "Worst-case removal slack is 1.338" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734122402895 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734122402895 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.338               0.000 p1\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    1.338               0.000 p1\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734122402895 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.815               0.000 p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    2.815               0.000 p1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734122402895 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.908               0.000 CLOCK_50  " "    2.908               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734122402895 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1734122402895 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.645 " "Worst-case minimum pulse width slack is 9.645" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734122402906 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734122402906 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.645               0.000 CLOCK_50  " "    9.645               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734122402906 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.818               0.000 CLOCK2_50  " "    9.818               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734122402906 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 CLOCK3_50  " "   16.000               0.000 CLOCK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734122402906 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.702               0.000 p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.702               0.000 p1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734122402906 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   27.487               0.000 p1\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   27.487               0.000 p1\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734122402906 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1734122402906 ""}
{ "Warning" "WSTA_METASTABILITY_REPORT_DISALLOW_GLOBAL_OFF" "" "Ignoring Synchronizer Identification setting Off, and using Auto instead." {  } {  } 0 18330 "Ignoring Synchronizer Identification setting Off, and using Auto instead." 0 0 "Timing Analyzer" 0 -1 1734122403986 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1734122404003 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1734122404047 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1734122404608 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "vga_controller:vga_ins\|video_sync_generator:LTM_ins\|VS " "Node: vga_controller:vga_ins\|video_sync_generator:LTM_ins\|VS was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register vga_controller:vga_ins\|mem_saida_seq:memu0\|carro_x\[0\] vga_controller:vga_ins\|video_sync_generator:LTM_ins\|VS " "Register vga_controller:vga_ins\|mem_saida_seq:memu0\|carro_x\[0\] is being clocked by vga_controller:vga_ins\|video_sync_generator:LTM_ins\|VS" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1734122404780 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1734122404780 "|DE2_115_Default|vga_controller:vga_ins|video_sync_generator:LTM_ins|VS"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "AUDIO_DAC:u4\|LRCK_1X " "Node: AUDIO_DAC:u4\|LRCK_1X was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register AUDIO_DAC:u4\|SIN_Cont\[3\] AUDIO_DAC:u4\|LRCK_1X " "Register AUDIO_DAC:u4\|SIN_Cont\[3\] is being clocked by AUDIO_DAC:u4\|LRCK_1X" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1734122404780 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1734122404780 "|DE2_115_Default|AUDIO_DAC:u4|LRCK_1X"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "I2C_AV_Config:u3\|mI2C_CTRL_CLK " "Node: I2C_AV_Config:u3\|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register I2C_AV_Config:u3\|I2C_Controller:u0\|SD_COUNTER\[0\] I2C_AV_Config:u3\|mI2C_CTRL_CLK " "Register I2C_AV_Config:u3\|I2C_Controller:u0\|SD_COUNTER\[0\] is being clocked by I2C_AV_Config:u3\|mI2C_CTRL_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1734122404780 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1734122404780 "|DE2_115_Default|I2C_AV_Config:u3|mI2C_CTRL_CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "AUDIO_DAC:u4\|oAUD_BCK " "Node: AUDIO_DAC:u4\|oAUD_BCK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register AUDIO_DAC:u4\|SEL_Cont\[0\] AUDIO_DAC:u4\|oAUD_BCK " "Register AUDIO_DAC:u4\|SEL_Cont\[0\] is being clocked by AUDIO_DAC:u4\|oAUD_BCK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1734122404780 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1734122404780 "|DE2_115_Default|AUDIO_DAC:u4|oAUD_BCK"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1734122404781 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1734122404801 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1734122404801 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -13.618 " "Worst-case setup slack is -13.618" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734122404805 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734122404805 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.618            -322.319 p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  -13.618            -322.319 p1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734122404805 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.374               0.000 CLOCK_50  " "   14.374               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734122404805 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   52.392               0.000 p1\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   52.392               0.000 p1\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734122404805 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1734122404805 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.339 " "Worst-case hold slack is 0.339" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734122404815 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734122404815 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.339               0.000 p1\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.339               0.000 p1\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734122404815 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.355               0.000 CLOCK_50  " "    0.355               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734122404815 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401               0.000 p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.401               0.000 p1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734122404815 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1734122404815 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 0.071 " "Worst-case recovery slack is 0.071" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734122404823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734122404823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.071               0.000 p1\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.071               0.000 p1\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734122404823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.789               0.000 p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   15.789               0.000 p1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734122404823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.720               0.000 CLOCK_50  " "   16.720               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734122404823 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1734122404823 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.179 " "Worst-case removal slack is 1.179" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734122404828 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734122404828 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.179               0.000 p1\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    1.179               0.000 p1\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734122404828 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.504               0.000 p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    2.504               0.000 p1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734122404828 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.694               0.000 CLOCK_50  " "    2.694               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734122404828 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1734122404828 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.636 " "Worst-case minimum pulse width slack is 9.636" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734122404836 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734122404836 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.636               0.000 CLOCK_50  " "    9.636               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734122404836 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.828               0.000 CLOCK2_50  " "    9.828               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734122404836 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 CLOCK3_50  " "   16.000               0.000 CLOCK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734122404836 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.684               0.000 p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.684               0.000 p1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734122404836 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   27.471               0.000 p1\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   27.471               0.000 p1\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734122404836 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1734122404836 ""}
{ "Warning" "WSTA_METASTABILITY_REPORT_DISALLOW_GLOBAL_OFF" "" "Ignoring Synchronizer Identification setting Off, and using Auto instead." {  } {  } 0 18330 "Ignoring Synchronizer Identification setting Off, and using Auto instead." 0 0 "Timing Analyzer" 0 -1 1734122405960 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1734122405973 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "vga_controller:vga_ins\|video_sync_generator:LTM_ins\|VS " "Node: vga_controller:vga_ins\|video_sync_generator:LTM_ins\|VS was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register vga_controller:vga_ins\|mem_saida_seq:memu0\|carro_x\[0\] vga_controller:vga_ins\|video_sync_generator:LTM_ins\|VS " "Register vga_controller:vga_ins\|mem_saida_seq:memu0\|carro_x\[0\] is being clocked by vga_controller:vga_ins\|video_sync_generator:LTM_ins\|VS" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1734122406117 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1734122406117 "|DE2_115_Default|vga_controller:vga_ins|video_sync_generator:LTM_ins|VS"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "AUDIO_DAC:u4\|LRCK_1X " "Node: AUDIO_DAC:u4\|LRCK_1X was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register AUDIO_DAC:u4\|SIN_Cont\[3\] AUDIO_DAC:u4\|LRCK_1X " "Register AUDIO_DAC:u4\|SIN_Cont\[3\] is being clocked by AUDIO_DAC:u4\|LRCK_1X" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1734122406117 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1734122406117 "|DE2_115_Default|AUDIO_DAC:u4|LRCK_1X"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "I2C_AV_Config:u3\|mI2C_CTRL_CLK " "Node: I2C_AV_Config:u3\|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register I2C_AV_Config:u3\|I2C_Controller:u0\|SD_COUNTER\[0\] I2C_AV_Config:u3\|mI2C_CTRL_CLK " "Register I2C_AV_Config:u3\|I2C_Controller:u0\|SD_COUNTER\[0\] is being clocked by I2C_AV_Config:u3\|mI2C_CTRL_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1734122406117 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1734122406117 "|DE2_115_Default|I2C_AV_Config:u3|mI2C_CTRL_CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "AUDIO_DAC:u4\|oAUD_BCK " "Node: AUDIO_DAC:u4\|oAUD_BCK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register AUDIO_DAC:u4\|SEL_Cont\[0\] AUDIO_DAC:u4\|oAUD_BCK " "Register AUDIO_DAC:u4\|SEL_Cont\[0\] is being clocked by AUDIO_DAC:u4\|oAUD_BCK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1734122406117 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1734122406117 "|DE2_115_Default|AUDIO_DAC:u4|oAUD_BCK"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1734122406118 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.979 " "Worst-case setup slack is 1.979" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734122406129 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734122406129 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.979               0.000 p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.979               0.000 p1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734122406129 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.799               0.000 CLOCK_50  " "   16.799               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734122406129 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   53.935               0.000 p1\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   53.935               0.000 p1\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734122406129 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1734122406129 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.175 " "Worst-case hold slack is 0.175" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734122406141 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734122406141 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.175               0.000 p1\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.175               0.000 p1\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734122406141 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.182               0.000 CLOCK_50  " "    0.182               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734122406141 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.197               0.000 p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.197               0.000 p1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734122406141 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1734122406141 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 0.861 " "Worst-case recovery slack is 0.861" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734122406150 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734122406150 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.861               0.000 p1\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.861               0.000 p1\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734122406150 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.431               0.000 p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   17.431               0.000 p1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734122406150 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.031               0.000 CLOCK_50  " "   18.031               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734122406150 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1734122406150 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.683 " "Worst-case removal slack is 0.683" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734122406156 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734122406156 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.683               0.000 p1\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.683               0.000 p1\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734122406156 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.334               0.000 p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.334               0.000 p1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734122406156 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.429               0.000 CLOCK_50  " "    1.429               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734122406156 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1734122406156 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.266 " "Worst-case minimum pulse width slack is 9.266" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734122406164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734122406164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.266               0.000 CLOCK_50  " "    9.266               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734122406164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.432               0.000 CLOCK2_50  " "    9.432               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734122406164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 CLOCK3_50  " "   16.000               0.000 CLOCK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734122406164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.756               0.000 p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.756               0.000 p1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734122406164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   27.574               0.000 p1\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   27.574               0.000 p1\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734122406164 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1734122406164 ""}
{ "Warning" "WSTA_METASTABILITY_REPORT_DISALLOW_GLOBAL_OFF" "" "Ignoring Synchronizer Identification setting Off, and using Auto instead." {  } {  } 0 18330 "Ignoring Synchronizer Identification setting Off, and using Auto instead." 0 0 "Timing Analyzer" 0 -1 1734122407265 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1734122407922 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1734122407924 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 17 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4918 " "Peak virtual memory: 4918 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1734122408104 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 13 17:40:08 2024 " "Processing ended: Fri Dec 13 17:40:08 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1734122408104 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1734122408104 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1734122408104 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1734122408104 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 549 s " "Quartus Prime Full Compilation was successful. 0 errors, 549 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1734122408915 ""}
