#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001d8ac0112b0 .scope module, "bench" "bench" 2 3;
 .timescale 0 0;
v000001d8ac185060_0 .var "CLK", 0 0;
v000001d8ac185ce0_0 .net "LEDS", 31 0, L_000001d8ac018760;  1 drivers
L_000001d8ac186a88 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001d8ac1856a0_0 .net "RESET", 0 0, L_000001d8ac186a88;  1 drivers
v000001d8ac185420_0 .net "clk", 0 0, L_000001d8ac186500;  1 drivers
v000001d8ac185100_0 .var "prev_LEDS", 31 0;
S_000001d8ac011440 .scope module, "divide" "clock_divider" 2 10, 3 199 0, S_000001d8ac0112b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RESET";
    .port_info 2 /OUTPUT 1 "dCLK";
P_000001d8ac108bc0 .param/l "DIV" 0 3 204, +C4<00000000000000000000000000010010>;
v000001d8ac1023f0_0 .net "CLK", 0 0, v000001d8ac185060_0;  1 drivers
v000001d8ac101310_0 .net "RESET", 0 0, L_000001d8ac186a88;  alias, 1 drivers
v000001d8ac101a90_0 .net "dCLK", 0 0, L_000001d8ac186500;  alias, 1 drivers
v000001d8ac1020d0_0 .var "divided_clk", 18 0;
E_000001d8ac109140 .event posedge, v000001d8ac1023f0_0;
L_000001d8ac186500 .part v000001d8ac1020d0_0, 18, 1;
S_000001d8ac010db0 .scope module, "test" "SOC" 2 16, 3 1 0, S_000001d8ac0112b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RESET";
    .port_info 2 /OUTPUT 32 "LEDS";
P_000001d8ac168110 .param/l "NOP_CODEOP" 1 4 61, C4<00000000000000000000000000110011>;
P_000001d8ac168148 .param/l "a0" 1 4 665, +C4<00000000000000000000000000001010>;
P_000001d8ac168180 .param/l "a1" 1 4 666, +C4<00000000000000000000000000001011>;
P_000001d8ac1681b8 .param/l "a2" 1 4 667, +C4<00000000000000000000000000001100>;
P_000001d8ac1681f0 .param/l "a3" 1 4 668, +C4<00000000000000000000000000001101>;
P_000001d8ac168228 .param/l "a4" 1 4 669, +C4<00000000000000000000000000001110>;
P_000001d8ac168260 .param/l "a5" 1 4 670, +C4<00000000000000000000000000001111>;
P_000001d8ac168298 .param/l "a6" 1 4 671, +C4<00000000000000000000000000010000>;
P_000001d8ac1682d0 .param/l "a7" 1 4 672, +C4<00000000000000000000000000010001>;
P_000001d8ac168308 .param/l "decode" 1 3 15, +C4<00000000000000000000000000000001>;
P_000001d8ac168340 .param/l "execute" 1 3 16, +C4<00000000000000000000000000000010>;
P_000001d8ac168378 .param/l "fetch" 1 3 14, +C4<00000000000000000000000000000000>;
P_000001d8ac1683b0 .param/l "fp" 1 4 662, +C4<00000000000000000000000000001000>;
P_000001d8ac1683e8 .param/l "gp" 1 4 657, +C4<00000000000000000000000000000011>;
P_000001d8ac168420 .param/l "memory" 1 3 17, +C4<00000000000000000000000000000011>;
P_000001d8ac168458 .param/l "ra" 1 4 655, +C4<00000000000000000000000000000001>;
P_000001d8ac168490 .param/l "s0" 1 4 663, +C4<00000000000000000000000000001000>;
P_000001d8ac1684c8 .param/l "s1" 1 4 664, +C4<00000000000000000000000000001001>;
P_000001d8ac168500 .param/l "s10" 1 4 681, +C4<00000000000000000000000000011010>;
P_000001d8ac168538 .param/l "s11" 1 4 682, +C4<00000000000000000000000000011011>;
P_000001d8ac168570 .param/l "s2" 1 4 673, +C4<00000000000000000000000000010010>;
P_000001d8ac1685a8 .param/l "s3" 1 4 674, +C4<00000000000000000000000000010011>;
P_000001d8ac1685e0 .param/l "s4" 1 4 675, +C4<00000000000000000000000000010100>;
P_000001d8ac168618 .param/l "s5" 1 4 676, +C4<00000000000000000000000000010101>;
P_000001d8ac168650 .param/l "s6" 1 4 677, +C4<00000000000000000000000000010110>;
P_000001d8ac168688 .param/l "s7" 1 4 678, +C4<00000000000000000000000000010111>;
P_000001d8ac1686c0 .param/l "s8" 1 4 679, +C4<00000000000000000000000000011000>;
P_000001d8ac1686f8 .param/l "s9" 1 4 680, +C4<00000000000000000000000000011001>;
P_000001d8ac168730 .param/l "sp" 1 4 656, +C4<00000000000000000000000000000010>;
P_000001d8ac168768 .param/l "t0" 1 4 659, +C4<00000000000000000000000000000101>;
P_000001d8ac1687a0 .param/l "t1" 1 4 660, +C4<00000000000000000000000000000110>;
P_000001d8ac1687d8 .param/l "t2" 1 4 661, +C4<00000000000000000000000000000111>;
P_000001d8ac168810 .param/l "t3" 1 4 683, +C4<00000000000000000000000000011100>;
P_000001d8ac168848 .param/l "t4" 1 4 684, +C4<00000000000000000000000000011101>;
P_000001d8ac168880 .param/l "t5" 1 4 685, +C4<00000000000000000000000000011110>;
P_000001d8ac1688b8 .param/l "t6" 1 4 686, +C4<00000000000000000000000000011111>;
P_000001d8ac1688f0 .param/l "tp" 1 4 658, +C4<00000000000000000000000000000100>;
P_000001d8ac168928 .param/l "writeback" 1 3 18, +C4<00000000000000000000000000000100>;
P_000001d8ac168960 .param/l "x0" 1 4 54, +C4<00000000000000000000000000000000>;
P_000001d8ac168998 .param/l "x1" 1 4 54, +C4<00000000000000000000000000000001>;
P_000001d8ac1689d0 .param/l "x10" 1 4 55, +C4<00000000000000000000000000001010>;
P_000001d8ac168a08 .param/l "x11" 1 4 55, +C4<00000000000000000000000000001011>;
P_000001d8ac168a40 .param/l "x12" 1 4 55, +C4<00000000000000000000000000001100>;
P_000001d8ac168a78 .param/l "x13" 1 4 55, +C4<00000000000000000000000000001101>;
P_000001d8ac168ab0 .param/l "x14" 1 4 55, +C4<00000000000000000000000000001110>;
P_000001d8ac168ae8 .param/l "x15" 1 4 55, +C4<00000000000000000000000000001111>;
P_000001d8ac168b20 .param/l "x16" 1 4 56, +C4<00000000000000000000000000010000>;
P_000001d8ac168b58 .param/l "x17" 1 4 56, +C4<00000000000000000000000000010001>;
P_000001d8ac168b90 .param/l "x18" 1 4 56, +C4<00000000000000000000000000010010>;
P_000001d8ac168bc8 .param/l "x19" 1 4 56, +C4<00000000000000000000000000010011>;
P_000001d8ac168c00 .param/l "x2" 1 4 54, +C4<00000000000000000000000000000010>;
P_000001d8ac168c38 .param/l "x20" 1 4 56, +C4<00000000000000000000000000010100>;
P_000001d8ac168c70 .param/l "x21" 1 4 56, +C4<00000000000000000000000000010101>;
P_000001d8ac168ca8 .param/l "x22" 1 4 56, +C4<00000000000000000000000000010110>;
P_000001d8ac168ce0 .param/l "x23" 1 4 56, +C4<00000000000000000000000000010111>;
P_000001d8ac168d18 .param/l "x24" 1 4 57, +C4<00000000000000000000000000011000>;
P_000001d8ac168d50 .param/l "x25" 1 4 57, +C4<00000000000000000000000000011001>;
P_000001d8ac168d88 .param/l "x26" 1 4 57, +C4<00000000000000000000000000011010>;
P_000001d8ac168dc0 .param/l "x27" 1 4 57, +C4<00000000000000000000000000011011>;
P_000001d8ac168df8 .param/l "x28" 1 4 57, +C4<00000000000000000000000000011100>;
P_000001d8ac168e30 .param/l "x29" 1 4 57, +C4<00000000000000000000000000011101>;
P_000001d8ac168e68 .param/l "x3" 1 4 54, +C4<00000000000000000000000000000011>;
P_000001d8ac168ea0 .param/l "x30" 1 4 57, +C4<00000000000000000000000000011110>;
P_000001d8ac168ed8 .param/l "x31" 1 4 57, +C4<00000000000000000000000000011111>;
P_000001d8ac168f10 .param/l "x4" 1 4 54, +C4<00000000000000000000000000000100>;
P_000001d8ac168f48 .param/l "x5" 1 4 54, +C4<00000000000000000000000000000101>;
P_000001d8ac168f80 .param/l "x6" 1 4 54, +C4<00000000000000000000000000000110>;
P_000001d8ac168fb8 .param/l "x7" 1 4 54, +C4<00000000000000000000000000000111>;
P_000001d8ac168ff0 .param/l "x8" 1 4 55, +C4<00000000000000000000000000001000>;
P_000001d8ac169028 .param/l "x9" 1 4 55, +C4<00000000000000000000000000001001>;
P_000001d8ac169060 .param/l "zero" 1 4 654, +C4<00000000000000000000000000000000>;
L_000001d8ac0181b0 .functor BUFZ 32, v000001d8ac182210_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001d8ac018760 .functor BUFZ 32, v000001d8ac180910_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001d8ac018a00 .functor OR 1, L_000001d8ac185e20, L_000001d8ac1e03f0, C4<0>, C4<0>;
L_000001d8ac018b50 .functor OR 1, L_000001d8ac1df4f0, L_000001d8ac1e0030, C4<0>, C4<0>;
L_000001d8ac019020 .functor OR 1, L_000001d8ac018b50, L_000001d8ac185e20, C4<0>, C4<0>;
L_000001d8ac0185a0 .functor OR 1, L_000001d8ac019020, L_000001d8ac1e03f0, C4<0>, C4<0>;
L_000001d8ac018290 .functor AND 1, L_000001d8ac0185a0, L_000001d8ac184d40, C4<1>, C4<1>;
L_000001d8ac018a70 .functor BUFZ 1, L_000001d8ac1e0030, C4<0>, C4<0>, C4<0>;
v000001d8ac181d10_0 .net "ALU_I", 0 0, L_000001d8ac1df4f0;  1 drivers
v000001d8ac180c30_0 .net "ALUimm_I", 0 0, L_000001d8ac1e0030;  1 drivers
v000001d8ac182530_0 .var/i "ASMerror", 31 0;
v000001d8ac1822b0_0 .net "AUIPC_I", 0 0, L_000001d8ac184f20;  1 drivers
v000001d8ac182490_0 .net "CLK", 0 0, L_000001d8ac186500;  alias, 1 drivers
v000001d8ac180d70_0 .net "JALR_I", 0 0, L_000001d8ac1e03f0;  1 drivers
v000001d8ac180cd0_0 .net "JAL_I", 0 0, L_000001d8ac185e20;  1 drivers
v000001d8ac1807d0_0 .var/i "L0_", 31 0;
v000001d8ac1820d0_0 .net "LEDS", 31 0, L_000001d8ac018760;  alias, 1 drivers
v000001d8ac180910_0 .var "LEDSoutput", 31 0;
v000001d8ac180e10_0 .net "LUI_I", 0 0, L_000001d8ac184de0;  1 drivers
v000001d8ac1813b0 .array "MEM", 255 0, 31 0;
v000001d8ac181db0_0 .var "PC", 31 0;
v000001d8ac180690_0 .net "RESET", 0 0, L_000001d8ac186a88;  alias, 1 drivers
v000001d8ac1809b0_0 .net *"_ivl_10", 31 0, L_000001d8ac185880;  1 drivers
v000001d8ac181450_0 .net *"_ivl_101", 6 0, L_000001d8ac1deff0;  1 drivers
L_000001d8ac186ec0 .functor BUFT 1, C4<0001111>, C4<0>, C4<0>, C4<0>;
v000001d8ac180a50_0 .net/2u *"_ivl_102", 6 0, L_000001d8ac186ec0;  1 drivers
v000001d8ac180af0_0 .net *"_ivl_107", 6 0, L_000001d8ac1dfc70;  1 drivers
L_000001d8ac186f08 .functor BUFT 1, C4<1110011>, C4<0>, C4<0>, C4<0>;
v000001d8ac181270_0 .net/2u *"_ivl_108", 6 0, L_000001d8ac186f08;  1 drivers
v000001d8ac181310_0 .net *"_ivl_123", 0 0, L_000001d8ac1df590;  1 drivers
v000001d8ac1814f0_0 .net *"_ivl_124", 19 0, L_000001d8ac1dee10;  1 drivers
v000001d8ac181590_0 .net *"_ivl_127", 11 0, L_000001d8ac1dfdb0;  1 drivers
v000001d8ac183280_0 .net *"_ivl_131", 19 0, L_000001d8ac1ded70;  1 drivers
L_000001d8ac186f50 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v000001d8ac183320_0 .net/2u *"_ivl_132", 11 0, L_000001d8ac186f50;  1 drivers
v000001d8ac182ce0_0 .net *"_ivl_137", 0 0, L_000001d8ac1df630;  1 drivers
v000001d8ac183140_0 .net *"_ivl_138", 19 0, L_000001d8ac1df6d0;  1 drivers
v000001d8ac182c40_0 .net *"_ivl_141", 6 0, L_000001d8ac1df950;  1 drivers
v000001d8ac184040_0 .net *"_ivl_143", 4 0, L_000001d8ac1dfe50;  1 drivers
v000001d8ac183fa0_0 .net *"_ivl_147", 0 0, L_000001d8ac1e0710;  1 drivers
v000001d8ac1831e0_0 .net *"_ivl_148", 19 0, L_000001d8ac1e07b0;  1 drivers
v000001d8ac1830a0_0 .net *"_ivl_15", 0 0, L_000001d8ac018b50;  1 drivers
v000001d8ac1829c0_0 .net *"_ivl_151", 0 0, L_000001d8ac1df1d0;  1 drivers
v000001d8ac1840e0_0 .net *"_ivl_153", 5 0, L_000001d8ac1dfef0;  1 drivers
v000001d8ac183960_0 .net *"_ivl_155", 3 0, L_000001d8ac1dfbd0;  1 drivers
L_000001d8ac186f98 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001d8ac184400_0 .net/2u *"_ivl_156", 0 0, L_000001d8ac186f98;  1 drivers
v000001d8ac182920_0 .net *"_ivl_161", 0 0, L_000001d8ac1dfa90;  1 drivers
v000001d8ac184180_0 .net *"_ivl_162", 11 0, L_000001d8ac1e00d0;  1 drivers
v000001d8ac1833c0_0 .net *"_ivl_165", 7 0, L_000001d8ac1e0170;  1 drivers
v000001d8ac184220_0 .net *"_ivl_167", 0 0, L_000001d8ac1e0850;  1 drivers
v000001d8ac183500_0 .net *"_ivl_169", 9 0, L_000001d8ac1def50;  1 drivers
v000001d8ac183460_0 .net *"_ivl_17", 0 0, L_000001d8ac019020;  1 drivers
L_000001d8ac186fe0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001d8ac183aa0_0 .net/2u *"_ivl_170", 0 0, L_000001d8ac186fe0;  1 drivers
v000001d8ac183b40_0 .net *"_ivl_19", 0 0, L_000001d8ac0185a0;  1 drivers
v000001d8ac182e20_0 .net *"_ivl_20", 31 0, L_000001d8ac1860a0;  1 drivers
L_000001d8ac186b18 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d8ac183f00_0 .net *"_ivl_23", 28 0, L_000001d8ac186b18;  1 drivers
L_000001d8ac186b60 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000001d8ac184360_0 .net/2u *"_ivl_24", 31 0, L_000001d8ac186b60;  1 drivers
v000001d8ac182740_0 .net *"_ivl_26", 0 0, L_000001d8ac184d40;  1 drivers
v000001d8ac1835a0_0 .net *"_ivl_32", 31 0, L_000001d8ac1854c0;  1 drivers
v000001d8ac182d80_0 .net *"_ivl_34", 31 0, L_000001d8ac185ba0;  1 drivers
L_000001d8ac186ba8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000001d8ac183640_0 .net/2u *"_ivl_36", 31 0, L_000001d8ac186ba8;  1 drivers
v000001d8ac1842c0_0 .net *"_ivl_38", 31 0, L_000001d8ac185600;  1 drivers
v000001d8ac1836e0_0 .net *"_ivl_40", 31 0, L_000001d8ac186460;  1 drivers
v000001d8ac1826a0_0 .net *"_ivl_47", 6 0, L_000001d8ac185740;  1 drivers
L_000001d8ac186c38 .functor BUFT 1, C4<0110111>, C4<0>, C4<0>, C4<0>;
v000001d8ac183780_0 .net/2u *"_ivl_48", 6 0, L_000001d8ac186c38;  1 drivers
v000001d8ac183820_0 .net *"_ivl_53", 6 0, L_000001d8ac1857e0;  1 drivers
L_000001d8ac186c80 .functor BUFT 1, C4<0010111>, C4<0>, C4<0>, C4<0>;
v000001d8ac1844a0_0 .net/2u *"_ivl_54", 6 0, L_000001d8ac186c80;  1 drivers
v000001d8ac183be0_0 .net *"_ivl_59", 6 0, L_000001d8ac185d80;  1 drivers
L_000001d8ac186cc8 .functor BUFT 1, C4<1101111>, C4<0>, C4<0>, C4<0>;
v000001d8ac182ec0_0 .net/2u *"_ivl_60", 6 0, L_000001d8ac186cc8;  1 drivers
v000001d8ac182f60_0 .net *"_ivl_65", 6 0, L_000001d8ac185f60;  1 drivers
L_000001d8ac186d10 .functor BUFT 1, C4<1100111>, C4<0>, C4<0>, C4<0>;
v000001d8ac1838c0_0 .net/2u *"_ivl_66", 6 0, L_000001d8ac186d10;  1 drivers
v000001d8ac184540_0 .net *"_ivl_7", 0 0, L_000001d8ac018a00;  1 drivers
v000001d8ac183a00_0 .net *"_ivl_71", 6 0, L_000001d8ac1e0670;  1 drivers
L_000001d8ac186d58 .functor BUFT 1, C4<0010011>, C4<0>, C4<0>, C4<0>;
v000001d8ac1827e0_0 .net/2u *"_ivl_72", 6 0, L_000001d8ac186d58;  1 drivers
v000001d8ac183c80_0 .net *"_ivl_77", 6 0, L_000001d8ac1dff90;  1 drivers
L_000001d8ac186da0 .functor BUFT 1, C4<0110011>, C4<0>, C4<0>, C4<0>;
v000001d8ac183000_0 .net/2u *"_ivl_78", 6 0, L_000001d8ac186da0;  1 drivers
L_000001d8ac186ad0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000001d8ac182ba0_0 .net/2u *"_ivl_8", 31 0, L_000001d8ac186ad0;  1 drivers
v000001d8ac183d20_0 .net *"_ivl_83", 6 0, L_000001d8ac1df810;  1 drivers
L_000001d8ac186de8 .functor BUFT 1, C4<1100011>, C4<0>, C4<0>, C4<0>;
v000001d8ac183dc0_0 .net/2u *"_ivl_84", 6 0, L_000001d8ac186de8;  1 drivers
v000001d8ac183e60_0 .net *"_ivl_89", 6 0, L_000001d8ac1df130;  1 drivers
L_000001d8ac186e30 .functor BUFT 1, C4<0000011>, C4<0>, C4<0>, C4<0>;
v000001d8ac182880_0 .net/2u *"_ivl_90", 6 0, L_000001d8ac186e30;  1 drivers
v000001d8ac182a60_0 .net *"_ivl_95", 6 0, L_000001d8ac1dfb30;  1 drivers
L_000001d8ac186e78 .functor BUFT 1, C4<0100011>, C4<0>, C4<0>, C4<0>;
v000001d8ac182b00_0 .net/2u *"_ivl_96", 6 0, L_000001d8ac186e78;  1 drivers
v000001d8ac185240_0 .net "branchImmediate", 31 0, L_000001d8ac1df770;  1 drivers
v000001d8ac186320_0 .net "branch_I", 0 0, L_000001d8ac1e02b0;  1 drivers
v000001d8ac186640_0 .net "fence_I", 0 0, L_000001d8ac1e0530;  1 drivers
v000001d8ac185ec0_0 .net "funct3", 2 0, L_000001d8ac1dfd10;  1 drivers
v000001d8ac185380_0 .net "funct7", 6 0, L_000001d8ac1e0990;  1 drivers
v000001d8ac186960_0 .net "immediate", 0 0, L_000001d8ac018a70;  1 drivers
v000001d8ac184fc0_0 .net "immediateImmediate", 31 0, L_000001d8ac1df3b0;  1 drivers
v000001d8ac184ac0_0 .var "instruction", 31 0;
v000001d8ac1868c0_0 .net "jumpImmediate", 31 0, L_000001d8ac1e0210;  1 drivers
v000001d8ac184b60_0 .net "load_I", 0 0, L_000001d8ac1df8b0;  1 drivers
v000001d8ac186280_0 .var/i "memPC", 31 0;
v000001d8ac1851a0_0 .net "nextPC", 31 0, L_000001d8ac186820;  1 drivers
v000001d8ac1859c0_0 .net "rd", 4 0, L_000001d8ac1e05d0;  1 drivers
v000001d8ac184e80_0 .net "rs1", 4 0, L_000001d8ac1df270;  1 drivers
v000001d8ac184ca0_0 .net "rs1Value", 31 0, v000001d8ac182210_0;  1 drivers
v000001d8ac1852e0_0 .net "rs2", 4 0, L_000001d8ac1e0350;  1 drivers
v000001d8ac186140_0 .net "rs2Value", 31 0, v000001d8ac181bd0_0;  1 drivers
v000001d8ac1861e0_0 .var "state", 2 0;
v000001d8ac1865a0_0 .net "storeImmediate", 31 0, L_000001d8ac1deeb0;  1 drivers
v000001d8ac185560_0 .net "store_I", 0 0, L_000001d8ac1e0490;  1 drivers
v000001d8ac185920_0 .net "system_I", 0 0, L_000001d8ac1df090;  1 drivers
v000001d8ac185c40_0 .net "upperImmediate", 31 0, L_000001d8ac1df9f0;  1 drivers
v000001d8ac1866e0_0 .net "value1Register", 31 0, L_000001d8ac0181b0;  1 drivers
v000001d8ac186780_0 .net "value2Register", 31 0, L_000001d8ac184c00;  1 drivers
RS_000001d8ac11a508 .resolv tri, L_000001d8ac185b00, v000001d8ac1818b0_0;
v000001d8ac185a60_0 .net8 "writeData", 31 0, RS_000001d8ac11a508;  2 drivers
o000001d8ac11b948 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001d8ac186000_0 .net "writeDataALU", 31 0, o000001d8ac11b948;  0 drivers
v000001d8ac1863c0_0 .net "writeEnable", 0 0, L_000001d8ac018290;  1 drivers
L_000001d8ac184c00 .functor MUXZ 32, v000001d8ac181bd0_0, L_000001d8ac1df3b0, L_000001d8ac018a70, C4<>;
L_000001d8ac185880 .arith/sum 32, v000001d8ac181db0_0, L_000001d8ac186ad0;
L_000001d8ac185b00 .functor MUXZ 32, o000001d8ac11b948, L_000001d8ac185880, L_000001d8ac018a00, C4<>;
L_000001d8ac1860a0 .concat [ 3 29 0 0], v000001d8ac1861e0_0, L_000001d8ac186b18;
L_000001d8ac184d40 .cmp/eq 32, L_000001d8ac1860a0, L_000001d8ac186b60;
L_000001d8ac1854c0 .arith/sum 32, v000001d8ac181db0_0, L_000001d8ac1e0210;
L_000001d8ac185ba0 .arith/sum 32, L_000001d8ac0181b0, L_000001d8ac1df3b0;
L_000001d8ac185600 .arith/sum 32, v000001d8ac181db0_0, L_000001d8ac186ba8;
L_000001d8ac186460 .functor MUXZ 32, L_000001d8ac185600, L_000001d8ac185ba0, L_000001d8ac1e03f0, C4<>;
L_000001d8ac186820 .functor MUXZ 32, L_000001d8ac186460, L_000001d8ac1854c0, L_000001d8ac185e20, C4<>;
L_000001d8ac185740 .part v000001d8ac184ac0_0, 0, 7;
L_000001d8ac184de0 .cmp/eq 7, L_000001d8ac185740, L_000001d8ac186c38;
L_000001d8ac1857e0 .part v000001d8ac184ac0_0, 0, 7;
L_000001d8ac184f20 .cmp/eq 7, L_000001d8ac1857e0, L_000001d8ac186c80;
L_000001d8ac185d80 .part v000001d8ac184ac0_0, 0, 7;
L_000001d8ac185e20 .cmp/eq 7, L_000001d8ac185d80, L_000001d8ac186cc8;
L_000001d8ac185f60 .part v000001d8ac184ac0_0, 0, 7;
L_000001d8ac1e03f0 .cmp/eq 7, L_000001d8ac185f60, L_000001d8ac186d10;
L_000001d8ac1e0670 .part v000001d8ac184ac0_0, 0, 7;
L_000001d8ac1e0030 .cmp/eq 7, L_000001d8ac1e0670, L_000001d8ac186d58;
L_000001d8ac1dff90 .part v000001d8ac184ac0_0, 0, 7;
L_000001d8ac1df4f0 .cmp/eq 7, L_000001d8ac1dff90, L_000001d8ac186da0;
L_000001d8ac1df810 .part v000001d8ac184ac0_0, 0, 7;
L_000001d8ac1e02b0 .cmp/eq 7, L_000001d8ac1df810, L_000001d8ac186de8;
L_000001d8ac1df130 .part v000001d8ac184ac0_0, 0, 7;
L_000001d8ac1df8b0 .cmp/eq 7, L_000001d8ac1df130, L_000001d8ac186e30;
L_000001d8ac1dfb30 .part v000001d8ac184ac0_0, 0, 7;
L_000001d8ac1e0490 .cmp/eq 7, L_000001d8ac1dfb30, L_000001d8ac186e78;
L_000001d8ac1deff0 .part v000001d8ac184ac0_0, 0, 7;
L_000001d8ac1e0530 .cmp/eq 7, L_000001d8ac1deff0, L_000001d8ac186ec0;
L_000001d8ac1dfc70 .part v000001d8ac184ac0_0, 0, 7;
L_000001d8ac1df090 .cmp/eq 7, L_000001d8ac1dfc70, L_000001d8ac186f08;
L_000001d8ac1df270 .part v000001d8ac184ac0_0, 15, 5;
L_000001d8ac1e0350 .part v000001d8ac184ac0_0, 20, 5;
L_000001d8ac1e05d0 .part v000001d8ac184ac0_0, 7, 5;
L_000001d8ac1dfd10 .part v000001d8ac184ac0_0, 12, 3;
L_000001d8ac1e0990 .part v000001d8ac184ac0_0, 25, 7;
L_000001d8ac1df590 .part v000001d8ac184ac0_0, 31, 1;
LS_000001d8ac1dee10_0_0 .concat [ 1 1 1 1], L_000001d8ac1df590, L_000001d8ac1df590, L_000001d8ac1df590, L_000001d8ac1df590;
LS_000001d8ac1dee10_0_4 .concat [ 1 1 1 1], L_000001d8ac1df590, L_000001d8ac1df590, L_000001d8ac1df590, L_000001d8ac1df590;
LS_000001d8ac1dee10_0_8 .concat [ 1 1 1 1], L_000001d8ac1df590, L_000001d8ac1df590, L_000001d8ac1df590, L_000001d8ac1df590;
LS_000001d8ac1dee10_0_12 .concat [ 1 1 1 1], L_000001d8ac1df590, L_000001d8ac1df590, L_000001d8ac1df590, L_000001d8ac1df590;
LS_000001d8ac1dee10_0_16 .concat [ 1 1 1 1], L_000001d8ac1df590, L_000001d8ac1df590, L_000001d8ac1df590, L_000001d8ac1df590;
LS_000001d8ac1dee10_1_0 .concat [ 4 4 4 4], LS_000001d8ac1dee10_0_0, LS_000001d8ac1dee10_0_4, LS_000001d8ac1dee10_0_8, LS_000001d8ac1dee10_0_12;
LS_000001d8ac1dee10_1_4 .concat [ 4 0 0 0], LS_000001d8ac1dee10_0_16;
L_000001d8ac1dee10 .concat [ 16 4 0 0], LS_000001d8ac1dee10_1_0, LS_000001d8ac1dee10_1_4;
L_000001d8ac1dfdb0 .part v000001d8ac184ac0_0, 20, 12;
L_000001d8ac1df3b0 .concat [ 12 20 0 0], L_000001d8ac1dfdb0, L_000001d8ac1dee10;
L_000001d8ac1ded70 .part v000001d8ac184ac0_0, 12, 20;
L_000001d8ac1df9f0 .concat [ 12 20 0 0], L_000001d8ac186f50, L_000001d8ac1ded70;
L_000001d8ac1df630 .part v000001d8ac184ac0_0, 31, 1;
LS_000001d8ac1df6d0_0_0 .concat [ 1 1 1 1], L_000001d8ac1df630, L_000001d8ac1df630, L_000001d8ac1df630, L_000001d8ac1df630;
LS_000001d8ac1df6d0_0_4 .concat [ 1 1 1 1], L_000001d8ac1df630, L_000001d8ac1df630, L_000001d8ac1df630, L_000001d8ac1df630;
LS_000001d8ac1df6d0_0_8 .concat [ 1 1 1 1], L_000001d8ac1df630, L_000001d8ac1df630, L_000001d8ac1df630, L_000001d8ac1df630;
LS_000001d8ac1df6d0_0_12 .concat [ 1 1 1 1], L_000001d8ac1df630, L_000001d8ac1df630, L_000001d8ac1df630, L_000001d8ac1df630;
LS_000001d8ac1df6d0_0_16 .concat [ 1 1 1 1], L_000001d8ac1df630, L_000001d8ac1df630, L_000001d8ac1df630, L_000001d8ac1df630;
LS_000001d8ac1df6d0_1_0 .concat [ 4 4 4 4], LS_000001d8ac1df6d0_0_0, LS_000001d8ac1df6d0_0_4, LS_000001d8ac1df6d0_0_8, LS_000001d8ac1df6d0_0_12;
LS_000001d8ac1df6d0_1_4 .concat [ 4 0 0 0], LS_000001d8ac1df6d0_0_16;
L_000001d8ac1df6d0 .concat [ 16 4 0 0], LS_000001d8ac1df6d0_1_0, LS_000001d8ac1df6d0_1_4;
L_000001d8ac1df950 .part v000001d8ac184ac0_0, 25, 7;
L_000001d8ac1dfe50 .part v000001d8ac184ac0_0, 7, 5;
L_000001d8ac1deeb0 .concat [ 5 7 20 0], L_000001d8ac1dfe50, L_000001d8ac1df950, L_000001d8ac1df6d0;
L_000001d8ac1e0710 .part v000001d8ac184ac0_0, 31, 1;
LS_000001d8ac1e07b0_0_0 .concat [ 1 1 1 1], L_000001d8ac1e0710, L_000001d8ac1e0710, L_000001d8ac1e0710, L_000001d8ac1e0710;
LS_000001d8ac1e07b0_0_4 .concat [ 1 1 1 1], L_000001d8ac1e0710, L_000001d8ac1e0710, L_000001d8ac1e0710, L_000001d8ac1e0710;
LS_000001d8ac1e07b0_0_8 .concat [ 1 1 1 1], L_000001d8ac1e0710, L_000001d8ac1e0710, L_000001d8ac1e0710, L_000001d8ac1e0710;
LS_000001d8ac1e07b0_0_12 .concat [ 1 1 1 1], L_000001d8ac1e0710, L_000001d8ac1e0710, L_000001d8ac1e0710, L_000001d8ac1e0710;
LS_000001d8ac1e07b0_0_16 .concat [ 1 1 1 1], L_000001d8ac1e0710, L_000001d8ac1e0710, L_000001d8ac1e0710, L_000001d8ac1e0710;
LS_000001d8ac1e07b0_1_0 .concat [ 4 4 4 4], LS_000001d8ac1e07b0_0_0, LS_000001d8ac1e07b0_0_4, LS_000001d8ac1e07b0_0_8, LS_000001d8ac1e07b0_0_12;
LS_000001d8ac1e07b0_1_4 .concat [ 4 0 0 0], LS_000001d8ac1e07b0_0_16;
L_000001d8ac1e07b0 .concat [ 16 4 0 0], LS_000001d8ac1e07b0_1_0, LS_000001d8ac1e07b0_1_4;
L_000001d8ac1df1d0 .part v000001d8ac184ac0_0, 7, 1;
L_000001d8ac1dfef0 .part v000001d8ac184ac0_0, 25, 6;
L_000001d8ac1dfbd0 .part v000001d8ac184ac0_0, 8, 4;
LS_000001d8ac1df770_0_0 .concat [ 1 4 6 1], L_000001d8ac186f98, L_000001d8ac1dfbd0, L_000001d8ac1dfef0, L_000001d8ac1df1d0;
LS_000001d8ac1df770_0_4 .concat [ 20 0 0 0], L_000001d8ac1e07b0;
L_000001d8ac1df770 .concat [ 12 20 0 0], LS_000001d8ac1df770_0_0, LS_000001d8ac1df770_0_4;
L_000001d8ac1dfa90 .part v000001d8ac184ac0_0, 31, 1;
LS_000001d8ac1e00d0_0_0 .concat [ 1 1 1 1], L_000001d8ac1dfa90, L_000001d8ac1dfa90, L_000001d8ac1dfa90, L_000001d8ac1dfa90;
LS_000001d8ac1e00d0_0_4 .concat [ 1 1 1 1], L_000001d8ac1dfa90, L_000001d8ac1dfa90, L_000001d8ac1dfa90, L_000001d8ac1dfa90;
LS_000001d8ac1e00d0_0_8 .concat [ 1 1 1 1], L_000001d8ac1dfa90, L_000001d8ac1dfa90, L_000001d8ac1dfa90, L_000001d8ac1dfa90;
L_000001d8ac1e00d0 .concat [ 4 4 4 0], LS_000001d8ac1e00d0_0_0, LS_000001d8ac1e00d0_0_4, LS_000001d8ac1e00d0_0_8;
L_000001d8ac1e0170 .part v000001d8ac184ac0_0, 12, 8;
L_000001d8ac1e0850 .part v000001d8ac184ac0_0, 20, 1;
L_000001d8ac1def50 .part v000001d8ac184ac0_0, 21, 10;
LS_000001d8ac1e0210_0_0 .concat [ 1 10 1 8], L_000001d8ac186fe0, L_000001d8ac1def50, L_000001d8ac1e0850, L_000001d8ac1e0170;
LS_000001d8ac1e0210_0_4 .concat [ 12 0 0 0], L_000001d8ac1e00d0;
L_000001d8ac1e0210 .concat [ 20 12 0 0], LS_000001d8ac1e0210_0_0, LS_000001d8ac1e0210_0_4;
S_000001d8ac010f40 .scope task, "ADD" "ADD" 4 83, 4 83 0, S_000001d8ac010db0;
 .timescale 0 0;
v000001d8ac102030_0 .var "rd", 4 0;
v000001d8ac101590_0 .var "rs1", 4 0;
v000001d8ac1019f0_0 .var "rs2", 4 0;
TD_bench.test.ADD ;
    %pushi/vec4 51, 0, 7;
    %store/vec4 v000001d8ac1787e0_0, 0, 7;
    %load/vec4 v000001d8ac102030_0;
    %store/vec4 v000001d8ac178880_0, 0, 5;
    %load/vec4 v000001d8ac101590_0;
    %store/vec4 v000001d8ac178920_0, 0, 5;
    %load/vec4 v000001d8ac1019f0_0;
    %store/vec4 v000001d8ac1789c0_0, 0, 5;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001d8ac1784c0_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v000001d8ac178740_0, 0, 7;
    %fork TD_bench.test.RType, S_000001d8ac17b9c0;
    %join;
    %end;
S_000001d8ac017860 .scope task, "ADDI" "ADDI" 4 172, 4 172 0, S_000001d8ac010db0;
 .timescale 0 0;
v000001d8ac101270_0 .var "imm", 31 0;
v000001d8ac101db0_0 .var "rd", 4 0;
v000001d8ac101d10_0 .var "rs1", 4 0;
TD_bench.test.ADDI ;
    %pushi/vec4 19, 0, 7;
    %store/vec4 v000001d8ac171880_0, 0, 7;
    %load/vec4 v000001d8ac101db0_0;
    %store/vec4 v000001d8ac178ec0_0, 0, 5;
    %load/vec4 v000001d8ac101d10_0;
    %store/vec4 v000001d8ac177520_0, 0, 5;
    %load/vec4 v000001d8ac101270_0;
    %store/vec4 v000001d8ac1717e0_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001d8ac1716a0_0, 0, 3;
    %fork TD_bench.test.IType, S_000001d8ac1766a0;
    %join;
    %end;
S_000001d8ac0179f0 .scope task, "AND" "AND" 4 146, 4 146 0, S_000001d8ac010db0;
 .timescale 0 0;
v000001d8ac102d50_0 .var "rd", 4 0;
v000001d8ac101f90_0 .var "rs1", 4 0;
v000001d8ac102cb0_0 .var "rs2", 4 0;
TD_bench.test.AND ;
    %pushi/vec4 51, 0, 7;
    %store/vec4 v000001d8ac1787e0_0, 0, 7;
    %load/vec4 v000001d8ac102d50_0;
    %store/vec4 v000001d8ac178880_0, 0, 5;
    %load/vec4 v000001d8ac101f90_0;
    %store/vec4 v000001d8ac178920_0, 0, 5;
    %load/vec4 v000001d8ac102cb0_0;
    %store/vec4 v000001d8ac1789c0_0, 0, 5;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v000001d8ac1784c0_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v000001d8ac178740_0, 0, 7;
    %fork TD_bench.test.RType, S_000001d8ac17b9c0;
    %join;
    %end;
S_000001d8ac00c490 .scope task, "ANDI" "ANDI" 4 217, 4 217 0, S_000001d8ac010db0;
 .timescale 0 0;
v000001d8ac102ad0_0 .var "imm", 31 0;
v000001d8ac1013b0_0 .var "rd", 4 0;
v000001d8ac102f30_0 .var "rs1", 4 0;
TD_bench.test.ANDI ;
    %pushi/vec4 19, 0, 7;
    %store/vec4 v000001d8ac171880_0, 0, 7;
    %load/vec4 v000001d8ac1013b0_0;
    %store/vec4 v000001d8ac178ec0_0, 0, 5;
    %load/vec4 v000001d8ac102f30_0;
    %store/vec4 v000001d8ac177520_0, 0, 5;
    %load/vec4 v000001d8ac102ad0_0;
    %store/vec4 v000001d8ac1717e0_0, 0, 32;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v000001d8ac1716a0_0, 0, 3;
    %fork TD_bench.test.IType, S_000001d8ac1766a0;
    %join;
    %end;
S_000001d8ac00c620 .scope task, "AUIPC" "AUIPC" 4 387, 4 387 0, S_000001d8ac010db0;
 .timescale 0 0;
v000001d8ac101450_0 .var "imm", 31 0;
v000001d8ac102490_0 .var "rd", 4 0;
TD_bench.test.AUIPC ;
    %pushi/vec4 23, 0, 7;
    %store/vec4 v000001d8ac17d0c0_0, 0, 7;
    %load/vec4 v000001d8ac102490_0;
    %store/vec4 v000001d8ac17d160_0, 0, 5;
    %load/vec4 v000001d8ac101450_0;
    %store/vec4 v000001d8ac17cf80_0, 0, 32;
    %fork TD_bench.test.UType, S_000001d8ac17e400;
    %join;
    %end;
S_000001d8abf52510 .scope task, "BEQ" "BEQ" 4 309, 4 309 0, S_000001d8ac010db0;
 .timescale 0 0;
v000001d8ac1014f0_0 .var "imm", 31 0;
v000001d8ac101e50_0 .var "rs1", 4 0;
v000001d8ac102710_0 .var "rs2", 4 0;
TD_bench.test.BEQ ;
    %pushi/vec4 99, 0, 7;
    %store/vec4 v000001d8ac1723c0_0, 0, 7;
    %load/vec4 v000001d8ac101e50_0;
    %store/vec4 v000001d8ac172000_0, 0, 5;
    %load/vec4 v000001d8ac102710_0;
    %store/vec4 v000001d8ac171740_0, 0, 5;
    %load/vec4 v000001d8ac1014f0_0;
    %store/vec4 v000001d8ac171f60_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001d8ac1725a0_0, 0, 3;
    %fork TD_bench.test.BType, S_000001d8ac173d90;
    %join;
    %end;
S_000001d8abf526a0 .scope task, "BEQZ" "BEQZ" 4 758, 4 758 0, S_000001d8ac010db0;
 .timescale 0 0;
v000001d8ac101630_0 .var "imm", 31 0;
v000001d8ac102530_0 .var "rs1", 4 0;
TD_bench.test.BEQZ ;
    %load/vec4 v000001d8ac102530_0;
    %store/vec4 v000001d8ac101e50_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001d8ac102710_0, 0, 5;
    %load/vec4 v000001d8ac101630_0;
    %store/vec4 v000001d8ac1014f0_0, 0, 32;
    %fork TD_bench.test.BEQ, S_000001d8abf52510;
    %join;
    %end;
S_000001d8ac1710b0 .scope task, "BGE" "BGE" 4 336, 4 336 0, S_000001d8ac010db0;
 .timescale 0 0;
v000001d8ac1028f0_0 .var "imm", 31 0;
v000001d8ac1016d0_0 .var "rs1", 4 0;
v000001d8ac102990_0 .var "rs2", 4 0;
TD_bench.test.BGE ;
    %pushi/vec4 99, 0, 7;
    %store/vec4 v000001d8ac1723c0_0, 0, 7;
    %load/vec4 v000001d8ac1016d0_0;
    %store/vec4 v000001d8ac172000_0, 0, 5;
    %load/vec4 v000001d8ac102990_0;
    %store/vec4 v000001d8ac171740_0, 0, 5;
    %load/vec4 v000001d8ac1028f0_0;
    %store/vec4 v000001d8ac171f60_0, 0, 32;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v000001d8ac1725a0_0, 0, 3;
    %fork TD_bench.test.BType, S_000001d8ac173d90;
    %join;
    %end;
S_000001d8ac171240 .scope task, "BGEU" "BGEU" 4 354, 4 354 0, S_000001d8ac010db0;
 .timescale 0 0;
v000001d8ac102a30_0 .var "imm", 31 0;
v000001d8ac172a00_0 .var "rs1", 4 0;
v000001d8ac1714c0_0 .var "rs2", 4 0;
TD_bench.test.BGEU ;
    %pushi/vec4 99, 0, 7;
    %store/vec4 v000001d8ac1723c0_0, 0, 7;
    %load/vec4 v000001d8ac172a00_0;
    %store/vec4 v000001d8ac172000_0, 0, 5;
    %load/vec4 v000001d8ac1714c0_0;
    %store/vec4 v000001d8ac171740_0, 0, 5;
    %load/vec4 v000001d8ac102a30_0;
    %store/vec4 v000001d8ac171f60_0, 0, 32;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v000001d8ac1725a0_0, 0, 3;
    %fork TD_bench.test.BType, S_000001d8ac173d90;
    %join;
    %end;
S_000001d8ac1733e0 .scope task, "BGT" "BGT" 4 774, 4 774 0, S_000001d8ac010db0;
 .timescale 0 0;
v000001d8ac173040_0 .var "imm", 31 0;
v000001d8ac172dc0_0 .var "rs1", 4 0;
v000001d8ac171ec0_0 .var "rs2", 4 0;
TD_bench.test.BGT ;
    %load/vec4 v000001d8ac171ec0_0;
    %store/vec4 v000001d8ac172960_0, 0, 5;
    %load/vec4 v000001d8ac172dc0_0;
    %store/vec4 v000001d8ac1726e0_0, 0, 5;
    %load/vec4 v000001d8ac173040_0;
    %store/vec4 v000001d8ac171e20_0, 0, 32;
    %fork TD_bench.test.BLT, S_000001d8ac173570;
    %join;
    %end;
S_000001d8ac173570 .scope task, "BLT" "BLT" 4 327, 4 327 0, S_000001d8ac010db0;
 .timescale 0 0;
v000001d8ac171e20_0 .var "imm", 31 0;
v000001d8ac172960_0 .var "rs1", 4 0;
v000001d8ac1726e0_0 .var "rs2", 4 0;
TD_bench.test.BLT ;
    %pushi/vec4 99, 0, 7;
    %store/vec4 v000001d8ac1723c0_0, 0, 7;
    %load/vec4 v000001d8ac172960_0;
    %store/vec4 v000001d8ac172000_0, 0, 5;
    %load/vec4 v000001d8ac1726e0_0;
    %store/vec4 v000001d8ac171740_0, 0, 5;
    %load/vec4 v000001d8ac171e20_0;
    %store/vec4 v000001d8ac171f60_0, 0, 32;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v000001d8ac1725a0_0, 0, 3;
    %fork TD_bench.test.BType, S_000001d8ac173d90;
    %join;
    %end;
S_000001d8ac173700 .scope task, "BLTU" "BLTU" 4 345, 4 345 0, S_000001d8ac010db0;
 .timescale 0 0;
v000001d8ac172500_0 .var "imm", 31 0;
v000001d8ac172320_0 .var "rs1", 4 0;
v000001d8ac171920_0 .var "rs2", 4 0;
TD_bench.test.BLTU ;
    %pushi/vec4 99, 0, 7;
    %store/vec4 v000001d8ac1723c0_0, 0, 7;
    %load/vec4 v000001d8ac172320_0;
    %store/vec4 v000001d8ac172000_0, 0, 5;
    %load/vec4 v000001d8ac171920_0;
    %store/vec4 v000001d8ac171740_0, 0, 5;
    %load/vec4 v000001d8ac172500_0;
    %store/vec4 v000001d8ac171f60_0, 0, 32;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v000001d8ac1725a0_0, 0, 3;
    %fork TD_bench.test.BType, S_000001d8ac173d90;
    %join;
    %end;
S_000001d8ac173890 .scope task, "BNE" "BNE" 4 318, 4 318 0, S_000001d8ac010db0;
 .timescale 0 0;
v000001d8ac172fa0_0 .var "imm", 31 0;
v000001d8ac1721e0_0 .var "rs1", 4 0;
v000001d8ac172aa0_0 .var "rs2", 4 0;
TD_bench.test.BNE ;
    %pushi/vec4 99, 0, 7;
    %store/vec4 v000001d8ac1723c0_0, 0, 7;
    %load/vec4 v000001d8ac1721e0_0;
    %store/vec4 v000001d8ac172000_0, 0, 5;
    %load/vec4 v000001d8ac172aa0_0;
    %store/vec4 v000001d8ac171740_0, 0, 5;
    %load/vec4 v000001d8ac172fa0_0;
    %store/vec4 v000001d8ac171f60_0, 0, 32;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001d8ac1725a0_0, 0, 3;
    %fork TD_bench.test.BType, S_000001d8ac173d90;
    %join;
    %end;
S_000001d8ac173a20 .scope task, "BNEZ" "BNEZ" 4 766, 4 766 0, S_000001d8ac010db0;
 .timescale 0 0;
v000001d8ac172b40_0 .var "imm", 31 0;
v000001d8ac172c80_0 .var "rs1", 4 0;
TD_bench.test.BNEZ ;
    %load/vec4 v000001d8ac172c80_0;
    %store/vec4 v000001d8ac1721e0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001d8ac172aa0_0, 0, 5;
    %load/vec4 v000001d8ac172b40_0;
    %store/vec4 v000001d8ac172fa0_0, 0, 32;
    %fork TD_bench.test.BNE, S_000001d8ac173890;
    %join;
    %end;
S_000001d8ac173d90 .scope task, "BType" "BType" 4 297, 4 297 0, S_000001d8ac010db0;
 .timescale 0 0;
v000001d8ac1725a0_0 .var "funct3", 2 0;
v000001d8ac171f60_0 .var "imm", 31 0;
v000001d8ac1723c0_0 .var "opcode", 6 0;
v000001d8ac172000_0 .var "rs1", 4 0;
v000001d8ac171740_0 .var "rs2", 4 0;
TD_bench.test.BType ;
    %load/vec4 v000001d8ac171f60_0;
    %parti/s 1, 12, 5;
    %load/vec4 v000001d8ac171f60_0;
    %parti/s 6, 5, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001d8ac171740_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001d8ac172000_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001d8ac1725a0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001d8ac171f60_0;
    %parti/s 4, 1, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001d8ac171f60_0;
    %parti/s 1, 11, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001d8ac1723c0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001d8ac186280_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %store/vec4a v000001d8ac1813b0, 4, 0;
    %load/vec4 v000001d8ac186280_0;
    %addi 4, 0, 32;
    %store/vec4 v000001d8ac186280_0, 0, 32;
    %end;
S_000001d8ac173f20 .scope task, "CALL" "CALL" 4 720, 4 720 0, S_000001d8ac010db0;
 .timescale 0 0;
v000001d8ac172460_0 .var "offset", 31 0;
TD_bench.test.CALL ;
    %pushi/vec4 6, 0, 5;
    %store/vec4 v000001d8ac102490_0, 0, 5;
    %load/vec4 v000001d8ac172460_0;
    %store/vec4 v000001d8ac101450_0, 0, 32;
    %fork TD_bench.test.AUIPC, S_000001d8ac00c620;
    %join;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v000001d8ac178ba0_0, 0, 5;
    %pushi/vec4 6, 0, 5;
    %store/vec4 v000001d8ac178d80_0, 0, 5;
    %load/vec4 v000001d8ac172460_0;
    %parti/s 12, 0, 2;
    %pad/u 32;
    %store/vec4 v000001d8ac177660_0, 0, 32;
    %fork TD_bench.test.JALR, S_000001d8ac176830;
    %join;
    %end;
S_000001d8ac1740b0 .scope task, "CSRRC" "CSRRC" 4 553, 4 553 0, S_000001d8ac010db0;
 .timescale 0 0;
v000001d8ac172640_0 .var "csr", 11 0;
v000001d8ac172be0_0 .var "rd", 4 0;
v000001d8ac171a60_0 .var "rs1", 4 0;
TD_bench.test.CSRRC ;
    %load/vec4 v000001d8ac172640_0;
    %load/vec4 v000001d8ac171a60_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 3, 0, 3;
    %load/vec4 v000001d8ac172be0_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 115, 0, 7;
    %load/vec4 v000001d8ac186280_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %store/vec4a v000001d8ac1813b0, 4, 0;
    %load/vec4 v000001d8ac186280_0;
    %addi 4, 0, 32;
    %store/vec4 v000001d8ac186280_0, 0, 32;
    %end;
S_000001d8ac174880 .scope task, "CSRRCI" "CSRRCI" 4 583, 4 583 0, S_000001d8ac010db0;
 .timescale 0 0;
v000001d8ac171b00_0 .var "csr", 11 0;
v000001d8ac171420_0 .var "imm", 31 0;
v000001d8ac171560_0 .var "rd", 4 0;
TD_bench.test.CSRRCI ;
    %load/vec4 v000001d8ac171b00_0;
    %load/vec4 v000001d8ac171420_0;
    %parti/s 5, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 7, 0, 3;
    %load/vec4 v000001d8ac171560_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 115, 0, 7;
    %load/vec4 v000001d8ac186280_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %store/vec4a v000001d8ac1813b0, 4, 0;
    %load/vec4 v000001d8ac186280_0;
    %addi 4, 0, 32;
    %store/vec4 v000001d8ac186280_0, 0, 32;
    %end;
S_000001d8ac1743d0 .scope task, "CSRRS" "CSRRS" 4 543, 4 543 0, S_000001d8ac010db0;
 .timescale 0 0;
v000001d8ac172780_0 .var "csr", 11 0;
v000001d8ac172820_0 .var "rd", 4 0;
v000001d8ac171ba0_0 .var "rs1", 4 0;
TD_bench.test.CSRRS ;
    %load/vec4 v000001d8ac172780_0;
    %load/vec4 v000001d8ac171ba0_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 2, 0, 3;
    %load/vec4 v000001d8ac172820_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 115, 0, 7;
    %load/vec4 v000001d8ac186280_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %store/vec4a v000001d8ac1813b0, 4, 0;
    %load/vec4 v000001d8ac186280_0;
    %addi 4, 0, 32;
    %store/vec4 v000001d8ac186280_0, 0, 32;
    %end;
S_000001d8ac1746f0 .scope task, "CSRRSI" "CSRRSI" 4 573, 4 573 0, S_000001d8ac010db0;
 .timescale 0 0;
v000001d8ac1730e0_0 .var "csr", 11 0;
v000001d8ac171d80_0 .var "imm", 31 0;
v000001d8ac172280_0 .var "rd", 4 0;
TD_bench.test.CSRRSI ;
    %load/vec4 v000001d8ac1730e0_0;
    %load/vec4 v000001d8ac171d80_0;
    %parti/s 5, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 6, 0, 3;
    %load/vec4 v000001d8ac172280_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 115, 0, 7;
    %load/vec4 v000001d8ac186280_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %store/vec4a v000001d8ac1813b0, 4, 0;
    %load/vec4 v000001d8ac186280_0;
    %addi 4, 0, 32;
    %store/vec4 v000001d8ac186280_0, 0, 32;
    %end;
S_000001d8ac174240 .scope task, "CSRRW" "CSRRW" 4 533, 4 533 0, S_000001d8ac010db0;
 .timescale 0 0;
v000001d8ac1719c0_0 .var "csr", 11 0;
v000001d8ac171c40_0 .var "rd", 4 0;
v000001d8ac1728c0_0 .var "rs1", 4 0;
TD_bench.test.CSRRW ;
    %load/vec4 v000001d8ac1719c0_0;
    %load/vec4 v000001d8ac1728c0_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 1, 0, 3;
    %load/vec4 v000001d8ac171c40_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 115, 0, 7;
    %load/vec4 v000001d8ac186280_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %store/vec4a v000001d8ac1813b0, 4, 0;
    %load/vec4 v000001d8ac186280_0;
    %addi 4, 0, 32;
    %store/vec4 v000001d8ac186280_0, 0, 32;
    %end;
S_000001d8ac173c00 .scope task, "CSRRWI" "CSRRWI" 4 563, 4 563 0, S_000001d8ac010db0;
 .timescale 0 0;
v000001d8ac171ce0_0 .var "csr", 11 0;
v000001d8ac173220_0 .var "imm", 31 0;
v000001d8ac1720a0_0 .var "rd", 4 0;
TD_bench.test.CSRRWI ;
    %load/vec4 v000001d8ac171ce0_0;
    %load/vec4 v000001d8ac173220_0;
    %parti/s 5, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 5, 0, 3;
    %load/vec4 v000001d8ac1720a0_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 115, 0, 7;
    %load/vec4 v000001d8ac186280_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %store/vec4a v000001d8ac1813b0, 4, 0;
    %load/vec4 v000001d8ac186280_0;
    %addi 4, 0, 32;
    %store/vec4 v000001d8ac186280_0, 0, 32;
    %end;
S_000001d8ac174a10 .scope task, "DATAB" "DATAB" 4 791, 4 791 0, S_000001d8ac010db0;
 .timescale 0 0;
v000001d8ac172d20_0 .var "b1", 7 0;
v000001d8ac172140_0 .var "b2", 7 0;
v000001d8ac172e60_0 .var "b3", 7 0;
v000001d8ac172f00_0 .var "b4", 7 0;
TD_bench.test.DATAB ;
    %load/vec4 v000001d8ac172d20_0;
    %load/vec4 v000001d8ac186280_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v000001d8ac1813b0, 4, 5;
    %load/vec4 v000001d8ac172140_0;
    %load/vec4 v000001d8ac186280_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/load 5, 8, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v000001d8ac1813b0, 4, 5;
    %load/vec4 v000001d8ac172e60_0;
    %load/vec4 v000001d8ac186280_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/load 5, 16, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v000001d8ac1813b0, 4, 5;
    %load/vec4 v000001d8ac172f00_0;
    %load/vec4 v000001d8ac186280_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/load 5, 24, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v000001d8ac1813b0, 4, 5;
    %load/vec4 v000001d8ac186280_0;
    %addi 4, 0, 32;
    %store/vec4 v000001d8ac186280_0, 0, 32;
    %end;
S_000001d8ac174560 .scope task, "DATAW" "DATAW" 4 783, 4 783 0, S_000001d8ac010db0;
 .timescale 0 0;
v000001d8ac1732c0_0 .var "w", 31 0;
TD_bench.test.DATAW ;
    %load/vec4 v000001d8ac1732c0_0;
    %load/vec4 v000001d8ac186280_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %store/vec4a v000001d8ac1813b0, 4, 0;
    %load/vec4 v000001d8ac186280_0;
    %addi 4, 0, 32;
    %store/vec4 v000001d8ac186280_0, 0, 32;
    %end;
S_000001d8ac175890 .scope task, "EBREAK" "EBREAK" 4 526, 4 526 0, S_000001d8ac010db0;
 .timescale 0 0;
TD_bench.test.EBREAK ;
    %pushi/vec4 1048691, 0, 32;
    %load/vec4 v000001d8ac186280_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %store/vec4a v000001d8ac1813b0, 4, 0;
    %load/vec4 v000001d8ac186280_0;
    %addi 4, 0, 32;
    %store/vec4 v000001d8ac186280_0, 0, 32;
    %end;
S_000001d8ac175d40 .scope task, "ECALL" "ECALL" 4 519, 4 519 0, S_000001d8ac010db0;
 .timescale 0 0;
TD_bench.test.ECALL ;
    %pushi/vec4 115, 0, 32;
    %load/vec4 v000001d8ac186280_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %store/vec4a v000001d8ac1813b0, 4, 0;
    %load/vec4 v000001d8ac186280_0;
    %addi 4, 0, 32;
    %store/vec4 v000001d8ac186280_0, 0, 32;
    %end;
S_000001d8ac1761f0 .scope task, "FENCE" "FENCE" 4 503, 4 503 0, S_000001d8ac010db0;
 .timescale 0 0;
v000001d8ac173180_0 .var "pred", 3 0;
v000001d8ac171600_0 .var "succ", 3 0;
TD_bench.test.FENCE ;
    %pushi/vec4 0, 0, 4;
    %load/vec4 v000001d8ac173180_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001d8ac171600_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 5;
    %concati/vec4 0, 0, 3;
    %concati/vec4 0, 0, 5;
    %concati/vec4 115, 0, 7;
    %load/vec4 v000001d8ac186280_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %store/vec4a v000001d8ac1813b0, 4, 0;
    %load/vec4 v000001d8ac186280_0;
    %addi 4, 0, 32;
    %store/vec4 v000001d8ac186280_0, 0, 32;
    %end;
S_000001d8ac176380 .scope task, "FENCE_I" "FENCE_I" 4 512, 4 512 0, S_000001d8ac010db0;
 .timescale 0 0;
TD_bench.test.FENCE_I ;
    %pushi/vec4 4211, 0, 32;
    %load/vec4 v000001d8ac186280_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %store/vec4a v000001d8ac1813b0, 4, 0;
    %load/vec4 v000001d8ac186280_0;
    %addi 4, 0, 32;
    %store/vec4 v000001d8ac186280_0, 0, 32;
    %end;
S_000001d8ac1766a0 .scope task, "IType" "IType" 4 160, 4 160 0, S_000001d8ac010db0;
 .timescale 0 0;
v000001d8ac1716a0_0 .var "funct3", 2 0;
v000001d8ac1717e0_0 .var "imm", 31 0;
v000001d8ac171880_0 .var "opcode", 6 0;
v000001d8ac178ec0_0 .var "rd", 4 0;
v000001d8ac177520_0 .var "rs1", 4 0;
TD_bench.test.IType ;
    %load/vec4 v000001d8ac1717e0_0;
    %parti/s 12, 0, 2;
    %load/vec4 v000001d8ac177520_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001d8ac1716a0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001d8ac178ec0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001d8ac171880_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001d8ac186280_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %store/vec4a v000001d8ac1813b0, 4, 0;
    %load/vec4 v000001d8ac186280_0;
    %addi 4, 0, 32;
    %store/vec4 v000001d8ac186280_0, 0, 32;
    %end;
S_000001d8ac176060 .scope task, "J" "J" 4 742, 4 742 0, S_000001d8ac010db0;
 .timescale 0 0;
v000001d8ac1777a0_0 .var "imm", 31 0;
TD_bench.test.J ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001d8ac1778e0_0, 0, 5;
    %load/vec4 v000001d8ac1777a0_0;
    %store/vec4 v000001d8ac178ce0_0, 0, 32;
    %fork TD_bench.test.JAL, S_000001d8ac176510;
    %join;
    %end;
S_000001d8ac176510 .scope task, "JAL" "JAL" 4 272, 4 272 0, S_000001d8ac010db0;
 .timescale 0 0;
v000001d8ac178ce0_0 .var "imm", 31 0;
v000001d8ac1778e0_0 .var "rd", 4 0;
TD_bench.test.JAL ;
    %pushi/vec4 111, 0, 7;
    %store/vec4 v000001d8ac177d40_0, 0, 7;
    %load/vec4 v000001d8ac1778e0_0;
    %store/vec4 v000001d8ac178100_0, 0, 5;
    %load/vec4 v000001d8ac178ce0_0;
    %store/vec4 v000001d8ac1775c0_0, 0, 32;
    %fork TD_bench.test.JType, S_000001d8ac1769c0;
    %join;
    %end;
S_000001d8ac176830 .scope task, "JALR" "JALR" 4 282, 4 282 0, S_000001d8ac010db0;
 .timescale 0 0;
v000001d8ac177660_0 .var "imm", 31 0;
v000001d8ac178ba0_0 .var "rd", 4 0;
v000001d8ac178d80_0 .var "rs1", 4 0;
TD_bench.test.JALR ;
    %pushi/vec4 103, 0, 7;
    %store/vec4 v000001d8ac171880_0, 0, 7;
    %load/vec4 v000001d8ac178ba0_0;
    %store/vec4 v000001d8ac178ec0_0, 0, 5;
    %load/vec4 v000001d8ac178d80_0;
    %store/vec4 v000001d8ac177520_0, 0, 5;
    %load/vec4 v000001d8ac177660_0;
    %store/vec4 v000001d8ac1717e0_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001d8ac1716a0_0, 0, 3;
    %fork TD_bench.test.IType, S_000001d8ac1766a0;
    %join;
    %end;
S_000001d8ac175570 .scope task, "JR" "JR" 4 750, 4 750 0, S_000001d8ac010db0;
 .timescale 0 0;
v000001d8ac178560_0 .var "imm", 31 0;
v000001d8ac178c40_0 .var "rs1", 4 0;
TD_bench.test.JR ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001d8ac178ba0_0, 0, 5;
    %load/vec4 v000001d8ac178c40_0;
    %store/vec4 v000001d8ac178d80_0, 0, 5;
    %load/vec4 v000001d8ac178560_0;
    %store/vec4 v000001d8ac177660_0, 0, 32;
    %fork TD_bench.test.JALR, S_000001d8ac176830;
    %join;
    %end;
S_000001d8ac1769c0 .scope task, "JType" "JType" 4 262, 4 262 0, S_000001d8ac010db0;
 .timescale 0 0;
v000001d8ac1775c0_0 .var "imm", 31 0;
v000001d8ac177d40_0 .var "opcode", 6 0;
v000001d8ac178100_0 .var "rd", 4 0;
TD_bench.test.JType ;
    %load/vec4 v000001d8ac1775c0_0;
    %parti/s 1, 20, 6;
    %load/vec4 v000001d8ac1775c0_0;
    %parti/s 10, 1, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001d8ac1775c0_0;
    %parti/s 1, 11, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001d8ac1775c0_0;
    %parti/s 8, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001d8ac178100_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001d8ac177d40_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001d8ac186280_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %store/vec4a v000001d8ac1813b0, 4, 0;
    %load/vec4 v000001d8ac186280_0;
    %addi 4, 0, 32;
    %store/vec4 v000001d8ac186280_0, 0, 32;
    %end;
S_000001d8ac174da0 .scope task, "LB" "LB" 4 401, 4 401 0, S_000001d8ac010db0;
 .timescale 0 0;
v000001d8ac178e20_0 .var "imm", 31 0;
v000001d8ac178420_0 .var "rd", 4 0;
v000001d8ac177200_0 .var "rs1", 4 0;
TD_bench.test.LB ;
    %pushi/vec4 3, 0, 7;
    %store/vec4 v000001d8ac171880_0, 0, 7;
    %load/vec4 v000001d8ac178420_0;
    %store/vec4 v000001d8ac178ec0_0, 0, 5;
    %load/vec4 v000001d8ac177200_0;
    %store/vec4 v000001d8ac177520_0, 0, 5;
    %load/vec4 v000001d8ac178e20_0;
    %store/vec4 v000001d8ac1717e0_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001d8ac1716a0_0, 0, 3;
    %fork TD_bench.test.IType, S_000001d8ac1766a0;
    %join;
    %end;
S_000001d8ac175700 .scope task, "LBU" "LBU" 4 428, 4 428 0, S_000001d8ac010db0;
 .timescale 0 0;
v000001d8ac177020_0 .var "imm", 31 0;
v000001d8ac177de0_0 .var "rd", 4 0;
v000001d8ac1782e0_0 .var "rs1", 4 0;
TD_bench.test.LBU ;
    %pushi/vec4 3, 0, 7;
    %store/vec4 v000001d8ac171880_0, 0, 7;
    %load/vec4 v000001d8ac177de0_0;
    %store/vec4 v000001d8ac178ec0_0, 0, 5;
    %load/vec4 v000001d8ac1782e0_0;
    %store/vec4 v000001d8ac177520_0, 0, 5;
    %load/vec4 v000001d8ac177020_0;
    %store/vec4 v000001d8ac1717e0_0, 0, 32;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v000001d8ac1716a0_0, 0, 3;
    %fork TD_bench.test.IType, S_000001d8ac1766a0;
    %join;
    %end;
S_000001d8ac174c10 .scope task, "LH" "LH" 4 410, 4 410 0, S_000001d8ac010db0;
 .timescale 0 0;
v000001d8ac178060_0 .var "imm", 31 0;
v000001d8ac178a60_0 .var "rd", 4 0;
v000001d8ac177c00_0 .var "rs1", 4 0;
TD_bench.test.LH ;
    %pushi/vec4 3, 0, 7;
    %store/vec4 v000001d8ac171880_0, 0, 7;
    %load/vec4 v000001d8ac178a60_0;
    %store/vec4 v000001d8ac178ec0_0, 0, 5;
    %load/vec4 v000001d8ac177c00_0;
    %store/vec4 v000001d8ac177520_0, 0, 5;
    %load/vec4 v000001d8ac178060_0;
    %store/vec4 v000001d8ac1717e0_0, 0, 32;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001d8ac1716a0_0, 0, 3;
    %fork TD_bench.test.IType, S_000001d8ac1766a0;
    %join;
    %end;
S_000001d8ac174f30 .scope task, "LHU" "LHU" 4 437, 4 437 0, S_000001d8ac010db0;
 .timescale 0 0;
v000001d8ac1773e0_0 .var "imm", 31 0;
v000001d8ac177700_0 .var "rd", 4 0;
v000001d8ac177e80_0 .var "rs1", 4 0;
TD_bench.test.LHU ;
    %pushi/vec4 3, 0, 7;
    %store/vec4 v000001d8ac171880_0, 0, 7;
    %load/vec4 v000001d8ac177700_0;
    %store/vec4 v000001d8ac178ec0_0, 0, 5;
    %load/vec4 v000001d8ac177e80_0;
    %store/vec4 v000001d8ac177520_0, 0, 5;
    %load/vec4 v000001d8ac1773e0_0;
    %store/vec4 v000001d8ac1717e0_0, 0, 32;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v000001d8ac1716a0_0, 0, 3;
    %fork TD_bench.test.IType, S_000001d8ac1766a0;
    %join;
    %end;
S_000001d8ac1753e0 .scope task, "LI" "LI" 4 703, 4 703 0, S_000001d8ac010db0;
 .timescale 0 0;
v000001d8ac177ac0_0 .var "imm", 31 0;
v000001d8ac177840_0 .var "rd", 4 0;
TD_bench.test.LI ;
    %load/vec4 v000001d8ac177ac0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_38.0, 4;
    %load/vec4 v000001d8ac177840_0;
    %store/vec4 v000001d8ac102030_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001d8ac101590_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001d8ac1019f0_0, 0, 5;
    %fork TD_bench.test.ADD, S_000001d8ac010f40;
    %join;
    %jmp T_38.1;
T_38.0 ;
    %load/vec4 v000001d8ac177ac0_0;
    %cmpi/s 4294965248, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_38.4, 5;
    %load/vec4 v000001d8ac177ac0_0;
    %cmpi/s 2048, 0, 32;
    %flag_get/vec4 5;
    %and;
T_38.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.2, 8;
    %load/vec4 v000001d8ac177840_0;
    %store/vec4 v000001d8ac101db0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001d8ac101d10_0, 0, 5;
    %load/vec4 v000001d8ac177ac0_0;
    %store/vec4 v000001d8ac101270_0, 0, 32;
    %fork TD_bench.test.ADDI, S_000001d8ac017860;
    %join;
    %jmp T_38.3;
T_38.2 ;
    %load/vec4 v000001d8ac177840_0;
    %store/vec4 v000001d8ac1770c0_0, 0, 5;
    %load/vec4 v000001d8ac177ac0_0;
    %load/vec4 v000001d8ac177ac0_0;
    %parti/s 1, 11, 5;
    %pad/u 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %store/vec4 v000001d8ac177340_0, 0, 32;
    %fork TD_bench.test.LUI, S_000001d8ac175a20;
    %join;
    %load/vec4 v000001d8ac177ac0_0;
    %parti/s 12, 0, 2;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_38.5, 4;
    %load/vec4 v000001d8ac177840_0;
    %store/vec4 v000001d8ac101db0_0, 0, 5;
    %load/vec4 v000001d8ac177840_0;
    %store/vec4 v000001d8ac101d10_0, 0, 5;
    %load/vec4 v000001d8ac177ac0_0;
    %parti/s 12, 0, 2;
    %pad/u 32;
    %store/vec4 v000001d8ac101270_0, 0, 32;
    %fork TD_bench.test.ADDI, S_000001d8ac017860;
    %join;
T_38.5 ;
T_38.3 ;
T_38.1 ;
    %end;
S_000001d8ac175a20 .scope task, "LUI" "LUI" 4 379, 4 379 0, S_000001d8ac010db0;
 .timescale 0 0;
v000001d8ac177340_0 .var "imm", 31 0;
v000001d8ac1770c0_0 .var "rd", 4 0;
TD_bench.test.LUI ;
    %pushi/vec4 55, 0, 7;
    %store/vec4 v000001d8ac17d0c0_0, 0, 7;
    %load/vec4 v000001d8ac1770c0_0;
    %store/vec4 v000001d8ac17d160_0, 0, 5;
    %load/vec4 v000001d8ac177340_0;
    %store/vec4 v000001d8ac17cf80_0, 0, 32;
    %fork TD_bench.test.UType, S_000001d8ac17e400;
    %join;
    %end;
S_000001d8ac175ed0 .scope task, "LW" "LW" 4 419, 4 419 0, S_000001d8ac010db0;
 .timescale 0 0;
v000001d8ac1781a0_0 .var "imm", 31 0;
v000001d8ac177980_0 .var "rd", 4 0;
v000001d8ac177b60_0 .var "rs1", 4 0;
TD_bench.test.LW ;
    %pushi/vec4 3, 0, 7;
    %store/vec4 v000001d8ac171880_0, 0, 7;
    %load/vec4 v000001d8ac177980_0;
    %store/vec4 v000001d8ac178ec0_0, 0, 5;
    %load/vec4 v000001d8ac177b60_0;
    %store/vec4 v000001d8ac177520_0, 0, 5;
    %load/vec4 v000001d8ac1781a0_0;
    %store/vec4 v000001d8ac1717e0_0, 0, 32;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000001d8ac1716a0_0, 0, 3;
    %fork TD_bench.test.IType, S_000001d8ac1766a0;
    %join;
    %end;
S_000001d8ac1750c0 .scope task, "Label" "Label" 4 606, 4 606 0, S_000001d8ac010db0;
 .timescale 0 0;
v000001d8ac177a20_0 .var/i "L", 31 0;
TD_bench.test.Label ;
    %end;
S_000001d8ac175250 .scope function.vec4.s32, "LabelRef" "LabelRef" 4 623, 4 623 0, S_000001d8ac010db0;
 .timescale 0 0;
v000001d8ac177160_0 .var/i "L", 31 0;
; Variable LabelRef is vec4 return value of scope S_000001d8ac175250
TD_bench.test.LabelRef ;
    %load/vec4 v000001d8ac177160_0;
    %load/vec4 v000001d8ac186280_0;
    %sub;
    %ret/vec4 0, 0, 32;  Assign to LabelRef (store_vec4_to_lval)
    %end;
S_000001d8ac175bb0 .scope task, "MV" "MV" 4 734, 4 734 0, S_000001d8ac010db0;
 .timescale 0 0;
v000001d8ac177f20_0 .var "rd", 4 0;
v000001d8ac1772a0_0 .var "rs1", 4 0;
TD_bench.test.MV ;
    %load/vec4 v000001d8ac177f20_0;
    %store/vec4 v000001d8ac102030_0, 0, 5;
    %load/vec4 v000001d8ac1772a0_0;
    %store/vec4 v000001d8ac101590_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001d8ac1019f0_0, 0, 5;
    %fork TD_bench.test.ADD, S_000001d8ac010f40;
    %join;
    %end;
S_000001d8ac17b380 .scope task, "NOP" "NOP" 4 692, 4 692 0, S_000001d8ac010db0;
 .timescale 0 0;
TD_bench.test.NOP ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001d8ac102030_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001d8ac101590_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001d8ac1019f0_0, 0, 5;
    %fork TD_bench.test.ADD, S_000001d8ac010f40;
    %join;
    %end;
S_000001d8ac17aed0 .scope task, "OR" "OR" 4 139, 4 139 0, S_000001d8ac010db0;
 .timescale 0 0;
v000001d8ac177ca0_0 .var "rd", 4 0;
v000001d8ac177fc0_0 .var "rs1", 4 0;
v000001d8ac178600_0 .var "rs2", 4 0;
TD_bench.test.OR ;
    %pushi/vec4 51, 0, 7;
    %store/vec4 v000001d8ac1787e0_0, 0, 7;
    %load/vec4 v000001d8ac177ca0_0;
    %store/vec4 v000001d8ac178880_0, 0, 5;
    %load/vec4 v000001d8ac177fc0_0;
    %store/vec4 v000001d8ac178920_0, 0, 5;
    %load/vec4 v000001d8ac178600_0;
    %store/vec4 v000001d8ac1789c0_0, 0, 5;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v000001d8ac1784c0_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v000001d8ac178740_0, 0, 7;
    %fork TD_bench.test.RType, S_000001d8ac17b9c0;
    %join;
    %end;
S_000001d8ac17b1f0 .scope task, "ORI" "ORI" 4 208, 4 208 0, S_000001d8ac010db0;
 .timescale 0 0;
v000001d8ac178240_0 .var "imm", 31 0;
v000001d8ac177480_0 .var "rd", 4 0;
v000001d8ac178380_0 .var "rs1", 4 0;
TD_bench.test.ORI ;
    %pushi/vec4 19, 0, 7;
    %store/vec4 v000001d8ac171880_0, 0, 7;
    %load/vec4 v000001d8ac177480_0;
    %store/vec4 v000001d8ac178ec0_0, 0, 5;
    %load/vec4 v000001d8ac178380_0;
    %store/vec4 v000001d8ac177520_0, 0, 5;
    %load/vec4 v000001d8ac178240_0;
    %store/vec4 v000001d8ac1717e0_0, 0, 32;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v000001d8ac1716a0_0, 0, 3;
    %fork TD_bench.test.IType, S_000001d8ac1766a0;
    %join;
    %end;
S_000001d8ac17a3e0 .scope task, "RET" "RET" 4 728, 4 728 0, S_000001d8ac010db0;
 .timescale 0 0;
TD_bench.test.RET ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001d8ac178ba0_0, 0, 5;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v000001d8ac178d80_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001d8ac177660_0, 0, 32;
    %fork TD_bench.test.JALR, S_000001d8ac176830;
    %join;
    %end;
S_000001d8ac17b9c0 .scope task, "RType" "RType" 4 70, 4 70 0, S_000001d8ac010db0;
 .timescale 0 0;
v000001d8ac1784c0_0 .var "funct3", 2 0;
v000001d8ac178740_0 .var "funct7", 6 0;
v000001d8ac1787e0_0 .var "opcode", 6 0;
v000001d8ac178880_0 .var "rd", 4 0;
v000001d8ac178920_0 .var "rs1", 4 0;
v000001d8ac1789c0_0 .var "rs2", 4 0;
TD_bench.test.RType ;
    %load/vec4 v000001d8ac178740_0;
    %load/vec4 v000001d8ac1789c0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001d8ac178920_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001d8ac1784c0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001d8ac178880_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001d8ac1787e0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001d8ac186280_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %store/vec4a v000001d8ac1813b0, 4, 0;
    %load/vec4 v000001d8ac186280_0;
    %addi 4, 0, 32;
    %store/vec4 v000001d8ac186280_0, 0, 32;
    %end;
S_000001d8ac17b6a0 .scope task, "SB" "SB" 4 470, 4 470 0, S_000001d8ac010db0;
 .timescale 0 0;
v000001d8ac178b00_0 .var "imm", 31 0;
v000001d8ac17cb20_0 .var "rs1", 4 0;
v000001d8ac17d980_0 .var "rs2", 4 0;
TD_bench.test.SB ;
    %pushi/vec4 35, 0, 7;
    %store/vec4 v000001d8ac17c6c0_0, 0, 7;
    %load/vec4 v000001d8ac17d980_0;
    %store/vec4 v000001d8ac17c800_0, 0, 5;
    %load/vec4 v000001d8ac17cb20_0;
    %store/vec4 v000001d8ac17d340_0, 0, 5;
    %load/vec4 v000001d8ac178b00_0;
    %store/vec4 v000001d8ac17c620_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001d8ac17c4e0_0, 0, 3;
    %fork TD_bench.test.SType, S_000001d8ac17aa20;
    %join;
    %end;
S_000001d8ac17c000 .scope task, "SH" "SH" 4 479, 4 479 0, S_000001d8ac010db0;
 .timescale 0 0;
v000001d8ac17dfc0_0 .var "imm", 31 0;
v000001d8ac17e060_0 .var "rs1", 4 0;
v000001d8ac17db60_0 .var "rs2", 4 0;
TD_bench.test.SH ;
    %pushi/vec4 35, 0, 7;
    %store/vec4 v000001d8ac17c6c0_0, 0, 7;
    %load/vec4 v000001d8ac17db60_0;
    %store/vec4 v000001d8ac17c800_0, 0, 5;
    %load/vec4 v000001d8ac17e060_0;
    %store/vec4 v000001d8ac17d340_0, 0, 5;
    %load/vec4 v000001d8ac17dfc0_0;
    %store/vec4 v000001d8ac17c620_0, 0, 32;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001d8ac17c4e0_0, 0, 3;
    %fork TD_bench.test.SType, S_000001d8ac17aa20;
    %join;
    %end;
S_000001d8ac17b060 .scope task, "SLL" "SLL" 4 97, 4 97 0, S_000001d8ac010db0;
 .timescale 0 0;
v000001d8ac17dca0_0 .var "rd", 4 0;
v000001d8ac17c300_0 .var "rs1", 4 0;
v000001d8ac17dde0_0 .var "rs2", 4 0;
TD_bench.test.SLL ;
    %pushi/vec4 51, 0, 7;
    %store/vec4 v000001d8ac1787e0_0, 0, 7;
    %load/vec4 v000001d8ac17dca0_0;
    %store/vec4 v000001d8ac178880_0, 0, 5;
    %load/vec4 v000001d8ac17c300_0;
    %store/vec4 v000001d8ac178920_0, 0, 5;
    %load/vec4 v000001d8ac17dde0_0;
    %store/vec4 v000001d8ac1789c0_0, 0, 5;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001d8ac1784c0_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v000001d8ac178740_0, 0, 7;
    %fork TD_bench.test.RType, S_000001d8ac17b9c0;
    %join;
    %end;
S_000001d8ac17b830 .scope task, "SLLI" "SLLI" 4 229, 4 229 0, S_000001d8ac010db0;
 .timescale 0 0;
v000001d8ac17d700_0 .var "imm", 31 0;
v000001d8ac17cc60_0 .var "rd", 4 0;
v000001d8ac17dc00_0 .var "rs1", 4 0;
TD_bench.test.SLLI ;
    %pushi/vec4 19, 0, 7;
    %store/vec4 v000001d8ac1787e0_0, 0, 7;
    %load/vec4 v000001d8ac17cc60_0;
    %store/vec4 v000001d8ac178880_0, 0, 5;
    %load/vec4 v000001d8ac17dc00_0;
    %store/vec4 v000001d8ac178920_0, 0, 5;
    %load/vec4 v000001d8ac17d700_0;
    %parti/s 5, 0, 2;
    %store/vec4 v000001d8ac1789c0_0, 0, 5;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001d8ac1784c0_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v000001d8ac178740_0, 0, 7;
    %fork TD_bench.test.RType, S_000001d8ac17b9c0;
    %join;
    %end;
S_000001d8ac17bb50 .scope task, "SLT" "SLT" 4 104, 4 104 0, S_000001d8ac010db0;
 .timescale 0 0;
v000001d8ac17c8a0_0 .var "rd", 4 0;
v000001d8ac17d020_0 .var "rs1", 4 0;
v000001d8ac17c760_0 .var "rs2", 4 0;
TD_bench.test.SLT ;
    %pushi/vec4 51, 0, 7;
    %store/vec4 v000001d8ac1787e0_0, 0, 7;
    %load/vec4 v000001d8ac17c8a0_0;
    %store/vec4 v000001d8ac178880_0, 0, 5;
    %load/vec4 v000001d8ac17d020_0;
    %store/vec4 v000001d8ac178920_0, 0, 5;
    %load/vec4 v000001d8ac17c760_0;
    %store/vec4 v000001d8ac1789c0_0, 0, 5;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000001d8ac1784c0_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v000001d8ac178740_0, 0, 7;
    %fork TD_bench.test.RType, S_000001d8ac17b9c0;
    %join;
    %end;
S_000001d8ac17bce0 .scope task, "SLTI" "SLTI" 4 181, 4 181 0, S_000001d8ac010db0;
 .timescale 0 0;
v000001d8ac17d5c0_0 .var "imm", 31 0;
v000001d8ac17dd40_0 .var "rd", 4 0;
v000001d8ac17d3e0_0 .var "rs1", 4 0;
TD_bench.test.SLTI ;
    %pushi/vec4 19, 0, 7;
    %store/vec4 v000001d8ac171880_0, 0, 7;
    %load/vec4 v000001d8ac17dd40_0;
    %store/vec4 v000001d8ac178ec0_0, 0, 5;
    %load/vec4 v000001d8ac17d3e0_0;
    %store/vec4 v000001d8ac177520_0, 0, 5;
    %load/vec4 v000001d8ac17d5c0_0;
    %store/vec4 v000001d8ac1717e0_0, 0, 32;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000001d8ac1716a0_0, 0, 3;
    %fork TD_bench.test.IType, S_000001d8ac1766a0;
    %join;
    %end;
S_000001d8ac17a700 .scope task, "SLTIU" "SLTIU" 4 190, 4 190 0, S_000001d8ac010db0;
 .timescale 0 0;
v000001d8ac17d520_0 .var "imm", 31 0;
v000001d8ac17de80_0 .var "rd", 4 0;
v000001d8ac17e100_0 .var "rs1", 4 0;
TD_bench.test.SLTIU ;
    %pushi/vec4 19, 0, 7;
    %store/vec4 v000001d8ac171880_0, 0, 7;
    %load/vec4 v000001d8ac17de80_0;
    %store/vec4 v000001d8ac178ec0_0, 0, 5;
    %load/vec4 v000001d8ac17e100_0;
    %store/vec4 v000001d8ac177520_0, 0, 5;
    %load/vec4 v000001d8ac17d520_0;
    %store/vec4 v000001d8ac1717e0_0, 0, 32;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v000001d8ac1716a0_0, 0, 3;
    %fork TD_bench.test.IType, S_000001d8ac1766a0;
    %join;
    %end;
S_000001d8ac17a570 .scope task, "SLTU" "SLTU" 4 111, 4 111 0, S_000001d8ac010db0;
 .timescale 0 0;
v000001d8ac17d7a0_0 .var "rd", 4 0;
v000001d8ac17d660_0 .var "rs1", 4 0;
v000001d8ac17c580_0 .var "rs2", 4 0;
TD_bench.test.SLTU ;
    %pushi/vec4 51, 0, 7;
    %store/vec4 v000001d8ac1787e0_0, 0, 7;
    %load/vec4 v000001d8ac17d7a0_0;
    %store/vec4 v000001d8ac178880_0, 0, 5;
    %load/vec4 v000001d8ac17d660_0;
    %store/vec4 v000001d8ac178920_0, 0, 5;
    %load/vec4 v000001d8ac17c580_0;
    %store/vec4 v000001d8ac1789c0_0, 0, 5;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v000001d8ac1784c0_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v000001d8ac178740_0, 0, 7;
    %fork TD_bench.test.RType, S_000001d8ac17b9c0;
    %join;
    %end;
S_000001d8ac17b510 .scope task, "SRA" "SRA" 4 132, 4 132 0, S_000001d8ac010db0;
 .timescale 0 0;
v000001d8ac17d840_0 .var "rd", 4 0;
v000001d8ac17df20_0 .var "rs1", 4 0;
v000001d8ac17d8e0_0 .var "rs2", 4 0;
TD_bench.test.SRA ;
    %pushi/vec4 51, 0, 7;
    %store/vec4 v000001d8ac1787e0_0, 0, 7;
    %load/vec4 v000001d8ac17d840_0;
    %store/vec4 v000001d8ac178880_0, 0, 5;
    %load/vec4 v000001d8ac17df20_0;
    %store/vec4 v000001d8ac178920_0, 0, 5;
    %load/vec4 v000001d8ac17d8e0_0;
    %store/vec4 v000001d8ac1789c0_0, 0, 5;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v000001d8ac1784c0_0, 0, 3;
    %pushi/vec4 32, 0, 7;
    %store/vec4 v000001d8ac178740_0, 0, 7;
    %fork TD_bench.test.RType, S_000001d8ac17b9c0;
    %join;
    %end;
S_000001d8ac17be70 .scope task, "SRAI" "SRAI" 4 247, 4 247 0, S_000001d8ac010db0;
 .timescale 0 0;
v000001d8ac17d480_0 .var "imm", 31 0;
v000001d8ac17da20_0 .var "rd", 4 0;
v000001d8ac17dac0_0 .var "rs1", 4 0;
TD_bench.test.SRAI ;
    %pushi/vec4 19, 0, 7;
    %store/vec4 v000001d8ac1787e0_0, 0, 7;
    %load/vec4 v000001d8ac17da20_0;
    %store/vec4 v000001d8ac178880_0, 0, 5;
    %load/vec4 v000001d8ac17dac0_0;
    %store/vec4 v000001d8ac178920_0, 0, 5;
    %load/vec4 v000001d8ac17d480_0;
    %parti/s 5, 0, 2;
    %store/vec4 v000001d8ac1789c0_0, 0, 5;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v000001d8ac1784c0_0, 0, 3;
    %pushi/vec4 32, 0, 7;
    %store/vec4 v000001d8ac178740_0, 0, 7;
    %fork TD_bench.test.RType, S_000001d8ac17b9c0;
    %join;
    %end;
S_000001d8ac17a250 .scope task, "SRL" "SRL" 4 125, 4 125 0, S_000001d8ac010db0;
 .timescale 0 0;
v000001d8ac17c260_0 .var "rd", 4 0;
v000001d8ac17c3a0_0 .var "rs1", 4 0;
v000001d8ac17ce40_0 .var "rs2", 4 0;
TD_bench.test.SRL ;
    %pushi/vec4 51, 0, 7;
    %store/vec4 v000001d8ac1787e0_0, 0, 7;
    %load/vec4 v000001d8ac17c260_0;
    %store/vec4 v000001d8ac178880_0, 0, 5;
    %load/vec4 v000001d8ac17c3a0_0;
    %store/vec4 v000001d8ac178920_0, 0, 5;
    %load/vec4 v000001d8ac17ce40_0;
    %store/vec4 v000001d8ac1789c0_0, 0, 5;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v000001d8ac1784c0_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v000001d8ac178740_0, 0, 7;
    %fork TD_bench.test.RType, S_000001d8ac17b9c0;
    %join;
    %end;
S_000001d8ac17a890 .scope task, "SRLI" "SRLI" 4 238, 4 238 0, S_000001d8ac010db0;
 .timescale 0 0;
v000001d8ac17d2a0_0 .var "imm", 31 0;
v000001d8ac17c940_0 .var "rd", 4 0;
v000001d8ac17c440_0 .var "rs1", 4 0;
TD_bench.test.SRLI ;
    %pushi/vec4 19, 0, 7;
    %store/vec4 v000001d8ac1787e0_0, 0, 7;
    %load/vec4 v000001d8ac17c940_0;
    %store/vec4 v000001d8ac178880_0, 0, 5;
    %load/vec4 v000001d8ac17c440_0;
    %store/vec4 v000001d8ac178920_0, 0, 5;
    %load/vec4 v000001d8ac17d2a0_0;
    %parti/s 5, 0, 2;
    %store/vec4 v000001d8ac1789c0_0, 0, 5;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v000001d8ac1784c0_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v000001d8ac178740_0, 0, 7;
    %fork TD_bench.test.RType, S_000001d8ac17b9c0;
    %join;
    %end;
S_000001d8ac17aa20 .scope task, "SType" "SType" 4 452, 4 452 0, S_000001d8ac010db0;
 .timescale 0 0;
v000001d8ac17c4e0_0 .var "funct3", 2 0;
v000001d8ac17c620_0 .var "imm", 31 0;
v000001d8ac17c6c0_0 .var "opcode", 6 0;
v000001d8ac17c800_0 .var "rs1", 4 0;
v000001d8ac17d340_0 .var "rs2", 4 0;
TD_bench.test.SType ;
    %load/vec4 v000001d8ac17c620_0;
    %parti/s 7, 5, 4;
    %load/vec4 v000001d8ac17d340_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001d8ac17c800_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001d8ac17c4e0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001d8ac17c620_0;
    %parti/s 5, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001d8ac17c6c0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001d8ac186280_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %store/vec4a v000001d8ac1813b0, 4, 0;
    %load/vec4 v000001d8ac186280_0;
    %addi 4, 0, 32;
    %store/vec4 v000001d8ac186280_0, 0, 32;
    %end;
S_000001d8ac17abb0 .scope task, "SUB" "SUB" 4 90, 4 90 0, S_000001d8ac010db0;
 .timescale 0 0;
v000001d8ac17c9e0_0 .var "rd", 4 0;
v000001d8ac17ca80_0 .var "rs1", 4 0;
v000001d8ac17cd00_0 .var "rs2", 4 0;
TD_bench.test.SUB ;
    %pushi/vec4 51, 0, 7;
    %store/vec4 v000001d8ac1787e0_0, 0, 7;
    %load/vec4 v000001d8ac17c9e0_0;
    %store/vec4 v000001d8ac178880_0, 0, 5;
    %load/vec4 v000001d8ac17ca80_0;
    %store/vec4 v000001d8ac178920_0, 0, 5;
    %load/vec4 v000001d8ac17cd00_0;
    %store/vec4 v000001d8ac1789c0_0, 0, 5;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001d8ac1784c0_0, 0, 3;
    %pushi/vec4 32, 0, 7;
    %store/vec4 v000001d8ac178740_0, 0, 7;
    %fork TD_bench.test.RType, S_000001d8ac17b9c0;
    %join;
    %end;
S_000001d8ac17ad40 .scope task, "SW" "SW" 4 488, 4 488 0, S_000001d8ac010db0;
 .timescale 0 0;
v000001d8ac17cbc0_0 .var "imm", 31 0;
v000001d8ac17cda0_0 .var "rs1", 4 0;
v000001d8ac17cee0_0 .var "rs2", 4 0;
TD_bench.test.SW ;
    %pushi/vec4 35, 0, 7;
    %store/vec4 v000001d8ac17c6c0_0, 0, 7;
    %load/vec4 v000001d8ac17cee0_0;
    %store/vec4 v000001d8ac17c800_0, 0, 5;
    %load/vec4 v000001d8ac17cda0_0;
    %store/vec4 v000001d8ac17d340_0, 0, 5;
    %load/vec4 v000001d8ac17cbc0_0;
    %store/vec4 v000001d8ac17c620_0, 0, 32;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000001d8ac17c4e0_0, 0, 3;
    %fork TD_bench.test.SType, S_000001d8ac17aa20;
    %join;
    %end;
S_000001d8ac17e400 .scope task, "UType" "UType" 4 369, 4 369 0, S_000001d8ac010db0;
 .timescale 0 0;
v000001d8ac17cf80_0 .var "imm", 31 0;
v000001d8ac17d0c0_0 .var "opcode", 6 0;
v000001d8ac17d160_0 .var "rd", 4 0;
TD_bench.test.UType ;
    %load/vec4 v000001d8ac17cf80_0;
    %parti/s 20, 12, 5;
    %load/vec4 v000001d8ac17d160_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001d8ac17d0c0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001d8ac186280_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %store/vec4a v000001d8ac1813b0, 4, 0;
    %load/vec4 v000001d8ac186280_0;
    %addi 4, 0, 32;
    %store/vec4 v000001d8ac186280_0, 0, 32;
    %end;
S_000001d8ac17f3a0 .scope task, "XOR" "XOR" 4 118, 4 118 0, S_000001d8ac010db0;
 .timescale 0 0;
v000001d8ac17d200_0 .var "rd", 4 0;
v000001d8ac182030_0 .var "rs1", 4 0;
v000001d8ac181e50_0 .var "rs2", 4 0;
TD_bench.test.XOR ;
    %pushi/vec4 51, 0, 7;
    %store/vec4 v000001d8ac1787e0_0, 0, 7;
    %load/vec4 v000001d8ac17d200_0;
    %store/vec4 v000001d8ac178880_0, 0, 5;
    %load/vec4 v000001d8ac182030_0;
    %store/vec4 v000001d8ac178920_0, 0, 5;
    %load/vec4 v000001d8ac181e50_0;
    %store/vec4 v000001d8ac1789c0_0, 0, 5;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v000001d8ac1784c0_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v000001d8ac178740_0, 0, 7;
    %fork TD_bench.test.RType, S_000001d8ac17b9c0;
    %join;
    %end;
S_000001d8ac17e720 .scope task, "XORI" "XORI" 4 199, 4 199 0, S_000001d8ac010db0;
 .timescale 0 0;
v000001d8ac181810_0 .var "imm", 31 0;
v000001d8ac181090_0 .var "rd", 4 0;
v000001d8ac180ff0_0 .var "rs1", 4 0;
TD_bench.test.XORI ;
    %pushi/vec4 19, 0, 7;
    %store/vec4 v000001d8ac171880_0, 0, 7;
    %load/vec4 v000001d8ac181090_0;
    %store/vec4 v000001d8ac178ec0_0, 0, 5;
    %load/vec4 v000001d8ac180ff0_0;
    %store/vec4 v000001d8ac177520_0, 0, 5;
    %load/vec4 v000001d8ac181810_0;
    %store/vec4 v000001d8ac1717e0_0, 0, 32;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v000001d8ac1716a0_0, 0, 3;
    %fork TD_bench.test.IType, S_000001d8ac1766a0;
    %join;
    %end;
S_000001d8ac17e270 .scope module, "bank" "registerBanks" 3 91, 3 217 0, S_000001d8ac010db0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 5 "rs1";
    .port_info 2 /INPUT 5 "rs2";
    .port_info 3 /INPUT 5 "rd";
    .port_info 4 /INPUT 1 "registerType";
    .port_info 5 /INPUT 1 "writeEnable";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "rs1Data";
    .port_info 8 /OUTPUT 32 "rs2Data";
v000001d8ac180f50_0 .net "CLK", 0 0, L_000001d8ac186500;  alias, 1 drivers
v000001d8ac181770_0 .var/i "i", 31 0;
v000001d8ac182350 .array "integerRegisters", 31 0, 31 0;
v000001d8ac180730_0 .net "rd", 4 0, L_000001d8ac1e05d0;  alias, 1 drivers
L_000001d8ac186bf0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001d8ac182170_0 .net "registerType", 0 0, L_000001d8ac186bf0;  1 drivers
v000001d8ac180eb0_0 .net "rs1", 4 0, L_000001d8ac1df270;  alias, 1 drivers
v000001d8ac180b90_0 .net "rs1Data", 31 0, v000001d8ac182210_0;  alias, 1 drivers
v000001d8ac182210_0 .var "rs1Out", 31 0;
v000001d8ac1823f0_0 .net "rs2", 4 0, L_000001d8ac1e0350;  alias, 1 drivers
v000001d8ac181ef0_0 .net "rs2Data", 31 0, v000001d8ac181bd0_0;  alias, 1 drivers
v000001d8ac181bd0_0 .var "rs2Out", 31 0;
v000001d8ac1816d0_0 .net8 "writeData", 31 0, RS_000001d8ac11a508;  alias, 2 drivers
v000001d8ac181630_0 .net "writeEnable", 0 0, L_000001d8ac018290;  alias, 1 drivers
E_000001d8ac108c80 .event posedge, v000001d8ac101a90_0;
S_000001d8ac17f530 .scope module, "compute" "ALU" 3 103, 3 165 0, S_000001d8ac010db0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "ALU";
    .port_info 1 /INPUT 5 "rs1";
    .port_info 2 /INPUT 5 "rs2";
    .port_info 3 /INPUT 32 "value1";
    .port_info 4 /INPUT 32 "value2";
    .port_info 5 /INPUT 3 "funct3";
    .port_info 6 /INPUT 7 "funct7";
    .port_info 7 /OUTPUT 32 "ALUresult";
v000001d8ac181f90_0 .net "ALU", 0 0, L_000001d8ac1df4f0;  alias, 1 drivers
v000001d8ac181b30_0 .net8 "ALUresult", 31 0, RS_000001d8ac11a508;  alias, 2 drivers
v000001d8ac180870_0 .net "funct3", 2 0, L_000001d8ac1dfd10;  alias, 1 drivers
v000001d8ac181130_0 .net "funct7", 6 0, L_000001d8ac1e0990;  alias, 1 drivers
v000001d8ac1818b0_0 .var "result", 31 0;
v000001d8ac1811d0_0 .net "rs1", 4 0, L_000001d8ac1df270;  alias, 1 drivers
v000001d8ac181950_0 .net "rs2", 4 0, L_000001d8ac1e0350;  alias, 1 drivers
v000001d8ac1819f0_0 .net "value1", 31 0, L_000001d8ac0181b0;  alias, 1 drivers
v000001d8ac181c70_0 .net "value2", 31 0, L_000001d8ac184c00;  alias, 1 drivers
E_000001d8ac109540/0 .event anyedge, v000001d8ac180870_0, v000001d8ac181f90_0, v000001d8ac181130_0, v000001d8ac1819f0_0;
E_000001d8ac109540/1 .event anyedge, v000001d8ac181c70_0, v000001d8ac1823f0_0;
E_000001d8ac109540 .event/or E_000001d8ac109540/0, E_000001d8ac109540/1;
S_000001d8ac17ed60 .scope task, "endASM" "endASM" 4 636, 4 636 0, S_000001d8ac010db0;
 .timescale 0 0;
TD_bench.test.endASM ;
    %end;
    .scope S_000001d8ac011440;
T_68 ;
    %pushi/vec4 0, 0, 19;
    %store/vec4 v000001d8ac1020d0_0, 0, 19;
    %end;
    .thread T_68;
    .scope S_000001d8ac011440;
T_69 ;
    %wait E_000001d8ac109140;
    %load/vec4 v000001d8ac1020d0_0;
    %addi 1, 0, 19;
    %assign/vec4 v000001d8ac1020d0_0, 0;
    %jmp T_69;
    .thread T_69;
    .scope S_000001d8ac17e270;
T_70 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001d8ac182210_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001d8ac181bd0_0, 0, 32;
    %end;
    .thread T_70;
    .scope S_000001d8ac17e270;
T_71 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001d8ac181770_0, 0, 32;
T_71.0 ;
    %load/vec4 v000001d8ac181770_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_71.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v000001d8ac181770_0;
    %store/vec4a v000001d8ac182350, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001d8ac181770_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v000001d8ac181770_0, 0, 32;
    %jmp T_71.0;
T_71.1 ;
    %end;
    .thread T_71;
    .scope S_000001d8ac17e270;
T_72 ;
    %wait E_000001d8ac108c80;
    %load/vec4 v000001d8ac182170_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_72.0, 4;
    %load/vec4 v000001d8ac181630_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_72.4, 9;
    %load/vec4 v000001d8ac180730_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_72.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_72.2, 8;
    %load/vec4 v000001d8ac1816d0_0;
    %load/vec4 v000001d8ac180730_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d8ac182350, 0, 4;
    %vpi_call 3 247 "$display", "%b", v000001d8ac1816d0_0 {0 0 0};
T_72.2 ;
    %load/vec4 v000001d8ac180eb0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001d8ac182350, 4;
    %assign/vec4 v000001d8ac182210_0, 0;
    %load/vec4 v000001d8ac1823f0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001d8ac182350, 4;
    %assign/vec4 v000001d8ac181bd0_0, 0;
T_72.0 ;
    %jmp T_72;
    .thread T_72;
    .scope S_000001d8ac17f530;
T_73 ;
    %wait E_000001d8ac109540;
    %load/vec4 v000001d8ac180870_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_73.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_73.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_73.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_73.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_73.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_73.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_73.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_73.7, 6;
    %jmp T_73.8;
T_73.0 ;
    %load/vec4 v000001d8ac181f90_0;
    %load/vec4 v000001d8ac181130_0;
    %parti/s 1, 5, 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_73.9, 8;
    %load/vec4 v000001d8ac1819f0_0;
    %load/vec4 v000001d8ac181c70_0;
    %sub;
    %jmp/1 T_73.10, 8;
T_73.9 ; End of true expr.
    %load/vec4 v000001d8ac1819f0_0;
    %load/vec4 v000001d8ac181c70_0;
    %add;
    %jmp/0 T_73.10, 8;
 ; End of false expr.
    %blend;
T_73.10;
    %store/vec4 v000001d8ac1818b0_0, 0, 32;
    %jmp T_73.8;
T_73.1 ;
    %load/vec4 v000001d8ac1819f0_0;
    %ix/getv 4, v000001d8ac181950_0;
    %shiftl 4;
    %store/vec4 v000001d8ac1818b0_0, 0, 32;
    %jmp T_73.8;
T_73.2 ;
    %load/vec4 v000001d8ac1819f0_0;
    %load/vec4 v000001d8ac181c70_0;
    %cmp/s;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v000001d8ac1818b0_0, 0, 32;
    %jmp T_73.8;
T_73.3 ;
    %load/vec4 v000001d8ac1819f0_0;
    %load/vec4 v000001d8ac181c70_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v000001d8ac1818b0_0, 0, 32;
    %jmp T_73.8;
T_73.4 ;
    %load/vec4 v000001d8ac1819f0_0;
    %load/vec4 v000001d8ac181c70_0;
    %xor;
    %store/vec4 v000001d8ac1818b0_0, 0, 32;
    %jmp T_73.8;
T_73.5 ;
    %load/vec4 v000001d8ac181130_0;
    %parti/s 1, 5, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_73.11, 4;
    %load/vec4 v000001d8ac1819f0_0;
    %ix/getv 4, v000001d8ac181950_0;
    %shiftr/s 4;
    %store/vec4 v000001d8ac1818b0_0, 0, 32;
    %jmp T_73.12;
T_73.11 ;
    %load/vec4 v000001d8ac1819f0_0;
    %ix/getv 4, v000001d8ac181950_0;
    %shiftr 4;
    %store/vec4 v000001d8ac1818b0_0, 0, 32;
T_73.12 ;
    %jmp T_73.8;
T_73.6 ;
    %load/vec4 v000001d8ac1819f0_0;
    %load/vec4 v000001d8ac181c70_0;
    %or;
    %store/vec4 v000001d8ac1818b0_0, 0, 32;
    %jmp T_73.8;
T_73.7 ;
    %load/vec4 v000001d8ac1819f0_0;
    %load/vec4 v000001d8ac181c70_0;
    %and;
    %store/vec4 v000001d8ac1818b0_0, 0, 32;
    %jmp T_73.8;
T_73.8 ;
    %pop/vec4 1;
    %jmp T_73;
    .thread T_73, $push;
    .scope S_000001d8ac010db0;
T_74 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001d8ac181db0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001d8ac180910_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001d8ac1861e0_0, 0, 3;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001d8ac184ac0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001d8ac182530_0, 0, 32;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v000001d8ac1807d0_0, 0, 32;
    %end;
    .thread T_74;
    .scope S_000001d8ac010db0;
T_75 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001d8ac186280_0, 0, 32;
    %end;
    .thread T_75;
    .scope S_000001d8ac010db0;
T_76 ;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v000001d8ac102030_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001d8ac101590_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001d8ac1019f0_0, 0, 5;
    %fork TD_bench.test.ADD, S_000001d8ac010f40;
    %join;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v000001d8ac101db0_0, 0, 5;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v000001d8ac101d10_0, 0, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000001d8ac101270_0, 0, 32;
    %fork TD_bench.test.ADDI, S_000001d8ac017860;
    %join;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001d8ac1778e0_0, 0, 5;
    %load/vec4 v000001d8ac1807d0_0;
    %store/vec4 v000001d8ac177160_0, 0, 32;
    %callf/vec4 TD_bench.test.LabelRef, S_000001d8ac175250;
    %store/vec4 v000001d8ac178ce0_0, 0, 32;
    %fork TD_bench.test.JAL, S_000001d8ac176510;
    %join;
    %fork TD_bench.test.EBREAK, S_000001d8ac175890;
    %join;
    %fork TD_bench.test.endASM, S_000001d8ac17ed60;
    %join;
    %end;
    .thread T_76;
    .scope S_000001d8ac010db0;
T_77 ;
    %wait E_000001d8ac108c80;
    %load/vec4 v000001d8ac1861e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_77.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_77.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_77.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_77.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_77.4, 6;
    %jmp T_77.5;
T_77.0 ;
    %load/vec4 v000001d8ac181db0_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %load/vec4a v000001d8ac1813b0, 4;
    %assign/vec4 v000001d8ac184ac0_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v000001d8ac1861e0_0, 0;
    %jmp T_77.5;
T_77.1 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v000001d8ac1861e0_0, 0;
    %jmp T_77.5;
T_77.2 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v000001d8ac1861e0_0, 0;
    %jmp T_77.5;
T_77.3 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v000001d8ac1861e0_0, 0;
    %jmp T_77.5;
T_77.4 ;
    %load/vec4 v000001d8ac1851a0_0;
    %assign/vec4 v000001d8ac181db0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001d8ac1861e0_0, 0;
    %jmp T_77.5;
T_77.5 ;
    %pop/vec4 1;
    %jmp T_77;
    .thread T_77;
    .scope S_000001d8ac010db0;
T_78 ;
    %wait E_000001d8ac108c80;
    %vpi_call 3 146 "$display", "PC=%0d", v000001d8ac181db0_0 {0 0 0};
    %jmp T_78;
    .thread T_78;
    .scope S_000001d8ac0112b0;
T_79 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001d8ac185100_0, 0, 32;
    %end;
    .thread T_79;
    .scope S_000001d8ac0112b0;
T_80 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d8ac185060_0, 0, 1;
T_80.0 ;
    %delay 1, 0;
    %load/vec4 v000001d8ac185060_0;
    %inv;
    %store/vec4 v000001d8ac185060_0, 0, 1;
    %load/vec4 v000001d8ac185ce0_0;
    %load/vec4 v000001d8ac185100_0;
    %cmp/ne;
    %jmp/0xz  T_80.1, 4;
    %vpi_call 2 33 "$display", "LEDS = %b", v000001d8ac185ce0_0 {0 0 0};
T_80.1 ;
    %load/vec4 v000001d8ac185ce0_0;
    %assign/vec4 v000001d8ac185100_0, 0;
    %jmp T_80.0;
    %end;
    .thread T_80;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "testbench.v";
    "././processor.v";
    "./../Tools/riscv_assembly.v";
