Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue Sep 12 14:48:32 2023
| Host         : LAPTOP-7BI1LFRR running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7z010
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     7 |
| Unused register locations in slices containing registers |    33 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            2 |
|      3 |            1 |
|      4 |            1 |
|     10 |            1 |
|    16+ |            2 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               3 |            2 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              40 |           18 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              12 |            5 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------+-------------------------------------+--------------------------------------+------------------+----------------+
|              Clock Signal              |            Enable Signal            |           Set/Reset Signal           | Slice Load Count | Bel Load Count |
+----------------------------------------+-------------------------------------+--------------------------------------+------------------+----------------+
|  sys_clk_IBUF_BUFG                     | mdio_set_inst/mdio_inst/mdc_i_1_n_0 | mdio_set_inst/mdio_inst/sys_rst_n    |                1 |              1 |
|  sys_clk_IBUF_BUFG                     | mdio_set_inst/mdio_set_end_flag     | mdio_set_inst/mdio_inst/sys_rst_n    |                1 |              1 |
|  mdio_set_inst/mdio_start_flag_reg_n_0 |                                     |                                      |                2 |              3 |
|  sys_clk_IBUF_BUFG                     |                                     | mdio_set_inst/mdio_inst/num_mdc_1    |                1 |              4 |
|  sys_clk_IBUF_BUFG                     | mdio_set_inst/mdio_inst/num_mdc     | mdio_set_inst/mdio_inst/num_mdc_1    |                3 |             10 |
|  sys_clk_IBUF_BUFG                     |                                     | mdio_set_inst/mdio_inst/sys_rst_n    |                8 |             16 |
|  sys_clk_IBUF_BUFG                     |                                     | key_filter_inst/cnt_20ms[19]_i_1_n_0 |                9 |             20 |
+----------------------------------------+-------------------------------------+--------------------------------------+------------------+----------------+


