/*
 * Copyright (C) 2023-2024 Intel Corporation. All rights reserved.
 *
 * SPDX-License-Identifier: BSD-3-Clause
 */

#ifndef __RISCV_SIFIVE_UNMACTCHED_H__
#define __RISCV_SIFIVE_UNMACTCHED_H__

#define BOARD_HV_RAM_START		0x90000000
#define BOARD_HV_RAM_SIZE		0x70000000

#define BOARD_HV_DEVICE_START		0x000000
#define BOARD_HV_DEVICE_SIZE		0x80000000


#define SOS_DEVICE_MMIO_START		0x8000000
#define SOS_DEVICE_MMIO_SIZE		0x3000000

#define CONFIG_UART_BASE		0x10010000UL
#define CONFIG_UART_SIZE		0x100
#define CONFIG_PLIC_BASE		0x0C000000UL
#define CONFIG_PLIC_SIZE		0x04000000
#define CONFIG_CLINT_BASE		0x02000000UL
#define CONFIG_CLINT_TM_BASE		0x02004000UL
#define CONFIG_CLINT_SIZE		0x10000
#define CONFIG_BSP_CPU_ID		1
#define CONFIG_NR_CPUS			5
#define CONFIG_MAX_VCPU			2
#define CONFIG_SOS_MEM_START		0x81000000
#define CONFIG_SOS_MEM_SIZE		0x100000000
#define CONFIG_SOS_DTB_BASE		0x58000000
#define CONFIG_SOS_DTB_SIZE		0x200000

#define CONFIG_UOS_MEM_START		0x20000000
#define CONFIG_UOS_MEM_SIZE		0x40000000
#define CONFIG_UOS_DTB_BASE		0x58000000
#define CONFIG_UOS_DTB_SIZE		0x200000
#define CONFIG_PHY_UART_IRQ		33

#endif /* __RISCV_SIFIVE_UNMACTCHED_H__ */
