// Seed: 1397631849
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  output wand id_1;
  logic id_6 = -1;
  logic id_7;
  wire [-1 'h0 : -1] id_8;
  assign id_1 = id_6 - -1;
endmodule
module module_1 (
    id_1,
    id_2
);
  output wire id_2;
  input wire id_1;
  wire id_3;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3,
      id_3
  );
  logic [(  -1  ) : 1] id_4;
endmodule
