Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sun Nov 24 23:17:47 2024
| Host         : DESKTOP-PFRE25G running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file send_char_timing_summary_routed.rpt -pb send_char_timing_summary_routed.pb -rpx send_char_timing_summary_routed.rpx -warn_on_violation
| Design       : send_char
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (8)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (16)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (8)
------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: U_button_detector/r_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (16)
-------------------------------------------------
 There are 16 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.464        0.000                      0                   43        0.226        0.000                      0                   43        4.500        0.000                       0                    41  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.464        0.000                      0                   43        0.226        0.000                      0                   43        4.500        0.000                       0                    41  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.464ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.226ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.464ns  (required time - arrival time)
  Source:                 U_button_detector/r_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_button_detector/r_counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.552ns  (logic 2.067ns (58.199%)  route 1.485ns (41.801%))
  Logic Levels:           5  (CARRY4=4 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.634     5.155    U_button_detector/CLK
    SLICE_X5Y42          FDCE                                         r  U_button_detector/r_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y42          FDCE (Prop_fdce_C_Q)         0.419     5.574 r  U_button_detector/r_counter_reg[0]/Q
                         net (fo=3, routed)           0.670     6.244    U_button_detector/r_counter[0]
    SLICE_X4Y41          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.755     6.999 r  U_button_detector/r_counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.999    U_button_detector/r_counter0_carry_n_0
    SLICE_X4Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.113 r  U_button_detector/r_counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.113    U_button_detector/r_counter0_carry__0_n_0
    SLICE_X4Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.227 r  U_button_detector/r_counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.227    U_button_detector/r_counter0_carry__1_n_0
    SLICE_X4Y44          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.561 r  U_button_detector/r_counter0_carry__2/O[1]
                         net (fo=1, routed)           0.814     8.376    U_button_detector/data0[14]
    SLICE_X5Y43          LUT5 (Prop_lut5_I4_O)        0.331     8.707 r  U_button_detector/r_counter[14]_i_1/O
                         net (fo=1, routed)           0.000     8.707    U_button_detector/r_counter_0[14]
    SLICE_X5Y43          FDCE                                         r  U_button_detector/r_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.517    14.858    U_button_detector/CLK
    SLICE_X5Y43          FDCE                                         r  U_button_detector/r_counter_reg[14]/C
                         clock pessimism              0.273    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X5Y43          FDCE (Setup_fdce_C_D)        0.075    15.171    U_button_detector/r_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         15.171    
                         arrival time                          -8.707    
  -------------------------------------------------------------------
                         slack                                  6.464    

Slack (MET) :             6.496ns  (required time - arrival time)
  Source:                 U_button_detector/r_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_button_detector/r_counter_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.498ns  (logic 2.021ns (57.783%)  route 1.477ns (42.217%))
  Logic Levels:           5  (CARRY4=4 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.634     5.155    U_button_detector/CLK
    SLICE_X5Y42          FDCE                                         r  U_button_detector/r_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y42          FDCE (Prop_fdce_C_Q)         0.419     5.574 r  U_button_detector/r_counter_reg[0]/Q
                         net (fo=3, routed)           0.670     6.244    U_button_detector/r_counter[0]
    SLICE_X4Y41          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.755     6.999 r  U_button_detector/r_counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.999    U_button_detector/r_counter0_carry_n_0
    SLICE_X4Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.113 r  U_button_detector/r_counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.113    U_button_detector/r_counter0_carry__0_n_0
    SLICE_X4Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.227 r  U_button_detector/r_counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.227    U_button_detector/r_counter0_carry__1_n_0
    SLICE_X4Y44          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.540 r  U_button_detector/r_counter0_carry__2/O[3]
                         net (fo=1, routed)           0.806     8.347    U_button_detector/data0[16]
    SLICE_X5Y42          LUT5 (Prop_lut5_I4_O)        0.306     8.653 r  U_button_detector/r_counter[16]_i_1/O
                         net (fo=1, routed)           0.000     8.653    U_button_detector/r_counter_0[16]
    SLICE_X5Y42          FDCE                                         r  U_button_detector/r_counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.516    14.857    U_button_detector/CLK
    SLICE_X5Y42          FDCE                                         r  U_button_detector/r_counter_reg[16]/C
                         clock pessimism              0.298    15.155    
                         clock uncertainty           -0.035    15.120    
    SLICE_X5Y42          FDCE (Setup_fdce_C_D)        0.029    15.149    U_button_detector/r_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         15.149    
                         arrival time                          -8.653    
  -------------------------------------------------------------------
                         slack                                  6.496    

Slack (MET) :             6.622ns  (required time - arrival time)
  Source:                 U_button_detector/r_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_button_detector/r_counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.396ns  (logic 1.793ns (52.791%)  route 1.603ns (47.209%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.634     5.155    U_button_detector/CLK
    SLICE_X5Y42          FDCE                                         r  U_button_detector/r_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y42          FDCE (Prop_fdce_C_Q)         0.419     5.574 r  U_button_detector/r_counter_reg[0]/Q
                         net (fo=3, routed)           0.670     6.244    U_button_detector/r_counter[0]
    SLICE_X4Y41          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.755     6.999 r  U_button_detector/r_counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.999    U_button_detector/r_counter0_carry_n_0
    SLICE_X4Y42          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.312 r  U_button_detector/r_counter0_carry__0/O[3]
                         net (fo=1, routed)           0.933     8.246    U_button_detector/data0[8]
    SLICE_X6Y42          LUT5 (Prop_lut5_I4_O)        0.306     8.552 r  U_button_detector/r_counter[8]_i_1__0/O
                         net (fo=1, routed)           0.000     8.552    U_button_detector/r_counter_0[8]
    SLICE_X6Y42          FDCE                                         r  U_button_detector/r_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.516    14.857    U_button_detector/CLK
    SLICE_X6Y42          FDCE                                         r  U_button_detector/r_counter_reg[8]/C
                         clock pessimism              0.273    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X6Y42          FDCE (Setup_fdce_C_D)        0.079    15.174    U_button_detector/r_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         15.174    
                         arrival time                          -8.552    
  -------------------------------------------------------------------
                         slack                                  6.622    

Slack (MET) :             6.712ns  (required time - arrival time)
  Source:                 U_uart/U_baudrate_generator/r_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_uart/U_baudrate_generator/r_tick_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.080ns  (logic 0.842ns (27.341%)  route 2.238ns (72.659%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.625     5.146    U_uart/U_baudrate_generator/CLK
    SLICE_X0Y57          FDCE                                         r  U_uart/U_baudrate_generator/r_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y57          FDCE (Prop_fdce_C_Q)         0.419     5.565 f  U_uart/U_baudrate_generator/r_counter_reg[8]/Q
                         net (fo=3, routed)           0.874     6.438    U_uart/U_baudrate_generator/r_counter_reg_n_0_[8]
    SLICE_X0Y58          LUT6 (Prop_lut6_I1_O)        0.299     6.737 f  U_uart/U_baudrate_generator/r_counter[0]_i_2/O
                         net (fo=2, routed)           0.430     7.167    U_uart/U_baudrate_generator/r_counter[0]_i_2_n_0
    SLICE_X0Y57          LUT5 (Prop_lut5_I1_O)        0.124     7.291 r  U_uart/U_baudrate_generator/r_counter[9]_i_2/O
                         net (fo=5, routed)           0.934     8.225    U_uart/U_baudrate_generator/r_tick
    SLICE_X0Y44          FDCE                                         r  U_uart/U_baudrate_generator/r_tick_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.519    14.860    U_uart/U_baudrate_generator/CLK
    SLICE_X0Y44          FDCE                                         r  U_uart/U_baudrate_generator/r_tick_reg/C
                         clock pessimism              0.180    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X0Y44          FDCE (Setup_fdce_C_D)       -0.067    14.938    U_uart/U_baudrate_generator/r_tick_reg
  -------------------------------------------------------------------
                         required time                         14.938    
                         arrival time                          -8.225    
  -------------------------------------------------------------------
                         slack                                  6.712    

Slack (MET) :             6.753ns  (required time - arrival time)
  Source:                 U_button_detector/r_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_button_detector/r_counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.267ns  (logic 1.943ns (59.479%)  route 1.324ns (40.521%))
  Logic Levels:           5  (CARRY4=4 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.634     5.155    U_button_detector/CLK
    SLICE_X5Y42          FDCE                                         r  U_button_detector/r_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y42          FDCE (Prop_fdce_C_Q)         0.419     5.574 r  U_button_detector/r_counter_reg[0]/Q
                         net (fo=3, routed)           0.670     6.244    U_button_detector/r_counter[0]
    SLICE_X4Y41          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.755     6.999 r  U_button_detector/r_counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.999    U_button_detector/r_counter0_carry_n_0
    SLICE_X4Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.113 r  U_button_detector/r_counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.113    U_button_detector/r_counter0_carry__0_n_0
    SLICE_X4Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.227 r  U_button_detector/r_counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.227    U_button_detector/r_counter0_carry__1_n_0
    SLICE_X4Y44          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.466 r  U_button_detector/r_counter0_carry__2/O[2]
                         net (fo=1, routed)           0.654     8.120    U_button_detector/data0[15]
    SLICE_X6Y43          LUT5 (Prop_lut5_I4_O)        0.302     8.422 r  U_button_detector/r_counter[15]_i_1/O
                         net (fo=1, routed)           0.000     8.422    U_button_detector/r_counter_0[15]
    SLICE_X6Y43          FDCE                                         r  U_button_detector/r_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.517    14.858    U_button_detector/CLK
    SLICE_X6Y43          FDCE                                         r  U_button_detector/r_counter_reg[15]/C
                         clock pessimism              0.273    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X6Y43          FDCE (Setup_fdce_C_D)        0.079    15.175    U_button_detector/r_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         15.175    
                         arrival time                          -8.422    
  -------------------------------------------------------------------
                         slack                                  6.753    

Slack (MET) :             6.785ns  (required time - arrival time)
  Source:                 U_button_detector/r_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_button_detector/r_counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.236ns  (logic 1.907ns (58.926%)  route 1.329ns (41.074%))
  Logic Levels:           4  (CARRY4=3 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.634     5.155    U_button_detector/CLK
    SLICE_X5Y42          FDCE                                         r  U_button_detector/r_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y42          FDCE (Prop_fdce_C_Q)         0.419     5.574 r  U_button_detector/r_counter_reg[0]/Q
                         net (fo=3, routed)           0.670     6.244    U_button_detector/r_counter[0]
    SLICE_X4Y41          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.755     6.999 r  U_button_detector/r_counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.999    U_button_detector/r_counter0_carry_n_0
    SLICE_X4Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.113 r  U_button_detector/r_counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.113    U_button_detector/r_counter0_carry__0_n_0
    SLICE_X4Y43          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.426 r  U_button_detector/r_counter0_carry__1/O[3]
                         net (fo=1, routed)           0.659     8.086    U_button_detector/data0[12]
    SLICE_X6Y43          LUT5 (Prop_lut5_I4_O)        0.306     8.392 r  U_button_detector/r_counter[12]_i_1/O
                         net (fo=1, routed)           0.000     8.392    U_button_detector/r_counter_0[12]
    SLICE_X6Y43          FDCE                                         r  U_button_detector/r_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.517    14.858    U_button_detector/CLK
    SLICE_X6Y43          FDCE                                         r  U_button_detector/r_counter_reg[12]/C
                         clock pessimism              0.273    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X6Y43          FDCE (Setup_fdce_C_D)        0.081    15.177    U_button_detector/r_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         15.177    
                         arrival time                          -8.392    
  -------------------------------------------------------------------
                         slack                                  6.785    

Slack (MET) :             6.808ns  (required time - arrival time)
  Source:                 U_uart/U_transmitter/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_uart/U_transmitter/bit_count_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.163ns  (logic 1.192ns (37.690%)  route 1.971ns (62.310%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.638     5.159    U_uart/U_transmitter/CLK
    SLICE_X1Y43          FDCE                                         r  U_uart/U_transmitter/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y43          FDCE (Prop_fdce_C_Q)         0.419     5.578 f  U_uart/U_transmitter/FSM_sequential_state_reg[1]/Q
                         net (fo=14, routed)          0.846     6.424    U_uart/U_transmitter/FSM_sequential_state_reg[1]_1
    SLICE_X2Y43          LUT2 (Prop_lut2_I0_O)        0.321     6.745 r  U_uart/U_transmitter/FSM_sequential_state[1]_i_3/O
                         net (fo=2, routed)           0.484     7.229    U_uart/U_transmitter/FSM_sequential_state_reg[1]_0
    SLICE_X2Y43          LUT6 (Prop_lut6_I3_O)        0.328     7.557 r  U_uart/U_transmitter/bit_count_reg[2]_i_2/O
                         net (fo=3, routed)           0.641     8.198    U_uart/U_transmitter/bit_count_next
    SLICE_X1Y44          LUT4 (Prop_lut4_I2_O)        0.124     8.322 r  U_uart/U_transmitter/bit_count_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     8.322    U_uart/U_transmitter/bit_count_reg[1]_i_1_n_0
    SLICE_X1Y44          FDCE                                         r  U_uart/U_transmitter/bit_count_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.519    14.860    U_uart/U_transmitter/CLK
    SLICE_X1Y44          FDCE                                         r  U_uart/U_transmitter/bit_count_reg_reg[1]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X1Y44          FDCE (Setup_fdce_C_D)        0.031    15.130    U_uart/U_transmitter/bit_count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         15.130    
                         arrival time                          -8.322    
  -------------------------------------------------------------------
                         slack                                  6.808    

Slack (MET) :             6.824ns  (required time - arrival time)
  Source:                 U_uart/U_transmitter/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_uart/U_transmitter/bit_count_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.191ns  (logic 1.220ns (38.237%)  route 1.971ns (61.763%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.638     5.159    U_uart/U_transmitter/CLK
    SLICE_X1Y43          FDCE                                         r  U_uart/U_transmitter/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y43          FDCE (Prop_fdce_C_Q)         0.419     5.578 f  U_uart/U_transmitter/FSM_sequential_state_reg[1]/Q
                         net (fo=14, routed)          0.846     6.424    U_uart/U_transmitter/FSM_sequential_state_reg[1]_1
    SLICE_X2Y43          LUT2 (Prop_lut2_I0_O)        0.321     6.745 r  U_uart/U_transmitter/FSM_sequential_state[1]_i_3/O
                         net (fo=2, routed)           0.484     7.229    U_uart/U_transmitter/FSM_sequential_state_reg[1]_0
    SLICE_X2Y43          LUT6 (Prop_lut6_I3_O)        0.328     7.557 r  U_uart/U_transmitter/bit_count_reg[2]_i_2/O
                         net (fo=3, routed)           0.641     8.198    U_uart/U_transmitter/bit_count_next
    SLICE_X1Y44          LUT5 (Prop_lut5_I3_O)        0.152     8.350 r  U_uart/U_transmitter/bit_count_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     8.350    U_uart/U_transmitter/bit_count_reg[2]_i_1_n_0
    SLICE_X1Y44          FDCE                                         r  U_uart/U_transmitter/bit_count_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.519    14.860    U_uart/U_transmitter/CLK
    SLICE_X1Y44          FDCE                                         r  U_uart/U_transmitter/bit_count_reg_reg[2]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X1Y44          FDCE (Setup_fdce_C_D)        0.075    15.174    U_uart/U_transmitter/bit_count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         15.174    
                         arrival time                          -8.350    
  -------------------------------------------------------------------
                         slack                                  6.824    

Slack (MET) :             6.836ns  (required time - arrival time)
  Source:                 U_button_detector/r_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_button_detector/r_counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.181ns  (logic 1.695ns (53.286%)  route 1.486ns (46.714%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.634     5.155    U_button_detector/CLK
    SLICE_X5Y42          FDCE                                         r  U_button_detector/r_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y42          FDCE (Prop_fdce_C_Q)         0.419     5.574 r  U_button_detector/r_counter_reg[0]/Q
                         net (fo=3, routed)           0.670     6.244    U_button_detector/r_counter[0]
    SLICE_X4Y41          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.755     6.999 r  U_button_detector/r_counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.999    U_button_detector/r_counter0_carry_n_0
    SLICE_X4Y42          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.221 r  U_button_detector/r_counter0_carry__0/O[0]
                         net (fo=1, routed)           0.816     8.037    U_button_detector/data0[5]
    SLICE_X6Y42          LUT5 (Prop_lut5_I4_O)        0.299     8.336 r  U_button_detector/r_counter[5]_i_1__0/O
                         net (fo=1, routed)           0.000     8.336    U_button_detector/r_counter_0[5]
    SLICE_X6Y42          FDCE                                         r  U_button_detector/r_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.516    14.857    U_button_detector/CLK
    SLICE_X6Y42          FDCE                                         r  U_button_detector/r_counter_reg[5]/C
                         clock pessimism              0.273    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X6Y42          FDCE (Setup_fdce_C_D)        0.077    15.172    U_button_detector/r_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         15.172    
                         arrival time                          -8.336    
  -------------------------------------------------------------------
                         slack                                  6.836    

Slack (MET) :             6.863ns  (required time - arrival time)
  Source:                 U_button_detector/r_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_button_detector/r_counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.133ns  (logic 1.809ns (57.741%)  route 1.324ns (42.258%))
  Logic Levels:           4  (CARRY4=3 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.634     5.155    U_button_detector/CLK
    SLICE_X5Y42          FDCE                                         r  U_button_detector/r_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y42          FDCE (Prop_fdce_C_Q)         0.419     5.574 r  U_button_detector/r_counter_reg[0]/Q
                         net (fo=3, routed)           0.670     6.244    U_button_detector/r_counter[0]
    SLICE_X4Y41          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.755     6.999 r  U_button_detector/r_counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.999    U_button_detector/r_counter0_carry_n_0
    SLICE_X4Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.113 r  U_button_detector/r_counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.113    U_button_detector/r_counter0_carry__0_n_0
    SLICE_X4Y43          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.335 r  U_button_detector/r_counter0_carry__1/O[0]
                         net (fo=1, routed)           0.654     7.989    U_button_detector/data0[9]
    SLICE_X5Y42          LUT5 (Prop_lut5_I4_O)        0.299     8.288 r  U_button_detector/r_counter[9]_i_1__0/O
                         net (fo=1, routed)           0.000     8.288    U_button_detector/r_counter_0[9]
    SLICE_X5Y42          FDCE                                         r  U_button_detector/r_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.516    14.857    U_button_detector/CLK
    SLICE_X5Y42          FDCE                                         r  U_button_detector/r_counter_reg[9]/C
                         clock pessimism              0.298    15.155    
                         clock uncertainty           -0.035    15.120    
    SLICE_X5Y42          FDCE (Setup_fdce_C_D)        0.031    15.151    U_button_detector/r_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         15.151    
                         arrival time                          -8.288    
  -------------------------------------------------------------------
                         slack                                  6.863    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 U_uart/U_baudrate_generator/r_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_uart/U_baudrate_generator/r_counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.227ns (71.456%)  route 0.091ns (28.544%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.592     1.475    U_uart/U_baudrate_generator/CLK
    SLICE_X0Y59          FDCE                                         r  U_uart/U_baudrate_generator/r_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y59          FDCE (Prop_fdce_C_Q)         0.128     1.603 r  U_uart/U_baudrate_generator/r_counter_reg[4]/Q
                         net (fo=5, routed)           0.091     1.694    U_uart/U_baudrate_generator/r_counter_reg_n_0_[4]
    SLICE_X0Y59          LUT6 (Prop_lut6_I4_O)        0.099     1.793 r  U_uart/U_baudrate_generator/r_counter[5]_i_1/O
                         net (fo=1, routed)           0.000     1.793    U_uart/U_baudrate_generator/r_counter[5]
    SLICE_X0Y59          FDCE                                         r  U_uart/U_baudrate_generator/r_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.862     1.990    U_uart/U_baudrate_generator/CLK
    SLICE_X0Y59          FDCE                                         r  U_uart/U_baudrate_generator/r_counter_reg[5]/C
                         clock pessimism             -0.515     1.475    
    SLICE_X0Y59          FDCE (Hold_fdce_C_D)         0.092     1.567    U_uart/U_baudrate_generator/r_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 U_uart/U_transmitter/tick_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_uart/U_transmitter/tick_count_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.209ns (58.470%)  route 0.148ns (41.530%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.595     1.478    U_uart/U_transmitter/CLK
    SLICE_X2Y44          FDCE                                         r  U_uart/U_transmitter/tick_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y44          FDCE (Prop_fdce_C_Q)         0.164     1.642 f  U_uart/U_transmitter/tick_count_reg_reg[0]/Q
                         net (fo=5, routed)           0.148     1.791    U_uart/U_transmitter/tick_count_reg[0]
    SLICE_X2Y44          LUT3 (Prop_lut3_I0_O)        0.045     1.836 r  U_uart/U_transmitter/tick_count_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.836    U_uart/U_transmitter/tick_count_reg[0]_i_1_n_0
    SLICE_X2Y44          FDCE                                         r  U_uart/U_transmitter/tick_count_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.866     1.993    U_uart/U_transmitter/CLK
    SLICE_X2Y44          FDCE                                         r  U_uart/U_transmitter/tick_count_reg_reg[0]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X2Y44          FDCE (Hold_fdce_C_D)         0.121     1.599    U_uart/U_transmitter/tick_count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 U_uart/U_baudrate_generator/r_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_uart/U_baudrate_generator/r_counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.189ns (50.028%)  route 0.189ns (49.972%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.592     1.475    U_uart/U_baudrate_generator/CLK
    SLICE_X0Y58          FDCE                                         r  U_uart/U_baudrate_generator/r_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y58          FDCE (Prop_fdce_C_Q)         0.141     1.616 r  U_uart/U_baudrate_generator/r_counter_reg[1]/Q
                         net (fo=7, routed)           0.189     1.805    U_uart/U_baudrate_generator/r_counter_reg_n_0_[1]
    SLICE_X0Y59          LUT5 (Prop_lut5_I3_O)        0.048     1.853 r  U_uart/U_baudrate_generator/r_counter[4]_i_1/O
                         net (fo=1, routed)           0.000     1.853    U_uart/U_baudrate_generator/r_counter[4]
    SLICE_X0Y59          FDCE                                         r  U_uart/U_baudrate_generator/r_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.862     1.990    U_uart/U_baudrate_generator/CLK
    SLICE_X0Y59          FDCE                                         r  U_uart/U_baudrate_generator/r_counter_reg[4]/C
                         clock pessimism             -0.499     1.491    
    SLICE_X0Y59          FDCE (Hold_fdce_C_D)         0.107     1.598    U_uart/U_baudrate_generator/r_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 U_uart/U_transmitter/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_uart/U_transmitter/tick_count_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.186ns (46.495%)  route 0.214ns (53.505%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.595     1.478    U_uart/U_transmitter/CLK
    SLICE_X1Y43          FDCE                                         r  U_uart/U_transmitter/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y43          FDCE (Prop_fdce_C_Q)         0.141     1.619 r  U_uart/U_transmitter/FSM_sequential_state_reg[0]/Q
                         net (fo=11, routed)          0.214     1.833    U_uart/U_transmitter/FSM_sequential_state_reg[0]_0
    SLICE_X2Y44          LUT6 (Prop_lut6_I0_O)        0.045     1.878 r  U_uart/U_transmitter/tick_count_reg[3]_i_2/O
                         net (fo=1, routed)           0.000     1.878    U_uart/U_transmitter/tick_count_reg[3]_i_2_n_0
    SLICE_X2Y44          FDCE                                         r  U_uart/U_transmitter/tick_count_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.866     1.993    U_uart/U_transmitter/CLK
    SLICE_X2Y44          FDCE                                         r  U_uart/U_transmitter/tick_count_reg_reg[3]/C
                         clock pessimism             -0.499     1.494    
    SLICE_X2Y44          FDCE (Hold_fdce_C_D)         0.121     1.615    U_uart/U_transmitter/tick_count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 U_uart/U_baudrate_generator/r_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_uart/U_baudrate_generator/r_counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.186ns (49.628%)  route 0.189ns (50.372%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.592     1.475    U_uart/U_baudrate_generator/CLK
    SLICE_X0Y58          FDCE                                         r  U_uart/U_baudrate_generator/r_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y58          FDCE (Prop_fdce_C_Q)         0.141     1.616 r  U_uart/U_baudrate_generator/r_counter_reg[1]/Q
                         net (fo=7, routed)           0.189     1.805    U_uart/U_baudrate_generator/r_counter_reg_n_0_[1]
    SLICE_X0Y59          LUT3 (Prop_lut3_I2_O)        0.045     1.850 r  U_uart/U_baudrate_generator/r_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     1.850    U_uart/U_baudrate_generator/r_counter[2]
    SLICE_X0Y59          FDCE                                         r  U_uart/U_baudrate_generator/r_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.862     1.990    U_uart/U_baudrate_generator/CLK
    SLICE_X0Y59          FDCE                                         r  U_uart/U_baudrate_generator/r_counter_reg[2]/C
                         clock pessimism             -0.499     1.491    
    SLICE_X0Y59          FDCE (Hold_fdce_C_D)         0.091     1.582    U_uart/U_baudrate_generator/r_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 U_uart/U_baudrate_generator/r_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_uart/U_baudrate_generator/r_counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.183ns (48.175%)  route 0.197ns (51.825%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.592     1.475    U_uart/U_baudrate_generator/CLK
    SLICE_X0Y58          FDCE                                         r  U_uart/U_baudrate_generator/r_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y58          FDCE (Prop_fdce_C_Q)         0.141     1.616 r  U_uart/U_baudrate_generator/r_counter_reg[1]/Q
                         net (fo=7, routed)           0.197     1.813    U_uart/U_baudrate_generator/r_counter_reg_n_0_[1]
    SLICE_X0Y58          LUT5 (Prop_lut5_I1_O)        0.042     1.855 r  U_uart/U_baudrate_generator/r_counter[3]_i_1/O
                         net (fo=1, routed)           0.000     1.855    U_uart/U_baudrate_generator/r_counter[3]
    SLICE_X0Y58          FDCE                                         r  U_uart/U_baudrate_generator/r_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.862     1.990    U_uart/U_baudrate_generator/CLK
    SLICE_X0Y58          FDCE                                         r  U_uart/U_baudrate_generator/r_counter_reg[3]/C
                         clock pessimism             -0.515     1.475    
    SLICE_X0Y58          FDCE (Hold_fdce_C_D)         0.107     1.582    U_uart/U_baudrate_generator/r_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 U_uart/U_baudrate_generator/r_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_uart/U_baudrate_generator/r_counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.165%)  route 0.185ns (49.835%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.592     1.475    U_uart/U_baudrate_generator/CLK
    SLICE_X0Y57          FDCE                                         r  U_uart/U_baudrate_generator/r_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y57          FDCE (Prop_fdce_C_Q)         0.141     1.616 r  U_uart/U_baudrate_generator/r_counter_reg[7]/Q
                         net (fo=5, routed)           0.185     1.801    U_uart/U_baudrate_generator/r_counter_reg_n_0_[7]
    SLICE_X0Y57          LUT6 (Prop_lut6_I4_O)        0.045     1.846 r  U_uart/U_baudrate_generator/r_counter[9]_i_1/O
                         net (fo=1, routed)           0.000     1.846    U_uart/U_baudrate_generator/r_counter[9]
    SLICE_X0Y57          FDCE                                         r  U_uart/U_baudrate_generator/r_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.862     1.990    U_uart/U_baudrate_generator/CLK
    SLICE_X0Y57          FDCE                                         r  U_uart/U_baudrate_generator/r_counter_reg[9]/C
                         clock pessimism             -0.515     1.475    
    SLICE_X0Y57          FDCE (Hold_fdce_C_D)         0.092     1.567    U_uart/U_baudrate_generator/r_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 U_uart/U_baudrate_generator/r_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_uart/U_baudrate_generator/r_counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.581%)  route 0.197ns (51.419%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.592     1.475    U_uart/U_baudrate_generator/CLK
    SLICE_X0Y58          FDCE                                         r  U_uart/U_baudrate_generator/r_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y58          FDCE (Prop_fdce_C_Q)         0.141     1.616 r  U_uart/U_baudrate_generator/r_counter_reg[1]/Q
                         net (fo=7, routed)           0.197     1.813    U_uart/U_baudrate_generator/r_counter_reg_n_0_[1]
    SLICE_X0Y58          LUT3 (Prop_lut3_I1_O)        0.045     1.858 r  U_uart/U_baudrate_generator/r_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     1.858    U_uart/U_baudrate_generator/r_counter[1]
    SLICE_X0Y58          FDCE                                         r  U_uart/U_baudrate_generator/r_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.862     1.990    U_uart/U_baudrate_generator/CLK
    SLICE_X0Y58          FDCE                                         r  U_uart/U_baudrate_generator/r_counter_reg[1]/C
                         clock pessimism             -0.515     1.475    
    SLICE_X0Y58          FDCE (Hold_fdce_C_D)         0.091     1.566    U_uart/U_baudrate_generator/r_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 U_uart/U_transmitter/tick_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_uart/U_transmitter/tick_count_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.249ns (58.570%)  route 0.176ns (41.430%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.595     1.478    U_uart/U_transmitter/CLK
    SLICE_X2Y44          FDCE                                         r  U_uart/U_transmitter/tick_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y44          FDCE (Prop_fdce_C_Q)         0.148     1.626 r  U_uart/U_transmitter/tick_count_reg_reg[2]/Q
                         net (fo=3, routed)           0.176     1.802    U_uart/U_transmitter/tick_count_reg[2]
    SLICE_X2Y44          LUT5 (Prop_lut5_I4_O)        0.101     1.903 r  U_uart/U_transmitter/tick_count_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.903    U_uart/U_transmitter/tick_count_reg[2]_i_1_n_0
    SLICE_X2Y44          FDCE                                         r  U_uart/U_transmitter/tick_count_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.866     1.993    U_uart/U_transmitter/CLK
    SLICE_X2Y44          FDCE                                         r  U_uart/U_transmitter/tick_count_reg_reg[2]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X2Y44          FDCE (Hold_fdce_C_D)         0.131     1.609    U_uart/U_transmitter/tick_count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 U_uart/U_transmitter/bit_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_uart/U_transmitter/bit_count_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.184ns (44.444%)  route 0.230ns (55.556%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.595     1.478    U_uart/U_transmitter/CLK
    SLICE_X1Y44          FDCE                                         r  U_uart/U_transmitter/bit_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y44          FDCE (Prop_fdce_C_Q)         0.141     1.619 r  U_uart/U_transmitter/bit_count_reg_reg[1]/Q
                         net (fo=3, routed)           0.230     1.849    U_uart/U_transmitter/sel0[1]
    SLICE_X1Y44          LUT5 (Prop_lut5_I1_O)        0.043     1.892 r  U_uart/U_transmitter/bit_count_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.892    U_uart/U_transmitter/bit_count_reg[2]_i_1_n_0
    SLICE_X1Y44          FDCE                                         r  U_uart/U_transmitter/bit_count_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.866     1.993    U_uart/U_transmitter/CLK
    SLICE_X1Y44          FDCE                                         r  U_uart/U_transmitter/bit_count_reg_reg[2]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X1Y44          FDCE (Hold_fdce_C_D)         0.107     1.585    U_uart/U_transmitter/bit_count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.307    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y43    U_button_detector/edge_reg_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y43    U_button_detector/r_clk_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y42    U_button_detector/r_counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y43    U_button_detector/r_counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y43    U_button_detector/r_counter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y43    U_button_detector/r_counter_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y43    U_button_detector/r_counter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y43    U_button_detector/r_counter_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y43    U_button_detector/r_counter_reg[15]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y43    U_button_detector/r_clk_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y42    U_button_detector/r_counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y43    U_button_detector/r_counter_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y43    U_button_detector/r_counter_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y43    U_button_detector/r_counter_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y43    U_button_detector/r_counter_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y43    U_button_detector/r_counter_reg[14]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y43    U_button_detector/r_counter_reg[15]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y42    U_button_detector/r_counter_reg[16]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y41    U_button_detector/r_counter_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y43    U_button_detector/edge_reg_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y57    U_uart/U_baudrate_generator/r_counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y58    U_uart/U_baudrate_generator/r_counter_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y58    U_uart/U_baudrate_generator/r_counter_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y58    U_uart/U_baudrate_generator/r_counter_reg[6]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y57    U_uart/U_baudrate_generator/r_counter_reg[7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y57    U_uart/U_baudrate_generator/r_counter_reg[8]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y57    U_uart/U_baudrate_generator/r_counter_reg[9]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y44    U_uart/U_baudrate_generator/r_tick_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y43    U_uart/U_transmitter/FSM_sequential_state_reg[0]/C



