[%General]
%3Csource%3E=C:/Users/alans/Documents/GitHub/Apple-II_MiSTer/rtl/apple2_top.vhd
%3Cfilename%3E=C:/Users/alans/Documents/GitHub/Apple-II_MiSTer/rtl/newrtl/apple2_top.v
%3Cclass%3E=100
%3Cbasename%3E=apple2_top
%3Csubpkgs%3E=@Invalid()

[Data]
%3CgenericOrder%3E=@Invalid()
%3CportOrder%3E=clk_14m, clk_50m, reset_cold, reset_warm, cpu_type, cpu_wait, ram_we, ram_di, ram_do, ram_addr, ram_aux, hsync, vsync, hblank, vblank, r, g, b, screen_mode, ps2_key, joy, joy_an, mb_enabled, track, disk_ram_addr, disk_ram_di, disk_ram_do, disk_ram_we, disk_act, disk_track_addr, disk_fd_write_disk, disk_fd_read_disk, disk_fd_track_addr, disk_fd_data_in, disk_fd_data_out, hdd_sector, hdd_read, hdd_write, hdd_mounted, hdd_protect, hdd_ram_addr, hdd_ram_di, hdd_ram_do, hdd_ram_we, audio_l, audio_r, tape_in, uart_txd, uart_rxd, uart_rts, uart_cts, uart_dtr, uart_dsr
%3Clabel0%3E\category=113
%3Clabel0%3E\port=0
%3Clabel0%3E\alias=<label0>
a_ram\category=117
a_ram\port=0
a_ram\alias=a_ram
a_ram\type\Subtype\mark1=ieee::unsigned
a_ram\type\Subtype\mark2=ieee::unsigned
a_ram\type\Subtype\constraint\0\Range\dir=false
a_ram\type\Subtype\constraint\0\Range\left\Constant\value=17
a_ram\type\Subtype\constraint\0\Range\left\Constant\units=
a_ram\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
a_ram\type\Subtype\constraint\0\Range\right\Constant\value=0
a_ram\type\Subtype\constraint\0\Range\right\Constant\units=
a_ram\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
addr\category=117
addr\port=0
addr\alias=ADDR
addr\type\Subtype\mark1=ieee::unsigned
addr\type\Subtype\mark2=ieee::unsigned
addr\type\Subtype\constraint\0\Range\dir=false
addr\type\Subtype\constraint\0\Range\left\Constant\value=15
addr\type\Subtype\constraint\0\Range\left\Constant\units=
addr\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
addr\type\Subtype\constraint\0\Range\right\Constant\value=0
addr\type\Subtype\constraint\0\Range\right\Constant\units=
addr\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
akd\category=117
akd\port=0
akd\alias=akd
akd\type\Subtype\mark1=ieee::std_logic
akd\type\Subtype\mark2=ieee::std_logic
apple2\category=105
apple2\port=0
apple2\alias=apple2
apple2_top\category=100
apple2_top\port=0
apple2_top\alias=apple2_top
arch\category=101
arch\port=0
arch\alias=arch
audio\category=117
audio\port=0
audio\alias=audio
audio\type\Subtype\mark1=ieee::unsigned
audio\type\Subtype\mark2=ieee::unsigned
audio\type\Subtype\constraint\0\Range\dir=false
audio\type\Subtype\constraint\0\Range\left\Constant\value=9
audio\type\Subtype\constraint\0\Range\left\Constant\units=
audio\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
audio\type\Subtype\constraint\0\Range\right\Constant\value=0
audio\type\Subtype\constraint\0\Range\right\Constant\units=
audio\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
audio_l\category=117
audio_l\port=2
audio_l\alias=AUDIO_L
audio_l\type\Subtype\mark1=ieee::std_logic_vector
audio_l\type\Subtype\mark2=ieee::std_logic_vector
audio_l\type\Subtype\constraint\0\Range\dir=false
audio_l\type\Subtype\constraint\0\Range\left\Constant\value=9
audio_l\type\Subtype\constraint\0\Range\left\Constant\units=
audio_l\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
audio_l\type\Subtype\constraint\0\Range\right\Constant\value=0
audio_l\type\Subtype\constraint\0\Range\right\Constant\units=
audio_l\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
audio_r\category=117
audio_r\port=2
audio_r\alias=AUDIO_R
audio_r\type\Subtype\mark1=ieee::std_logic_vector
audio_r\type\Subtype\mark2=ieee::std_logic_vector
audio_r\type\Subtype\constraint\0\Range\dir=false
audio_r\type\Subtype\constraint\0\Range\left\Constant\value=9
audio_r\type\Subtype\constraint\0\Range\left\Constant\units=
audio_r\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
audio_r\type\Subtype\constraint\0\Range\right\Constant\value=0
audio_r\type\Subtype\constraint\0\Range\right\Constant\units=
audio_r\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
b\category=117
b\port=2
b\alias=b
b\type\Subtype\mark1=ieee::std_logic_vector
b\type\Subtype\mark2=ieee::std_logic_vector
b\type\Subtype\constraint\0\Range\dir=false
b\type\Subtype\constraint\0\Range\left\Constant\value=7
b\type\Subtype\constraint\0\Range\left\Constant\units=
b\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
b\type\Subtype\constraint\0\Range\right\Constant\value=0
b\type\Subtype\constraint\0\Range\right\Constant\units=
b\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
clk_14m\category=117
clk_14m\port=1
clk_14m\alias=CLK_14M
clk_14m\type\Subtype\mark1=ieee::std_logic
clk_14m\type\Subtype\mark2=ieee::std_logic
clk_2m\category=117
clk_2m\port=0
clk_2m\alias=CLK_2M
clk_2m\type\Subtype\mark1=ieee::std_logic
clk_2m\type\Subtype\mark2=ieee::std_logic
clk_2m_d\category=117
clk_2m_d\port=0
clk_2m_d\alias=CLK_2M_D
clk_2m_d\type\Subtype\mark1=ieee::std_logic
clk_2m_d\type\Subtype\mark2=ieee::std_logic
clk_50m\category=117
clk_50m\port=1
clk_50m\alias=CLK_50M
clk_50m\type\Subtype\mark1=ieee::std_logic
clk_50m\type\Subtype\mark2=ieee::std_logic
color_line\category=117
color_line\port=0
color_line\alias=COLOR_LINE
color_line\type\Subtype\mark1=ieee::std_logic
color_line\type\Subtype\mark2=ieee::std_logic
color_line_control\category=117
color_line_control\port=0
color_line_control\alias=COLOR_LINE_CONTROL
color_line_control\type\Subtype\mark1=ieee::std_logic
color_line_control\type\Subtype\mark2=ieee::std_logic
core\category=105
core\port=0
core\alias=core
cpu_type\category=117
cpu_type\port=1
cpu_type\alias=cpu_type
cpu_type\type\Subtype\mark1=ieee::std_logic
cpu_type\type\Subtype\mark2=ieee::std_logic
cpu_wait\category=117
cpu_wait\port=1
cpu_wait\alias=CPU_WAIT
cpu_wait\type\Subtype\mark1=ieee::std_logic
cpu_wait\type\Subtype\mark2=ieee::std_logic
cpu_we\category=117
cpu_we\port=0
cpu_we\alias=cpu_we
cpu_we\type\Subtype\mark1=ieee::std_logic
cpu_we\type\Subtype\mark2=ieee::std_logic
d\category=117
d\port=0
d\alias=D
d\type\Subtype\mark1=ieee::unsigned
d\type\Subtype\mark2=ieee::unsigned
d\type\Subtype\constraint\0\Range\dir=false
d\type\Subtype\constraint\0\Range\left\Constant\value=7
d\type\Subtype\constraint\0\Range\left\Constant\units=
d\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
d\type\Subtype\constraint\0\Range\right\Constant\value=0
d\type\Subtype\constraint\0\Range\right\Constant\units=
d\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
d1_active\category=117
d1_active\port=0
d1_active\alias=D1_ACTIVE
d1_active\type\Subtype\mark1=ieee::std_logic
d1_active\type\Subtype\mark2=ieee::std_logic
d2_active\category=117
d2_active\port=0
d2_active\alias=D2_ACTIVE
d2_active\type\Subtype\mark1=ieee::std_logic
d2_active\type\Subtype\mark2=ieee::std_logic
device_select\category=117
device_select\port=0
device_select\alias=DEVICE_SELECT
device_select\type\Subtype\mark1=ieee::std_logic_vector
device_select\type\Subtype\mark2=ieee::std_logic_vector
device_select\type\Subtype\constraint\0\Range\dir=false
device_select\type\Subtype\constraint\0\Range\left\Constant\value=7
device_select\type\Subtype\constraint\0\Range\left\Constant\units=
device_select\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
device_select\type\Subtype\constraint\0\Range\right\Constant\value=0
device_select\type\Subtype\constraint\0\Range\right\Constant\units=
device_select\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
disk\category=105
disk\port=0
disk\alias=disk
disk_act\category=117
disk_act\port=2
disk_act\alias=DISK_ACT
disk_act\type\Subtype\mark1=ieee::std_logic
disk_act\type\Subtype\mark2=ieee::std_logic
disk_do\category=117
disk_do\port=0
disk_do\alias=DISK_DO
disk_do\type\Subtype\mark1=ieee::unsigned
disk_do\type\Subtype\mark2=ieee::unsigned
disk_do\type\Subtype\constraint\0\Range\dir=false
disk_do\type\Subtype\constraint\0\Range\left\Constant\value=7
disk_do\type\Subtype\constraint\0\Range\left\Constant\units=
disk_do\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
disk_do\type\Subtype\constraint\0\Range\right\Constant\value=0
disk_do\type\Subtype\constraint\0\Range\right\Constant\units=
disk_do\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
disk_fd_data_in\category=117
disk_fd_data_in\port=1
disk_fd_data_in\alias=DISK_FD_DATA_IN
disk_fd_data_in\type\Subtype\mark1=ieee::unsigned
disk_fd_data_in\type\Subtype\mark2=ieee::unsigned
disk_fd_data_in\type\Subtype\constraint\0\Range\dir=false
disk_fd_data_in\type\Subtype\constraint\0\Range\left\Constant\value=7
disk_fd_data_in\type\Subtype\constraint\0\Range\left\Constant\units=
disk_fd_data_in\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
disk_fd_data_in\type\Subtype\constraint\0\Range\right\Constant\value=0
disk_fd_data_in\type\Subtype\constraint\0\Range\right\Constant\units=
disk_fd_data_in\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
disk_fd_data_out\category=117
disk_fd_data_out\port=2
disk_fd_data_out\alias=DISK_FD_DATA_OUT
disk_fd_data_out\type\Subtype\mark1=ieee::unsigned
disk_fd_data_out\type\Subtype\mark2=ieee::unsigned
disk_fd_data_out\type\Subtype\constraint\0\Range\dir=false
disk_fd_data_out\type\Subtype\constraint\0\Range\left\Constant\value=7
disk_fd_data_out\type\Subtype\constraint\0\Range\left\Constant\units=
disk_fd_data_out\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
disk_fd_data_out\type\Subtype\constraint\0\Range\right\Constant\value=0
disk_fd_data_out\type\Subtype\constraint\0\Range\right\Constant\units=
disk_fd_data_out\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
disk_fd_read_disk\category=117
disk_fd_read_disk\port=2
disk_fd_read_disk\alias=DISK_FD_READ_DISK
disk_fd_read_disk\type\Subtype\mark1=ieee::std_logic
disk_fd_read_disk\type\Subtype\mark2=ieee::std_logic
disk_fd_track_addr\category=117
disk_fd_track_addr\port=2
disk_fd_track_addr\alias=DISK_FD_TRACK_ADDR
disk_fd_track_addr\type\Subtype\mark1=ieee::unsigned
disk_fd_track_addr\type\Subtype\mark2=ieee::unsigned
disk_fd_track_addr\type\Subtype\constraint\0\Range\dir=false
disk_fd_track_addr\type\Subtype\constraint\0\Range\left\Constant\value=13
disk_fd_track_addr\type\Subtype\constraint\0\Range\left\Constant\units=
disk_fd_track_addr\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
disk_fd_track_addr\type\Subtype\constraint\0\Range\right\Constant\value=0
disk_fd_track_addr\type\Subtype\constraint\0\Range\right\Constant\units=
disk_fd_track_addr\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
disk_fd_write_disk\category=117
disk_fd_write_disk\port=2
disk_fd_write_disk\alias=DISK_FD_WRITE_DISK
disk_fd_write_disk\type\Subtype\mark1=ieee::std_logic
disk_fd_write_disk\type\Subtype\mark2=ieee::std_logic
disk_ii\category=105
disk_ii\port=0
disk_ii\alias=disk_ii
disk_ram_addr\category=117
disk_ram_addr\port=1
disk_ram_addr\alias=DISK_RAM_ADDR
disk_ram_addr\type\Subtype\mark1=ieee::unsigned
disk_ram_addr\type\Subtype\mark2=ieee::unsigned
disk_ram_addr\type\Subtype\constraint\0\Range\dir=false
disk_ram_addr\type\Subtype\constraint\0\Range\left\Constant\value=12
disk_ram_addr\type\Subtype\constraint\0\Range\left\Constant\units=
disk_ram_addr\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
disk_ram_addr\type\Subtype\constraint\0\Range\right\Constant\value=0
disk_ram_addr\type\Subtype\constraint\0\Range\right\Constant\units=
disk_ram_addr\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
disk_ram_di\category=117
disk_ram_di\port=1
disk_ram_di\alias=DISK_RAM_DI
disk_ram_di\type\Subtype\mark1=ieee::unsigned
disk_ram_di\type\Subtype\mark2=ieee::unsigned
disk_ram_di\type\Subtype\constraint\0\Range\dir=false
disk_ram_di\type\Subtype\constraint\0\Range\left\Constant\value=7
disk_ram_di\type\Subtype\constraint\0\Range\left\Constant\units=
disk_ram_di\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
disk_ram_di\type\Subtype\constraint\0\Range\right\Constant\value=0
disk_ram_di\type\Subtype\constraint\0\Range\right\Constant\units=
disk_ram_di\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
disk_ram_do\category=117
disk_ram_do\port=2
disk_ram_do\alias=DISK_RAM_DO
disk_ram_do\type\Subtype\mark1=ieee::unsigned
disk_ram_do\type\Subtype\mark2=ieee::unsigned
disk_ram_do\type\Subtype\constraint\0\Range\dir=false
disk_ram_do\type\Subtype\constraint\0\Range\left\Constant\value=7
disk_ram_do\type\Subtype\constraint\0\Range\left\Constant\units=
disk_ram_do\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
disk_ram_do\type\Subtype\constraint\0\Range\right\Constant\value=0
disk_ram_do\type\Subtype\constraint\0\Range\right\Constant\units=
disk_ram_do\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
disk_ram_we\category=117
disk_ram_we\port=1
disk_ram_we\alias=DISK_RAM_WE
disk_ram_we\type\Subtype\mark1=ieee::std_logic
disk_ram_we\type\Subtype\mark2=ieee::std_logic
disk_track_addr\category=117
disk_track_addr\port=2
disk_track_addr\alias=DISK_TRACK_ADDR
disk_track_addr\type\Subtype\mark1=ieee::unsigned
disk_track_addr\type\Subtype\mark2=ieee::unsigned
disk_track_addr\type\Subtype\constraint\0\Range\dir=false
disk_track_addr\type\Subtype\constraint\0\Range\left\Constant\value=13
disk_track_addr\type\Subtype\constraint\0\Range\left\Constant\units=
disk_track_addr\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
disk_track_addr\type\Subtype\constraint\0\Range\right\Constant\value=0
disk_track_addr\type\Subtype\constraint\0\Range\right\Constant\units=
disk_track_addr\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
flash_clk\category=117
flash_clk\port=0
flash_clk\alias=flash_clk
flash_clk\type\Subtype\mark1=ieee::unsigned
flash_clk\type\Subtype\mark2=ieee::unsigned
flash_clk\type\Subtype\constraint\0\Range\dir=false
flash_clk\type\Subtype\constraint\0\Range\left\Constant\value=22
flash_clk\type\Subtype\constraint\0\Range\left\Constant\units=
flash_clk\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
flash_clk\type\Subtype\constraint\0\Range\right\Constant\value=0
flash_clk\type\Subtype\constraint\0\Range\right\Constant\units=
flash_clk\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
g\category=117
g\port=2
g\alias=g
g\type\Subtype\mark1=ieee::std_logic_vector
g\type\Subtype\mark2=ieee::std_logic_vector
g\type\Subtype\constraint\0\Range\dir=false
g\type\Subtype\constraint\0\Range\left\Constant\value=7
g\type\Subtype\constraint\0\Range\left\Constant\units=
g\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
g\type\Subtype\constraint\0\Range\right\Constant\value=0
g\type\Subtype\constraint\0\Range\right\Constant\units=
g\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
gameport\category=117
gameport\port=0
gameport\alias=GAMEPORT
gameport\type\Subtype\mark1=ieee::std_logic_vector
gameport\type\Subtype\mark2=ieee::std_logic_vector
gameport\type\Subtype\constraint\0\Range\dir=false
gameport\type\Subtype\constraint\0\Range\left\Constant\value=7
gameport\type\Subtype\constraint\0\Range\left\Constant\units=
gameport\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
gameport\type\Subtype\constraint\0\Range\right\Constant\value=0
gameport\type\Subtype\constraint\0\Range\right\Constant\units=
gameport\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
hbl\category=117
hbl\port=0
hbl\alias=HBL
hbl\type\Subtype\mark1=ieee::std_logic
hbl\type\Subtype\mark2=ieee::std_logic
hblank\category=117
hblank\port=2
hblank\alias=hblank
hblank\type\Subtype\mark1=ieee::std_logic
hblank\type\Subtype\mark2=ieee::std_logic
hdd\category=105
hdd\port=0
hdd\alias=hdd
hdd_do\category=117
hdd_do\port=0
hdd_do\alias=HDD_DO
hdd_do\type\Subtype\mark1=ieee::unsigned
hdd_do\type\Subtype\mark2=ieee::unsigned
hdd_do\type\Subtype\constraint\0\Range\dir=false
hdd_do\type\Subtype\constraint\0\Range\left\Constant\value=7
hdd_do\type\Subtype\constraint\0\Range\left\Constant\units=
hdd_do\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
hdd_do\type\Subtype\constraint\0\Range\right\Constant\value=0
hdd_do\type\Subtype\constraint\0\Range\right\Constant\units=
hdd_do\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
hdd_mounted\category=117
hdd_mounted\port=1
hdd_mounted\alias=HDD_MOUNTED
hdd_mounted\type\Subtype\mark1=ieee::std_logic
hdd_mounted\type\Subtype\mark2=ieee::std_logic
hdd_protect\category=117
hdd_protect\port=1
hdd_protect\alias=HDD_PROTECT
hdd_protect\type\Subtype\mark1=ieee::std_logic
hdd_protect\type\Subtype\mark2=ieee::std_logic
hdd_ram_addr\category=117
hdd_ram_addr\port=1
hdd_ram_addr\alias=HDD_RAM_ADDR
hdd_ram_addr\type\Subtype\mark1=ieee::unsigned
hdd_ram_addr\type\Subtype\mark2=ieee::unsigned
hdd_ram_addr\type\Subtype\constraint\0\Range\dir=false
hdd_ram_addr\type\Subtype\constraint\0\Range\left\Constant\value=8
hdd_ram_addr\type\Subtype\constraint\0\Range\left\Constant\units=
hdd_ram_addr\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
hdd_ram_addr\type\Subtype\constraint\0\Range\right\Constant\value=0
hdd_ram_addr\type\Subtype\constraint\0\Range\right\Constant\units=
hdd_ram_addr\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
hdd_ram_di\category=117
hdd_ram_di\port=1
hdd_ram_di\alias=HDD_RAM_DI
hdd_ram_di\type\Subtype\mark1=ieee::unsigned
hdd_ram_di\type\Subtype\mark2=ieee::unsigned
hdd_ram_di\type\Subtype\constraint\0\Range\dir=false
hdd_ram_di\type\Subtype\constraint\0\Range\left\Constant\value=7
hdd_ram_di\type\Subtype\constraint\0\Range\left\Constant\units=
hdd_ram_di\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
hdd_ram_di\type\Subtype\constraint\0\Range\right\Constant\value=0
hdd_ram_di\type\Subtype\constraint\0\Range\right\Constant\units=
hdd_ram_di\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
hdd_ram_do\category=117
hdd_ram_do\port=2
hdd_ram_do\alias=HDD_RAM_DO
hdd_ram_do\type\Subtype\mark1=ieee::unsigned
hdd_ram_do\type\Subtype\mark2=ieee::unsigned
hdd_ram_do\type\Subtype\constraint\0\Range\dir=false
hdd_ram_do\type\Subtype\constraint\0\Range\left\Constant\value=7
hdd_ram_do\type\Subtype\constraint\0\Range\left\Constant\units=
hdd_ram_do\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
hdd_ram_do\type\Subtype\constraint\0\Range\right\Constant\value=0
hdd_ram_do\type\Subtype\constraint\0\Range\right\Constant\units=
hdd_ram_do\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
hdd_ram_we\category=117
hdd_ram_we\port=1
hdd_ram_we\alias=HDD_RAM_WE
hdd_ram_we\type\Subtype\mark1=ieee::std_logic
hdd_ram_we\type\Subtype\mark2=ieee::std_logic
hdd_read\category=117
hdd_read\port=2
hdd_read\alias=HDD_READ
hdd_read\type\Subtype\mark1=ieee::std_logic
hdd_read\type\Subtype\mark2=ieee::std_logic
hdd_sector\category=117
hdd_sector\port=2
hdd_sector\alias=HDD_SECTOR
hdd_sector\type\Subtype\mark1=ieee::unsigned
hdd_sector\type\Subtype\mark2=ieee::unsigned
hdd_sector\type\Subtype\constraint\0\Range\dir=false
hdd_sector\type\Subtype\constraint\0\Range\left\Constant\value=15
hdd_sector\type\Subtype\constraint\0\Range\left\Constant\units=
hdd_sector\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
hdd_sector\type\Subtype\constraint\0\Range\right\Constant\value=0
hdd_sector\type\Subtype\constraint\0\Range\right\Constant\units=
hdd_sector\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
hdd_write\category=117
hdd_write\port=2
hdd_write\alias=HDD_WRITE
hdd_write\type\Subtype\mark1=ieee::std_logic
hdd_write\type\Subtype\mark2=ieee::std_logic
hsync\category=117
hsync\port=2
hsync\alias=hsync
hsync\type\Subtype\mark1=ieee::std_logic
hsync\type\Subtype\mark2=ieee::std_logic
io_select\category=117
io_select\port=0
io_select\alias=IO_SELECT
io_select\type\Subtype\mark1=ieee::std_logic_vector
io_select\type\Subtype\mark2=ieee::std_logic_vector
io_select\type\Subtype\constraint\0\Range\dir=false
io_select\type\Subtype\constraint\0\Range\left\Constant\value=7
io_select\type\Subtype\constraint\0\Range\left\Constant\units=
io_select\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
io_select\type\Subtype\constraint\0\Range\right\Constant\value=0
io_select\type\Subtype\constraint\0\Range\right\Constant\units=
io_select\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
io_strobe\category=117
io_strobe\port=0
io_strobe\alias=IO_STROBE
io_strobe\type\Subtype\mark1=ieee::std_logic
io_strobe\type\Subtype\mark2=ieee::std_logic
joy\category=117
joy\port=1
joy\alias=joy
joy\type\Subtype\mark1=ieee::std_logic_vector
joy\type\Subtype\mark2=ieee::std_logic_vector
joy\type\Subtype\constraint\0\Range\dir=false
joy\type\Subtype\constraint\0\Range\left\Constant\value=5
joy\type\Subtype\constraint\0\Range\left\Constant\units=
joy\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
joy\type\Subtype\constraint\0\Range\right\Constant\value=0
joy\type\Subtype\constraint\0\Range\right\Constant\units=
joy\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
joy_an\category=117
joy_an\port=1
joy_an\alias=joy_an
joy_an\type\Subtype\mark1=ieee::std_logic_vector
joy_an\type\Subtype\mark2=ieee::std_logic_vector
joy_an\type\Subtype\constraint\0\Range\dir=false
joy_an\type\Subtype\constraint\0\Range\left\Constant\value=15
joy_an\type\Subtype\constraint\0\Range\left\Constant\units=
joy_an\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
joy_an\type\Subtype\constraint\0\Range\right\Constant\value=0
joy_an\type\Subtype\constraint\0\Range\right\Constant\units=
joy_an\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
joyx\category=117
joyx\port=0
joyx\alias=joyx
joyx\type\Subtype\mark1=ieee::std_logic
joyx\type\Subtype\mark2=ieee::std_logic
joyy\category=117
joyy\port=0
joyy\alias=joyy
joyy\type\Subtype\mark1=ieee::std_logic
joyy\type\Subtype\mark2=ieee::std_logic
k\category=117
k\port=0
k\alias=K
k\type\Subtype\mark1=ieee::unsigned
k\type\Subtype\mark2=ieee::unsigned
k\type\Subtype\constraint\0\Range\dir=false
k\type\Subtype\constraint\0\Range\left\Constant\value=7
k\type\Subtype\constraint\0\Range\left\Constant\units=
k\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
k\type\Subtype\constraint\0\Range\right\Constant\value=0
k\type\Subtype\constraint\0\Range\right\Constant\units=
k\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
keyboard\category=105
keyboard\port=0
keyboard\alias=keyboard
mb\category=105
mb\port=0
mb\alias=mb
mb_enabled\category=117
mb_enabled\port=1
mb_enabled\alias=mb_enabled
mb_enabled\type\Subtype\mark1=ieee::std_logic
mb_enabled\type\Subtype\mark2=ieee::std_logic
pd\category=117
pd\port=0
pd\alias=PD
pd\type\Subtype\mark1=ieee::unsigned
pd\type\Subtype\mark2=ieee::unsigned
pd\type\Subtype\constraint\0\Range\dir=false
pd\type\Subtype\constraint\0\Range\left\Constant\value=7
pd\type\Subtype\constraint\0\Range\left\Constant\units=
pd\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
pd\type\Subtype\constraint\0\Range\right\Constant\value=0
pd\type\Subtype\constraint\0\Range\right\Constant\units=
pd\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
pdl_strobe\category=117
pdl_strobe\port=0
pdl_strobe\alias=pdl_strobe
pdl_strobe\type\Subtype\mark1=ieee::std_logic
pdl_strobe\type\Subtype\mark2=ieee::std_logic
phase_zero\category=117
phase_zero\port=0
phase_zero\alias=PHASE_ZERO
phase_zero\type\Subtype\mark1=ieee::std_logic
phase_zero\type\Subtype\mark2=ieee::std_logic
power_on\category=113
power_on\port=0
power_on\alias=power_on
power_on_reset\category=117
power_on_reset\port=0
power_on_reset\alias=power_on_reset
power_on_reset\type\Subtype\mark1=ieee::std_logic
power_on_reset\type\Subtype\mark2=ieee::std_logic
power_on_reset\init\Constant\value=1
power_on_reset\init\Constant\units=
power_on_reset\init\Constant\typeClass=0
ps2_key\category=117
ps2_key\port=1
ps2_key\alias=PS2_Key
ps2_key\type\Subtype\mark1=ieee::std_logic_vector
ps2_key\type\Subtype\mark2=ieee::std_logic_vector
ps2_key\type\Subtype\constraint\0\Range\dir=false
ps2_key\type\Subtype\constraint\0\Range\left\Constant\value=10
ps2_key\type\Subtype\constraint\0\Range\left\Constant\units=
ps2_key\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
ps2_key\type\Subtype\constraint\0\Range\right\Constant\value=0
ps2_key\type\Subtype\constraint\0\Range\right\Constant\units=
ps2_key\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
psg_audio_l\category=117
psg_audio_l\port=0
psg_audio_l\alias=psg_audio_l
psg_audio_l\type\Subtype\mark1=ieee::unsigned
psg_audio_l\type\Subtype\mark2=ieee::unsigned
psg_audio_l\type\Subtype\constraint\0\Range\dir=false
psg_audio_l\type\Subtype\constraint\0\Range\left\Constant\value=9
psg_audio_l\type\Subtype\constraint\0\Range\left\Constant\units=
psg_audio_l\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
psg_audio_l\type\Subtype\constraint\0\Range\right\Constant\value=0
psg_audio_l\type\Subtype\constraint\0\Range\right\Constant\units=
psg_audio_l\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
psg_audio_r\category=117
psg_audio_r\port=0
psg_audio_r\alias=psg_audio_r
psg_audio_r\type\Subtype\mark1=ieee::unsigned
psg_audio_r\type\Subtype\mark2=ieee::unsigned
psg_audio_r\type\Subtype\constraint\0\Range\dir=false
psg_audio_r\type\Subtype\constraint\0\Range\left\Constant\value=9
psg_audio_r\type\Subtype\constraint\0\Range\left\Constant\units=
psg_audio_r\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
psg_audio_r\type\Subtype\constraint\0\Range\right\Constant\value=0
psg_audio_r\type\Subtype\constraint\0\Range\right\Constant\units=
psg_audio_r\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
psg_do\category=117
psg_do\port=0
psg_do\alias=PSG_DO
psg_do\type\Subtype\mark1=ieee::unsigned
psg_do\type\Subtype\mark2=ieee::unsigned
psg_do\type\Subtype\constraint\0\Range\dir=false
psg_do\type\Subtype\constraint\0\Range\left\Constant\value=7
psg_do\type\Subtype\constraint\0\Range\left\Constant\units=
psg_do\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
psg_do\type\Subtype\constraint\0\Range\right\Constant\value=0
psg_do\type\Subtype\constraint\0\Range\right\Constant\units=
psg_do\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
psg_irq_n\category=117
psg_irq_n\port=0
psg_irq_n\alias=psg_irq_n
psg_irq_n\type\Subtype\mark1=ieee::std_logic
psg_irq_n\type\Subtype\mark2=ieee::std_logic
psg_nmi_n\category=117
psg_nmi_n\port=0
psg_nmi_n\alias=psg_nmi_n
psg_nmi_n\type\Subtype\mark1=ieee::std_logic
psg_nmi_n\type\Subtype\mark2=ieee::std_logic
r\category=117
r\port=2
r\alias=r
r\type\Subtype\mark1=ieee::std_logic_vector
r\type\Subtype\mark2=ieee::std_logic_vector
r\type\Subtype\constraint\0\Range\dir=false
r\type\Subtype\constraint\0\Range\left\Constant\value=7
r\type\Subtype\constraint\0\Range\left\Constant\units=
r\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
r\type\Subtype\constraint\0\Range\right\Constant\value=0
r\type\Subtype\constraint\0\Range\right\Constant\units=
r\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
ram_addr\category=117
ram_addr\port=2
ram_addr\alias=ram_addr
ram_addr\type\Subtype\mark1=ieee::std_logic_vector
ram_addr\type\Subtype\mark2=ieee::std_logic_vector
ram_addr\type\Subtype\constraint\0\Range\dir=false
ram_addr\type\Subtype\constraint\0\Range\left\Constant\value=17
ram_addr\type\Subtype\constraint\0\Range\left\Constant\units=
ram_addr\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
ram_addr\type\Subtype\constraint\0\Range\right\Constant\value=0
ram_addr\type\Subtype\constraint\0\Range\right\Constant\units=
ram_addr\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
ram_aux\category=117
ram_aux\port=2
ram_aux\alias=ram_aux
ram_aux\type\Subtype\mark1=ieee::std_logic
ram_aux\type\Subtype\mark2=ieee::std_logic
ram_di\category=117
ram_di\port=2
ram_di\alias=ram_di
ram_di\type\Subtype\mark1=ieee::std_logic_vector
ram_di\type\Subtype\mark2=ieee::std_logic_vector
ram_di\type\Subtype\constraint\0\Range\dir=false
ram_di\type\Subtype\constraint\0\Range\left\Constant\value=7
ram_di\type\Subtype\constraint\0\Range\left\Constant\units=
ram_di\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
ram_di\type\Subtype\constraint\0\Range\right\Constant\value=0
ram_di\type\Subtype\constraint\0\Range\right\Constant\units=
ram_di\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
ram_do\category=117
ram_do\port=1
ram_do\alias=ram_do
ram_do\type\Subtype\mark1=ieee::std_logic_vector
ram_do\type\Subtype\mark2=ieee::std_logic_vector
ram_do\type\Subtype\constraint\0\Range\dir=false
ram_do\type\Subtype\constraint\0\Range\left\Constant\value=15
ram_do\type\Subtype\constraint\0\Range\left\Constant\units=
ram_do\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
ram_do\type\Subtype\constraint\0\Range\right\Constant\value=0
ram_do\type\Subtype\constraint\0\Range\right\Constant\units=
ram_do\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
ram_we\category=117
ram_we\port=2
ram_we\alias=ram_we
ram_we\type\Subtype\mark1=ieee::std_logic
ram_we\type\Subtype\mark2=ieee::std_logic
read_key\category=117
read_key\port=0
read_key\alias=read_key
read_key\type\Subtype\mark1=ieee::std_logic
read_key\type\Subtype\mark2=ieee::std_logic
reset\category=117
reset\port=0
reset\alias=reset
reset\type\Subtype\mark1=ieee::std_logic
reset\type\Subtype\mark2=ieee::std_logic
reset_cold\category=117
reset_cold\port=1
reset_cold\alias=reset_cold
reset_cold\type\Subtype\mark1=ieee::std_logic
reset_cold\type\Subtype\mark2=ieee::std_logic
reset_warm\category=117
reset_warm\port=1
reset_warm\alias=reset_warm
reset_warm\type\Subtype\mark1=ieee::std_logic
reset_warm\type\Subtype\mark2=ieee::std_logic
screen_mode\category=117
screen_mode\port=1
screen_mode\alias=SCREEN_MODE
screen_mode\type\Subtype\mark1=ieee::std_logic_vector
screen_mode\type\Subtype\mark2=ieee::std_logic_vector
screen_mode\type\Subtype\constraint\0\Range\dir=false
screen_mode\type\Subtype\constraint\0\Range\left\Constant\value=1
screen_mode\type\Subtype\constraint\0\Range\left\Constant\units=
screen_mode\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
screen_mode\type\Subtype\constraint\0\Range\right\Constant\value=0
screen_mode\type\Subtype\constraint\0\Range\right\Constant\units=
screen_mode\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
ssc\category=105
ssc\port=0
ssc\alias=ssc
ssc_do\category=117
ssc_do\port=0
ssc_do\alias=SSC_DO
ssc_do\type\Subtype\mark1=ieee::unsigned
ssc_do\type\Subtype\mark2=ieee::unsigned
ssc_do\type\Subtype\constraint\0\Range\dir=false
ssc_do\type\Subtype\constraint\0\Range\left\Constant\value=7
ssc_do\type\Subtype\constraint\0\Range\left\Constant\units=
ssc_do\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
ssc_do\type\Subtype\constraint\0\Range\right\Constant\value=0
ssc_do\type\Subtype\constraint\0\Range\right\Constant\units=
ssc_do\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
ssc_irq_n\category=117
ssc_irq_n\port=0
ssc_irq_n\alias=ssc_irq_n
ssc_irq_n\type\Subtype\mark1=ieee::std_logic
ssc_irq_n\type\Subtype\mark2=ieee::std_logic
ssc_rom_en\category=117
ssc_rom_en\port=0
ssc_rom_en\alias=SSC_ROM_EN
ssc_rom_en\type\Subtype\mark1=ieee::std_logic
ssc_rom_en\type\Subtype\mark2=ieee::std_logic
superserial\category=105
superserial\port=0
superserial\alias=superserial
tape_in\category=117
tape_in\port=1
tape_in\alias=TAPE_IN
tape_in\type\Subtype\mark1=ieee::std_logic
tape_in\type\Subtype\mark2=ieee::std_logic
track\category=117
track\port=2
track\alias=TRACK
track\type\Subtype\mark1=ieee::unsigned
track\type\Subtype\mark2=ieee::unsigned
track\type\Subtype\constraint\0\Range\dir=false
track\type\Subtype\constraint\0\Range\left\Constant\value=5
track\type\Subtype\constraint\0\Range\left\Constant\units=
track\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
track\type\Subtype\constraint\0\Range\right\Constant\value=0
track\type\Subtype\constraint\0\Range\right\Constant\units=
track\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
tv\category=105
tv\port=0
tv\alias=tv
uart_cts\category=117
uart_cts\port=1
uart_cts\alias=UART_CTS
uart_cts\type\Subtype\mark1=ieee::std_logic
uart_cts\type\Subtype\mark2=ieee::std_logic
uart_dsr\category=117
uart_dsr\port=1
uart_dsr\alias=UART_DSR
uart_dsr\type\Subtype\mark1=ieee::std_logic
uart_dsr\type\Subtype\mark2=ieee::std_logic
uart_dtr\category=117
uart_dtr\port=2
uart_dtr\alias=UART_DTR
uart_dtr\type\Subtype\mark1=ieee::std_logic
uart_dtr\type\Subtype\mark2=ieee::std_logic
uart_rts\category=117
uart_rts\port=2
uart_rts\alias=UART_RTS
uart_rts\type\Subtype\mark1=ieee::std_logic
uart_rts\type\Subtype\mark2=ieee::std_logic
uart_rxd\category=117
uart_rxd\port=1
uart_rxd\alias=UART_RXD
uart_rxd\type\Subtype\mark1=ieee::std_logic
uart_rxd\type\Subtype\mark2=ieee::std_logic
uart_txd\category=117
uart_txd\port=2
uart_txd\alias=UART_TXD
uart_txd\type\Subtype\mark1=ieee::std_logic
uart_txd\type\Subtype\mark2=ieee::std_logic
vbl\category=117
vbl\port=0
vbl\alias=VBL
vbl\type\Subtype\mark1=ieee::std_logic
vbl\type\Subtype\mark2=ieee::std_logic
vblank\category=117
vblank\port=2
vblank\alias=vblank
vblank\type\Subtype\mark1=ieee::std_logic
vblank\type\Subtype\mark2=ieee::std_logic
vga_controller\category=105
vga_controller\port=0
vga_controller\alias=vga_controller
video\category=117
video\port=0
video\alias=VIDEO
video\type\Subtype\mark1=ieee::std_logic
video\type\Subtype\mark2=ieee::std_logic
vsync\category=117
vsync\port=2
vsync\alias=vsync
vsync\type\Subtype\mark1=ieee::std_logic
vsync\type\Subtype\mark2=ieee::std_logic
we_ram\category=117
we_ram\port=0
we_ram\alias=we_ram
we_ram\type\Subtype\mark1=ieee::std_logic
we_ram\type\Subtype\mark2=ieee::std_logic
%3ChasCode%3E=true
