Warning (10273): Verilog HDL warning at Hack.sv(175): extended using "x" or "z" File: C:/dev/newnand4/nand2tetris-verilog/Hack.sv Line: 175
Warning (10273): Verilog HDL warning at Hack.sv(176): extended using "x" or "z" File: C:/dev/newnand4/nand2tetris-verilog/Hack.sv Line: 176
Warning (10273): Verilog HDL warning at Hack.sv(177): extended using "x" or "z" File: C:/dev/newnand4/nand2tetris-verilog/Hack.sv Line: 177
Warning (10273): Verilog HDL warning at Hack.sv(178): extended using "x" or "z" File: C:/dev/newnand4/nand2tetris-verilog/Hack.sv Line: 178
Warning (10273): Verilog HDL warning at Hack.sv(179): extended using "x" or "z" File: C:/dev/newnand4/nand2tetris-verilog/Hack.sv Line: 179
Warning (10273): Verilog HDL warning at Hack.sv(180): extended using "x" or "z" File: C:/dev/newnand4/nand2tetris-verilog/Hack.sv Line: 180
Warning (10273): Verilog HDL warning at Hack.sv(181): extended using "x" or "z" File: C:/dev/newnand4/nand2tetris-verilog/Hack.sv Line: 181
Warning (10273): Verilog HDL warning at Hack.sv(182): extended using "x" or "z" File: C:/dev/newnand4/nand2tetris-verilog/Hack.sv Line: 182
Warning (10273): Verilog HDL warning at Hack.sv(183): extended using "x" or "z" File: C:/dev/newnand4/nand2tetris-verilog/Hack.sv Line: 183
Warning (10273): Verilog HDL warning at Hack.sv(184): extended using "x" or "z" File: C:/dev/newnand4/nand2tetris-verilog/Hack.sv Line: 184
Warning (10273): Verilog HDL warning at Hack.sv(186): extended using "x" or "z" File: C:/dev/newnand4/nand2tetris-verilog/Hack.sv Line: 186
Warning (10273): Verilog HDL warning at Hack.sv(187): extended using "x" or "z" File: C:/dev/newnand4/nand2tetris-verilog/Hack.sv Line: 187
Warning (10273): Verilog HDL warning at Hack.sv(188): extended using "x" or "z" File: C:/dev/newnand4/nand2tetris-verilog/Hack.sv Line: 188
Warning (10273): Verilog HDL warning at Hack.sv(189): extended using "x" or "z" File: C:/dev/newnand4/nand2tetris-verilog/Hack.sv Line: 189
Warning (10273): Verilog HDL warning at Hack.sv(190): extended using "x" or "z" File: C:/dev/newnand4/nand2tetris-verilog/Hack.sv Line: 190
Warning (10273): Verilog HDL warning at Hack.sv(191): extended using "x" or "z" File: C:/dev/newnand4/nand2tetris-verilog/Hack.sv Line: 191
Warning (10273): Verilog HDL warning at Hack.sv(192): extended using "x" or "z" File: C:/dev/newnand4/nand2tetris-verilog/Hack.sv Line: 192
Warning (10273): Verilog HDL warning at Hack.sv(193): extended using "x" or "z" File: C:/dev/newnand4/nand2tetris-verilog/Hack.sv Line: 193
Warning (10273): Verilog HDL warning at Hack.sv(194): extended using "x" or "z" File: C:/dev/newnand4/nand2tetris-verilog/Hack.sv Line: 194
Warning (10273): Verilog HDL warning at Hack.sv(195): extended using "x" or "z" File: C:/dev/newnand4/nand2tetris-verilog/Hack.sv Line: 195
Warning (10273): Verilog HDL warning at Hack.sv(196): extended using "x" or "z" File: C:/dev/newnand4/nand2tetris-verilog/Hack.sv Line: 196
Warning (10273): Verilog HDL warning at Hack.sv(197): extended using "x" or "z" File: C:/dev/newnand4/nand2tetris-verilog/Hack.sv Line: 197
Warning (10273): Verilog HDL warning at Hack.sv(198): extended using "x" or "z" File: C:/dev/newnand4/nand2tetris-verilog/Hack.sv Line: 198
Warning (10273): Verilog HDL warning at Hack.sv(199): extended using "x" or "z" File: C:/dev/newnand4/nand2tetris-verilog/Hack.sv Line: 199
Warning (10273): Verilog HDL warning at Hack.sv(200): extended using "x" or "z" File: C:/dev/newnand4/nand2tetris-verilog/Hack.sv Line: 200
Warning (10273): Verilog HDL warning at Hack.sv(201): extended using "x" or "z" File: C:/dev/newnand4/nand2tetris-verilog/Hack.sv Line: 201
Warning (10273): Verilog HDL warning at Hack.sv(202): extended using "x" or "z" File: C:/dev/newnand4/nand2tetris-verilog/Hack.sv Line: 202
Warning (10273): Verilog HDL warning at Hack.sv(203): extended using "x" or "z" File: C:/dev/newnand4/nand2tetris-verilog/Hack.sv Line: 203
Warning (10273): Verilog HDL warning at Hack.sv(204): extended using "x" or "z" File: C:/dev/newnand4/nand2tetris-verilog/Hack.sv Line: 204
Warning (10273): Verilog HDL warning at Hack.sv(205): extended using "x" or "z" File: C:/dev/newnand4/nand2tetris-verilog/Hack.sv Line: 205
Warning (10273): Verilog HDL warning at Hack.sv(206): extended using "x" or "z" File: C:/dev/newnand4/nand2tetris-verilog/Hack.sv Line: 206
Warning (10273): Verilog HDL warning at Hack.sv(207): extended using "x" or "z" File: C:/dev/newnand4/nand2tetris-verilog/Hack.sv Line: 207
Warning (10273): Verilog HDL warning at Hack.sv(208): extended using "x" or "z" File: C:/dev/newnand4/nand2tetris-verilog/Hack.sv Line: 208
Warning (10273): Verilog HDL warning at Hack.sv(209): extended using "x" or "z" File: C:/dev/newnand4/nand2tetris-verilog/Hack.sv Line: 209
Warning (10273): Verilog HDL warning at Hack.sv(210): extended using "x" or "z" File: C:/dev/newnand4/nand2tetris-verilog/Hack.sv Line: 210
Warning (10273): Verilog HDL warning at Hack.sv(211): extended using "x" or "z" File: C:/dev/newnand4/nand2tetris-verilog/Hack.sv Line: 211
Warning (10273): Verilog HDL warning at Hack.sv(212): extended using "x" or "z" File: C:/dev/newnand4/nand2tetris-verilog/Hack.sv Line: 212
Warning (10273): Verilog HDL warning at Hack.sv(213): extended using "x" or "z" File: C:/dev/newnand4/nand2tetris-verilog/Hack.sv Line: 213
Warning (10273): Verilog HDL warning at Hack.sv(214): extended using "x" or "z" File: C:/dev/newnand4/nand2tetris-verilog/Hack.sv Line: 214
Warning (10273): Verilog HDL warning at Hack.sv(215): extended using "x" or "z" File: C:/dev/newnand4/nand2tetris-verilog/Hack.sv Line: 215
Warning (10273): Verilog HDL warning at Hack.sv(216): extended using "x" or "z" File: C:/dev/newnand4/nand2tetris-verilog/Hack.sv Line: 216
Warning (10273): Verilog HDL warning at Hack.sv(217): extended using "x" or "z" File: C:/dev/newnand4/nand2tetris-verilog/Hack.sv Line: 217
Warning (10273): Verilog HDL warning at Hack.sv(218): extended using "x" or "z" File: C:/dev/newnand4/nand2tetris-verilog/Hack.sv Line: 218
Warning (10273): Verilog HDL warning at Hack.sv(219): extended using "x" or "z" File: C:/dev/newnand4/nand2tetris-verilog/Hack.sv Line: 219
Warning (10273): Verilog HDL warning at Hack.sv(220): extended using "x" or "z" File: C:/dev/newnand4/nand2tetris-verilog/Hack.sv Line: 220
Warning (10273): Verilog HDL warning at Hack.sv(221): extended using "x" or "z" File: C:/dev/newnand4/nand2tetris-verilog/Hack.sv Line: 221
Info (10281): Verilog HDL Declaration information at Hack.sv(15): object "RESET" differs only in case from object "reset" in the same scope File: C:/dev/newnand4/nand2tetris-verilog/Hack.sv Line: 15
Info (10281): Verilog HDL Declaration information at sys_top.v(76): object "BTN_USER" differs only in case from object "btn_user" in the same scope File: C:/dev/newnand4/nand2tetris-verilog/sys/sys_top.v Line: 76
Info (10281): Verilog HDL Declaration information at sys_top.v(77): object "BTN_OSD" differs only in case from object "btn_osd" in the same scope File: C:/dev/newnand4/nand2tetris-verilog/sys/sys_top.v Line: 77
Info (10281): Verilog HDL Declaration information at sys_top.v(78): object "BTN_RESET" differs only in case from object "btn_reset" in the same scope File: C:/dev/newnand4/nand2tetris-verilog/sys/sys_top.v Line: 78
Info (10281): Verilog HDL Declaration information at sys_top.v(38): object "AUDIO_L" differs only in case from object "audio_l" in the same scope File: C:/dev/newnand4/nand2tetris-verilog/sys/sys_top.v Line: 38
Info (10281): Verilog HDL Declaration information at sys_top.v(39): object "AUDIO_R" differs only in case from object "audio_r" in the same scope File: C:/dev/newnand4/nand2tetris-verilog/sys/sys_top.v Line: 39
Info (10281): Verilog HDL Declaration information at sys_top.v(515): object "VS" differs only in case from object "vs" in the same scope File: C:/dev/newnand4/nand2tetris-verilog/sys/sys_top.v Line: 515
Info (10281): Verilog HDL Declaration information at sys_top.v(511): object "HS" differs only in case from object "hs" in the same scope File: C:/dev/newnand4/nand2tetris-verilog/sys/sys_top.v Line: 511
Info (10281): Verilog HDL Declaration information at sys_top.v(73): object "LED_USER" differs only in case from object "led_user" in the same scope File: C:/dev/newnand4/nand2tetris-verilog/sys/sys_top.v Line: 73
Info (10281): Verilog HDL Declaration information at sys_top.v(75): object "LED_POWER" differs only in case from object "led_power" in the same scope File: C:/dev/newnand4/nand2tetris-verilog/sys/sys_top.v Line: 75
Info (10281): Verilog HDL Declaration information at scandoubler.v(29): object "hq2x" differs only in case from object "Hq2x" in the same scope File: C:/dev/newnand4/nand2tetris-verilog/sys/scandoubler.v Line: 29
Info (10281): Verilog HDL Declaration information at altera_pll_reconfig_core.v(112): object "LOCKED" differs only in case from object "locked" in the same scope File: C:/dev/newnand4/nand2tetris-verilog/sys/pll_hdmi_cfg/altera_pll_reconfig_core.v Line: 112
Info (10281): Verilog HDL Declaration information at altera_pll_reconfig_core.v(1901): object "dps_done" differs only in case from object "DPS_DONE" in the same scope File: C:/dev/newnand4/nand2tetris-verilog/sys/pll_hdmi_cfg/altera_pll_reconfig_core.v Line: 1901
Info (10281): Verilog HDL Declaration information at altera_pll_reconfig_core.v(1893): object "dps_changed" differs only in case from object "DPS_CHANGED" in the same scope File: C:/dev/newnand4/nand2tetris-verilog/sys/pll_hdmi_cfg/altera_pll_reconfig_core.v Line: 1893
Info (12021): Found 6 design units, including 6 entities, in source file sys/pll_hdmi_cfg/altera_pll_reconfig_core.v
Warning (10034): Output port "lvds_clk" at altera_pll.v(319) has no driver File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v Line: 319
Warning (10034): Output port "loaden" at altera_pll.v(320) has no driver File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v Line: 320
Warning (10034): Output port "extclk_out" at altera_pll.v(321) has no driver File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v Line: 321
Warning (10034): Output port "extclk" at altera_cyclonev_pll.v(631) has no driver File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_cyclonev_pll.v Line: 631
Warning (10034): Output port "clkout[0]" at altera_cyclonev_pll.v(636) has no driver File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_cyclonev_pll.v Line: 636
Warning (10034): Output port "loaden" at altera_cyclonev_pll.v(640) has no driver File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_cyclonev_pll.v Line: 640
Warning (10034): Output port "lvdsclk" at altera_cyclonev_pll.v(641) has no driver File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_cyclonev_pll.v Line: 641
Warning (10036): Verilog HDL or VHDL warning at altera_pll_reconfig_core.v(208): object "dps_start_assert" assigned a value but never read File: C:/dev/newnand4/nand2tetris-verilog/sys/pll_hdmi_cfg/altera_pll_reconfig_core.v Line: 208
Warning (10270): Verilog HDL Case Statement warning at altera_pll_reconfig_core.v(1510): incomplete case statement has no default case item File: C:/dev/newnand4/nand2tetris-verilog/sys/pll_hdmi_cfg/altera_pll_reconfig_core.v Line: 1510
Warning (10270): Verilog HDL Case Statement warning at altera_pll_reconfig_core.v(1526): incomplete case statement has no default case item File: C:/dev/newnand4/nand2tetris-verilog/sys/pll_hdmi_cfg/altera_pll_reconfig_core.v Line: 1526
Warning (12030): Port "extclk" on the entity instantiation of "cyclonev_pll" is connected to a signal of width 1. The formal width of the signal in the module is 2.  The extra bits will be left dangling without any fan-out logic. File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v Line: 2223
Warning (276027): Inferred dual-clock RAM node "osd:hdmi_osd|osd_buffer_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "ascal:ascal|o_dpram_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "ascal:ascal|o_h_poly_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
