
HC-05.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00005214  00400000  00400000  00010000  2**6
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  00405214  00405214  00015214  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     000009bc  20400000  0040521c  00020000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          000000dc  204009bc  00405bd8  000209bc  2**2
                  ALLOC
  4 .stack        00002000  20400a98  00405cb4  000209bc  2**0
                  ALLOC
  5 .heap         00000200  20402a98  00407cb4  000209bc  2**0
                  ALLOC
  6 .ARM.attributes 0000002e  00000000  00000000  000209bc  2**0
                  CONTENTS, READONLY
  7 .comment      00000059  00000000  00000000  000209ea  2**0
                  CONTENTS, READONLY
  8 .debug_info   00012e3e  00000000  00000000  00020a43  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 00002424  00000000  00000000  00033881  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    0000669e  00000000  00000000  00035ca5  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000b18  00000000  00000000  0003c343  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000aa0  00000000  00000000  0003ce5b  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  0001e8c2  00000000  00000000  0003d8fb  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   0000b012  00000000  00000000  0005c1bd  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    0008b5ae  00000000  00000000  000671cf  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_frame  00003b30  00000000  00000000  000f2780  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <exception_table>:
  400000:	98 2a 40 20 69 17 40 00 19 18 40 00 19 18 40 00     .*@ i.@...@...@.
  400010:	19 18 40 00 19 18 40 00 19 18 40 00 00 00 00 00     ..@...@...@.....
	...
  40002c:	19 18 40 00 19 18 40 00 00 00 00 00 19 18 40 00     ..@...@.......@.
  40003c:	19 18 40 00 19 18 40 00 19 18 40 00 19 18 40 00     ..@...@...@...@.
  40004c:	19 18 40 00 19 18 40 00 19 18 40 00 19 18 40 00     ..@...@...@...@.
  40005c:	19 18 40 00 19 18 40 00 00 00 00 00 dd 0f 40 00     ..@...@.......@.
  40006c:	f5 0f 40 00 0d 10 40 00 19 18 40 00 19 18 40 00     ..@...@...@...@.
  40007c:	19 18 40 00 25 10 40 00 3d 10 40 00 19 18 40 00     ..@.%.@.=.@...@.
  40008c:	19 18 40 00 19 18 40 00 19 18 40 00 19 18 40 00     ..@...@...@...@.
  40009c:	19 18 40 00 19 18 40 00 19 18 40 00 19 18 40 00     ..@...@...@...@.
  4000ac:	19 18 40 00 19 18 40 00 19 18 40 00 19 18 40 00     ..@...@...@...@.
  4000bc:	19 18 40 00 19 18 40 00 19 18 40 00 19 18 40 00     ..@...@...@...@.
  4000cc:	19 18 40 00 00 00 00 00 19 18 40 00 00 00 00 00     ..@.......@.....
  4000dc:	19 18 40 00 19 18 40 00 19 18 40 00 19 18 40 00     ..@...@...@...@.
  4000ec:	19 18 40 00 19 18 40 00 19 18 40 00 19 18 40 00     ..@...@...@...@.
  4000fc:	19 18 40 00 19 18 40 00 19 18 40 00 19 18 40 00     ..@...@...@...@.
  40010c:	19 18 40 00 19 18 40 00 00 00 00 00 00 00 00 00     ..@...@.........
  40011c:	00 00 00 00 19 18 40 00 19 18 40 00 19 18 40 00     ......@...@...@.
  40012c:	19 18 40 00 19 18 40 00 00 00 00 00 19 18 40 00     ..@...@.......@.
  40013c:	19 18 40 00                                         ..@.

00400140 <__do_global_dtors_aux>:
  400140:	b510      	push	{r4, lr}
  400142:	4c05      	ldr	r4, [pc, #20]	; (400158 <__do_global_dtors_aux+0x18>)
  400144:	7823      	ldrb	r3, [r4, #0]
  400146:	b933      	cbnz	r3, 400156 <__do_global_dtors_aux+0x16>
  400148:	4b04      	ldr	r3, [pc, #16]	; (40015c <__do_global_dtors_aux+0x1c>)
  40014a:	b113      	cbz	r3, 400152 <__do_global_dtors_aux+0x12>
  40014c:	4804      	ldr	r0, [pc, #16]	; (400160 <__do_global_dtors_aux+0x20>)
  40014e:	f3af 8000 	nop.w
  400152:	2301      	movs	r3, #1
  400154:	7023      	strb	r3, [r4, #0]
  400156:	bd10      	pop	{r4, pc}
  400158:	204009bc 	.word	0x204009bc
  40015c:	00000000 	.word	0x00000000
  400160:	0040521c 	.word	0x0040521c

00400164 <frame_dummy>:
  400164:	4b0c      	ldr	r3, [pc, #48]	; (400198 <frame_dummy+0x34>)
  400166:	b143      	cbz	r3, 40017a <frame_dummy+0x16>
  400168:	480c      	ldr	r0, [pc, #48]	; (40019c <frame_dummy+0x38>)
  40016a:	490d      	ldr	r1, [pc, #52]	; (4001a0 <frame_dummy+0x3c>)
  40016c:	b510      	push	{r4, lr}
  40016e:	f3af 8000 	nop.w
  400172:	480c      	ldr	r0, [pc, #48]	; (4001a4 <frame_dummy+0x40>)
  400174:	6803      	ldr	r3, [r0, #0]
  400176:	b923      	cbnz	r3, 400182 <frame_dummy+0x1e>
  400178:	bd10      	pop	{r4, pc}
  40017a:	480a      	ldr	r0, [pc, #40]	; (4001a4 <frame_dummy+0x40>)
  40017c:	6803      	ldr	r3, [r0, #0]
  40017e:	b933      	cbnz	r3, 40018e <frame_dummy+0x2a>
  400180:	4770      	bx	lr
  400182:	4b09      	ldr	r3, [pc, #36]	; (4001a8 <frame_dummy+0x44>)
  400184:	2b00      	cmp	r3, #0
  400186:	d0f7      	beq.n	400178 <frame_dummy+0x14>
  400188:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  40018c:	4718      	bx	r3
  40018e:	4b06      	ldr	r3, [pc, #24]	; (4001a8 <frame_dummy+0x44>)
  400190:	2b00      	cmp	r3, #0
  400192:	d0f5      	beq.n	400180 <frame_dummy+0x1c>
  400194:	4718      	bx	r3
  400196:	bf00      	nop
  400198:	00000000 	.word	0x00000000
  40019c:	0040521c 	.word	0x0040521c
  4001a0:	204009c0 	.word	0x204009c0
  4001a4:	0040521c 	.word	0x0040521c
  4001a8:	00000000 	.word	0x00000000

004001ac <osc_enable>:
#define OSC_MAINCK_XTAL_HZ      BOARD_FREQ_MAINCK_XTAL    //!< External crystal oscillator.
#define OSC_MAINCK_BYPASS_HZ    BOARD_FREQ_MAINCK_BYPASS  //!< External bypass oscillator.
//@}

static inline void osc_enable(uint32_t ul_id)
{
  4001ac:	b580      	push	{r7, lr}
  4001ae:	b082      	sub	sp, #8
  4001b0:	af00      	add	r7, sp, #0
  4001b2:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  4001b4:	687b      	ldr	r3, [r7, #4]
  4001b6:	2b07      	cmp	r3, #7
  4001b8:	d831      	bhi.n	40021e <osc_enable+0x72>
  4001ba:	a201      	add	r2, pc, #4	; (adr r2, 4001c0 <osc_enable+0x14>)
  4001bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4001c0:	0040021d 	.word	0x0040021d
  4001c4:	004001e1 	.word	0x004001e1
  4001c8:	004001e9 	.word	0x004001e9
  4001cc:	004001f1 	.word	0x004001f1
  4001d0:	004001f9 	.word	0x004001f9
  4001d4:	00400201 	.word	0x00400201
  4001d8:	00400209 	.word	0x00400209
  4001dc:	00400213 	.word	0x00400213
	case OSC_SLCK_32K_RC:
		break;

	case OSC_SLCK_32K_XTAL:
		pmc_switch_sclk_to_32kxtal(PMC_OSC_XTAL);
  4001e0:	2000      	movs	r0, #0
  4001e2:	4b11      	ldr	r3, [pc, #68]	; (400228 <osc_enable+0x7c>)
  4001e4:	4798      	blx	r3
		break;
  4001e6:	e01a      	b.n	40021e <osc_enable+0x72>

	case OSC_SLCK_32K_BYPASS:
		pmc_switch_sclk_to_32kxtal(PMC_OSC_BYPASS);
  4001e8:	2001      	movs	r0, #1
  4001ea:	4b0f      	ldr	r3, [pc, #60]	; (400228 <osc_enable+0x7c>)
  4001ec:	4798      	blx	r3
		break;
  4001ee:	e016      	b.n	40021e <osc_enable+0x72>


	case OSC_MAINCK_4M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_4_MHz);
  4001f0:	2000      	movs	r0, #0
  4001f2:	4b0e      	ldr	r3, [pc, #56]	; (40022c <osc_enable+0x80>)
  4001f4:	4798      	blx	r3
		break;
  4001f6:	e012      	b.n	40021e <osc_enable+0x72>

	case OSC_MAINCK_8M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_8_MHz);
  4001f8:	2010      	movs	r0, #16
  4001fa:	4b0c      	ldr	r3, [pc, #48]	; (40022c <osc_enable+0x80>)
  4001fc:	4798      	blx	r3
		break;
  4001fe:	e00e      	b.n	40021e <osc_enable+0x72>

	case OSC_MAINCK_12M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
  400200:	2020      	movs	r0, #32
  400202:	4b0a      	ldr	r3, [pc, #40]	; (40022c <osc_enable+0x80>)
  400204:	4798      	blx	r3
		break;
  400206:	e00a      	b.n	40021e <osc_enable+0x72>


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  400208:	213e      	movs	r1, #62	; 0x3e
  40020a:	2000      	movs	r0, #0
  40020c:	4b08      	ldr	r3, [pc, #32]	; (400230 <osc_enable+0x84>)
  40020e:	4798      	blx	r3
			pmc_us_to_moscxtst(BOARD_OSC_STARTUP_US,
				OSC_SLCK_32K_RC_HZ));
		break;
  400210:	e005      	b.n	40021e <osc_enable+0x72>

	case OSC_MAINCK_BYPASS:
		pmc_switch_mainck_to_xtal(PMC_OSC_BYPASS,
  400212:	213e      	movs	r1, #62	; 0x3e
  400214:	2001      	movs	r0, #1
  400216:	4b06      	ldr	r3, [pc, #24]	; (400230 <osc_enable+0x84>)
  400218:	4798      	blx	r3
			pmc_us_to_moscxtst(BOARD_OSC_STARTUP_US,
				OSC_SLCK_32K_RC_HZ));
		break;
  40021a:	e000      	b.n	40021e <osc_enable+0x72>
		break;
  40021c:	bf00      	nop
	}
}
  40021e:	bf00      	nop
  400220:	3708      	adds	r7, #8
  400222:	46bd      	mov	sp, r7
  400224:	bd80      	pop	{r7, pc}
  400226:	bf00      	nop
  400228:	00401155 	.word	0x00401155
  40022c:	004011c1 	.word	0x004011c1
  400230:	00401231 	.word	0x00401231

00400234 <osc_is_ready>:
		break;
	}
}

static inline bool osc_is_ready(uint32_t ul_id)
{
  400234:	b580      	push	{r7, lr}
  400236:	b082      	sub	sp, #8
  400238:	af00      	add	r7, sp, #0
  40023a:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  40023c:	687b      	ldr	r3, [r7, #4]
  40023e:	2b07      	cmp	r3, #7
  400240:	d826      	bhi.n	400290 <osc_is_ready+0x5c>
  400242:	a201      	add	r2, pc, #4	; (adr r2, 400248 <osc_is_ready+0x14>)
  400244:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  400248:	00400269 	.word	0x00400269
  40024c:	0040026d 	.word	0x0040026d
  400250:	0040026d 	.word	0x0040026d
  400254:	0040027f 	.word	0x0040027f
  400258:	0040027f 	.word	0x0040027f
  40025c:	0040027f 	.word	0x0040027f
  400260:	0040027f 	.word	0x0040027f
  400264:	0040027f 	.word	0x0040027f
	case OSC_SLCK_32K_RC:
		return 1;
  400268:	2301      	movs	r3, #1
  40026a:	e012      	b.n	400292 <osc_is_ready+0x5e>

	case OSC_SLCK_32K_XTAL:
	case OSC_SLCK_32K_BYPASS:
		return pmc_osc_is_ready_32kxtal();
  40026c:	4b0b      	ldr	r3, [pc, #44]	; (40029c <osc_is_ready+0x68>)
  40026e:	4798      	blx	r3
  400270:	4603      	mov	r3, r0
  400272:	2b00      	cmp	r3, #0
  400274:	bf14      	ite	ne
  400276:	2301      	movne	r3, #1
  400278:	2300      	moveq	r3, #0
  40027a:	b2db      	uxtb	r3, r3
  40027c:	e009      	b.n	400292 <osc_is_ready+0x5e>
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  40027e:	4b08      	ldr	r3, [pc, #32]	; (4002a0 <osc_is_ready+0x6c>)
  400280:	4798      	blx	r3
  400282:	4603      	mov	r3, r0
  400284:	2b00      	cmp	r3, #0
  400286:	bf14      	ite	ne
  400288:	2301      	movne	r3, #1
  40028a:	2300      	moveq	r3, #0
  40028c:	b2db      	uxtb	r3, r3
  40028e:	e000      	b.n	400292 <osc_is_ready+0x5e>
	}

	return 0;
  400290:	2300      	movs	r3, #0
}
  400292:	4618      	mov	r0, r3
  400294:	3708      	adds	r7, #8
  400296:	46bd      	mov	sp, r7
  400298:	bd80      	pop	{r7, pc}
  40029a:	bf00      	nop
  40029c:	0040118d 	.word	0x0040118d
  4002a0:	004012a9 	.word	0x004012a9

004002a4 <osc_get_rate>:

static inline uint32_t osc_get_rate(uint32_t ul_id)
{
  4002a4:	b480      	push	{r7}
  4002a6:	b083      	sub	sp, #12
  4002a8:	af00      	add	r7, sp, #0
  4002aa:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  4002ac:	687b      	ldr	r3, [r7, #4]
  4002ae:	2b07      	cmp	r3, #7
  4002b0:	d825      	bhi.n	4002fe <osc_get_rate+0x5a>
  4002b2:	a201      	add	r2, pc, #4	; (adr r2, 4002b8 <osc_get_rate+0x14>)
  4002b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4002b8:	004002d9 	.word	0x004002d9
  4002bc:	004002df 	.word	0x004002df
  4002c0:	004002e5 	.word	0x004002e5
  4002c4:	004002eb 	.word	0x004002eb
  4002c8:	004002ef 	.word	0x004002ef
  4002cc:	004002f3 	.word	0x004002f3
  4002d0:	004002f7 	.word	0x004002f7
  4002d4:	004002fb 	.word	0x004002fb
	case OSC_SLCK_32K_RC:
		return OSC_SLCK_32K_RC_HZ;
  4002d8:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  4002dc:	e010      	b.n	400300 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_XTAL:
		return BOARD_FREQ_SLCK_XTAL;
  4002de:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  4002e2:	e00d      	b.n	400300 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_BYPASS:
		return BOARD_FREQ_SLCK_BYPASS;
  4002e4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  4002e8:	e00a      	b.n	400300 <osc_get_rate+0x5c>

	case OSC_MAINCK_4M_RC:
		return OSC_MAINCK_4M_RC_HZ;
  4002ea:	4b08      	ldr	r3, [pc, #32]	; (40030c <osc_get_rate+0x68>)
  4002ec:	e008      	b.n	400300 <osc_get_rate+0x5c>

	case OSC_MAINCK_8M_RC:
		return OSC_MAINCK_8M_RC_HZ;
  4002ee:	4b08      	ldr	r3, [pc, #32]	; (400310 <osc_get_rate+0x6c>)
  4002f0:	e006      	b.n	400300 <osc_get_rate+0x5c>

	case OSC_MAINCK_12M_RC:
		return OSC_MAINCK_12M_RC_HZ;
  4002f2:	4b08      	ldr	r3, [pc, #32]	; (400314 <osc_get_rate+0x70>)
  4002f4:	e004      	b.n	400300 <osc_get_rate+0x5c>

	case OSC_MAINCK_XTAL:
		return BOARD_FREQ_MAINCK_XTAL;
  4002f6:	4b07      	ldr	r3, [pc, #28]	; (400314 <osc_get_rate+0x70>)
  4002f8:	e002      	b.n	400300 <osc_get_rate+0x5c>

	case OSC_MAINCK_BYPASS:
		return BOARD_FREQ_MAINCK_BYPASS;
  4002fa:	4b06      	ldr	r3, [pc, #24]	; (400314 <osc_get_rate+0x70>)
  4002fc:	e000      	b.n	400300 <osc_get_rate+0x5c>
	}

	return 0;
  4002fe:	2300      	movs	r3, #0
}
  400300:	4618      	mov	r0, r3
  400302:	370c      	adds	r7, #12
  400304:	46bd      	mov	sp, r7
  400306:	f85d 7b04 	ldr.w	r7, [sp], #4
  40030a:	4770      	bx	lr
  40030c:	003d0900 	.word	0x003d0900
  400310:	007a1200 	.word	0x007a1200
  400314:	00b71b00 	.word	0x00b71b00

00400318 <osc_wait_ready>:
 * to become stable and ready to use as a clock source.
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
  400318:	b580      	push	{r7, lr}
  40031a:	b082      	sub	sp, #8
  40031c:	af00      	add	r7, sp, #0
  40031e:	4603      	mov	r3, r0
  400320:	71fb      	strb	r3, [r7, #7]
	while (!osc_is_ready(id)) {
  400322:	bf00      	nop
  400324:	79fb      	ldrb	r3, [r7, #7]
  400326:	4618      	mov	r0, r3
  400328:	4b05      	ldr	r3, [pc, #20]	; (400340 <osc_wait_ready+0x28>)
  40032a:	4798      	blx	r3
  40032c:	4603      	mov	r3, r0
  40032e:	f083 0301 	eor.w	r3, r3, #1
  400332:	b2db      	uxtb	r3, r3
  400334:	2b00      	cmp	r3, #0
  400336:	d1f5      	bne.n	400324 <osc_wait_ready+0xc>
		/* Do nothing */
	}
}
  400338:	bf00      	nop
  40033a:	3708      	adds	r7, #8
  40033c:	46bd      	mov	sp, r7
  40033e:	bd80      	pop	{r7, pc}
  400340:	00400235 	.word	0x00400235

00400344 <pll_config_init>:
 * hardware mul+1 is hidden in this implementation. Use mul as mul effective
 * value.
 */
static inline void pll_config_init(struct pll_config *p_cfg,
		enum pll_source e_src, uint32_t ul_div, uint32_t ul_mul)
{
  400344:	b580      	push	{r7, lr}
  400346:	b086      	sub	sp, #24
  400348:	af00      	add	r7, sp, #0
  40034a:	60f8      	str	r0, [r7, #12]
  40034c:	607a      	str	r2, [r7, #4]
  40034e:	603b      	str	r3, [r7, #0]
  400350:	460b      	mov	r3, r1
  400352:	72fb      	strb	r3, [r7, #11]
	uint32_t vco_hz;

	Assert(e_src < PLL_NR_SOURCES);

	if (ul_div == 0 && ul_mul == 0) { /* Must only be true for UTMI PLL */
  400354:	687b      	ldr	r3, [r7, #4]
  400356:	2b00      	cmp	r3, #0
  400358:	d107      	bne.n	40036a <pll_config_init+0x26>
  40035a:	683b      	ldr	r3, [r7, #0]
  40035c:	2b00      	cmp	r3, #0
  40035e:	d104      	bne.n	40036a <pll_config_init+0x26>
		p_cfg->ctrl = CKGR_UCKR_UPLLCOUNT(PLL_COUNT);
  400360:	68fb      	ldr	r3, [r7, #12]
  400362:	f44f 0270 	mov.w	r2, #15728640	; 0xf00000
  400366:	601a      	str	r2, [r3, #0]
  400368:	e019      	b.n	40039e <pll_config_init+0x5a>
	} else { /* PLLA */
	/* Calculate internal VCO frequency */
	vco_hz = osc_get_rate(e_src) / ul_div;
  40036a:	7afb      	ldrb	r3, [r7, #11]
  40036c:	4618      	mov	r0, r3
  40036e:	4b0e      	ldr	r3, [pc, #56]	; (4003a8 <pll_config_init+0x64>)
  400370:	4798      	blx	r3
  400372:	4602      	mov	r2, r0
  400374:	687b      	ldr	r3, [r7, #4]
  400376:	fbb2 f3f3 	udiv	r3, r2, r3
  40037a:	617b      	str	r3, [r7, #20]
	Assert(vco_hz >= PLL_INPUT_MIN_HZ);
	Assert(vco_hz <= PLL_INPUT_MAX_HZ);

	vco_hz *= ul_mul;
  40037c:	697b      	ldr	r3, [r7, #20]
  40037e:	683a      	ldr	r2, [r7, #0]
  400380:	fb02 f303 	mul.w	r3, r2, r3
  400384:	617b      	str	r3, [r7, #20]
	Assert(vco_hz >= PLL_OUTPUT_MIN_HZ);
	Assert(vco_hz <= PLL_OUTPUT_MAX_HZ);

	/* PMC hardware will automatically make it mul+1 */
		p_cfg->ctrl = CKGR_PLLAR_MULA(ul_mul - 1) | CKGR_PLLAR_DIVA(ul_div)  \
  400386:	683b      	ldr	r3, [r7, #0]
  400388:	3b01      	subs	r3, #1
  40038a:	041a      	lsls	r2, r3, #16
  40038c:	4b07      	ldr	r3, [pc, #28]	; (4003ac <pll_config_init+0x68>)
  40038e:	4013      	ands	r3, r2
  400390:	687a      	ldr	r2, [r7, #4]
  400392:	b2d2      	uxtb	r2, r2
  400394:	4313      	orrs	r3, r2
		| CKGR_PLLAR_PLLACOUNT(PLL_COUNT);
  400396:	f443 527c 	orr.w	r2, r3, #16128	; 0x3f00
		p_cfg->ctrl = CKGR_PLLAR_MULA(ul_mul - 1) | CKGR_PLLAR_DIVA(ul_div)  \
  40039a:	68fb      	ldr	r3, [r7, #12]
  40039c:	601a      	str	r2, [r3, #0]
	}
}
  40039e:	bf00      	nop
  4003a0:	3718      	adds	r7, #24
  4003a2:	46bd      	mov	sp, r7
  4003a4:	bd80      	pop	{r7, pc}
  4003a6:	bf00      	nop
  4003a8:	004002a5 	.word	0x004002a5
  4003ac:	07ff0000 	.word	0x07ff0000

004003b0 <pll_enable>:
		PMC->CKGR_UCKR = p_cfg->ctrl;
	}
}

static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
  4003b0:	b580      	push	{r7, lr}
  4003b2:	b082      	sub	sp, #8
  4003b4:	af00      	add	r7, sp, #0
  4003b6:	6078      	str	r0, [r7, #4]
  4003b8:	6039      	str	r1, [r7, #0]
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
  4003ba:	683b      	ldr	r3, [r7, #0]
  4003bc:	2b00      	cmp	r3, #0
  4003be:	d108      	bne.n	4003d2 <pll_enable+0x22>
		pmc_disable_pllack(); // Always stop PLL first!
  4003c0:	4b09      	ldr	r3, [pc, #36]	; (4003e8 <pll_enable+0x38>)
  4003c2:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  4003c4:	4a09      	ldr	r2, [pc, #36]	; (4003ec <pll_enable+0x3c>)
  4003c6:	687b      	ldr	r3, [r7, #4]
  4003c8:	681b      	ldr	r3, [r3, #0]
  4003ca:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
  4003ce:	6293      	str	r3, [r2, #40]	; 0x28
	} else {
		PMC->CKGR_UCKR = p_cfg->ctrl | CKGR_UCKR_UPLLEN;
	}
}
  4003d0:	e005      	b.n	4003de <pll_enable+0x2e>
		PMC->CKGR_UCKR = p_cfg->ctrl | CKGR_UCKR_UPLLEN;
  4003d2:	4a06      	ldr	r2, [pc, #24]	; (4003ec <pll_enable+0x3c>)
  4003d4:	687b      	ldr	r3, [r7, #4]
  4003d6:	681b      	ldr	r3, [r3, #0]
  4003d8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  4003dc:	61d3      	str	r3, [r2, #28]
}
  4003de:	bf00      	nop
  4003e0:	3708      	adds	r7, #8
  4003e2:	46bd      	mov	sp, r7
  4003e4:	bd80      	pop	{r7, pc}
  4003e6:	bf00      	nop
  4003e8:	004012c5 	.word	0x004012c5
  4003ec:	400e0600 	.word	0x400e0600

004003f0 <pll_is_locked>:
		PMC->CKGR_UCKR &= ~CKGR_UCKR_UPLLEN;
	}
}

static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
  4003f0:	b580      	push	{r7, lr}
  4003f2:	b082      	sub	sp, #8
  4003f4:	af00      	add	r7, sp, #0
  4003f6:	6078      	str	r0, [r7, #4]
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
  4003f8:	687b      	ldr	r3, [r7, #4]
  4003fa:	2b00      	cmp	r3, #0
  4003fc:	d103      	bne.n	400406 <pll_is_locked+0x16>
	return pmc_is_locked_pllack();
  4003fe:	4b05      	ldr	r3, [pc, #20]	; (400414 <pll_is_locked+0x24>)
  400400:	4798      	blx	r3
  400402:	4603      	mov	r3, r0
  400404:	e002      	b.n	40040c <pll_is_locked+0x1c>
	} else {
		return pmc_is_locked_upll();
  400406:	4b04      	ldr	r3, [pc, #16]	; (400418 <pll_is_locked+0x28>)
  400408:	4798      	blx	r3
  40040a:	4603      	mov	r3, r0
	}
}
  40040c:	4618      	mov	r0, r3
  40040e:	3708      	adds	r7, #8
  400410:	46bd      	mov	sp, r7
  400412:	bd80      	pop	{r7, pc}
  400414:	004012e1 	.word	0x004012e1
  400418:	004012fd 	.word	0x004012fd

0040041c <pll_enable_source>:

static inline void pll_enable_source(enum pll_source e_src)
{
  40041c:	b580      	push	{r7, lr}
  40041e:	b082      	sub	sp, #8
  400420:	af00      	add	r7, sp, #0
  400422:	4603      	mov	r3, r0
  400424:	71fb      	strb	r3, [r7, #7]
	switch (e_src) {
  400426:	79fb      	ldrb	r3, [r7, #7]
  400428:	3b03      	subs	r3, #3
  40042a:	2b04      	cmp	r3, #4
  40042c:	d808      	bhi.n	400440 <pll_enable_source+0x24>
	case PLL_SRC_MAINCK_4M_RC:
	case PLL_SRC_MAINCK_8M_RC:
	case PLL_SRC_MAINCK_12M_RC:
	case PLL_SRC_MAINCK_XTAL:
	case PLL_SRC_MAINCK_BYPASS:
		osc_enable(e_src);
  40042e:	79fb      	ldrb	r3, [r7, #7]
  400430:	4618      	mov	r0, r3
  400432:	4b06      	ldr	r3, [pc, #24]	; (40044c <pll_enable_source+0x30>)
  400434:	4798      	blx	r3
		osc_wait_ready(e_src);
  400436:	79fb      	ldrb	r3, [r7, #7]
  400438:	4618      	mov	r0, r3
  40043a:	4b05      	ldr	r3, [pc, #20]	; (400450 <pll_enable_source+0x34>)
  40043c:	4798      	blx	r3
		break;
  40043e:	e000      	b.n	400442 <pll_enable_source+0x26>

	default:
		Assert(false);
		break;
  400440:	bf00      	nop
	}
}
  400442:	bf00      	nop
  400444:	3708      	adds	r7, #8
  400446:	46bd      	mov	sp, r7
  400448:	bd80      	pop	{r7, pc}
  40044a:	bf00      	nop
  40044c:	004001ad 	.word	0x004001ad
  400450:	00400319 	.word	0x00400319

00400454 <pll_wait_for_lock>:
 *
 * \retval STATUS_OK The PLL is now locked.
 * \retval ERR_TIMEOUT Timed out waiting for PLL to become locked.
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
  400454:	b580      	push	{r7, lr}
  400456:	b082      	sub	sp, #8
  400458:	af00      	add	r7, sp, #0
  40045a:	6078      	str	r0, [r7, #4]
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  40045c:	bf00      	nop
  40045e:	6878      	ldr	r0, [r7, #4]
  400460:	4b04      	ldr	r3, [pc, #16]	; (400474 <pll_wait_for_lock+0x20>)
  400462:	4798      	blx	r3
  400464:	4603      	mov	r3, r0
  400466:	2b00      	cmp	r3, #0
  400468:	d0f9      	beq.n	40045e <pll_wait_for_lock+0xa>
		/* Do nothing */
	}

	return 0;
  40046a:	2300      	movs	r3, #0
}
  40046c:	4618      	mov	r0, r3
  40046e:	3708      	adds	r7, #8
  400470:	46bd      	mov	sp, r7
  400472:	bd80      	pop	{r7, pc}
  400474:	004003f1 	.word	0x004003f1

00400478 <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern uint32_t sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
  400478:	b580      	push	{r7, lr}
  40047a:	af00      	add	r7, sp, #0
	} else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_MAINCK_BYPASS) {
		return OSC_MAINCK_BYPASS_HZ;
	}
#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		return pll_get_default_rate(0);
  40047c:	2006      	movs	r0, #6
  40047e:	4b05      	ldr	r3, [pc, #20]	; (400494 <sysclk_get_main_hz+0x1c>)
  400480:	4798      	blx	r3
  400482:	4602      	mov	r2, r0
  400484:	4613      	mov	r3, r2
  400486:	009b      	lsls	r3, r3, #2
  400488:	4413      	add	r3, r2
  40048a:	009a      	lsls	r2, r3, #2
  40048c:	4413      	add	r3, r2
#endif
	else {
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
  40048e:	4618      	mov	r0, r3
  400490:	bd80      	pop	{r7, pc}
  400492:	bf00      	nop
  400494:	004002a5 	.word	0x004002a5

00400498 <sysclk_get_cpu_hz>:
 * clocks.
 *
 * \return Frequency of the CPU clock, in Hz.
 */
static inline uint32_t sysclk_get_cpu_hz(void)
{
  400498:	b580      	push	{r7, lr}
  40049a:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  40049c:	4b02      	ldr	r3, [pc, #8]	; (4004a8 <sysclk_get_cpu_hz+0x10>)
  40049e:	4798      	blx	r3
  4004a0:	4603      	mov	r3, r0
		((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 :
			(1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos)));
}
  4004a2:	4618      	mov	r0, r3
  4004a4:	bd80      	pop	{r7, pc}
  4004a6:	bf00      	nop
  4004a8:	00400479 	.word	0x00400479

004004ac <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  4004ac:	b590      	push	{r4, r7, lr}
  4004ae:	b083      	sub	sp, #12
  4004b0:	af00      	add	r7, sp, #0
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  4004b2:	4813      	ldr	r0, [pc, #76]	; (400500 <sysclk_init+0x54>)
  4004b4:	4b13      	ldr	r3, [pc, #76]	; (400504 <sysclk_init+0x58>)
  4004b6:	4798      	blx	r3
		pmc_switch_mck_to_mainck(CONFIG_SYSCLK_PRES);
	}

#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
  4004b8:	2006      	movs	r0, #6
  4004ba:	4b13      	ldr	r3, [pc, #76]	; (400508 <sysclk_init+0x5c>)
  4004bc:	4798      	blx	r3
		pll_config_defaults(&pllcfg, 0);
  4004be:	1d38      	adds	r0, r7, #4
  4004c0:	2319      	movs	r3, #25
  4004c2:	2201      	movs	r2, #1
  4004c4:	2106      	movs	r1, #6
  4004c6:	4c11      	ldr	r4, [pc, #68]	; (40050c <sysclk_init+0x60>)
  4004c8:	47a0      	blx	r4
		pll_enable(&pllcfg, 0);
  4004ca:	1d3b      	adds	r3, r7, #4
  4004cc:	2100      	movs	r1, #0
  4004ce:	4618      	mov	r0, r3
  4004d0:	4b0f      	ldr	r3, [pc, #60]	; (400510 <sysclk_init+0x64>)
  4004d2:	4798      	blx	r3
		pll_wait_for_lock(0);
  4004d4:	2000      	movs	r0, #0
  4004d6:	4b0f      	ldr	r3, [pc, #60]	; (400514 <sysclk_init+0x68>)
  4004d8:	4798      	blx	r3
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
  4004da:	2002      	movs	r0, #2
  4004dc:	4b0e      	ldr	r3, [pc, #56]	; (400518 <sysclk_init+0x6c>)
  4004de:	4798      	blx	r3
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  4004e0:	2000      	movs	r0, #0
  4004e2:	4b0e      	ldr	r3, [pc, #56]	; (40051c <sysclk_init+0x70>)
  4004e4:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}
	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  4004e6:	4b0e      	ldr	r3, [pc, #56]	; (400520 <sysclk_init+0x74>)
  4004e8:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  4004ea:	4b0e      	ldr	r3, [pc, #56]	; (400524 <sysclk_init+0x78>)
  4004ec:	4798      	blx	r3
  4004ee:	4603      	mov	r3, r0
  4004f0:	4618      	mov	r0, r3
  4004f2:	4b04      	ldr	r3, [pc, #16]	; (400504 <sysclk_init+0x58>)
  4004f4:	4798      	blx	r3

#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
	/* Signal that the internal frequencies are setup */
	sysclk_initialized = 1;
#endif
}
  4004f6:	bf00      	nop
  4004f8:	370c      	adds	r7, #12
  4004fa:	46bd      	mov	sp, r7
  4004fc:	bd90      	pop	{r4, r7, pc}
  4004fe:	bf00      	nop
  400500:	11e1a300 	.word	0x11e1a300
  400504:	00401989 	.word	0x00401989
  400508:	0040041d 	.word	0x0040041d
  40050c:	00400345 	.word	0x00400345
  400510:	004003b1 	.word	0x004003b1
  400514:	00400455 	.word	0x00400455
  400518:	00401055 	.word	0x00401055
  40051c:	004010d1 	.word	0x004010d1
  400520:	00401821 	.word	0x00401821
  400524:	00400499 	.word	0x00400499

00400528 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
  400528:	b580      	push	{r7, lr}
  40052a:	b086      	sub	sp, #24
  40052c:	af00      	add	r7, sp, #0
  40052e:	60f8      	str	r0, [r7, #12]
  400530:	60b9      	str	r1, [r7, #8]
  400532:	607a      	str	r2, [r7, #4]
	int nChars = 0;
  400534:	2300      	movs	r3, #0
  400536:	617b      	str	r3, [r7, #20]

	if (file != 0) {
  400538:	68fb      	ldr	r3, [r7, #12]
  40053a:	2b00      	cmp	r3, #0
  40053c:	d012      	beq.n	400564 <_read+0x3c>
		return -1;
  40053e:	f04f 33ff 	mov.w	r3, #4294967295
  400542:	e013      	b.n	40056c <_read+0x44>
	}

	for (; len > 0; --len) {
		ptr_get(stdio_base, ptr);
  400544:	4b0b      	ldr	r3, [pc, #44]	; (400574 <_read+0x4c>)
  400546:	681b      	ldr	r3, [r3, #0]
  400548:	4a0b      	ldr	r2, [pc, #44]	; (400578 <_read+0x50>)
  40054a:	6812      	ldr	r2, [r2, #0]
  40054c:	68b9      	ldr	r1, [r7, #8]
  40054e:	4610      	mov	r0, r2
  400550:	4798      	blx	r3
		ptr++;
  400552:	68bb      	ldr	r3, [r7, #8]
  400554:	3301      	adds	r3, #1
  400556:	60bb      	str	r3, [r7, #8]
		nChars++;
  400558:	697b      	ldr	r3, [r7, #20]
  40055a:	3301      	adds	r3, #1
  40055c:	617b      	str	r3, [r7, #20]
	for (; len > 0; --len) {
  40055e:	687b      	ldr	r3, [r7, #4]
  400560:	3b01      	subs	r3, #1
  400562:	607b      	str	r3, [r7, #4]
  400564:	687b      	ldr	r3, [r7, #4]
  400566:	2b00      	cmp	r3, #0
  400568:	dcec      	bgt.n	400544 <_read+0x1c>
	}
	return nChars;
  40056a:	697b      	ldr	r3, [r7, #20]
}
  40056c:	4618      	mov	r0, r3
  40056e:	3718      	adds	r7, #24
  400570:	46bd      	mov	sp, r7
  400572:	bd80      	pop	{r7, pc}
  400574:	20400a88 	.word	0x20400a88
  400578:	20400a90 	.word	0x20400a90

0040057c <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len);

int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
  40057c:	b580      	push	{r7, lr}
  40057e:	b086      	sub	sp, #24
  400580:	af00      	add	r7, sp, #0
  400582:	60f8      	str	r0, [r7, #12]
  400584:	60b9      	str	r1, [r7, #8]
  400586:	607a      	str	r2, [r7, #4]
	int nChars = 0;
  400588:	2300      	movs	r3, #0
  40058a:	617b      	str	r3, [r7, #20]

	if ((file != 1) && (file != 2) && (file!=3)) {
  40058c:	68fb      	ldr	r3, [r7, #12]
  40058e:	2b01      	cmp	r3, #1
  400590:	d01e      	beq.n	4005d0 <_write+0x54>
  400592:	68fb      	ldr	r3, [r7, #12]
  400594:	2b02      	cmp	r3, #2
  400596:	d01b      	beq.n	4005d0 <_write+0x54>
  400598:	68fb      	ldr	r3, [r7, #12]
  40059a:	2b03      	cmp	r3, #3
  40059c:	d018      	beq.n	4005d0 <_write+0x54>
		return -1;
  40059e:	f04f 33ff 	mov.w	r3, #4294967295
  4005a2:	e019      	b.n	4005d8 <_write+0x5c>
	}

	for (; len != 0; --len) {
		if (ptr_put(stdio_base, *ptr++) < 0) {
  4005a4:	4b0e      	ldr	r3, [pc, #56]	; (4005e0 <_write+0x64>)
  4005a6:	681a      	ldr	r2, [r3, #0]
  4005a8:	4b0e      	ldr	r3, [pc, #56]	; (4005e4 <_write+0x68>)
  4005aa:	6818      	ldr	r0, [r3, #0]
  4005ac:	68bb      	ldr	r3, [r7, #8]
  4005ae:	1c59      	adds	r1, r3, #1
  4005b0:	60b9      	str	r1, [r7, #8]
  4005b2:	781b      	ldrb	r3, [r3, #0]
  4005b4:	4619      	mov	r1, r3
  4005b6:	4790      	blx	r2
  4005b8:	4603      	mov	r3, r0
  4005ba:	2b00      	cmp	r3, #0
  4005bc:	da02      	bge.n	4005c4 <_write+0x48>
			return -1;
  4005be:	f04f 33ff 	mov.w	r3, #4294967295
  4005c2:	e009      	b.n	4005d8 <_write+0x5c>
		}
		++nChars;
  4005c4:	697b      	ldr	r3, [r7, #20]
  4005c6:	3301      	adds	r3, #1
  4005c8:	617b      	str	r3, [r7, #20]
	for (; len != 0; --len) {
  4005ca:	687b      	ldr	r3, [r7, #4]
  4005cc:	3b01      	subs	r3, #1
  4005ce:	607b      	str	r3, [r7, #4]
  4005d0:	687b      	ldr	r3, [r7, #4]
  4005d2:	2b00      	cmp	r3, #0
  4005d4:	d1e6      	bne.n	4005a4 <_write+0x28>
	}
	return nChars;
  4005d6:	697b      	ldr	r3, [r7, #20]
}
  4005d8:	4618      	mov	r0, r3
  4005da:	3718      	adds	r7, #24
  4005dc:	46bd      	mov	sp, r7
  4005de:	bd80      	pop	{r7, pc}
  4005e0:	20400a8c 	.word	0x20400a8c
  4005e4:	20400a90 	.word	0x20400a90

004005e8 <SCB_EnableICache>:
/** \brief Enable I-Cache

    The function turns on I-Cache
  */
__STATIC_INLINE void SCB_EnableICache(void)
{
  4005e8:	b480      	push	{r7}
  4005ea:	af00      	add	r7, sp, #0
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
  4005ec:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  4005f0:	f3bf 8f6f 	isb	sy
  #if (__ICACHE_PRESENT == 1)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0;                       // invalidate I-Cache
  4005f4:	4b09      	ldr	r3, [pc, #36]	; (40061c <SCB_EnableICache+0x34>)
  4005f6:	2200      	movs	r2, #0
  4005f8:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
    SCB->CCR |=  SCB_CCR_IC_Msk;            // enable I-Cache
  4005fc:	4a07      	ldr	r2, [pc, #28]	; (40061c <SCB_EnableICache+0x34>)
  4005fe:	4b07      	ldr	r3, [pc, #28]	; (40061c <SCB_EnableICache+0x34>)
  400600:	695b      	ldr	r3, [r3, #20]
  400602:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  400606:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb");
  400608:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  40060c:	f3bf 8f6f 	isb	sy
    __DSB();
    __ISB();
  #endif
}
  400610:	bf00      	nop
  400612:	46bd      	mov	sp, r7
  400614:	f85d 7b04 	ldr.w	r7, [sp], #4
  400618:	4770      	bx	lr
  40061a:	bf00      	nop
  40061c:	e000ed00 	.word	0xe000ed00

00400620 <SCB_EnableDCache>:
/** \brief Enable D-Cache

    The function turns on D-Cache
  */
__STATIC_INLINE void SCB_EnableDCache(void)
{
  400620:	b480      	push	{r7}
  400622:	b08b      	sub	sp, #44	; 0x2c
  400624:	af00      	add	r7, sp, #0
  #if (__DCACHE_PRESENT == 1)
    uint32_t ccsidr, sshift, wshift, sw;
    uint32_t sets, ways;

    ccsidr  = SCB->CCSIDR;
  400626:	4b26      	ldr	r3, [pc, #152]	; (4006c0 <SCB_EnableDCache+0xa0>)
  400628:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
  40062c:	61fb      	str	r3, [r7, #28]
    sets    = CCSIDR_SETS(ccsidr);
  40062e:	69fb      	ldr	r3, [r7, #28]
  400630:	0b5b      	lsrs	r3, r3, #13
  400632:	f3c3 030e 	ubfx	r3, r3, #0, #15
  400636:	627b      	str	r3, [r7, #36]	; 0x24
    sshift  = CCSIDR_LSSHIFT(ccsidr) + 4;
  400638:	69fb      	ldr	r3, [r7, #28]
  40063a:	f003 0307 	and.w	r3, r3, #7
  40063e:	3304      	adds	r3, #4
  400640:	61bb      	str	r3, [r7, #24]
    ways    = CCSIDR_WAYS(ccsidr);
  400642:	69fb      	ldr	r3, [r7, #28]
  400644:	08db      	lsrs	r3, r3, #3
  400646:	f3c3 0309 	ubfx	r3, r3, #0, #10
  40064a:	617b      	str	r3, [r7, #20]
  40064c:	697b      	ldr	r3, [r7, #20]
  40064e:	60bb      	str	r3, [r7, #8]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
  uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
  400650:	68bb      	ldr	r3, [r7, #8]
  400652:	fab3 f383 	clz	r3, r3
  400656:	607b      	str	r3, [r7, #4]
   return ((uint8_t) result);    /* Add explicit type cast here */
  400658:	687b      	ldr	r3, [r7, #4]
  40065a:	b2db      	uxtb	r3, r3
    wshift  = __CLZ(ways) & 0x1f;
  40065c:	f003 031f 	and.w	r3, r3, #31
  400660:	613b      	str	r3, [r7, #16]
  __ASM volatile ("dsb");
  400662:	f3bf 8f4f 	dsb	sy

    __DSB();

    do {                                    // invalidate D-Cache
         int32_t tmpways = ways;
  400666:	697b      	ldr	r3, [r7, #20]
  400668:	623b      	str	r3, [r7, #32]
         do {
              sw = ((tmpways << wshift) | (sets << sshift));
  40066a:	6a3a      	ldr	r2, [r7, #32]
  40066c:	693b      	ldr	r3, [r7, #16]
  40066e:	fa02 f303 	lsl.w	r3, r2, r3
  400672:	4619      	mov	r1, r3
  400674:	6a7a      	ldr	r2, [r7, #36]	; 0x24
  400676:	69bb      	ldr	r3, [r7, #24]
  400678:	fa02 f303 	lsl.w	r3, r2, r3
  40067c:	430b      	orrs	r3, r1
  40067e:	60fb      	str	r3, [r7, #12]
              SCB->DCISW = sw;
  400680:	4a0f      	ldr	r2, [pc, #60]	; (4006c0 <SCB_EnableDCache+0xa0>)
  400682:	68fb      	ldr	r3, [r7, #12]
  400684:	f8c2 3260 	str.w	r3, [r2, #608]	; 0x260
            } while(tmpways--);
  400688:	6a3b      	ldr	r3, [r7, #32]
  40068a:	1e5a      	subs	r2, r3, #1
  40068c:	623a      	str	r2, [r7, #32]
  40068e:	2b00      	cmp	r3, #0
  400690:	d1eb      	bne.n	40066a <SCB_EnableDCache+0x4a>
        } while(sets--);
  400692:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  400694:	1e5a      	subs	r2, r3, #1
  400696:	627a      	str	r2, [r7, #36]	; 0x24
  400698:	2b00      	cmp	r3, #0
  40069a:	d1e4      	bne.n	400666 <SCB_EnableDCache+0x46>
  40069c:	f3bf 8f4f 	dsb	sy
    __DSB();

    SCB->CCR |=  SCB_CCR_DC_Msk;            // enable D-Cache
  4006a0:	4a07      	ldr	r2, [pc, #28]	; (4006c0 <SCB_EnableDCache+0xa0>)
  4006a2:	4b07      	ldr	r3, [pc, #28]	; (4006c0 <SCB_EnableDCache+0xa0>)
  4006a4:	695b      	ldr	r3, [r3, #20]
  4006a6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  4006aa:	6153      	str	r3, [r2, #20]
  4006ac:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  4006b0:	f3bf 8f6f 	isb	sy

    __DSB();
    __ISB();
  #endif
}
  4006b4:	bf00      	nop
  4006b6:	372c      	adds	r7, #44	; 0x2c
  4006b8:	46bd      	mov	sp, r7
  4006ba:	f85d 7b04 	ldr.w	r7, [sp], #4
  4006be:	4770      	bx	lr
  4006c0:	e000ed00 	.word	0xe000ed00

004006c4 <sysclk_enable_peripheral_clock>:
 * \brief Enable a peripheral's clock.
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
  4006c4:	b580      	push	{r7, lr}
  4006c6:	b082      	sub	sp, #8
  4006c8:	af00      	add	r7, sp, #0
  4006ca:	6078      	str	r0, [r7, #4]
	pmc_enable_periph_clk(ul_id);
  4006cc:	6878      	ldr	r0, [r7, #4]
  4006ce:	4b03      	ldr	r3, [pc, #12]	; (4006dc <sysclk_enable_peripheral_clock+0x18>)
  4006d0:	4798      	blx	r3
}
  4006d2:	bf00      	nop
  4006d4:	3708      	adds	r7, #8
  4006d6:	46bd      	mov	sp, r7
  4006d8:	bd80      	pop	{r7, pc}
  4006da:	bf00      	nop
  4006dc:	00401319 	.word	0x00401319

004006e0 <ioport_init>:
 *
 * This function must be called before using any other functions in the IOPORT
 * service.
 */
static inline void ioport_init(void)
{
  4006e0:	b580      	push	{r7, lr}
  4006e2:	af00      	add	r7, sp, #0
}

__always_inline static void arch_ioport_init(void)
{
#ifdef ID_PIOA
	sysclk_enable_peripheral_clock(ID_PIOA);
  4006e4:	200a      	movs	r0, #10
  4006e6:	4b08      	ldr	r3, [pc, #32]	; (400708 <ioport_init+0x28>)
  4006e8:	4798      	blx	r3
#endif
#ifdef ID_PIOB
	sysclk_enable_peripheral_clock(ID_PIOB);
  4006ea:	200b      	movs	r0, #11
  4006ec:	4b06      	ldr	r3, [pc, #24]	; (400708 <ioport_init+0x28>)
  4006ee:	4798      	blx	r3
#endif
#ifdef ID_PIOC
	sysclk_enable_peripheral_clock(ID_PIOC);
  4006f0:	200c      	movs	r0, #12
  4006f2:	4b05      	ldr	r3, [pc, #20]	; (400708 <ioport_init+0x28>)
  4006f4:	4798      	blx	r3
#endif
#ifdef ID_PIOD
	sysclk_enable_peripheral_clock(ID_PIOD);
  4006f6:	2010      	movs	r0, #16
  4006f8:	4b03      	ldr	r3, [pc, #12]	; (400708 <ioport_init+0x28>)
  4006fa:	4798      	blx	r3
#endif
#ifdef ID_PIOE
	sysclk_enable_peripheral_clock(ID_PIOE);
  4006fc:	2011      	movs	r0, #17
  4006fe:	4b02      	ldr	r3, [pc, #8]	; (400708 <ioport_init+0x28>)
  400700:	4798      	blx	r3
	arch_ioport_init();
}
  400702:	bf00      	nop
  400704:	bd80      	pop	{r7, pc}
  400706:	bf00      	nop
  400708:	004006c5 	.word	0x004006c5

0040070c <ioport_disable_pin>:
 *        IOPORT_CREATE_PIN().
 *
 * \param pin IOPORT pin to disable
 */
static inline void ioport_disable_pin(ioport_pin_t pin)
{
  40070c:	b480      	push	{r7}
  40070e:	b089      	sub	sp, #36	; 0x24
  400710:	af00      	add	r7, sp, #0
  400712:	6078      	str	r0, [r7, #4]
  400714:	687b      	ldr	r3, [r7, #4]
  400716:	61fb      	str	r3, [r7, #28]
  400718:	69fb      	ldr	r3, [r7, #28]
  40071a:	61bb      	str	r3, [r7, #24]
	return pin >> 5;
  40071c:	69bb      	ldr	r3, [r7, #24]
  40071e:	095a      	lsrs	r2, r3, #5
  400720:	69fb      	ldr	r3, [r7, #28]
  400722:	617b      	str	r3, [r7, #20]
	return 1U << (pin & 0x1F);
  400724:	697b      	ldr	r3, [r7, #20]
  400726:	f003 031f 	and.w	r3, r3, #31
  40072a:	2101      	movs	r1, #1
  40072c:	fa01 f303 	lsl.w	r3, r1, r3
  400730:	613a      	str	r2, [r7, #16]
  400732:	60fb      	str	r3, [r7, #12]
  400734:	693b      	ldr	r3, [r7, #16]
  400736:	60bb      	str	r3, [r7, #8]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  400738:	68ba      	ldr	r2, [r7, #8]
  40073a:	4b06      	ldr	r3, [pc, #24]	; (400754 <ioport_disable_pin+0x48>)
  40073c:	4413      	add	r3, r2
  40073e:	025b      	lsls	r3, r3, #9
  400740:	461a      	mov	r2, r3
}

__always_inline static void arch_ioport_disable_port(ioport_port_t port,
		ioport_port_mask_t mask)
{
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  400742:	68fb      	ldr	r3, [r7, #12]
  400744:	6053      	str	r3, [r2, #4]
	arch_ioport_disable_pin(pin);
}
  400746:	bf00      	nop
  400748:	3724      	adds	r7, #36	; 0x24
  40074a:	46bd      	mov	sp, r7
  40074c:	f85d 7b04 	ldr.w	r7, [sp], #4
  400750:	4770      	bx	lr
  400752:	bf00      	nop
  400754:	00200707 	.word	0x00200707

00400758 <ioport_set_pin_mode>:
 *
 * \param pin IOPORT pin to configure
 * \param mode Mode masks to configure for the specified pin (\ref ioport_modes)
 */
static inline void ioport_set_pin_mode(ioport_pin_t pin, ioport_mode_t mode)
{
  400758:	b480      	push	{r7}
  40075a:	b08d      	sub	sp, #52	; 0x34
  40075c:	af00      	add	r7, sp, #0
  40075e:	6078      	str	r0, [r7, #4]
  400760:	6039      	str	r1, [r7, #0]
  400762:	687b      	ldr	r3, [r7, #4]
  400764:	62fb      	str	r3, [r7, #44]	; 0x2c
  400766:	683b      	ldr	r3, [r7, #0]
  400768:	62bb      	str	r3, [r7, #40]	; 0x28
  40076a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  40076c:	627b      	str	r3, [r7, #36]	; 0x24
	return pin >> 5;
  40076e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  400770:	095a      	lsrs	r2, r3, #5
  400772:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  400774:	623b      	str	r3, [r7, #32]
	return 1U << (pin & 0x1F);
  400776:	6a3b      	ldr	r3, [r7, #32]
  400778:	f003 031f 	and.w	r3, r3, #31
  40077c:	2101      	movs	r1, #1
  40077e:	fa01 f303 	lsl.w	r3, r1, r3
  400782:	61fa      	str	r2, [r7, #28]
  400784:	61bb      	str	r3, [r7, #24]
  400786:	6abb      	ldr	r3, [r7, #40]	; 0x28
  400788:	617b      	str	r3, [r7, #20]
  40078a:	69fb      	ldr	r3, [r7, #28]
  40078c:	613b      	str	r3, [r7, #16]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  40078e:	693a      	ldr	r2, [r7, #16]
  400790:	4b37      	ldr	r3, [pc, #220]	; (400870 <ioport_set_pin_mode+0x118>)
  400792:	4413      	add	r3, r2
  400794:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_set_port_mode(ioport_port_t port,
		ioport_port_mask_t mask, ioport_mode_t mode)
{
	Pio *base = arch_ioport_port_to_base(port);
  400796:	60fb      	str	r3, [r7, #12]

	if (mode & IOPORT_MODE_PULLUP) {
  400798:	697b      	ldr	r3, [r7, #20]
  40079a:	f003 0308 	and.w	r3, r3, #8
  40079e:	2b00      	cmp	r3, #0
  4007a0:	d003      	beq.n	4007aa <ioport_set_pin_mode+0x52>
		base->PIO_PUER = mask;
  4007a2:	68fb      	ldr	r3, [r7, #12]
  4007a4:	69ba      	ldr	r2, [r7, #24]
  4007a6:	665a      	str	r2, [r3, #100]	; 0x64
  4007a8:	e002      	b.n	4007b0 <ioport_set_pin_mode+0x58>
	} else {
		base->PIO_PUDR = mask;
  4007aa:	68fb      	ldr	r3, [r7, #12]
  4007ac:	69ba      	ldr	r2, [r7, #24]
  4007ae:	661a      	str	r2, [r3, #96]	; 0x60
	}

#if defined(IOPORT_MODE_PULLDOWN)
	if (mode & IOPORT_MODE_PULLDOWN) {
  4007b0:	697b      	ldr	r3, [r7, #20]
  4007b2:	f003 0310 	and.w	r3, r3, #16
  4007b6:	2b00      	cmp	r3, #0
  4007b8:	d004      	beq.n	4007c4 <ioport_set_pin_mode+0x6c>
		base->PIO_PPDER = mask;
  4007ba:	68fb      	ldr	r3, [r7, #12]
  4007bc:	69ba      	ldr	r2, [r7, #24]
  4007be:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
  4007c2:	e003      	b.n	4007cc <ioport_set_pin_mode+0x74>
	} else {
		base->PIO_PPDDR = mask;
  4007c4:	68fb      	ldr	r3, [r7, #12]
  4007c6:	69ba      	ldr	r2, [r7, #24]
  4007c8:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
	}
#endif

	if (mode & IOPORT_MODE_OPEN_DRAIN) {
  4007cc:	697b      	ldr	r3, [r7, #20]
  4007ce:	f003 0320 	and.w	r3, r3, #32
  4007d2:	2b00      	cmp	r3, #0
  4007d4:	d003      	beq.n	4007de <ioport_set_pin_mode+0x86>
		base->PIO_MDER = mask;
  4007d6:	68fb      	ldr	r3, [r7, #12]
  4007d8:	69ba      	ldr	r2, [r7, #24]
  4007da:	651a      	str	r2, [r3, #80]	; 0x50
  4007dc:	e002      	b.n	4007e4 <ioport_set_pin_mode+0x8c>
	} else {
		base->PIO_MDDR = mask;
  4007de:	68fb      	ldr	r3, [r7, #12]
  4007e0:	69ba      	ldr	r2, [r7, #24]
  4007e2:	655a      	str	r2, [r3, #84]	; 0x54
	}

	if (mode & (IOPORT_MODE_GLITCH_FILTER | IOPORT_MODE_DEBOUNCE)) {
  4007e4:	697b      	ldr	r3, [r7, #20]
  4007e6:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
  4007ea:	2b00      	cmp	r3, #0
  4007ec:	d003      	beq.n	4007f6 <ioport_set_pin_mode+0x9e>
		base->PIO_IFER = mask;
  4007ee:	68fb      	ldr	r3, [r7, #12]
  4007f0:	69ba      	ldr	r2, [r7, #24]
  4007f2:	621a      	str	r2, [r3, #32]
  4007f4:	e002      	b.n	4007fc <ioport_set_pin_mode+0xa4>
	} else {
		base->PIO_IFDR = mask;
  4007f6:	68fb      	ldr	r3, [r7, #12]
  4007f8:	69ba      	ldr	r2, [r7, #24]
  4007fa:	625a      	str	r2, [r3, #36]	; 0x24
	}

	if (mode & IOPORT_MODE_DEBOUNCE) {
  4007fc:	697b      	ldr	r3, [r7, #20]
  4007fe:	f003 0380 	and.w	r3, r3, #128	; 0x80
  400802:	2b00      	cmp	r3, #0
  400804:	d004      	beq.n	400810 <ioport_set_pin_mode+0xb8>
#if SAM3U || SAM3XA
		base->PIO_DIFSR = mask;
#else
		base->PIO_IFSCER = mask;
  400806:	68fb      	ldr	r3, [r7, #12]
  400808:	69ba      	ldr	r2, [r7, #24]
  40080a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  40080e:	e003      	b.n	400818 <ioport_set_pin_mode+0xc0>
#endif
	} else {
#if SAM3U || SAM3XA
		base->PIO_SCIFSR = mask;
#else
		base->PIO_IFSCDR = mask;
  400810:	68fb      	ldr	r3, [r7, #12]
  400812:	69ba      	ldr	r2, [r7, #24]
  400814:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		base->PIO_ABSR |= mask;
	} else {
		base->PIO_ABSR &= ~mask;
	}
#else
	if (mode & IOPORT_MODE_MUX_BIT0) {
  400818:	697b      	ldr	r3, [r7, #20]
  40081a:	f003 0301 	and.w	r3, r3, #1
  40081e:	2b00      	cmp	r3, #0
  400820:	d006      	beq.n	400830 <ioport_set_pin_mode+0xd8>
		base->PIO_ABCDSR[0] |= mask;
  400822:	68fb      	ldr	r3, [r7, #12]
  400824:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  400826:	69bb      	ldr	r3, [r7, #24]
  400828:	431a      	orrs	r2, r3
  40082a:	68fb      	ldr	r3, [r7, #12]
  40082c:	671a      	str	r2, [r3, #112]	; 0x70
  40082e:	e006      	b.n	40083e <ioport_set_pin_mode+0xe6>
	} else {
		base->PIO_ABCDSR[0] &= ~mask;
  400830:	68fb      	ldr	r3, [r7, #12]
  400832:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  400834:	69bb      	ldr	r3, [r7, #24]
  400836:	43db      	mvns	r3, r3
  400838:	401a      	ands	r2, r3
  40083a:	68fb      	ldr	r3, [r7, #12]
  40083c:	671a      	str	r2, [r3, #112]	; 0x70
	}

	if (mode & IOPORT_MODE_MUX_BIT1) {
  40083e:	697b      	ldr	r3, [r7, #20]
  400840:	f003 0302 	and.w	r3, r3, #2
  400844:	2b00      	cmp	r3, #0
  400846:	d006      	beq.n	400856 <ioport_set_pin_mode+0xfe>
		base->PIO_ABCDSR[1] |= mask;
  400848:	68fb      	ldr	r3, [r7, #12]
  40084a:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  40084c:	69bb      	ldr	r3, [r7, #24]
  40084e:	431a      	orrs	r2, r3
  400850:	68fb      	ldr	r3, [r7, #12]
  400852:	675a      	str	r2, [r3, #116]	; 0x74
	arch_ioport_set_pin_mode(pin, mode);
}
  400854:	e006      	b.n	400864 <ioport_set_pin_mode+0x10c>
	} else {
		base->PIO_ABCDSR[1] &= ~mask;
  400856:	68fb      	ldr	r3, [r7, #12]
  400858:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  40085a:	69bb      	ldr	r3, [r7, #24]
  40085c:	43db      	mvns	r3, r3
  40085e:	401a      	ands	r2, r3
  400860:	68fb      	ldr	r3, [r7, #12]
  400862:	675a      	str	r2, [r3, #116]	; 0x74
  400864:	bf00      	nop
  400866:	3734      	adds	r7, #52	; 0x34
  400868:	46bd      	mov	sp, r7
  40086a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40086e:	4770      	bx	lr
  400870:	00200707 	.word	0x00200707

00400874 <ioport_set_pin_dir>:
 * \param pin IOPORT pin to configure
 * \param dir Direction to set for the specified pin (\ref ioport_direction)
 */
static inline void ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
  400874:	b480      	push	{r7}
  400876:	b08d      	sub	sp, #52	; 0x34
  400878:	af00      	add	r7, sp, #0
  40087a:	6078      	str	r0, [r7, #4]
  40087c:	460b      	mov	r3, r1
  40087e:	70fb      	strb	r3, [r7, #3]
  400880:	687b      	ldr	r3, [r7, #4]
  400882:	62fb      	str	r3, [r7, #44]	; 0x2c
  400884:	78fb      	ldrb	r3, [r7, #3]
  400886:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
  40088a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  40088c:	627b      	str	r3, [r7, #36]	; 0x24
  40088e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  400890:	623b      	str	r3, [r7, #32]
	return pin >> 5;
  400892:	6a3b      	ldr	r3, [r7, #32]
  400894:	095b      	lsrs	r3, r3, #5
  400896:	61fb      	str	r3, [r7, #28]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  400898:	69fa      	ldr	r2, [r7, #28]
  40089a:	4b17      	ldr	r3, [pc, #92]	; (4008f8 <ioport_set_pin_dir+0x84>)
  40089c:	4413      	add	r3, r2
  40089e:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);
  4008a0:	61bb      	str	r3, [r7, #24]

	if (dir == IOPORT_DIR_OUTPUT) {
  4008a2:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
  4008a6:	2b01      	cmp	r3, #1
  4008a8:	d109      	bne.n	4008be <ioport_set_pin_dir+0x4a>
  4008aa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  4008ac:	617b      	str	r3, [r7, #20]
	return 1U << (pin & 0x1F);
  4008ae:	697b      	ldr	r3, [r7, #20]
  4008b0:	f003 031f 	and.w	r3, r3, #31
  4008b4:	2201      	movs	r2, #1
  4008b6:	409a      	lsls	r2, r3
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  4008b8:	69bb      	ldr	r3, [r7, #24]
  4008ba:	611a      	str	r2, [r3, #16]
  4008bc:	e00c      	b.n	4008d8 <ioport_set_pin_dir+0x64>
	} else if (dir == IOPORT_DIR_INPUT) {
  4008be:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
  4008c2:	2b00      	cmp	r3, #0
  4008c4:	d108      	bne.n	4008d8 <ioport_set_pin_dir+0x64>
  4008c6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  4008c8:	613b      	str	r3, [r7, #16]
	return 1U << (pin & 0x1F);
  4008ca:	693b      	ldr	r3, [r7, #16]
  4008cc:	f003 031f 	and.w	r3, r3, #31
  4008d0:	2201      	movs	r2, #1
  4008d2:	409a      	lsls	r2, r3
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  4008d4:	69bb      	ldr	r3, [r7, #24]
  4008d6:	615a      	str	r2, [r3, #20]
  4008d8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  4008da:	60fb      	str	r3, [r7, #12]
	return 1U << (pin & 0x1F);
  4008dc:	68fb      	ldr	r3, [r7, #12]
  4008de:	f003 031f 	and.w	r3, r3, #31
  4008e2:	2201      	movs	r2, #1
  4008e4:	409a      	lsls	r2, r3
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  4008e6:	69bb      	ldr	r3, [r7, #24]
  4008e8:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
	arch_ioport_set_pin_dir(pin, dir);
}
  4008ec:	bf00      	nop
  4008ee:	3734      	adds	r7, #52	; 0x34
  4008f0:	46bd      	mov	sp, r7
  4008f2:	f85d 7b04 	ldr.w	r7, [sp], #4
  4008f6:	4770      	bx	lr
  4008f8:	00200707 	.word	0x00200707

004008fc <ioport_set_pin_level>:
 *
 * \param pin IOPORT pin to configure
 * \param level Logical value of the pin
 */
static inline void ioport_set_pin_level(ioport_pin_t pin, bool level)
{
  4008fc:	b480      	push	{r7}
  4008fe:	b08b      	sub	sp, #44	; 0x2c
  400900:	af00      	add	r7, sp, #0
  400902:	6078      	str	r0, [r7, #4]
  400904:	460b      	mov	r3, r1
  400906:	70fb      	strb	r3, [r7, #3]
  400908:	687b      	ldr	r3, [r7, #4]
  40090a:	627b      	str	r3, [r7, #36]	; 0x24
  40090c:	78fb      	ldrb	r3, [r7, #3]
  40090e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  400912:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  400914:	61fb      	str	r3, [r7, #28]
  400916:	69fb      	ldr	r3, [r7, #28]
  400918:	61bb      	str	r3, [r7, #24]
	return pin >> 5;
  40091a:	69bb      	ldr	r3, [r7, #24]
  40091c:	095b      	lsrs	r3, r3, #5
  40091e:	617b      	str	r3, [r7, #20]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  400920:	697a      	ldr	r2, [r7, #20]
  400922:	4b10      	ldr	r3, [pc, #64]	; (400964 <ioport_set_pin_level+0x68>)
  400924:	4413      	add	r3, r2
  400926:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_set_pin_level(ioport_pin_t pin,
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);
  400928:	613b      	str	r3, [r7, #16]

	if (level) {
  40092a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
  40092e:	2b00      	cmp	r3, #0
  400930:	d009      	beq.n	400946 <ioport_set_pin_level+0x4a>
  400932:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  400934:	60fb      	str	r3, [r7, #12]
	return 1U << (pin & 0x1F);
  400936:	68fb      	ldr	r3, [r7, #12]
  400938:	f003 031f 	and.w	r3, r3, #31
  40093c:	2201      	movs	r2, #1
  40093e:	409a      	lsls	r2, r3
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  400940:	693b      	ldr	r3, [r7, #16]
  400942:	631a      	str	r2, [r3, #48]	; 0x30
	arch_ioport_set_pin_level(pin, level);
}
  400944:	e008      	b.n	400958 <ioport_set_pin_level+0x5c>
  400946:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  400948:	60bb      	str	r3, [r7, #8]
	return 1U << (pin & 0x1F);
  40094a:	68bb      	ldr	r3, [r7, #8]
  40094c:	f003 031f 	and.w	r3, r3, #31
  400950:	2201      	movs	r2, #1
  400952:	409a      	lsls	r2, r3
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  400954:	693b      	ldr	r3, [r7, #16]
  400956:	635a      	str	r2, [r3, #52]	; 0x34
  400958:	bf00      	nop
  40095a:	372c      	adds	r7, #44	; 0x2c
  40095c:	46bd      	mov	sp, r7
  40095e:	f85d 7b04 	ldr.w	r7, [sp], #4
  400962:	4770      	bx	lr
  400964:	00200707 	.word	0x00200707

00400968 <ioport_set_pin_sense_mode>:
 * \param pin IOPORT pin to configure
 * \param pin_sense Edge to sense for the pin (\ref ioport_sense)
 */
static inline void ioport_set_pin_sense_mode(ioport_pin_t pin,
		enum ioport_sense pin_sense)
{
  400968:	b480      	push	{r7}
  40096a:	b08d      	sub	sp, #52	; 0x34
  40096c:	af00      	add	r7, sp, #0
  40096e:	6078      	str	r0, [r7, #4]
  400970:	460b      	mov	r3, r1
  400972:	70fb      	strb	r3, [r7, #3]
  400974:	687b      	ldr	r3, [r7, #4]
  400976:	62fb      	str	r3, [r7, #44]	; 0x2c
  400978:	78fb      	ldrb	r3, [r7, #3]
  40097a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
  40097e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  400980:	627b      	str	r3, [r7, #36]	; 0x24
	return pin >> 5;
  400982:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  400984:	095a      	lsrs	r2, r3, #5
  400986:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  400988:	623b      	str	r3, [r7, #32]
	return 1U << (pin & 0x1F);
  40098a:	6a3b      	ldr	r3, [r7, #32]
  40098c:	f003 031f 	and.w	r3, r3, #31
  400990:	2101      	movs	r1, #1
  400992:	fa01 f303 	lsl.w	r3, r1, r3
  400996:	61fa      	str	r2, [r7, #28]
  400998:	61bb      	str	r3, [r7, #24]
  40099a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
  40099e:	75fb      	strb	r3, [r7, #23]
  4009a0:	69fb      	ldr	r3, [r7, #28]
  4009a2:	613b      	str	r3, [r7, #16]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  4009a4:	693a      	ldr	r2, [r7, #16]
  4009a6:	4b23      	ldr	r3, [pc, #140]	; (400a34 <ioport_set_pin_sense_mode+0xcc>)
  4009a8:	4413      	add	r3, r2
  4009aa:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_set_port_sense_mode(ioport_port_t port,
		ioport_port_mask_t mask, enum ioport_sense pin_sense)
{
	Pio *base = arch_ioport_port_to_base(port);
  4009ac:	60fb      	str	r3, [r7, #12]
	 *       1       0         0    IOPORT_SENSE_FALLING
	 *       1       0         1    IOPORT_SENSE_RISING
	 *       1       1         0    IOPORT_SENSE_LEVEL_LOW
	 *       1       1         1    IOPORT_SENSE_LEVEL_HIGH
	 */
	switch(pin_sense) {
  4009ae:	7dfb      	ldrb	r3, [r7, #23]
  4009b0:	3b01      	subs	r3, #1
  4009b2:	2b03      	cmp	r3, #3
  4009b4:	d82e      	bhi.n	400a14 <ioport_set_pin_sense_mode+0xac>
  4009b6:	a201      	add	r2, pc, #4	; (adr r2, 4009bc <ioport_set_pin_sense_mode+0x54>)
  4009b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4009bc:	004009f1 	.word	0x004009f1
  4009c0:	00400a03 	.word	0x00400a03
  4009c4:	004009cd 	.word	0x004009cd
  4009c8:	004009df 	.word	0x004009df
	case IOPORT_SENSE_LEVEL_LOW:
		base->PIO_LSR = mask;
  4009cc:	68fb      	ldr	r3, [r7, #12]
  4009ce:	69ba      	ldr	r2, [r7, #24]
  4009d0:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
		base->PIO_FELLSR = mask;
  4009d4:	68fb      	ldr	r3, [r7, #12]
  4009d6:	69ba      	ldr	r2, [r7, #24]
  4009d8:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
  4009dc:	e01f      	b.n	400a1e <ioport_set_pin_sense_mode+0xb6>
		break;
	case IOPORT_SENSE_LEVEL_HIGH:
		base->PIO_LSR = mask;
  4009de:	68fb      	ldr	r3, [r7, #12]
  4009e0:	69ba      	ldr	r2, [r7, #24]
  4009e2:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
		base->PIO_REHLSR = mask;
  4009e6:	68fb      	ldr	r3, [r7, #12]
  4009e8:	69ba      	ldr	r2, [r7, #24]
  4009ea:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
  4009ee:	e016      	b.n	400a1e <ioport_set_pin_sense_mode+0xb6>
		break;
	case IOPORT_SENSE_FALLING:
		base->PIO_ESR = mask;
  4009f0:	68fb      	ldr	r3, [r7, #12]
  4009f2:	69ba      	ldr	r2, [r7, #24]
  4009f4:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		base->PIO_FELLSR = mask;
  4009f8:	68fb      	ldr	r3, [r7, #12]
  4009fa:	69ba      	ldr	r2, [r7, #24]
  4009fc:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
  400a00:	e00d      	b.n	400a1e <ioport_set_pin_sense_mode+0xb6>
		break;
	case IOPORT_SENSE_RISING:
		base->PIO_ESR = mask;
  400a02:	68fb      	ldr	r3, [r7, #12]
  400a04:	69ba      	ldr	r2, [r7, #24]
  400a06:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		base->PIO_REHLSR = mask;
  400a0a:	68fb      	ldr	r3, [r7, #12]
  400a0c:	69ba      	ldr	r2, [r7, #24]
  400a0e:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
  400a12:	e004      	b.n	400a1e <ioport_set_pin_sense_mode+0xb6>
		break;
	default:
		base->PIO_AIMDR = mask;
  400a14:	68fb      	ldr	r3, [r7, #12]
  400a16:	69ba      	ldr	r2, [r7, #24]
  400a18:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
	arch_ioport_set_pin_sense_mode(pin, pin_sense);
}
  400a1c:	e003      	b.n	400a26 <ioport_set_pin_sense_mode+0xbe>
		return;
	}
	base->PIO_AIMER = mask;
  400a1e:	68fb      	ldr	r3, [r7, #12]
  400a20:	69ba      	ldr	r2, [r7, #24]
  400a22:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
  400a26:	bf00      	nop
  400a28:	3734      	adds	r7, #52	; 0x34
  400a2a:	46bd      	mov	sp, r7
  400a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
  400a30:	4770      	bx	lr
  400a32:	bf00      	nop
  400a34:	00200707 	.word	0x00200707

00400a38 <tcm_disable>:
/** \brief  TCM memory Disable

	The function enables TCM memories
 */
static inline void tcm_disable(void) 
{
  400a38:	b480      	push	{r7}
  400a3a:	af00      	add	r7, sp, #0
  __ASM volatile ("dsb");
  400a3c:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400a40:	f3bf 8f6f 	isb	sy

	__DSB();
	__ISB();
	SCB->ITCMCR &= ~(uint32_t)(1UL);
  400a44:	4a0c      	ldr	r2, [pc, #48]	; (400a78 <tcm_disable+0x40>)
  400a46:	4b0c      	ldr	r3, [pc, #48]	; (400a78 <tcm_disable+0x40>)
  400a48:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
  400a4c:	f023 0301 	bic.w	r3, r3, #1
  400a50:	f8c2 3290 	str.w	r3, [r2, #656]	; 0x290
	SCB->DTCMCR &= ~(uint32_t)SCB_DTCMCR_EN_Msk;
  400a54:	4a08      	ldr	r2, [pc, #32]	; (400a78 <tcm_disable+0x40>)
  400a56:	4b08      	ldr	r3, [pc, #32]	; (400a78 <tcm_disable+0x40>)
  400a58:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
  400a5c:	f023 0301 	bic.w	r3, r3, #1
  400a60:	f8c2 3294 	str.w	r3, [r2, #660]	; 0x294
  __ASM volatile ("dsb");
  400a64:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400a68:	f3bf 8f6f 	isb	sy
	__DSB();
	__ISB();
}
  400a6c:	bf00      	nop
  400a6e:	46bd      	mov	sp, r7
  400a70:	f85d 7b04 	ldr.w	r7, [sp], #4
  400a74:	4770      	bx	lr
  400a76:	bf00      	nop
  400a78:	e000ed00 	.word	0xe000ed00

00400a7c <board_init>:
#endif

void board_init(void)
{
  400a7c:	b580      	push	{r7, lr}
  400a7e:	af00      	add	r7, sp, #0
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  400a80:	4b1e      	ldr	r3, [pc, #120]	; (400afc <board_init+0x80>)
  400a82:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  400a86:	605a      	str	r2, [r3, #4]
	_setup_memory_region();
#endif

#ifdef CONF_BOARD_ENABLE_CACHE
	/* Enabling the Cache */
	SCB_EnableICache(); 
  400a88:	4b1d      	ldr	r3, [pc, #116]	; (400b00 <board_init+0x84>)
  400a8a:	4798      	blx	r3
	SCB_EnableDCache();
  400a8c:	4b1d      	ldr	r3, [pc, #116]	; (400b04 <board_init+0x88>)
  400a8e:	4798      	blx	r3
		*dst++ = *src++;
	}
#endif
#else
	/* TCM Configuration */
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  400a90:	4b1d      	ldr	r3, [pc, #116]	; (400b08 <board_init+0x8c>)
  400a92:	4a1e      	ldr	r2, [pc, #120]	; (400b0c <board_init+0x90>)
  400a94:	605a      	str	r2, [r3, #4]
					| EEFC_FCR_FARG(8));
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  400a96:	4b1c      	ldr	r3, [pc, #112]	; (400b08 <board_init+0x8c>)
  400a98:	4a1d      	ldr	r2, [pc, #116]	; (400b10 <board_init+0x94>)
  400a9a:	605a      	str	r2, [r3, #4]
					| EEFC_FCR_FARG(7));
	
	tcm_disable();
  400a9c:	4b1d      	ldr	r3, [pc, #116]	; (400b14 <board_init+0x98>)
  400a9e:	4798      	blx	r3
#endif

	/* Initialize IOPORTs */
	ioport_init();
  400aa0:	4b1d      	ldr	r3, [pc, #116]	; (400b18 <board_init+0x9c>)
  400aa2:	4798      	blx	r3

	/* Configure the pins connected to LED as output and set their
	 * default initial state to high (LED off).
	 */
	ioport_set_pin_dir(LED0_GPIO, IOPORT_DIR_OUTPUT);
  400aa4:	2101      	movs	r1, #1
  400aa6:	2048      	movs	r0, #72	; 0x48
  400aa8:	4b1c      	ldr	r3, [pc, #112]	; (400b1c <board_init+0xa0>)
  400aaa:	4798      	blx	r3
	ioport_set_pin_level(LED0_GPIO, LED0_INACTIVE_LEVEL);
  400aac:	2101      	movs	r1, #1
  400aae:	2048      	movs	r0, #72	; 0x48
  400ab0:	4b1b      	ldr	r3, [pc, #108]	; (400b20 <board_init+0xa4>)
  400ab2:	4798      	blx	r3

	/* Configure Push Button pins */
	ioport_set_pin_input_mode(GPIO_PUSH_BUTTON_1, GPIO_PUSH_BUTTON_1_FLAGS,
  400ab4:	2100      	movs	r1, #0
  400ab6:	200b      	movs	r0, #11
  400ab8:	4b18      	ldr	r3, [pc, #96]	; (400b1c <board_init+0xa0>)
  400aba:	4798      	blx	r3
  400abc:	2188      	movs	r1, #136	; 0x88
  400abe:	200b      	movs	r0, #11
  400ac0:	4b18      	ldr	r3, [pc, #96]	; (400b24 <board_init+0xa8>)
  400ac2:	4798      	blx	r3
  400ac4:	2102      	movs	r1, #2
  400ac6:	200b      	movs	r0, #11
  400ac8:	4b17      	ldr	r3, [pc, #92]	; (400b28 <board_init+0xac>)
  400aca:	4798      	blx	r3
			GPIO_PUSH_BUTTON_1_SENSE);

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	ioport_set_pin_peripheral_mode(USART1_RXD_GPIO, USART1_RXD_FLAGS);
  400acc:	2100      	movs	r1, #0
  400ace:	2015      	movs	r0, #21
  400ad0:	4b14      	ldr	r3, [pc, #80]	; (400b24 <board_init+0xa8>)
  400ad2:	4798      	blx	r3
  400ad4:	2015      	movs	r0, #21
  400ad6:	4b15      	ldr	r3, [pc, #84]	; (400b2c <board_init+0xb0>)
  400ad8:	4798      	blx	r3
	MATRIX->CCFG_SYSIO |= CCFG_SYSIO_SYSIO4;
  400ada:	4a15      	ldr	r2, [pc, #84]	; (400b30 <board_init+0xb4>)
  400adc:	4b14      	ldr	r3, [pc, #80]	; (400b30 <board_init+0xb4>)
  400ade:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
  400ae2:	f043 0310 	orr.w	r3, r3, #16
  400ae6:	f8c2 3114 	str.w	r3, [r2, #276]	; 0x114
	ioport_set_pin_peripheral_mode(USART1_TXD_GPIO, USART1_TXD_FLAGS);
  400aea:	2103      	movs	r1, #3
  400aec:	2024      	movs	r0, #36	; 0x24
  400aee:	4b0d      	ldr	r3, [pc, #52]	; (400b24 <board_init+0xa8>)
  400af0:	4798      	blx	r3
  400af2:	2024      	movs	r0, #36	; 0x24
  400af4:	4b0d      	ldr	r3, [pc, #52]	; (400b2c <board_init+0xb0>)
  400af6:	4798      	blx	r3
	pio_configure_pin(LCD_SPI_CDS_PIO, LCD_SPI_CDS_FLAGS);
	pio_configure_pin(LCD_SPI_BACKLIGHT_PIO, LCD_SPI_BACKLIGHT_FLAGS);
	pio_set_pin_high(LCD_SPI_BACKLIGHT_PIO);

#endif
}
  400af8:	bf00      	nop
  400afa:	bd80      	pop	{r7, pc}
  400afc:	400e1850 	.word	0x400e1850
  400b00:	004005e9 	.word	0x004005e9
  400b04:	00400621 	.word	0x00400621
  400b08:	400e0c00 	.word	0x400e0c00
  400b0c:	5a00080c 	.word	0x5a00080c
  400b10:	5a00070c 	.word	0x5a00070c
  400b14:	00400a39 	.word	0x00400a39
  400b18:	004006e1 	.word	0x004006e1
  400b1c:	00400875 	.word	0x00400875
  400b20:	004008fd 	.word	0x004008fd
  400b24:	00400759 	.word	0x00400759
  400b28:	00400969 	.word	0x00400969
  400b2c:	0040070d 	.word	0x0040070d
  400b30:	40088000 	.word	0x40088000

00400b34 <pio_pull_up>:
 * \param ul_pull_up_enable Indicates if the pin(s) internal pull-up shall be
 * configured.
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
  400b34:	b480      	push	{r7}
  400b36:	b085      	sub	sp, #20
  400b38:	af00      	add	r7, sp, #0
  400b3a:	60f8      	str	r0, [r7, #12]
  400b3c:	60b9      	str	r1, [r7, #8]
  400b3e:	607a      	str	r2, [r7, #4]
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  400b40:	687b      	ldr	r3, [r7, #4]
  400b42:	2b00      	cmp	r3, #0
  400b44:	d003      	beq.n	400b4e <pio_pull_up+0x1a>
		p_pio->PIO_PUER = ul_mask;
  400b46:	68fb      	ldr	r3, [r7, #12]
  400b48:	68ba      	ldr	r2, [r7, #8]
  400b4a:	665a      	str	r2, [r3, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
	}
}
  400b4c:	e002      	b.n	400b54 <pio_pull_up+0x20>
		p_pio->PIO_PUDR = ul_mask;
  400b4e:	68fb      	ldr	r3, [r7, #12]
  400b50:	68ba      	ldr	r2, [r7, #8]
  400b52:	661a      	str	r2, [r3, #96]	; 0x60
}
  400b54:	bf00      	nop
  400b56:	3714      	adds	r7, #20
  400b58:	46bd      	mov	sp, r7
  400b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
  400b5e:	4770      	bx	lr

00400b60 <pio_set>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set(Pio *p_pio, const uint32_t ul_mask)
{
  400b60:	b480      	push	{r7}
  400b62:	b083      	sub	sp, #12
  400b64:	af00      	add	r7, sp, #0
  400b66:	6078      	str	r0, [r7, #4]
  400b68:	6039      	str	r1, [r7, #0]
	p_pio->PIO_SODR = ul_mask;
  400b6a:	687b      	ldr	r3, [r7, #4]
  400b6c:	683a      	ldr	r2, [r7, #0]
  400b6e:	631a      	str	r2, [r3, #48]	; 0x30
}
  400b70:	bf00      	nop
  400b72:	370c      	adds	r7, #12
  400b74:	46bd      	mov	sp, r7
  400b76:	f85d 7b04 	ldr.w	r7, [sp], #4
  400b7a:	4770      	bx	lr

00400b7c <pio_clear>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_clear(Pio *p_pio, const uint32_t ul_mask)
{
  400b7c:	b480      	push	{r7}
  400b7e:	b083      	sub	sp, #12
  400b80:	af00      	add	r7, sp, #0
  400b82:	6078      	str	r0, [r7, #4]
  400b84:	6039      	str	r1, [r7, #0]
	p_pio->PIO_CODR = ul_mask;
  400b86:	687b      	ldr	r3, [r7, #4]
  400b88:	683a      	ldr	r2, [r7, #0]
  400b8a:	635a      	str	r2, [r3, #52]	; 0x34
}
  400b8c:	bf00      	nop
  400b8e:	370c      	adds	r7, #12
  400b90:	46bd      	mov	sp, r7
  400b92:	f85d 7b04 	ldr.w	r7, [sp], #4
  400b96:	4770      	bx	lr

00400b98 <pio_set_peripheral>:
 * \param ul_type PIO type.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set_peripheral(Pio *p_pio, const pio_type_t ul_type,
		const uint32_t ul_mask)
{
  400b98:	b480      	push	{r7}
  400b9a:	b087      	sub	sp, #28
  400b9c:	af00      	add	r7, sp, #0
  400b9e:	60f8      	str	r0, [r7, #12]
  400ba0:	60b9      	str	r1, [r7, #8]
  400ba2:	607a      	str	r2, [r7, #4]
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  400ba4:	68fb      	ldr	r3, [r7, #12]
  400ba6:	687a      	ldr	r2, [r7, #4]
  400ba8:	645a      	str	r2, [r3, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  400baa:	68bb      	ldr	r3, [r7, #8]
  400bac:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  400bb0:	d04a      	beq.n	400c48 <pio_set_peripheral+0xb0>
  400bb2:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  400bb6:	d808      	bhi.n	400bca <pio_set_peripheral+0x32>
  400bb8:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  400bbc:	d016      	beq.n	400bec <pio_set_peripheral+0x54>
  400bbe:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  400bc2:	d02c      	beq.n	400c1e <pio_set_peripheral+0x86>
  400bc4:	2b00      	cmp	r3, #0
  400bc6:	d069      	beq.n	400c9c <pio_set_peripheral+0x104>
  400bc8:	e064      	b.n	400c94 <pio_set_peripheral+0xfc>
  400bca:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  400bce:	d065      	beq.n	400c9c <pio_set_peripheral+0x104>
  400bd0:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  400bd4:	d803      	bhi.n	400bde <pio_set_peripheral+0x46>
  400bd6:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  400bda:	d04a      	beq.n	400c72 <pio_set_peripheral+0xda>
  400bdc:	e05a      	b.n	400c94 <pio_set_peripheral+0xfc>
  400bde:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  400be2:	d05b      	beq.n	400c9c <pio_set_peripheral+0x104>
  400be4:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  400be8:	d058      	beq.n	400c9c <pio_set_peripheral+0x104>
  400bea:	e053      	b.n	400c94 <pio_set_peripheral+0xfc>
	case PIO_PERIPH_A:
		ul_sr = p_pio->PIO_ABCDSR[0];
  400bec:	68fb      	ldr	r3, [r7, #12]
  400bee:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  400bf0:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  400bf2:	68fb      	ldr	r3, [r7, #12]
  400bf4:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  400bf6:	687b      	ldr	r3, [r7, #4]
  400bf8:	43d9      	mvns	r1, r3
  400bfa:	697b      	ldr	r3, [r7, #20]
  400bfc:	400b      	ands	r3, r1
  400bfe:	401a      	ands	r2, r3
  400c00:	68fb      	ldr	r3, [r7, #12]
  400c02:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  400c04:	68fb      	ldr	r3, [r7, #12]
  400c06:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  400c08:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  400c0a:	68fb      	ldr	r3, [r7, #12]
  400c0c:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  400c0e:	687b      	ldr	r3, [r7, #4]
  400c10:	43d9      	mvns	r1, r3
  400c12:	697b      	ldr	r3, [r7, #20]
  400c14:	400b      	ands	r3, r1
  400c16:	401a      	ands	r2, r3
  400c18:	68fb      	ldr	r3, [r7, #12]
  400c1a:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  400c1c:	e03a      	b.n	400c94 <pio_set_peripheral+0xfc>
	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  400c1e:	68fb      	ldr	r3, [r7, #12]
  400c20:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  400c22:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  400c24:	687a      	ldr	r2, [r7, #4]
  400c26:	697b      	ldr	r3, [r7, #20]
  400c28:	431a      	orrs	r2, r3
  400c2a:	68fb      	ldr	r3, [r7, #12]
  400c2c:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  400c2e:	68fb      	ldr	r3, [r7, #12]
  400c30:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  400c32:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  400c34:	68fb      	ldr	r3, [r7, #12]
  400c36:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  400c38:	687b      	ldr	r3, [r7, #4]
  400c3a:	43d9      	mvns	r1, r3
  400c3c:	697b      	ldr	r3, [r7, #20]
  400c3e:	400b      	ands	r3, r1
  400c40:	401a      	ands	r2, r3
  400c42:	68fb      	ldr	r3, [r7, #12]
  400c44:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  400c46:	e025      	b.n	400c94 <pio_set_peripheral+0xfc>
#if (!SAMG)
	case PIO_PERIPH_C:
		ul_sr = p_pio->PIO_ABCDSR[0];
  400c48:	68fb      	ldr	r3, [r7, #12]
  400c4a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  400c4c:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  400c4e:	68fb      	ldr	r3, [r7, #12]
  400c50:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  400c52:	687b      	ldr	r3, [r7, #4]
  400c54:	43d9      	mvns	r1, r3
  400c56:	697b      	ldr	r3, [r7, #20]
  400c58:	400b      	ands	r3, r1
  400c5a:	401a      	ands	r2, r3
  400c5c:	68fb      	ldr	r3, [r7, #12]
  400c5e:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  400c60:	68fb      	ldr	r3, [r7, #12]
  400c62:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  400c64:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  400c66:	687a      	ldr	r2, [r7, #4]
  400c68:	697b      	ldr	r3, [r7, #20]
  400c6a:	431a      	orrs	r2, r3
  400c6c:	68fb      	ldr	r3, [r7, #12]
  400c6e:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  400c70:	e010      	b.n	400c94 <pio_set_peripheral+0xfc>
	case PIO_PERIPH_D:
		ul_sr = p_pio->PIO_ABCDSR[0];
  400c72:	68fb      	ldr	r3, [r7, #12]
  400c74:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  400c76:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  400c78:	687a      	ldr	r2, [r7, #4]
  400c7a:	697b      	ldr	r3, [r7, #20]
  400c7c:	431a      	orrs	r2, r3
  400c7e:	68fb      	ldr	r3, [r7, #12]
  400c80:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  400c82:	68fb      	ldr	r3, [r7, #12]
  400c84:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  400c86:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  400c88:	687a      	ldr	r2, [r7, #4]
  400c8a:	697b      	ldr	r3, [r7, #20]
  400c8c:	431a      	orrs	r2, r3
  400c8e:	68fb      	ldr	r3, [r7, #12]
  400c90:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  400c92:	bf00      	nop
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  400c94:	68fb      	ldr	r3, [r7, #12]
  400c96:	687a      	ldr	r2, [r7, #4]
  400c98:	605a      	str	r2, [r3, #4]
  400c9a:	e000      	b.n	400c9e <pio_set_peripheral+0x106>
		return;
  400c9c:	bf00      	nop
}
  400c9e:	371c      	adds	r7, #28
  400ca0:	46bd      	mov	sp, r7
  400ca2:	f85d 7b04 	ldr.w	r7, [sp], #4
  400ca6:	4770      	bx	lr

00400ca8 <pio_set_input>:
 * \param ul_mask Bitmask indicating which pin(s) to configure as input(s).
 * \param ul_attribute PIO attribute(s).
 */
void pio_set_input(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_attribute)
{
  400ca8:	b580      	push	{r7, lr}
  400caa:	b084      	sub	sp, #16
  400cac:	af00      	add	r7, sp, #0
  400cae:	60f8      	str	r0, [r7, #12]
  400cb0:	60b9      	str	r1, [r7, #8]
  400cb2:	607a      	str	r2, [r7, #4]
	pio_disable_interrupt(p_pio, ul_mask);
  400cb4:	68b9      	ldr	r1, [r7, #8]
  400cb6:	68f8      	ldr	r0, [r7, #12]
  400cb8:	4b19      	ldr	r3, [pc, #100]	; (400d20 <pio_set_input+0x78>)
  400cba:	4798      	blx	r3
	pio_pull_up(p_pio, ul_mask, ul_attribute & PIO_PULLUP);
  400cbc:	687b      	ldr	r3, [r7, #4]
  400cbe:	f003 0301 	and.w	r3, r3, #1
  400cc2:	461a      	mov	r2, r3
  400cc4:	68b9      	ldr	r1, [r7, #8]
  400cc6:	68f8      	ldr	r0, [r7, #12]
  400cc8:	4b16      	ldr	r3, [pc, #88]	; (400d24 <pio_set_input+0x7c>)
  400cca:	4798      	blx	r3

	/* Enable Input Filter if necessary */
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  400ccc:	687b      	ldr	r3, [r7, #4]
  400cce:	f003 030a 	and.w	r3, r3, #10
  400cd2:	2b00      	cmp	r3, #0
  400cd4:	d003      	beq.n	400cde <pio_set_input+0x36>
		p_pio->PIO_IFER = ul_mask;
  400cd6:	68fb      	ldr	r3, [r7, #12]
  400cd8:	68ba      	ldr	r2, [r7, #8]
  400cda:	621a      	str	r2, [r3, #32]
  400cdc:	e002      	b.n	400ce4 <pio_set_input+0x3c>
	} else {
		p_pio->PIO_IFDR = ul_mask;
  400cde:	68fb      	ldr	r3, [r7, #12]
  400ce0:	68ba      	ldr	r2, [r7, #8]
  400ce2:	625a      	str	r2, [r3, #36]	; 0x24
	}

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	/* Enable de-glitch or de-bounce if necessary */
	if (ul_attribute & PIO_DEGLITCH) {
  400ce4:	687b      	ldr	r3, [r7, #4]
  400ce6:	f003 0302 	and.w	r3, r3, #2
  400cea:	2b00      	cmp	r3, #0
  400cec:	d004      	beq.n	400cf8 <pio_set_input+0x50>
		p_pio->PIO_IFSCDR = ul_mask;
  400cee:	68fb      	ldr	r3, [r7, #12]
  400cf0:	68ba      	ldr	r2, [r7, #8]
  400cf2:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  400cf6:	e008      	b.n	400d0a <pio_set_input+0x62>
	} else {
		if (ul_attribute & PIO_DEBOUNCE) {
  400cf8:	687b      	ldr	r3, [r7, #4]
  400cfa:	f003 0308 	and.w	r3, r3, #8
  400cfe:	2b00      	cmp	r3, #0
  400d00:	d003      	beq.n	400d0a <pio_set_input+0x62>
			p_pio->PIO_IFSCER = ul_mask;
  400d02:	68fb      	ldr	r3, [r7, #12]
  400d04:	68ba      	ldr	r2, [r7, #8]
  400d06:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
#else
#error "Unsupported device"
#endif

	/* Configure pin as input */
	p_pio->PIO_ODR = ul_mask;
  400d0a:	68fb      	ldr	r3, [r7, #12]
  400d0c:	68ba      	ldr	r2, [r7, #8]
  400d0e:	615a      	str	r2, [r3, #20]
	p_pio->PIO_PER = ul_mask;
  400d10:	68fb      	ldr	r3, [r7, #12]
  400d12:	68ba      	ldr	r2, [r7, #8]
  400d14:	601a      	str	r2, [r3, #0]
}
  400d16:	bf00      	nop
  400d18:	3710      	adds	r7, #16
  400d1a:	46bd      	mov	sp, r7
  400d1c:	bd80      	pop	{r7, pc}
  400d1e:	bf00      	nop
  400d20:	00400e3d 	.word	0x00400e3d
  400d24:	00400b35 	.word	0x00400b35

00400d28 <pio_set_output>:
 */
void pio_set_output(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_default_level,
		const uint32_t ul_multidrive_enable,
		const uint32_t ul_pull_up_enable)
{
  400d28:	b580      	push	{r7, lr}
  400d2a:	b084      	sub	sp, #16
  400d2c:	af00      	add	r7, sp, #0
  400d2e:	60f8      	str	r0, [r7, #12]
  400d30:	60b9      	str	r1, [r7, #8]
  400d32:	607a      	str	r2, [r7, #4]
  400d34:	603b      	str	r3, [r7, #0]
	pio_disable_interrupt(p_pio, ul_mask);
  400d36:	68b9      	ldr	r1, [r7, #8]
  400d38:	68f8      	ldr	r0, [r7, #12]
  400d3a:	4b12      	ldr	r3, [pc, #72]	; (400d84 <pio_set_output+0x5c>)
  400d3c:	4798      	blx	r3
	pio_pull_up(p_pio, ul_mask, ul_pull_up_enable);
  400d3e:	69ba      	ldr	r2, [r7, #24]
  400d40:	68b9      	ldr	r1, [r7, #8]
  400d42:	68f8      	ldr	r0, [r7, #12]
  400d44:	4b10      	ldr	r3, [pc, #64]	; (400d88 <pio_set_output+0x60>)
  400d46:	4798      	blx	r3

	/* Enable multi-drive if necessary */
	if (ul_multidrive_enable) {
  400d48:	683b      	ldr	r3, [r7, #0]
  400d4a:	2b00      	cmp	r3, #0
  400d4c:	d003      	beq.n	400d56 <pio_set_output+0x2e>
		p_pio->PIO_MDER = ul_mask;
  400d4e:	68fb      	ldr	r3, [r7, #12]
  400d50:	68ba      	ldr	r2, [r7, #8]
  400d52:	651a      	str	r2, [r3, #80]	; 0x50
  400d54:	e002      	b.n	400d5c <pio_set_output+0x34>
	} else {
		p_pio->PIO_MDDR = ul_mask;
  400d56:	68fb      	ldr	r3, [r7, #12]
  400d58:	68ba      	ldr	r2, [r7, #8]
  400d5a:	655a      	str	r2, [r3, #84]	; 0x54
	}

	/* Set default value */
	if (ul_default_level) {
  400d5c:	687b      	ldr	r3, [r7, #4]
  400d5e:	2b00      	cmp	r3, #0
  400d60:	d003      	beq.n	400d6a <pio_set_output+0x42>
		p_pio->PIO_SODR = ul_mask;
  400d62:	68fb      	ldr	r3, [r7, #12]
  400d64:	68ba      	ldr	r2, [r7, #8]
  400d66:	631a      	str	r2, [r3, #48]	; 0x30
  400d68:	e002      	b.n	400d70 <pio_set_output+0x48>
	} else {
		p_pio->PIO_CODR = ul_mask;
  400d6a:	68fb      	ldr	r3, [r7, #12]
  400d6c:	68ba      	ldr	r2, [r7, #8]
  400d6e:	635a      	str	r2, [r3, #52]	; 0x34
	}

	/* Configure pin(s) as output(s) */
	p_pio->PIO_OER = ul_mask;
  400d70:	68fb      	ldr	r3, [r7, #12]
  400d72:	68ba      	ldr	r2, [r7, #8]
  400d74:	611a      	str	r2, [r3, #16]
	p_pio->PIO_PER = ul_mask;
  400d76:	68fb      	ldr	r3, [r7, #12]
  400d78:	68ba      	ldr	r2, [r7, #8]
  400d7a:	601a      	str	r2, [r3, #0]
}
  400d7c:	bf00      	nop
  400d7e:	3710      	adds	r7, #16
  400d80:	46bd      	mov	sp, r7
  400d82:	bd80      	pop	{r7, pc}
  400d84:	00400e3d 	.word	0x00400e3d
  400d88:	00400b35 	.word	0x00400b35

00400d8c <pio_get_output_data_status>:
 * \retval 1 At least one PIO is configured to output a high level.
 * \retval 0 All PIOs are configured to output a low level.
 */
uint32_t pio_get_output_data_status(const Pio *p_pio,
		const uint32_t ul_mask)
{
  400d8c:	b480      	push	{r7}
  400d8e:	b083      	sub	sp, #12
  400d90:	af00      	add	r7, sp, #0
  400d92:	6078      	str	r0, [r7, #4]
  400d94:	6039      	str	r1, [r7, #0]
	if ((p_pio->PIO_ODSR & ul_mask) == 0) {
  400d96:	687b      	ldr	r3, [r7, #4]
  400d98:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  400d9a:	683b      	ldr	r3, [r7, #0]
  400d9c:	4013      	ands	r3, r2
  400d9e:	2b00      	cmp	r3, #0
  400da0:	d101      	bne.n	400da6 <pio_get_output_data_status+0x1a>
		return 0;
  400da2:	2300      	movs	r3, #0
  400da4:	e000      	b.n	400da8 <pio_get_output_data_status+0x1c>
	} else {
		return 1;
  400da6:	2301      	movs	r3, #1
	}
}
  400da8:	4618      	mov	r0, r3
  400daa:	370c      	adds	r7, #12
  400dac:	46bd      	mov	sp, r7
  400dae:	f85d 7b04 	ldr.w	r7, [sp], #4
  400db2:	4770      	bx	lr

00400db4 <pio_configure_interrupt>:
 * \param ul_mask Interrupt source bit map.
 * \param ul_attr Interrupt source attributes.
 */
void pio_configure_interrupt(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_attr)
{
  400db4:	b480      	push	{r7}
  400db6:	b085      	sub	sp, #20
  400db8:	af00      	add	r7, sp, #0
  400dba:	60f8      	str	r0, [r7, #12]
  400dbc:	60b9      	str	r1, [r7, #8]
  400dbe:	607a      	str	r2, [r7, #4]
	/* Configure additional interrupt mode registers. */
	if (ul_attr & PIO_IT_AIME) {
  400dc0:	687b      	ldr	r3, [r7, #4]
  400dc2:	f003 0310 	and.w	r3, r3, #16
  400dc6:	2b00      	cmp	r3, #0
  400dc8:	d020      	beq.n	400e0c <pio_configure_interrupt+0x58>
		/* Enable additional interrupt mode. */
		p_pio->PIO_AIMER = ul_mask;
  400dca:	68fb      	ldr	r3, [r7, #12]
  400dcc:	68ba      	ldr	r2, [r7, #8]
  400dce:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0

		/* If bit field of the selected pin is 1, set as
		   Rising Edge/High level detection event. */
		if (ul_attr & PIO_IT_RE_OR_HL) {
  400dd2:	687b      	ldr	r3, [r7, #4]
  400dd4:	f003 0320 	and.w	r3, r3, #32
  400dd8:	2b00      	cmp	r3, #0
  400dda:	d004      	beq.n	400de6 <pio_configure_interrupt+0x32>
			/* Rising Edge or High Level */
			p_pio->PIO_REHLSR = ul_mask;
  400ddc:	68fb      	ldr	r3, [r7, #12]
  400dde:	68ba      	ldr	r2, [r7, #8]
  400de0:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
  400de4:	e003      	b.n	400dee <pio_configure_interrupt+0x3a>
		} else {
			/* Falling Edge or Low Level */
			p_pio->PIO_FELLSR = ul_mask;
  400de6:	68fb      	ldr	r3, [r7, #12]
  400de8:	68ba      	ldr	r2, [r7, #8]
  400dea:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
		}

		/* If bit field of the selected pin is 1, set as
		   edge detection source. */
		if (ul_attr & PIO_IT_EDGE) {
  400dee:	687b      	ldr	r3, [r7, #4]
  400df0:	f003 0340 	and.w	r3, r3, #64	; 0x40
  400df4:	2b00      	cmp	r3, #0
  400df6:	d004      	beq.n	400e02 <pio_configure_interrupt+0x4e>
			/* Edge select */
			p_pio->PIO_ESR = ul_mask;
  400df8:	68fb      	ldr	r3, [r7, #12]
  400dfa:	68ba      	ldr	r2, [r7, #8]
  400dfc:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		}
	} else {
		/* Disable additional interrupt mode. */
		p_pio->PIO_AIMDR = ul_mask;
	}
}
  400e00:	e008      	b.n	400e14 <pio_configure_interrupt+0x60>
			p_pio->PIO_LSR = ul_mask;
  400e02:	68fb      	ldr	r3, [r7, #12]
  400e04:	68ba      	ldr	r2, [r7, #8]
  400e06:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
}
  400e0a:	e003      	b.n	400e14 <pio_configure_interrupt+0x60>
		p_pio->PIO_AIMDR = ul_mask;
  400e0c:	68fb      	ldr	r3, [r7, #12]
  400e0e:	68ba      	ldr	r2, [r7, #8]
  400e10:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
}
  400e14:	bf00      	nop
  400e16:	3714      	adds	r7, #20
  400e18:	46bd      	mov	sp, r7
  400e1a:	f85d 7b04 	ldr.w	r7, [sp], #4
  400e1e:	4770      	bx	lr

00400e20 <pio_enable_interrupt>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_enable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
  400e20:	b480      	push	{r7}
  400e22:	b083      	sub	sp, #12
  400e24:	af00      	add	r7, sp, #0
  400e26:	6078      	str	r0, [r7, #4]
  400e28:	6039      	str	r1, [r7, #0]
	p_pio->PIO_IER = ul_mask;
  400e2a:	687b      	ldr	r3, [r7, #4]
  400e2c:	683a      	ldr	r2, [r7, #0]
  400e2e:	641a      	str	r2, [r3, #64]	; 0x40
}
  400e30:	bf00      	nop
  400e32:	370c      	adds	r7, #12
  400e34:	46bd      	mov	sp, r7
  400e36:	f85d 7b04 	ldr.w	r7, [sp], #4
  400e3a:	4770      	bx	lr

00400e3c <pio_disable_interrupt>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
  400e3c:	b480      	push	{r7}
  400e3e:	b083      	sub	sp, #12
  400e40:	af00      	add	r7, sp, #0
  400e42:	6078      	str	r0, [r7, #4]
  400e44:	6039      	str	r1, [r7, #0]
	p_pio->PIO_IDR = ul_mask;
  400e46:	687b      	ldr	r3, [r7, #4]
  400e48:	683a      	ldr	r2, [r7, #0]
  400e4a:	645a      	str	r2, [r3, #68]	; 0x44
}
  400e4c:	bf00      	nop
  400e4e:	370c      	adds	r7, #12
  400e50:	46bd      	mov	sp, r7
  400e52:	f85d 7b04 	ldr.w	r7, [sp], #4
  400e56:	4770      	bx	lr

00400e58 <pio_get_interrupt_status>:
 * \param p_pio Pointer to a PIO instance.
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
  400e58:	b480      	push	{r7}
  400e5a:	b083      	sub	sp, #12
  400e5c:	af00      	add	r7, sp, #0
  400e5e:	6078      	str	r0, [r7, #4]
	return p_pio->PIO_ISR;
  400e60:	687b      	ldr	r3, [r7, #4]
  400e62:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
  400e64:	4618      	mov	r0, r3
  400e66:	370c      	adds	r7, #12
  400e68:	46bd      	mov	sp, r7
  400e6a:	f85d 7b04 	ldr.w	r7, [sp], #4
  400e6e:	4770      	bx	lr

00400e70 <pio_get_interrupt_mask>:
 * \param p_pio Pointer to a PIO instance.
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
  400e70:	b480      	push	{r7}
  400e72:	b083      	sub	sp, #12
  400e74:	af00      	add	r7, sp, #0
  400e76:	6078      	str	r0, [r7, #4]
	return p_pio->PIO_IMR;
  400e78:	687b      	ldr	r3, [r7, #4]
  400e7a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
}
  400e7c:	4618      	mov	r0, r3
  400e7e:	370c      	adds	r7, #12
  400e80:	46bd      	mov	sp, r7
  400e82:	f85d 7b04 	ldr.w	r7, [sp], #4
  400e86:	4770      	bx	lr

00400e88 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  400e88:	b580      	push	{r7, lr}
  400e8a:	b084      	sub	sp, #16
  400e8c:	af00      	add	r7, sp, #0
  400e8e:	6078      	str	r0, [r7, #4]
  400e90:	6039      	str	r1, [r7, #0]
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  400e92:	6878      	ldr	r0, [r7, #4]
  400e94:	4b26      	ldr	r3, [pc, #152]	; (400f30 <pio_handler_process+0xa8>)
  400e96:	4798      	blx	r3
  400e98:	60f8      	str	r0, [r7, #12]
	status &= pio_get_interrupt_mask(p_pio);
  400e9a:	6878      	ldr	r0, [r7, #4]
  400e9c:	4b25      	ldr	r3, [pc, #148]	; (400f34 <pio_handler_process+0xac>)
  400e9e:	4798      	blx	r3
  400ea0:	4602      	mov	r2, r0
  400ea2:	68fb      	ldr	r3, [r7, #12]
  400ea4:	4013      	ands	r3, r2
  400ea6:	60fb      	str	r3, [r7, #12]

	/* Check pending events */
	if (status != 0) {
  400ea8:	68fb      	ldr	r3, [r7, #12]
  400eaa:	2b00      	cmp	r3, #0
  400eac:	d03c      	beq.n	400f28 <pio_handler_process+0xa0>
		/* Find triggering source */
		i = 0;
  400eae:	2300      	movs	r3, #0
  400eb0:	60bb      	str	r3, [r7, #8]
		while (status != 0) {
  400eb2:	e034      	b.n	400f1e <pio_handler_process+0x96>
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
  400eb4:	4a20      	ldr	r2, [pc, #128]	; (400f38 <pio_handler_process+0xb0>)
  400eb6:	68bb      	ldr	r3, [r7, #8]
  400eb8:	011b      	lsls	r3, r3, #4
  400eba:	4413      	add	r3, r2
  400ebc:	681a      	ldr	r2, [r3, #0]
  400ebe:	683b      	ldr	r3, [r7, #0]
  400ec0:	429a      	cmp	r2, r3
  400ec2:	d126      	bne.n	400f12 <pio_handler_process+0x8a>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  400ec4:	4a1c      	ldr	r2, [pc, #112]	; (400f38 <pio_handler_process+0xb0>)
  400ec6:	68bb      	ldr	r3, [r7, #8]
  400ec8:	011b      	lsls	r3, r3, #4
  400eca:	4413      	add	r3, r2
  400ecc:	3304      	adds	r3, #4
  400ece:	681a      	ldr	r2, [r3, #0]
  400ed0:	68fb      	ldr	r3, [r7, #12]
  400ed2:	4013      	ands	r3, r2
  400ed4:	2b00      	cmp	r3, #0
  400ed6:	d01c      	beq.n	400f12 <pio_handler_process+0x8a>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  400ed8:	4a17      	ldr	r2, [pc, #92]	; (400f38 <pio_handler_process+0xb0>)
  400eda:	68bb      	ldr	r3, [r7, #8]
  400edc:	011b      	lsls	r3, r3, #4
  400ede:	4413      	add	r3, r2
  400ee0:	330c      	adds	r3, #12
  400ee2:	681b      	ldr	r3, [r3, #0]
  400ee4:	4914      	ldr	r1, [pc, #80]	; (400f38 <pio_handler_process+0xb0>)
  400ee6:	68ba      	ldr	r2, [r7, #8]
  400ee8:	0112      	lsls	r2, r2, #4
  400eea:	440a      	add	r2, r1
  400eec:	6810      	ldr	r0, [r2, #0]
  400eee:	4912      	ldr	r1, [pc, #72]	; (400f38 <pio_handler_process+0xb0>)
  400ef0:	68ba      	ldr	r2, [r7, #8]
  400ef2:	0112      	lsls	r2, r2, #4
  400ef4:	440a      	add	r2, r1
  400ef6:	3204      	adds	r2, #4
  400ef8:	6812      	ldr	r2, [r2, #0]
  400efa:	4611      	mov	r1, r2
  400efc:	4798      	blx	r3
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
  400efe:	4a0e      	ldr	r2, [pc, #56]	; (400f38 <pio_handler_process+0xb0>)
  400f00:	68bb      	ldr	r3, [r7, #8]
  400f02:	011b      	lsls	r3, r3, #4
  400f04:	4413      	add	r3, r2
  400f06:	3304      	adds	r3, #4
  400f08:	681b      	ldr	r3, [r3, #0]
  400f0a:	43db      	mvns	r3, r3
  400f0c:	68fa      	ldr	r2, [r7, #12]
  400f0e:	4013      	ands	r3, r2
  400f10:	60fb      	str	r3, [r7, #12]
				}
			}
			i++;
  400f12:	68bb      	ldr	r3, [r7, #8]
  400f14:	3301      	adds	r3, #1
  400f16:	60bb      	str	r3, [r7, #8]
			if (i >= MAX_INTERRUPT_SOURCES) {
  400f18:	68bb      	ldr	r3, [r7, #8]
  400f1a:	2b06      	cmp	r3, #6
  400f1c:	d803      	bhi.n	400f26 <pio_handler_process+0x9e>
		while (status != 0) {
  400f1e:	68fb      	ldr	r3, [r7, #12]
  400f20:	2b00      	cmp	r3, #0
  400f22:	d1c7      	bne.n	400eb4 <pio_handler_process+0x2c>
		if (pio_capture_handler) {
			pio_capture_handler(p_pio);
		}
	}
#endif
}
  400f24:	e000      	b.n	400f28 <pio_handler_process+0xa0>
				break;
  400f26:	bf00      	nop
}
  400f28:	bf00      	nop
  400f2a:	3710      	adds	r7, #16
  400f2c:	46bd      	mov	sp, r7
  400f2e:	bd80      	pop	{r7, pc}
  400f30:	00400e59 	.word	0x00400e59
  400f34:	00400e71 	.word	0x00400e71
  400f38:	204009d8 	.word	0x204009d8

00400f3c <pio_handler_set>:
 *
 * \return 0 if successful, 1 if the maximum number of sources has been defined.
 */
uint32_t pio_handler_set(Pio *p_pio, uint32_t ul_id, uint32_t ul_mask,
		uint32_t ul_attr, void (*p_handler) (uint32_t, uint32_t))
{
  400f3c:	b580      	push	{r7, lr}
  400f3e:	b086      	sub	sp, #24
  400f40:	af00      	add	r7, sp, #0
  400f42:	60f8      	str	r0, [r7, #12]
  400f44:	60b9      	str	r1, [r7, #8]
  400f46:	607a      	str	r2, [r7, #4]
  400f48:	603b      	str	r3, [r7, #0]
    uint8_t i;
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
  400f4a:	4b21      	ldr	r3, [pc, #132]	; (400fd0 <pio_handler_set+0x94>)
  400f4c:	681b      	ldr	r3, [r3, #0]
  400f4e:	2b06      	cmp	r3, #6
  400f50:	d901      	bls.n	400f56 <pio_handler_set+0x1a>
		return 1;
  400f52:	2301      	movs	r3, #1
  400f54:	e038      	b.n	400fc8 <pio_handler_set+0x8c>

    /* Check interrupt for this pin, if already defined, redefine it. */
	for (i = 0; i <= gs_ul_nb_sources; i++) {
  400f56:	2300      	movs	r3, #0
  400f58:	75fb      	strb	r3, [r7, #23]
  400f5a:	e011      	b.n	400f80 <pio_handler_set+0x44>
		pSource = &(gs_interrupt_sources[i]);
  400f5c:	7dfb      	ldrb	r3, [r7, #23]
  400f5e:	011b      	lsls	r3, r3, #4
  400f60:	4a1c      	ldr	r2, [pc, #112]	; (400fd4 <pio_handler_set+0x98>)
  400f62:	4413      	add	r3, r2
  400f64:	613b      	str	r3, [r7, #16]
		if (pSource->id == ul_id && pSource->mask == ul_mask) {
  400f66:	693b      	ldr	r3, [r7, #16]
  400f68:	681a      	ldr	r2, [r3, #0]
  400f6a:	68bb      	ldr	r3, [r7, #8]
  400f6c:	429a      	cmp	r2, r3
  400f6e:	d104      	bne.n	400f7a <pio_handler_set+0x3e>
  400f70:	693b      	ldr	r3, [r7, #16]
  400f72:	685a      	ldr	r2, [r3, #4]
  400f74:	687b      	ldr	r3, [r7, #4]
  400f76:	429a      	cmp	r2, r3
  400f78:	d008      	beq.n	400f8c <pio_handler_set+0x50>
	for (i = 0; i <= gs_ul_nb_sources; i++) {
  400f7a:	7dfb      	ldrb	r3, [r7, #23]
  400f7c:	3301      	adds	r3, #1
  400f7e:	75fb      	strb	r3, [r7, #23]
  400f80:	7dfa      	ldrb	r2, [r7, #23]
  400f82:	4b13      	ldr	r3, [pc, #76]	; (400fd0 <pio_handler_set+0x94>)
  400f84:	681b      	ldr	r3, [r3, #0]
  400f86:	429a      	cmp	r2, r3
  400f88:	d9e8      	bls.n	400f5c <pio_handler_set+0x20>
  400f8a:	e000      	b.n	400f8e <pio_handler_set+0x52>
			break;
  400f8c:	bf00      	nop
		}
	}

	/* Define new source */
	pSource->id = ul_id;
  400f8e:	693b      	ldr	r3, [r7, #16]
  400f90:	68ba      	ldr	r2, [r7, #8]
  400f92:	601a      	str	r2, [r3, #0]
	pSource->mask = ul_mask;
  400f94:	693b      	ldr	r3, [r7, #16]
  400f96:	687a      	ldr	r2, [r7, #4]
  400f98:	605a      	str	r2, [r3, #4]
	pSource->attr = ul_attr;
  400f9a:	693b      	ldr	r3, [r7, #16]
  400f9c:	683a      	ldr	r2, [r7, #0]
  400f9e:	609a      	str	r2, [r3, #8]
	pSource->handler = p_handler;
  400fa0:	693b      	ldr	r3, [r7, #16]
  400fa2:	6a3a      	ldr	r2, [r7, #32]
  400fa4:	60da      	str	r2, [r3, #12]
	if (i == gs_ul_nb_sources + 1) {
  400fa6:	7dfa      	ldrb	r2, [r7, #23]
  400fa8:	4b09      	ldr	r3, [pc, #36]	; (400fd0 <pio_handler_set+0x94>)
  400faa:	681b      	ldr	r3, [r3, #0]
  400fac:	3301      	adds	r3, #1
  400fae:	429a      	cmp	r2, r3
  400fb0:	d104      	bne.n	400fbc <pio_handler_set+0x80>
		gs_ul_nb_sources++;
  400fb2:	4b07      	ldr	r3, [pc, #28]	; (400fd0 <pio_handler_set+0x94>)
  400fb4:	681b      	ldr	r3, [r3, #0]
  400fb6:	3301      	adds	r3, #1
  400fb8:	4a05      	ldr	r2, [pc, #20]	; (400fd0 <pio_handler_set+0x94>)
  400fba:	6013      	str	r3, [r2, #0]
	}

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);
  400fbc:	683a      	ldr	r2, [r7, #0]
  400fbe:	6879      	ldr	r1, [r7, #4]
  400fc0:	68f8      	ldr	r0, [r7, #12]
  400fc2:	4b05      	ldr	r3, [pc, #20]	; (400fd8 <pio_handler_set+0x9c>)
  400fc4:	4798      	blx	r3

	return 0;
  400fc6:	2300      	movs	r3, #0
}
  400fc8:	4618      	mov	r0, r3
  400fca:	3718      	adds	r7, #24
  400fcc:	46bd      	mov	sp, r7
  400fce:	bd80      	pop	{r7, pc}
  400fd0:	20400a48 	.word	0x20400a48
  400fd4:	204009d8 	.word	0x204009d8
  400fd8:	00400db5 	.word	0x00400db5

00400fdc <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  400fdc:	b580      	push	{r7, lr}
  400fde:	af00      	add	r7, sp, #0
	pio_handler_process(PIOA, ID_PIOA);
  400fe0:	210a      	movs	r1, #10
  400fe2:	4802      	ldr	r0, [pc, #8]	; (400fec <PIOA_Handler+0x10>)
  400fe4:	4b02      	ldr	r3, [pc, #8]	; (400ff0 <PIOA_Handler+0x14>)
  400fe6:	4798      	blx	r3
}
  400fe8:	bf00      	nop
  400fea:	bd80      	pop	{r7, pc}
  400fec:	400e0e00 	.word	0x400e0e00
  400ff0:	00400e89 	.word	0x00400e89

00400ff4 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  400ff4:	b580      	push	{r7, lr}
  400ff6:	af00      	add	r7, sp, #0
    pio_handler_process(PIOB, ID_PIOB);
  400ff8:	210b      	movs	r1, #11
  400ffa:	4802      	ldr	r0, [pc, #8]	; (401004 <PIOB_Handler+0x10>)
  400ffc:	4b02      	ldr	r3, [pc, #8]	; (401008 <PIOB_Handler+0x14>)
  400ffe:	4798      	blx	r3
}
  401000:	bf00      	nop
  401002:	bd80      	pop	{r7, pc}
  401004:	400e1000 	.word	0x400e1000
  401008:	00400e89 	.word	0x00400e89

0040100c <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  40100c:	b580      	push	{r7, lr}
  40100e:	af00      	add	r7, sp, #0
	pio_handler_process(PIOC, ID_PIOC);
  401010:	210c      	movs	r1, #12
  401012:	4802      	ldr	r0, [pc, #8]	; (40101c <PIOC_Handler+0x10>)
  401014:	4b02      	ldr	r3, [pc, #8]	; (401020 <PIOC_Handler+0x14>)
  401016:	4798      	blx	r3
}
  401018:	bf00      	nop
  40101a:	bd80      	pop	{r7, pc}
  40101c:	400e1200 	.word	0x400e1200
  401020:	00400e89 	.word	0x00400e89

00401024 <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
  401024:	b580      	push	{r7, lr}
  401026:	af00      	add	r7, sp, #0
	pio_handler_process(PIOD, ID_PIOD);
  401028:	2110      	movs	r1, #16
  40102a:	4802      	ldr	r0, [pc, #8]	; (401034 <PIOD_Handler+0x10>)
  40102c:	4b02      	ldr	r3, [pc, #8]	; (401038 <PIOD_Handler+0x14>)
  40102e:	4798      	blx	r3
}
  401030:	bf00      	nop
  401032:	bd80      	pop	{r7, pc}
  401034:	400e1400 	.word	0x400e1400
  401038:	00400e89 	.word	0x00400e89

0040103c <PIOE_Handler>:
/**
 * \brief Parallel IO Controller E interrupt handler.
 * Redefined PIOE interrupt handler for NVIC interrupt table.
 */
void PIOE_Handler(void)
{
  40103c:	b580      	push	{r7, lr}
  40103e:	af00      	add	r7, sp, #0
	pio_handler_process(PIOE, ID_PIOE);
  401040:	2111      	movs	r1, #17
  401042:	4802      	ldr	r0, [pc, #8]	; (40104c <PIOE_Handler+0x10>)
  401044:	4b02      	ldr	r3, [pc, #8]	; (401050 <PIOE_Handler+0x14>)
  401046:	4798      	blx	r3
}
  401048:	bf00      	nop
  40104a:	bd80      	pop	{r7, pc}
  40104c:	400e1600 	.word	0x400e1600
  401050:	00400e89 	.word	0x00400e89

00401054 <pmc_mck_set_division>:
 * \brief Set the division of the MCK.
 *
 * \param ul_div Division value.
 */
void pmc_mck_set_division(uint32_t ul_div)
{
  401054:	b480      	push	{r7}
  401056:	b083      	sub	sp, #12
  401058:	af00      	add	r7, sp, #0
  40105a:	6078      	str	r0, [r7, #4]
	switch (ul_div) {
  40105c:	687b      	ldr	r3, [r7, #4]
  40105e:	3b01      	subs	r3, #1
  401060:	2b03      	cmp	r3, #3
  401062:	d81a      	bhi.n	40109a <pmc_mck_set_division+0x46>
  401064:	a201      	add	r2, pc, #4	; (adr r2, 40106c <pmc_mck_set_division+0x18>)
  401066:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  40106a:	bf00      	nop
  40106c:	0040107d 	.word	0x0040107d
  401070:	00401083 	.word	0x00401083
  401074:	0040108b 	.word	0x0040108b
  401078:	00401093 	.word	0x00401093
		case 1:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
  40107c:	2300      	movs	r3, #0
  40107e:	607b      	str	r3, [r7, #4]
			break;
  401080:	e00e      	b.n	4010a0 <pmc_mck_set_division+0x4c>
		case 2:
			ul_div = PMC_MCKR_MDIV_PCK_DIV2;
  401082:	f44f 7380 	mov.w	r3, #256	; 0x100
  401086:	607b      	str	r3, [r7, #4]
			break;
  401088:	e00a      	b.n	4010a0 <pmc_mck_set_division+0x4c>
		case 3:
			ul_div = PMC_MCKR_MDIV_PCK_DIV3;
  40108a:	f44f 7340 	mov.w	r3, #768	; 0x300
  40108e:	607b      	str	r3, [r7, #4]
			break;
  401090:	e006      	b.n	4010a0 <pmc_mck_set_division+0x4c>
		case 4:
			ul_div = PMC_MCKR_MDIV_PCK_DIV4;
  401092:	f44f 7300 	mov.w	r3, #512	; 0x200
  401096:	607b      	str	r3, [r7, #4]
			break;
  401098:	e002      	b.n	4010a0 <pmc_mck_set_division+0x4c>
		default:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
  40109a:	2300      	movs	r3, #0
  40109c:	607b      	str	r3, [r7, #4]
			break;
  40109e:	bf00      	nop
	}
	PMC->PMC_MCKR =
  4010a0:	490a      	ldr	r1, [pc, #40]	; (4010cc <pmc_mck_set_division+0x78>)
			(PMC->PMC_MCKR & (~PMC_MCKR_MDIV_Msk)) | ul_div;
  4010a2:	4b0a      	ldr	r3, [pc, #40]	; (4010cc <pmc_mck_set_division+0x78>)
  4010a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4010a6:	f423 7240 	bic.w	r2, r3, #768	; 0x300
  4010aa:	687b      	ldr	r3, [r7, #4]
  4010ac:	4313      	orrs	r3, r2
	PMC->PMC_MCKR =
  4010ae:	630b      	str	r3, [r1, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  4010b0:	bf00      	nop
  4010b2:	4b06      	ldr	r3, [pc, #24]	; (4010cc <pmc_mck_set_division+0x78>)
  4010b4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4010b6:	f003 0308 	and.w	r3, r3, #8
  4010ba:	2b00      	cmp	r3, #0
  4010bc:	d0f9      	beq.n	4010b2 <pmc_mck_set_division+0x5e>
}
  4010be:	bf00      	nop
  4010c0:	370c      	adds	r7, #12
  4010c2:	46bd      	mov	sp, r7
  4010c4:	f85d 7b04 	ldr.w	r7, [sp], #4
  4010c8:	4770      	bx	lr
  4010ca:	bf00      	nop
  4010cc:	400e0600 	.word	0x400e0600

004010d0 <pmc_switch_mck_to_pllack>:
 *
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
  4010d0:	b480      	push	{r7}
  4010d2:	b085      	sub	sp, #20
  4010d4:	af00      	add	r7, sp, #0
  4010d6:	6078      	str	r0, [r7, #4]
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  4010d8:	491d      	ldr	r1, [pc, #116]	; (401150 <pmc_switch_mck_to_pllack+0x80>)
  4010da:	4b1d      	ldr	r3, [pc, #116]	; (401150 <pmc_switch_mck_to_pllack+0x80>)
  4010dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4010de:	f023 0270 	bic.w	r2, r3, #112	; 0x70
  4010e2:	687b      	ldr	r3, [r7, #4]
  4010e4:	4313      	orrs	r3, r2
  4010e6:	630b      	str	r3, [r1, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  4010e8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  4010ec:	60fb      	str	r3, [r7, #12]
  4010ee:	e007      	b.n	401100 <pmc_switch_mck_to_pllack+0x30>
			--ul_timeout) {
		if (ul_timeout == 0) {
  4010f0:	68fb      	ldr	r3, [r7, #12]
  4010f2:	2b00      	cmp	r3, #0
  4010f4:	d101      	bne.n	4010fa <pmc_switch_mck_to_pllack+0x2a>
			return 1;
  4010f6:	2301      	movs	r3, #1
  4010f8:	e023      	b.n	401142 <pmc_switch_mck_to_pllack+0x72>
			--ul_timeout) {
  4010fa:	68fb      	ldr	r3, [r7, #12]
  4010fc:	3b01      	subs	r3, #1
  4010fe:	60fb      	str	r3, [r7, #12]
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  401100:	4b13      	ldr	r3, [pc, #76]	; (401150 <pmc_switch_mck_to_pllack+0x80>)
  401102:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  401104:	f003 0308 	and.w	r3, r3, #8
  401108:	2b00      	cmp	r3, #0
  40110a:	d0f1      	beq.n	4010f0 <pmc_switch_mck_to_pllack+0x20>
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  40110c:	4a10      	ldr	r2, [pc, #64]	; (401150 <pmc_switch_mck_to_pllack+0x80>)
  40110e:	4b10      	ldr	r3, [pc, #64]	; (401150 <pmc_switch_mck_to_pllack+0x80>)
  401110:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401112:	f023 0303 	bic.w	r3, r3, #3
  401116:	f043 0302 	orr.w	r3, r3, #2
  40111a:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  40111c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  401120:	60fb      	str	r3, [r7, #12]
  401122:	e007      	b.n	401134 <pmc_switch_mck_to_pllack+0x64>
			--ul_timeout) {
		if (ul_timeout == 0) {
  401124:	68fb      	ldr	r3, [r7, #12]
  401126:	2b00      	cmp	r3, #0
  401128:	d101      	bne.n	40112e <pmc_switch_mck_to_pllack+0x5e>
			return 1;
  40112a:	2301      	movs	r3, #1
  40112c:	e009      	b.n	401142 <pmc_switch_mck_to_pllack+0x72>
			--ul_timeout) {
  40112e:	68fb      	ldr	r3, [r7, #12]
  401130:	3b01      	subs	r3, #1
  401132:	60fb      	str	r3, [r7, #12]
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  401134:	4b06      	ldr	r3, [pc, #24]	; (401150 <pmc_switch_mck_to_pllack+0x80>)
  401136:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  401138:	f003 0308 	and.w	r3, r3, #8
  40113c:	2b00      	cmp	r3, #0
  40113e:	d0f1      	beq.n	401124 <pmc_switch_mck_to_pllack+0x54>
		}
	}

	return 0;
  401140:	2300      	movs	r3, #0
}
  401142:	4618      	mov	r0, r3
  401144:	3714      	adds	r7, #20
  401146:	46bd      	mov	sp, r7
  401148:	f85d 7b04 	ldr.w	r7, [sp], #4
  40114c:	4770      	bx	lr
  40114e:	bf00      	nop
  401150:	400e0600 	.word	0x400e0600

00401154 <pmc_switch_sclk_to_32kxtal>:
 *       VDDIO power supply.
 *
 * \param ul_bypass 0 for Xtal, 1 for bypass.
 */
void pmc_switch_sclk_to_32kxtal(uint32_t ul_bypass)
{
  401154:	b480      	push	{r7}
  401156:	b083      	sub	sp, #12
  401158:	af00      	add	r7, sp, #0
  40115a:	6078      	str	r0, [r7, #4]
	/* Set Bypass mode if required */
	if (ul_bypass == 1) {
  40115c:	687b      	ldr	r3, [r7, #4]
  40115e:	2b01      	cmp	r3, #1
  401160:	d105      	bne.n	40116e <pmc_switch_sclk_to_32kxtal+0x1a>
		SUPC->SUPC_MR |= SUPC_MR_KEY_PASSWD |
  401162:	4907      	ldr	r1, [pc, #28]	; (401180 <pmc_switch_sclk_to_32kxtal+0x2c>)
  401164:	4b06      	ldr	r3, [pc, #24]	; (401180 <pmc_switch_sclk_to_32kxtal+0x2c>)
  401166:	689a      	ldr	r2, [r3, #8]
  401168:	4b06      	ldr	r3, [pc, #24]	; (401184 <pmc_switch_sclk_to_32kxtal+0x30>)
  40116a:	4313      	orrs	r3, r2
  40116c:	608b      	str	r3, [r1, #8]
			SUPC_MR_OSCBYPASS;
	}

	SUPC->SUPC_CR = SUPC_CR_KEY_PASSWD | SUPC_CR_XTALSEL;
  40116e:	4b04      	ldr	r3, [pc, #16]	; (401180 <pmc_switch_sclk_to_32kxtal+0x2c>)
  401170:	4a05      	ldr	r2, [pc, #20]	; (401188 <pmc_switch_sclk_to_32kxtal+0x34>)
  401172:	601a      	str	r2, [r3, #0]
}
  401174:	bf00      	nop
  401176:	370c      	adds	r7, #12
  401178:	46bd      	mov	sp, r7
  40117a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40117e:	4770      	bx	lr
  401180:	400e1810 	.word	0x400e1810
  401184:	a5100000 	.word	0xa5100000
  401188:	a5000008 	.word	0xa5000008

0040118c <pmc_osc_is_ready_32kxtal>:
 *
 * \retval 1 External 32k Xtal is ready.
 * \retval 0 External 32k Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_32kxtal(void)
{
  40118c:	b480      	push	{r7}
  40118e:	af00      	add	r7, sp, #0
	return ((SUPC->SUPC_SR & SUPC_SR_OSCSEL)
  401190:	4b09      	ldr	r3, [pc, #36]	; (4011b8 <pmc_osc_is_ready_32kxtal+0x2c>)
  401192:	695b      	ldr	r3, [r3, #20]
  401194:	f003 0380 	and.w	r3, r3, #128	; 0x80
			&& (PMC->PMC_SR & PMC_SR_OSCSELS));
  401198:	2b00      	cmp	r3, #0
  40119a:	d007      	beq.n	4011ac <pmc_osc_is_ready_32kxtal+0x20>
  40119c:	4b07      	ldr	r3, [pc, #28]	; (4011bc <pmc_osc_is_ready_32kxtal+0x30>)
  40119e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4011a0:	f003 0380 	and.w	r3, r3, #128	; 0x80
  4011a4:	2b00      	cmp	r3, #0
  4011a6:	d001      	beq.n	4011ac <pmc_osc_is_ready_32kxtal+0x20>
  4011a8:	2301      	movs	r3, #1
  4011aa:	e000      	b.n	4011ae <pmc_osc_is_ready_32kxtal+0x22>
  4011ac:	2300      	movs	r3, #0
}
  4011ae:	4618      	mov	r0, r3
  4011b0:	46bd      	mov	sp, r7
  4011b2:	f85d 7b04 	ldr.w	r7, [sp], #4
  4011b6:	4770      	bx	lr
  4011b8:	400e1810 	.word	0x400e1810
  4011bc:	400e0600 	.word	0x400e0600

004011c0 <pmc_switch_mainck_to_fastrc>:
 * \retval 0 Success.
 * \retval 1 Timeout error.
 * \retval 2 Invalid frequency.
 */
void pmc_switch_mainck_to_fastrc(uint32_t ul_moscrcf)
{
  4011c0:	b480      	push	{r7}
  4011c2:	b083      	sub	sp, #12
  4011c4:	af00      	add	r7, sp, #0
  4011c6:	6078      	str	r0, [r7, #4]
	/* Enable Fast RC oscillator but DO NOT switch to RC now */
	PMC->CKGR_MOR |= (CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCRCEN);
  4011c8:	4915      	ldr	r1, [pc, #84]	; (401220 <pmc_switch_mainck_to_fastrc+0x60>)
  4011ca:	4b15      	ldr	r3, [pc, #84]	; (401220 <pmc_switch_mainck_to_fastrc+0x60>)
  4011cc:	6a1a      	ldr	r2, [r3, #32]
  4011ce:	4b15      	ldr	r3, [pc, #84]	; (401224 <pmc_switch_mainck_to_fastrc+0x64>)
  4011d0:	4313      	orrs	r3, r2
  4011d2:	620b      	str	r3, [r1, #32]

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  4011d4:	bf00      	nop
  4011d6:	4b12      	ldr	r3, [pc, #72]	; (401220 <pmc_switch_mainck_to_fastrc+0x60>)
  4011d8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4011da:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  4011de:	2b00      	cmp	r3, #0
  4011e0:	d0f9      	beq.n	4011d6 <pmc_switch_mainck_to_fastrc+0x16>

	/* Change Fast RC oscillator frequency */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  4011e2:	490f      	ldr	r1, [pc, #60]	; (401220 <pmc_switch_mainck_to_fastrc+0x60>)
  4011e4:	4b0e      	ldr	r3, [pc, #56]	; (401220 <pmc_switch_mainck_to_fastrc+0x60>)
  4011e6:	6a1a      	ldr	r2, [r3, #32]
  4011e8:	4b0f      	ldr	r3, [pc, #60]	; (401228 <pmc_switch_mainck_to_fastrc+0x68>)
  4011ea:	4013      	ands	r3, r2
			CKGR_MOR_KEY_PASSWD | ul_moscrcf;
  4011ec:	687a      	ldr	r2, [r7, #4]
  4011ee:	4313      	orrs	r3, r2
  4011f0:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  4011f4:	620b      	str	r3, [r1, #32]

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  4011f6:	bf00      	nop
  4011f8:	4b09      	ldr	r3, [pc, #36]	; (401220 <pmc_switch_mainck_to_fastrc+0x60>)
  4011fa:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4011fc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  401200:	2b00      	cmp	r3, #0
  401202:	d0f9      	beq.n	4011f8 <pmc_switch_mainck_to_fastrc+0x38>

	/* Switch to Fast RC */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCSEL) |
  401204:	4906      	ldr	r1, [pc, #24]	; (401220 <pmc_switch_mainck_to_fastrc+0x60>)
  401206:	4b06      	ldr	r3, [pc, #24]	; (401220 <pmc_switch_mainck_to_fastrc+0x60>)
  401208:	6a1a      	ldr	r2, [r3, #32]
  40120a:	4b08      	ldr	r3, [pc, #32]	; (40122c <pmc_switch_mainck_to_fastrc+0x6c>)
  40120c:	4013      	ands	r3, r2
  40120e:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  401212:	620b      	str	r3, [r1, #32]
			CKGR_MOR_KEY_PASSWD;
}
  401214:	bf00      	nop
  401216:	370c      	adds	r7, #12
  401218:	46bd      	mov	sp, r7
  40121a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40121e:	4770      	bx	lr
  401220:	400e0600 	.word	0x400e0600
  401224:	00370008 	.word	0x00370008
  401228:	ffc8ff8f 	.word	0xffc8ff8f
  40122c:	fec8ffff 	.word	0xfec8ffff

00401230 <pmc_switch_mainck_to_xtal>:
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
  401230:	b480      	push	{r7}
  401232:	b083      	sub	sp, #12
  401234:	af00      	add	r7, sp, #0
  401236:	6078      	str	r0, [r7, #4]
  401238:	6039      	str	r1, [r7, #0]
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  40123a:	687b      	ldr	r3, [r7, #4]
  40123c:	2b00      	cmp	r3, #0
  40123e:	d008      	beq.n	401252 <pmc_switch_mainck_to_xtal+0x22>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  401240:	4913      	ldr	r1, [pc, #76]	; (401290 <pmc_switch_mainck_to_xtal+0x60>)
  401242:	4b13      	ldr	r3, [pc, #76]	; (401290 <pmc_switch_mainck_to_xtal+0x60>)
  401244:	6a1b      	ldr	r3, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  401246:	4a13      	ldr	r2, [pc, #76]	; (401294 <pmc_switch_mainck_to_xtal+0x64>)
  401248:	401a      	ands	r2, r3
  40124a:	4b13      	ldr	r3, [pc, #76]	; (401298 <pmc_switch_mainck_to_xtal+0x68>)
  40124c:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  40124e:	620b      	str	r3, [r1, #32]
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
	}
}
  401250:	e018      	b.n	401284 <pmc_switch_mainck_to_xtal+0x54>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  401252:	490f      	ldr	r1, [pc, #60]	; (401290 <pmc_switch_mainck_to_xtal+0x60>)
  401254:	4b0e      	ldr	r3, [pc, #56]	; (401290 <pmc_switch_mainck_to_xtal+0x60>)
  401256:	6a1a      	ldr	r2, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  401258:	4b10      	ldr	r3, [pc, #64]	; (40129c <pmc_switch_mainck_to_xtal+0x6c>)
  40125a:	4013      	ands	r3, r2
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  40125c:	683a      	ldr	r2, [r7, #0]
  40125e:	0212      	lsls	r2, r2, #8
  401260:	b292      	uxth	r2, r2
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  401262:	431a      	orrs	r2, r3
  401264:	4b0e      	ldr	r3, [pc, #56]	; (4012a0 <pmc_switch_mainck_to_xtal+0x70>)
  401266:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  401268:	620b      	str	r3, [r1, #32]
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  40126a:	bf00      	nop
  40126c:	4b08      	ldr	r3, [pc, #32]	; (401290 <pmc_switch_mainck_to_xtal+0x60>)
  40126e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  401270:	f003 0301 	and.w	r3, r3, #1
  401274:	2b00      	cmp	r3, #0
  401276:	d0f9      	beq.n	40126c <pmc_switch_mainck_to_xtal+0x3c>
		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  401278:	4905      	ldr	r1, [pc, #20]	; (401290 <pmc_switch_mainck_to_xtal+0x60>)
  40127a:	4b05      	ldr	r3, [pc, #20]	; (401290 <pmc_switch_mainck_to_xtal+0x60>)
  40127c:	6a1a      	ldr	r2, [r3, #32]
  40127e:	4b09      	ldr	r3, [pc, #36]	; (4012a4 <pmc_switch_mainck_to_xtal+0x74>)
  401280:	4313      	orrs	r3, r2
  401282:	620b      	str	r3, [r1, #32]
}
  401284:	bf00      	nop
  401286:	370c      	adds	r7, #12
  401288:	46bd      	mov	sp, r7
  40128a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40128e:	4770      	bx	lr
  401290:	400e0600 	.word	0x400e0600
  401294:	fec8fffc 	.word	0xfec8fffc
  401298:	01370002 	.word	0x01370002
  40129c:	ffc8fffc 	.word	0xffc8fffc
  4012a0:	00370001 	.word	0x00370001
  4012a4:	01370000 	.word	0x01370000

004012a8 <pmc_osc_is_ready_mainck>:
 *
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
  4012a8:	b480      	push	{r7}
  4012aa:	af00      	add	r7, sp, #0
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  4012ac:	4b04      	ldr	r3, [pc, #16]	; (4012c0 <pmc_osc_is_ready_mainck+0x18>)
  4012ae:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4012b0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
}
  4012b4:	4618      	mov	r0, r3
  4012b6:	46bd      	mov	sp, r7
  4012b8:	f85d 7b04 	ldr.w	r7, [sp], #4
  4012bc:	4770      	bx	lr
  4012be:	bf00      	nop
  4012c0:	400e0600 	.word	0x400e0600

004012c4 <pmc_disable_pllack>:

/**
 * \brief Disable PLLA clock.
 */
void pmc_disable_pllack(void)
{
  4012c4:	b480      	push	{r7}
  4012c6:	af00      	add	r7, sp, #0
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  4012c8:	4b04      	ldr	r3, [pc, #16]	; (4012dc <pmc_disable_pllack+0x18>)
  4012ca:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  4012ce:	629a      	str	r2, [r3, #40]	; 0x28
#endif
}
  4012d0:	bf00      	nop
  4012d2:	46bd      	mov	sp, r7
  4012d4:	f85d 7b04 	ldr.w	r7, [sp], #4
  4012d8:	4770      	bx	lr
  4012da:	bf00      	nop
  4012dc:	400e0600 	.word	0x400e0600

004012e0 <pmc_is_locked_pllack>:
 *
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
  4012e0:	b480      	push	{r7}
  4012e2:	af00      	add	r7, sp, #0
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  4012e4:	4b04      	ldr	r3, [pc, #16]	; (4012f8 <pmc_is_locked_pllack+0x18>)
  4012e6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4012e8:	f003 0302 	and.w	r3, r3, #2
}
  4012ec:	4618      	mov	r0, r3
  4012ee:	46bd      	mov	sp, r7
  4012f0:	f85d 7b04 	ldr.w	r7, [sp], #4
  4012f4:	4770      	bx	lr
  4012f6:	bf00      	nop
  4012f8:	400e0600 	.word	0x400e0600

004012fc <pmc_is_locked_upll>:
 *
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_upll(void)
{
  4012fc:	b480      	push	{r7}
  4012fe:	af00      	add	r7, sp, #0
	return (PMC->PMC_SR & PMC_SR_LOCKU);
  401300:	4b04      	ldr	r3, [pc, #16]	; (401314 <pmc_is_locked_upll+0x18>)
  401302:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  401304:	f003 0340 	and.w	r3, r3, #64	; 0x40
}
  401308:	4618      	mov	r0, r3
  40130a:	46bd      	mov	sp, r7
  40130c:	f85d 7b04 	ldr.w	r7, [sp], #4
  401310:	4770      	bx	lr
  401312:	bf00      	nop
  401314:	400e0600 	.word	0x400e0600

00401318 <pmc_enable_periph_clk>:
 *
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
  401318:	b480      	push	{r7}
  40131a:	b083      	sub	sp, #12
  40131c:	af00      	add	r7, sp, #0
  40131e:	6078      	str	r0, [r7, #4]
	if (ul_id > MAX_PERIPH_ID) {
  401320:	687b      	ldr	r3, [r7, #4]
  401322:	2b3f      	cmp	r3, #63	; 0x3f
  401324:	d901      	bls.n	40132a <pmc_enable_periph_clk+0x12>
		return 1;
  401326:	2301      	movs	r3, #1
  401328:	e02f      	b.n	40138a <pmc_enable_periph_clk+0x72>
	}

	if (ul_id < 32) {
  40132a:	687b      	ldr	r3, [r7, #4]
  40132c:	2b1f      	cmp	r3, #31
  40132e:	d813      	bhi.n	401358 <pmc_enable_periph_clk+0x40>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  401330:	4b19      	ldr	r3, [pc, #100]	; (401398 <pmc_enable_periph_clk+0x80>)
  401332:	699a      	ldr	r2, [r3, #24]
  401334:	2101      	movs	r1, #1
  401336:	687b      	ldr	r3, [r7, #4]
  401338:	fa01 f303 	lsl.w	r3, r1, r3
  40133c:	401a      	ands	r2, r3
  40133e:	2101      	movs	r1, #1
  401340:	687b      	ldr	r3, [r7, #4]
  401342:	fa01 f303 	lsl.w	r3, r1, r3
  401346:	429a      	cmp	r2, r3
  401348:	d01e      	beq.n	401388 <pmc_enable_periph_clk+0x70>
			PMC->PMC_PCER0 = 1 << ul_id;
  40134a:	4a13      	ldr	r2, [pc, #76]	; (401398 <pmc_enable_periph_clk+0x80>)
  40134c:	2101      	movs	r1, #1
  40134e:	687b      	ldr	r3, [r7, #4]
  401350:	fa01 f303 	lsl.w	r3, r1, r3
  401354:	6113      	str	r3, [r2, #16]
  401356:	e017      	b.n	401388 <pmc_enable_periph_clk+0x70>
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAME70 || SAMS70)
	} else {
		ul_id -= 32;
  401358:	687b      	ldr	r3, [r7, #4]
  40135a:	3b20      	subs	r3, #32
  40135c:	607b      	str	r3, [r7, #4]
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  40135e:	4b0e      	ldr	r3, [pc, #56]	; (401398 <pmc_enable_periph_clk+0x80>)
  401360:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  401364:	2101      	movs	r1, #1
  401366:	687b      	ldr	r3, [r7, #4]
  401368:	fa01 f303 	lsl.w	r3, r1, r3
  40136c:	401a      	ands	r2, r3
  40136e:	2101      	movs	r1, #1
  401370:	687b      	ldr	r3, [r7, #4]
  401372:	fa01 f303 	lsl.w	r3, r1, r3
  401376:	429a      	cmp	r2, r3
  401378:	d006      	beq.n	401388 <pmc_enable_periph_clk+0x70>
			PMC->PMC_PCER1 = 1 << ul_id;
  40137a:	4a07      	ldr	r2, [pc, #28]	; (401398 <pmc_enable_periph_clk+0x80>)
  40137c:	2101      	movs	r1, #1
  40137e:	687b      	ldr	r3, [r7, #4]
  401380:	fa01 f303 	lsl.w	r3, r1, r3
  401384:	f8c2 3100 	str.w	r3, [r2, #256]	; 0x100
		}
#endif
	}

	return 0;
  401388:	2300      	movs	r3, #0
}
  40138a:	4618      	mov	r0, r3
  40138c:	370c      	adds	r7, #12
  40138e:	46bd      	mov	sp, r7
  401390:	f85d 7b04 	ldr.w	r7, [sp], #4
  401394:	4770      	bx	lr
  401396:	bf00      	nop
  401398:	400e0600 	.word	0x400e0600

0040139c <uart_init>:
 *
 * \retval 0 Success.
 * \retval 1 Bad baud rate generator value.
 */
uint32_t uart_init(Uart *p_uart, const sam_uart_opt_t *p_uart_opt)
{
  40139c:	b480      	push	{r7}
  40139e:	b085      	sub	sp, #20
  4013a0:	af00      	add	r7, sp, #0
  4013a2:	6078      	str	r0, [r7, #4]
  4013a4:	6039      	str	r1, [r7, #0]
	uint32_t cd = 0;
  4013a6:	2300      	movs	r3, #0
  4013a8:	60fb      	str	r3, [r7, #12]

	/* Reset and disable receiver & transmitter */
	p_uart->UART_CR = UART_CR_RSTRX | UART_CR_RSTTX
  4013aa:	687b      	ldr	r3, [r7, #4]
  4013ac:	22ac      	movs	r2, #172	; 0xac
  4013ae:	601a      	str	r2, [r3, #0]
			| UART_CR_RXDIS | UART_CR_TXDIS;

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
  4013b0:	683b      	ldr	r3, [r7, #0]
  4013b2:	681a      	ldr	r2, [r3, #0]
  4013b4:	683b      	ldr	r3, [r7, #0]
  4013b6:	685b      	ldr	r3, [r3, #4]
  4013b8:	fbb2 f3f3 	udiv	r3, r2, r3
  4013bc:	091b      	lsrs	r3, r3, #4
  4013be:	60fb      	str	r3, [r7, #12]
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
  4013c0:	68fb      	ldr	r3, [r7, #12]
  4013c2:	2b00      	cmp	r3, #0
  4013c4:	d003      	beq.n	4013ce <uart_init+0x32>
  4013c6:	68fb      	ldr	r3, [r7, #12]
  4013c8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
  4013cc:	d301      	bcc.n	4013d2 <uart_init+0x36>
		return 1;
  4013ce:	2301      	movs	r3, #1
  4013d0:	e00a      	b.n	4013e8 <uart_init+0x4c>

	p_uart->UART_BRGR = cd;
  4013d2:	687b      	ldr	r3, [r7, #4]
  4013d4:	68fa      	ldr	r2, [r7, #12]
  4013d6:	621a      	str	r2, [r3, #32]
	/* Configure mode */
	p_uart->UART_MR = p_uart_opt->ul_mode;
  4013d8:	683b      	ldr	r3, [r7, #0]
  4013da:	689a      	ldr	r2, [r3, #8]
  4013dc:	687b      	ldr	r3, [r7, #4]
  4013de:	605a      	str	r2, [r3, #4]
	/* Disable PDC channel */
	p_uart->UART_PTCR = UART_PTCR_RXTDIS | UART_PTCR_TXTDIS;
#endif

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;
  4013e0:	687b      	ldr	r3, [r7, #4]
  4013e2:	2250      	movs	r2, #80	; 0x50
  4013e4:	601a      	str	r2, [r3, #0]

	return 0;
  4013e6:	2300      	movs	r3, #0
}
  4013e8:	4618      	mov	r0, r3
  4013ea:	3714      	adds	r7, #20
  4013ec:	46bd      	mov	sp, r7
  4013ee:	f85d 7b04 	ldr.w	r7, [sp], #4
  4013f2:	4770      	bx	lr

004013f4 <uart_write>:
 *
 * \retval 0 Success.
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
  4013f4:	b480      	push	{r7}
  4013f6:	b083      	sub	sp, #12
  4013f8:	af00      	add	r7, sp, #0
  4013fa:	6078      	str	r0, [r7, #4]
  4013fc:	460b      	mov	r3, r1
  4013fe:	70fb      	strb	r3, [r7, #3]
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
  401400:	687b      	ldr	r3, [r7, #4]
  401402:	695b      	ldr	r3, [r3, #20]
  401404:	f003 0302 	and.w	r3, r3, #2
  401408:	2b00      	cmp	r3, #0
  40140a:	d101      	bne.n	401410 <uart_write+0x1c>
		return 1;
  40140c:	2301      	movs	r3, #1
  40140e:	e003      	b.n	401418 <uart_write+0x24>

	/* Send character */
	p_uart->UART_THR = uc_data;
  401410:	78fa      	ldrb	r2, [r7, #3]
  401412:	687b      	ldr	r3, [r7, #4]
  401414:	61da      	str	r2, [r3, #28]
	return 0;
  401416:	2300      	movs	r3, #0
}
  401418:	4618      	mov	r0, r3
  40141a:	370c      	adds	r7, #12
  40141c:	46bd      	mov	sp, r7
  40141e:	f85d 7b04 	ldr.w	r7, [sp], #4
  401422:	4770      	bx	lr

00401424 <uart_read>:
 *
 * \retval 0 Success.
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
  401424:	b480      	push	{r7}
  401426:	b083      	sub	sp, #12
  401428:	af00      	add	r7, sp, #0
  40142a:	6078      	str	r0, [r7, #4]
  40142c:	6039      	str	r1, [r7, #0]
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
  40142e:	687b      	ldr	r3, [r7, #4]
  401430:	695b      	ldr	r3, [r3, #20]
  401432:	f003 0301 	and.w	r3, r3, #1
  401436:	2b00      	cmp	r3, #0
  401438:	d101      	bne.n	40143e <uart_read+0x1a>
		return 1;
  40143a:	2301      	movs	r3, #1
  40143c:	e005      	b.n	40144a <uart_read+0x26>

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
  40143e:	687b      	ldr	r3, [r7, #4]
  401440:	699b      	ldr	r3, [r3, #24]
  401442:	b2da      	uxtb	r2, r3
  401444:	683b      	ldr	r3, [r7, #0]
  401446:	701a      	strb	r2, [r3, #0]
	return 0;
  401448:	2300      	movs	r3, #0
}
  40144a:	4618      	mov	r0, r3
  40144c:	370c      	adds	r7, #12
  40144e:	46bd      	mov	sp, r7
  401450:	f85d 7b04 	ldr.w	r7, [sp], #4
  401454:	4770      	bx	lr

00401456 <usart_set_async_baudrate>:
 * \retval 1 Baud rate set point is out of range for the given input clock
 * frequency.
 */
uint32_t usart_set_async_baudrate(Usart *p_usart,
		uint32_t baudrate, uint32_t ul_mck)
{
  401456:	b480      	push	{r7}
  401458:	b089      	sub	sp, #36	; 0x24
  40145a:	af00      	add	r7, sp, #0
  40145c:	60f8      	str	r0, [r7, #12]
  40145e:	60b9      	str	r1, [r7, #8]
  401460:	607a      	str	r2, [r7, #4]
	uint32_t cd_fp;
	uint32_t cd;
	uint32_t fp;

	/* Calculate the receiver sampling divide of baudrate clock. */
	if (ul_mck >= HIGH_FRQ_SAMPLE_DIV * baudrate) {
  401462:	68bb      	ldr	r3, [r7, #8]
  401464:	011a      	lsls	r2, r3, #4
  401466:	687b      	ldr	r3, [r7, #4]
  401468:	429a      	cmp	r2, r3
  40146a:	d802      	bhi.n	401472 <usart_set_async_baudrate+0x1c>
		over = HIGH_FRQ_SAMPLE_DIV;
  40146c:	2310      	movs	r3, #16
  40146e:	61fb      	str	r3, [r7, #28]
  401470:	e001      	b.n	401476 <usart_set_async_baudrate+0x20>
	} else {
		over = LOW_FRQ_SAMPLE_DIV;
  401472:	2308      	movs	r3, #8
  401474:	61fb      	str	r3, [r7, #28]
	}

	/* Calculate clock divider according to the fraction calculated formula. */
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
  401476:	687b      	ldr	r3, [r7, #4]
  401478:	00da      	lsls	r2, r3, #3
  40147a:	69fb      	ldr	r3, [r7, #28]
  40147c:	68b9      	ldr	r1, [r7, #8]
  40147e:	fb01 f303 	mul.w	r3, r1, r3
  401482:	085b      	lsrs	r3, r3, #1
  401484:	441a      	add	r2, r3
  401486:	69fb      	ldr	r3, [r7, #28]
  401488:	68b9      	ldr	r1, [r7, #8]
  40148a:	fb01 f303 	mul.w	r3, r1, r3
  40148e:	fbb2 f3f3 	udiv	r3, r2, r3
  401492:	61bb      	str	r3, [r7, #24]
	cd = cd_fp >> 3;
  401494:	69bb      	ldr	r3, [r7, #24]
  401496:	08db      	lsrs	r3, r3, #3
  401498:	617b      	str	r3, [r7, #20]
	fp = cd_fp & 0x07;
  40149a:	69bb      	ldr	r3, [r7, #24]
  40149c:	f003 0307 	and.w	r3, r3, #7
  4014a0:	613b      	str	r3, [r7, #16]
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
  4014a2:	697b      	ldr	r3, [r7, #20]
  4014a4:	2b00      	cmp	r3, #0
  4014a6:	d003      	beq.n	4014b0 <usart_set_async_baudrate+0x5a>
  4014a8:	697b      	ldr	r3, [r7, #20]
  4014aa:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
  4014ae:	d301      	bcc.n	4014b4 <usart_set_async_baudrate+0x5e>
		return 1;
  4014b0:	2301      	movs	r3, #1
  4014b2:	e00f      	b.n	4014d4 <usart_set_async_baudrate+0x7e>
	}

	/* Configure the OVER bit in MR register. */
	if (over == 8) {
  4014b4:	69fb      	ldr	r3, [r7, #28]
  4014b6:	2b08      	cmp	r3, #8
  4014b8:	d105      	bne.n	4014c6 <usart_set_async_baudrate+0x70>
		p_usart->US_MR |= US_MR_OVER;
  4014ba:	68fb      	ldr	r3, [r7, #12]
  4014bc:	685b      	ldr	r3, [r3, #4]
  4014be:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
  4014c2:	68fb      	ldr	r3, [r7, #12]
  4014c4:	605a      	str	r2, [r3, #4]
	}

	/* Configure the baudrate generate register. */
	p_usart->US_BRGR = (cd << US_BRGR_CD_Pos) | (fp << US_BRGR_FP_Pos);
  4014c6:	693b      	ldr	r3, [r7, #16]
  4014c8:	041a      	lsls	r2, r3, #16
  4014ca:	697b      	ldr	r3, [r7, #20]
  4014cc:	431a      	orrs	r2, r3
  4014ce:	68fb      	ldr	r3, [r7, #12]
  4014d0:	621a      	str	r2, [r3, #32]

	return 0;
  4014d2:	2300      	movs	r3, #0
}
  4014d4:	4618      	mov	r0, r3
  4014d6:	3724      	adds	r7, #36	; 0x24
  4014d8:	46bd      	mov	sp, r7
  4014da:	f85d 7b04 	ldr.w	r7, [sp], #4
  4014de:	4770      	bx	lr

004014e0 <usart_reset>:
 * \brief Reset the USART and disable TX and RX.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset(Usart *p_usart)
{
  4014e0:	b580      	push	{r7, lr}
  4014e2:	b082      	sub	sp, #8
  4014e4:	af00      	add	r7, sp, #0
  4014e6:	6078      	str	r0, [r7, #4]
	/* Disable the Write Protect. */
	usart_disable_writeprotect(p_usart);
  4014e8:	6878      	ldr	r0, [r7, #4]
  4014ea:	4b0d      	ldr	r3, [pc, #52]	; (401520 <usart_reset+0x40>)
  4014ec:	4798      	blx	r3

	/* Reset registers that could cause unpredictable behavior after reset. */
	p_usart->US_MR = 0;
  4014ee:	687b      	ldr	r3, [r7, #4]
  4014f0:	2200      	movs	r2, #0
  4014f2:	605a      	str	r2, [r3, #4]
	p_usart->US_RTOR = 0;
  4014f4:	687b      	ldr	r3, [r7, #4]
  4014f6:	2200      	movs	r2, #0
  4014f8:	625a      	str	r2, [r3, #36]	; 0x24
	p_usart->US_TTGR = 0;
  4014fa:	687b      	ldr	r3, [r7, #4]
  4014fc:	2200      	movs	r2, #0
  4014fe:	629a      	str	r2, [r3, #40]	; 0x28

	/* Disable TX and RX. */
	usart_reset_tx(p_usart);
  401500:	6878      	ldr	r0, [r7, #4]
  401502:	4b08      	ldr	r3, [pc, #32]	; (401524 <usart_reset+0x44>)
  401504:	4798      	blx	r3
	usart_reset_rx(p_usart);
  401506:	6878      	ldr	r0, [r7, #4]
  401508:	4b07      	ldr	r3, [pc, #28]	; (401528 <usart_reset+0x48>)
  40150a:	4798      	blx	r3
	/* Reset status bits. */
	usart_reset_status(p_usart);
  40150c:	6878      	ldr	r0, [r7, #4]
  40150e:	4b07      	ldr	r3, [pc, #28]	; (40152c <usart_reset+0x4c>)
  401510:	4798      	blx	r3
	/* Turn off RTS and DTR if exist. */
	usart_drive_RTS_pin_high(p_usart);
  401512:	6878      	ldr	r0, [r7, #4]
  401514:	4b06      	ldr	r3, [pc, #24]	; (401530 <usart_reset+0x50>)
  401516:	4798      	blx	r3
#if (SAM3S || SAM4S || SAM3U || SAM4L || SAM4E)
	usart_drive_DTR_pin_high(p_usart);
#endif
}
  401518:	bf00      	nop
  40151a:	3708      	adds	r7, #8
  40151c:	46bd      	mov	sp, r7
  40151e:	bd80      	pop	{r7, pc}
  401520:	004016c1 	.word	0x004016c1
  401524:	004015d3 	.word	0x004015d3
  401528:	00401607 	.word	0x00401607
  40152c:	00401621 	.word	0x00401621
  401530:	0040163d 	.word	0x0040163d

00401534 <usart_init_rs232>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_init_rs232(Usart *p_usart,
		const sam_usart_opt_t *p_usart_opt, uint32_t ul_mck)
{
  401534:	b580      	push	{r7, lr}
  401536:	b084      	sub	sp, #16
  401538:	af00      	add	r7, sp, #0
  40153a:	60f8      	str	r0, [r7, #12]
  40153c:	60b9      	str	r1, [r7, #8]
  40153e:	607a      	str	r2, [r7, #4]
	static uint32_t ul_reg_val;

	/* Reset the USART and shut down TX and RX. */
	usart_reset(p_usart);
  401540:	68f8      	ldr	r0, [r7, #12]
  401542:	4b1a      	ldr	r3, [pc, #104]	; (4015ac <usart_init_rs232+0x78>)
  401544:	4798      	blx	r3

	ul_reg_val = 0;
  401546:	4b1a      	ldr	r3, [pc, #104]	; (4015b0 <usart_init_rs232+0x7c>)
  401548:	2200      	movs	r2, #0
  40154a:	601a      	str	r2, [r3, #0]
	/* Check whether the input values are legal. */
	if (!p_usart_opt || usart_set_async_baudrate(p_usart,
  40154c:	68bb      	ldr	r3, [r7, #8]
  40154e:	2b00      	cmp	r3, #0
  401550:	d009      	beq.n	401566 <usart_init_rs232+0x32>
  401552:	68bb      	ldr	r3, [r7, #8]
  401554:	681b      	ldr	r3, [r3, #0]
  401556:	687a      	ldr	r2, [r7, #4]
  401558:	4619      	mov	r1, r3
  40155a:	68f8      	ldr	r0, [r7, #12]
  40155c:	4b15      	ldr	r3, [pc, #84]	; (4015b4 <usart_init_rs232+0x80>)
  40155e:	4798      	blx	r3
  401560:	4603      	mov	r3, r0
  401562:	2b00      	cmp	r3, #0
  401564:	d001      	beq.n	40156a <usart_init_rs232+0x36>
			p_usart_opt->baudrate, ul_mck)) {
		return 1;
  401566:	2301      	movs	r3, #1
  401568:	e01b      	b.n	4015a2 <usart_init_rs232+0x6e>
	}

	/* Configure the USART option. */
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  40156a:	68bb      	ldr	r3, [r7, #8]
  40156c:	685a      	ldr	r2, [r3, #4]
  40156e:	68bb      	ldr	r3, [r7, #8]
  401570:	689b      	ldr	r3, [r3, #8]
  401572:	431a      	orrs	r2, r3
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;
  401574:	68bb      	ldr	r3, [r7, #8]
  401576:	691b      	ldr	r3, [r3, #16]
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  401578:	431a      	orrs	r2, r3
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;
  40157a:	68bb      	ldr	r3, [r7, #8]
  40157c:	68db      	ldr	r3, [r3, #12]
  40157e:	431a      	orrs	r2, r3
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  401580:	4b0b      	ldr	r3, [pc, #44]	; (4015b0 <usart_init_rs232+0x7c>)
  401582:	681b      	ldr	r3, [r3, #0]
  401584:	4313      	orrs	r3, r2
  401586:	4a0a      	ldr	r2, [pc, #40]	; (4015b0 <usart_init_rs232+0x7c>)
  401588:	6013      	str	r3, [r2, #0]

	/* Configure the USART mode as normal mode. */
	ul_reg_val |= US_MR_USART_MODE_NORMAL;
  40158a:	4b09      	ldr	r3, [pc, #36]	; (4015b0 <usart_init_rs232+0x7c>)
  40158c:	681b      	ldr	r3, [r3, #0]
  40158e:	4a08      	ldr	r2, [pc, #32]	; (4015b0 <usart_init_rs232+0x7c>)
  401590:	6013      	str	r3, [r2, #0]

	p_usart->US_MR |= ul_reg_val;
  401592:	68fb      	ldr	r3, [r7, #12]
  401594:	685a      	ldr	r2, [r3, #4]
  401596:	4b06      	ldr	r3, [pc, #24]	; (4015b0 <usart_init_rs232+0x7c>)
  401598:	681b      	ldr	r3, [r3, #0]
  40159a:	431a      	orrs	r2, r3
  40159c:	68fb      	ldr	r3, [r7, #12]
  40159e:	605a      	str	r2, [r3, #4]

	return 0;
  4015a0:	2300      	movs	r3, #0
}
  4015a2:	4618      	mov	r0, r3
  4015a4:	3710      	adds	r7, #16
  4015a6:	46bd      	mov	sp, r7
  4015a8:	bd80      	pop	{r7, pc}
  4015aa:	bf00      	nop
  4015ac:	004014e1 	.word	0x004014e1
  4015b0:	20400a4c 	.word	0x20400a4c
  4015b4:	00401457 	.word	0x00401457

004015b8 <usart_enable_tx>:
 * \brief Enable USART transmitter.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_enable_tx(Usart *p_usart)
{
  4015b8:	b480      	push	{r7}
  4015ba:	b083      	sub	sp, #12
  4015bc:	af00      	add	r7, sp, #0
  4015be:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_TXEN;
  4015c0:	687b      	ldr	r3, [r7, #4]
  4015c2:	2240      	movs	r2, #64	; 0x40
  4015c4:	601a      	str	r2, [r3, #0]
}
  4015c6:	bf00      	nop
  4015c8:	370c      	adds	r7, #12
  4015ca:	46bd      	mov	sp, r7
  4015cc:	f85d 7b04 	ldr.w	r7, [sp], #4
  4015d0:	4770      	bx	lr

004015d2 <usart_reset_tx>:
 * \brief Immediately stop and disable USART transmitter.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_tx(Usart *p_usart)
{
  4015d2:	b480      	push	{r7}
  4015d4:	b083      	sub	sp, #12
  4015d6:	af00      	add	r7, sp, #0
  4015d8:	6078      	str	r0, [r7, #4]
	/* Reset transmitter */
	p_usart->US_CR = US_CR_RSTTX | US_CR_TXDIS;
  4015da:	687b      	ldr	r3, [r7, #4]
  4015dc:	2288      	movs	r2, #136	; 0x88
  4015de:	601a      	str	r2, [r3, #0]
}
  4015e0:	bf00      	nop
  4015e2:	370c      	adds	r7, #12
  4015e4:	46bd      	mov	sp, r7
  4015e6:	f85d 7b04 	ldr.w	r7, [sp], #4
  4015ea:	4770      	bx	lr

004015ec <usart_enable_rx>:
 * \brief Enable USART receiver.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_enable_rx(Usart *p_usart)
{
  4015ec:	b480      	push	{r7}
  4015ee:	b083      	sub	sp, #12
  4015f0:	af00      	add	r7, sp, #0
  4015f2:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_RXEN;
  4015f4:	687b      	ldr	r3, [r7, #4]
  4015f6:	2210      	movs	r2, #16
  4015f8:	601a      	str	r2, [r3, #0]
}
  4015fa:	bf00      	nop
  4015fc:	370c      	adds	r7, #12
  4015fe:	46bd      	mov	sp, r7
  401600:	f85d 7b04 	ldr.w	r7, [sp], #4
  401604:	4770      	bx	lr

00401606 <usart_reset_rx>:
 * \brief Immediately stop and disable USART receiver.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_rx(Usart *p_usart)
{
  401606:	b480      	push	{r7}
  401608:	b083      	sub	sp, #12
  40160a:	af00      	add	r7, sp, #0
  40160c:	6078      	str	r0, [r7, #4]
	/* Reset Receiver */
	p_usart->US_CR = US_CR_RSTRX | US_CR_RXDIS;
  40160e:	687b      	ldr	r3, [r7, #4]
  401610:	2224      	movs	r2, #36	; 0x24
  401612:	601a      	str	r2, [r3, #0]
}
  401614:	bf00      	nop
  401616:	370c      	adds	r7, #12
  401618:	46bd      	mov	sp, r7
  40161a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40161e:	4770      	bx	lr

00401620 <usart_reset_status>:
 * \brief Reset status bits (PARE, OVER, MANERR, UNRE and PXBRK in US_CSR).
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_status(Usart *p_usart)
{
  401620:	b480      	push	{r7}
  401622:	b083      	sub	sp, #12
  401624:	af00      	add	r7, sp, #0
  401626:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_RSTSTA;
  401628:	687b      	ldr	r3, [r7, #4]
  40162a:	f44f 7280 	mov.w	r2, #256	; 0x100
  40162e:	601a      	str	r2, [r3, #0]
}
  401630:	bf00      	nop
  401632:	370c      	adds	r7, #12
  401634:	46bd      	mov	sp, r7
  401636:	f85d 7b04 	ldr.w	r7, [sp], #4
  40163a:	4770      	bx	lr

0040163c <usart_drive_RTS_pin_high>:
 * \brief Drive the pin RTS to 1.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_drive_RTS_pin_high(Usart *p_usart)
{
  40163c:	b480      	push	{r7}
  40163e:	b083      	sub	sp, #12
  401640:	af00      	add	r7, sp, #0
  401642:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_RTSDIS;
  401644:	687b      	ldr	r3, [r7, #4]
  401646:	f44f 2200 	mov.w	r2, #524288	; 0x80000
  40164a:	601a      	str	r2, [r3, #0]
}
  40164c:	bf00      	nop
  40164e:	370c      	adds	r7, #12
  401650:	46bd      	mov	sp, r7
  401652:	f85d 7b04 	ldr.w	r7, [sp], #4
  401656:	4770      	bx	lr

00401658 <usart_write>:
 *
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
  401658:	b480      	push	{r7}
  40165a:	b083      	sub	sp, #12
  40165c:	af00      	add	r7, sp, #0
  40165e:	6078      	str	r0, [r7, #4]
  401660:	6039      	str	r1, [r7, #0]
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
  401662:	687b      	ldr	r3, [r7, #4]
  401664:	695b      	ldr	r3, [r3, #20]
  401666:	f003 0302 	and.w	r3, r3, #2
  40166a:	2b00      	cmp	r3, #0
  40166c:	d101      	bne.n	401672 <usart_write+0x1a>
		return 1;
  40166e:	2301      	movs	r3, #1
  401670:	e005      	b.n	40167e <usart_write+0x26>
	}

	p_usart->US_THR = US_THR_TXCHR(c);
  401672:	683b      	ldr	r3, [r7, #0]
  401674:	f3c3 0208 	ubfx	r2, r3, #0, #9
  401678:	687b      	ldr	r3, [r7, #4]
  40167a:	61da      	str	r2, [r3, #28]
	return 0;
  40167c:	2300      	movs	r3, #0
}
  40167e:	4618      	mov	r0, r3
  401680:	370c      	adds	r7, #12
  401682:	46bd      	mov	sp, r7
  401684:	f85d 7b04 	ldr.w	r7, [sp], #4
  401688:	4770      	bx	lr

0040168a <usart_read>:
 *
 * \retval 0 on success.
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
  40168a:	b480      	push	{r7}
  40168c:	b083      	sub	sp, #12
  40168e:	af00      	add	r7, sp, #0
  401690:	6078      	str	r0, [r7, #4]
  401692:	6039      	str	r1, [r7, #0]
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
  401694:	687b      	ldr	r3, [r7, #4]
  401696:	695b      	ldr	r3, [r3, #20]
  401698:	f003 0301 	and.w	r3, r3, #1
  40169c:	2b00      	cmp	r3, #0
  40169e:	d101      	bne.n	4016a4 <usart_read+0x1a>
		return 1;
  4016a0:	2301      	movs	r3, #1
  4016a2:	e006      	b.n	4016b2 <usart_read+0x28>
	}

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
  4016a4:	687b      	ldr	r3, [r7, #4]
  4016a6:	699b      	ldr	r3, [r3, #24]
  4016a8:	f3c3 0208 	ubfx	r2, r3, #0, #9
  4016ac:	683b      	ldr	r3, [r7, #0]
  4016ae:	601a      	str	r2, [r3, #0]

	return 0;
  4016b0:	2300      	movs	r3, #0
}
  4016b2:	4618      	mov	r0, r3
  4016b4:	370c      	adds	r7, #12
  4016b6:	46bd      	mov	sp, r7
  4016b8:	f85d 7b04 	ldr.w	r7, [sp], #4
  4016bc:	4770      	bx	lr
	...

004016c0 <usart_disable_writeprotect>:
 * \brief Disable write protect of USART registers.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_disable_writeprotect(Usart *p_usart)
{
  4016c0:	b480      	push	{r7}
  4016c2:	b083      	sub	sp, #12
  4016c4:	af00      	add	r7, sp, #0
  4016c6:	6078      	str	r0, [r7, #4]
	p_usart->US_WPMR = US_WPMR_WPKEY_PASSWD;
  4016c8:	687b      	ldr	r3, [r7, #4]
  4016ca:	4a04      	ldr	r2, [pc, #16]	; (4016dc <usart_disable_writeprotect+0x1c>)
  4016cc:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
}
  4016d0:	bf00      	nop
  4016d2:	370c      	adds	r7, #12
  4016d4:	46bd      	mov	sp, r7
  4016d6:	f85d 7b04 	ldr.w	r7, [sp], #4
  4016da:	4770      	bx	lr
  4016dc:	55534100 	.word	0x55534100

004016e0 <cpu_irq_save>:

static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
  4016e0:	b480      	push	{r7}
  4016e2:	b083      	sub	sp, #12
  4016e4:	af00      	add	r7, sp, #0
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  4016e6:	f3ef 8310 	mrs	r3, PRIMASK
  4016ea:	607b      	str	r3, [r7, #4]
  return(result);
  4016ec:	687b      	ldr	r3, [r7, #4]
	volatile irqflags_t flags = cpu_irq_is_enabled();
  4016ee:	2b00      	cmp	r3, #0
  4016f0:	bf0c      	ite	eq
  4016f2:	2301      	moveq	r3, #1
  4016f4:	2300      	movne	r3, #0
  4016f6:	b2db      	uxtb	r3, r3
  4016f8:	603b      	str	r3, [r7, #0]
  __ASM volatile ("cpsid i" : : : "memory");
  4016fa:	b672      	cpsid	i
  __ASM volatile ("dmb");
  4016fc:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  401700:	4b04      	ldr	r3, [pc, #16]	; (401714 <cpu_irq_save+0x34>)
  401702:	2200      	movs	r2, #0
  401704:	701a      	strb	r2, [r3, #0]
	return flags;
  401706:	683b      	ldr	r3, [r7, #0]
}
  401708:	4618      	mov	r0, r3
  40170a:	370c      	adds	r7, #12
  40170c:	46bd      	mov	sp, r7
  40170e:	f85d 7b04 	ldr.w	r7, [sp], #4
  401712:	4770      	bx	lr
  401714:	2040000a 	.word	0x2040000a

00401718 <cpu_irq_is_enabled_flags>:

static inline bool cpu_irq_is_enabled_flags(irqflags_t flags)
{
  401718:	b480      	push	{r7}
  40171a:	b083      	sub	sp, #12
  40171c:	af00      	add	r7, sp, #0
  40171e:	6078      	str	r0, [r7, #4]
	return (flags);
  401720:	687b      	ldr	r3, [r7, #4]
  401722:	2b00      	cmp	r3, #0
  401724:	bf14      	ite	ne
  401726:	2301      	movne	r3, #1
  401728:	2300      	moveq	r3, #0
  40172a:	b2db      	uxtb	r3, r3
}
  40172c:	4618      	mov	r0, r3
  40172e:	370c      	adds	r7, #12
  401730:	46bd      	mov	sp, r7
  401732:	f85d 7b04 	ldr.w	r7, [sp], #4
  401736:	4770      	bx	lr

00401738 <cpu_irq_restore>:

static inline void cpu_irq_restore(irqflags_t flags)
{
  401738:	b580      	push	{r7, lr}
  40173a:	b082      	sub	sp, #8
  40173c:	af00      	add	r7, sp, #0
  40173e:	6078      	str	r0, [r7, #4]
	if (cpu_irq_is_enabled_flags(flags))
  401740:	6878      	ldr	r0, [r7, #4]
  401742:	4b07      	ldr	r3, [pc, #28]	; (401760 <cpu_irq_restore+0x28>)
  401744:	4798      	blx	r3
  401746:	4603      	mov	r3, r0
  401748:	2b00      	cmp	r3, #0
  40174a:	d005      	beq.n	401758 <cpu_irq_restore+0x20>
		cpu_irq_enable();
  40174c:	4b05      	ldr	r3, [pc, #20]	; (401764 <cpu_irq_restore+0x2c>)
  40174e:	2201      	movs	r2, #1
  401750:	701a      	strb	r2, [r3, #0]
  401752:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  401756:	b662      	cpsie	i
}
  401758:	bf00      	nop
  40175a:	3708      	adds	r7, #8
  40175c:	46bd      	mov	sp, r7
  40175e:	bd80      	pop	{r7, pc}
  401760:	00401719 	.word	0x00401719
  401764:	2040000a 	.word	0x2040000a

00401768 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
  401768:	b580      	push	{r7, lr}
  40176a:	b084      	sub	sp, #16
  40176c:	af00      	add	r7, sp, #0
        uint32_t *pSrc, *pDest;

        /* Initialize the relocate segment */
        pSrc = &_etext;
  40176e:	4b1e      	ldr	r3, [pc, #120]	; (4017e8 <Reset_Handler+0x80>)
  401770:	60fb      	str	r3, [r7, #12]
        pDest = &_srelocate;
  401772:	4b1e      	ldr	r3, [pc, #120]	; (4017ec <Reset_Handler+0x84>)
  401774:	60bb      	str	r3, [r7, #8]

        if (pSrc != pDest) {
  401776:	68fa      	ldr	r2, [r7, #12]
  401778:	68bb      	ldr	r3, [r7, #8]
  40177a:	429a      	cmp	r2, r3
  40177c:	d00c      	beq.n	401798 <Reset_Handler+0x30>
                for (; pDest < &_erelocate;) {
  40177e:	e007      	b.n	401790 <Reset_Handler+0x28>
                        *pDest++ = *pSrc++;
  401780:	68bb      	ldr	r3, [r7, #8]
  401782:	1d1a      	adds	r2, r3, #4
  401784:	60ba      	str	r2, [r7, #8]
  401786:	68fa      	ldr	r2, [r7, #12]
  401788:	1d11      	adds	r1, r2, #4
  40178a:	60f9      	str	r1, [r7, #12]
  40178c:	6812      	ldr	r2, [r2, #0]
  40178e:	601a      	str	r2, [r3, #0]
                for (; pDest < &_erelocate;) {
  401790:	68bb      	ldr	r3, [r7, #8]
  401792:	4a17      	ldr	r2, [pc, #92]	; (4017f0 <Reset_Handler+0x88>)
  401794:	4293      	cmp	r3, r2
  401796:	d3f3      	bcc.n	401780 <Reset_Handler+0x18>
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
  401798:	4b16      	ldr	r3, [pc, #88]	; (4017f4 <Reset_Handler+0x8c>)
  40179a:	60bb      	str	r3, [r7, #8]
  40179c:	e004      	b.n	4017a8 <Reset_Handler+0x40>
                *pDest++ = 0;
  40179e:	68bb      	ldr	r3, [r7, #8]
  4017a0:	1d1a      	adds	r2, r3, #4
  4017a2:	60ba      	str	r2, [r7, #8]
  4017a4:	2200      	movs	r2, #0
  4017a6:	601a      	str	r2, [r3, #0]
        for (pDest = &_szero; pDest < &_ezero;) {
  4017a8:	68bb      	ldr	r3, [r7, #8]
  4017aa:	4a13      	ldr	r2, [pc, #76]	; (4017f8 <Reset_Handler+0x90>)
  4017ac:	4293      	cmp	r3, r2
  4017ae:	d3f6      	bcc.n	40179e <Reset_Handler+0x36>
        }

        /* Set the vector table base address */
        pSrc = (uint32_t *) & _sfixed;
  4017b0:	4b12      	ldr	r3, [pc, #72]	; (4017fc <Reset_Handler+0x94>)
  4017b2:	60fb      	str	r3, [r7, #12]
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  4017b4:	4a12      	ldr	r2, [pc, #72]	; (401800 <Reset_Handler+0x98>)
  4017b6:	68fb      	ldr	r3, [r7, #12]
  4017b8:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  4017bc:	6093      	str	r3, [r2, #8]
 * \brief Enable FPU
 */
__always_inline static void fpu_enable(void)
{
	irqflags_t flags;
	flags = cpu_irq_save();
  4017be:	4b11      	ldr	r3, [pc, #68]	; (401804 <Reset_Handler+0x9c>)
  4017c0:	4798      	blx	r3
  4017c2:	6078      	str	r0, [r7, #4]
	REG_CPACR |=  (0xFu << 20);
  4017c4:	4a10      	ldr	r2, [pc, #64]	; (401808 <Reset_Handler+0xa0>)
  4017c6:	4b10      	ldr	r3, [pc, #64]	; (401808 <Reset_Handler+0xa0>)
  4017c8:	681b      	ldr	r3, [r3, #0]
  4017ca:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
  4017ce:	6013      	str	r3, [r2, #0]
  __ASM volatile ("dsb");
  4017d0:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  4017d4:	f3bf 8f6f 	isb	sy
	__DSB();
	__ISB();
	cpu_irq_restore(flags);
  4017d8:	6878      	ldr	r0, [r7, #4]
  4017da:	4b0c      	ldr	r3, [pc, #48]	; (40180c <Reset_Handler+0xa4>)
  4017dc:	4798      	blx	r3
#if __FPU_USED
	fpu_enable();
#endif

        /* Initialize the C library */
        __libc_init_array();
  4017de:	4b0c      	ldr	r3, [pc, #48]	; (401810 <Reset_Handler+0xa8>)
  4017e0:	4798      	blx	r3

        /* Branch to main function */
        main();
  4017e2:	4b0c      	ldr	r3, [pc, #48]	; (401814 <Reset_Handler+0xac>)
  4017e4:	4798      	blx	r3

        /* Infinite loop */
        while (1);
  4017e6:	e7fe      	b.n	4017e6 <Reset_Handler+0x7e>
  4017e8:	0040521c 	.word	0x0040521c
  4017ec:	20400000 	.word	0x20400000
  4017f0:	204009bc 	.word	0x204009bc
  4017f4:	204009bc 	.word	0x204009bc
  4017f8:	20400a98 	.word	0x20400a98
  4017fc:	00400000 	.word	0x00400000
  401800:	e000ed00 	.word	0xe000ed00
  401804:	004016e1 	.word	0x004016e1
  401808:	e000ed88 	.word	0xe000ed88
  40180c:	00401739 	.word	0x00401739
  401810:	00402575 	.word	0x00402575
  401814:	00402135 	.word	0x00402135

00401818 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  401818:	b480      	push	{r7}
  40181a:	af00      	add	r7, sp, #0
        while (1) {
  40181c:	e7fe      	b.n	40181c <Dummy_Handler+0x4>
	...

00401820 <SystemCoreClockUpdate>:

  SystemCoreClock = CHIP_FREQ_CPU_MAX;
}

void SystemCoreClockUpdate( void )
{
  401820:	b480      	push	{r7}
  401822:	af00      	add	r7, sp, #0
  /* Determine clock frequency according to clock register values */
  switch (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk)
  401824:	4b52      	ldr	r3, [pc, #328]	; (401970 <SystemCoreClockUpdate+0x150>)
  401826:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401828:	f003 0303 	and.w	r3, r3, #3
  40182c:	2b01      	cmp	r3, #1
  40182e:	d014      	beq.n	40185a <SystemCoreClockUpdate+0x3a>
  401830:	2b01      	cmp	r3, #1
  401832:	d302      	bcc.n	40183a <SystemCoreClockUpdate+0x1a>
  401834:	2b02      	cmp	r3, #2
  401836:	d038      	beq.n	4018aa <SystemCoreClockUpdate+0x8a>
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
      }
    break;

    default:
    break;
  401838:	e07a      	b.n	401930 <SystemCoreClockUpdate+0x110>
      if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL )
  40183a:	4b4e      	ldr	r3, [pc, #312]	; (401974 <SystemCoreClockUpdate+0x154>)
  40183c:	695b      	ldr	r3, [r3, #20]
  40183e:	f003 0380 	and.w	r3, r3, #128	; 0x80
  401842:	2b00      	cmp	r3, #0
  401844:	d004      	beq.n	401850 <SystemCoreClockUpdate+0x30>
        SystemCoreClock = CHIP_FREQ_XTAL_32K;
  401846:	4b4c      	ldr	r3, [pc, #304]	; (401978 <SystemCoreClockUpdate+0x158>)
  401848:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  40184c:	601a      	str	r2, [r3, #0]
    break;
  40184e:	e06f      	b.n	401930 <SystemCoreClockUpdate+0x110>
        SystemCoreClock = CHIP_FREQ_SLCK_RC;
  401850:	4b49      	ldr	r3, [pc, #292]	; (401978 <SystemCoreClockUpdate+0x158>)
  401852:	f44f 42fa 	mov.w	r2, #32000	; 0x7d00
  401856:	601a      	str	r2, [r3, #0]
    break;
  401858:	e06a      	b.n	401930 <SystemCoreClockUpdate+0x110>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  40185a:	4b45      	ldr	r3, [pc, #276]	; (401970 <SystemCoreClockUpdate+0x150>)
  40185c:	6a1b      	ldr	r3, [r3, #32]
  40185e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  401862:	2b00      	cmp	r3, #0
  401864:	d003      	beq.n	40186e <SystemCoreClockUpdate+0x4e>
        SystemCoreClock = CHIP_FREQ_XTAL_12M;
  401866:	4b44      	ldr	r3, [pc, #272]	; (401978 <SystemCoreClockUpdate+0x158>)
  401868:	4a44      	ldr	r2, [pc, #272]	; (40197c <SystemCoreClockUpdate+0x15c>)
  40186a:	601a      	str	r2, [r3, #0]
    break;
  40186c:	e060      	b.n	401930 <SystemCoreClockUpdate+0x110>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  40186e:	4b42      	ldr	r3, [pc, #264]	; (401978 <SystemCoreClockUpdate+0x158>)
  401870:	4a43      	ldr	r2, [pc, #268]	; (401980 <SystemCoreClockUpdate+0x160>)
  401872:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  401874:	4b3e      	ldr	r3, [pc, #248]	; (401970 <SystemCoreClockUpdate+0x150>)
  401876:	6a1b      	ldr	r3, [r3, #32]
  401878:	f003 0370 	and.w	r3, r3, #112	; 0x70
  40187c:	2b10      	cmp	r3, #16
  40187e:	d004      	beq.n	40188a <SystemCoreClockUpdate+0x6a>
  401880:	2b20      	cmp	r3, #32
  401882:	d008      	beq.n	401896 <SystemCoreClockUpdate+0x76>
  401884:	2b00      	cmp	r3, #0
  401886:	d00e      	beq.n	4018a6 <SystemCoreClockUpdate+0x86>
          break;
  401888:	e00e      	b.n	4018a8 <SystemCoreClockUpdate+0x88>
            SystemCoreClock *= 2U;
  40188a:	4b3b      	ldr	r3, [pc, #236]	; (401978 <SystemCoreClockUpdate+0x158>)
  40188c:	681b      	ldr	r3, [r3, #0]
  40188e:	005b      	lsls	r3, r3, #1
  401890:	4a39      	ldr	r2, [pc, #228]	; (401978 <SystemCoreClockUpdate+0x158>)
  401892:	6013      	str	r3, [r2, #0]
          break;
  401894:	e008      	b.n	4018a8 <SystemCoreClockUpdate+0x88>
            SystemCoreClock *= 3U;
  401896:	4b38      	ldr	r3, [pc, #224]	; (401978 <SystemCoreClockUpdate+0x158>)
  401898:	681a      	ldr	r2, [r3, #0]
  40189a:	4613      	mov	r3, r2
  40189c:	005b      	lsls	r3, r3, #1
  40189e:	4413      	add	r3, r2
  4018a0:	4a35      	ldr	r2, [pc, #212]	; (401978 <SystemCoreClockUpdate+0x158>)
  4018a2:	6013      	str	r3, [r2, #0]
          break;
  4018a4:	e000      	b.n	4018a8 <SystemCoreClockUpdate+0x88>
          break;
  4018a6:	bf00      	nop
    break;
  4018a8:	e042      	b.n	401930 <SystemCoreClockUpdate+0x110>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  4018aa:	4b31      	ldr	r3, [pc, #196]	; (401970 <SystemCoreClockUpdate+0x150>)
  4018ac:	6a1b      	ldr	r3, [r3, #32]
  4018ae:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  4018b2:	2b00      	cmp	r3, #0
  4018b4:	d003      	beq.n	4018be <SystemCoreClockUpdate+0x9e>
        SystemCoreClock = CHIP_FREQ_XTAL_12M ;
  4018b6:	4b30      	ldr	r3, [pc, #192]	; (401978 <SystemCoreClockUpdate+0x158>)
  4018b8:	4a30      	ldr	r2, [pc, #192]	; (40197c <SystemCoreClockUpdate+0x15c>)
  4018ba:	601a      	str	r2, [r3, #0]
  4018bc:	e01c      	b.n	4018f8 <SystemCoreClockUpdate+0xd8>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  4018be:	4b2e      	ldr	r3, [pc, #184]	; (401978 <SystemCoreClockUpdate+0x158>)
  4018c0:	4a2f      	ldr	r2, [pc, #188]	; (401980 <SystemCoreClockUpdate+0x160>)
  4018c2:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  4018c4:	4b2a      	ldr	r3, [pc, #168]	; (401970 <SystemCoreClockUpdate+0x150>)
  4018c6:	6a1b      	ldr	r3, [r3, #32]
  4018c8:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4018cc:	2b10      	cmp	r3, #16
  4018ce:	d004      	beq.n	4018da <SystemCoreClockUpdate+0xba>
  4018d0:	2b20      	cmp	r3, #32
  4018d2:	d008      	beq.n	4018e6 <SystemCoreClockUpdate+0xc6>
  4018d4:	2b00      	cmp	r3, #0
  4018d6:	d00e      	beq.n	4018f6 <SystemCoreClockUpdate+0xd6>
          break;
  4018d8:	e00e      	b.n	4018f8 <SystemCoreClockUpdate+0xd8>
            SystemCoreClock *= 2U;
  4018da:	4b27      	ldr	r3, [pc, #156]	; (401978 <SystemCoreClockUpdate+0x158>)
  4018dc:	681b      	ldr	r3, [r3, #0]
  4018de:	005b      	lsls	r3, r3, #1
  4018e0:	4a25      	ldr	r2, [pc, #148]	; (401978 <SystemCoreClockUpdate+0x158>)
  4018e2:	6013      	str	r3, [r2, #0]
          break;
  4018e4:	e008      	b.n	4018f8 <SystemCoreClockUpdate+0xd8>
            SystemCoreClock *= 3U;
  4018e6:	4b24      	ldr	r3, [pc, #144]	; (401978 <SystemCoreClockUpdate+0x158>)
  4018e8:	681a      	ldr	r2, [r3, #0]
  4018ea:	4613      	mov	r3, r2
  4018ec:	005b      	lsls	r3, r3, #1
  4018ee:	4413      	add	r3, r2
  4018f0:	4a21      	ldr	r2, [pc, #132]	; (401978 <SystemCoreClockUpdate+0x158>)
  4018f2:	6013      	str	r3, [r2, #0]
          break;
  4018f4:	e000      	b.n	4018f8 <SystemCoreClockUpdate+0xd8>
          break;
  4018f6:	bf00      	nop
      if ( (uint32_t) (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK )
  4018f8:	4b1d      	ldr	r3, [pc, #116]	; (401970 <SystemCoreClockUpdate+0x150>)
  4018fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4018fc:	f003 0303 	and.w	r3, r3, #3
  401900:	2b02      	cmp	r3, #2
  401902:	d114      	bne.n	40192e <SystemCoreClockUpdate+0x10e>
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  401904:	4b1a      	ldr	r3, [pc, #104]	; (401970 <SystemCoreClockUpdate+0x150>)
  401906:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  401908:	0c1b      	lsrs	r3, r3, #16
  40190a:	f3c3 030a 	ubfx	r3, r3, #0, #11
  40190e:	3301      	adds	r3, #1
  401910:	4a19      	ldr	r2, [pc, #100]	; (401978 <SystemCoreClockUpdate+0x158>)
  401912:	6812      	ldr	r2, [r2, #0]
  401914:	fb02 f303 	mul.w	r3, r2, r3
  401918:	4a17      	ldr	r2, [pc, #92]	; (401978 <SystemCoreClockUpdate+0x158>)
  40191a:	6013      	str	r3, [r2, #0]
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  40191c:	4b14      	ldr	r3, [pc, #80]	; (401970 <SystemCoreClockUpdate+0x150>)
  40191e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  401920:	b2db      	uxtb	r3, r3
  401922:	4a15      	ldr	r2, [pc, #84]	; (401978 <SystemCoreClockUpdate+0x158>)
  401924:	6812      	ldr	r2, [r2, #0]
  401926:	fbb2 f3f3 	udiv	r3, r2, r3
  40192a:	4a13      	ldr	r2, [pc, #76]	; (401978 <SystemCoreClockUpdate+0x158>)
  40192c:	6013      	str	r3, [r2, #0]
    break;
  40192e:	bf00      	nop
  }

  if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 )
  401930:	4b0f      	ldr	r3, [pc, #60]	; (401970 <SystemCoreClockUpdate+0x150>)
  401932:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401934:	f003 0370 	and.w	r3, r3, #112	; 0x70
  401938:	2b70      	cmp	r3, #112	; 0x70
  40193a:	d108      	bne.n	40194e <SystemCoreClockUpdate+0x12e>
  {
    SystemCoreClock /= 3U;
  40193c:	4b0e      	ldr	r3, [pc, #56]	; (401978 <SystemCoreClockUpdate+0x158>)
  40193e:	681b      	ldr	r3, [r3, #0]
  401940:	4a10      	ldr	r2, [pc, #64]	; (401984 <SystemCoreClockUpdate+0x164>)
  401942:	fba2 2303 	umull	r2, r3, r2, r3
  401946:	085b      	lsrs	r3, r3, #1
  401948:	4a0b      	ldr	r2, [pc, #44]	; (401978 <SystemCoreClockUpdate+0x158>)
  40194a:	6013      	str	r3, [r2, #0]
  }
  else
  {
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  }
}
  40194c:	e00a      	b.n	401964 <SystemCoreClockUpdate+0x144>
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  40194e:	4b08      	ldr	r3, [pc, #32]	; (401970 <SystemCoreClockUpdate+0x150>)
  401950:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401952:	091b      	lsrs	r3, r3, #4
  401954:	f003 0307 	and.w	r3, r3, #7
  401958:	4a07      	ldr	r2, [pc, #28]	; (401978 <SystemCoreClockUpdate+0x158>)
  40195a:	6812      	ldr	r2, [r2, #0]
  40195c:	fa22 f303 	lsr.w	r3, r2, r3
  401960:	4a05      	ldr	r2, [pc, #20]	; (401978 <SystemCoreClockUpdate+0x158>)
  401962:	6013      	str	r3, [r2, #0]
}
  401964:	bf00      	nop
  401966:	46bd      	mov	sp, r7
  401968:	f85d 7b04 	ldr.w	r7, [sp], #4
  40196c:	4770      	bx	lr
  40196e:	bf00      	nop
  401970:	400e0600 	.word	0x400e0600
  401974:	400e1810 	.word	0x400e1810
  401978:	2040000c 	.word	0x2040000c
  40197c:	00b71b00 	.word	0x00b71b00
  401980:	003d0900 	.word	0x003d0900
  401984:	aaaaaaab 	.word	0xaaaaaaab

00401988 <system_init_flash>:
/**
 * Initialize flash.
 */
void system_init_flash( uint32_t ul_clk )
{
  401988:	b480      	push	{r7}
  40198a:	b083      	sub	sp, #12
  40198c:	af00      	add	r7, sp, #0
  40198e:	6078      	str	r0, [r7, #4]
  /* Set FWS for embedded Flash access according to operating frequency */
  if ( ul_clk < CHIP_FREQ_FWS_0 )
  401990:	687b      	ldr	r3, [r7, #4]
  401992:	4a19      	ldr	r2, [pc, #100]	; (4019f8 <system_init_flash+0x70>)
  401994:	4293      	cmp	r3, r2
  401996:	d804      	bhi.n	4019a2 <system_init_flash+0x1a>
  {
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  401998:	4b18      	ldr	r3, [pc, #96]	; (4019fc <system_init_flash+0x74>)
  40199a:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  40199e:	601a      	str	r2, [r3, #0]
          }
        }
      }
    }
  }
}
  4019a0:	e023      	b.n	4019ea <system_init_flash+0x62>
    if (ul_clk < CHIP_FREQ_FWS_1)
  4019a2:	687b      	ldr	r3, [r7, #4]
  4019a4:	4a16      	ldr	r2, [pc, #88]	; (401a00 <system_init_flash+0x78>)
  4019a6:	4293      	cmp	r3, r2
  4019a8:	d803      	bhi.n	4019b2 <system_init_flash+0x2a>
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  4019aa:	4b14      	ldr	r3, [pc, #80]	; (4019fc <system_init_flash+0x74>)
  4019ac:	4a15      	ldr	r2, [pc, #84]	; (401a04 <system_init_flash+0x7c>)
  4019ae:	601a      	str	r2, [r3, #0]
}
  4019b0:	e01b      	b.n	4019ea <system_init_flash+0x62>
      if (ul_clk < CHIP_FREQ_FWS_2)
  4019b2:	687b      	ldr	r3, [r7, #4]
  4019b4:	4a14      	ldr	r2, [pc, #80]	; (401a08 <system_init_flash+0x80>)
  4019b6:	4293      	cmp	r3, r2
  4019b8:	d803      	bhi.n	4019c2 <system_init_flash+0x3a>
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  4019ba:	4b10      	ldr	r3, [pc, #64]	; (4019fc <system_init_flash+0x74>)
  4019bc:	4a13      	ldr	r2, [pc, #76]	; (401a0c <system_init_flash+0x84>)
  4019be:	601a      	str	r2, [r3, #0]
}
  4019c0:	e013      	b.n	4019ea <system_init_flash+0x62>
        if ( ul_clk < CHIP_FREQ_FWS_3 )
  4019c2:	687b      	ldr	r3, [r7, #4]
  4019c4:	4a12      	ldr	r2, [pc, #72]	; (401a10 <system_init_flash+0x88>)
  4019c6:	4293      	cmp	r3, r2
  4019c8:	d803      	bhi.n	4019d2 <system_init_flash+0x4a>
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  4019ca:	4b0c      	ldr	r3, [pc, #48]	; (4019fc <system_init_flash+0x74>)
  4019cc:	4a11      	ldr	r2, [pc, #68]	; (401a14 <system_init_flash+0x8c>)
  4019ce:	601a      	str	r2, [r3, #0]
}
  4019d0:	e00b      	b.n	4019ea <system_init_flash+0x62>
          if ( ul_clk < CHIP_FREQ_FWS_4 )
  4019d2:	687b      	ldr	r3, [r7, #4]
  4019d4:	4a10      	ldr	r2, [pc, #64]	; (401a18 <system_init_flash+0x90>)
  4019d6:	4293      	cmp	r3, r2
  4019d8:	d804      	bhi.n	4019e4 <system_init_flash+0x5c>
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  4019da:	4b08      	ldr	r3, [pc, #32]	; (4019fc <system_init_flash+0x74>)
  4019dc:	f04f 2204 	mov.w	r2, #67109888	; 0x4000400
  4019e0:	601a      	str	r2, [r3, #0]
}
  4019e2:	e002      	b.n	4019ea <system_init_flash+0x62>
            EFC->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  4019e4:	4b05      	ldr	r3, [pc, #20]	; (4019fc <system_init_flash+0x74>)
  4019e6:	4a0d      	ldr	r2, [pc, #52]	; (401a1c <system_init_flash+0x94>)
  4019e8:	601a      	str	r2, [r3, #0]
}
  4019ea:	bf00      	nop
  4019ec:	370c      	adds	r7, #12
  4019ee:	46bd      	mov	sp, r7
  4019f0:	f85d 7b04 	ldr.w	r7, [sp], #4
  4019f4:	4770      	bx	lr
  4019f6:	bf00      	nop
  4019f8:	01312cff 	.word	0x01312cff
  4019fc:	400e0c00 	.word	0x400e0c00
  401a00:	026259ff 	.word	0x026259ff
  401a04:	04000100 	.word	0x04000100
  401a08:	039386ff 	.word	0x039386ff
  401a0c:	04000200 	.word	0x04000200
  401a10:	04c4b3ff 	.word	0x04c4b3ff
  401a14:	04000300 	.word	0x04000300
  401a18:	05f5e0ff 	.word	0x05f5e0ff
  401a1c:	04000500 	.word	0x04000500

00401a20 <_sbrk>:
extern void _exit(int status);
extern void _kill(int pid, int sig);
extern int _getpid(void);

extern caddr_t _sbrk(int incr)
{
  401a20:	b480      	push	{r7}
  401a22:	b085      	sub	sp, #20
  401a24:	af00      	add	r7, sp, #0
  401a26:	6078      	str	r0, [r7, #4]
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;
  401a28:	4b10      	ldr	r3, [pc, #64]	; (401a6c <_sbrk+0x4c>)
  401a2a:	60fb      	str	r3, [r7, #12]

	if (heap == NULL) {
  401a2c:	4b10      	ldr	r3, [pc, #64]	; (401a70 <_sbrk+0x50>)
  401a2e:	681b      	ldr	r3, [r3, #0]
  401a30:	2b00      	cmp	r3, #0
  401a32:	d102      	bne.n	401a3a <_sbrk+0x1a>
		heap = (unsigned char *)&_end;
  401a34:	4b0e      	ldr	r3, [pc, #56]	; (401a70 <_sbrk+0x50>)
  401a36:	4a0f      	ldr	r2, [pc, #60]	; (401a74 <_sbrk+0x54>)
  401a38:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
  401a3a:	4b0d      	ldr	r3, [pc, #52]	; (401a70 <_sbrk+0x50>)
  401a3c:	681b      	ldr	r3, [r3, #0]
  401a3e:	60bb      	str	r3, [r7, #8]

	if (((int)prev_heap + incr) > ramend) {
  401a40:	68ba      	ldr	r2, [r7, #8]
  401a42:	687b      	ldr	r3, [r7, #4]
  401a44:	441a      	add	r2, r3
  401a46:	68fb      	ldr	r3, [r7, #12]
  401a48:	429a      	cmp	r2, r3
  401a4a:	dd02      	ble.n	401a52 <_sbrk+0x32>
		return (caddr_t) -1;	
  401a4c:	f04f 33ff 	mov.w	r3, #4294967295
  401a50:	e006      	b.n	401a60 <_sbrk+0x40>
	}

	heap += incr;
  401a52:	4b07      	ldr	r3, [pc, #28]	; (401a70 <_sbrk+0x50>)
  401a54:	681a      	ldr	r2, [r3, #0]
  401a56:	687b      	ldr	r3, [r7, #4]
  401a58:	4413      	add	r3, r2
  401a5a:	4a05      	ldr	r2, [pc, #20]	; (401a70 <_sbrk+0x50>)
  401a5c:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap;
  401a5e:	68bb      	ldr	r3, [r7, #8]
}
  401a60:	4618      	mov	r0, r3
  401a62:	3714      	adds	r7, #20
  401a64:	46bd      	mov	sp, r7
  401a66:	f85d 7b04 	ldr.w	r7, [sp], #4
  401a6a:	4770      	bx	lr
  401a6c:	2045fffc 	.word	0x2045fffc
  401a70:	20400a50 	.word	0x20400a50
  401a74:	20402c98 	.word	0x20402c98

00401a78 <_close>:
{
	return -1;
}

extern int _close(int file)
{
  401a78:	b480      	push	{r7}
  401a7a:	b083      	sub	sp, #12
  401a7c:	af00      	add	r7, sp, #0
  401a7e:	6078      	str	r0, [r7, #4]
	return -1;
  401a80:	f04f 33ff 	mov.w	r3, #4294967295
}
  401a84:	4618      	mov	r0, r3
  401a86:	370c      	adds	r7, #12
  401a88:	46bd      	mov	sp, r7
  401a8a:	f85d 7b04 	ldr.w	r7, [sp], #4
  401a8e:	4770      	bx	lr

00401a90 <_fstat>:

extern int _fstat(int file, struct stat *st)
{
  401a90:	b480      	push	{r7}
  401a92:	b083      	sub	sp, #12
  401a94:	af00      	add	r7, sp, #0
  401a96:	6078      	str	r0, [r7, #4]
  401a98:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
  401a9a:	683b      	ldr	r3, [r7, #0]
  401a9c:	f44f 5200 	mov.w	r2, #8192	; 0x2000
  401aa0:	605a      	str	r2, [r3, #4]

	return 0;
  401aa2:	2300      	movs	r3, #0
}
  401aa4:	4618      	mov	r0, r3
  401aa6:	370c      	adds	r7, #12
  401aa8:	46bd      	mov	sp, r7
  401aaa:	f85d 7b04 	ldr.w	r7, [sp], #4
  401aae:	4770      	bx	lr

00401ab0 <_isatty>:

extern int _isatty(int file)
{
  401ab0:	b480      	push	{r7}
  401ab2:	b083      	sub	sp, #12
  401ab4:	af00      	add	r7, sp, #0
  401ab6:	6078      	str	r0, [r7, #4]
	return 1;
  401ab8:	2301      	movs	r3, #1
}
  401aba:	4618      	mov	r0, r3
  401abc:	370c      	adds	r7, #12
  401abe:	46bd      	mov	sp, r7
  401ac0:	f85d 7b04 	ldr.w	r7, [sp], #4
  401ac4:	4770      	bx	lr

00401ac6 <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
  401ac6:	b480      	push	{r7}
  401ac8:	b085      	sub	sp, #20
  401aca:	af00      	add	r7, sp, #0
  401acc:	60f8      	str	r0, [r7, #12]
  401ace:	60b9      	str	r1, [r7, #8]
  401ad0:	607a      	str	r2, [r7, #4]
	return 0;
  401ad2:	2300      	movs	r3, #0
}
  401ad4:	4618      	mov	r0, r3
  401ad6:	3714      	adds	r7, #20
  401ad8:	46bd      	mov	sp, r7
  401ada:	f85d 7b04 	ldr.w	r7, [sp], #4
  401ade:	4770      	bx	lr

00401ae0 <NVIC_EnableIRQ>:
{
  401ae0:	b480      	push	{r7}
  401ae2:	b083      	sub	sp, #12
  401ae4:	af00      	add	r7, sp, #0
  401ae6:	4603      	mov	r3, r0
  401ae8:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  401aea:	4909      	ldr	r1, [pc, #36]	; (401b10 <NVIC_EnableIRQ+0x30>)
  401aec:	f997 3007 	ldrsb.w	r3, [r7, #7]
  401af0:	095b      	lsrs	r3, r3, #5
  401af2:	79fa      	ldrb	r2, [r7, #7]
  401af4:	f002 021f 	and.w	r2, r2, #31
  401af8:	2001      	movs	r0, #1
  401afa:	fa00 f202 	lsl.w	r2, r0, r2
  401afe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
  401b02:	bf00      	nop
  401b04:	370c      	adds	r7, #12
  401b06:	46bd      	mov	sp, r7
  401b08:	f85d 7b04 	ldr.w	r7, [sp], #4
  401b0c:	4770      	bx	lr
  401b0e:	bf00      	nop
  401b10:	e000e100 	.word	0xe000e100

00401b14 <NVIC_SetPriority>:
{
  401b14:	b480      	push	{r7}
  401b16:	b083      	sub	sp, #12
  401b18:	af00      	add	r7, sp, #0
  401b1a:	4603      	mov	r3, r0
  401b1c:	6039      	str	r1, [r7, #0]
  401b1e:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
  401b20:	f997 3007 	ldrsb.w	r3, [r7, #7]
  401b24:	2b00      	cmp	r3, #0
  401b26:	da0b      	bge.n	401b40 <NVIC_SetPriority+0x2c>
    SCB->SHPR[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  401b28:	490d      	ldr	r1, [pc, #52]	; (401b60 <NVIC_SetPriority+0x4c>)
  401b2a:	79fb      	ldrb	r3, [r7, #7]
  401b2c:	f003 030f 	and.w	r3, r3, #15
  401b30:	3b04      	subs	r3, #4
  401b32:	683a      	ldr	r2, [r7, #0]
  401b34:	b2d2      	uxtb	r2, r2
  401b36:	0152      	lsls	r2, r2, #5
  401b38:	b2d2      	uxtb	r2, r2
  401b3a:	440b      	add	r3, r1
  401b3c:	761a      	strb	r2, [r3, #24]
}
  401b3e:	e009      	b.n	401b54 <NVIC_SetPriority+0x40>
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  401b40:	4908      	ldr	r1, [pc, #32]	; (401b64 <NVIC_SetPriority+0x50>)
  401b42:	f997 3007 	ldrsb.w	r3, [r7, #7]
  401b46:	683a      	ldr	r2, [r7, #0]
  401b48:	b2d2      	uxtb	r2, r2
  401b4a:	0152      	lsls	r2, r2, #5
  401b4c:	b2d2      	uxtb	r2, r2
  401b4e:	440b      	add	r3, r1
  401b50:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
  401b54:	bf00      	nop
  401b56:	370c      	adds	r7, #12
  401b58:	46bd      	mov	sp, r7
  401b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
  401b5e:	4770      	bx	lr
  401b60:	e000ed00 	.word	0xe000ed00
  401b64:	e000e100 	.word	0xe000e100

00401b68 <osc_get_rate>:
{
  401b68:	b480      	push	{r7}
  401b6a:	b083      	sub	sp, #12
  401b6c:	af00      	add	r7, sp, #0
  401b6e:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  401b70:	687b      	ldr	r3, [r7, #4]
  401b72:	2b07      	cmp	r3, #7
  401b74:	d825      	bhi.n	401bc2 <osc_get_rate+0x5a>
  401b76:	a201      	add	r2, pc, #4	; (adr r2, 401b7c <osc_get_rate+0x14>)
  401b78:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  401b7c:	00401b9d 	.word	0x00401b9d
  401b80:	00401ba3 	.word	0x00401ba3
  401b84:	00401ba9 	.word	0x00401ba9
  401b88:	00401baf 	.word	0x00401baf
  401b8c:	00401bb3 	.word	0x00401bb3
  401b90:	00401bb7 	.word	0x00401bb7
  401b94:	00401bbb 	.word	0x00401bbb
  401b98:	00401bbf 	.word	0x00401bbf
		return OSC_SLCK_32K_RC_HZ;
  401b9c:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  401ba0:	e010      	b.n	401bc4 <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_XTAL;
  401ba2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  401ba6:	e00d      	b.n	401bc4 <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_BYPASS;
  401ba8:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  401bac:	e00a      	b.n	401bc4 <osc_get_rate+0x5c>
		return OSC_MAINCK_4M_RC_HZ;
  401bae:	4b08      	ldr	r3, [pc, #32]	; (401bd0 <osc_get_rate+0x68>)
  401bb0:	e008      	b.n	401bc4 <osc_get_rate+0x5c>
		return OSC_MAINCK_8M_RC_HZ;
  401bb2:	4b08      	ldr	r3, [pc, #32]	; (401bd4 <osc_get_rate+0x6c>)
  401bb4:	e006      	b.n	401bc4 <osc_get_rate+0x5c>
		return OSC_MAINCK_12M_RC_HZ;
  401bb6:	4b08      	ldr	r3, [pc, #32]	; (401bd8 <osc_get_rate+0x70>)
  401bb8:	e004      	b.n	401bc4 <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_XTAL;
  401bba:	4b07      	ldr	r3, [pc, #28]	; (401bd8 <osc_get_rate+0x70>)
  401bbc:	e002      	b.n	401bc4 <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_BYPASS;
  401bbe:	4b06      	ldr	r3, [pc, #24]	; (401bd8 <osc_get_rate+0x70>)
  401bc0:	e000      	b.n	401bc4 <osc_get_rate+0x5c>
	return 0;
  401bc2:	2300      	movs	r3, #0
}
  401bc4:	4618      	mov	r0, r3
  401bc6:	370c      	adds	r7, #12
  401bc8:	46bd      	mov	sp, r7
  401bca:	f85d 7b04 	ldr.w	r7, [sp], #4
  401bce:	4770      	bx	lr
  401bd0:	003d0900 	.word	0x003d0900
  401bd4:	007a1200 	.word	0x007a1200
  401bd8:	00b71b00 	.word	0x00b71b00

00401bdc <sysclk_get_main_hz>:
{
  401bdc:	b580      	push	{r7, lr}
  401bde:	af00      	add	r7, sp, #0
		return pll_get_default_rate(0);
  401be0:	2006      	movs	r0, #6
  401be2:	4b05      	ldr	r3, [pc, #20]	; (401bf8 <sysclk_get_main_hz+0x1c>)
  401be4:	4798      	blx	r3
  401be6:	4602      	mov	r2, r0
  401be8:	4613      	mov	r3, r2
  401bea:	009b      	lsls	r3, r3, #2
  401bec:	4413      	add	r3, r2
  401bee:	009a      	lsls	r2, r3, #2
  401bf0:	4413      	add	r3, r2
}
  401bf2:	4618      	mov	r0, r3
  401bf4:	bd80      	pop	{r7, pc}
  401bf6:	bf00      	nop
  401bf8:	00401b69 	.word	0x00401b69

00401bfc <sysclk_get_cpu_hz>:
{
  401bfc:	b580      	push	{r7, lr}
  401bfe:	af00      	add	r7, sp, #0
	return sysclk_get_main_hz() /
  401c00:	4b02      	ldr	r3, [pc, #8]	; (401c0c <sysclk_get_cpu_hz+0x10>)
  401c02:	4798      	blx	r3
  401c04:	4603      	mov	r3, r0
}
  401c06:	4618      	mov	r0, r3
  401c08:	bd80      	pop	{r7, pc}
  401c0a:	bf00      	nop
  401c0c:	00401bdd 	.word	0x00401bdd

00401c10 <sysclk_get_peripheral_hz>:
{
  401c10:	b580      	push	{r7, lr}
  401c12:	af00      	add	r7, sp, #0
	return sysclk_get_main_hz() /
  401c14:	4b02      	ldr	r3, [pc, #8]	; (401c20 <sysclk_get_peripheral_hz+0x10>)
  401c16:	4798      	blx	r3
  401c18:	4603      	mov	r3, r0
  401c1a:	085b      	lsrs	r3, r3, #1
}
  401c1c:	4618      	mov	r0, r3
  401c1e:	bd80      	pop	{r7, pc}
  401c20:	00401bdd 	.word	0x00401bdd

00401c24 <sysclk_enable_peripheral_clock>:
{
  401c24:	b580      	push	{r7, lr}
  401c26:	b082      	sub	sp, #8
  401c28:	af00      	add	r7, sp, #0
  401c2a:	6078      	str	r0, [r7, #4]
	pmc_enable_periph_clk(ul_id);
  401c2c:	6878      	ldr	r0, [r7, #4]
  401c2e:	4b03      	ldr	r3, [pc, #12]	; (401c3c <sysclk_enable_peripheral_clock+0x18>)
  401c30:	4798      	blx	r3
}
  401c32:	bf00      	nop
  401c34:	3708      	adds	r7, #8
  401c36:	46bd      	mov	sp, r7
  401c38:	bd80      	pop	{r7, pc}
  401c3a:	bf00      	nop
  401c3c:	00401319 	.word	0x00401319

00401c40 <usart_serial_init>:
 * \param opt      Options needed to set up RS232 communication (see
 * \ref usart_options_t).
 */
static inline void usart_serial_init(usart_if p_usart,
		usart_serial_options_t *opt)
{
  401c40:	b580      	push	{r7, lr}
  401c42:	b08c      	sub	sp, #48	; 0x30
  401c44:	af00      	add	r7, sp, #0
  401c46:	6078      	str	r0, [r7, #4]
  401c48:	6039      	str	r1, [r7, #0]
#if ((!SAM4L) && (!SAMG55))
	sam_uart_opt_t uart_settings;
	uart_settings.ul_mck = sysclk_get_peripheral_hz();
  401c4a:	4b49      	ldr	r3, [pc, #292]	; (401d70 <usart_serial_init+0x130>)
  401c4c:	4798      	blx	r3
  401c4e:	4603      	mov	r3, r0
  401c50:	627b      	str	r3, [r7, #36]	; 0x24
	uart_settings.ul_baudrate = opt->baudrate;
  401c52:	683b      	ldr	r3, [r7, #0]
  401c54:	681b      	ldr	r3, [r3, #0]
  401c56:	62bb      	str	r3, [r7, #40]	; 0x28
	uart_settings.ul_mode = opt->paritytype;
  401c58:	683b      	ldr	r3, [r7, #0]
  401c5a:	689b      	ldr	r3, [r3, #8]
  401c5c:	62fb      	str	r3, [r7, #44]	; 0x2c
#endif

	sam_usart_opt_t usart_settings;
	usart_settings.baudrate = opt->baudrate;
  401c5e:	683b      	ldr	r3, [r7, #0]
  401c60:	681b      	ldr	r3, [r3, #0]
  401c62:	60fb      	str	r3, [r7, #12]
	usart_settings.char_length = opt->charlength;
  401c64:	683b      	ldr	r3, [r7, #0]
  401c66:	685b      	ldr	r3, [r3, #4]
  401c68:	613b      	str	r3, [r7, #16]
	usart_settings.parity_type = opt->paritytype;
  401c6a:	683b      	ldr	r3, [r7, #0]
  401c6c:	689b      	ldr	r3, [r3, #8]
  401c6e:	617b      	str	r3, [r7, #20]
	usart_settings.stop_bits= opt->stopbits;
  401c70:	683b      	ldr	r3, [r7, #0]
  401c72:	68db      	ldr	r3, [r3, #12]
  401c74:	61bb      	str	r3, [r7, #24]
	usart_settings.channel_mode= US_MR_CHMODE_NORMAL;
  401c76:	2300      	movs	r3, #0
  401c78:	61fb      	str	r3, [r7, #28]
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  401c7a:	687b      	ldr	r3, [r7, #4]
  401c7c:	4a3d      	ldr	r2, [pc, #244]	; (401d74 <usart_serial_init+0x134>)
  401c7e:	4293      	cmp	r3, r2
  401c80:	d108      	bne.n	401c94 <usart_serial_init+0x54>
		sysclk_enable_peripheral_clock(ID_UART0);
  401c82:	2007      	movs	r0, #7
  401c84:	4b3c      	ldr	r3, [pc, #240]	; (401d78 <usart_serial_init+0x138>)
  401c86:	4798      	blx	r3
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
  401c88:	f107 0324 	add.w	r3, r7, #36	; 0x24
  401c8c:	4619      	mov	r1, r3
  401c8e:	6878      	ldr	r0, [r7, #4]
  401c90:	4b3a      	ldr	r3, [pc, #232]	; (401d7c <usart_serial_init+0x13c>)
  401c92:	4798      	blx	r3
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  401c94:	687b      	ldr	r3, [r7, #4]
  401c96:	4a3a      	ldr	r2, [pc, #232]	; (401d80 <usart_serial_init+0x140>)
  401c98:	4293      	cmp	r3, r2
  401c9a:	d108      	bne.n	401cae <usart_serial_init+0x6e>
		sysclk_enable_peripheral_clock(ID_UART1);
  401c9c:	2008      	movs	r0, #8
  401c9e:	4b36      	ldr	r3, [pc, #216]	; (401d78 <usart_serial_init+0x138>)
  401ca0:	4798      	blx	r3
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
  401ca2:	f107 0324 	add.w	r3, r7, #36	; 0x24
  401ca6:	4619      	mov	r1, r3
  401ca8:	6878      	ldr	r0, [r7, #4]
  401caa:	4b34      	ldr	r3, [pc, #208]	; (401d7c <usart_serial_init+0x13c>)
  401cac:	4798      	blx	r3
	}
# endif
# ifdef UART2
	if (UART2 == (Uart*)p_usart) {
  401cae:	687b      	ldr	r3, [r7, #4]
  401cb0:	4a34      	ldr	r2, [pc, #208]	; (401d84 <usart_serial_init+0x144>)
  401cb2:	4293      	cmp	r3, r2
  401cb4:	d108      	bne.n	401cc8 <usart_serial_init+0x88>
		sysclk_enable_peripheral_clock(ID_UART2);
  401cb6:	202c      	movs	r0, #44	; 0x2c
  401cb8:	4b2f      	ldr	r3, [pc, #188]	; (401d78 <usart_serial_init+0x138>)
  401cba:	4798      	blx	r3
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
  401cbc:	f107 0324 	add.w	r3, r7, #36	; 0x24
  401cc0:	4619      	mov	r1, r3
  401cc2:	6878      	ldr	r0, [r7, #4]
  401cc4:	4b2d      	ldr	r3, [pc, #180]	; (401d7c <usart_serial_init+0x13c>)
  401cc6:	4798      	blx	r3
	}
# endif
# ifdef UART3
	if (UART3 == (Uart*)p_usart) {
  401cc8:	687b      	ldr	r3, [r7, #4]
  401cca:	4a2f      	ldr	r2, [pc, #188]	; (401d88 <usart_serial_init+0x148>)
  401ccc:	4293      	cmp	r3, r2
  401cce:	d108      	bne.n	401ce2 <usart_serial_init+0xa2>
		sysclk_enable_peripheral_clock(ID_UART3);
  401cd0:	202d      	movs	r0, #45	; 0x2d
  401cd2:	4b29      	ldr	r3, [pc, #164]	; (401d78 <usart_serial_init+0x138>)
  401cd4:	4798      	blx	r3
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
  401cd6:	f107 0324 	add.w	r3, r7, #36	; 0x24
  401cda:	4619      	mov	r1, r3
  401cdc:	6878      	ldr	r0, [r7, #4]
  401cde:	4b27      	ldr	r3, [pc, #156]	; (401d7c <usart_serial_init+0x13c>)
  401ce0:	4798      	blx	r3
		usart_enable_tx(p_usart);
		usart_enable_rx(p_usart);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  401ce2:	687b      	ldr	r3, [r7, #4]
  401ce4:	4a29      	ldr	r2, [pc, #164]	; (401d8c <usart_serial_init+0x14c>)
  401ce6:	4293      	cmp	r3, r2
  401ce8:	d111      	bne.n	401d0e <usart_serial_init+0xce>
#if (!SAM4L)
#if (SAMG55)
		flexcom_enable(FLEXCOM0);
		flexcom_set_opmode(FLEXCOM0, FLEXCOM_USART);
#else
		sysclk_enable_peripheral_clock(ID_USART0);
  401cea:	200d      	movs	r0, #13
  401cec:	4b22      	ldr	r3, [pc, #136]	; (401d78 <usart_serial_init+0x138>)
  401cee:	4798      	blx	r3
#endif
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
  401cf0:	4b1f      	ldr	r3, [pc, #124]	; (401d70 <usart_serial_init+0x130>)
  401cf2:	4798      	blx	r3
  401cf4:	4602      	mov	r2, r0
  401cf6:	f107 030c 	add.w	r3, r7, #12
  401cfa:	4619      	mov	r1, r3
  401cfc:	6878      	ldr	r0, [r7, #4]
  401cfe:	4b24      	ldr	r3, [pc, #144]	; (401d90 <usart_serial_init+0x150>)
  401d00:	4798      	blx	r3
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
				sysclk_get_peripheral_bus_hz(p_usart));
#endif
		/* Enable the receiver and transmitter. */
		usart_enable_tx(p_usart);
  401d02:	6878      	ldr	r0, [r7, #4]
  401d04:	4b23      	ldr	r3, [pc, #140]	; (401d94 <usart_serial_init+0x154>)
  401d06:	4798      	blx	r3
		usart_enable_rx(p_usart);
  401d08:	6878      	ldr	r0, [r7, #4]
  401d0a:	4b23      	ldr	r3, [pc, #140]	; (401d98 <usart_serial_init+0x158>)
  401d0c:	4798      	blx	r3
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  401d0e:	687b      	ldr	r3, [r7, #4]
  401d10:	4a22      	ldr	r2, [pc, #136]	; (401d9c <usart_serial_init+0x15c>)
  401d12:	4293      	cmp	r3, r2
  401d14:	d111      	bne.n	401d3a <usart_serial_init+0xfa>
#if (!SAM4L)
#if (SAMG55)
		flexcom_enable(FLEXCOM1);
		flexcom_set_opmode(FLEXCOM1, FLEXCOM_USART);
#else
		sysclk_enable_peripheral_clock(ID_USART1);
  401d16:	200e      	movs	r0, #14
  401d18:	4b17      	ldr	r3, [pc, #92]	; (401d78 <usart_serial_init+0x138>)
  401d1a:	4798      	blx	r3
#endif
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
  401d1c:	4b14      	ldr	r3, [pc, #80]	; (401d70 <usart_serial_init+0x130>)
  401d1e:	4798      	blx	r3
  401d20:	4602      	mov	r2, r0
  401d22:	f107 030c 	add.w	r3, r7, #12
  401d26:	4619      	mov	r1, r3
  401d28:	6878      	ldr	r0, [r7, #4]
  401d2a:	4b19      	ldr	r3, [pc, #100]	; (401d90 <usart_serial_init+0x150>)
  401d2c:	4798      	blx	r3
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
				sysclk_get_peripheral_bus_hz(p_usart));
#endif
		/* Enable the receiver and transmitter. */
		usart_enable_tx(p_usart);
  401d2e:	6878      	ldr	r0, [r7, #4]
  401d30:	4b18      	ldr	r3, [pc, #96]	; (401d94 <usart_serial_init+0x154>)
  401d32:	4798      	blx	r3
		usart_enable_rx(p_usart);
  401d34:	6878      	ldr	r0, [r7, #4]
  401d36:	4b18      	ldr	r3, [pc, #96]	; (401d98 <usart_serial_init+0x158>)
  401d38:	4798      	blx	r3
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
  401d3a:	687b      	ldr	r3, [r7, #4]
  401d3c:	4a18      	ldr	r2, [pc, #96]	; (401da0 <usart_serial_init+0x160>)
  401d3e:	4293      	cmp	r3, r2
  401d40:	d111      	bne.n	401d66 <usart_serial_init+0x126>
#if (!SAM4L)
#if (SAMG55)
		flexcom_enable(FLEXCOM2);
		flexcom_set_opmode(FLEXCOM2, FLEXCOM_USART);
#else
		sysclk_enable_peripheral_clock(ID_USART2);
  401d42:	200f      	movs	r0, #15
  401d44:	4b0c      	ldr	r3, [pc, #48]	; (401d78 <usart_serial_init+0x138>)
  401d46:	4798      	blx	r3
#endif
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
  401d48:	4b09      	ldr	r3, [pc, #36]	; (401d70 <usart_serial_init+0x130>)
  401d4a:	4798      	blx	r3
  401d4c:	4602      	mov	r2, r0
  401d4e:	f107 030c 	add.w	r3, r7, #12
  401d52:	4619      	mov	r1, r3
  401d54:	6878      	ldr	r0, [r7, #4]
  401d56:	4b0e      	ldr	r3, [pc, #56]	; (401d90 <usart_serial_init+0x150>)
  401d58:	4798      	blx	r3
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
				sysclk_get_peripheral_bus_hz(p_usart));
#endif
		/* Enable the receiver and transmitter. */
		usart_enable_tx(p_usart);
  401d5a:	6878      	ldr	r0, [r7, #4]
  401d5c:	4b0d      	ldr	r3, [pc, #52]	; (401d94 <usart_serial_init+0x154>)
  401d5e:	4798      	blx	r3
		usart_enable_rx(p_usart);
  401d60:	6878      	ldr	r0, [r7, #4]
  401d62:	4b0d      	ldr	r3, [pc, #52]	; (401d98 <usart_serial_init+0x158>)
  401d64:	4798      	blx	r3
	}
# endif

#endif /* ifdef USART */

}
  401d66:	bf00      	nop
  401d68:	3730      	adds	r7, #48	; 0x30
  401d6a:	46bd      	mov	sp, r7
  401d6c:	bd80      	pop	{r7, pc}
  401d6e:	bf00      	nop
  401d70:	00401c11 	.word	0x00401c11
  401d74:	400e0800 	.word	0x400e0800
  401d78:	00401c25 	.word	0x00401c25
  401d7c:	0040139d 	.word	0x0040139d
  401d80:	400e0a00 	.word	0x400e0a00
  401d84:	400e1a00 	.word	0x400e1a00
  401d88:	400e1c00 	.word	0x400e1c00
  401d8c:	40024000 	.word	0x40024000
  401d90:	00401535 	.word	0x00401535
  401d94:	004015b9 	.word	0x004015b9
  401d98:	004015ed 	.word	0x004015ed
  401d9c:	40028000 	.word	0x40028000
  401da0:	4002c000 	.word	0x4002c000

00401da4 <usart_serial_putchar>:
 *   \retval 1  The character was written.
 *   \retval 0  The function timed out before the USART transmitter became
 * ready to send.
 */
static inline int usart_serial_putchar(usart_if p_usart, const uint8_t c)
{
  401da4:	b580      	push	{r7, lr}
  401da6:	b082      	sub	sp, #8
  401da8:	af00      	add	r7, sp, #0
  401daa:	6078      	str	r0, [r7, #4]
  401dac:	460b      	mov	r3, r1
  401dae:	70fb      	strb	r3, [r7, #3]
		while (uart_write((Uart*)p_usart, c)!=0);
		return 1;
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  401db0:	687b      	ldr	r3, [r7, #4]
  401db2:	4a36      	ldr	r2, [pc, #216]	; (401e8c <usart_serial_putchar+0xe8>)
  401db4:	4293      	cmp	r3, r2
  401db6:	d10a      	bne.n	401dce <usart_serial_putchar+0x2a>
		while (uart_write((Uart*)p_usart, c)!=0);
  401db8:	bf00      	nop
  401dba:	78fb      	ldrb	r3, [r7, #3]
  401dbc:	4619      	mov	r1, r3
  401dbe:	6878      	ldr	r0, [r7, #4]
  401dc0:	4b33      	ldr	r3, [pc, #204]	; (401e90 <usart_serial_putchar+0xec>)
  401dc2:	4798      	blx	r3
  401dc4:	4603      	mov	r3, r0
  401dc6:	2b00      	cmp	r3, #0
  401dc8:	d1f7      	bne.n	401dba <usart_serial_putchar+0x16>
		return 1;
  401dca:	2301      	movs	r3, #1
  401dcc:	e05a      	b.n	401e84 <usart_serial_putchar+0xe0>
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  401dce:	687b      	ldr	r3, [r7, #4]
  401dd0:	4a30      	ldr	r2, [pc, #192]	; (401e94 <usart_serial_putchar+0xf0>)
  401dd2:	4293      	cmp	r3, r2
  401dd4:	d10a      	bne.n	401dec <usart_serial_putchar+0x48>
		while (uart_write((Uart*)p_usart, c)!=0);
  401dd6:	bf00      	nop
  401dd8:	78fb      	ldrb	r3, [r7, #3]
  401dda:	4619      	mov	r1, r3
  401ddc:	6878      	ldr	r0, [r7, #4]
  401dde:	4b2c      	ldr	r3, [pc, #176]	; (401e90 <usart_serial_putchar+0xec>)
  401de0:	4798      	blx	r3
  401de2:	4603      	mov	r3, r0
  401de4:	2b00      	cmp	r3, #0
  401de6:	d1f7      	bne.n	401dd8 <usart_serial_putchar+0x34>
		return 1;
  401de8:	2301      	movs	r3, #1
  401dea:	e04b      	b.n	401e84 <usart_serial_putchar+0xe0>
	}
# endif
# ifdef UART2
	if (UART2 == (Uart*)p_usart) {
  401dec:	687b      	ldr	r3, [r7, #4]
  401dee:	4a2a      	ldr	r2, [pc, #168]	; (401e98 <usart_serial_putchar+0xf4>)
  401df0:	4293      	cmp	r3, r2
  401df2:	d10a      	bne.n	401e0a <usart_serial_putchar+0x66>
		while (uart_write((Uart*)p_usart, c)!=0);
  401df4:	bf00      	nop
  401df6:	78fb      	ldrb	r3, [r7, #3]
  401df8:	4619      	mov	r1, r3
  401dfa:	6878      	ldr	r0, [r7, #4]
  401dfc:	4b24      	ldr	r3, [pc, #144]	; (401e90 <usart_serial_putchar+0xec>)
  401dfe:	4798      	blx	r3
  401e00:	4603      	mov	r3, r0
  401e02:	2b00      	cmp	r3, #0
  401e04:	d1f7      	bne.n	401df6 <usart_serial_putchar+0x52>
		return 1;
  401e06:	2301      	movs	r3, #1
  401e08:	e03c      	b.n	401e84 <usart_serial_putchar+0xe0>
	}
# endif
# ifdef UART3
	if (UART3 == (Uart*)p_usart) {
  401e0a:	687b      	ldr	r3, [r7, #4]
  401e0c:	4a23      	ldr	r2, [pc, #140]	; (401e9c <usart_serial_putchar+0xf8>)
  401e0e:	4293      	cmp	r3, r2
  401e10:	d10a      	bne.n	401e28 <usart_serial_putchar+0x84>
		while (uart_write((Uart*)p_usart, c)!=0);
  401e12:	bf00      	nop
  401e14:	78fb      	ldrb	r3, [r7, #3]
  401e16:	4619      	mov	r1, r3
  401e18:	6878      	ldr	r0, [r7, #4]
  401e1a:	4b1d      	ldr	r3, [pc, #116]	; (401e90 <usart_serial_putchar+0xec>)
  401e1c:	4798      	blx	r3
  401e1e:	4603      	mov	r3, r0
  401e20:	2b00      	cmp	r3, #0
  401e22:	d1f7      	bne.n	401e14 <usart_serial_putchar+0x70>
		return 1;
  401e24:	2301      	movs	r3, #1
  401e26:	e02d      	b.n	401e84 <usart_serial_putchar+0xe0>
		while (usart_write(p_usart, c)!=0);
		return 1;
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  401e28:	687b      	ldr	r3, [r7, #4]
  401e2a:	4a1d      	ldr	r2, [pc, #116]	; (401ea0 <usart_serial_putchar+0xfc>)
  401e2c:	4293      	cmp	r3, r2
  401e2e:	d10a      	bne.n	401e46 <usart_serial_putchar+0xa2>
		while (usart_write(p_usart, c)!=0);
  401e30:	bf00      	nop
  401e32:	78fb      	ldrb	r3, [r7, #3]
  401e34:	4619      	mov	r1, r3
  401e36:	6878      	ldr	r0, [r7, #4]
  401e38:	4b1a      	ldr	r3, [pc, #104]	; (401ea4 <usart_serial_putchar+0x100>)
  401e3a:	4798      	blx	r3
  401e3c:	4603      	mov	r3, r0
  401e3e:	2b00      	cmp	r3, #0
  401e40:	d1f7      	bne.n	401e32 <usart_serial_putchar+0x8e>
		return 1;
  401e42:	2301      	movs	r3, #1
  401e44:	e01e      	b.n	401e84 <usart_serial_putchar+0xe0>
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  401e46:	687b      	ldr	r3, [r7, #4]
  401e48:	4a17      	ldr	r2, [pc, #92]	; (401ea8 <usart_serial_putchar+0x104>)
  401e4a:	4293      	cmp	r3, r2
  401e4c:	d10a      	bne.n	401e64 <usart_serial_putchar+0xc0>
		while (usart_write(p_usart, c)!=0);
  401e4e:	bf00      	nop
  401e50:	78fb      	ldrb	r3, [r7, #3]
  401e52:	4619      	mov	r1, r3
  401e54:	6878      	ldr	r0, [r7, #4]
  401e56:	4b13      	ldr	r3, [pc, #76]	; (401ea4 <usart_serial_putchar+0x100>)
  401e58:	4798      	blx	r3
  401e5a:	4603      	mov	r3, r0
  401e5c:	2b00      	cmp	r3, #0
  401e5e:	d1f7      	bne.n	401e50 <usart_serial_putchar+0xac>
		return 1;
  401e60:	2301      	movs	r3, #1
  401e62:	e00f      	b.n	401e84 <usart_serial_putchar+0xe0>
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
  401e64:	687b      	ldr	r3, [r7, #4]
  401e66:	4a11      	ldr	r2, [pc, #68]	; (401eac <usart_serial_putchar+0x108>)
  401e68:	4293      	cmp	r3, r2
  401e6a:	d10a      	bne.n	401e82 <usart_serial_putchar+0xde>
		while (usart_write(p_usart, c)!=0);
  401e6c:	bf00      	nop
  401e6e:	78fb      	ldrb	r3, [r7, #3]
  401e70:	4619      	mov	r1, r3
  401e72:	6878      	ldr	r0, [r7, #4]
  401e74:	4b0b      	ldr	r3, [pc, #44]	; (401ea4 <usart_serial_putchar+0x100>)
  401e76:	4798      	blx	r3
  401e78:	4603      	mov	r3, r0
  401e7a:	2b00      	cmp	r3, #0
  401e7c:	d1f7      	bne.n	401e6e <usart_serial_putchar+0xca>
		return 1;
  401e7e:	2301      	movs	r3, #1
  401e80:	e000      	b.n	401e84 <usart_serial_putchar+0xe0>
		return 1;
	}
# endif
#endif /* ifdef USART */

	return 0;
  401e82:	2300      	movs	r3, #0
}
  401e84:	4618      	mov	r0, r3
  401e86:	3708      	adds	r7, #8
  401e88:	46bd      	mov	sp, r7
  401e8a:	bd80      	pop	{r7, pc}
  401e8c:	400e0800 	.word	0x400e0800
  401e90:	004013f5 	.word	0x004013f5
  401e94:	400e0a00 	.word	0x400e0a00
  401e98:	400e1a00 	.word	0x400e1a00
  401e9c:	400e1c00 	.word	0x400e1c00
  401ea0:	40024000 	.word	0x40024000
  401ea4:	00401659 	.word	0x00401659
  401ea8:	40028000 	.word	0x40028000
  401eac:	4002c000 	.word	0x4002c000

00401eb0 <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
  401eb0:	b580      	push	{r7, lr}
  401eb2:	b084      	sub	sp, #16
  401eb4:	af00      	add	r7, sp, #0
  401eb6:	6078      	str	r0, [r7, #4]
  401eb8:	6039      	str	r1, [r7, #0]
	uint32_t val = 0;
  401eba:	2300      	movs	r3, #0
  401ebc:	60fb      	str	r3, [r7, #12]
	if (UART == (Uart*)p_usart) {
		while (uart_read((Uart*)p_usart, data));
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  401ebe:	687b      	ldr	r3, [r7, #4]
  401ec0:	4a34      	ldr	r2, [pc, #208]	; (401f94 <usart_serial_getchar+0xe4>)
  401ec2:	4293      	cmp	r3, r2
  401ec4:	d107      	bne.n	401ed6 <usart_serial_getchar+0x26>
		while (uart_read((Uart*)p_usart, data));
  401ec6:	bf00      	nop
  401ec8:	6839      	ldr	r1, [r7, #0]
  401eca:	6878      	ldr	r0, [r7, #4]
  401ecc:	4b32      	ldr	r3, [pc, #200]	; (401f98 <usart_serial_getchar+0xe8>)
  401ece:	4798      	blx	r3
  401ed0:	4603      	mov	r3, r0
  401ed2:	2b00      	cmp	r3, #0
  401ed4:	d1f8      	bne.n	401ec8 <usart_serial_getchar+0x18>
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  401ed6:	687b      	ldr	r3, [r7, #4]
  401ed8:	4a30      	ldr	r2, [pc, #192]	; (401f9c <usart_serial_getchar+0xec>)
  401eda:	4293      	cmp	r3, r2
  401edc:	d107      	bne.n	401eee <usart_serial_getchar+0x3e>
		while (uart_read((Uart*)p_usart, data));
  401ede:	bf00      	nop
  401ee0:	6839      	ldr	r1, [r7, #0]
  401ee2:	6878      	ldr	r0, [r7, #4]
  401ee4:	4b2c      	ldr	r3, [pc, #176]	; (401f98 <usart_serial_getchar+0xe8>)
  401ee6:	4798      	blx	r3
  401ee8:	4603      	mov	r3, r0
  401eea:	2b00      	cmp	r3, #0
  401eec:	d1f8      	bne.n	401ee0 <usart_serial_getchar+0x30>
	}
# endif
# ifdef UART2
	if (UART2 == (Uart*)p_usart) {
  401eee:	687b      	ldr	r3, [r7, #4]
  401ef0:	4a2b      	ldr	r2, [pc, #172]	; (401fa0 <usart_serial_getchar+0xf0>)
  401ef2:	4293      	cmp	r3, r2
  401ef4:	d107      	bne.n	401f06 <usart_serial_getchar+0x56>
		while (uart_read((Uart*)p_usart, data));
  401ef6:	bf00      	nop
  401ef8:	6839      	ldr	r1, [r7, #0]
  401efa:	6878      	ldr	r0, [r7, #4]
  401efc:	4b26      	ldr	r3, [pc, #152]	; (401f98 <usart_serial_getchar+0xe8>)
  401efe:	4798      	blx	r3
  401f00:	4603      	mov	r3, r0
  401f02:	2b00      	cmp	r3, #0
  401f04:	d1f8      	bne.n	401ef8 <usart_serial_getchar+0x48>
	}
# endif
# ifdef UART3
	if (UART3 == (Uart*)p_usart) {
  401f06:	687b      	ldr	r3, [r7, #4]
  401f08:	4a26      	ldr	r2, [pc, #152]	; (401fa4 <usart_serial_getchar+0xf4>)
  401f0a:	4293      	cmp	r3, r2
  401f0c:	d107      	bne.n	401f1e <usart_serial_getchar+0x6e>
		while (uart_read((Uart*)p_usart, data));
  401f0e:	bf00      	nop
  401f10:	6839      	ldr	r1, [r7, #0]
  401f12:	6878      	ldr	r0, [r7, #4]
  401f14:	4b20      	ldr	r3, [pc, #128]	; (401f98 <usart_serial_getchar+0xe8>)
  401f16:	4798      	blx	r3
  401f18:	4603      	mov	r3, r0
  401f1a:	2b00      	cmp	r3, #0
  401f1c:	d1f8      	bne.n	401f10 <usart_serial_getchar+0x60>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  401f1e:	687b      	ldr	r3, [r7, #4]
  401f20:	4a21      	ldr	r2, [pc, #132]	; (401fa8 <usart_serial_getchar+0xf8>)
  401f22:	4293      	cmp	r3, r2
  401f24:	d10d      	bne.n	401f42 <usart_serial_getchar+0x92>
		while (usart_read(p_usart, &val));
  401f26:	bf00      	nop
  401f28:	f107 030c 	add.w	r3, r7, #12
  401f2c:	4619      	mov	r1, r3
  401f2e:	6878      	ldr	r0, [r7, #4]
  401f30:	4b1e      	ldr	r3, [pc, #120]	; (401fac <usart_serial_getchar+0xfc>)
  401f32:	4798      	blx	r3
  401f34:	4603      	mov	r3, r0
  401f36:	2b00      	cmp	r3, #0
  401f38:	d1f6      	bne.n	401f28 <usart_serial_getchar+0x78>
		*data = (uint8_t)(val & 0xFF);
  401f3a:	68fb      	ldr	r3, [r7, #12]
  401f3c:	b2da      	uxtb	r2, r3
  401f3e:	683b      	ldr	r3, [r7, #0]
  401f40:	701a      	strb	r2, [r3, #0]
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  401f42:	687b      	ldr	r3, [r7, #4]
  401f44:	4a1a      	ldr	r2, [pc, #104]	; (401fb0 <usart_serial_getchar+0x100>)
  401f46:	4293      	cmp	r3, r2
  401f48:	d10d      	bne.n	401f66 <usart_serial_getchar+0xb6>
		while (usart_read(p_usart, &val));
  401f4a:	bf00      	nop
  401f4c:	f107 030c 	add.w	r3, r7, #12
  401f50:	4619      	mov	r1, r3
  401f52:	6878      	ldr	r0, [r7, #4]
  401f54:	4b15      	ldr	r3, [pc, #84]	; (401fac <usart_serial_getchar+0xfc>)
  401f56:	4798      	blx	r3
  401f58:	4603      	mov	r3, r0
  401f5a:	2b00      	cmp	r3, #0
  401f5c:	d1f6      	bne.n	401f4c <usart_serial_getchar+0x9c>
		*data = (uint8_t)(val & 0xFF);
  401f5e:	68fb      	ldr	r3, [r7, #12]
  401f60:	b2da      	uxtb	r2, r3
  401f62:	683b      	ldr	r3, [r7, #0]
  401f64:	701a      	strb	r2, [r3, #0]
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
  401f66:	687b      	ldr	r3, [r7, #4]
  401f68:	4a12      	ldr	r2, [pc, #72]	; (401fb4 <usart_serial_getchar+0x104>)
  401f6a:	4293      	cmp	r3, r2
  401f6c:	d10d      	bne.n	401f8a <usart_serial_getchar+0xda>
		while (usart_read(p_usart, &val));
  401f6e:	bf00      	nop
  401f70:	f107 030c 	add.w	r3, r7, #12
  401f74:	4619      	mov	r1, r3
  401f76:	6878      	ldr	r0, [r7, #4]
  401f78:	4b0c      	ldr	r3, [pc, #48]	; (401fac <usart_serial_getchar+0xfc>)
  401f7a:	4798      	blx	r3
  401f7c:	4603      	mov	r3, r0
  401f7e:	2b00      	cmp	r3, #0
  401f80:	d1f6      	bne.n	401f70 <usart_serial_getchar+0xc0>
		*data = (uint8_t)(val & 0xFF);
  401f82:	68fb      	ldr	r3, [r7, #12]
  401f84:	b2da      	uxtb	r2, r3
  401f86:	683b      	ldr	r3, [r7, #0]
  401f88:	701a      	strb	r2, [r3, #0]
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
  401f8a:	bf00      	nop
  401f8c:	3710      	adds	r7, #16
  401f8e:	46bd      	mov	sp, r7
  401f90:	bd80      	pop	{r7, pc}
  401f92:	bf00      	nop
  401f94:	400e0800 	.word	0x400e0800
  401f98:	00401425 	.word	0x00401425
  401f9c:	400e0a00 	.word	0x400e0a00
  401fa0:	400e1a00 	.word	0x400e1a00
  401fa4:	400e1c00 	.word	0x400e1c00
  401fa8:	40024000 	.word	0x40024000
  401fac:	0040168b 	.word	0x0040168b
  401fb0:	40028000 	.word	0x40028000
  401fb4:	4002c000 	.word	0x4002c000

00401fb8 <stdio_serial_init>:
 * \param usart       Base address of the USART instance.
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
  401fb8:	b580      	push	{r7, lr}
  401fba:	b082      	sub	sp, #8
  401fbc:	af00      	add	r7, sp, #0
  401fbe:	6078      	str	r0, [r7, #4]
  401fc0:	6039      	str	r1, [r7, #0]
	stdio_base = (void *)usart;
  401fc2:	4a0f      	ldr	r2, [pc, #60]	; (402000 <stdio_serial_init+0x48>)
  401fc4:	687b      	ldr	r3, [r7, #4]
  401fc6:	6013      	str	r3, [r2, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
  401fc8:	4b0e      	ldr	r3, [pc, #56]	; (402004 <stdio_serial_init+0x4c>)
  401fca:	4a0f      	ldr	r2, [pc, #60]	; (402008 <stdio_serial_init+0x50>)
  401fcc:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
  401fce:	4b0f      	ldr	r3, [pc, #60]	; (40200c <stdio_serial_init+0x54>)
  401fd0:	4a0f      	ldr	r2, [pc, #60]	; (402010 <stdio_serial_init+0x58>)
  401fd2:	601a      	str	r2, [r3, #0]
# if (XMEGA || MEGA_RF)
	usart_serial_init((USART_t *)usart,opt);
# elif UC3
	usart_serial_init(usart,(usart_serial_options_t *)opt);
# elif SAM
	usart_serial_init((Usart *)usart,(usart_serial_options_t *)opt);
  401fd4:	6839      	ldr	r1, [r7, #0]
  401fd6:	6878      	ldr	r0, [r7, #4]
  401fd8:	4b0e      	ldr	r3, [pc, #56]	; (402014 <stdio_serial_init+0x5c>)
  401fda:	4798      	blx	r3
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
#  endif
#  if UC3 || SAM
	// For AVR32 and SAM GCC
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
  401fdc:	4b0e      	ldr	r3, [pc, #56]	; (402018 <stdio_serial_init+0x60>)
  401fde:	681b      	ldr	r3, [r3, #0]
  401fe0:	689b      	ldr	r3, [r3, #8]
  401fe2:	2100      	movs	r1, #0
  401fe4:	4618      	mov	r0, r3
  401fe6:	4b0d      	ldr	r3, [pc, #52]	; (40201c <stdio_serial_init+0x64>)
  401fe8:	4798      	blx	r3
	setbuf(stdin, NULL);
  401fea:	4b0b      	ldr	r3, [pc, #44]	; (402018 <stdio_serial_init+0x60>)
  401fec:	681b      	ldr	r3, [r3, #0]
  401fee:	685b      	ldr	r3, [r3, #4]
  401ff0:	2100      	movs	r1, #0
  401ff2:	4618      	mov	r0, r3
  401ff4:	4b09      	ldr	r3, [pc, #36]	; (40201c <stdio_serial_init+0x64>)
  401ff6:	4798      	blx	r3
	// and AVR GCC library:
	// - printf() emits one character at a time.
	// - getchar() requests only 1 byte to exit.
#  endif
# endif
}
  401ff8:	bf00      	nop
  401ffa:	3708      	adds	r7, #8
  401ffc:	46bd      	mov	sp, r7
  401ffe:	bd80      	pop	{r7, pc}
  402000:	20400a90 	.word	0x20400a90
  402004:	20400a8c 	.word	0x20400a8c
  402008:	00401da5 	.word	0x00401da5
  40200c:	20400a88 	.word	0x20400a88
  402010:	00401eb1 	.word	0x00401eb1
  402014:	00401c41 	.word	0x00401c41
  402018:	20400010 	.word	0x20400010
  40201c:	00402689 	.word	0x00402689

00402020 <Button1_Handler>:

/**
 *  Handle Interrupcao botao 1
 */
static void Button1_Handler(uint32_t id, uint32_t mask)
{
  402020:	b580      	push	{r7, lr}
  402022:	b082      	sub	sp, #8
  402024:	af00      	add	r7, sp, #0
  402026:	6078      	str	r0, [r7, #4]
  402028:	6039      	str	r1, [r7, #0]
  pin_toggle(PIOD, (1<<28));
  40202a:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  40202e:	4806      	ldr	r0, [pc, #24]	; (402048 <Button1_Handler+0x28>)
  402030:	4b06      	ldr	r3, [pc, #24]	; (40204c <Button1_Handler+0x2c>)
  402032:	4798      	blx	r3
  pin_toggle(LED_PIO, LED_PIN_MASK);
  402034:	f44f 7180 	mov.w	r1, #256	; 0x100
  402038:	4805      	ldr	r0, [pc, #20]	; (402050 <Button1_Handler+0x30>)
  40203a:	4b04      	ldr	r3, [pc, #16]	; (40204c <Button1_Handler+0x2c>)
  40203c:	4798      	blx	r3
}
  40203e:	bf00      	nop
  402040:	3708      	adds	r7, #8
  402042:	46bd      	mov	sp, r7
  402044:	bd80      	pop	{r7, pc}
  402046:	bf00      	nop
  402048:	400e1400 	.word	0x400e1400
  40204c:	00402055 	.word	0x00402055
  402050:	400e1200 	.word	0x400e1200

00402054 <pin_toggle>:
/************************************************************************/

/** 
 *  Toggle pin controlado pelo PIO (out)
 */
void pin_toggle(Pio *pio, uint32_t mask){
  402054:	b580      	push	{r7, lr}
  402056:	b082      	sub	sp, #8
  402058:	af00      	add	r7, sp, #0
  40205a:	6078      	str	r0, [r7, #4]
  40205c:	6039      	str	r1, [r7, #0]
   if(pio_get_output_data_status(pio, mask))
  40205e:	6839      	ldr	r1, [r7, #0]
  402060:	6878      	ldr	r0, [r7, #4]
  402062:	4b09      	ldr	r3, [pc, #36]	; (402088 <pin_toggle+0x34>)
  402064:	4798      	blx	r3
  402066:	4603      	mov	r3, r0
  402068:	2b00      	cmp	r3, #0
  40206a:	d004      	beq.n	402076 <pin_toggle+0x22>
    pio_clear(pio, mask);
  40206c:	6839      	ldr	r1, [r7, #0]
  40206e:	6878      	ldr	r0, [r7, #4]
  402070:	4b06      	ldr	r3, [pc, #24]	; (40208c <pin_toggle+0x38>)
  402072:	4798      	blx	r3
   else
    pio_set(pio,mask);
}
  402074:	e003      	b.n	40207e <pin_toggle+0x2a>
    pio_set(pio,mask);
  402076:	6839      	ldr	r1, [r7, #0]
  402078:	6878      	ldr	r0, [r7, #4]
  40207a:	4b05      	ldr	r3, [pc, #20]	; (402090 <pin_toggle+0x3c>)
  40207c:	4798      	blx	r3
}
  40207e:	bf00      	nop
  402080:	3708      	adds	r7, #8
  402082:	46bd      	mov	sp, r7
  402084:	bd80      	pop	{r7, pc}
  402086:	bf00      	nop
  402088:	00400d8d 	.word	0x00400d8d
  40208c:	00400b7d 	.word	0x00400b7d
  402090:	00400b61 	.word	0x00400b61

00402094 <BUT_init>:

/**
 * @Brief Inicializa o pino do BUT
 */
void BUT_init(void){
  402094:	b590      	push	{r4, r7, lr}
  402096:	b083      	sub	sp, #12
  402098:	af02      	add	r7, sp, #8
    /* config. pino botao em modo de entrada */
    pmc_enable_periph_clk(BUT_PIO_ID);
  40209a:	200a      	movs	r0, #10
  40209c:	4b10      	ldr	r3, [pc, #64]	; (4020e0 <BUT_init+0x4c>)
  40209e:	4798      	blx	r3
    pio_set_input(BUT_PIO, BUT_PIN_MASK, PIO_PULLUP | PIO_DEBOUNCE);
  4020a0:	2209      	movs	r2, #9
  4020a2:	f44f 6100 	mov.w	r1, #2048	; 0x800
  4020a6:	480f      	ldr	r0, [pc, #60]	; (4020e4 <BUT_init+0x50>)
  4020a8:	4b0f      	ldr	r3, [pc, #60]	; (4020e8 <BUT_init+0x54>)
  4020aa:	4798      	blx	r3
    
    /* config. interrupcao em borda de descida no botao do kit */
    /* indica funcao (but_Handler) a ser chamada quando houver uma interrupo */
    pio_enable_interrupt(BUT_PIO, BUT_PIN_MASK);
  4020ac:	f44f 6100 	mov.w	r1, #2048	; 0x800
  4020b0:	480c      	ldr	r0, [pc, #48]	; (4020e4 <BUT_init+0x50>)
  4020b2:	4b0e      	ldr	r3, [pc, #56]	; (4020ec <BUT_init+0x58>)
  4020b4:	4798      	blx	r3
    pio_handler_set(BUT_PIO, BUT_PIO_ID, BUT_PIN_MASK, PIO_IT_FALL_EDGE, Button1_Handler);
  4020b6:	4b0e      	ldr	r3, [pc, #56]	; (4020f0 <BUT_init+0x5c>)
  4020b8:	9300      	str	r3, [sp, #0]
  4020ba:	2350      	movs	r3, #80	; 0x50
  4020bc:	f44f 6200 	mov.w	r2, #2048	; 0x800
  4020c0:	210a      	movs	r1, #10
  4020c2:	4808      	ldr	r0, [pc, #32]	; (4020e4 <BUT_init+0x50>)
  4020c4:	4c0b      	ldr	r4, [pc, #44]	; (4020f4 <BUT_init+0x60>)
  4020c6:	47a0      	blx	r4
    
    /* habilita interrupco do PIO que controla o botao */
    /* e configura sua prioridade                        */
    NVIC_EnableIRQ(BUT_PIO_ID);
  4020c8:	200a      	movs	r0, #10
  4020ca:	4b0b      	ldr	r3, [pc, #44]	; (4020f8 <BUT_init+0x64>)
  4020cc:	4798      	blx	r3
    NVIC_SetPriority(BUT_PIO_ID, 1);
  4020ce:	2101      	movs	r1, #1
  4020d0:	200a      	movs	r0, #10
  4020d2:	4b0a      	ldr	r3, [pc, #40]	; (4020fc <BUT_init+0x68>)
  4020d4:	4798      	blx	r3
};
  4020d6:	bf00      	nop
  4020d8:	3704      	adds	r7, #4
  4020da:	46bd      	mov	sp, r7
  4020dc:	bd90      	pop	{r4, r7, pc}
  4020de:	bf00      	nop
  4020e0:	00401319 	.word	0x00401319
  4020e4:	400e0e00 	.word	0x400e0e00
  4020e8:	00400ca9 	.word	0x00400ca9
  4020ec:	00400e21 	.word	0x00400e21
  4020f0:	00402021 	.word	0x00402021
  4020f4:	00400f3d 	.word	0x00400f3d
  4020f8:	00401ae1 	.word	0x00401ae1
  4020fc:	00401b15 	.word	0x00401b15

00402100 <LED_init>:

/**
 * @Brief Inicializa o pino do LED
 */
void LED_init(int estado){
  402100:	b590      	push	{r4, r7, lr}
  402102:	b085      	sub	sp, #20
  402104:	af02      	add	r7, sp, #8
  402106:	6078      	str	r0, [r7, #4]
    pmc_enable_periph_clk(LED_PIO_ID);
  402108:	200c      	movs	r0, #12
  40210a:	4b07      	ldr	r3, [pc, #28]	; (402128 <LED_init+0x28>)
  40210c:	4798      	blx	r3
    pio_set_output(LED_PIO, LED_PIN_MASK, estado, 0, 0 );
  40210e:	687a      	ldr	r2, [r7, #4]
  402110:	2300      	movs	r3, #0
  402112:	9300      	str	r3, [sp, #0]
  402114:	2300      	movs	r3, #0
  402116:	f44f 7180 	mov.w	r1, #256	; 0x100
  40211a:	4804      	ldr	r0, [pc, #16]	; (40212c <LED_init+0x2c>)
  40211c:	4c04      	ldr	r4, [pc, #16]	; (402130 <LED_init+0x30>)
  40211e:	47a0      	blx	r4
};
  402120:	bf00      	nop
  402122:	370c      	adds	r7, #12
  402124:	46bd      	mov	sp, r7
  402126:	bd90      	pop	{r4, r7, pc}
  402128:	00401319 	.word	0x00401319
  40212c:	400e1200 	.word	0x400e1200
  402130:	00400d29 	.word	0x00400d29

00402134 <main>:


/************************************************************************/
/* Main Code	                                                        */
/************************************************************************/
int main(void){
  402134:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  402138:	b0bb      	sub	sp, #236	; 0xec
  40213a:	af00      	add	r7, sp, #0
  
      char buf[100];

  
	  /* Initialize the SAM system */
	  sysclk_init();
  40213c:	4b38      	ldr	r3, [pc, #224]	; (402220 <main+0xec>)
  40213e:	4798      	blx	r3
    
    /* Disable the watchdog */
	  WDT->WDT_MR = WDT_MR_WDDIS;
  402140:	4b38      	ldr	r3, [pc, #224]	; (402224 <main+0xf0>)
  402142:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  402146:	605a      	str	r2, [r3, #4]
    
    board_init();
  402148:	4b37      	ldr	r3, [pc, #220]	; (402228 <main+0xf4>)
  40214a:	4798      	blx	r3

    /* Configura Leds */
    LED_init(1);
  40214c:	2001      	movs	r0, #1
  40214e:	4b37      	ldr	r3, [pc, #220]	; (40222c <main+0xf8>)
  402150:	4798      	blx	r3
	
	  /* Configura os botes */
	  BUT_init();  
  402152:	4b37      	ldr	r3, [pc, #220]	; (402230 <main+0xfc>)
  402154:	4798      	blx	r3
  
    
    /* delay */
    uint32_t cpuFreq = sysclk_get_cpu_hz();
  402156:	4b37      	ldr	r3, [pc, #220]	; (402234 <main+0x100>)
  402158:	4798      	blx	r3
  40215a:	f8c7 00e4 	str.w	r0, [r7, #228]	; 0xe4
    delay_init(cpuFreq);
   
    /* CONFIGURE USART0 */
    sysclk_enable_peripheral_clock(ID_PIOB);
  40215e:	200b      	movs	r0, #11
  402160:	4b35      	ldr	r3, [pc, #212]	; (402238 <main+0x104>)
  402162:	4798      	blx	r3
    pio_set_peripheral(PIOB, PIO_PERIPH_C, PIO_PB0);
  402164:	2201      	movs	r2, #1
  402166:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  40216a:	4834      	ldr	r0, [pc, #208]	; (40223c <main+0x108>)
  40216c:	4b34      	ldr	r3, [pc, #208]	; (402240 <main+0x10c>)
  40216e:	4798      	blx	r3
    pio_set_peripheral(PIOB, PIO_PERIPH_C, PIO_PB1);
  402170:	2202      	movs	r2, #2
  402172:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  402176:	4831      	ldr	r0, [pc, #196]	; (40223c <main+0x108>)
  402178:	4b31      	ldr	r3, [pc, #196]	; (402240 <main+0x10c>)
  40217a:	4798      	blx	r3
          
    const usart_serial_options_t uart_serial_options = {
  40217c:	4b31      	ldr	r3, [pc, #196]	; (402244 <main+0x110>)
  40217e:	f107 0470 	add.w	r4, r7, #112	; 0x70
  402182:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
  402184:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
      	.charlength =	US_MR_CHRL_8_BIT,
      	.paritytype =	US_MR_PAR_NO,
      	.stopbits =		US_MR_NBSTOP_1_BIT,
    	};
      
   	sysclk_enable_peripheral_clock(ID_USART0);
  402188:	200d      	movs	r0, #13
  40218a:	4b2b      	ldr	r3, [pc, #172]	; (402238 <main+0x104>)
  40218c:	4798      	blx	r3
    stdio_serial_init(USART0, &uart_serial_options);
  40218e:	f107 0370 	add.w	r3, r7, #112	; 0x70
  402192:	4619      	mov	r1, r3
  402194:	482c      	ldr	r0, [pc, #176]	; (402248 <main+0x114>)
  402196:	4b2d      	ldr	r3, [pc, #180]	; (40224c <main+0x118>)
  402198:	4798      	blx	r3
  char bufferRX[100];

	while (1) {
	/* Entra em modo sleep */
		 //printf("AT+ROLE=1\r\n");
    printf("%s \n", "Ola voce" );
  40219a:	492d      	ldr	r1, [pc, #180]	; (402250 <main+0x11c>)
  40219c:	482d      	ldr	r0, [pc, #180]	; (402254 <main+0x120>)
  40219e:	4b2e      	ldr	r3, [pc, #184]	; (402258 <main+0x124>)
  4021a0:	4798      	blx	r3
    //gets(bufferRX);
    //usart_putchar(USART0, 0xFA);
    //printf("%AT\r\n");
    delay_ms(500);
  4021a2:	4b24      	ldr	r3, [pc, #144]	; (402234 <main+0x100>)
  4021a4:	4798      	blx	r3
  4021a6:	4603      	mov	r3, r0
  4021a8:	4619      	mov	r1, r3
  4021aa:	f04f 0200 	mov.w	r2, #0
  4021ae:	460b      	mov	r3, r1
  4021b0:	4614      	mov	r4, r2
  4021b2:	ea4f 1b44 	mov.w	fp, r4, lsl #5
  4021b6:	ea4b 6bd3 	orr.w	fp, fp, r3, lsr #27
  4021ba:	ea4f 1a43 	mov.w	sl, r3, lsl #5
  4021be:	4653      	mov	r3, sl
  4021c0:	465c      	mov	r4, fp
  4021c2:	1a5b      	subs	r3, r3, r1
  4021c4:	eb64 0402 	sbc.w	r4, r4, r2
  4021c8:	ea4f 0984 	mov.w	r9, r4, lsl #2
  4021cc:	ea49 7993 	orr.w	r9, r9, r3, lsr #30
  4021d0:	ea4f 0883 	mov.w	r8, r3, lsl #2
  4021d4:	4643      	mov	r3, r8
  4021d6:	464c      	mov	r4, r9
  4021d8:	185b      	adds	r3, r3, r1
  4021da:	eb44 0402 	adc.w	r4, r4, r2
  4021de:	00a2      	lsls	r2, r4, #2
  4021e0:	607a      	str	r2, [r7, #4]
  4021e2:	687a      	ldr	r2, [r7, #4]
  4021e4:	ea42 7293 	orr.w	r2, r2, r3, lsr #30
  4021e8:	607a      	str	r2, [r7, #4]
  4021ea:	009b      	lsls	r3, r3, #2
  4021ec:	603b      	str	r3, [r7, #0]
  4021ee:	e9d7 3400 	ldrd	r3, r4, [r7]
  4021f2:	4619      	mov	r1, r3
  4021f4:	4622      	mov	r2, r4
  4021f6:	f241 732b 	movw	r3, #5931	; 0x172b
  4021fa:	f04f 0400 	mov.w	r4, #0
  4021fe:	18cd      	adds	r5, r1, r3
  402200:	eb42 0604 	adc.w	r6, r2, r4
  402204:	4628      	mov	r0, r5
  402206:	4631      	mov	r1, r6
  402208:	4c14      	ldr	r4, [pc, #80]	; (40225c <main+0x128>)
  40220a:	f241 722c 	movw	r2, #5932	; 0x172c
  40220e:	f04f 0300 	mov.w	r3, #0
  402212:	47a0      	blx	r4
  402214:	4603      	mov	r3, r0
  402216:	460c      	mov	r4, r1
  402218:	4618      	mov	r0, r3
  40221a:	4b11      	ldr	r3, [pc, #68]	; (402260 <main+0x12c>)
  40221c:	4798      	blx	r3
    printf("%s \n", "Ola voce" );
  40221e:	e7bc      	b.n	40219a <main+0x66>
  402220:	004004ad 	.word	0x004004ad
  402224:	400e1850 	.word	0x400e1850
  402228:	00400a7d 	.word	0x00400a7d
  40222c:	00402101 	.word	0x00402101
  402230:	00402095 	.word	0x00402095
  402234:	00401bfd 	.word	0x00401bfd
  402238:	00401c25 	.word	0x00401c25
  40223c:	400e1000 	.word	0x400e1000
  402240:	00400b99 	.word	0x00400b99
  402244:	00405078 	.word	0x00405078
  402248:	40024000 	.word	0x40024000
  40224c:	00401fb9 	.word	0x00401fb9
  402250:	00405064 	.word	0x00405064
  402254:	00405070 	.word	0x00405070
  402258:	004025c5 	.word	0x004025c5
  40225c:	00402265 	.word	0x00402265
  402260:	20400001 	.word	0x20400001

00402264 <__aeabi_uldivmod>:
  402264:	b953      	cbnz	r3, 40227c <__aeabi_uldivmod+0x18>
  402266:	b94a      	cbnz	r2, 40227c <__aeabi_uldivmod+0x18>
  402268:	2900      	cmp	r1, #0
  40226a:	bf08      	it	eq
  40226c:	2800      	cmpeq	r0, #0
  40226e:	bf1c      	itt	ne
  402270:	f04f 31ff 	movne.w	r1, #4294967295
  402274:	f04f 30ff 	movne.w	r0, #4294967295
  402278:	f000 b97a 	b.w	402570 <__aeabi_idiv0>
  40227c:	f1ad 0c08 	sub.w	ip, sp, #8
  402280:	e96d ce04 	strd	ip, lr, [sp, #-16]!
  402284:	f000 f806 	bl	402294 <__udivmoddi4>
  402288:	f8dd e004 	ldr.w	lr, [sp, #4]
  40228c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  402290:	b004      	add	sp, #16
  402292:	4770      	bx	lr

00402294 <__udivmoddi4>:
  402294:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  402298:	468c      	mov	ip, r1
  40229a:	460d      	mov	r5, r1
  40229c:	4604      	mov	r4, r0
  40229e:	9e08      	ldr	r6, [sp, #32]
  4022a0:	2b00      	cmp	r3, #0
  4022a2:	d151      	bne.n	402348 <__udivmoddi4+0xb4>
  4022a4:	428a      	cmp	r2, r1
  4022a6:	4617      	mov	r7, r2
  4022a8:	d96d      	bls.n	402386 <__udivmoddi4+0xf2>
  4022aa:	fab2 fe82 	clz	lr, r2
  4022ae:	f1be 0f00 	cmp.w	lr, #0
  4022b2:	d00b      	beq.n	4022cc <__udivmoddi4+0x38>
  4022b4:	f1ce 0c20 	rsb	ip, lr, #32
  4022b8:	fa01 f50e 	lsl.w	r5, r1, lr
  4022bc:	fa20 fc0c 	lsr.w	ip, r0, ip
  4022c0:	fa02 f70e 	lsl.w	r7, r2, lr
  4022c4:	ea4c 0c05 	orr.w	ip, ip, r5
  4022c8:	fa00 f40e 	lsl.w	r4, r0, lr
  4022cc:	ea4f 4a17 	mov.w	sl, r7, lsr #16
  4022d0:	0c25      	lsrs	r5, r4, #16
  4022d2:	fbbc f8fa 	udiv	r8, ip, sl
  4022d6:	fa1f f987 	uxth.w	r9, r7
  4022da:	fb0a cc18 	mls	ip, sl, r8, ip
  4022de:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
  4022e2:	fb08 f309 	mul.w	r3, r8, r9
  4022e6:	42ab      	cmp	r3, r5
  4022e8:	d90a      	bls.n	402300 <__udivmoddi4+0x6c>
  4022ea:	19ed      	adds	r5, r5, r7
  4022ec:	f108 32ff 	add.w	r2, r8, #4294967295
  4022f0:	f080 8123 	bcs.w	40253a <__udivmoddi4+0x2a6>
  4022f4:	42ab      	cmp	r3, r5
  4022f6:	f240 8120 	bls.w	40253a <__udivmoddi4+0x2a6>
  4022fa:	f1a8 0802 	sub.w	r8, r8, #2
  4022fe:	443d      	add	r5, r7
  402300:	1aed      	subs	r5, r5, r3
  402302:	b2a4      	uxth	r4, r4
  402304:	fbb5 f0fa 	udiv	r0, r5, sl
  402308:	fb0a 5510 	mls	r5, sl, r0, r5
  40230c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
  402310:	fb00 f909 	mul.w	r9, r0, r9
  402314:	45a1      	cmp	r9, r4
  402316:	d909      	bls.n	40232c <__udivmoddi4+0x98>
  402318:	19e4      	adds	r4, r4, r7
  40231a:	f100 33ff 	add.w	r3, r0, #4294967295
  40231e:	f080 810a 	bcs.w	402536 <__udivmoddi4+0x2a2>
  402322:	45a1      	cmp	r9, r4
  402324:	f240 8107 	bls.w	402536 <__udivmoddi4+0x2a2>
  402328:	3802      	subs	r0, #2
  40232a:	443c      	add	r4, r7
  40232c:	eba4 0409 	sub.w	r4, r4, r9
  402330:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  402334:	2100      	movs	r1, #0
  402336:	2e00      	cmp	r6, #0
  402338:	d061      	beq.n	4023fe <__udivmoddi4+0x16a>
  40233a:	fa24 f40e 	lsr.w	r4, r4, lr
  40233e:	2300      	movs	r3, #0
  402340:	6034      	str	r4, [r6, #0]
  402342:	6073      	str	r3, [r6, #4]
  402344:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  402348:	428b      	cmp	r3, r1
  40234a:	d907      	bls.n	40235c <__udivmoddi4+0xc8>
  40234c:	2e00      	cmp	r6, #0
  40234e:	d054      	beq.n	4023fa <__udivmoddi4+0x166>
  402350:	2100      	movs	r1, #0
  402352:	e886 0021 	stmia.w	r6, {r0, r5}
  402356:	4608      	mov	r0, r1
  402358:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40235c:	fab3 f183 	clz	r1, r3
  402360:	2900      	cmp	r1, #0
  402362:	f040 808e 	bne.w	402482 <__udivmoddi4+0x1ee>
  402366:	42ab      	cmp	r3, r5
  402368:	d302      	bcc.n	402370 <__udivmoddi4+0xdc>
  40236a:	4282      	cmp	r2, r0
  40236c:	f200 80fa 	bhi.w	402564 <__udivmoddi4+0x2d0>
  402370:	1a84      	subs	r4, r0, r2
  402372:	eb65 0503 	sbc.w	r5, r5, r3
  402376:	2001      	movs	r0, #1
  402378:	46ac      	mov	ip, r5
  40237a:	2e00      	cmp	r6, #0
  40237c:	d03f      	beq.n	4023fe <__udivmoddi4+0x16a>
  40237e:	e886 1010 	stmia.w	r6, {r4, ip}
  402382:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  402386:	b912      	cbnz	r2, 40238e <__udivmoddi4+0xfa>
  402388:	2701      	movs	r7, #1
  40238a:	fbb7 f7f2 	udiv	r7, r7, r2
  40238e:	fab7 fe87 	clz	lr, r7
  402392:	f1be 0f00 	cmp.w	lr, #0
  402396:	d134      	bne.n	402402 <__udivmoddi4+0x16e>
  402398:	1beb      	subs	r3, r5, r7
  40239a:	0c3a      	lsrs	r2, r7, #16
  40239c:	fa1f fc87 	uxth.w	ip, r7
  4023a0:	2101      	movs	r1, #1
  4023a2:	fbb3 f8f2 	udiv	r8, r3, r2
  4023a6:	0c25      	lsrs	r5, r4, #16
  4023a8:	fb02 3318 	mls	r3, r2, r8, r3
  4023ac:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  4023b0:	fb0c f308 	mul.w	r3, ip, r8
  4023b4:	42ab      	cmp	r3, r5
  4023b6:	d907      	bls.n	4023c8 <__udivmoddi4+0x134>
  4023b8:	19ed      	adds	r5, r5, r7
  4023ba:	f108 30ff 	add.w	r0, r8, #4294967295
  4023be:	d202      	bcs.n	4023c6 <__udivmoddi4+0x132>
  4023c0:	42ab      	cmp	r3, r5
  4023c2:	f200 80d1 	bhi.w	402568 <__udivmoddi4+0x2d4>
  4023c6:	4680      	mov	r8, r0
  4023c8:	1aed      	subs	r5, r5, r3
  4023ca:	b2a3      	uxth	r3, r4
  4023cc:	fbb5 f0f2 	udiv	r0, r5, r2
  4023d0:	fb02 5510 	mls	r5, r2, r0, r5
  4023d4:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
  4023d8:	fb0c fc00 	mul.w	ip, ip, r0
  4023dc:	45a4      	cmp	ip, r4
  4023de:	d907      	bls.n	4023f0 <__udivmoddi4+0x15c>
  4023e0:	19e4      	adds	r4, r4, r7
  4023e2:	f100 33ff 	add.w	r3, r0, #4294967295
  4023e6:	d202      	bcs.n	4023ee <__udivmoddi4+0x15a>
  4023e8:	45a4      	cmp	ip, r4
  4023ea:	f200 80b8 	bhi.w	40255e <__udivmoddi4+0x2ca>
  4023ee:	4618      	mov	r0, r3
  4023f0:	eba4 040c 	sub.w	r4, r4, ip
  4023f4:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  4023f8:	e79d      	b.n	402336 <__udivmoddi4+0xa2>
  4023fa:	4631      	mov	r1, r6
  4023fc:	4630      	mov	r0, r6
  4023fe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  402402:	f1ce 0420 	rsb	r4, lr, #32
  402406:	fa05 f30e 	lsl.w	r3, r5, lr
  40240a:	fa07 f70e 	lsl.w	r7, r7, lr
  40240e:	fa20 f804 	lsr.w	r8, r0, r4
  402412:	0c3a      	lsrs	r2, r7, #16
  402414:	fa25 f404 	lsr.w	r4, r5, r4
  402418:	ea48 0803 	orr.w	r8, r8, r3
  40241c:	fbb4 f1f2 	udiv	r1, r4, r2
  402420:	ea4f 4518 	mov.w	r5, r8, lsr #16
  402424:	fb02 4411 	mls	r4, r2, r1, r4
  402428:	fa1f fc87 	uxth.w	ip, r7
  40242c:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
  402430:	fb01 f30c 	mul.w	r3, r1, ip
  402434:	42ab      	cmp	r3, r5
  402436:	fa00 f40e 	lsl.w	r4, r0, lr
  40243a:	d909      	bls.n	402450 <__udivmoddi4+0x1bc>
  40243c:	19ed      	adds	r5, r5, r7
  40243e:	f101 30ff 	add.w	r0, r1, #4294967295
  402442:	f080 808a 	bcs.w	40255a <__udivmoddi4+0x2c6>
  402446:	42ab      	cmp	r3, r5
  402448:	f240 8087 	bls.w	40255a <__udivmoddi4+0x2c6>
  40244c:	3902      	subs	r1, #2
  40244e:	443d      	add	r5, r7
  402450:	1aeb      	subs	r3, r5, r3
  402452:	fa1f f588 	uxth.w	r5, r8
  402456:	fbb3 f0f2 	udiv	r0, r3, r2
  40245a:	fb02 3310 	mls	r3, r2, r0, r3
  40245e:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  402462:	fb00 f30c 	mul.w	r3, r0, ip
  402466:	42ab      	cmp	r3, r5
  402468:	d907      	bls.n	40247a <__udivmoddi4+0x1e6>
  40246a:	19ed      	adds	r5, r5, r7
  40246c:	f100 38ff 	add.w	r8, r0, #4294967295
  402470:	d26f      	bcs.n	402552 <__udivmoddi4+0x2be>
  402472:	42ab      	cmp	r3, r5
  402474:	d96d      	bls.n	402552 <__udivmoddi4+0x2be>
  402476:	3802      	subs	r0, #2
  402478:	443d      	add	r5, r7
  40247a:	1aeb      	subs	r3, r5, r3
  40247c:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
  402480:	e78f      	b.n	4023a2 <__udivmoddi4+0x10e>
  402482:	f1c1 0720 	rsb	r7, r1, #32
  402486:	fa22 f807 	lsr.w	r8, r2, r7
  40248a:	408b      	lsls	r3, r1
  40248c:	fa05 f401 	lsl.w	r4, r5, r1
  402490:	ea48 0303 	orr.w	r3, r8, r3
  402494:	fa20 fe07 	lsr.w	lr, r0, r7
  402498:	ea4f 4c13 	mov.w	ip, r3, lsr #16
  40249c:	40fd      	lsrs	r5, r7
  40249e:	ea4e 0e04 	orr.w	lr, lr, r4
  4024a2:	fbb5 f9fc 	udiv	r9, r5, ip
  4024a6:	ea4f 441e 	mov.w	r4, lr, lsr #16
  4024aa:	fb0c 5519 	mls	r5, ip, r9, r5
  4024ae:	fa1f f883 	uxth.w	r8, r3
  4024b2:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
  4024b6:	fb09 f408 	mul.w	r4, r9, r8
  4024ba:	42ac      	cmp	r4, r5
  4024bc:	fa02 f201 	lsl.w	r2, r2, r1
  4024c0:	fa00 fa01 	lsl.w	sl, r0, r1
  4024c4:	d908      	bls.n	4024d8 <__udivmoddi4+0x244>
  4024c6:	18ed      	adds	r5, r5, r3
  4024c8:	f109 30ff 	add.w	r0, r9, #4294967295
  4024cc:	d243      	bcs.n	402556 <__udivmoddi4+0x2c2>
  4024ce:	42ac      	cmp	r4, r5
  4024d0:	d941      	bls.n	402556 <__udivmoddi4+0x2c2>
  4024d2:	f1a9 0902 	sub.w	r9, r9, #2
  4024d6:	441d      	add	r5, r3
  4024d8:	1b2d      	subs	r5, r5, r4
  4024da:	fa1f fe8e 	uxth.w	lr, lr
  4024de:	fbb5 f0fc 	udiv	r0, r5, ip
  4024e2:	fb0c 5510 	mls	r5, ip, r0, r5
  4024e6:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
  4024ea:	fb00 f808 	mul.w	r8, r0, r8
  4024ee:	45a0      	cmp	r8, r4
  4024f0:	d907      	bls.n	402502 <__udivmoddi4+0x26e>
  4024f2:	18e4      	adds	r4, r4, r3
  4024f4:	f100 35ff 	add.w	r5, r0, #4294967295
  4024f8:	d229      	bcs.n	40254e <__udivmoddi4+0x2ba>
  4024fa:	45a0      	cmp	r8, r4
  4024fc:	d927      	bls.n	40254e <__udivmoddi4+0x2ba>
  4024fe:	3802      	subs	r0, #2
  402500:	441c      	add	r4, r3
  402502:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
  402506:	eba4 0408 	sub.w	r4, r4, r8
  40250a:	fba0 8902 	umull	r8, r9, r0, r2
  40250e:	454c      	cmp	r4, r9
  402510:	46c6      	mov	lr, r8
  402512:	464d      	mov	r5, r9
  402514:	d315      	bcc.n	402542 <__udivmoddi4+0x2ae>
  402516:	d012      	beq.n	40253e <__udivmoddi4+0x2aa>
  402518:	b156      	cbz	r6, 402530 <__udivmoddi4+0x29c>
  40251a:	ebba 030e 	subs.w	r3, sl, lr
  40251e:	eb64 0405 	sbc.w	r4, r4, r5
  402522:	fa04 f707 	lsl.w	r7, r4, r7
  402526:	40cb      	lsrs	r3, r1
  402528:	431f      	orrs	r7, r3
  40252a:	40cc      	lsrs	r4, r1
  40252c:	6037      	str	r7, [r6, #0]
  40252e:	6074      	str	r4, [r6, #4]
  402530:	2100      	movs	r1, #0
  402532:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  402536:	4618      	mov	r0, r3
  402538:	e6f8      	b.n	40232c <__udivmoddi4+0x98>
  40253a:	4690      	mov	r8, r2
  40253c:	e6e0      	b.n	402300 <__udivmoddi4+0x6c>
  40253e:	45c2      	cmp	sl, r8
  402540:	d2ea      	bcs.n	402518 <__udivmoddi4+0x284>
  402542:	ebb8 0e02 	subs.w	lr, r8, r2
  402546:	eb69 0503 	sbc.w	r5, r9, r3
  40254a:	3801      	subs	r0, #1
  40254c:	e7e4      	b.n	402518 <__udivmoddi4+0x284>
  40254e:	4628      	mov	r0, r5
  402550:	e7d7      	b.n	402502 <__udivmoddi4+0x26e>
  402552:	4640      	mov	r0, r8
  402554:	e791      	b.n	40247a <__udivmoddi4+0x1e6>
  402556:	4681      	mov	r9, r0
  402558:	e7be      	b.n	4024d8 <__udivmoddi4+0x244>
  40255a:	4601      	mov	r1, r0
  40255c:	e778      	b.n	402450 <__udivmoddi4+0x1bc>
  40255e:	3802      	subs	r0, #2
  402560:	443c      	add	r4, r7
  402562:	e745      	b.n	4023f0 <__udivmoddi4+0x15c>
  402564:	4608      	mov	r0, r1
  402566:	e708      	b.n	40237a <__udivmoddi4+0xe6>
  402568:	f1a8 0802 	sub.w	r8, r8, #2
  40256c:	443d      	add	r5, r7
  40256e:	e72b      	b.n	4023c8 <__udivmoddi4+0x134>

00402570 <__aeabi_idiv0>:
  402570:	4770      	bx	lr
  402572:	bf00      	nop

00402574 <__libc_init_array>:
  402574:	b570      	push	{r4, r5, r6, lr}
  402576:	4e0f      	ldr	r6, [pc, #60]	; (4025b4 <__libc_init_array+0x40>)
  402578:	4d0f      	ldr	r5, [pc, #60]	; (4025b8 <__libc_init_array+0x44>)
  40257a:	1b76      	subs	r6, r6, r5
  40257c:	10b6      	asrs	r6, r6, #2
  40257e:	bf18      	it	ne
  402580:	2400      	movne	r4, #0
  402582:	d005      	beq.n	402590 <__libc_init_array+0x1c>
  402584:	3401      	adds	r4, #1
  402586:	f855 3b04 	ldr.w	r3, [r5], #4
  40258a:	4798      	blx	r3
  40258c:	42a6      	cmp	r6, r4
  40258e:	d1f9      	bne.n	402584 <__libc_init_array+0x10>
  402590:	4e0a      	ldr	r6, [pc, #40]	; (4025bc <__libc_init_array+0x48>)
  402592:	4d0b      	ldr	r5, [pc, #44]	; (4025c0 <__libc_init_array+0x4c>)
  402594:	1b76      	subs	r6, r6, r5
  402596:	f002 fe2b 	bl	4051f0 <_init>
  40259a:	10b6      	asrs	r6, r6, #2
  40259c:	bf18      	it	ne
  40259e:	2400      	movne	r4, #0
  4025a0:	d006      	beq.n	4025b0 <__libc_init_array+0x3c>
  4025a2:	3401      	adds	r4, #1
  4025a4:	f855 3b04 	ldr.w	r3, [r5], #4
  4025a8:	4798      	blx	r3
  4025aa:	42a6      	cmp	r6, r4
  4025ac:	d1f9      	bne.n	4025a2 <__libc_init_array+0x2e>
  4025ae:	bd70      	pop	{r4, r5, r6, pc}
  4025b0:	bd70      	pop	{r4, r5, r6, pc}
  4025b2:	bf00      	nop
  4025b4:	004051fc 	.word	0x004051fc
  4025b8:	004051fc 	.word	0x004051fc
  4025bc:	00405204 	.word	0x00405204
  4025c0:	004051fc 	.word	0x004051fc

004025c4 <iprintf>:
  4025c4:	b40f      	push	{r0, r1, r2, r3}
  4025c6:	b500      	push	{lr}
  4025c8:	4907      	ldr	r1, [pc, #28]	; (4025e8 <iprintf+0x24>)
  4025ca:	b083      	sub	sp, #12
  4025cc:	ab04      	add	r3, sp, #16
  4025ce:	6808      	ldr	r0, [r1, #0]
  4025d0:	f853 2b04 	ldr.w	r2, [r3], #4
  4025d4:	6881      	ldr	r1, [r0, #8]
  4025d6:	9301      	str	r3, [sp, #4]
  4025d8:	f000 f944 	bl	402864 <_vfiprintf_r>
  4025dc:	b003      	add	sp, #12
  4025de:	f85d eb04 	ldr.w	lr, [sp], #4
  4025e2:	b004      	add	sp, #16
  4025e4:	4770      	bx	lr
  4025e6:	bf00      	nop
  4025e8:	20400010 	.word	0x20400010

004025ec <memset>:
  4025ec:	b470      	push	{r4, r5, r6}
  4025ee:	0786      	lsls	r6, r0, #30
  4025f0:	d046      	beq.n	402680 <memset+0x94>
  4025f2:	1e54      	subs	r4, r2, #1
  4025f4:	2a00      	cmp	r2, #0
  4025f6:	d041      	beq.n	40267c <memset+0x90>
  4025f8:	b2ca      	uxtb	r2, r1
  4025fa:	4603      	mov	r3, r0
  4025fc:	e002      	b.n	402604 <memset+0x18>
  4025fe:	f114 34ff 	adds.w	r4, r4, #4294967295
  402602:	d33b      	bcc.n	40267c <memset+0x90>
  402604:	f803 2b01 	strb.w	r2, [r3], #1
  402608:	079d      	lsls	r5, r3, #30
  40260a:	d1f8      	bne.n	4025fe <memset+0x12>
  40260c:	2c03      	cmp	r4, #3
  40260e:	d92e      	bls.n	40266e <memset+0x82>
  402610:	b2cd      	uxtb	r5, r1
  402612:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  402616:	2c0f      	cmp	r4, #15
  402618:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  40261c:	d919      	bls.n	402652 <memset+0x66>
  40261e:	f103 0210 	add.w	r2, r3, #16
  402622:	4626      	mov	r6, r4
  402624:	3e10      	subs	r6, #16
  402626:	2e0f      	cmp	r6, #15
  402628:	f842 5c10 	str.w	r5, [r2, #-16]
  40262c:	f842 5c0c 	str.w	r5, [r2, #-12]
  402630:	f842 5c08 	str.w	r5, [r2, #-8]
  402634:	f842 5c04 	str.w	r5, [r2, #-4]
  402638:	f102 0210 	add.w	r2, r2, #16
  40263c:	d8f2      	bhi.n	402624 <memset+0x38>
  40263e:	f1a4 0210 	sub.w	r2, r4, #16
  402642:	f022 020f 	bic.w	r2, r2, #15
  402646:	f004 040f 	and.w	r4, r4, #15
  40264a:	3210      	adds	r2, #16
  40264c:	2c03      	cmp	r4, #3
  40264e:	4413      	add	r3, r2
  402650:	d90d      	bls.n	40266e <memset+0x82>
  402652:	461e      	mov	r6, r3
  402654:	4622      	mov	r2, r4
  402656:	3a04      	subs	r2, #4
  402658:	2a03      	cmp	r2, #3
  40265a:	f846 5b04 	str.w	r5, [r6], #4
  40265e:	d8fa      	bhi.n	402656 <memset+0x6a>
  402660:	1f22      	subs	r2, r4, #4
  402662:	f022 0203 	bic.w	r2, r2, #3
  402666:	3204      	adds	r2, #4
  402668:	4413      	add	r3, r2
  40266a:	f004 0403 	and.w	r4, r4, #3
  40266e:	b12c      	cbz	r4, 40267c <memset+0x90>
  402670:	b2c9      	uxtb	r1, r1
  402672:	441c      	add	r4, r3
  402674:	f803 1b01 	strb.w	r1, [r3], #1
  402678:	429c      	cmp	r4, r3
  40267a:	d1fb      	bne.n	402674 <memset+0x88>
  40267c:	bc70      	pop	{r4, r5, r6}
  40267e:	4770      	bx	lr
  402680:	4614      	mov	r4, r2
  402682:	4603      	mov	r3, r0
  402684:	e7c2      	b.n	40260c <memset+0x20>
  402686:	bf00      	nop

00402688 <setbuf>:
  402688:	2900      	cmp	r1, #0
  40268a:	bf0c      	ite	eq
  40268c:	2202      	moveq	r2, #2
  40268e:	2200      	movne	r2, #0
  402690:	f44f 6380 	mov.w	r3, #1024	; 0x400
  402694:	f000 b800 	b.w	402698 <setvbuf>

00402698 <setvbuf>:
  402698:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  40269c:	4c50      	ldr	r4, [pc, #320]	; (4027e0 <setvbuf+0x148>)
  40269e:	6825      	ldr	r5, [r4, #0]
  4026a0:	b083      	sub	sp, #12
  4026a2:	4604      	mov	r4, r0
  4026a4:	460f      	mov	r7, r1
  4026a6:	4690      	mov	r8, r2
  4026a8:	461e      	mov	r6, r3
  4026aa:	b115      	cbz	r5, 4026b2 <setvbuf+0x1a>
  4026ac:	6bab      	ldr	r3, [r5, #56]	; 0x38
  4026ae:	2b00      	cmp	r3, #0
  4026b0:	d077      	beq.n	4027a2 <setvbuf+0x10a>
  4026b2:	f1b8 0f02 	cmp.w	r8, #2
  4026b6:	d004      	beq.n	4026c2 <setvbuf+0x2a>
  4026b8:	f1b8 0f01 	cmp.w	r8, #1
  4026bc:	d87d      	bhi.n	4027ba <setvbuf+0x122>
  4026be:	2e00      	cmp	r6, #0
  4026c0:	db7b      	blt.n	4027ba <setvbuf+0x122>
  4026c2:	4621      	mov	r1, r4
  4026c4:	4628      	mov	r0, r5
  4026c6:	f001 f817 	bl	4036f8 <_fflush_r>
  4026ca:	6b21      	ldr	r1, [r4, #48]	; 0x30
  4026cc:	b141      	cbz	r1, 4026e0 <setvbuf+0x48>
  4026ce:	f104 0340 	add.w	r3, r4, #64	; 0x40
  4026d2:	4299      	cmp	r1, r3
  4026d4:	d002      	beq.n	4026dc <setvbuf+0x44>
  4026d6:	4628      	mov	r0, r5
  4026d8:	f001 f978 	bl	4039cc <_free_r>
  4026dc:	2300      	movs	r3, #0
  4026de:	6323      	str	r3, [r4, #48]	; 0x30
  4026e0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4026e4:	2200      	movs	r2, #0
  4026e6:	61a2      	str	r2, [r4, #24]
  4026e8:	6062      	str	r2, [r4, #4]
  4026ea:	061a      	lsls	r2, r3, #24
  4026ec:	d452      	bmi.n	402794 <setvbuf+0xfc>
  4026ee:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
  4026f2:	f023 0303 	bic.w	r3, r3, #3
  4026f6:	f1b8 0f02 	cmp.w	r8, #2
  4026fa:	81a3      	strh	r3, [r4, #12]
  4026fc:	d037      	beq.n	40276e <setvbuf+0xd6>
  4026fe:	ab01      	add	r3, sp, #4
  402700:	466a      	mov	r2, sp
  402702:	4621      	mov	r1, r4
  402704:	4628      	mov	r0, r5
  402706:	f001 fbf7 	bl	403ef8 <__swhatbuf_r>
  40270a:	89a3      	ldrh	r3, [r4, #12]
  40270c:	4318      	orrs	r0, r3
  40270e:	81a0      	strh	r0, [r4, #12]
  402710:	b316      	cbz	r6, 402758 <setvbuf+0xc0>
  402712:	b317      	cbz	r7, 40275a <setvbuf+0xc2>
  402714:	6bab      	ldr	r3, [r5, #56]	; 0x38
  402716:	2b00      	cmp	r3, #0
  402718:	d04b      	beq.n	4027b2 <setvbuf+0x11a>
  40271a:	9b00      	ldr	r3, [sp, #0]
  40271c:	6027      	str	r7, [r4, #0]
  40271e:	429e      	cmp	r6, r3
  402720:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  402724:	6127      	str	r7, [r4, #16]
  402726:	bf1c      	itt	ne
  402728:	f443 6300 	orrne.w	r3, r3, #2048	; 0x800
  40272c:	81a3      	strhne	r3, [r4, #12]
  40272e:	f1b8 0f01 	cmp.w	r8, #1
  402732:	bf04      	itt	eq
  402734:	f043 0301 	orreq.w	r3, r3, #1
  402738:	81a3      	strheq	r3, [r4, #12]
  40273a:	b29b      	uxth	r3, r3
  40273c:	f013 0008 	ands.w	r0, r3, #8
  402740:	6166      	str	r6, [r4, #20]
  402742:	d023      	beq.n	40278c <setvbuf+0xf4>
  402744:	f013 0001 	ands.w	r0, r3, #1
  402748:	d02f      	beq.n	4027aa <setvbuf+0x112>
  40274a:	2000      	movs	r0, #0
  40274c:	4276      	negs	r6, r6
  40274e:	61a6      	str	r6, [r4, #24]
  402750:	60a0      	str	r0, [r4, #8]
  402752:	b003      	add	sp, #12
  402754:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  402758:	9e00      	ldr	r6, [sp, #0]
  40275a:	4630      	mov	r0, r6
  40275c:	f001 fc3e 	bl	403fdc <malloc>
  402760:	4607      	mov	r7, r0
  402762:	b368      	cbz	r0, 4027c0 <setvbuf+0x128>
  402764:	89a3      	ldrh	r3, [r4, #12]
  402766:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  40276a:	81a3      	strh	r3, [r4, #12]
  40276c:	e7d2      	b.n	402714 <setvbuf+0x7c>
  40276e:	2000      	movs	r0, #0
  402770:	f104 0243 	add.w	r2, r4, #67	; 0x43
  402774:	f043 0302 	orr.w	r3, r3, #2
  402778:	2500      	movs	r5, #0
  40277a:	2101      	movs	r1, #1
  40277c:	81a3      	strh	r3, [r4, #12]
  40277e:	60a5      	str	r5, [r4, #8]
  402780:	6022      	str	r2, [r4, #0]
  402782:	6122      	str	r2, [r4, #16]
  402784:	6161      	str	r1, [r4, #20]
  402786:	b003      	add	sp, #12
  402788:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  40278c:	60a0      	str	r0, [r4, #8]
  40278e:	b003      	add	sp, #12
  402790:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  402794:	6921      	ldr	r1, [r4, #16]
  402796:	4628      	mov	r0, r5
  402798:	f001 f918 	bl	4039cc <_free_r>
  40279c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4027a0:	e7a5      	b.n	4026ee <setvbuf+0x56>
  4027a2:	4628      	mov	r0, r5
  4027a4:	f001 f83c 	bl	403820 <__sinit>
  4027a8:	e783      	b.n	4026b2 <setvbuf+0x1a>
  4027aa:	60a6      	str	r6, [r4, #8]
  4027ac:	b003      	add	sp, #12
  4027ae:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  4027b2:	4628      	mov	r0, r5
  4027b4:	f001 f834 	bl	403820 <__sinit>
  4027b8:	e7af      	b.n	40271a <setvbuf+0x82>
  4027ba:	f04f 30ff 	mov.w	r0, #4294967295
  4027be:	e7e2      	b.n	402786 <setvbuf+0xee>
  4027c0:	f8dd 9000 	ldr.w	r9, [sp]
  4027c4:	45b1      	cmp	r9, r6
  4027c6:	d006      	beq.n	4027d6 <setvbuf+0x13e>
  4027c8:	4648      	mov	r0, r9
  4027ca:	f001 fc07 	bl	403fdc <malloc>
  4027ce:	4607      	mov	r7, r0
  4027d0:	b108      	cbz	r0, 4027d6 <setvbuf+0x13e>
  4027d2:	464e      	mov	r6, r9
  4027d4:	e7c6      	b.n	402764 <setvbuf+0xcc>
  4027d6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4027da:	f04f 30ff 	mov.w	r0, #4294967295
  4027de:	e7c7      	b.n	402770 <setvbuf+0xd8>
  4027e0:	20400010 	.word	0x20400010

004027e4 <__sprint_r.part.0>:
  4027e4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4027e8:	6e4b      	ldr	r3, [r1, #100]	; 0x64
  4027ea:	049c      	lsls	r4, r3, #18
  4027ec:	4693      	mov	fp, r2
  4027ee:	d52f      	bpl.n	402850 <__sprint_r.part.0+0x6c>
  4027f0:	6893      	ldr	r3, [r2, #8]
  4027f2:	6812      	ldr	r2, [r2, #0]
  4027f4:	b353      	cbz	r3, 40284c <__sprint_r.part.0+0x68>
  4027f6:	460e      	mov	r6, r1
  4027f8:	4607      	mov	r7, r0
  4027fa:	f102 0908 	add.w	r9, r2, #8
  4027fe:	e919 0420 	ldmdb	r9, {r5, sl}
  402802:	ea5f 089a 	movs.w	r8, sl, lsr #2
  402806:	d017      	beq.n	402838 <__sprint_r.part.0+0x54>
  402808:	3d04      	subs	r5, #4
  40280a:	2400      	movs	r4, #0
  40280c:	e001      	b.n	402812 <__sprint_r.part.0+0x2e>
  40280e:	45a0      	cmp	r8, r4
  402810:	d010      	beq.n	402834 <__sprint_r.part.0+0x50>
  402812:	4632      	mov	r2, r6
  402814:	f855 1f04 	ldr.w	r1, [r5, #4]!
  402818:	4638      	mov	r0, r7
  40281a:	f001 f875 	bl	403908 <_fputwc_r>
  40281e:	1c43      	adds	r3, r0, #1
  402820:	f104 0401 	add.w	r4, r4, #1
  402824:	d1f3      	bne.n	40280e <__sprint_r.part.0+0x2a>
  402826:	2300      	movs	r3, #0
  402828:	f8cb 3008 	str.w	r3, [fp, #8]
  40282c:	f8cb 3004 	str.w	r3, [fp, #4]
  402830:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402834:	f8db 3008 	ldr.w	r3, [fp, #8]
  402838:	f02a 0a03 	bic.w	sl, sl, #3
  40283c:	eba3 030a 	sub.w	r3, r3, sl
  402840:	f8cb 3008 	str.w	r3, [fp, #8]
  402844:	f109 0908 	add.w	r9, r9, #8
  402848:	2b00      	cmp	r3, #0
  40284a:	d1d8      	bne.n	4027fe <__sprint_r.part.0+0x1a>
  40284c:	2000      	movs	r0, #0
  40284e:	e7ea      	b.n	402826 <__sprint_r.part.0+0x42>
  402850:	f001 f9a2 	bl	403b98 <__sfvwrite_r>
  402854:	2300      	movs	r3, #0
  402856:	f8cb 3008 	str.w	r3, [fp, #8]
  40285a:	f8cb 3004 	str.w	r3, [fp, #4]
  40285e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402862:	bf00      	nop

00402864 <_vfiprintf_r>:
  402864:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  402868:	b0ad      	sub	sp, #180	; 0xb4
  40286a:	461d      	mov	r5, r3
  40286c:	9101      	str	r1, [sp, #4]
  40286e:	4691      	mov	r9, r2
  402870:	9308      	str	r3, [sp, #32]
  402872:	9006      	str	r0, [sp, #24]
  402874:	b118      	cbz	r0, 40287e <_vfiprintf_r+0x1a>
  402876:	6b83      	ldr	r3, [r0, #56]	; 0x38
  402878:	2b00      	cmp	r3, #0
  40287a:	f000 80e0 	beq.w	402a3e <_vfiprintf_r+0x1da>
  40287e:	9c01      	ldr	r4, [sp, #4]
  402880:	f9b4 000c 	ldrsh.w	r0, [r4, #12]
  402884:	b281      	uxth	r1, r0
  402886:	048b      	lsls	r3, r1, #18
  402888:	d407      	bmi.n	40289a <_vfiprintf_r+0x36>
  40288a:	6e63      	ldr	r3, [r4, #100]	; 0x64
  40288c:	f440 5100 	orr.w	r1, r0, #8192	; 0x2000
  402890:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  402894:	81a1      	strh	r1, [r4, #12]
  402896:	6663      	str	r3, [r4, #100]	; 0x64
  402898:	b289      	uxth	r1, r1
  40289a:	070f      	lsls	r7, r1, #28
  40289c:	f140 80b1 	bpl.w	402a02 <_vfiprintf_r+0x19e>
  4028a0:	9b01      	ldr	r3, [sp, #4]
  4028a2:	691b      	ldr	r3, [r3, #16]
  4028a4:	2b00      	cmp	r3, #0
  4028a6:	f000 80ac 	beq.w	402a02 <_vfiprintf_r+0x19e>
  4028aa:	f001 011a 	and.w	r1, r1, #26
  4028ae:	290a      	cmp	r1, #10
  4028b0:	f000 80b5 	beq.w	402a1e <_vfiprintf_r+0x1ba>
  4028b4:	2300      	movs	r3, #0
  4028b6:	f10d 0b70 	add.w	fp, sp, #112	; 0x70
  4028ba:	930b      	str	r3, [sp, #44]	; 0x2c
  4028bc:	9311      	str	r3, [sp, #68]	; 0x44
  4028be:	9310      	str	r3, [sp, #64]	; 0x40
  4028c0:	9304      	str	r3, [sp, #16]
  4028c2:	f8cd b03c 	str.w	fp, [sp, #60]	; 0x3c
  4028c6:	46da      	mov	sl, fp
  4028c8:	f899 3000 	ldrb.w	r3, [r9]
  4028cc:	464c      	mov	r4, r9
  4028ce:	b1fb      	cbz	r3, 402910 <_vfiprintf_r+0xac>
  4028d0:	2b25      	cmp	r3, #37	; 0x25
  4028d2:	d102      	bne.n	4028da <_vfiprintf_r+0x76>
  4028d4:	e01c      	b.n	402910 <_vfiprintf_r+0xac>
  4028d6:	2b25      	cmp	r3, #37	; 0x25
  4028d8:	d003      	beq.n	4028e2 <_vfiprintf_r+0x7e>
  4028da:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  4028de:	2b00      	cmp	r3, #0
  4028e0:	d1f9      	bne.n	4028d6 <_vfiprintf_r+0x72>
  4028e2:	eba4 0509 	sub.w	r5, r4, r9
  4028e6:	b19d      	cbz	r5, 402910 <_vfiprintf_r+0xac>
  4028e8:	9b10      	ldr	r3, [sp, #64]	; 0x40
  4028ea:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4028ec:	f8ca 9000 	str.w	r9, [sl]
  4028f0:	3301      	adds	r3, #1
  4028f2:	442a      	add	r2, r5
  4028f4:	2b07      	cmp	r3, #7
  4028f6:	f8ca 5004 	str.w	r5, [sl, #4]
  4028fa:	9211      	str	r2, [sp, #68]	; 0x44
  4028fc:	9310      	str	r3, [sp, #64]	; 0x40
  4028fe:	dd7a      	ble.n	4029f6 <_vfiprintf_r+0x192>
  402900:	2a00      	cmp	r2, #0
  402902:	f040 848f 	bne.w	403224 <_vfiprintf_r+0x9c0>
  402906:	9b04      	ldr	r3, [sp, #16]
  402908:	9210      	str	r2, [sp, #64]	; 0x40
  40290a:	442b      	add	r3, r5
  40290c:	46da      	mov	sl, fp
  40290e:	9304      	str	r3, [sp, #16]
  402910:	7823      	ldrb	r3, [r4, #0]
  402912:	2b00      	cmp	r3, #0
  402914:	f000 83b1 	beq.w	40307a <_vfiprintf_r+0x816>
  402918:	2000      	movs	r0, #0
  40291a:	f04f 0300 	mov.w	r3, #0
  40291e:	f88d 3037 	strb.w	r3, [sp, #55]	; 0x37
  402922:	f104 0901 	add.w	r9, r4, #1
  402926:	7862      	ldrb	r2, [r4, #1]
  402928:	4605      	mov	r5, r0
  40292a:	4606      	mov	r6, r0
  40292c:	4603      	mov	r3, r0
  40292e:	f04f 34ff 	mov.w	r4, #4294967295
  402932:	f109 0901 	add.w	r9, r9, #1
  402936:	f1a2 0120 	sub.w	r1, r2, #32
  40293a:	2958      	cmp	r1, #88	; 0x58
  40293c:	f200 830e 	bhi.w	402f5c <_vfiprintf_r+0x6f8>
  402940:	e8df f011 	tbh	[pc, r1, lsl #1]
  402944:	030c0237 	.word	0x030c0237
  402948:	02eb030c 	.word	0x02eb030c
  40294c:	030c030c 	.word	0x030c030c
  402950:	030c030c 	.word	0x030c030c
  402954:	030c030c 	.word	0x030c030c
  402958:	02f0029e 	.word	0x02f0029e
  40295c:	0082030c 	.word	0x0082030c
  402960:	030c0277 	.word	0x030c0277
  402964:	01d401cf 	.word	0x01d401cf
  402968:	01d401d4 	.word	0x01d401d4
  40296c:	01d401d4 	.word	0x01d401d4
  402970:	01d401d4 	.word	0x01d401d4
  402974:	01d401d4 	.word	0x01d401d4
  402978:	030c030c 	.word	0x030c030c
  40297c:	030c030c 	.word	0x030c030c
  402980:	030c030c 	.word	0x030c030c
  402984:	030c030c 	.word	0x030c030c
  402988:	030c030c 	.word	0x030c030c
  40298c:	030c023f 	.word	0x030c023f
  402990:	030c030c 	.word	0x030c030c
  402994:	030c030c 	.word	0x030c030c
  402998:	030c030c 	.word	0x030c030c
  40299c:	030c030c 	.word	0x030c030c
  4029a0:	0246030c 	.word	0x0246030c
  4029a4:	030c030c 	.word	0x030c030c
  4029a8:	030c030c 	.word	0x030c030c
  4029ac:	024a030c 	.word	0x024a030c
  4029b0:	030c030c 	.word	0x030c030c
  4029b4:	030c0252 	.word	0x030c0252
  4029b8:	030c030c 	.word	0x030c030c
  4029bc:	030c030c 	.word	0x030c030c
  4029c0:	030c030c 	.word	0x030c030c
  4029c4:	030c030c 	.word	0x030c030c
  4029c8:	01e2030c 	.word	0x01e2030c
  4029cc:	030c01f6 	.word	0x030c01f6
  4029d0:	030c030c 	.word	0x030c030c
  4029d4:	01f60307 	.word	0x01f60307
  4029d8:	030c030c 	.word	0x030c030c
  4029dc:	030c0291 	.word	0x030c0291
  4029e0:	008702f5 	.word	0x008702f5
  4029e4:	02c302b1 	.word	0x02c302b1
  4029e8:	02c8030c 	.word	0x02c8030c
  4029ec:	01bd030c 	.word	0x01bd030c
  4029f0:	030c030c 	.word	0x030c030c
  4029f4:	02aa      	.short	0x02aa
  4029f6:	f10a 0a08 	add.w	sl, sl, #8
  4029fa:	9b04      	ldr	r3, [sp, #16]
  4029fc:	442b      	add	r3, r5
  4029fe:	9304      	str	r3, [sp, #16]
  402a00:	e786      	b.n	402910 <_vfiprintf_r+0xac>
  402a02:	9c01      	ldr	r4, [sp, #4]
  402a04:	9806      	ldr	r0, [sp, #24]
  402a06:	4621      	mov	r1, r4
  402a08:	f000 fd62 	bl	4034d0 <__swsetup_r>
  402a0c:	2800      	cmp	r0, #0
  402a0e:	f040 8340 	bne.w	403092 <_vfiprintf_r+0x82e>
  402a12:	89a1      	ldrh	r1, [r4, #12]
  402a14:	f001 011a 	and.w	r1, r1, #26
  402a18:	290a      	cmp	r1, #10
  402a1a:	f47f af4b 	bne.w	4028b4 <_vfiprintf_r+0x50>
  402a1e:	9901      	ldr	r1, [sp, #4]
  402a20:	f9b1 300e 	ldrsh.w	r3, [r1, #14]
  402a24:	2b00      	cmp	r3, #0
  402a26:	f6ff af45 	blt.w	4028b4 <_vfiprintf_r+0x50>
  402a2a:	462b      	mov	r3, r5
  402a2c:	464a      	mov	r2, r9
  402a2e:	9806      	ldr	r0, [sp, #24]
  402a30:	f000 fd18 	bl	403464 <__sbprintf>
  402a34:	9004      	str	r0, [sp, #16]
  402a36:	9804      	ldr	r0, [sp, #16]
  402a38:	b02d      	add	sp, #180	; 0xb4
  402a3a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402a3e:	f000 feef 	bl	403820 <__sinit>
  402a42:	e71c      	b.n	40287e <_vfiprintf_r+0x1a>
  402a44:	4276      	negs	r6, r6
  402a46:	9208      	str	r2, [sp, #32]
  402a48:	f043 0304 	orr.w	r3, r3, #4
  402a4c:	f899 2000 	ldrb.w	r2, [r9]
  402a50:	e76f      	b.n	402932 <_vfiprintf_r+0xce>
  402a52:	9607      	str	r6, [sp, #28]
  402a54:	f013 0220 	ands.w	r2, r3, #32
  402a58:	f040 845a 	bne.w	403310 <_vfiprintf_r+0xaac>
  402a5c:	f013 0110 	ands.w	r1, r3, #16
  402a60:	f040 83f1 	bne.w	403246 <_vfiprintf_r+0x9e2>
  402a64:	f013 0240 	ands.w	r2, r3, #64	; 0x40
  402a68:	f000 83ed 	beq.w	403246 <_vfiprintf_r+0x9e2>
  402a6c:	9808      	ldr	r0, [sp, #32]
  402a6e:	460a      	mov	r2, r1
  402a70:	4601      	mov	r1, r0
  402a72:	3104      	adds	r1, #4
  402a74:	8806      	ldrh	r6, [r0, #0]
  402a76:	9108      	str	r1, [sp, #32]
  402a78:	2700      	movs	r7, #0
  402a7a:	f04f 0100 	mov.w	r1, #0
  402a7e:	f88d 1037 	strb.w	r1, [sp, #55]	; 0x37
  402a82:	2500      	movs	r5, #0
  402a84:	1c61      	adds	r1, r4, #1
  402a86:	f000 8175 	beq.w	402d74 <_vfiprintf_r+0x510>
  402a8a:	f023 0180 	bic.w	r1, r3, #128	; 0x80
  402a8e:	9103      	str	r1, [sp, #12]
  402a90:	ea56 0107 	orrs.w	r1, r6, r7
  402a94:	f040 8173 	bne.w	402d7e <_vfiprintf_r+0x51a>
  402a98:	2c00      	cmp	r4, #0
  402a9a:	f040 8356 	bne.w	40314a <_vfiprintf_r+0x8e6>
  402a9e:	2a00      	cmp	r2, #0
  402aa0:	f040 83b2 	bne.w	403208 <_vfiprintf_r+0x9a4>
  402aa4:	f013 0301 	ands.w	r3, r3, #1
  402aa8:	9305      	str	r3, [sp, #20]
  402aaa:	f000 8447 	beq.w	40333c <_vfiprintf_r+0xad8>
  402aae:	f10d 08b0 	add.w	r8, sp, #176	; 0xb0
  402ab2:	2330      	movs	r3, #48	; 0x30
  402ab4:	f808 3d41 	strb.w	r3, [r8, #-65]!
  402ab8:	9b05      	ldr	r3, [sp, #20]
  402aba:	42a3      	cmp	r3, r4
  402abc:	bfb8      	it	lt
  402abe:	4623      	movlt	r3, r4
  402ac0:	9302      	str	r3, [sp, #8]
  402ac2:	b10d      	cbz	r5, 402ac8 <_vfiprintf_r+0x264>
  402ac4:	3301      	adds	r3, #1
  402ac6:	9302      	str	r3, [sp, #8]
  402ac8:	9b03      	ldr	r3, [sp, #12]
  402aca:	f013 0302 	ands.w	r3, r3, #2
  402ace:	9309      	str	r3, [sp, #36]	; 0x24
  402ad0:	d002      	beq.n	402ad8 <_vfiprintf_r+0x274>
  402ad2:	9b02      	ldr	r3, [sp, #8]
  402ad4:	3302      	adds	r3, #2
  402ad6:	9302      	str	r3, [sp, #8]
  402ad8:	9b03      	ldr	r3, [sp, #12]
  402ada:	f013 0384 	ands.w	r3, r3, #132	; 0x84
  402ade:	930a      	str	r3, [sp, #40]	; 0x28
  402ae0:	f040 8263 	bne.w	402faa <_vfiprintf_r+0x746>
  402ae4:	9b07      	ldr	r3, [sp, #28]
  402ae6:	9a02      	ldr	r2, [sp, #8]
  402ae8:	1a9d      	subs	r5, r3, r2
  402aea:	2d00      	cmp	r5, #0
  402aec:	f340 825d 	ble.w	402faa <_vfiprintf_r+0x746>
  402af0:	2d10      	cmp	r5, #16
  402af2:	f340 8477 	ble.w	4033e4 <_vfiprintf_r+0xb80>
  402af6:	9b10      	ldr	r3, [sp, #64]	; 0x40
  402af8:	9a11      	ldr	r2, [sp, #68]	; 0x44
  402afa:	4eb9      	ldr	r6, [pc, #740]	; (402de0 <_vfiprintf_r+0x57c>)
  402afc:	46d6      	mov	lr, sl
  402afe:	2710      	movs	r7, #16
  402b00:	46a2      	mov	sl, r4
  402b02:	4619      	mov	r1, r3
  402b04:	9c06      	ldr	r4, [sp, #24]
  402b06:	e007      	b.n	402b18 <_vfiprintf_r+0x2b4>
  402b08:	f101 0c02 	add.w	ip, r1, #2
  402b0c:	f10e 0e08 	add.w	lr, lr, #8
  402b10:	4601      	mov	r1, r0
  402b12:	3d10      	subs	r5, #16
  402b14:	2d10      	cmp	r5, #16
  402b16:	dd11      	ble.n	402b3c <_vfiprintf_r+0x2d8>
  402b18:	1c48      	adds	r0, r1, #1
  402b1a:	3210      	adds	r2, #16
  402b1c:	2807      	cmp	r0, #7
  402b1e:	9211      	str	r2, [sp, #68]	; 0x44
  402b20:	e88e 00c0 	stmia.w	lr, {r6, r7}
  402b24:	9010      	str	r0, [sp, #64]	; 0x40
  402b26:	ddef      	ble.n	402b08 <_vfiprintf_r+0x2a4>
  402b28:	2a00      	cmp	r2, #0
  402b2a:	f040 8231 	bne.w	402f90 <_vfiprintf_r+0x72c>
  402b2e:	3d10      	subs	r5, #16
  402b30:	2d10      	cmp	r5, #16
  402b32:	4611      	mov	r1, r2
  402b34:	f04f 0c01 	mov.w	ip, #1
  402b38:	46de      	mov	lr, fp
  402b3a:	dced      	bgt.n	402b18 <_vfiprintf_r+0x2b4>
  402b3c:	4654      	mov	r4, sl
  402b3e:	4661      	mov	r1, ip
  402b40:	46f2      	mov	sl, lr
  402b42:	442a      	add	r2, r5
  402b44:	2907      	cmp	r1, #7
  402b46:	9211      	str	r2, [sp, #68]	; 0x44
  402b48:	f8ca 6000 	str.w	r6, [sl]
  402b4c:	f8ca 5004 	str.w	r5, [sl, #4]
  402b50:	9110      	str	r1, [sp, #64]	; 0x40
  402b52:	f300 82e6 	bgt.w	403122 <_vfiprintf_r+0x8be>
  402b56:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  402b5a:	f10a 0a08 	add.w	sl, sl, #8
  402b5e:	1c48      	adds	r0, r1, #1
  402b60:	2d00      	cmp	r5, #0
  402b62:	f040 822a 	bne.w	402fba <_vfiprintf_r+0x756>
  402b66:	9b09      	ldr	r3, [sp, #36]	; 0x24
  402b68:	2b00      	cmp	r3, #0
  402b6a:	f000 8244 	beq.w	402ff6 <_vfiprintf_r+0x792>
  402b6e:	3202      	adds	r2, #2
  402b70:	a90e      	add	r1, sp, #56	; 0x38
  402b72:	2302      	movs	r3, #2
  402b74:	2807      	cmp	r0, #7
  402b76:	9211      	str	r2, [sp, #68]	; 0x44
  402b78:	9010      	str	r0, [sp, #64]	; 0x40
  402b7a:	e88a 000a 	stmia.w	sl, {r1, r3}
  402b7e:	f340 8236 	ble.w	402fee <_vfiprintf_r+0x78a>
  402b82:	2a00      	cmp	r2, #0
  402b84:	f040 838b 	bne.w	40329e <_vfiprintf_r+0xa3a>
  402b88:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  402b8a:	2b80      	cmp	r3, #128	; 0x80
  402b8c:	f04f 0001 	mov.w	r0, #1
  402b90:	4611      	mov	r1, r2
  402b92:	46da      	mov	sl, fp
  402b94:	f040 8233 	bne.w	402ffe <_vfiprintf_r+0x79a>
  402b98:	9b07      	ldr	r3, [sp, #28]
  402b9a:	9d02      	ldr	r5, [sp, #8]
  402b9c:	1b5e      	subs	r6, r3, r5
  402b9e:	2e00      	cmp	r6, #0
  402ba0:	f340 822d 	ble.w	402ffe <_vfiprintf_r+0x79a>
  402ba4:	2e10      	cmp	r6, #16
  402ba6:	4d8f      	ldr	r5, [pc, #572]	; (402de4 <_vfiprintf_r+0x580>)
  402ba8:	f340 842f 	ble.w	40340a <_vfiprintf_r+0xba6>
  402bac:	46d4      	mov	ip, sl
  402bae:	2710      	movs	r7, #16
  402bb0:	46a2      	mov	sl, r4
  402bb2:	9c06      	ldr	r4, [sp, #24]
  402bb4:	e007      	b.n	402bc6 <_vfiprintf_r+0x362>
  402bb6:	f101 0e02 	add.w	lr, r1, #2
  402bba:	f10c 0c08 	add.w	ip, ip, #8
  402bbe:	4601      	mov	r1, r0
  402bc0:	3e10      	subs	r6, #16
  402bc2:	2e10      	cmp	r6, #16
  402bc4:	dd11      	ble.n	402bea <_vfiprintf_r+0x386>
  402bc6:	1c48      	adds	r0, r1, #1
  402bc8:	3210      	adds	r2, #16
  402bca:	2807      	cmp	r0, #7
  402bcc:	9211      	str	r2, [sp, #68]	; 0x44
  402bce:	e88c 00a0 	stmia.w	ip, {r5, r7}
  402bd2:	9010      	str	r0, [sp, #64]	; 0x40
  402bd4:	ddef      	ble.n	402bb6 <_vfiprintf_r+0x352>
  402bd6:	2a00      	cmp	r2, #0
  402bd8:	f040 8296 	bne.w	403108 <_vfiprintf_r+0x8a4>
  402bdc:	3e10      	subs	r6, #16
  402bde:	2e10      	cmp	r6, #16
  402be0:	f04f 0e01 	mov.w	lr, #1
  402be4:	4611      	mov	r1, r2
  402be6:	46dc      	mov	ip, fp
  402be8:	dced      	bgt.n	402bc6 <_vfiprintf_r+0x362>
  402bea:	4654      	mov	r4, sl
  402bec:	46e2      	mov	sl, ip
  402bee:	4432      	add	r2, r6
  402bf0:	f1be 0f07 	cmp.w	lr, #7
  402bf4:	9211      	str	r2, [sp, #68]	; 0x44
  402bf6:	e88a 0060 	stmia.w	sl, {r5, r6}
  402bfa:	f8cd e040 	str.w	lr, [sp, #64]	; 0x40
  402bfe:	f300 835b 	bgt.w	4032b8 <_vfiprintf_r+0xa54>
  402c02:	9b05      	ldr	r3, [sp, #20]
  402c04:	1ae4      	subs	r4, r4, r3
  402c06:	2c00      	cmp	r4, #0
  402c08:	f10a 0a08 	add.w	sl, sl, #8
  402c0c:	f10e 0001 	add.w	r0, lr, #1
  402c10:	4671      	mov	r1, lr
  402c12:	f300 81f9 	bgt.w	403008 <_vfiprintf_r+0x7a4>
  402c16:	9905      	ldr	r1, [sp, #20]
  402c18:	f8ca 8000 	str.w	r8, [sl]
  402c1c:	440a      	add	r2, r1
  402c1e:	2807      	cmp	r0, #7
  402c20:	9211      	str	r2, [sp, #68]	; 0x44
  402c22:	f8ca 1004 	str.w	r1, [sl, #4]
  402c26:	9010      	str	r0, [sp, #64]	; 0x40
  402c28:	f340 8255 	ble.w	4030d6 <_vfiprintf_r+0x872>
  402c2c:	2a00      	cmp	r2, #0
  402c2e:	f040 82ee 	bne.w	40320e <_vfiprintf_r+0x9aa>
  402c32:	9b03      	ldr	r3, [sp, #12]
  402c34:	9210      	str	r2, [sp, #64]	; 0x40
  402c36:	0758      	lsls	r0, r3, #29
  402c38:	d538      	bpl.n	402cac <_vfiprintf_r+0x448>
  402c3a:	9b07      	ldr	r3, [sp, #28]
  402c3c:	9902      	ldr	r1, [sp, #8]
  402c3e:	1a5c      	subs	r4, r3, r1
  402c40:	2c00      	cmp	r4, #0
  402c42:	f340 82ba 	ble.w	4031ba <_vfiprintf_r+0x956>
  402c46:	46da      	mov	sl, fp
  402c48:	2c10      	cmp	r4, #16
  402c4a:	f340 83da 	ble.w	403402 <_vfiprintf_r+0xb9e>
  402c4e:	9910      	ldr	r1, [sp, #64]	; 0x40
  402c50:	4e63      	ldr	r6, [pc, #396]	; (402de0 <_vfiprintf_r+0x57c>)
  402c52:	9f06      	ldr	r7, [sp, #24]
  402c54:	f8dd 8004 	ldr.w	r8, [sp, #4]
  402c58:	2510      	movs	r5, #16
  402c5a:	e006      	b.n	402c6a <_vfiprintf_r+0x406>
  402c5c:	1c88      	adds	r0, r1, #2
  402c5e:	f10a 0a08 	add.w	sl, sl, #8
  402c62:	4619      	mov	r1, r3
  402c64:	3c10      	subs	r4, #16
  402c66:	2c10      	cmp	r4, #16
  402c68:	dd13      	ble.n	402c92 <_vfiprintf_r+0x42e>
  402c6a:	1c4b      	adds	r3, r1, #1
  402c6c:	3210      	adds	r2, #16
  402c6e:	2b07      	cmp	r3, #7
  402c70:	9211      	str	r2, [sp, #68]	; 0x44
  402c72:	f8ca 6000 	str.w	r6, [sl]
  402c76:	f8ca 5004 	str.w	r5, [sl, #4]
  402c7a:	9310      	str	r3, [sp, #64]	; 0x40
  402c7c:	ddee      	ble.n	402c5c <_vfiprintf_r+0x3f8>
  402c7e:	2a00      	cmp	r2, #0
  402c80:	f040 820b 	bne.w	40309a <_vfiprintf_r+0x836>
  402c84:	3c10      	subs	r4, #16
  402c86:	2c10      	cmp	r4, #16
  402c88:	f04f 0001 	mov.w	r0, #1
  402c8c:	4611      	mov	r1, r2
  402c8e:	46da      	mov	sl, fp
  402c90:	dceb      	bgt.n	402c6a <_vfiprintf_r+0x406>
  402c92:	4422      	add	r2, r4
  402c94:	2807      	cmp	r0, #7
  402c96:	9211      	str	r2, [sp, #68]	; 0x44
  402c98:	f8ca 6000 	str.w	r6, [sl]
  402c9c:	f8ca 4004 	str.w	r4, [sl, #4]
  402ca0:	9010      	str	r0, [sp, #64]	; 0x40
  402ca2:	f340 8223 	ble.w	4030ec <_vfiprintf_r+0x888>
  402ca6:	2a00      	cmp	r2, #0
  402ca8:	f040 8367 	bne.w	40337a <_vfiprintf_r+0xb16>
  402cac:	9b04      	ldr	r3, [sp, #16]
  402cae:	9a07      	ldr	r2, [sp, #28]
  402cb0:	9902      	ldr	r1, [sp, #8]
  402cb2:	428a      	cmp	r2, r1
  402cb4:	bfac      	ite	ge
  402cb6:	189b      	addge	r3, r3, r2
  402cb8:	185b      	addlt	r3, r3, r1
  402cba:	9304      	str	r3, [sp, #16]
  402cbc:	e21f      	b.n	4030fe <_vfiprintf_r+0x89a>
  402cbe:	9607      	str	r6, [sp, #28]
  402cc0:	069e      	lsls	r6, r3, #26
  402cc2:	f100 8319 	bmi.w	4032f8 <_vfiprintf_r+0xa94>
  402cc6:	9908      	ldr	r1, [sp, #32]
  402cc8:	06dd      	lsls	r5, r3, #27
  402cca:	460a      	mov	r2, r1
  402ccc:	f100 82b5 	bmi.w	40323a <_vfiprintf_r+0x9d6>
  402cd0:	0658      	lsls	r0, r3, #25
  402cd2:	f140 82b2 	bpl.w	40323a <_vfiprintf_r+0x9d6>
  402cd6:	880e      	ldrh	r6, [r1, #0]
  402cd8:	3104      	adds	r1, #4
  402cda:	2700      	movs	r7, #0
  402cdc:	2201      	movs	r2, #1
  402cde:	9108      	str	r1, [sp, #32]
  402ce0:	e6cb      	b.n	402a7a <_vfiprintf_r+0x216>
  402ce2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  402ce6:	f899 2000 	ldrb.w	r2, [r9]
  402cea:	e622      	b.n	402932 <_vfiprintf_r+0xce>
  402cec:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  402cf0:	2600      	movs	r6, #0
  402cf2:	f819 2b01 	ldrb.w	r2, [r9], #1
  402cf6:	eb06 0686 	add.w	r6, r6, r6, lsl #2
  402cfa:	eb01 0646 	add.w	r6, r1, r6, lsl #1
  402cfe:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  402d02:	2909      	cmp	r1, #9
  402d04:	d9f5      	bls.n	402cf2 <_vfiprintf_r+0x48e>
  402d06:	e616      	b.n	402936 <_vfiprintf_r+0xd2>
  402d08:	9908      	ldr	r1, [sp, #32]
  402d0a:	9607      	str	r6, [sp, #28]
  402d0c:	680a      	ldr	r2, [r1, #0]
  402d0e:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
  402d12:	f04f 0000 	mov.w	r0, #0
  402d16:	460a      	mov	r2, r1
  402d18:	f88d 0037 	strb.w	r0, [sp, #55]	; 0x37
  402d1c:	3204      	adds	r2, #4
  402d1e:	2001      	movs	r0, #1
  402d20:	9002      	str	r0, [sp, #8]
  402d22:	9208      	str	r2, [sp, #32]
  402d24:	9005      	str	r0, [sp, #20]
  402d26:	f10d 0848 	add.w	r8, sp, #72	; 0x48
  402d2a:	9303      	str	r3, [sp, #12]
  402d2c:	2400      	movs	r4, #0
  402d2e:	e6cb      	b.n	402ac8 <_vfiprintf_r+0x264>
  402d30:	9607      	str	r6, [sp, #28]
  402d32:	2800      	cmp	r0, #0
  402d34:	f040 8382 	bne.w	40343c <_vfiprintf_r+0xbd8>
  402d38:	069e      	lsls	r6, r3, #26
  402d3a:	f100 82d1 	bmi.w	4032e0 <_vfiprintf_r+0xa7c>
  402d3e:	06dd      	lsls	r5, r3, #27
  402d40:	f100 828d 	bmi.w	40325e <_vfiprintf_r+0x9fa>
  402d44:	0658      	lsls	r0, r3, #25
  402d46:	f140 828a 	bpl.w	40325e <_vfiprintf_r+0x9fa>
  402d4a:	9d08      	ldr	r5, [sp, #32]
  402d4c:	f9b5 6000 	ldrsh.w	r6, [r5]
  402d50:	462a      	mov	r2, r5
  402d52:	17f7      	asrs	r7, r6, #31
  402d54:	3204      	adds	r2, #4
  402d56:	4630      	mov	r0, r6
  402d58:	4639      	mov	r1, r7
  402d5a:	9208      	str	r2, [sp, #32]
  402d5c:	2800      	cmp	r0, #0
  402d5e:	f171 0200 	sbcs.w	r2, r1, #0
  402d62:	f2c0 82ee 	blt.w	403342 <_vfiprintf_r+0xade>
  402d66:	1c61      	adds	r1, r4, #1
  402d68:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  402d6c:	f04f 0201 	mov.w	r2, #1
  402d70:	f47f ae8b 	bne.w	402a8a <_vfiprintf_r+0x226>
  402d74:	ea56 0107 	orrs.w	r1, r6, r7
  402d78:	f000 81e8 	beq.w	40314c <_vfiprintf_r+0x8e8>
  402d7c:	9303      	str	r3, [sp, #12]
  402d7e:	2a01      	cmp	r2, #1
  402d80:	f000 8225 	beq.w	4031ce <_vfiprintf_r+0x96a>
  402d84:	2a02      	cmp	r2, #2
  402d86:	f040 81f5 	bne.w	403174 <_vfiprintf_r+0x910>
  402d8a:	980b      	ldr	r0, [sp, #44]	; 0x2c
  402d8c:	46d8      	mov	r8, fp
  402d8e:	0933      	lsrs	r3, r6, #4
  402d90:	f006 010f 	and.w	r1, r6, #15
  402d94:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
  402d98:	093a      	lsrs	r2, r7, #4
  402d9a:	461e      	mov	r6, r3
  402d9c:	4617      	mov	r7, r2
  402d9e:	5c43      	ldrb	r3, [r0, r1]
  402da0:	f808 3d01 	strb.w	r3, [r8, #-1]!
  402da4:	ea56 0307 	orrs.w	r3, r6, r7
  402da8:	d1f1      	bne.n	402d8e <_vfiprintf_r+0x52a>
  402daa:	ebab 0308 	sub.w	r3, fp, r8
  402dae:	9305      	str	r3, [sp, #20]
  402db0:	e682      	b.n	402ab8 <_vfiprintf_r+0x254>
  402db2:	f899 2000 	ldrb.w	r2, [r9]
  402db6:	2d00      	cmp	r5, #0
  402db8:	f47f adbb 	bne.w	402932 <_vfiprintf_r+0xce>
  402dbc:	2001      	movs	r0, #1
  402dbe:	2520      	movs	r5, #32
  402dc0:	e5b7      	b.n	402932 <_vfiprintf_r+0xce>
  402dc2:	9607      	str	r6, [sp, #28]
  402dc4:	2800      	cmp	r0, #0
  402dc6:	f040 8336 	bne.w	403436 <_vfiprintf_r+0xbd2>
  402dca:	f043 0310 	orr.w	r3, r3, #16
  402dce:	e7b3      	b.n	402d38 <_vfiprintf_r+0x4d4>
  402dd0:	9607      	str	r6, [sp, #28]
  402dd2:	f043 0310 	orr.w	r3, r3, #16
  402dd6:	e63d      	b.n	402a54 <_vfiprintf_r+0x1f0>
  402dd8:	9607      	str	r6, [sp, #28]
  402dda:	f043 0310 	orr.w	r3, r3, #16
  402dde:	e76f      	b.n	402cc0 <_vfiprintf_r+0x45c>
  402de0:	004050bc 	.word	0x004050bc
  402de4:	004050cc 	.word	0x004050cc
  402de8:	9607      	str	r6, [sp, #28]
  402dea:	2800      	cmp	r0, #0
  402dec:	f040 832c 	bne.w	403448 <_vfiprintf_r+0xbe4>
  402df0:	49b0      	ldr	r1, [pc, #704]	; (4030b4 <_vfiprintf_r+0x850>)
  402df2:	910b      	str	r1, [sp, #44]	; 0x2c
  402df4:	069f      	lsls	r7, r3, #26
  402df6:	f100 8297 	bmi.w	403328 <_vfiprintf_r+0xac4>
  402dfa:	9808      	ldr	r0, [sp, #32]
  402dfc:	06de      	lsls	r6, r3, #27
  402dfe:	4601      	mov	r1, r0
  402e00:	f100 8228 	bmi.w	403254 <_vfiprintf_r+0x9f0>
  402e04:	065d      	lsls	r5, r3, #25
  402e06:	f140 8225 	bpl.w	403254 <_vfiprintf_r+0x9f0>
  402e0a:	3104      	adds	r1, #4
  402e0c:	8806      	ldrh	r6, [r0, #0]
  402e0e:	9108      	str	r1, [sp, #32]
  402e10:	2700      	movs	r7, #0
  402e12:	07d8      	lsls	r0, r3, #31
  402e14:	f140 81d9 	bpl.w	4031ca <_vfiprintf_r+0x966>
  402e18:	ea56 0107 	orrs.w	r1, r6, r7
  402e1c:	f000 81d5 	beq.w	4031ca <_vfiprintf_r+0x966>
  402e20:	2130      	movs	r1, #48	; 0x30
  402e22:	f88d 2039 	strb.w	r2, [sp, #57]	; 0x39
  402e26:	f043 0302 	orr.w	r3, r3, #2
  402e2a:	f88d 1038 	strb.w	r1, [sp, #56]	; 0x38
  402e2e:	2202      	movs	r2, #2
  402e30:	e623      	b.n	402a7a <_vfiprintf_r+0x216>
  402e32:	f899 2000 	ldrb.w	r2, [r9]
  402e36:	2a2a      	cmp	r2, #42	; 0x2a
  402e38:	f109 0701 	add.w	r7, r9, #1
  402e3c:	f000 82f0 	beq.w	403420 <_vfiprintf_r+0xbbc>
  402e40:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  402e44:	2909      	cmp	r1, #9
  402e46:	46b9      	mov	r9, r7
  402e48:	f04f 0400 	mov.w	r4, #0
  402e4c:	f63f ad73 	bhi.w	402936 <_vfiprintf_r+0xd2>
  402e50:	f819 2b01 	ldrb.w	r2, [r9], #1
  402e54:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  402e58:	eb01 0444 	add.w	r4, r1, r4, lsl #1
  402e5c:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  402e60:	2909      	cmp	r1, #9
  402e62:	d9f5      	bls.n	402e50 <_vfiprintf_r+0x5ec>
  402e64:	e567      	b.n	402936 <_vfiprintf_r+0xd2>
  402e66:	f899 2000 	ldrb.w	r2, [r9]
  402e6a:	2a6c      	cmp	r2, #108	; 0x6c
  402e6c:	bf03      	ittte	eq
  402e6e:	f899 2001 	ldrbeq.w	r2, [r9, #1]
  402e72:	f043 0320 	orreq.w	r3, r3, #32
  402e76:	f109 0901 	addeq.w	r9, r9, #1
  402e7a:	f043 0310 	orrne.w	r3, r3, #16
  402e7e:	e558      	b.n	402932 <_vfiprintf_r+0xce>
  402e80:	9908      	ldr	r1, [sp, #32]
  402e82:	680e      	ldr	r6, [r1, #0]
  402e84:	460a      	mov	r2, r1
  402e86:	2e00      	cmp	r6, #0
  402e88:	f102 0204 	add.w	r2, r2, #4
  402e8c:	f6ff adda 	blt.w	402a44 <_vfiprintf_r+0x1e0>
  402e90:	9208      	str	r2, [sp, #32]
  402e92:	f899 2000 	ldrb.w	r2, [r9]
  402e96:	e54c      	b.n	402932 <_vfiprintf_r+0xce>
  402e98:	9607      	str	r6, [sp, #28]
  402e9a:	2800      	cmp	r0, #0
  402e9c:	f040 82da 	bne.w	403454 <_vfiprintf_r+0xbf0>
  402ea0:	4985      	ldr	r1, [pc, #532]	; (4030b8 <_vfiprintf_r+0x854>)
  402ea2:	910b      	str	r1, [sp, #44]	; 0x2c
  402ea4:	e7a6      	b.n	402df4 <_vfiprintf_r+0x590>
  402ea6:	9808      	ldr	r0, [sp, #32]
  402ea8:	4a83      	ldr	r2, [pc, #524]	; (4030b8 <_vfiprintf_r+0x854>)
  402eaa:	9607      	str	r6, [sp, #28]
  402eac:	920b      	str	r2, [sp, #44]	; 0x2c
  402eae:	6806      	ldr	r6, [r0, #0]
  402eb0:	2278      	movs	r2, #120	; 0x78
  402eb2:	2130      	movs	r1, #48	; 0x30
  402eb4:	3004      	adds	r0, #4
  402eb6:	f88d 2039 	strb.w	r2, [sp, #57]	; 0x39
  402eba:	f043 0302 	orr.w	r3, r3, #2
  402ebe:	9008      	str	r0, [sp, #32]
  402ec0:	2700      	movs	r7, #0
  402ec2:	f88d 1038 	strb.w	r1, [sp, #56]	; 0x38
  402ec6:	2202      	movs	r2, #2
  402ec8:	e5d7      	b.n	402a7a <_vfiprintf_r+0x216>
  402eca:	f043 0320 	orr.w	r3, r3, #32
  402ece:	f899 2000 	ldrb.w	r2, [r9]
  402ed2:	e52e      	b.n	402932 <_vfiprintf_r+0xce>
  402ed4:	9908      	ldr	r1, [sp, #32]
  402ed6:	9607      	str	r6, [sp, #28]
  402ed8:	f8d1 8000 	ldr.w	r8, [r1]
  402edc:	f04f 0200 	mov.w	r2, #0
  402ee0:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  402ee4:	1d0e      	adds	r6, r1, #4
  402ee6:	f1b8 0f00 	cmp.w	r8, #0
  402eea:	f000 8281 	beq.w	4033f0 <_vfiprintf_r+0xb8c>
  402eee:	1c67      	adds	r7, r4, #1
  402ef0:	f000 8260 	beq.w	4033b4 <_vfiprintf_r+0xb50>
  402ef4:	4622      	mov	r2, r4
  402ef6:	2100      	movs	r1, #0
  402ef8:	4640      	mov	r0, r8
  402efa:	9302      	str	r3, [sp, #8]
  402efc:	f001 fb40 	bl	404580 <memchr>
  402f00:	9b02      	ldr	r3, [sp, #8]
  402f02:	2800      	cmp	r0, #0
  402f04:	f000 8284 	beq.w	403410 <_vfiprintf_r+0xbac>
  402f08:	eba0 0208 	sub.w	r2, r0, r8
  402f0c:	9205      	str	r2, [sp, #20]
  402f0e:	9608      	str	r6, [sp, #32]
  402f10:	9303      	str	r3, [sp, #12]
  402f12:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  402f16:	2400      	movs	r4, #0
  402f18:	e5ce      	b.n	402ab8 <_vfiprintf_r+0x254>
  402f1a:	f043 0301 	orr.w	r3, r3, #1
  402f1e:	f899 2000 	ldrb.w	r2, [r9]
  402f22:	e506      	b.n	402932 <_vfiprintf_r+0xce>
  402f24:	f899 2000 	ldrb.w	r2, [r9]
  402f28:	2001      	movs	r0, #1
  402f2a:	252b      	movs	r5, #43	; 0x2b
  402f2c:	e501      	b.n	402932 <_vfiprintf_r+0xce>
  402f2e:	2800      	cmp	r0, #0
  402f30:	f040 8287 	bne.w	403442 <_vfiprintf_r+0xbde>
  402f34:	0699      	lsls	r1, r3, #26
  402f36:	f100 8231 	bmi.w	40339c <_vfiprintf_r+0xb38>
  402f3a:	06da      	lsls	r2, r3, #27
  402f3c:	d421      	bmi.n	402f82 <_vfiprintf_r+0x71e>
  402f3e:	065b      	lsls	r3, r3, #25
  402f40:	d51f      	bpl.n	402f82 <_vfiprintf_r+0x71e>
  402f42:	9a08      	ldr	r2, [sp, #32]
  402f44:	6813      	ldr	r3, [r2, #0]
  402f46:	3204      	adds	r2, #4
  402f48:	9208      	str	r2, [sp, #32]
  402f4a:	f8bd 2010 	ldrh.w	r2, [sp, #16]
  402f4e:	801a      	strh	r2, [r3, #0]
  402f50:	e4ba      	b.n	4028c8 <_vfiprintf_r+0x64>
  402f52:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  402f56:	f899 2000 	ldrb.w	r2, [r9]
  402f5a:	e4ea      	b.n	402932 <_vfiprintf_r+0xce>
  402f5c:	9607      	str	r6, [sp, #28]
  402f5e:	2800      	cmp	r0, #0
  402f60:	f040 8275 	bne.w	40344e <_vfiprintf_r+0xbea>
  402f64:	2a00      	cmp	r2, #0
  402f66:	f000 8088 	beq.w	40307a <_vfiprintf_r+0x816>
  402f6a:	2101      	movs	r1, #1
  402f6c:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
  402f70:	f04f 0200 	mov.w	r2, #0
  402f74:	9102      	str	r1, [sp, #8]
  402f76:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  402f7a:	9105      	str	r1, [sp, #20]
  402f7c:	f10d 0848 	add.w	r8, sp, #72	; 0x48
  402f80:	e6d3      	b.n	402d2a <_vfiprintf_r+0x4c6>
  402f82:	9a08      	ldr	r2, [sp, #32]
  402f84:	6813      	ldr	r3, [r2, #0]
  402f86:	3204      	adds	r2, #4
  402f88:	9208      	str	r2, [sp, #32]
  402f8a:	9a04      	ldr	r2, [sp, #16]
  402f8c:	601a      	str	r2, [r3, #0]
  402f8e:	e49b      	b.n	4028c8 <_vfiprintf_r+0x64>
  402f90:	aa0f      	add	r2, sp, #60	; 0x3c
  402f92:	9901      	ldr	r1, [sp, #4]
  402f94:	4620      	mov	r0, r4
  402f96:	f7ff fc25 	bl	4027e4 <__sprint_r.part.0>
  402f9a:	2800      	cmp	r0, #0
  402f9c:	d174      	bne.n	403088 <_vfiprintf_r+0x824>
  402f9e:	9910      	ldr	r1, [sp, #64]	; 0x40
  402fa0:	9a11      	ldr	r2, [sp, #68]	; 0x44
  402fa2:	f101 0c01 	add.w	ip, r1, #1
  402fa6:	46de      	mov	lr, fp
  402fa8:	e5b3      	b.n	402b12 <_vfiprintf_r+0x2ae>
  402faa:	9910      	ldr	r1, [sp, #64]	; 0x40
  402fac:	9a11      	ldr	r2, [sp, #68]	; 0x44
  402fae:	1c48      	adds	r0, r1, #1
  402fb0:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  402fb4:	2d00      	cmp	r5, #0
  402fb6:	f43f add6 	beq.w	402b66 <_vfiprintf_r+0x302>
  402fba:	3201      	adds	r2, #1
  402fbc:	f10d 0537 	add.w	r5, sp, #55	; 0x37
  402fc0:	2101      	movs	r1, #1
  402fc2:	2807      	cmp	r0, #7
  402fc4:	9211      	str	r2, [sp, #68]	; 0x44
  402fc6:	9010      	str	r0, [sp, #64]	; 0x40
  402fc8:	f8ca 5000 	str.w	r5, [sl]
  402fcc:	f8ca 1004 	str.w	r1, [sl, #4]
  402fd0:	f340 80b6 	ble.w	403140 <_vfiprintf_r+0x8dc>
  402fd4:	2a00      	cmp	r2, #0
  402fd6:	f040 8155 	bne.w	403284 <_vfiprintf_r+0xa20>
  402fda:	9b09      	ldr	r3, [sp, #36]	; 0x24
  402fdc:	2b00      	cmp	r3, #0
  402fde:	f43f add3 	beq.w	402b88 <_vfiprintf_r+0x324>
  402fe2:	ab0e      	add	r3, sp, #56	; 0x38
  402fe4:	2202      	movs	r2, #2
  402fe6:	4608      	mov	r0, r1
  402fe8:	931c      	str	r3, [sp, #112]	; 0x70
  402fea:	921d      	str	r2, [sp, #116]	; 0x74
  402fec:	46da      	mov	sl, fp
  402fee:	4601      	mov	r1, r0
  402ff0:	f10a 0a08 	add.w	sl, sl, #8
  402ff4:	3001      	adds	r0, #1
  402ff6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  402ff8:	2b80      	cmp	r3, #128	; 0x80
  402ffa:	f43f adcd 	beq.w	402b98 <_vfiprintf_r+0x334>
  402ffe:	9b05      	ldr	r3, [sp, #20]
  403000:	1ae4      	subs	r4, r4, r3
  403002:	2c00      	cmp	r4, #0
  403004:	f77f ae07 	ble.w	402c16 <_vfiprintf_r+0x3b2>
  403008:	2c10      	cmp	r4, #16
  40300a:	4d2c      	ldr	r5, [pc, #176]	; (4030bc <_vfiprintf_r+0x858>)
  40300c:	dd1d      	ble.n	40304a <_vfiprintf_r+0x7e6>
  40300e:	46d6      	mov	lr, sl
  403010:	2610      	movs	r6, #16
  403012:	9f06      	ldr	r7, [sp, #24]
  403014:	f8dd a004 	ldr.w	sl, [sp, #4]
  403018:	e006      	b.n	403028 <_vfiprintf_r+0x7c4>
  40301a:	1c88      	adds	r0, r1, #2
  40301c:	f10e 0e08 	add.w	lr, lr, #8
  403020:	4619      	mov	r1, r3
  403022:	3c10      	subs	r4, #16
  403024:	2c10      	cmp	r4, #16
  403026:	dd0f      	ble.n	403048 <_vfiprintf_r+0x7e4>
  403028:	1c4b      	adds	r3, r1, #1
  40302a:	3210      	adds	r2, #16
  40302c:	2b07      	cmp	r3, #7
  40302e:	9211      	str	r2, [sp, #68]	; 0x44
  403030:	e88e 0060 	stmia.w	lr, {r5, r6}
  403034:	9310      	str	r3, [sp, #64]	; 0x40
  403036:	ddf0      	ble.n	40301a <_vfiprintf_r+0x7b6>
  403038:	b9a2      	cbnz	r2, 403064 <_vfiprintf_r+0x800>
  40303a:	3c10      	subs	r4, #16
  40303c:	2c10      	cmp	r4, #16
  40303e:	f04f 0001 	mov.w	r0, #1
  403042:	4611      	mov	r1, r2
  403044:	46de      	mov	lr, fp
  403046:	dcef      	bgt.n	403028 <_vfiprintf_r+0x7c4>
  403048:	46f2      	mov	sl, lr
  40304a:	4422      	add	r2, r4
  40304c:	2807      	cmp	r0, #7
  40304e:	9211      	str	r2, [sp, #68]	; 0x44
  403050:	f8ca 5000 	str.w	r5, [sl]
  403054:	f8ca 4004 	str.w	r4, [sl, #4]
  403058:	9010      	str	r0, [sp, #64]	; 0x40
  40305a:	dc31      	bgt.n	4030c0 <_vfiprintf_r+0x85c>
  40305c:	f10a 0a08 	add.w	sl, sl, #8
  403060:	3001      	adds	r0, #1
  403062:	e5d8      	b.n	402c16 <_vfiprintf_r+0x3b2>
  403064:	aa0f      	add	r2, sp, #60	; 0x3c
  403066:	4651      	mov	r1, sl
  403068:	4638      	mov	r0, r7
  40306a:	f7ff fbbb 	bl	4027e4 <__sprint_r.part.0>
  40306e:	b958      	cbnz	r0, 403088 <_vfiprintf_r+0x824>
  403070:	9910      	ldr	r1, [sp, #64]	; 0x40
  403072:	9a11      	ldr	r2, [sp, #68]	; 0x44
  403074:	1c48      	adds	r0, r1, #1
  403076:	46de      	mov	lr, fp
  403078:	e7d3      	b.n	403022 <_vfiprintf_r+0x7be>
  40307a:	9b11      	ldr	r3, [sp, #68]	; 0x44
  40307c:	b123      	cbz	r3, 403088 <_vfiprintf_r+0x824>
  40307e:	9806      	ldr	r0, [sp, #24]
  403080:	9901      	ldr	r1, [sp, #4]
  403082:	aa0f      	add	r2, sp, #60	; 0x3c
  403084:	f7ff fbae 	bl	4027e4 <__sprint_r.part.0>
  403088:	9b01      	ldr	r3, [sp, #4]
  40308a:	899b      	ldrh	r3, [r3, #12]
  40308c:	065b      	lsls	r3, r3, #25
  40308e:	f57f acd2 	bpl.w	402a36 <_vfiprintf_r+0x1d2>
  403092:	f04f 33ff 	mov.w	r3, #4294967295
  403096:	9304      	str	r3, [sp, #16]
  403098:	e4cd      	b.n	402a36 <_vfiprintf_r+0x1d2>
  40309a:	aa0f      	add	r2, sp, #60	; 0x3c
  40309c:	4641      	mov	r1, r8
  40309e:	4638      	mov	r0, r7
  4030a0:	f7ff fba0 	bl	4027e4 <__sprint_r.part.0>
  4030a4:	2800      	cmp	r0, #0
  4030a6:	d1ef      	bne.n	403088 <_vfiprintf_r+0x824>
  4030a8:	9910      	ldr	r1, [sp, #64]	; 0x40
  4030aa:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4030ac:	1c48      	adds	r0, r1, #1
  4030ae:	46da      	mov	sl, fp
  4030b0:	e5d8      	b.n	402c64 <_vfiprintf_r+0x400>
  4030b2:	bf00      	nop
  4030b4:	0040508c 	.word	0x0040508c
  4030b8:	004050a0 	.word	0x004050a0
  4030bc:	004050cc 	.word	0x004050cc
  4030c0:	2a00      	cmp	r2, #0
  4030c2:	f040 8100 	bne.w	4032c6 <_vfiprintf_r+0xa62>
  4030c6:	9a05      	ldr	r2, [sp, #20]
  4030c8:	921d      	str	r2, [sp, #116]	; 0x74
  4030ca:	2301      	movs	r3, #1
  4030cc:	9211      	str	r2, [sp, #68]	; 0x44
  4030ce:	f8cd 8070 	str.w	r8, [sp, #112]	; 0x70
  4030d2:	9310      	str	r3, [sp, #64]	; 0x40
  4030d4:	46da      	mov	sl, fp
  4030d6:	f10a 0a08 	add.w	sl, sl, #8
  4030da:	9b03      	ldr	r3, [sp, #12]
  4030dc:	0759      	lsls	r1, r3, #29
  4030de:	d505      	bpl.n	4030ec <_vfiprintf_r+0x888>
  4030e0:	9b07      	ldr	r3, [sp, #28]
  4030e2:	9902      	ldr	r1, [sp, #8]
  4030e4:	1a5c      	subs	r4, r3, r1
  4030e6:	2c00      	cmp	r4, #0
  4030e8:	f73f adae 	bgt.w	402c48 <_vfiprintf_r+0x3e4>
  4030ec:	9b04      	ldr	r3, [sp, #16]
  4030ee:	9907      	ldr	r1, [sp, #28]
  4030f0:	9802      	ldr	r0, [sp, #8]
  4030f2:	4281      	cmp	r1, r0
  4030f4:	bfac      	ite	ge
  4030f6:	185b      	addge	r3, r3, r1
  4030f8:	181b      	addlt	r3, r3, r0
  4030fa:	9304      	str	r3, [sp, #16]
  4030fc:	bb7a      	cbnz	r2, 40315e <_vfiprintf_r+0x8fa>
  4030fe:	2300      	movs	r3, #0
  403100:	9310      	str	r3, [sp, #64]	; 0x40
  403102:	46da      	mov	sl, fp
  403104:	f7ff bbe0 	b.w	4028c8 <_vfiprintf_r+0x64>
  403108:	aa0f      	add	r2, sp, #60	; 0x3c
  40310a:	9901      	ldr	r1, [sp, #4]
  40310c:	4620      	mov	r0, r4
  40310e:	f7ff fb69 	bl	4027e4 <__sprint_r.part.0>
  403112:	2800      	cmp	r0, #0
  403114:	d1b8      	bne.n	403088 <_vfiprintf_r+0x824>
  403116:	9910      	ldr	r1, [sp, #64]	; 0x40
  403118:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40311a:	f101 0e01 	add.w	lr, r1, #1
  40311e:	46dc      	mov	ip, fp
  403120:	e54e      	b.n	402bc0 <_vfiprintf_r+0x35c>
  403122:	2a00      	cmp	r2, #0
  403124:	f040 811c 	bne.w	403360 <_vfiprintf_r+0xafc>
  403128:	f89d 1037 	ldrb.w	r1, [sp, #55]	; 0x37
  40312c:	2900      	cmp	r1, #0
  40312e:	f000 8111 	beq.w	403354 <_vfiprintf_r+0xaf0>
  403132:	2201      	movs	r2, #1
  403134:	f10d 0137 	add.w	r1, sp, #55	; 0x37
  403138:	4610      	mov	r0, r2
  40313a:	921d      	str	r2, [sp, #116]	; 0x74
  40313c:	911c      	str	r1, [sp, #112]	; 0x70
  40313e:	46da      	mov	sl, fp
  403140:	4601      	mov	r1, r0
  403142:	f10a 0a08 	add.w	sl, sl, #8
  403146:	3001      	adds	r0, #1
  403148:	e50d      	b.n	402b66 <_vfiprintf_r+0x302>
  40314a:	9b03      	ldr	r3, [sp, #12]
  40314c:	2a01      	cmp	r2, #1
  40314e:	f000 8090 	beq.w	403272 <_vfiprintf_r+0xa0e>
  403152:	2a02      	cmp	r2, #2
  403154:	d10b      	bne.n	40316e <_vfiprintf_r+0x90a>
  403156:	9303      	str	r3, [sp, #12]
  403158:	2600      	movs	r6, #0
  40315a:	2700      	movs	r7, #0
  40315c:	e615      	b.n	402d8a <_vfiprintf_r+0x526>
  40315e:	aa0f      	add	r2, sp, #60	; 0x3c
  403160:	9901      	ldr	r1, [sp, #4]
  403162:	9806      	ldr	r0, [sp, #24]
  403164:	f7ff fb3e 	bl	4027e4 <__sprint_r.part.0>
  403168:	2800      	cmp	r0, #0
  40316a:	d0c8      	beq.n	4030fe <_vfiprintf_r+0x89a>
  40316c:	e78c      	b.n	403088 <_vfiprintf_r+0x824>
  40316e:	9303      	str	r3, [sp, #12]
  403170:	2600      	movs	r6, #0
  403172:	2700      	movs	r7, #0
  403174:	4659      	mov	r1, fp
  403176:	e000      	b.n	40317a <_vfiprintf_r+0x916>
  403178:	4641      	mov	r1, r8
  40317a:	08f2      	lsrs	r2, r6, #3
  40317c:	ea42 7247 	orr.w	r2, r2, r7, lsl #29
  403180:	08f8      	lsrs	r0, r7, #3
  403182:	f006 0307 	and.w	r3, r6, #7
  403186:	4607      	mov	r7, r0
  403188:	4616      	mov	r6, r2
  40318a:	3330      	adds	r3, #48	; 0x30
  40318c:	ea56 0207 	orrs.w	r2, r6, r7
  403190:	f801 3c01 	strb.w	r3, [r1, #-1]
  403194:	f101 38ff 	add.w	r8, r1, #4294967295
  403198:	d1ee      	bne.n	403178 <_vfiprintf_r+0x914>
  40319a:	9a03      	ldr	r2, [sp, #12]
  40319c:	07d6      	lsls	r6, r2, #31
  40319e:	f57f ae04 	bpl.w	402daa <_vfiprintf_r+0x546>
  4031a2:	2b30      	cmp	r3, #48	; 0x30
  4031a4:	f43f ae01 	beq.w	402daa <_vfiprintf_r+0x546>
  4031a8:	3902      	subs	r1, #2
  4031aa:	2330      	movs	r3, #48	; 0x30
  4031ac:	f808 3c01 	strb.w	r3, [r8, #-1]
  4031b0:	ebab 0301 	sub.w	r3, fp, r1
  4031b4:	9305      	str	r3, [sp, #20]
  4031b6:	4688      	mov	r8, r1
  4031b8:	e47e      	b.n	402ab8 <_vfiprintf_r+0x254>
  4031ba:	9b04      	ldr	r3, [sp, #16]
  4031bc:	9a07      	ldr	r2, [sp, #28]
  4031be:	428a      	cmp	r2, r1
  4031c0:	bfac      	ite	ge
  4031c2:	189b      	addge	r3, r3, r2
  4031c4:	185b      	addlt	r3, r3, r1
  4031c6:	9304      	str	r3, [sp, #16]
  4031c8:	e799      	b.n	4030fe <_vfiprintf_r+0x89a>
  4031ca:	2202      	movs	r2, #2
  4031cc:	e455      	b.n	402a7a <_vfiprintf_r+0x216>
  4031ce:	2f00      	cmp	r7, #0
  4031d0:	bf08      	it	eq
  4031d2:	2e0a      	cmpeq	r6, #10
  4031d4:	d34c      	bcc.n	403270 <_vfiprintf_r+0xa0c>
  4031d6:	46d8      	mov	r8, fp
  4031d8:	4630      	mov	r0, r6
  4031da:	4639      	mov	r1, r7
  4031dc:	220a      	movs	r2, #10
  4031de:	2300      	movs	r3, #0
  4031e0:	f7ff f840 	bl	402264 <__aeabi_uldivmod>
  4031e4:	3230      	adds	r2, #48	; 0x30
  4031e6:	f808 2d01 	strb.w	r2, [r8, #-1]!
  4031ea:	4630      	mov	r0, r6
  4031ec:	4639      	mov	r1, r7
  4031ee:	2300      	movs	r3, #0
  4031f0:	220a      	movs	r2, #10
  4031f2:	f7ff f837 	bl	402264 <__aeabi_uldivmod>
  4031f6:	4606      	mov	r6, r0
  4031f8:	460f      	mov	r7, r1
  4031fa:	ea56 0307 	orrs.w	r3, r6, r7
  4031fe:	d1eb      	bne.n	4031d8 <_vfiprintf_r+0x974>
  403200:	ebab 0308 	sub.w	r3, fp, r8
  403204:	9305      	str	r3, [sp, #20]
  403206:	e457      	b.n	402ab8 <_vfiprintf_r+0x254>
  403208:	9405      	str	r4, [sp, #20]
  40320a:	46d8      	mov	r8, fp
  40320c:	e454      	b.n	402ab8 <_vfiprintf_r+0x254>
  40320e:	aa0f      	add	r2, sp, #60	; 0x3c
  403210:	9901      	ldr	r1, [sp, #4]
  403212:	9806      	ldr	r0, [sp, #24]
  403214:	f7ff fae6 	bl	4027e4 <__sprint_r.part.0>
  403218:	2800      	cmp	r0, #0
  40321a:	f47f af35 	bne.w	403088 <_vfiprintf_r+0x824>
  40321e:	9a11      	ldr	r2, [sp, #68]	; 0x44
  403220:	46da      	mov	sl, fp
  403222:	e75a      	b.n	4030da <_vfiprintf_r+0x876>
  403224:	aa0f      	add	r2, sp, #60	; 0x3c
  403226:	9901      	ldr	r1, [sp, #4]
  403228:	9806      	ldr	r0, [sp, #24]
  40322a:	f7ff fadb 	bl	4027e4 <__sprint_r.part.0>
  40322e:	2800      	cmp	r0, #0
  403230:	f47f af2a 	bne.w	403088 <_vfiprintf_r+0x824>
  403234:	46da      	mov	sl, fp
  403236:	f7ff bbe0 	b.w	4029fa <_vfiprintf_r+0x196>
  40323a:	3104      	adds	r1, #4
  40323c:	6816      	ldr	r6, [r2, #0]
  40323e:	9108      	str	r1, [sp, #32]
  403240:	2201      	movs	r2, #1
  403242:	2700      	movs	r7, #0
  403244:	e419      	b.n	402a7a <_vfiprintf_r+0x216>
  403246:	9808      	ldr	r0, [sp, #32]
  403248:	4601      	mov	r1, r0
  40324a:	3104      	adds	r1, #4
  40324c:	6806      	ldr	r6, [r0, #0]
  40324e:	9108      	str	r1, [sp, #32]
  403250:	2700      	movs	r7, #0
  403252:	e412      	b.n	402a7a <_vfiprintf_r+0x216>
  403254:	680e      	ldr	r6, [r1, #0]
  403256:	3104      	adds	r1, #4
  403258:	9108      	str	r1, [sp, #32]
  40325a:	2700      	movs	r7, #0
  40325c:	e5d9      	b.n	402e12 <_vfiprintf_r+0x5ae>
  40325e:	9908      	ldr	r1, [sp, #32]
  403260:	680e      	ldr	r6, [r1, #0]
  403262:	460a      	mov	r2, r1
  403264:	17f7      	asrs	r7, r6, #31
  403266:	3204      	adds	r2, #4
  403268:	9208      	str	r2, [sp, #32]
  40326a:	4630      	mov	r0, r6
  40326c:	4639      	mov	r1, r7
  40326e:	e575      	b.n	402d5c <_vfiprintf_r+0x4f8>
  403270:	9b03      	ldr	r3, [sp, #12]
  403272:	9303      	str	r3, [sp, #12]
  403274:	f10d 08b0 	add.w	r8, sp, #176	; 0xb0
  403278:	3630      	adds	r6, #48	; 0x30
  40327a:	2301      	movs	r3, #1
  40327c:	f808 6d41 	strb.w	r6, [r8, #-65]!
  403280:	9305      	str	r3, [sp, #20]
  403282:	e419      	b.n	402ab8 <_vfiprintf_r+0x254>
  403284:	aa0f      	add	r2, sp, #60	; 0x3c
  403286:	9901      	ldr	r1, [sp, #4]
  403288:	9806      	ldr	r0, [sp, #24]
  40328a:	f7ff faab 	bl	4027e4 <__sprint_r.part.0>
  40328e:	2800      	cmp	r0, #0
  403290:	f47f aefa 	bne.w	403088 <_vfiprintf_r+0x824>
  403294:	9910      	ldr	r1, [sp, #64]	; 0x40
  403296:	9a11      	ldr	r2, [sp, #68]	; 0x44
  403298:	1c48      	adds	r0, r1, #1
  40329a:	46da      	mov	sl, fp
  40329c:	e463      	b.n	402b66 <_vfiprintf_r+0x302>
  40329e:	aa0f      	add	r2, sp, #60	; 0x3c
  4032a0:	9901      	ldr	r1, [sp, #4]
  4032a2:	9806      	ldr	r0, [sp, #24]
  4032a4:	f7ff fa9e 	bl	4027e4 <__sprint_r.part.0>
  4032a8:	2800      	cmp	r0, #0
  4032aa:	f47f aeed 	bne.w	403088 <_vfiprintf_r+0x824>
  4032ae:	9910      	ldr	r1, [sp, #64]	; 0x40
  4032b0:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4032b2:	1c48      	adds	r0, r1, #1
  4032b4:	46da      	mov	sl, fp
  4032b6:	e69e      	b.n	402ff6 <_vfiprintf_r+0x792>
  4032b8:	2a00      	cmp	r2, #0
  4032ba:	f040 8086 	bne.w	4033ca <_vfiprintf_r+0xb66>
  4032be:	2001      	movs	r0, #1
  4032c0:	4611      	mov	r1, r2
  4032c2:	46da      	mov	sl, fp
  4032c4:	e69b      	b.n	402ffe <_vfiprintf_r+0x79a>
  4032c6:	aa0f      	add	r2, sp, #60	; 0x3c
  4032c8:	9901      	ldr	r1, [sp, #4]
  4032ca:	9806      	ldr	r0, [sp, #24]
  4032cc:	f7ff fa8a 	bl	4027e4 <__sprint_r.part.0>
  4032d0:	2800      	cmp	r0, #0
  4032d2:	f47f aed9 	bne.w	403088 <_vfiprintf_r+0x824>
  4032d6:	9810      	ldr	r0, [sp, #64]	; 0x40
  4032d8:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4032da:	3001      	adds	r0, #1
  4032dc:	46da      	mov	sl, fp
  4032de:	e49a      	b.n	402c16 <_vfiprintf_r+0x3b2>
  4032e0:	9e08      	ldr	r6, [sp, #32]
  4032e2:	3607      	adds	r6, #7
  4032e4:	f026 0607 	bic.w	r6, r6, #7
  4032e8:	e9d6 0100 	ldrd	r0, r1, [r6]
  4032ec:	f106 0208 	add.w	r2, r6, #8
  4032f0:	9208      	str	r2, [sp, #32]
  4032f2:	4606      	mov	r6, r0
  4032f4:	460f      	mov	r7, r1
  4032f6:	e531      	b.n	402d5c <_vfiprintf_r+0x4f8>
  4032f8:	9e08      	ldr	r6, [sp, #32]
  4032fa:	3607      	adds	r6, #7
  4032fc:	f026 0207 	bic.w	r2, r6, #7
  403300:	f102 0108 	add.w	r1, r2, #8
  403304:	e9d2 6700 	ldrd	r6, r7, [r2]
  403308:	9108      	str	r1, [sp, #32]
  40330a:	2201      	movs	r2, #1
  40330c:	f7ff bbb5 	b.w	402a7a <_vfiprintf_r+0x216>
  403310:	9e08      	ldr	r6, [sp, #32]
  403312:	3607      	adds	r6, #7
  403314:	f026 0207 	bic.w	r2, r6, #7
  403318:	f102 0108 	add.w	r1, r2, #8
  40331c:	e9d2 6700 	ldrd	r6, r7, [r2]
  403320:	9108      	str	r1, [sp, #32]
  403322:	2200      	movs	r2, #0
  403324:	f7ff bba9 	b.w	402a7a <_vfiprintf_r+0x216>
  403328:	9e08      	ldr	r6, [sp, #32]
  40332a:	3607      	adds	r6, #7
  40332c:	f026 0107 	bic.w	r1, r6, #7
  403330:	f101 0008 	add.w	r0, r1, #8
  403334:	9008      	str	r0, [sp, #32]
  403336:	e9d1 6700 	ldrd	r6, r7, [r1]
  40333a:	e56a      	b.n	402e12 <_vfiprintf_r+0x5ae>
  40333c:	46d8      	mov	r8, fp
  40333e:	f7ff bbbb 	b.w	402ab8 <_vfiprintf_r+0x254>
  403342:	252d      	movs	r5, #45	; 0x2d
  403344:	4276      	negs	r6, r6
  403346:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
  40334a:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  40334e:	2201      	movs	r2, #1
  403350:	f7ff bb98 	b.w	402a84 <_vfiprintf_r+0x220>
  403354:	9b09      	ldr	r3, [sp, #36]	; 0x24
  403356:	b9d3      	cbnz	r3, 40338e <_vfiprintf_r+0xb2a>
  403358:	4611      	mov	r1, r2
  40335a:	2001      	movs	r0, #1
  40335c:	46da      	mov	sl, fp
  40335e:	e64e      	b.n	402ffe <_vfiprintf_r+0x79a>
  403360:	aa0f      	add	r2, sp, #60	; 0x3c
  403362:	9901      	ldr	r1, [sp, #4]
  403364:	9806      	ldr	r0, [sp, #24]
  403366:	f7ff fa3d 	bl	4027e4 <__sprint_r.part.0>
  40336a:	2800      	cmp	r0, #0
  40336c:	f47f ae8c 	bne.w	403088 <_vfiprintf_r+0x824>
  403370:	9910      	ldr	r1, [sp, #64]	; 0x40
  403372:	9a11      	ldr	r2, [sp, #68]	; 0x44
  403374:	1c48      	adds	r0, r1, #1
  403376:	46da      	mov	sl, fp
  403378:	e61a      	b.n	402fb0 <_vfiprintf_r+0x74c>
  40337a:	aa0f      	add	r2, sp, #60	; 0x3c
  40337c:	9901      	ldr	r1, [sp, #4]
  40337e:	9806      	ldr	r0, [sp, #24]
  403380:	f7ff fa30 	bl	4027e4 <__sprint_r.part.0>
  403384:	2800      	cmp	r0, #0
  403386:	f47f ae7f 	bne.w	403088 <_vfiprintf_r+0x824>
  40338a:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40338c:	e6ae      	b.n	4030ec <_vfiprintf_r+0x888>
  40338e:	ab0e      	add	r3, sp, #56	; 0x38
  403390:	2202      	movs	r2, #2
  403392:	931c      	str	r3, [sp, #112]	; 0x70
  403394:	921d      	str	r2, [sp, #116]	; 0x74
  403396:	2001      	movs	r0, #1
  403398:	46da      	mov	sl, fp
  40339a:	e628      	b.n	402fee <_vfiprintf_r+0x78a>
  40339c:	9a08      	ldr	r2, [sp, #32]
  40339e:	9904      	ldr	r1, [sp, #16]
  4033a0:	6813      	ldr	r3, [r2, #0]
  4033a2:	17cd      	asrs	r5, r1, #31
  4033a4:	4608      	mov	r0, r1
  4033a6:	3204      	adds	r2, #4
  4033a8:	4629      	mov	r1, r5
  4033aa:	9208      	str	r2, [sp, #32]
  4033ac:	e9c3 0100 	strd	r0, r1, [r3]
  4033b0:	f7ff ba8a 	b.w	4028c8 <_vfiprintf_r+0x64>
  4033b4:	4640      	mov	r0, r8
  4033b6:	9608      	str	r6, [sp, #32]
  4033b8:	9303      	str	r3, [sp, #12]
  4033ba:	f001 fc41 	bl	404c40 <strlen>
  4033be:	2400      	movs	r4, #0
  4033c0:	9005      	str	r0, [sp, #20]
  4033c2:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  4033c6:	f7ff bb77 	b.w	402ab8 <_vfiprintf_r+0x254>
  4033ca:	aa0f      	add	r2, sp, #60	; 0x3c
  4033cc:	9901      	ldr	r1, [sp, #4]
  4033ce:	9806      	ldr	r0, [sp, #24]
  4033d0:	f7ff fa08 	bl	4027e4 <__sprint_r.part.0>
  4033d4:	2800      	cmp	r0, #0
  4033d6:	f47f ae57 	bne.w	403088 <_vfiprintf_r+0x824>
  4033da:	9910      	ldr	r1, [sp, #64]	; 0x40
  4033dc:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4033de:	1c48      	adds	r0, r1, #1
  4033e0:	46da      	mov	sl, fp
  4033e2:	e60c      	b.n	402ffe <_vfiprintf_r+0x79a>
  4033e4:	9910      	ldr	r1, [sp, #64]	; 0x40
  4033e6:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4033e8:	4e1c      	ldr	r6, [pc, #112]	; (40345c <_vfiprintf_r+0xbf8>)
  4033ea:	3101      	adds	r1, #1
  4033ec:	f7ff bba9 	b.w	402b42 <_vfiprintf_r+0x2de>
  4033f0:	2c06      	cmp	r4, #6
  4033f2:	bf28      	it	cs
  4033f4:	2406      	movcs	r4, #6
  4033f6:	9405      	str	r4, [sp, #20]
  4033f8:	9608      	str	r6, [sp, #32]
  4033fa:	9402      	str	r4, [sp, #8]
  4033fc:	f8df 8060 	ldr.w	r8, [pc, #96]	; 403460 <_vfiprintf_r+0xbfc>
  403400:	e493      	b.n	402d2a <_vfiprintf_r+0x4c6>
  403402:	9810      	ldr	r0, [sp, #64]	; 0x40
  403404:	4e15      	ldr	r6, [pc, #84]	; (40345c <_vfiprintf_r+0xbf8>)
  403406:	3001      	adds	r0, #1
  403408:	e443      	b.n	402c92 <_vfiprintf_r+0x42e>
  40340a:	4686      	mov	lr, r0
  40340c:	f7ff bbef 	b.w	402bee <_vfiprintf_r+0x38a>
  403410:	9405      	str	r4, [sp, #20]
  403412:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  403416:	9608      	str	r6, [sp, #32]
  403418:	9303      	str	r3, [sp, #12]
  40341a:	4604      	mov	r4, r0
  40341c:	f7ff bb4c 	b.w	402ab8 <_vfiprintf_r+0x254>
  403420:	9908      	ldr	r1, [sp, #32]
  403422:	f899 2001 	ldrb.w	r2, [r9, #1]
  403426:	680c      	ldr	r4, [r1, #0]
  403428:	3104      	adds	r1, #4
  40342a:	ea44 74e4 	orr.w	r4, r4, r4, asr #31
  40342e:	46b9      	mov	r9, r7
  403430:	9108      	str	r1, [sp, #32]
  403432:	f7ff ba7e 	b.w	402932 <_vfiprintf_r+0xce>
  403436:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  40343a:	e4c6      	b.n	402dca <_vfiprintf_r+0x566>
  40343c:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  403440:	e47a      	b.n	402d38 <_vfiprintf_r+0x4d4>
  403442:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  403446:	e575      	b.n	402f34 <_vfiprintf_r+0x6d0>
  403448:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  40344c:	e4d0      	b.n	402df0 <_vfiprintf_r+0x58c>
  40344e:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  403452:	e587      	b.n	402f64 <_vfiprintf_r+0x700>
  403454:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  403458:	e522      	b.n	402ea0 <_vfiprintf_r+0x63c>
  40345a:	bf00      	nop
  40345c:	004050bc 	.word	0x004050bc
  403460:	004050b4 	.word	0x004050b4

00403464 <__sbprintf>:
  403464:	b5f0      	push	{r4, r5, r6, r7, lr}
  403466:	460c      	mov	r4, r1
  403468:	f2ad 4d6c 	subw	sp, sp, #1132	; 0x46c
  40346c:	8989      	ldrh	r1, [r1, #12]
  40346e:	6e66      	ldr	r6, [r4, #100]	; 0x64
  403470:	89e5      	ldrh	r5, [r4, #14]
  403472:	9619      	str	r6, [sp, #100]	; 0x64
  403474:	f021 0102 	bic.w	r1, r1, #2
  403478:	6a66      	ldr	r6, [r4, #36]	; 0x24
  40347a:	f8ad 500e 	strh.w	r5, [sp, #14]
  40347e:	2500      	movs	r5, #0
  403480:	69e7      	ldr	r7, [r4, #28]
  403482:	f8ad 100c 	strh.w	r1, [sp, #12]
  403486:	9609      	str	r6, [sp, #36]	; 0x24
  403488:	9506      	str	r5, [sp, #24]
  40348a:	ae1a      	add	r6, sp, #104	; 0x68
  40348c:	f44f 6580 	mov.w	r5, #1024	; 0x400
  403490:	4669      	mov	r1, sp
  403492:	9600      	str	r6, [sp, #0]
  403494:	9604      	str	r6, [sp, #16]
  403496:	9502      	str	r5, [sp, #8]
  403498:	9505      	str	r5, [sp, #20]
  40349a:	9707      	str	r7, [sp, #28]
  40349c:	4606      	mov	r6, r0
  40349e:	f7ff f9e1 	bl	402864 <_vfiprintf_r>
  4034a2:	1e05      	subs	r5, r0, #0
  4034a4:	db07      	blt.n	4034b6 <__sbprintf+0x52>
  4034a6:	4630      	mov	r0, r6
  4034a8:	4669      	mov	r1, sp
  4034aa:	f000 f925 	bl	4036f8 <_fflush_r>
  4034ae:	2800      	cmp	r0, #0
  4034b0:	bf18      	it	ne
  4034b2:	f04f 35ff 	movne.w	r5, #4294967295
  4034b6:	f8bd 300c 	ldrh.w	r3, [sp, #12]
  4034ba:	065b      	lsls	r3, r3, #25
  4034bc:	d503      	bpl.n	4034c6 <__sbprintf+0x62>
  4034be:	89a3      	ldrh	r3, [r4, #12]
  4034c0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4034c4:	81a3      	strh	r3, [r4, #12]
  4034c6:	4628      	mov	r0, r5
  4034c8:	f20d 4d6c 	addw	sp, sp, #1132	; 0x46c
  4034cc:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4034ce:	bf00      	nop

004034d0 <__swsetup_r>:
  4034d0:	b538      	push	{r3, r4, r5, lr}
  4034d2:	4b30      	ldr	r3, [pc, #192]	; (403594 <__swsetup_r+0xc4>)
  4034d4:	681b      	ldr	r3, [r3, #0]
  4034d6:	4605      	mov	r5, r0
  4034d8:	460c      	mov	r4, r1
  4034da:	b113      	cbz	r3, 4034e2 <__swsetup_r+0x12>
  4034dc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  4034de:	2a00      	cmp	r2, #0
  4034e0:	d038      	beq.n	403554 <__swsetup_r+0x84>
  4034e2:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  4034e6:	b293      	uxth	r3, r2
  4034e8:	0718      	lsls	r0, r3, #28
  4034ea:	d50c      	bpl.n	403506 <__swsetup_r+0x36>
  4034ec:	6920      	ldr	r0, [r4, #16]
  4034ee:	b1a8      	cbz	r0, 40351c <__swsetup_r+0x4c>
  4034f0:	f013 0201 	ands.w	r2, r3, #1
  4034f4:	d01e      	beq.n	403534 <__swsetup_r+0x64>
  4034f6:	6963      	ldr	r3, [r4, #20]
  4034f8:	2200      	movs	r2, #0
  4034fa:	425b      	negs	r3, r3
  4034fc:	61a3      	str	r3, [r4, #24]
  4034fe:	60a2      	str	r2, [r4, #8]
  403500:	b1f0      	cbz	r0, 403540 <__swsetup_r+0x70>
  403502:	2000      	movs	r0, #0
  403504:	bd38      	pop	{r3, r4, r5, pc}
  403506:	06d9      	lsls	r1, r3, #27
  403508:	d53c      	bpl.n	403584 <__swsetup_r+0xb4>
  40350a:	0758      	lsls	r0, r3, #29
  40350c:	d426      	bmi.n	40355c <__swsetup_r+0x8c>
  40350e:	6920      	ldr	r0, [r4, #16]
  403510:	f042 0308 	orr.w	r3, r2, #8
  403514:	81a3      	strh	r3, [r4, #12]
  403516:	b29b      	uxth	r3, r3
  403518:	2800      	cmp	r0, #0
  40351a:	d1e9      	bne.n	4034f0 <__swsetup_r+0x20>
  40351c:	f403 7220 	and.w	r2, r3, #640	; 0x280
  403520:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
  403524:	d0e4      	beq.n	4034f0 <__swsetup_r+0x20>
  403526:	4628      	mov	r0, r5
  403528:	4621      	mov	r1, r4
  40352a:	f000 fd13 	bl	403f54 <__smakebuf_r>
  40352e:	89a3      	ldrh	r3, [r4, #12]
  403530:	6920      	ldr	r0, [r4, #16]
  403532:	e7dd      	b.n	4034f0 <__swsetup_r+0x20>
  403534:	0799      	lsls	r1, r3, #30
  403536:	bf58      	it	pl
  403538:	6962      	ldrpl	r2, [r4, #20]
  40353a:	60a2      	str	r2, [r4, #8]
  40353c:	2800      	cmp	r0, #0
  40353e:	d1e0      	bne.n	403502 <__swsetup_r+0x32>
  403540:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  403544:	061a      	lsls	r2, r3, #24
  403546:	d5dd      	bpl.n	403504 <__swsetup_r+0x34>
  403548:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40354c:	81a3      	strh	r3, [r4, #12]
  40354e:	f04f 30ff 	mov.w	r0, #4294967295
  403552:	bd38      	pop	{r3, r4, r5, pc}
  403554:	4618      	mov	r0, r3
  403556:	f000 f963 	bl	403820 <__sinit>
  40355a:	e7c2      	b.n	4034e2 <__swsetup_r+0x12>
  40355c:	6b21      	ldr	r1, [r4, #48]	; 0x30
  40355e:	b151      	cbz	r1, 403576 <__swsetup_r+0xa6>
  403560:	f104 0340 	add.w	r3, r4, #64	; 0x40
  403564:	4299      	cmp	r1, r3
  403566:	d004      	beq.n	403572 <__swsetup_r+0xa2>
  403568:	4628      	mov	r0, r5
  40356a:	f000 fa2f 	bl	4039cc <_free_r>
  40356e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  403572:	2300      	movs	r3, #0
  403574:	6323      	str	r3, [r4, #48]	; 0x30
  403576:	2300      	movs	r3, #0
  403578:	6920      	ldr	r0, [r4, #16]
  40357a:	6063      	str	r3, [r4, #4]
  40357c:	f022 0224 	bic.w	r2, r2, #36	; 0x24
  403580:	6020      	str	r0, [r4, #0]
  403582:	e7c5      	b.n	403510 <__swsetup_r+0x40>
  403584:	f042 0240 	orr.w	r2, r2, #64	; 0x40
  403588:	2309      	movs	r3, #9
  40358a:	602b      	str	r3, [r5, #0]
  40358c:	f04f 30ff 	mov.w	r0, #4294967295
  403590:	81a2      	strh	r2, [r4, #12]
  403592:	bd38      	pop	{r3, r4, r5, pc}
  403594:	20400010 	.word	0x20400010

00403598 <register_fini>:
  403598:	4b02      	ldr	r3, [pc, #8]	; (4035a4 <register_fini+0xc>)
  40359a:	b113      	cbz	r3, 4035a2 <register_fini+0xa>
  40359c:	4802      	ldr	r0, [pc, #8]	; (4035a8 <register_fini+0x10>)
  40359e:	f000 b805 	b.w	4035ac <atexit>
  4035a2:	4770      	bx	lr
  4035a4:	00000000 	.word	0x00000000
  4035a8:	00403835 	.word	0x00403835

004035ac <atexit>:
  4035ac:	2300      	movs	r3, #0
  4035ae:	4601      	mov	r1, r0
  4035b0:	461a      	mov	r2, r3
  4035b2:	4618      	mov	r0, r3
  4035b4:	f001 bc58 	b.w	404e68 <__register_exitproc>

004035b8 <__sflush_r>:
  4035b8:	f9b1 300c 	ldrsh.w	r3, [r1, #12]
  4035bc:	b29a      	uxth	r2, r3
  4035be:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4035c2:	460d      	mov	r5, r1
  4035c4:	0711      	lsls	r1, r2, #28
  4035c6:	4680      	mov	r8, r0
  4035c8:	d43a      	bmi.n	403640 <__sflush_r+0x88>
  4035ca:	686a      	ldr	r2, [r5, #4]
  4035cc:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  4035d0:	2a00      	cmp	r2, #0
  4035d2:	81ab      	strh	r3, [r5, #12]
  4035d4:	dd6f      	ble.n	4036b6 <__sflush_r+0xfe>
  4035d6:	6aac      	ldr	r4, [r5, #40]	; 0x28
  4035d8:	2c00      	cmp	r4, #0
  4035da:	d049      	beq.n	403670 <__sflush_r+0xb8>
  4035dc:	2200      	movs	r2, #0
  4035de:	b29b      	uxth	r3, r3
  4035e0:	f8d8 6000 	ldr.w	r6, [r8]
  4035e4:	f8c8 2000 	str.w	r2, [r8]
  4035e8:	f413 5280 	ands.w	r2, r3, #4096	; 0x1000
  4035ec:	d067      	beq.n	4036be <__sflush_r+0x106>
  4035ee:	6d2a      	ldr	r2, [r5, #80]	; 0x50
  4035f0:	075f      	lsls	r7, r3, #29
  4035f2:	d505      	bpl.n	403600 <__sflush_r+0x48>
  4035f4:	6869      	ldr	r1, [r5, #4]
  4035f6:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  4035f8:	1a52      	subs	r2, r2, r1
  4035fa:	b10b      	cbz	r3, 403600 <__sflush_r+0x48>
  4035fc:	6beb      	ldr	r3, [r5, #60]	; 0x3c
  4035fe:	1ad2      	subs	r2, r2, r3
  403600:	2300      	movs	r3, #0
  403602:	69e9      	ldr	r1, [r5, #28]
  403604:	4640      	mov	r0, r8
  403606:	47a0      	blx	r4
  403608:	1c44      	adds	r4, r0, #1
  40360a:	d03c      	beq.n	403686 <__sflush_r+0xce>
  40360c:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
  403610:	692a      	ldr	r2, [r5, #16]
  403612:	602a      	str	r2, [r5, #0]
  403614:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  403618:	2200      	movs	r2, #0
  40361a:	81ab      	strh	r3, [r5, #12]
  40361c:	04db      	lsls	r3, r3, #19
  40361e:	606a      	str	r2, [r5, #4]
  403620:	d447      	bmi.n	4036b2 <__sflush_r+0xfa>
  403622:	6b29      	ldr	r1, [r5, #48]	; 0x30
  403624:	f8c8 6000 	str.w	r6, [r8]
  403628:	b311      	cbz	r1, 403670 <__sflush_r+0xb8>
  40362a:	f105 0340 	add.w	r3, r5, #64	; 0x40
  40362e:	4299      	cmp	r1, r3
  403630:	d002      	beq.n	403638 <__sflush_r+0x80>
  403632:	4640      	mov	r0, r8
  403634:	f000 f9ca 	bl	4039cc <_free_r>
  403638:	2000      	movs	r0, #0
  40363a:	6328      	str	r0, [r5, #48]	; 0x30
  40363c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  403640:	692e      	ldr	r6, [r5, #16]
  403642:	b1ae      	cbz	r6, 403670 <__sflush_r+0xb8>
  403644:	682c      	ldr	r4, [r5, #0]
  403646:	602e      	str	r6, [r5, #0]
  403648:	0791      	lsls	r1, r2, #30
  40364a:	bf0c      	ite	eq
  40364c:	696b      	ldreq	r3, [r5, #20]
  40364e:	2300      	movne	r3, #0
  403650:	1ba4      	subs	r4, r4, r6
  403652:	60ab      	str	r3, [r5, #8]
  403654:	e00a      	b.n	40366c <__sflush_r+0xb4>
  403656:	4623      	mov	r3, r4
  403658:	4632      	mov	r2, r6
  40365a:	6a6f      	ldr	r7, [r5, #36]	; 0x24
  40365c:	69e9      	ldr	r1, [r5, #28]
  40365e:	4640      	mov	r0, r8
  403660:	47b8      	blx	r7
  403662:	2800      	cmp	r0, #0
  403664:	eba4 0400 	sub.w	r4, r4, r0
  403668:	4406      	add	r6, r0
  40366a:	dd04      	ble.n	403676 <__sflush_r+0xbe>
  40366c:	2c00      	cmp	r4, #0
  40366e:	dcf2      	bgt.n	403656 <__sflush_r+0x9e>
  403670:	2000      	movs	r0, #0
  403672:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  403676:	89ab      	ldrh	r3, [r5, #12]
  403678:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40367c:	81ab      	strh	r3, [r5, #12]
  40367e:	f04f 30ff 	mov.w	r0, #4294967295
  403682:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  403686:	f8d8 4000 	ldr.w	r4, [r8]
  40368a:	2c1d      	cmp	r4, #29
  40368c:	d8f3      	bhi.n	403676 <__sflush_r+0xbe>
  40368e:	4b19      	ldr	r3, [pc, #100]	; (4036f4 <__sflush_r+0x13c>)
  403690:	40e3      	lsrs	r3, r4
  403692:	43db      	mvns	r3, r3
  403694:	f013 0301 	ands.w	r3, r3, #1
  403698:	d1ed      	bne.n	403676 <__sflush_r+0xbe>
  40369a:	f9b5 200c 	ldrsh.w	r2, [r5, #12]
  40369e:	606b      	str	r3, [r5, #4]
  4036a0:	f422 6300 	bic.w	r3, r2, #2048	; 0x800
  4036a4:	6929      	ldr	r1, [r5, #16]
  4036a6:	81ab      	strh	r3, [r5, #12]
  4036a8:	04da      	lsls	r2, r3, #19
  4036aa:	6029      	str	r1, [r5, #0]
  4036ac:	d5b9      	bpl.n	403622 <__sflush_r+0x6a>
  4036ae:	2c00      	cmp	r4, #0
  4036b0:	d1b7      	bne.n	403622 <__sflush_r+0x6a>
  4036b2:	6528      	str	r0, [r5, #80]	; 0x50
  4036b4:	e7b5      	b.n	403622 <__sflush_r+0x6a>
  4036b6:	6bea      	ldr	r2, [r5, #60]	; 0x3c
  4036b8:	2a00      	cmp	r2, #0
  4036ba:	dc8c      	bgt.n	4035d6 <__sflush_r+0x1e>
  4036bc:	e7d8      	b.n	403670 <__sflush_r+0xb8>
  4036be:	2301      	movs	r3, #1
  4036c0:	69e9      	ldr	r1, [r5, #28]
  4036c2:	4640      	mov	r0, r8
  4036c4:	47a0      	blx	r4
  4036c6:	1c43      	adds	r3, r0, #1
  4036c8:	4602      	mov	r2, r0
  4036ca:	d002      	beq.n	4036d2 <__sflush_r+0x11a>
  4036cc:	89ab      	ldrh	r3, [r5, #12]
  4036ce:	6aac      	ldr	r4, [r5, #40]	; 0x28
  4036d0:	e78e      	b.n	4035f0 <__sflush_r+0x38>
  4036d2:	f8d8 3000 	ldr.w	r3, [r8]
  4036d6:	2b00      	cmp	r3, #0
  4036d8:	d0f8      	beq.n	4036cc <__sflush_r+0x114>
  4036da:	2b1d      	cmp	r3, #29
  4036dc:	d001      	beq.n	4036e2 <__sflush_r+0x12a>
  4036de:	2b16      	cmp	r3, #22
  4036e0:	d102      	bne.n	4036e8 <__sflush_r+0x130>
  4036e2:	f8c8 6000 	str.w	r6, [r8]
  4036e6:	e7c3      	b.n	403670 <__sflush_r+0xb8>
  4036e8:	89ab      	ldrh	r3, [r5, #12]
  4036ea:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4036ee:	81ab      	strh	r3, [r5, #12]
  4036f0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4036f4:	20400001 	.word	0x20400001

004036f8 <_fflush_r>:
  4036f8:	b510      	push	{r4, lr}
  4036fa:	4604      	mov	r4, r0
  4036fc:	b082      	sub	sp, #8
  4036fe:	b108      	cbz	r0, 403704 <_fflush_r+0xc>
  403700:	6b83      	ldr	r3, [r0, #56]	; 0x38
  403702:	b153      	cbz	r3, 40371a <_fflush_r+0x22>
  403704:	f9b1 000c 	ldrsh.w	r0, [r1, #12]
  403708:	b908      	cbnz	r0, 40370e <_fflush_r+0x16>
  40370a:	b002      	add	sp, #8
  40370c:	bd10      	pop	{r4, pc}
  40370e:	4620      	mov	r0, r4
  403710:	b002      	add	sp, #8
  403712:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  403716:	f7ff bf4f 	b.w	4035b8 <__sflush_r>
  40371a:	9101      	str	r1, [sp, #4]
  40371c:	f000 f880 	bl	403820 <__sinit>
  403720:	9901      	ldr	r1, [sp, #4]
  403722:	e7ef      	b.n	403704 <_fflush_r+0xc>

00403724 <_cleanup_r>:
  403724:	4901      	ldr	r1, [pc, #4]	; (40372c <_cleanup_r+0x8>)
  403726:	f000 bbaf 	b.w	403e88 <_fwalk_reent>
  40372a:	bf00      	nop
  40372c:	00404f31 	.word	0x00404f31

00403730 <__sinit.part.1>:
  403730:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  403734:	4b35      	ldr	r3, [pc, #212]	; (40380c <__sinit.part.1+0xdc>)
  403736:	6845      	ldr	r5, [r0, #4]
  403738:	63c3      	str	r3, [r0, #60]	; 0x3c
  40373a:	2400      	movs	r4, #0
  40373c:	4607      	mov	r7, r0
  40373e:	f500 723b 	add.w	r2, r0, #748	; 0x2ec
  403742:	2304      	movs	r3, #4
  403744:	2103      	movs	r1, #3
  403746:	f8c0 12e4 	str.w	r1, [r0, #740]	; 0x2e4
  40374a:	f8c0 22e8 	str.w	r2, [r0, #744]	; 0x2e8
  40374e:	f8c0 42e0 	str.w	r4, [r0, #736]	; 0x2e0
  403752:	b083      	sub	sp, #12
  403754:	602c      	str	r4, [r5, #0]
  403756:	606c      	str	r4, [r5, #4]
  403758:	60ac      	str	r4, [r5, #8]
  40375a:	666c      	str	r4, [r5, #100]	; 0x64
  40375c:	81ec      	strh	r4, [r5, #14]
  40375e:	612c      	str	r4, [r5, #16]
  403760:	616c      	str	r4, [r5, #20]
  403762:	61ac      	str	r4, [r5, #24]
  403764:	81ab      	strh	r3, [r5, #12]
  403766:	4621      	mov	r1, r4
  403768:	f105 005c 	add.w	r0, r5, #92	; 0x5c
  40376c:	2208      	movs	r2, #8
  40376e:	f7fe ff3d 	bl	4025ec <memset>
  403772:	68be      	ldr	r6, [r7, #8]
  403774:	f8df b098 	ldr.w	fp, [pc, #152]	; 403810 <__sinit.part.1+0xe0>
  403778:	f8df a098 	ldr.w	sl, [pc, #152]	; 403814 <__sinit.part.1+0xe4>
  40377c:	f8df 9098 	ldr.w	r9, [pc, #152]	; 403818 <__sinit.part.1+0xe8>
  403780:	f8df 8098 	ldr.w	r8, [pc, #152]	; 40381c <__sinit.part.1+0xec>
  403784:	f8c5 b020 	str.w	fp, [r5, #32]
  403788:	2301      	movs	r3, #1
  40378a:	2209      	movs	r2, #9
  40378c:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
  403790:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
  403794:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
  403798:	61ed      	str	r5, [r5, #28]
  40379a:	4621      	mov	r1, r4
  40379c:	81f3      	strh	r3, [r6, #14]
  40379e:	81b2      	strh	r2, [r6, #12]
  4037a0:	f106 005c 	add.w	r0, r6, #92	; 0x5c
  4037a4:	6034      	str	r4, [r6, #0]
  4037a6:	6074      	str	r4, [r6, #4]
  4037a8:	60b4      	str	r4, [r6, #8]
  4037aa:	6674      	str	r4, [r6, #100]	; 0x64
  4037ac:	6134      	str	r4, [r6, #16]
  4037ae:	6174      	str	r4, [r6, #20]
  4037b0:	61b4      	str	r4, [r6, #24]
  4037b2:	2208      	movs	r2, #8
  4037b4:	9301      	str	r3, [sp, #4]
  4037b6:	f7fe ff19 	bl	4025ec <memset>
  4037ba:	68fd      	ldr	r5, [r7, #12]
  4037bc:	61f6      	str	r6, [r6, #28]
  4037be:	2012      	movs	r0, #18
  4037c0:	2202      	movs	r2, #2
  4037c2:	f8c6 b020 	str.w	fp, [r6, #32]
  4037c6:	f8c6 a024 	str.w	sl, [r6, #36]	; 0x24
  4037ca:	f8c6 9028 	str.w	r9, [r6, #40]	; 0x28
  4037ce:	f8c6 802c 	str.w	r8, [r6, #44]	; 0x2c
  4037d2:	4621      	mov	r1, r4
  4037d4:	81a8      	strh	r0, [r5, #12]
  4037d6:	81ea      	strh	r2, [r5, #14]
  4037d8:	602c      	str	r4, [r5, #0]
  4037da:	606c      	str	r4, [r5, #4]
  4037dc:	60ac      	str	r4, [r5, #8]
  4037de:	666c      	str	r4, [r5, #100]	; 0x64
  4037e0:	612c      	str	r4, [r5, #16]
  4037e2:	616c      	str	r4, [r5, #20]
  4037e4:	61ac      	str	r4, [r5, #24]
  4037e6:	f105 005c 	add.w	r0, r5, #92	; 0x5c
  4037ea:	2208      	movs	r2, #8
  4037ec:	f7fe fefe 	bl	4025ec <memset>
  4037f0:	9b01      	ldr	r3, [sp, #4]
  4037f2:	61ed      	str	r5, [r5, #28]
  4037f4:	f8c5 b020 	str.w	fp, [r5, #32]
  4037f8:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
  4037fc:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
  403800:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
  403804:	63bb      	str	r3, [r7, #56]	; 0x38
  403806:	b003      	add	sp, #12
  403808:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40380c:	00403725 	.word	0x00403725
  403810:	00404b95 	.word	0x00404b95
  403814:	00404bb9 	.word	0x00404bb9
  403818:	00404bf5 	.word	0x00404bf5
  40381c:	00404c15 	.word	0x00404c15

00403820 <__sinit>:
  403820:	6b83      	ldr	r3, [r0, #56]	; 0x38
  403822:	b103      	cbz	r3, 403826 <__sinit+0x6>
  403824:	4770      	bx	lr
  403826:	f7ff bf83 	b.w	403730 <__sinit.part.1>
  40382a:	bf00      	nop

0040382c <__sfp_lock_acquire>:
  40382c:	4770      	bx	lr
  40382e:	bf00      	nop

00403830 <__sfp_lock_release>:
  403830:	4770      	bx	lr
  403832:	bf00      	nop

00403834 <__libc_fini_array>:
  403834:	b538      	push	{r3, r4, r5, lr}
  403836:	4c0a      	ldr	r4, [pc, #40]	; (403860 <__libc_fini_array+0x2c>)
  403838:	4d0a      	ldr	r5, [pc, #40]	; (403864 <__libc_fini_array+0x30>)
  40383a:	1b64      	subs	r4, r4, r5
  40383c:	10a4      	asrs	r4, r4, #2
  40383e:	d00a      	beq.n	403856 <__libc_fini_array+0x22>
  403840:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
  403844:	3b01      	subs	r3, #1
  403846:	eb05 0583 	add.w	r5, r5, r3, lsl #2
  40384a:	3c01      	subs	r4, #1
  40384c:	f855 3904 	ldr.w	r3, [r5], #-4
  403850:	4798      	blx	r3
  403852:	2c00      	cmp	r4, #0
  403854:	d1f9      	bne.n	40384a <__libc_fini_array+0x16>
  403856:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  40385a:	f001 bcd3 	b.w	405204 <_fini>
  40385e:	bf00      	nop
  403860:	00405214 	.word	0x00405214
  403864:	00405210 	.word	0x00405210

00403868 <__fputwc>:
  403868:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  40386c:	b082      	sub	sp, #8
  40386e:	4680      	mov	r8, r0
  403870:	4689      	mov	r9, r1
  403872:	4614      	mov	r4, r2
  403874:	f000 fb32 	bl	403edc <__locale_mb_cur_max>
  403878:	2801      	cmp	r0, #1
  40387a:	d036      	beq.n	4038ea <__fputwc+0x82>
  40387c:	464a      	mov	r2, r9
  40387e:	f104 035c 	add.w	r3, r4, #92	; 0x5c
  403882:	a901      	add	r1, sp, #4
  403884:	4640      	mov	r0, r8
  403886:	f001 faa1 	bl	404dcc <_wcrtomb_r>
  40388a:	1c42      	adds	r2, r0, #1
  40388c:	4606      	mov	r6, r0
  40388e:	d025      	beq.n	4038dc <__fputwc+0x74>
  403890:	b3a8      	cbz	r0, 4038fe <__fputwc+0x96>
  403892:	f89d e004 	ldrb.w	lr, [sp, #4]
  403896:	2500      	movs	r5, #0
  403898:	f10d 0a04 	add.w	sl, sp, #4
  40389c:	e009      	b.n	4038b2 <__fputwc+0x4a>
  40389e:	6823      	ldr	r3, [r4, #0]
  4038a0:	1c5a      	adds	r2, r3, #1
  4038a2:	6022      	str	r2, [r4, #0]
  4038a4:	f883 e000 	strb.w	lr, [r3]
  4038a8:	3501      	adds	r5, #1
  4038aa:	42b5      	cmp	r5, r6
  4038ac:	d227      	bcs.n	4038fe <__fputwc+0x96>
  4038ae:	f815 e00a 	ldrb.w	lr, [r5, sl]
  4038b2:	68a3      	ldr	r3, [r4, #8]
  4038b4:	3b01      	subs	r3, #1
  4038b6:	2b00      	cmp	r3, #0
  4038b8:	60a3      	str	r3, [r4, #8]
  4038ba:	daf0      	bge.n	40389e <__fputwc+0x36>
  4038bc:	69a7      	ldr	r7, [r4, #24]
  4038be:	42bb      	cmp	r3, r7
  4038c0:	4671      	mov	r1, lr
  4038c2:	4622      	mov	r2, r4
  4038c4:	4640      	mov	r0, r8
  4038c6:	db02      	blt.n	4038ce <__fputwc+0x66>
  4038c8:	f1be 0f0a 	cmp.w	lr, #10
  4038cc:	d1e7      	bne.n	40389e <__fputwc+0x36>
  4038ce:	f001 fa25 	bl	404d1c <__swbuf_r>
  4038d2:	1c43      	adds	r3, r0, #1
  4038d4:	d1e8      	bne.n	4038a8 <__fputwc+0x40>
  4038d6:	b002      	add	sp, #8
  4038d8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4038dc:	89a3      	ldrh	r3, [r4, #12]
  4038de:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4038e2:	81a3      	strh	r3, [r4, #12]
  4038e4:	b002      	add	sp, #8
  4038e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4038ea:	f109 33ff 	add.w	r3, r9, #4294967295
  4038ee:	2bfe      	cmp	r3, #254	; 0xfe
  4038f0:	d8c4      	bhi.n	40387c <__fputwc+0x14>
  4038f2:	fa5f fe89 	uxtb.w	lr, r9
  4038f6:	4606      	mov	r6, r0
  4038f8:	f88d e004 	strb.w	lr, [sp, #4]
  4038fc:	e7cb      	b.n	403896 <__fputwc+0x2e>
  4038fe:	4648      	mov	r0, r9
  403900:	b002      	add	sp, #8
  403902:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  403906:	bf00      	nop

00403908 <_fputwc_r>:
  403908:	f9b2 300c 	ldrsh.w	r3, [r2, #12]
  40390c:	f413 5f00 	tst.w	r3, #8192	; 0x2000
  403910:	d10a      	bne.n	403928 <_fputwc_r+0x20>
  403912:	b410      	push	{r4}
  403914:	6e54      	ldr	r4, [r2, #100]	; 0x64
  403916:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  40391a:	f444 5400 	orr.w	r4, r4, #8192	; 0x2000
  40391e:	6654      	str	r4, [r2, #100]	; 0x64
  403920:	8193      	strh	r3, [r2, #12]
  403922:	bc10      	pop	{r4}
  403924:	f7ff bfa0 	b.w	403868 <__fputwc>
  403928:	f7ff bf9e 	b.w	403868 <__fputwc>

0040392c <_malloc_trim_r>:
  40392c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40392e:	4f24      	ldr	r7, [pc, #144]	; (4039c0 <_malloc_trim_r+0x94>)
  403930:	460c      	mov	r4, r1
  403932:	4606      	mov	r6, r0
  403934:	f000 ff72 	bl	40481c <__malloc_lock>
  403938:	68bb      	ldr	r3, [r7, #8]
  40393a:	685d      	ldr	r5, [r3, #4]
  40393c:	f5c4 617e 	rsb	r1, r4, #4064	; 0xfe0
  403940:	310f      	adds	r1, #15
  403942:	f025 0503 	bic.w	r5, r5, #3
  403946:	4429      	add	r1, r5
  403948:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  40394c:	f021 010f 	bic.w	r1, r1, #15
  403950:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
  403954:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  403958:	db07      	blt.n	40396a <_malloc_trim_r+0x3e>
  40395a:	2100      	movs	r1, #0
  40395c:	4630      	mov	r0, r6
  40395e:	f001 f907 	bl	404b70 <_sbrk_r>
  403962:	68bb      	ldr	r3, [r7, #8]
  403964:	442b      	add	r3, r5
  403966:	4298      	cmp	r0, r3
  403968:	d004      	beq.n	403974 <_malloc_trim_r+0x48>
  40396a:	4630      	mov	r0, r6
  40396c:	f000 ff58 	bl	404820 <__malloc_unlock>
  403970:	2000      	movs	r0, #0
  403972:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  403974:	4261      	negs	r1, r4
  403976:	4630      	mov	r0, r6
  403978:	f001 f8fa 	bl	404b70 <_sbrk_r>
  40397c:	3001      	adds	r0, #1
  40397e:	d00d      	beq.n	40399c <_malloc_trim_r+0x70>
  403980:	4b10      	ldr	r3, [pc, #64]	; (4039c4 <_malloc_trim_r+0x98>)
  403982:	68ba      	ldr	r2, [r7, #8]
  403984:	6819      	ldr	r1, [r3, #0]
  403986:	1b2d      	subs	r5, r5, r4
  403988:	f045 0501 	orr.w	r5, r5, #1
  40398c:	4630      	mov	r0, r6
  40398e:	1b09      	subs	r1, r1, r4
  403990:	6055      	str	r5, [r2, #4]
  403992:	6019      	str	r1, [r3, #0]
  403994:	f000 ff44 	bl	404820 <__malloc_unlock>
  403998:	2001      	movs	r0, #1
  40399a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40399c:	2100      	movs	r1, #0
  40399e:	4630      	mov	r0, r6
  4039a0:	f001 f8e6 	bl	404b70 <_sbrk_r>
  4039a4:	68ba      	ldr	r2, [r7, #8]
  4039a6:	1a83      	subs	r3, r0, r2
  4039a8:	2b0f      	cmp	r3, #15
  4039aa:	ddde      	ble.n	40396a <_malloc_trim_r+0x3e>
  4039ac:	4c06      	ldr	r4, [pc, #24]	; (4039c8 <_malloc_trim_r+0x9c>)
  4039ae:	4905      	ldr	r1, [pc, #20]	; (4039c4 <_malloc_trim_r+0x98>)
  4039b0:	6824      	ldr	r4, [r4, #0]
  4039b2:	f043 0301 	orr.w	r3, r3, #1
  4039b6:	1b00      	subs	r0, r0, r4
  4039b8:	6053      	str	r3, [r2, #4]
  4039ba:	6008      	str	r0, [r1, #0]
  4039bc:	e7d5      	b.n	40396a <_malloc_trim_r+0x3e>
  4039be:	bf00      	nop
  4039c0:	204005ac 	.word	0x204005ac
  4039c4:	20400a54 	.word	0x20400a54
  4039c8:	204009b4 	.word	0x204009b4

004039cc <_free_r>:
  4039cc:	2900      	cmp	r1, #0
  4039ce:	d044      	beq.n	403a5a <_free_r+0x8e>
  4039d0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4039d4:	460d      	mov	r5, r1
  4039d6:	4680      	mov	r8, r0
  4039d8:	f000 ff20 	bl	40481c <__malloc_lock>
  4039dc:	f855 7c04 	ldr.w	r7, [r5, #-4]
  4039e0:	4969      	ldr	r1, [pc, #420]	; (403b88 <_free_r+0x1bc>)
  4039e2:	f027 0301 	bic.w	r3, r7, #1
  4039e6:	f1a5 0408 	sub.w	r4, r5, #8
  4039ea:	18e2      	adds	r2, r4, r3
  4039ec:	688e      	ldr	r6, [r1, #8]
  4039ee:	6850      	ldr	r0, [r2, #4]
  4039f0:	42b2      	cmp	r2, r6
  4039f2:	f020 0003 	bic.w	r0, r0, #3
  4039f6:	d05e      	beq.n	403ab6 <_free_r+0xea>
  4039f8:	07fe      	lsls	r6, r7, #31
  4039fa:	6050      	str	r0, [r2, #4]
  4039fc:	d40b      	bmi.n	403a16 <_free_r+0x4a>
  4039fe:	f855 7c08 	ldr.w	r7, [r5, #-8]
  403a02:	1be4      	subs	r4, r4, r7
  403a04:	f101 0e08 	add.w	lr, r1, #8
  403a08:	68a5      	ldr	r5, [r4, #8]
  403a0a:	4575      	cmp	r5, lr
  403a0c:	443b      	add	r3, r7
  403a0e:	d06d      	beq.n	403aec <_free_r+0x120>
  403a10:	68e7      	ldr	r7, [r4, #12]
  403a12:	60ef      	str	r7, [r5, #12]
  403a14:	60bd      	str	r5, [r7, #8]
  403a16:	1815      	adds	r5, r2, r0
  403a18:	686d      	ldr	r5, [r5, #4]
  403a1a:	07ed      	lsls	r5, r5, #31
  403a1c:	d53e      	bpl.n	403a9c <_free_r+0xd0>
  403a1e:	f043 0201 	orr.w	r2, r3, #1
  403a22:	6062      	str	r2, [r4, #4]
  403a24:	50e3      	str	r3, [r4, r3]
  403a26:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  403a2a:	d217      	bcs.n	403a5c <_free_r+0x90>
  403a2c:	08db      	lsrs	r3, r3, #3
  403a2e:	1c58      	adds	r0, r3, #1
  403a30:	109a      	asrs	r2, r3, #2
  403a32:	684d      	ldr	r5, [r1, #4]
  403a34:	f851 7030 	ldr.w	r7, [r1, r0, lsl #3]
  403a38:	60a7      	str	r7, [r4, #8]
  403a3a:	2301      	movs	r3, #1
  403a3c:	4093      	lsls	r3, r2
  403a3e:	eb01 02c0 	add.w	r2, r1, r0, lsl #3
  403a42:	432b      	orrs	r3, r5
  403a44:	3a08      	subs	r2, #8
  403a46:	60e2      	str	r2, [r4, #12]
  403a48:	604b      	str	r3, [r1, #4]
  403a4a:	f841 4030 	str.w	r4, [r1, r0, lsl #3]
  403a4e:	60fc      	str	r4, [r7, #12]
  403a50:	4640      	mov	r0, r8
  403a52:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  403a56:	f000 bee3 	b.w	404820 <__malloc_unlock>
  403a5a:	4770      	bx	lr
  403a5c:	0a5a      	lsrs	r2, r3, #9
  403a5e:	2a04      	cmp	r2, #4
  403a60:	d852      	bhi.n	403b08 <_free_r+0x13c>
  403a62:	099a      	lsrs	r2, r3, #6
  403a64:	f102 0739 	add.w	r7, r2, #57	; 0x39
  403a68:	00ff      	lsls	r7, r7, #3
  403a6a:	f102 0538 	add.w	r5, r2, #56	; 0x38
  403a6e:	19c8      	adds	r0, r1, r7
  403a70:	59ca      	ldr	r2, [r1, r7]
  403a72:	3808      	subs	r0, #8
  403a74:	4290      	cmp	r0, r2
  403a76:	d04f      	beq.n	403b18 <_free_r+0x14c>
  403a78:	6851      	ldr	r1, [r2, #4]
  403a7a:	f021 0103 	bic.w	r1, r1, #3
  403a7e:	428b      	cmp	r3, r1
  403a80:	d232      	bcs.n	403ae8 <_free_r+0x11c>
  403a82:	6892      	ldr	r2, [r2, #8]
  403a84:	4290      	cmp	r0, r2
  403a86:	d1f7      	bne.n	403a78 <_free_r+0xac>
  403a88:	68c3      	ldr	r3, [r0, #12]
  403a8a:	60a0      	str	r0, [r4, #8]
  403a8c:	60e3      	str	r3, [r4, #12]
  403a8e:	609c      	str	r4, [r3, #8]
  403a90:	60c4      	str	r4, [r0, #12]
  403a92:	4640      	mov	r0, r8
  403a94:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  403a98:	f000 bec2 	b.w	404820 <__malloc_unlock>
  403a9c:	6895      	ldr	r5, [r2, #8]
  403a9e:	4f3b      	ldr	r7, [pc, #236]	; (403b8c <_free_r+0x1c0>)
  403aa0:	42bd      	cmp	r5, r7
  403aa2:	4403      	add	r3, r0
  403aa4:	d040      	beq.n	403b28 <_free_r+0x15c>
  403aa6:	68d0      	ldr	r0, [r2, #12]
  403aa8:	60e8      	str	r0, [r5, #12]
  403aaa:	f043 0201 	orr.w	r2, r3, #1
  403aae:	6085      	str	r5, [r0, #8]
  403ab0:	6062      	str	r2, [r4, #4]
  403ab2:	50e3      	str	r3, [r4, r3]
  403ab4:	e7b7      	b.n	403a26 <_free_r+0x5a>
  403ab6:	07ff      	lsls	r7, r7, #31
  403ab8:	4403      	add	r3, r0
  403aba:	d407      	bmi.n	403acc <_free_r+0x100>
  403abc:	f855 2c08 	ldr.w	r2, [r5, #-8]
  403ac0:	1aa4      	subs	r4, r4, r2
  403ac2:	4413      	add	r3, r2
  403ac4:	68a0      	ldr	r0, [r4, #8]
  403ac6:	68e2      	ldr	r2, [r4, #12]
  403ac8:	60c2      	str	r2, [r0, #12]
  403aca:	6090      	str	r0, [r2, #8]
  403acc:	4a30      	ldr	r2, [pc, #192]	; (403b90 <_free_r+0x1c4>)
  403ace:	6812      	ldr	r2, [r2, #0]
  403ad0:	f043 0001 	orr.w	r0, r3, #1
  403ad4:	4293      	cmp	r3, r2
  403ad6:	6060      	str	r0, [r4, #4]
  403ad8:	608c      	str	r4, [r1, #8]
  403ada:	d3b9      	bcc.n	403a50 <_free_r+0x84>
  403adc:	4b2d      	ldr	r3, [pc, #180]	; (403b94 <_free_r+0x1c8>)
  403ade:	4640      	mov	r0, r8
  403ae0:	6819      	ldr	r1, [r3, #0]
  403ae2:	f7ff ff23 	bl	40392c <_malloc_trim_r>
  403ae6:	e7b3      	b.n	403a50 <_free_r+0x84>
  403ae8:	4610      	mov	r0, r2
  403aea:	e7cd      	b.n	403a88 <_free_r+0xbc>
  403aec:	1811      	adds	r1, r2, r0
  403aee:	6849      	ldr	r1, [r1, #4]
  403af0:	07c9      	lsls	r1, r1, #31
  403af2:	d444      	bmi.n	403b7e <_free_r+0x1b2>
  403af4:	6891      	ldr	r1, [r2, #8]
  403af6:	68d2      	ldr	r2, [r2, #12]
  403af8:	60ca      	str	r2, [r1, #12]
  403afa:	4403      	add	r3, r0
  403afc:	f043 0001 	orr.w	r0, r3, #1
  403b00:	6091      	str	r1, [r2, #8]
  403b02:	6060      	str	r0, [r4, #4]
  403b04:	50e3      	str	r3, [r4, r3]
  403b06:	e7a3      	b.n	403a50 <_free_r+0x84>
  403b08:	2a14      	cmp	r2, #20
  403b0a:	d816      	bhi.n	403b3a <_free_r+0x16e>
  403b0c:	f102 075c 	add.w	r7, r2, #92	; 0x5c
  403b10:	00ff      	lsls	r7, r7, #3
  403b12:	f102 055b 	add.w	r5, r2, #91	; 0x5b
  403b16:	e7aa      	b.n	403a6e <_free_r+0xa2>
  403b18:	10aa      	asrs	r2, r5, #2
  403b1a:	2301      	movs	r3, #1
  403b1c:	684d      	ldr	r5, [r1, #4]
  403b1e:	4093      	lsls	r3, r2
  403b20:	432b      	orrs	r3, r5
  403b22:	604b      	str	r3, [r1, #4]
  403b24:	4603      	mov	r3, r0
  403b26:	e7b0      	b.n	403a8a <_free_r+0xbe>
  403b28:	f043 0201 	orr.w	r2, r3, #1
  403b2c:	614c      	str	r4, [r1, #20]
  403b2e:	610c      	str	r4, [r1, #16]
  403b30:	60e5      	str	r5, [r4, #12]
  403b32:	60a5      	str	r5, [r4, #8]
  403b34:	6062      	str	r2, [r4, #4]
  403b36:	50e3      	str	r3, [r4, r3]
  403b38:	e78a      	b.n	403a50 <_free_r+0x84>
  403b3a:	2a54      	cmp	r2, #84	; 0x54
  403b3c:	d806      	bhi.n	403b4c <_free_r+0x180>
  403b3e:	0b1a      	lsrs	r2, r3, #12
  403b40:	f102 076f 	add.w	r7, r2, #111	; 0x6f
  403b44:	00ff      	lsls	r7, r7, #3
  403b46:	f102 056e 	add.w	r5, r2, #110	; 0x6e
  403b4a:	e790      	b.n	403a6e <_free_r+0xa2>
  403b4c:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  403b50:	d806      	bhi.n	403b60 <_free_r+0x194>
  403b52:	0bda      	lsrs	r2, r3, #15
  403b54:	f102 0778 	add.w	r7, r2, #120	; 0x78
  403b58:	00ff      	lsls	r7, r7, #3
  403b5a:	f102 0577 	add.w	r5, r2, #119	; 0x77
  403b5e:	e786      	b.n	403a6e <_free_r+0xa2>
  403b60:	f240 5054 	movw	r0, #1364	; 0x554
  403b64:	4282      	cmp	r2, r0
  403b66:	d806      	bhi.n	403b76 <_free_r+0x1aa>
  403b68:	0c9a      	lsrs	r2, r3, #18
  403b6a:	f102 077d 	add.w	r7, r2, #125	; 0x7d
  403b6e:	00ff      	lsls	r7, r7, #3
  403b70:	f102 057c 	add.w	r5, r2, #124	; 0x7c
  403b74:	e77b      	b.n	403a6e <_free_r+0xa2>
  403b76:	f44f 777e 	mov.w	r7, #1016	; 0x3f8
  403b7a:	257e      	movs	r5, #126	; 0x7e
  403b7c:	e777      	b.n	403a6e <_free_r+0xa2>
  403b7e:	f043 0101 	orr.w	r1, r3, #1
  403b82:	6061      	str	r1, [r4, #4]
  403b84:	6013      	str	r3, [r2, #0]
  403b86:	e763      	b.n	403a50 <_free_r+0x84>
  403b88:	204005ac 	.word	0x204005ac
  403b8c:	204005b4 	.word	0x204005b4
  403b90:	204009b8 	.word	0x204009b8
  403b94:	20400a84 	.word	0x20400a84

00403b98 <__sfvwrite_r>:
  403b98:	6893      	ldr	r3, [r2, #8]
  403b9a:	2b00      	cmp	r3, #0
  403b9c:	d073      	beq.n	403c86 <__sfvwrite_r+0xee>
  403b9e:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  403ba2:	898b      	ldrh	r3, [r1, #12]
  403ba4:	b083      	sub	sp, #12
  403ba6:	460c      	mov	r4, r1
  403ba8:	0719      	lsls	r1, r3, #28
  403baa:	9000      	str	r0, [sp, #0]
  403bac:	4616      	mov	r6, r2
  403bae:	d526      	bpl.n	403bfe <__sfvwrite_r+0x66>
  403bb0:	6922      	ldr	r2, [r4, #16]
  403bb2:	b322      	cbz	r2, 403bfe <__sfvwrite_r+0x66>
  403bb4:	f013 0002 	ands.w	r0, r3, #2
  403bb8:	6835      	ldr	r5, [r6, #0]
  403bba:	d02c      	beq.n	403c16 <__sfvwrite_r+0x7e>
  403bbc:	f04f 0900 	mov.w	r9, #0
  403bc0:	4fb0      	ldr	r7, [pc, #704]	; (403e84 <__sfvwrite_r+0x2ec>)
  403bc2:	46c8      	mov	r8, r9
  403bc4:	46b2      	mov	sl, r6
  403bc6:	45b8      	cmp	r8, r7
  403bc8:	4643      	mov	r3, r8
  403bca:	464a      	mov	r2, r9
  403bcc:	bf28      	it	cs
  403bce:	463b      	movcs	r3, r7
  403bd0:	9800      	ldr	r0, [sp, #0]
  403bd2:	f1b8 0f00 	cmp.w	r8, #0
  403bd6:	d050      	beq.n	403c7a <__sfvwrite_r+0xe2>
  403bd8:	69e1      	ldr	r1, [r4, #28]
  403bda:	6a66      	ldr	r6, [r4, #36]	; 0x24
  403bdc:	47b0      	blx	r6
  403bde:	2800      	cmp	r0, #0
  403be0:	dd58      	ble.n	403c94 <__sfvwrite_r+0xfc>
  403be2:	f8da 3008 	ldr.w	r3, [sl, #8]
  403be6:	1a1b      	subs	r3, r3, r0
  403be8:	4481      	add	r9, r0
  403bea:	eba8 0800 	sub.w	r8, r8, r0
  403bee:	f8ca 3008 	str.w	r3, [sl, #8]
  403bf2:	2b00      	cmp	r3, #0
  403bf4:	d1e7      	bne.n	403bc6 <__sfvwrite_r+0x2e>
  403bf6:	2000      	movs	r0, #0
  403bf8:	b003      	add	sp, #12
  403bfa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403bfe:	4621      	mov	r1, r4
  403c00:	9800      	ldr	r0, [sp, #0]
  403c02:	f7ff fc65 	bl	4034d0 <__swsetup_r>
  403c06:	2800      	cmp	r0, #0
  403c08:	f040 8133 	bne.w	403e72 <__sfvwrite_r+0x2da>
  403c0c:	89a3      	ldrh	r3, [r4, #12]
  403c0e:	6835      	ldr	r5, [r6, #0]
  403c10:	f013 0002 	ands.w	r0, r3, #2
  403c14:	d1d2      	bne.n	403bbc <__sfvwrite_r+0x24>
  403c16:	f013 0901 	ands.w	r9, r3, #1
  403c1a:	d145      	bne.n	403ca8 <__sfvwrite_r+0x110>
  403c1c:	464f      	mov	r7, r9
  403c1e:	9601      	str	r6, [sp, #4]
  403c20:	b337      	cbz	r7, 403c70 <__sfvwrite_r+0xd8>
  403c22:	059a      	lsls	r2, r3, #22
  403c24:	f8d4 8008 	ldr.w	r8, [r4, #8]
  403c28:	f140 8083 	bpl.w	403d32 <__sfvwrite_r+0x19a>
  403c2c:	4547      	cmp	r7, r8
  403c2e:	46c3      	mov	fp, r8
  403c30:	f0c0 80ab 	bcc.w	403d8a <__sfvwrite_r+0x1f2>
  403c34:	f413 6f90 	tst.w	r3, #1152	; 0x480
  403c38:	f040 80ac 	bne.w	403d94 <__sfvwrite_r+0x1fc>
  403c3c:	6820      	ldr	r0, [r4, #0]
  403c3e:	46ba      	mov	sl, r7
  403c40:	465a      	mov	r2, fp
  403c42:	4649      	mov	r1, r9
  403c44:	f000 fd86 	bl	404754 <memmove>
  403c48:	68a2      	ldr	r2, [r4, #8]
  403c4a:	6823      	ldr	r3, [r4, #0]
  403c4c:	eba2 0208 	sub.w	r2, r2, r8
  403c50:	445b      	add	r3, fp
  403c52:	60a2      	str	r2, [r4, #8]
  403c54:	6023      	str	r3, [r4, #0]
  403c56:	9a01      	ldr	r2, [sp, #4]
  403c58:	6893      	ldr	r3, [r2, #8]
  403c5a:	eba3 030a 	sub.w	r3, r3, sl
  403c5e:	44d1      	add	r9, sl
  403c60:	eba7 070a 	sub.w	r7, r7, sl
  403c64:	6093      	str	r3, [r2, #8]
  403c66:	2b00      	cmp	r3, #0
  403c68:	d0c5      	beq.n	403bf6 <__sfvwrite_r+0x5e>
  403c6a:	89a3      	ldrh	r3, [r4, #12]
  403c6c:	2f00      	cmp	r7, #0
  403c6e:	d1d8      	bne.n	403c22 <__sfvwrite_r+0x8a>
  403c70:	f8d5 9000 	ldr.w	r9, [r5]
  403c74:	686f      	ldr	r7, [r5, #4]
  403c76:	3508      	adds	r5, #8
  403c78:	e7d2      	b.n	403c20 <__sfvwrite_r+0x88>
  403c7a:	f8d5 9000 	ldr.w	r9, [r5]
  403c7e:	f8d5 8004 	ldr.w	r8, [r5, #4]
  403c82:	3508      	adds	r5, #8
  403c84:	e79f      	b.n	403bc6 <__sfvwrite_r+0x2e>
  403c86:	2000      	movs	r0, #0
  403c88:	4770      	bx	lr
  403c8a:	4621      	mov	r1, r4
  403c8c:	9800      	ldr	r0, [sp, #0]
  403c8e:	f7ff fd33 	bl	4036f8 <_fflush_r>
  403c92:	b370      	cbz	r0, 403cf2 <__sfvwrite_r+0x15a>
  403c94:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  403c98:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  403c9c:	f04f 30ff 	mov.w	r0, #4294967295
  403ca0:	81a3      	strh	r3, [r4, #12]
  403ca2:	b003      	add	sp, #12
  403ca4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403ca8:	4681      	mov	r9, r0
  403caa:	4633      	mov	r3, r6
  403cac:	464e      	mov	r6, r9
  403cae:	46a8      	mov	r8, r5
  403cb0:	469a      	mov	sl, r3
  403cb2:	464d      	mov	r5, r9
  403cb4:	b34e      	cbz	r6, 403d0a <__sfvwrite_r+0x172>
  403cb6:	b380      	cbz	r0, 403d1a <__sfvwrite_r+0x182>
  403cb8:	6820      	ldr	r0, [r4, #0]
  403cba:	6923      	ldr	r3, [r4, #16]
  403cbc:	6962      	ldr	r2, [r4, #20]
  403cbe:	45b1      	cmp	r9, r6
  403cc0:	46cb      	mov	fp, r9
  403cc2:	bf28      	it	cs
  403cc4:	46b3      	movcs	fp, r6
  403cc6:	4298      	cmp	r0, r3
  403cc8:	465f      	mov	r7, fp
  403cca:	d904      	bls.n	403cd6 <__sfvwrite_r+0x13e>
  403ccc:	68a3      	ldr	r3, [r4, #8]
  403cce:	4413      	add	r3, r2
  403cd0:	459b      	cmp	fp, r3
  403cd2:	f300 80a6 	bgt.w	403e22 <__sfvwrite_r+0x28a>
  403cd6:	4593      	cmp	fp, r2
  403cd8:	db4b      	blt.n	403d72 <__sfvwrite_r+0x1da>
  403cda:	4613      	mov	r3, r2
  403cdc:	6a67      	ldr	r7, [r4, #36]	; 0x24
  403cde:	69e1      	ldr	r1, [r4, #28]
  403ce0:	9800      	ldr	r0, [sp, #0]
  403ce2:	462a      	mov	r2, r5
  403ce4:	47b8      	blx	r7
  403ce6:	1e07      	subs	r7, r0, #0
  403ce8:	ddd4      	ble.n	403c94 <__sfvwrite_r+0xfc>
  403cea:	ebb9 0907 	subs.w	r9, r9, r7
  403cee:	d0cc      	beq.n	403c8a <__sfvwrite_r+0xf2>
  403cf0:	2001      	movs	r0, #1
  403cf2:	f8da 3008 	ldr.w	r3, [sl, #8]
  403cf6:	1bdb      	subs	r3, r3, r7
  403cf8:	443d      	add	r5, r7
  403cfa:	1bf6      	subs	r6, r6, r7
  403cfc:	f8ca 3008 	str.w	r3, [sl, #8]
  403d00:	2b00      	cmp	r3, #0
  403d02:	f43f af78 	beq.w	403bf6 <__sfvwrite_r+0x5e>
  403d06:	2e00      	cmp	r6, #0
  403d08:	d1d5      	bne.n	403cb6 <__sfvwrite_r+0x11e>
  403d0a:	f108 0308 	add.w	r3, r8, #8
  403d0e:	e913 0060 	ldmdb	r3, {r5, r6}
  403d12:	4698      	mov	r8, r3
  403d14:	3308      	adds	r3, #8
  403d16:	2e00      	cmp	r6, #0
  403d18:	d0f9      	beq.n	403d0e <__sfvwrite_r+0x176>
  403d1a:	4632      	mov	r2, r6
  403d1c:	210a      	movs	r1, #10
  403d1e:	4628      	mov	r0, r5
  403d20:	f000 fc2e 	bl	404580 <memchr>
  403d24:	2800      	cmp	r0, #0
  403d26:	f000 80a1 	beq.w	403e6c <__sfvwrite_r+0x2d4>
  403d2a:	3001      	adds	r0, #1
  403d2c:	eba0 0905 	sub.w	r9, r0, r5
  403d30:	e7c2      	b.n	403cb8 <__sfvwrite_r+0x120>
  403d32:	6820      	ldr	r0, [r4, #0]
  403d34:	6923      	ldr	r3, [r4, #16]
  403d36:	4298      	cmp	r0, r3
  403d38:	d802      	bhi.n	403d40 <__sfvwrite_r+0x1a8>
  403d3a:	6963      	ldr	r3, [r4, #20]
  403d3c:	429f      	cmp	r7, r3
  403d3e:	d25d      	bcs.n	403dfc <__sfvwrite_r+0x264>
  403d40:	45b8      	cmp	r8, r7
  403d42:	bf28      	it	cs
  403d44:	46b8      	movcs	r8, r7
  403d46:	4642      	mov	r2, r8
  403d48:	4649      	mov	r1, r9
  403d4a:	f000 fd03 	bl	404754 <memmove>
  403d4e:	68a3      	ldr	r3, [r4, #8]
  403d50:	6822      	ldr	r2, [r4, #0]
  403d52:	eba3 0308 	sub.w	r3, r3, r8
  403d56:	4442      	add	r2, r8
  403d58:	60a3      	str	r3, [r4, #8]
  403d5a:	6022      	str	r2, [r4, #0]
  403d5c:	b10b      	cbz	r3, 403d62 <__sfvwrite_r+0x1ca>
  403d5e:	46c2      	mov	sl, r8
  403d60:	e779      	b.n	403c56 <__sfvwrite_r+0xbe>
  403d62:	4621      	mov	r1, r4
  403d64:	9800      	ldr	r0, [sp, #0]
  403d66:	f7ff fcc7 	bl	4036f8 <_fflush_r>
  403d6a:	2800      	cmp	r0, #0
  403d6c:	d192      	bne.n	403c94 <__sfvwrite_r+0xfc>
  403d6e:	46c2      	mov	sl, r8
  403d70:	e771      	b.n	403c56 <__sfvwrite_r+0xbe>
  403d72:	465a      	mov	r2, fp
  403d74:	4629      	mov	r1, r5
  403d76:	f000 fced 	bl	404754 <memmove>
  403d7a:	68a2      	ldr	r2, [r4, #8]
  403d7c:	6823      	ldr	r3, [r4, #0]
  403d7e:	eba2 020b 	sub.w	r2, r2, fp
  403d82:	445b      	add	r3, fp
  403d84:	60a2      	str	r2, [r4, #8]
  403d86:	6023      	str	r3, [r4, #0]
  403d88:	e7af      	b.n	403cea <__sfvwrite_r+0x152>
  403d8a:	6820      	ldr	r0, [r4, #0]
  403d8c:	46b8      	mov	r8, r7
  403d8e:	46ba      	mov	sl, r7
  403d90:	46bb      	mov	fp, r7
  403d92:	e755      	b.n	403c40 <__sfvwrite_r+0xa8>
  403d94:	6962      	ldr	r2, [r4, #20]
  403d96:	6820      	ldr	r0, [r4, #0]
  403d98:	6921      	ldr	r1, [r4, #16]
  403d9a:	eb02 0842 	add.w	r8, r2, r2, lsl #1
  403d9e:	eba0 0a01 	sub.w	sl, r0, r1
  403da2:	eb08 78d8 	add.w	r8, r8, r8, lsr #31
  403da6:	f10a 0001 	add.w	r0, sl, #1
  403daa:	ea4f 0868 	mov.w	r8, r8, asr #1
  403dae:	4438      	add	r0, r7
  403db0:	4540      	cmp	r0, r8
  403db2:	4642      	mov	r2, r8
  403db4:	bf84      	itt	hi
  403db6:	4680      	movhi	r8, r0
  403db8:	4642      	movhi	r2, r8
  403dba:	055b      	lsls	r3, r3, #21
  403dbc:	d544      	bpl.n	403e48 <__sfvwrite_r+0x2b0>
  403dbe:	4611      	mov	r1, r2
  403dc0:	9800      	ldr	r0, [sp, #0]
  403dc2:	f000 f913 	bl	403fec <_malloc_r>
  403dc6:	4683      	mov	fp, r0
  403dc8:	2800      	cmp	r0, #0
  403dca:	d055      	beq.n	403e78 <__sfvwrite_r+0x2e0>
  403dcc:	4652      	mov	r2, sl
  403dce:	6921      	ldr	r1, [r4, #16]
  403dd0:	f000 fc26 	bl	404620 <memcpy>
  403dd4:	89a3      	ldrh	r3, [r4, #12]
  403dd6:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
  403dda:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  403dde:	81a3      	strh	r3, [r4, #12]
  403de0:	eb0b 000a 	add.w	r0, fp, sl
  403de4:	eba8 030a 	sub.w	r3, r8, sl
  403de8:	f8c4 b010 	str.w	fp, [r4, #16]
  403dec:	f8c4 8014 	str.w	r8, [r4, #20]
  403df0:	6020      	str	r0, [r4, #0]
  403df2:	60a3      	str	r3, [r4, #8]
  403df4:	46b8      	mov	r8, r7
  403df6:	46ba      	mov	sl, r7
  403df8:	46bb      	mov	fp, r7
  403dfa:	e721      	b.n	403c40 <__sfvwrite_r+0xa8>
  403dfc:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
  403e00:	42b9      	cmp	r1, r7
  403e02:	bf28      	it	cs
  403e04:	4639      	movcs	r1, r7
  403e06:	464a      	mov	r2, r9
  403e08:	fb91 f1f3 	sdiv	r1, r1, r3
  403e0c:	9800      	ldr	r0, [sp, #0]
  403e0e:	6a66      	ldr	r6, [r4, #36]	; 0x24
  403e10:	fb03 f301 	mul.w	r3, r3, r1
  403e14:	69e1      	ldr	r1, [r4, #28]
  403e16:	47b0      	blx	r6
  403e18:	f1b0 0a00 	subs.w	sl, r0, #0
  403e1c:	f73f af1b 	bgt.w	403c56 <__sfvwrite_r+0xbe>
  403e20:	e738      	b.n	403c94 <__sfvwrite_r+0xfc>
  403e22:	461a      	mov	r2, r3
  403e24:	4629      	mov	r1, r5
  403e26:	9301      	str	r3, [sp, #4]
  403e28:	f000 fc94 	bl	404754 <memmove>
  403e2c:	6822      	ldr	r2, [r4, #0]
  403e2e:	9b01      	ldr	r3, [sp, #4]
  403e30:	9800      	ldr	r0, [sp, #0]
  403e32:	441a      	add	r2, r3
  403e34:	6022      	str	r2, [r4, #0]
  403e36:	4621      	mov	r1, r4
  403e38:	f7ff fc5e 	bl	4036f8 <_fflush_r>
  403e3c:	9b01      	ldr	r3, [sp, #4]
  403e3e:	2800      	cmp	r0, #0
  403e40:	f47f af28 	bne.w	403c94 <__sfvwrite_r+0xfc>
  403e44:	461f      	mov	r7, r3
  403e46:	e750      	b.n	403cea <__sfvwrite_r+0x152>
  403e48:	9800      	ldr	r0, [sp, #0]
  403e4a:	f000 fceb 	bl	404824 <_realloc_r>
  403e4e:	4683      	mov	fp, r0
  403e50:	2800      	cmp	r0, #0
  403e52:	d1c5      	bne.n	403de0 <__sfvwrite_r+0x248>
  403e54:	9d00      	ldr	r5, [sp, #0]
  403e56:	6921      	ldr	r1, [r4, #16]
  403e58:	4628      	mov	r0, r5
  403e5a:	f7ff fdb7 	bl	4039cc <_free_r>
  403e5e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  403e62:	220c      	movs	r2, #12
  403e64:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  403e68:	602a      	str	r2, [r5, #0]
  403e6a:	e715      	b.n	403c98 <__sfvwrite_r+0x100>
  403e6c:	f106 0901 	add.w	r9, r6, #1
  403e70:	e722      	b.n	403cb8 <__sfvwrite_r+0x120>
  403e72:	f04f 30ff 	mov.w	r0, #4294967295
  403e76:	e6bf      	b.n	403bf8 <__sfvwrite_r+0x60>
  403e78:	9a00      	ldr	r2, [sp, #0]
  403e7a:	230c      	movs	r3, #12
  403e7c:	6013      	str	r3, [r2, #0]
  403e7e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  403e82:	e709      	b.n	403c98 <__sfvwrite_r+0x100>
  403e84:	7ffffc00 	.word	0x7ffffc00

00403e88 <_fwalk_reent>:
  403e88:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  403e8c:	f510 7738 	adds.w	r7, r0, #736	; 0x2e0
  403e90:	d01f      	beq.n	403ed2 <_fwalk_reent+0x4a>
  403e92:	4688      	mov	r8, r1
  403e94:	4606      	mov	r6, r0
  403e96:	f04f 0900 	mov.w	r9, #0
  403e9a:	687d      	ldr	r5, [r7, #4]
  403e9c:	68bc      	ldr	r4, [r7, #8]
  403e9e:	3d01      	subs	r5, #1
  403ea0:	d411      	bmi.n	403ec6 <_fwalk_reent+0x3e>
  403ea2:	89a3      	ldrh	r3, [r4, #12]
  403ea4:	2b01      	cmp	r3, #1
  403ea6:	f105 35ff 	add.w	r5, r5, #4294967295
  403eaa:	d908      	bls.n	403ebe <_fwalk_reent+0x36>
  403eac:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
  403eb0:	3301      	adds	r3, #1
  403eb2:	4621      	mov	r1, r4
  403eb4:	4630      	mov	r0, r6
  403eb6:	d002      	beq.n	403ebe <_fwalk_reent+0x36>
  403eb8:	47c0      	blx	r8
  403eba:	ea49 0900 	orr.w	r9, r9, r0
  403ebe:	1c6b      	adds	r3, r5, #1
  403ec0:	f104 0468 	add.w	r4, r4, #104	; 0x68
  403ec4:	d1ed      	bne.n	403ea2 <_fwalk_reent+0x1a>
  403ec6:	683f      	ldr	r7, [r7, #0]
  403ec8:	2f00      	cmp	r7, #0
  403eca:	d1e6      	bne.n	403e9a <_fwalk_reent+0x12>
  403ecc:	4648      	mov	r0, r9
  403ece:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  403ed2:	46b9      	mov	r9, r7
  403ed4:	4648      	mov	r0, r9
  403ed6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  403eda:	bf00      	nop

00403edc <__locale_mb_cur_max>:
  403edc:	4b04      	ldr	r3, [pc, #16]	; (403ef0 <__locale_mb_cur_max+0x14>)
  403ede:	4a05      	ldr	r2, [pc, #20]	; (403ef4 <__locale_mb_cur_max+0x18>)
  403ee0:	681b      	ldr	r3, [r3, #0]
  403ee2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  403ee4:	2b00      	cmp	r3, #0
  403ee6:	bf08      	it	eq
  403ee8:	4613      	moveq	r3, r2
  403eea:	f893 0128 	ldrb.w	r0, [r3, #296]	; 0x128
  403eee:	4770      	bx	lr
  403ef0:	20400010 	.word	0x20400010
  403ef4:	20400440 	.word	0x20400440

00403ef8 <__swhatbuf_r>:
  403ef8:	b570      	push	{r4, r5, r6, lr}
  403efa:	460c      	mov	r4, r1
  403efc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  403f00:	2900      	cmp	r1, #0
  403f02:	b090      	sub	sp, #64	; 0x40
  403f04:	4615      	mov	r5, r2
  403f06:	461e      	mov	r6, r3
  403f08:	db14      	blt.n	403f34 <__swhatbuf_r+0x3c>
  403f0a:	aa01      	add	r2, sp, #4
  403f0c:	f001 f850 	bl	404fb0 <_fstat_r>
  403f10:	2800      	cmp	r0, #0
  403f12:	db0f      	blt.n	403f34 <__swhatbuf_r+0x3c>
  403f14:	9a02      	ldr	r2, [sp, #8]
  403f16:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
  403f1a:	f5a2 5200 	sub.w	r2, r2, #8192	; 0x2000
  403f1e:	fab2 f282 	clz	r2, r2
  403f22:	0952      	lsrs	r2, r2, #5
  403f24:	f44f 6380 	mov.w	r3, #1024	; 0x400
  403f28:	f44f 6000 	mov.w	r0, #2048	; 0x800
  403f2c:	6032      	str	r2, [r6, #0]
  403f2e:	602b      	str	r3, [r5, #0]
  403f30:	b010      	add	sp, #64	; 0x40
  403f32:	bd70      	pop	{r4, r5, r6, pc}
  403f34:	89a2      	ldrh	r2, [r4, #12]
  403f36:	2300      	movs	r3, #0
  403f38:	f012 0080 	ands.w	r0, r2, #128	; 0x80
  403f3c:	6033      	str	r3, [r6, #0]
  403f3e:	d004      	beq.n	403f4a <__swhatbuf_r+0x52>
  403f40:	2240      	movs	r2, #64	; 0x40
  403f42:	4618      	mov	r0, r3
  403f44:	602a      	str	r2, [r5, #0]
  403f46:	b010      	add	sp, #64	; 0x40
  403f48:	bd70      	pop	{r4, r5, r6, pc}
  403f4a:	f44f 6380 	mov.w	r3, #1024	; 0x400
  403f4e:	602b      	str	r3, [r5, #0]
  403f50:	b010      	add	sp, #64	; 0x40
  403f52:	bd70      	pop	{r4, r5, r6, pc}

00403f54 <__smakebuf_r>:
  403f54:	898a      	ldrh	r2, [r1, #12]
  403f56:	0792      	lsls	r2, r2, #30
  403f58:	460b      	mov	r3, r1
  403f5a:	d506      	bpl.n	403f6a <__smakebuf_r+0x16>
  403f5c:	f101 0243 	add.w	r2, r1, #67	; 0x43
  403f60:	2101      	movs	r1, #1
  403f62:	601a      	str	r2, [r3, #0]
  403f64:	611a      	str	r2, [r3, #16]
  403f66:	6159      	str	r1, [r3, #20]
  403f68:	4770      	bx	lr
  403f6a:	b5f0      	push	{r4, r5, r6, r7, lr}
  403f6c:	b083      	sub	sp, #12
  403f6e:	ab01      	add	r3, sp, #4
  403f70:	466a      	mov	r2, sp
  403f72:	460c      	mov	r4, r1
  403f74:	4605      	mov	r5, r0
  403f76:	f7ff ffbf 	bl	403ef8 <__swhatbuf_r>
  403f7a:	9900      	ldr	r1, [sp, #0]
  403f7c:	4606      	mov	r6, r0
  403f7e:	4628      	mov	r0, r5
  403f80:	f000 f834 	bl	403fec <_malloc_r>
  403f84:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  403f88:	b1d0      	cbz	r0, 403fc0 <__smakebuf_r+0x6c>
  403f8a:	9a01      	ldr	r2, [sp, #4]
  403f8c:	4f12      	ldr	r7, [pc, #72]	; (403fd8 <__smakebuf_r+0x84>)
  403f8e:	9900      	ldr	r1, [sp, #0]
  403f90:	63ef      	str	r7, [r5, #60]	; 0x3c
  403f92:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  403f96:	81a3      	strh	r3, [r4, #12]
  403f98:	6020      	str	r0, [r4, #0]
  403f9a:	6120      	str	r0, [r4, #16]
  403f9c:	6161      	str	r1, [r4, #20]
  403f9e:	b91a      	cbnz	r2, 403fa8 <__smakebuf_r+0x54>
  403fa0:	4333      	orrs	r3, r6
  403fa2:	81a3      	strh	r3, [r4, #12]
  403fa4:	b003      	add	sp, #12
  403fa6:	bdf0      	pop	{r4, r5, r6, r7, pc}
  403fa8:	4628      	mov	r0, r5
  403faa:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  403fae:	f001 f813 	bl	404fd8 <_isatty_r>
  403fb2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  403fb6:	2800      	cmp	r0, #0
  403fb8:	d0f2      	beq.n	403fa0 <__smakebuf_r+0x4c>
  403fba:	f043 0301 	orr.w	r3, r3, #1
  403fbe:	e7ef      	b.n	403fa0 <__smakebuf_r+0x4c>
  403fc0:	059a      	lsls	r2, r3, #22
  403fc2:	d4ef      	bmi.n	403fa4 <__smakebuf_r+0x50>
  403fc4:	f104 0243 	add.w	r2, r4, #67	; 0x43
  403fc8:	f043 0302 	orr.w	r3, r3, #2
  403fcc:	2101      	movs	r1, #1
  403fce:	81a3      	strh	r3, [r4, #12]
  403fd0:	6022      	str	r2, [r4, #0]
  403fd2:	6122      	str	r2, [r4, #16]
  403fd4:	6161      	str	r1, [r4, #20]
  403fd6:	e7e5      	b.n	403fa4 <__smakebuf_r+0x50>
  403fd8:	00403725 	.word	0x00403725

00403fdc <malloc>:
  403fdc:	4b02      	ldr	r3, [pc, #8]	; (403fe8 <malloc+0xc>)
  403fde:	4601      	mov	r1, r0
  403fe0:	6818      	ldr	r0, [r3, #0]
  403fe2:	f000 b803 	b.w	403fec <_malloc_r>
  403fe6:	bf00      	nop
  403fe8:	20400010 	.word	0x20400010

00403fec <_malloc_r>:
  403fec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  403ff0:	f101 060b 	add.w	r6, r1, #11
  403ff4:	2e16      	cmp	r6, #22
  403ff6:	b083      	sub	sp, #12
  403ff8:	4605      	mov	r5, r0
  403ffa:	f240 809e 	bls.w	40413a <_malloc_r+0x14e>
  403ffe:	f036 0607 	bics.w	r6, r6, #7
  404002:	f100 80bd 	bmi.w	404180 <_malloc_r+0x194>
  404006:	42b1      	cmp	r1, r6
  404008:	f200 80ba 	bhi.w	404180 <_malloc_r+0x194>
  40400c:	f000 fc06 	bl	40481c <__malloc_lock>
  404010:	f5b6 7ffc 	cmp.w	r6, #504	; 0x1f8
  404014:	f0c0 8293 	bcc.w	40453e <_malloc_r+0x552>
  404018:	0a73      	lsrs	r3, r6, #9
  40401a:	f000 80b8 	beq.w	40418e <_malloc_r+0x1a2>
  40401e:	2b04      	cmp	r3, #4
  404020:	f200 8179 	bhi.w	404316 <_malloc_r+0x32a>
  404024:	09b3      	lsrs	r3, r6, #6
  404026:	f103 0039 	add.w	r0, r3, #57	; 0x39
  40402a:	f103 0e38 	add.w	lr, r3, #56	; 0x38
  40402e:	00c3      	lsls	r3, r0, #3
  404030:	4fbf      	ldr	r7, [pc, #764]	; (404330 <_malloc_r+0x344>)
  404032:	443b      	add	r3, r7
  404034:	f1a3 0108 	sub.w	r1, r3, #8
  404038:	685c      	ldr	r4, [r3, #4]
  40403a:	42a1      	cmp	r1, r4
  40403c:	d106      	bne.n	40404c <_malloc_r+0x60>
  40403e:	e00c      	b.n	40405a <_malloc_r+0x6e>
  404040:	2a00      	cmp	r2, #0
  404042:	f280 80aa 	bge.w	40419a <_malloc_r+0x1ae>
  404046:	68e4      	ldr	r4, [r4, #12]
  404048:	42a1      	cmp	r1, r4
  40404a:	d006      	beq.n	40405a <_malloc_r+0x6e>
  40404c:	6863      	ldr	r3, [r4, #4]
  40404e:	f023 0303 	bic.w	r3, r3, #3
  404052:	1b9a      	subs	r2, r3, r6
  404054:	2a0f      	cmp	r2, #15
  404056:	ddf3      	ble.n	404040 <_malloc_r+0x54>
  404058:	4670      	mov	r0, lr
  40405a:	693c      	ldr	r4, [r7, #16]
  40405c:	f8df e2e4 	ldr.w	lr, [pc, #740]	; 404344 <_malloc_r+0x358>
  404060:	4574      	cmp	r4, lr
  404062:	f000 81ab 	beq.w	4043bc <_malloc_r+0x3d0>
  404066:	6863      	ldr	r3, [r4, #4]
  404068:	f023 0303 	bic.w	r3, r3, #3
  40406c:	1b9a      	subs	r2, r3, r6
  40406e:	2a0f      	cmp	r2, #15
  404070:	f300 8190 	bgt.w	404394 <_malloc_r+0x3a8>
  404074:	2a00      	cmp	r2, #0
  404076:	f8c7 e014 	str.w	lr, [r7, #20]
  40407a:	f8c7 e010 	str.w	lr, [r7, #16]
  40407e:	f280 809d 	bge.w	4041bc <_malloc_r+0x1d0>
  404082:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  404086:	f080 8161 	bcs.w	40434c <_malloc_r+0x360>
  40408a:	08db      	lsrs	r3, r3, #3
  40408c:	f103 0c01 	add.w	ip, r3, #1
  404090:	1099      	asrs	r1, r3, #2
  404092:	687a      	ldr	r2, [r7, #4]
  404094:	f857 803c 	ldr.w	r8, [r7, ip, lsl #3]
  404098:	f8c4 8008 	str.w	r8, [r4, #8]
  40409c:	2301      	movs	r3, #1
  40409e:	408b      	lsls	r3, r1
  4040a0:	eb07 01cc 	add.w	r1, r7, ip, lsl #3
  4040a4:	4313      	orrs	r3, r2
  4040a6:	3908      	subs	r1, #8
  4040a8:	60e1      	str	r1, [r4, #12]
  4040aa:	607b      	str	r3, [r7, #4]
  4040ac:	f847 403c 	str.w	r4, [r7, ip, lsl #3]
  4040b0:	f8c8 400c 	str.w	r4, [r8, #12]
  4040b4:	1082      	asrs	r2, r0, #2
  4040b6:	2401      	movs	r4, #1
  4040b8:	4094      	lsls	r4, r2
  4040ba:	429c      	cmp	r4, r3
  4040bc:	f200 808b 	bhi.w	4041d6 <_malloc_r+0x1ea>
  4040c0:	421c      	tst	r4, r3
  4040c2:	d106      	bne.n	4040d2 <_malloc_r+0xe6>
  4040c4:	f020 0003 	bic.w	r0, r0, #3
  4040c8:	0064      	lsls	r4, r4, #1
  4040ca:	421c      	tst	r4, r3
  4040cc:	f100 0004 	add.w	r0, r0, #4
  4040d0:	d0fa      	beq.n	4040c8 <_malloc_r+0xdc>
  4040d2:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
  4040d6:	46cc      	mov	ip, r9
  4040d8:	4680      	mov	r8, r0
  4040da:	f8dc 300c 	ldr.w	r3, [ip, #12]
  4040de:	459c      	cmp	ip, r3
  4040e0:	d107      	bne.n	4040f2 <_malloc_r+0x106>
  4040e2:	e16d      	b.n	4043c0 <_malloc_r+0x3d4>
  4040e4:	2a00      	cmp	r2, #0
  4040e6:	f280 817b 	bge.w	4043e0 <_malloc_r+0x3f4>
  4040ea:	68db      	ldr	r3, [r3, #12]
  4040ec:	459c      	cmp	ip, r3
  4040ee:	f000 8167 	beq.w	4043c0 <_malloc_r+0x3d4>
  4040f2:	6859      	ldr	r1, [r3, #4]
  4040f4:	f021 0103 	bic.w	r1, r1, #3
  4040f8:	1b8a      	subs	r2, r1, r6
  4040fa:	2a0f      	cmp	r2, #15
  4040fc:	ddf2      	ble.n	4040e4 <_malloc_r+0xf8>
  4040fe:	f8d3 c00c 	ldr.w	ip, [r3, #12]
  404102:	f8d3 8008 	ldr.w	r8, [r3, #8]
  404106:	9300      	str	r3, [sp, #0]
  404108:	199c      	adds	r4, r3, r6
  40410a:	4628      	mov	r0, r5
  40410c:	f046 0601 	orr.w	r6, r6, #1
  404110:	f042 0501 	orr.w	r5, r2, #1
  404114:	605e      	str	r6, [r3, #4]
  404116:	f8c8 c00c 	str.w	ip, [r8, #12]
  40411a:	f8cc 8008 	str.w	r8, [ip, #8]
  40411e:	617c      	str	r4, [r7, #20]
  404120:	613c      	str	r4, [r7, #16]
  404122:	f8c4 e00c 	str.w	lr, [r4, #12]
  404126:	f8c4 e008 	str.w	lr, [r4, #8]
  40412a:	6065      	str	r5, [r4, #4]
  40412c:	505a      	str	r2, [r3, r1]
  40412e:	f000 fb77 	bl	404820 <__malloc_unlock>
  404132:	9b00      	ldr	r3, [sp, #0]
  404134:	f103 0408 	add.w	r4, r3, #8
  404138:	e01e      	b.n	404178 <_malloc_r+0x18c>
  40413a:	2910      	cmp	r1, #16
  40413c:	d820      	bhi.n	404180 <_malloc_r+0x194>
  40413e:	f000 fb6d 	bl	40481c <__malloc_lock>
  404142:	2610      	movs	r6, #16
  404144:	2318      	movs	r3, #24
  404146:	2002      	movs	r0, #2
  404148:	4f79      	ldr	r7, [pc, #484]	; (404330 <_malloc_r+0x344>)
  40414a:	443b      	add	r3, r7
  40414c:	f1a3 0208 	sub.w	r2, r3, #8
  404150:	685c      	ldr	r4, [r3, #4]
  404152:	4294      	cmp	r4, r2
  404154:	f000 813d 	beq.w	4043d2 <_malloc_r+0x3e6>
  404158:	6863      	ldr	r3, [r4, #4]
  40415a:	68e1      	ldr	r1, [r4, #12]
  40415c:	68a6      	ldr	r6, [r4, #8]
  40415e:	f023 0303 	bic.w	r3, r3, #3
  404162:	4423      	add	r3, r4
  404164:	4628      	mov	r0, r5
  404166:	685a      	ldr	r2, [r3, #4]
  404168:	60f1      	str	r1, [r6, #12]
  40416a:	f042 0201 	orr.w	r2, r2, #1
  40416e:	608e      	str	r6, [r1, #8]
  404170:	605a      	str	r2, [r3, #4]
  404172:	f000 fb55 	bl	404820 <__malloc_unlock>
  404176:	3408      	adds	r4, #8
  404178:	4620      	mov	r0, r4
  40417a:	b003      	add	sp, #12
  40417c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404180:	2400      	movs	r4, #0
  404182:	230c      	movs	r3, #12
  404184:	4620      	mov	r0, r4
  404186:	602b      	str	r3, [r5, #0]
  404188:	b003      	add	sp, #12
  40418a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40418e:	2040      	movs	r0, #64	; 0x40
  404190:	f44f 7300 	mov.w	r3, #512	; 0x200
  404194:	f04f 0e3f 	mov.w	lr, #63	; 0x3f
  404198:	e74a      	b.n	404030 <_malloc_r+0x44>
  40419a:	4423      	add	r3, r4
  40419c:	68e1      	ldr	r1, [r4, #12]
  40419e:	685a      	ldr	r2, [r3, #4]
  4041a0:	68a6      	ldr	r6, [r4, #8]
  4041a2:	f042 0201 	orr.w	r2, r2, #1
  4041a6:	60f1      	str	r1, [r6, #12]
  4041a8:	4628      	mov	r0, r5
  4041aa:	608e      	str	r6, [r1, #8]
  4041ac:	605a      	str	r2, [r3, #4]
  4041ae:	f000 fb37 	bl	404820 <__malloc_unlock>
  4041b2:	3408      	adds	r4, #8
  4041b4:	4620      	mov	r0, r4
  4041b6:	b003      	add	sp, #12
  4041b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4041bc:	4423      	add	r3, r4
  4041be:	4628      	mov	r0, r5
  4041c0:	685a      	ldr	r2, [r3, #4]
  4041c2:	f042 0201 	orr.w	r2, r2, #1
  4041c6:	605a      	str	r2, [r3, #4]
  4041c8:	f000 fb2a 	bl	404820 <__malloc_unlock>
  4041cc:	3408      	adds	r4, #8
  4041ce:	4620      	mov	r0, r4
  4041d0:	b003      	add	sp, #12
  4041d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4041d6:	68bc      	ldr	r4, [r7, #8]
  4041d8:	6863      	ldr	r3, [r4, #4]
  4041da:	f023 0803 	bic.w	r8, r3, #3
  4041de:	45b0      	cmp	r8, r6
  4041e0:	d304      	bcc.n	4041ec <_malloc_r+0x200>
  4041e2:	eba8 0306 	sub.w	r3, r8, r6
  4041e6:	2b0f      	cmp	r3, #15
  4041e8:	f300 8085 	bgt.w	4042f6 <_malloc_r+0x30a>
  4041ec:	f8df 9158 	ldr.w	r9, [pc, #344]	; 404348 <_malloc_r+0x35c>
  4041f0:	4b50      	ldr	r3, [pc, #320]	; (404334 <_malloc_r+0x348>)
  4041f2:	f8d9 2000 	ldr.w	r2, [r9]
  4041f6:	681b      	ldr	r3, [r3, #0]
  4041f8:	3201      	adds	r2, #1
  4041fa:	4433      	add	r3, r6
  4041fc:	eb04 0a08 	add.w	sl, r4, r8
  404200:	f000 8155 	beq.w	4044ae <_malloc_r+0x4c2>
  404204:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
  404208:	330f      	adds	r3, #15
  40420a:	f423 6b7f 	bic.w	fp, r3, #4080	; 0xff0
  40420e:	f02b 0b0f 	bic.w	fp, fp, #15
  404212:	4659      	mov	r1, fp
  404214:	4628      	mov	r0, r5
  404216:	f000 fcab 	bl	404b70 <_sbrk_r>
  40421a:	1c41      	adds	r1, r0, #1
  40421c:	4602      	mov	r2, r0
  40421e:	f000 80fc 	beq.w	40441a <_malloc_r+0x42e>
  404222:	4582      	cmp	sl, r0
  404224:	f200 80f7 	bhi.w	404416 <_malloc_r+0x42a>
  404228:	4b43      	ldr	r3, [pc, #268]	; (404338 <_malloc_r+0x34c>)
  40422a:	6819      	ldr	r1, [r3, #0]
  40422c:	4459      	add	r1, fp
  40422e:	6019      	str	r1, [r3, #0]
  404230:	f000 814d 	beq.w	4044ce <_malloc_r+0x4e2>
  404234:	f8d9 0000 	ldr.w	r0, [r9]
  404238:	3001      	adds	r0, #1
  40423a:	bf1b      	ittet	ne
  40423c:	eba2 0a0a 	subne.w	sl, r2, sl
  404240:	4451      	addne	r1, sl
  404242:	f8c9 2000 	streq.w	r2, [r9]
  404246:	6019      	strne	r1, [r3, #0]
  404248:	f012 0107 	ands.w	r1, r2, #7
  40424c:	f000 8115 	beq.w	40447a <_malloc_r+0x48e>
  404250:	f1c1 0008 	rsb	r0, r1, #8
  404254:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
  404258:	4402      	add	r2, r0
  40425a:	3108      	adds	r1, #8
  40425c:	eb02 090b 	add.w	r9, r2, fp
  404260:	f3c9 090b 	ubfx	r9, r9, #0, #12
  404264:	eba1 0909 	sub.w	r9, r1, r9
  404268:	4649      	mov	r1, r9
  40426a:	4628      	mov	r0, r5
  40426c:	9301      	str	r3, [sp, #4]
  40426e:	9200      	str	r2, [sp, #0]
  404270:	f000 fc7e 	bl	404b70 <_sbrk_r>
  404274:	1c43      	adds	r3, r0, #1
  404276:	e89d 000c 	ldmia.w	sp, {r2, r3}
  40427a:	f000 8143 	beq.w	404504 <_malloc_r+0x518>
  40427e:	1a80      	subs	r0, r0, r2
  404280:	4448      	add	r0, r9
  404282:	f040 0001 	orr.w	r0, r0, #1
  404286:	6819      	ldr	r1, [r3, #0]
  404288:	60ba      	str	r2, [r7, #8]
  40428a:	4449      	add	r1, r9
  40428c:	42bc      	cmp	r4, r7
  40428e:	6050      	str	r0, [r2, #4]
  404290:	6019      	str	r1, [r3, #0]
  404292:	d017      	beq.n	4042c4 <_malloc_r+0x2d8>
  404294:	f1b8 0f0f 	cmp.w	r8, #15
  404298:	f240 80fb 	bls.w	404492 <_malloc_r+0x4a6>
  40429c:	6860      	ldr	r0, [r4, #4]
  40429e:	f1a8 020c 	sub.w	r2, r8, #12
  4042a2:	f022 0207 	bic.w	r2, r2, #7
  4042a6:	eb04 0e02 	add.w	lr, r4, r2
  4042aa:	f000 0001 	and.w	r0, r0, #1
  4042ae:	f04f 0c05 	mov.w	ip, #5
  4042b2:	4310      	orrs	r0, r2
  4042b4:	2a0f      	cmp	r2, #15
  4042b6:	6060      	str	r0, [r4, #4]
  4042b8:	f8ce c004 	str.w	ip, [lr, #4]
  4042bc:	f8ce c008 	str.w	ip, [lr, #8]
  4042c0:	f200 8117 	bhi.w	4044f2 <_malloc_r+0x506>
  4042c4:	4b1d      	ldr	r3, [pc, #116]	; (40433c <_malloc_r+0x350>)
  4042c6:	68bc      	ldr	r4, [r7, #8]
  4042c8:	681a      	ldr	r2, [r3, #0]
  4042ca:	4291      	cmp	r1, r2
  4042cc:	bf88      	it	hi
  4042ce:	6019      	strhi	r1, [r3, #0]
  4042d0:	4b1b      	ldr	r3, [pc, #108]	; (404340 <_malloc_r+0x354>)
  4042d2:	681a      	ldr	r2, [r3, #0]
  4042d4:	4291      	cmp	r1, r2
  4042d6:	6862      	ldr	r2, [r4, #4]
  4042d8:	bf88      	it	hi
  4042da:	6019      	strhi	r1, [r3, #0]
  4042dc:	f022 0203 	bic.w	r2, r2, #3
  4042e0:	4296      	cmp	r6, r2
  4042e2:	eba2 0306 	sub.w	r3, r2, r6
  4042e6:	d801      	bhi.n	4042ec <_malloc_r+0x300>
  4042e8:	2b0f      	cmp	r3, #15
  4042ea:	dc04      	bgt.n	4042f6 <_malloc_r+0x30a>
  4042ec:	4628      	mov	r0, r5
  4042ee:	f000 fa97 	bl	404820 <__malloc_unlock>
  4042f2:	2400      	movs	r4, #0
  4042f4:	e740      	b.n	404178 <_malloc_r+0x18c>
  4042f6:	19a2      	adds	r2, r4, r6
  4042f8:	f043 0301 	orr.w	r3, r3, #1
  4042fc:	f046 0601 	orr.w	r6, r6, #1
  404300:	6066      	str	r6, [r4, #4]
  404302:	4628      	mov	r0, r5
  404304:	60ba      	str	r2, [r7, #8]
  404306:	6053      	str	r3, [r2, #4]
  404308:	f000 fa8a 	bl	404820 <__malloc_unlock>
  40430c:	3408      	adds	r4, #8
  40430e:	4620      	mov	r0, r4
  404310:	b003      	add	sp, #12
  404312:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404316:	2b14      	cmp	r3, #20
  404318:	d971      	bls.n	4043fe <_malloc_r+0x412>
  40431a:	2b54      	cmp	r3, #84	; 0x54
  40431c:	f200 80a3 	bhi.w	404466 <_malloc_r+0x47a>
  404320:	0b33      	lsrs	r3, r6, #12
  404322:	f103 006f 	add.w	r0, r3, #111	; 0x6f
  404326:	f103 0e6e 	add.w	lr, r3, #110	; 0x6e
  40432a:	00c3      	lsls	r3, r0, #3
  40432c:	e680      	b.n	404030 <_malloc_r+0x44>
  40432e:	bf00      	nop
  404330:	204005ac 	.word	0x204005ac
  404334:	20400a84 	.word	0x20400a84
  404338:	20400a54 	.word	0x20400a54
  40433c:	20400a7c 	.word	0x20400a7c
  404340:	20400a80 	.word	0x20400a80
  404344:	204005b4 	.word	0x204005b4
  404348:	204009b4 	.word	0x204009b4
  40434c:	0a5a      	lsrs	r2, r3, #9
  40434e:	2a04      	cmp	r2, #4
  404350:	d95b      	bls.n	40440a <_malloc_r+0x41e>
  404352:	2a14      	cmp	r2, #20
  404354:	f200 80ae 	bhi.w	4044b4 <_malloc_r+0x4c8>
  404358:	f102 015c 	add.w	r1, r2, #92	; 0x5c
  40435c:	00c9      	lsls	r1, r1, #3
  40435e:	325b      	adds	r2, #91	; 0x5b
  404360:	eb07 0c01 	add.w	ip, r7, r1
  404364:	5879      	ldr	r1, [r7, r1]
  404366:	f1ac 0c08 	sub.w	ip, ip, #8
  40436a:	458c      	cmp	ip, r1
  40436c:	f000 8088 	beq.w	404480 <_malloc_r+0x494>
  404370:	684a      	ldr	r2, [r1, #4]
  404372:	f022 0203 	bic.w	r2, r2, #3
  404376:	4293      	cmp	r3, r2
  404378:	d273      	bcs.n	404462 <_malloc_r+0x476>
  40437a:	6889      	ldr	r1, [r1, #8]
  40437c:	458c      	cmp	ip, r1
  40437e:	d1f7      	bne.n	404370 <_malloc_r+0x384>
  404380:	f8dc 200c 	ldr.w	r2, [ip, #12]
  404384:	687b      	ldr	r3, [r7, #4]
  404386:	60e2      	str	r2, [r4, #12]
  404388:	f8c4 c008 	str.w	ip, [r4, #8]
  40438c:	6094      	str	r4, [r2, #8]
  40438e:	f8cc 400c 	str.w	r4, [ip, #12]
  404392:	e68f      	b.n	4040b4 <_malloc_r+0xc8>
  404394:	19a1      	adds	r1, r4, r6
  404396:	f046 0c01 	orr.w	ip, r6, #1
  40439a:	f042 0601 	orr.w	r6, r2, #1
  40439e:	f8c4 c004 	str.w	ip, [r4, #4]
  4043a2:	4628      	mov	r0, r5
  4043a4:	6179      	str	r1, [r7, #20]
  4043a6:	6139      	str	r1, [r7, #16]
  4043a8:	f8c1 e00c 	str.w	lr, [r1, #12]
  4043ac:	f8c1 e008 	str.w	lr, [r1, #8]
  4043b0:	604e      	str	r6, [r1, #4]
  4043b2:	50e2      	str	r2, [r4, r3]
  4043b4:	f000 fa34 	bl	404820 <__malloc_unlock>
  4043b8:	3408      	adds	r4, #8
  4043ba:	e6dd      	b.n	404178 <_malloc_r+0x18c>
  4043bc:	687b      	ldr	r3, [r7, #4]
  4043be:	e679      	b.n	4040b4 <_malloc_r+0xc8>
  4043c0:	f108 0801 	add.w	r8, r8, #1
  4043c4:	f018 0f03 	tst.w	r8, #3
  4043c8:	f10c 0c08 	add.w	ip, ip, #8
  4043cc:	f47f ae85 	bne.w	4040da <_malloc_r+0xee>
  4043d0:	e02d      	b.n	40442e <_malloc_r+0x442>
  4043d2:	68dc      	ldr	r4, [r3, #12]
  4043d4:	42a3      	cmp	r3, r4
  4043d6:	bf08      	it	eq
  4043d8:	3002      	addeq	r0, #2
  4043da:	f43f ae3e 	beq.w	40405a <_malloc_r+0x6e>
  4043de:	e6bb      	b.n	404158 <_malloc_r+0x16c>
  4043e0:	4419      	add	r1, r3
  4043e2:	461c      	mov	r4, r3
  4043e4:	684a      	ldr	r2, [r1, #4]
  4043e6:	68db      	ldr	r3, [r3, #12]
  4043e8:	f854 6f08 	ldr.w	r6, [r4, #8]!
  4043ec:	f042 0201 	orr.w	r2, r2, #1
  4043f0:	604a      	str	r2, [r1, #4]
  4043f2:	4628      	mov	r0, r5
  4043f4:	60f3      	str	r3, [r6, #12]
  4043f6:	609e      	str	r6, [r3, #8]
  4043f8:	f000 fa12 	bl	404820 <__malloc_unlock>
  4043fc:	e6bc      	b.n	404178 <_malloc_r+0x18c>
  4043fe:	f103 005c 	add.w	r0, r3, #92	; 0x5c
  404402:	f103 0e5b 	add.w	lr, r3, #91	; 0x5b
  404406:	00c3      	lsls	r3, r0, #3
  404408:	e612      	b.n	404030 <_malloc_r+0x44>
  40440a:	099a      	lsrs	r2, r3, #6
  40440c:	f102 0139 	add.w	r1, r2, #57	; 0x39
  404410:	00c9      	lsls	r1, r1, #3
  404412:	3238      	adds	r2, #56	; 0x38
  404414:	e7a4      	b.n	404360 <_malloc_r+0x374>
  404416:	42bc      	cmp	r4, r7
  404418:	d054      	beq.n	4044c4 <_malloc_r+0x4d8>
  40441a:	68bc      	ldr	r4, [r7, #8]
  40441c:	6862      	ldr	r2, [r4, #4]
  40441e:	f022 0203 	bic.w	r2, r2, #3
  404422:	e75d      	b.n	4042e0 <_malloc_r+0x2f4>
  404424:	f859 3908 	ldr.w	r3, [r9], #-8
  404428:	4599      	cmp	r9, r3
  40442a:	f040 8086 	bne.w	40453a <_malloc_r+0x54e>
  40442e:	f010 0f03 	tst.w	r0, #3
  404432:	f100 30ff 	add.w	r0, r0, #4294967295
  404436:	d1f5      	bne.n	404424 <_malloc_r+0x438>
  404438:	687b      	ldr	r3, [r7, #4]
  40443a:	ea23 0304 	bic.w	r3, r3, r4
  40443e:	607b      	str	r3, [r7, #4]
  404440:	0064      	lsls	r4, r4, #1
  404442:	429c      	cmp	r4, r3
  404444:	f63f aec7 	bhi.w	4041d6 <_malloc_r+0x1ea>
  404448:	2c00      	cmp	r4, #0
  40444a:	f43f aec4 	beq.w	4041d6 <_malloc_r+0x1ea>
  40444e:	421c      	tst	r4, r3
  404450:	4640      	mov	r0, r8
  404452:	f47f ae3e 	bne.w	4040d2 <_malloc_r+0xe6>
  404456:	0064      	lsls	r4, r4, #1
  404458:	421c      	tst	r4, r3
  40445a:	f100 0004 	add.w	r0, r0, #4
  40445e:	d0fa      	beq.n	404456 <_malloc_r+0x46a>
  404460:	e637      	b.n	4040d2 <_malloc_r+0xe6>
  404462:	468c      	mov	ip, r1
  404464:	e78c      	b.n	404380 <_malloc_r+0x394>
  404466:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  40446a:	d815      	bhi.n	404498 <_malloc_r+0x4ac>
  40446c:	0bf3      	lsrs	r3, r6, #15
  40446e:	f103 0078 	add.w	r0, r3, #120	; 0x78
  404472:	f103 0e77 	add.w	lr, r3, #119	; 0x77
  404476:	00c3      	lsls	r3, r0, #3
  404478:	e5da      	b.n	404030 <_malloc_r+0x44>
  40447a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  40447e:	e6ed      	b.n	40425c <_malloc_r+0x270>
  404480:	687b      	ldr	r3, [r7, #4]
  404482:	1092      	asrs	r2, r2, #2
  404484:	2101      	movs	r1, #1
  404486:	fa01 f202 	lsl.w	r2, r1, r2
  40448a:	4313      	orrs	r3, r2
  40448c:	607b      	str	r3, [r7, #4]
  40448e:	4662      	mov	r2, ip
  404490:	e779      	b.n	404386 <_malloc_r+0x39a>
  404492:	2301      	movs	r3, #1
  404494:	6053      	str	r3, [r2, #4]
  404496:	e729      	b.n	4042ec <_malloc_r+0x300>
  404498:	f240 5254 	movw	r2, #1364	; 0x554
  40449c:	4293      	cmp	r3, r2
  40449e:	d822      	bhi.n	4044e6 <_malloc_r+0x4fa>
  4044a0:	0cb3      	lsrs	r3, r6, #18
  4044a2:	f103 007d 	add.w	r0, r3, #125	; 0x7d
  4044a6:	f103 0e7c 	add.w	lr, r3, #124	; 0x7c
  4044aa:	00c3      	lsls	r3, r0, #3
  4044ac:	e5c0      	b.n	404030 <_malloc_r+0x44>
  4044ae:	f103 0b10 	add.w	fp, r3, #16
  4044b2:	e6ae      	b.n	404212 <_malloc_r+0x226>
  4044b4:	2a54      	cmp	r2, #84	; 0x54
  4044b6:	d829      	bhi.n	40450c <_malloc_r+0x520>
  4044b8:	0b1a      	lsrs	r2, r3, #12
  4044ba:	f102 016f 	add.w	r1, r2, #111	; 0x6f
  4044be:	00c9      	lsls	r1, r1, #3
  4044c0:	326e      	adds	r2, #110	; 0x6e
  4044c2:	e74d      	b.n	404360 <_malloc_r+0x374>
  4044c4:	4b20      	ldr	r3, [pc, #128]	; (404548 <_malloc_r+0x55c>)
  4044c6:	6819      	ldr	r1, [r3, #0]
  4044c8:	4459      	add	r1, fp
  4044ca:	6019      	str	r1, [r3, #0]
  4044cc:	e6b2      	b.n	404234 <_malloc_r+0x248>
  4044ce:	f3ca 000b 	ubfx	r0, sl, #0, #12
  4044d2:	2800      	cmp	r0, #0
  4044d4:	f47f aeae 	bne.w	404234 <_malloc_r+0x248>
  4044d8:	eb08 030b 	add.w	r3, r8, fp
  4044dc:	68ba      	ldr	r2, [r7, #8]
  4044de:	f043 0301 	orr.w	r3, r3, #1
  4044e2:	6053      	str	r3, [r2, #4]
  4044e4:	e6ee      	b.n	4042c4 <_malloc_r+0x2d8>
  4044e6:	207f      	movs	r0, #127	; 0x7f
  4044e8:	f44f 737e 	mov.w	r3, #1016	; 0x3f8
  4044ec:	f04f 0e7e 	mov.w	lr, #126	; 0x7e
  4044f0:	e59e      	b.n	404030 <_malloc_r+0x44>
  4044f2:	f104 0108 	add.w	r1, r4, #8
  4044f6:	4628      	mov	r0, r5
  4044f8:	9300      	str	r3, [sp, #0]
  4044fa:	f7ff fa67 	bl	4039cc <_free_r>
  4044fe:	9b00      	ldr	r3, [sp, #0]
  404500:	6819      	ldr	r1, [r3, #0]
  404502:	e6df      	b.n	4042c4 <_malloc_r+0x2d8>
  404504:	2001      	movs	r0, #1
  404506:	f04f 0900 	mov.w	r9, #0
  40450a:	e6bc      	b.n	404286 <_malloc_r+0x29a>
  40450c:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  404510:	d805      	bhi.n	40451e <_malloc_r+0x532>
  404512:	0bda      	lsrs	r2, r3, #15
  404514:	f102 0178 	add.w	r1, r2, #120	; 0x78
  404518:	00c9      	lsls	r1, r1, #3
  40451a:	3277      	adds	r2, #119	; 0x77
  40451c:	e720      	b.n	404360 <_malloc_r+0x374>
  40451e:	f240 5154 	movw	r1, #1364	; 0x554
  404522:	428a      	cmp	r2, r1
  404524:	d805      	bhi.n	404532 <_malloc_r+0x546>
  404526:	0c9a      	lsrs	r2, r3, #18
  404528:	f102 017d 	add.w	r1, r2, #125	; 0x7d
  40452c:	00c9      	lsls	r1, r1, #3
  40452e:	327c      	adds	r2, #124	; 0x7c
  404530:	e716      	b.n	404360 <_malloc_r+0x374>
  404532:	f44f 717e 	mov.w	r1, #1016	; 0x3f8
  404536:	227e      	movs	r2, #126	; 0x7e
  404538:	e712      	b.n	404360 <_malloc_r+0x374>
  40453a:	687b      	ldr	r3, [r7, #4]
  40453c:	e780      	b.n	404440 <_malloc_r+0x454>
  40453e:	08f0      	lsrs	r0, r6, #3
  404540:	f106 0308 	add.w	r3, r6, #8
  404544:	e600      	b.n	404148 <_malloc_r+0x15c>
  404546:	bf00      	nop
  404548:	20400a54 	.word	0x20400a54

0040454c <__ascii_mbtowc>:
  40454c:	b082      	sub	sp, #8
  40454e:	b149      	cbz	r1, 404564 <__ascii_mbtowc+0x18>
  404550:	b15a      	cbz	r2, 40456a <__ascii_mbtowc+0x1e>
  404552:	b16b      	cbz	r3, 404570 <__ascii_mbtowc+0x24>
  404554:	7813      	ldrb	r3, [r2, #0]
  404556:	600b      	str	r3, [r1, #0]
  404558:	7812      	ldrb	r2, [r2, #0]
  40455a:	1c10      	adds	r0, r2, #0
  40455c:	bf18      	it	ne
  40455e:	2001      	movne	r0, #1
  404560:	b002      	add	sp, #8
  404562:	4770      	bx	lr
  404564:	a901      	add	r1, sp, #4
  404566:	2a00      	cmp	r2, #0
  404568:	d1f3      	bne.n	404552 <__ascii_mbtowc+0x6>
  40456a:	4610      	mov	r0, r2
  40456c:	b002      	add	sp, #8
  40456e:	4770      	bx	lr
  404570:	f06f 0001 	mvn.w	r0, #1
  404574:	e7f4      	b.n	404560 <__ascii_mbtowc+0x14>
  404576:	bf00      	nop
	...

00404580 <memchr>:
  404580:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  404584:	2a10      	cmp	r2, #16
  404586:	db2b      	blt.n	4045e0 <memchr+0x60>
  404588:	f010 0f07 	tst.w	r0, #7
  40458c:	d008      	beq.n	4045a0 <memchr+0x20>
  40458e:	f810 3b01 	ldrb.w	r3, [r0], #1
  404592:	3a01      	subs	r2, #1
  404594:	428b      	cmp	r3, r1
  404596:	d02d      	beq.n	4045f4 <memchr+0x74>
  404598:	f010 0f07 	tst.w	r0, #7
  40459c:	b342      	cbz	r2, 4045f0 <memchr+0x70>
  40459e:	d1f6      	bne.n	40458e <memchr+0xe>
  4045a0:	b4f0      	push	{r4, r5, r6, r7}
  4045a2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
  4045a6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
  4045aa:	f022 0407 	bic.w	r4, r2, #7
  4045ae:	f07f 0700 	mvns.w	r7, #0
  4045b2:	2300      	movs	r3, #0
  4045b4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
  4045b8:	3c08      	subs	r4, #8
  4045ba:	ea85 0501 	eor.w	r5, r5, r1
  4045be:	ea86 0601 	eor.w	r6, r6, r1
  4045c2:	fa85 f547 	uadd8	r5, r5, r7
  4045c6:	faa3 f587 	sel	r5, r3, r7
  4045ca:	fa86 f647 	uadd8	r6, r6, r7
  4045ce:	faa5 f687 	sel	r6, r5, r7
  4045d2:	b98e      	cbnz	r6, 4045f8 <memchr+0x78>
  4045d4:	d1ee      	bne.n	4045b4 <memchr+0x34>
  4045d6:	bcf0      	pop	{r4, r5, r6, r7}
  4045d8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  4045dc:	f002 0207 	and.w	r2, r2, #7
  4045e0:	b132      	cbz	r2, 4045f0 <memchr+0x70>
  4045e2:	f810 3b01 	ldrb.w	r3, [r0], #1
  4045e6:	3a01      	subs	r2, #1
  4045e8:	ea83 0301 	eor.w	r3, r3, r1
  4045ec:	b113      	cbz	r3, 4045f4 <memchr+0x74>
  4045ee:	d1f8      	bne.n	4045e2 <memchr+0x62>
  4045f0:	2000      	movs	r0, #0
  4045f2:	4770      	bx	lr
  4045f4:	3801      	subs	r0, #1
  4045f6:	4770      	bx	lr
  4045f8:	2d00      	cmp	r5, #0
  4045fa:	bf06      	itte	eq
  4045fc:	4635      	moveq	r5, r6
  4045fe:	3803      	subeq	r0, #3
  404600:	3807      	subne	r0, #7
  404602:	f015 0f01 	tst.w	r5, #1
  404606:	d107      	bne.n	404618 <memchr+0x98>
  404608:	3001      	adds	r0, #1
  40460a:	f415 7f80 	tst.w	r5, #256	; 0x100
  40460e:	bf02      	ittt	eq
  404610:	3001      	addeq	r0, #1
  404612:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
  404616:	3001      	addeq	r0, #1
  404618:	bcf0      	pop	{r4, r5, r6, r7}
  40461a:	3801      	subs	r0, #1
  40461c:	4770      	bx	lr
  40461e:	bf00      	nop

00404620 <memcpy>:
  404620:	4684      	mov	ip, r0
  404622:	ea41 0300 	orr.w	r3, r1, r0
  404626:	f013 0303 	ands.w	r3, r3, #3
  40462a:	d16d      	bne.n	404708 <memcpy+0xe8>
  40462c:	3a40      	subs	r2, #64	; 0x40
  40462e:	d341      	bcc.n	4046b4 <memcpy+0x94>
  404630:	f851 3b04 	ldr.w	r3, [r1], #4
  404634:	f840 3b04 	str.w	r3, [r0], #4
  404638:	f851 3b04 	ldr.w	r3, [r1], #4
  40463c:	f840 3b04 	str.w	r3, [r0], #4
  404640:	f851 3b04 	ldr.w	r3, [r1], #4
  404644:	f840 3b04 	str.w	r3, [r0], #4
  404648:	f851 3b04 	ldr.w	r3, [r1], #4
  40464c:	f840 3b04 	str.w	r3, [r0], #4
  404650:	f851 3b04 	ldr.w	r3, [r1], #4
  404654:	f840 3b04 	str.w	r3, [r0], #4
  404658:	f851 3b04 	ldr.w	r3, [r1], #4
  40465c:	f840 3b04 	str.w	r3, [r0], #4
  404660:	f851 3b04 	ldr.w	r3, [r1], #4
  404664:	f840 3b04 	str.w	r3, [r0], #4
  404668:	f851 3b04 	ldr.w	r3, [r1], #4
  40466c:	f840 3b04 	str.w	r3, [r0], #4
  404670:	f851 3b04 	ldr.w	r3, [r1], #4
  404674:	f840 3b04 	str.w	r3, [r0], #4
  404678:	f851 3b04 	ldr.w	r3, [r1], #4
  40467c:	f840 3b04 	str.w	r3, [r0], #4
  404680:	f851 3b04 	ldr.w	r3, [r1], #4
  404684:	f840 3b04 	str.w	r3, [r0], #4
  404688:	f851 3b04 	ldr.w	r3, [r1], #4
  40468c:	f840 3b04 	str.w	r3, [r0], #4
  404690:	f851 3b04 	ldr.w	r3, [r1], #4
  404694:	f840 3b04 	str.w	r3, [r0], #4
  404698:	f851 3b04 	ldr.w	r3, [r1], #4
  40469c:	f840 3b04 	str.w	r3, [r0], #4
  4046a0:	f851 3b04 	ldr.w	r3, [r1], #4
  4046a4:	f840 3b04 	str.w	r3, [r0], #4
  4046a8:	f851 3b04 	ldr.w	r3, [r1], #4
  4046ac:	f840 3b04 	str.w	r3, [r0], #4
  4046b0:	3a40      	subs	r2, #64	; 0x40
  4046b2:	d2bd      	bcs.n	404630 <memcpy+0x10>
  4046b4:	3230      	adds	r2, #48	; 0x30
  4046b6:	d311      	bcc.n	4046dc <memcpy+0xbc>
  4046b8:	f851 3b04 	ldr.w	r3, [r1], #4
  4046bc:	f840 3b04 	str.w	r3, [r0], #4
  4046c0:	f851 3b04 	ldr.w	r3, [r1], #4
  4046c4:	f840 3b04 	str.w	r3, [r0], #4
  4046c8:	f851 3b04 	ldr.w	r3, [r1], #4
  4046cc:	f840 3b04 	str.w	r3, [r0], #4
  4046d0:	f851 3b04 	ldr.w	r3, [r1], #4
  4046d4:	f840 3b04 	str.w	r3, [r0], #4
  4046d8:	3a10      	subs	r2, #16
  4046da:	d2ed      	bcs.n	4046b8 <memcpy+0x98>
  4046dc:	320c      	adds	r2, #12
  4046de:	d305      	bcc.n	4046ec <memcpy+0xcc>
  4046e0:	f851 3b04 	ldr.w	r3, [r1], #4
  4046e4:	f840 3b04 	str.w	r3, [r0], #4
  4046e8:	3a04      	subs	r2, #4
  4046ea:	d2f9      	bcs.n	4046e0 <memcpy+0xc0>
  4046ec:	3204      	adds	r2, #4
  4046ee:	d008      	beq.n	404702 <memcpy+0xe2>
  4046f0:	07d2      	lsls	r2, r2, #31
  4046f2:	bf1c      	itt	ne
  4046f4:	f811 3b01 	ldrbne.w	r3, [r1], #1
  4046f8:	f800 3b01 	strbne.w	r3, [r0], #1
  4046fc:	d301      	bcc.n	404702 <memcpy+0xe2>
  4046fe:	880b      	ldrh	r3, [r1, #0]
  404700:	8003      	strh	r3, [r0, #0]
  404702:	4660      	mov	r0, ip
  404704:	4770      	bx	lr
  404706:	bf00      	nop
  404708:	2a08      	cmp	r2, #8
  40470a:	d313      	bcc.n	404734 <memcpy+0x114>
  40470c:	078b      	lsls	r3, r1, #30
  40470e:	d08d      	beq.n	40462c <memcpy+0xc>
  404710:	f010 0303 	ands.w	r3, r0, #3
  404714:	d08a      	beq.n	40462c <memcpy+0xc>
  404716:	f1c3 0304 	rsb	r3, r3, #4
  40471a:	1ad2      	subs	r2, r2, r3
  40471c:	07db      	lsls	r3, r3, #31
  40471e:	bf1c      	itt	ne
  404720:	f811 3b01 	ldrbne.w	r3, [r1], #1
  404724:	f800 3b01 	strbne.w	r3, [r0], #1
  404728:	d380      	bcc.n	40462c <memcpy+0xc>
  40472a:	f831 3b02 	ldrh.w	r3, [r1], #2
  40472e:	f820 3b02 	strh.w	r3, [r0], #2
  404732:	e77b      	b.n	40462c <memcpy+0xc>
  404734:	3a04      	subs	r2, #4
  404736:	d3d9      	bcc.n	4046ec <memcpy+0xcc>
  404738:	3a01      	subs	r2, #1
  40473a:	f811 3b01 	ldrb.w	r3, [r1], #1
  40473e:	f800 3b01 	strb.w	r3, [r0], #1
  404742:	d2f9      	bcs.n	404738 <memcpy+0x118>
  404744:	780b      	ldrb	r3, [r1, #0]
  404746:	7003      	strb	r3, [r0, #0]
  404748:	784b      	ldrb	r3, [r1, #1]
  40474a:	7043      	strb	r3, [r0, #1]
  40474c:	788b      	ldrb	r3, [r1, #2]
  40474e:	7083      	strb	r3, [r0, #2]
  404750:	4660      	mov	r0, ip
  404752:	4770      	bx	lr

00404754 <memmove>:
  404754:	4288      	cmp	r0, r1
  404756:	b5f0      	push	{r4, r5, r6, r7, lr}
  404758:	d90d      	bls.n	404776 <memmove+0x22>
  40475a:	188b      	adds	r3, r1, r2
  40475c:	4298      	cmp	r0, r3
  40475e:	d20a      	bcs.n	404776 <memmove+0x22>
  404760:	1884      	adds	r4, r0, r2
  404762:	2a00      	cmp	r2, #0
  404764:	d051      	beq.n	40480a <memmove+0xb6>
  404766:	4622      	mov	r2, r4
  404768:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  40476c:	f802 4d01 	strb.w	r4, [r2, #-1]!
  404770:	4299      	cmp	r1, r3
  404772:	d1f9      	bne.n	404768 <memmove+0x14>
  404774:	bdf0      	pop	{r4, r5, r6, r7, pc}
  404776:	2a0f      	cmp	r2, #15
  404778:	d948      	bls.n	40480c <memmove+0xb8>
  40477a:	ea41 0300 	orr.w	r3, r1, r0
  40477e:	079b      	lsls	r3, r3, #30
  404780:	d146      	bne.n	404810 <memmove+0xbc>
  404782:	f100 0410 	add.w	r4, r0, #16
  404786:	f101 0310 	add.w	r3, r1, #16
  40478a:	4615      	mov	r5, r2
  40478c:	f853 6c10 	ldr.w	r6, [r3, #-16]
  404790:	f844 6c10 	str.w	r6, [r4, #-16]
  404794:	f853 6c0c 	ldr.w	r6, [r3, #-12]
  404798:	f844 6c0c 	str.w	r6, [r4, #-12]
  40479c:	f853 6c08 	ldr.w	r6, [r3, #-8]
  4047a0:	f844 6c08 	str.w	r6, [r4, #-8]
  4047a4:	3d10      	subs	r5, #16
  4047a6:	f853 6c04 	ldr.w	r6, [r3, #-4]
  4047aa:	f844 6c04 	str.w	r6, [r4, #-4]
  4047ae:	2d0f      	cmp	r5, #15
  4047b0:	f103 0310 	add.w	r3, r3, #16
  4047b4:	f104 0410 	add.w	r4, r4, #16
  4047b8:	d8e8      	bhi.n	40478c <memmove+0x38>
  4047ba:	f1a2 0310 	sub.w	r3, r2, #16
  4047be:	f023 030f 	bic.w	r3, r3, #15
  4047c2:	f002 0e0f 	and.w	lr, r2, #15
  4047c6:	3310      	adds	r3, #16
  4047c8:	f1be 0f03 	cmp.w	lr, #3
  4047cc:	4419      	add	r1, r3
  4047ce:	4403      	add	r3, r0
  4047d0:	d921      	bls.n	404816 <memmove+0xc2>
  4047d2:	1f1e      	subs	r6, r3, #4
  4047d4:	460d      	mov	r5, r1
  4047d6:	4674      	mov	r4, lr
  4047d8:	3c04      	subs	r4, #4
  4047da:	f855 7b04 	ldr.w	r7, [r5], #4
  4047de:	f846 7f04 	str.w	r7, [r6, #4]!
  4047e2:	2c03      	cmp	r4, #3
  4047e4:	d8f8      	bhi.n	4047d8 <memmove+0x84>
  4047e6:	f1ae 0404 	sub.w	r4, lr, #4
  4047ea:	f024 0403 	bic.w	r4, r4, #3
  4047ee:	3404      	adds	r4, #4
  4047f0:	4421      	add	r1, r4
  4047f2:	4423      	add	r3, r4
  4047f4:	f002 0203 	and.w	r2, r2, #3
  4047f8:	b162      	cbz	r2, 404814 <memmove+0xc0>
  4047fa:	3b01      	subs	r3, #1
  4047fc:	440a      	add	r2, r1
  4047fe:	f811 4b01 	ldrb.w	r4, [r1], #1
  404802:	f803 4f01 	strb.w	r4, [r3, #1]!
  404806:	428a      	cmp	r2, r1
  404808:	d1f9      	bne.n	4047fe <memmove+0xaa>
  40480a:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40480c:	4603      	mov	r3, r0
  40480e:	e7f3      	b.n	4047f8 <memmove+0xa4>
  404810:	4603      	mov	r3, r0
  404812:	e7f2      	b.n	4047fa <memmove+0xa6>
  404814:	bdf0      	pop	{r4, r5, r6, r7, pc}
  404816:	4672      	mov	r2, lr
  404818:	e7ee      	b.n	4047f8 <memmove+0xa4>
  40481a:	bf00      	nop

0040481c <__malloc_lock>:
  40481c:	4770      	bx	lr
  40481e:	bf00      	nop

00404820 <__malloc_unlock>:
  404820:	4770      	bx	lr
  404822:	bf00      	nop

00404824 <_realloc_r>:
  404824:	2900      	cmp	r1, #0
  404826:	f000 8095 	beq.w	404954 <_realloc_r+0x130>
  40482a:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40482e:	460d      	mov	r5, r1
  404830:	4616      	mov	r6, r2
  404832:	b083      	sub	sp, #12
  404834:	4680      	mov	r8, r0
  404836:	f106 070b 	add.w	r7, r6, #11
  40483a:	f7ff ffef 	bl	40481c <__malloc_lock>
  40483e:	f855 ec04 	ldr.w	lr, [r5, #-4]
  404842:	2f16      	cmp	r7, #22
  404844:	f02e 0403 	bic.w	r4, lr, #3
  404848:	f1a5 0908 	sub.w	r9, r5, #8
  40484c:	d83c      	bhi.n	4048c8 <_realloc_r+0xa4>
  40484e:	2210      	movs	r2, #16
  404850:	4617      	mov	r7, r2
  404852:	42be      	cmp	r6, r7
  404854:	d83d      	bhi.n	4048d2 <_realloc_r+0xae>
  404856:	4294      	cmp	r4, r2
  404858:	da43      	bge.n	4048e2 <_realloc_r+0xbe>
  40485a:	4bc4      	ldr	r3, [pc, #784]	; (404b6c <_realloc_r+0x348>)
  40485c:	6899      	ldr	r1, [r3, #8]
  40485e:	eb09 0004 	add.w	r0, r9, r4
  404862:	4288      	cmp	r0, r1
  404864:	f000 80b4 	beq.w	4049d0 <_realloc_r+0x1ac>
  404868:	6843      	ldr	r3, [r0, #4]
  40486a:	f023 0101 	bic.w	r1, r3, #1
  40486e:	4401      	add	r1, r0
  404870:	6849      	ldr	r1, [r1, #4]
  404872:	07c9      	lsls	r1, r1, #31
  404874:	d54c      	bpl.n	404910 <_realloc_r+0xec>
  404876:	f01e 0f01 	tst.w	lr, #1
  40487a:	f000 809b 	beq.w	4049b4 <_realloc_r+0x190>
  40487e:	4631      	mov	r1, r6
  404880:	4640      	mov	r0, r8
  404882:	f7ff fbb3 	bl	403fec <_malloc_r>
  404886:	4606      	mov	r6, r0
  404888:	2800      	cmp	r0, #0
  40488a:	d03a      	beq.n	404902 <_realloc_r+0xde>
  40488c:	f855 3c04 	ldr.w	r3, [r5, #-4]
  404890:	f023 0301 	bic.w	r3, r3, #1
  404894:	444b      	add	r3, r9
  404896:	f1a0 0208 	sub.w	r2, r0, #8
  40489a:	429a      	cmp	r2, r3
  40489c:	f000 8121 	beq.w	404ae2 <_realloc_r+0x2be>
  4048a0:	1f22      	subs	r2, r4, #4
  4048a2:	2a24      	cmp	r2, #36	; 0x24
  4048a4:	f200 8107 	bhi.w	404ab6 <_realloc_r+0x292>
  4048a8:	2a13      	cmp	r2, #19
  4048aa:	f200 80db 	bhi.w	404a64 <_realloc_r+0x240>
  4048ae:	4603      	mov	r3, r0
  4048b0:	462a      	mov	r2, r5
  4048b2:	6811      	ldr	r1, [r2, #0]
  4048b4:	6019      	str	r1, [r3, #0]
  4048b6:	6851      	ldr	r1, [r2, #4]
  4048b8:	6059      	str	r1, [r3, #4]
  4048ba:	6892      	ldr	r2, [r2, #8]
  4048bc:	609a      	str	r2, [r3, #8]
  4048be:	4629      	mov	r1, r5
  4048c0:	4640      	mov	r0, r8
  4048c2:	f7ff f883 	bl	4039cc <_free_r>
  4048c6:	e01c      	b.n	404902 <_realloc_r+0xde>
  4048c8:	f027 0707 	bic.w	r7, r7, #7
  4048cc:	2f00      	cmp	r7, #0
  4048ce:	463a      	mov	r2, r7
  4048d0:	dabf      	bge.n	404852 <_realloc_r+0x2e>
  4048d2:	2600      	movs	r6, #0
  4048d4:	230c      	movs	r3, #12
  4048d6:	4630      	mov	r0, r6
  4048d8:	f8c8 3000 	str.w	r3, [r8]
  4048dc:	b003      	add	sp, #12
  4048de:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4048e2:	462e      	mov	r6, r5
  4048e4:	1be3      	subs	r3, r4, r7
  4048e6:	2b0f      	cmp	r3, #15
  4048e8:	d81e      	bhi.n	404928 <_realloc_r+0x104>
  4048ea:	f8d9 3004 	ldr.w	r3, [r9, #4]
  4048ee:	f003 0301 	and.w	r3, r3, #1
  4048f2:	4323      	orrs	r3, r4
  4048f4:	444c      	add	r4, r9
  4048f6:	f8c9 3004 	str.w	r3, [r9, #4]
  4048fa:	6863      	ldr	r3, [r4, #4]
  4048fc:	f043 0301 	orr.w	r3, r3, #1
  404900:	6063      	str	r3, [r4, #4]
  404902:	4640      	mov	r0, r8
  404904:	f7ff ff8c 	bl	404820 <__malloc_unlock>
  404908:	4630      	mov	r0, r6
  40490a:	b003      	add	sp, #12
  40490c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404910:	f023 0303 	bic.w	r3, r3, #3
  404914:	18e1      	adds	r1, r4, r3
  404916:	4291      	cmp	r1, r2
  404918:	db1f      	blt.n	40495a <_realloc_r+0x136>
  40491a:	68c3      	ldr	r3, [r0, #12]
  40491c:	6882      	ldr	r2, [r0, #8]
  40491e:	462e      	mov	r6, r5
  404920:	60d3      	str	r3, [r2, #12]
  404922:	460c      	mov	r4, r1
  404924:	609a      	str	r2, [r3, #8]
  404926:	e7dd      	b.n	4048e4 <_realloc_r+0xc0>
  404928:	f8d9 2004 	ldr.w	r2, [r9, #4]
  40492c:	eb09 0107 	add.w	r1, r9, r7
  404930:	f002 0201 	and.w	r2, r2, #1
  404934:	444c      	add	r4, r9
  404936:	f043 0301 	orr.w	r3, r3, #1
  40493a:	4317      	orrs	r7, r2
  40493c:	f8c9 7004 	str.w	r7, [r9, #4]
  404940:	604b      	str	r3, [r1, #4]
  404942:	6863      	ldr	r3, [r4, #4]
  404944:	f043 0301 	orr.w	r3, r3, #1
  404948:	3108      	adds	r1, #8
  40494a:	6063      	str	r3, [r4, #4]
  40494c:	4640      	mov	r0, r8
  40494e:	f7ff f83d 	bl	4039cc <_free_r>
  404952:	e7d6      	b.n	404902 <_realloc_r+0xde>
  404954:	4611      	mov	r1, r2
  404956:	f7ff bb49 	b.w	403fec <_malloc_r>
  40495a:	f01e 0f01 	tst.w	lr, #1
  40495e:	d18e      	bne.n	40487e <_realloc_r+0x5a>
  404960:	f855 1c08 	ldr.w	r1, [r5, #-8]
  404964:	eba9 0a01 	sub.w	sl, r9, r1
  404968:	f8da 1004 	ldr.w	r1, [sl, #4]
  40496c:	f021 0103 	bic.w	r1, r1, #3
  404970:	440b      	add	r3, r1
  404972:	4423      	add	r3, r4
  404974:	4293      	cmp	r3, r2
  404976:	db25      	blt.n	4049c4 <_realloc_r+0x1a0>
  404978:	68c2      	ldr	r2, [r0, #12]
  40497a:	6881      	ldr	r1, [r0, #8]
  40497c:	4656      	mov	r6, sl
  40497e:	60ca      	str	r2, [r1, #12]
  404980:	6091      	str	r1, [r2, #8]
  404982:	f8da 100c 	ldr.w	r1, [sl, #12]
  404986:	f856 0f08 	ldr.w	r0, [r6, #8]!
  40498a:	1f22      	subs	r2, r4, #4
  40498c:	2a24      	cmp	r2, #36	; 0x24
  40498e:	60c1      	str	r1, [r0, #12]
  404990:	6088      	str	r0, [r1, #8]
  404992:	f200 8094 	bhi.w	404abe <_realloc_r+0x29a>
  404996:	2a13      	cmp	r2, #19
  404998:	d96f      	bls.n	404a7a <_realloc_r+0x256>
  40499a:	6829      	ldr	r1, [r5, #0]
  40499c:	f8ca 1008 	str.w	r1, [sl, #8]
  4049a0:	6869      	ldr	r1, [r5, #4]
  4049a2:	f8ca 100c 	str.w	r1, [sl, #12]
  4049a6:	2a1b      	cmp	r2, #27
  4049a8:	f200 80a2 	bhi.w	404af0 <_realloc_r+0x2cc>
  4049ac:	3508      	adds	r5, #8
  4049ae:	f10a 0210 	add.w	r2, sl, #16
  4049b2:	e063      	b.n	404a7c <_realloc_r+0x258>
  4049b4:	f855 3c08 	ldr.w	r3, [r5, #-8]
  4049b8:	eba9 0a03 	sub.w	sl, r9, r3
  4049bc:	f8da 1004 	ldr.w	r1, [sl, #4]
  4049c0:	f021 0103 	bic.w	r1, r1, #3
  4049c4:	1863      	adds	r3, r4, r1
  4049c6:	4293      	cmp	r3, r2
  4049c8:	f6ff af59 	blt.w	40487e <_realloc_r+0x5a>
  4049cc:	4656      	mov	r6, sl
  4049ce:	e7d8      	b.n	404982 <_realloc_r+0x15e>
  4049d0:	6841      	ldr	r1, [r0, #4]
  4049d2:	f021 0b03 	bic.w	fp, r1, #3
  4049d6:	44a3      	add	fp, r4
  4049d8:	f107 0010 	add.w	r0, r7, #16
  4049dc:	4583      	cmp	fp, r0
  4049de:	da56      	bge.n	404a8e <_realloc_r+0x26a>
  4049e0:	f01e 0f01 	tst.w	lr, #1
  4049e4:	f47f af4b 	bne.w	40487e <_realloc_r+0x5a>
  4049e8:	f855 1c08 	ldr.w	r1, [r5, #-8]
  4049ec:	eba9 0a01 	sub.w	sl, r9, r1
  4049f0:	f8da 1004 	ldr.w	r1, [sl, #4]
  4049f4:	f021 0103 	bic.w	r1, r1, #3
  4049f8:	448b      	add	fp, r1
  4049fa:	4558      	cmp	r0, fp
  4049fc:	dce2      	bgt.n	4049c4 <_realloc_r+0x1a0>
  4049fe:	4656      	mov	r6, sl
  404a00:	f8da 100c 	ldr.w	r1, [sl, #12]
  404a04:	f856 0f08 	ldr.w	r0, [r6, #8]!
  404a08:	1f22      	subs	r2, r4, #4
  404a0a:	2a24      	cmp	r2, #36	; 0x24
  404a0c:	60c1      	str	r1, [r0, #12]
  404a0e:	6088      	str	r0, [r1, #8]
  404a10:	f200 808f 	bhi.w	404b32 <_realloc_r+0x30e>
  404a14:	2a13      	cmp	r2, #19
  404a16:	f240 808a 	bls.w	404b2e <_realloc_r+0x30a>
  404a1a:	6829      	ldr	r1, [r5, #0]
  404a1c:	f8ca 1008 	str.w	r1, [sl, #8]
  404a20:	6869      	ldr	r1, [r5, #4]
  404a22:	f8ca 100c 	str.w	r1, [sl, #12]
  404a26:	2a1b      	cmp	r2, #27
  404a28:	f200 808a 	bhi.w	404b40 <_realloc_r+0x31c>
  404a2c:	3508      	adds	r5, #8
  404a2e:	f10a 0210 	add.w	r2, sl, #16
  404a32:	6829      	ldr	r1, [r5, #0]
  404a34:	6011      	str	r1, [r2, #0]
  404a36:	6869      	ldr	r1, [r5, #4]
  404a38:	6051      	str	r1, [r2, #4]
  404a3a:	68a9      	ldr	r1, [r5, #8]
  404a3c:	6091      	str	r1, [r2, #8]
  404a3e:	eb0a 0107 	add.w	r1, sl, r7
  404a42:	ebab 0207 	sub.w	r2, fp, r7
  404a46:	f042 0201 	orr.w	r2, r2, #1
  404a4a:	6099      	str	r1, [r3, #8]
  404a4c:	604a      	str	r2, [r1, #4]
  404a4e:	f8da 3004 	ldr.w	r3, [sl, #4]
  404a52:	f003 0301 	and.w	r3, r3, #1
  404a56:	431f      	orrs	r7, r3
  404a58:	4640      	mov	r0, r8
  404a5a:	f8ca 7004 	str.w	r7, [sl, #4]
  404a5e:	f7ff fedf 	bl	404820 <__malloc_unlock>
  404a62:	e751      	b.n	404908 <_realloc_r+0xe4>
  404a64:	682b      	ldr	r3, [r5, #0]
  404a66:	6003      	str	r3, [r0, #0]
  404a68:	686b      	ldr	r3, [r5, #4]
  404a6a:	6043      	str	r3, [r0, #4]
  404a6c:	2a1b      	cmp	r2, #27
  404a6e:	d82d      	bhi.n	404acc <_realloc_r+0x2a8>
  404a70:	f100 0308 	add.w	r3, r0, #8
  404a74:	f105 0208 	add.w	r2, r5, #8
  404a78:	e71b      	b.n	4048b2 <_realloc_r+0x8e>
  404a7a:	4632      	mov	r2, r6
  404a7c:	6829      	ldr	r1, [r5, #0]
  404a7e:	6011      	str	r1, [r2, #0]
  404a80:	6869      	ldr	r1, [r5, #4]
  404a82:	6051      	str	r1, [r2, #4]
  404a84:	68a9      	ldr	r1, [r5, #8]
  404a86:	6091      	str	r1, [r2, #8]
  404a88:	461c      	mov	r4, r3
  404a8a:	46d1      	mov	r9, sl
  404a8c:	e72a      	b.n	4048e4 <_realloc_r+0xc0>
  404a8e:	eb09 0107 	add.w	r1, r9, r7
  404a92:	ebab 0b07 	sub.w	fp, fp, r7
  404a96:	f04b 0201 	orr.w	r2, fp, #1
  404a9a:	6099      	str	r1, [r3, #8]
  404a9c:	604a      	str	r2, [r1, #4]
  404a9e:	f855 3c04 	ldr.w	r3, [r5, #-4]
  404aa2:	f003 0301 	and.w	r3, r3, #1
  404aa6:	431f      	orrs	r7, r3
  404aa8:	4640      	mov	r0, r8
  404aaa:	f845 7c04 	str.w	r7, [r5, #-4]
  404aae:	f7ff feb7 	bl	404820 <__malloc_unlock>
  404ab2:	462e      	mov	r6, r5
  404ab4:	e728      	b.n	404908 <_realloc_r+0xe4>
  404ab6:	4629      	mov	r1, r5
  404ab8:	f7ff fe4c 	bl	404754 <memmove>
  404abc:	e6ff      	b.n	4048be <_realloc_r+0x9a>
  404abe:	4629      	mov	r1, r5
  404ac0:	4630      	mov	r0, r6
  404ac2:	461c      	mov	r4, r3
  404ac4:	46d1      	mov	r9, sl
  404ac6:	f7ff fe45 	bl	404754 <memmove>
  404aca:	e70b      	b.n	4048e4 <_realloc_r+0xc0>
  404acc:	68ab      	ldr	r3, [r5, #8]
  404ace:	6083      	str	r3, [r0, #8]
  404ad0:	68eb      	ldr	r3, [r5, #12]
  404ad2:	60c3      	str	r3, [r0, #12]
  404ad4:	2a24      	cmp	r2, #36	; 0x24
  404ad6:	d017      	beq.n	404b08 <_realloc_r+0x2e4>
  404ad8:	f100 0310 	add.w	r3, r0, #16
  404adc:	f105 0210 	add.w	r2, r5, #16
  404ae0:	e6e7      	b.n	4048b2 <_realloc_r+0x8e>
  404ae2:	f850 3c04 	ldr.w	r3, [r0, #-4]
  404ae6:	f023 0303 	bic.w	r3, r3, #3
  404aea:	441c      	add	r4, r3
  404aec:	462e      	mov	r6, r5
  404aee:	e6f9      	b.n	4048e4 <_realloc_r+0xc0>
  404af0:	68a9      	ldr	r1, [r5, #8]
  404af2:	f8ca 1010 	str.w	r1, [sl, #16]
  404af6:	68e9      	ldr	r1, [r5, #12]
  404af8:	f8ca 1014 	str.w	r1, [sl, #20]
  404afc:	2a24      	cmp	r2, #36	; 0x24
  404afe:	d00c      	beq.n	404b1a <_realloc_r+0x2f6>
  404b00:	3510      	adds	r5, #16
  404b02:	f10a 0218 	add.w	r2, sl, #24
  404b06:	e7b9      	b.n	404a7c <_realloc_r+0x258>
  404b08:	692b      	ldr	r3, [r5, #16]
  404b0a:	6103      	str	r3, [r0, #16]
  404b0c:	696b      	ldr	r3, [r5, #20]
  404b0e:	6143      	str	r3, [r0, #20]
  404b10:	f105 0218 	add.w	r2, r5, #24
  404b14:	f100 0318 	add.w	r3, r0, #24
  404b18:	e6cb      	b.n	4048b2 <_realloc_r+0x8e>
  404b1a:	692a      	ldr	r2, [r5, #16]
  404b1c:	f8ca 2018 	str.w	r2, [sl, #24]
  404b20:	696a      	ldr	r2, [r5, #20]
  404b22:	f8ca 201c 	str.w	r2, [sl, #28]
  404b26:	3518      	adds	r5, #24
  404b28:	f10a 0220 	add.w	r2, sl, #32
  404b2c:	e7a6      	b.n	404a7c <_realloc_r+0x258>
  404b2e:	4632      	mov	r2, r6
  404b30:	e77f      	b.n	404a32 <_realloc_r+0x20e>
  404b32:	4629      	mov	r1, r5
  404b34:	4630      	mov	r0, r6
  404b36:	9301      	str	r3, [sp, #4]
  404b38:	f7ff fe0c 	bl	404754 <memmove>
  404b3c:	9b01      	ldr	r3, [sp, #4]
  404b3e:	e77e      	b.n	404a3e <_realloc_r+0x21a>
  404b40:	68a9      	ldr	r1, [r5, #8]
  404b42:	f8ca 1010 	str.w	r1, [sl, #16]
  404b46:	68e9      	ldr	r1, [r5, #12]
  404b48:	f8ca 1014 	str.w	r1, [sl, #20]
  404b4c:	2a24      	cmp	r2, #36	; 0x24
  404b4e:	d003      	beq.n	404b58 <_realloc_r+0x334>
  404b50:	3510      	adds	r5, #16
  404b52:	f10a 0218 	add.w	r2, sl, #24
  404b56:	e76c      	b.n	404a32 <_realloc_r+0x20e>
  404b58:	692a      	ldr	r2, [r5, #16]
  404b5a:	f8ca 2018 	str.w	r2, [sl, #24]
  404b5e:	696a      	ldr	r2, [r5, #20]
  404b60:	f8ca 201c 	str.w	r2, [sl, #28]
  404b64:	3518      	adds	r5, #24
  404b66:	f10a 0220 	add.w	r2, sl, #32
  404b6a:	e762      	b.n	404a32 <_realloc_r+0x20e>
  404b6c:	204005ac 	.word	0x204005ac

00404b70 <_sbrk_r>:
  404b70:	b538      	push	{r3, r4, r5, lr}
  404b72:	4c07      	ldr	r4, [pc, #28]	; (404b90 <_sbrk_r+0x20>)
  404b74:	2300      	movs	r3, #0
  404b76:	4605      	mov	r5, r0
  404b78:	4608      	mov	r0, r1
  404b7a:	6023      	str	r3, [r4, #0]
  404b7c:	f7fc ff50 	bl	401a20 <_sbrk>
  404b80:	1c43      	adds	r3, r0, #1
  404b82:	d000      	beq.n	404b86 <_sbrk_r+0x16>
  404b84:	bd38      	pop	{r3, r4, r5, pc}
  404b86:	6823      	ldr	r3, [r4, #0]
  404b88:	2b00      	cmp	r3, #0
  404b8a:	d0fb      	beq.n	404b84 <_sbrk_r+0x14>
  404b8c:	602b      	str	r3, [r5, #0]
  404b8e:	bd38      	pop	{r3, r4, r5, pc}
  404b90:	20400a94 	.word	0x20400a94

00404b94 <__sread>:
  404b94:	b510      	push	{r4, lr}
  404b96:	460c      	mov	r4, r1
  404b98:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  404b9c:	f000 fa44 	bl	405028 <_read_r>
  404ba0:	2800      	cmp	r0, #0
  404ba2:	db03      	blt.n	404bac <__sread+0x18>
  404ba4:	6d23      	ldr	r3, [r4, #80]	; 0x50
  404ba6:	4403      	add	r3, r0
  404ba8:	6523      	str	r3, [r4, #80]	; 0x50
  404baa:	bd10      	pop	{r4, pc}
  404bac:	89a3      	ldrh	r3, [r4, #12]
  404bae:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  404bb2:	81a3      	strh	r3, [r4, #12]
  404bb4:	bd10      	pop	{r4, pc}
  404bb6:	bf00      	nop

00404bb8 <__swrite>:
  404bb8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  404bbc:	4616      	mov	r6, r2
  404bbe:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
  404bc2:	461f      	mov	r7, r3
  404bc4:	05d3      	lsls	r3, r2, #23
  404bc6:	460c      	mov	r4, r1
  404bc8:	4605      	mov	r5, r0
  404bca:	d507      	bpl.n	404bdc <__swrite+0x24>
  404bcc:	2200      	movs	r2, #0
  404bce:	2302      	movs	r3, #2
  404bd0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  404bd4:	f000 fa12 	bl	404ffc <_lseek_r>
  404bd8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  404bdc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  404be0:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
  404be4:	81a2      	strh	r2, [r4, #12]
  404be6:	463b      	mov	r3, r7
  404be8:	4632      	mov	r2, r6
  404bea:	4628      	mov	r0, r5
  404bec:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  404bf0:	f000 b924 	b.w	404e3c <_write_r>

00404bf4 <__sseek>:
  404bf4:	b510      	push	{r4, lr}
  404bf6:	460c      	mov	r4, r1
  404bf8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  404bfc:	f000 f9fe 	bl	404ffc <_lseek_r>
  404c00:	89a3      	ldrh	r3, [r4, #12]
  404c02:	1c42      	adds	r2, r0, #1
  404c04:	bf0e      	itee	eq
  404c06:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
  404c0a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
  404c0e:	6520      	strne	r0, [r4, #80]	; 0x50
  404c10:	81a3      	strh	r3, [r4, #12]
  404c12:	bd10      	pop	{r4, pc}

00404c14 <__sclose>:
  404c14:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  404c18:	f000 b978 	b.w	404f0c <_close_r>
	...

00404c40 <strlen>:
  404c40:	f890 f000 	pld	[r0]
  404c44:	e96d 4502 	strd	r4, r5, [sp, #-8]!
  404c48:	f020 0107 	bic.w	r1, r0, #7
  404c4c:	f06f 0c00 	mvn.w	ip, #0
  404c50:	f010 0407 	ands.w	r4, r0, #7
  404c54:	f891 f020 	pld	[r1, #32]
  404c58:	f040 8049 	bne.w	404cee <strlen+0xae>
  404c5c:	f04f 0400 	mov.w	r4, #0
  404c60:	f06f 0007 	mvn.w	r0, #7
  404c64:	e9d1 2300 	ldrd	r2, r3, [r1]
  404c68:	f891 f040 	pld	[r1, #64]	; 0x40
  404c6c:	f100 0008 	add.w	r0, r0, #8
  404c70:	fa82 f24c 	uadd8	r2, r2, ip
  404c74:	faa4 f28c 	sel	r2, r4, ip
  404c78:	fa83 f34c 	uadd8	r3, r3, ip
  404c7c:	faa2 f38c 	sel	r3, r2, ip
  404c80:	bb4b      	cbnz	r3, 404cd6 <strlen+0x96>
  404c82:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
  404c86:	fa82 f24c 	uadd8	r2, r2, ip
  404c8a:	f100 0008 	add.w	r0, r0, #8
  404c8e:	faa4 f28c 	sel	r2, r4, ip
  404c92:	fa83 f34c 	uadd8	r3, r3, ip
  404c96:	faa2 f38c 	sel	r3, r2, ip
  404c9a:	b9e3      	cbnz	r3, 404cd6 <strlen+0x96>
  404c9c:	e9d1 2304 	ldrd	r2, r3, [r1, #16]
  404ca0:	fa82 f24c 	uadd8	r2, r2, ip
  404ca4:	f100 0008 	add.w	r0, r0, #8
  404ca8:	faa4 f28c 	sel	r2, r4, ip
  404cac:	fa83 f34c 	uadd8	r3, r3, ip
  404cb0:	faa2 f38c 	sel	r3, r2, ip
  404cb4:	b97b      	cbnz	r3, 404cd6 <strlen+0x96>
  404cb6:	e9d1 2306 	ldrd	r2, r3, [r1, #24]
  404cba:	f101 0120 	add.w	r1, r1, #32
  404cbe:	fa82 f24c 	uadd8	r2, r2, ip
  404cc2:	f100 0008 	add.w	r0, r0, #8
  404cc6:	faa4 f28c 	sel	r2, r4, ip
  404cca:	fa83 f34c 	uadd8	r3, r3, ip
  404cce:	faa2 f38c 	sel	r3, r2, ip
  404cd2:	2b00      	cmp	r3, #0
  404cd4:	d0c6      	beq.n	404c64 <strlen+0x24>
  404cd6:	2a00      	cmp	r2, #0
  404cd8:	bf04      	itt	eq
  404cda:	3004      	addeq	r0, #4
  404cdc:	461a      	moveq	r2, r3
  404cde:	ba12      	rev	r2, r2
  404ce0:	fab2 f282 	clz	r2, r2
  404ce4:	e8fd 4502 	ldrd	r4, r5, [sp], #8
  404ce8:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
  404cec:	4770      	bx	lr
  404cee:	e9d1 2300 	ldrd	r2, r3, [r1]
  404cf2:	f004 0503 	and.w	r5, r4, #3
  404cf6:	f1c4 0000 	rsb	r0, r4, #0
  404cfa:	ea4f 05c5 	mov.w	r5, r5, lsl #3
  404cfe:	f014 0f04 	tst.w	r4, #4
  404d02:	f891 f040 	pld	[r1, #64]	; 0x40
  404d06:	fa0c f505 	lsl.w	r5, ip, r5
  404d0a:	ea62 0205 	orn	r2, r2, r5
  404d0e:	bf1c      	itt	ne
  404d10:	ea63 0305 	ornne	r3, r3, r5
  404d14:	4662      	movne	r2, ip
  404d16:	f04f 0400 	mov.w	r4, #0
  404d1a:	e7a9      	b.n	404c70 <strlen+0x30>

00404d1c <__swbuf_r>:
  404d1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  404d1e:	460d      	mov	r5, r1
  404d20:	4614      	mov	r4, r2
  404d22:	4606      	mov	r6, r0
  404d24:	b110      	cbz	r0, 404d2c <__swbuf_r+0x10>
  404d26:	6b83      	ldr	r3, [r0, #56]	; 0x38
  404d28:	2b00      	cmp	r3, #0
  404d2a:	d04b      	beq.n	404dc4 <__swbuf_r+0xa8>
  404d2c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  404d30:	69a3      	ldr	r3, [r4, #24]
  404d32:	60a3      	str	r3, [r4, #8]
  404d34:	b291      	uxth	r1, r2
  404d36:	0708      	lsls	r0, r1, #28
  404d38:	d539      	bpl.n	404dae <__swbuf_r+0x92>
  404d3a:	6923      	ldr	r3, [r4, #16]
  404d3c:	2b00      	cmp	r3, #0
  404d3e:	d036      	beq.n	404dae <__swbuf_r+0x92>
  404d40:	b2ed      	uxtb	r5, r5
  404d42:	0489      	lsls	r1, r1, #18
  404d44:	462f      	mov	r7, r5
  404d46:	d515      	bpl.n	404d74 <__swbuf_r+0x58>
  404d48:	6822      	ldr	r2, [r4, #0]
  404d4a:	6961      	ldr	r1, [r4, #20]
  404d4c:	1ad3      	subs	r3, r2, r3
  404d4e:	428b      	cmp	r3, r1
  404d50:	da1c      	bge.n	404d8c <__swbuf_r+0x70>
  404d52:	3301      	adds	r3, #1
  404d54:	68a1      	ldr	r1, [r4, #8]
  404d56:	1c50      	adds	r0, r2, #1
  404d58:	3901      	subs	r1, #1
  404d5a:	60a1      	str	r1, [r4, #8]
  404d5c:	6020      	str	r0, [r4, #0]
  404d5e:	7015      	strb	r5, [r2, #0]
  404d60:	6962      	ldr	r2, [r4, #20]
  404d62:	429a      	cmp	r2, r3
  404d64:	d01a      	beq.n	404d9c <__swbuf_r+0x80>
  404d66:	89a3      	ldrh	r3, [r4, #12]
  404d68:	07db      	lsls	r3, r3, #31
  404d6a:	d501      	bpl.n	404d70 <__swbuf_r+0x54>
  404d6c:	2d0a      	cmp	r5, #10
  404d6e:	d015      	beq.n	404d9c <__swbuf_r+0x80>
  404d70:	4638      	mov	r0, r7
  404d72:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  404d74:	6e61      	ldr	r1, [r4, #100]	; 0x64
  404d76:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  404d7a:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
  404d7e:	81a2      	strh	r2, [r4, #12]
  404d80:	6822      	ldr	r2, [r4, #0]
  404d82:	6661      	str	r1, [r4, #100]	; 0x64
  404d84:	6961      	ldr	r1, [r4, #20]
  404d86:	1ad3      	subs	r3, r2, r3
  404d88:	428b      	cmp	r3, r1
  404d8a:	dbe2      	blt.n	404d52 <__swbuf_r+0x36>
  404d8c:	4621      	mov	r1, r4
  404d8e:	4630      	mov	r0, r6
  404d90:	f7fe fcb2 	bl	4036f8 <_fflush_r>
  404d94:	b940      	cbnz	r0, 404da8 <__swbuf_r+0x8c>
  404d96:	6822      	ldr	r2, [r4, #0]
  404d98:	2301      	movs	r3, #1
  404d9a:	e7db      	b.n	404d54 <__swbuf_r+0x38>
  404d9c:	4621      	mov	r1, r4
  404d9e:	4630      	mov	r0, r6
  404da0:	f7fe fcaa 	bl	4036f8 <_fflush_r>
  404da4:	2800      	cmp	r0, #0
  404da6:	d0e3      	beq.n	404d70 <__swbuf_r+0x54>
  404da8:	f04f 37ff 	mov.w	r7, #4294967295
  404dac:	e7e0      	b.n	404d70 <__swbuf_r+0x54>
  404dae:	4621      	mov	r1, r4
  404db0:	4630      	mov	r0, r6
  404db2:	f7fe fb8d 	bl	4034d0 <__swsetup_r>
  404db6:	2800      	cmp	r0, #0
  404db8:	d1f6      	bne.n	404da8 <__swbuf_r+0x8c>
  404dba:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  404dbe:	6923      	ldr	r3, [r4, #16]
  404dc0:	b291      	uxth	r1, r2
  404dc2:	e7bd      	b.n	404d40 <__swbuf_r+0x24>
  404dc4:	f7fe fd2c 	bl	403820 <__sinit>
  404dc8:	e7b0      	b.n	404d2c <__swbuf_r+0x10>
  404dca:	bf00      	nop

00404dcc <_wcrtomb_r>:
  404dcc:	b5f0      	push	{r4, r5, r6, r7, lr}
  404dce:	4606      	mov	r6, r0
  404dd0:	b085      	sub	sp, #20
  404dd2:	461f      	mov	r7, r3
  404dd4:	b189      	cbz	r1, 404dfa <_wcrtomb_r+0x2e>
  404dd6:	4c10      	ldr	r4, [pc, #64]	; (404e18 <_wcrtomb_r+0x4c>)
  404dd8:	4d10      	ldr	r5, [pc, #64]	; (404e1c <_wcrtomb_r+0x50>)
  404dda:	6824      	ldr	r4, [r4, #0]
  404ddc:	6b64      	ldr	r4, [r4, #52]	; 0x34
  404dde:	2c00      	cmp	r4, #0
  404de0:	bf08      	it	eq
  404de2:	462c      	moveq	r4, r5
  404de4:	f8d4 40e0 	ldr.w	r4, [r4, #224]	; 0xe0
  404de8:	47a0      	blx	r4
  404dea:	1c43      	adds	r3, r0, #1
  404dec:	d103      	bne.n	404df6 <_wcrtomb_r+0x2a>
  404dee:	2200      	movs	r2, #0
  404df0:	238a      	movs	r3, #138	; 0x8a
  404df2:	603a      	str	r2, [r7, #0]
  404df4:	6033      	str	r3, [r6, #0]
  404df6:	b005      	add	sp, #20
  404df8:	bdf0      	pop	{r4, r5, r6, r7, pc}
  404dfa:	460c      	mov	r4, r1
  404dfc:	4906      	ldr	r1, [pc, #24]	; (404e18 <_wcrtomb_r+0x4c>)
  404dfe:	4a07      	ldr	r2, [pc, #28]	; (404e1c <_wcrtomb_r+0x50>)
  404e00:	6809      	ldr	r1, [r1, #0]
  404e02:	6b49      	ldr	r1, [r1, #52]	; 0x34
  404e04:	2900      	cmp	r1, #0
  404e06:	bf08      	it	eq
  404e08:	4611      	moveq	r1, r2
  404e0a:	4622      	mov	r2, r4
  404e0c:	f8d1 40e0 	ldr.w	r4, [r1, #224]	; 0xe0
  404e10:	a901      	add	r1, sp, #4
  404e12:	47a0      	blx	r4
  404e14:	e7e9      	b.n	404dea <_wcrtomb_r+0x1e>
  404e16:	bf00      	nop
  404e18:	20400010 	.word	0x20400010
  404e1c:	20400440 	.word	0x20400440

00404e20 <__ascii_wctomb>:
  404e20:	b121      	cbz	r1, 404e2c <__ascii_wctomb+0xc>
  404e22:	2aff      	cmp	r2, #255	; 0xff
  404e24:	d804      	bhi.n	404e30 <__ascii_wctomb+0x10>
  404e26:	700a      	strb	r2, [r1, #0]
  404e28:	2001      	movs	r0, #1
  404e2a:	4770      	bx	lr
  404e2c:	4608      	mov	r0, r1
  404e2e:	4770      	bx	lr
  404e30:	238a      	movs	r3, #138	; 0x8a
  404e32:	6003      	str	r3, [r0, #0]
  404e34:	f04f 30ff 	mov.w	r0, #4294967295
  404e38:	4770      	bx	lr
  404e3a:	bf00      	nop

00404e3c <_write_r>:
  404e3c:	b570      	push	{r4, r5, r6, lr}
  404e3e:	460d      	mov	r5, r1
  404e40:	4c08      	ldr	r4, [pc, #32]	; (404e64 <_write_r+0x28>)
  404e42:	4611      	mov	r1, r2
  404e44:	4606      	mov	r6, r0
  404e46:	461a      	mov	r2, r3
  404e48:	4628      	mov	r0, r5
  404e4a:	2300      	movs	r3, #0
  404e4c:	6023      	str	r3, [r4, #0]
  404e4e:	f7fb fb95 	bl	40057c <_write>
  404e52:	1c43      	adds	r3, r0, #1
  404e54:	d000      	beq.n	404e58 <_write_r+0x1c>
  404e56:	bd70      	pop	{r4, r5, r6, pc}
  404e58:	6823      	ldr	r3, [r4, #0]
  404e5a:	2b00      	cmp	r3, #0
  404e5c:	d0fb      	beq.n	404e56 <_write_r+0x1a>
  404e5e:	6033      	str	r3, [r6, #0]
  404e60:	bd70      	pop	{r4, r5, r6, pc}
  404e62:	bf00      	nop
  404e64:	20400a94 	.word	0x20400a94

00404e68 <__register_exitproc>:
  404e68:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  404e6c:	4c25      	ldr	r4, [pc, #148]	; (404f04 <__register_exitproc+0x9c>)
  404e6e:	6825      	ldr	r5, [r4, #0]
  404e70:	f8d5 4148 	ldr.w	r4, [r5, #328]	; 0x148
  404e74:	4606      	mov	r6, r0
  404e76:	4688      	mov	r8, r1
  404e78:	4692      	mov	sl, r2
  404e7a:	4699      	mov	r9, r3
  404e7c:	b3c4      	cbz	r4, 404ef0 <__register_exitproc+0x88>
  404e7e:	6860      	ldr	r0, [r4, #4]
  404e80:	281f      	cmp	r0, #31
  404e82:	dc17      	bgt.n	404eb4 <__register_exitproc+0x4c>
  404e84:	1c43      	adds	r3, r0, #1
  404e86:	b176      	cbz	r6, 404ea6 <__register_exitproc+0x3e>
  404e88:	eb04 0580 	add.w	r5, r4, r0, lsl #2
  404e8c:	2201      	movs	r2, #1
  404e8e:	f8c5 a088 	str.w	sl, [r5, #136]	; 0x88
  404e92:	f8d4 1188 	ldr.w	r1, [r4, #392]	; 0x188
  404e96:	4082      	lsls	r2, r0
  404e98:	4311      	orrs	r1, r2
  404e9a:	2e02      	cmp	r6, #2
  404e9c:	f8c4 1188 	str.w	r1, [r4, #392]	; 0x188
  404ea0:	f8c5 9108 	str.w	r9, [r5, #264]	; 0x108
  404ea4:	d01e      	beq.n	404ee4 <__register_exitproc+0x7c>
  404ea6:	3002      	adds	r0, #2
  404ea8:	6063      	str	r3, [r4, #4]
  404eaa:	f844 8020 	str.w	r8, [r4, r0, lsl #2]
  404eae:	2000      	movs	r0, #0
  404eb0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  404eb4:	4b14      	ldr	r3, [pc, #80]	; (404f08 <__register_exitproc+0xa0>)
  404eb6:	b303      	cbz	r3, 404efa <__register_exitproc+0x92>
  404eb8:	f44f 70c8 	mov.w	r0, #400	; 0x190
  404ebc:	f7ff f88e 	bl	403fdc <malloc>
  404ec0:	4604      	mov	r4, r0
  404ec2:	b1d0      	cbz	r0, 404efa <__register_exitproc+0x92>
  404ec4:	f8d5 3148 	ldr.w	r3, [r5, #328]	; 0x148
  404ec8:	2700      	movs	r7, #0
  404eca:	e880 0088 	stmia.w	r0, {r3, r7}
  404ece:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
  404ed2:	4638      	mov	r0, r7
  404ed4:	2301      	movs	r3, #1
  404ed6:	f8c4 7188 	str.w	r7, [r4, #392]	; 0x188
  404eda:	f8c4 718c 	str.w	r7, [r4, #396]	; 0x18c
  404ede:	2e00      	cmp	r6, #0
  404ee0:	d0e1      	beq.n	404ea6 <__register_exitproc+0x3e>
  404ee2:	e7d1      	b.n	404e88 <__register_exitproc+0x20>
  404ee4:	f8d4 118c 	ldr.w	r1, [r4, #396]	; 0x18c
  404ee8:	430a      	orrs	r2, r1
  404eea:	f8c4 218c 	str.w	r2, [r4, #396]	; 0x18c
  404eee:	e7da      	b.n	404ea6 <__register_exitproc+0x3e>
  404ef0:	f505 74a6 	add.w	r4, r5, #332	; 0x14c
  404ef4:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
  404ef8:	e7c1      	b.n	404e7e <__register_exitproc+0x16>
  404efa:	f04f 30ff 	mov.w	r0, #4294967295
  404efe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  404f02:	bf00      	nop
  404f04:	00405088 	.word	0x00405088
  404f08:	00403fdd 	.word	0x00403fdd

00404f0c <_close_r>:
  404f0c:	b538      	push	{r3, r4, r5, lr}
  404f0e:	4c07      	ldr	r4, [pc, #28]	; (404f2c <_close_r+0x20>)
  404f10:	2300      	movs	r3, #0
  404f12:	4605      	mov	r5, r0
  404f14:	4608      	mov	r0, r1
  404f16:	6023      	str	r3, [r4, #0]
  404f18:	f7fc fdae 	bl	401a78 <_close>
  404f1c:	1c43      	adds	r3, r0, #1
  404f1e:	d000      	beq.n	404f22 <_close_r+0x16>
  404f20:	bd38      	pop	{r3, r4, r5, pc}
  404f22:	6823      	ldr	r3, [r4, #0]
  404f24:	2b00      	cmp	r3, #0
  404f26:	d0fb      	beq.n	404f20 <_close_r+0x14>
  404f28:	602b      	str	r3, [r5, #0]
  404f2a:	bd38      	pop	{r3, r4, r5, pc}
  404f2c:	20400a94 	.word	0x20400a94

00404f30 <_fclose_r>:
  404f30:	b570      	push	{r4, r5, r6, lr}
  404f32:	b139      	cbz	r1, 404f44 <_fclose_r+0x14>
  404f34:	4605      	mov	r5, r0
  404f36:	460c      	mov	r4, r1
  404f38:	b108      	cbz	r0, 404f3e <_fclose_r+0xe>
  404f3a:	6b83      	ldr	r3, [r0, #56]	; 0x38
  404f3c:	b383      	cbz	r3, 404fa0 <_fclose_r+0x70>
  404f3e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  404f42:	b913      	cbnz	r3, 404f4a <_fclose_r+0x1a>
  404f44:	2600      	movs	r6, #0
  404f46:	4630      	mov	r0, r6
  404f48:	bd70      	pop	{r4, r5, r6, pc}
  404f4a:	4621      	mov	r1, r4
  404f4c:	4628      	mov	r0, r5
  404f4e:	f7fe fb33 	bl	4035b8 <__sflush_r>
  404f52:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  404f54:	4606      	mov	r6, r0
  404f56:	b133      	cbz	r3, 404f66 <_fclose_r+0x36>
  404f58:	69e1      	ldr	r1, [r4, #28]
  404f5a:	4628      	mov	r0, r5
  404f5c:	4798      	blx	r3
  404f5e:	2800      	cmp	r0, #0
  404f60:	bfb8      	it	lt
  404f62:	f04f 36ff 	movlt.w	r6, #4294967295
  404f66:	89a3      	ldrh	r3, [r4, #12]
  404f68:	061b      	lsls	r3, r3, #24
  404f6a:	d41c      	bmi.n	404fa6 <_fclose_r+0x76>
  404f6c:	6b21      	ldr	r1, [r4, #48]	; 0x30
  404f6e:	b141      	cbz	r1, 404f82 <_fclose_r+0x52>
  404f70:	f104 0340 	add.w	r3, r4, #64	; 0x40
  404f74:	4299      	cmp	r1, r3
  404f76:	d002      	beq.n	404f7e <_fclose_r+0x4e>
  404f78:	4628      	mov	r0, r5
  404f7a:	f7fe fd27 	bl	4039cc <_free_r>
  404f7e:	2300      	movs	r3, #0
  404f80:	6323      	str	r3, [r4, #48]	; 0x30
  404f82:	6c61      	ldr	r1, [r4, #68]	; 0x44
  404f84:	b121      	cbz	r1, 404f90 <_fclose_r+0x60>
  404f86:	4628      	mov	r0, r5
  404f88:	f7fe fd20 	bl	4039cc <_free_r>
  404f8c:	2300      	movs	r3, #0
  404f8e:	6463      	str	r3, [r4, #68]	; 0x44
  404f90:	f7fe fc4c 	bl	40382c <__sfp_lock_acquire>
  404f94:	2300      	movs	r3, #0
  404f96:	81a3      	strh	r3, [r4, #12]
  404f98:	f7fe fc4a 	bl	403830 <__sfp_lock_release>
  404f9c:	4630      	mov	r0, r6
  404f9e:	bd70      	pop	{r4, r5, r6, pc}
  404fa0:	f7fe fc3e 	bl	403820 <__sinit>
  404fa4:	e7cb      	b.n	404f3e <_fclose_r+0xe>
  404fa6:	6921      	ldr	r1, [r4, #16]
  404fa8:	4628      	mov	r0, r5
  404faa:	f7fe fd0f 	bl	4039cc <_free_r>
  404fae:	e7dd      	b.n	404f6c <_fclose_r+0x3c>

00404fb0 <_fstat_r>:
  404fb0:	b538      	push	{r3, r4, r5, lr}
  404fb2:	460b      	mov	r3, r1
  404fb4:	4c07      	ldr	r4, [pc, #28]	; (404fd4 <_fstat_r+0x24>)
  404fb6:	4605      	mov	r5, r0
  404fb8:	4611      	mov	r1, r2
  404fba:	4618      	mov	r0, r3
  404fbc:	2300      	movs	r3, #0
  404fbe:	6023      	str	r3, [r4, #0]
  404fc0:	f7fc fd66 	bl	401a90 <_fstat>
  404fc4:	1c43      	adds	r3, r0, #1
  404fc6:	d000      	beq.n	404fca <_fstat_r+0x1a>
  404fc8:	bd38      	pop	{r3, r4, r5, pc}
  404fca:	6823      	ldr	r3, [r4, #0]
  404fcc:	2b00      	cmp	r3, #0
  404fce:	d0fb      	beq.n	404fc8 <_fstat_r+0x18>
  404fd0:	602b      	str	r3, [r5, #0]
  404fd2:	bd38      	pop	{r3, r4, r5, pc}
  404fd4:	20400a94 	.word	0x20400a94

00404fd8 <_isatty_r>:
  404fd8:	b538      	push	{r3, r4, r5, lr}
  404fda:	4c07      	ldr	r4, [pc, #28]	; (404ff8 <_isatty_r+0x20>)
  404fdc:	2300      	movs	r3, #0
  404fde:	4605      	mov	r5, r0
  404fe0:	4608      	mov	r0, r1
  404fe2:	6023      	str	r3, [r4, #0]
  404fe4:	f7fc fd64 	bl	401ab0 <_isatty>
  404fe8:	1c43      	adds	r3, r0, #1
  404fea:	d000      	beq.n	404fee <_isatty_r+0x16>
  404fec:	bd38      	pop	{r3, r4, r5, pc}
  404fee:	6823      	ldr	r3, [r4, #0]
  404ff0:	2b00      	cmp	r3, #0
  404ff2:	d0fb      	beq.n	404fec <_isatty_r+0x14>
  404ff4:	602b      	str	r3, [r5, #0]
  404ff6:	bd38      	pop	{r3, r4, r5, pc}
  404ff8:	20400a94 	.word	0x20400a94

00404ffc <_lseek_r>:
  404ffc:	b570      	push	{r4, r5, r6, lr}
  404ffe:	460d      	mov	r5, r1
  405000:	4c08      	ldr	r4, [pc, #32]	; (405024 <_lseek_r+0x28>)
  405002:	4611      	mov	r1, r2
  405004:	4606      	mov	r6, r0
  405006:	461a      	mov	r2, r3
  405008:	4628      	mov	r0, r5
  40500a:	2300      	movs	r3, #0
  40500c:	6023      	str	r3, [r4, #0]
  40500e:	f7fc fd5a 	bl	401ac6 <_lseek>
  405012:	1c43      	adds	r3, r0, #1
  405014:	d000      	beq.n	405018 <_lseek_r+0x1c>
  405016:	bd70      	pop	{r4, r5, r6, pc}
  405018:	6823      	ldr	r3, [r4, #0]
  40501a:	2b00      	cmp	r3, #0
  40501c:	d0fb      	beq.n	405016 <_lseek_r+0x1a>
  40501e:	6033      	str	r3, [r6, #0]
  405020:	bd70      	pop	{r4, r5, r6, pc}
  405022:	bf00      	nop
  405024:	20400a94 	.word	0x20400a94

00405028 <_read_r>:
  405028:	b570      	push	{r4, r5, r6, lr}
  40502a:	460d      	mov	r5, r1
  40502c:	4c08      	ldr	r4, [pc, #32]	; (405050 <_read_r+0x28>)
  40502e:	4611      	mov	r1, r2
  405030:	4606      	mov	r6, r0
  405032:	461a      	mov	r2, r3
  405034:	4628      	mov	r0, r5
  405036:	2300      	movs	r3, #0
  405038:	6023      	str	r3, [r4, #0]
  40503a:	f7fb fa75 	bl	400528 <_read>
  40503e:	1c43      	adds	r3, r0, #1
  405040:	d000      	beq.n	405044 <_read_r+0x1c>
  405042:	bd70      	pop	{r4, r5, r6, pc}
  405044:	6823      	ldr	r3, [r4, #0]
  405046:	2b00      	cmp	r3, #0
  405048:	d0fb      	beq.n	405042 <_read_r+0x1a>
  40504a:	6033      	str	r3, [r6, #0]
  40504c:	bd70      	pop	{r4, r5, r6, pc}
  40504e:	bf00      	nop
  405050:	20400a94 	.word	0x20400a94
  405054:	0001c200 	.word	0x0001c200
  405058:	000000c0 	.word	0x000000c0
  40505c:	00000800 	.word	0x00000800
  405060:	00000000 	.word	0x00000000
  405064:	20616c4f 	.word	0x20616c4f
  405068:	65636f76 	.word	0x65636f76
  40506c:	00000000 	.word	0x00000000
  405070:	0a207325 	.word	0x0a207325
  405074:	00000000 	.word	0x00000000
  405078:	00002580 	.word	0x00002580
  40507c:	000000c0 	.word	0x000000c0
  405080:	00000800 	.word	0x00000800
  405084:	00000000 	.word	0x00000000

00405088 <_global_impure_ptr>:
  405088:	20400018 33323130 37363534 42413938     ..@ 0123456789AB
  405098:	46454443 00000000 33323130 37363534     CDEF....01234567
  4050a8:	62613938 66656463 00000000 6c756e28     89abcdef....(nul
  4050b8:	0000296c                                l)..

004050bc <blanks.7202>:
  4050bc:	20202020 20202020 20202020 20202020                     

004050cc <zeroes.7203>:
  4050cc:	30303030 30303030 30303030 30303030     0000000000000000
  4050dc:	00000043 49534f50 00000058 0000002e     C...POSIX.......

004050ec <_ctype_>:
  4050ec:	20202000 20202020 28282020 20282828     .         ((((( 
  4050fc:	20202020 20202020 20202020 20202020                     
  40510c:	10108820 10101010 10101010 10101010      ...............
  40511c:	04040410 04040404 10040404 10101010     ................
  40512c:	41411010 41414141 01010101 01010101     ..AAAAAA........
  40513c:	01010101 01010101 01010101 10101010     ................
  40514c:	42421010 42424242 02020202 02020202     ..BBBBBB........
  40515c:	02020202 02020202 02020202 10101010     ................
  40516c:	00000020 00000000 00000000 00000000      ...............
	...

004051f0 <_init>:
  4051f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4051f2:	bf00      	nop
  4051f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
  4051f6:	bc08      	pop	{r3}
  4051f8:	469e      	mov	lr, r3
  4051fa:	4770      	bx	lr

004051fc <__init_array_start>:
  4051fc:	00403599 	.word	0x00403599

00405200 <__frame_dummy_init_array_entry>:
  405200:	00400165                                e.@.

00405204 <_fini>:
  405204:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  405206:	bf00      	nop
  405208:	bcf8      	pop	{r3, r4, r5, r6, r7}
  40520a:	bc08      	pop	{r3}
  40520c:	469e      	mov	lr, r3
  40520e:	4770      	bx	lr

00405210 <__fini_array_start>:
  405210:	00400141 	.word	0x00400141

Disassembly of section .relocate:

20400000 <portable_delay_cycles>:
RAMFUNC
void portable_delay_cycles(unsigned long n)
{
	UNUSED(n);

	__asm (
20400000:	f3bf 8f5f 	dmb	sy
20400004:	3801      	subs	r0, #1
20400006:	d1fb      	bne.n	20400000 <portable_delay_cycles>
20400008:	4770      	bx	lr

2040000a <g_interrupt_enabled>:
2040000a:	0001                                        ..

2040000c <SystemCoreClock>:
2040000c:	0900 003d                                   ..=.

20400010 <_impure_ptr>:
20400010:	0018 2040 0000 0000                         ..@ ....

20400018 <impure_data>:
20400018:	0000 0000 0304 2040 036c 2040 03d4 2040     ......@ l.@ ..@ 
	...
204000c0:	0001 0000 0000 0000 330e abcd 1234 e66d     .........3..4.m.
204000d0:	deec 0005 000b 0000 0000 0000 0000 0000     ................
	...

20400440 <__global_locale>:
20400440:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20400460:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20400480:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
204004a0:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
204004c0:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
204004e0:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20400500:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20400520:	4e21 0040 454d 0040 0000 0000 50ec 0040     !N@.ME@......P@.
20400530:	50e8 0040 509c 0040 509c 0040 509c 0040     .P@..P@..P@..P@.
20400540:	509c 0040 509c 0040 509c 0040 509c 0040     .P@..P@..P@..P@.
20400550:	509c 0040 509c 0040 ffff ffff ffff ffff     .P@..P@.........
20400560:	ffff ffff ffff 0000 0001 5341 4943 0049     ..........ASCII.
	...
20400588:	0000 5341 4943 0049 0000 0000 0000 0000     ..ASCII.........
	...

204005ac <__malloc_av_>:
	...
204005b4:	05ac 2040 05ac 2040 05b4 2040 05b4 2040     ..@ ..@ ..@ ..@ 
204005c4:	05bc 2040 05bc 2040 05c4 2040 05c4 2040     ..@ ..@ ..@ ..@ 
204005d4:	05cc 2040 05cc 2040 05d4 2040 05d4 2040     ..@ ..@ ..@ ..@ 
204005e4:	05dc 2040 05dc 2040 05e4 2040 05e4 2040     ..@ ..@ ..@ ..@ 
204005f4:	05ec 2040 05ec 2040 05f4 2040 05f4 2040     ..@ ..@ ..@ ..@ 
20400604:	05fc 2040 05fc 2040 0604 2040 0604 2040     ..@ ..@ ..@ ..@ 
20400614:	060c 2040 060c 2040 0614 2040 0614 2040     ..@ ..@ ..@ ..@ 
20400624:	061c 2040 061c 2040 0624 2040 0624 2040     ..@ ..@ $.@ $.@ 
20400634:	062c 2040 062c 2040 0634 2040 0634 2040     ,.@ ,.@ 4.@ 4.@ 
20400644:	063c 2040 063c 2040 0644 2040 0644 2040     <.@ <.@ D.@ D.@ 
20400654:	064c 2040 064c 2040 0654 2040 0654 2040     L.@ L.@ T.@ T.@ 
20400664:	065c 2040 065c 2040 0664 2040 0664 2040     \.@ \.@ d.@ d.@ 
20400674:	066c 2040 066c 2040 0674 2040 0674 2040     l.@ l.@ t.@ t.@ 
20400684:	067c 2040 067c 2040 0684 2040 0684 2040     |.@ |.@ ..@ ..@ 
20400694:	068c 2040 068c 2040 0694 2040 0694 2040     ..@ ..@ ..@ ..@ 
204006a4:	069c 2040 069c 2040 06a4 2040 06a4 2040     ..@ ..@ ..@ ..@ 
204006b4:	06ac 2040 06ac 2040 06b4 2040 06b4 2040     ..@ ..@ ..@ ..@ 
204006c4:	06bc 2040 06bc 2040 06c4 2040 06c4 2040     ..@ ..@ ..@ ..@ 
204006d4:	06cc 2040 06cc 2040 06d4 2040 06d4 2040     ..@ ..@ ..@ ..@ 
204006e4:	06dc 2040 06dc 2040 06e4 2040 06e4 2040     ..@ ..@ ..@ ..@ 
204006f4:	06ec 2040 06ec 2040 06f4 2040 06f4 2040     ..@ ..@ ..@ ..@ 
20400704:	06fc 2040 06fc 2040 0704 2040 0704 2040     ..@ ..@ ..@ ..@ 
20400714:	070c 2040 070c 2040 0714 2040 0714 2040     ..@ ..@ ..@ ..@ 
20400724:	071c 2040 071c 2040 0724 2040 0724 2040     ..@ ..@ $.@ $.@ 
20400734:	072c 2040 072c 2040 0734 2040 0734 2040     ,.@ ,.@ 4.@ 4.@ 
20400744:	073c 2040 073c 2040 0744 2040 0744 2040     <.@ <.@ D.@ D.@ 
20400754:	074c 2040 074c 2040 0754 2040 0754 2040     L.@ L.@ T.@ T.@ 
20400764:	075c 2040 075c 2040 0764 2040 0764 2040     \.@ \.@ d.@ d.@ 
20400774:	076c 2040 076c 2040 0774 2040 0774 2040     l.@ l.@ t.@ t.@ 
20400784:	077c 2040 077c 2040 0784 2040 0784 2040     |.@ |.@ ..@ ..@ 
20400794:	078c 2040 078c 2040 0794 2040 0794 2040     ..@ ..@ ..@ ..@ 
204007a4:	079c 2040 079c 2040 07a4 2040 07a4 2040     ..@ ..@ ..@ ..@ 
204007b4:	07ac 2040 07ac 2040 07b4 2040 07b4 2040     ..@ ..@ ..@ ..@ 
204007c4:	07bc 2040 07bc 2040 07c4 2040 07c4 2040     ..@ ..@ ..@ ..@ 
204007d4:	07cc 2040 07cc 2040 07d4 2040 07d4 2040     ..@ ..@ ..@ ..@ 
204007e4:	07dc 2040 07dc 2040 07e4 2040 07e4 2040     ..@ ..@ ..@ ..@ 
204007f4:	07ec 2040 07ec 2040 07f4 2040 07f4 2040     ..@ ..@ ..@ ..@ 
20400804:	07fc 2040 07fc 2040 0804 2040 0804 2040     ..@ ..@ ..@ ..@ 
20400814:	080c 2040 080c 2040 0814 2040 0814 2040     ..@ ..@ ..@ ..@ 
20400824:	081c 2040 081c 2040 0824 2040 0824 2040     ..@ ..@ $.@ $.@ 
20400834:	082c 2040 082c 2040 0834 2040 0834 2040     ,.@ ,.@ 4.@ 4.@ 
20400844:	083c 2040 083c 2040 0844 2040 0844 2040     <.@ <.@ D.@ D.@ 
20400854:	084c 2040 084c 2040 0854 2040 0854 2040     L.@ L.@ T.@ T.@ 
20400864:	085c 2040 085c 2040 0864 2040 0864 2040     \.@ \.@ d.@ d.@ 
20400874:	086c 2040 086c 2040 0874 2040 0874 2040     l.@ l.@ t.@ t.@ 
20400884:	087c 2040 087c 2040 0884 2040 0884 2040     |.@ |.@ ..@ ..@ 
20400894:	088c 2040 088c 2040 0894 2040 0894 2040     ..@ ..@ ..@ ..@ 
204008a4:	089c 2040 089c 2040 08a4 2040 08a4 2040     ..@ ..@ ..@ ..@ 
204008b4:	08ac 2040 08ac 2040 08b4 2040 08b4 2040     ..@ ..@ ..@ ..@ 
204008c4:	08bc 2040 08bc 2040 08c4 2040 08c4 2040     ..@ ..@ ..@ ..@ 
204008d4:	08cc 2040 08cc 2040 08d4 2040 08d4 2040     ..@ ..@ ..@ ..@ 
204008e4:	08dc 2040 08dc 2040 08e4 2040 08e4 2040     ..@ ..@ ..@ ..@ 
204008f4:	08ec 2040 08ec 2040 08f4 2040 08f4 2040     ..@ ..@ ..@ ..@ 
20400904:	08fc 2040 08fc 2040 0904 2040 0904 2040     ..@ ..@ ..@ ..@ 
20400914:	090c 2040 090c 2040 0914 2040 0914 2040     ..@ ..@ ..@ ..@ 
20400924:	091c 2040 091c 2040 0924 2040 0924 2040     ..@ ..@ $.@ $.@ 
20400934:	092c 2040 092c 2040 0934 2040 0934 2040     ,.@ ,.@ 4.@ 4.@ 
20400944:	093c 2040 093c 2040 0944 2040 0944 2040     <.@ <.@ D.@ D.@ 
20400954:	094c 2040 094c 2040 0954 2040 0954 2040     L.@ L.@ T.@ T.@ 
20400964:	095c 2040 095c 2040 0964 2040 0964 2040     \.@ \.@ d.@ d.@ 
20400974:	096c 2040 096c 2040 0974 2040 0974 2040     l.@ l.@ t.@ t.@ 
20400984:	097c 2040 097c 2040 0984 2040 0984 2040     |.@ |.@ ..@ ..@ 
20400994:	098c 2040 098c 2040 0994 2040 0994 2040     ..@ ..@ ..@ ..@ 
204009a4:	099c 2040 099c 2040 09a4 2040 09a4 2040     ..@ ..@ ..@ ..@ 

204009b4 <__malloc_sbrk_base>:
204009b4:	ffff ffff                                   ....

204009b8 <__malloc_trim_threshold>:
204009b8:	0000 0002                                   ....
