<stg><name>merge_arrays.19</name>


<trans_list>

<trans id="81" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="32" op_0_bw="32">
<![CDATA[
entry:0 %i2_13 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i2_13"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="32" op_0_bw="32">
<![CDATA[
entry:1 %f1_53 = alloca i32 1

]]></Node>
<StgValue><ssdm name="f1_53"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="24" op_0_bw="32">
<![CDATA[
entry:2 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="32" op_0_bw="32">
<![CDATA[
entry:3 %f2_01 = alloca i32 1

]]></Node>
<StgValue><ssdm name="f2_01"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="32">
<![CDATA[
entry:4 %f1_02 = alloca i32 1

]]></Node>
<StgValue><ssdm name="f1_02"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:5 %store_ln47 = store i32 0, i32 %f1_02

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:6 %store_ln47 = store i32 262144, i32 %f2_01

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:7 %store_ln47 = store i24 0, i24 %i

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:8 %store_ln47 = store i32 524288, i32 %f1_53

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0">
<![CDATA[
entry:10 %br_ln47 = br void %for.body

]]></Node>
<StgValue><ssdm name="br_ln47"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.body:1 %i3_54 = load i32 %f1_53

]]></Node>
<StgValue><ssdm name="i3_54"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
for.body:2 %i_13 = load i24 %i

]]></Node>
<StgValue><ssdm name="i_13"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.body:3 %f2_41 = load i32 %f2_01

]]></Node>
<StgValue><ssdm name="f2_41"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.body:4 %f1_54 = load i32 %f1_02

]]></Node>
<StgValue><ssdm name="f1_54"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body:5 %icmp_ln47 = icmp_eq  i24 %i_13, i24 10000000

]]></Node>
<StgValue><ssdm name="icmp_ln47"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body:7 %add_ln47 = add i24 %i_13, i24 1

]]></Node>
<StgValue><ssdm name="add_ln47"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body:8 %br_ln47 = br i1 %icmp_ln47, void %for.body.split, void %for.end

]]></Node>
<StgValue><ssdm name="br_ln47"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="32">
<![CDATA[
for.body.split:3 %zext_ln49 = zext i32 %f1_54

]]></Node>
<StgValue><ssdm name="zext_ln49"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="24" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:4 %in_addr = getelementptr i32 %in_r, i64 0, i64 %zext_ln49

]]></Node>
<StgValue><ssdm name="in_addr"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="24">
<![CDATA[
for.body.split:5 %t1 = load i24 %in_addr

]]></Node>
<StgValue><ssdm name="t1"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:6 %icmp_ln50 = icmp_eq  i32 %f2_41, i32 %i3_54

]]></Node>
<StgValue><ssdm name="icmp_ln50"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body.split:7 %br_ln50 = br i1 %icmp_ln50, void %lor.lhs.false, void %if.then11

]]></Node>
<StgValue><ssdm name="br_ln50"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
<literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="64" op_0_bw="32">
<![CDATA[
lor.lhs.false:0 %zext_ln50 = zext i32 %f2_41

]]></Node>
<StgValue><ssdm name="zext_ln50"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
<literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="24" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
lor.lhs.false:1 %in_addr_13 = getelementptr i32 %in_r, i64 0, i64 %zext_ln50

]]></Node>
<StgValue><ssdm name="in_addr_13"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
<literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="24">
<![CDATA[
lor.lhs.false:2 %t2 = load i24 %in_addr_13

]]></Node>
<StgValue><ssdm name="t2"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="24" op_1_bw="24" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.end21_ifconv:17 %store_ln47 = store i24 %add_ln47, i24 %i

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:9 %store_ln47 = store i32 262144, i32 %i2_13

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.body:0 %i2_56 = load i32 %i2_13

]]></Node>
<StgValue><ssdm name="i2_56"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body:6 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 10000000, i64 10000000, i64 10000000

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="24">
<![CDATA[
for.body.split:0 %zext_ln47 = zext i24 %i_13

]]></Node>
<StgValue><ssdm name="zext_ln47"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body.split:1 %specpipeline_ln48 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln48"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body.split:2 %specloopname_ln39 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2

]]></Node>
<StgValue><ssdm name="specloopname_ln39"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="24">
<![CDATA[
for.body.split:5 %t1 = load i24 %in_addr

]]></Node>
<StgValue><ssdm name="t1"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
<literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="24">
<![CDATA[
lor.lhs.false:2 %t2 = load i24 %in_addr_13

]]></Node>
<StgValue><ssdm name="t2"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
<literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
lor.lhs.false:3 %icmp_ln51 = icmp_slt  i32 %f1_54, i32 %i2_56

]]></Node>
<StgValue><ssdm name="icmp_ln51"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
<literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
lor.lhs.false:4 %icmp_ln51_13 = icmp_slt  i32 %t2, i32 %t1

]]></Node>
<StgValue><ssdm name="icmp_ln51_13"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
<literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
lor.lhs.false:5 %xor_ln51 = xor i1 %icmp_ln51_13, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln51"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
<literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
lor.lhs.false:6 %and_ln51 = and i1 %icmp_ln51, i1 %xor_ln51

]]></Node>
<StgValue><ssdm name="and_ln51"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
<literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
lor.lhs.false:7 %br_ln51 = br i1 %and_ln51, void %if.else, void %if.then11

]]></Node>
<StgValue><ssdm name="br_ln51"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
<literal name="icmp_ln50" val="0"/>
<literal name="and_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="24" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.else:0 %out_addr_13 = getelementptr i32 %out_r, i64 0, i64 %zext_ln47

]]></Node>
<StgValue><ssdm name="out_addr_13"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
<literal name="icmp_ln50" val="0"/>
<literal name="and_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="32" op_1_bw="24">
<![CDATA[
if.else:1 %store_ln57 = store i32 %t2, i24 %out_addr_13

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
<literal name="icmp_ln50" val="0"/>
<literal name="and_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.else:2 %f2 = add i32 %f2_41, i32 1

]]></Node>
<StgValue><ssdm name="f2"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
<literal name="icmp_ln50" val="0"/>
<literal name="and_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0">
<![CDATA[
if.else:3 %br_ln0 = br void %if.end21_ifconv

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
<literal name="and_ln51" val="1"/>
</and_exp><and_exp><literal name="icmp_ln47" val="0"/>
<literal name="icmp_ln50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="24" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then11:0 %out_addr = getelementptr i32 %out_r, i64 0, i64 %zext_ln47

]]></Node>
<StgValue><ssdm name="out_addr"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
<literal name="and_ln51" val="1"/>
</and_exp><and_exp><literal name="icmp_ln47" val="0"/>
<literal name="icmp_ln50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="32" op_1_bw="24">
<![CDATA[
if.then11:1 %store_ln52 = store i32 %t1, i24 %out_addr

]]></Node>
<StgValue><ssdm name="store_ln52"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
<literal name="and_ln51" val="1"/>
</and_exp><and_exp><literal name="icmp_ln47" val="0"/>
<literal name="icmp_ln50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then11:2 %f1 = add i32 %f1_54, i32 1

]]></Node>
<StgValue><ssdm name="f1"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
<literal name="and_ln51" val="1"/>
</and_exp><and_exp><literal name="icmp_ln47" val="0"/>
<literal name="icmp_ln50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0">
<![CDATA[
if.then11:3 %br_ln54 = br void %if.end21_ifconv

]]></Node>
<StgValue><ssdm name="br_ln54"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
if.end21_ifconv:0 %f2_1 = phi i32 %f2_41, void %if.then11, i32 %f2, void %if.else

]]></Node>
<StgValue><ssdm name="f2_1"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
if.end21_ifconv:1 %f1_1 = phi i32 %f1, void %if.then11, i32 %f1_54, void %if.else

]]></Node>
<StgValue><ssdm name="f1_1"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end21_ifconv:2 %icmp_ln60 = icmp_eq  i32 %f1_1, i32 %i2_56

]]></Node>
<StgValue><ssdm name="icmp_ln60"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end21_ifconv:3 %icmp_ln60_13 = icmp_eq  i32 %f2_1, i32 %i3_54

]]></Node>
<StgValue><ssdm name="icmp_ln60_13"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end21_ifconv:4 %and_ln60 = and i1 %icmp_ln60, i1 %icmp_ln60_13

]]></Node>
<StgValue><ssdm name="and_ln60"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end21_ifconv:5 %i2 = add i32 %i2_56, i32 524288

]]></Node>
<StgValue><ssdm name="i2"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end21_ifconv:6 %i3 = add i32 %i3_54, i32 524288

]]></Node>
<StgValue><ssdm name="i3"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end21_ifconv:7 %icmp_ln64 = icmp_slt  i32 %i2, i32 10000000

]]></Node>
<StgValue><ssdm name="icmp_ln64"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.end21_ifconv:8 %i2_59 = select i1 %icmp_ln64, i32 %i2, i32 10000000

]]></Node>
<StgValue><ssdm name="i2_59"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end21_ifconv:9 %icmp_ln66 = icmp_slt  i32 %i3, i32 10000000

]]></Node>
<StgValue><ssdm name="icmp_ln66"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.end21_ifconv:10 %i3_52 = select i1 %icmp_ln66, i32 %i3, i32 10000000

]]></Node>
<StgValue><ssdm name="i3_52"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.end21_ifconv:11 %f2_43 = select i1 %and_ln60, i32 %i2_59, i32 %f2_1

]]></Node>
<StgValue><ssdm name="f2_43"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.end21_ifconv:12 %f1_56 = select i1 %and_ln60, i32 %i3_54, i32 %f1_1

]]></Node>
<StgValue><ssdm name="f1_56"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.end21_ifconv:13 %i2_58 = select i1 %and_ln60, i32 %i2_59, i32 %i2_56

]]></Node>
<StgValue><ssdm name="i2_58"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.end21_ifconv:14 %i3_53 = select i1 %and_ln60, i32 %i3_52, i32 %i3_54

]]></Node>
<StgValue><ssdm name="i3_53"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.end21_ifconv:15 %store_ln47 = store i32 %f1_56, i32 %f1_02

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.end21_ifconv:16 %store_ln47 = store i32 %f2_43, i32 %f2_01

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.end21_ifconv:18 %store_ln47 = store i32 %i3_53, i32 %f1_53

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.end21_ifconv:19 %store_ln47 = store i32 %i2_58, i32 %i2_13

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0">
<![CDATA[
if.end21_ifconv:20 %br_ln47 = br void %for.body

]]></Node>
<StgValue><ssdm name="br_ln47"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0">
<![CDATA[
for.end:0 %ret_ln71 = ret

]]></Node>
<StgValue><ssdm name="ret_ln71"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
