Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2.1 (lin64) Build 3080587 Fri Dec 11 14:53:26 MST 2020
| Date         : Mon Feb 15 16:38:11 2021
| Host         : I7MINT running 64-bit Linux Mint 20.1
| Command      : report_timing_summary -max_paths 10 -file multicomp_wrapper_timing_summary_routed.rpt -pb multicomp_wrapper_timing_summary_routed.pb -rpx multicomp_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : multicomp_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (901)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (377)
5. checking no_input_delay (10)
6. checking no_output_delay (21)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (901)
--------------------------
 There are 7 register/latch pins with no clock driven by root clock pin: ENET0_GMII_RX_CLK_0 (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: ENET0_GMII_TX_CLK_0 (HIGH)

 There are 92 register/latch pins with no clock driven by root clock pin: computer/cpu1/IORQ_n_reg/Q (HIGH)

 There are 91 register/latch pins with no clock driven by root clock pin: computer/cpu1/RD_n_reg/Q (HIGH)

 There are 92 register/latch pins with no clock driven by root clock pin: computer/cpu1/WR_n_reg/Q (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: computer/cpu1/u0/A_reg[1]_rep/Q (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: computer/cpu1/u0/A_reg[2]_rep/Q (HIGH)

 There are 91 register/latch pins with no clock driven by root clock pin: computer/cpu1/u0/A_reg[3]/Q (HIGH)

 There are 91 register/latch pins with no clock driven by root clock pin: computer/cpu1/u0/A_reg[4]/Q (HIGH)

 There are 91 register/latch pins with no clock driven by root clock pin: computer/cpu1/u0/A_reg[5]/Q (HIGH)

 There are 91 register/latch pins with no clock driven by root clock pin: computer/cpu1/u0/A_reg[6]/Q (HIGH)

 There are 91 register/latch pins with no clock driven by root clock pin: computer/cpu1/u0/A_reg[7]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: computer/serialClkCount_reg[15]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (377)
--------------------------------------------------
 There are 377 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (21)
--------------------------------
 There are 21 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -10.902     -291.838                     28                 2622        0.047        0.000                      0                 2622        5.845        0.000                       0                   902  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
clk_fpga_0            {0.000 4.000}        8.000           125.000         
clk_fpga_1            {0.000 20.000}       40.000          25.000          
clk_fpga_2            {0.000 5.000}        10.000          100.000         
sys_clk               {0.000 15.000}       30.000          33.333          
  clkfbout_clk_wiz_0  {0.000 15.000}       30.000          33.333          
  eth_clk_wiz_0       {0.000 10.000}       20.000          50.000          
  vga_clk_wiz_0       {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                                                                                                                                                              5.845        0.000                       0                     1  
sys_clk                                                                                                                                                                10.000        0.000                       0                     1  
  clkfbout_clk_wiz_0                                                                                                                                                   27.845        0.000                       0                     3  
  eth_clk_wiz_0           -10.902     -291.838                     28                 1196        0.047        0.000                      0                 1196        8.750        0.000                       0                   537  
  vga_clk_wiz_0            19.892        0.000                      0                  825        0.157        0.000                      0                  825       18.750        0.000                       0                   360  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock     To Clock           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------     --------           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
vga_clk_wiz_0  eth_clk_wiz_0        4.489        0.000                      0                  586        0.165        0.000                      0                  586  
eth_clk_wiz_0  vga_clk_wiz_0        2.390        0.000                      0                   16        0.091        0.000                      0                   16  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  eth_clk_wiz_0      eth_clk_wiz_0           16.446        0.000                      0                   15        0.952        0.000                      0                   15  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y0  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       10.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 15.000 }
Period(ns):         30.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         30.000      28.751     MMCME2_ADV_X0Y0  clk_inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       30.000      70.000     MMCME2_ADV_X0Y0  clk_inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            5.000         15.000      10.000     MMCME2_ADV_X0Y0  clk_inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            5.000         15.000      10.000     MMCME2_ADV_X0Y0  clk_inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            5.000         15.000      10.000     MMCME2_ADV_X0Y0  clk_inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            5.000         15.000      10.000     MMCME2_ADV_X0Y0  clk_inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       27.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 15.000 }
Period(ns):         30.000
Sources:            { clk_inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         30.000      27.845     BUFGCTRL_X0Y5    clk_inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         30.000      28.751     MMCME2_ADV_X0Y0  clk_inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         30.000      28.751     MMCME2_ADV_X0Y0  clk_inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       30.000      70.000     MMCME2_ADV_X0Y0  clk_inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       30.000      183.360    MMCME2_ADV_X0Y0  clk_inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  eth_clk_wiz_0
  To Clock:  eth_clk_wiz_0

Setup :           28  Failing Endpoints,  Worst Slack      -10.902ns,  Total Violation     -291.838ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.047ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -10.902ns  (required time - arrival time)
  Source:                 computer/io1/b_addr_i4/CLK
                            (falling edge-triggered cell DSP48E1 clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            computer/io1/GEN_2KATTRAM.dispAttRam/mem_reg/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             eth_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (eth_clk_wiz_0 rise@20.000ns - eth_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        20.121ns  (logic 11.685ns (58.074%)  route 8.436ns (41.926%))
  Logic Levels:           21  (CARRY4=11 DSP48E1=1 LUT1=1 LUT2=1 LUT3=4 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.303ns = ( 18.697 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.604ns = ( 9.396 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    N18                                               0.000    10.000 f  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    N18                  IBUF (Prop_ibuf_I_O)         1.492    11.492 f  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.285    12.777    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010     5.767 f  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     7.527    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     7.628 f  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         1.768     9.396    computer/io1/data_reg
    DSP48_X0Y4           DSP48E1                                      r  computer/io1/b_addr_i4/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206    13.602 r  computer/io1/b_addr_i4/PCOUT[47]
                         net (fo=1, routed)           0.002    13.604    computer/io1/b_addr_i4_n_106
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    15.122 r  computer/io1/b_addr_i4__0/P[3]
                         net (fo=1, routed)           0.855    15.976    computer/io1/b_addr_i4__0_n_102
    SLICE_X12Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    16.613 r  computer/io1/mem_reg_i_355/CO[3]
                         net (fo=1, routed)           0.000    16.613    computer/io1/mem_reg_i_355_n_0
    SLICE_X12Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.832 r  computer/io1/mem_reg_i_393/O[0]
                         net (fo=18, routed)          1.091    17.923    io1/b_addr_i3[24]
    SLICE_X14Y16         LUT3 (Prop_lut3_I1_O)        0.295    18.218 r  mem_reg_i_281/O
                         net (fo=1, routed)           0.606    18.825    mem_reg_i_281_n_0
    SLICE_X13Y14         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    19.210 r  mem_reg_i_188/CO[3]
                         net (fo=1, routed)           0.000    19.210    mem_reg_i_188_n_0
    SLICE_X13Y15         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.432 r  mem_reg_i_195/O[0]
                         net (fo=3, routed)           0.610    20.041    mem_reg_i_195_n_7
    SLICE_X15Y14         LUT3 (Prop_lut3_I1_O)        0.299    20.340 f  mem_reg_i_186/O
                         net (fo=2, routed)           0.580    20.920    mem_reg_i_186_n_0
    SLICE_X11Y14         LUT5 (Prop_lut5_I0_O)        0.124    21.044 r  mem_reg_i_145/O
                         net (fo=2, routed)           0.675    21.719    mem_reg_i_145_n_0
    SLICE_X10Y14         LUT6 (Prop_lut6_I0_O)        0.124    21.843 r  mem_reg_i_149/O
                         net (fo=1, routed)           0.000    21.843    mem_reg_i_149_n_0
    SLICE_X10Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    22.219 r  mem_reg_i_108/CO[3]
                         net (fo=1, routed)           0.000    22.219    mem_reg_i_108_n_0
    SLICE_X10Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    22.542 r  mem_reg_i_176/O[1]
                         net (fo=5, routed)           0.650    23.192    mem_reg_i_176_n_6
    SLICE_X9Y13          LUT3 (Prop_lut3_I1_O)        0.306    23.498 r  mem_reg_i_137/O
                         net (fo=1, routed)           0.331    23.830    mem_reg_i_137_n_0
    SLICE_X9Y14          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    24.215 r  mem_reg_i_107/CO[3]
                         net (fo=1, routed)           0.000    24.215    mem_reg_i_107_n_0
    SLICE_X9Y15          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.437 r  mem_reg_i_175/O[0]
                         net (fo=2, routed)           0.662    25.099    mem_reg_i_175_n_7
    SLICE_X7Y15          LUT4 (Prop_lut4_I2_O)        0.299    25.398 r  mem_reg_i_134/O
                         net (fo=1, routed)           0.000    25.398    mem_reg_i_134_n_0
    SLICE_X7Y15          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    25.750 r  mem_reg_i_98/O[3]
                         net (fo=1, routed)           0.479    26.229    mem_reg_i_98_n_4
    SLICE_X8Y15          LUT2 (Prop_lut2_I1_O)        0.306    26.535 r  mem_reg_i_56/O
                         net (fo=1, routed)           0.000    26.535    mem_reg_i_56_n_0
    SLICE_X8Y15          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    26.790 f  mem_reg_i_27/O[3]
                         net (fo=1, routed)           0.316    27.106    computer/io1/GEN_2KATTRAM.dispAttRam/mem_reg_i_26_0[3]
    SLICE_X7Y14          LUT1 (Prop_lut1_I0_O)        0.307    27.413 r  computer/io1/GEN_2KATTRAM.dispAttRam/mem_reg_i_54/O
                         net (fo=1, routed)           0.000    27.413    computer/io1/GEN_2KATTRAM.dispAttRam/mem_reg_i_54_n_0
    SLICE_X7Y14          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    27.814 r  computer/io1/GEN_2KATTRAM.dispAttRam/mem_reg_i_26/CO[3]
                         net (fo=7, routed)           0.854    28.668    computer/io1/GEN_2KATTRAM.dispAttRam/mem_reg_i_26_n_0
    SLICE_X7Y16          LUT3 (Prop_lut3_I1_O)        0.124    28.792 r  computer/io1/GEN_2KATTRAM.dispAttRam/mem_reg_i_11/O
                         net (fo=2, routed)           0.725    29.516    computer/io1/GEN_2KATTRAM.dispAttRam/ADDRBWRADDR[8]
    RAMB18_X0Y6          RAMB18E1                                     r  computer/io1/GEN_2KATTRAM.dispAttRam/mem_reg/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    N18                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    sys_clock
    N18                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.162    22.583    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118    15.465 r  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.064    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.155 r  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         1.542    18.697    computer/io1/GEN_2KATTRAM.dispAttRam/eth_clk
    RAMB18_X0Y6          RAMB18E1                                     r  computer/io1/GEN_2KATTRAM.dispAttRam/mem_reg/CLKBWRCLK
                         clock pessimism              0.588    19.285    
                         clock uncertainty           -0.104    19.180    
    RAMB18_X0Y6          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.566    18.614    computer/io1/GEN_2KATTRAM.dispAttRam/mem_reg
  -------------------------------------------------------------------
                         required time                         18.614    
                         arrival time                         -29.516    
  -------------------------------------------------------------------
                         slack                                -10.902    

Slack (VIOLATED) :        -10.902ns  (required time - arrival time)
  Source:                 computer/io1/b_addr_i4/CLK
                            (falling edge-triggered cell DSP48E1 clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            computer/io1/GEN_2KRAM.dispCharRam/mem_reg/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             eth_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (eth_clk_wiz_0 rise@20.000ns - eth_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        20.121ns  (logic 11.685ns (58.074%)  route 8.436ns (41.926%))
  Logic Levels:           21  (CARRY4=11 DSP48E1=1 LUT1=1 LUT2=1 LUT3=4 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.303ns = ( 18.697 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.604ns = ( 9.396 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    N18                                               0.000    10.000 f  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    N18                  IBUF (Prop_ibuf_I_O)         1.492    11.492 f  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.285    12.777    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010     5.767 f  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     7.527    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     7.628 f  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         1.768     9.396    computer/io1/data_reg
    DSP48_X0Y4           DSP48E1                                      r  computer/io1/b_addr_i4/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206    13.602 r  computer/io1/b_addr_i4/PCOUT[47]
                         net (fo=1, routed)           0.002    13.604    computer/io1/b_addr_i4_n_106
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    15.122 r  computer/io1/b_addr_i4__0/P[3]
                         net (fo=1, routed)           0.855    15.976    computer/io1/b_addr_i4__0_n_102
    SLICE_X12Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    16.613 r  computer/io1/mem_reg_i_355/CO[3]
                         net (fo=1, routed)           0.000    16.613    computer/io1/mem_reg_i_355_n_0
    SLICE_X12Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.832 r  computer/io1/mem_reg_i_393/O[0]
                         net (fo=18, routed)          1.091    17.923    io1/b_addr_i3[24]
    SLICE_X14Y16         LUT3 (Prop_lut3_I1_O)        0.295    18.218 r  mem_reg_i_281/O
                         net (fo=1, routed)           0.606    18.825    mem_reg_i_281_n_0
    SLICE_X13Y14         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    19.210 r  mem_reg_i_188/CO[3]
                         net (fo=1, routed)           0.000    19.210    mem_reg_i_188_n_0
    SLICE_X13Y15         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.432 r  mem_reg_i_195/O[0]
                         net (fo=3, routed)           0.610    20.041    mem_reg_i_195_n_7
    SLICE_X15Y14         LUT3 (Prop_lut3_I1_O)        0.299    20.340 f  mem_reg_i_186/O
                         net (fo=2, routed)           0.580    20.920    mem_reg_i_186_n_0
    SLICE_X11Y14         LUT5 (Prop_lut5_I0_O)        0.124    21.044 r  mem_reg_i_145/O
                         net (fo=2, routed)           0.675    21.719    mem_reg_i_145_n_0
    SLICE_X10Y14         LUT6 (Prop_lut6_I0_O)        0.124    21.843 r  mem_reg_i_149/O
                         net (fo=1, routed)           0.000    21.843    mem_reg_i_149_n_0
    SLICE_X10Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    22.219 r  mem_reg_i_108/CO[3]
                         net (fo=1, routed)           0.000    22.219    mem_reg_i_108_n_0
    SLICE_X10Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    22.542 r  mem_reg_i_176/O[1]
                         net (fo=5, routed)           0.650    23.192    mem_reg_i_176_n_6
    SLICE_X9Y13          LUT3 (Prop_lut3_I1_O)        0.306    23.498 r  mem_reg_i_137/O
                         net (fo=1, routed)           0.331    23.830    mem_reg_i_137_n_0
    SLICE_X9Y14          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    24.215 r  mem_reg_i_107/CO[3]
                         net (fo=1, routed)           0.000    24.215    mem_reg_i_107_n_0
    SLICE_X9Y15          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.437 r  mem_reg_i_175/O[0]
                         net (fo=2, routed)           0.662    25.099    mem_reg_i_175_n_7
    SLICE_X7Y15          LUT4 (Prop_lut4_I2_O)        0.299    25.398 r  mem_reg_i_134/O
                         net (fo=1, routed)           0.000    25.398    mem_reg_i_134_n_0
    SLICE_X7Y15          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    25.750 r  mem_reg_i_98/O[3]
                         net (fo=1, routed)           0.479    26.229    mem_reg_i_98_n_4
    SLICE_X8Y15          LUT2 (Prop_lut2_I1_O)        0.306    26.535 r  mem_reg_i_56/O
                         net (fo=1, routed)           0.000    26.535    mem_reg_i_56_n_0
    SLICE_X8Y15          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    26.790 f  mem_reg_i_27/O[3]
                         net (fo=1, routed)           0.316    27.106    computer/io1/GEN_2KATTRAM.dispAttRam/mem_reg_i_26_0[3]
    SLICE_X7Y14          LUT1 (Prop_lut1_I0_O)        0.307    27.413 r  computer/io1/GEN_2KATTRAM.dispAttRam/mem_reg_i_54/O
                         net (fo=1, routed)           0.000    27.413    computer/io1/GEN_2KATTRAM.dispAttRam/mem_reg_i_54_n_0
    SLICE_X7Y14          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    27.814 r  computer/io1/GEN_2KATTRAM.dispAttRam/mem_reg_i_26/CO[3]
                         net (fo=7, routed)           0.854    28.668    computer/io1/GEN_2KATTRAM.dispAttRam/mem_reg_i_26_n_0
    SLICE_X7Y16          LUT3 (Prop_lut3_I1_O)        0.124    28.792 r  computer/io1/GEN_2KATTRAM.dispAttRam/mem_reg_i_11/O
                         net (fo=2, routed)           0.725    29.516    computer/io1/GEN_2KRAM.dispCharRam/ADDRBWRADDR[8]
    RAMB18_X0Y7          RAMB18E1                                     r  computer/io1/GEN_2KRAM.dispCharRam/mem_reg/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    N18                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    sys_clock
    N18                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.162    22.583    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118    15.465 r  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.064    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.155 r  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         1.542    18.697    computer/io1/GEN_2KRAM.dispCharRam/eth_clk
    RAMB18_X0Y7          RAMB18E1                                     r  computer/io1/GEN_2KRAM.dispCharRam/mem_reg/CLKBWRCLK
                         clock pessimism              0.588    19.285    
                         clock uncertainty           -0.104    19.180    
    RAMB18_X0Y7          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.566    18.614    computer/io1/GEN_2KRAM.dispCharRam/mem_reg
  -------------------------------------------------------------------
                         required time                         18.614    
                         arrival time                         -29.516    
  -------------------------------------------------------------------
                         slack                                -10.902    

Slack (VIOLATED) :        -10.796ns  (required time - arrival time)
  Source:                 computer/io1/b_addr_i4/CLK
                            (falling edge-triggered cell DSP48E1 clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            computer/io1/GEN_2KATTRAM.dispAttRam/mem_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             eth_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (eth_clk_wiz_0 rise@20.000ns - eth_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        20.014ns  (logic 11.685ns (58.383%)  route 8.329ns (41.617%))
  Logic Levels:           21  (CARRY4=11 DSP48E1=1 LUT1=1 LUT2=1 LUT3=4 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.303ns = ( 18.697 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.604ns = ( 9.396 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    N18                                               0.000    10.000 f  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    N18                  IBUF (Prop_ibuf_I_O)         1.492    11.492 f  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.285    12.777    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010     5.767 f  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     7.527    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     7.628 f  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         1.768     9.396    computer/io1/data_reg
    DSP48_X0Y4           DSP48E1                                      r  computer/io1/b_addr_i4/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206    13.602 r  computer/io1/b_addr_i4/PCOUT[47]
                         net (fo=1, routed)           0.002    13.604    computer/io1/b_addr_i4_n_106
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    15.122 r  computer/io1/b_addr_i4__0/P[3]
                         net (fo=1, routed)           0.855    15.976    computer/io1/b_addr_i4__0_n_102
    SLICE_X12Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    16.613 r  computer/io1/mem_reg_i_355/CO[3]
                         net (fo=1, routed)           0.000    16.613    computer/io1/mem_reg_i_355_n_0
    SLICE_X12Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.832 r  computer/io1/mem_reg_i_393/O[0]
                         net (fo=18, routed)          1.091    17.923    io1/b_addr_i3[24]
    SLICE_X14Y16         LUT3 (Prop_lut3_I1_O)        0.295    18.218 r  mem_reg_i_281/O
                         net (fo=1, routed)           0.606    18.825    mem_reg_i_281_n_0
    SLICE_X13Y14         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    19.210 r  mem_reg_i_188/CO[3]
                         net (fo=1, routed)           0.000    19.210    mem_reg_i_188_n_0
    SLICE_X13Y15         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.432 r  mem_reg_i_195/O[0]
                         net (fo=3, routed)           0.610    20.041    mem_reg_i_195_n_7
    SLICE_X15Y14         LUT3 (Prop_lut3_I1_O)        0.299    20.340 f  mem_reg_i_186/O
                         net (fo=2, routed)           0.580    20.920    mem_reg_i_186_n_0
    SLICE_X11Y14         LUT5 (Prop_lut5_I0_O)        0.124    21.044 r  mem_reg_i_145/O
                         net (fo=2, routed)           0.675    21.719    mem_reg_i_145_n_0
    SLICE_X10Y14         LUT6 (Prop_lut6_I0_O)        0.124    21.843 r  mem_reg_i_149/O
                         net (fo=1, routed)           0.000    21.843    mem_reg_i_149_n_0
    SLICE_X10Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    22.219 r  mem_reg_i_108/CO[3]
                         net (fo=1, routed)           0.000    22.219    mem_reg_i_108_n_0
    SLICE_X10Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    22.542 r  mem_reg_i_176/O[1]
                         net (fo=5, routed)           0.650    23.192    mem_reg_i_176_n_6
    SLICE_X9Y13          LUT3 (Prop_lut3_I1_O)        0.306    23.498 r  mem_reg_i_137/O
                         net (fo=1, routed)           0.331    23.830    mem_reg_i_137_n_0
    SLICE_X9Y14          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    24.215 r  mem_reg_i_107/CO[3]
                         net (fo=1, routed)           0.000    24.215    mem_reg_i_107_n_0
    SLICE_X9Y15          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.437 r  mem_reg_i_175/O[0]
                         net (fo=2, routed)           0.662    25.099    mem_reg_i_175_n_7
    SLICE_X7Y15          LUT4 (Prop_lut4_I2_O)        0.299    25.398 r  mem_reg_i_134/O
                         net (fo=1, routed)           0.000    25.398    mem_reg_i_134_n_0
    SLICE_X7Y15          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    25.750 r  mem_reg_i_98/O[3]
                         net (fo=1, routed)           0.479    26.229    mem_reg_i_98_n_4
    SLICE_X8Y15          LUT2 (Prop_lut2_I1_O)        0.306    26.535 r  mem_reg_i_56/O
                         net (fo=1, routed)           0.000    26.535    mem_reg_i_56_n_0
    SLICE_X8Y15          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    26.790 f  mem_reg_i_27/O[3]
                         net (fo=1, routed)           0.316    27.106    computer/io1/GEN_2KATTRAM.dispAttRam/mem_reg_i_26_0[3]
    SLICE_X7Y14          LUT1 (Prop_lut1_I0_O)        0.307    27.413 r  computer/io1/GEN_2KATTRAM.dispAttRam/mem_reg_i_54/O
                         net (fo=1, routed)           0.000    27.413    computer/io1/GEN_2KATTRAM.dispAttRam/mem_reg_i_54_n_0
    SLICE_X7Y14          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    27.814 r  computer/io1/GEN_2KATTRAM.dispAttRam/mem_reg_i_26/CO[3]
                         net (fo=7, routed)           0.839    28.653    computer/io1/GEN_2KATTRAM.dispAttRam/mem_reg_i_26_n_0
    SLICE_X6Y16          LUT3 (Prop_lut3_I1_O)        0.124    28.777 r  computer/io1/GEN_2KATTRAM.dispAttRam/mem_reg_i_12/O
                         net (fo=2, routed)           0.633    29.410    computer/io1/GEN_2KATTRAM.dispAttRam/ADDRBWRADDR[7]
    RAMB18_X0Y6          RAMB18E1                                     r  computer/io1/GEN_2KATTRAM.dispAttRam/mem_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    N18                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    sys_clock
    N18                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.162    22.583    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118    15.465 r  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.064    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.155 r  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         1.542    18.697    computer/io1/GEN_2KATTRAM.dispAttRam/eth_clk
    RAMB18_X0Y6          RAMB18E1                                     r  computer/io1/GEN_2KATTRAM.dispAttRam/mem_reg/CLKBWRCLK
                         clock pessimism              0.588    19.285    
                         clock uncertainty           -0.104    19.180    
    RAMB18_X0Y6          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    18.614    computer/io1/GEN_2KATTRAM.dispAttRam/mem_reg
  -------------------------------------------------------------------
                         required time                         18.614    
                         arrival time                         -29.410    
  -------------------------------------------------------------------
                         slack                                -10.796    

Slack (VIOLATED) :        -10.796ns  (required time - arrival time)
  Source:                 computer/io1/b_addr_i4/CLK
                            (falling edge-triggered cell DSP48E1 clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            computer/io1/GEN_2KRAM.dispCharRam/mem_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             eth_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (eth_clk_wiz_0 rise@20.000ns - eth_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        20.014ns  (logic 11.685ns (58.383%)  route 8.329ns (41.617%))
  Logic Levels:           21  (CARRY4=11 DSP48E1=1 LUT1=1 LUT2=1 LUT3=4 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.303ns = ( 18.697 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.604ns = ( 9.396 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    N18                                               0.000    10.000 f  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    N18                  IBUF (Prop_ibuf_I_O)         1.492    11.492 f  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.285    12.777    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010     5.767 f  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     7.527    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     7.628 f  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         1.768     9.396    computer/io1/data_reg
    DSP48_X0Y4           DSP48E1                                      r  computer/io1/b_addr_i4/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206    13.602 r  computer/io1/b_addr_i4/PCOUT[47]
                         net (fo=1, routed)           0.002    13.604    computer/io1/b_addr_i4_n_106
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    15.122 r  computer/io1/b_addr_i4__0/P[3]
                         net (fo=1, routed)           0.855    15.976    computer/io1/b_addr_i4__0_n_102
    SLICE_X12Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    16.613 r  computer/io1/mem_reg_i_355/CO[3]
                         net (fo=1, routed)           0.000    16.613    computer/io1/mem_reg_i_355_n_0
    SLICE_X12Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.832 r  computer/io1/mem_reg_i_393/O[0]
                         net (fo=18, routed)          1.091    17.923    io1/b_addr_i3[24]
    SLICE_X14Y16         LUT3 (Prop_lut3_I1_O)        0.295    18.218 r  mem_reg_i_281/O
                         net (fo=1, routed)           0.606    18.825    mem_reg_i_281_n_0
    SLICE_X13Y14         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    19.210 r  mem_reg_i_188/CO[3]
                         net (fo=1, routed)           0.000    19.210    mem_reg_i_188_n_0
    SLICE_X13Y15         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.432 r  mem_reg_i_195/O[0]
                         net (fo=3, routed)           0.610    20.041    mem_reg_i_195_n_7
    SLICE_X15Y14         LUT3 (Prop_lut3_I1_O)        0.299    20.340 f  mem_reg_i_186/O
                         net (fo=2, routed)           0.580    20.920    mem_reg_i_186_n_0
    SLICE_X11Y14         LUT5 (Prop_lut5_I0_O)        0.124    21.044 r  mem_reg_i_145/O
                         net (fo=2, routed)           0.675    21.719    mem_reg_i_145_n_0
    SLICE_X10Y14         LUT6 (Prop_lut6_I0_O)        0.124    21.843 r  mem_reg_i_149/O
                         net (fo=1, routed)           0.000    21.843    mem_reg_i_149_n_0
    SLICE_X10Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    22.219 r  mem_reg_i_108/CO[3]
                         net (fo=1, routed)           0.000    22.219    mem_reg_i_108_n_0
    SLICE_X10Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    22.542 r  mem_reg_i_176/O[1]
                         net (fo=5, routed)           0.650    23.192    mem_reg_i_176_n_6
    SLICE_X9Y13          LUT3 (Prop_lut3_I1_O)        0.306    23.498 r  mem_reg_i_137/O
                         net (fo=1, routed)           0.331    23.830    mem_reg_i_137_n_0
    SLICE_X9Y14          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    24.215 r  mem_reg_i_107/CO[3]
                         net (fo=1, routed)           0.000    24.215    mem_reg_i_107_n_0
    SLICE_X9Y15          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.437 r  mem_reg_i_175/O[0]
                         net (fo=2, routed)           0.662    25.099    mem_reg_i_175_n_7
    SLICE_X7Y15          LUT4 (Prop_lut4_I2_O)        0.299    25.398 r  mem_reg_i_134/O
                         net (fo=1, routed)           0.000    25.398    mem_reg_i_134_n_0
    SLICE_X7Y15          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    25.750 r  mem_reg_i_98/O[3]
                         net (fo=1, routed)           0.479    26.229    mem_reg_i_98_n_4
    SLICE_X8Y15          LUT2 (Prop_lut2_I1_O)        0.306    26.535 r  mem_reg_i_56/O
                         net (fo=1, routed)           0.000    26.535    mem_reg_i_56_n_0
    SLICE_X8Y15          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    26.790 f  mem_reg_i_27/O[3]
                         net (fo=1, routed)           0.316    27.106    computer/io1/GEN_2KATTRAM.dispAttRam/mem_reg_i_26_0[3]
    SLICE_X7Y14          LUT1 (Prop_lut1_I0_O)        0.307    27.413 r  computer/io1/GEN_2KATTRAM.dispAttRam/mem_reg_i_54/O
                         net (fo=1, routed)           0.000    27.413    computer/io1/GEN_2KATTRAM.dispAttRam/mem_reg_i_54_n_0
    SLICE_X7Y14          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    27.814 r  computer/io1/GEN_2KATTRAM.dispAttRam/mem_reg_i_26/CO[3]
                         net (fo=7, routed)           0.839    28.653    computer/io1/GEN_2KATTRAM.dispAttRam/mem_reg_i_26_n_0
    SLICE_X6Y16          LUT3 (Prop_lut3_I1_O)        0.124    28.777 r  computer/io1/GEN_2KATTRAM.dispAttRam/mem_reg_i_12/O
                         net (fo=2, routed)           0.633    29.410    computer/io1/GEN_2KRAM.dispCharRam/ADDRBWRADDR[7]
    RAMB18_X0Y7          RAMB18E1                                     r  computer/io1/GEN_2KRAM.dispCharRam/mem_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    N18                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    sys_clock
    N18                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.162    22.583    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118    15.465 r  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.064    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.155 r  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         1.542    18.697    computer/io1/GEN_2KRAM.dispCharRam/eth_clk
    RAMB18_X0Y7          RAMB18E1                                     r  computer/io1/GEN_2KRAM.dispCharRam/mem_reg/CLKBWRCLK
                         clock pessimism              0.588    19.285    
                         clock uncertainty           -0.104    19.180    
    RAMB18_X0Y7          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    18.614    computer/io1/GEN_2KRAM.dispCharRam/mem_reg
  -------------------------------------------------------------------
                         required time                         18.614    
                         arrival time                         -29.410    
  -------------------------------------------------------------------
                         slack                                -10.796    

Slack (VIOLATED) :        -10.720ns  (required time - arrival time)
  Source:                 computer/io1/b_addr_i4/CLK
                            (falling edge-triggered cell DSP48E1 clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            computer/io1/GEN_2KATTRAM.dispAttRam/mem_reg/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             eth_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (eth_clk_wiz_0 rise@20.000ns - eth_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        19.938ns  (logic 11.685ns (58.607%)  route 8.253ns (41.393%))
  Logic Levels:           21  (CARRY4=11 DSP48E1=1 LUT1=1 LUT2=1 LUT3=4 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.303ns = ( 18.697 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.604ns = ( 9.396 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    N18                                               0.000    10.000 f  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    N18                  IBUF (Prop_ibuf_I_O)         1.492    11.492 f  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.285    12.777    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010     5.767 f  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     7.527    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     7.628 f  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         1.768     9.396    computer/io1/data_reg
    DSP48_X0Y4           DSP48E1                                      r  computer/io1/b_addr_i4/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206    13.602 r  computer/io1/b_addr_i4/PCOUT[47]
                         net (fo=1, routed)           0.002    13.604    computer/io1/b_addr_i4_n_106
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    15.122 r  computer/io1/b_addr_i4__0/P[3]
                         net (fo=1, routed)           0.855    15.976    computer/io1/b_addr_i4__0_n_102
    SLICE_X12Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    16.613 r  computer/io1/mem_reg_i_355/CO[3]
                         net (fo=1, routed)           0.000    16.613    computer/io1/mem_reg_i_355_n_0
    SLICE_X12Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.832 r  computer/io1/mem_reg_i_393/O[0]
                         net (fo=18, routed)          1.091    17.923    io1/b_addr_i3[24]
    SLICE_X14Y16         LUT3 (Prop_lut3_I1_O)        0.295    18.218 r  mem_reg_i_281/O
                         net (fo=1, routed)           0.606    18.825    mem_reg_i_281_n_0
    SLICE_X13Y14         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    19.210 r  mem_reg_i_188/CO[3]
                         net (fo=1, routed)           0.000    19.210    mem_reg_i_188_n_0
    SLICE_X13Y15         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.432 r  mem_reg_i_195/O[0]
                         net (fo=3, routed)           0.610    20.041    mem_reg_i_195_n_7
    SLICE_X15Y14         LUT3 (Prop_lut3_I1_O)        0.299    20.340 f  mem_reg_i_186/O
                         net (fo=2, routed)           0.580    20.920    mem_reg_i_186_n_0
    SLICE_X11Y14         LUT5 (Prop_lut5_I0_O)        0.124    21.044 r  mem_reg_i_145/O
                         net (fo=2, routed)           0.675    21.719    mem_reg_i_145_n_0
    SLICE_X10Y14         LUT6 (Prop_lut6_I0_O)        0.124    21.843 r  mem_reg_i_149/O
                         net (fo=1, routed)           0.000    21.843    mem_reg_i_149_n_0
    SLICE_X10Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    22.219 r  mem_reg_i_108/CO[3]
                         net (fo=1, routed)           0.000    22.219    mem_reg_i_108_n_0
    SLICE_X10Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    22.542 r  mem_reg_i_176/O[1]
                         net (fo=5, routed)           0.650    23.192    mem_reg_i_176_n_6
    SLICE_X9Y13          LUT3 (Prop_lut3_I1_O)        0.306    23.498 r  mem_reg_i_137/O
                         net (fo=1, routed)           0.331    23.830    mem_reg_i_137_n_0
    SLICE_X9Y14          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    24.215 r  mem_reg_i_107/CO[3]
                         net (fo=1, routed)           0.000    24.215    mem_reg_i_107_n_0
    SLICE_X9Y15          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.437 r  mem_reg_i_175/O[0]
                         net (fo=2, routed)           0.662    25.099    mem_reg_i_175_n_7
    SLICE_X7Y15          LUT4 (Prop_lut4_I2_O)        0.299    25.398 r  mem_reg_i_134/O
                         net (fo=1, routed)           0.000    25.398    mem_reg_i_134_n_0
    SLICE_X7Y15          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    25.750 r  mem_reg_i_98/O[3]
                         net (fo=1, routed)           0.479    26.229    mem_reg_i_98_n_4
    SLICE_X8Y15          LUT2 (Prop_lut2_I1_O)        0.306    26.535 r  mem_reg_i_56/O
                         net (fo=1, routed)           0.000    26.535    mem_reg_i_56_n_0
    SLICE_X8Y15          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    26.790 f  mem_reg_i_27/O[3]
                         net (fo=1, routed)           0.316    27.106    computer/io1/GEN_2KATTRAM.dispAttRam/mem_reg_i_26_0[3]
    SLICE_X7Y14          LUT1 (Prop_lut1_I0_O)        0.307    27.413 r  computer/io1/GEN_2KATTRAM.dispAttRam/mem_reg_i_54/O
                         net (fo=1, routed)           0.000    27.413    computer/io1/GEN_2KATTRAM.dispAttRam/mem_reg_i_54_n_0
    SLICE_X7Y14          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    27.814 r  computer/io1/GEN_2KATTRAM.dispAttRam/mem_reg_i_26/CO[3]
                         net (fo=7, routed)           0.939    28.753    computer/io1/GEN_2KATTRAM.dispAttRam/mem_reg_i_26_n_0
    SLICE_X6Y16          LUT3 (Prop_lut3_I1_O)        0.124    28.877 r  computer/io1/GEN_2KATTRAM.dispAttRam/mem_reg_i_10/O
                         net (fo=2, routed)           0.456    29.334    computer/io1/GEN_2KATTRAM.dispAttRam/ADDRBWRADDR[9]
    RAMB18_X0Y6          RAMB18E1                                     r  computer/io1/GEN_2KATTRAM.dispAttRam/mem_reg/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    N18                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    sys_clock
    N18                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.162    22.583    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118    15.465 r  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.064    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.155 r  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         1.542    18.697    computer/io1/GEN_2KATTRAM.dispAttRam/eth_clk
    RAMB18_X0Y6          RAMB18E1                                     r  computer/io1/GEN_2KATTRAM.dispAttRam/mem_reg/CLKBWRCLK
                         clock pessimism              0.588    19.285    
                         clock uncertainty           -0.104    19.180    
    RAMB18_X0Y6          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.566    18.614    computer/io1/GEN_2KATTRAM.dispAttRam/mem_reg
  -------------------------------------------------------------------
                         required time                         18.614    
                         arrival time                         -29.334    
  -------------------------------------------------------------------
                         slack                                -10.720    

Slack (VIOLATED) :        -10.720ns  (required time - arrival time)
  Source:                 computer/io1/b_addr_i4/CLK
                            (falling edge-triggered cell DSP48E1 clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            computer/io1/GEN_2KRAM.dispCharRam/mem_reg/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             eth_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (eth_clk_wiz_0 rise@20.000ns - eth_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        19.938ns  (logic 11.685ns (58.607%)  route 8.253ns (41.393%))
  Logic Levels:           21  (CARRY4=11 DSP48E1=1 LUT1=1 LUT2=1 LUT3=4 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.303ns = ( 18.697 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.604ns = ( 9.396 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    N18                                               0.000    10.000 f  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    N18                  IBUF (Prop_ibuf_I_O)         1.492    11.492 f  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.285    12.777    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010     5.767 f  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     7.527    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     7.628 f  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         1.768     9.396    computer/io1/data_reg
    DSP48_X0Y4           DSP48E1                                      r  computer/io1/b_addr_i4/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206    13.602 r  computer/io1/b_addr_i4/PCOUT[47]
                         net (fo=1, routed)           0.002    13.604    computer/io1/b_addr_i4_n_106
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    15.122 r  computer/io1/b_addr_i4__0/P[3]
                         net (fo=1, routed)           0.855    15.976    computer/io1/b_addr_i4__0_n_102
    SLICE_X12Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    16.613 r  computer/io1/mem_reg_i_355/CO[3]
                         net (fo=1, routed)           0.000    16.613    computer/io1/mem_reg_i_355_n_0
    SLICE_X12Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.832 r  computer/io1/mem_reg_i_393/O[0]
                         net (fo=18, routed)          1.091    17.923    io1/b_addr_i3[24]
    SLICE_X14Y16         LUT3 (Prop_lut3_I1_O)        0.295    18.218 r  mem_reg_i_281/O
                         net (fo=1, routed)           0.606    18.825    mem_reg_i_281_n_0
    SLICE_X13Y14         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    19.210 r  mem_reg_i_188/CO[3]
                         net (fo=1, routed)           0.000    19.210    mem_reg_i_188_n_0
    SLICE_X13Y15         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.432 r  mem_reg_i_195/O[0]
                         net (fo=3, routed)           0.610    20.041    mem_reg_i_195_n_7
    SLICE_X15Y14         LUT3 (Prop_lut3_I1_O)        0.299    20.340 f  mem_reg_i_186/O
                         net (fo=2, routed)           0.580    20.920    mem_reg_i_186_n_0
    SLICE_X11Y14         LUT5 (Prop_lut5_I0_O)        0.124    21.044 r  mem_reg_i_145/O
                         net (fo=2, routed)           0.675    21.719    mem_reg_i_145_n_0
    SLICE_X10Y14         LUT6 (Prop_lut6_I0_O)        0.124    21.843 r  mem_reg_i_149/O
                         net (fo=1, routed)           0.000    21.843    mem_reg_i_149_n_0
    SLICE_X10Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    22.219 r  mem_reg_i_108/CO[3]
                         net (fo=1, routed)           0.000    22.219    mem_reg_i_108_n_0
    SLICE_X10Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    22.542 r  mem_reg_i_176/O[1]
                         net (fo=5, routed)           0.650    23.192    mem_reg_i_176_n_6
    SLICE_X9Y13          LUT3 (Prop_lut3_I1_O)        0.306    23.498 r  mem_reg_i_137/O
                         net (fo=1, routed)           0.331    23.830    mem_reg_i_137_n_0
    SLICE_X9Y14          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    24.215 r  mem_reg_i_107/CO[3]
                         net (fo=1, routed)           0.000    24.215    mem_reg_i_107_n_0
    SLICE_X9Y15          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.437 r  mem_reg_i_175/O[0]
                         net (fo=2, routed)           0.662    25.099    mem_reg_i_175_n_7
    SLICE_X7Y15          LUT4 (Prop_lut4_I2_O)        0.299    25.398 r  mem_reg_i_134/O
                         net (fo=1, routed)           0.000    25.398    mem_reg_i_134_n_0
    SLICE_X7Y15          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    25.750 r  mem_reg_i_98/O[3]
                         net (fo=1, routed)           0.479    26.229    mem_reg_i_98_n_4
    SLICE_X8Y15          LUT2 (Prop_lut2_I1_O)        0.306    26.535 r  mem_reg_i_56/O
                         net (fo=1, routed)           0.000    26.535    mem_reg_i_56_n_0
    SLICE_X8Y15          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    26.790 f  mem_reg_i_27/O[3]
                         net (fo=1, routed)           0.316    27.106    computer/io1/GEN_2KATTRAM.dispAttRam/mem_reg_i_26_0[3]
    SLICE_X7Y14          LUT1 (Prop_lut1_I0_O)        0.307    27.413 r  computer/io1/GEN_2KATTRAM.dispAttRam/mem_reg_i_54/O
                         net (fo=1, routed)           0.000    27.413    computer/io1/GEN_2KATTRAM.dispAttRam/mem_reg_i_54_n_0
    SLICE_X7Y14          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    27.814 r  computer/io1/GEN_2KATTRAM.dispAttRam/mem_reg_i_26/CO[3]
                         net (fo=7, routed)           0.939    28.753    computer/io1/GEN_2KATTRAM.dispAttRam/mem_reg_i_26_n_0
    SLICE_X6Y16          LUT3 (Prop_lut3_I1_O)        0.124    28.877 r  computer/io1/GEN_2KATTRAM.dispAttRam/mem_reg_i_10/O
                         net (fo=2, routed)           0.456    29.334    computer/io1/GEN_2KRAM.dispCharRam/ADDRBWRADDR[9]
    RAMB18_X0Y7          RAMB18E1                                     r  computer/io1/GEN_2KRAM.dispCharRam/mem_reg/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    N18                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    sys_clock
    N18                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.162    22.583    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118    15.465 r  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.064    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.155 r  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         1.542    18.697    computer/io1/GEN_2KRAM.dispCharRam/eth_clk
    RAMB18_X0Y7          RAMB18E1                                     r  computer/io1/GEN_2KRAM.dispCharRam/mem_reg/CLKBWRCLK
                         clock pessimism              0.588    19.285    
                         clock uncertainty           -0.104    19.180    
    RAMB18_X0Y7          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.566    18.614    computer/io1/GEN_2KRAM.dispCharRam/mem_reg
  -------------------------------------------------------------------
                         required time                         18.614    
                         arrival time                         -29.334    
  -------------------------------------------------------------------
                         slack                                -10.720    

Slack (VIOLATED) :        -10.660ns  (required time - arrival time)
  Source:                 computer/io1/b_addr_i4/CLK
                            (falling edge-triggered cell DSP48E1 clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            computer/io1/GEN_2KATTRAM.dispAttRam/mem_reg/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             eth_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (eth_clk_wiz_0 rise@20.000ns - eth_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        19.878ns  (logic 11.685ns (58.783%)  route 8.193ns (41.217%))
  Logic Levels:           21  (CARRY4=11 DSP48E1=1 LUT1=1 LUT2=1 LUT3=4 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.303ns = ( 18.697 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.604ns = ( 9.396 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    N18                                               0.000    10.000 f  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    N18                  IBUF (Prop_ibuf_I_O)         1.492    11.492 f  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.285    12.777    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010     5.767 f  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     7.527    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     7.628 f  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         1.768     9.396    computer/io1/data_reg
    DSP48_X0Y4           DSP48E1                                      r  computer/io1/b_addr_i4/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206    13.602 r  computer/io1/b_addr_i4/PCOUT[47]
                         net (fo=1, routed)           0.002    13.604    computer/io1/b_addr_i4_n_106
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    15.122 r  computer/io1/b_addr_i4__0/P[3]
                         net (fo=1, routed)           0.855    15.976    computer/io1/b_addr_i4__0_n_102
    SLICE_X12Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    16.613 r  computer/io1/mem_reg_i_355/CO[3]
                         net (fo=1, routed)           0.000    16.613    computer/io1/mem_reg_i_355_n_0
    SLICE_X12Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.832 r  computer/io1/mem_reg_i_393/O[0]
                         net (fo=18, routed)          1.091    17.923    io1/b_addr_i3[24]
    SLICE_X14Y16         LUT3 (Prop_lut3_I1_O)        0.295    18.218 r  mem_reg_i_281/O
                         net (fo=1, routed)           0.606    18.825    mem_reg_i_281_n_0
    SLICE_X13Y14         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    19.210 r  mem_reg_i_188/CO[3]
                         net (fo=1, routed)           0.000    19.210    mem_reg_i_188_n_0
    SLICE_X13Y15         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.432 r  mem_reg_i_195/O[0]
                         net (fo=3, routed)           0.610    20.041    mem_reg_i_195_n_7
    SLICE_X15Y14         LUT3 (Prop_lut3_I1_O)        0.299    20.340 f  mem_reg_i_186/O
                         net (fo=2, routed)           0.580    20.920    mem_reg_i_186_n_0
    SLICE_X11Y14         LUT5 (Prop_lut5_I0_O)        0.124    21.044 r  mem_reg_i_145/O
                         net (fo=2, routed)           0.675    21.719    mem_reg_i_145_n_0
    SLICE_X10Y14         LUT6 (Prop_lut6_I0_O)        0.124    21.843 r  mem_reg_i_149/O
                         net (fo=1, routed)           0.000    21.843    mem_reg_i_149_n_0
    SLICE_X10Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    22.219 r  mem_reg_i_108/CO[3]
                         net (fo=1, routed)           0.000    22.219    mem_reg_i_108_n_0
    SLICE_X10Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    22.542 r  mem_reg_i_176/O[1]
                         net (fo=5, routed)           0.650    23.192    mem_reg_i_176_n_6
    SLICE_X9Y13          LUT3 (Prop_lut3_I1_O)        0.306    23.498 r  mem_reg_i_137/O
                         net (fo=1, routed)           0.331    23.830    mem_reg_i_137_n_0
    SLICE_X9Y14          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    24.215 r  mem_reg_i_107/CO[3]
                         net (fo=1, routed)           0.000    24.215    mem_reg_i_107_n_0
    SLICE_X9Y15          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.437 r  mem_reg_i_175/O[0]
                         net (fo=2, routed)           0.662    25.099    mem_reg_i_175_n_7
    SLICE_X7Y15          LUT4 (Prop_lut4_I2_O)        0.299    25.398 r  mem_reg_i_134/O
                         net (fo=1, routed)           0.000    25.398    mem_reg_i_134_n_0
    SLICE_X7Y15          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    25.750 r  mem_reg_i_98/O[3]
                         net (fo=1, routed)           0.479    26.229    mem_reg_i_98_n_4
    SLICE_X8Y15          LUT2 (Prop_lut2_I1_O)        0.306    26.535 r  mem_reg_i_56/O
                         net (fo=1, routed)           0.000    26.535    mem_reg_i_56_n_0
    SLICE_X8Y15          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    26.790 f  mem_reg_i_27/O[3]
                         net (fo=1, routed)           0.316    27.106    computer/io1/GEN_2KATTRAM.dispAttRam/mem_reg_i_26_0[3]
    SLICE_X7Y14          LUT1 (Prop_lut1_I0_O)        0.307    27.413 r  computer/io1/GEN_2KATTRAM.dispAttRam/mem_reg_i_54/O
                         net (fo=1, routed)           0.000    27.413    computer/io1/GEN_2KATTRAM.dispAttRam/mem_reg_i_54_n_0
    SLICE_X7Y14          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    27.814 r  computer/io1/GEN_2KATTRAM.dispAttRam/mem_reg_i_26/CO[3]
                         net (fo=7, routed)           0.752    28.566    computer/io1/GEN_2KATTRAM.dispAttRam/mem_reg_i_26_n_0
    SLICE_X7Y16          LUT3 (Prop_lut3_I1_O)        0.124    28.690 r  computer/io1/GEN_2KATTRAM.dispAttRam/mem_reg_i_14/O
                         net (fo=2, routed)           0.584    29.274    computer/io1/GEN_2KATTRAM.dispAttRam/ADDRBWRADDR[5]
    RAMB18_X0Y6          RAMB18E1                                     r  computer/io1/GEN_2KATTRAM.dispAttRam/mem_reg/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    N18                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    sys_clock
    N18                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.162    22.583    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118    15.465 r  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.064    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.155 r  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         1.542    18.697    computer/io1/GEN_2KATTRAM.dispAttRam/eth_clk
    RAMB18_X0Y6          RAMB18E1                                     r  computer/io1/GEN_2KATTRAM.dispAttRam/mem_reg/CLKBWRCLK
                         clock pessimism              0.588    19.285    
                         clock uncertainty           -0.104    19.180    
    RAMB18_X0Y6          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.566    18.614    computer/io1/GEN_2KATTRAM.dispAttRam/mem_reg
  -------------------------------------------------------------------
                         required time                         18.614    
                         arrival time                         -29.274    
  -------------------------------------------------------------------
                         slack                                -10.660    

Slack (VIOLATED) :        -10.660ns  (required time - arrival time)
  Source:                 computer/io1/b_addr_i4/CLK
                            (falling edge-triggered cell DSP48E1 clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            computer/io1/GEN_2KRAM.dispCharRam/mem_reg/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             eth_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (eth_clk_wiz_0 rise@20.000ns - eth_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        19.878ns  (logic 11.685ns (58.783%)  route 8.193ns (41.217%))
  Logic Levels:           21  (CARRY4=11 DSP48E1=1 LUT1=1 LUT2=1 LUT3=4 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.303ns = ( 18.697 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.604ns = ( 9.396 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    N18                                               0.000    10.000 f  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    N18                  IBUF (Prop_ibuf_I_O)         1.492    11.492 f  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.285    12.777    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010     5.767 f  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     7.527    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     7.628 f  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         1.768     9.396    computer/io1/data_reg
    DSP48_X0Y4           DSP48E1                                      r  computer/io1/b_addr_i4/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206    13.602 r  computer/io1/b_addr_i4/PCOUT[47]
                         net (fo=1, routed)           0.002    13.604    computer/io1/b_addr_i4_n_106
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    15.122 r  computer/io1/b_addr_i4__0/P[3]
                         net (fo=1, routed)           0.855    15.976    computer/io1/b_addr_i4__0_n_102
    SLICE_X12Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    16.613 r  computer/io1/mem_reg_i_355/CO[3]
                         net (fo=1, routed)           0.000    16.613    computer/io1/mem_reg_i_355_n_0
    SLICE_X12Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.832 r  computer/io1/mem_reg_i_393/O[0]
                         net (fo=18, routed)          1.091    17.923    io1/b_addr_i3[24]
    SLICE_X14Y16         LUT3 (Prop_lut3_I1_O)        0.295    18.218 r  mem_reg_i_281/O
                         net (fo=1, routed)           0.606    18.825    mem_reg_i_281_n_0
    SLICE_X13Y14         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    19.210 r  mem_reg_i_188/CO[3]
                         net (fo=1, routed)           0.000    19.210    mem_reg_i_188_n_0
    SLICE_X13Y15         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.432 r  mem_reg_i_195/O[0]
                         net (fo=3, routed)           0.610    20.041    mem_reg_i_195_n_7
    SLICE_X15Y14         LUT3 (Prop_lut3_I1_O)        0.299    20.340 f  mem_reg_i_186/O
                         net (fo=2, routed)           0.580    20.920    mem_reg_i_186_n_0
    SLICE_X11Y14         LUT5 (Prop_lut5_I0_O)        0.124    21.044 r  mem_reg_i_145/O
                         net (fo=2, routed)           0.675    21.719    mem_reg_i_145_n_0
    SLICE_X10Y14         LUT6 (Prop_lut6_I0_O)        0.124    21.843 r  mem_reg_i_149/O
                         net (fo=1, routed)           0.000    21.843    mem_reg_i_149_n_0
    SLICE_X10Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    22.219 r  mem_reg_i_108/CO[3]
                         net (fo=1, routed)           0.000    22.219    mem_reg_i_108_n_0
    SLICE_X10Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    22.542 r  mem_reg_i_176/O[1]
                         net (fo=5, routed)           0.650    23.192    mem_reg_i_176_n_6
    SLICE_X9Y13          LUT3 (Prop_lut3_I1_O)        0.306    23.498 r  mem_reg_i_137/O
                         net (fo=1, routed)           0.331    23.830    mem_reg_i_137_n_0
    SLICE_X9Y14          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    24.215 r  mem_reg_i_107/CO[3]
                         net (fo=1, routed)           0.000    24.215    mem_reg_i_107_n_0
    SLICE_X9Y15          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.437 r  mem_reg_i_175/O[0]
                         net (fo=2, routed)           0.662    25.099    mem_reg_i_175_n_7
    SLICE_X7Y15          LUT4 (Prop_lut4_I2_O)        0.299    25.398 r  mem_reg_i_134/O
                         net (fo=1, routed)           0.000    25.398    mem_reg_i_134_n_0
    SLICE_X7Y15          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    25.750 r  mem_reg_i_98/O[3]
                         net (fo=1, routed)           0.479    26.229    mem_reg_i_98_n_4
    SLICE_X8Y15          LUT2 (Prop_lut2_I1_O)        0.306    26.535 r  mem_reg_i_56/O
                         net (fo=1, routed)           0.000    26.535    mem_reg_i_56_n_0
    SLICE_X8Y15          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    26.790 f  mem_reg_i_27/O[3]
                         net (fo=1, routed)           0.316    27.106    computer/io1/GEN_2KATTRAM.dispAttRam/mem_reg_i_26_0[3]
    SLICE_X7Y14          LUT1 (Prop_lut1_I0_O)        0.307    27.413 r  computer/io1/GEN_2KATTRAM.dispAttRam/mem_reg_i_54/O
                         net (fo=1, routed)           0.000    27.413    computer/io1/GEN_2KATTRAM.dispAttRam/mem_reg_i_54_n_0
    SLICE_X7Y14          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    27.814 r  computer/io1/GEN_2KATTRAM.dispAttRam/mem_reg_i_26/CO[3]
                         net (fo=7, routed)           0.752    28.566    computer/io1/GEN_2KATTRAM.dispAttRam/mem_reg_i_26_n_0
    SLICE_X7Y16          LUT3 (Prop_lut3_I1_O)        0.124    28.690 r  computer/io1/GEN_2KATTRAM.dispAttRam/mem_reg_i_14/O
                         net (fo=2, routed)           0.584    29.274    computer/io1/GEN_2KRAM.dispCharRam/ADDRBWRADDR[5]
    RAMB18_X0Y7          RAMB18E1                                     r  computer/io1/GEN_2KRAM.dispCharRam/mem_reg/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    N18                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    sys_clock
    N18                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.162    22.583    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118    15.465 r  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.064    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.155 r  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         1.542    18.697    computer/io1/GEN_2KRAM.dispCharRam/eth_clk
    RAMB18_X0Y7          RAMB18E1                                     r  computer/io1/GEN_2KRAM.dispCharRam/mem_reg/CLKBWRCLK
                         clock pessimism              0.588    19.285    
                         clock uncertainty           -0.104    19.180    
    RAMB18_X0Y7          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.566    18.614    computer/io1/GEN_2KRAM.dispCharRam/mem_reg
  -------------------------------------------------------------------
                         required time                         18.614    
                         arrival time                         -29.274    
  -------------------------------------------------------------------
                         slack                                -10.660    

Slack (VIOLATED) :        -10.643ns  (required time - arrival time)
  Source:                 computer/io1/b_addr_i4/CLK
                            (falling edge-triggered cell DSP48E1 clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            computer/io1/GEN_2KATTRAM.dispAttRam/mem_reg/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             eth_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (eth_clk_wiz_0 rise@20.000ns - eth_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        19.862ns  (logic 11.685ns (58.831%)  route 8.177ns (41.169%))
  Logic Levels:           21  (CARRY4=11 DSP48E1=1 LUT1=1 LUT2=1 LUT3=4 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.303ns = ( 18.697 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.604ns = ( 9.396 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    N18                                               0.000    10.000 f  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    N18                  IBUF (Prop_ibuf_I_O)         1.492    11.492 f  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.285    12.777    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010     5.767 f  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     7.527    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     7.628 f  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         1.768     9.396    computer/io1/data_reg
    DSP48_X0Y4           DSP48E1                                      r  computer/io1/b_addr_i4/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206    13.602 r  computer/io1/b_addr_i4/PCOUT[47]
                         net (fo=1, routed)           0.002    13.604    computer/io1/b_addr_i4_n_106
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    15.122 r  computer/io1/b_addr_i4__0/P[3]
                         net (fo=1, routed)           0.855    15.976    computer/io1/b_addr_i4__0_n_102
    SLICE_X12Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    16.613 r  computer/io1/mem_reg_i_355/CO[3]
                         net (fo=1, routed)           0.000    16.613    computer/io1/mem_reg_i_355_n_0
    SLICE_X12Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.832 r  computer/io1/mem_reg_i_393/O[0]
                         net (fo=18, routed)          1.091    17.923    io1/b_addr_i3[24]
    SLICE_X14Y16         LUT3 (Prop_lut3_I1_O)        0.295    18.218 r  mem_reg_i_281/O
                         net (fo=1, routed)           0.606    18.825    mem_reg_i_281_n_0
    SLICE_X13Y14         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    19.210 r  mem_reg_i_188/CO[3]
                         net (fo=1, routed)           0.000    19.210    mem_reg_i_188_n_0
    SLICE_X13Y15         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.432 r  mem_reg_i_195/O[0]
                         net (fo=3, routed)           0.610    20.041    mem_reg_i_195_n_7
    SLICE_X15Y14         LUT3 (Prop_lut3_I1_O)        0.299    20.340 f  mem_reg_i_186/O
                         net (fo=2, routed)           0.580    20.920    mem_reg_i_186_n_0
    SLICE_X11Y14         LUT5 (Prop_lut5_I0_O)        0.124    21.044 r  mem_reg_i_145/O
                         net (fo=2, routed)           0.675    21.719    mem_reg_i_145_n_0
    SLICE_X10Y14         LUT6 (Prop_lut6_I0_O)        0.124    21.843 r  mem_reg_i_149/O
                         net (fo=1, routed)           0.000    21.843    mem_reg_i_149_n_0
    SLICE_X10Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    22.219 r  mem_reg_i_108/CO[3]
                         net (fo=1, routed)           0.000    22.219    mem_reg_i_108_n_0
    SLICE_X10Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    22.542 r  mem_reg_i_176/O[1]
                         net (fo=5, routed)           0.650    23.192    mem_reg_i_176_n_6
    SLICE_X9Y13          LUT3 (Prop_lut3_I1_O)        0.306    23.498 r  mem_reg_i_137/O
                         net (fo=1, routed)           0.331    23.830    mem_reg_i_137_n_0
    SLICE_X9Y14          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    24.215 r  mem_reg_i_107/CO[3]
                         net (fo=1, routed)           0.000    24.215    mem_reg_i_107_n_0
    SLICE_X9Y15          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.437 r  mem_reg_i_175/O[0]
                         net (fo=2, routed)           0.662    25.099    mem_reg_i_175_n_7
    SLICE_X7Y15          LUT4 (Prop_lut4_I2_O)        0.299    25.398 r  mem_reg_i_134/O
                         net (fo=1, routed)           0.000    25.398    mem_reg_i_134_n_0
    SLICE_X7Y15          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    25.750 r  mem_reg_i_98/O[3]
                         net (fo=1, routed)           0.479    26.229    mem_reg_i_98_n_4
    SLICE_X8Y15          LUT2 (Prop_lut2_I1_O)        0.306    26.535 r  mem_reg_i_56/O
                         net (fo=1, routed)           0.000    26.535    mem_reg_i_56_n_0
    SLICE_X8Y15          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    26.790 f  mem_reg_i_27/O[3]
                         net (fo=1, routed)           0.316    27.106    computer/io1/GEN_2KATTRAM.dispAttRam/mem_reg_i_26_0[3]
    SLICE_X7Y14          LUT1 (Prop_lut1_I0_O)        0.307    27.413 r  computer/io1/GEN_2KATTRAM.dispAttRam/mem_reg_i_54/O
                         net (fo=1, routed)           0.000    27.413    computer/io1/GEN_2KATTRAM.dispAttRam/mem_reg_i_54_n_0
    SLICE_X7Y14          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    27.814 r  computer/io1/GEN_2KATTRAM.dispAttRam/mem_reg_i_26/CO[3]
                         net (fo=7, routed)           0.861    28.675    computer/io1/GEN_2KATTRAM.dispAttRam/mem_reg_i_26_n_0
    SLICE_X6Y16          LUT3 (Prop_lut3_I1_O)        0.124    28.799 r  computer/io1/GEN_2KATTRAM.dispAttRam/mem_reg_i_13/O
                         net (fo=2, routed)           0.459    29.258    computer/io1/GEN_2KATTRAM.dispAttRam/ADDRBWRADDR[6]
    RAMB18_X0Y6          RAMB18E1                                     r  computer/io1/GEN_2KATTRAM.dispAttRam/mem_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    N18                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    sys_clock
    N18                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.162    22.583    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118    15.465 r  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.064    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.155 r  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         1.542    18.697    computer/io1/GEN_2KATTRAM.dispAttRam/eth_clk
    RAMB18_X0Y6          RAMB18E1                                     r  computer/io1/GEN_2KATTRAM.dispAttRam/mem_reg/CLKBWRCLK
                         clock pessimism              0.588    19.285    
                         clock uncertainty           -0.104    19.180    
    RAMB18_X0Y6          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566    18.614    computer/io1/GEN_2KATTRAM.dispAttRam/mem_reg
  -------------------------------------------------------------------
                         required time                         18.614    
                         arrival time                         -29.258    
  -------------------------------------------------------------------
                         slack                                -10.643    

Slack (VIOLATED) :        -10.643ns  (required time - arrival time)
  Source:                 computer/io1/b_addr_i4/CLK
                            (falling edge-triggered cell DSP48E1 clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            computer/io1/GEN_2KRAM.dispCharRam/mem_reg/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             eth_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (eth_clk_wiz_0 rise@20.000ns - eth_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        19.862ns  (logic 11.685ns (58.831%)  route 8.177ns (41.169%))
  Logic Levels:           21  (CARRY4=11 DSP48E1=1 LUT1=1 LUT2=1 LUT3=4 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.303ns = ( 18.697 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.604ns = ( 9.396 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    N18                                               0.000    10.000 f  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    N18                  IBUF (Prop_ibuf_I_O)         1.492    11.492 f  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.285    12.777    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010     5.767 f  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     7.527    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     7.628 f  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         1.768     9.396    computer/io1/data_reg
    DSP48_X0Y4           DSP48E1                                      r  computer/io1/b_addr_i4/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206    13.602 r  computer/io1/b_addr_i4/PCOUT[47]
                         net (fo=1, routed)           0.002    13.604    computer/io1/b_addr_i4_n_106
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    15.122 r  computer/io1/b_addr_i4__0/P[3]
                         net (fo=1, routed)           0.855    15.976    computer/io1/b_addr_i4__0_n_102
    SLICE_X12Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    16.613 r  computer/io1/mem_reg_i_355/CO[3]
                         net (fo=1, routed)           0.000    16.613    computer/io1/mem_reg_i_355_n_0
    SLICE_X12Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.832 r  computer/io1/mem_reg_i_393/O[0]
                         net (fo=18, routed)          1.091    17.923    io1/b_addr_i3[24]
    SLICE_X14Y16         LUT3 (Prop_lut3_I1_O)        0.295    18.218 r  mem_reg_i_281/O
                         net (fo=1, routed)           0.606    18.825    mem_reg_i_281_n_0
    SLICE_X13Y14         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    19.210 r  mem_reg_i_188/CO[3]
                         net (fo=1, routed)           0.000    19.210    mem_reg_i_188_n_0
    SLICE_X13Y15         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.432 r  mem_reg_i_195/O[0]
                         net (fo=3, routed)           0.610    20.041    mem_reg_i_195_n_7
    SLICE_X15Y14         LUT3 (Prop_lut3_I1_O)        0.299    20.340 f  mem_reg_i_186/O
                         net (fo=2, routed)           0.580    20.920    mem_reg_i_186_n_0
    SLICE_X11Y14         LUT5 (Prop_lut5_I0_O)        0.124    21.044 r  mem_reg_i_145/O
                         net (fo=2, routed)           0.675    21.719    mem_reg_i_145_n_0
    SLICE_X10Y14         LUT6 (Prop_lut6_I0_O)        0.124    21.843 r  mem_reg_i_149/O
                         net (fo=1, routed)           0.000    21.843    mem_reg_i_149_n_0
    SLICE_X10Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    22.219 r  mem_reg_i_108/CO[3]
                         net (fo=1, routed)           0.000    22.219    mem_reg_i_108_n_0
    SLICE_X10Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    22.542 r  mem_reg_i_176/O[1]
                         net (fo=5, routed)           0.650    23.192    mem_reg_i_176_n_6
    SLICE_X9Y13          LUT3 (Prop_lut3_I1_O)        0.306    23.498 r  mem_reg_i_137/O
                         net (fo=1, routed)           0.331    23.830    mem_reg_i_137_n_0
    SLICE_X9Y14          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    24.215 r  mem_reg_i_107/CO[3]
                         net (fo=1, routed)           0.000    24.215    mem_reg_i_107_n_0
    SLICE_X9Y15          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.437 r  mem_reg_i_175/O[0]
                         net (fo=2, routed)           0.662    25.099    mem_reg_i_175_n_7
    SLICE_X7Y15          LUT4 (Prop_lut4_I2_O)        0.299    25.398 r  mem_reg_i_134/O
                         net (fo=1, routed)           0.000    25.398    mem_reg_i_134_n_0
    SLICE_X7Y15          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    25.750 r  mem_reg_i_98/O[3]
                         net (fo=1, routed)           0.479    26.229    mem_reg_i_98_n_4
    SLICE_X8Y15          LUT2 (Prop_lut2_I1_O)        0.306    26.535 r  mem_reg_i_56/O
                         net (fo=1, routed)           0.000    26.535    mem_reg_i_56_n_0
    SLICE_X8Y15          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    26.790 f  mem_reg_i_27/O[3]
                         net (fo=1, routed)           0.316    27.106    computer/io1/GEN_2KATTRAM.dispAttRam/mem_reg_i_26_0[3]
    SLICE_X7Y14          LUT1 (Prop_lut1_I0_O)        0.307    27.413 r  computer/io1/GEN_2KATTRAM.dispAttRam/mem_reg_i_54/O
                         net (fo=1, routed)           0.000    27.413    computer/io1/GEN_2KATTRAM.dispAttRam/mem_reg_i_54_n_0
    SLICE_X7Y14          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    27.814 r  computer/io1/GEN_2KATTRAM.dispAttRam/mem_reg_i_26/CO[3]
                         net (fo=7, routed)           0.861    28.675    computer/io1/GEN_2KATTRAM.dispAttRam/mem_reg_i_26_n_0
    SLICE_X6Y16          LUT3 (Prop_lut3_I1_O)        0.124    28.799 r  computer/io1/GEN_2KATTRAM.dispAttRam/mem_reg_i_13/O
                         net (fo=2, routed)           0.459    29.258    computer/io1/GEN_2KRAM.dispCharRam/ADDRBWRADDR[6]
    RAMB18_X0Y7          RAMB18E1                                     r  computer/io1/GEN_2KRAM.dispCharRam/mem_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    N18                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    sys_clock
    N18                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.162    22.583    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118    15.465 r  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.064    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.155 r  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         1.542    18.697    computer/io1/GEN_2KRAM.dispCharRam/eth_clk
    RAMB18_X0Y7          RAMB18E1                                     r  computer/io1/GEN_2KRAM.dispCharRam/mem_reg/CLKBWRCLK
                         clock pessimism              0.588    19.285    
                         clock uncertainty           -0.104    19.180    
    RAMB18_X0Y7          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566    18.614    computer/io1/GEN_2KRAM.dispCharRam/mem_reg
  -------------------------------------------------------------------
                         required time                         18.614    
                         arrival time                         -29.258    
  -------------------------------------------------------------------
                         slack                                -10.643    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 computer/io1/kbInPointer_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            computer/io1/kbBuffer_reg_0_7_0_5/RAMA/WADR0
                            (falling edge-triggered cell RAMD32 clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             eth_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_clk_wiz_0 fall@10.000ns - eth_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        0.374ns  (logic 0.146ns (38.991%)  route 0.228ns (61.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.743ns = ( 9.257 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.508ns = ( 9.492 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    N18                                               0.000    10.000 f  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    N18                  IBUF (Prop_ibuf_I_O)         0.260    10.260 f  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.440    10.700    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271     8.429 f  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482     8.910    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     8.936 f  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         0.556     9.492    computer/io1/eth_clk
    SLICE_X25Y34         FDRE                                         r  computer/io1/kbInPointer_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y34         FDRE (Prop_fdre_C_Q)         0.146     9.638 r  computer/io1/kbInPointer_reg[0]/Q
                         net (fo=21, routed)          0.228     9.866    computer/io1/kbBuffer_reg_0_7_0_5/ADDRD0
    SLICE_X24Y34         RAMD32                                       r  computer/io1/kbBuffer_reg_0_7_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    N18                                               0.000    10.000 f  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    N18                  IBUF (Prop_ibuf_I_O)         0.448    10.448 f  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.480    10.928    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050     7.878 f  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528     8.406    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     8.435 f  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         0.822     9.257    computer/io1/kbBuffer_reg_0_7_0_5/WCLK
    SLICE_X24Y34         RAMD32                                       r  computer/io1/kbBuffer_reg_0_7_0_5/RAMA/CLK  (IS_INVERTED)
                         clock pessimism              0.248     9.505    
    SLICE_X24Y34         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.314     9.819    computer/io1/kbBuffer_reg_0_7_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -9.819    
                         arrival time                           9.866    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 computer/io1/kbInPointer_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            computer/io1/kbBuffer_reg_0_7_0_5/RAMA_D1/WADR0
                            (falling edge-triggered cell RAMD32 clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             eth_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_clk_wiz_0 fall@10.000ns - eth_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        0.374ns  (logic 0.146ns (38.991%)  route 0.228ns (61.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.743ns = ( 9.257 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.508ns = ( 9.492 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    N18                                               0.000    10.000 f  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    N18                  IBUF (Prop_ibuf_I_O)         0.260    10.260 f  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.440    10.700    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271     8.429 f  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482     8.910    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     8.936 f  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         0.556     9.492    computer/io1/eth_clk
    SLICE_X25Y34         FDRE                                         r  computer/io1/kbInPointer_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y34         FDRE (Prop_fdre_C_Q)         0.146     9.638 r  computer/io1/kbInPointer_reg[0]/Q
                         net (fo=21, routed)          0.228     9.866    computer/io1/kbBuffer_reg_0_7_0_5/ADDRD0
    SLICE_X24Y34         RAMD32                                       r  computer/io1/kbBuffer_reg_0_7_0_5/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    N18                                               0.000    10.000 f  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    N18                  IBUF (Prop_ibuf_I_O)         0.448    10.448 f  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.480    10.928    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050     7.878 f  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528     8.406    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     8.435 f  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         0.822     9.257    computer/io1/kbBuffer_reg_0_7_0_5/WCLK
    SLICE_X24Y34         RAMD32                                       r  computer/io1/kbBuffer_reg_0_7_0_5/RAMA_D1/CLK  (IS_INVERTED)
                         clock pessimism              0.248     9.505    
    SLICE_X24Y34         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.314     9.819    computer/io1/kbBuffer_reg_0_7_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -9.819    
                         arrival time                           9.866    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 computer/io1/kbInPointer_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            computer/io1/kbBuffer_reg_0_7_0_5/RAMB/WADR0
                            (falling edge-triggered cell RAMD32 clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             eth_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_clk_wiz_0 fall@10.000ns - eth_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        0.374ns  (logic 0.146ns (38.991%)  route 0.228ns (61.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.743ns = ( 9.257 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.508ns = ( 9.492 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    N18                                               0.000    10.000 f  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    N18                  IBUF (Prop_ibuf_I_O)         0.260    10.260 f  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.440    10.700    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271     8.429 f  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482     8.910    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     8.936 f  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         0.556     9.492    computer/io1/eth_clk
    SLICE_X25Y34         FDRE                                         r  computer/io1/kbInPointer_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y34         FDRE (Prop_fdre_C_Q)         0.146     9.638 r  computer/io1/kbInPointer_reg[0]/Q
                         net (fo=21, routed)          0.228     9.866    computer/io1/kbBuffer_reg_0_7_0_5/ADDRD0
    SLICE_X24Y34         RAMD32                                       r  computer/io1/kbBuffer_reg_0_7_0_5/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    N18                                               0.000    10.000 f  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    N18                  IBUF (Prop_ibuf_I_O)         0.448    10.448 f  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.480    10.928    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050     7.878 f  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528     8.406    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     8.435 f  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         0.822     9.257    computer/io1/kbBuffer_reg_0_7_0_5/WCLK
    SLICE_X24Y34         RAMD32                                       r  computer/io1/kbBuffer_reg_0_7_0_5/RAMB/CLK  (IS_INVERTED)
                         clock pessimism              0.248     9.505    
    SLICE_X24Y34         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.314     9.819    computer/io1/kbBuffer_reg_0_7_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -9.819    
                         arrival time                           9.866    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 computer/io1/kbInPointer_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            computer/io1/kbBuffer_reg_0_7_0_5/RAMB_D1/WADR0
                            (falling edge-triggered cell RAMD32 clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             eth_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_clk_wiz_0 fall@10.000ns - eth_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        0.374ns  (logic 0.146ns (38.991%)  route 0.228ns (61.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.743ns = ( 9.257 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.508ns = ( 9.492 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    N18                                               0.000    10.000 f  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    N18                  IBUF (Prop_ibuf_I_O)         0.260    10.260 f  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.440    10.700    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271     8.429 f  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482     8.910    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     8.936 f  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         0.556     9.492    computer/io1/eth_clk
    SLICE_X25Y34         FDRE                                         r  computer/io1/kbInPointer_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y34         FDRE (Prop_fdre_C_Q)         0.146     9.638 r  computer/io1/kbInPointer_reg[0]/Q
                         net (fo=21, routed)          0.228     9.866    computer/io1/kbBuffer_reg_0_7_0_5/ADDRD0
    SLICE_X24Y34         RAMD32                                       r  computer/io1/kbBuffer_reg_0_7_0_5/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    N18                                               0.000    10.000 f  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    N18                  IBUF (Prop_ibuf_I_O)         0.448    10.448 f  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.480    10.928    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050     7.878 f  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528     8.406    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     8.435 f  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         0.822     9.257    computer/io1/kbBuffer_reg_0_7_0_5/WCLK
    SLICE_X24Y34         RAMD32                                       r  computer/io1/kbBuffer_reg_0_7_0_5/RAMB_D1/CLK  (IS_INVERTED)
                         clock pessimism              0.248     9.505    
    SLICE_X24Y34         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.314     9.819    computer/io1/kbBuffer_reg_0_7_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -9.819    
                         arrival time                           9.866    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 computer/io1/kbInPointer_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            computer/io1/kbBuffer_reg_0_7_0_5/RAMC/WADR0
                            (falling edge-triggered cell RAMD32 clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             eth_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_clk_wiz_0 fall@10.000ns - eth_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        0.374ns  (logic 0.146ns (38.991%)  route 0.228ns (61.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.743ns = ( 9.257 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.508ns = ( 9.492 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    N18                                               0.000    10.000 f  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    N18                  IBUF (Prop_ibuf_I_O)         0.260    10.260 f  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.440    10.700    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271     8.429 f  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482     8.910    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     8.936 f  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         0.556     9.492    computer/io1/eth_clk
    SLICE_X25Y34         FDRE                                         r  computer/io1/kbInPointer_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y34         FDRE (Prop_fdre_C_Q)         0.146     9.638 r  computer/io1/kbInPointer_reg[0]/Q
                         net (fo=21, routed)          0.228     9.866    computer/io1/kbBuffer_reg_0_7_0_5/ADDRD0
    SLICE_X24Y34         RAMD32                                       r  computer/io1/kbBuffer_reg_0_7_0_5/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    N18                                               0.000    10.000 f  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    N18                  IBUF (Prop_ibuf_I_O)         0.448    10.448 f  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.480    10.928    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050     7.878 f  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528     8.406    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     8.435 f  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         0.822     9.257    computer/io1/kbBuffer_reg_0_7_0_5/WCLK
    SLICE_X24Y34         RAMD32                                       r  computer/io1/kbBuffer_reg_0_7_0_5/RAMC/CLK  (IS_INVERTED)
                         clock pessimism              0.248     9.505    
    SLICE_X24Y34         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.314     9.819    computer/io1/kbBuffer_reg_0_7_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -9.819    
                         arrival time                           9.866    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 computer/io1/kbInPointer_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            computer/io1/kbBuffer_reg_0_7_0_5/RAMC_D1/WADR0
                            (falling edge-triggered cell RAMD32 clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             eth_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_clk_wiz_0 fall@10.000ns - eth_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        0.374ns  (logic 0.146ns (38.991%)  route 0.228ns (61.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.743ns = ( 9.257 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.508ns = ( 9.492 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    N18                                               0.000    10.000 f  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    N18                  IBUF (Prop_ibuf_I_O)         0.260    10.260 f  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.440    10.700    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271     8.429 f  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482     8.910    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     8.936 f  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         0.556     9.492    computer/io1/eth_clk
    SLICE_X25Y34         FDRE                                         r  computer/io1/kbInPointer_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y34         FDRE (Prop_fdre_C_Q)         0.146     9.638 r  computer/io1/kbInPointer_reg[0]/Q
                         net (fo=21, routed)          0.228     9.866    computer/io1/kbBuffer_reg_0_7_0_5/ADDRD0
    SLICE_X24Y34         RAMD32                                       r  computer/io1/kbBuffer_reg_0_7_0_5/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    N18                                               0.000    10.000 f  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    N18                  IBUF (Prop_ibuf_I_O)         0.448    10.448 f  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.480    10.928    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050     7.878 f  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528     8.406    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     8.435 f  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         0.822     9.257    computer/io1/kbBuffer_reg_0_7_0_5/WCLK
    SLICE_X24Y34         RAMD32                                       r  computer/io1/kbBuffer_reg_0_7_0_5/RAMC_D1/CLK  (IS_INVERTED)
                         clock pessimism              0.248     9.505    
    SLICE_X24Y34         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.314     9.819    computer/io1/kbBuffer_reg_0_7_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -9.819    
                         arrival time                           9.866    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 computer/io1/kbInPointer_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            computer/io1/kbBuffer_reg_0_7_0_5/RAMD/ADR0
                            (falling edge-triggered cell RAMS32 clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             eth_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_clk_wiz_0 fall@10.000ns - eth_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        0.374ns  (logic 0.146ns (38.991%)  route 0.228ns (61.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.743ns = ( 9.257 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.508ns = ( 9.492 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    N18                                               0.000    10.000 f  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    N18                  IBUF (Prop_ibuf_I_O)         0.260    10.260 f  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.440    10.700    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271     8.429 f  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482     8.910    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     8.936 f  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         0.556     9.492    computer/io1/eth_clk
    SLICE_X25Y34         FDRE                                         r  computer/io1/kbInPointer_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y34         FDRE (Prop_fdre_C_Q)         0.146     9.638 r  computer/io1/kbInPointer_reg[0]/Q
                         net (fo=21, routed)          0.228     9.866    computer/io1/kbBuffer_reg_0_7_0_5/ADDRD0
    SLICE_X24Y34         RAMS32                                       r  computer/io1/kbBuffer_reg_0_7_0_5/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    N18                                               0.000    10.000 f  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    N18                  IBUF (Prop_ibuf_I_O)         0.448    10.448 f  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.480    10.928    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050     7.878 f  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528     8.406    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     8.435 f  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         0.822     9.257    computer/io1/kbBuffer_reg_0_7_0_5/WCLK
    SLICE_X24Y34         RAMS32                                       r  computer/io1/kbBuffer_reg_0_7_0_5/RAMD/CLK  (IS_INVERTED)
                         clock pessimism              0.248     9.505    
    SLICE_X24Y34         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.314     9.819    computer/io1/kbBuffer_reg_0_7_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -9.819    
                         arrival time                           9.866    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 computer/io1/kbInPointer_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            computer/io1/kbBuffer_reg_0_7_0_5/RAMD_D1/ADR0
                            (falling edge-triggered cell RAMS32 clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             eth_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_clk_wiz_0 fall@10.000ns - eth_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        0.374ns  (logic 0.146ns (38.991%)  route 0.228ns (61.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.743ns = ( 9.257 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.508ns = ( 9.492 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    N18                                               0.000    10.000 f  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    N18                  IBUF (Prop_ibuf_I_O)         0.260    10.260 f  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.440    10.700    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271     8.429 f  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482     8.910    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     8.936 f  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         0.556     9.492    computer/io1/eth_clk
    SLICE_X25Y34         FDRE                                         r  computer/io1/kbInPointer_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y34         FDRE (Prop_fdre_C_Q)         0.146     9.638 r  computer/io1/kbInPointer_reg[0]/Q
                         net (fo=21, routed)          0.228     9.866    computer/io1/kbBuffer_reg_0_7_0_5/ADDRD0
    SLICE_X24Y34         RAMS32                                       r  computer/io1/kbBuffer_reg_0_7_0_5/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    N18                                               0.000    10.000 f  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    N18                  IBUF (Prop_ibuf_I_O)         0.448    10.448 f  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.480    10.928    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050     7.878 f  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528     8.406    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     8.435 f  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         0.822     9.257    computer/io1/kbBuffer_reg_0_7_0_5/WCLK
    SLICE_X24Y34         RAMS32                                       r  computer/io1/kbBuffer_reg_0_7_0_5/RAMD_D1/CLK  (IS_INVERTED)
                         clock pessimism              0.248     9.505    
    SLICE_X24Y34         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.314     9.819    computer/io1/kbBuffer_reg_0_7_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -9.819    
                         arrival time                           9.866    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 computer/io1/kbInPointer_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            computer/io1/kbBuffer_reg_0_7_0_5/RAMA/WADR2
                            (falling edge-triggered cell RAMD32 clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             eth_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_clk_wiz_0 fall@10.000ns - eth_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        0.321ns  (logic 0.133ns (41.397%)  route 0.188ns (58.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.743ns = ( 9.257 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.508ns = ( 9.492 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    N18                                               0.000    10.000 f  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    N18                  IBUF (Prop_ibuf_I_O)         0.260    10.260 f  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.440    10.700    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271     8.429 f  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482     8.910    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     8.936 f  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         0.556     9.492    computer/io1/eth_clk
    SLICE_X25Y34         FDRE                                         r  computer/io1/kbInPointer_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y34         FDRE (Prop_fdre_C_Q)         0.133     9.625 r  computer/io1/kbInPointer_reg[2]/Q
                         net (fo=19, routed)          0.188     9.813    computer/io1/kbBuffer_reg_0_7_0_5/ADDRD2
    SLICE_X24Y34         RAMD32                                       r  computer/io1/kbBuffer_reg_0_7_0_5/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    N18                                               0.000    10.000 f  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    N18                  IBUF (Prop_ibuf_I_O)         0.448    10.448 f  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.480    10.928    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050     7.878 f  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528     8.406    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     8.435 f  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         0.822     9.257    computer/io1/kbBuffer_reg_0_7_0_5/WCLK
    SLICE_X24Y34         RAMD32                                       r  computer/io1/kbBuffer_reg_0_7_0_5/RAMA/CLK  (IS_INVERTED)
                         clock pessimism              0.248     9.505    
    SLICE_X24Y34         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.205     9.710    computer/io1/kbBuffer_reg_0_7_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -9.710    
                         arrival time                           9.813    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 computer/io1/kbInPointer_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            computer/io1/kbBuffer_reg_0_7_0_5/RAMA_D1/WADR2
                            (falling edge-triggered cell RAMD32 clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             eth_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_clk_wiz_0 fall@10.000ns - eth_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        0.321ns  (logic 0.133ns (41.397%)  route 0.188ns (58.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.743ns = ( 9.257 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.508ns = ( 9.492 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    N18                                               0.000    10.000 f  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    N18                  IBUF (Prop_ibuf_I_O)         0.260    10.260 f  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.440    10.700    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271     8.429 f  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482     8.910    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     8.936 f  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         0.556     9.492    computer/io1/eth_clk
    SLICE_X25Y34         FDRE                                         r  computer/io1/kbInPointer_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y34         FDRE (Prop_fdre_C_Q)         0.133     9.625 r  computer/io1/kbInPointer_reg[2]/Q
                         net (fo=19, routed)          0.188     9.813    computer/io1/kbBuffer_reg_0_7_0_5/ADDRD2
    SLICE_X24Y34         RAMD32                                       r  computer/io1/kbBuffer_reg_0_7_0_5/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    N18                                               0.000    10.000 f  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    N18                  IBUF (Prop_ibuf_I_O)         0.448    10.448 f  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.480    10.928    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050     7.878 f  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528     8.406    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     8.435 f  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         0.822     9.257    computer/io1/kbBuffer_reg_0_7_0_5/WCLK
    SLICE_X24Y34         RAMD32                                       r  computer/io1/kbBuffer_reg_0_7_0_5/RAMA_D1/CLK  (IS_INVERTED)
                         clock pessimism              0.248     9.505    
    SLICE_X24Y34         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.205     9.710    computer/io1/kbBuffer_reg_0_7_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -9.710    
                         arrival time                           9.813    
  -------------------------------------------------------------------
                         slack                                  0.103    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X1Y6      computer/ram1/mem_reg_0_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X1Y2      computer/ram1/mem_reg_0_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X2Y6      computer/ram1/mem_reg_1_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X2Y8      computer/ram1/mem_reg_1_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X2Y4      computer/ram1/mem_reg_1_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X1Y1      computer/ram1/mem_reg_1_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X2Y2      computer/ram1/mem_reg_1_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X1Y5      computer/ram1/mem_reg_1_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X1Y7      computer/ram1/mem_reg_1_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X1Y3      computer/ram1/mem_reg_1_7/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y0  clk_inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X24Y34     computer/io1/kbBuffer_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X24Y34     computer/io1/kbBuffer_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X24Y34     computer/io1/kbBuffer_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X24Y34     computer/io1/kbBuffer_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X24Y34     computer/io1/kbBuffer_reg_0_7_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X24Y34     computer/io1/kbBuffer_reg_0_7_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X24Y34     computer/io1/kbBuffer_reg_0_7_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X24Y34     computer/io1/kbBuffer_reg_0_7_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X24Y33     computer/io1/kbBuffer_reg_0_7_6_6/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X24Y33     computer/io1/kbBuffer_reg_0_7_6_6/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X24Y34     computer/io1/kbBuffer_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X24Y34     computer/io1/kbBuffer_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X24Y34     computer/io1/kbBuffer_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X24Y34     computer/io1/kbBuffer_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X24Y34     computer/io1/kbBuffer_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X24Y34     computer/io1/kbBuffer_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X24Y34     computer/io1/kbBuffer_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X24Y34     computer/io1/kbBuffer_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X24Y34     computer/io1/kbBuffer_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X24Y34     computer/io1/kbBuffer_reg_0_7_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  vga_clk_wiz_0
  To Clock:  vga_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       19.892ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.157ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             19.892ns  (required time - arrival time)
  Source:                 computer/cpu1/u0/IR_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            computer/cpu1/u0/IncDecZ_reg/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_wiz_0 rise@40.000ns - vga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.023ns  (logic 4.036ns (20.157%)  route 15.987ns (79.843%))
  Logic Levels:           18  (CARRY4=2 LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=10 RAMS32=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.350ns = ( 38.650 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.712ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.777    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.010    -4.233 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.473    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.372 r  clk_inst/clkout2_buf/O
                         net (fo=358, routed)         1.660    -0.712    computer/cpu1/u0/vga_clk
    SLICE_X16Y28         FDCE                                         r  computer/cpu1/u0/IR_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y28         FDCE (Prop_fdce_C_Q)         0.518    -0.194 f  computer/cpu1/u0/IR_reg[4]/Q
                         net (fo=116, routed)         3.658     3.464    computer/cpu1/u0/Regs/BTR_r_reg_1[4]
    SLICE_X5Y27          LUT2 (Prop_lut2_I0_O)        0.153     3.617 f  computer/cpu1/u0/Regs/TmpAddr[15]_i_14/O
                         net (fo=15, routed)          2.212     5.830    computer/cpu1/u0/Regs/IR_reg[4]_0
    SLICE_X17Y31         LUT6 (Prop_lut6_I4_O)        0.327     6.157 r  computer/cpu1/u0/Regs/PC[0]_i_22/O
                         net (fo=6, routed)           0.795     6.952    computer/cpu1/u0/Regs/IR_reg[2]_2
    SLICE_X16Y34         LUT6 (Prop_lut6_I1_O)        0.124     7.076 r  computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_47/O
                         net (fo=1, routed)           0.670     7.746    computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_47_n_0
    SLICE_X16Y34         LUT6 (Prop_lut6_I4_O)        0.124     7.870 r  computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_44/O
                         net (fo=1, routed)           0.452     8.322    computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_44_n_0
    SLICE_X16Y34         LUT6 (Prop_lut6_I5_O)        0.124     8.446 r  computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_42/O
                         net (fo=1, routed)           0.454     8.900    computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_42_n_0
    SLICE_X15Y32         LUT6 (Prop_lut6_I5_O)        0.124     9.024 r  computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_39/O
                         net (fo=3, routed)           0.375     9.400    computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_39_n_0
    SLICE_X15Y32         LUT6 (Prop_lut6_I4_O)        0.124     9.524 r  computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_33/O
                         net (fo=4, routed)           0.779    10.303    computer/cpu1/u0/Regs/p_3_in
    SLICE_X15Y28         LUT6 (Prop_lut6_I5_O)        0.124    10.427 f  computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_25/O
                         net (fo=4, routed)           0.833    11.260    computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_25_n_0
    SLICE_X15Y27         LUT3 (Prop_lut3_I2_O)        0.152    11.412 r  computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_22/O
                         net (fo=1, routed)           0.154    11.566    computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_22_n_0
    SLICE_X15Y27         LUT6 (Prop_lut6_I5_O)        0.326    11.892 r  computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_7/O
                         net (fo=64, routed)          1.673    13.565    computer/cpu1/u0/Regs/RegsH_reg_0_7_2_3/ADDRD2
    SLICE_X16Y23         RAMS32 (Prop_rams32_ADR2_O)
                                                      0.150    13.715 r  computer/cpu1/u0/Regs/RegsH_reg_0_7_2_3/RAMD/O
                         net (fo=5, routed)           1.296    15.011    computer/cpu1/u0/Regs/RegBusA[10]
    SLICE_X18Y26         LUT2 (Prop_lut2_I0_O)        0.355    15.366 r  computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_30/O
                         net (fo=1, routed)           0.000    15.366    computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_30_n_0
    SLICE_X18Y26         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.764 r  computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_15/CO[3]
                         net (fo=1, routed)           0.000    15.764    computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_15_n_0
    SLICE_X18Y27         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.003 r  computer/cpu1/u0/Regs/RegsH_reg_0_7_4_5_i_4/O[2]
                         net (fo=2, routed)           0.834    16.837    computer/cpu1/u0/Regs/data0[7]
    SLICE_X19Y25         LUT4 (Prop_lut4_I3_O)        0.302    17.139 r  computer/cpu1/u0/Regs/IncDecZ_i_14/O
                         net (fo=1, routed)           0.263    17.402    computer/cpu1/u0/Regs/IncDecZ_i_14_n_0
    SLICE_X19Y25         LUT5 (Prop_lut5_I4_O)        0.124    17.526 r  computer/cpu1/u0/Regs/IncDecZ_i_10/O
                         net (fo=1, routed)           0.295    17.821    computer/cpu1/u0/Regs/IncDecZ_i_10_n_0
    SLICE_X19Y26         LUT6 (Prop_lut6_I5_O)        0.124    17.945 r  computer/cpu1/u0/Regs/IncDecZ_i_4/O
                         net (fo=1, routed)           1.241    19.187    computer/cpu1/u0/Regs/IncDecZ_i_4_n_0
    SLICE_X10Y28         LUT6 (Prop_lut6_I4_O)        0.124    19.311 r  computer/cpu1/u0/Regs/IncDecZ_i_1/O
                         net (fo=1, routed)           0.000    19.311    computer/cpu1/u0/Regs_n_29
    SLICE_X10Y28         FDRE                                         r  computer/cpu1/u0/IncDecZ_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    N18                                               0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    sys_clock
    N18                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.583    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.118    35.465 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    37.064    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.155 r  clk_inst/clkout2_buf/O
                         net (fo=358, routed)         1.495    38.650    computer/cpu1/u0/vga_clk
    SLICE_X10Y28         FDRE                                         r  computer/cpu1/u0/IncDecZ_reg/C
                         clock pessimism              0.588    39.238    
                         clock uncertainty           -0.116    39.122    
    SLICE_X10Y28         FDRE (Setup_fdre_C_D)        0.081    39.203    computer/cpu1/u0/IncDecZ_reg
  -------------------------------------------------------------------
                         required time                         39.203    
                         arrival time                         -19.311    
  -------------------------------------------------------------------
                         slack                                 19.892    

Slack (MET) :             20.927ns  (required time - arrival time)
  Source:                 computer/cpu1/u0/IR_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            computer/cpu1/u0/Regs/RegsH_reg_0_7_6_7/RAMD_D1/I
                            (rising edge-triggered cell RAMS32 clocked by vga_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_wiz_0 rise@40.000ns - vga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.723ns  (logic 3.664ns (19.569%)  route 15.059ns (80.431%))
  Logic Levels:           15  (CARRY4=2 LUT2=2 LUT3=1 LUT5=1 LUT6=8 RAMS32=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.360ns = ( 38.640 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.712ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.777    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.010    -4.233 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.473    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.372 r  clk_inst/clkout2_buf/O
                         net (fo=358, routed)         1.660    -0.712    computer/cpu1/u0/vga_clk
    SLICE_X16Y28         FDCE                                         r  computer/cpu1/u0/IR_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y28         FDCE (Prop_fdce_C_Q)         0.518    -0.194 f  computer/cpu1/u0/IR_reg[4]/Q
                         net (fo=116, routed)         3.658     3.464    computer/cpu1/u0/Regs/BTR_r_reg_1[4]
    SLICE_X5Y27          LUT2 (Prop_lut2_I0_O)        0.153     3.617 f  computer/cpu1/u0/Regs/TmpAddr[15]_i_14/O
                         net (fo=15, routed)          2.212     5.830    computer/cpu1/u0/Regs/IR_reg[4]_0
    SLICE_X17Y31         LUT6 (Prop_lut6_I4_O)        0.327     6.157 r  computer/cpu1/u0/Regs/PC[0]_i_22/O
                         net (fo=6, routed)           0.795     6.952    computer/cpu1/u0/Regs/IR_reg[2]_2
    SLICE_X16Y34         LUT6 (Prop_lut6_I1_O)        0.124     7.076 r  computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_47/O
                         net (fo=1, routed)           0.670     7.746    computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_47_n_0
    SLICE_X16Y34         LUT6 (Prop_lut6_I4_O)        0.124     7.870 r  computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_44/O
                         net (fo=1, routed)           0.452     8.322    computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_44_n_0
    SLICE_X16Y34         LUT6 (Prop_lut6_I5_O)        0.124     8.446 r  computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_42/O
                         net (fo=1, routed)           0.454     8.900    computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_42_n_0
    SLICE_X15Y32         LUT6 (Prop_lut6_I5_O)        0.124     9.024 r  computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_39/O
                         net (fo=3, routed)           0.375     9.400    computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_39_n_0
    SLICE_X15Y32         LUT6 (Prop_lut6_I4_O)        0.124     9.524 r  computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_33/O
                         net (fo=4, routed)           0.779    10.303    computer/cpu1/u0/Regs/p_3_in
    SLICE_X15Y28         LUT6 (Prop_lut6_I5_O)        0.124    10.427 f  computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_25/O
                         net (fo=4, routed)           0.833    11.260    computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_25_n_0
    SLICE_X15Y27         LUT3 (Prop_lut3_I2_O)        0.152    11.412 r  computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_22/O
                         net (fo=1, routed)           0.154    11.566    computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_22_n_0
    SLICE_X15Y27         LUT6 (Prop_lut6_I5_O)        0.326    11.892 r  computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_7/O
                         net (fo=64, routed)          1.673    13.565    computer/cpu1/u0/Regs/RegsH_reg_0_7_2_3/ADDRD2
    SLICE_X16Y23         RAMS32 (Prop_rams32_ADR2_O)
                                                      0.150    13.715 r  computer/cpu1/u0/Regs/RegsH_reg_0_7_2_3/RAMD/O
                         net (fo=5, routed)           1.296    15.011    computer/cpu1/u0/Regs/RegBusA[10]
    SLICE_X18Y26         LUT2 (Prop_lut2_I0_O)        0.355    15.366 r  computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_30/O
                         net (fo=1, routed)           0.000    15.366    computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_30_n_0
    SLICE_X18Y26         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.764 r  computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_15/CO[3]
                         net (fo=1, routed)           0.000    15.764    computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_15_n_0
    SLICE_X18Y27         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.003 r  computer/cpu1/u0/Regs/RegsH_reg_0_7_4_5_i_4/O[2]
                         net (fo=2, routed)           0.816    16.819    computer/cpu1/u0/Regs/data0[7]
    SLICE_X19Y26         LUT5 (Prop_lut5_I3_O)        0.302    17.121 r  computer/cpu1/u0/Regs/RegsH_reg_0_7_6_7_i_1/O
                         net (fo=4, routed)           0.891    18.012    computer/cpu1/u0/Regs/RegsH_reg_0_7_6_7/DID1
    SLICE_X16Y26         RAMS32                                       r  computer/cpu1/u0/Regs/RegsH_reg_0_7_6_7/RAMD_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    N18                                               0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    sys_clock
    N18                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.583    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.118    35.465 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    37.064    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.155 r  clk_inst/clkout2_buf/O
                         net (fo=358, routed)         1.485    38.640    computer/cpu1/u0/Regs/RegsH_reg_0_7_6_7/WCLK
    SLICE_X16Y26         RAMS32                                       r  computer/cpu1/u0/Regs/RegsH_reg_0_7_6_7/RAMD_D1/CLK
                         clock pessimism              0.622    39.262    
                         clock uncertainty           -0.116    39.146    
    SLICE_X16Y26         RAMS32 (Setup_rams32_CLK_I)
                                                     -0.208    38.938    computer/cpu1/u0/Regs/RegsH_reg_0_7_6_7/RAMD_D1
  -------------------------------------------------------------------
                         required time                         38.938    
                         arrival time                         -18.012    
  -------------------------------------------------------------------
                         slack                                 20.927    

Slack (MET) :             20.939ns  (required time - arrival time)
  Source:                 computer/cpu1/u0/IR_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            computer/cpu1/u0/Regs/RegsH_reg_0_7_6_7/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by vga_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_wiz_0 rise@40.000ns - vga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.400ns  (logic 3.760ns (20.435%)  route 14.640ns (79.565%))
  Logic Levels:           15  (CARRY4=2 LUT2=2 LUT3=1 LUT5=1 LUT6=8 RAMS32=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.360ns = ( 38.640 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.712ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.777    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.010    -4.233 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.473    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.372 r  clk_inst/clkout2_buf/O
                         net (fo=358, routed)         1.660    -0.712    computer/cpu1/u0/vga_clk
    SLICE_X16Y28         FDCE                                         r  computer/cpu1/u0/IR_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y28         FDCE (Prop_fdce_C_Q)         0.518    -0.194 f  computer/cpu1/u0/IR_reg[4]/Q
                         net (fo=116, routed)         3.658     3.464    computer/cpu1/u0/Regs/BTR_r_reg_1[4]
    SLICE_X5Y27          LUT2 (Prop_lut2_I0_O)        0.153     3.617 f  computer/cpu1/u0/Regs/TmpAddr[15]_i_14/O
                         net (fo=15, routed)          2.212     5.830    computer/cpu1/u0/Regs/IR_reg[4]_0
    SLICE_X17Y31         LUT6 (Prop_lut6_I4_O)        0.327     6.157 r  computer/cpu1/u0/Regs/PC[0]_i_22/O
                         net (fo=6, routed)           0.795     6.952    computer/cpu1/u0/Regs/IR_reg[2]_2
    SLICE_X16Y34         LUT6 (Prop_lut6_I1_O)        0.124     7.076 r  computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_47/O
                         net (fo=1, routed)           0.670     7.746    computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_47_n_0
    SLICE_X16Y34         LUT6 (Prop_lut6_I4_O)        0.124     7.870 r  computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_44/O
                         net (fo=1, routed)           0.452     8.322    computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_44_n_0
    SLICE_X16Y34         LUT6 (Prop_lut6_I5_O)        0.124     8.446 r  computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_42/O
                         net (fo=1, routed)           0.454     8.900    computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_42_n_0
    SLICE_X15Y32         LUT6 (Prop_lut6_I5_O)        0.124     9.024 r  computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_39/O
                         net (fo=3, routed)           0.375     9.400    computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_39_n_0
    SLICE_X15Y32         LUT6 (Prop_lut6_I4_O)        0.124     9.524 r  computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_33/O
                         net (fo=4, routed)           0.779    10.303    computer/cpu1/u0/Regs/p_3_in
    SLICE_X15Y28         LUT6 (Prop_lut6_I5_O)        0.124    10.427 f  computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_25/O
                         net (fo=4, routed)           0.833    11.260    computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_25_n_0
    SLICE_X15Y27         LUT3 (Prop_lut3_I2_O)        0.152    11.412 r  computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_22/O
                         net (fo=1, routed)           0.154    11.566    computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_22_n_0
    SLICE_X15Y27         LUT6 (Prop_lut6_I5_O)        0.326    11.892 r  computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_7/O
                         net (fo=64, routed)          1.673    13.565    computer/cpu1/u0/Regs/RegsH_reg_0_7_2_3/ADDRD2
    SLICE_X16Y23         RAMS32 (Prop_rams32_ADR2_O)
                                                      0.150    13.715 r  computer/cpu1/u0/Regs/RegsH_reg_0_7_2_3/RAMD/O
                         net (fo=5, routed)           1.296    15.011    computer/cpu1/u0/Regs/RegBusA[10]
    SLICE_X18Y26         LUT2 (Prop_lut2_I0_O)        0.355    15.366 r  computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_30/O
                         net (fo=1, routed)           0.000    15.366    computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_30_n_0
    SLICE_X18Y26         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.764 r  computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_15/CO[3]
                         net (fo=1, routed)           0.000    15.764    computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_15_n_0
    SLICE_X18Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.098 r  computer/cpu1/u0/Regs/RegsH_reg_0_7_4_5_i_4/O[1]
                         net (fo=2, routed)           0.667    16.764    computer/cpu1/u0/Regs/data0[6]
    SLICE_X17Y26         LUT5 (Prop_lut5_I3_O)        0.303    17.067 r  computer/cpu1/u0/Regs/RegsH_reg_0_7_6_7_i_2/O
                         net (fo=4, routed)           0.621    17.688    computer/cpu1/u0/Regs/RegsH_reg_0_7_6_7/DIA0
    SLICE_X16Y26         RAMD32                                       r  computer/cpu1/u0/Regs/RegsH_reg_0_7_6_7/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    N18                                               0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    sys_clock
    N18                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.583    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.118    35.465 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    37.064    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.155 r  clk_inst/clkout2_buf/O
                         net (fo=358, routed)         1.485    38.640    computer/cpu1/u0/Regs/RegsH_reg_0_7_6_7/WCLK
    SLICE_X16Y26         RAMD32                                       r  computer/cpu1/u0/Regs/RegsH_reg_0_7_6_7/RAMA/CLK
                         clock pessimism              0.622    39.262    
                         clock uncertainty           -0.116    39.146    
    SLICE_X16Y26         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.519    38.627    computer/cpu1/u0/Regs/RegsH_reg_0_7_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         38.627    
                         arrival time                         -17.688    
  -------------------------------------------------------------------
                         slack                                 20.939    

Slack (MET) :             21.072ns  (required time - arrival time)
  Source:                 computer/cpu1/u0/IR_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            computer/cpu1/u0/Regs/RegsH_reg_0_7_4_5/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by vga_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_wiz_0 rise@40.000ns - vga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.500ns  (logic 3.644ns (19.697%)  route 14.856ns (80.303%))
  Logic Levels:           15  (CARRY4=2 LUT2=2 LUT3=1 LUT5=1 LUT6=8 RAMS32=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.363ns = ( 38.637 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.712ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.777    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.010    -4.233 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.473    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.372 r  clk_inst/clkout2_buf/O
                         net (fo=358, routed)         1.660    -0.712    computer/cpu1/u0/vga_clk
    SLICE_X16Y28         FDCE                                         r  computer/cpu1/u0/IR_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y28         FDCE (Prop_fdce_C_Q)         0.518    -0.194 f  computer/cpu1/u0/IR_reg[4]/Q
                         net (fo=116, routed)         3.658     3.464    computer/cpu1/u0/Regs/BTR_r_reg_1[4]
    SLICE_X5Y27          LUT2 (Prop_lut2_I0_O)        0.153     3.617 f  computer/cpu1/u0/Regs/TmpAddr[15]_i_14/O
                         net (fo=15, routed)          2.212     5.830    computer/cpu1/u0/Regs/IR_reg[4]_0
    SLICE_X17Y31         LUT6 (Prop_lut6_I4_O)        0.327     6.157 r  computer/cpu1/u0/Regs/PC[0]_i_22/O
                         net (fo=6, routed)           0.795     6.952    computer/cpu1/u0/Regs/IR_reg[2]_2
    SLICE_X16Y34         LUT6 (Prop_lut6_I1_O)        0.124     7.076 r  computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_47/O
                         net (fo=1, routed)           0.670     7.746    computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_47_n_0
    SLICE_X16Y34         LUT6 (Prop_lut6_I4_O)        0.124     7.870 r  computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_44/O
                         net (fo=1, routed)           0.452     8.322    computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_44_n_0
    SLICE_X16Y34         LUT6 (Prop_lut6_I5_O)        0.124     8.446 r  computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_42/O
                         net (fo=1, routed)           0.454     8.900    computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_42_n_0
    SLICE_X15Y32         LUT6 (Prop_lut6_I5_O)        0.124     9.024 r  computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_39/O
                         net (fo=3, routed)           0.375     9.400    computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_39_n_0
    SLICE_X15Y32         LUT6 (Prop_lut6_I4_O)        0.124     9.524 r  computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_33/O
                         net (fo=4, routed)           0.779    10.303    computer/cpu1/u0/Regs/p_3_in
    SLICE_X15Y28         LUT6 (Prop_lut6_I5_O)        0.124    10.427 f  computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_25/O
                         net (fo=4, routed)           0.833    11.260    computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_25_n_0
    SLICE_X15Y27         LUT3 (Prop_lut3_I2_O)        0.152    11.412 r  computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_22/O
                         net (fo=1, routed)           0.154    11.566    computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_22_n_0
    SLICE_X15Y27         LUT6 (Prop_lut6_I5_O)        0.326    11.892 r  computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_7/O
                         net (fo=64, routed)          1.673    13.565    computer/cpu1/u0/Regs/RegsH_reg_0_7_2_3/ADDRD2
    SLICE_X16Y23         RAMS32 (Prop_rams32_ADR2_O)
                                                      0.150    13.715 r  computer/cpu1/u0/Regs/RegsH_reg_0_7_2_3/RAMD/O
                         net (fo=5, routed)           1.296    15.011    computer/cpu1/u0/Regs/RegBusA[10]
    SLICE_X18Y26         LUT2 (Prop_lut2_I0_O)        0.355    15.366 r  computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_30/O
                         net (fo=1, routed)           0.000    15.366    computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_30_n_0
    SLICE_X18Y26         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.764 r  computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_15/CO[3]
                         net (fo=1, routed)           0.000    15.764    computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_15_n_0
    SLICE_X18Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.986 r  computer/cpu1/u0/Regs/RegsH_reg_0_7_4_5_i_4/O[0]
                         net (fo=2, routed)           0.674    16.660    computer/cpu1/u0/Regs/RegAddrC_reg[2][2]
    SLICE_X19Y27         LUT5 (Prop_lut5_I3_O)        0.299    16.959 r  computer/cpu1/u0/Regs/RegsH_reg_0_7_4_5_i_1/O
                         net (fo=4, routed)           0.829    17.788    computer/cpu1/u0/Regs/RegsH_reg_0_7_4_5/DIC1
    SLICE_X20Y25         RAMD32                                       r  computer/cpu1/u0/Regs/RegsH_reg_0_7_4_5/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    N18                                               0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    sys_clock
    N18                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.583    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.118    35.465 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    37.064    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.155 r  clk_inst/clkout2_buf/O
                         net (fo=358, routed)         1.482    38.637    computer/cpu1/u0/Regs/RegsH_reg_0_7_4_5/WCLK
    SLICE_X20Y25         RAMD32                                       r  computer/cpu1/u0/Regs/RegsH_reg_0_7_4_5/RAMC_D1/CLK
                         clock pessimism              0.588    39.225    
                         clock uncertainty           -0.116    39.109    
    SLICE_X20Y25         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    38.860    computer/cpu1/u0/Regs/RegsH_reg_0_7_4_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         38.860    
                         arrival time                         -17.788    
  -------------------------------------------------------------------
                         slack                                 21.072    

Slack (MET) :             21.075ns  (required time - arrival time)
  Source:                 computer/cpu1/u0/IR_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            computer/cpu1/u0/Regs/RegsH_reg_0_7_6_7/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by vga_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_wiz_0 rise@40.000ns - vga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.534ns  (logic 3.664ns (19.769%)  route 14.870ns (80.231%))
  Logic Levels:           15  (CARRY4=2 LUT2=2 LUT3=1 LUT5=1 LUT6=8 RAMS32=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.360ns = ( 38.640 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.712ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.777    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.010    -4.233 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.473    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.372 r  clk_inst/clkout2_buf/O
                         net (fo=358, routed)         1.660    -0.712    computer/cpu1/u0/vga_clk
    SLICE_X16Y28         FDCE                                         r  computer/cpu1/u0/IR_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y28         FDCE (Prop_fdce_C_Q)         0.518    -0.194 f  computer/cpu1/u0/IR_reg[4]/Q
                         net (fo=116, routed)         3.658     3.464    computer/cpu1/u0/Regs/BTR_r_reg_1[4]
    SLICE_X5Y27          LUT2 (Prop_lut2_I0_O)        0.153     3.617 f  computer/cpu1/u0/Regs/TmpAddr[15]_i_14/O
                         net (fo=15, routed)          2.212     5.830    computer/cpu1/u0/Regs/IR_reg[4]_0
    SLICE_X17Y31         LUT6 (Prop_lut6_I4_O)        0.327     6.157 r  computer/cpu1/u0/Regs/PC[0]_i_22/O
                         net (fo=6, routed)           0.795     6.952    computer/cpu1/u0/Regs/IR_reg[2]_2
    SLICE_X16Y34         LUT6 (Prop_lut6_I1_O)        0.124     7.076 r  computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_47/O
                         net (fo=1, routed)           0.670     7.746    computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_47_n_0
    SLICE_X16Y34         LUT6 (Prop_lut6_I4_O)        0.124     7.870 r  computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_44/O
                         net (fo=1, routed)           0.452     8.322    computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_44_n_0
    SLICE_X16Y34         LUT6 (Prop_lut6_I5_O)        0.124     8.446 r  computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_42/O
                         net (fo=1, routed)           0.454     8.900    computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_42_n_0
    SLICE_X15Y32         LUT6 (Prop_lut6_I5_O)        0.124     9.024 r  computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_39/O
                         net (fo=3, routed)           0.375     9.400    computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_39_n_0
    SLICE_X15Y32         LUT6 (Prop_lut6_I4_O)        0.124     9.524 r  computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_33/O
                         net (fo=4, routed)           0.779    10.303    computer/cpu1/u0/Regs/p_3_in
    SLICE_X15Y28         LUT6 (Prop_lut6_I5_O)        0.124    10.427 f  computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_25/O
                         net (fo=4, routed)           0.833    11.260    computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_25_n_0
    SLICE_X15Y27         LUT3 (Prop_lut3_I2_O)        0.152    11.412 r  computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_22/O
                         net (fo=1, routed)           0.154    11.566    computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_22_n_0
    SLICE_X15Y27         LUT6 (Prop_lut6_I5_O)        0.326    11.892 r  computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_7/O
                         net (fo=64, routed)          1.673    13.565    computer/cpu1/u0/Regs/RegsH_reg_0_7_2_3/ADDRD2
    SLICE_X16Y23         RAMS32 (Prop_rams32_ADR2_O)
                                                      0.150    13.715 r  computer/cpu1/u0/Regs/RegsH_reg_0_7_2_3/RAMD/O
                         net (fo=5, routed)           1.296    15.011    computer/cpu1/u0/Regs/RegBusA[10]
    SLICE_X18Y26         LUT2 (Prop_lut2_I0_O)        0.355    15.366 r  computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_30/O
                         net (fo=1, routed)           0.000    15.366    computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_30_n_0
    SLICE_X18Y26         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.764 r  computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_15/CO[3]
                         net (fo=1, routed)           0.000    15.764    computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_15_n_0
    SLICE_X18Y27         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.003 r  computer/cpu1/u0/Regs/RegsH_reg_0_7_4_5_i_4/O[2]
                         net (fo=2, routed)           0.816    16.819    computer/cpu1/u0/Regs/data0[7]
    SLICE_X19Y26         LUT5 (Prop_lut5_I3_O)        0.302    17.121 r  computer/cpu1/u0/Regs/RegsH_reg_0_7_6_7_i_1/O
                         net (fo=4, routed)           0.701    17.822    computer/cpu1/u0/Regs/RegsH_reg_0_7_6_7/DIC1
    SLICE_X16Y26         RAMD32                                       r  computer/cpu1/u0/Regs/RegsH_reg_0_7_6_7/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    N18                                               0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    sys_clock
    N18                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.583    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.118    35.465 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    37.064    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.155 r  clk_inst/clkout2_buf/O
                         net (fo=358, routed)         1.485    38.640    computer/cpu1/u0/Regs/RegsH_reg_0_7_6_7/WCLK
    SLICE_X16Y26         RAMD32                                       r  computer/cpu1/u0/Regs/RegsH_reg_0_7_6_7/RAMC_D1/CLK
                         clock pessimism              0.622    39.262    
                         clock uncertainty           -0.116    39.146    
    SLICE_X16Y26         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    38.897    computer/cpu1/u0/Regs/RegsH_reg_0_7_6_7/RAMC_D1
  -------------------------------------------------------------------
                         required time                         38.897    
                         arrival time                         -17.822    
  -------------------------------------------------------------------
                         slack                                 21.075    

Slack (MET) :             21.127ns  (required time - arrival time)
  Source:                 computer/cpu1/u0/IR_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            computer/cpu1/u0/A_reg[7]_rep__0/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_wiz_0 rise@40.000ns - vga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.625ns  (logic 1.866ns (10.019%)  route 16.759ns (89.981%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.361ns = ( 38.639 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.712ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.777    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.010    -4.233 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.473    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.372 r  clk_inst/clkout2_buf/O
                         net (fo=358, routed)         1.660    -0.712    computer/cpu1/u0/vga_clk
    SLICE_X16Y28         FDCE                                         r  computer/cpu1/u0/IR_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y28         FDCE (Prop_fdce_C_Q)         0.518    -0.194 r  computer/cpu1/u0/IR_reg[4]/Q
                         net (fo=116, routed)         3.462     3.268    computer/cpu1/u0/Regs/BTR_r_reg_1[4]
    SLICE_X9Y25          LUT3 (Prop_lut3_I0_O)        0.153     3.421 f  computer/cpu1/u0/Regs/Halt_FF_i_3/O
                         net (fo=30, routed)          2.802     6.223    computer/cpu1/u0/Regs_n_233
    SLICE_X16Y33         LUT6 (Prop_lut6_I0_O)        0.327     6.550 f  computer/cpu1/u0/RD_n_i_11/O
                         net (fo=3, routed)           0.846     7.396    computer/cpu1/u0/RD_n_i_11_n_0
    SLICE_X15Y37         LUT6 (Prop_lut6_I5_O)        0.124     7.520 r  computer/cpu1/u0/RegAddrC[0]_i_34/O
                         net (fo=2, routed)           1.081     8.601    computer/cpu1/u0/RegAddrC[0]_i_34_n_0
    SLICE_X11Y37         LUT6 (Prop_lut6_I0_O)        0.124     8.725 r  computer/cpu1/u0/RegAddrC[0]_i_24/O
                         net (fo=1, routed)           0.403     9.128    computer/cpu1/u0/RegAddrC[0]_i_24_n_0
    SLICE_X11Y36         LUT6 (Prop_lut6_I5_O)        0.124     9.252 r  computer/cpu1/u0/RegAddrC[0]_i_9/O
                         net (fo=1, routed)           0.517     9.769    computer/cpu1/u0/RegAddrC[0]_i_9_n_0
    SLICE_X10Y36         LUT6 (Prop_lut6_I5_O)        0.124     9.893 r  computer/cpu1/u0/RegAddrC[0]_i_3/O
                         net (fo=19, routed)          2.005    11.898    computer/cpu1/u0/Set_Addr_To[0]
    SLICE_X15Y26         LUT2 (Prop_lut2_I0_O)        0.124    12.022 r  computer/cpu1/u0/A[15]_i_5/O
                         net (fo=109, routed)         4.048    16.070    computer/cpu1/u0/Regs/A_reg[15]
    SLICE_X12Y19         LUT5 (Prop_lut5_I0_O)        0.124    16.194 r  computer/cpu1/u0/Regs/A[7]_i_6/O
                         net (fo=6, routed)           1.594    17.789    computer/cpu1/u0/Regs/A[7]_i_6_n_0
    SLICE_X25Y19         LUT6 (Prop_lut6_I5_O)        0.124    17.913 r  computer/cpu1/u0/Regs/A[7]_rep__0_i_1/O
                         net (fo=1, routed)           0.000    17.913    computer/cpu1/u0/Regs_n_157
    SLICE_X25Y19         FDCE                                         r  computer/cpu1/u0/A_reg[7]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    N18                                               0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    sys_clock
    N18                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.583    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.118    35.465 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    37.064    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.155 r  clk_inst/clkout2_buf/O
                         net (fo=358, routed)         1.484    38.639    computer/cpu1/u0/vga_clk
    SLICE_X25Y19         FDCE                                         r  computer/cpu1/u0/A_reg[7]_rep__0/C
                         clock pessimism              0.487    39.126    
                         clock uncertainty           -0.116    39.011    
    SLICE_X25Y19         FDCE (Setup_fdce_C_D)        0.029    39.040    computer/cpu1/u0/A_reg[7]_rep__0
  -------------------------------------------------------------------
                         required time                         39.040    
                         arrival time                         -17.913    
  -------------------------------------------------------------------
                         slack                                 21.127    

Slack (MET) :             21.130ns  (required time - arrival time)
  Source:                 computer/cpu1/u0/IR_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            computer/cpu1/u0/A_reg[7]_rep__1/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_wiz_0 rise@40.000ns - vga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.624ns  (logic 1.866ns (10.020%)  route 16.758ns (89.980%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.361ns = ( 38.639 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.712ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.777    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.010    -4.233 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.473    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.372 r  clk_inst/clkout2_buf/O
                         net (fo=358, routed)         1.660    -0.712    computer/cpu1/u0/vga_clk
    SLICE_X16Y28         FDCE                                         r  computer/cpu1/u0/IR_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y28         FDCE (Prop_fdce_C_Q)         0.518    -0.194 r  computer/cpu1/u0/IR_reg[4]/Q
                         net (fo=116, routed)         3.462     3.268    computer/cpu1/u0/Regs/BTR_r_reg_1[4]
    SLICE_X9Y25          LUT3 (Prop_lut3_I0_O)        0.153     3.421 f  computer/cpu1/u0/Regs/Halt_FF_i_3/O
                         net (fo=30, routed)          2.802     6.223    computer/cpu1/u0/Regs_n_233
    SLICE_X16Y33         LUT6 (Prop_lut6_I0_O)        0.327     6.550 f  computer/cpu1/u0/RD_n_i_11/O
                         net (fo=3, routed)           0.846     7.396    computer/cpu1/u0/RD_n_i_11_n_0
    SLICE_X15Y37         LUT6 (Prop_lut6_I5_O)        0.124     7.520 r  computer/cpu1/u0/RegAddrC[0]_i_34/O
                         net (fo=2, routed)           1.081     8.601    computer/cpu1/u0/RegAddrC[0]_i_34_n_0
    SLICE_X11Y37         LUT6 (Prop_lut6_I0_O)        0.124     8.725 r  computer/cpu1/u0/RegAddrC[0]_i_24/O
                         net (fo=1, routed)           0.403     9.128    computer/cpu1/u0/RegAddrC[0]_i_24_n_0
    SLICE_X11Y36         LUT6 (Prop_lut6_I5_O)        0.124     9.252 r  computer/cpu1/u0/RegAddrC[0]_i_9/O
                         net (fo=1, routed)           0.517     9.769    computer/cpu1/u0/RegAddrC[0]_i_9_n_0
    SLICE_X10Y36         LUT6 (Prop_lut6_I5_O)        0.124     9.893 r  computer/cpu1/u0/RegAddrC[0]_i_3/O
                         net (fo=19, routed)          2.005    11.898    computer/cpu1/u0/Set_Addr_To[0]
    SLICE_X15Y26         LUT2 (Prop_lut2_I0_O)        0.124    12.022 r  computer/cpu1/u0/A[15]_i_5/O
                         net (fo=109, routed)         4.048    16.070    computer/cpu1/u0/Regs/A_reg[15]
    SLICE_X12Y19         LUT5 (Prop_lut5_I0_O)        0.124    16.194 r  computer/cpu1/u0/Regs/A[7]_i_6/O
                         net (fo=6, routed)           1.593    17.788    computer/cpu1/u0/Regs/A[7]_i_6_n_0
    SLICE_X25Y19         LUT6 (Prop_lut6_I5_O)        0.124    17.912 r  computer/cpu1/u0/Regs/A[7]_rep__1_i_1/O
                         net (fo=1, routed)           0.000    17.912    computer/cpu1/u0/Regs_n_158
    SLICE_X25Y19         FDCE                                         r  computer/cpu1/u0/A_reg[7]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    N18                                               0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    sys_clock
    N18                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.583    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.118    35.465 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    37.064    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.155 r  clk_inst/clkout2_buf/O
                         net (fo=358, routed)         1.484    38.639    computer/cpu1/u0/vga_clk
    SLICE_X25Y19         FDCE                                         r  computer/cpu1/u0/A_reg[7]_rep__1/C
                         clock pessimism              0.487    39.126    
                         clock uncertainty           -0.116    39.011    
    SLICE_X25Y19         FDCE (Setup_fdce_C_D)        0.031    39.042    computer/cpu1/u0/A_reg[7]_rep__1
  -------------------------------------------------------------------
                         required time                         39.042    
                         arrival time                         -17.912    
  -------------------------------------------------------------------
                         slack                                 21.130    

Slack (MET) :             21.138ns  (required time - arrival time)
  Source:                 computer/cpu1/u0/IR_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by vga_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_wiz_0 rise@40.000ns - vga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.199ns  (logic 3.742ns (20.561%)  route 14.457ns (79.439%))
  Logic Levels:           15  (CARRY4=2 LUT2=2 LUT3=1 LUT5=1 LUT6=8 RAMS32=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.362ns = ( 38.638 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.712ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.777    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.010    -4.233 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.473    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.372 r  clk_inst/clkout2_buf/O
                         net (fo=358, routed)         1.660    -0.712    computer/cpu1/u0/vga_clk
    SLICE_X16Y28         FDCE                                         r  computer/cpu1/u0/IR_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y28         FDCE (Prop_fdce_C_Q)         0.518    -0.194 f  computer/cpu1/u0/IR_reg[4]/Q
                         net (fo=116, routed)         3.658     3.464    computer/cpu1/u0/Regs/BTR_r_reg_1[4]
    SLICE_X5Y27          LUT2 (Prop_lut2_I0_O)        0.153     3.617 f  computer/cpu1/u0/Regs/TmpAddr[15]_i_14/O
                         net (fo=15, routed)          2.212     5.830    computer/cpu1/u0/Regs/IR_reg[4]_0
    SLICE_X17Y31         LUT6 (Prop_lut6_I4_O)        0.327     6.157 r  computer/cpu1/u0/Regs/PC[0]_i_22/O
                         net (fo=6, routed)           0.795     6.952    computer/cpu1/u0/Regs/IR_reg[2]_2
    SLICE_X16Y34         LUT6 (Prop_lut6_I1_O)        0.124     7.076 r  computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_47/O
                         net (fo=1, routed)           0.670     7.746    computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_47_n_0
    SLICE_X16Y34         LUT6 (Prop_lut6_I4_O)        0.124     7.870 r  computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_44/O
                         net (fo=1, routed)           0.452     8.322    computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_44_n_0
    SLICE_X16Y34         LUT6 (Prop_lut6_I5_O)        0.124     8.446 r  computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_42/O
                         net (fo=1, routed)           0.454     8.900    computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_42_n_0
    SLICE_X15Y32         LUT6 (Prop_lut6_I5_O)        0.124     9.024 r  computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_39/O
                         net (fo=3, routed)           0.375     9.400    computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_39_n_0
    SLICE_X15Y32         LUT6 (Prop_lut6_I4_O)        0.124     9.524 r  computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_33/O
                         net (fo=4, routed)           0.779    10.303    computer/cpu1/u0/Regs/p_3_in
    SLICE_X15Y28         LUT6 (Prop_lut6_I5_O)        0.124    10.427 f  computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_25/O
                         net (fo=4, routed)           0.833    11.260    computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_25_n_0
    SLICE_X15Y27         LUT3 (Prop_lut3_I2_O)        0.152    11.412 r  computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_22/O
                         net (fo=1, routed)           0.154    11.566    computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_22_n_0
    SLICE_X15Y27         LUT6 (Prop_lut6_I5_O)        0.326    11.892 r  computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_7/O
                         net (fo=64, routed)          1.522    13.414    computer/cpu1/u0/Regs/RegsL_reg_0_7_2_3/ADDRD2
    SLICE_X20Y23         RAMS32 (Prop_rams32_ADR2_O)
                                                      0.150    13.564 r  computer/cpu1/u0/Regs/RegsL_reg_0_7_2_3/RAMD/O
                         net (fo=5, routed)           1.026    14.589    computer/cpu1/u0/Regs/RegBusA[2]
    SLICE_X18Y24         LUT2 (Prop_lut2_I0_O)        0.355    14.944 r  computer/cpu1/u0/Regs/RegsL_reg_0_7_0_1_i_10/O
                         net (fo=1, routed)           0.000    14.944    computer/cpu1/u0/Regs/RegsL_reg_0_7_0_1_i_10_n_0
    SLICE_X18Y24         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.342 r  computer/cpu1/u0/Regs/RegsL_reg_0_7_0_1_i_5/CO[3]
                         net (fo=1, routed)           0.009    15.351    computer/cpu1/u0/Regs/RegsL_reg_0_7_0_1_i_5_n_0
    SLICE_X18Y25         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.664 r  computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_18/O[3]
                         net (fo=2, routed)           0.811    16.475    computer/cpu1/u0/Regs/data0[0]
    SLICE_X17Y25         LUT5 (Prop_lut5_I3_O)        0.306    16.781 r  computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_3/O
                         net (fo=4, routed)           0.706    17.487    computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1/DIA0
    SLICE_X16Y25         RAMD32                                       r  computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    N18                                               0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    sys_clock
    N18                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.583    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.118    35.465 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    37.064    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.155 r  clk_inst/clkout2_buf/O
                         net (fo=358, routed)         1.483    38.638    computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1/WCLK
    SLICE_X16Y25         RAMD32                                       r  computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1/RAMA/CLK
                         clock pessimism              0.622    39.260    
                         clock uncertainty           -0.116    39.144    
    SLICE_X16Y25         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.519    38.625    computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1/RAMA
  -------------------------------------------------------------------
                         required time                         38.625    
                         arrival time                         -17.487    
  -------------------------------------------------------------------
                         slack                                 21.138    

Slack (MET) :             21.208ns  (required time - arrival time)
  Source:                 computer/cpu1/u0/IR_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            computer/cpu1/u0/Regs/RegsH_reg_0_7_6_7/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by vga_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_wiz_0 rise@40.000ns - vga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.400ns  (logic 3.760ns (20.435%)  route 14.640ns (79.565%))
  Logic Levels:           15  (CARRY4=2 LUT2=2 LUT3=1 LUT5=1 LUT6=8 RAMS32=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.360ns = ( 38.640 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.712ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.777    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.010    -4.233 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.473    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.372 r  clk_inst/clkout2_buf/O
                         net (fo=358, routed)         1.660    -0.712    computer/cpu1/u0/vga_clk
    SLICE_X16Y28         FDCE                                         r  computer/cpu1/u0/IR_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y28         FDCE (Prop_fdce_C_Q)         0.518    -0.194 f  computer/cpu1/u0/IR_reg[4]/Q
                         net (fo=116, routed)         3.658     3.464    computer/cpu1/u0/Regs/BTR_r_reg_1[4]
    SLICE_X5Y27          LUT2 (Prop_lut2_I0_O)        0.153     3.617 f  computer/cpu1/u0/Regs/TmpAddr[15]_i_14/O
                         net (fo=15, routed)          2.212     5.830    computer/cpu1/u0/Regs/IR_reg[4]_0
    SLICE_X17Y31         LUT6 (Prop_lut6_I4_O)        0.327     6.157 r  computer/cpu1/u0/Regs/PC[0]_i_22/O
                         net (fo=6, routed)           0.795     6.952    computer/cpu1/u0/Regs/IR_reg[2]_2
    SLICE_X16Y34         LUT6 (Prop_lut6_I1_O)        0.124     7.076 r  computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_47/O
                         net (fo=1, routed)           0.670     7.746    computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_47_n_0
    SLICE_X16Y34         LUT6 (Prop_lut6_I4_O)        0.124     7.870 r  computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_44/O
                         net (fo=1, routed)           0.452     8.322    computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_44_n_0
    SLICE_X16Y34         LUT6 (Prop_lut6_I5_O)        0.124     8.446 r  computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_42/O
                         net (fo=1, routed)           0.454     8.900    computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_42_n_0
    SLICE_X15Y32         LUT6 (Prop_lut6_I5_O)        0.124     9.024 r  computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_39/O
                         net (fo=3, routed)           0.375     9.400    computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_39_n_0
    SLICE_X15Y32         LUT6 (Prop_lut6_I4_O)        0.124     9.524 r  computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_33/O
                         net (fo=4, routed)           0.779    10.303    computer/cpu1/u0/Regs/p_3_in
    SLICE_X15Y28         LUT6 (Prop_lut6_I5_O)        0.124    10.427 f  computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_25/O
                         net (fo=4, routed)           0.833    11.260    computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_25_n_0
    SLICE_X15Y27         LUT3 (Prop_lut3_I2_O)        0.152    11.412 r  computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_22/O
                         net (fo=1, routed)           0.154    11.566    computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_22_n_0
    SLICE_X15Y27         LUT6 (Prop_lut6_I5_O)        0.326    11.892 r  computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_7/O
                         net (fo=64, routed)          1.673    13.565    computer/cpu1/u0/Regs/RegsH_reg_0_7_2_3/ADDRD2
    SLICE_X16Y23         RAMS32 (Prop_rams32_ADR2_O)
                                                      0.150    13.715 r  computer/cpu1/u0/Regs/RegsH_reg_0_7_2_3/RAMD/O
                         net (fo=5, routed)           1.296    15.011    computer/cpu1/u0/Regs/RegBusA[10]
    SLICE_X18Y26         LUT2 (Prop_lut2_I0_O)        0.355    15.366 r  computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_30/O
                         net (fo=1, routed)           0.000    15.366    computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_30_n_0
    SLICE_X18Y26         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.764 r  computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_15/CO[3]
                         net (fo=1, routed)           0.000    15.764    computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_15_n_0
    SLICE_X18Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.098 r  computer/cpu1/u0/Regs/RegsH_reg_0_7_4_5_i_4/O[1]
                         net (fo=2, routed)           0.667    16.764    computer/cpu1/u0/Regs/data0[6]
    SLICE_X17Y26         LUT5 (Prop_lut5_I3_O)        0.303    17.067 r  computer/cpu1/u0/Regs/RegsH_reg_0_7_6_7_i_2/O
                         net (fo=4, routed)           0.621    17.688    computer/cpu1/u0/Regs/RegsH_reg_0_7_6_7/DIB0
    SLICE_X16Y26         RAMD32                                       r  computer/cpu1/u0/Regs/RegsH_reg_0_7_6_7/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    N18                                               0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    sys_clock
    N18                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.583    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.118    35.465 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    37.064    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.155 r  clk_inst/clkout2_buf/O
                         net (fo=358, routed)         1.485    38.640    computer/cpu1/u0/Regs/RegsH_reg_0_7_6_7/WCLK
    SLICE_X16Y26         RAMD32                                       r  computer/cpu1/u0/Regs/RegsH_reg_0_7_6_7/RAMB/CLK
                         clock pessimism              0.622    39.262    
                         clock uncertainty           -0.116    39.146    
    SLICE_X16Y26         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.250    38.896    computer/cpu1/u0/Regs/RegsH_reg_0_7_6_7/RAMB
  -------------------------------------------------------------------
                         required time                         38.896    
                         arrival time                         -17.688    
  -------------------------------------------------------------------
                         slack                                 21.208    

Slack (MET) :             21.220ns  (required time - arrival time)
  Source:                 computer/cpu1/u0/IR_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            computer/cpu1/u0/Regs/RegsH_reg_0_7_6_7/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by vga_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_wiz_0 rise@40.000ns - vga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.400ns  (logic 3.760ns (20.435%)  route 14.640ns (79.565%))
  Logic Levels:           15  (CARRY4=2 LUT2=2 LUT3=1 LUT5=1 LUT6=8 RAMS32=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.360ns = ( 38.640 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.712ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.777    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.010    -4.233 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.473    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.372 r  clk_inst/clkout2_buf/O
                         net (fo=358, routed)         1.660    -0.712    computer/cpu1/u0/vga_clk
    SLICE_X16Y28         FDCE                                         r  computer/cpu1/u0/IR_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y28         FDCE (Prop_fdce_C_Q)         0.518    -0.194 f  computer/cpu1/u0/IR_reg[4]/Q
                         net (fo=116, routed)         3.658     3.464    computer/cpu1/u0/Regs/BTR_r_reg_1[4]
    SLICE_X5Y27          LUT2 (Prop_lut2_I0_O)        0.153     3.617 f  computer/cpu1/u0/Regs/TmpAddr[15]_i_14/O
                         net (fo=15, routed)          2.212     5.830    computer/cpu1/u0/Regs/IR_reg[4]_0
    SLICE_X17Y31         LUT6 (Prop_lut6_I4_O)        0.327     6.157 r  computer/cpu1/u0/Regs/PC[0]_i_22/O
                         net (fo=6, routed)           0.795     6.952    computer/cpu1/u0/Regs/IR_reg[2]_2
    SLICE_X16Y34         LUT6 (Prop_lut6_I1_O)        0.124     7.076 r  computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_47/O
                         net (fo=1, routed)           0.670     7.746    computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_47_n_0
    SLICE_X16Y34         LUT6 (Prop_lut6_I4_O)        0.124     7.870 r  computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_44/O
                         net (fo=1, routed)           0.452     8.322    computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_44_n_0
    SLICE_X16Y34         LUT6 (Prop_lut6_I5_O)        0.124     8.446 r  computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_42/O
                         net (fo=1, routed)           0.454     8.900    computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_42_n_0
    SLICE_X15Y32         LUT6 (Prop_lut6_I5_O)        0.124     9.024 r  computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_39/O
                         net (fo=3, routed)           0.375     9.400    computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_39_n_0
    SLICE_X15Y32         LUT6 (Prop_lut6_I4_O)        0.124     9.524 r  computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_33/O
                         net (fo=4, routed)           0.779    10.303    computer/cpu1/u0/Regs/p_3_in
    SLICE_X15Y28         LUT6 (Prop_lut6_I5_O)        0.124    10.427 f  computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_25/O
                         net (fo=4, routed)           0.833    11.260    computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_25_n_0
    SLICE_X15Y27         LUT3 (Prop_lut3_I2_O)        0.152    11.412 r  computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_22/O
                         net (fo=1, routed)           0.154    11.566    computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_22_n_0
    SLICE_X15Y27         LUT6 (Prop_lut6_I5_O)        0.326    11.892 r  computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_7/O
                         net (fo=64, routed)          1.673    13.565    computer/cpu1/u0/Regs/RegsH_reg_0_7_2_3/ADDRD2
    SLICE_X16Y23         RAMS32 (Prop_rams32_ADR2_O)
                                                      0.150    13.715 r  computer/cpu1/u0/Regs/RegsH_reg_0_7_2_3/RAMD/O
                         net (fo=5, routed)           1.296    15.011    computer/cpu1/u0/Regs/RegBusA[10]
    SLICE_X18Y26         LUT2 (Prop_lut2_I0_O)        0.355    15.366 r  computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_30/O
                         net (fo=1, routed)           0.000    15.366    computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_30_n_0
    SLICE_X18Y26         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.764 r  computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_15/CO[3]
                         net (fo=1, routed)           0.000    15.764    computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_15_n_0
    SLICE_X18Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.098 r  computer/cpu1/u0/Regs/RegsH_reg_0_7_4_5_i_4/O[1]
                         net (fo=2, routed)           0.667    16.764    computer/cpu1/u0/Regs/data0[6]
    SLICE_X17Y26         LUT5 (Prop_lut5_I3_O)        0.303    17.067 r  computer/cpu1/u0/Regs/RegsH_reg_0_7_6_7_i_2/O
                         net (fo=4, routed)           0.621    17.688    computer/cpu1/u0/Regs/RegsH_reg_0_7_6_7/DIC0
    SLICE_X16Y26         RAMD32                                       r  computer/cpu1/u0/Regs/RegsH_reg_0_7_6_7/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    N18                                               0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    sys_clock
    N18                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.583    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.118    35.465 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    37.064    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.155 r  clk_inst/clkout2_buf/O
                         net (fo=358, routed)         1.485    38.640    computer/cpu1/u0/Regs/RegsH_reg_0_7_6_7/WCLK
    SLICE_X16Y26         RAMD32                                       r  computer/cpu1/u0/Regs/RegsH_reg_0_7_6_7/RAMC/CLK
                         clock pessimism              0.622    39.262    
                         clock uncertainty           -0.116    39.146    
    SLICE_X16Y26         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.238    38.908    computer/cpu1/u0/Regs/RegsH_reg_0_7_6_7/RAMC
  -------------------------------------------------------------------
                         required time                         38.908    
                         arrival time                         -17.688    
  -------------------------------------------------------------------
                         slack                                 21.220    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 computer/cpu1/DI_Reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            computer/cpu1/u0/BusB_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_wiz_0 rise@0.000ns - vga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.248ns (47.397%)  route 0.275ns (52.603%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.271    -1.571 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.090    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.064 r  clk_inst/clkout2_buf/O
                         net (fo=358, routed)         0.550    -0.514    computer/cpu1/vga_clk
    SLICE_X22Y27         FDCE                                         r  computer/cpu1/DI_Reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y27         FDCE (Prop_fdce_C_Q)         0.141    -0.373 r  computer/cpu1/DI_Reg_reg[6]/Q
                         net (fo=13, routed)          0.275    -0.098    computer/cpu1/u0/Regs/BusB_reg[7]_1[6]
    SLICE_X14Y26         LUT6 (Prop_lut6_I3_O)        0.045    -0.053 r  computer/cpu1/u0/Regs/BusB[6]_i_2/O
                         net (fo=1, routed)           0.000    -0.053    computer/cpu1/u0/Regs/BusB[6]_i_2_n_0
    SLICE_X14Y26         MUXF7 (Prop_muxf7_I0_O)      0.062     0.009 r  computer/cpu1/u0/Regs/BusB_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     0.009    computer/cpu1/u0/BusB[6]
    SLICE_X14Y26         FDRE                                         r  computer/cpu1/u0/BusB_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.928    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.050    -2.122 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.594    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.565 r  clk_inst/clkout2_buf/O
                         net (fo=358, routed)         0.816    -0.749    computer/cpu1/u0/vga_clk
    SLICE_X14Y26         FDRE                                         r  computer/cpu1/u0/BusB_reg[6]/C
                         clock pessimism              0.497    -0.253    
    SLICE_X14Y26         FDRE (Hold_fdre_C_D)         0.105    -0.148    computer/cpu1/u0/BusB_reg[6]
  -------------------------------------------------------------------
                         required time                          0.148    
                         arrival time                           0.009    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 computer/cpu1/DI_Reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            computer/cpu1/u0/TmpAddr_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_wiz_0 rise@0.000ns - vga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.517ns  (logic 0.186ns (35.988%)  route 0.331ns (64.012%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.271    -1.571 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.090    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.064 r  clk_inst/clkout2_buf/O
                         net (fo=358, routed)         0.550    -0.514    computer/cpu1/vga_clk
    SLICE_X22Y27         FDCE                                         r  computer/cpu1/DI_Reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y27         FDCE (Prop_fdce_C_Q)         0.141    -0.373 r  computer/cpu1/DI_Reg_reg[5]/Q
                         net (fo=13, routed)          0.331    -0.042    computer/cpu1/u0/TmpAddr_reg[7]_0[5]
    SLICE_X21Y20         LUT5 (Prop_lut5_I4_O)        0.045     0.003 r  computer/cpu1/u0/TmpAddr[5]_i_1/O
                         net (fo=1, routed)           0.000     0.003    computer/cpu1/u0/TmpAddr[5]_i_1_n_0
    SLICE_X21Y20         FDCE                                         r  computer/cpu1/u0/TmpAddr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.928    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.050    -2.122 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.594    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.565 r  clk_inst/clkout2_buf/O
                         net (fo=358, routed)         0.819    -0.746    computer/cpu1/u0/vga_clk
    SLICE_X21Y20         FDCE                                         r  computer/cpu1/u0/TmpAddr_reg[5]/C
                         clock pessimism              0.497    -0.250    
    SLICE_X21Y20         FDCE (Hold_fdce_C_D)         0.092    -0.158    computer/cpu1/u0/TmpAddr_reg[5]
  -------------------------------------------------------------------
                         required time                          0.158    
                         arrival time                           0.003    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 computer/cpu1/DI_Reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            computer/cpu1/u0/TmpAddr_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_wiz_0 rise@0.000ns - vga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.186ns (35.152%)  route 0.343ns (64.848%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.271    -1.571 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.090    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.064 r  clk_inst/clkout2_buf/O
                         net (fo=358, routed)         0.550    -0.514    computer/cpu1/vga_clk
    SLICE_X22Y27         FDCE                                         r  computer/cpu1/DI_Reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y27         FDCE (Prop_fdce_C_Q)         0.141    -0.373 r  computer/cpu1/DI_Reg_reg[4]/Q
                         net (fo=13, routed)          0.343    -0.030    computer/cpu1/u0/TmpAddr_reg[7]_0[4]
    SLICE_X21Y22         LUT5 (Prop_lut5_I4_O)        0.045     0.015 r  computer/cpu1/u0/TmpAddr[12]_i_1/O
                         net (fo=1, routed)           0.000     0.015    computer/cpu1/u0/TmpAddr[12]_i_1_n_0
    SLICE_X21Y22         FDCE                                         r  computer/cpu1/u0/TmpAddr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.928    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.050    -2.122 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.594    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.565 r  clk_inst/clkout2_buf/O
                         net (fo=358, routed)         0.817    -0.748    computer/cpu1/u0/vga_clk
    SLICE_X21Y22         FDCE                                         r  computer/cpu1/u0/TmpAddr_reg[12]/C
                         clock pessimism              0.497    -0.252    
    SLICE_X21Y22         FDCE (Hold_fdce_C_D)         0.091    -0.161    computer/cpu1/u0/TmpAddr_reg[12]
  -------------------------------------------------------------------
                         required time                          0.161    
                         arrival time                           0.015    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 computer/cpu1/u0/SP_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by vga_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            computer/cpu1/u0/BusA_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_wiz_0 rise@0.000ns - vga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.186ns (60.083%)  route 0.124ns (39.917%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.271    -1.571 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.090    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.064 r  clk_inst/clkout2_buf/O
                         net (fo=358, routed)         0.553    -0.511    computer/cpu1/u0/vga_clk
    SLICE_X13Y25         FDPE                                         r  computer/cpu1/u0/SP_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y25         FDPE (Prop_fdpe_C_Q)         0.141    -0.370 r  computer/cpu1/u0/SP_reg[13]/Q
                         net (fo=6, routed)           0.124    -0.246    computer/cpu1/u0/Regs/BusA_reg[7][13]
    SLICE_X12Y25         LUT6 (Prop_lut6_I5_O)        0.045    -0.201 r  computer/cpu1/u0/Regs/BusA[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.201    computer/cpu1/u0/BusA[5]
    SLICE_X12Y25         FDRE                                         r  computer/cpu1/u0/BusA_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.928    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.050    -2.122 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.594    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.565 r  clk_inst/clkout2_buf/O
                         net (fo=358, routed)         0.818    -0.747    computer/cpu1/u0/vga_clk
    SLICE_X12Y25         FDRE                                         r  computer/cpu1/u0/BusA_reg[5]/C
                         clock pessimism              0.249    -0.498    
    SLICE_X12Y25         FDRE (Hold_fdre_C_D)         0.120    -0.378    computer/cpu1/u0/BusA_reg[5]
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 computer/cpu1/u0/ACC_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by vga_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            computer/cpu1/u0/R_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_wiz_0 rise@0.000ns - vga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.209ns (74.015%)  route 0.073ns (25.985%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.742ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.271    -1.571 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.090    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.064 r  clk_inst/clkout2_buf/O
                         net (fo=358, routed)         0.557    -0.507    computer/cpu1/u0/vga_clk
    SLICE_X8Y20          FDPE                                         r  computer/cpu1/u0/ACC_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y20          FDPE (Prop_fdpe_C_Q)         0.164    -0.343 r  computer/cpu1/u0/ACC_reg[3]/Q
                         net (fo=8, routed)           0.073    -0.270    computer/cpu1/u0/ACC_reg_n_0_[3]
    SLICE_X9Y20          LUT6 (Prop_lut6_I0_O)        0.045    -0.225 r  computer/cpu1/u0/R[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.225    computer/cpu1/u0/R[3]_i_1_n_0
    SLICE_X9Y20          FDCE                                         r  computer/cpu1/u0/R_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.928    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.050    -2.122 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.594    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.565 r  clk_inst/clkout2_buf/O
                         net (fo=358, routed)         0.823    -0.742    computer/cpu1/u0/vga_clk
    SLICE_X9Y20          FDCE                                         r  computer/cpu1/u0/R_reg[3]/C
                         clock pessimism              0.248    -0.494    
    SLICE_X9Y20          FDCE (Hold_fdce_C_D)         0.092    -0.402    computer/cpu1/u0/R_reg[3]
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 computer/cpu1/u0/TmpAddr_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            computer/cpu1/u0/A_reg[9]_rep__1/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_wiz_0 rise@0.000ns - vga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.559ns  (logic 0.231ns (41.299%)  route 0.328ns (58.701%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    -0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.271    -1.571 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.090    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.064 r  clk_inst/clkout2_buf/O
                         net (fo=358, routed)         0.554    -0.510    computer/cpu1/u0/vga_clk
    SLICE_X19Y20         FDCE                                         r  computer/cpu1/u0/TmpAddr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y20         FDCE (Prop_fdce_C_Q)         0.141    -0.369 r  computer/cpu1/u0/TmpAddr_reg[9]/Q
                         net (fo=4, routed)           0.192    -0.177    computer/cpu1/u0/Regs/A_reg[15]_rep__2_1[9]
    SLICE_X23Y21         LUT6 (Prop_lut6_I2_O)        0.045    -0.132 f  computer/cpu1/u0/Regs/A[9]_rep_i_2/O
                         net (fo=5, routed)           0.136     0.004    computer/cpu1/u0/Regs/A[9]_rep_i_2_n_0
    SLICE_X24Y20         LUT6 (Prop_lut6_I2_O)        0.045     0.049 r  computer/cpu1/u0/Regs/A[9]_rep__1_i_1/O
                         net (fo=1, routed)           0.000     0.049    computer/cpu1/u0/Regs_n_99
    SLICE_X24Y20         FDCE                                         r  computer/cpu1/u0/A_reg[9]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.928    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.050    -2.122 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.594    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.565 r  clk_inst/clkout2_buf/O
                         net (fo=358, routed)         0.817    -0.748    computer/cpu1/u0/vga_clk
    SLICE_X24Y20         FDCE                                         r  computer/cpu1/u0/A_reg[9]_rep__1/C
                         clock pessimism              0.497    -0.252    
    SLICE_X24Y20         FDCE (Hold_fdce_C_D)         0.121    -0.131    computer/cpu1/u0/A_reg[9]_rep__1
  -------------------------------------------------------------------
                         required time                          0.131    
                         arrival time                           0.049    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 computer/cpu1/u0/TmpAddr_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            computer/cpu1/u0/A_reg[9]_rep__0/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_wiz_0 rise@0.000ns - vga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.561ns  (logic 0.231ns (41.152%)  route 0.330ns (58.848%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    -0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.271    -1.571 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.090    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.064 r  clk_inst/clkout2_buf/O
                         net (fo=358, routed)         0.554    -0.510    computer/cpu1/u0/vga_clk
    SLICE_X19Y20         FDCE                                         r  computer/cpu1/u0/TmpAddr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y20         FDCE (Prop_fdce_C_Q)         0.141    -0.369 r  computer/cpu1/u0/TmpAddr_reg[9]/Q
                         net (fo=4, routed)           0.192    -0.177    computer/cpu1/u0/Regs/A_reg[15]_rep__2_1[9]
    SLICE_X23Y21         LUT6 (Prop_lut6_I2_O)        0.045    -0.132 f  computer/cpu1/u0/Regs/A[9]_rep_i_2/O
                         net (fo=5, routed)           0.138     0.006    computer/cpu1/u0/Regs/A[9]_rep_i_2_n_0
    SLICE_X24Y20         LUT6 (Prop_lut6_I2_O)        0.045     0.051 r  computer/cpu1/u0/Regs/A[9]_rep__0_i_1/O
                         net (fo=1, routed)           0.000     0.051    computer/cpu1/u0/Regs_n_98
    SLICE_X24Y20         FDCE                                         r  computer/cpu1/u0/A_reg[9]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.928    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.050    -2.122 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.594    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.565 r  clk_inst/clkout2_buf/O
                         net (fo=358, routed)         0.817    -0.748    computer/cpu1/u0/vga_clk
    SLICE_X24Y20         FDCE                                         r  computer/cpu1/u0/A_reg[9]_rep__0/C
                         clock pessimism              0.497    -0.252    
    SLICE_X24Y20         FDCE (Hold_fdce_C_D)         0.120    -0.132    computer/cpu1/u0/A_reg[9]_rep__0
  -------------------------------------------------------------------
                         required time                          0.132    
                         arrival time                           0.051    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 computer/cpu1/u0/ACC_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by vga_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            computer/cpu1/u0/R_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_wiz_0 rise@0.000ns - vga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.213ns (66.459%)  route 0.108ns (33.541%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.742ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.271    -1.571 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.090    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.064 r  clk_inst/clkout2_buf/O
                         net (fo=358, routed)         0.557    -0.507    computer/cpu1/u0/vga_clk
    SLICE_X8Y20          FDPE                                         r  computer/cpu1/u0/ACC_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y20          FDPE (Prop_fdpe_C_Q)         0.164    -0.343 r  computer/cpu1/u0/ACC_reg[1]/Q
                         net (fo=7, routed)           0.108    -0.235    computer/cpu1/u0/ACC_reg_n_0_[1]
    SLICE_X9Y20          LUT4 (Prop_lut4_I0_O)        0.049    -0.186 r  computer/cpu1/u0/R[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.186    computer/cpu1/u0/R[1]_i_1_n_0
    SLICE_X9Y20          FDCE                                         r  computer/cpu1/u0/R_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.928    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.050    -2.122 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.594    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.565 r  clk_inst/clkout2_buf/O
                         net (fo=358, routed)         0.823    -0.742    computer/cpu1/u0/vga_clk
    SLICE_X9Y20          FDCE                                         r  computer/cpu1/u0/R_reg[1]/C
                         clock pessimism              0.248    -0.494    
    SLICE_X9Y20          FDCE (Hold_fdce_C_D)         0.107    -0.387    computer/cpu1/u0/R_reg[1]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 computer/cpu1/u0/SP_reg[7]/C
                            (rising edge-triggered cell FDPE clocked by vga_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            computer/cpu1/u0/BusA_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_wiz_0 rise@0.000ns - vga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.186ns (55.553%)  route 0.149ns (44.447%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.271    -1.571 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.090    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.064 r  clk_inst/clkout2_buf/O
                         net (fo=358, routed)         0.556    -0.508    computer/cpu1/u0/vga_clk
    SLICE_X11Y22         FDPE                                         r  computer/cpu1/u0/SP_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y22         FDPE (Prop_fdpe_C_Q)         0.141    -0.367 r  computer/cpu1/u0/SP_reg[7]/Q
                         net (fo=6, routed)           0.149    -0.218    computer/cpu1/u0/Regs/BusA_reg[7][7]
    SLICE_X10Y24         LUT6 (Prop_lut6_I3_O)        0.045    -0.173 r  computer/cpu1/u0/Regs/BusA[7]_i_2/O
                         net (fo=1, routed)           0.000    -0.173    computer/cpu1/u0/BusA[7]
    SLICE_X10Y24         FDRE                                         r  computer/cpu1/u0/BusA_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.928    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.050    -2.122 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.594    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.565 r  clk_inst/clkout2_buf/O
                         net (fo=358, routed)         0.818    -0.747    computer/cpu1/u0/vga_clk
    SLICE_X10Y24         FDRE                                         r  computer/cpu1/u0/BusA_reg[7]/C
                         clock pessimism              0.249    -0.498    
    SLICE_X10Y24         FDRE (Hold_fdre_C_D)         0.121    -0.377    computer/cpu1/u0/BusA_reg[7]
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 computer/cpu1/u0/PC_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            computer/cpu1/u0/A_reg[8]_rep/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_wiz_0 rise@0.000ns - vga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.594ns  (logic 0.231ns (38.908%)  route 0.363ns (61.092%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    -0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.271    -1.571 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.090    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.064 r  clk_inst/clkout2_buf/O
                         net (fo=358, routed)         0.553    -0.511    computer/cpu1/u0/vga_clk
    SLICE_X17Y21         FDCE                                         r  computer/cpu1/u0/PC_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y21         FDCE (Prop_fdce_C_Q)         0.141    -0.370 r  computer/cpu1/u0/PC_reg[8]/Q
                         net (fo=10, routed)          0.254    -0.116    computer/cpu1/u0/Regs/data7[0]
    SLICE_X23Y20         LUT6 (Prop_lut6_I5_O)        0.045    -0.071 f  computer/cpu1/u0/Regs/A[8]_rep_i_3/O
                         net (fo=5, routed)           0.109     0.038    computer/cpu1/u0/Regs/A[8]_rep_i_3_n_0
    SLICE_X24Y21         LUT6 (Prop_lut6_I3_O)        0.045     0.083 r  computer/cpu1/u0/Regs/A[8]_rep_i_1/O
                         net (fo=1, routed)           0.000     0.083    computer/cpu1/u0/Regs_n_92
    SLICE_X24Y21         FDCE                                         r  computer/cpu1/u0/A_reg[8]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.928    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.050    -2.122 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.594    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.565 r  clk_inst/clkout2_buf/O
                         net (fo=358, routed)         0.816    -0.749    computer/cpu1/u0/vga_clk
    SLICE_X24Y21         FDCE                                         r  computer/cpu1/u0/A_reg[8]_rep/C
                         clock pessimism              0.497    -0.253    
    SLICE_X24Y21         FDCE (Hold_fdce_C_D)         0.121    -0.132    computer/cpu1/u0/A_reg[8]_rep
  -------------------------------------------------------------------
                         required time                          0.132    
                         arrival time                           0.083    
  -------------------------------------------------------------------
                         slack                                  0.214    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vga_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y2    clk_inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  clk_inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X23Y27     computer/cpu1/DI_Reg_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X23Y27     computer/cpu1/DI_Reg_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X23Y27     computer/cpu1/DI_Reg_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X23Y27     computer/cpu1/DI_Reg_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X22Y27     computer/cpu1/DI_Reg_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X22Y27     computer/cpu1/DI_Reg_reg[5]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X22Y27     computer/cpu1/DI_Reg_reg[6]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X22Y27     computer/cpu1/DI_Reg_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  clk_inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X16Y23     computer/cpu1/u0/Regs/RegsH_reg_0_7_2_3/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X16Y23     computer/cpu1/u0/Regs/RegsH_reg_0_7_2_3/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X16Y23     computer/cpu1/u0/Regs/RegsH_reg_0_7_2_3/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X16Y23     computer/cpu1/u0/Regs/RegsH_reg_0_7_2_3/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X16Y23     computer/cpu1/u0/Regs/RegsH_reg_0_7_2_3/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X16Y23     computer/cpu1/u0/Regs/RegsH_reg_0_7_2_3/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         20.000      18.750     SLICE_X16Y23     computer/cpu1/u0/Regs/RegsH_reg_0_7_2_3/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         20.000      18.750     SLICE_X16Y23     computer/cpu1/u0/Regs/RegsH_reg_0_7_2_3/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X20Y25     computer/cpu1/u0/Regs/RegsH_reg_0_7_4_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X20Y25     computer/cpu1/u0/Regs/RegsH_reg_0_7_4_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X16Y25     computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X16Y25     computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X16Y25     computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X16Y25     computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X16Y25     computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X16Y25     computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X16Y25     computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X16Y25     computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X16Y25     computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X16Y25     computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  vga_clk_wiz_0
  To Clock:  eth_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.489ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.165ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.489ns  (required time - arrival time)
  Source:                 computer/cpu1/u0/A_reg[15]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            computer/ram1/mem_reg_0_3/ENBWREN
                            (falling edge-triggered cell RAMB36E1 clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             eth_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (eth_clk_wiz_0 fall@10.000ns - vga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.548ns  (logic 0.580ns (12.754%)  route 3.968ns (87.246%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.302ns = ( 8.698 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.716ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.777    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.010    -4.233 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.473    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.372 r  clk_inst/clkout2_buf/O
                         net (fo=358, routed)         1.656    -0.716    computer/cpu1/u0/vga_clk
    SLICE_X26Y22         FDCE                                         r  computer/cpu1/u0/A_reg[15]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y22         FDCE (Prop_fdce_C_Q)         0.456    -0.260 f  computer/cpu1/u0/A_reg[15]_rep__0/Q
                         net (fo=17, routed)          3.626     3.366    computer/ram1/ADDRARDADDR[15]
    SLICE_X26Y2          LUT1 (Prop_lut1_I0_O)        0.124     3.490 r  computer/ram1/mem_reg_0_3_ENBWREN_cooolgate_en_gate_37/O
                         net (fo=1, routed)           0.341     3.832    computer/ram1/mem_reg_0_3_ENBWREN_cooolgate_en_sig_19
    RAMB36_X1Y0          RAMB36E1                                     r  computer/ram1/mem_reg_0_3/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    N18                                               0.000    10.000 f  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    N18                  IBUF (Prop_ibuf_I_O)         1.421    11.421 f  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.583    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     5.465 f  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.064    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.155 f  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         1.543     8.698    computer/ram1/mem_reg_0_0_0
    RAMB36_X1Y0          RAMB36E1                                     r  computer/ram1/mem_reg_0_3/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism              0.302     9.000    
                         clock uncertainty           -0.236     8.764    
    RAMB36_X1Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443     8.321    computer/ram1/mem_reg_0_3
  -------------------------------------------------------------------
                         required time                          8.321    
                         arrival time                          -3.832    
  -------------------------------------------------------------------
                         slack                                  4.489    

Slack (MET) :             4.580ns  (required time - arrival time)
  Source:                 computer/cpu1/u0/A_reg[15]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            computer/ram1/mem_reg_1_3/ADDRBWRADDR[15]
                            (falling edge-triggered cell RAMB36E1 clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             eth_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (eth_clk_wiz_0 fall@10.000ns - vga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.384ns  (logic 0.456ns (10.401%)  route 3.928ns (89.599%))
  Logic Levels:           0  
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.303ns = ( 8.697 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.716ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.777    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.010    -4.233 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.473    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.372 r  clk_inst/clkout2_buf/O
                         net (fo=358, routed)         1.656    -0.716    computer/cpu1/u0/vga_clk
    SLICE_X26Y22         FDCE                                         r  computer/cpu1/u0/A_reg[15]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y22         FDCE (Prop_fdce_C_Q)         0.456    -0.260 r  computer/cpu1/u0/A_reg[15]_rep__0/Q
                         net (fo=17, routed)          3.928     3.668    computer/ram1/ADDRARDADDR[15]
    RAMB36_X1Y1          RAMB36E1                                     r  computer/ram1/mem_reg_1_3/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    N18                                               0.000    10.000 f  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    N18                  IBUF (Prop_ibuf_I_O)         1.421    11.421 f  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.583    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     5.465 f  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.064    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.155 f  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         1.542     8.697    computer/ram1/mem_reg_0_0_0
    RAMB36_X1Y1          RAMB36E1                                     r  computer/ram1/mem_reg_1_3/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism              0.302     8.999    
                         clock uncertainty           -0.236     8.763    
    RAMB36_X1Y1          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.515     8.248    computer/ram1/mem_reg_1_3
  -------------------------------------------------------------------
                         required time                          8.248    
                         arrival time                          -3.668    
  -------------------------------------------------------------------
                         slack                                  4.580    

Slack (MET) :             4.738ns  (required time - arrival time)
  Source:                 computer/cpu1/u0/A_reg[4]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            computer/ram1/mem_reg_1_6/ADDRBWRADDR[4]
                            (falling edge-triggered cell RAMB36E1 clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             eth_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (eth_clk_wiz_0 fall@10.000ns - vga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.168ns  (logic 0.456ns (10.939%)  route 3.712ns (89.061%))
  Logic Levels:           0  
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.308ns = ( 8.692 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.714ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.777    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.010    -4.233 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.473    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.372 r  clk_inst/clkout2_buf/O
                         net (fo=358, routed)         1.658    -0.714    computer/cpu1/u0/vga_clk
    SLICE_X23Y18         FDCE                                         r  computer/cpu1/u0/A_reg[4]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y18         FDCE (Prop_fdce_C_Q)         0.456    -0.258 r  computer/cpu1/u0/A_reg[4]_rep__2/Q
                         net (fo=10, routed)          3.712     3.454    computer/ram1/mem_reg_0_5_0[4]
    RAMB36_X1Y7          RAMB36E1                                     r  computer/ram1/mem_reg_1_6/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    N18                                               0.000    10.000 f  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    N18                  IBUF (Prop_ibuf_I_O)         1.421    11.421 f  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.583    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     5.465 f  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.064    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.155 f  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         1.537     8.692    computer/ram1/mem_reg_0_0_0
    RAMB36_X1Y7          RAMB36E1                                     r  computer/ram1/mem_reg_1_6/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism              0.302     8.994    
                         clock uncertainty           -0.236     8.758    
    RAMB36_X1Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.566     8.192    computer/ram1/mem_reg_1_6
  -------------------------------------------------------------------
                         required time                          8.192    
                         arrival time                          -3.454    
  -------------------------------------------------------------------
                         slack                                  4.738    

Slack (MET) :             4.779ns  (required time - arrival time)
  Source:                 computer/cpu1/u0/A_reg[15]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            computer/ram1/mem_reg_0_7/ENBWREN
                            (falling edge-triggered cell RAMB36E1 clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             eth_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (eth_clk_wiz_0 fall@10.000ns - vga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.258ns  (logic 0.580ns (13.620%)  route 3.678ns (86.380%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.306ns = ( 8.694 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.777    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.010    -4.233 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.473    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.372 r  clk_inst/clkout2_buf/O
                         net (fo=358, routed)         1.652    -0.720    computer/cpu1/u0/vga_clk
    SLICE_X25Y22         FDCE                                         r  computer/cpu1/u0/A_reg[15]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y22         FDCE (Prop_fdce_C_Q)         0.456    -0.264 f  computer/cpu1/u0/A_reg[15]_rep__1/Q
                         net (fo=18, routed)          3.196     2.932    computer/ram1/mem_reg_0_5_0[15]
    SLICE_X26Y13         LUT1 (Prop_lut1_I0_O)        0.124     3.056 r  computer/ram1/mem_reg_0_7_ENBWREN_cooolgate_en_gate_11/O
                         net (fo=1, routed)           0.482     3.538    computer/ram1/mem_reg_0_7_ENBWREN_cooolgate_en_sig_6
    RAMB36_X1Y2          RAMB36E1                                     r  computer/ram1/mem_reg_0_7/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    N18                                               0.000    10.000 f  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    N18                  IBUF (Prop_ibuf_I_O)         1.421    11.421 f  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.583    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     5.465 f  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.064    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.155 f  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         1.539     8.694    computer/ram1/mem_reg_0_0_0
    RAMB36_X1Y2          RAMB36E1                                     r  computer/ram1/mem_reg_0_7/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism              0.302     8.996    
                         clock uncertainty           -0.236     8.760    
    RAMB36_X1Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443     8.317    computer/ram1/mem_reg_0_7
  -------------------------------------------------------------------
                         required time                          8.317    
                         arrival time                          -3.538    
  -------------------------------------------------------------------
                         slack                                  4.779    

Slack (MET) :             4.856ns  (required time - arrival time)
  Source:                 computer/cpu1/u0/A_reg[8]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            computer/ram1/mem_reg_1_6/ADDRBWRADDR[8]
                            (falling edge-triggered cell RAMB36E1 clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             eth_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (eth_clk_wiz_0 fall@10.000ns - vga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.050ns  (logic 0.456ns (11.260%)  route 3.594ns (88.740%))
  Logic Levels:           0  
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.308ns = ( 8.692 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.714ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.777    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.010    -4.233 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.473    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.372 r  clk_inst/clkout2_buf/O
                         net (fo=358, routed)         1.658    -0.714    computer/cpu1/u0/vga_clk
    SLICE_X25Y18         FDCE                                         r  computer/cpu1/u0/A_reg[8]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y18         FDCE (Prop_fdce_C_Q)         0.456    -0.258 r  computer/cpu1/u0/A_reg[8]_rep__2/Q
                         net (fo=10, routed)          3.594     3.336    computer/ram1/mem_reg_0_5_0[8]
    RAMB36_X1Y7          RAMB36E1                                     r  computer/ram1/mem_reg_1_6/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    N18                                               0.000    10.000 f  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    N18                  IBUF (Prop_ibuf_I_O)         1.421    11.421 f  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.583    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     5.465 f  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.064    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.155 f  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         1.537     8.692    computer/ram1/mem_reg_0_0_0
    RAMB36_X1Y7          RAMB36E1                                     r  computer/ram1/mem_reg_1_6/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism              0.302     8.994    
                         clock uncertainty           -0.236     8.758    
    RAMB36_X1Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.566     8.192    computer/ram1/mem_reg_1_6
  -------------------------------------------------------------------
                         required time                          8.192    
                         arrival time                          -3.336    
  -------------------------------------------------------------------
                         slack                                  4.856    

Slack (MET) :             4.994ns  (required time - arrival time)
  Source:                 computer/cpu1/u0/A_reg[11]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            computer/ram1/mem_reg_0_3/ADDRBWRADDR[11]
                            (falling edge-triggered cell RAMB36E1 clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             eth_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (eth_clk_wiz_0 fall@10.000ns - vga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.917ns  (logic 0.456ns (11.642%)  route 3.461ns (88.358%))
  Logic Levels:           0  
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.302ns = ( 8.698 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.713ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.777    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.010    -4.233 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.473    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.372 r  clk_inst/clkout2_buf/O
                         net (fo=358, routed)         1.659    -0.713    computer/cpu1/u0/vga_clk
    SLICE_X26Y21         FDCE                                         r  computer/cpu1/u0/A_reg[11]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y21         FDCE (Prop_fdce_C_Q)         0.456    -0.257 r  computer/cpu1/u0/A_reg[11]_rep__1/Q
                         net (fo=10, routed)          3.461     3.204    computer/ram1/ADDRARDADDR[11]
    RAMB36_X1Y0          RAMB36E1                                     r  computer/ram1/mem_reg_0_3/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    N18                                               0.000    10.000 f  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    N18                  IBUF (Prop_ibuf_I_O)         1.421    11.421 f  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.583    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     5.465 f  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.064    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.155 f  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         1.543     8.698    computer/ram1/mem_reg_0_0_0
    RAMB36_X1Y0          RAMB36E1                                     r  computer/ram1/mem_reg_0_3/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism              0.302     9.000    
                         clock uncertainty           -0.236     8.764    
    RAMB36_X1Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.566     8.198    computer/ram1/mem_reg_0_3
  -------------------------------------------------------------------
                         required time                          8.198    
                         arrival time                          -3.204    
  -------------------------------------------------------------------
                         slack                                  4.994    

Slack (MET) :             4.995ns  (required time - arrival time)
  Source:                 computer/cpu1/u0/A_reg[13]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            computer/ram1/mem_reg_0_3/ADDRBWRADDR[13]
                            (falling edge-triggered cell RAMB36E1 clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             eth_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (eth_clk_wiz_0 fall@10.000ns - vga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.915ns  (logic 0.518ns (13.230%)  route 3.397ns (86.770%))
  Logic Levels:           0  
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.302ns = ( 8.698 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.712ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.777    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.010    -4.233 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.473    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.372 r  clk_inst/clkout2_buf/O
                         net (fo=358, routed)         1.660    -0.712    computer/cpu1/u0/vga_clk
    SLICE_X28Y21         FDCE                                         r  computer/cpu1/u0/A_reg[13]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y21         FDCE (Prop_fdce_C_Q)         0.518    -0.194 r  computer/cpu1/u0/A_reg[13]_rep__0/Q
                         net (fo=10, routed)          3.397     3.203    computer/ram1/ADDRARDADDR[13]
    RAMB36_X1Y0          RAMB36E1                                     r  computer/ram1/mem_reg_0_3/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    N18                                               0.000    10.000 f  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    N18                  IBUF (Prop_ibuf_I_O)         1.421    11.421 f  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.583    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     5.465 f  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.064    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.155 f  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         1.543     8.698    computer/ram1/mem_reg_0_0_0
    RAMB36_X1Y0          RAMB36E1                                     r  computer/ram1/mem_reg_0_3/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism              0.302     9.000    
                         clock uncertainty           -0.236     8.764    
    RAMB36_X1Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.566     8.198    computer/ram1/mem_reg_0_3
  -------------------------------------------------------------------
                         required time                          8.198    
                         arrival time                          -3.203    
  -------------------------------------------------------------------
                         slack                                  4.995    

Slack (MET) :             5.071ns  (required time - arrival time)
  Source:                 computer/cpu1/u0/A_reg[4]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            computer/ram1/mem_reg_0_6/ADDRBWRADDR[4]
                            (falling edge-triggered cell RAMB36E1 clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             eth_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (eth_clk_wiz_0 fall@10.000ns - vga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.830ns  (logic 0.456ns (11.905%)  route 3.374ns (88.095%))
  Logic Levels:           0  
  Clock Path Skew:        -0.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.313ns = ( 8.687 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.714ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.777    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.010    -4.233 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.473    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.372 r  clk_inst/clkout2_buf/O
                         net (fo=358, routed)         1.658    -0.714    computer/cpu1/u0/vga_clk
    SLICE_X23Y18         FDCE                                         r  computer/cpu1/u0/A_reg[4]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y18         FDCE (Prop_fdce_C_Q)         0.456    -0.258 r  computer/cpu1/u0/A_reg[4]_rep__2/Q
                         net (fo=10, routed)          3.374     3.116    computer/ram1/mem_reg_0_5_0[4]
    RAMB36_X1Y6          RAMB36E1                                     r  computer/ram1/mem_reg_0_6/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    N18                                               0.000    10.000 f  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    N18                  IBUF (Prop_ibuf_I_O)         1.421    11.421 f  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.583    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     5.465 f  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.064    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.155 f  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         1.532     8.687    computer/ram1/mem_reg_0_0_0
    RAMB36_X1Y6          RAMB36E1                                     r  computer/ram1/mem_reg_0_6/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism              0.302     8.989    
                         clock uncertainty           -0.236     8.753    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.566     8.187    computer/ram1/mem_reg_0_6
  -------------------------------------------------------------------
                         required time                          8.187    
                         arrival time                          -3.116    
  -------------------------------------------------------------------
                         slack                                  5.071    

Slack (MET) :             5.072ns  (required time - arrival time)
  Source:                 computer/cpu1/u0/A_reg[7]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            computer/ram1/mem_reg_1_1/ADDRBWRADDR[7]
                            (falling edge-triggered cell RAMB36E1 clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             eth_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (eth_clk_wiz_0 fall@10.000ns - vga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.840ns  (logic 0.456ns (11.874%)  route 3.384ns (88.126%))
  Logic Levels:           0  
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.303ns = ( 8.697 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.715ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.777    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.010    -4.233 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.473    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.372 r  clk_inst/clkout2_buf/O
                         net (fo=358, routed)         1.657    -0.715    computer/cpu1/u0/vga_clk
    SLICE_X25Y19         FDCE                                         r  computer/cpu1/u0/A_reg[7]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y19         FDCE (Prop_fdce_C_Q)         0.456    -0.259 r  computer/cpu1/u0/A_reg[7]_rep__0/Q
                         net (fo=10, routed)          3.384     3.125    computer/ram1/ADDRBWRADDR[7]
    RAMB36_X2Y8          RAMB36E1                                     r  computer/ram1/mem_reg_1_1/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    N18                                               0.000    10.000 f  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    N18                  IBUF (Prop_ibuf_I_O)         1.421    11.421 f  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.583    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     5.465 f  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.064    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.155 f  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         1.542     8.697    computer/ram1/mem_reg_0_0_0
    RAMB36_X2Y8          RAMB36E1                                     r  computer/ram1/mem_reg_1_1/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism              0.302     8.999    
                         clock uncertainty           -0.236     8.763    
    RAMB36_X2Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.566     8.197    computer/ram1/mem_reg_1_1
  -------------------------------------------------------------------
                         required time                          8.197    
                         arrival time                          -3.125    
  -------------------------------------------------------------------
                         slack                                  5.072    

Slack (MET) :             5.107ns  (required time - arrival time)
  Source:                 computer/cpu1/u0/A_reg[0]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            computer/ram1/mem_reg_0_0/ADDRBWRADDR[0]
                            (falling edge-triggered cell RAMB36E1 clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             eth_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (eth_clk_wiz_0 fall@10.000ns - vga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.790ns  (logic 0.518ns (13.666%)  route 3.272ns (86.334%))
  Logic Levels:           0  
  Clock Path Skew:        -0.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.317ns = ( 8.683 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.714ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.777    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.010    -4.233 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.473    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.372 r  clk_inst/clkout2_buf/O
                         net (fo=358, routed)         1.658    -0.714    computer/cpu1/u0/vga_clk
    SLICE_X24Y18         FDCE                                         r  computer/cpu1/u0/A_reg[0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y18         FDCE (Prop_fdce_C_Q)         0.518    -0.196 r  computer/cpu1/u0/A_reg[0]_rep__2/Q
                         net (fo=10, routed)          3.272     3.077    computer/ram1/ADDRBWRADDR[0]
    RAMB36_X2Y5          RAMB36E1                                     r  computer/ram1/mem_reg_0_0/ADDRBWRADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    N18                                               0.000    10.000 f  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    N18                  IBUF (Prop_ibuf_I_O)         1.421    11.421 f  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.583    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     5.465 f  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.064    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.155 f  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         1.528     8.683    computer/ram1/mem_reg_0_0_0
    RAMB36_X2Y5          RAMB36E1                                     r  computer/ram1/mem_reg_0_0/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism              0.302     8.985    
                         clock uncertainty           -0.236     8.749    
    RAMB36_X2Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[0])
                                                     -0.566     8.183    computer/ram1/mem_reg_0_0
  -------------------------------------------------------------------
                         required time                          8.183    
                         arrival time                          -3.077    
  -------------------------------------------------------------------
                         slack                                  5.107    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 computer/cpu1/u0/A_reg[7]_rep__3/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            computer/ram1/mem_reg_1_7/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             eth_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_clk_wiz_0 rise@0.000ns - vga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.946ns  (logic 0.141ns (14.903%)  route 0.805ns (85.097%))
  Logic Levels:           0  
  Clock Path Skew:        0.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.701ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    -0.551ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.271    -1.571 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.090    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.064 r  clk_inst/clkout2_buf/O
                         net (fo=358, routed)         0.552    -0.512    computer/cpu1/u0/vga_clk
    SLICE_X25Y19         FDCE                                         r  computer/cpu1/u0/A_reg[7]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y19         FDCE (Prop_fdce_C_Q)         0.141    -0.371 r  computer/cpu1/u0/A_reg[7]_rep__3/Q
                         net (fo=2, routed)           0.805     0.434    computer/ram1/mem_reg_1_7_0[7]
    RAMB36_X1Y3          RAMB36E1                                     r  computer/ram1/mem_reg_1_7/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.928    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.122 r  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.594    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.565 r  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         0.864    -0.701    computer/ram1/eth_clk
    RAMB36_X1Y3          RAMB36E1                                     r  computer/ram1/mem_reg_1_7/CLKARDCLK
                         clock pessimism              0.551    -0.150    
                         clock uncertainty            0.236     0.086    
    RAMB36_X1Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     0.269    computer/ram1/mem_reg_1_7
  -------------------------------------------------------------------
                         required time                         -0.269    
                         arrival time                           0.434    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 computer/cpu1/u0/A_reg[15]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            computer/ram1/mem_reg_1_4/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             eth_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_clk_wiz_0 rise@0.000ns - vga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.870ns  (logic 0.186ns (21.375%)  route 0.684ns (78.625%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.366ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.696ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    -0.551ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.271    -1.571 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.090    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.064 r  clk_inst/clkout2_buf/O
                         net (fo=358, routed)         0.553    -0.511    computer/cpu1/u0/vga_clk
    SLICE_X26Y22         FDCE                                         r  computer/cpu1/u0/A_reg[15]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y22         FDCE (Prop_fdce_C_Q)         0.141    -0.370 r  computer/cpu1/u0/A_reg[15]_rep__0/Q
                         net (fo=17, routed)          0.296    -0.074    computer/ram1/ADDRARDADDR[15]
    SLICE_X27Y20         LUT2 (Prop_lut2_I0_O)        0.045    -0.029 r  computer/ram1/mem_reg_1_4_ENARDEN_cooolgate_en_gate_41/O
                         net (fo=1, routed)           0.389     0.359    computer/ram1/mem_reg_1_4_ENARDEN_cooolgate_en_sig_21
    RAMB36_X2Y2          RAMB36E1                                     r  computer/ram1/mem_reg_1_4/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.928    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.122 r  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.594    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.565 r  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         0.869    -0.696    computer/ram1/eth_clk
    RAMB36_X2Y2          RAMB36E1                                     r  computer/ram1/mem_reg_1_4/CLKARDCLK
                         clock pessimism              0.551    -0.145    
                         clock uncertainty            0.236     0.091    
    RAMB36_X2Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ENARDEN)
                                                      0.096     0.187    computer/ram1/mem_reg_1_4
  -------------------------------------------------------------------
                         required time                         -0.187    
                         arrival time                           0.359    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 computer/cpu1/u0/A_reg[13]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            computer/ram1/mem_reg_1_7/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             eth_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_clk_wiz_0 rise@0.000ns - vga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.956ns  (logic 0.141ns (14.746%)  route 0.815ns (85.254%))
  Logic Levels:           0  
  Clock Path Skew:        0.364ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.701ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.551ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.271    -1.571 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.090    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.064 r  clk_inst/clkout2_buf/O
                         net (fo=358, routed)         0.550    -0.514    computer/cpu1/u0/vga_clk
    SLICE_X25Y21         FDCE                                         r  computer/cpu1/u0/A_reg[13]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y21         FDCE (Prop_fdce_C_Q)         0.141    -0.373 r  computer/cpu1/u0/A_reg[13]_rep__2/Q
                         net (fo=2, routed)           0.815     0.442    computer/ram1/mem_reg_1_7_0[13]
    RAMB36_X1Y3          RAMB36E1                                     r  computer/ram1/mem_reg_1_7/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.928    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.122 r  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.594    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.565 r  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         0.864    -0.701    computer/ram1/eth_clk
    RAMB36_X1Y3          RAMB36E1                                     r  computer/ram1/mem_reg_1_7/CLKARDCLK
                         clock pessimism              0.551    -0.150    
                         clock uncertainty            0.236     0.086    
    RAMB36_X1Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     0.269    computer/ram1/mem_reg_1_7
  -------------------------------------------------------------------
                         required time                         -0.269    
                         arrival time                           0.442    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 computer/cpu1/u0/A_reg[14]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            computer/ram1/mem_reg_1_7/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             eth_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_clk_wiz_0 rise@0.000ns - vga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.954ns  (logic 0.141ns (14.773%)  route 0.813ns (85.227%))
  Logic Levels:           0  
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.701ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    -0.551ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.271    -1.571 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.090    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.064 r  clk_inst/clkout2_buf/O
                         net (fo=358, routed)         0.554    -0.510    computer/cpu1/u0/vga_clk
    SLICE_X26Y20         FDCE                                         r  computer/cpu1/u0/A_reg[14]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y20         FDCE (Prop_fdce_C_Q)         0.141    -0.369 r  computer/cpu1/u0/A_reg[14]_rep__2/Q
                         net (fo=2, routed)           0.813     0.444    computer/ram1/mem_reg_1_7_0[14]
    RAMB36_X1Y3          RAMB36E1                                     r  computer/ram1/mem_reg_1_7/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.928    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.122 r  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.594    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.565 r  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         0.864    -0.701    computer/ram1/eth_clk
    RAMB36_X1Y3          RAMB36E1                                     r  computer/ram1/mem_reg_1_7/CLKARDCLK
                         clock pessimism              0.551    -0.150    
                         clock uncertainty            0.236     0.086    
    RAMB36_X1Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183     0.269    computer/ram1/mem_reg_1_7
  -------------------------------------------------------------------
                         required time                         -0.269    
                         arrival time                           0.444    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 computer/cpu1/u0/A_reg[4]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            computer/ram1/mem_reg_1_3/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             eth_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_clk_wiz_0 rise@0.000ns - vga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.976ns  (logic 0.141ns (14.452%)  route 0.835ns (85.548%))
  Logic Levels:           0  
  Clock Path Skew:        0.368ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.693ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    -0.551ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.271    -1.571 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.090    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.064 r  clk_inst/clkout2_buf/O
                         net (fo=358, routed)         0.554    -0.510    computer/cpu1/u0/vga_clk
    SLICE_X23Y17         FDCE                                         r  computer/cpu1/u0/A_reg[4]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y17         FDCE (Prop_fdce_C_Q)         0.141    -0.369 r  computer/cpu1/u0/A_reg[4]_rep__1/Q
                         net (fo=10, routed)          0.835     0.466    computer/ram1/ADDRARDADDR[4]
    RAMB36_X1Y1          RAMB36E1                                     r  computer/ram1/mem_reg_1_3/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.928    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.122 r  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.594    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.565 r  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         0.872    -0.693    computer/ram1/eth_clk
    RAMB36_X1Y1          RAMB36E1                                     r  computer/ram1/mem_reg_1_3/CLKARDCLK
                         clock pessimism              0.551    -0.142    
                         clock uncertainty            0.236     0.094    
    RAMB36_X1Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     0.277    computer/ram1/mem_reg_1_3
  -------------------------------------------------------------------
                         required time                         -0.277    
                         arrival time                           0.466    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 computer/cpu1/u0/A_reg[6]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            computer/ram1/mem_reg_1_4/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             eth_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_clk_wiz_0 rise@0.000ns - vga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.972ns  (logic 0.141ns (14.505%)  route 0.831ns (85.495%))
  Logic Levels:           0  
  Clock Path Skew:        0.364ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.696ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.551ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.271    -1.571 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.090    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.064 r  clk_inst/clkout2_buf/O
                         net (fo=358, routed)         0.555    -0.509    computer/cpu1/u0/vga_clk
    SLICE_X23Y16         FDCE                                         r  computer/cpu1/u0/A_reg[6]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y16         FDCE (Prop_fdce_C_Q)         0.141    -0.368 r  computer/cpu1/u0/A_reg[6]_rep__1/Q
                         net (fo=10, routed)          0.831     0.463    computer/ram1/ADDRARDADDR[6]
    RAMB36_X2Y2          RAMB36E1                                     r  computer/ram1/mem_reg_1_4/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.928    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.122 r  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.594    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.565 r  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         0.869    -0.696    computer/ram1/eth_clk
    RAMB36_X2Y2          RAMB36E1                                     r  computer/ram1/mem_reg_1_4/CLKARDCLK
                         clock pessimism              0.551    -0.145    
                         clock uncertainty            0.236     0.091    
    RAMB36_X2Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     0.274    computer/ram1/mem_reg_1_4
  -------------------------------------------------------------------
                         required time                         -0.274    
                         arrival time                           0.463    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 computer/cpu1/u0/A_reg[4]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            computer/ram1/mem_reg_0_2/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             eth_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_clk_wiz_0 rise@0.000ns - vga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.985ns  (logic 0.141ns (14.315%)  route 0.844ns (85.685%))
  Logic Levels:           0  
  Clock Path Skew:        0.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.700ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    -0.551ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.271    -1.571 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.090    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.064 r  clk_inst/clkout2_buf/O
                         net (fo=358, routed)         0.553    -0.511    computer/cpu1/u0/vga_clk
    SLICE_X23Y18         FDCE                                         r  computer/cpu1/u0/A_reg[4]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y18         FDCE (Prop_fdce_C_Q)         0.141    -0.370 r  computer/cpu1/u0/A_reg[4]_rep__0/Q
                         net (fo=10, routed)          0.844     0.474    computer/ram1/ADDRBWRADDR[4]
    RAMB36_X2Y3          RAMB36E1                                     r  computer/ram1/mem_reg_0_2/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.928    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.122 r  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.594    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.565 r  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         0.865    -0.700    computer/ram1/eth_clk
    RAMB36_X2Y3          RAMB36E1                                     r  computer/ram1/mem_reg_0_2/CLKARDCLK
                         clock pessimism              0.551    -0.149    
                         clock uncertainty            0.236     0.087    
    RAMB36_X2Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     0.270    computer/ram1/mem_reg_0_2
  -------------------------------------------------------------------
                         required time                         -0.270    
                         arrival time                           0.474    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 computer/cpu1/u0/A_reg[13]_rep/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            computer/ram1/mem_reg_0_2/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             eth_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_clk_wiz_0 rise@0.000ns - vga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.988ns  (logic 0.164ns (16.600%)  route 0.824ns (83.400%))
  Logic Levels:           0  
  Clock Path Skew:        0.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.700ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    -0.551ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.271    -1.571 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.090    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.064 r  clk_inst/clkout2_buf/O
                         net (fo=358, routed)         0.553    -0.511    computer/cpu1/u0/vga_clk
    SLICE_X28Y21         FDCE                                         r  computer/cpu1/u0/A_reg[13]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y21         FDCE (Prop_fdce_C_Q)         0.164    -0.347 r  computer/cpu1/u0/A_reg[13]_rep/Q
                         net (fo=10, routed)          0.824     0.477    computer/ram1/ADDRBWRADDR[13]
    RAMB36_X2Y3          RAMB36E1                                     r  computer/ram1/mem_reg_0_2/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.928    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.122 r  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.594    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.565 r  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         0.865    -0.700    computer/ram1/eth_clk
    RAMB36_X2Y3          RAMB36E1                                     r  computer/ram1/mem_reg_0_2/CLKARDCLK
                         clock pessimism              0.551    -0.149    
                         clock uncertainty            0.236     0.087    
    RAMB36_X2Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     0.270    computer/ram1/mem_reg_0_2
  -------------------------------------------------------------------
                         required time                         -0.270    
                         arrival time                           0.477    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 computer/cpu1/u0/A_reg[2]_rep_rep__3/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            computer/ram1/mem_reg_0_7/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             eth_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_clk_wiz_0 rise@0.000ns - vga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.991ns  (logic 0.141ns (14.228%)  route 0.850ns (85.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.363ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.697ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.551ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.271    -1.571 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.090    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.064 r  clk_inst/clkout2_buf/O
                         net (fo=358, routed)         0.555    -0.509    computer/cpu1/u0/vga_clk
    SLICE_X26Y19         FDCE                                         r  computer/cpu1/u0/A_reg[2]_rep_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y19         FDCE (Prop_fdce_C_Q)         0.141    -0.368 r  computer/cpu1/u0/A_reg[2]_rep_rep__3/Q
                         net (fo=2, routed)           0.850     0.482    computer/ram1/mem_reg_0_5_0[2]
    RAMB36_X1Y2          RAMB36E1                                     r  computer/ram1/mem_reg_0_7/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.928    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.122 r  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.594    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.565 r  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         0.868    -0.697    computer/ram1/eth_clk
    RAMB36_X1Y2          RAMB36E1                                     r  computer/ram1/mem_reg_0_7/CLKARDCLK
                         clock pessimism              0.551    -0.146    
                         clock uncertainty            0.236     0.090    
    RAMB36_X1Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                      0.183     0.273    computer/ram1/mem_reg_0_7
  -------------------------------------------------------------------
                         required time                         -0.273    
                         arrival time                           0.482    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 computer/cpu1/u0/A_reg[9]_rep__3/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            computer/ram1/mem_reg_1_7/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             eth_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_clk_wiz_0 rise@0.000ns - vga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.994ns  (logic 0.164ns (16.504%)  route 0.830ns (83.496%))
  Logic Levels:           0  
  Clock Path Skew:        0.363ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.701ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.551ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.271    -1.571 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.090    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.064 r  clk_inst/clkout2_buf/O
                         net (fo=358, routed)         0.551    -0.513    computer/cpu1/u0/vga_clk
    SLICE_X24Y20         FDCE                                         r  computer/cpu1/u0/A_reg[9]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y20         FDCE (Prop_fdce_C_Q)         0.164    -0.349 r  computer/cpu1/u0/A_reg[9]_rep__3/Q
                         net (fo=2, routed)           0.830     0.481    computer/ram1/mem_reg_1_7_0[9]
    RAMB36_X1Y3          RAMB36E1                                     r  computer/ram1/mem_reg_1_7/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.928    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.122 r  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.594    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.565 r  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         0.864    -0.701    computer/ram1/eth_clk
    RAMB36_X1Y3          RAMB36E1                                     r  computer/ram1/mem_reg_1_7/CLKARDCLK
                         clock pessimism              0.551    -0.150    
                         clock uncertainty            0.236     0.086    
    RAMB36_X1Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     0.269    computer/ram1/mem_reg_1_7
  -------------------------------------------------------------------
                         required time                         -0.269    
                         arrival time                           0.481    
  -------------------------------------------------------------------
                         slack                                  0.212    





---------------------------------------------------------------------------------------------------
From Clock:  eth_clk_wiz_0
  To Clock:  vga_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.390ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.091ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.390ns  (required time - arrival time)
  Source:                 computer/ram1/mem_reg_0_4/CLKBWRCLK
                            (falling edge-triggered cell RAMB36E1 clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            computer/cpu1/u0/IR_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (vga_clk_wiz_0 rise@40.000ns - eth_clk_wiz_0 fall@30.000ns)
  Data Path Delay:        6.930ns  (logic 3.669ns (52.943%)  route 3.261ns (47.057%))
  Logic Levels:           4  (LUT5=1 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.399ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.357ns = ( 38.643 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.655ns = ( 29.345 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_wiz_0 fall edge)
                                                     30.000    30.000 f  
    N18                                               0.000    30.000 f  sys_clock (IN)
                         net (fo=0)                   0.000    30.000    sys_clock
    N18                  IBUF (Prop_ibuf_I_O)         1.492    31.492 f  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.285    32.777    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    25.767 f  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    27.527    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    27.628 f  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         1.716    29.345    computer/ram1/mem_reg_0_0_0
    RAMB36_X2Y1          RAMB36E1                                     r  computer/ram1/mem_reg_0_4/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872    32.217 r  computer/ram1/mem_reg_0_4/CASCADEOUTB
                         net (fo=1, routed)           0.065    32.282    computer/ram1/mem_reg_0_4_n_1
    RAMB36_X2Y2          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425    32.707 r  computer/ram1/mem_reg_1_4/DOBDO[0]
                         net (fo=1, routed)           1.739    34.446    computer/cpu1/u0/internalRam1DataOut[4]
    SLICE_X26Y28         LUT6 (Prop_lut6_I5_O)        0.124    34.570 r  computer/cpu1/u0/DI_Reg[4]_i_2/O
                         net (fo=1, routed)           0.398    34.968    computer/cpu1/u0/DI_Reg[4]_i_2_n_0
    SLICE_X24Y28         LUT6 (Prop_lut6_I3_O)        0.124    35.092 r  computer/cpu1/u0/DI_Reg[4]_i_1/O
                         net (fo=2, routed)           0.490    35.582    computer/cpu1/u0/dataOut_reg[7][4]
    SLICE_X16Y28         LUT5 (Prop_lut5_I0_O)        0.124    35.706 r  computer/cpu1/u0/IR[4]_i_1/O
                         net (fo=1, routed)           0.568    36.275    computer/cpu1/u0/IR[4]_i_1_n_0
    SLICE_X16Y28         FDCE                                         r  computer/cpu1/u0/IR_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    N18                                               0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    sys_clock
    N18                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.583    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.118    35.465 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    37.064    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.155 r  clk_inst/clkout2_buf/O
                         net (fo=358, routed)         1.488    38.643    computer/cpu1/u0/vga_clk
    SLICE_X16Y28         FDCE                                         r  computer/cpu1/u0/IR_reg[4]/C
                         clock pessimism              0.302    38.946    
                         clock uncertainty           -0.236    38.710    
    SLICE_X16Y28         FDCE (Setup_fdce_C_D)       -0.045    38.665    computer/cpu1/u0/IR_reg[4]
  -------------------------------------------------------------------
                         required time                         38.665    
                         arrival time                         -36.275    
  -------------------------------------------------------------------
                         slack                                  2.390    

Slack (MET) :             2.762ns  (required time - arrival time)
  Source:                 computer/ram1/mem_reg_0_3/CLKBWRCLK
                            (falling edge-triggered cell RAMB36E1 clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            computer/cpu1/u0/IR_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (vga_clk_wiz_0 rise@40.000ns - eth_clk_wiz_0 fall@30.000ns)
  Data Path Delay:        6.572ns  (logic 3.669ns (55.824%)  route 2.903ns (44.176%))
  Logic Levels:           4  (LUT5=2 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.399ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.357ns = ( 38.643 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.655ns = ( 29.345 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_wiz_0 fall edge)
                                                     30.000    30.000 f  
    N18                                               0.000    30.000 f  sys_clock (IN)
                         net (fo=0)                   0.000    30.000    sys_clock
    N18                  IBUF (Prop_ibuf_I_O)         1.492    31.492 f  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.285    32.777    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    25.767 f  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    27.527    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    27.628 f  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         1.716    29.345    computer/ram1/mem_reg_0_0_0
    RAMB36_X1Y0          RAMB36E1                                     r  computer/ram1/mem_reg_0_3/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y0          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872    32.217 r  computer/ram1/mem_reg_0_3/CASCADEOUTB
                         net (fo=1, routed)           0.065    32.282    computer/ram1/mem_reg_0_3_n_1
    RAMB36_X1Y1          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425    32.707 r  computer/ram1/mem_reg_1_3/DOBDO[0]
                         net (fo=1, routed)           1.463    34.170    computer/cpu1/u0/internalRam1DataOut[3]
    SLICE_X26Y27         LUT6 (Prop_lut6_I0_O)        0.124    34.294 f  computer/cpu1/u0/DI_Reg[3]_i_2/O
                         net (fo=1, routed)           0.556    34.850    computer/cpu1/u0/DI_Reg[3]_i_2_n_0
    SLICE_X24Y27         LUT5 (Prop_lut5_I2_O)        0.124    34.974 r  computer/cpu1/u0/DI_Reg[3]_i_1/O
                         net (fo=2, routed)           0.489    35.463    computer/cpu1/u0/dataOut_reg[7][3]
    SLICE_X16Y27         LUT5 (Prop_lut5_I0_O)        0.124    35.587 r  computer/cpu1/u0/IR[3]_i_1/O
                         net (fo=1, routed)           0.330    35.917    computer/cpu1/u0/IR[3]_i_1_n_0
    SLICE_X16Y28         FDCE                                         r  computer/cpu1/u0/IR_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    N18                                               0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    sys_clock
    N18                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.583    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.118    35.465 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    37.064    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.155 r  clk_inst/clkout2_buf/O
                         net (fo=358, routed)         1.488    38.643    computer/cpu1/u0/vga_clk
    SLICE_X16Y28         FDCE                                         r  computer/cpu1/u0/IR_reg[3]/C
                         clock pessimism              0.302    38.946    
                         clock uncertainty           -0.236    38.710    
    SLICE_X16Y28         FDCE (Setup_fdce_C_D)       -0.031    38.679    computer/cpu1/u0/IR_reg[3]
  -------------------------------------------------------------------
                         required time                         38.679    
                         arrival time                         -35.917    
  -------------------------------------------------------------------
                         slack                                  2.762    

Slack (MET) :             2.806ns  (required time - arrival time)
  Source:                 computer/ram1/mem_reg_0_1/CLKBWRCLK
                            (falling edge-triggered cell RAMB36E1 clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            computer/cpu1/u0/IR_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (vga_clk_wiz_0 rise@40.000ns - eth_clk_wiz_0 fall@30.000ns)
  Data Path Delay:        6.502ns  (logic 3.669ns (56.429%)  route 2.833ns (43.571%))
  Logic Levels:           4  (LUT5=2 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.394ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.357ns = ( 38.643 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.660ns = ( 29.340 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_wiz_0 fall edge)
                                                     30.000    30.000 f  
    N18                                               0.000    30.000 f  sys_clock (IN)
                         net (fo=0)                   0.000    30.000    sys_clock
    N18                  IBUF (Prop_ibuf_I_O)         1.492    31.492 f  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.285    32.777    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    25.767 f  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    27.527    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    27.628 f  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         1.711    29.340    computer/ram1/mem_reg_0_0_0
    RAMB36_X2Y7          RAMB36E1                                     r  computer/ram1/mem_reg_0_1/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872    32.212 r  computer/ram1/mem_reg_0_1/CASCADEOUTB
                         net (fo=1, routed)           0.065    32.277    computer/ram1/mem_reg_0_1_n_1
    RAMB36_X2Y8          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425    32.702 r  computer/ram1/mem_reg_1_1/DOBDO[0]
                         net (fo=1, routed)           1.232    33.934    computer/cpu1/u0/internalRam1DataOut[1]
    SLICE_X26Y27         LUT6 (Prop_lut6_I0_O)        0.124    34.058 f  computer/cpu1/u0/DI_Reg[1]_i_2/O
                         net (fo=1, routed)           0.398    34.456    computer/cpu1/u0/DI_Reg[1]_i_2_n_0
    SLICE_X24Y27         LUT5 (Prop_lut5_I2_O)        0.124    34.580 r  computer/cpu1/u0/DI_Reg[1]_i_1/O
                         net (fo=2, routed)           0.616    35.196    computer/cpu1/u0/dataOut_reg[7][1]
    SLICE_X19Y28         LUT5 (Prop_lut5_I0_O)        0.124    35.320 r  computer/cpu1/u0/IR[1]_i_1/O
                         net (fo=1, routed)           0.521    35.842    computer/cpu1/u0/IR[1]_i_1_n_0
    SLICE_X19Y28         FDCE                                         r  computer/cpu1/u0/IR_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    N18                                               0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    sys_clock
    N18                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.583    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.118    35.465 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    37.064    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.155 r  clk_inst/clkout2_buf/O
                         net (fo=358, routed)         1.488    38.643    computer/cpu1/u0/vga_clk
    SLICE_X19Y28         FDCE                                         r  computer/cpu1/u0/IR_reg[1]/C
                         clock pessimism              0.302    38.946    
                         clock uncertainty           -0.236    38.710    
    SLICE_X19Y28         FDCE (Setup_fdce_C_D)       -0.062    38.648    computer/cpu1/u0/IR_reg[1]
  -------------------------------------------------------------------
                         required time                         38.648    
                         arrival time                         -35.842    
  -------------------------------------------------------------------
                         slack                                  2.806    

Slack (MET) :             2.814ns  (required time - arrival time)
  Source:                 computer/ram1/mem_reg_0_0/CLKBWRCLK
                            (falling edge-triggered cell RAMB36E1 clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            computer/cpu1/u0/IR_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (vga_clk_wiz_0 rise@40.000ns - eth_clk_wiz_0 fall@30.000ns)
  Data Path Delay:        6.522ns  (logic 3.669ns (56.252%)  route 2.853ns (43.748%))
  Logic Levels:           4  (LUT5=2 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.381ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.357ns = ( 38.643 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.673ns = ( 29.327 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_wiz_0 fall edge)
                                                     30.000    30.000 f  
    N18                                               0.000    30.000 f  sys_clock (IN)
                         net (fo=0)                   0.000    30.000    sys_clock
    N18                  IBUF (Prop_ibuf_I_O)         1.492    31.492 f  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.285    32.777    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    25.767 f  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    27.527    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    27.628 f  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         1.698    29.327    computer/ram1/mem_reg_0_0_0
    RAMB36_X2Y5          RAMB36E1                                     r  computer/ram1/mem_reg_0_0/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872    32.199 r  computer/ram1/mem_reg_0_0/CASCADEOUTB
                         net (fo=1, routed)           0.065    32.264    computer/ram1/mem_reg_0_0_n_1
    RAMB36_X2Y6          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425    32.689 r  computer/ram1/mem_reg_1_0/DOBDO[0]
                         net (fo=1, routed)           1.306    33.995    computer/cpu1/u0/internalRam1DataOut[0]
    SLICE_X27Y27         LUT6 (Prop_lut6_I0_O)        0.124    34.119 f  computer/cpu1/u0/DI_Reg[0]_i_2/O
                         net (fo=1, routed)           0.527    34.646    computer/cpu1/u0/DI_Reg[0]_i_2_n_0
    SLICE_X24Y27         LUT5 (Prop_lut5_I2_O)        0.124    34.770 r  computer/cpu1/u0/DI_Reg[0]_i_1/O
                         net (fo=2, routed)           0.615    35.385    computer/cpu1/u0/dataOut_reg[7][0]
    SLICE_X19Y28         LUT5 (Prop_lut5_I0_O)        0.124    35.509 r  computer/cpu1/u0/IR[0]_i_1/O
                         net (fo=1, routed)           0.340    35.849    computer/cpu1/u0/IR[0]_i_1_n_0
    SLICE_X19Y28         FDCE                                         r  computer/cpu1/u0/IR_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    N18                                               0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    sys_clock
    N18                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.583    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.118    35.465 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    37.064    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.155 r  clk_inst/clkout2_buf/O
                         net (fo=358, routed)         1.488    38.643    computer/cpu1/u0/vga_clk
    SLICE_X19Y28         FDCE                                         r  computer/cpu1/u0/IR_reg[0]/C
                         clock pessimism              0.302    38.946    
                         clock uncertainty           -0.236    38.710    
    SLICE_X19Y28         FDCE (Setup_fdce_C_D)       -0.047    38.663    computer/cpu1/u0/IR_reg[0]
  -------------------------------------------------------------------
                         required time                         38.663    
                         arrival time                         -35.849    
  -------------------------------------------------------------------
                         slack                                  2.814    

Slack (MET) :             3.060ns  (required time - arrival time)
  Source:                 computer/ram1/mem_reg_0_4/CLKBWRCLK
                            (falling edge-triggered cell RAMB36E1 clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            computer/cpu1/DI_Reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (vga_clk_wiz_0 rise@40.000ns - eth_clk_wiz_0 fall@30.000ns)
  Data Path Delay:        6.231ns  (logic 3.545ns (56.896%)  route 2.686ns (43.104%))
  Logic Levels:           3  (LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.406ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.364ns = ( 38.636 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.655ns = ( 29.345 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_wiz_0 fall edge)
                                                     30.000    30.000 f  
    N18                                               0.000    30.000 f  sys_clock (IN)
                         net (fo=0)                   0.000    30.000    sys_clock
    N18                  IBUF (Prop_ibuf_I_O)         1.492    31.492 f  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.285    32.777    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    25.767 f  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    27.527    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    27.628 f  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         1.716    29.345    computer/ram1/mem_reg_0_0_0
    RAMB36_X2Y1          RAMB36E1                                     r  computer/ram1/mem_reg_0_4/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872    32.217 r  computer/ram1/mem_reg_0_4/CASCADEOUTB
                         net (fo=1, routed)           0.065    32.282    computer/ram1/mem_reg_0_4_n_1
    RAMB36_X2Y2          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425    32.707 r  computer/ram1/mem_reg_1_4/DOBDO[0]
                         net (fo=1, routed)           1.739    34.446    computer/cpu1/u0/internalRam1DataOut[4]
    SLICE_X26Y28         LUT6 (Prop_lut6_I5_O)        0.124    34.570 r  computer/cpu1/u0/DI_Reg[4]_i_2/O
                         net (fo=1, routed)           0.398    34.968    computer/cpu1/u0/DI_Reg[4]_i_2_n_0
    SLICE_X24Y28         LUT6 (Prop_lut6_I3_O)        0.124    35.092 r  computer/cpu1/u0/DI_Reg[4]_i_1/O
                         net (fo=2, routed)           0.483    35.575    computer/cpu1/cpuDataIn[4]
    SLICE_X22Y27         FDCE                                         r  computer/cpu1/DI_Reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    N18                                               0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    sys_clock
    N18                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.583    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.118    35.465 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    37.064    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.155 r  clk_inst/clkout2_buf/O
                         net (fo=358, routed)         1.481    38.636    computer/cpu1/vga_clk
    SLICE_X22Y27         FDCE                                         r  computer/cpu1/DI_Reg_reg[4]/C
                         clock pessimism              0.302    38.939    
                         clock uncertainty           -0.236    38.703    
    SLICE_X22Y27         FDCE (Setup_fdce_C_D)       -0.067    38.636    computer/cpu1/DI_Reg_reg[4]
  -------------------------------------------------------------------
                         required time                         38.636    
                         arrival time                         -35.575    
  -------------------------------------------------------------------
                         slack                                  3.060    

Slack (MET) :             3.081ns  (required time - arrival time)
  Source:                 computer/rom1/data_reg_0/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            computer/cpu1/u0/IR_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (vga_clk_wiz_0 rise@40.000ns - eth_clk_wiz_0 fall@30.000ns)
  Data Path Delay:        6.231ns  (logic 2.826ns (45.357%)  route 3.405ns (54.643%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.392ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.357ns = ( 38.643 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.662ns = ( 29.338 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_wiz_0 fall edge)
                                                     30.000    30.000 f  
    N18                                               0.000    30.000 f  sys_clock (IN)
                         net (fo=0)                   0.000    30.000    sys_clock
    N18                  IBUF (Prop_ibuf_I_O)         1.492    31.492 f  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.285    32.777    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    25.767 f  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    27.527    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    27.628 f  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         1.709    29.338    computer/rom1/data_reg_1_0
    RAMB36_X0Y5          RAMB36E1                                     r  computer/rom1/data_reg_0/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454    31.792 r  computer/rom1/data_reg_0/DOADO[2]
                         net (fo=1, routed)           2.073    33.865    computer/cpu1/u0/out[2]
    SLICE_X27Y27         LUT6 (Prop_lut6_I2_O)        0.124    33.989 f  computer/cpu1/u0/DI_Reg[2]_i_2/O
                         net (fo=1, routed)           0.523    34.512    computer/cpu1/u0/DI_Reg[2]_i_2_n_0
    SLICE_X24Y27         LUT5 (Prop_lut5_I2_O)        0.124    34.636 r  computer/cpu1/u0/DI_Reg[2]_i_1/O
                         net (fo=2, routed)           0.618    35.254    computer/cpu1/u0/dataOut_reg[7][2]
    SLICE_X18Y28         LUT5 (Prop_lut5_I0_O)        0.124    35.378 r  computer/cpu1/u0/IR[2]_i_1/O
                         net (fo=1, routed)           0.190    35.568    computer/cpu1/u0/IR[2]_i_1_n_0
    SLICE_X19Y28         FDCE                                         r  computer/cpu1/u0/IR_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    N18                                               0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    sys_clock
    N18                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.583    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.118    35.465 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    37.064    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.155 r  clk_inst/clkout2_buf/O
                         net (fo=358, routed)         1.488    38.643    computer/cpu1/u0/vga_clk
    SLICE_X19Y28         FDCE                                         r  computer/cpu1/u0/IR_reg[2]/C
                         clock pessimism              0.302    38.946    
                         clock uncertainty           -0.236    38.710    
    SLICE_X19Y28         FDCE (Setup_fdce_C_D)       -0.061    38.649    computer/cpu1/u0/IR_reg[2]
  -------------------------------------------------------------------
                         required time                         38.649    
                         arrival time                         -35.568    
  -------------------------------------------------------------------
                         slack                                  3.081    

Slack (MET) :             3.110ns  (required time - arrival time)
  Source:                 computer/rom1/data_reg_1/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            computer/cpu1/u0/IR_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (vga_clk_wiz_0 rise@40.000ns - eth_clk_wiz_0 fall@30.000ns)
  Data Path Delay:        6.228ns  (logic 2.826ns (45.375%)  route 3.402ns (54.625%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.398ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.357ns = ( 38.643 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.656ns = ( 29.344 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_wiz_0 fall edge)
                                                     30.000    30.000 f  
    N18                                               0.000    30.000 f  sys_clock (IN)
                         net (fo=0)                   0.000    30.000    sys_clock
    N18                  IBUF (Prop_ibuf_I_O)         1.492    31.492 f  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.285    32.777    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    25.767 f  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    27.527    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    27.628 f  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         1.715    29.344    computer/rom1/data_reg_1_0
    RAMB36_X0Y6          RAMB36E1                                     r  computer/rom1/data_reg_1/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454    31.798 r  computer/rom1/data_reg_1/DOADO[1]
                         net (fo=1, routed)           1.965    33.763    computer/cpu1/u0/out[5]
    SLICE_X25Y27         LUT6 (Prop_lut6_I3_O)        0.124    33.887 r  computer/cpu1/u0/DI_Reg[5]_i_2/O
                         net (fo=1, routed)           0.444    34.331    computer/cpu1/u0/DI_Reg[5]_i_2_n_0
    SLICE_X23Y28         LUT6 (Prop_lut6_I3_O)        0.124    34.455 r  computer/cpu1/u0/DI_Reg[5]_i_1/O
                         net (fo=2, routed)           0.613    35.069    computer/cpu1/u0/dataOut_reg[7][5]
    SLICE_X16Y28         LUT5 (Prop_lut5_I0_O)        0.124    35.193 r  computer/cpu1/u0/IR[5]_i_1/O
                         net (fo=1, routed)           0.379    35.572    computer/cpu1/u0/IR[5]_i_1_n_0
    SLICE_X16Y28         FDCE                                         r  computer/cpu1/u0/IR_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    N18                                               0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    sys_clock
    N18                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.583    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.118    35.465 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    37.064    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.155 r  clk_inst/clkout2_buf/O
                         net (fo=358, routed)         1.488    38.643    computer/cpu1/u0/vga_clk
    SLICE_X16Y28         FDCE                                         r  computer/cpu1/u0/IR_reg[5]/C
                         clock pessimism              0.302    38.946    
                         clock uncertainty           -0.236    38.710    
    SLICE_X16Y28         FDCE (Setup_fdce_C_D)       -0.028    38.682    computer/cpu1/u0/IR_reg[5]
  -------------------------------------------------------------------
                         required time                         38.682    
                         arrival time                         -35.572    
  -------------------------------------------------------------------
                         slack                                  3.110    

Slack (MET) :             3.333ns  (required time - arrival time)
  Source:                 computer/ram1/mem_reg_0_3/CLKBWRCLK
                            (falling edge-triggered cell RAMB36E1 clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            computer/cpu1/DI_Reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (vga_clk_wiz_0 rise@40.000ns - eth_clk_wiz_0 fall@30.000ns)
  Data Path Delay:        5.967ns  (logic 3.545ns (59.412%)  route 2.422ns (40.588%))
  Logic Levels:           3  (LUT5=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.406ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.364ns = ( 38.636 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.655ns = ( 29.345 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_wiz_0 fall edge)
                                                     30.000    30.000 f  
    N18                                               0.000    30.000 f  sys_clock (IN)
                         net (fo=0)                   0.000    30.000    sys_clock
    N18                  IBUF (Prop_ibuf_I_O)         1.492    31.492 f  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.285    32.777    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    25.767 f  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    27.527    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    27.628 f  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         1.716    29.345    computer/ram1/mem_reg_0_0_0
    RAMB36_X1Y0          RAMB36E1                                     r  computer/ram1/mem_reg_0_3/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y0          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872    32.217 r  computer/ram1/mem_reg_0_3/CASCADEOUTB
                         net (fo=1, routed)           0.065    32.282    computer/ram1/mem_reg_0_3_n_1
    RAMB36_X1Y1          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425    32.707 r  computer/ram1/mem_reg_1_3/DOBDO[0]
                         net (fo=1, routed)           1.463    34.170    computer/cpu1/u0/internalRam1DataOut[3]
    SLICE_X26Y27         LUT6 (Prop_lut6_I0_O)        0.124    34.294 f  computer/cpu1/u0/DI_Reg[3]_i_2/O
                         net (fo=1, routed)           0.556    34.850    computer/cpu1/u0/DI_Reg[3]_i_2_n_0
    SLICE_X24Y27         LUT5 (Prop_lut5_I2_O)        0.124    34.974 r  computer/cpu1/u0/DI_Reg[3]_i_1/O
                         net (fo=2, routed)           0.337    35.311    computer/cpu1/cpuDataIn[3]
    SLICE_X23Y27         FDCE                                         r  computer/cpu1/DI_Reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    N18                                               0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    sys_clock
    N18                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.583    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.118    35.465 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    37.064    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.155 r  clk_inst/clkout2_buf/O
                         net (fo=358, routed)         1.481    38.636    computer/cpu1/vga_clk
    SLICE_X23Y27         FDCE                                         r  computer/cpu1/DI_Reg_reg[3]/C
                         clock pessimism              0.302    38.939    
                         clock uncertainty           -0.236    38.703    
    SLICE_X23Y27         FDCE (Setup_fdce_C_D)       -0.058    38.645    computer/cpu1/DI_Reg_reg[3]
  -------------------------------------------------------------------
                         required time                         38.645    
                         arrival time                         -35.311    
  -------------------------------------------------------------------
                         slack                                  3.333    

Slack (MET) :             3.354ns  (required time - arrival time)
  Source:                 computer/ram1/mem_reg_0_7/CLKBWRCLK
                            (falling edge-triggered cell RAMB36E1 clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            computer/cpu1/DI_Reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (vga_clk_wiz_0 rise@40.000ns - eth_clk_wiz_0 fall@30.000ns)
  Data Path Delay:        5.950ns  (logic 3.545ns (59.583%)  route 2.405ns (40.417%))
  Logic Levels:           3  (LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.402ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.364ns = ( 38.636 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.659ns = ( 29.341 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_wiz_0 fall edge)
                                                     30.000    30.000 f  
    N18                                               0.000    30.000 f  sys_clock (IN)
                         net (fo=0)                   0.000    30.000    sys_clock
    N18                  IBUF (Prop_ibuf_I_O)         1.492    31.492 f  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.285    32.777    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    25.767 f  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    27.527    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    27.628 f  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         1.712    29.341    computer/ram1/mem_reg_0_0_0
    RAMB36_X1Y2          RAMB36E1                                     r  computer/ram1/mem_reg_0_7/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872    32.213 r  computer/ram1/mem_reg_0_7/CASCADEOUTB
                         net (fo=1, routed)           0.065    32.278    computer/ram1/mem_reg_0_7_n_1
    RAMB36_X1Y3          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425    32.703 r  computer/ram1/mem_reg_1_7/DOBDO[0]
                         net (fo=1, routed)           1.370    34.073    computer/cpu1/u0/internalRam1DataOut[7]
    SLICE_X25Y28         LUT6 (Prop_lut6_I5_O)        0.124    34.197 r  computer/cpu1/u0/DI_Reg[7]_i_5/O
                         net (fo=1, routed)           0.422    34.619    computer/cpu1/u0/DI_Reg[7]_i_5_n_0
    SLICE_X24Y28         LUT6 (Prop_lut6_I3_O)        0.124    34.743 r  computer/cpu1/u0/DI_Reg[7]_i_2/O
                         net (fo=2, routed)           0.547    35.290    computer/cpu1/cpuDataIn[7]
    SLICE_X22Y27         FDCE                                         r  computer/cpu1/DI_Reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    N18                                               0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    sys_clock
    N18                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.583    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.118    35.465 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    37.064    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.155 r  clk_inst/clkout2_buf/O
                         net (fo=358, routed)         1.481    38.636    computer/cpu1/vga_clk
    SLICE_X22Y27         FDCE                                         r  computer/cpu1/DI_Reg_reg[7]/C
                         clock pessimism              0.302    38.939    
                         clock uncertainty           -0.236    38.703    
    SLICE_X22Y27         FDCE (Setup_fdce_C_D)       -0.058    38.645    computer/cpu1/DI_Reg_reg[7]
  -------------------------------------------------------------------
                         required time                         38.645    
                         arrival time                         -35.290    
  -------------------------------------------------------------------
                         slack                                  3.354    

Slack (MET) :             3.376ns  (required time - arrival time)
  Source:                 computer/ram1/mem_reg_0_0/CLKBWRCLK
                            (falling edge-triggered cell RAMB36E1 clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            computer/cpu1/DI_Reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (vga_clk_wiz_0 rise@40.000ns - eth_clk_wiz_0 fall@30.000ns)
  Data Path Delay:        5.933ns  (logic 3.545ns (59.747%)  route 2.388ns (40.253%))
  Logic Levels:           3  (LUT5=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.388ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.364ns = ( 38.636 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.673ns = ( 29.327 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_wiz_0 fall edge)
                                                     30.000    30.000 f  
    N18                                               0.000    30.000 f  sys_clock (IN)
                         net (fo=0)                   0.000    30.000    sys_clock
    N18                  IBUF (Prop_ibuf_I_O)         1.492    31.492 f  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.285    32.777    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    25.767 f  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    27.527    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    27.628 f  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         1.698    29.327    computer/ram1/mem_reg_0_0_0
    RAMB36_X2Y5          RAMB36E1                                     r  computer/ram1/mem_reg_0_0/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872    32.199 r  computer/ram1/mem_reg_0_0/CASCADEOUTB
                         net (fo=1, routed)           0.065    32.264    computer/ram1/mem_reg_0_0_n_1
    RAMB36_X2Y6          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425    32.689 r  computer/ram1/mem_reg_1_0/DOBDO[0]
                         net (fo=1, routed)           1.306    33.995    computer/cpu1/u0/internalRam1DataOut[0]
    SLICE_X27Y27         LUT6 (Prop_lut6_I0_O)        0.124    34.119 f  computer/cpu1/u0/DI_Reg[0]_i_2/O
                         net (fo=1, routed)           0.527    34.646    computer/cpu1/u0/DI_Reg[0]_i_2_n_0
    SLICE_X24Y27         LUT5 (Prop_lut5_I2_O)        0.124    34.770 r  computer/cpu1/u0/DI_Reg[0]_i_1/O
                         net (fo=2, routed)           0.490    35.260    computer/cpu1/cpuDataIn[0]
    SLICE_X23Y27         FDCE                                         r  computer/cpu1/DI_Reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    N18                                               0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    sys_clock
    N18                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.583    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.118    35.465 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    37.064    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.155 r  clk_inst/clkout2_buf/O
                         net (fo=358, routed)         1.481    38.636    computer/cpu1/vga_clk
    SLICE_X23Y27         FDCE                                         r  computer/cpu1/DI_Reg_reg[0]/C
                         clock pessimism              0.302    38.939    
                         clock uncertainty           -0.236    38.703    
    SLICE_X23Y27         FDCE (Setup_fdce_C_D)       -0.067    38.636    computer/cpu1/DI_Reg_reg[0]
  -------------------------------------------------------------------
                         required time                         38.636    
                         arrival time                         -35.260    
  -------------------------------------------------------------------
                         slack                                  3.376    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 computer/sd1/dout_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            computer/cpu1/DI_Reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_wiz_0 rise@0.000ns - eth_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.705ns  (logic 0.231ns (32.785%)  route 0.474ns (67.215%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    -0.551ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.571 r  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.090    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.064 r  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         0.553    -0.511    computer/sd1/eth_clk
    SLICE_X26Y27         FDRE                                         r  computer/sd1/dout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.370 r  computer/sd1/dout_reg[1]/Q
                         net (fo=1, routed)           0.162    -0.208    computer/cpu1/u0/dout[1]
    SLICE_X26Y27         LUT6 (Prop_lut6_I4_O)        0.045    -0.163 f  computer/cpu1/u0/DI_Reg[1]_i_2/O
                         net (fo=1, routed)           0.199     0.036    computer/cpu1/u0/DI_Reg[1]_i_2_n_0
    SLICE_X24Y27         LUT5 (Prop_lut5_I2_O)        0.045     0.081 r  computer/cpu1/u0/DI_Reg[1]_i_1/O
                         net (fo=2, routed)           0.113     0.194    computer/cpu1/cpuDataIn[1]
    SLICE_X23Y27         FDCE                                         r  computer/cpu1/DI_Reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.928    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.050    -2.122 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.594    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.565 r  clk_inst/clkout2_buf/O
                         net (fo=358, routed)         0.815    -0.750    computer/cpu1/vga_clk
    SLICE_X23Y27         FDCE                                         r  computer/cpu1/DI_Reg_reg[1]/C
                         clock pessimism              0.551    -0.199    
                         clock uncertainty            0.236     0.036    
    SLICE_X23Y27         FDCE (Hold_fdce_C_D)         0.066     0.102    computer/cpu1/DI_Reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.102    
                         arrival time                           0.194    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 computer/sd1/dout_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            computer/cpu1/DI_Reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_wiz_0 rise@0.000ns - eth_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.722ns  (logic 0.231ns (31.992%)  route 0.491ns (68.008%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    -0.551ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.571 r  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.090    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.064 r  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         0.553    -0.511    computer/sd1/eth_clk
    SLICE_X27Y27         FDRE                                         r  computer/sd1/dout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.370 r  computer/sd1/dout_reg[3]/Q
                         net (fo=1, routed)           0.143    -0.227    computer/cpu1/u0/dout[3]
    SLICE_X26Y27         LUT6 (Prop_lut6_I4_O)        0.045    -0.182 f  computer/cpu1/u0/DI_Reg[3]_i_2/O
                         net (fo=1, routed)           0.233     0.052    computer/cpu1/u0/DI_Reg[3]_i_2_n_0
    SLICE_X24Y27         LUT5 (Prop_lut5_I2_O)        0.045     0.097 r  computer/cpu1/u0/DI_Reg[3]_i_1/O
                         net (fo=2, routed)           0.114     0.211    computer/cpu1/cpuDataIn[3]
    SLICE_X23Y27         FDCE                                         r  computer/cpu1/DI_Reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.928    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.050    -2.122 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.594    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.565 r  clk_inst/clkout2_buf/O
                         net (fo=358, routed)         0.815    -0.750    computer/cpu1/vga_clk
    SLICE_X23Y27         FDCE                                         r  computer/cpu1/DI_Reg_reg[3]/C
                         clock pessimism              0.551    -0.199    
                         clock uncertainty            0.236     0.036    
    SLICE_X23Y27         FDCE (Hold_fdce_C_D)         0.072     0.108    computer/cpu1/DI_Reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.108    
                         arrival time                           0.211    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 computer/sd1/dout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            computer/cpu1/DI_Reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_wiz_0 rise@0.000ns - eth_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.796ns  (logic 0.231ns (29.030%)  route 0.565ns (70.970%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    -0.551ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.571 r  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.090    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.064 r  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         0.553    -0.511    computer/sd1/eth_clk
    SLICE_X27Y27         FDRE                                         r  computer/sd1/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.370 r  computer/sd1/dout_reg[0]/Q
                         net (fo=1, routed)           0.158    -0.212    computer/cpu1/u0/dout[0]
    SLICE_X27Y27         LUT6 (Prop_lut6_I4_O)        0.045    -0.167 f  computer/cpu1/u0/DI_Reg[0]_i_2/O
                         net (fo=1, routed)           0.241     0.074    computer/cpu1/u0/DI_Reg[0]_i_2_n_0
    SLICE_X24Y27         LUT5 (Prop_lut5_I2_O)        0.045     0.119 r  computer/cpu1/u0/DI_Reg[0]_i_1/O
                         net (fo=2, routed)           0.166     0.285    computer/cpu1/cpuDataIn[0]
    SLICE_X23Y27         FDCE                                         r  computer/cpu1/DI_Reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.928    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.050    -2.122 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.594    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.565 r  clk_inst/clkout2_buf/O
                         net (fo=358, routed)         0.815    -0.750    computer/cpu1/vga_clk
    SLICE_X23Y27         FDCE                                         r  computer/cpu1/DI_Reg_reg[0]/C
                         clock pessimism              0.551    -0.199    
                         clock uncertainty            0.236     0.036    
    SLICE_X23Y27         FDCE (Hold_fdce_C_D)         0.070     0.106    computer/cpu1/DI_Reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.106    
                         arrival time                           0.285    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 computer/sd1/dout_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            computer/cpu1/DI_Reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_wiz_0 rise@0.000ns - eth_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.848ns  (logic 0.231ns (27.243%)  route 0.617ns (72.757%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    -0.551ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.571 r  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.090    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.064 r  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         0.553    -0.511    computer/sd1/eth_clk
    SLICE_X27Y27         FDRE                                         r  computer/sd1/dout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.370 r  computer/sd1/dout_reg[2]/Q
                         net (fo=1, routed)           0.213    -0.157    computer/cpu1/u0/dout[2]
    SLICE_X27Y27         LUT6 (Prop_lut6_I4_O)        0.045    -0.112 f  computer/cpu1/u0/DI_Reg[2]_i_2/O
                         net (fo=1, routed)           0.239     0.127    computer/cpu1/u0/DI_Reg[2]_i_2_n_0
    SLICE_X24Y27         LUT5 (Prop_lut5_I2_O)        0.045     0.172 r  computer/cpu1/u0/DI_Reg[2]_i_1/O
                         net (fo=2, routed)           0.165     0.337    computer/cpu1/cpuDataIn[2]
    SLICE_X23Y27         FDCE                                         r  computer/cpu1/DI_Reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.928    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.050    -2.122 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.594    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.565 r  clk_inst/clkout2_buf/O
                         net (fo=358, routed)         0.815    -0.750    computer/cpu1/vga_clk
    SLICE_X23Y27         FDCE                                         r  computer/cpu1/DI_Reg_reg[2]/C
                         clock pessimism              0.551    -0.199    
                         clock uncertainty            0.236     0.036    
    SLICE_X23Y27         FDCE (Hold_fdce_C_D)         0.070     0.106    computer/cpu1/DI_Reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.106    
                         arrival time                           0.337    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.337ns  (arrival time - required time)
  Source:                 computer/sd1/dout_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            computer/cpu1/u0/IR_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_wiz_0 rise@0.000ns - eth_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.948ns  (logic 0.276ns (29.122%)  route 0.672ns (70.878%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    -0.551ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.571 r  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.090    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.064 r  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         0.553    -0.511    computer/sd1/eth_clk
    SLICE_X27Y27         FDRE                                         r  computer/sd1/dout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.370 r  computer/sd1/dout_reg[3]/Q
                         net (fo=1, routed)           0.143    -0.227    computer/cpu1/u0/dout[3]
    SLICE_X26Y27         LUT6 (Prop_lut6_I4_O)        0.045    -0.182 f  computer/cpu1/u0/DI_Reg[3]_i_2/O
                         net (fo=1, routed)           0.233     0.052    computer/cpu1/u0/DI_Reg[3]_i_2_n_0
    SLICE_X24Y27         LUT5 (Prop_lut5_I2_O)        0.045     0.097 r  computer/cpu1/u0/DI_Reg[3]_i_1/O
                         net (fo=2, routed)           0.185     0.282    computer/cpu1/u0/dataOut_reg[7][3]
    SLICE_X16Y27         LUT5 (Prop_lut5_I0_O)        0.045     0.327 r  computer/cpu1/u0/IR[3]_i_1/O
                         net (fo=1, routed)           0.110     0.437    computer/cpu1/u0/IR[3]_i_1_n_0
    SLICE_X16Y28         FDCE                                         r  computer/cpu1/u0/IR_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.928    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.050    -2.122 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.594    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.565 r  clk_inst/clkout2_buf/O
                         net (fo=358, routed)         0.819    -0.746    computer/cpu1/u0/vga_clk
    SLICE_X16Y28         FDCE                                         r  computer/cpu1/u0/IR_reg[3]/C
                         clock pessimism              0.551    -0.195    
                         clock uncertainty            0.236     0.040    
    SLICE_X16Y28         FDCE (Hold_fdce_C_D)         0.059     0.099    computer/cpu1/u0/IR_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.099    
                         arrival time                           0.437    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.393ns  (arrival time - required time)
  Source:                 computer/sd1/dout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            computer/cpu1/u0/IR_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_wiz_0 rise@0.000ns - eth_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.020ns  (logic 0.276ns (27.063%)  route 0.744ns (72.937%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    -0.551ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.571 r  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.090    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.064 r  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         0.553    -0.511    computer/sd1/eth_clk
    SLICE_X27Y27         FDRE                                         r  computer/sd1/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.370 r  computer/sd1/dout_reg[0]/Q
                         net (fo=1, routed)           0.158    -0.212    computer/cpu1/u0/dout[0]
    SLICE_X27Y27         LUT6 (Prop_lut6_I4_O)        0.045    -0.167 f  computer/cpu1/u0/DI_Reg[0]_i_2/O
                         net (fo=1, routed)           0.241     0.074    computer/cpu1/u0/DI_Reg[0]_i_2_n_0
    SLICE_X24Y27         LUT5 (Prop_lut5_I2_O)        0.045     0.119 r  computer/cpu1/u0/DI_Reg[0]_i_1/O
                         net (fo=2, routed)           0.232     0.351    computer/cpu1/u0/dataOut_reg[7][0]
    SLICE_X19Y28         LUT5 (Prop_lut5_I0_O)        0.045     0.396 r  computer/cpu1/u0/IR[0]_i_1/O
                         net (fo=1, routed)           0.113     0.509    computer/cpu1/u0/IR[0]_i_1_n_0
    SLICE_X19Y28         FDCE                                         r  computer/cpu1/u0/IR_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.928    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.050    -2.122 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.594    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.565 r  clk_inst/clkout2_buf/O
                         net (fo=358, routed)         0.819    -0.746    computer/cpu1/u0/vga_clk
    SLICE_X19Y28         FDCE                                         r  computer/cpu1/u0/IR_reg[0]/C
                         clock pessimism              0.551    -0.195    
                         clock uncertainty            0.236     0.040    
    SLICE_X19Y28         FDCE (Hold_fdce_C_D)         0.075     0.115    computer/cpu1/u0/IR_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.115    
                         arrival time                           0.509    
  -------------------------------------------------------------------
                         slack                                  0.393    

Slack (MET) :             0.396ns  (arrival time - required time)
  Source:                 computer/sd1/dout_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            computer/cpu1/u0/IR_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_wiz_0 rise@0.000ns - eth_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.017ns  (logic 0.276ns (27.128%)  route 0.741ns (72.872%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    -0.551ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.571 r  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.090    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.064 r  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         0.553    -0.511    computer/sd1/eth_clk
    SLICE_X27Y27         FDRE                                         r  computer/sd1/dout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.370 r  computer/sd1/dout_reg[2]/Q
                         net (fo=1, routed)           0.213    -0.157    computer/cpu1/u0/dout[2]
    SLICE_X27Y27         LUT6 (Prop_lut6_I4_O)        0.045    -0.112 f  computer/cpu1/u0/DI_Reg[2]_i_2/O
                         net (fo=1, routed)           0.239     0.127    computer/cpu1/u0/DI_Reg[2]_i_2_n_0
    SLICE_X24Y27         LUT5 (Prop_lut5_I2_O)        0.045     0.172 r  computer/cpu1/u0/DI_Reg[2]_i_1/O
                         net (fo=2, routed)           0.233     0.405    computer/cpu1/u0/dataOut_reg[7][2]
    SLICE_X18Y28         LUT5 (Prop_lut5_I0_O)        0.045     0.450 r  computer/cpu1/u0/IR[2]_i_1/O
                         net (fo=1, routed)           0.056     0.506    computer/cpu1/u0/IR[2]_i_1_n_0
    SLICE_X19Y28         FDCE                                         r  computer/cpu1/u0/IR_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.928    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.050    -2.122 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.594    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.565 r  clk_inst/clkout2_buf/O
                         net (fo=358, routed)         0.819    -0.746    computer/cpu1/u0/vga_clk
    SLICE_X19Y28         FDCE                                         r  computer/cpu1/u0/IR_reg[2]/C
                         clock pessimism              0.551    -0.195    
                         clock uncertainty            0.236     0.040    
    SLICE_X19Y28         FDCE (Hold_fdce_C_D)         0.070     0.110    computer/cpu1/u0/IR_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.110    
                         arrival time                           0.506    
  -------------------------------------------------------------------
                         slack                                  0.396    

Slack (MET) :             0.433ns  (arrival time - required time)
  Source:                 computer/sd1/dout_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            computer/cpu1/u0/IR_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_wiz_0 rise@0.000ns - eth_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.055ns  (logic 0.276ns (26.159%)  route 0.779ns (73.841%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    -0.551ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.571 r  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.090    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.064 r  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         0.553    -0.511    computer/sd1/eth_clk
    SLICE_X26Y27         FDRE                                         r  computer/sd1/dout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.370 r  computer/sd1/dout_reg[1]/Q
                         net (fo=1, routed)           0.162    -0.208    computer/cpu1/u0/dout[1]
    SLICE_X26Y27         LUT6 (Prop_lut6_I4_O)        0.045    -0.163 f  computer/cpu1/u0/DI_Reg[1]_i_2/O
                         net (fo=1, routed)           0.199     0.036    computer/cpu1/u0/DI_Reg[1]_i_2_n_0
    SLICE_X24Y27         LUT5 (Prop_lut5_I2_O)        0.045     0.081 r  computer/cpu1/u0/DI_Reg[1]_i_1/O
                         net (fo=2, routed)           0.246     0.327    computer/cpu1/u0/dataOut_reg[7][1]
    SLICE_X19Y28         LUT5 (Prop_lut5_I0_O)        0.045     0.372 r  computer/cpu1/u0/IR[1]_i_1/O
                         net (fo=1, routed)           0.172     0.544    computer/cpu1/u0/IR[1]_i_1_n_0
    SLICE_X19Y28         FDCE                                         r  computer/cpu1/u0/IR_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.928    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.050    -2.122 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.594    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.565 r  clk_inst/clkout2_buf/O
                         net (fo=358, routed)         0.819    -0.746    computer/cpu1/u0/vga_clk
    SLICE_X19Y28         FDCE                                         r  computer/cpu1/u0/IR_reg[1]/C
                         clock pessimism              0.551    -0.195    
                         clock uncertainty            0.236     0.040    
    SLICE_X19Y28         FDCE (Hold_fdce_C_D)         0.071     0.111    computer/cpu1/u0/IR_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.111    
                         arrival time                           0.544    
  -------------------------------------------------------------------
                         slack                                  0.433    

Slack (MET) :             0.434ns  (arrival time - required time)
  Source:                 computer/sd1/dout_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            computer/cpu1/DI_Reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_wiz_0 rise@0.000ns - eth_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.047ns  (logic 0.276ns (26.355%)  route 0.771ns (73.645%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    -0.551ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.571 r  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.090    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.064 r  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         0.553    -0.511    computer/sd1/eth_clk
    SLICE_X26Y27         FDRE                                         r  computer/sd1/dout_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.370 r  computer/sd1/dout_reg[5]/Q
                         net (fo=1, routed)           0.221    -0.149    computer/cpu1/u0/dout[5]
    SLICE_X26Y27         LUT5 (Prop_lut5_I2_O)        0.045    -0.104 f  computer/cpu1/u0/DI_Reg[5]_i_3/O
                         net (fo=1, routed)           0.226     0.122    computer/cpu1/u0/DI_Reg[5]_i_3_n_0
    SLICE_X25Y27         LUT6 (Prop_lut6_I1_O)        0.045     0.167 r  computer/cpu1/u0/DI_Reg[5]_i_2/O
                         net (fo=1, routed)           0.149     0.317    computer/cpu1/u0/DI_Reg[5]_i_2_n_0
    SLICE_X23Y28         LUT6 (Prop_lut6_I3_O)        0.045     0.362 r  computer/cpu1/u0/DI_Reg[5]_i_1/O
                         net (fo=2, routed)           0.175     0.536    computer/cpu1/cpuDataIn[5]
    SLICE_X22Y27         FDCE                                         r  computer/cpu1/DI_Reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.928    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.050    -2.122 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.594    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.565 r  clk_inst/clkout2_buf/O
                         net (fo=358, routed)         0.815    -0.750    computer/cpu1/vga_clk
    SLICE_X22Y27         FDCE                                         r  computer/cpu1/DI_Reg_reg[5]/C
                         clock pessimism              0.551    -0.199    
                         clock uncertainty            0.236     0.036    
    SLICE_X22Y27         FDCE (Hold_fdce_C_D)         0.066     0.102    computer/cpu1/DI_Reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.102    
                         arrival time                           0.536    
  -------------------------------------------------------------------
                         slack                                  0.434    

Slack (MET) :             0.480ns  (arrival time - required time)
  Source:                 computer/sd1/dout_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            computer/cpu1/DI_Reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_wiz_0 rise@0.000ns - eth_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.097ns  (logic 0.276ns (25.156%)  route 0.821ns (74.844%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    -0.551ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.571 r  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.090    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.064 r  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         0.553    -0.511    computer/sd1/eth_clk
    SLICE_X26Y27         FDRE                                         r  computer/sd1/dout_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.370 r  computer/sd1/dout_reg[6]/Q
                         net (fo=1, routed)           0.202    -0.168    computer/cpu1/u0/dout[6]
    SLICE_X26Y28         LUT6 (Prop_lut6_I2_O)        0.045    -0.123 f  computer/cpu1/u0/DI_Reg[6]_i_3/O
                         net (fo=1, routed)           0.223     0.101    computer/cpu1/u0/DI_Reg[6]_i_3_n_0
    SLICE_X26Y29         LUT6 (Prop_lut6_I1_O)        0.045     0.146 r  computer/cpu1/u0/DI_Reg[6]_i_2/O
                         net (fo=1, routed)           0.271     0.416    computer/cpu1/u0/DI_Reg[6]_i_2_n_0
    SLICE_X23Y28         LUT6 (Prop_lut6_I3_O)        0.045     0.461 r  computer/cpu1/u0/DI_Reg[6]_i_1/O
                         net (fo=2, routed)           0.125     0.586    computer/cpu1/cpuDataIn[6]
    SLICE_X22Y27         FDCE                                         r  computer/cpu1/DI_Reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.928    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.050    -2.122 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.594    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.565 r  clk_inst/clkout2_buf/O
                         net (fo=358, routed)         0.815    -0.750    computer/cpu1/vga_clk
    SLICE_X22Y27         FDCE                                         r  computer/cpu1/DI_Reg_reg[6]/C
                         clock pessimism              0.551    -0.199    
                         clock uncertainty            0.236     0.036    
    SLICE_X22Y27         FDCE (Hold_fdce_C_D)         0.070     0.106    computer/cpu1/DI_Reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.106    
                         arrival time                           0.586    
  -------------------------------------------------------------------
                         slack                                  0.480    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  eth_clk_wiz_0
  To Clock:  eth_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       16.446ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.952ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.446ns  (required time - arrival time)
  Source:                 computer/sd1/block_busy_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            computer/sd1/led_on_count_reg[12]/CLR
                            (recovery check against rising-edge clock eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (eth_clk_wiz_0 rise@20.000ns - eth_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.786ns  (logic 0.667ns (23.939%)  route 2.119ns (76.061%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.353ns = ( 18.647 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.715ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.777    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.233 r  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.473    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.372 r  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         1.657    -0.715    computer/sd1/eth_clk
    SLICE_X32Y27         FDRE                                         r  computer/sd1/block_busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y27         FDRE (Prop_fdre_C_Q)         0.518    -0.197 f  computer/sd1/block_busy_reg/Q
                         net (fo=3, routed)           0.996     0.799    computer/sd1/block_busy_reg_0
    SLICE_X29Y27         LUT2 (Prop_lut2_I1_O)        0.149     0.948 f  computer/sd1/driveLED_i_2/O
                         net (fo=15, routed)          1.124     2.071    computer/sd1/led_on_count0
    SLICE_X26Y33         FDCE                                         f  computer/sd1/led_on_count_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    N18                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    sys_clock
    N18                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.162    22.583    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118    15.465 r  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.064    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.155 r  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         1.492    18.647    computer/sd1/eth_clk
    SLICE_X26Y33         FDCE                                         r  computer/sd1/led_on_count_reg[12]/C
                         clock pessimism              0.588    19.235    
                         clock uncertainty           -0.104    19.131    
    SLICE_X26Y33         FDCE (Recov_fdce_C_CLR)     -0.613    18.518    computer/sd1/led_on_count_reg[12]
  -------------------------------------------------------------------
                         required time                         18.518    
                         arrival time                          -2.071    
  -------------------------------------------------------------------
                         slack                                 16.446    

Slack (MET) :             16.492ns  (required time - arrival time)
  Source:                 computer/sd1/block_busy_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            computer/sd1/led_on_count_reg[13]/PRE
                            (recovery check against rising-edge clock eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (eth_clk_wiz_0 rise@20.000ns - eth_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.786ns  (logic 0.667ns (23.939%)  route 2.119ns (76.061%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.353ns = ( 18.647 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.715ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.777    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.233 r  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.473    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.372 r  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         1.657    -0.715    computer/sd1/eth_clk
    SLICE_X32Y27         FDRE                                         r  computer/sd1/block_busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y27         FDRE (Prop_fdre_C_Q)         0.518    -0.197 f  computer/sd1/block_busy_reg/Q
                         net (fo=3, routed)           0.996     0.799    computer/sd1/block_busy_reg_0
    SLICE_X29Y27         LUT2 (Prop_lut2_I1_O)        0.149     0.948 f  computer/sd1/driveLED_i_2/O
                         net (fo=15, routed)          1.124     2.071    computer/sd1/led_on_count0
    SLICE_X26Y33         FDPE                                         f  computer/sd1/led_on_count_reg[13]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    N18                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    sys_clock
    N18                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.162    22.583    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118    15.465 r  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.064    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.155 r  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         1.492    18.647    computer/sd1/eth_clk
    SLICE_X26Y33         FDPE                                         r  computer/sd1/led_on_count_reg[13]/C
                         clock pessimism              0.588    19.235    
                         clock uncertainty           -0.104    19.131    
    SLICE_X26Y33         FDPE (Recov_fdpe_C_PRE)     -0.567    18.564    computer/sd1/led_on_count_reg[13]
  -------------------------------------------------------------------
                         required time                         18.564    
                         arrival time                          -2.071    
  -------------------------------------------------------------------
                         slack                                 16.492    

Slack (MET) :             16.497ns  (required time - arrival time)
  Source:                 computer/sd1/block_busy_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            computer/sd1/driveLED_reg/PRE
                            (recovery check against rising-edge clock eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (eth_clk_wiz_0 rise@20.000ns - eth_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.782ns  (logic 0.667ns (23.976%)  route 2.115ns (76.024%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.353ns = ( 18.647 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.715ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.777    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.233 r  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.473    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.372 r  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         1.657    -0.715    computer/sd1/eth_clk
    SLICE_X32Y27         FDRE                                         r  computer/sd1/block_busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y27         FDRE (Prop_fdre_C_Q)         0.518    -0.197 f  computer/sd1/block_busy_reg/Q
                         net (fo=3, routed)           0.996     0.799    computer/sd1/block_busy_reg_0
    SLICE_X29Y27         LUT2 (Prop_lut2_I1_O)        0.149     0.948 f  computer/sd1/driveLED_i_2/O
                         net (fo=15, routed)          1.119     2.067    computer/sd1/led_on_count0
    SLICE_X27Y33         FDPE                                         f  computer/sd1/driveLED_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    N18                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    sys_clock
    N18                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.162    22.583    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118    15.465 r  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.064    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.155 r  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         1.492    18.647    computer/sd1/eth_clk
    SLICE_X27Y33         FDPE                                         r  computer/sd1/driveLED_reg/C
                         clock pessimism              0.588    19.235    
                         clock uncertainty           -0.104    19.131    
    SLICE_X27Y33         FDPE (Recov_fdpe_C_PRE)     -0.567    18.564    computer/sd1/driveLED_reg
  -------------------------------------------------------------------
                         required time                         18.564    
                         arrival time                          -2.067    
  -------------------------------------------------------------------
                         slack                                 16.497    

Slack (MET) :             16.591ns  (required time - arrival time)
  Source:                 computer/sd1/block_busy_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            computer/sd1/led_on_count_reg[11]/CLR
                            (recovery check against rising-edge clock eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (eth_clk_wiz_0 rise@20.000ns - eth_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.640ns  (logic 0.667ns (25.261%)  route 1.973ns (74.739%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.354ns = ( 18.646 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.715ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.777    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.233 r  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.473    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.372 r  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         1.657    -0.715    computer/sd1/eth_clk
    SLICE_X32Y27         FDRE                                         r  computer/sd1/block_busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y27         FDRE (Prop_fdre_C_Q)         0.518    -0.197 f  computer/sd1/block_busy_reg/Q
                         net (fo=3, routed)           0.996     0.799    computer/sd1/block_busy_reg_0
    SLICE_X29Y27         LUT2 (Prop_lut2_I1_O)        0.149     0.948 f  computer/sd1/driveLED_i_2/O
                         net (fo=15, routed)          0.978     1.926    computer/sd1/led_on_count0
    SLICE_X26Y32         FDCE                                         f  computer/sd1/led_on_count_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    N18                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    sys_clock
    N18                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.162    22.583    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118    15.465 r  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.064    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.155 r  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         1.491    18.646    computer/sd1/eth_clk
    SLICE_X26Y32         FDCE                                         r  computer/sd1/led_on_count_reg[11]/C
                         clock pessimism              0.588    19.234    
                         clock uncertainty           -0.104    19.130    
    SLICE_X26Y32         FDCE (Recov_fdce_C_CLR)     -0.613    18.517    computer/sd1/led_on_count_reg[11]
  -------------------------------------------------------------------
                         required time                         18.517    
                         arrival time                          -1.926    
  -------------------------------------------------------------------
                         slack                                 16.591    

Slack (MET) :             16.637ns  (required time - arrival time)
  Source:                 computer/sd1/block_busy_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            computer/sd1/led_on_count_reg[10]/PRE
                            (recovery check against rising-edge clock eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (eth_clk_wiz_0 rise@20.000ns - eth_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.640ns  (logic 0.667ns (25.261%)  route 1.973ns (74.739%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.354ns = ( 18.646 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.715ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.777    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.233 r  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.473    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.372 r  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         1.657    -0.715    computer/sd1/eth_clk
    SLICE_X32Y27         FDRE                                         r  computer/sd1/block_busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y27         FDRE (Prop_fdre_C_Q)         0.518    -0.197 f  computer/sd1/block_busy_reg/Q
                         net (fo=3, routed)           0.996     0.799    computer/sd1/block_busy_reg_0
    SLICE_X29Y27         LUT2 (Prop_lut2_I1_O)        0.149     0.948 f  computer/sd1/driveLED_i_2/O
                         net (fo=15, routed)          0.978     1.926    computer/sd1/led_on_count0
    SLICE_X26Y32         FDPE                                         f  computer/sd1/led_on_count_reg[10]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    N18                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    sys_clock
    N18                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.162    22.583    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118    15.465 r  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.064    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.155 r  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         1.491    18.646    computer/sd1/eth_clk
    SLICE_X26Y32         FDPE                                         r  computer/sd1/led_on_count_reg[10]/C
                         clock pessimism              0.588    19.234    
                         clock uncertainty           -0.104    19.130    
    SLICE_X26Y32         FDPE (Recov_fdpe_C_PRE)     -0.567    18.563    computer/sd1/led_on_count_reg[10]
  -------------------------------------------------------------------
                         required time                         18.563    
                         arrival time                          -1.926    
  -------------------------------------------------------------------
                         slack                                 16.637    

Slack (MET) :             16.637ns  (required time - arrival time)
  Source:                 computer/sd1/block_busy_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            computer/sd1/led_on_count_reg[8]/PRE
                            (recovery check against rising-edge clock eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (eth_clk_wiz_0 rise@20.000ns - eth_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.640ns  (logic 0.667ns (25.261%)  route 1.973ns (74.739%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.354ns = ( 18.646 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.715ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.777    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.233 r  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.473    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.372 r  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         1.657    -0.715    computer/sd1/eth_clk
    SLICE_X32Y27         FDRE                                         r  computer/sd1/block_busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y27         FDRE (Prop_fdre_C_Q)         0.518    -0.197 f  computer/sd1/block_busy_reg/Q
                         net (fo=3, routed)           0.996     0.799    computer/sd1/block_busy_reg_0
    SLICE_X29Y27         LUT2 (Prop_lut2_I1_O)        0.149     0.948 f  computer/sd1/driveLED_i_2/O
                         net (fo=15, routed)          0.978     1.926    computer/sd1/led_on_count0
    SLICE_X26Y32         FDPE                                         f  computer/sd1/led_on_count_reg[8]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    N18                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    sys_clock
    N18                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.162    22.583    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118    15.465 r  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.064    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.155 r  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         1.491    18.646    computer/sd1/eth_clk
    SLICE_X26Y32         FDPE                                         r  computer/sd1/led_on_count_reg[8]/C
                         clock pessimism              0.588    19.234    
                         clock uncertainty           -0.104    19.130    
    SLICE_X26Y32         FDPE (Recov_fdpe_C_PRE)     -0.567    18.563    computer/sd1/led_on_count_reg[8]
  -------------------------------------------------------------------
                         required time                         18.563    
                         arrival time                          -1.926    
  -------------------------------------------------------------------
                         slack                                 16.637    

Slack (MET) :             16.637ns  (required time - arrival time)
  Source:                 computer/sd1/block_busy_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            computer/sd1/led_on_count_reg[9]/PRE
                            (recovery check against rising-edge clock eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (eth_clk_wiz_0 rise@20.000ns - eth_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.640ns  (logic 0.667ns (25.261%)  route 1.973ns (74.739%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.354ns = ( 18.646 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.715ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.777    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.233 r  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.473    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.372 r  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         1.657    -0.715    computer/sd1/eth_clk
    SLICE_X32Y27         FDRE                                         r  computer/sd1/block_busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y27         FDRE (Prop_fdre_C_Q)         0.518    -0.197 f  computer/sd1/block_busy_reg/Q
                         net (fo=3, routed)           0.996     0.799    computer/sd1/block_busy_reg_0
    SLICE_X29Y27         LUT2 (Prop_lut2_I1_O)        0.149     0.948 f  computer/sd1/driveLED_i_2/O
                         net (fo=15, routed)          0.978     1.926    computer/sd1/led_on_count0
    SLICE_X26Y32         FDPE                                         f  computer/sd1/led_on_count_reg[9]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    N18                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    sys_clock
    N18                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.162    22.583    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118    15.465 r  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.064    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.155 r  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         1.491    18.646    computer/sd1/eth_clk
    SLICE_X26Y32         FDPE                                         r  computer/sd1/led_on_count_reg[9]/C
                         clock pessimism              0.588    19.234    
                         clock uncertainty           -0.104    19.130    
    SLICE_X26Y32         FDPE (Recov_fdpe_C_PRE)     -0.567    18.563    computer/sd1/led_on_count_reg[9]
  -------------------------------------------------------------------
                         required time                         18.563    
                         arrival time                          -1.926    
  -------------------------------------------------------------------
                         slack                                 16.637    

Slack (MET) :             16.737ns  (required time - arrival time)
  Source:                 computer/sd1/block_busy_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            computer/sd1/led_on_count_reg[5]/CLR
                            (recovery check against rising-edge clock eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (eth_clk_wiz_0 rise@20.000ns - eth_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.492ns  (logic 0.667ns (26.764%)  route 1.825ns (73.236%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.356ns = ( 18.644 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.715ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.777    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.233 r  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.473    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.372 r  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         1.657    -0.715    computer/sd1/eth_clk
    SLICE_X32Y27         FDRE                                         r  computer/sd1/block_busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y27         FDRE (Prop_fdre_C_Q)         0.518    -0.197 f  computer/sd1/block_busy_reg/Q
                         net (fo=3, routed)           0.996     0.799    computer/sd1/block_busy_reg_0
    SLICE_X29Y27         LUT2 (Prop_lut2_I1_O)        0.149     0.948 f  computer/sd1/driveLED_i_2/O
                         net (fo=15, routed)          0.830     1.777    computer/sd1/led_on_count0
    SLICE_X26Y31         FDCE                                         f  computer/sd1/led_on_count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    N18                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    sys_clock
    N18                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.162    22.583    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118    15.465 r  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.064    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.155 r  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         1.489    18.644    computer/sd1/eth_clk
    SLICE_X26Y31         FDCE                                         r  computer/sd1/led_on_count_reg[5]/C
                         clock pessimism              0.588    19.232    
                         clock uncertainty           -0.104    19.128    
    SLICE_X26Y31         FDCE (Recov_fdce_C_CLR)     -0.613    18.515    computer/sd1/led_on_count_reg[5]
  -------------------------------------------------------------------
                         required time                         18.515    
                         arrival time                          -1.777    
  -------------------------------------------------------------------
                         slack                                 16.737    

Slack (MET) :             16.737ns  (required time - arrival time)
  Source:                 computer/sd1/block_busy_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            computer/sd1/led_on_count_reg[6]/CLR
                            (recovery check against rising-edge clock eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (eth_clk_wiz_0 rise@20.000ns - eth_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.492ns  (logic 0.667ns (26.764%)  route 1.825ns (73.236%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.356ns = ( 18.644 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.715ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.777    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.233 r  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.473    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.372 r  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         1.657    -0.715    computer/sd1/eth_clk
    SLICE_X32Y27         FDRE                                         r  computer/sd1/block_busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y27         FDRE (Prop_fdre_C_Q)         0.518    -0.197 f  computer/sd1/block_busy_reg/Q
                         net (fo=3, routed)           0.996     0.799    computer/sd1/block_busy_reg_0
    SLICE_X29Y27         LUT2 (Prop_lut2_I1_O)        0.149     0.948 f  computer/sd1/driveLED_i_2/O
                         net (fo=15, routed)          0.830     1.777    computer/sd1/led_on_count0
    SLICE_X26Y31         FDCE                                         f  computer/sd1/led_on_count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    N18                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    sys_clock
    N18                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.162    22.583    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118    15.465 r  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.064    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.155 r  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         1.489    18.644    computer/sd1/eth_clk
    SLICE_X26Y31         FDCE                                         r  computer/sd1/led_on_count_reg[6]/C
                         clock pessimism              0.588    19.232    
                         clock uncertainty           -0.104    19.128    
    SLICE_X26Y31         FDCE (Recov_fdce_C_CLR)     -0.613    18.515    computer/sd1/led_on_count_reg[6]
  -------------------------------------------------------------------
                         required time                         18.515    
                         arrival time                          -1.777    
  -------------------------------------------------------------------
                         slack                                 16.737    

Slack (MET) :             16.737ns  (required time - arrival time)
  Source:                 computer/sd1/block_busy_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            computer/sd1/led_on_count_reg[7]/CLR
                            (recovery check against rising-edge clock eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (eth_clk_wiz_0 rise@20.000ns - eth_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.492ns  (logic 0.667ns (26.764%)  route 1.825ns (73.236%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.356ns = ( 18.644 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.715ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.777    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.233 r  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.473    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.372 r  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         1.657    -0.715    computer/sd1/eth_clk
    SLICE_X32Y27         FDRE                                         r  computer/sd1/block_busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y27         FDRE (Prop_fdre_C_Q)         0.518    -0.197 f  computer/sd1/block_busy_reg/Q
                         net (fo=3, routed)           0.996     0.799    computer/sd1/block_busy_reg_0
    SLICE_X29Y27         LUT2 (Prop_lut2_I1_O)        0.149     0.948 f  computer/sd1/driveLED_i_2/O
                         net (fo=15, routed)          0.830     1.777    computer/sd1/led_on_count0
    SLICE_X26Y31         FDCE                                         f  computer/sd1/led_on_count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    N18                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    sys_clock
    N18                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.162    22.583    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118    15.465 r  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.064    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.155 r  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         1.489    18.644    computer/sd1/eth_clk
    SLICE_X26Y31         FDCE                                         r  computer/sd1/led_on_count_reg[7]/C
                         clock pessimism              0.588    19.232    
                         clock uncertainty           -0.104    19.128    
    SLICE_X26Y31         FDCE (Recov_fdce_C_CLR)     -0.613    18.515    computer/sd1/led_on_count_reg[7]
  -------------------------------------------------------------------
                         required time                         18.515    
                         arrival time                          -1.777    
  -------------------------------------------------------------------
                         slack                                 16.737    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.952ns  (arrival time - required time)
  Source:                 computer/sd1/init_busy_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            computer/sd1/led_on_count_reg[0]/CLR
                            (removal check against rising-edge clock eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_clk_wiz_0 rise@0.000ns - eth_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.828ns  (logic 0.207ns (25.004%)  route 0.621ns (74.996%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.744ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    -0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.571 r  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.090    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.064 r  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         0.553    -0.511    computer/sd1/eth_clk
    SLICE_X32Y27         FDRE                                         r  computer/sd1/init_busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y27         FDRE (Prop_fdre_C_Q)         0.164    -0.347 f  computer/sd1/init_busy_reg/Q
                         net (fo=4, routed)           0.364     0.017    computer/sd1/init_busy_reg_0
    SLICE_X29Y27         LUT2 (Prop_lut2_I0_O)        0.043     0.060 f  computer/sd1/driveLED_i_2/O
                         net (fo=15, routed)          0.257     0.317    computer/sd1/led_on_count0
    SLICE_X26Y30         FDCE                                         f  computer/sd1/led_on_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.928    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.122 r  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.594    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.565 r  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         0.821    -0.744    computer/sd1/eth_clk
    SLICE_X26Y30         FDCE                                         r  computer/sd1/led_on_count_reg[0]/C
                         clock pessimism              0.268    -0.476    
    SLICE_X26Y30         FDCE (Remov_fdce_C_CLR)     -0.159    -0.635    computer/sd1/led_on_count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.635    
                         arrival time                           0.317    
  -------------------------------------------------------------------
                         slack                                  0.952    

Slack (MET) :             0.952ns  (arrival time - required time)
  Source:                 computer/sd1/init_busy_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            computer/sd1/led_on_count_reg[1]/CLR
                            (removal check against rising-edge clock eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_clk_wiz_0 rise@0.000ns - eth_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.828ns  (logic 0.207ns (25.004%)  route 0.621ns (74.996%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.744ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    -0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.571 r  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.090    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.064 r  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         0.553    -0.511    computer/sd1/eth_clk
    SLICE_X32Y27         FDRE                                         r  computer/sd1/init_busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y27         FDRE (Prop_fdre_C_Q)         0.164    -0.347 f  computer/sd1/init_busy_reg/Q
                         net (fo=4, routed)           0.364     0.017    computer/sd1/init_busy_reg_0
    SLICE_X29Y27         LUT2 (Prop_lut2_I0_O)        0.043     0.060 f  computer/sd1/driveLED_i_2/O
                         net (fo=15, routed)          0.257     0.317    computer/sd1/led_on_count0
    SLICE_X26Y30         FDCE                                         f  computer/sd1/led_on_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.928    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.122 r  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.594    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.565 r  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         0.821    -0.744    computer/sd1/eth_clk
    SLICE_X26Y30         FDCE                                         r  computer/sd1/led_on_count_reg[1]/C
                         clock pessimism              0.268    -0.476    
    SLICE_X26Y30         FDCE (Remov_fdce_C_CLR)     -0.159    -0.635    computer/sd1/led_on_count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.635    
                         arrival time                           0.317    
  -------------------------------------------------------------------
                         slack                                  0.952    

Slack (MET) :             0.952ns  (arrival time - required time)
  Source:                 computer/sd1/init_busy_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            computer/sd1/led_on_count_reg[2]/CLR
                            (removal check against rising-edge clock eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_clk_wiz_0 rise@0.000ns - eth_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.828ns  (logic 0.207ns (25.004%)  route 0.621ns (74.996%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.744ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    -0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.571 r  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.090    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.064 r  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         0.553    -0.511    computer/sd1/eth_clk
    SLICE_X32Y27         FDRE                                         r  computer/sd1/init_busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y27         FDRE (Prop_fdre_C_Q)         0.164    -0.347 f  computer/sd1/init_busy_reg/Q
                         net (fo=4, routed)           0.364     0.017    computer/sd1/init_busy_reg_0
    SLICE_X29Y27         LUT2 (Prop_lut2_I0_O)        0.043     0.060 f  computer/sd1/driveLED_i_2/O
                         net (fo=15, routed)          0.257     0.317    computer/sd1/led_on_count0
    SLICE_X26Y30         FDCE                                         f  computer/sd1/led_on_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.928    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.122 r  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.594    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.565 r  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         0.821    -0.744    computer/sd1/eth_clk
    SLICE_X26Y30         FDCE                                         r  computer/sd1/led_on_count_reg[2]/C
                         clock pessimism              0.268    -0.476    
    SLICE_X26Y30         FDCE (Remov_fdce_C_CLR)     -0.159    -0.635    computer/sd1/led_on_count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.635    
                         arrival time                           0.317    
  -------------------------------------------------------------------
                         slack                                  0.952    

Slack (MET) :             0.952ns  (arrival time - required time)
  Source:                 computer/sd1/init_busy_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            computer/sd1/led_on_count_reg[3]/CLR
                            (removal check against rising-edge clock eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_clk_wiz_0 rise@0.000ns - eth_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.828ns  (logic 0.207ns (25.004%)  route 0.621ns (74.996%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.744ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    -0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.571 r  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.090    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.064 r  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         0.553    -0.511    computer/sd1/eth_clk
    SLICE_X32Y27         FDRE                                         r  computer/sd1/init_busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y27         FDRE (Prop_fdre_C_Q)         0.164    -0.347 f  computer/sd1/init_busy_reg/Q
                         net (fo=4, routed)           0.364     0.017    computer/sd1/init_busy_reg_0
    SLICE_X29Y27         LUT2 (Prop_lut2_I0_O)        0.043     0.060 f  computer/sd1/driveLED_i_2/O
                         net (fo=15, routed)          0.257     0.317    computer/sd1/led_on_count0
    SLICE_X26Y30         FDCE                                         f  computer/sd1/led_on_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.928    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.122 r  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.594    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.565 r  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         0.821    -0.744    computer/sd1/eth_clk
    SLICE_X26Y30         FDCE                                         r  computer/sd1/led_on_count_reg[3]/C
                         clock pessimism              0.268    -0.476    
    SLICE_X26Y30         FDCE (Remov_fdce_C_CLR)     -0.159    -0.635    computer/sd1/led_on_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.635    
                         arrival time                           0.317    
  -------------------------------------------------------------------
                         slack                                  0.952    

Slack (MET) :             1.014ns  (arrival time - required time)
  Source:                 computer/sd1/init_busy_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            computer/sd1/led_on_count_reg[5]/CLR
                            (removal check against rising-edge clock eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_clk_wiz_0 rise@0.000ns - eth_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.891ns  (logic 0.207ns (23.228%)  route 0.684ns (76.772%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.743ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    -0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.571 r  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.090    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.064 r  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         0.553    -0.511    computer/sd1/eth_clk
    SLICE_X32Y27         FDRE                                         r  computer/sd1/init_busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y27         FDRE (Prop_fdre_C_Q)         0.164    -0.347 f  computer/sd1/init_busy_reg/Q
                         net (fo=4, routed)           0.364     0.017    computer/sd1/init_busy_reg_0
    SLICE_X29Y27         LUT2 (Prop_lut2_I0_O)        0.043     0.060 f  computer/sd1/driveLED_i_2/O
                         net (fo=15, routed)          0.321     0.380    computer/sd1/led_on_count0
    SLICE_X26Y31         FDCE                                         f  computer/sd1/led_on_count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.928    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.122 r  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.594    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.565 r  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         0.822    -0.743    computer/sd1/eth_clk
    SLICE_X26Y31         FDCE                                         r  computer/sd1/led_on_count_reg[5]/C
                         clock pessimism              0.268    -0.475    
    SLICE_X26Y31         FDCE (Remov_fdce_C_CLR)     -0.159    -0.634    computer/sd1/led_on_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.634    
                         arrival time                           0.380    
  -------------------------------------------------------------------
                         slack                                  1.014    

Slack (MET) :             1.014ns  (arrival time - required time)
  Source:                 computer/sd1/init_busy_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            computer/sd1/led_on_count_reg[6]/CLR
                            (removal check against rising-edge clock eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_clk_wiz_0 rise@0.000ns - eth_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.891ns  (logic 0.207ns (23.228%)  route 0.684ns (76.772%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.743ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    -0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.571 r  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.090    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.064 r  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         0.553    -0.511    computer/sd1/eth_clk
    SLICE_X32Y27         FDRE                                         r  computer/sd1/init_busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y27         FDRE (Prop_fdre_C_Q)         0.164    -0.347 f  computer/sd1/init_busy_reg/Q
                         net (fo=4, routed)           0.364     0.017    computer/sd1/init_busy_reg_0
    SLICE_X29Y27         LUT2 (Prop_lut2_I0_O)        0.043     0.060 f  computer/sd1/driveLED_i_2/O
                         net (fo=15, routed)          0.321     0.380    computer/sd1/led_on_count0
    SLICE_X26Y31         FDCE                                         f  computer/sd1/led_on_count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.928    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.122 r  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.594    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.565 r  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         0.822    -0.743    computer/sd1/eth_clk
    SLICE_X26Y31         FDCE                                         r  computer/sd1/led_on_count_reg[6]/C
                         clock pessimism              0.268    -0.475    
    SLICE_X26Y31         FDCE (Remov_fdce_C_CLR)     -0.159    -0.634    computer/sd1/led_on_count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.634    
                         arrival time                           0.380    
  -------------------------------------------------------------------
                         slack                                  1.014    

Slack (MET) :             1.014ns  (arrival time - required time)
  Source:                 computer/sd1/init_busy_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            computer/sd1/led_on_count_reg[7]/CLR
                            (removal check against rising-edge clock eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_clk_wiz_0 rise@0.000ns - eth_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.891ns  (logic 0.207ns (23.228%)  route 0.684ns (76.772%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.743ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    -0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.571 r  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.090    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.064 r  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         0.553    -0.511    computer/sd1/eth_clk
    SLICE_X32Y27         FDRE                                         r  computer/sd1/init_busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y27         FDRE (Prop_fdre_C_Q)         0.164    -0.347 f  computer/sd1/init_busy_reg/Q
                         net (fo=4, routed)           0.364     0.017    computer/sd1/init_busy_reg_0
    SLICE_X29Y27         LUT2 (Prop_lut2_I0_O)        0.043     0.060 f  computer/sd1/driveLED_i_2/O
                         net (fo=15, routed)          0.321     0.380    computer/sd1/led_on_count0
    SLICE_X26Y31         FDCE                                         f  computer/sd1/led_on_count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.928    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.122 r  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.594    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.565 r  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         0.822    -0.743    computer/sd1/eth_clk
    SLICE_X26Y31         FDCE                                         r  computer/sd1/led_on_count_reg[7]/C
                         clock pessimism              0.268    -0.475    
    SLICE_X26Y31         FDCE (Remov_fdce_C_CLR)     -0.159    -0.634    computer/sd1/led_on_count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.634    
                         arrival time                           0.380    
  -------------------------------------------------------------------
                         slack                                  1.014    

Slack (MET) :             1.017ns  (arrival time - required time)
  Source:                 computer/sd1/init_busy_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            computer/sd1/led_on_count_reg[4]/PRE
                            (removal check against rising-edge clock eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_clk_wiz_0 rise@0.000ns - eth_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.891ns  (logic 0.207ns (23.228%)  route 0.684ns (76.772%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.743ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    -0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.571 r  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.090    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.064 r  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         0.553    -0.511    computer/sd1/eth_clk
    SLICE_X32Y27         FDRE                                         r  computer/sd1/init_busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y27         FDRE (Prop_fdre_C_Q)         0.164    -0.347 f  computer/sd1/init_busy_reg/Q
                         net (fo=4, routed)           0.364     0.017    computer/sd1/init_busy_reg_0
    SLICE_X29Y27         LUT2 (Prop_lut2_I0_O)        0.043     0.060 f  computer/sd1/driveLED_i_2/O
                         net (fo=15, routed)          0.321     0.380    computer/sd1/led_on_count0
    SLICE_X26Y31         FDPE                                         f  computer/sd1/led_on_count_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.928    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.122 r  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.594    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.565 r  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         0.822    -0.743    computer/sd1/eth_clk
    SLICE_X26Y31         FDPE                                         r  computer/sd1/led_on_count_reg[4]/C
                         clock pessimism              0.268    -0.475    
    SLICE_X26Y31         FDPE (Remov_fdpe_C_PRE)     -0.162    -0.637    computer/sd1/led_on_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.637    
                         arrival time                           0.380    
  -------------------------------------------------------------------
                         slack                                  1.017    

Slack (MET) :             1.076ns  (arrival time - required time)
  Source:                 computer/sd1/init_busy_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            computer/sd1/led_on_count_reg[11]/CLR
                            (removal check against rising-edge clock eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_clk_wiz_0 rise@0.000ns - eth_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.954ns  (logic 0.207ns (21.688%)  route 0.747ns (78.312%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.742ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    -0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.571 r  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.090    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.064 r  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         0.553    -0.511    computer/sd1/eth_clk
    SLICE_X32Y27         FDRE                                         r  computer/sd1/init_busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y27         FDRE (Prop_fdre_C_Q)         0.164    -0.347 f  computer/sd1/init_busy_reg/Q
                         net (fo=4, routed)           0.364     0.017    computer/sd1/init_busy_reg_0
    SLICE_X29Y27         LUT2 (Prop_lut2_I0_O)        0.043     0.060 f  computer/sd1/driveLED_i_2/O
                         net (fo=15, routed)          0.384     0.443    computer/sd1/led_on_count0
    SLICE_X26Y32         FDCE                                         f  computer/sd1/led_on_count_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.928    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.122 r  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.594    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.565 r  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         0.823    -0.742    computer/sd1/eth_clk
    SLICE_X26Y32         FDCE                                         r  computer/sd1/led_on_count_reg[11]/C
                         clock pessimism              0.268    -0.474    
    SLICE_X26Y32         FDCE (Remov_fdce_C_CLR)     -0.159    -0.633    computer/sd1/led_on_count_reg[11]
  -------------------------------------------------------------------
                         required time                          0.633    
                         arrival time                           0.443    
  -------------------------------------------------------------------
                         slack                                  1.076    

Slack (MET) :             1.079ns  (arrival time - required time)
  Source:                 computer/sd1/init_busy_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            computer/sd1/led_on_count_reg[10]/PRE
                            (removal check against rising-edge clock eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_clk_wiz_0 rise@0.000ns - eth_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.954ns  (logic 0.207ns (21.688%)  route 0.747ns (78.312%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.742ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    -0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.571 r  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.090    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.064 r  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         0.553    -0.511    computer/sd1/eth_clk
    SLICE_X32Y27         FDRE                                         r  computer/sd1/init_busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y27         FDRE (Prop_fdre_C_Q)         0.164    -0.347 f  computer/sd1/init_busy_reg/Q
                         net (fo=4, routed)           0.364     0.017    computer/sd1/init_busy_reg_0
    SLICE_X29Y27         LUT2 (Prop_lut2_I0_O)        0.043     0.060 f  computer/sd1/driveLED_i_2/O
                         net (fo=15, routed)          0.384     0.443    computer/sd1/led_on_count0
    SLICE_X26Y32         FDPE                                         f  computer/sd1/led_on_count_reg[10]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.928    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.122 r  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.594    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.565 r  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         0.823    -0.742    computer/sd1/eth_clk
    SLICE_X26Y32         FDPE                                         r  computer/sd1/led_on_count_reg[10]/C
                         clock pessimism              0.268    -0.474    
    SLICE_X26Y32         FDPE (Remov_fdpe_C_PRE)     -0.162    -0.636    computer/sd1/led_on_count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.636    
                         arrival time                           0.443    
  -------------------------------------------------------------------
                         slack                                  1.079    





