[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of LSTC512A0 production of NEW INFRASTRUCTURE TIMES (BEIJING) INFORMATION TECHNOLOGY from the text:Loongson  3D5000  processor\ndata  sheet\nV1.0\n[type  text]Year2023  \nLoongson  Technology  Co.,  Ltd.moon05  Machine Translated by Google\nThe  copyright  of  this  document  is  owned  by  Loongson  Technology  Co.,  Ltd.,  and  all  rights  are  reserved.  Without  written  permission,  any  company\nThis  document  only  provides  phased  information,  and  the  content  contained  in  it  may  be  updated  at  any  time  according  to  the  actual  situation  of  the  product  without  prior  notice.  If  because  of\nThe  company  does  not  assume  any  responsibility  for  direct  or  indirect  losses  caused  by  improper  use  of  documents.\nBuilding  No.2,  Loongson  Industrial  Park,  And  individuals  shall  not  disclose,  reproduce  or  otherwise  distribute  any  part  of  this  document  to  third  parties.  Otherwise,  it  will  be  prosecuted\nZhongguancun  Environmental  Protection  Park,  Haidian  District,  BeijingLoongson  Technology  Co.,  Ltd.its  legal  responsibilities.\nTel:  010-62546668Loongson  Technology  Corporation  Limited  \nFax  (Fax):  010-62600826Address:  Building  2,  Loongson  Industrial  Park,  Zhongguancun  Environmental  Protection  Technology  Demonstration  Park,  Haidian  District,  BeijingCopyright  Notice\ndisclaimerMachine Translated by Google\n"Loongson  3D5000  Processor  Data  Manual"  mainly  introduces  the  interface  structure,  characteristics,  electrical  specifications  of  the  Loongson  3D5000  processor,\nand  hardware  design  guidance.read  the  guideMachine Translated by Google\nDocument  NameLoongson  3D5000  Processor  Data  Sheet\nManual  information  feedback:  service@loongson.cnserial  number  version  numberVersion  number  V1.0\nFirst  release  of  V1.0Founder  Chip  R&D  Department\nUpdate  details\n1  update  historyVersion  InformationVersion  InformationMachine Translated by Google\nChip  start  and  initialization................................... ................................................... ..........602.4  1.7.2  1.2  \nJTAG  Interface  Signals................................... ................................................48the  term................................................. ................................................... ...................................4\n2.3.3  \n3.1.2  1.8.2  \nSignal  type  definition ................................................ ................................................... ..............9\n3.2  DDR  interface................................................... ................................................... ...................56table  of  contents ................................................ ................................................... ...................................................IV\n1.5  \nTest  Control  Signals ................................................ ...................................................  52Tool  software................................................ ................................................... ..........5Internal  block  diagram  of  the  chip................................... ................................................... ..............1\n2.3.6  \n3.2.2  2.1  \n2.3.2  DDR  interface  signal................................................... ................................................... ...twenty  four\nHyperTransport  interface................................................... ...................................................  54Numeric  representation ................................................ ................................................... ..........5\nRESET  PIN  CONTROL .............................................. ...................................571.1  \nInterruption  signal .................................................. ................................................. .......48Ordering  Information................................................ ................................................... ................................4\n2.3.1  1.8.1  \nSystem  Interface  Connections ................................................ ...................................................  54Interface  signal  diagram................................... ................................................... ..................8Figure  Catalog................................................ ................................................... ...................................................III\n3.1.1  Specifications..................................................... ................................................... .....................1\n2.  \nInitialization  operation..................................................... ................................................... ...57HyperTransport  Signals................................................... .........................................9Pin  Signal  Nomenclature ................................................ ................................................... ...5\n3.2.1  2.3.9  \nFunction  and  interface  description................................... ................................................... ...................541.7.1  \n4.  1.  \n1.8  \nInterface  signal................................................ ................................................... ...................................7\nMode  Configuration ................................................ ................................................... ......542.3  \n3.1  2.3.5  1.4  \nGPIO  signal................................................ ................................................... ......50Design  Related  Documentation ................................................ ................................................... ..5\n3.1.3  1.8.3  \nMemory  Controller  Functional  Overview ................................................ ...................................56Interface  signal  description................................... ................................................... ..............9Documentation  conventions................................... ................................................... ...................5\n2.3.8  1.7  \nPin  multiplexing  relationship................................... ................................................... ..........53Low-Speed  Interface  Signals................................... ...................................................  46typical  application................................................ ................................................... .....................2\nInterface  Features ................................................ ................................................... ......54Register  field................................................ ................................................... ..........61.7.3  \n2.3.4  \nClock  and  Configuration  Signals................................... ................................................49Design  related  documents,  tools,  software................................... ...................................................51.3  Introduction................................................ ................................................... ........................................1\n3.  2.3.7  1.6  \nFirmware  and  System  Support................................................ ...................................................5\nInitialize  configuration  signals ................................................ ................................................45Chip  packaging................................................ ................................................... .....................2\n2.3.10  Power  ground  pin................................................... ................................................... ..........52\n3.2.3  2.2  \nI  Table  of  contentsMachine Translated by Google\nII  5.  \n7.3  5.2.1  \nPackage  Dimensions ................................................ ................................................... ................73Power  Management................................................ ................................................... ................................65\n10.  \nCopyright  Notice................................................ ................................................... ..........Error!  Bookmark  is  not  defined.Application  Power  Consumption  in  Different  Scenarios................................... ................................................69Reset  operation ................................................ ................................................... ...................61\n9.2  6.  \nGeneral  identification .............................................. ................................................... ................76Thermal  parameters ................................................ ................................................... ................................66Clock  Requirements ................................................ ................................................... ...................63\n11.  9.3.2  \nInterface  electrical  characteristics................................... ................................................... ..........72\n12.2  Schematic  Checklist ................................................... ................................................... ......77Electrical  Characteristics ................................................ ................................................... ................................684.3  \n5.2  \nPackaging  Information ................................................ ................................................... ................................73Frequency  Configuration ................................................ ................................................... ...................64\n9.5.1  9.1  \nAppendix  2:  Internal  delay  data  of  chip  pins................................... ................................................... ......79Power  Consumption  Information................................... ................................................... ...................69Power-on  Configuration  Instructions................................... ................................................... ..........60\nClock  Internal  Relationships................................... ................................................... ..........62\n9.3.1  4.2  \nPower  Sequence................................................ ................................................... ...................72Simulation  model................................................ ................................................... ................................67\n13.  12.1  Layout  Design  Description................................................ ................................................... ......777.1  5.1  \n9.  \nTypical  Operating  Conditions ................................................ ................................................... ..........68\nAppendix  1:  Chip  Pinout ................................................ ................................................... ................................79Boot  Start  Instructions................................... ................................................... ..........60\n9.5  \n10.2  5.3  \nProduct  Identification................................................ ................................................... ................................76Thermal  Design ................................................ ................................................... ...................................66\n9.3  4.1  \nApplication  Power  Consumption  at  Different  Temperatures................................... ................................................70Soldering  temperature  and  welding  curve................................... ................................................... ..66\n12.  7.  \nLayout  and  Schematic  Checklist................................... ................................................779.5.2  DDR  interface................................................... ................................................... ..........72Differential  Clock  Input  Requirements ................................................ ...................................................63\nother................................................. ................................................... ................................78Extreme  operating  conditions ................................................ ................................................... ..........688.  \n10.1  \nSignal  location  distribution................................... ................................................... ..........75Power  domain ................................................ ................................................... ................................655.2.2  clock................................................. ................................................... ................................................62\n11.1  6.1  \n7.2  TDP  information................................................... ................................................... ...................66\nHyperTransport  interface................................................... ................................................72Single-Ended  Clock  Input  Requirements ................................................ ................................................63\n11.2  3D5000  chip  (example) ................................................ ...................................................  .769.4  Machine Translated by Google\nFigure  1.1  Schematic  diagram  of  the  processor  structure................................... ................................................... ..........2  \nFigure  1.2  Single  Processor  System  Connection................... ................................................... ...................2  Figure  \n1.3  Dual  Processor  System................................... ................................................... ...................................3  Figure  1.4  \nFour  Processor  System.. ................................................... ................................................... .....3  Figure  2.1  Processor  \ninterface  signal  block  diagram............. ................................................... ...................8  Figure  2.2  Schematic  diagram  \nof  GPIO  connection  in  multi-channel  system........................... ................................................... ................52  Figure  \n3.1  HT  interface  connection  of  uniprocessor  system................... ................................................... ..........55  Figure  3.2  \nHT  interface  connection  of  multiprocessor  system.......................... ................................................... ..........55  Figure  \n3.3  HT  interface  connection  of  multi-processor  system  (four  chips) .......................... ...................................................56\nIII  Figure  catalogMachine Translated by Google\nTable  1.1  Chip  classification................................................ ................................................... ...................4  Table  \n2.1  Definition  of  signal  type................... ................................................... ...................................9  Table  2.2  HT  Bus  \nSignals.... ................................................... ................................................... .....10  Table  2.3  DDR4  interface  \nsignals................................... ................................................... ...................24  Table  2.4  Initialize  interface  \nsignals................................... ................................................... ...................................45  Table  2.5  SPI  Interface  \nSignals.......................... ................................................... ................................................47  Table  2.6  UART  \ninterface  signal................................................... ................................................... .....47  Table  2.7  I2C  interface  \nsignals........................... ................................................... ...................................48  Table  2.8  AVS  Interface  \nSignals........... ................................................... ...................................48  Table  2.9  Pin  Interrupts  Signal  \ndescription ................................................ ................................................... ...48  Table  2.10  JTAG  interface  \nsignals................................... ................................................... ................49  Table  2.11  Clock  and  Configuration  \nSignals.......................... ................................................... ...................................49  Table  2.12  CORE  Clock  \nControl.......................... ................................................... .....................................50  Table  2.13  MEM  Clock  \nControl............ ................................................... ...................................50  Table  2.14  HT  Clock  \nControl................................................ ................................................... ..............50  Table  2.15  GPIO  \nSignals................................... ................................................... .....................51  Table  2.16  JTAG  interface  \nsignals............ ................................................... ...................................52  Table  2.17  Power  supply  \npins.. ................................................... ................................................... ..............52  Table  4.1  Power-on  \nconfiguration  pins........................... ................................................... ................................60  Table  5.1  Processor  \ninternal  clock  description...................... ................................................... ...................................62  Table  5.2  \nReference  clock  input............. ................................................... ...................................................  63  Table  7.1  Chip  \nthermal  resistance  parameters................................... ................................................... ................66  Table  7.2  Chip  \nthermal  characteristic  parameters  and  recommended  maximum  \nvalues........................... ................................................... .....66  Table  9.1  Absolute  Maximum  \nRatings................................... ................................................... ................68  Table  9.2  Die  temperature  \nlimit...................... ................................................... ................................68  Table  9.3  Recommended  operating  \npower  supply  voltage........... ................................................... ...................................68  Table  9.4  Chip  \nClassification............ ................................................... ................................................... .....69  Table  9.7  2.1GHz  \nmaximum  power  consumption  measurements  for  different  applications.................................. ................................................69  \nTable  9.8  2.1GHz  Typical  Application  Average  Power  Consumption  \nMeasurements................................... ...................................70  Table  9.9  Measured  values  of  power  consumption  \nat  different  case  temperatures  when  idle... ................................................... ...................................71  Table  9.10  Measured  values  of  power  consumption  at  different  case  temperatures  when  running  SPEC  CPU  2006... ................................................... ...71  Table  9.11  Measured  values  of  power  consumption  at  different  case  temperatures  when  running  Linpack........................... ...................................71\nIV  table  directoryMachine Translated by Google\n1  Introduction\n64-bit  processor  core  and  necessary  storage  and  IO  interfaces,  for  high-end  embedded  computers,  desktops,  servers  and  other  applications.Loongson  processors  mainly  include  three  series.  Loongson-1  series  processors  use  32-bit  processor  cores  and  integrate  various  peripherals\nLoongson  3D5000  is  a  32-core  processor  packaged  as  FCLGA-4129  with  a  main  frequency  of  2.0GHz.peripheral  interface  to  form  a  single-chip  solution  for  specific  applications,  mainly  used  in  IoT  terminals,  instruments  and  equipment,  data  acquisition,  etc.\nTo  the  high-end  server  field.field.  Loongson-2  series  processors  use  32-bit  or  64-bit  processor  cores  and  integrate  various  peripheral  interfaces  to  form  a  network-oriented\nThe  structure  of  Loongson  3D5000  is  shown  in  Figure  1.1.  It  integrates  two  3C5000  silicon  chips,  interconnected  through  the  HT1  interface\nConstitutes  a  dual-chip  structure,  each  silicon  chip  contains  16  processor  cores,  16  shared  cache  blocks  and  4  memory  controllers.High-performance  and  low-power  SoC  chips  for  equipment,  industry  terminals,  intelligent  manufacturing,  etc.  Loongson-3  series  processors  integrate  multiple\n1  2.0GHz  \nEach  core  contains  256KB  private  L2  cache;\nHigh  speed  I/OMain  \nfrequency  peak  computing  speed  1024GFlops@2.0GHz\n4  fixed-point  units,  2  vector  units,  and  2  memory  access  units\ncache\nSupport  ECC  verification\nSupport  the  dynamic  shutdown  of  the  main  module  clock\n160W@2.0GHz  Support  128/256-bit  vector  instructions;\n4  coherent  interconnect  high-speed  interfaces  (DIE0_HT2,  DIE0_HT3,  DIE1_HT2,  DIE1_HT3)32  \nOther  I/O  \nPackage  Power  \nManagementA  total  of  64MB  L3  cache\nSupport  dynamic  voltage  regulation  in  the  main  voltage  domain64-bit  superscalar  processor  core  LA464;Number  of  cores\nmemory  interfaceEach  core  contains  64KB  private  L1  instruction  cache  and  64KB  private  L1  data  cache;Four  launch  out-of-order  execution;\n1  SPI,  1  UART,  5  I2C,  16  GPIO  interfaces\nTypical  power  consumptionSupport  LoongArch  ®  instruction  set;\nSupports  dynamic  frequency  conversion  of  major  clock  domains1  HyperTransport  3.0  IO  interface  (DIE0_HT0);Eight  72-bit  DDR4-3200;processor  core\nFCLGA4129  \n1.2  Internal  block  diagram  of  the  chip1.1  Technical  indicatorsMachine Translated by Google\nIt  adopts  4129-pin  plastic  package  FCLGA  package,  and  the  chip  size  is  75.4mm*58.5mm.\nA  common  connection  method  is  shown  in  Figure  1.2:(1)  Single-socket  server,  Loongson  3D5000  single-processor  system.  Use  HT0  interface  for  IO  bridge  connection.  oneFigure  1.1  Schematic  diagram  of  processor  structureMC  7  MC  5  MC  3  MC  1  1.3  Chip  packaging\n1.4  Typical  applicationsDIE1_MC0  \nUSB  PCIE  \nSPI  \nFlash  MemoryDIE1_MC1DIE0_MC  1  DIE0_MC  2  DIE1_HT2DIE1_MC2DIE1_HT3DIE0_MC  3  DIE1_MC3DIE0_HT2  DIE0_MC  0  DIE0_HT3\nshowHOURS\nnetworkbridge  piece D1 D0  CooperativesMemory\nHT  IDIE0_HT0 HT1 D1 D0  \nFigure  1.2  Single  Processor  System  Connection\n2  MC  2  MC  4  MC  6  MC  0  Machine Translated by Google\nHT0DIE0bridge  piece\nHT1DIE1DIE0 DIE1\nCPU0\nHT1HT0\nHT3HT2 HT2\nCPU1\nHT2HT1\nHT3HT1\nHT3 HT2\nHT0HT1HT1\nHT3\nHT2\nHT0HT3\nHT3HT0\nHT2\nCPU3  HT0\nHT2HT2\nHT1HT0\nHT3\nHT3HT2HT2\nHT3HT1HT0\nHT3HT2HT1\nCPU1\nHT1HT0\nHT3\nHT0HT3HT2\nFigure  1.3  Dual  Processor  System\nFigure  1.4  Four-processor  system\n3  HT1DIE1 DIE0\nCPU0DIE1\nCPU2\nHT0DIE0 DIE0bridge  piece\nHT1DIE1 DIE1DIE0\nHT0(2)  Two-way  server,  Loongson  3D5000  dual-processor  system.  Use  fixed  HT  interface  for  IO  bridge  chip  connection;\n(3)  Four-way  server,  Loongson  3D5000  four-processor  system.  Use  fixed  HT  interface  for  IO  bridge  chip  connection;\nThe  dotted  line  indicates  the  8-bit  bus  connection,  and  the  solid  line  indicates  the  16-bit  bus  connectionUse  other  HT  interfaces  for  inter-multiprocessor  interconnects.  A  common  connection  method  is  shown  in  Figure  1.4.  ThatUse  other  HT  interfaces  for  inter-multiprocessor  interconnects.  A  common  connection  method  is  shown  in  Figure  1.3.Machine Translated by Google\n1.5  Ordering  information\n1.6  Terminologyvalue.The  description  of  the  version  is  as  follows:\n*The  data  in  the  table  are  typical  values  measured  in  the  VDDN  voltage  domain  under  typical  working  conditions  (SPEC  CPU  2006  RATE  running\nMeasured  full-chip  average  power  consumption).  The  power  consumption  of  the  chip  is  affected  by  the  load  when  the  chip  is  running,  and  the  power  consumption  in  standby  or  low-load  operation  is  much  lower  than  the  typical*Typical  voltage  is  the  voltage  setting  of  VDDNLoongson  3D5000  chips  are  commercial  grade.\nETC\n4  LS3D5000  \nOpen  source  firmware,  used  in  some  Loongson  processor  systems UEFI  \nPeripheral  Component  Interconnect  express  \nRegistered  Dual-Inline-Memory-Modules  2C\nDIMM  \nLRDIMM±25mV  160W\nthe  term Remark\nSPI  Serial  Peripheral  Interface  \nRead-Only  Memory  \nUnbuffered  Dual  In-Line  Memory  Modules  \nStandard  test  and  debug  interfacePCIe  Working  frequency  2.0GHz\nHDA  GMAC  Gigabit  Ethernet  Controller\nHigh  Definition  Audio  \nFourth-generation  double-rate  memory  interfaceROM  \nSODIMM  \nJTAG  illustrate\n0  -  70ÿ  \nOpen  source  firmware,  used  in  some  Loongson  processor  systems PMON  \nError  Correcting  Code  \nLoongnix  Godson  open  source  operating  systemRDIMMTable  1.1  Chip  classification\nCommercial  Grade  1.10V\nTable  1-2  List  of  terms  and  abbreviations\ndescribe\nInter  Integrated  Circuit  \nLoad-Reduced  Dual-Inline-Memory-Modules  UDIMMcommercial  grade  version\nWDT Watchdog  Timer  \nSmall  Outline  Dual  In-line  Memory  Module  DDR4  Chip  Marking  Quality  Grade  Typical  Voltage*  Power  Requirements  Typical  Power  Consumption*  Case  Temperature  Range\nGPIO  GPIO\nDual  Inline-Memory-Modules  Machine Translated by Google\n1.7  Design  related  documents,  tools  and  software\n1.8  Documentation  Conventions1.7.2  Tool  software\n1.7.3  Firmware  and  system  support\n1.8.1  Pin  signal  naming1.7.1  Design  related  documents\n1.8.2  Numeric  representation(2)  Operating  systems  supported  by  the  chip:Dragon  Architecture  (LoongArch)  related  software.\nThe  selection  of  signal  names  is  based  on  the  principles  of  easy  memory  and  clear  identification  functions.  Active  low  signals  end  with  n,  active  high  signalsLoongson  3D5000  reference  manual  is  as  follows:\nLoongnix  \nwithout  n."Loongson  3C5000  Processor  Register  User  Manual" (Loongson  3D5000  software  is  consistent  with  the  dual-channel  Loongson  3C5000)\nOther  commercial  operating  systems(1)  The  firmware  supported  by  the  chip:"Loongson  3D5000  Processor  Data  Manual"\nPMONÿUEFI  \nThe  hexadecimal  number  is  expressed  as  \'hxxx,  the  binary  number  is  expressed  as  \'bxx,  and  other  numbers  are  expressed  as  decimal.  same  function  but  labeled\n5  Machine Translated by Google\nThere  are  other  pins  (such  as  DDR_DQ0,  DDR_DQ1, ...)  using  square  brackets  and  abbreviations  in  the  form  of  number  ranges  (such  as\nRegister  fields  are  referenced  in  the  form  [register  name].[domain  name].  Such  as  chip_config0.uart_split  refers  to  the  chipDDR_DQ[31:0]).  Similarly,  register  fields  also  use  this  representation.\nConfigure  uart_split  field  of  register  0  (chip_config0).1.8.3  Register  fields\n6  Machine Translated by Google\n2.  Interface  signal\nÿ....Low  speed  I/O  interfaceLoongson  3D5000  has  4129  pins,  including  the  following  types  of  signals:\nÿ....Chip  pin  interrupt  signal\nÿ....power  pinÿ....HyperTransport  bus  interface  signal\nÿ....  GPIO  signalÿ....  JTAG  signalÿ....  DDR4  SDRAM  bus  interface  signal\nÿ....  SE  module  signalÿ....Test  and  control  signalsÿ....initialization  signal\nÿ....clock  signal\n7  Machine Translated by Google\n2.1  Interface  signal  diagram\nLoongson  3D5000HT0/X0..3_TX_CLKp/ n[1:0]  \nNMInDIE0/1_MC0/1/2/3_PAR\nHT0/X0..3CLKp/ n  \nDIE0/1_MC0/1/2/3_DQ[63:0]  HT0/X0..3_HI_HOSTMODE  \nHT0/X0..3_HI_RSTn  \nHT0/X0..3_HI_POWEROK\nTSEL[1:0]\nSYSRESETn  DIE0/1_MC0/1/2/3_RASn  \nTDI DIE0/1_MC0/1/2/3_DQSn[17:0]DIE0/1_MC0/1/2/3_SCSn[7:0]  \nDOTESTN  I2C0/1/2_SDASPI_CSnDIE0/1_MC0/1/2/3_REXT\nDIE0/1_MC0/1/2/3_A17DIE0/1_MC0/1/2/3_CLKp/ n[3:0]  \nAVS_CLK  \nAVS_SDATADIE0/1_MC0/1/2/3_ALERTn  \nDIE0/1_MC0/1/2/3_WEn\nTESTCLK  HT0/X0..3_RX_CLKp/ n[1:0]  \nUART_RXD  HT0/X0..3_HI_LDT_STOPn  \nDIE0/1_MC0/1/2/3_BG[1:0]  \nSPI_HOLDn  \nI2C0/1/2_SCL  GPIO[15:0]  TDO\nSPI_SCK  DIE0/1_MC0/1/2/3_RESETn  \nFigure  2.1  Processor  interface  signal  block  diagram\n8  DIE0/1_MC0/1/2/3_ACTn  DIE0/1_MC0/1/2/3_CKE[3:0]  \nSPI_SDO  UART_TXD  HT0/X0..3_TX_CTLp/ n[1:0]HT0/X0..3_HI_LDT_REQn  \nDIE0/1_MC0/1/2/3_BA[1:0]\nICCC_ENSPI_WPnDIE0/1_MC0/1/2/3_CB[7:0]  HT0/X0..3_LO_HOSTMODE\nCLKSEL[9:0]  \nCHIP_CONFIG  HT0/X0..3_RX_CADp/ n[15:0]\nTRSTnHT0/X0..3_LO_RSTn  \nHT0/X0..3_LO_POWEROK  \nHT0/X0..3_LO_LDT_REQn\nCHIP_ID[3:1]  DIE0/1_MC0/1/2/3_CASn  HT0/X0..3_LO_LDT_STOPn  HT0/X0..3_8x2  \nDIE0/1_MC0/1/2/3_CID2  \nSPI_SDI  HT0/X0..3_TX_CADp/ n[15:0]  \nTCKDIE0/1_MC0/1/2/3_ODT[3:0]  \nDIE0/1_MC0/1/2/3_DQSp[8:0]  \nDIE0/1_MC0/1/2/3_DM[8:0]  HT0/X0..3_RX_CTLp/ n[1:0]\nTMS  DIE0/1_MC0/1/2/3_A[13:0]  \nSYSCLK  \nDEV_CONFIG  \nAVS_MDATADIE0/1_MC0/1/2/3_DQSp[17:9]  \nNote:  The  arrow  indicates  the  signal  direction,  there  are  input,  output  and  bidirectional.Machine Translated by Google\n2.2  Signal  type  definition\n2.3.1  HyperTransport  signal2.3  Interface  signal  description\nÿ  4  16-bit/lower  8-bit  bus  control  signals;ÿ  16  pairs  of  differential  send  data  command  bus;\nchannel,  the  corresponding  LDT_STOPn  signal  needs  to  be  pulled  down  for  processing.Each  set  of  HyperTransport  bus  signals  includes:\nThe  HyperTransport  bus  can  be  left  floating  when  not  in  use.  It  should  be  noted  that  for  the  suspended  HyperTransportÿ  2  pairs  of  differential  sending  control  signals;\nFor  example,  when  HT0  is  not  connected  to  a  device  and  the  HT0_8x2  signal  is  suspended  or  pulled  down  externally,  HT0  works  at  16  bits\nmode,  you  need  to  pull  down  HT0_LO_LDT_STOPn.The  definition  of  signal  types  in  this  chapter  is  shown  in  the  following  table:\nÿ  16  pairs  of  differential  receive  data  command  bus;Loongson  3D5000  has  1  set  of  HyperTransport  bus  (called  HT0)  for  IO  connection,  and  4  sets  of  HyperTransport  bus  for  IO  connection\nÿ  2  pairs  of  differential  sending  clock  signals;\nWhen  empty,  you  need  to  pull  down  HT1_HI_LDT_STOPn.ÿ  2  pairs  of  differential  receiving  control  signals;\nFor  example,  HT1  is  divided  into  two  channels,  the  HT1_8x2  signal  is  pulled  up,  the  low  8  bits  of  HT1  are  connected  to  the  device,  and  the  high  8  bits  are  suspendedInterfaces  for  IO  connections  and  coherent  interconnects  cannot  be  mixed.\nÿ  4  high  8-bit  bus  control  signals;High-speed  interfaces  for  coherent  interconnection  (referred  to  as  DIE0_HT2,  DIE0_HT3,  DIE1_HT2,  DIE1_HT3).  for\nÿ  2  pairs  of  differential  receiving  clock  signals;output\nA  Input  and  output  type\n9  Table  2.1  Signal  Type  Definition\nI/O  simulationI  illustrate\nOenter\nI/OMachine Translated by Google\nThe  following  table  is  the  definition  of  HyperTransport  bus  interface  signal  of  Loongson  3D5000  processor.  The  internal  pull-up  and  pull-down  resistors  are  approximatelyWhen  the  corresponding  LDT_STOPn  pin  is  multiplexed  as  GPIO,  it  also  needs  to  be  pulled  down.\n50KOhmÿ  \nDIE0_HT0_8x2  \nU75HT0  bus  signal\nB104  I/OW73\nI/O VDDE_IO  pull-upPin  Designation  Input/Output\nI/O\nDIE0_HT0_Hi_PowerOK\nB100  R71\nDIE0_HT0_Hi_RstnV74  \nVDDE_IO  pull-upWhen  \nthe  description  is  1,  it  is  valid,  which  means  that  HT0  is  \ndivided  into  HT0_Lo  \nand  HT0_Hi.  When  it  is  0,  it  is  invalid,  which  means  that  \nHT0  is  used  as  a  16-bit  bus.  When  HT0_8x2  is  invalid,  it  \nis  \nthe  HT0  bus  PowerOK  signal.  When  HT0_8x2  is  valid,  it  \nis  the  HT0_Lo  bus  \nPowerOK  signal.  It  is  a  bidirectional  signal  when  \nHT0_Lo_Hostmode  is  valid,  and  an  input  signal  when  \nHT0_Lo_Hostmode  is  invalid.  When  HT0_8x2  is  invalid,  \nit  is  HT0  bus  Resetn  signal,  when  HT0_8x2  is  valid,  it  is  \nHT0_Lo  \nbus  Resetn  signal.  It  is  a  bidirectional  signal  when  \nHT0_Lo_Hostmode  is  valid,  and  an  input  signal  when  \nHT0_Lo_Hostmode  is  invalid.  When  HT0_8x2  is  invalid,  \nit  is  \nHT0  bus  Ldt_Stopn  signal,  when  HT0_8x2  is  valid,  it  is  \nHT0_Lo  bus  \nLdt_Stopn  signal.  It  is  a  bidirectional  signal  when  \nHT0_Lo_Hostmode  is  valid,  and  an  input  signal  when  \nHT0_Lo_Hostmode  is  invalid.  When  HT0_8x2  is  invalid,  \nit  is  \nHT0  bus  Ldt_Reqn  signal,  when  HT0_8x2  is  valid,  it  is  \nHT0_Lo  bus  \nLdt_Reqn  signal.  This  signal  is  invalid  \nwhen  HT0_8x2  is  invalid,  and  it  is  HT0_Hi  bus  PowerOK  \nsignal  \nwhen  HT0_8x2  is  active.  It  is  a  bidirectional  signal  \nwhen  HT0_Hi_Hostmode  is  valid,  and  it  is  an  input  \nsignal  when  HT0_Hi_Hostmode  is  invalid.  \nThis  signal  is  invalid  when  HT0_8x2  is  invalid,  and  it  is  \nHT0_Hi  \nbus  Resetn  signal  when  HT0_8x2  is  valid.  It  is  a  \nbidirectional  signal  when  HT0_Hi_Hostmode  is  valid,  \nand  it  is  an  input  signal  when  \nHT0_Hi_Hostmode  is  invalid.  This  signal  is  invalid  when  \nHT0_8x2  is  invalid,  \nand  it  is  HT0_Hi  bus  Ldt_Stopn  signal  when  HT0_8x2  \nis  valid.  It  is  a  bidirectional  signal  when  \nHT0_Hi_Hostmode  is  valid,  and  it  is  an  \ninput  signal  when  HT0_Hi_Hostmode  is  invalid.  This  \nsignal  \nis  invalid  when  HT0_8x2  is  invalid,  and  it  is  the  HT0_Hi  \nbus  Ldt_Reqn  signal  \nwhen  HT0_8x2  is  active.  When  HT0_8x2  is  invalid,  this  bus  is  the  \ndata  command  bus  for  HT0  bus,  when  HT0_8x2  is  valid,  the  VDD_HT  [7:0]  bit  is  the  data  command  bus  for  HT0_Lo  busVDDE_IO  pull-up I/O\nnone O\n10  I/OVDDE_IO  pull  down\nDIE0_HT0_Lo_RstnTable  2.2  HT  bus  signal\nT74  \nB106  \nB102  VDDE_IO  pull-upI  Signal  name\nVDDE_IO  pull-up\nU71\nDIE0_HT0_Hi_LDT_Stopn  \nB98DIE0_HT0_Lo_Ldt_Stopn  \nT76V72\nDIE0_HT0_Lo_PowerOK\nI/O\nVDDE_IO  pull-up\nP72\nDIE0_HT0_Hi_LDT_reqn  \nB108  VDDE_IO  pull-up\nDIE0_HT0_Lo_Ldt_reqn  Pull-up  and  pull-down  within  the  power  domain\nI/O\nDIE0_HT0_Tx_CADp[15:0]  \nWire,VDDE_IO  pull-upI/OMachine Translated by Google\nH106  H78\nG89  \n11  A85B94\nH102  O\nH88DIE0_HT0_Tx_CLKn[1:0]  \nDIE0_HT0_Rx_CADp[15:0]  B76\nB72When  HT0_8x2  is  invalid,  this  bus  is  the  command  bus  for  sending  \ndata  to  the  HT0  bus.  \nWhen  HT0_8x2  is  valid,  bits  \n[7:0]  are  the  bus  for  sending  data  commands  for  the  HT0_Lo  bus.\nH82A79\nVDD_HT  None\nH96B90A97\nOA105  \nI  O\nH108  B84\nA87B96\nH90DIE0_HT0_Tx_CTLp[1:0]\n[15:8]  bits  are  HT0_Hi  bus  receive  data  command  \nbus.B78\nB92A73\nG91VDD_HT  A99\nnoneWhen  HT0_8x2  is  invalid,  it  sends  control  signal  for  HT0  \nbus.  \nWhen  HT0_8x2  is  valid,  \nbit  [0]  sends  control  signal  for  HT0_Lo  bus,  and  \nbit  [1]  sends  control  signal  for  HT0_Hi  bus.  \nWhen  HT0_8x2  is  invalid,  it  sends  control  signal  for  HT0  \nbus.  \nWhen  HT0_8x2  is  valid,  \nbit  [0]  sends  control  signal  for  HT0_Lo  bus,  and  \nbit  [1]  sends  control  signal  for  HT0_Hi  bus.  \nWhen  HT0_8x2  is  invalid,  this  bus  is  the  clock  bus  for  HT0  \nbus.  When  \nHT0_8x2  is  valid,  bit  [0]  is  \nthe  clock  signal  for  HT0_Lo  bus,  and  bit  [1]  is  \nthe  clock  signal  for  HT0_Hi  bus.  When  HT0_8x2  \nis  invalid,  this  bus  is  the  clock  bus  for  HT0  bus.  When  \nHT0_8x2  is  \nvalid,  bit  [0]  is  the  clock  \nsignal  for  HT0_Lo  bus,  and  bit  [1]  is  the  clock  \nsignal  for  HT0_Hi  bus.none\nDIE0_HT0_Rx_CADn[15:0]B86\nA69A81\nH84  \nH98Wire,DIE0_HT0_Tx_CADn[15:0]A107\nH110DIE0_HT0_Tx_CLKp[1:0]  \nVDD_HT  \nreceive  data  command  bus,O\nWhen  HT0_8x2  is  invalid,  the  bus  is  the  HT0  bus  receiving  \ndata  command  bus,  \nwhen  HT0_8x2  is  valid,  \n[7:0]  bit  is  the  HT0_Lo  bus  receiving  data  command  busBits  [15:8]  send  data  command  bus  for  HT0_Hi  bus.\nVDD_HT  A93\nVDD_HT  NoneBits  [15:8]  send  data  command  bus  for  HT0_Hi  bus.\nA71\nH104A75B80\nA89  A83\nH100  H86A101B74\nH76VDD_HT  None\nVDD_HT  None\nnoneB88\nB70  A95\nO\nI  A77B82\nH80  DIE0_HT0_Tx_CTLn[1:0]  \nWhen  HT0_8x2  is  inactive,  this  bus  is  connected  to  the  HT0  busA91A103\nWire,Machine Translated by Google\n12  Die0  HT0  channel  external  reference  resistor,  need  to  connect  \n800  ohm  resistor  to  GND  \nDie0  HT1  channel  external  reference  resistor,  need  to  connect  \n800  ohm  resistor  to  GND  \nHi  respectively  use  when  \nVDDE_IO  is  0  and  invalid,  means  to  use  DIE0_HT2  as  a  16-bit  \nbus.  When  DIE0_HT2_8x2  is  invalid,  it  is  the  PowerOK  signal  \nof  the  DIE0_HT2  \nbus.  When  DIE0_HT2_8x2  is  valid,  it  is  the  PowerOK  \nsignal  of  the  DIE0_HT2_Lo  bus.G85\nG95\npull  updrop  downG107\nDIE0_HT1_REXTG93\nV66VDD_HT  None\nI  DIE0_HT0_Rx_CLKp[1:0]  H92\nI  G101\nI  G79\nWhen  HT0_8x2  is  invalid,  it  is  the  HT0  bus  receiving  control  \nsignal.  \nWhen  HT0_8x2  is  valid,  [0]  \nbit  is  the  HT0_Lo  bus  receiving  control  signal,  and  \n[1]  bit  is  the  HT0_Hi  bus  receiving  control  signal.  \nWhen  HT0_8x2  is  invalid,  it  is  the  HT0  bus  receiving  control  \nsignal.  \nWhen  HT0_8x2  is  valid,  [0]  \nbit  is  the  HT0_Lo  bus  receiving  control  signal,  and  \n[1]  bit  is  the  HT0_Hi  bus  receiving  control  signal.  \nWhen  HT0_8x2  is  invalid,  this  bus  is  the  HT0  bus  receiving  \nclock  bus.  When  \nHT0_8x2  is  valid,  [0]  bit  is  \nthe  HT0_Lo  bus  receiving  clock  signal,  and  [1]  bit  \nis  the  HT0_Hi  bus  receiving  clock  signal.  When  \nHT0_8x2  is  invalid,  this  bus  is  the  HT0  bus  receiving  clock  bus.  \nWhen  HT0_8x2  \nis  valid,  [0]  bit  is  the  HT0_Lo  \nbus  receiving  clock  signal,  and  [1]  bit  is  the  HT0_Hi  \nbus  receiving  clock  signal.G87  \nV68G75G109\nDIE0_HT0_REXTG73  \nI/OH72\nnone\nW71G81\nDIE0_HT0_Rx_CLKn[1:0]  \nVDDE_IO  \nis  a  bidirectional  signal  when  DIE0_HT2_Lo_Hostmode  is  \nvalid,  \nand  an  input  signal  when  DIE0_HT2_Lo_Hostmode  is  invalid.DIE0_HT2_Lo_PowerOKDIE0_HT0_Rx_CTLn[1:0]  G103  \nR43  U73\nDIE0_HT2_Lo_RstnWhen  HT0_8x2  is  active,  bits  \n[7:0]  are  the  HT0_Lo  bus  receive  data  command  master\nI  [15:8]  bits  are  HT0_Hi  bus  receive  data  command  bus.\nPull-up  and  pull-down  within  the  power  domainH94  \nVDD_HT  I  G111\nnone\nVDDE_IO  \nis  a  bidirectional  signal  when  DIE0_HT2_Lo_Hostmode  is  \nvalid,  \nand  an  input  signal  when  DIE0_HT2_Lo_Hostmode  is  invalid.  \nWhen  \nDIE0_HT2_8x2  is  invalid,  it  is  DIE0_HT2  bus  Resetn  signal,  \nwhen  \nDIE0_HT2_8x2  is  valid,  it  is  DIE0_HT2_Lo  bus  Resetn  signal.I/OG97G105  \nVDD_HT  None\nI  G83\nI  Wire,\nDIE0_HT2_8x2  DIE0_HT0_Rx_CTLp[1:0]G77\npull  upVDD_HT  \nSignal  nameG99\nH74Machine Translated by Google\nU69VDDE_IO  pull-up  is  a  \nbidirectional  signal  when  DIE0_HT2_Lo_Hostmode  is  \nvalid,  \nand  is  an  input  signal  when  DIE0_HT2_Lo_Hostmode  \nis  \ninvalid.  When  DIE0_HT2_8x2  is  invalid,  it  is  the  \nLdt_Reqn  signal  of  \nthe  DIE0_HT2  bus,  and  VDDE_IO  is  the  \nLdt_Reqn  signal  of  the  DIE0_HT2_Lo  bus  when  \nDIE0_HT2_8x2  is  valid.  \nThis  signal  is  invalid  when  DIE0_HT2_8x2  is  \ninvalid,  and  it  is  DIE0_HT2_Hi  bus  PowerOK  signal  \nwhen  DIE0_HT2_8x2  is  \nvalid.  It  is  a  bidirectional  VDDE_IO  signal  when  \nDIE0_HT2_Hi_Hostmode  is  valid,  and  it  is  an  input  \nsignal  \nwhen  DIE0_HT2_Hi_Hostmode  is  invalid.  This  \nsignal  is  invalid  when  DIE0_HT2_8x2  is  invalid,  and  it  is  \nDIE0_HT2_Hi  bus  \nResetn  signal  when  DIE0_HT2_8x2  is  valid.  It  is  a  bidirectional  \nVDDE_IO  signal  when  DIE0_HT2_Hi_Hostmode  is  \nvalid,  \nand  it  is  an  input  signal  when  \nDIE0_HT2_Hi_Hostmode  is  invalid.  This  signal  is  invalid  \nwhen  DIE0_HT2_8x2  is  \ninvalid,  and  it  is  the  Ldt_Stopn  signal  of  DIE0_HT2_Hi  bus  when  DIE0_HT2_8x2  is  \nvalid.  \nWhen  DIE0_HT2_Hi_Hostmode  is  valid,  it  is  a  \nbidirectional  VDDE_IO  pull-up  signal,  and  when  \nDIE0_HT2_Hi_Hostmode  is  invalid,  it  is  an  input  signal.  This  signal  \nis  invalid  when  DIE0_HT2_8x2  is  invalid,  and  it  is  DIE0_HT2_Hi  VDDE_IO  bus  Ldt_Reqn  signal  when  DIE0_HT2_8x2  is  valid.\nWhen  DIE0_HT2_8x2  is  inactive,  this  bus  is\nODIE0_HT2  bus  sends  data  command  bus,  \nwhen  DIE0_HT2_8x2  is  valid,  \nbits  [7:0]  send  data  for  DIE0_HT2_Lo  busP70\nK68G57\nH66  I/O\nnone\nK56I/O\nG65I/O\nH54U67\nI/OWhen  DIE0_HT2_8x2  is  invalid,  it  is  the  Ldt_Stopn  \nsignal  of  DIE0_HT2  \nbus,  and  when  DIE0_HT2_8x2  is  valid,  it  is  the  \nLdt_Stopn  signal  of  DIE0_HT2_Lo  bus.\nDIE0_HT2_Tx_CADn[15:0]K64DIE0_HT2_Lo_Ldt_reqn  \nK66G55\n13  DIE0_HT2_Hi_Rstn\nK54\nWhen  DIE0_HT2_8x2  is  inactive,  this  bus  isI/O\nVDD_HT  \ncommand  \nbus,  [15:  8 ]  bit  is  DIE0_HT2_Hi  bus  send  data  \ncommand  bus.DIE0_HT2_Hi_LDT_reqn  \nH64  G63DIE0_HT2_Hi_PowerOK  \nH52O\nL55W67\nnoneDIE0_HT2_Hi_LDT_Stopn  \nH60K52\nK62G53I/O\nDIE0_HT2  bus  sends  data  command  bus,  \nwhen  DIE0_HT2_8x2  is  valid,  \nbits  [7:0]  send  data  for  DIE0_HT2_Lo  buspull  up\nH62pull  uppull  up\nG61\nH50DIE0_HT2_Lo_Ldt_Stopn  \nK58R69\nVDD_HT  \ncommand  \nbus,  [15:  8 ]  bit  is  DIE0_HT2_Hi  bus  send  data  \ncommand  bus.G51pull  up\nL53DIE0_HT2_Tx_CADp[15:0]\nH56T70\nG67Machine Translated by Google\nD54DIE0_HT2_Rx_CADp[15:0]  \nnoneDIE0_HT2_Tx_CTLn[1:0]  L63\nA51DIE0_HT2_Tx_CLKn[1:0]  \nB54  E65\nD62  K50\nE55K60\nB62  Bit  [1]  sends  control  signal  for  DIE0_HT2_Hi  bus\n[1]  bit  sends  clock  signal  for  DIE0_HT2_Hi  bus\nA59VDD_HT  VDD_HT  \nOO\n14  When  DIE0_HT2_8x2  is  inactive,  this  bus  is\nD52L69\nnoneL59\nB52none\nA49G69\nE53  G59\nVDD_HT  \ncommand  \nbus,  bits  [15:8]  are  DIE0_HT2_Hi  bus  receive  data  \ncommand  bus.noneNumber.  When  DIE0_HT2_8x2  is  invalid,  send  control  signal  \nfor  DIE0_HT2  bus,  \nwhen  DIE0_HT2_8x2  is  valid,  bit  [0]  \nsends  control  signal  for  DIE0_HT2_Lo  bus\nD60  Number.  When  DIE0_HT2_8x2  is  invalid,  this  bus  sends  \nclock  bus  for  HT0  bus,  \nwhen  DIE0_HT2_8x2  is  valid,  bit  [0]  \nsends  clock  signal  for  DIE0_HT2_Lo  bus\nE63\nI  L67\nNumber,Number,\nB60  \nA55D66  DIE0_HT2_Tx_CLKp[1:0]  DIE0_HT2_Tx_CTLp[1:0]\nD50  E61\nDIE0_HT2  bus  receives  data  command  bus,  \nwhen  DIE0_HT2_8x2  is  valid,  bits  \n[7:0]  are  DIE0_HT2_Lo  bus  receives  dataE51\nB66  L57\nB50L51\nL61[1]  bit  sends  clock  signal  for  DIE0_HT2_Hi  bus\nVDD_HT  \ncommand  \nbus,  bits  [15:8]  are  DIE0_HT2_Hi  bus  receive  data  \ncommand  bus.\nD56  VDD_HT  VDD_HT  \nOO\nA53B56Bit  [1]  sends  control  signal  for  DIE0_HT2_Hi  busnone\nI  none\nE57\nDIE0_HT2_Rx_CADn[15:0]L65\nH58  H68\nE67\nD64Number.  When  DIE0_HT2_8x2  is  invalid,  this  bus  sends  \nclock  bus  for  HT0  bus,  \nwhen  DIE0_HT2_8x2  is  valid,  bit  [0]  \nsends  clock  signal  for  DIE0_HT2_Lo  busWhen  DIE0_HT2_8x2  is  invalid,  send  control  signal  for  \nDIE0_HT2  bus,  when  \nDIE0_HT2_8x2  is  valid,  bit  [0]  sends  \ncontrol  signal  for  DIE0_HT2_Lo  bus\nB64Number.\nWhen  DIE0_HT2_8x2  is  inactive,  this  bus  isDIE0_HT2  bus  receives  data  command  bus,  \nwhen  DIE0_HT2_8x2  is  valid,  bits  \n[7:0]  are  DIE0_HT2_Lo  bus  receives  dataNumber,\nNumber,Machine Translated by Google\n[1]  bit  is  DIE0_HT2_Hi  bus  receiving  control  signalA65\n[1]  bit  is  DIE0_HT2_Hi  bus  receive  clock  signal\nI/OP36I  \nI  I  \npull  upE59\nVDDE_IO  pull-up  is  a  \nbidirectional  signal  when  DIE0_HT3_Lo_Hostmode  is  valid,  \nand  is  \nan  input  signal  when  DIE0_HT3_Lo_Hostmode  is  invalid.  When  \nDIE0_HT3_8x2  is  invalid,  it  is  DIE0_HT3  bus  Resetn  signal,  \nwhen  \nDIE0_HT3_8x2  is  valid,  it  is  DIE0_HT3_Lo  bus  Resetn  signal.nonenone\nNumber.  When  DIE0_HT2_8x2  is  invalid,  this  bus  is  the  HT0  \nbus  receiving  clock  bus,  \nwhen  DIE0_HT2_8x2  is  valid,  [0]  bit  \nis  the  DIE0_HT2_Lo  bus  receiving  clock  signalNumber.  When  DIE0_HT2_8x2  is  invalid,  it  receives  control  \nsignal  for  DIE0_HT2  \nbus,  when  DIE0_HT2_8x2  is  valid,  bit  \n[0]  is  for  DIE0_HT2_Lo  bus  to  receive  control  signal\nP38E69\nNumber,A63\nR37Number,DIE0_HT2_Rx_CTLp[1:0]\nDIE0_HT2_REXTDIE0_HT2_Rx_CLKp[1:0]  \n15  A47\nA57\nI  VDD_HT  \nDie0  HT2  channel  external  reference  resistance,  need  to  \nconnect  an  external  800  \nohm  resistor  to  GND  \nDIE0_HT3  bus  signal  pin  label  input/output  description  is  valid  \nwhen  it  is  1,  which  means  that  DIE0_HT3  is  divided  into  Lo  and  \nHi  respectively.  \nWhen  VDDE_IO  is  0,  it  means  that  DIE0_HT3  is  used  as  16  \nThe  bit  bus  uses  the  DIE0_HT3  bus  PowerOK  signal  when  \nDIE0_HT3_8x2  \nis  invalid,  and  the  DIE0_HT3_Lo  bus  PowerOK  signal  when  \nDIE0_HT3_8x2  is  \nvalid.VDD_HT  \nR39[1]  bit  sends  clock  signal  for  DIE0_HT2_Hi  bus[1]  bit  is  DIE0_HT2_Hi  bus  receiving  control  signal\nPull-up  and  pull-down  within  the  power  domainV70\nI/OA61\nI/OI  \nI  D58\nDIE0_HT3_8x2  nonenone\nNumber.Number.  When  DIE0_HT2_8x2  is  invalid,  this  bus  sends  clock  \nbus  for  HT0  bus,  when  \nDIE0_HT2_8x2  is  valid,  bit  [0]  sends  \nclock  signal  for  DIE0_HT2_Lo  bus\nDIE0_HT3_Lo_RstnD68Number,\nNumber,\nSignal  nameWhen  DIE0_HT2_8x2  is  invalid,  it  receives  control  signal  for  \nDIE0_HT2  bus,  when  \nDIE0_HT2_8x2  is  valid,  bit  [0]  is  for  \nDIE0_HT2_Lo  bus  to  receive  control  signal\nDIE0_HT2_Rx_CLKn[1:0]  DIE0_HT2_Rx_CTLn[1:0]  \nDIE0_HT3_Lo_PowerOKB58B48\nDIE0_HT3_Lo_Ldt_Stopn  VDDE_IO  pull-up  is  a  \nbidirectional  signal  when  DIE0_HT3_Lo_Hostmode  is  valid,  \nand  is  \nan  input  signal  when  DIE0_HT3_Lo_Hostmode  is  invalid.  When  \nDIE0_HT3_8x2  is  invalid,  it  is  the  Ldt_Stopn  signal  of  DIE0_HT3  \nbus,  and  VDDE_IO  is  \nthe  Ldt_Stopn  signal  of  DIE0_HT3_Lo  bus  when  \nDIE0_HT3_8x2  is  valid.drop  downVDD_HT  \nVDD_HT  Machine Translated by Google\nL7DIE0_HT3_Lo_Ldt_reqn  \nL39\nK30noneDIE0_HT3_Hi_Rstn\nVDD_HT  \ncommand  \nbus,  [15:8]  bit  is  DIE0_HT3_Hi  bus  send  data  \ncommand  bus.L17  \n16  DIE0_HT3  bus  sends  data  command  bus,  \nwhen  DIE0_HT3_8x2  is  valid,  \nbits  [7:0]  send  data  for  DIE0_HT3_Lo  bus\nK6DIE0_HT3_Tx_CADp[15:0]I/O\nL27DIE0_HT3_Hi_LDT_Stopn  \nK16pull  up\nL5  U39\nK28L37P40  \nDIE0_HT3  bus  sends  data  command  bus,  \nwhen  DIE0_HT3_8x2  is  valid,  \nbits  [7:0]  send  data  for  DIE0_HT3_Lo  busL15  DIE0_HT3_Hi_LDT_reqn  \nnone\nK26Q40\nK4When  DIE0_HT3_8x2  is  inactive,  this  bus  is\nK36L25T38\nK14When  DIE0_HT3_8x2  is  inactive,  this  bus  isIt  is  a  bidirectional  signal  when  DIE0_HT3_Lo_Hostmode  \nis  \nvalid,  and  it  is  an  input  signal  when  \nDIE0_HT3_Lo_Hostmode  is  invalid.  When  \nDIE0_HT3_8x2  is  \ninvalid,  it  is  the  Ldt_Reqn  signal  of  DIE0_HT3  bus,  and  when  \nVDDE_IO  is  pulled  up,  it  is  the  Ldt_Reqn  signal  of  \nDIE0_HT3_Lo  bus.  This  \nsignal  is  invalid  when  DIE0_HT3_8x2  is  invalid,  \nand  it  is  DIE0_HT3_Hi  bus  PowerOK  signal  when  \nDIE0_HT3_8x2  is  valid.  \nWhen  DIE0_HT3_Hi_Hostmode  is  valid,  it  is  a  bidirectional  \nVDDE_IO  signal,  and  when  DIE0_HT3_Hi_Hostmode  \nis  \ninvalid,  it  is  an  input  signal.  This  signal  is  invalid  \nwhen  DIE0_HT3_8x2  is  invalid,  and  it  is  DIE0_HT3_Hi  \nbus  Resetn  signal  \nwhen  DIE0_HT3_8x2  is  valid.  When  DIE0_HT3_Hi_Hostmode  is  valid,  it  is  a  \nbidirectional  VDDE_IO  pull-up  signal,  and  when  \nDIE0_HT3_Hi_Hostmode  is  invalid,  it  is  an  input  \nsignal.  This  signal  is  invalid  when  DIE0_HT3_8x2  is  \ninvalid,  and  it  is  the  \nLdt_Stopn  signal  of  DIE0_HT3_Hi  bus  when  DIE0_HT3_8x2  is  valid.  When  \nDIE0_HT3_Hi_Hostmode  is  valid,  it  is  a  bidirectional  \nVDDE_IO  pull-up  signal,  and  when  \nDIE0_HT3_Hi_Hostmode  is  invalid,  it  is  an  input  signal.  When  DIE0_HT3_8x2  is  \ninvalid,  this  signal  is  invalid,  and  when  DIE0_HT3_8x2  is  valid,  DIE0_HT3_Hi  VDDE_IO  pulls  up  the  bus  Ldt_Reqn  signal.\nOL3\nL35L33\nK24  L13I/O\nK2L11\nK34  T40I/O\nL23\nK12I/O\nOL1\nDIE0_HT3_Tx_CADn[15:0]VDD_HT  \ncommand  \nbus,  [15:8]  bit  is  DIE0_HT3_Hi  bus  send  data  \ncommand  bus.DIE0_HT3_Hi_PowerOK\nK8\nK18I/O\nL29Machine Translated by Google\nnone\nA21\nA7\nnoneNumber.  When  DIE0_HT3_8x2  is  invalid,  this  bus  sends  clock  \nbus  for  HT0  bus,  when  \nDIE0_HT3_8x2  is  valid,  bit  [0]  sends  \nclock  signal  for  DIE0_HT3_Lo  busL19  \nDIE0_HT3_Rx_CADn[15:0]Number.\nA41  B8  \nWhen  DIE0_HT3_8x2  is  inactive,  this  bus  isNumber,\nB28Number,\nA33L31\nB38\nA17DIE0_HT3_Tx_CLKn[1:0]  DIE0_HT3_Tx_CTLn[1:0]  \nVDD_HT  VDD_HT  \n17  B18  VDD_HT  \ncommand  \nbus,  bits  [15:8]  are  DIE0_HT3_Hi  bus  receive  data  \ncommand  bus.VDD_HT  \nBit  [1]  sends  control  signal  for  DIE0_HT3_Hi  busK40\nA43  [1]  bit  sends  clock  signal  for  DIE0_HT3_Hi  bus\nnoneO\nB30  O\nA9A27none\nI  none\nB10  \nB24  I  Total  VDD_HT  for  DIE0_HT3  when  DIE0_HT3_8x2  is  inactiveWhen  DIE0_HT3_8x2  is  invalid,  send  control  signal  for  \nDIE0_HT3  bus,  when  \nDIE0_HT3_8x2  is  valid,  bit  [0]  sends  \ncontrol  signal  for  DIE0_HT3_Lo  bus\nB40L9\nA37\nA19VDD_HT  \ncommand  \nbus,  bits  [15:8]  are  DIE0_HT3_Hi  bus  receive  data  \ncommand  bus.Number.  When  DIE0_HT3_8x2  is  invalid,  this  bus  sends  clock  \nbus  for  HT0  bus,  when  \nDIE0_HT3_8x2  is  valid,  bit  [0]  sends  \nclock  signal  for  DIE0_HT3_Lo  busNumber.  When  DIE0_HT3_8x2  is  invalid,  send  control  signal  \nfor  DIE0_HT3  bus,  \nwhen  DIE0_HT3_8x2  is  valid,  bit  [0]  \nsends  control  signal  for  DIE0_HT3_Lo  bus\nDIE0_HT3  bus  receives  data  command  bus,  \nwhen  DIE0_HT3_8x2  is  valid,  bits  \n[7:0]  are  DIE0_HT3_Lo  bus  receives  dataB20  \nA11B32\nA29K38\nB4Number,\nNumber,K32\nB14  DIE0_HT3_Rx_CADp[15:0]  \nDIE0_HT3_Rx_CTLp[1:0]DIE0_HT3_Tx_CLKp[1:0]  DIE0_HT3_Tx_CTLp[1:0]\nB42VDD_HT  \nI  A39K22Bit  [1]  sends  control  signal  for  DIE0_HT3_Hi  bus\nWhen  DIE0_HT3_8x2  is  inactive,  this  bus  is[1]  bit  sends  clock  signal  for  DIE0_HT3_Hi  bus\nB26\nA5L21\nOO\nB6\nDIE0_HT3  bus  receives  data  command  bus,  \nwhen  DIE0_HT3_8x2  is  valid,  bits  \n[7:0]  are  DIE0_HT3_Lo  bus  receives  datanonenone\nA31B36\nA15B16K20  \nK10  Machine Translated by Google\nNumber,Number,\nI  \nI/OI/ODIE0_HT3_Rx_CTLn[1:0]  \nY82DIE0_HT3_Rx_CLKn[1:0]  VDD_HT  \nW75\nVDDE_IO  \nis  a  bidirectional  signal  when  DIE1_HT2_Lo_Hostmode  is  \nvalid,  \nand  an  input  signal  when  DIE1_HT2_Lo_Hostmode  is  invalid.  \nWhen  \nDIE1_HT2_8x2  is  invalid,  it  is  the  Ldt_Stopn  signal  of  DIE1_HT2  \nbus,  and  when  \nDIE1_HT2_8x2  is  valid,  it  is  the  Ldt_Stopn  signal  of  \nDIE1_HT2_Lo  bus.B12\n[1]  bit  is  DIE0_HT3_Hi  bus  receive  clock  signal[1]  bit  is  DIE0_HT3_Hi  bus  receiving  control  signal\nDIE1_HT2_Lo_PowerOKVDD_HT  \nI  When  DIE0_HT3_8x2  is  \nvalid,  bit  [0]  is  the  DIE0_HT3_Lo  bus  \nreceiving  control  signal\nDIE1_HT2_Lo_Ldt_Stopn  DIE0_HT3_REXTnone\nI  noneB34\nVDDE_IO  \nis  a  bidirectional  signal  when  DIE1_HT2_Lo_Hostmode  is  \nvalid,  \nand  an  input  signal  when  DIE1_HT2_Lo_Hostmode  is  invalid.  \nWhen  \nDIE1_HT2_8x2  is  invalid,  it  is  DIE1_HT2  bus  Resetn  signal,  \nwhen  \nDIE1_HT2_8x2  is  valid,  it  is  DIE1_HT2_Lo  bus  Resetn  signal.\nDIE1_HT2_Lo_RstnNumber.  When  DIE0_HT3_8x2  is  invalid,  it  receives  control  \nsignal  for  DIE0_HT3  \nbus,  when  DIE0_HT3_8x2  is  valid,  bit  \n[0]  is  for  DIE0_HT3_Lo  bus  to  receive  control  signal\nPull-up  and  pull-down  within  the  power  domainNumber.  When  DIE0_HT3_8x2  is  invalid,  this  bus  is  the  HT0  \nbus  receiving  clock  bus,  \nwhen  DIE0_HT3_8x2  is  valid,  [0]  bit  \nis  the  DIE0_HT3_Lo  bus  receiving  clock  signal\nNumber,Number,\nI/ODIE1_HT2_8x2B22\npull  upDIE0_HT3_Rx_CLKp[1:0]  \nR41 Die0  HT3  channel  external  reference  resistance,  need  to  \nconnect  an  external  800  \nohm  resistor  to  GND  \nDIE1_HT2  bus  signal  pin  label  input/output  description  is  valid  \nwhen  it  is  1,  which  means  that  DIE1_HT2  is  divided  into  Lo  and  \nHi  respectively.  \nWhen  VDDE_IO  is  0,  it  means  that  DIE1_HT2  is  used  as  16  \nThe  bit  bus  uses  DIE1_HT2  bus  PowerOK  signal  when  \nDIE1_HT2_8x2  \nis  invalid,  and  DIE1_HT2_Lo  bus  PowerOK  signal  when  \nDIE1_HT2_8x2  is  \nvalid.\npull  upA13A23\nSignal  name[1]  bit  sends  clock  signal  for  DIE0_HT3_Hi  bus\n18  VDD_HT  I  \nI  \npull  up[1]  bit  is  DIE0_HT3_Hi  bus  receiving  control  signal\nVDDE_IO  \nis  a  bidirectional  signal  when  DIE1_HT2_Lo_Hostmode  is  \nvalid,  \nand  an  input  signal  when  DIE1_HT2_Lo_Hostmode  is  invalid.none\nU77A35A25\ndrop  down\nW77Number.  When  DIE0_HT3_8x2  is  invalid,  this  bus  sends  clock  \nbus  for  HT0  bus,  when  \nDIE0_HT3_8x2  is  valid,  bit  [0]  sends  \nclock  signal  for  DIE0_HT3_Lo  bus\nNumber.Machine Translated by Google\nD90E73D110pull  up\nD78\nE83E95\nOW79\nE105  VDD_HT  \ncommand  \nbus,  [15:8]  bit  is  DIE1_HT2_Hi  bus  send  data  \ncommand  bus.\nDIE1_HT2_Tx_CADn[15:0]D104  \nD72noneU79\nD94  I/O\nDIE1_HT2  bus  sends  data  command  bus,  \nwhen  DIE1_HT2_8x2  is  valid,  bits  \n[7:0]  send  data  for  DIE1_HT2_Lo  bus\nD92Y80\nI/OWhen  DIE1_HT2_8x2  is  invalid,  it  is  the  Ldt_Reqn  signal  \nof  DIE1_HT2  bus,  \nand  VDDE_IO  is  the  Ldt_Reqn  signal  of  \nDIE1_HT2_Lo  bus  when  DIE1_HT2_8x2  is  valid.  When  \nDIE1_HT2_8x2  is  invalid,  \nthis  signal  is  invalid,  and  when  DIE1_HT2_8x2  \nis  valid,  it  is  DIE1_HT2_Hi  bus  PowerOK  signal.  When  \nDIE1_HT2_Hi_Hostmode  \nis  valid,  it  is  a  bidirectional  VDDE_IO  signal,  and  when  \nDIE1_HT2_Hi_Hostmode  is  invalid,  it  is  an  input  signal.  \nThis  \nsignal  is  invalid  when  DIE1_HT2_8x2  is  invalid,  \nand  it  is  DIE1_HT2_Hi  bus  Resetn  signal  when  \nDIE1_HT2_8x2  is  \nvalid.  When  DIE1_HT2_Hi_Hostmode  is  valid,  it  is  a  bidirectional  \nVDDE_IO  signal,  and  when  DIE1_HT2_Hi_Hostmode  is  \ninvalid,  \nit  is  an  input  signal.  This  signal  is  invalid  when  \nDIE1_HT2_8x2  is  invalid,  and  it  is  the  Ldt_Stopn  signal  \nof  DIE1_HT2_Hi  bus  when  \nDIE1_HT2_8x2  is  valid.  When  DIE1_HT2_Hi_Hostmode  is  valid,  it  is  a  bidirectional  \nVDDE_IO  pull-up  signal,  and  when  DIE1_HT2_Hi_Hostmode  \nis  \ninvalid,  it  is  an  input  signal.  This  signal  is  invalid  \nwhen  DIE1_HT2_8x2  is  invalid,  and  it  is  DIE1_HT2_Hi  VDDE_IO  \nbus  Ldt_Reqn  signal  when  DIE1_HT2_8x2  is  valid.\nE85D82I/O\nE107  DIE1_HT2  bus  sends  data  command  bus,  \nwhen  DIE1_HT2_8x2  is  valid,  bits  \n[7:0]  send  data  for  DIE1_HT2_Lo  bus\nE75I/O\nDIE1_HT2_Tx_CTLp[1:0]D84\nE97I/O\nD74D106  \nnoneD96DIE1_HT2_Hi_Rstn  \nVDD_HT  \nWhen  DIE1_HT2_8x2  is  active,When  DIE1_HT2_8x2  is  inactive,  this  bus  isE109  \nE77V80\nE87DIE1_HT2_Hi_LDT_reqn  \nE99D86O\nnoneWhen  DIE1_HT2_8x2  is  inactive,  this  bus  isDIE1_HT2_Hi_PowerOK\nD76D108\nE79DIE1_HT2_Hi_LDT_Stopn  pull  up\nWhen  DIE1_HT2_8x2  is  invalid,  send  control  signal  for  \nDIE1_HT2  bus,D98  \nE101  DIE1_HT2_Lo_Ldt_reqn\nDIE1_HT2_Tx_CADp[15:0]pull  up\nE89\n19  D100  pull  up\nOE111  \nVDD_HT  \ncommand  \nbus,  [15:8]  bit  is  DIE1_HT2_Hi  bus  send  data  \ncommand  bus.V78\nD88Machine Translated by Google\nI  DIE1_HT2  bus  receives  data  command  bus,  when  \nDIE1_HT2_8x2  is  valid,  bits  [7:0]  are  \nDIE1_HT2_Lo  bus  receives  data\nI  [1]  bit  sends  clock  signal  for  DIE1_HT2_Hi  busBit  [1]  sends  control  signal  for  DIE1_HT2_Hi  bus\nK110L83\nK86K76\nK100  O\nL101O\nnoneE103  \nL89\nL91  L79none\nNumber.Number.  When  DIE1_HT2_8x2  is  invalid,  this  bus  sends  clock  \nbus  for  HT0  bus,  when  \nDIE1_HT2_8x2  is  valid,  bit  [0]  sends  \nclock  signal  for  DIE1_HT2_Lo  bus\n20  L109\nDIE1_HT2_Rx_CADn[15:0]E93\nNumber,Number,\nK84VDD_HT  \ncommand  \nbus,  bits  [15:8]  are  DIE1_HT2_Hi  bus  receive  data  \ncommand  bus.\nK108DIE1_HT2_Tx_CTLn[1:0]  \nL99DIE1_HT2_Tx_CLKn[1:0]  \nDIE1_HT2_Rx_CTLp[1:0]When  DIE1_HT2_8x2  is  inactive,  this  bus  isD80\nK98L77\nK74\n[1]  bit  is  DIE1_HT2_Hi  bus  receiving  control  signalVDD_HT  \nL87VDD_HT  \nK94\nThe  VDD_HT  \n[0]  bit  is  the  DIE1_HT2_Lo  bus  receiving  control  signalK106  [1]  bit  sends  clock  signal  for  DIE1_HT2_Hi  busBit  [1]  sends  control  signal  for  DIE1_HT2_Hi  bus\nnoneL107\nnoneL97I  Bit  [0]  sends  control  signal  for  DIE1_HT2_Lo  bus\nK82O\nK72L75\nDIE1_HT2  bus  receives  data  command  bus,  when  \nDIE1_HT2_8x2  is  valid,  bits  [7:0]  are  \nDIE1_HT2_Lo  bus  receives  data\nK96nonenone\nL85Number.  When  DIE1_HT2_8x2  is  invalid,  this  bus  sends  clock  \nbus  for  HT0  bus,  when  \nDIE1_HT2_8x2  is  valid,  bit  [0]  sends  \nclock  signal  for  DIE1_HT2_Lo  bus\nWhen  DIE1_HT2_8x2  is  invalid,  receive  control  signal  for  \nDIE1_HT2  bus,  when  \nDIE1_HT2_8x2  is  valid,K88D102Number,\nVDD_HT  \ncommand  \nbus,  bits  [15:8]  are  DIE1_HT2_Hi  bus  receive  data  \ncommand  bus.Number,\nL105\nNumber,Number.  When  DIE1_HT2_8x2  is  invalid,  send  control  signal  \nfor  DIE1_HT2  bus,  when  \nDIE1_HT2_8x2  is  valid,  bit  [0]  sends  \ncontrol  signal  for  DIE1_HT2_Lo  bus\nWhen  DIE1_HT2_8x2  is  inactive,  this  bus  isDIE1_HT2_Tx_CLKp[1:0]  \nK78\nK104  E81E91\nDIE1_HT2_Rx_CADp[15:0]L95\nL93L111VDD_HT  \nL73Machine Translated by Google\nK80  K90\nDIE1_HT3_8x2\n21  pull  upNumber.  When  DIE1_HT2_8x2  is  invalid,  this  bus  sends  clock  \nbus  for  HT0  bus,  when  \nDIE1_HT2_8x2  is  valid,  bit  [0]  sends  \nclock  signal  for  DIE1_HT2_Lo  bus\npull  upNumber.\nT34DIE1_HT2_Rx_CLKn[1:0]  \npull  upI  Number,\nVDDE_IO  is  \na  bidirectional  signal  when  DIE1_HT3_Lo_Hostmode  is  valid,  \nand  an  \ninput  signal  when  DIE1_HT3_Lo_Hostmode  is  invalid.  When  \nDIE1_HT3_8x2  is  invalid,  it  is  the  Ldt_Stopn  signal  of  DIE1_HT3  \nbus,  and  when  \nDIE1_HT3_8x2  is  valid,  it  is  the  Ldt_Stopn  signal  of  DIE1_HT3_Lo  \nbus.L103\nU33DIE1_HT2_Rx_CTLn[1:0]  \nVDD_HT  VDD_HT  \nI/O  This  signal  is  invalid  when  DIE1_HT3_8x2  is  invalid,  VDDE_IOdrop  down[1]  bit  is  DIE1_HT2_Hi  bus  receiving  control  signal\nP32[1]  bit  is  DIE1_HT2_Hi  bus  receive  clock  signalI  \nDIE1_HT1_REXT\nV32none\nP34none\nDIE1_HT3_Hi_PowerOKVDDE_IO  is  \na  bidirectional  signal  when  DIE1_HT3_Lo_Hostmode  is  valid,  \nand  an  \ninput  signal  when  DIE1_HT3_Lo_Hostmode  is  invalid.  When  \nDIE1_HT3_8x2  is  invalid,  it  is  DIE1_HT3  bus  Resetn  signal,  \nwhen  \nDIE1_HT3_8x2  is  valid,  it  is  DIE1_HT3_Lo  bus  Resetn  signal.L81\nI/OI/ONumber.  When  DIE1_HT2_8x2  is  invalid,  it  receives  control  \nsignal  for  DIE1_HT2  \nbus,  when  DIE1_HT2_8x2  is  valid,  bit  \n[0]  is  for  DIE1_HT2_Lo  bus  to  receive  control  signal\nI/ONumber.  When  DIE1_HT2_8x2  is  invalid,  the  bus  is  the  HT0  \nbus  receiving  clock  bus,  \nwhen  DIE1_HT2_8x2  is  valid,  [0]  bit  is  \nthe  DIE1_HT2_Lo  bus  receiving  clock  signal\nI/OV30\nPull-up  and  pull-down  within  the  power  domainNumber,Number,\nI  K102  \npull  upDIE1_HT2_Rx_CLKp[1:0]  VDD_HT  \nDie1  HT2  channel  external  reference  resistance,  need  to  connect  \nan  external  800  ohm  \nresistor  to  GND  DIE1_HT3  \nbus  signal  pin  label  input/output  description  When  R33  is  1,  it  is  \nvalid,  indicating  that  DIE1_HT3  is  divided  into  Lo  and  Hi  respectively.  When  VDDE_IO  is  0,  \nit  is  invalid,  \nindicating  that  DIE1_HT3  is  used  as  The  16-bit  bus  uses  the  \nDIE1_HT3  bus  PowerOK  signal  when  DIE1_HT3_8x2  is  invalid,  \nand  the  \nDIE1_HT3_Lo  bus  PowerOK  signal  when  DIE1_HT3_8x2  is  \nvalid.\nDIE1_HT3_Lo_RstnK92\nSignal  name[1]  bit  sends  clock  signal  for  DIE1_HT2_Hi  bus\nDIE1_HT3_Lo_Ldt_reqn  I  I  \nDIE1_HT3_Lo_PowerOK\nDIE1_HT3_Lo_Ldt_Stopn  none\nVDDE_IO  pull-up  is  a  \nbidirectional  signal  when  DIE1_HT3_Lo_Hostmode  is  valid,  and  \nis  an  \ninput  signal  when  DIE1_HT3_Lo_Hostmode  is  invalid.  When  \nDIE1_HT3_8x2  is  invalid,  it  is  the  signal  of  Ldt_Reqn  of  \nDIE1_HT3  bus,  and  \nVDDE_IO  is  the  signal  of  Ldt_Reqn  of  DIE1_HT3_Lo  \nbus  when  DIE1_HT3_8x2  is  valid.Machine Translated by Google\nnoneNumber.H18DIE1_HT3_Hi_Rstn\nG15\nWhen  DIE1_HT3_8x2  is  invalid,  send  control  signal  for  \nDIE1_HT3  bus,  when  \nDIE1_HT3_8x2  is  valid,  bit  [0]  \nsends  control  signal  for  DIE1_HT3_Lo  busVDD_HT  \ncommand  \nbus,  bits  [15:8]  send  data  command  bus  for  \nDIE1_HT3_Hi  bus.I/O\nG35H38\nDIE1_HT3_Tx_CTLp[1:0]H28  \nG25G5DIE1_HT3  bus  sends  data  command  bus,  \nwhen  DIE1_HT3_8x2  is  valid,  \nbits  [7:0]  send  data  for  DIE1_HT3_Lo  bus DIE1_HT3_Tx_CADp[15:0]  H6  \nH20  \nG19DIE1_HT3_Hi_LDT_Stopn  \nH16  U31\nOG13DIE1_HT3_Hi_LDT_reqn  \nG33H36\nBit  [1]  sends  control  signal  for  DIE1_HT3_Hi  busWhen  DIE1_HT3_8x2  is  inactive,  the  bus  is\nG3\nDIE1_HT3  bus  sends  data  command  bus,  \nwhen  DIE1_HT3_8x2  is  valid,  \nbits  [7:0]  send  data  for  DIE1_HT3_Lo  busT30\nG23H26  \nnonenoneH4\n22  G39G29  \nNumber,When  DIE1_HT3_8x2  is  valid,  it  is  DIE1_HT3_Hi  bus  \nPowerOK  signal.  It  is  a  \nbidirectional  signal  when  DIE1_HT3_Hi_Hostmode  is  \nvalid,  \nand  it  is  an  input  signal  when  DIE1_HT3_Hi_Hostmode  \nis  \ninvalid.  This  signal  is  invalid  when  DIE1_HT3_8x2  \nis  invalid,  and  it  is  DIE1_HT3_Hi  bus  Resetn  signal  \nwhen  DIE1_HT3_8x2  \nis  valid.  When  DIE1_HT3_Hi_Hostmode  is  valid,  it  is  a  bidirectional  VDDE_IO  pull-\nup  \nsignal,  and  when  DIE1_HT3_Hi_Hostmode  is  invalid,  \nit  is  an  \ninput  signal.  This  signal  is  invalid  when  \nDIE1_HT3_8x2  is  invalid,  and  it  is  the  Ldt_Stopn  signal  \nof  DIE1_HT3_Hi  bus  when  \nDIE1_HT3_8x2  is  valid.  When  DIE1_HT3_Hi_Hostmode  is  valid,  it  is  a  bidirectional  \nVDDE_IO  pull-up  signal,  and  when  \nDIE1_HT3_Hi_Hostmode  is  invalid,  it  is  an  input  \nsignal.  When  DIE1_HT3_8x2  is  invalid,  this  signal  is  invalid,  and  when  \nDIE1_HT3_8x2  is  valid,  it  is  DIE1_HT3_Hi  VDDE_IO  pull-up  bus  Ldt_Reqn  signal.\nDIE1_HT3_Tx_CADn[15:0]H14  \nG11G1\nWhen  DIE1_HT3_8x2  is  inactive,  the  bus  is\nDIE1_HT3_Tx_CTLn[1:0]  H34V34  \nG17H24\nVDD_HT  H12H2\nO  Total  VDD_HT  for  DIE1_HT3  when  DIE1_HT3_8x2  is  inactiveH40\nG37I/O\nG7VDD_HT  \ncommand  \nbus,  bits  [15:8]  send  data  command  bus  for  \nDIE1_HT3_Hi  bus.\nnoneH30I/O\nOG27\nH22H8\nOMachine Translated by Google\nD6\nD20  E23  E39D30DIE1_HT3_Tx_CLKp[1:0]  \nVDD_HT  \ncommand  bus,  \n[15:  8 ]  bit  is  DIE1_HT3_Hi  bus  receive  data  command  \nbus.\nNumber,D16Number,Number,\nE11E33D24  [1]  bit  sends  clock  signal  for  DIE1_HT3_Hi  busVDD_HT  \nI  \nI  E21  E3D40\nD8G31  \nVDD_HT  \ncommand  bus,  \n[15:  8 ]  bit  is  DIE1_HT3_Hi  bus  receive  data  command  \nbus.\nD2D34none\nDIE1_HT3_Rx_CTLn[1:0]  DIE1_HT3  bus  receives  data  command  bus,  when  \nDIE1_HT3_8x2  is  valid,  bits  [7:0]  are  \nDIE1_HT3_Lo  bus  receives  data\nE13I  OWhen  the  DIE1_HT3_8x2  \nis  valid,  [0]  bit  is  the  DIE1_HT3_Lo  \nbus  to  send  the  control  signal\nI  Number.  When  DIE1_HT3_8x2  is  invalid,  this  bus  sends  clock  \nbus  for  HT0  bus,  when  \nDIE1_HT3_8x2  is  valid,  bit  [0]  sends  \nclock  signal  for  DIE1_HT3_Lo  bus\n23  E5D12Number.G9\nNumber.  When  DIE1_HT3_8x2  is  invalid,  it  receives  control  \nsignal  for  DIE1_HT3  bus,  \nwhen  DIE1_HT3_8x2  is  valid,  bit  [0]  is  \nfor  DIE1_HT3_Lo  bus  to  receive  control  signalD22  DIE1_HT3  bus  receives  data  command  bus,  when  \nDIE1_HT3_8x2  is  valid,  bits  [7:0]  are  \nDIE1_HT3_Lo  bus  receives  data\nE25\nnoneD4\nE15DIE1_HT3_Tx_CLKn[1:0]  G21  \nDIE1_HT3_Rx_CADp[15:0]  \nWhen  DIE1_HT3_8x2  is  inactive,  the  bus  is\nDIE1_HT3_Rx_CTLp[1:0]DIE1_HT3_Rx_CADn[15:0]E35D26  Number,\n[1]  bit  is  DIE1_HT3_Hi  bus  receiving  control  signalE7Q14[1]  bit  sends  clock  signal  for  DIE1_HT3_Hi  busVDD_HT  \nVDD_HT  E27When  DIE1_HT3_8x2  is  inactive,  the  bus  isD36H32\nnonenone\nE17noneD28  O\nE37Bit  [1]  sends  control  signal  for  DIE1_HT3_Hi  bus\nnone\nVDD_HT  When  DIE1_HT3_8x2  is  invalid,  it  receives  control  signal  for  \nDIE1_HT3  bus,  when  \nDIE1_HT3_8x2  is  valid,  bit  [0]  is  for  \nDIE1_HT3_Lo  bus  to  receive  control  signalE29Number.  When  DIE1_HT3_8x2  is  invalid,  this  bus  sends  clock  \nbus  for  HT0  bus,  when  \nDIE1_HT3_8x2  is  valid,  bit  [0]  sends  \nclock  signal  for  DIE1_HT3_Lo  bus\nD38H10\nD18\nE19E1Machine Translated by Google\nNumber.Number.  When  DIE1_HT3_8x2  is  invalid,  this  bus  is  the  HT0  bus  \nreceiving  clock  bus,  when  \nDIE1_HT3_8x2  is  valid,  [0]  bit  is  the  \nDIE1_HT3_Lo  bus  receiving  clock  signalD32\nE31\nW33none\nnone\nDIE1_HT3_REXT\nPull-up  and  pull-down  within  the  power  domain\nnoneI  \nPin  Designation  Input/OutputI  \nDIE0_MC0_DQ[63:0]  I/O  data  bus  signals[1]  bit  is  DIE1_HT3_Hi  bus  receiving  control  signal\n[1]  bit  sends  clock  signal  for  DIE1_HT3_Hi  bus\n[1]  bit  is  DIE1_HT3_Hi  bus  receive  clock  signalVDD_HT  \n24  VDD_HT  \nDie1  HT3  channel  external  reference  resistor,  need  an  external  800  \nohm  resistor  to  GNDD10\nE9\nI  \nVDDIO_DDRDIE1_HT3_Rx_CLKp[1:0]  \nDIE1_HT3_Rx_CLKn[1:0]  \nTable  2.3  DDR4  interface  signals\nSignal  nameNumber,\ndescribeNumber,\nNumber,\nP94  Number.  When  DIE1_HT3_8x2  is  invalid,  this  bus  sends  clock  bus  \nfor  HT0  bus,  when  \nDIE1_HT3_8x2  is  valid,  bit  [0]  sends  \nclock  signal  for  DIE1_HT3_Lo  bus\n2.3.2  DDR  interface  signal\nÿ  18-bit  address  bus  signal;\nÿ  4  differential  clock  signals;DDR4  memory  form  (including  memory  particles,  UDIMM,  RDIMM,  LR-DIMM).  The  memory  controller  interface  includes  the  following\nDDR  interface  can  be  suspended  when  not  in  use.  Table  2.3  is  each  group  of  memory  controller  interface  signals  of  Loongson  3D5000,  a  total  ofÿ  8-bit  physical  chip  select  signal;Loongson  3D5000  integrates  a  standard  DDR4  SDRAM  memory  controller  with  a  maximum  rate  of  DDR4-3200,  which  can  support  various\nÿ  3-bit  command  bus  signal;ÿ  72-bit  bidirectional  data  bus  signal  (including  ECC);Signal:\nÿ  4-bit  clock  enable  signal;\nÿ  1-bit  reset  control  signal.ÿ  9-way  data  mask  or  high  data  strobe  differential  signal  (including  ECC,  etc.);ÿ  9  channels  of  bidirectional  data  strobe  differential  signals  (including  ECC);\nÿ  4-bit  ODT  (On  Die  Termination)  signal;ÿ  2-bit  logic  bank  group  signal;ÿ  2-bit  logic  bank  signal;\nFour  groups.Machine Translated by Google\nCN95\nVDDIO_DDRCR75CM80AM94U97\nCM76CP94  AG93Pin  Designation  Input/Output\nCR77CH80AT92AA85V96\nCH76CL75AF92\nAR95Y90  \nCN97\nCJ81AJ95P96\nCH74  CP78CP96  AF94  Signal  name\n25  R93\nCU73CK96AK92Y88\nCE93AR97\nCP76CJ83\nCR73AD90\nCL93Pull-up  and  pull-down  within  the  power  domain\nCH72\nDIE0_MC0_CB[7:0]  CJ75CH82AT96Y86  \nCT74  CK92AK96AD86\nCD94  CN81AM96AJ97P92\nCK94AC89  \nCP74  \nCM74  AN93U95\nCM78describe\nI/O  data  bus  ECC  signalnoneCM82AD88  \nAF96V92  \nAM92\nCL73Machine Translated by Google\nCK80  \nDIE0_MC0_WEnBT96CM92  CF92  CT76CG95\nO  Logic  Bank  group  address  signal  VDDIO_DDR\nnonenone\nBR97VDDIO_DDR CF94  Pin  Designation  Input/Output\nData  Mask  DM0-8  (including  ECC)AH92R95R97CH92\nBG97\nnone\nO  Logical  bank  address  signal\nBE97BP94  CU75AH94\nCL95CL97\nDIE0_MC0_DQSn[17:0]\nnoneCK74  CL83CG97\nVDDIO_DDRBV92  noneDIE0_MC0_DQSp[8:0]  \nCK76  Signal  name\nnoneBT92CH96\nBH92\nO  Column  address  selection  signal,  A15  VDDIO_DDRO  address  bus  signal\nBY92  OI/O  data  strobe  (including  ECC)AB86AN97\nBP92\nDIE0_MC0_BG[1:0]  BU97AN95\nAP92\nVDDIO_DDRCU77\nVDDIO_DDRCT78I/O  data  strobe  (including  ECC)Pull-up  and  pull-down  within  the  power  domain\nBC93\nVDDIO_DDRBA95DIE0_MC0_A[13:0]  BU95AC85  CE95CE97\nBR95  or  Data  Strobe  DQSp9-17none\nT94  AG97\nBW95BT94DIE0_MC0_DQSp[17:9]  AG95CM94  CD96\nDIE0_MC0_BA[1:0]\n26  VDDIO_DDR\nCK82\nDIE0_MC0_CASn  CL81\nVDDIO_DDRCJ73none\nT92describe\nO  address  bus  signal\nO  Write  enable  signal,  A14none\nBG95DIE0_MC0_A17BV94  DIE0_MC0_DM[8:0] /  AA89\nAP94  CD92  \nAB88\nBD96BH94CJ71Machine Translated by Google\nDIE0_MC0_CKp[3:0]\nDIE0_MC0_ALERTn  \nnoneDIE0_MC0_RASn  \nDIE0_MC1_DQ[63:0]  noneVDDIO_DDR\nAC95\nAJ89Y94VDDIO_DDRBL97\nV88BE95\nVDDIO_DDRPin  Designation  Input/Output\nAM88BD92\nnoneDIE0_MC0_CKn[3:0]Differential  clock  output  signal\nAK90O\nDIE0_MC0_CID2  BK94\nO  Activate  command  signal\nAF86CA95\nODT  signal\nDIE0_MC0_Resetn  \nAA93DIE0_MC0_CKE[3:0]  \nBJ95\nAF88O  reset  control  signal\nV90  BM94\nY96P86AW95AV92  \nI/O  data  bus  signalsnoneSignal  name\nAV94  \nBK92\nAF90{0,2}  is  another  DIMM  clock\nDIE0_MC0_PARBN97none\nAC97noneBC95BA93\nVDDIO_DDRVDDIO_DDRAW97\nVDDIO_DDR\nR85BY94  \nP90  O\nAD92AY92\nOO  chip  select  signal\nBW97\nAT88  O  Row  address  selection  signal,  A16  VDDIO_DDR\nBN95\nCHIP  ID  bit2,  3DS  memory  uses  VDDIO_DDR\nAK86none\nDifferential  clock  output  signal\nY92  O  Clock  enable  signal\nBY96DIE0_MC0_SCSn[7:0]  \nnoneCB94  \nU89VDDIO_DDR\nBL95\nBD94\nA  Reference  resistornone\nVDDIO_DDR{1,3}  is  a  group  of  DIMM  clocks,\nAT86I/OOBF92  \nAY94  \nV86none\nAM86DIE0_MC0_REXT\nAM90BF94  \nAG85O  command  and  address  parity  value  VDDIO_DDR  data  CRC  error  or  \ncommand  parity{1,3}  is  a  group  of  DIMM  clocks,\nAD96DIE0_MC0_ACTn  none\nP88  AV96\nCA97\nDIE0_MC0_ODT[3:0]  \n27  describe\nnone\nCB92  Pull-up  and  pull-down  within  the  power  domain\n{0,2}  is  another  DIMM  clock\nnoneBM92\nAN85VDDIO_DDR\nBJ97\nAK88VDDIO_DDR  error  \nflagMachine Translated by Google\nCP90  CL85  \nCW73\nCM90  CJ69  \nnoneCR83  \nI/O  data  strobe  (including  ECC)\nDIE0_MC1_DQSn[17:0]CW81  \nCE85  \nDIE0_MC1_CB[7:0]  \nAB94CK90\nDA73\nVDDIO_DDRCP84  \nCK70  \nAG89  Pull-up  and  pull-down  within  the  power  domain\nCD86  \nDB78\nAA95\nAH88CH86\nCT82  CK86\nCW75  \nAP86  CN85\nCN69\nCG87describe\nCY74  \nI/O  data  bus  ECC  signal\nT86CK88\nAA97\nCM68  CY80\nCP70  CY82\nCR71  \nT88CY76  \nCH90  \nCL89AT90\nCG89\nAH86CM86\nCN71  \nnone\nVDDIO_DDRPin  Designation  Input/Output\nCW83  \nI/O  data  strobe  (including  ECC)CF86\n28  CW77\nVDDIO_DDRCP88  \nR89\nDA75CJ67\nCE89\nCU81CT84\nDIE0_MC1_DQSp[8:0]  \nCF90CY78\nEC87AR89\nnoneCK68\nAN89Signal  name\nCR85\nCM70  \nAP88CV78\nCD90Machine Translated by Google\nO  address  bus  signal\nBF86\nCA85  CL87\nODT  signalBD90BT86\nBN87\nBD88{1,3}  is  a  group  of  DIMM  clocks,none\nDIE0_MC1_PARBV86\nVDDIO_DDRDIE0_MC1_CKE[3:0]Data  Mask  DM0-8  (including  ECC)\nBH86CU83  \nDIE0_MC1_ODT[3:0]  AR85  \nCA89  O  Logic  Bank  group  address  signal  VDDIO_DDRBR89\nAW85DIE0_MC1_A[13:0]\nAV88BU85\nBF88  \nVDDIO_DDRor  Data  Strobe  DQSp9-17\nBG85\nnone\nnone{0,2}  is  another  DIMM  clockBU89\nVDDIO_DDR\nBK84none\n{0,2}  is  another  DIMM  clocknone\nDIE0_MC1_CKp[3:0]noneDIE0_MC1_WEn\nO  reset  control  signal\nBJ85none\nVDDIO_DDRBY86  describe\nAB92\nO  address  bus  signal\nAY88VDDIO_DDR\nBC85  BC87\nBT90\nOBE89BA85VDDIO_DDR\nDifferential  clock  output  signalnone\nDIE0_MC1_ACTn  AJ85\nO  Logical  bank  address  signal\nO  Clock  enable  signal\nO  Activate  command  signalDIE0_MC1_DQSp[17:9]  \nDifferential  clock  output  signalBY90  \nBL89DIE0_MC1_BA[1:0]\nDIE0_MC1_SCSn[7:0]  DB74\nBJ89BE85\nOCG85\nVDDIO_DDR\nnoneAV90\nBL87Signal  name\nBP88\nBK86BT88\nO  Row  address  selection  signal,  A16  VDDIO_DDR\nBY88  CL67\nnoneO\n{1,3}  is  a  group  of  DIMM  clocks,U85\nVDDIO_DDR\nDIE0_MC1_BG[1:0]  \nVDDIO_DDRVDDIO_DDRPin  Designation  Input/Output\nAW89BH88\nnoneCB88  VDDIO_DDRCN89\nBN89\nO  Command  and  address  parity  value  VDDIO_DDRVDDIO_DDRnone\nBD86AV86\nODA77\nnoneDIE0_MC1_CASn  BR85\n29  BM86O  Write  enable  signal,  A14BG89  \nnoneCV82  \nDIE0_MC1_Resetn  DIE0_MC1_DM[8:0] /  \nBW85\nnoneCL71  \nDIE0_MC1_A17\nO  chip  select  signalPull-up  and  pull-down  within  the  power  domain\nBP86  \nBA87none\nDIE0_MC1_CKn[3:0]BV88\nO  Column  address  selection  signal,  A15  VDDIO_DDR\nBM84DIE0_MC1_RASn  Machine Translated by Google\nVDDIO_DDR A  Reference  resistor\nP22\nCW29Y20\nI/O  data  bus  signalsnone\nCP24  \nCW35R27\nAK26\nAT26\nCY32  BW89\nAA19  \nCW37CB86\nAF26\nCK26  Internal  pull-up  and  pull-down  of  power  domain  \nNone\nAK22\nCN27\nCN41\nCN43AJ23\nCM26  CHIP  ID  bit2,  3DS  memory  uses  VDDIO_DDR\nP24  \nCR27  none\nAD20  \nAM22Pin  Designation  Input/Output\n30  Y18  \nAT24\nCY30  I/O\nAT22\nCY36  AY86\nAC17DIE0_MC1_REXT\nAC15\nDA39V26\nAF22\nCK22VDDIO_DDR  error  \nflag\nAM24  \nCP28  none\nAD16  \nAK24\nCP22DIE0_MC1_ALERTn  \nO\nCV34CT28  \nCJ45V22\nAN27VDDIO_DDR\nAR23\nCY34  Y16\nDIE0_MC2_DQ[63:0]  \nCW31DIE0_MC1_CID2  \nCK24  \nCY38  V24  \nAF24  Description  data  CRC  error  or  command  parity\nCW39AG27\nCL27Signal  name\nP26\nCR29  \nCJ43U23\nAM26Machine Translated by Google\nDA37\nnoneBC25  CU29T24  I/O  data  bus  ECC  signalCE27\nBA27\n31  DIE0_MC2_DM[8:0] /  \nBV24  AH26  AG23Pin  Designation  Input/Output\nCG27AA17noneCH26  CP42  \nCN23\nO  address  bus  signal\nBR27BT22AJ27CT30\nCU31CG25\nCF26\nDIE0_MC2_BA[1:0]CF22VDDIO_DDR none\nnoneData  mask  DM0-8  (including  ECC)  or  \ndata  strobe  DQSp9-17noneAB18AA15Signal  name\nBG27BG23CR41\nO  Logical  bank  address  signalBR23\nDIE0_MC2_A17AB20  CM22  CL23  CG23\nBU23\nBH24  CL45  none\nCL25  \nVDDIO_DDRCM44  \nCL43  R23Pull-up  and  pull-down  within  the  power  domain\nVDDIO_DDR\nVDDIO_DDR\nBH26O  address  bus  signalBU27ODIE0_MC2_DQSn[17:0]VDDIO_DDRCH22  \nBT24  U27AP26AN23CD22\nVDDIO_DDRDB38AP24  DIE0_MC2_DQSp[8:0]  \nCM42  CK44  \nBP24  T26CE23\nnoneDA35\nDIE0_MC2_DQSp[17:9]  DIE0_MC2_CB[7:0]  CE25\nI/O  data  strobe  (including  ECC)describe\nBV26  \nDIE0_MC2_A[13:0]\nVDDIO_DDRBP26CV30AH24CD26\nDB34CK42  \nI/O  data  strobe  (including  ECC)\nBT26  AR27Machine Translated by Google\nBK26\nnone O  command  and  address  parity  value  VDDIO_DDR  data  CRC  error  or  \ncommand  paritySignal  name\nI/O  data  bus  signalsBD26BE27\nR19  \nY26DIE0_MC2_REXTnoneBC27\nAF16BY24  BF24  \n{0,2}  is  another  DIMM  clockDIE0_MC2_BG[1:0]\nDIE0_MC3_DQ[63:0]  VDDIO_DDR\nVDDIO_DDR  error  \nflagnone CB24  \nAA27BL23\nnoneBF26  \nODT  signal\nV16AV22  \nDifferential  clock  output  signal\nDIE0_MC2_CKn[3:0]\nBW23AV24  \nBD24  \nU15DIE0_MC2_ALERTn  Onone\nODIE0_MC2_Resetn  Differential  clock  output  signal\nAK20\n32  BE23\nAC23VDDIO_DDRnoneBY22\nAY24\nU17BN23\nnoneAW23\nBA25\nnoneAW27{1,3}  is  a  group  of  DIMM  clocks,BD22\nDIE0_MC2_CID2  VDDIO_DDRO  Logic  Bank  group  address  signal  VDDIO_DDR\nVDDIO_DDR\nBJ23\nAF20  DIE0_MC2_RASn\nDIE0_MC2_PAR{0,2}  is  another  DIMM  clock\nCB26VDDIO_DDR\nVDDIO_DDRO  Row  address  selection  signal,  A16  VDDIO_DDR\nAM18O  reset  control  signal\nY24  describe\nBK28  \nAG19VDDIO_DDR\nP16none\nBY26\nQ18AV26\nnone\nAN19VDDIO_DDR\nDIE0_MC2_CKp[3:0]none\nI/OBW27\nBL25none\nAK16  VDDIO_DDRnone\nnoneBM26\nY22O  Activate  command  signalO  Clock  enable  signalO  Write  enable  signal,  A14\nCHIP  ID  bit2,  3DS  memory  uses  VDDIO_DDR\nAJ15BJ27BM28\nAD24  none\nAD22DIE0_MC2_WEn\nV20  DIE0_MC2_ODT[3:0]CA23\nAY26OO  chip  select  signal\nDIE0_MC2_ACTn  O  Column  address  selection  signal,  A15  VDDIO_DDR\nAJ17DIE0_MC2_CASn  \n{1,3}  is  a  group  of  DIMM  clocks,\nAF18Pin  Designation  Input/Output\nDIE0_MC2_CKE[3:0]\nA  Reference  resistorPull-up  and  pull-down  within  the  power  domain\nCA27\nnoneBN25\nAD26  DIE0_MC2_SCSn[7:0]\nVDDIO_DDR\nP20  OMachine Translated by Google\nnone\nVDDIO_DDRI/O  data  bus  ECC  signalVDDIO_DDRCR37  AR17\nI/O  data  strobe  (including  ECC)\nI/O  data  strobe  (including  ECC)CM36CM32Pin  Designation  Input/Output\nnoneCD20  CP34  CP16  AT20\nCK36  \n33  CL29  AG15CH32\nCH36CN15\nCL37\nCE19  CP36  AR15\nCE17  CK30  VDDIO_DDRCH38CJ31Signal  name\nAP18AT16  \nAA23CJ37CH30CK16  \nCM18  noneCU39\nCG17  \nCK40  CD18  \nCE15CJ29Pull-up  and  pull-down  within  the  power  domain\nCH40  \nCL15\nAH18CT34  CH20  CR39  CL19  \nDIE0_MC3_DQSn[17:0]R15CM38CM34  CK20\nT18CG15CT38CN31AM16\nCL39CN17\nDIE0_MC3_CB[7:0]  \nDIE0_MC3_DQSp[8:0]CP38CK18\nCH16describe\nAB26  CF18CD16  CP18  \nCM30AM20\nCR35  \nCT36AN15Machine Translated by Google\nO  address  bus  signal\nAV18\nO  chip  select  signalR17\nAW17O  Write  enable  signal,  A14Data  Mask  DM0-8  (including  ECC)\n{1,3}  is  a  group  of  DIMM  clocks,\nnone\nBK20O  Logic  Bank  group  address  signal  VDDIO_DDRBT18\nCA15  CU37\nDIE0_MC3_BG[1:0]  AB24  \nBC17  CF20  \nDIE0_MC3_SCSn[7:0]  VDDIO_DDRor  Data  Strobe  DQSp9-17\nVDDIO_DDRDIE0_MC3_A[13:0]  \nAV20BU15\nVDDIO_DDR\n{0,2}  is  another  DIMM  clockCJ39\nDIE0_MC3_WEnnone\nVDDIO_DDRVDDIO_DDR\nBD16\nDIE0_MC3_CKp[3:0]\nBM20BG17BG15\nVDDIO_DDRBY20DIE0_MC3_A17\nOCM20  \nBD18  nonedescribe\nCU35\nBA17\nOVDDIO_DDR\nnoneBV18none\nDifferential  clock  output  signalBF18DIE0_MC3_BA[1:0]  CL31\nBN17BW17CK38  \nVDDIO_DDR\nCB18\n34  BV20  \nBK18DIE0_MC3_RASn  \nDIE0_MC3_CKE[3:0]O  address  bus  signal\nnoneAH20\nAV16\nBL17CL17  \nBP18  \nODT  signalVDDIO_DDR\n{0,2}  is  another  DIMM  clockSignal  name\nO\nnoneBR15\nBE15AP20\nBH20BU17\nBL15CK32  \nBH18\nO  Logical  bank  address  signal\nDIE0_MC3_ODT[3:0]  CA17Pin  Designation  Input/Output\nnonenone\nAY20AW15noneT20\nBA19\nBM18BR17\nDIE0_MC3_CKn[3:0]BD20\nVDDIO_DDRAG17\nDifferential  clock  output  signalO  Column  address  selection  signal,  A15  VDDIO_DDRDIE0_MC3_DM[8:0] /  \nO  Clock  enable  signalnoneBT16\nBN15AC27\nBC19\nDIE0_MC3_CASn  \nnoneAN17\nnone\nBE17Pull-up  and  pull-down  within  the  power  domain\nDIE0_MC3_DQSp[17:9]\nBF20  BP20  \nOBT20  \nBY18\n{1,3}  is  a  group  of  DIMM  clocks,O  Row  address  selection  signal,  A16  VDDIO_DDRMachine Translated by Google\nU109  \nDC95CP106  AG109AD106  nonedescribe\nAM106  DIE1_MC0_DQ[63:0]  V106  DIE0_MC3_PARnone\nAF110Y110  DIE0_MC3_REXTO  Activate  command  signalPin  Designation  Input/Output\nAR109\nCT106  \nCW109CU107AN107I/O\nU111CHIP  ID  bit2,  3DS  memory  uses  VDDIO_DDR O\nAA109noneBJ17  \nCY106  AT110  AF106  V110DIE0_MC3_ACTn  none\nI/O  data  bus  signalsDIE0_MC3_Resetn  \nDC99CW111  AJ109P110  none VDDIO_DDR  error  \nflag\nCN109\nDB96CP110R107\nAG107\nCY110AA107\nAK106  A  Reference  resistorPull-up  and  pull-down  within  the  power  domain\nR109  \nAT106  \nDC107CK110  AR111Y106  DIE0_MC3_CID2  O  reset  control  signal\nCN111AJ111P106none O  command  and  address  parity  value  VDDIO_DDR  data  CRC  error  or  \ncommand  parity\n35  CL109  AC109CB20BW15BY16  \nDC105VDDIO_DDRVDDIO_DDR\nDB108  AK110\nAM110noneVDDIO_DDR\nAD110Signal  name\nCK106  \nCT110  \nDB98DB106  CL107AC111  VDDIO_DDR\nDIE0_MC3_ALERTn  BJ15  \nAY18\nCU109  AN109Machine Translated by Google\nDC101  \nDIE1_MC0_A[13:0]  Data  mask  DM0-8  (including  ECC)  or  \ndata  strobe  DQSp9-17DIE1_MC0_DQSn[17:0]\nT110AA111DB92\nAC107\nnoneAH106  VDDIO_DDRPin  Designation  Input/Output\nCV110DIE1_MC0_DQSp[8:0]AN111CE107DC89\nDIE1_MC0_DQSp[17:9]\nBT106\nBT110BU109  noneDIE1_MC0_CB[7:0]  \nCV106  CD106  \nDB88  \nCF110R111DC93\nVDDIO_DDRU107CM110  AB106  CG109  Signal  name\nDB84DB90  \n36  BT108DC87CM106  I/O  data  bus  ECC  signalCH106  \nBV106  \nO  address  bus  signalCW107DB104  \nI/O  data  strobe  (including  ECC)\nBV108  DC85\nAP110  CG111Pull-up  and  pull-down  within  the  power  domain\nT106  \nVDDIO_DDR\nBP108  DB100  DIE1_MC0_DM[8:0] /  I/O  data  strobe  (including  ECC)AG111DB82  \nBD106  DC103AP106none\nCH110\nCN107  noneCU111CE111  DB80  \nBR107CF106  CD110  \nBP110AH110\nAJ107VDDIO_DDRDC83\nAB110  describe\nO\nBU111  \nBR111AR107VDDIO_DDRCE109\nnoneDC81\nCL111  \nBG111CG107Machine Translated by Google\nAV110\nnone\nDIE1_MC0_ODT[3:0]  BA109  \nP100{0,2}  is  another  DIMM  clocknone\nDIE1_MC0_REXTnoneO  command  and  address  parity  value  VDDIO_DDR  data  CRC  error  or  \ncommand  parityBK108\nAG101VDDIO_DDR\nAD100  CB110BW109  \nBN109BH108  \nVDDIO_DDRO  address  bus  signal\nOBY106  none\nnoneAV106  \nAY106  DIE1_MC0_WEn\nDIE1_MC0_CKp[3:0]\nBW111  BY108  \nBM106VDDIO_DDR\nAG103  VDDIO_DDR  error  \nflagBF108\nDifferential  clock  output  signal\nCB106  noneBM108O  Column  address  selection  signal,  A15  VDDIO_DDR\nDIE1_MC0_ALERTn  DIE1_MC0_Resetn  DIE1_MC0_CKE[3:0]\nAA103\n37  AC103DIE1_MC0_BA[1:0]\nV100  ODT  signalBH106  \nnone\nnone\nOBF106  \nOO  Row  address  selection  signal,  A16  VDDIO_DDRnone\nDIE1_MC0_CID2  {1,3}  is  a  group  of  DIMM  clocks,noneDIE1_MC0_BG[1:0]  \nO  Activate  command  signalBL111  \nAC101none\nCA109  \nDIE1_MC0_ACTn\nAD104  O  Write  enable  signal,  A14\nnoneBK106\nAK100  VDDIO_DDRVDDIO_DDR\nVDDIO_DDRVDDIO_DDR\nI/O  data  bus  signalsBC109\nR103  none\nO  chip  select  signal\nU101VDDIO_DDR\nAY108  Signal  name\nAW109\nAF100  DIE1_MC0_PARBD110\n{0,2}  is  another  DIMM  clock\nDIE1_MC1_DQ[63:0]  DIE1_MC0_A17\nBN111VDDIO_DDR\nnonenone\nDIE1_MC0_SCSn[7:0]  \nO  Clock  enable  signal\nAA101VDDIO_DDRPin  Designation  Input/Output\nDIE1_MC0_CKn[3:0]BC107\nV104  VDDIO_DDRCA111  O  Logical  bank  address  signal\nnone\nY100  BY110  BA107\nA  Reference  resistorBD108  \nP104BG109\nI/OODIE1_MC0_RASn\nAK104  CHIP  ID  bit2,  3DS  memory  uses  VDDIO_DDRDifferential  clock  output  signalDIE1_MC0_CASn\nBJ109  VDDIO_DDR\nY104O  Logic  Bank  group  address  signal  VDDIO_DDR\nBL109\nU103  describe\nCB108\nO  reset  control  signalPull-up  and  pull-down  within  the  power  domain\nAV108\nAW111BE109\nR101  BE111\n{1,3}  is  a  group  of  DIMM  clocks,\nnonenoneMachine Translated by Google\nCT88\nCF100  CH100  CU87  CT102  AT104  \nAB102  \nAP100CY92  CK104  Pin  Designation  Input/Output\nCG101  CE101CW101AM104  AJ103\nCM102  \n38  nonenoneCT100  \nCT90CL103\nCT92\nCW89  CY102  AN103\nDIE1_MC1_DQSn[17:0]VDDIO_DDRCG103  CW93CK100  Signal  name\nAH100AF104  \nDIE1_MC1_CB[7:0]CU89  CN101CL101\nDIE1_MC1_DQSp[8:0]\nCY86  CU93\nVDDIO_DDR\nI/O  data  strobe  (including  ECC)CY90  \nCD104  CP100  Pull-up  and  pull-down  within  the  power  domain\nCU97\nT102  \nAB100  AP102  noneCW103  AM100  \nI/O  data  strobe  (including  ECC)I/O  data  bus  ECC  signalCV90CN103  AR101\nCY98  CH104CW97CY104  AN101\nCT96CP104\nCD100  \nAH102  CT104  AT100  \nCU85describe\nT100  CU103  CE103  AR103\nCU99AJ101\nCV96  \nVDDIO_DDRCF102  Machine Translated by Google\nBT104  \nBD104  \nAW103CM100  \nBL101  nonenone\nnone\nDIE1_MC1_CKp[3:0]BL103BH100CM98  \nBE99none\nO  address  bus  signalCV102  \nOAP104\nBC99BH102BC101\nOBU103  \nBF102  CV100  \nnone\nDifferential  clock  output  signalT98\nO  Logical  bank  address  signalBG99\nBK100CV94\nO  Logic  Bank  group  address  signal  VDDIO_DDR\n{1,3}  is  a  group  of  DIMM  clocks,BN103DIE1_MC1_WEnDIE1_MC1_DQSp[17:9]\nDIE1_MC1_CKE[3:0]AV100noneCF98\nBM98nonedescribe\nAB104  \nBP100  \n{0,2}  is  another  DIMM  clockVDDIO_DDR\nBE103AP98\nCV86\nVDDIO_DDRVDDIO_DDRnoneVDDIO_DDR\nBM100BA101AH104\nBP102  \nBA99AH98\nCA99DIE1_MC1_BA[1:0]\nnoneVDDIO_DDR\nDIE1_MC1_SCSn[7:0]  CY96\nDIE1_MC1_RASn\nBN101CF104  \nBR103\nO  Row  address  selection  signal,  A16  VDDIO_DDR\nDifferential  clock  output  signalSignal  name\nBG103  \nO  Clock  enable  signalO\nnoneCW87\nDIE1_MC1_BG[1:0]DIE1_MC1_DM[8:0] /\nBY102  T104  \nBR99\nVDDIO_DDR\nAV102Pin  Designation  Input/Output\nVDDIO_DDRBV102  \nDIE1_MC1_CKn[3:0]noneO  address  bus  signalCM104  \nBF100\nCB102  BT102  \nVDDIO_DDRAV104  \n39  CU95\n{1,3}  is  a  group  of  DIMM  clocks,O  Write  enable  signal,  A14BV100  \nVDDIO_DDRBW99Data  Mask  DM0-8  (including  ECC)\nCA103  CV104  \nAB98\nDIE1_MC1_A17CW85\nDIE1_MC1_A[13:0]\nO  chip  select  signalPull-up  and  pull-down  within  the  power  domain\nBU99\nDIE1_MC1_CASnBT100  \nnoneor  Data  Strobe  DQSp9-17\nBY100  \n{0,2}  is  another  DIMM  clockO  Column  address  selection  signal,  A15  VDDIO_DDRMachine Translated by Google\nO\nCU13AN9U11R9noneBD100  \nCV16AK8\nAM8BW103DIE1_MC1_PARPin  Designation  Input/Output\nAD12  P12noneDIE1_MC1_ODT[3:0]none\nAF8\nCP8\nCK8DIE1_MC2_DQ[63:0]  AC9DIE1_MC1_REXT CB100VDDIO_DDR\nO  command  and  address  parity  value  VDDIO_DDR  data  CRC  error  or  \ncommand  parity\nCW15R11BJ99AW99\nCL9AG9AD8VDDIO_DDRDIE1_MC1_ACTnSignal  name\n40  AM12describe\nCT12  CK12\nCW11Y8AY102  DIE1_MC1_CID2O  reset  control  signal\nI/O  data  bus  signals\nCT10AN11O  Activate  command  signal\nU9  \nCL11A  Reference  resistor\nAA9DIE1_MC1_ResetnPull-up  and  pull-down  within  the  power  domain\nCHIP  ID  bit2,  3DS  memory  uses  VDDIO_DDR\nAG11\nCU19  CY10AT12  AF12V12  noneODT  signal\nAR9Y12I/O DIE1_MC1_ALERTn  none\nCW9AJ11P8noneBY104  BD102  \nCN11VDDIO_DDR  error  \nflagVDDIO_DDR\nCY8  AA11\nAK12noneVDDIO_DDR\nV8BK98\nAT8\nCP12  \nCT8  CN9AJ9VDDIO_DDRO\nBJ103AY100  \nnone\nAR11AC11Machine Translated by Google\nnone\nDIE1_MC2_A[13:0]AP14CW27VDDIO_DDRDIE1_MC2_CB[7:0]  CV22\nCW25\nCV12  VDDIO_DDRCH12Pin  Designation  Input/Output\nAh8AP12  T10CT24  CU15\nT14\nBV10  O\nBC11AP8CG9  \nDIE1_MC2_DQSp[8:0]CU27\nCM10  \nT12  I/O  data  bus  ECC  signalCY20  \nBG9CY16  AB8CY26  CH8Signal  name\nCM14  CT20  \n41  Data  mask  DM0-8  (including  ECC)  or  \ndata  strobe  DQSp9-17DIE1_MC2_DQSn[17:0]I/O  data  strobe  (including  ECC)CD8CU25\nCV26\nO  address  bus  signalAH14  AP10\nCU17\nBU13CF12  \nQ8CE9Pull-up  and  pull-down  within  the  power  domain\nCY14  \nCV8\nBT10DIE1_MC2_DQSp[17:9]CF14AH12CF10  CT22\nCV18  I/O  data  strobe  (including  ECC)noneCD12  CW23\nAB14  CV10  AH10noneCW19\nVDDIO_DDRCU9CE11\nBU9CF8\nnoneCG11CU23\nAB12describe\nDIE1_MC2_DM[8:0] /  \nBT8noneVDDIO_DDRCM12  CY22\nVDDIO_DDRCT16\nAB10  \nBV12  CM8Machine Translated by Google\nDIE1_MC2_RASn\nBK12DIE1_MC2_CKn[3:0]BT12  \nA  Reference  resistor{1,3}  is  a  group  of  DIMM  clocks,DIE1_MC2_CASn\nVDDIO_DDRI/OBJ13  BK10\nAD2  O  Logic  Bank  group  address  signal  VDDIO_DDR\nU3O  reset  control  signalDIE1_MC2_BA[1:0]\nBY10  BR9\nR5none\nOBE13BE9\nnoneAV8\nBL11  O  Write  enable  signal,  A14\n{0,2}  is  another  DIMM  clock\nDIE1_MC2_PARDIE1_MC2_BG[1:0]\nVDDIO_DDR\nBL9\nY6noneVDDIO_DDR\n{0,2}  is  another  DIMM  clock\nnoneBJ9BM12BW13\nVDDIO_DDR  error  \nflagOCA9\nP2\n42  I/O  data  bus  signalsVDDIO_DDR\nOVDDIO_DDRdescribe\nnone\nAV12\nBW9none\nBN11BY12  \nDIE1_MC2_WEn\nCHIP  ID  bit2,  3DS  memory  uses  VDDIO_DDRDifferential  clock  output  signalCB12  DIE1_MC2_A17\nBY8BN9\nDIE1_MC3_DQ[63:0]  none\nBA13\nnone\nU1BH12\nDIE1_MC2_ResetnDIE1_MC2_CKE[3:0]\nAC1O  Activate  command  signalnone\nODT  signalO  Logical  bank  address  signal\nAD6AW13\nAY10BP10\nBF12\nV6none\nDIE1_MC2_REXTSignal  name\nnone\nAC3O  command  and  address  parity  value  VDDIO_DDR  data  CRC  error  or  \ncommand  parityO  Row  address  selection  signal,  A16  VDDIO_DDR\n{1,3}  is  a  group  of  DIMM  clocks,\nVDDIO_DDRVDDIO_DDR\nnoneBG13\nDIE1_MC2_ACTnBH10\nAV10\nCB10\nP6DIE1_MC2_ODT[3:0]  Pin  Designation  Input/Output\nBM14none\nCA13  BD12  O  chip  select  signalnone\nnone\nAA5VDDIO_DDRAW9\nnoneAY12\nR3BR13\nDIE1_MC2_ALERTn  DIE1_MC2_CKp[3:0]BD8\nY2noneVDDIO_DDRVDDIO_DDR\nVDDIO_DDRO  address  bus  signal\nAA3BA11\nO  Clock  enable  signal\nv2BP12  \nDIE1_MC2_SCSn[7:0]  \nVDDIO_DDRPull-up  and  pull-down  within  the  power  domain\nBF10\nBD10BC13  \nnoneO  Column  address  selection  signal,  A15  VDDIO_DDR\nDifferential  clock  output  signal\nDIE1_MC2_CID2  OMachine Translated by Google\nDC13  \nCL1  CE5DC23CN3AF2  \nCG3  \nVDDIO_DDRDB16CL5Pin  Designation  Input/Output\nCD6  DC19CY4AN5AG3\nR1\n43  noneCP6  \nDC5AM6\nCW1\nDB22CN1AF6  \nCG1CH6DC7AR3Signal  name\nDB24  AG5\nVDDIO_DDRDB4  cp2AT2\nDIE1_MC3_DQSp[8:0] AN1CT2\nDB30DB14  \nCH2  AR1Pull-up  and  pull-down  within  the  power  domain\nDB6  \nDIE1_MC3_CB[7:0]  \nDB8  CE1DB32CU3AJ3\nI/O  data  strobe  (including  ECC)CD2  DC17CL3AT6\nAG1DC29CT6CK2  AK6  \nCW3AM2\nCE3\nnoneCU5AJ1\nDC31describe\nCU1AA1DB20  AN3\nCK6AK2\nCY6  \nI/O  data  bus  ECC  signalMachine Translated by Google\nO\nBY4  \nO  Column  address  selection  signal,  A15  VDDIO_DDRdescribe\nDIE1_MC3_BA[1:0]  DIE1_MC3_DM[8:0] /  \nCB4\nnonebe3O  address  bus  signalnone\nAW3I/O  data  strobe  (including  ECC)\nBP2  CF6VDDIO_DDR\nO  Row  address  selection  signal,  A16  VDDIO_DDRBU3DIE1_MC3_DQSp[17:9]\nBM6  DB28\nnoneCG5\nDIE1_MC3_BG[1:0]\nBY6DIE1_MC3_DQSn[17:0]\nO  address  bus  signal\nO  Logical  bank  address  signal\nCA5AJ5\nVDDIO_DDR\n{1,3}  is  a  group  of  DIMM  clocks,AV4  noneDC9\nnoneDIE1_MC3_CASn  BR1AB2\nO  Write  enable  signal,  A14Pin  Designation  Input/Output\nCM6  \nBV4\nVDDIO_DDRor  Data  Strobe  DQSp9-17\nBW3DC25\nAR5\nCA1  DIE1_MC3_A17BR5AH2\nBC5noneCV6  \nBG1  \nDIE1_MC3_RASnCM2  \nBF6  BP4\nDIE1_MC3_SCSn[7:0]  BT2  \nBD2CF2  \nnone\nOAH6\nBD6  \nBH4\nDifferential  clock  output  signalnone\nDB12\nVDDIO_DDRAC5\nVDDIO_DDRT2\nBH6CV2\nAV6AP6\nBV6  \nBT4\nBF4  Signal  name\nBG3Data  Mask  DM0-8  (including  ECC)\n44  noneBT6DC11  \nVDDIO_DDR\nAV2  VDDIO_DDR\nBN3noneT6\nO  Clock  enable  signalDIE1_MC3_WEnCN5\nO  chip  select  signalO  Logic  Bank  group  address  signal  VDDIO_DDRU5\nBA5DC27\nAP2\nDIE1_MC3_A[13:0]AB6  \nBU1\nBE1Pull-up  and  pull-down  within  the  power  domain\nCW5  \nnonenone\nDIE1_MC3_CKp[3:0]VDDIO_DDR\nVDDIO_DDR\nDIE1_MC3_CKE[3:0]BA3Machine Translated by Google\n2.3.3  Initialize  configuration  signalCB2  \n[0]  SE  function  enableCHIP_CONFIG1  Differential  clock  output  signal\nICCC_ENIt  can  be  asynchronous  to  the  SYSCLK  signal  within  one  SYSCLK  cycle.VDDIO_DDR\nU51\n1\'b1  means  multi-chip  coherent  interconnection  mode(5,4,3,2,1,0)  pin  labelnone\nU49P46  DIE1_MC3_CKn[3:0] {1,3}  is  a  group  of  DIMM  clocks,\nI  BL1\nDIE1_CHIP_CONFIG3  noneO  command  and  address  parity  value  VDDIO_DDR  data  CRC  error  or  \ncommand  parity\n1\'b0  means  single  chip  modeBY2\nSYSRESETn  none\nThe  following  descriptions  are  the  functions  when  the  corresponding  bit  is  pulled  up\nR51O\nI/O  number\nI  O  reset  control  signal\nSystem  reset  signal,  the  low  level  state  of  this  signal  needs  to  be  maintained  for  more  than\nR35T78DIE1_MC3_ODT[3:0]  \nDIE0_CHIP_ID0  U47CB6\nDIE0_DEV_CONFIG4  \n45  VDDIO_DDR\nVDDE_IO  pull  downCHIP_CONFIG2  Describe  {0,2}  as  another  set  of  DIMM  clocks\nBN1\nDIE1_MC3_ALERTn  \nT50  DIE1_MC3_Resetn\n[1]  Default  HT  Gen1  modeO\nO  Activate  command  signal\nDIE1_CHIP_ID0  VDDE_IO  NoneOnone\n6\'b000010Table  2.4  Initialize  interface  signalsBK4\nBW1  \nVDDE_IO\nVDDE_IO  pull  downnone\nV46  \nV50DIE1_MC3_REXT\nDIE0_CHIP_CONFIG0  AW1\nI  CHIP_CONFIG5  \n[8]  Only  use  the  high  and  low  8  bits  of  HT2  for  ring  interconnectionBL3\nDIE1_MC3_PAR\nDIE0_DEV_CONFIG6  [3]  Enable  local  boot  mode\nAA83Signal  name\nVDDIO_DDR\nCHIP_ID[3:1]  VDDIO_DDR\ndescribe\nW47BD4ODT  signal\nR73BM4  \nI/O\nAY6\nDIE0_DEV_CONFIG5  R47Pin  Designation  Input/Output\n[2]  Enable  address  flat  modeA  Reference  resistor\n[7]  TX  high  8-bit  line  sequence  exchange  in  HT3  8-bit  mode,  HT3  16CHIP_CONFIG4  noneAY4\nDIE1_CHIP_CONFIG0  \nT48U45BJ3\nInterface  mode  configuration,  the  following  are  the  functions  when  each  bit  is  set  to  1U35\nDIE0_DEV_CONFIG9  {0,2}  is  another  DIMM  clock\nP50[5]  On-chip  clock  debug  enable  (DCDL)VDDIO_DDR  error  \nflag\nVDDE_IO  pull  downVoltage  domain  internal  pull-up  and  pull-downnone\nR45BC3\nV48VDDIO_DDR\nDIE0_DEV_CONFIG7  BK6\nDIE1_MC3_CID2\nDIE0_CHIP_CONFIG3  Pull-up  and  pull-down  within  the  power  domain\nCHIP  ID  bit2,  3DS  memory  uses  VDDIO_DDR\nI  DIE1_MC3_ACTn\n[9]  using  a  double-chip  interconnect  structurenone\nSignal  name\nI  chip  number[4]  Enable  HT  port  switch  modeThe  bits  of  specific  pins  are  associated,  for  example,  [3]  in  the  description  of  DIE1_CHIP_CONFIG3/ DIE0_CHIP_CONFIG3  meansTable  2.4  provides  the  names,  directions  and  descriptions  of  the  initial  configuration  signals.  Table  without  DIE0/DIE1  prefix  in  signal  names\nThe  meaning  of  these  two  signals.  The  signal  description  refers  to  the  functional  meaning  when  the  corresponding  signal  is  pulled  up.Indicates  the  common  signal,  and  DIE0/DIE1  indicates  the  connection  signal  with  the  corresponding  silicon  chip  respectively.  The  numbers  in  [x]  in  the  signal  description  are  the  same  as\nThe  internal  up  and  down  is  about  50KOhm.Machine Translated by Google\nThe  internal  reset  will  be  completed  after  64K  SYSCLK  cycles,  after  which  reset  exception  handling  can  be  executed.\nThe  SPI  bus  is  connected  to  the  SPI  flash  for  system  startup.  The  SPI  controller  has  the  following  features:\nÿ  Full-duplex  synchronous  serial  port  data  transmission\nThe  UART  controller  has  the  following  features:Expect.  The  reset  control  logic  inside  the  processor  does  not  reset  the  processor  until  SYSRESETn  is  released.  processorMust  be  stable  before  SYSRESETn  is  released.  SYSRESETn  must  be  valid  for  more  than  one  clock  cycle\nThe  low-speed  I/O  interfaces  of  Loongson  3D5000  processor  include  SPI  bus,  UART  bus,  I2C  bus  and  AVS  bus.\nÿ  Can  support  two-wire  and  four-wire  modeÿ  3SYSRESETn:  This  reset  signal  is  the  only  signal  that  can  reset  the  entire  Loongson  3D5000  processor.  SYSCLK\nÿ  Supports  processor  booting  via  SPIReverse  pull-up  or  pull-down  resistors  should  not  be  soldered  to  facilitate  debugging.\nÿ  Serial  clock  with  programmable  polarity  and  phase\nÿ  SPI  can  be  controlled  in  wait  modeWhen  the  desired  setting  of  the  system  configuration  pin  is  consistent  with  the  value  of  the  internal  pull-up  and  pull-down,  it  can  be  left  floating.  But  the  recommended  connection  is  to  keep  theTake  the  corresponding  value  of  some  pins.\nÿ  Double-buffered  receiverÿ  Main  mode  supportIt  remains  stable  and  cannot  be  modified  while  the  system  is  working.  System  software  can  read  from  the  associated  internal  registersÿ  Other  configuration  signals:  Define  the  signal  that  the  Godson  3D5000  needs  to  be  statically  configured,  it  must  be  configured  when  the  system  is  reset\nÿ  Support  up  to  4  variable  length  byte  transmission\nÿ  Full-duplex  asynchronous  data  receiving/sending[2]  HT1  16-bit  mode  TX  16-bit  or  8-bit  mode,  the  lower  8-bit  line  \nsequence  exchangeDIE0_DEV_CONFIG1  \nAB82  \n46  [3]  TX  high  8-bit  line  sequence  exchange  in  HT1  8-bit  mode,  invalid  in  \nHT1  16-bit  modeP48\nDIE1_DEV_CONFIG7  \n[0]  HT0  16-bit  mode  TX  16-bit  or  8-bit  mode  low  8-bit  line  sequence  \nexchangeDIE1_DEV_CONFIG9  \nT80P80DIE0_DEV_CONFIG0  \nDIE1_DEV_CONFIG5  [6]  HT3  16-bit  mode  TX  16-bit  or  8-bit  mode,  low  8-bit  line  sequence  \nexchange\n[1]  TX  high  8-bit  line  sequence  exchange  in  HT0  8-bit  mode,  invalid  in  \nHT0  16-bit  modeinvalid  in  mode\nDIE1_DEV_CONFIG6  \nP74\nR75R49\n[4]  HT2  16-bit  mode  TX  16-bit  or  8-bit  mode,  the  lower  8-bit  line  \nsequence  exchange[5]  TX  high  8-bit  line  sequence  exchange  in  HT2  8-bit  mode,  invalid  in  \nHT2  16-bit  mode\nDIE1_DEV_CONFIG4  \n2.3.4  Low-speed  interface  signalMachine Translated by Google\nR55\nVDDE_IOnoneO  SPI  bus  write  protection\nnoneSignal  Name  Pin  Label  Input/Output\nI  Device  is  ready  to  receive  dataDIE0_UART0_  \nUART1_TXD  DIE0_GPIO03  none\nN  VDDE_IO\nVDDE_IOP54  \nUART0_TXD  \nI  Serial  data  inputVDDE_IO\nDIE0_SPI_SDI  \ndescribe\nnoneO  SPI  bus  hold\nnone\nV56\nW57VDDE_IO\nVoltage  domain  internal  pull-up  and  pull-down\nVDDE_IOP52\nI  The  external  MODEM  detects  the  carrier  signal  VDDE_IOnoneVDDE_IO\nT60  Table  2.5  SPI  interface  signals\nSPI  bus  data  input\nDIE0_SPI_CSN0  \nO  Serial  data  transmission  request\nUART1_CTS  DIE0_GPIO05  \nP56R53\nnone\nVDDE_IOTable  2.6  UART  interface  signals\nDIE0_UART0_  voltage  domain\nnone\nnone\nUART1_RI  DIE0_GPIO09  describe\nnone\nW53  DIE0_SPI_SDO  \nVDDE_IO\nRXD\nI  Device  initialization  completenoneVDDE_IO\nVDDE_IO\nR59O  SPI  bus  data  output\nDIE0_SPI_HOLD  \nSignal  Name  Pin  Name  Pin  Label  Input/Output\nUART1_RXD  DIE0_GPIO02*  Internal  pull-down\nUART1_RTS  DIE0_GPIO04  none\nV58T52\nnone\nnoneV54\nnone\nUART1_DCD  DIE0_GPIO08  none\nVDDE_IO\nUART1_DSR  DIE0_GPIO07  O  SPI  bus  clock\nUART0_RXD  \nO  Serial  data  outputDIE0_SPI_SCK  \nI  \nO  Serial  port  initialization  completed UART1_DTR  DIE0_GPIO06  \nP58\n47  TXD\nO  Serial  data  outputDIE0_SPI_WPN\nI  Serial  data  inputVDDE_IO\nVDDE_IO\nT58U55\nO  SPI  chip  select  signal\nI  The  external  MODEM  detects  the  ringing  signal  VDDE_IOÿ  Programmable  data  format\nThe  AVS  bus  is  used  for  voltage  control  and  status  monitoring  of  dedicated  power  chips,  and  has  higher  bandwidth  andIt  can  be  a  master  device  or  a  slave  device,  and  the  two  modes  can  be  switched  by  configuring  internal  registers.\nGPIO  pin  multiplexing.ÿ  Multi-interrupt  system  with  arbitrationÿ  Support  receiving  timeout  detection\nI2C,  UART,  AVS  interfaces  can  be  suspended  when  not  in  use.Less  latency.  AVS_SDATA  needs  to  be  pulled  up  with  a  100-200  ohm  resistor  according  to  the  requirements  of  the  power  chip.ÿ  16-bit  programmable  clock  counter\nÿ  Compatible  with  NS16550A  in  terms  of  registers  and  functionsÿ  Only  work  in  FIFO  mode\nThe  signals  included  in  these  low-speed  I/O  interfaces  are  as  follows.  SPI  is  directly  connected  to  the  Flash  chip  without  pull-up.Two-way  transmission  between  them,  the  maximum  transmission  rate  is  400kbps.  The  integrated  I2C  controller  in  Loongson  3D5000  can  be  used  as\nUART0  uses  dedicated  UART  interface  pins  and  only  supports  two-wire  mode.  UART1  does  not  have  a  dedicated  interface  pin,  but  is  connected  to  theI2C  bus  is  a  serial  bus  composed  of  data  line  SDA  and  clock  SCL,  which  can  send  and  receive  data.  Devices  and  Devices\n*.  To  connect  multiple  SPI  devices,  GPIO0-1  can  be  multiplexed  as  2  additional  CSn  chip  select  signals.Machine Translated by Google\n*.  UART1  multiplexes  GPIO2-9\nDIE0_I2C0_SCL  Signal  Name  Pin  Label  Input/Output\nDIE1  I2C  bus  0  clock\nVDDE_IOI/O\nDIE0_I2C2_SDAR31\nSignal  Name  Pin  Label  Input/OutputVDDE_IO\nSignal  Name  Pin  Label  Input/Output  DescriptionI2C  bus  1  clock none\nnone\nDIE1_I2C1_SDAU65I/O\nnoneY72I/OnoneVDDE_IO\nVDDE_IO\nAVS  bus  receives  dataDIE0_AVS_CLK  VDDE_IO\nVDDE_IOnone\nI2C  bus  2  data\nVoltage  domain  internal  pull-up  and  pull-down\npull  upvoltage  domainP30I/O\nDIE0_I2C2_SCL  \nTable  2.9  Pin  interrupt  signal  description\nW35voltage  domain\nDIE0_AVS_SDATA  CF74I/O\nVDDE_IO\nnoneCD74  \nnone\nInternal  pull-downY74I/O Y76  I/O\nO  AVS  bus  send  dataI2C  bus  2  clockDIE0_I2C1_SCL  \nDIE1_I2C1_SCL  Internal  pull-down\nInterrupt  processor,  and  non-maskablenone\nVDDE_IOT66I/O\nDIE1_I2C0_SCL  nonedescribe\nI2C  bus  0  data\nnone\nNMInTable  2.8  AVS  interface  signals\nDIE0_AVS_MDATA  CE75  DIE1  I2C  bus  1  clockDIE0_I2C1_SDACE73\nVDDE_IO\nVDDE_IOI/OVDDE_IO\nVDDE_IOY78\n48  DIE1_I2C0_SDA\nO  AVS  bus  clockI2C  bus  1  dataDIE0_I2C0_SDA\nDescribes  a  non-maskable  external  interrupt  signal  that  directly  hits  theVDDE_IO\nI  \nI  noneI/OnoneTable  2.7  I2C  interface  signals\nI2C-bus  0  clock\nDIE1  I2C  bus  1  data\nCD76  DIE1  I2C  bus  0  datanone\nVDDE_IOThe  pin  interrupt  of  Loongson  3D5000  processor  includes  1  non-maskable  interrupt  (NMIn)  and  32  GPIO  interrupts.  this\nThe  NMIn  signal  can  be  suspended  when  not  in  use.In  addition,  the  processor  supports  Message  Interrupt  (MSI),  which  is  passed  from  the  bridge  chip  to  the  processor  through  the  HT  bus.  The  table  below  shows  the  pins  in  the\nLoongson  3D5000  provides  JTAG  debugging  interface  for  system  debugging.The  internal  pull-up  and  pull-down  of  the  table  below  is  about  50KOhm.\nThe  JTAG  interface  can  be  suspended  when  not  in  use,  but  it  is  recommended  to  connect  it  out  to  provide  system  debugging  function.The  name,  direction  and  description  of  the  break  signal.\nThe  GPIO  interrupt  can  be  routed  to  any  one  of  the  four  INT0-3  interrupt  pins  of  the  processor  core  interrupt  pin.  about\nFor  details  about  interrupts,  please  refer  to  the  interrupt  section  of  the  user  manual.2.3.5  Interruption  signal\n2.3.6  JTAG  interface  signalMachine Translated by Google\nV64W65\nJTAG  restart  signal.\nvoltage  domain\nT44O\n2\'b00\nW37\nI  P66VDDE_IO  None\nDIE1_TDO\nTSEL[1:0]\nDIE0_SYSCLK  V62I  \nDIE1  system  input  clock,  drives  the  built-in  PLL  to  generate  the  processor\nP44DIE0  JTAG  serial  scan  data  output.\nI  TESTCLK  \n25/100  I  TCKT64  \nJTAG  command,  indicating  that  the  incoming  serial  data  is  a  command.  VDDE_IO  None\nP78\nR79W39I  \nVDDE_IO\nCLKSEL[9:0]  Signal  Name  Pin  Label  Input/Output\n100/200  HT0  Reference  clock  for  bus  backup.VDDE_IO  pull  down\n2’b01:  JTAG  \nSignal  Name  Pin  Label  Input/Output  Frequency  (MHz)W63\nof  each  clock.  At  the  same  time  as  the  clock  of  the  system  reset  circuit.\nP42  VDDE_IO  None\nI  DIE0  JTAG  serial  scan  data  input.\nI  \n25/100  VDDE_IO  None\nTRSTn\n49  R63\nI  \nDIE1_SYSCLK  R65  P62O\nDIE1_TDI\nof  each  clock.  At  the  same  time  as  the  clock  of  the  system  reset  circuit.describe\nDIE1  JTAG  Serial  Scan  Data  Input.\nVDD_HT  Table  2.11  Clock  and  Configuration  Signals\nDIE0_HT0_CLKn  JTAG  serial  scan  clock.\n2\'b00:LA464  JTAGT62\nV44  VDDE_IO\nW45  I  \nDescribe  \nthe  DIE0  system  input  clock,  which  drives  the  built-in  PLL  to  generate  the  processorVoltage  domain  internal  pull-up  and  pull-down\nI  \n-  DIE1  JTAG  serial  scan  data  output.\nTMS  DIE0_TDI\nI  VDDE_IO\nCore,  DDR  and  HT  frequency  selection,  see  Table  2.12-2.14  VDDE_IODIE0_TDOTable  2.10  JTAG  interface  signals\nVDDE_IO  None\nDIE0_HT0_CLKp/  VDDE_IO  pull  down\nJTAG  feature  selection:\nThe  clock  HT3_CLKp/HT3_CLKn  also  includes  the  clock  configuration  signal  CLKSEL[9:0].  Core  Clock  of  Loongson  3D5000\nWhen  CLKSEL[3:2]  is  set  to  2\'b00,  you  can  use  HT0_CLKp/n  as  reference  clock  input  instead  of  SYSCLK.\nThe  resistance  corresponding  to  the  reverse  pull-up  or  pull-down  is  reserved  for  optional  soldering,  which  is  convenient  for  debugging.And  DDR  clock  is  generated  by  SYSCLK,  the  used  crystal  oscillator  frequency  needs  to  be  consistent  with  the  setting  of  CLKSEL[4].  HT  clock\nThere  must  be  a  set  of  connections  in  SYSCLK  or  HT0_CLKp/n.  Other  HTx_CLKp/n  can  be  left  floating  when  not  in  use.produce  more  complex.  First,  the  four  sets  of  differential  clock  pairs  HTx_CLKp/HTx_CLK  can  be  used  by  the  four  sets  of  corresponding  HTs  respectively.Loongson  3D5000  clock-related  signals  refer  to  Table  2.11.  Processor  input  clock  signals  include  SYSCLK,  differential  clock\nWhen  the  expected  setting  of  the  CLKSEL  signal  in  the  system  configuration  is  consistent  with  the  internal  pull-down  value,  it  can  be  suspended.  But  the  recommended  connection  isIn  addition,  the  single-ended  clock  SYSCLK  can  also  be  used  instead  of  the  differential  clock  input  at  the  same  time,  and  CLKSEL[9:4]  is  used  for  related  controlHT0_CLKp/HT0_CLKn,  differential  clock  HT1_CLKp/HT1_CLKn,  differential  clock  HT2_CLKp/HT2_CLKn,  differential  clockThe  table  below  provides  the  JTAG  signal  names,  directions  and  descriptions.  Among  them,  the  internal  pull-up  and  pull-down  is  about  50KOhm.\nsystem.  The  methods  of  CLKSEL  control  frequency  division  refer  to  Table  2.12,  Table  2.13  and  Table  2.14.2.3.7  Clock  and  Configuration  SignalsMachine Translated by Google\nIt  is  recommended  to  set  it  to  2\'b10,  and  configure  the  frequency  of  MEM  in  BIOS;  CLKSEL[1:0]  is  recommended  to  be  set  to  2\'b10,\nLoongson  3D5000  provides  up  to  32  GPIOs  for  system  use,  most  of  which  are  multiplexed.  need  special\nAnd  GPIO16  -  GPIO31  are  multiplexed  HT  control  pins,  and  it  is  HT  function  when  reset,  in  order  to  prevent  internal  logicAnd  configure  the  frequency  of  NODE  in  BIOS.  Please  refer  to  the  user  manual  for  specific  configuration  methods.  CLKSEL[4]  needs  to  be  based  onCLKSEL[9:4]  is  recommended  to  be  configured  as  6\'b010100  to  obtain  a  more  flexible  frequency  configuration;  CLKSEL[3:2]  is  recommended\nIt  is  pointed  out  that  the  GPIO00  -  GPIO15  chip  is  the  GPIO  function  when  the  chip  is  reset,  the  default  is  the  input  state,  and  does  not  drive  the  IO;Set  the  corresponding  value  for  the  frequency  of  the  external  reference  clock  crystal.OUTDIE1_SYSCLK_O\n2\'b10:  Software  configuration  (PLL  multiplier  frequency  range  requires  4.8-6.4GHz)\n2\'b10:  Software  configuration  (PLL  multiplier  frequency  range  requires  4.8-6.4GHz)\nCLKSEL[6]  VDDE_IO\n1\'b12’b00:  1GHz  \nFunction  1\'b1  means  HT  controller  frequency  is  set  by  hardware\nCLKSEL[9]  T68\n2\'b00:  Select  HT0_CLKp/n  as  the  reference  clock  instead  of  SYSCLK,  and  use  MEMPLLeffect\nInternal  pull-downU41\n1-  Differential  reference  clock  adopts  100MHz,  0-  Differential  reference  clock  adopts  200MHz  \nReserved  1-  Single-ended  reference  clock  adopts  25MHz,  0-  Single-ended  reference  clock  adopts  100MHz1\'b01\'b1  means  the  PHY  clock  is  4.8GHz\n1\'b0OUT\nCLKSEL[1:0]  VDDE_IO\n2’b01:  600MHz  \nCLKSEL[7]  V42  \neffect\nSignal25/100  reference  clock  output  observation,  test  use  only\nTable  2.12  CORE  clock  control\nSignalO\nTable  2.14  HT  Clock  Control2’b10  \n1\'b0  means  HT  PLL  uses  differential  clock  input  1\'b0  \nmeans  PHY  clock  is  6.4GHz\n1\'b1DIE0_SYSCLK_O  \nCLKSEL[8]  \n50  O\nUse  software  configuration  (PLL  multiplier  frequency  range  requires  4.8-6.4GHz)\nCLKSEL[3:2]  W43  \nInternal  pull-down\nTable  2.13  MEM  clock  control\n1\'b025/100  reference  clock  output  observation,  test  use  only\nCLKSEL[4]  2’b11:  SYSCLKÿ100MHz/25MHzÿ  \nCLKSEL[5]  P68\n1\'b02’b01:  2GHz  \n1\'b0  means  HT  controller  frequency  is  set  by  software  \n1\'b1  means  HT  PLL  uses  SYSCLK  clock  inputW41\n2’b10  U43\nSignal\n2’b11:  SYSCLKÿ100MHz/25MHzÿ  \nInternal  pull-down\n2.3.8  GPIO  signalMachine Translated by Google\nGPIO  \nR61\nVDDE_IO\n19  DIE0_GPIO05  \n12  DIE0_GPIO12  P58voltage  domain\n5  \noutput  0/1U57\nUART1_TXD  input  high  impedance  VDDE_IO\nVDDE_IOGPIO18  Input  high  impedance  VDDE_IO\nDIE0_GPIO11  P56\n11  \nV604  \noutput  0/1  \noutput  0/1  \noutput  0/1DIE0_GPIO04  \nUART1_RI  input  high  impedance  VDDE_IO\nGPIO17  Pin  Label  Alternate  Function  Reset  Status\noutput  0/1UART1_RXD  input  high  impedance  VDDE_IO\nR71HT0_HI_RSTn  V58DIE0_GPIO03  \nDIE0_GPIO10  10  \nGPIO23Table  2.15  GPIO  Signals\n3  \nTHERMTRIPn  input  high  impedance  VDDE_IO\nVDDE_IOUART1_DCD  input  high  impedance  VDDE_IO\nGPIO16  \nHT0_LO_RSTn\n18  \nU75SPI_CSn2  input  high  impedance  VDDE_IO\n2  DIE0_GPIO02  \nPROCHOTn  input  high  impedance  VDDE_IO\n51  T58\nVDDE_IO-  UART1_DSR  input  high  impedance  VDDE_IO\nGPIO22  U71SPI_CSn1  input  high  impedance  VDDE_IO\nHT0_HI_POWEROKW61\n17  VDDE_IO\nGPIO21  DIE0_GPIO01  \nSCNT_RSTn  input  high  impedance  VDDE_IO1  \nVDDE_IO-  \nHT0_HI_LDT_STOPn  UART1_DTR  input  high  impedance  VDDE_IO\nHT0_LO_POWEROK\n23  T76DIE0_GPIO09  9  \n16  P60\nVDDE_IOUART1_CTS  input  high  impedance  VDDE_IO\nInput  high  impedance  VDDE_IO\nGPIO20  \n22  HT0_LO_LDT_STOPn  V74  -  W59  \n15  DIE0_GPIO15  \noutput  0/1W57\nDIE0_GPIO08  8  \nT74  HT0_HI_LDT_REQn  UART1_RTS  input  high  impedance  VDDE_IO\nDIE0_GPIO14  \nVDDE_IOW73\n21  7  DIE0_GPIO07  \nT60  \n14  DIE0_GPIO00  0  \nV56\noutput  0/1HT0_LO_LDT_REQn  \n20  \nP7213  R59\nGPIO13  \nU61  T56  \n6  \noutput  0/1DIE0_GPIO06  \nGPIO19  Input  high  impedance  VDDE_IOpin  nameFor  the  setting  method,  please  refer  to  the  relevant  chapters  of  GPIO  in  the  user  manual.It  is  an  HT  function,  but  it  will  not  drive  IO  pins  and  will  not  affect  external  devices.  It  only  needs  to  use  GPIO  in  software\nThe  drive  capability  of  the  GPIO  pins  is  software  configurable  from  2mA  to  12mA,  and  the  default  is  the  lowest  drive.\ncounter  function).  Taking  the  four-way  system  as  an  example,  the  motherboard  must  be  connected  in  the  following  way  in  a  multi-way  system:Just  set  the  function  to  GPIO  mode  before  the  function.\nGPIO  can  be  left  floating  when  not  in  use.\nSCNT_RSTn  Function  Description:  Used  to  reset  the  stable  clock  count  of  the  processor  core.  Node  0  uses  GPIO12  to  outputIn  addition,  through  register  settings,  GPIO  can  be  configured  as  an  interrupt  input  function,  and  its  interrupt  level  can  be  set,\nReset  signal,  all  other  nodes  (including  node  0)  use  GPIO13  to  input  reset  signal  (need  to  be  configured  as  StableTo  drive  the  corresponding  IO,  the  corresponding  HT0/1_Hi/Lo_Hostmode  pin  can  be  pulled  down.  At  this  time,  although  the  default  is  stillMachine Translated by Google\nOutgoing  high  temperature  interruption.When  PROCHOTn  is  used  as  input,  the  chip  is  controlled  by  the  external  temperature  detection  circuit,  and  the  external  temperature  detection  circuit  needs  to  reduce\nThe  test  function  is  disabled.  The  control  signal  used  for  testing  is  the  DOTEST  signal,  which  needs  to  be  pulled  up  when  running  in  the  functional  mode.THERMTRIPn  is  output  by  the  chip  from  the  high  temperature  interrupt  control  register  through  the  thermtripn_o_sel  register.PROCHOTn  can  be  set  to  0  when  the  chip  temperature  is  low,  and  the  chip  can  take  measures  to  reduce  the  frequency  after  receiving  the  low  level.\nSelect  one  of  the  4  interrupts  set  as  the  high  temperature  interrupt  sent  out.The  frequency  value  is  set  by  register  prochotn_freq_scale.  When  PROCHOTn  is  used  as  output,  the  chip  can  output  high  temperature\ninterrupt,  select  one  of  the  4  interrupts  set  by  the  high  temperature  interrupt  control  register  through  the  prochotn_o_sel  register  as\nThe  test  control  signal  of  Loongson  3D5000  chip  is  used  to  distinguish  the  actual  working  state  of  the  chip.  When  the  chip  is  working  normally,  measure\nDOTESTn=1,  the  chip  is  in  normal  function  mode.\nVDDN  Figure  2.2  Schematic  diagram  of  GPIO  connection  in  multi-channel  system\nU37\nDescribe  processor  core  digital  powerDOTESTn  \npin  name\nsee  appendix  oneVDD_RNG_SEPin  labelTable  2.16  JTAG  interface  signals\nVDDE_IOProcessor  Core  Peripheral  Digital  Power  SupplyI  \nVDDN  \nProcessor  IO  Power\n52  see  appendix  onepower  domainDescription  DOTESTn=0,  the  chip  is  in  test  mode;\nTable  2.17  Power  PinsSignal  Name  Pin  Label  Input/Output\nVDDE_IO  pull-up\nVDDE_IOsee  appendix  one\nVDDP  Pull-up  and  pull-down  within  the  power  domain\nVDDP  2.3.10  Power  ground  pin2.3.9  Test  control  signalCHIP0\nGPIO13  GPIO13  CHIP1\nCHIP2  GPIO13  \nCHIP3  GPIO13  GPIO12  Machine Translated by Google\n2.4  Pin  multiplexing  relationship\nIn  Loongson  3D5000,  only  GPIO  pins  are  multiplexed  with  other  functions,  see  Section  2.3.8  for  details.see  appendix  one\nVDD_PLL_DDR  VDD_OSC_SE\n1V8  Back  Up  PLL  power  supply\nVSS  VDD_VTS  VDD_PLL_SEHT  IO  power  supplyVDDIO_DDR_23\nVDD_PLL_DDR  \nVDD_PHY_DDR_23  see  appendix  one\nsee  appendix  one\nVDD_1V0_PLL  DDR  PLL  Analog  PowerVDDIO_DDR\nSE  PLL  power  supply\nVDD_1V8PLL_BU\nVDD_VTS_S31V0  Back  Up  PLL  power  supplyVDD_PLL_SYS  DDR  Channel  IO  Power see  appendix  one\nsee  appendix  one\nsee  appendix  one\nhorizonDDRPHY  power  supply VDD_PHY_DDR  VDDIO_DDR_01\nVDD_PLL_HT  VDD_PLL_SYS  \nVDD_PLL_BackUp  \n53  VDD_PHY_DDR_01  \nVDD_PLL_SEVDD_HT  \nSYS  PLL  analog  supply\nsee  appendix  one\nVDD_HT_PLL  \nVSS  VDD_VTS_S1  \nVTsensor  power  supplysee  appendix  oneSE  module  IO  power  supply\nVDD_HT  \nHT0/1  PLL  analog  power  supply\nsee  appendix  one\nsee  appendix  onesee  appendix  oneMachine Translated by Google\nLoongson  3D5000  processor  has  a  set  of  HyperTransport  bus  interface  for  IO  connection,  referred  to  as  HT0.  That\nÿ  Consistent  interconnect  frequency  supports  200  –  4000MHz;In  addition,  the  Loongson  3D5000  processor  integrates  four  sets  of  high-speed  interconnection  interfaces  for  coherent  interconnection,  referred  to  as\nÿ  HT0  supports  IO  Cache  consistency;DIE0_HT2,  DIE0_HT3,  DIE1_HT2,  DIE1_HT3.  Its  interfaces  are  all  16-bit  wide  and  can  be  split  into  two  independent\nroad  interconnection;\nThe  HT0  interface  in  Loongson  3D5000  is  used  for  IO  connection  in  the  system,  and  the  consistency  with  the  system  memory  is  automatically  maintained  by  hardwareÿ  DIE0_HT2,  DIE0_HT3,  DIE1_HT2,  DIE1_HT3  support  inter-chip  consistency  protocol,  up  to  16\nsex.  Other  HTs  are  used  for  multi-processor  interconnection  and  do  not  support  IO  connection.Each  group  uses  8  bits.\nThere  are  specified  connection  methods  for  different  systems  to  facilitate  the  compatible  processing  of  software.  For  specific  system  connection  requirements,  please  refer  toThe  HyperTransport  interface  may  include  the  following  configuration  pins:\nÿ  HTx_8x2,  used  to  configure  the  working  mode  of  each  HT  bus,  if  it  is  1,  it  means  that  the  corresponding  HT  bus  is  configured  as  twoHyperTransport  interface  features  include:\nThe  8-bit  bus  is  used  separately;ÿ  IO  mode  is  compatible  with  HyperTransport  1.03/HyperTransport  3.0;\nÿ  IO  interface  frequency  supports  200  -  3200MHz;\nÿ  HTx_x_Hostmode,  used  to  configure  the  IO  direction  of  the  single-ended  control  signal  on  the  HT  bus,  see  Table  2.2  for  details;The  interface  is  16-bit  wide  and  can  be  split  into  two  8-bit  channels.\n3.1.2  Mode  configuration\n3.1.3  System  interface  connection3.1.1  Interface  Features3.1  HyperTransport  interface\n54  3.  Function  and  interface  descriptionMachine Translated by Google\nD0  D1Memory\nbridge  pieceCooperatives\nHT  IMC  7  MC  5  MC  1  MC  3  \nFigure  3.2  HT  interface  connection  of  multiprocessor  system\n55  Figure  3.1  Single  processor  system  HT  interface  connectionMC  4  MC  2  MC  0  MC  6  \nSPI  Memory\nFlash  \nshow\nnetworkHOURSThe  connections  in  different  systems  are  as  follows:\nÿ  Loongson  3D5000  multi-processor  system  connection.  When  used  for  multi-processor  interconnection,  the  HT0  interface  hardware  is  used  for  IOÿ  Loongson  3D5000  single  processor  system  connection.  When  used  for  IO  device  connection,  the  HyperTransport  interface  hardware\nConnect,  interconnect  with  the  bridge  slice.  Use  other  HT  interfaces  for  inter-multiprocessor  interconnects.  The  figure  below  shows  2  slices  respectivelyMaintaining  IO  Cache  consistency  reduces  the  overhead  of  software  maintaining  the  Cache  consistency  protocol,  a  common\nand  4-chip  interconnection.See  the  connection  method  as  shown  in  the  figure  below:Check  the  relevant  design  specifications  of  the  corresponding  bridge.\nDIE1\nCPU0\nHT0DIE0bridge  piece\nHT1DIE1DIE0PCIE  \nUSB  \nHT2HT3HT0\nHT0HT1\nHT3HT1HT0\nHT2\nHT1CPU1\nHT3 HT3HT2\nHT2Machine Translated by Google\n56  Figure  3.3  HT  interface  connection  of  multiprocessor  system  (four  chips)\nThe  physical  address  of  the  memory  request  sent  by  the  CPU  can  be  mapped  to  various  addresses  according  to  different  configurations  inside  the  controller.In  the  Loongson  3D5000  processor,  each  memory  controller  supports  a  maximum  of  8  CSs,  and  each  4  CSs  can  correspond  to  a\nÿ  Full  pipeline  operation  of  commands,  read  and  write  data  on  the  interfaceshoot.Each  controller  supports  up  to  two  memory  slots,  and  each  processor  supports  up  to  eight  memory  slots.\nÿ  Merge  and  sort  memory  commands  to  improve  overall  bandwidthThe  design  of  the  memory  controller  integrated  in  the  Loongson  3D5000  processor  complies  with  the  industry  standard  of  DDR4  SDRAM\nThe  memory  control  circuit  integrated  in  the  Loongson  3D5000  processor  only  accepts  memory  read/write  from  the  processor  or  external  devices.When  the  Loongson  3D5000  processor  chooses  to  use  different  memory  chip  types,  you  can  adjust  the  controller  parameter  settings\nÿ  Configure  the  register  read  and  write  port,  you  can  modify  the  basic  parameters  of  the  memory  deviceÿJESD79-4ÿÿ\nWrite  request,  in  all  memory  read/write  operations,  the  memory  control  circuit  is  in  slave  state.Row  support,  can  support  memory  sticks  of  various  capacities.\nThe  memory  controller  in  the  Loongson  3D5000  processor  has  the  following  characteristics:DIE0\nCPU0DIE1\nCPU2\nHT0DIE1 DIE0\nHT1DIE0bridge  piece\nHT0HT1DIE1DIE0 DIE1\n3.2.1  Overview  of  memory  controller  functions3.2  DDR  interfaceHT3HT0\nHT3 HT2\nHT2HT0\nHT2\nCPU3  \nHT1HT3\nHT3 HT2\nHT0HT1\nHT3HT1\nHT3\nHT0HT1\nHT2\nCPU1\nHT2HT1\nHT2HT3 HT2\nHT3HT0\nHT1HT0Machine Translated by Google\n3.2.3  Control  of  the  reset  pin3.2.2  Initialization  operationwrong\nThe  initialization  operation  starts  when  the  software  writes  1  to  the  register  Init_start  (0x010),  after  setting  the  Init_start  signalÿ  Support  different  memory  forms  such  as  RDIMM,  UDIMM,  So-DIMM  and  SMD\nAll  other  registers  must  be  set  to  the  correct  values  beforeÿ  Support  x4,  x8,  x16  particles\n(1)  The  software  writes  correct  configuration  values  to  all  registers,  but  Init_start  (0x010)  must  be\n(4)  After  DLL  lock  (or  bypass  setting),  the  controller  will  send  DRAMThe  DRAM  initialization  process  of  software  and  hardware  coordination  is  as  follows:\nshall  remain  at  0;ÿ  Support  133-800MHz  internal  operating  frequency\nIssue  the  corresponding  initialization  sequence,  such  as  the  corresponding  MRS  command,  ZQCL  command,  etc.;\n(5)  The  software  can  judge  whether  the  memory  initialization  operation  is  completed  by  sampling  the  Dram_init  (0x010)  register.\nIn  order  to  control  the  reset  pin  more  simply  in  STR  and  other  states,  it  can  be  registered  by  pad_reset_po  (0x808)ÿ  Support  up  to  DDR4-3200\n(2)  The  software  sets  Init_start  (0x010)  to  1,  which  will  cause  the  start  of  hardware  initialization;\n(3)  The  initialization  operation  starts  inside  the  PHY,  and  the  DLL  will  try  to  perform  a  lock  operation.  If  the  lock  is  successful,  it  can  be  accessed  from\nThe  device  performs  special  reset  pin  (DDR_RESETn)  control,  and  there  are  two  main  control  modes:Dll_init_done  (0x030)  reads  the  corresponding  state,  and  can  read  and  write  the  current  lock  from  Dll_value_ck  (0x030)ÿ  Built-in  dynamic  delay  compensation  circuit  (DCC)  for  reliable  sending  and  receiving  of  data\nThe  memory  controller  must  be  initialized  by  software  before  it  can  be  used  normally.  The  following  is  the  initialization  of  the  controller.\n(1)  Normal  mode,  pad_reset_po[1:0]  =  2\'b00.  In  this  mode,  the  reset  signal  pin  behaves  the  same  as  a\nCompatible  with  common  control  modes.  Directly  connect  DDR_RESETn  to  the  corresponding  pin  on  the  memory  slot  on  the  motherboard.  leadspecific  method.ÿ  The  ECC  function  can  detect  1-bit  and  2-bit  errors  on  the  data  path,  and  can  automatically  correct  1-bit  errors\nÿ  Support  memory  address  mirroring  function\nDetermine  the  number  of  delay  lines;  if  the  lock  is  unsuccessful,  the  initialization  will  not  continue  (you  can  set\nDll_bypass  (0x030)  makes  the  initialization  continue);\n57  Machine Translated by Google\nGranular  RESETnSys_reset  POWER  \nDDR_RESETn  \nGranular  RESETnPOWER  \nDDR_RESETn  Sys_reset  Software  Enable  DLL  Lock internal  reset\nDLL  locked internal  reset software  enable\n58  ÿ  When  powered  on:  the  pin  state  is  low;\nÿ  During  normal  operation,  the  pin  state  is  high.\nDuring  memory  operation,  keep  low  level.  Therefore,  it  is  necessary  to  pass  DDR_RESETn  on  the  motherboard  through  the  inverter  and  the  memory  slot(2)  Reverse  mode,  pad_reset_po[1:0]  =  2\'b10.  In  this  mode,  the  reset  signal  pin  is  performing  memoryThe  timing  is  shown  in  the  figure  below:\nConnect  to  the  corresponding  pin  on  the  memory  slot  through  an  inverter.  The  behavior  of  the  pins  is:\nconnected  to  the  corresponding  pins.  The  behavior  of  the  pins  is:In  actual  control,  the  effective  level  is  opposite  to  the  general  control  mode.  Therefore,  DDR_RESETn  needs  to  be  set  on  the  motherboard\nÿ  When  not  powered  on:  the  pin  state  is  low;\nÿ  When  powered  on:  the  pin  state  is  low;\nÿ  When  the  controller  starts  to  configure:  the  pin  state  is  high;\nÿ  When  the  controller  starts  to  initialize:  the  pin  state  is  low;The  behavior  of  the  feet  is:\n(3)  Reset  disable  mode,  pad_reset_po[1:0]  =  2\'b01.  In  this  mode,  the  reset  signal  pin  is  active  throughout  theÿ  During  normal  operation:  the  pin  state  is  low.ÿ  When  not  powered  on:  the  pin  state  is  low;\nÿ  When  the  controller  starts  to  initialize,  the  pin  state  is  high;\nThe  timing  is  shown  in  the  figure  below:Machine Translated by Google\nDDR_RESETn  \nGranular  RESETnSys_reset  POWER  internal  reset software  enable DLL  locked\n59  The  timing  is  shown  in  the  figure  below:\nThe  condition  of  the  original  state  of  the  memory  stick  makes  it  work  again.ÿ  Always  low.\nWith  the  cooperation  of  the  latter  two  reset  modes,  STR  can  be  realized  directly  using  the  reset  signal  of  the  memory  controller.\nWork.  When  the  system  recovers  from  STR,  use  the  method  in  (3)  to  reconfigure  the  memory  module  so  that  it  does  not  destroycontrol.  When  the  whole  system  starts  up  from  shutdown,  use  the  method  in  (2)  to  reset  and  start  using  the  memory  module  normallyMachine Translated by Google\nLocal  boot  or  remote  boot  is  set  through  the  configuration  pin  CHIP_CONFIG[3].\nEmergency  situation,  reduce  start-up  time.Processor  0  can  only  be  started  locally;  other  processors  are  remotely  started  when  CHIP_CONFIG[3]  is  pulled  down,  and  when  pulled  up\nThe  software  can  read  the  corresponding  value  of  some  pins  from  the  associated  internal  register.Loongson  3D5000  supports  two  different  startup  modes:  local  startup  and  remote  startup.\nA  recommended  setting  value  is  as  follows:Start  it  locally.Local  startup  refers  to  fetching  and  starting  from  the  SPI  Flash  interface  of  this  chip.\nThe  power-on  configuration  pins  include  DOTESTn,  ICCC_EN,  CHIP_ID,  CHIP_CONFIG,  DEV_CONFIG,  and  CLKSEL.When  multiple  chips  are  interconnected,  the  chip  that  is  set  to  start  locally  must  be  connected  to  an  external  SPI  Flash,  and  the  SPI  Flash  is  generally  treated  with  No.  0Remote  boot  means  that  when  multiple  chips  are  interconnected,  other  processor  chips  fetch  instructions  from  the  SPI  Flash  of  processor  No.  0  to  start.\nThese  static  configuration  signals  must  remain  stable  across  system  resets  and  cannot  be  modified  during  system  operation.  system  softwareThe  content  of  the  Flash  connected  to  the  device  is  the  same.  Using  the  local  startup  mode  can  reduce  the  impact  of  each  processor  core  when  starting  instruction  fetching.\n4.2  Power-on  Configuration  Instructions4.1  Boot  and  Start  Instructions\nDisable  DCDL\nExchange  with  HTillustrate\nHT  interface  rate  auto-negotiation\nDisable  SE  functionpull  up\nSingle-chip  system  pull-down;\nremote  startfunctional  mode\nA  single-chip  system  does  not  require  cross-chip  access;Table  4.1  Power-on  configuration  pins\nCHIP_CONFIG[5]  pull  down\nCHIP_CONFIG[4]  pull  up\nCHIP_CONFIG[3]  pull  downpin\nMulti-chip  system  pull-up\nCHIP_CONFIG[2]  pull  up\n60  Multi-chip  systems  require  cross-chip  accessDOTESTn  \nCHIP_CONFIG[1]  pull  downCHIP_ID[3:0]  is  set  according  to  the  position  of  the  processor  connection  topology  and  must  correspond  to  the  connection  structure,  and  cannot  be  set  arbitrarilyICCC_EN\nCHIP_CONFIG[0]  pull  downAdopt  flat  address  space  modeset  up4.  Chip  startup  and  initializationMachine Translated by Google\n4.3  Reset  operationDEV_CONFIG[7:0]  Configure  according  to  whether  the  connection  is  line  sequence  swapped\nCLKSEL[3:2]  drop  down\nCLKSEL[1:0]  CLKSEL[8]  Disable  High  and  Low  Ring  Interconnect  Mode\nConfigure  clock  mode  using  MEM  softwareDisable  dual-chip  interconnect  mode\nIt  must  correspond  to  the  connection  method  and  cannot  be  set  arbitrarily\npull  up\ndrop  down  \ndrop  down\n2’b10  \n2’b10  CLKSEL[7:6]  Enable  HT  software  configuration  clock  mode\nUse  NODE  software  to  configure  the  clock  mode\n61  Use  SYS_CLOCK  as  HT  reference  clock\n2\'b01 6.4GHz  HT  PLL  VCO  setting  is  used  by  defaultDEV_CONFIG[9]  pull  down\nCLKSEL[5]  \nCLKSEL[4]  DEV_CONFIG[8]  pull  down\nCLKSEL[9]  \nNo  differential  reference  clock  is  used,  setting  has  no  effect\nUse  100MHz  reference  clock  input\nÿ  When  using  a  single-ended  reference  clock  (when  CLKSEL[3:2]!=2\'b00),  SYSCLK\nWhen  SYSRESETn  goes  high,  the  reset  logic  inside  the  processor  starts  to  initialize  the  chip.  SYSRESETn  should  beHTx_HI/LO_resetn,  the  reset  of  these  three  has  certain  timing  requirements,  the  order  is  SYSRESETn,  and  then  to  each  HT\nKeep  valid  for  at  least  100ms  after  setting  to  ensure  reliable  sampling  of  reset  logic.  After  that  Core,  DDR  and  HT  clock  domains  successivelyÿ  When  using  differential  reference  clock  (CLKSEL[3:2]==2\'b00),  HT0_CLKp/npowerok,  and  then  to  resetn  of  each  HT.\nThe  initialization  is  completed  and  the  external  device  is  reset  according  to  the  input  of  the  configuration  pin.ÿ  When  HT  uses  a  differential  clock  and  the  corresponding  interface  is  connected,  HT0_CLKp/n  and  HT1_CLKp/n,  HT2_CLKp/nWhen  the  processor  reset  signal  SYSRESETn  is  released  some  time  before,  the  related  clock,  test  signal  and  initialization  signal\nÿ  Initialization  signals  DOTESTn,  ICCC_EN,  CHIP_ID,  CHIP_CONFIG,  DEV_CONFIG  and  CLKSELThe  numbers  must  be  stable  and  valid.  These  signals  include  the  configuration  signals  mentioned  in  the  previous  section  as  well  as  the  reference  clock:The  reset  pins  of  Loongson  3D5000  include  SYSRESETn  and  HTx_HI/LO_powerok  of  each  HT  interface,Machine Translated by Google\n5.1  Clock  internal  relationship\n*1  \nMem  Clock  0/1  Support  Core1  clock\n*1  \nPLL  configuration  does  not  support  memory  controller  2/3  clockHTcore0  Clock  Node  Clock  \nMem  Clock  2/3  No  support  No  support  for  SPI,  UART,  I2C  Controller  clock\nBelow  1.25GHzCore1  Clock  Main  Clock  \nHT0  controller  clock,  the  software  needs  to  ensure  that  after  frequency  divisionMain  Clock  SYS  PLL  \n*1  Network  on  Chip,  Shared  Cache,  Node  Clock,  HT\n1GHz  SYS  PLL  output.\nHT3  controller  clock,  the  software  needs  to  ensure*1  \nMEM  PLL0Table  5.1  Processor  internal  clock  description\nSupport  Core0  clock\n/2, /4, /8  do  not  support  memory  controller  0/1  alternate  clockHTcore1  Clock  Node  Clock  \n62  clock  description\nHT1  controller  clock,  the  software  needs  to  ensure  that  after  frequency  divisionCore0  Clock  Main  Clock  \n*1  Mem  Clock,  Stable  Clock  optional  clock  source\nsupport*1  \nMEM  PLL1Support  Core3  clockPLL  configuration  not  supported  not  supported\nHTcore2  Clock  Node  Clock  \n*1  *1  \nBelow  1.25GHzCore3  Clock  Main  Clock  \nStable  Clock  SYS_CLOCK  *1  \nHTcore3  Clock  Node  Clock  Controller  Clock  Source\nPLL  configuration  does  not  support  memory  controller  0/1  clockLA132  clock,  the  software  needs  to  ensure  that  the  frequency  division  is  lower  than*1  \nsupport\nMain  Clock  Clock  source  frequency  multiplication  mode  frequency  division  control  enable  control\nBelow  1.25GHzSupport  Core2  clock\n/2, /4, /8  do  not  support  Memory  Controller  2/3  Alternate  Clock  SupportsupportLA132  Clock  Clock  sourceBoot  Clock  SYS_CLOCK  \nHT2  controller  clock,  the  software  needs  to  ensure  that  after  frequency  divisionCore2  Clock  Main  Clock  \nLA132  Clock  Main  Clock  support  not  support\nSupport  support  processor  core  constant  counter  clock*1  \nMain  Clock  clock\nsupportNode  Clock  Main  Clock  \nsupportNode  ClockÿCore  ClockÿHTcore  Clockÿ  \nBelow  1.25GHz*1  Determined  by  the  value  of  CLKSEL[3:2].SYS_CLOCK  in  the  table  can  be  selected  as  single-ended  SYSCLK  input  or  differential  HT0_CLKp/n  input,The  internal  clock  relationship  and  control  methods  of  Loongson  3D5000  are  shown  in  the  table  below.5.  clockMachine Translated by Google\n5.2  Clock  Requirements\n5.2.1  Single-ended  clock  input  requirements\n5.2.2  Differential  Clock  Input  RequirementsThe  processor  includes  the  following  reference  clocks,  where  SYSCLK  or  HT0_CLKp/n  can  be  selected  as  the  main  reference  clock  of  the  whole  chip,\nIt  needs  to  be  configured  through  CLKSEL[4]  to  ensure  that  the  internal  clock  of  the  chip  can  work  normally.\nHTx_CLKp/n  can  use  two  frequency  differential  inputs,  100MHz  and  200MHz.  Connect  different  clocks\nDifferential  clocks  can  be  left  floating.Generally,  only  one  of  these  clocks  is  needed,  and  the  other  HTx_CLKp/HTx_CLKn  are  backup  clocks,  which  can  be  used  without\nSYSCLK  input  is  LVCOMS  type,  level  1.8v.  The  requirements  are  as  follows:The  frequency  needs  to  be  configured  through  CLKSEL[5]  to  ensure  that  the  internal  clock  of  the  chip  can  work  normally.catch.\nHTx_CLKp/HTx_CLKn  is  the  backup  clock,  which  can  be  configured  as  the  reference  clock  of  HT  PHY  through  CLKSEL,  and  the  input  isSYSCLK  can  use  crystal  oscillator  input  with  two  frequencies,  100MHz  and  25MHz  respectively.  Connect  different  clock  frequencies\nLVDS  type.  Because  it  can  be  configured  to  use  SYSCLK  as  the  reference  clock  input  of  the  HT  PHY,  in  this  case,  the  twoCore  clock.  It  also  serves  as  the  clock  for  the  system  reset  circuit.\n0.4  \n45%ÿ55%  \n74  supply  voltageVDDE_IO\nDIE0_HT0_CLKp/  \nillustratevoltage  domain\n2.2  hiv\nEatingI  \nI  Table  5.2  Reference  clock  input\n1.25  \nIN\n3.6  \nduty  cycle\nswitchingÿ  VDD_HT  \nTf  VDDE_IO\nDIE1_SYSCLK  \nV/ns  \n63  2  conditionDIE1  system  input  clock,  drives  the  built-in  PLL  to  generate  the  processor\nCore  clock.  It  also  serves  as  the  clock  for  the  system  reset  circuit25/100  \nMin  Typical  Max  Unit\nClock  jitter  1  INReference  clock  for  HT0  bus  backup.DIE0_SYSCLK  \nWillDIE0_HT0_CLKn  \nInput  High  Voltage  \nInput  Low  Voltage  \nInput  \nCapacitance  Rise  Time\nps  IN\npf  25/100  \n200  Signal  Name  Input/Output  Frequency  Range  (MHz)  Description  DIE0  System  input  clock,  driving  built-in  PLL  \nto  generate  processor\nTr  \nFalling  edge  time\nClock  jitter  (multiple  output  frequenciesDuty  Cycle  I  Machine Translated by Google\nhivsupply  voltage\nEating\n46  input  low  voltage\n300  mV  \nTf  rising  edge  time454  \nps  \nClock  Falling  edge  time  \nduty  cycle  \nclock  jitter  (multiple  output  frequencies  \nswitching)illustrate\nIN\nWill247  \nps  input  high  pressure\nTr  input  capacitancemV  \n300  \n45%ÿ55%  Duty  Cycle  Maximum  typical  minimum  unit\n-247  \nps  condition\njitter\n64  -454  \n5.3  Frequency  Configuration\nThe  greatest  common  multiple,  the  specific  bus  frequency  can  be  set  by  the  register  specified  in  the  HT  protocol.  HT  PLL  under  software  configuration,\nOther  clocks  in  the  chip  depend  on  these  clocks  and  are  set  by  software.  For  specific  configuration  methods,  please  refer  to  the  manualAfterwards,  the  desired  frequency  is  generated  and  used,  and  it  can  be  changed  at  any  time  when  the  requirements  are  met  during  the  operation  of  the  system.  softwareChange;  when  selecting  software  configuration  frequency,  SYS_CLOCK  is  used  by  default  after  chip  reset,  and  the  corresponding  PLL  is  set  by  software\nThe  device  can  be  configured  and  switched,  or  you  can  choose  to  use  the  hardware  settings  directly,  and  configure  the  bus  through  the  registers  stipulated  in  the  HT  protocol.\nFor  frequency  setting,  please  refer  to  the  relevant  chapters  in  the  user  manual  for  specific  configuration  registers.HT  PLL  can  also  choose  to  use  hardware  configuration  frequency  or  software  configuration  frequency  through  pin  configuration,  but  its  software  configurationConfiguring  the  frequency  is  currently  the  recommended  configuration  method.  For  specific  configuration  methods,  please  refer  to  the  relevant  chapters  in  the  user  manual.\nrelevant  chapters.mode,  the  software  cannot  modify  the  output  of  the  PLL,  however,  for  the  HT  bus,  the  hardware  configuration  only  determines  the  selectable  frequencyThere  are  some  differences  in  the  behavior  of  the  SYS  PLL  and  the  MEM  PLL.  HT  PLL  under  hardware  configuration,  the  frequency  and  configuration  are  determined  by  pinsRate.  When  selecting  the  hardware  configuration  frequency,  the  PLL  output  clock  frequency  and  configuration  mode  are  only  determined  by  the  pins,  and  cannot  be  modified  by  software.Among  them,  SYS  PLL  and  MEM  PLL  can  choose  to  use  hardware  configuration  frequency  or  software  configuration  frequency  through  pin  configuration  respectively.\nAfter  the  chip  is  reset,  the  frequency  and  configuration  mode  set  by  the  pin  are  used  by  default,  but  the  software  can  then  pass  the  register  in  the  HT  controllerThe  main  clock  of  the  processor  is  generated  by  three  kinds  of  PLLs,  namely  SYS  PLL,  two  MEM  PLLs  and  several  HT  PLLs.Machine Translated by Google\n6.1  Power  Domain\nHT  IO  power  supply\nVDD_PHY_DDR  describe\nVDD_VTS  HT  PLL  power  supplyVDD_PLL_POWERVDDE_IO\nVDDIO_DDR_01VDDN  \nSE  PLL  power  supplyVDD_HT  \nVDD_PLL_DDR  \nVDD_PHY_DDR_23  VDDN  \nVDD_HT  VDDP  \nVT  Sensor  power  supplyVDD_HT_PLL  \n65  VDD_PLL_DDR  DDR  Channel  IO  PowerVDD_RNG_SEpower  domain\nVDD_HT_PLL  \nVDD_VTS  \nVDD_VTS_S3VDD_PLL_SESYS  PLL  power  supplyProcessor  Core  Power\nDDRPHY  power  supplyVDD_OSC_SE\nVDD_VTS_S1  VDDIO_DDR_23VDDIO_DDRProcessor  Core  Peripheral  Power  Supplypin  name\nVDD_PLL_SYS  \nVDD_PHY_DDR_01  \n1V8  Back  Up  PLL  power  supply\nVT  Sensor  power  supplyVDD_PLL_BackUp  VDDP  \nVDD_PLL_SYS  Common  IO  power  supply\nVDD_PLL_SE\nVDD_1V8PLL_BUVDDE_IO\nIt  powers  (*_PLL,  VDD_HT,  VDDIO_DRR,  VDDE_IO).\nRegardless  of  the  operating  voltage,  it  is  necessary  to  suppress  the  fluctuation  of  the  power  supply  under  different  operating  loads  within  ±25mV.There  is  no  mandatory  requirement  for  the  power-on  sequence  of  the  chip.  It  is  recommended  to  power  on  the  core  voltage  (VDDN,  VDDP)  first,  and  then  power  up  otherThe  power  pins  included  in  each  power  domain  of  the  chip  are  as  follows:\nThe  working  voltage  range  of  Loongson  3D5000  is  quite  different,  and  the  working  voltage  is  different  for  different  quality  levels.6.  Power  ManagementMachine Translated by Google\n7.3  Welding  temperature  and  welding  curve7.1  Thermal  parameters\n7.2  TDP  information\nTc  Tj  \nnone/  TBD  TBD  Typical  value  (°C/W)Table  7.1  Chip  Thermal  Resistance  Parameters\n70  °C /  85  °C  TBD  overall  thermal  resistance\nRequire parameterthermal  resistance\nTable  7.2  Chip  thermal  characteristic  parameters  and  recommended  maximum  valuesSubstrate  thermal  resistance\n300W  Junction-to-case  thermal  resistance\nTDP  Max  PowerÿLS3D5000ÿ  \n66  7.  Thermal  designMachine Translated by Google\n8.  Simulation  model\n67  The  design  information  of  the  chip  includes  the  IBIS  model  of  the  relevant  pins,  which  can  be  obtained  through  hardware  design.Machine Translated by Google\n9.2  Typical  working  conditions9.1  Extreme  working  conditions9.  Electrical  characteristics\n-0.3  \nmin  max\nrange,  may  cause  damage  to  the  chip.\nVoltage  valueTable  9.1  Absolute  Maximum  Ratings\nVDD_PLL_SYS  \n1.4  Unit  \nIN\n-0.3  \n-25  \nThe  case  temperature  range  of  the  chip  under  operating  conditions.SYS  PLL  power  supply\nVDD_VTS  -0.3  \nVDD_PLL_SE-0.3  \n-0.3  \nTable  9.2  Chip  Temperature  Limits\n40ÿ  VDDP  -0.3  \nSE  PLL  power  supply\nStorage  Temperature  -0.3  \nIN\n150ÿ  Processor  Peripheral  Digital  Power\ndescribeVDD_HT  1.35  \n1.4  \n-0.3  \n-5ÿ  HT  IO  power  supply\nVDD_PLL_BackUp  -0.3  \n-0.3  \ndescribe\nTable  9.3  Recommended  operating  power  supply  voltageVDDN  -0.3  \nIN\n1V8  Back  Up  PLL  power  supply\nHumidity  range  for  prolonged  storage  of  chips  in  packaged  conditions.-65ÿ  Processor  Core  Digital  Power\nVDD_PHY_DDR  IN\nIN\n100  ÿ  IN\nRHsustained  storage  \n70ÿ  \npower  domainDDRPHY  PLL  power  supply\nTstg-0.3  \n1.4  IN\nIN\nTabsolute  storage  VDDIO_DDR1.35  Min.  \n1.3  \nIN\n1V0  Back  Up  PLL  power  supply\nThe  long-term  storage  temperature  range  of  chips  in  packaging  conditions.\n68  DDR  Channel  IO  Power\nVDD_PLL_BackUp_1V0  VDD_PLL_DDR  IN\nIN\n1.9  V\n0ÿ  power  domain\nDDR  PLL  power  supply\nVT  Sensor  voltage  -0.3  \n1.4  \nThe  absolute  storage  temperature  of  the  chip  under  non-operating  conditions.  over  this  temperature\nMin  Typical  Maxdescribe\nVDDE_IOMax.  \n1.4  \n1.9  \nTsustained  storage  1.8VIO  power  supply\nVDD_HT_PLL  1.9  \n1.4  \nparameter\nTc  60%@24ÿ  \nMaximum  currentHT  PLL  power  supply1.26  \nIN\nESD  Level:  Electrostatic  Discharge  Sensitivity  (ESD):  HBM-1000VMachine Translated by Google\n*The  data  in  the  table  are  typical  values  measured  in  the  VDDN  voltage  domain  under  typical  working  conditions  (SPEC  CPU  2006  RATE  running\nAt  25  degrees  ambient  temperature,  working  frequency  2.1GHz/DDR-1600,  vddn  voltage  1.10v,  vddp1.05v,  fully  plugged  in  4The  average  power  consumption  of  the  whole  chip  is  measured),  which  is  affected  by  the  operating  temperature.  The  power  consumption  of  the  chip  during  operation  is  affected  by  the  load,  standby  or  low  load  operation\nThe  root  memory  module  uses  a  fan  to  dissipate  heat.  When  running  different  applications  without  system  dynamic  control,  its  maximum  power  consumption  is  as  follows:Power  consumption  is  much  lower  than  typical.Loongson  3D5000  chips  are  commercial  grade.\nThe  version  description  is  as  follows:\n*Typical  voltage  is  the  voltage  setting  of  VDDN1.4V\n1.9VChip  SOC  voltage  \nVDD_PLL_BackUp_1V0  BackUp  voltage  1.2V\n1.0V  1.25V  \nillustrate\nTable  9.5  2.1GHz  maximum  power  consumption  measurement  for  different  applicationsHT  IO  voltage  1.7V\n1.1V\nVDD_VTS  1.1V 1.3V\nLS3D5000  Commercial  Grade  1.10VVDD_PLL_SE300A  \nDDR  PLL  voltage  1.8V\n1.7V 1.9VIO  voltage  Chip  core  voltage  \nHT  PLL  voltage  1.14V  \n1.25V  \nChip  Marking  Quality  Grade  Typical  Voltage*  Power  Requirements  Typical  Power  Consumption*  Case  Temperature  RangeVDD_HT  0.8V\n1.1V 1.4V DDR  PHY  voltage  1.9V\n1.25V  \n0.5AVDDE_IO\nBackUp  voltage  10A  \n1.8V\nWorking  frequency  2.0GHzTable  9.4  Chip  classificationSystem  PLL  voltage  1.05V  \n0.9V 1.1V1.1V 1.4V\n0  -  70ÿ  VDDN  \nVDD_HT_PLL  1A  1.30V  \n1.2V\n1.25V  10A  DDR4  IO  voltage  1.0V  \nVDD_PLL_BackUp  1.26V\n1.8V\ncommercial  grade  versionVDD_PHY_DDR  VDD_PLL_SYS  1.10V  \n1.1V 1.4VVDDP  \nSE  PLL  voltage20A  \n1.25V  \n69  VDDIO_DDR\nVT  Sensor  voltage  1.1V 1.4V\n±25mV  160WVDD_PLL_DDR  1.30V  \n1.7V\n9.3  Power  Consumption  Information\n9.3.1  Application  Power  Consumption  in  Different  ScenariosMachine Translated by Google\nAt  25  degrees  ambient  temperature,  working  frequency  2.1GHz/DDR-1600,  vddn  voltage  1.10v,  vddp1.05v,  fully  plugged  in  4\nAs  shown  in  the  following  table:\nSelect  different  application  scenarios,  and  the  power  consumption  data  at  different  temperatures  (case  temperatures)  are  as  follows:The  root  memory  stick  uses  a  fan  for  heat  dissipation.  When  SPEC  CPU  2006  is  applied  and  the  system  is  not  dynamically  controlled,  its  average  power  consumptionVDDP  \nVDDIO_DDR\nVDDIO_DDRSPEC  CPU  2006  \nHT_  PLL  SYS  _PLL  \nDDR_PHY  Linpack  \nTable  9.6  2.1GHz  typical  application  average  power  consumption  measurement\n13  \nRx  \nVDD_HT  HT_  PLL  \nVDDN  02  \nVT  SensorVDDE_IOTx  VDDN  \nVDDE_IO\nVT  Sensor\nDDR  _PLL  \n70  SPEC  CPU  2006  VDD_HT  IOzone\nDDR  _PLL  \nSE_PLL02  Power  domain  (unit:  W)13  \nSE_PLL\nTx  \nBackUp  \ntotalBackUp  \nVDDP  Power  Domain  (Unit:  W)  System  Idle\nRx  \nSYS  _PLL  \nDDR_PHY  total\n9.3.2  Application  Power  Consumption  at  Different  TemperaturesMachine Translated by Google\n45  degrees\nDDR_PHY  VDDN  \nSE_PLL\nVDDN  HT_  PLL  \nVDDIO_DDRVDDP  VDDE_IO\nVT  Sensor\nBackUp  \ntotal45  degrees\nSYS  _PLL  VDD_HT  \nVDDE_IO70  degreesDDR_PHY  DDR  _PLL  Table  9.7  Measured  values  of  power  consumption  at  different  case  temperatures  when  idle\nPower  domain  (unit:  W)  25  degrees\nTable  9.8  Measured  values  of  power  consumption  at  different  case  temperatures  when  running  SPEC  CPU  2006\nTable  9.9  Power  consumption  measurements  at  different  case  temperatures  when  running  LinpackHT_  PLL  SE_PLLVDDP  \nBackUp  \nVDDN  \n45  degreesVDDE_IO\nVDD_HT  VDDIO_DDR\ntotal\nVT  Sensor\nVDDP  \nVDDIO_DDR\n71  70  degrees\nDDR  _PLL  SYS  _PLL  \n70  degrees\nPower  domain  (unit:  W)  25  degreesPower  domain  (unit:  W)  25  degrees(1)  The  system  is  idle\nÿ2ÿSPEC  CPU  2006  \nÿ3ÿLinpack  Machine Translated by Google\n9.5.1  HyperTransport  interface\n9.5.2  DDR  interface9.5  Interface  Electrical  Characteristics9.4  Power  SequencingSYS  _PLL  \nHT_  PLL  \nBackUp  \n72  DDR  _PLL  \nVT  SensorDDR_PHY  \ntotalSE_PLLVDD_HT  \nmodel.There  is  no  special  requirement  for  the  power-on  sequence  of  Loongson  3D5000.  It  is  recommended  to  power  on  the  Core  first,  and  then  power  on  the  IO.\nThe  DDR  interface  is  compatible  with  DDR4  and  complies  with  the  JESD79-4  standard.The  operating  frequency  of  HT1.0  is  200  -  800MHz,  which  complies  with  the  HT1.03a  protocol  specification.HT  interface  is  compatible  with  HT1.0  and  HT3.0.  The  frequency  range  is  200MHz  –  3200MHz.  Support  both  DC  and  AC  work\nThe  operating  frequency  of  HT3.0  is  1000  –  3200MHz,  which  complies  with  the  HT3.0  protocol  specification.Machine Translated by Google\n2.044  \n0.950  A1 4.230  6.874  COMMON  DIMENSIONS  As  follows:\nA2MAX  \n4.130  \n0.850  SYMBOL  \n0.750  A34.330  \n1.840  7.374  A  7.124  MIN  NAME\n2.248  10.1  Package  Dimensions\n(UNITS  OF  MEASURE=MILLIMETER)  \n73  10.  Packaging  informationMachine Translated by Google\n74  1.825  75.500  58.400  \nN  0.200  g  58.500  \naaa  \n0.250  \n1.  DIMENSIONS  ARE  IN  MILLIMETERS.  \n3.  TERMINAL  POSMONS  DESIGNATION  PER  JESD  95.  0.050  ddd  55.000  \nfff  AND\n1.000  58.600  \nE1\n1.750  It  is\nNOTE:  75.300  \n0.350  f  \n2.  ALL  DIMENSIONS  AND  TOLERANCE  CONFORM  TO  ASME  Y14.5M-2009.  75.400  \n0.250  ccc  \n4129  eee  D  \n71.750  D1Machine Translated by Google\nSee  Appendix  1  for  the  chip  pin  distribution  diagram.10.2  Signal  location  distribution\n75  Machine Translated by Google\n1)  Anchoring  point:  \x7f;\n3)  Special  signs:  A,  B,  C,  D,  E,  F,  G,  H,  X,  V  are  the  manufacturer\'s  information  or  the  manufacturer\'s  logo.Loongson  3D5000  naming  rules  are  as  follows:\n2)  Device  identification  number  (PIN):  LS3D5000.Version  ID:  5000\n76  11.2  3D5000  chip  (example)11.1  General  identification\nLS  3D  5000  \nLoongson  logoSeries:  3D11.  Product  identificationMachine Translated by Google\nTBD  \nTBD  12.2  Schematic  Checklist12.1  Layout  Design  Description\n77  12.  Layout  and  schematic  checklistMachine Translated by Google\n78  13.  OtherMachine Translated by Google\nPlease  obtain  related  appendices  from  engineers.\nPlease  obtain  related  appendices  from  engineers.Appendix  1:  Chip  Pinout\nAppendix  2:  Internal  delay  data  of  chip  pins\n79  Machine Translated by Google\n80  Address:  Building  2,  Loongson  Industrial  Park,  Zhongguancun  Environmental  Protection  Technology  Demonstration  Park,  Wenquan  Town,  Haidian  District,  Beijing\nContact  email:  service@loongson.cn  \nCompany  website:  http://www.loongson.cn\nLoongnix  Community:  http://www.loongnix.orgZip  code:  100095\nDownload  URL:  http://ftp.loongnix.org/Company  Fax:  010-62600826\nContact  number:  010-62546668Loongson  Technology  Co.,  Ltd.Machine Translated by Google\n'}]
!==============================================================================!
### Component Summary: Loongson 3D5000 Processor (LSTC512A0)

#### Key Specifications:
- **Voltage Ratings**: 
  - Core Voltage: 1.1V - 1.4V
  - I/O Voltage: 1.0V - 1.9V
  - DDR4 I/O Voltage: 1.0V
  - HT IO Voltage: 1.1V - 1.4V
- **Current Ratings**: 
  - Maximum Power Consumption: 160W at 2.0GHz
- **Power Consumption**: 
  - Typical power consumption varies based on application and load conditions, with specific measurements provided for different scenarios (e.g., SPEC CPU 2006).
- **Operating Temperature Range**: 
  - Commercial Grade: 0°C to 70°C
- **Package Type**: 
  - FCLGA-4129 (4129-pin plastic package)
- **Special Features**: 
  - 32-core architecture with a main frequency of 2.0GHz.
  - Supports ECC (Error-Correcting Code) memory.
  - Dynamic voltage and frequency scaling.
  - Integrated memory controller supporting DDR4-3200.
  - Multiple high-speed interconnects (HyperTransport).
  - Supports various peripheral interfaces including SPI, UART, and I2C.
- **Moisture Sensitive Level**: 
  - Not specified in the provided data.

#### Description:
The **Loongson 3D5000** is a high-performance 64-bit processor designed for various applications, including high-end embedded systems, desktops, and servers. It features a dual-chip structure, integrating two 3C5000 silicon chips, each containing 16 processor cores, shared cache, and memory controllers. The processor is optimized for low power consumption while delivering high computational performance, making it suitable for demanding applications.

#### Typical Applications:
- **High-Performance Computing**: Ideal for servers and workstations requiring significant processing power.
- **Embedded Systems**: Used in advanced embedded computing applications, including IoT devices and industrial automation.
- **Data Processing**: Suitable for data acquisition systems and real-time data processing tasks.
- **Signal Processing**: Can be utilized in applications requiring intensive signal processing capabilities.
- **Artificial Intelligence**: Supports workloads related to AI and machine learning due to its multi-core architecture and high throughput.

This processor is particularly noted for its ability to handle complex tasks efficiently while maintaining a low power profile, making it a versatile choice for modern computing needs.