/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire [3:0] _03_;
  reg [38:0] _04_;
  wire [2:0] _05_;
  wire [10:0] _06_;
  reg [16:0] _07_;
  wire [15:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [5:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [2:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [23:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [3:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [8:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_23z;
  wire [3:0] celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire [4:0] celloutsig_0_29z;
  wire [7:0] celloutsig_0_2z;
  wire celloutsig_0_38z;
  wire [7:0] celloutsig_0_39z;
  wire celloutsig_0_45z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_60z;
  wire celloutsig_0_62z;
  wire [2:0] celloutsig_0_63z;
  wire [12:0] celloutsig_0_6z;
  wire [2:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [9:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_12z;
  wire [2:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [2:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [3:0] celloutsig_1_4z;
  wire [8:0] celloutsig_1_6z;
  wire [3:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_4z = ~(in_data[93] & _00_);
  assign celloutsig_0_8z = ~(in_data[91] & celloutsig_0_0z[8]);
  assign celloutsig_0_38z = !(celloutsig_0_19z[2] ? celloutsig_0_11z[2] : _01_);
  assign celloutsig_1_12z = !(celloutsig_1_4z[0] ? celloutsig_1_7z[1] : _02_);
  assign celloutsig_0_5z = ~(celloutsig_0_2z[5] | celloutsig_0_1z);
  assign celloutsig_1_2z = ~(in_data[115] ^ in_data[116]);
  assign celloutsig_0_26z = ~(celloutsig_0_16z[14] ^ celloutsig_0_23z);
  assign celloutsig_0_19z = { _03_[3:2], _00_, celloutsig_0_15z } + { celloutsig_0_11z[2:0], celloutsig_0_8z };
  always_ff @(negedge celloutsig_1_19z, posedge clkin_data[96])
    if (clkin_data[96]) _04_ <= 39'h0000000000;
    else _04_ <= { celloutsig_0_6z[8:0], celloutsig_0_16z, celloutsig_0_28z, celloutsig_0_29z };
  reg [2:0] _17_;
  always_ff @(negedge clkin_data[32], negedge clkin_data[128])
    if (!clkin_data[128]) _17_ <= 3'h0;
    else _17_ <= { in_data[111:110], celloutsig_1_8z };
  assign { _05_[2:1], _02_ } = _17_;
  reg [10:0] _18_;
  always_ff @(posedge celloutsig_1_19z, negedge clkin_data[96])
    if (!clkin_data[96]) _18_ <= 11'h000;
    else _18_ <= { celloutsig_0_6z[9:0], celloutsig_0_1z };
  assign { _06_[10:1], _01_ } = _18_;
  always_ff @(negedge celloutsig_1_19z, negedge clkin_data[96])
    if (!clkin_data[96]) _07_ <= 17'h00000;
    else _07_ <= { celloutsig_0_11z[4:0], celloutsig_0_21z, celloutsig_0_18z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_2z };
  reg [2:0] _20_;
  always_ff @(posedge celloutsig_1_19z, posedge clkin_data[96])
    if (clkin_data[96]) _20_ <= 3'h0;
    else _20_ <= { in_data[1:0], celloutsig_0_1z };
  assign { _03_[3:2], _00_ } = _20_;
  assign celloutsig_0_0z = in_data[17:2] & in_data[31:16];
  assign celloutsig_0_7z = celloutsig_0_2z[5:3] / { 1'h1, celloutsig_0_0z[8], celloutsig_0_5z };
  assign celloutsig_0_16z = { in_data[81:77], celloutsig_0_0z, celloutsig_0_14z } / { 1'h1, celloutsig_0_6z[5:3], _03_[3:2], _00_, celloutsig_0_15z, _06_[10:1], _01_, celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_1z };
  assign celloutsig_0_62z = _04_[38:35] <= { celloutsig_0_39z[5:3], celloutsig_0_45z };
  assign celloutsig_0_1z = ! in_data[65:63];
  assign celloutsig_0_17z = ! { celloutsig_0_2z[4:1], celloutsig_0_5z };
  assign celloutsig_0_18z = ! { celloutsig_0_2z[3:1], _03_[3:2], _00_, _03_[3:2], _00_, celloutsig_0_15z, celloutsig_0_17z, celloutsig_0_14z, celloutsig_0_5z };
  assign celloutsig_0_23z = ! { _03_[3], celloutsig_0_17z, celloutsig_0_21z, celloutsig_0_12z, celloutsig_0_8z };
  assign celloutsig_1_0z = in_data[140] & ~(in_data[121]);
  assign celloutsig_0_25z = celloutsig_0_14z[1] & ~(celloutsig_0_24z[0]);
  assign celloutsig_0_63z = { celloutsig_0_18z, celloutsig_0_12z, celloutsig_0_18z } % { 1'h1, celloutsig_0_28z, celloutsig_0_60z };
  assign celloutsig_1_1z = in_data[144:142] % { 1'h1, in_data[97:96] };
  assign celloutsig_1_6z = { in_data[180:176], celloutsig_1_1z, celloutsig_1_0z } % { 1'h1, in_data[163:158], celloutsig_1_0z, celloutsig_1_3z };
  assign celloutsig_0_2z = { in_data[40:34], celloutsig_0_1z } % { 1'h1, celloutsig_0_0z[7:1] };
  assign celloutsig_0_20z = in_data[77:69] % { 1'h1, celloutsig_0_2z[6:0], celloutsig_0_10z };
  assign celloutsig_0_24z = celloutsig_0_11z[4:1] % { 1'h1, celloutsig_0_11z[3:2], in_data[0] };
  assign celloutsig_0_6z = { celloutsig_0_0z[11:0], celloutsig_0_5z } * { in_data[72:65], _03_[3:2], _00_, celloutsig_0_1z, celloutsig_0_4z };
  assign celloutsig_1_8z = { in_data[144:110], celloutsig_1_2z } !== { in_data[151:134], celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_0_10z = celloutsig_0_9z[3:0] !== { celloutsig_0_7z[2], celloutsig_0_7z };
  assign celloutsig_0_27z = { celloutsig_0_9z, celloutsig_0_25z } !== { _06_[2:1], _01_, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_24z, celloutsig_0_26z, celloutsig_0_10z };
  assign celloutsig_1_4z = ~ in_data[134:131];
  assign celloutsig_1_18z = ~ celloutsig_1_4z[2:0];
  assign celloutsig_0_28z = & celloutsig_0_16z[12:8];
  assign celloutsig_1_19z = celloutsig_1_12z & celloutsig_1_18z[1];
  assign celloutsig_1_3z = | in_data[151:133];
  assign celloutsig_0_12z = | celloutsig_0_2z[4:0];
  assign celloutsig_0_21z = | celloutsig_0_20z[8:3];
  assign celloutsig_0_45z = ~^ celloutsig_0_6z[7:5];
  assign celloutsig_0_60z = ~^ { celloutsig_0_20z[0], celloutsig_0_18z, celloutsig_0_1z };
  assign celloutsig_0_39z = _07_[11:4] >> { _07_[8:4], celloutsig_0_12z, celloutsig_0_38z, celloutsig_0_27z };
  assign celloutsig_1_7z = { celloutsig_1_0z, celloutsig_1_1z } << celloutsig_1_4z;
  assign celloutsig_0_11z = celloutsig_0_2z[6:1] << { celloutsig_0_2z[7:5], celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_8z };
  assign celloutsig_0_29z = celloutsig_0_16z[7:3] << celloutsig_0_20z[5:1];
  assign celloutsig_0_9z = { celloutsig_0_6z[9:1], celloutsig_0_4z } >> { celloutsig_0_2z[7:1], celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_5z };
  assign celloutsig_0_14z = celloutsig_0_9z[6:4] >>> celloutsig_0_7z;
  assign celloutsig_0_15z = ~((celloutsig_0_7z[0] & celloutsig_0_11z[2]) | celloutsig_0_14z[2]);
  assign _03_[1:0] = { _00_, celloutsig_0_15z };
  assign _05_[0] = _02_;
  assign _06_[0] = _01_;
  assign { out_data[130:128], out_data[96], out_data[32], out_data[2:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_62z, celloutsig_0_63z };
endmodule
