# MIPS-CPU-Verilog
 implement the MIPS design found below this is a single clock cycle implementation, no pipelining
