#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Tue Mar 12 15:22:02 2019
# Process ID: 16672
# Current directory: D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13468 D:\Documents HDD\School\Cmpe 125\Cmpe 125 Projects\4-bit_comb_mult\4-bit_comb_mult.xpr
# Log file: D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/vivado.log
# Journal file: D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 827.602 ; gain = 76.227
set_property top tb_four_bit_combo_mult [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_four_bit_combo_mult' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_four_bit_combo_mult_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/new/AND.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4_bit_CLA_Adder/4_bit_CLA_Adder.srcs/sources_1/new/CLA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/new/Shift_and_zero_pad.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Shift_and_zero_pad
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4_bit_CLA_Adder/4_bit_CLA_Adder.srcs/sources_1/new/XOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module XOR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/new/eight_bit_CLA_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eight_bit_CLA_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4_bit_CLA_Adder/4_bit_CLA_Adder.srcs/sources_1/new/four_bit_CLA_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module four_bit_CLA_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4_bit_CLA_Adder/4_bit_CLA_Adder.srcs/sources_1/new/half_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/new/four_bit_comb_mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module four_bit_comb_mult
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/new/D_reg_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_reg_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/new/two_stage_pipeline_mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module two_stage_pipeline_mult
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4_bit_CLA_Adder/4_bit_CLA_Adder.srcs/sources_1/new/clk_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/new/state_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module state_register
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/new/two_stage_pipeline_mult_fpga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module two_stage_pipeline_mult_fpga
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/imports/Cmpe 125 Projects/4_bit_CLA_Adder/4_bit_CLA_Adder.srcs/sources_1/new/led_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/imports/new/bcd_to_7seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bcd_to_7seg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/new/button_debouncer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module button_debouncer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/new/eight_bit_binary_to_decimal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eight_bit_binary_to_decimal
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sim_1/new/tb_four_bit_combo_mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_four_bit_combo_mult
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sim_1/new/tb_eight_bit_CLA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_eight_bit_CLA
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sim_1/new/tb_four_bit_mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_four_bit_mult
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sim_1/new/tb_D_reg_clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_D_reg_clock
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto ee1fe6eaa77249e5b86c9c5300f10f42 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_four_bit_combo_mult_behav xil_defaultlib.tb_four_bit_combo_mult xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.AND
Compiling module xil_defaultlib.Shift_and_zero_pad
Compiling module xil_defaultlib.half_adder
Compiling module xil_defaultlib.CLA
Compiling module xil_defaultlib.XOR
Compiling module xil_defaultlib.four_bit_CLA_Adder
Compiling module xil_defaultlib.eight_bit_CLA_Adder
Compiling module xil_defaultlib.four_bit_comb_mult
Compiling module xil_defaultlib.tb_four_bit_combo_mult
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_four_bit_combo_mult_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source D:/Documents -notrace
invalid command name "%"
    while executing
"% Total    % Received % Xferd  Average Speed   Time    Time     Time  Current"
    (file "D:/Documents" line 1)
INFO: [Common 17-206] Exiting Webtalk at Tue Mar 12 15:23:12 2019...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 845.758 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_four_bit_combo_mult_behav -key {Behavioral:sim_1:Functional:tb_four_bit_combo_mult} -tclbatch {tb_four_bit_combo_mult.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_four_bit_combo_mult.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Simulation Fnished
$finish called at time : 128512 ps : File "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sim_1/new/tb_four_bit_combo_mult.v" Line 51
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_four_bit_combo_mult_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 860.059 ; gain = 14.301
set_property top tb_D_reg_clock [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_D_reg_clock' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_D_reg_clock_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/new/AND.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4_bit_CLA_Adder/4_bit_CLA_Adder.srcs/sources_1/new/CLA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/new/Shift_and_zero_pad.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Shift_and_zero_pad
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4_bit_CLA_Adder/4_bit_CLA_Adder.srcs/sources_1/new/XOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module XOR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/new/eight_bit_CLA_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eight_bit_CLA_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4_bit_CLA_Adder/4_bit_CLA_Adder.srcs/sources_1/new/four_bit_CLA_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module four_bit_CLA_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4_bit_CLA_Adder/4_bit_CLA_Adder.srcs/sources_1/new/half_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/new/four_bit_comb_mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module four_bit_comb_mult
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/new/D_reg_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_reg_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/new/two_stage_pipeline_mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module two_stage_pipeline_mult
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4_bit_CLA_Adder/4_bit_CLA_Adder.srcs/sources_1/new/clk_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/new/state_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module state_register
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/new/two_stage_pipeline_mult_fpga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module two_stage_pipeline_mult_fpga
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/imports/Cmpe 125 Projects/4_bit_CLA_Adder/4_bit_CLA_Adder.srcs/sources_1/new/led_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/imports/new/bcd_to_7seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bcd_to_7seg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/new/button_debouncer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module button_debouncer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/new/eight_bit_binary_to_decimal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eight_bit_binary_to_decimal
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sim_1/new/tb_four_bit_combo_mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_four_bit_combo_mult
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sim_1/new/tb_eight_bit_CLA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_eight_bit_CLA
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sim_1/new/tb_four_bit_mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_four_bit_mult
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sim_1/new/tb_D_reg_clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_D_reg_clock
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto ee1fe6eaa77249e5b86c9c5300f10f42 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_D_reg_clock_behav xil_defaultlib.tb_D_reg_clock xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.D_reg_clk(Data_width=4)
Compiling module xil_defaultlib.AND
Compiling module xil_defaultlib.Shift_and_zero_pad
Compiling module xil_defaultlib.half_adder
Compiling module xil_defaultlib.CLA
Compiling module xil_defaultlib.XOR
Compiling module xil_defaultlib.four_bit_CLA_Adder
Compiling module xil_defaultlib.eight_bit_CLA_Adder
Compiling module xil_defaultlib.state_register
Compiling module xil_defaultlib.D_reg_clk
Compiling module xil_defaultlib.two_stage_pipeline_mult
Compiling module xil_defaultlib.tb_D_reg_clock
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_D_reg_clock_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_D_reg_clock_behav -key {Behavioral:sim_1:Functional:tb_D_reg_clock} -tclbatch {tb_D_reg_clock.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_D_reg_clock.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_D_reg_clock_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_D_reg_clock' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_D_reg_clock_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/new/AND.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4_bit_CLA_Adder/4_bit_CLA_Adder.srcs/sources_1/new/CLA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/new/Shift_and_zero_pad.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Shift_and_zero_pad
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4_bit_CLA_Adder/4_bit_CLA_Adder.srcs/sources_1/new/XOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module XOR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/new/eight_bit_CLA_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eight_bit_CLA_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4_bit_CLA_Adder/4_bit_CLA_Adder.srcs/sources_1/new/four_bit_CLA_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module four_bit_CLA_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4_bit_CLA_Adder/4_bit_CLA_Adder.srcs/sources_1/new/half_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/new/four_bit_comb_mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module four_bit_comb_mult
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/new/D_reg_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_reg_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/new/two_stage_pipeline_mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module two_stage_pipeline_mult
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4_bit_CLA_Adder/4_bit_CLA_Adder.srcs/sources_1/new/clk_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/new/state_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module state_register
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/new/two_stage_pipeline_mult_fpga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module two_stage_pipeline_mult_fpga
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/imports/Cmpe 125 Projects/4_bit_CLA_Adder/4_bit_CLA_Adder.srcs/sources_1/new/led_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/imports/new/bcd_to_7seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bcd_to_7seg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/new/button_debouncer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module button_debouncer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/new/eight_bit_binary_to_decimal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eight_bit_binary_to_decimal
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sim_1/new/tb_four_bit_combo_mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_four_bit_combo_mult
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sim_1/new/tb_eight_bit_CLA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_eight_bit_CLA
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sim_1/new/tb_four_bit_mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_four_bit_mult
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sim_1/new/tb_D_reg_clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_D_reg_clock
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto ee1fe6eaa77249e5b86c9c5300f10f42 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_D_reg_clock_behav xil_defaultlib.tb_D_reg_clock xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.D_reg_clk(Data_width=4)
Compiling module xil_defaultlib.AND
Compiling module xil_defaultlib.Shift_and_zero_pad
Compiling module xil_defaultlib.half_adder
Compiling module xil_defaultlib.CLA
Compiling module xil_defaultlib.XOR
Compiling module xil_defaultlib.four_bit_CLA_Adder
Compiling module xil_defaultlib.eight_bit_CLA_Adder
Compiling module xil_defaultlib.state_register
Compiling module xil_defaultlib.D_reg_clk
Compiling module xil_defaultlib.two_stage_pipeline_mult
Compiling module xil_defaultlib.tb_D_reg_clock
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_D_reg_clock_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_D_reg_clock' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_D_reg_clock_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/new/AND.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4_bit_CLA_Adder/4_bit_CLA_Adder.srcs/sources_1/new/CLA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/new/Shift_and_zero_pad.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Shift_and_zero_pad
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4_bit_CLA_Adder/4_bit_CLA_Adder.srcs/sources_1/new/XOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module XOR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/new/eight_bit_CLA_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eight_bit_CLA_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4_bit_CLA_Adder/4_bit_CLA_Adder.srcs/sources_1/new/four_bit_CLA_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module four_bit_CLA_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4_bit_CLA_Adder/4_bit_CLA_Adder.srcs/sources_1/new/half_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/new/four_bit_comb_mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module four_bit_comb_mult
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/new/D_reg_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_reg_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/new/two_stage_pipeline_mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module two_stage_pipeline_mult
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4_bit_CLA_Adder/4_bit_CLA_Adder.srcs/sources_1/new/clk_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/new/state_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module state_register
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/new/two_stage_pipeline_mult_fpga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module two_stage_pipeline_mult_fpga
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/imports/Cmpe 125 Projects/4_bit_CLA_Adder/4_bit_CLA_Adder.srcs/sources_1/new/led_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/imports/new/bcd_to_7seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bcd_to_7seg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/new/button_debouncer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module button_debouncer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/new/eight_bit_binary_to_decimal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eight_bit_binary_to_decimal
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sim_1/new/tb_four_bit_combo_mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_four_bit_combo_mult
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sim_1/new/tb_eight_bit_CLA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_eight_bit_CLA
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sim_1/new/tb_four_bit_mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_four_bit_mult
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sim_1/new/tb_D_reg_clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_D_reg_clock
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto ee1fe6eaa77249e5b86c9c5300f10f42 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_D_reg_clock_behav xil_defaultlib.tb_D_reg_clock xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.D_reg_clk(Data_width=4)
Compiling module xil_defaultlib.AND
Compiling module xil_defaultlib.Shift_and_zero_pad
Compiling module xil_defaultlib.half_adder
Compiling module xil_defaultlib.CLA
Compiling module xil_defaultlib.XOR
Compiling module xil_defaultlib.four_bit_CLA_Adder
Compiling module xil_defaultlib.eight_bit_CLA_Adder
Compiling module xil_defaultlib.state_register
Compiling module xil_defaultlib.D_reg_clk
Compiling module xil_defaultlib.two_stage_pipeline_mult
Compiling module xil_defaultlib.tb_D_reg_clock
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_D_reg_clock_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_D_reg_clock' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_D_reg_clock_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/new/AND.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4_bit_CLA_Adder/4_bit_CLA_Adder.srcs/sources_1/new/CLA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/new/Shift_and_zero_pad.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Shift_and_zero_pad
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4_bit_CLA_Adder/4_bit_CLA_Adder.srcs/sources_1/new/XOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module XOR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/new/eight_bit_CLA_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eight_bit_CLA_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4_bit_CLA_Adder/4_bit_CLA_Adder.srcs/sources_1/new/four_bit_CLA_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module four_bit_CLA_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4_bit_CLA_Adder/4_bit_CLA_Adder.srcs/sources_1/new/half_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/new/four_bit_comb_mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module four_bit_comb_mult
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/new/D_reg_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_reg_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/new/two_stage_pipeline_mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module two_stage_pipeline_mult
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4_bit_CLA_Adder/4_bit_CLA_Adder.srcs/sources_1/new/clk_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/new/state_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module state_register
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/new/two_stage_pipeline_mult_fpga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module two_stage_pipeline_mult_fpga
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/imports/Cmpe 125 Projects/4_bit_CLA_Adder/4_bit_CLA_Adder.srcs/sources_1/new/led_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/imports/new/bcd_to_7seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bcd_to_7seg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/new/button_debouncer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module button_debouncer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/new/eight_bit_binary_to_decimal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eight_bit_binary_to_decimal
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sim_1/new/tb_four_bit_combo_mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_four_bit_combo_mult
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sim_1/new/tb_eight_bit_CLA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_eight_bit_CLA
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sim_1/new/tb_four_bit_mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_four_bit_mult
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sim_1/new/tb_D_reg_clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_D_reg_clock
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto ee1fe6eaa77249e5b86c9c5300f10f42 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_D_reg_clock_behav xil_defaultlib.tb_D_reg_clock xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.D_reg_clk(Data_width=4)
Compiling module xil_defaultlib.AND
Compiling module xil_defaultlib.Shift_and_zero_pad
Compiling module xil_defaultlib.half_adder
Compiling module xil_defaultlib.CLA
Compiling module xil_defaultlib.XOR
Compiling module xil_defaultlib.four_bit_CLA_Adder
Compiling module xil_defaultlib.eight_bit_CLA_Adder
Compiling module xil_defaultlib.state_register
Compiling module xil_defaultlib.D_reg_clk
Compiling module xil_defaultlib.two_stage_pipeline_mult
Compiling module xil_defaultlib.tb_D_reg_clock
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_D_reg_clock_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_D_reg_clock' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_D_reg_clock_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/new/AND.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4_bit_CLA_Adder/4_bit_CLA_Adder.srcs/sources_1/new/CLA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/new/Shift_and_zero_pad.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Shift_and_zero_pad
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4_bit_CLA_Adder/4_bit_CLA_Adder.srcs/sources_1/new/XOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module XOR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/new/eight_bit_CLA_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eight_bit_CLA_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4_bit_CLA_Adder/4_bit_CLA_Adder.srcs/sources_1/new/four_bit_CLA_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module four_bit_CLA_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4_bit_CLA_Adder/4_bit_CLA_Adder.srcs/sources_1/new/half_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/new/four_bit_comb_mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module four_bit_comb_mult
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/new/D_reg_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_reg_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/new/two_stage_pipeline_mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module two_stage_pipeline_mult
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4_bit_CLA_Adder/4_bit_CLA_Adder.srcs/sources_1/new/clk_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/new/state_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module state_register
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/new/two_stage_pipeline_mult_fpga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module two_stage_pipeline_mult_fpga
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/imports/Cmpe 125 Projects/4_bit_CLA_Adder/4_bit_CLA_Adder.srcs/sources_1/new/led_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/imports/new/bcd_to_7seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bcd_to_7seg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/new/button_debouncer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module button_debouncer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/new/eight_bit_binary_to_decimal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eight_bit_binary_to_decimal
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sim_1/new/tb_four_bit_combo_mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_four_bit_combo_mult
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sim_1/new/tb_eight_bit_CLA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_eight_bit_CLA
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sim_1/new/tb_four_bit_mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_four_bit_mult
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sim_1/new/tb_D_reg_clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_D_reg_clock
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto ee1fe6eaa77249e5b86c9c5300f10f42 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_D_reg_clock_behav xil_defaultlib.tb_D_reg_clock xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.D_reg_clk(Data_width=4)
Compiling module xil_defaultlib.AND
Compiling module xil_defaultlib.Shift_and_zero_pad
Compiling module xil_defaultlib.half_adder
Compiling module xil_defaultlib.CLA
Compiling module xil_defaultlib.XOR
Compiling module xil_defaultlib.four_bit_CLA_Adder
Compiling module xil_defaultlib.eight_bit_CLA_Adder
Compiling module xil_defaultlib.state_register
Compiling module xil_defaultlib.D_reg_clk
Compiling module xil_defaultlib.two_stage_pipeline_mult
Compiling module xil_defaultlib.tb_D_reg_clock
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_D_reg_clock_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_D_reg_clock' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_D_reg_clock_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/new/AND.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4_bit_CLA_Adder/4_bit_CLA_Adder.srcs/sources_1/new/CLA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/new/Shift_and_zero_pad.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Shift_and_zero_pad
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4_bit_CLA_Adder/4_bit_CLA_Adder.srcs/sources_1/new/XOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module XOR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/new/eight_bit_CLA_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eight_bit_CLA_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4_bit_CLA_Adder/4_bit_CLA_Adder.srcs/sources_1/new/four_bit_CLA_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module four_bit_CLA_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4_bit_CLA_Adder/4_bit_CLA_Adder.srcs/sources_1/new/half_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/new/four_bit_comb_mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module four_bit_comb_mult
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/new/D_reg_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_reg_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/new/two_stage_pipeline_mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module two_stage_pipeline_mult
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4_bit_CLA_Adder/4_bit_CLA_Adder.srcs/sources_1/new/clk_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/new/state_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module state_register
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/new/two_stage_pipeline_mult_fpga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module two_stage_pipeline_mult_fpga
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/imports/Cmpe 125 Projects/4_bit_CLA_Adder/4_bit_CLA_Adder.srcs/sources_1/new/led_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/imports/new/bcd_to_7seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bcd_to_7seg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/new/button_debouncer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module button_debouncer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/new/eight_bit_binary_to_decimal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eight_bit_binary_to_decimal
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sim_1/new/tb_four_bit_combo_mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_four_bit_combo_mult
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sim_1/new/tb_eight_bit_CLA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_eight_bit_CLA
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sim_1/new/tb_four_bit_mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_four_bit_mult
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sim_1/new/tb_D_reg_clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_D_reg_clock
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto ee1fe6eaa77249e5b86c9c5300f10f42 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_D_reg_clock_behav xil_defaultlib.tb_D_reg_clock xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.D_reg_clk(Data_width=4)
Compiling module xil_defaultlib.AND
Compiling module xil_defaultlib.Shift_and_zero_pad
Compiling module xil_defaultlib.half_adder
Compiling module xil_defaultlib.CLA
Compiling module xil_defaultlib.XOR
Compiling module xil_defaultlib.four_bit_CLA_Adder
Compiling module xil_defaultlib.eight_bit_CLA_Adder
Compiling module xil_defaultlib.state_register
Compiling module xil_defaultlib.D_reg_clk
Compiling module xil_defaultlib.two_stage_pipeline_mult
Compiling module xil_defaultlib.tb_D_reg_clock
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_D_reg_clock_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Mar 12 16:27:56 2019...
