// Seed: 1561632070
module module_0 (
    id_1
);
  output supply0 id_1;
  parameter id_2 = 1;
  assign id_1 = -1 ? (1'b0) : id_2 ? -1 : -1;
  logic id_3;
  ;
  parameter id_4 = id_2 << id_2;
  assign module_1.id_1 = 0;
  wire id_5;
  assign id_3 = -1;
endmodule
module module_1 #(
    parameter id_1 = 32'd24,
    parameter id_3 = 32'd88
) (
    _id_1,
    id_2,
    _id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  inout wire id_5;
  output logic [7:0] id_4;
  module_0 modCall_1 (id_5);
  inout wire _id_3;
  output wire id_2;
  inout wire _id_1;
  assign id_4[id_1+:id_3] = -1;
endmodule
