{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1539167375610 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1539167375611 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 10 07:29:35 2018 " "Processing started: Wed Oct 10 07:29:35 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1539167375611 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1539167375611 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Traffic_Light -c Traffic_Light " "Command: quartus_map --read_settings_files=on --write_settings_files=off Traffic_Light -c Traffic_Light" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1539167375611 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1539167376000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "traffic_light_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file traffic_light_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 traffic_light_top-archTop " "Found design unit 1: traffic_light_top-archTop" {  } { { "traffic_light_top.vhd" "" { Text "C:/Users/HsMatheus/Desktop/Ultimo Clone/INE5406-Sistemas-Digitais/Sistema_de_Um_Semáforo_Para_Controle_de_Um_Cruzamento_-_Alan_Djon_Ludke_e_Matheus_Henrique_Schaly/VHDL/traffic_light_top.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539167376995 ""} { "Info" "ISGN_ENTITY_NAME" "1 traffic_light_top " "Found entity 1: traffic_light_top" {  } { { "traffic_light_top.vhd" "" { Text "C:/Users/HsMatheus/Desktop/Ultimo Clone/INE5406-Sistemas-Digitais/Sistema_de_Um_Semáforo_Para_Controle_de_Um_Cruzamento_-_Alan_Djon_Ludke_e_Matheus_Henrique_Schaly/VHDL/traffic_light_top.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539167376995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1539167376995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_n_bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder_n_bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder_n_bits-archAdder " "Found design unit 1: adder_n_bits-archAdder" {  } { { "adder_n_bits.vhd" "" { Text "C:/Users/HsMatheus/Desktop/Ultimo Clone/INE5406-Sistemas-Digitais/Sistema_de_Um_Semáforo_Para_Controle_de_Um_Cruzamento_-_Alan_Djon_Ludke_e_Matheus_Henrique_Schaly/VHDL/adder_n_bits.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539167377004 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder_n_bits " "Found entity 1: adder_n_bits" {  } { { "adder_n_bits.vhd" "" { Text "C:/Users/HsMatheus/Desktop/Ultimo Clone/INE5406-Sistemas-Digitais/Sistema_de_Um_Semáforo_Para_Controle_de_Um_Cruzamento_-_Alan_Djon_Ludke_e_Matheus_Henrique_Schaly/VHDL/adder_n_bits.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539167377004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1539167377004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BC-archBC " "Found design unit 1: BC-archBC" {  } { { "BC.vhd" "" { Text "C:/Users/HsMatheus/Desktop/Ultimo Clone/INE5406-Sistemas-Digitais/Sistema_de_Um_Semáforo_Para_Controle_de_Um_Cruzamento_-_Alan_Djon_Ludke_e_Matheus_Henrique_Schaly/VHDL/BC.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539167377018 ""} { "Info" "ISGN_ENTITY_NAME" "1 BC " "Found entity 1: BC" {  } { { "BC.vhd" "" { Text "C:/Users/HsMatheus/Desktop/Ultimo Clone/INE5406-Sistemas-Digitais/Sistema_de_Um_Semáforo_Para_Controle_de_Um_Cruzamento_-_Alan_Djon_Ludke_e_Matheus_Henrique_Schaly/VHDL/BC.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539167377018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1539167377018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_n_bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_n_bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_n_bits-archRegister " "Found design unit 1: register_n_bits-archRegister" {  } { { "register_n_bits.vhd" "" { Text "C:/Users/HsMatheus/Desktop/Ultimo Clone/INE5406-Sistemas-Digitais/Sistema_de_Um_Semáforo_Para_Controle_de_Um_Cruzamento_-_Alan_Djon_Ludke_e_Matheus_Henrique_Schaly/VHDL/register_n_bits.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539167377024 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_n_bits " "Found entity 1: register_n_bits" {  } { { "register_n_bits.vhd" "" { Text "C:/Users/HsMatheus/Desktop/Ultimo Clone/INE5406-Sistemas-Digitais/Sistema_de_Um_Semáforo_Para_Controle_de_Um_Cruzamento_-_Alan_Djon_Ludke_e_Matheus_Henrique_Schaly/VHDL/register_n_bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539167377024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1539167377024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compareifequal_n_bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file compareifequal_n_bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 compareIfEqual_n_bits-archCompareIfEqual " "Found design unit 1: compareIfEqual_n_bits-archCompareIfEqual" {  } { { "compareIfEqual_n_bits.vhd" "" { Text "C:/Users/HsMatheus/Desktop/Ultimo Clone/INE5406-Sistemas-Digitais/Sistema_de_Um_Semáforo_Para_Controle_de_Um_Cruzamento_-_Alan_Djon_Ludke_e_Matheus_Henrique_Schaly/VHDL/compareIfEqual_n_bits.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539167377038 ""} { "Info" "ISGN_ENTITY_NAME" "1 compareIfEqual_n_bits " "Found entity 1: compareIfEqual_n_bits" {  } { { "compareIfEqual_n_bits.vhd" "" { Text "C:/Users/HsMatheus/Desktop/Ultimo Clone/INE5406-Sistemas-Digitais/Sistema_de_Um_Semáforo_Para_Controle_de_Um_Cruzamento_-_Alan_Djon_Ludke_e_Matheus_Henrique_Schaly/VHDL/compareIfEqual_n_bits.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539167377038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1539167377038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BO-archBO " "Found design unit 1: BO-archBO" {  } { { "BO.vhd" "" { Text "C:/Users/HsMatheus/Desktop/Ultimo Clone/INE5406-Sistemas-Digitais/Sistema_de_Um_Semáforo_Para_Controle_de_Um_Cruzamento_-_Alan_Djon_Ludke_e_Matheus_Henrique_Schaly/VHDL/BO.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539167377057 ""} { "Info" "ISGN_ENTITY_NAME" "1 BO " "Found entity 1: BO" {  } { { "BO.vhd" "" { Text "C:/Users/HsMatheus/Desktop/Ultimo Clone/INE5406-Sistemas-Digitais/Sistema_de_Um_Semáforo_Para_Controle_de_Um_Cruzamento_-_Alan_Djon_Ludke_e_Matheus_Henrique_Schaly/VHDL/BO.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539167377057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1539167377057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x1_n_bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2x1_n_bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2x1_n_bits-archMux " "Found design unit 1: mux2x1_n_bits-archMux" {  } { { "mux2x1_n_bits.vhd" "" { Text "C:/Users/HsMatheus/Desktop/Ultimo Clone/INE5406-Sistemas-Digitais/Sistema_de_Um_Semáforo_Para_Controle_de_Um_Cruzamento_-_Alan_Djon_Ludke_e_Matheus_Henrique_Schaly/VHDL/mux2x1_n_bits.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539167377064 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2x1_n_bits " "Found entity 1: mux2x1_n_bits" {  } { { "mux2x1_n_bits.vhd" "" { Text "C:/Users/HsMatheus/Desktop/Ultimo Clone/INE5406-Sistemas-Digitais/Sistema_de_Um_Semáforo_Para_Controle_de_Um_Cruzamento_-_Alan_Djon_Ludke_e_Matheus_Henrique_Schaly/VHDL/mux2x1_n_bits.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539167377064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1539167377064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4x1_n_bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux4x1_n_bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4x1_n_bits-archMux " "Found design unit 1: mux4x1_n_bits-archMux" {  } { { "mux4x1_n_bits.vhd" "" { Text "C:/Users/HsMatheus/Desktop/Ultimo Clone/INE5406-Sistemas-Digitais/Sistema_de_Um_Semáforo_Para_Controle_de_Um_Cruzamento_-_Alan_Djon_Ludke_e_Matheus_Henrique_Schaly/VHDL/mux4x1_n_bits.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539167377069 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux4x1_n_bits " "Found entity 1: mux4x1_n_bits" {  } { { "mux4x1_n_bits.vhd" "" { Text "C:/Users/HsMatheus/Desktop/Ultimo Clone/INE5406-Sistemas-Digitais/Sistema_de_Um_Semáforo_Para_Controle_de_Um_Cruzamento_-_Alan_Djon_Ludke_e_Matheus_Henrique_Schaly/VHDL/mux4x1_n_bits.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539167377069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1539167377069 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "traffic_light_top " "Elaborating entity \"traffic_light_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1539167377109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BC BC:bc_map " "Elaborating entity \"BC\" for hierarchy \"BC:bc_map\"" {  } { { "traffic_light_top.vhd" "bc_map" { Text "C:/Users/HsMatheus/Desktop/Ultimo Clone/INE5406-Sistemas-Digitais/Sistema_de_Um_Semáforo_Para_Controle_de_Um_Cruzamento_-_Alan_Djon_Ludke_e_Matheus_Henrique_Schaly/VHDL/traffic_light_top.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539167377198 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "currentState BC.vhd(26) " "VHDL Process Statement warning at BC.vhd(26): signal \"currentState\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BC.vhd" "" { Text "C:/Users/HsMatheus/Desktop/Ultimo Clone/INE5406-Sistemas-Digitais/Sistema_de_Um_Semáforo_Para_Controle_de_Um_Cruzamento_-_Alan_Djon_Ludke_e_Matheus_Henrique_Schaly/VHDL/BC.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1539167377199 "|traffic_light_top|BC:bc_map"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "currentState BC.vhd(27) " "VHDL Process Statement warning at BC.vhd(27): signal \"currentState\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BC.vhd" "" { Text "C:/Users/HsMatheus/Desktop/Ultimo Clone/INE5406-Sistemas-Digitais/Sistema_de_Um_Semáforo_Para_Controle_de_Um_Cruzamento_-_Alan_Djon_Ludke_e_Matheus_Henrique_Schaly/VHDL/BC.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1539167377199 "|traffic_light_top|BC:bc_map"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cMuxEW\[0\] BC.vhd(120) " "Inferred latch for \"cMuxEW\[0\]\" at BC.vhd(120)" {  } { { "BC.vhd" "" { Text "C:/Users/HsMatheus/Desktop/Ultimo Clone/INE5406-Sistemas-Digitais/Sistema_de_Um_Semáforo_Para_Controle_de_Um_Cruzamento_-_Alan_Djon_Ludke_e_Matheus_Henrique_Schaly/VHDL/BC.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539167377203 "|traffic_light_top|BC:bc_map"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cMuxEW\[1\] BC.vhd(120) " "Inferred latch for \"cMuxEW\[1\]\" at BC.vhd(120)" {  } { { "BC.vhd" "" { Text "C:/Users/HsMatheus/Desktop/Ultimo Clone/INE5406-Sistemas-Digitais/Sistema_de_Um_Semáforo_Para_Controle_de_Um_Cruzamento_-_Alan_Djon_Ludke_e_Matheus_Henrique_Schaly/VHDL/BC.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539167377203 "|traffic_light_top|BC:bc_map"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cMuxNS\[0\] BC.vhd(102) " "Inferred latch for \"cMuxNS\[0\]\" at BC.vhd(102)" {  } { { "BC.vhd" "" { Text "C:/Users/HsMatheus/Desktop/Ultimo Clone/INE5406-Sistemas-Digitais/Sistema_de_Um_Semáforo_Para_Controle_de_Um_Cruzamento_-_Alan_Djon_Ludke_e_Matheus_Henrique_Schaly/VHDL/BC.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539167377203 "|traffic_light_top|BC:bc_map"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cMuxNS\[1\] BC.vhd(102) " "Inferred latch for \"cMuxNS\[1\]\" at BC.vhd(102)" {  } { { "BC.vhd" "" { Text "C:/Users/HsMatheus/Desktop/Ultimo Clone/INE5406-Sistemas-Digitais/Sistema_de_Um_Semáforo_Para_Controle_de_Um_Cruzamento_-_Alan_Djon_Ludke_e_Matheus_Henrique_Schaly/VHDL/BC.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539167377203 "|traffic_light_top|BC:bc_map"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BO BO:bo_map " "Elaborating entity \"BO\" for hierarchy \"BO:bo_map\"" {  } { { "traffic_light_top.vhd" "bo_map" { Text "C:/Users/HsMatheus/Desktop/Ultimo Clone/INE5406-Sistemas-Digitais/Sistema_de_Um_Semáforo_Para_Controle_de_Um_Cruzamento_-_Alan_Djon_Ludke_e_Matheus_Henrique_Schaly/VHDL/traffic_light_top.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539167377232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_n_bits BO:bo_map\|register_n_bits:Rcktimer " "Elaborating entity \"register_n_bits\" for hierarchy \"BO:bo_map\|register_n_bits:Rcktimer\"" {  } { { "BO.vhd" "Rcktimer" { Text "C:/Users/HsMatheus/Desktop/Ultimo Clone/INE5406-Sistemas-Digitais/Sistema_de_Um_Semáforo_Para_Controle_de_Um_Cruzamento_-_Alan_Djon_Ludke_e_Matheus_Henrique_Schaly/VHDL/BO.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539167377336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_n_bits BO:bo_map\|adder_n_bits:Acktimer " "Elaborating entity \"adder_n_bits\" for hierarchy \"BO:bo_map\|adder_n_bits:Acktimer\"" {  } { { "BO.vhd" "Acktimer" { Text "C:/Users/HsMatheus/Desktop/Ultimo Clone/INE5406-Sistemas-Digitais/Sistema_de_Um_Semáforo_Para_Controle_de_Um_Cruzamento_-_Alan_Djon_Ludke_e_Matheus_Henrique_Schaly/VHDL/BO.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539167377380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compareIfEqual_n_bits BO:bo_map\|compareIfEqual_n_bits:Cs1 " "Elaborating entity \"compareIfEqual_n_bits\" for hierarchy \"BO:bo_map\|compareIfEqual_n_bits:Cs1\"" {  } { { "BO.vhd" "Cs1" { Text "C:/Users/HsMatheus/Desktop/Ultimo Clone/INE5406-Sistemas-Digitais/Sistema_de_Um_Semáforo_Para_Controle_de_Um_Cruzamento_-_Alan_Djon_Ludke_e_Matheus_Henrique_Schaly/VHDL/BO.vhd" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539167377399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_n_bits BO:bo_map\|register_n_bits:Rtime " "Elaborating entity \"register_n_bits\" for hierarchy \"BO:bo_map\|register_n_bits:Rtime\"" {  } { { "BO.vhd" "Rtime" { Text "C:/Users/HsMatheus/Desktop/Ultimo Clone/INE5406-Sistemas-Digitais/Sistema_de_Um_Semáforo_Para_Controle_de_Um_Cruzamento_-_Alan_Djon_Ludke_e_Matheus_Henrique_Schaly/VHDL/BO.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539167377418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_n_bits BO:bo_map\|adder_n_bits:Atime " "Elaborating entity \"adder_n_bits\" for hierarchy \"BO:bo_map\|adder_n_bits:Atime\"" {  } { { "BO.vhd" "Atime" { Text "C:/Users/HsMatheus/Desktop/Ultimo Clone/INE5406-Sistemas-Digitais/Sistema_de_Um_Semáforo_Para_Controle_de_Um_Cruzamento_-_Alan_Djon_Ludke_e_Matheus_Henrique_Schaly/VHDL/BO.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539167377435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compareIfEqual_n_bits BO:bo_map\|compareIfEqual_n_bits:Cs45 " "Elaborating entity \"compareIfEqual_n_bits\" for hierarchy \"BO:bo_map\|compareIfEqual_n_bits:Cs45\"" {  } { { "BO.vhd" "Cs45" { Text "C:/Users/HsMatheus/Desktop/Ultimo Clone/INE5406-Sistemas-Digitais/Sistema_de_Um_Semáforo_Para_Controle_de_Um_Cruzamento_-_Alan_Djon_Ludke_e_Matheus_Henrique_Schaly/VHDL/BO.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539167377451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4x1_n_bits BO:bo_map\|mux4x1_n_bits:MNS " "Elaborating entity \"mux4x1_n_bits\" for hierarchy \"BO:bo_map\|mux4x1_n_bits:MNS\"" {  } { { "BO.vhd" "MNS" { Text "C:/Users/HsMatheus/Desktop/Ultimo Clone/INE5406-Sistemas-Digitais/Sistema_de_Um_Semáforo_Para_Controle_de_Um_Cruzamento_-_Alan_Djon_Ludke_e_Matheus_Henrique_Schaly/VHDL/BO.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539167377477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_n_bits BO:bo_map\|register_n_bits:RNS " "Elaborating entity \"register_n_bits\" for hierarchy \"BO:bo_map\|register_n_bits:RNS\"" {  } { { "BO.vhd" "RNS" { Text "C:/Users/HsMatheus/Desktop/Ultimo Clone/INE5406-Sistemas-Digitais/Sistema_de_Um_Semáforo_Para_Controle_de_Um_Cruzamento_-_Alan_Djon_Ludke_e_Matheus_Henrique_Schaly/VHDL/BO.vhd" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539167377495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x1_n_bits BO:bo_map\|mux2x1_n_bits:MP " "Elaborating entity \"mux2x1_n_bits\" for hierarchy \"BO:bo_map\|mux2x1_n_bits:MP\"" {  } { { "BO.vhd" "MP" { Text "C:/Users/HsMatheus/Desktop/Ultimo Clone/INE5406-Sistemas-Digitais/Sistema_de_Um_Semáforo_Para_Controle_de_Um_Cruzamento_-_Alan_Djon_Ludke_e_Matheus_Henrique_Schaly/VHDL/BO.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539167377511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_n_bits BO:bo_map\|register_n_bits:RP " "Elaborating entity \"register_n_bits\" for hierarchy \"BO:bo_map\|register_n_bits:RP\"" {  } { { "BO.vhd" "RP" { Text "C:/Users/HsMatheus/Desktop/Ultimo Clone/INE5406-Sistemas-Digitais/Sistema_de_Um_Semáforo_Para_Controle_de_Um_Cruzamento_-_Alan_Djon_Ludke_e_Matheus_Henrique_Schaly/VHDL/BO.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539167377528 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1539167379449 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1539167379449 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "93 " "Implemented 93 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1539167379767 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1539167379767 ""} { "Info" "ICUT_CUT_TM_LCELLS" "83 " "Implemented 83 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1539167379767 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1539167379767 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4663 " "Peak virtual memory: 4663 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1539167379817 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 10 07:29:39 2018 " "Processing ended: Wed Oct 10 07:29:39 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1539167379817 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1539167379817 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1539167379817 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1539167379817 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1539167381835 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1539167381836 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 10 07:29:41 2018 " "Processing started: Wed Oct 10 07:29:41 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1539167381836 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1539167381836 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Traffic_Light -c Traffic_Light " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Traffic_Light -c Traffic_Light" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1539167381836 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1539167381992 ""}
{ "Info" "0" "" "Project  = Traffic_Light" {  } {  } 0 0 "Project  = Traffic_Light" 0 0 "Fitter" 0 0 1539167381992 ""}
{ "Info" "0" "" "Revision = Traffic_Light" {  } {  } 0 0 "Revision = Traffic_Light" 0 0 "Fitter" 0 0 1539167381992 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1539167382109 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Traffic_Light EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"Traffic_Light\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1539167382115 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1539167382177 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1539167382177 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1539167383043 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1539167383056 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1539167383902 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1539167383902 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1539167383902 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/HsMatheus/Desktop/Ultimo Clone/INE5406-Sistemas-Digitais/Sistema_de_Um_Semáforo_Para_Controle_de_Um_Cruzamento_-_Alan_Djon_Ludke_e_Matheus_Henrique_Schaly/VHDL/" { { 0 { 0 ""} 0 238 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1539167383904 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/HsMatheus/Desktop/Ultimo Clone/INE5406-Sistemas-Digitais/Sistema_de_Um_Semáforo_Para_Controle_de_Um_Cruzamento_-_Alan_Djon_Ludke_e_Matheus_Henrique_Schaly/VHDL/" { { 0 { 0 ""} 0 239 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1539167383904 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/HsMatheus/Desktop/Ultimo Clone/INE5406-Sistemas-Digitais/Sistema_de_Um_Semáforo_Para_Controle_de_Um_Cruzamento_-_Alan_Djon_Ludke_e_Matheus_Henrique_Schaly/VHDL/" { { 0 { 0 ""} 0 240 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1539167383904 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1539167383904 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "10 10 " "No exact pin location assignment(s) for 10 pins of 10 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "NS\[0\] " "Pin NS\[0\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { NS[0] } } } { "traffic_light_top.vhd" "" { Text "C:/Users/HsMatheus/Desktop/Ultimo Clone/INE5406-Sistemas-Digitais/Sistema_de_Um_Semáforo_Para_Controle_de_Um_Cruzamento_-_Alan_Djon_Ludke_e_Matheus_Henrique_Schaly/VHDL/traffic_light_top.vhd" 8 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { NS[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/HsMatheus/Desktop/Ultimo Clone/INE5406-Sistemas-Digitais/Sistema_de_Um_Semáforo_Para_Controle_de_Um_Cruzamento_-_Alan_Djon_Ludke_e_Matheus_Henrique_Schaly/VHDL/" { { 0 { 0 ""} 0 27 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1539167384039 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "NS\[1\] " "Pin NS\[1\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { NS[1] } } } { "traffic_light_top.vhd" "" { Text "C:/Users/HsMatheus/Desktop/Ultimo Clone/INE5406-Sistemas-Digitais/Sistema_de_Um_Semáforo_Para_Controle_de_Um_Cruzamento_-_Alan_Djon_Ludke_e_Matheus_Henrique_Schaly/VHDL/traffic_light_top.vhd" 8 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { NS[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/HsMatheus/Desktop/Ultimo Clone/INE5406-Sistemas-Digitais/Sistema_de_Um_Semáforo_Para_Controle_de_Um_Cruzamento_-_Alan_Djon_Ludke_e_Matheus_Henrique_Schaly/VHDL/" { { 0 { 0 ""} 0 28 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1539167384039 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "NS\[2\] " "Pin NS\[2\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { NS[2] } } } { "traffic_light_top.vhd" "" { Text "C:/Users/HsMatheus/Desktop/Ultimo Clone/INE5406-Sistemas-Digitais/Sistema_de_Um_Semáforo_Para_Controle_de_Um_Cruzamento_-_Alan_Djon_Ludke_e_Matheus_Henrique_Schaly/VHDL/traffic_light_top.vhd" 8 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { NS[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/HsMatheus/Desktop/Ultimo Clone/INE5406-Sistemas-Digitais/Sistema_de_Um_Semáforo_Para_Controle_de_Um_Cruzamento_-_Alan_Djon_Ludke_e_Matheus_Henrique_Schaly/VHDL/" { { 0 { 0 ""} 0 29 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1539167384039 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EW\[0\] " "Pin EW\[0\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { EW[0] } } } { "traffic_light_top.vhd" "" { Text "C:/Users/HsMatheus/Desktop/Ultimo Clone/INE5406-Sistemas-Digitais/Sistema_de_Um_Semáforo_Para_Controle_de_Um_Cruzamento_-_Alan_Djon_Ludke_e_Matheus_Henrique_Schaly/VHDL/traffic_light_top.vhd" 8 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EW[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/HsMatheus/Desktop/Ultimo Clone/INE5406-Sistemas-Digitais/Sistema_de_Um_Semáforo_Para_Controle_de_Um_Cruzamento_-_Alan_Djon_Ludke_e_Matheus_Henrique_Schaly/VHDL/" { { 0 { 0 ""} 0 30 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1539167384039 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EW\[1\] " "Pin EW\[1\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { EW[1] } } } { "traffic_light_top.vhd" "" { Text "C:/Users/HsMatheus/Desktop/Ultimo Clone/INE5406-Sistemas-Digitais/Sistema_de_Um_Semáforo_Para_Controle_de_Um_Cruzamento_-_Alan_Djon_Ludke_e_Matheus_Henrique_Schaly/VHDL/traffic_light_top.vhd" 8 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EW[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/HsMatheus/Desktop/Ultimo Clone/INE5406-Sistemas-Digitais/Sistema_de_Um_Semáforo_Para_Controle_de_Um_Cruzamento_-_Alan_Djon_Ludke_e_Matheus_Henrique_Schaly/VHDL/" { { 0 { 0 ""} 0 31 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1539167384039 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EW\[2\] " "Pin EW\[2\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { EW[2] } } } { "traffic_light_top.vhd" "" { Text "C:/Users/HsMatheus/Desktop/Ultimo Clone/INE5406-Sistemas-Digitais/Sistema_de_Um_Semáforo_Para_Controle_de_Um_Cruzamento_-_Alan_Djon_Ludke_e_Matheus_Henrique_Schaly/VHDL/traffic_light_top.vhd" 8 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EW[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/HsMatheus/Desktop/Ultimo Clone/INE5406-Sistemas-Digitais/Sistema_de_Um_Semáforo_Para_Controle_de_Um_Cruzamento_-_Alan_Djon_Ludke_e_Matheus_Henrique_Schaly/VHDL/" { { 0 { 0 ""} 0 32 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1539167384039 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "P\[0\] " "Pin P\[0\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { P[0] } } } { "traffic_light_top.vhd" "" { Text "C:/Users/HsMatheus/Desktop/Ultimo Clone/INE5406-Sistemas-Digitais/Sistema_de_Um_Semáforo_Para_Controle_de_Um_Cruzamento_-_Alan_Djon_Ludke_e_Matheus_Henrique_Schaly/VHDL/traffic_light_top.vhd" 9 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { P[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/HsMatheus/Desktop/Ultimo Clone/INE5406-Sistemas-Digitais/Sistema_de_Um_Semáforo_Para_Controle_de_Um_Cruzamento_-_Alan_Djon_Ludke_e_Matheus_Henrique_Schaly/VHDL/" { { 0 { 0 ""} 0 33 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1539167384039 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "P\[1\] " "Pin P\[1\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { P[1] } } } { "traffic_light_top.vhd" "" { Text "C:/Users/HsMatheus/Desktop/Ultimo Clone/INE5406-Sistemas-Digitais/Sistema_de_Um_Semáforo_Para_Controle_de_Um_Cruzamento_-_Alan_Djon_Ludke_e_Matheus_Henrique_Schaly/VHDL/traffic_light_top.vhd" 9 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { P[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/HsMatheus/Desktop/Ultimo Clone/INE5406-Sistemas-Digitais/Sistema_de_Um_Semáforo_Para_Controle_de_Um_Cruzamento_-_Alan_Djon_Ludke_e_Matheus_Henrique_Schaly/VHDL/" { { 0 { 0 ""} 0 34 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1539167384039 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clock " "Pin clock not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clock } } } { "traffic_light_top.vhd" "" { Text "C:/Users/HsMatheus/Desktop/Ultimo Clone/INE5406-Sistemas-Digitais/Sistema_de_Um_Semáforo_Para_Controle_de_Um_Cruzamento_-_Alan_Djon_Ludke_e_Matheus_Henrique_Schaly/VHDL/traffic_light_top.vhd" 7 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/HsMatheus/Desktop/Ultimo Clone/INE5406-Sistemas-Digitais/Sistema_de_Um_Semáforo_Para_Controle_de_Um_Cruzamento_-_Alan_Djon_Ludke_e_Matheus_Henrique_Schaly/VHDL/" { { 0 { 0 ""} 0 36 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1539167384039 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reset " "Pin reset not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reset } } } { "traffic_light_top.vhd" "" { Text "C:/Users/HsMatheus/Desktop/Ultimo Clone/INE5406-Sistemas-Digitais/Sistema_de_Um_Semáforo_Para_Controle_de_Um_Cruzamento_-_Alan_Djon_Ludke_e_Matheus_Henrique_Schaly/VHDL/traffic_light_top.vhd" 7 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/HsMatheus/Desktop/Ultimo Clone/INE5406-Sistemas-Digitais/Sistema_de_Um_Semáforo_Para_Controle_de_Um_Cruzamento_-_Alan_Djon_Ludke_e_Matheus_Henrique_Schaly/VHDL/" { { 0 { 0 ""} 0 35 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1539167384039 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1539167384039 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Traffic_Light.sdc " "Synopsys Design Constraints File file not found: 'Traffic_Light.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1539167384260 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1539167384260 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1539167384263 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock (placed in PIN P2 (CLK2, LVDSCLK1p, Input)) " "Automatically promoted node clock (placed in PIN P2 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1539167384278 ""}  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clock } } } { "traffic_light_top.vhd" "" { Text "C:/Users/HsMatheus/Desktop/Ultimo Clone/INE5406-Sistemas-Digitais/Sistema_de_Um_Semáforo_Para_Controle_de_Um_Cruzamento_-_Alan_Djon_Ludke_e_Matheus_Henrique_Schaly/VHDL/traffic_light_top.vhd" 7 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/HsMatheus/Desktop/Ultimo Clone/INE5406-Sistemas-Digitais/Sistema_de_Um_Semáforo_Para_Controle_de_Um_Cruzamento_-_Alan_Djon_Ludke_e_Matheus_Henrique_Schaly/VHDL/" { { 0 { 0 ""} 0 36 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1539167384278 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset (placed in PIN P1 (CLK3, LVDSCLK1n, Input)) " "Automatically promoted node reset (placed in PIN P1 (CLK3, LVDSCLK1n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1539167384278 ""}  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reset } } } { "traffic_light_top.vhd" "" { Text "C:/Users/HsMatheus/Desktop/Ultimo Clone/INE5406-Sistemas-Digitais/Sistema_de_Um_Semáforo_Para_Controle_de_Um_Cruzamento_-_Alan_Djon_Ludke_e_Matheus_Henrique_Schaly/VHDL/traffic_light_top.vhd" 7 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/HsMatheus/Desktop/Ultimo Clone/INE5406-Sistemas-Digitais/Sistema_de_Um_Semáforo_Para_Controle_de_Um_Cruzamento_-_Alan_Djon_Ludke_e_Matheus_Henrique_Schaly/VHDL/" { { 0 { 0 ""} 0 35 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1539167384278 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1539167384379 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1539167384379 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1539167384379 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1539167384387 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1539167384388 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1539167384388 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1539167384389 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1539167384389 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1539167384405 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1539167384405 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1539167384405 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "8 unused 3.3V 0 8 0 " "Number of I/O pins in group: 8 (unused VREF, 3.3V VCCIO, 0 input, 8 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1539167384407 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1539167384407 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1539167384407 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 2 62 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  62 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1539167384408 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 57 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1539167384408 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 56 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1539167384408 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 58 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1539167384408 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1539167384408 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 58 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1539167384408 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 58 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1539167384408 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 56 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1539167384408 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1539167384408 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1539167384408 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1539167384417 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1539167386743 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1539167386983 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1539167386991 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1539167388353 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1539167388353 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1539167388419 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X44_Y24 X54_Y36 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X44_Y24 to location X54_Y36" {  } { { "loc" "" { Generic "C:/Users/HsMatheus/Desktop/Ultimo Clone/INE5406-Sistemas-Digitais/Sistema_de_Um_Semáforo_Para_Controle_de_Um_Cruzamento_-_Alan_Djon_Ludke_e_Matheus_Henrique_Schaly/VHDL/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X44_Y24 to location X54_Y36"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X44_Y24 to location X54_Y36"} 44 24 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1539167389539 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1539167389539 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1539167389911 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1539167389914 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1539167389914 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.23 " "Total time spent on timing analysis during the Fitter is 0.23 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1539167389926 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1539167389929 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "8 " "Found 8 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "NS\[0\] 0 " "Pin \"NS\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1539167389934 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "NS\[1\] 0 " "Pin \"NS\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1539167389934 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "NS\[2\] 0 " "Pin \"NS\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1539167389934 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "EW\[0\] 0 " "Pin \"EW\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1539167389934 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "EW\[1\] 0 " "Pin \"EW\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1539167389934 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "EW\[2\] 0 " "Pin \"EW\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1539167389934 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "P\[0\] 0 " "Pin \"P\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1539167389934 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "P\[1\] 0 " "Pin \"P\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1539167389934 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1539167389934 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1539167390118 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1539167390129 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1539167390275 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1539167390674 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1539167390799 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/HsMatheus/Desktop/Ultimo Clone/INE5406-Sistemas-Digitais/Sistema_de_Um_Semáforo_Para_Controle_de_Um_Cruzamento_-_Alan_Djon_Ludke_e_Matheus_Henrique_Schaly/VHDL/output_files/Traffic_Light.fit.smsg " "Generated suppressed messages file C:/Users/HsMatheus/Desktop/Ultimo Clone/INE5406-Sistemas-Digitais/Sistema_de_Um_Semáforo_Para_Controle_de_Um_Cruzamento_-_Alan_Djon_Ludke_e_Matheus_Henrique_Schaly/VHDL/output_files/Traffic_Light.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1539167390919 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4897 " "Peak virtual memory: 4897 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1539167391346 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 10 07:29:51 2018 " "Processing ended: Wed Oct 10 07:29:51 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1539167391346 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1539167391346 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1539167391346 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1539167391346 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1539167393099 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1539167393099 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 10 07:29:52 2018 " "Processing started: Wed Oct 10 07:29:52 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1539167393099 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1539167393099 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Traffic_Light -c Traffic_Light " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Traffic_Light -c Traffic_Light" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1539167393099 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1539167394835 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1539167394898 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4576 " "Peak virtual memory: 4576 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1539167395677 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 10 07:29:55 2018 " "Processing ended: Wed Oct 10 07:29:55 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1539167395677 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1539167395677 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1539167395677 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1539167395677 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1539167396316 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1539167397357 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1539167397358 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 10 07:29:56 2018 " "Processing started: Wed Oct 10 07:29:56 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1539167397358 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1539167397358 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Traffic_Light -c Traffic_Light " "Command: quartus_sta Traffic_Light -c Traffic_Light" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1539167397358 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1539167397476 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1539167397654 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1539167397708 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1539167397708 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Traffic_Light.sdc " "Synopsys Design Constraints File file not found: 'Traffic_Light.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1539167397878 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1539167397879 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock clock " "create_clock -period 1.000 -name clock clock" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1539167397880 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1539167397880 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1539167397882 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1539167397898 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1539167397910 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.512 " "Worst-case setup slack is -2.512" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1539167397918 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1539167397918 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.512       -69.107 clock  " "   -2.512       -69.107 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1539167397918 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1539167397918 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.391 " "Worst-case hold slack is 0.391" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1539167397927 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1539167397927 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391         0.000 clock  " "    0.391         0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1539167397927 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1539167397927 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.404 " "Worst-case recovery slack is -1.404" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1539167397935 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1539167397935 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.404       -41.600 clock  " "   -1.404       -41.600 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1539167397935 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1539167397935 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.625 " "Worst-case removal slack is 1.625" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1539167397946 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1539167397946 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.625         0.000 clock  " "    1.625         0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1539167397946 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1539167397946 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1539167397957 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1539167397957 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380       -52.380 clock  " "   -1.380       -52.380 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1539167397957 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1539167397957 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1539167398091 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1539167398092 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1539167398105 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.684 " "Worst-case setup slack is -0.684" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1539167398115 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1539167398115 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.684        -8.609 clock  " "   -0.684        -8.609 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1539167398115 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1539167398115 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.215 " "Worst-case hold slack is 0.215" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1539167398125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1539167398125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 clock  " "    0.215         0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1539167398125 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1539167398125 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.193 " "Worst-case recovery slack is -0.193" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1539167398134 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1539167398134 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.193        -3.926 clock  " "   -0.193        -3.926 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1539167398134 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1539167398134 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.837 " "Worst-case removal slack is 0.837" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1539167398144 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1539167398144 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.837         0.000 clock  " "    0.837         0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1539167398144 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1539167398144 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1539167398153 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1539167398153 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380       -52.380 clock  " "   -1.380       -52.380 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1539167398153 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1539167398153 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1539167398238 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1539167398341 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1539167398341 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4571 " "Peak virtual memory: 4571 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1539167398630 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 10 07:29:58 2018 " "Processing ended: Wed Oct 10 07:29:58 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1539167398630 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1539167398630 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1539167398630 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1539167398630 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1539167400198 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1539167400199 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 10 07:29:59 2018 " "Processing started: Wed Oct 10 07:29:59 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1539167400199 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1539167400199 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Traffic_Light -c Traffic_Light " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Traffic_Light -c Traffic_Light" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1539167400199 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "Traffic_Light.vho\", \"Traffic_Light_fast.vho Traffic_Light_vhd.sdo Traffic_Light_vhd_fast.sdo C:/Users/HsMatheus/Desktop/Ultimo Clone/INE5406-Sistemas-Digitais/Sistema_de_Um_Semáforo_Para_Controle_de_Um_Cruzamento_-_Alan_Djon_Ludke_e_Matheus_Henrique_Schaly/VHDL/simulation/modelsim/ simulation " "Generated files \"Traffic_Light.vho\", \"Traffic_Light_fast.vho\", \"Traffic_Light_vhd.sdo\" and \"Traffic_Light_vhd_fast.sdo\" in directory \"C:/Users/HsMatheus/Desktop/Ultimo Clone/INE5406-Sistemas-Digitais/Sistema_de_Um_Semáforo_Para_Controle_de_Um_Cruzamento_-_Alan_Djon_Ludke_e_Matheus_Henrique_Schaly/VHDL/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "Quartus II" 0 -1 1539167400740 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4539 " "Peak virtual memory: 4539 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1539167400806 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 10 07:30:00 2018 " "Processing ended: Wed Oct 10 07:30:00 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1539167400806 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1539167400806 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1539167400806 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1539167400806 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 13 s " "Quartus II Full Compilation was successful. 0 errors, 13 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1539167401466 ""}
