#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon May  6 20:01:53 2024
# Process ID: 17020
# Current directory: D:/BRUFACE/MA2/S02/advancedDigitalArchi/Ex/lab02/project_4
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent23164 D:\BRUFACE\MA2\S02\advancedDigitalArchi\Ex\lab02\project_4\project_4.xpr
# Log file: D:/BRUFACE/MA2/S02/advancedDigitalArchi/Ex/lab02/project_4/vivado.log
# Journal file: D:/BRUFACE/MA2/S02/advancedDigitalArchi/Ex/lab02/project_4\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/BRUFACE/MA2/S02/advancedDigitalArchi/Ex/lab02/project_4/project_4.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado2018/Vivado/2018.3/data/ip'.
update_compile_order -fileset sources_1
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/BRUFACE/MA2/S02/advancedDigitalArchi/Ex/lab02/project_4/project_4.srcs/constrs_1/new/minCodeConstraints.xdc]
Finished Parsing XDC File [D:/BRUFACE/MA2/S02/advancedDigitalArchi/Ex/lab02/project_4/project_4.srcs/constrs_1/new/minCodeConstraints.xdc]
Parsing XDC File [D:/BRUFACE/MA2/S02/advancedDigitalArchi/Ex/lab02/project_4/project_4.srcs/constrs_1/new/oneHotConstraints.xdc]
WARNING: [Constraints 18-619] A clock with name 'clk' already exists, overwriting the previous clock with the same name. [D:/BRUFACE/MA2/S02/advancedDigitalArchi/Ex/lab02/project_4/project_4.srcs/constrs_1/new/oneHotConstraints.xdc:1]
Finished Parsing XDC File [D:/BRUFACE/MA2/S02/advancedDigitalArchi/Ex/lab02/project_4/project_4.srcs/constrs_1/new/oneHotConstraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1029.559 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1151.184 ; gain = 377.734
report_power -name {power_1}
Command: report_power -name power_1
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
1 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
set_property is_enabled false [get_files  D:/BRUFACE/MA2/S02/advancedDigitalArchi/Ex/lab02/project_4/project_4.srcs/sim_1/new/tb_FSMoneHot.v]
reset_run impl_1
launch_runs impl_1 -jobs 4
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1716.238 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1719.418 ; gain = 0.000
[Mon May  6 20:05:29 2024] Launched impl_1...
Run output will be captured here: D:/BRUFACE/MA2/S02/advancedDigitalArchi/Ex/lab02/project_4/project_4.runs/impl_1/runme.log
close_design
open_run impl_1
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 1719.418 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 1719.418 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1719.418 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

report_power -name {power_1}
Command: report_power -name power_1
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/BRUFACE/MA2/S02/advancedDigitalArchi/Ex/lab02/project_4/project_4.srcs/constrs_1/new/minCodeConstraints.xdc]
Finished Parsing XDC File [D:/BRUFACE/MA2/S02/advancedDigitalArchi/Ex/lab02/project_4/project_4.srcs/constrs_1/new/minCodeConstraints.xdc]
Parsing XDC File [D:/BRUFACE/MA2/S02/advancedDigitalArchi/Ex/lab02/project_4/project_4.srcs/constrs_1/new/oneHotConstraints.xdc]
WARNING: [Constraints 18-619] A clock with name 'clk' already exists, overwriting the previous clock with the same name. [D:/BRUFACE/MA2/S02/advancedDigitalArchi/Ex/lab02/project_4/project_4.srcs/constrs_1/new/oneHotConstraints.xdc:1]
Finished Parsing XDC File [D:/BRUFACE/MA2/S02/advancedDigitalArchi/Ex/lab02/project_4/project_4.srcs/constrs_1/new/oneHotConstraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1871.223 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

report_power -name {power_1}
Command: report_power -name power_1
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
1 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
set_property is_enabled true [get_files  D:/BRUFACE/MA2/S02/advancedDigitalArchi/Ex/lab02/project_4/project_4.srcs/sources_1/new/FSMoneHot.v]
set_property is_enabled true [get_files  D:/BRUFACE/MA2/S02/advancedDigitalArchi/Ex/lab02/project_4/project_4.srcs/sim_1/new/tb_FSMoneHot.v]
set_property is_enabled false [get_files  D:/BRUFACE/MA2/S02/advancedDigitalArchi/Ex/lab02/project_4/project_4.srcs/sources_1/new/FSMminCode.v]
set_property is_enabled false [get_files  D:/BRUFACE/MA2/S02/advancedDigitalArchi/Ex/lab02/project_4/project_4.srcs/sim_1/new/tb_FSMminCode.v]
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/BRUFACE/MA2/S02/advancedDigitalArchi/Ex/lab02/project_4/project_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_FSMoneHot' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/BRUFACE/MA2/S02/advancedDigitalArchi/Ex/lab02/project_4/project_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_FSMoneHot_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/BRUFACE/MA2/S02/advancedDigitalArchi/Ex/lab02/project_4/project_4.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado2018/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto fb9a1f6c57cd41c081eac498d39af34f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_FSMoneHot_behav xil_defaultlib.tb_FSMoneHot xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/BRUFACE/MA2/S02/advancedDigitalArchi/Ex/lab02/project_4/project_4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_FSMoneHot_behav -key {Behavioral:sim_1:Functional:tb_FSMoneHot} -tclbatch {tb_FSMoneHot.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source tb_FSMoneHot.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
At time                    0 | reset = 0 | in1 = 0 | in2 = 0 | out = 0,| state = x
At time                10000 | reset = 1 | in1 = 0 | in2 = 0 | out = 0,| state = 1
At time                20000 | reset = 0 | in1 = 0 | in2 = 0 | out = 0,| state = 1
At time                50000 | reset = 0 | in1 = 1 | in2 = 0 | out = 1,| state = 2
At time                60000 | reset = 0 | in1 = 0 | in2 = 0 | out = 1,| state = 2
At time                90000 | reset = 0 | in1 = 0 | in2 = 1 | out = 0,| state = 0
At time               100000 | reset = 0 | in1 = 0 | in2 = 0 | out = 0,| state = 0
At time               110000 | reset = 0 | in1 = 1 | in2 = 0 | out = 0,| state = 1
At time               120000 | reset = 0 | in1 = 0 | in2 = 0 | out = 0,| state = 1
$finish called at time : 320 ns : File "D:/BRUFACE/MA2/S02/advancedDigitalArchi/Ex/lab02/project_4/project_4.srcs/sim_1/new/tb_FSMoneHot.v" Line 38
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_FSMoneHot_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2137.945 ; gain = 18.121
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/BRUFACE/MA2/S02/advancedDigitalArchi/Ex/lab02/project_4/project_4.runs/synth_1

launch_runs synth_1 -jobs 4
[Mon May  6 20:10:45 2024] Launched synth_1...
Run output will be captured here: D:/BRUFACE/MA2/S02/advancedDigitalArchi/Ex/lab02/project_4/project_4.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Mon May  6 20:11:10 2024] Launched impl_1...
Run output will be captured here: D:/BRUFACE/MA2/S02/advancedDigitalArchi/Ex/lab02/project_4/project_4.runs/impl_1/runme.log
current_design impl_1
refresh_design
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 2151.426 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 2151.426 ; gain = 0.000
current_design synth_1
report_power -name {power_2}
Command: report_power -name power_2
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
current_design impl_1
report_power -name {power_1}
Command: report_power -name power_1
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon May  6 20:24:55 2024...
