#define NULL ((void*)0)
typedef unsigned long size_t;  // Customize by platform.
typedef long intptr_t; typedef unsigned long uintptr_t;
typedef long scalar_t__;  // Either arithmetic or pointer type.
/* By default, we understand bool (as a convenience). */
typedef int bool;
#define false 0
#define true 1

/* Forward declarations */
typedef  struct TYPE_2__   TYPE_1__ ;

/* Type definitions */
typedef  int u32 ;
struct TYPE_2__ {scalar_t__ type; } ;
struct e1000_hw {scalar_t__ device_id; TYPE_1__ mac; } ;
struct igb_adapter {struct e1000_hw hw; } ;

/* Variables and functions */
 int /*<<< orphan*/  E1000_CONNSW ; 
 int E1000_CONNSW_ENRGSRC ; 
 int /*<<< orphan*/  E1000_CTRL ; 
 int /*<<< orphan*/  E1000_CTRL_EXT ; 
 int E1000_CTRL_EXT_LINK_MODE_MASK ; 
 int E1000_CTRL_FD ; 
 int E1000_CTRL_LRST ; 
 int E1000_CTRL_RFCE ; 
 int E1000_CTRL_SLU ; 
 int E1000_CTRL_TFCE ; 
 scalar_t__ E1000_DEV_ID_DH89XXCC_BACKPLANE ; 
 scalar_t__ E1000_DEV_ID_DH89XXCC_SERDES ; 
 scalar_t__ E1000_DEV_ID_DH89XXCC_SFP ; 
 scalar_t__ E1000_DEV_ID_DH89XXCC_SGMII ; 
 scalar_t__ E1000_DEV_ID_I354_BACKPLANE_2_5GBPS ; 
 scalar_t__ E1000_DEV_ID_I354_SGMII ; 
 int E1000_ENABLE_SERDES_LOOPBACK ; 
 int /*<<< orphan*/  E1000_MPHY_ADDR_CTL ; 
 int E1000_MPHY_ADDR_CTL_OFFSET_MASK ; 
 int /*<<< orphan*/  E1000_MPHY_DATA ; 
 int E1000_MPHY_PCS_CLK_REG_DIGINELBEN ; 
 int E1000_MPHY_PCS_CLK_REG_OFFSET ; 
 int /*<<< orphan*/  E1000_PCS_CFG0 ; 
 int E1000_PCS_CFG_IGN_SD ; 
 int /*<<< orphan*/  E1000_PCS_LCTL ; 
 int E1000_PCS_LCTL_AN_ENABLE ; 
 int E1000_PCS_LCTL_FDV_FULL ; 
 int E1000_PCS_LCTL_FLV_LINK_UP ; 
 int E1000_PCS_LCTL_FORCE_LINK ; 
 int E1000_PCS_LCTL_FSD ; 
 int E1000_PCS_LCTL_FSV_1000 ; 
 int /*<<< orphan*/  E1000_RCTL ; 
 int E1000_RCTL_LBM_TCVR ; 
 int /*<<< orphan*/  E1000_SCTL ; 
 scalar_t__ e1000_82580 ; 
 int igb_set_phy_loopback (struct igb_adapter*) ; 
 int rd32 (int /*<<< orphan*/ ) ; 
 int /*<<< orphan*/  wr32 (int /*<<< orphan*/ ,int) ; 

__attribute__((used)) static int igb_setup_loopback_test(struct igb_adapter *adapter)
{
	struct e1000_hw *hw = &adapter->hw;
	u32 reg;

	reg = rd32(E1000_CTRL_EXT);

	/* use CTRL_EXT to identify link type as SGMII can appear as copper */
	if (reg & E1000_CTRL_EXT_LINK_MODE_MASK) {
		if ((hw->device_id == E1000_DEV_ID_DH89XXCC_SGMII) ||
		(hw->device_id == E1000_DEV_ID_DH89XXCC_SERDES) ||
		(hw->device_id == E1000_DEV_ID_DH89XXCC_BACKPLANE) ||
		(hw->device_id == E1000_DEV_ID_DH89XXCC_SFP) ||
		(hw->device_id == E1000_DEV_ID_I354_SGMII) ||
		(hw->device_id == E1000_DEV_ID_I354_BACKPLANE_2_5GBPS)) {
			/* Enable DH89xxCC MPHY for near end loopback */
			reg = rd32(E1000_MPHY_ADDR_CTL);
			reg = (reg & E1000_MPHY_ADDR_CTL_OFFSET_MASK) |
			E1000_MPHY_PCS_CLK_REG_OFFSET;
			wr32(E1000_MPHY_ADDR_CTL, reg);

			reg = rd32(E1000_MPHY_DATA);
			reg |= E1000_MPHY_PCS_CLK_REG_DIGINELBEN;
			wr32(E1000_MPHY_DATA, reg);
		}

		reg = rd32(E1000_RCTL);
		reg |= E1000_RCTL_LBM_TCVR;
		wr32(E1000_RCTL, reg);

		wr32(E1000_SCTL, E1000_ENABLE_SERDES_LOOPBACK);

		reg = rd32(E1000_CTRL);
		reg &= ~(E1000_CTRL_RFCE |
			 E1000_CTRL_TFCE |
			 E1000_CTRL_LRST);
		reg |= E1000_CTRL_SLU |
		       E1000_CTRL_FD;
		wr32(E1000_CTRL, reg);

		/* Unset switch control to serdes energy detect */
		reg = rd32(E1000_CONNSW);
		reg &= ~E1000_CONNSW_ENRGSRC;
		wr32(E1000_CONNSW, reg);

		/* Unset sigdetect for SERDES loopback on
		 * 82580 and newer devices.
		 */
		if (hw->mac.type >= e1000_82580) {
			reg = rd32(E1000_PCS_CFG0);
			reg |= E1000_PCS_CFG_IGN_SD;
			wr32(E1000_PCS_CFG0, reg);
		}

		/* Set PCS register for forced speed */
		reg = rd32(E1000_PCS_LCTL);
		reg &= ~E1000_PCS_LCTL_AN_ENABLE;     /* Disable Autoneg*/
		reg |= E1000_PCS_LCTL_FLV_LINK_UP |   /* Force link up */
		       E1000_PCS_LCTL_FSV_1000 |      /* Force 1000    */
		       E1000_PCS_LCTL_FDV_FULL |      /* SerDes Full duplex */
		       E1000_PCS_LCTL_FSD |           /* Force Speed */
		       E1000_PCS_LCTL_FORCE_LINK;     /* Force Link */
		wr32(E1000_PCS_LCTL, reg);

		return 0;
	}

	return igb_set_phy_loopback(adapter);
}