// Seed: 2879207595
`define pp_14 0
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  input id_14;
  inout id_13;
  output id_12;
  inout id_11;
  input id_10;
  input id_9;
  inout id_8;
  input id_7;
  input id_6;
  inout id_5;
  input id_4;
  input id_3;
  inout id_2;
  input id_1;
  logic id_14 = 1'b0;
  logic id_15;
  assign id_5 = id_10;
  assign id_13[1] = id_8;
  logic id_16;
  logic id_17;
  type_23(
      1, id_14
  );
  initial begin : id_18
    id_8[1] <= id_5;
  end
endmodule
