{"sha": "fecd16d2387f1f1b0f376aba290171c880897ab0", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6ZmVjZDE2ZDIzODdmMWYxYjBmMzc2YWJhMjkwMTcxYzg4MDg5N2FiMA==", "commit": {"author": {"name": "Bernd Edlinger", "email": "bernd.edlinger@hotmail.de", "date": "2016-01-01T18:45:41Z"}, "committer": {"name": "Bernd Edlinger", "email": "edlinger@gcc.gnu.org", "date": "2016-01-01T18:45:41Z"}, "message": "re PR target/68917 (test suite failure for builtin-bitops-1.c)\n\n\tPR target/68917\n\t* config/tilegx/tilegx.md (clzsi2): Don't create DI subregs of\n\tSI values.  Explicitly convert SI to DI and vice-versa.\n\nFrom-SVN: r232028", "tree": {"sha": "48db2ab9dc8c20e9a7d3b8b661d671d57c1c2d9b", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/48db2ab9dc8c20e9a7d3b8b661d671d57c1c2d9b"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/fecd16d2387f1f1b0f376aba290171c880897ab0", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/fecd16d2387f1f1b0f376aba290171c880897ab0", "html_url": "https://github.com/Rust-GCC/gccrs/commit/fecd16d2387f1f1b0f376aba290171c880897ab0", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/fecd16d2387f1f1b0f376aba290171c880897ab0/comments", "author": {"login": "bernd-edlinger", "id": 17638929, "node_id": "MDQ6VXNlcjE3NjM4OTI5", "avatar_url": "https://avatars.githubusercontent.com/u/17638929?v=4", "gravatar_id": "", "url": "https://api.github.com/users/bernd-edlinger", "html_url": "https://github.com/bernd-edlinger", "followers_url": "https://api.github.com/users/bernd-edlinger/followers", "following_url": "https://api.github.com/users/bernd-edlinger/following{/other_user}", "gists_url": "https://api.github.com/users/bernd-edlinger/gists{/gist_id}", "starred_url": "https://api.github.com/users/bernd-edlinger/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/bernd-edlinger/subscriptions", "organizations_url": "https://api.github.com/users/bernd-edlinger/orgs", "repos_url": "https://api.github.com/users/bernd-edlinger/repos", "events_url": "https://api.github.com/users/bernd-edlinger/events{/privacy}", "received_events_url": "https://api.github.com/users/bernd-edlinger/received_events", "type": "User", "site_admin": false}, "committer": null, "parents": [{"sha": "2f9686033d9d358b082da38c1b8a9380dfa9b961", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/2f9686033d9d358b082da38c1b8a9380dfa9b961", "html_url": "https://github.com/Rust-GCC/gccrs/commit/2f9686033d9d358b082da38c1b8a9380dfa9b961"}], "stats": {"total": 17, "additions": 13, "deletions": 4}, "files": [{"sha": "8b1fd2d3536e820eff592de78a50dc1f57777402", "filename": "gcc/ChangeLog", "status": "modified", "additions": 6, "deletions": 0, "changes": 6, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/fecd16d2387f1f1b0f376aba290171c880897ab0/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/fecd16d2387f1f1b0f376aba290171c880897ab0/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=fecd16d2387f1f1b0f376aba290171c880897ab0", "patch": "@@ -1,3 +1,9 @@\n+2016-01-01  Bernd Edlinger  <bernd.edlinger@hotmail.de>\n+\n+\tPR target/68917\n+\t* config/tilegx/tilegx.md (clzsi2): Don't create DI subregs of\n+\tSI values.  Explicitly convert SI to DI and vice-versa.\n+\n 2016-01-01  Jakub Jelinek  <jakub@redhat.com>\n \n \tPR tree-optimization/69070"}, {"sha": "a2c1aef3975b9223b94639cbfe53710619dfaea0", "filename": "gcc/config/tilegx/tilegx.md", "status": "modified", "additions": 7, "deletions": 4, "changes": 11, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/fecd16d2387f1f1b0f376aba290171c880897ab0/gcc%2Fconfig%2Ftilegx%2Ftilegx.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/fecd16d2387f1f1b0f376aba290171c880897ab0/gcc%2Fconfig%2Ftilegx%2Ftilegx.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Ftilegx%2Ftilegx.md?ref=fecd16d2387f1f1b0f376aba290171c880897ab0", "patch": "@@ -1799,13 +1799,16 @@\n \n (define_expand \"clzsi2\"\n   [(set (match_dup 2)\n-        (ashift:DI (match_operand:SI 1 \"reg_or_0_operand\" \"\")\n+\t(zero_extend:DI (match_operand:SI 1 \"reg_or_0_operand\" \"\")))\n+   (set (match_dup 2)\n+\t(ashift:DI (match_dup 2)\n                    (const_int 32)))\n-   (set (subreg:DI (match_operand:SI 0 \"register_operand\" \"\") 0)\n-\t(clz:DI (match_dup 2)))]\n+   (set (match_dup 2)\n+\t(clz:DI (match_dup 2)))\n+   (set (match_operand:SI 0 \"register_operand\" \"\")\n+\t(subreg:SI (match_dup 2) 0))]\n    \"\"\n    {\n-     operands[1] = simplify_gen_subreg (DImode, operands[1], SImode, 0);\n      operands[2] = gen_reg_rtx (DImode);\n    })\n "}]}