--------------------------------------------------------------------------------
Release 10.1.03 Trace  (lin64)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

/afs/csail.mit.edu/proj/redsocs/Xilinx10.1/ISE/bin/lin64/unwrapped/trce -ise
/afs/athena.mit.edu/user/a/d/adhikara/Documents/6.111things/6.111 project/bobateam/sound_module/sound_module.ise
-intstyle ise -v 3 -s 4 -xml lab5 lab5.ncd -o lab5.twr lab5.pcf -ucf labkit.ucf

Design file:              lab5.ncd
Physical constraint file: lab5.pcf
Device,package,speed:     xc2v6000,bf957,-4 (PRODUCTION 1.121 2008-07-25, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock ac97_bit_clock
-------------+------------+------------+--------------------+--------+
             |  Setup to  |  Hold to   |                    | Clock  |
Source       | clk (edge) | clk (edge) |Internal Clock(s)   | Phase  |
-------------+------------+------------+--------------------+--------+
ac97_sdata_in|   -0.904(F)|    1.453(F)|analyzer1_clock_OBUF|   0.000|
-------------+------------+------------+--------------------+--------+

Setup/Hold to clock clock_27mhz
--------------+------------+------------+------------------+--------+
              |  Setup to  |  Hold to   |                  | Clock  |
Source        | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
--------------+------------+------------+------------------+--------+
button0       |   -0.281(R)|    0.830(R)|clock_27mhz_BUFGP |   0.000|
button1       |   -0.068(R)|    0.617(R)|clock_27mhz_BUFGP |   0.000|
button2       |   -0.396(R)|    0.945(R)|clock_27mhz_BUFGP |   0.000|
button3       |   -1.135(R)|    1.407(R)|clock_27mhz_BUFGP |   0.000|
button_down   |    0.318(R)|    0.231(R)|clock_27mhz_BUFGP |   0.000|
button_enter  |   -0.138(R)|    0.410(R)|clock_27mhz_BUFGP |   0.000|
button_left   |    0.843(R)|   -0.294(R)|clock_27mhz_BUFGP |   0.000|
button_right  |    0.139(R)|    0.410(R)|clock_27mhz_BUFGP |   0.000|
button_up     |    1.442(R)|   -0.893(R)|clock_27mhz_BUFGP |   0.000|
flash_data<0> |    0.286(R)|   -0.014(R)|clock_27mhz_BUFGP |   0.000|
flash_data<1> |    0.719(R)|   -0.447(R)|clock_27mhz_BUFGP |   0.000|
flash_data<2> |   -0.162(R)|    0.434(R)|clock_27mhz_BUFGP |   0.000|
flash_data<3> |   -0.482(R)|    0.754(R)|clock_27mhz_BUFGP |   0.000|
flash_data<4> |    0.560(R)|   -0.288(R)|clock_27mhz_BUFGP |   0.000|
flash_data<5> |    0.450(R)|   -0.178(R)|clock_27mhz_BUFGP |   0.000|
flash_data<6> |    0.512(R)|   -0.240(R)|clock_27mhz_BUFGP |   0.000|
flash_data<7> |    0.766(R)|   -0.494(R)|clock_27mhz_BUFGP |   0.000|
flash_data<8> |    0.162(R)|    0.110(R)|clock_27mhz_BUFGP |   0.000|
flash_data<9> |    1.167(R)|   -0.895(R)|clock_27mhz_BUFGP |   0.000|
flash_data<10>|    0.057(R)|    0.215(R)|clock_27mhz_BUFGP |   0.000|
flash_data<11>|   -0.103(R)|    0.375(R)|clock_27mhz_BUFGP |   0.000|
flash_data<12>|    0.407(R)|   -0.135(R)|clock_27mhz_BUFGP |   0.000|
flash_data<13>|    0.753(R)|   -0.481(R)|clock_27mhz_BUFGP |   0.000|
flash_data<14>|    0.313(R)|   -0.041(R)|clock_27mhz_BUFGP |   0.000|
flash_data<15>|    1.001(R)|   -0.729(R)|clock_27mhz_BUFGP |   0.000|
flash_sts     |    1.471(R)|   -0.389(R)|clock_27mhz_BUFGP |   0.000|
switch<7>     |   -0.766(R)|    1.038(R)|clock_27mhz_BUFGP |   0.000|
--------------+------------+------------+------------------+--------+

Clock ac97_bit_clock to Pad
------------------+------------+--------------------+--------+
                  | clk (edge) |                    | Clock  |
Destination       |   to PAD   |Internal Clock(s)   | Phase  |
------------------+------------+--------------------+--------+
ac97_sdata_out    |   13.583(R)|analyzer1_clock_OBUF|   0.000|
ac97_synch        |   13.948(R)|analyzer1_clock_OBUF|   0.000|
analyzer1_data<1> |   18.668(R)|analyzer1_clock_OBUF|   0.000|
analyzer1_data<3> |   17.941(R)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<8> |   15.520(F)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<9> |   15.483(F)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<10>|   14.455(F)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<11>|   14.184(F)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<12>|   14.138(F)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<13>|   14.968(F)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<14>|   15.421(F)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<15>|   15.176(F)|analyzer1_clock_OBUF|   0.000|
------------------+------------+--------------------+--------+

Clock clock_27mhz to Pad
-----------------+------------+------------------+--------+
                 | clk (edge) |                  | Clock  |
Destination      |   to PAD   |Internal Clock(s) | Phase  |
-----------------+------------+------------------+--------+
analyzer1_data<0>|   13.828(R)|clock_27mhz_BUFGP |   0.000|
analyzer3_clock  |   19.499(R)|clock_27mhz_BUFGP |   0.000|
analyzer3_data<0>|   10.402(R)|clock_27mhz_BUFGP |   0.000|
analyzer3_data<1>|   10.549(R)|clock_27mhz_BUFGP |   0.000|
analyzer3_data<2>|   10.323(R)|clock_27mhz_BUFGP |   0.000|
analyzer3_data<3>|   11.025(R)|clock_27mhz_BUFGP |   0.000|
analyzer3_data<4>|   11.497(R)|clock_27mhz_BUFGP |   0.000|
analyzer3_data<5>|   11.965(R)|clock_27mhz_BUFGP |   0.000|
analyzer3_data<6>|   11.110(R)|clock_27mhz_BUFGP |   0.000|
analyzer3_data<7>|   11.396(R)|clock_27mhz_BUFGP |   0.000|
audio_reset_b    |   12.731(R)|clock_27mhz_BUFGP |   0.000|
disp_clock       |    7.720(R)|clock_27mhz_BUFGP |   0.000|
flash_address<1> |   11.267(R)|clock_27mhz_BUFGP |   0.000|
flash_address<2> |    9.392(R)|clock_27mhz_BUFGP |   0.000|
flash_address<3> |    9.479(R)|clock_27mhz_BUFGP |   0.000|
flash_address<4> |    9.774(R)|clock_27mhz_BUFGP |   0.000|
flash_address<5> |    9.510(R)|clock_27mhz_BUFGP |   0.000|
flash_address<6> |    9.804(R)|clock_27mhz_BUFGP |   0.000|
flash_address<7> |    9.811(R)|clock_27mhz_BUFGP |   0.000|
flash_address<8> |    9.806(R)|clock_27mhz_BUFGP |   0.000|
flash_address<9> |   10.514(R)|clock_27mhz_BUFGP |   0.000|
flash_address<10>|    9.749(R)|clock_27mhz_BUFGP |   0.000|
flash_address<11>|   10.931(R)|clock_27mhz_BUFGP |   0.000|
flash_address<12>|    9.505(R)|clock_27mhz_BUFGP |   0.000|
flash_address<13>|    9.848(R)|clock_27mhz_BUFGP |   0.000|
flash_address<14>|    9.780(R)|clock_27mhz_BUFGP |   0.000|
flash_address<15>|    9.811(R)|clock_27mhz_BUFGP |   0.000|
flash_address<16>|    9.850(R)|clock_27mhz_BUFGP |   0.000|
flash_address<17>|    9.851(R)|clock_27mhz_BUFGP |   0.000|
flash_address<18>|    9.868(R)|clock_27mhz_BUFGP |   0.000|
flash_address<19>|    9.687(R)|clock_27mhz_BUFGP |   0.000|
flash_address<20>|   10.365(R)|clock_27mhz_BUFGP |   0.000|
flash_address<21>|    9.965(R)|clock_27mhz_BUFGP |   0.000|
flash_address<22>|   10.414(R)|clock_27mhz_BUFGP |   0.000|
flash_address<23>|    9.663(R)|clock_27mhz_BUFGP |   0.000|
flash_ce_b       |   11.036(R)|clock_27mhz_BUFGP |   0.000|
flash_data<0>    |   10.374(R)|clock_27mhz_BUFGP |   0.000|
flash_data<1>    |   10.628(R)|clock_27mhz_BUFGP |   0.000|
flash_data<2>    |   10.207(R)|clock_27mhz_BUFGP |   0.000|
flash_data<3>    |   10.211(R)|clock_27mhz_BUFGP |   0.000|
flash_data<4>    |   10.159(R)|clock_27mhz_BUFGP |   0.000|
flash_data<5>    |   10.158(R)|clock_27mhz_BUFGP |   0.000|
flash_data<6>    |   10.610(R)|clock_27mhz_BUFGP |   0.000|
flash_data<7>    |   10.611(R)|clock_27mhz_BUFGP |   0.000|
flash_data<8>    |    9.967(R)|clock_27mhz_BUFGP |   0.000|
flash_data<9>    |   11.503(R)|clock_27mhz_BUFGP |   0.000|
flash_data<10>   |   10.154(R)|clock_27mhz_BUFGP |   0.000|
flash_data<11>   |   10.160(R)|clock_27mhz_BUFGP |   0.000|
flash_data<12>   |    9.675(R)|clock_27mhz_BUFGP |   0.000|
flash_data<13>   |   10.290(R)|clock_27mhz_BUFGP |   0.000|
flash_data<14>   |   10.292(R)|clock_27mhz_BUFGP |   0.000|
flash_data<15>   |   11.830(R)|clock_27mhz_BUFGP |   0.000|
flash_oe_b       |    9.176(R)|clock_27mhz_BUFGP |   0.000|
flash_we_b       |    9.196(R)|clock_27mhz_BUFGP |   0.000|
led<7>           |    9.686(R)|clock_27mhz_BUFGP |   0.000|
-----------------+------------+------------------+--------+

Clock to Setup on destination clock ac97_bit_clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ac97_bit_clock |    9.129|         |   11.027|    3.410|
clock_27mhz    |    3.706|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clock_27mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ac97_bit_clock |    3.284|         |         |         |
clock_27mhz    |   15.178|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+-----------------+---------+
Source Pad     |Destination Pad  |  Delay  |
---------------+-----------------+---------+
ac97_bit_clock |analyzer1_clock  |   17.015|
ac97_sdata_in  |analyzer1_data<2>|   14.662|
button0        |led<0>           |   10.013|
button1        |led<2>           |   10.328|
button2        |led<5>           |    9.108|
button_down    |led<1>           |   10.088|
button_left    |led<4>           |    9.912|
button_right   |led<3>           |    9.979|
button_up      |led<6>           |    8.983|
---------------+-----------------+---------+


Analysis completed Sun Nov 26 22:16:57 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 373 MB



