# Lab 1

> <h3>Learning Objectives</h3>

> - Getting started with HDL program using *Icarus Simulator* <br>
> - Understand basic Verilog language primitives (e.g. `module`, `data types`, `identifiers`, `vectors`, `registers`, `keywords` etc.)
> - To understand the various types of modelling

### Lab Exercises

| S. No. | Exercise | Link |
| ------------- | ------------- | -- |
| 1  | BCD to gray code convertor | [`bcd_to_gray.v`](lab-exercises/bcd_to_gray.v) |
| 2  | 4 bit magnitude comparator | [`mag_comparator.v`](lab-exercises/mag_comparator.v) |

### Practice

| S. No. | Exercise | Link |
| ------------- | ------------- | -- |
| 1  | 2:1 Multiplexer | [`mux2to1_df.v`](practice/mux2to1_df.v) |

### Take Home Exercises

| S. No. | Exercise | Link |
| ------------- | ------------- | -- |
| 1  | 1 bit Full Adder | [`fadder1bit_gate.v`](take-home-exercises/fadder1bit_gate.v) |
| 2  | 4 bit Full Adder | [`fadder4bit.v`](take-home-exercises/fadder4bit.v) |
| 3 | 4 bit Adder/Subtractor | [`addsub4bit.v`](take-home-exercises/addsub4bit.v) |

