/*
** ###################################################################
**     Processors:          MIMX9506AVZXN_ca55
**                          MIMX9506AVZXN_cm33
**                          MIMX9506AVZXN_cm7
**                          MIMX9506XVZXN_ca55
**                          MIMX9506XVZXN_cm33
**                          MIMX9506XVZXN_cm7
**                          MIMX9534AVZXN_ca55
**                          MIMX9534AVZXN_cm33
**                          MIMX9534AVZXN_cm7
**                          MIMX9534CVTXN_ca55
**                          MIMX9534CVTXN_cm33
**                          MIMX9534CVTXN_cm7
**                          MIMX9534CVZXN_ca55
**                          MIMX9534CVZXN_cm33
**                          MIMX9534CVZXN_cm7
**                          MIMX9534DVTXN_ca55
**                          MIMX9534DVTXN_cm33
**                          MIMX9534DVTXN_cm7
**                          MIMX9534DVZXN_ca55
**                          MIMX9534DVZXN_cm33
**                          MIMX9534DVZXN_cm7
**                          MIMX9534XVTXN_ca55
**                          MIMX9534XVTXN_cm33
**                          MIMX9534XVTXN_cm7
**                          MIMX9534XVZXN_ca55
**                          MIMX9534XVZXN_cm33
**                          MIMX9534XVZXN_cm7
**                          MIMX9536AVZXN_ca55
**                          MIMX9536AVZXN_cm33
**                          MIMX9536AVZXN_cm7
**                          MIMX9536CVTXN_ca55
**                          MIMX9536CVTXN_cm33
**                          MIMX9536CVTXN_cm7
**                          MIMX9536CVZXN_ca55
**                          MIMX9536CVZXN_cm33
**                          MIMX9536CVZXN_cm7
**                          MIMX9536DVTXN_ca55
**                          MIMX9536DVTXN_cm33
**                          MIMX9536DVTXN_cm7
**                          MIMX9536DVZXN_ca55
**                          MIMX9536DVZXN_cm33
**                          MIMX9536DVZXN_cm7
**                          MIMX9536DVZXQ_ca55
**                          MIMX9536DVZXQ_cm33
**                          MIMX9536DVZXQ_cm7
**                          MIMX9536XVTXN_ca55
**                          MIMX9536XVTXN_cm33
**                          MIMX9536XVTXN_cm7
**                          MIMX9536XVZXN_ca55
**                          MIMX9536XVZXN_cm33
**                          MIMX9536XVZXN_cm7
**                          MIMX9546AVZXN_ca55
**                          MIMX9546AVZXN_cm33
**                          MIMX9546AVZXN_cm7
**                          MIMX9546XVZXN_ca55
**                          MIMX9546XVZXN_cm33
**                          MIMX9546XVZXN_cm7
**                          MIMX9554AVTXN_ca55
**                          MIMX9554AVTXN_cm33
**                          MIMX9554AVTXN_cm7
**                          MIMX9554AVZXN_ca55
**                          MIMX9554AVZXN_cm33
**                          MIMX9554AVZXN_cm7
**                          MIMX9554CVTXN_ca55
**                          MIMX9554CVTXN_cm33
**                          MIMX9554CVTXN_cm7
**                          MIMX9554CVZXN_ca55
**                          MIMX9554CVZXN_cm33
**                          MIMX9554CVZXN_cm7
**                          MIMX9554DVTXN_ca55
**                          MIMX9554DVTXN_cm33
**                          MIMX9554DVTXN_cm7
**                          MIMX9554DVZXN_ca55
**                          MIMX9554DVZXN_cm33
**                          MIMX9554DVZXN_cm7
**                          MIMX9554XVTXN_ca55
**                          MIMX9554XVTXN_cm33
**                          MIMX9554XVTXN_cm7
**                          MIMX9554XVZXN_ca55
**                          MIMX9554XVZXN_cm33
**                          MIMX9554XVZXN_cm7
**                          MIMX9556AVZXN_ca55
**                          MIMX9556AVZXN_cm33
**                          MIMX9556AVZXN_cm7
**                          MIMX9556CVTXN_ca55
**                          MIMX9556CVTXN_cm33
**                          MIMX9556CVTXN_cm7
**                          MIMX9556CVZXN_ca55
**                          MIMX9556CVZXN_cm33
**                          MIMX9556CVZXN_cm7
**                          MIMX9556DVTXN_ca55
**                          MIMX9556DVTXN_cm33
**                          MIMX9556DVTXN_cm7
**                          MIMX9556DVZXN_ca55
**                          MIMX9556DVZXN_cm33
**                          MIMX9556DVZXN_cm7
**                          MIMX9556XVTXN_ca55
**                          MIMX9556XVTXN_cm33
**                          MIMX9556XVTXN_cm7
**                          MIMX9556XVZXN_ca55
**                          MIMX9556XVZXN_cm33
**                          MIMX9556XVZXN_cm7
**                          MIMX9574AVZXN_ca55
**                          MIMX9574AVZXN_cm33
**                          MIMX9574AVZXN_cm7
**                          MIMX9574CVTXN_ca55
**                          MIMX9574CVTXN_cm33
**                          MIMX9574CVTXN_cm7
**                          MIMX9574CVZXN_ca55
**                          MIMX9574CVZXN_cm33
**                          MIMX9574CVZXN_cm7
**                          MIMX9574DVTXN_ca55
**                          MIMX9574DVTXN_cm33
**                          MIMX9574DVTXN_cm7
**                          MIMX9574DVZXN_ca55
**                          MIMX9574DVZXN_cm33
**                          MIMX9574DVZXN_cm7
**                          MIMX9574XVTXN_ca55
**                          MIMX9574XVTXN_cm33
**                          MIMX9574XVTXN_cm7
**                          MIMX9574XVZXN_ca55
**                          MIMX9574XVZXN_cm33
**                          MIMX9574XVZXN_cm7
**                          MIMX9576AVZXN_ca55
**                          MIMX9576AVZXN_cm33
**                          MIMX9576AVZXN_cm7
**                          MIMX9576CVTXN_ca55
**                          MIMX9576CVTXN_cm33
**                          MIMX9576CVTXN_cm7
**                          MIMX9576CVZXN_ca55
**                          MIMX9576CVZXN_cm33
**                          MIMX9576CVZXN_cm7
**                          MIMX9576DVTXN_ca55
**                          MIMX9576DVTXN_cm33
**                          MIMX9576DVTXN_cm7
**                          MIMX9576DVZXN_ca55
**                          MIMX9576DVZXN_cm33
**                          MIMX9576DVZXN_cm7
**                          MIMX9576XVTXN_ca55
**                          MIMX9576XVTXN_cm33
**                          MIMX9576XVTXN_cm7
**                          MIMX9576XVZXN_ca55
**                          MIMX9576XVZXN_cm33
**                          MIMX9576XVZXN_cm7
**                          MIMX9586AVZXN_ca55
**                          MIMX9586AVZXN_cm33
**                          MIMX9586AVZXN_cm7
**                          MIMX9586XVZXN_ca55
**                          MIMX9586XVZXN_cm33
**                          MIMX9586XVZXN_cm7
**                          MIMX9594AVZXN_ca55
**                          MIMX9594AVZXN_cm33
**                          MIMX9594AVZXN_cm7
**                          MIMX9594CVTXN_ca55
**                          MIMX9594CVTXN_cm33
**                          MIMX9594CVTXN_cm7
**                          MIMX9594CVZXN_ca55
**                          MIMX9594CVZXN_cm33
**                          MIMX9594CVZXN_cm7
**                          MIMX9594DVTXN_ca55
**                          MIMX9594DVTXN_cm33
**                          MIMX9594DVTXN_cm7
**                          MIMX9594DVZXN_ca55
**                          MIMX9594DVZXN_cm33
**                          MIMX9594DVZXN_cm7
**                          MIMX9594XVTXN_ca55
**                          MIMX9594XVTXN_cm33
**                          MIMX9594XVTXN_cm7
**                          MIMX9594XVZXN_ca55
**                          MIMX9594XVZXN_cm33
**                          MIMX9594XVZXN_cm7
**                          MIMX9596AVZXN_ca55
**                          MIMX9596AVZXN_cm33
**                          MIMX9596AVZXN_cm7
**                          MIMX9596CVTXN_ca55
**                          MIMX9596CVTXN_cm33
**                          MIMX9596CVTXN_cm7
**                          MIMX9596CVZXN_ca55
**                          MIMX9596CVZXN_cm33
**                          MIMX9596CVZXN_cm7
**                          MIMX9596DVTXN_ca55
**                          MIMX9596DVTXN_cm33
**                          MIMX9596DVTXN_cm7
**                          MIMX9596DVZXN_ca55
**                          MIMX9596DVZXN_cm33
**                          MIMX9596DVZXN_cm7
**                          MIMX9596DVZXQ_ca55
**                          MIMX9596DVZXQ_cm33
**                          MIMX9596DVZXQ_cm7
**                          MIMX9596XVTXN_ca55
**                          MIMX9596XVTXN_cm33
**                          MIMX9596XVTXN_cm7
**                          MIMX9596XVZXN_ca55
**                          MIMX9596XVZXN_cm33
**                          MIMX9596XVZXN_cm7
**                          MIMX95N4AVTXN_ca55
**                          MIMX95N4AVTXN_cm33
**                          MIMX95N4AVTXN_cm7
**                          MIMX95N4AVZXN_ca55
**                          MIMX95N4AVZXN_cm33
**                          MIMX95N4AVZXN_cm7
**                          MIMX95N4CVTXN_ca55
**                          MIMX95N4CVTXN_cm33
**                          MIMX95N4CVTXN_cm7
**                          MIMX95N4CVZXN_ca55
**                          MIMX95N4CVZXN_cm33
**                          MIMX95N4CVZXN_cm7
**                          MIMX95N4DVTXN_ca55
**                          MIMX95N4DVTXN_cm33
**                          MIMX95N4DVTXN_cm7
**                          MIMX95N4DVZXN_ca55
**                          MIMX95N4DVZXN_cm33
**                          MIMX95N4DVZXN_cm7
**                          MIMX95N4XVTXN_ca55
**                          MIMX95N4XVTXN_cm33
**                          MIMX95N4XVTXN_cm7
**                          MIMX95N4XVZXN_ca55
**                          MIMX95N4XVZXN_cm33
**                          MIMX95N4XVZXN_cm7
**                          MIMX95N6AVTXN_ca55
**                          MIMX95N6AVTXN_cm33
**                          MIMX95N6AVTXN_cm7
**                          MIMX95N6AVZXN_ca55
**                          MIMX95N6AVZXN_cm33
**                          MIMX95N6AVZXN_cm7
**                          MIMX95N6CVTXN_ca55
**                          MIMX95N6CVTXN_cm33
**                          MIMX95N6CVTXN_cm7
**                          MIMX95N6CVYXN_ca55
**                          MIMX95N6CVYXN_cm33
**                          MIMX95N6CVYXN_cm7
**                          MIMX95N6CVZXN_ca55
**                          MIMX95N6CVZXN_cm33
**                          MIMX95N6CVZXN_cm7
**                          MIMX95N6DVTXN_ca55
**                          MIMX95N6DVTXN_cm33
**                          MIMX95N6DVTXN_cm7
**                          MIMX95N6DVZXN_ca55
**                          MIMX95N6DVZXN_cm33
**                          MIMX95N6DVZXN_cm7
**                          MIMX95N6XVTXN_ca55
**                          MIMX95N6XVTXN_cm33
**                          MIMX95N6XVTXN_cm7
**                          MIMX95N6XVZXN_ca55
**                          MIMX95N6XVZXN_cm33
**                          MIMX95N6XVZXN_cm7
**
**     Version:             rev. 2.0, 2024-10-29
**     Build:               b250522
**
**     Abstract:
**         CMSIS Peripheral Access Layer for NOC_GICRLPI0
**
**     Copyright 1997-2016 Freescale Semiconductor, Inc.
**     Copyright 2016-2025 NXP
**     SPDX-License-Identifier: BSD-3-Clause
**
**     http:                 www.nxp.com
**     mail:                 support@nxp.com
**
**     Revisions:
**     - rev. 1.0 (2023-01-10)
**         Initial version.
**     - rev. 2.0 (2024-10-29)
**         Change the device header file from single flat file to multiple files based on peripherals,
**         each peripheral with dedicated header file located in periphN folder.
**
** ###################################################################
*/

/*!
 * @file PERI_NOC_GICRLPI0.h
 * @version 2.0
 * @date 2024-10-29
 * @brief CMSIS Peripheral Access Layer for NOC_GICRLPI0
 *
 * CMSIS Peripheral Access Layer for NOC_GICRLPI0
 */

#if !defined(PERI_NOC_GICRLPI0_H_)
#define PERI_NOC_GICRLPI0_H_                     /**< Symbol preventing repeated inclusion */

#if (defined(CPU_MIMX9506AVZXN_ca55) || defined(CPU_MIMX9506XVZXN_ca55))
#include "MIMX9506_ca55_COMMON.h"
#elif (defined(CPU_MIMX9506AVZXN_cm33) || defined(CPU_MIMX9506XVZXN_cm33))
#include "MIMX9506_cm33_COMMON.h"
#elif (defined(CPU_MIMX9506AVZXN_cm7) || defined(CPU_MIMX9506XVZXN_cm7))
#include "MIMX9506_cm7_COMMON.h"
#elif (defined(CPU_MIMX9534AVZXN_ca55) || defined(CPU_MIMX9534CVTXN_ca55) || defined(CPU_MIMX9534CVZXN_ca55) || defined(CPU_MIMX9534DVTXN_ca55) || defined(CPU_MIMX9534DVZXN_ca55) || defined(CPU_MIMX9534XVTXN_ca55) || defined(CPU_MIMX9534XVZXN_ca55))
#include "MIMX9534_ca55_COMMON.h"
#elif (defined(CPU_MIMX9534AVZXN_cm33) || defined(CPU_MIMX9534CVTXN_cm33) || defined(CPU_MIMX9534CVZXN_cm33) || defined(CPU_MIMX9534DVTXN_cm33) || defined(CPU_MIMX9534DVZXN_cm33) || defined(CPU_MIMX9534XVTXN_cm33) || defined(CPU_MIMX9534XVZXN_cm33))
#include "MIMX9534_cm33_COMMON.h"
#elif (defined(CPU_MIMX9534AVZXN_cm7) || defined(CPU_MIMX9534CVTXN_cm7) || defined(CPU_MIMX9534CVZXN_cm7) || defined(CPU_MIMX9534DVTXN_cm7) || defined(CPU_MIMX9534DVZXN_cm7) || defined(CPU_MIMX9534XVTXN_cm7) || defined(CPU_MIMX9534XVZXN_cm7))
#include "MIMX9534_cm7_COMMON.h"
#elif (defined(CPU_MIMX9536AVZXN_ca55) || defined(CPU_MIMX9536CVTXN_ca55) || defined(CPU_MIMX9536CVZXN_ca55) || defined(CPU_MIMX9536DVTXN_ca55) || defined(CPU_MIMX9536DVZXN_ca55) || defined(CPU_MIMX9536DVZXQ_ca55) || defined(CPU_MIMX9536XVTXN_ca55) || defined(CPU_MIMX9536XVZXN_ca55))
#include "MIMX9536_ca55_COMMON.h"
#elif (defined(CPU_MIMX9536AVZXN_cm33) || defined(CPU_MIMX9536CVTXN_cm33) || defined(CPU_MIMX9536CVZXN_cm33) || defined(CPU_MIMX9536DVTXN_cm33) || defined(CPU_MIMX9536DVZXN_cm33) || defined(CPU_MIMX9536DVZXQ_cm33) || defined(CPU_MIMX9536XVTXN_cm33) || defined(CPU_MIMX9536XVZXN_cm33))
#include "MIMX9536_cm33_COMMON.h"
#elif (defined(CPU_MIMX9536AVZXN_cm7) || defined(CPU_MIMX9536CVTXN_cm7) || defined(CPU_MIMX9536CVZXN_cm7) || defined(CPU_MIMX9536DVTXN_cm7) || defined(CPU_MIMX9536DVZXN_cm7) || defined(CPU_MIMX9536DVZXQ_cm7) || defined(CPU_MIMX9536XVTXN_cm7) || defined(CPU_MIMX9536XVZXN_cm7))
#include "MIMX9536_cm7_COMMON.h"
#elif (defined(CPU_MIMX9546AVZXN_ca55) || defined(CPU_MIMX9546XVZXN_ca55))
#include "MIMX9546_ca55_COMMON.h"
#elif (defined(CPU_MIMX9546AVZXN_cm33) || defined(CPU_MIMX9546XVZXN_cm33))
#include "MIMX9546_cm33_COMMON.h"
#elif (defined(CPU_MIMX9546AVZXN_cm7) || defined(CPU_MIMX9546XVZXN_cm7))
#include "MIMX9546_cm7_COMMON.h"
#elif (defined(CPU_MIMX9554AVTXN_ca55) || defined(CPU_MIMX9554AVZXN_ca55) || defined(CPU_MIMX9554CVTXN_ca55) || defined(CPU_MIMX9554CVZXN_ca55) || defined(CPU_MIMX9554DVTXN_ca55) || defined(CPU_MIMX9554DVZXN_ca55) || defined(CPU_MIMX9554XVTXN_ca55) || defined(CPU_MIMX9554XVZXN_ca55))
#include "MIMX9554_ca55_COMMON.h"
#elif (defined(CPU_MIMX9554AVTXN_cm33) || defined(CPU_MIMX9554AVZXN_cm33) || defined(CPU_MIMX9554CVTXN_cm33) || defined(CPU_MIMX9554CVZXN_cm33) || defined(CPU_MIMX9554DVTXN_cm33) || defined(CPU_MIMX9554DVZXN_cm33) || defined(CPU_MIMX9554XVTXN_cm33) || defined(CPU_MIMX9554XVZXN_cm33))
#include "MIMX9554_cm33_COMMON.h"
#elif (defined(CPU_MIMX9554AVTXN_cm7) || defined(CPU_MIMX9554AVZXN_cm7) || defined(CPU_MIMX9554CVTXN_cm7) || defined(CPU_MIMX9554CVZXN_cm7) || defined(CPU_MIMX9554DVTXN_cm7) || defined(CPU_MIMX9554DVZXN_cm7) || defined(CPU_MIMX9554XVTXN_cm7) || defined(CPU_MIMX9554XVZXN_cm7))
#include "MIMX9554_cm7_COMMON.h"
#elif (defined(CPU_MIMX9556AVZXN_ca55) || defined(CPU_MIMX9556CVTXN_ca55) || defined(CPU_MIMX9556CVZXN_ca55) || defined(CPU_MIMX9556DVTXN_ca55) || defined(CPU_MIMX9556DVZXN_ca55) || defined(CPU_MIMX9556XVTXN_ca55) || defined(CPU_MIMX9556XVZXN_ca55))
#include "MIMX9556_ca55_COMMON.h"
#elif (defined(CPU_MIMX9556AVZXN_cm33) || defined(CPU_MIMX9556CVTXN_cm33) || defined(CPU_MIMX9556CVZXN_cm33) || defined(CPU_MIMX9556DVTXN_cm33) || defined(CPU_MIMX9556DVZXN_cm33) || defined(CPU_MIMX9556XVTXN_cm33) || defined(CPU_MIMX9556XVZXN_cm33))
#include "MIMX9556_cm33_COMMON.h"
#elif (defined(CPU_MIMX9556AVZXN_cm7) || defined(CPU_MIMX9556CVTXN_cm7) || defined(CPU_MIMX9556CVZXN_cm7) || defined(CPU_MIMX9556DVTXN_cm7) || defined(CPU_MIMX9556DVZXN_cm7) || defined(CPU_MIMX9556XVTXN_cm7) || defined(CPU_MIMX9556XVZXN_cm7))
#include "MIMX9556_cm7_COMMON.h"
#elif (defined(CPU_MIMX9574AVZXN_ca55) || defined(CPU_MIMX9574CVTXN_ca55) || defined(CPU_MIMX9574CVZXN_ca55) || defined(CPU_MIMX9574DVTXN_ca55) || defined(CPU_MIMX9574DVZXN_ca55) || defined(CPU_MIMX9574XVTXN_ca55) || defined(CPU_MIMX9574XVZXN_ca55))
#include "MIMX9574_ca55_COMMON.h"
#elif (defined(CPU_MIMX9574AVZXN_cm33) || defined(CPU_MIMX9574CVTXN_cm33) || defined(CPU_MIMX9574CVZXN_cm33) || defined(CPU_MIMX9574DVTXN_cm33) || defined(CPU_MIMX9574DVZXN_cm33) || defined(CPU_MIMX9574XVTXN_cm33) || defined(CPU_MIMX9574XVZXN_cm33))
#include "MIMX9574_cm33_COMMON.h"
#elif (defined(CPU_MIMX9574AVZXN_cm7) || defined(CPU_MIMX9574CVTXN_cm7) || defined(CPU_MIMX9574CVZXN_cm7) || defined(CPU_MIMX9574DVTXN_cm7) || defined(CPU_MIMX9574DVZXN_cm7) || defined(CPU_MIMX9574XVTXN_cm7) || defined(CPU_MIMX9574XVZXN_cm7))
#include "MIMX9574_cm7_COMMON.h"
#elif (defined(CPU_MIMX9576AVZXN_ca55) || defined(CPU_MIMX9576CVTXN_ca55) || defined(CPU_MIMX9576CVZXN_ca55) || defined(CPU_MIMX9576DVTXN_ca55) || defined(CPU_MIMX9576DVZXN_ca55) || defined(CPU_MIMX9576XVTXN_ca55) || defined(CPU_MIMX9576XVZXN_ca55))
#include "MIMX9576_ca55_COMMON.h"
#elif (defined(CPU_MIMX9576AVZXN_cm33) || defined(CPU_MIMX9576CVTXN_cm33) || defined(CPU_MIMX9576CVZXN_cm33) || defined(CPU_MIMX9576DVTXN_cm33) || defined(CPU_MIMX9576DVZXN_cm33) || defined(CPU_MIMX9576XVTXN_cm33) || defined(CPU_MIMX9576XVZXN_cm33))
#include "MIMX9576_cm33_COMMON.h"
#elif (defined(CPU_MIMX9576AVZXN_cm7) || defined(CPU_MIMX9576CVTXN_cm7) || defined(CPU_MIMX9576CVZXN_cm7) || defined(CPU_MIMX9576DVTXN_cm7) || defined(CPU_MIMX9576DVZXN_cm7) || defined(CPU_MIMX9576XVTXN_cm7) || defined(CPU_MIMX9576XVZXN_cm7))
#include "MIMX9576_cm7_COMMON.h"
#elif (defined(CPU_MIMX9586AVZXN_ca55) || defined(CPU_MIMX9586XVZXN_ca55))
#include "MIMX9586_ca55_COMMON.h"
#elif (defined(CPU_MIMX9586AVZXN_cm33) || defined(CPU_MIMX9586XVZXN_cm33))
#include "MIMX9586_cm33_COMMON.h"
#elif (defined(CPU_MIMX9586AVZXN_cm7) || defined(CPU_MIMX9586XVZXN_cm7))
#include "MIMX9586_cm7_COMMON.h"
#elif (defined(CPU_MIMX9594AVZXN_ca55) || defined(CPU_MIMX9594CVTXN_ca55) || defined(CPU_MIMX9594CVZXN_ca55) || defined(CPU_MIMX9594DVTXN_ca55) || defined(CPU_MIMX9594DVZXN_ca55) || defined(CPU_MIMX9594XVTXN_ca55) || defined(CPU_MIMX9594XVZXN_ca55))
#include "MIMX9594_ca55_COMMON.h"
#elif (defined(CPU_MIMX9594AVZXN_cm33) || defined(CPU_MIMX9594CVTXN_cm33) || defined(CPU_MIMX9594CVZXN_cm33) || defined(CPU_MIMX9594DVTXN_cm33) || defined(CPU_MIMX9594DVZXN_cm33) || defined(CPU_MIMX9594XVTXN_cm33) || defined(CPU_MIMX9594XVZXN_cm33))
#include "MIMX9594_cm33_COMMON.h"
#elif (defined(CPU_MIMX9594AVZXN_cm7) || defined(CPU_MIMX9594CVTXN_cm7) || defined(CPU_MIMX9594CVZXN_cm7) || defined(CPU_MIMX9594DVTXN_cm7) || defined(CPU_MIMX9594DVZXN_cm7) || defined(CPU_MIMX9594XVTXN_cm7) || defined(CPU_MIMX9594XVZXN_cm7))
#include "MIMX9594_cm7_COMMON.h"
#elif (defined(CPU_MIMX9596AVZXN_ca55) || defined(CPU_MIMX9596CVTXN_ca55) || defined(CPU_MIMX9596CVZXN_ca55) || defined(CPU_MIMX9596DVTXN_ca55) || defined(CPU_MIMX9596DVZXN_ca55) || defined(CPU_MIMX9596DVZXQ_ca55) || defined(CPU_MIMX9596XVTXN_ca55) || defined(CPU_MIMX9596XVZXN_ca55))
#include "MIMX9596_ca55_COMMON.h"
#elif (defined(CPU_MIMX9596AVZXN_cm33) || defined(CPU_MIMX9596CVTXN_cm33) || defined(CPU_MIMX9596CVZXN_cm33) || defined(CPU_MIMX9596DVTXN_cm33) || defined(CPU_MIMX9596DVZXN_cm33) || defined(CPU_MIMX9596DVZXQ_cm33) || defined(CPU_MIMX9596XVTXN_cm33) || defined(CPU_MIMX9596XVZXN_cm33))
#include "MIMX9596_cm33_COMMON.h"
#elif (defined(CPU_MIMX9596AVZXN_cm7) || defined(CPU_MIMX9596CVTXN_cm7) || defined(CPU_MIMX9596CVZXN_cm7) || defined(CPU_MIMX9596DVTXN_cm7) || defined(CPU_MIMX9596DVZXN_cm7) || defined(CPU_MIMX9596DVZXQ_cm7) || defined(CPU_MIMX9596XVTXN_cm7) || defined(CPU_MIMX9596XVZXN_cm7))
#include "MIMX9596_cm7_COMMON.h"
#elif (defined(CPU_MIMX95N4AVTXN_ca55) || defined(CPU_MIMX95N4AVZXN_ca55) || defined(CPU_MIMX95N4CVTXN_ca55) || defined(CPU_MIMX95N4CVZXN_ca55) || defined(CPU_MIMX95N4DVTXN_ca55) || defined(CPU_MIMX95N4DVZXN_ca55) || defined(CPU_MIMX95N4XVTXN_ca55) || defined(CPU_MIMX95N4XVZXN_ca55))
#include "MIMX95N4_ca55_COMMON.h"
#elif (defined(CPU_MIMX95N4AVTXN_cm33) || defined(CPU_MIMX95N4AVZXN_cm33) || defined(CPU_MIMX95N4CVTXN_cm33) || defined(CPU_MIMX95N4CVZXN_cm33) || defined(CPU_MIMX95N4DVTXN_cm33) || defined(CPU_MIMX95N4DVZXN_cm33) || defined(CPU_MIMX95N4XVTXN_cm33) || defined(CPU_MIMX95N4XVZXN_cm33))
#include "MIMX95N4_cm33_COMMON.h"
#elif (defined(CPU_MIMX95N4AVTXN_cm7) || defined(CPU_MIMX95N4AVZXN_cm7) || defined(CPU_MIMX95N4CVTXN_cm7) || defined(CPU_MIMX95N4CVZXN_cm7) || defined(CPU_MIMX95N4DVTXN_cm7) || defined(CPU_MIMX95N4DVZXN_cm7) || defined(CPU_MIMX95N4XVTXN_cm7) || defined(CPU_MIMX95N4XVZXN_cm7))
#include "MIMX95N4_cm7_COMMON.h"
#elif (defined(CPU_MIMX95N6AVTXN_ca55) || defined(CPU_MIMX95N6AVZXN_ca55) || defined(CPU_MIMX95N6CVTXN_ca55) || defined(CPU_MIMX95N6CVYXN_ca55) || defined(CPU_MIMX95N6CVZXN_ca55) || defined(CPU_MIMX95N6DVTXN_ca55) || defined(CPU_MIMX95N6DVZXN_ca55) || defined(CPU_MIMX95N6XVTXN_ca55) || defined(CPU_MIMX95N6XVZXN_ca55))
#include "MIMX95N6_ca55_COMMON.h"
#elif (defined(CPU_MIMX95N6AVTXN_cm33) || defined(CPU_MIMX95N6AVZXN_cm33) || defined(CPU_MIMX95N6CVTXN_cm33) || defined(CPU_MIMX95N6CVYXN_cm33) || defined(CPU_MIMX95N6CVZXN_cm33) || defined(CPU_MIMX95N6DVTXN_cm33) || defined(CPU_MIMX95N6DVZXN_cm33) || defined(CPU_MIMX95N6XVTXN_cm33) || defined(CPU_MIMX95N6XVZXN_cm33))
#include "MIMX95N6_cm33_COMMON.h"
#elif (defined(CPU_MIMX95N6AVTXN_cm7) || defined(CPU_MIMX95N6AVZXN_cm7) || defined(CPU_MIMX95N6CVTXN_cm7) || defined(CPU_MIMX95N6CVYXN_cm7) || defined(CPU_MIMX95N6CVZXN_cm7) || defined(CPU_MIMX95N6DVTXN_cm7) || defined(CPU_MIMX95N6DVZXN_cm7) || defined(CPU_MIMX95N6XVTXN_cm7) || defined(CPU_MIMX95N6XVZXN_cm7))
#include "MIMX95N6_cm7_COMMON.h"
#else
  #error "No valid CPU defined!"
#endif

/* ----------------------------------------------------------------------------
   -- Device Peripheral Access Layer
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup Peripheral_access_layer Device Peripheral Access Layer
 * @{
 */


/*
** Start of section using anonymous unions
*/

#if defined(__ARMCC_VERSION)
  #if (__ARMCC_VERSION >= 6010050)
    #pragma clang diagnostic push
  #else
    #pragma push
    #pragma anon_unions
  #endif
#elif defined(__GNUC__)
  /* anonymous unions are enabled by default */
#elif defined(__IAR_SYSTEMS_ICC__)
  #pragma language=extended
#else
  #error Not supported compiler type
#endif

/* ----------------------------------------------------------------------------
   -- NOC_GICRLPI0 Peripheral Access Layer
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup NOC_GICRLPI0_Peripheral_Access_Layer NOC_GICRLPI0 Peripheral Access Layer
 * @{
 */

/** NOC_GICRLPI0 - Register Layout Typedef */
typedef struct {
  __IO uint32_t GICR0_CTLR;                        /**< GICR0_CTLR, offset: 0x0 */
  __I  uint32_t GICR0_IIDR;                        /**< GICR0_IIDR, offset: 0x4 */
  __I  uint64_t GICR0_TYPER;                       /**< GICR0_TYPER, offset: 0x8 */
  __I  uint32_t GICR0_STATUSR;                     /**< GICR0_STATUSR, offset: 0x10 */
  __IO uint32_t GICR0_WAKER;                       /**< GICR0_WAKER, offset: 0x14 */
  __I  uint32_t GICR0_MPAMIDR;                     /**< GICR0_MPAMIDR, offset: 0x18 */
  __IO uint32_t GICR0_PARTIDR;                     /**< GICR0_PARTIDR, offset: 0x1C */
  __IO uint32_t GICR0_FCTLR;                       /**< GICR0_FCTLR, offset: 0x20 */
  __IO uint32_t GICR0_PWRR;                        /**< GICR0_PWRR, offset: 0x24 */
  __IO uint32_t GICR0_CLASS;                       /**< GICR0_CLASS, offset: 0x28 */
       uint8_t RESERVED_0[68];
  __IO uint64_t GICR0_PROPBASER;                   /**< GICR0_PROPBASER, offset: 0x70 */
  __IO uint64_t GICR0_PENDBASER;                   /**< GICR0_PENDBASER, offset: 0x78 */
       uint8_t RESERVED_1[32];
  __O  uint64_t GICR0_INVLPIR;                     /**< GICR0_INVLPIR, offset: 0xA0 */
       uint8_t RESERVED_2[8];
  __O  uint64_t GICR0_INVALLR;                     /**< GICR0_INVALLR, offset: 0xB0 */
       uint8_t RESERVED_3[8];
  __I  uint32_t GICR0_SYNCR;                       /**< GICR0_SYNCR, offset: 0xC0 */
       uint8_t RESERVED_4[60];
  __O  uint32_t GICR0_MPIDR;                       /**< GICR0_MPIDR, offset: 0x100 */
       uint8_t RESERVED_5[65228];
  __I  uint32_t GICR0_PIDR4;                       /**< GICR0_PIDR4, offset: 0xFFD0 */
  __I  uint32_t GICR0_PIDR5;                       /**< GICR0_PIDR5, offset: 0xFFD4 */
  __I  uint32_t GICR0_PIDR6;                       /**< GICR0_PIDR6, offset: 0xFFD8 */
  __I  uint32_t GICR0_PIDR7;                       /**< GICR0_PIDR7, offset: 0xFFDC */
  __I  uint32_t GICR0_PIDR0;                       /**< GICR0_PIDR0, offset: 0xFFE0 */
  __I  uint32_t GICR0_PIDR1;                       /**< GICR0_PIDR1, offset: 0xFFE4 */
  __I  uint32_t GICR0_PIDR2;                       /**< GICR0_PIDR2, offset: 0xFFE8 */
  __I  uint32_t GICR0_PIDR3;                       /**< GICR0_PIDR3, offset: 0xFFEC */
  __I  uint32_t GICR0_CIDR0;                       /**< GICR0_CIDR0, offset: 0xFFF0 */
  __I  uint32_t GICR0_CIDR1;                       /**< GICR0_CIDR1, offset: 0xFFF4 */
  __I  uint32_t GICR0_CIDR2;                       /**< GICR0_CIDR2, offset: 0xFFF8 */
  __I  uint32_t GICR0_CIDR3;                       /**< GICR0_CIDR3, offset: 0xFFFC */
} NOC_GICRLPI0_Type;

/* ----------------------------------------------------------------------------
   -- NOC_GICRLPI0 Register Masks
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup NOC_GICRLPI0_Register_Masks NOC_GICRLPI0 Register Masks
 * @{
 */

/*! @name GICR0_CTLR - GICR0_CTLR */
/*! @{ */

#define NOC_GICRLPI0_GICR0_CTLR_EnableLPIs_MASK  (0x1U)
#define NOC_GICRLPI0_GICR0_CTLR_EnableLPIs_SHIFT (0U)
/*! EnableLPIs - EnableLPIs */
#define NOC_GICRLPI0_GICR0_CTLR_EnableLPIs(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICRLPI0_GICR0_CTLR_EnableLPIs_SHIFT)) & NOC_GICRLPI0_GICR0_CTLR_EnableLPIs_MASK)

#define NOC_GICRLPI0_GICR0_CTLR_CES_MASK         (0x2U)
#define NOC_GICRLPI0_GICR0_CTLR_CES_SHIFT        (1U)
/*! CES - CES */
#define NOC_GICRLPI0_GICR0_CTLR_CES(x)           (((uint32_t)(((uint32_t)(x)) << NOC_GICRLPI0_GICR0_CTLR_CES_SHIFT)) & NOC_GICRLPI0_GICR0_CTLR_CES_MASK)

#define NOC_GICRLPI0_GICR0_CTLR_IR_MASK          (0x4U)
#define NOC_GICRLPI0_GICR0_CTLR_IR_SHIFT         (2U)
/*! IR - IR */
#define NOC_GICRLPI0_GICR0_CTLR_IR(x)            (((uint32_t)(((uint32_t)(x)) << NOC_GICRLPI0_GICR0_CTLR_IR_SHIFT)) & NOC_GICRLPI0_GICR0_CTLR_IR_MASK)

#define NOC_GICRLPI0_GICR0_CTLR_RWP_MASK         (0x8U)
#define NOC_GICRLPI0_GICR0_CTLR_RWP_SHIFT        (3U)
/*! RWP - RWP */
#define NOC_GICRLPI0_GICR0_CTLR_RWP(x)           (((uint32_t)(((uint32_t)(x)) << NOC_GICRLPI0_GICR0_CTLR_RWP_SHIFT)) & NOC_GICRLPI0_GICR0_CTLR_RWP_MASK)

#define NOC_GICRLPI0_GICR0_CTLR_RESERVED1_MASK   (0xFFFFF0U)
#define NOC_GICRLPI0_GICR0_CTLR_RESERVED1_SHIFT  (4U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICRLPI0_GICR0_CTLR_RESERVED1(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICRLPI0_GICR0_CTLR_RESERVED1_SHIFT)) & NOC_GICRLPI0_GICR0_CTLR_RESERVED1_MASK)

#define NOC_GICRLPI0_GICR0_CTLR_DPG0_MASK        (0x1000000U)
#define NOC_GICRLPI0_GICR0_CTLR_DPG0_SHIFT       (24U)
/*! DPG0 - DPG0 */
#define NOC_GICRLPI0_GICR0_CTLR_DPG0(x)          (((uint32_t)(((uint32_t)(x)) << NOC_GICRLPI0_GICR0_CTLR_DPG0_SHIFT)) & NOC_GICRLPI0_GICR0_CTLR_DPG0_MASK)

#define NOC_GICRLPI0_GICR0_CTLR_DPG1NS_MASK      (0x2000000U)
#define NOC_GICRLPI0_GICR0_CTLR_DPG1NS_SHIFT     (25U)
/*! DPG1NS - DPG1NS */
#define NOC_GICRLPI0_GICR0_CTLR_DPG1NS(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICRLPI0_GICR0_CTLR_DPG1NS_SHIFT)) & NOC_GICRLPI0_GICR0_CTLR_DPG1NS_MASK)

#define NOC_GICRLPI0_GICR0_CTLR_DPG1S_MASK       (0x4000000U)
#define NOC_GICRLPI0_GICR0_CTLR_DPG1S_SHIFT      (26U)
/*! DPG1S - DPG1S */
#define NOC_GICRLPI0_GICR0_CTLR_DPG1S(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICRLPI0_GICR0_CTLR_DPG1S_SHIFT)) & NOC_GICRLPI0_GICR0_CTLR_DPG1S_MASK)

#define NOC_GICRLPI0_GICR0_CTLR_RESERVED2_MASK   (0x78000000U)
#define NOC_GICRLPI0_GICR0_CTLR_RESERVED2_SHIFT  (27U)
/*! RESERVED2 - RESERVED2 */
#define NOC_GICRLPI0_GICR0_CTLR_RESERVED2(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICRLPI0_GICR0_CTLR_RESERVED2_SHIFT)) & NOC_GICRLPI0_GICR0_CTLR_RESERVED2_MASK)

#define NOC_GICRLPI0_GICR0_CTLR_UWP_MASK         (0x80000000U)
#define NOC_GICRLPI0_GICR0_CTLR_UWP_SHIFT        (31U)
/*! UWP - UWP */
#define NOC_GICRLPI0_GICR0_CTLR_UWP(x)           (((uint32_t)(((uint32_t)(x)) << NOC_GICRLPI0_GICR0_CTLR_UWP_SHIFT)) & NOC_GICRLPI0_GICR0_CTLR_UWP_MASK)
/*! @} */

/*! @name GICR0_IIDR - GICR0_IIDR */
/*! @{ */

#define NOC_GICRLPI0_GICR0_IIDR_Implementer_MASK (0xFFFU)
#define NOC_GICRLPI0_GICR0_IIDR_Implementer_SHIFT (0U)
/*! Implementer - Implementer */
#define NOC_GICRLPI0_GICR0_IIDR_Implementer(x)   (((uint32_t)(((uint32_t)(x)) << NOC_GICRLPI0_GICR0_IIDR_Implementer_SHIFT)) & NOC_GICRLPI0_GICR0_IIDR_Implementer_MASK)

#define NOC_GICRLPI0_GICR0_IIDR_Revision_MASK    (0xF000U)
#define NOC_GICRLPI0_GICR0_IIDR_Revision_SHIFT   (12U)
/*! Revision - Revision */
#define NOC_GICRLPI0_GICR0_IIDR_Revision(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICRLPI0_GICR0_IIDR_Revision_SHIFT)) & NOC_GICRLPI0_GICR0_IIDR_Revision_MASK)

#define NOC_GICRLPI0_GICR0_IIDR_Variant_MASK     (0xF0000U)
#define NOC_GICRLPI0_GICR0_IIDR_Variant_SHIFT    (16U)
/*! Variant - Variant */
#define NOC_GICRLPI0_GICR0_IIDR_Variant(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICRLPI0_GICR0_IIDR_Variant_SHIFT)) & NOC_GICRLPI0_GICR0_IIDR_Variant_MASK)

#define NOC_GICRLPI0_GICR0_IIDR_RESERVED0_MASK   (0xF00000U)
#define NOC_GICRLPI0_GICR0_IIDR_RESERVED0_SHIFT  (20U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICRLPI0_GICR0_IIDR_RESERVED0(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICRLPI0_GICR0_IIDR_RESERVED0_SHIFT)) & NOC_GICRLPI0_GICR0_IIDR_RESERVED0_MASK)

#define NOC_GICRLPI0_GICR0_IIDR_ProductID_MASK   (0xFF000000U)
#define NOC_GICRLPI0_GICR0_IIDR_ProductID_SHIFT  (24U)
/*! ProductID - ProductID */
#define NOC_GICRLPI0_GICR0_IIDR_ProductID(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICRLPI0_GICR0_IIDR_ProductID_SHIFT)) & NOC_GICRLPI0_GICR0_IIDR_ProductID_MASK)
/*! @} */

/*! @name GICR0_TYPER - GICR0_TYPER */
/*! @{ */

#define NOC_GICRLPI0_GICR0_TYPER_PLPIS_MASK      (0x1U)
#define NOC_GICRLPI0_GICR0_TYPER_PLPIS_SHIFT     (0U)
/*! PLPIS - PLPIS */
#define NOC_GICRLPI0_GICR0_TYPER_PLPIS(x)        (((uint64_t)(((uint64_t)(x)) << NOC_GICRLPI0_GICR0_TYPER_PLPIS_SHIFT)) & NOC_GICRLPI0_GICR0_TYPER_PLPIS_MASK)

#define NOC_GICRLPI0_GICR0_TYPER_VLPIS_MASK      (0x2U)
#define NOC_GICRLPI0_GICR0_TYPER_VLPIS_SHIFT     (1U)
/*! VLPIS - VLPIS */
#define NOC_GICRLPI0_GICR0_TYPER_VLPIS(x)        (((uint64_t)(((uint64_t)(x)) << NOC_GICRLPI0_GICR0_TYPER_VLPIS_SHIFT)) & NOC_GICRLPI0_GICR0_TYPER_VLPIS_MASK)

#define NOC_GICRLPI0_GICR0_TYPER_Dirty_MASK      (0x4U)
#define NOC_GICRLPI0_GICR0_TYPER_Dirty_SHIFT     (2U)
/*! Dirty - Dirty */
#define NOC_GICRLPI0_GICR0_TYPER_Dirty(x)        (((uint64_t)(((uint64_t)(x)) << NOC_GICRLPI0_GICR0_TYPER_Dirty_SHIFT)) & NOC_GICRLPI0_GICR0_TYPER_Dirty_MASK)

#define NOC_GICRLPI0_GICR0_TYPER_DirectLPI_MASK  (0x8U)
#define NOC_GICRLPI0_GICR0_TYPER_DirectLPI_SHIFT (3U)
/*! DirectLPI - DirectLPI */
#define NOC_GICRLPI0_GICR0_TYPER_DirectLPI(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICRLPI0_GICR0_TYPER_DirectLPI_SHIFT)) & NOC_GICRLPI0_GICR0_TYPER_DirectLPI_MASK)

#define NOC_GICRLPI0_GICR0_TYPER_Last_MASK       (0x10U)
#define NOC_GICRLPI0_GICR0_TYPER_Last_SHIFT      (4U)
/*! Last - Last */
#define NOC_GICRLPI0_GICR0_TYPER_Last(x)         (((uint64_t)(((uint64_t)(x)) << NOC_GICRLPI0_GICR0_TYPER_Last_SHIFT)) & NOC_GICRLPI0_GICR0_TYPER_Last_MASK)

#define NOC_GICRLPI0_GICR0_TYPER_DPGS_MASK       (0x20U)
#define NOC_GICRLPI0_GICR0_TYPER_DPGS_SHIFT      (5U)
/*! DPGS - DPGS */
#define NOC_GICRLPI0_GICR0_TYPER_DPGS(x)         (((uint64_t)(((uint64_t)(x)) << NOC_GICRLPI0_GICR0_TYPER_DPGS_SHIFT)) & NOC_GICRLPI0_GICR0_TYPER_DPGS_MASK)

#define NOC_GICRLPI0_GICR0_TYPER_MPAM_MASK       (0x40U)
#define NOC_GICRLPI0_GICR0_TYPER_MPAM_SHIFT      (6U)
/*! MPAM - MPAM */
#define NOC_GICRLPI0_GICR0_TYPER_MPAM(x)         (((uint64_t)(((uint64_t)(x)) << NOC_GICRLPI0_GICR0_TYPER_MPAM_SHIFT)) & NOC_GICRLPI0_GICR0_TYPER_MPAM_MASK)

#define NOC_GICRLPI0_GICR0_TYPER_RVPEID_MASK     (0x80U)
#define NOC_GICRLPI0_GICR0_TYPER_RVPEID_SHIFT    (7U)
/*! RVPEID - RVPEID */
#define NOC_GICRLPI0_GICR0_TYPER_RVPEID(x)       (((uint64_t)(((uint64_t)(x)) << NOC_GICRLPI0_GICR0_TYPER_RVPEID_SHIFT)) & NOC_GICRLPI0_GICR0_TYPER_RVPEID_MASK)

#define NOC_GICRLPI0_GICR0_TYPER_ProcessorNumber_MASK (0xFFFF00U)
#define NOC_GICRLPI0_GICR0_TYPER_ProcessorNumber_SHIFT (8U)
/*! ProcessorNumber - ProcessorNumber */
#define NOC_GICRLPI0_GICR0_TYPER_ProcessorNumber(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICRLPI0_GICR0_TYPER_ProcessorNumber_SHIFT)) & NOC_GICRLPI0_GICR0_TYPER_ProcessorNumber_MASK)

#define NOC_GICRLPI0_GICR0_TYPER_CommonLPIAff_MASK (0x3000000U)
#define NOC_GICRLPI0_GICR0_TYPER_CommonLPIAff_SHIFT (24U)
/*! CommonLPIAff - CommonLPIAff */
#define NOC_GICRLPI0_GICR0_TYPER_CommonLPIAff(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICRLPI0_GICR0_TYPER_CommonLPIAff_SHIFT)) & NOC_GICRLPI0_GICR0_TYPER_CommonLPIAff_MASK)

#define NOC_GICRLPI0_GICR0_TYPER_VSGI_MASK       (0x4000000U)
#define NOC_GICRLPI0_GICR0_TYPER_VSGI_SHIFT      (26U)
/*! VSGI - VSGI */
#define NOC_GICRLPI0_GICR0_TYPER_VSGI(x)         (((uint64_t)(((uint64_t)(x)) << NOC_GICRLPI0_GICR0_TYPER_VSGI_SHIFT)) & NOC_GICRLPI0_GICR0_TYPER_VSGI_MASK)

#define NOC_GICRLPI0_GICR0_TYPER_PPInum_MASK     (0xF8000000U)
#define NOC_GICRLPI0_GICR0_TYPER_PPInum_SHIFT    (27U)
/*! PPInum - PPInum */
#define NOC_GICRLPI0_GICR0_TYPER_PPInum(x)       (((uint64_t)(((uint64_t)(x)) << NOC_GICRLPI0_GICR0_TYPER_PPInum_SHIFT)) & NOC_GICRLPI0_GICR0_TYPER_PPInum_MASK)

#define NOC_GICRLPI0_GICR0_TYPER_AffinityValue_MASK (0xFFFFFFFF00000000U)
#define NOC_GICRLPI0_GICR0_TYPER_AffinityValue_SHIFT (32U)
/*! AffinityValue - AffinityValue */
#define NOC_GICRLPI0_GICR0_TYPER_AffinityValue(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICRLPI0_GICR0_TYPER_AffinityValue_SHIFT)) & NOC_GICRLPI0_GICR0_TYPER_AffinityValue_MASK)
/*! @} */

/*! @name GICR0_STATUSR - GICR0_STATUSR */
/*! @{ */

#define NOC_GICRLPI0_GICR0_STATUSR_RESERVED_MASK (0xFFFFFFFFU)
#define NOC_GICRLPI0_GICR0_STATUSR_RESERVED_SHIFT (0U)
/*! RESERVED - RESERVED */
#define NOC_GICRLPI0_GICR0_STATUSR_RESERVED(x)   (((uint32_t)(((uint32_t)(x)) << NOC_GICRLPI0_GICR0_STATUSR_RESERVED_SHIFT)) & NOC_GICRLPI0_GICR0_STATUSR_RESERVED_MASK)
/*! @} */

/*! @name GICR0_WAKER - GICR0_WAKER */
/*! @{ */

#define NOC_GICRLPI0_GICR0_WAKER_Sleep_MASK      (0x1U)
#define NOC_GICRLPI0_GICR0_WAKER_Sleep_SHIFT     (0U)
/*! Sleep - Sleep */
#define NOC_GICRLPI0_GICR0_WAKER_Sleep(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICRLPI0_GICR0_WAKER_Sleep_SHIFT)) & NOC_GICRLPI0_GICR0_WAKER_Sleep_MASK)

#define NOC_GICRLPI0_GICR0_WAKER_ProcessorSleep_MASK (0x2U)
#define NOC_GICRLPI0_GICR0_WAKER_ProcessorSleep_SHIFT (1U)
/*! ProcessorSleep - ProcessorSleep */
#define NOC_GICRLPI0_GICR0_WAKER_ProcessorSleep(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRLPI0_GICR0_WAKER_ProcessorSleep_SHIFT)) & NOC_GICRLPI0_GICR0_WAKER_ProcessorSleep_MASK)

#define NOC_GICRLPI0_GICR0_WAKER_ChildrenAsleep_MASK (0x4U)
#define NOC_GICRLPI0_GICR0_WAKER_ChildrenAsleep_SHIFT (2U)
/*! ChildrenAsleep - ChildrenAsleep */
#define NOC_GICRLPI0_GICR0_WAKER_ChildrenAsleep(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRLPI0_GICR0_WAKER_ChildrenAsleep_SHIFT)) & NOC_GICRLPI0_GICR0_WAKER_ChildrenAsleep_MASK)

#define NOC_GICRLPI0_GICR0_WAKER_RESERVED0_MASK  (0x7FFFFFF8U)
#define NOC_GICRLPI0_GICR0_WAKER_RESERVED0_SHIFT (3U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICRLPI0_GICR0_WAKER_RESERVED0(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICRLPI0_GICR0_WAKER_RESERVED0_SHIFT)) & NOC_GICRLPI0_GICR0_WAKER_RESERVED0_MASK)

#define NOC_GICRLPI0_GICR0_WAKER_Quiescent_MASK  (0x80000000U)
#define NOC_GICRLPI0_GICR0_WAKER_Quiescent_SHIFT (31U)
/*! Quiescent - Quiescent */
#define NOC_GICRLPI0_GICR0_WAKER_Quiescent(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICRLPI0_GICR0_WAKER_Quiescent_SHIFT)) & NOC_GICRLPI0_GICR0_WAKER_Quiescent_MASK)
/*! @} */

/*! @name GICR0_MPAMIDR - GICR0_MPAMIDR */
/*! @{ */

#define NOC_GICRLPI0_GICR0_MPAMIDR_PARTID_MAX_MASK (0x1FFU)
#define NOC_GICRLPI0_GICR0_MPAMIDR_PARTID_MAX_SHIFT (0U)
/*! PARTID_MAX - PARTID_MAX */
#define NOC_GICRLPI0_GICR0_MPAMIDR_PARTID_MAX(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRLPI0_GICR0_MPAMIDR_PARTID_MAX_SHIFT)) & NOC_GICRLPI0_GICR0_MPAMIDR_PARTID_MAX_MASK)

#define NOC_GICRLPI0_GICR0_MPAMIDR_RESERVED0_MASK (0xFE00U)
#define NOC_GICRLPI0_GICR0_MPAMIDR_RESERVED0_SHIFT (9U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICRLPI0_GICR0_MPAMIDR_RESERVED0(x)  (((uint32_t)(((uint32_t)(x)) << NOC_GICRLPI0_GICR0_MPAMIDR_RESERVED0_SHIFT)) & NOC_GICRLPI0_GICR0_MPAMIDR_RESERVED0_MASK)

#define NOC_GICRLPI0_GICR0_MPAMIDR_PMG_MAX_MASK  (0x10000U)
#define NOC_GICRLPI0_GICR0_MPAMIDR_PMG_MAX_SHIFT (16U)
/*! PMG_MAX - PMG_MAX */
#define NOC_GICRLPI0_GICR0_MPAMIDR_PMG_MAX(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICRLPI0_GICR0_MPAMIDR_PMG_MAX_SHIFT)) & NOC_GICRLPI0_GICR0_MPAMIDR_PMG_MAX_MASK)

#define NOC_GICRLPI0_GICR0_MPAMIDR_RESERVED1_MASK (0xFFFE0000U)
#define NOC_GICRLPI0_GICR0_MPAMIDR_RESERVED1_SHIFT (17U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICRLPI0_GICR0_MPAMIDR_RESERVED1(x)  (((uint32_t)(((uint32_t)(x)) << NOC_GICRLPI0_GICR0_MPAMIDR_RESERVED1_SHIFT)) & NOC_GICRLPI0_GICR0_MPAMIDR_RESERVED1_MASK)
/*! @} */

/*! @name GICR0_PARTIDR - GICR0_PARTIDR */
/*! @{ */

#define NOC_GICRLPI0_GICR0_PARTIDR_PARTID_MASK   (0x1FFU)
#define NOC_GICRLPI0_GICR0_PARTIDR_PARTID_SHIFT  (0U)
/*! PARTID - PARTID */
#define NOC_GICRLPI0_GICR0_PARTIDR_PARTID(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICRLPI0_GICR0_PARTIDR_PARTID_SHIFT)) & NOC_GICRLPI0_GICR0_PARTIDR_PARTID_MASK)

#define NOC_GICRLPI0_GICR0_PARTIDR_RESERVED0_MASK (0xFE00U)
#define NOC_GICRLPI0_GICR0_PARTIDR_RESERVED0_SHIFT (9U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICRLPI0_GICR0_PARTIDR_RESERVED0(x)  (((uint32_t)(((uint32_t)(x)) << NOC_GICRLPI0_GICR0_PARTIDR_RESERVED0_SHIFT)) & NOC_GICRLPI0_GICR0_PARTIDR_RESERVED0_MASK)

#define NOC_GICRLPI0_GICR0_PARTIDR_PMG_MASK      (0x10000U)
#define NOC_GICRLPI0_GICR0_PARTIDR_PMG_SHIFT     (16U)
/*! PMG - PMG */
#define NOC_GICRLPI0_GICR0_PARTIDR_PMG(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICRLPI0_GICR0_PARTIDR_PMG_SHIFT)) & NOC_GICRLPI0_GICR0_PARTIDR_PMG_MASK)

#define NOC_GICRLPI0_GICR0_PARTIDR_RESERVED1_MASK (0xFFFE0000U)
#define NOC_GICRLPI0_GICR0_PARTIDR_RESERVED1_SHIFT (17U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICRLPI0_GICR0_PARTIDR_RESERVED1(x)  (((uint32_t)(((uint32_t)(x)) << NOC_GICRLPI0_GICR0_PARTIDR_RESERVED1_SHIFT)) & NOC_GICRLPI0_GICR0_PARTIDR_RESERVED1_MASK)
/*! @} */

/*! @name GICR0_FCTLR - GICR0_FCTLR */
/*! @{ */

#define NOC_GICRLPI0_GICR0_FCTLR_SIP_MASK        (0x1U)
#define NOC_GICRLPI0_GICR0_FCTLR_SIP_SHIFT       (0U)
/*! SIP - SIP */
#define NOC_GICRLPI0_GICR0_FCTLR_SIP(x)          (((uint32_t)(((uint32_t)(x)) << NOC_GICRLPI0_GICR0_FCTLR_SIP_SHIFT)) & NOC_GICRLPI0_GICR0_FCTLR_SIP_MASK)

#define NOC_GICRLPI0_GICR0_FCTLR_QDeny_MASK      (0x2U)
#define NOC_GICRLPI0_GICR0_FCTLR_QDeny_SHIFT     (1U)
/*! QDeny - QDeny */
#define NOC_GICRLPI0_GICR0_FCTLR_QDeny(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICRLPI0_GICR0_FCTLR_QDeny_SHIFT)) & NOC_GICRLPI0_GICR0_FCTLR_QDeny_MASK)

#define NOC_GICRLPI0_GICR0_FCTLR_CGO_MASK        (0x1CU)
#define NOC_GICRLPI0_GICR0_FCTLR_CGO_SHIFT       (2U)
/*! CGO - CGO */
#define NOC_GICRLPI0_GICR0_FCTLR_CGO(x)          (((uint32_t)(((uint32_t)(x)) << NOC_GICRLPI0_GICR0_FCTLR_CGO_SHIFT)) & NOC_GICRLPI0_GICR0_FCTLR_CGO_MASK)

#define NOC_GICRLPI0_GICR0_FCTLR_RESERVED0_MASK  (0x3E0U)
#define NOC_GICRLPI0_GICR0_FCTLR_RESERVED0_SHIFT (5U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICRLPI0_GICR0_FCTLR_RESERVED0(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICRLPI0_GICR0_FCTLR_RESERVED0_SHIFT)) & NOC_GICRLPI0_GICR0_FCTLR_RESERVED0_MASK)

#define NOC_GICRLPI0_GICR0_FCTLR_RESERVED1_MASK  (0xFFFFFC00U)
#define NOC_GICRLPI0_GICR0_FCTLR_RESERVED1_SHIFT (10U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICRLPI0_GICR0_FCTLR_RESERVED1(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICRLPI0_GICR0_FCTLR_RESERVED1_SHIFT)) & NOC_GICRLPI0_GICR0_FCTLR_RESERVED1_MASK)
/*! @} */

/*! @name GICR0_PWRR - GICR0_PWRR */
/*! @{ */

#define NOC_GICRLPI0_GICR0_PWRR_RDPD_MASK        (0x1U)
#define NOC_GICRLPI0_GICR0_PWRR_RDPD_SHIFT       (0U)
/*! RDPD - RDPD */
#define NOC_GICRLPI0_GICR0_PWRR_RDPD(x)          (((uint32_t)(((uint32_t)(x)) << NOC_GICRLPI0_GICR0_PWRR_RDPD_SHIFT)) & NOC_GICRLPI0_GICR0_PWRR_RDPD_MASK)

#define NOC_GICRLPI0_GICR0_PWRR_RDAG_MASK        (0x2U)
#define NOC_GICRLPI0_GICR0_PWRR_RDAG_SHIFT       (1U)
/*! RDAG - RDAG */
#define NOC_GICRLPI0_GICR0_PWRR_RDAG(x)          (((uint32_t)(((uint32_t)(x)) << NOC_GICRLPI0_GICR0_PWRR_RDAG_SHIFT)) & NOC_GICRLPI0_GICR0_PWRR_RDAG_MASK)

#define NOC_GICRLPI0_GICR0_PWRR_RDGPD_MASK       (0x4U)
#define NOC_GICRLPI0_GICR0_PWRR_RDGPD_SHIFT      (2U)
/*! RDGPD - RDGPD */
#define NOC_GICRLPI0_GICR0_PWRR_RDGPD(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICRLPI0_GICR0_PWRR_RDGPD_SHIFT)) & NOC_GICRLPI0_GICR0_PWRR_RDGPD_MASK)

#define NOC_GICRLPI0_GICR0_PWRR_RDGPO_MASK       (0x8U)
#define NOC_GICRLPI0_GICR0_PWRR_RDGPO_SHIFT      (3U)
/*! RDGPO - RDGPO */
#define NOC_GICRLPI0_GICR0_PWRR_RDGPO(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICRLPI0_GICR0_PWRR_RDGPO_SHIFT)) & NOC_GICRLPI0_GICR0_PWRR_RDGPO_MASK)

#define NOC_GICRLPI0_GICR0_PWRR_RESERVED0_MASK   (0xF0U)
#define NOC_GICRLPI0_GICR0_PWRR_RESERVED0_SHIFT  (4U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICRLPI0_GICR0_PWRR_RESERVED0(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICRLPI0_GICR0_PWRR_RESERVED0_SHIFT)) & NOC_GICRLPI0_GICR0_PWRR_RESERVED0_MASK)

#define NOC_GICRLPI0_GICR0_PWRR_RDGO_MASK        (0x7F00U)
#define NOC_GICRLPI0_GICR0_PWRR_RDGO_SHIFT       (8U)
/*! RDGO - RDGO */
#define NOC_GICRLPI0_GICR0_PWRR_RDGO(x)          (((uint32_t)(((uint32_t)(x)) << NOC_GICRLPI0_GICR0_PWRR_RDGO_SHIFT)) & NOC_GICRLPI0_GICR0_PWRR_RDGO_MASK)

#define NOC_GICRLPI0_GICR0_PWRR_RDG_MASK         (0xFF8000U)
#define NOC_GICRLPI0_GICR0_PWRR_RDG_SHIFT        (15U)
/*! RDG - RDG */
#define NOC_GICRLPI0_GICR0_PWRR_RDG(x)           (((uint32_t)(((uint32_t)(x)) << NOC_GICRLPI0_GICR0_PWRR_RDG_SHIFT)) & NOC_GICRLPI0_GICR0_PWRR_RDG_MASK)

#define NOC_GICRLPI0_GICR0_PWRR_RESERVED1_MASK   (0xFF000000U)
#define NOC_GICRLPI0_GICR0_PWRR_RESERVED1_SHIFT  (24U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICRLPI0_GICR0_PWRR_RESERVED1(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICRLPI0_GICR0_PWRR_RESERVED1_SHIFT)) & NOC_GICRLPI0_GICR0_PWRR_RESERVED1_MASK)
/*! @} */

/*! @name GICR0_CLASS - GICR0_CLASS */
/*! @{ */

#define NOC_GICRLPI0_GICR0_CLASS_Class_MASK      (0x1U)
#define NOC_GICRLPI0_GICR0_CLASS_Class_SHIFT     (0U)
/*! Class - Class */
#define NOC_GICRLPI0_GICR0_CLASS_Class(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICRLPI0_GICR0_CLASS_Class_SHIFT)) & NOC_GICRLPI0_GICR0_CLASS_Class_MASK)

#define NOC_GICRLPI0_GICR0_CLASS_RESERVED0_MASK  (0xFFFFFFFEU)
#define NOC_GICRLPI0_GICR0_CLASS_RESERVED0_SHIFT (1U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICRLPI0_GICR0_CLASS_RESERVED0(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICRLPI0_GICR0_CLASS_RESERVED0_SHIFT)) & NOC_GICRLPI0_GICR0_CLASS_RESERVED0_MASK)
/*! @} */

/*! @name GICR0_PROPBASER - GICR0_PROPBASER */
/*! @{ */

#define NOC_GICRLPI0_GICR0_PROPBASER_IDBits_MASK (0x1FU)
#define NOC_GICRLPI0_GICR0_PROPBASER_IDBits_SHIFT (0U)
/*! IDBits - IDBits */
#define NOC_GICRLPI0_GICR0_PROPBASER_IDBits(x)   (((uint64_t)(((uint64_t)(x)) << NOC_GICRLPI0_GICR0_PROPBASER_IDBits_SHIFT)) & NOC_GICRLPI0_GICR0_PROPBASER_IDBits_MASK)

#define NOC_GICRLPI0_GICR0_PROPBASER_RESERVED0_MASK (0x60U)
#define NOC_GICRLPI0_GICR0_PROPBASER_RESERVED0_SHIFT (5U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICRLPI0_GICR0_PROPBASER_RESERVED0(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICRLPI0_GICR0_PROPBASER_RESERVED0_SHIFT)) & NOC_GICRLPI0_GICR0_PROPBASER_RESERVED0_MASK)

#define NOC_GICRLPI0_GICR0_PROPBASER_Cacheability_MASK (0x380U)
#define NOC_GICRLPI0_GICR0_PROPBASER_Cacheability_SHIFT (7U)
/*! Cacheability - Cacheability */
#define NOC_GICRLPI0_GICR0_PROPBASER_Cacheability(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICRLPI0_GICR0_PROPBASER_Cacheability_SHIFT)) & NOC_GICRLPI0_GICR0_PROPBASER_Cacheability_MASK)

#define NOC_GICRLPI0_GICR0_PROPBASER_Shareability_MASK (0xC00U)
#define NOC_GICRLPI0_GICR0_PROPBASER_Shareability_SHIFT (10U)
/*! Shareability - Shareability */
#define NOC_GICRLPI0_GICR0_PROPBASER_Shareability(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICRLPI0_GICR0_PROPBASER_Shareability_SHIFT)) & NOC_GICRLPI0_GICR0_PROPBASER_Shareability_MASK)

#define NOC_GICRLPI0_GICR0_PROPBASER_PhysicalAddress_MASK (0xFFFFFF000U)
#define NOC_GICRLPI0_GICR0_PROPBASER_PhysicalAddress_SHIFT (12U)
/*! PhysicalAddress - PhysicalAddress */
#define NOC_GICRLPI0_GICR0_PROPBASER_PhysicalAddress(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICRLPI0_GICR0_PROPBASER_PhysicalAddress_SHIFT)) & NOC_GICRLPI0_GICR0_PROPBASER_PhysicalAddress_MASK)

#define NOC_GICRLPI0_GICR0_PROPBASER_RESERVED1_MASK (0xFFFFF000000000U)
#define NOC_GICRLPI0_GICR0_PROPBASER_RESERVED1_SHIFT (36U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICRLPI0_GICR0_PROPBASER_RESERVED1(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICRLPI0_GICR0_PROPBASER_RESERVED1_SHIFT)) & NOC_GICRLPI0_GICR0_PROPBASER_RESERVED1_MASK)

#define NOC_GICRLPI0_GICR0_PROPBASER_OuterCacheability_MASK (0x700000000000000U)
#define NOC_GICRLPI0_GICR0_PROPBASER_OuterCacheability_SHIFT (56U)
/*! OuterCacheability - OuterCacheability */
#define NOC_GICRLPI0_GICR0_PROPBASER_OuterCacheability(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICRLPI0_GICR0_PROPBASER_OuterCacheability_SHIFT)) & NOC_GICRLPI0_GICR0_PROPBASER_OuterCacheability_MASK)

#define NOC_GICRLPI0_GICR0_PROPBASER_RESERVED2_MASK (0xF800000000000000U)
#define NOC_GICRLPI0_GICR0_PROPBASER_RESERVED2_SHIFT (59U)
/*! RESERVED2 - RESERVED2 */
#define NOC_GICRLPI0_GICR0_PROPBASER_RESERVED2(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICRLPI0_GICR0_PROPBASER_RESERVED2_SHIFT)) & NOC_GICRLPI0_GICR0_PROPBASER_RESERVED2_MASK)
/*! @} */

/*! @name GICR0_PENDBASER - GICR0_PENDBASER */
/*! @{ */

#define NOC_GICRLPI0_GICR0_PENDBASER_RESERVED0_MASK (0x7FU)
#define NOC_GICRLPI0_GICR0_PENDBASER_RESERVED0_SHIFT (0U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICRLPI0_GICR0_PENDBASER_RESERVED0(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICRLPI0_GICR0_PENDBASER_RESERVED0_SHIFT)) & NOC_GICRLPI0_GICR0_PENDBASER_RESERVED0_MASK)

#define NOC_GICRLPI0_GICR0_PENDBASER_Cacheability_MASK (0x380U)
#define NOC_GICRLPI0_GICR0_PENDBASER_Cacheability_SHIFT (7U)
/*! Cacheability - Cacheability */
#define NOC_GICRLPI0_GICR0_PENDBASER_Cacheability(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICRLPI0_GICR0_PENDBASER_Cacheability_SHIFT)) & NOC_GICRLPI0_GICR0_PENDBASER_Cacheability_MASK)

#define NOC_GICRLPI0_GICR0_PENDBASER_Shareability_MASK (0xC00U)
#define NOC_GICRLPI0_GICR0_PENDBASER_Shareability_SHIFT (10U)
/*! Shareability - Shareability */
#define NOC_GICRLPI0_GICR0_PENDBASER_Shareability(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICRLPI0_GICR0_PENDBASER_Shareability_SHIFT)) & NOC_GICRLPI0_GICR0_PENDBASER_Shareability_MASK)

#define NOC_GICRLPI0_GICR0_PENDBASER_RESERVED1_MASK (0xF000U)
#define NOC_GICRLPI0_GICR0_PENDBASER_RESERVED1_SHIFT (12U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICRLPI0_GICR0_PENDBASER_RESERVED1(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICRLPI0_GICR0_PENDBASER_RESERVED1_SHIFT)) & NOC_GICRLPI0_GICR0_PENDBASER_RESERVED1_MASK)

#define NOC_GICRLPI0_GICR0_PENDBASER_PhysicalAddress_MASK (0xFFFFF0000U)
#define NOC_GICRLPI0_GICR0_PENDBASER_PhysicalAddress_SHIFT (16U)
/*! PhysicalAddress - PhysicalAddress */
#define NOC_GICRLPI0_GICR0_PENDBASER_PhysicalAddress(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICRLPI0_GICR0_PENDBASER_PhysicalAddress_SHIFT)) & NOC_GICRLPI0_GICR0_PENDBASER_PhysicalAddress_MASK)

#define NOC_GICRLPI0_GICR0_PENDBASER_RESERVED2_MASK (0xFFFFF000000000U)
#define NOC_GICRLPI0_GICR0_PENDBASER_RESERVED2_SHIFT (36U)
/*! RESERVED2 - RESERVED2 */
#define NOC_GICRLPI0_GICR0_PENDBASER_RESERVED2(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICRLPI0_GICR0_PENDBASER_RESERVED2_SHIFT)) & NOC_GICRLPI0_GICR0_PENDBASER_RESERVED2_MASK)

#define NOC_GICRLPI0_GICR0_PENDBASER_OuterCacheability_MASK (0x700000000000000U)
#define NOC_GICRLPI0_GICR0_PENDBASER_OuterCacheability_SHIFT (56U)
/*! OuterCacheability - OuterCacheability */
#define NOC_GICRLPI0_GICR0_PENDBASER_OuterCacheability(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICRLPI0_GICR0_PENDBASER_OuterCacheability_SHIFT)) & NOC_GICRLPI0_GICR0_PENDBASER_OuterCacheability_MASK)

#define NOC_GICRLPI0_GICR0_PENDBASER_RESERVED3_MASK (0x3800000000000000U)
#define NOC_GICRLPI0_GICR0_PENDBASER_RESERVED3_SHIFT (59U)
/*! RESERVED3 - RESERVED3 */
#define NOC_GICRLPI0_GICR0_PENDBASER_RESERVED3(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICRLPI0_GICR0_PENDBASER_RESERVED3_SHIFT)) & NOC_GICRLPI0_GICR0_PENDBASER_RESERVED3_MASK)

#define NOC_GICRLPI0_GICR0_PENDBASER_PendingTableZero_MASK (0x4000000000000000U)
#define NOC_GICRLPI0_GICR0_PENDBASER_PendingTableZero_SHIFT (62U)
/*! PendingTableZero - PendingTableZero */
#define NOC_GICRLPI0_GICR0_PENDBASER_PendingTableZero(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICRLPI0_GICR0_PENDBASER_PendingTableZero_SHIFT)) & NOC_GICRLPI0_GICR0_PENDBASER_PendingTableZero_MASK)

#define NOC_GICRLPI0_GICR0_PENDBASER_RESERVED4_MASK (0x8000000000000000U)
#define NOC_GICRLPI0_GICR0_PENDBASER_RESERVED4_SHIFT (63U)
/*! RESERVED4 - RESERVED4 */
#define NOC_GICRLPI0_GICR0_PENDBASER_RESERVED4(x) (((uint64_t)(((uint64_t)(x)) << NOC_GICRLPI0_GICR0_PENDBASER_RESERVED4_SHIFT)) & NOC_GICRLPI0_GICR0_PENDBASER_RESERVED4_MASK)
/*! @} */

/*! @name GICR0_INVLPIR - GICR0_INVLPIR */
/*! @{ */

#define NOC_GICRLPI0_GICR0_INVLPIR_IntID_MASK    (0xFFFFFFFFU)
#define NOC_GICRLPI0_GICR0_INVLPIR_IntID_SHIFT   (0U)
/*! IntID - IntID */
#define NOC_GICRLPI0_GICR0_INVLPIR_IntID(x)      (((uint64_t)(((uint64_t)(x)) << NOC_GICRLPI0_GICR0_INVLPIR_IntID_SHIFT)) & NOC_GICRLPI0_GICR0_INVLPIR_IntID_MASK)

#define NOC_GICRLPI0_GICR0_INVLPIR_VPEID_MASK    (0xFFFF00000000U)
#define NOC_GICRLPI0_GICR0_INVLPIR_VPEID_SHIFT   (32U)
/*! VPEID - VPEID */
#define NOC_GICRLPI0_GICR0_INVLPIR_VPEID(x)      (((uint64_t)(((uint64_t)(x)) << NOC_GICRLPI0_GICR0_INVLPIR_VPEID_SHIFT)) & NOC_GICRLPI0_GICR0_INVLPIR_VPEID_MASK)

#define NOC_GICRLPI0_GICR0_INVLPIR_RESERVED0_MASK (0x7FFF000000000000U)
#define NOC_GICRLPI0_GICR0_INVLPIR_RESERVED0_SHIFT (48U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICRLPI0_GICR0_INVLPIR_RESERVED0(x)  (((uint64_t)(((uint64_t)(x)) << NOC_GICRLPI0_GICR0_INVLPIR_RESERVED0_SHIFT)) & NOC_GICRLPI0_GICR0_INVLPIR_RESERVED0_MASK)

#define NOC_GICRLPI0_GICR0_INVLPIR_V_MASK        (0x8000000000000000U)
#define NOC_GICRLPI0_GICR0_INVLPIR_V_SHIFT       (63U)
/*! V - V */
#define NOC_GICRLPI0_GICR0_INVLPIR_V(x)          (((uint64_t)(((uint64_t)(x)) << NOC_GICRLPI0_GICR0_INVLPIR_V_SHIFT)) & NOC_GICRLPI0_GICR0_INVLPIR_V_MASK)
/*! @} */

/*! @name GICR0_INVALLR - GICR0_INVALLR */
/*! @{ */

#define NOC_GICRLPI0_GICR0_INVALLR_RESERVED0_MASK (0xFFFFFFFFU)
#define NOC_GICRLPI0_GICR0_INVALLR_RESERVED0_SHIFT (0U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICRLPI0_GICR0_INVALLR_RESERVED0(x)  (((uint64_t)(((uint64_t)(x)) << NOC_GICRLPI0_GICR0_INVALLR_RESERVED0_SHIFT)) & NOC_GICRLPI0_GICR0_INVALLR_RESERVED0_MASK)

#define NOC_GICRLPI0_GICR0_INVALLR_VPEID_MASK    (0xFFFF00000000U)
#define NOC_GICRLPI0_GICR0_INVALLR_VPEID_SHIFT   (32U)
/*! VPEID - VPEID */
#define NOC_GICRLPI0_GICR0_INVALLR_VPEID(x)      (((uint64_t)(((uint64_t)(x)) << NOC_GICRLPI0_GICR0_INVALLR_VPEID_SHIFT)) & NOC_GICRLPI0_GICR0_INVALLR_VPEID_MASK)

#define NOC_GICRLPI0_GICR0_INVALLR_RESERVED1_MASK (0x7FFF000000000000U)
#define NOC_GICRLPI0_GICR0_INVALLR_RESERVED1_SHIFT (48U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICRLPI0_GICR0_INVALLR_RESERVED1(x)  (((uint64_t)(((uint64_t)(x)) << NOC_GICRLPI0_GICR0_INVALLR_RESERVED1_SHIFT)) & NOC_GICRLPI0_GICR0_INVALLR_RESERVED1_MASK)

#define NOC_GICRLPI0_GICR0_INVALLR_V_MASK        (0x8000000000000000U)
#define NOC_GICRLPI0_GICR0_INVALLR_V_SHIFT       (63U)
/*! V - V */
#define NOC_GICRLPI0_GICR0_INVALLR_V(x)          (((uint64_t)(((uint64_t)(x)) << NOC_GICRLPI0_GICR0_INVALLR_V_SHIFT)) & NOC_GICRLPI0_GICR0_INVALLR_V_MASK)
/*! @} */

/*! @name GICR0_SYNCR - GICR0_SYNCR */
/*! @{ */

#define NOC_GICRLPI0_GICR0_SYNCR_Busy_MASK       (0x1U)
#define NOC_GICRLPI0_GICR0_SYNCR_Busy_SHIFT      (0U)
/*! Busy - Busy */
#define NOC_GICRLPI0_GICR0_SYNCR_Busy(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICRLPI0_GICR0_SYNCR_Busy_SHIFT)) & NOC_GICRLPI0_GICR0_SYNCR_Busy_MASK)

#define NOC_GICRLPI0_GICR0_SYNCR_RESERVED0_MASK  (0xFFFFFFFEU)
#define NOC_GICRLPI0_GICR0_SYNCR_RESERVED0_SHIFT (1U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICRLPI0_GICR0_SYNCR_RESERVED0(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICRLPI0_GICR0_SYNCR_RESERVED0_SHIFT)) & NOC_GICRLPI0_GICR0_SYNCR_RESERVED0_MASK)
/*! @} */

/*! @name GICR0_MPIDR - GICR0_MPIDR */
/*! @{ */

#define NOC_GICRLPI0_GICR0_MPIDR_Affinity0_MASK  (0xFFU)
#define NOC_GICRLPI0_GICR0_MPIDR_Affinity0_SHIFT (0U)
/*! Affinity0 - Affinity0 */
#define NOC_GICRLPI0_GICR0_MPIDR_Affinity0(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICRLPI0_GICR0_MPIDR_Affinity0_SHIFT)) & NOC_GICRLPI0_GICR0_MPIDR_Affinity0_MASK)

#define NOC_GICRLPI0_GICR0_MPIDR_Affinity1_MASK  (0xFF00U)
#define NOC_GICRLPI0_GICR0_MPIDR_Affinity1_SHIFT (8U)
/*! Affinity1 - Affinity1 */
#define NOC_GICRLPI0_GICR0_MPIDR_Affinity1(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICRLPI0_GICR0_MPIDR_Affinity1_SHIFT)) & NOC_GICRLPI0_GICR0_MPIDR_Affinity1_MASK)

#define NOC_GICRLPI0_GICR0_MPIDR_Affinity2_MASK  (0xFF0000U)
#define NOC_GICRLPI0_GICR0_MPIDR_Affinity2_SHIFT (16U)
/*! Affinity2 - Affinity2 */
#define NOC_GICRLPI0_GICR0_MPIDR_Affinity2(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICRLPI0_GICR0_MPIDR_Affinity2_SHIFT)) & NOC_GICRLPI0_GICR0_MPIDR_Affinity2_MASK)

#define NOC_GICRLPI0_GICR0_MPIDR_Affinity3_MASK  (0xFF000000U)
#define NOC_GICRLPI0_GICR0_MPIDR_Affinity3_SHIFT (24U)
/*! Affinity3 - Affinity3 */
#define NOC_GICRLPI0_GICR0_MPIDR_Affinity3(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICRLPI0_GICR0_MPIDR_Affinity3_SHIFT)) & NOC_GICRLPI0_GICR0_MPIDR_Affinity3_MASK)
/*! @} */

/*! @name GICR0_PIDR4 - GICR0_PIDR4 */
/*! @{ */

#define NOC_GICRLPI0_GICR0_PIDR4_DES_2_MASK      (0xFU)
#define NOC_GICRLPI0_GICR0_PIDR4_DES_2_SHIFT     (0U)
/*! DES_2 - DES_2 */
#define NOC_GICRLPI0_GICR0_PIDR4_DES_2(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICRLPI0_GICR0_PIDR4_DES_2_SHIFT)) & NOC_GICRLPI0_GICR0_PIDR4_DES_2_MASK)

#define NOC_GICRLPI0_GICR0_PIDR4_SIZE_MASK       (0xF0U)
#define NOC_GICRLPI0_GICR0_PIDR4_SIZE_SHIFT      (4U)
/*! SIZE - SIZE */
#define NOC_GICRLPI0_GICR0_PIDR4_SIZE(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICRLPI0_GICR0_PIDR4_SIZE_SHIFT)) & NOC_GICRLPI0_GICR0_PIDR4_SIZE_MASK)

#define NOC_GICRLPI0_GICR0_PIDR4_RESERVED0_MASK  (0xFFFFFF00U)
#define NOC_GICRLPI0_GICR0_PIDR4_RESERVED0_SHIFT (8U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICRLPI0_GICR0_PIDR4_RESERVED0(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICRLPI0_GICR0_PIDR4_RESERVED0_SHIFT)) & NOC_GICRLPI0_GICR0_PIDR4_RESERVED0_MASK)
/*! @} */

/*! @name GICR0_PIDR5 - GICR0_PIDR5 */
/*! @{ */

#define NOC_GICRLPI0_GICR0_PIDR5_RESERVED_MASK   (0xFFU)
#define NOC_GICRLPI0_GICR0_PIDR5_RESERVED_SHIFT  (0U)
/*! RESERVED - RESERVED */
#define NOC_GICRLPI0_GICR0_PIDR5_RESERVED(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICRLPI0_GICR0_PIDR5_RESERVED_SHIFT)) & NOC_GICRLPI0_GICR0_PIDR5_RESERVED_MASK)

#define NOC_GICRLPI0_GICR0_PIDR5_RESERVED0_MASK  (0xFFFFFF00U)
#define NOC_GICRLPI0_GICR0_PIDR5_RESERVED0_SHIFT (8U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICRLPI0_GICR0_PIDR5_RESERVED0(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICRLPI0_GICR0_PIDR5_RESERVED0_SHIFT)) & NOC_GICRLPI0_GICR0_PIDR5_RESERVED0_MASK)
/*! @} */

/*! @name GICR0_PIDR6 - GICR0_PIDR6 */
/*! @{ */

#define NOC_GICRLPI0_GICR0_PIDR6_RESERVED_MASK   (0xFFU)
#define NOC_GICRLPI0_GICR0_PIDR6_RESERVED_SHIFT  (0U)
/*! RESERVED - RESERVED */
#define NOC_GICRLPI0_GICR0_PIDR6_RESERVED(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICRLPI0_GICR0_PIDR6_RESERVED_SHIFT)) & NOC_GICRLPI0_GICR0_PIDR6_RESERVED_MASK)

#define NOC_GICRLPI0_GICR0_PIDR6_RESERVED0_MASK  (0xFFFFFF00U)
#define NOC_GICRLPI0_GICR0_PIDR6_RESERVED0_SHIFT (8U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICRLPI0_GICR0_PIDR6_RESERVED0(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICRLPI0_GICR0_PIDR6_RESERVED0_SHIFT)) & NOC_GICRLPI0_GICR0_PIDR6_RESERVED0_MASK)
/*! @} */

/*! @name GICR0_PIDR7 - GICR0_PIDR7 */
/*! @{ */

#define NOC_GICRLPI0_GICR0_PIDR7_RESERVED_MASK   (0xFFU)
#define NOC_GICRLPI0_GICR0_PIDR7_RESERVED_SHIFT  (0U)
/*! RESERVED - RESERVED */
#define NOC_GICRLPI0_GICR0_PIDR7_RESERVED(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICRLPI0_GICR0_PIDR7_RESERVED_SHIFT)) & NOC_GICRLPI0_GICR0_PIDR7_RESERVED_MASK)

#define NOC_GICRLPI0_GICR0_PIDR7_RESERVED0_MASK  (0xFFFFFF00U)
#define NOC_GICRLPI0_GICR0_PIDR7_RESERVED0_SHIFT (8U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICRLPI0_GICR0_PIDR7_RESERVED0(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICRLPI0_GICR0_PIDR7_RESERVED0_SHIFT)) & NOC_GICRLPI0_GICR0_PIDR7_RESERVED0_MASK)
/*! @} */

/*! @name GICR0_PIDR0 - GICR0_PIDR0 */
/*! @{ */

#define NOC_GICRLPI0_GICR0_PIDR0_PART_0_MASK     (0xFFU)
#define NOC_GICRLPI0_GICR0_PIDR0_PART_0_SHIFT    (0U)
/*! PART_0 - PART_0 */
#define NOC_GICRLPI0_GICR0_PIDR0_PART_0(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICRLPI0_GICR0_PIDR0_PART_0_SHIFT)) & NOC_GICRLPI0_GICR0_PIDR0_PART_0_MASK)

#define NOC_GICRLPI0_GICR0_PIDR0_RESERVED0_MASK  (0xFFFFFF00U)
#define NOC_GICRLPI0_GICR0_PIDR0_RESERVED0_SHIFT (8U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICRLPI0_GICR0_PIDR0_RESERVED0(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICRLPI0_GICR0_PIDR0_RESERVED0_SHIFT)) & NOC_GICRLPI0_GICR0_PIDR0_RESERVED0_MASK)
/*! @} */

/*! @name GICR0_PIDR1 - GICR0_PIDR1 */
/*! @{ */

#define NOC_GICRLPI0_GICR0_PIDR1_PART_1_MASK     (0xFU)
#define NOC_GICRLPI0_GICR0_PIDR1_PART_1_SHIFT    (0U)
/*! PART_1 - PART_1 */
#define NOC_GICRLPI0_GICR0_PIDR1_PART_1(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICRLPI0_GICR0_PIDR1_PART_1_SHIFT)) & NOC_GICRLPI0_GICR0_PIDR1_PART_1_MASK)

#define NOC_GICRLPI0_GICR0_PIDR1_DES_0_MASK      (0xF0U)
#define NOC_GICRLPI0_GICR0_PIDR1_DES_0_SHIFT     (4U)
/*! DES_0 - DES_0 */
#define NOC_GICRLPI0_GICR0_PIDR1_DES_0(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICRLPI0_GICR0_PIDR1_DES_0_SHIFT)) & NOC_GICRLPI0_GICR0_PIDR1_DES_0_MASK)

#define NOC_GICRLPI0_GICR0_PIDR1_RESERVED0_MASK  (0xFFFFFF00U)
#define NOC_GICRLPI0_GICR0_PIDR1_RESERVED0_SHIFT (8U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICRLPI0_GICR0_PIDR1_RESERVED0(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICRLPI0_GICR0_PIDR1_RESERVED0_SHIFT)) & NOC_GICRLPI0_GICR0_PIDR1_RESERVED0_MASK)
/*! @} */

/*! @name GICR0_PIDR2 - GICR0_PIDR2 */
/*! @{ */

#define NOC_GICRLPI0_GICR0_PIDR2_DES_1_MASK      (0x7U)
#define NOC_GICRLPI0_GICR0_PIDR2_DES_1_SHIFT     (0U)
/*! DES_1 - DES_1 */
#define NOC_GICRLPI0_GICR0_PIDR2_DES_1(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICRLPI0_GICR0_PIDR2_DES_1_SHIFT)) & NOC_GICRLPI0_GICR0_PIDR2_DES_1_MASK)

#define NOC_GICRLPI0_GICR0_PIDR2_JEDEC_MASK      (0x8U)
#define NOC_GICRLPI0_GICR0_PIDR2_JEDEC_SHIFT     (3U)
/*! JEDEC - JEDEC */
#define NOC_GICRLPI0_GICR0_PIDR2_JEDEC(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICRLPI0_GICR0_PIDR2_JEDEC_SHIFT)) & NOC_GICRLPI0_GICR0_PIDR2_JEDEC_MASK)

#define NOC_GICRLPI0_GICR0_PIDR2_REVISION_MASK   (0xF0U)
#define NOC_GICRLPI0_GICR0_PIDR2_REVISION_SHIFT  (4U)
/*! REVISION - REVISION */
#define NOC_GICRLPI0_GICR0_PIDR2_REVISION(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICRLPI0_GICR0_PIDR2_REVISION_SHIFT)) & NOC_GICRLPI0_GICR0_PIDR2_REVISION_MASK)

#define NOC_GICRLPI0_GICR0_PIDR2_RESERVED0_MASK  (0xFFFFFF00U)
#define NOC_GICRLPI0_GICR0_PIDR2_RESERVED0_SHIFT (8U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICRLPI0_GICR0_PIDR2_RESERVED0(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICRLPI0_GICR0_PIDR2_RESERVED0_SHIFT)) & NOC_GICRLPI0_GICR0_PIDR2_RESERVED0_MASK)
/*! @} */

/*! @name GICR0_PIDR3 - GICR0_PIDR3 */
/*! @{ */

#define NOC_GICRLPI0_GICR0_PIDR3_CMOD_MASK       (0x7U)
#define NOC_GICRLPI0_GICR0_PIDR3_CMOD_SHIFT      (0U)
/*! CMOD - CMOD */
#define NOC_GICRLPI0_GICR0_PIDR3_CMOD(x)         (((uint32_t)(((uint32_t)(x)) << NOC_GICRLPI0_GICR0_PIDR3_CMOD_SHIFT)) & NOC_GICRLPI0_GICR0_PIDR3_CMOD_MASK)

#define NOC_GICRLPI0_GICR0_PIDR3_RESERVED0_MASK  (0x8U)
#define NOC_GICRLPI0_GICR0_PIDR3_RESERVED0_SHIFT (3U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICRLPI0_GICR0_PIDR3_RESERVED0(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICRLPI0_GICR0_PIDR3_RESERVED0_SHIFT)) & NOC_GICRLPI0_GICR0_PIDR3_RESERVED0_MASK)

#define NOC_GICRLPI0_GICR0_PIDR3_REVAND_MASK     (0xF0U)
#define NOC_GICRLPI0_GICR0_PIDR3_REVAND_SHIFT    (4U)
/*! REVAND - REVAND */
#define NOC_GICRLPI0_GICR0_PIDR3_REVAND(x)       (((uint32_t)(((uint32_t)(x)) << NOC_GICRLPI0_GICR0_PIDR3_REVAND_SHIFT)) & NOC_GICRLPI0_GICR0_PIDR3_REVAND_MASK)

#define NOC_GICRLPI0_GICR0_PIDR3_RESERVED1_MASK  (0xFFFFFF00U)
#define NOC_GICRLPI0_GICR0_PIDR3_RESERVED1_SHIFT (8U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICRLPI0_GICR0_PIDR3_RESERVED1(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICRLPI0_GICR0_PIDR3_RESERVED1_SHIFT)) & NOC_GICRLPI0_GICR0_PIDR3_RESERVED1_MASK)
/*! @} */

/*! @name GICR0_CIDR0 - GICR0_CIDR0 */
/*! @{ */

#define NOC_GICRLPI0_GICR0_CIDR0_PRMBL_0_MASK    (0xFFU)
#define NOC_GICRLPI0_GICR0_CIDR0_PRMBL_0_SHIFT   (0U)
/*! PRMBL_0 - PRMBL_0 */
#define NOC_GICRLPI0_GICR0_CIDR0_PRMBL_0(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICRLPI0_GICR0_CIDR0_PRMBL_0_SHIFT)) & NOC_GICRLPI0_GICR0_CIDR0_PRMBL_0_MASK)

#define NOC_GICRLPI0_GICR0_CIDR0_RESERVED0_MASK  (0xFFFFFF00U)
#define NOC_GICRLPI0_GICR0_CIDR0_RESERVED0_SHIFT (8U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICRLPI0_GICR0_CIDR0_RESERVED0(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICRLPI0_GICR0_CIDR0_RESERVED0_SHIFT)) & NOC_GICRLPI0_GICR0_CIDR0_RESERVED0_MASK)
/*! @} */

/*! @name GICR0_CIDR1 - GICR0_CIDR1 */
/*! @{ */

#define NOC_GICRLPI0_GICR0_CIDR1_PRMBL_1_MASK    (0xFU)
#define NOC_GICRLPI0_GICR0_CIDR1_PRMBL_1_SHIFT   (0U)
/*! PRMBL_1 - PRMBL_1 */
#define NOC_GICRLPI0_GICR0_CIDR1_PRMBL_1(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICRLPI0_GICR0_CIDR1_PRMBL_1_SHIFT)) & NOC_GICRLPI0_GICR0_CIDR1_PRMBL_1_MASK)

#define NOC_GICRLPI0_GICR0_CIDR1_CLASS_MASK      (0xF0U)
#define NOC_GICRLPI0_GICR0_CIDR1_CLASS_SHIFT     (4U)
/*! CLASS - CLASS */
#define NOC_GICRLPI0_GICR0_CIDR1_CLASS(x)        (((uint32_t)(((uint32_t)(x)) << NOC_GICRLPI0_GICR0_CIDR1_CLASS_SHIFT)) & NOC_GICRLPI0_GICR0_CIDR1_CLASS_MASK)

#define NOC_GICRLPI0_GICR0_CIDR1_RESERVED0_MASK  (0xFFFFFF00U)
#define NOC_GICRLPI0_GICR0_CIDR1_RESERVED0_SHIFT (8U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICRLPI0_GICR0_CIDR1_RESERVED0(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICRLPI0_GICR0_CIDR1_RESERVED0_SHIFT)) & NOC_GICRLPI0_GICR0_CIDR1_RESERVED0_MASK)
/*! @} */

/*! @name GICR0_CIDR2 - GICR0_CIDR2 */
/*! @{ */

#define NOC_GICRLPI0_GICR0_CIDR2_PRMBL_2_MASK    (0xFFU)
#define NOC_GICRLPI0_GICR0_CIDR2_PRMBL_2_SHIFT   (0U)
/*! PRMBL_2 - PRMBL_2 */
#define NOC_GICRLPI0_GICR0_CIDR2_PRMBL_2(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICRLPI0_GICR0_CIDR2_PRMBL_2_SHIFT)) & NOC_GICRLPI0_GICR0_CIDR2_PRMBL_2_MASK)

#define NOC_GICRLPI0_GICR0_CIDR2_RESERVED0_MASK  (0xFFFFFF00U)
#define NOC_GICRLPI0_GICR0_CIDR2_RESERVED0_SHIFT (8U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICRLPI0_GICR0_CIDR2_RESERVED0(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICRLPI0_GICR0_CIDR2_RESERVED0_SHIFT)) & NOC_GICRLPI0_GICR0_CIDR2_RESERVED0_MASK)
/*! @} */

/*! @name GICR0_CIDR3 - GICR0_CIDR3 */
/*! @{ */

#define NOC_GICRLPI0_GICR0_CIDR3_PRMBL_3_MASK    (0xFFU)
#define NOC_GICRLPI0_GICR0_CIDR3_PRMBL_3_SHIFT   (0U)
/*! PRMBL_3 - PRMBL_3 */
#define NOC_GICRLPI0_GICR0_CIDR3_PRMBL_3(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICRLPI0_GICR0_CIDR3_PRMBL_3_SHIFT)) & NOC_GICRLPI0_GICR0_CIDR3_PRMBL_3_MASK)

#define NOC_GICRLPI0_GICR0_CIDR3_RESERVED0_MASK  (0xFFFFFF00U)
#define NOC_GICRLPI0_GICR0_CIDR3_RESERVED0_SHIFT (8U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICRLPI0_GICR0_CIDR3_RESERVED0(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICRLPI0_GICR0_CIDR3_RESERVED0_SHIFT)) & NOC_GICRLPI0_GICR0_CIDR3_RESERVED0_MASK)
/*! @} */


/*!
 * @}
 */ /* end of group NOC_GICRLPI0_Register_Masks */


/*!
 * @}
 */ /* end of group NOC_GICRLPI0_Peripheral_Access_Layer */


/*
** End of section using anonymous unions
*/

#if defined(__ARMCC_VERSION)
  #if (__ARMCC_VERSION >= 6010050)
    #pragma clang diagnostic pop
  #else
    #pragma pop
  #endif
#elif defined(__GNUC__)
  /* leave anonymous unions enabled */
#elif defined(__IAR_SYSTEMS_ICC__)
  #pragma language=default
#else
  #error Not supported compiler type
#endif

/*!
 * @}
 */ /* end of group Peripheral_access_layer */


#endif  /* PERI_NOC_GICRLPI0_H_ */

