Made by Koren Ventura

P.E. college final project

Code is designed for Xilinx Vivado / Vitis Version 2025.1

Project is Designed for the board Arty-z7 10

To run code there's a need for several IPs e.g. Zynq7000, AXI_GPIO, Constant etc...
