

  Cadence Quantus Extraction - 64-bit Parasitic Extractor - Version
21.2.2-p045 Fri Sep 23 10:56:50 PDT 2022
---------------------------------------------------------------------------------------------------------------
                                  Copyright 2022 Cadence Design Systems,
Inc.



INFO (EXTQRCXOPT-243) : For Assura inputs, if the "output_setup -directory_name" option was not
specified, it is automatically set to the input directory.
INFO (LBRCXU-108): Starting

 /home/install/ASSURA41/tools.lnx86/assura/bin/rcxToDfII /home/vlsi/Desktop/PLL_NEW/lvs/__qrc.rcx_cmd -t -f /home/vlsi/Desktop/PLL_NEW/lvs/extview.tmp -w /home/vlsi/Desktop/PLL_NEW/lvs -cdslib /home/vlsi/Desktop/PLL_NEW/cds.lib
Virtuoso Framework License (111) was checked out successfully. Total checkout time was 0.01s.
@(#)$CDS: rcxToDfII_64 version av4.1:Production:dfII20.1-64b:ICADVM20.1-64b.500.25 11/04/2022 00:37 (sjfhw885) $
sub-version 4.1_USR6_EHF13, integ signature 2022-11-04-0002

run on cad13 from /home/install/ASSURA41/tools.lnx86/assura/bin/64bit/rcxToDfII on Thu Nov  6 15:09:13 2025


Loading tech rule set file : /home/install/FOUNDRY/analog/45nm/assura/techRuleSets
Loading gpdk045/libInit.il ...
	Loading gpdk045/loadCxt.ile ... done!
	Loading context 'gpdk045' from library 'gpdk045' ... done!
	Loading context 'pdkUtils' from library 'gpdk045' ... done!
	Loading gpdk045/gpdk045_customFilter.il ... done!
	Loading gpdk045/libInitCustomExit.il ... 
	Loading Environment Settings ...
	Loading gpdk045/gpdk045_PDKRegistrations.il ... done!

  *************************************************************           
  *              Cadence Design Systems, Inc.                 *           
  *                                                           *           
  *                    Generic 45nm PDK                       *           
  *                        (gpdk045)                          *           
  *                                                           *           
  *************************************************************           
	

	VERSION: 4.0 (17-June-2014)

done!
Loaded gpdk045/libInit.il successfully!
Loading gpdk090/libInit.il ...
	Loading context 'gpdk090' from library 'gpdk090' ... done!
	Loading gpdk090/gpdk090_customFilter.il ... done!
	Loading gpdk090/.simrc ... done!
	Loading gpdk090/libInitCustomExit.il ... 	Loading Environment Settings ...
*WARNING* envSetVal: Can't set the value of variable 'extractVerifySubstrate',
	in tool[.partition] 'layout' - it has not been registered.
*WARNING* Master env file /home/install/ASSURA41/tools.lnx86/dfII/etc/tools/spectre/.cdsenv is not readable
*WARNING* envSetVal: could not find tool[.partition] 'spectre.envOpts'
*WARNING* Cannot find /home/install/ASSURA41/tools.lnx86/dfII/etc/tools/hspiceD directory to load environment variables
	Loading gpdk090/gpdk090_PDKRegistrations.il ... done!

  *************************************************************           
  *              Cadence Design Systems, Inc.                 *           
  *                                                           *           
  *                    Generic 90nm PDK                       *           
  *                        (gpdk090)                          *           
  *                                                           *           
  *************************************************************           
	

	Version : 4.6

	Build date: 10-FEB-2011

done!
Loaded gpdk090/libInit.il successfully!
*WARNING* envSetVal: could not find tool[.partition] 'hspiceD.envOpts'
Loading gpdk180/libInit.il ...
	Loading context 'gpdk180' from library 'gpdk180' ... done!
	Loading gpdk180/.cdsenv ... *WARNING* Master env file /home/install/ASSURA41/tools.lnx86/dfII/etc/tools/spectre/.cdsenv is not readable
done!
	Loading gpdk180/libInitCustomExit.il ... 
  *************************************************************           
  *              Cadence Design Systems, Inc.                 *           
  *                                                           *           
  *                    Generic 180nm PDK                      *           
  *                        (gpdk180)                          *           
  *                                                           *           
  *                       Version 3.2                         *           
  *                                                           *           
  *************************************************************           
done!
Loaded gpdk180/libInit.il successfully!
*WARNING* Cannot find /home/install/ASSURA41/tools.lnx86/dfII/etc/tools/hspiceD directory to load environment variables
Loading cds_ff_mpt/libInit.il ...
	Loading context 'cds_ff_mpt' from library 'cds_ff_mpt' ... done!
	Loading cds_ff_mpt/cds_ff_mpt_customFilter.il ... done!
	Loading cds_ff_mpt/libInitCustomExit.il ... 
function envSetValIfDefault redefined
	Loading Environment Settings ...
	Loading cds_ff_mpt/libInitCktPro.il ... done!

  *************************************************************           
  *              Cadence Design Systems, Inc.                 *           
  *                                                           *           
  *             Generic Finfet Multi Pattern PDK              *           
  *                     (cds_ff_mpt)                          *           
  *                                                           *           
  *************************************************************           
	

	VERSION: 0.5 (10-June-2019) built using ICADVM181-ISR3

done!
	Loading cds_ff_mpt/cds_ff_mptFgrUtil.il ... 
done!
	Loading cds_ff_mpt/cds_ff_mptFgrRing.il ... 
done!
Loaded cds_ff_mpt/libInit.il successfully!
*WARNING* No library model for device "g45inda".
*WARNING* (DB-270212): dbOpenCellViewByType: Cannot open cellview 'gpdk045/g45cmim/ivpcell' in 'r' mode because the cellview does not exist. Ensure that the cellview exists and then reopen it in 'r' mode.
*WARNING* No library model for device "g45cmim ivpcell gpdk045".
*WARNING* No library model for device "g45inds".
INFO (LBRCXU-114): Finished /home/install/ASSURA41/tools.lnx86/assura/bin/rcxToDfII

INFO (LBRCXM-642): Constructing the RCX run script

Forking:  capgen -techdir /home/install/FOUNDRY/analog/45nm/qrc/typical -inc /home/vlsi/Desktop/PLL_NEW/lvs.elf -lvs /home/vlsi/Desktop/PLL_NEW/lvs.xcn -lvsvia -p2lvs /home/install/FOUNDRY/analog/45nm/qrc/typical/qrcTechFile -reseqn -p poly_conn,allGate,Oxide -canonical_res_caps -length_units meters -exclude_gate_res -cap_ground_layer psubstrate /home/vlsi/Desktop/PLL_NEW/lvs

INFO (LBMISC-215205): 
*** Cadence Quantus Extraction Techgen -trans VERSION 21.2.2 Linux 64 bit - (Fri Sep 23 10:27:37 PDT 2022)  ***


INFO (CAPGEN-41199): 


Techgen -trans results will be written to directory: /home/vlsi/Desktop/PLL_NEW/lvs

INFO (CAPGEN-41737): Lvs connect layers Bondpad CapMetal ind10 ind11 ind_ct npn_emit pnp_emit are not mapped in layer_setup file

INFO (CAPGEN-41804): Lvs stamped by ind10 layers SPK_T?479 are not mapped in layer_setup file

INFO (CAPGEN-41804): Lvs stamped by ind11 layers SPRL_T?478 are not mapped in layer_setup file

INFO (CAPGEN-41804): Lvs stamped by nb_tap layers Nburied are not mapped in layer_setup file

INFO (CAPGEN-41804): Lvs stamped by ndiff_conn layers ntap are not mapped in layer_setup file

INFO (CAPGEN-41804): Lvs stamped by nwell_conn layers nb_tap are not mapped in layer_setup file

INFO (CAPGEN-41804): Lvs stamped by pdiff_conn layers ptap are not mapped in layer_setup file

INFO (CAPGEN-41804): Lvs stamped by ptap layers pwell are not mapped in layer_setup file

INFO (CAPGEN-41809):  Lvs connect via bp_tap via10_cap via10_nocap Via9 Via8 Via7 Via6 Via5 Via4 Via3 Via2 Via1 cont_poly cont_pdiff cont_ndiff ind_via_diva via10_nodev are not mapped in layer_setup file.

WARNING (RCXSPIC-27104): p2lvsfile in tech directory does not have resistance 
 temperature coefficients (TC1, TC2). ?temperature is ignored 

rcxspice took  0.07 user, 0.05 sys, 0.00 elapsed, 46132.0 kbytes

Successfully created RCX script '/home/vlsi/Desktop/PLL_NEW/lvs/rcx.sh'
INFO (LBRCXM-581): Checked out '1' license(s) of QTS300 21.20

INFO (LBRCXM-608): Executing command
   /bin/ksh  /home/vlsi/Desktop/PLL_NEW/lvs/rcx.sh

##=======================================================
##ADD_EXPLICIT_VIAS=N
##ADD_BULK_TERMINAL=N
##AGDS_FILE=/dev/null
##AGDS_LAYER_MAP_FILE=/dev/null
##HCCI_DEV_PROP_FILE=/dev/null
##AGDS_SPICE_FILE=/dev/null
##AGDS_TEXT_LAYERS=
##ARRAY_VIAS_SPACING=
##ASSURA_RUN_DIR=/home/vlsi/Desktop/PLL_NEW
##ASSURA_RUN_NAME=lvs
##BLACK_BOX_CELLS=/dev/null
##BREAK_WIDTH=
##CAP_COUPLING_FACTOR=1.0
##CAP_EXTRACT_MODE=decoupled
##CAP_GROUND=Vss
##CAP_MODELS=no
##DANGLINGR=N
##DENSITY_CHECK_METHOD=P
##DELETE_OUTPUT_FILE=N
##DEVICE_FINGER_DELIMITER='@'
##DF2=Y
##DRACULA_RUN_DIR=
##DRACULA_RUN_NAME=
##ENABLESENSITIVITYEXTRACTION=N
##EXCLUDE_FLOAT_LIMIT=
##EXCLUDE_FLOAT_DECOPULING_FACTOR=
##EXCLUDE_FLOATING_NETS=N
##EXCLUDE_NETS_REDUCERC=/dev/null
##EXCLUDE_SELF_CAPS=N
##IGNORE_GATE_DIFFUSION_FRINGING_CAP=Y
##EXTRACT=both
##EXTRACT_MOS_DIFFUSION_AP=N
##EXTRACT_MOS_DIFFUSION_HIGH=
##EXTRACT_MOS_DIFFUSION_RES=N
##FILTER_SIZE=2.0
##FIXED_NETS_FILE=/dev/null
##FMAX=
##FRACTURE_LENGTH_UNITS=MICRONS
##FREQUENCY_FILE=/dev/null
##GROUND_NETS=
##GROUND_NETS_FILE=/dev/null
##GROUND_SUBSTRATE_FLOATING_NETS=N
##HCCI_DEV_PROP=7
##HCCI_INST_PROP=6
##HCCI_NET_PROP=5
##HCCI_RULE_FILE=
##HCCI_RUN_DIR=
##HCCI_RUN_NAME=
##HEADER_FILE=/dev/null
##HIERARCHY_DELIMITER='/'
##OUTPUT_HIERARCHY_DELIMITER='/'
##HRCX_CELLS_FILE=/dev/null
##IMPORT_GLOBALS=Y
##LADDER_NETWORK=N
##LVS_SOURCE=assura
##M_FACTORR=infinite
##M_FACTORW=N
##MACRO_CELL=Y
##MAX_FRACTURE_LENGTH=infinite
##MAX_SIGNALS=
##MERGE_PARALLEL_R=N
##MERGE_PARALLEL_VIA=N
##MINC=
##MINC_BY_PERCENTAGE=
##MINR=0.001
##NET_NAME_SPACE=layout
##NETS_FILE=/dev/null
##OUTPUT=/home/vlsi/Desktop/PLL_NEW/lvs/extview.tmp
##OUTPUT_NET_NAME_SPACE=layout
##PARASITIC_BLOCKING_DEVICE_CELLS_TYPE=gray
##PARASITIC_CAP_MODELS=comment
##PARASITIC_RES_MODELS=comment
##PARASITIC_RES_LENGTH=N
##PARASITIC_RES_WIDTH=Y
##PARASITIC_RES_WIDTH_DRAWN=N
##PARASITIC_RES_UNIT=N
##PARTIAL_CAP_BLOCKING=N
##PEEC=N
##PIN_ORDER_FILE=/dev/null
##PIPE_ADVGEN=
##PIPE_SPICE2DB=
##POWER_NETS=
##POWER_NETS_FILE=/dev/null
##RC_FREQUENCY=
##RCXDIR=/home/vlsi/Desktop/PLL_NEW/lvs
##RCXFS_HIGH=N
##RCXFS_NETS_FILE=
##RCXFS_TYPE=none
##RCXFS_CUTOFF_DISTANCE=
##RCXFS_CUTOFF_DISTANCE=
##RCXFS_CUTOFF_DISTANCE=
##RCXFS_CUTOFF_DISTANCE=
##RCXFS_CUTOFF_DISTANCE=
##RCXFS_VIA_OFF=N
##REDUCERC=N
##REGION_LIMIT=
##RES_MODELS=no
##RISE_TIME=
##SAVE_FILL_SHAPES=N
##SINGLE_CAP_EDSPF=N
##SHOW_DIODES=N
##SKIN_FREQUENCY=
##SPEF=N
##SPEF_UNITS=
##SPLIT_PINS=N
##FORCE_SUBCELL_PIN_ORDERS=N
##SPLIT_PINS_DISTANCE=
##SUB_NODE_CHAR='#'
##SUBSTRATE_PROFILE=/dev/null
##SUBSTRATE_STAMPING_OFF=N
##TEMPDIR=/home/vlsi/Desktop/PLL_NEW/lvs/rcx_temp
##TEMPERATURE=25.0
##TYPE=full
##USER_REGION=/dev/null
##VARIANT_CELL_FILE=/dev/null
##VIA_EFFECT_OFF=N
##VIRTUAL_FILL=
##XREF=/dev/null,/dev/null
##XY_COORDINATES=c,r
##=======================================================

CASE_SENSITIVE=TRUE
export CASE_SENSITIVE
QRC_MOS_LW_PRECISION=y
export QRC_MOS_LW_PRECISION
TEMPDIR=`setTempDir /home/vlsi/Desktop/PLL_NEW/lvs/rcx_temp`
setTempDir /home/vlsi/Desktop/PLL_NEW/lvs/rcx_temp
export TEMPDIR
DEVICE_FINGER_DELIMITER='@'
HIERARCHY_DELIMITER='/'
OUTPUT_HIERARCHY_DELIMITER='/'
cd /home/vlsi/Desktop/PLL_NEW/lvs
cat <<ENDCAT> caps2dversion
* caps2d version: 10
ENDCAT
cat <<ENDCAT> flattransUnit.info
meters
ENDCAT
QRC=Y
export QRC
cat <<ENDCAT> topcellxcn.info
/home/vlsi/Desktop/PLL_NEW/lvs.xcn
ENDCAT

#==========================================================#
# Generate RCX input data from Assura LVS database
#==========================================================#

GOALIE2DIR=/home/install/QUANTUS212/tools/extraction/bin
export GOALIE2DIR
vdbToRcx /home/vlsi/Desktop/PLL_NEW lvs -unit meters -mFactorR -- -V1 -H \
	satfile -r /home/vlsi/Desktop/PLL_NEW/lvs.xcn -df2 -xgl
@(#)$CDS: vdbToRcx_64 version av4.1:Production:dfII20.1-64b:ICADVM20.1-64b.500.25 11/04/2022 00:38 (sjfhw885) $
20.1.2 Linux 64 bit - (Tue Mar 22 09:20:33 PDT 2022)
Opening LVS data for lvs in /home/vlsi/Desktop/PLL_NEW
Open time is 0.0 sec.
Build pins/attributes took 0.0 sec.
Processing metal1_conn_pintext                   6 shapes 0.0 sec.
create satfile took  0.01 user, 0.00 sys, 0.00 elapsed, 139932.0 kbytes
write edge metal1_conn_pintext took  0.00 user, 0.00 sys, 0.00 elapsed, 139932.0 kbytes
Building net map file.		0.0 sec.
create netmap file took 0.00 user, 0.00 sys, 0.00 elapsed, 139932.0 kbytes
create net file took 0.00 user, 0.00 sys, 0.00 elapsed, 139932.0 kbytes
WARNING (LBCLV-5663): No bipolar models provided. Can't create bipolar files

WARNING (LBCLV-5660): No resistor models provided. Can't create resistor files

WARNING (LBCLV-5654): No capacitor models provided. Can't create capacitor file

WARNING (LBCLV-5657): No diode models provided. Can't create diode files

WARNING (LBCLV-5706): no generic models in rule file

Device creation took 0.0 sec
Processing cont_ndiff                           74 shapes 0.0 sec.
write edge cont_ndiff took  0.00 user, 0.00 sys, 0.00 elapsed, 140564.0 kbytes
Processing cont_pdiff                           70 shapes 0.0 sec.
write edge cont_pdiff took  0.00 user, 0.00 sys, 0.00 elapsed, 140564.0 kbytes
Processing cont_poly                             8 shapes 0.0 sec.
write edge cont_poly took  0.00 user, 0.01 sys, 0.00 elapsed, 140828.0 kbytes
write edge _pmos1v_MOS_10 took  0.00 user, 0.00 sys, 0.00 elapsed, 140828.0 kbytes
write edge _nmos1v_MOS_2 took  0.00 user, 0.00 sys, 0.00 elapsed, 141092.0 kbytes
Processing _pmos1v_MOS_10                       13 shapes 0.0 sec.
Processing _nmos1v_MOS_2                        13 shapes 0.0 sec.
Processing pwell                                 1 shapes 0.0 sec.
write edge pwell took  0.00 user, 0.00 sys, 0.00 elapsed, 141356.0 kbytes
Processing ptap                                 14 shapes 0.0 sec.
write edge ptap took  0.00 user, 0.00 sys, 0.00 elapsed, 141356.0 kbytes
Processing ntap                                 14 shapes 0.0 sec.
write edge ntap took  0.00 user, 0.00 sys, 0.00 elapsed, 141620.0 kbytes
Processing ndiff_conn                           40 shapes 0.0 sec.
write edge ndiff_conn took  0.00 user, 0.00 sys, 0.00 elapsed, 141620.0 kbytes
Processing poly_conn                             8 shapes 0.0 sec.
write edge poly_conn took  0.00 user, 0.00 sys, 0.00 elapsed, 141884.0 kbytes
Processing pdiff_conn                           40 shapes 0.0 sec.
write edge pdiff_conn took  0.00 user, 0.00 sys, 0.00 elapsed, 141884.0 kbytes
Processing nwell_conn                            1 shapes 0.0 sec.
write edge nwell_conn took  0.00 user, 0.00 sys, 0.00 elapsed, 142148.0 kbytes
Processing metal1_conn                          34 shapes 0.0 sec.
write edge metal1_conn took  0.00 user, 0.00 sys, 0.00 elapsed, 142412.0 kbytes
sort edges took  0.00 user, 0.03 sys, 0.00 elapsed, 4200.0 kbytes
sort edges and labels took  0.07 user, 0.09 sys, 1.00 elapsed, 142412.0 kbytes

	vdbToRcx System Usage:
	Elapsed:     1 seconds.
	CPU:         0.0 seconds
	Memory      31 Meg
GOALIE2DIR=/home/install/QUANTUS212/tools/extraction/bin/64bit/
export GOALIE2DIR

#==========================================================#
# Calculate erosion tables for specified process layers
#==========================================================#

densitymap -V -TC -O metal1_conn.den metal1_conn_tile_spec metal1_conn
densitymap took 0.00 user, 0.00 sys, 0.00 elapsed, 5176.0 kbytes
/bin/cp _nmos1v_MOS_2 _nmos1v_MOS_2_orig
geom _nmos1v_MOS_2 ndiff_conn - _nmos1v_MOS_2,10,i,1
/bin/cp _pmos1v_MOS_10 _pmos1v_MOS_10_orig
geom _pmos1v_MOS_10 pdiff_conn - _pmos1v_MOS_10,10,i,1

#==========================================================#
# Generate power list
#==========================================================#

cat global.net > power_list

#==========================================================#
# Ensure vias do not extend beyond routing
#==========================================================#

geom -V cont_poly metal1_conn poly_conn - cont_poly,111,i,2
geom took  0.00 user, 0.00 sys, 0.00 elapsed, 6224.0 kbytes
geom -V cont_pdiff metal1_conn pdiff_conn - cont_pdiff_metal1_conn_pdiff_conn,111,i,2
geom took  0.00 user, 0.00 sys, 0.00 elapsed, 6136.0 kbytes
geom -V cont_ndiff metal1_conn ndiff_conn - cont_ndiff_metal1_conn_ndiff_conn,111,i,2
geom took  0.00 user, 0.00 sys, 0.00 elapsed, 6236.0 kbytes
geom -V ptap pdiff_conn - ptap_pdiff_conn_ovia,11,i,1
geom took  0.00 user, 0.00 sys, 0.00 elapsed, 6280.0 kbytes
geom -V pwell ptap - pwell_ptap_ovia,11,i,1
geom took  0.00 user, 0.00 sys, 0.00 elapsed, 6236.0 kbytes
geom -V ntap ndiff_conn - ntap_ndiff_conn_ovia,11,i,1
geom took  0.00 user, 0.00 sys, 0.00 elapsed, 6192.0 kbytes
geom -V nwell_conn ntap - nwell_conn_ntap_ovia,11,i,1

geom took  0.00 user, 0.00 sys, 0.00 elapsed, 6268.0 kbytes
#==========================================================#
# Flatten net file, routing, via and device layers
#==========================================================#

SAVEDIR=`beginFlattenInputs`
beginFlattenInputs
export SAVEDIR
/bin/mv -f NET h_NET
flatnet -V -li -h '/' h_NET NET
flatnet took 0.00 user, 0.00 sys, 0.00 elapsed, 14992.0 kbytes
netprint -V -N1 power_list:power_list_nums NET
flattenTransistorData _nmos1v_MOS_2 meters
flattub took  0.00 user, 0.00 sys, 0.00 elapsed, 7692.0 kbytes
flatnet took 0.00 user, 0.00 sys, 0.00 elapsed, 15140.0 kbytes
flattrans took 0.00 user, 0.00 sys, 0.00 elapsed, 5292.0 kbytes
flattenTransistorData _pmos1v_MOS_10 meters
flattub took  0.00 user, 0.00 sys, 0.00 elapsed, 8096.0 kbytes
flatnet took 0.00 user, 0.00 sys, 0.00 elapsed, 14888.0 kbytes
flattrans took 0.00 user, 0.00 sys, 0.00 elapsed, 5364.0 kbytes
flattenLayers -m cont_pdiff cont_ndiff metal1_conn poly_conn ndiff_conn \
	pdiff_conn nwell_conn cont_poly cont_pdiff_metal1_conn_pdiff_conn \
	cont_ndiff_metal1_conn_ndiff_conn ptap_pdiff_conn_ovia ptap \
	pwell_ptap_ovia pwell ntap_ndiff_conn_ovia ntap nwell_conn_ntap_ovia \
	_nmos1v_MOS_2_orig _pmos1v_MOS_10_orig
flattub took  0.00 user, 0.00 sys, 0.00 elapsed, 8128.0 kbytes
endFlattenInputs

#==========================================================#
# Initialize CAP_GROUND variable
#==========================================================#

CAP_GROUND=`findCapGround -g Vss NET`
findCapGround -g Vss NET
echo "CAP_GROUND=" ${CAP_GROUND}
CAP_GROUND= 2
export CAP_GROUND
echo ${CAP_GROUND} > cgnetfile
netprint -n cgnetfile:gn_summary.log NET
reconnect -cgnd ${CAP_GROUND} -float floatlvsnetsfile -tf \
	_nmos1v_MOS_2,_pmos1v_MOS_10 -probe \
	metal1_conn_pintext:metal1_conn:metal1_conn_pintext_fvia
iprint -count floatlvsnetsfile > floatlvsnetsfile.txt
geom _nmos1v_MOS_2,_pmos1v_MOS_10 - qrcgate,1,i,1
iprint -count floatlvsnetsfile > input_nets_summary.log
iprint -imerge power_list_nums floatlvsnetsfile power_list_nums2
mv power_list_nums power_list_nums_orig
cp power_list_nums2 power_list_nums 

#==========================================================#
# Segregate interconnect into resistive and non-resistive
#==========================================================#

selectNetsByNumber power_list_nums metal1_conn p_rmetal1_conn np_rmetal1_conn
epick took  0.00 user, 0.00 sys, 0.00 elapsed, 5368.0 kbytes
selectNetsByNumber power_list_nums ndiff_conn p_rndiff_conn np_rndiff_conn
epick took  0.00 user, 0.00 sys, 0.00 elapsed, 5192.0 kbytes
selectNetsByNumber power_list_nums ntap p_rntap np_rntap
epick took  0.00 user, 0.00 sys, 0.00 elapsed, 5280.0 kbytes
selectNetsByNumber power_list_nums nwell_conn p_rnwell_conn np_rnwell_conn
epick took  0.00 user, 0.00 sys, 0.00 elapsed, 5224.0 kbytes
selectNetsByNumber power_list_nums pdiff_conn p_rpdiff_conn np_rpdiff_conn
epick took  0.00 user, 0.00 sys, 0.00 elapsed, 5200.0 kbytes
selectNetsByNumber power_list_nums poly_conn p_rpoly_conn np_rpoly_conn
epick took  0.00 user, 0.00 sys, 0.00 elapsed, 5252.0 kbytes
selectNetsByNumber power_list_nums ptap p_rptap np_rptap
epick took  0.00 user, 0.00 sys, 0.00 elapsed, 5264.0 kbytes
selectNetsByNumber power_list_nums pwell p_rpwell np_rpwell
epick took  0.00 user, 0.00 sys, 0.00 elapsed, 5272.0 kbytes
selectNetsByNumber power_list_nums cont_poly p_rcont_poly np_rcont_poly
epick took  0.00 user, 0.00 sys, 0.00 elapsed, 5268.0 kbytes
mv power_list_nums_orig power_list_nums

#==========================================================#
# Create resistor cut regions between resistive
# interconnect levels
#==========================================================#

mergevia -V -tech /home/install/FOUNDRY/analog/45nm/qrc/typical -cnt \
	np_rcont_poly rcont_poly - np_rmetal1_conn np_rpoly_conn
mergevia took 0.00 user, 0.00 sys, 0.00 elapsed, 19704.0 kbytes
cp rcont_poly rcont_poly_orig

#==========================================================#
# Create resistive interconnect MOSFET terminals
#==========================================================#

createNRMosfetGateTerminal _nmos1v_MOS_2 np_rpoly_conn _nmos1v_MOS_2_mgvia
createNRMosfetGateTerminal _pmos1v_MOS_10 np_rpoly_conn _pmos1v_MOS_10_mgvia

#==========================================================#
# Assign net numbers to cut regions
#==========================================================#

connect -V -relocate NET np_rndiff_conn:np_rndiff_conn.conn \
	np_rpdiff_conn:np_rpdiff_conn.conn np_rntap:np_rntap.conn \
	np_rnwell_conn:np_rnwell_conn.conn np_rptap:np_rptap.conn \
	np_rpwell:np_rpwell.conn rcont_poly _nmos1v_MOS_2_mgvia \
	_pmos1v_MOS_10_mgvia - ntap_ndiff_conn_ovia,3,1 \
	nwell_conn_ntap_ovia,4,3 ptap_pdiff_conn_ovia,5,2 pwell_ptap_ovia,6,5 \
	-

connect took  0.00 user, 0.00 sys, 0.00 elapsed, 274264.0 kbytes
#==========================================================#
# Assign net numbers to resistor vias
#==========================================================#

geom -V cont_ndiff_metal1_conn_ndiff_conn np_rndiff_conn.conn - tmp_rcont_ndiff_metal1_conn_ndiff_conn,11,i,2
geom took  0.00 user, 0.00 sys, 0.00 elapsed, 5716.0 kbytes
mergevia -V -i -tech /home/install/FOUNDRY/analog/45nm/qrc/typical -cnt \
	tmp_rcont_ndiff_metal1_conn_ndiff_conn \
	rcont_ndiff_metal1_conn_ndiff_conn - np_rmetal1_conn np_rndiff_conn
mergevia took 0.04 user, 0.01 sys, 0.00 elapsed, 19952.0 kbytes
cp rcont_ndiff_metal1_conn_ndiff_conn rcont_ndiff_metal1_conn_ndiff_conn_orig
/bin/rm -f tmp_rcont_ndiff_metal1_conn_ndiff_conn
geom -V cont_pdiff_metal1_conn_pdiff_conn np_rpdiff_conn.conn - tmp_rcont_pdiff_metal1_conn_pdiff_conn,11,i,2
geom took  0.00 user, 0.00 sys, 0.00 elapsed, 5768.0 kbytes
mergevia -V -i -tech /home/install/FOUNDRY/analog/45nm/qrc/typical -cnt \
	tmp_rcont_pdiff_metal1_conn_pdiff_conn \
	rcont_pdiff_metal1_conn_pdiff_conn - np_rmetal1_conn np_rpdiff_conn
mergevia took 0.03 user, 0.02 sys, 0.00 elapsed, 19936.0 kbytes
cp rcont_pdiff_metal1_conn_pdiff_conn rcont_pdiff_metal1_conn_pdiff_conn_orig
/bin/rm -f tmp_rcont_pdiff_metal1_conn_pdiff_conn

#==========================================================#
# Assign net numbers to nonresistive layers
#==========================================================#

epick -V -reo -e rcont_ndiff_metal1_conn_ndiff_conn -e \
	rcont_pdiff_metal1_conn_pdiff_conn np_rndiff_conn.conn tmp_ndiff_conn
epick took  0.00 user, 0.00 sys, 0.00 elapsed, 3188.0 kbytes
epick -V -reo -e tmp_ndiff_conn -c np_rndiff_conn.conn tmp1_ndiff_conn
epick took  0.00 user, 0.00 sys, 0.00 elapsed, 3272.0 kbytes
geom -V tmp1_ndiff_conn np_rndiff_conn - tmp1_ndiff_conn,11,i,2
geom took  0.00 user, 0.00 sys, 0.00 elapsed, 5656.0 kbytes
geom -V tmp_ndiff_conn,tmp1_ndiff_conn - np_rndiff_conn,1,i,1
geom took  0.00 user, 0.00 sys, 0.00 elapsed, 5692.0 kbytes
/bin/rm -f tmp_ndiff_conn tmp1_ndiff_conn
epick -V -reo -e rcont_ndiff_metal1_conn_ndiff_conn -e \
	rcont_pdiff_metal1_conn_pdiff_conn np_rpdiff_conn.conn tmp_pdiff_conn
epick took  0.00 user, 0.00 sys, 0.00 elapsed, 5288.0 kbytes
epick -V -reo -e tmp_pdiff_conn -c np_rpdiff_conn.conn tmp1_pdiff_conn
epick took  0.00 user, 0.00 sys, 0.00 elapsed, 3276.0 kbytes
geom -V tmp1_pdiff_conn np_rpdiff_conn - tmp1_pdiff_conn,11,i,2
geom took  0.00 user, 0.00 sys, 0.00 elapsed, 5684.0 kbytes
geom -V tmp_pdiff_conn,tmp1_pdiff_conn - np_rpdiff_conn,1,i,1
geom took  0.00 user, 0.00 sys, 0.00 elapsed, 5764.0 kbytes
/bin/rm -f tmp_pdiff_conn tmp1_pdiff_conn
epick -V -reo -e rcont_ndiff_metal1_conn_ndiff_conn -e \
	rcont_pdiff_metal1_conn_pdiff_conn np_rnwell_conn.conn tmp_nwell_conn
epick took  0.00 user, 0.00 sys, 0.00 elapsed, 3260.0 kbytes
epick -V -reo -e tmp_nwell_conn -c np_rnwell_conn.conn tmp1_nwell_conn
epick took  0.00 user, 0.00 sys, 0.00 elapsed, 3216.0 kbytes
geom -V tmp1_nwell_conn np_rnwell_conn - tmp1_nwell_conn,11,i,2
geom took  0.00 user, 0.00 sys, 0.00 elapsed, 5720.0 kbytes
geom -V tmp_nwell_conn,tmp1_nwell_conn - np_rnwell_conn,1,i,1
geom took  0.00 user, 0.00 sys, 0.00 elapsed, 5796.0 kbytes
/bin/rm -f tmp_nwell_conn tmp1_nwell_conn
epick -V -reo -e rcont_ndiff_metal1_conn_ndiff_conn -e \
	rcont_pdiff_metal1_conn_pdiff_conn np_rpwell.conn tmp_pwell
epick took  0.00 user, 0.00 sys, 0.00 elapsed, 3200.0 kbytes
epick -V -reo -e tmp_pwell -c np_rpwell.conn tmp1_pwell
epick took  0.00 user, 0.00 sys, 0.00 elapsed, 3280.0 kbytes
geom -V tmp1_pwell np_rpwell - tmp1_pwell,11,i,2
geom took  0.00 user, 0.00 sys, 0.00 elapsed, 5768.0 kbytes
geom -V tmp_pwell,tmp1_pwell - np_rpwell,1,i,1
geom took  0.00 user, 0.00 sys, 0.00 elapsed, 5788.0 kbytes
/bin/rm -f tmp_pwell tmp1_pwell

#==========================================================#
# Process text layers
#==========================================================#

flatlabel -V  -tc -F -l flatlabel.info metal1_conn_pintext L1T0
INFO (FLTLBL-89003): exec labsort -V L1T0

# 1 np_rpoly_conn
# 2 np_rmetal1_conn

#==========================================================#
# Parasitic R extraction with default precision
#==========================================================#

rex -V -m -pd -I'#' -tech /home/install/FOUNDRY/analog/45nm/qrc/typical -map \
	p2elayermapfile -wee p2elayermapfile -N NET -e2 -Ply np_rpoly_conn \
	-er np_rmetal1_conn,metal1_conn.den -rP res.mod \
	np_rpoly_conn::poly_conn_cut::-0.003 \
	np_rmetal1_conn::metal1_conn_cut::s,w:0.06,0.06,0:0.06,0.08,0:0.06,0.09,0:0.06,0.13,0:0.06,0.16,0:0.06,0.19,0:0.06,0.26,0:0.06,0.38,0:0.06,0.5,0:0.06,0.63,0:0.06,0.83,0:0.06,1,0.01:0.06,1.5,0.01:0.06,3,0.01:0.06,4.05,0.01:0.08,0.06,0.01:0.08,0.08,0.01:0.08,0.09,0.01:0.08,0.13,0:0.08,0.16,0.01:0.08,0.19,0:0.08,0.26,0:0.08,0.38,0:0.08,0.5,0:0.08,0.63,0:0.08,0.83,0:0.08,1,0.01:0.08,1.5,0.01:0.08,3,0.01:0.08,4.05,0.01:0.09,0.06,0.01:0.09,0.08,0.01:0.09,0.09,0.01:0.09,0.13,0:0.09,0.16,0.01:0.09,0.19,0:0.09,0.26,0:0.09,0.38,0:0.09,0.5,0:0.09,0.63,0:0.09,0.83,0:0.09,1,0.01:0.09,1.5,0.01:0.09,3,0.01:0.09,4.05,0.01:0.13,0.06,0.01:0.13,0.08,0.01:0.13,0.09,0.01:0.13,0.13,0:0.13,0.16,0.01:0.13,0.19,0:0.13,0.26,0:0.13,0.38,0:0.13,0.5,0:0.13,0.63,0:0.13,0.83,0:0.13,1,0.01:0.13,1.5,0.01:0.13,3,0.01:0.13,4.05,0.01:0.16,0.06,0.01:0.16,0.08,0.01:0.16,0.09,0.01:0.16,0.13,0:0.16,0.16,0.01:0.16,0.19,0:0.16,0.26,0:0.16,0.38,0:0.16,0.5,0:0.16,0.63,0:0.16,0.83,0:0.16,1,0.01:0.16,1.5,0.01:0.16,3,0.01:0.16,4.05,0.01:0.19,0.06,0.02:0.19,0.08,0.01:0.19,0.09,0.01:0.19,0.13,0:0.19,0.16,0.01:0.19,0.19,0:0.19,0.26,0:0.19,0.38,0:0.19,0.5,0:0.19,0.63,0:0.19,0.83,0:0.19,1,0.01:0.19,1.5,0.01:0.19,3,0.01:0.19,4.05,0.01:0.26,0.06,0.02:0.26,0.08,0.01:0.26,0.09,0.01:0.26,0.13,0:0.26,0.16,0.01:0.26,0.19,0:0.26,0.26,0:0.26,0.38,0:0.26,0.5,0:0.26,0.63,0:0.26,0.83,0:0.26,1,0.01:0.26,1.5,0.01:0.26,3,0.01:0.26,4.05,0.01:0.38,0.06,0.02:0.38,0.08,0.01:0.38,0.09,0.01:0.38,0.13,0:0.38,0.16,0.01:0.38,0.19,0:0.38,0.26,0:0.38,0.38,0:0.38,0.5,0:0.38,0.63,0:0.38,0.83,0:0.38,1,0.01:0.38,1.5,0.01:0.38,3,0.01:0.38,4.05,0.01:0.63,0.06,0.02:0.63,0.08,0.01:0.63,0.09,0.01:0.63,0.13,0:0.63,0.16,0.01:0.63,0.19,0:0.63,0.26,0:0.63,0.38,0:0.63,0.5,0:0.63,0.63,0:0.63,0.83,0:0.63,1,0.01:0.63,1.5,0.01:0.63,3,0.01:0.63,4.05,0.01:0.83,0.06,0.02:0.83,0.08,0.01:0.83,0.09,0.01:0.83,0.13,0:0.83,0.16,0.01:0.83,0.19,0:0.83,0.26,0:0.83,0.38,0:0.83,0.5,0:0.83,0.63,0:0.83,0.83,0:0.83,1,0.01:0.83,1.5,0.01:0.83,3,0.01:0.83,4.05,0.01:1.5,0.06,0.02:1.5,0.08,0.01:1.5,0.09,0.01:1.5,0.13,0:1.5,0.16,0.01:1.5,0.19,0:1.5,0.26,0:1.5,0.38,0:1.5,0.5,0:1.5,0.63,0:1.5,0.83,0:1.5,1,0.01:1.5,1.5,0.01:1.5,3,0.01:1.5,4.05,0.01:3,0.06,0.02:3,0.08,0.01:3,0.09,0.01:3,0.13,0:3,0.16,0.01:3,0.19,0:3,0.26,0:3,0.38,0:3,0.5,0:3,0.63,0:3,0.83,0:3,1,0.01:3,1.5,0.01:3,3,0.01:3,4.05,0.01:5,0.06,0.02:5,0.08,0.01:5,0.09,0.01:5,0.13,0:5,0.16,0.01:5,0.19,0:5,0.26,0:5,0.38,0:5,0.5,0:5,0.63,0:5,0.83,0:5,1,0.01:5,1.5,0.01:5,3,0.01:5,4.05,0.01 \
	- rcont_ndiff_metal1_conn_ndiff_conn,2,t \
	rcont_pdiff_metal1_conn_pdiff_conn,2,t rcont_poly,1,2,t \
	_nmos1v_MOS_2_mgvia,1,z _pmos1v_MOS_10_mgvia,1,z - L1T0,2,I

INFO (REX-163462):  exec rex -g -V -m -pd -I# -tech /home/install/FOUNDRY/analog/45nm/qrc/typical -map p2elayermapfile -wee p2elayermapfile -N NET -e2 -Ply np_rpoly_conn -er np_rmetal1_conn,metal1_conn.den -rP res.mod np_rpoly_conn::poly_conn_cut::-0.003 np_rmetal1_conn::metal1_conn_cut::s,w:0.06,0.06,0:0.06,0.08,0:0.06,0.09,0:0.06,0.13,0:0.06,0.16,0:0.06,0.19,0:0.06,0.26,0:0.06,0.38,0:0.06,0.5,0:0.06,0.63,0:0.06,0.83,0:0.06,1,0.01:0.06,1.5,0.01:0.06,3,0.01:0.06,4.05,0.01:0.08,0.06,0.01:0.08,0.08,0.01:0.08,0.09,0.01:0.08,0.13,0:0.08,0.16,0.01:0.08,0.19,0:0.08,0.26,0:0.08,0.38,0:0.08,0.5,0:0.08,0.63,0:0.08,0.83,0:0.08,1,0.01:0.08,1.5,0.01:0.08,3,0.01:0.08,4.05,0.01:0.09,0.06,0.01:0.09,0.08,0.01:0.09,0.09,0.01:0.09,0.13,0:0.09,0.16,0.01:0.09,0.19,0:0.09,0.26,0:0.09,0.38,0:0.09,0.5,0:0.09,0.63,0:0.09,0.83,0:0.09,1,0.01:0.09,1.5,0.01:0.09,3,0.01:0.09,4.05,0.01:0.13,0.06,0.01:0.13,0.08,0.01:0.13,0.09,0.01:0.13,0.13,0:0.13,0.16,0.01:0.13,0.19,0:0.13,0.26,0:0.13,0.38,0:0.13,0.5,0:0.13,0.63,0:0.13,0.83,0:0.13,1,0.01:0.13,1.5,0.01:0.13,3,0.01:0.13,4.05,0.01:0.16,0.06,0.01:0.16,0.08,0.01:0.16,0.09,0.01:0.16,0.13,0:0.16,0.16,0.01:0.16,0.19,0:0.16,0.26,0:0.16,0.38,0:0.16,0.5,0:0.16,0.63,0:0.16,0.83,0:0.16,1,0.01:0.16,1.5,0.01:0.16,3,0.01:0.16,4.05,0.01:0.19,0.06,0.02:0.19,0.08,0.01:0.19,0.09,0.01:0.19,0.13,0:0.19,0.16,0.01:0.19,0.19,0:0.19,0.26,0:0.19,0.38,0:0.19,0.5,0:0.19,0.63,0:0.19,0.83,0:0.19,1,0.01:0.19,1.5,0.01:0.19,3,0.01:0.19,4.05,0.01:0.26,0.06,0.02:0.26,0.08,0.01:0.26,0.09,0.01:0.26,0.13,0:0.26,0.16,0.01:0.26,0.19,0:0.26,0.26,0:0.26,0.38,0:0.26,0.5,0:0.26,0.63,0:0.26,0.83,0:0.26,1,0.01:0.26,1.5,0.01:0.26,3,0.01:0.26,4.05,0.01:0.38,0.06,0.02:0.38,0.08,0.01:0.38,0.09,0.01:0.38,0.13,0:0.38,0.16,0.01:0.38,0.19,0:0.38,0.26,0:0.38,0.38,0:0.38,0.5,0:0.38,0.63,0:0.38,0.83,0:0.38,1,0.01:0.38,1.5,0.01:0.38,3,0.01:0.38,4.05,0.01:0.63,0.06,0.02:0.63,0.08,0.01:0.63,0.09,0.01:0.63,0.13,0:0.63,0.16,0.01:0.63,0.19,0:0.63,0.26,0:0.63,0.38,0:0.63,0.5,0:0.63,0.63,0:0.63,0.83,0:0.63,1,0.01:0.63,1.5,0.01:0.63,3,0.01:0.63,4.05,0.01:0.83,0.06,0.02:0.83,0.08,0.01:0.83,0.09,0.01:0.83,0.13,0:0.83,0.16,0.01:0.83,0.19,0:0.83,0.26,0:0.83,0.38,0:0.83,0.5,0:0.83,0.63,0:0.83,0.83,0:0.83,1,0.01:0.83,1.5,0.01:0.83,3,0.01:0.83,4.05,0.01:1.5,0.06,0.02:1.5,0.08,0.01:1.5,0.09,0.01:1.5,0.13,0:1.5,0.16,0.01:1.5,0.19,0:1.5,0.26,0:1.5,0.38,0:1.5,0.5,0:1.5,0.63,0:1.5,0.83,0:1.5,1,0.01:1.5,1.5,0.01:1.5,3,0.01:1.5,4.05,0.01:3,0.06,0.02:3,0.08,0.01:3,0.09,0.01:3,0.13,0:3,0.16,0.01:3,0.19,0:3,0.26,0:3,0.38,0:3,0.5,0:3,0.63,0:3,0.83,0:3,1,0.01:3,1.5,0.01:3,3,0.01:3,4.05,0.01:5,0.06,0.02:5,0.08,0.01:5,0.09,0.01:5,0.13,0:5,0.16,0.01:5,0.19,0:5,0.26,0:5,0.38,0:5,0.5,0:5,0.63,0:5,0.83,0:5,1,0.01:5,1.5,0.01:5,3,0.01:5,4.05,0.01 - rcont_ndiff_metal1_conn_ndiff_conn,2,t rcont_pdiff_metal1_conn_pdiff_conn,2,t rcont_poly,1,2,t _nmos1v_MOS_2_mgvia,1,z _pmos1v_MOS_10_mgvia,1,z - L1T0,2,I

rex took  0.00 user, 0.00 sys, 0.00 elapsed, 21500.0 kbytes
INFO (LBMISC-215513): Socket: connection with sd 13 closed

INFO (REX-163511): Forked command: REX 1

  rex (np_rmetal1_conn) took  0.00 user, 0.00 sys, 0.00 elapsed, 24008.0 kbytes
INFO (LBMISC-215513): Socket: connection with sd 13 closed

INFO (REX-163511): Forked command: REX 2

  rex (np_rpoly_conn) took  0.00 user, 0.00 sys, 0.00 elapsed, 23524.0 kbytes
INFO (REX-163511): Forked command: REX 3

  rexmerge took  0.00 user, 0.00 sys, 0.00 elapsed, 4604.0 kbytes
rex took  0.03 user, 0.02 sys, 0.00 elapsed, 21596.0 kbytes
#==========================================================#
# Form resistive via layers
#==========================================================#

stamp -V -i2 np_rmetal1_conn rcont_poly np_rcont_poly
stamp took  0.03 user, 0.01 sys, 0.00 elapsed, 274824.0 kbytes
geom -V np_rcont_poly,p_rcont_poly - rcont_poly,1,i,1
geom took  0.00 user, 0.00 sys, 0.00 elapsed, 5712.0 kbytes
stamp -V -B -i np_rmetal1_conn cont_ndiff_metal1_conn_ndiff_conn
stamp took  0.03 user, 0.01 sys, 0.00 elapsed, 274292.0 kbytes
/bin/cp -f cont_ndiff_metal1_conn_ndiff_conn rcont_ndiff_metal1_conn_ndiff_conn
stamp -V -B -i np_rmetal1_conn cont_pdiff_metal1_conn_pdiff_conn
stamp took  0.03 user, 0.01 sys, 0.00 elapsed, 274372.0 kbytes
/bin/cp -f cont_pdiff_metal1_conn_pdiff_conn rcont_pdiff_metal1_conn_pdiff_conn

#==========================================================#
# Combine power non-power
#==========================================================#

/bin/rm -f ndiff_conn
geom np_rndiff_conn,p_rndiff_conn - ndiff_conn,1,i,1
epick -c -f floatlvsnetsfile ndiff_conn ndiff_conn
/bin/rm -f nwell_conn
geom np_rnwell_conn,p_rnwell_conn - nwell_conn,1,i,1
epick -c -f floatlvsnetsfile nwell_conn nwell_conn
/bin/rm -f pdiff_conn
geom np_rpdiff_conn,p_rpdiff_conn - pdiff_conn,1,i,1
epick -c -f floatlvsnetsfile pdiff_conn pdiff_conn
/bin/rm -f poly_conn
geom np_rpoly_conn,p_rpoly_conn - poly_conn,1,i,1
epick -c -f floatlvsnetsfile poly_conn poly_conn
/bin/rm -f pwell
geom np_rpwell,p_rpwell - pwell,1,i,1
epick -c -f floatlvsnetsfile pwell pwell

#==========================================================#
# Reconnect MOSFET devices
#==========================================================#

reconnect -V -n NET -se2 mwires.res -mf -t \
	_nmos1v_MOS_2.trans:_nmos1v_MOS_2.transr _nmos1v_MOS_2 \
	ndiff_conn,_nmos1v_MOS_2_mgvia,pwell -t \
	_pmos1v_MOS_10.trans:_pmos1v_MOS_10.transr _pmos1v_MOS_10 \
	pdiff_conn,_pmos1v_MOS_10_mgvia,nwell_conn
reconnect took 0.03 user, 0.01 sys, 0.00 elapsed, 288188.0 kbytes
changeTransFileNameAP _nmos1v_MOS_2.trans _nmos1v_MOS_2.transr
changeTransFileNameAP _pmos1v_MOS_10.trans _pmos1v_MOS_10.transr
netprint -max NET > original_maxnetfile

#==========================================================#
# Form capacitance layers for resistive process layers
#==========================================================#

#4 
 geom -V -i p_rpoly_conn,np_rpoly_conn - so_poly_conn,1,n
geom took  0.00 user, 0.00 sys, 0.00 elapsed, 5764.0 kbytes
geom -V p_rpoly_conn,np_rpoly_conn - poly_conn,1,i,1
geom took  0.00 user, 0.00 sys, 0.00 elapsed, 5788.0 kbytes
#4 
 geom -V -i p_rmetal1_conn,np_rmetal1_conn - so_metal1_conn,1,n
geom took  0.00 user, 0.00 sys, 0.00 elapsed, 5784.0 kbytes
geom -V p_rmetal1_conn,np_rmetal1_conn - metal1_conn,1,i,1

geom took  0.00 user, 0.00 sys, 0.00 elapsed, 5808.0 kbytes
#==========================================================#
# Form capacitance layers for non-resistive process layers
#==========================================================#

grow -V .001 ndiff_conn mask
grow took  0.00 user, 0.00 sys, 0.00 elapsed, 5412.0 kbytes
geom -V pdiff_conn mask - pdiff_conn,10,i,1
geom took  0.00 user, 0.00 sys, 0.00 elapsed, 5688.0 kbytes
geom -V ndiff_conn,pdiff_conn - Oxide,1,i,1
geom took  0.00 user, 0.00 sys, 0.00 elapsed, 5820.0 kbytes
createEmptyLayer metal11_conn
createEmptyLayer metal10_conn
createEmptyLayer metal9_conn
createEmptyLayer metal8_conn
createEmptyLayer metal7_conn
createEmptyLayer metal6_conn
createEmptyLayer metal5_conn
createEmptyLayer metal4_conn
createEmptyLayer metal3_conn
createEmptyLayer metal2_conn

#==========================================================#
# Form substrate
#==========================================================#

geom -V p_rnwell_conn,np_rnwell_conn - nwell_conn,1,i,1
geom took  0.00 user, 0.00 sys, 0.00 elapsed, 5728.0 kbytes
/bin/cp -f nwell_conn nwell_conn.df2
geom -V nwell_conn - FOX,1,i,1
geom took  0.00 user, 0.00 sys, 0.00 elapsed, 5812.0 kbytes
xytoebbox -V -g 46.802 -e metal11_conn,metal10_conn,metal9_conn,metal8_conn,metal7_conn,metal6_conn,metal5_conn,metal4_conn,metal3_conn,metal2_conn,metal1_conn,poly_conn,Oxide,nwell_conn xg_FOX
grow -V 0.001 FOX g_FOX
grow took  0.00 user, 0.00 sys, 0.00 elapsed, 5512.0 kbytes
geom -V xg_FOX g_FOX - tmp_FOX,10
geom took  0.00 user, 0.00 sys, 0.00 elapsed, 5720.0 kbytes
epick -V -reo -D ${CAP_GROUND} tmp_FOX pick_FOX
epick took  0.00 user, 0.00 sys, 0.00 elapsed, 3276.0 kbytes
grow -V -m 0.002 pick_FOX g_pick_FOX
grow took  0.00 user, 0.00 sys, 0.00 elapsed, 5408.0 kbytes
geom took  0.00 user, 0.00 sys, 0.00 elapsed, 5800.0 kbytes
stamp -i FOX g_pick_FOX
grow -V -m -0.002 g_pick_FOX pick_FOX
grow took  0.00 user, 0.00 sys, 0.00 elapsed, 5552.0 kbytes
sort edges took  0.00 user, 0.00 sys, 0.00 elapsed, 5740.0 kbytes
geom took  0.00 user, 0.00 sys, 0.00 elapsed, 5720.0 kbytes
emerge -V pick_FOX FOX tmp1_FOX
emerge took 0.00 user, 0.00 sys, 0.00 elapsed, 3292.0 kbytes
geom -V tmp1_FOX - FOX,1,i,1
geom took  0.00 user, 0.00 sys, 0.00 elapsed, 5752.0 kbytes
/bin/rm -f g_pick_FOX xg_FOX tmp_FOX tmp1_FOX
geom -V FOX Oxide - FOX,10,i,1
geom took  0.00 user, 0.00 sys, 0.00 elapsed, 5696.0 kbytes
geom _nmos1v_MOS_2,_pmos1v_MOS_10 - qrcgate,1,i,1

#==========================================================#
# Create sip/sw3d/cn3d capacitance data files
#==========================================================#

cat <<ENDCAT> sip.cmd
sip -V -cgnd ${CAP_GROUND} -s -o -sub 2 -mlc poly_conn,metal1_conn -er \
	metal2_conn.den -n 0.94 -i 0,0.941 -b metal1_conn,poly_conn,Oxide,FOX \
	-t \
	metal3_conn,metal4_conn,metal5_conn,metal6_conn,metal7_conn,metal8_conn,metal9_conn,metal10_conn,metal11_conn \
	-j 0.06 -Maxw 1.41 -p metal2_conn,key 0,0.94 - metal2_conn.sip
sip -V -cgnd ${CAP_GROUND} -s -o -sub 2 -mlc metal1_conn,metal2_conn -er \
	metal3_conn.den -n 0.94 -i 0,0.941 -b \
	metal2_conn,metal1_conn,poly_conn,Oxide,FOX -t \
	metal4_conn,metal5_conn,metal6_conn,metal7_conn,metal8_conn,metal9_conn,metal10_conn,metal11_conn \
	-j 0.06 -Maxw 1.41 -p metal3_conn,key 0,0.94 - metal3_conn.sip
sip -V -cgnd ${CAP_GROUND} -s -o -sub 2 -mlc metal2_conn,metal3_conn -er \
	metal4_conn.den -n 0.94 -i 0,0.941 -b \
	metal3_conn,metal2_conn,metal1_conn,poly_conn,Oxide,FOX -t \
	metal5_conn,metal6_conn,metal7_conn,metal8_conn,metal9_conn,metal10_conn,metal11_conn \
	-j 0.06 -Maxw 1.41 -p metal4_conn,key 0,0.94 - metal4_conn.sip
sip -V -cgnd ${CAP_GROUND} -s -o -sub 2 -mlc metal3_conn,metal4_conn -er \
	metal5_conn.den -n 1.57 -i 0,1.571 -b \
	metal4_conn,metal3_conn,metal2_conn,metal1_conn,poly_conn,Oxide,FOX \
	-t \
	metal6_conn,metal7_conn,metal8_conn,metal9_conn,metal10_conn,metal11_conn \
	-j 0.06 -Maxw 1.41 -p metal5_conn,key 0,1.57 - metal5_conn.sip
sip -V -cgnd ${CAP_GROUND} -s -o -sub 2 -mlc metal4_conn,metal5_conn -er \
	metal6_conn.den -n 1.57 -i 0,1.571 -b \
	metal5_conn,metal4_conn,metal3_conn,metal2_conn,metal1_conn,poly_conn,Oxide,FOX \
	-t metal7_conn,metal8_conn,metal9_conn,metal10_conn,metal11_conn -j \
	0.06 -Maxw 1.41 -p metal6_conn,key 0,1.57 - metal6_conn.sip
sip -V -cgnd ${CAP_GROUND} -s -o -sub 2 -mlc metal5_conn,metal6_conn -er \
	metal7_conn.den -n 1.57 -i 0,1.571 -b \
	metal6_conn,metal5_conn,metal4_conn,metal3_conn,metal2_conn,metal1_conn,poly_conn,Oxide,FOX \
	-t metal8_conn,metal9_conn,metal10_conn,metal11_conn -j 0.06 -Maxw \
	1.41 -p metal7_conn,key 0,1.57 - metal7_conn.sip
sip -V -cgnd ${CAP_GROUND} -s -o -sub 2 -mlc metal6_conn,metal7_conn -er \
	metal8_conn.den -n 1.57 -i 0,1.571 -b \
	metal7_conn,metal6_conn,metal5_conn,metal4_conn,metal3_conn,metal2_conn,metal1_conn,poly_conn,Oxide,FOX \
	-t metal9_conn,metal10_conn,metal11_conn -j 0.06 -Maxw 1.41 -p \
	metal8_conn,key 0,1.57 - metal8_conn.sip
sip -V -cgnd ${CAP_GROUND} -s -o -sub 2 -mlc metal7_conn,metal8_conn -er \
	metal9_conn.den -n 5.4 -i 0,5.401 -b \
	metal8_conn,metal7_conn,metal6_conn,metal5_conn,metal4_conn,metal3_conn,metal2_conn,metal1_conn,poly_conn,Oxide,FOX \
	-t metal10_conn,metal11_conn -j 0.36 -Maxw 8.1 -p metal9_conn,key \
	0,5.4 - metal9_conn.sip
sip -V -cgnd ${CAP_GROUND} -s -o -sub 2 -mlc metal8_conn,metal9_conn -er \
	metal10_conn.den -n 5.4 -i 0,5.401 -b \
	metal9_conn,metal8_conn,metal7_conn,metal6_conn,metal5_conn,metal4_conn,metal3_conn,metal2_conn,metal1_conn,poly_conn,Oxide,FOX \
	-t metal11_conn -j 0.36 -Maxw 8.1 -p metal10_conn,key 0,5.4 - \
	metal10_conn.sip
sip -V -cgnd ${CAP_GROUND} -s -o -sub 2 -mlc metal9_conn,metal10_conn -n 23.4 \
	-i 0,23.401 -b \
	metal10_conn,metal9_conn,metal8_conn,metal7_conn,metal6_conn,metal5_conn,metal4_conn,metal3_conn,metal2_conn,metal1_conn,poly_conn,Oxide,FOX \
	-j 2.7 -Maxw 60.75 -p metal11_conn,key 0,23.4 - metal11_conn.sip
sip -V -cgnd ${CAP_GROUND} -s -o -sub 2 -cp poly_conn,allGate,Oxide -n 1.35 \
	-i 0,1.351 -b Oxide,FOX -t \
	metal1_conn,metal2_conn,metal3_conn,metal4_conn,metal5_conn,metal6_conn,metal7_conn,metal8_conn,metal9_conn,metal10_conn,metal11_conn \
	-j 0.04 -Maxw 2.025 -p poly_conn,key 0,1.35 - poly_conn.sip
sip -V -cgnd ${CAP_GROUND} -s -o -sub 2 -mlc poly_conn -er metal1_conn.den -n \
	0.94 -i 0,0.941 -b poly_conn,Oxide,FOX -t \
	metal2_conn,metal3_conn,metal4_conn,metal5_conn,metal6_conn,metal7_conn,metal8_conn,metal9_conn,metal10_conn,metal11_conn \
	-j 0.06 -Maxw 1.41 -p metal1_conn,key 0,0.94 - metal1_conn.sip
sip -V -s -cgnd ${CAP_GROUND} -sub 2 -L3A -h -b \
	metal9_conn,metal8_conn,metal7_conn,metal6_conn,metal5_conn,metal4_conn,metal3_conn,metal2_conn,metal1_conn,poly_conn,Oxide,FOX \
	-Maxw 60.75 -p metal10_conn,key,metal11_conn,key 0,23.4,0 - \
	metal10_conn_metal11_conn.sip
sip -V -s -cgnd ${CAP_GROUND} -sub 2 -L3A -h -R metal11_conn -b \
	metal8_conn,metal7_conn,metal6_conn,metal5_conn,metal4_conn,metal3_conn,metal2_conn,metal1_conn,poly_conn,Oxide,FOX \
	-Maxw 60.75 -p metal9_conn,key,metal11_conn,key 0,23.4,0 - \
	metal9_conn_metal11_conn.sip
sip -V -s -cgnd ${CAP_GROUND} -sub 2 -h -b \
	metal8_conn,metal7_conn,metal6_conn,metal5_conn,metal4_conn,metal3_conn,metal2_conn,metal1_conn,poly_conn,Oxide,FOX \
	-t metal11_conn -Maxw 8.1 -p metal9_conn,key,metal10_conn,key 0,5.4,0 \
	- metal9_conn_metal10_conn.sip
sip -V -s -cgnd ${CAP_GROUND} -sub 2 -L3A -h -R metal10_conn -b \
	metal7_conn,metal6_conn,metal5_conn,metal4_conn,metal3_conn,metal2_conn,metal1_conn,poly_conn,Oxide,FOX \
	-t metal11_conn -Maxw 8.1 -p metal8_conn,key,metal10_conn,key 0,5.4,0 \
	- metal8_conn_metal10_conn.sip
sip -V -s -cgnd ${CAP_GROUND} -sub 2 -h -b \
	metal7_conn,metal6_conn,metal5_conn,metal4_conn,metal3_conn,metal2_conn,metal1_conn,poly_conn,Oxide,FOX \
	-t metal10_conn,metal11_conn -Maxw 8.1 -p \
	metal8_conn,key,metal9_conn,key 0,5.4,0 - metal8_conn_metal9_conn.sip
sip -V -s -cgnd ${CAP_GROUND} -sub 2 -L3A -h -R metal9_conn -b \
	metal6_conn,metal5_conn,metal4_conn,metal3_conn,metal2_conn,metal1_conn,poly_conn,Oxide,FOX \
	-t metal10_conn,metal11_conn -Maxw 8.1 -p \
	metal7_conn,key,metal9_conn,key 0,5.4,0 - metal7_conn_metal9_conn.sip
sip -V -s -cgnd ${CAP_GROUND} -sub 2 -h -b \
	metal6_conn,metal5_conn,metal4_conn,metal3_conn,metal2_conn,metal1_conn,poly_conn,Oxide,FOX \
	-t metal9_conn,metal10_conn,metal11_conn -Maxw 1.41 -p \
	metal7_conn,key,metal8_conn,key 0,1.57,0 - \
	metal7_conn_metal8_conn.sip
sip -V -s -cgnd ${CAP_GROUND} -sub 2 -L3A -h -R metal8_conn -b \
	metal5_conn,metal4_conn,metal3_conn,metal2_conn,metal1_conn,poly_conn,Oxide,FOX \
	-t metal9_conn,metal10_conn,metal11_conn -Maxw 1.41 -p \
	metal6_conn,key,metal8_conn,key 0,1.57,0 - \
	metal6_conn_metal8_conn.sip
sip -V -s -cgnd ${CAP_GROUND} -sub 2 -h -b \
	metal5_conn,metal4_conn,metal3_conn,metal2_conn,metal1_conn,poly_conn,Oxide,FOX \
	-t metal8_conn,metal9_conn,metal10_conn,metal11_conn -Maxw 1.41 -p \
	metal6_conn,key,metal7_conn,key 0,1.57,0 - \
	metal6_conn_metal7_conn.sip
sip -V -s -cgnd ${CAP_GROUND} -sub 2 -L3A -h -R metal7_conn -b \
	metal4_conn,metal3_conn,metal2_conn,metal1_conn,poly_conn,Oxide,FOX \
	-t metal8_conn,metal9_conn,metal10_conn,metal11_conn -Maxw 1.41 -p \
	metal5_conn,key,metal7_conn,key 0,1.57,0 - \
	metal5_conn_metal7_conn.sip
sip -V -s -cgnd ${CAP_GROUND} -sub 2 -h -b \
	metal4_conn,metal3_conn,metal2_conn,metal1_conn,poly_conn,Oxide,FOX \
	-t metal7_conn,metal8_conn,metal9_conn,metal10_conn,metal11_conn \
	-Maxw 1.41 -p metal5_conn,key,metal6_conn,key 0,1.57,0 - \
	metal5_conn_metal6_conn.sip
sip -V -s -cgnd ${CAP_GROUND} -sub 2 -L3A -h -R metal6_conn -b \
	metal3_conn,metal2_conn,metal1_conn,poly_conn,Oxide,FOX -t \
	metal7_conn,metal8_conn,metal9_conn,metal10_conn,metal11_conn -Maxw \
	1.41 -p metal4_conn,key,metal6_conn,key 0,1.57,0 - \
	metal4_conn_metal6_conn.sip
sip -V -s -cgnd ${CAP_GROUND} -sub 2 -h -b \
	metal3_conn,metal2_conn,metal1_conn,poly_conn,Oxide,FOX -t \
	metal6_conn,metal7_conn,metal8_conn,metal9_conn,metal10_conn,metal11_conn \
	-Maxw 1.41 -p metal4_conn,key,metal5_conn,key 0,1.57,0 - \
	metal4_conn_metal5_conn.sip
sip -V -s -cgnd ${CAP_GROUND} -sub 2 -L3A -h -R metal5_conn -b \
	metal2_conn,metal1_conn,poly_conn,Oxide,FOX -t \
	metal6_conn,metal7_conn,metal8_conn,metal9_conn,metal10_conn,metal11_conn \
	-Maxw 1.41 -p metal3_conn,key,metal5_conn,key 0,1.57,0 - \
	metal3_conn_metal5_conn.sip
sip -V -s -cgnd ${CAP_GROUND} -sub 2 -h -b \
	metal2_conn,metal1_conn,poly_conn,Oxide,FOX -t \
	metal5_conn,metal6_conn,metal7_conn,metal8_conn,metal9_conn,metal10_conn,metal11_conn \
	-Maxw 1.41 -p metal3_conn,key,metal4_conn,key 0,0.94,0 - \
	metal3_conn_metal4_conn.sip
sip -V -s -cgnd ${CAP_GROUND} -sub 2 -L3A -h -R metal4_conn -b \
	metal1_conn,poly_conn,Oxide,FOX -t \
	metal5_conn,metal6_conn,metal7_conn,metal8_conn,metal9_conn,metal10_conn,metal11_conn \
	-Maxw 1.41 -p metal2_conn,key,metal4_conn,key 0,0.94,0 - \
	metal2_conn_metal4_conn.sip
sip -V -s -cgnd ${CAP_GROUND} -sub 2 -h -b metal1_conn,poly_conn,Oxide,FOX -t \
	metal4_conn,metal5_conn,metal6_conn,metal7_conn,metal8_conn,metal9_conn,metal10_conn,metal11_conn \
	-Maxw 1.41 -p metal2_conn,key,metal3_conn,key 0,0.94,0 - \
	metal2_conn_metal3_conn.sip
sip -V -s -cgnd ${CAP_GROUND} -sub 2 -L3A -h -R metal3_conn -b \
	poly_conn,Oxide,FOX -t \
	metal4_conn,metal5_conn,metal6_conn,metal7_conn,metal8_conn,metal9_conn,metal10_conn,metal11_conn \
	-Maxw 1.41 -p metal1_conn:metal1_conn_cut,key,metal3_conn,key \
	0,0.94,0 - metal1_conn_metal3_conn.sip
sip -V -s -cgnd ${CAP_GROUND} -sub 2 -h -b poly_conn,Oxide,FOX -t \
	metal3_conn,metal4_conn,metal5_conn,metal6_conn,metal7_conn,metal8_conn,metal9_conn,metal10_conn,metal11_conn \
	-Maxw 1.41 -p metal1_conn:metal1_conn_cut,key,metal2_conn,key \
	0,0.94,0 - metal1_conn_metal2_conn.sip
sip -V -s -cgnd ${CAP_GROUND} -sub 2 -L3A -h -R metal2_conn -b Oxide,FOX -t \
	metal3_conn,metal4_conn,metal5_conn,metal6_conn,metal7_conn,metal8_conn,metal9_conn,metal10_conn,metal11_conn \
	-k metal1_conn:0.15 -Maxw 2.025 -p \
	poly_conn:poly_conn_cut,key,metal2_conn,key 0,1.35,0 - \
	poly_conn_metal2_conn.sip
sip -V -s -cgnd ${CAP_GROUND} -sub 2 -h -R metal1_conn,poly_conn -b Oxide,FOX \
	-t \
	metal2_conn,metal3_conn,metal4_conn,metal5_conn,metal6_conn,metal7_conn,metal8_conn,metal9_conn,metal10_conn,metal11_conn \
	-Maxw 2.025 -p \
	poly_conn:poly_conn_cut,key,metal1_conn:metal1_conn_cut,key 0,1.35,0 \
	- poly_conn_metal1_conn.sip
ENDCAT

#==========================================================#
# Prepare gate capacitance blocking layers
#==========================================================#

emerge -V _nmos1v_MOS_2 _pmos1v_MOS_10 allGate

emerge took 0.00 user, 0.00 sys, 0.00 elapsed, 3216.0 kbytes
#==========================================================#
# Run pax16 to generate capfile
#==========================================================#

pax16 -V -lee_off -gnd ${CAP_GROUND} -ignore_cf_table -scf sip.cmd -cgnd \
	${CAP_GROUND},1.0 -rcxlvs rcxtolvsmapfile -M_perim_off -c \
	/home/install/FOUNDRY/analog/45nm/qrc/typical/qrcTechFile -f FOX \
	Oxide poly_conn:poly_conn_cut metal1_conn:metal1_conn_cut metal2_conn \
	metal3_conn metal4_conn metal5_conn metal6_conn metal7_conn \
	metal8_conn metal9_conn metal10_conn metal11_conn allGate - \
	/home/install/FOUNDRY/analog/45nm/qrc/typical/qrcTechFile - - NET - \
	capfile

pax16 took  0.03 user, 0.02 sys, 0.00 elapsed, 84868.0 kbytes
#==========================================================#
# Generate netlister data files
#==========================================================#


#==========================================================#
# Perform RC reduction
#==========================================================#

xreduce -V -mergecap -n NET -tech \
	/home/install/FOUNDRY/analog/45nm/qrc/typical -d1 -e \
	metal11_conn,metal10_conn,metal9_conn,metal8_conn,metal7_conn,metal6_conn,metal5_conn,metal4_conn,metal3_conn,metal2_conn,metal1_conn,poly_conn,Oxide,FOX,np_rndiff_conn,np_rpdiff_conn,np_rnwell_conn,rcont_poly \
	-mfactorR infinite -decoupled -sr -danglingR -minR 0.001 -rPvia \
	rcont_poly.res,rcont_pdiff_metal1_conn_pdiff_conn.res,rcont_ndiff_metal1_conn_ndiff_conn.res \
	-rP np_rpoly_conn.res,np_rmetal1_conn.res,mwires.res -cap capfile \
	L1T0 _nmos1v_MOS_2.transr _pmos1v_MOS_10.transr

INFO (XREDUCE-199097): mFactorR set to infinite

INFO (XREDUCE-199128): mfactorR option to keep resistors is disabled

INFO (XREDUCE-199107): Total number of resistors is 162

INFO (XREDUCE-199108): d1 option renamed 0 nets

INFO (XREDUCE-199109): minR option removed 0 resistors (0%)

INFO (XREDUCE-199054): Total number of capacitors in capfile is 136

INFO (XREDUCE-199052): mergecap required for 0 (0%) of 227 nets

INFO (XREDUCE-199113): danglingR option removed 0 resistors

INFO (XREDUCE-199114): mfactorR option merged 0 groups of parallel transistors

INFO (XREDUCE-199107): Total number of resistors is 154

INFO (XREDUCE-199108): d1 option renamed 16 nets

INFO (XREDUCE-199054): Total number of capacitors in capfile is 135

xreduce took 0.04 user, 0.09 sys, 1.00 elapsed, 15176.0 kbytes
#==========================================================#
# Generate HSPICE file
#==========================================================#

advgen -V -g0 -li -f -n -o HSPICE -TL L1T0 -cgnd ${CAP_GROUND},1.0 -sc \
	caps2dversion -mmx capfile \
	metal11_conn,metal10_conn,metal9_conn,metal8_conn,metal7_conn,metal6_conn,metal5_conn,metal4_conn,metal3_conn,metal2_conn,metal1_conn,poly_conn,Oxide,FOX \
	-rPmw res.mod np_rmetal1_conn.res,Rnp_rmetal1_conn.dev2 \
	np_rpoly_conn.res,Rnp_rpoly_conn.dev2 rcont_poly.res,Rrcont_poly.dev2 \
	rcont_pdiff_metal1_conn_pdiff_conn.res,Rrcont_pdiff_metal1_conn_pdiff_conn.dev2 \
	rcont_ndiff_metal1_conn_ndiff_conn.res,Rrcont_ndiff_metal1_conn_ndiff_conn.dev2 \
	-rPmw mwires.mod mwires.res,mwires.dev2 -ta \
	lvsmos.mod,_nmos1v_MOS_2.net _nmos1v_MOS_2.transr -ta \
	lvsmos.mod,_pmos1v_MOS_10.net _pmos1v_MOS_10.transr - NET - \
	/home/vlsi/Desktop/PLL_NEW/lvs/extview.tmp

advgen took:  0.09 user, 0.10 sys, 0.00 elapsed, 19512.0 kbytes
#==========================================================#
# Create _save_layers file for Assura extracted view
#==========================================================#

geom metal1_conn np_rmetal1_conn - np_rmetal1_conn,11,i,1
geom poly_conn np_rpoly_conn - np_rpoly_conn,11,i,1
stamp -i2 np_rmetal1_conn rcont_poly np_rcont_poly
ereduce  rcont_ndiff_metal1_conn_ndiff_conn rcont_ndiff_metal1_conn_ndiff_conn.reduce
stamp -i  np_rmetal1_conn rcont_ndiff_metal1_conn_ndiff_conn.reduce
stamp -i  rcont_ndiff_metal1_conn_ndiff_conn.reduce rcont_ndiff_metal1_conn_ndiff_conn
stamp -i  rcont_ndiff_metal1_conn_ndiff_conn cont_ndiff_metal1_conn_ndiff_conn
/bin/rm -f rcont_ndiff_metal1_conn_ndiff_conn.reduce
ereduce  rcont_pdiff_metal1_conn_pdiff_conn rcont_pdiff_metal1_conn_pdiff_conn.reduce
stamp -i  np_rmetal1_conn rcont_pdiff_metal1_conn_pdiff_conn.reduce
stamp -i  rcont_pdiff_metal1_conn_pdiff_conn.reduce rcont_pdiff_metal1_conn_pdiff_conn
stamp -i  rcont_pdiff_metal1_conn_pdiff_conn cont_pdiff_metal1_conn_pdiff_conn
/bin/rm -f rcont_pdiff_metal1_conn_pdiff_conn.reduce
cat <<ENDCAT> _save_layers
FOX nwell_conn
metal2_conn metal2_conn
metal3_conn metal3_conn
metal4_conn metal4_conn
metal5_conn metal5_conn
metal6_conn metal6_conn
metal7_conn metal7_conn
metal8_conn metal8_conn
metal9_conn metal9_conn
metal10_conn metal10_conn
metal11_conn metal11_conn
Oxide np_rpdiff_conn p_rpdiff_conn np_rndiff_conn p_rndiff_conn
cont_pdiff cont_pdiff_metal1_conn_pdiff_conn
cont_ndiff cont_ndiff_metal1_conn_ndiff_conn
metal1_conn np_rmetal1_conn p_rmetal1_conn
poly_conn np_rpoly_conn p_rpoly_conn
ndiff_conn np_rndiff_conn p_rndiff_conn
pdiff_conn np_rpdiff_conn p_rpdiff_conn
nwell_conn nwell_conn
cont_poly np_rcont_poly p_rcont_poly
ptap_pdiff_conn_ovia ptap_pdiff_conn_ovia
ptap np_rptap p_rptap
pwell_ptap_ovia pwell_ptap_ovia
pwell np_rpwell p_rpwell
ntap_ndiff_conn_ovia ntap_ndiff_conn_ovia
ntap np_rntap p_rntap
nwell_conn_ntap_ovia nwell_conn_ntap_ovia
ENDCAT
INFO (LBRCXM-610): Extraction finished.

INFO (LBRCXU-108): Starting

 /home/install/ASSURA41/tools.lnx86/assura/bin/rcxToDfII /home/vlsi/Desktop/PLL_NEW/lvs/__qrc.rcx_cmd -f /home/vlsi/Desktop/PLL_NEW/lvs/extview.tmp -w /home/vlsi/Desktop/PLL_NEW/lvs -cdslib /home/vlsi/Desktop/PLL_NEW/cds.lib
Virtuoso Framework License (111) was checked out successfully. Total checkout time was 0.01s.
@(#)$CDS: rcxToDfII_64 version av4.1:Production:dfII20.1-64b:ICADVM20.1-64b.500.25 11/04/2022 00:37 (sjfhw885) $
sub-version 4.1_USR6_EHF13, integ signature 2022-11-04-0002

run on cad13 from /home/install/ASSURA41/tools.lnx86/assura/bin/64bit/rcxToDfII on Thu Nov  6 15:09:16 2025


Loading tech rule set file : /home/install/FOUNDRY/analog/45nm/assura/techRuleSets
Loading gpdk045/libInit.il ...
	Loading gpdk045/loadCxt.ile ... done!
	Loading context 'gpdk045' from library 'gpdk045' ... done!
	Loading context 'pdkUtils' from library 'gpdk045' ... done!
	Loading gpdk045/gpdk045_customFilter.il ... done!
	Loading gpdk045/libInitCustomExit.il ... 
	Loading Environment Settings ...
	Loading gpdk045/gpdk045_PDKRegistrations.il ... done!

  *************************************************************           
  *              Cadence Design Systems, Inc.                 *           
  *                                                           *           
  *                    Generic 45nm PDK                       *           
  *                        (gpdk045)                          *           
  *                                                           *           
  *************************************************************           
	

	VERSION: 4.0 (17-June-2014)

done!
Loaded gpdk045/libInit.il successfully!
Loading gpdk090/libInit.il ...
	Loading context 'gpdk090' from library 'gpdk090' ... done!
	Loading gpdk090/gpdk090_customFilter.il ... done!
	Loading gpdk090/.simrc ... done!
	Loading gpdk090/libInitCustomExit.il ... 	Loading Environment Settings ...
*WARNING* envSetVal: Can't set the value of variable 'extractVerifySubstrate',
	in tool[.partition] 'layout' - it has not been registered.
*WARNING* Master env file /home/install/ASSURA41/tools.lnx86/dfII/etc/tools/spectre/.cdsenv is not readable
*WARNING* envSetVal: could not find tool[.partition] 'spectre.envOpts'
*WARNING* Cannot find /home/install/ASSURA41/tools.lnx86/dfII/etc/tools/hspiceD directory to load environment variables
	Loading gpdk090/gpdk090_PDKRegistrations.il ... done!

  *************************************************************           
  *              Cadence Design Systems, Inc.                 *           
  *                                                           *           
  *                    Generic 90nm PDK                       *           
  *                        (gpdk090)                          *           
  *                                                           *           
  *************************************************************           
	

	Version : 4.6

	Build date: 10-FEB-2011

done!
Loaded gpdk090/libInit.il successfully!
*WARNING* envSetVal: could not find tool[.partition] 'hspiceD.envOpts'
Loading gpdk180/libInit.il ...
	Loading context 'gpdk180' from library 'gpdk180' ... done!
	Loading gpdk180/.cdsenv ... *WARNING* Master env file /home/install/ASSURA41/tools.lnx86/dfII/etc/tools/spectre/.cdsenv is not readable
done!
	Loading gpdk180/libInitCustomExit.il ... 
  *************************************************************           
  *              Cadence Design Systems, Inc.                 *           
  *                                                           *           
  *                    Generic 180nm PDK                      *           
  *                        (gpdk180)                          *           
  *                                                           *           
  *                       Version 3.2                         *           
  *                                                           *           
  *************************************************************           
done!
Loaded gpdk180/libInit.il successfully!
*WARNING* Cannot find /home/install/ASSURA41/tools.lnx86/dfII/etc/tools/hspiceD directory to load environment variables
Loading cds_ff_mpt/libInit.il ...
	Loading context 'cds_ff_mpt' from library 'cds_ff_mpt' ... done!
	Loading cds_ff_mpt/cds_ff_mpt_customFilter.il ... done!
	Loading cds_ff_mpt/libInitCustomExit.il ... 
function envSetValIfDefault redefined
	Loading Environment Settings ...
	Loading cds_ff_mpt/libInitCktPro.il ... done!

  *************************************************************           
  *              Cadence Design Systems, Inc.                 *           
  *                                                           *           
  *             Generic Finfet Multi Pattern PDK              *           
  *                     (cds_ff_mpt)                          *           
  *                                                           *           
  *************************************************************           
	

	VERSION: 0.5 (10-June-2019) built using ICADVM181-ISR3

done!
	Loading cds_ff_mpt/cds_ff_mptFgrUtil.il ... 
done!
	Loading cds_ff_mpt/cds_ff_mptFgrRing.il ... 
done!
Loaded cds_ff_mpt/libInit.il successfully!
*WARNING* No library model for device "g45inda".
*WARNING* (DB-270212): dbOpenCellViewByType: Cannot open cellview 'gpdk045/g45cmim/ivpcell' in 'r' mode because the cellview does not exist. Ensure that the cellview exists and then reopen it in 'r' mode.
*WARNING* No library model for device "g45cmim ivpcell gpdk045".
*WARNING* No library model for device "g45inds".

Creating extracted view for PD VCO_sch1 layout

Schematic cell -  VCO_sch1 schematic PD
Copying layer pnp_emit
Layer pnp_emit has 0 shapes.
Copying layer ind10
Layer ind10 has 0 shapes.
Copying layer ind_ct
Layer ind_ct has 0 shapes.
Copying layer ind11
Layer ind11 has 0 shapes.
Copying layer Nburied
Layer Nburied has 0 shapes.
Copying layer npn_emit
Layer npn_emit has 0 shapes.
Copying layer poly_conn
Layer poly_conn has 51 shapes.
Copying layer CapMetal
Layer CapMetal has 0 shapes.
Copying layer nwell_conn
Layer nwell_conn has 1 shapes.
Copying layer ndiff_conn
Layer ndiff_conn has 40 shapes.
Copying layer pdiff_conn
Layer pdiff_conn has 40 shapes.
Copying layer metal1_conn
Layer metal1_conn has 119 shapes.
Copying layer metal2_conn
Layer metal2_conn has 0 shapes.
Copying layer metal3_conn
Layer metal3_conn has 0 shapes.
Copying layer metal4_conn
Layer metal4_conn has 0 shapes.
Copying layer metal5_conn
Layer metal5_conn has 0 shapes.
Copying layer metal6_conn
Layer metal6_conn has 0 shapes.
Copying layer metal7_conn
Layer metal7_conn has 0 shapes.
Copying layer metal8_conn
Layer metal8_conn has 0 shapes.
Copying layer metal9_conn
Layer metal9_conn has 0 shapes.
Copying layer metal10_conn
Layer metal10_conn has 0 shapes.
Copying layer metal11_conn
Layer metal11_conn has 0 shapes.
Copying layer Bondpad
Layer Bondpad has 0 shapes.
Loading techComp.cxt 


Summary for PD/VCO_sch1/av_extracted

instance count totals:

    lib              cell             view                    total
    analogLib        pcapacitor       symbol                    110
    analogLib        presistor        symbol                    154
    gpdk045          nmos1v           ivpcell                    13
    gpdk045          pmos1v           ivpcell                    13

extracted view creation completed
cpu: 0.05  elap: 0  pf: 2  in: 1736  out: 248  virt: 430M  phys: 938M
INFO (LBRCXU-114): Finished /home/install/ASSURA41/tools.lnx86/assura/bin/rcxToDfII

INFO (LBRCXM-582): Checking in license of QTS300 21.20

INFO (LBRCXM-985): Summary:
 Number of CPUs requested:		1
 Techfile(s):
    /home/install/FOUNDRY/analog/45nm/qrc/typical/qrcTechFile; process name: 
 License(s) used:	QTS300 (x1)
 Design data:
    global nets:                  0
    LVS nets:                     22
    signal nets:                  22
    floating nets:                0
    ground net name:              Vss
 Reduction statistics:
    Dangling Rs removed:          0
    Merged Parallel Rs:           0
    Rs shorted by min_res option: 0
    Merged Parallel Self Caps:    0
    CCs filtered by minC option:  0
    Shorted Incomplete Nets:      0
 Output statistics:
    R: 154
    C: 110
    L: 0


INFO (LBRCXM-920): Host name and peak memory report
 Host Name:                    cad13
 Peak memory used:             357 MB (sampled at 15s intervals)

INFO (LBRCXM-982): Floating net statistics in the design:

   Total floating nets =  0
     Total signal nets =  22
         Total LVS net = 22

INFO (LBRCXM-702): Run ended: Thu Nov  6 15:09:16 2025


INFO (LBRCXM-805): Quantus run took:  2s user, 2s sys, 4s elapsed


INFO (LBRCXM-708): *****  Quantus terminated normally  *****


