#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_000001f5ea827960 .scope package, "$unit" "$unit" 2 1;
 .timescale -9 -12;
S_000001f5ea5ed0b0 .scope package, "const_pckg" "const_pckg" 3 5;
 .timescale -9 -12;
P_000001f5ea5ddad0 .param/l "CARRIER_0_ADDR" 1 3 8, +C4<00000000000000000000000000000000>;
P_000001f5ea5ddb08 .param/l "CARRIER_10_ADDR" 1 3 18, +C4<00000000000000000000000000001010>;
P_000001f5ea5ddb40 .param/l "CARRIER_11_ADDR" 1 3 19, +C4<00000000000000000000000000001011>;
P_000001f5ea5ddb78 .param/l "CARRIER_12_ADDR" 1 3 20, +C4<00000000000000000000000000001100>;
P_000001f5ea5ddbb0 .param/l "CARRIER_13_ADDR" 1 3 21, +C4<00000000000000000000000000001101>;
P_000001f5ea5ddbe8 .param/l "CARRIER_14_ADDR" 1 3 22, +C4<00000000000000000000000000001110>;
P_000001f5ea5ddc20 .param/l "CARRIER_15_ADDR" 1 3 23, +C4<00000000000000000000000000001111>;
P_000001f5ea5ddc58 .param/l "CARRIER_1_ADDR" 1 3 9, +C4<00000000000000000000000000000001>;
P_000001f5ea5ddc90 .param/l "CARRIER_2_ADDR" 1 3 10, +C4<00000000000000000000000000000010>;
P_000001f5ea5ddcc8 .param/l "CARRIER_3_ADDR" 1 3 11, +C4<00000000000000000000000000000011>;
P_000001f5ea5ddd00 .param/l "CARRIER_4_ADDR" 1 3 12, +C4<00000000000000000000000000000100>;
P_000001f5ea5ddd38 .param/l "CARRIER_5_ADDR" 1 3 13, +C4<00000000000000000000000000000101>;
P_000001f5ea5ddd70 .param/l "CARRIER_6_ADDR" 1 3 14, +C4<00000000000000000000000000000110>;
P_000001f5ea5ddda8 .param/l "CARRIER_7_ADDR" 1 3 15, +C4<00000000000000000000000000000111>;
P_000001f5ea5ddde0 .param/l "CARRIER_8_ADDR" 1 3 16, +C4<00000000000000000000000000001000>;
P_000001f5ea5dde18 .param/l "CARRIER_9_ADDR" 1 3 17, +C4<00000000000000000000000000001001>;
P_000001f5ea5dde50 .param/l "CONTROL_REG_ADDR" 1 3 62, +C4<00000000000000000000000000110000>;
P_000001f5ea5dde88 .param/l "MODULATOR_0_ADDR" 1 3 26, +C4<00000000000000000000000000010000>;
P_000001f5ea5ddec0 .param/l "MODULATOR_10_ADDR" 1 3 36, +C4<00000000000000000000000000011010>;
P_000001f5ea5ddef8 .param/l "MODULATOR_11_ADDR" 1 3 37, +C4<00000000000000000000000000011011>;
P_000001f5ea5ddf30 .param/l "MODULATOR_12_ADDR" 1 3 38, +C4<00000000000000000000000000011100>;
P_000001f5ea5ddf68 .param/l "MODULATOR_13_ADDR" 1 3 39, +C4<00000000000000000000000000011101>;
P_000001f5ea5ddfa0 .param/l "MODULATOR_14_ADDR" 1 3 40, +C4<00000000000000000000000000011110>;
P_000001f5ea5ddfd8 .param/l "MODULATOR_15_ADDR" 1 3 41, +C4<00000000000000000000000000011111>;
P_000001f5ea5de010 .param/l "MODULATOR_1_ADDR" 1 3 27, +C4<00000000000000000000000000010001>;
P_000001f5ea5de048 .param/l "MODULATOR_2_ADDR" 1 3 28, +C4<00000000000000000000000000010010>;
P_000001f5ea5de080 .param/l "MODULATOR_3_ADDR" 1 3 29, +C4<00000000000000000000000000010011>;
P_000001f5ea5de0b8 .param/l "MODULATOR_4_ADDR" 1 3 30, +C4<00000000000000000000000000010100>;
P_000001f5ea5de0f0 .param/l "MODULATOR_5_ADDR" 1 3 31, +C4<00000000000000000000000000010101>;
P_000001f5ea5de128 .param/l "MODULATOR_6_ADDR" 1 3 32, +C4<00000000000000000000000000010110>;
P_000001f5ea5de160 .param/l "MODULATOR_7_ADDR" 1 3 33, +C4<00000000000000000000000000010111>;
P_000001f5ea5de198 .param/l "MODULATOR_8_ADDR" 1 3 34, +C4<00000000000000000000000000011000>;
P_000001f5ea5de1d0 .param/l "MODULATOR_9_ADDR" 1 3 35, +C4<00000000000000000000000000011001>;
P_000001f5ea5de208 .param/l "VELOCITY_0_ADDR" 1 3 44, +C4<00000000000000000000000000100000>;
P_000001f5ea5de240 .param/l "VELOCITY_10_ADDR" 1 3 54, +C4<00000000000000000000000000101010>;
P_000001f5ea5de278 .param/l "VELOCITY_11_ADDR" 1 3 55, +C4<00000000000000000000000000101011>;
P_000001f5ea5de2b0 .param/l "VELOCITY_12_ADDR" 1 3 56, +C4<00000000000000000000000000101100>;
P_000001f5ea5de2e8 .param/l "VELOCITY_13_ADDR" 1 3 57, +C4<00000000000000000000000000101101>;
P_000001f5ea5de320 .param/l "VELOCITY_14_ADDR" 1 3 58, +C4<00000000000000000000000000101110>;
P_000001f5ea5de358 .param/l "VELOCITY_15_ADDR" 1 3 59, +C4<00000000000000000000000000101111>;
P_000001f5ea5de390 .param/l "VELOCITY_1_ADDR" 1 3 45, +C4<00000000000000000000000000100001>;
P_000001f5ea5de3c8 .param/l "VELOCITY_2_ADDR" 1 3 46, +C4<00000000000000000000000000100010>;
P_000001f5ea5de400 .param/l "VELOCITY_3_ADDR" 1 3 47, +C4<00000000000000000000000000100011>;
P_000001f5ea5de438 .param/l "VELOCITY_4_ADDR" 1 3 48, +C4<00000000000000000000000000100100>;
P_000001f5ea5de470 .param/l "VELOCITY_5_ADDR" 1 3 49, +C4<00000000000000000000000000100101>;
P_000001f5ea5de4a8 .param/l "VELOCITY_6_ADDR" 1 3 50, +C4<00000000000000000000000000100110>;
P_000001f5ea5de4e0 .param/l "VELOCITY_7_ADDR" 1 3 51, +C4<00000000000000000000000000100111>;
P_000001f5ea5de518 .param/l "VELOCITY_8_ADDR" 1 3 52, +C4<00000000000000000000000000101000>;
P_000001f5ea5de550 .param/l "VELOCITY_9_ADDR" 1 3 53, +C4<00000000000000000000000000101001>;
S_000001f5ea5de590 .scope module, "fm_synth_wrapper" "fm_synth_wrapper" 4 15;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "s_axi_aclk";
    .port_info 1 /INPUT 1 "s_axi_aresetn";
    .port_info 2 /INPUT 8 "s_axi_awaddr";
    .port_info 3 /INPUT 3 "s_axi_awprot";
    .port_info 4 /INPUT 1 "s_axi_awvalid";
    .port_info 5 /OUTPUT 1 "s_axi_awready";
    .port_info 6 /INPUT 32 "s_axi_wdata";
    .port_info 7 /INPUT 4 "s_axi_wstrb";
    .port_info 8 /INPUT 1 "s_axi_wvalid";
    .port_info 9 /OUTPUT 1 "s_axi_wready";
    .port_info 10 /OUTPUT 2 "s_axi_bresp";
    .port_info 11 /OUTPUT 1 "s_axi_bvalid";
    .port_info 12 /INPUT 1 "s_axi_bready";
    .port_info 13 /INPUT 8 "s_axi_araddr";
    .port_info 14 /INPUT 3 "s_axi_arprot";
    .port_info 15 /INPUT 1 "s_axi_arvalid";
    .port_info 16 /OUTPUT 1 "s_axi_arready";
    .port_info 17 /OUTPUT 32 "s_axi_rdata";
    .port_info 18 /OUTPUT 2 "s_axi_rresp";
    .port_info 19 /OUTPUT 1 "s_axi_rvalid";
    .port_info 20 /INPUT 1 "s_axi_rready";
    .port_info 21 /INPUT 1 "sys_rst";
    .port_info 22 /OUTPUT 1 "word_select";
    .port_info 23 /OUTPUT 1 "serial_data";
    .port_info 24 /OUTPUT 1 "interrupt";
    .port_info 25 /OUTPUT 1 "s_clk";
P_000001f5ea5ed240 .param/str "COS_LUT_VALUES" 0 4 17, "lut.mem";
P_000001f5ea5ed278 .param/l "LATENCY" 0 4 20, +C4<00000000000000000000000000000011>;
P_000001f5ea5ed2b0 .param/l "NUM_BITS" 0 4 22, +C4<00000000000000000000000000100000>;
P_000001f5ea5ed2e8 .param/l "NUM_BITS_DAC" 0 4 25, +C4<00000000000000000000000000011000>;
P_000001f5ea5ed320 .param/l "NUM_BRAM" 0 4 21, +C4<00000000000000000000000000100000>;
P_000001f5ea5ed358 .param/l "NUM_CHANNELS" 0 4 18, +C4<00000000000000000000000000010000>;
P_000001f5ea5ed390 .param/l "NUM_REG" 0 4 19, +C4<00000000000000000000000000100001>;
P_000001f5ea5ed3c8 .param/l "WF_OUT" 0 4 24, +C4<00000000000000000000000000010000>;
P_000001f5ea5ed400 .param/l "WI_OUT" 0 4 23, +C4<00000000000000000000000000000010>;
v000001f5ea95d180_0 .net "attack_tau", 4 0, L_000001f5ea9768e0;  1 drivers
v000001f5ea95d400_0 .net "carriers", 511 0, L_000001f5ea9780a0;  1 drivers
v000001f5ea95d4a0_0 .net "decay_tau", 4 0, L_000001f5ea9774c0;  1 drivers
v000001f5ea95d540_0 .net "interrupt", 0 0, L_000001f5ea97e9a0;  1 drivers
v000001f5ea95b6a0_0 .net "mod_amplitude", 7 0, L_000001f5ea9763e0;  1 drivers
v000001f5ea95da40_0 .net "modulators", 511 0, L_000001f5ea977240;  1 drivers
v000001f5ea95b2e0_0 .net "release_tau", 4 0, L_000001f5ea976480;  1 drivers
o000001f5ea89b978 .functor BUFZ 1, C4<z>; HiZ drive
v000001f5ea95b380_0 .net "s_axi_aclk", 0 0, o000001f5ea89b978;  0 drivers
o000001f5ea89b9a8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v000001f5ea95b420_0 .net "s_axi_araddr", 7 0, o000001f5ea89b9a8;  0 drivers
o000001f5ea89b9d8 .functor BUFZ 1, C4<z>; HiZ drive
v000001f5ea95b740_0 .net "s_axi_aresetn", 0 0, o000001f5ea89b9d8;  0 drivers
o000001f5ea89ba08 .functor BUFZ 3, C4<zzz>; HiZ drive
v000001f5ea976200_0 .net "s_axi_arprot", 2 0, o000001f5ea89ba08;  0 drivers
v000001f5ea976e80_0 .net "s_axi_arready", 0 0, L_000001f5ea87a100;  1 drivers
o000001f5ea89ba68 .functor BUFZ 1, C4<z>; HiZ drive
v000001f5ea977e20_0 .net "s_axi_arvalid", 0 0, o000001f5ea89ba68;  0 drivers
o000001f5ea89ba98 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v000001f5ea977060_0 .net "s_axi_awaddr", 7 0, o000001f5ea89ba98;  0 drivers
o000001f5ea89bac8 .functor BUFZ 3, C4<zzz>; HiZ drive
v000001f5ea9777e0_0 .net "s_axi_awprot", 2 0, o000001f5ea89bac8;  0 drivers
v000001f5ea975ee0_0 .net "s_axi_awready", 0 0, L_000001f5ea879b50;  1 drivers
o000001f5ea89bb28 .functor BUFZ 1, C4<z>; HiZ drive
v000001f5ea975d00_0 .net "s_axi_awvalid", 0 0, o000001f5ea89bb28;  0 drivers
o000001f5ea89bb58 .functor BUFZ 1, C4<z>; HiZ drive
v000001f5ea976b60_0 .net "s_axi_bready", 0 0, o000001f5ea89bb58;  0 drivers
v000001f5ea977920_0 .net "s_axi_bresp", 1 0, L_000001f5ea87b050;  1 drivers
v000001f5ea975c60_0 .net "s_axi_bvalid", 0 0, L_000001f5ea87a410;  1 drivers
v000001f5ea975da0_0 .net "s_axi_rdata", 31 0, L_000001f5ea87a9c0;  1 drivers
o000001f5ea89bc18 .functor BUFZ 1, C4<z>; HiZ drive
v000001f5ea977ec0_0 .net "s_axi_rready", 0 0, o000001f5ea89bc18;  0 drivers
v000001f5ea976c00_0 .net "s_axi_rresp", 1 0, L_000001f5ea87ab10;  1 drivers
v000001f5ea978280_0 .net "s_axi_rvalid", 0 0, L_000001f5ea87b590;  1 drivers
o000001f5ea89bca8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001f5ea975e40_0 .net "s_axi_wdata", 31 0, o000001f5ea89bca8;  0 drivers
v000001f5ea9760c0_0 .net "s_axi_wready", 0 0, L_000001f5ea879d80;  1 drivers
o000001f5ea89bd08 .functor BUFZ 4, C4<zzzz>; HiZ drive
v000001f5ea975f80_0 .net "s_axi_wstrb", 3 0, o000001f5ea89bd08;  0 drivers
o000001f5ea89bd38 .functor BUFZ 1, C4<z>; HiZ drive
v000001f5ea9781e0_0 .net "s_axi_wvalid", 0 0, o000001f5ea89bd38;  0 drivers
v000001f5ea976020_0 .net "s_clk", 0 0, L_000001f5ea97dc80;  1 drivers
v000001f5ea976f20_0 .net "serial_data", 0 0, L_000001f5ea9e0040;  1 drivers
o000001f5ea89d0b8 .functor BUFZ 1, C4<z>; HiZ drive
v000001f5ea9771a0_0 .net "sys_rst", 0 0, o000001f5ea89d0b8;  0 drivers
v000001f5ea977f60_0 .net "velocities", 511 0, L_000001f5ea9783c0;  1 drivers
v000001f5ea976fc0_0 .net "volume_reg", 7 0, L_000001f5ea977100;  1 drivers
v000001f5ea9762a0_0 .net "wave_sel", 1 0, L_000001f5ea976160;  1 drivers
v000001f5ea978000_0 .net "word_select", 0 0, L_000001f5ea8794c0;  1 drivers
S_000001f5ea5d02c0 .scope module, "c_s_reg" "axi_lite_cs_reg" 4 78, 5 8 0, S_000001f5ea5de590;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "s_axi_aclk";
    .port_info 1 /INPUT 1 "s_axi_aresetn";
    .port_info 2 /INPUT 8 "s_axi_awaddr";
    .port_info 3 /INPUT 3 "s_axi_awprot";
    .port_info 4 /INPUT 1 "s_axi_awvalid";
    .port_info 5 /OUTPUT 1 "s_axi_awready";
    .port_info 6 /INPUT 32 "s_axi_wdata";
    .port_info 7 /INPUT 4 "s_axi_wstrb";
    .port_info 8 /INPUT 1 "s_axi_wvalid";
    .port_info 9 /OUTPUT 1 "s_axi_wready";
    .port_info 10 /OUTPUT 2 "s_axi_bresp";
    .port_info 11 /OUTPUT 1 "s_axi_bvalid";
    .port_info 12 /INPUT 1 "s_axi_bready";
    .port_info 13 /INPUT 8 "s_axi_araddr";
    .port_info 14 /INPUT 3 "s_axi_arprot";
    .port_info 15 /INPUT 1 "s_axi_arvalid";
    .port_info 16 /OUTPUT 1 "s_axi_arready";
    .port_info 17 /OUTPUT 32 "s_axi_rdata";
    .port_info 18 /OUTPUT 2 "s_axi_rresp";
    .port_info 19 /OUTPUT 1 "s_axi_rvalid";
    .port_info 20 /INPUT 1 "s_axi_rready";
    .port_info 21 /OUTPUT 512 "carrier_out";
    .port_info 22 /OUTPUT 512 "modulator_out";
    .port_info 23 /OUTPUT 512 "velocity_out";
    .port_info 24 /OUTPUT 5 "attack_tau";
    .port_info 25 /OUTPUT 5 "decay_tau";
    .port_info 26 /OUTPUT 5 "release_tau";
    .port_info 27 /OUTPUT 8 "mod_amplitude";
    .port_info 28 /OUTPUT 8 "volume_reg";
    .port_info 29 /OUTPUT 2 "wave_sel";
P_000001f5ea5cdc80 .param/l "C_ADDR_WIDTH" 0 5 11, +C4<00000000000000000000000000001000>;
P_000001f5ea5cdcb8 .param/l "C_DATA_WIDTH" 0 5 9, +C4<00000000000000000000000000100000>;
P_000001f5ea5cdcf0 .param/l "C_DEC_ERR" 1 5 59, C4<11>;
P_000001f5ea5cdd28 .param/l "C_EX_OKAY" 1 5 57, C4<01>;
P_000001f5ea5cdd60 .param/l "C_NUM_REG" 0 5 10, +C4<00000000000000000000000000100001>;
P_000001f5ea5cdd98 .param/l "C_OKAY" 1 5 56, C4<00>;
P_000001f5ea5cddd0 .param/l "C_SLV_ERR" 1 5 58, C4<10>;
L_000001f5ea879b50 .functor BUFZ 1, v000001f5ea7cfef0_0, C4<0>, C4<0>, C4<0>;
L_000001f5ea879d80 .functor BUFZ 1, v000001f5ea7dd760_0, C4<0>, C4<0>, C4<0>;
L_000001f5ea87b050 .functor BUFZ 2, v000001f5ea7de340_0, C4<00>, C4<00>, C4<00>;
L_000001f5ea87a410 .functor BUFZ 1, v000001f5ea7dd080_0, C4<0>, C4<0>, C4<0>;
L_000001f5ea87a100 .functor BUFZ 1, v000001f5ea886b50_0, C4<0>, C4<0>, C4<0>;
L_000001f5ea87a9c0 .functor BUFZ 32, v000001f5ea885610_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001f5ea87ab10 .functor BUFZ 2, v000001f5ea885bb0_0, C4<00>, C4<00>, C4<00>;
L_000001f5ea87b590 .functor BUFZ 1, v000001f5ea885250_0, C4<0>, C4<0>, C4<0>;
v000001f5ea886d30_0 .net *"_ivl_11", 6 0, L_000001f5ea976340;  1 drivers
L_000001f5ea983440 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001f5ea885ed0_0 .net/2u *"_ivl_14", 0 0, L_000001f5ea983440;  1 drivers
v000001f5ea885a70_0 .net *"_ivl_17", 6 0, L_000001f5ea978140;  1 drivers
L_000001f5ea9833f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001f5ea887190_0 .net/2u *"_ivl_8", 0 0, L_000001f5ea9833f8;  1 drivers
v000001f5ea885110_0 .net "attack_tau", 4 0, L_000001f5ea9768e0;  alias, 1 drivers
v000001f5ea8874b0_0 .var "carrier_0", 31 0;
v000001f5ea885430_0 .var "carrier_1", 31 0;
v000001f5ea8866f0_0 .var "carrier_10", 31 0;
v000001f5ea885890_0 .var "carrier_11", 31 0;
v000001f5ea885cf0_0 .var "carrier_12", 31 0;
v000001f5ea886a10_0 .var "carrier_13", 31 0;
v000001f5ea886fb0_0 .var "carrier_14", 31 0;
v000001f5ea886150_0 .var "carrier_15", 31 0;
v000001f5ea885930_0 .var "carrier_2", 31 0;
v000001f5ea886970_0 .var "carrier_3", 31 0;
v000001f5ea8851b0_0 .var "carrier_4", 31 0;
v000001f5ea886790_0 .var "carrier_5", 31 0;
v000001f5ea8861f0_0 .var "carrier_6", 31 0;
v000001f5ea8860b0_0 .var "carrier_7", 31 0;
v000001f5ea886330_0 .var "carrier_8", 31 0;
v000001f5ea886f10_0 .var "carrier_9", 31 0;
v000001f5ea886470_0 .net "carrier_out", 511 0, L_000001f5ea9780a0;  alias, 1 drivers
v000001f5ea885750_0 .var "control_reg", 31 0;
v000001f5ea8856b0_0 .net "decay_tau", 4 0, L_000001f5ea9774c0;  alias, 1 drivers
v000001f5ea8857f0_0 .net "mod_amplitude", 7 0, L_000001f5ea9763e0;  alias, 1 drivers
v000001f5ea886510_0 .var "modulator_0", 31 0;
v000001f5ea8859d0_0 .var "modulator_1", 31 0;
v000001f5ea885b10_0 .var "modulator_10", 31 0;
v000001f5ea887050_0 .var "modulator_11", 31 0;
v000001f5ea886830_0 .var "modulator_12", 31 0;
v000001f5ea886dd0_0 .var "modulator_13", 31 0;
v000001f5ea8870f0_0 .var "modulator_14", 31 0;
v000001f5ea885070_0 .var "modulator_15", 31 0;
v000001f5ea887230_0 .var "modulator_2", 31 0;
v000001f5ea887370_0 .var "modulator_3", 31 0;
v000001f5ea8868d0_0 .var "modulator_4", 31 0;
v000001f5ea886bf0_0 .var "modulator_5", 31 0;
v000001f5ea887550_0 .var "modulator_6", 31 0;
v000001f5ea885570_0 .var "modulator_7", 31 0;
v000001f5ea886ab0_0 .var "modulator_8", 31 0;
v000001f5ea887690_0 .var "modulator_9", 31 0;
v000001f5ea8877d0_0 .net "modulator_out", 511 0, L_000001f5ea977240;  alias, 1 drivers
v000001f5ea886b50_0 .var "rd_addr_rdy", 0 0;
v000001f5ea885250_0 .var "rd_data_vld", 0 0;
v000001f5ea885390_0 .var "rd_en", 0 0;
v000001f5ea8854d0_0 .var "read_address", 7 0;
v000001f5ea885610_0 .var "read_data", 31 0;
v000001f5ea885bb0_0 .var "read_resp", 1 0;
v000001f5ea885e30_0 .net "release_tau", 4 0, L_000001f5ea976480;  alias, 1 drivers
v000001f5ea885f70_0 .net "s_axi_aclk", 0 0, o000001f5ea89b978;  alias, 0 drivers
v000001f5ea8886d0_0 .net "s_axi_araddr", 7 0, o000001f5ea89b9a8;  alias, 0 drivers
v000001f5ea887d70_0 .net "s_axi_aresetn", 0 0, o000001f5ea89b9d8;  alias, 0 drivers
v000001f5ea888090_0 .net "s_axi_arprot", 2 0, o000001f5ea89ba08;  alias, 0 drivers
v000001f5ea888a90_0 .net "s_axi_arready", 0 0, L_000001f5ea87a100;  alias, 1 drivers
v000001f5ea888770_0 .net "s_axi_arvalid", 0 0, o000001f5ea89ba68;  alias, 0 drivers
v000001f5ea888450_0 .net "s_axi_awaddr", 7 0, o000001f5ea89ba98;  alias, 0 drivers
v000001f5ea887cd0_0 .net "s_axi_awprot", 2 0, o000001f5ea89bac8;  alias, 0 drivers
v000001f5ea888810_0 .net "s_axi_awready", 0 0, L_000001f5ea879b50;  alias, 1 drivers
v000001f5ea887a50_0 .net "s_axi_awvalid", 0 0, o000001f5ea89bb28;  alias, 0 drivers
v000001f5ea8888b0_0 .net "s_axi_bready", 0 0, o000001f5ea89bb58;  alias, 0 drivers
v000001f5ea888db0_0 .net "s_axi_bresp", 1 0, L_000001f5ea87b050;  alias, 1 drivers
v000001f5ea887910_0 .net "s_axi_bvalid", 0 0, L_000001f5ea87a410;  alias, 1 drivers
v000001f5ea888950_0 .net "s_axi_rdata", 31 0, L_000001f5ea87a9c0;  alias, 1 drivers
v000001f5ea888e50_0 .net "s_axi_rready", 0 0, o000001f5ea89bc18;  alias, 0 drivers
v000001f5ea8883b0_0 .net "s_axi_rresp", 1 0, L_000001f5ea87ab10;  alias, 1 drivers
v000001f5ea888ef0_0 .net "s_axi_rvalid", 0 0, L_000001f5ea87b590;  alias, 1 drivers
v000001f5ea888130_0 .net "s_axi_wdata", 31 0, o000001f5ea89bca8;  alias, 0 drivers
v000001f5ea8889f0_0 .net "s_axi_wready", 0 0, L_000001f5ea879d80;  alias, 1 drivers
v000001f5ea888c70_0 .net "s_axi_wstrb", 3 0, o000001f5ea89bd08;  alias, 0 drivers
v000001f5ea8881d0_0 .net "s_axi_wvalid", 0 0, o000001f5ea89bd38;  alias, 0 drivers
v000001f5ea887ff0_0 .var "velocity_0", 31 0;
v000001f5ea888270_0 .var "velocity_1", 31 0;
v000001f5ea887870_0 .var "velocity_10", 31 0;
v000001f5ea887f50_0 .var "velocity_11", 31 0;
v000001f5ea8879b0_0 .var "velocity_12", 31 0;
v000001f5ea887af0_0 .var "velocity_13", 31 0;
v000001f5ea887e10_0 .var "velocity_14", 31 0;
v000001f5ea888310_0 .var "velocity_15", 31 0;
v000001f5ea888b30_0 .var "velocity_2", 31 0;
v000001f5ea8884f0_0 .var "velocity_3", 31 0;
v000001f5ea888bd0_0 .var "velocity_4", 31 0;
v000001f5ea888d10_0 .var "velocity_5", 31 0;
v000001f5ea887b90_0 .var "velocity_6", 31 0;
v000001f5ea887c30_0 .var "velocity_7", 31 0;
v000001f5ea887eb0_0 .var "velocity_8", 31 0;
v000001f5ea888590_0 .var "velocity_9", 31 0;
v000001f5ea888630_0 .net "velocity_out", 511 0, L_000001f5ea9783c0;  alias, 1 drivers
v000001f5ea7ce690_0 .net "volume_reg", 7 0, L_000001f5ea977100;  alias, 1 drivers
v000001f5ea7cfbd0_0 .net "wave_sel", 1 0, L_000001f5ea976160;  alias, 1 drivers
v000001f5ea7cfe50_0 .var "wr_addr_good", 0 0;
v000001f5ea7cfef0_0 .var "wr_addr_rdy", 0 0;
v000001f5ea7ceaf0_0 .var "wr_data_good", 0 0;
v000001f5ea7dd760_0 .var "wr_data_rdy", 0 0;
v000001f5ea7de7a0_0 .var "write_address", 7 0;
v000001f5ea7dce00_0 .var "write_data", 31 0;
v000001f5ea7de340_0 .var "write_resp", 1 0;
v000001f5ea7dd080_0 .var "write_valid", 0 0;
E_000001f5ea811340 .event posedge, v000001f5ea885f70_0;
LS_000001f5ea9780a0_0_0 .concat [ 32 32 32 32], v000001f5ea8874b0_0, v000001f5ea885430_0, v000001f5ea885930_0, v000001f5ea886970_0;
LS_000001f5ea9780a0_0_4 .concat [ 32 32 32 32], v000001f5ea8851b0_0, v000001f5ea886790_0, v000001f5ea8861f0_0, v000001f5ea8860b0_0;
LS_000001f5ea9780a0_0_8 .concat [ 32 32 32 32], v000001f5ea886330_0, v000001f5ea886f10_0, v000001f5ea8866f0_0, v000001f5ea885890_0;
LS_000001f5ea9780a0_0_12 .concat [ 32 32 32 32], v000001f5ea885cf0_0, v000001f5ea886a10_0, v000001f5ea886fb0_0, v000001f5ea886150_0;
L_000001f5ea9780a0 .concat [ 128 128 128 128], LS_000001f5ea9780a0_0_0, LS_000001f5ea9780a0_0_4, LS_000001f5ea9780a0_0_8, LS_000001f5ea9780a0_0_12;
LS_000001f5ea977240_0_0 .concat [ 32 32 32 32], v000001f5ea886510_0, v000001f5ea8859d0_0, v000001f5ea887230_0, v000001f5ea887370_0;
LS_000001f5ea977240_0_4 .concat [ 32 32 32 32], v000001f5ea8868d0_0, v000001f5ea886bf0_0, v000001f5ea887550_0, v000001f5ea885570_0;
LS_000001f5ea977240_0_8 .concat [ 32 32 32 32], v000001f5ea886ab0_0, v000001f5ea887690_0, v000001f5ea885b10_0, v000001f5ea887050_0;
LS_000001f5ea977240_0_12 .concat [ 32 32 32 32], v000001f5ea886830_0, v000001f5ea886dd0_0, v000001f5ea8870f0_0, v000001f5ea885070_0;
L_000001f5ea977240 .concat [ 128 128 128 128], LS_000001f5ea977240_0_0, LS_000001f5ea977240_0_4, LS_000001f5ea977240_0_8, LS_000001f5ea977240_0_12;
LS_000001f5ea9783c0_0_0 .concat [ 32 32 32 32], v000001f5ea887ff0_0, v000001f5ea888270_0, v000001f5ea888b30_0, v000001f5ea8884f0_0;
LS_000001f5ea9783c0_0_4 .concat [ 32 32 32 32], v000001f5ea888bd0_0, v000001f5ea888d10_0, v000001f5ea887b90_0, v000001f5ea887c30_0;
LS_000001f5ea9783c0_0_8 .concat [ 32 32 32 32], v000001f5ea887eb0_0, v000001f5ea888590_0, v000001f5ea887870_0, v000001f5ea887f50_0;
LS_000001f5ea9783c0_0_12 .concat [ 32 32 32 32], v000001f5ea8879b0_0, v000001f5ea887af0_0, v000001f5ea887e10_0, v000001f5ea888310_0;
L_000001f5ea9783c0 .concat [ 128 128 128 128], LS_000001f5ea9783c0_0_0, LS_000001f5ea9783c0_0_4, LS_000001f5ea9783c0_0_8, LS_000001f5ea9783c0_0_12;
L_000001f5ea976160 .part v000001f5ea885750_0, 30, 2;
L_000001f5ea976340 .part v000001f5ea885750_0, 22, 7;
L_000001f5ea9763e0 .concat [ 7 1 0 0], L_000001f5ea976340, L_000001f5ea9833f8;
L_000001f5ea978140 .part v000001f5ea885750_0, 15, 7;
L_000001f5ea977100 .concat [ 7 1 0 0], L_000001f5ea978140, L_000001f5ea983440;
L_000001f5ea9768e0 .part v000001f5ea885750_0, 10, 5;
L_000001f5ea9774c0 .part v000001f5ea885750_0, 5, 5;
L_000001f5ea976480 .part v000001f5ea885750_0, 0, 5;
S_000001f5ea5adaf0 .scope module, "synth" "fm_synth_top" 4 121, 6 15 0, S_000001f5ea5de590;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 2 "wave_sel";
    .port_info 3 /INPUT 512 "carrier_in";
    .port_info 4 /INPUT 512 "modulator_in";
    .port_info 5 /INPUT 512 "velocity_in";
    .port_info 6 /INPUT 5 "attack_tau";
    .port_info 7 /INPUT 5 "decay_tau";
    .port_info 8 /INPUT 5 "release_tau";
    .port_info 9 /INPUT 8 "mod_amplitude";
    .port_info 10 /INPUT 8 "volume_reg";
    .port_info 11 /OUTPUT 1 "word_select";
    .port_info 12 /OUTPUT 1 "serial_data";
    .port_info 13 /OUTPUT 1 "interrupt_out";
    .port_info 14 /OUTPUT 1 "s_clk";
P_000001f5ea5adc80 .param/str "COS_LUT_VALUES" 0 6 16, "lut.mem";
P_000001f5ea5adcb8 .param/l "DEPTH" 1 6 42, +C4<0000000000000000000000000000000000000000000000001000000000000000>;
P_000001f5ea5adcf0 .param/l "LATENCY" 0 6 18, +C4<00000000000000000000000000000011>;
P_000001f5ea5add28 .param/l "NUM_BITS" 0 6 20, +C4<00000000000000000000000000100000>;
P_000001f5ea5add60 .param/l "NUM_BITS_DAC" 0 6 23, +C4<00000000000000000000000000011000>;
P_000001f5ea5add98 .param/l "NUM_BRAM" 0 6 19, +C4<00000000000000000000000000100000>;
P_000001f5ea5addd0 .param/l "NUM_CHANNELS" 0 6 17, +C4<00000000000000000000000000010000>;
P_000001f5ea5ade08 .param/l "WF_OUT" 0 6 22, +C4<00000000000000000000000000010000>;
P_000001f5ea5ade40 .param/l "WIDTH" 1 6 43, +C4<00000000000000000000000000010010>;
P_000001f5ea5ade78 .param/l "WI_OUT" 0 6 21, +C4<00000000000000000000000000000010>;
L_000001f5ea984838 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f5ea95c640_0 .net/2s *"_ivl_0", 31 0, L_000001f5ea984838;  1 drivers
v000001f5ea95b920_0 .net "attack_tau", 4 0, L_000001f5ea9768e0;  alias, 1 drivers
v000001f5ea95c8c0_0 .net "available", 15 0, L_000001f5ea9e1ee0;  1 drivers
v000001f5ea95cbe0_0 .net "car_acc_en", 15 0, L_000001f5ea97dfa0;  1 drivers
v000001f5ea95c0a0_0 .net "car_out", 17 0, v000001f5ea8eb740_0;  1 drivers
v000001f5ea95b560_0 .net "car_reg_en", 15 0, L_000001f5ea97fb20;  1 drivers
v000001f5ea95d9a0_0 .net "carrier_in", 511 0, L_000001f5ea9780a0;  alias, 1 drivers
v000001f5ea95cd20_0 .net "carrier_word", 31 0, v000001f5ea902f70_0;  1 drivers
v000001f5ea95b9c0_0 .net "clk", 0 0, o000001f5ea89b978;  alias, 0 drivers
v000001f5ea95bec0_0 .net "curr_note", 15 0, L_000001f5ea97e720;  1 drivers
v000001f5ea95c460_0 .net "decay_tau", 4 0, L_000001f5ea9774c0;  alias, 1 drivers
v000001f5ea95cdc0_0 .net "final_word", 23 0, v000001f5ea95cb40_0;  1 drivers
v000001f5ea95b7e0_0 .net "final_word_vol", 23 0, v000001f5ea95c820_0;  1 drivers
v000001f5ea95c140_0 .net "interrupt_out", 0 0, L_000001f5ea97e9a0;  alias, 1 drivers
v000001f5ea95bc40_0 .net "mod_acc_clr", 15 0, L_000001f5ea97e900;  1 drivers
v000001f5ea95d720_0 .net "mod_acc_en", 15 0, L_000001f5ea97dbe0;  1 drivers
v000001f5ea95cc80_0 .net "mod_amplitude", 7 0, L_000001f5ea9763e0;  alias, 1 drivers
v000001f5ea95ba60_0 .net "mod_reg_en", 15 0, L_000001f5ea97eea0;  1 drivers
v000001f5ea95c1e0_0 .net "mod_sig", 17 0, v000001f5ea905810_0;  1 drivers
v000001f5ea95c500_0 .net "mod_word", 31 0, v000001f5ea9012b0_0;  1 drivers
v000001f5ea95be20_0 .net "modulated_tuning_word", 31 0, L_000001f5ea97e220;  1 drivers
v000001f5ea95d220_0 .net "modulator_in", 511 0, L_000001f5ea977240;  alias, 1 drivers
v000001f5ea95d7c0_0 .net "note_en", 15 0, L_000001f5ea97daa0;  1 drivers
v000001f5ea95c5a0_0 .net "ready", 0 0, L_000001f5ea87bd00;  1 drivers
v000001f5ea95d860_0 .net "release_tau", 4 0, L_000001f5ea976480;  alias, 1 drivers
v000001f5ea95ce60_0 .net "rst", 0 0, o000001f5ea89d0b8;  alias, 0 drivers
v000001f5ea95d360_0 .net "s_clk", 0 0, L_000001f5ea97dc80;  alias, 1 drivers
v000001f5ea95cf00_0 .net "s_clk_neg", 0 0, v000001f5ea901530_0;  1 drivers
v000001f5ea95bb00_0 .net "s_clk_pos", 0 0, v000001f5ea901a30_0;  1 drivers
v000001f5ea95c280_0 .net "serial_data", 0 0, L_000001f5ea9e0040;  alias, 1 drivers
v000001f5ea95d040_0 .net "velocity_in", 511 0, L_000001f5ea9783c0;  alias, 1 drivers
v000001f5ea95d900_0 .net "volume_reg", 7 0, L_000001f5ea977100;  alias, 1 drivers
v000001f5ea95d0e0_0 .net "wave_sel", 1 0, L_000001f5ea976160;  alias, 1 drivers
v000001f5ea95d2c0_0 .net "word_select", 0 0, L_000001f5ea8794c0;  alias, 1 drivers
L_000001f5ea981d80 .part L_000001f5ea984838, 0, 16;
S_000001f5ea5bd840 .scope module, "apply_modulation" "phase_modulate" 6 113, 7 13 0, S_000001f5ea5adaf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "mod_scalar";
    .port_info 1 /INPUT 32 "tuning_word";
    .port_info 2 /INPUT 18 "mod_signal";
    .port_info 3 /OUTPUT 32 "modulated_tuning_word";
P_000001f5ea5bddc0 .param/l "NUM_BITS" 0 7 14, +C4<00000000000000000000000000100000>;
P_000001f5ea5bddf8 .param/l "WF" 0 7 16, +C4<00000000000000000000000000010000>;
P_000001f5ea5bde30 .param/l "WI" 0 7 15, +C4<00000000000000000000000000000010>;
v000001f5ea8ed5e0_0 .net "mod_scalar", 7 0, L_000001f5ea9763e0;  alias, 1 drivers
v000001f5ea8ed220_0 .net "mod_scaled_0", 31 0, v000001f5ea756ea0_0;  1 drivers
v000001f5ea8ebba0_0 .net "mod_scaled_1", 31 0, v000001f5ea748810_0;  1 drivers
v000001f5ea8ed2c0_0 .net "mod_signal", 17 0, v000001f5ea905810_0;  alias, 1 drivers
v000001f5ea8ec500_0 .net "modulated_tuning_word", 31 0, L_000001f5ea97e220;  alias, 1 drivers
v000001f5ea8ec0a0_0 .net "tuning_word", 31 0, v000001f5ea902f70_0;  alias, 1 drivers
L_000001f5ea97e220 .arith/sum 32, v000001f5ea748810_0, v000001f5ea902f70_0;
S_000001f5ea5bd9d0 .scope module, "normalize" "fixed_point_mult" 7 37, 8 3 0, S_000001f5ea5bd840;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in_1";
    .port_info 1 /INPUT 18 "in_2";
    .port_info 2 /OUTPUT 32 "data_out";
    .port_info 3 /OUTPUT 1 "ovf";
P_000001f5ea5bdb60 .param/l "WF_1" 0 8 6, +C4<00000000000000000000000000000000>;
P_000001f5ea5bdb98 .param/l "WF_2" 0 8 8, +C4<00000000000000000000000000010000>;
P_000001f5ea5bdbd0 .param/l "WF_O" 0 8 10, +C4<00000000000000000000000000000000>;
P_000001f5ea5bdc08 .param/l "WI_1" 0 8 5, +C4<00000000000000000000000000100000>;
P_000001f5ea5bdc40 .param/l "WI_2" 0 8 7, +C4<00000000000000000000000000000010>;
P_000001f5ea5bdc78 .param/l "WI_O" 0 8 9, +C4<00000000000000000000000000100000>;
v000001f5ea756900_0 .net/s *"_ivl_0", 49 0, L_000001f5ea97d820;  1 drivers
v000001f5ea756c20_0 .net/s *"_ivl_2", 49 0, L_000001f5ea97ddc0;  1 drivers
v000001f5ea756ea0_0 .var/s "data_out", 31 0;
v000001f5ea723630_0 .net/s "in_1", 31 0, v000001f5ea902f70_0;  alias, 1 drivers
v000001f5ea724490_0 .net/s "in_2", 17 0, v000001f5ea905810_0;  alias, 1 drivers
v000001f5ea724710_0 .var "ovf", 0 0;
v000001f5ea73aa60_0 .net/s "product", 49 0, L_000001f5ea97f440;  1 drivers
E_000001f5ea811180 .event anyedge, v000001f5ea73aa60_0;
L_000001f5ea97d820 .extend/s 50, v000001f5ea902f70_0;
L_000001f5ea97ddc0 .extend/s 50, v000001f5ea905810_0;
L_000001f5ea97f440 .arith/mult 50, L_000001f5ea97d820, L_000001f5ea97ddc0;
S_000001f5ea531f30 .scope module, "scale" "fixed_point_mult" 7 52, 8 3 0, S_000001f5ea5bd840;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in_1";
    .port_info 1 /INPUT 8 "in_2";
    .port_info 2 /OUTPUT 32 "data_out";
    .port_info 3 /OUTPUT 1 "ovf";
P_000001f5ea5320c0 .param/l "WF_1" 0 8 6, +C4<00000000000000000000000000000000>;
P_000001f5ea5320f8 .param/l "WF_2" 0 8 8, +C4<00000000000000000000000000000100>;
P_000001f5ea532130 .param/l "WF_O" 0 8 10, +C4<00000000000000000000000000000000>;
P_000001f5ea532168 .param/l "WI_1" 0 8 5, +C4<00000000000000000000000000100000>;
P_000001f5ea5321a0 .param/l "WI_2" 0 8 7, +C4<00000000000000000000000000000100>;
P_000001f5ea5321d8 .param/l "WI_O" 0 8 9, +C4<00000000000000000000000000100000>;
v000001f5ea73aec0_0 .net/s *"_ivl_0", 39 0, L_000001f5ea97de60;  1 drivers
v000001f5ea751940_0 .net/s *"_ivl_2", 39 0, L_000001f5ea97f260;  1 drivers
v000001f5ea748810_0 .var/s "data_out", 31 0;
v000001f5ea754cb0_0 .net/s "in_1", 31 0, v000001f5ea756ea0_0;  alias, 1 drivers
v000001f5ea722f80_0 .net/s "in_2", 7 0, L_000001f5ea9763e0;  alias, 1 drivers
v000001f5ea8ec3c0_0 .var "ovf", 0 0;
v000001f5ea8ecaa0_0 .net/s "product", 39 0, L_000001f5ea97ef40;  1 drivers
E_000001f5ea811240 .event anyedge, v000001f5ea8ecaa0_0;
L_000001f5ea97de60 .extend/s 40, v000001f5ea756ea0_0;
L_000001f5ea97f260 .extend/s 40, L_000001f5ea9763e0;
L_000001f5ea97ef40 .arith/mult 40, L_000001f5ea97de60, L_000001f5ea97f260;
S_000001f5ea532220 .scope module, "carrier_signal" "note_gen" 6 126, 9 4 0, S_000001f5ea5adaf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 2 "wave_sel";
    .port_info 3 /INPUT 16 "acc_en";
    .port_info 4 /INPUT 16 "acc_clr";
    .port_info 5 /INPUT 16 "curr_note";
    .port_info 6 /INPUT 32 "tuning_word";
    .port_info 7 /OUTPUT 18 "wave_out";
P_000001f5ea6154b0 .param/str "COS_LUT_VALUES" 0 9 5, "lut.mem";
P_000001f5ea6154e8 .param/l "DEPTH" 0 9 7, +C4<0000000000000000000000000000000000000000000000001000000000000000>;
P_000001f5ea615520 .param/l "HI" 1 9 22, C4<010000000000000000>;
P_000001f5ea615558 .param/l "LO" 1 9 23, C4<110000000000000000>;
P_000001f5ea615590 .param/l "MAX" 1 9 21, C4<111111111111111111>;
P_000001f5ea6155c8 .param/l "NUM_BITS" 0 9 8, +C4<00000000000000000000000000100000>;
P_000001f5ea615600 .param/l "NUM_CHANNELS" 0 9 9, +C4<00000000000000000000000000010000>;
P_000001f5ea615638 .param/l "WIDTH" 0 9 6, +C4<00000000000000000000000000010010>;
L_000001f5ea87b1a0 .functor OR 1, L_000001f5ea97f4e0, L_000001f5ea97f580, C4<0>, C4<0>;
v000001f5ea8ec640_0 .net *"_ivl_10", 0 0, L_000001f5ea97f580;  1 drivers
v000001f5ea8eb4c0_0 .net *"_ivl_13", 0 0, L_000001f5ea87b1a0;  1 drivers
L_000001f5ea9847f0 .functor BUFT 1, C4<111111111111111111>, C4<0>, C4<0>, C4<0>;
v000001f5ea8ec140_0 .net/2u *"_ivl_18", 17 0, L_000001f5ea9847f0;  1 drivers
L_000001f5ea984760 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v000001f5ea8ed180_0 .net/2u *"_ivl_4", 1 0, L_000001f5ea984760;  1 drivers
v000001f5ea8ebe20_0 .net *"_ivl_6", 0 0, L_000001f5ea97f4e0;  1 drivers
L_000001f5ea9847a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001f5ea8ec820_0 .net/2u *"_ivl_8", 1 0, L_000001f5ea9847a8;  1 drivers
v000001f5ea8eb100_0 .net "acc_clr", 15 0, L_000001f5ea981d80;  1 drivers
v000001f5ea8ecf00_0 .net "acc_en", 15 0, L_000001f5ea97dfa0;  alias, 1 drivers
v000001f5ea8eb7e0_0 .net "addr", 16 0, L_000001f5ea97f300;  1 drivers
v000001f5ea8ec1e0_0 .net "addr_mapped", 14 0, v000001f5ea8ed400_0;  1 drivers
v000001f5ea8eb920_0 .net "clk", 0 0, o000001f5ea89b978;  alias, 0 drivers
v000001f5ea8eb1a0_0 .net "curr_note", 15 0, L_000001f5ea97e720;  alias, 1 drivers
v000001f5ea8ebd80_0 .net "lut_out", 17 0, v000001f5ea8ed360_0;  1 drivers
v000001f5ea8eb600_0 .net "phi_out", 31 0, v000001f5ea8eb880_0;  1 drivers
v000001f5ea8eb240_0 .net "quad", 1 0, L_000001f5ea97f3a0;  1 drivers
v000001f5ea8ec280_0 .net "rst", 0 0, o000001f5ea89d0b8;  alias, 0 drivers
v000001f5ea8eb2e0_0 .net "sin_out", 17 0, v000001f5ea8eb560_0;  1 drivers
v000001f5ea8ec320_0 .net "tri_down", 17 0, L_000001f5ea9817e0;  1 drivers
v000001f5ea8ecfa0_0 .net "tri_out", 17 0, L_000001f5ea97fd00;  1 drivers
v000001f5ea8ec460_0 .net "tri_up", 17 0, L_000001f5ea982280;  1 drivers
v000001f5ea8eb9c0_0 .net "tuning_word", 31 0, L_000001f5ea97e220;  alias, 1 drivers
v000001f5ea8eb740_0 .var "wave_out", 17 0;
v000001f5ea8eba60_0 .net "wave_sel", 1 0, L_000001f5ea976160;  alias, 1 drivers
E_000001f5ea8105c0 .event anyedge, v000001f5ea7cfbd0_0, v000001f5ea8eb560_0, v000001f5ea8eb880_0, v000001f5ea8ecfa0_0;
L_000001f5ea97f300 .part v000001f5ea8eb880_0, 15, 17;
L_000001f5ea97f3a0 .part v000001f5ea8eb880_0, 30, 2;
L_000001f5ea97f4e0 .cmp/eq 2, L_000001f5ea97f3a0, L_000001f5ea984760;
L_000001f5ea97f580 .cmp/eq 2, L_000001f5ea97f3a0, L_000001f5ea9847a8;
L_000001f5ea97fd00 .functor MUXZ 18, L_000001f5ea9817e0, L_000001f5ea982280, L_000001f5ea87b1a0, C4<>;
L_000001f5ea982280 .part v000001f5ea8eb880_0, 13, 18;
L_000001f5ea9817e0 .arith/sub 18, L_000001f5ea9847f0, L_000001f5ea982280;
S_000001f5ea615680 .scope module, "accumulator" "phase_acc" 9 55, 10 15 0, S_000001f5ea532220;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "acc_en";
    .port_info 3 /INPUT 16 "acc_clr";
    .port_info 4 /INPUT 16 "curr_note";
    .port_info 5 /INPUT 32 "phi_in";
    .port_info 6 /OUTPUT 32 "phi_out";
P_000001f5ea66f5b0 .param/l "NUM_BITS" 0 10 16, +C4<00000000000000000000000000100000>;
P_000001f5ea66f5e8 .param/l "NUM_CHANNELS" 0 10 17, +C4<00000000000000000000000000010000>;
v000001f5ea8ebf60 .array "acc", 15 0, 31 0;
v000001f5ea8ed540_0 .net "acc_clr", 15 0, L_000001f5ea981d80;  alias, 1 drivers
v000001f5ea8ecb40_0 .net "acc_en", 15 0, L_000001f5ea97dfa0;  alias, 1 drivers
v000001f5ea8eca00_0 .net "clk", 0 0, o000001f5ea89b978;  alias, 0 drivers
v000001f5ea8ed680_0 .net "curr_note", 15 0, L_000001f5ea97e720;  alias, 1 drivers
v000001f5ea8eb420_0 .var/i "i", 31 0;
v000001f5ea8ed0e0_0 .net "phi_in", 31 0, L_000001f5ea97e220;  alias, 1 drivers
v000001f5ea8eb880_0 .var "phi_out", 31 0;
v000001f5ea8ecd20_0 .net "rst", 0 0, o000001f5ea89d0b8;  alias, 0 drivers
v000001f5ea8ebf60_0 .array/port v000001f5ea8ebf60, 0;
v000001f5ea8ebf60_1 .array/port v000001f5ea8ebf60, 1;
v000001f5ea8ebf60_2 .array/port v000001f5ea8ebf60, 2;
E_000001f5ea810b80/0 .event anyedge, v000001f5ea8ed680_0, v000001f5ea8ebf60_0, v000001f5ea8ebf60_1, v000001f5ea8ebf60_2;
v000001f5ea8ebf60_3 .array/port v000001f5ea8ebf60, 3;
v000001f5ea8ebf60_4 .array/port v000001f5ea8ebf60, 4;
v000001f5ea8ebf60_5 .array/port v000001f5ea8ebf60, 5;
v000001f5ea8ebf60_6 .array/port v000001f5ea8ebf60, 6;
E_000001f5ea810b80/1 .event anyedge, v000001f5ea8ebf60_3, v000001f5ea8ebf60_4, v000001f5ea8ebf60_5, v000001f5ea8ebf60_6;
v000001f5ea8ebf60_7 .array/port v000001f5ea8ebf60, 7;
v000001f5ea8ebf60_8 .array/port v000001f5ea8ebf60, 8;
v000001f5ea8ebf60_9 .array/port v000001f5ea8ebf60, 9;
v000001f5ea8ebf60_10 .array/port v000001f5ea8ebf60, 10;
E_000001f5ea810b80/2 .event anyedge, v000001f5ea8ebf60_7, v000001f5ea8ebf60_8, v000001f5ea8ebf60_9, v000001f5ea8ebf60_10;
v000001f5ea8ebf60_11 .array/port v000001f5ea8ebf60, 11;
v000001f5ea8ebf60_12 .array/port v000001f5ea8ebf60, 12;
v000001f5ea8ebf60_13 .array/port v000001f5ea8ebf60, 13;
v000001f5ea8ebf60_14 .array/port v000001f5ea8ebf60, 14;
E_000001f5ea810b80/3 .event anyedge, v000001f5ea8ebf60_11, v000001f5ea8ebf60_12, v000001f5ea8ebf60_13, v000001f5ea8ebf60_14;
v000001f5ea8ebf60_15 .array/port v000001f5ea8ebf60, 15;
E_000001f5ea810b80/4 .event anyedge, v000001f5ea8ebf60_15;
E_000001f5ea810b80 .event/or E_000001f5ea810b80/0, E_000001f5ea810b80/1, E_000001f5ea810b80/2, E_000001f5ea810b80/3, E_000001f5ea810b80/4;
S_000001f5ea58e2e0 .scope module, "lut" "cos_lut" 9 81, 11 16 0, S_000001f5ea532220;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 15 "addr";
    .port_info 2 /OUTPUT 18 "data_out";
P_000001f5ea5ed440 .param/l "ADDR_WIDTH" 0 11 20, +C4<00000000000000000000000000001111>;
P_000001f5ea5ed478 .param/l "DEPTH" 0 11 19, +C4<0000000000000000000000000000000000000000000000001000000000000000>;
P_000001f5ea5ed4b0 .param/str "INIT_VAL" 0 11 17, "lut.mem";
P_000001f5ea5ed4e8 .param/l "WIDTH" 0 11 18, +C4<00000000000000000000000000010010>;
v000001f5ea8ed720_0 .net "addr", 14 0, v000001f5ea8ed400_0;  alias, 1 drivers
v000001f5ea8ed7c0_0 .net "clk", 0 0, o000001f5ea89b978;  alias, 0 drivers
v000001f5ea8ed360_0 .var "data_out", 17 0;
v000001f5ea8ed4a0 .array "lut", 32767 0, 17 0;
S_000001f5ea58e470 .scope module, "quad_logic" "quadrant" 9 69, 12 15 0, S_000001f5ea532220;
 .timescale -9 -12;
    .port_info 0 /INPUT 17 "addr_in";
    .port_info 1 /INPUT 18 "data_in";
    .port_info 2 /OUTPUT 15 "addr_out";
    .port_info 3 /OUTPUT 18 "data_out";
P_000001f5ea5be290 .param/l "ADDR_BITS" 0 12 17, +C4<00000000000000000000000000001111>;
P_000001f5ea5be2c8 .param/l "DATA_BITS" 0 12 18, +C4<00000000000000000000000000010010>;
P_000001f5ea5be300 .param/l "DEPTH" 0 12 19, +C4<0000000000000000000000000000000000000000000000001000000000000000>;
v000001f5ea8eb380_0 .net "addr_in", 16 0, L_000001f5ea97f300;  alias, 1 drivers
v000001f5ea8ed400_0 .var "addr_out", 14 0;
v000001f5ea8ed860_0 .net "data_in", 17 0, v000001f5ea8ed360_0;  alias, 1 drivers
v000001f5ea8eb560_0 .var "data_out", 17 0;
v000001f5ea8ec6e0_0 .net "quad", 1 0, L_000001f5ea980660;  1 drivers
E_000001f5ea811c00 .event anyedge, v000001f5ea8ec6e0_0, v000001f5ea8ed360_0;
E_000001f5ea812380 .event anyedge, v000001f5ea8ec6e0_0, v000001f5ea8eb380_0;
L_000001f5ea980660 .part L_000001f5ea97f300, 15, 2;
S_000001f5ea8efbf0 .scope module, "controller" "control_unit" 6 69, 13 17 0, S_000001f5ea5adaf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 512 "carrier_in";
    .port_info 4 /INPUT 512 "modulator_in";
    .port_info 5 /INPUT 16 "available";
    .port_info 6 /OUTPUT 16 "note_en";
    .port_info 7 /OUTPUT 16 "car_reg_en";
    .port_info 8 /OUTPUT 16 "car_acc_en";
    .port_info 9 /OUTPUT 16 "mod_reg_en";
    .port_info 10 /OUTPUT 16 "mod_acc_en";
    .port_info 11 /OUTPUT 16 "mod_acc_clr";
    .port_info 12 /OUTPUT 16 "curr_note";
    .port_info 13 /OUTPUT 32 "carrier_word";
    .port_info 14 /OUTPUT 32 "mod_word";
    .port_info 15 /OUTPUT 1 "interrupt_out";
    .port_info 16 /OUTPUT 1 "s_clk";
    .port_info 17 /OUTPUT 1 "s_clk_pos";
    .port_info 18 /OUTPUT 1 "s_clk_neg";
P_000001f5ea5be340 .param/l "LATENCY" 0 13 20, +C4<00000000000000000000000000000011>;
P_000001f5ea5be378 .param/l "NUM_BITS" 0 13 18, +C4<00000000000000000000000000100000>;
P_000001f5ea5be3b0 .param/l "NUM_CHANNELS" 0 13 19, +C4<00000000000000000000000000010000>;
v000001f5ea902bb0_0 .net "available", 15 0, L_000001f5ea9e1ee0;  alias, 1 drivers
v000001f5ea901170_0 .net "car_acc_en", 15 0, L_000001f5ea97dfa0;  alias, 1 drivers
v000001f5ea901850_0 .net "car_reg_en", 15 0, L_000001f5ea97fb20;  alias, 1 drivers
v000001f5ea901f30_0 .net "carrier_in", 511 0, L_000001f5ea9780a0;  alias, 1 drivers
v000001f5ea902f70_0 .var "carrier_word", 31 0;
v000001f5ea9018f0 .array "carriers", 15 0;
v000001f5ea9018f0_0 .net v000001f5ea9018f0 0, 31 0, L_000001f5ea976660; 1 drivers
v000001f5ea9018f0_1 .net v000001f5ea9018f0 1, 31 0, L_000001f5ea977ba0; 1 drivers
v000001f5ea9018f0_2 .net v000001f5ea9018f0 2, 31 0, L_000001f5ea978960; 1 drivers
v000001f5ea9018f0_3 .net v000001f5ea9018f0 3, 31 0, L_000001f5ea97a800; 1 drivers
v000001f5ea9018f0_4 .net v000001f5ea9018f0 4, 31 0, L_000001f5ea978d20; 1 drivers
v000001f5ea9018f0_5 .net v000001f5ea9018f0 5, 31 0, L_000001f5ea97a1c0; 1 drivers
v000001f5ea9018f0_6 .net v000001f5ea9018f0 6, 31 0, L_000001f5ea979220; 1 drivers
v000001f5ea9018f0_7 .net v000001f5ea9018f0 7, 31 0, L_000001f5ea979360; 1 drivers
v000001f5ea9018f0_8 .net v000001f5ea9018f0 8, 31 0, L_000001f5ea97d320; 1 drivers
v000001f5ea9018f0_9 .net v000001f5ea9018f0 9, 31 0, L_000001f5ea97bac0; 1 drivers
v000001f5ea9018f0_10 .net v000001f5ea9018f0 10, 31 0, L_000001f5ea97cce0; 1 drivers
v000001f5ea9018f0_11 .net v000001f5ea9018f0 11, 31 0, L_000001f5ea97b480; 1 drivers
v000001f5ea9018f0_12 .net v000001f5ea9018f0 12, 31 0, L_000001f5ea97b340; 1 drivers
v000001f5ea9018f0_13 .net v000001f5ea9018f0 13, 31 0, L_000001f5ea97e360; 1 drivers
v000001f5ea9018f0_14 .net v000001f5ea9018f0 14, 31 0, L_000001f5ea97fbc0; 1 drivers
v000001f5ea9018f0_15 .net v000001f5ea9018f0 15, 31 0, L_000001f5ea97db40; 1 drivers
v000001f5ea901fd0_0 .net "clk", 0 0, o000001f5ea89b978;  alias, 0 drivers
v000001f5ea902cf0_0 .var "count_0", 95 0;
v000001f5ea9013f0_0 .var "count_1", 95 0;
v000001f5ea901d50_0 .net "curr_note", 15 0, L_000001f5ea97e720;  alias, 1 drivers
v000001f5ea9024d0_0 .net "en", 0 0, L_000001f5ea87bd00;  alias, 1 drivers
v000001f5ea900b30_0 .net "interrupt_out", 0 0, L_000001f5ea97e9a0;  alias, 1 drivers
v000001f5ea901670_0 .var/i "j", 31 0;
v000001f5ea902570_0 .net "mod_acc_clr", 15 0, L_000001f5ea97e900;  alias, 1 drivers
v000001f5ea900db0_0 .net "mod_acc_en", 15 0, L_000001f5ea97dbe0;  alias, 1 drivers
v000001f5ea902070_0 .net "mod_reg_en", 15 0, L_000001f5ea97eea0;  alias, 1 drivers
v000001f5ea9012b0_0 .var "mod_word", 31 0;
v000001f5ea902610_0 .net "modulator_in", 511 0, L_000001f5ea977240;  alias, 1 drivers
v000001f5ea9029d0 .array "modulators", 15 0;
v000001f5ea9029d0_0 .net v000001f5ea9029d0 0, 31 0, L_000001f5ea9779c0; 1 drivers
v000001f5ea9029d0_1 .net v000001f5ea9029d0 1, 31 0, L_000001f5ea976a20; 1 drivers
v000001f5ea9029d0_2 .net v000001f5ea9029d0 2, 31 0, L_000001f5ea979b80; 1 drivers
v000001f5ea9029d0_3 .net v000001f5ea9029d0 3, 31 0, L_000001f5ea97a4e0; 1 drivers
v000001f5ea9029d0_4 .net v000001f5ea9029d0 4, 31 0, L_000001f5ea97a080; 1 drivers
v000001f5ea9029d0_5 .net v000001f5ea9029d0 5, 31 0, L_000001f5ea979e00; 1 drivers
v000001f5ea9029d0_6 .net v000001f5ea9029d0 6, 31 0, L_000001f5ea97aa80; 1 drivers
v000001f5ea9029d0_7 .net v000001f5ea9029d0 7, 31 0, L_000001f5ea979ae0; 1 drivers
v000001f5ea9029d0_8 .net v000001f5ea9029d0 8, 31 0, L_000001f5ea97c420; 1 drivers
v000001f5ea9029d0_9 .net v000001f5ea9029d0 9, 31 0, L_000001f5ea97bd40; 1 drivers
v000001f5ea9029d0_10 .net v000001f5ea9029d0 10, 31 0, L_000001f5ea97ae40; 1 drivers
v000001f5ea9029d0_11 .net v000001f5ea9029d0 11, 31 0, L_000001f5ea97be80; 1 drivers
v000001f5ea9029d0_12 .net v000001f5ea9029d0 12, 31 0, L_000001f5ea97b5c0; 1 drivers
v000001f5ea9029d0_13 .net v000001f5ea9029d0 13, 31 0, L_000001f5ea97df00; 1 drivers
v000001f5ea9029d0_14 .net v000001f5ea9029d0 14, 31 0, L_000001f5ea97f120; 1 drivers
v000001f5ea9029d0_15 .net v000001f5ea9029d0 15, 31 0, L_000001f5ea97ee00; 1 drivers
v000001f5ea903010_0 .net "note_en", 15 0, L_000001f5ea97daa0;  alias, 1 drivers
v000001f5ea902390_0 .net "rst", 0 0, o000001f5ea89d0b8;  alias, 0 drivers
v000001f5ea901030_0 .net "s_clk", 0 0, L_000001f5ea97dc80;  alias, 1 drivers
v000001f5ea901530_0 .var "s_clk_neg", 0 0;
v000001f5ea901a30_0 .var "s_clk_pos", 0 0;
v000001f5ea902430_0 .var "s_cnt", 1 0;
E_000001f5ea8121c0/0 .event anyedge, v000001f5ea8ed680_0, v000001f5ea9018f0_0, v000001f5ea9018f0_1, v000001f5ea9018f0_2;
E_000001f5ea8121c0/1 .event anyedge, v000001f5ea9018f0_3, v000001f5ea9018f0_4, v000001f5ea9018f0_5, v000001f5ea9018f0_6;
E_000001f5ea8121c0/2 .event anyedge, v000001f5ea9018f0_7, v000001f5ea9018f0_8, v000001f5ea9018f0_9, v000001f5ea9018f0_10;
E_000001f5ea8121c0/3 .event anyedge, v000001f5ea9018f0_11, v000001f5ea9018f0_12, v000001f5ea9018f0_13, v000001f5ea9018f0_14;
E_000001f5ea8121c0/4 .event anyedge, v000001f5ea9018f0_15, v000001f5ea9029d0_0, v000001f5ea9029d0_1, v000001f5ea9029d0_2;
E_000001f5ea8121c0/5 .event anyedge, v000001f5ea9029d0_3, v000001f5ea9029d0_4, v000001f5ea9029d0_5, v000001f5ea9029d0_6;
E_000001f5ea8121c0/6 .event anyedge, v000001f5ea9029d0_7, v000001f5ea9029d0_8, v000001f5ea9029d0_9, v000001f5ea9029d0_10;
E_000001f5ea8121c0/7 .event anyedge, v000001f5ea9029d0_11, v000001f5ea9029d0_12, v000001f5ea9029d0_13, v000001f5ea9029d0_14;
E_000001f5ea8121c0/8 .event anyedge, v000001f5ea9029d0_15;
E_000001f5ea8121c0 .event/or E_000001f5ea8121c0/0, E_000001f5ea8121c0/1, E_000001f5ea8121c0/2, E_000001f5ea8121c0/3, E_000001f5ea8121c0/4, E_000001f5ea8121c0/5, E_000001f5ea8121c0/6, E_000001f5ea8121c0/7, E_000001f5ea8121c0/8;
L_000001f5ea977600 .part L_000001f5ea9780a0, 31, 1;
L_000001f5ea978320 .part L_000001f5ea9780a0, 0, 31;
L_000001f5ea9779c0 .part L_000001f5ea977240, 0, 32;
L_000001f5ea976700 .part v000001f5ea9013f0_0, 5, 1;
L_000001f5ea977880 .part v000001f5ea902cf0_0, 0, 1;
L_000001f5ea9767a0 .part v000001f5ea902cf0_0, 2, 1;
L_000001f5ea977c40 .part v000001f5ea902cf0_0, 3, 1;
L_000001f5ea976d40 .part v000001f5ea902cf0_0, 5, 1;
L_000001f5ea976840 .part L_000001f5ea9780a0, 63, 1;
L_000001f5ea976980 .part L_000001f5ea9780a0, 32, 31;
L_000001f5ea976a20 .part L_000001f5ea977240, 32, 32;
L_000001f5ea976ac0 .part v000001f5ea9013f0_0, 11, 1;
L_000001f5ea976de0 .part v000001f5ea902cf0_0, 6, 1;
L_000001f5ea977740 .part v000001f5ea902cf0_0, 8, 1;
L_000001f5ea9772e0 .part v000001f5ea902cf0_0, 9, 1;
L_000001f5ea977380 .part v000001f5ea902cf0_0, 11, 1;
L_000001f5ea977d80 .part L_000001f5ea9780a0, 95, 1;
L_000001f5ea979860 .part L_000001f5ea9780a0, 64, 31;
L_000001f5ea979b80 .part L_000001f5ea977240, 64, 32;
L_000001f5ea97a580 .part v000001f5ea9013f0_0, 17, 1;
L_000001f5ea97a260 .part v000001f5ea902cf0_0, 12, 1;
L_000001f5ea978b40 .part v000001f5ea902cf0_0, 14, 1;
L_000001f5ea979540 .part v000001f5ea902cf0_0, 15, 1;
L_000001f5ea978c80 .part v000001f5ea902cf0_0, 17, 1;
L_000001f5ea97a3a0 .part L_000001f5ea9780a0, 127, 1;
L_000001f5ea97a760 .part L_000001f5ea9780a0, 96, 31;
L_000001f5ea97a4e0 .part L_000001f5ea977240, 96, 32;
L_000001f5ea978be0 .part v000001f5ea9013f0_0, 23, 1;
L_000001f5ea978640 .part v000001f5ea902cf0_0, 18, 1;
L_000001f5ea979cc0 .part v000001f5ea902cf0_0, 20, 1;
L_000001f5ea97a8a0 .part v000001f5ea902cf0_0, 21, 1;
L_000001f5ea979720 .part v000001f5ea902cf0_0, 23, 1;
L_000001f5ea9785a0 .part L_000001f5ea9780a0, 159, 1;
L_000001f5ea97a440 .part L_000001f5ea9780a0, 128, 31;
L_000001f5ea97a080 .part L_000001f5ea977240, 128, 32;
L_000001f5ea9795e0 .part v000001f5ea9013f0_0, 29, 1;
L_000001f5ea97a620 .part v000001f5ea902cf0_0, 24, 1;
L_000001f5ea979c20 .part v000001f5ea902cf0_0, 26, 1;
L_000001f5ea979ea0 .part v000001f5ea902cf0_0, 27, 1;
L_000001f5ea978dc0 .part v000001f5ea902cf0_0, 29, 1;
L_000001f5ea97a300 .part L_000001f5ea9780a0, 191, 1;
L_000001f5ea979040 .part L_000001f5ea9780a0, 160, 31;
L_000001f5ea979e00 .part L_000001f5ea977240, 160, 32;
L_000001f5ea97a6c0 .part v000001f5ea9013f0_0, 35, 1;
L_000001f5ea979400 .part v000001f5ea902cf0_0, 30, 1;
L_000001f5ea978fa0 .part v000001f5ea902cf0_0, 32, 1;
L_000001f5ea978460 .part v000001f5ea902cf0_0, 33, 1;
L_000001f5ea97a940 .part v000001f5ea902cf0_0, 35, 1;
L_000001f5ea97a9e0 .part L_000001f5ea9780a0, 223, 1;
L_000001f5ea9794a0 .part L_000001f5ea9780a0, 192, 31;
L_000001f5ea97aa80 .part L_000001f5ea977240, 192, 32;
L_000001f5ea97ab20 .part v000001f5ea9013f0_0, 41, 1;
L_000001f5ea978780 .part v000001f5ea902cf0_0, 36, 1;
L_000001f5ea978820 .part v000001f5ea902cf0_0, 38, 1;
L_000001f5ea9799a0 .part v000001f5ea902cf0_0, 39, 1;
L_000001f5ea979a40 .part v000001f5ea902cf0_0, 41, 1;
L_000001f5ea979180 .part L_000001f5ea9780a0, 255, 1;
L_000001f5ea9792c0 .part L_000001f5ea9780a0, 224, 31;
L_000001f5ea979ae0 .part L_000001f5ea977240, 224, 32;
L_000001f5ea979f40 .part v000001f5ea9013f0_0, 47, 1;
L_000001f5ea97c380 .part v000001f5ea902cf0_0, 42, 1;
L_000001f5ea97d3c0 .part v000001f5ea902cf0_0, 44, 1;
L_000001f5ea97aee0 .part v000001f5ea902cf0_0, 45, 1;
L_000001f5ea97c2e0 .part v000001f5ea902cf0_0, 47, 1;
L_000001f5ea97b0c0 .part L_000001f5ea9780a0, 287, 1;
L_000001f5ea97c1a0 .part L_000001f5ea9780a0, 256, 31;
L_000001f5ea97c420 .part L_000001f5ea977240, 256, 32;
L_000001f5ea97ac60 .part v000001f5ea9013f0_0, 53, 1;
L_000001f5ea97af80 .part v000001f5ea902cf0_0, 48, 1;
L_000001f5ea97c4c0 .part v000001f5ea902cf0_0, 50, 1;
L_000001f5ea97c920 .part v000001f5ea902cf0_0, 51, 1;
L_000001f5ea97c560 .part v000001f5ea902cf0_0, 53, 1;
L_000001f5ea97cf60 .part L_000001f5ea9780a0, 319, 1;
L_000001f5ea97c600 .part L_000001f5ea9780a0, 288, 31;
L_000001f5ea97bd40 .part L_000001f5ea977240, 288, 32;
L_000001f5ea97c740 .part v000001f5ea9013f0_0, 59, 1;
L_000001f5ea97d0a0 .part v000001f5ea902cf0_0, 54, 1;
L_000001f5ea97c7e0 .part v000001f5ea902cf0_0, 56, 1;
L_000001f5ea97c100 .part v000001f5ea902cf0_0, 57, 1;
L_000001f5ea97c9c0 .part v000001f5ea902cf0_0, 59, 1;
L_000001f5ea97bde0 .part L_000001f5ea9780a0, 351, 1;
L_000001f5ea97b020 .part L_000001f5ea9780a0, 320, 31;
L_000001f5ea97ae40 .part L_000001f5ea977240, 320, 32;
L_000001f5ea97c880 .part v000001f5ea9013f0_0, 65, 1;
L_000001f5ea97d1e0 .part v000001f5ea902cf0_0, 60, 1;
L_000001f5ea97bf20 .part v000001f5ea902cf0_0, 62, 1;
L_000001f5ea97b3e0 .part v000001f5ea902cf0_0, 63, 1;
L_000001f5ea97ad00 .part v000001f5ea902cf0_0, 65, 1;
L_000001f5ea97cc40 .part L_000001f5ea9780a0, 383, 1;
L_000001f5ea97bca0 .part L_000001f5ea9780a0, 352, 31;
L_000001f5ea97be80 .part L_000001f5ea977240, 352, 32;
L_000001f5ea97cb00 .part v000001f5ea9013f0_0, 71, 1;
L_000001f5ea97cba0 .part v000001f5ea902cf0_0, 66, 1;
L_000001f5ea97b520 .part v000001f5ea902cf0_0, 68, 1;
L_000001f5ea97cd80 .part v000001f5ea902cf0_0, 69, 1;
L_000001f5ea97ce20 .part v000001f5ea902cf0_0, 71, 1;
L_000001f5ea97ada0 .part L_000001f5ea9780a0, 415, 1;
L_000001f5ea97b2a0 .part L_000001f5ea9780a0, 384, 31;
L_000001f5ea97b5c0 .part L_000001f5ea977240, 384, 32;
L_000001f5ea97b660 .part v000001f5ea9013f0_0, 77, 1;
L_000001f5ea97b7a0 .part v000001f5ea902cf0_0, 72, 1;
L_000001f5ea97b840 .part v000001f5ea902cf0_0, 74, 1;
L_000001f5ea97b980 .part v000001f5ea902cf0_0, 75, 1;
L_000001f5ea97ba20 .part v000001f5ea902cf0_0, 77, 1;
L_000001f5ea97e400 .part L_000001f5ea9780a0, 447, 1;
L_000001f5ea97f9e0 .part L_000001f5ea9780a0, 416, 31;
L_000001f5ea97df00 .part L_000001f5ea977240, 416, 32;
L_000001f5ea97d8c0 .part v000001f5ea9013f0_0, 83, 1;
L_000001f5ea97f6c0 .part v000001f5ea902cf0_0, 78, 1;
L_000001f5ea97f760 .part v000001f5ea902cf0_0, 80, 1;
L_000001f5ea97f800 .part v000001f5ea902cf0_0, 81, 1;
L_000001f5ea97f1c0 .part v000001f5ea902cf0_0, 83, 1;
L_000001f5ea97d960 .part L_000001f5ea9780a0, 479, 1;
L_000001f5ea97eb80 .part L_000001f5ea9780a0, 448, 31;
L_000001f5ea97f120 .part L_000001f5ea977240, 448, 32;
L_000001f5ea97ec20 .part v000001f5ea9013f0_0, 89, 1;
L_000001f5ea97e860 .part v000001f5ea902cf0_0, 84, 1;
L_000001f5ea97ecc0 .part v000001f5ea902cf0_0, 86, 1;
L_000001f5ea97f8a0 .part v000001f5ea902cf0_0, 87, 1;
L_000001f5ea97e0e0 .part v000001f5ea902cf0_0, 89, 1;
LS_000001f5ea97e900_0_0 .concat8 [ 1 1 1 1], L_000001f5ea976ca0, L_000001f5ea977b00, L_000001f5ea977ce0, L_000001f5ea979680;
LS_000001f5ea97e900_0_4 .concat8 [ 1 1 1 1], L_000001f5ea978500, L_000001f5ea97a120, L_000001f5ea979900, L_000001f5ea978aa0;
LS_000001f5ea97e900_0_8 .concat8 [ 1 1 1 1], L_000001f5ea97d140, L_000001f5ea97cec0, L_000001f5ea97ca60, L_000001f5ea97b160;
LS_000001f5ea97e900_0_12 .concat8 [ 1 1 1 1], L_000001f5ea97d280, L_000001f5ea97e2c0, L_000001f5ea97d640, L_000001f5ea97e180;
L_000001f5ea97e900 .concat8 [ 4 4 4 4], LS_000001f5ea97e900_0_0, LS_000001f5ea97e900_0_4, LS_000001f5ea97e900_0_8, LS_000001f5ea97e900_0_12;
LS_000001f5ea97daa0_0_0 .concat8 [ 1 1 1 1], L_000001f5ea977600, L_000001f5ea976840, L_000001f5ea977d80, L_000001f5ea97a3a0;
LS_000001f5ea97daa0_0_4 .concat8 [ 1 1 1 1], L_000001f5ea9785a0, L_000001f5ea97a300, L_000001f5ea97a9e0, L_000001f5ea979180;
LS_000001f5ea97daa0_0_8 .concat8 [ 1 1 1 1], L_000001f5ea97b0c0, L_000001f5ea97cf60, L_000001f5ea97bde0, L_000001f5ea97cc40;
LS_000001f5ea97daa0_0_12 .concat8 [ 1 1 1 1], L_000001f5ea97ada0, L_000001f5ea97e400, L_000001f5ea97d960, L_000001f5ea97d6e0;
L_000001f5ea97daa0 .concat8 [ 4 4 4 4], LS_000001f5ea97daa0_0_0, LS_000001f5ea97daa0_0_4, LS_000001f5ea97daa0_0_8, LS_000001f5ea97daa0_0_12;
L_000001f5ea97d6e0 .part L_000001f5ea9780a0, 511, 1;
L_000001f5ea97e4a0 .part L_000001f5ea9780a0, 480, 31;
L_000001f5ea97ee00 .part L_000001f5ea977240, 480, 32;
LS_000001f5ea97e720_0_0 .concat8 [ 1 1 1 1], L_000001f5ea976700, L_000001f5ea976ac0, L_000001f5ea97a580, L_000001f5ea978be0;
LS_000001f5ea97e720_0_4 .concat8 [ 1 1 1 1], L_000001f5ea9795e0, L_000001f5ea97a6c0, L_000001f5ea97ab20, L_000001f5ea979f40;
LS_000001f5ea97e720_0_8 .concat8 [ 1 1 1 1], L_000001f5ea97ac60, L_000001f5ea97c740, L_000001f5ea97c880, L_000001f5ea97cb00;
LS_000001f5ea97e720_0_12 .concat8 [ 1 1 1 1], L_000001f5ea97b660, L_000001f5ea97d8c0, L_000001f5ea97ec20, L_000001f5ea97efe0;
L_000001f5ea97e720 .concat8 [ 4 4 4 4], LS_000001f5ea97e720_0_0, LS_000001f5ea97e720_0_4, LS_000001f5ea97e720_0_8, LS_000001f5ea97e720_0_12;
L_000001f5ea97efe0 .part v000001f5ea9013f0_0, 95, 1;
LS_000001f5ea97dbe0_0_0 .concat8 [ 1 1 1 1], L_000001f5ea977880, L_000001f5ea976de0, L_000001f5ea97a260, L_000001f5ea978640;
LS_000001f5ea97dbe0_0_4 .concat8 [ 1 1 1 1], L_000001f5ea97a620, L_000001f5ea979400, L_000001f5ea978780, L_000001f5ea97c380;
LS_000001f5ea97dbe0_0_8 .concat8 [ 1 1 1 1], L_000001f5ea97af80, L_000001f5ea97d0a0, L_000001f5ea97d1e0, L_000001f5ea97cba0;
LS_000001f5ea97dbe0_0_12 .concat8 [ 1 1 1 1], L_000001f5ea97b7a0, L_000001f5ea97f6c0, L_000001f5ea97e860, L_000001f5ea97ed60;
L_000001f5ea97dbe0 .concat8 [ 4 4 4 4], LS_000001f5ea97dbe0_0_0, LS_000001f5ea97dbe0_0_4, LS_000001f5ea97dbe0_0_8, LS_000001f5ea97dbe0_0_12;
L_000001f5ea97ed60 .part v000001f5ea902cf0_0, 90, 1;
LS_000001f5ea97eea0_0_0 .concat8 [ 1 1 1 1], L_000001f5ea9767a0, L_000001f5ea977740, L_000001f5ea978b40, L_000001f5ea979cc0;
LS_000001f5ea97eea0_0_4 .concat8 [ 1 1 1 1], L_000001f5ea979c20, L_000001f5ea978fa0, L_000001f5ea978820, L_000001f5ea97d3c0;
LS_000001f5ea97eea0_0_8 .concat8 [ 1 1 1 1], L_000001f5ea97c4c0, L_000001f5ea97c7e0, L_000001f5ea97bf20, L_000001f5ea97b520;
LS_000001f5ea97eea0_0_12 .concat8 [ 1 1 1 1], L_000001f5ea97b840, L_000001f5ea97f760, L_000001f5ea97ecc0, L_000001f5ea97f080;
L_000001f5ea97eea0 .concat8 [ 4 4 4 4], LS_000001f5ea97eea0_0_0, LS_000001f5ea97eea0_0_4, LS_000001f5ea97eea0_0_8, LS_000001f5ea97eea0_0_12;
L_000001f5ea97f080 .part v000001f5ea902cf0_0, 92, 1;
LS_000001f5ea97dfa0_0_0 .concat8 [ 1 1 1 1], L_000001f5ea977c40, L_000001f5ea9772e0, L_000001f5ea979540, L_000001f5ea97a8a0;
LS_000001f5ea97dfa0_0_4 .concat8 [ 1 1 1 1], L_000001f5ea979ea0, L_000001f5ea978460, L_000001f5ea9799a0, L_000001f5ea97aee0;
LS_000001f5ea97dfa0_0_8 .concat8 [ 1 1 1 1], L_000001f5ea97c920, L_000001f5ea97c100, L_000001f5ea97b3e0, L_000001f5ea97cd80;
LS_000001f5ea97dfa0_0_12 .concat8 [ 1 1 1 1], L_000001f5ea97b980, L_000001f5ea97f800, L_000001f5ea97f8a0, L_000001f5ea97fa80;
L_000001f5ea97dfa0 .concat8 [ 4 4 4 4], LS_000001f5ea97dfa0_0_0, LS_000001f5ea97dfa0_0_4, LS_000001f5ea97dfa0_0_8, LS_000001f5ea97dfa0_0_12;
L_000001f5ea97fa80 .part v000001f5ea902cf0_0, 93, 1;
LS_000001f5ea97fb20_0_0 .concat8 [ 1 1 1 1], L_000001f5ea976d40, L_000001f5ea977380, L_000001f5ea978c80, L_000001f5ea979720;
LS_000001f5ea97fb20_0_4 .concat8 [ 1 1 1 1], L_000001f5ea978dc0, L_000001f5ea97a940, L_000001f5ea979a40, L_000001f5ea97c2e0;
LS_000001f5ea97fb20_0_8 .concat8 [ 1 1 1 1], L_000001f5ea97c560, L_000001f5ea97c9c0, L_000001f5ea97ad00, L_000001f5ea97ce20;
LS_000001f5ea97fb20_0_12 .concat8 [ 1 1 1 1], L_000001f5ea97ba20, L_000001f5ea97f1c0, L_000001f5ea97e0e0, L_000001f5ea97e7c0;
L_000001f5ea97fb20 .concat8 [ 4 4 4 4], LS_000001f5ea97fb20_0_0, LS_000001f5ea97fb20_0_4, LS_000001f5ea97fb20_0_8, LS_000001f5ea97fb20_0_12;
L_000001f5ea97e7c0 .part v000001f5ea902cf0_0, 95, 1;
L_000001f5ea97e9a0 .reduce/or L_000001f5ea9e1ee0;
L_000001f5ea97dc80 .part v000001f5ea902430_0, 1, 1;
S_000001f5ea8efd80 .scope generate, "genblk1[0]" "genblk1[0]" 13 55, 13 55 0, S_000001f5ea8efbf0;
 .timescale -9 -12;
P_000001f5ea8113c0 .param/l "i" 0 13 55, +C4<00>;
L_000001f5ea983488 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f5ea8ec8c0_0 .net/2u *"_ivl_1", 31 0, L_000001f5ea983488;  1 drivers
v000001f5ea8eb6a0_0 .net *"_ivl_12", 0 0, L_000001f5ea976ca0;  1 drivers
v000001f5ea8ebb00_0 .net *"_ivl_13", 0 0, L_000001f5ea977600;  1 drivers
L_000001f5ea983560 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001f5ea8ecdc0_0 .net/2u *"_ivl_15", 0 0, L_000001f5ea983560;  1 drivers
v000001f5ea8ebc40_0 .net *"_ivl_17", 30 0, L_000001f5ea978320;  1 drivers
v000001f5ea8ec5a0_0 .net *"_ivl_22", 0 0, L_000001f5ea976700;  1 drivers
v000001f5ea8ebce0_0 .net *"_ivl_23", 0 0, L_000001f5ea977880;  1 drivers
v000001f5ea8ebec0_0 .net *"_ivl_24", 0 0, L_000001f5ea9767a0;  1 drivers
v000001f5ea8ec780_0 .net *"_ivl_25", 0 0, L_000001f5ea977c40;  1 drivers
v000001f5ea8ec960_0 .net *"_ivl_26", 0 0, L_000001f5ea976d40;  1 drivers
v000001f5ea8ecbe0_0 .net *"_ivl_3", 0 0, L_000001f5ea976520;  1 drivers
L_000001f5ea9834d0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000001f5ea8ed040_0 .net/2s *"_ivl_5", 1 0, L_000001f5ea9834d0;  1 drivers
L_000001f5ea983518 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001f5ea8ecc80_0 .net/2s *"_ivl_7", 1 0, L_000001f5ea983518;  1 drivers
v000001f5ea8ece60_0 .net *"_ivl_9", 1 0, L_000001f5ea9765c0;  1 drivers
L_000001f5ea976520 .cmp/eq 32, L_000001f5ea9779c0, L_000001f5ea983488;
L_000001f5ea9765c0 .functor MUXZ 2, L_000001f5ea983518, L_000001f5ea9834d0, L_000001f5ea976520, C4<>;
L_000001f5ea976ca0 .part L_000001f5ea9765c0, 0, 1;
L_000001f5ea976660 .concat [ 31 1 0 0], L_000001f5ea978320, L_000001f5ea983560;
S_000001f5ea8ef5b0 .scope generate, "genblk1[1]" "genblk1[1]" 13 55, 13 55 0, S_000001f5ea8efbf0;
 .timescale -9 -12;
P_000001f5ea811e40 .param/l "i" 0 13 55, +C4<01>;
L_000001f5ea9835a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f5ea8ee080_0 .net/2u *"_ivl_1", 31 0, L_000001f5ea9835a8;  1 drivers
v000001f5ea8eda40_0 .net *"_ivl_12", 0 0, L_000001f5ea977b00;  1 drivers
v000001f5ea8ee120_0 .net *"_ivl_13", 0 0, L_000001f5ea976840;  1 drivers
L_000001f5ea983680 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001f5ea8edcc0_0 .net/2u *"_ivl_15", 0 0, L_000001f5ea983680;  1 drivers
v000001f5ea8ee620_0 .net *"_ivl_17", 30 0, L_000001f5ea976980;  1 drivers
v000001f5ea8edd60_0 .net *"_ivl_22", 0 0, L_000001f5ea976ac0;  1 drivers
v000001f5ea8ee760_0 .net *"_ivl_23", 0 0, L_000001f5ea976de0;  1 drivers
v000001f5ea8ed9a0_0 .net *"_ivl_24", 0 0, L_000001f5ea977740;  1 drivers
v000001f5ea8ee6c0_0 .net *"_ivl_25", 0 0, L_000001f5ea9772e0;  1 drivers
v000001f5ea8ee260_0 .net *"_ivl_26", 0 0, L_000001f5ea977380;  1 drivers
v000001f5ea8ee300_0 .net *"_ivl_3", 0 0, L_000001f5ea977a60;  1 drivers
L_000001f5ea9835f0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000001f5ea8edc20_0 .net/2s *"_ivl_5", 1 0, L_000001f5ea9835f0;  1 drivers
L_000001f5ea983638 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001f5ea8edae0_0 .net/2s *"_ivl_7", 1 0, L_000001f5ea983638;  1 drivers
v000001f5ea8edb80_0 .net *"_ivl_9", 1 0, L_000001f5ea9776a0;  1 drivers
L_000001f5ea977a60 .cmp/eq 32, L_000001f5ea976a20, L_000001f5ea9835a8;
L_000001f5ea9776a0 .functor MUXZ 2, L_000001f5ea983638, L_000001f5ea9835f0, L_000001f5ea977a60, C4<>;
L_000001f5ea977b00 .part L_000001f5ea9776a0, 0, 1;
L_000001f5ea977ba0 .concat [ 31 1 0 0], L_000001f5ea976980, L_000001f5ea983680;
S_000001f5ea8ef8d0 .scope generate, "genblk1[2]" "genblk1[2]" 13 55, 13 55 0, S_000001f5ea8efbf0;
 .timescale -9 -12;
P_000001f5ea811800 .param/l "i" 0 13 55, +C4<010>;
L_000001f5ea9836c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f5ea8eeee0_0 .net/2u *"_ivl_1", 31 0, L_000001f5ea9836c8;  1 drivers
v000001f5ea8ee800_0 .net *"_ivl_12", 0 0, L_000001f5ea977ce0;  1 drivers
v000001f5ea8ede00_0 .net *"_ivl_13", 0 0, L_000001f5ea977d80;  1 drivers
L_000001f5ea9837a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001f5ea8ee940_0 .net/2u *"_ivl_15", 0 0, L_000001f5ea9837a0;  1 drivers
v000001f5ea8ee1c0_0 .net *"_ivl_17", 30 0, L_000001f5ea979860;  1 drivers
v000001f5ea8eef80_0 .net *"_ivl_22", 0 0, L_000001f5ea97a580;  1 drivers
v000001f5ea8edfe0_0 .net *"_ivl_23", 0 0, L_000001f5ea97a260;  1 drivers
v000001f5ea8ee3a0_0 .net *"_ivl_24", 0 0, L_000001f5ea978b40;  1 drivers
v000001f5ea8ee440_0 .net *"_ivl_25", 0 0, L_000001f5ea979540;  1 drivers
v000001f5ea8ee4e0_0 .net *"_ivl_26", 0 0, L_000001f5ea978c80;  1 drivers
v000001f5ea8ee8a0_0 .net *"_ivl_3", 0 0, L_000001f5ea977560;  1 drivers
L_000001f5ea983710 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000001f5ea8ee9e0_0 .net/2s *"_ivl_5", 1 0, L_000001f5ea983710;  1 drivers
L_000001f5ea983758 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001f5ea8ee580_0 .net/2s *"_ivl_7", 1 0, L_000001f5ea983758;  1 drivers
v000001f5ea8edf40_0 .net *"_ivl_9", 1 0, L_000001f5ea977420;  1 drivers
L_000001f5ea977560 .cmp/eq 32, L_000001f5ea979b80, L_000001f5ea9836c8;
L_000001f5ea977420 .functor MUXZ 2, L_000001f5ea983758, L_000001f5ea983710, L_000001f5ea977560, C4<>;
L_000001f5ea977ce0 .part L_000001f5ea977420, 0, 1;
L_000001f5ea978960 .concat [ 31 1 0 0], L_000001f5ea979860, L_000001f5ea9837a0;
S_000001f5ea8eff10 .scope generate, "genblk1[3]" "genblk1[3]" 13 55, 13 55 0, S_000001f5ea8efbf0;
 .timescale -9 -12;
P_000001f5ea811f00 .param/l "i" 0 13 55, +C4<011>;
L_000001f5ea9837e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f5ea8eea80_0 .net/2u *"_ivl_1", 31 0, L_000001f5ea9837e8;  1 drivers
v000001f5ea8eeb20_0 .net *"_ivl_12", 0 0, L_000001f5ea979680;  1 drivers
v000001f5ea8eebc0_0 .net *"_ivl_13", 0 0, L_000001f5ea97a3a0;  1 drivers
L_000001f5ea9838c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001f5ea8edea0_0 .net/2u *"_ivl_15", 0 0, L_000001f5ea9838c0;  1 drivers
v000001f5ea8eec60_0 .net *"_ivl_17", 30 0, L_000001f5ea97a760;  1 drivers
v000001f5ea8eed00_0 .net *"_ivl_22", 0 0, L_000001f5ea978be0;  1 drivers
v000001f5ea8ed900_0 .net *"_ivl_23", 0 0, L_000001f5ea978640;  1 drivers
v000001f5ea8eeda0_0 .net *"_ivl_24", 0 0, L_000001f5ea979cc0;  1 drivers
v000001f5ea8eee40_0 .net *"_ivl_25", 0 0, L_000001f5ea97a8a0;  1 drivers
v000001f5ea8f3a00_0 .net *"_ivl_26", 0 0, L_000001f5ea979720;  1 drivers
v000001f5ea8f3b40_0 .net *"_ivl_3", 0 0, L_000001f5ea979d60;  1 drivers
L_000001f5ea983830 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000001f5ea8f38c0_0 .net/2s *"_ivl_5", 1 0, L_000001f5ea983830;  1 drivers
L_000001f5ea983878 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001f5ea8f2f60_0 .net/2s *"_ivl_7", 1 0, L_000001f5ea983878;  1 drivers
v000001f5ea8f3e60_0 .net *"_ivl_9", 1 0, L_000001f5ea979fe0;  1 drivers
L_000001f5ea979d60 .cmp/eq 32, L_000001f5ea97a4e0, L_000001f5ea9837e8;
L_000001f5ea979fe0 .functor MUXZ 2, L_000001f5ea983878, L_000001f5ea983830, L_000001f5ea979d60, C4<>;
L_000001f5ea979680 .part L_000001f5ea979fe0, 0, 1;
L_000001f5ea97a800 .concat [ 31 1 0 0], L_000001f5ea97a760, L_000001f5ea9838c0;
S_000001f5ea8ef100 .scope generate, "genblk1[4]" "genblk1[4]" 13 55, 13 55 0, S_000001f5ea8efbf0;
 .timescale -9 -12;
P_000001f5ea811e80 .param/l "i" 0 13 55, +C4<0100>;
L_000001f5ea983908 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f5ea8f3500_0 .net/2u *"_ivl_1", 31 0, L_000001f5ea983908;  1 drivers
v000001f5ea8f2ce0_0 .net *"_ivl_12", 0 0, L_000001f5ea978500;  1 drivers
v000001f5ea8f3140_0 .net *"_ivl_13", 0 0, L_000001f5ea9785a0;  1 drivers
L_000001f5ea9839e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001f5ea8f31e0_0 .net/2u *"_ivl_15", 0 0, L_000001f5ea9839e0;  1 drivers
v000001f5ea8f3f00_0 .net *"_ivl_17", 30 0, L_000001f5ea97a440;  1 drivers
v000001f5ea8f3be0_0 .net *"_ivl_22", 0 0, L_000001f5ea9795e0;  1 drivers
v000001f5ea8f3c80_0 .net *"_ivl_23", 0 0, L_000001f5ea97a620;  1 drivers
v000001f5ea8f2ba0_0 .net *"_ivl_24", 0 0, L_000001f5ea979c20;  1 drivers
v000001f5ea8f3280_0 .net *"_ivl_25", 0 0, L_000001f5ea979ea0;  1 drivers
v000001f5ea8f2c40_0 .net *"_ivl_26", 0 0, L_000001f5ea978dc0;  1 drivers
v000001f5ea8f3000_0 .net *"_ivl_3", 0 0, L_000001f5ea97abc0;  1 drivers
L_000001f5ea983950 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000001f5ea8f30a0_0 .net/2s *"_ivl_5", 1 0, L_000001f5ea983950;  1 drivers
L_000001f5ea983998 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001f5ea8f3640_0 .net/2s *"_ivl_7", 1 0, L_000001f5ea983998;  1 drivers
v000001f5ea8f3d20_0 .net *"_ivl_9", 1 0, L_000001f5ea978f00;  1 drivers
L_000001f5ea97abc0 .cmp/eq 32, L_000001f5ea97a080, L_000001f5ea983908;
L_000001f5ea978f00 .functor MUXZ 2, L_000001f5ea983998, L_000001f5ea983950, L_000001f5ea97abc0, C4<>;
L_000001f5ea978500 .part L_000001f5ea978f00, 0, 1;
L_000001f5ea978d20 .concat [ 31 1 0 0], L_000001f5ea97a440, L_000001f5ea9839e0;
S_000001f5ea8ef290 .scope generate, "genblk1[5]" "genblk1[5]" 13 55, 13 55 0, S_000001f5ea8efbf0;
 .timescale -9 -12;
P_000001f5ea811440 .param/l "i" 0 13 55, +C4<0101>;
L_000001f5ea983a28 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f5ea8f3fa0_0 .net/2u *"_ivl_1", 31 0, L_000001f5ea983a28;  1 drivers
v000001f5ea8f2a60_0 .net *"_ivl_12", 0 0, L_000001f5ea97a120;  1 drivers
v000001f5ea8f3dc0_0 .net *"_ivl_13", 0 0, L_000001f5ea97a300;  1 drivers
L_000001f5ea983b00 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001f5ea8f2920_0 .net/2u *"_ivl_15", 0 0, L_000001f5ea983b00;  1 drivers
v000001f5ea8f2d80_0 .net *"_ivl_17", 30 0, L_000001f5ea979040;  1 drivers
v000001f5ea8f36e0_0 .net *"_ivl_22", 0 0, L_000001f5ea97a6c0;  1 drivers
v000001f5ea8f2ec0_0 .net *"_ivl_23", 0 0, L_000001f5ea979400;  1 drivers
v000001f5ea8f3320_0 .net *"_ivl_24", 0 0, L_000001f5ea978fa0;  1 drivers
v000001f5ea8f33c0_0 .net *"_ivl_25", 0 0, L_000001f5ea978460;  1 drivers
v000001f5ea8f2e20_0 .net *"_ivl_26", 0 0, L_000001f5ea97a940;  1 drivers
v000001f5ea8f3780_0 .net *"_ivl_3", 0 0, L_000001f5ea978e60;  1 drivers
L_000001f5ea983a70 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000001f5ea8f29c0_0 .net/2s *"_ivl_5", 1 0, L_000001f5ea983a70;  1 drivers
L_000001f5ea983ab8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001f5ea8f3460_0 .net/2s *"_ivl_7", 1 0, L_000001f5ea983ab8;  1 drivers
v000001f5ea8f2b00_0 .net *"_ivl_9", 1 0, L_000001f5ea9797c0;  1 drivers
L_000001f5ea978e60 .cmp/eq 32, L_000001f5ea979e00, L_000001f5ea983a28;
L_000001f5ea9797c0 .functor MUXZ 2, L_000001f5ea983ab8, L_000001f5ea983a70, L_000001f5ea978e60, C4<>;
L_000001f5ea97a120 .part L_000001f5ea9797c0, 0, 1;
L_000001f5ea97a1c0 .concat [ 31 1 0 0], L_000001f5ea979040, L_000001f5ea983b00;
S_000001f5ea8ef420 .scope generate, "genblk1[6]" "genblk1[6]" 13 55, 13 55 0, S_000001f5ea8efbf0;
 .timescale -9 -12;
P_000001f5ea811500 .param/l "i" 0 13 55, +C4<0110>;
L_000001f5ea983b48 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f5ea8f35a0_0 .net/2u *"_ivl_1", 31 0, L_000001f5ea983b48;  1 drivers
v000001f5ea8f3820_0 .net *"_ivl_12", 0 0, L_000001f5ea979900;  1 drivers
v000001f5ea8f3960_0 .net *"_ivl_13", 0 0, L_000001f5ea97a9e0;  1 drivers
L_000001f5ea983c20 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001f5ea8f3aa0_0 .net/2u *"_ivl_15", 0 0, L_000001f5ea983c20;  1 drivers
v000001f5ea8f1020_0 .net *"_ivl_17", 30 0, L_000001f5ea9794a0;  1 drivers
v000001f5ea8f21a0_0 .net *"_ivl_22", 0 0, L_000001f5ea97ab20;  1 drivers
v000001f5ea8f1160_0 .net *"_ivl_23", 0 0, L_000001f5ea978780;  1 drivers
v000001f5ea8f1ca0_0 .net *"_ivl_24", 0 0, L_000001f5ea978820;  1 drivers
v000001f5ea8f22e0_0 .net *"_ivl_25", 0 0, L_000001f5ea9799a0;  1 drivers
v000001f5ea8f2560_0 .net *"_ivl_26", 0 0, L_000001f5ea979a40;  1 drivers
v000001f5ea8f03a0_0 .net *"_ivl_3", 0 0, L_000001f5ea9790e0;  1 drivers
L_000001f5ea983b90 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000001f5ea8f24c0_0 .net/2s *"_ivl_5", 1 0, L_000001f5ea983b90;  1 drivers
L_000001f5ea983bd8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001f5ea8f1e80_0 .net/2s *"_ivl_7", 1 0, L_000001f5ea983bd8;  1 drivers
v000001f5ea8f2740_0 .net *"_ivl_9", 1 0, L_000001f5ea9786e0;  1 drivers
L_000001f5ea9790e0 .cmp/eq 32, L_000001f5ea97aa80, L_000001f5ea983b48;
L_000001f5ea9786e0 .functor MUXZ 2, L_000001f5ea983bd8, L_000001f5ea983b90, L_000001f5ea9790e0, C4<>;
L_000001f5ea979900 .part L_000001f5ea9786e0, 0, 1;
L_000001f5ea979220 .concat [ 31 1 0 0], L_000001f5ea9794a0, L_000001f5ea983c20;
S_000001f5ea8ef740 .scope generate, "genblk1[7]" "genblk1[7]" 13 55, 13 55 0, S_000001f5ea8efbf0;
 .timescale -9 -12;
P_000001f5ea811f80 .param/l "i" 0 13 55, +C4<0111>;
L_000001f5ea983c68 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f5ea8f0f80_0 .net/2u *"_ivl_1", 31 0, L_000001f5ea983c68;  1 drivers
v000001f5ea8f0b20_0 .net *"_ivl_12", 0 0, L_000001f5ea978aa0;  1 drivers
v000001f5ea8f2240_0 .net *"_ivl_13", 0 0, L_000001f5ea979180;  1 drivers
L_000001f5ea983d40 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001f5ea8f0a80_0 .net/2u *"_ivl_15", 0 0, L_000001f5ea983d40;  1 drivers
v000001f5ea8f2600_0 .net *"_ivl_17", 30 0, L_000001f5ea9792c0;  1 drivers
v000001f5ea8f10c0_0 .net *"_ivl_22", 0 0, L_000001f5ea979f40;  1 drivers
v000001f5ea8f1f20_0 .net *"_ivl_23", 0 0, L_000001f5ea97c380;  1 drivers
v000001f5ea8f2060_0 .net *"_ivl_24", 0 0, L_000001f5ea97d3c0;  1 drivers
v000001f5ea8f0da0_0 .net *"_ivl_25", 0 0, L_000001f5ea97aee0;  1 drivers
v000001f5ea8f2100_0 .net *"_ivl_26", 0 0, L_000001f5ea97c2e0;  1 drivers
v000001f5ea8f08a0_0 .net *"_ivl_3", 0 0, L_000001f5ea9788c0;  1 drivers
L_000001f5ea983cb0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000001f5ea8f18e0_0 .net/2s *"_ivl_5", 1 0, L_000001f5ea983cb0;  1 drivers
L_000001f5ea983cf8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001f5ea8f0d00_0 .net/2s *"_ivl_7", 1 0, L_000001f5ea983cf8;  1 drivers
v000001f5ea8f13e0_0 .net *"_ivl_9", 1 0, L_000001f5ea978a00;  1 drivers
L_000001f5ea9788c0 .cmp/eq 32, L_000001f5ea979ae0, L_000001f5ea983c68;
L_000001f5ea978a00 .functor MUXZ 2, L_000001f5ea983cf8, L_000001f5ea983cb0, L_000001f5ea9788c0, C4<>;
L_000001f5ea978aa0 .part L_000001f5ea978a00, 0, 1;
L_000001f5ea979360 .concat [ 31 1 0 0], L_000001f5ea9792c0, L_000001f5ea983d40;
S_000001f5ea8efa60 .scope generate, "genblk1[8]" "genblk1[8]" 13 55, 13 55 0, S_000001f5ea8efbf0;
 .timescale -9 -12;
P_000001f5ea811840 .param/l "i" 0 13 55, +C4<01000>;
L_000001f5ea983d88 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f5ea8f1700_0 .net/2u *"_ivl_1", 31 0, L_000001f5ea983d88;  1 drivers
v000001f5ea8f0ee0_0 .net *"_ivl_12", 0 0, L_000001f5ea97d140;  1 drivers
v000001f5ea8f2380_0 .net *"_ivl_13", 0 0, L_000001f5ea97b0c0;  1 drivers
L_000001f5ea983e60 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001f5ea8f2420_0 .net/2u *"_ivl_15", 0 0, L_000001f5ea983e60;  1 drivers
v000001f5ea8f0580_0 .net *"_ivl_17", 30 0, L_000001f5ea97c1a0;  1 drivers
v000001f5ea8f26a0_0 .net *"_ivl_22", 0 0, L_000001f5ea97ac60;  1 drivers
v000001f5ea8f0620_0 .net *"_ivl_23", 0 0, L_000001f5ea97af80;  1 drivers
v000001f5ea8f0c60_0 .net *"_ivl_24", 0 0, L_000001f5ea97c4c0;  1 drivers
v000001f5ea8f17a0_0 .net *"_ivl_25", 0 0, L_000001f5ea97c920;  1 drivers
v000001f5ea8f06c0_0 .net *"_ivl_26", 0 0, L_000001f5ea97c560;  1 drivers
v000001f5ea8f1520_0 .net *"_ivl_3", 0 0, L_000001f5ea97b700;  1 drivers
L_000001f5ea983dd0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000001f5ea8f1840_0 .net/2s *"_ivl_5", 1 0, L_000001f5ea983dd0;  1 drivers
L_000001f5ea983e18 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001f5ea8f2880_0 .net/2s *"_ivl_7", 1 0, L_000001f5ea983e18;  1 drivers
v000001f5ea8f27e0_0 .net *"_ivl_9", 1 0, L_000001f5ea97c6a0;  1 drivers
L_000001f5ea97b700 .cmp/eq 32, L_000001f5ea97c420, L_000001f5ea983d88;
L_000001f5ea97c6a0 .functor MUXZ 2, L_000001f5ea983e18, L_000001f5ea983dd0, L_000001f5ea97b700, C4<>;
L_000001f5ea97d140 .part L_000001f5ea97c6a0, 0, 1;
L_000001f5ea97d320 .concat [ 31 1 0 0], L_000001f5ea97c1a0, L_000001f5ea983e60;
S_000001f5ea8fc450 .scope generate, "genblk1[9]" "genblk1[9]" 13 55, 13 55 0, S_000001f5ea8efbf0;
 .timescale -9 -12;
P_000001f5ea811fc0 .param/l "i" 0 13 55, +C4<01001>;
L_000001f5ea983ea8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f5ea8f0120_0 .net/2u *"_ivl_1", 31 0, L_000001f5ea983ea8;  1 drivers
v000001f5ea8f0760_0 .net *"_ivl_12", 0 0, L_000001f5ea97cec0;  1 drivers
v000001f5ea8f1980_0 .net *"_ivl_13", 0 0, L_000001f5ea97cf60;  1 drivers
L_000001f5ea983f80 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001f5ea8f1a20_0 .net/2u *"_ivl_15", 0 0, L_000001f5ea983f80;  1 drivers
v000001f5ea8f1d40_0 .net *"_ivl_17", 30 0, L_000001f5ea97c600;  1 drivers
v000001f5ea8f01c0_0 .net *"_ivl_22", 0 0, L_000001f5ea97c740;  1 drivers
v000001f5ea8f1200_0 .net *"_ivl_23", 0 0, L_000001f5ea97d0a0;  1 drivers
v000001f5ea8f0940_0 .net *"_ivl_24", 0 0, L_000001f5ea97c7e0;  1 drivers
v000001f5ea8f1480_0 .net *"_ivl_25", 0 0, L_000001f5ea97c100;  1 drivers
v000001f5ea8f15c0_0 .net *"_ivl_26", 0 0, L_000001f5ea97c9c0;  1 drivers
v000001f5ea8f0260_0 .net *"_ivl_3", 0 0, L_000001f5ea97bfc0;  1 drivers
L_000001f5ea983ef0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000001f5ea8f0300_0 .net/2s *"_ivl_5", 1 0, L_000001f5ea983ef0;  1 drivers
L_000001f5ea983f38 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001f5ea8f1b60_0 .net/2s *"_ivl_7", 1 0, L_000001f5ea983f38;  1 drivers
v000001f5ea8f0440_0 .net *"_ivl_9", 1 0, L_000001f5ea97c060;  1 drivers
L_000001f5ea97bfc0 .cmp/eq 32, L_000001f5ea97bd40, L_000001f5ea983ea8;
L_000001f5ea97c060 .functor MUXZ 2, L_000001f5ea983f38, L_000001f5ea983ef0, L_000001f5ea97bfc0, C4<>;
L_000001f5ea97cec0 .part L_000001f5ea97c060, 0, 1;
L_000001f5ea97bac0 .concat [ 31 1 0 0], L_000001f5ea97c600, L_000001f5ea983f80;
S_000001f5ea8fcdb0 .scope generate, "genblk1[10]" "genblk1[10]" 13 55, 13 55 0, S_000001f5ea8efbf0;
 .timescale -9 -12;
P_000001f5ea811540 .param/l "i" 0 13 55, +C4<01010>;
L_000001f5ea983fc8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f5ea8f0e40_0 .net/2u *"_ivl_1", 31 0, L_000001f5ea983fc8;  1 drivers
v000001f5ea8f12a0_0 .net *"_ivl_12", 0 0, L_000001f5ea97ca60;  1 drivers
v000001f5ea8f1340_0 .net *"_ivl_13", 0 0, L_000001f5ea97bde0;  1 drivers
L_000001f5ea9840a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001f5ea8f1660_0 .net/2u *"_ivl_15", 0 0, L_000001f5ea9840a0;  1 drivers
v000001f5ea8f1ac0_0 .net *"_ivl_17", 30 0, L_000001f5ea97b020;  1 drivers
v000001f5ea8f1de0_0 .net *"_ivl_22", 0 0, L_000001f5ea97c880;  1 drivers
v000001f5ea8f0800_0 .net *"_ivl_23", 0 0, L_000001f5ea97d1e0;  1 drivers
v000001f5ea8f1c00_0 .net *"_ivl_24", 0 0, L_000001f5ea97bf20;  1 drivers
v000001f5ea8f0bc0_0 .net *"_ivl_25", 0 0, L_000001f5ea97b3e0;  1 drivers
v000001f5ea8f1fc0_0 .net *"_ivl_26", 0 0, L_000001f5ea97ad00;  1 drivers
v000001f5ea8f04e0_0 .net *"_ivl_3", 0 0, L_000001f5ea97c240;  1 drivers
L_000001f5ea984010 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000001f5ea8f09e0_0 .net/2s *"_ivl_5", 1 0, L_000001f5ea984010;  1 drivers
L_000001f5ea984058 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001f5ea8ff550_0 .net/2s *"_ivl_7", 1 0, L_000001f5ea984058;  1 drivers
v000001f5ea8fe650_0 .net *"_ivl_9", 1 0, L_000001f5ea97b8e0;  1 drivers
L_000001f5ea97c240 .cmp/eq 32, L_000001f5ea97ae40, L_000001f5ea983fc8;
L_000001f5ea97b8e0 .functor MUXZ 2, L_000001f5ea984058, L_000001f5ea984010, L_000001f5ea97c240, C4<>;
L_000001f5ea97ca60 .part L_000001f5ea97b8e0, 0, 1;
L_000001f5ea97cce0 .concat [ 31 1 0 0], L_000001f5ea97b020, L_000001f5ea9840a0;
S_000001f5ea8fca90 .scope generate, "genblk1[11]" "genblk1[11]" 13 55, 13 55 0, S_000001f5ea8efbf0;
 .timescale -9 -12;
P_000001f5ea812d00 .param/l "i" 0 13 55, +C4<01011>;
L_000001f5ea9840e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f5ea900810_0 .net/2u *"_ivl_1", 31 0, L_000001f5ea9840e8;  1 drivers
v000001f5ea8febf0_0 .net *"_ivl_12", 0 0, L_000001f5ea97b160;  1 drivers
v000001f5ea8ff910_0 .net *"_ivl_13", 0 0, L_000001f5ea97cc40;  1 drivers
L_000001f5ea9841c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001f5ea8fe970_0 .net/2u *"_ivl_15", 0 0, L_000001f5ea9841c0;  1 drivers
v000001f5ea8ffa50_0 .net *"_ivl_17", 30 0, L_000001f5ea97bca0;  1 drivers
v000001f5ea8fe3d0_0 .net *"_ivl_22", 0 0, L_000001f5ea97cb00;  1 drivers
v000001f5ea9001d0_0 .net *"_ivl_23", 0 0, L_000001f5ea97cba0;  1 drivers
v000001f5ea8ff230_0 .net *"_ivl_24", 0 0, L_000001f5ea97b520;  1 drivers
v000001f5ea8ff190_0 .net *"_ivl_25", 0 0, L_000001f5ea97cd80;  1 drivers
v000001f5ea8ff2d0_0 .net *"_ivl_26", 0 0, L_000001f5ea97ce20;  1 drivers
v000001f5ea8fee70_0 .net *"_ivl_3", 0 0, L_000001f5ea97bb60;  1 drivers
L_000001f5ea984130 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000001f5ea8ff4b0_0 .net/2s *"_ivl_5", 1 0, L_000001f5ea984130;  1 drivers
L_000001f5ea984178 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001f5ea8fe830_0 .net/2s *"_ivl_7", 1 0, L_000001f5ea984178;  1 drivers
v000001f5ea8fe790_0 .net *"_ivl_9", 1 0, L_000001f5ea97bc00;  1 drivers
L_000001f5ea97bb60 .cmp/eq 32, L_000001f5ea97be80, L_000001f5ea9840e8;
L_000001f5ea97bc00 .functor MUXZ 2, L_000001f5ea984178, L_000001f5ea984130, L_000001f5ea97bb60, C4<>;
L_000001f5ea97b160 .part L_000001f5ea97bc00, 0, 1;
L_000001f5ea97b480 .concat [ 31 1 0 0], L_000001f5ea97bca0, L_000001f5ea9841c0;
S_000001f5ea8fc5e0 .scope generate, "genblk1[12]" "genblk1[12]" 13 55, 13 55 0, S_000001f5ea8efbf0;
 .timescale -9 -12;
P_000001f5ea812bc0 .param/l "i" 0 13 55, +C4<01100>;
L_000001f5ea984208 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f5ea900770_0 .net/2u *"_ivl_1", 31 0, L_000001f5ea984208;  1 drivers
v000001f5ea8ffb90_0 .net *"_ivl_12", 0 0, L_000001f5ea97d280;  1 drivers
v000001f5ea9008b0_0 .net *"_ivl_13", 0 0, L_000001f5ea97ada0;  1 drivers
L_000001f5ea9842e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001f5ea8ffaf0_0 .net/2u *"_ivl_15", 0 0, L_000001f5ea9842e0;  1 drivers
v000001f5ea8fec90_0 .net *"_ivl_17", 30 0, L_000001f5ea97b2a0;  1 drivers
v000001f5ea8ff050_0 .net *"_ivl_22", 0 0, L_000001f5ea97b660;  1 drivers
v000001f5ea8fedd0_0 .net *"_ivl_23", 0 0, L_000001f5ea97b7a0;  1 drivers
v000001f5ea8fe290_0 .net *"_ivl_24", 0 0, L_000001f5ea97b840;  1 drivers
v000001f5ea8ffc30_0 .net *"_ivl_25", 0 0, L_000001f5ea97b980;  1 drivers
v000001f5ea900310_0 .net *"_ivl_26", 0 0, L_000001f5ea97ba20;  1 drivers
v000001f5ea8fe6f0_0 .net *"_ivl_3", 0 0, L_000001f5ea97b200;  1 drivers
L_000001f5ea984250 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000001f5ea8fed30_0 .net/2s *"_ivl_5", 1 0, L_000001f5ea984250;  1 drivers
L_000001f5ea984298 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001f5ea900090_0 .net/2s *"_ivl_7", 1 0, L_000001f5ea984298;  1 drivers
v000001f5ea8ffd70_0 .net *"_ivl_9", 1 0, L_000001f5ea97d000;  1 drivers
L_000001f5ea97b200 .cmp/eq 32, L_000001f5ea97b5c0, L_000001f5ea984208;
L_000001f5ea97d000 .functor MUXZ 2, L_000001f5ea984298, L_000001f5ea984250, L_000001f5ea97b200, C4<>;
L_000001f5ea97d280 .part L_000001f5ea97d000, 0, 1;
L_000001f5ea97b340 .concat [ 31 1 0 0], L_000001f5ea97b2a0, L_000001f5ea9842e0;
S_000001f5ea8fda30 .scope generate, "genblk1[13]" "genblk1[13]" 13 55, 13 55 0, S_000001f5ea8efbf0;
 .timescale -9 -12;
P_000001f5ea8128c0 .param/l "i" 0 13 55, +C4<01101>;
L_000001f5ea984328 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f5ea8fe150_0 .net/2u *"_ivl_1", 31 0, L_000001f5ea984328;  1 drivers
v000001f5ea8fe8d0_0 .net *"_ivl_12", 0 0, L_000001f5ea97e2c0;  1 drivers
v000001f5ea8ffeb0_0 .net *"_ivl_13", 0 0, L_000001f5ea97e400;  1 drivers
L_000001f5ea984400 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001f5ea8fea10_0 .net/2u *"_ivl_15", 0 0, L_000001f5ea984400;  1 drivers
v000001f5ea8ffff0_0 .net *"_ivl_17", 30 0, L_000001f5ea97f9e0;  1 drivers
v000001f5ea8ff0f0_0 .net *"_ivl_22", 0 0, L_000001f5ea97d8c0;  1 drivers
v000001f5ea900130_0 .net *"_ivl_23", 0 0, L_000001f5ea97f6c0;  1 drivers
v000001f5ea8feab0_0 .net *"_ivl_24", 0 0, L_000001f5ea97f760;  1 drivers
v000001f5ea8fe1f0_0 .net *"_ivl_25", 0 0, L_000001f5ea97f800;  1 drivers
v000001f5ea8ffcd0_0 .net *"_ivl_26", 0 0, L_000001f5ea97f1c0;  1 drivers
v000001f5ea8fef10_0 .net *"_ivl_3", 0 0, L_000001f5ea97f940;  1 drivers
L_000001f5ea984370 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000001f5ea900270_0 .net/2s *"_ivl_5", 1 0, L_000001f5ea984370;  1 drivers
L_000001f5ea9843b8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001f5ea8feb50_0 .net/2s *"_ivl_7", 1 0, L_000001f5ea9843b8;  1 drivers
v000001f5ea8ffe10_0 .net *"_ivl_9", 1 0, L_000001f5ea97f620;  1 drivers
L_000001f5ea97f940 .cmp/eq 32, L_000001f5ea97df00, L_000001f5ea984328;
L_000001f5ea97f620 .functor MUXZ 2, L_000001f5ea9843b8, L_000001f5ea984370, L_000001f5ea97f940, C4<>;
L_000001f5ea97e2c0 .part L_000001f5ea97f620, 0, 1;
L_000001f5ea97e360 .concat [ 31 1 0 0], L_000001f5ea97f9e0, L_000001f5ea984400;
S_000001f5ea8fdee0 .scope generate, "genblk1[14]" "genblk1[14]" 13 55, 13 55 0, S_000001f5ea8efbf0;
 .timescale -9 -12;
P_000001f5ea812f00 .param/l "i" 0 13 55, +C4<01110>;
L_000001f5ea984448 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f5ea8fefb0_0 .net/2u *"_ivl_1", 31 0, L_000001f5ea984448;  1 drivers
v000001f5ea8ff370_0 .net *"_ivl_12", 0 0, L_000001f5ea97d640;  1 drivers
v000001f5ea8ff410_0 .net *"_ivl_13", 0 0, L_000001f5ea97d960;  1 drivers
L_000001f5ea984520 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001f5ea8ff5f0_0 .net/2u *"_ivl_15", 0 0, L_000001f5ea984520;  1 drivers
v000001f5ea9003b0_0 .net *"_ivl_17", 30 0, L_000001f5ea97eb80;  1 drivers
v000001f5ea8ff690_0 .net *"_ivl_22", 0 0, L_000001f5ea97ec20;  1 drivers
v000001f5ea9006d0_0 .net *"_ivl_23", 0 0, L_000001f5ea97e860;  1 drivers
v000001f5ea900450_0 .net *"_ivl_24", 0 0, L_000001f5ea97ecc0;  1 drivers
v000001f5ea8fe5b0_0 .net *"_ivl_25", 0 0, L_000001f5ea97f8a0;  1 drivers
v000001f5ea8fe330_0 .net *"_ivl_26", 0 0, L_000001f5ea97e0e0;  1 drivers
v000001f5ea8fe470_0 .net *"_ivl_3", 0 0, L_000001f5ea97d500;  1 drivers
L_000001f5ea984490 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000001f5ea8ff730_0 .net/2s *"_ivl_5", 1 0, L_000001f5ea984490;  1 drivers
L_000001f5ea9844d8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001f5ea8fff50_0 .net/2s *"_ivl_7", 1 0, L_000001f5ea9844d8;  1 drivers
v000001f5ea8ff7d0_0 .net *"_ivl_9", 1 0, L_000001f5ea97d5a0;  1 drivers
L_000001f5ea97d500 .cmp/eq 32, L_000001f5ea97f120, L_000001f5ea984448;
L_000001f5ea97d5a0 .functor MUXZ 2, L_000001f5ea9844d8, L_000001f5ea984490, L_000001f5ea97d500, C4<>;
L_000001f5ea97d640 .part L_000001f5ea97d5a0, 0, 1;
L_000001f5ea97fbc0 .concat [ 31 1 0 0], L_000001f5ea97eb80, L_000001f5ea984520;
S_000001f5ea8fc130 .scope generate, "genblk1[15]" "genblk1[15]" 13 55, 13 55 0, S_000001f5ea8efbf0;
 .timescale -9 -12;
P_000001f5ea813340 .param/l "i" 0 13 55, +C4<01111>;
L_000001f5ea984568 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f5ea8ff870_0 .net/2u *"_ivl_1", 31 0, L_000001f5ea984568;  1 drivers
v000001f5ea8fe510_0 .net *"_ivl_12", 0 0, L_000001f5ea97e180;  1 drivers
v000001f5ea900590_0 .net *"_ivl_13", 0 0, L_000001f5ea97d6e0;  1 drivers
L_000001f5ea984640 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001f5ea8ff9b0_0 .net/2u *"_ivl_15", 0 0, L_000001f5ea984640;  1 drivers
v000001f5ea9004f0_0 .net *"_ivl_17", 30 0, L_000001f5ea97e4a0;  1 drivers
v000001f5ea900630_0 .net *"_ivl_22", 0 0, L_000001f5ea97efe0;  1 drivers
v000001f5ea900c70_0 .net *"_ivl_23", 0 0, L_000001f5ea97ed60;  1 drivers
v000001f5ea902930_0 .net *"_ivl_24", 0 0, L_000001f5ea97f080;  1 drivers
v000001f5ea9010d0_0 .net *"_ivl_25", 0 0, L_000001f5ea97fa80;  1 drivers
v000001f5ea902e30_0 .net *"_ivl_26", 0 0, L_000001f5ea97e7c0;  1 drivers
v000001f5ea9030b0_0 .net *"_ivl_3", 0 0, L_000001f5ea97eae0;  1 drivers
L_000001f5ea9845b0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000001f5ea901e90_0 .net/2s *"_ivl_5", 1 0, L_000001f5ea9845b0;  1 drivers
L_000001f5ea9845f8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001f5ea901c10_0 .net/2s *"_ivl_7", 1 0, L_000001f5ea9845f8;  1 drivers
v000001f5ea900f90_0 .net *"_ivl_9", 1 0, L_000001f5ea97da00;  1 drivers
L_000001f5ea97eae0 .cmp/eq 32, L_000001f5ea97ee00, L_000001f5ea984568;
L_000001f5ea97da00 .functor MUXZ 2, L_000001f5ea9845f8, L_000001f5ea9845b0, L_000001f5ea97eae0, C4<>;
L_000001f5ea97e180 .part L_000001f5ea97da00, 0, 1;
L_000001f5ea97db40 .concat [ 31 1 0 0], L_000001f5ea97e4a0, L_000001f5ea984640;
S_000001f5ea8fdbc0 .scope module, "i2s_tx" "i2s_transmitter" 6 176, 14 3 0, S_000001f5ea5adaf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "s_clk_pos";
    .port_info 3 /INPUT 1 "s_clk_neg";
    .port_info 4 /INPUT 24 "word_in";
    .port_info 5 /OUTPUT 1 "serial_out";
    .port_info 6 /OUTPUT 1 "word_select";
    .port_info 7 /OUTPUT 1 "ready";
P_000001f5ea66edb0 .param/l "NUM_BITS" 0 14 5, +C4<00000000000000000000000000011000>;
P_000001f5ea66ede8 .param/l "NUM_CHAN" 0 14 6, +C4<00000000000000000000000000010000>;
L_000001f5ea87bde0 .functor XOR 1, v000001f5ea900ef0_0, v000001f5ea901350_0, C4<0>, C4<0>;
L_000001f5ea8794c0 .functor BUFZ 1, v000001f5ea902b10_0, C4<0>, C4<0>, C4<0>;
v000001f5ea902ed0_0 .net "clk", 0 0, o000001f5ea89b978;  alias, 0 drivers
v000001f5ea902110_0 .var "count", 23 0;
v000001f5ea9021b0_0 .net "load", 0 0, L_000001f5ea87bde0;  1 drivers
v000001f5ea9009f0_0 .net "ready", 0 0, L_000001f5ea87bd00;  alias, 1 drivers
v000001f5ea902250_0 .var "ready_1", 0 0;
v000001f5ea900a90_0 .var "ready_2", 0 0;
v000001f5ea9015d0_0 .var "ready_3", 0 0;
v000001f5ea9027f0_0 .net "ready_i", 0 0, v000001f5ea901490_0;  1 drivers
v000001f5ea900bd0_0 .net "rst", 0 0, o000001f5ea89d0b8;  alias, 0 drivers
v000001f5ea901710_0 .net "s_clk_neg", 0 0, v000001f5ea901530_0;  alias, 1 drivers
v000001f5ea902890_0 .net "s_clk_pos", 0 0, v000001f5ea901a30_0;  alias, 1 drivers
v000001f5ea902c50_0 .net "serial_out", 0 0, L_000001f5ea9e0040;  alias, 1 drivers
v000001f5ea901210_0 .net "word_in", 23 0, v000001f5ea95c820_0;  alias, 1 drivers
v000001f5ea902a70_0 .net "word_select", 0 0, L_000001f5ea8794c0;  alias, 1 drivers
v000001f5ea902b10_0 .var "ws_d0", 0 0;
v000001f5ea900ef0_0 .var "ws_d1", 0 0;
v000001f5ea901350_0 .var "ws_d2", 0 0;
S_000001f5ea8fd580 .scope generate, "genblk1" "genblk1" 14 33, 14 33 0, S_000001f5ea8fdbc0;
 .timescale -9 -12;
L_000001f5ea87bd00 .functor AND 1, v000001f5ea901490_0, v000001f5ea9015d0_0, C4<1>, C4<1>;
S_000001f5ea8fcf40 .scope module, "serializer" "shift_reg" 14 87, 15 3 0, S_000001f5ea8fdbc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clk_en";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 1 "load";
    .port_info 4 /INPUT 24 "word_in";
    .port_info 5 /OUTPUT 1 "serial_out";
    .port_info 6 /OUTPUT 1 "ready";
P_000001f5ea812fc0 .param/l "NUM_BITS" 0 15 5, +C4<00000000000000000000000000011000>;
v000001f5ea9026b0_0 .net "clk", 0 0, o000001f5ea89b978;  alias, 0 drivers
v000001f5ea902750_0 .net "clk_en", 0 0, v000001f5ea901530_0;  alias, 1 drivers
v000001f5ea901990_0 .var "count", 23 0;
v000001f5ea900950_0 .net "load", 0 0, L_000001f5ea87bde0;  alias, 1 drivers
v000001f5ea901490_0 .var "ready", 0 0;
v000001f5ea901ad0_0 .net "rst", 0 0, o000001f5ea89d0b8;  alias, 0 drivers
v000001f5ea901b70_0 .net "serial_out", 0 0, L_000001f5ea9e0040;  alias, 1 drivers
v000001f5ea900d10_0 .net "word_in", 23 0, v000001f5ea95c820_0;  alias, 1 drivers
v000001f5ea902d90_0 .var "word_reg", 23 0;
L_000001f5ea9e0040 .part v000001f5ea902d90_0, 23, 1;
S_000001f5ea8fdd50 .scope module, "modulating_signal" "note_gen" 6 97, 9 4 0, S_000001f5ea5adaf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 2 "wave_sel";
    .port_info 3 /INPUT 16 "acc_en";
    .port_info 4 /INPUT 16 "acc_clr";
    .port_info 5 /INPUT 16 "curr_note";
    .port_info 6 /INPUT 32 "tuning_word";
    .port_info 7 /OUTPUT 18 "wave_out";
P_000001f5ea544ba0 .param/str "COS_LUT_VALUES" 0 9 5, "lut.mem";
P_000001f5ea544bd8 .param/l "DEPTH" 0 9 7, +C4<0000000000000000000000000000000000000000000000001000000000000000>;
P_000001f5ea544c10 .param/l "HI" 1 9 22, C4<010000000000000000>;
P_000001f5ea544c48 .param/l "LO" 1 9 23, C4<110000000000000000>;
P_000001f5ea544c80 .param/l "MAX" 1 9 21, C4<111111111111111111>;
P_000001f5ea544cb8 .param/l "NUM_BITS" 0 9 8, +C4<00000000000000000000000000100000>;
P_000001f5ea544cf0 .param/l "NUM_CHANNELS" 0 9 9, +C4<00000000000000000000000000010000>;
P_000001f5ea544d28 .param/l "WIDTH" 0 9 6, +C4<00000000000000000000000000010010>;
L_000001f5ea87b600 .functor OR 1, L_000001f5ea97e680, L_000001f5ea97d460, C4<0>, C4<0>;
v000001f5ea903290_0 .net *"_ivl_10", 0 0, L_000001f5ea97d460;  1 drivers
v000001f5ea904af0_0 .net *"_ivl_13", 0 0, L_000001f5ea87b600;  1 drivers
L_000001f5ea984718 .functor BUFT 1, C4<111111111111111111>, C4<0>, C4<0>, C4<0>;
v000001f5ea903ab0_0 .net/2u *"_ivl_18", 17 0, L_000001f5ea984718;  1 drivers
L_000001f5ea984688 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v000001f5ea904eb0_0 .net/2u *"_ivl_4", 1 0, L_000001f5ea984688;  1 drivers
v000001f5ea9040f0_0 .net *"_ivl_6", 0 0, L_000001f5ea97e680;  1 drivers
L_000001f5ea9846d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001f5ea904f50_0 .net/2u *"_ivl_8", 1 0, L_000001f5ea9846d0;  1 drivers
v000001f5ea905130_0 .net "acc_clr", 15 0, L_000001f5ea97e900;  alias, 1 drivers
v000001f5ea903dd0_0 .net "acc_en", 15 0, L_000001f5ea97dbe0;  alias, 1 drivers
v000001f5ea904b90_0 .net "addr", 16 0, L_000001f5ea97e540;  1 drivers
v000001f5ea9038d0_0 .net "addr_mapped", 14 0, v000001f5ea9051d0_0;  1 drivers
v000001f5ea904d70_0 .net "clk", 0 0, o000001f5ea89b978;  alias, 0 drivers
v000001f5ea905630_0 .net "curr_note", 15 0, L_000001f5ea97e720;  alias, 1 drivers
v000001f5ea903150_0 .net "lut_out", 17 0, v000001f5ea904050_0;  1 drivers
v000001f5ea905310_0 .net "phi_out", 31 0, v000001f5ea903650_0;  1 drivers
v000001f5ea903830_0 .net "quad", 1 0, L_000001f5ea97e5e0;  1 drivers
v000001f5ea904c30_0 .net "rst", 0 0, o000001f5ea89d0b8;  alias, 0 drivers
v000001f5ea903fb0_0 .net "sin_out", 17 0, v000001f5ea903bf0_0;  1 drivers
v000001f5ea904190_0 .net "tri_down", 17 0, L_000001f5ea97ea40;  1 drivers
v000001f5ea9056d0_0 .net "tri_out", 17 0, L_000001f5ea97dd20;  1 drivers
v000001f5ea905270_0 .net "tri_up", 17 0, L_000001f5ea97e040;  1 drivers
v000001f5ea904690_0 .net "tuning_word", 31 0, v000001f5ea9012b0_0;  alias, 1 drivers
v000001f5ea905810_0 .var "wave_out", 17 0;
v000001f5ea903330_0 .net "wave_sel", 1 0, L_000001f5ea976160;  alias, 1 drivers
E_000001f5ea812900 .event anyedge, v000001f5ea7cfbd0_0, v000001f5ea903bf0_0, v000001f5ea903650_0, v000001f5ea9056d0_0;
L_000001f5ea97e540 .part v000001f5ea903650_0, 15, 17;
L_000001f5ea97e5e0 .part v000001f5ea903650_0, 30, 2;
L_000001f5ea97e680 .cmp/eq 2, L_000001f5ea97e5e0, L_000001f5ea984688;
L_000001f5ea97d460 .cmp/eq 2, L_000001f5ea97e5e0, L_000001f5ea9846d0;
L_000001f5ea97dd20 .functor MUXZ 18, L_000001f5ea97ea40, L_000001f5ea97e040, L_000001f5ea87b600, C4<>;
L_000001f5ea97e040 .part v000001f5ea903650_0, 13, 18;
L_000001f5ea97ea40 .arith/sub 18, L_000001f5ea984718, L_000001f5ea97e040;
S_000001f5ea8fd0d0 .scope module, "accumulator" "phase_acc" 9 55, 10 15 0, S_000001f5ea8fdd50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "acc_en";
    .port_info 3 /INPUT 16 "acc_clr";
    .port_info 4 /INPUT 16 "curr_note";
    .port_info 5 /INPUT 32 "phi_in";
    .port_info 6 /OUTPUT 32 "phi_out";
P_000001f5ea66f130 .param/l "NUM_BITS" 0 10 16, +C4<00000000000000000000000000100000>;
P_000001f5ea66f168 .param/l "NUM_CHANNELS" 0 10 17, +C4<00000000000000000000000000010000>;
v000001f5ea9022f0 .array "acc", 15 0, 31 0;
v000001f5ea9017b0_0 .net "acc_clr", 15 0, L_000001f5ea97e900;  alias, 1 drivers
v000001f5ea901cb0_0 .net "acc_en", 15 0, L_000001f5ea97dbe0;  alias, 1 drivers
v000001f5ea901df0_0 .net "clk", 0 0, o000001f5ea89b978;  alias, 0 drivers
v000001f5ea904a50_0 .net "curr_note", 15 0, L_000001f5ea97e720;  alias, 1 drivers
v000001f5ea9042d0_0 .var/i "i", 31 0;
v000001f5ea904550_0 .net "phi_in", 31 0, v000001f5ea9012b0_0;  alias, 1 drivers
v000001f5ea903650_0 .var "phi_out", 31 0;
v000001f5ea9031f0_0 .net "rst", 0 0, o000001f5ea89d0b8;  alias, 0 drivers
v000001f5ea9022f0_0 .array/port v000001f5ea9022f0, 0;
v000001f5ea9022f0_1 .array/port v000001f5ea9022f0, 1;
v000001f5ea9022f0_2 .array/port v000001f5ea9022f0, 2;
E_000001f5ea812940/0 .event anyedge, v000001f5ea8ed680_0, v000001f5ea9022f0_0, v000001f5ea9022f0_1, v000001f5ea9022f0_2;
v000001f5ea9022f0_3 .array/port v000001f5ea9022f0, 3;
v000001f5ea9022f0_4 .array/port v000001f5ea9022f0, 4;
v000001f5ea9022f0_5 .array/port v000001f5ea9022f0, 5;
v000001f5ea9022f0_6 .array/port v000001f5ea9022f0, 6;
E_000001f5ea812940/1 .event anyedge, v000001f5ea9022f0_3, v000001f5ea9022f0_4, v000001f5ea9022f0_5, v000001f5ea9022f0_6;
v000001f5ea9022f0_7 .array/port v000001f5ea9022f0, 7;
v000001f5ea9022f0_8 .array/port v000001f5ea9022f0, 8;
v000001f5ea9022f0_9 .array/port v000001f5ea9022f0, 9;
v000001f5ea9022f0_10 .array/port v000001f5ea9022f0, 10;
E_000001f5ea812940/2 .event anyedge, v000001f5ea9022f0_7, v000001f5ea9022f0_8, v000001f5ea9022f0_9, v000001f5ea9022f0_10;
v000001f5ea9022f0_11 .array/port v000001f5ea9022f0, 11;
v000001f5ea9022f0_12 .array/port v000001f5ea9022f0, 12;
v000001f5ea9022f0_13 .array/port v000001f5ea9022f0, 13;
v000001f5ea9022f0_14 .array/port v000001f5ea9022f0, 14;
E_000001f5ea812940/3 .event anyedge, v000001f5ea9022f0_11, v000001f5ea9022f0_12, v000001f5ea9022f0_13, v000001f5ea9022f0_14;
v000001f5ea9022f0_15 .array/port v000001f5ea9022f0, 15;
E_000001f5ea812940/4 .event anyedge, v000001f5ea9022f0_15;
E_000001f5ea812940 .event/or E_000001f5ea812940/0, E_000001f5ea812940/1, E_000001f5ea812940/2, E_000001f5ea812940/3, E_000001f5ea812940/4;
S_000001f5ea8fd3f0 .scope module, "lut" "cos_lut" 9 81, 11 16 0, S_000001f5ea8fdd50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 15 "addr";
    .port_info 2 /OUTPUT 18 "data_out";
P_000001f5ea5ce000 .param/l "ADDR_WIDTH" 0 11 20, +C4<00000000000000000000000000001111>;
P_000001f5ea5ce038 .param/l "DEPTH" 0 11 19, +C4<0000000000000000000000000000000000000000000000001000000000000000>;
P_000001f5ea5ce070 .param/str "INIT_VAL" 0 11 17, "lut.mem";
P_000001f5ea5ce0a8 .param/l "WIDTH" 0 11 18, +C4<00000000000000000000000000010010>;
v000001f5ea903790_0 .net "addr", 14 0, v000001f5ea9051d0_0;  alias, 1 drivers
v000001f5ea904e10_0 .net "clk", 0 0, o000001f5ea89b978;  alias, 0 drivers
v000001f5ea904050_0 .var "data_out", 17 0;
v000001f5ea9058b0 .array "lut", 32767 0, 17 0;
S_000001f5ea8fd260 .scope module, "quad_logic" "quadrant" 9 69, 12 15 0, S_000001f5ea8fdd50;
 .timescale -9 -12;
    .port_info 0 /INPUT 17 "addr_in";
    .port_info 1 /INPUT 18 "data_in";
    .port_info 2 /OUTPUT 15 "addr_out";
    .port_info 3 /OUTPUT 18 "data_out";
P_000001f5ea5be3f0 .param/l "ADDR_BITS" 0 12 17, +C4<00000000000000000000000000001111>;
P_000001f5ea5be428 .param/l "DATA_BITS" 0 12 18, +C4<00000000000000000000000000010010>;
P_000001f5ea5be460 .param/l "DEPTH" 0 12 19, +C4<0000000000000000000000000000000000000000000000001000000000000000>;
v000001f5ea905090_0 .net "addr_in", 16 0, L_000001f5ea97e540;  alias, 1 drivers
v000001f5ea9051d0_0 .var "addr_out", 14 0;
v000001f5ea905770_0 .net "data_in", 17 0, v000001f5ea904050_0;  alias, 1 drivers
v000001f5ea903bf0_0 .var "data_out", 17 0;
v000001f5ea903e70_0 .net "quad", 1 0, L_000001f5ea97d780;  1 drivers
E_000001f5ea813180 .event anyedge, v000001f5ea903e70_0, v000001f5ea904050_0;
E_000001f5ea8131c0 .event anyedge, v000001f5ea903e70_0, v000001f5ea905090_0;
L_000001f5ea97d780 .part L_000001f5ea97e540, 15, 2;
S_000001f5ea8fd710 .scope module, "note_sum_point" "note_registers" 6 143, 16 16 0, S_000001f5ea5adaf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "reg_en";
    .port_info 3 /INPUT 16 "note_en";
    .port_info 4 /INPUT 18 "note_in";
    .port_info 5 /INPUT 512 "velocity_in";
    .port_info 6 /INPUT 5 "attack_tau";
    .port_info 7 /INPUT 5 "decay_tau";
    .port_info 8 /INPUT 5 "release_tau";
    .port_info 9 /OUTPUT 24 "note_out";
    .port_info 10 /OUTPUT 16 "available";
P_000001f5ea54da40 .param/l "NUM_BITS_IN" 0 16 17, +C4<00000000000000000000000000010010>;
P_000001f5ea54da78 .param/l "NUM_BITS_OUT" 0 16 18, +C4<00000000000000000000000000011000>;
P_000001f5ea54dab0 .param/l "NUM_BITS_TAU" 0 16 19, +C4<00000000000000000000000000000101>;
P_000001f5ea54dae8 .param/l "NUM_CHANNELS" 0 16 20, +C4<00000000000000000000000000010000>;
v000001f5ea96aec0_0 .net "attack_tau", 4 0, L_000001f5ea9768e0;  alias, 1 drivers
v000001f5ea96a4c0_0 .net "available", 15 0, L_000001f5ea9e1ee0;  alias, 1 drivers
v000001f5ea96aba0_0 .net "clk", 0 0, o000001f5ea89b978;  alias, 0 drivers
v000001f5ea96aa60_0 .net "decay_tau", 4 0, L_000001f5ea9774c0;  alias, 1 drivers
v000001f5ea96ac40_0 .var/i "i", 31 0;
v000001f5ea96ae20_0 .var "latch", 0 0;
v000001f5ea95cfa0_0 .net "note_en", 15 0, L_000001f5ea97daa0;  alias, 1 drivers
v000001f5ea95c320_0 .net "note_in", 17 0, v000001f5ea8eb740_0;  alias, 1 drivers
v000001f5ea95ca00_0 .net "note_out", 23 0, v000001f5ea95cb40_0;  alias, 1 drivers
v000001f5ea95bf60_0 .net "note_out_i", 23 0, v000001f5ea967e00_0;  1 drivers
v000001f5ea95cb40_0 .var "note_out_reg", 23 0;
v000001f5ea95caa0 .array "notes", 15 0, 17 0;
v000001f5ea95c780 .array "notes_shaped", 15 0;
v000001f5ea95c780_0 .net v000001f5ea95c780 0, 17 0, v000001f5ea9053b0_0; 1 drivers
v000001f5ea95c780_1 .net v000001f5ea95c780 1, 17 0, v000001f5ea90afb0_0; 1 drivers
v000001f5ea95c780_2 .net v000001f5ea95c780 2, 17 0, v000001f5ea90cef0_0; 1 drivers
v000001f5ea95c780_3 .net v000001f5ea95c780 3, 17 0, v000001f5ea90f470_0; 1 drivers
v000001f5ea95c780_4 .net v000001f5ea95c780 4, 17 0, v000001f5ea90f6f0_0; 1 drivers
v000001f5ea95c780_5 .net v000001f5ea95c780 5, 17 0, v000001f5ea90a650_0; 1 drivers
v000001f5ea95c780_6 .net v000001f5ea95c780 6, 17 0, v000001f5ea909e30_0; 1 drivers
v000001f5ea95c780_7 .net v000001f5ea95c780 7, 17 0, v000001f5ea9196a0_0; 1 drivers
v000001f5ea95c780_8 .net v000001f5ea95c780 8, 17 0, v000001f5ea91bcc0_0; 1 drivers
v000001f5ea95c780_9 .net v000001f5ea95c780 9, 17 0, v000001f5ea91a320_0; 1 drivers
v000001f5ea95c780_10 .net v000001f5ea95c780 10, 17 0, v000001f5ea91c9e0_0; 1 drivers
v000001f5ea95c780_11 .net v000001f5ea95c780 11, 17 0, v000001f5ea91d8e0_0; 1 drivers
v000001f5ea95c780_12 .net v000001f5ea95c780 12, 17 0, v000001f5ea92dd80_0; 1 drivers
v000001f5ea95c780_13 .net v000001f5ea95c780 13, 17 0, v000001f5ea92f2c0_0; 1 drivers
v000001f5ea95c780_14 .net v000001f5ea95c780 14, 17 0, v000001f5ea930ee0_0; 1 drivers
v000001f5ea95c780_15 .net v000001f5ea95c780 15, 17 0, v000001f5ea9326a0_0; 1 drivers
v000001f5ea95c000_0 .net "notes_shaped_flat", 287 0, L_000001f5ea9e3740;  1 drivers
v000001f5ea95bce0_0 .net "reg_en", 15 0, L_000001f5ea97fb20;  alias, 1 drivers
v000001f5ea95b880_0 .net "release_tau", 4 0, L_000001f5ea976480;  alias, 1 drivers
v000001f5ea95d5e0_0 .net "rst", 0 0, o000001f5ea89d0b8;  alias, 0 drivers
v000001f5ea95d680 .array "velocities", 15 0;
v000001f5ea95d680_0 .net v000001f5ea95d680 0, 31 0, L_000001f5ea9800c0; 1 drivers
v000001f5ea95d680_1 .net v000001f5ea95d680 1, 31 0, L_000001f5ea97fda0; 1 drivers
v000001f5ea95d680_2 .net v000001f5ea95d680 2, 31 0, L_000001f5ea9814c0; 1 drivers
v000001f5ea95d680_3 .net v000001f5ea95d680 3, 31 0, L_000001f5ea981600; 1 drivers
v000001f5ea95d680_4 .net v000001f5ea95d680 4, 31 0, L_000001f5ea981ce0; 1 drivers
v000001f5ea95d680_5 .net v000001f5ea95d680 5, 31 0, L_000001f5ea9803e0; 1 drivers
v000001f5ea95d680_6 .net v000001f5ea95d680 6, 31 0, L_000001f5ea982be0; 1 drivers
v000001f5ea95d680_7 .net v000001f5ea95d680 7, 31 0, L_000001f5ea982960; 1 drivers
v000001f5ea95d680_8 .net v000001f5ea95d680 8, 31 0, L_000001f5ea973460; 1 drivers
v000001f5ea95d680_9 .net v000001f5ea95d680 9, 31 0, L_000001f5ea973960; 1 drivers
v000001f5ea95d680_10 .net v000001f5ea95d680 10, 31 0, L_000001f5ea9735a0; 1 drivers
v000001f5ea95d680_11 .net v000001f5ea95d680 11, 31 0, L_000001f5ea975940; 1 drivers
v000001f5ea95d680_12 .net v000001f5ea95d680 12, 31 0, L_000001f5ea974b80; 1 drivers
v000001f5ea95d680_13 .net v000001f5ea95d680 13, 31 0, L_000001f5ea975260; 1 drivers
v000001f5ea95d680_14 .net v000001f5ea95d680 14, 31 0, L_000001f5ea9e3060; 1 drivers
v000001f5ea95d680_15 .net v000001f5ea95d680 15, 31 0, L_000001f5ea9e3e20; 1 drivers
v000001f5ea95c960_0 .net "velocity_in", 511 0, L_000001f5ea9783c0;  alias, 1 drivers
L_000001f5ea9800c0 .part L_000001f5ea9783c0, 0, 32;
L_000001f5ea981a60 .part L_000001f5ea97fb20, 0, 1;
L_000001f5ea980520 .part L_000001f5ea97daa0, 0, 1;
L_000001f5ea97fda0 .part L_000001f5ea9783c0, 32, 32;
L_000001f5ea981420 .part L_000001f5ea97fb20, 1, 1;
L_000001f5ea981ec0 .part L_000001f5ea97daa0, 1, 1;
L_000001f5ea9814c0 .part L_000001f5ea9783c0, 64, 32;
L_000001f5ea97fee0 .part L_000001f5ea97fb20, 2, 1;
L_000001f5ea980ca0 .part L_000001f5ea97daa0, 2, 1;
L_000001f5ea981600 .part L_000001f5ea9783c0, 96, 32;
L_000001f5ea9808e0 .part L_000001f5ea97fb20, 3, 1;
L_000001f5ea981c40 .part L_000001f5ea97daa0, 3, 1;
L_000001f5ea981ce0 .part L_000001f5ea9783c0, 128, 32;
L_000001f5ea982140 .part L_000001f5ea97fb20, 4, 1;
L_000001f5ea9805c0 .part L_000001f5ea97daa0, 4, 1;
L_000001f5ea9803e0 .part L_000001f5ea9783c0, 160, 32;
L_000001f5ea982640 .part L_000001f5ea97fb20, 5, 1;
L_000001f5ea983040 .part L_000001f5ea97daa0, 5, 1;
L_000001f5ea982be0 .part L_000001f5ea9783c0, 192, 32;
L_000001f5ea9825a0 .part L_000001f5ea97fb20, 6, 1;
L_000001f5ea982dc0 .part L_000001f5ea97daa0, 6, 1;
L_000001f5ea982960 .part L_000001f5ea9783c0, 224, 32;
L_000001f5ea975bc0 .part L_000001f5ea97fb20, 7, 1;
L_000001f5ea9747c0 .part L_000001f5ea97daa0, 7, 1;
L_000001f5ea973460 .part L_000001f5ea9783c0, 256, 32;
L_000001f5ea973c80 .part L_000001f5ea97fb20, 8, 1;
L_000001f5ea9759e0 .part L_000001f5ea97daa0, 8, 1;
L_000001f5ea973960 .part L_000001f5ea9783c0, 288, 32;
L_000001f5ea973d20 .part L_000001f5ea97fb20, 9, 1;
L_000001f5ea974900 .part L_000001f5ea97daa0, 9, 1;
L_000001f5ea9735a0 .part L_000001f5ea9783c0, 320, 32;
L_000001f5ea973b40 .part L_000001f5ea97fb20, 10, 1;
L_000001f5ea973640 .part L_000001f5ea97daa0, 10, 1;
L_000001f5ea975940 .part L_000001f5ea9783c0, 352, 32;
L_000001f5ea974a40 .part L_000001f5ea97fb20, 11, 1;
L_000001f5ea973820 .part L_000001f5ea97daa0, 11, 1;
L_000001f5ea974b80 .part L_000001f5ea9783c0, 384, 32;
L_000001f5ea974fe0 .part L_000001f5ea97fb20, 12, 1;
L_000001f5ea975080 .part L_000001f5ea97daa0, 12, 1;
L_000001f5ea975260 .part L_000001f5ea9783c0, 416, 32;
L_000001f5ea9e3560 .part L_000001f5ea97fb20, 13, 1;
L_000001f5ea9e3420 .part L_000001f5ea97daa0, 13, 1;
L_000001f5ea9e3060 .part L_000001f5ea9783c0, 448, 32;
L_000001f5ea9e3100 .part L_000001f5ea97fb20, 14, 1;
L_000001f5ea9e2160 .part L_000001f5ea97daa0, 14, 1;
LS_000001f5ea9e3740_0_0 .concat8 [ 18 18 18 18], L_000001f5ea879bc0, L_000001f5ea87adb0, L_000001f5ea879df0, L_000001f5ea879e60;
LS_000001f5ea9e3740_0_4 .concat8 [ 18 18 18 18], L_000001f5ea87abf0, L_000001f5ea87b210, L_000001f5ea87a800, L_000001f5ea87b520;
LS_000001f5ea9e3740_0_8 .concat8 [ 18 18 18 18], L_000001f5ea87ae20, L_000001f5ea87a170, L_000001f5ea87afe0, L_000001f5ea87b3d0;
LS_000001f5ea9e3740_0_12 .concat8 [ 18 18 18 18], L_000001f5ea87ac60, L_000001f5ea879c30, L_000001f5ea87a870, L_000001f5ea87a640;
L_000001f5ea9e3740 .concat8 [ 72 72 72 72], LS_000001f5ea9e3740_0_0, LS_000001f5ea9e3740_0_4, LS_000001f5ea9e3740_0_8, LS_000001f5ea9e3740_0_12;
L_000001f5ea9e3e20 .part L_000001f5ea9783c0, 480, 32;
L_000001f5ea9e3380 .part L_000001f5ea97fb20, 15, 1;
L_000001f5ea9e43c0 .part L_000001f5ea97daa0, 15, 1;
LS_000001f5ea9e1ee0_0_0 .concat8 [ 1 1 1 1], v000001f5ea904370_0, v000001f5ea90c3b0_0, v000001f5ea90c090_0, v000001f5ea90f330_0;
LS_000001f5ea9e1ee0_0_4 .concat8 [ 1 1 1 1], v000001f5ea90da30_0, v000001f5ea9088f0_0, v000001f5ea90a830_0, v000001f5ea917d00_0;
LS_000001f5ea9e1ee0_0_8 .concat8 [ 1 1 1 1], v000001f5ea9199c0_0, v000001f5ea91b180_0, v000001f5ea91e600_0, v000001f5ea91e9c0_0;
LS_000001f5ea9e1ee0_0_12 .concat8 [ 1 1 1 1], v000001f5ea92d9c0_0, v000001f5ea930c60_0, v000001f5ea9303a0_0, v000001f5ea92d420_0;
L_000001f5ea9e1ee0 .concat8 [ 4 4 4 4], LS_000001f5ea9e1ee0_0_0, LS_000001f5ea9e1ee0_0_4, LS_000001f5ea9e1ee0_0_8, LS_000001f5ea9e1ee0_0_12;
S_000001f5ea8fcc20 .scope generate, "genblk1[0]" "genblk1[0]" 16 67, 16 67 0, S_000001f5ea8fd710;
 .timescale -9 -12;
P_000001f5ea812500 .param/l "j" 0 16 67, +C4<00>;
L_000001f5ea879bc0 .functor BUFZ 18, v000001f5ea9053b0_0, C4<000000000000000000>, C4<000000000000000000>, C4<000000000000000000>;
v000001f5ea905ef0_0 .net *"_ivl_2", 17 0, L_000001f5ea879bc0;  1 drivers
S_000001f5ea8fd8a0 .scope module, "envelope_shaper" "amp_shaper" 16 74, 17 6 0, S_000001f5ea8fcc20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "ready";
    .port_info 3 /INPUT 1 "note_en";
    .port_info 4 /INPUT 32 "velocity";
    .port_info 5 /INPUT 5 "attack_tau";
    .port_info 6 /INPUT 5 "decay_tau";
    .port_info 7 /INPUT 5 "release_tau";
    .port_info 8 /INPUT 18 "word_in";
    .port_info 9 /OUTPUT 18 "word_out";
    .port_info 10 /OUTPUT 1 "available";
P_000001f5ea5be4a0 .param/l "ENV_BITS" 1 17 25, +C4<00000000000000000000000000011000>;
P_000001f5ea5be4d8 .param/l "NUM_BITS_TAU" 0 17 8, +C4<00000000000000000000000000000101>;
P_000001f5ea5be510 .param/l "NUM_BITS_WORD" 0 17 9, +C4<00000000000000000000000000010010>;
v000001f5ea905590_0 .net "attack_tau", 4 0, L_000001f5ea9768e0;  alias, 1 drivers
v000001f5ea905bd0_0 .net "available", 0 0, v000001f5ea904370_0;  1 drivers
v000001f5ea905950_0 .net "clk", 0 0, o000001f5ea89b978;  alias, 0 drivers
v000001f5ea905f90_0 .net "decay_tau", 4 0, L_000001f5ea9774c0;  alias, 1 drivers
v000001f5ea905c70_0 .net "envelope", 23 0, L_000001f5ea980c00;  1 drivers
v000001f5ea905db0_0 .net "note_en", 0 0, L_000001f5ea980520;  1 drivers
v000001f5ea906030_0 .net "ready", 0 0, L_000001f5ea981a60;  1 drivers
v000001f5ea905e50_0 .net "release_tau", 4 0, L_000001f5ea976480;  alias, 1 drivers
v000001f5ea905d10_0 .net "rst", 0 0, o000001f5ea89d0b8;  alias, 0 drivers
v000001f5ea9059f0_0 .net "velocity", 31 0, L_000001f5ea9800c0;  alias, 1 drivers
v000001f5ea95caa0_0 .array/port v000001f5ea95caa0, 0;
v000001f5ea905a90_0 .net "word_in", 17 0, v000001f5ea95caa0_0;  1 drivers
v000001f5ea905b30_0 .net "word_out", 17 0, v000001f5ea9053b0_0;  alias, 1 drivers
S_000001f5ea8fc2c0 .scope module, "amplitude_shaper" "fixed_point_mult" 17 52, 8 3 0, S_000001f5ea8fd8a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 24 "in_1";
    .port_info 1 /INPUT 18 "in_2";
    .port_info 2 /OUTPUT 18 "data_out";
    .port_info 3 /OUTPUT 1 "ovf";
P_000001f5ea58e600 .param/l "WF_1" 0 8 6, +C4<000000000000000000000000000010100>;
P_000001f5ea58e638 .param/l "WF_2" 0 8 8, +C4<000000000000000000000000000010000>;
P_000001f5ea58e670 .param/l "WF_O" 0 8 10, +C4<000000000000000000000000000001110>;
P_000001f5ea58e6a8 .param/l "WI_1" 0 8 5, +C4<00000000000000000000000000000100>;
P_000001f5ea58e6e0 .param/l "WI_2" 0 8 7, +C4<00000000000000000000000000000010>;
P_000001f5ea58e718 .param/l "WI_O" 0 8 9, +C4<00000000000000000000000000000100>;
v000001f5ea903c90_0 .net/s *"_ivl_0", 41 0, L_000001f5ea9821e0;  1 drivers
v000001f5ea9033d0_0 .net/s *"_ivl_2", 41 0, L_000001f5ea981060;  1 drivers
v000001f5ea9053b0_0 .var/s "data_out", 17 0;
v000001f5ea9047d0_0 .net/s "in_1", 23 0, L_000001f5ea980c00;  alias, 1 drivers
v000001f5ea903470_0 .net/s "in_2", 17 0, v000001f5ea95caa0_0;  alias, 1 drivers
v000001f5ea903510_0 .var "ovf", 0 0;
v000001f5ea9045f0_0 .net/s "product", 41 0, L_000001f5ea9819c0;  1 drivers
E_000001f5ea812580 .event anyedge, v000001f5ea9045f0_0;
L_000001f5ea9821e0 .extend/s 42, L_000001f5ea980c00;
L_000001f5ea981060 .extend/s 42, v000001f5ea95caa0_0;
L_000001f5ea9819c0 .arith/mult 42, L_000001f5ea9821e0, L_000001f5ea981060;
S_000001f5ea8fc770 .scope module, "envelope_shaper" "rc_filter_fsm" 17 32, 18 13 0, S_000001f5ea8fd8a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 1 "on";
    .port_info 4 /INPUT 32 "velocity";
    .port_info 5 /INPUT 5 "attack_tau";
    .port_info 6 /INPUT 5 "decay_tau";
    .port_info 7 /INPUT 5 "release_tau";
    .port_info 8 /OUTPUT 1 "available";
    .port_info 9 /OUTPUT 24 "envelope";
P_000001f5ea544d70 .param/l "ATTACK_STEP" 1 18 31, C4<010000000000000000000000>;
P_000001f5ea544da8 .param/l "DECAY_STEP" 1 18 32, C4<001100000000000000000000>;
P_000001f5ea544de0 .param/l "ENV_BITS" 0 18 15, +C4<00000000000000000000000000011000>;
P_000001f5ea544e18 .param/l "MAX" 1 18 35, C4<000011110000000000000000>;
P_000001f5ea544e50 .param/l "MIN" 1 18 36, C4<000000000000000000010000>;
P_000001f5ea544e88 .param/l "RELEASE_STEP" 1 18 33, C4<000000000000000000000000>;
P_000001f5ea544ec0 .param/l "S_ATTACK" 1 18 38, C4<01>;
P_000001f5ea544ef8 .param/l "S_DECAY" 1 18 39, C4<10>;
P_000001f5ea544f30 .param/l "S_IDLE" 1 18 37, C4<00>;
P_000001f5ea544f68 .param/l "S_RELEASE" 1 18 40, C4<11>;
P_000001f5ea544fa0 .param/l "TAU_BITS" 0 18 14, +C4<00000000000000000000000000000101>;
v000001f5ea904230_0 .net "attack", 15 0, L_000001f5ea9823c0;  1 drivers
v000001f5ea903970_0 .net "attack_tau", 4 0, L_000001f5ea9768e0;  alias, 1 drivers
v000001f5ea904370_0 .var "avail", 0 0;
v000001f5ea903a10_0 .net "available", 0 0, v000001f5ea904370_0;  alias, 1 drivers
v000001f5ea9036f0_0 .net "clk", 0 0, o000001f5ea89b978;  alias, 0 drivers
v000001f5ea903f10_0 .net "decay", 15 0, L_000001f5ea97fc60;  1 drivers
v000001f5ea9035b0_0 .net "decay_tau", 4 0, L_000001f5ea9774c0;  alias, 1 drivers
v000001f5ea905450_0 .net "en", 0 0, L_000001f5ea980520;  alias, 1 drivers
v000001f5ea904410_0 .var/s "env_delay", 23 0;
v000001f5ea9044b0_0 .net/s "envelope", 23 0, L_000001f5ea980c00;  alias, 1 drivers
v000001f5ea904730_0 .net "on", 0 0, L_000001f5ea981a60;  alias, 1 drivers
v000001f5ea903b50_0 .net/s "product", 23 0, L_000001f5ea980f20;  1 drivers
v000001f5ea903d30_0 .net "release_tau", 4 0, L_000001f5ea976480;  alias, 1 drivers
v000001f5ea904870_0 .net "rst", 0 0, o000001f5ea89d0b8;  alias, 0 drivers
v000001f5ea904910_0 .var "state", 2 0;
v000001f5ea9049b0_0 .var/s "step_delay", 23 0;
v000001f5ea904cd0_0 .net/s "sum", 23 0, L_000001f5ea981240;  1 drivers
v000001f5ea904ff0_0 .var "tau", 4 0;
v000001f5ea9054f0_0 .net "velocity", 31 0, L_000001f5ea9800c0;  alias, 1 drivers
L_000001f5ea9823c0 .part L_000001f5ea9800c0, 16, 16;
L_000001f5ea97fc60 .part L_000001f5ea9800c0, 0, 16;
L_000001f5ea980f20 .shift/rs 24, L_000001f5ea981240, v000001f5ea904ff0_0;
L_000001f5ea981240 .arith/sub 24, v000001f5ea9049b0_0, v000001f5ea904410_0;
L_000001f5ea980c00 .arith/sum 24, L_000001f5ea980f20, v000001f5ea904410_0;
S_000001f5ea8fc900 .scope generate, "genblk1[1]" "genblk1[1]" 16 67, 16 67 0, S_000001f5ea8fd710;
 .timescale -9 -12;
P_000001f5ea813a80 .param/l "j" 0 16 67, +C4<01>;
L_000001f5ea87adb0 .functor BUFZ 18, v000001f5ea90afb0_0, C4<000000000000000000>, C4<000000000000000000>, C4<000000000000000000>;
v000001f5ea90b870_0 .net *"_ivl_2", 17 0, L_000001f5ea87adb0;  1 drivers
S_000001f5ea906c40 .scope module, "envelope_shaper" "amp_shaper" 16 74, 17 6 0, S_000001f5ea8fc900;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "ready";
    .port_info 3 /INPUT 1 "note_en";
    .port_info 4 /INPUT 32 "velocity";
    .port_info 5 /INPUT 5 "attack_tau";
    .port_info 6 /INPUT 5 "decay_tau";
    .port_info 7 /INPUT 5 "release_tau";
    .port_info 8 /INPUT 18 "word_in";
    .port_info 9 /OUTPUT 18 "word_out";
    .port_info 10 /OUTPUT 1 "available";
P_000001f5ea5be760 .param/l "ENV_BITS" 1 17 25, +C4<00000000000000000000000000011000>;
P_000001f5ea5be798 .param/l "NUM_BITS_TAU" 0 17 8, +C4<00000000000000000000000000000101>;
P_000001f5ea5be7d0 .param/l "NUM_BITS_WORD" 0 17 9, +C4<00000000000000000000000000010010>;
v000001f5ea90c770_0 .net "attack_tau", 4 0, L_000001f5ea9768e0;  alias, 1 drivers
v000001f5ea90cdb0_0 .net "available", 0 0, v000001f5ea90c3b0_0;  1 drivers
v000001f5ea90ba50_0 .net "clk", 0 0, o000001f5ea89b978;  alias, 0 drivers
v000001f5ea90c450_0 .net "decay_tau", 4 0, L_000001f5ea9774c0;  alias, 1 drivers
v000001f5ea90ae70_0 .net "envelope", 23 0, L_000001f5ea97fe40;  1 drivers
v000001f5ea90ac90_0 .net "note_en", 0 0, L_000001f5ea981ec0;  1 drivers
v000001f5ea90baf0_0 .net "ready", 0 0, L_000001f5ea981420;  1 drivers
v000001f5ea90c9f0_0 .net "release_tau", 4 0, L_000001f5ea976480;  alias, 1 drivers
v000001f5ea90bb90_0 .net "rst", 0 0, o000001f5ea89d0b8;  alias, 0 drivers
v000001f5ea90cbd0_0 .net "velocity", 31 0, L_000001f5ea97fda0;  alias, 1 drivers
v000001f5ea95caa0_1 .array/port v000001f5ea95caa0, 1;
v000001f5ea90b050_0 .net "word_in", 17 0, v000001f5ea95caa0_1;  1 drivers
v000001f5ea90ad30_0 .net "word_out", 17 0, v000001f5ea90afb0_0;  alias, 1 drivers
S_000001f5ea907a50 .scope module, "amplitude_shaper" "fixed_point_mult" 17 52, 8 3 0, S_000001f5ea906c40;
 .timescale -9 -12;
    .port_info 0 /INPUT 24 "in_1";
    .port_info 1 /INPUT 18 "in_2";
    .port_info 2 /OUTPUT 18 "data_out";
    .port_info 3 /OUTPUT 1 "ovf";
P_000001f5ea4f2ca0 .param/l "WF_1" 0 8 6, +C4<000000000000000000000000000010100>;
P_000001f5ea4f2cd8 .param/l "WF_2" 0 8 8, +C4<000000000000000000000000000010000>;
P_000001f5ea4f2d10 .param/l "WF_O" 0 8 10, +C4<000000000000000000000000000001110>;
P_000001f5ea4f2d48 .param/l "WI_1" 0 8 5, +C4<00000000000000000000000000000100>;
P_000001f5ea4f2d80 .param/l "WI_2" 0 8 7, +C4<00000000000000000000000000000010>;
P_000001f5ea4f2db8 .param/l "WI_O" 0 8 9, +C4<00000000000000000000000000000100>;
v000001f5ea8ec000_0 .net/s *"_ivl_0", 41 0, L_000001f5ea9811a0;  1 drivers
v000001f5ea90c8b0_0 .net/s *"_ivl_2", 41 0, L_000001f5ea981e20;  1 drivers
v000001f5ea90afb0_0 .var/s "data_out", 17 0;
v000001f5ea90c4f0_0 .net/s "in_1", 23 0, L_000001f5ea97fe40;  alias, 1 drivers
v000001f5ea90b550_0 .net/s "in_2", 17 0, v000001f5ea95caa0_1;  alias, 1 drivers
v000001f5ea90c950_0 .var "ovf", 0 0;
v000001f5ea90aab0_0 .net/s "product", 41 0, L_000001f5ea981740;  1 drivers
E_000001f5ea813400 .event anyedge, v000001f5ea90aab0_0;
L_000001f5ea9811a0 .extend/s 42, L_000001f5ea97fe40;
L_000001f5ea981e20 .extend/s 42, v000001f5ea95caa0_1;
L_000001f5ea981740 .arith/mult 42, L_000001f5ea9811a0, L_000001f5ea981e20;
S_000001f5ea9070f0 .scope module, "envelope_shaper" "rc_filter_fsm" 17 32, 18 13 0, S_000001f5ea906c40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 1 "on";
    .port_info 4 /INPUT 32 "velocity";
    .port_info 5 /INPUT 5 "attack_tau";
    .port_info 6 /INPUT 5 "decay_tau";
    .port_info 7 /INPUT 5 "release_tau";
    .port_info 8 /OUTPUT 1 "available";
    .port_info 9 /OUTPUT 24 "envelope";
P_000001f5ea4f2e00 .param/l "ATTACK_STEP" 1 18 31, C4<010000000000000000000000>;
P_000001f5ea4f2e38 .param/l "DECAY_STEP" 1 18 32, C4<001100000000000000000000>;
P_000001f5ea4f2e70 .param/l "ENV_BITS" 0 18 15, +C4<00000000000000000000000000011000>;
P_000001f5ea4f2ea8 .param/l "MAX" 1 18 35, C4<000011110000000000000000>;
P_000001f5ea4f2ee0 .param/l "MIN" 1 18 36, C4<000000000000000000010000>;
P_000001f5ea4f2f18 .param/l "RELEASE_STEP" 1 18 33, C4<000000000000000000000000>;
P_000001f5ea4f2f50 .param/l "S_ATTACK" 1 18 38, C4<01>;
P_000001f5ea4f2f88 .param/l "S_DECAY" 1 18 39, C4<10>;
P_000001f5ea4f2fc0 .param/l "S_IDLE" 1 18 37, C4<00>;
P_000001f5ea4f2ff8 .param/l "S_RELEASE" 1 18 40, C4<11>;
P_000001f5ea4f3030 .param/l "TAU_BITS" 0 18 14, +C4<00000000000000000000000000000101>;
v000001f5ea90b410_0 .net "attack", 15 0, L_000001f5ea980700;  1 drivers
v000001f5ea90ab50_0 .net "attack_tau", 4 0, L_000001f5ea9768e0;  alias, 1 drivers
v000001f5ea90c3b0_0 .var "avail", 0 0;
v000001f5ea90cd10_0 .net "available", 0 0, v000001f5ea90c3b0_0;  alias, 1 drivers
v000001f5ea90b730_0 .net "clk", 0 0, o000001f5ea89b978;  alias, 0 drivers
v000001f5ea90ce50_0 .net "decay", 15 0, L_000001f5ea981100;  1 drivers
v000001f5ea90bd70_0 .net "decay_tau", 4 0, L_000001f5ea9774c0;  alias, 1 drivers
v000001f5ea90b5f0_0 .net "en", 0 0, L_000001f5ea981ec0;  alias, 1 drivers
v000001f5ea90beb0_0 .var/s "env_delay", 23 0;
v000001f5ea90cb30_0 .net/s "envelope", 23 0, L_000001f5ea97fe40;  alias, 1 drivers
v000001f5ea90abf0_0 .net "on", 0 0, L_000001f5ea981420;  alias, 1 drivers
v000001f5ea90add0_0 .net/s "product", 23 0, L_000001f5ea981880;  1 drivers
v000001f5ea90bf50_0 .net "release_tau", 4 0, L_000001f5ea976480;  alias, 1 drivers
v000001f5ea90b910_0 .net "rst", 0 0, o000001f5ea89d0b8;  alias, 0 drivers
v000001f5ea90b2d0_0 .var "state", 2 0;
v000001f5ea90b690_0 .var/s "step_delay", 23 0;
v000001f5ea90bff0_0 .net/s "sum", 23 0, L_000001f5ea97ff80;  1 drivers
v000001f5ea90b7d0_0 .var "tau", 4 0;
v000001f5ea90c1d0_0 .net "velocity", 31 0, L_000001f5ea97fda0;  alias, 1 drivers
L_000001f5ea980700 .part L_000001f5ea97fda0, 16, 16;
L_000001f5ea981100 .part L_000001f5ea97fda0, 0, 16;
L_000001f5ea981880 .shift/rs 24, L_000001f5ea97ff80, v000001f5ea90b7d0_0;
L_000001f5ea97ff80 .arith/sub 24, v000001f5ea90b690_0, v000001f5ea90beb0_0;
L_000001f5ea97fe40 .arith/sum 24, L_000001f5ea981880, v000001f5ea90beb0_0;
S_000001f5ea906600 .scope generate, "genblk1[2]" "genblk1[2]" 16 67, 16 67 0, S_000001f5ea8fd710;
 .timescale -9 -12;
P_000001f5ea813580 .param/l "j" 0 16 67, +C4<010>;
L_000001f5ea879df0 .functor BUFZ 18, v000001f5ea90cef0_0, C4<000000000000000000>, C4<000000000000000000>, C4<000000000000000000>;
v000001f5ea90dc10_0 .net *"_ivl_2", 17 0, L_000001f5ea879df0;  1 drivers
S_000001f5ea906ab0 .scope module, "envelope_shaper" "amp_shaper" 16 74, 17 6 0, S_000001f5ea906600;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "ready";
    .port_info 3 /INPUT 1 "note_en";
    .port_info 4 /INPUT 32 "velocity";
    .port_info 5 /INPUT 5 "attack_tau";
    .port_info 6 /INPUT 5 "decay_tau";
    .port_info 7 /INPUT 5 "release_tau";
    .port_info 8 /INPUT 18 "word_in";
    .port_info 9 /OUTPUT 18 "word_out";
    .port_info 10 /OUTPUT 1 "available";
P_000001f5ea910900 .param/l "ENV_BITS" 1 17 25, +C4<00000000000000000000000000011000>;
P_000001f5ea910938 .param/l "NUM_BITS_TAU" 0 17 8, +C4<00000000000000000000000000000101>;
P_000001f5ea910970 .param/l "NUM_BITS_WORD" 0 17 9, +C4<00000000000000000000000000010010>;
v000001f5ea90f150_0 .net "attack_tau", 4 0, L_000001f5ea9768e0;  alias, 1 drivers
v000001f5ea90ecf0_0 .net "available", 0 0, v000001f5ea90c090_0;  1 drivers
v000001f5ea90dd50_0 .net "clk", 0 0, o000001f5ea89b978;  alias, 0 drivers
v000001f5ea90f1f0_0 .net "decay_tau", 4 0, L_000001f5ea9774c0;  alias, 1 drivers
v000001f5ea90f0b0_0 .net "envelope", 23 0, L_000001f5ea980980;  1 drivers
v000001f5ea90ed90_0 .net "note_en", 0 0, L_000001f5ea980ca0;  1 drivers
v000001f5ea90ddf0_0 .net "ready", 0 0, L_000001f5ea97fee0;  1 drivers
v000001f5ea90f8d0_0 .net "release_tau", 4 0, L_000001f5ea976480;  alias, 1 drivers
v000001f5ea90e6b0_0 .net "rst", 0 0, o000001f5ea89d0b8;  alias, 0 drivers
v000001f5ea90d170_0 .net "velocity", 31 0, L_000001f5ea9814c0;  alias, 1 drivers
v000001f5ea95caa0_2 .array/port v000001f5ea95caa0, 2;
v000001f5ea90e430_0 .net "word_in", 17 0, v000001f5ea95caa0_2;  1 drivers
v000001f5ea90dfd0_0 .net "word_out", 17 0, v000001f5ea90cef0_0;  alias, 1 drivers
S_000001f5ea9062e0 .scope module, "amplitude_shaper" "fixed_point_mult" 17 52, 8 3 0, S_000001f5ea906ab0;
 .timescale -9 -12;
    .port_info 0 /INPUT 24 "in_1";
    .port_info 1 /INPUT 18 "in_2";
    .port_info 2 /OUTPUT 18 "data_out";
    .port_info 3 /OUTPUT 1 "ovf";
P_000001f5ea5dadc0 .param/l "WF_1" 0 8 6, +C4<000000000000000000000000000010100>;
P_000001f5ea5dadf8 .param/l "WF_2" 0 8 8, +C4<000000000000000000000000000010000>;
P_000001f5ea5dae30 .param/l "WF_O" 0 8 10, +C4<000000000000000000000000000001110>;
P_000001f5ea5dae68 .param/l "WI_1" 0 8 5, +C4<00000000000000000000000000000100>;
P_000001f5ea5daea0 .param/l "WI_2" 0 8 7, +C4<00000000000000000000000000000010>;
P_000001f5ea5daed8 .param/l "WI_O" 0 8 9, +C4<00000000000000000000000000000100>;
v000001f5ea90b0f0_0 .net/s *"_ivl_0", 41 0, L_000001f5ea980160;  1 drivers
v000001f5ea90bc30_0 .net/s *"_ivl_2", 41 0, L_000001f5ea980200;  1 drivers
v000001f5ea90cef0_0 .var/s "data_out", 17 0;
v000001f5ea90c270_0 .net/s "in_1", 23 0, L_000001f5ea980980;  alias, 1 drivers
v000001f5ea90bcd0_0 .net/s "in_2", 17 0, v000001f5ea95caa0_2;  alias, 1 drivers
v000001f5ea90b9b0_0 .var "ovf", 0 0;
v000001f5ea90af10_0 .net/s "product", 41 0, L_000001f5ea980de0;  1 drivers
E_000001f5ea8140c0 .event anyedge, v000001f5ea90af10_0;
L_000001f5ea980160 .extend/s 42, L_000001f5ea980980;
L_000001f5ea980200 .extend/s 42, v000001f5ea95caa0_2;
L_000001f5ea980de0 .arith/mult 42, L_000001f5ea980160, L_000001f5ea980200;
S_000001f5ea9078c0 .scope module, "envelope_shaper" "rc_filter_fsm" 17 32, 18 13 0, S_000001f5ea906ab0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 1 "on";
    .port_info 4 /INPUT 32 "velocity";
    .port_info 5 /INPUT 5 "attack_tau";
    .port_info 6 /INPUT 5 "decay_tau";
    .port_info 7 /INPUT 5 "release_tau";
    .port_info 8 /OUTPUT 1 "available";
    .port_info 9 /OUTPUT 24 "envelope";
P_000001f5ea5daf20 .param/l "ATTACK_STEP" 1 18 31, C4<010000000000000000000000>;
P_000001f5ea5daf58 .param/l "DECAY_STEP" 1 18 32, C4<001100000000000000000000>;
P_000001f5ea5daf90 .param/l "ENV_BITS" 0 18 15, +C4<00000000000000000000000000011000>;
P_000001f5ea5dafc8 .param/l "MAX" 1 18 35, C4<000011110000000000000000>;
P_000001f5ea5db000 .param/l "MIN" 1 18 36, C4<000000000000000000010000>;
P_000001f5ea5db038 .param/l "RELEASE_STEP" 1 18 33, C4<000000000000000000000000>;
P_000001f5ea5db070 .param/l "S_ATTACK" 1 18 38, C4<01>;
P_000001f5ea5db0a8 .param/l "S_DECAY" 1 18 39, C4<10>;
P_000001f5ea5db0e0 .param/l "S_IDLE" 1 18 37, C4<00>;
P_000001f5ea5db118 .param/l "S_RELEASE" 1 18 40, C4<11>;
P_000001f5ea5db150 .param/l "TAU_BITS" 0 18 14, +C4<00000000000000000000000000000101>;
v000001f5ea90be10_0 .net "attack", 15 0, L_000001f5ea980ac0;  1 drivers
v000001f5ea90ca90_0 .net "attack_tau", 4 0, L_000001f5ea9768e0;  alias, 1 drivers
v000001f5ea90c090_0 .var "avail", 0 0;
v000001f5ea90b190_0 .net "available", 0 0, v000001f5ea90c090_0;  alias, 1 drivers
v000001f5ea90c130_0 .net "clk", 0 0, o000001f5ea89b978;  alias, 0 drivers
v000001f5ea90cf90_0 .net "decay", 15 0, L_000001f5ea9812e0;  1 drivers
v000001f5ea90d030_0 .net "decay_tau", 4 0, L_000001f5ea9774c0;  alias, 1 drivers
v000001f5ea90c310_0 .net "en", 0 0, L_000001f5ea980ca0;  alias, 1 drivers
v000001f5ea90cc70_0 .var/s "env_delay", 23 0;
v000001f5ea90d0d0_0 .net/s "envelope", 23 0, L_000001f5ea980980;  alias, 1 drivers
v000001f5ea90c590_0 .net "on", 0 0, L_000001f5ea97fee0;  alias, 1 drivers
v000001f5ea90c630_0 .net/s "product", 23 0, L_000001f5ea981380;  1 drivers
v000001f5ea90b4b0_0 .net "release_tau", 4 0, L_000001f5ea976480;  alias, 1 drivers
v000001f5ea90c6d0_0 .net "rst", 0 0, o000001f5ea89d0b8;  alias, 0 drivers
v000001f5ea90c810_0 .var "state", 2 0;
v000001f5ea90a970_0 .var/s "step_delay", 23 0;
v000001f5ea90aa10_0 .net/s "sum", 23 0, L_000001f5ea981560;  1 drivers
v000001f5ea90b230_0 .var "tau", 4 0;
v000001f5ea90b370_0 .net "velocity", 31 0, L_000001f5ea9814c0;  alias, 1 drivers
L_000001f5ea980ac0 .part L_000001f5ea9814c0, 16, 16;
L_000001f5ea9812e0 .part L_000001f5ea9814c0, 0, 16;
L_000001f5ea981380 .shift/rs 24, L_000001f5ea981560, v000001f5ea90b230_0;
L_000001f5ea981560 .arith/sub 24, v000001f5ea90a970_0, v000001f5ea90cc70_0;
L_000001f5ea980980 .arith/sum 24, L_000001f5ea981380, v000001f5ea90cc70_0;
S_000001f5ea907be0 .scope generate, "genblk1[3]" "genblk1[3]" 16 67, 16 67 0, S_000001f5ea8fd710;
 .timescale -9 -12;
P_000001f5ea813d40 .param/l "j" 0 16 67, +C4<011>;
L_000001f5ea879e60 .functor BUFZ 18, v000001f5ea90f470_0, C4<000000000000000000>, C4<000000000000000000>, C4<000000000000000000>;
v000001f5ea90e4d0_0 .net *"_ivl_2", 17 0, L_000001f5ea879e60;  1 drivers
S_000001f5ea906dd0 .scope module, "envelope_shaper" "amp_shaper" 16 74, 17 6 0, S_000001f5ea907be0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "ready";
    .port_info 3 /INPUT 1 "note_en";
    .port_info 4 /INPUT 32 "velocity";
    .port_info 5 /INPUT 5 "attack_tau";
    .port_info 6 /INPUT 5 "decay_tau";
    .port_info 7 /INPUT 5 "release_tau";
    .port_info 8 /INPUT 18 "word_in";
    .port_info 9 /OUTPUT 18 "word_out";
    .port_info 10 /OUTPUT 1 "available";
P_000001f5ea910a60 .param/l "ENV_BITS" 1 17 25, +C4<00000000000000000000000000011000>;
P_000001f5ea910a98 .param/l "NUM_BITS_TAU" 0 17 8, +C4<00000000000000000000000000000101>;
P_000001f5ea910ad0 .param/l "NUM_BITS_WORD" 0 17 9, +C4<00000000000000000000000000010010>;
v000001f5ea90e9d0_0 .net "attack_tau", 4 0, L_000001f5ea9768e0;  alias, 1 drivers
v000001f5ea90ec50_0 .net "available", 0 0, v000001f5ea90f330_0;  1 drivers
v000001f5ea90e750_0 .net "clk", 0 0, o000001f5ea89b978;  alias, 0 drivers
v000001f5ea90e930_0 .net "decay_tau", 4 0, L_000001f5ea9774c0;  alias, 1 drivers
v000001f5ea90f3d0_0 .net "envelope", 23 0, L_000001f5ea980020;  1 drivers
v000001f5ea90f510_0 .net "note_en", 0 0, L_000001f5ea981c40;  1 drivers
v000001f5ea90d350_0 .net "ready", 0 0, L_000001f5ea9808e0;  1 drivers
v000001f5ea90f010_0 .net "release_tau", 4 0, L_000001f5ea976480;  alias, 1 drivers
v000001f5ea90d850_0 .net "rst", 0 0, o000001f5ea89d0b8;  alias, 0 drivers
v000001f5ea90e390_0 .net "velocity", 31 0, L_000001f5ea981600;  alias, 1 drivers
v000001f5ea95caa0_3 .array/port v000001f5ea95caa0, 3;
v000001f5ea90e7f0_0 .net "word_in", 17 0, v000001f5ea95caa0_3;  1 drivers
v000001f5ea90f5b0_0 .net "word_out", 17 0, v000001f5ea90f470_0;  alias, 1 drivers
S_000001f5ea907d70 .scope module, "amplitude_shaper" "fixed_point_mult" 17 52, 8 3 0, S_000001f5ea906dd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 24 "in_1";
    .port_info 1 /INPUT 18 "in_2";
    .port_info 2 /OUTPUT 18 "data_out";
    .port_info 3 /OUTPUT 1 "ovf";
P_000001f5ea5db190 .param/l "WF_1" 0 8 6, +C4<000000000000000000000000000010100>;
P_000001f5ea5db1c8 .param/l "WF_2" 0 8 8, +C4<000000000000000000000000000010000>;
P_000001f5ea5db200 .param/l "WF_O" 0 8 10, +C4<000000000000000000000000000001110>;
P_000001f5ea5db238 .param/l "WI_1" 0 8 5, +C4<00000000000000000000000000000100>;
P_000001f5ea5db270 .param/l "WI_2" 0 8 7, +C4<00000000000000000000000000000010>;
P_000001f5ea5db2a8 .param/l "WI_O" 0 8 9, +C4<00000000000000000000000000000100>;
v000001f5ea90de90_0 .net/s *"_ivl_0", 41 0, L_000001f5ea981920;  1 drivers
v000001f5ea90dcb0_0 .net/s *"_ivl_2", 41 0, L_000001f5ea981b00;  1 drivers
v000001f5ea90f470_0 .var/s "data_out", 17 0;
v000001f5ea90eb10_0 .net/s "in_1", 23 0, L_000001f5ea980020;  alias, 1 drivers
v000001f5ea90dad0_0 .net/s "in_2", 17 0, v000001f5ea95caa0_3;  alias, 1 drivers
v000001f5ea90ee30_0 .var "ovf", 0 0;
v000001f5ea90f290_0 .net/s "product", 41 0, L_000001f5ea981ba0;  1 drivers
E_000001f5ea813f80 .event anyedge, v000001f5ea90f290_0;
L_000001f5ea981920 .extend/s 42, L_000001f5ea980020;
L_000001f5ea981b00 .extend/s 42, v000001f5ea95caa0_3;
L_000001f5ea981ba0 .arith/mult 42, L_000001f5ea981920, L_000001f5ea981b00;
S_000001f5ea907f00 .scope module, "envelope_shaper" "rc_filter_fsm" 17 32, 18 13 0, S_000001f5ea906dd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 1 "on";
    .port_info 4 /INPUT 32 "velocity";
    .port_info 5 /INPUT 5 "attack_tau";
    .port_info 6 /INPUT 5 "decay_tau";
    .port_info 7 /INPUT 5 "release_tau";
    .port_info 8 /OUTPUT 1 "available";
    .port_info 9 /OUTPUT 24 "envelope";
P_000001f5ea5db2f0 .param/l "ATTACK_STEP" 1 18 31, C4<010000000000000000000000>;
P_000001f5ea5db328 .param/l "DECAY_STEP" 1 18 32, C4<001100000000000000000000>;
P_000001f5ea5db360 .param/l "ENV_BITS" 0 18 15, +C4<00000000000000000000000000011000>;
P_000001f5ea5db398 .param/l "MAX" 1 18 35, C4<000011110000000000000000>;
P_000001f5ea5db3d0 .param/l "MIN" 1 18 36, C4<000000000000000000010000>;
P_000001f5ea5db408 .param/l "RELEASE_STEP" 1 18 33, C4<000000000000000000000000>;
P_000001f5ea5db440 .param/l "S_ATTACK" 1 18 38, C4<01>;
P_000001f5ea5db478 .param/l "S_DECAY" 1 18 39, C4<10>;
P_000001f5ea5db4b0 .param/l "S_IDLE" 1 18 37, C4<00>;
P_000001f5ea5db4e8 .param/l "S_RELEASE" 1 18 40, C4<11>;
P_000001f5ea5db520 .param/l "TAU_BITS" 0 18 14, +C4<00000000000000000000000000000101>;
v000001f5ea90f790_0 .net "attack", 15 0, L_000001f5ea980fc0;  1 drivers
v000001f5ea90f830_0 .net "attack_tau", 4 0, L_000001f5ea9768e0;  alias, 1 drivers
v000001f5ea90f330_0 .var "avail", 0 0;
v000001f5ea90e570_0 .net "available", 0 0, v000001f5ea90f330_0;  alias, 1 drivers
v000001f5ea90d5d0_0 .net "clk", 0 0, o000001f5ea89b978;  alias, 0 drivers
v000001f5ea90e110_0 .net "decay", 15 0, L_000001f5ea9816a0;  1 drivers
v000001f5ea90df30_0 .net "decay_tau", 4 0, L_000001f5ea9774c0;  alias, 1 drivers
v000001f5ea90e070_0 .net "en", 0 0, L_000001f5ea981c40;  alias, 1 drivers
v000001f5ea90d210_0 .var/s "env_delay", 23 0;
v000001f5ea90e1b0_0 .net/s "envelope", 23 0, L_000001f5ea980020;  alias, 1 drivers
v000001f5ea90d670_0 .net "on", 0 0, L_000001f5ea9808e0;  alias, 1 drivers
v000001f5ea90d2b0_0 .net/s "product", 23 0, L_000001f5ea981f60;  1 drivers
v000001f5ea90f650_0 .net "release_tau", 4 0, L_000001f5ea976480;  alias, 1 drivers
v000001f5ea90e250_0 .net "rst", 0 0, o000001f5ea89d0b8;  alias, 0 drivers
v000001f5ea90e610_0 .var "state", 2 0;
v000001f5ea90eed0_0 .var/s "step_delay", 23 0;
v000001f5ea90e2f0_0 .net/s "sum", 23 0, L_000001f5ea980840;  1 drivers
v000001f5ea90ef70_0 .var "tau", 4 0;
v000001f5ea90d710_0 .net "velocity", 31 0, L_000001f5ea981600;  alias, 1 drivers
L_000001f5ea980fc0 .part L_000001f5ea981600, 16, 16;
L_000001f5ea9816a0 .part L_000001f5ea981600, 0, 16;
L_000001f5ea981f60 .shift/rs 24, L_000001f5ea980840, v000001f5ea90ef70_0;
L_000001f5ea980840 .arith/sub 24, v000001f5ea90eed0_0, v000001f5ea90d210_0;
L_000001f5ea980020 .arith/sum 24, L_000001f5ea981f60, v000001f5ea90d210_0;
S_000001f5ea906f60 .scope generate, "genblk1[4]" "genblk1[4]" 16 67, 16 67 0, S_000001f5ea8fd710;
 .timescale -9 -12;
P_000001f5ea8135c0 .param/l "j" 0 16 67, +C4<0100>;
L_000001f5ea87abf0 .functor BUFZ 18, v000001f5ea90f6f0_0, C4<000000000000000000>, C4<000000000000000000>, C4<000000000000000000>;
v000001f5ea90a8d0_0 .net *"_ivl_2", 17 0, L_000001f5ea87abf0;  1 drivers
S_000001f5ea906790 .scope module, "envelope_shaper" "amp_shaper" 16 74, 17 6 0, S_000001f5ea906f60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "ready";
    .port_info 3 /INPUT 1 "note_en";
    .port_info 4 /INPUT 32 "velocity";
    .port_info 5 /INPUT 5 "attack_tau";
    .port_info 6 /INPUT 5 "decay_tau";
    .port_info 7 /INPUT 5 "release_tau";
    .port_info 8 /INPUT 18 "word_in";
    .port_info 9 /OUTPUT 18 "word_out";
    .port_info 10 /OUTPUT 1 "available";
P_000001f5ea910640 .param/l "ENV_BITS" 1 17 25, +C4<00000000000000000000000000011000>;
P_000001f5ea910678 .param/l "NUM_BITS_TAU" 0 17 8, +C4<00000000000000000000000000000101>;
P_000001f5ea9106b0 .param/l "NUM_BITS_WORD" 0 17 9, +C4<00000000000000000000000000010010>;
v000001f5ea909570_0 .net "attack_tau", 4 0, L_000001f5ea9768e0;  alias, 1 drivers
v000001f5ea908670_0 .net "available", 0 0, v000001f5ea90da30_0;  1 drivers
v000001f5ea908210_0 .net "clk", 0 0, o000001f5ea89b978;  alias, 0 drivers
v000001f5ea9091b0_0 .net "decay_tau", 4 0, L_000001f5ea9774c0;  alias, 1 drivers
v000001f5ea9083f0_0 .net "envelope", 23 0, L_000001f5ea9820a0;  1 drivers
v000001f5ea9094d0_0 .net "note_en", 0 0, L_000001f5ea9805c0;  1 drivers
v000001f5ea909890_0 .net "ready", 0 0, L_000001f5ea982140;  1 drivers
v000001f5ea908170_0 .net "release_tau", 4 0, L_000001f5ea976480;  alias, 1 drivers
v000001f5ea9087b0_0 .net "rst", 0 0, o000001f5ea89d0b8;  alias, 0 drivers
v000001f5ea909b10_0 .net "velocity", 31 0, L_000001f5ea981ce0;  alias, 1 drivers
v000001f5ea95caa0_4 .array/port v000001f5ea95caa0, 4;
v000001f5ea908f30_0 .net "word_in", 17 0, v000001f5ea95caa0_4;  1 drivers
v000001f5ea909a70_0 .net "word_out", 17 0, v000001f5ea90f6f0_0;  alias, 1 drivers
S_000001f5ea906920 .scope module, "amplitude_shaper" "fixed_point_mult" 17 52, 8 3 0, S_000001f5ea906790;
 .timescale -9 -12;
    .port_info 0 /INPUT 24 "in_1";
    .port_info 1 /INPUT 18 "in_2";
    .port_info 2 /OUTPUT 18 "data_out";
    .port_info 3 /OUTPUT 1 "ovf";
P_000001f5ea5db560 .param/l "WF_1" 0 8 6, +C4<000000000000000000000000000010100>;
P_000001f5ea5db598 .param/l "WF_2" 0 8 8, +C4<000000000000000000000000000010000>;
P_000001f5ea5db5d0 .param/l "WF_O" 0 8 10, +C4<000000000000000000000000000001110>;
P_000001f5ea5db608 .param/l "WI_1" 0 8 5, +C4<00000000000000000000000000000100>;
P_000001f5ea5db640 .param/l "WI_2" 0 8 7, +C4<00000000000000000000000000000010>;
P_000001f5ea5db678 .param/l "WI_O" 0 8 9, +C4<00000000000000000000000000000100>;
v000001f5ea90d3f0_0 .net/s *"_ivl_0", 41 0, L_000001f5ea980340;  1 drivers
v000001f5ea90d8f0_0 .net/s *"_ivl_2", 41 0, L_000001f5ea980a20;  1 drivers
v000001f5ea90f6f0_0 .var/s "data_out", 17 0;
v000001f5ea90d490_0 .net/s "in_1", 23 0, L_000001f5ea9820a0;  alias, 1 drivers
v000001f5ea90d530_0 .net/s "in_2", 17 0, v000001f5ea95caa0_4;  alias, 1 drivers
v000001f5ea90e890_0 .var "ovf", 0 0;
v000001f5ea90ea70_0 .net/s "product", 41 0, L_000001f5ea9807a0;  1 drivers
E_000001f5ea813680 .event anyedge, v000001f5ea90ea70_0;
L_000001f5ea980340 .extend/s 42, L_000001f5ea9820a0;
L_000001f5ea980a20 .extend/s 42, v000001f5ea95caa0_4;
L_000001f5ea9807a0 .arith/mult 42, L_000001f5ea980340, L_000001f5ea980a20;
S_000001f5ea907280 .scope module, "envelope_shaper" "rc_filter_fsm" 17 32, 18 13 0, S_000001f5ea906790;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 1 "on";
    .port_info 4 /INPUT 32 "velocity";
    .port_info 5 /INPUT 5 "attack_tau";
    .port_info 6 /INPUT 5 "decay_tau";
    .port_info 7 /INPUT 5 "release_tau";
    .port_info 8 /OUTPUT 1 "available";
    .port_info 9 /OUTPUT 24 "envelope";
P_000001f5ea914350 .param/l "ATTACK_STEP" 1 18 31, C4<010000000000000000000000>;
P_000001f5ea914388 .param/l "DECAY_STEP" 1 18 32, C4<001100000000000000000000>;
P_000001f5ea9143c0 .param/l "ENV_BITS" 0 18 15, +C4<00000000000000000000000000011000>;
P_000001f5ea9143f8 .param/l "MAX" 1 18 35, C4<000011110000000000000000>;
P_000001f5ea914430 .param/l "MIN" 1 18 36, C4<000000000000000000010000>;
P_000001f5ea914468 .param/l "RELEASE_STEP" 1 18 33, C4<000000000000000000000000>;
P_000001f5ea9144a0 .param/l "S_ATTACK" 1 18 38, C4<01>;
P_000001f5ea9144d8 .param/l "S_DECAY" 1 18 39, C4<10>;
P_000001f5ea914510 .param/l "S_IDLE" 1 18 37, C4<00>;
P_000001f5ea914548 .param/l "S_RELEASE" 1 18 40, C4<11>;
P_000001f5ea914580 .param/l "TAU_BITS" 0 18 14, +C4<00000000000000000000000000000101>;
v000001f5ea90d7b0_0 .net "attack", 15 0, L_000001f5ea9802a0;  1 drivers
v000001f5ea90d990_0 .net "attack_tau", 4 0, L_000001f5ea9768e0;  alias, 1 drivers
v000001f5ea90da30_0 .var "avail", 0 0;
v000001f5ea90db70_0 .net "available", 0 0, v000001f5ea90da30_0;  alias, 1 drivers
v000001f5ea90ebb0_0 .net "clk", 0 0, o000001f5ea89b978;  alias, 0 drivers
v000001f5ea90fab0_0 .net "decay", 15 0, L_000001f5ea982000;  1 drivers
v000001f5ea90fd30_0 .net "decay_tau", 4 0, L_000001f5ea9774c0;  alias, 1 drivers
v000001f5ea90f970_0 .net "en", 0 0, L_000001f5ea9805c0;  alias, 1 drivers
v000001f5ea90fdd0_0 .var/s "env_delay", 23 0;
v000001f5ea90fbf0_0 .net/s "envelope", 23 0, L_000001f5ea9820a0;  alias, 1 drivers
v000001f5ea90fe70_0 .net "on", 0 0, L_000001f5ea982140;  alias, 1 drivers
v000001f5ea90fb50_0 .net/s "product", 23 0, L_000001f5ea980b60;  1 drivers
v000001f5ea90fc90_0 .net "release_tau", 4 0, L_000001f5ea976480;  alias, 1 drivers
v000001f5ea90ff10_0 .net "rst", 0 0, o000001f5ea89d0b8;  alias, 0 drivers
v000001f5ea90ffb0_0 .var "state", 2 0;
v000001f5ea910050_0 .var/s "step_delay", 23 0;
v000001f5ea90fa10_0 .net/s "sum", 23 0, L_000001f5ea980d40;  1 drivers
v000001f5ea90a5b0_0 .var "tau", 4 0;
v000001f5ea909250_0 .net "velocity", 31 0, L_000001f5ea981ce0;  alias, 1 drivers
L_000001f5ea9802a0 .part L_000001f5ea981ce0, 16, 16;
L_000001f5ea982000 .part L_000001f5ea981ce0, 0, 16;
L_000001f5ea980b60 .shift/rs 24, L_000001f5ea980d40, v000001f5ea90a5b0_0;
L_000001f5ea980d40 .arith/sub 24, v000001f5ea910050_0, v000001f5ea90fdd0_0;
L_000001f5ea9820a0 .arith/sum 24, L_000001f5ea980b60, v000001f5ea90fdd0_0;
S_000001f5ea906150 .scope generate, "genblk1[5]" "genblk1[5]" 16 67, 16 67 0, S_000001f5ea8fd710;
 .timescale -9 -12;
P_000001f5ea814340 .param/l "j" 0 16 67, +C4<0101>;
L_000001f5ea87b210 .functor BUFZ 18, v000001f5ea90a650_0, C4<000000000000000000>, C4<000000000000000000>, C4<000000000000000000>;
v000001f5ea909d90_0 .net *"_ivl_2", 17 0, L_000001f5ea87b210;  1 drivers
S_000001f5ea906470 .scope module, "envelope_shaper" "amp_shaper" 16 74, 17 6 0, S_000001f5ea906150;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "ready";
    .port_info 3 /INPUT 1 "note_en";
    .port_info 4 /INPUT 32 "velocity";
    .port_info 5 /INPUT 5 "attack_tau";
    .port_info 6 /INPUT 5 "decay_tau";
    .port_info 7 /INPUT 5 "release_tau";
    .port_info 8 /INPUT 18 "word_in";
    .port_info 9 /OUTPUT 18 "word_out";
    .port_info 10 /OUTPUT 1 "available";
P_000001f5ea911980 .param/l "ENV_BITS" 1 17 25, +C4<00000000000000000000000000011000>;
P_000001f5ea9119b8 .param/l "NUM_BITS_TAU" 0 17 8, +C4<00000000000000000000000000000101>;
P_000001f5ea9119f0 .param/l "NUM_BITS_WORD" 0 17 9, +C4<00000000000000000000000000010010>;
v000001f5ea908990_0 .net "attack_tau", 4 0, L_000001f5ea9768e0;  alias, 1 drivers
v000001f5ea9097f0_0 .net "available", 0 0, v000001f5ea9088f0_0;  1 drivers
v000001f5ea908b70_0 .net "clk", 0 0, o000001f5ea89b978;  alias, 0 drivers
v000001f5ea909070_0 .net "decay_tau", 4 0, L_000001f5ea9774c0;  alias, 1 drivers
v000001f5ea909930_0 .net "envelope", 23 0, L_000001f5ea9828c0;  1 drivers
v000001f5ea9099d0_0 .net "note_en", 0 0, L_000001f5ea983040;  1 drivers
v000001f5ea90a290_0 .net "ready", 0 0, L_000001f5ea982640;  1 drivers
v000001f5ea909c50_0 .net "release_tau", 4 0, L_000001f5ea976480;  alias, 1 drivers
v000001f5ea909bb0_0 .net "rst", 0 0, o000001f5ea89d0b8;  alias, 0 drivers
v000001f5ea909430_0 .net "velocity", 31 0, L_000001f5ea9803e0;  alias, 1 drivers
v000001f5ea95caa0_5 .array/port v000001f5ea95caa0, 5;
v000001f5ea909610_0 .net "word_in", 17 0, v000001f5ea95caa0_5;  1 drivers
v000001f5ea909cf0_0 .net "word_out", 17 0, v000001f5ea90a650_0;  alias, 1 drivers
S_000001f5ea9075a0 .scope module, "amplitude_shaper" "fixed_point_mult" 17 52, 8 3 0, S_000001f5ea906470;
 .timescale -9 -12;
    .port_info 0 /INPUT 24 "in_1";
    .port_info 1 /INPUT 18 "in_2";
    .port_info 2 /OUTPUT 18 "data_out";
    .port_info 3 /OUTPUT 1 "ovf";
P_000001f5ea9147d0 .param/l "WF_1" 0 8 6, +C4<000000000000000000000000000010100>;
P_000001f5ea914808 .param/l "WF_2" 0 8 8, +C4<000000000000000000000000000010000>;
P_000001f5ea914840 .param/l "WF_O" 0 8 10, +C4<000000000000000000000000000001110>;
P_000001f5ea914878 .param/l "WI_1" 0 8 5, +C4<00000000000000000000000000000100>;
P_000001f5ea9148b0 .param/l "WI_2" 0 8 7, +C4<00000000000000000000000000000010>;
P_000001f5ea9148e8 .param/l "WI_O" 0 8 9, +C4<00000000000000000000000000000100>;
v000001f5ea908a30_0 .net/s *"_ivl_0", 41 0, L_000001f5ea982460;  1 drivers
v000001f5ea9082b0_0 .net/s *"_ivl_2", 41 0, L_000001f5ea982b40;  1 drivers
v000001f5ea90a650_0 .var/s "data_out", 17 0;
v000001f5ea90a0b0_0 .net/s "in_1", 23 0, L_000001f5ea9828c0;  alias, 1 drivers
v000001f5ea9092f0_0 .net/s "in_2", 17 0, v000001f5ea95caa0_5;  alias, 1 drivers
v000001f5ea90a150_0 .var "ovf", 0 0;
v000001f5ea908df0_0 .net/s "product", 41 0, L_000001f5ea982e60;  1 drivers
E_000001f5ea8137c0 .event anyedge, v000001f5ea908df0_0;
L_000001f5ea982460 .extend/s 42, L_000001f5ea9828c0;
L_000001f5ea982b40 .extend/s 42, v000001f5ea95caa0_5;
L_000001f5ea982e60 .arith/mult 42, L_000001f5ea982460, L_000001f5ea982b40;
S_000001f5ea907410 .scope module, "envelope_shaper" "rc_filter_fsm" 17 32, 18 13 0, S_000001f5ea906470;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 1 "on";
    .port_info 4 /INPUT 32 "velocity";
    .port_info 5 /INPUT 5 "attack_tau";
    .port_info 6 /INPUT 5 "decay_tau";
    .port_info 7 /INPUT 5 "release_tau";
    .port_info 8 /OUTPUT 1 "available";
    .port_info 9 /OUTPUT 24 "envelope";
P_000001f5ea914930 .param/l "ATTACK_STEP" 1 18 31, C4<010000000000000000000000>;
P_000001f5ea914968 .param/l "DECAY_STEP" 1 18 32, C4<001100000000000000000000>;
P_000001f5ea9149a0 .param/l "ENV_BITS" 0 18 15, +C4<00000000000000000000000000011000>;
P_000001f5ea9149d8 .param/l "MAX" 1 18 35, C4<000011110000000000000000>;
P_000001f5ea914a10 .param/l "MIN" 1 18 36, C4<000000000000000000010000>;
P_000001f5ea914a48 .param/l "RELEASE_STEP" 1 18 33, C4<000000000000000000000000>;
P_000001f5ea914a80 .param/l "S_ATTACK" 1 18 38, C4<01>;
P_000001f5ea914ab8 .param/l "S_DECAY" 1 18 39, C4<10>;
P_000001f5ea914af0 .param/l "S_IDLE" 1 18 37, C4<00>;
P_000001f5ea914b28 .param/l "S_RELEASE" 1 18 40, C4<11>;
P_000001f5ea914b60 .param/l "TAU_BITS" 0 18 14, +C4<00000000000000000000000000000101>;
v000001f5ea908850_0 .net "attack", 15 0, L_000001f5ea980480;  1 drivers
v000001f5ea909750_0 .net "attack_tau", 4 0, L_000001f5ea9768e0;  alias, 1 drivers
v000001f5ea9088f0_0 .var "avail", 0 0;
v000001f5ea909110_0 .net "available", 0 0, v000001f5ea9088f0_0;  alias, 1 drivers
v000001f5ea90a1f0_0 .net "clk", 0 0, o000001f5ea89b978;  alias, 0 drivers
v000001f5ea90a790_0 .net "decay", 15 0, L_000001f5ea982320;  1 drivers
v000001f5ea908c10_0 .net "decay_tau", 4 0, L_000001f5ea9774c0;  alias, 1 drivers
v000001f5ea9085d0_0 .net "en", 0 0, L_000001f5ea983040;  alias, 1 drivers
v000001f5ea90a330_0 .var/s "env_delay", 23 0;
v000001f5ea90a510_0 .net/s "envelope", 23 0, L_000001f5ea9828c0;  alias, 1 drivers
v000001f5ea909390_0 .net "on", 0 0, L_000001f5ea982640;  alias, 1 drivers
v000001f5ea908350_0 .net/s "product", 23 0, L_000001f5ea980e80;  1 drivers
v000001f5ea908cb0_0 .net "release_tau", 4 0, L_000001f5ea976480;  alias, 1 drivers
v000001f5ea908490_0 .net "rst", 0 0, o000001f5ea89d0b8;  alias, 0 drivers
v000001f5ea908ad0_0 .var "state", 2 0;
v000001f5ea908e90_0 .var/s "step_delay", 23 0;
v000001f5ea908710_0 .net/s "sum", 23 0, L_000001f5ea9830e0;  1 drivers
v000001f5ea908d50_0 .var "tau", 4 0;
v000001f5ea908fd0_0 .net "velocity", 31 0, L_000001f5ea9803e0;  alias, 1 drivers
L_000001f5ea980480 .part L_000001f5ea9803e0, 16, 16;
L_000001f5ea982320 .part L_000001f5ea9803e0, 0, 16;
L_000001f5ea980e80 .shift/rs 24, L_000001f5ea9830e0, v000001f5ea908d50_0;
L_000001f5ea9830e0 .arith/sub 24, v000001f5ea908e90_0, v000001f5ea90a330_0;
L_000001f5ea9828c0 .arith/sum 24, L_000001f5ea980e80, v000001f5ea90a330_0;
S_000001f5ea907730 .scope generate, "genblk1[6]" "genblk1[6]" 16 67, 16 67 0, S_000001f5ea8fd710;
 .timescale -9 -12;
P_000001f5ea813740 .param/l "j" 0 16 67, +C4<0110>;
L_000001f5ea87a800 .functor BUFZ 18, v000001f5ea909e30_0, C4<000000000000000000>, C4<000000000000000000>, C4<000000000000000000>;
v000001f5ea9179e0_0 .net *"_ivl_2", 17 0, L_000001f5ea87a800;  1 drivers
S_000001f5ea916040 .scope module, "envelope_shaper" "amp_shaper" 16 74, 17 6 0, S_000001f5ea907730;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "ready";
    .port_info 3 /INPUT 1 "note_en";
    .port_info 4 /INPUT 32 "velocity";
    .port_info 5 /INPUT 5 "attack_tau";
    .port_info 6 /INPUT 5 "decay_tau";
    .port_info 7 /INPUT 5 "release_tau";
    .port_info 8 /INPUT 18 "word_in";
    .port_info 9 /OUTPUT 18 "word_out";
    .port_info 10 /OUTPUT 1 "available";
P_000001f5ea9104e0 .param/l "ENV_BITS" 1 17 25, +C4<00000000000000000000000000011000>;
P_000001f5ea910518 .param/l "NUM_BITS_TAU" 0 17 8, +C4<00000000000000000000000000000101>;
P_000001f5ea910550 .param/l "NUM_BITS_WORD" 0 17 9, +C4<00000000000000000000000000010010>;
v000001f5ea917ee0_0 .net "attack_tau", 4 0, L_000001f5ea9768e0;  alias, 1 drivers
v000001f5ea917c60_0 .net "available", 0 0, v000001f5ea90a830_0;  1 drivers
v000001f5ea917120_0 .net "clk", 0 0, o000001f5ea89b978;  alias, 0 drivers
v000001f5ea918f20_0 .net "decay_tau", 4 0, L_000001f5ea9774c0;  alias, 1 drivers
v000001f5ea917800_0 .net "envelope", 23 0, L_000001f5ea983220;  1 drivers
v000001f5ea919600_0 .net "note_en", 0 0, L_000001f5ea982dc0;  1 drivers
v000001f5ea919420_0 .net "ready", 0 0, L_000001f5ea9825a0;  1 drivers
v000001f5ea917b20_0 .net "release_tau", 4 0, L_000001f5ea976480;  alias, 1 drivers
v000001f5ea917260_0 .net "rst", 0 0, o000001f5ea89d0b8;  alias, 0 drivers
v000001f5ea919380_0 .net "velocity", 31 0, L_000001f5ea982be0;  alias, 1 drivers
v000001f5ea95caa0_6 .array/port v000001f5ea95caa0, 6;
v000001f5ea919060_0 .net "word_in", 17 0, v000001f5ea95caa0_6;  1 drivers
v000001f5ea9185c0_0 .net "word_out", 17 0, v000001f5ea909e30_0;  alias, 1 drivers
S_000001f5ea9161d0 .scope module, "amplitude_shaper" "fixed_point_mult" 17 52, 8 3 0, S_000001f5ea916040;
 .timescale -9 -12;
    .port_info 0 /INPUT 24 "in_1";
    .port_info 1 /INPUT 18 "in_2";
    .port_info 2 /OUTPUT 18 "data_out";
    .port_info 3 /OUTPUT 1 "ovf";
P_000001f5ea916bb0 .param/l "WF_1" 0 8 6, +C4<000000000000000000000000000010100>;
P_000001f5ea916be8 .param/l "WF_2" 0 8 8, +C4<000000000000000000000000000010000>;
P_000001f5ea916c20 .param/l "WF_O" 0 8 10, +C4<000000000000000000000000000001110>;
P_000001f5ea916c58 .param/l "WI_1" 0 8 5, +C4<00000000000000000000000000000100>;
P_000001f5ea916c90 .param/l "WI_2" 0 8 7, +C4<00000000000000000000000000000010>;
P_000001f5ea916cc8 .param/l "WI_O" 0 8 9, +C4<00000000000000000000000000000100>;
v000001f5ea90a3d0_0 .net/s *"_ivl_0", 41 0, L_000001f5ea982780;  1 drivers
v000001f5ea9096b0_0 .net/s *"_ivl_2", 41 0, L_000001f5ea9832c0;  1 drivers
v000001f5ea909e30_0 .var/s "data_out", 17 0;
v000001f5ea90a470_0 .net/s "in_1", 23 0, L_000001f5ea983220;  alias, 1 drivers
v000001f5ea909ed0_0 .net/s "in_2", 17 0, v000001f5ea95caa0_6;  alias, 1 drivers
v000001f5ea908530_0 .var "ovf", 0 0;
v000001f5ea909f70_0 .net/s "product", 41 0, L_000001f5ea982500;  1 drivers
E_000001f5ea814380 .event anyedge, v000001f5ea909f70_0;
L_000001f5ea982780 .extend/s 42, L_000001f5ea983220;
L_000001f5ea9832c0 .extend/s 42, v000001f5ea95caa0_6;
L_000001f5ea982500 .arith/mult 42, L_000001f5ea982780, L_000001f5ea9832c0;
S_000001f5ea916360 .scope module, "envelope_shaper" "rc_filter_fsm" 17 32, 18 13 0, S_000001f5ea916040;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 1 "on";
    .port_info 4 /INPUT 32 "velocity";
    .port_info 5 /INPUT 5 "attack_tau";
    .port_info 6 /INPUT 5 "decay_tau";
    .port_info 7 /INPUT 5 "release_tau";
    .port_info 8 /OUTPUT 1 "available";
    .port_info 9 /OUTPUT 24 "envelope";
P_000001f5ea916d10 .param/l "ATTACK_STEP" 1 18 31, C4<010000000000000000000000>;
P_000001f5ea916d48 .param/l "DECAY_STEP" 1 18 32, C4<001100000000000000000000>;
P_000001f5ea916d80 .param/l "ENV_BITS" 0 18 15, +C4<00000000000000000000000000011000>;
P_000001f5ea916db8 .param/l "MAX" 1 18 35, C4<000011110000000000000000>;
P_000001f5ea916df0 .param/l "MIN" 1 18 36, C4<000000000000000000010000>;
P_000001f5ea916e28 .param/l "RELEASE_STEP" 1 18 33, C4<000000000000000000000000>;
P_000001f5ea916e60 .param/l "S_ATTACK" 1 18 38, C4<01>;
P_000001f5ea916e98 .param/l "S_DECAY" 1 18 39, C4<10>;
P_000001f5ea916ed0 .param/l "S_IDLE" 1 18 37, C4<00>;
P_000001f5ea916f08 .param/l "S_RELEASE" 1 18 40, C4<11>;
P_000001f5ea916f40 .param/l "TAU_BITS" 0 18 14, +C4<00000000000000000000000000000101>;
v000001f5ea90a010_0 .net "attack", 15 0, L_000001f5ea982820;  1 drivers
v000001f5ea90a6f0_0 .net "attack_tau", 4 0, L_000001f5ea9768e0;  alias, 1 drivers
v000001f5ea90a830_0 .var "avail", 0 0;
v000001f5ea918d40_0 .net "available", 0 0, v000001f5ea90a830_0;  alias, 1 drivers
v000001f5ea918de0_0 .net "clk", 0 0, o000001f5ea89b978;  alias, 0 drivers
v000001f5ea917760_0 .net "decay", 15 0, L_000001f5ea9826e0;  1 drivers
v000001f5ea918c00_0 .net "decay_tau", 4 0, L_000001f5ea9774c0;  alias, 1 drivers
v000001f5ea918020_0 .net "en", 0 0, L_000001f5ea982dc0;  alias, 1 drivers
v000001f5ea917620_0 .var/s "env_delay", 23 0;
v000001f5ea918e80_0 .net/s "envelope", 23 0, L_000001f5ea983220;  alias, 1 drivers
v000001f5ea918340_0 .net "on", 0 0, L_000001f5ea9825a0;  alias, 1 drivers
v000001f5ea918700_0 .net/s "product", 23 0, L_000001f5ea982d20;  1 drivers
v000001f5ea917a80_0 .net "release_tau", 4 0, L_000001f5ea976480;  alias, 1 drivers
v000001f5ea917da0_0 .net "rst", 0 0, o000001f5ea89d0b8;  alias, 0 drivers
v000001f5ea918980_0 .var "state", 2 0;
v000001f5ea917e40_0 .var/s "step_delay", 23 0;
v000001f5ea9188e0_0 .net/s "sum", 23 0, L_000001f5ea983180;  1 drivers
v000001f5ea9176c0_0 .var "tau", 4 0;
v000001f5ea917940_0 .net "velocity", 31 0, L_000001f5ea982be0;  alias, 1 drivers
L_000001f5ea982820 .part L_000001f5ea982be0, 16, 16;
L_000001f5ea9826e0 .part L_000001f5ea982be0, 0, 16;
L_000001f5ea982d20 .shift/rs 24, L_000001f5ea983180, v000001f5ea9176c0_0;
L_000001f5ea983180 .arith/sub 24, v000001f5ea917e40_0, v000001f5ea917620_0;
L_000001f5ea983220 .arith/sum 24, L_000001f5ea982d20, v000001f5ea917620_0;
S_000001f5ea9164f0 .scope generate, "genblk1[7]" "genblk1[7]" 16 67, 16 67 0, S_000001f5ea8fd710;
 .timescale -9 -12;
P_000001f5ea813800 .param/l "j" 0 16 67, +C4<0111>;
L_000001f5ea87b520 .functor BUFZ 18, v000001f5ea9196a0_0, C4<000000000000000000>, C4<000000000000000000>, C4<000000000000000000>;
v000001f5ea91bc20_0 .net *"_ivl_2", 17 0, L_000001f5ea87b520;  1 drivers
S_000001f5ea916810 .scope module, "envelope_shaper" "amp_shaper" 16 74, 17 6 0, S_000001f5ea9164f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "ready";
    .port_info 3 /INPUT 1 "note_en";
    .port_info 4 /INPUT 32 "velocity";
    .port_info 5 /INPUT 5 "attack_tau";
    .port_info 6 /INPUT 5 "decay_tau";
    .port_info 7 /INPUT 5 "release_tau";
    .port_info 8 /INPUT 18 "word_in";
    .port_info 9 /OUTPUT 18 "word_out";
    .port_info 10 /OUTPUT 1 "available";
P_000001f5ea911c40 .param/l "ENV_BITS" 1 17 25, +C4<00000000000000000000000000011000>;
P_000001f5ea911c78 .param/l "NUM_BITS_TAU" 0 17 8, +C4<00000000000000000000000000000101>;
P_000001f5ea911cb0 .param/l "NUM_BITS_WORD" 0 17 9, +C4<00000000000000000000000000010010>;
v000001f5ea9178a0_0 .net "attack_tau", 4 0, L_000001f5ea9768e0;  alias, 1 drivers
v000001f5ea918200_0 .net "available", 0 0, v000001f5ea917d00_0;  1 drivers
v000001f5ea917bc0_0 .net "clk", 0 0, o000001f5ea89b978;  alias, 0 drivers
v000001f5ea918160_0 .net "decay_tau", 4 0, L_000001f5ea9774c0;  alias, 1 drivers
v000001f5ea917440_0 .net "envelope", 23 0, L_000001f5ea982aa0;  1 drivers
v000001f5ea9182a0_0 .net "note_en", 0 0, L_000001f5ea9747c0;  1 drivers
v000001f5ea918520_0 .net "ready", 0 0, L_000001f5ea975bc0;  1 drivers
v000001f5ea9192e0_0 .net "release_tau", 4 0, L_000001f5ea976480;  alias, 1 drivers
v000001f5ea918660_0 .net "rst", 0 0, o000001f5ea89d0b8;  alias, 0 drivers
v000001f5ea91a280_0 .net "velocity", 31 0, L_000001f5ea982960;  alias, 1 drivers
v000001f5ea95caa0_7 .array/port v000001f5ea95caa0, 7;
v000001f5ea91a6e0_0 .net "word_in", 17 0, v000001f5ea95caa0_7;  1 drivers
v000001f5ea919b00_0 .net "word_out", 17 0, v000001f5ea9196a0_0;  alias, 1 drivers
S_000001f5ea915230 .scope module, "amplitude_shaper" "fixed_point_mult" 17 52, 8 3 0, S_000001f5ea916810;
 .timescale -9 -12;
    .port_info 0 /INPUT 24 "in_1";
    .port_info 1 /INPUT 18 "in_2";
    .port_info 2 /OUTPUT 18 "data_out";
    .port_info 3 /OUTPUT 1 "ovf";
P_000001f5ea91ef90 .param/l "WF_1" 0 8 6, +C4<000000000000000000000000000010100>;
P_000001f5ea91efc8 .param/l "WF_2" 0 8 8, +C4<000000000000000000000000000010000>;
P_000001f5ea91f000 .param/l "WF_O" 0 8 10, +C4<000000000000000000000000000001110>;
P_000001f5ea91f038 .param/l "WI_1" 0 8 5, +C4<00000000000000000000000000000100>;
P_000001f5ea91f070 .param/l "WI_2" 0 8 7, +C4<00000000000000000000000000000010>;
P_000001f5ea91f0a8 .param/l "WI_O" 0 8 9, +C4<00000000000000000000000000000100>;
v000001f5ea917f80_0 .net/s *"_ivl_0", 41 0, L_000001f5ea975620;  1 drivers
v000001f5ea9180c0_0 .net/s *"_ivl_2", 41 0, L_000001f5ea9751c0;  1 drivers
v000001f5ea9196a0_0 .var/s "data_out", 17 0;
v000001f5ea919740_0 .net/s "in_1", 23 0, L_000001f5ea982aa0;  alias, 1 drivers
v000001f5ea9191a0_0 .net/s "in_2", 17 0, v000001f5ea95caa0_7;  alias, 1 drivers
v000001f5ea9194c0_0 .var "ovf", 0 0;
v000001f5ea918fc0_0 .net/s "product", 41 0, L_000001f5ea973500;  1 drivers
E_000001f5ea8133c0 .event anyedge, v000001f5ea918fc0_0;
L_000001f5ea975620 .extend/s 42, L_000001f5ea982aa0;
L_000001f5ea9751c0 .extend/s 42, v000001f5ea95caa0_7;
L_000001f5ea973500 .arith/mult 42, L_000001f5ea975620, L_000001f5ea9751c0;
S_000001f5ea9169a0 .scope module, "envelope_shaper" "rc_filter_fsm" 17 32, 18 13 0, S_000001f5ea916810;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 1 "on";
    .port_info 4 /INPUT 32 "velocity";
    .port_info 5 /INPUT 5 "attack_tau";
    .port_info 6 /INPUT 5 "decay_tau";
    .port_info 7 /INPUT 5 "release_tau";
    .port_info 8 /OUTPUT 1 "available";
    .port_info 9 /OUTPUT 24 "envelope";
P_000001f5ea91f0f0 .param/l "ATTACK_STEP" 1 18 31, C4<010000000000000000000000>;
P_000001f5ea91f128 .param/l "DECAY_STEP" 1 18 32, C4<001100000000000000000000>;
P_000001f5ea91f160 .param/l "ENV_BITS" 0 18 15, +C4<00000000000000000000000000011000>;
P_000001f5ea91f198 .param/l "MAX" 1 18 35, C4<000011110000000000000000>;
P_000001f5ea91f1d0 .param/l "MIN" 1 18 36, C4<000000000000000000010000>;
P_000001f5ea91f208 .param/l "RELEASE_STEP" 1 18 33, C4<000000000000000000000000>;
P_000001f5ea91f240 .param/l "S_ATTACK" 1 18 38, C4<01>;
P_000001f5ea91f278 .param/l "S_DECAY" 1 18 39, C4<10>;
P_000001f5ea91f2b0 .param/l "S_IDLE" 1 18 37, C4<00>;
P_000001f5ea91f2e8 .param/l "S_RELEASE" 1 18 40, C4<11>;
P_000001f5ea91f320 .param/l "TAU_BITS" 0 18 14, +C4<00000000000000000000000000000101>;
v000001f5ea9187a0_0 .net "attack", 15 0, L_000001f5ea982c80;  1 drivers
v000001f5ea918840_0 .net "attack_tau", 4 0, L_000001f5ea9768e0;  alias, 1 drivers
v000001f5ea917d00_0 .var "avail", 0 0;
v000001f5ea918a20_0 .net "available", 0 0, v000001f5ea917d00_0;  alias, 1 drivers
v000001f5ea9174e0_0 .net "clk", 0 0, o000001f5ea89b978;  alias, 0 drivers
v000001f5ea916fe0_0 .net "decay", 15 0, L_000001f5ea982f00;  1 drivers
v000001f5ea9183e0_0 .net "decay_tau", 4 0, L_000001f5ea9774c0;  alias, 1 drivers
v000001f5ea917300_0 .net "en", 0 0, L_000001f5ea9747c0;  alias, 1 drivers
v000001f5ea919100_0 .var/s "env_delay", 23 0;
v000001f5ea918ac0_0 .net/s "envelope", 23 0, L_000001f5ea982aa0;  alias, 1 drivers
v000001f5ea919560_0 .net "on", 0 0, L_000001f5ea975bc0;  alias, 1 drivers
v000001f5ea918b60_0 .net/s "product", 23 0, L_000001f5ea982fa0;  1 drivers
v000001f5ea918ca0_0 .net "release_tau", 4 0, L_000001f5ea976480;  alias, 1 drivers
v000001f5ea917080_0 .net "rst", 0 0, o000001f5ea89d0b8;  alias, 0 drivers
v000001f5ea917580_0 .var "state", 2 0;
v000001f5ea918480_0 .var/s "step_delay", 23 0;
v000001f5ea9171c0_0 .net/s "sum", 23 0, L_000001f5ea982a00;  1 drivers
v000001f5ea9173a0_0 .var "tau", 4 0;
v000001f5ea919240_0 .net "velocity", 31 0, L_000001f5ea982960;  alias, 1 drivers
L_000001f5ea982c80 .part L_000001f5ea982960, 16, 16;
L_000001f5ea982f00 .part L_000001f5ea982960, 0, 16;
L_000001f5ea982fa0 .shift/rs 24, L_000001f5ea982a00, v000001f5ea9173a0_0;
L_000001f5ea982a00 .arith/sub 24, v000001f5ea918480_0, v000001f5ea919100_0;
L_000001f5ea982aa0 .arith/sum 24, L_000001f5ea982fa0, v000001f5ea919100_0;
S_000001f5ea916680 .scope generate, "genblk1[8]" "genblk1[8]" 16 67, 16 67 0, S_000001f5ea8fd710;
 .timescale -9 -12;
P_000001f5ea813900 .param/l "j" 0 16 67, +C4<01000>;
L_000001f5ea87ae20 .functor BUFZ 18, v000001f5ea91bcc0_0, C4<000000000000000000>, C4<000000000000000000>, C4<000000000000000000>;
v000001f5ea919880_0 .net *"_ivl_2", 17 0, L_000001f5ea87ae20;  1 drivers
S_000001f5ea914bf0 .scope module, "envelope_shaper" "amp_shaper" 16 74, 17 6 0, S_000001f5ea916680;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "ready";
    .port_info 3 /INPUT 1 "note_en";
    .port_info 4 /INPUT 32 "velocity";
    .port_info 5 /INPUT 5 "attack_tau";
    .port_info 6 /INPUT 5 "decay_tau";
    .port_info 7 /INPUT 5 "release_tau";
    .port_info 8 /INPUT 18 "word_in";
    .port_info 9 /OUTPUT 18 "word_out";
    .port_info 10 /OUTPUT 1 "available";
P_000001f5ea911610 .param/l "ENV_BITS" 1 17 25, +C4<00000000000000000000000000011000>;
P_000001f5ea911648 .param/l "NUM_BITS_TAU" 0 17 8, +C4<00000000000000000000000000000101>;
P_000001f5ea911680 .param/l "NUM_BITS_WORD" 0 17 9, +C4<00000000000000000000000000010010>;
v000001f5ea91a460_0 .net "attack_tau", 4 0, L_000001f5ea9768e0;  alias, 1 drivers
v000001f5ea91b4a0_0 .net "available", 0 0, v000001f5ea9199c0_0;  1 drivers
v000001f5ea91af00_0 .net "clk", 0 0, o000001f5ea89b978;  alias, 0 drivers
v000001f5ea91bea0_0 .net "decay_tau", 4 0, L_000001f5ea9774c0;  alias, 1 drivers
v000001f5ea919ec0_0 .net "envelope", 23 0, L_000001f5ea9758a0;  1 drivers
v000001f5ea91a000_0 .net "note_en", 0 0, L_000001f5ea9759e0;  1 drivers
v000001f5ea91a820_0 .net "ready", 0 0, L_000001f5ea973c80;  1 drivers
v000001f5ea91b860_0 .net "release_tau", 4 0, L_000001f5ea976480;  alias, 1 drivers
v000001f5ea919a60_0 .net "rst", 0 0, o000001f5ea89d0b8;  alias, 0 drivers
v000001f5ea91b680_0 .net "velocity", 31 0, L_000001f5ea973460;  alias, 1 drivers
v000001f5ea95caa0_8 .array/port v000001f5ea95caa0, 8;
v000001f5ea919ba0_0 .net "word_in", 17 0, v000001f5ea95caa0_8;  1 drivers
v000001f5ea91be00_0 .net "word_out", 17 0, v000001f5ea91bcc0_0;  alias, 1 drivers
S_000001f5ea914d80 .scope module, "amplitude_shaper" "fixed_point_mult" 17 52, 8 3 0, S_000001f5ea914bf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 24 "in_1";
    .port_info 1 /INPUT 18 "in_2";
    .port_info 2 /OUTPUT 18 "data_out";
    .port_info 3 /OUTPUT 1 "ovf";
P_000001f5ea91f990 .param/l "WF_1" 0 8 6, +C4<000000000000000000000000000010100>;
P_000001f5ea91f9c8 .param/l "WF_2" 0 8 8, +C4<000000000000000000000000000010000>;
P_000001f5ea91fa00 .param/l "WF_O" 0 8 10, +C4<000000000000000000000000000001110>;
P_000001f5ea91fa38 .param/l "WI_1" 0 8 5, +C4<00000000000000000000000000000100>;
P_000001f5ea91fa70 .param/l "WI_2" 0 8 7, +C4<00000000000000000000000000000010>;
P_000001f5ea91faa8 .param/l "WI_O" 0 8 9, +C4<00000000000000000000000000000100>;
v000001f5ea91b540_0 .net/s *"_ivl_0", 41 0, L_000001f5ea9756c0;  1 drivers
v000001f5ea919f60_0 .net/s *"_ivl_2", 41 0, L_000001f5ea975a80;  1 drivers
v000001f5ea91bcc0_0 .var/s "data_out", 17 0;
v000001f5ea91aaa0_0 .net/s "in_1", 23 0, L_000001f5ea9758a0;  alias, 1 drivers
v000001f5ea91bf40_0 .net/s "in_2", 17 0, v000001f5ea95caa0_8;  alias, 1 drivers
v000001f5ea919e20_0 .var "ovf", 0 0;
v000001f5ea91a640_0 .net/s "product", 41 0, L_000001f5ea975580;  1 drivers
E_000001f5ea8139c0 .event anyedge, v000001f5ea91a640_0;
L_000001f5ea9756c0 .extend/s 42, L_000001f5ea9758a0;
L_000001f5ea975a80 .extend/s 42, v000001f5ea95caa0_8;
L_000001f5ea975580 .arith/mult 42, L_000001f5ea9756c0, L_000001f5ea975a80;
S_000001f5ea915a00 .scope module, "envelope_shaper" "rc_filter_fsm" 17 32, 18 13 0, S_000001f5ea914bf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 1 "on";
    .port_info 4 /INPUT 32 "velocity";
    .port_info 5 /INPUT 5 "attack_tau";
    .port_info 6 /INPUT 5 "decay_tau";
    .port_info 7 /INPUT 5 "release_tau";
    .port_info 8 /OUTPUT 1 "available";
    .port_info 9 /OUTPUT 24 "envelope";
P_000001f5ea91faf0 .param/l "ATTACK_STEP" 1 18 31, C4<010000000000000000000000>;
P_000001f5ea91fb28 .param/l "DECAY_STEP" 1 18 32, C4<001100000000000000000000>;
P_000001f5ea91fb60 .param/l "ENV_BITS" 0 18 15, +C4<00000000000000000000000000011000>;
P_000001f5ea91fb98 .param/l "MAX" 1 18 35, C4<000011110000000000000000>;
P_000001f5ea91fbd0 .param/l "MIN" 1 18 36, C4<000000000000000000010000>;
P_000001f5ea91fc08 .param/l "RELEASE_STEP" 1 18 33, C4<000000000000000000000000>;
P_000001f5ea91fc40 .param/l "S_ATTACK" 1 18 38, C4<01>;
P_000001f5ea91fc78 .param/l "S_DECAY" 1 18 39, C4<10>;
P_000001f5ea91fcb0 .param/l "S_IDLE" 1 18 37, C4<00>;
P_000001f5ea91fce8 .param/l "S_RELEASE" 1 18 40, C4<11>;
P_000001f5ea91fd20 .param/l "TAU_BITS" 0 18 14, +C4<00000000000000000000000000000101>;
v000001f5ea919920_0 .net "attack", 15 0, L_000001f5ea974220;  1 drivers
v000001f5ea91a3c0_0 .net "attack_tau", 4 0, L_000001f5ea9768e0;  alias, 1 drivers
v000001f5ea9199c0_0 .var "avail", 0 0;
v000001f5ea91b9a0_0 .net "available", 0 0, v000001f5ea9199c0_0;  alias, 1 drivers
v000001f5ea91b360_0 .net "clk", 0 0, o000001f5ea89b978;  alias, 0 drivers
v000001f5ea919c40_0 .net "decay", 15 0, L_000001f5ea974040;  1 drivers
v000001f5ea919ce0_0 .net "decay_tau", 4 0, L_000001f5ea9774c0;  alias, 1 drivers
v000001f5ea91adc0_0 .net "en", 0 0, L_000001f5ea9759e0;  alias, 1 drivers
v000001f5ea91a140_0 .var/s "env_delay", 23 0;
v000001f5ea91afa0_0 .net/s "envelope", 23 0, L_000001f5ea9758a0;  alias, 1 drivers
v000001f5ea91aa00_0 .net "on", 0 0, L_000001f5ea973c80;  alias, 1 drivers
v000001f5ea919d80_0 .net/s "product", 23 0, L_000001f5ea975300;  1 drivers
v000001f5ea91b2c0_0 .net "release_tau", 4 0, L_000001f5ea976480;  alias, 1 drivers
v000001f5ea91b040_0 .net "rst", 0 0, o000001f5ea89d0b8;  alias, 0 drivers
v000001f5ea91ae60_0 .var "state", 2 0;
v000001f5ea9197e0_0 .var/s "step_delay", 23 0;
v000001f5ea91ab40_0 .net/s "sum", 23 0, L_000001f5ea9736e0;  1 drivers
v000001f5ea91b900_0 .var "tau", 4 0;
v000001f5ea91b5e0_0 .net "velocity", 31 0, L_000001f5ea973460;  alias, 1 drivers
L_000001f5ea974220 .part L_000001f5ea973460, 16, 16;
L_000001f5ea974040 .part L_000001f5ea973460, 0, 16;
L_000001f5ea975300 .shift/rs 24, L_000001f5ea9736e0, v000001f5ea91b900_0;
L_000001f5ea9736e0 .arith/sub 24, v000001f5ea9197e0_0, v000001f5ea91a140_0;
L_000001f5ea9758a0 .arith/sum 24, L_000001f5ea975300, v000001f5ea91a140_0;
S_000001f5ea9156e0 .scope generate, "genblk1[9]" "genblk1[9]" 16 67, 16 67 0, S_000001f5ea8fd710;
 .timescale -9 -12;
P_000001f5ea813a00 .param/l "j" 0 16 67, +C4<01001>;
L_000001f5ea87a170 .functor BUFZ 18, v000001f5ea91a320_0, C4<000000000000000000>, C4<000000000000000000>, C4<000000000000000000>;
v000001f5ea91c080_0 .net *"_ivl_2", 17 0, L_000001f5ea87a170;  1 drivers
S_000001f5ea915870 .scope module, "envelope_shaper" "amp_shaper" 16 74, 17 6 0, S_000001f5ea9156e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "ready";
    .port_info 3 /INPUT 1 "note_en";
    .port_info 4 /INPUT 32 "velocity";
    .port_info 5 /INPUT 5 "attack_tau";
    .port_info 6 /INPUT 5 "decay_tau";
    .port_info 7 /INPUT 5 "release_tau";
    .port_info 8 /INPUT 18 "word_in";
    .port_info 9 /OUTPUT 18 "word_out";
    .port_info 10 /OUTPUT 1 "available";
P_000001f5ea9109b0 .param/l "ENV_BITS" 1 17 25, +C4<00000000000000000000000000011000>;
P_000001f5ea9109e8 .param/l "NUM_BITS_TAU" 0 17 8, +C4<00000000000000000000000000000101>;
P_000001f5ea910a20 .param/l "NUM_BITS_WORD" 0 17 9, +C4<00000000000000000000000000010010>;
v000001f5ea91e1a0_0 .net "attack_tau", 4 0, L_000001f5ea9768e0;  alias, 1 drivers
v000001f5ea91c620_0 .net "available", 0 0, v000001f5ea91b180_0;  1 drivers
v000001f5ea91c260_0 .net "clk", 0 0, o000001f5ea89b978;  alias, 0 drivers
v000001f5ea91cd00_0 .net "decay_tau", 4 0, L_000001f5ea9774c0;  alias, 1 drivers
v000001f5ea91d340_0 .net "envelope", 23 0, L_000001f5ea975b20;  1 drivers
v000001f5ea91bfe0_0 .net "note_en", 0 0, L_000001f5ea974900;  1 drivers
v000001f5ea91c6c0_0 .net "ready", 0 0, L_000001f5ea973d20;  1 drivers
v000001f5ea91d980_0 .net "release_tau", 4 0, L_000001f5ea976480;  alias, 1 drivers
v000001f5ea91e740_0 .net "rst", 0 0, o000001f5ea89d0b8;  alias, 0 drivers
v000001f5ea91d200_0 .net "velocity", 31 0, L_000001f5ea973960;  alias, 1 drivers
v000001f5ea95caa0_9 .array/port v000001f5ea95caa0, 9;
v000001f5ea91c760_0 .net "word_in", 17 0, v000001f5ea95caa0_9;  1 drivers
v000001f5ea91c800_0 .net "word_out", 17 0, v000001f5ea91a320_0;  alias, 1 drivers
S_000001f5ea914f10 .scope module, "amplitude_shaper" "fixed_point_mult" 17 52, 8 3 0, S_000001f5ea915870;
 .timescale -9 -12;
    .port_info 0 /INPUT 24 "in_1";
    .port_info 1 /INPUT 18 "in_2";
    .port_info 2 /OUTPUT 18 "data_out";
    .port_info 3 /OUTPUT 1 "ovf";
P_000001f5ea91fd60 .param/l "WF_1" 0 8 6, +C4<000000000000000000000000000010100>;
P_000001f5ea91fd98 .param/l "WF_2" 0 8 8, +C4<000000000000000000000000000010000>;
P_000001f5ea91fdd0 .param/l "WF_O" 0 8 10, +C4<000000000000000000000000000001110>;
P_000001f5ea91fe08 .param/l "WI_1" 0 8 5, +C4<00000000000000000000000000000100>;
P_000001f5ea91fe40 .param/l "WI_2" 0 8 7, +C4<00000000000000000000000000000010>;
P_000001f5ea91fe78 .param/l "WI_O" 0 8 9, +C4<00000000000000000000000000000100>;
v000001f5ea91a0a0_0 .net/s *"_ivl_0", 41 0, L_000001f5ea974860;  1 drivers
v000001f5ea91a1e0_0 .net/s *"_ivl_2", 41 0, L_000001f5ea974400;  1 drivers
v000001f5ea91a320_0 .var/s "data_out", 17 0;
v000001f5ea91b0e0_0 .net/s "in_1", 23 0, L_000001f5ea975b20;  alias, 1 drivers
v000001f5ea91a500_0 .net/s "in_2", 17 0, v000001f5ea95caa0_9;  alias, 1 drivers
v000001f5ea91a780_0 .var "ovf", 0 0;
v000001f5ea91ba40_0 .net/s "product", 41 0, L_000001f5ea973fa0;  1 drivers
E_000001f5ea814400 .event anyedge, v000001f5ea91ba40_0;
L_000001f5ea974860 .extend/s 42, L_000001f5ea975b20;
L_000001f5ea974400 .extend/s 42, v000001f5ea95caa0_9;
L_000001f5ea973fa0 .arith/mult 42, L_000001f5ea974860, L_000001f5ea974400;
S_000001f5ea9150a0 .scope module, "envelope_shaper" "rc_filter_fsm" 17 32, 18 13 0, S_000001f5ea915870;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 1 "on";
    .port_info 4 /INPUT 32 "velocity";
    .port_info 5 /INPUT 5 "attack_tau";
    .port_info 6 /INPUT 5 "decay_tau";
    .port_info 7 /INPUT 5 "release_tau";
    .port_info 8 /OUTPUT 1 "available";
    .port_info 9 /OUTPUT 24 "envelope";
P_000001f5ea91fec0 .param/l "ATTACK_STEP" 1 18 31, C4<010000000000000000000000>;
P_000001f5ea91fef8 .param/l "DECAY_STEP" 1 18 32, C4<001100000000000000000000>;
P_000001f5ea91ff30 .param/l "ENV_BITS" 0 18 15, +C4<00000000000000000000000000011000>;
P_000001f5ea91ff68 .param/l "MAX" 1 18 35, C4<000011110000000000000000>;
P_000001f5ea91ffa0 .param/l "MIN" 1 18 36, C4<000000000000000000010000>;
P_000001f5ea91ffd8 .param/l "RELEASE_STEP" 1 18 33, C4<000000000000000000000000>;
P_000001f5ea920010 .param/l "S_ATTACK" 1 18 38, C4<01>;
P_000001f5ea920048 .param/l "S_DECAY" 1 18 39, C4<10>;
P_000001f5ea920080 .param/l "S_IDLE" 1 18 37, C4<00>;
P_000001f5ea9200b8 .param/l "S_RELEASE" 1 18 40, C4<11>;
P_000001f5ea9200f0 .param/l "TAU_BITS" 0 18 14, +C4<00000000000000000000000000000101>;
v000001f5ea91bb80_0 .net "attack", 15 0, L_000001f5ea973a00;  1 drivers
v000001f5ea91a5a0_0 .net "attack_tau", 4 0, L_000001f5ea9768e0;  alias, 1 drivers
v000001f5ea91b180_0 .var "avail", 0 0;
v000001f5ea91a8c0_0 .net "available", 0 0, v000001f5ea91b180_0;  alias, 1 drivers
v000001f5ea91a960_0 .net "clk", 0 0, o000001f5ea89b978;  alias, 0 drivers
v000001f5ea91b220_0 .net "decay", 15 0, L_000001f5ea973aa0;  1 drivers
v000001f5ea91abe0_0 .net "decay_tau", 4 0, L_000001f5ea9774c0;  alias, 1 drivers
v000001f5ea91ac80_0 .net "en", 0 0, L_000001f5ea974900;  alias, 1 drivers
v000001f5ea91ad20_0 .var/s "env_delay", 23 0;
v000001f5ea91b400_0 .net/s "envelope", 23 0, L_000001f5ea975b20;  alias, 1 drivers
v000001f5ea91b720_0 .net "on", 0 0, L_000001f5ea973d20;  alias, 1 drivers
v000001f5ea91bae0_0 .net/s "product", 23 0, L_000001f5ea975760;  1 drivers
v000001f5ea91b7c0_0 .net "release_tau", 4 0, L_000001f5ea976480;  alias, 1 drivers
v000001f5ea91bd60_0 .net "rst", 0 0, o000001f5ea89d0b8;  alias, 0 drivers
v000001f5ea91e6a0_0 .var "state", 2 0;
v000001f5ea91da20_0 .var/s "step_delay", 23 0;
v000001f5ea91e420_0 .net/s "sum", 23 0, L_000001f5ea9742c0;  1 drivers
v000001f5ea91d480_0 .var "tau", 4 0;
v000001f5ea91e4c0_0 .net "velocity", 31 0, L_000001f5ea973960;  alias, 1 drivers
L_000001f5ea973a00 .part L_000001f5ea973960, 16, 16;
L_000001f5ea973aa0 .part L_000001f5ea973960, 0, 16;
L_000001f5ea975760 .shift/rs 24, L_000001f5ea9742c0, v000001f5ea91d480_0;
L_000001f5ea9742c0 .arith/sub 24, v000001f5ea91da20_0, v000001f5ea91ad20_0;
L_000001f5ea975b20 .arith/sum 24, L_000001f5ea975760, v000001f5ea91ad20_0;
S_000001f5ea915550 .scope generate, "genblk1[10]" "genblk1[10]" 16 67, 16 67 0, S_000001f5ea8fd710;
 .timescale -9 -12;
P_000001f5ea814b40 .param/l "j" 0 16 67, +C4<01010>;
L_000001f5ea87afe0 .functor BUFZ 18, v000001f5ea91c9e0_0, C4<000000000000000000>, C4<000000000000000000>, C4<000000000000000000>;
v000001f5ea91d160_0 .net *"_ivl_2", 17 0, L_000001f5ea87afe0;  1 drivers
S_000001f5ea9153c0 .scope module, "envelope_shaper" "amp_shaper" 16 74, 17 6 0, S_000001f5ea915550;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "ready";
    .port_info 3 /INPUT 1 "note_en";
    .port_info 4 /INPUT 32 "velocity";
    .port_info 5 /INPUT 5 "attack_tau";
    .port_info 6 /INPUT 5 "decay_tau";
    .port_info 7 /INPUT 5 "release_tau";
    .port_info 8 /INPUT 18 "word_in";
    .port_info 9 /OUTPUT 18 "word_out";
    .port_info 10 /OUTPUT 1 "available";
P_000001f5ea910b10 .param/l "ENV_BITS" 1 17 25, +C4<00000000000000000000000000011000>;
P_000001f5ea910b48 .param/l "NUM_BITS_TAU" 0 17 8, +C4<00000000000000000000000000000101>;
P_000001f5ea910b80 .param/l "NUM_BITS_WORD" 0 17 9, +C4<00000000000000000000000000010010>;
v000001f5ea91d2a0_0 .net "attack_tau", 4 0, L_000001f5ea9768e0;  alias, 1 drivers
v000001f5ea91c940_0 .net "available", 0 0, v000001f5ea91e600_0;  1 drivers
v000001f5ea91d520_0 .net "clk", 0 0, o000001f5ea89b978;  alias, 0 drivers
v000001f5ea91d5c0_0 .net "decay_tau", 4 0, L_000001f5ea9774c0;  alias, 1 drivers
v000001f5ea91d7a0_0 .net "envelope", 23 0, L_000001f5ea9744a0;  1 drivers
v000001f5ea91d700_0 .net "note_en", 0 0, L_000001f5ea973640;  1 drivers
v000001f5ea91cda0_0 .net "ready", 0 0, L_000001f5ea973b40;  1 drivers
v000001f5ea91cee0_0 .net "release_tau", 4 0, L_000001f5ea976480;  alias, 1 drivers
v000001f5ea91cf80_0 .net "rst", 0 0, o000001f5ea89d0b8;  alias, 0 drivers
v000001f5ea91dac0_0 .net "velocity", 31 0, L_000001f5ea9735a0;  alias, 1 drivers
v000001f5ea95caa0_10 .array/port v000001f5ea95caa0, 10;
v000001f5ea91d020_0 .net "word_in", 17 0, v000001f5ea95caa0_10;  1 drivers
v000001f5ea91d0c0_0 .net "word_out", 17 0, v000001f5ea91c9e0_0;  alias, 1 drivers
S_000001f5ea915b90 .scope module, "amplitude_shaper" "fixed_point_mult" 17 52, 8 3 0, S_000001f5ea9153c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 24 "in_1";
    .port_info 1 /INPUT 18 "in_2";
    .port_info 2 /OUTPUT 18 "data_out";
    .port_info 3 /OUTPUT 1 "ovf";
P_000001f5ea920130 .param/l "WF_1" 0 8 6, +C4<000000000000000000000000000010100>;
P_000001f5ea920168 .param/l "WF_2" 0 8 8, +C4<000000000000000000000000000010000>;
P_000001f5ea9201a0 .param/l "WF_O" 0 8 10, +C4<000000000000000000000000000001110>;
P_000001f5ea9201d8 .param/l "WI_1" 0 8 5, +C4<00000000000000000000000000000100>;
P_000001f5ea920210 .param/l "WI_2" 0 8 7, +C4<00000000000000000000000000000010>;
P_000001f5ea920248 .param/l "WI_O" 0 8 9, +C4<00000000000000000000000000000100>;
v000001f5ea91dd40_0 .net/s *"_ivl_0", 41 0, L_000001f5ea974540;  1 drivers
v000001f5ea91ce40_0 .net/s *"_ivl_2", 41 0, L_000001f5ea973dc0;  1 drivers
v000001f5ea91c9e0_0 .var/s "data_out", 17 0;
v000001f5ea91e100_0 .net/s "in_1", 23 0, L_000001f5ea9744a0;  alias, 1 drivers
v000001f5ea91c120_0 .net/s "in_2", 17 0, v000001f5ea95caa0_10;  alias, 1 drivers
v000001f5ea91e560_0 .var "ovf", 0 0;
v000001f5ea91dfc0_0 .net/s "product", 41 0, L_000001f5ea9745e0;  1 drivers
E_000001f5ea814e40 .event anyedge, v000001f5ea91dfc0_0;
L_000001f5ea974540 .extend/s 42, L_000001f5ea9744a0;
L_000001f5ea973dc0 .extend/s 42, v000001f5ea95caa0_10;
L_000001f5ea9745e0 .arith/mult 42, L_000001f5ea974540, L_000001f5ea973dc0;
S_000001f5ea915d20 .scope module, "envelope_shaper" "rc_filter_fsm" 17 32, 18 13 0, S_000001f5ea9153c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 1 "on";
    .port_info 4 /INPUT 32 "velocity";
    .port_info 5 /INPUT 5 "attack_tau";
    .port_info 6 /INPUT 5 "decay_tau";
    .port_info 7 /INPUT 5 "release_tau";
    .port_info 8 /OUTPUT 1 "available";
    .port_info 9 /OUTPUT 24 "envelope";
P_000001f5ea920290 .param/l "ATTACK_STEP" 1 18 31, C4<010000000000000000000000>;
P_000001f5ea9202c8 .param/l "DECAY_STEP" 1 18 32, C4<001100000000000000000000>;
P_000001f5ea920300 .param/l "ENV_BITS" 0 18 15, +C4<00000000000000000000000000011000>;
P_000001f5ea920338 .param/l "MAX" 1 18 35, C4<000011110000000000000000>;
P_000001f5ea920370 .param/l "MIN" 1 18 36, C4<000000000000000000010000>;
P_000001f5ea9203a8 .param/l "RELEASE_STEP" 1 18 33, C4<000000000000000000000000>;
P_000001f5ea9203e0 .param/l "S_ATTACK" 1 18 38, C4<01>;
P_000001f5ea920418 .param/l "S_DECAY" 1 18 39, C4<10>;
P_000001f5ea920450 .param/l "S_IDLE" 1 18 37, C4<00>;
P_000001f5ea920488 .param/l "S_RELEASE" 1 18 40, C4<11>;
P_000001f5ea9204c0 .param/l "TAU_BITS" 0 18 14, +C4<00000000000000000000000000000101>;
v000001f5ea91e240_0 .net "attack", 15 0, L_000001f5ea974360;  1 drivers
v000001f5ea91ca80_0 .net "attack_tau", 4 0, L_000001f5ea9768e0;  alias, 1 drivers
v000001f5ea91e600_0 .var "avail", 0 0;
v000001f5ea91e2e0_0 .net "available", 0 0, v000001f5ea91e600_0;  alias, 1 drivers
v000001f5ea91e380_0 .net "clk", 0 0, o000001f5ea89b978;  alias, 0 drivers
v000001f5ea91dde0_0 .net "decay", 15 0, L_000001f5ea9740e0;  1 drivers
v000001f5ea91c1c0_0 .net "decay_tau", 4 0, L_000001f5ea9774c0;  alias, 1 drivers
v000001f5ea91de80_0 .net "en", 0 0, L_000001f5ea973640;  alias, 1 drivers
v000001f5ea91c8a0_0 .var/s "env_delay", 23 0;
v000001f5ea91d3e0_0 .net/s "envelope", 23 0, L_000001f5ea9744a0;  alias, 1 drivers
v000001f5ea91d660_0 .net "on", 0 0, L_000001f5ea973b40;  alias, 1 drivers
v000001f5ea91c300_0 .net/s "product", 23 0, L_000001f5ea974180;  1 drivers
v000001f5ea91cb20_0 .net "release_tau", 4 0, L_000001f5ea976480;  alias, 1 drivers
v000001f5ea91c3a0_0 .net "rst", 0 0, o000001f5ea89d0b8;  alias, 0 drivers
v000001f5ea91cbc0_0 .var "state", 2 0;
v000001f5ea91cc60_0 .var/s "step_delay", 23 0;
v000001f5ea91c440_0 .net/s "sum", 23 0, L_000001f5ea975800;  1 drivers
v000001f5ea91c4e0_0 .var "tau", 4 0;
v000001f5ea91c580_0 .net "velocity", 31 0, L_000001f5ea9735a0;  alias, 1 drivers
L_000001f5ea974360 .part L_000001f5ea9735a0, 16, 16;
L_000001f5ea9740e0 .part L_000001f5ea9735a0, 0, 16;
L_000001f5ea974180 .shift/rs 24, L_000001f5ea975800, v000001f5ea91c4e0_0;
L_000001f5ea975800 .arith/sub 24, v000001f5ea91cc60_0, v000001f5ea91c8a0_0;
L_000001f5ea9744a0 .arith/sum 24, L_000001f5ea974180, v000001f5ea91c8a0_0;
S_000001f5ea915eb0 .scope generate, "genblk1[11]" "genblk1[11]" 16 67, 16 67 0, S_000001f5ea8fd710;
 .timescale -9 -12;
P_000001f5ea814bc0 .param/l "j" 0 16 67, +C4<01011>;
L_000001f5ea87b3d0 .functor BUFZ 18, v000001f5ea91d8e0_0, C4<000000000000000000>, C4<000000000000000000>, C4<000000000000000000>;
v000001f5ea92f7c0_0 .net *"_ivl_2", 17 0, L_000001f5ea87b3d0;  1 drivers
S_000001f5ea921b30 .scope module, "envelope_shaper" "amp_shaper" 16 74, 17 6 0, S_000001f5ea915eb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "ready";
    .port_info 3 /INPUT 1 "note_en";
    .port_info 4 /INPUT 32 "velocity";
    .port_info 5 /INPUT 5 "attack_tau";
    .port_info 6 /INPUT 5 "decay_tau";
    .port_info 7 /INPUT 5 "release_tau";
    .port_info 8 /INPUT 18 "word_in";
    .port_info 9 /OUTPUT 18 "word_out";
    .port_info 10 /OUTPUT 1 "available";
P_000001f5ea911da0 .param/l "ENV_BITS" 1 17 25, +C4<00000000000000000000000000011000>;
P_000001f5ea911dd8 .param/l "NUM_BITS_TAU" 0 17 8, +C4<00000000000000000000000000000101>;
P_000001f5ea911e10 .param/l "NUM_BITS_WORD" 0 17 9, +C4<00000000000000000000000000010010>;
v000001f5ea92ef00_0 .net "attack_tau", 4 0, L_000001f5ea9768e0;  alias, 1 drivers
v000001f5ea92dec0_0 .net "available", 0 0, v000001f5ea91e9c0_0;  1 drivers
v000001f5ea92fa40_0 .net "clk", 0 0, o000001f5ea89b978;  alias, 0 drivers
v000001f5ea92f540_0 .net "decay_tau", 4 0, L_000001f5ea9774c0;  alias, 1 drivers
v000001f5ea92f4a0_0 .net "envelope", 23 0, L_000001f5ea973f00;  1 drivers
v000001f5ea92dba0_0 .net "note_en", 0 0, L_000001f5ea973820;  1 drivers
v000001f5ea92d560_0 .net "ready", 0 0, L_000001f5ea974a40;  1 drivers
v000001f5ea92d600_0 .net "release_tau", 4 0, L_000001f5ea976480;  alias, 1 drivers
v000001f5ea92e780_0 .net "rst", 0 0, o000001f5ea89d0b8;  alias, 0 drivers
v000001f5ea92ed20_0 .net "velocity", 31 0, L_000001f5ea975940;  alias, 1 drivers
v000001f5ea95caa0_11 .array/port v000001f5ea95caa0, 11;
v000001f5ea92dce0_0 .net "word_in", 17 0, v000001f5ea95caa0_11;  1 drivers
v000001f5ea92f180_0 .net "word_out", 17 0, v000001f5ea91d8e0_0;  alias, 1 drivers
S_000001f5ea920550 .scope module, "amplitude_shaper" "fixed_point_mult" 17 52, 8 3 0, S_000001f5ea921b30;
 .timescale -9 -12;
    .port_info 0 /INPUT 24 "in_1";
    .port_info 1 /INPUT 18 "in_2";
    .port_info 2 /OUTPUT 18 "data_out";
    .port_info 3 /OUTPUT 1 "ovf";
P_000001f5ea92a520 .param/l "WF_1" 0 8 6, +C4<000000000000000000000000000010100>;
P_000001f5ea92a558 .param/l "WF_2" 0 8 8, +C4<000000000000000000000000000010000>;
P_000001f5ea92a590 .param/l "WF_O" 0 8 10, +C4<000000000000000000000000000001110>;
P_000001f5ea92a5c8 .param/l "WI_1" 0 8 5, +C4<00000000000000000000000000000100>;
P_000001f5ea92a600 .param/l "WI_2" 0 8 7, +C4<00000000000000000000000000000010>;
P_000001f5ea92a638 .param/l "WI_O" 0 8 9, +C4<00000000000000000000000000000100>;
v000001f5ea91db60_0 .net/s *"_ivl_0", 41 0, L_000001f5ea974720;  1 drivers
v000001f5ea91d840_0 .net/s *"_ivl_2", 41 0, L_000001f5ea9749a0;  1 drivers
v000001f5ea91d8e0_0 .var/s "data_out", 17 0;
v000001f5ea91dc00_0 .net/s "in_1", 23 0, L_000001f5ea973f00;  alias, 1 drivers
v000001f5ea91dca0_0 .net/s "in_2", 17 0, v000001f5ea95caa0_11;  alias, 1 drivers
v000001f5ea91df20_0 .var "ovf", 0 0;
v000001f5ea91e060_0 .net/s "product", 41 0, L_000001f5ea973be0;  1 drivers
E_000001f5ea815180 .event anyedge, v000001f5ea91e060_0;
L_000001f5ea974720 .extend/s 42, L_000001f5ea973f00;
L_000001f5ea9749a0 .extend/s 42, v000001f5ea95caa0_11;
L_000001f5ea973be0 .arith/mult 42, L_000001f5ea974720, L_000001f5ea9749a0;
S_000001f5ea9219a0 .scope module, "envelope_shaper" "rc_filter_fsm" 17 32, 18 13 0, S_000001f5ea921b30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 1 "on";
    .port_info 4 /INPUT 32 "velocity";
    .port_info 5 /INPUT 5 "attack_tau";
    .port_info 6 /INPUT 5 "decay_tau";
    .port_info 7 /INPUT 5 "release_tau";
    .port_info 8 /OUTPUT 1 "available";
    .port_info 9 /OUTPUT 24 "envelope";
P_000001f5ea92a680 .param/l "ATTACK_STEP" 1 18 31, C4<010000000000000000000000>;
P_000001f5ea92a6b8 .param/l "DECAY_STEP" 1 18 32, C4<001100000000000000000000>;
P_000001f5ea92a6f0 .param/l "ENV_BITS" 0 18 15, +C4<00000000000000000000000000011000>;
P_000001f5ea92a728 .param/l "MAX" 1 18 35, C4<000011110000000000000000>;
P_000001f5ea92a760 .param/l "MIN" 1 18 36, C4<000000000000000000010000>;
P_000001f5ea92a798 .param/l "RELEASE_STEP" 1 18 33, C4<000000000000000000000000>;
P_000001f5ea92a7d0 .param/l "S_ATTACK" 1 18 38, C4<01>;
P_000001f5ea92a808 .param/l "S_DECAY" 1 18 39, C4<10>;
P_000001f5ea92a840 .param/l "S_IDLE" 1 18 37, C4<00>;
P_000001f5ea92a878 .param/l "S_RELEASE" 1 18 40, C4<11>;
P_000001f5ea92a8b0 .param/l "TAU_BITS" 0 18 14, +C4<00000000000000000000000000000101>;
v000001f5ea91ee20_0 .net "attack", 15 0, L_000001f5ea973780;  1 drivers
v000001f5ea91eb00_0 .net "attack_tau", 4 0, L_000001f5ea9768e0;  alias, 1 drivers
v000001f5ea91e9c0_0 .var "avail", 0 0;
v000001f5ea91ec40_0 .net "available", 0 0, v000001f5ea91e9c0_0;  alias, 1 drivers
v000001f5ea91ece0_0 .net "clk", 0 0, o000001f5ea89b978;  alias, 0 drivers
v000001f5ea91ea60_0 .net "decay", 15 0, L_000001f5ea974680;  1 drivers
v000001f5ea91eba0_0 .net "decay_tau", 4 0, L_000001f5ea9774c0;  alias, 1 drivers
v000001f5ea91e7e0_0 .net "en", 0 0, L_000001f5ea973820;  alias, 1 drivers
v000001f5ea91eec0_0 .var/s "env_delay", 23 0;
v000001f5ea91e880_0 .net/s "envelope", 23 0, L_000001f5ea973f00;  alias, 1 drivers
v000001f5ea91ed80_0 .net "on", 0 0, L_000001f5ea974a40;  alias, 1 drivers
v000001f5ea91e920_0 .net/s "product", 23 0, L_000001f5ea974ae0;  1 drivers
v000001f5ea92fb80_0 .net "release_tau", 4 0, L_000001f5ea976480;  alias, 1 drivers
v000001f5ea92fc20_0 .net "rst", 0 0, o000001f5ea89d0b8;  alias, 0 drivers
v000001f5ea92d7e0_0 .var "state", 2 0;
v000001f5ea92dc40_0 .var/s "step_delay", 23 0;
v000001f5ea92f720_0 .net/s "sum", 23 0, L_000001f5ea973e60;  1 drivers
v000001f5ea92f9a0_0 .var "tau", 4 0;
v000001f5ea92fcc0_0 .net "velocity", 31 0, L_000001f5ea975940;  alias, 1 drivers
L_000001f5ea973780 .part L_000001f5ea975940, 16, 16;
L_000001f5ea974680 .part L_000001f5ea975940, 0, 16;
L_000001f5ea974ae0 .shift/rs 24, L_000001f5ea973e60, v000001f5ea92f9a0_0;
L_000001f5ea973e60 .arith/sub 24, v000001f5ea92dc40_0, v000001f5ea91eec0_0;
L_000001f5ea973f00 .arith/sum 24, L_000001f5ea974ae0, v000001f5ea91eec0_0;
S_000001f5ea920b90 .scope generate, "genblk1[12]" "genblk1[12]" 16 67, 16 67 0, S_000001f5ea8fd710;
 .timescale -9 -12;
P_000001f5ea814c40 .param/l "j" 0 16 67, +C4<01100>;
L_000001f5ea87ac60 .functor BUFZ 18, v000001f5ea92dd80_0, C4<000000000000000000>, C4<000000000000000000>, C4<000000000000000000>;
v000001f5ea92f040_0 .net *"_ivl_2", 17 0, L_000001f5ea87ac60;  1 drivers
S_000001f5ea9206e0 .scope module, "envelope_shaper" "amp_shaper" 16 74, 17 6 0, S_000001f5ea920b90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "ready";
    .port_info 3 /INPUT 1 "note_en";
    .port_info 4 /INPUT 32 "velocity";
    .port_info 5 /INPUT 5 "attack_tau";
    .port_info 6 /INPUT 5 "decay_tau";
    .port_info 7 /INPUT 5 "release_tau";
    .port_info 8 /INPUT 18 "word_in";
    .port_info 9 /OUTPUT 18 "word_out";
    .port_info 10 /OUTPUT 1 "available";
P_000001f5ea910bc0 .param/l "ENV_BITS" 1 17 25, +C4<00000000000000000000000000011000>;
P_000001f5ea910bf8 .param/l "NUM_BITS_TAU" 0 17 8, +C4<00000000000000000000000000000101>;
P_000001f5ea910c30 .param/l "NUM_BITS_WORD" 0 17 9, +C4<00000000000000000000000000010010>;
v000001f5ea92e460_0 .net "attack_tau", 4 0, L_000001f5ea9768e0;  alias, 1 drivers
v000001f5ea92efa0_0 .net "available", 0 0, v000001f5ea92d9c0_0;  1 drivers
v000001f5ea92e500_0 .net "clk", 0 0, o000001f5ea89b978;  alias, 0 drivers
v000001f5ea92f900_0 .net "decay_tau", 4 0, L_000001f5ea9774c0;  alias, 1 drivers
v000001f5ea92eb40_0 .net "envelope", 23 0, L_000001f5ea975120;  1 drivers
v000001f5ea92e5a0_0 .net "note_en", 0 0, L_000001f5ea975080;  1 drivers
v000001f5ea92e640_0 .net "ready", 0 0, L_000001f5ea974fe0;  1 drivers
v000001f5ea92e820_0 .net "release_tau", 4 0, L_000001f5ea976480;  alias, 1 drivers
v000001f5ea92e6e0_0 .net "rst", 0 0, o000001f5ea89d0b8;  alias, 0 drivers
v000001f5ea92f5e0_0 .net "velocity", 31 0, L_000001f5ea974b80;  alias, 1 drivers
v000001f5ea95caa0_12 .array/port v000001f5ea95caa0, 12;
v000001f5ea92ea00_0 .net "word_in", 17 0, v000001f5ea95caa0_12;  1 drivers
v000001f5ea92ebe0_0 .net "word_out", 17 0, v000001f5ea92dd80_0;  alias, 1 drivers
S_000001f5ea921040 .scope module, "amplitude_shaper" "fixed_point_mult" 17 52, 8 3 0, S_000001f5ea9206e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 24 "in_1";
    .port_info 1 /INPUT 18 "in_2";
    .port_info 2 /OUTPUT 18 "data_out";
    .port_info 3 /OUTPUT 1 "ovf";
P_000001f5ea914140 .param/l "WF_1" 0 8 6, +C4<000000000000000000000000000010100>;
P_000001f5ea914178 .param/l "WF_2" 0 8 8, +C4<000000000000000000000000000010000>;
P_000001f5ea9141b0 .param/l "WF_O" 0 8 10, +C4<000000000000000000000000000001110>;
P_000001f5ea9141e8 .param/l "WI_1" 0 8 5, +C4<00000000000000000000000000000100>;
P_000001f5ea914220 .param/l "WI_2" 0 8 7, +C4<00000000000000000000000000000010>;
P_000001f5ea914258 .param/l "WI_O" 0 8 9, +C4<00000000000000000000000000000100>;
v000001f5ea92f360_0 .net/s *"_ivl_0", 41 0, L_000001f5ea974e00;  1 drivers
v000001f5ea92df60_0 .net/s *"_ivl_2", 41 0, L_000001f5ea974ea0;  1 drivers
v000001f5ea92dd80_0 .var/s "data_out", 17 0;
v000001f5ea92fae0_0 .net/s "in_1", 23 0, L_000001f5ea975120;  alias, 1 drivers
v000001f5ea92d6a0_0 .net/s "in_2", 17 0, v000001f5ea95caa0_12;  alias, 1 drivers
v000001f5ea92d740_0 .var "ovf", 0 0;
v000001f5ea92de20_0 .net/s "product", 41 0, L_000001f5ea974f40;  1 drivers
E_000001f5ea814880 .event anyedge, v000001f5ea92de20_0;
L_000001f5ea974e00 .extend/s 42, L_000001f5ea975120;
L_000001f5ea974ea0 .extend/s 42, v000001f5ea95caa0_12;
L_000001f5ea974f40 .arith/mult 42, L_000001f5ea974e00, L_000001f5ea974ea0;
S_000001f5ea921360 .scope module, "envelope_shaper" "rc_filter_fsm" 17 32, 18 13 0, S_000001f5ea9206e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 1 "on";
    .port_info 4 /INPUT 32 "velocity";
    .port_info 5 /INPUT 5 "attack_tau";
    .port_info 6 /INPUT 5 "decay_tau";
    .port_info 7 /INPUT 5 "release_tau";
    .port_info 8 /OUTPUT 1 "available";
    .port_info 9 /OUTPUT 24 "envelope";
P_000001f5ea932d10 .param/l "ATTACK_STEP" 1 18 31, C4<010000000000000000000000>;
P_000001f5ea932d48 .param/l "DECAY_STEP" 1 18 32, C4<001100000000000000000000>;
P_000001f5ea932d80 .param/l "ENV_BITS" 0 18 15, +C4<00000000000000000000000000011000>;
P_000001f5ea932db8 .param/l "MAX" 1 18 35, C4<000011110000000000000000>;
P_000001f5ea932df0 .param/l "MIN" 1 18 36, C4<000000000000000000010000>;
P_000001f5ea932e28 .param/l "RELEASE_STEP" 1 18 33, C4<000000000000000000000000>;
P_000001f5ea932e60 .param/l "S_ATTACK" 1 18 38, C4<01>;
P_000001f5ea932e98 .param/l "S_DECAY" 1 18 39, C4<10>;
P_000001f5ea932ed0 .param/l "S_IDLE" 1 18 37, C4<00>;
P_000001f5ea932f08 .param/l "S_RELEASE" 1 18 40, C4<11>;
P_000001f5ea932f40 .param/l "TAU_BITS" 0 18 14, +C4<00000000000000000000000000000101>;
v000001f5ea92d880_0 .net "attack", 15 0, L_000001f5ea9738c0;  1 drivers
v000001f5ea92d920_0 .net "attack_tau", 4 0, L_000001f5ea9768e0;  alias, 1 drivers
v000001f5ea92d9c0_0 .var "avail", 0 0;
v000001f5ea92eaa0_0 .net "available", 0 0, v000001f5ea92d9c0_0;  alias, 1 drivers
v000001f5ea92da60_0 .net "clk", 0 0, o000001f5ea89b978;  alias, 0 drivers
v000001f5ea92db00_0 .net "decay", 15 0, L_000001f5ea974cc0;  1 drivers
v000001f5ea92e000_0 .net "decay_tau", 4 0, L_000001f5ea9774c0;  alias, 1 drivers
v000001f5ea92e140_0 .net "en", 0 0, L_000001f5ea975080;  alias, 1 drivers
v000001f5ea92e0a0_0 .var/s "env_delay", 23 0;
v000001f5ea92e1e0_0 .net/s "envelope", 23 0, L_000001f5ea975120;  alias, 1 drivers
v000001f5ea92ec80_0 .net "on", 0 0, L_000001f5ea974fe0;  alias, 1 drivers
v000001f5ea92e960_0 .net/s "product", 23 0, L_000001f5ea974c20;  1 drivers
v000001f5ea92e280_0 .net "release_tau", 4 0, L_000001f5ea976480;  alias, 1 drivers
v000001f5ea92e320_0 .net "rst", 0 0, o000001f5ea89d0b8;  alias, 0 drivers
v000001f5ea92e3c0_0 .var "state", 2 0;
v000001f5ea92edc0_0 .var/s "step_delay", 23 0;
v000001f5ea92ee60_0 .net/s "sum", 23 0, L_000001f5ea974d60;  1 drivers
v000001f5ea92e8c0_0 .var "tau", 4 0;
v000001f5ea92f860_0 .net "velocity", 31 0, L_000001f5ea974b80;  alias, 1 drivers
L_000001f5ea9738c0 .part L_000001f5ea974b80, 16, 16;
L_000001f5ea974cc0 .part L_000001f5ea974b80, 0, 16;
L_000001f5ea974c20 .shift/rs 24, L_000001f5ea974d60, v000001f5ea92e8c0_0;
L_000001f5ea974d60 .arith/sub 24, v000001f5ea92edc0_0, v000001f5ea92e0a0_0;
L_000001f5ea975120 .arith/sum 24, L_000001f5ea974c20, v000001f5ea92e0a0_0;
S_000001f5ea921680 .scope generate, "genblk1[13]" "genblk1[13]" 16 67, 16 67 0, S_000001f5ea8fd710;
 .timescale -9 -12;
P_000001f5ea814980 .param/l "j" 0 16 67, +C4<01101>;
L_000001f5ea879c30 .functor BUFZ 18, v000001f5ea92f2c0_0, C4<000000000000000000>, C4<000000000000000000>, C4<000000000000000000>;
v000001f5ea9309e0_0 .net *"_ivl_2", 17 0, L_000001f5ea879c30;  1 drivers
S_000001f5ea920870 .scope module, "envelope_shaper" "amp_shaper" 16 74, 17 6 0, S_000001f5ea921680;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "ready";
    .port_info 3 /INPUT 1 "note_en";
    .port_info 4 /INPUT 32 "velocity";
    .port_info 5 /INPUT 5 "attack_tau";
    .port_info 6 /INPUT 5 "decay_tau";
    .port_info 7 /INPUT 5 "release_tau";
    .port_info 8 /INPUT 18 "word_in";
    .port_info 9 /OUTPUT 18 "word_out";
    .port_info 10 /OUTPUT 1 "available";
P_000001f5ea910c70 .param/l "ENV_BITS" 1 17 25, +C4<00000000000000000000000000011000>;
P_000001f5ea910ca8 .param/l "NUM_BITS_TAU" 0 17 8, +C4<00000000000000000000000000000101>;
P_000001f5ea910ce0 .param/l "NUM_BITS_WORD" 0 17 9, +C4<00000000000000000000000000010010>;
v000001f5ea932380_0 .net "attack_tau", 4 0, L_000001f5ea9768e0;  alias, 1 drivers
v000001f5ea931f20_0 .net "available", 0 0, v000001f5ea930c60_0;  1 drivers
v000001f5ea9301c0_0 .net "clk", 0 0, o000001f5ea89b978;  alias, 0 drivers
v000001f5ea930e40_0 .net "decay_tau", 4 0, L_000001f5ea9774c0;  alias, 1 drivers
v000001f5ea92fea0_0 .net "envelope", 23 0, L_000001f5ea9e2480;  1 drivers
v000001f5ea930580_0 .net "note_en", 0 0, L_000001f5ea9e3420;  1 drivers
v000001f5ea9306c0_0 .net "ready", 0 0, L_000001f5ea9e3560;  1 drivers
v000001f5ea931160_0 .net "release_tau", 4 0, L_000001f5ea976480;  alias, 1 drivers
v000001f5ea9317a0_0 .net "rst", 0 0, o000001f5ea89d0b8;  alias, 0 drivers
v000001f5ea930260_0 .net "velocity", 31 0, L_000001f5ea975260;  alias, 1 drivers
v000001f5ea95caa0_13 .array/port v000001f5ea95caa0, 13;
v000001f5ea930b20_0 .net "word_in", 17 0, v000001f5ea95caa0_13;  1 drivers
v000001f5ea92ff40_0 .net "word_out", 17 0, v000001f5ea92f2c0_0;  alias, 1 drivers
S_000001f5ea920a00 .scope module, "amplitude_shaper" "fixed_point_mult" 17 52, 8 3 0, S_000001f5ea920870;
 .timescale -9 -12;
    .port_info 0 /INPUT 24 "in_1";
    .port_info 1 /INPUT 18 "in_2";
    .port_info 2 /OUTPUT 18 "data_out";
    .port_info 3 /OUTPUT 1 "ovf";
P_000001f5ea9145c0 .param/l "WF_1" 0 8 6, +C4<000000000000000000000000000010100>;
P_000001f5ea9145f8 .param/l "WF_2" 0 8 8, +C4<000000000000000000000000000010000>;
P_000001f5ea914630 .param/l "WF_O" 0 8 10, +C4<000000000000000000000000000001110>;
P_000001f5ea914668 .param/l "WI_1" 0 8 5, +C4<00000000000000000000000000000100>;
P_000001f5ea9146a0 .param/l "WI_2" 0 8 7, +C4<00000000000000000000000000000010>;
P_000001f5ea9146d8 .param/l "WI_O" 0 8 9, +C4<00000000000000000000000000000100>;
v000001f5ea92f0e0_0 .net/s *"_ivl_0", 41 0, L_000001f5ea9e3ba0;  1 drivers
v000001f5ea92f220_0 .net/s *"_ivl_2", 41 0, L_000001f5ea9e36a0;  1 drivers
v000001f5ea92f2c0_0 .var/s "data_out", 17 0;
v000001f5ea92f400_0 .net/s "in_1", 23 0, L_000001f5ea9e2480;  alias, 1 drivers
v000001f5ea92f680_0 .net/s "in_2", 17 0, v000001f5ea95caa0_13;  alias, 1 drivers
v000001f5ea931a20_0 .var "ovf", 0 0;
v000001f5ea931e80_0 .net/s "product", 41 0, L_000001f5ea9e2f20;  1 drivers
E_000001f5ea814f00 .event anyedge, v000001f5ea931e80_0;
L_000001f5ea9e3ba0 .extend/s 42, L_000001f5ea9e2480;
L_000001f5ea9e36a0 .extend/s 42, v000001f5ea95caa0_13;
L_000001f5ea9e2f20 .arith/mult 42, L_000001f5ea9e3ba0, L_000001f5ea9e36a0;
S_000001f5ea921810 .scope module, "envelope_shaper" "rc_filter_fsm" 17 32, 18 13 0, S_000001f5ea920870;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 1 "on";
    .port_info 4 /INPUT 32 "velocity";
    .port_info 5 /INPUT 5 "attack_tau";
    .port_info 6 /INPUT 5 "decay_tau";
    .port_info 7 /INPUT 5 "release_tau";
    .port_info 8 /OUTPUT 1 "available";
    .port_info 9 /OUTPUT 24 "envelope";
P_000001f5ea9433a0 .param/l "ATTACK_STEP" 1 18 31, C4<010000000000000000000000>;
P_000001f5ea9433d8 .param/l "DECAY_STEP" 1 18 32, C4<001100000000000000000000>;
P_000001f5ea943410 .param/l "ENV_BITS" 0 18 15, +C4<00000000000000000000000000011000>;
P_000001f5ea943448 .param/l "MAX" 1 18 35, C4<000011110000000000000000>;
P_000001f5ea943480 .param/l "MIN" 1 18 36, C4<000000000000000000010000>;
P_000001f5ea9434b8 .param/l "RELEASE_STEP" 1 18 33, C4<000000000000000000000000>;
P_000001f5ea9434f0 .param/l "S_ATTACK" 1 18 38, C4<01>;
P_000001f5ea943528 .param/l "S_DECAY" 1 18 39, C4<10>;
P_000001f5ea943560 .param/l "S_IDLE" 1 18 37, C4<00>;
P_000001f5ea943598 .param/l "S_RELEASE" 1 18 40, C4<11>;
P_000001f5ea9435d0 .param/l "TAU_BITS" 0 18 14, +C4<00000000000000000000000000000101>;
v000001f5ea930620_0 .net "attack", 15 0, L_000001f5ea9753a0;  1 drivers
v000001f5ea92fe00_0 .net "attack_tau", 4 0, L_000001f5ea9768e0;  alias, 1 drivers
v000001f5ea930c60_0 .var "avail", 0 0;
v000001f5ea931d40_0 .net "available", 0 0, v000001f5ea930c60_0;  alias, 1 drivers
v000001f5ea931ca0_0 .net "clk", 0 0, o000001f5ea89b978;  alias, 0 drivers
v000001f5ea9322e0_0 .net "decay", 15 0, L_000001f5ea975440;  1 drivers
v000001f5ea931de0_0 .net "decay_tau", 4 0, L_000001f5ea9774c0;  alias, 1 drivers
v000001f5ea930d00_0 .net "en", 0 0, L_000001f5ea9e3420;  alias, 1 drivers
v000001f5ea931840_0 .var/s "env_delay", 23 0;
v000001f5ea931520_0 .net/s "envelope", 23 0, L_000001f5ea9e2480;  alias, 1 drivers
v000001f5ea9304e0_0 .net "on", 0 0, L_000001f5ea9e3560;  alias, 1 drivers
v000001f5ea9315c0_0 .net/s "product", 23 0, L_000001f5ea9754e0;  1 drivers
v000001f5ea930940_0 .net "release_tau", 4 0, L_000001f5ea976480;  alias, 1 drivers
v000001f5ea9324c0_0 .net "rst", 0 0, o000001f5ea89d0b8;  alias, 0 drivers
v000001f5ea931020_0 .var "state", 2 0;
v000001f5ea92fd60_0 .var/s "step_delay", 23 0;
v000001f5ea9310c0_0 .net/s "sum", 23 0, L_000001f5ea9e2520;  1 drivers
v000001f5ea931fc0_0 .var "tau", 4 0;
v000001f5ea930da0_0 .net "velocity", 31 0, L_000001f5ea975260;  alias, 1 drivers
L_000001f5ea9753a0 .part L_000001f5ea975260, 16, 16;
L_000001f5ea975440 .part L_000001f5ea975260, 0, 16;
L_000001f5ea9754e0 .shift/rs 24, L_000001f5ea9e2520, v000001f5ea931fc0_0;
L_000001f5ea9e2520 .arith/sub 24, v000001f5ea92fd60_0, v000001f5ea931840_0;
L_000001f5ea9e2480 .arith/sum 24, L_000001f5ea9754e0, v000001f5ea931840_0;
S_000001f5ea921cc0 .scope generate, "genblk1[14]" "genblk1[14]" 16 67, 16 67 0, S_000001f5ea8fd710;
 .timescale -9 -12;
P_000001f5ea814f80 .param/l "j" 0 16 67, +C4<01110>;
L_000001f5ea87a870 .functor BUFZ 18, v000001f5ea930ee0_0, C4<000000000000000000>, C4<000000000000000000>, C4<000000000000000000>;
v000001f5ea932b00_0 .net *"_ivl_2", 17 0, L_000001f5ea87a870;  1 drivers
S_000001f5ea921e50 .scope module, "envelope_shaper" "amp_shaper" 16 74, 17 6 0, S_000001f5ea921cc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "ready";
    .port_info 3 /INPUT 1 "note_en";
    .port_info 4 /INPUT 32 "velocity";
    .port_info 5 /INPUT 5 "attack_tau";
    .port_info 6 /INPUT 5 "decay_tau";
    .port_info 7 /INPUT 5 "release_tau";
    .port_info 8 /INPUT 18 "word_in";
    .port_info 9 /OUTPUT 18 "word_out";
    .port_info 10 /OUTPUT 1 "available";
P_000001f5ea910dd0 .param/l "ENV_BITS" 1 17 25, +C4<00000000000000000000000000011000>;
P_000001f5ea910e08 .param/l "NUM_BITS_TAU" 0 17 8, +C4<00000000000000000000000000000101>;
P_000001f5ea910e40 .param/l "NUM_BITS_WORD" 0 17 9, +C4<00000000000000000000000000010010>;
v000001f5ea931700_0 .net "attack_tau", 4 0, L_000001f5ea9768e0;  alias, 1 drivers
v000001f5ea931980_0 .net "available", 0 0, v000001f5ea9303a0_0;  1 drivers
v000001f5ea931c00_0 .net "clk", 0 0, o000001f5ea89b978;  alias, 0 drivers
v000001f5ea930120_0 .net "decay_tau", 4 0, L_000001f5ea9774c0;  alias, 1 drivers
v000001f5ea932880_0 .net "envelope", 23 0, L_000001f5ea9e3600;  1 drivers
v000001f5ea932ba0_0 .net "note_en", 0 0, L_000001f5ea9e2160;  1 drivers
v000001f5ea932740_0 .net "ready", 0 0, L_000001f5ea9e3100;  1 drivers
v000001f5ea932920_0 .net "release_tau", 4 0, L_000001f5ea976480;  alias, 1 drivers
v000001f5ea932c40_0 .net "rst", 0 0, o000001f5ea89d0b8;  alias, 0 drivers
v000001f5ea9327e0_0 .net "velocity", 31 0, L_000001f5ea9e3060;  alias, 1 drivers
v000001f5ea95caa0_14 .array/port v000001f5ea95caa0, 14;
v000001f5ea9329c0_0 .net "word_in", 17 0, v000001f5ea95caa0_14;  1 drivers
v000001f5ea932a60_0 .net "word_out", 17 0, v000001f5ea930ee0_0;  alias, 1 drivers
S_000001f5ea920d20 .scope module, "amplitude_shaper" "fixed_point_mult" 17 52, 8 3 0, S_000001f5ea921e50;
 .timescale -9 -12;
    .port_info 0 /INPUT 24 "in_1";
    .port_info 1 /INPUT 18 "in_2";
    .port_info 2 /OUTPUT 18 "data_out";
    .port_info 3 /OUTPUT 1 "ovf";
P_000001f5ea943610 .param/l "WF_1" 0 8 6, +C4<000000000000000000000000000010100>;
P_000001f5ea943648 .param/l "WF_2" 0 8 8, +C4<000000000000000000000000000010000>;
P_000001f5ea943680 .param/l "WF_O" 0 8 10, +C4<000000000000000000000000000001110>;
P_000001f5ea9436b8 .param/l "WI_1" 0 8 5, +C4<00000000000000000000000000000100>;
P_000001f5ea9436f0 .param/l "WI_2" 0 8 7, +C4<00000000000000000000000000000010>;
P_000001f5ea943728 .param/l "WI_O" 0 8 9, +C4<00000000000000000000000000000100>;
v000001f5ea932100_0 .net/s *"_ivl_0", 41 0, L_000001f5ea9e3d80;  1 drivers
v000001f5ea932420_0 .net/s *"_ivl_2", 41 0, L_000001f5ea9e1c60;  1 drivers
v000001f5ea930ee0_0 .var/s "data_out", 17 0;
v000001f5ea930760_0 .net/s "in_1", 23 0, L_000001f5ea9e3600;  alias, 1 drivers
v000001f5ea930300_0 .net/s "in_2", 17 0, v000001f5ea95caa0_14;  alias, 1 drivers
v000001f5ea9321a0_0 .var "ovf", 0 0;
v000001f5ea930800_0 .net/s "product", 41 0, L_000001f5ea9e41e0;  1 drivers
E_000001f5ea8151c0 .event anyedge, v000001f5ea930800_0;
L_000001f5ea9e3d80 .extend/s 42, L_000001f5ea9e3600;
L_000001f5ea9e1c60 .extend/s 42, v000001f5ea95caa0_14;
L_000001f5ea9e41e0 .arith/mult 42, L_000001f5ea9e3d80, L_000001f5ea9e1c60;
S_000001f5ea9211d0 .scope module, "envelope_shaper" "rc_filter_fsm" 17 32, 18 13 0, S_000001f5ea921e50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 1 "on";
    .port_info 4 /INPUT 32 "velocity";
    .port_info 5 /INPUT 5 "attack_tau";
    .port_info 6 /INPUT 5 "decay_tau";
    .port_info 7 /INPUT 5 "release_tau";
    .port_info 8 /OUTPUT 1 "available";
    .port_info 9 /OUTPUT 24 "envelope";
P_000001f5ea943770 .param/l "ATTACK_STEP" 1 18 31, C4<010000000000000000000000>;
P_000001f5ea9437a8 .param/l "DECAY_STEP" 1 18 32, C4<001100000000000000000000>;
P_000001f5ea9437e0 .param/l "ENV_BITS" 0 18 15, +C4<00000000000000000000000000011000>;
P_000001f5ea943818 .param/l "MAX" 1 18 35, C4<000011110000000000000000>;
P_000001f5ea943850 .param/l "MIN" 1 18 36, C4<000000000000000000010000>;
P_000001f5ea943888 .param/l "RELEASE_STEP" 1 18 33, C4<000000000000000000000000>;
P_000001f5ea9438c0 .param/l "S_ATTACK" 1 18 38, C4<01>;
P_000001f5ea9438f8 .param/l "S_DECAY" 1 18 39, C4<10>;
P_000001f5ea943930 .param/l "S_IDLE" 1 18 37, C4<00>;
P_000001f5ea943968 .param/l "S_RELEASE" 1 18 40, C4<11>;
P_000001f5ea9439a0 .param/l "TAU_BITS" 0 18 14, +C4<00000000000000000000000000000101>;
v000001f5ea932060_0 .net "attack", 15 0, L_000001f5ea9e3b00;  1 drivers
v000001f5ea931200_0 .net "attack_tau", 4 0, L_000001f5ea9768e0;  alias, 1 drivers
v000001f5ea9303a0_0 .var "avail", 0 0;
v000001f5ea930a80_0 .net "available", 0 0, v000001f5ea9303a0_0;  alias, 1 drivers
v000001f5ea9312a0_0 .net "clk", 0 0, o000001f5ea89b978;  alias, 0 drivers
v000001f5ea92ffe0_0 .net "decay", 15 0, L_000001f5ea9e2700;  1 drivers
v000001f5ea930080_0 .net "decay_tau", 4 0, L_000001f5ea9774c0;  alias, 1 drivers
v000001f5ea931b60_0 .net "en", 0 0, L_000001f5ea9e2160;  alias, 1 drivers
v000001f5ea9308a0_0 .var/s "env_delay", 23 0;
v000001f5ea931660_0 .net/s "envelope", 23 0, L_000001f5ea9e3600;  alias, 1 drivers
v000001f5ea9318e0_0 .net "on", 0 0, L_000001f5ea9e3100;  alias, 1 drivers
v000001f5ea932240_0 .net/s "product", 23 0, L_000001f5ea9e1d00;  1 drivers
v000001f5ea930bc0_0 .net "release_tau", 4 0, L_000001f5ea976480;  alias, 1 drivers
v000001f5ea930f80_0 .net "rst", 0 0, o000001f5ea89d0b8;  alias, 0 drivers
v000001f5ea931ac0_0 .var "state", 2 0;
v000001f5ea931340_0 .var/s "step_delay", 23 0;
v000001f5ea930440_0 .net/s "sum", 23 0, L_000001f5ea9e3920;  1 drivers
v000001f5ea9313e0_0 .var "tau", 4 0;
v000001f5ea931480_0 .net "velocity", 31 0, L_000001f5ea9e3060;  alias, 1 drivers
L_000001f5ea9e3b00 .part L_000001f5ea9e3060, 16, 16;
L_000001f5ea9e2700 .part L_000001f5ea9e3060, 0, 16;
L_000001f5ea9e1d00 .shift/rs 24, L_000001f5ea9e3920, v000001f5ea9313e0_0;
L_000001f5ea9e3920 .arith/sub 24, v000001f5ea931340_0, v000001f5ea9308a0_0;
L_000001f5ea9e3600 .arith/sum 24, L_000001f5ea9e1d00, v000001f5ea9308a0_0;
S_000001f5ea9214f0 .scope generate, "genblk1[15]" "genblk1[15]" 16 67, 16 67 0, S_000001f5ea8fd710;
 .timescale -9 -12;
P_000001f5ea814780 .param/l "j" 0 16 67, +C4<01111>;
L_000001f5ea87a640 .functor BUFZ 18, v000001f5ea9326a0_0, C4<000000000000000000>, C4<000000000000000000>, C4<000000000000000000>;
v000001f5ea92d2e0_0 .net *"_ivl_2", 17 0, L_000001f5ea87a640;  1 drivers
S_000001f5ea921fe0 .scope module, "envelope_shaper" "amp_shaper" 16 74, 17 6 0, S_000001f5ea9214f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "ready";
    .port_info 3 /INPUT 1 "note_en";
    .port_info 4 /INPUT 32 "velocity";
    .port_info 5 /INPUT 5 "attack_tau";
    .port_info 6 /INPUT 5 "decay_tau";
    .port_info 7 /INPUT 5 "release_tau";
    .port_info 8 /INPUT 18 "word_in";
    .port_info 9 /OUTPUT 18 "word_out";
    .port_info 10 /OUTPUT 1 "available";
P_000001f5ea910f30 .param/l "ENV_BITS" 1 17 25, +C4<00000000000000000000000000011000>;
P_000001f5ea910f68 .param/l "NUM_BITS_TAU" 0 17 8, +C4<00000000000000000000000000000101>;
P_000001f5ea910fa0 .param/l "NUM_BITS_WORD" 0 17 9, +C4<00000000000000000000000000010010>;
v000001f5ea92cca0_0 .net "attack_tau", 4 0, L_000001f5ea9768e0;  alias, 1 drivers
v000001f5ea92ad60_0 .net "available", 0 0, v000001f5ea92d420_0;  1 drivers
v000001f5ea92bd00_0 .net "clk", 0 0, o000001f5ea89b978;  alias, 0 drivers
v000001f5ea92be40_0 .net "decay_tau", 4 0, L_000001f5ea9774c0;  alias, 1 drivers
v000001f5ea92c480_0 .net "envelope", 23 0, L_000001f5ea9e37e0;  1 drivers
v000001f5ea92b6c0_0 .net "note_en", 0 0, L_000001f5ea9e43c0;  1 drivers
v000001f5ea92ba80_0 .net "ready", 0 0, L_000001f5ea9e3380;  1 drivers
v000001f5ea92cac0_0 .net "release_tau", 4 0, L_000001f5ea976480;  alias, 1 drivers
v000001f5ea92d380_0 .net "rst", 0 0, o000001f5ea89d0b8;  alias, 0 drivers
v000001f5ea92bbc0_0 .net "velocity", 31 0, L_000001f5ea9e3e20;  alias, 1 drivers
v000001f5ea95caa0_15 .array/port v000001f5ea95caa0, 15;
v000001f5ea92c160_0 .net "word_in", 17 0, v000001f5ea95caa0_15;  1 drivers
v000001f5ea92c980_0 .net "word_out", 17 0, v000001f5ea9326a0_0;  alias, 1 drivers
S_000001f5ea922170 .scope module, "amplitude_shaper" "fixed_point_mult" 17 52, 8 3 0, S_000001f5ea921fe0;
 .timescale -9 -12;
    .port_info 0 /INPUT 24 "in_1";
    .port_info 1 /INPUT 18 "in_2";
    .port_info 2 /OUTPUT 18 "data_out";
    .port_info 3 /OUTPUT 1 "ovf";
P_000001f5ea943e50 .param/l "WF_1" 0 8 6, +C4<000000000000000000000000000010100>;
P_000001f5ea943e88 .param/l "WF_2" 0 8 8, +C4<000000000000000000000000000010000>;
P_000001f5ea943ec0 .param/l "WF_O" 0 8 10, +C4<000000000000000000000000000001110>;
P_000001f5ea943ef8 .param/l "WI_1" 0 8 5, +C4<00000000000000000000000000000100>;
P_000001f5ea943f30 .param/l "WI_2" 0 8 7, +C4<00000000000000000000000000000010>;
P_000001f5ea943f68 .param/l "WI_O" 0 8 9, +C4<00000000000000000000000000000100>;
v000001f5ea932560_0 .net/s *"_ivl_0", 41 0, L_000001f5ea9e31a0;  1 drivers
v000001f5ea932600_0 .net/s *"_ivl_2", 41 0, L_000001f5ea9e3240;  1 drivers
v000001f5ea9326a0_0 .var/s "data_out", 17 0;
v000001f5ea92c2a0_0 .net/s "in_1", 23 0, L_000001f5ea9e37e0;  alias, 1 drivers
v000001f5ea92c020_0 .net/s "in_2", 17 0, v000001f5ea95caa0_15;  alias, 1 drivers
v000001f5ea92c700_0 .var "ovf", 0 0;
v000001f5ea92cfc0_0 .net/s "product", 41 0, L_000001f5ea9e3ec0;  1 drivers
E_000001f5ea814440 .event anyedge, v000001f5ea92cfc0_0;
L_000001f5ea9e31a0 .extend/s 42, L_000001f5ea9e37e0;
L_000001f5ea9e3240 .extend/s 42, v000001f5ea95caa0_15;
L_000001f5ea9e3ec0 .arith/mult 42, L_000001f5ea9e31a0, L_000001f5ea9e3240;
S_000001f5ea922300 .scope module, "envelope_shaper" "rc_filter_fsm" 17 32, 18 13 0, S_000001f5ea921fe0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 1 "on";
    .port_info 4 /INPUT 32 "velocity";
    .port_info 5 /INPUT 5 "attack_tau";
    .port_info 6 /INPUT 5 "decay_tau";
    .port_info 7 /INPUT 5 "release_tau";
    .port_info 8 /OUTPUT 1 "available";
    .port_info 9 /OUTPUT 24 "envelope";
P_000001f5ea9449f0 .param/l "ATTACK_STEP" 1 18 31, C4<010000000000000000000000>;
P_000001f5ea944a28 .param/l "DECAY_STEP" 1 18 32, C4<001100000000000000000000>;
P_000001f5ea944a60 .param/l "ENV_BITS" 0 18 15, +C4<00000000000000000000000000011000>;
P_000001f5ea944a98 .param/l "MAX" 1 18 35, C4<000011110000000000000000>;
P_000001f5ea944ad0 .param/l "MIN" 1 18 36, C4<000000000000000000010000>;
P_000001f5ea944b08 .param/l "RELEASE_STEP" 1 18 33, C4<000000000000000000000000>;
P_000001f5ea944b40 .param/l "S_ATTACK" 1 18 38, C4<01>;
P_000001f5ea944b78 .param/l "S_DECAY" 1 18 39, C4<10>;
P_000001f5ea944bb0 .param/l "S_IDLE" 1 18 37, C4<00>;
P_000001f5ea944be8 .param/l "S_RELEASE" 1 18 40, C4<11>;
P_000001f5ea944c20 .param/l "TAU_BITS" 0 18 14, +C4<00000000000000000000000000000101>;
v000001f5ea92b940_0 .net "attack", 15 0, L_000001f5ea9e2c00;  1 drivers
v000001f5ea92c8e0_0 .net "attack_tau", 4 0, L_000001f5ea9768e0;  alias, 1 drivers
v000001f5ea92d420_0 .var "avail", 0 0;
v000001f5ea92b1c0_0 .net "available", 0 0, v000001f5ea92d420_0;  alias, 1 drivers
v000001f5ea92b620_0 .net "clk", 0 0, o000001f5ea89b978;  alias, 0 drivers
v000001f5ea92b9e0_0 .net "decay", 15 0, L_000001f5ea9e20c0;  1 drivers
v000001f5ea92afe0_0 .net "decay_tau", 4 0, L_000001f5ea9774c0;  alias, 1 drivers
v000001f5ea92c3e0_0 .net "en", 0 0, L_000001f5ea9e43c0;  alias, 1 drivers
v000001f5ea92ca20_0 .var/s "env_delay", 23 0;
v000001f5ea92af40_0 .net/s "envelope", 23 0, L_000001f5ea9e37e0;  alias, 1 drivers
v000001f5ea92c7a0_0 .net "on", 0 0, L_000001f5ea9e3380;  alias, 1 drivers
v000001f5ea92c0c0_0 .net/s "product", 23 0, L_000001f5ea9e27a0;  1 drivers
v000001f5ea92bf80_0 .net "release_tau", 4 0, L_000001f5ea976480;  alias, 1 drivers
v000001f5ea92d060_0 .net "rst", 0 0, o000001f5ea89d0b8;  alias, 0 drivers
v000001f5ea92b800_0 .var "state", 2 0;
v000001f5ea92c660_0 .var/s "step_delay", 23 0;
v000001f5ea92b8a0_0 .net/s "sum", 23 0, L_000001f5ea9e25c0;  1 drivers
v000001f5ea92bc60_0 .var "tau", 4 0;
v000001f5ea92d4c0_0 .net "velocity", 31 0, L_000001f5ea9e3e20;  alias, 1 drivers
L_000001f5ea9e2c00 .part L_000001f5ea9e3e20, 16, 16;
L_000001f5ea9e20c0 .part L_000001f5ea9e3e20, 0, 16;
L_000001f5ea9e27a0 .shift/rs 24, L_000001f5ea9e25c0, v000001f5ea92bc60_0;
L_000001f5ea9e25c0 .arith/sub 24, v000001f5ea92c660_0, v000001f5ea92ca20_0;
L_000001f5ea9e37e0 .arith/sum 24, L_000001f5ea9e27a0, v000001f5ea92ca20_0;
S_000001f5ea920eb0 .scope generate, "genblk2" "genblk2" 16 101, 16 101 0, S_000001f5ea8fd710;
 .timescale -9 -12;
S_000001f5ea947280 .scope module, "sum_16" "sum_notes_16" 16 105, 19 15 0, S_000001f5ea920eb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 288 "notes_in";
    .port_info 1 /OUTPUT 24 "note_out";
P_000001f5ea670430 .param/l "NUM_BITS_IN" 0 19 16, +C4<00000000000000000000000000010010>;
P_000001f5ea670468 .param/l "NUM_BITS_OUT" 0 19 17, +C4<00000000000000000000000000011000>;
v000001f5ea96a560_0 .net "note_out", 23 0, v000001f5ea967e00_0;  alias, 1 drivers
v000001f5ea96a7e0 .array "notes_0", 15 0;
v000001f5ea96a7e0_0 .net v000001f5ea96a7e0 0, 17 0, L_000001f5ea9e2840; 1 drivers
v000001f5ea96a7e0_1 .net v000001f5ea96a7e0 1, 17 0, L_000001f5ea9e34c0; 1 drivers
v000001f5ea96a7e0_2 .net v000001f5ea96a7e0 2, 17 0, L_000001f5ea9e3880; 1 drivers
v000001f5ea96a7e0_3 .net v000001f5ea96a7e0 3, 17 0, L_000001f5ea9e22a0; 1 drivers
v000001f5ea96a7e0_4 .net v000001f5ea96a7e0 4, 17 0, L_000001f5ea9e32e0; 1 drivers
v000001f5ea96a7e0_5 .net v000001f5ea96a7e0 5, 17 0, L_000001f5ea9e2200; 1 drivers
v000001f5ea96a7e0_6 .net v000001f5ea96a7e0 6, 17 0, L_000001f5ea9e3f60; 1 drivers
v000001f5ea96a7e0_7 .net v000001f5ea96a7e0 7, 17 0, L_000001f5ea9e1f80; 1 drivers
v000001f5ea96a7e0_8 .net v000001f5ea96a7e0 8, 17 0, L_000001f5ea9e4320; 1 drivers
v000001f5ea96a7e0_9 .net v000001f5ea96a7e0 9, 17 0, L_000001f5ea9e2ac0; 1 drivers
v000001f5ea96a7e0_10 .net v000001f5ea96a7e0 10, 17 0, L_000001f5ea9e1da0; 1 drivers
v000001f5ea96a7e0_11 .net v000001f5ea96a7e0 11, 17 0, L_000001f5ea9e2d40; 1 drivers
v000001f5ea96a7e0_12 .net v000001f5ea96a7e0 12, 17 0, L_000001f5ea9e2660; 1 drivers
v000001f5ea96a7e0_13 .net v000001f5ea96a7e0 13, 17 0, L_000001f5ea9e39c0; 1 drivers
v000001f5ea96a7e0_14 .net v000001f5ea96a7e0 14, 17 0, L_000001f5ea9e3a60; 1 drivers
v000001f5ea96a7e0_15 .net v000001f5ea96a7e0 15, 17 0, L_000001f5ea9e3c40; 1 drivers
v000001f5ea96a9c0 .array "notes_1", 7 0;
v000001f5ea96a9c0_0 .net v000001f5ea96a9c0 0, 18 0, v000001f5ea92bee0_0; 1 drivers
v000001f5ea96a9c0_1 .net v000001f5ea96a9c0 1, 18 0, v000001f5ea95e8a0_0; 1 drivers
v000001f5ea96a9c0_2 .net v000001f5ea96a9c0 2, 18 0, v000001f5ea95e080_0; 1 drivers
v000001f5ea96a9c0_3 .net v000001f5ea96a9c0 3, 18 0, v000001f5ea95dea0_0; 1 drivers
v000001f5ea96a9c0_4 .net v000001f5ea96a9c0 4, 18 0, v000001f5ea961320_0; 1 drivers
v000001f5ea96a9c0_5 .net v000001f5ea96a9c0 5, 18 0, v000001f5ea962360_0; 1 drivers
v000001f5ea96a9c0_6 .net v000001f5ea96a9c0 6, 18 0, v000001f5ea962220_0; 1 drivers
v000001f5ea96a9c0_7 .net v000001f5ea96a9c0 7, 18 0, v000001f5ea963620_0; 1 drivers
v000001f5ea96a740 .array "notes_2", 3 0;
v000001f5ea96a740_0 .net v000001f5ea96a740 0, 19 0, v000001f5ea964660_0; 1 drivers
v000001f5ea96a740_1 .net v000001f5ea96a740 1, 19 0, v000001f5ea9657e0_0; 1 drivers
v000001f5ea96a740_2 .net v000001f5ea96a740 2, 19 0, v000001f5ea9659c0_0; 1 drivers
v000001f5ea96a740_3 .net v000001f5ea96a740 3, 19 0, v000001f5ea965420_0; 1 drivers
v000001f5ea96ab00 .array "notes_3", 1 0;
v000001f5ea96ab00_0 .net v000001f5ea96ab00 0, 20 0, v000001f5ea969de0_0; 1 drivers
v000001f5ea96ab00_1 .net v000001f5ea96ab00 1, 20 0, v000001f5ea969e80_0; 1 drivers
v000001f5ea96a2e0_0 .net "notes_in", 287 0, L_000001f5ea9e3740;  alias, 1 drivers
L_000001f5ea9e2840 .part L_000001f5ea9e3740, 0, 18;
L_000001f5ea9e34c0 .part L_000001f5ea9e3740, 18, 18;
L_000001f5ea9e3880 .part L_000001f5ea9e3740, 36, 18;
L_000001f5ea9e22a0 .part L_000001f5ea9e3740, 54, 18;
L_000001f5ea9e32e0 .part L_000001f5ea9e3740, 72, 18;
L_000001f5ea9e2200 .part L_000001f5ea9e3740, 90, 18;
L_000001f5ea9e3f60 .part L_000001f5ea9e3740, 108, 18;
L_000001f5ea9e1f80 .part L_000001f5ea9e3740, 126, 18;
L_000001f5ea9e4320 .part L_000001f5ea9e3740, 144, 18;
L_000001f5ea9e2ac0 .part L_000001f5ea9e3740, 162, 18;
L_000001f5ea9e1da0 .part L_000001f5ea9e3740, 180, 18;
L_000001f5ea9e2d40 .part L_000001f5ea9e3740, 198, 18;
L_000001f5ea9e2660 .part L_000001f5ea9e3740, 216, 18;
L_000001f5ea9e39c0 .part L_000001f5ea9e3740, 234, 18;
L_000001f5ea9e3a60 .part L_000001f5ea9e3740, 252, 18;
L_000001f5ea9e3c40 .part L_000001f5ea9e3740, 270, 18;
S_000001f5ea9454d0 .scope generate, "genblk1[0]" "genblk1[0]" 19 34, 19 34 0, S_000001f5ea947280;
 .timescale -9 -12;
P_000001f5ea8144c0 .param/l "i" 0 19 34, +C4<00>;
S_000001f5ea946470 .scope generate, "genblk1[1]" "genblk1[1]" 19 34, 19 34 0, S_000001f5ea947280;
 .timescale -9 -12;
P_000001f5ea814580 .param/l "i" 0 19 34, +C4<01>;
S_000001f5ea945b10 .scope generate, "genblk1[2]" "genblk1[2]" 19 34, 19 34 0, S_000001f5ea947280;
 .timescale -9 -12;
P_000001f5ea8147c0 .param/l "i" 0 19 34, +C4<010>;
S_000001f5ea946600 .scope generate, "genblk1[3]" "genblk1[3]" 19 34, 19 34 0, S_000001f5ea947280;
 .timescale -9 -12;
P_000001f5ea815440 .param/l "i" 0 19 34, +C4<011>;
S_000001f5ea946150 .scope generate, "genblk1[4]" "genblk1[4]" 19 34, 19 34 0, S_000001f5ea947280;
 .timescale -9 -12;
P_000001f5ea815780 .param/l "i" 0 19 34, +C4<0100>;
S_000001f5ea945660 .scope generate, "genblk1[5]" "genblk1[5]" 19 34, 19 34 0, S_000001f5ea947280;
 .timescale -9 -12;
P_000001f5ea815840 .param/l "i" 0 19 34, +C4<0101>;
S_000001f5ea9457f0 .scope generate, "genblk1[6]" "genblk1[6]" 19 34, 19 34 0, S_000001f5ea947280;
 .timescale -9 -12;
P_000001f5ea815f40 .param/l "i" 0 19 34, +C4<0110>;
S_000001f5ea945980 .scope generate, "genblk1[7]" "genblk1[7]" 19 34, 19 34 0, S_000001f5ea947280;
 .timescale -9 -12;
P_000001f5ea816280 .param/l "i" 0 19 34, +C4<0111>;
S_000001f5ea945fc0 .scope generate, "genblk1[8]" "genblk1[8]" 19 34, 19 34 0, S_000001f5ea947280;
 .timescale -9 -12;
P_000001f5ea815900 .param/l "i" 0 19 34, +C4<01000>;
S_000001f5ea9462e0 .scope generate, "genblk1[9]" "genblk1[9]" 19 34, 19 34 0, S_000001f5ea947280;
 .timescale -9 -12;
P_000001f5ea815d00 .param/l "i" 0 19 34, +C4<01001>;
S_000001f5ea945e30 .scope generate, "genblk1[10]" "genblk1[10]" 19 34, 19 34 0, S_000001f5ea947280;
 .timescale -9 -12;
P_000001f5ea815940 .param/l "i" 0 19 34, +C4<01010>;
S_000001f5ea946920 .scope generate, "genblk1[11]" "genblk1[11]" 19 34, 19 34 0, S_000001f5ea947280;
 .timescale -9 -12;
P_000001f5ea816000 .param/l "i" 0 19 34, +C4<01011>;
S_000001f5ea946790 .scope generate, "genblk1[12]" "genblk1[12]" 19 34, 19 34 0, S_000001f5ea947280;
 .timescale -9 -12;
P_000001f5ea816180 .param/l "i" 0 19 34, +C4<01100>;
S_000001f5ea945ca0 .scope generate, "genblk1[13]" "genblk1[13]" 19 34, 19 34 0, S_000001f5ea947280;
 .timescale -9 -12;
P_000001f5ea815bc0 .param/l "i" 0 19 34, +C4<01101>;
S_000001f5ea946ab0 .scope generate, "genblk1[14]" "genblk1[14]" 19 34, 19 34 0, S_000001f5ea947280;
 .timescale -9 -12;
P_000001f5ea815a00 .param/l "i" 0 19 34, +C4<01110>;
S_000001f5ea946c40 .scope generate, "genblk1[15]" "genblk1[15]" 19 34, 19 34 0, S_000001f5ea947280;
 .timescale -9 -12;
P_000001f5ea815b40 .param/l "i" 0 19 34, +C4<01111>;
S_000001f5ea946dd0 .scope generate, "genblk2[0]" "genblk2[0]" 19 41, 19 41 0, S_000001f5ea947280;
 .timescale -9 -12;
P_000001f5ea816c80 .param/l "k" 0 19 41, +C4<00>;
S_000001f5ea946f60 .scope module, "first_sum" "fixed_point_adder" 19 49, 20 3 0, S_000001f5ea946dd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 18 "in_1";
    .port_info 1 /INPUT 18 "in_2";
    .port_info 2 /OUTPUT 19 "data_out";
    .port_info 3 /OUTPUT 1 "ovf";
P_000001f5ea947490 .param/l "F_BITS" 1 20 21, +C4<00000000000000000000000000001110>;
P_000001f5ea9474c8 .param/l "F_DIFF" 1 20 25, +C4<000000000000000000000000000000000>;
P_000001f5ea947500 .param/l "I_BITS" 1 20 20, +C4<00000000000000000000000000000100>;
P_000001f5ea947538 .param/l "I_DIFF" 1 20 24, +C4<000000000000000000000000000000000>;
P_000001f5ea947570 .param/l "WF_1" 0 20 6, +C4<00000000000000000000000000001110>;
P_000001f5ea9475a8 .param/l "WF_2" 0 20 8, +C4<00000000000000000000000000001110>;
P_000001f5ea9475e0 .param/l "WF_O" 0 20 10, +C4<00000000000000000000000000001110>;
P_000001f5ea947618 .param/l "WI_1" 0 20 5, +C4<00000000000000000000000000000100>;
P_000001f5ea947650 .param/l "WI_2" 0 20 7, +C4<00000000000000000000000000000100>;
P_000001f5ea947688 .param/l "WI_O" 0 20 9, +C4<00000000000000000000000000000101>;
L_000001f5ea87acd0 .functor BUFZ 19, L_000001f5ea9e2020, C4<0000000000000000000>, C4<0000000000000000000>, C4<0000000000000000000>;
v000001f5ea92ae00_0 .net *"_ivl_1", 0 0, L_000001f5ea9e2340;  1 drivers
v000001f5ea92bb20_0 .net *"_ivl_13", 13 0, L_000001f5ea9e23e0;  1 drivers
v000001f5ea92c520_0 .net *"_ivl_17", 13 0, L_000001f5ea9e2fc0;  1 drivers
v000001f5ea92b580_0 .net *"_ivl_21", 0 0, L_000001f5ea9e4140;  1 drivers
v000001f5ea92c840_0 .net *"_ivl_22", 0 0, L_000001f5ea9e2a20;  1 drivers
v000001f5ea92cb60_0 .net *"_ivl_27", 0 0, L_000001f5ea9e2e80;  1 drivers
v000001f5ea92c340_0 .net *"_ivl_28", 0 0, L_000001f5ea9e4280;  1 drivers
v000001f5ea92b3a0_0 .net *"_ivl_3", 3 0, L_000001f5ea9e2b60;  1 drivers
v000001f5ea92bda0_0 .net *"_ivl_38", 18 0, L_000001f5ea87acd0;  1 drivers
v000001f5ea92b760_0 .net *"_ivl_7", 0 0, L_000001f5ea9e4000;  1 drivers
v000001f5ea92b300_0 .net *"_ivl_9", 3 0, L_000001f5ea9e2de0;  1 drivers
v000001f5ea92bee0_0 .var "data_out", 18 0;
v000001f5ea92c200_0 .net "f_out", 13 0, L_000001f5ea9e68a0;  1 drivers
v000001f5ea92c5c0_0 .net "frac_1", 13 0, L_000001f5ea9e2980;  1 drivers
v000001f5ea92cc00_0 .net "frac_2", 13 0, L_000001f5ea9e40a0;  1 drivers
v000001f5ea92cd40_0 .net "i_out", 4 0, L_000001f5ea9e4640;  1 drivers
v000001f5ea92cde0_0 .net "in_1", 17 0, L_000001f5ea9e2840;  alias, 1 drivers
v000001f5ea92ce80_0 .net "in_2", 17 0, L_000001f5ea9e34c0;  alias, 1 drivers
v000001f5ea92d1a0_0 .net "input_1", 18 0, L_000001f5ea9e2ca0;  1 drivers
v000001f5ea92b080_0 .net "input_2", 18 0, L_000001f5ea9e1e40;  1 drivers
v000001f5ea92aea0_0 .net "int_1", 3 0, L_000001f5ea9e28e0;  1 drivers
v000001f5ea92cf20_0 .net "int_2", 3 0, L_000001f5ea9e3ce0;  1 drivers
v000001f5ea92d100_0 .var "ovf", 0 0;
v000001f5ea92d240_0 .net "result", 18 0, L_000001f5ea9e2020;  1 drivers
E_000001f5ea816640 .event anyedge, v000001f5ea92cd40_0, v000001f5ea92c200_0;
L_000001f5ea9e2340 .part L_000001f5ea9e2840, 17, 1;
L_000001f5ea9e2b60 .part L_000001f5ea9e2840, 14, 4;
L_000001f5ea9e28e0 .concat [ 4 0 0 0], L_000001f5ea9e2b60;
L_000001f5ea9e4000 .part L_000001f5ea9e34c0, 17, 1;
L_000001f5ea9e2de0 .part L_000001f5ea9e34c0, 14, 4;
L_000001f5ea9e3ce0 .concat [ 4 0 0 0], L_000001f5ea9e2de0;
L_000001f5ea9e23e0 .part L_000001f5ea9e2840, 0, 14;
L_000001f5ea9e2980 .concat [ 14 0 0 0], L_000001f5ea9e23e0;
L_000001f5ea9e2fc0 .part L_000001f5ea9e34c0, 0, 14;
L_000001f5ea9e40a0 .concat [ 14 0 0 0], L_000001f5ea9e2fc0;
L_000001f5ea9e4140 .part L_000001f5ea9e28e0, 3, 1;
L_000001f5ea9e2a20 .concat [ 1 0 0 0], L_000001f5ea9e4140;
L_000001f5ea9e2ca0 .concat [ 14 4 1 0], L_000001f5ea9e2980, L_000001f5ea9e28e0, L_000001f5ea9e2a20;
L_000001f5ea9e2e80 .part L_000001f5ea9e3ce0, 3, 1;
L_000001f5ea9e4280 .concat [ 1 0 0 0], L_000001f5ea9e2e80;
L_000001f5ea9e1e40 .concat [ 14 4 1 0], L_000001f5ea9e40a0, L_000001f5ea9e3ce0, L_000001f5ea9e4280;
L_000001f5ea9e2020 .arith/sum 19, L_000001f5ea9e2ca0, L_000001f5ea9e1e40;
L_000001f5ea9e4640 .part L_000001f5ea87acd0, 14, 5;
L_000001f5ea9e68a0 .part L_000001f5ea87acd0, 0, 14;
S_000001f5ea9470f0 .scope generate, "genblk2[2]" "genblk2[2]" 19 41, 19 41 0, S_000001f5ea947280;
 .timescale -9 -12;
P_000001f5ea816a80 .param/l "k" 0 19 41, +C4<010>;
S_000001f5ea959380 .scope module, "first_sum" "fixed_point_adder" 19 49, 20 3 0, S_000001f5ea9470f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 18 "in_1";
    .port_info 1 /INPUT 18 "in_2";
    .port_info 2 /OUTPUT 19 "data_out";
    .port_info 3 /OUTPUT 1 "ovf";
P_000001f5ea95b020 .param/l "F_BITS" 1 20 21, +C4<00000000000000000000000000001110>;
P_000001f5ea95b058 .param/l "F_DIFF" 1 20 25, +C4<000000000000000000000000000000000>;
P_000001f5ea95b090 .param/l "I_BITS" 1 20 20, +C4<00000000000000000000000000000100>;
P_000001f5ea95b0c8 .param/l "I_DIFF" 1 20 24, +C4<000000000000000000000000000000000>;
P_000001f5ea95b100 .param/l "WF_1" 0 20 6, +C4<00000000000000000000000000001110>;
P_000001f5ea95b138 .param/l "WF_2" 0 20 8, +C4<00000000000000000000000000001110>;
P_000001f5ea95b170 .param/l "WF_O" 0 20 10, +C4<00000000000000000000000000001110>;
P_000001f5ea95b1a8 .param/l "WI_1" 0 20 5, +C4<00000000000000000000000000000100>;
P_000001f5ea95b1e0 .param/l "WI_2" 0 20 7, +C4<00000000000000000000000000000100>;
P_000001f5ea95b218 .param/l "WI_O" 0 20 9, +C4<00000000000000000000000000000101>;
L_000001f5ea87b8a0 .functor BUFZ 19, L_000001f5ea9e5fe0, C4<0000000000000000000>, C4<0000000000000000000>, C4<0000000000000000000>;
v000001f5ea92b120_0 .net *"_ivl_1", 0 0, L_000001f5ea9e66c0;  1 drivers
v000001f5ea92b260_0 .net *"_ivl_13", 13 0, L_000001f5ea9e4c80;  1 drivers
v000001f5ea92b440_0 .net *"_ivl_17", 13 0, L_000001f5ea9e4500;  1 drivers
v000001f5ea92b4e0_0 .net *"_ivl_21", 0 0, L_000001f5ea9e4dc0;  1 drivers
v000001f5ea95e580_0 .net *"_ivl_22", 0 0, L_000001f5ea9e4a00;  1 drivers
v000001f5ea960060_0 .net *"_ivl_27", 0 0, L_000001f5ea9e5a40;  1 drivers
v000001f5ea960240_0 .net *"_ivl_28", 0 0, L_000001f5ea9e4e60;  1 drivers
v000001f5ea95fca0_0 .net *"_ivl_3", 3 0, L_000001f5ea9e6bc0;  1 drivers
v000001f5ea95e1c0_0 .net *"_ivl_38", 18 0, L_000001f5ea87b8a0;  1 drivers
v000001f5ea95e940_0 .net *"_ivl_7", 0 0, L_000001f5ea9e4be0;  1 drivers
v000001f5ea95eda0_0 .net *"_ivl_9", 3 0, L_000001f5ea9e4d20;  1 drivers
v000001f5ea95e8a0_0 .var "data_out", 18 0;
v000001f5ea95e9e0_0 .net "f_out", 13 0, L_000001f5ea9e5d60;  1 drivers
v000001f5ea960100_0 .net "frac_1", 13 0, L_000001f5ea9e6080;  1 drivers
v000001f5ea95e620_0 .net "frac_2", 13 0, L_000001f5ea9e5ea0;  1 drivers
v000001f5ea9601a0_0 .net "i_out", 4 0, L_000001f5ea9e6a80;  1 drivers
v000001f5ea95fd40_0 .net "in_1", 17 0, L_000001f5ea9e3880;  alias, 1 drivers
v000001f5ea95f840_0 .net "in_2", 17 0, L_000001f5ea9e22a0;  alias, 1 drivers
v000001f5ea95db80_0 .net "input_1", 18 0, L_000001f5ea9e6620;  1 drivers
v000001f5ea95e6c0_0 .net "input_2", 18 0, L_000001f5ea9e64e0;  1 drivers
v000001f5ea95e3a0_0 .net "int_1", 3 0, L_000001f5ea9e4460;  1 drivers
v000001f5ea95e800_0 .net "int_2", 3 0, L_000001f5ea9e6440;  1 drivers
v000001f5ea95dfe0_0 .var "ovf", 0 0;
v000001f5ea95dae0_0 .net "result", 18 0, L_000001f5ea9e5fe0;  1 drivers
E_000001f5ea8172c0 .event anyedge, v000001f5ea9601a0_0, v000001f5ea95e9e0_0;
L_000001f5ea9e66c0 .part L_000001f5ea9e3880, 17, 1;
L_000001f5ea9e6bc0 .part L_000001f5ea9e3880, 14, 4;
L_000001f5ea9e4460 .concat [ 4 0 0 0], L_000001f5ea9e6bc0;
L_000001f5ea9e4be0 .part L_000001f5ea9e22a0, 17, 1;
L_000001f5ea9e4d20 .part L_000001f5ea9e22a0, 14, 4;
L_000001f5ea9e6440 .concat [ 4 0 0 0], L_000001f5ea9e4d20;
L_000001f5ea9e4c80 .part L_000001f5ea9e3880, 0, 14;
L_000001f5ea9e6080 .concat [ 14 0 0 0], L_000001f5ea9e4c80;
L_000001f5ea9e4500 .part L_000001f5ea9e22a0, 0, 14;
L_000001f5ea9e5ea0 .concat [ 14 0 0 0], L_000001f5ea9e4500;
L_000001f5ea9e4dc0 .part L_000001f5ea9e4460, 3, 1;
L_000001f5ea9e4a00 .concat [ 1 0 0 0], L_000001f5ea9e4dc0;
L_000001f5ea9e6620 .concat [ 14 4 1 0], L_000001f5ea9e6080, L_000001f5ea9e4460, L_000001f5ea9e4a00;
L_000001f5ea9e5a40 .part L_000001f5ea9e6440, 3, 1;
L_000001f5ea9e4e60 .concat [ 1 0 0 0], L_000001f5ea9e5a40;
L_000001f5ea9e64e0 .concat [ 14 4 1 0], L_000001f5ea9e5ea0, L_000001f5ea9e6440, L_000001f5ea9e4e60;
L_000001f5ea9e5fe0 .arith/sum 19, L_000001f5ea9e6620, L_000001f5ea9e64e0;
L_000001f5ea9e6a80 .part L_000001f5ea87b8a0, 14, 5;
L_000001f5ea9e5d60 .part L_000001f5ea87b8a0, 0, 14;
S_000001f5ea9599c0 .scope generate, "genblk2[4]" "genblk2[4]" 19 41, 19 41 0, S_000001f5ea947280;
 .timescale -9 -12;
P_000001f5ea816680 .param/l "k" 0 19 41, +C4<0100>;
S_000001f5ea959510 .scope module, "first_sum" "fixed_point_adder" 19 49, 20 3 0, S_000001f5ea9599c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 18 "in_1";
    .port_info 1 /INPUT 18 "in_2";
    .port_info 2 /OUTPUT 19 "data_out";
    .port_info 3 /OUTPUT 1 "ovf";
P_000001f5ea96b270 .param/l "F_BITS" 1 20 21, +C4<00000000000000000000000000001110>;
P_000001f5ea96b2a8 .param/l "F_DIFF" 1 20 25, +C4<000000000000000000000000000000000>;
P_000001f5ea96b2e0 .param/l "I_BITS" 1 20 20, +C4<00000000000000000000000000000100>;
P_000001f5ea96b318 .param/l "I_DIFF" 1 20 24, +C4<000000000000000000000000000000000>;
P_000001f5ea96b350 .param/l "WF_1" 0 20 6, +C4<00000000000000000000000000001110>;
P_000001f5ea96b388 .param/l "WF_2" 0 20 8, +C4<00000000000000000000000000001110>;
P_000001f5ea96b3c0 .param/l "WF_O" 0 20 10, +C4<00000000000000000000000000001110>;
P_000001f5ea96b3f8 .param/l "WI_1" 0 20 5, +C4<00000000000000000000000000000100>;
P_000001f5ea96b430 .param/l "WI_2" 0 20 7, +C4<00000000000000000000000000000100>;
P_000001f5ea96b468 .param/l "WI_O" 0 20 9, +C4<00000000000000000000000000000101>;
L_000001f5ea87bad0 .functor BUFZ 19, L_000001f5ea9e5040, C4<0000000000000000000>, C4<0000000000000000000>, C4<0000000000000000000>;
v000001f5ea95fde0_0 .net *"_ivl_1", 0 0, L_000001f5ea9e4780;  1 drivers
v000001f5ea95ee40_0 .net *"_ivl_13", 13 0, L_000001f5ea9e59a0;  1 drivers
v000001f5ea95e120_0 .net *"_ivl_17", 13 0, L_000001f5ea9e6940;  1 drivers
v000001f5ea95f340_0 .net *"_ivl_21", 0 0, L_000001f5ea9e4fa0;  1 drivers
v000001f5ea95f2a0_0 .net *"_ivl_22", 0 0, L_000001f5ea9e46e0;  1 drivers
v000001f5ea95eee0_0 .net *"_ivl_27", 0 0, L_000001f5ea9e4f00;  1 drivers
v000001f5ea95fe80_0 .net *"_ivl_28", 0 0, L_000001f5ea9e5860;  1 drivers
v000001f5ea95ea80_0 .net *"_ivl_3", 3 0, L_000001f5ea9e5900;  1 drivers
v000001f5ea95e760_0 .net *"_ivl_38", 18 0, L_000001f5ea87bad0;  1 drivers
v000001f5ea95f3e0_0 .net *"_ivl_7", 0 0, L_000001f5ea9e6800;  1 drivers
v000001f5ea95f520_0 .net *"_ivl_9", 3 0, L_000001f5ea9e5400;  1 drivers
v000001f5ea95e080_0 .var "data_out", 18 0;
v000001f5ea95ef80_0 .net "f_out", 13 0, L_000001f5ea9e69e0;  1 drivers
v000001f5ea95ff20_0 .net "frac_1", 13 0, L_000001f5ea9e6b20;  1 drivers
v000001f5ea95f660_0 .net "frac_2", 13 0, L_000001f5ea9e48c0;  1 drivers
v000001f5ea95e260_0 .net "i_out", 4 0, L_000001f5ea9e5540;  1 drivers
v000001f5ea95eb20_0 .net "in_1", 17 0, L_000001f5ea9e32e0;  alias, 1 drivers
v000001f5ea95dc20_0 .net "in_2", 17 0, L_000001f5ea9e2200;  alias, 1 drivers
v000001f5ea95f8e0_0 .net "input_1", 18 0, L_000001f5ea9e6120;  1 drivers
v000001f5ea95ffc0_0 .net "input_2", 18 0, L_000001f5ea9e4820;  1 drivers
v000001f5ea95dcc0_0 .net "int_1", 3 0, L_000001f5ea9e5f40;  1 drivers
v000001f5ea95fb60_0 .net "int_2", 3 0, L_000001f5ea9e54a0;  1 drivers
v000001f5ea95e300_0 .var "ovf", 0 0;
v000001f5ea95ebc0_0 .net "result", 18 0, L_000001f5ea9e5040;  1 drivers
E_000001f5ea816d00 .event anyedge, v000001f5ea95e260_0, v000001f5ea95ef80_0;
L_000001f5ea9e4780 .part L_000001f5ea9e32e0, 17, 1;
L_000001f5ea9e5900 .part L_000001f5ea9e32e0, 14, 4;
L_000001f5ea9e5f40 .concat [ 4 0 0 0], L_000001f5ea9e5900;
L_000001f5ea9e6800 .part L_000001f5ea9e2200, 17, 1;
L_000001f5ea9e5400 .part L_000001f5ea9e2200, 14, 4;
L_000001f5ea9e54a0 .concat [ 4 0 0 0], L_000001f5ea9e5400;
L_000001f5ea9e59a0 .part L_000001f5ea9e32e0, 0, 14;
L_000001f5ea9e6b20 .concat [ 14 0 0 0], L_000001f5ea9e59a0;
L_000001f5ea9e6940 .part L_000001f5ea9e2200, 0, 14;
L_000001f5ea9e48c0 .concat [ 14 0 0 0], L_000001f5ea9e6940;
L_000001f5ea9e4fa0 .part L_000001f5ea9e5f40, 3, 1;
L_000001f5ea9e46e0 .concat [ 1 0 0 0], L_000001f5ea9e4fa0;
L_000001f5ea9e6120 .concat [ 14 4 1 0], L_000001f5ea9e6b20, L_000001f5ea9e5f40, L_000001f5ea9e46e0;
L_000001f5ea9e4f00 .part L_000001f5ea9e54a0, 3, 1;
L_000001f5ea9e5860 .concat [ 1 0 0 0], L_000001f5ea9e4f00;
L_000001f5ea9e4820 .concat [ 14 4 1 0], L_000001f5ea9e48c0, L_000001f5ea9e54a0, L_000001f5ea9e5860;
L_000001f5ea9e5040 .arith/sum 19, L_000001f5ea9e6120, L_000001f5ea9e4820;
L_000001f5ea9e5540 .part L_000001f5ea87bad0, 14, 5;
L_000001f5ea9e69e0 .part L_000001f5ea87bad0, 0, 14;
S_000001f5ea95a190 .scope generate, "genblk2[6]" "genblk2[6]" 19 41, 19 41 0, S_000001f5ea947280;
 .timescale -9 -12;
P_000001f5ea816d80 .param/l "k" 0 19 41, +C4<0110>;
S_000001f5ea95a320 .scope module, "first_sum" "fixed_point_adder" 19 49, 20 3 0, S_000001f5ea95a190;
 .timescale -9 -12;
    .port_info 0 /INPUT 18 "in_1";
    .port_info 1 /INPUT 18 "in_2";
    .port_info 2 /OUTPUT 19 "data_out";
    .port_info 3 /OUTPUT 1 "ovf";
P_000001f5ea96b4b0 .param/l "F_BITS" 1 20 21, +C4<00000000000000000000000000001110>;
P_000001f5ea96b4e8 .param/l "F_DIFF" 1 20 25, +C4<000000000000000000000000000000000>;
P_000001f5ea96b520 .param/l "I_BITS" 1 20 20, +C4<00000000000000000000000000000100>;
P_000001f5ea96b558 .param/l "I_DIFF" 1 20 24, +C4<000000000000000000000000000000000>;
P_000001f5ea96b590 .param/l "WF_1" 0 20 6, +C4<00000000000000000000000000001110>;
P_000001f5ea96b5c8 .param/l "WF_2" 0 20 8, +C4<00000000000000000000000000001110>;
P_000001f5ea96b600 .param/l "WF_O" 0 20 10, +C4<00000000000000000000000000001110>;
P_000001f5ea96b638 .param/l "WI_1" 0 20 5, +C4<00000000000000000000000000000100>;
P_000001f5ea96b670 .param/l "WI_2" 0 20 7, +C4<00000000000000000000000000000100>;
P_000001f5ea96b6a8 .param/l "WI_O" 0 20 9, +C4<00000000000000000000000000000101>;
L_000001f5ea87b7c0 .functor BUFZ 19, L_000001f5ea9e5680, C4<0000000000000000000>, C4<0000000000000000000>, C4<0000000000000000000>;
v000001f5ea95e440_0 .net *"_ivl_1", 0 0, L_000001f5ea9e4aa0;  1 drivers
v000001f5ea95f980_0 .net *"_ivl_13", 13 0, L_000001f5ea9e4960;  1 drivers
v000001f5ea95ec60_0 .net *"_ivl_17", 13 0, L_000001f5ea9e50e0;  1 drivers
v000001f5ea95fa20_0 .net *"_ivl_21", 0 0, L_000001f5ea9e4b40;  1 drivers
v000001f5ea95f480_0 .net *"_ivl_22", 0 0, L_000001f5ea9e5180;  1 drivers
v000001f5ea95dd60_0 .net *"_ivl_27", 0 0, L_000001f5ea9e5360;  1 drivers
v000001f5ea95ed00_0 .net *"_ivl_28", 0 0, L_000001f5ea9e55e0;  1 drivers
v000001f5ea95fac0_0 .net *"_ivl_3", 3 0, L_000001f5ea9e5b80;  1 drivers
v000001f5ea95e4e0_0 .net *"_ivl_38", 18 0, L_000001f5ea87b7c0;  1 drivers
v000001f5ea95f020_0 .net *"_ivl_7", 0 0, L_000001f5ea9e5cc0;  1 drivers
v000001f5ea95de00_0 .net *"_ivl_9", 3 0, L_000001f5ea9e6580;  1 drivers
v000001f5ea95dea0_0 .var "data_out", 18 0;
v000001f5ea95f5c0_0 .net "f_out", 13 0, L_000001f5ea9e63a0;  1 drivers
v000001f5ea95df40_0 .net "frac_1", 13 0, L_000001f5ea9e61c0;  1 drivers
v000001f5ea95f0c0_0 .net "frac_2", 13 0, L_000001f5ea9e6260;  1 drivers
v000001f5ea95f160_0 .net "i_out", 4 0, L_000001f5ea9e5e00;  1 drivers
v000001f5ea95f200_0 .net "in_1", 17 0, L_000001f5ea9e3f60;  alias, 1 drivers
v000001f5ea95f700_0 .net "in_2", 17 0, L_000001f5ea9e1f80;  alias, 1 drivers
v000001f5ea95f7a0_0 .net "input_1", 18 0, L_000001f5ea9e5220;  1 drivers
v000001f5ea95fc00_0 .net "input_2", 18 0, L_000001f5ea9e57c0;  1 drivers
v000001f5ea9610a0_0 .net "int_1", 3 0, L_000001f5ea9e5c20;  1 drivers
v000001f5ea9611e0_0 .net "int_2", 3 0, L_000001f5ea9e52c0;  1 drivers
v000001f5ea962900_0 .var "ovf", 0 0;
v000001f5ea962540_0 .net "result", 18 0, L_000001f5ea9e5680;  1 drivers
E_000001f5ea816e40 .event anyedge, v000001f5ea95f160_0, v000001f5ea95f5c0_0;
L_000001f5ea9e4aa0 .part L_000001f5ea9e3f60, 17, 1;
L_000001f5ea9e5b80 .part L_000001f5ea9e3f60, 14, 4;
L_000001f5ea9e5c20 .concat [ 4 0 0 0], L_000001f5ea9e5b80;
L_000001f5ea9e5cc0 .part L_000001f5ea9e1f80, 17, 1;
L_000001f5ea9e6580 .part L_000001f5ea9e1f80, 14, 4;
L_000001f5ea9e52c0 .concat [ 4 0 0 0], L_000001f5ea9e6580;
L_000001f5ea9e4960 .part L_000001f5ea9e3f60, 0, 14;
L_000001f5ea9e61c0 .concat [ 14 0 0 0], L_000001f5ea9e4960;
L_000001f5ea9e50e0 .part L_000001f5ea9e1f80, 0, 14;
L_000001f5ea9e6260 .concat [ 14 0 0 0], L_000001f5ea9e50e0;
L_000001f5ea9e4b40 .part L_000001f5ea9e5c20, 3, 1;
L_000001f5ea9e5180 .concat [ 1 0 0 0], L_000001f5ea9e4b40;
L_000001f5ea9e5220 .concat [ 14 4 1 0], L_000001f5ea9e61c0, L_000001f5ea9e5c20, L_000001f5ea9e5180;
L_000001f5ea9e5360 .part L_000001f5ea9e52c0, 3, 1;
L_000001f5ea9e55e0 .concat [ 1 0 0 0], L_000001f5ea9e5360;
L_000001f5ea9e57c0 .concat [ 14 4 1 0], L_000001f5ea9e6260, L_000001f5ea9e52c0, L_000001f5ea9e55e0;
L_000001f5ea9e5680 .arith/sum 19, L_000001f5ea9e5220, L_000001f5ea9e57c0;
L_000001f5ea9e5e00 .part L_000001f5ea87b7c0, 14, 5;
L_000001f5ea9e63a0 .part L_000001f5ea87b7c0, 0, 14;
S_000001f5ea95a000 .scope generate, "genblk2[8]" "genblk2[8]" 19 41, 19 41 0, S_000001f5ea947280;
 .timescale -9 -12;
P_000001f5ea816fc0 .param/l "k" 0 19 41, +C4<01000>;
S_000001f5ea959830 .scope module, "first_sum" "fixed_point_adder" 19 49, 20 3 0, S_000001f5ea95a000;
 .timescale -9 -12;
    .port_info 0 /INPUT 18 "in_1";
    .port_info 1 /INPUT 18 "in_2";
    .port_info 2 /OUTPUT 19 "data_out";
    .port_info 3 /OUTPUT 1 "ovf";
P_000001f5ea96b6f0 .param/l "F_BITS" 1 20 21, +C4<00000000000000000000000000001110>;
P_000001f5ea96b728 .param/l "F_DIFF" 1 20 25, +C4<000000000000000000000000000000000>;
P_000001f5ea96b760 .param/l "I_BITS" 1 20 20, +C4<00000000000000000000000000000100>;
P_000001f5ea96b798 .param/l "I_DIFF" 1 20 24, +C4<000000000000000000000000000000000>;
P_000001f5ea96b7d0 .param/l "WF_1" 0 20 6, +C4<00000000000000000000000000001110>;
P_000001f5ea96b808 .param/l "WF_2" 0 20 8, +C4<00000000000000000000000000001110>;
P_000001f5ea96b840 .param/l "WF_O" 0 20 10, +C4<00000000000000000000000000001110>;
P_000001f5ea96b878 .param/l "WI_1" 0 20 5, +C4<00000000000000000000000000000100>;
P_000001f5ea96b8b0 .param/l "WI_2" 0 20 7, +C4<00000000000000000000000000000100>;
P_000001f5ea96b8e8 .param/l "WI_O" 0 20 9, +C4<00000000000000000000000000000101>;
L_000001f5ea87b750 .functor BUFZ 19, L_000001f5ea9e8f60, C4<0000000000000000000>, C4<0000000000000000000>, C4<0000000000000000000>;
v000001f5ea961aa0_0 .net *"_ivl_1", 0 0, L_000001f5ea9e6300;  1 drivers
v000001f5ea960b00_0 .net *"_ivl_13", 13 0, L_000001f5ea9e8420;  1 drivers
v000001f5ea960f60_0 .net *"_ivl_17", 13 0, L_000001f5ea9e8d80;  1 drivers
v000001f5ea962680_0 .net *"_ivl_21", 0 0, L_000001f5ea9e82e0;  1 drivers
v000001f5ea961e60_0 .net *"_ivl_22", 0 0, L_000001f5ea9e86a0;  1 drivers
v000001f5ea962860_0 .net *"_ivl_27", 0 0, L_000001f5ea9e8240;  1 drivers
v000001f5ea961500_0 .net *"_ivl_28", 0 0, L_000001f5ea9e7200;  1 drivers
v000001f5ea960380_0 .net *"_ivl_3", 3 0, L_000001f5ea9e6e40;  1 drivers
v000001f5ea962040_0 .net *"_ivl_38", 18 0, L_000001f5ea87b750;  1 drivers
v000001f5ea9613c0_0 .net *"_ivl_7", 0 0, L_000001f5ea9e8060;  1 drivers
v000001f5ea960560_0 .net *"_ivl_9", 3 0, L_000001f5ea9e7520;  1 drivers
v000001f5ea961320_0 .var "data_out", 18 0;
v000001f5ea960740_0 .net "f_out", 13 0, L_000001f5ea9e7d40;  1 drivers
v000001f5ea960920_0 .net "frac_1", 13 0, L_000001f5ea9e8ec0;  1 drivers
v000001f5ea962720_0 .net "frac_2", 13 0, L_000001f5ea9e7980;  1 drivers
v000001f5ea961960_0 .net "i_out", 4 0, L_000001f5ea9e6ee0;  1 drivers
v000001f5ea9625e0_0 .net "in_1", 17 0, L_000001f5ea9e4320;  alias, 1 drivers
v000001f5ea961be0_0 .net "in_2", 17 0, L_000001f5ea9e2ac0;  alias, 1 drivers
v000001f5ea960d80_0 .net "input_1", 18 0, L_000001f5ea9e78e0;  1 drivers
v000001f5ea961280_0 .net "input_2", 18 0, L_000001f5ea9e7160;  1 drivers
v000001f5ea961140_0 .net "int_1", 3 0, L_000001f5ea9e7700;  1 drivers
v000001f5ea9615a0_0 .net "int_2", 3 0, L_000001f5ea9e8740;  1 drivers
v000001f5ea961a00_0 .var "ovf", 0 0;
v000001f5ea9622c0_0 .net "result", 18 0, L_000001f5ea9e8f60;  1 drivers
E_000001f5ea816e80 .event anyedge, v000001f5ea961960_0, v000001f5ea960740_0;
L_000001f5ea9e6300 .part L_000001f5ea9e4320, 17, 1;
L_000001f5ea9e6e40 .part L_000001f5ea9e4320, 14, 4;
L_000001f5ea9e7700 .concat [ 4 0 0 0], L_000001f5ea9e6e40;
L_000001f5ea9e8060 .part L_000001f5ea9e2ac0, 17, 1;
L_000001f5ea9e7520 .part L_000001f5ea9e2ac0, 14, 4;
L_000001f5ea9e8740 .concat [ 4 0 0 0], L_000001f5ea9e7520;
L_000001f5ea9e8420 .part L_000001f5ea9e4320, 0, 14;
L_000001f5ea9e8ec0 .concat [ 14 0 0 0], L_000001f5ea9e8420;
L_000001f5ea9e8d80 .part L_000001f5ea9e2ac0, 0, 14;
L_000001f5ea9e7980 .concat [ 14 0 0 0], L_000001f5ea9e8d80;
L_000001f5ea9e82e0 .part L_000001f5ea9e7700, 3, 1;
L_000001f5ea9e86a0 .concat [ 1 0 0 0], L_000001f5ea9e82e0;
L_000001f5ea9e78e0 .concat [ 14 4 1 0], L_000001f5ea9e8ec0, L_000001f5ea9e7700, L_000001f5ea9e86a0;
L_000001f5ea9e8240 .part L_000001f5ea9e8740, 3, 1;
L_000001f5ea9e7200 .concat [ 1 0 0 0], L_000001f5ea9e8240;
L_000001f5ea9e7160 .concat [ 14 4 1 0], L_000001f5ea9e7980, L_000001f5ea9e8740, L_000001f5ea9e7200;
L_000001f5ea9e8f60 .arith/sum 19, L_000001f5ea9e78e0, L_000001f5ea9e7160;
L_000001f5ea9e6ee0 .part L_000001f5ea87b750, 14, 5;
L_000001f5ea9e7d40 .part L_000001f5ea87b750, 0, 14;
S_000001f5ea95a640 .scope generate, "genblk2[10]" "genblk2[10]" 19 41, 19 41 0, S_000001f5ea947280;
 .timescale -9 -12;
P_000001f5ea816f00 .param/l "k" 0 19 41, +C4<01010>;
S_000001f5ea959ce0 .scope module, "first_sum" "fixed_point_adder" 19 49, 20 3 0, S_000001f5ea95a640;
 .timescale -9 -12;
    .port_info 0 /INPUT 18 "in_1";
    .port_info 1 /INPUT 18 "in_2";
    .port_info 2 /OUTPUT 19 "data_out";
    .port_info 3 /OUTPUT 1 "ovf";
P_000001f5ea96b930 .param/l "F_BITS" 1 20 21, +C4<00000000000000000000000000001110>;
P_000001f5ea96b968 .param/l "F_DIFF" 1 20 25, +C4<000000000000000000000000000000000>;
P_000001f5ea96b9a0 .param/l "I_BITS" 1 20 20, +C4<00000000000000000000000000000100>;
P_000001f5ea96b9d8 .param/l "I_DIFF" 1 20 24, +C4<000000000000000000000000000000000>;
P_000001f5ea96ba10 .param/l "WF_1" 0 20 6, +C4<00000000000000000000000000001110>;
P_000001f5ea96ba48 .param/l "WF_2" 0 20 8, +C4<00000000000000000000000000001110>;
P_000001f5ea96ba80 .param/l "WF_O" 0 20 10, +C4<00000000000000000000000000001110>;
P_000001f5ea96bab8 .param/l "WI_1" 0 20 5, +C4<00000000000000000000000000000100>;
P_000001f5ea96baf0 .param/l "WI_2" 0 20 7, +C4<00000000000000000000000000000100>;
P_000001f5ea96bb28 .param/l "WI_O" 0 20 9, +C4<00000000000000000000000000000101>;
L_000001f5ea87b9f0 .functor BUFZ 19, L_000001f5ea9e7c00, C4<0000000000000000000>, C4<0000000000000000000>, C4<0000000000000000000>;
v000001f5ea960e20_0 .net *"_ivl_1", 0 0, L_000001f5ea9e90a0;  1 drivers
v000001f5ea960ce0_0 .net *"_ivl_13", 13 0, L_000001f5ea9e7e80;  1 drivers
v000001f5ea962400_0 .net *"_ivl_17", 13 0, L_000001f5ea9e7480;  1 drivers
v000001f5ea9602e0_0 .net *"_ivl_21", 0 0, L_000001f5ea9e93c0;  1 drivers
v000001f5ea9629a0_0 .net *"_ivl_22", 0 0, L_000001f5ea9e8380;  1 drivers
v000001f5ea961640_0 .net *"_ivl_27", 0 0, L_000001f5ea9e7f20;  1 drivers
v000001f5ea962a40_0 .net *"_ivl_28", 0 0, L_000001f5ea9e9140;  1 drivers
v000001f5ea9616e0_0 .net *"_ivl_3", 3 0, L_000001f5ea9e9000;  1 drivers
v000001f5ea961460_0 .net *"_ivl_38", 18 0, L_000001f5ea87b9f0;  1 drivers
v000001f5ea961780_0 .net *"_ivl_7", 0 0, L_000001f5ea9e8920;  1 drivers
v000001f5ea9627c0_0 .net *"_ivl_9", 3 0, L_000001f5ea9e6c60;  1 drivers
v000001f5ea962360_0 .var "data_out", 18 0;
v000001f5ea961820_0 .net "f_out", 13 0, L_000001f5ea9e91e0;  1 drivers
v000001f5ea960420_0 .net "frac_1", 13 0, L_000001f5ea9e8ce0;  1 drivers
v000001f5ea9624a0_0 .net "frac_2", 13 0, L_000001f5ea9e8880;  1 drivers
v000001f5ea9618c0_0 .net "i_out", 4 0, L_000001f5ea9e73e0;  1 drivers
v000001f5ea9620e0_0 .net "in_1", 17 0, L_000001f5ea9e1da0;  alias, 1 drivers
v000001f5ea960ec0_0 .net "in_2", 17 0, L_000001f5ea9e2d40;  alias, 1 drivers
v000001f5ea960ba0_0 .net "input_1", 18 0, L_000001f5ea9e84c0;  1 drivers
v000001f5ea9604c0_0 .net "input_2", 18 0, L_000001f5ea9e8560;  1 drivers
v000001f5ea961d20_0 .net "int_1", 3 0, L_000001f5ea9e8c40;  1 drivers
v000001f5ea960600_0 .net "int_2", 3 0, L_000001f5ea9e77a0;  1 drivers
v000001f5ea961000_0 .var "ovf", 0 0;
v000001f5ea9606a0_0 .net "result", 18 0, L_000001f5ea9e7c00;  1 drivers
E_000001f5ea817000 .event anyedge, v000001f5ea9618c0_0, v000001f5ea961820_0;
L_000001f5ea9e90a0 .part L_000001f5ea9e1da0, 17, 1;
L_000001f5ea9e9000 .part L_000001f5ea9e1da0, 14, 4;
L_000001f5ea9e8c40 .concat [ 4 0 0 0], L_000001f5ea9e9000;
L_000001f5ea9e8920 .part L_000001f5ea9e2d40, 17, 1;
L_000001f5ea9e6c60 .part L_000001f5ea9e2d40, 14, 4;
L_000001f5ea9e77a0 .concat [ 4 0 0 0], L_000001f5ea9e6c60;
L_000001f5ea9e7e80 .part L_000001f5ea9e1da0, 0, 14;
L_000001f5ea9e8ce0 .concat [ 14 0 0 0], L_000001f5ea9e7e80;
L_000001f5ea9e7480 .part L_000001f5ea9e2d40, 0, 14;
L_000001f5ea9e8880 .concat [ 14 0 0 0], L_000001f5ea9e7480;
L_000001f5ea9e93c0 .part L_000001f5ea9e8c40, 3, 1;
L_000001f5ea9e8380 .concat [ 1 0 0 0], L_000001f5ea9e93c0;
L_000001f5ea9e84c0 .concat [ 14 4 1 0], L_000001f5ea9e8ce0, L_000001f5ea9e8c40, L_000001f5ea9e8380;
L_000001f5ea9e7f20 .part L_000001f5ea9e77a0, 3, 1;
L_000001f5ea9e9140 .concat [ 1 0 0 0], L_000001f5ea9e7f20;
L_000001f5ea9e8560 .concat [ 14 4 1 0], L_000001f5ea9e8880, L_000001f5ea9e77a0, L_000001f5ea9e9140;
L_000001f5ea9e7c00 .arith/sum 19, L_000001f5ea9e84c0, L_000001f5ea9e8560;
L_000001f5ea9e73e0 .part L_000001f5ea87b9f0, 14, 5;
L_000001f5ea9e91e0 .part L_000001f5ea87b9f0, 0, 14;
S_000001f5ea95ae10 .scope generate, "genblk2[12]" "genblk2[12]" 19 41, 19 41 0, S_000001f5ea947280;
 .timescale -9 -12;
P_000001f5ea817100 .param/l "k" 0 19 41, +C4<01100>;
S_000001f5ea959b50 .scope module, "first_sum" "fixed_point_adder" 19 49, 20 3 0, S_000001f5ea95ae10;
 .timescale -9 -12;
    .port_info 0 /INPUT 18 "in_1";
    .port_info 1 /INPUT 18 "in_2";
    .port_info 2 /OUTPUT 19 "data_out";
    .port_info 3 /OUTPUT 1 "ovf";
P_000001f5ea96bb70 .param/l "F_BITS" 1 20 21, +C4<00000000000000000000000000001110>;
P_000001f5ea96bba8 .param/l "F_DIFF" 1 20 25, +C4<000000000000000000000000000000000>;
P_000001f5ea96bbe0 .param/l "I_BITS" 1 20 20, +C4<00000000000000000000000000000100>;
P_000001f5ea96bc18 .param/l "I_DIFF" 1 20 24, +C4<000000000000000000000000000000000>;
P_000001f5ea96bc50 .param/l "WF_1" 0 20 6, +C4<00000000000000000000000000001110>;
P_000001f5ea96bc88 .param/l "WF_2" 0 20 8, +C4<00000000000000000000000000001110>;
P_000001f5ea96bcc0 .param/l "WF_O" 0 20 10, +C4<00000000000000000000000000001110>;
P_000001f5ea96bcf8 .param/l "WI_1" 0 20 5, +C4<00000000000000000000000000000100>;
P_000001f5ea96bd30 .param/l "WI_2" 0 20 7, +C4<00000000000000000000000000000100>;
P_000001f5ea96bd68 .param/l "WI_O" 0 20 9, +C4<00000000000000000000000000000101>;
L_000001f5ea87bbb0 .functor BUFZ 19, L_000001f5ea9e75c0, C4<0000000000000000000>, C4<0000000000000000000>, C4<0000000000000000000>;
v000001f5ea961b40_0 .net *"_ivl_1", 0 0, L_000001f5ea9e8e20;  1 drivers
v000001f5ea9607e0_0 .net *"_ivl_13", 13 0, L_000001f5ea9e7ca0;  1 drivers
v000001f5ea961c80_0 .net *"_ivl_17", 13 0, L_000001f5ea9e6da0;  1 drivers
v000001f5ea961dc0_0 .net *"_ivl_21", 0 0, L_000001f5ea9e7ac0;  1 drivers
v000001f5ea960880_0 .net *"_ivl_22", 0 0, L_000001f5ea9e6f80;  1 drivers
v000001f5ea961f00_0 .net *"_ivl_27", 0 0, L_000001f5ea9e7de0;  1 drivers
v000001f5ea9609c0_0 .net *"_ivl_28", 0 0, L_000001f5ea9e81a0;  1 drivers
v000001f5ea960a60_0 .net *"_ivl_3", 3 0, L_000001f5ea9e7840;  1 drivers
v000001f5ea960c40_0 .net *"_ivl_38", 18 0, L_000001f5ea87bbb0;  1 drivers
v000001f5ea961fa0_0 .net *"_ivl_7", 0 0, L_000001f5ea9e8100;  1 drivers
v000001f5ea962180_0 .net *"_ivl_9", 3 0, L_000001f5ea9e8600;  1 drivers
v000001f5ea962220_0 .var "data_out", 18 0;
v000001f5ea963ee0_0 .net "f_out", 13 0, L_000001f5ea9e70c0;  1 drivers
v000001f5ea9633a0_0 .net "frac_1", 13 0, L_000001f5ea9e6d00;  1 drivers
v000001f5ea963760_0 .net "frac_2", 13 0, L_000001f5ea9e7a20;  1 drivers
v000001f5ea964340_0 .net "i_out", 4 0, L_000001f5ea9e7fc0;  1 drivers
v000001f5ea9642a0_0 .net "in_1", 17 0, L_000001f5ea9e2660;  alias, 1 drivers
v000001f5ea963e40_0 .net "in_2", 17 0, L_000001f5ea9e39c0;  alias, 1 drivers
v000001f5ea964d40_0 .net "input_1", 18 0, L_000001f5ea9e89c0;  1 drivers
v000001f5ea9639e0_0 .net "input_2", 18 0, L_000001f5ea9e7020;  1 drivers
v000001f5ea963580_0 .net "int_1", 3 0, L_000001f5ea9e9320;  1 drivers
v000001f5ea9636c0_0 .net "int_2", 3 0, L_000001f5ea9e87e0;  1 drivers
v000001f5ea963f80_0 .var "ovf", 0 0;
v000001f5ea963300_0 .net "result", 18 0, L_000001f5ea9e75c0;  1 drivers
E_000001f5ea817440 .event anyedge, v000001f5ea964340_0, v000001f5ea963ee0_0;
L_000001f5ea9e8e20 .part L_000001f5ea9e2660, 17, 1;
L_000001f5ea9e7840 .part L_000001f5ea9e2660, 14, 4;
L_000001f5ea9e9320 .concat [ 4 0 0 0], L_000001f5ea9e7840;
L_000001f5ea9e8100 .part L_000001f5ea9e39c0, 17, 1;
L_000001f5ea9e8600 .part L_000001f5ea9e39c0, 14, 4;
L_000001f5ea9e87e0 .concat [ 4 0 0 0], L_000001f5ea9e8600;
L_000001f5ea9e7ca0 .part L_000001f5ea9e2660, 0, 14;
L_000001f5ea9e6d00 .concat [ 14 0 0 0], L_000001f5ea9e7ca0;
L_000001f5ea9e6da0 .part L_000001f5ea9e39c0, 0, 14;
L_000001f5ea9e7a20 .concat [ 14 0 0 0], L_000001f5ea9e6da0;
L_000001f5ea9e7ac0 .part L_000001f5ea9e9320, 3, 1;
L_000001f5ea9e6f80 .concat [ 1 0 0 0], L_000001f5ea9e7ac0;
L_000001f5ea9e89c0 .concat [ 14 4 1 0], L_000001f5ea9e6d00, L_000001f5ea9e9320, L_000001f5ea9e6f80;
L_000001f5ea9e7de0 .part L_000001f5ea9e87e0, 3, 1;
L_000001f5ea9e81a0 .concat [ 1 0 0 0], L_000001f5ea9e7de0;
L_000001f5ea9e7020 .concat [ 14 4 1 0], L_000001f5ea9e7a20, L_000001f5ea9e87e0, L_000001f5ea9e81a0;
L_000001f5ea9e75c0 .arith/sum 19, L_000001f5ea9e89c0, L_000001f5ea9e7020;
L_000001f5ea9e7fc0 .part L_000001f5ea87bbb0, 14, 5;
L_000001f5ea9e70c0 .part L_000001f5ea87bbb0, 0, 14;
S_000001f5ea95aaf0 .scope generate, "genblk2[14]" "genblk2[14]" 19 41, 19 41 0, S_000001f5ea947280;
 .timescale -9 -12;
P_000001f5ea817ec0 .param/l "k" 0 19 41, +C4<01110>;
S_000001f5ea95ac80 .scope module, "first_sum" "fixed_point_adder" 19 49, 20 3 0, S_000001f5ea95aaf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 18 "in_1";
    .port_info 1 /INPUT 18 "in_2";
    .port_info 2 /OUTPUT 19 "data_out";
    .port_info 3 /OUTPUT 1 "ovf";
P_000001f5ea96bdb0 .param/l "F_BITS" 1 20 21, +C4<00000000000000000000000000001110>;
P_000001f5ea96bde8 .param/l "F_DIFF" 1 20 25, +C4<000000000000000000000000000000000>;
P_000001f5ea96be20 .param/l "I_BITS" 1 20 20, +C4<00000000000000000000000000000100>;
P_000001f5ea96be58 .param/l "I_DIFF" 1 20 24, +C4<000000000000000000000000000000000>;
P_000001f5ea96be90 .param/l "WF_1" 0 20 6, +C4<00000000000000000000000000001110>;
P_000001f5ea96bec8 .param/l "WF_2" 0 20 8, +C4<00000000000000000000000000001110>;
P_000001f5ea96bf00 .param/l "WF_O" 0 20 10, +C4<00000000000000000000000000001110>;
P_000001f5ea96bf38 .param/l "WI_1" 0 20 5, +C4<00000000000000000000000000000100>;
P_000001f5ea96bf70 .param/l "WI_2" 0 20 7, +C4<00000000000000000000000000000100>;
P_000001f5ea96bfa8 .param/l "WI_O" 0 20 9, +C4<00000000000000000000000000000101>;
L_000001f5ea87ba60 .functor BUFZ 19, L_000001f5ea9eae00, C4<0000000000000000000>, C4<0000000000000000000>, C4<0000000000000000000>;
v000001f5ea9643e0_0 .net *"_ivl_1", 0 0, L_000001f5ea9e72a0;  1 drivers
v000001f5ea963800_0 .net *"_ivl_13", 13 0, L_000001f5ea9eba80;  1 drivers
v000001f5ea964b60_0 .net *"_ivl_17", 13 0, L_000001f5ea9ea0e0;  1 drivers
v000001f5ea963d00_0 .net *"_ivl_21", 0 0, L_000001f5ea9ebb20;  1 drivers
v000001f5ea964200_0 .net *"_ivl_22", 0 0, L_000001f5ea9ea360;  1 drivers
v000001f5ea963440_0 .net *"_ivl_27", 0 0, L_000001f5ea9eb800;  1 drivers
v000001f5ea9634e0_0 .net *"_ivl_28", 0 0, L_000001f5ea9e96e0;  1 drivers
v000001f5ea964700_0 .net *"_ivl_3", 3 0, L_000001f5ea9e8a60;  1 drivers
v000001f5ea963940_0 .net *"_ivl_38", 18 0, L_000001f5ea87ba60;  1 drivers
v000001f5ea963bc0_0 .net *"_ivl_7", 0 0, L_000001f5ea9e7340;  1 drivers
v000001f5ea963260_0 .net *"_ivl_9", 3 0, L_000001f5ea9e7660;  1 drivers
v000001f5ea963620_0 .var "data_out", 18 0;
v000001f5ea9651a0_0 .net "f_out", 13 0, L_000001f5ea9ea400;  1 drivers
v000001f5ea965100_0 .net "frac_1", 13 0, L_000001f5ea9eaea0;  1 drivers
v000001f5ea9638a0_0 .net "frac_2", 13 0, L_000001f5ea9eb120;  1 drivers
v000001f5ea964980_0 .net "i_out", 4 0, L_000001f5ea9eaa40;  1 drivers
v000001f5ea964480_0 .net "in_1", 17 0, L_000001f5ea9e3a60;  alias, 1 drivers
v000001f5ea962b80_0 .net "in_2", 17 0, L_000001f5ea9e3c40;  alias, 1 drivers
v000001f5ea963a80_0 .net "input_1", 18 0, L_000001f5ea9e9500;  1 drivers
v000001f5ea964ac0_0 .net "input_2", 18 0, L_000001f5ea9e9b40;  1 drivers
v000001f5ea962fe0_0 .net "int_1", 3 0, L_000001f5ea9e8ba0;  1 drivers
v000001f5ea963da0_0 .net "int_2", 3 0, L_000001f5ea9ea2c0;  1 drivers
v000001f5ea963b20_0 .var "ovf", 0 0;
v000001f5ea963c60_0 .net "result", 18 0, L_000001f5ea9eae00;  1 drivers
E_000001f5ea817880 .event anyedge, v000001f5ea964980_0, v000001f5ea9651a0_0;
L_000001f5ea9e72a0 .part L_000001f5ea9e3a60, 17, 1;
L_000001f5ea9e8a60 .part L_000001f5ea9e3a60, 14, 4;
L_000001f5ea9e8ba0 .concat [ 4 0 0 0], L_000001f5ea9e8a60;
L_000001f5ea9e7340 .part L_000001f5ea9e3c40, 17, 1;
L_000001f5ea9e7660 .part L_000001f5ea9e3c40, 14, 4;
L_000001f5ea9ea2c0 .concat [ 4 0 0 0], L_000001f5ea9e7660;
L_000001f5ea9eba80 .part L_000001f5ea9e3a60, 0, 14;
L_000001f5ea9eaea0 .concat [ 14 0 0 0], L_000001f5ea9eba80;
L_000001f5ea9ea0e0 .part L_000001f5ea9e3c40, 0, 14;
L_000001f5ea9eb120 .concat [ 14 0 0 0], L_000001f5ea9ea0e0;
L_000001f5ea9ebb20 .part L_000001f5ea9e8ba0, 3, 1;
L_000001f5ea9ea360 .concat [ 1 0 0 0], L_000001f5ea9ebb20;
L_000001f5ea9e9500 .concat [ 14 4 1 0], L_000001f5ea9eaea0, L_000001f5ea9e8ba0, L_000001f5ea9ea360;
L_000001f5ea9eb800 .part L_000001f5ea9ea2c0, 3, 1;
L_000001f5ea9e96e0 .concat [ 1 0 0 0], L_000001f5ea9eb800;
L_000001f5ea9e9b40 .concat [ 14 4 1 0], L_000001f5ea9eb120, L_000001f5ea9ea2c0, L_000001f5ea9e96e0;
L_000001f5ea9eae00 .arith/sum 19, L_000001f5ea9e9500, L_000001f5ea9e9b40;
L_000001f5ea9eaa40 .part L_000001f5ea87ba60, 14, 5;
L_000001f5ea9ea400 .part L_000001f5ea87ba60, 0, 14;
S_000001f5ea959060 .scope generate, "genblk3[0]" "genblk3[0]" 19 60, 19 60 0, S_000001f5ea947280;
 .timescale -9 -12;
P_000001f5ea818340 .param/l "f" 0 19 60, +C4<00>;
S_000001f5ea95a4b0 .scope module, "second_sum" "fixed_point_adder" 19 68, 20 3 0, S_000001f5ea959060;
 .timescale -9 -12;
    .port_info 0 /INPUT 19 "in_1";
    .port_info 1 /INPUT 19 "in_2";
    .port_info 2 /OUTPUT 20 "data_out";
    .port_info 3 /OUTPUT 1 "ovf";
P_000001f5ea96bff0 .param/l "F_BITS" 1 20 21, +C4<00000000000000000000000000001110>;
P_000001f5ea96c028 .param/l "F_DIFF" 1 20 25, +C4<000000000000000000000000000000000>;
P_000001f5ea96c060 .param/l "I_BITS" 1 20 20, +C4<00000000000000000000000000000101>;
P_000001f5ea96c098 .param/l "I_DIFF" 1 20 24, +C4<000000000000000000000000000000000>;
P_000001f5ea96c0d0 .param/l "WF_1" 0 20 6, +C4<00000000000000000000000000001110>;
P_000001f5ea96c108 .param/l "WF_2" 0 20 8, +C4<00000000000000000000000000001110>;
P_000001f5ea96c140 .param/l "WF_O" 0 20 10, +C4<00000000000000000000000000001110>;
P_000001f5ea96c178 .param/l "WI_1" 0 20 5, +C4<00000000000000000000000000000101>;
P_000001f5ea96c1b0 .param/l "WI_2" 0 20 7, +C4<00000000000000000000000000000101>;
P_000001f5ea96c1e8 .param/l "WI_O" 0 20 9, +C4<00000000000000000000000000000110>;
L_000001f5ea87b910 .functor BUFZ 20, L_000001f5ea9e9460, C4<00000000000000000000>, C4<00000000000000000000>, C4<00000000000000000000>;
v000001f5ea962c20_0 .net *"_ivl_1", 0 0, L_000001f5ea9ea4a0;  1 drivers
v000001f5ea964f20_0 .net *"_ivl_13", 13 0, L_000001f5ea9eac20;  1 drivers
v000001f5ea964020_0 .net *"_ivl_17", 13 0, L_000001f5ea9eab80;  1 drivers
v000001f5ea9640c0_0 .net *"_ivl_21", 0 0, L_000001f5ea9eb620;  1 drivers
v000001f5ea964160_0 .net *"_ivl_22", 0 0, L_000001f5ea9eb6c0;  1 drivers
v000001f5ea962ae0_0 .net *"_ivl_27", 0 0, L_000001f5ea9eb260;  1 drivers
v000001f5ea964520_0 .net *"_ivl_28", 0 0, L_000001f5ea9e9dc0;  1 drivers
v000001f5ea962cc0_0 .net *"_ivl_3", 4 0, L_000001f5ea9e9be0;  1 drivers
v000001f5ea965060_0 .net *"_ivl_38", 19 0, L_000001f5ea87b910;  1 drivers
v000001f5ea9645c0_0 .net *"_ivl_7", 0 0, L_000001f5ea9e9c80;  1 drivers
v000001f5ea965240_0 .net *"_ivl_9", 4 0, L_000001f5ea9e9d20;  1 drivers
v000001f5ea964660_0 .var "data_out", 19 0;
v000001f5ea9647a0_0 .net "f_out", 13 0, L_000001f5ea9e9780;  1 drivers
v000001f5ea964840_0 .net "frac_1", 13 0, L_000001f5ea9eaae0;  1 drivers
v000001f5ea9648e0_0 .net "frac_2", 13 0, L_000001f5ea9e9a00;  1 drivers
v000001f5ea964a20_0 .net "i_out", 5 0, L_000001f5ea9e9e60;  1 drivers
v000001f5ea962d60_0 .net "in_1", 18 0, v000001f5ea92bee0_0;  alias, 1 drivers
v000001f5ea962e00_0 .net "in_2", 18 0, v000001f5ea95e8a0_0;  alias, 1 drivers
v000001f5ea964ca0_0 .net "input_1", 19 0, L_000001f5ea9eb300;  1 drivers
v000001f5ea964c00_0 .net "input_2", 19 0, L_000001f5ea9eb760;  1 drivers
v000001f5ea964de0_0 .net "int_1", 4 0, L_000001f5ea9ea680;  1 drivers
v000001f5ea962ea0_0 .net "int_2", 4 0, L_000001f5ea9e9820;  1 drivers
v000001f5ea964e80_0 .var "ovf", 0 0;
v000001f5ea962f40_0 .net "result", 19 0, L_000001f5ea9e9460;  1 drivers
E_000001f5ea817940 .event anyedge, v000001f5ea964a20_0, v000001f5ea9647a0_0;
L_000001f5ea9ea4a0 .part v000001f5ea92bee0_0, 18, 1;
L_000001f5ea9e9be0 .part v000001f5ea92bee0_0, 14, 5;
L_000001f5ea9ea680 .concat [ 5 0 0 0], L_000001f5ea9e9be0;
L_000001f5ea9e9c80 .part v000001f5ea95e8a0_0, 18, 1;
L_000001f5ea9e9d20 .part v000001f5ea95e8a0_0, 14, 5;
L_000001f5ea9e9820 .concat [ 5 0 0 0], L_000001f5ea9e9d20;
L_000001f5ea9eac20 .part v000001f5ea92bee0_0, 0, 14;
L_000001f5ea9eaae0 .concat [ 14 0 0 0], L_000001f5ea9eac20;
L_000001f5ea9eab80 .part v000001f5ea95e8a0_0, 0, 14;
L_000001f5ea9e9a00 .concat [ 14 0 0 0], L_000001f5ea9eab80;
L_000001f5ea9eb620 .part L_000001f5ea9ea680, 4, 1;
L_000001f5ea9eb6c0 .concat [ 1 0 0 0], L_000001f5ea9eb620;
L_000001f5ea9eb300 .concat [ 14 5 1 0], L_000001f5ea9eaae0, L_000001f5ea9ea680, L_000001f5ea9eb6c0;
L_000001f5ea9eb260 .part L_000001f5ea9e9820, 4, 1;
L_000001f5ea9e9dc0 .concat [ 1 0 0 0], L_000001f5ea9eb260;
L_000001f5ea9eb760 .concat [ 14 5 1 0], L_000001f5ea9e9a00, L_000001f5ea9e9820, L_000001f5ea9e9dc0;
L_000001f5ea9e9460 .arith/sum 20, L_000001f5ea9eb300, L_000001f5ea9eb760;
L_000001f5ea9e9e60 .part L_000001f5ea87b910, 14, 6;
L_000001f5ea9e9780 .part L_000001f5ea87b910, 0, 14;
S_000001f5ea9591f0 .scope generate, "genblk3[2]" "genblk3[2]" 19 60, 19 60 0, S_000001f5ea947280;
 .timescale -9 -12;
P_000001f5ea817a00 .param/l "f" 0 19 60, +C4<010>;
S_000001f5ea95a7d0 .scope module, "second_sum" "fixed_point_adder" 19 68, 20 3 0, S_000001f5ea9591f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 19 "in_1";
    .port_info 1 /INPUT 19 "in_2";
    .port_info 2 /OUTPUT 20 "data_out";
    .port_info 3 /OUTPUT 1 "ovf";
P_000001f5ea96c230 .param/l "F_BITS" 1 20 21, +C4<00000000000000000000000000001110>;
P_000001f5ea96c268 .param/l "F_DIFF" 1 20 25, +C4<000000000000000000000000000000000>;
P_000001f5ea96c2a0 .param/l "I_BITS" 1 20 20, +C4<00000000000000000000000000000101>;
P_000001f5ea96c2d8 .param/l "I_DIFF" 1 20 24, +C4<000000000000000000000000000000000>;
P_000001f5ea96c310 .param/l "WF_1" 0 20 6, +C4<00000000000000000000000000001110>;
P_000001f5ea96c348 .param/l "WF_2" 0 20 8, +C4<00000000000000000000000000001110>;
P_000001f5ea96c380 .param/l "WF_O" 0 20 10, +C4<00000000000000000000000000001110>;
P_000001f5ea96c3b8 .param/l "WI_1" 0 20 5, +C4<00000000000000000000000000000101>;
P_000001f5ea96c3f0 .param/l "WI_2" 0 20 7, +C4<00000000000000000000000000000101>;
P_000001f5ea96c428 .param/l "WI_O" 0 20 9, +C4<00000000000000000000000000000110>;
L_000001f5ea87b980 .functor BUFZ 20, L_000001f5ea9eb440, C4<00000000000000000000>, C4<00000000000000000000>, C4<00000000000000000000>;
v000001f5ea964fc0_0 .net *"_ivl_1", 0 0, L_000001f5ea9e98c0;  1 drivers
v000001f5ea963080_0 .net *"_ivl_13", 13 0, L_000001f5ea9eb8a0;  1 drivers
v000001f5ea963120_0 .net *"_ivl_17", 13 0, L_000001f5ea9eacc0;  1 drivers
v000001f5ea9631c0_0 .net *"_ivl_21", 0 0, L_000001f5ea9ea7c0;  1 drivers
v000001f5ea966aa0_0 .net *"_ivl_22", 0 0, L_000001f5ea9e9640;  1 drivers
v000001f5ea965b00_0 .net *"_ivl_27", 0 0, L_000001f5ea9eb3a0;  1 drivers
v000001f5ea966be0_0 .net *"_ivl_28", 0 0, L_000001f5ea9eafe0;  1 drivers
v000001f5ea965c40_0 .net *"_ivl_3", 4 0, L_000001f5ea9ea540;  1 drivers
v000001f5ea966000_0 .net *"_ivl_38", 19 0, L_000001f5ea87b980;  1 drivers
v000001f5ea965920_0 .net *"_ivl_7", 0 0, L_000001f5ea9ea720;  1 drivers
v000001f5ea9661e0_0 .net *"_ivl_9", 4 0, L_000001f5ea9ebbc0;  1 drivers
v000001f5ea9657e0_0 .var "data_out", 19 0;
v000001f5ea967220_0 .net "f_out", 13 0, L_000001f5ea9ead60;  1 drivers
v000001f5ea9675e0_0 .net "frac_1", 13 0, L_000001f5ea9e9960;  1 drivers
v000001f5ea9663c0_0 .net "frac_2", 13 0, L_000001f5ea9eb580;  1 drivers
v000001f5ea965560_0 .net "i_out", 5 0, L_000001f5ea9ea9a0;  1 drivers
v000001f5ea966320_0 .net "in_1", 18 0, v000001f5ea95e080_0;  alias, 1 drivers
v000001f5ea966280_0 .net "in_2", 18 0, v000001f5ea95dea0_0;  alias, 1 drivers
v000001f5ea966b40_0 .net "input_1", 19 0, L_000001f5ea9eb940;  1 drivers
v000001f5ea9665a0_0 .net "input_2", 19 0, L_000001f5ea9ea860;  1 drivers
v000001f5ea966500_0 .net "int_1", 4 0, L_000001f5ea9ea5e0;  1 drivers
v000001f5ea965d80_0 .net "int_2", 4 0, L_000001f5ea9e95a0;  1 drivers
v000001f5ea966c80_0 .var "ovf", 0 0;
v000001f5ea966fa0_0 .net "result", 19 0, L_000001f5ea9eb440;  1 drivers
E_000001f5ea817600 .event anyedge, v000001f5ea965560_0, v000001f5ea967220_0;
L_000001f5ea9e98c0 .part v000001f5ea95e080_0, 18, 1;
L_000001f5ea9ea540 .part v000001f5ea95e080_0, 14, 5;
L_000001f5ea9ea5e0 .concat [ 5 0 0 0], L_000001f5ea9ea540;
L_000001f5ea9ea720 .part v000001f5ea95dea0_0, 18, 1;
L_000001f5ea9ebbc0 .part v000001f5ea95dea0_0, 14, 5;
L_000001f5ea9e95a0 .concat [ 5 0 0 0], L_000001f5ea9ebbc0;
L_000001f5ea9eb8a0 .part v000001f5ea95e080_0, 0, 14;
L_000001f5ea9e9960 .concat [ 14 0 0 0], L_000001f5ea9eb8a0;
L_000001f5ea9eacc0 .part v000001f5ea95dea0_0, 0, 14;
L_000001f5ea9eb580 .concat [ 14 0 0 0], L_000001f5ea9eacc0;
L_000001f5ea9ea7c0 .part L_000001f5ea9ea5e0, 4, 1;
L_000001f5ea9e9640 .concat [ 1 0 0 0], L_000001f5ea9ea7c0;
L_000001f5ea9eb940 .concat [ 14 5 1 0], L_000001f5ea9e9960, L_000001f5ea9ea5e0, L_000001f5ea9e9640;
L_000001f5ea9eb3a0 .part L_000001f5ea9e95a0, 4, 1;
L_000001f5ea9eafe0 .concat [ 1 0 0 0], L_000001f5ea9eb3a0;
L_000001f5ea9ea860 .concat [ 14 5 1 0], L_000001f5ea9eb580, L_000001f5ea9e95a0, L_000001f5ea9eafe0;
L_000001f5ea9eb440 .arith/sum 20, L_000001f5ea9eb940, L_000001f5ea9ea860;
L_000001f5ea9ea9a0 .part L_000001f5ea87b980, 14, 6;
L_000001f5ea9ead60 .part L_000001f5ea87b980, 0, 14;
S_000001f5ea9596a0 .scope generate, "genblk3[4]" "genblk3[4]" 19 60, 19 60 0, S_000001f5ea947280;
 .timescale -9 -12;
P_000001f5ea817a80 .param/l "f" 0 19 60, +C4<0100>;
S_000001f5ea959e70 .scope module, "second_sum" "fixed_point_adder" 19 68, 20 3 0, S_000001f5ea9596a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 19 "in_1";
    .port_info 1 /INPUT 19 "in_2";
    .port_info 2 /OUTPUT 20 "data_out";
    .port_info 3 /OUTPUT 1 "ovf";
P_000001f5ea96c470 .param/l "F_BITS" 1 20 21, +C4<00000000000000000000000000001110>;
P_000001f5ea96c4a8 .param/l "F_DIFF" 1 20 25, +C4<000000000000000000000000000000000>;
P_000001f5ea96c4e0 .param/l "I_BITS" 1 20 20, +C4<00000000000000000000000000000101>;
P_000001f5ea96c518 .param/l "I_DIFF" 1 20 24, +C4<000000000000000000000000000000000>;
P_000001f5ea96c550 .param/l "WF_1" 0 20 6, +C4<00000000000000000000000000001110>;
P_000001f5ea96c588 .param/l "WF_2" 0 20 8, +C4<00000000000000000000000000001110>;
P_000001f5ea96c5c0 .param/l "WF_O" 0 20 10, +C4<00000000000000000000000000001110>;
P_000001f5ea96c5f8 .param/l "WI_1" 0 20 5, +C4<00000000000000000000000000000101>;
P_000001f5ea96c630 .param/l "WI_2" 0 20 7, +C4<00000000000000000000000000000101>;
P_000001f5ea96c668 .param/l "WI_O" 0 20 9, +C4<00000000000000000000000000000110>;
L_000001f5ea87be50 .functor BUFZ 20, L_000001f5ea9ebd00, C4<00000000000000000000>, C4<00000000000000000000>, C4<00000000000000000000>;
v000001f5ea9666e0_0 .net *"_ivl_1", 0 0, L_000001f5ea9e9aa0;  1 drivers
v000001f5ea966d20_0 .net *"_ivl_13", 13 0, L_000001f5ea9ea040;  1 drivers
v000001f5ea966640_0 .net *"_ivl_17", 13 0, L_000001f5ea9ea220;  1 drivers
v000001f5ea967400_0 .net *"_ivl_21", 0 0, L_000001f5ea9ecde0;  1 drivers
v000001f5ea9670e0_0 .net *"_ivl_22", 0 0, L_000001f5ea9ed420;  1 drivers
v000001f5ea967720_0 .net *"_ivl_27", 0 0, L_000001f5ea9ec200;  1 drivers
v000001f5ea966460_0 .net *"_ivl_28", 0 0, L_000001f5ea9ebf80;  1 drivers
v000001f5ea965ba0_0 .net *"_ivl_3", 4 0, L_000001f5ea9eb9e0;  1 drivers
v000001f5ea966dc0_0 .net *"_ivl_38", 19 0, L_000001f5ea87be50;  1 drivers
v000001f5ea967040_0 .net *"_ivl_7", 0 0, L_000001f5ea9eb080;  1 drivers
v000001f5ea9668c0_0 .net *"_ivl_9", 4 0, L_000001f5ea9eb4e0;  1 drivers
v000001f5ea9659c0_0 .var "data_out", 19 0;
v000001f5ea966780_0 .net "f_out", 13 0, L_000001f5ea9ebda0;  1 drivers
v000001f5ea965880_0 .net "frac_1", 13 0, L_000001f5ea9ea180;  1 drivers
v000001f5ea9672c0_0 .net "frac_2", 13 0, L_000001f5ea9ec480;  1 drivers
v000001f5ea967680_0 .net "i_out", 5 0, L_000001f5ea9edc40;  1 drivers
v000001f5ea966820_0 .net "in_1", 18 0, v000001f5ea961320_0;  alias, 1 drivers
v000001f5ea966960_0 .net "in_2", 18 0, v000001f5ea962360_0;  alias, 1 drivers
v000001f5ea966a00_0 .net "input_1", 19 0, L_000001f5ea9ecf20;  1 drivers
v000001f5ea966e60_0 .net "input_2", 19 0, L_000001f5ea9ede20;  1 drivers
v000001f5ea966f00_0 .net "int_1", 4 0, L_000001f5ea9e9f00;  1 drivers
v000001f5ea967180_0 .net "int_2", 4 0, L_000001f5ea9e9fa0;  1 drivers
v000001f5ea967360_0 .var "ovf", 0 0;
v000001f5ea967540_0 .net "result", 19 0, L_000001f5ea9ebd00;  1 drivers
E_000001f5ea817700 .event anyedge, v000001f5ea967680_0, v000001f5ea966780_0;
L_000001f5ea9e9aa0 .part v000001f5ea961320_0, 18, 1;
L_000001f5ea9eb9e0 .part v000001f5ea961320_0, 14, 5;
L_000001f5ea9e9f00 .concat [ 5 0 0 0], L_000001f5ea9eb9e0;
L_000001f5ea9eb080 .part v000001f5ea962360_0, 18, 1;
L_000001f5ea9eb4e0 .part v000001f5ea962360_0, 14, 5;
L_000001f5ea9e9fa0 .concat [ 5 0 0 0], L_000001f5ea9eb4e0;
L_000001f5ea9ea040 .part v000001f5ea961320_0, 0, 14;
L_000001f5ea9ea180 .concat [ 14 0 0 0], L_000001f5ea9ea040;
L_000001f5ea9ea220 .part v000001f5ea962360_0, 0, 14;
L_000001f5ea9ec480 .concat [ 14 0 0 0], L_000001f5ea9ea220;
L_000001f5ea9ecde0 .part L_000001f5ea9e9f00, 4, 1;
L_000001f5ea9ed420 .concat [ 1 0 0 0], L_000001f5ea9ecde0;
L_000001f5ea9ecf20 .concat [ 14 5 1 0], L_000001f5ea9ea180, L_000001f5ea9e9f00, L_000001f5ea9ed420;
L_000001f5ea9ec200 .part L_000001f5ea9e9fa0, 4, 1;
L_000001f5ea9ebf80 .concat [ 1 0 0 0], L_000001f5ea9ec200;
L_000001f5ea9ede20 .concat [ 14 5 1 0], L_000001f5ea9ec480, L_000001f5ea9e9fa0, L_000001f5ea9ebf80;
L_000001f5ea9ebd00 .arith/sum 20, L_000001f5ea9ecf20, L_000001f5ea9ede20;
L_000001f5ea9edc40 .part L_000001f5ea87be50, 14, 6;
L_000001f5ea9ebda0 .part L_000001f5ea87be50, 0, 14;
S_000001f5ea95a960 .scope generate, "genblk3[6]" "genblk3[6]" 19 60, 19 60 0, S_000001f5ea947280;
 .timescale -9 -12;
P_000001f5ea817c00 .param/l "f" 0 19 60, +C4<0110>;
S_000001f5ea96ca20 .scope module, "second_sum" "fixed_point_adder" 19 68, 20 3 0, S_000001f5ea95a960;
 .timescale -9 -12;
    .port_info 0 /INPUT 19 "in_1";
    .port_info 1 /INPUT 19 "in_2";
    .port_info 2 /OUTPUT 20 "data_out";
    .port_info 3 /OUTPUT 1 "ovf";
P_000001f5ea96e6c0 .param/l "F_BITS" 1 20 21, +C4<00000000000000000000000000001110>;
P_000001f5ea96e6f8 .param/l "F_DIFF" 1 20 25, +C4<000000000000000000000000000000000>;
P_000001f5ea96e730 .param/l "I_BITS" 1 20 20, +C4<00000000000000000000000000000101>;
P_000001f5ea96e768 .param/l "I_DIFF" 1 20 24, +C4<000000000000000000000000000000000>;
P_000001f5ea96e7a0 .param/l "WF_1" 0 20 6, +C4<00000000000000000000000000001110>;
P_000001f5ea96e7d8 .param/l "WF_2" 0 20 8, +C4<00000000000000000000000000001110>;
P_000001f5ea96e810 .param/l "WF_O" 0 20 10, +C4<00000000000000000000000000001110>;
P_000001f5ea96e848 .param/l "WI_1" 0 20 5, +C4<00000000000000000000000000000101>;
P_000001f5ea96e880 .param/l "WI_2" 0 20 7, +C4<00000000000000000000000000000101>;
P_000001f5ea96e8b8 .param/l "WI_O" 0 20 9, +C4<00000000000000000000000000000110>;
L_000001f5ea87bb40 .functor BUFZ 20, L_000001f5ea9ec840, C4<00000000000000000000>, C4<00000000000000000000>, C4<00000000000000000000>;
v000001f5ea9674a0_0 .net *"_ivl_1", 0 0, L_000001f5ea9ee280;  1 drivers
v000001f5ea965e20_0 .net *"_ivl_13", 13 0, L_000001f5ea9edf60;  1 drivers
v000001f5ea965ce0_0 .net *"_ivl_17", 13 0, L_000001f5ea9ecb60;  1 drivers
v000001f5ea9677c0_0 .net *"_ivl_21", 0 0, L_000001f5ea9ec0c0;  1 drivers
v000001f5ea965ec0_0 .net *"_ivl_22", 0 0, L_000001f5ea9ee000;  1 drivers
v000001f5ea967860_0 .net *"_ivl_27", 0 0, L_000001f5ea9ec520;  1 drivers
v000001f5ea967900_0 .net *"_ivl_28", 0 0, L_000001f5ea9ecfc0;  1 drivers
v000001f5ea9679a0_0 .net *"_ivl_3", 4 0, L_000001f5ea9edd80;  1 drivers
v000001f5ea967a40_0 .net *"_ivl_38", 19 0, L_000001f5ea87bb40;  1 drivers
v000001f5ea9652e0_0 .net *"_ivl_7", 0 0, L_000001f5ea9ec020;  1 drivers
v000001f5ea965380_0 .net *"_ivl_9", 4 0, L_000001f5ea9ed100;  1 drivers
v000001f5ea965420_0 .var "data_out", 19 0;
v000001f5ea9654c0_0 .net "f_out", 13 0, L_000001f5ea9ec2a0;  1 drivers
v000001f5ea965a60_0 .net "frac_1", 13 0, L_000001f5ea9ecc00;  1 drivers
v000001f5ea965600_0 .net "frac_2", 13 0, L_000001f5ea9ee320;  1 drivers
v000001f5ea9656a0_0 .net "i_out", 5 0, L_000001f5ea9ebe40;  1 drivers
v000001f5ea965f60_0 .net "in_1", 18 0, v000001f5ea962220_0;  alias, 1 drivers
v000001f5ea965740_0 .net "in_2", 18 0, v000001f5ea963620_0;  alias, 1 drivers
v000001f5ea9660a0_0 .net "input_1", 19 0, L_000001f5ea9ecca0;  1 drivers
v000001f5ea966140_0 .net "input_2", 19 0, L_000001f5ea9ee0a0;  1 drivers
v000001f5ea96a060_0 .net "int_1", 4 0, L_000001f5ea9ebc60;  1 drivers
v000001f5ea969ca0_0 .net "int_2", 4 0, L_000001f5ea9ed6a0;  1 drivers
v000001f5ea967f40_0 .var "ovf", 0 0;
v000001f5ea968a80_0 .net "result", 19 0, L_000001f5ea9ec840;  1 drivers
E_000001f5ea817e00 .event anyedge, v000001f5ea9656a0_0, v000001f5ea9654c0_0;
L_000001f5ea9ee280 .part v000001f5ea962220_0, 18, 1;
L_000001f5ea9edd80 .part v000001f5ea962220_0, 14, 5;
L_000001f5ea9ebc60 .concat [ 5 0 0 0], L_000001f5ea9edd80;
L_000001f5ea9ec020 .part v000001f5ea963620_0, 18, 1;
L_000001f5ea9ed100 .part v000001f5ea963620_0, 14, 5;
L_000001f5ea9ed6a0 .concat [ 5 0 0 0], L_000001f5ea9ed100;
L_000001f5ea9edf60 .part v000001f5ea962220_0, 0, 14;
L_000001f5ea9ecc00 .concat [ 14 0 0 0], L_000001f5ea9edf60;
L_000001f5ea9ecb60 .part v000001f5ea963620_0, 0, 14;
L_000001f5ea9ee320 .concat [ 14 0 0 0], L_000001f5ea9ecb60;
L_000001f5ea9ec0c0 .part L_000001f5ea9ebc60, 4, 1;
L_000001f5ea9ee000 .concat [ 1 0 0 0], L_000001f5ea9ec0c0;
L_000001f5ea9ecca0 .concat [ 14 5 1 0], L_000001f5ea9ecc00, L_000001f5ea9ebc60, L_000001f5ea9ee000;
L_000001f5ea9ec520 .part L_000001f5ea9ed6a0, 4, 1;
L_000001f5ea9ecfc0 .concat [ 1 0 0 0], L_000001f5ea9ec520;
L_000001f5ea9ee0a0 .concat [ 14 5 1 0], L_000001f5ea9ee320, L_000001f5ea9ed6a0, L_000001f5ea9ecfc0;
L_000001f5ea9ec840 .arith/sum 20, L_000001f5ea9ecca0, L_000001f5ea9ee0a0;
L_000001f5ea9ebe40 .part L_000001f5ea87bb40, 14, 6;
L_000001f5ea9ec2a0 .part L_000001f5ea87bb40, 0, 14;
S_000001f5ea96cd40 .scope generate, "genblk4[0]" "genblk4[0]" 19 79, 19 79 0, S_000001f5ea947280;
 .timescale -9 -12;
P_000001f5ea818180 .param/l "h" 0 19 79, +C4<00>;
S_000001f5ea96e190 .scope module, "second_sum" "fixed_point_adder" 19 87, 20 3 0, S_000001f5ea96cd40;
 .timescale -9 -12;
    .port_info 0 /INPUT 20 "in_1";
    .port_info 1 /INPUT 20 "in_2";
    .port_info 2 /OUTPUT 21 "data_out";
    .port_info 3 /OUTPUT 1 "ovf";
P_000001f5ea96e900 .param/l "F_BITS" 1 20 21, +C4<00000000000000000000000000001110>;
P_000001f5ea96e938 .param/l "F_DIFF" 1 20 25, +C4<000000000000000000000000000000000>;
P_000001f5ea96e970 .param/l "I_BITS" 1 20 20, +C4<00000000000000000000000000000110>;
P_000001f5ea96e9a8 .param/l "I_DIFF" 1 20 24, +C4<000000000000000000000000000000000>;
P_000001f5ea96e9e0 .param/l "WF_1" 0 20 6, +C4<00000000000000000000000000001110>;
P_000001f5ea96ea18 .param/l "WF_2" 0 20 8, +C4<00000000000000000000000000001110>;
P_000001f5ea96ea50 .param/l "WF_O" 0 20 10, +C4<00000000000000000000000000001110>;
P_000001f5ea96ea88 .param/l "WI_1" 0 20 5, +C4<00000000000000000000000000000110>;
P_000001f5ea96eac0 .param/l "WI_2" 0 20 7, +C4<00000000000000000000000000000110>;
P_000001f5ea96eaf8 .param/l "WI_O" 0 20 9, +C4<00000000000000000000000000000111>;
L_000001f5ea87bc20 .functor BUFZ 21, L_000001f5ea9ec980, C4<000000000000000000000>, C4<000000000000000000000>, C4<000000000000000000000>;
v000001f5ea969c00_0 .net *"_ivl_1", 0 0, L_000001f5ea9ecd40;  1 drivers
v000001f5ea969520_0 .net *"_ivl_13", 13 0, L_000001f5ea9ece80;  1 drivers
v000001f5ea9686c0_0 .net *"_ivl_17", 13 0, L_000001f5ea9ee3c0;  1 drivers
v000001f5ea9695c0_0 .net *"_ivl_21", 0 0, L_000001f5ea9ed240;  1 drivers
v000001f5ea967fe0_0 .net *"_ivl_22", 0 0, L_000001f5ea9ec160;  1 drivers
v000001f5ea968440_0 .net *"_ivl_27", 0 0, L_000001f5ea9ebee0;  1 drivers
v000001f5ea968800_0 .net *"_ivl_28", 0 0, L_000001f5ea9ed2e0;  1 drivers
v000001f5ea96a1a0_0 .net *"_ivl_3", 5 0, L_000001f5ea9ed920;  1 drivers
v000001f5ea96a100_0 .net *"_ivl_38", 20 0, L_000001f5ea87bc20;  1 drivers
v000001f5ea968080_0 .net *"_ivl_7", 0 0, L_000001f5ea9ec340;  1 drivers
v000001f5ea969a20_0 .net *"_ivl_9", 5 0, L_000001f5ea9ed1a0;  1 drivers
v000001f5ea969de0_0 .var "data_out", 20 0;
v000001f5ea968bc0_0 .net "f_out", 13 0, L_000001f5ea9ed560;  1 drivers
v000001f5ea967d60_0 .net "frac_1", 13 0, L_000001f5ea9ee140;  1 drivers
v000001f5ea968b20_0 .net "frac_2", 13 0, L_000001f5ea9ec700;  1 drivers
v000001f5ea968120_0 .net "i_out", 6 0, L_000001f5ea9ec3e0;  1 drivers
v000001f5ea9681c0_0 .net "in_1", 19 0, v000001f5ea964660_0;  alias, 1 drivers
v000001f5ea968da0_0 .net "in_2", 19 0, v000001f5ea9657e0_0;  alias, 1 drivers
v000001f5ea968d00_0 .net "input_1", 20 0, L_000001f5ea9ec7a0;  1 drivers
v000001f5ea968580_0 .net "input_2", 20 0, L_000001f5ea9ec8e0;  1 drivers
v000001f5ea9693e0_0 .net "int_1", 5 0, L_000001f5ea9ed060;  1 drivers
v000001f5ea968620_0 .net "int_2", 5 0, L_000001f5ea9ed4c0;  1 drivers
v000001f5ea9689e0_0 .var "ovf", 0 0;
v000001f5ea969660_0 .net "result", 20 0, L_000001f5ea9ec980;  1 drivers
E_000001f5ea818240 .event anyedge, v000001f5ea968120_0, v000001f5ea968bc0_0;
L_000001f5ea9ecd40 .part v000001f5ea964660_0, 19, 1;
L_000001f5ea9ed920 .part v000001f5ea964660_0, 14, 6;
L_000001f5ea9ed060 .concat [ 6 0 0 0], L_000001f5ea9ed920;
L_000001f5ea9ec340 .part v000001f5ea9657e0_0, 19, 1;
L_000001f5ea9ed1a0 .part v000001f5ea9657e0_0, 14, 6;
L_000001f5ea9ed4c0 .concat [ 6 0 0 0], L_000001f5ea9ed1a0;
L_000001f5ea9ece80 .part v000001f5ea964660_0, 0, 14;
L_000001f5ea9ee140 .concat [ 14 0 0 0], L_000001f5ea9ece80;
L_000001f5ea9ee3c0 .part v000001f5ea9657e0_0, 0, 14;
L_000001f5ea9ec700 .concat [ 14 0 0 0], L_000001f5ea9ee3c0;
L_000001f5ea9ed240 .part L_000001f5ea9ed060, 5, 1;
L_000001f5ea9ec160 .concat [ 1 0 0 0], L_000001f5ea9ed240;
L_000001f5ea9ec7a0 .concat [ 14 6 1 0], L_000001f5ea9ee140, L_000001f5ea9ed060, L_000001f5ea9ec160;
L_000001f5ea9ebee0 .part L_000001f5ea9ed4c0, 5, 1;
L_000001f5ea9ed2e0 .concat [ 1 0 0 0], L_000001f5ea9ebee0;
L_000001f5ea9ec8e0 .concat [ 14 6 1 0], L_000001f5ea9ec700, L_000001f5ea9ed4c0, L_000001f5ea9ed2e0;
L_000001f5ea9ec980 .arith/sum 21, L_000001f5ea9ec7a0, L_000001f5ea9ec8e0;
L_000001f5ea9ec3e0 .part L_000001f5ea87bc20, 14, 7;
L_000001f5ea9ed560 .part L_000001f5ea87bc20, 0, 14;
S_000001f5ea96e320 .scope generate, "genblk4[2]" "genblk4[2]" 19 79, 19 79 0, S_000001f5ea947280;
 .timescale -9 -12;
P_000001f5ea8174c0 .param/l "h" 0 19 79, +C4<010>;
S_000001f5ea96d6a0 .scope module, "second_sum" "fixed_point_adder" 19 87, 20 3 0, S_000001f5ea96e320;
 .timescale -9 -12;
    .port_info 0 /INPUT 20 "in_1";
    .port_info 1 /INPUT 20 "in_2";
    .port_info 2 /OUTPUT 21 "data_out";
    .port_info 3 /OUTPUT 1 "ovf";
P_000001f5ea96eb40 .param/l "F_BITS" 1 20 21, +C4<00000000000000000000000000001110>;
P_000001f5ea96eb78 .param/l "F_DIFF" 1 20 25, +C4<000000000000000000000000000000000>;
P_000001f5ea96ebb0 .param/l "I_BITS" 1 20 20, +C4<00000000000000000000000000000110>;
P_000001f5ea96ebe8 .param/l "I_DIFF" 1 20 24, +C4<000000000000000000000000000000000>;
P_000001f5ea96ec20 .param/l "WF_1" 0 20 6, +C4<00000000000000000000000000001110>;
P_000001f5ea96ec58 .param/l "WF_2" 0 20 8, +C4<00000000000000000000000000001110>;
P_000001f5ea96ec90 .param/l "WF_O" 0 20 10, +C4<00000000000000000000000000001110>;
P_000001f5ea96ecc8 .param/l "WI_1" 0 20 5, +C4<00000000000000000000000000000110>;
P_000001f5ea96ed00 .param/l "WI_2" 0 20 7, +C4<00000000000000000000000000000110>;
P_000001f5ea96ed38 .param/l "WI_O" 0 20 9, +C4<00000000000000000000000000000111>;
L_000001f5ea87bc90 .functor BUFZ 21, L_000001f5ea9ef040, C4<000000000000000000000>, C4<000000000000000000000>, C4<000000000000000000000>;
v000001f5ea969f20_0 .net *"_ivl_1", 0 0, L_000001f5ea9ed9c0;  1 drivers
v000001f5ea9684e0_0 .net *"_ivl_13", 13 0, L_000001f5ea9ecac0;  1 drivers
v000001f5ea968e40_0 .net *"_ivl_17", 13 0, L_000001f5ea9ed880;  1 drivers
v000001f5ea969d40_0 .net *"_ivl_21", 0 0, L_000001f5ea9edb00;  1 drivers
v000001f5ea967ae0_0 .net *"_ivl_22", 0 0, L_000001f5ea9edba0;  1 drivers
v000001f5ea968260_0 .net *"_ivl_27", 0 0, L_000001f5ea9eeaa0;  1 drivers
v000001f5ea968300_0 .net *"_ivl_28", 0 0, L_000001f5ea9eefa0;  1 drivers
v000001f5ea9683a0_0 .net *"_ivl_3", 5 0, L_000001f5ea9ed600;  1 drivers
v000001f5ea968ee0_0 .net *"_ivl_38", 20 0, L_000001f5ea87bc90;  1 drivers
v000001f5ea968f80_0 .net *"_ivl_7", 0 0, L_000001f5ea9ed740;  1 drivers
v000001f5ea968760_0 .net *"_ivl_9", 5 0, L_000001f5ea9eca20;  1 drivers
v000001f5ea969e80_0 .var "data_out", 20 0;
v000001f5ea968c60_0 .net "f_out", 13 0, L_000001f5ea9ef220;  1 drivers
v000001f5ea969fc0_0 .net "frac_1", 13 0, L_000001f5ea9ed7e0;  1 drivers
v000001f5ea969ac0_0 .net "frac_2", 13 0, L_000001f5ea9eda60;  1 drivers
v000001f5ea969020_0 .net "i_out", 6 0, L_000001f5ea9ee500;  1 drivers
v000001f5ea96a240_0 .net "in_1", 19 0, v000001f5ea9659c0_0;  alias, 1 drivers
v000001f5ea9690c0_0 .net "in_2", 19 0, v000001f5ea965420_0;  alias, 1 drivers
v000001f5ea967b80_0 .net "input_1", 20 0, L_000001f5ea9edce0;  1 drivers
v000001f5ea969160_0 .net "input_2", 20 0, L_000001f5ea9ef180;  1 drivers
v000001f5ea9688a0_0 .net "int_1", 5 0, L_000001f5ea9ec5c0;  1 drivers
v000001f5ea968940_0 .net "int_2", 5 0, L_000001f5ea9ee1e0;  1 drivers
v000001f5ea967c20_0 .var "ovf", 0 0;
v000001f5ea969200_0 .net "result", 20 0, L_000001f5ea9ef040;  1 drivers
E_000001f5ea818940 .event anyedge, v000001f5ea969020_0, v000001f5ea968c60_0;
L_000001f5ea9ed9c0 .part v000001f5ea9659c0_0, 19, 1;
L_000001f5ea9ed600 .part v000001f5ea9659c0_0, 14, 6;
L_000001f5ea9ec5c0 .concat [ 6 0 0 0], L_000001f5ea9ed600;
L_000001f5ea9ed740 .part v000001f5ea965420_0, 19, 1;
L_000001f5ea9eca20 .part v000001f5ea965420_0, 14, 6;
L_000001f5ea9ee1e0 .concat [ 6 0 0 0], L_000001f5ea9eca20;
L_000001f5ea9ecac0 .part v000001f5ea9659c0_0, 0, 14;
L_000001f5ea9ed7e0 .concat [ 14 0 0 0], L_000001f5ea9ecac0;
L_000001f5ea9ed880 .part v000001f5ea965420_0, 0, 14;
L_000001f5ea9eda60 .concat [ 14 0 0 0], L_000001f5ea9ed880;
L_000001f5ea9edb00 .part L_000001f5ea9ec5c0, 5, 1;
L_000001f5ea9edba0 .concat [ 1 0 0 0], L_000001f5ea9edb00;
L_000001f5ea9edce0 .concat [ 14 6 1 0], L_000001f5ea9ed7e0, L_000001f5ea9ec5c0, L_000001f5ea9edba0;
L_000001f5ea9eeaa0 .part L_000001f5ea9ee1e0, 5, 1;
L_000001f5ea9eefa0 .concat [ 1 0 0 0], L_000001f5ea9eeaa0;
L_000001f5ea9ef180 .concat [ 14 6 1 0], L_000001f5ea9eda60, L_000001f5ea9ee1e0, L_000001f5ea9eefa0;
L_000001f5ea9ef040 .arith/sum 21, L_000001f5ea9edce0, L_000001f5ea9ef180;
L_000001f5ea9ee500 .part L_000001f5ea87bc90, 14, 7;
L_000001f5ea9ef220 .part L_000001f5ea87bc90, 0, 14;
S_000001f5ea96e4b0 .scope module, "third_sum" "fixed_point_adder" 19 103, 20 3 0, S_000001f5ea947280;
 .timescale -9 -12;
    .port_info 0 /INPUT 21 "in_1";
    .port_info 1 /INPUT 21 "in_2";
    .port_info 2 /OUTPUT 24 "data_out";
    .port_info 3 /OUTPUT 1 "ovf";
P_000001f5ea96ed80 .param/l "F_BITS" 1 20 21, +C4<00000000000000000000000000001110>;
P_000001f5ea96edb8 .param/l "F_DIFF" 1 20 25, +C4<000000000000000000000000000000000>;
P_000001f5ea96edf0 .param/l "I_BITS" 1 20 20, +C4<00000000000000000000000000000111>;
P_000001f5ea96ee28 .param/l "I_DIFF" 1 20 24, +C4<000000000000000000000000000000000>;
P_000001f5ea96ee60 .param/l "WF_1" 0 20 6, +C4<00000000000000000000000000001110>;
P_000001f5ea96ee98 .param/l "WF_2" 0 20 8, +C4<00000000000000000000000000001110>;
P_000001f5ea96eed0 .param/l "WF_O" 0 20 10, +C4<00000000000000000000000000010000>;
P_000001f5ea96ef08 .param/l "WI_1" 0 20 5, +C4<00000000000000000000000000000111>;
P_000001f5ea96ef40 .param/l "WI_2" 0 20 7, +C4<00000000000000000000000000000111>;
P_000001f5ea96ef78 .param/l "WI_O" 0 20 9, +C4<00000000000000000000000000001000>;
L_000001f5ea87b830 .functor BUFZ 22, L_000001f5ea9eef00, C4<0000000000000000000000>, C4<0000000000000000000000>, C4<0000000000000000000000>;
v000001f5ea9692a0_0 .net *"_ivl_1", 0 0, L_000001f5ea9ef0e0;  1 drivers
v000001f5ea969340_0 .net *"_ivl_13", 13 0, L_000001f5ea9eea00;  1 drivers
v000001f5ea969480_0 .net *"_ivl_17", 13 0, L_000001f5ea9ee780;  1 drivers
v000001f5ea969700_0 .net *"_ivl_21", 0 0, L_000001f5ea9eee60;  1 drivers
v000001f5ea967ea0_0 .net *"_ivl_22", 0 0, L_000001f5ea9eed20;  1 drivers
v000001f5ea967cc0_0 .net *"_ivl_27", 0 0, L_000001f5ea9eebe0;  1 drivers
v000001f5ea9697a0_0 .net *"_ivl_28", 0 0, L_000001f5ea9eec80;  1 drivers
v000001f5ea969840_0 .net *"_ivl_3", 6 0, L_000001f5ea9ee460;  1 drivers
v000001f5ea9698e0_0 .net *"_ivl_38", 21 0, L_000001f5ea87b830;  1 drivers
v000001f5ea969980_0 .net *"_ivl_7", 0 0, L_000001f5ea9ee8c0;  1 drivers
v000001f5ea969b60_0 .net *"_ivl_9", 6 0, L_000001f5ea9ee960;  1 drivers
v000001f5ea967e00_0 .var "data_out", 23 0;
v000001f5ea96ace0_0 .net "f_out", 13 0, L_000001f5ea9e1580;  1 drivers
v000001f5ea96a380_0 .net "frac_1", 13 0, L_000001f5ea9ee6e0;  1 drivers
v000001f5ea96a600_0 .net "frac_2", 13 0, L_000001f5ea9ee820;  1 drivers
v000001f5ea96b000_0 .net "i_out", 7 0, L_000001f5ea9dfe60;  1 drivers
v000001f5ea96a920_0 .net "in_1", 20 0, v000001f5ea969de0_0;  alias, 1 drivers
v000001f5ea96ad80_0 .net "in_2", 20 0, v000001f5ea969e80_0;  alias, 1 drivers
v000001f5ea96a880_0 .net "input_1", 21 0, L_000001f5ea9eeb40;  1 drivers
v000001f5ea96b0a0_0 .net "input_2", 21 0, L_000001f5ea9eedc0;  1 drivers
v000001f5ea96af60_0 .net "int_1", 6 0, L_000001f5ea9ee5a0;  1 drivers
v000001f5ea96a6a0_0 .net "int_2", 6 0, L_000001f5ea9ee640;  1 drivers
v000001f5ea96b140_0 .var "ovf", 0 0;
v000001f5ea96a420_0 .net "result", 21 0, L_000001f5ea9eef00;  1 drivers
E_000001f5ea818f00 .event anyedge, v000001f5ea96b000_0, v000001f5ea96ace0_0;
L_000001f5ea9ef0e0 .part v000001f5ea969de0_0, 20, 1;
L_000001f5ea9ee460 .part v000001f5ea969de0_0, 14, 7;
L_000001f5ea9ee5a0 .concat [ 7 0 0 0], L_000001f5ea9ee460;
L_000001f5ea9ee8c0 .part v000001f5ea969e80_0, 20, 1;
L_000001f5ea9ee960 .part v000001f5ea969e80_0, 14, 7;
L_000001f5ea9ee640 .concat [ 7 0 0 0], L_000001f5ea9ee960;
L_000001f5ea9eea00 .part v000001f5ea969de0_0, 0, 14;
L_000001f5ea9ee6e0 .concat [ 14 0 0 0], L_000001f5ea9eea00;
L_000001f5ea9ee780 .part v000001f5ea969e80_0, 0, 14;
L_000001f5ea9ee820 .concat [ 14 0 0 0], L_000001f5ea9ee780;
L_000001f5ea9eee60 .part L_000001f5ea9ee5a0, 6, 1;
L_000001f5ea9eed20 .concat [ 1 0 0 0], L_000001f5ea9eee60;
L_000001f5ea9eeb40 .concat [ 14 7 1 0], L_000001f5ea9ee6e0, L_000001f5ea9ee5a0, L_000001f5ea9eed20;
L_000001f5ea9eebe0 .part L_000001f5ea9ee640, 6, 1;
L_000001f5ea9eec80 .concat [ 1 0 0 0], L_000001f5ea9eebe0;
L_000001f5ea9eedc0 .concat [ 14 7 1 0], L_000001f5ea9ee820, L_000001f5ea9ee640, L_000001f5ea9eec80;
L_000001f5ea9eef00 .arith/sum 22, L_000001f5ea9eeb40, L_000001f5ea9eedc0;
L_000001f5ea9dfe60 .part L_000001f5ea87b830, 14, 8;
L_000001f5ea9e1580 .part L_000001f5ea87b830, 0, 14;
S_000001f5ea96db50 .scope module, "volume" "fixed_point_mult" 6 165, 8 3 0, S_000001f5ea5adaf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 24 "in_1";
    .port_info 1 /INPUT 8 "in_2";
    .port_info 2 /OUTPUT 24 "data_out";
    .port_info 3 /OUTPUT 1 "ovf";
P_000001f5ea943a30 .param/l "WF_1" 0 8 6, +C4<00000000000000000000000000010000>;
P_000001f5ea943a68 .param/l "WF_2" 0 8 8, +C4<00000000000000000000000000000000>;
P_000001f5ea943aa0 .param/l "WF_O" 0 8 10, +C4<00000000000000000000000000001110>;
P_000001f5ea943ad8 .param/l "WI_1" 0 8 5, +C4<00000000000000000000000000001000>;
P_000001f5ea943b10 .param/l "WI_2" 0 8 7, +C4<00000000000000000000000000001000>;
P_000001f5ea943b48 .param/l "WI_O" 0 8 9, +C4<00000000000000000000000000001010>;
v000001f5ea95bd80_0 .net/s *"_ivl_0", 31 0, L_000001f5ea9e0900;  1 drivers
v000001f5ea95c6e0_0 .net/s *"_ivl_2", 31 0, L_000001f5ea9e0ea0;  1 drivers
v000001f5ea95c820_0 .var/s "data_out", 23 0;
v000001f5ea95b600_0 .net/s "in_1", 23 0, v000001f5ea95cb40_0;  alias, 1 drivers
v000001f5ea95bba0_0 .net/s "in_2", 7 0, L_000001f5ea977100;  alias, 1 drivers
v000001f5ea95b4c0_0 .var "ovf", 0 0;
v000001f5ea95c3c0_0 .net/s "product", 31 0, L_000001f5ea9e0e00;  1 drivers
E_000001f5ea819300 .event anyedge, v000001f5ea95c3c0_0;
L_000001f5ea9e0900 .extend/s 32, v000001f5ea95cb40_0;
L_000001f5ea9e0ea0 .extend/s 32, L_000001f5ea977100;
L_000001f5ea9e0e00 .arith/mult 32, L_000001f5ea9e0900, L_000001f5ea9e0ea0;
    .scope S_000001f5ea5d02c0;
T_0 ;
    %wait E_000001f5ea811340;
    %load/vec4 v000001f5ea887d70_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f5ea886b50_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001f5ea8854d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f5ea885610_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001f5ea885bb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f5ea885250_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f5ea885390_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001f5ea888770_0;
    %load/vec4 v000001f5ea886b50_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f5ea886b50_0, 0;
    %load/vec4 v000001f5ea8886d0_0;
    %assign/vec4 v000001f5ea8854d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f5ea885390_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f5ea886b50_0, 0;
T_0.3 ;
    %load/vec4 v000001f5ea885390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001f5ea885bb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f5ea885250_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f5ea885390_0, 0;
    %load/vec4 v000001f5ea8854d0_0;
    %parti/s 6, 2, 3;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_0.11, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_0.12, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_0.13, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_0.14, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_0.15, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_0.16, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_0.17, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_0.18, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_0.19, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_0.20, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_0.21, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 6;
    %cmp/u;
    %jmp/1 T_0.22, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_0.23, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 6;
    %cmp/u;
    %jmp/1 T_0.24, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_0.25, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 6;
    %cmp/u;
    %jmp/1 T_0.26, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 6;
    %cmp/u;
    %jmp/1 T_0.27, 6;
    %dup/vec4;
    %pushi/vec4 22, 0, 6;
    %cmp/u;
    %jmp/1 T_0.28, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 6;
    %cmp/u;
    %jmp/1 T_0.29, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_0.30, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_0.31, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_0.32, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_0.33, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 6;
    %cmp/u;
    %jmp/1 T_0.34, 6;
    %dup/vec4;
    %pushi/vec4 29, 0, 6;
    %cmp/u;
    %jmp/1 T_0.35, 6;
    %dup/vec4;
    %pushi/vec4 30, 0, 6;
    %cmp/u;
    %jmp/1 T_0.36, 6;
    %dup/vec4;
    %pushi/vec4 31, 0, 6;
    %cmp/u;
    %jmp/1 T_0.37, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_0.38, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_0.39, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_0.40, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_0.41, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_0.42, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_0.43, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_0.44, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_0.45, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_0.46, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_0.47, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_0.48, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_0.49, 6;
    %dup/vec4;
    %pushi/vec4 44, 0, 6;
    %cmp/u;
    %jmp/1 T_0.50, 6;
    %dup/vec4;
    %pushi/vec4 45, 0, 6;
    %cmp/u;
    %jmp/1 T_0.51, 6;
    %dup/vec4;
    %pushi/vec4 46, 0, 6;
    %cmp/u;
    %jmp/1 T_0.52, 6;
    %dup/vec4;
    %pushi/vec4 47, 0, 6;
    %cmp/u;
    %jmp/1 T_0.53, 6;
    %dup/vec4;
    %pushi/vec4 48, 0, 6;
    %cmp/u;
    %jmp/1 T_0.54, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f5ea885610_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v000001f5ea885bb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f5ea885250_0, 0;
    %jmp T_0.56;
T_0.6 ;
    %load/vec4 v000001f5ea8874b0_0;
    %assign/vec4 v000001f5ea885610_0, 0;
    %jmp T_0.56;
T_0.7 ;
    %load/vec4 v000001f5ea885430_0;
    %assign/vec4 v000001f5ea885610_0, 0;
    %jmp T_0.56;
T_0.8 ;
    %load/vec4 v000001f5ea885930_0;
    %assign/vec4 v000001f5ea885610_0, 0;
    %jmp T_0.56;
T_0.9 ;
    %load/vec4 v000001f5ea886970_0;
    %assign/vec4 v000001f5ea885610_0, 0;
    %jmp T_0.56;
T_0.10 ;
    %load/vec4 v000001f5ea8851b0_0;
    %assign/vec4 v000001f5ea885610_0, 0;
    %jmp T_0.56;
T_0.11 ;
    %load/vec4 v000001f5ea886790_0;
    %assign/vec4 v000001f5ea885610_0, 0;
    %jmp T_0.56;
T_0.12 ;
    %load/vec4 v000001f5ea8861f0_0;
    %assign/vec4 v000001f5ea885610_0, 0;
    %jmp T_0.56;
T_0.13 ;
    %load/vec4 v000001f5ea8860b0_0;
    %assign/vec4 v000001f5ea885610_0, 0;
    %jmp T_0.56;
T_0.14 ;
    %load/vec4 v000001f5ea886330_0;
    %assign/vec4 v000001f5ea885610_0, 0;
    %jmp T_0.56;
T_0.15 ;
    %load/vec4 v000001f5ea886f10_0;
    %assign/vec4 v000001f5ea885610_0, 0;
    %jmp T_0.56;
T_0.16 ;
    %load/vec4 v000001f5ea8866f0_0;
    %assign/vec4 v000001f5ea885610_0, 0;
    %jmp T_0.56;
T_0.17 ;
    %load/vec4 v000001f5ea885890_0;
    %assign/vec4 v000001f5ea885610_0, 0;
    %jmp T_0.56;
T_0.18 ;
    %load/vec4 v000001f5ea885cf0_0;
    %assign/vec4 v000001f5ea885610_0, 0;
    %jmp T_0.56;
T_0.19 ;
    %load/vec4 v000001f5ea886a10_0;
    %assign/vec4 v000001f5ea885610_0, 0;
    %jmp T_0.56;
T_0.20 ;
    %load/vec4 v000001f5ea886fb0_0;
    %assign/vec4 v000001f5ea885610_0, 0;
    %jmp T_0.56;
T_0.21 ;
    %load/vec4 v000001f5ea886150_0;
    %assign/vec4 v000001f5ea885610_0, 0;
    %jmp T_0.56;
T_0.22 ;
    %load/vec4 v000001f5ea886510_0;
    %assign/vec4 v000001f5ea885610_0, 0;
    %jmp T_0.56;
T_0.23 ;
    %load/vec4 v000001f5ea8859d0_0;
    %assign/vec4 v000001f5ea885610_0, 0;
    %jmp T_0.56;
T_0.24 ;
    %load/vec4 v000001f5ea887230_0;
    %assign/vec4 v000001f5ea885610_0, 0;
    %jmp T_0.56;
T_0.25 ;
    %load/vec4 v000001f5ea887370_0;
    %assign/vec4 v000001f5ea885610_0, 0;
    %jmp T_0.56;
T_0.26 ;
    %load/vec4 v000001f5ea8868d0_0;
    %assign/vec4 v000001f5ea885610_0, 0;
    %jmp T_0.56;
T_0.27 ;
    %load/vec4 v000001f5ea886bf0_0;
    %assign/vec4 v000001f5ea885610_0, 0;
    %jmp T_0.56;
T_0.28 ;
    %load/vec4 v000001f5ea887550_0;
    %assign/vec4 v000001f5ea885610_0, 0;
    %jmp T_0.56;
T_0.29 ;
    %load/vec4 v000001f5ea885570_0;
    %assign/vec4 v000001f5ea885610_0, 0;
    %jmp T_0.56;
T_0.30 ;
    %load/vec4 v000001f5ea886ab0_0;
    %assign/vec4 v000001f5ea885610_0, 0;
    %jmp T_0.56;
T_0.31 ;
    %load/vec4 v000001f5ea887690_0;
    %assign/vec4 v000001f5ea885610_0, 0;
    %jmp T_0.56;
T_0.32 ;
    %load/vec4 v000001f5ea885b10_0;
    %assign/vec4 v000001f5ea885610_0, 0;
    %jmp T_0.56;
T_0.33 ;
    %load/vec4 v000001f5ea887050_0;
    %assign/vec4 v000001f5ea885610_0, 0;
    %jmp T_0.56;
T_0.34 ;
    %load/vec4 v000001f5ea886830_0;
    %assign/vec4 v000001f5ea885610_0, 0;
    %jmp T_0.56;
T_0.35 ;
    %load/vec4 v000001f5ea886dd0_0;
    %assign/vec4 v000001f5ea885610_0, 0;
    %jmp T_0.56;
T_0.36 ;
    %load/vec4 v000001f5ea8870f0_0;
    %assign/vec4 v000001f5ea885610_0, 0;
    %jmp T_0.56;
T_0.37 ;
    %load/vec4 v000001f5ea885070_0;
    %assign/vec4 v000001f5ea885610_0, 0;
    %jmp T_0.56;
T_0.38 ;
    %load/vec4 v000001f5ea887ff0_0;
    %assign/vec4 v000001f5ea885610_0, 0;
    %jmp T_0.56;
T_0.39 ;
    %load/vec4 v000001f5ea888270_0;
    %assign/vec4 v000001f5ea885610_0, 0;
    %jmp T_0.56;
T_0.40 ;
    %load/vec4 v000001f5ea888b30_0;
    %assign/vec4 v000001f5ea885610_0, 0;
    %jmp T_0.56;
T_0.41 ;
    %load/vec4 v000001f5ea8884f0_0;
    %assign/vec4 v000001f5ea885610_0, 0;
    %jmp T_0.56;
T_0.42 ;
    %load/vec4 v000001f5ea888bd0_0;
    %assign/vec4 v000001f5ea885610_0, 0;
    %jmp T_0.56;
T_0.43 ;
    %load/vec4 v000001f5ea888d10_0;
    %assign/vec4 v000001f5ea885610_0, 0;
    %jmp T_0.56;
T_0.44 ;
    %load/vec4 v000001f5ea887b90_0;
    %assign/vec4 v000001f5ea885610_0, 0;
    %jmp T_0.56;
T_0.45 ;
    %load/vec4 v000001f5ea887c30_0;
    %assign/vec4 v000001f5ea885610_0, 0;
    %jmp T_0.56;
T_0.46 ;
    %load/vec4 v000001f5ea887eb0_0;
    %assign/vec4 v000001f5ea885610_0, 0;
    %jmp T_0.56;
T_0.47 ;
    %load/vec4 v000001f5ea888590_0;
    %assign/vec4 v000001f5ea885610_0, 0;
    %jmp T_0.56;
T_0.48 ;
    %load/vec4 v000001f5ea887870_0;
    %assign/vec4 v000001f5ea885610_0, 0;
    %jmp T_0.56;
T_0.49 ;
    %load/vec4 v000001f5ea887f50_0;
    %assign/vec4 v000001f5ea885610_0, 0;
    %jmp T_0.56;
T_0.50 ;
    %load/vec4 v000001f5ea8879b0_0;
    %assign/vec4 v000001f5ea885610_0, 0;
    %jmp T_0.56;
T_0.51 ;
    %load/vec4 v000001f5ea887af0_0;
    %assign/vec4 v000001f5ea885610_0, 0;
    %jmp T_0.56;
T_0.52 ;
    %load/vec4 v000001f5ea887e10_0;
    %assign/vec4 v000001f5ea885610_0, 0;
    %jmp T_0.56;
T_0.53 ;
    %load/vec4 v000001f5ea888310_0;
    %assign/vec4 v000001f5ea885610_0, 0;
    %jmp T_0.56;
T_0.54 ;
    %load/vec4 v000001f5ea885750_0;
    %assign/vec4 v000001f5ea885610_0, 0;
    %jmp T_0.56;
T_0.56 ;
    %pop/vec4 1;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v000001f5ea888e50_0;
    %load/vec4 v000001f5ea885250_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.57, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f5ea885610_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f5ea885250_0, 0;
T_0.57 ;
T_0.5 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001f5ea5d02c0;
T_1 ;
    %wait E_000001f5ea811340;
    %load/vec4 v000001f5ea887d70_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f5ea7cfef0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001f5ea7de7a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f5ea7dd760_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f5ea7dce00_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001f5ea7de340_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f5ea7dd080_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f5ea7ceaf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f5ea7cfe50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f5ea8874b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f5ea885430_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f5ea885930_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f5ea886970_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f5ea8851b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f5ea886790_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f5ea8861f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f5ea8860b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f5ea886330_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f5ea886f10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f5ea8866f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f5ea885890_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f5ea885cf0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f5ea886a10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f5ea886fb0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f5ea886150_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f5ea886510_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f5ea8859d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f5ea887230_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f5ea887370_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f5ea8868d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f5ea886bf0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f5ea887550_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f5ea885570_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f5ea886ab0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f5ea887690_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f5ea885b10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f5ea887050_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f5ea886830_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f5ea886dd0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f5ea8870f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f5ea885070_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f5ea887ff0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f5ea888270_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f5ea888b30_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f5ea8884f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f5ea888bd0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f5ea888d10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f5ea887b90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f5ea887c30_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f5ea887eb0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f5ea888590_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f5ea887870_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f5ea887f50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f5ea8879b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f5ea887af0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f5ea887e10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f5ea888310_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f5ea885750_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001f5ea887a50_0;
    %load/vec4 v000001f5ea7cfef0_0;
    %inv;
    %and;
    %load/vec4 v000001f5ea7cfe50_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f5ea7cfef0_0, 0;
    %load/vec4 v000001f5ea888450_0;
    %assign/vec4 v000001f5ea7de7a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f5ea7cfe50_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f5ea7cfef0_0, 0;
T_1.3 ;
    %load/vec4 v000001f5ea8881d0_0;
    %load/vec4 v000001f5ea7dd760_0;
    %inv;
    %and;
    %load/vec4 v000001f5ea7ceaf0_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f5ea7dd760_0, 0;
    %load/vec4 v000001f5ea888130_0;
    %assign/vec4 v000001f5ea7dce00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f5ea7ceaf0_0, 0;
    %jmp T_1.5;
T_1.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f5ea7dd760_0, 0;
T_1.5 ;
    %load/vec4 v000001f5ea7ceaf0_0;
    %load/vec4 v000001f5ea7cfe50_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.6, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001f5ea7de340_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f5ea7dd080_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f5ea7ceaf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f5ea7cfe50_0, 0;
    %load/vec4 v000001f5ea7de7a0_0;
    %parti/s 6, 2, 3;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_1.10, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_1.11, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_1.12, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_1.13, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_1.14, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_1.15, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_1.16, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_1.17, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_1.18, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_1.19, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_1.20, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_1.21, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_1.22, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_1.23, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 6;
    %cmp/u;
    %jmp/1 T_1.24, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_1.25, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 6;
    %cmp/u;
    %jmp/1 T_1.26, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_1.27, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 6;
    %cmp/u;
    %jmp/1 T_1.28, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 6;
    %cmp/u;
    %jmp/1 T_1.29, 6;
    %dup/vec4;
    %pushi/vec4 22, 0, 6;
    %cmp/u;
    %jmp/1 T_1.30, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 6;
    %cmp/u;
    %jmp/1 T_1.31, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_1.32, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_1.33, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_1.34, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_1.35, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 6;
    %cmp/u;
    %jmp/1 T_1.36, 6;
    %dup/vec4;
    %pushi/vec4 29, 0, 6;
    %cmp/u;
    %jmp/1 T_1.37, 6;
    %dup/vec4;
    %pushi/vec4 30, 0, 6;
    %cmp/u;
    %jmp/1 T_1.38, 6;
    %dup/vec4;
    %pushi/vec4 31, 0, 6;
    %cmp/u;
    %jmp/1 T_1.39, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_1.40, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_1.41, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_1.42, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_1.43, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_1.44, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_1.45, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_1.46, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_1.47, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_1.48, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_1.49, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_1.50, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_1.51, 6;
    %dup/vec4;
    %pushi/vec4 44, 0, 6;
    %cmp/u;
    %jmp/1 T_1.52, 6;
    %dup/vec4;
    %pushi/vec4 45, 0, 6;
    %cmp/u;
    %jmp/1 T_1.53, 6;
    %dup/vec4;
    %pushi/vec4 46, 0, 6;
    %cmp/u;
    %jmp/1 T_1.54, 6;
    %dup/vec4;
    %pushi/vec4 47, 0, 6;
    %cmp/u;
    %jmp/1 T_1.55, 6;
    %dup/vec4;
    %pushi/vec4 48, 0, 6;
    %cmp/u;
    %jmp/1 T_1.56, 6;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v000001f5ea7de340_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f5ea7dd080_0, 0;
    %jmp T_1.58;
T_1.8 ;
    %load/vec4 v000001f5ea7dce00_0;
    %assign/vec4 v000001f5ea8874b0_0, 0;
    %jmp T_1.58;
T_1.9 ;
    %load/vec4 v000001f5ea7dce00_0;
    %assign/vec4 v000001f5ea885430_0, 0;
    %jmp T_1.58;
T_1.10 ;
    %load/vec4 v000001f5ea7dce00_0;
    %assign/vec4 v000001f5ea885930_0, 0;
    %jmp T_1.58;
T_1.11 ;
    %load/vec4 v000001f5ea7dce00_0;
    %assign/vec4 v000001f5ea886970_0, 0;
    %jmp T_1.58;
T_1.12 ;
    %load/vec4 v000001f5ea7dce00_0;
    %assign/vec4 v000001f5ea8851b0_0, 0;
    %jmp T_1.58;
T_1.13 ;
    %load/vec4 v000001f5ea7dce00_0;
    %assign/vec4 v000001f5ea886790_0, 0;
    %jmp T_1.58;
T_1.14 ;
    %load/vec4 v000001f5ea7dce00_0;
    %assign/vec4 v000001f5ea8861f0_0, 0;
    %jmp T_1.58;
T_1.15 ;
    %load/vec4 v000001f5ea7dce00_0;
    %assign/vec4 v000001f5ea8860b0_0, 0;
    %jmp T_1.58;
T_1.16 ;
    %load/vec4 v000001f5ea7dce00_0;
    %assign/vec4 v000001f5ea886330_0, 0;
    %jmp T_1.58;
T_1.17 ;
    %load/vec4 v000001f5ea7dce00_0;
    %assign/vec4 v000001f5ea886f10_0, 0;
    %jmp T_1.58;
T_1.18 ;
    %load/vec4 v000001f5ea7dce00_0;
    %assign/vec4 v000001f5ea8866f0_0, 0;
    %jmp T_1.58;
T_1.19 ;
    %load/vec4 v000001f5ea7dce00_0;
    %assign/vec4 v000001f5ea885890_0, 0;
    %jmp T_1.58;
T_1.20 ;
    %load/vec4 v000001f5ea7dce00_0;
    %assign/vec4 v000001f5ea885cf0_0, 0;
    %jmp T_1.58;
T_1.21 ;
    %load/vec4 v000001f5ea7dce00_0;
    %assign/vec4 v000001f5ea886a10_0, 0;
    %jmp T_1.58;
T_1.22 ;
    %load/vec4 v000001f5ea7dce00_0;
    %assign/vec4 v000001f5ea886fb0_0, 0;
    %jmp T_1.58;
T_1.23 ;
    %load/vec4 v000001f5ea7dce00_0;
    %assign/vec4 v000001f5ea886150_0, 0;
    %jmp T_1.58;
T_1.24 ;
    %load/vec4 v000001f5ea7dce00_0;
    %assign/vec4 v000001f5ea886510_0, 0;
    %jmp T_1.58;
T_1.25 ;
    %load/vec4 v000001f5ea7dce00_0;
    %assign/vec4 v000001f5ea8859d0_0, 0;
    %jmp T_1.58;
T_1.26 ;
    %load/vec4 v000001f5ea7dce00_0;
    %assign/vec4 v000001f5ea887230_0, 0;
    %jmp T_1.58;
T_1.27 ;
    %load/vec4 v000001f5ea7dce00_0;
    %assign/vec4 v000001f5ea887370_0, 0;
    %jmp T_1.58;
T_1.28 ;
    %load/vec4 v000001f5ea7dce00_0;
    %assign/vec4 v000001f5ea8868d0_0, 0;
    %jmp T_1.58;
T_1.29 ;
    %load/vec4 v000001f5ea7dce00_0;
    %assign/vec4 v000001f5ea886bf0_0, 0;
    %jmp T_1.58;
T_1.30 ;
    %load/vec4 v000001f5ea7dce00_0;
    %assign/vec4 v000001f5ea887550_0, 0;
    %jmp T_1.58;
T_1.31 ;
    %load/vec4 v000001f5ea7dce00_0;
    %assign/vec4 v000001f5ea885570_0, 0;
    %jmp T_1.58;
T_1.32 ;
    %load/vec4 v000001f5ea7dce00_0;
    %assign/vec4 v000001f5ea886ab0_0, 0;
    %jmp T_1.58;
T_1.33 ;
    %load/vec4 v000001f5ea7dce00_0;
    %assign/vec4 v000001f5ea887690_0, 0;
    %jmp T_1.58;
T_1.34 ;
    %load/vec4 v000001f5ea7dce00_0;
    %assign/vec4 v000001f5ea885b10_0, 0;
    %jmp T_1.58;
T_1.35 ;
    %load/vec4 v000001f5ea7dce00_0;
    %assign/vec4 v000001f5ea887050_0, 0;
    %jmp T_1.58;
T_1.36 ;
    %load/vec4 v000001f5ea7dce00_0;
    %assign/vec4 v000001f5ea886830_0, 0;
    %jmp T_1.58;
T_1.37 ;
    %load/vec4 v000001f5ea7dce00_0;
    %assign/vec4 v000001f5ea886dd0_0, 0;
    %jmp T_1.58;
T_1.38 ;
    %load/vec4 v000001f5ea7dce00_0;
    %assign/vec4 v000001f5ea8870f0_0, 0;
    %jmp T_1.58;
T_1.39 ;
    %load/vec4 v000001f5ea7dce00_0;
    %assign/vec4 v000001f5ea885070_0, 0;
    %jmp T_1.58;
T_1.40 ;
    %load/vec4 v000001f5ea7dce00_0;
    %assign/vec4 v000001f5ea887ff0_0, 0;
    %jmp T_1.58;
T_1.41 ;
    %load/vec4 v000001f5ea7dce00_0;
    %assign/vec4 v000001f5ea888270_0, 0;
    %jmp T_1.58;
T_1.42 ;
    %load/vec4 v000001f5ea7dce00_0;
    %assign/vec4 v000001f5ea888b30_0, 0;
    %jmp T_1.58;
T_1.43 ;
    %load/vec4 v000001f5ea7dce00_0;
    %assign/vec4 v000001f5ea8884f0_0, 0;
    %jmp T_1.58;
T_1.44 ;
    %load/vec4 v000001f5ea7dce00_0;
    %assign/vec4 v000001f5ea888bd0_0, 0;
    %jmp T_1.58;
T_1.45 ;
    %load/vec4 v000001f5ea7dce00_0;
    %assign/vec4 v000001f5ea888d10_0, 0;
    %jmp T_1.58;
T_1.46 ;
    %load/vec4 v000001f5ea7dce00_0;
    %assign/vec4 v000001f5ea887b90_0, 0;
    %jmp T_1.58;
T_1.47 ;
    %load/vec4 v000001f5ea7dce00_0;
    %assign/vec4 v000001f5ea887c30_0, 0;
    %jmp T_1.58;
T_1.48 ;
    %load/vec4 v000001f5ea7dce00_0;
    %assign/vec4 v000001f5ea887eb0_0, 0;
    %jmp T_1.58;
T_1.49 ;
    %load/vec4 v000001f5ea7dce00_0;
    %assign/vec4 v000001f5ea888590_0, 0;
    %jmp T_1.58;
T_1.50 ;
    %load/vec4 v000001f5ea7dce00_0;
    %assign/vec4 v000001f5ea887870_0, 0;
    %jmp T_1.58;
T_1.51 ;
    %load/vec4 v000001f5ea7dce00_0;
    %assign/vec4 v000001f5ea887f50_0, 0;
    %jmp T_1.58;
T_1.52 ;
    %load/vec4 v000001f5ea7dce00_0;
    %assign/vec4 v000001f5ea8879b0_0, 0;
    %jmp T_1.58;
T_1.53 ;
    %load/vec4 v000001f5ea7dce00_0;
    %assign/vec4 v000001f5ea887af0_0, 0;
    %jmp T_1.58;
T_1.54 ;
    %load/vec4 v000001f5ea7dce00_0;
    %assign/vec4 v000001f5ea887e10_0, 0;
    %jmp T_1.58;
T_1.55 ;
    %load/vec4 v000001f5ea7dce00_0;
    %assign/vec4 v000001f5ea888310_0, 0;
    %jmp T_1.58;
T_1.56 ;
    %load/vec4 v000001f5ea7dce00_0;
    %assign/vec4 v000001f5ea885750_0, 0;
    %jmp T_1.58;
T_1.58 ;
    %pop/vec4 1;
    %jmp T_1.7;
T_1.6 ;
    %load/vec4 v000001f5ea7dd080_0;
    %load/vec4 v000001f5ea8888b0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.59, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f5ea7dd080_0, 0;
T_1.59 ;
T_1.7 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001f5ea5d02c0;
T_2 ;
    %vpi_call/w 5 422 "$dumpfile", "dump.vcd" {0 0 0};
    %vpi_call/w 5 423 "$dumpvars" {0 0 0};
    %end;
    .thread T_2;
    .scope S_000001f5ea8efbf0;
T_3 ;
    %wait E_000001f5ea811340;
    %load/vec4 v000001f5ea902390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f5ea901a30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f5ea901530_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001f5ea902430_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f5ea901a30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f5ea901530_0, 0;
    %load/vec4 v000001f5ea902430_0;
    %addi 1, 0, 2;
    %assign/vec4 v000001f5ea902430_0, 0;
    %load/vec4 v000001f5ea902430_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_3.2, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f5ea901a30_0, 0;
T_3.2 ;
    %load/vec4 v000001f5ea902430_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_3.4, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f5ea901530_0, 0;
T_3.4 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001f5ea8efbf0;
T_4 ;
    %wait E_000001f5ea8121c0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f5ea901670_0, 0, 32;
T_4.0 ;
    %load/vec4 v000001f5ea901670_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_4.1, 5;
    %load/vec4 v000001f5ea901d50_0;
    %load/vec4 v000001f5ea901670_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %ix/getv/s 4, v000001f5ea901670_0;
    %load/vec4a v000001f5ea9018f0, 4;
    %store/vec4 v000001f5ea902f70_0, 0, 32;
    %ix/getv/s 4, v000001f5ea901670_0;
    %load/vec4a v000001f5ea9029d0, 4;
    %store/vec4 v000001f5ea9012b0_0, 0, 32;
T_4.2 ;
    %load/vec4 v000001f5ea901670_0;
    %addi 1, 0, 32;
    %store/vec4 v000001f5ea901670_0, 0, 32;
    %jmp T_4.0;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_000001f5ea8efbf0;
T_5 ;
    %wait E_000001f5ea811340;
    %load/vec4 v000001f5ea902390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 1, 0, 96;
    %assign/vec4 v000001f5ea902cf0_0, 0;
    %pushi/vec4 63, 0, 96;
    %assign/vec4 v000001f5ea9013f0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000001f5ea9024d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %pushi/vec4 1, 0, 96;
    %assign/vec4 v000001f5ea902cf0_0, 0;
    %pushi/vec4 63, 0, 96;
    %assign/vec4 v000001f5ea9013f0_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v000001f5ea902cf0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v000001f5ea902cf0_0, 0;
    %load/vec4 v000001f5ea9013f0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v000001f5ea9013f0_0, 0;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000001f5ea8fd0d0;
T_6 ;
    %wait E_000001f5ea811340;
    %load/vec4 v000001f5ea9031f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f5ea9042d0_0, 0, 32;
T_6.2 ;
    %load/vec4 v000001f5ea9042d0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_6.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001f5ea9042d0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f5ea9022f0, 0, 4;
    %load/vec4 v000001f5ea9042d0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001f5ea9042d0_0, 0, 32;
    %jmp T_6.2;
T_6.3 ;
    %jmp T_6.1;
T_6.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f5ea9042d0_0, 0, 32;
T_6.4 ;
    %load/vec4 v000001f5ea9042d0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_6.5, 5;
    %load/vec4 v000001f5ea9017b0_0;
    %load/vec4 v000001f5ea9042d0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.6, 8;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001f5ea9042d0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f5ea9022f0, 0, 4;
    %jmp T_6.7;
T_6.6 ;
    %load/vec4 v000001f5ea901cb0_0;
    %load/vec4 v000001f5ea9042d0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.8, 8;
    %ix/getv/s 4, v000001f5ea9042d0_0;
    %load/vec4a v000001f5ea9022f0, 4;
    %load/vec4 v000001f5ea904550_0;
    %add;
    %ix/getv/s 3, v000001f5ea9042d0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f5ea9022f0, 0, 4;
T_6.8 ;
T_6.7 ;
    %load/vec4 v000001f5ea9042d0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001f5ea9042d0_0, 0, 32;
    %jmp T_6.4;
T_6.5 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_000001f5ea8fd0d0;
T_7 ;
    %wait E_000001f5ea812940;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f5ea9042d0_0, 0, 32;
T_7.0 ;
    %load/vec4 v000001f5ea9042d0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_7.1, 5;
    %load/vec4 v000001f5ea904a50_0;
    %load/vec4 v000001f5ea9042d0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %ix/getv/s 4, v000001f5ea9042d0_0;
    %load/vec4a v000001f5ea9022f0, 4;
    %store/vec4 v000001f5ea903650_0, 0, 32;
T_7.2 ;
    %load/vec4 v000001f5ea9042d0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001f5ea9042d0_0, 0, 32;
    %jmp T_7.0;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000001f5ea8fd260;
T_8 ;
    %wait E_000001f5ea8131c0;
    %load/vec4 v000001f5ea903e70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %jmp T_8.4;
T_8.0 ;
    %load/vec4 v000001f5ea905090_0;
    %parti/s 15, 0, 2;
    %store/vec4 v000001f5ea9051d0_0, 0, 15;
    %jmp T_8.4;
T_8.1 ;
    %pushi/vec4 32767, 0, 64;
    %load/vec4 v000001f5ea905090_0;
    %parti/s 15, 0, 2;
    %pad/u 64;
    %sub;
    %pad/u 15;
    %store/vec4 v000001f5ea9051d0_0, 0, 15;
    %jmp T_8.4;
T_8.2 ;
    %load/vec4 v000001f5ea905090_0;
    %parti/s 15, 0, 2;
    %store/vec4 v000001f5ea9051d0_0, 0, 15;
    %jmp T_8.4;
T_8.3 ;
    %pushi/vec4 65535, 0, 64;
    %load/vec4 v000001f5ea905090_0;
    %parti/s 15, 0, 2;
    %pad/u 64;
    %sub;
    %pad/u 15;
    %store/vec4 v000001f5ea9051d0_0, 0, 15;
    %jmp T_8.4;
T_8.4 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_000001f5ea8fd260;
T_9 ;
    %wait E_000001f5ea813180;
    %load/vec4 v000001f5ea903e70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %jmp T_9.4;
T_9.0 ;
    %load/vec4 v000001f5ea905770_0;
    %store/vec4 v000001f5ea903bf0_0, 0, 18;
    %jmp T_9.4;
T_9.1 ;
    %load/vec4 v000001f5ea905770_0;
    %store/vec4 v000001f5ea903bf0_0, 0, 18;
    %jmp T_9.4;
T_9.2 ;
    %load/vec4 v000001f5ea905770_0;
    %inv;
    %addi 1, 0, 18;
    %store/vec4 v000001f5ea903bf0_0, 0, 18;
    %jmp T_9.4;
T_9.3 ;
    %load/vec4 v000001f5ea905770_0;
    %inv;
    %addi 1, 0, 18;
    %store/vec4 v000001f5ea903bf0_0, 0, 18;
    %jmp T_9.4;
T_9.4 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_000001f5ea8fd3f0;
T_10 ;
    %vpi_call/w 11 32 "$readmemb", P_000001f5ea5ce070, v000001f5ea9058b0, 32'sb00000000000000000000000000000000 {0 0 0};
    %end;
    .thread T_10;
    .scope S_000001f5ea8fd3f0;
T_11 ;
    %wait E_000001f5ea811340;
    %load/vec4 v000001f5ea903790_0;
    %pad/u 17;
    %ix/vec4 4;
    %load/vec4a v000001f5ea9058b0, 4;
    %assign/vec4 v000001f5ea904050_0, 0;
    %jmp T_11;
    .thread T_11;
    .scope S_000001f5ea8fdd50;
T_12 ;
    %wait E_000001f5ea812900;
    %load/vec4 v000001f5ea903330_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %load/vec4 v000001f5ea903fb0_0;
    %store/vec4 v000001f5ea905810_0, 0, 18;
    %jmp T_12.5;
T_12.0 ;
    %load/vec4 v000001f5ea903fb0_0;
    %store/vec4 v000001f5ea905810_0, 0, 18;
    %jmp T_12.5;
T_12.1 ;
    %load/vec4 v000001f5ea905310_0;
    %parti/s 18, 14, 5;
    %store/vec4 v000001f5ea905810_0, 0, 18;
    %jmp T_12.5;
T_12.2 ;
    %load/vec4 v000001f5ea905310_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0 T_12.6, 8;
    %pushi/vec4 196608, 0, 18;
    %jmp/1 T_12.7, 8;
T_12.6 ; End of true expr.
    %pushi/vec4 65536, 0, 18;
    %jmp/0 T_12.7, 8;
 ; End of false expr.
    %blend;
T_12.7;
    %store/vec4 v000001f5ea905810_0, 0, 18;
    %jmp T_12.5;
T_12.3 ;
    %load/vec4 v000001f5ea9056d0_0;
    %store/vec4 v000001f5ea905810_0, 0, 18;
    %jmp T_12.5;
T_12.5 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_000001f5ea5bd9d0;
T_13 ;
    %wait E_000001f5ea811180;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f5ea724710_0, 0, 1;
    %load/vec4 v000001f5ea73aa60_0;
    %parti/s 1, 49, 7;
    %load/vec4 v000001f5ea73aa60_0;
    %parti/s 31, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001f5ea756ea0_0, 0, 32;
    %load/vec4 v000001f5ea73aa60_0;
    %parti/s 1, 49, 7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_13.3, 9;
    %load/vec4 v000001f5ea73aa60_0;
    %parti/s 3, 47, 7;
    %nand/r;
    %and;
T_13.3;
    %flag_set/vec4 8;
    %jmp/1 T_13.2, 8;
    %load/vec4 v000001f5ea73aa60_0;
    %parti/s 1, 49, 7;
    %inv;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_13.4, 10;
    %load/vec4 v000001f5ea73aa60_0;
    %parti/s 3, 47, 7;
    %or/r;
    %and;
T_13.4;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_13.2;
    %jmp/0 T_13.0, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_13.1, 8;
T_13.0 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_13.1, 8;
 ; End of false expr.
    %blend;
T_13.1;
    %store/vec4 v000001f5ea724710_0, 0, 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_000001f5ea531f30;
T_14 ;
    %wait E_000001f5ea811240;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f5ea8ec3c0_0, 0, 1;
    %load/vec4 v000001f5ea8ecaa0_0;
    %parti/s 1, 39, 7;
    %load/vec4 v000001f5ea8ecaa0_0;
    %parti/s 31, 4, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001f5ea748810_0, 0, 32;
    %load/vec4 v000001f5ea8ecaa0_0;
    %parti/s 1, 39, 7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_14.3, 9;
    %load/vec4 v000001f5ea8ecaa0_0;
    %parti/s 5, 35, 7;
    %nand/r;
    %and;
T_14.3;
    %flag_set/vec4 8;
    %jmp/1 T_14.2, 8;
    %load/vec4 v000001f5ea8ecaa0_0;
    %parti/s 1, 39, 7;
    %inv;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_14.4, 10;
    %load/vec4 v000001f5ea8ecaa0_0;
    %parti/s 5, 35, 7;
    %or/r;
    %and;
T_14.4;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_14.2;
    %jmp/0 T_14.0, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_14.1, 8;
T_14.0 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_14.1, 8;
 ; End of false expr.
    %blend;
T_14.1;
    %store/vec4 v000001f5ea8ec3c0_0, 0, 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_000001f5ea615680;
T_15 ;
    %wait E_000001f5ea811340;
    %load/vec4 v000001f5ea8ecd20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f5ea8eb420_0, 0, 32;
T_15.2 ;
    %load/vec4 v000001f5ea8eb420_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_15.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001f5ea8eb420_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f5ea8ebf60, 0, 4;
    %load/vec4 v000001f5ea8eb420_0;
    %addi 1, 0, 32;
    %store/vec4 v000001f5ea8eb420_0, 0, 32;
    %jmp T_15.2;
T_15.3 ;
    %jmp T_15.1;
T_15.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f5ea8eb420_0, 0, 32;
T_15.4 ;
    %load/vec4 v000001f5ea8eb420_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_15.5, 5;
    %load/vec4 v000001f5ea8ed540_0;
    %load/vec4 v000001f5ea8eb420_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.6, 8;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001f5ea8eb420_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f5ea8ebf60, 0, 4;
    %jmp T_15.7;
T_15.6 ;
    %load/vec4 v000001f5ea8ecb40_0;
    %load/vec4 v000001f5ea8eb420_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.8, 8;
    %ix/getv/s 4, v000001f5ea8eb420_0;
    %load/vec4a v000001f5ea8ebf60, 4;
    %load/vec4 v000001f5ea8ed0e0_0;
    %add;
    %ix/getv/s 3, v000001f5ea8eb420_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f5ea8ebf60, 0, 4;
T_15.8 ;
T_15.7 ;
    %load/vec4 v000001f5ea8eb420_0;
    %addi 1, 0, 32;
    %store/vec4 v000001f5ea8eb420_0, 0, 32;
    %jmp T_15.4;
T_15.5 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_000001f5ea615680;
T_16 ;
    %wait E_000001f5ea810b80;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f5ea8eb420_0, 0, 32;
T_16.0 ;
    %load/vec4 v000001f5ea8eb420_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_16.1, 5;
    %load/vec4 v000001f5ea8ed680_0;
    %load/vec4 v000001f5ea8eb420_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %ix/getv/s 4, v000001f5ea8eb420_0;
    %load/vec4a v000001f5ea8ebf60, 4;
    %store/vec4 v000001f5ea8eb880_0, 0, 32;
T_16.2 ;
    %load/vec4 v000001f5ea8eb420_0;
    %addi 1, 0, 32;
    %store/vec4 v000001f5ea8eb420_0, 0, 32;
    %jmp T_16.0;
T_16.1 ;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_000001f5ea58e470;
T_17 ;
    %wait E_000001f5ea812380;
    %load/vec4 v000001f5ea8ec6e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_17.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_17.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_17.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_17.3, 6;
    %jmp T_17.4;
T_17.0 ;
    %load/vec4 v000001f5ea8eb380_0;
    %parti/s 15, 0, 2;
    %store/vec4 v000001f5ea8ed400_0, 0, 15;
    %jmp T_17.4;
T_17.1 ;
    %pushi/vec4 32767, 0, 64;
    %load/vec4 v000001f5ea8eb380_0;
    %parti/s 15, 0, 2;
    %pad/u 64;
    %sub;
    %pad/u 15;
    %store/vec4 v000001f5ea8ed400_0, 0, 15;
    %jmp T_17.4;
T_17.2 ;
    %load/vec4 v000001f5ea8eb380_0;
    %parti/s 15, 0, 2;
    %store/vec4 v000001f5ea8ed400_0, 0, 15;
    %jmp T_17.4;
T_17.3 ;
    %pushi/vec4 65535, 0, 64;
    %load/vec4 v000001f5ea8eb380_0;
    %parti/s 15, 0, 2;
    %pad/u 64;
    %sub;
    %pad/u 15;
    %store/vec4 v000001f5ea8ed400_0, 0, 15;
    %jmp T_17.4;
T_17.4 ;
    %pop/vec4 1;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_000001f5ea58e470;
T_18 ;
    %wait E_000001f5ea811c00;
    %load/vec4 v000001f5ea8ec6e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_18.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_18.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_18.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_18.3, 6;
    %jmp T_18.4;
T_18.0 ;
    %load/vec4 v000001f5ea8ed860_0;
    %store/vec4 v000001f5ea8eb560_0, 0, 18;
    %jmp T_18.4;
T_18.1 ;
    %load/vec4 v000001f5ea8ed860_0;
    %store/vec4 v000001f5ea8eb560_0, 0, 18;
    %jmp T_18.4;
T_18.2 ;
    %load/vec4 v000001f5ea8ed860_0;
    %inv;
    %addi 1, 0, 18;
    %store/vec4 v000001f5ea8eb560_0, 0, 18;
    %jmp T_18.4;
T_18.3 ;
    %load/vec4 v000001f5ea8ed860_0;
    %inv;
    %addi 1, 0, 18;
    %store/vec4 v000001f5ea8eb560_0, 0, 18;
    %jmp T_18.4;
T_18.4 ;
    %pop/vec4 1;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_000001f5ea58e2e0;
T_19 ;
    %vpi_call/w 11 32 "$readmemb", P_000001f5ea5ed4b0, v000001f5ea8ed4a0, 32'sb00000000000000000000000000000000 {0 0 0};
    %end;
    .thread T_19;
    .scope S_000001f5ea58e2e0;
T_20 ;
    %wait E_000001f5ea811340;
    %load/vec4 v000001f5ea8ed720_0;
    %pad/u 17;
    %ix/vec4 4;
    %load/vec4a v000001f5ea8ed4a0, 4;
    %assign/vec4 v000001f5ea8ed360_0, 0;
    %jmp T_20;
    .thread T_20;
    .scope S_000001f5ea532220;
T_21 ;
    %wait E_000001f5ea8105c0;
    %load/vec4 v000001f5ea8eba60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_21.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_21.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_21.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_21.3, 6;
    %load/vec4 v000001f5ea8eb2e0_0;
    %store/vec4 v000001f5ea8eb740_0, 0, 18;
    %jmp T_21.5;
T_21.0 ;
    %load/vec4 v000001f5ea8eb2e0_0;
    %store/vec4 v000001f5ea8eb740_0, 0, 18;
    %jmp T_21.5;
T_21.1 ;
    %load/vec4 v000001f5ea8eb600_0;
    %parti/s 18, 14, 5;
    %store/vec4 v000001f5ea8eb740_0, 0, 18;
    %jmp T_21.5;
T_21.2 ;
    %load/vec4 v000001f5ea8eb600_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0 T_21.6, 8;
    %pushi/vec4 196608, 0, 18;
    %jmp/1 T_21.7, 8;
T_21.6 ; End of true expr.
    %pushi/vec4 65536, 0, 18;
    %jmp/0 T_21.7, 8;
 ; End of false expr.
    %blend;
T_21.7;
    %store/vec4 v000001f5ea8eb740_0, 0, 18;
    %jmp T_21.5;
T_21.3 ;
    %load/vec4 v000001f5ea8ecfa0_0;
    %store/vec4 v000001f5ea8eb740_0, 0, 18;
    %jmp T_21.5;
T_21.5 ;
    %pop/vec4 1;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_000001f5ea8fc770;
T_22 ;
    %wait E_000001f5ea811340;
    %load/vec4 v000001f5ea904870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001f5ea904910_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v000001f5ea904410_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v000001f5ea9049b0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001f5ea904ff0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f5ea904370_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f5ea904370_0, 0;
    %load/vec4 v000001f5ea904910_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_22.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_22.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_22.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_22.5, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001f5ea904910_0, 0;
    %jmp T_22.7;
T_22.2 ;
    %load/vec4 v000001f5ea905450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.8, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v000001f5ea904910_0, 0;
    %load/vec4 v000001f5ea904230_0;
    %concati/vec4 0, 0, 8;
    %assign/vec4 v000001f5ea9049b0_0, 0;
    %load/vec4 v000001f5ea903970_0;
    %assign/vec4 v000001f5ea904ff0_0, 0;
T_22.8 ;
    %jmp T_22.7;
T_22.3 ;
    %load/vec4 v000001f5ea904730_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.10, 8;
    %load/vec4 v000001f5ea9044b0_0;
    %assign/vec4 v000001f5ea904410_0, 0;
T_22.10 ;
    %load/vec4 v000001f5ea9044b0_0;
    %cmpi/u 983040, 0, 24;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_22.12, 5;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v000001f5ea904910_0, 0;
    %load/vec4 v000001f5ea903f10_0;
    %concati/vec4 0, 0, 8;
    %assign/vec4 v000001f5ea9049b0_0, 0;
    %load/vec4 v000001f5ea9035b0_0;
    %assign/vec4 v000001f5ea904ff0_0, 0;
T_22.12 ;
    %load/vec4 v000001f5ea905450_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.14, 8;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v000001f5ea904910_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v000001f5ea9049b0_0, 0;
    %load/vec4 v000001f5ea903d30_0;
    %assign/vec4 v000001f5ea904ff0_0, 0;
T_22.14 ;
    %jmp T_22.7;
T_22.4 ;
    %load/vec4 v000001f5ea904730_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.16, 8;
    %load/vec4 v000001f5ea9044b0_0;
    %assign/vec4 v000001f5ea904410_0, 0;
T_22.16 ;
    %load/vec4 v000001f5ea905450_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.18, 8;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v000001f5ea904910_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v000001f5ea9049b0_0, 0;
    %load/vec4 v000001f5ea903d30_0;
    %assign/vec4 v000001f5ea904ff0_0, 0;
T_22.18 ;
    %jmp T_22.7;
T_22.5 ;
    %load/vec4 v000001f5ea904730_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.20, 8;
    %load/vec4 v000001f5ea9044b0_0;
    %assign/vec4 v000001f5ea904410_0, 0;
T_22.20 ;
    %load/vec4 v000001f5ea905450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.22, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v000001f5ea904910_0, 0;
    %load/vec4 v000001f5ea904230_0;
    %concati/vec4 0, 0, 8;
    %assign/vec4 v000001f5ea9049b0_0, 0;
    %load/vec4 v000001f5ea903970_0;
    %assign/vec4 v000001f5ea904ff0_0, 0;
T_22.22 ;
    %load/vec4 v000001f5ea9044b0_0;
    %cmpi/u 16, 0, 24;
    %jmp/0xz  T_22.24, 5;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001f5ea904910_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v000001f5ea904410_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001f5ea904ff0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f5ea904370_0, 0;
T_22.24 ;
    %jmp T_22.7;
T_22.7 ;
    %pop/vec4 1;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_000001f5ea8fc770;
T_23 ;
    %vpi_call/w 18 142 "$dumpfile", "dump.vcd" {0 0 0};
    %vpi_call/w 18 143 "$dumpvars" {0 0 0};
    %end;
    .thread T_23;
    .scope S_000001f5ea8fc2c0;
T_24 ;
    %wait E_000001f5ea812580;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f5ea903510_0, 0, 1;
    %load/vec4 v000001f5ea9045f0_0;
    %parti/s 1, 41, 7;
    %load/vec4 v000001f5ea9045f0_0;
    %parti/s 3, 36, 7;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001f5ea9053b0_0, 4, 4;
    %load/vec4 v000001f5ea9045f0_0;
    %parti/s 1, 41, 7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_24.3, 9;
    %load/vec4 v000001f5ea9045f0_0;
    %parti/s 3, 39, 7;
    %nand/r;
    %and;
T_24.3;
    %flag_set/vec4 8;
    %jmp/1 T_24.2, 8;
    %load/vec4 v000001f5ea9045f0_0;
    %parti/s 1, 41, 7;
    %inv;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_24.4, 10;
    %load/vec4 v000001f5ea9045f0_0;
    %parti/s 3, 39, 7;
    %or/r;
    %and;
T_24.4;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_24.2;
    %jmp/0 T_24.0, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_24.1, 8;
T_24.0 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_24.1, 8;
 ; End of false expr.
    %blend;
T_24.1;
    %store/vec4 v000001f5ea903510_0, 0, 1;
    %load/vec4 v000001f5ea9045f0_0;
    %parti/s 14, 22, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001f5ea9053b0_0, 4, 14;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_000001f5ea9070f0;
T_25 ;
    %wait E_000001f5ea811340;
    %load/vec4 v000001f5ea90b910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001f5ea90b2d0_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v000001f5ea90beb0_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v000001f5ea90b690_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001f5ea90b7d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f5ea90c3b0_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f5ea90c3b0_0, 0;
    %load/vec4 v000001f5ea90b2d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_25.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_25.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_25.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_25.5, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001f5ea90b2d0_0, 0;
    %jmp T_25.7;
T_25.2 ;
    %load/vec4 v000001f5ea90b5f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.8, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v000001f5ea90b2d0_0, 0;
    %load/vec4 v000001f5ea90b410_0;
    %concati/vec4 0, 0, 8;
    %assign/vec4 v000001f5ea90b690_0, 0;
    %load/vec4 v000001f5ea90ab50_0;
    %assign/vec4 v000001f5ea90b7d0_0, 0;
T_25.8 ;
    %jmp T_25.7;
T_25.3 ;
    %load/vec4 v000001f5ea90abf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.10, 8;
    %load/vec4 v000001f5ea90cb30_0;
    %assign/vec4 v000001f5ea90beb0_0, 0;
T_25.10 ;
    %load/vec4 v000001f5ea90cb30_0;
    %cmpi/u 983040, 0, 24;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_25.12, 5;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v000001f5ea90b2d0_0, 0;
    %load/vec4 v000001f5ea90ce50_0;
    %concati/vec4 0, 0, 8;
    %assign/vec4 v000001f5ea90b690_0, 0;
    %load/vec4 v000001f5ea90bd70_0;
    %assign/vec4 v000001f5ea90b7d0_0, 0;
T_25.12 ;
    %load/vec4 v000001f5ea90b5f0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.14, 8;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v000001f5ea90b2d0_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v000001f5ea90b690_0, 0;
    %load/vec4 v000001f5ea90bf50_0;
    %assign/vec4 v000001f5ea90b7d0_0, 0;
T_25.14 ;
    %jmp T_25.7;
T_25.4 ;
    %load/vec4 v000001f5ea90abf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.16, 8;
    %load/vec4 v000001f5ea90cb30_0;
    %assign/vec4 v000001f5ea90beb0_0, 0;
T_25.16 ;
    %load/vec4 v000001f5ea90b5f0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.18, 8;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v000001f5ea90b2d0_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v000001f5ea90b690_0, 0;
    %load/vec4 v000001f5ea90bf50_0;
    %assign/vec4 v000001f5ea90b7d0_0, 0;
T_25.18 ;
    %jmp T_25.7;
T_25.5 ;
    %load/vec4 v000001f5ea90abf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.20, 8;
    %load/vec4 v000001f5ea90cb30_0;
    %assign/vec4 v000001f5ea90beb0_0, 0;
T_25.20 ;
    %load/vec4 v000001f5ea90b5f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.22, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v000001f5ea90b2d0_0, 0;
    %load/vec4 v000001f5ea90b410_0;
    %concati/vec4 0, 0, 8;
    %assign/vec4 v000001f5ea90b690_0, 0;
    %load/vec4 v000001f5ea90ab50_0;
    %assign/vec4 v000001f5ea90b7d0_0, 0;
T_25.22 ;
    %load/vec4 v000001f5ea90cb30_0;
    %cmpi/u 16, 0, 24;
    %jmp/0xz  T_25.24, 5;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001f5ea90b2d0_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v000001f5ea90beb0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001f5ea90b7d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f5ea90c3b0_0, 0;
T_25.24 ;
    %jmp T_25.7;
T_25.7 ;
    %pop/vec4 1;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_000001f5ea9070f0;
T_26 ;
    %vpi_call/w 18 142 "$dumpfile", "dump.vcd" {0 0 0};
    %vpi_call/w 18 143 "$dumpvars" {0 0 0};
    %end;
    .thread T_26;
    .scope S_000001f5ea907a50;
T_27 ;
    %wait E_000001f5ea813400;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f5ea90c950_0, 0, 1;
    %load/vec4 v000001f5ea90aab0_0;
    %parti/s 1, 41, 7;
    %load/vec4 v000001f5ea90aab0_0;
    %parti/s 3, 36, 7;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001f5ea90afb0_0, 4, 4;
    %load/vec4 v000001f5ea90aab0_0;
    %parti/s 1, 41, 7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_27.3, 9;
    %load/vec4 v000001f5ea90aab0_0;
    %parti/s 3, 39, 7;
    %nand/r;
    %and;
T_27.3;
    %flag_set/vec4 8;
    %jmp/1 T_27.2, 8;
    %load/vec4 v000001f5ea90aab0_0;
    %parti/s 1, 41, 7;
    %inv;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_27.4, 10;
    %load/vec4 v000001f5ea90aab0_0;
    %parti/s 3, 39, 7;
    %or/r;
    %and;
T_27.4;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_27.2;
    %jmp/0 T_27.0, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_27.1, 8;
T_27.0 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_27.1, 8;
 ; End of false expr.
    %blend;
T_27.1;
    %store/vec4 v000001f5ea90c950_0, 0, 1;
    %load/vec4 v000001f5ea90aab0_0;
    %parti/s 14, 22, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001f5ea90afb0_0, 4, 14;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_000001f5ea9078c0;
T_28 ;
    %wait E_000001f5ea811340;
    %load/vec4 v000001f5ea90c6d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001f5ea90c810_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v000001f5ea90cc70_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v000001f5ea90a970_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001f5ea90b230_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f5ea90c090_0, 0;
    %jmp T_28.1;
T_28.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f5ea90c090_0, 0;
    %load/vec4 v000001f5ea90c810_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_28.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_28.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_28.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_28.5, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001f5ea90c810_0, 0;
    %jmp T_28.7;
T_28.2 ;
    %load/vec4 v000001f5ea90c310_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.8, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v000001f5ea90c810_0, 0;
    %load/vec4 v000001f5ea90be10_0;
    %concati/vec4 0, 0, 8;
    %assign/vec4 v000001f5ea90a970_0, 0;
    %load/vec4 v000001f5ea90ca90_0;
    %assign/vec4 v000001f5ea90b230_0, 0;
T_28.8 ;
    %jmp T_28.7;
T_28.3 ;
    %load/vec4 v000001f5ea90c590_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.10, 8;
    %load/vec4 v000001f5ea90d0d0_0;
    %assign/vec4 v000001f5ea90cc70_0, 0;
T_28.10 ;
    %load/vec4 v000001f5ea90d0d0_0;
    %cmpi/u 983040, 0, 24;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_28.12, 5;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v000001f5ea90c810_0, 0;
    %load/vec4 v000001f5ea90cf90_0;
    %concati/vec4 0, 0, 8;
    %assign/vec4 v000001f5ea90a970_0, 0;
    %load/vec4 v000001f5ea90d030_0;
    %assign/vec4 v000001f5ea90b230_0, 0;
T_28.12 ;
    %load/vec4 v000001f5ea90c310_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.14, 8;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v000001f5ea90c810_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v000001f5ea90a970_0, 0;
    %load/vec4 v000001f5ea90b4b0_0;
    %assign/vec4 v000001f5ea90b230_0, 0;
T_28.14 ;
    %jmp T_28.7;
T_28.4 ;
    %load/vec4 v000001f5ea90c590_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.16, 8;
    %load/vec4 v000001f5ea90d0d0_0;
    %assign/vec4 v000001f5ea90cc70_0, 0;
T_28.16 ;
    %load/vec4 v000001f5ea90c310_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.18, 8;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v000001f5ea90c810_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v000001f5ea90a970_0, 0;
    %load/vec4 v000001f5ea90b4b0_0;
    %assign/vec4 v000001f5ea90b230_0, 0;
T_28.18 ;
    %jmp T_28.7;
T_28.5 ;
    %load/vec4 v000001f5ea90c590_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.20, 8;
    %load/vec4 v000001f5ea90d0d0_0;
    %assign/vec4 v000001f5ea90cc70_0, 0;
T_28.20 ;
    %load/vec4 v000001f5ea90c310_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.22, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v000001f5ea90c810_0, 0;
    %load/vec4 v000001f5ea90be10_0;
    %concati/vec4 0, 0, 8;
    %assign/vec4 v000001f5ea90a970_0, 0;
    %load/vec4 v000001f5ea90ca90_0;
    %assign/vec4 v000001f5ea90b230_0, 0;
T_28.22 ;
    %load/vec4 v000001f5ea90d0d0_0;
    %cmpi/u 16, 0, 24;
    %jmp/0xz  T_28.24, 5;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001f5ea90c810_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v000001f5ea90cc70_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001f5ea90b230_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f5ea90c090_0, 0;
T_28.24 ;
    %jmp T_28.7;
T_28.7 ;
    %pop/vec4 1;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_000001f5ea9078c0;
T_29 ;
    %vpi_call/w 18 142 "$dumpfile", "dump.vcd" {0 0 0};
    %vpi_call/w 18 143 "$dumpvars" {0 0 0};
    %end;
    .thread T_29;
    .scope S_000001f5ea9062e0;
T_30 ;
    %wait E_000001f5ea8140c0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f5ea90b9b0_0, 0, 1;
    %load/vec4 v000001f5ea90af10_0;
    %parti/s 1, 41, 7;
    %load/vec4 v000001f5ea90af10_0;
    %parti/s 3, 36, 7;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001f5ea90cef0_0, 4, 4;
    %load/vec4 v000001f5ea90af10_0;
    %parti/s 1, 41, 7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_30.3, 9;
    %load/vec4 v000001f5ea90af10_0;
    %parti/s 3, 39, 7;
    %nand/r;
    %and;
T_30.3;
    %flag_set/vec4 8;
    %jmp/1 T_30.2, 8;
    %load/vec4 v000001f5ea90af10_0;
    %parti/s 1, 41, 7;
    %inv;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_30.4, 10;
    %load/vec4 v000001f5ea90af10_0;
    %parti/s 3, 39, 7;
    %or/r;
    %and;
T_30.4;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_30.2;
    %jmp/0 T_30.0, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_30.1, 8;
T_30.0 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_30.1, 8;
 ; End of false expr.
    %blend;
T_30.1;
    %store/vec4 v000001f5ea90b9b0_0, 0, 1;
    %load/vec4 v000001f5ea90af10_0;
    %parti/s 14, 22, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001f5ea90cef0_0, 4, 14;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_000001f5ea907f00;
T_31 ;
    %wait E_000001f5ea811340;
    %load/vec4 v000001f5ea90e250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001f5ea90e610_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v000001f5ea90d210_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v000001f5ea90eed0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001f5ea90ef70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f5ea90f330_0, 0;
    %jmp T_31.1;
T_31.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f5ea90f330_0, 0;
    %load/vec4 v000001f5ea90e610_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_31.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_31.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_31.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_31.5, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001f5ea90e610_0, 0;
    %jmp T_31.7;
T_31.2 ;
    %load/vec4 v000001f5ea90e070_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.8, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v000001f5ea90e610_0, 0;
    %load/vec4 v000001f5ea90f790_0;
    %concati/vec4 0, 0, 8;
    %assign/vec4 v000001f5ea90eed0_0, 0;
    %load/vec4 v000001f5ea90f830_0;
    %assign/vec4 v000001f5ea90ef70_0, 0;
T_31.8 ;
    %jmp T_31.7;
T_31.3 ;
    %load/vec4 v000001f5ea90d670_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.10, 8;
    %load/vec4 v000001f5ea90e1b0_0;
    %assign/vec4 v000001f5ea90d210_0, 0;
T_31.10 ;
    %load/vec4 v000001f5ea90e1b0_0;
    %cmpi/u 983040, 0, 24;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_31.12, 5;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v000001f5ea90e610_0, 0;
    %load/vec4 v000001f5ea90e110_0;
    %concati/vec4 0, 0, 8;
    %assign/vec4 v000001f5ea90eed0_0, 0;
    %load/vec4 v000001f5ea90df30_0;
    %assign/vec4 v000001f5ea90ef70_0, 0;
T_31.12 ;
    %load/vec4 v000001f5ea90e070_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.14, 8;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v000001f5ea90e610_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v000001f5ea90eed0_0, 0;
    %load/vec4 v000001f5ea90f650_0;
    %assign/vec4 v000001f5ea90ef70_0, 0;
T_31.14 ;
    %jmp T_31.7;
T_31.4 ;
    %load/vec4 v000001f5ea90d670_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.16, 8;
    %load/vec4 v000001f5ea90e1b0_0;
    %assign/vec4 v000001f5ea90d210_0, 0;
T_31.16 ;
    %load/vec4 v000001f5ea90e070_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.18, 8;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v000001f5ea90e610_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v000001f5ea90eed0_0, 0;
    %load/vec4 v000001f5ea90f650_0;
    %assign/vec4 v000001f5ea90ef70_0, 0;
T_31.18 ;
    %jmp T_31.7;
T_31.5 ;
    %load/vec4 v000001f5ea90d670_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.20, 8;
    %load/vec4 v000001f5ea90e1b0_0;
    %assign/vec4 v000001f5ea90d210_0, 0;
T_31.20 ;
    %load/vec4 v000001f5ea90e070_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.22, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v000001f5ea90e610_0, 0;
    %load/vec4 v000001f5ea90f790_0;
    %concati/vec4 0, 0, 8;
    %assign/vec4 v000001f5ea90eed0_0, 0;
    %load/vec4 v000001f5ea90f830_0;
    %assign/vec4 v000001f5ea90ef70_0, 0;
T_31.22 ;
    %load/vec4 v000001f5ea90e1b0_0;
    %cmpi/u 16, 0, 24;
    %jmp/0xz  T_31.24, 5;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001f5ea90e610_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v000001f5ea90d210_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001f5ea90ef70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f5ea90f330_0, 0;
T_31.24 ;
    %jmp T_31.7;
T_31.7 ;
    %pop/vec4 1;
T_31.1 ;
    %jmp T_31;
    .thread T_31;
    .scope S_000001f5ea907f00;
T_32 ;
    %vpi_call/w 18 142 "$dumpfile", "dump.vcd" {0 0 0};
    %vpi_call/w 18 143 "$dumpvars" {0 0 0};
    %end;
    .thread T_32;
    .scope S_000001f5ea907d70;
T_33 ;
    %wait E_000001f5ea813f80;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f5ea90ee30_0, 0, 1;
    %load/vec4 v000001f5ea90f290_0;
    %parti/s 1, 41, 7;
    %load/vec4 v000001f5ea90f290_0;
    %parti/s 3, 36, 7;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001f5ea90f470_0, 4, 4;
    %load/vec4 v000001f5ea90f290_0;
    %parti/s 1, 41, 7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_33.3, 9;
    %load/vec4 v000001f5ea90f290_0;
    %parti/s 3, 39, 7;
    %nand/r;
    %and;
T_33.3;
    %flag_set/vec4 8;
    %jmp/1 T_33.2, 8;
    %load/vec4 v000001f5ea90f290_0;
    %parti/s 1, 41, 7;
    %inv;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_33.4, 10;
    %load/vec4 v000001f5ea90f290_0;
    %parti/s 3, 39, 7;
    %or/r;
    %and;
T_33.4;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_33.2;
    %jmp/0 T_33.0, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_33.1, 8;
T_33.0 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_33.1, 8;
 ; End of false expr.
    %blend;
T_33.1;
    %store/vec4 v000001f5ea90ee30_0, 0, 1;
    %load/vec4 v000001f5ea90f290_0;
    %parti/s 14, 22, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001f5ea90f470_0, 4, 14;
    %jmp T_33;
    .thread T_33, $push;
    .scope S_000001f5ea907280;
T_34 ;
    %wait E_000001f5ea811340;
    %load/vec4 v000001f5ea90ff10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001f5ea90ffb0_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v000001f5ea90fdd0_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v000001f5ea910050_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001f5ea90a5b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f5ea90da30_0, 0;
    %jmp T_34.1;
T_34.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f5ea90da30_0, 0;
    %load/vec4 v000001f5ea90ffb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_34.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_34.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_34.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_34.5, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001f5ea90ffb0_0, 0;
    %jmp T_34.7;
T_34.2 ;
    %load/vec4 v000001f5ea90f970_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.8, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v000001f5ea90ffb0_0, 0;
    %load/vec4 v000001f5ea90d7b0_0;
    %concati/vec4 0, 0, 8;
    %assign/vec4 v000001f5ea910050_0, 0;
    %load/vec4 v000001f5ea90d990_0;
    %assign/vec4 v000001f5ea90a5b0_0, 0;
T_34.8 ;
    %jmp T_34.7;
T_34.3 ;
    %load/vec4 v000001f5ea90fe70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.10, 8;
    %load/vec4 v000001f5ea90fbf0_0;
    %assign/vec4 v000001f5ea90fdd0_0, 0;
T_34.10 ;
    %load/vec4 v000001f5ea90fbf0_0;
    %cmpi/u 983040, 0, 24;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_34.12, 5;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v000001f5ea90ffb0_0, 0;
    %load/vec4 v000001f5ea90fab0_0;
    %concati/vec4 0, 0, 8;
    %assign/vec4 v000001f5ea910050_0, 0;
    %load/vec4 v000001f5ea90fd30_0;
    %assign/vec4 v000001f5ea90a5b0_0, 0;
T_34.12 ;
    %load/vec4 v000001f5ea90f970_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.14, 8;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v000001f5ea90ffb0_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v000001f5ea910050_0, 0;
    %load/vec4 v000001f5ea90fc90_0;
    %assign/vec4 v000001f5ea90a5b0_0, 0;
T_34.14 ;
    %jmp T_34.7;
T_34.4 ;
    %load/vec4 v000001f5ea90fe70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.16, 8;
    %load/vec4 v000001f5ea90fbf0_0;
    %assign/vec4 v000001f5ea90fdd0_0, 0;
T_34.16 ;
    %load/vec4 v000001f5ea90f970_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.18, 8;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v000001f5ea90ffb0_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v000001f5ea910050_0, 0;
    %load/vec4 v000001f5ea90fc90_0;
    %assign/vec4 v000001f5ea90a5b0_0, 0;
T_34.18 ;
    %jmp T_34.7;
T_34.5 ;
    %load/vec4 v000001f5ea90fe70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.20, 8;
    %load/vec4 v000001f5ea90fbf0_0;
    %assign/vec4 v000001f5ea90fdd0_0, 0;
T_34.20 ;
    %load/vec4 v000001f5ea90f970_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.22, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v000001f5ea90ffb0_0, 0;
    %load/vec4 v000001f5ea90d7b0_0;
    %concati/vec4 0, 0, 8;
    %assign/vec4 v000001f5ea910050_0, 0;
    %load/vec4 v000001f5ea90d990_0;
    %assign/vec4 v000001f5ea90a5b0_0, 0;
T_34.22 ;
    %load/vec4 v000001f5ea90fbf0_0;
    %cmpi/u 16, 0, 24;
    %jmp/0xz  T_34.24, 5;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001f5ea90ffb0_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v000001f5ea90fdd0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001f5ea90a5b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f5ea90da30_0, 0;
T_34.24 ;
    %jmp T_34.7;
T_34.7 ;
    %pop/vec4 1;
T_34.1 ;
    %jmp T_34;
    .thread T_34;
    .scope S_000001f5ea907280;
T_35 ;
    %vpi_call/w 18 142 "$dumpfile", "dump.vcd" {0 0 0};
    %vpi_call/w 18 143 "$dumpvars" {0 0 0};
    %end;
    .thread T_35;
    .scope S_000001f5ea906920;
T_36 ;
    %wait E_000001f5ea813680;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f5ea90e890_0, 0, 1;
    %load/vec4 v000001f5ea90ea70_0;
    %parti/s 1, 41, 7;
    %load/vec4 v000001f5ea90ea70_0;
    %parti/s 3, 36, 7;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001f5ea90f6f0_0, 4, 4;
    %load/vec4 v000001f5ea90ea70_0;
    %parti/s 1, 41, 7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_36.3, 9;
    %load/vec4 v000001f5ea90ea70_0;
    %parti/s 3, 39, 7;
    %nand/r;
    %and;
T_36.3;
    %flag_set/vec4 8;
    %jmp/1 T_36.2, 8;
    %load/vec4 v000001f5ea90ea70_0;
    %parti/s 1, 41, 7;
    %inv;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_36.4, 10;
    %load/vec4 v000001f5ea90ea70_0;
    %parti/s 3, 39, 7;
    %or/r;
    %and;
T_36.4;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_36.2;
    %jmp/0 T_36.0, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_36.1, 8;
T_36.0 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_36.1, 8;
 ; End of false expr.
    %blend;
T_36.1;
    %store/vec4 v000001f5ea90e890_0, 0, 1;
    %load/vec4 v000001f5ea90ea70_0;
    %parti/s 14, 22, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001f5ea90f6f0_0, 4, 14;
    %jmp T_36;
    .thread T_36, $push;
    .scope S_000001f5ea907410;
T_37 ;
    %wait E_000001f5ea811340;
    %load/vec4 v000001f5ea908490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001f5ea908ad0_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v000001f5ea90a330_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v000001f5ea908e90_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001f5ea908d50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f5ea9088f0_0, 0;
    %jmp T_37.1;
T_37.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f5ea9088f0_0, 0;
    %load/vec4 v000001f5ea908ad0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_37.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_37.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_37.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_37.5, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001f5ea908ad0_0, 0;
    %jmp T_37.7;
T_37.2 ;
    %load/vec4 v000001f5ea9085d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.8, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v000001f5ea908ad0_0, 0;
    %load/vec4 v000001f5ea908850_0;
    %concati/vec4 0, 0, 8;
    %assign/vec4 v000001f5ea908e90_0, 0;
    %load/vec4 v000001f5ea909750_0;
    %assign/vec4 v000001f5ea908d50_0, 0;
T_37.8 ;
    %jmp T_37.7;
T_37.3 ;
    %load/vec4 v000001f5ea909390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.10, 8;
    %load/vec4 v000001f5ea90a510_0;
    %assign/vec4 v000001f5ea90a330_0, 0;
T_37.10 ;
    %load/vec4 v000001f5ea90a510_0;
    %cmpi/u 983040, 0, 24;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_37.12, 5;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v000001f5ea908ad0_0, 0;
    %load/vec4 v000001f5ea90a790_0;
    %concati/vec4 0, 0, 8;
    %assign/vec4 v000001f5ea908e90_0, 0;
    %load/vec4 v000001f5ea908c10_0;
    %assign/vec4 v000001f5ea908d50_0, 0;
T_37.12 ;
    %load/vec4 v000001f5ea9085d0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.14, 8;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v000001f5ea908ad0_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v000001f5ea908e90_0, 0;
    %load/vec4 v000001f5ea908cb0_0;
    %assign/vec4 v000001f5ea908d50_0, 0;
T_37.14 ;
    %jmp T_37.7;
T_37.4 ;
    %load/vec4 v000001f5ea909390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.16, 8;
    %load/vec4 v000001f5ea90a510_0;
    %assign/vec4 v000001f5ea90a330_0, 0;
T_37.16 ;
    %load/vec4 v000001f5ea9085d0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.18, 8;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v000001f5ea908ad0_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v000001f5ea908e90_0, 0;
    %load/vec4 v000001f5ea908cb0_0;
    %assign/vec4 v000001f5ea908d50_0, 0;
T_37.18 ;
    %jmp T_37.7;
T_37.5 ;
    %load/vec4 v000001f5ea909390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.20, 8;
    %load/vec4 v000001f5ea90a510_0;
    %assign/vec4 v000001f5ea90a330_0, 0;
T_37.20 ;
    %load/vec4 v000001f5ea9085d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.22, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v000001f5ea908ad0_0, 0;
    %load/vec4 v000001f5ea908850_0;
    %concati/vec4 0, 0, 8;
    %assign/vec4 v000001f5ea908e90_0, 0;
    %load/vec4 v000001f5ea909750_0;
    %assign/vec4 v000001f5ea908d50_0, 0;
T_37.22 ;
    %load/vec4 v000001f5ea90a510_0;
    %cmpi/u 16, 0, 24;
    %jmp/0xz  T_37.24, 5;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001f5ea908ad0_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v000001f5ea90a330_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001f5ea908d50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f5ea9088f0_0, 0;
T_37.24 ;
    %jmp T_37.7;
T_37.7 ;
    %pop/vec4 1;
T_37.1 ;
    %jmp T_37;
    .thread T_37;
    .scope S_000001f5ea907410;
T_38 ;
    %vpi_call/w 18 142 "$dumpfile", "dump.vcd" {0 0 0};
    %vpi_call/w 18 143 "$dumpvars" {0 0 0};
    %end;
    .thread T_38;
    .scope S_000001f5ea9075a0;
T_39 ;
    %wait E_000001f5ea8137c0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f5ea90a150_0, 0, 1;
    %load/vec4 v000001f5ea908df0_0;
    %parti/s 1, 41, 7;
    %load/vec4 v000001f5ea908df0_0;
    %parti/s 3, 36, 7;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001f5ea90a650_0, 4, 4;
    %load/vec4 v000001f5ea908df0_0;
    %parti/s 1, 41, 7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_39.3, 9;
    %load/vec4 v000001f5ea908df0_0;
    %parti/s 3, 39, 7;
    %nand/r;
    %and;
T_39.3;
    %flag_set/vec4 8;
    %jmp/1 T_39.2, 8;
    %load/vec4 v000001f5ea908df0_0;
    %parti/s 1, 41, 7;
    %inv;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_39.4, 10;
    %load/vec4 v000001f5ea908df0_0;
    %parti/s 3, 39, 7;
    %or/r;
    %and;
T_39.4;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_39.2;
    %jmp/0 T_39.0, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_39.1, 8;
T_39.0 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_39.1, 8;
 ; End of false expr.
    %blend;
T_39.1;
    %store/vec4 v000001f5ea90a150_0, 0, 1;
    %load/vec4 v000001f5ea908df0_0;
    %parti/s 14, 22, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001f5ea90a650_0, 4, 14;
    %jmp T_39;
    .thread T_39, $push;
    .scope S_000001f5ea916360;
T_40 ;
    %wait E_000001f5ea811340;
    %load/vec4 v000001f5ea917da0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001f5ea918980_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v000001f5ea917620_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v000001f5ea917e40_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001f5ea9176c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f5ea90a830_0, 0;
    %jmp T_40.1;
T_40.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f5ea90a830_0, 0;
    %load/vec4 v000001f5ea918980_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_40.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_40.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_40.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_40.5, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001f5ea918980_0, 0;
    %jmp T_40.7;
T_40.2 ;
    %load/vec4 v000001f5ea918020_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.8, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v000001f5ea918980_0, 0;
    %load/vec4 v000001f5ea90a010_0;
    %concati/vec4 0, 0, 8;
    %assign/vec4 v000001f5ea917e40_0, 0;
    %load/vec4 v000001f5ea90a6f0_0;
    %assign/vec4 v000001f5ea9176c0_0, 0;
T_40.8 ;
    %jmp T_40.7;
T_40.3 ;
    %load/vec4 v000001f5ea918340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.10, 8;
    %load/vec4 v000001f5ea918e80_0;
    %assign/vec4 v000001f5ea917620_0, 0;
T_40.10 ;
    %load/vec4 v000001f5ea918e80_0;
    %cmpi/u 983040, 0, 24;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_40.12, 5;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v000001f5ea918980_0, 0;
    %load/vec4 v000001f5ea917760_0;
    %concati/vec4 0, 0, 8;
    %assign/vec4 v000001f5ea917e40_0, 0;
    %load/vec4 v000001f5ea918c00_0;
    %assign/vec4 v000001f5ea9176c0_0, 0;
T_40.12 ;
    %load/vec4 v000001f5ea918020_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.14, 8;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v000001f5ea918980_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v000001f5ea917e40_0, 0;
    %load/vec4 v000001f5ea917a80_0;
    %assign/vec4 v000001f5ea9176c0_0, 0;
T_40.14 ;
    %jmp T_40.7;
T_40.4 ;
    %load/vec4 v000001f5ea918340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.16, 8;
    %load/vec4 v000001f5ea918e80_0;
    %assign/vec4 v000001f5ea917620_0, 0;
T_40.16 ;
    %load/vec4 v000001f5ea918020_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.18, 8;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v000001f5ea918980_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v000001f5ea917e40_0, 0;
    %load/vec4 v000001f5ea917a80_0;
    %assign/vec4 v000001f5ea9176c0_0, 0;
T_40.18 ;
    %jmp T_40.7;
T_40.5 ;
    %load/vec4 v000001f5ea918340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.20, 8;
    %load/vec4 v000001f5ea918e80_0;
    %assign/vec4 v000001f5ea917620_0, 0;
T_40.20 ;
    %load/vec4 v000001f5ea918020_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.22, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v000001f5ea918980_0, 0;
    %load/vec4 v000001f5ea90a010_0;
    %concati/vec4 0, 0, 8;
    %assign/vec4 v000001f5ea917e40_0, 0;
    %load/vec4 v000001f5ea90a6f0_0;
    %assign/vec4 v000001f5ea9176c0_0, 0;
T_40.22 ;
    %load/vec4 v000001f5ea918e80_0;
    %cmpi/u 16, 0, 24;
    %jmp/0xz  T_40.24, 5;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001f5ea918980_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v000001f5ea917620_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001f5ea9176c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f5ea90a830_0, 0;
T_40.24 ;
    %jmp T_40.7;
T_40.7 ;
    %pop/vec4 1;
T_40.1 ;
    %jmp T_40;
    .thread T_40;
    .scope S_000001f5ea916360;
T_41 ;
    %vpi_call/w 18 142 "$dumpfile", "dump.vcd" {0 0 0};
    %vpi_call/w 18 143 "$dumpvars" {0 0 0};
    %end;
    .thread T_41;
    .scope S_000001f5ea9161d0;
T_42 ;
    %wait E_000001f5ea814380;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f5ea908530_0, 0, 1;
    %load/vec4 v000001f5ea909f70_0;
    %parti/s 1, 41, 7;
    %load/vec4 v000001f5ea909f70_0;
    %parti/s 3, 36, 7;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001f5ea909e30_0, 4, 4;
    %load/vec4 v000001f5ea909f70_0;
    %parti/s 1, 41, 7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_42.3, 9;
    %load/vec4 v000001f5ea909f70_0;
    %parti/s 3, 39, 7;
    %nand/r;
    %and;
T_42.3;
    %flag_set/vec4 8;
    %jmp/1 T_42.2, 8;
    %load/vec4 v000001f5ea909f70_0;
    %parti/s 1, 41, 7;
    %inv;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_42.4, 10;
    %load/vec4 v000001f5ea909f70_0;
    %parti/s 3, 39, 7;
    %or/r;
    %and;
T_42.4;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_42.2;
    %jmp/0 T_42.0, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_42.1, 8;
T_42.0 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_42.1, 8;
 ; End of false expr.
    %blend;
T_42.1;
    %store/vec4 v000001f5ea908530_0, 0, 1;
    %load/vec4 v000001f5ea909f70_0;
    %parti/s 14, 22, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001f5ea909e30_0, 4, 14;
    %jmp T_42;
    .thread T_42, $push;
    .scope S_000001f5ea9169a0;
T_43 ;
    %wait E_000001f5ea811340;
    %load/vec4 v000001f5ea917080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001f5ea917580_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v000001f5ea919100_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v000001f5ea918480_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001f5ea9173a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f5ea917d00_0, 0;
    %jmp T_43.1;
T_43.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f5ea917d00_0, 0;
    %load/vec4 v000001f5ea917580_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_43.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_43.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_43.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_43.5, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001f5ea917580_0, 0;
    %jmp T_43.7;
T_43.2 ;
    %load/vec4 v000001f5ea917300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.8, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v000001f5ea917580_0, 0;
    %load/vec4 v000001f5ea9187a0_0;
    %concati/vec4 0, 0, 8;
    %assign/vec4 v000001f5ea918480_0, 0;
    %load/vec4 v000001f5ea918840_0;
    %assign/vec4 v000001f5ea9173a0_0, 0;
T_43.8 ;
    %jmp T_43.7;
T_43.3 ;
    %load/vec4 v000001f5ea919560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.10, 8;
    %load/vec4 v000001f5ea918ac0_0;
    %assign/vec4 v000001f5ea919100_0, 0;
T_43.10 ;
    %load/vec4 v000001f5ea918ac0_0;
    %cmpi/u 983040, 0, 24;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_43.12, 5;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v000001f5ea917580_0, 0;
    %load/vec4 v000001f5ea916fe0_0;
    %concati/vec4 0, 0, 8;
    %assign/vec4 v000001f5ea918480_0, 0;
    %load/vec4 v000001f5ea9183e0_0;
    %assign/vec4 v000001f5ea9173a0_0, 0;
T_43.12 ;
    %load/vec4 v000001f5ea917300_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.14, 8;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v000001f5ea917580_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v000001f5ea918480_0, 0;
    %load/vec4 v000001f5ea918ca0_0;
    %assign/vec4 v000001f5ea9173a0_0, 0;
T_43.14 ;
    %jmp T_43.7;
T_43.4 ;
    %load/vec4 v000001f5ea919560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.16, 8;
    %load/vec4 v000001f5ea918ac0_0;
    %assign/vec4 v000001f5ea919100_0, 0;
T_43.16 ;
    %load/vec4 v000001f5ea917300_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.18, 8;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v000001f5ea917580_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v000001f5ea918480_0, 0;
    %load/vec4 v000001f5ea918ca0_0;
    %assign/vec4 v000001f5ea9173a0_0, 0;
T_43.18 ;
    %jmp T_43.7;
T_43.5 ;
    %load/vec4 v000001f5ea919560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.20, 8;
    %load/vec4 v000001f5ea918ac0_0;
    %assign/vec4 v000001f5ea919100_0, 0;
T_43.20 ;
    %load/vec4 v000001f5ea917300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.22, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v000001f5ea917580_0, 0;
    %load/vec4 v000001f5ea9187a0_0;
    %concati/vec4 0, 0, 8;
    %assign/vec4 v000001f5ea918480_0, 0;
    %load/vec4 v000001f5ea918840_0;
    %assign/vec4 v000001f5ea9173a0_0, 0;
T_43.22 ;
    %load/vec4 v000001f5ea918ac0_0;
    %cmpi/u 16, 0, 24;
    %jmp/0xz  T_43.24, 5;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001f5ea917580_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v000001f5ea919100_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001f5ea9173a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f5ea917d00_0, 0;
T_43.24 ;
    %jmp T_43.7;
T_43.7 ;
    %pop/vec4 1;
T_43.1 ;
    %jmp T_43;
    .thread T_43;
    .scope S_000001f5ea9169a0;
T_44 ;
    %vpi_call/w 18 142 "$dumpfile", "dump.vcd" {0 0 0};
    %vpi_call/w 18 143 "$dumpvars" {0 0 0};
    %end;
    .thread T_44;
    .scope S_000001f5ea915230;
T_45 ;
    %wait E_000001f5ea8133c0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f5ea9194c0_0, 0, 1;
    %load/vec4 v000001f5ea918fc0_0;
    %parti/s 1, 41, 7;
    %load/vec4 v000001f5ea918fc0_0;
    %parti/s 3, 36, 7;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001f5ea9196a0_0, 4, 4;
    %load/vec4 v000001f5ea918fc0_0;
    %parti/s 1, 41, 7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_45.3, 9;
    %load/vec4 v000001f5ea918fc0_0;
    %parti/s 3, 39, 7;
    %nand/r;
    %and;
T_45.3;
    %flag_set/vec4 8;
    %jmp/1 T_45.2, 8;
    %load/vec4 v000001f5ea918fc0_0;
    %parti/s 1, 41, 7;
    %inv;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_45.4, 10;
    %load/vec4 v000001f5ea918fc0_0;
    %parti/s 3, 39, 7;
    %or/r;
    %and;
T_45.4;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_45.2;
    %jmp/0 T_45.0, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_45.1, 8;
T_45.0 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_45.1, 8;
 ; End of false expr.
    %blend;
T_45.1;
    %store/vec4 v000001f5ea9194c0_0, 0, 1;
    %load/vec4 v000001f5ea918fc0_0;
    %parti/s 14, 22, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001f5ea9196a0_0, 4, 14;
    %jmp T_45;
    .thread T_45, $push;
    .scope S_000001f5ea915a00;
T_46 ;
    %wait E_000001f5ea811340;
    %load/vec4 v000001f5ea91b040_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001f5ea91ae60_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v000001f5ea91a140_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v000001f5ea9197e0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001f5ea91b900_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f5ea9199c0_0, 0;
    %jmp T_46.1;
T_46.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f5ea9199c0_0, 0;
    %load/vec4 v000001f5ea91ae60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_46.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_46.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_46.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_46.5, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001f5ea91ae60_0, 0;
    %jmp T_46.7;
T_46.2 ;
    %load/vec4 v000001f5ea91adc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.8, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v000001f5ea91ae60_0, 0;
    %load/vec4 v000001f5ea919920_0;
    %concati/vec4 0, 0, 8;
    %assign/vec4 v000001f5ea9197e0_0, 0;
    %load/vec4 v000001f5ea91a3c0_0;
    %assign/vec4 v000001f5ea91b900_0, 0;
T_46.8 ;
    %jmp T_46.7;
T_46.3 ;
    %load/vec4 v000001f5ea91aa00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.10, 8;
    %load/vec4 v000001f5ea91afa0_0;
    %assign/vec4 v000001f5ea91a140_0, 0;
T_46.10 ;
    %load/vec4 v000001f5ea91afa0_0;
    %cmpi/u 983040, 0, 24;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_46.12, 5;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v000001f5ea91ae60_0, 0;
    %load/vec4 v000001f5ea919c40_0;
    %concati/vec4 0, 0, 8;
    %assign/vec4 v000001f5ea9197e0_0, 0;
    %load/vec4 v000001f5ea919ce0_0;
    %assign/vec4 v000001f5ea91b900_0, 0;
T_46.12 ;
    %load/vec4 v000001f5ea91adc0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.14, 8;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v000001f5ea91ae60_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v000001f5ea9197e0_0, 0;
    %load/vec4 v000001f5ea91b2c0_0;
    %assign/vec4 v000001f5ea91b900_0, 0;
T_46.14 ;
    %jmp T_46.7;
T_46.4 ;
    %load/vec4 v000001f5ea91aa00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.16, 8;
    %load/vec4 v000001f5ea91afa0_0;
    %assign/vec4 v000001f5ea91a140_0, 0;
T_46.16 ;
    %load/vec4 v000001f5ea91adc0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.18, 8;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v000001f5ea91ae60_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v000001f5ea9197e0_0, 0;
    %load/vec4 v000001f5ea91b2c0_0;
    %assign/vec4 v000001f5ea91b900_0, 0;
T_46.18 ;
    %jmp T_46.7;
T_46.5 ;
    %load/vec4 v000001f5ea91aa00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.20, 8;
    %load/vec4 v000001f5ea91afa0_0;
    %assign/vec4 v000001f5ea91a140_0, 0;
T_46.20 ;
    %load/vec4 v000001f5ea91adc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.22, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v000001f5ea91ae60_0, 0;
    %load/vec4 v000001f5ea919920_0;
    %concati/vec4 0, 0, 8;
    %assign/vec4 v000001f5ea9197e0_0, 0;
    %load/vec4 v000001f5ea91a3c0_0;
    %assign/vec4 v000001f5ea91b900_0, 0;
T_46.22 ;
    %load/vec4 v000001f5ea91afa0_0;
    %cmpi/u 16, 0, 24;
    %jmp/0xz  T_46.24, 5;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001f5ea91ae60_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v000001f5ea91a140_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001f5ea91b900_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f5ea9199c0_0, 0;
T_46.24 ;
    %jmp T_46.7;
T_46.7 ;
    %pop/vec4 1;
T_46.1 ;
    %jmp T_46;
    .thread T_46;
    .scope S_000001f5ea915a00;
T_47 ;
    %vpi_call/w 18 142 "$dumpfile", "dump.vcd" {0 0 0};
    %vpi_call/w 18 143 "$dumpvars" {0 0 0};
    %end;
    .thread T_47;
    .scope S_000001f5ea914d80;
T_48 ;
    %wait E_000001f5ea8139c0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f5ea919e20_0, 0, 1;
    %load/vec4 v000001f5ea91a640_0;
    %parti/s 1, 41, 7;
    %load/vec4 v000001f5ea91a640_0;
    %parti/s 3, 36, 7;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001f5ea91bcc0_0, 4, 4;
    %load/vec4 v000001f5ea91a640_0;
    %parti/s 1, 41, 7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_48.3, 9;
    %load/vec4 v000001f5ea91a640_0;
    %parti/s 3, 39, 7;
    %nand/r;
    %and;
T_48.3;
    %flag_set/vec4 8;
    %jmp/1 T_48.2, 8;
    %load/vec4 v000001f5ea91a640_0;
    %parti/s 1, 41, 7;
    %inv;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_48.4, 10;
    %load/vec4 v000001f5ea91a640_0;
    %parti/s 3, 39, 7;
    %or/r;
    %and;
T_48.4;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_48.2;
    %jmp/0 T_48.0, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_48.1, 8;
T_48.0 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_48.1, 8;
 ; End of false expr.
    %blend;
T_48.1;
    %store/vec4 v000001f5ea919e20_0, 0, 1;
    %load/vec4 v000001f5ea91a640_0;
    %parti/s 14, 22, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001f5ea91bcc0_0, 4, 14;
    %jmp T_48;
    .thread T_48, $push;
    .scope S_000001f5ea9150a0;
T_49 ;
    %wait E_000001f5ea811340;
    %load/vec4 v000001f5ea91bd60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001f5ea91e6a0_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v000001f5ea91ad20_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v000001f5ea91da20_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001f5ea91d480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f5ea91b180_0, 0;
    %jmp T_49.1;
T_49.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f5ea91b180_0, 0;
    %load/vec4 v000001f5ea91e6a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_49.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_49.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_49.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_49.5, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001f5ea91e6a0_0, 0;
    %jmp T_49.7;
T_49.2 ;
    %load/vec4 v000001f5ea91ac80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.8, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v000001f5ea91e6a0_0, 0;
    %load/vec4 v000001f5ea91bb80_0;
    %concati/vec4 0, 0, 8;
    %assign/vec4 v000001f5ea91da20_0, 0;
    %load/vec4 v000001f5ea91a5a0_0;
    %assign/vec4 v000001f5ea91d480_0, 0;
T_49.8 ;
    %jmp T_49.7;
T_49.3 ;
    %load/vec4 v000001f5ea91b720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.10, 8;
    %load/vec4 v000001f5ea91b400_0;
    %assign/vec4 v000001f5ea91ad20_0, 0;
T_49.10 ;
    %load/vec4 v000001f5ea91b400_0;
    %cmpi/u 983040, 0, 24;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_49.12, 5;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v000001f5ea91e6a0_0, 0;
    %load/vec4 v000001f5ea91b220_0;
    %concati/vec4 0, 0, 8;
    %assign/vec4 v000001f5ea91da20_0, 0;
    %load/vec4 v000001f5ea91abe0_0;
    %assign/vec4 v000001f5ea91d480_0, 0;
T_49.12 ;
    %load/vec4 v000001f5ea91ac80_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.14, 8;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v000001f5ea91e6a0_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v000001f5ea91da20_0, 0;
    %load/vec4 v000001f5ea91b7c0_0;
    %assign/vec4 v000001f5ea91d480_0, 0;
T_49.14 ;
    %jmp T_49.7;
T_49.4 ;
    %load/vec4 v000001f5ea91b720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.16, 8;
    %load/vec4 v000001f5ea91b400_0;
    %assign/vec4 v000001f5ea91ad20_0, 0;
T_49.16 ;
    %load/vec4 v000001f5ea91ac80_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.18, 8;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v000001f5ea91e6a0_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v000001f5ea91da20_0, 0;
    %load/vec4 v000001f5ea91b7c0_0;
    %assign/vec4 v000001f5ea91d480_0, 0;
T_49.18 ;
    %jmp T_49.7;
T_49.5 ;
    %load/vec4 v000001f5ea91b720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.20, 8;
    %load/vec4 v000001f5ea91b400_0;
    %assign/vec4 v000001f5ea91ad20_0, 0;
T_49.20 ;
    %load/vec4 v000001f5ea91ac80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.22, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v000001f5ea91e6a0_0, 0;
    %load/vec4 v000001f5ea91bb80_0;
    %concati/vec4 0, 0, 8;
    %assign/vec4 v000001f5ea91da20_0, 0;
    %load/vec4 v000001f5ea91a5a0_0;
    %assign/vec4 v000001f5ea91d480_0, 0;
T_49.22 ;
    %load/vec4 v000001f5ea91b400_0;
    %cmpi/u 16, 0, 24;
    %jmp/0xz  T_49.24, 5;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001f5ea91e6a0_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v000001f5ea91ad20_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001f5ea91d480_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f5ea91b180_0, 0;
T_49.24 ;
    %jmp T_49.7;
T_49.7 ;
    %pop/vec4 1;
T_49.1 ;
    %jmp T_49;
    .thread T_49;
    .scope S_000001f5ea9150a0;
T_50 ;
    %vpi_call/w 18 142 "$dumpfile", "dump.vcd" {0 0 0};
    %vpi_call/w 18 143 "$dumpvars" {0 0 0};
    %end;
    .thread T_50;
    .scope S_000001f5ea914f10;
T_51 ;
    %wait E_000001f5ea814400;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f5ea91a780_0, 0, 1;
    %load/vec4 v000001f5ea91ba40_0;
    %parti/s 1, 41, 7;
    %load/vec4 v000001f5ea91ba40_0;
    %parti/s 3, 36, 7;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001f5ea91a320_0, 4, 4;
    %load/vec4 v000001f5ea91ba40_0;
    %parti/s 1, 41, 7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_51.3, 9;
    %load/vec4 v000001f5ea91ba40_0;
    %parti/s 3, 39, 7;
    %nand/r;
    %and;
T_51.3;
    %flag_set/vec4 8;
    %jmp/1 T_51.2, 8;
    %load/vec4 v000001f5ea91ba40_0;
    %parti/s 1, 41, 7;
    %inv;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_51.4, 10;
    %load/vec4 v000001f5ea91ba40_0;
    %parti/s 3, 39, 7;
    %or/r;
    %and;
T_51.4;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_51.2;
    %jmp/0 T_51.0, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_51.1, 8;
T_51.0 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_51.1, 8;
 ; End of false expr.
    %blend;
T_51.1;
    %store/vec4 v000001f5ea91a780_0, 0, 1;
    %load/vec4 v000001f5ea91ba40_0;
    %parti/s 14, 22, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001f5ea91a320_0, 4, 14;
    %jmp T_51;
    .thread T_51, $push;
    .scope S_000001f5ea915d20;
T_52 ;
    %wait E_000001f5ea811340;
    %load/vec4 v000001f5ea91c3a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001f5ea91cbc0_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v000001f5ea91c8a0_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v000001f5ea91cc60_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001f5ea91c4e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f5ea91e600_0, 0;
    %jmp T_52.1;
T_52.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f5ea91e600_0, 0;
    %load/vec4 v000001f5ea91cbc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_52.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_52.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_52.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_52.5, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001f5ea91cbc0_0, 0;
    %jmp T_52.7;
T_52.2 ;
    %load/vec4 v000001f5ea91de80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.8, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v000001f5ea91cbc0_0, 0;
    %load/vec4 v000001f5ea91e240_0;
    %concati/vec4 0, 0, 8;
    %assign/vec4 v000001f5ea91cc60_0, 0;
    %load/vec4 v000001f5ea91ca80_0;
    %assign/vec4 v000001f5ea91c4e0_0, 0;
T_52.8 ;
    %jmp T_52.7;
T_52.3 ;
    %load/vec4 v000001f5ea91d660_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.10, 8;
    %load/vec4 v000001f5ea91d3e0_0;
    %assign/vec4 v000001f5ea91c8a0_0, 0;
T_52.10 ;
    %load/vec4 v000001f5ea91d3e0_0;
    %cmpi/u 983040, 0, 24;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_52.12, 5;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v000001f5ea91cbc0_0, 0;
    %load/vec4 v000001f5ea91dde0_0;
    %concati/vec4 0, 0, 8;
    %assign/vec4 v000001f5ea91cc60_0, 0;
    %load/vec4 v000001f5ea91c1c0_0;
    %assign/vec4 v000001f5ea91c4e0_0, 0;
T_52.12 ;
    %load/vec4 v000001f5ea91de80_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.14, 8;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v000001f5ea91cbc0_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v000001f5ea91cc60_0, 0;
    %load/vec4 v000001f5ea91cb20_0;
    %assign/vec4 v000001f5ea91c4e0_0, 0;
T_52.14 ;
    %jmp T_52.7;
T_52.4 ;
    %load/vec4 v000001f5ea91d660_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.16, 8;
    %load/vec4 v000001f5ea91d3e0_0;
    %assign/vec4 v000001f5ea91c8a0_0, 0;
T_52.16 ;
    %load/vec4 v000001f5ea91de80_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.18, 8;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v000001f5ea91cbc0_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v000001f5ea91cc60_0, 0;
    %load/vec4 v000001f5ea91cb20_0;
    %assign/vec4 v000001f5ea91c4e0_0, 0;
T_52.18 ;
    %jmp T_52.7;
T_52.5 ;
    %load/vec4 v000001f5ea91d660_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.20, 8;
    %load/vec4 v000001f5ea91d3e0_0;
    %assign/vec4 v000001f5ea91c8a0_0, 0;
T_52.20 ;
    %load/vec4 v000001f5ea91de80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.22, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v000001f5ea91cbc0_0, 0;
    %load/vec4 v000001f5ea91e240_0;
    %concati/vec4 0, 0, 8;
    %assign/vec4 v000001f5ea91cc60_0, 0;
    %load/vec4 v000001f5ea91ca80_0;
    %assign/vec4 v000001f5ea91c4e0_0, 0;
T_52.22 ;
    %load/vec4 v000001f5ea91d3e0_0;
    %cmpi/u 16, 0, 24;
    %jmp/0xz  T_52.24, 5;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001f5ea91cbc0_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v000001f5ea91c8a0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001f5ea91c4e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f5ea91e600_0, 0;
T_52.24 ;
    %jmp T_52.7;
T_52.7 ;
    %pop/vec4 1;
T_52.1 ;
    %jmp T_52;
    .thread T_52;
    .scope S_000001f5ea915d20;
T_53 ;
    %vpi_call/w 18 142 "$dumpfile", "dump.vcd" {0 0 0};
    %vpi_call/w 18 143 "$dumpvars" {0 0 0};
    %end;
    .thread T_53;
    .scope S_000001f5ea915b90;
T_54 ;
    %wait E_000001f5ea814e40;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f5ea91e560_0, 0, 1;
    %load/vec4 v000001f5ea91dfc0_0;
    %parti/s 1, 41, 7;
    %load/vec4 v000001f5ea91dfc0_0;
    %parti/s 3, 36, 7;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001f5ea91c9e0_0, 4, 4;
    %load/vec4 v000001f5ea91dfc0_0;
    %parti/s 1, 41, 7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_54.3, 9;
    %load/vec4 v000001f5ea91dfc0_0;
    %parti/s 3, 39, 7;
    %nand/r;
    %and;
T_54.3;
    %flag_set/vec4 8;
    %jmp/1 T_54.2, 8;
    %load/vec4 v000001f5ea91dfc0_0;
    %parti/s 1, 41, 7;
    %inv;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_54.4, 10;
    %load/vec4 v000001f5ea91dfc0_0;
    %parti/s 3, 39, 7;
    %or/r;
    %and;
T_54.4;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_54.2;
    %jmp/0 T_54.0, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_54.1, 8;
T_54.0 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_54.1, 8;
 ; End of false expr.
    %blend;
T_54.1;
    %store/vec4 v000001f5ea91e560_0, 0, 1;
    %load/vec4 v000001f5ea91dfc0_0;
    %parti/s 14, 22, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001f5ea91c9e0_0, 4, 14;
    %jmp T_54;
    .thread T_54, $push;
    .scope S_000001f5ea9219a0;
T_55 ;
    %wait E_000001f5ea811340;
    %load/vec4 v000001f5ea92fc20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001f5ea92d7e0_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v000001f5ea91eec0_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v000001f5ea92dc40_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001f5ea92f9a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f5ea91e9c0_0, 0;
    %jmp T_55.1;
T_55.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f5ea91e9c0_0, 0;
    %load/vec4 v000001f5ea92d7e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_55.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_55.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_55.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_55.5, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001f5ea92d7e0_0, 0;
    %jmp T_55.7;
T_55.2 ;
    %load/vec4 v000001f5ea91e7e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.8, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v000001f5ea92d7e0_0, 0;
    %load/vec4 v000001f5ea91ee20_0;
    %concati/vec4 0, 0, 8;
    %assign/vec4 v000001f5ea92dc40_0, 0;
    %load/vec4 v000001f5ea91eb00_0;
    %assign/vec4 v000001f5ea92f9a0_0, 0;
T_55.8 ;
    %jmp T_55.7;
T_55.3 ;
    %load/vec4 v000001f5ea91ed80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.10, 8;
    %load/vec4 v000001f5ea91e880_0;
    %assign/vec4 v000001f5ea91eec0_0, 0;
T_55.10 ;
    %load/vec4 v000001f5ea91e880_0;
    %cmpi/u 983040, 0, 24;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_55.12, 5;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v000001f5ea92d7e0_0, 0;
    %load/vec4 v000001f5ea91ea60_0;
    %concati/vec4 0, 0, 8;
    %assign/vec4 v000001f5ea92dc40_0, 0;
    %load/vec4 v000001f5ea91eba0_0;
    %assign/vec4 v000001f5ea92f9a0_0, 0;
T_55.12 ;
    %load/vec4 v000001f5ea91e7e0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.14, 8;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v000001f5ea92d7e0_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v000001f5ea92dc40_0, 0;
    %load/vec4 v000001f5ea92fb80_0;
    %assign/vec4 v000001f5ea92f9a0_0, 0;
T_55.14 ;
    %jmp T_55.7;
T_55.4 ;
    %load/vec4 v000001f5ea91ed80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.16, 8;
    %load/vec4 v000001f5ea91e880_0;
    %assign/vec4 v000001f5ea91eec0_0, 0;
T_55.16 ;
    %load/vec4 v000001f5ea91e7e0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.18, 8;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v000001f5ea92d7e0_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v000001f5ea92dc40_0, 0;
    %load/vec4 v000001f5ea92fb80_0;
    %assign/vec4 v000001f5ea92f9a0_0, 0;
T_55.18 ;
    %jmp T_55.7;
T_55.5 ;
    %load/vec4 v000001f5ea91ed80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.20, 8;
    %load/vec4 v000001f5ea91e880_0;
    %assign/vec4 v000001f5ea91eec0_0, 0;
T_55.20 ;
    %load/vec4 v000001f5ea91e7e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.22, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v000001f5ea92d7e0_0, 0;
    %load/vec4 v000001f5ea91ee20_0;
    %concati/vec4 0, 0, 8;
    %assign/vec4 v000001f5ea92dc40_0, 0;
    %load/vec4 v000001f5ea91eb00_0;
    %assign/vec4 v000001f5ea92f9a0_0, 0;
T_55.22 ;
    %load/vec4 v000001f5ea91e880_0;
    %cmpi/u 16, 0, 24;
    %jmp/0xz  T_55.24, 5;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001f5ea92d7e0_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v000001f5ea91eec0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001f5ea92f9a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f5ea91e9c0_0, 0;
T_55.24 ;
    %jmp T_55.7;
T_55.7 ;
    %pop/vec4 1;
T_55.1 ;
    %jmp T_55;
    .thread T_55;
    .scope S_000001f5ea9219a0;
T_56 ;
    %vpi_call/w 18 142 "$dumpfile", "dump.vcd" {0 0 0};
    %vpi_call/w 18 143 "$dumpvars" {0 0 0};
    %end;
    .thread T_56;
    .scope S_000001f5ea920550;
T_57 ;
    %wait E_000001f5ea815180;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f5ea91df20_0, 0, 1;
    %load/vec4 v000001f5ea91e060_0;
    %parti/s 1, 41, 7;
    %load/vec4 v000001f5ea91e060_0;
    %parti/s 3, 36, 7;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001f5ea91d8e0_0, 4, 4;
    %load/vec4 v000001f5ea91e060_0;
    %parti/s 1, 41, 7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_57.3, 9;
    %load/vec4 v000001f5ea91e060_0;
    %parti/s 3, 39, 7;
    %nand/r;
    %and;
T_57.3;
    %flag_set/vec4 8;
    %jmp/1 T_57.2, 8;
    %load/vec4 v000001f5ea91e060_0;
    %parti/s 1, 41, 7;
    %inv;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_57.4, 10;
    %load/vec4 v000001f5ea91e060_0;
    %parti/s 3, 39, 7;
    %or/r;
    %and;
T_57.4;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_57.2;
    %jmp/0 T_57.0, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_57.1, 8;
T_57.0 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_57.1, 8;
 ; End of false expr.
    %blend;
T_57.1;
    %store/vec4 v000001f5ea91df20_0, 0, 1;
    %load/vec4 v000001f5ea91e060_0;
    %parti/s 14, 22, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001f5ea91d8e0_0, 4, 14;
    %jmp T_57;
    .thread T_57, $push;
    .scope S_000001f5ea921360;
T_58 ;
    %wait E_000001f5ea811340;
    %load/vec4 v000001f5ea92e320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001f5ea92e3c0_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v000001f5ea92e0a0_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v000001f5ea92edc0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001f5ea92e8c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f5ea92d9c0_0, 0;
    %jmp T_58.1;
T_58.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f5ea92d9c0_0, 0;
    %load/vec4 v000001f5ea92e3c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_58.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_58.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_58.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_58.5, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001f5ea92e3c0_0, 0;
    %jmp T_58.7;
T_58.2 ;
    %load/vec4 v000001f5ea92e140_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.8, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v000001f5ea92e3c0_0, 0;
    %load/vec4 v000001f5ea92d880_0;
    %concati/vec4 0, 0, 8;
    %assign/vec4 v000001f5ea92edc0_0, 0;
    %load/vec4 v000001f5ea92d920_0;
    %assign/vec4 v000001f5ea92e8c0_0, 0;
T_58.8 ;
    %jmp T_58.7;
T_58.3 ;
    %load/vec4 v000001f5ea92ec80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.10, 8;
    %load/vec4 v000001f5ea92e1e0_0;
    %assign/vec4 v000001f5ea92e0a0_0, 0;
T_58.10 ;
    %load/vec4 v000001f5ea92e1e0_0;
    %cmpi/u 983040, 0, 24;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_58.12, 5;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v000001f5ea92e3c0_0, 0;
    %load/vec4 v000001f5ea92db00_0;
    %concati/vec4 0, 0, 8;
    %assign/vec4 v000001f5ea92edc0_0, 0;
    %load/vec4 v000001f5ea92e000_0;
    %assign/vec4 v000001f5ea92e8c0_0, 0;
T_58.12 ;
    %load/vec4 v000001f5ea92e140_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.14, 8;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v000001f5ea92e3c0_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v000001f5ea92edc0_0, 0;
    %load/vec4 v000001f5ea92e280_0;
    %assign/vec4 v000001f5ea92e8c0_0, 0;
T_58.14 ;
    %jmp T_58.7;
T_58.4 ;
    %load/vec4 v000001f5ea92ec80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.16, 8;
    %load/vec4 v000001f5ea92e1e0_0;
    %assign/vec4 v000001f5ea92e0a0_0, 0;
T_58.16 ;
    %load/vec4 v000001f5ea92e140_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.18, 8;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v000001f5ea92e3c0_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v000001f5ea92edc0_0, 0;
    %load/vec4 v000001f5ea92e280_0;
    %assign/vec4 v000001f5ea92e8c0_0, 0;
T_58.18 ;
    %jmp T_58.7;
T_58.5 ;
    %load/vec4 v000001f5ea92ec80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.20, 8;
    %load/vec4 v000001f5ea92e1e0_0;
    %assign/vec4 v000001f5ea92e0a0_0, 0;
T_58.20 ;
    %load/vec4 v000001f5ea92e140_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.22, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v000001f5ea92e3c0_0, 0;
    %load/vec4 v000001f5ea92d880_0;
    %concati/vec4 0, 0, 8;
    %assign/vec4 v000001f5ea92edc0_0, 0;
    %load/vec4 v000001f5ea92d920_0;
    %assign/vec4 v000001f5ea92e8c0_0, 0;
T_58.22 ;
    %load/vec4 v000001f5ea92e1e0_0;
    %cmpi/u 16, 0, 24;
    %jmp/0xz  T_58.24, 5;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001f5ea92e3c0_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v000001f5ea92e0a0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001f5ea92e8c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f5ea92d9c0_0, 0;
T_58.24 ;
    %jmp T_58.7;
T_58.7 ;
    %pop/vec4 1;
T_58.1 ;
    %jmp T_58;
    .thread T_58;
    .scope S_000001f5ea921360;
T_59 ;
    %vpi_call/w 18 142 "$dumpfile", "dump.vcd" {0 0 0};
    %vpi_call/w 18 143 "$dumpvars" {0 0 0};
    %end;
    .thread T_59;
    .scope S_000001f5ea921040;
T_60 ;
    %wait E_000001f5ea814880;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f5ea92d740_0, 0, 1;
    %load/vec4 v000001f5ea92de20_0;
    %parti/s 1, 41, 7;
    %load/vec4 v000001f5ea92de20_0;
    %parti/s 3, 36, 7;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001f5ea92dd80_0, 4, 4;
    %load/vec4 v000001f5ea92de20_0;
    %parti/s 1, 41, 7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_60.3, 9;
    %load/vec4 v000001f5ea92de20_0;
    %parti/s 3, 39, 7;
    %nand/r;
    %and;
T_60.3;
    %flag_set/vec4 8;
    %jmp/1 T_60.2, 8;
    %load/vec4 v000001f5ea92de20_0;
    %parti/s 1, 41, 7;
    %inv;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_60.4, 10;
    %load/vec4 v000001f5ea92de20_0;
    %parti/s 3, 39, 7;
    %or/r;
    %and;
T_60.4;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_60.2;
    %jmp/0 T_60.0, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_60.1, 8;
T_60.0 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_60.1, 8;
 ; End of false expr.
    %blend;
T_60.1;
    %store/vec4 v000001f5ea92d740_0, 0, 1;
    %load/vec4 v000001f5ea92de20_0;
    %parti/s 14, 22, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001f5ea92dd80_0, 4, 14;
    %jmp T_60;
    .thread T_60, $push;
    .scope S_000001f5ea921810;
T_61 ;
    %wait E_000001f5ea811340;
    %load/vec4 v000001f5ea9324c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001f5ea931020_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v000001f5ea931840_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v000001f5ea92fd60_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001f5ea931fc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f5ea930c60_0, 0;
    %jmp T_61.1;
T_61.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f5ea930c60_0, 0;
    %load/vec4 v000001f5ea931020_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_61.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_61.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_61.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_61.5, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001f5ea931020_0, 0;
    %jmp T_61.7;
T_61.2 ;
    %load/vec4 v000001f5ea930d00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.8, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v000001f5ea931020_0, 0;
    %load/vec4 v000001f5ea930620_0;
    %concati/vec4 0, 0, 8;
    %assign/vec4 v000001f5ea92fd60_0, 0;
    %load/vec4 v000001f5ea92fe00_0;
    %assign/vec4 v000001f5ea931fc0_0, 0;
T_61.8 ;
    %jmp T_61.7;
T_61.3 ;
    %load/vec4 v000001f5ea9304e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.10, 8;
    %load/vec4 v000001f5ea931520_0;
    %assign/vec4 v000001f5ea931840_0, 0;
T_61.10 ;
    %load/vec4 v000001f5ea931520_0;
    %cmpi/u 983040, 0, 24;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_61.12, 5;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v000001f5ea931020_0, 0;
    %load/vec4 v000001f5ea9322e0_0;
    %concati/vec4 0, 0, 8;
    %assign/vec4 v000001f5ea92fd60_0, 0;
    %load/vec4 v000001f5ea931de0_0;
    %assign/vec4 v000001f5ea931fc0_0, 0;
T_61.12 ;
    %load/vec4 v000001f5ea930d00_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.14, 8;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v000001f5ea931020_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v000001f5ea92fd60_0, 0;
    %load/vec4 v000001f5ea930940_0;
    %assign/vec4 v000001f5ea931fc0_0, 0;
T_61.14 ;
    %jmp T_61.7;
T_61.4 ;
    %load/vec4 v000001f5ea9304e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.16, 8;
    %load/vec4 v000001f5ea931520_0;
    %assign/vec4 v000001f5ea931840_0, 0;
T_61.16 ;
    %load/vec4 v000001f5ea930d00_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.18, 8;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v000001f5ea931020_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v000001f5ea92fd60_0, 0;
    %load/vec4 v000001f5ea930940_0;
    %assign/vec4 v000001f5ea931fc0_0, 0;
T_61.18 ;
    %jmp T_61.7;
T_61.5 ;
    %load/vec4 v000001f5ea9304e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.20, 8;
    %load/vec4 v000001f5ea931520_0;
    %assign/vec4 v000001f5ea931840_0, 0;
T_61.20 ;
    %load/vec4 v000001f5ea930d00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.22, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v000001f5ea931020_0, 0;
    %load/vec4 v000001f5ea930620_0;
    %concati/vec4 0, 0, 8;
    %assign/vec4 v000001f5ea92fd60_0, 0;
    %load/vec4 v000001f5ea92fe00_0;
    %assign/vec4 v000001f5ea931fc0_0, 0;
T_61.22 ;
    %load/vec4 v000001f5ea931520_0;
    %cmpi/u 16, 0, 24;
    %jmp/0xz  T_61.24, 5;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001f5ea931020_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v000001f5ea931840_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001f5ea931fc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f5ea930c60_0, 0;
T_61.24 ;
    %jmp T_61.7;
T_61.7 ;
    %pop/vec4 1;
T_61.1 ;
    %jmp T_61;
    .thread T_61;
    .scope S_000001f5ea921810;
T_62 ;
    %vpi_call/w 18 142 "$dumpfile", "dump.vcd" {0 0 0};
    %vpi_call/w 18 143 "$dumpvars" {0 0 0};
    %end;
    .thread T_62;
    .scope S_000001f5ea920a00;
T_63 ;
    %wait E_000001f5ea814f00;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f5ea931a20_0, 0, 1;
    %load/vec4 v000001f5ea931e80_0;
    %parti/s 1, 41, 7;
    %load/vec4 v000001f5ea931e80_0;
    %parti/s 3, 36, 7;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001f5ea92f2c0_0, 4, 4;
    %load/vec4 v000001f5ea931e80_0;
    %parti/s 1, 41, 7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_63.3, 9;
    %load/vec4 v000001f5ea931e80_0;
    %parti/s 3, 39, 7;
    %nand/r;
    %and;
T_63.3;
    %flag_set/vec4 8;
    %jmp/1 T_63.2, 8;
    %load/vec4 v000001f5ea931e80_0;
    %parti/s 1, 41, 7;
    %inv;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_63.4, 10;
    %load/vec4 v000001f5ea931e80_0;
    %parti/s 3, 39, 7;
    %or/r;
    %and;
T_63.4;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_63.2;
    %jmp/0 T_63.0, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_63.1, 8;
T_63.0 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_63.1, 8;
 ; End of false expr.
    %blend;
T_63.1;
    %store/vec4 v000001f5ea931a20_0, 0, 1;
    %load/vec4 v000001f5ea931e80_0;
    %parti/s 14, 22, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001f5ea92f2c0_0, 4, 14;
    %jmp T_63;
    .thread T_63, $push;
    .scope S_000001f5ea9211d0;
T_64 ;
    %wait E_000001f5ea811340;
    %load/vec4 v000001f5ea930f80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001f5ea931ac0_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v000001f5ea9308a0_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v000001f5ea931340_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001f5ea9313e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f5ea9303a0_0, 0;
    %jmp T_64.1;
T_64.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f5ea9303a0_0, 0;
    %load/vec4 v000001f5ea931ac0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_64.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_64.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_64.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_64.5, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001f5ea931ac0_0, 0;
    %jmp T_64.7;
T_64.2 ;
    %load/vec4 v000001f5ea931b60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.8, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v000001f5ea931ac0_0, 0;
    %load/vec4 v000001f5ea932060_0;
    %concati/vec4 0, 0, 8;
    %assign/vec4 v000001f5ea931340_0, 0;
    %load/vec4 v000001f5ea931200_0;
    %assign/vec4 v000001f5ea9313e0_0, 0;
T_64.8 ;
    %jmp T_64.7;
T_64.3 ;
    %load/vec4 v000001f5ea9318e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.10, 8;
    %load/vec4 v000001f5ea931660_0;
    %assign/vec4 v000001f5ea9308a0_0, 0;
T_64.10 ;
    %load/vec4 v000001f5ea931660_0;
    %cmpi/u 983040, 0, 24;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_64.12, 5;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v000001f5ea931ac0_0, 0;
    %load/vec4 v000001f5ea92ffe0_0;
    %concati/vec4 0, 0, 8;
    %assign/vec4 v000001f5ea931340_0, 0;
    %load/vec4 v000001f5ea930080_0;
    %assign/vec4 v000001f5ea9313e0_0, 0;
T_64.12 ;
    %load/vec4 v000001f5ea931b60_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.14, 8;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v000001f5ea931ac0_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v000001f5ea931340_0, 0;
    %load/vec4 v000001f5ea930bc0_0;
    %assign/vec4 v000001f5ea9313e0_0, 0;
T_64.14 ;
    %jmp T_64.7;
T_64.4 ;
    %load/vec4 v000001f5ea9318e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.16, 8;
    %load/vec4 v000001f5ea931660_0;
    %assign/vec4 v000001f5ea9308a0_0, 0;
T_64.16 ;
    %load/vec4 v000001f5ea931b60_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.18, 8;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v000001f5ea931ac0_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v000001f5ea931340_0, 0;
    %load/vec4 v000001f5ea930bc0_0;
    %assign/vec4 v000001f5ea9313e0_0, 0;
T_64.18 ;
    %jmp T_64.7;
T_64.5 ;
    %load/vec4 v000001f5ea9318e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.20, 8;
    %load/vec4 v000001f5ea931660_0;
    %assign/vec4 v000001f5ea9308a0_0, 0;
T_64.20 ;
    %load/vec4 v000001f5ea931b60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.22, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v000001f5ea931ac0_0, 0;
    %load/vec4 v000001f5ea932060_0;
    %concati/vec4 0, 0, 8;
    %assign/vec4 v000001f5ea931340_0, 0;
    %load/vec4 v000001f5ea931200_0;
    %assign/vec4 v000001f5ea9313e0_0, 0;
T_64.22 ;
    %load/vec4 v000001f5ea931660_0;
    %cmpi/u 16, 0, 24;
    %jmp/0xz  T_64.24, 5;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001f5ea931ac0_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v000001f5ea9308a0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001f5ea9313e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f5ea9303a0_0, 0;
T_64.24 ;
    %jmp T_64.7;
T_64.7 ;
    %pop/vec4 1;
T_64.1 ;
    %jmp T_64;
    .thread T_64;
    .scope S_000001f5ea9211d0;
T_65 ;
    %vpi_call/w 18 142 "$dumpfile", "dump.vcd" {0 0 0};
    %vpi_call/w 18 143 "$dumpvars" {0 0 0};
    %end;
    .thread T_65;
    .scope S_000001f5ea920d20;
T_66 ;
    %wait E_000001f5ea8151c0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f5ea9321a0_0, 0, 1;
    %load/vec4 v000001f5ea930800_0;
    %parti/s 1, 41, 7;
    %load/vec4 v000001f5ea930800_0;
    %parti/s 3, 36, 7;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001f5ea930ee0_0, 4, 4;
    %load/vec4 v000001f5ea930800_0;
    %parti/s 1, 41, 7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_66.3, 9;
    %load/vec4 v000001f5ea930800_0;
    %parti/s 3, 39, 7;
    %nand/r;
    %and;
T_66.3;
    %flag_set/vec4 8;
    %jmp/1 T_66.2, 8;
    %load/vec4 v000001f5ea930800_0;
    %parti/s 1, 41, 7;
    %inv;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_66.4, 10;
    %load/vec4 v000001f5ea930800_0;
    %parti/s 3, 39, 7;
    %or/r;
    %and;
T_66.4;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_66.2;
    %jmp/0 T_66.0, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_66.1, 8;
T_66.0 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_66.1, 8;
 ; End of false expr.
    %blend;
T_66.1;
    %store/vec4 v000001f5ea9321a0_0, 0, 1;
    %load/vec4 v000001f5ea930800_0;
    %parti/s 14, 22, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001f5ea930ee0_0, 4, 14;
    %jmp T_66;
    .thread T_66, $push;
    .scope S_000001f5ea922300;
T_67 ;
    %wait E_000001f5ea811340;
    %load/vec4 v000001f5ea92d060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001f5ea92b800_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v000001f5ea92ca20_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v000001f5ea92c660_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001f5ea92bc60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f5ea92d420_0, 0;
    %jmp T_67.1;
T_67.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f5ea92d420_0, 0;
    %load/vec4 v000001f5ea92b800_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_67.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_67.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_67.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_67.5, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001f5ea92b800_0, 0;
    %jmp T_67.7;
T_67.2 ;
    %load/vec4 v000001f5ea92c3e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.8, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v000001f5ea92b800_0, 0;
    %load/vec4 v000001f5ea92b940_0;
    %concati/vec4 0, 0, 8;
    %assign/vec4 v000001f5ea92c660_0, 0;
    %load/vec4 v000001f5ea92c8e0_0;
    %assign/vec4 v000001f5ea92bc60_0, 0;
T_67.8 ;
    %jmp T_67.7;
T_67.3 ;
    %load/vec4 v000001f5ea92c7a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.10, 8;
    %load/vec4 v000001f5ea92af40_0;
    %assign/vec4 v000001f5ea92ca20_0, 0;
T_67.10 ;
    %load/vec4 v000001f5ea92af40_0;
    %cmpi/u 983040, 0, 24;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_67.12, 5;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v000001f5ea92b800_0, 0;
    %load/vec4 v000001f5ea92b9e0_0;
    %concati/vec4 0, 0, 8;
    %assign/vec4 v000001f5ea92c660_0, 0;
    %load/vec4 v000001f5ea92afe0_0;
    %assign/vec4 v000001f5ea92bc60_0, 0;
T_67.12 ;
    %load/vec4 v000001f5ea92c3e0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.14, 8;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v000001f5ea92b800_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v000001f5ea92c660_0, 0;
    %load/vec4 v000001f5ea92bf80_0;
    %assign/vec4 v000001f5ea92bc60_0, 0;
T_67.14 ;
    %jmp T_67.7;
T_67.4 ;
    %load/vec4 v000001f5ea92c7a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.16, 8;
    %load/vec4 v000001f5ea92af40_0;
    %assign/vec4 v000001f5ea92ca20_0, 0;
T_67.16 ;
    %load/vec4 v000001f5ea92c3e0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.18, 8;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v000001f5ea92b800_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v000001f5ea92c660_0, 0;
    %load/vec4 v000001f5ea92bf80_0;
    %assign/vec4 v000001f5ea92bc60_0, 0;
T_67.18 ;
    %jmp T_67.7;
T_67.5 ;
    %load/vec4 v000001f5ea92c7a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.20, 8;
    %load/vec4 v000001f5ea92af40_0;
    %assign/vec4 v000001f5ea92ca20_0, 0;
T_67.20 ;
    %load/vec4 v000001f5ea92c3e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.22, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v000001f5ea92b800_0, 0;
    %load/vec4 v000001f5ea92b940_0;
    %concati/vec4 0, 0, 8;
    %assign/vec4 v000001f5ea92c660_0, 0;
    %load/vec4 v000001f5ea92c8e0_0;
    %assign/vec4 v000001f5ea92bc60_0, 0;
T_67.22 ;
    %load/vec4 v000001f5ea92af40_0;
    %cmpi/u 16, 0, 24;
    %jmp/0xz  T_67.24, 5;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001f5ea92b800_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v000001f5ea92ca20_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001f5ea92bc60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f5ea92d420_0, 0;
T_67.24 ;
    %jmp T_67.7;
T_67.7 ;
    %pop/vec4 1;
T_67.1 ;
    %jmp T_67;
    .thread T_67;
    .scope S_000001f5ea922300;
T_68 ;
    %vpi_call/w 18 142 "$dumpfile", "dump.vcd" {0 0 0};
    %vpi_call/w 18 143 "$dumpvars" {0 0 0};
    %end;
    .thread T_68;
    .scope S_000001f5ea922170;
T_69 ;
    %wait E_000001f5ea814440;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f5ea92c700_0, 0, 1;
    %load/vec4 v000001f5ea92cfc0_0;
    %parti/s 1, 41, 7;
    %load/vec4 v000001f5ea92cfc0_0;
    %parti/s 3, 36, 7;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001f5ea9326a0_0, 4, 4;
    %load/vec4 v000001f5ea92cfc0_0;
    %parti/s 1, 41, 7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_69.3, 9;
    %load/vec4 v000001f5ea92cfc0_0;
    %parti/s 3, 39, 7;
    %nand/r;
    %and;
T_69.3;
    %flag_set/vec4 8;
    %jmp/1 T_69.2, 8;
    %load/vec4 v000001f5ea92cfc0_0;
    %parti/s 1, 41, 7;
    %inv;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_69.4, 10;
    %load/vec4 v000001f5ea92cfc0_0;
    %parti/s 3, 39, 7;
    %or/r;
    %and;
T_69.4;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_69.2;
    %jmp/0 T_69.0, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_69.1, 8;
T_69.0 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_69.1, 8;
 ; End of false expr.
    %blend;
T_69.1;
    %store/vec4 v000001f5ea92c700_0, 0, 1;
    %load/vec4 v000001f5ea92cfc0_0;
    %parti/s 14, 22, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001f5ea9326a0_0, 4, 14;
    %jmp T_69;
    .thread T_69, $push;
    .scope S_000001f5ea946f60;
T_70 ;
    %wait E_000001f5ea816640;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f5ea92d100_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000001f5ea92cd40_0;
    %parti/s 1, 4, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001f5ea92cd40_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 5;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001f5ea92bee0_0, 4, 5;
    %load/vec4 v000001f5ea92c200_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001f5ea92bee0_0, 4, 14;
    %jmp T_70;
    .thread T_70, $push;
    .scope S_000001f5ea959380;
T_71 ;
    %wait E_000001f5ea8172c0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f5ea95dfe0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000001f5ea9601a0_0;
    %parti/s 1, 4, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001f5ea9601a0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 5;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001f5ea95e8a0_0, 4, 5;
    %load/vec4 v000001f5ea95e9e0_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001f5ea95e8a0_0, 4, 14;
    %jmp T_71;
    .thread T_71, $push;
    .scope S_000001f5ea959510;
T_72 ;
    %wait E_000001f5ea816d00;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f5ea95e300_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000001f5ea95e260_0;
    %parti/s 1, 4, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001f5ea95e260_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 5;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001f5ea95e080_0, 4, 5;
    %load/vec4 v000001f5ea95ef80_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001f5ea95e080_0, 4, 14;
    %jmp T_72;
    .thread T_72, $push;
    .scope S_000001f5ea95a320;
T_73 ;
    %wait E_000001f5ea816e40;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f5ea962900_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000001f5ea95f160_0;
    %parti/s 1, 4, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001f5ea95f160_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 5;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001f5ea95dea0_0, 4, 5;
    %load/vec4 v000001f5ea95f5c0_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001f5ea95dea0_0, 4, 14;
    %jmp T_73;
    .thread T_73, $push;
    .scope S_000001f5ea959830;
T_74 ;
    %wait E_000001f5ea816e80;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f5ea961a00_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000001f5ea961960_0;
    %parti/s 1, 4, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001f5ea961960_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 5;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001f5ea961320_0, 4, 5;
    %load/vec4 v000001f5ea960740_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001f5ea961320_0, 4, 14;
    %jmp T_74;
    .thread T_74, $push;
    .scope S_000001f5ea959ce0;
T_75 ;
    %wait E_000001f5ea817000;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f5ea961000_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000001f5ea9618c0_0;
    %parti/s 1, 4, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001f5ea9618c0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 5;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001f5ea962360_0, 4, 5;
    %load/vec4 v000001f5ea961820_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001f5ea962360_0, 4, 14;
    %jmp T_75;
    .thread T_75, $push;
    .scope S_000001f5ea959b50;
T_76 ;
    %wait E_000001f5ea817440;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f5ea963f80_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000001f5ea964340_0;
    %parti/s 1, 4, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001f5ea964340_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 5;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001f5ea962220_0, 4, 5;
    %load/vec4 v000001f5ea963ee0_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001f5ea962220_0, 4, 14;
    %jmp T_76;
    .thread T_76, $push;
    .scope S_000001f5ea95ac80;
T_77 ;
    %wait E_000001f5ea817880;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f5ea963b20_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000001f5ea964980_0;
    %parti/s 1, 4, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001f5ea964980_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 5;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001f5ea963620_0, 4, 5;
    %load/vec4 v000001f5ea9651a0_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001f5ea963620_0, 4, 14;
    %jmp T_77;
    .thread T_77, $push;
    .scope S_000001f5ea95a4b0;
T_78 ;
    %wait E_000001f5ea817940;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f5ea964e80_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000001f5ea964a20_0;
    %parti/s 1, 5, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001f5ea964a20_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 6;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001f5ea964660_0, 4, 6;
    %load/vec4 v000001f5ea9647a0_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001f5ea964660_0, 4, 14;
    %jmp T_78;
    .thread T_78, $push;
    .scope S_000001f5ea95a7d0;
T_79 ;
    %wait E_000001f5ea817600;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f5ea966c80_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000001f5ea965560_0;
    %parti/s 1, 5, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001f5ea965560_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 6;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001f5ea9657e0_0, 4, 6;
    %load/vec4 v000001f5ea967220_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001f5ea9657e0_0, 4, 14;
    %jmp T_79;
    .thread T_79, $push;
    .scope S_000001f5ea959e70;
T_80 ;
    %wait E_000001f5ea817700;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f5ea967360_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000001f5ea967680_0;
    %parti/s 1, 5, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001f5ea967680_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 6;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001f5ea9659c0_0, 4, 6;
    %load/vec4 v000001f5ea966780_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001f5ea9659c0_0, 4, 14;
    %jmp T_80;
    .thread T_80, $push;
    .scope S_000001f5ea96ca20;
T_81 ;
    %wait E_000001f5ea817e00;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f5ea967f40_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000001f5ea9656a0_0;
    %parti/s 1, 5, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001f5ea9656a0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 6;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001f5ea965420_0, 4, 6;
    %load/vec4 v000001f5ea9654c0_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001f5ea965420_0, 4, 14;
    %jmp T_81;
    .thread T_81, $push;
    .scope S_000001f5ea96e190;
T_82 ;
    %wait E_000001f5ea818240;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f5ea9689e0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000001f5ea968120_0;
    %parti/s 1, 6, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001f5ea968120_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 7;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001f5ea969de0_0, 4, 7;
    %load/vec4 v000001f5ea968bc0_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001f5ea969de0_0, 4, 14;
    %jmp T_82;
    .thread T_82, $push;
    .scope S_000001f5ea96d6a0;
T_83 ;
    %wait E_000001f5ea818940;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f5ea967c20_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000001f5ea969020_0;
    %parti/s 1, 6, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001f5ea969020_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 7;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001f5ea969e80_0, 4, 7;
    %load/vec4 v000001f5ea968c60_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001f5ea969e80_0, 4, 14;
    %jmp T_83;
    .thread T_83, $push;
    .scope S_000001f5ea96e4b0;
T_84 ;
    %wait E_000001f5ea818f00;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f5ea96b140_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000001f5ea96b000_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001f5ea96b000_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 8;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001f5ea967e00_0, 4, 8;
    %load/vec4 v000001f5ea96ace0_0;
    %concati/vec4 0, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001f5ea967e00_0, 4, 16;
    %jmp T_84;
    .thread T_84, $push;
    .scope S_000001f5ea8fd710;
T_85 ;
    %wait E_000001f5ea811340;
    %load/vec4 v000001f5ea95d5e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_85.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f5ea96ac40_0, 0, 32;
T_85.2 ;
    %load/vec4 v000001f5ea96ac40_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_85.3, 5;
    %pushi/vec4 0, 0, 18;
    %ix/getv/s 3, v000001f5ea96ac40_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f5ea95caa0, 0, 4;
    %load/vec4 v000001f5ea96ac40_0;
    %addi 1, 0, 32;
    %store/vec4 v000001f5ea96ac40_0, 0, 32;
    %jmp T_85.2;
T_85.3 ;
    %jmp T_85.1;
T_85.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f5ea96ac40_0, 0, 32;
T_85.4 ;
    %load/vec4 v000001f5ea96ac40_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_85.5, 5;
    %load/vec4 v000001f5ea95bce0_0;
    %load/vec4 v000001f5ea96ac40_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_85.6, 8;
    %load/vec4 v000001f5ea95c320_0;
    %ix/getv/s 3, v000001f5ea96ac40_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f5ea95caa0, 0, 4;
T_85.6 ;
    %load/vec4 v000001f5ea96ac40_0;
    %addi 1, 0, 32;
    %store/vec4 v000001f5ea96ac40_0, 0, 32;
    %jmp T_85.4;
T_85.5 ;
T_85.1 ;
    %jmp T_85;
    .thread T_85;
    .scope S_000001f5ea8fd710;
T_86 ;
    %wait E_000001f5ea811340;
    %load/vec4 v000001f5ea95d5e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_86.0, 8;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v000001f5ea95cb40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f5ea96ae20_0, 0;
    %jmp T_86.1;
T_86.0 ;
    %load/vec4 v000001f5ea96ae20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_86.2, 8;
    %load/vec4 v000001f5ea95bf60_0;
    %assign/vec4 v000001f5ea95cb40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f5ea96ae20_0, 0;
    %jmp T_86.3;
T_86.2 ;
    %load/vec4 v000001f5ea95bce0_0;
    %parti/s 1, 15, 5;
    %assign/vec4 v000001f5ea96ae20_0, 0;
T_86.3 ;
T_86.1 ;
    %jmp T_86;
    .thread T_86;
    .scope S_000001f5ea96db50;
T_87 ;
    %wait E_000001f5ea819300;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f5ea95b4c0_0, 0, 1;
    %load/vec4 v000001f5ea95c3c0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v000001f5ea95c3c0_0;
    %parti/s 9, 16, 6;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001f5ea95c820_0, 4, 10;
    %load/vec4 v000001f5ea95c3c0_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_87.3, 9;
    %load/vec4 v000001f5ea95c3c0_0;
    %parti/s 7, 25, 6;
    %nand/r;
    %and;
T_87.3;
    %flag_set/vec4 8;
    %jmp/1 T_87.2, 8;
    %load/vec4 v000001f5ea95c3c0_0;
    %parti/s 1, 31, 6;
    %inv;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_87.4, 10;
    %load/vec4 v000001f5ea95c3c0_0;
    %parti/s 7, 25, 6;
    %or/r;
    %and;
T_87.4;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_87.2;
    %jmp/0 T_87.0, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_87.1, 8;
T_87.0 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_87.1, 8;
 ; End of false expr.
    %blend;
T_87.1;
    %store/vec4 v000001f5ea95b4c0_0, 0, 1;
    %load/vec4 v000001f5ea95c3c0_0;
    %parti/s 14, 2, 3;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001f5ea95c820_0, 4, 14;
    %jmp T_87;
    .thread T_87, $push;
    .scope S_000001f5ea8fcf40;
T_88 ;
    %wait E_000001f5ea811340;
    %load/vec4 v000001f5ea901ad0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_88.0, 8;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v000001f5ea902d90_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v000001f5ea901990_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f5ea901490_0, 0;
    %jmp T_88.1;
T_88.0 ;
    %load/vec4 v000001f5ea902750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_88.2, 8;
    %load/vec4 v000001f5ea902d90_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v000001f5ea902d90_0, 0;
    %load/vec4 v000001f5ea901990_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v000001f5ea901990_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f5ea901490_0, 0;
    %load/vec4 v000001f5ea900950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_88.4, 8;
    %load/vec4 v000001f5ea900d10_0;
    %assign/vec4 v000001f5ea902d90_0, 0;
    %pushi/vec4 1, 0, 24;
    %assign/vec4 v000001f5ea901990_0, 0;
    %jmp T_88.5;
T_88.4 ;
    %load/vec4 v000001f5ea901990_0;
    %parti/s 1, 22, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_88.6, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f5ea901490_0, 0;
T_88.6 ;
T_88.5 ;
T_88.2 ;
T_88.1 ;
    %jmp T_88;
    .thread T_88;
    .scope S_000001f5ea8fdbc0;
T_89 ;
    %wait E_000001f5ea811340;
    %load/vec4 v000001f5ea900bd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_89.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f5ea902250_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f5ea900a90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f5ea9015d0_0, 0;
    %jmp T_89.1;
T_89.0 ;
    %load/vec4 v000001f5ea9027f0_0;
    %assign/vec4 v000001f5ea902250_0, 0;
    %load/vec4 v000001f5ea902250_0;
    %assign/vec4 v000001f5ea900a90_0, 0;
    %load/vec4 v000001f5ea900a90_0;
    %assign/vec4 v000001f5ea9015d0_0, 0;
T_89.1 ;
    %jmp T_89;
    .thread T_89;
    .scope S_000001f5ea8fdbc0;
T_90 ;
    %wait E_000001f5ea811340;
    %load/vec4 v000001f5ea900bd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_90.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f5ea900ef0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f5ea901350_0, 0;
    %jmp T_90.1;
T_90.0 ;
    %load/vec4 v000001f5ea902890_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_90.2, 8;
    %load/vec4 v000001f5ea902b10_0;
    %assign/vec4 v000001f5ea900ef0_0, 0;
    %load/vec4 v000001f5ea900ef0_0;
    %assign/vec4 v000001f5ea901350_0, 0;
T_90.2 ;
T_90.1 ;
    %jmp T_90;
    .thread T_90;
    .scope S_000001f5ea8fdbc0;
T_91 ;
    %wait E_000001f5ea811340;
    %load/vec4 v000001f5ea900bd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f5ea902b10_0, 0;
    %pushi/vec4 1, 0, 24;
    %assign/vec4 v000001f5ea902110_0, 0;
    %jmp T_91.1;
T_91.0 ;
    %load/vec4 v000001f5ea901710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.2, 8;
    %load/vec4 v000001f5ea902110_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v000001f5ea902110_0, 0;
    %load/vec4 v000001f5ea902110_0;
    %parti/s 1, 23, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.4, 8;
    %load/vec4 v000001f5ea902b10_0;
    %inv;
    %assign/vec4 v000001f5ea902b10_0, 0;
    %pushi/vec4 1, 0, 24;
    %assign/vec4 v000001f5ea902110_0, 0;
T_91.4 ;
T_91.2 ;
T_91.1 ;
    %jmp T_91;
    .thread T_91;
# The file index is used to find the file name in the following table.
:file_names 21;
    "N/A";
    "<interactive>";
    "-";
    "C:/Users/mfall/Documents/School/year_4/senior_design/synth_git/test/synth_test/../../hdl/const_pckg.sv";
    "C:/Users/mfall/Documents/School/year_4/senior_design/synth_git/test/synth_test/../../hdl/fm_synth_wrapper.v";
    "C:/Users/mfall/Documents/School/year_4/senior_design/synth_git/test/synth_test/../../hdl/axi_lite_cs_reg.sv";
    "C:/Users/mfall/Documents/School/year_4/senior_design/synth_git/test/synth_test/../../hdl/fm_synth_top.v";
    "C:/Users/mfall/Documents/School/year_4/senior_design/synth_git/test/synth_test/../../hdl/phase_modulate.v";
    "C:/Users/mfall/Documents/School/year_4/senior_design/synth_git/test/synth_test/../../hdl/fixed_point_mult.v";
    "C:/Users/mfall/Documents/School/year_4/senior_design/synth_git/test/synth_test/../../hdl/note_gen.v";
    "C:/Users/mfall/Documents/School/year_4/senior_design/synth_git/test/synth_test/../../hdl/phase_acc.v";
    "C:/Users/mfall/Documents/School/year_4/senior_design/synth_git/test/synth_test/../../hdl/cos_lut.v";
    "C:/Users/mfall/Documents/School/year_4/senior_design/synth_git/test/synth_test/../../hdl/quadrant.v";
    "C:/Users/mfall/Documents/School/year_4/senior_design/synth_git/test/synth_test/../../hdl/control_unit.v";
    "C:/Users/mfall/Documents/School/year_4/senior_design/synth_git/test/synth_test/../../hdl/i2s_transmitter.v";
    "C:/Users/mfall/Documents/School/year_4/senior_design/synth_git/test/synth_test/../../hdl/shift_reg.v";
    "C:/Users/mfall/Documents/School/year_4/senior_design/synth_git/test/synth_test/../../hdl/note_registers.v";
    "C:/Users/mfall/Documents/School/year_4/senior_design/synth_git/test/synth_test/../../hdl/amp_shaper.v";
    "C:/Users/mfall/Documents/School/year_4/senior_design/synth_git/test/synth_test/../../hdl/rc_filter_fsm.v";
    "C:/Users/mfall/Documents/School/year_4/senior_design/synth_git/test/synth_test/../../hdl/sum_notes_16.v";
    "C:/Users/mfall/Documents/School/year_4/senior_design/synth_git/test/synth_test/../../hdl/fixed_point_adder.v";
