Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date             : Thu Jan 18 17:28:52 2024
| Host             : DESKTOP-GGQOMU5 running 64-bit Ubuntu 22.04.3 LTS
| Command          : report_power -file red_pitaya_top_4ADC_power_routed.rpt -pb red_pitaya_top_4ADC_power_summary_routed.pb -rpx red_pitaya_top_4ADC_power_routed.rpx
| Design           : red_pitaya_top_4ADC
| Device           : xc7z020clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 2.036        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.876        |
| Device Static (W)        | 0.160        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 61.5         |
| Junction Temperature (C) | 48.5         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.052 |       16 |       --- |             --- |
| Slice Logic              |     0.030 |    17620 |       --- |             --- |
|   LUT as Logic           |     0.025 |     5836 |     53200 |           10.97 |
|   CARRY4                 |     0.003 |      681 |     13300 |            5.12 |
|   Register               |     0.002 |     8116 |    106400 |            7.63 |
|   LUT as Distributed RAM |    <0.001 |      320 |     17400 |            1.84 |
|   LUT as Shift Register  |    <0.001 |      277 |     17400 |            1.59 |
|   F7/F8 Muxes            |    <0.001 |       23 |     53200 |            0.04 |
|   Others                 |     0.000 |      289 |       --- |             --- |
| Signals                  |     0.041 |    13567 |       --- |             --- |
| Block RAM                |     0.070 |       32 |       140 |           22.86 |
| PLL                      |     0.194 |        2 |         4 |           50.00 |
| DSPs                     |     0.026 |       20 |       220 |            9.09 |
| I/O                      |     0.155 |       88 |       125 |           70.40 |
| XADC                     |     0.004 |        1 |       --- |             --- |
| PS7                      |     1.305 |        1 |       --- |             --- |
| Static Power             |     0.160 |          |           |                 |
| Total                    |     2.036 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     0.241 |       0.222 |      0.019 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.185 |       0.169 |      0.017 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.005 |       0.004 |      0.001 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.013 |       0.012 |      0.001 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.009 |       0.006 |      0.003 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccpint   |       1.000 |     0.725 |       0.691 |      0.034 |       NA    | Unspecified | NA         |
| Vccpaux   |       1.800 |     0.038 |       0.027 |      0.010 |       NA    | Unspecified | NA         |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |       NA    | Unspecified | NA         |
| Vcco_ddr  |       1.500 |     0.356 |       0.354 |      0.002 |       NA    | Unspecified | NA         |
| Vcco_mio0 |       3.300 |     0.002 |       0.001 |      0.001 |       NA    | Unspecified | NA         |
| Vcco_mio1 |       2.500 |     0.003 |       0.002 |      0.001 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.022 |       0.002 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+---------------+------------------------------------------------------------+-----------------+
| Clock         | Domain                                                     | Constraint (ns) |
+---------------+------------------------------------------------------------+-----------------+
| adc_clk_01    | adc_clk_i[0][1]                                            |             8.0 |
| adc_clk_23    | adc_clk_i[1][1]                                            |             8.0 |
| clk_fb        | pll_01/clk_fb                                              |             8.0 |
| clk_fb_1      | pll_23/clk_fb                                              |             8.0 |
| clk_fpga_0    | ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[0] |             8.0 |
| clk_fpga_3    | ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3] |             5.0 |
| par_clk       | i_daisy/i_rx/par_clk                                       |             8.0 |
| pll_adc_10mhz | pll_01/pll_adc_10mhz                                       |           100.0 |
| pll_adc_clk_0 | pll_01/pll_adc_clk_0                                       |             8.0 |
| pll_adc_clk_1 | pll_23/pll_adc_clk_1                                       |             8.0 |
| pll_ser_clk   | pll_01/pll_ser_clk                                         |             4.0 |
| rx_clk        | daisy_p_i[1]                                               |             4.0 |
+---------------+------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------------+-----------+
| Name                           | Power (W) |
+--------------------------------+-----------+
| red_pitaya_top_4ADC            |     1.876 |
|   i_daisy                      |     0.038 |
|     i_OBUF_clk                 |     0.025 |
|     i_OBUF_dat                 |     0.004 |
|     i_rx                       |     0.002 |
|     i_test                     |     0.003 |
|     i_tx                       |     0.001 |
|   i_hk                         |     0.004 |
|     spi_master                 |     0.001 |
|   i_scope_0_1                  |     0.082 |
|     dec_avg_div_a              |     0.002 |
|     dec_avg_div_b              |     0.002 |
|     i_dfilt1_cha               |     0.010 |
|     i_dfilt1_chb               |     0.010 |
|     i_wr0                      |     0.005 |
|     i_wr1                      |     0.005 |
|   i_scope_2_3                  |     0.082 |
|     dec_avg_div_a              |     0.002 |
|     dec_avg_div_b              |     0.002 |
|     i_dfilt1_cha               |     0.010 |
|     i_dfilt1_chb               |     0.010 |
|     i_wr0                      |     0.005 |
|     i_wr1                      |     0.005 |
|   pdm                          |     0.002 |
|   pll_01                       |     0.097 |
|   pll_23                       |     0.097 |
|   ps                           |     1.343 |
|     axi_master_0               |     0.002 |
|     axi_master_1               |     0.002 |
|     axi_master_2               |     0.002 |
|     axi_master_3               |     0.002 |
|     axi_slave_gp0              |     0.005 |
|     system_i                   |     1.331 |
|       axi_protocol_converter_0 |     0.012 |
|       axi_register_slice_0     |     0.003 |
|       processing_system7       |     1.306 |
|       xadc                     |     0.009 |
+--------------------------------+-----------+


