# Reading pref.tcl
do run.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:32:21 on Mar 22,2025
# vlog -reportprogress 300 comp_2bittb.v 
# -- Compiling module comp_2bit
# -- Compiling module comp_2bittb
# 
# Top level modules:
# 	comp_2bittb
# End time: 16:32:22 on Mar 22,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim comp_2bittb 
# Start time: 16:32:22 on Mar 22,2025
# Loading work.comp_2bittb
# ** Error: (vsim-3037) Missing instance name in instantiation of 'comp_2bit'.
#    Time: 0 ps  Iteration: 0  Instance: /comp_2bittb File: comp_2bittb.v Line: 5
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./run.do PAUSED at line 3
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:33:29 on Mar 22,2025
# vlog -reportprogress 300 comp_2bittb.v 
# -- Compiling module comp_2bit
# -- Compiling module comp_2bittb
# 
# Top level modules:
# 	comp_2bittb
# End time: 16:33:29 on Mar 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim comp_2bittb 
# Start time: 16:32:22 on Mar 22,2025
# Loading work.comp_2bittb
# Loading work.comp_2bit
# a=01 b=00 (a>b)=1 (a<b)=x (a=b)=x
# a=00 b=01 (a>b)=1 (a<b)=1 (a=b)=x
# a=10 b=01 (a>b)=1 (a<b)=1 (a=b)=x
# a=00 b=11 (a>b)=1 (a<b)=1 (a=b)=x
# a=11 b=01 (a>b)=1 (a<b)=1 (a=b)=x
# a=11 b=01 (a>b)=1 (a<b)=1 (a=b)=x
# a=01 b=01 (a>b)=1 (a<b)=1 (a=b)=1
# a=00 b=10 (a>b)=1 (a<b)=1 (a=b)=1
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:34:41 on Mar 22,2025
# vlog -reportprogress 300 comp_2bittb.v 
# -- Compiling module comp_2bit
# -- Compiling module comp_2bittb
# 
# Top level modules:
# 	comp_2bittb
# End time: 16:34:41 on Mar 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:34:43 on Mar 22,2025, Elapsed time: 0:02:21
# Errors: 1, Warnings: 0
# vsim comp_2bittb 
# Start time: 16:34:43 on Mar 22,2025
# Loading work.comp_2bittb
# Loading work.comp_2bit
# a=01 b=00 (a>b)=1 (a<b)=0 (a=b)=0
# a=00 b=01 (a>b)=0 (a<b)=1 (a=b)=0
# a=10 b=01 (a>b)=1 (a<b)=0 (a=b)=0
# a=00 b=11 (a>b)=0 (a<b)=1 (a=b)=0
# a=11 b=01 (a>b)=1 (a<b)=0 (a=b)=0
# a=11 b=01 (a>b)=1 (a<b)=0 (a=b)=0
# a=01 b=01 (a>b)=0 (a<b)=0 (a=b)=1
# a=00 b=10 (a>b)=0 (a<b)=1 (a=b)=0
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:47:45 on Mar 22,2025
# vlog -reportprogress 300 comp_2bittb.v 
# -- Compiling module comparator
# -- Compiling module comp_2bittb
# ** Error: comp_2bittb.v(11): (vlog-2110) Illegal reference to memory "b".
# ** Error: comp_2bittb.v(11): (vlog-2110) Illegal reference to memory "a".
# ** Error (suppressible): comp_2bittb.v(11): (vlog-2251) Illegal concatenation of unpacked value.
# ** Error (suppressible): comp_2bittb.v(11): (vlog-2251) Illegal concatenation of unpacked value.
# ** Error: comp_2bittb.v(11): Illegal LHS of assignment.
# End time: 16:47:45 on Mar 22,2025, Elapsed time: 0:00:00
# Errors: 5, Warnings: 0
# ** Error: C:/intelFPGA/20.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./run.do line 2
# C:/intelFPGA/20.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog comp_2bittb.v"
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:49:59 on Mar 22,2025
# vlog -reportprogress 300 comp_2bittb.v 
# -- Compiling module comparator
# -- Compiling module comp_2bittb
# ** Error: comp_2bittb.v(11): (vlog-2110) Illegal reference to memory "b".
# ** Error: comp_2bittb.v(11): (vlog-2110) Illegal reference to memory "a".
# ** Error (suppressible): comp_2bittb.v(11): (vlog-2251) Illegal concatenation of unpacked value.
# ** Error (suppressible): comp_2bittb.v(11): (vlog-2251) Illegal concatenation of unpacked value.
# ** Error: comp_2bittb.v(11): Illegal LHS of assignment.
# End time: 16:50:00 on Mar 22,2025, Elapsed time: 0:00:01
# Errors: 5, Warnings: 0
# ** Error: C:/intelFPGA/20.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./run.do line 2
# C:/intelFPGA/20.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog comp_2bittb.v"
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:50:54 on Mar 22,2025
# vlog -reportprogress 300 comp_2bittb.v 
# -- Compiling module comparator
# -- Compiling module comp_2bittb
# 
# Top level modules:
# 	comparator
# 	comp_2bittb
# End time: 16:50:54 on Mar 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:50:55 on Mar 22,2025, Elapsed time: 0:16:12
# Errors: 2, Warnings: 0
# vsim comp_2bittb 
# Start time: 16:50:55 on Mar 22,2025
# Loading work.comp_2bittb
# Loading work.comp_2bit
# ** Error (suppressible): (vsim-12027) Array connection type 'reg$[1:0]' is incompatible with 'wire[1:0]' for  port (a):  Can't mix packed and unpacked types.
#    Time: 0 ps  Iteration: 0  Instance: /comp_2bittb/dut File: comp_2bittb.v Line: 8
# ** Error (suppressible): (vsim-12027) Array connection type 'reg$[1:0]' is incompatible with 'wire[1:0]' for  port (b):  Can't mix packed and unpacked types.
#    Time: 0 ps  Iteration: 0  Instance: /comp_2bittb/dut File: comp_2bittb.v Line: 8
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./run.do PAUSED at line 3
vlog comp_2bit_data.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:53:45 on Mar 22,2025
# vlog -reportprogress 300 comp_2bit_data.v 
# -- Compiling module comparator
# 
# Top level modules:
# 	comparator
# End time: 16:53:45 on Mar 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog comp_2bittb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:54:02 on Mar 22,2025
# vlog -reportprogress 300 comp_2bittb.v 
# -- Compiling module comparator
# -- Compiling module comp_2bittb
# 
# Top level modules:
# 	comparator
# 	comp_2bittb
# End time: 16:54:02 on Mar 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:54:10 on Mar 22,2025
# vlog -reportprogress 300 comp_2bittb.v 
# -- Compiling module comparator
# -- Compiling module comp_2bittb
# 
# Top level modules:
# 	comparator
# 	comp_2bittb
# End time: 16:54:10 on Mar 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim comp_2bittb 
# Start time: 16:50:55 on Mar 22,2025
# Loading work.comp_2bittb
# Loading work.comp_2bit
# ** Error (suppressible): (vsim-12027) Array connection type 'reg$[1:0]' is incompatible with 'wire[1:0]' for  port (a):  Can't mix packed and unpacked types.
#    Time: 0 ps  Iteration: 0  Instance: /comp_2bittb/dut File: comp_2bittb.v Line: 8
# ** Error (suppressible): (vsim-12027) Array connection type 'reg$[1:0]' is incompatible with 'wire[1:0]' for  port (b):  Can't mix packed and unpacked types.
#    Time: 0 ps  Iteration: 0  Instance: /comp_2bittb/dut File: comp_2bittb.v Line: 8
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./run.do PAUSED at line 3
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:55:18 on Mar 22,2025
# vlog -reportprogress 300 comp_2bittb.v 
# -- Compiling module comp_2bit
# -- Compiling module comp_2bittb
# 
# Top level modules:
# 	comp_2bittb
# End time: 16:55:18 on Mar 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim comp_2bittb 
# Start time: 16:50:55 on Mar 22,2025
# Loading work.comp_2bittb
# Loading work.comp_2bit
# a[1]a[0]=01 b[1]b[0]=00 (a>b)=0 (a<b)=0 (a=b)=0
# a[1]a[0]=00 b[1]b[0]=01 (a>b)=0 (a<b)=0 (a=b)=0
# a[1]a[0]=10 b[1]b[0]=01 (a>b)=1 (a<b)=1 (a=b)=1
# a[1]a[0]=00 b[1]b[0]=11 (a>b)=0 (a<b)=1 (a=b)=1
# a[1]a[0]=11 b[1]b[0]=01 (a>b)=1 (a<b)=0 (a=b)=0
# a[1]a[0]=11 b[1]b[0]=01 (a>b)=1 (a<b)=0 (a=b)=0
# a[1]a[0]=01 b[1]b[0]=01 (a>b)=0 (a<b)=0 (a=b)=0
# a[1]a[0]=00 b[1]b[0]=10 (a>b)=0 (a<b)=1 (a=b)=0
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:58:10 on Mar 22,2025
# vlog -reportprogress 300 comp_2bittb.v 
# -- Compiling module comp_2bit
# -- Compiling module comp_2bittb
# 
# Top level modules:
# 	comp_2bittb
# End time: 16:58:10 on Mar 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:58:12 on Mar 22,2025, Elapsed time: 0:07:17
# Errors: 4, Warnings: 0
# vsim comp_2bittb 
# Start time: 16:58:12 on Mar 22,2025
# Loading work.comp_2bittb
# Loading work.comp_2bit
# a[1]a[0]=01 b[1]b[0]=00 (a>b)=1 (a<b)=0 (a=b)=0
# a[1]a[0]=00 b[1]b[0]=01 (a>b)=0 (a<b)=1 (a=b)=0
# a[1]a[0]=10 b[1]b[0]=01 (a>b)=1 (a<b)=0 (a=b)=0
# a[1]a[0]=00 b[1]b[0]=11 (a>b)=0 (a<b)=1 (a=b)=0
# a[1]a[0]=11 b[1]b[0]=01 (a>b)=1 (a<b)=0 (a=b)=0
# a[1]a[0]=11 b[1]b[0]=01 (a>b)=1 (a<b)=0 (a=b)=0
# a[1]a[0]=01 b[1]b[0]=01 (a>b)=0 (a<b)=0 (a=b)=1
# a[1]a[0]=00 b[1]b[0]=10 (a>b)=0 (a<b)=1 (a=b)=0
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:59:33 on Mar 22,2025
# vlog -reportprogress 300 comp_2bittb.v 
# -- Compiling module comp_2bit
# -- Compiling module comp_2bittb
# 
# Top level modules:
# 	comp_2bittb
# End time: 16:59:33 on Mar 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:59:34 on Mar 22,2025, Elapsed time: 0:01:22
# Errors: 0, Warnings: 0
# vsim comp_2bittb 
# Start time: 16:59:34 on Mar 22,2025
# Loading work.comp_2bittb
# Loading work.comp_2bit
# a[1]a[0]=01 b[1]b[0]=00 (a>b)=1 (a<b)=0 (a=b)=0
# a[1]a[0]=00 b[1]b[0]=01 (a>b)=0 (a<b)=1 (a=b)=0
# a[1]a[0]=10 b[1]b[0]=01 (a>b)=1 (a<b)=0 (a=b)=0
# a[1]a[0]=00 b[1]b[0]=11 (a>b)=0 (a<b)=1 (a=b)=0
# a[1]a[0]=11 b[1]b[0]=01 (a>b)=1 (a<b)=0 (a=b)=0
# a[1]a[0]=11 b[1]b[0]=01 (a>b)=1 (a<b)=0 (a=b)=0
# a[1]a[0]=01 b[1]b[0]=01 (a>b)=0 (a<b)=0 (a=b)=1
# a[1]a[0]=00 b[1]b[0]=10 (a>b)=0 (a<b)=1 (a=b)=0
# a[1]a[0]=00 b[1]b[0]=01 (a>b)=0 (a<b)=1 (a=b)=0
# a[1]a[0]=11 b[1]b[0]=01 (a>b)=1 (a<b)=0 (a=b)=0
# a[1]a[0]=01 b[1]b[0]=10 (a>b)=0 (a<b)=1 (a=b)=0
# a[1]a[0]=11 b[1]b[0]=01 (a>b)=1 (a<b)=0 (a=b)=0
# a[1]a[0]=11 b[1]b[0]=01 (a>b)=1 (a<b)=0 (a=b)=0
# a[1]a[0]=11 b[1]b[0]=00 (a>b)=1 (a<b)=0 (a=b)=0
# a[1]a[0]=10 b[1]b[0]=01 (a>b)=1 (a<b)=0 (a=b)=0
# a[1]a[0]=01 b[1]b[0]=10 (a>b)=0 (a<b)=1 (a=b)=0
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:12:42 on Mar 22,2025
# vlog -reportprogress 300 comp_2bittb.v 
# -- Compiling module comparator
# -- Compiling module comp_2bit
# -- Compiling module comp_2bittb
# 
# Top level modules:
# 	comp_2bittb
# End time: 20:12:42 on Mar 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:12:43 on Mar 22,2025, Elapsed time: 3:13:09
# Errors: 0, Warnings: 0
# vsim comp_2bittb 
# Start time: 20:12:43 on Mar 22,2025
# Loading work.comp_2bittb
# Loading work.comp_2bit
# Loading work.comparator
# a[1]a[0]=01 b[1]b[0]=00 (a>b)=1 (a<b)=0 (a=b)=0
# a[1]a[0]=00 b[1]b[0]=01 (a>b)=0 (a<b)=1 (a=b)=0
# a[1]a[0]=10 b[1]b[0]=01 (a>b)=1 (a<b)=0 (a=b)=0
# a[1]a[0]=00 b[1]b[0]=11 (a>b)=0 (a<b)=1 (a=b)=0
# a[1]a[0]=11 b[1]b[0]=01 (a>b)=1 (a<b)=0 (a=b)=0
# a[1]a[0]=11 b[1]b[0]=01 (a>b)=1 (a<b)=0 (a=b)=0
# a[1]a[0]=01 b[1]b[0]=01 (a>b)=0 (a<b)=0 (a=b)=1
# a[1]a[0]=00 b[1]b[0]=10 (a>b)=0 (a<b)=1 (a=b)=0
# a[1]a[0]=00 b[1]b[0]=01 (a>b)=0 (a<b)=1 (a=b)=0
# a[1]a[0]=11 b[1]b[0]=01 (a>b)=1 (a<b)=0 (a=b)=0
# a[1]a[0]=01 b[1]b[0]=10 (a>b)=0 (a<b)=1 (a=b)=0
# a[1]a[0]=11 b[1]b[0]=01 (a>b)=1 (a<b)=0 (a=b)=0
# a[1]a[0]=11 b[1]b[0]=01 (a>b)=1 (a<b)=0 (a=b)=0
# a[1]a[0]=11 b[1]b[0]=00 (a>b)=1 (a<b)=0 (a=b)=0
# a[1]a[0]=10 b[1]b[0]=01 (a>b)=1 (a<b)=0 (a=b)=0
# a[1]a[0]=01 b[1]b[0]=10 (a>b)=0 (a<b)=1 (a=b)=0
# End time: 20:14:25 on Mar 22,2025, Elapsed time: 0:01:42
# Errors: 0, Warnings: 0
