Generated by Fabric Compiler ( version 2022.2-SP6.4 <build 146967> ) at Tue May 13 20:44:32 2025


Cell Usage:
GTP_DFF                      10 uses
GTP_DFF_C                    18 uses
GTP_DFF_CE                   10 uses
GTP_DFF_E                    22 uses
GTP_DFF_R                    58 uses
GTP_DFF_RE                   47 uses
GTP_DFF_S                     2 uses
GTP_DFF_SE                    1 use
GTP_DRM18K_E1                 1 use
GTP_GPLL                      1 use
GTP_GRS                       1 use
GTP_INV                       4 uses
GTP_LUT1                      2 uses
GTP_LUT2                      8 uses
GTP_LUT3                      3 uses
GTP_LUT4                      8 uses
GTP_LUT5                     31 uses
GTP_LUT6                     67 uses
GTP_LUT6CARRY                61 uses
GTP_LUT6D                    37 uses
GTP_MUX2LUT7                  1 use

I/O ports: 34
GTP_INBUF                   2 uses
GTP_IOBUF                   1 use
GTP_OUTBUF                 31 uses

Mapping Summary:
Total LUTs: 217 of 66600 (0.33%)
	LUTs as dram: 0 of 19900 (0.00%)
	LUTs as logic: 217
Total Registers: 168 of 133200 (0.13%)
Total Latches: 0

DRM36K/FIFO:
Total DRM = 0.5 of 155 (0.32%)

APMs:
Total APMs = 0.00 of 240 (0.00%)

Total I/O ports = 34 of 300 (11.33%)


Overview of Control Sets:

Number of unique control sets : 21

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 4        | 3                 1
  [2, 4)      | 2        | 2                 0
  [4, 6)      | 4        | 4                 0
  [6, 8)      | 2        | 2                 0
  [8, 10)     | 2        | 2                 0
  [10, 12)    | 2        | 1                 1
  [12, 14)    | 0        | 0                 0
  [14, 16)    | 1        | 1                 0
  [16, Inf)   | 4        | 3                 1
--------------------------------------------------------------
  The maximum fanout: 22
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 10
  NO              NO                YES                18
  NO              YES               NO                 60
  YES             NO                NO                 22
  YES             NO                YES                10
  YES             YES               NO                 48
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

View the details of control sets in the file hdmi_top_controlsets.txt.


Device Utilization Summary Of Each Module:
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Module Inst Name               | LUT     | FF      | Distributed RAM     | APM     | DRM     | ADC     | ANALOG     | CCS     | DDRPHY_CPD     | DDRPHY_IOCLK_DIV     | DDR_PHY     | GCLK_INBUF_SYN     | GPLL     | HCKB     | HSSTLP     | IO     | IOCKB     | KEYRAM     | LUT CARRY     | LUT6 MUX     | LUT7 MUX     | LUT8 MUX     | MRCKB     | PCIEGEN3     | PPLL     | RCKB     | RESCAL     | SCANCHAIN     | USCM     
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| hdmi_top                       | 217     | 168     | 0                   | 0       | 0.5     | 0       | 0          | 1       | 0              | 0                    | 0           | 0                  | 1        | 0        | 0          | 34     | 0         | 0          | 61            | 0            | 1            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
| + ms7210_ctrl_iic_top_inst     | 140     | 127     | 0                   | 0       | 0.5     | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 21            | 0            | 1            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|   + U2_ms7210_ctl              | 75      | 63      | 0                   | 0       | 0.5     | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 21            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|   + iic_dri                    | 56      | 61      | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 1            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
| + u_pll                        | 0       | 0       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 1        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
| + vga_ctrl_inst                | 52      | 20      | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 27            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
| + vga_pic_inst                 | 7       | 7       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Timing analysis mode : single corner

 Clock Summary:                                                                                                     
********************************************************************************************************************
                                                                          Clock   Non-clock                         
 Clock                     Period       Waveform            Type          Loads       Loads  Sources                
--------------------------------------------------------------------------------------------------------------------
 hdmi_top|sys_clk          1000.0000    {0.0000 500.0000}   Declared         27           1  {sys_clk}              
 PLL|u_pll/u_gpll/CLKOUT0  1000.0000    {0.0000 500.0000}   Declared        143           0  {u_pll/u_gpll/CLKOUT0} 
====================================================================================================================

 Clock Groups:                                                                                      
****************************************************************************************************
 Clock Group                   Group Type                 Clocks                                    
----------------------------------------------------------------------------------------------------
 Inferred_clock_group_0        asynchronous               hdmi_top|sys_clk                          
 Inferred_clock_group_1        asynchronous               PLL|u_pll/u_gpll/CLKOUT0                  
====================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 hdmi_top|sys_clk            1.0000 MHz    358.1662 MHz      1000.0000         2.7920        997.208
 PLL|u_pll/u_gpll/CLKOUT0
                             1.0000 MHz    267.1654 MHz      1000.0000         3.7430        996.257
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 hdmi_top|sys_clk       hdmi_top|sys_clk           997.208       0.000              0             37
 PLL|u_pll/u_gpll/CLKOUT0
                        PLL|u_pll/u_gpll/CLKOUT0
                                                   996.257       0.000              0            315
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 hdmi_top|sys_clk       hdmi_top|sys_clk             0.810       0.000              0             37
 PLL|u_pll/u_gpll/CLKOUT0
                        PLL|u_pll/u_gpll/CLKOUT0
                                                     0.619       0.000              0            315
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 PLL|u_pll/u_gpll/CLKOUT0
                        PLL|u_pll/u_gpll/CLKOUT0
                                                   997.699       0.000              0              1
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 PLL|u_pll/u_gpll/CLKOUT0
                        PLL|u_pll/u_gpll/CLKOUT0
                                                     1.439       0.000              0              1
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 hdmi_top|sys_clk                                  499.800       0.000              0             27
 PLL|u_pll/u_gpll/CLKOUT0                          499.040       0.000              0            143
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

default
****************************************************************************************************
====================================================================================================

Startpoint  : vga_ctrl_inst/cnt_v[1]/CLK (GTP_DFF_CE)
Endpoint    : vga_pic_inst/pix_data[0]/D (GTP_DFF_C)
Path Group  : hdmi_top|sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.380
  Launch Clock Delay      :  3.380
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_top|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=29)       2.420       3.380         nt_sys_clk       
                                                                           r       vga_ctrl_inst/cnt_v[1]/CLK (GTP_DFF_CE)

                                   tco                   0.203       3.583 r       vga_ctrl_inst/cnt_v[1]/Q (GTP_DFF_CE)
                                   net (fanout=7)        0.531       4.114         vga_ctrl_inst/cnt_v [1]
                                                                                   vga_ctrl_inst/N41_mux4_7/I1 (GTP_LUT5)
                                   td                    0.163       4.277 r       vga_ctrl_inst/N41_mux4_7/Z (GTP_LUT5)
                                   net (fanout=9)        0.549       4.826         vga_ctrl_inst/_N298
                                                                                   vga_ctrl_inst/N45_1/I5 (GTP_LUT6)
                                   td                    0.074       4.900 r       vga_ctrl_inst/N45_1/Z (GTP_LUT6)
                                   net (fanout=1)        0.385       5.285         vga_ctrl_inst/_N2084_1
                                                                                   vga_ctrl_inst/N66_3/I4 (GTP_LUT5)
                                   td                    0.096       5.381 r       vga_ctrl_inst/N66_3/Z (GTP_LUT5)
                                   net (fanout=7)        0.531       5.912         vga_ctrl_inst/pix_data_req
                                                                                   vga_pic_inst/N162_6[0]/I0 (GTP_LUT6)
                                   td                    0.074       5.986 r       vga_pic_inst/N162_6[0]/Z (GTP_LUT6)
                                   net (fanout=1)        0.000       5.986         vga_pic_inst/N162 [0]
                                                                           r       vga_pic_inst/pix_data[0]/D (GTP_DFF_C)

 Data arrival time                                                   5.986         Logic Levels: 4  
                                                                                   Logic: 0.610ns(23.408%), Route: 1.996ns(76.592%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_top|sys_clk (rising edge)
                                                      1000.000    1000.000 r                        
 sys_clk                                                 0.000    1000.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000    1000.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960    1000.960 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=29)       2.420    1003.380         nt_sys_clk       
                                                                           r       vga_pic_inst/pix_data[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    1003.380                          
 clock uncertainty                                      -0.050    1003.330                          

 Setup time                                             -0.136    1003.194                          

 Data required time                                               1003.194                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.194                          
 Data arrival time                                                   5.986                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.208                          
====================================================================================================

====================================================================================================

Startpoint  : vga_ctrl_inst/cnt_v[1]/CLK (GTP_DFF_CE)
Endpoint    : vga_pic_inst/pix_data[1]/D (GTP_DFF_C)
Path Group  : hdmi_top|sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.380
  Launch Clock Delay      :  3.380
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_top|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=29)       2.420       3.380         nt_sys_clk       
                                                                           r       vga_ctrl_inst/cnt_v[1]/CLK (GTP_DFF_CE)

                                   tco                   0.203       3.583 r       vga_ctrl_inst/cnt_v[1]/Q (GTP_DFF_CE)
                                   net (fanout=7)        0.531       4.114         vga_ctrl_inst/cnt_v [1]
                                                                                   vga_ctrl_inst/N41_mux4_7/I1 (GTP_LUT5)
                                   td                    0.163       4.277 r       vga_ctrl_inst/N41_mux4_7/Z (GTP_LUT5)
                                   net (fanout=9)        0.549       4.826         vga_ctrl_inst/_N298
                                                                                   vga_ctrl_inst/N45_1/I5 (GTP_LUT6)
                                   td                    0.074       4.900 r       vga_ctrl_inst/N45_1/Z (GTP_LUT6)
                                   net (fanout=1)        0.385       5.285         vga_ctrl_inst/_N2084_1
                                                                                   vga_ctrl_inst/N66_3/I4 (GTP_LUT5)
                                   td                    0.096       5.381 r       vga_ctrl_inst/N66_3/Z (GTP_LUT5)
                                   net (fanout=7)        0.531       5.912         vga_ctrl_inst/pix_data_req
                                                                                   vga_pic_inst/N162_6[1]/I0 (GTP_LUT6)
                                   td                    0.074       5.986 r       vga_pic_inst/N162_6[1]/Z (GTP_LUT6)
                                   net (fanout=1)        0.000       5.986         vga_pic_inst/N162 [1]
                                                                           r       vga_pic_inst/pix_data[1]/D (GTP_DFF_C)

 Data arrival time                                                   5.986         Logic Levels: 4  
                                                                                   Logic: 0.610ns(23.408%), Route: 1.996ns(76.592%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_top|sys_clk (rising edge)
                                                      1000.000    1000.000 r                        
 sys_clk                                                 0.000    1000.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000    1000.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960    1000.960 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=29)       2.420    1003.380         nt_sys_clk       
                                                                           r       vga_pic_inst/pix_data[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    1003.380                          
 clock uncertainty                                      -0.050    1003.330                          

 Setup time                                             -0.136    1003.194                          

 Data required time                                               1003.194                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.194                          
 Data arrival time                                                   5.986                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.208                          
====================================================================================================

====================================================================================================

Startpoint  : vga_ctrl_inst/cnt_v[1]/CLK (GTP_DFF_CE)
Endpoint    : vga_pic_inst/pix_data[5]/D (GTP_DFF_C)
Path Group  : hdmi_top|sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.380
  Launch Clock Delay      :  3.380
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_top|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=29)       2.420       3.380         nt_sys_clk       
                                                                           r       vga_ctrl_inst/cnt_v[1]/CLK (GTP_DFF_CE)

                                   tco                   0.203       3.583 r       vga_ctrl_inst/cnt_v[1]/Q (GTP_DFF_CE)
                                   net (fanout=7)        0.531       4.114         vga_ctrl_inst/cnt_v [1]
                                                                                   vga_ctrl_inst/N41_mux4_7/I1 (GTP_LUT5)
                                   td                    0.163       4.277 r       vga_ctrl_inst/N41_mux4_7/Z (GTP_LUT5)
                                   net (fanout=9)        0.549       4.826         vga_ctrl_inst/_N298
                                                                                   vga_ctrl_inst/N45_1/I5 (GTP_LUT6)
                                   td                    0.074       4.900 r       vga_ctrl_inst/N45_1/Z (GTP_LUT6)
                                   net (fanout=1)        0.385       5.285         vga_ctrl_inst/_N2084_1
                                                                                   vga_ctrl_inst/N66_3/I4 (GTP_LUT5)
                                   td                    0.096       5.381 r       vga_ctrl_inst/N66_3/Z (GTP_LUT5)
                                   net (fanout=7)        0.531       5.912         vga_ctrl_inst/pix_data_req
                                                                                   vga_pic_inst/N162_6[2]/I0 (GTP_LUT6)
                                   td                    0.074       5.986 r       vga_pic_inst/N162_6[2]/Z (GTP_LUT6)
                                   net (fanout=1)        0.000       5.986         vga_pic_inst/N162 [5]
                                                                           r       vga_pic_inst/pix_data[5]/D (GTP_DFF_C)

 Data arrival time                                                   5.986         Logic Levels: 4  
                                                                                   Logic: 0.610ns(23.408%), Route: 1.996ns(76.592%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_top|sys_clk (rising edge)
                                                      1000.000    1000.000 r                        
 sys_clk                                                 0.000    1000.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000    1000.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960    1000.960 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=29)       2.420    1003.380         nt_sys_clk       
                                                                           r       vga_pic_inst/pix_data[5]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    1003.380                          
 clock uncertainty                                      -0.050    1003.330                          

 Setup time                                             -0.136    1003.194                          

 Data required time                                               1003.194                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.194                          
 Data arrival time                                                   5.986                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.208                          
====================================================================================================

====================================================================================================

Startpoint  : vga_ctrl_inst/cnt_h[3]/CLK (GTP_DFF_C)
Endpoint    : vga_ctrl_inst/cnt_h[3]/D (GTP_DFF_C)
Path Group  : hdmi_top|sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.380
  Launch Clock Delay      :  3.380
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_top|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=29)       2.420       3.380         nt_sys_clk       
                                                                           r       vga_ctrl_inst/cnt_h[3]/CLK (GTP_DFF_C)

                                   tco                   0.185       3.565 f       vga_ctrl_inst/cnt_h[3]/Q (GTP_DFF_C)
                                   net (fanout=4)        0.489       4.054         vga_ctrl_inst/cnt_h [3]
                                                                                   vga_ctrl_inst/N6_1_3/I0 (GTP_LUT6CARRY)
                                   td                    0.096       4.150 r       vga_ctrl_inst/N6_1_3/Z (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       4.150         vga_ctrl_inst/N6 [3]
                                                                           r       vga_ctrl_inst/cnt_h[3]/D (GTP_DFF_C)

 Data arrival time                                                   4.150         Logic Levels: 1  
                                                                                   Logic: 0.281ns(36.494%), Route: 0.489ns(63.506%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_top|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=29)       2.420       3.380         nt_sys_clk       
                                                                           r       vga_ctrl_inst/cnt_h[3]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       3.380                          
 clock uncertainty                                       0.000       3.380                          

 Hold time                                              -0.040       3.340                          

 Data required time                                                  3.340                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.340                          
 Data arrival time                                                   4.150                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.810                          
====================================================================================================

====================================================================================================

Startpoint  : vga_ctrl_inst/cnt_v[6]/CLK (GTP_DFF_CE)
Endpoint    : vga_ctrl_inst/cnt_v[6]/D (GTP_DFF_CE)
Path Group  : hdmi_top|sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.380
  Launch Clock Delay      :  3.380
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_top|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=29)       2.420       3.380         nt_sys_clk       
                                                                           r       vga_ctrl_inst/cnt_v[6]/CLK (GTP_DFF_CE)

                                   tco                   0.185       3.565 f       vga_ctrl_inst/cnt_v[6]/Q (GTP_DFF_CE)
                                   net (fanout=5)        0.505       4.070         vga_ctrl_inst/cnt_v [6]
                                                                                   vga_ctrl_inst/N26_1_6/I0 (GTP_LUT6CARRY)
                                   td                    0.096       4.166 r       vga_ctrl_inst/N26_1_6/Z (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       4.166         vga_ctrl_inst/N26 [6]
                                                                           r       vga_ctrl_inst/cnt_v[6]/D (GTP_DFF_CE)

 Data arrival time                                                   4.166         Logic Levels: 1  
                                                                                   Logic: 0.281ns(35.751%), Route: 0.505ns(64.249%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_top|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=29)       2.420       3.380         nt_sys_clk       
                                                                           r       vga_ctrl_inst/cnt_v[6]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       3.380                          
 clock uncertainty                                       0.000       3.380                          

 Hold time                                              -0.040       3.340                          

 Data required time                                                  3.340                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.340                          
 Data arrival time                                                   4.166                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.826                          
====================================================================================================

====================================================================================================

Startpoint  : vga_ctrl_inst/cnt_v[7]/CLK (GTP_DFF_CE)
Endpoint    : vga_ctrl_inst/cnt_v[7]/D (GTP_DFF_CE)
Path Group  : hdmi_top|sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.380
  Launch Clock Delay      :  3.380
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_top|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=29)       2.420       3.380         nt_sys_clk       
                                                                           r       vga_ctrl_inst/cnt_v[7]/CLK (GTP_DFF_CE)

                                   tco                   0.185       3.565 f       vga_ctrl_inst/cnt_v[7]/Q (GTP_DFF_CE)
                                   net (fanout=5)        0.505       4.070         vga_ctrl_inst/cnt_v [7]
                                                                                   vga_ctrl_inst/N26_1_7/I0 (GTP_LUT6CARRY)
                                   td                    0.096       4.166 r       vga_ctrl_inst/N26_1_7/Z (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       4.166         vga_ctrl_inst/N26 [7]
                                                                           r       vga_ctrl_inst/cnt_v[7]/D (GTP_DFF_CE)

 Data arrival time                                                   4.166         Logic Levels: 1  
                                                                                   Logic: 0.281ns(35.751%), Route: 0.505ns(64.249%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_top|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=29)       2.420       3.380         nt_sys_clk       
                                                                           r       vga_ctrl_inst/cnt_v[7]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       3.380                          
 clock uncertainty                                       0.000       3.380                          

 Hold time                                              -0.040       3.340                          

 Data required time                                                  3.340                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.340                          
 Data arrival time                                                   4.166                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.826                          
====================================================================================================

====================================================================================================

Startpoint  : ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/init_over/CLK (GTP_DFF_RE)
Endpoint    : ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/addr[0]/D (GTP_DFF_RE)
Path Group  : PLL|u_pll/u_gpll/CLKOUT0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.420
  Launch Clock Delay      :  2.420
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       u_pll/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=143)      2.420       2.420         cfg_clk          
                                                                           r       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/init_over/CLK (GTP_DFF_RE)

                                   tco                   0.203       2.623 r       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/init_over/Q (GTP_DFF_RE)
                                   net (fanout=21)       0.613       3.236         nt_led_int       
                                                                                   ms7210_ctrl_iic_top_inst/N21[11]/I0 (GTP_LUT6D)
                                   td                    0.221       3.457 r       ms7210_ctrl_iic_top_inst/N21[11]/Z5 (GTP_LUT6D)
                                   net (fanout=12)       0.571       4.028         ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/busy_falling
                                                                                   ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/N11/I0 (GTP_LUT6)
                                   td                    0.074       4.102 r       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/N11/Z (GTP_LUT6)
                                   net (fanout=2)        0.437       4.539         ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/N11
                                                                                   ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/N14_19/I4 (GTP_LUT6)
                                   td                    0.074       4.613 r       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/N14_19/Z (GTP_LUT6)
                                   net (fanout=3)        0.467       5.080         ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/N612 [3]
                                                                                   ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/N589/I4 (GTP_LUT5)
                                   td                    0.096       5.176 r       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/N589/Z (GTP_LUT5)
                                   net (fanout=4)        0.489       5.665         ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/N589
                                                                                   ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/N590_inv[1]/I0 (GTP_LUT6D)
                                   td                    0.212       5.877 r       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/N590_inv[1]/Z5 (GTP_LUT6D)
                                   net (fanout=1)        0.000       5.877         ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/N590 [0]
                                                                           r       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/addr[0]/D (GTP_DFF_RE)

 Data arrival time                                                   5.877         Logic Levels: 5  
                                                                                   Logic: 0.880ns(25.456%), Route: 2.577ns(74.544%)
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
                                                         0.000    1000.000 r       u_pll/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=143)      2.420    1002.420         cfg_clk          
                                                                           r       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/addr[0]/CLK (GTP_DFF_RE)
 clock pessimism                                         0.000    1002.420                          
 clock uncertainty                                      -0.150    1002.270                          

 Setup time                                             -0.136    1002.134                          

 Data required time                                               1002.134                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.134                          
 Data arrival time                                                   5.877                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.257                          
====================================================================================================

====================================================================================================

Startpoint  : ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/init_over/CLK (GTP_DFF_RE)
Endpoint    : ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/data_in[1]/D (GTP_DFF_RE)
Path Group  : PLL|u_pll/u_gpll/CLKOUT0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.420
  Launch Clock Delay      :  2.420
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       u_pll/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=143)      2.420       2.420         cfg_clk          
                                                                           r       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/init_over/CLK (GTP_DFF_RE)

                                   tco                   0.203       2.623 r       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/init_over/Q (GTP_DFF_RE)
                                   net (fanout=21)       0.613       3.236         nt_led_int       
                                                                                   ms7210_ctrl_iic_top_inst/N21[11]/I0 (GTP_LUT6D)
                                   td                    0.221       3.457 r       ms7210_ctrl_iic_top_inst/N21[11]/Z5 (GTP_LUT6D)
                                   net (fanout=12)       0.571       4.028         ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/busy_falling
                                                                                   ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/N11/I0 (GTP_LUT6)
                                   td                    0.074       4.102 r       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/N11/Z (GTP_LUT6)
                                   net (fanout=2)        0.437       4.539         ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/N11
                                                                                   ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/N14_19/I4 (GTP_LUT6)
                                   td                    0.074       4.613 r       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/N14_19/Z (GTP_LUT6)
                                   net (fanout=3)        0.467       5.080         ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/N612 [3]
                                                                                   ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/N589/I4 (GTP_LUT5)
                                   td                    0.096       5.176 r       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/N589/Z (GTP_LUT5)
                                   net (fanout=4)        0.489       5.665         ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/N589
                                                                                   ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/N590_or[8]/I1 (GTP_LUT6D)
                                   td                    0.212       5.877 r       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/N590_or[8]/Z5 (GTP_LUT6D)
                                   net (fanout=1)        0.000       5.877         ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/N599 [1]
                                                                           r       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/data_in[1]/D (GTP_DFF_RE)

 Data arrival time                                                   5.877         Logic Levels: 5  
                                                                                   Logic: 0.880ns(25.456%), Route: 2.577ns(74.544%)
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
                                                         0.000    1000.000 r       u_pll/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=143)      2.420    1002.420         cfg_clk          
                                                                           r       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/data_in[1]/CLK (GTP_DFF_RE)
 clock pessimism                                         0.000    1002.420                          
 clock uncertainty                                      -0.150    1002.270                          

 Setup time                                             -0.136    1002.134                          

 Data required time                                               1002.134                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.134                          
 Data arrival time                                                   5.877                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.257                          
====================================================================================================

====================================================================================================

Startpoint  : ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/init_over/CLK (GTP_DFF_RE)
Endpoint    : ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/data_in[3]/D (GTP_DFF_RE)
Path Group  : PLL|u_pll/u_gpll/CLKOUT0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.420
  Launch Clock Delay      :  2.420
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       u_pll/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=143)      2.420       2.420         cfg_clk          
                                                                           r       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/init_over/CLK (GTP_DFF_RE)

                                   tco                   0.203       2.623 r       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/init_over/Q (GTP_DFF_RE)
                                   net (fanout=21)       0.613       3.236         nt_led_int       
                                                                                   ms7210_ctrl_iic_top_inst/N21[11]/I0 (GTP_LUT6D)
                                   td                    0.221       3.457 r       ms7210_ctrl_iic_top_inst/N21[11]/Z5 (GTP_LUT6D)
                                   net (fanout=12)       0.571       4.028         ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/busy_falling
                                                                                   ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/N11/I0 (GTP_LUT6)
                                   td                    0.074       4.102 r       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/N11/Z (GTP_LUT6)
                                   net (fanout=2)        0.437       4.539         ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/N11
                                                                                   ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/N14_19/I4 (GTP_LUT6)
                                   td                    0.074       4.613 r       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/N14_19/Z (GTP_LUT6)
                                   net (fanout=3)        0.467       5.080         ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/N612 [3]
                                                                                   ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/N589/I4 (GTP_LUT5)
                                   td                    0.096       5.176 r       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/N589/Z (GTP_LUT5)
                                   net (fanout=4)        0.489       5.665         ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/N589
                                                                                   ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/N590_or[10]/I1 (GTP_LUT6D)
                                   td                    0.212       5.877 r       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/N590_or[10]/Z5 (GTP_LUT6D)
                                   net (fanout=1)        0.000       5.877         ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/N599 [3]
                                                                           r       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/data_in[3]/D (GTP_DFF_RE)

 Data arrival time                                                   5.877         Logic Levels: 5  
                                                                                   Logic: 0.880ns(25.456%), Route: 2.577ns(74.544%)
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
                                                         0.000    1000.000 r       u_pll/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=143)      2.420    1002.420         cfg_clk          
                                                                           r       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/data_in[3]/CLK (GTP_DFF_RE)
 clock pessimism                                         0.000    1002.420                          
 clock uncertainty                                      -0.150    1002.270                          

 Setup time                                             -0.136    1002.134                          

 Data required time                                               1002.134                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.134                          
 Data arrival time                                                   5.877                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.257                          
====================================================================================================

====================================================================================================

Startpoint  : ms7210_ctrl_iic_top_inst/iic_dri/receiv_data[7]/CLK (GTP_DFF_RE)
Endpoint    : ms7210_ctrl_iic_top_inst/iic_dri/data_out[7]/D (GTP_DFF_E)
Path Group  : PLL|u_pll/u_gpll/CLKOUT0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.420
  Launch Clock Delay      :  2.420
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       u_pll/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=143)      2.420       2.420         cfg_clk          
                                                                           r       ms7210_ctrl_iic_top_inst/iic_dri/receiv_data[7]/CLK (GTP_DFF_RE)

                                   tco                   0.185       2.605 f       ms7210_ctrl_iic_top_inst/iic_dri/receiv_data[7]/Q (GTP_DFF_RE)
                                   net (fanout=1)        0.385       2.990         ms7210_ctrl_iic_top_inst/iic_dri/receiv_data [7]
                                                                           f       ms7210_ctrl_iic_top_inst/iic_dri/data_out[7]/D (GTP_DFF_E)

 Data arrival time                                                   2.990         Logic Levels: 0  
                                                                                   Logic: 0.185ns(32.456%), Route: 0.385ns(67.544%)
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       u_pll/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=143)      2.420       2.420         cfg_clk          
                                                                           r       ms7210_ctrl_iic_top_inst/iic_dri/data_out[7]/CLK (GTP_DFF_E)
 clock pessimism                                         0.000       2.420                          
 clock uncertainty                                       0.000       2.420                          

 Hold time                                              -0.049       2.371                          

 Data required time                                                  2.371                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.371                          
 Data arrival time                                                   2.990                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.619                          
====================================================================================================

====================================================================================================

Startpoint  : ms7210_ctrl_iic_top_inst/iic_dri/pluse_1d/CLK (GTP_DFF_R)
Endpoint    : ms7210_ctrl_iic_top_inst/iic_dri/pluse_2d/D (GTP_DFF_R)
Path Group  : PLL|u_pll/u_gpll/CLKOUT0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.420
  Launch Clock Delay      :  2.420
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       u_pll/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=143)      2.420       2.420         cfg_clk          
                                                                           r       ms7210_ctrl_iic_top_inst/iic_dri/pluse_1d/CLK (GTP_DFF_R)

                                   tco                   0.185       2.605 f       ms7210_ctrl_iic_top_inst/iic_dri/pluse_1d/Q (GTP_DFF_R)
                                   net (fanout=1)        0.385       2.990         ms7210_ctrl_iic_top_inst/iic_dri/pluse_1d
                                                                           f       ms7210_ctrl_iic_top_inst/iic_dri/pluse_2d/D (GTP_DFF_R)

 Data arrival time                                                   2.990         Logic Levels: 0  
                                                                                   Logic: 0.185ns(32.456%), Route: 0.385ns(67.544%)
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       u_pll/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=143)      2.420       2.420         cfg_clk          
                                                                           r       ms7210_ctrl_iic_top_inst/iic_dri/pluse_2d/CLK (GTP_DFF_R)
 clock pessimism                                         0.000       2.420                          
 clock uncertainty                                       0.000       2.420                          

 Hold time                                              -0.049       2.371                          

 Data required time                                                  2.371                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.371                          
 Data arrival time                                                   2.990                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.619                          
====================================================================================================

====================================================================================================

Startpoint  : ms7210_ctrl_iic_top_inst/iic_dri/w_r_1d/CLK (GTP_DFF_R)
Endpoint    : ms7210_ctrl_iic_top_inst/iic_dri/w_r_2d/D (GTP_DFF_R)
Path Group  : PLL|u_pll/u_gpll/CLKOUT0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.420
  Launch Clock Delay      :  2.420
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       u_pll/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=143)      2.420       2.420         cfg_clk          
                                                                           r       ms7210_ctrl_iic_top_inst/iic_dri/w_r_1d/CLK (GTP_DFF_R)

                                   tco                   0.185       2.605 f       ms7210_ctrl_iic_top_inst/iic_dri/w_r_1d/Q (GTP_DFF_R)
                                   net (fanout=1)        0.385       2.990         ms7210_ctrl_iic_top_inst/iic_dri/w_r_1d
                                                                           f       ms7210_ctrl_iic_top_inst/iic_dri/w_r_2d/D (GTP_DFF_R)

 Data arrival time                                                   2.990         Logic Levels: 0  
                                                                                   Logic: 0.185ns(32.456%), Route: 0.385ns(67.544%)
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       u_pll/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=143)      2.420       2.420         cfg_clk          
                                                                           r       ms7210_ctrl_iic_top_inst/iic_dri/w_r_2d/CLK (GTP_DFF_R)
 clock pessimism                                         0.000       2.420                          
 clock uncertainty                                       0.000       2.420                          

 Hold time                                              -0.049       2.371                          

 Data required time                                                  2.371                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.371                          
 Data arrival time                                                   2.990                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.619                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[6]/CLK (GTP_DFF_R)
Endpoint    : ms7210_ctrl_iic_top_inst/rstn_temp1/C (GTP_DFF_C)
Path Group  : PLL|u_pll/u_gpll/CLKOUT0
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.420
  Launch Clock Delay      :  2.420
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       u_pll/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=143)      2.420       2.420         cfg_clk          
                                                                           r       rstn_1ms[6]/CLK (GTP_DFF_R)

                                   tco                   0.203       2.623 r       rstn_1ms[6]/Q (GTP_DFF_R)
                                   net (fanout=2)        0.437       3.060         rstn_1ms[6]      
                                                                                   N41_10/I0 (GTP_LUT4)
                                   td                    0.185       3.245 r       N41_10/Z (GTP_LUT4)
                                   net (fanout=3)        0.467       3.712         _N2111           
                                                                                   ms7210_ctrl_iic_top_inst/N0/I4 (GTP_LUT6)
                                   td                    0.102       3.814 r       ms7210_ctrl_iic_top_inst/N0/Z (GTP_LUT6)
                                   net (fanout=28)       0.531       4.345         ms7210_ctrl_iic_top_inst/N0
                                                                           r       ms7210_ctrl_iic_top_inst/rstn_temp1/C (GTP_DFF_C)

 Data arrival time                                                   4.345         Logic Levels: 2  
                                                                                   Logic: 0.490ns(25.455%), Route: 1.435ns(74.545%)
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
                                                         0.000    1000.000 r       u_pll/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=143)      2.420    1002.420         cfg_clk          
                                                                           r       ms7210_ctrl_iic_top_inst/rstn_temp1/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    1002.420                          
 clock uncertainty                                      -0.150    1002.270                          

 Recovery time                                          -0.226    1002.044                          

 Data required time                                               1002.044                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.044                          
 Data arrival time                                                   4.345                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.699                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[0]/CLK (GTP_DFF_R)
Endpoint    : ms7210_ctrl_iic_top_inst/rstn_temp1/C (GTP_DFF_C)
Path Group  : PLL|u_pll/u_gpll/CLKOUT0
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.420
  Launch Clock Delay      :  2.420
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       u_pll/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=143)      2.420       2.420         cfg_clk          
                                                                           r       rstn_1ms[0]/CLK (GTP_DFF_R)

                                   tco                   0.185       2.605 f       rstn_1ms[0]/Q (GTP_DFF_R)
                                   net (fanout=5)        0.505       3.110         rstn_1ms[0]      
                                                                                   ms7210_ctrl_iic_top_inst/N0/I1 (GTP_LUT6)
                                   td                    0.154       3.264 f       ms7210_ctrl_iic_top_inst/N0/Z (GTP_LUT6)
                                   net (fanout=28)       0.531       3.795         ms7210_ctrl_iic_top_inst/N0
                                                                           f       ms7210_ctrl_iic_top_inst/rstn_temp1/C (GTP_DFF_C)

 Data arrival time                                                   3.795         Logic Levels: 1  
                                                                                   Logic: 0.339ns(24.655%), Route: 1.036ns(75.345%)
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       u_pll/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=143)      2.420       2.420         cfg_clk          
                                                                           r       ms7210_ctrl_iic_top_inst/rstn_temp1/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       2.420                          
 clock uncertainty                                       0.000       2.420                          

 Removal time                                           -0.064       2.356                          

 Data required time                                                  2.356                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.356                          
 Data arrival time                                                   3.795                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.439                          
====================================================================================================

====================================================================================================

Startpoint  : vga_ctrl_inst/cnt_v[1]/CLK (GTP_DFF_CE)
Endpoint    : b_out[4] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_top|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=29)       2.420       3.380         nt_sys_clk       
                                                                           r       vga_ctrl_inst/cnt_v[1]/CLK (GTP_DFF_CE)

                                   tco                   0.203       3.583 r       vga_ctrl_inst/cnt_v[1]/Q (GTP_DFF_CE)
                                   net (fanout=7)        0.531       4.114         vga_ctrl_inst/cnt_v [1]
                                                                                   vga_ctrl_inst/N41_mux4_7/I1 (GTP_LUT5)
                                   td                    0.163       4.277 r       vga_ctrl_inst/N41_mux4_7/Z (GTP_LUT5)
                                   net (fanout=9)        0.549       4.826         vga_ctrl_inst/_N298
                                                                                   vga_ctrl_inst/N85[1]/I3 (GTP_LUT6)
                                   td                    0.096       4.922 r       vga_ctrl_inst/N85[1]/Z (GTP_LUT6)
                                   net (fanout=3)        1.402       6.324         nt_b_out[4]      
                                                                                   b_out_obuf[4]/I (GTP_OUTBUF)
                                   td                    3.553       9.877 r       b_out_obuf[4]/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       9.877         b_out[4]         
 b_out[4]                                                                  r       b_out[4] (port)  

 Data arrival time                                                   9.877         Logic Levels: 3  
                                                                                   Logic: 4.015ns(61.798%), Route: 2.482ns(38.202%)
====================================================================================================

====================================================================================================

Startpoint  : vga_ctrl_inst/cnt_v[1]/CLK (GTP_DFF_CE)
Endpoint    : b_out[6] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_top|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=29)       2.420       3.380         nt_sys_clk       
                                                                           r       vga_ctrl_inst/cnt_v[1]/CLK (GTP_DFF_CE)

                                   tco                   0.203       3.583 r       vga_ctrl_inst/cnt_v[1]/Q (GTP_DFF_CE)
                                   net (fanout=7)        0.531       4.114         vga_ctrl_inst/cnt_v [1]
                                                                                   vga_ctrl_inst/N41_mux4_7/I1 (GTP_LUT5)
                                   td                    0.163       4.277 r       vga_ctrl_inst/N41_mux4_7/Z (GTP_LUT5)
                                   net (fanout=9)        0.549       4.826         vga_ctrl_inst/_N298
                                                                                   vga_ctrl_inst/N85[1]/I3 (GTP_LUT6)
                                   td                    0.096       4.922 r       vga_ctrl_inst/N85[1]/Z (GTP_LUT6)
                                   net (fanout=3)        1.402       6.324         nt_b_out[4]      
                                                                                   b_out_obuf[6]/I (GTP_OUTBUF)
                                   td                    3.553       9.877 r       b_out_obuf[6]/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       9.877         b_out[6]         
 b_out[6]                                                                  r       b_out[6] (port)  

 Data arrival time                                                   9.877         Logic Levels: 3  
                                                                                   Logic: 4.015ns(61.798%), Route: 2.482ns(38.202%)
====================================================================================================

====================================================================================================

Startpoint  : vga_ctrl_inst/cnt_v[1]/CLK (GTP_DFF_CE)
Endpoint    : b_out[7] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_top|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=29)       2.420       3.380         nt_sys_clk       
                                                                           r       vga_ctrl_inst/cnt_v[1]/CLK (GTP_DFF_CE)

                                   tco                   0.203       3.583 r       vga_ctrl_inst/cnt_v[1]/Q (GTP_DFF_CE)
                                   net (fanout=7)        0.531       4.114         vga_ctrl_inst/cnt_v [1]
                                                                                   vga_ctrl_inst/N41_mux4_7/I1 (GTP_LUT5)
                                   td                    0.163       4.277 r       vga_ctrl_inst/N41_mux4_7/Z (GTP_LUT5)
                                   net (fanout=9)        0.549       4.826         vga_ctrl_inst/_N298
                                                                                   vga_ctrl_inst/N85[1]/I3 (GTP_LUT6)
                                   td                    0.096       4.922 r       vga_ctrl_inst/N85[1]/Z (GTP_LUT6)
                                   net (fanout=3)        1.402       6.324         nt_b_out[4]      
                                                                                   b_out_obuf[7]/I (GTP_OUTBUF)
                                   td                    3.553       9.877 r       b_out_obuf[7]/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       9.877         b_out[7]         
 b_out[7]                                                                  r       b_out[7] (port)  

 Data arrival time                                                   9.877         Logic Levels: 3  
                                                                                   Logic: 4.015ns(61.798%), Route: 2.482ns(38.202%)
====================================================================================================

====================================================================================================

Startpoint  : hd_sda (port)
Endpoint    : ms7210_ctrl_iic_top_inst/iic_dri/receiv_data[0]/D (GTP_DFF_RE)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 hd_sda                                                  0.000       0.000 f       hd_sda (port)    
                                   net (fanout=1)        0.000       0.000         nt_hd_sda        
                                                                                   ms7210_ctrl_iic_top_inst.iic_sda_tri/IO (GTP_IOBUF)
                                   td                    0.861       0.861 f       ms7210_ctrl_iic_top_inst.iic_sda_tri/O (GTP_IOBUF)
                                   net (fanout=1)        0.000       0.861         _N0              
                                                                           f       ms7210_ctrl_iic_top_inst/iic_dri/receiv_data[0]/D (GTP_DFF_RE)

 Data arrival time                                                   0.861         Logic Levels: 1  
                                                                                   Logic: 0.861ns(100.000%), Route: 0.000ns(0.000%)
====================================================================================================

====================================================================================================

Startpoint  : rstn_in (port)
Endpoint    : ms7210_ctrl_iic_top_inst/rstn_temp1/C (GTP_DFF_C)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 rstn_in                                                 0.000       0.000 f       rstn_in (port)   
                                   net (fanout=1)        0.000       0.000         rstn_in          
                                                                                   rstn_in_ibuf/I (GTP_INBUF)
                                   td                    0.861       0.861 f       rstn_in_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.372       2.233         nt_rstn_in       
                                                                                   ms7210_ctrl_iic_top_inst/N0/I0 (GTP_LUT6)
                                   td                    0.196       2.429 f       ms7210_ctrl_iic_top_inst/N0/Z (GTP_LUT6)
                                   net (fanout=28)       0.531       2.960         ms7210_ctrl_iic_top_inst/N0
                                                                           f       ms7210_ctrl_iic_top_inst/rstn_temp1/C (GTP_DFF_C)

 Data arrival time                                                   2.960         Logic Levels: 2  
                                                                                   Logic: 1.057ns(35.709%), Route: 1.903ns(64.291%)
====================================================================================================

====================================================================================================

Startpoint  : rstn_in (port)
Endpoint    : vga_ctrl_inst/cnt_h[0]/C (GTP_DFF_C)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 rstn_in                                                 0.000       0.000 f       rstn_in (port)   
                                   net (fanout=1)        0.000       0.000         rstn_in          
                                                                                   rstn_in_ibuf/I (GTP_INBUF)
                                   td                    0.861       0.861 f       rstn_in_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.372       2.233         nt_rstn_in       
                                                                                   ms7210_ctrl_iic_top_inst/N0/I0 (GTP_LUT6)
                                   td                    0.196       2.429 f       ms7210_ctrl_iic_top_inst/N0/Z (GTP_LUT6)
                                   net (fanout=28)       0.531       2.960         ms7210_ctrl_iic_top_inst/N0
                                                                           f       vga_ctrl_inst/cnt_h[0]/C (GTP_DFF_C)

 Data arrival time                                                   2.960         Logic Levels: 2  
                                                                                   Logic: 1.057ns(35.709%), Route: 1.903ns(64.291%)
====================================================================================================

{hdmi_top|sys_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.800     500.000         0.200           High Pulse Width                          vga_ctrl_inst/cnt_h[0]/CLK
 499.800     500.000         0.200           Low Pulse Width                           vga_ctrl_inst/cnt_h[0]/CLK
 499.800     500.000         0.200           High Pulse Width                          vga_ctrl_inst/cnt_h[1]/CLK
====================================================================================================

{PLL|u_pll/u_gpll/CLKOUT0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.040     500.000         0.960           High Pulse Width                          ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/N325_2_concat_2/CLKA
 499.040     500.000         0.960           Low Pulse Width                           ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/N325_2_concat_2/CLKA
 499.040     500.000         0.960           High Pulse Width                          ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/N325_2_concat_2/CLKB
====================================================================================================

====================================================================================================

Inputs and Outputs :
+---------------------------------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                                                   
+---------------------------------------------------------------------------------------------------------------------------+
| Input      | E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/prj/hdmi_colorbar/compile/hdmi_top_comp.adf               
|            | E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/rtl/hdmi_out.fdc                                          
| Output     | E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/prj/hdmi_colorbar/synthesize/hdmi_top_syn.adf             
|            | E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/prj/hdmi_colorbar/synthesize/hdmi_top_syn.vm              
|            | E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/prj/hdmi_colorbar/synthesize/hdmi_top_controlsets.txt     
|            | E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/prj/hdmi_colorbar/synthesize/snr.db                       
|            | E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/prj/hdmi_colorbar/synthesize/hdmi_top.snr                 
+---------------------------------------------------------------------------------------------------------------------------+


Flow Command: synthesize -selected_syn_tool_opt 2 
Peak memory: 329 MB
Total CPU time to synthesize completion : 0h:0m:7s
Process Total CPU time to synthesize completion : 0h:0m:7s
Total real time to synthesize completion : 0h:0m:10s
