// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module k2c_dense (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        output_array_address0,
        output_array_ce0,
        output_array_we0,
        output_array_d0,
        output_array_q0,
        input_array_address0,
        input_array_ce0,
        input_array_q0,
        input_ndim_read,
        input_numel_read,
        input_shape_address0,
        input_shape_ce0,
        input_shape_q0,
        kernel_array_address0,
        kernel_array_ce0,
        kernel_array_q0,
        kernel_shape_address0,
        kernel_shape_ce0,
        kernel_shape_q0,
        kernel_shape_address1,
        kernel_shape_ce1,
        kernel_shape_q1,
        bias_array_address0,
        bias_array_ce0,
        bias_array_q0,
        fwork_address0,
        fwork_ce0,
        fwork_we0,
        fwork_d0,
        fwork_q0,
        fwork_address1,
        fwork_ce1,
        fwork_q1
);

parameter    ap_ST_fsm_state1 = 10'd1;
parameter    ap_ST_fsm_state2 = 10'd2;
parameter    ap_ST_fsm_state3 = 10'd4;
parameter    ap_ST_fsm_state4 = 10'd8;
parameter    ap_ST_fsm_state5 = 10'd16;
parameter    ap_ST_fsm_state6 = 10'd32;
parameter    ap_ST_fsm_state7 = 10'd64;
parameter    ap_ST_fsm_state8 = 10'd128;
parameter    ap_ST_fsm_state9 = 10'd256;
parameter    ap_ST_fsm_state10 = 10'd512;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [18:0] output_array_address0;
output   output_array_ce0;
output   output_array_we0;
output  [31:0] output_array_d0;
input  [31:0] output_array_q0;
output  [18:0] input_array_address0;
output   input_array_ce0;
input  [31:0] input_array_q0;
input  [63:0] input_ndim_read;
input  [63:0] input_numel_read;
output  [2:0] input_shape_address0;
output   input_shape_ce0;
input  [63:0] input_shape_q0;
output  [18:0] kernel_array_address0;
output   kernel_array_ce0;
input  [31:0] kernel_array_q0;
output  [2:0] kernel_shape_address0;
output   kernel_shape_ce0;
input  [63:0] kernel_shape_q0;
output  [2:0] kernel_shape_address1;
output   kernel_shape_ce1;
input  [63:0] kernel_shape_q1;
output  [18:0] bias_array_address0;
output   bias_array_ce0;
input  [31:0] bias_array_q0;
output  [18:0] fwork_address0;
output   fwork_ce0;
output   fwork_we0;
output  [31:0] fwork_d0;
input  [31:0] fwork_q0;
output  [18:0] fwork_address1;
output   fwork_ce1;
input  [31:0] fwork_q1;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[18:0] output_array_address0;
reg output_array_ce0;
reg output_array_we0;
reg[31:0] output_array_d0;
reg[18:0] input_array_address0;
reg input_array_ce0;
reg[2:0] input_shape_address0;
reg input_shape_ce0;
reg[18:0] kernel_array_address0;
reg kernel_array_ce0;
reg[2:0] kernel_shape_address0;
reg kernel_shape_ce0;
reg kernel_shape_ce1;
reg[18:0] bias_array_address0;
reg bias_array_ce0;

(* fsm_encoding = "none" *) reg   [9:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [0:0] tmp_fu_276_p2;
reg   [0:0] tmp_reg_471;
wire   [63:0] tmp_18_fu_282_p2;
reg   [63:0] tmp_18_reg_475;
wire   [0:0] icmp_fu_299_p2;
reg   [0:0] icmp_reg_480;
wire   [7:0] i_i_cast_fu_309_p1;
reg   [7:0] i_i_cast_reg_500;
wire    ap_CS_fsm_state3;
wire   [63:0] i_20_fu_328_p2;
reg   [63:0] i_20_reg_511;
wire   [19:0] outrowidx_fu_334_p2;
reg   [19:0] outrowidx_reg_516;
wire   [0:0] exitcond2_fu_323_p2;
wire   [19:0] inneridx_fu_339_p2;
reg   [19:0] inneridx_reg_521;
wire   [6:0] j_11_fu_359_p2;
reg   [6:0] j_11_reg_529;
wire    ap_CS_fsm_state4;
wire   [0:0] exitcond_i_fu_353_p2;
reg   [18:0] output_array_addr_3_reg_539;
wire   [5:0] i_s_fu_375_p2;
wire   [63:0] outrows1_fu_381_p3;
reg   [63:0] outrows1_reg_549;
wire    ap_CS_fsm_state6;
reg   [63:0] outcols_reg_554;
wire  signed [19:0] tmp_70_fu_388_p1;
reg  signed [19:0] tmp_70_reg_559;
reg   [63:0] innerdim_reg_565;
wire  signed [19:0] tmp_71_fu_392_p1;
reg  signed [19:0] tmp_71_reg_570;
wire   [19:0] tmp_73_fu_396_p1;
reg   [19:0] tmp_73_reg_575;
wire    ap_CS_fsm_state7;
wire   [63:0] j_9_fu_405_p2;
reg   [63:0] j_9_reg_583;
wire   [0:0] exitcond1_fu_400_p2;
reg   [18:0] output_array_addr_reg_593;
wire    ap_CS_fsm_state8;
wire   [63:0] k_2_fu_430_p2;
reg   [63:0] k_2_reg_606;
wire    ap_CS_fsm_state9;
wire   [0:0] exitcond_fu_425_p2;
wire   [31:0] grp_fu_261_p2;
wire    ap_CS_fsm_state10;
wire    grp_k2c_dot_2_fu_240_ap_start;
wire    grp_k2c_dot_2_fu_240_ap_done;
wire    grp_k2c_dot_2_fu_240_ap_idle;
wire    grp_k2c_dot_2_fu_240_ap_ready;
wire   [18:0] grp_k2c_dot_2_fu_240_C_array_address0;
wire    grp_k2c_dot_2_fu_240_C_array_ce0;
wire    grp_k2c_dot_2_fu_240_C_array_we0;
wire   [31:0] grp_k2c_dot_2_fu_240_C_array_d0;
wire   [18:0] grp_k2c_dot_2_fu_240_Ar_array_address0;
wire    grp_k2c_dot_2_fu_240_Ar_array_ce0;
wire   [2:0] grp_k2c_dot_2_fu_240_Ar_shape_address0;
wire    grp_k2c_dot_2_fu_240_Ar_shape_ce0;
wire   [18:0] grp_k2c_dot_2_fu_240_B_array_address0;
wire    grp_k2c_dot_2_fu_240_B_array_ce0;
wire   [2:0] grp_k2c_dot_2_fu_240_B_shape_address0;
wire    grp_k2c_dot_2_fu_240_B_shape_ce0;
wire   [18:0] grp_k2c_dot_2_fu_240_fwork_address0;
wire    grp_k2c_dot_2_fu_240_fwork_ce0;
wire    grp_k2c_dot_2_fu_240_fwork_we0;
wire   [31:0] grp_k2c_dot_2_fu_240_fwork_d0;
wire   [18:0] grp_k2c_dot_2_fu_240_fwork_address1;
wire    grp_k2c_dot_2_fu_240_fwork_ce1;
reg  signed [5:0] i_i_reg_172;
wire    ap_CS_fsm_state2;
reg   [63:0] i_reg_184;
reg   [6:0] j_i_reg_195;
wire    ap_CS_fsm_state5;
wire   [0:0] tmp_i_fu_313_p2;
reg   [63:0] j_reg_206;
reg   [31:0] storemerge_reg_218;
reg   [63:0] k_reg_229;
reg    grp_k2c_dot_2_fu_240_ap_start_reg;
wire   [63:0] j_i_cast1_fu_344_p1;
wire   [63:0] tmp_i_cast_fu_370_p1;
wire   [63:0] tmp_19_cast_fu_416_p1;
wire   [63:0] tmp_21_cast_fu_441_p1;
wire   [63:0] tmp_23_cast_fu_456_p1;
reg   [31:0] grp_fu_261_p0;
reg   [31:0] grp_fu_261_p1;
wire   [31:0] tmp_24_fu_269_p2;
wire   [62:0] tmp_69_fu_289_p4;
wire  signed [6:0] i_i_cast3_fu_305_p1;
wire  signed [19:0] tmp_72_fu_319_p1;
wire   [7:0] j_i_cast_fu_349_p1;
wire   [7:0] tmp_i_42_fu_365_p2;
wire   [19:0] tmp_19_fu_411_p2;
wire  signed [19:0] tmp_74_fu_421_p1;
wire   [19:0] tmp_21_fu_436_p2;
wire   [19:0] tmp_22_fu_446_p2;
wire   [19:0] tmp_23_fu_451_p2;
reg   [9:0] ap_NS_fsm;

// power-on initialization
initial begin
#0 ap_CS_fsm = 10'd1;
#0 grp_k2c_dot_2_fu_240_ap_start_reg = 1'b0;
end

k2c_dot_2 grp_k2c_dot_2_fu_240(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_k2c_dot_2_fu_240_ap_start),
    .ap_done(grp_k2c_dot_2_fu_240_ap_done),
    .ap_idle(grp_k2c_dot_2_fu_240_ap_idle),
    .ap_ready(grp_k2c_dot_2_fu_240_ap_ready),
    .C_array_address0(grp_k2c_dot_2_fu_240_C_array_address0),
    .C_array_ce0(grp_k2c_dot_2_fu_240_C_array_ce0),
    .C_array_we0(grp_k2c_dot_2_fu_240_C_array_we0),
    .C_array_d0(grp_k2c_dot_2_fu_240_C_array_d0),
    .Ar_array_address0(grp_k2c_dot_2_fu_240_Ar_array_address0),
    .Ar_array_ce0(grp_k2c_dot_2_fu_240_Ar_array_ce0),
    .Ar_array_q0(input_array_q0),
    .Ar_ndim_read(input_ndim_read),
    .Ar_numel_read(input_numel_read),
    .Ar_shape_address0(grp_k2c_dot_2_fu_240_Ar_shape_address0),
    .Ar_shape_ce0(grp_k2c_dot_2_fu_240_Ar_shape_ce0),
    .Ar_shape_q0(input_shape_q0),
    .B_array_address0(grp_k2c_dot_2_fu_240_B_array_address0),
    .B_array_ce0(grp_k2c_dot_2_fu_240_B_array_ce0),
    .B_array_q0(kernel_array_q0),
    .B_shape_address0(grp_k2c_dot_2_fu_240_B_shape_address0),
    .B_shape_ce0(grp_k2c_dot_2_fu_240_B_shape_ce0),
    .B_shape_q0(kernel_shape_q0),
    .p_read4(tmp_18_reg_475),
    .fwork_address0(grp_k2c_dot_2_fu_240_fwork_address0),
    .fwork_ce0(grp_k2c_dot_2_fu_240_fwork_ce0),
    .fwork_we0(grp_k2c_dot_2_fu_240_fwork_we0),
    .fwork_d0(grp_k2c_dot_2_fu_240_fwork_d0),
    .fwork_q0(fwork_q0),
    .fwork_address1(grp_k2c_dot_2_fu_240_fwork_address1),
    .fwork_ce1(grp_k2c_dot_2_fu_240_fwork_ce1),
    .fwork_q1(fwork_q1)
);

face_classifier_cbkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
face_classifier_cbkb_U28(
    .din0(grp_fu_261_p0),
    .din1(grp_fu_261_p1),
    .dout(grp_fu_261_p2)
);

face_classifier_ccud #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
face_classifier_ccud_U29(
    .din0(input_array_q0),
    .din1(kernel_array_q0),
    .dout(tmp_24_fu_269_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_k2c_dot_2_fu_240_ap_start_reg <= 1'b0;
    end else begin
        if (((tmp_fu_276_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            grp_k2c_dot_2_fu_240_ap_start_reg <= 1'b1;
        end else if ((grp_k2c_dot_2_fu_240_ap_ready == 1'b1)) begin
            grp_k2c_dot_2_fu_240_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_i_fu_353_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        i_i_reg_172 <= i_s_fu_375_p2;
    end else if (((grp_k2c_dot_2_fu_240_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        i_i_reg_172 <= 6'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_fu_400_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state7))) begin
        i_reg_184 <= i_20_reg_511;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        i_reg_184 <= 64'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_fu_313_p2 == 1'd1) & (tmp_reg_471 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        j_i_reg_195 <= 7'd0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        j_i_reg_195 <= j_11_reg_529;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_fu_425_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state9))) begin
        j_reg_206 <= j_9_reg_583;
    end else if (((exitcond2_fu_323_p2 == 1'd0) & (tmp_reg_471 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        j_reg_206 <= 64'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        k_reg_229 <= k_2_reg_606;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        k_reg_229 <= 64'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        storemerge_reg_218 <= grp_fu_261_p2;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        storemerge_reg_218 <= bias_array_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_471 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        i_20_reg_511 <= i_20_fu_328_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_471 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        i_i_cast_reg_500[6 : 0] <= i_i_cast_fu_309_p1[6 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_fu_276_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        icmp_reg_480 <= icmp_fu_299_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        innerdim_reg_565 <= kernel_shape_q1;
        outcols_reg_554 <= kernel_shape_q0;
        outrows1_reg_549 <= outrows1_fu_381_p3;
        tmp_70_reg_559 <= tmp_70_fu_388_p1;
        tmp_71_reg_570 <= tmp_71_fu_392_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond2_fu_323_p2 == 1'd0) & (tmp_reg_471 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        inneridx_reg_521 <= inneridx_fu_339_p2;
        outrowidx_reg_516 <= outrowidx_fu_334_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        j_11_reg_529 <= j_11_fu_359_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        j_9_reg_583 <= j_9_fu_405_p2;
        tmp_73_reg_575 <= tmp_73_fu_396_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        k_2_reg_606 <= k_2_fu_430_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_i_fu_353_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        output_array_addr_3_reg_539[7 : 0] <= tmp_i_cast_fu_370_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_fu_400_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7))) begin
        output_array_addr_reg_593 <= tmp_19_cast_fu_416_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_fu_276_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        tmp_18_reg_475 <= tmp_18_fu_282_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        tmp_reg_471 <= tmp_fu_276_p2;
    end
end

always @ (*) begin
    if ((((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)) | ((1'b1 == ap_CS_fsm_state3) & (((exitcond2_fu_323_p2 == 1'd1) & (tmp_reg_471 == 1'd1)) | ((tmp_i_fu_313_p2 == 1'd0) & (tmp_reg_471 == 1'd0)))))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) & (((exitcond2_fu_323_p2 == 1'd1) & (tmp_reg_471 == 1'd1)) | ((tmp_i_fu_313_p2 == 1'd0) & (tmp_reg_471 == 1'd0))))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        bias_array_address0 = j_reg_206;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        bias_array_address0 = j_i_cast1_fu_344_p1;
    end else begin
        bias_array_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state4))) begin
        bias_array_ce0 = 1'b1;
    end else begin
        bias_array_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        grp_fu_261_p0 = storemerge_reg_218;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_fu_261_p0 = output_array_q0;
    end else begin
        grp_fu_261_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        grp_fu_261_p1 = tmp_24_fu_269_p2;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_fu_261_p1 = bias_array_q0;
    end else begin
        grp_fu_261_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        input_array_address0 = tmp_21_cast_fu_441_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        input_array_address0 = grp_k2c_dot_2_fu_240_Ar_array_address0;
    end else begin
        input_array_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        input_array_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        input_array_ce0 = grp_k2c_dot_2_fu_240_Ar_array_ce0;
    end else begin
        input_array_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_fu_276_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state1))) begin
        input_shape_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        input_shape_address0 = grp_k2c_dot_2_fu_240_Ar_shape_address0;
    end else begin
        input_shape_address0 = 'bx;
    end
end

always @ (*) begin
    if (((tmp_fu_276_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        input_shape_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        input_shape_ce0 = grp_k2c_dot_2_fu_240_Ar_shape_ce0;
    end else begin
        input_shape_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        kernel_array_address0 = tmp_23_cast_fu_456_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        kernel_array_address0 = grp_k2c_dot_2_fu_240_B_array_address0;
    end else begin
        kernel_array_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        kernel_array_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        kernel_array_ce0 = grp_k2c_dot_2_fu_240_B_array_ce0;
    end else begin
        kernel_array_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_fu_276_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state1))) begin
        kernel_shape_address0 = 64'd1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        kernel_shape_address0 = grp_k2c_dot_2_fu_240_B_shape_address0;
    end else begin
        kernel_shape_address0 = 'bx;
    end
end

always @ (*) begin
    if (((tmp_fu_276_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        kernel_shape_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        kernel_shape_ce0 = grp_k2c_dot_2_fu_240_B_shape_ce0;
    end else begin
        kernel_shape_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_fu_276_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        kernel_shape_ce1 = 1'b1;
    end else begin
        kernel_shape_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        output_array_address0 = output_array_addr_reg_593;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        output_array_address0 = output_array_addr_3_reg_539;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        output_array_address0 = tmp_i_cast_fu_370_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        output_array_address0 = grp_k2c_dot_2_fu_240_C_array_address0;
    end else begin
        output_array_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state4))) begin
        output_array_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        output_array_ce0 = grp_k2c_dot_2_fu_240_C_array_ce0;
    end else begin
        output_array_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        output_array_d0 = storemerge_reg_218;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        output_array_d0 = grp_fu_261_p2;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        output_array_d0 = grp_k2c_dot_2_fu_240_C_array_d0;
    end else begin
        output_array_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state9))) begin
        output_array_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        output_array_we0 = grp_k2c_dot_2_fu_240_C_array_we0;
    end else begin
        output_array_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((tmp_fu_276_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else if (((tmp_fu_276_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((grp_k2c_dot_2_fu_240_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((1'b1 == ap_CS_fsm_state3) & (((exitcond2_fu_323_p2 == 1'd1) & (tmp_reg_471 == 1'd1)) | ((tmp_i_fu_313_p2 == 1'd0) & (tmp_reg_471 == 1'd0))))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else if (((exitcond2_fu_323_p2 == 1'd0) & (tmp_reg_471 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state4 : begin
            if (((exitcond_i_fu_353_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state7 : begin
            if (((exitcond1_fu_400_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state7))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            if (((exitcond_fu_425_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state9))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign exitcond1_fu_400_p2 = ((j_reg_206 == outcols_reg_554) ? 1'b1 : 1'b0);

assign exitcond2_fu_323_p2 = ((i_reg_184 == outrows1_reg_549) ? 1'b1 : 1'b0);

assign exitcond_fu_425_p2 = ((k_reg_229 == innerdim_reg_565) ? 1'b1 : 1'b0);

assign exitcond_i_fu_353_p2 = ((j_i_reg_195 == 7'd100) ? 1'b1 : 1'b0);

assign fwork_address0 = grp_k2c_dot_2_fu_240_fwork_address0;

assign fwork_address1 = grp_k2c_dot_2_fu_240_fwork_address1;

assign fwork_ce0 = grp_k2c_dot_2_fu_240_fwork_ce0;

assign fwork_ce1 = grp_k2c_dot_2_fu_240_fwork_ce1;

assign fwork_d0 = grp_k2c_dot_2_fu_240_fwork_d0;

assign fwork_we0 = grp_k2c_dot_2_fu_240_fwork_we0;

assign grp_k2c_dot_2_fu_240_ap_start = grp_k2c_dot_2_fu_240_ap_start_reg;

assign i_20_fu_328_p2 = (64'd1 + i_reg_184);

assign i_i_cast3_fu_305_p1 = i_i_reg_172;

assign i_i_cast_fu_309_p1 = $unsigned(i_i_cast3_fu_305_p1);

assign i_s_fu_375_p2 = ($signed(i_i_reg_172) + $signed(6'd36));

assign icmp_fu_299_p2 = ((tmp_69_fu_289_p4 != 63'd0) ? 1'b1 : 1'b0);

assign inneridx_fu_339_p2 = ($signed(tmp_71_reg_570) * $signed(tmp_72_fu_319_p1));

assign j_11_fu_359_p2 = (j_i_reg_195 + 7'd1);

assign j_9_fu_405_p2 = (64'd1 + j_reg_206);

assign j_i_cast1_fu_344_p1 = j_i_reg_195;

assign j_i_cast_fu_349_p1 = j_i_reg_195;

assign k_2_fu_430_p2 = (64'd1 + k_reg_229);

assign kernel_shape_address1 = 64'd0;

assign outrowidx_fu_334_p2 = ($signed(tmp_70_reg_559) * $signed(tmp_72_fu_319_p1));

assign outrows1_fu_381_p3 = ((icmp_reg_480[0:0] === 1'b1) ? input_shape_q0 : 64'd1);

assign tmp_18_fu_282_p2 = ($signed(input_ndim_read) + $signed(64'd18446744073709551615));

assign tmp_19_cast_fu_416_p1 = tmp_19_fu_411_p2;

assign tmp_19_fu_411_p2 = (tmp_73_fu_396_p1 + outrowidx_reg_516);

assign tmp_21_cast_fu_441_p1 = tmp_21_fu_436_p2;

assign tmp_21_fu_436_p2 = ($signed(tmp_74_fu_421_p1) + $signed(inneridx_reg_521));

assign tmp_22_fu_446_p2 = ($signed(tmp_70_reg_559) * $signed(tmp_74_fu_421_p1));

assign tmp_23_cast_fu_456_p1 = tmp_23_fu_451_p2;

assign tmp_23_fu_451_p2 = (tmp_22_fu_446_p2 + tmp_73_reg_575);

assign tmp_69_fu_289_p4 = {{input_ndim_read[63:1]}};

assign tmp_70_fu_388_p1 = kernel_shape_q0[19:0];

assign tmp_71_fu_392_p1 = kernel_shape_q1[19:0];

assign tmp_72_fu_319_p1 = i_reg_184[19:0];

assign tmp_73_fu_396_p1 = j_reg_206[19:0];

assign tmp_74_fu_421_p1 = k_reg_229[19:0];

assign tmp_fu_276_p2 = ((input_ndim_read < 64'd3) ? 1'b1 : 1'b0);

assign tmp_i_42_fu_365_p2 = (j_i_cast_fu_349_p1 + i_i_cast_reg_500);

assign tmp_i_cast_fu_370_p1 = tmp_i_42_fu_365_p2;

assign tmp_i_fu_313_p2 = ((i_i_reg_172 < 6'd36) ? 1'b1 : 1'b0);

always @ (posedge ap_clk) begin
    i_i_cast_reg_500[7] <= 1'b0;
    output_array_addr_3_reg_539[18:8] <= 11'b00000000000;
end

endmodule //k2c_dense
