# sn74ls669_verilog

I've created this model for proper Verilog simulation of a LS669 Up/Down 4-bit binary counter used
in bigger designs.
