/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [5:0] _00_;
  wire [4:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [28:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [22:0] celloutsig_0_20z;
  wire [4:0] celloutsig_0_21z;
  wire [11:0] celloutsig_0_22z;
  wire [14:0] celloutsig_0_26z;
  wire celloutsig_0_28z;
  wire [3:0] celloutsig_0_2z;
  wire celloutsig_0_34z;
  wire celloutsig_0_38z;
  wire [11:0] celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_5z;
  wire [16:0] celloutsig_0_6z;
  wire celloutsig_0_8z;
  wire [4:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [2:0] celloutsig_1_11z;
  wire [19:0] celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [15:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [6:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_14z = ~(celloutsig_1_5z | celloutsig_1_2z);
  assign celloutsig_0_1z = ~celloutsig_0_34z;
  assign celloutsig_1_10z = ~((celloutsig_1_7z | celloutsig_1_6z) & (celloutsig_1_3z | celloutsig_1_0z));
  assign celloutsig_1_2z = celloutsig_1_1z | celloutsig_1_0z;
  assign celloutsig_0_14z = celloutsig_0_10z[3] | celloutsig_0_3z;
  assign celloutsig_0_19z = celloutsig_0_8z | celloutsig_0_10z[4];
  assign celloutsig_0_38z = celloutsig_0_3z ^ celloutsig_0_8z;
  reg [5:0] _08_;
  always_ff @(negedge celloutsig_1_19z, negedge clkin_data[0])
    if (!clkin_data[0]) _08_ <= 6'h00;
    else _08_ <= in_data[83:78];
  assign { _00_[5:1], celloutsig_0_34z } = _08_;
  assign celloutsig_0_39z = { celloutsig_0_21z[3:1], celloutsig_0_28z, celloutsig_0_9z, celloutsig_0_13z, celloutsig_0_14z, celloutsig_0_28z } & { celloutsig_0_26z[10:1], celloutsig_0_5z, celloutsig_0_12z };
  assign celloutsig_1_4z = { in_data[129:117], celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_2z } & { in_data[132:120], celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_2z };
  assign celloutsig_1_9z = { celloutsig_1_4z[13:8], celloutsig_1_8z } & { in_data[173:170], celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_5z };
  assign celloutsig_1_11z = celloutsig_1_9z[5:3] & in_data[141:139];
  assign celloutsig_0_2z = { in_data[31:29], celloutsig_0_1z } & { _00_[2:1], celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_6z = { in_data[6:0], _00_[5:1], celloutsig_0_34z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_5z } / { 1'h1, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_3z, _00_[5:1], celloutsig_0_34z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_2z };
  assign celloutsig_1_5z = { in_data[178:176], celloutsig_1_0z } === { in_data[119], celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_3z };
  assign celloutsig_1_6z = { celloutsig_1_4z[6:2], celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_5z } === { celloutsig_1_4z[14:8], celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_0_5z = { celloutsig_0_2z[2], celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_3z } === in_data[91:82];
  assign celloutsig_0_8z = { _00_[5:1], celloutsig_0_34z, celloutsig_0_3z } === { celloutsig_0_2z, celloutsig_0_17z, celloutsig_0_17z, celloutsig_0_17z };
  assign celloutsig_1_1z = { in_data[138:133], celloutsig_1_0z } < in_data[115:109];
  assign celloutsig_1_17z = { celloutsig_1_13z[16:12], celloutsig_1_2z } < { celloutsig_1_9z[6:3], celloutsig_1_14z, celloutsig_1_3z };
  assign celloutsig_0_9z = { celloutsig_0_6z[12:9], celloutsig_0_17z } * { celloutsig_0_2z, celloutsig_0_17z };
  assign celloutsig_0_16z = { in_data[37:35], _00_[5:1], celloutsig_0_34z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_10z[4:1], 1'h0, celloutsig_0_1z, celloutsig_0_9z, celloutsig_0_13z, celloutsig_0_3z, celloutsig_0_11z, celloutsig_0_3z } * { celloutsig_0_10z[3:1], celloutsig_0_6z, _00_[5:1], celloutsig_0_34z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_11z };
  assign celloutsig_1_8z = & { celloutsig_1_6z, celloutsig_1_4z[14:11], celloutsig_1_3z };
  assign celloutsig_0_28z = & celloutsig_0_16z[20:16];
  assign celloutsig_0_3z = celloutsig_0_1z & _00_[2];
  assign celloutsig_1_0z = in_data[106] & in_data[186];
  assign celloutsig_1_3z = | in_data[113:100];
  assign celloutsig_1_7z = | in_data[122:110];
  assign celloutsig_1_13z = { in_data[179:175], celloutsig_1_9z, celloutsig_1_10z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_11z, celloutsig_1_3z } <<< in_data[170:151];
  assign celloutsig_0_20z = { celloutsig_0_6z[5:3], celloutsig_0_8z, celloutsig_0_19z, celloutsig_0_10z[4:1], 1'h0, _00_[5:1], celloutsig_0_34z, _00_[5:1], celloutsig_0_34z, celloutsig_0_17z } <<< { celloutsig_0_6z[16:7], celloutsig_0_8z, celloutsig_0_17z, celloutsig_0_12z, celloutsig_0_15z, celloutsig_0_5z, celloutsig_0_3z, _00_[5:1], celloutsig_0_34z, celloutsig_0_14z };
  assign celloutsig_0_21z = celloutsig_0_16z[9:5] <<< { _00_[4:1], celloutsig_0_1z };
  assign celloutsig_0_22z = { celloutsig_0_20z[17:7], celloutsig_0_17z } <<< celloutsig_0_20z[11:0];
  assign celloutsig_0_26z = { celloutsig_0_22z[10:1], celloutsig_0_9z } <<< { in_data[43:31], celloutsig_0_8z, celloutsig_0_19z };
  assign celloutsig_1_19z = ~((celloutsig_1_9z[4] & celloutsig_1_17z) | celloutsig_1_8z);
  assign celloutsig_0_12z = ~((in_data[39] & celloutsig_0_10z[2]) | in_data[29]);
  assign celloutsig_0_13z = ~((in_data[76] & celloutsig_0_2z[1]) | _00_[1]);
  assign celloutsig_1_18z = ~((celloutsig_1_0z & celloutsig_1_11z[2]) | (celloutsig_1_4z[8] & celloutsig_1_8z));
  assign celloutsig_0_17z = ~((celloutsig_0_5z & celloutsig_0_6z[3]) | (celloutsig_0_3z & celloutsig_0_6z[14]));
  assign celloutsig_0_11z = ~((celloutsig_0_8z & celloutsig_0_10z[1]) | (celloutsig_0_6z[11] & celloutsig_0_2z[3]));
  assign celloutsig_0_15z = ~((celloutsig_0_13z & celloutsig_0_12z) | (celloutsig_0_10z[2] & celloutsig_0_3z));
  assign { celloutsig_0_10z[1], celloutsig_0_10z[4:2] } = { celloutsig_0_17z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_5z } ^ { celloutsig_0_2z[0], celloutsig_0_2z[3:1] };
  assign _00_[0] = celloutsig_0_34z;
  assign celloutsig_0_10z[0] = 1'h0;
  assign { out_data[128], out_data[96], out_data[32], out_data[11:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_38z, celloutsig_0_39z };
endmodule
