[N
15
5
10 ADDR_WIDTH
9
8 mux2t1_n
11
5 reg_n
8
1 N
6
8 mux4t1_n
1
93 /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/work
3
3 rtl
12
9 structure
13
12 n_full_adder
14
8 nadd_sub
15
15 riscv_processor
4
10 DATA_WIDTH
7
10 structural
2
3 mem
10
9 mux32t1_n
]
[G
1
10
7
1
8
1
0
32
0
0 0
0
0
]
[G
1
11
12
1
8
1
0
32
0
0 0
0
0
]
[G
1
15
12
1
4
0
0
32
0
0 0
0
0
]
[G
1
2
3
1
4
1
0
32
0
0 0
0
0
]
[G
1
13
12
1
8
1
0
32
0
0 0
0
0
]
[G
1
9
7
1
8
1
0
32
0
0 0
0
0
]
[G
1
14
12
1
8
1
0
32
0
0 0
0
0
]
[G
1
15
12
1
8
1
0
32
0
0 0
0
0
]
[G
1
6
7
1
8
1
0
32
0
0 0
0
0
]
[G
1
15
12
1
5
1
0
10
0
0 0
0
0
]
[G
1
2
3
1
5
1
0
10
0
0 0
0
0
]
