; Definitions for the Aspeed AST2400 BMC
;
; Contributors:
;  Joel Stanley <joel@jms.id.au>
;
; Most definitions are from the documents:
; [regs]:
; ASPEED AST2400/AST1250 A1 Datasheet
;	version 1.2
;

[HICR5]
name:	Host interface control register 5
width:	32
order:	bit-0-is-lsb
field:	31	EnSIOGIO
field:	30	En80hGIO
field:	29	EnInvGIO
field:	24:28	Sel80hGIO
field:	20:23	Select ID bit[3:0] of IRQX for channel #3
field:	16:19	Select ID bit[3:0] of IRQX for channel #2
field:	15	Select SERIRQX output for channel #3
field:	14	Host IRQX interrupt enable for channel #3
field:	13	Select SERIRQX output for channel #2
field:	12	Host IRQX interrupt enable for channel #2
field:	11	Enable interrupt of UART1/2/3/4 baudrate touch
field:	10	Enable LPC FWH cycles
field:	9	Enable PME# interrupt
field:	8	Enable LPC to AHB
field:	7	Enable interrupt of UART1/2/3/4 RX pending but data not ready
field:	6	Disable LPCPD function when pin is defined as SMI
field:	5	Enable the capability to issue SIRQ start frame cycles
field:	3	Enable snooping address #1 interrupt
field:	2	Enable snooping address #1
field:	1	Enable snooping address #0 interrupt
field:	0	Enable snooping address #0


[HICRA]
name:	Host interface control register A
width:	32
order:	bit-0-is-lsb
field:	28:31	sel5DW
value:		0 Route IO5 to UART5
value:		1 Route IO1 to UART5
value:		2 Route IO2 to UART5
value:		3 Route IO3 to UART5
value:		4 Route IO4 to UART5
value:		5 Route UART1 to UART5
value:		6 Route UART2 to UART5
value:		7 Route UART3 to UART5
value:		8 Route UART4 to UART5
value:		9 Route IO6 to UART5
field:	25:27	sel4DW
value:		0 Route IO4 to UART4
value:		1 Route IO1 to UART4
value:		2 Route IO2 to UART4
value:		3 Route IO3 to UART4
value:		4 Route UART1 to UART4
value:		5 Route UART2 to UART4
value:		6 Route UART3 to UART4
value:		7 Route IO6 to UART4
field:	22:24	sel3DW
value:		0 Route IO3 to UART3
value:		1 Route IO4 to UART3
value:		2 Route IO1 to UART3
value:		3 Route IO2 to UART3
value:		4 Route UART4 to UART3
value:		5 Route UART1 to UART3
value:		6 Route UART2 to UART3
value:		7 Route IO6 to UART3
field:	19:21	sel2DW
value:		0 Route IO2 to UART2
value:		1 Route IO3 to UART2
value:		2 Route IO4 to UART2
value:		3 Route IO1 to UART2
value:		4 Route UART3 to UART2
value:		5 Route UART4 to UART2
value:		6 Route UART1 to UART2
value:		7 Route IO6 to UART2
field:	16:18	sel1DW
value:		0 Route IO1 to UART1
value:		1 Route IO2 to UART1
value:		2 Route IO3 to UART1
value:		3 Route IO4 to UART1
value:		4 Route UART2 to UART1
value:		5 Route UART3 to UART1
value:		6 Route UART4 to UART1
value:		7 Route IO6 to UART1
field:	12:14	sel5IO
value:		0 Route UART5 to IO5
value:		1 Route UART1 to IO5
value:		2 Route UART2 to IO5
value:		3 Route UART3 to IO5
value:		4 Route UART4 to IO5
field:	9:11	sel4IO
value:		0 Route UART4 to IO4
value:		1 Route UART5 to IO4
value:		2 Route UART1 to IO4
value:		3 Route UART2 to IO4
value:		4 Route UART3 to IO4
field:	6:8	sel3IO
value:		0 Route UART3 to IO3
value:		1 Route UART4 to IO3
value:		2 Route UART5 to IO3
value:		3 Route UART1 to IO3
value:		4 Route UART2 to IO3
field:	3:5	sel2IO
value:		0 Route UART2 to IO2
value:		1 Route UART3 to IO2
value:		2 Route UART4 to IO2
value:		3 Route UART5 to IO2
value:		4 Route UART1 to IO2
field:	0:2	sel1IO
value:		0 Route UART1 to IO1
value:		1 Route UART2 to IO1
value:		2 Route UART3 to IO1
value:		3 Route UART4 to IO1
value:		4 Route UART5 to IO1

[HISR1]
name:	Host interface scratch register 1
width:	32
order:	bit-0-is-lsb
field:	21	Status of SIO SMI enable
field:	30	Status of SIO iLPC2AHB enable
field:	29	Status of SIO GPIO enable
field:	28	Status of SIO KBC enable
field:	27	Status of SIO SUART2 enable
field:	26	Status of SIO SUART1 enable
field:	25	Status of SIO SUART4 enable
field:	24	Status of SIO SUART3 enable

[I2C_D00]
name:	I2C Function Control register
width:	32
order:	bit-0-is-lsb
field:	20:22	Buffer page selection
field:	16	Enable master auto SDA lock recovery
field:	15	Disable multi-master
field:	14	Enable SCL direct drive
field:	8	Enable SDA signal to direct drive high for 1T
field:	7	Enable SCL signal to direct drive high for 1T
field:	6	Enable high speed master mode
field:	5	Response to default adress
field:	4	Response to alert adress
field:	3	Response to ARP host address
field:	2	Response to general call address
field:	1	Enable slave function
field:	0	Enable master function

[I2C_D04]
name:	I2C clock and AC timing control register 1
width:	32
order:	bit-0-is-lsb
field:	28:31	Bus free time between stop and start
field:	24:27	Hold time of master start
field:	20:23	Setup/hold time of master start/stop
field:	16:18	Cycles of master SCL clock-high pulse width
field:	12:14	Cycles of master SCL clock-low pulse width
field:	10:11	Hold time of master/slave data
field:	8:9	Timeout base clock divisor
field:	0:3	Base clock divisor

[I2C_D08]
name:	I2C clock and AC timing control register 2
width:	32
order:	bit-0-is-lsb
field:	0:2	Cycles of clock or data low timeout

[I2C_D10]
name:	I2C interrupt status register
width:	32
order:	bit-0-is-lsb
field:	14	SDA data-low timeout
field:	13	Bus recover done
field:	12	SMBus device alert
field:	11	SMBus ARP host address detected
field:	10	SMBus device alert reponse address detected
field:	9	SMBus device default address detected
field:	8	General call address detected
field:	7	Slave address received match
field:	6	SCL clock-low timeout
field:	5	Normal abnormal start/stop
field:	4	Normal stop
field:	3	Master arbitration loss
field:	2	Receive done
field:	1	Transmit done with NACK
field:	0	Transmit done with ACK

[I2C_D14]
name:	I2C command / status register
width:	32
order:	bit-0-is-lsb
field:	28	SDA_OE
field:	27	SDA_O
field:	26	SCL_O
field:	25	SCL_OE
field:	23:24	Transfer mode timing stage
field:	19:22	Transfer mode state machine
value:		0	IDLE
value:		8	MACTIVE
value:		9	MSTART
value:		10	MSTARTR
value:		11	MSTOP
value:		12	MTXD
value:		13	MRXACK
value:		14	MRXD
value:		15	MTXACK
value:		1	SWAIT
value:		4	SRXD
value:		5	STXACK
value:		6	STXD
value:		7	SRXACK
value:		3	SRECOVER
field:	18	Sampled SCL
field:	17	Sampled SDA
field:	16	Bus busy
field:	15	SDA_OE direct control
field:	14	SDA_O direct control
field:	13	SCL_OE direct control
field:	12	SCL_O direct control
field:	11	Enable bus recover
field:	10	Enable slave alert
field:	7	Enable receive data buffer
field:	6	Enable transmit data buffer
field:	5	Master stop
field:	4	Reveive command last
field:	3	Master receive
field:	2	Slave transmit
field:	1	Master transmit
field:	0	Master start

[SCU00]
name:	SCU Protection Key Register
width:	32
order:	bit-0-is-lsb
field:	0:31	Protection key 0x1688A8A8

[SCU04]
name:	SCU System Reset Control Register
width:	32
order:	bit-0-is-lsb
field:	0	Enable reset SDRAM controller when full chip Watchdog reset occur
field:	1	Reset AHB bridges
field:	2	Reset I2C/SMBus controller
field:	3	Reset USB1.1 HID controller
field:	4	Reset HAC engine
field:	5	Reset LPC controller
field:	6	Reset Video engine
field:	7	Reset 2D engine
field:	8	Disable PCI bus controller and VGA controller
field:	9	Reset PWM controller
field:	10	Reset PECI controller
field:	11	Reset MAC#1 controller
field:	12	Reset MAC#2 controller
field:	13	Reset CRT controller
field:	14	Reset USB2.0 Hub/Host controller
field:	15	Reset USB1.1 Host controller
field:	16	Reset SD/SDIO card controller
field:	17	Reseved, must be 1
field:	18	LPC Host LHCLK clock generation/output enable control
field:	19	PEWAKE# pin output value
field:	20	PEWAKE# pin output enable control
field:	21	Reserved
field:	22	Reset JTAG Master controller
field:	23	Reset ADC controller
field:	24	Reset MCTP controller
field:	25	Reset X-DMA controller
field:	26:27	Reserved, must be '11'
field:	28:31	Reserved, must be '1111'

[SCU08]
name:	SCU Clock Selection Register
width:	32
order:	bit-0-is-lsb
order:	bit-0-is-lsb
field:	0	CPU/AHB clock dynamic slow down enable (defined in bit[6:4])
field:	1	CPU/AHB clock slow down idle timer
value:	0 	128 HCLK idle
value:	1 	256 HCLK idle
field:	2:3	ECLK clock source selection
value:	00 	The clock source of ECLK is from M-PLL/2 clock output
value:	01 	The clock source of ECLK is from H-PLL clock output
value:	10 	The clock source of ECLK is from inverted M-PLL/2 output
value:	11 	The clock source of ECLK is from Inverted H-PLL output
field:	4:6	ARM CPU/AHB clock slow down setting
field:	7	ARM CPU/AHB clock slow down enable
field:	10:8	Video port output clock delay control bit
field:	11	Reserved
field:	12:14	SD/SDIO divider selection
field:	15	SD/SDIO clock running enable
field:	16:18	MAC AHB bus clock divider selection
field:	19	LPC Host LHCLK clock generation/output enable control
field:	20:22	LPC Host LHCLK divider selection
field:	23:25	APB PCLK divider selection
value:	0	HPLL/2
value:	1	HPLL/4
value:	2	HPLL/6
value:	3	HPLL/8
value:	4	HPLL/10
value:	5	HPLL/12
value:	6	HPLL/14
value:	7	HPLL/16
field:	26	2D Engine GCLK clock throttling enable
field:	27	2D Engine GCLK clock source selection
field:	28:30	Video Engine clock slow down setting
field:	31	Enable Video Engine clock dynamic slow down




[SCU0C]
name:	SCU Clock Stop Control Register
width:	32
order:	bit-0-is-lsb
field:	29:31	Reserved
field:	28 Stop LHCLK (For LPC Master Controller)
value:		0 Enable clock running
value:		1 Stop clock running (default)
field:	27 Stop SDCLK (For SD/SDIO Controller)
value:		0 Enable clock running
value:		1 Stop clock running (default)
field:	26 Stop UART4CLK (For UART4 controller)
value:		0 Enable clock running (default)
value:		1 Stop clock running
field:	25 Stop UART3CLK (For UART3 controller)
value:		0 Enable clock running (default)
value:		1 Stop clock running
field:	24 Stop RSACLK (For RSA Engine) Clock
value:		0 Enable clock running
value:		1 Stop clock running (default)
field:	22:23 Reserved, must keep at value ”11”
field:	21 Stop MAC#2 (For MAC#2 Controller) Clock
value:		0 Enable clock running
value:		1 Stop clock running (default)
field:	20 Stop MAC#1 (For MAC#1 Controller) Clock
value:		0 Enable clock running
value:		1 Stop clock running (default)
field:	18:19 Reserved, must keep at value ”11”
field:	17 Stop UART5CLK (For UART5 controller)
value:		0 Enable clock running (default)
value:		1 Stop clock running
field:	16 Stop UART2CLK (For UART2 controller)
value:		0 Enable clock running (default)
value:		1 Stop clock running
field:	15 Stop UART1CLK (For UART1 controller)
value:		0 Enable clock running (default)
value:		1 Stop clock running
field:	14 Enable USB2.0 Host/Hub clock
value:		0 Stop USB2.0 clock running, power-down USB2.0 PHY. (default)
value:		1 Enable USB2.0 clock running
field:	13 Stop YCLK (For HAC)
value:		0 Enable clock running
value:		1 Stop clock running (default)
field:	11:12 Reserved
field:	10 Stop D2CLK (For GFXCRT)
value:		0 Enable clock running
value:		1 Stop clock running (default)
field:	9 Stop USB1.1 Host Controller Clock
value:		0 Enable clock running
value:		1 Stop clock running (default)
field:	8 Stop LCLK (for LPC Controller)
value:		0 Enable clock running (default)
value:		1 Stop clock running
field:	7 Stop UCLK (For USB1.1)
value:		0 Enable clock running
value:		1 Stop clock running (default)
field:	6 REFCLK Stop Enable (For 24MHz)
value:		0 Enable clock running (default)
value:		1 Stop clock running
field:	5 Stop DCLK (For VGA)
value:		0 Enable clock running (default)
value:		1 Stop clock running
field:	4 Stop SACLK/BCLK (For PCIE/PCI Bus)
value:		0 Enable clock running (default)
value:		1 Stop clock running
field:	3 Stop VCLK (For Video Capture)
value:		0 Enable clock running
value:		1 Stop clock running (default)
field:	2 Stop MCLK (For SDRAM Controller)
value:		0 Enable clock running (default)
value:		1 Stop clock running
field:	1 Stop GCLK (For 2D Engine)
value:		0 Enable clock running
value:		1 Stop clock running (default)
field:	0 Stop ECLK (For Video Engine)
value:		0 Enable clock running
value:		1 Stop clock running (default)

[SCU10]
name:	SCU Frequency Counter Control Register
width:	32
order:	bit-0-is-lsb
field:	0	TBD

[SCU14]
name:	SCU Frequency Counter Measurement Register
width:	32
order:	bit-0-is-lsb
field:	0	TBD

[SCU18]
name:	SCU Interrupt Control and Status Register
width:	32
order:	bit-0-is-lsb
field:	0	TBD

[SCU1C]
name:	SCU D2-PLL Parameter Register
width:	32
order:	bit-0-is-lsb
field:	0	TBD

[SCU20]
name:	SCU M-PLL Parameter Register
width:	32
order:	bit-0-is-lsb
field:	0	TBD

[SCU24]
name:	SCU H-PLL Parameter Register
width:	32
order:	bit-0-is-lsb
field:	0	TBD

[SCU28]
name:	SCU Frequency counter comparison range
width:	32
order:	bit-0-is-lsb
field:	0	TBD

[SCU2C]
name:	SCU Misc. Control Register
width:	32
order:	bit-0-is-lsb
field:	0	TBD

[SCU30]
name:	SCU PCI Configuration Setting Register #1
width:	32
order:	bit-0-is-lsb
field:	0	TBD

[SCU34]
name:	SCU PCI Configuration Setting Register #2
width:	32
order:	bit-0-is-lsb
field:	0	TBD

[SCU38]
name:	SCU PCI Configuration Setting Register #3
width:	32
order:	bit-0-is-lsb
field:	0	TBD

[SCU3C]
name:	SCU System Reset Control/Status Register
width:	32
order:	bit-0-is-lsb
field:	3	Enable external SOC reset function
field:	2	External reset flag
field:	1	Watch dog reset flag
field:	0	Power on reset flag

[SCU40]
name:	SCU SOC Scratch Register #1
width:	32
order:	bit-0-is-lsb
field:	0:31	Undefined (31:0)

[SCU44]
name:	SCU SOC Scratch Register #2
width:	32
order:	bit-0-is-lsb
field:	0:31	Undefined (63:32)

[SCU48]
name:	SCU MAC Interface Clock Delay Setting
width:	32
order:	bit-0-is-lsb
field:	0	TBD

[SCU4C]
name:	SCU Misc. 2 Control Register
width:	32
order:	bit-0-is-lsb
field:	0	TBD

[SCU50]
name:	SCU VGA Scratch Register #1
width:	32
order:	bit-0-is-lsb
field:	0	TBD

[SCU54]
name:	SCU VGA Scratch Register #2
width:	32
order:	bit-0-is-lsb
field:	0	TBD

[SCU58]
name:	SCU VGA Scratch Register #3
width:	32
order:	bit-0-is-lsb
field:	0	TBD

[SCU5C]
name:	SCU VGA Scratch Register #4
width:	32
order:	bit-0-is-lsb
field:	0	TBD

[SCU60]
name:	SCU VGA Scratch Register #5
width:	32
order:	bit-0-is-lsb
field:	0	TBD

[SCU64]
name:	SCU VGA Scratch Register #6
width:	32
order:	bit-0-is-lsb
field:	0	TBD

[SCU68]
name:	SCU VGA Scratch Register #7
width:	32
order:	bit-0-is-lsb
field:	0	TBD

[SCU6C]
name:	SCU VGA Scratch Register #8
width:	32
order:	bit-0-is-lsb
field:	0	TBD

[SCU70]
name:	SCU Hardware strapping register
width:	32
order:	bit-0-is-lsb
field:	18,23	Clock source selection
value:	0	24MHz feed CLKIN
value:	1	48MHz feed CLKIN
value:	2	25MHz feed CLKIN, 24MHz feed USBCKI
value:	3	25MHz feed CLKIN, 48MHz feed USBCKI
field:	8:9	H-PLL default clock frequency
value:	0	384MHz / 400MHz
value:	1	360MHz / 375MHz
value:	2	336MHz / 350MHz
value:	3	408MHz / 425MHz

[SCU74]
name:	SCU Random Number Generator Control
width:	32
order:	bit-0-is-lsb
field:	0	TBD

[SCU78]
name:	SCU Random Number Generator Data Output
width:	32
order:	bit-0-is-lsb
field:	0:31	Random numbers

[SCU7C]
name:	SCU Silicon Revision ID Register
width:	32
order:	bit-0-is-lsb
field:	0	TBD

[SCU80]
name:	SCU Multi-function Pin Control #1
width:	32
order:	bit-0-is-lsb
field:	31	Enable UART4 RXD4 function pin
field:	30	Enable UART4 TXD4 function pin
field:	29	Enable UART4 NRTS4 function pin
field:	28	Enable UART4 NDTR4 function pin
field:	27	Enable UART4 NRI4 function pin
field:	26	Enable UART4 NDSR4 function pin
field:	25	Enable UART4 NDCD4 function pin
field:	24	Enable UART4 NCTS4 function pin
field:	23	Enable UART3 RXD3 function pin
field:	22	Enable UART3 TXD3 function pin
field:	21	Enable UART3 NRTS3 function pin
field:	20	Enable UART3 NDTR3 function pin
field:	19	Enable UART3 NRI3 function pin
field:	18	Enable UART3 NDSR3 function pin
field:	17	Enable UART3 NDCD3 function pin
field:	16	Enable UART3 NCTS3 function pin
field:	15	Enable SPICS1# or EXTRST# function pin
field:	14	Enable LPC LPCPME# function pin
field:	13	Enable LPC LPCPD#/LPCSMI# function pin
field:	12	Enable LPC LPCRST# dedicated reset pin (also see HWTrap[14])
field:	11	Enable I2C4 dedicated Alert SALT4 function pin
field:	10	Enable I2C3 dedicated Alert SALT3 function pin
field:	9	Enable I2C2 dedicated Alert SALT2 function pin
field:	8	Enable I2C1 dedicated Alert SALT1 function pin
field:	7	Enable Timer8 Pulse output function pin
field:	6	Enable Timer7 Pulse output function pin
field:	5	Enable Timer6 Pulse output function pin
field:	4	Enable Timer5 Pulse output function pin
field:	3	Enable Timer4 Pulse output function pin. Valid when HWTrap[23]=0.
field:	2	Enable Timer3 Pulse output function pin. Valid when HWTrap[23]=0.
field:	1	Enable MAC#2 PHY Link interrupt MAC2LINK input function pin
field:	0	Enable MAC#1 PHY Link interrupt MAC1LINK input function pin

[SCU84]
name:	SCU Multi-function Pin Control #2
width:	32
order:	bit-0-is-lsb
field:	31	Enable UART2 RXD1 or Video VPIB9 function pin
field:	30	Enable UART2 TXD1 or Video VPIB8 function pin
field:	29	Enable UART2 NRTS1 or Video VPIB7 function pin
field:	28	Enable UART2 NDTR1 or Video VPIB6 function pin
field:	27	Enable UART2 NRI1 or Video VPIB5 function pin
field:	26	Enable UART2 NDSR1 or Video VPIB4 function pin
field:	25	Enable UART2 NDCD1 or Video VPIB3 function pin
field:	24	Enable UART2 NCTS1 or Video VPIB2 function pin
field:	23	Enable UART1 RXD1 or Video VPIB1 function pin
field:	22	Enable UART1 TXD1 or Video VPIB0 function pin
field:	21	Enable UART1 NRTS1 or Video VPICLK function pin
field:	20	Enable UART1 NDTR1 or Video VPIVS function pin
field:	19	Enable UART1 NRI1 or Video VPIHS function pin
field:	18	Enable UART1 NDSR1 or Video VPIODD function pin
field:	17	Enable UART1 NDCD1 or Video VPIDE function pin
field:	16	Enable UART1 NCTS1 function pin
field:	15	Enable VGA/CRT DDCDAT output function pin
field:	14	Enable VGA/CRT DDCCLK output function pin
field:	13	Enable VGA/CRT VGAVS output function pin
field:	12	Enable VGA/CRT VGAHS output function pin
field:	11	Enable Master SGPIO SGPMI input function pin
field:	10	Enable Master SGPIO SGPMO output function pin
field:	9	Enable Master SGPIO SGPMLD output function pin
field:	8	Enable Master SGPIO SGPMCK output function pin
field:	7	Enable NAND flash FLWP# output function pin
field:	6	Enable NAND flash FLBUSY# input function pin
field:	5	Enable Watchdog #2 WDTRST2 output function pin
field:	4	Enable Watchdog #1 WDTRST1 output function pin
field:	3	Enable Slave SGPIO SGPSI1 input function pin
field:	2	Enable Slave SGPIO SGPSI0 input function pin
field:	1	Enable Slave SGPIO SGPSLD input function pin
field:	0	Enable Slave SGPIO SGPSCK input function pin

[SCU88]
name:	SCU Multi-function Pin Control #3
width:	32
order:	bit-0-is-lsb
field:	31	Enable MAC#1 MDIO1
field:	30	Enable MAC#1 MDC1
field:	29	Enable NOR flash ROMA25
field:	28	Enable NOR flash ROMA24
field:	27	Enable flash ROMCS4#
field:	26	Enable flash ROMCS3#
field:	25	Enable flash ROMCS2#
field:	24	Enable flash ROMCS1#
field:	23	Enable NOR flash ACK control input pin
field:	22	Enable BMC IRQ# interrupt output
field:	21	Enable BMC IRQ# interrupt output polarity
field:	20	Enable Reserved
field:	19	Enable VPIR9 (SCU90[5:4]=0x2 select Video pin)
field:	18	Enable VPIR8 (SCU90[5:4]=0x2 select Video pin)
field:	17	Enable VPIR7 (SCU90[5:4]=0x2 select Video pin)
field:	16	Enable VPIR6 (SCU90[5:4]=0x2 select Video pin)
field:	15	Enable VPIR5 (SCU90[5:4]=0x2 select Video pin)
field:	14	Enable VPIR4 (SCU90[5:4]=0x2 select Video pin)
field:	13	Enable VPIR3 (SCU90[5:4]=0x2 select Video pin)
field:	12	Enable VPIR2 (SCU90[5:4]=0x2 select Video pin)
field:	11	Enable VPIR1 (SCU90[5:4]=0x3 select Video pin)
field:	10	Enable VPIR0 (SCU90[5:4]=0x3 select Video pin)
field:	9	Enable VPIG9 (SCU90[5:4]=0x2 select Video pin)
field:	8	Enable VPIG8 (SCU90[5:4]=0x2 select Video pin)
field:	7	Enable PWM7 or VPIG7 (SCU90[5:4]=0x2 select Video pin)
field:	6	Enable PWM6 or VPIG6 (SCU90[5:4]=0x2 select Video pin)
field:	5	Enable PWM5 or VPIG5 (SCU90[5:4]!=0 select Video pin)
field:	4	Enable PWM4 or VPIG4 (SCU90[5:4]!=0 select Video pin)
field:	3	Enable PWM3 or VPIG3 (SCU90[5:4]!=0 select Video pin)
field:	2	Enable PWM2 or VPIG2 (SCU90[5:4]!=0 select Video pin)
field:	1	Enable PWM1 or VPIG1 (SCU90[5:4]=0x3 select Video pin)
field:	0	Enable PWM0 or VPIG0 (SCU90[5:4]=0x3 select Video pin)

[SCU8C]
name:	SCU Multi-function Pin Control #4
width:	32
order:	bit-0-is-lsb
field:	31	Disable GPIOR pull down
field:	30	Disable GPIOP pull down
field:	29	Disable GPIOO pull down
field:	28	Disable GPION pull down
field:	27	Disable GPIOM pull down
field:	26	Disable GPIOL pull down
field:	25	Disable GPIOJ pull down
field:	24	Disable GPIOI pull down
field:	23	Disable GPIOH pull down
field:	22	Disable GPIOG pull down
field:	21	Disable GPIOF pull down
field:	20	Disable GPIOE pull down
field:	19	Disable GPIOD pull down
field:	18	Reserved
field:	17	Disable GPIOB pull down
field:	16	Disable GPIOA pull down
field:	15	Enable GPIOE6 pass-through to GPIOE7 function
field:	14	Enable GPIOE4 pass-through to GPIOE5 function
field:	13	Enable GPIOE2 pass-through to GPIOE3 function
field:	12	Enable GPIOE0 pass-through to GPIOE1 function
field:	11	Enable GPIOD6 pass-through to GPIOD7 function
field:	10	Enable GPIOD4 pass-through to GPIOD5 function
field:	9	Enable GPIOD2 pass-through to GPIOD3 function
field:	8	Enable GPIOD0 pass-through to GPIOD1 function
field:	7	Enable flash ROMA23 or VPOR4 function pin. SCU94[1:0]=0x2 select Video pin
field:	6	Enable flash ROMA22 or VPOR5 function pin. SCU94[1:0]=0x2 select Video pin
field:	5	Enable flash ROMWE# function pin
field:	4	Enable flash ROMOE# function pin
field:	3	Enable flash ROMD7 or VPOCLK function pin. SCU94[1:0]!=0 select Video pin
field:	2	Enable flash ROMD6 or VPOVS function pin. SCU94[1:0]!=0 select Video pin
field:	1	Enable flash ROMD5 or VPOHS function pin. SCU94[1:0]!=0 select Video pin
field:	0	Enable flash ROMD4 or VPODE function pin. SCU94[1:0]!=0 select Video pin

[SCU90]
name:	SCU Multi-function Pin Control #5
width:	32
order:	bit-0-is-lsb
field:	31	Select SPI interface CS# output
value:	0	select SPICS0#
value:	1	select SPICS1#
field:	30	Enable LPC Plus interface
field:	29	Enable USB2.0 Host Contoller mode
field:	28	Enable USB1.1 Host port 4 function (shared with GPIOQ6/GPIOQ7)
field:	27	Enable I2C14 function pins
field:	26	Enable I2C13 function pins
field:	25	Enable I2C12 function pins
field:	24	Enable I2C11 function pins
field:	23	Enable I2C10 function pins
field:	22	Enable I2C9 function pins
field:	21	Enable I2C8 function pins
field:	20	Enable I2C7 function pins
field:	19	Enable I2C6 function pins
field:	18	Enable I2C5 function pins
field:	17	Enable I2C4 function pins
field:	16	Enable I2C3 function pins
field:	15	RGMII2/RMII2 RX pins internal pull down resistor disable
value:	0	enable
value:	1	disable (default)
field:	14	RGMII2/RMII2 TX pins internal pull down resistor disable
value:	0	enable (default)
value:	1	disable
field:	13	RGMII1/RMII1 RX pins internal pull down resistor disable
value:	0	enable
value:	1	disable (default)
field:	12	RGMII1/RMII1 TX pins internal pull down resistor disable
value:	0	enable (default)
value:	1	disable
field:	11:10	RGMII2/RMII2 TX pins driving strength
field:	9	RGMII1/RMII1 TX pins driving strength
value:	0	normal driving
value:	1	high driving
field:	8	RGMII1/RMII1 TX pins driving strength (don't care value)
field:	7	Enable UART6 function pins (shared with GPIOH[7:0] or ROMD[15:8])
field:	6	Enable ROMD8 ∼ ROMD15 function pins for 16-bit mode operation
field:	5:4	Enable digital video input function pins
value:	00	disable
value:	01	18 bits (R6/G6/B6) video mode.
value:	10	24 bits (R8/G8/B8) video mode.
value:	11	30 bits (R10/G10/B10) video mode.
field:	3	Enable USB1.1 Host port 2 function
field:	2	Enable MAC#2 MDC2/MDIO2 function pins
field:	1	Enable SD2 function pins
field:	0	Enable SD1 function pins

[SCU94]
name:	SCU Multi-function Pin Control #6
width:	32
order:	bit-0-is-lsb
field:	0	TBD

[SCU9C]
name:	SCU Watchdog Reset Selection
width:	32
order:	bit-0-is-lsb
field:	21	Enable reset GPIO controller
field:	20	Enable reset ADC controller
field:	19	Enable reset JTAG master controller
field:	18	Enable reset PECI controller
field:	17	Enable reset PWM controller
field:	16	Enable reset CRT mode 2D engine
field:	15	Enable reset MIC controller
field:	14	Enable reset SD/SDIO controller
field:	13	Enable reset LPC controller
field:	12	Enable reset HAC engine
field:	11	Enable reset Video engine
field:	10	Enable reset USB1.1 HID controller
field:	9	Enable reset USB1.1 Host controller
field:	8	Enable reset USB2.0 Host/Hub controller
field:	7	Enable reset Graphics CRT controller
field:	6	Enable reset MAC#2 controller
field:	5	Enable reset MAC#1 controller
field:	4	Enable reset I2C controller
field:	3	Enable reset AHB bridges
field:	2	Enable reset SDRAM controller
field:	1	Enable reset Coprocessor
field:	0	Enable reset ARM

[SCUA0]
name:	SCU Multi-function Pin Control #7
width:	32
order:	bit-0-is-lsb
field:	0	TBD

[SCUA4]
name:	SCU Multi-function Pin Control #8
width:	32
order:	bit-0-is-lsb
field:	0	TBD

[SCUA8]
name:	SCU Multi-function Pin Control #9
width:	32
order:	bit-0-is-lsb
field:	0	TBD

[SCUC0]
name:	SCU Power Saving Wakeup Enable Register
width:	32
order:	bit-0-is-lsb
field:	0	TBD

[SCUC4]
name:	SCU Power Saving Wakeup Control Register
width:	32
order:	bit-0-is-lsb
field:	0	TBD

[SCUD0]
name:	SCU Hardware Strapping Register Set 2
width:	32
order:	bit-0-is-lsb
field:	0	TBD

[SCUE0]
name:	SCU Free Run Counter Read Back #4
width:	32
order:	bit-0-is-lsb
field:	0	TBD

[SCUE4]
name:	SCU Free Run Counter Extended Read Back #4
width:	32
order:	bit-0-is-lsb
field:	0	TBD

[SCU100]
name:	SCU Coprocessor (CPU2) Control Register
width:	32
order:	bit-0-is-lsb
field:	0	TBD

[SCU104]
name:	SCU CPU2 Base Address for segment 0x00:0000-0x1F:FFFF
width:	32
order:	bit-0-is-lsb
field:	0	TBD

[SCU108]
name:	SCU CPU2 Base Address for segment 0x20:0000-0x3F:FFFF
width:	32
order:	bit-0-is-lsb
field:	0	TBD

[SCU10C]
name:	SCU CPU2 Base Address for segment 0x40:0000-0x5F:FFFF
width:	32
order:	bit-0-is-lsb
field:	0	TBD

[SCU110]
name:	SCU CPU2 Base Address for segment 0x60:0000-0x7F:FFFF
width:	32
order:	bit-0-is-lsb
field:	0	TBD

[SCU114]
name:	SCU CPU2 Base Address for segment 0x80:0000-0xFF:FFFF
width:	32
order:	bit-0-is-lsb
field:	0	TBD

[SCU118]
name:	SCU CPU2 Cache Function Control
width:	32
order:	bit-0-is-lsb
field:	0	TBD

[SCU160]
name:	SCU Generate UART 24 MHz Reference from H-PLL when CLKIN is 25 MHz
width:	32
order:	bit-0-is-lsb
field:	0	TBD

[SCU180]
name:	SCU PCI-Express Configuration Setting Contol Register
width:	32
order:	bit-0-is-lsb
field:	0	TBD

[SCU184]
name:	SCU BMC MMIO Decode Setting Register
width:	32
order:	bit-0-is-lsb
field:	0	TBD

[SCU188]
name:	SCU First relocated controller decode area location
width:	32
order:	bit-0-is-lsb
field:	0	TBD

[SCU18C]
name:	SCU Second relocated controller decode area location
width:	32
order:	bit-0-is-lsb
field:	0	TBD

[SCU190]
name:	SCU Mailbox decode area location
width:	32
order:	bit-0-is-lsb
field:	0	TBD

[SCU194]
name:	SCU Shared SRAM area decode location
width:	32
order:	bit-0-is-lsb
field:	0	TBD

[SCU198]
name:	SCU Shared SRAM area decode location
width:	32
order:	bit-0-is-lsb
field:	0	TBD

[SCU19C]
name:	SCU BMC device class code and revision ID
width:	32
order:	bit-0-is-lsb
field:	0	TBD

[SCU1A4]
name:	SCU BMC device ID
width:	32
order:	bit-0-is-lsb
field:	0	TBD

[WDT00]
name:   WDT1 Counter Status Register
width:	32
order:	bit-0-is-lsb
field:	0:31	Counter Status Register (default 0x3ef1480)

[WDT04]
name:   WDT1 Counter Reload Value Register
width:	32
order:	bit-0-is-lsb
field:	0:31	Counter Reload Value

[WDT08]
name:	WDT1 Counter Restart Register
width:	32
order:	bit-0-is-lsb
field:	0:15	Restart register. Write-only

[WDT0C]
name:	WDT1 Control Register
width:	32
order:	bit-0-is-lsb
field:	7	Enable second boot code
value:	0	Use default boot code whenever WDT reset.
value:	1	Use second boot code whenever WDT reset.
field:	5:6 	Reset system mode
value:	00	SOC system
value:	01	Full chip
value:	10	ARM CPU only, just reboot firmware, no any other IPs will be reset.
field:	4	Clock select for WDT Counter
value:	0	PCLK
value:	1	1MHz clock source
field:	3 	wdt ext: External signal enable after timeout
field:	2	wdt intr: Interrupt enable after timeout
field:	1	Reset system after timeout
field:	0 	WDT enable signal

[WDT10]
name:	WDT1 Timeout Status Register
width:	32
order:	bit-0-is-lsb
field:	8:15	Watchdog event count
field:	1	Boot code source
value:	0	Default boot code
value:	1	Second boot code.
field:	0	Timeout has occured


[WDT14]
name:	WDT1 Clear Timeout Status Register
width:	32
order:	bit-0-is-lsb
field:	7:1	Clear timeout counter status
field:	0	Clear timeout and boot code selection status

[WDT18]
name:	WDT1 Reset Width Register
width:	32
order:	bit-0-is-lsb
field:	7:0	Duration of wdt_intr, wdt_Ext and wdt_rstarm in base cycles

[SPI00]
name:	SPI Flash Configuration Register
width:	32
order:	bit-0-is-lsb
field:	2:31	Reserved
field:	1	Enable CE# Inactive pulse width X2 mode
value:	0	X1
value:	1	X2 clock cycles
field:	0	Enable flash memory write
value:	0	SPI is read only
value:	1	SPI is read and writable

[SPI04]
name:	Control Register
width:	32
order:	bit-0-is-lsb
field:	30:31	Reserved
field:	28:29	IO Mode
field:	24:27	CE# Inactive pulse width
field:	16:23	Command data
field:	15	Dummy cycle command output
field:	14	Dummy cycles before data for fast read command (high bits)
field:	13	Address Cycle Selection
field:	12	Disable SPI flash read/write command merge
field:	8:11	SPI clock frequency selection (t-CK)
field:	6:7	Dummy cycles before data for fast read command (low bits)
field:	5	MSB/LSB first control
value:	0	MSB First (default for boot code)
value:	1	LSB First
field:	4	Clock Mode 0/Mode 3 selection
value:	0	Mode 0 (The initial state of clock signal before CE active is 0)
value:	1	Select Mode 3 (The initial state of clock signal before CE active is 1)
field:	3	Enable dual data input mode (valid only when bit[30:28] = 0)
value:	0	1 bit data input each clock
value:	1	2 bits data input each clock
field:	2	CE# Stop Active Control
field:	0:1	Command Mode
value:	00	Normal Read (03h + Address + Read data [1/2/3/4 bytes])
value:	01	Fast Read (CMD + Address + Read data [1/2/3/4 bytes])
value:	10	Normal Write (CMD + Address + Write data [1/2/3/4 bytes])
value:	11	User Mode (Read/write data [1/2/3/4 bytes])

[SPI10]
name:	Misc. Control Register
width:	32
order:	bit-0-is-lsb
field:	0:7	Misc Control Setting

[SPI14]
name:	SPI Flash Read Timing Setting
width:	32
order:	bit-0-is-lsb
field:	16:19	SPICLK = HCLK/5, data input delay cycle
field:	12:15	SPICLK = HCLK/4, data input delay cycle
field:	8:11	SPICLK = HCLK/3, data input delay cycle
field:	4:7	SPICLK = HCLK/2, data input delay cycle


[FMC10]
name:	foo
width:	32
order:	bit-0-is-lsb
field:	31	Reserved (keep 0)
field:	28:30	IO Mode
value:	000	single bit or controlled by bit[3].
value:	010	dual bit read/write, data cycle only
value:	011	dual bit read/write, inc addr and dummy byte cycle
value:	100	quad bit read/write, data cycle only
value:	101	quad bit read/write, inc address and dummy byte cycle
field:	24:27	CE# Inactive pulse width (1T = 1 HCLK clock)
value:	0000	16T
value:	0001	15T
value:	0010	14T
value:	0011	13T
value:	0100	12T
value:	0101	11T
value:	0110	10T
value:	0111	9T
value:	1000	8T
value:	1001	7T
value:	1010	6T
value:	1011	5T
value:	1100	4T
value:	1101	3T
value:	1110	2T
value:	1111	1T
field:	16:23	Command Data
field:	15	Dummy cycle command output
field:	14	Dummy cycles before data for fast read cmd (high bits)
field:	13	SPI clock div by 4
field:	12	Disable SPI flash read/write cmd merge
value:	0	Enable
value:	1	Disable (with perf penalty)
field:	8:11	SPI clock frequency selection (t-CK)
value:	0000	HCLK/16 (default)
value:	0001	HCLK/14
value:	0010	HCLK/12
value:	0011	HCLK/10
value:	0100	HCLK/8
value:	0101	HCLK/6
value:	0110	HCLK/4
value:	0111	HCLK/2
value:	1000	HCLK/15
value:	1001	HCLK/13
value:	1010	HCLK/11
value:	1011	HCLK/9
value:	1100	HCLK/7
value:	1101	HCLK/5
value:	1110	HCLK/3
value:	1111	HCLK
field:	7:6	Dummy cycles before data for fast read command (low bits)
field:	5	MSB/LSB first control
value:	0	MSB First (default for boot code)
value:	1	LSB First
field:	4	Clock Mode 0/Mode 3 selection
value:	0	Select Mode 0
value:	1	Select Mode 3
field:	3	Enable dual data input mode (valid when bit[30:28] is 0)
value:	0	1 bit data input each clock
value:	1	2 bits data input each clock
field:	2	CE# Stop Active Control
field:	0:1	Command Mode
value:	00	Normal Read (03h + Address + Read data [1/2/3/4 bytes])
value:	01	Fast Read (CMD + Address + Read data [1/2/3/4 bytes])
value:	10	Normal Write (CMD + Address + Write data [1/2/3/4 bytes])
value:	11	User Mode (Read/write data [1/2/3/4 bytes])


[FMC04]
name:	CE Control Register
field:	12 RW Enable CE4 flash timing Div2 mode
field:	11	Enable CE3 flash timing Div2 mode
value:	0	Normal speed
value:	1	half speed, double (2x) clock cycles
field:	10	Enable CE2 flash timing Div2 mode
value:	0	Normal speed
value:	1	half speed, double (2x) clock cycles
field:	9	Enable CE1 flash timing Div2 mode
value:	0	Normal speed
value:	1	half speed, double (2x) clock cycles
field:	8	Enable CE0 flash timing Div2 mode
field:	4	CE4 extended control
value:	0	For SPI, 3 bytes (<= 16MB)
value:	1	For SPI, 4 bytes(> 16MB)
field:	3	CE3 extended control
value:	0	For SPI, 3 bytes (<= 16MB)
value:	1	For SPI, 4 bytes(> 16MB)
field:	2	CE2 extended control
value:	0	For SPI, 3 bytes (<= 16MB)
value:	1	For SPI, 4 bytes(> 16MB)
field:	1	CE1 extended control
value:	0	For SPI, 3 bytes (<= 16MB)
value:	1	For SPI, 4 bytes(> 16MB)
field:	0	CE0 extended control
value:	0	For SPI, 3 bytes (<= 16MB)
value:	1	For SPI, 4 bytes(> 16MB)
