From 5c433f4e7bfb48deace88e08a419c047cd0a2c6f Mon Sep 17 00:00:00 2001
From: Valentin Raevsky <valentin@compulab.co.il>
Date: Sun, 3 Nov 2019 15:00:48 +0200
Subject: [PATCH 19/19] cl-som-imx8: ddr: Increase ds for 1g configuration

Signed-off-by: Valentin Raevsky <valentin@compulab.co.il>
---
 board/compulab/cl-som-imx8/ddr/lpddr4_timing_1g.c | 26 +++++++++++------------
 1 file changed, 13 insertions(+), 13 deletions(-)

diff --git a/board/compulab/cl-som-imx8/ddr/lpddr4_timing_1g.c b/board/compulab/cl-som-imx8/ddr/lpddr4_timing_1g.c
index 4b2cd0f..46c81b4 100644
--- a/board/compulab/cl-som-imx8/ddr/lpddr4_timing_1g.c
+++ b/board/compulab/cl-som-imx8/ddr/lpddr4_timing_1g.c
@@ -22,7 +22,7 @@ static struct dram_cfg_param ddr_ddrc_cfg[] = {
 	{0x3d4000d0,0xc003061c},
 	{0x3d4000d4,0x9e0000},
 	{0x3d4000dc,0xd4002d},
-	{0x3d4000e0,0x310008},
+	{0x3d4000e0,0x210008},
 	{0x3d4000e8,0x66004a},
 	{0x3d4000ec,0x16004a},
 	{0x3d400100,0x1a201b22},
@@ -1001,25 +1001,25 @@ static struct dram_cfg_param ddr_fsp0_cfg[] = {
 	{0x5400d,0x100},
 	{0x54012,0x110},
 	{0x54019,0x2dd4},
-	{0x5401a,0x31},
+	{0x5401a,0x21},
 	{0x5401b,0x4a66},
 	{0x5401c,0x4a08},
 	{0x5401e,0x16},
 	{0x5401f,0x2dd4},
-	{0x54020,0x31},
+	{0x54020,0x21},
 	{0x54021,0x4a66},
 	{0x54022,0x4a08},
 	{0x54024,0x16},
 	{0x5402b,0x1000},
 	{0x5402c,0x1},
 	{0x54032,0xd400},
-	{0x54033,0x312d},
+	{0x54033,0x212d},
 	{0x54034,0x6600},
 	{0x54035,0x84a},
 	{0x54036,0x4a},
 	{0x54037,0x1600},
 	{0x54038,0xd400},
-	{0x54039,0x312d},
+	{0x54039,0x212d},
 	{0x5403a,0x6600},
 	{0x5403b,0x84a},
 	{0x5403c,0x4a},
@@ -1042,25 +1042,25 @@ static struct dram_cfg_param ddr_fsp1_cfg[] = {
 	{0x5400d,0x100},
 	{0x54012,0x110},
 	{0x54019,0x994},
-	{0x5401a,0x31},
+	{0x5401a,0x21},
 	{0x5401b,0x4a66},
 	{0x5401c,0x4a08},
 	{0x5401e,0x16},
 	{0x5401f,0x994},
-	{0x54020,0x31},
+	{0x54020,0x21},
 	{0x54021,0x4a66},
 	{0x54022,0x4a08},
 	{0x54024,0x16},
 	{0x5402b,0x1000},
 	{0x5402c,0x1},
 	{0x54032,0x9400},
-	{0x54033,0x3109},
+	{0x54033,0x2109},
 	{0x54034,0x6600},
 	{0x54035,0x84a},
 	{0x54036,0x4a},
 	{0x54037,0x1600},
 	{0x54038,0x9400},
-	{0x54039,0x3109},
+	{0x54039,0x2109},
 	{0x5403a,0x6600},
 	{0x5403b,0x84a},
 	{0x5403c,0x4a},
@@ -1083,25 +1083,25 @@ static struct dram_cfg_param ddr_fsp0_2d_cfg[] = {
 	{0x54010,0x1f7f},
 	{0x54012,0x110},
 	{0x54019,0x2dd4},
-	{0x5401a,0x31},
+	{0x5401a,0x21},
 	{0x5401b,0x4a66},
 	{0x5401c,0x4a08},
 	{0x5401e,0x16},
 	{0x5401f,0x2dd4},
-	{0x54020,0x31},
+	{0x54020,0x21},
 	{0x54021,0x4a66},
 	{0x54022,0x4a08},
 	{0x54024,0x16},
 	{0x5402b,0x1000},
 	{0x5402c,0x1},
 	{0x54032,0xd400},
-	{0x54033,0x312d},
+	{0x54033,0x212d},
 	{0x54034,0x6600},
 	{0x54035,0x84a},
 	{0x54036,0x4a},
 	{0x54037,0x1600},
 	{0x54038,0xd400},
-	{0x54039,0x312d},
+	{0x54039,0x212d},
 	{0x5403a,0x6600},
 	{0x5403b,0x84a},
 	{0x5403c,0x4a},
-- 
1.9.1

