Flow report for Project1
Sun Sep  7 19:55:58 2025
Quartus Prime Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary
  3. Flow Settings
  4. Flow Non-Default Global Settings
  5. Flow Elapsed Time
  6. Flow OS Summary
  7. Flow Log
  8. Flow Messages
  9. Flow Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2025  Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Altera and sold by Altera or its authorized distributors.  Please
refer to the Altera Software License Subscription Agreements 
on the Quartus Prime software download page.



+-----------------------------------------------------------------------------------+
; Flow Summary                                                                      ;
+---------------------------------+-------------------------------------------------+
; Flow Status                     ; Successful - Sun Sep  7 19:55:58 2025           ;
; Quartus Prime Version           ; 24.1std.0 Build 1077 03/04/2025 SC Lite Edition ;
; Revision Name                   ; Project1                                        ;
; Top-level Entity Name           ; ALU_Logic_Controller                            ;
; Family                          ; Cyclone V                                       ;
; Device                          ; 5CEBA4F17C6                                     ;
; Timing Models                   ; Final                                           ;
; Logic utilization (in ALMs)     ; 82 / 18,480 ( < 1 % )                           ;
; Total registers                 ; 29                                              ;
; Total pins                      ; 54 / 128 ( 42 % )                               ;
; Total virtual pins              ; 0                                               ;
; Total block memory bits         ; 0 / 3,153,920 ( 0 % )                           ;
; Total DSP Blocks                ; 1 / 66 ( 2 % )                                  ;
; Total HSSI RX PCSs              ; 0                                               ;
; Total HSSI PMA RX Deserializers ; 0                                               ;
; Total HSSI TX PCSs              ; 0                                               ;
; Total HSSI PMA TX Serializers   ; 0                                               ;
; Total PLLs                      ; 0 / 4 ( 0 % )                                   ;
; Total DLLs                      ; 0 / 4 ( 0 % )                                   ;
+---------------------------------+-------------------------------------------------+


+-----------------------------------------+
; Flow Settings                           ;
+-------------------+---------------------+
; Option            ; Setting             ;
+-------------------+---------------------+
; Start date & time ; 09/07/2025 19:39:02 ;
; Main task         ; Compilation         ;
; Revision Name     ; Project1            ;
+-------------------+---------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                                                        ;
+-------------------------------------+----------------------------------------+---------------+----------------------+-----------------------------------+
; Assignment Name                     ; Value                                  ; Default Value ; Entity Name          ; Section Id                        ;
+-------------------------------------+----------------------------------------+---------------+----------------------+-----------------------------------+
; COMPILER_SIGNATURE_ID               ; 161555737100627.175729914128236        ; --            ; --                   ; --                                ;
; EDA_GENERATE_FUNCTIONAL_NETLIST     ; Off                                    ; --            ; --                   ; eda_board_design_timing           ;
; EDA_GENERATE_FUNCTIONAL_NETLIST     ; Off                                    ; --            ; --                   ; eda_board_design_boundary_scan    ;
; EDA_GENERATE_FUNCTIONAL_NETLIST     ; Off                                    ; --            ; --                   ; eda_board_design_signal_integrity ;
; EDA_GENERATE_FUNCTIONAL_NETLIST     ; Off                                    ; --            ; --                   ; eda_board_design_symbol           ;
; EDA_OUTPUT_DATA_FORMAT              ; Verilog Hdl                            ; --            ; --                   ; eda_simulation                    ;
; EDA_SIMULATION_TOOL                 ; Questa Intel FPGA (Verilog)            ; <None>        ; --                   ; --                                ;
; EDA_TIME_SCALE                      ; 1 ps                                   ; --            ; --                   ; eda_simulation                    ;
; MAX_CORE_JUNCTION_TEMP              ; 85                                     ; --            ; --                   ; --                                ;
; MIN_CORE_JUNCTION_TEMP              ; 0                                      ; --            ; --                   ; --                                ;
; PARTITION_COLOR                     ; -- (Not supported for targeted family) ; --            ; ALU_Logic_Controller ; Top                               ;
; PARTITION_FITTER_PRESERVATION_LEVEL ; -- (Not supported for targeted family) ; --            ; ALU_Logic_Controller ; Top                               ;
; PARTITION_NETLIST_TYPE              ; -- (Not supported for targeted family) ; --            ; ALU_Logic_Controller ; Top                               ;
; POWER_BOARD_THERMAL_MODEL           ; None (CONSERVATIVE)                    ; --            ; --                   ; --                                ;
; POWER_PRESET_COOLING_SOLUTION       ; 23 MM HEAT SINK WITH 200 LFPM AIRFLOW  ; --            ; --                   ; --                                ;
; PROJECT_OUTPUT_DIRECTORY            ; output_files                           ; --            ; --                   ; --                                ;
; TOP_LEVEL_ENTITY                    ; ALU_Logic_Controller                   ; Project1      ; --                   ; --                                ;
+-------------------------------------+----------------------------------------+---------------+----------------------+-----------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                                                        ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name          ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+
; Analysis & Synthesis ; 00:00:10     ; 1.0                     ; 4988 MB             ; 00:00:21                           ;
; Fitter               ; 00:02:07     ; 1.0                     ; 6906 MB             ; 00:08:44                           ;
; Assembler            ; 00:00:03     ; 1.0                     ; 4987 MB             ; 00:00:03                           ;
; Timing Analyzer      ; 00:00:05     ; 1.3                     ; 5327 MB             ; 00:00:06                           ;
; EDA Netlist Writer   ; 00:00:01     ; 1.0                     ; 4740 MB             ; 00:00:01                           ;
; EDA Netlist Writer   ; 00:00:04     ; 1.0                     ; 4739 MB             ; 00:00:01                           ;
; EDA Netlist Writer   ; 00:00:00     ; 1.0                     ; 4740 MB             ; 00:00:01                           ;
; EDA Netlist Writer   ; 00:00:01     ; 1.0                     ; 4739 MB             ; 00:00:01                           ;
; EDA Netlist Writer   ; 00:00:01     ; 1.0                     ; 4739 MB             ; 00:00:01                           ;
; Total                ; 00:02:32     ; --                      ; --                  ; 00:09:19                           ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+


+------------------------------------------------------------------------------------+
; Flow OS Summary                                                                    ;
+----------------------+------------------+------------+------------+----------------+
; Module Name          ; Machine Hostname ; OS Name    ; OS Version ; Processor type ;
+----------------------+------------------+------------+------------+----------------+
; Analysis & Synthesis ; Qboy             ; Windows 10 ; 10.0       ; x86_64         ;
; Fitter               ; Qboy             ; Windows 10 ; 10.0       ; x86_64         ;
; Assembler            ; Qboy             ; Windows 10 ; 10.0       ; x86_64         ;
; Timing Analyzer      ; Qboy             ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer   ; Qboy             ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer   ; Qboy             ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer   ; Qboy             ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer   ; Qboy             ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer   ; Qboy             ; Windows 10 ; 10.0       ; x86_64         ;
+----------------------+------------------+------------+------------+----------------+


------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off Project1 -c Project1
quartus_fit --read_settings_files=off --write_settings_files=off Project1 -c Project1
quartus_asm --read_settings_files=off --write_settings_files=off Project1 -c Project1
quartus_sta Project1 -c Project1
quartus_eda --read_settings_files=off --write_settings_files=off Project1 -c Project1
quartus_eda --gen_testbench --tool=modelsim_oem --format=vhdl --write_settings_files=off Project1 -c Project1 --vector_source=C:/Users/Olayi/Embedded_Systems/FPGAs/Projects_Vhd/ALu_Dataflow.vwf --testbench_file=C:/Users/Olayi/Embedded_Systems/FPGAs/Projects_Vhd/simulation/qsim/ALu_Dataflow.vwf.vht
quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=vhdl --output_directory=C:/Users/Olayi/Embedded_Systems/FPGAs/Projects_Vhd/simulation/qsim/ Project1 -c Project1
quartus_eda --gen_testbench --tool=modelsim_oem --format=vhdl --write_settings_files=off Project1 -c Project1 --vector_source=C:/Users/Olayi/Embedded_Systems/FPGAs/Projects_Vhd/ALu_Dataflow.vwf --testbench_file=C:/Users/Olayi/Embedded_Systems/FPGAs/Projects_Vhd/simulation/qsim/ALu_Dataflow.vwf.vht
quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=vhdl --output_directory=C:/Users/Olayi/Embedded_Systems/FPGAs/Projects_Vhd/simulation/qsim/ Project1 -c Project1



