// Seed: 2105289028
module module_0 (
    input  wand  id_0,
    input  tri0  id_1,
    output uwire id_2
);
  wire id_4;
endmodule
module module_1 (
    output supply1 id_0,
    output supply0 id_1,
    output wire id_2,
    input supply1 id_3,
    input supply0 id_4,
    input tri1 id_5,
    input wor id_6,
    output tri1 id_7
);
  supply0 [-1 'h0 : -1  ==  1] id_9, id_10, id_11, id_12;
  assign id_9 = -1;
  module_0 modCall_1 (
      id_4,
      id_3,
      id_7
  );
  assign modCall_1.id_2 = 0;
  assign id_1 = &id_6;
  assign id_10 = -1;
  logic id_13;
  ;
  assign id_1 = 1;
  logic id_14;
  ;
endmodule
