{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus II " "Info: Running Quartus II Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 5.1 Build 176 10/26/2005 SJ Full Version " "Info: Version 5.1 Build 176 10/26/2005 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 23 15:06:33 2019 " "Info: Processing started: Sat Nov 23 15:06:33 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off jp -c jp --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off jp -c jp --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Warning" "WTAN_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTAN_COMB_LATCH_NODE" "dout\[0\]\$latch " "Warning: Node \"dout\[0\]\$latch\" is a latch" {  } { { "db/jp.v" "" { Text "D:/jp/db/jp.v" 65 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTAN_COMB_LATCH_NODE" "dout\[1\]\$latch " "Warning: Node \"dout\[1\]\$latch\" is a latch" {  } { { "db/jp.v" "" { Text "D:/jp/db/jp.v" 65 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTAN_COMB_LATCH_NODE" "dout\[2\]\$latch " "Warning: Node \"dout\[2\]\$latch\" is a latch" {  } { { "db/jp.v" "" { Text "D:/jp/db/jp.v" 65 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTAN_COMB_LATCH_NODE" "dout\[3\]\$latch " "Warning: Node \"dout\[3\]\$latch\" is a latch" {  } { { "db/jp.v" "" { Text "D:/jp/db/jp.v" 65 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTAN_COMB_LATCH_NODE" "dout\[4\]\$latch " "Warning: Node \"dout\[4\]\$latch\" is a latch" {  } { { "db/jp.v" "" { Text "D:/jp/db/jp.v" 65 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTAN_COMB_LATCH_NODE" "dout\[5\]\$latch " "Warning: Node \"dout\[5\]\$latch\" is a latch" {  } { { "db/jp.v" "" { Text "D:/jp/db/jp.v" 65 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTAN_COMB_LATCH_NODE" "dout\[6\]\$latch " "Warning: Node \"dout\[6\]\$latch\" is a latch" {  } { { "db/jp.v" "" { Text "D:/jp/db/jp.v" 65 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk100khz " "Info: Assuming node \"clk100khz\" is an undefined clock" {  } { { "db/jp.v" "" { Text "D:/jp/db/jp.v" 2 -1 0 } } { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "clk100khz" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "5 " "Warning: Found 5 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "reduce_or~95 " "Info: Detected gated clock \"reduce_or~95\" as buffer" {  } { { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "reduce_or~95" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "clk1 " "Info: Detected ripple clock \"clk1\" as buffer" {  } { { "db/jp.v" "" { Text "D:/jp/db/jp.v" 10 -1 0 } } { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "clk1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "cnt\[1\] " "Info: Detected ripple clock \"cnt\[1\]\" as buffer" {  } { { "db/jp.v" "" { Text "D:/jp/db/jp.v" 61 -1 0 } } { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "cnt\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "cnt\[2\] " "Info: Detected ripple clock \"cnt\[2\]\" as buffer" {  } { { "db/jp.v" "" { Text "D:/jp/db/jp.v" 61 -1 0 } } { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "cnt\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "cnt\[3\] " "Info: Detected ripple clock \"cnt\[3\]\" as buffer" {  } { { "db/jp.v" "" { Text "D:/jp/db/jp.v" 61 -1 0 } } { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "cnt\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk100khz register count\[7\] register count\[7\] 147.51 MHz 6.779 ns Internal " "Info: Clock \"clk100khz\" has Internal fmax of 147.51 MHz between source register \"count\[7\]\" and destination register \"count\[7\]\" (period= 6.779 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.515 ns + Longest register register " "Info: + Longest register to register delay is 6.515 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns count\[7\] 1 REG LCFF_X15_Y7_N7 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X15_Y7_N7; Fanout = 3; REG Node = 'count\[7\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "jp" "UNKNOWN" "V1" "D:/jp/db/jp.quartus_db" { Floorplan "D:/jp/" "" "" { count[7] } "NODE_NAME" } "" } } { "db/jp.v" "" { Text "D:/jp/db/jp.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.290 ns) + CELL(0.623 ns) 2.913 ns rtl~265 2 COMB LCCOMB_X15_Y7_N18 1 " "Info: 2: + IC(2.290 ns) + CELL(0.623 ns) = 2.913 ns; Loc. = LCCOMB_X15_Y7_N18; Fanout = 1; COMB Node = 'rtl~265'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "jp" "UNKNOWN" "V1" "D:/jp/db/jp.quartus_db" { Floorplan "D:/jp/" "" "2.913 ns" { count[7] rtl~265 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.100 ns) + CELL(0.646 ns) 4.659 ns rtl~267 3 COMB LCCOMB_X15_Y6_N4 9 " "Info: 3: + IC(1.100 ns) + CELL(0.646 ns) = 4.659 ns; Loc. = LCCOMB_X15_Y6_N4; Fanout = 9; COMB Node = 'rtl~267'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "jp" "UNKNOWN" "V1" "D:/jp/db/jp.quartus_db" { Floorplan "D:/jp/" "" "1.746 ns" { rtl~265 rtl~267 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.097 ns) + CELL(0.651 ns) 6.407 ns count~200 4 COMB LCCOMB_X15_Y7_N6 1 " "Info: 4: + IC(1.097 ns) + CELL(0.651 ns) = 6.407 ns; Loc. = LCCOMB_X15_Y7_N6; Fanout = 1; COMB Node = 'count~200'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "jp" "UNKNOWN" "V1" "D:/jp/db/jp.quartus_db" { Floorplan "D:/jp/" "" "1.748 ns" { rtl~267 count~200 } "NODE_NAME" } "" } } { "db/jp.v" "" { Text "D:/jp/db/jp.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 6.515 ns count\[7\] 5 REG LCFF_X15_Y7_N7 3 " "Info: 5: + IC(0.000 ns) + CELL(0.108 ns) = 6.515 ns; Loc. = LCFF_X15_Y7_N7; Fanout = 3; REG Node = 'count\[7\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "jp" "UNKNOWN" "V1" "D:/jp/db/jp.quartus_db" { Floorplan "D:/jp/" "" "0.108 ns" { count~200 count[7] } "NODE_NAME" } "" } } { "db/jp.v" "" { Text "D:/jp/db/jp.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.028 ns ( 31.13 % ) " "Info: Total cell delay = 2.028 ns ( 31.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.487 ns ( 68.87 % ) " "Info: Total interconnect delay = 4.487 ns ( 68.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "jp" "UNKNOWN" "V1" "D:/jp/db/jp.quartus_db" { Floorplan "D:/jp/" "" "6.515 ns" { count[7] rtl~265 rtl~267 count~200 count[7] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "6.515 ns" { count[7] rtl~265 rtl~267 count~200 count[7] } { 0.000ns 2.290ns 1.100ns 1.097ns 0.000ns } { 0.000ns 0.623ns 0.646ns 0.651ns 0.108ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk100khz destination 3.888 ns + Shortest register " "Info: + Shortest clock path from clock \"clk100khz\" to destination register is 3.888 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.935 ns) 0.935 ns clk100khz 1 CLK PIN_25 31 " "Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_25; Fanout = 31; CLK Node = 'clk100khz'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "jp" "UNKNOWN" "V1" "D:/jp/db/jp.quartus_db" { Floorplan "D:/jp/" "" "" { clk100khz } "NODE_NAME" } "" } } { "db/jp.v" "" { Text "D:/jp/db/jp.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.287 ns) + CELL(0.666 ns) 3.888 ns count\[7\] 2 REG LCFF_X15_Y7_N7 3 " "Info: 2: + IC(2.287 ns) + CELL(0.666 ns) = 3.888 ns; Loc. = LCFF_X15_Y7_N7; Fanout = 3; REG Node = 'count\[7\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "jp" "UNKNOWN" "V1" "D:/jp/db/jp.quartus_db" { Floorplan "D:/jp/" "" "2.953 ns" { clk100khz count[7] } "NODE_NAME" } "" } } { "db/jp.v" "" { Text "D:/jp/db/jp.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.601 ns ( 41.18 % ) " "Info: Total cell delay = 1.601 ns ( 41.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.287 ns ( 58.82 % ) " "Info: Total interconnect delay = 2.287 ns ( 58.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "jp" "UNKNOWN" "V1" "D:/jp/db/jp.quartus_db" { Floorplan "D:/jp/" "" "3.888 ns" { clk100khz count[7] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "3.888 ns" { clk100khz clk100khz~combout count[7] } { 0.000ns 0.000ns 2.287ns } { 0.000ns 0.935ns 0.666ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk100khz source 3.888 ns - Longest register " "Info: - Longest clock path from clock \"clk100khz\" to source register is 3.888 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.935 ns) 0.935 ns clk100khz 1 CLK PIN_25 31 " "Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_25; Fanout = 31; CLK Node = 'clk100khz'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "jp" "UNKNOWN" "V1" "D:/jp/db/jp.quartus_db" { Floorplan "D:/jp/" "" "" { clk100khz } "NODE_NAME" } "" } } { "db/jp.v" "" { Text "D:/jp/db/jp.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.287 ns) + CELL(0.666 ns) 3.888 ns count\[7\] 2 REG LCFF_X15_Y7_N7 3 " "Info: 2: + IC(2.287 ns) + CELL(0.666 ns) = 3.888 ns; Loc. = LCFF_X15_Y7_N7; Fanout = 3; REG Node = 'count\[7\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "jp" "UNKNOWN" "V1" "D:/jp/db/jp.quartus_db" { Floorplan "D:/jp/" "" "2.953 ns" { clk100khz count[7] } "NODE_NAME" } "" } } { "db/jp.v" "" { Text "D:/jp/db/jp.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.601 ns ( 41.18 % ) " "Info: Total cell delay = 1.601 ns ( 41.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.287 ns ( 58.82 % ) " "Info: Total interconnect delay = 2.287 ns ( 58.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "jp" "UNKNOWN" "V1" "D:/jp/db/jp.quartus_db" { Floorplan "D:/jp/" "" "3.888 ns" { clk100khz count[7] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "3.888 ns" { clk100khz clk100khz~combout count[7] } { 0.000ns 0.000ns 2.287ns } { 0.000ns 0.935ns 0.666ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "jp" "UNKNOWN" "V1" "D:/jp/db/jp.quartus_db" { Floorplan "D:/jp/" "" "3.888 ns" { clk100khz count[7] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "3.888 ns" { clk100khz clk100khz~combout count[7] } { 0.000ns 0.000ns 2.287ns } { 0.000ns 0.935ns 0.666ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "jp" "UNKNOWN" "V1" "D:/jp/db/jp.quartus_db" { Floorplan "D:/jp/" "" "3.888 ns" { clk100khz count[7] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "3.888 ns" { clk100khz clk100khz~combout count[7] } { 0.000ns 0.000ns 2.287ns } { 0.000ns 0.935ns 0.666ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "db/jp.v" "" { Text "D:/jp/db/jp.v" 19 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "db/jp.v" "" { Text "D:/jp/db/jp.v" 19 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "jp" "UNKNOWN" "V1" "D:/jp/db/jp.quartus_db" { Floorplan "D:/jp/" "" "6.515 ns" { count[7] rtl~265 rtl~267 count~200 count[7] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "6.515 ns" { count[7] rtl~265 rtl~267 count~200 count[7] } { 0.000ns 2.290ns 1.100ns 1.097ns 0.000ns } { 0.000ns 0.623ns 0.646ns 0.651ns 0.108ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "jp" "UNKNOWN" "V1" "D:/jp/db/jp.quartus_db" { Floorplan "D:/jp/" "" "3.888 ns" { clk100khz count[7] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "3.888 ns" { clk100khz clk100khz~combout count[7] } { 0.000ns 0.000ns 2.287ns } { 0.000ns 0.935ns 0.666ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "jp" "UNKNOWN" "V1" "D:/jp/db/jp.quartus_db" { Floorplan "D:/jp/" "" "3.888 ns" { clk100khz count[7] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "3.888 ns" { clk100khz clk100khz~combout count[7] } { 0.000ns 0.000ns 2.287ns } { 0.000ns 0.935ns 0.666ns } } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk100khz 20 " "Warning: Circuit may not operate. Detected 20 non-operational path(s) clocked by clock \"clk100khz\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "cnt\[0\] dout\[0\]\$latch clk100khz 2.548 ns " "Info: Found hold time violation between source  pin or register \"cnt\[0\]\" and destination pin or register \"dout\[0\]\$latch\" for clock \"clk100khz\" (Hold time is 2.548 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "4.882 ns + Largest " "Info: + Largest clock skew is 4.882 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk100khz destination 8.770 ns + Longest register " "Info: + Longest clock path from clock \"clk100khz\" to destination register is 8.770 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.935 ns) 0.935 ns clk100khz 1 CLK PIN_25 31 " "Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_25; Fanout = 31; CLK Node = 'clk100khz'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "jp" "UNKNOWN" "V1" "D:/jp/db/jp.quartus_db" { Floorplan "D:/jp/" "" "" { clk100khz } "NODE_NAME" } "" } } { "db/jp.v" "" { Text "D:/jp/db/jp.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.287 ns) + CELL(0.970 ns) 4.192 ns cnt\[2\] 2 REG LCFF_X15_Y7_N15 18 " "Info: 2: + IC(2.287 ns) + CELL(0.970 ns) = 4.192 ns; Loc. = LCFF_X15_Y7_N15; Fanout = 18; REG Node = 'cnt\[2\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "jp" "UNKNOWN" "V1" "D:/jp/db/jp.quartus_db" { Floorplan "D:/jp/" "" "3.257 ns" { clk100khz cnt[2] } "NODE_NAME" } "" } } { "db/jp.v" "" { Text "D:/jp/db/jp.v" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.756 ns) + CELL(0.624 ns) 5.572 ns reduce_or~95 3 COMB LCCOMB_X14_Y7_N4 1 " "Info: 3: + IC(0.756 ns) + CELL(0.624 ns) = 5.572 ns; Loc. = LCCOMB_X14_Y7_N4; Fanout = 1; COMB Node = 'reduce_or~95'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "jp" "UNKNOWN" "V1" "D:/jp/db/jp.quartus_db" { Floorplan "D:/jp/" "" "1.380 ns" { cnt[2] reduce_or~95 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.691 ns) + CELL(0.000 ns) 7.263 ns reduce_or~95clkctrl 4 COMB CLKCTRL_G7 7 " "Info: 4: + IC(1.691 ns) + CELL(0.000 ns) = 7.263 ns; Loc. = CLKCTRL_G7; Fanout = 7; COMB Node = 'reduce_or~95clkctrl'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "jp" "UNKNOWN" "V1" "D:/jp/db/jp.quartus_db" { Floorplan "D:/jp/" "" "1.691 ns" { reduce_or~95 reduce_or~95clkctrl } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.301 ns) + CELL(0.206 ns) 8.770 ns dout\[0\]\$latch 5 REG LCCOMB_X14_Y7_N24 1 " "Info: 5: + IC(1.301 ns) + CELL(0.206 ns) = 8.770 ns; Loc. = LCCOMB_X14_Y7_N24; Fanout = 1; REG Node = 'dout\[0\]\$latch'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "jp" "UNKNOWN" "V1" "D:/jp/db/jp.quartus_db" { Floorplan "D:/jp/" "" "1.507 ns" { reduce_or~95clkctrl dout[0]$latch } "NODE_NAME" } "" } } { "db/jp.v" "" { Text "D:/jp/db/jp.v" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.735 ns ( 31.19 % ) " "Info: Total cell delay = 2.735 ns ( 31.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.035 ns ( 68.81 % ) " "Info: Total interconnect delay = 6.035 ns ( 68.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "jp" "UNKNOWN" "V1" "D:/jp/db/jp.quartus_db" { Floorplan "D:/jp/" "" "8.770 ns" { clk100khz cnt[2] reduce_or~95 reduce_or~95clkctrl dout[0]$latch } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "8.770 ns" { clk100khz clk100khz~combout cnt[2] reduce_or~95 reduce_or~95clkctrl dout[0]$latch } { 0.000ns 0.000ns 2.287ns 0.756ns 1.691ns 1.301ns } { 0.000ns 0.935ns 0.970ns 0.624ns 0.000ns 0.206ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk100khz source 3.888 ns - Shortest register " "Info: - Shortest clock path from clock \"clk100khz\" to source register is 3.888 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.935 ns) 0.935 ns clk100khz 1 CLK PIN_25 31 " "Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_25; Fanout = 31; CLK Node = 'clk100khz'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "jp" "UNKNOWN" "V1" "D:/jp/db/jp.quartus_db" { Floorplan "D:/jp/" "" "" { clk100khz } "NODE_NAME" } "" } } { "db/jp.v" "" { Text "D:/jp/db/jp.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.287 ns) + CELL(0.666 ns) 3.888 ns cnt\[0\] 2 REG LCFF_X15_Y7_N3 19 " "Info: 2: + IC(2.287 ns) + CELL(0.666 ns) = 3.888 ns; Loc. = LCFF_X15_Y7_N3; Fanout = 19; REG Node = 'cnt\[0\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "jp" "UNKNOWN" "V1" "D:/jp/db/jp.quartus_db" { Floorplan "D:/jp/" "" "2.953 ns" { clk100khz cnt[0] } "NODE_NAME" } "" } } { "db/jp.v" "" { Text "D:/jp/db/jp.v" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.601 ns ( 41.18 % ) " "Info: Total cell delay = 1.601 ns ( 41.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.287 ns ( 58.82 % ) " "Info: Total interconnect delay = 2.287 ns ( 58.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "jp" "UNKNOWN" "V1" "D:/jp/db/jp.quartus_db" { Floorplan "D:/jp/" "" "3.888 ns" { clk100khz cnt[0] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "3.888 ns" { clk100khz clk100khz~combout cnt[0] } { 0.000ns 0.000ns 2.287ns } { 0.000ns 0.935ns 0.666ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "jp" "UNKNOWN" "V1" "D:/jp/db/jp.quartus_db" { Floorplan "D:/jp/" "" "8.770 ns" { clk100khz cnt[2] reduce_or~95 reduce_or~95clkctrl dout[0]$latch } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "8.770 ns" { clk100khz clk100khz~combout cnt[2] reduce_or~95 reduce_or~95clkctrl dout[0]$latch } { 0.000ns 0.000ns 2.287ns 0.756ns 1.691ns 1.301ns } { 0.000ns 0.935ns 0.970ns 0.624ns 0.000ns 0.206ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "jp" "UNKNOWN" "V1" "D:/jp/db/jp.quartus_db" { Floorplan "D:/jp/" "" "3.888 ns" { clk100khz cnt[0] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "3.888 ns" { clk100khz clk100khz~combout cnt[0] } { 0.000ns 0.000ns 2.287ns } { 0.000ns 0.935ns 0.666ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "db/jp.v" "" { Text "D:/jp/db/jp.v" 61 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.030 ns - Shortest register register " "Info: - Shortest register to register delay is 2.030 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cnt\[0\] 1 REG LCFF_X15_Y7_N3 19 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X15_Y7_N3; Fanout = 19; REG Node = 'cnt\[0\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "jp" "UNKNOWN" "V1" "D:/jp/db/jp.quartus_db" { Floorplan "D:/jp/" "" "" { cnt[0] } "NODE_NAME" } "" } } { "db/jp.v" "" { Text "D:/jp/db/jp.v" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.834 ns) + CELL(0.206 ns) 1.040 ns Select~1422 2 COMB LCCOMB_X14_Y7_N30 1 " "Info: 2: + IC(0.834 ns) + CELL(0.206 ns) = 1.040 ns; Loc. = LCCOMB_X14_Y7_N30; Fanout = 1; COMB Node = 'Select~1422'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "jp" "UNKNOWN" "V1" "D:/jp/db/jp.quartus_db" { Floorplan "D:/jp/" "" "1.040 ns" { cnt[0] Select~1422 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.366 ns) + CELL(0.624 ns) 2.030 ns dout\[0\]\$latch 3 REG LCCOMB_X14_Y7_N24 1 " "Info: 3: + IC(0.366 ns) + CELL(0.624 ns) = 2.030 ns; Loc. = LCCOMB_X14_Y7_N24; Fanout = 1; REG Node = 'dout\[0\]\$latch'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "jp" "UNKNOWN" "V1" "D:/jp/db/jp.quartus_db" { Floorplan "D:/jp/" "" "0.990 ns" { Select~1422 dout[0]$latch } "NODE_NAME" } "" } } { "db/jp.v" "" { Text "D:/jp/db/jp.v" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.830 ns ( 40.89 % ) " "Info: Total cell delay = 0.830 ns ( 40.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.200 ns ( 59.11 % ) " "Info: Total interconnect delay = 1.200 ns ( 59.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "jp" "UNKNOWN" "V1" "D:/jp/db/jp.quartus_db" { Floorplan "D:/jp/" "" "2.030 ns" { cnt[0] Select~1422 dout[0]$latch } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.030 ns" { cnt[0] Select~1422 dout[0]$latch } { 0.000ns 0.834ns 0.366ns } { 0.000ns 0.206ns 0.624ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "db/jp.v" "" { Text "D:/jp/db/jp.v" 65 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "jp" "UNKNOWN" "V1" "D:/jp/db/jp.quartus_db" { Floorplan "D:/jp/" "" "8.770 ns" { clk100khz cnt[2] reduce_or~95 reduce_or~95clkctrl dout[0]$latch } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "8.770 ns" { clk100khz clk100khz~combout cnt[2] reduce_or~95 reduce_or~95clkctrl dout[0]$latch } { 0.000ns 0.000ns 2.287ns 0.756ns 1.691ns 1.301ns } { 0.000ns 0.935ns 0.970ns 0.624ns 0.000ns 0.206ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "jp" "UNKNOWN" "V1" "D:/jp/db/jp.quartus_db" { Floorplan "D:/jp/" "" "3.888 ns" { clk100khz cnt[0] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "3.888 ns" { clk100khz clk100khz~combout cnt[0] } { 0.000ns 0.000ns 2.287ns } { 0.000ns 0.935ns 0.666ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "jp" "UNKNOWN" "V1" "D:/jp/db/jp.quartus_db" { Floorplan "D:/jp/" "" "2.030 ns" { cnt[0] Select~1422 dout[0]$latch } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.030 ns" { cnt[0] Select~1422 dout[0]$latch } { 0.000ns 0.834ns 0.366ns } { 0.000ns 0.206ns 0.624ns } } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0}
{ "Info" "ITDB_TSU_RESULT" "flag din\[0\] clk100khz 2.032 ns register " "Info: tsu for register \"flag\" (data pin = \"din\[0\]\", clock pin = \"clk100khz\") is 2.032 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.363 ns + Longest pin register " "Info: + Longest pin to register delay is 10.363 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.935 ns) 0.935 ns din\[0\] 1 PIN PIN_103 8 " "Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_103; Fanout = 8; PIN Node = 'din\[0\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "jp" "UNKNOWN" "V1" "D:/jp/db/jp.quartus_db" { Floorplan "D:/jp/" "" "" { din[0] } "NODE_NAME" } "" } } { "db/jp.v" "" { Text "D:/jp/db/jp.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.574 ns) + CELL(0.614 ns) 8.123 ns flag~143 2 COMB LCCOMB_X14_Y8_N10 2 " "Info: 2: + IC(6.574 ns) + CELL(0.614 ns) = 8.123 ns; Loc. = LCCOMB_X14_Y8_N10; Fanout = 2; COMB Node = 'flag~143'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "jp" "UNKNOWN" "V1" "D:/jp/db/jp.quartus_db" { Floorplan "D:/jp/" "" "7.188 ns" { din[0] flag~143 } "NODE_NAME" } "" } } { "db/jp.v" "" { Text "D:/jp/db/jp.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.481 ns) + CELL(0.651 ns) 10.255 ns flag~144 3 COMB LCCOMB_X17_Y7_N16 1 " "Info: 3: + IC(1.481 ns) + CELL(0.651 ns) = 10.255 ns; Loc. = LCCOMB_X17_Y7_N16; Fanout = 1; COMB Node = 'flag~144'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "jp" "UNKNOWN" "V1" "D:/jp/db/jp.quartus_db" { Floorplan "D:/jp/" "" "2.132 ns" { flag~143 flag~144 } "NODE_NAME" } "" } } { "db/jp.v" "" { Text "D:/jp/db/jp.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 10.363 ns flag 4 REG LCFF_X17_Y7_N17 2 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 10.363 ns; Loc. = LCFF_X17_Y7_N17; Fanout = 2; REG Node = 'flag'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "jp" "UNKNOWN" "V1" "D:/jp/db/jp.quartus_db" { Floorplan "D:/jp/" "" "0.108 ns" { flag~144 flag } "NODE_NAME" } "" } } { "db/jp.v" "" { Text "D:/jp/db/jp.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.308 ns ( 22.27 % ) " "Info: Total cell delay = 2.308 ns ( 22.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.055 ns ( 77.73 % ) " "Info: Total interconnect delay = 8.055 ns ( 77.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "jp" "UNKNOWN" "V1" "D:/jp/db/jp.quartus_db" { Floorplan "D:/jp/" "" "10.363 ns" { din[0] flag~143 flag~144 flag } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "10.363 ns" { din[0] din[0]~combout flag~143 flag~144 flag } { 0.000ns 0.000ns 6.574ns 1.481ns 0.000ns } { 0.000ns 0.935ns 0.614ns 0.651ns 0.108ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "db/jp.v" "" { Text "D:/jp/db/jp.v" 10 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk100khz destination 8.291 ns - Shortest register " "Info: - Shortest clock path from clock \"clk100khz\" to destination register is 8.291 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.935 ns) 0.935 ns clk100khz 1 CLK PIN_25 31 " "Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_25; Fanout = 31; CLK Node = 'clk100khz'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "jp" "UNKNOWN" "V1" "D:/jp/db/jp.quartus_db" { Floorplan "D:/jp/" "" "" { clk100khz } "NODE_NAME" } "" } } { "db/jp.v" "" { Text "D:/jp/db/jp.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.287 ns) + CELL(0.970 ns) 4.192 ns clk1 2 REG LCFF_X15_Y7_N13 2 " "Info: 2: + IC(2.287 ns) + CELL(0.970 ns) = 4.192 ns; Loc. = LCFF_X15_Y7_N13; Fanout = 2; REG Node = 'clk1'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "jp" "UNKNOWN" "V1" "D:/jp/db/jp.quartus_db" { Floorplan "D:/jp/" "" "3.257 ns" { clk100khz clk1 } "NODE_NAME" } "" } } { "db/jp.v" "" { Text "D:/jp/db/jp.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.614 ns) + CELL(0.000 ns) 6.806 ns clk1~clkctrl 3 COMB CLKCTRL_G0 50 " "Info: 3: + IC(2.614 ns) + CELL(0.000 ns) = 6.806 ns; Loc. = CLKCTRL_G0; Fanout = 50; COMB Node = 'clk1~clkctrl'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "jp" "UNKNOWN" "V1" "D:/jp/db/jp.quartus_db" { Floorplan "D:/jp/" "" "2.614 ns" { clk1 clk1~clkctrl } "NODE_NAME" } "" } } { "db/jp.v" "" { Text "D:/jp/db/jp.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.819 ns) + CELL(0.666 ns) 8.291 ns flag 4 REG LCFF_X17_Y7_N17 2 " "Info: 4: + IC(0.819 ns) + CELL(0.666 ns) = 8.291 ns; Loc. = LCFF_X17_Y7_N17; Fanout = 2; REG Node = 'flag'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "jp" "UNKNOWN" "V1" "D:/jp/db/jp.quartus_db" { Floorplan "D:/jp/" "" "1.485 ns" { clk1~clkctrl flag } "NODE_NAME" } "" } } { "db/jp.v" "" { Text "D:/jp/db/jp.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.571 ns ( 31.01 % ) " "Info: Total cell delay = 2.571 ns ( 31.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.720 ns ( 68.99 % ) " "Info: Total interconnect delay = 5.720 ns ( 68.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "jp" "UNKNOWN" "V1" "D:/jp/db/jp.quartus_db" { Floorplan "D:/jp/" "" "8.291 ns" { clk100khz clk1 clk1~clkctrl flag } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "8.291 ns" { clk100khz clk100khz~combout clk1 clk1~clkctrl flag } { 0.000ns 0.000ns 2.287ns 2.614ns 0.819ns } { 0.000ns 0.935ns 0.970ns 0.000ns 0.666ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "jp" "UNKNOWN" "V1" "D:/jp/db/jp.quartus_db" { Floorplan "D:/jp/" "" "10.363 ns" { din[0] flag~143 flag~144 flag } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "10.363 ns" { din[0] din[0]~combout flag~143 flag~144 flag } { 0.000ns 0.000ns 6.574ns 1.481ns 0.000ns } { 0.000ns 0.935ns 0.614ns 0.651ns 0.108ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "jp" "UNKNOWN" "V1" "D:/jp/db/jp.quartus_db" { Floorplan "D:/jp/" "" "8.291 ns" { clk100khz clk1 clk1~clkctrl flag } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "8.291 ns" { clk100khz clk100khz~combout clk1 clk1~clkctrl flag } { 0.000ns 0.000ns 2.287ns 2.614ns 0.819ns } { 0.000ns 0.935ns 0.970ns 0.000ns 0.666ns } } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk100khz dout\[0\] dout\[0\]\$latch 14.650 ns register " "Info: tco from clock \"clk100khz\" to destination pin \"dout\[0\]\" through register \"dout\[0\]\$latch\" is 14.650 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk100khz source 8.770 ns + Longest register " "Info: + Longest clock path from clock \"clk100khz\" to source register is 8.770 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.935 ns) 0.935 ns clk100khz 1 CLK PIN_25 31 " "Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_25; Fanout = 31; CLK Node = 'clk100khz'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "jp" "UNKNOWN" "V1" "D:/jp/db/jp.quartus_db" { Floorplan "D:/jp/" "" "" { clk100khz } "NODE_NAME" } "" } } { "db/jp.v" "" { Text "D:/jp/db/jp.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.287 ns) + CELL(0.970 ns) 4.192 ns cnt\[2\] 2 REG LCFF_X15_Y7_N15 18 " "Info: 2: + IC(2.287 ns) + CELL(0.970 ns) = 4.192 ns; Loc. = LCFF_X15_Y7_N15; Fanout = 18; REG Node = 'cnt\[2\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "jp" "UNKNOWN" "V1" "D:/jp/db/jp.quartus_db" { Floorplan "D:/jp/" "" "3.257 ns" { clk100khz cnt[2] } "NODE_NAME" } "" } } { "db/jp.v" "" { Text "D:/jp/db/jp.v" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.756 ns) + CELL(0.624 ns) 5.572 ns reduce_or~95 3 COMB LCCOMB_X14_Y7_N4 1 " "Info: 3: + IC(0.756 ns) + CELL(0.624 ns) = 5.572 ns; Loc. = LCCOMB_X14_Y7_N4; Fanout = 1; COMB Node = 'reduce_or~95'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "jp" "UNKNOWN" "V1" "D:/jp/db/jp.quartus_db" { Floorplan "D:/jp/" "" "1.380 ns" { cnt[2] reduce_or~95 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.691 ns) + CELL(0.000 ns) 7.263 ns reduce_or~95clkctrl 4 COMB CLKCTRL_G7 7 " "Info: 4: + IC(1.691 ns) + CELL(0.000 ns) = 7.263 ns; Loc. = CLKCTRL_G7; Fanout = 7; COMB Node = 'reduce_or~95clkctrl'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "jp" "UNKNOWN" "V1" "D:/jp/db/jp.quartus_db" { Floorplan "D:/jp/" "" "1.691 ns" { reduce_or~95 reduce_or~95clkctrl } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.301 ns) + CELL(0.206 ns) 8.770 ns dout\[0\]\$latch 5 REG LCCOMB_X14_Y7_N24 1 " "Info: 5: + IC(1.301 ns) + CELL(0.206 ns) = 8.770 ns; Loc. = LCCOMB_X14_Y7_N24; Fanout = 1; REG Node = 'dout\[0\]\$latch'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "jp" "UNKNOWN" "V1" "D:/jp/db/jp.quartus_db" { Floorplan "D:/jp/" "" "1.507 ns" { reduce_or~95clkctrl dout[0]$latch } "NODE_NAME" } "" } } { "db/jp.v" "" { Text "D:/jp/db/jp.v" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.735 ns ( 31.19 % ) " "Info: Total cell delay = 2.735 ns ( 31.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.035 ns ( 68.81 % ) " "Info: Total interconnect delay = 6.035 ns ( 68.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "jp" "UNKNOWN" "V1" "D:/jp/db/jp.quartus_db" { Floorplan "D:/jp/" "" "8.770 ns" { clk100khz cnt[2] reduce_or~95 reduce_or~95clkctrl dout[0]$latch } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "8.770 ns" { clk100khz clk100khz~combout cnt[2] reduce_or~95 reduce_or~95clkctrl dout[0]$latch } { 0.000ns 0.000ns 2.287ns 0.756ns 1.691ns 1.301ns } { 0.000ns 0.935ns 0.970ns 0.624ns 0.000ns 0.206ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "db/jp.v" "" { Text "D:/jp/db/jp.v" 65 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.880 ns + Longest register pin " "Info: + Longest register to pin delay is 5.880 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns dout\[0\]\$latch 1 REG LCCOMB_X14_Y7_N24 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X14_Y7_N24; Fanout = 1; REG Node = 'dout\[0\]\$latch'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "jp" "UNKNOWN" "V1" "D:/jp/db/jp.quartus_db" { Floorplan "D:/jp/" "" "" { dout[0]$latch } "NODE_NAME" } "" } } { "db/jp.v" "" { Text "D:/jp/db/jp.v" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.644 ns) + CELL(3.236 ns) 5.880 ns dout\[0\] 2 PIN PIN_40 0 " "Info: 2: + IC(2.644 ns) + CELL(3.236 ns) = 5.880 ns; Loc. = PIN_40; Fanout = 0; PIN Node = 'dout\[0\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "jp" "UNKNOWN" "V1" "D:/jp/db/jp.quartus_db" { Floorplan "D:/jp/" "" "5.880 ns" { dout[0]$latch dout[0] } "NODE_NAME" } "" } } { "db/jp.v" "" { Text "D:/jp/db/jp.v" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.236 ns ( 55.03 % ) " "Info: Total cell delay = 3.236 ns ( 55.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.644 ns ( 44.97 % ) " "Info: Total interconnect delay = 2.644 ns ( 44.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "jp" "UNKNOWN" "V1" "D:/jp/db/jp.quartus_db" { Floorplan "D:/jp/" "" "5.880 ns" { dout[0]$latch dout[0] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "5.880 ns" { dout[0]$latch dout[0] } { 0.000ns 2.644ns } { 0.000ns 3.236ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "jp" "UNKNOWN" "V1" "D:/jp/db/jp.quartus_db" { Floorplan "D:/jp/" "" "8.770 ns" { clk100khz cnt[2] reduce_or~95 reduce_or~95clkctrl dout[0]$latch } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "8.770 ns" { clk100khz clk100khz~combout cnt[2] reduce_or~95 reduce_or~95clkctrl dout[0]$latch } { 0.000ns 0.000ns 2.287ns 0.756ns 1.691ns 1.301ns } { 0.000ns 0.935ns 0.970ns 0.624ns 0.000ns 0.206ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "jp" "UNKNOWN" "V1" "D:/jp/db/jp.quartus_db" { Floorplan "D:/jp/" "" "5.880 ns" { dout[0]$latch dout[0] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "5.880 ns" { dout[0]$latch dout[0] } { 0.000ns 2.644ns } { 0.000ns 3.236ns } } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0}
{ "Info" "ITDB_TH_RESULT" "temp\[5\] din\[3\] clk100khz 1.039 ns register " "Info: th for register \"temp\[5\]\" (data pin = \"din\[3\]\", clock pin = \"clk100khz\") is 1.039 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk100khz destination 8.298 ns + Longest register " "Info: + Longest clock path from clock \"clk100khz\" to destination register is 8.298 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.935 ns) 0.935 ns clk100khz 1 CLK PIN_25 31 " "Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_25; Fanout = 31; CLK Node = 'clk100khz'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "jp" "UNKNOWN" "V1" "D:/jp/db/jp.quartus_db" { Floorplan "D:/jp/" "" "" { clk100khz } "NODE_NAME" } "" } } { "db/jp.v" "" { Text "D:/jp/db/jp.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.287 ns) + CELL(0.970 ns) 4.192 ns clk1 2 REG LCFF_X15_Y7_N13 2 " "Info: 2: + IC(2.287 ns) + CELL(0.970 ns) = 4.192 ns; Loc. = LCFF_X15_Y7_N13; Fanout = 2; REG Node = 'clk1'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "jp" "UNKNOWN" "V1" "D:/jp/db/jp.quartus_db" { Floorplan "D:/jp/" "" "3.257 ns" { clk100khz clk1 } "NODE_NAME" } "" } } { "db/jp.v" "" { Text "D:/jp/db/jp.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.614 ns) + CELL(0.000 ns) 6.806 ns clk1~clkctrl 3 COMB CLKCTRL_G0 50 " "Info: 3: + IC(2.614 ns) + CELL(0.000 ns) = 6.806 ns; Loc. = CLKCTRL_G0; Fanout = 50; COMB Node = 'clk1~clkctrl'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "jp" "UNKNOWN" "V1" "D:/jp/db/jp.quartus_db" { Floorplan "D:/jp/" "" "2.614 ns" { clk1 clk1~clkctrl } "NODE_NAME" } "" } } { "db/jp.v" "" { Text "D:/jp/db/jp.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.826 ns) + CELL(0.666 ns) 8.298 ns temp\[5\] 4 REG LCFF_X14_Y8_N17 1 " "Info: 4: + IC(0.826 ns) + CELL(0.666 ns) = 8.298 ns; Loc. = LCFF_X14_Y8_N17; Fanout = 1; REG Node = 'temp\[5\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "jp" "UNKNOWN" "V1" "D:/jp/db/jp.quartus_db" { Floorplan "D:/jp/" "" "1.492 ns" { clk1~clkctrl temp[5] } "NODE_NAME" } "" } } { "db/jp.v" "" { Text "D:/jp/db/jp.v" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.571 ns ( 30.98 % ) " "Info: Total cell delay = 2.571 ns ( 30.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.727 ns ( 69.02 % ) " "Info: Total interconnect delay = 5.727 ns ( 69.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "jp" "UNKNOWN" "V1" "D:/jp/db/jp.quartus_db" { Floorplan "D:/jp/" "" "8.298 ns" { clk100khz clk1 clk1~clkctrl temp[5] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "8.298 ns" { clk100khz clk100khz~combout clk1 clk1~clkctrl temp[5] } { 0.000ns 0.000ns 2.287ns 2.614ns 0.826ns } { 0.000ns 0.935ns 0.970ns 0.000ns 0.666ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "db/jp.v" "" { Text "D:/jp/db/jp.v" 53 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.565 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.565 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.935 ns) 0.935 ns din\[3\] 1 PIN PIN_99 8 " "Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_99; Fanout = 8; PIN Node = 'din\[3\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "jp" "UNKNOWN" "V1" "D:/jp/db/jp.quartus_db" { Floorplan "D:/jp/" "" "" { din[3] } "NODE_NAME" } "" } } { "db/jp.v" "" { Text "D:/jp/db/jp.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.316 ns) + CELL(0.206 ns) 7.457 ns reduce_or~101 2 COMB LCCOMB_X14_Y8_N16 1 " "Info: 2: + IC(6.316 ns) + CELL(0.206 ns) = 7.457 ns; Loc. = LCCOMB_X14_Y8_N16; Fanout = 1; COMB Node = 'reduce_or~101'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "jp" "UNKNOWN" "V1" "D:/jp/db/jp.quartus_db" { Floorplan "D:/jp/" "" "6.522 ns" { din[3] reduce_or~101 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 7.565 ns temp\[5\] 3 REG LCFF_X14_Y8_N17 1 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 7.565 ns; Loc. = LCFF_X14_Y8_N17; Fanout = 1; REG Node = 'temp\[5\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "jp" "UNKNOWN" "V1" "D:/jp/db/jp.quartus_db" { Floorplan "D:/jp/" "" "0.108 ns" { reduce_or~101 temp[5] } "NODE_NAME" } "" } } { "db/jp.v" "" { Text "D:/jp/db/jp.v" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.249 ns ( 16.51 % ) " "Info: Total cell delay = 1.249 ns ( 16.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.316 ns ( 83.49 % ) " "Info: Total interconnect delay = 6.316 ns ( 83.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "jp" "UNKNOWN" "V1" "D:/jp/db/jp.quartus_db" { Floorplan "D:/jp/" "" "7.565 ns" { din[3] reduce_or~101 temp[5] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "7.565 ns" { din[3] din[3]~combout reduce_or~101 temp[5] } { 0.000ns 0.000ns 6.316ns 0.000ns } { 0.000ns 0.935ns 0.206ns 0.108ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "jp" "UNKNOWN" "V1" "D:/jp/db/jp.quartus_db" { Floorplan "D:/jp/" "" "8.298 ns" { clk100khz clk1 clk1~clkctrl temp[5] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "8.298 ns" { clk100khz clk100khz~combout clk1 clk1~clkctrl temp[5] } { 0.000ns 0.000ns 2.287ns 2.614ns 0.826ns } { 0.000ns 0.935ns 0.970ns 0.000ns 0.666ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "jp" "UNKNOWN" "V1" "D:/jp/db/jp.quartus_db" { Floorplan "D:/jp/" "" "7.565 ns" { din[3] reduce_or~101 temp[5] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "7.565 ns" { din[3] din[3]~combout reduce_or~101 temp[5] } { 0.000ns 0.000ns 6.316ns 0.000ns } { 0.000ns 0.935ns 0.206ns 0.108ns } } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 11 s Quartus II " "Info: Quartus II Timing Analyzer was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 23 15:06:33 2019 " "Info: Processing ended: Sat Nov 23 15:06:33 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
