<stg><name>C_IO_L2_in_boundary_x0</name>


<trans_list>

<trans id="364" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="365" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
<literal name="and_ln4831" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="394" from="2" to="26">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
<literal name="and_ln4831" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="424" from="2" to="48">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="367" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln886" val="0"/>
<literal name="icmp_ln890_1180" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="371" from="3" to="25">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1180" val="1"/>
<literal name="or_ln4831" val="0"/>
</and_exp><and_exp><literal name="icmp_ln886" val="1"/>
<literal name="or_ln4831" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="372" from="3" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1180" val="1"/>
<literal name="or_ln4831" val="1"/>
</and_exp><and_exp><literal name="icmp_ln886" val="1"/>
<literal name="or_ln4831" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="368" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1182" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="370" from="4" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1182" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="369" from="5" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="465" from="6" to="25">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4865" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="466" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4865" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="447" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="448" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="449" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="450" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="451" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="452" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="453" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="454" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="455" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="456" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="457" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="458" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="459" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="460" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="461" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="462" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="463" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="464" from="24" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="423" from="25" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="396" from="26" to="27">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln886" val="0"/>
<literal name="icmp_ln890_1179" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="400" from="26" to="25">
<condition id="-1">
<or_exp><and_exp><literal name="or_ln4831" val="0"/>
<literal name="icmp_ln890_1179" val="1"/>
</and_exp><and_exp><literal name="icmp_ln886" val="1"/>
<literal name="or_ln4831" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="401" from="26" to="29">
<condition id="-1">
<or_exp><and_exp><literal name="or_ln4831" val="1"/>
<literal name="icmp_ln890_1179" val="1"/>
</and_exp><and_exp><literal name="icmp_ln886" val="1"/>
<literal name="or_ln4831" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="397" from="27" to="28">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1181" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="399" from="27" to="26">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1181" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="398" from="28" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="486" from="29" to="25">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4925" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="487" from="29" to="30">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4925" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="468" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="469" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="470" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="471" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="472" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="473" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="474" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="475" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="476" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="477" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="478" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="479" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="480" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="481" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="482" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="483" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="484" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="485" from="47" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="507" from="48" to="67">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4969" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="508" from="48" to="49">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4969" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="489" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="490" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="491" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="492" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="493" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="494" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="495" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="496" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="497" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="498" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="499" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="500" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="501" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="502" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="503" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="504" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="505" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="506" from="66" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:0 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_PE_0_7_x0136, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:1 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_C_C_IO_L2_in_7_x024, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_PE_0_7_x0136, void @empty_7, i32 0, i32 0, void @empty_49, i32 0, i32 0, void @empty_49, void @empty_49, void @empty_49, i32 0, i32 0, i32 0, i32 0, void @empty_49, void @empty_49

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_C_C_IO_L2_in_7_x024, void @empty_7, i32 0, i32 0, void @empty_49, i32 0, i32 0, void @empty_49, void @empty_49, void @empty_49, i32 0, i32 0, i32 0, i32 0, void @empty_49, void @empty_49

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="512" op_0_bw="64">
<![CDATA[
:4 %local_C_ping_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_C_ping_V"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="512" op_0_bw="64">
<![CDATA[
:5 %local_C_pong_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_C_pong_V"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:6 %specmemcore_ln4821 = specmemcore void @_ssdm_op_SpecMemCore, i512 %local_C_ping_V, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln4821"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:7 %specmemcore_ln4822 = specmemcore void @_ssdm_op_SpecMemCore, i512 %local_C_pong_V, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln4822"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0">
<![CDATA[
:8 %br_ln4831 = br void

]]></Node>
<StgValue><ssdm name="br_ln4831"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:0 %indvar_flatten111 = phi i5 0, void, i5 %add_ln890_207, void %.loopexit1130

]]></Node>
<StgValue><ssdm name="indvar_flatten111"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:1 %c1_V = phi i3 0, void, i3 %add_ln691_1153, void %.loopexit1130

]]></Node>
<StgValue><ssdm name="c1_V"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
:2 %intra_trans_en = phi i1 0, void, i1 1, void %.loopexit1130

]]></Node>
<StgValue><ssdm name="intra_trans_en"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
:3 %arb_2 = phi i1 0, void, i1 %arb, void %.loopexit1130

]]></Node>
<StgValue><ssdm name="arb_2"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:4 %add_ln890_207 = add i5 %indvar_flatten111, i5 1

]]></Node>
<StgValue><ssdm name="add_ln890_207"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:5 %icmp_ln890 = icmp_eq  i5 %indvar_flatten111, i5 24

]]></Node>
<StgValue><ssdm name="icmp_ln890"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6 %br_ln890 = br i1 %icmp_ln890, void %.split52, void %.preheader237.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln890"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split52:0 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @C_IO_L2_in_boundary_x0_loop_1_C_IO_L2_in_boundary_x0_loop_2_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.split52:1 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 24, i64 24, i64 24

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.split52:2 %icmp_ln890233 = icmp_eq  i3 %c1_V, i3 6

]]></Node>
<StgValue><ssdm name="icmp_ln890233"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.split52:3 %select_ln4831 = select i1 %icmp_ln890233, i3 0, i3 %c1_V

]]></Node>
<StgValue><ssdm name="select_ln4831"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split52:4 %or_ln4831 = or i1 %icmp_ln890233, i1 %intra_trans_en

]]></Node>
<StgValue><ssdm name="or_ln4831"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split52:5 %xor_ln4831 = xor i1 %icmp_ln890233, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln4831"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split52:6 %and_ln4831 = and i1 %arb_2, i1 %xor_ln4831

]]></Node>
<StgValue><ssdm name="and_ln4831"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split52:7 %specloopname_ln4832 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1588

]]></Node>
<StgValue><ssdm name="specloopname_ln4832"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
.split52:8 %p_shl = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %select_ln4831, i3 0

]]></Node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split52:9 %add_i_i720_cast = sub i6 41, i6 %p_shl

]]></Node>
<StgValue><ssdm name="add_i_i720_cast"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split52:10 %icmp_ln886 = icmp_ult  i6 %add_i_i720_cast, i6 7

]]></Node>
<StgValue><ssdm name="icmp_ln886"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split52:11 %br_ln4836 = br i1 %and_ln4831, void, void

]]></Node>
<StgValue><ssdm name="br_ln4836"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
<literal name="and_ln4831" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0 %br_ln4840 = br i1 %icmp_ln886, void %.preheader10.preheader, void %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln4840"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
<literal name="and_ln4831" val="0"/>
<literal name="icmp_ln886" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0">
<![CDATA[
.preheader10.preheader:0 %br_ln4853 = br void %.preheader10

]]></Node>
<StgValue><ssdm name="br_ln4853"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
<literal name="and_ln4831" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0 %br_ln4900 = br i1 %icmp_ln886, void %.preheader7.preheader, void %.loopexit1055

]]></Node>
<StgValue><ssdm name="br_ln4900"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
<literal name="and_ln4831" val="1"/>
<literal name="icmp_ln886" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="0">
<![CDATA[
.preheader7.preheader:0 %br_ln4913 = br void %.preheader7

]]></Node>
<StgValue><ssdm name="br_ln4913"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="0" op_0_bw="0">
<![CDATA[
.preheader237.preheader.preheader:0 %br_ln4976 = br void %.preheader237.preheader

]]></Node>
<StgValue><ssdm name="br_ln4976"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="101" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln886" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader10:0 %c4_V_16 = phi i4 %add_ln691_1147, void, i4 0, void %.preheader10.preheader

]]></Node>
<StgValue><ssdm name="c4_V_16"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln886" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader10:1 %add_ln691_1147 = add i4 %c4_V_16, i4 1

]]></Node>
<StgValue><ssdm name="add_ln691_1147"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln886" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="3" op_0_bw="4">
<![CDATA[
.preheader10:2 %trunc_ln4853 = trunc i4 %c4_V_16

]]></Node>
<StgValue><ssdm name="trunc_ln4853"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln886" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="7" op_0_bw="7" op_1_bw="3" op_2_bw="4">
<![CDATA[
.preheader10:3 %tmp_407_cast = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i4, i3 %trunc_ln4853, i4 0

]]></Node>
<StgValue><ssdm name="tmp_407_cast"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln886" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader10:4 %icmp_ln890_1180 = icmp_eq  i4 %c4_V_16, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln890_1180"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln886" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader10:5 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln886" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader10:6 %br_ln4844 = br i1 %icmp_ln890_1180, void %.split35, void %.loopexit.loopexit

]]></Node>
<StgValue><ssdm name="br_ln4844"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln886" val="0"/>
<literal name="icmp_ln890_1180" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split35:0 %specloopname_ln4844 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1073

]]></Node>
<StgValue><ssdm name="specloopname_ln4844"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln886" val="0"/>
<literal name="icmp_ln890_1180" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0">
<![CDATA[
.split35:1 %br_ln4846 = br void

]]></Node>
<StgValue><ssdm name="br_ln4846"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln886" val="0"/>
<literal name="icmp_ln890_1180" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0 %br_ln0 = br void %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1180" val="1"/>
</and_exp><and_exp><literal name="icmp_ln886" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:0 %br_ln4864 = br i1 %or_ln4831, void %.loopexit1130, void %.preheader8.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln4864"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1180" val="1"/>
<literal name="or_ln4831" val="1"/>
</and_exp><and_exp><literal name="icmp_ln886" val="1"/>
<literal name="or_ln4831" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0">
<![CDATA[
.preheader8.preheader.preheader:0 %br_ln4872 = br void %.preheader8.preheader

]]></Node>
<StgValue><ssdm name="br_ln4872"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="113" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:0 %c5_V_64 = phi i5 %add_ln691_1148, void %.split33, i5 0, void %.split35

]]></Node>
<StgValue><ssdm name="c5_V_64"/></StgValue>
</operation>

<operation id="114" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1 %add_ln691_1148 = add i5 %c5_V_64, i5 1

]]></Node>
<StgValue><ssdm name="add_ln691_1148"/></StgValue>
</operation>

<operation id="115" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="7" op_0_bw="5">
<![CDATA[
:2 %zext_ln4853 = zext i5 %c5_V_64

]]></Node>
<StgValue><ssdm name="zext_ln4853"/></StgValue>
</operation>

<operation id="116" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:3 %add_ln4853 = add i7 %tmp_407_cast, i7 %zext_ln4853

]]></Node>
<StgValue><ssdm name="add_ln4853"/></StgValue>
</operation>

<operation id="117" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="7">
<![CDATA[
:4 %zext_ln4853_1 = zext i7 %add_ln4853

]]></Node>
<StgValue><ssdm name="zext_ln4853_1"/></StgValue>
</operation>

<operation id="118" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="7" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5 %local_C_pong_V_addr = getelementptr i512 %local_C_pong_V, i64 0, i64 %zext_ln4853_1

]]></Node>
<StgValue><ssdm name="local_C_pong_V_addr"/></StgValue>
</operation>

<operation id="119" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:6 %icmp_ln890_1182 = icmp_eq  i5 %c5_V_64, i5 16

]]></Node>
<StgValue><ssdm name="icmp_ln890_1182"/></StgValue>
</operation>

<operation id="120" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:7 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="121" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8 %br_ln4846 = br i1 %icmp_ln890_1182, void %.split33, void

]]></Node>
<StgValue><ssdm name="br_ln4846"/></StgValue>
</operation>

<operation id="122" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1182" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln0 = br void %.preheader10

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="123" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split33:0 %specloopname_ln4846 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1213

]]></Node>
<StgValue><ssdm name="specloopname_ln4846"/></StgValue>
</operation>

<operation id="124" st_id="5" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split33:1 %tmp_356 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_C_C_IO_L2_in_7_x024

]]></Node>
<StgValue><ssdm name="tmp_356"/></StgValue>
</operation>

<operation id="125" st_id="5" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="512" op_1_bw="7">
<![CDATA[
.split33:2 %store_ln4853 = store i512 %tmp_356, i7 %local_C_pong_V_addr

]]></Node>
<StgValue><ssdm name="store_ln4853"/></StgValue>
</operation>

<operation id="126" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0">
<![CDATA[
.split33:3 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="127" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="17" op_0_bw="17" op_1_bw="0" op_2_bw="17" op_3_bw="0">
<![CDATA[
.preheader8.preheader:0 %indvar_flatten47 = phi i17 %add_ln4865, void %.preheader8, i17 0, void %.preheader8.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten47"/></StgValue>
</operation>

<operation id="128" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
.preheader8.preheader:1 %indvar_flatten19 = phi i11 %select_ln890_400, void %.preheader8, i11 0, void %.preheader8.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten19"/></StgValue>
</operation>

<operation id="129" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
.preheader8.preheader:2 %indvar_flatten = phi i10 %select_ln890_399, void %.preheader8, i10 0, void %.preheader8.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="130" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
.preheader8.preheader:3 %c6_V_130 = phi i6 %select_ln890_398, void %.preheader8, i6 0, void %.preheader8.preheader.preheader

]]></Node>
<StgValue><ssdm name="c6_V_130"/></StgValue>
</operation>

<operation id="131" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader8.preheader:4 %c7_V_68 = phi i4 %add_ln691_1152, void %.preheader8, i4 0, void %.preheader8.preheader.preheader

]]></Node>
<StgValue><ssdm name="c7_V_68"/></StgValue>
</operation>

<operation id="132" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader8.preheader:5 %add_ln4865 = add i17 %indvar_flatten47, i17 1

]]></Node>
<StgValue><ssdm name="add_ln4865"/></StgValue>
</operation>

<operation id="133" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="6">
<![CDATA[
.preheader8.preheader:6 %empty = trunc i6 %c6_V_130

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="134" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader8.preheader:7 %icmp_ln4865 = icmp_eq  i17 %indvar_flatten47, i17 65536

]]></Node>
<StgValue><ssdm name="icmp_ln4865"/></StgValue>
</operation>

<operation id="135" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader8.preheader:8 %br_ln4865 = br i1 %icmp_ln4865, void %.preheader8, void %.loopexit1130.loopexit302

]]></Node>
<StgValue><ssdm name="br_ln4865"/></StgValue>
</operation>

<operation id="136" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4865" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader8:2 %icmp_ln890_1186 = icmp_eq  i11 %indvar_flatten19, i11 512

]]></Node>
<StgValue><ssdm name="icmp_ln890_1186"/></StgValue>
</operation>

<operation id="137" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4865" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader8:3 %xor_ln4865 = xor i1 %icmp_ln890_1186, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln4865"/></StgValue>
</operation>

<operation id="138" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4865" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader8:4 %and_ln4865 = and i1 %empty, i1 %xor_ln4865

]]></Node>
<StgValue><ssdm name="and_ln4865"/></StgValue>
</operation>

<operation id="139" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4865" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader8:5 %icmp_ln890_1187 = icmp_eq  i4 %c7_V_68, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln890_1187"/></StgValue>
</operation>

<operation id="140" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4865" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader8:6 %and_ln4865_1 = and i1 %icmp_ln890_1187, i1 %xor_ln4865

]]></Node>
<StgValue><ssdm name="and_ln4865_1"/></StgValue>
</operation>

<operation id="141" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4865" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader8:7 %icmp_ln890_1188 = icmp_eq  i10 %indvar_flatten, i10 256

]]></Node>
<StgValue><ssdm name="icmp_ln890_1188"/></StgValue>
</operation>

<operation id="142" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4865" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader8:8 %and_ln4865_2 = and i1 %icmp_ln890_1188, i1 %xor_ln4865

]]></Node>
<StgValue><ssdm name="and_ln4865_2"/></StgValue>
</operation>

<operation id="143" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4865" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader8:10 %or_ln4871 = or i1 %and_ln4865_2, i1 %icmp_ln890_1186

]]></Node>
<StgValue><ssdm name="or_ln4871"/></StgValue>
</operation>

<operation id="144" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4865" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader8:11 %select_ln4871 = select i1 %or_ln4871, i6 0, i6 %c6_V_130

]]></Node>
<StgValue><ssdm name="select_ln4871"/></StgValue>
</operation>

<operation id="145" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4865" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader8:12 %xor_ln4871 = xor i1 %icmp_ln890_1188, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln4871"/></StgValue>
</operation>

<operation id="146" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4865" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader8:13 %or_ln4871_1 = or i1 %icmp_ln890_1186, i1 %xor_ln4871

]]></Node>
<StgValue><ssdm name="or_ln4871_1"/></StgValue>
</operation>

<operation id="147" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4865" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader8:14 %and_ln4871 = and i1 %and_ln4865, i1 %or_ln4871_1

]]></Node>
<StgValue><ssdm name="and_ln4871"/></StgValue>
</operation>

<operation id="148" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4865" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader8:15 %and_ln4871_1 = and i1 %and_ln4865_1, i1 %or_ln4871_1

]]></Node>
<StgValue><ssdm name="and_ln4871_1"/></StgValue>
</operation>

<operation id="149" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4865" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader8:16 %add_ln691_1151 = add i6 %select_ln4871, i6 1

]]></Node>
<StgValue><ssdm name="add_ln691_1151"/></StgValue>
</operation>

<operation id="150" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4865" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader8:18 %or_ln4872 = or i1 %and_ln4871_1, i1 %and_ln4865_2

]]></Node>
<StgValue><ssdm name="or_ln4872"/></StgValue>
</operation>

<operation id="151" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4865" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader8:19 %or_ln4872_1 = or i1 %or_ln4872, i1 %icmp_ln890_1186

]]></Node>
<StgValue><ssdm name="or_ln4872_1"/></StgValue>
</operation>

<operation id="152" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4865" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader8:20 %select_ln4872 = select i1 %or_ln4872_1, i4 0, i4 %c7_V_68

]]></Node>
<StgValue><ssdm name="select_ln4872"/></StgValue>
</operation>

<operation id="153" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4865" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="1" op_0_bw="6">
<![CDATA[
.preheader8:21 %empty_2442 = trunc i6 %add_ln691_1151

]]></Node>
<StgValue><ssdm name="empty_2442"/></StgValue>
</operation>

<operation id="154" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4865" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader8:22 %select_ln4872_1 = select i1 %and_ln4871_1, i1 %empty_2442, i1 %and_ln4871

]]></Node>
<StgValue><ssdm name="select_ln4872_1"/></StgValue>
</operation>

<operation id="155" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4865" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader8:23 %select_ln890_398 = select i1 %and_ln4871_1, i6 %add_ln691_1151, i6 %select_ln4871

]]></Node>
<StgValue><ssdm name="select_ln890_398"/></StgValue>
</operation>

<operation id="156" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4865" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="4" op_0_bw="4" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8:24 %tmp_354 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %add_ln691_1151, i32 1, i32 4

]]></Node>
<StgValue><ssdm name="tmp_354"/></StgValue>
</operation>

<operation id="157" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4865" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="4" op_0_bw="4" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8:25 %tmp_355 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %c6_V_130, i32 1, i32 4

]]></Node>
<StgValue><ssdm name="tmp_355"/></StgValue>
</operation>

<operation id="158" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4865" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader8:26 %select_ln4871_1 = select i1 %or_ln4871, i4 0, i4 %tmp_355

]]></Node>
<StgValue><ssdm name="select_ln4871_1"/></StgValue>
</operation>

<operation id="159" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4865" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader8:27 %select_ln4872_2 = select i1 %and_ln4871_1, i4 %tmp_354, i4 %select_ln4871_1

]]></Node>
<StgValue><ssdm name="select_ln4872_2"/></StgValue>
</operation>

<operation id="160" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4865" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader8:53 %add_ln890_205 = add i10 %indvar_flatten, i10 1

]]></Node>
<StgValue><ssdm name="add_ln890_205"/></StgValue>
</operation>

<operation id="161" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4865" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader8:54 %select_ln890_399 = select i1 %or_ln4871, i10 1, i10 %add_ln890_205

]]></Node>
<StgValue><ssdm name="select_ln890_399"/></StgValue>
</operation>

<operation id="162" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4865" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader8:55 %add_ln890_206 = add i11 %indvar_flatten19, i11 1

]]></Node>
<StgValue><ssdm name="add_ln890_206"/></StgValue>
</operation>

<operation id="163" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4865" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
.preheader8:56 %select_ln890_400 = select i1 %icmp_ln890_1186, i11 1, i11 %add_ln890_206

]]></Node>
<StgValue><ssdm name="select_ln890_400"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="164" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="64" op_0_bw="64" op_1_bw="56" op_2_bw="4" op_3_bw="4">
<![CDATA[
.preheader8:28 %tmp_10 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i56.i4.i4, i56 0, i4 %select_ln4872, i4 %select_ln4872_2

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="165" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="7" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8:29 %local_C_ping_V_addr_4 = getelementptr i512 %local_C_ping_V, i64 0, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="local_C_ping_V_addr_4"/></StgValue>
</operation>

<operation id="166" st_id="7" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="512" op_0_bw="7">
<![CDATA[
.preheader8:32 %in_data_V_10 = load i7 %local_C_ping_V_addr_4

]]></Node>
<StgValue><ssdm name="in_data_V_10"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="167" st_id="8" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="512" op_0_bw="7">
<![CDATA[
.preheader8:32 %in_data_V_10 = load i7 %local_C_ping_V_addr_4

]]></Node>
<StgValue><ssdm name="in_data_V_10"/></StgValue>
</operation>

<operation id="168" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln4872_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="256" op_0_bw="512">
<![CDATA[
.preheader8:33 %data_split_V_0_68 = trunc i512 %in_data_V_10

]]></Node>
<StgValue><ssdm name="data_split_V_0_68"/></StgValue>
</operation>

<operation id="169" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln4872_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="256" op_0_bw="256" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8:34 %data_split_V_1_21 = partselect i256 @_ssdm_op_PartSelect.i256.i512.i32.i32, i512 %in_data_V_10, i32 256, i32 511

]]></Node>
<StgValue><ssdm name="data_split_V_1_21"/></StgValue>
</operation>

<operation id="170" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
.preheader8:35 %select_ln4888 = select i1 %select_ln4872_1, i256 %data_split_V_1_21, i256 %data_split_V_0_68

]]></Node>
<StgValue><ssdm name="select_ln4888"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="171" st_id="9" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256">
<![CDATA[
.preheader8:36 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_7_x0136, i256 %select_ln4888

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="172" st_id="10" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="0">
<![CDATA[
.preheader8:37 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_7_x0136, i256 %select_ln4888

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="173" st_id="11" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="0">
<![CDATA[
.preheader8:38 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_7_x0136, i256 %select_ln4888

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="174" st_id="12" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="0">
<![CDATA[
.preheader8:39 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_7_x0136, i256 %select_ln4888

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="175" st_id="13" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="0">
<![CDATA[
.preheader8:40 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_7_x0136, i256 %select_ln4888

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="176" st_id="14" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="0">
<![CDATA[
.preheader8:41 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_7_x0136, i256 %select_ln4888

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="177" st_id="15" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="0">
<![CDATA[
.preheader8:42 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_7_x0136, i256 %select_ln4888

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="178" st_id="16" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="0">
<![CDATA[
.preheader8:43 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_7_x0136, i256 %select_ln4888

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="179" st_id="17" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="0">
<![CDATA[
.preheader8:44 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_7_x0136, i256 %select_ln4888

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="180" st_id="18" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="0">
<![CDATA[
.preheader8:45 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_7_x0136, i256 %select_ln4888

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="181" st_id="19" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="0">
<![CDATA[
.preheader8:46 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_7_x0136, i256 %select_ln4888

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="182" st_id="20" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="0">
<![CDATA[
.preheader8:47 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_7_x0136, i256 %select_ln4888

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="183" st_id="21" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="0">
<![CDATA[
.preheader8:48 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_7_x0136, i256 %select_ln4888

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="184" st_id="22" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="0">
<![CDATA[
.preheader8:49 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_7_x0136, i256 %select_ln4888

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="185" st_id="23" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="0">
<![CDATA[
.preheader8:50 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_7_x0136, i256 %select_ln4888

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="186" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader8:0 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @C_IO_L2_in_boundary_x0_loop_6_C_IO_L2_in_boundary_x0_loop_8_C_IO_L2_in_boundary_x0_loop_9_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="187" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader8:1 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 65536, i64 65536, i64 65536

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="188" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader8:9 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @C_IO_L2_in_boundary_x0_loop_7_C_IO_L2_in_boundary_x0_loop_8_C_IO_L2_in_boundary_x0_loop_9_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="189" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader8:17 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @C_IO_L2_in_boundary_x0_loop_8_C_IO_L2_in_boundary_x0_loop_9_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="190" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader8:30 %specpipeline_ln4874 = specpipeline void @_ssdm_op_SpecPipeline, i32 19, i32 0, i32 0, i32 0, void @empty_49

]]></Node>
<StgValue><ssdm name="specpipeline_ln4874"/></StgValue>
</operation>

<operation id="191" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader8:31 %specloopname_ln4874 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1074

]]></Node>
<StgValue><ssdm name="specloopname_ln4874"/></StgValue>
</operation>

<operation id="192" st_id="24" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="0">
<![CDATA[
.preheader8:51 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_7_x0136, i256 %select_ln4888

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="193" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader8:52 %add_ln691_1152 = add i4 %select_ln4872, i4 1

]]></Node>
<StgValue><ssdm name="add_ln691_1152"/></StgValue>
</operation>

<operation id="194" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="0">
<![CDATA[
.preheader8:57 %br_ln0 = br void %.preheader8.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="195" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln4831" val="0"/>
<literal name="or_ln4831" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="0">
<![CDATA[
.loopexit1130.loopexit302:0 %br_ln0 = br void %.loopexit1130

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="196" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln4831" val="1"/>
<literal name="or_ln4831" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="0" op_0_bw="0">
<![CDATA[
.loopexit1130.loopexit:0 %br_ln0 = br void %.loopexit1130

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="197" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.loopexit1130:0 %xor_ln4958 = xor i1 %arb_2, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln4958"/></StgValue>
</operation>

<operation id="198" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.loopexit1130:1 %arb = or i1 %icmp_ln890233, i1 %xor_ln4958

]]></Node>
<StgValue><ssdm name="arb"/></StgValue>
</operation>

<operation id="199" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.loopexit1130:2 %add_ln691_1153 = add i3 %select_ln4831, i3 1

]]></Node>
<StgValue><ssdm name="add_ln691_1153"/></StgValue>
</operation>

<operation id="200" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="0" op_0_bw="0">
<![CDATA[
.loopexit1130:3 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="201" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln886" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader7:0 %c4_V = phi i4 %add_ln691_1145, void, i4 0, void %.preheader7.preheader

]]></Node>
<StgValue><ssdm name="c4_V"/></StgValue>
</operation>

<operation id="202" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln886" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader7:1 %add_ln691_1145 = add i4 %c4_V, i4 1

]]></Node>
<StgValue><ssdm name="add_ln691_1145"/></StgValue>
</operation>

<operation id="203" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln886" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="3" op_0_bw="4">
<![CDATA[
.preheader7:2 %trunc_ln4913 = trunc i4 %c4_V

]]></Node>
<StgValue><ssdm name="trunc_ln4913"/></StgValue>
</operation>

<operation id="204" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln886" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="7" op_0_bw="7" op_1_bw="3" op_2_bw="4">
<![CDATA[
.preheader7:3 %tmp_406_cast = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i4, i3 %trunc_ln4913, i4 0

]]></Node>
<StgValue><ssdm name="tmp_406_cast"/></StgValue>
</operation>

<operation id="205" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln886" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader7:4 %icmp_ln890_1179 = icmp_eq  i4 %c4_V, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln890_1179"/></StgValue>
</operation>

<operation id="206" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln886" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader7:5 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="207" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln886" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader7:6 %br_ln4904 = br i1 %icmp_ln890_1179, void %.split18, void %.loopexit1055.loopexit

]]></Node>
<StgValue><ssdm name="br_ln4904"/></StgValue>
</operation>

<operation id="208" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln886" val="0"/>
<literal name="icmp_ln890_1179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split18:0 %specloopname_ln4904 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1240

]]></Node>
<StgValue><ssdm name="specloopname_ln4904"/></StgValue>
</operation>

<operation id="209" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln886" val="0"/>
<literal name="icmp_ln890_1179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="0">
<![CDATA[
.split18:1 %br_ln4906 = br void

]]></Node>
<StgValue><ssdm name="br_ln4906"/></StgValue>
</operation>

<operation id="210" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln886" val="0"/>
<literal name="icmp_ln890_1179" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="0">
<![CDATA[
.loopexit1055.loopexit:0 %br_ln0 = br void %.loopexit1055

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="211" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1179" val="1"/>
</and_exp><and_exp><literal name="icmp_ln886" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit1055:0 %br_ln4924 = br i1 %or_ln4831, void %.loopexit1130, void %.preheader.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln4924"/></StgValue>
</operation>

<operation id="212" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln4831" val="1"/>
<literal name="icmp_ln890_1179" val="1"/>
</and_exp><and_exp><literal name="icmp_ln886" val="1"/>
<literal name="or_ln4831" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader.preheader:0 %br_ln4932 = br void %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln4932"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="213" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:0 %c5_V = phi i5 %add_ln691_1146, void %.split16, i5 0, void %.split18

]]></Node>
<StgValue><ssdm name="c5_V"/></StgValue>
</operation>

<operation id="214" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1 %add_ln691_1146 = add i5 %c5_V, i5 1

]]></Node>
<StgValue><ssdm name="add_ln691_1146"/></StgValue>
</operation>

<operation id="215" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="7" op_0_bw="5">
<![CDATA[
:2 %zext_ln4913 = zext i5 %c5_V

]]></Node>
<StgValue><ssdm name="zext_ln4913"/></StgValue>
</operation>

<operation id="216" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:3 %add_ln4913 = add i7 %tmp_406_cast, i7 %zext_ln4913

]]></Node>
<StgValue><ssdm name="add_ln4913"/></StgValue>
</operation>

<operation id="217" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="64" op_0_bw="7">
<![CDATA[
:4 %zext_ln4913_1 = zext i7 %add_ln4913

]]></Node>
<StgValue><ssdm name="zext_ln4913_1"/></StgValue>
</operation>

<operation id="218" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="7" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5 %local_C_ping_V_addr_3 = getelementptr i512 %local_C_ping_V, i64 0, i64 %zext_ln4913_1

]]></Node>
<StgValue><ssdm name="local_C_ping_V_addr_3"/></StgValue>
</operation>

<operation id="219" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:6 %icmp_ln890_1181 = icmp_eq  i5 %c5_V, i5 16

]]></Node>
<StgValue><ssdm name="icmp_ln890_1181"/></StgValue>
</operation>

<operation id="220" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:7 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="221" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8 %br_ln4906 = br i1 %icmp_ln890_1181, void %.split16, void

]]></Node>
<StgValue><ssdm name="br_ln4906"/></StgValue>
</operation>

<operation id="222" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1181" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln0 = br void %.preheader7

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="223" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split16:0 %specloopname_ln4906 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1168

]]></Node>
<StgValue><ssdm name="specloopname_ln4906"/></StgValue>
</operation>

<operation id="224" st_id="28" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split16:1 %tmp_357 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_C_C_IO_L2_in_7_x024

]]></Node>
<StgValue><ssdm name="tmp_357"/></StgValue>
</operation>

<operation id="225" st_id="28" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="512" op_1_bw="7">
<![CDATA[
.split16:2 %store_ln4913 = store i512 %tmp_357, i7 %local_C_ping_V_addr_3

]]></Node>
<StgValue><ssdm name="store_ln4913"/></StgValue>
</operation>

<operation id="226" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="0">
<![CDATA[
.split16:3 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="227" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="17" op_0_bw="17" op_1_bw="0" op_2_bw="17" op_3_bw="0">
<![CDATA[
.preheader.preheader:0 %indvar_flatten103 = phi i17 %add_ln4925, void %.preheader, i17 0, void %.preheader.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten103"/></StgValue>
</operation>

<operation id="228" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
.preheader.preheader:1 %indvar_flatten75 = phi i11 %select_ln890_397, void %.preheader, i11 0, void %.preheader.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten75"/></StgValue>
</operation>

<operation id="229" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
.preheader.preheader:2 %indvar_flatten55 = phi i10 %select_ln890_396, void %.preheader, i10 0, void %.preheader.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten55"/></StgValue>
</operation>

<operation id="230" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
.preheader.preheader:3 %c6_V_129 = phi i6 %select_ln890_395, void %.preheader, i6 0, void %.preheader.preheader.preheader

]]></Node>
<StgValue><ssdm name="c6_V_129"/></StgValue>
</operation>

<operation id="231" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader.preheader:4 %c7_V_67 = phi i4 %add_ln691_1150, void %.preheader, i4 0, void %.preheader.preheader.preheader

]]></Node>
<StgValue><ssdm name="c7_V_67"/></StgValue>
</operation>

<operation id="232" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader.preheader:5 %add_ln4925 = add i17 %indvar_flatten103, i17 1

]]></Node>
<StgValue><ssdm name="add_ln4925"/></StgValue>
</operation>

<operation id="233" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="1" op_0_bw="6">
<![CDATA[
.preheader.preheader:6 %empty_2443 = trunc i6 %c6_V_129

]]></Node>
<StgValue><ssdm name="empty_2443"/></StgValue>
</operation>

<operation id="234" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader.preheader:7 %icmp_ln4925 = icmp_eq  i17 %indvar_flatten103, i17 65536

]]></Node>
<StgValue><ssdm name="icmp_ln4925"/></StgValue>
</operation>

<operation id="235" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.preheader:8 %br_ln4925 = br i1 %icmp_ln4925, void %.preheader, void %.loopexit1130.loopexit

]]></Node>
<StgValue><ssdm name="br_ln4925"/></StgValue>
</operation>

<operation id="236" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4925" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader:2 %icmp_ln890_1183 = icmp_eq  i11 %indvar_flatten75, i11 512

]]></Node>
<StgValue><ssdm name="icmp_ln890_1183"/></StgValue>
</operation>

<operation id="237" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4925" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:3 %xor_ln4925 = xor i1 %icmp_ln890_1183, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln4925"/></StgValue>
</operation>

<operation id="238" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4925" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:4 %and_ln4925 = and i1 %empty_2443, i1 %xor_ln4925

]]></Node>
<StgValue><ssdm name="and_ln4925"/></StgValue>
</operation>

<operation id="239" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4925" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader:5 %icmp_ln890_1184 = icmp_eq  i4 %c7_V_67, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln890_1184"/></StgValue>
</operation>

<operation id="240" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4925" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:6 %and_ln4925_1 = and i1 %icmp_ln890_1184, i1 %xor_ln4925

]]></Node>
<StgValue><ssdm name="and_ln4925_1"/></StgValue>
</operation>

<operation id="241" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4925" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader:7 %icmp_ln890_1185 = icmp_eq  i10 %indvar_flatten55, i10 256

]]></Node>
<StgValue><ssdm name="icmp_ln890_1185"/></StgValue>
</operation>

<operation id="242" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4925" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:8 %and_ln4925_2 = and i1 %icmp_ln890_1185, i1 %xor_ln4925

]]></Node>
<StgValue><ssdm name="and_ln4925_2"/></StgValue>
</operation>

<operation id="243" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4925" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:10 %or_ln4931 = or i1 %and_ln4925_2, i1 %icmp_ln890_1183

]]></Node>
<StgValue><ssdm name="or_ln4931"/></StgValue>
</operation>

<operation id="244" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4925" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader:11 %select_ln4931 = select i1 %or_ln4931, i6 0, i6 %c6_V_129

]]></Node>
<StgValue><ssdm name="select_ln4931"/></StgValue>
</operation>

<operation id="245" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4925" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:12 %xor_ln4931 = xor i1 %icmp_ln890_1185, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln4931"/></StgValue>
</operation>

<operation id="246" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4925" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:13 %or_ln4931_1 = or i1 %icmp_ln890_1183, i1 %xor_ln4931

]]></Node>
<StgValue><ssdm name="or_ln4931_1"/></StgValue>
</operation>

<operation id="247" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4925" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:14 %and_ln4931 = and i1 %and_ln4925, i1 %or_ln4931_1

]]></Node>
<StgValue><ssdm name="and_ln4931"/></StgValue>
</operation>

<operation id="248" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4925" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:15 %and_ln4931_1 = and i1 %and_ln4925_1, i1 %or_ln4931_1

]]></Node>
<StgValue><ssdm name="and_ln4931_1"/></StgValue>
</operation>

<operation id="249" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4925" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader:16 %add_ln691_1149 = add i6 %select_ln4931, i6 1

]]></Node>
<StgValue><ssdm name="add_ln691_1149"/></StgValue>
</operation>

<operation id="250" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4925" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:18 %or_ln4932 = or i1 %and_ln4931_1, i1 %and_ln4925_2

]]></Node>
<StgValue><ssdm name="or_ln4932"/></StgValue>
</operation>

<operation id="251" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4925" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:19 %or_ln4932_1 = or i1 %or_ln4932, i1 %icmp_ln890_1183

]]></Node>
<StgValue><ssdm name="or_ln4932_1"/></StgValue>
</operation>

<operation id="252" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4925" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader:20 %select_ln4932 = select i1 %or_ln4932_1, i4 0, i4 %c7_V_67

]]></Node>
<StgValue><ssdm name="select_ln4932"/></StgValue>
</operation>

<operation id="253" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4925" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="1" op_0_bw="6">
<![CDATA[
.preheader:21 %empty_2444 = trunc i6 %add_ln691_1149

]]></Node>
<StgValue><ssdm name="empty_2444"/></StgValue>
</operation>

<operation id="254" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4925" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader:22 %select_ln4932_1 = select i1 %and_ln4931_1, i1 %empty_2444, i1 %and_ln4931

]]></Node>
<StgValue><ssdm name="select_ln4932_1"/></StgValue>
</operation>

<operation id="255" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4925" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader:23 %select_ln890_395 = select i1 %and_ln4931_1, i6 %add_ln691_1149, i6 %select_ln4931

]]></Node>
<StgValue><ssdm name="select_ln890_395"/></StgValue>
</operation>

<operation id="256" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4925" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="4" op_0_bw="4" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader:24 %tmp_352 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %add_ln691_1149, i32 1, i32 4

]]></Node>
<StgValue><ssdm name="tmp_352"/></StgValue>
</operation>

<operation id="257" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4925" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="4" op_0_bw="4" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader:25 %tmp_353 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %c6_V_129, i32 1, i32 4

]]></Node>
<StgValue><ssdm name="tmp_353"/></StgValue>
</operation>

<operation id="258" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4925" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader:26 %select_ln4931_1 = select i1 %or_ln4931, i4 0, i4 %tmp_353

]]></Node>
<StgValue><ssdm name="select_ln4931_1"/></StgValue>
</operation>

<operation id="259" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4925" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader:27 %select_ln4932_2 = select i1 %and_ln4931_1, i4 %tmp_352, i4 %select_ln4931_1

]]></Node>
<StgValue><ssdm name="select_ln4932_2"/></StgValue>
</operation>

<operation id="260" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4925" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader:53 %add_ln890_203 = add i10 %indvar_flatten55, i10 1

]]></Node>
<StgValue><ssdm name="add_ln890_203"/></StgValue>
</operation>

<operation id="261" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4925" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader:54 %select_ln890_396 = select i1 %or_ln4931, i10 1, i10 %add_ln890_203

]]></Node>
<StgValue><ssdm name="select_ln890_396"/></StgValue>
</operation>

<operation id="262" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4925" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader:55 %add_ln890_204 = add i11 %indvar_flatten75, i11 1

]]></Node>
<StgValue><ssdm name="add_ln890_204"/></StgValue>
</operation>

<operation id="263" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4925" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
.preheader:56 %select_ln890_397 = select i1 %icmp_ln890_1183, i11 1, i11 %add_ln890_204

]]></Node>
<StgValue><ssdm name="select_ln890_397"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="264" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="64" op_0_bw="64" op_1_bw="56" op_2_bw="4" op_3_bw="4">
<![CDATA[
.preheader:28 %tmp_9 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i56.i4.i4, i56 0, i4 %select_ln4932, i4 %select_ln4932_2

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="265" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="7" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:29 %local_C_pong_V_addr_2 = getelementptr i512 %local_C_pong_V, i64 0, i64 %tmp_9

]]></Node>
<StgValue><ssdm name="local_C_pong_V_addr_2"/></StgValue>
</operation>

<operation id="266" st_id="30" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="512" op_0_bw="7">
<![CDATA[
.preheader:32 %in_data_V_9 = load i7 %local_C_pong_V_addr_2

]]></Node>
<StgValue><ssdm name="in_data_V_9"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="267" st_id="31" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="512" op_0_bw="7">
<![CDATA[
.preheader:32 %in_data_V_9 = load i7 %local_C_pong_V_addr_2

]]></Node>
<StgValue><ssdm name="in_data_V_9"/></StgValue>
</operation>

<operation id="268" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln4932_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="256" op_0_bw="512">
<![CDATA[
.preheader:33 %data_split_V_0_67 = trunc i512 %in_data_V_9

]]></Node>
<StgValue><ssdm name="data_split_V_0_67"/></StgValue>
</operation>

<operation id="269" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln4932_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="256" op_0_bw="256" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader:34 %data_split_V_1_9 = partselect i256 @_ssdm_op_PartSelect.i256.i512.i32.i32, i512 %in_data_V_9, i32 256, i32 511

]]></Node>
<StgValue><ssdm name="data_split_V_1_9"/></StgValue>
</operation>

<operation id="270" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
.preheader:35 %select_ln4948 = select i1 %select_ln4932_1, i256 %data_split_V_1_9, i256 %data_split_V_0_67

]]></Node>
<StgValue><ssdm name="select_ln4948"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="271" st_id="32" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256">
<![CDATA[
.preheader:36 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_7_x0136, i256 %select_ln4948

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="272" st_id="33" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="0">
<![CDATA[
.preheader:37 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_7_x0136, i256 %select_ln4948

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="273" st_id="34" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="0">
<![CDATA[
.preheader:38 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_7_x0136, i256 %select_ln4948

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="274" st_id="35" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="0">
<![CDATA[
.preheader:39 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_7_x0136, i256 %select_ln4948

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="275" st_id="36" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="0">
<![CDATA[
.preheader:40 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_7_x0136, i256 %select_ln4948

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="276" st_id="37" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="0">
<![CDATA[
.preheader:41 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_7_x0136, i256 %select_ln4948

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="277" st_id="38" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="0">
<![CDATA[
.preheader:42 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_7_x0136, i256 %select_ln4948

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="278" st_id="39" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="0">
<![CDATA[
.preheader:43 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_7_x0136, i256 %select_ln4948

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="279" st_id="40" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="0">
<![CDATA[
.preheader:44 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_7_x0136, i256 %select_ln4948

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="280" st_id="41" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="0">
<![CDATA[
.preheader:45 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_7_x0136, i256 %select_ln4948

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="281" st_id="42" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="0">
<![CDATA[
.preheader:46 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_7_x0136, i256 %select_ln4948

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="282" st_id="43" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="0">
<![CDATA[
.preheader:47 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_7_x0136, i256 %select_ln4948

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="283" st_id="44" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="0">
<![CDATA[
.preheader:48 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_7_x0136, i256 %select_ln4948

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="284" st_id="45" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="0">
<![CDATA[
.preheader:49 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_7_x0136, i256 %select_ln4948

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="285" st_id="46" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="0">
<![CDATA[
.preheader:50 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_7_x0136, i256 %select_ln4948

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="286" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader:0 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @C_IO_L2_in_boundary_x0_loop_15_C_IO_L2_in_boundary_x0_loop_17_C_IO_L2_in_boundary_x0_loop_18_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="287" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:1 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 65536, i64 65536, i64 65536

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="288" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader:9 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @C_IO_L2_in_boundary_x0_loop_16_C_IO_L2_in_boundary_x0_loop_17_C_IO_L2_in_boundary_x0_loop_18_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="289" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader:17 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @C_IO_L2_in_boundary_x0_loop_17_C_IO_L2_in_boundary_x0_loop_18_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="290" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader:30 %specpipeline_ln4934 = specpipeline void @_ssdm_op_SpecPipeline, i32 19, i32 0, i32 0, i32 0, void @empty_49

]]></Node>
<StgValue><ssdm name="specpipeline_ln4934"/></StgValue>
</operation>

<operation id="291" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader:31 %specloopname_ln4934 = specloopname void @_ssdm_op_SpecLoopName, void @empty_521

]]></Node>
<StgValue><ssdm name="specloopname_ln4934"/></StgValue>
</operation>

<operation id="292" st_id="47" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="0">
<![CDATA[
.preheader:51 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_7_x0136, i256 %select_ln4948

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="293" st_id="47" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader:52 %add_ln691_1150 = add i4 %select_ln4932, i4 1

]]></Node>
<StgValue><ssdm name="add_ln691_1150"/></StgValue>
</operation>

<operation id="294" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="0" op_0_bw="0">
<![CDATA[
.preheader:57 %br_ln0 = br void %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="295" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="17" op_0_bw="17" op_1_bw="0" op_2_bw="17" op_3_bw="0">
<![CDATA[
.preheader237.preheader:0 %indvar_flatten167 = phi i17 %add_ln4969, void %.preheader237, i17 0, void %.preheader237.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten167"/></StgValue>
</operation>

<operation id="296" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
.preheader237.preheader:1 %indvar_flatten139 = phi i11 %select_ln890_394, void %.preheader237, i11 0, void %.preheader237.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten139"/></StgValue>
</operation>

<operation id="297" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
.preheader237.preheader:2 %indvar_flatten119 = phi i10 %select_ln890_393, void %.preheader237, i10 0, void %.preheader237.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten119"/></StgValue>
</operation>

<operation id="298" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
.preheader237.preheader:3 %c6_V = phi i6 %select_ln890, void %.preheader237, i6 0, void %.preheader237.preheader.preheader

]]></Node>
<StgValue><ssdm name="c6_V"/></StgValue>
</operation>

<operation id="299" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader237.preheader:4 %c7_V = phi i4 %add_ln691_1144, void %.preheader237, i4 0, void %.preheader237.preheader.preheader

]]></Node>
<StgValue><ssdm name="c7_V"/></StgValue>
</operation>

<operation id="300" st_id="48" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader237.preheader:5 %add_ln4969 = add i17 %indvar_flatten167, i17 1

]]></Node>
<StgValue><ssdm name="add_ln4969"/></StgValue>
</operation>

<operation id="301" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="1" op_0_bw="6">
<![CDATA[
.preheader237.preheader:6 %empty_2445 = trunc i6 %c6_V

]]></Node>
<StgValue><ssdm name="empty_2445"/></StgValue>
</operation>

<operation id="302" st_id="48" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader237.preheader:7 %icmp_ln4969 = icmp_eq  i17 %indvar_flatten167, i17 65536

]]></Node>
<StgValue><ssdm name="icmp_ln4969"/></StgValue>
</operation>

<operation id="303" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader237.preheader:8 %br_ln4969 = br i1 %icmp_ln4969, void %.preheader237, void %.loopexit1126

]]></Node>
<StgValue><ssdm name="br_ln4969"/></StgValue>
</operation>

<operation id="304" st_id="48" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4969" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader237:2 %icmp_ln890_1176 = icmp_eq  i11 %indvar_flatten139, i11 512

]]></Node>
<StgValue><ssdm name="icmp_ln890_1176"/></StgValue>
</operation>

<operation id="305" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4969" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader237:3 %xor_ln4969 = xor i1 %icmp_ln890_1176, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln4969"/></StgValue>
</operation>

<operation id="306" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4969" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader237:4 %and_ln4969 = and i1 %empty_2445, i1 %xor_ln4969

]]></Node>
<StgValue><ssdm name="and_ln4969"/></StgValue>
</operation>

<operation id="307" st_id="48" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4969" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader237:5 %icmp_ln890_1177 = icmp_eq  i4 %c7_V, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln890_1177"/></StgValue>
</operation>

<operation id="308" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4969" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader237:6 %and_ln4969_1 = and i1 %icmp_ln890_1177, i1 %xor_ln4969

]]></Node>
<StgValue><ssdm name="and_ln4969_1"/></StgValue>
</operation>

<operation id="309" st_id="48" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4969" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader237:7 %icmp_ln890_1178 = icmp_eq  i10 %indvar_flatten119, i10 256

]]></Node>
<StgValue><ssdm name="icmp_ln890_1178"/></StgValue>
</operation>

<operation id="310" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4969" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader237:8 %and_ln4969_2 = and i1 %icmp_ln890_1178, i1 %xor_ln4969

]]></Node>
<StgValue><ssdm name="and_ln4969_2"/></StgValue>
</operation>

<operation id="311" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4969" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader237:10 %or_ln4975 = or i1 %and_ln4969_2, i1 %icmp_ln890_1176

]]></Node>
<StgValue><ssdm name="or_ln4975"/></StgValue>
</operation>

<operation id="312" st_id="48" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4969" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader237:11 %select_ln4975 = select i1 %or_ln4975, i6 0, i6 %c6_V

]]></Node>
<StgValue><ssdm name="select_ln4975"/></StgValue>
</operation>

<operation id="313" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4969" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader237:12 %xor_ln4975 = xor i1 %icmp_ln890_1178, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln4975"/></StgValue>
</operation>

<operation id="314" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4969" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader237:13 %or_ln4975_1 = or i1 %icmp_ln890_1176, i1 %xor_ln4975

]]></Node>
<StgValue><ssdm name="or_ln4975_1"/></StgValue>
</operation>

<operation id="315" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4969" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader237:14 %and_ln4975 = and i1 %and_ln4969, i1 %or_ln4975_1

]]></Node>
<StgValue><ssdm name="and_ln4975"/></StgValue>
</operation>

<operation id="316" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4969" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader237:15 %and_ln4975_1 = and i1 %and_ln4969_1, i1 %or_ln4975_1

]]></Node>
<StgValue><ssdm name="and_ln4975_1"/></StgValue>
</operation>

<operation id="317" st_id="48" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4969" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader237:16 %add_ln691 = add i6 %select_ln4975, i6 1

]]></Node>
<StgValue><ssdm name="add_ln691"/></StgValue>
</operation>

<operation id="318" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4969" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader237:18 %or_ln4976 = or i1 %and_ln4975_1, i1 %and_ln4969_2

]]></Node>
<StgValue><ssdm name="or_ln4976"/></StgValue>
</operation>

<operation id="319" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4969" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader237:19 %or_ln4976_1 = or i1 %or_ln4976, i1 %icmp_ln890_1176

]]></Node>
<StgValue><ssdm name="or_ln4976_1"/></StgValue>
</operation>

<operation id="320" st_id="48" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4969" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader237:20 %select_ln4976 = select i1 %or_ln4976_1, i4 0, i4 %c7_V

]]></Node>
<StgValue><ssdm name="select_ln4976"/></StgValue>
</operation>

<operation id="321" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4969" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="1" op_0_bw="6">
<![CDATA[
.preheader237:21 %empty_2446 = trunc i6 %add_ln691

]]></Node>
<StgValue><ssdm name="empty_2446"/></StgValue>
</operation>

<operation id="322" st_id="48" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4969" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader237:22 %select_ln4976_1 = select i1 %and_ln4975_1, i1 %empty_2446, i1 %and_ln4975

]]></Node>
<StgValue><ssdm name="select_ln4976_1"/></StgValue>
</operation>

<operation id="323" st_id="48" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4969" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader237:23 %select_ln890 = select i1 %and_ln4975_1, i6 %add_ln691, i6 %select_ln4975

]]></Node>
<StgValue><ssdm name="select_ln890"/></StgValue>
</operation>

<operation id="324" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4969" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="4" op_0_bw="4" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader237:24 %tmp = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %add_ln691, i32 1, i32 4

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="325" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4969" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="4" op_0_bw="4" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader237:25 %tmp_349 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %c6_V, i32 1, i32 4

]]></Node>
<StgValue><ssdm name="tmp_349"/></StgValue>
</operation>

<operation id="326" st_id="48" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4969" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader237:26 %select_ln4975_1 = select i1 %or_ln4975, i4 0, i4 %tmp_349

]]></Node>
<StgValue><ssdm name="select_ln4975_1"/></StgValue>
</operation>

<operation id="327" st_id="48" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4969" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader237:27 %select_ln4976_2 = select i1 %and_ln4975_1, i4 %tmp, i4 %select_ln4975_1

]]></Node>
<StgValue><ssdm name="select_ln4976_2"/></StgValue>
</operation>

<operation id="328" st_id="48" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4969" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader237:53 %add_ln890 = add i10 %indvar_flatten119, i10 1

]]></Node>
<StgValue><ssdm name="add_ln890"/></StgValue>
</operation>

<operation id="329" st_id="48" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4969" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader237:54 %select_ln890_393 = select i1 %or_ln4975, i10 1, i10 %add_ln890

]]></Node>
<StgValue><ssdm name="select_ln890_393"/></StgValue>
</operation>

<operation id="330" st_id="48" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4969" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader237:55 %add_ln890_202 = add i11 %indvar_flatten139, i11 1

]]></Node>
<StgValue><ssdm name="add_ln890_202"/></StgValue>
</operation>

<operation id="331" st_id="48" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4969" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
.preheader237:56 %select_ln890_394 = select i1 %icmp_ln890_1176, i11 1, i11 %add_ln890_202

]]></Node>
<StgValue><ssdm name="select_ln890_394"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="332" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="64" op_0_bw="64" op_1_bw="56" op_2_bw="4" op_3_bw="4">
<![CDATA[
.preheader237:28 %tmp_s = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i56.i4.i4, i56 0, i4 %select_ln4976, i4 %select_ln4976_2

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="333" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="7" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader237:29 %local_C_ping_V_addr = getelementptr i512 %local_C_ping_V, i64 0, i64 %tmp_s

]]></Node>
<StgValue><ssdm name="local_C_ping_V_addr"/></StgValue>
</operation>

<operation id="334" st_id="49" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="512" op_0_bw="7">
<![CDATA[
.preheader237:32 %in_data_V = load i7 %local_C_ping_V_addr

]]></Node>
<StgValue><ssdm name="in_data_V"/></StgValue>
</operation>

<operation id="335" st_id="49" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader237:52 %add_ln691_1144 = add i4 %select_ln4976, i4 1

]]></Node>
<StgValue><ssdm name="add_ln691_1144"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="336" st_id="50" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="512" op_0_bw="7">
<![CDATA[
.preheader237:32 %in_data_V = load i7 %local_C_ping_V_addr

]]></Node>
<StgValue><ssdm name="in_data_V"/></StgValue>
</operation>

<operation id="337" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln4976_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="256" op_0_bw="512">
<![CDATA[
.preheader237:33 %data_split_V_0 = trunc i512 %in_data_V

]]></Node>
<StgValue><ssdm name="data_split_V_0"/></StgValue>
</operation>

<operation id="338" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln4976_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="256" op_0_bw="256" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader237:34 %data_split_V_1 = partselect i256 @_ssdm_op_PartSelect.i256.i512.i32.i32, i512 %in_data_V, i32 256, i32 511

]]></Node>
<StgValue><ssdm name="data_split_V_1"/></StgValue>
</operation>

<operation id="339" st_id="50" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
.preheader237:35 %select_ln4992 = select i1 %select_ln4976_1, i256 %data_split_V_1, i256 %data_split_V_0

]]></Node>
<StgValue><ssdm name="select_ln4992"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="340" st_id="51" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256">
<![CDATA[
.preheader237:36 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_7_x0136, i256 %select_ln4992

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="341" st_id="52" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="0">
<![CDATA[
.preheader237:37 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_7_x0136, i256 %select_ln4992

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="342" st_id="53" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="0">
<![CDATA[
.preheader237:38 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_7_x0136, i256 %select_ln4992

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="343" st_id="54" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="0">
<![CDATA[
.preheader237:39 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_7_x0136, i256 %select_ln4992

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="344" st_id="55" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="0">
<![CDATA[
.preheader237:40 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_7_x0136, i256 %select_ln4992

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="345" st_id="56" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="0">
<![CDATA[
.preheader237:41 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_7_x0136, i256 %select_ln4992

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="346" st_id="57" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="0">
<![CDATA[
.preheader237:42 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_7_x0136, i256 %select_ln4992

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="347" st_id="58" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="0">
<![CDATA[
.preheader237:43 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_7_x0136, i256 %select_ln4992

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="348" st_id="59" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="0">
<![CDATA[
.preheader237:44 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_7_x0136, i256 %select_ln4992

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="349" st_id="60" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="0">
<![CDATA[
.preheader237:45 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_7_x0136, i256 %select_ln4992

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="350" st_id="61" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="0">
<![CDATA[
.preheader237:46 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_7_x0136, i256 %select_ln4992

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="351" st_id="62" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="0">
<![CDATA[
.preheader237:47 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_7_x0136, i256 %select_ln4992

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="352" st_id="63" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="0">
<![CDATA[
.preheader237:48 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_7_x0136, i256 %select_ln4992

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="353" st_id="64" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="0">
<![CDATA[
.preheader237:49 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_7_x0136, i256 %select_ln4992

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="354" st_id="65" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="0">
<![CDATA[
.preheader237:50 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_7_x0136, i256 %select_ln4992

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="355" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader237:0 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @C_IO_L2_in_boundary_x0_loop_21_C_IO_L2_in_boundary_x0_loop_23_C_IO_L2_in_boundary_x0_loop_24_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="356" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader237:1 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 65536, i64 65536, i64 65536

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="357" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader237:9 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @C_IO_L2_in_boundary_x0_loop_22_C_IO_L2_in_boundary_x0_loop_23_C_IO_L2_in_boundary_x0_loop_24_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="358" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader237:17 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @C_IO_L2_in_boundary_x0_loop_23_C_IO_L2_in_boundary_x0_loop_24_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="359" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader237:30 %specpipeline_ln4978 = specpipeline void @_ssdm_op_SpecPipeline, i32 19, i32 0, i32 0, i32 0, void @empty_49

]]></Node>
<StgValue><ssdm name="specpipeline_ln4978"/></StgValue>
</operation>

<operation id="360" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader237:31 %specloopname_ln4978 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1170

]]></Node>
<StgValue><ssdm name="specloopname_ln4978"/></StgValue>
</operation>

<operation id="361" st_id="66" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="0">
<![CDATA[
.preheader237:51 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_7_x0136, i256 %select_ln4992

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="362" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="0" op_0_bw="0">
<![CDATA[
.preheader237:57 %br_ln0 = br void %.preheader237.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="363" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="0">
<![CDATA[
.loopexit1126:0 %ret_ln5039 = ret

]]></Node>
<StgValue><ssdm name="ret_ln5039"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
