// Seed: 3402958149
module module_0 (
    output wire id_0,
    input supply1 id_1
);
endmodule
module module_1 (
    input supply0 id_0,
    input supply1 id_1,
    input tri id_2,
    input supply1 id_3,
    input wand id_4,
    input supply1 id_5,
    output supply0 id_6,
    output wor id_7,
    output wor id_8,
    output tri1 id_9,
    input tri id_10,
    input wand id_11,
    input supply1 id_12,
    output wand id_13,
    inout wire id_14,
    output wand id_15,
    output logic id_16
);
  always @(*) begin
    id_16 <= 1;
  end
  module_0(
      id_6, id_11
  );
endmodule
