/***************************************************************************
 *     Copyright (c) 1999-2007, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: bchp_bvnf_intr2_2.h $
 * $brcm_Revision: Hydra_Software_Devel/1 $
 * $brcm_Date: 7/23/07 1:46p $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Mon Jul 23 11:54:48 2007
 *                 MD5 Checksum         61f9c4d8dcdcd06017506dddbf23f434
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008004
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7400/rdb/d0/bchp_bvnf_intr2_2.h $
 * 
 * Hydra_Software_Devel/1   7/23/07 1:46p maivu
 * PR 32842: Initial revision
 *
 ***************************************************************************/

#ifndef BCHP_BVNF_INTR2_2_H__
#define BCHP_BVNF_INTR2_2_H__

/***************************************************************************
 *BVNF_INTR2_2 - BVN Front Interrupt Controller 2 (Memory Controller INTR to CPU) Registers
 ***************************************************************************/
#define BCHP_BVNF_INTR2_2_R5F_STATUS             0x00103200 /* R5f interrupt Status Register */
#define BCHP_BVNF_INTR2_2_R5F_SET                0x00103204 /* R5f interrupt Set Register */
#define BCHP_BVNF_INTR2_2_R5F_CLEAR              0x00103208 /* R5f interrupt Clear Register */
#define BCHP_BVNF_INTR2_2_R5F_MASK_STATUS        0x0010320c /* R5f interrupt Mask Status Register */
#define BCHP_BVNF_INTR2_2_R5F_MASK_SET           0x00103210 /* R5f interrupt Mask Set Register */
#define BCHP_BVNF_INTR2_2_R5F_MASK_CLEAR         0x00103214 /* R5f interrupt Mask Clear Register */
#define BCHP_BVNF_INTR2_2_PCI_STATUS             0x00103218 /* PCI interrupt Status Register */
#define BCHP_BVNF_INTR2_2_PCI_SET                0x0010321c /* PCI interrupt Set Register */
#define BCHP_BVNF_INTR2_2_PCI_CLEAR              0x00103220 /* PCI interrupt Clear Register */
#define BCHP_BVNF_INTR2_2_PCI_MASK_STATUS        0x00103224 /* PCI interrupt Mask Status Register */
#define BCHP_BVNF_INTR2_2_PCI_MASK_SET           0x00103228 /* PCI interrupt Mask Set Register */
#define BCHP_BVNF_INTR2_2_PCI_MASK_CLEAR         0x0010322c /* PCI interrupt Mask Clear Register */

/***************************************************************************
 *R5F_STATUS - R5f interrupt Status Register
 ***************************************************************************/
/* BVNF_INTR2_2 :: R5F_STATUS :: reserved0 [31:23] */
#define BCHP_BVNF_INTR2_2_R5F_STATUS_reserved0_MASK                0xff800000
#define BCHP_BVNF_INTR2_2_R5F_STATUS_reserved0_SHIFT               23

/* BVNF_INTR2_2 :: R5F_STATUS :: BSP_WRCH_INTR [22:22] */
#define BCHP_BVNF_INTR2_2_R5F_STATUS_BSP_WRCH_INTR_MASK            0x00400000
#define BCHP_BVNF_INTR2_2_R5F_STATUS_BSP_WRCH_INTR_SHIFT           22

/* BVNF_INTR2_2 :: R5F_STATUS :: BSP_ARCH_INTR [21:21] */
#define BCHP_BVNF_INTR2_2_R5F_STATUS_BSP_ARCH_INTR_MASK            0x00200000
#define BCHP_BVNF_INTR2_2_R5F_STATUS_BSP_ARCH_INTR_SHIFT           21

/* BVNF_INTR2_2 :: R5F_STATUS :: reserved1 [20:13] */
#define BCHP_BVNF_INTR2_2_R5F_STATUS_reserved1_MASK                0x001fe000
#define BCHP_BVNF_INTR2_2_R5F_STATUS_reserved1_SHIFT               13

/* BVNF_INTR2_2 :: R5F_STATUS :: SM_TIMEOUT_INTR [12:12] */
#define BCHP_BVNF_INTR2_2_R5F_STATUS_SM_TIMEOUT_INTR_MASK          0x00001000
#define BCHP_BVNF_INTR2_2_R5F_STATUS_SM_TIMEOUT_INTR_SHIFT         12

/* BVNF_INTR2_2 :: R5F_STATUS :: NO_REQ_INTR [11:11] */
#define BCHP_BVNF_INTR2_2_R5F_STATUS_NO_REQ_INTR_MASK              0x00000800
#define BCHP_BVNF_INTR2_2_R5F_STATUS_NO_REQ_INTR_SHIFT             11

/* BVNF_INTR2_2 :: R5F_STATUS :: INVALID_CMD_INTR [10:10] */
#define BCHP_BVNF_INTR2_2_R5F_STATUS_INVALID_CMD_INTR_MASK         0x00000400
#define BCHP_BVNF_INTR2_2_R5F_STATUS_INVALID_CMD_INTR_SHIFT        10

/* BVNF_INTR2_2 :: R5F_STATUS :: INVALID_NMBX_INTR [09:09] */
#define BCHP_BVNF_INTR2_2_R5F_STATUS_INVALID_NMBX_INTR_MASK        0x00000200
#define BCHP_BVNF_INTR2_2_R5F_STATUS_INVALID_NMBX_INTR_SHIFT       9

/* BVNF_INTR2_2 :: R5F_STATUS :: INVALID_MSTART_INTR [08:08] */
#define BCHP_BVNF_INTR2_2_R5F_STATUS_INVALID_MSTART_INTR_MASK      0x00000100
#define BCHP_BVNF_INTR2_2_R5F_STATUS_INVALID_MSTART_INTR_SHIFT     8

/* BVNF_INTR2_2 :: R5F_STATUS :: reserved2 [07:04] */
#define BCHP_BVNF_INTR2_2_R5F_STATUS_reserved2_MASK                0x000000f0
#define BCHP_BVNF_INTR2_2_R5F_STATUS_reserved2_SHIFT               4

/* BVNF_INTR2_2 :: R5F_STATUS :: ARC_3_INTR [03:03] */
#define BCHP_BVNF_INTR2_2_R5F_STATUS_ARC_3_INTR_MASK               0x00000008
#define BCHP_BVNF_INTR2_2_R5F_STATUS_ARC_3_INTR_SHIFT              3

/* BVNF_INTR2_2 :: R5F_STATUS :: ARC_2_INTR [02:02] */
#define BCHP_BVNF_INTR2_2_R5F_STATUS_ARC_2_INTR_MASK               0x00000004
#define BCHP_BVNF_INTR2_2_R5F_STATUS_ARC_2_INTR_SHIFT              2

/* BVNF_INTR2_2 :: R5F_STATUS :: ARC_1_INTR [01:01] */
#define BCHP_BVNF_INTR2_2_R5F_STATUS_ARC_1_INTR_MASK               0x00000002
#define BCHP_BVNF_INTR2_2_R5F_STATUS_ARC_1_INTR_SHIFT              1

/* BVNF_INTR2_2 :: R5F_STATUS :: ARC_0_INTR [00:00] */
#define BCHP_BVNF_INTR2_2_R5F_STATUS_ARC_0_INTR_MASK               0x00000001
#define BCHP_BVNF_INTR2_2_R5F_STATUS_ARC_0_INTR_SHIFT              0

/***************************************************************************
 *R5F_SET - R5f interrupt Set Register
 ***************************************************************************/
/* BVNF_INTR2_2 :: R5F_SET :: reserved0 [31:23] */
#define BCHP_BVNF_INTR2_2_R5F_SET_reserved0_MASK                   0xff800000
#define BCHP_BVNF_INTR2_2_R5F_SET_reserved0_SHIFT                  23

/* BVNF_INTR2_2 :: R5F_SET :: BSP_WRCH_INTR [22:22] */
#define BCHP_BVNF_INTR2_2_R5F_SET_BSP_WRCH_INTR_MASK               0x00400000
#define BCHP_BVNF_INTR2_2_R5F_SET_BSP_WRCH_INTR_SHIFT              22

/* BVNF_INTR2_2 :: R5F_SET :: BSP_ARCH_INTR [21:21] */
#define BCHP_BVNF_INTR2_2_R5F_SET_BSP_ARCH_INTR_MASK               0x00200000
#define BCHP_BVNF_INTR2_2_R5F_SET_BSP_ARCH_INTR_SHIFT              21

/* BVNF_INTR2_2 :: R5F_SET :: reserved1 [20:13] */
#define BCHP_BVNF_INTR2_2_R5F_SET_reserved1_MASK                   0x001fe000
#define BCHP_BVNF_INTR2_2_R5F_SET_reserved1_SHIFT                  13

/* BVNF_INTR2_2 :: R5F_SET :: SM_TIMEOUT_INTR [12:12] */
#define BCHP_BVNF_INTR2_2_R5F_SET_SM_TIMEOUT_INTR_MASK             0x00001000
#define BCHP_BVNF_INTR2_2_R5F_SET_SM_TIMEOUT_INTR_SHIFT            12

/* BVNF_INTR2_2 :: R5F_SET :: NO_REQ_INTR [11:11] */
#define BCHP_BVNF_INTR2_2_R5F_SET_NO_REQ_INTR_MASK                 0x00000800
#define BCHP_BVNF_INTR2_2_R5F_SET_NO_REQ_INTR_SHIFT                11

/* BVNF_INTR2_2 :: R5F_SET :: INVALID_CMD_INTR [10:10] */
#define BCHP_BVNF_INTR2_2_R5F_SET_INVALID_CMD_INTR_MASK            0x00000400
#define BCHP_BVNF_INTR2_2_R5F_SET_INVALID_CMD_INTR_SHIFT           10

/* BVNF_INTR2_2 :: R5F_SET :: INVALID_NMBX_INTR [09:09] */
#define BCHP_BVNF_INTR2_2_R5F_SET_INVALID_NMBX_INTR_MASK           0x00000200
#define BCHP_BVNF_INTR2_2_R5F_SET_INVALID_NMBX_INTR_SHIFT          9

/* BVNF_INTR2_2 :: R5F_SET :: INVALID_MSTART_INTR [08:08] */
#define BCHP_BVNF_INTR2_2_R5F_SET_INVALID_MSTART_INTR_MASK         0x00000100
#define BCHP_BVNF_INTR2_2_R5F_SET_INVALID_MSTART_INTR_SHIFT        8

/* BVNF_INTR2_2 :: R5F_SET :: reserved2 [07:04] */
#define BCHP_BVNF_INTR2_2_R5F_SET_reserved2_MASK                   0x000000f0
#define BCHP_BVNF_INTR2_2_R5F_SET_reserved2_SHIFT                  4

/* BVNF_INTR2_2 :: R5F_SET :: ARC_3_INTR [03:03] */
#define BCHP_BVNF_INTR2_2_R5F_SET_ARC_3_INTR_MASK                  0x00000008
#define BCHP_BVNF_INTR2_2_R5F_SET_ARC_3_INTR_SHIFT                 3

/* BVNF_INTR2_2 :: R5F_SET :: ARC_2_INTR [02:02] */
#define BCHP_BVNF_INTR2_2_R5F_SET_ARC_2_INTR_MASK                  0x00000004
#define BCHP_BVNF_INTR2_2_R5F_SET_ARC_2_INTR_SHIFT                 2

/* BVNF_INTR2_2 :: R5F_SET :: ARC_1_INTR [01:01] */
#define BCHP_BVNF_INTR2_2_R5F_SET_ARC_1_INTR_MASK                  0x00000002
#define BCHP_BVNF_INTR2_2_R5F_SET_ARC_1_INTR_SHIFT                 1

/* BVNF_INTR2_2 :: R5F_SET :: ARC_0_INTR [00:00] */
#define BCHP_BVNF_INTR2_2_R5F_SET_ARC_0_INTR_MASK                  0x00000001
#define BCHP_BVNF_INTR2_2_R5F_SET_ARC_0_INTR_SHIFT                 0

/***************************************************************************
 *R5F_CLEAR - R5f interrupt Clear Register
 ***************************************************************************/
/* BVNF_INTR2_2 :: R5F_CLEAR :: reserved0 [31:23] */
#define BCHP_BVNF_INTR2_2_R5F_CLEAR_reserved0_MASK                 0xff800000
#define BCHP_BVNF_INTR2_2_R5F_CLEAR_reserved0_SHIFT                23

/* BVNF_INTR2_2 :: R5F_CLEAR :: BSP_WRCH_INTR [22:22] */
#define BCHP_BVNF_INTR2_2_R5F_CLEAR_BSP_WRCH_INTR_MASK             0x00400000
#define BCHP_BVNF_INTR2_2_R5F_CLEAR_BSP_WRCH_INTR_SHIFT            22

/* BVNF_INTR2_2 :: R5F_CLEAR :: BSP_ARCH_INTR [21:21] */
#define BCHP_BVNF_INTR2_2_R5F_CLEAR_BSP_ARCH_INTR_MASK             0x00200000
#define BCHP_BVNF_INTR2_2_R5F_CLEAR_BSP_ARCH_INTR_SHIFT            21

/* BVNF_INTR2_2 :: R5F_CLEAR :: reserved1 [20:13] */
#define BCHP_BVNF_INTR2_2_R5F_CLEAR_reserved1_MASK                 0x001fe000
#define BCHP_BVNF_INTR2_2_R5F_CLEAR_reserved1_SHIFT                13

/* BVNF_INTR2_2 :: R5F_CLEAR :: SM_TIMEOUT_INTR [12:12] */
#define BCHP_BVNF_INTR2_2_R5F_CLEAR_SM_TIMEOUT_INTR_MASK           0x00001000
#define BCHP_BVNF_INTR2_2_R5F_CLEAR_SM_TIMEOUT_INTR_SHIFT          12

/* BVNF_INTR2_2 :: R5F_CLEAR :: NO_REQ_INTR [11:11] */
#define BCHP_BVNF_INTR2_2_R5F_CLEAR_NO_REQ_INTR_MASK               0x00000800
#define BCHP_BVNF_INTR2_2_R5F_CLEAR_NO_REQ_INTR_SHIFT              11

/* BVNF_INTR2_2 :: R5F_CLEAR :: INVALID_CMD_INTR [10:10] */
#define BCHP_BVNF_INTR2_2_R5F_CLEAR_INVALID_CMD_INTR_MASK          0x00000400
#define BCHP_BVNF_INTR2_2_R5F_CLEAR_INVALID_CMD_INTR_SHIFT         10

/* BVNF_INTR2_2 :: R5F_CLEAR :: INVALID_NMBX_INTR [09:09] */
#define BCHP_BVNF_INTR2_2_R5F_CLEAR_INVALID_NMBX_INTR_MASK         0x00000200
#define BCHP_BVNF_INTR2_2_R5F_CLEAR_INVALID_NMBX_INTR_SHIFT        9

/* BVNF_INTR2_2 :: R5F_CLEAR :: INVALID_MSTART_INTR [08:08] */
#define BCHP_BVNF_INTR2_2_R5F_CLEAR_INVALID_MSTART_INTR_MASK       0x00000100
#define BCHP_BVNF_INTR2_2_R5F_CLEAR_INVALID_MSTART_INTR_SHIFT      8

/* BVNF_INTR2_2 :: R5F_CLEAR :: reserved2 [07:04] */
#define BCHP_BVNF_INTR2_2_R5F_CLEAR_reserved2_MASK                 0x000000f0
#define BCHP_BVNF_INTR2_2_R5F_CLEAR_reserved2_SHIFT                4

/* BVNF_INTR2_2 :: R5F_CLEAR :: ARC_3_INTR [03:03] */
#define BCHP_BVNF_INTR2_2_R5F_CLEAR_ARC_3_INTR_MASK                0x00000008
#define BCHP_BVNF_INTR2_2_R5F_CLEAR_ARC_3_INTR_SHIFT               3

/* BVNF_INTR2_2 :: R5F_CLEAR :: ARC_2_INTR [02:02] */
#define BCHP_BVNF_INTR2_2_R5F_CLEAR_ARC_2_INTR_MASK                0x00000004
#define BCHP_BVNF_INTR2_2_R5F_CLEAR_ARC_2_INTR_SHIFT               2

/* BVNF_INTR2_2 :: R5F_CLEAR :: ARC_1_INTR [01:01] */
#define BCHP_BVNF_INTR2_2_R5F_CLEAR_ARC_1_INTR_MASK                0x00000002
#define BCHP_BVNF_INTR2_2_R5F_CLEAR_ARC_1_INTR_SHIFT               1

/* BVNF_INTR2_2 :: R5F_CLEAR :: ARC_0_INTR [00:00] */
#define BCHP_BVNF_INTR2_2_R5F_CLEAR_ARC_0_INTR_MASK                0x00000001
#define BCHP_BVNF_INTR2_2_R5F_CLEAR_ARC_0_INTR_SHIFT               0

/***************************************************************************
 *R5F_MASK_STATUS - R5f interrupt Mask Status Register
 ***************************************************************************/
/* BVNF_INTR2_2 :: R5F_MASK_STATUS :: reserved0 [31:23] */
#define BCHP_BVNF_INTR2_2_R5F_MASK_STATUS_reserved0_MASK           0xff800000
#define BCHP_BVNF_INTR2_2_R5F_MASK_STATUS_reserved0_SHIFT          23

/* BVNF_INTR2_2 :: R5F_MASK_STATUS :: BSP_WRCH_INTR [22:22] */
#define BCHP_BVNF_INTR2_2_R5F_MASK_STATUS_BSP_WRCH_INTR_MASK       0x00400000
#define BCHP_BVNF_INTR2_2_R5F_MASK_STATUS_BSP_WRCH_INTR_SHIFT      22

/* BVNF_INTR2_2 :: R5F_MASK_STATUS :: BSP_ARCH_INTR [21:21] */
#define BCHP_BVNF_INTR2_2_R5F_MASK_STATUS_BSP_ARCH_INTR_MASK       0x00200000
#define BCHP_BVNF_INTR2_2_R5F_MASK_STATUS_BSP_ARCH_INTR_SHIFT      21

/* BVNF_INTR2_2 :: R5F_MASK_STATUS :: reserved1 [20:13] */
#define BCHP_BVNF_INTR2_2_R5F_MASK_STATUS_reserved1_MASK           0x001fe000
#define BCHP_BVNF_INTR2_2_R5F_MASK_STATUS_reserved1_SHIFT          13

/* BVNF_INTR2_2 :: R5F_MASK_STATUS :: SM_TIMEOUT_INTR [12:12] */
#define BCHP_BVNF_INTR2_2_R5F_MASK_STATUS_SM_TIMEOUT_INTR_MASK     0x00001000
#define BCHP_BVNF_INTR2_2_R5F_MASK_STATUS_SM_TIMEOUT_INTR_SHIFT    12

/* BVNF_INTR2_2 :: R5F_MASK_STATUS :: NO_REQ_INTR [11:11] */
#define BCHP_BVNF_INTR2_2_R5F_MASK_STATUS_NO_REQ_INTR_MASK         0x00000800
#define BCHP_BVNF_INTR2_2_R5F_MASK_STATUS_NO_REQ_INTR_SHIFT        11

/* BVNF_INTR2_2 :: R5F_MASK_STATUS :: INVALID_CMD_INTR [10:10] */
#define BCHP_BVNF_INTR2_2_R5F_MASK_STATUS_INVALID_CMD_INTR_MASK    0x00000400
#define BCHP_BVNF_INTR2_2_R5F_MASK_STATUS_INVALID_CMD_INTR_SHIFT   10

/* BVNF_INTR2_2 :: R5F_MASK_STATUS :: INVALID_NMBX_INTR [09:09] */
#define BCHP_BVNF_INTR2_2_R5F_MASK_STATUS_INVALID_NMBX_INTR_MASK   0x00000200
#define BCHP_BVNF_INTR2_2_R5F_MASK_STATUS_INVALID_NMBX_INTR_SHIFT  9

/* BVNF_INTR2_2 :: R5F_MASK_STATUS :: INVALID_MSTART_INTR [08:08] */
#define BCHP_BVNF_INTR2_2_R5F_MASK_STATUS_INVALID_MSTART_INTR_MASK 0x00000100
#define BCHP_BVNF_INTR2_2_R5F_MASK_STATUS_INVALID_MSTART_INTR_SHIFT 8

/* BVNF_INTR2_2 :: R5F_MASK_STATUS :: ARC_RESERVED_INTR [07:04] */
#define BCHP_BVNF_INTR2_2_R5F_MASK_STATUS_ARC_RESERVED_INTR_MASK   0x000000f0
#define BCHP_BVNF_INTR2_2_R5F_MASK_STATUS_ARC_RESERVED_INTR_SHIFT  4

/* BVNF_INTR2_2 :: R5F_MASK_STATUS :: ARC_3_INTR [03:03] */
#define BCHP_BVNF_INTR2_2_R5F_MASK_STATUS_ARC_3_INTR_MASK          0x00000008
#define BCHP_BVNF_INTR2_2_R5F_MASK_STATUS_ARC_3_INTR_SHIFT         3

/* BVNF_INTR2_2 :: R5F_MASK_STATUS :: ARC_2_INTR [02:02] */
#define BCHP_BVNF_INTR2_2_R5F_MASK_STATUS_ARC_2_INTR_MASK          0x00000004
#define BCHP_BVNF_INTR2_2_R5F_MASK_STATUS_ARC_2_INTR_SHIFT         2

/* BVNF_INTR2_2 :: R5F_MASK_STATUS :: ARC_1_INTR [01:01] */
#define BCHP_BVNF_INTR2_2_R5F_MASK_STATUS_ARC_1_INTR_MASK          0x00000002
#define BCHP_BVNF_INTR2_2_R5F_MASK_STATUS_ARC_1_INTR_SHIFT         1

/* BVNF_INTR2_2 :: R5F_MASK_STATUS :: ARC_0_INTR [00:00] */
#define BCHP_BVNF_INTR2_2_R5F_MASK_STATUS_ARC_0_INTR_MASK          0x00000001
#define BCHP_BVNF_INTR2_2_R5F_MASK_STATUS_ARC_0_INTR_SHIFT         0

/***************************************************************************
 *R5F_MASK_SET - R5f interrupt Mask Set Register
 ***************************************************************************/
/* BVNF_INTR2_2 :: R5F_MASK_SET :: reserved0 [31:23] */
#define BCHP_BVNF_INTR2_2_R5F_MASK_SET_reserved0_MASK              0xff800000
#define BCHP_BVNF_INTR2_2_R5F_MASK_SET_reserved0_SHIFT             23

/* BVNF_INTR2_2 :: R5F_MASK_SET :: BSP_WRCH_INTR [22:22] */
#define BCHP_BVNF_INTR2_2_R5F_MASK_SET_BSP_WRCH_INTR_MASK          0x00400000
#define BCHP_BVNF_INTR2_2_R5F_MASK_SET_BSP_WRCH_INTR_SHIFT         22

/* BVNF_INTR2_2 :: R5F_MASK_SET :: BSP_ARCH_INTR [21:21] */
#define BCHP_BVNF_INTR2_2_R5F_MASK_SET_BSP_ARCH_INTR_MASK          0x00200000
#define BCHP_BVNF_INTR2_2_R5F_MASK_SET_BSP_ARCH_INTR_SHIFT         21

/* BVNF_INTR2_2 :: R5F_MASK_SET :: reserved1 [20:13] */
#define BCHP_BVNF_INTR2_2_R5F_MASK_SET_reserved1_MASK              0x001fe000
#define BCHP_BVNF_INTR2_2_R5F_MASK_SET_reserved1_SHIFT             13

/* BVNF_INTR2_2 :: R5F_MASK_SET :: SM_TIMEOUT_INTR [12:12] */
#define BCHP_BVNF_INTR2_2_R5F_MASK_SET_SM_TIMEOUT_INTR_MASK        0x00001000
#define BCHP_BVNF_INTR2_2_R5F_MASK_SET_SM_TIMEOUT_INTR_SHIFT       12

/* BVNF_INTR2_2 :: R5F_MASK_SET :: NO_REQ_INTR [11:11] */
#define BCHP_BVNF_INTR2_2_R5F_MASK_SET_NO_REQ_INTR_MASK            0x00000800
#define BCHP_BVNF_INTR2_2_R5F_MASK_SET_NO_REQ_INTR_SHIFT           11

/* BVNF_INTR2_2 :: R5F_MASK_SET :: INVALID_CMD_INTR [10:10] */
#define BCHP_BVNF_INTR2_2_R5F_MASK_SET_INVALID_CMD_INTR_MASK       0x00000400
#define BCHP_BVNF_INTR2_2_R5F_MASK_SET_INVALID_CMD_INTR_SHIFT      10

/* BVNF_INTR2_2 :: R5F_MASK_SET :: INVALID_NMBX_INTR [09:09] */
#define BCHP_BVNF_INTR2_2_R5F_MASK_SET_INVALID_NMBX_INTR_MASK      0x00000200
#define BCHP_BVNF_INTR2_2_R5F_MASK_SET_INVALID_NMBX_INTR_SHIFT     9

/* BVNF_INTR2_2 :: R5F_MASK_SET :: INVALID_MSTART_INTR [08:08] */
#define BCHP_BVNF_INTR2_2_R5F_MASK_SET_INVALID_MSTART_INTR_MASK    0x00000100
#define BCHP_BVNF_INTR2_2_R5F_MASK_SET_INVALID_MSTART_INTR_SHIFT   8

/* BVNF_INTR2_2 :: R5F_MASK_SET :: ARC_RESERVED_INTR [07:04] */
#define BCHP_BVNF_INTR2_2_R5F_MASK_SET_ARC_RESERVED_INTR_MASK      0x000000f0
#define BCHP_BVNF_INTR2_2_R5F_MASK_SET_ARC_RESERVED_INTR_SHIFT     4

/* BVNF_INTR2_2 :: R5F_MASK_SET :: ARC_3_INTR [03:03] */
#define BCHP_BVNF_INTR2_2_R5F_MASK_SET_ARC_3_INTR_MASK             0x00000008
#define BCHP_BVNF_INTR2_2_R5F_MASK_SET_ARC_3_INTR_SHIFT            3

/* BVNF_INTR2_2 :: R5F_MASK_SET :: ARC_2_INTR [02:02] */
#define BCHP_BVNF_INTR2_2_R5F_MASK_SET_ARC_2_INTR_MASK             0x00000004
#define BCHP_BVNF_INTR2_2_R5F_MASK_SET_ARC_2_INTR_SHIFT            2

/* BVNF_INTR2_2 :: R5F_MASK_SET :: ARC_1_INTR [01:01] */
#define BCHP_BVNF_INTR2_2_R5F_MASK_SET_ARC_1_INTR_MASK             0x00000002
#define BCHP_BVNF_INTR2_2_R5F_MASK_SET_ARC_1_INTR_SHIFT            1

/* BVNF_INTR2_2 :: R5F_MASK_SET :: ARC_0_INTR [00:00] */
#define BCHP_BVNF_INTR2_2_R5F_MASK_SET_ARC_0_INTR_MASK             0x00000001
#define BCHP_BVNF_INTR2_2_R5F_MASK_SET_ARC_0_INTR_SHIFT            0

/***************************************************************************
 *R5F_MASK_CLEAR - R5f interrupt Mask Clear Register
 ***************************************************************************/
/* BVNF_INTR2_2 :: R5F_MASK_CLEAR :: reserved0 [31:23] */
#define BCHP_BVNF_INTR2_2_R5F_MASK_CLEAR_reserved0_MASK            0xff800000
#define BCHP_BVNF_INTR2_2_R5F_MASK_CLEAR_reserved0_SHIFT           23

/* BVNF_INTR2_2 :: R5F_MASK_CLEAR :: BSP_WRCH_INTR [22:22] */
#define BCHP_BVNF_INTR2_2_R5F_MASK_CLEAR_BSP_WRCH_INTR_MASK        0x00400000
#define BCHP_BVNF_INTR2_2_R5F_MASK_CLEAR_BSP_WRCH_INTR_SHIFT       22

/* BVNF_INTR2_2 :: R5F_MASK_CLEAR :: BSP_ARCH_INTR [21:21] */
#define BCHP_BVNF_INTR2_2_R5F_MASK_CLEAR_BSP_ARCH_INTR_MASK        0x00200000
#define BCHP_BVNF_INTR2_2_R5F_MASK_CLEAR_BSP_ARCH_INTR_SHIFT       21

/* BVNF_INTR2_2 :: R5F_MASK_CLEAR :: reserved1 [20:13] */
#define BCHP_BVNF_INTR2_2_R5F_MASK_CLEAR_reserved1_MASK            0x001fe000
#define BCHP_BVNF_INTR2_2_R5F_MASK_CLEAR_reserved1_SHIFT           13

/* BVNF_INTR2_2 :: R5F_MASK_CLEAR :: SM_TIMEOUT_INTR [12:12] */
#define BCHP_BVNF_INTR2_2_R5F_MASK_CLEAR_SM_TIMEOUT_INTR_MASK      0x00001000
#define BCHP_BVNF_INTR2_2_R5F_MASK_CLEAR_SM_TIMEOUT_INTR_SHIFT     12

/* BVNF_INTR2_2 :: R5F_MASK_CLEAR :: NO_REQ_INTR [11:11] */
#define BCHP_BVNF_INTR2_2_R5F_MASK_CLEAR_NO_REQ_INTR_MASK          0x00000800
#define BCHP_BVNF_INTR2_2_R5F_MASK_CLEAR_NO_REQ_INTR_SHIFT         11

/* BVNF_INTR2_2 :: R5F_MASK_CLEAR :: INVALID_CMD_INTR [10:10] */
#define BCHP_BVNF_INTR2_2_R5F_MASK_CLEAR_INVALID_CMD_INTR_MASK     0x00000400
#define BCHP_BVNF_INTR2_2_R5F_MASK_CLEAR_INVALID_CMD_INTR_SHIFT    10

/* BVNF_INTR2_2 :: R5F_MASK_CLEAR :: INVALID_NMBX_INTR [09:09] */
#define BCHP_BVNF_INTR2_2_R5F_MASK_CLEAR_INVALID_NMBX_INTR_MASK    0x00000200
#define BCHP_BVNF_INTR2_2_R5F_MASK_CLEAR_INVALID_NMBX_INTR_SHIFT   9

/* BVNF_INTR2_2 :: R5F_MASK_CLEAR :: INVALID_MSTART_INTR [08:08] */
#define BCHP_BVNF_INTR2_2_R5F_MASK_CLEAR_INVALID_MSTART_INTR_MASK  0x00000100
#define BCHP_BVNF_INTR2_2_R5F_MASK_CLEAR_INVALID_MSTART_INTR_SHIFT 8

/* BVNF_INTR2_2 :: R5F_MASK_CLEAR :: ARC_RESERVED_INTR [07:04] */
#define BCHP_BVNF_INTR2_2_R5F_MASK_CLEAR_ARC_RESERVED_INTR_MASK    0x000000f0
#define BCHP_BVNF_INTR2_2_R5F_MASK_CLEAR_ARC_RESERVED_INTR_SHIFT   4

/* BVNF_INTR2_2 :: R5F_MASK_CLEAR :: ARC_3_INTR [03:03] */
#define BCHP_BVNF_INTR2_2_R5F_MASK_CLEAR_ARC_3_INTR_MASK           0x00000008
#define BCHP_BVNF_INTR2_2_R5F_MASK_CLEAR_ARC_3_INTR_SHIFT          3

/* BVNF_INTR2_2 :: R5F_MASK_CLEAR :: ARC_2_INTR [02:02] */
#define BCHP_BVNF_INTR2_2_R5F_MASK_CLEAR_ARC_2_INTR_MASK           0x00000004
#define BCHP_BVNF_INTR2_2_R5F_MASK_CLEAR_ARC_2_INTR_SHIFT          2

/* BVNF_INTR2_2 :: R5F_MASK_CLEAR :: ARC_1_INTR [01:01] */
#define BCHP_BVNF_INTR2_2_R5F_MASK_CLEAR_ARC_1_INTR_MASK           0x00000002
#define BCHP_BVNF_INTR2_2_R5F_MASK_CLEAR_ARC_1_INTR_SHIFT          1

/* BVNF_INTR2_2 :: R5F_MASK_CLEAR :: ARC_0_INTR [00:00] */
#define BCHP_BVNF_INTR2_2_R5F_MASK_CLEAR_ARC_0_INTR_MASK           0x00000001
#define BCHP_BVNF_INTR2_2_R5F_MASK_CLEAR_ARC_0_INTR_SHIFT          0

/***************************************************************************
 *PCI_STATUS - PCI interrupt Status Register
 ***************************************************************************/
/* BVNF_INTR2_2 :: PCI_STATUS :: reserved0 [31:23] */
#define BCHP_BVNF_INTR2_2_PCI_STATUS_reserved0_MASK                0xff800000
#define BCHP_BVNF_INTR2_2_PCI_STATUS_reserved0_SHIFT               23

/* BVNF_INTR2_2 :: PCI_STATUS :: BSP_WRCH_INTR [22:22] */
#define BCHP_BVNF_INTR2_2_PCI_STATUS_BSP_WRCH_INTR_MASK            0x00400000
#define BCHP_BVNF_INTR2_2_PCI_STATUS_BSP_WRCH_INTR_SHIFT           22

/* BVNF_INTR2_2 :: PCI_STATUS :: BSP_ARCH_INTR [21:21] */
#define BCHP_BVNF_INTR2_2_PCI_STATUS_BSP_ARCH_INTR_MASK            0x00200000
#define BCHP_BVNF_INTR2_2_PCI_STATUS_BSP_ARCH_INTR_SHIFT           21

/* BVNF_INTR2_2 :: PCI_STATUS :: reserved1 [20:13] */
#define BCHP_BVNF_INTR2_2_PCI_STATUS_reserved1_MASK                0x001fe000
#define BCHP_BVNF_INTR2_2_PCI_STATUS_reserved1_SHIFT               13

/* BVNF_INTR2_2 :: PCI_STATUS :: SM_TIMEOUT_INTR [12:12] */
#define BCHP_BVNF_INTR2_2_PCI_STATUS_SM_TIMEOUT_INTR_MASK          0x00001000
#define BCHP_BVNF_INTR2_2_PCI_STATUS_SM_TIMEOUT_INTR_SHIFT         12

/* BVNF_INTR2_2 :: PCI_STATUS :: NO_REQ_INTR [11:11] */
#define BCHP_BVNF_INTR2_2_PCI_STATUS_NO_REQ_INTR_MASK              0x00000800
#define BCHP_BVNF_INTR2_2_PCI_STATUS_NO_REQ_INTR_SHIFT             11

/* BVNF_INTR2_2 :: PCI_STATUS :: INVALID_CMD_INTR [10:10] */
#define BCHP_BVNF_INTR2_2_PCI_STATUS_INVALID_CMD_INTR_MASK         0x00000400
#define BCHP_BVNF_INTR2_2_PCI_STATUS_INVALID_CMD_INTR_SHIFT        10

/* BVNF_INTR2_2 :: PCI_STATUS :: INVALID_NMBX_INTR [09:09] */
#define BCHP_BVNF_INTR2_2_PCI_STATUS_INVALID_NMBX_INTR_MASK        0x00000200
#define BCHP_BVNF_INTR2_2_PCI_STATUS_INVALID_NMBX_INTR_SHIFT       9

/* BVNF_INTR2_2 :: PCI_STATUS :: INVALID_MSTART_INTR [08:08] */
#define BCHP_BVNF_INTR2_2_PCI_STATUS_INVALID_MSTART_INTR_MASK      0x00000100
#define BCHP_BVNF_INTR2_2_PCI_STATUS_INVALID_MSTART_INTR_SHIFT     8

/* BVNF_INTR2_2 :: PCI_STATUS :: reserved2 [07:04] */
#define BCHP_BVNF_INTR2_2_PCI_STATUS_reserved2_MASK                0x000000f0
#define BCHP_BVNF_INTR2_2_PCI_STATUS_reserved2_SHIFT               4

/* BVNF_INTR2_2 :: PCI_STATUS :: ARC_3_INTR [03:03] */
#define BCHP_BVNF_INTR2_2_PCI_STATUS_ARC_3_INTR_MASK               0x00000008
#define BCHP_BVNF_INTR2_2_PCI_STATUS_ARC_3_INTR_SHIFT              3

/* BVNF_INTR2_2 :: PCI_STATUS :: ARC_2_INTR [02:02] */
#define BCHP_BVNF_INTR2_2_PCI_STATUS_ARC_2_INTR_MASK               0x00000004
#define BCHP_BVNF_INTR2_2_PCI_STATUS_ARC_2_INTR_SHIFT              2

/* BVNF_INTR2_2 :: PCI_STATUS :: ARC_1_INTR [01:01] */
#define BCHP_BVNF_INTR2_2_PCI_STATUS_ARC_1_INTR_MASK               0x00000002
#define BCHP_BVNF_INTR2_2_PCI_STATUS_ARC_1_INTR_SHIFT              1

/* BVNF_INTR2_2 :: PCI_STATUS :: ARC_0_INTR [00:00] */
#define BCHP_BVNF_INTR2_2_PCI_STATUS_ARC_0_INTR_MASK               0x00000001
#define BCHP_BVNF_INTR2_2_PCI_STATUS_ARC_0_INTR_SHIFT              0

/***************************************************************************
 *PCI_SET - PCI interrupt Set Register
 ***************************************************************************/
/* BVNF_INTR2_2 :: PCI_SET :: reserved0 [31:23] */
#define BCHP_BVNF_INTR2_2_PCI_SET_reserved0_MASK                   0xff800000
#define BCHP_BVNF_INTR2_2_PCI_SET_reserved0_SHIFT                  23

/* BVNF_INTR2_2 :: PCI_SET :: BSP_WRCH_INTR [22:22] */
#define BCHP_BVNF_INTR2_2_PCI_SET_BSP_WRCH_INTR_MASK               0x00400000
#define BCHP_BVNF_INTR2_2_PCI_SET_BSP_WRCH_INTR_SHIFT              22

/* BVNF_INTR2_2 :: PCI_SET :: BSP_ARCH_INTR [21:21] */
#define BCHP_BVNF_INTR2_2_PCI_SET_BSP_ARCH_INTR_MASK               0x00200000
#define BCHP_BVNF_INTR2_2_PCI_SET_BSP_ARCH_INTR_SHIFT              21

/* BVNF_INTR2_2 :: PCI_SET :: reserved1 [20:13] */
#define BCHP_BVNF_INTR2_2_PCI_SET_reserved1_MASK                   0x001fe000
#define BCHP_BVNF_INTR2_2_PCI_SET_reserved1_SHIFT                  13

/* BVNF_INTR2_2 :: PCI_SET :: SM_TIMEOUT_INTR [12:12] */
#define BCHP_BVNF_INTR2_2_PCI_SET_SM_TIMEOUT_INTR_MASK             0x00001000
#define BCHP_BVNF_INTR2_2_PCI_SET_SM_TIMEOUT_INTR_SHIFT            12

/* BVNF_INTR2_2 :: PCI_SET :: NO_REQ_INTR [11:11] */
#define BCHP_BVNF_INTR2_2_PCI_SET_NO_REQ_INTR_MASK                 0x00000800
#define BCHP_BVNF_INTR2_2_PCI_SET_NO_REQ_INTR_SHIFT                11

/* BVNF_INTR2_2 :: PCI_SET :: INVALID_CMD_INTR [10:10] */
#define BCHP_BVNF_INTR2_2_PCI_SET_INVALID_CMD_INTR_MASK            0x00000400
#define BCHP_BVNF_INTR2_2_PCI_SET_INVALID_CMD_INTR_SHIFT           10

/* BVNF_INTR2_2 :: PCI_SET :: INVALID_NMBX_INTR [09:09] */
#define BCHP_BVNF_INTR2_2_PCI_SET_INVALID_NMBX_INTR_MASK           0x00000200
#define BCHP_BVNF_INTR2_2_PCI_SET_INVALID_NMBX_INTR_SHIFT          9

/* BVNF_INTR2_2 :: PCI_SET :: INVALID_MSTART_INTR [08:08] */
#define BCHP_BVNF_INTR2_2_PCI_SET_INVALID_MSTART_INTR_MASK         0x00000100
#define BCHP_BVNF_INTR2_2_PCI_SET_INVALID_MSTART_INTR_SHIFT        8

/* BVNF_INTR2_2 :: PCI_SET :: reserved2 [07:04] */
#define BCHP_BVNF_INTR2_2_PCI_SET_reserved2_MASK                   0x000000f0
#define BCHP_BVNF_INTR2_2_PCI_SET_reserved2_SHIFT                  4

/* BVNF_INTR2_2 :: PCI_SET :: ARC_3_INTR [03:03] */
#define BCHP_BVNF_INTR2_2_PCI_SET_ARC_3_INTR_MASK                  0x00000008
#define BCHP_BVNF_INTR2_2_PCI_SET_ARC_3_INTR_SHIFT                 3

/* BVNF_INTR2_2 :: PCI_SET :: ARC_2_INTR [02:02] */
#define BCHP_BVNF_INTR2_2_PCI_SET_ARC_2_INTR_MASK                  0x00000004
#define BCHP_BVNF_INTR2_2_PCI_SET_ARC_2_INTR_SHIFT                 2

/* BVNF_INTR2_2 :: PCI_SET :: ARC_1_INTR [01:01] */
#define BCHP_BVNF_INTR2_2_PCI_SET_ARC_1_INTR_MASK                  0x00000002
#define BCHP_BVNF_INTR2_2_PCI_SET_ARC_1_INTR_SHIFT                 1

/* BVNF_INTR2_2 :: PCI_SET :: ARC_0_INTR [00:00] */
#define BCHP_BVNF_INTR2_2_PCI_SET_ARC_0_INTR_MASK                  0x00000001
#define BCHP_BVNF_INTR2_2_PCI_SET_ARC_0_INTR_SHIFT                 0

/***************************************************************************
 *PCI_CLEAR - PCI interrupt Clear Register
 ***************************************************************************/
/* BVNF_INTR2_2 :: PCI_CLEAR :: reserved0 [31:23] */
#define BCHP_BVNF_INTR2_2_PCI_CLEAR_reserved0_MASK                 0xff800000
#define BCHP_BVNF_INTR2_2_PCI_CLEAR_reserved0_SHIFT                23

/* BVNF_INTR2_2 :: PCI_CLEAR :: BSP_WRCH_INTR [22:22] */
#define BCHP_BVNF_INTR2_2_PCI_CLEAR_BSP_WRCH_INTR_MASK             0x00400000
#define BCHP_BVNF_INTR2_2_PCI_CLEAR_BSP_WRCH_INTR_SHIFT            22

/* BVNF_INTR2_2 :: PCI_CLEAR :: BSP_ARCH_INTR [21:21] */
#define BCHP_BVNF_INTR2_2_PCI_CLEAR_BSP_ARCH_INTR_MASK             0x00200000
#define BCHP_BVNF_INTR2_2_PCI_CLEAR_BSP_ARCH_INTR_SHIFT            21

/* BVNF_INTR2_2 :: PCI_CLEAR :: reserved1 [20:13] */
#define BCHP_BVNF_INTR2_2_PCI_CLEAR_reserved1_MASK                 0x001fe000
#define BCHP_BVNF_INTR2_2_PCI_CLEAR_reserved1_SHIFT                13

/* BVNF_INTR2_2 :: PCI_CLEAR :: SM_TIMEOUT_INTR [12:12] */
#define BCHP_BVNF_INTR2_2_PCI_CLEAR_SM_TIMEOUT_INTR_MASK           0x00001000
#define BCHP_BVNF_INTR2_2_PCI_CLEAR_SM_TIMEOUT_INTR_SHIFT          12

/* BVNF_INTR2_2 :: PCI_CLEAR :: NO_REQ_INTR [11:11] */
#define BCHP_BVNF_INTR2_2_PCI_CLEAR_NO_REQ_INTR_MASK               0x00000800
#define BCHP_BVNF_INTR2_2_PCI_CLEAR_NO_REQ_INTR_SHIFT              11

/* BVNF_INTR2_2 :: PCI_CLEAR :: INVALID_CMD_INTR [10:10] */
#define BCHP_BVNF_INTR2_2_PCI_CLEAR_INVALID_CMD_INTR_MASK          0x00000400
#define BCHP_BVNF_INTR2_2_PCI_CLEAR_INVALID_CMD_INTR_SHIFT         10

/* BVNF_INTR2_2 :: PCI_CLEAR :: INVALID_NMBX_INTR [09:09] */
#define BCHP_BVNF_INTR2_2_PCI_CLEAR_INVALID_NMBX_INTR_MASK         0x00000200
#define BCHP_BVNF_INTR2_2_PCI_CLEAR_INVALID_NMBX_INTR_SHIFT        9

/* BVNF_INTR2_2 :: PCI_CLEAR :: INVALID_MSTART_INTR [08:08] */
#define BCHP_BVNF_INTR2_2_PCI_CLEAR_INVALID_MSTART_INTR_MASK       0x00000100
#define BCHP_BVNF_INTR2_2_PCI_CLEAR_INVALID_MSTART_INTR_SHIFT      8

/* BVNF_INTR2_2 :: PCI_CLEAR :: reserved2 [07:04] */
#define BCHP_BVNF_INTR2_2_PCI_CLEAR_reserved2_MASK                 0x000000f0
#define BCHP_BVNF_INTR2_2_PCI_CLEAR_reserved2_SHIFT                4

/* BVNF_INTR2_2 :: PCI_CLEAR :: ARC_3_INTR [03:03] */
#define BCHP_BVNF_INTR2_2_PCI_CLEAR_ARC_3_INTR_MASK                0x00000008
#define BCHP_BVNF_INTR2_2_PCI_CLEAR_ARC_3_INTR_SHIFT               3

/* BVNF_INTR2_2 :: PCI_CLEAR :: ARC_2_INTR [02:02] */
#define BCHP_BVNF_INTR2_2_PCI_CLEAR_ARC_2_INTR_MASK                0x00000004
#define BCHP_BVNF_INTR2_2_PCI_CLEAR_ARC_2_INTR_SHIFT               2

/* BVNF_INTR2_2 :: PCI_CLEAR :: ARC_1_INTR [01:01] */
#define BCHP_BVNF_INTR2_2_PCI_CLEAR_ARC_1_INTR_MASK                0x00000002
#define BCHP_BVNF_INTR2_2_PCI_CLEAR_ARC_1_INTR_SHIFT               1

/* BVNF_INTR2_2 :: PCI_CLEAR :: ARC_0_INTR [00:00] */
#define BCHP_BVNF_INTR2_2_PCI_CLEAR_ARC_0_INTR_MASK                0x00000001
#define BCHP_BVNF_INTR2_2_PCI_CLEAR_ARC_0_INTR_SHIFT               0

/***************************************************************************
 *PCI_MASK_STATUS - PCI interrupt Mask Status Register
 ***************************************************************************/
/* BVNF_INTR2_2 :: PCI_MASK_STATUS :: reserved0 [31:23] */
#define BCHP_BVNF_INTR2_2_PCI_MASK_STATUS_reserved0_MASK           0xff800000
#define BCHP_BVNF_INTR2_2_PCI_MASK_STATUS_reserved0_SHIFT          23

/* BVNF_INTR2_2 :: PCI_MASK_STATUS :: BSP_WRCH_INTR [22:22] */
#define BCHP_BVNF_INTR2_2_PCI_MASK_STATUS_BSP_WRCH_INTR_MASK       0x00400000
#define BCHP_BVNF_INTR2_2_PCI_MASK_STATUS_BSP_WRCH_INTR_SHIFT      22

/* BVNF_INTR2_2 :: PCI_MASK_STATUS :: BSP_ARCH_INTR [21:21] */
#define BCHP_BVNF_INTR2_2_PCI_MASK_STATUS_BSP_ARCH_INTR_MASK       0x00200000
#define BCHP_BVNF_INTR2_2_PCI_MASK_STATUS_BSP_ARCH_INTR_SHIFT      21

/* BVNF_INTR2_2 :: PCI_MASK_STATUS :: reserved1 [20:13] */
#define BCHP_BVNF_INTR2_2_PCI_MASK_STATUS_reserved1_MASK           0x001fe000
#define BCHP_BVNF_INTR2_2_PCI_MASK_STATUS_reserved1_SHIFT          13

/* BVNF_INTR2_2 :: PCI_MASK_STATUS :: SM_TIMEOUT_INTR [12:12] */
#define BCHP_BVNF_INTR2_2_PCI_MASK_STATUS_SM_TIMEOUT_INTR_MASK     0x00001000
#define BCHP_BVNF_INTR2_2_PCI_MASK_STATUS_SM_TIMEOUT_INTR_SHIFT    12

/* BVNF_INTR2_2 :: PCI_MASK_STATUS :: NO_REQ_INTR [11:11] */
#define BCHP_BVNF_INTR2_2_PCI_MASK_STATUS_NO_REQ_INTR_MASK         0x00000800
#define BCHP_BVNF_INTR2_2_PCI_MASK_STATUS_NO_REQ_INTR_SHIFT        11

/* BVNF_INTR2_2 :: PCI_MASK_STATUS :: INVALID_CMD_INTR [10:10] */
#define BCHP_BVNF_INTR2_2_PCI_MASK_STATUS_INVALID_CMD_INTR_MASK    0x00000400
#define BCHP_BVNF_INTR2_2_PCI_MASK_STATUS_INVALID_CMD_INTR_SHIFT   10

/* BVNF_INTR2_2 :: PCI_MASK_STATUS :: INVALID_NMBX_INTR [09:09] */
#define BCHP_BVNF_INTR2_2_PCI_MASK_STATUS_INVALID_NMBX_INTR_MASK   0x00000200
#define BCHP_BVNF_INTR2_2_PCI_MASK_STATUS_INVALID_NMBX_INTR_SHIFT  9

/* BVNF_INTR2_2 :: PCI_MASK_STATUS :: INVALID_MSTART_INTR [08:08] */
#define BCHP_BVNF_INTR2_2_PCI_MASK_STATUS_INVALID_MSTART_INTR_MASK 0x00000100
#define BCHP_BVNF_INTR2_2_PCI_MASK_STATUS_INVALID_MSTART_INTR_SHIFT 8

/* BVNF_INTR2_2 :: PCI_MASK_STATUS :: ARC_RESERVED_INTR [07:04] */
#define BCHP_BVNF_INTR2_2_PCI_MASK_STATUS_ARC_RESERVED_INTR_MASK   0x000000f0
#define BCHP_BVNF_INTR2_2_PCI_MASK_STATUS_ARC_RESERVED_INTR_SHIFT  4

/* BVNF_INTR2_2 :: PCI_MASK_STATUS :: ARC_3_INTR [03:03] */
#define BCHP_BVNF_INTR2_2_PCI_MASK_STATUS_ARC_3_INTR_MASK          0x00000008
#define BCHP_BVNF_INTR2_2_PCI_MASK_STATUS_ARC_3_INTR_SHIFT         3

/* BVNF_INTR2_2 :: PCI_MASK_STATUS :: ARC_2_INTR [02:02] */
#define BCHP_BVNF_INTR2_2_PCI_MASK_STATUS_ARC_2_INTR_MASK          0x00000004
#define BCHP_BVNF_INTR2_2_PCI_MASK_STATUS_ARC_2_INTR_SHIFT         2

/* BVNF_INTR2_2 :: PCI_MASK_STATUS :: ARC_1_INTR [01:01] */
#define BCHP_BVNF_INTR2_2_PCI_MASK_STATUS_ARC_1_INTR_MASK          0x00000002
#define BCHP_BVNF_INTR2_2_PCI_MASK_STATUS_ARC_1_INTR_SHIFT         1

/* BVNF_INTR2_2 :: PCI_MASK_STATUS :: ARC_0_INTR [00:00] */
#define BCHP_BVNF_INTR2_2_PCI_MASK_STATUS_ARC_0_INTR_MASK          0x00000001
#define BCHP_BVNF_INTR2_2_PCI_MASK_STATUS_ARC_0_INTR_SHIFT         0

/***************************************************************************
 *PCI_MASK_SET - PCI interrupt Mask Set Register
 ***************************************************************************/
/* BVNF_INTR2_2 :: PCI_MASK_SET :: reserved0 [31:23] */
#define BCHP_BVNF_INTR2_2_PCI_MASK_SET_reserved0_MASK              0xff800000
#define BCHP_BVNF_INTR2_2_PCI_MASK_SET_reserved0_SHIFT             23

/* BVNF_INTR2_2 :: PCI_MASK_SET :: BSP_WRCH_INTR [22:22] */
#define BCHP_BVNF_INTR2_2_PCI_MASK_SET_BSP_WRCH_INTR_MASK          0x00400000
#define BCHP_BVNF_INTR2_2_PCI_MASK_SET_BSP_WRCH_INTR_SHIFT         22

/* BVNF_INTR2_2 :: PCI_MASK_SET :: BSP_ARCH_INTR [21:21] */
#define BCHP_BVNF_INTR2_2_PCI_MASK_SET_BSP_ARCH_INTR_MASK          0x00200000
#define BCHP_BVNF_INTR2_2_PCI_MASK_SET_BSP_ARCH_INTR_SHIFT         21

/* BVNF_INTR2_2 :: PCI_MASK_SET :: reserved1 [20:13] */
#define BCHP_BVNF_INTR2_2_PCI_MASK_SET_reserved1_MASK              0x001fe000
#define BCHP_BVNF_INTR2_2_PCI_MASK_SET_reserved1_SHIFT             13

/* BVNF_INTR2_2 :: PCI_MASK_SET :: SM_TIMEOUT_INTR [12:12] */
#define BCHP_BVNF_INTR2_2_PCI_MASK_SET_SM_TIMEOUT_INTR_MASK        0x00001000
#define BCHP_BVNF_INTR2_2_PCI_MASK_SET_SM_TIMEOUT_INTR_SHIFT       12

/* BVNF_INTR2_2 :: PCI_MASK_SET :: NO_REQ_INTR [11:11] */
#define BCHP_BVNF_INTR2_2_PCI_MASK_SET_NO_REQ_INTR_MASK            0x00000800
#define BCHP_BVNF_INTR2_2_PCI_MASK_SET_NO_REQ_INTR_SHIFT           11

/* BVNF_INTR2_2 :: PCI_MASK_SET :: INVALID_CMD_INTR [10:10] */
#define BCHP_BVNF_INTR2_2_PCI_MASK_SET_INVALID_CMD_INTR_MASK       0x00000400
#define BCHP_BVNF_INTR2_2_PCI_MASK_SET_INVALID_CMD_INTR_SHIFT      10

/* BVNF_INTR2_2 :: PCI_MASK_SET :: INVALID_NMBX_INTR [09:09] */
#define BCHP_BVNF_INTR2_2_PCI_MASK_SET_INVALID_NMBX_INTR_MASK      0x00000200
#define BCHP_BVNF_INTR2_2_PCI_MASK_SET_INVALID_NMBX_INTR_SHIFT     9

/* BVNF_INTR2_2 :: PCI_MASK_SET :: INVALID_MSTART_INTR [08:08] */
#define BCHP_BVNF_INTR2_2_PCI_MASK_SET_INVALID_MSTART_INTR_MASK    0x00000100
#define BCHP_BVNF_INTR2_2_PCI_MASK_SET_INVALID_MSTART_INTR_SHIFT   8

/* BVNF_INTR2_2 :: PCI_MASK_SET :: ARC_RESERVED_INTR [07:04] */
#define BCHP_BVNF_INTR2_2_PCI_MASK_SET_ARC_RESERVED_INTR_MASK      0x000000f0
#define BCHP_BVNF_INTR2_2_PCI_MASK_SET_ARC_RESERVED_INTR_SHIFT     4

/* BVNF_INTR2_2 :: PCI_MASK_SET :: ARC_3_INTR [03:03] */
#define BCHP_BVNF_INTR2_2_PCI_MASK_SET_ARC_3_INTR_MASK             0x00000008
#define BCHP_BVNF_INTR2_2_PCI_MASK_SET_ARC_3_INTR_SHIFT            3

/* BVNF_INTR2_2 :: PCI_MASK_SET :: ARC_2_INTR [02:02] */
#define BCHP_BVNF_INTR2_2_PCI_MASK_SET_ARC_2_INTR_MASK             0x00000004
#define BCHP_BVNF_INTR2_2_PCI_MASK_SET_ARC_2_INTR_SHIFT            2

/* BVNF_INTR2_2 :: PCI_MASK_SET :: ARC_1_INTR [01:01] */
#define BCHP_BVNF_INTR2_2_PCI_MASK_SET_ARC_1_INTR_MASK             0x00000002
#define BCHP_BVNF_INTR2_2_PCI_MASK_SET_ARC_1_INTR_SHIFT            1

/* BVNF_INTR2_2 :: PCI_MASK_SET :: ARC_0_INTR [00:00] */
#define BCHP_BVNF_INTR2_2_PCI_MASK_SET_ARC_0_INTR_MASK             0x00000001
#define BCHP_BVNF_INTR2_2_PCI_MASK_SET_ARC_0_INTR_SHIFT            0

/***************************************************************************
 *PCI_MASK_CLEAR - PCI interrupt Mask Clear Register
 ***************************************************************************/
/* BVNF_INTR2_2 :: PCI_MASK_CLEAR :: reserved0 [31:23] */
#define BCHP_BVNF_INTR2_2_PCI_MASK_CLEAR_reserved0_MASK            0xff800000
#define BCHP_BVNF_INTR2_2_PCI_MASK_CLEAR_reserved0_SHIFT           23

/* BVNF_INTR2_2 :: PCI_MASK_CLEAR :: BSP_WRCH_INTR [22:22] */
#define BCHP_BVNF_INTR2_2_PCI_MASK_CLEAR_BSP_WRCH_INTR_MASK        0x00400000
#define BCHP_BVNF_INTR2_2_PCI_MASK_CLEAR_BSP_WRCH_INTR_SHIFT       22

/* BVNF_INTR2_2 :: PCI_MASK_CLEAR :: BSP_ARCH_INTR [21:21] */
#define BCHP_BVNF_INTR2_2_PCI_MASK_CLEAR_BSP_ARCH_INTR_MASK        0x00200000
#define BCHP_BVNF_INTR2_2_PCI_MASK_CLEAR_BSP_ARCH_INTR_SHIFT       21

/* BVNF_INTR2_2 :: PCI_MASK_CLEAR :: reserved1 [20:13] */
#define BCHP_BVNF_INTR2_2_PCI_MASK_CLEAR_reserved1_MASK            0x001fe000
#define BCHP_BVNF_INTR2_2_PCI_MASK_CLEAR_reserved1_SHIFT           13

/* BVNF_INTR2_2 :: PCI_MASK_CLEAR :: SM_TIMEOUT_INTR [12:12] */
#define BCHP_BVNF_INTR2_2_PCI_MASK_CLEAR_SM_TIMEOUT_INTR_MASK      0x00001000
#define BCHP_BVNF_INTR2_2_PCI_MASK_CLEAR_SM_TIMEOUT_INTR_SHIFT     12

/* BVNF_INTR2_2 :: PCI_MASK_CLEAR :: NO_REQ_INTR [11:11] */
#define BCHP_BVNF_INTR2_2_PCI_MASK_CLEAR_NO_REQ_INTR_MASK          0x00000800
#define BCHP_BVNF_INTR2_2_PCI_MASK_CLEAR_NO_REQ_INTR_SHIFT         11

/* BVNF_INTR2_2 :: PCI_MASK_CLEAR :: INVALID_CMD_INTR [10:10] */
#define BCHP_BVNF_INTR2_2_PCI_MASK_CLEAR_INVALID_CMD_INTR_MASK     0x00000400
#define BCHP_BVNF_INTR2_2_PCI_MASK_CLEAR_INVALID_CMD_INTR_SHIFT    10

/* BVNF_INTR2_2 :: PCI_MASK_CLEAR :: INVALID_NMBX_INTR [09:09] */
#define BCHP_BVNF_INTR2_2_PCI_MASK_CLEAR_INVALID_NMBX_INTR_MASK    0x00000200
#define BCHP_BVNF_INTR2_2_PCI_MASK_CLEAR_INVALID_NMBX_INTR_SHIFT   9

/* BVNF_INTR2_2 :: PCI_MASK_CLEAR :: INVALID_MSTART_INTR [08:08] */
#define BCHP_BVNF_INTR2_2_PCI_MASK_CLEAR_INVALID_MSTART_INTR_MASK  0x00000100
#define BCHP_BVNF_INTR2_2_PCI_MASK_CLEAR_INVALID_MSTART_INTR_SHIFT 8

/* BVNF_INTR2_2 :: PCI_MASK_CLEAR :: ARC_RESERVED_INTR [07:04] */
#define BCHP_BVNF_INTR2_2_PCI_MASK_CLEAR_ARC_RESERVED_INTR_MASK    0x000000f0
#define BCHP_BVNF_INTR2_2_PCI_MASK_CLEAR_ARC_RESERVED_INTR_SHIFT   4

/* BVNF_INTR2_2 :: PCI_MASK_CLEAR :: ARC_3_INTR [03:03] */
#define BCHP_BVNF_INTR2_2_PCI_MASK_CLEAR_ARC_3_INTR_MASK           0x00000008
#define BCHP_BVNF_INTR2_2_PCI_MASK_CLEAR_ARC_3_INTR_SHIFT          3

/* BVNF_INTR2_2 :: PCI_MASK_CLEAR :: ARC_2_INTR [02:02] */
#define BCHP_BVNF_INTR2_2_PCI_MASK_CLEAR_ARC_2_INTR_MASK           0x00000004
#define BCHP_BVNF_INTR2_2_PCI_MASK_CLEAR_ARC_2_INTR_SHIFT          2

/* BVNF_INTR2_2 :: PCI_MASK_CLEAR :: ARC_1_INTR [01:01] */
#define BCHP_BVNF_INTR2_2_PCI_MASK_CLEAR_ARC_1_INTR_MASK           0x00000002
#define BCHP_BVNF_INTR2_2_PCI_MASK_CLEAR_ARC_1_INTR_SHIFT          1

/* BVNF_INTR2_2 :: PCI_MASK_CLEAR :: ARC_0_INTR [00:00] */
#define BCHP_BVNF_INTR2_2_PCI_MASK_CLEAR_ARC_0_INTR_MASK           0x00000001
#define BCHP_BVNF_INTR2_2_PCI_MASK_CLEAR_ARC_0_INTR_SHIFT          0

#endif /* #ifndef BCHP_BVNF_INTR2_2_H__ */

/* End of File */
