// SPDX-License-Identifier: GPL-2.0
/*
 * Sophgo SG2044 MSI controller driver.
 *
 * Copyright (C) 2025 Sophgo Tech Co., Ltd.
 *		http://www.sophgo.com
 *
 * Author: Lionel Li <fengchun.li@sophgo.com>
 */

#include <linux/acpi.h>
#include <linux/module.h>
#include <linux/kernel.h>
#include <linux/slab.h>
#include <linux/platform_device.h>
#include <linux/io.h>
#include <linux/of.h>
#include <linux/of_platform.h>
#include <linux/of_pci.h>
#include <linux/msi.h>
#include <linux/irq.h>
#include <linux/irqdomain.h>
#include <linux/irqchip/chained_irq.h>

struct irq_domain *sophgo_get_msi_irq_domain(void);

#define MAX_IRQ_NUMBER 512

/*
 * here we assume all plic hwirq and msi hwirq
 * (for PCIe Interrupt Controller, pic) should be contiguous.
 * msi hwirq is index of bitmap (both software and
 * hardware), and starts from 0.
 * so we use msi hwirq as index to get plic hwirq and its
 * irq data.
 * msi hwirq is written to Top reg for triggering irq
 * by a PCIe device.
 * now we pre-requested plic interrupt, but may try request
 * plic interrupt when needed, like gicp_irq_domain_alloc.
 */
struct sg2044_msi_data {
	struct platform_device *pdev;
	struct irq_domain       *domain;
	struct irq_chip         *chip;
	u32                     num_irqs; /* The number of vectors for MSIs */
	unsigned long	        *msi_map;
	int                     reg_bitwidth;

	spinlock_t              lock;

	void __iomem            *reg_set;
	void __iomem            *reg_clr;

	phys_addr_t             reg_set_phys;

	irq_hw_number_t		plic_hwirqs[MAX_IRQ_NUMBER];
	int			plic_irqs[MAX_IRQ_NUMBER];
	int			msi_to_plic[MAX_IRQ_NUMBER]; /* mapping from msi hwirq to plic hwirq */
	struct irq_data		*plic_irq_datas[MAX_IRQ_NUMBER];
};

// workaround for using in other modules
struct sg2044_msi_data *msi_data;

struct irq_domain *sophgo_get_msi_irq_domain(void)
{
	if (msi_data)
		return msi_data->domain;
	else
		return NULL;
}

static int sg2044_msi_domain_translate(struct irq_domain *d,
				    struct irq_fwspec *fwspec,
				    unsigned long *hwirq,
				    unsigned int *type)
{
	struct sg2044_msi_data *data = d->host_data;

	if (fwspec->param_count != 2)
		return -EINVAL;
	if (fwspec->param[1] >= data->num_irqs)
		return -EINVAL;

	*hwirq = fwspec->param[0];
	*type = fwspec->param[1] & IRQ_TYPE_SENSE_MASK;
	pr_debug("%s hwirq %d, flag %d\n", __func__, fwspec->param[0], fwspec->param[1]);
	return 0;
}

static int sg2044_msi_domain_alloc(struct irq_domain *domain,
				unsigned int virq, unsigned int nr_irqs,
				void *args)
{
	unsigned long flags;
	irq_hw_number_t hwirq;
	int i, ret;
	struct sg2044_msi_data *data = domain->host_data;

	/* dynamically alloc hwirq */
	spin_lock_irqsave(&data->lock, flags);
	ret = bitmap_find_free_region(data->msi_map, data->num_irqs,
				      order_base_2(nr_irqs));
	spin_unlock_irqrestore(&data->lock, flags);

	if (ret < 0) {
		pr_err("%s failed to alloc irq %d, total %d\n", __func__, virq, nr_irqs);
		return -ENOSPC;
	}

	hwirq = ret;
	for (i = 0; i < nr_irqs; i++) {
		irq_domain_set_info(domain, virq + i, hwirq + i, data->chip,
				    data, handle_edge_irq, NULL, NULL);

		data->msi_to_plic[hwirq + i] = data->plic_hwirqs[hwirq + i];
	}

	pr_debug("%s hwirq %ld, irq %d, plic irq %d, total %d\n", __func__,
		hwirq, virq, data->plic_irqs[hwirq], nr_irqs);
	return 0;
}

static void sg2044_msi_domain_free(struct irq_domain *domain,
				    unsigned int virq, unsigned int nr_irqs)
{
	struct irq_data *d = irq_domain_get_irq_data(domain, virq);
	struct sg2044_msi_data *data = irq_data_get_irq_chip_data(d);
	unsigned long flags;

	pr_debug("%s hwirq %ld, irq %d, total %d\n", __func__, d->hwirq, virq, nr_irqs);

	spin_lock_irqsave(&data->lock, flags);
	bitmap_release_region(data->msi_map, d->hwirq,
				order_base_2(nr_irqs));
	spin_unlock_irqrestore(&data->lock, flags);
}

static const struct irq_domain_ops sg2044_msi_domain_ops = {
	.translate = sg2044_msi_domain_translate,
	.alloc	= sg2044_msi_domain_alloc,
	.free	= sg2044_msi_domain_free,
};

static void sg2044_msi_ack_irq(struct irq_data *d)
{
	struct sg2044_msi_data *data  = irq_data_get_irq_chip_data(d);
	int reg_off = 0;
	struct irq_data *plic_irq_data = data->plic_irq_datas[d->hwirq];

	reg_off = d->hwirq;
	writel(0, (unsigned int *)data->reg_clr + reg_off);

	pr_debug("%s %ld, parent %s/%ld\n", __func__, d->hwirq,
		plic_irq_data->domain->name, plic_irq_data->hwirq);
	if (plic_irq_data->chip->irq_ack)
		plic_irq_data->chip->irq_ack(plic_irq_data);
}

static void sg2044_msi_mask_irq(struct irq_data *d)
{
	struct sg2044_msi_data *data  = irq_data_get_irq_chip_data(d);
	struct irq_data *plic_irq_data = data->plic_irq_datas[d->hwirq];

	pr_debug("%s %ld, parent %s/%ld\n", __func__, d->hwirq,
		plic_irq_data->domain->name, plic_irq_data->hwirq);
	plic_irq_data->chip->irq_mask(plic_irq_data);
}

static void sg2044_msi_unmask_irq(struct irq_data *d)
{
	struct sg2044_msi_data *data  = irq_data_get_irq_chip_data(d);
	struct irq_data *plic_irq_data = data->plic_irq_datas[d->hwirq];

	pr_debug("%s %ld, parent %s/%ld\n", __func__, d->hwirq,
		plic_irq_data->domain->name, plic_irq_data->hwirq);
	plic_irq_data->chip->irq_unmask(plic_irq_data);
}

static void sg2044_msi_setup_msi_msg(struct irq_data *d, struct msi_msg *msg)
{
	struct sg2044_msi_data *data  = irq_data_get_irq_chip_data(d);

	msg->address_lo = lower_32_bits(data->reg_set_phys) + 4 * (d->hwirq / 32);
	msg->address_hi = upper_32_bits(data->reg_set_phys);
	msg->data = d->hwirq % 32;

	pr_debug("%s msi#%d: address_hi %#x, address_lo %#x, data %#x\n", __func__,
		(int)d->hwirq, msg->address_hi, msg->address_lo, msg->data);
}

static int sg2044_msi_set_affinity(struct irq_data *d,
				 const struct cpumask *mask, bool force)
{
	struct sg2044_msi_data *data  = irq_data_get_irq_chip_data(d);
	struct irq_data *plic_irq_data = data->plic_irq_datas[d->hwirq];

	irq_data_update_effective_affinity(d, mask);
	if (plic_irq_data->chip->irq_set_affinity)
		return plic_irq_data->chip->irq_set_affinity(plic_irq_data, mask, force);
	else
		return -EINVAL;
}

static int sg2044_msi_set_type(struct irq_data *d, u32 type)
{
	/*
	 * dummy function, so __irq_set_trigger can continue to set
	 * correct trigger type.
	 */
	return 0;
}

static struct irq_chip sg2044_msi_irq_chip = {
	.name = "SG2044 MSI",
	.irq_ack = sg2044_msi_ack_irq,
	.irq_mask = sg2044_msi_mask_irq,
	.irq_unmask = sg2044_msi_unmask_irq,
	.irq_compose_msi_msg = sg2044_msi_setup_msi_msg,
	.irq_set_affinity = sg2044_msi_set_affinity,
	.irq_set_type = sg2044_msi_set_type,
};

static int sg2044_get_msi_hwirq(struct sg2044_msi_data *data, int plic_hwirq)
{
	int i;

	for (i = 0; i < data->num_irqs; i++) {
		if (data->msi_to_plic[i] == plic_hwirq)
			break;
	}

	return i;
}

static void sg2044_msi_irq_handler(struct irq_desc *plic_desc)
{
	struct irq_chip *plic_chip = irq_desc_get_chip(plic_desc);
	struct sg2044_msi_data *data = irq_desc_get_handler_data(plic_desc);
	irq_hw_number_t plic_hwirq = irq_desc_get_irq_data(plic_desc)->hwirq;
	irq_hw_number_t sg2044_msi_hwirq;
	int sg2044_msi_irq, ret;

	chained_irq_enter(plic_chip, plic_desc);


	sg2044_msi_hwirq = sg2044_get_msi_hwirq(data, plic_hwirq);
	if (sg2044_msi_hwirq < data->num_irqs) {
		sg2044_msi_irq = irq_find_mapping(data->domain, sg2044_msi_hwirq);
		pr_debug("%s plic hwirq %ld, msi hwirq %ld, msi irq %d\n", __func__,
				plic_hwirq, sg2044_msi_hwirq, sg2044_msi_irq);
		if (sg2044_msi_irq)
			ret = generic_handle_irq(sg2044_msi_irq);
		pr_debug("%s handled msi irq %d, %d\n", __func__, sg2044_msi_irq, ret);
	} else {
		pr_debug("%s not found msi hwirq for plic hwirq %ld\n", __func__, plic_hwirq);
		/*
		 * workaround, ack unexpected(unregistered) interrupt
		 */
		writel(1 << (plic_hwirq - data->plic_hwirqs[0]), data->reg_clr);
	}

	chained_irq_exit(plic_chip, plic_desc);
}

static int sg2044_msi_probe(struct platform_device *pdev)
{
	struct sg2044_msi_data *data;
	struct resource *res;
	struct fwnode_handle *fwnode = dev_fwnode(&pdev->dev);
	int ret, i;

	/* alloc private data */
	data = kzalloc(sizeof(struct sg2044_msi_data), GFP_KERNEL);
	if (!data)
		return -ENOMEM;
	platform_set_drvdata(pdev, data);
	data->pdev = pdev;
	spin_lock_init(&data->lock);

	if (device_property_read_u32(&pdev->dev, "reg-bitwidth", &data->reg_bitwidth))
		data->reg_bitwidth = 32;

	if (device_property_read_u32(&pdev->dev, "sophgo,msi-num-vecs", &data->num_irqs))
		data->num_irqs = MAX_IRQ_NUMBER;

	if (IS_ENABLED(CONFIG_OF) && pdev->dev.of_node)
		res = platform_get_resource_byname(pdev, IORESOURCE_MEM, "set");
	else if (ACPI_COMPANION(&pdev->dev))
		res = platform_get_resource(pdev, IORESOURCE_MEM, 0);
	data->reg_set = devm_ioremap_resource(&pdev->dev, res);
	if (IS_ERR(data->reg_set)) {
		dev_err(&pdev->dev, "failed map set register\n");
		ret = PTR_ERR(data->reg_set);
		goto out;
	}

	data->reg_set_phys = res->start;
	if (IS_ENABLED(CONFIG_OF) && pdev->dev.of_node)
		res = platform_get_resource_byname(pdev, IORESOURCE_MEM, "clr");
	else if (ACPI_COMPANION(&pdev->dev))
		res = platform_get_resource(pdev, IORESOURCE_MEM, 1);
	data->reg_clr = devm_ioremap_resource(&pdev->dev, res);
	if (IS_ERR(data->reg_clr)) {
		dev_err(&pdev->dev, "failed map clear register\n");
		ret = PTR_ERR(data->reg_clr);
		goto out;
	}

	for (i = 0; i < data->num_irqs; i++) {
		int irq;

		irq = platform_get_irq(pdev, i);
		if (irq < 0)
			break;

		data->plic_irqs[i] = irq;
		data->plic_irq_datas[i] = irq_get_irq_data(irq);
		if (!data->plic_irq_datas[i]) {
			dev_err(&pdev->dev, "Invalid IRQ: %d\n", irq);
			ret = -EINVAL;
			goto out;
		}

		data->plic_hwirqs[i] = data->plic_irq_datas[i]->hwirq;
		dev_dbg(&pdev->dev, "msi%d: plic hwirq %ld, plic irq %d\n", i,
				data->plic_hwirqs[i], data->plic_irqs[i]);
	}

	dev_info(&pdev->dev, "map %d PLIC interrupts\n", data->num_irqs);

	data->msi_map = bitmap_zalloc(data->num_irqs, GFP_KERNEL);
	if (!data->msi_map)
		return -ENOMEM;

	/* create IRQ domain */
	data->domain = irq_domain_create_linear(fwnode, data->num_irqs,
						&sg2044_msi_domain_ops, data);
	if (!data->domain) {
		dev_err(&pdev->dev, "create linear irq doamin failed\n");
		ret = -ENODEV;
		goto out;
	}
	data->chip = &sg2044_msi_irq_chip;

	/*
	 * workaround to deal with IRQ conflict with TPU driver,
	 * skip the firt IRQ and mark it as used.
	 */
	for (i = 0; i < data->num_irqs; i++)
		irq_set_chained_handler_and_data(data->plic_irqs[i],
							sg2044_msi_irq_handler, data);

	irq_domain_update_bus_token(data->domain, DOMAIN_BUS_NEXUS);
	if (msi_data)
		dev_err(&pdev->dev, "msi_data is not empty, %s\n",
			dev_name(&msi_data->pdev->dev));
	msi_data = data;

#ifdef CONFIG_ACPI
	if (!acpi_disabled)
		acpi_dev_clear_dependencies(ACPI_COMPANION(fwnode->dev));
#endif

	return 0;

out:
	if (data->reg_set)
		iounmap(data->reg_set);
	if (data->reg_clr)
		iounmap(data->reg_clr);
	kfree(data);
	return ret;
}

static const struct of_device_id sg2044_msi_of_match[] = {
	{ .compatible = "sophgo,sg2044-msi", },
	{},
};

#ifdef CONFIG_ACPI
static const struct acpi_device_id sg2044_msi_acpi_match[] = {
	{ "SOPH0001", 0 },
	{}
};
#endif

static struct platform_driver sg2044_msi_driver = {
	.driver = {
		.name = "sg2044-msi",
		.owner = THIS_MODULE,
		.of_match_table = of_match_ptr(sg2044_msi_of_match),
		.acpi_match_table = ACPI_PTR(sg2044_msi_acpi_match),
	},
	.probe = sg2044_msi_probe,
};

static int __init sg2044_msi_init(void)
{
	return platform_driver_register(&sg2044_msi_driver);
}

arch_initcall(sg2044_msi_init);
