### Start verbose source output (echo mode) for '../../ORCA_TOP.design_config.tcl' ...
# set lib_dir /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib
# set hack_lef_dir /u/bcruik2/hacked_lefs
# set top_design ORCA_TOP
# set FCL 0
# set add_ios 0
# set pad_design 0
# set design_size {1000 644}
# set design_io_border 10
# set dc_floorplanning 1
# set enable_dft  1
# set innovus_enable_manual_macro_placement 0
# set split_constraints 0
# set rtl_list [list ../../syn/rtl/$top_design.sv ]
# set slow_corner "ss0p75vn40c ss0p75vn40c_i0p95v ss0p75vn40c_i0p75v ss0p95vn40c ss0p95vn40c_i0p75v"
# set fast_corner "ff0p95vn40c ff0p95vn40c_i1p16v ff0p95vn40c_i0p95v ff1p16vn40c ff1p16vn40c_i1p16v ff1p16vn40c_i0p95v"
# set synth_corners_slow $slow_corner
# set synth_corners_fast $fast_corner
# set slow_metal Cmax.tlup_-40
# set fast_metal Cmin.tlup_-40
# set lib_types "$lib_dir/stdcell_rvt/db_nldm $lib_dir/stdcell_lvt/db_nldm $lib_dir/stdcell_hvt/db_nldm $lib_dir/io_std/db_nldm $lib_dir/sram/db_nldm $lib_dir/pll/db_nldm"
# set ndm_types "$lib_dir/stdcell_rvt/ndm $lib_dir/stdcell_lvt/ndm $lib_dir/stdcell_hvt/ndm $lib_dir/sram/ndm $lib_dir/io_std/ndm  $lib_dir/pll/ndm"
# set lib_types_target "$lib_dir/stdcell_rvt/db_nldm"
# set sub_lib_type "saed32?vt_ saed32sram_ saed32io_wb_ saed32pll_ saed32?vt_ulvl_ saed32?vt_dlvl_"
# set sub_lib_type_target "saed32rvt_"
# set synth_corners_target "ss0p95vn40c ss0p75vn40c" 
# set tech_lef ${hack_lef_dir}/tech.lef 
# set lef_types [list $hack_lef_dir  \
$lib_dir/sram/lef/ \
$lib_dir/io_std/lef \
$lib_dir/pll/lef \
]
# set sub_lef_type "saed32nm_?vt_*.lef saed32sram.lef saed32io_std_wb saed32_PLL.lef"
# set synth_corners $slow_corner
# set synth_corners_slow $slow_corner
# set synth_corners_fast $fast_corner
# set mwlib_types [list $lib_dir/stdcell_hvt/milkyway \
$lib_dir/stdcell_rvt/milkyway \
$lib_dir/stdcell_lvt/milkyway  \
$lib_dir/io_std/milkyway \
$lib_dir/sram/milkyway $lib_dir/pll/milkyway \
 ]
# set sub_mwlib_type "saed32nm_?vt_* SRAM32NM saed32io_wb_* SAED32_PLL_FR*"
# if { 0 } {
    set corners ""
    #Add Worst corners
    set corners "$corners ss0p75vn40c ss0p75vn40c_i0p95v ss0p75vn40c_i0p75v ss0p95vn40c ss0p95vn40c_i0p75v"
    #Add Best corners
    set corners "$corners ff0p95vn40c ff0p95vn40c_i1p16v ff0p95vn40c_i0p95v ff1p16vn40c ff1p16vn40c_i1p16v ff1p16vn40c_i0p95v"
    #Add Leakage corners
    set corners "$corners ff0p95v125c f0p95v125c_i1p16v ff0p95v125c_i0p95v ff1p16v125c ff1p16v125c_i1p16v ff1p16v125c ff1p16v125c_i0p95v"
    set lib_types "stdcell_hvt stdcell_rvt stdcell_lvt sram_lp"
    # Get the main standard cells, and also the level shifters.  Plus srams.
    set sub_lib_type "saed32?vt_ saed32?vt_ulvl_ saed32?vt_dlvl_ saed32sram_"
}
# set topdir [ lindex [ regexp -inline "(.*)\(syn\|pt\|apr\)" [pwd] ] 1 ]
# set sub_block {SDRAM_TOP 
				BLENDER_0 
				PCI_TOP 
				CONTEXT_MEM 
				RISC_CORE 
				CLOCKING 
				BLENDER_1 
				PARSER 
				}
# set sub_block_I {I_SDRAM_TOP I_BLENDER_1  I_BLENDER_0 I_RISC_CORE I_CONTEXT_MEM I_PCI_TOP I_PARSER I_CLOCKING}
# set macro_block {I_SDRAM_TOP I_PCI_TOP I_RISC_CORE I_CONTEXT_MEM}
# if {[info exists synopsys_program_name]} {
        if { $synopsys_program_name == "dc_shell" } {
           set_host_options -max_cores 4
        } 
        if { ( $synopsys_program_name == "icc2_shell" ) || ($synopsys_program_name == "fc_shell" ) } {
           set_host_options -max_cores 4
        }
} elseif {[get_db root: .program_short_name] == "innovus"} {
        if [is_common_ui_mode ] {set_multi_cpu_usage -local_cpu 8  
        } else { setMultiCpuUsage -localCpu 8 }
} elseif {[get_db root: .program_short_name] == "genus"} {
  set_db / .max_cpus_per_server 8 
}
### End verbose source output for '../../ORCA_TOP.design_config.tcl'.
######## STARTING INITIALIZE and FLOORPLAN #################
set_default_view -setup func_worst_scenario
#% Begin Load MMMC data ... (date=05/19 01:08:12, mem=1510.2M)
#% End Load MMMC data ... (date=05/19 01:08:12, total cpu=0:00:00.1, real=0:00:00.0, peak res=1511.4M, current mem=1511.4M)

Loading LEF file /u/bcruik2/hacked_lefs/tech.lef ...

Loading LEF file saed32sram.lef ...
Set DBUPerIGU to M2 pitch 152.
WARNING (LEFPARS-2003): BUSBITCHARS is a required statement in LEF files with version 5.5 and earlier.
Without BUSBITCHARS defined, the LEF file is technically incorrect.
Refer to the LEF/DEF 5.5 or earlier Language Reference manual on how to define this statement. See file saed32sram.lef at line 197399.

Loading LEF file saed32nm_rvt_1p9m.lef ...
WARNING (LEFPARS-2003): BUSBITCHARS is a required statement in LEF files with version 5.5 and earlier.
Without BUSBITCHARS defined, the LEF file is technically incorrect.
Refer to the LEF/DEF 5.5 or earlier Language Reference manual on how to define this statement. See file saed32nm_rvt_1p9m.lef at line 148040.

Loading LEF file saed32nm_hvt_1p9m.lef ...
WARNING (LEFPARS-2003): BUSBITCHARS is a required statement in LEF files with version 5.5 and earlier.
Without BUSBITCHARS defined, the LEF file is technically incorrect.
Refer to the LEF/DEF 5.5 or earlier Language Reference manual on how to define this statement. See file saed32nm_hvt_1p9m.lef at line 191962.

Loading LEF file saed32_PLL.lef ...
WARNING (LEFPARS-2003): BUSBITCHARS is a required statement in LEF files with version 5.5 and earlier.
Without BUSBITCHARS defined, the LEF file is technically incorrect.
Refer to the LEF/DEF 5.5 or earlier Language Reference manual on how to define this statement. See file saed32_PLL.lef at line 372.

Loading LEF file saed32nm_lvt_1p9m.lef ...
WARNING (LEFPARS-2003): BUSBITCHARS is a required statement in LEF files with version 5.5 and earlier.
Without BUSBITCHARS defined, the LEF file is technically incorrect.
Refer to the LEF/DEF 5.5 or earlier Language Reference manual on how to define this statement. See file saed32nm_lvt_1p9m.lef at line 67466.

##  Check design process and node:  
##  Both design process and tech node are not set.

Loading view definition file from mmmc.tcl
Starting library reading in 'Multi-threaded flow' (with '8' threads)
Reading worst_libs timing library /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.lib.
**WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.lib, Line 84611)
**WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.lib, Line 84662)
**WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.lib, Line 84713)
**WARN: (TECHLIB-313):	Property 'fanout_load' can not be set on pin 'D' of cell 'NMT1_RVT' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.lib)
**WARN: (TECHLIB-313):	Property 'fanout_load' can not be set on pin 'D' of cell 'NMT2_RVT' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.lib)
**WARN: (TECHLIB-313):	Property 'fanout_load' can not be set on pin 'D' of cell 'NMT3_RVT' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'PMT3_RVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'PMT2_RVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'PMT1_RVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'NMT3_RVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'NMT2_RVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'NMT1_RVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.lib)
Read 294 cells in library saed32rvt_ss0p75vn40c.
Reading worst_libs timing library /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_dlvl_ss0p75vn40c_i0p95v.lib.
**WARN: (TECHLIB-1161):	The library level attribute default_operating_conditions on line 6569 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_dlvl_ss0p75vn40c_i0p95v.lib)
**WARN: (TECHLIB-1161):	The library level attribute default_wire_load on line 6570 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_dlvl_ss0p75vn40c_i0p95v.lib)
**WARN: (TECHLIB-1161):	The library level attribute default_wire_load_selection on line 6571 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_dlvl_ss0p75vn40c_i0p95v.lib)
Read 24 cells in library saed32rvt_dlvl_ss0p75vn40c_i0p95v.
Reading worst_libs timing library /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ulvl_ss0p75vn40c_i0p75v.lib.
**WARN: (TECHLIB-1161):	The library level attribute default_operating_conditions on line 3945 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ulvl_ss0p75vn40c_i0p75v.lib)
**WARN: (TECHLIB-1161):	The library level attribute default_wire_load on line 3946 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ulvl_ss0p75vn40c_i0p75v.lib)
**WARN: (TECHLIB-1161):	The library level attribute default_wire_load_selection on line 3947 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ulvl_ss0p75vn40c_i0p75v.lib)
Read 12 cells in library saed32rvt_ulvl_ss0p75vn40c_i0p75v.
Reading worst_libs timing library /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_dlvl_ss0p75vn40c_i0p75v.lib.
**WARN: (TECHLIB-1161):	The library level attribute default_operating_conditions on line 6569 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_dlvl_ss0p75vn40c_i0p75v.lib)
**WARN: (TECHLIB-1161):	The library level attribute default_wire_load on line 6570 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_dlvl_ss0p75vn40c_i0p75v.lib)
**WARN: (TECHLIB-1161):	The library level attribute default_wire_load_selection on line 6571 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_dlvl_ss0p75vn40c_i0p75v.lib)
Read 24 cells in library saed32rvt_dlvl_ss0p75vn40c_i0p75v.
Reading worst_libs timing library /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95vn40c.lib.
**WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95vn40c.lib, Line 84607)
**WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95vn40c.lib, Line 84658)
**WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95vn40c.lib, Line 84709)
**WARN: (TECHLIB-313):	Property 'fanout_load' can not be set on pin 'D' of cell 'NMT1_RVT' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95vn40c.lib)
**WARN: (TECHLIB-313):	Property 'fanout_load' can not be set on pin 'D' of cell 'NMT2_RVT' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95vn40c.lib)
**WARN: (TECHLIB-313):	Property 'fanout_load' can not be set on pin 'D' of cell 'NMT3_RVT' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95vn40c.lib)
**WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95vn40c.lib, Line 120047)
**WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95vn40c.lib, Line 120098)
**WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95vn40c.lib, Line 120149)
**WARN: (TECHLIB-313):	Property 'fanout_load' can not be set on pin 'D' of cell 'PMT1_RVT' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95vn40c.lib)
**WARN: (TECHLIB-313):	Property 'fanout_load' can not be set on pin 'D' of cell 'PMT2_RVT' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95vn40c.lib)
**WARN: (TECHLIB-313):	Property 'fanout_load' can not be set on pin 'D' of cell 'PMT3_RVT' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95vn40c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'PMT3_RVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95vn40c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'PMT2_RVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95vn40c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'PMT1_RVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95vn40c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'NMT3_RVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95vn40c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'NMT2_RVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95vn40c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'NMT1_RVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95vn40c.lib)
Read 294 cells in library saed32rvt_ss0p95vn40c.
Reading worst_libs timing library /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ulvl_ss0p95vn40c_i0p75v.lib.
**WARN: (TECHLIB-1161):	The library level attribute default_operating_conditions on line 3945 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ulvl_ss0p95vn40c_i0p75v.lib)
**WARN: (TECHLIB-1161):	The library level attribute default_wire_load on line 3946 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ulvl_ss0p95vn40c_i0p75v.lib)
**WARN: (TECHLIB-1161):	The library level attribute default_wire_load_selection on line 3947 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ulvl_ss0p95vn40c_i0p75v.lib)
Read 12 cells in library saed32rvt_ulvl_ss0p95vn40c_i0p75v.
Reading worst_libs timing library /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p75vn40c.lib.
**WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p75vn40c.lib, Line 84607)
**WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p75vn40c.lib, Line 84658)
**WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p75vn40c.lib, Line 84709)
**WARN: (TECHLIB-313):	Property 'fanout_load' can not be set on pin 'D' of cell 'NMT1_LVT' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p75vn40c.lib)
**WARN: (TECHLIB-313):	Property 'fanout_load' can not be set on pin 'D' of cell 'NMT2_LVT' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p75vn40c.lib)
**WARN: (TECHLIB-313):	Property 'fanout_load' can not be set on pin 'D' of cell 'NMT3_LVT' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p75vn40c.lib)
**WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p75vn40c.lib, Line 120047)
**WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p75vn40c.lib, Line 120098)
**WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p75vn40c.lib, Line 120149)
**WARN: (TECHLIB-313):	Property 'fanout_load' can not be set on pin 'D' of cell 'PMT1_LVT' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p75vn40c.lib)
**WARN: (TECHLIB-313):	Property 'fanout_load' can not be set on pin 'D' of cell 'PMT2_LVT' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p75vn40c.lib)
**WARN: (TECHLIB-313):	Property 'fanout_load' can not be set on pin 'D' of cell 'PMT3_LVT' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p75vn40c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'PMT3_LVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p75vn40c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'PMT2_LVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p75vn40c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'PMT1_LVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p75vn40c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'NMT3_LVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p75vn40c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'NMT2_LVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p75vn40c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'NMT1_LVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p75vn40c.lib)
Read 294 cells in library saed32lvt_ss0p75vn40c.
Reading worst_libs timing library /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_dlvl_ss0p75vn40c_i0p95v.lib.
**WARN: (TECHLIB-1161):	The library level attribute default_operating_conditions on line 6569 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_dlvl_ss0p75vn40c_i0p95v.lib)
**WARN: (TECHLIB-1161):	The library level attribute default_wire_load on line 6570 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_dlvl_ss0p75vn40c_i0p95v.lib)
**WARN: (TECHLIB-1161):	The library level attribute default_wire_load_selection on line 6571 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_dlvl_ss0p75vn40c_i0p95v.lib)
Read 24 cells in library saed32lvt_dlvl_ss0p75vn40c_i0p95v.
Reading worst_libs timing library /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ulvl_ss0p75vn40c_i0p75v.lib.
**WARN: (TECHLIB-1161):	The library level attribute default_operating_conditions on line 3945 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ulvl_ss0p75vn40c_i0p75v.lib)
**WARN: (TECHLIB-1161):	The library level attribute default_wire_load on line 3946 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ulvl_ss0p75vn40c_i0p75v.lib)
**WARN: (TECHLIB-1161):	The library level attribute default_wire_load_selection on line 3947 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ulvl_ss0p75vn40c_i0p75v.lib)
Read 12 cells in library saed32lvt_ulvl_ss0p75vn40c_i0p75v.
Reading worst_libs timing library /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_dlvl_ss0p75vn40c_i0p75v.lib.
**WARN: (TECHLIB-1161):	The library level attribute default_operating_conditions on line 6569 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_dlvl_ss0p75vn40c_i0p75v.lib)
**WARN: (TECHLIB-1161):	The library level attribute default_wire_load on line 6570 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_dlvl_ss0p75vn40c_i0p75v.lib)
Message <TECHLIB-1161> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
Read 24 cells in library saed32lvt_dlvl_ss0p75vn40c_i0p75v.
Reading worst_libs timing library /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p95vn40c.lib.
**WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p95vn40c.lib, Line 84607)
**WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p95vn40c.lib, Line 84658)
**WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p95vn40c.lib, Line 84709)
**WARN: (TECHLIB-313):	Property 'fanout_load' can not be set on pin 'D' of cell 'NMT1_LVT' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p95vn40c.lib)
**WARN: (TECHLIB-313):	Property 'fanout_load' can not be set on pin 'D' of cell 'NMT2_LVT' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p95vn40c.lib)
**WARN: (TECHLIB-313):	Property 'fanout_load' can not be set on pin 'D' of cell 'NMT3_LVT' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p95vn40c.lib)
Read 294 cells in library saed32lvt_ss0p95vn40c.
Reading worst_libs timing library /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ulvl_ss0p95vn40c_i0p75v.lib.
Read 12 cells in library saed32lvt_ulvl_ss0p95vn40c_i0p75v.
Reading worst_libs timing library /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75vn40c.lib.
**WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75vn40c.lib, Line 84713)
**WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75vn40c.lib, Line 84764)
Message <TECHLIB-1277> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
**WARN: (TECHLIB-313):	Property 'fanout_load' can not be set on pin 'D' of cell 'NMT1_HVT' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75vn40c.lib)
**WARN: (TECHLIB-313):	Property 'fanout_load' can not be set on pin 'D' of cell 'NMT2_HVT' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75vn40c.lib)
Message <TECHLIB-313> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
**WARN: (TECHLIB-302):	No function defined for cell 'PMT3_HVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75vn40c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'PMT2_HVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75vn40c.lib)
Message <TECHLIB-302> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
Read 294 cells in library saed32hvt_ss0p75vn40c.
Reading worst_libs timing library /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_dlvl_ss0p75vn40c_i0p95v.lib.
Read 24 cells in library saed32hvt_dlvl_ss0p75vn40c_i0p95v.
Reading worst_libs timing library /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ulvl_ss0p75vn40c_i0p75v.lib.
Read 12 cells in library saed32hvt_ulvl_ss0p75vn40c_i0p75v.
Reading worst_libs timing library /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_dlvl_ss0p75vn40c_i0p75v.lib.
Read 24 cells in library saed32hvt_dlvl_ss0p75vn40c_i0p75v.
Reading worst_libs timing library /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95vn40c.lib.
Read 294 cells in library saed32hvt_ss0p95vn40c.
Reading worst_libs timing library /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ulvl_ss0p95vn40c_i0p75v.lib.
Read 12 cells in library saed32hvt_ulvl_ss0p95vn40c_i0p75v.
Reading worst_libs timing library /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95vn40c.lib.
Read 35 cells in library saed32sram_ss0p95vn40c.
Library reading multithread flow ended.
Starting library reading in 'Multi-threaded flow' (with '8' threads)
Reading best_libs timing library /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff0p95vn40c.lib.
Read 294 cells in library saed32rvt_ff0p95vn40c.
Reading best_libs timing library /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_dlvl_ff0p95vn40c_i1p16v.lib.
Read 24 cells in library saed32rvt_dlvl_ff0p95vn40c_i1p16v.
Reading best_libs timing library /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ulvl_ff0p95vn40c_i0p95v.lib.
Read 12 cells in library saed32rvt_ulvl_ff0p95vn40c_i0p95v.
Reading best_libs timing library /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_dlvl_ff0p95vn40c_i0p95v.lib.
Read 24 cells in library saed32rvt_dlvl_ff0p95vn40c_i0p95v.
Reading best_libs timing library /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff1p16vn40c.lib.
Read 294 cells in library saed32rvt_ff1p16vn40c.
Reading best_libs timing library /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ulvl_ff1p16vn40c_i1p16v.lib.
Read 12 cells in library saed32rvt_ulvl_ff1p16vn40c_i1p16v.
Reading best_libs timing library /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_dlvl_ff1p16vn40c_i1p16v.lib.
Read 24 cells in library saed32rvt_dlvl_ff1p16vn40c_i1p16v.
Reading best_libs timing library /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ulvl_ff1p16vn40c_i0p95v.lib.
Read 12 cells in library saed32rvt_ulvl_ff1p16vn40c_i0p95v.
Reading best_libs timing library /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ff0p95vn40c.lib.
Read 294 cells in library saed32lvt_ff0p95vn40c.
Reading best_libs timing library /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_dlvl_ff0p95vn40c_i1p16v.lib.
Read 24 cells in library saed32lvt_dlvl_ff0p95vn40c_i1p16v.
Reading best_libs timing library /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ulvl_ff0p95vn40c_i0p95v.lib.
Read 12 cells in library saed32lvt_ulvl_ff0p95vn40c_i0p95v.
Reading best_libs timing library /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_dlvl_ff0p95vn40c_i0p95v.lib.
Read 24 cells in library saed32lvt_dlvl_ff0p95vn40c_i0p95v.
Reading best_libs timing library /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ff1p16vn40c.lib.
Read 294 cells in library saed32lvt_ff1p16vn40c.
Reading best_libs timing library /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ulvl_ff1p16vn40c_i1p16v.lib.
Read 12 cells in library saed32lvt_ulvl_ff1p16vn40c_i1p16v.
Reading best_libs timing library /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_dlvl_ff1p16vn40c_i1p16v.lib.
Read 24 cells in library saed32lvt_dlvl_ff1p16vn40c_i1p16v.
Reading best_libs timing library /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ulvl_ff1p16vn40c_i0p95v.lib.
Read 12 cells in library saed32lvt_ulvl_ff1p16vn40c_i0p95v.
Reading best_libs timing library /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ff0p95vn40c.lib.
Read 294 cells in library saed32hvt_ff0p95vn40c.
Reading best_libs timing library /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_dlvl_ff0p95vn40c_i1p16v.lib.
Read 24 cells in library saed32hvt_dlvl_ff0p95vn40c_i1p16v.
Reading best_libs timing library /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ulvl_ff0p95vn40c_i0p95v.lib.
Read 12 cells in library saed32hvt_ulvl_ff0p95vn40c_i0p95v.
Reading best_libs timing library /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_dlvl_ff0p95vn40c_i0p95v.lib.
Read 24 cells in library saed32hvt_dlvl_ff0p95vn40c_i0p95v.
Reading best_libs timing library /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ff1p16vn40c.lib.
Read 294 cells in library saed32hvt_ff1p16vn40c.
Reading best_libs timing library /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ulvl_ff1p16vn40c_i1p16v.lib.
Read 12 cells in library saed32hvt_ulvl_ff1p16vn40c_i1p16v.
Reading best_libs timing library /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_dlvl_ff1p16vn40c_i1p16v.lib.
Read 24 cells in library saed32hvt_dlvl_ff1p16vn40c_i1p16v.
Reading best_libs timing library /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ulvl_ff1p16vn40c_i0p95v.lib.
Read 12 cells in library saed32hvt_ulvl_ff1p16vn40c_i0p95v.
Reading best_libs timing library /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ff1p16vn40c.lib.
Read 35 cells in library saed32sram_ff1p16vn40c.
Library reading multithread flow ended.
*** End library_loading (cpu=0.54min, real=0.17min, mem=146.0M, fe_cpu=1.49min, fe_real=2.42min, fe_mem=1934.7M) ***
#% Begin Load netlist data ... (date=05/19 01:08:24, mem=1609.2M)
*** Begin netlist parsing (mem=1934.7M) ***
Created 1025 new cells from 44 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist '../../syn/outputs/ORCA_TOP.dct.vg'

*** Memory Usage v#2 (Current mem = 1934.660M, initial mem = 820.664M) ***
*** End netlist parsing (cpu=0:00:00.5, real=0:00:00.0, mem=1934.7M) ***
#% End Load netlist data ... (date=05/19 01:08:24, total cpu=0:00:00.6, real=0:00:00.0, peak res=1651.4M, current mem=1651.4M)
Set top cell to ORCA_TOP.
Hooked 4138 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell ORCA_TOP ...
***** UseNewTieNetMode *****.
*** Netlist is unique.
** info: there are 4264 modules.
** info: there are 38947 stdCell insts.
** info: there are 404 insts with no signal pins.
** info: there are 40 macros.

*** Memory Usage v#2 (Current mem = 1982.574M, initial mem = 820.664M) ***
**WARN: (IMPFP-3961):	The techSite 'fillSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'cornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'ioSiteEW' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'ioSiteNS' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
Horizontal Layer M1 offset = 0 (derived)
Vertical Layer M2 offset = 0 (derived)
Start create_tracks
Generated pitch 0.228 in M9 is different from 2.432 defined in technology file in preferred direction.
Generated pitch 0.152 in M8 is different from 1.216 defined in technology file in preferred direction.
Generated pitch 0.152 in M7 is different from 1.216 defined in technology file in preferred direction.
Generated pitch 0.152 in M6 is different from 0.608 defined in technology file in preferred direction.
Generated pitch 0.152 in M5 is different from 0.608 defined in technology file in preferred direction.
Generated pitch 0.152 in M4 is different from 0.304 defined in technology file in preferred direction.
Generated pitch 0.152 in M3 is different from 0.304 defined in technology file in preferred direction.
Extraction setup Started for TopCell ORCA_TOP 
Initializing multi-corner RC extraction with 2 active RC Corners ...
Reading Capacitance Table File ../../cadence_cap_tech/saed32nm_1p9m_Cmax.cap ...
Process name: saed32nm_1p9m_Cmax.
Reading Capacitance Table File ../../cadence_cap_tech/saed32nm_1p9m_Cmin.cap ...
Process name: saed32nm_1p9m_Cmin.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: test_worst_scenario
    RC-Corner Name        : cmax
    RC-Corner Index       : 0
    RC-Corner Temperature : -40 Celsius
    RC-Corner Cap Table   : '../../cadence_cap_tech/saed32nm_1p9m_Cmax.cap'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
 
 Analysis View: func_worst_scenario
    RC-Corner Name        : cmax
    RC-Corner Index       : 0
    RC-Corner Temperature : -40 Celsius
    RC-Corner Cap Table   : '../../cadence_cap_tech/saed32nm_1p9m_Cmax.cap'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
 
 Analysis View: test_best_scenario
    RC-Corner Name        : cmin
    RC-Corner Index       : 1
    RC-Corner Temperature : -40 Celsius
    RC-Corner Cap Table   : '../../cadence_cap_tech/saed32nm_1p9m_Cmin.cap'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
 
 Analysis View: func_best_scenario
    RC-Corner Name        : cmin
    RC-Corner Index       : 1
    RC-Corner Temperature : -40 Celsius
    RC-Corner Cap Table   : '../../cadence_cap_tech/saed32nm_1p9m_Cmin.cap'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
Updating RC Grid density data for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
*Info: initialize multi-corner CTS.
Multithreaded Timing Analysis is initialized with 8 threads

Reading timing constraints file '../../constraints/ORCA_TOP_func_best.sdc' ...
Current (total cpu=0:01:36, real=0:02:33, peak res=2219.1M, current mem=2219.1M)
**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../../constraints/ORCA_TOP_func_best.sdc, Line 8).

**WARN: (TCLCMD-1142):	Virtual clock 'v_PCI_CLK' is being created with no source objects. (File ../../constraints/ORCA_TOP_func_best.sdc, Line 261).

**WARN: (TCLCMD-1142):	Virtual clock 'v_SDRAM_CLK' is being created with no source objects. (File ../../constraints/ORCA_TOP_func_best.sdc, Line 286).

**WARN: (TCLCMD-1333):	The combinational generated clock SD_DDR_CLK was specified without any of -divide_by, -multiply_by, or -edges options which are normally used to define the output waveform. A -divide_by 1 specification has been inferred for this clock. (File ../../constraints/ORCA_TOP_func_best.sdc, Line 289).

**WARN: (TCLCMD-1333):	The combinational generated clock SD_DDR_CLKn was specified without any of -divide_by, -multiply_by, or -edges options which are normally used to define the output waveform. A -divide_by 1 specification has been inferred for this clock. (File ../../constraints/ORCA_TOP_func_best.sdc, Line 292).

**WARN: (TCLCMD-1015):	The set_timing_derate command is not currently supported as a constraint which can be loaded as part of your SDC file. You can use the set_timing_Derate command interactively or in a Tcl command script. (File ../../constraints/ORCA_TOP_func_best.sdc, Line 786).

**WARN: (TCLCMD-1015):	The set_timing_derate command is not currently supported as a constraint which can be loaded as part of your SDC file. You can use the set_timing_Derate command interactively or in a Tcl command script. (File ../../constraints/ORCA_TOP_func_best.sdc, Line 787).

**ERROR: (DMMMC-271):	The software does not currently support the SDC set_voltage command. You should use operating conditions to control the default operating voltage and any power domain specific voltages.
**ERROR: (DMMMC-271):	The software does not currently support the SDC set_voltage command. You should use operating conditions to control the default operating voltage and any power domain specific voltages.
**ERROR: (DMMMC-271):	The software does not currently support the SDC set_voltage command. You should use operating conditions to control the default operating voltage and any power domain specific voltages.
INFO (CTE): Reading of timing constraints file ../../constraints/ORCA_TOP_func_best.sdc completed, with 7 WARNING
Ending "Constraint file reading stats" (total cpu=0:00:00.3, real=0:00:00.0, peak res=2237.1M, current mem=2235.3M)
Current (total cpu=0:01:36, real=0:02:33, peak res=2237.1M, current mem=2235.3M)
Reading timing constraints file '../../constraints/ORCA_TOP_test_best.sdc' ...
Current (total cpu=0:01:36, real=0:02:33, peak res=2237.1M, current mem=2235.3M)
**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../../constraints/ORCA_TOP_test_best.sdc, Line 8).

**WARN: (TCLCMD-1142):	Virtual clock 'v_PCI_CLK' is being created with no source objects. (File ../../constraints/ORCA_TOP_test_best.sdc, Line 265).

**WARN: (TCLCMD-1142):	Virtual clock 'v_SDRAM_CLK' is being created with no source objects. (File ../../constraints/ORCA_TOP_test_best.sdc, Line 290).

**WARN: (TCLCMD-1333):	The combinational generated clock SD_DDR_CLK was specified without any of -divide_by, -multiply_by, or -edges options which are normally used to define the output waveform. A -divide_by 1 specification has been inferred for this clock. (File ../../constraints/ORCA_TOP_test_best.sdc, Line 293).

**WARN: (TCLCMD-1333):	The combinational generated clock SD_DDR_CLKn was specified without any of -divide_by, -multiply_by, or -edges options which are normally used to define the output waveform. A -divide_by 1 specification has been inferred for this clock. (File ../../constraints/ORCA_TOP_test_best.sdc, Line 296).

**WARN: (TCLCMD-1015):	The set_timing_derate command is not currently supported as a constraint which can be loaded as part of your SDC file. You can use the set_timing_Derate command interactively or in a Tcl command script. (File ../../constraints/ORCA_TOP_test_best.sdc, Line 822).

**WARN: (TCLCMD-1015):	The set_timing_derate command is not currently supported as a constraint which can be loaded as part of your SDC file. You can use the set_timing_Derate command interactively or in a Tcl command script. (File ../../constraints/ORCA_TOP_test_best.sdc, Line 823).

**ERROR: (DMMMC-271):	The software does not currently support the SDC set_voltage command. You should use operating conditions to control the default operating voltage and any power domain specific voltages.
**ERROR: (DMMMC-271):	The software does not currently support the SDC set_voltage command. You should use operating conditions to control the default operating voltage and any power domain specific voltages.
**ERROR: (DMMMC-271):	The software does not currently support the SDC set_voltage command. You should use operating conditions to control the default operating voltage and any power domain specific voltages.
INFO (CTE): Reading of timing constraints file ../../constraints/ORCA_TOP_test_best.sdc completed, with 7 WARNING
Ending "Constraint file reading stats" (total cpu=0:00:00.3, real=0:00:01.0, peak res=2258.2M, current mem=2258.2M)
Current (total cpu=0:01:37, real=0:02:34, peak res=2258.2M, current mem=2258.2M)
Reading timing constraints file '../../constraints/ORCA_TOP_func_worst.sdc' ...
Current (total cpu=0:01:37, real=0:02:34, peak res=2258.3M, current mem=2258.3M)
**WARN: (TCLCMD-1142):	Virtual clock 'v_PCI_CLK' is being created with no source objects. (File ../../constraints/ORCA_TOP_func_worst.sdc, Line 263).

**WARN: (TCLCMD-1142):	Virtual clock 'v_SDRAM_CLK' is being created with no source objects. (File ../../constraints/ORCA_TOP_func_worst.sdc, Line 288).

**WARN: (TCLCMD-1333):	The combinational generated clock SD_DDR_CLK was specified without any of -divide_by, -multiply_by, or -edges options which are normally used to define the output waveform. A -divide_by 1 specification has been inferred for this clock. (File ../../constraints/ORCA_TOP_func_worst.sdc, Line 291).

**WARN: (TCLCMD-1333):	The combinational generated clock SD_DDR_CLKn was specified without any of -divide_by, -multiply_by, or -edges options which are normally used to define the output waveform. A -divide_by 1 specification has been inferred for this clock. (File ../../constraints/ORCA_TOP_func_worst.sdc, Line 298).

INFO (CTE): Reading of timing constraints file ../../constraints/ORCA_TOP_func_worst.sdc completed, with 4 WARNING
Ending "Constraint file reading stats" (total cpu=0:00:00.2, real=0:00:00.0, peak res=2258.7M, current mem=2258.7M)
Current (total cpu=0:01:37, real=0:02:34, peak res=2258.7M, current mem=2258.7M)
Reading timing constraints file '../../constraints/ORCA_TOP_test_worst.sdc' ...
Current (total cpu=0:01:37, real=0:02:34, peak res=2258.7M, current mem=2258.7M)
**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../../constraints/ORCA_TOP_test_worst.sdc, Line 8).

**WARN: (TCLCMD-1014):	The SDC set_operating_conditions assertion is not supported. Please use the create_delay_corner command to specify the desired operating enviroment. Use the setAnalysisMode command to control single vs. bestCase/worstCase vs. on-chip variation timing analysis. (File ../../constraints/ORCA_TOP_test_worst.sdc, Line 9).

**WARN: (TCLCMD-1142):	Virtual clock 'v_PCI_CLK' is being created with no source objects. (File ../../constraints/ORCA_TOP_test_worst.sdc, Line 266).

**WARN: (TCLCMD-1142):	Virtual clock 'v_SDRAM_CLK' is being created with no source objects. (File ../../constraints/ORCA_TOP_test_worst.sdc, Line 291).

**WARN: (TCLCMD-1333):	The combinational generated clock SD_DDR_CLK was specified without any of -divide_by, -multiply_by, or -edges options which are normally used to define the output waveform. A -divide_by 1 specification has been inferred for this clock. (File ../../constraints/ORCA_TOP_test_worst.sdc, Line 294).

**WARN: (TCLCMD-1333):	The combinational generated clock SD_DDR_CLKn was specified without any of -divide_by, -multiply_by, or -edges options which are normally used to define the output waveform. A -divide_by 1 specification has been inferred for this clock. (File ../../constraints/ORCA_TOP_test_worst.sdc, Line 301).

**WARN: (TCLCMD-1015):	The set_timing_derate command is not currently supported as a constraint which can be loaded as part of your SDC file. You can use the set_timing_Derate command interactively or in a Tcl command script. (File ../../constraints/ORCA_TOP_test_worst.sdc, Line 831).

**WARN: (TCLCMD-1015):	The set_timing_derate command is not currently supported as a constraint which can be loaded as part of your SDC file. You can use the set_timing_Derate command interactively or in a Tcl command script. (File ../../constraints/ORCA_TOP_test_worst.sdc, Line 832).

**ERROR: (DMMMC-271):	The software does not currently support the SDC set_voltage command. You should use operating conditions to control the default operating voltage and any power domain specific voltages.
**ERROR: (DMMMC-271):	The software does not currently support the SDC set_voltage command. You should use operating conditions to control the default operating voltage and any power domain specific voltages.
**ERROR: (DMMMC-271):	The software does not currently support the SDC set_voltage command. You should use operating conditions to control the default operating voltage and any power domain specific voltages.
INFO (CTE): Reading of timing constraints file ../../constraints/ORCA_TOP_test_worst.sdc completed, with 8 WARNING
Ending "Constraint file reading stats" (total cpu=0:00:00.2, real=0:00:00.0, peak res=2259.1M, current mem=2259.1M)
Current (total cpu=0:01:37, real=0:02:34, peak res=2259.1M, current mem=2259.1M)
Total number of combinational cells: 375
Total number of sequential cells: 396
Total number of tristate cells: 18
Total number of level shifter cells: 108
Total number of power gating cells: 0
Total number of isolation cells: 48
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
Total number of physical cells: 27
List of usable buffers: NBUFFX2_LVT NBUFFX16_LVT NBUFFX32_LVT NBUFFX4_LVT NBUFFX8_LVT
Total number of usable buffers: 5
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: IBUFFX2_HVT IBUFFX16_HVT IBUFFX32_HVT INVX0_HVT IBUFFX4_HVT IBUFFX8_HVT INVX16_HVT INVX1_HVT INVX2_HVT INVX32_HVT INVX4_HVT IBUFFX2_LVT INVX8_HVT IBUFFX16_LVT IBUFFX32_LVT INVX0_LVT IBUFFX4_LVT IBUFFX8_LVT INVX16_LVT INVX1_LVT INVX2_LVT INVX32_LVT INVX4_LVT IBUFFX2_RVT INVX8_LVT IBUFFX16_RVT IBUFFX32_RVT INVX0_RVT IBUFFX4_RVT IBUFFX8_RVT INVX16_RVT INVX1_RVT INVX2_RVT INVX32_RVT INVX4_RVT INVX8_RVT
Total number of usable inverters: 36
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: DELLN1X2_HVT DELLN2X2_HVT DELLN3X2_HVT NBUFFX2_HVT NBUFFX16_HVT NBUFFX32_HVT NBUFFX4_HVT NBUFFX8_HVT DELLN1X2_LVT DELLN2X2_LVT DELLN3X2_LVT DELLN1X2_RVT DELLN2X2_RVT DELLN3X2_RVT NBUFFX2_RVT NBUFFX16_RVT NBUFFX32_RVT NBUFFX4_RVT NBUFFX8_RVT
Total number of identified usable delay cells: 19
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPFP-3961           4  The techSite '%s' has no related standar...
ERROR     DMMMC-271            9  The software does not currently support ...
WARNING   TCLCMD-1014          1  The SDC set_operating_conditions asserti...
WARNING   TCLCMD-1015          6  The %s command is not currently supporte...
WARNING   TCLCMD-1142          8  Virtual clock '%s' is being created with...
WARNING   TCLCMD-1333          8  The combinational generated clock %s was...
WARNING   TCLCMD-1461          3  Skipped unsupported command: %s          
WARNING   TECHLIB-302         72  No function defined for cell '%s'. The c...
WARNING   TECHLIB-313         72  Property '%s' can not be set on pin '%s'...
WARNING   TECHLIB-1161       132  The library level attribute %s on line %...
WARNING   TECHLIB-1277        72  The %s '%s' has been defined for %s %s '...
*** Message Summary: 378 warning(s), 9 error(s)

Reading DEF file '../outputs/ORCA_TOP.floorplan.innovus_lab3.def', current time is Sun May 19 01:08:34 2024 ...
--- DIVIDERCHAR '/'
--- UnitsPerDBU = 1.0000
**WARN: (IMPFP-3961):	The techSite 'fillSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'cornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'ioSiteEW' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'ioSiteNS' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
Horizontal Layer M1 offset = 0 (derived)
Vertical Layer M2 offset = 0 (derived)
Start create_tracks
Generated pitch 0.228 in M9 is different from 2.432 defined in technology file in preferred direction.
Generated pitch 0.152 in M8 is different from 1.216 defined in technology file in preferred direction.
Generated pitch 0.152 in M7 is different from 1.216 defined in technology file in preferred direction.
Generated pitch 0.152 in M6 is different from 0.608 defined in technology file in preferred direction.
Generated pitch 0.152 in M5 is different from 0.608 defined in technology file in preferred direction.
Generated pitch 0.152 in M4 is different from 0.304 defined in technology file in preferred direction.
Generated pitch 0.152 in M3 is different from 0.304 defined in technology file in preferred direction.
--- DIEAREA (0 0) (868072 620008)
**WARN: (IMPDF-141):	Linking placement blockage with component 'I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_5' is only supported by defIn/defOut, but not other applications.
**WARN: (IMPDF-141):	Linking placement blockage with component 'I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_5' is only supported by defIn/defOut, but not other applications.
**WARN: (IMPDF-141):	Linking placement blockage with component 'I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0' is only supported by defIn/defOut, but not other applications.
**WARN: (IMPDF-141):	Linking placement blockage with component 'I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0' is only supported by defIn/defOut, but not other applications.
**WARN: (IMPDF-141):	Linking placement blockage with component 'I_CONTEXT_MEM/I_CONTEXT_RAM_0_1' is only supported by defIn/defOut, but not other applications.
**WARN: (IMPDF-141):	Linking placement blockage with component 'I_CONTEXT_MEM/I_CONTEXT_RAM_0_3' is only supported by defIn/defOut, but not other applications.
**WARN: (IMPDF-141):	Linking placement blockage with component 'I_CONTEXT_MEM/I_CONTEXT_RAM_1_1' is only supported by defIn/defOut, but not other applications.
**WARN: (IMPDF-141):	Linking placement blockage with component 'I_CONTEXT_MEM/I_CONTEXT_RAM_1_3' is only supported by defIn/defOut, but not other applications.
**WARN: (IMPDF-141):	Linking placement blockage with component 'I_CONTEXT_MEM/I_CONTEXT_RAM_2_1' is only supported by defIn/defOut, but not other applications.
**WARN: (IMPDF-141):	Linking placement blockage with component 'I_CONTEXT_MEM/I_CONTEXT_RAM_2_3' is only supported by defIn/defOut, but not other applications.
**WARN: (IMPDF-141):	Linking placement blockage with component 'I_CONTEXT_MEM/I_CONTEXT_RAM_2_4' is only supported by defIn/defOut, but not other applications.
**WARN: (IMPDF-141):	Linking placement blockage with component 'I_CONTEXT_MEM/I_CONTEXT_RAM_3_2' is only supported by defIn/defOut, but not other applications.
**WARN: (IMPDF-141):	Linking placement blockage with component 'I_CONTEXT_MEM/I_CONTEXT_RAM_3_2' is only supported by defIn/defOut, but not other applications.
**WARN: (IMPDF-141):	Linking placement blockage with component 'I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1' is only supported by defIn/defOut, but not other applications.
**WARN: (IMPDF-141):	Linking placement blockage with component 'I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0' is only supported by defIn/defOut, but not other applications.
**WARN: (IMPDF-141):	Linking placement blockage with component 'I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM' is only supported by defIn/defOut, but not other applications.
**WARN: (IMPDF-141):	Linking placement blockage with component 'I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM' is only supported by defIn/defOut, but not other applications.
**WARN: (IMPDF-141):	Linking placement blockage with component 'I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM' is only supported by defIn/defOut, but not other applications.
**WARN: (IMPDF-141):	Linking placement blockage with component 'I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM' is only supported by defIn/defOut, but not other applications.
**WARN: (IMPDF-141):	Linking placement blockage with component 'I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM' is only supported by defIn/defOut, but not other applications.
**WARN: (EMS-27):	Message (IMPDF-141) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
defIn read 10000 lines...
defIn read 20000 lines...
defIn read 30000 lines...
defIn read 40000 lines...
defIn read 50000 lines...
defIn read 60000 lines...
DEF file '../outputs/ORCA_TOP.floorplan.innovus_lab3.def' is parsed, current time is Sun May 19 01:08:34 2024.
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
Updating the floorplan ...
Start create_tracks
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
READING SCANDEF
Reading DEF file '../../syn/outputs/ORCA_TOP.dct.scan.def', current time is Sun May 19 01:08:35 2024 ...
--- CASESENSITIVE ON
--- DIVIDERCHAR '/'
DEF file '../../syn/outputs/ORCA_TOP.dct.scan.def' is parsed, current time is Sun May 19 01:08:35 2024.
FINISHED READING SCANDEF
Reading power intent file ../../syn/outputs/ORCA_TOP.dct.upf ...
Checking power intent
Checking scoped supply_net connected to top-level supply_net
IEEE1801_RUNTIME: checking scoped supply_net: cpu=0:00:00.00 real=0:00:00.00
Checking supply_set/supply_net
IEEE1801_RUNTIME: checking pst supplies: cpu=0:00:00.00 real=0:00:00.00
Setting boundaryports(3) from port_attr
IEEE1801_RUNTIME: checking port_attribute: cpu=0:00:00.00 real=0:00:00.00
IEEE1801_RUNTIME: checking related_supply_net: cpu=0:00:00.00 real=0:00:00.00
IEEE1801_RUNTIME: freeTimingGraph: cpu=0:00:00.65 real=0:00:01.00
IEEE1801_RUNTIME: commit_logic_port/net: cpu=0:00:00.00 real=0:00:00.00
IEEE1801_RUNTIME: commit_supply_net: cpu=0:00:00.01 real=0:00:00.00
INFO: restore power domain PD_RISC_CORE fence = 10.032 10.032 360.032 208.032
IEEE1801_RUNTIME: commit_power_domain: cpu=0:00:00.08 real=0:00:00.00
IEEE1801_RUNTIME: commit_global_connect: cpu=0:00:00.05 real=0:00:00.00
IEEE1801_RUNTIME: commit_power_mode: cpu=0:00:00.01 real=0:00:00.00
IEEE1801_RUNTIME: define_low_power_cells: cpu=0:00:00.13 real=0:00:00.00
IEEE1801_RUNTIME: GNC_connect_existing_iso_shifter: cpu=0:00:00.53 real=0:00:01.00
IEEE1801_RUNTIME: connectAlwaysOnBuf: cpu=0:00:00.00 real=0:00:00.00
IEEE1801_RUNTIME: replaceAlwaysOnAssignBuffer: cpu=0:00:00.00 real=0:00:00.00
number of pgNets = 3
IEEE1801_RUNTIME: commit_power_switch: cpu=0:00:00.00 real=0:00:00.00
IEEE1801_RUNTIME: commit_retention: cpu=0:00:00.00 real=0:00:00.00
IEEE1801_RUNTIME: commit_isolation: cpu=0:00:00.01 real=0:00:00.00
INFO: level_shifter strategy ls_out: added 62 level_shifter insts
INFO: level_shifter strategy ls_in: added 36 level_shifter insts
IEEE1801_RUNTIME: commit_level_shifter: cpu=0:00:00.04 real=0:00:00.00
Current (total cpu=0:01:41, real=0:02:39, peak res=2320.5M, current mem=2300.4M)
**ERROR: (DMMMC-271):	The software does not currently support the SDC set_voltage command. You should use operating conditions to control the default operating voltage and any power domain specific voltages.
**ERROR: (DMMMC-271):	The software does not currently support the SDC set_voltage command. You should use operating conditions to control the default operating voltage and any power domain specific voltages.
**ERROR: (DMMMC-271):	The software does not currently support the SDC set_voltage command. You should use operating conditions to control the default operating voltage and any power domain specific voltages.
Ending "Constraint file reading stats" (total cpu=0:00:00.3, real=0:00:00.0, peak res=2315.4M, current mem=2315.4M)
Current (total cpu=0:01:42, real=0:02:39, peak res=2320.5M, current mem=2315.4M)
Current (total cpu=0:01:42, real=0:02:39, peak res=2320.5M, current mem=2315.5M)
**ERROR: (DMMMC-271):	The software does not currently support the SDC set_voltage command. You should use operating conditions to control the default operating voltage and any power domain specific voltages.
**ERROR: (DMMMC-271):	The software does not currently support the SDC set_voltage command. You should use operating conditions to control the default operating voltage and any power domain specific voltages.
**ERROR: (DMMMC-271):	The software does not currently support the SDC set_voltage command. You should use operating conditions to control the default operating voltage and any power domain specific voltages.
Ending "Constraint file reading stats" (total cpu=0:00:00.2, real=0:00:00.0, peak res=2318.3M, current mem=2318.3M)
Current (total cpu=0:01:42, real=0:02:39, peak res=2320.5M, current mem=2318.3M)
Current (total cpu=0:01:42, real=0:02:39, peak res=2320.5M, current mem=2318.3M)
Ending "Constraint file reading stats" (total cpu=0:00:00.2, real=0:00:01.0, peak res=2318.8M, current mem=2318.8M)
Current (total cpu=0:01:42, real=0:02:40, peak res=2320.5M, current mem=2318.8M)
Current (total cpu=0:01:43, real=0:02:40, peak res=2320.5M, current mem=2318.8M)
**ERROR: (DMMMC-271):	The software does not currently support the SDC set_voltage command. You should use operating conditions to control the default operating voltage and any power domain specific voltages.
**ERROR: (DMMMC-271):	The software does not currently support the SDC set_voltage command. You should use operating conditions to control the default operating voltage and any power domain specific voltages.
**ERROR: (DMMMC-271):	The software does not currently support the SDC set_voltage command. You should use operating conditions to control the default operating voltage and any power domain specific voltages.
Ending "Constraint file reading stats" (total cpu=0:00:00.2, real=0:00:00.0, peak res=2319.4M, current mem=2319.4M)
Current (total cpu=0:01:43, real=0:02:40, peak res=2320.5M, current mem=2319.4M)
IEEE1801_RUNTIME: buildTimingGraph: cpu=0:00:02.27 real=0:00:02.00
IEEE1801_RUNTIME: connectAlwaysOnBuf: cpu=0:00:00.00 real=0:00:00.00
IEEE1801_RUNTIME: misc: cpu=0:00:00.01 real=0:00:00.00
IEEE1801_RUNTIME: update_pd_libset_by_voltages: cpu=0:00:00.00 real=0:00:00.00
IEEE1801_RUNTIME: setDenseRecIsoInstToDB: cpu=0:00:00.00 real=0:00:00.00
Total number of combinational cells: 357
Total number of sequential cells: 204
Total number of tristate cells: 18
Total number of level shifter cells: 108
Total number of power gating cells: 0
Total number of isolation cells: 48
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 30
Total number of retention cells: 180
Total number of physical cells: 27
List of usable buffers: NBUFFX2_LVT NBUFFX16_LVT NBUFFX32_LVT NBUFFX4_LVT NBUFFX8_LVT
Total number of usable buffers: 5
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: IBUFFX2_HVT IBUFFX16_HVT IBUFFX32_HVT INVX0_HVT IBUFFX4_HVT IBUFFX8_HVT INVX16_HVT INVX1_HVT INVX2_HVT INVX32_HVT INVX4_HVT IBUFFX2_LVT INVX8_HVT IBUFFX16_LVT IBUFFX32_LVT INVX0_LVT IBUFFX4_LVT IBUFFX8_LVT INVX16_LVT INVX1_LVT INVX2_LVT INVX32_LVT INVX4_LVT IBUFFX2_RVT INVX8_LVT IBUFFX16_RVT IBUFFX32_RVT INVX0_RVT IBUFFX4_RVT IBUFFX8_RVT INVX16_RVT INVX1_RVT INVX2_RVT INVX32_RVT INVX4_RVT INVX8_RVT
Total number of usable inverters: 36
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: DELLN1X2_HVT DELLN2X2_HVT DELLN3X2_HVT NBUFFX2_HVT NBUFFX16_HVT NBUFFX32_HVT NBUFFX4_HVT NBUFFX8_HVT DELLN1X2_LVT DELLN2X2_LVT DELLN3X2_LVT DELLN1X2_RVT DELLN2X2_RVT DELLN3X2_RVT NBUFFX2_RVT NBUFFX16_RVT NBUFFX32_RVT NBUFFX4_RVT NBUFFX8_RVT
Total number of identified usable delay cells: 19
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
number of pgNets = 3
**WARN: (IMPMSMV-4010):	The '-box' parameter of the 'modifypowerdomainattr' command is obsolete and will be removed in a future release. Use 'setObjFPlanBox Group <domain_name>' instead.
Type 'man IMPMSMV-4010' for more detail.
Power Domain 'PD_RISC_CORE'.
	  Boundary = 10.0320 10.0320 360.0320 208.0320
	   minGaps = T:0.0560 B:0.0560 L:0.0560 R:0.0560
	   rsExts  = T:0.0000 B:0.0000 L:0.0000 R:0.0000
	   core2Side = T:0.0000 B:0.0000 L:0.0000 R:0.0000
	   rowSpaceType = 0
	   rowSpacing = 0.0000
	   rowFlip = first (fplan:auto)
	   site = unit
**WARN: (IMPFP-3961):	The techSite 'fillSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'cornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'ioSiteEW' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'ioSiteNS' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units
Created reg2reg path group
Effort level <high> specified for reg2reg path_group
Created reg2cgate path group
Effort level <high> specified for reg2cgate path_group
#% Begin save design ... (date=05/19 01:08:44, mem=2358.2M)
INFO: Current data have to be saved into a temporary db: 'ORCA_TOP_floorplan.innovus.dat.tmp' first. It will be renamed to the correct name 'ORCA_TOP_floorplan.innovus.dat' after the old db was deleted.
% Begin Save ccopt configuration ... (date=05/19 01:08:44, mem=2358.2M)
% End Save ccopt configuration ... (date=05/19 01:08:44, total cpu=0:00:00.1, real=0:00:00.0, peak res=2359.9M, current mem=2359.9M)
% Begin Save netlist data ... (date=05/19 01:08:44, mem=2359.9M)
Writing Binary DB to ORCA_TOP_floorplan.innovus.dat.tmp/vbin/ORCA_TOP.v.bin in multi-threaded mode...
% End Save netlist data ... (date=05/19 01:08:44, total cpu=0:00:00.3, real=0:00:01.0, peak res=2360.0M, current mem=2360.0M)
Saving symbol-table file in separate thread ...
Saving congestion map file in separate thread ...
Saving congestion map file ORCA_TOP_floorplan.innovus.dat.tmp/ORCA_TOP.route.congmap.gz ...
% Begin Save AAE data ... (date=05/19 01:08:45, mem=2361.8M)
Saving AAE Data ...
% End Save AAE data ... (date=05/19 01:08:45, total cpu=0:00:00.1, real=0:00:00.0, peak res=2386.0M, current mem=2361.9M)
Saving preference file ORCA_TOP_floorplan.innovus.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
*info - save blackBox cells to lef file ORCA_TOP_floorplan.innovus.dat.tmp/ORCA_TOP.bbox.lef
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving SCANDEF file ...
*** Scan Trace Summary (runtime: cpu: 0:00:00.1 , real: 0:00:00.0): 
Successfully traced 5 scan chains (total 5106 scan bits).
Start applying DEF ordered sections ...
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_CTL_U1_count_int_reg_5_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/trans3_reg" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/mega_shift_reg_0__2_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/mega_shift_reg_0__28_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/mega_shift_reg_0__20_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/mega_shift_reg_0__30_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/mega_shift_reg_0__12_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/mega_shift_reg_0__29_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/mega_shift_reg_0__6_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/mega_shift_reg_0__14_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/mega_shift_reg_0__25_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/mega_shift_reg_0__4_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/mega_shift_reg_0__18_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/mega_shift_reg_0__27_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/mega_shift_reg_0__10_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/mega_shift_reg_0__19_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/mega_shift_reg_0__9_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/mega_shift_reg_0__22_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/mega_shift_reg_0__26_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/mega_shift_reg_0__0_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (EMS-27):	Message (IMPSC-1138) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Successfully applied all DEF ordered sections.
*** Scan Sanity Check Summary:
*** 5 scan chains passed sanity check.
Saving special route data file in separate thread ...
Saving PG file in separate thread ...
Saving placement file in separate thread ...
Saving route file in separate thread ...
Saving property file in separate thread ...
** Saving stdCellPlacement_binary (version# 2) ...
Saving PG file ORCA_TOP_floorplan.innovus.dat.tmp/ORCA_TOP.pg.gz, version#2, (Created by Innovus v23.10-p003_1 on Sun May 19 01:08:50 2024)
Saving property file ORCA_TOP_floorplan.innovus.dat.tmp/ORCA_TOP.prop
Save Adaptive View Pruning View Names to Binary file
TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
*** Completed saveProperty (cpu=0:00:00.1 real=0:00:00.0 mem=2874.6M) ***
*** Completed savePGFile (cpu=0:00:00.2 real=0:00:00.0 mem=2874.6M) ***
TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
*** Completed saveRoute (cpu=0:00:00.3 real=0:00:00.0 mem=2858.6M) ***
TAT_INFO: ::saveRoute REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::db::saveAnnotationAndProp REAL = 0 : CPU = 0 : MEM = 0.
Saving power intent database ...
TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
% Begin Save power constraints data ... (date=05/19 01:08:51, mem=2377.8M)
% End Save power constraints data ... (date=05/19 01:08:51, total cpu=0:00:00.1, real=0:00:00.0, peak res=2377.9M, current mem=2377.9M)
Generated self-contained design ORCA_TOP_floorplan.innovus.dat.tmp
#% End save design ... (date=05/19 01:08:56, total cpu=0:00:08.8, real=0:00:12.0, peak res=2407.3M, current mem=2380.4M)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPSC-1138         111  In scan chain "%s" DEF ordered section, ...
*** Message Summary: 111 warning(s), 0 error(s)

######## FINISHED INTIIALIZE and FLOORPLAN #################
######## STARTING PLACE #################
### Start verbose source output (echo mode) for '../scripts/ORCA_TOP.pre.place.tcl' ...
# if { [info exists synopsys_program_name ] } {
    source -echo -verbose ../scripts/fix_macro_outputs_place.tcl
    echo READING SCANDEF
    if { ( ! [ info exists fc_rtl ] ) ||  ( ! $fc_rtl ) } {
        echo READING SCANDEF
        read_def ../../syn/outputs/ORCA_TOP.dct.scan.def
        echo FINISHED READING SCANDEF
    }

    # Creating seperate voltage area for core area. 
    remove_voltage_areas *
    create_voltage_area -power_domains PD_RISC_CORE -region {{11 400} {450 640}}
    # Commit the UPF settings for ORCA.
    commit_upf
} else {
  source ../scripts/update_vddh_libs.tcl

  if { [ is_common_ui_mode ] } {  set_db eco_batch_mode true
  } else { setEcoMode -batchMode true }

  foreach_in_collection i [ get_cells -hier -filter "ref_name=~LSD*||ref_name==LSUP" ] {
     set vt [regsub  ".VT" [get_db $i .base_cell.base_name ] LVT ] 
     if { [ is_common_ui_mode ] } {  eco_update_cell -insts [get_db $i .name ] -cells $vt   
     } else { ecoChangeCell -inst [get_db $i .name ] -cell $vt  }
  }
  if { [ is_common_ui_mode ] } {  set_db eco_batch_mode false
  } else { setEcoMode -batchMode false  }
}
**ERROR: (IMPTS-423):	No library found for instance 'I_RISC_CORE/ls_in_35_test_si1', cell 'LSUPX1_RVT', in powerdomain 'PD_RISC_CORE', of view 'test_worst_scenario'
Type 'man IMPTS-423' for more detail.
**ERROR: (IMPTS-423):	No library found for instance 'I_RISC_CORE/ls_in_34_scan_enable', cell 'LSUPX1_RVT', in powerdomain 'PD_RISC_CORE', of view 'test_worst_scenario'
Type 'man IMPTS-423' for more detail.
**ERROR: (IMPTS-423):	No library found for instance 'I_RISC_CORE/ls_in_33_Instrn_0_', cell 'LSUPX1_RVT', in powerdomain 'PD_RISC_CORE', of view 'test_worst_scenario'
Type 'man IMPTS-423' for more detail.
**ERROR: (IMPTS-423):	No library found for instance 'I_RISC_CORE/ls_in_32_Instrn_1_', cell 'LSUPX1_RVT', in powerdomain 'PD_RISC_CORE', of view 'test_worst_scenario'
Type 'man IMPTS-423' for more detail.
**ERROR: (IMPTS-423):	No library found for instance 'I_RISC_CORE/ls_in_31_Instrn_2_', cell 'LSUPX1_RVT', in powerdomain 'PD_RISC_CORE', of view 'test_worst_scenario'
Type 'man IMPTS-423' for more detail.
**ERROR: (IMPTS-423):	No library found for instance 'I_RISC_CORE/ls_in_30_Instrn_3_', cell 'LSUPX1_RVT', in powerdomain 'PD_RISC_CORE', of view 'test_worst_scenario'
Type 'man IMPTS-423' for more detail.
**ERROR: (IMPTS-423):	No library found for instance 'I_RISC_CORE/ls_in_29_Instrn_4_', cell 'LSUPX1_RVT', in powerdomain 'PD_RISC_CORE', of view 'test_worst_scenario'
Type 'man IMPTS-423' for more detail.
**ERROR: (IMPTS-423):	No library found for instance 'I_RISC_CORE/ls_in_28_Instrn_5_', cell 'LSUPX1_RVT', in powerdomain 'PD_RISC_CORE', of view 'test_worst_scenario'
Type 'man IMPTS-423' for more detail.
**ERROR: (IMPTS-423):	No library found for instance 'I_RISC_CORE/ls_in_27_Instrn_6_', cell 'LSUPX1_RVT', in powerdomain 'PD_RISC_CORE', of view 'test_worst_scenario'
Type 'man IMPTS-423' for more detail.
**ERROR: (IMPTS-423):	No library found for instance 'I_RISC_CORE/ls_in_26_Instrn_7_', cell 'LSUPX1_RVT', in powerdomain 'PD_RISC_CORE', of view 'test_worst_scenario'
Type 'man IMPTS-423' for more detail.
**ERROR: (IMPTS-423):	No library found for instance 'I_RISC_CORE/ls_in_25_Instrn_8_', cell 'LSUPX1_RVT', in powerdomain 'PD_RISC_CORE', of view 'test_worst_scenario'
Type 'man IMPTS-423' for more detail.
**ERROR: (IMPTS-423):	No library found for instance 'I_RISC_CORE/ls_in_24_Instrn_9_', cell 'LSUPX1_RVT', in powerdomain 'PD_RISC_CORE', of view 'test_worst_scenario'
Type 'man IMPTS-423' for more detail.
**ERROR: (IMPTS-423):	No library found for instance 'I_RISC_CORE/ls_in_23_Instrn_10_', cell 'LSUPX1_RVT', in powerdomain 'PD_RISC_CORE', of view 'test_worst_scenario'
Type 'man IMPTS-423' for more detail.
**ERROR: (IMPTS-423):	No library found for instance 'I_RISC_CORE/ls_in_22_Instrn_11_', cell 'LSUPX1_RVT', in powerdomain 'PD_RISC_CORE', of view 'test_worst_scenario'
Type 'man IMPTS-423' for more detail.
**ERROR: (IMPTS-423):	No library found for instance 'I_RISC_CORE/ls_in_21_Instrn_12_', cell 'LSUPX1_RVT', in powerdomain 'PD_RISC_CORE', of view 'test_worst_scenario'
Type 'man IMPTS-423' for more detail.
**ERROR: (IMPTS-423):	No library found for instance 'I_RISC_CORE/ls_in_20_Instrn_13_', cell 'LSUPX1_RVT', in powerdomain 'PD_RISC_CORE', of view 'test_worst_scenario'
Type 'man IMPTS-423' for more detail.
**ERROR: (IMPTS-423):	No library found for instance 'I_RISC_CORE/ls_in_19_Instrn_14_', cell 'LSUPX1_RVT', in powerdomain 'PD_RISC_CORE', of view 'test_worst_scenario'
Type 'man IMPTS-423' for more detail.
**ERROR: (IMPTS-423):	No library found for instance 'I_RISC_CORE/ls_in_18_Instrn_15_', cell 'LSUPX1_RVT', in powerdomain 'PD_RISC_CORE', of view 'test_worst_scenario'
Type 'man IMPTS-423' for more detail.
**ERROR: (IMPTS-423):	No library found for instance 'I_RISC_CORE/ls_in_17_Instrn_16_', cell 'LSUPX1_RVT', in powerdomain 'PD_RISC_CORE', of view 'test_worst_scenario'
Type 'man IMPTS-423' for more detail.
**ERROR: (IMPTS-423):	No library found for instance 'I_RISC_CORE/ls_in_16_Instrn_17_', cell 'LSUPX1_RVT', in powerdomain 'PD_RISC_CORE', of view 'test_worst_scenario'
Type 'man IMPTS-423' for more detail.
**ERROR: (IMPTS-424):	 Missing library for some instance found in view(s). Please check the library binding of instances in active views and set the missing library in corresponding views.
**WARN: (IMPOPT-6115):	ECO batch mode has been activated, and '(batch mode)' has been added to the prompt as a reminder of that situation. Specify 'setEcoMode -batchMode false' after all ECOs are over.
Type 'man IMPOPT-6115' for more detail.
**WARN: (IMPOPT-6103):	Timing updates for ECO operations done inside batch mode will happen when exiting batch mode.
**WARN: (IMPSP-362):	Site 'unit' has one std.Cell height, so ignoring its X-symmetry.
Type 'man IMPSP-362' for more detail.

#################################################################################
# Design Stage: PreRoute
# Design Name: ORCA_TOP
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: opIsDesignInPostRouteState() is 0
AAE DB initialization (MEM=2973.73 CPU=0:00:00.1 REAL=0:00:00.0) 
#################################################################################
# Design Stage: PreRoute
# Design Name: ORCA_TOP
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
[NR-eGR] Started Early Global Route ( Curr Mem: 2.86 MB )
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Max route layer is changed from 127 to 10 because there is no routing track above this layer
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 2.86 MB )
[NR-eGR] Read 41631 nets ( ignored 41631 )
[NR-eGR] No Net to Route
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] No Net to Route
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]               Length (um)  Vias 
[NR-eGR] --------------------------------
[NR-eGR]  M1    (1H)             0     0 
[NR-eGR]  M2    (2V)             0     0 
[NR-eGR]  M3    (3H)             0     0 
[NR-eGR]  M4    (4V)             0     0 
[NR-eGR]  M5    (5H)             0     0 
[NR-eGR]  M6    (6V)             0     0 
[NR-eGR]  M7    (7H)             0     0 
[NR-eGR]  M8    (8V)             0     0 
[NR-eGR]  M9    (9H)             0     0 
[NR-eGR]  MRDL  (10V)            0     0 
[NR-eGR] --------------------------------
[NR-eGR]        Total            0     0 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 813672um
[NR-eGR] Total length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.84 sec, Real: 0.79 sec, Curr Mem: 2.89 MB )
[NR-eGR] Finished Early Global Route ( CPU: 0.85 sec, Real: 0.80 sec, Curr Mem: 2.88 MB )
Extraction called for design 'ORCA_TOP' of instances=39085 and nets=42514 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design ORCA_TOP.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC Grid density data for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:01.0  MEM: 2968.156M)
Using master clock 'SDRAM_CLK' for generated clock 'SD_DDR_CLK' in view 'test_worst_scenario'
Using master clock 'SYS_2x_CLK' for generated clock 'SYS_CLK' in view 'func_worst_scenario'
Using master clock 'SDRAM_CLK' for generated clock 'SD_DDR_CLKn' in view 'test_worst_scenario'
Using master clock 'SYS_2x_CLK' for generated clock 'SYS_CLK' in view 'test_worst_scenario'
Using master clock 'SDRAM_CLK' for generated clock 'SD_DDR_CLK' in view 'func_worst_scenario'
Using master clock 'SDRAM_CLK' for generated clock 'SD_DDR_CLKn' in view 'func_worst_scenario'
Calculate delays in BcWc mode...
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (8 T). (MEM=2736.7)
Total number of fetched objects 48210
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=2787.79 CPU=0:00:25.0 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=2740.63 CPU=0:00:35.5 REAL=0:00:15.0)
   _____________________________________________________________
  /  Design State
 +--------------------------------------------------------------
 | unconnected nets:       16
 | signal nets: 
 |    routed nets:        0 (0.0% routed)
 |     total nets:    41543
 | clock nets: 
 |    routed nets:        0 (0.0% routed)
 |     total nets:       88
 +--------------------------------------------------------------
**INFO: Fewer than half of the nets are detail routed, this design is not in postRoute stage
Resize ls_out_61_test_so1 (LSDNSSX8_RVT) to LSDNSSX8_LVT.
Resize ls_out_60_STACK_FULL (LSDNSSX8_RVT) to LSDNSSX8_LVT.
Resize ls_out_59_OUT_VALID (LSDNSSX8_RVT) to LSDNSSX8_LVT.
Resize ls_out_58_RESULT_DATA_0_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
Resize ls_out_57_RESULT_DATA_1_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
Resize ls_out_56_RESULT_DATA_2_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
Resize ls_out_55_RESULT_DATA_3_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
Resize ls_out_54_RESULT_DATA_4_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
Resize ls_out_53_RESULT_DATA_5_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
Resize ls_out_52_RESULT_DATA_6_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
Resize ls_out_51_RESULT_DATA_7_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
Resize ls_out_50_RESULT_DATA_8_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
Resize ls_out_49_RESULT_DATA_9_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
Resize ls_out_48_RESULT_DATA_10_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
Resize ls_out_47_RESULT_DATA_11_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
Resize ls_out_46_RESULT_DATA_12_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
Resize ls_out_45_RESULT_DATA_13_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
Resize ls_out_44_RESULT_DATA_14_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
Resize ls_out_43_RESULT_DATA_15_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
Resize ls_out_42_Rd_Instr (LSDNSSX8_RVT) to LSDNSSX8_LVT.
Resize ls_out_41_PSW_2_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
Resize ls_out_40_PSW_3_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
Resize ls_out_39_PSW_4_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
Resize ls_out_38_PSW_5_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
Resize ls_out_37_PSW_6_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
Resize ls_out_36_PSW_7_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
Resize ls_out_35_PSW_8_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
Resize ls_out_34_PSW_9_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
Resize ls_out_33_PSW_10_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
Resize ls_out_32_EndOfInstrn (LSDNSSX8_RVT) to LSDNSSX8_LVT.
Resize ls_out_31_Xecutng_Instrn_0_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
Resize ls_out_30_Xecutng_Instrn_1_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
Resize ls_out_29_Xecutng_Instrn_2_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
Resize ls_out_28_Xecutng_Instrn_3_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
Resize ls_out_27_Xecutng_Instrn_4_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
Resize ls_out_26_Xecutng_Instrn_5_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
Resize ls_out_25_Xecutng_Instrn_6_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
Resize ls_out_24_Xecutng_Instrn_7_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
Resize ls_out_23_Xecutng_Instrn_8_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
Resize ls_out_22_Xecutng_Instrn_9_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
Resize ls_out_21_Xecutng_Instrn_10_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
Resize ls_out_20_Xecutng_Instrn_11_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
Resize ls_out_19_Xecutng_Instrn_12_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
Resize ls_out_18_Xecutng_Instrn_13_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
Resize ls_out_17_Xecutng_Instrn_14_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
Resize ls_out_16_Xecutng_Instrn_15_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
Resize ls_out_15_Xecutng_Instrn_16_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
Resize ls_out_14_Xecutng_Instrn_17_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
Resize ls_out_13_Xecutng_Instrn_18_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
Resize ls_out_12_Xecutng_Instrn_19_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
Resize ls_out_11_Xecutng_Instrn_20_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
Resize ls_out_10_Xecutng_Instrn_21_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
Resize ls_out_9_Xecutng_Instrn_22_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
Resize ls_out_8_Xecutng_Instrn_23_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
Resize ls_out_7_Xecutng_Instrn_24_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
Resize ls_out_6_Xecutng_Instrn_25_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
Resize ls_out_5_Xecutng_Instrn_26_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
Resize ls_out_4_Xecutng_Instrn_27_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
Resize ls_out_3_Xecutng_Instrn_28_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
Resize ls_out_2_Xecutng_Instrn_29_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
Resize ls_out_1_Xecutng_Instrn_30_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
Resize ls_out_0_Xecutng_Instrn_31_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.

*** Starting refinePlace (0:02:51 mem=3383.6M) ***
Total net bbox length = 7.289e+05 (4.416e+05 2.873e+05) (ext = 5.504e+04)
**WARN: (IMPSP-2022):	No instances to legalize in design.
Type 'man IMPSP-2022' for more detail.
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Total net bbox length = 7.289e+05 (4.416e+05 2.873e+05) (ext = 5.504e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 3383.6MB
*** Finished refinePlace (0:02:51 mem=3383.6M) ***
### End verbose source output for '../scripts/ORCA_TOP.pre.place.tcl'.
#% Begin place_opt_design (date=05/19 01:09:19, mem=2736.7M)
**INFO: User settings:
setDesignMode -earlyClockFlow                false
setDelayCalMode -engine                      aae
setOptMode -opt_enable_podv2_clock_opt_flow  false
setOptMode -opt_skew                         false
setOptMode -opt_skew_ccopt                   none
setOptMode -opt_skew_post_route              false
setOptMode -opt_skew_pre_cts                 false
setAnalysisMode -analysisType                bcwc

*** place_opt_design #1 [begin] () : totSession cpu/real = 0:02:51.9/0:03:16.1 (0.9), mem = 3417.0M
No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
'set_default_switching_activity' finished successfully.
*** Starting GigaPlace ***
#optDebug: fT-E <X 2 3 1 0>

*** GlobalPlace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:52.5/0:03:16.5 (0.9), mem = 3415.7M
*** Scan Trace Summary (runtime: cpu: 0:00:00.0 , real: 0:00:00.0): 
Successfully traced 5 scan chains (total 5106 scan bits).
Start applying DEF ordered sections ...
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_CTL_U1_count_int_reg_5_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/trans3_reg" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/mega_shift_reg_0__2_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/mega_shift_reg_0__28_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/mega_shift_reg_0__20_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/mega_shift_reg_0__30_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/mega_shift_reg_0__12_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/mega_shift_reg_0__29_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/mega_shift_reg_0__6_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/mega_shift_reg_0__14_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/mega_shift_reg_0__25_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/mega_shift_reg_0__4_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/mega_shift_reg_0__18_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/mega_shift_reg_0__27_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/mega_shift_reg_0__10_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/mega_shift_reg_0__19_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/mega_shift_reg_0__9_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/mega_shift_reg_0__22_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/mega_shift_reg_0__26_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/mega_shift_reg_0__0_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (EMS-27):	Message (IMPSC-1138) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Successfully applied all DEF ordered sections.
*** Scan Sanity Check Summary:
*** 5 scan chains passed sanity check.
**WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
Type 'man IMPEXT-3493' for more detail.
*** Start deleteBufferTree ***
Using master clock 'SDRAM_CLK' for generated clock 'SD_DDR_CLK' in view 'test_worst_scenario'
Using master clock 'SYS_2x_CLK' for generated clock 'SYS_CLK' in view 'func_worst_scenario'
Using master clock 'SDRAM_CLK' for generated clock 'SD_DDR_CLKn' in view 'test_worst_scenario'
Using master clock 'SYS_2x_CLK' for generated clock 'SYS_CLK' in view 'test_worst_scenario'
Using master clock 'SDRAM_CLK' for generated clock 'SD_DDR_CLK' in view 'func_worst_scenario'
Using master clock 'SDRAM_CLK' for generated clock 'SD_DDR_CLKn' in view 'func_worst_scenario'
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist

*summary: 3434 instances (buffers/inverters) removed
Info: Number of MSV violating nets after deleteBufferTree = 0
*** Finish deleteBufferTree (0:00:08.1) ***
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
No user-set net weight.
Net fanout histogram:
2		: 19267 (50.3%) nets
3		: 10980 (28.7%) nets
4     -	14	: 7236 (18.9%) nets
15    -	39	: 760 (2.0%) nets
40    -	79	: 10 (0.0%) nets
80    -	159	: 0 (0.0%) nets
160   -	319	: 3 (0.0%) nets
320   -	639	: 14 (0.0%) nets
640   -	1279	: 5 (0.0%) nets
1280  -	2559	: 4 (0.0%) nets
2560  -	5119	: 3 (0.0%) nets
5120+		: 0 (0.0%) nets
*** Scan Trace Summary (runtime: cpu: 0:00:00.1 , real: 0:00:00.0): 
Successfully traced 5 scan chains (total 5106 scan bits).
Start applying DEF ordered sections ...
Successfully applied all DEF ordered sections.
*** Scan Sanity Check Summary:
*** 5 scan chains passed sanity check.
#std cell=35696 (0 fixed + 35696 movable) #buf cell=32 #inv cell=3802 #block=40 (0 floating + 40 preplaced)
#ioInst=0 #net=37910 #term=148587 #term/net=3.92, #fixedIo=0, #floatIo=0, #fixedPin=215, #floatPin=0
stdCell: 35660 single + 36 double + 0 multi
Total standard cell length = 80.6555 (mm), area = 0.1350 (mm^2)

Average module density = 0.596.
Density for module 'PD_RISC_CORE' = 0.480.
       = stdcell_area 22849 sites (5807 um^2) / alloc_area 47593 sites (12095 um^2).
Density for the rest of the design = 0.601.
       = stdcell_area 508283 sites (129177 um^2) / alloc_area 845199 sites (214802 um^2).
Density for the design = 0.595.
       = stdcell_area 531132 sites (134984 um^2) / alloc_area 892792 sites (226898 um^2).
Pin Density = 0.07032.
            = total # of pins 148587 / total area 2113070.
Identified 419 spare or floating instances, with no clusters.




Enabling multi-CPU acceleration with 8 CPU(s) for placement
=== lastAutoLevel = 10 
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 4.922e+05 (3.18e+05 1.75e+05)
              Est.  stn bbox = 5.396e+05 (3.48e+05 1.92e+05)
              cpu = 0:00:02.3 real = 0:00:01.0 mem = 3458.0M
Iteration  2: Total net bbox = 4.922e+05 (3.18e+05 1.75e+05)
              Est.  stn bbox = 5.396e+05 (3.48e+05 1.92e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 3459.0M
*** Finished SKP initialization (cpu=0:00:36.1, real=0:00:13.0)***

Active views After View pruning: 
func_worst_scenario
Iteration  3: Total net bbox = 4.445e+05 (2.83e+05 1.61e+05)
              Est.  stn bbox = 5.356e+05 (3.41e+05 1.95e+05)
              cpu = 0:01:12 real = 0:00:21.0 mem = 4359.9M
Iteration  4: Total net bbox = 4.595e+05 (2.81e+05 1.78e+05)
              Est.  stn bbox = 5.556e+05 (3.38e+05 2.18e+05)
              cpu = 0:00:29.2 real = 0:00:06.0 mem = 4478.0M
Iteration  5: Total net bbox = 4.595e+05 (2.81e+05 1.78e+05)
              Est.  stn bbox = 5.556e+05 (3.38e+05 2.18e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 4478.0M
Iteration  6: Total net bbox = 5.436e+05 (3.16e+05 2.28e+05)
              Est.  stn bbox = 6.577e+05 (3.78e+05 2.79e+05)
              cpu = 0:00:52.9 real = 0:00:11.0 mem = 4502.0M

Iteration  7: Total net bbox = 5.719e+05 (3.39e+05 2.33e+05)
              Est.  stn bbox = 6.875e+05 (4.03e+05 2.85e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 4278.0M
Iteration  8: Total net bbox = 5.719e+05 (3.39e+05 2.33e+05)
              Est.  stn bbox = 6.875e+05 (4.03e+05 2.85e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 4278.0M
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Iteration  9: Total net bbox = 6.087e+05 (3.53e+05 2.55e+05)
              Est.  stn bbox = 7.361e+05 (4.21e+05 3.16e+05)
              cpu = 0:01:16 real = 0:00:17.0 mem = 4259.0M
Iteration 10: Total net bbox = 6.087e+05 (3.53e+05 2.55e+05)
              Est.  stn bbox = 7.361e+05 (4.21e+05 3.16e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 4259.0M
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Iteration 11: Total net bbox = 6.346e+05 (3.69e+05 2.66e+05)
              Est.  stn bbox = 7.679e+05 (4.39e+05 3.29e+05)
              cpu = 0:00:53.2 real = 0:00:12.0 mem = 4262.3M
Iteration 12: Total net bbox = 6.346e+05 (3.69e+05 2.66e+05)
              Est.  stn bbox = 7.679e+05 (4.39e+05 3.29e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 4262.3M
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Iteration 13: Total net bbox = 6.595e+05 (3.83e+05 2.77e+05)
              Est.  stn bbox = 7.950e+05 (4.54e+05 3.41e+05)
              cpu = 0:00:50.0 real = 0:00:12.0 mem = 4242.8M
Iteration 14: Total net bbox = 6.595e+05 (3.83e+05 2.77e+05)
              Est.  stn bbox = 7.950e+05 (4.54e+05 3.41e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 4242.8M
Iteration 15: Total net bbox = 6.857e+05 (3.98e+05 2.88e+05)
              Est.  stn bbox = 8.207e+05 (4.68e+05 3.52e+05)
              cpu = 0:00:48.8 real = 0:00:10.0 mem = 4269.5M
Iteration 16: Total net bbox = 6.857e+05 (3.98e+05 2.88e+05)
              Est.  stn bbox = 8.207e+05 (4.68e+05 3.52e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 4269.5M
Iteration 17: Total net bbox = 6.857e+05 (3.98e+05 2.88e+05)
              Est.  stn bbox = 8.207e+05 (4.68e+05 3.52e+05)
              cpu = 0:00:00.2 real = 0:00:01.0 mem = 4269.5M
Finished Global Placement (cpu=0:06:29, real=0:01:34, mem=4269.5M)
Keep Tdgp Graph and DB for later use
Info: 15 clock gating cells identified, 15 (on average) moved 120/8
Begin: Reorder Scan Chains
*** Scan Trace Summary (runtime: cpu: 0:00:00.0 , real: 0:00:00.0): 
Successfully traced 5 scan chains (total 5106 scan bits).
Found 0 hierarchical instance(s) in the file.
*** Scan Skip Mode Summary:
Start flexRegrouping ...
SC-INFO: saving current scan group ...
*** Scan Trace Summary (runtime: cpu: 0:00:00.0 , real: 0:00:00.0): 
Successfully traced 5 scan chains (total 5106 scan bits).
Start applying DEF ordered sections ...
Successfully applied all DEF ordered sections.
*** Scan Sanity Check Summary:
*** 5 scan chains passed sanity check.
SC-INFO: saving current scan group ...
*** Scan Trace Summary (runtime: cpu: 0:00:00.0 , real: 0:00:00.0): 
Successfully traced 5 scan chains (total 5106 scan bits).
Start applying DEF ordered sections ...
Successfully applied all DEF ordered sections.
*** Scan Sanity Check Summary:
*** 5 scan chains passed sanity check.
*** Scan Trace Summary (runtime: cpu: 0:00:00.0 , real: 0:00:00.0): 
Successfully traced 5 scan chains (total 5106 scan bits).
Start applying DEF ordered sections ...
Successfully applied all DEF ordered sections.
*** Scan Sanity Check Summary:
*** 5 scan chains passed sanity check.
Start wep ...
INFO: Finished netlist update for 5 scan groups.
*** Scan Trace Summary (runtime: cpu: 0:00:00.0 , real: 0:00:00.0): 
Successfully traced 5 scan chains (total 5106 scan bits).
Start applying DEF ordered sections ...
Successfully applied all DEF ordered sections.
*** Scan Sanity Check Summary:
*** 5 scan chains passed sanity check.
Finished flexRegrouping
*** Summary: Scan Reorder within scan chain
Initial total scan wire length:   180527.742 (floating:   171063.110)
Final   total scan wire length:    48498.032 (floating:    39033.400)
Improvement:   132029.710   percent 73.14 (floating improvement:   132029.710   percent 77.18)
Initial scan reorder max long connection:      959.842
Final   scan reorder max long connection:      337.093
Improvement:      622.749   percent 64.88
Total net length = 6.870e+05 (3.982e+05 2.887e+05) (ext = 4.609e+04)
*** End of ScanReorder (cpu=0:00:06.9, real=0:00:04.0, mem=4556.2M) ***
End: Reorder Scan Chains
**WARN: (IMPSP-270):	Cannot find a legal location for MASTER CELL 'LSUPX1_RVT'.
Type 'man IMPSP-270' for more detail.

*** Starting refinePlace (0:09:39 mem=4589.5M) ***
Total net bbox length = 7.066e+05 (4.094e+05 2.972e+05) (ext = 3.678e+04)
**WARN: (IMPSP-7215):	Level-Shifter 'I_RISC_CORE/ls_in_29_Instrn_4_' of cell type 'LSUPX1_RVT' cannot find a legal location in power domain PD_RISC_CORE when snapping to an optimal power domain boundary.  The cell may be placed at a sub-optimal location or never be placed legally.  The design floorplan may have problem that needs immediate attention.
**WARN: (IMPSP-7215):	Level-Shifter 'I_RISC_CORE/ls_in_30_Instrn_3_' of cell type 'LSUPX1_RVT' cannot find a legal location in power domain PD_RISC_CORE when snapping to an optimal power domain boundary.  The cell may be placed at a sub-optimal location or never be placed legally.  The design floorplan may have problem that needs immediate attention.
**WARN: (IMPSP-7215):	Level-Shifter 'I_RISC_CORE/ls_in_31_Instrn_2_' of cell type 'LSUPX1_RVT' cannot find a legal location in power domain PD_RISC_CORE when snapping to an optimal power domain boundary.  The cell may be placed at a sub-optimal location or never be placed legally.  The design floorplan may have problem that needs immediate attention.
**WARN: (IMPSP-7215):	Level-Shifter 'I_RISC_CORE/ls_in_32_Instrn_1_' of cell type 'LSUPX1_RVT' cannot find a legal location in power domain PD_RISC_CORE when snapping to an optimal power domain boundary.  The cell may be placed at a sub-optimal location or never be placed legally.  The design floorplan may have problem that needs immediate attention.
**WARN: (IMPSP-7215):	Level-Shifter 'I_RISC_CORE/ls_in_33_Instrn_0_' of cell type 'LSUPX1_RVT' cannot find a legal location in power domain PD_RISC_CORE when snapping to an optimal power domain boundary.  The cell may be placed at a sub-optimal location or never be placed legally.  The design floorplan may have problem that needs immediate attention.
**WARN: (IMPSP-7215):	Level-Shifter 'I_RISC_CORE/ls_in_33_Instrn_0_' of cell type 'LSUPX1_RVT' cannot find a legal location in power domain PD_RISC_CORE when snapping to an optimal power domain boundary.  The cell may be placed at a sub-optimal location or never be placed legally.  The design floorplan may have problem that needs immediate attention.
**WARN: (IMPSP-7215):	Level-Shifter 'I_RISC_CORE/ls_in_29_Instrn_4_' of cell type 'LSUPX1_RVT' cannot find a legal location in power domain PD_RISC_CORE when snapping to an optimal power domain boundary.  The cell may be placed at a sub-optimal location or never be placed legally.  The design floorplan may have problem that needs immediate attention.
**WARN: (IMPSP-7215):	Level-Shifter 'I_RISC_CORE/ls_in_32_Instrn_1_' of cell type 'LSUPX1_RVT' cannot find a legal location in power domain PD_RISC_CORE when snapping to an optimal power domain boundary.  The cell may be placed at a sub-optimal location or never be placed legally.  The design floorplan may have problem that needs immediate attention.
**WARN: (IMPSP-7215):	Level-Shifter 'I_RISC_CORE/ls_in_30_Instrn_3_' of cell type 'LSUPX1_RVT' cannot find a legal location in power domain PD_RISC_CORE when snapping to an optimal power domain boundary.  The cell may be placed at a sub-optimal location or never be placed legally.  The design floorplan may have problem that needs immediate attention.
**WARN: (IMPSP-7215):	Level-Shifter 'I_RISC_CORE/ls_in_31_Instrn_2_' of cell type 'LSUPX1_RVT' cannot find a legal location in power domain PD_RISC_CORE when snapping to an optimal power domain boundary.  The cell may be placed at a sub-optimal location or never be placed legally.  The design floorplan may have problem that needs immediate attention.
**WARN: (IMPSP-7215):	Level-Shifter 'I_RISC_CORE/ls_in_30_Instrn_3_' of cell type 'LSUPX1_RVT' cannot find a legal location in power domain PD_RISC_CORE when snapping to an optimal power domain boundary.  The cell may be placed at a sub-optimal location or never be placed legally.  The design floorplan may have problem that needs immediate attention.
**WARN: (IMPSP-7215):	Level-Shifter 'I_RISC_CORE/ls_in_31_Instrn_2_' of cell type 'LSUPX1_RVT' cannot find a legal location in power domain PD_RISC_CORE when snapping to an optimal power domain boundary.  The cell may be placed at a sub-optimal location or never be placed legally.  The design floorplan may have problem that needs immediate attention.
**WARN: (IMPSP-7215):	Level-Shifter 'I_RISC_CORE/ls_in_32_Instrn_1_' of cell type 'LSUPX1_RVT' cannot find a legal location in power domain PD_RISC_CORE when snapping to an optimal power domain boundary.  The cell may be placed at a sub-optimal location or never be placed legally.  The design floorplan may have problem that needs immediate attention.
**WARN: (IMPSP-7215):	Level-Shifter 'I_RISC_CORE/ls_in_29_Instrn_4_' of cell type 'LSUPX1_RVT' cannot find a legal location in power domain PD_RISC_CORE when snapping to an optimal power domain boundary.  The cell may be placed at a sub-optimal location or never be placed legally.  The design floorplan may have problem that needs immediate attention.
**WARN: (IMPSP-7215):	Level-Shifter 'I_RISC_CORE/ls_in_33_Instrn_0_' of cell type 'LSUPX1_RVT' cannot find a legal location in power domain PD_RISC_CORE when snapping to an optimal power domain boundary.  The cell may be placed at a sub-optimal location or never be placed legally.  The design floorplan may have problem that needs immediate attention.
**WARN: (IMPSP-7215):	Level-Shifter 'I_RISC_CORE/ls_in_29_Instrn_4_' of cell type 'LSUPX1_RVT' cannot find a legal location in power domain PD_RISC_CORE when snapping to an optimal power domain boundary.  The cell may be placed at a sub-optimal location or never be placed legally.  The design floorplan may have problem that needs immediate attention.
**WARN: (IMPSP-7215):	Level-Shifter 'I_RISC_CORE/ls_in_30_Instrn_3_' of cell type 'LSUPX1_RVT' cannot find a legal location in power domain PD_RISC_CORE when snapping to an optimal power domain boundary.  The cell may be placed at a sub-optimal location or never be placed legally.  The design floorplan may have problem that needs immediate attention.
**WARN: (IMPSP-7215):	Level-Shifter 'I_RISC_CORE/ls_in_31_Instrn_2_' of cell type 'LSUPX1_RVT' cannot find a legal location in power domain PD_RISC_CORE when snapping to an optimal power domain boundary.  The cell may be placed at a sub-optimal location or never be placed legally.  The design floorplan may have problem that needs immediate attention.
**WARN: (IMPSP-7215):	Level-Shifter 'I_RISC_CORE/ls_in_32_Instrn_1_' of cell type 'LSUPX1_RVT' cannot find a legal location in power domain PD_RISC_CORE when snapping to an optimal power domain boundary.  The cell may be placed at a sub-optimal location or never be placed legally.  The design floorplan may have problem that needs immediate attention.
**WARN: (IMPSP-7215):	Level-Shifter 'I_RISC_CORE/ls_in_33_Instrn_0_' of cell type 'LSUPX1_RVT' cannot find a legal location in power domain PD_RISC_CORE when snapping to an optimal power domain boundary.  The cell may be placed at a sub-optimal location or never be placed legally.  The design floorplan may have problem that needs immediate attention.
**WARN: (EMS-27):	Message (IMPSP-7215) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
62 shifters have been successfully placed.
62 shifters were given a new location.
36 shifters have encountered some problem.
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Max route layer is changed from 127 to 10 because there is no routing track above this layer
**WARN: (IMPSP-2020):	Cannot find a legal location for instance 'I_RISC_CORE/ls_in_34_scan_enable' (Cell LSUPX1_RVT).
Type 'man IMPSP-2020' for more detail.
**WARN: (IMPSP-2020):	Cannot find a legal location for instance 'I_RISC_CORE/ls_in_35_test_si1' (Cell LSUPX1_RVT).
Type 'man IMPSP-2020' for more detail.
**WARN: (IMPSP-2020):	Cannot find a legal location for instance 'I_RISC_CORE/ls_in_0_clk' (Cell LSUPX1_RVT).
Type 'man IMPSP-2020' for more detail.
**WARN: (IMPSP-2020):	Cannot find a legal location for instance 'I_RISC_CORE/ls_in_1_reset_n' (Cell LSUPX1_RVT).
Type 'man IMPSP-2020' for more detail.
**WARN: (IMPSP-2020):	Cannot find a legal location for instance 'I_RISC_CORE/ls_in_27_Instrn_6_' (Cell LSUPX1_RVT).
Type 'man IMPSP-2020' for more detail.
**WARN: (IMPSP-2020):	Cannot find a legal location for instance 'I_RISC_CORE/ls_in_30_Instrn_3_' (Cell LSUPX1_RVT).
Type 'man IMPSP-2020' for more detail.
**WARN: (IMPSP-2020):	Cannot find a legal location for instance 'I_RISC_CORE/ls_in_31_Instrn_2_' (Cell LSUPX1_RVT).
Type 'man IMPSP-2020' for more detail.
**WARN: (IMPSP-2020):	Cannot find a legal location for instance 'I_RISC_CORE/ls_in_32_Instrn_1_' (Cell LSUPX1_RVT).
Type 'man IMPSP-2020' for more detail.
**WARN: (IMPSP-2020):	Cannot find a legal location for instance 'I_RISC_CORE/ls_in_29_Instrn_4_' (Cell LSUPX1_RVT).
Type 'man IMPSP-2020' for more detail.
**WARN: (IMPSP-2020):	Cannot find a legal location for instance 'I_RISC_CORE/ls_in_28_Instrn_5_' (Cell LSUPX1_RVT).
Type 'man IMPSP-2020' for more detail.
**WARN: (IMPSP-2020):	Cannot find a legal location for instance 'I_RISC_CORE/ls_in_33_Instrn_0_' (Cell LSUPX1_RVT).
Type 'man IMPSP-2020' for more detail.
**WARN: (IMPSP-2020):	Cannot find a legal location for instance 'I_RISC_CORE/ls_in_26_Instrn_7_' (Cell LSUPX1_RVT).
Type 'man IMPSP-2020' for more detail.
**WARN: (IMPSP-2020):	Cannot find a legal location for instance 'I_RISC_CORE/ls_in_10_Instrn_23_' (Cell LSUPX1_RVT).
Type 'man IMPSP-2020' for more detail.
**WARN: (IMPSP-2020):	Cannot find a legal location for instance 'I_RISC_CORE/ls_in_11_Instrn_22_' (Cell LSUPX1_RVT).
Type 'man IMPSP-2020' for more detail.
**WARN: (IMPSP-2020):	Cannot find a legal location for instance 'I_RISC_CORE/ls_in_12_Instrn_21_' (Cell LSUPX1_RVT).
Type 'man IMPSP-2020' for more detail.
**WARN: (IMPSP-2020):	Cannot find a legal location for instance 'I_RISC_CORE/ls_in_13_Instrn_20_' (Cell LSUPX1_RVT).
Type 'man IMPSP-2020' for more detail.
**WARN: (IMPSP-2020):	Cannot find a legal location for instance 'I_RISC_CORE/ls_in_14_Instrn_19_' (Cell LSUPX1_RVT).
Type 'man IMPSP-2020' for more detail.
**WARN: (IMPSP-2020):	Cannot find a legal location for instance 'I_RISC_CORE/ls_in_15_Instrn_18_' (Cell LSUPX1_RVT).
Type 'man IMPSP-2020' for more detail.
**WARN: (IMPSP-2020):	Cannot find a legal location for instance 'I_RISC_CORE/ls_in_16_Instrn_17_' (Cell LSUPX1_RVT).
Type 'man IMPSP-2020' for more detail.
**ERROR: (IMPSP-2021):	Could not legalize <36> instances in the design. Check warning message IMPSP-270, IMPSP-452, IMPSP-2024, IMPSP-2039, IMPSP-2040, IMPSP-2042, or IMPSP-2020 in the log file for more details.Type 'man IMPSP-2021' for more detail.
Move report: Detail placement moves 35596 insts, mean move: 0.83 um, max move: 40.47 um 
	Max move on inst (I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_0__20_): (354.55, 272.44) --> (314.18, 272.54)
	Runtime: CPU: 0:00:17.9 REAL: 0:00:09.0 MEM: 4685.5MB
Summary Report:
Instances move: 35694 (out of 35696 movable)
Instances flipped: 2
Mean displacement: 0.96 um
Max displacement: 462.14 um (Instance: ls_out_61_test_so1) (357.383, 93.599) -> (7.296, 205.656)
	Length: 17 sites, height: 1 rows, site name: unit, cell type: LSDNSSX8_LVT
Physical-only instances move: 0 (out of 0 movable physical-only)
Total net bbox length = 6.711e+05 (3.721e+05 2.990e+05) (ext = 3.617e+04)
Runtime: CPU: 0:00:18.3 REAL: 0:00:09.0 MEM: 4685.5MB
*** Finished refinePlace (0:09:57 mem=4685.5M) ***
*** Finished Initial Placement (cpu=0:06:55, real=0:01:48, mem=4459.2M) ***

powerDomain PD_ORCA_TOP : bins with density > 0.750 = 45.58 % ( 877 / 1924 )
powerDomain PD_RISC_CORE : bins with density > 0.750 = 68.65 % ( 173 / 252 )

*** Start incrementalPlace ***
Active views:
  func_worst_scenario
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Max route layer is changed from 127 to 10 because there is no routing track above this layer
[NR-eGR] Read 38282 nets ( ignored 0 )
[NR-eGR] There are 88 clock nets ( 0 with NDR ).
[NR-eGR] Layer group 1: route 38282 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.11% H + 0.02% V. EstWL: 8.097362e+05um
[NR-eGR] Overflow after Early Global Route 0.10% H + 0.01% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 5.61 sec, Real: 2.83 sec, Curr Mem: 4.29 MB )
Early Global Route congestion estimation runtime: 2.84 seconds, mem = 4497.9M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.26, normalized total congestion hotspot area = 0.52 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] Total eGR-routed clock nets wire length: 25336um, number of vias: 11225
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]               Length (um)    Vias 
[NR-eGR] ----------------------------------
[NR-eGR]  M1    (1H)             0  153565 
[NR-eGR]  M2    (2V)        208369  209386 
[NR-eGR]  M3    (3H)        279655   62450 
[NR-eGR]  M4    (4V)        121417   14077 
[NR-eGR]  M5    (5H)        108940    4155 
[NR-eGR]  M6    (6V)         61477    2163 
[NR-eGR]  M7    (7H)         60471     356 
[NR-eGR]  M8    (8V)          5183     141 
[NR-eGR]  M9    (9H)          5948       0 
[NR-eGR]  MRDL  (10V)            0       0 
[NR-eGR] ----------------------------------
[NR-eGR]        Total       851459  446293 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 671052um
[NR-eGR] Total length: 851459um, number of vias: 446293
[NR-eGR] --------------------------------------------------------------------------
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Early Global Route wiring runtime: 0.59 seconds, mem = 4553.2M
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:00:08.3, real=0:00:04.0)***
***** Total cpu  0:7:14
***** Total real time  0:2:1
Tdgp not enabled or already been cleared! skip clearing
**placeDesign ... cpu = 0: 7:14, real = 0: 2: 1, mem = 4089.1M **
*** GlobalPlace #1 [finish] (place_opt_design #1) : cpu/real = 0:07:14.0/0:02:01.6 (3.6), totSession cpu/real = 0:10:06.5/0:05:18.2 (1.9), mem = 4089.1M
Enable CTE adjustment.
Enable Layer aware incrSKP.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2888.4M, totSessionCpu=0:10:07 **
GigaOpt running with 8 threads.
*** InitOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:10:06.6/0:05:18.3 (1.9), mem = 4089.1M
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[GPS-MSV] UPF Flow. Number of Power Domains: 2
[GPS-MSV]   Power Domain 'PD_RISC_CORE' (tag=1)
[GPS-MSV]   Power Domain 'PD_ORCA_TOP' (tag=2) Default

**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
	Cell FOOT2X16_HVT, site unit.
	Cell FOOT2X16_LVT, site unit.
	Cell FOOT2X16_RVT, site unit.
	Cell FOOT2X2_HVT, site unit.
	Cell FOOT2X2_LVT, site unit.
	Cell FOOT2X2_RVT, site unit.
	Cell FOOT2X32_HVT, site unit.
	Cell FOOT2X32_LVT, site unit.
	Cell FOOT2X32_RVT, site unit.
	Cell FOOT2X4_HVT, site unit.
	Cell FOOT2X4_LVT, site unit.
	Cell FOOT2X4_RVT, site unit.
	Cell FOOT2X8_HVT, site unit.
	Cell FOOT2X8_LVT, site unit.
	Cell FOOT2X8_RVT, site unit.
	Cell FOOTX16_HVT, site unit.
	Cell FOOTX16_LVT, site unit.
	Cell FOOTX16_RVT, site unit.
	Cell FOOTX2_HVT, site unit.
	Cell FOOTX2_LVT, site unit.
	...
	Reporting only the 20 first cells found...
.
Updating RC Grid density data for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE DB initialization (MEM=4084.84 CPU=0:00:00.0 REAL=0:00:00.0) 
Info: Using SynthesisEngine executable '/pkgs/cadence/2024-03/DDI231/INNOVUS231/bin/innovus_'.
      SynthesisEngine workers will not check out additional licenses.

**INFO: Using Advanced Metric Collection system.
**optDesign ... cpu = 0:00:07, real = 0:00:36, mem = 2783.4M, totSessionCpu=0:10:14 **
#optDebug: { P: 90 W: 4195 FE: standard PE: none LDR: 1}
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.0
Hold Target Slack: user slack 0
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.

Multi-VT timing optimization disabled based on library information.
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
[NR-eGR] Started Early Global Route ( Curr Mem: 3.84 MB )
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Max route layer is changed from 127 to 10 because there is no routing track above this layer
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 3.84 MB )
[NR-eGR] Read rows... (mem=3.9M)
**WARN: (IMPPSP-1131):	For techSite unit, row: (0, 0) - (868072, 1672) is outside of core-box: (10032, 10032) - (858040, 609976)
**WARN: (IMPPSP-1131):	For techSite unit, row: (0, 1672) - (868072, 3344) is outside of core-box: (10032, 10032) - (858040, 609976)
**WARN: (IMPPSP-1131):	For techSite unit, row: (0, 3344) - (868072, 5016) is outside of core-box: (10032, 10032) - (858040, 609976)
**WARN: (IMPPSP-1131):	For techSite unit, row: (0, 5016) - (868072, 6688) is outside of core-box: (10032, 10032) - (858040, 609976)
**WARN: (IMPPSP-1131):	For techSite unit, row: (0, 6688) - (868072, 8360) is outside of core-box: (10032, 10032) - (858040, 609976)
**WARN: (IMPPSP-1131):	For techSite unit, row: (0, 8360) - (9880, 10032) is outside of core-box: (10032, 10032) - (858040, 609976)
**WARN: (IMPPSP-1131):	For techSite unit, row: (360088, 8360) - (868072, 10032) is outside of core-box: (10032, 10032) - (858040, 609976)
**WARN: (IMPPSP-1131):	For techSite unit, row: (0, 10032) - (9880, 11704) is outside of core-box: (10032, 10032) - (858040, 609976)
**WARN: (IMPPSP-1131):	For techSite unit, row: (0, 11704) - (9880, 13376) is outside of core-box: (10032, 10032) - (858040, 609976)
**WARN: (IMPPSP-1131):	For techSite unit, row: (0, 13376) - (9880, 15048) is outside of core-box: (10032, 10032) - (858040, 609976)
**WARN: (IMPPSP-1131):	For techSite unit, row: (0, 15048) - (9880, 16720) is outside of core-box: (10032, 10032) - (858040, 609976)
**WARN: (IMPPSP-1131):	For techSite unit, row: (0, 16720) - (9880, 18392) is outside of core-box: (10032, 10032) - (858040, 609976)
**WARN: (IMPPSP-1131):	For techSite unit, row: (0, 18392) - (9880, 20064) is outside of core-box: (10032, 10032) - (858040, 609976)
**WARN: (IMPPSP-1131):	For techSite unit, row: (0, 20064) - (9880, 21736) is outside of core-box: (10032, 10032) - (858040, 609976)
**WARN: (IMPPSP-1131):	For techSite unit, row: (0, 21736) - (9880, 23408) is outside of core-box: (10032, 10032) - (858040, 609976)
**WARN: (IMPPSP-1131):	For techSite unit, row: (0, 23408) - (9880, 25080) is outside of core-box: (10032, 10032) - (858040, 609976)
**WARN: (IMPPSP-1131):	For techSite unit, row: (0, 25080) - (9880, 26752) is outside of core-box: (10032, 10032) - (858040, 609976)
**WARN: (IMPPSP-1131):	For techSite unit, row: (0, 26752) - (9880, 28424) is outside of core-box: (10032, 10032) - (858040, 609976)
**WARN: (IMPPSP-1131):	For techSite unit, row: (0, 28424) - (9880, 30096) is outside of core-box: (10032, 10032) - (858040, 609976)
**WARN: (IMPPSP-1131):	For techSite unit, row: (0, 30096) - (9880, 31768) is outside of core-box: (10032, 10032) - (858040, 609976)
**WARN: [NR-eGR] Only the first 20 messages are printed.
**WARN: (IMPPSP-1132):	For techSite unit, have a total of 132 rows defined outside of core-box
[NR-eGR] Done Read rows (cpu=0.000s, mem=3.9M)

[NR-eGR] Read module constraints... (mem=3.9M)
[NR-eGR] Done Read module constraints (cpu=0.000s, mem=3.9M)

[NR-eGR] Read 38282 nets ( ignored 0 )
[NR-eGR] There are 88 clock nets ( 0 with NDR ).
[NR-eGR] Layer group 1: route 38282 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.13% H + 0.02% V. EstWL: 8.160882e+05um
[NR-eGR] Overflow after Early Global Route 0.11% H + 0.01% V
[NR-eGR] Total eGR-routed clock nets wire length: 26092um, number of vias: 11298
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]               Length (um)    Vias 
[NR-eGR] ----------------------------------
[NR-eGR]  M1    (1H)             0  153565 
[NR-eGR]  M2    (2V)        211675  210557 
[NR-eGR]  M3    (3H)        280592   61211 
[NR-eGR]  M4    (4V)        121714   14242 
[NR-eGR]  M5    (5H)        109399    4069 
[NR-eGR]  M6    (6V)         59488    2267 
[NR-eGR]  M7    (7H)         63255     370 
[NR-eGR]  M8    (8V)          5634     147 
[NR-eGR]  M9    (9H)          6501       0 
[NR-eGR]  MRDL  (10V)            0       0 
[NR-eGR] ----------------------------------
[NR-eGR]        Total       858258  446428 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 671052um
[NR-eGR] Total length: 858258um, number of vias: 446428
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 8.71 sec, Real: 3.70 sec, Curr Mem: 3.95 MB )
[NR-eGR] Finished Early Global Route ( CPU: 8.77 sec, Real: 3.75 sec, Curr Mem: 3.86 MB )
Extraction called for design 'ORCA_TOP' of instances=35736 and nets=39228 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design ORCA_TOP.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC Grid density data for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:01.0  Real Time: 0:00:01.0  MEM: 4060.727M)

Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: ORCA_TOP
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Using master clock 'SDRAM_CLK' for generated clock 'SD_DDR_CLK' in view 'test_worst_scenario'
Using master clock 'SYS_2x_CLK' for generated clock 'SYS_CLK' in view 'func_worst_scenario'
Message <TCLCMD-1005> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
Calculate delays in BcWc mode...
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (8 T). (MEM=3034.64)
Total number of fetched objects 44861
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=3394.46 CPU=0:00:32.7 REAL=0:00:05.0)
End delay calculation (fullDC). (MEM=3259.86 CPU=0:00:44.2 REAL=0:00:13.0)
*** Done Building Timing Graph (cpu=0:00:58.0 real=0:00:16.0 totSessionCpu=0:11:27 mem=4743.5M)

------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 test_worst_scenario func_worst_scenario 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -22.414 |
|           TNS (ns):| -1181.0 |
|    Violating Paths:|   643   |
|          All Paths:|  9697   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |   1527 (1527)    |   -8.359   |   1565 (1565)    |
|   max_tran     |   3880 (16755)   |  -51.719   |   3883 (16764)   |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 45.023%
------------------------------------------------------------------
**optDesign ... cpu = 0:01:27, real = 0:01:03, mem = 2992.8M, totSessionCpu=0:11:33 **
*** InitOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:01:26.9/0:01:03.5 (1.4), totSession cpu/real = 0:11:33.5/0:06:21.7 (1.8), mem = 4218.5M
** INFO : this run is activating medium effort placeOptDesign flow


*** Starting optimizing excluded clock nets MEM= 4218.6M) ***
*info: Found 1 Excluded clock net(s) with DRVs or Setup violation.
*info: List of excluded clock nets to be optimized :
	ate_clk	 DRVs
**INFO: Start fixing DRV (Mem = 4608.28M) ...
*** Starting dpFixDRCViolation (4608.3M)
*info: 1 net specified in /u/nmallebo/ECE530-2024-SPRING/finalprj-group4/apr/work/innovus_temp_19845_mo.ece.pdx.edu_nmallebo_QVyYAl/innovIgxs7L selected
*info: Marking 98 level shifter instances dont touch
*info: Marking 0 isolation instances dont touch
*info: 900 no-driver nets excluded.
*** Starting multi-driver net buffering ***


*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.7, MEM=4608.3M) ***
Initializing placement sections/sites ...
Density before buffering = 0.451028

Footprint cell information for insertRepeater
*info: There are 18 candidate always on buffer/inverter cells
*info: There are 23 candidate Buffer cells
*info: There are 15 candidate Inverter cells
Buffers found for each power domain:
	PowerDomain "PD_RISC_CORE" has 38 buffer(s) to use
	PowerDomain "PD_ORCA_TOP" has 38 buffer(s) to use
Always on buffers found for each power domain:
	PowerDomain "PD_RISC_CORE" (pd tag = "1") has 18 always on buffer(s) to use
	PowerDomain "PD_ORCA_TOP" (pd tag = "2") has 18 always on buffer(s) to use

Start fixing design rules ... (0:00:00.6 4608.5M)

Footprint cell information for calculating maxBufDist
*info: There are 18 candidate always on buffer/inverter cells
Buffers found for each power domain:
	PowerDomain "PD_RISC_CORE" has 38 buffer(s) to use
	PowerDomain "PD_ORCA_TOP" has 38 buffer(s) to use
Always on buffers found for each power domain:
	PowerDomain "PD_RISC_CORE" (pd tag = "1") has 18 always on buffer(s) to use
	PowerDomain "PD_ORCA_TOP" (pd tag = "2") has 18 always on buffer(s) to use

Finished fixing design rule (0:00:03.8 4694.5M)

Summary:
1 buffer added on 1 net (with 0 driver resized)

Density after buffering = 0.451041
*** Completed dpFixDRCViolation (0:00:04.9 4609.2M)

*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:10, Mem = 4601.23M).
**INFO: Start fixing DRV (Mem = 4761.85M) ...
**INFO: Start fixing DRV while maintaining existing placement ...
*** Starting dpFixDRCViolation (4761.9M)
*info: 1 net specified in /u/nmallebo/ECE530-2024-SPRING/finalprj-group4/apr/work/innovus_temp_19845_mo.ece.pdx.edu_nmallebo_QVyYAl/innovIgxs7L selected
*info: Marking 98 level shifter instances dont touch
*info: Marking 0 isolation instances dont touch
*info: 900 no-driver nets excluded.
*** Starting multi-driver net buffering ***


*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.6, MEM=4761.9M) ***

Footprint cell information for insertRepeater
Buffers found for each power domain:
	PowerDomain "PD_RISC_CORE" has 38 buffer(s) to use
	PowerDomain "PD_ORCA_TOP" has 38 buffer(s) to use
Always on buffers found for each power domain:
	PowerDomain "PD_RISC_CORE" (pd tag = "1") has 18 always on buffer(s) to use
	PowerDomain "PD_ORCA_TOP" (pd tag = "2") has 18 always on buffer(s) to use

Start fixing design rules ... (0:00:00.7 4766.1M)
Grid density data update skipped
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**WARN: (IMPOPT-3615):	ate_clk is a clock net. Net skipped.
Finished fixing design rule (0:00:02.2 4761.9M)

Summary:
0 buffer added on 0 net (with 0 driver resized)

Density after buffering = 0.451041
*** Completed dpFixDRCViolation (0:00:02.8 4761.9M)

*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:07, Mem = 4761.87M).
*** Finished optimizing excluded clock nets (CPU Time= 0:00:19.6  MEM= 4633.8M) ***
*** Starting optimizing excluded clock nets MEM= 4633.8M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 4633.8M) ***
GigaOpt Checkpoint: Internal congRefineRouteType -preCTS -congThreshold 0.001 -rescheduleForCongestion -numThreads 8 -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence -aggressiveCongestionMode
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:11:54.4/0:06:39.6 (1.8), mem = 4633.8M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
*** CongRefineRouteType #1 [finish] (place_opt_design #1) : cpu/real = 0:00:01.6/0:00:01.4 (1.2), totSession cpu/real = 0:11:56.0/0:06:41.0 (1.8), mem = 4633.8M
End: GigaOpt Route Type Constraints Refinement
The useful skew maximum allowed delay is: 0.3
*** SimplifyNetlist #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:12:11.9/0:06:46.4 (1.8), mem = 4487.5M
*info: Marking 98 level shifter instances dont touch
*info: Marking 0 isolation instances dont touch
Info: 89 clock nets excluded from IPO operation.



Netlist preparation processing... 
Removed 0 instance
*info: Marking 0 isolation instances dont touch
*info: Marking 98 level shifter instances dont touch
*** SimplifyNetlist #1 [finish] (place_opt_design #1) : cpu/real = 0:00:04.0/0:00:03.0 (1.3), totSession cpu/real = 0:12:15.9/0:06:49.5 (1.8), mem = 4230.8M
Running new flow changes for HFN
Begin: GigaOpt high fanout net optimization
GigaOpt HFN: use maxLocalDensity 1.2
GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 8 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
*** DrvOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:12:16.2/0:06:49.8 (1.8), mem = 4230.8M
*info: Marking 98 level shifter instances dont touch
*info: Marking 0 isolation instances dont touch
Info: 89 clock nets excluded from IPO operation.


	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
**WARN: (IMPOPT-7330):	Net scan_enable has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.
**WARN: (IMPOPT-7330):	Net n387 has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.
**WARN: (IMPOPT-7330):	Net n388 has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.
**WARN: (IMPOPT-7330):	Net n389 has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.
**WARN: (IMPOPT-7330):	Net n586 has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.
+---------+---------+--------+---------+------------+--------+
| Density | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+---------+---------+--------+---------+------------+--------+
|   45.14%|        -| -22.414|-1180.999|   0:00:00.0| 4621.8M|
**WARN: (IMPOPT-7330):	Net scan_enable has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.
**WARN: (IMPOPT-7330):	Net n387 has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.
**WARN: (IMPOPT-7330):	Net n388 has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.
**WARN: (IMPOPT-7330):	Net n389 has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.
**WARN: (IMPOPT-7330):	Net n586 has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.
|   47.02%|     2755| -22.414|-1184.711|   0:00:07.0| 5072.7M|
+---------+---------+--------+---------+------------+--------+

*** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:31.1 real=0:00:07.0 mem=5072.7M) ***
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 5 net(s) were new nets created by previous iteration of DRV buffering. Further DRV fixing might remove some violations.

*** DrvOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:36.5/0:00:10.6 (3.4), totSession cpu/real = 0:12:52.7/0:07:00.4 (1.8), mem = 4493.4M
GigaOpt HFN: restore maxLocalDensity to 0.98
End: GigaOpt high fanout net optimization
**INFO: Always on buffers available for drv fixing
Begin: GigaOpt DRV Optimization
GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 1.2 -numThreads 8 -largeScaleFixing -maxIter 2 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
*** DrvOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:12:55.2/0:07:01.8 (1.8), mem = 4493.4M
*info: Marking 98 level shifter instances dont touch
*info: Marking 0 isolation instances dont touch
Info: 89 clock nets excluded from IPO operation.


	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|  4295| 13675|   -24.56|  1964|  3928|    -0.64|     0|     0|     0|     0|   -22.41| -1184.71|       0|       0|       0| 47.02%|          |         |
|     5|     5|    -0.03|    18|    36|    -0.01|     0|     0|     0|     0|    -0.81|    -2.63|    1619|     508|     645| 49.04%| 0:00:14.0|  5127.6M|
|     0|     0|     0.00|     1|     2|    -0.00|     0|     0|     0|     0|    -0.81|    -2.50|       8|       4|      18| 49.05%| 0:00:00.0|  5127.6M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 1 net(s) were new nets created by previous iteration of DRV buffering. Further DRV fixing might remove some violations.


*** Finish DRV Fixing (cpu=0:01:13 real=0:00:15.0 mem=5127.7M) ***

*** DrvOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:01:19.1/0:00:19.0 (4.2), totSession cpu/real = 0:14:14.3/0:07:20.7 (1.9), mem = 4555.4M
End: GigaOpt DRV Optimization
GigaOpt DRV: restore maxLocalDensity to 0.98
**optDesign ... cpu = 0:04:08, real = 0:02:03, mem = 3310.4M, totSessionCpu=0:14:14 **

Active setup views:
 func_worst_scenario
  Dominating endpoints: 6082
  Dominating TNS: -2.432

 test_worst_scenario
  Dominating endpoints: 2765
  Dominating TNS: -0.065

Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 8 -preCTS -rebufferAll -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
*info: Marking 98 level shifter instances dont touch
*info: Marking 0 isolation instances dont touch
Info: 89 clock nets excluded from IPO operation.
*** GlobalOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:14:17.5/0:07:22.9 (1.9), mem = 4817.1M


*info: 89 clock nets excluded
*info: Marking 98 level shifter instances dont touch
*info: Marking 0 isolation instances dont touch
*info: 938 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack -0.806  TNS Slack -2.497 
+--------+--------+---------+------------+--------+-------------------+---------+----------------------------------------------------+
|  WNS   |  TNS   | Density |    Real    |  Mem   |    Worst View     |Pathgroup|                     End Point                      |
+--------+--------+---------+------------+--------+-------------------+---------+----------------------------------------------------+
|  -0.806|  -2.497|   49.05%|   0:00:00.0| 4945.3M|func_worst_scenario|  default| I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_CTL_U2_empt |
|        |        |         |            |        |                   |         | y_int_reg/D                                        |
|  -0.630|  -0.671|   49.05%|   0:00:01.0| 5130.5M|func_worst_scenario|  default| I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_CTL_U2_empt |
|        |        |         |            |        |                   |         | y_int_reg/D                                        |
|  -0.630|  -0.671|   49.05%|   0:00:00.0| 5130.5M|func_worst_scenario|  default| I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_CTL_U2_empt |
|        |        |         |            |        |                   |         | y_int_reg/D                                        |
|  -0.630|  -0.671|   49.05%|   0:00:00.0| 5130.5M|func_worst_scenario|  default| I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_CTL_U2_empt |
|        |        |         |            |        |                   |         | y_int_reg/D                                        |
|  -0.017|  -0.017|   49.05%|   0:00:00.0| 5134.3M|func_worst_scenario|  default| I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_CTL_U2_empt |
|        |        |         |            |        |                   |         | y_int_reg/D                                        |
|   0.000|   0.000|   49.05%|   0:00:01.0| 5136.8M|                 NA|       NA| NA                                                 |
+--------+--------+---------+------------+--------+-------------------+---------+----------------------------------------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:00:06.1 real=0:00:02.0 mem=5136.8M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:06.1 real=0:00:02.0 mem=5136.8M) ***
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
*** GlobalOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:11.9/0:00:06.3 (1.9), totSession cpu/real = 0:14:29.4/0:07:29.2 (1.9), mem = 4574.5M
End: GigaOpt Global Optimization
*** Timing Is met
*** Check timing (0:00:00.0)
GigaOpt Checkpoint: Internal reclaim -numThreads 8 -preCTS -force -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow -SimpCCIn -GCompAndPhase
*info: Marking 98 level shifter instances dont touch
*info: Marking 0 isolation instances dont touch
Info: 89 clock nets excluded from IPO operation.


Begin: Area Reclaim Optimization
*** AreaOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:14:32.6/0:07:31.1 (1.9), mem = 4964.5M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 49.05
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   49.05%|        -|   0.000|   0.000|   0:00:00.0| 4966.5M|
|   49.04%|       51|   0.000|   0.000|   0:00:03.0| 5128.6M|
|   49.04%|        1|   0.000|   0.000|   0:00:00.0| 5128.6M|
|   49.04%|        0|   0.000|   0.000|   0:00:01.0| 5128.6M|
|   48.93%|      139|   0.000|   0.000|   0:00:05.0| 5128.6M|
|   48.63%|     1773|   0.000|   0.000|   0:00:12.0| 5128.6M|
|   48.63%|       18|   0.000|   0.000|   0:00:01.0| 5128.6M|
|   48.63%|        1|   0.000|   0.000|   0:00:01.0| 5128.6M|
|   48.63%|        0|   0.000|   0.000|   0:00:00.0| 5128.6M|
|   48.63%|        0|   0.000|   0.000|   0:00:00.0| 5128.6M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 48.63
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:01:36) (real = 0:00:26.0) **
*** AreaOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:01:35.7/0:00:25.6 (3.7), totSession cpu/real = 0:16:08.3/0:07:56.7 (2.0), mem = 5128.6M
Executing incremental physical updates
Executing incremental physical updates
End: Area Reclaim Optimization (cpu=0:01:36, real=0:00:26, mem=4582.35M, totSessionCpu=0:16:09).

*** IncrReplace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:16:09.8/0:07:58.1 (2.0), mem = 4582.4M

*** Start incrementalPlace ***
Active views:
  func_worst_scenario
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Max route layer is changed from 127 to 10 because there is no routing track above this layer
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 4.38 MB )
[NR-eGR] Read 42965 nets ( ignored 0 )
[NR-eGR] There are 89 clock nets ( 0 with NDR ).
[NR-eGR] Layer group 1: route 42965 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.18% H + 0.04% V. EstWL: 8.345872e+05um
[NR-eGR] Overflow after Early Global Route 0.15% H + 0.01% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 5.29 sec, Real: 2.63 sec, Curr Mem: 4.41 MB )
Early Global Route congestion estimation runtime: 2.66 seconds, mem = 4621.4M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.52, normalized total congestion hotspot area = 0.79 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   incrNP_iter_start


Identified 419 spare or floating instances, with no clusters.
*** Finished SKP initialization (cpu=0:00:24.7, real=0:00:08.0)***
SKP will use view:
  func_worst_scenario
Iteration  8: Total net bbox = 7.609e+05 (4.28e+05 3.33e+05)
              Est.  stn bbox = 8.931e+05 (4.96e+05 3.98e+05)
              cpu = 0:01:26 real = 0:00:20.0 mem = 5196.4M
Iteration  9: Total net bbox = 7.594e+05 (4.34e+05 3.26e+05)
              Est.  stn bbox = 8.882e+05 (5.00e+05 3.88e+05)
              cpu = 0:00:55.9 real = 0:00:14.0 mem = 5194.3M
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Max route layer is changed from 127 to 10 because there is no routing track above this layer
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 4.87 MB )
Iteration 10: Total net bbox = 7.610e+05 (4.36e+05 3.25e+05)
              Est.  stn bbox = 8.893e+05 (5.02e+05 3.88e+05)
              cpu = 0:01:22 real = 0:00:15.0 mem = 5197.5M
Iteration 11: Total net bbox = 7.779e+05 (4.46e+05 3.32e+05)
              Est.  stn bbox = 9.059e+05 (5.12e+05 3.94e+05)
              cpu = 0:01:27 real = 0:00:16.0 mem = 5300.9M
Iteration 12: Total net bbox = 7.734e+05 (4.45e+05 3.29e+05)
              Est.  stn bbox = 9.000e+05 (5.10e+05 3.90e+05)
              cpu = 0:00:16.2 real = 0:00:04.0 mem = 5242.0M
Move report: Timing Driven Placement moves 39898 insts, mean move: 18.73 um, max move: 388.91 um 
	Max move on inst (occ_int2/fast_clk_1_clkgt/u_icg): (422.41, 185.59) --> (145.30, 297.39)

Finished Incremental Placement (cpu=0:06:06, real=0:01:21, mem=4984.6M)
Begin: Reorder Scan Chains
*** Scan Trace Summary (runtime: cpu: 0:00:00.0 , real: 0:00:00.0): 
Successfully traced 5 scan chains (total 5106 scan bits).
Start applying DEF ordered sections ...
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_CTL_U1_count_int_reg_5_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/trans3_reg" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/mega_shift_reg_0__2_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/mega_shift_reg_0__28_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/mega_shift_reg_0__20_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/mega_shift_reg_0__30_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/mega_shift_reg_0__12_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/mega_shift_reg_0__29_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/mega_shift_reg_0__6_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/mega_shift_reg_0__14_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/mega_shift_reg_0__25_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/mega_shift_reg_0__4_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/mega_shift_reg_0__18_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/mega_shift_reg_0__27_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/mega_shift_reg_0__10_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/mega_shift_reg_0__19_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/mega_shift_reg_0__9_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/mega_shift_reg_0__22_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/mega_shift_reg_0__26_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/mega_shift_reg_0__0_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (EMS-27):	Message (IMPSC-1138) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Successfully applied all DEF ordered sections.
*** Scan Sanity Check Summary:
*** 5 scan chains passed sanity check.
*** Summary: Scan Reorder within scan chain
Initial total scan wire length:    50398.514 (floating:    39450.128)
Final   total scan wire length:    47386.624 (floating:    36438.238)
Improvement:     3011.890   percent  5.98 (floating improvement:     3011.890   percent  7.63)
Initial scan reorder max long connection: not available for -stitchChainsAfterFreeMerging
Final   scan reorder max long connection:      336.752
Total net length = 1.575e+06 (9.981e+05 5.766e+05) (ext = 1.456e+04)
*** End of ScanReorder (cpu=0:00:02.5, real=0:00:01.0, mem=5144.6M) ***
End: Reorder Scan Chains

*** Starting refinePlace (0:22:24 mem=5177.9M) ***
Total net bbox length = 8.009e+05 (4.663e+05 3.346e+05) (ext = 9.366e+03)
**WARN: (IMPSP-7215):	Level-Shifter 'I_RISC_CORE/ls_in_34_scan_enable' of cell type 'LSUPX1_RVT' cannot find a legal location in power domain PD_RISC_CORE when snapping to an optimal power domain boundary.  The cell may be placed at a sub-optimal location or never be placed legally.  The design floorplan may have problem that needs immediate attention.
**WARN: (IMPSP-7215):	Level-Shifter 'I_RISC_CORE/ls_in_10_Instrn_23_' of cell type 'LSUPX1_RVT' cannot find a legal location in power domain PD_RISC_CORE when snapping to an optimal power domain boundary.  The cell may be placed at a sub-optimal location or never be placed legally.  The design floorplan may have problem that needs immediate attention.
**WARN: (IMPSP-7215):	Level-Shifter 'I_RISC_CORE/ls_in_12_Instrn_21_' of cell type 'LSUPX1_RVT' cannot find a legal location in power domain PD_RISC_CORE when snapping to an optimal power domain boundary.  The cell may be placed at a sub-optimal location or never be placed legally.  The design floorplan may have problem that needs immediate attention.
**WARN: (IMPSP-7215):	Level-Shifter 'I_RISC_CORE/ls_in_14_Instrn_19_' of cell type 'LSUPX1_RVT' cannot find a legal location in power domain PD_RISC_CORE when snapping to an optimal power domain boundary.  The cell may be placed at a sub-optimal location or never be placed legally.  The design floorplan may have problem that needs immediate attention.
**WARN: (IMPSP-7215):	Level-Shifter 'I_RISC_CORE/ls_in_24_Instrn_9_' of cell type 'LSUPX1_RVT' cannot find a legal location in power domain PD_RISC_CORE when snapping to an optimal power domain boundary.  The cell may be placed at a sub-optimal location or never be placed legally.  The design floorplan may have problem that needs immediate attention.
**WARN: (IMPSP-7215):	Level-Shifter 'I_RISC_CORE/ls_in_29_Instrn_4_' of cell type 'LSUPX1_RVT' cannot find a legal location in power domain PD_RISC_CORE when snapping to an optimal power domain boundary.  The cell may be placed at a sub-optimal location or never be placed legally.  The design floorplan may have problem that needs immediate attention.
**WARN: (IMPSP-7215):	Level-Shifter 'I_RISC_CORE/ls_in_30_Instrn_3_' of cell type 'LSUPX1_RVT' cannot find a legal location in power domain PD_RISC_CORE when snapping to an optimal power domain boundary.  The cell may be placed at a sub-optimal location or never be placed legally.  The design floorplan may have problem that needs immediate attention.
**WARN: (IMPSP-7215):	Level-Shifter 'I_RISC_CORE/ls_in_31_Instrn_2_' of cell type 'LSUPX1_RVT' cannot find a legal location in power domain PD_RISC_CORE when snapping to an optimal power domain boundary.  The cell may be placed at a sub-optimal location or never be placed legally.  The design floorplan may have problem that needs immediate attention.
**WARN: (IMPSP-7215):	Level-Shifter 'I_RISC_CORE/ls_in_32_Instrn_1_' of cell type 'LSUPX1_RVT' cannot find a legal location in power domain PD_RISC_CORE when snapping to an optimal power domain boundary.  The cell may be placed at a sub-optimal location or never be placed legally.  The design floorplan may have problem that needs immediate attention.
**WARN: (IMPSP-7215):	Level-Shifter 'I_RISC_CORE/ls_in_33_Instrn_0_' of cell type 'LSUPX1_RVT' cannot find a legal location in power domain PD_RISC_CORE when snapping to an optimal power domain boundary.  The cell may be placed at a sub-optimal location or never be placed legally.  The design floorplan may have problem that needs immediate attention.
**WARN: (IMPSP-7215):	Level-Shifter 'I_RISC_CORE/ls_in_3_Instrn_30_' of cell type 'LSUPX1_RVT' cannot find a legal location in power domain PD_RISC_CORE when snapping to an optimal power domain boundary.  The cell may be placed at a sub-optimal location or never be placed legally.  The design floorplan may have problem that needs immediate attention.
**WARN: (IMPSP-7215):	Level-Shifter 'I_RISC_CORE/ls_in_5_Instrn_28_' of cell type 'LSUPX1_RVT' cannot find a legal location in power domain PD_RISC_CORE when snapping to an optimal power domain boundary.  The cell may be placed at a sub-optimal location or never be placed legally.  The design floorplan may have problem that needs immediate attention.
**WARN: (IMPSP-7215):	Level-Shifter 'I_RISC_CORE/ls_in_7_Instrn_26_' of cell type 'LSUPX1_RVT' cannot find a legal location in power domain PD_RISC_CORE when snapping to an optimal power domain boundary.  The cell may be placed at a sub-optimal location or never be placed legally.  The design floorplan may have problem that needs immediate attention.
**WARN: (IMPSP-7215):	Level-Shifter 'I_RISC_CORE/ls_in_8_Instrn_25_' of cell type 'LSUPX1_RVT' cannot find a legal location in power domain PD_RISC_CORE when snapping to an optimal power domain boundary.  The cell may be placed at a sub-optimal location or never be placed legally.  The design floorplan may have problem that needs immediate attention.
**WARN: (IMPSP-7215):	Level-Shifter 'I_RISC_CORE/ls_in_12_Instrn_21_' of cell type 'LSUPX1_RVT' cannot find a legal location in power domain PD_RISC_CORE when snapping to an optimal power domain boundary.  The cell may be placed at a sub-optimal location or never be placed legally.  The design floorplan may have problem that needs immediate attention.
**WARN: (IMPSP-7215):	Level-Shifter 'I_RISC_CORE/ls_in_34_scan_enable' of cell type 'LSUPX1_RVT' cannot find a legal location in power domain PD_RISC_CORE when snapping to an optimal power domain boundary.  The cell may be placed at a sub-optimal location or never be placed legally.  The design floorplan may have problem that needs immediate attention.
**WARN: (IMPSP-7215):	Level-Shifter 'I_RISC_CORE/ls_in_3_Instrn_30_' of cell type 'LSUPX1_RVT' cannot find a legal location in power domain PD_RISC_CORE when snapping to an optimal power domain boundary.  The cell may be placed at a sub-optimal location or never be placed legally.  The design floorplan may have problem that needs immediate attention.
**WARN: (IMPSP-7215):	Level-Shifter 'I_RISC_CORE/ls_in_33_Instrn_0_' of cell type 'LSUPX1_RVT' cannot find a legal location in power domain PD_RISC_CORE when snapping to an optimal power domain boundary.  The cell may be placed at a sub-optimal location or never be placed legally.  The design floorplan may have problem that needs immediate attention.
**WARN: (IMPSP-7215):	Level-Shifter 'I_RISC_CORE/ls_in_32_Instrn_1_' of cell type 'LSUPX1_RVT' cannot find a legal location in power domain PD_RISC_CORE when snapping to an optimal power domain boundary.  The cell may be placed at a sub-optimal location or never be placed legally.  The design floorplan may have problem that needs immediate attention.
**WARN: (IMPSP-7215):	Level-Shifter 'I_RISC_CORE/ls_in_29_Instrn_4_' of cell type 'LSUPX1_RVT' cannot find a legal location in power domain PD_RISC_CORE when snapping to an optimal power domain boundary.  The cell may be placed at a sub-optimal location or never be placed legally.  The design floorplan may have problem that needs immediate attention.
**WARN: (EMS-27):	Message (IMPSP-7215) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
62 shifters were already placed.
62 shifters have been successfully placed.
36 shifters have encountered some problem.
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Max route layer is changed from 127 to 10 because there is no routing track above this layer
**WARN: (IMPSP-2020):	Cannot find a legal location for instance 'I_RISC_CORE/ls_in_34_scan_enable' (Cell LSUPX1_RVT).
Type 'man IMPSP-2020' for more detail.
**WARN: (IMPSP-2020):	Cannot find a legal location for instance 'I_RISC_CORE/ls_in_1_reset_n' (Cell LSUPX1_RVT).
Type 'man IMPSP-2020' for more detail.
**WARN: (IMPSP-2020):	Cannot find a legal location for instance 'I_RISC_CORE/ls_in_35_test_si1' (Cell LSUPX1_RVT).
Type 'man IMPSP-2020' for more detail.
**WARN: (IMPSP-2020):	Cannot find a legal location for instance 'I_RISC_CORE/ls_in_0_clk' (Cell LSUPX1_RVT).
Type 'man IMPSP-2020' for more detail.
**WARN: (IMPSP-2020):	Cannot find a legal location for instance 'I_RISC_CORE/ls_in_5_Instrn_28_' (Cell LSUPX1_RVT).
Type 'man IMPSP-2020' for more detail.
**WARN: (IMPSP-2020):	Cannot find a legal location for instance 'I_RISC_CORE/ls_in_7_Instrn_26_' (Cell LSUPX1_RVT).
Type 'man IMPSP-2020' for more detail.
**WARN: (IMPSP-2020):	Cannot find a legal location for instance 'I_RISC_CORE/ls_in_24_Instrn_9_' (Cell LSUPX1_RVT).
Type 'man IMPSP-2020' for more detail.
**WARN: (IMPSP-2020):	Cannot find a legal location for instance 'I_RISC_CORE/ls_in_8_Instrn_25_' (Cell LSUPX1_RVT).
Type 'man IMPSP-2020' for more detail.
**WARN: (IMPSP-2020):	Cannot find a legal location for instance 'I_RISC_CORE/ls_in_10_Instrn_23_' (Cell LSUPX1_RVT).
Type 'man IMPSP-2020' for more detail.
**WARN: (IMPSP-2020):	Cannot find a legal location for instance 'I_RISC_CORE/ls_in_6_Instrn_27_' (Cell LSUPX1_RVT).
Type 'man IMPSP-2020' for more detail.
**WARN: (IMPSP-2020):	Cannot find a legal location for instance 'I_RISC_CORE/ls_in_14_Instrn_19_' (Cell LSUPX1_RVT).
Type 'man IMPSP-2020' for more detail.
**WARN: (IMPSP-2020):	Cannot find a legal location for instance 'I_RISC_CORE/ls_in_2_Instrn_31_' (Cell LSUPX1_RVT).
Type 'man IMPSP-2020' for more detail.
**WARN: (IMPSP-2020):	Cannot find a legal location for instance 'I_RISC_CORE/ls_in_27_Instrn_6_' (Cell LSUPX1_RVT).
Type 'man IMPSP-2020' for more detail.
**WARN: (IMPSP-2020):	Cannot find a legal location for instance 'I_RISC_CORE/ls_in_30_Instrn_3_' (Cell LSUPX1_RVT).
Type 'man IMPSP-2020' for more detail.
**WARN: (IMPSP-2020):	Cannot find a legal location for instance 'I_RISC_CORE/ls_in_31_Instrn_2_' (Cell LSUPX1_RVT).
Type 'man IMPSP-2020' for more detail.
**WARN: (IMPSP-2020):	Cannot find a legal location for instance 'I_RISC_CORE/ls_in_29_Instrn_4_' (Cell LSUPX1_RVT).
Type 'man IMPSP-2020' for more detail.
**WARN: (IMPSP-2020):	Cannot find a legal location for instance 'I_RISC_CORE/ls_in_28_Instrn_5_' (Cell LSUPX1_RVT).
Type 'man IMPSP-2020' for more detail.
**WARN: (IMPSP-2020):	Cannot find a legal location for instance 'I_RISC_CORE/ls_in_32_Instrn_1_' (Cell LSUPX1_RVT).
Type 'man IMPSP-2020' for more detail.
**WARN: (IMPSP-2020):	Cannot find a legal location for instance 'I_RISC_CORE/ls_in_33_Instrn_0_' (Cell LSUPX1_RVT).
Type 'man IMPSP-2020' for more detail.
**ERROR: (IMPSP-2021):	Could not legalize <36> instances in the design. Check warning message IMPSP-270, IMPSP-452, IMPSP-2024, IMPSP-2039, IMPSP-2040, IMPSP-2042, or IMPSP-2020 in the log file for more details.Type 'man IMPSP-2021' for more detail.
Move report: Detail placement moves 39920 insts, mean move: 0.41 um, max move: 45.18 um 
	Max move on inst (I_CONTEXT_MEM/FE_OFC3242_net_pci_sys_read_data_24): (724.85, 428.03) --> (770.03, 428.03)
	Runtime: CPU: 0:00:11.6 REAL: 0:00:05.0 MEM: 5145.9MB
Summary Report:
Instances move: 39956 (out of 40379 movable)
Instances flipped: 3
Mean displacement: 0.44 um
Max displacement: 106.13 um (Instance: I_RISC_CORE/ls_in_23_Instrn_10_) (355.797, 105.333) -> (359.936, 207.328)
	Length: 14 sites, height: 2 rows, site name: unitdouble, cell type: LSUPX1_RVT, constraint:Fence
Physical-only instances move: 0 (out of 0 movable physical-only)
Total net bbox length = 7.637e+05 (4.272e+05 3.364e+05) (ext = 9.460e+03)
Runtime: CPU: 0:00:11.9 REAL: 0:00:05.0 MEM: 5145.9MB
*** Finished refinePlace (0:22:36 mem=5145.9M) ***
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Max route layer is changed from 127 to 10 because there is no routing track above this layer
[NR-eGR] Read 42965 nets ( ignored 0 )
[NR-eGR] There are 89 clock nets ( 0 with NDR ).
[NR-eGR] Layer group 1: route 42965 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.13% H + 0.02% V. EstWL: 8.478745e+05um
[NR-eGR] Overflow after Early Global Route 0.10% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 5.17 sec, Real: 2.58 sec, Curr Mem: 4.65 MB )
Early Global Route congestion estimation runtime: 2.64 seconds, mem = 4901.4M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.52, normalized total congestion hotspot area = 0.79 (area is in unit of 4 std-cell row bins)
[NR-eGR] Total eGR-routed clock nets wire length: 23963um, number of vias: 11289
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]               Length (um)    Vias 
[NR-eGR] ----------------------------------
[NR-eGR]  M1    (1H)             0  162851 
[NR-eGR]  M2    (2V)        222090  220166 
[NR-eGR]  M3    (3H)        298410   66506 
[NR-eGR]  M4    (4V)        135815   15177 
[NR-eGR]  M5    (5H)        116111    4148 
[NR-eGR]  M6    (6V)         54172    2225 
[NR-eGR]  M7    (7H)         60367     273 
[NR-eGR]  M8    (8V)          2797      87 
[NR-eGR]  M9    (9H)          3460       0 
[NR-eGR]  MRDL  (10V)            0       0 
[NR-eGR] ----------------------------------
[NR-eGR]        Total       893221  471433 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 763656um
[NR-eGR] Total length: 893221um, number of vias: 471433
[NR-eGR] --------------------------------------------------------------------------
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Early Global Route wiring runtime: 0.87 seconds, mem = 4936.1M
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:06:34, real=0:01:35)***
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=4572.7M)
Extraction called for design 'ORCA_TOP' of instances=40419 and nets=43952 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design ORCA_TOP.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC Grid density data for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:01.1  Real Time: 0:00:02.0  MEM: 4575.688M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:12:42, real = 0:04:19, mem = 3134.9M, totSessionCpu=0:22:48 **
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: ORCA_TOP
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (8 T). (MEM=3272.49)
Total number of fetched objects 49544
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=3310.68 CPU=0:00:33.9 REAL=0:00:04.0)
End delay calculation (fullDC). (MEM=3310.68 CPU=0:00:42.1 REAL=0:00:06.0)
*** Done Building Timing Graph (cpu=0:00:55.9 real=0:00:09.0 totSessionCpu=0:23:44 mem=5000.5M)
*** IncrReplace #1 [finish] (place_opt_design #1) : cpu/real = 0:07:34.8/0:01:49.9 (4.1), totSession cpu/real = 0:23:44.7/0:09:47.9 (2.4), mem = 4551.5M
Set ::gpsPrivate::dogPBIsIncrReplaceDoneInMaster 1
**INFO: Always on buffers available for drv fixing
Begin: GigaOpt DRV Optimization
GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 1.2 -numThreads 8 -smallScaleFixing -maxIter 3 -setupTNSCostFactor 3.0 -preCTS
*** DrvOpt #3 [begin] (place_opt_design #1) : totSession cpu/real = 0:23:49.0/0:09:49.2 (2.4), mem = 4575.5M
*info: Marking 98 level shifter instances dont touch
*info: Marking 0 isolation instances dont touch
Info: 89 clock nets excluded from IPO operation.


	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|   162|   166|    -0.43|   993|  1986|    -0.03|     0|     0|     0|     0|     0.00|     0.00|       0|       0|       0| 48.63%|          |         |
|     0|     0|     0.00|     5|    10|    -0.00|     0|     0|     0|     0|     0.03|     0.00|     358|       8|     734| 49.03%| 0:00:08.0|  5319.6M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.03|     0.00|       1|       0|       5| 49.04%| 0:00:00.0|  5319.6M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.03|     0.00|       0|       0|       0| 49.04%| 0:00:00.0|  5319.6M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finish DRV Fixing (cpu=0:00:48.3 real=0:00:09.0 mem=5319.6M) ***


*** Starting refinePlace (0:24:44 mem=5290.3M) ***
Total net bbox length = 7.657e+05 (4.281e+05 3.375e+05) (ext = 8.697e+03)
62 shifters were already placed.
62 shifters have been successfully placed.
36 shifters have encountered some problem.
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Max route layer is changed from 127 to 10 because there is no routing track above this layer
**WARN: (IMPSP-2020):	Cannot find a legal location for instance 'I_RISC_CORE/ls_in_34_scan_enable' (Cell LSUPX1_RVT).
Type 'man IMPSP-2020' for more detail.
**WARN: (EMS-27):	Message (IMPSP-2020) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**ERROR: (IMPSP-2021):	Could not legalize <36> instances in the design. Check warning message IMPSP-270, IMPSP-452, IMPSP-2024, IMPSP-2039, IMPSP-2040, IMPSP-2042, or IMPSP-2020 in the log file for more details.Type 'man IMPSP-2021' for more detail.
Move report: Detail placement moves 1277 insts, mean move: 0.49 um, max move: 3.65 um 
	Max move on inst (I_PARSER/FE_OFC5216_net_parser_risc_Instrn_lo_4): (404.02, 192.28) --> (403.71, 195.62)
	Runtime: CPU: 0:00:07.9 REAL: 0:00:03.0 MEM: 5331.1MB
Summary Report:
Instances move: 1277 (out of 40746 movable)
Instances flipped: 1
Mean displacement: 0.49 um
Max displacement: 3.65 um (Instance: I_PARSER/FE_OFC5216_net_parser_risc_Instrn_lo_4) (404.016, 192.28) -> (403.712, 195.624)
	Length: 8 sites, height: 1 rows, site name: unit, cell type: NBUFFX2_LVT
Physical-only instances move: 0 (out of 0 movable physical-only)
Total net bbox length = 7.660e+05 (4.284e+05 3.376e+05) (ext = 8.701e+03)
Runtime: CPU: 0:00:08.1 REAL: 0:00:04.0 MEM: 5331.1MB
*** Finished refinePlace (0:24:52 mem=5331.1M) ***
*** maximum move = 3.65 um ***
*** Finished re-routing un-routed nets (5330.1M) ***


*** Finish Physical Update (cpu=0:00:10.7 real=0:00:05.0 mem=5330.4M) ***
*** DrvOpt #3 [finish] (place_opt_design #1) : cpu/real = 0:01:05.9/0:00:18.2 (3.6), totSession cpu/real = 0:24:54.9/0:10:07.4 (2.5), mem = 4764.1M
End: GigaOpt DRV Optimization
GigaOpt DRV: restore maxLocalDensity to 0.98


------------------------------------------------------------------
     Summary (cpu=1.10min real=0.30min mem=4764.1M)
------------------------------------------------------------------

Setup views included:
 test_worst_scenario func_worst_scenario 

+--------------------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.033  |  0.132  |  0.160  |  0.033  |  0.181  |  0.232  |  0.748  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |    0    |    0    |    0    |
|          All Paths:|  9697   |  9448   |    8    |   127   |   114   |   32    |    8    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |     32 (32)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 48.905%
Routing Overflow: 0.10% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:14:55, real = 0:04:51, mem = 3365.5M, totSessionCpu=0:25:01 **
*** Timing Is met
*** Check timing (0:00:00.0)
*** Timing Is met
*** Check timing (0:00:00.0)
GigaOpt Checkpoint: Internal reclaim -numThreads 8 -customPhyUpdate -noGCompAndPhase -ensureOneAreaReclaim -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -preCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
*info: Marking 98 level shifter instances dont touch
*info: Marking 0 isolation instances dont touch
Info: 89 clock nets excluded from IPO operation.


Begin: Area Reclaim Optimization
*** AreaOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:25:03.1/0:10:10.6 (2.5), mem = 5154.1M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 49.04
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   49.04%|        -|   0.000|   0.000|   0:00:00.0| 5154.1M|
|   49.04%|        0|   0.000|   0.000|   0:00:00.0| 5154.1M|
|   48.88%|      221|   0.000|   0.000|   0:00:05.0| 5306.8M|
|   48.82%|      263|   0.000|   0.000|   0:00:05.0| 5308.8M|
|   48.82%|        8|   0.000|   0.000|   0:00:00.0| 5308.8M|
|   48.82%|        0|   0.000|   0.000|   0:00:01.0| 5308.8M|
|   48.82%|        0|   0.000|   0.000|   0:00:00.0| 5308.8M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 48.82
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 799 skipped = 0, called in commitmove = 271, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:44.5) (real = 0:00:12.0) **

*** Starting refinePlace (0:25:48 mem=5308.5M) ***
Total net bbox length = 7.650e+05 (4.280e+05 3.370e+05) (ext = 8.700e+03)
62 shifters were already placed.
62 shifters have been successfully placed.
36 shifters have encountered some problem.
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Max route layer is changed from 127 to 10 because there is no routing track above this layer
**ERROR: (IMPSP-2021):	Could not legalize <36> instances in the design. Check warning message IMPSP-270, IMPSP-452, IMPSP-2024, IMPSP-2039, IMPSP-2040, IMPSP-2042, or IMPSP-2020 in the log file for more details.Type 'man IMPSP-2021' for more detail.
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:04.9 REAL: 0:00:02.0 MEM: 5276.5MB
Summary Report:
Instances move: 0 (out of 40512 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Physical-only instances move: 0 (out of 0 movable physical-only)
Total net bbox length = 7.650e+05 (4.280e+05 3.370e+05) (ext = 8.700e+03)
Runtime: CPU: 0:00:05.1 REAL: 0:00:02.0 MEM: 5276.5MB
*** Finished refinePlace (0:25:53 mem=5276.5M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (5308.5M) ***


*** Finish Physical Update (cpu=0:00:07.8 real=0:00:04.0 mem=5308.8M) ***
*** AreaOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:52.3/0:00:16.7 (3.1), totSession cpu/real = 0:25:55.4/0:10:27.3 (2.5), mem = 5308.8M
End: Area Reclaim Optimization (cpu=0:00:53, real=0:00:16, mem=4764.48M, totSessionCpu=0:25:56).
Begin: GigaOpt postEco DRV Optimization
GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 8 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -setupTNSCostFactor 1.0 -preCTS
*** DrvOpt #4 [begin] (place_opt_design #1) : totSession cpu/real = 0:25:56.4/0:10:28.1 (2.5), mem = 4764.5M
*info: Marking 98 level shifter instances dont touch
*info: Marking 0 isolation instances dont touch
Info: 89 clock nets excluded from IPO operation.


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     1|     1|    -0.00|     1|     2|    -0.00|     0|     0|     0|     0|     0.01|     0.00|       0|       0|       0| 48.82%|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.01|     0.00|       1|       0|       1| 48.82%| 0:00:01.0|  5307.1M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.01|     0.00|       0|       0|       0| 48.82%| 0:00:00.0|  5307.1M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finish DRV Fixing (cpu=0:00:06.4 real=0:00:02.0 mem=5307.1M) ***

*** DrvOpt #4 [finish] (place_opt_design #1) : cpu/real = 0:00:11.3/0:00:04.0 (2.8), totSession cpu/real = 0:26:07.6/0:10:32.1 (2.5), mem = 4761.8M
End: GigaOpt postEco DRV Optimization
Running refinePlace -preserveRouting true

*** Starting refinePlace (0:26:08 mem=4761.8M) ***
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Max route layer is changed from 127 to 10 because there is no routing track above this layer

Starting Small incrNP...
Skipped incrNP (cpu=0:00:00.1, real=0:00:00.0, mem=4729.8M)
End of Small incrNP (cpu=0:00:00.1, real=0:00:00.0)
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Max route layer is changed from 127 to 10 because there is no routing track above this layer
**ERROR: (IMPSP-2021):	Could not legalize <36> instances in the design. Check warning message IMPSP-270, IMPSP-452, IMPSP-2024, IMPSP-2039, IMPSP-2040, IMPSP-2042, or IMPSP-2020 in the log file for more details.Type 'man IMPSP-2021' for more detail.
Move report: Detail placement moves 2 insts, mean move: 0.53 um, max move: 0.61 um 
	Max move on inst (I_BLENDER_1/FE_OFC5287_n2093): (660.59, 277.55) --> (661.20, 277.55)
	Runtime: CPU: 0:00:05.4 REAL: 0:00:02.0 MEM: 4739.3MB
Summary Report:
Instances move: 2 (out of 40513 movable)
Instances flipped: 0
Mean displacement: 0.53 um
Max displacement: 0.61 um (Instance: I_BLENDER_1/FE_OFC5287_n2093) (660.592, 277.552) -> (661.2, 277.552)
	Length: 8 sites, height: 1 rows, site name: unit, cell type: NBUFFX2_LVT
Physical-only instances move: 0 (out of 0 movable physical-only)
Runtime: CPU: 0:00:05.7 REAL: 0:00:02.0 MEM: 4739.3MB
*** Finished refinePlace (0:26:14 mem=4739.3M) ***
**ERROR: (IMPSP-9022):	Command 'refinePlace' completed with some error(s).
Type 'man IMPSP-9022' for more detail.
Register exp ratio and priority group on 0 nets on 43115 nets : 

Active setup views:
 func_worst_scenario
  Dominating endpoints: 6085
  Dominating TNS: -0.000

 test_worst_scenario
  Dominating endpoints: 2765
  Dominating TNS: -0.000

Extraction called for design 'ORCA_TOP' of instances=40553 and nets=44088 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design ORCA_TOP.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Grid density data update skipped
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:01.0  Real Time: 0:00:01.0  MEM: 4598.375M)
Skewing Data Summary (End_of_FINAL)

Skew summary for view test_worst_scenario:
* Accumulated skew : count = 0

Skew summary for view func_worst_scenario:
* Accumulated skew : count = 0

Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: ORCA_TOP
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (8 T). (MEM=3299)
Total number of fetched objects 49678
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=3333.78 CPU=0:00:31.9 REAL=0:00:04.0)
End delay calculation (fullDC). (MEM=3333.78 CPU=0:00:39.5 REAL=0:00:06.0)
*** Done Building Timing Graph (cpu=0:00:50.4 real=0:00:09.0 totSessionCpu=0:27:12 mem=5036.3M)
OPTC: user 20.0
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Max route layer is changed from 127 to 10 because there is no routing track above this layer
[NR-eGR] Read 43099 nets ( ignored 0 )
[NR-eGR] There are 89 clock nets ( 0 with NDR ).
[NR-eGR] Layer group 1: route 43099 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.11% H + 0.03% V. EstWL: 8.480518e+05um
[NR-eGR] Overflow after Early Global Route 0.08% H + 0.01% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 5.03 sec, Real: 2.37 sec, Curr Mem: 4.38 MB )
[NR-eGR] Finished Early Global Route ( CPU: 5.06 sec, Real: 2.39 sec, Curr Mem: 4.35 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.26 |          0.52 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.26, normalized total congestion hotspot area = 0.52 (area is in unit of 4 std-cell row bins)
[hotspot] top 2 congestion hotspot bounding boxes and scores of normalized hotspot
[hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[hotspot] | top |            hotspot bbox             | hotspot score |           module              |
[hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[hotspot] |  1  |   334.40   187.26   361.15   214.02 |        0.26   | I_RISC_CORE                   |
[hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[hotspot] |  2  |     0.00   267.52    26.75   294.27 |        0.26   | I_PCI_TOP                     |
[hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[hotspot] Hotspot report including placement blocked areas
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          9.84 |         12.72 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 9.84, normalized total congestion hotspot area = 12.72 (area is in unit of 4 std-cell row bins)
[hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[hotspot] | top |            hotspot bbox             | hotspot score |           module              |
[hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[hotspot] |  1  |   588.54   120.38   615.30   147.14 |        6.56   | I_SDRAM_TOP                   |
[hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[hotspot] |  2  |   615.30   120.38   642.05   147.14 |        3.08   | I_SDRAM_TOP                   |
[hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[hotspot] |  3  |   561.79   120.38   588.54   147.14 |        1.77   | I_SDRAM_TOP                   |
[hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[hotspot] |  4  |   642.05   107.01   668.80   133.76 |        0.79   | I_SDRAM_TOP                   |
[hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[hotspot] |  5  |   334.40   187.26   361.15   214.02 |        0.26   | I_RISC_CORE                   |
[hotspot] +-----+-------------------------------------+---------------+-------------------------------+
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:17:12, real = 0:05:32, mem = 3279.2M, totSessionCpu=0:27:18 **


------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 test_worst_scenario func_worst_scenario 

+--------------------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.006  |  0.037  |  0.160  |  0.006  |  0.198  |  0.263  |  0.748  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |    0    |    0    |    0    |
|          All Paths:|  9697   |  9448   |    8    |   127   |   114   |   32    |    8    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |     32 (32)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 48.693%
Routing Overflow: 0.08% H and 0.01% V
------------------------------------------------------------------
Begin: Collecting metrics
 -------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs        |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap  |
|-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+------|
| initial_summary         |           |  -22.414 |           |    -1181 |       45.02 |            |              | 0:00:18  |        4224 | 3880 | 1527 |
| route_type_refinement   |           |          |           |          |             |            |              | 0:00:01  |        4226 |      |      |
| simplify_netlist        |           |          |           |          |             |            |              | 0:00:04  |        4231 |      |      |
| drv_fixing              |   -22.414 |  -22.414 |     -1185 |    -1185 |       47.02 |            |              | 0:00:10  |        4493 |      |      |
| drv_fixing_2            |    -0.806 |   -0.806 |        -2 |       -2 |       49.05 |            |              | 0:00:19  |        4555 |    0 |    1 |
| global_opt              |           |    0.002 |           |        0 |       49.05 |            |              | 0:00:06  |        4575 |      |      |
| area_reclaiming         |     0.068 |    0.068 |         0 |        0 |       48.63 |            |              | 0:00:27  |        4582 |      |      |
| incremental_replacement |           |          |           |          |             |       0.52 |         0.79 | 0:01:50  |        4621 |      |      |
| drv_fixing_3            |     0.033 |    0.033 |         0 |        0 |       48.91 |            |              | 0:00:20  |        4764 |    0 |    0 |
| area_reclaiming_2       |     0.006 |    0.006 |         0 |        0 |       48.82 |            |              | 0:00:18  |        4764 |      |      |
| drv_eco_fixing          |     0.006 |    0.006 |         0 |        0 |       48.82 |            |              | 0:00:04  |        4762 |    0 |    0 |
| final_summary           |     0.037 |    0.006 |           |        0 |       48.69 |       9.84 |        12.72 | 0:00:14  |        4617 |    0 |    0 |
 -------------------------------------------------------------------------------------------------------------------------------------------------------- 
End: Collecting metrics
**optDesign ... cpu = 0:17:35, real = 0:05:44, mem = 3299.8M, totSessionCpu=0:27:41 **
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
*** Finished optDesign ***
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   final
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   opt_design_prects
Info: final physical memory for 9 CRR processes is 894.11MB.
Info: Summary of CRR changes:
      - Timing transform commits:       0
Removing temporary dont_use automatically set for cells with technology sites with no row.
Disable CTE adjustment.
Disable Layer aware incrSKP.
#optDebug: fT-D <X 1 0 0 0>
**place_opt_design ... cpu = 0:24:53, real = 0:08:12, mem = 4529.6M **
*** Finished GigaPlace ***

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3493          1  The design extraction status has been re...
WARNING   IMPEXT-3530          3  The process node is not set. Use the com...
WARNING   IMPSP-7215         576  %s '%s' of cell type '%s' cannot find a ...
WARNING   IMPSP-270            1  Cannot find a legal location for MASTER ...
ERROR     IMPSP-9022           1  Command '%s' completed with some error(s...
ERROR     IMPSP-2021           5  Could not legalize <%d> instances in the...
WARNING   IMPSP-2020          95  Cannot find a legal location for instanc...
WARNING   IMPSC-1138        1166  In scan chain "%s" DEF ordered section, ...
WARNING   IMPOPT-3615          1  %s is a clock net. Net skipped.          
WARNING   IMPOPT-3195          2  Analysis mode has changed.               
WARNING   IMPOPT-7330         10  Net %s has fanout exceed delaycal_use_de...
WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
WARNING   IMPPSP-1131         20  For techSite %s, row: (%d, %d) - (%d, %d...
WARNING   IMPPSP-1132          1  For techSite %s, have a total of %d rows...
*** Message Summary: 1877 warning(s), 6 error(s)

*** place_opt_design #1 [finish] () : cpu/real = 0:24:53.4/0:08:12.1 (3.0), totSession cpu/real = 0:27:45.3/0:11:28.2 (2.4), mem = 4529.6M
#% End place_opt_design (date=05/19 01:17:31, total cpu=0:24:54, real=0:08:12, peak res=3675.6M, current mem=3193.2M)
Usage: (24.3%H 11.4%V) = (5.110e+05um 4.890e+05um) = (305629 292449)
Overflow: 189 = 169 (0.09% H) + 20 (0.01% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -5:	1	 0.00%	1	 0.00%
 -4:	1	 0.00%	0	 0.00%
 -3:	5	 0.00%	0	 0.00%
 -2:	11	 0.01%	1	 0.00%
 -1:	140	 0.07%	15	 0.01%
--------------------------------------
  0:	5012	 2.61%	85	 0.04%
  1:	32669	17.01%	592	 0.31%
  2:	31687	16.50%	5669	 2.94%
  3:	19005	 9.90%	20990	10.88%
  4:	7045	 3.67%	26965	13.98%
  5:	96462	50.23%	138602	71.84%
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          9.84 |         12.72 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 9.84, normalized total congestion hotspot area = 12.72 (area is in unit of 4 std-cell row bins)
[hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[hotspot] | top |            hotspot bbox             | hotspot score |           module              |
[hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[hotspot] |  1  |   588.54   120.38   615.30   147.14 |        6.56   | I_SDRAM_TOP                   |
[hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[hotspot] |  2  |   615.30   120.38   642.05   147.14 |        3.08   | I_SDRAM_TOP                   |
[hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[hotspot] |  3  |   561.79   120.38   588.54   147.14 |        1.77   | I_SDRAM_TOP                   |
[hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[hotspot] |  4  |   642.05   107.01   668.80   133.76 |        0.79   | I_SDRAM_TOP                   |
[hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[hotspot] |  5  |   334.40   187.26   361.15   214.02 |        0.26   | I_RISC_CORE                   |
[hotspot] +-----+-------------------------------------+---------------+-------------------------------+
                       OverCon           OverCon           OverCon            
                        #Gcell            #Gcell            #Gcell     %Gcell
       Layer             (1-4)             (5-8)            (9-10)    OverCon
--------------------------------------------------------------------------------
     M1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
     M2 ( 2)       119( 0.11%)        11( 0.01%)        22( 0.02%)   ( 0.14%) 
     M3 ( 3)       946( 0.86%)         3( 0.00%)         0( 0.00%)   ( 0.86%) 
     M4 ( 4)        30( 0.03%)         0( 0.00%)         0( 0.00%)   ( 0.03%) 
     M5 ( 5)       252( 0.23%)         0( 0.00%)         0( 0.00%)   ( 0.23%) 
     M6 ( 6)        44( 0.02%)         0( 0.00%)         0( 0.00%)   ( 0.02%) 
     M7 ( 7)       121( 0.07%)         0( 0.00%)         0( 0.00%)   ( 0.07%) 
     M8 ( 8)         1( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
     M9 ( 9)        25( 0.02%)         0( 0.00%)         0( 0.00%)   ( 0.02%) 
   MRDL (10)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
--------------------------------------------------------------------------------
       Total      1538( 0.13%)        14( 0.00%)        22( 0.00%)   ( 0.13%) 
--------------------------------------------------------------------------------
2D Overflow 0.09% H + 0.01% V
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |       M1(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |       M2(V)    |              7.74 |              9.57 |   133.76   120.38   160.51   147.14 |
[hotspot] |       M3(H)    |              3.67 |              7.87 |   615.30    93.63   642.05   120.38 |
[hotspot] |       M4(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |       M5(H)    |              0.79 |              1.05 |     0.00   294.27    26.75   321.02 |
[hotspot] |       M6(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |       M7(H)    |              9.84 |             21.64 |   588.54   120.38   615.30   147.14 |
[hotspot] |       M8(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |       M9(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     MRDL(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      worst     |     (M7)     9.84 |     (M7)    21.64 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   all layers   |              9.84 |             18.62 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
Local HotSpot Analysis (blockage included) (3d): normalized congestion max/total hotspot area = 9.84/18.62 (area is in unit of 4 std-cell row bins)
[hotspot] top 5 congestion hotspot bounding boxes and scores of all layers hotspot
[hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[hotspot] | top |            hotspot bbox             | hotspot score |           module              |
[hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[hotspot] |  1  |   588.54   120.38   615.30   147.14 |        6.56   | I_SDRAM_TOP                   |
[hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[hotspot] |  2  |   615.30   120.38   642.05   147.14 |        3.08   | I_SDRAM_TOP                   |
[hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[hotspot] |  3  |   120.38   120.38   147.14   147.14 |        3.02   | I_RISC_CORE                   |
[hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[hotspot] |  4  |   561.79   120.38   588.54   147.14 |        1.77   | I_SDRAM_TOP                   |
[hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[hotspot] |  5  |   642.05   107.01   668.80   133.76 |        0.79   | I_SDRAM_TOP                   |
[hotspot] +-----+-------------------------------------+---------------+-------------------------------+
*** timeDesign #1 [begin] () : totSession cpu/real = 0:27:46.5/0:11:29.5 (2.4), mem = 4529.6M
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=4529.6M)


------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 test_worst_scenario func_worst_scenario 

+--------------------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.006  |  0.037  |  0.160  |  0.006  |  0.198  |  0.263  |  0.748  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |    0    |    0    |    0    |
|          All Paths:|  9697   |  9448   |    8    |   127   |   114   |   32    |    8    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|test_worst_scenario |  0.160  |  0.629  |  0.160  |  0.821  |  0.198  |  0.284  | 14.568  |
|                    |  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |    0    |    0    |    0    |    0    |
|                    |  3508   |  3337   |    8    |   53    |   114   |   32    |    4    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|func_worst_scenario |  0.006  |  0.037  |   N/A   |  0.006  |  0.198  |  0.263  |  0.748  |
|                    |  0.000  |  0.000  |   N/A   |  0.000  |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |   N/A   |    0    |    0    |    0    |    0    |
|                    |  6550   |  6326   |   N/A   |   110   |   110   |   32    |    4    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |     32 (32)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 48.693%
Routing Overflow: 0.09% H and 0.01% V
------------------------------------------------------------------
Reported timing to dir ../reports/ORCA_TOP.innovus
Total CPU time: 17.1 sec
Total Real time: 10.0 sec
Total Memory Usage: 4533.578125 Mbytes
*** timeDesign #1 [finish] () : cpu/real = 0:00:16.8/0:00:09.3 (1.8), totSession cpu/real = 0:28:03.3/0:11:38.8 (2.4), mem = 4533.6M

powerDomain PD_ORCA_TOP : bins with density > 0.750 = 47.77 % ( 919 / 1924 )
bin size: 110 sites by 10 row(s). total 1924 bins ( 52 by 37 )
  density range     #bins    %
  (0.750 - 0.800]     258  13.41
  (0.800 - 0.850]     140   7.28
  (0.850 - 0.900]      45   2.34
  (0.900 - 0.950]      45   2.34
  (0.950 - 1.000]     431  22.40
  total               919  47.77

powerDomain PD_RISC_CORE : bins with density > 0.750 = 69.05 % ( 174 / 252 )
bin size: 110 sites by 10 row(s). total 252 bins ( 21 by 12 )
  density range     #bins    %
  (0.750 - 0.800]      10   3.97
  (0.800 - 0.850]       4   1.59
  (0.850 - 0.900]      13   5.16
  (0.900 - 0.950]       3   1.19
  (0.950 - 1.000]     144  57.14
  total               174  69.05

Density distribution unevenness ratio = 16.162%
Start to collect the design information.
Build netlist information for Cell ORCA_TOP.
Finished collecting the design information.
Generating macro cells used in the design report.
Generating standard cells used in the design report.
Analyze library ... 
Analyze netlist ... 
Generating HFO information report.
Generate no-driven nets information report.
Analyze timing ... 
Analyze floorplan/placement ... 
Analysis Routing ...
Report saved in file ../reports/ORCA_TOP.innovus.place.summary.rpt
#% Begin save design ... (date=05/19 01:17:43, mem=3188.7M)
INFO: Current data have to be saved into a temporary db: 'ORCA_TOP_place.innovus.dat.tmp' first. It will be renamed to the correct name 'ORCA_TOP_place.innovus.dat' after the old db was deleted.
% Begin Save ccopt configuration ... (date=05/19 01:17:43, mem=3188.7M)
% End Save ccopt configuration ... (date=05/19 01:17:43, total cpu=0:00:00.1, real=0:00:01.0, peak res=3189.0M, current mem=3189.0M)
% Begin Save netlist data ... (date=05/19 01:17:44, mem=3189.0M)
Writing Binary DB to ORCA_TOP_place.innovus.dat.tmp/vbin/ORCA_TOP.v.bin in multi-threaded mode...
% End Save netlist data ... (date=05/19 01:17:44, total cpu=0:00:00.3, real=0:00:00.0, peak res=3189.0M, current mem=3189.0M)
Saving symbol-table file in separate thread ...
Saving congestion map file in separate thread ...
Saving congestion map file ORCA_TOP_place.innovus.dat.tmp/ORCA_TOP.route.congmap.gz ...
% Begin Save AAE data ... (date=05/19 01:17:44, mem=3189.7M)
Saving AAE Data ...
% End Save AAE data ... (date=05/19 01:17:44, total cpu=0:00:00.2, real=0:00:00.0, peak res=3189.7M, current mem=3189.0M)
Saving preference file ORCA_TOP_place.innovus.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
*info - save blackBox cells to lef file ORCA_TOP_place.innovus.dat.tmp/ORCA_TOP.bbox.lef
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving SCANDEF file ...
*** Scan Trace Summary (runtime: cpu: 0:00:00.1 , real: 0:00:00.0): 
Successfully traced 5 scan chains (total 5106 scan bits).
Start applying DEF ordered sections ...
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_CTL_U1_count_int_reg_5_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/trans3_reg" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/mega_shift_reg_0__2_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/mega_shift_reg_0__28_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/mega_shift_reg_0__20_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/mega_shift_reg_0__30_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/mega_shift_reg_0__12_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/mega_shift_reg_0__29_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/mega_shift_reg_0__6_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/mega_shift_reg_0__14_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/mega_shift_reg_0__25_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/mega_shift_reg_0__4_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/mega_shift_reg_0__18_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/mega_shift_reg_0__27_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/mega_shift_reg_0__10_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/mega_shift_reg_0__19_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/mega_shift_reg_0__9_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/mega_shift_reg_0__22_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/mega_shift_reg_0__26_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/mega_shift_reg_0__0_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (EMS-27):	Message (IMPSC-1138) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Successfully applied all DEF ordered sections.
*** Scan Sanity Check Summary:
*** 5 scan chains passed sanity check.
Saving special route data file in separate thread ...
Saving PG file in separate thread ...
Saving placement file in separate thread ...
Saving route file in separate thread ...
Saving property file in separate thread ...
Saving property file ORCA_TOP_place.innovus.dat.tmp/ORCA_TOP.prop
Saving PG file ORCA_TOP_place.innovus.dat.tmp/ORCA_TOP.pg.gz, version#2, (Created by Innovus v23.10-p003_1 on Sun May 19 01:17:49 2024)
** Saving stdCellPlacement_binary (version# 2) ...
*** Completed saveProperty (cpu=0:00:00.3 real=0:00:00.0 mem=4812.2M) ***
Save Adaptive View Pruning View Names to Binary file
func_worst_scenario
TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
*** Completed savePGFile (cpu=0:00:00.4 real=0:00:01.0 mem=4804.2M) ***
TAT_INFO: ::savePGFile REAL = 1 : CPU = 0 : MEM = 0.
TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
*** Completed saveRoute (cpu=0:00:01.0 real=0:00:01.0 mem=4788.1M) ***
TAT_INFO: ::saveRoute REAL = 1 : CPU = 0 : MEM = 0.
TAT_INFO: ::db::saveAnnotationAndProp REAL = 0 : CPU = 0 : MEM = 0.
Saving rc congestion map ORCA_TOP_place.innovus.dat.tmp/ORCA_TOP.congmap.gz ...
Saving power intent database ...
TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
% Begin Save power constraints data ... (date=05/19 01:17:51, mem=3210.8M)
% End Save power constraints data ... (date=05/19 01:17:51, total cpu=0:00:00.1, real=0:00:00.0, peak res=3210.8M, current mem=3210.8M)
Generated self-contained design ORCA_TOP_place.innovus.dat.tmp
#% End save design ... (date=05/19 01:17:56, total cpu=0:00:09.7, real=0:00:13.0, peak res=3212.0M, current mem=3212.0M)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPSC-1138         137  In scan chain "%s" DEF ordered section, ...
*** Message Summary: 137 warning(s), 0 error(s)

######## FINISHED PLACE #################
##  Process: 28            (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 28nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
**WARN: (IMPEXT-6191):	Using a captable file is not recommended for process nodes less than or equal to 32 nm due to parasitic accuracy concerns. The Quantus QRC technology file should be specified for all RC corners using the command create_rc_corner or update_rc_corner, which will then be used for preRoute and postRoute(effort level medium or high or signoff) extraction engines.
Type 'man IMPEXT-6191' for more detail.
Start generating vias ..
#Skip building auto via since it is not turned on.
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
Via generation completed.
### Start verbose source output (echo mode) for '../scripts/ORCA_TOP.pre.cts.tcl' ...
# if {[info exists synopsys_program_name]} {

} else {
  if [is_common_ui_mode ] {
    #set_db [get_pin occ_int2/U_clk_control_i_0/fast_clk_enable_l_reg/CLK ] .cts_pin_insertion_delay 350ps
    set_db cts_use_inverters false
    set_db cts_buffer_cells [ get_db [get_lib_cells */NBUF*LVT* ] .base_name ] 
  } else {

    #set_ccopt_property insertion_delay 350ps -pin occ_int2/U_clk_control_i_0/fast_clk_enable_l_reg/CLK
    set_ccopt_property use_inverters false 
    set_ccopt_property buffer_cells [ get_db [get_lib_cells */NBUF*LVT* ] .base_name ]
  }
}
### End verbose source output for '../scripts/ORCA_TOP.pre.cts.tcl'.
#% Begin ccopt_design (date=05/19 01:17:57, mem=3077.1M)
Turning off fast DC mode.
*** ccopt_design #1 [begin] () : totSession cpu/real = 0:28:16.4/0:11:53.7 (2.4), mem = 4588.5M
Runtime...
**INFO: User's settings:
setNanoRouteMode -route_detail_end_iteration                   5
setNanoRouteMode -route_detail_post_route_spread_wire          false
setNanoRouteMode -route_extract_third_party_compatible         false
setNanoRouteMode -route_global_exp_timing_driven_std_delay     11
setNanoRouteMode -route_with_via_only_for_block_cell_pin       false
setNanoRouteMode -route_with_via_only_for_stdcell_pin          1:1
setDesignMode -earlyClockFlow                                  false
setDesignMode -process                                         28
setExtractRCMode -coupling_c_th                                0.1
setExtractRCMode -engine                                       preRoute
setExtractRCMode -relative_c_th                                1
setExtractRCMode -total_c_th                                   0
setDelayCalMode -enable_high_fanout                            true
setDelayCalMode -eng_enablePrePlacedFlow                       false
setDelayCalMode -engine                                        aae
setDelayCalMode -ignoreNetLoad                                 false
setDelayCalMode -socv_accuracy_mode                            low
setOptMode -opt_view_pruning_hold_views_active_list            { test_best_scenario func_best_scenario }
setOptMode -opt_view_pruning_setup_views_active_list           { test_worst_scenario func_worst_scenario }
setOptMode -opt_view_pruning_setup_views_persistent_list       { func_worst_scenario test_worst_scenario}
setOptMode -opt_view_pruning_tdgr_setup_views_persistent_list  { func_worst_scenario test_worst_scenario}
setOptMode -opt_drv_margin                                     0
setOptMode -opt_enable_podv2_clock_opt_flow                    false
setOptMode -opt_drv                                            true
setOptMode -opt_resize_flip_flops                              true
setOptMode -opt_view_pruning_placement_setup_view_list         { func_worst_scenario  }
setOptMode -opt_preserve_all_sequential                        true
setOptMode -opt_setup_target_slack                             0
setOptMode -opt_skew                                           false
setOptMode -opt_skew_ccopt                                     none
setOptMode -opt_skew_post_route                                false
setOptMode -opt_skew_pre_cts                                   false

(ccopt_design): CTS Engine: auto. Used Spec: CCOPT spec from create_ccopt_clock_tree_spec.
(ccopt_design): create_ccopt_clock_tree_spec
Creating clock tree spec for modes (timing configs): test_worst_mode func_worst_mode test_best_mode func_best_mode
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
Analyzing clock structure...
**WARN: (IMPCCOPT-4144):	The SDC clock SD_DDR_CLK has source pin sd_CK, which is an input pin. Clock trees for this clock will be defined under the corresponding output pins instead.
Type 'man IMPCCOPT-4144' for more detail.
**WARN: (IMPCCOPT-4144):	The SDC clock SD_DDR_CLKn has source pin sd_CKn, which is an input pin. Clock trees for this clock will be defined under the corresponding output pins instead.
Type 'man IMPCCOPT-4144' for more detail.
**WARN: (IMPCCOPT-4144):	The SDC clock SD_DDR_CLK has source pin sd_CK, which is an input pin. Clock trees for this clock will be defined under the corresponding output pins instead.
Type 'man IMPCCOPT-4144' for more detail.
**WARN: (IMPCCOPT-4144):	The SDC clock SD_DDR_CLKn has source pin sd_CKn, which is an input pin. Clock trees for this clock will be defined under the corresponding output pins instead.
Type 'man IMPCCOPT-4144' for more detail.
**WARN: (IMPCCOPT-4144):	The SDC clock SD_DDR_CLK has source pin sd_CK, which is an input pin. Clock trees for this clock will be defined under the corresponding output pins instead.
Type 'man IMPCCOPT-4144' for more detail.
**WARN: (IMPCCOPT-4144):	The SDC clock SD_DDR_CLKn has source pin sd_CKn, which is an input pin. Clock trees for this clock will be defined under the corresponding output pins instead.
Type 'man IMPCCOPT-4144' for more detail.
**WARN: (IMPCCOPT-4144):	The SDC clock SD_DDR_CLK has source pin sd_CK, which is an input pin. Clock trees for this clock will be defined under the corresponding output pins instead.
Type 'man IMPCCOPT-4144' for more detail.
**WARN: (IMPCCOPT-4144):	The SDC clock SD_DDR_CLKn has source pin sd_CKn, which is an input pin. Clock trees for this clock will be defined under the corresponding output pins instead.
Type 'man IMPCCOPT-4144' for more detail.
Analyzing clock structure done.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Extracting original clock gating for ate_clk...
  clock_tree ate_clk contains 3514 sinks and 22 clock gates.
    Found 32 clock convergence points while defining clock tree.
Extracting original clock gating for ate_clk done.
Extracting original clock gating for SYS_2x_CLK...
  clock_tree SYS_2x_CLK contains 205 sinks and 17 clock gates.
Extracting original clock gating for SYS_2x_CLK done.
Extracting original clock gating for SDRAM_CLK...
  clock_tree SDRAM_CLK contains 2919 sinks and 3 clock gates.
    Found 32 clock convergence points while defining clock tree.
Extracting original clock gating for SDRAM_CLK done.
Extracting original clock gating for PCI_CLK...
  clock_tree PCI_CLK contains 401 sinks and 1 clock gates.
Extracting original clock gating for PCI_CLK done.
Extracting original clock gating for SYS_CLK...
  clock_tree SYS_CLK contains 10 sinks and 1 clock gates.
Extracting original clock gating for SYS_CLK done.
Found 1 generator input for clock tree SYS_CLK.
The skew group PCI_CLK/test_worst_mode was created. It contains 401 sinks and 1 sources.
The skew group SDRAM_CLK/test_worst_mode was created. It contains 2887 sinks and 1 sources.
The skew group SYS_2x_CLK/test_worst_mode was created. It contains 214 sinks and 1 sources.
Added 1 ignore pin (of 1 specified) to skew group SYS_2x_CLK/test_worst_mode. Skew group now contains 1 ignore pin.
The skew group SYS_CLK/test_worst_mode was created. It contains 10 sinks and 1 sources.
The skew group ate_clk/test_worst_mode was created. It contains 3482 sinks and 1 sources.
Added 1 ignore pin (of 1 specified) to skew group ate_clk/test_worst_mode. Skew group now contains 1 ignore pin.
The skew group PCI_CLK/func_worst_mode was created. It contains 401 sinks and 1 sources.
The skew group SDRAM_CLK/func_worst_mode was created. It contains 2887 sinks and 1 sources.
The skew group SYS_2x_CLK/func_worst_mode was created. It contains 214 sinks and 1 sources.
Added 1 ignore pin (of 1 specified) to skew group SYS_2x_CLK/func_worst_mode. Skew group now contains 1 ignore pin.
The skew group SYS_CLK/func_worst_mode was created. It contains 10 sinks and 1 sources.
The skew group PCI_CLK/test_best_mode was created. It contains 401 sinks and 1 sources.
The skew group SDRAM_CLK/test_best_mode was created. It contains 2887 sinks and 1 sources.
The skew group SYS_2x_CLK/test_best_mode was created. It contains 214 sinks and 1 sources.
The skew group SYS_CLK/test_best_mode was created. It contains 10 sinks and 1 sources.
The skew group ate_clk/test_best_mode was created. It contains 3482 sinks and 1 sources.
The skew group PCI_CLK/func_best_mode was created. It contains 401 sinks and 1 sources.
The skew group SDRAM_CLK/func_best_mode was created. It contains 2887 sinks and 1 sources.
The skew group SYS_2x_CLK/func_best_mode was created. It contains 214 sinks and 1 sources.
The skew group SYS_CLK/func_best_mode was created. It contains 10 sinks and 1 sources.
Checking clock tree convergence...
Checking clock tree convergence done.
Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
Using CCOpt effort none.
Updating ideal nets and annotations...
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Clock tree spec update: Ideal nets, transition and delay annotations were updated to match active timing constraints.
Updating ideal nets and annotations done. (took cpu=0:00:06.9 real=0:00:06.1)
CCOpt::Phase::Initialization...
Check Prerequisites...
Leaving CCOpt scope - CheckPlace...

Begin checking placement ... (start mem=4606.1M, init mem=4607.4M)
Region/Fence Violation:	36
Overlapping with other instance:	55
*info: Placed = 40553          (Fixed = 102)
*info: Unplaced = 0           
Placement Density:48.69%(145697/299216)
Placement Density (including fixed std cells):48.73%(145965/299484)
PowerDomain Density <PD_RISC_CORE>:29.22%(6113/20921)
PowerDomain Density <PD_ORCA_TOP>:50.16%(139585/278296)
Finished checkPlace (total: cpu=0:00:02.2, real=0:00:01.0; vio checks: cpu=0:00:01.9, real=0:00:01.0; mem=4574.1M)
**WARN: (IMPCCOPT-2030):	Found placement violations. Run checkPlace for more details.
Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:02.2 real=0:00:00.7)
**WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
 * CCOpt property update_io_latency is false

Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
No differences between SDC and CTS ideal net status found.
No differences between SDC and CTS transition time annotations found.
No differences between SDC and CTS delay annotations found.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.

Check Prerequisites done. (took cpu=0:00:09.2 real=0:00:07.0)
CCOpt::Phase::Initialization done. (took cpu=0:00:09.2 real=0:00:07.0)
Executing ccopt post-processing.
Synthesizing clock trees with CCOpt...
*** CTS #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:28:41.3/0:12:15.3 (2.3), mem = 4574.1M
CCOpt::Phase::PreparingToBalance...
Leaving CCOpt scope - Initializing power interface...
Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Found 0 advancing pin insertion delay (0.000% of 3514 clock tree sinks)
Found 0 delaying pin insertion delay (0.000% of 3514 clock tree sinks)
**WARN: (IMPCCOPT-1127):	The skew group default.PCI_CLK/func_worst_mode has been identified as a duplicate of: PCI_CLK/func_best_mode
**WARN: (IMPCCOPT-1127):	The skew group default.PCI_CLK/test_best_mode has been identified as a duplicate of: PCI_CLK/func_best_mode
**WARN: (IMPCCOPT-1127):	The skew group default.PCI_CLK/test_worst_mode has been identified as a duplicate of: PCI_CLK/func_best_mode
**WARN: (IMPCCOPT-1127):	The skew group default.SDRAM_CLK/func_worst_mode has been identified as a duplicate of: SDRAM_CLK/func_best_mode
**WARN: (IMPCCOPT-1127):	The skew group default.SDRAM_CLK/test_best_mode has been identified as a duplicate of: SDRAM_CLK/func_best_mode
**WARN: (IMPCCOPT-1127):	The skew group default.SDRAM_CLK/test_worst_mode has been identified as a duplicate of: SDRAM_CLK/func_best_mode
**WARN: (IMPCCOPT-1127):	The skew group default.SYS_2x_CLK/test_best_mode has been identified as a duplicate of: SYS_2x_CLK/func_best_mode
**WARN: (IMPCCOPT-1127):	The skew group default.SYS_2x_CLK/test_worst_mode has been identified as a duplicate of: SYS_2x_CLK/func_worst_mode
The skew group PCI_CLK/func_worst_mode has been identified as a duplicate of: PCI_CLK/func_best_mode, so it will not be cloned.
The skew group PCI_CLK/test_best_mode has been identified as a duplicate of: PCI_CLK/func_best_mode, so it will not be cloned.
The skew group PCI_CLK/test_worst_mode has been identified as a duplicate of: PCI_CLK/func_best_mode, so it will not be cloned.
The skew group SDRAM_CLK/func_worst_mode has been identified as a duplicate of: SDRAM_CLK/func_best_mode, so it will not be cloned.
The skew group SDRAM_CLK/test_best_mode has been identified as a duplicate of: SDRAM_CLK/func_best_mode, so it will not be cloned.
The skew group SDRAM_CLK/test_worst_mode has been identified as a duplicate of: SDRAM_CLK/func_best_mode, so it will not be cloned.
The skew group SYS_2x_CLK/test_best_mode has been identified as a duplicate of: SYS_2x_CLK/func_best_mode, so it will not be cloned.
The skew group SYS_2x_CLK/test_worst_mode has been identified as a duplicate of: SYS_2x_CLK/func_worst_mode, so it will not be cloned.
Leaving CCOpt scope - optDesignGlobalRouteStep...
[NR-eGR] Started Early Global Route ( Curr Mem: 4.25 MB )
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Max route layer is changed from 127 to 10 because there is no routing track above this layer
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 4.25 MB )
[NR-eGR] Read 43099 nets ( ignored 0 )
[NR-eGR] There are 113 clock nets ( 0 with NDR ).
[NR-eGR] Layer group 1: route 43099 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.11% H + 0.03% V. EstWL: 8.480518e+05um
[NR-eGR] Overflow after Early Global Route 0.08% H + 0.01% V
[NR-eGR] Total eGR-routed clock nets wire length: 25987um, number of vias: 12154
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]               Length (um)    Vias 
[NR-eGR] ----------------------------------
[NR-eGR]  M1    (1H)             0  163119 
[NR-eGR]  M2    (2V)        223576  220479 
[NR-eGR]  M3    (3H)        300457   66697 
[NR-eGR]  M4    (4V)        135039   15206 
[NR-eGR]  M5    (5H)        115852    4102 
[NR-eGR]  M6    (6V)         54112    2167 
[NR-eGR]  M7    (7H)         58648     284 
[NR-eGR]  M8    (8V)          2417      87 
[NR-eGR]  M9    (9H)          3435       0 
[NR-eGR]  MRDL  (10V)            0       0 
[NR-eGR] ----------------------------------
[NR-eGR]        Total       893536  472141 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 764967um
[NR-eGR] Total length: 893536um, number of vias: 472141
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 8.18 sec, Real: 3.47 sec, Curr Mem: 4.37 MB )
[NR-eGR] Finished Early Global Route ( CPU: 8.24 sec, Real: 3.52 sec, Curr Mem: 4.29 MB )
Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:08.5 real=0:00:03.8)
Legalization setup...
Using cell based legalization.
Initializing placement interface...
  Use check_library -place or consult logv if problems occur.
  Leaving CCOpt scope - Initializing placement interface...
**WARN: (IMPSP-270):	Cannot find a legal location for MASTER CELL 'LSUPX1_RVT'.
Type 'man IMPSP-270' for more detail.

  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.7 real=0:00:00.4)
Initializing placement interface done.
Leaving CCOpt scope - Cleaning up placement interface...
Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.3 real=0:00:00.1)
Leaving CCOpt scope - Initializing placement interface...
**WARN: (IMPSP-270):	Cannot find a legal location for MASTER CELL 'LSUPX1_RVT'.
Type 'man IMPSP-270' for more detail.

Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.3 real=0:00:00.3)
Max route layer is changed from 127 to 10 because there is no routing track above this layer
[PSP]    Load db... (mem=4.3M)
[PSP]    Read data from FE... (mem=4.3M)
[PSP]    Read rows... (mem=4.3M)
**WARN: (IMPPSP-1131):	For techSite unitdouble, row: (0, 0) - (868072, 3344) is outside of core-box: (10032, 10032) - (858040, 609976)
**WARN: (IMPPSP-1131):	For techSite unitdouble, row: (0, 3344) - (868072, 6688) is outside of core-box: (10032, 10032) - (858040, 609976)
**WARN: (IMPPSP-1131):	For techSite unitdouble, row: (0, 6688) - (9880, 10032) is outside of core-box: (10032, 10032) - (858040, 609976)
**WARN: (IMPPSP-1131):	For techSite unitdouble, row: (360088, 6688) - (868072, 10032) is outside of core-box: (10032, 10032) - (858040, 609976)
**WARN: (IMPPSP-1131):	For techSite unitdouble, row: (0, 10032) - (9880, 13376) is outside of core-box: (10032, 10032) - (858040, 609976)
**WARN: (IMPPSP-1131):	For techSite unitdouble, row: (0, 13376) - (9880, 16720) is outside of core-box: (10032, 10032) - (858040, 609976)
**WARN: (IMPPSP-1131):	For techSite unitdouble, row: (0, 16720) - (9880, 20064) is outside of core-box: (10032, 10032) - (858040, 609976)
**WARN: (IMPPSP-1131):	For techSite unitdouble, row: (0, 20064) - (9880, 23408) is outside of core-box: (10032, 10032) - (858040, 609976)
**WARN: (IMPPSP-1131):	For techSite unitdouble, row: (0, 23408) - (9880, 26752) is outside of core-box: (10032, 10032) - (858040, 609976)
**WARN: (IMPPSP-1131):	For techSite unitdouble, row: (0, 26752) - (9880, 30096) is outside of core-box: (10032, 10032) - (858040, 609976)
**WARN: (IMPPSP-1131):	For techSite unitdouble, row: (0, 30096) - (9880, 33440) is outside of core-box: (10032, 10032) - (858040, 609976)
**WARN: (IMPPSP-1131):	For techSite unitdouble, row: (0, 33440) - (9880, 36784) is outside of core-box: (10032, 10032) - (858040, 609976)
**WARN: (IMPPSP-1131):	For techSite unitdouble, row: (0, 36784) - (9880, 40128) is outside of core-box: (10032, 10032) - (858040, 609976)
**WARN: (IMPPSP-1131):	For techSite unitdouble, row: (0, 40128) - (9880, 43472) is outside of core-box: (10032, 10032) - (858040, 609976)
**WARN: (IMPPSP-1131):	For techSite unitdouble, row: (0, 43472) - (9880, 46816) is outside of core-box: (10032, 10032) - (858040, 609976)
**WARN: (IMPPSP-1131):	For techSite unitdouble, row: (0, 46816) - (9880, 50160) is outside of core-box: (10032, 10032) - (858040, 609976)
**WARN: (IMPPSP-1131):	For techSite unitdouble, row: (0, 50160) - (9880, 53504) is outside of core-box: (10032, 10032) - (858040, 609976)
**WARN: (IMPPSP-1131):	For techSite unitdouble, row: (0, 53504) - (9880, 56848) is outside of core-box: (10032, 10032) - (858040, 609976)
**WARN: (IMPPSP-1131):	For techSite unitdouble, row: (0, 56848) - (9880, 60192) is outside of core-box: (10032, 10032) - (858040, 609976)
**WARN: (IMPPSP-1131):	For techSite unitdouble, row: (0, 60192) - (9880, 63536) is outside of core-box: (10032, 10032) - (858040, 609976)
**WARN: [PSP]    Only the first 20 messages are printed.
**WARN: (IMPPSP-1132):	For techSite unitdouble, have a total of 67 rows defined outside of core-box
**WARN: (IMPPSP-1132):	For techSite unit, have a total of 132 rows defined outside of core-box
[PSP]    Done Read rows (cpu=0.020s, mem=4.3M)

[PSP]    Read module constraints... (mem=4.3M)
[PSP]    Done Read module constraints (cpu=0.000s, mem=4.3M)

[PSP]    Done Read data from FE (cpu=0.100s, mem=4.3M)

[PSP]    Done Load db (cpu=0.110s, mem=4.3M)

[PSP]    Constructing placeable region... (mem=4.3M)
**WARN: [PSP]    Hinsts PD_RISC_CORE and core region have partial overlap region (10.032 10.032 360.032 208.032)
[PSP]    Compute region effective width... (mem=4.3M)
[PSP]    Done Compute region effective width (cpu=0.000s, mem=4.3M)

[PSP]    Done Constructing placeable region (cpu=0.020s, mem=4.3M)

Legalization setup done. (took cpu=0:00:01.4 real=0:00:01.0)
Validating CTS configuration...
CCOpt power management detected and enabled.
Checking module port directions...
Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
Non-default CCOpt properties:
  Public non-default CCOpt properties:
    buffer_cells is set for at least one object
    cts_merge_clock_gates is set for at least one object
    cts_merge_clock_logic is set for at least one object
    primary_delay_corner: worst_corner (default: )
    route_type is set for at least one object
    routing_top_min_fanout is set for at least one object
    source_driver is set for at least one object
    target_max_trans is set for at least one object
    target_max_trans_sdc is set for at least one object
    target_skew is set for at least one object
    update_io_latency: 0 (default: true)
    use_inverters is set for at least one object
  No private non-default CCOpt properties
Updating RC Grid density data for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Route type trimming info:
  No route type modifications were made.
Library trimming buffers in power domain PD_RISC_CORE and half-corner worst_corner:setup.late removed 0 of 5 cells
Original list had 5 cells:
NBUFFX32_LVT NBUFFX16_LVT NBUFFX8_LVT NBUFFX4_LVT NBUFFX2_LVT 
Library trimming was not able to trim any cells:
NBUFFX32_LVT NBUFFX16_LVT NBUFFX8_LVT NBUFFX4_LVT NBUFFX2_LVT 
Library trimming buffers in power domain PD_ORCA_TOP and half-corner worst_corner:setup.late removed 0 of 5 cells
Original list had 5 cells:
NBUFFX32_LVT NBUFFX16_LVT NBUFFX8_LVT NBUFFX4_LVT NBUFFX2_LVT 
Library trimming was not able to trim any cells:
NBUFFX32_LVT NBUFFX16_LVT NBUFFX8_LVT NBUFFX4_LVT NBUFFX2_LVT 
Library trimming inverters in power domain PD_RISC_CORE and half-corner worst_corner:setup.late removed 3 of 7 cells
Original list had 7 cells:
IBUFFX32_RVT IBUFFX32_HVT IBUFFX16_LVT IBUFFX16_RVT IBUFFX16_HVT IBUFFX8_HVT IBUFFX4_HVT 
New trimmed list has 4 cells:
IBUFFX32_RVT IBUFFX16_LVT IBUFFX8_HVT IBUFFX4_HVT 
Library trimming inverters in power domain PD_ORCA_TOP and half-corner worst_corner:setup.late removed 5 of 7 cells
Original list had 7 cells:
IBUFFX32_RVT IBUFFX16_LVT IBUFFX16_RVT IBUFFX32_HVT IBUFFX16_HVT IBUFFX8_HVT IBUFFX4_HVT 
New trimmed list has 2 cells:
IBUFFX32_RVT IBUFFX16_LVT 
**WARN: (IMPCCOPT-2441):	The target_max_trans 0.100ns is too low for delay_corner worst_corner and delay_type late for clock_tree SYS_CLK and net_type leaf. CTS will proceed using 0.227ns.
**WARN: (IMPCCOPT-2441):	The target_max_trans 0.100ns is too low for delay_corner worst_corner and delay_type late for clock_tree SYS_CLK and net_type trunk. CTS will proceed using 0.227ns.
**WARN: (IMPCCOPT-2441):	The target_max_trans 0.100ns is too low for delay_corner worst_corner and delay_type late for clock_tree SYS_CLK and net_type top. CTS will proceed using 0.227ns.
**WARN: (IMPCCOPT-2441):	The target_max_trans 0.100ns is too low for delay_corner worst_corner and delay_type late for clock_tree PCI_CLK and net_type leaf. CTS will proceed using 0.227ns.
**WARN: (IMPCCOPT-2441):	The target_max_trans 0.100ns is too low for delay_corner worst_corner and delay_type late for clock_tree PCI_CLK and net_type trunk. CTS will proceed using 0.227ns.
**WARN: (IMPCCOPT-2441):	The target_max_trans 0.100ns is too low for delay_corner worst_corner and delay_type late for clock_tree PCI_CLK and net_type top. CTS will proceed using 0.227ns.
**WARN: (IMPCCOPT-2441):	The target_max_trans 0.100ns is too low for delay_corner worst_corner and delay_type late for clock_tree SDRAM_CLK and net_type leaf. CTS will proceed using 0.227ns.
**WARN: (IMPCCOPT-2441):	The target_max_trans 0.100ns is too low for delay_corner worst_corner and delay_type late for clock_tree SDRAM_CLK and net_type trunk. CTS will proceed using 0.227ns.
**WARN: (IMPCCOPT-2441):	The target_max_trans 0.100ns is too low for delay_corner worst_corner and delay_type late for clock_tree SDRAM_CLK and net_type top. CTS will proceed using 0.227ns.
**WARN: (IMPCCOPT-2441):	The target_max_trans 0.100ns is too low for delay_corner worst_corner and delay_type late for clock_tree SYS_2x_CLK and net_type leaf. CTS will proceed using 0.227ns.
**WARN: (IMPCCOPT-2441):	The target_max_trans 0.100ns is too low for delay_corner worst_corner and delay_type late for clock_tree SYS_2x_CLK and net_type trunk. CTS will proceed using 0.227ns.
**WARN: (IMPCCOPT-2441):	The target_max_trans 0.100ns is too low for delay_corner worst_corner and delay_type late for clock_tree SYS_2x_CLK and net_type top. CTS will proceed using 0.227ns.
**WARN: (IMPCCOPT-2441):	The target_max_trans 0.100ns is too low for delay_corner worst_corner and delay_type late for clock_tree ate_clk and net_type leaf. CTS will proceed using 0.227ns.
**WARN: (IMPCCOPT-2441):	The target_max_trans 0.100ns is too low for delay_corner worst_corner and delay_type late for clock_tree ate_clk and net_type trunk. CTS will proceed using 0.227ns.
**WARN: (IMPCCOPT-2441):	The target_max_trans 0.100ns is too low for delay_corner worst_corner and delay_type late for clock_tree ate_clk and net_type top. CTS will proceed using 0.227ns.
Clock tree balancer configuration for clock_tree SYS_CLK:
Non-default CCOpt properties:
  Public non-default CCOpt properties:
    cts_merge_clock_gates: true (default: false)
    cts_merge_clock_logic: true (default: false)
    route_type (leaf): default_route_type_leaf (default: default)
    route_type (top): top_type (default: default)
    route_type (trunk): trunk_type (default: default)
    routing_top_min_fanout: 10000 (default: unset)
    use_inverters: false (default: auto)
  No private non-default CCOpt properties
For power domain PD_RISC_CORE:
  Buffers:     NBUFFX32_LVT NBUFFX16_LVT NBUFFX8_LVT NBUFFX4_LVT NBUFFX2_LVT
  Inverters:   IBUFFX32_RVT IBUFFX16_LVT IBUFFX8_HVT IBUFFX4_HVT
  Clock gates: CGLPPSX16_LVT CGLPPSX8_LVT CGLPPSX16_RVT CGLPPSX8_RVT CGLPPSX4_LVT CGLPPSX4_RVT CGLPPSX16_HVT CGLPPSX8_HVT CGLPPSX2_LVT CGLPPSX4_HVT CGLPPSX2_RVT CGLPPSX2_HVT
For power domain PD_ORCA_TOP:
  Buffers:     NBUFFX32_LVT NBUFFX16_LVT NBUFFX8_LVT NBUFFX4_LVT NBUFFX2_LVT
  Inverters:   IBUFFX32_RVT IBUFFX16_LVT
  Clock gates: CGLPPSX16_LVT CGLPPSX8_LVT CGLPPSX4_LVT CGLPPSX16_RVT CGLPPSX8_RVT CGLPPSX4_RVT CGLPPSX2_LVT CGLPPSX2_RVT CGLPPSX8_HVT CGLPPSX16_HVT CGLPPSX4_HVT CGLPPSX2_HVT
  Unblocked area available for placement of any clock cells in power_domain PD_RISC_CORE: 20883.012um^2
  Unblocked area available for placement of any clock cells in power_domain PD_ORCA_TOP: 250780.150um^2
Top Routing info:
  Route-type name: top_type; Top/bottom preferred layer name: M8/M7; 
  Non-default rule name: CTS_RULE; Unshielded; Mask Constraint: 0; Source: route_type.
Trunk Routing info:
  Route-type name: trunk_type; Top/bottom preferred layer name: M6/M5; 
  Non-default rule name: CTS_RULE; Unshielded; Mask Constraint: 0; Source: route_type.
Leaf Routing info:
  Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
For timing_corner worst_corner:setup, late and power domain PD_ORCA_TOP:
  Slew time target (leaf):    0.226ns
  Slew time target (trunk):   0.226ns
  Slew time target (top):     0.226ns
  Buffer unit delay: 0.111ns
  Buffer max distance: 1320.000um
Fastest wire driving cells and distances:
  For nets routed with trunk routing rules:
    Buffer    : {lib_cell:NBUFFX32_LVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=1320.000um, saturatedSlew=0.189ns, speed=4450.438um per ns, cellArea=8.086um^2 per 1000um}
    Inverter  : {lib_cell:IBUFFX32_RVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=1293.794um, saturatedSlew=0.217ns, speed=3005.329um per ns, cellArea=9.036um^2 per 1000um}
    Clock gate: {lib_cell:CGLPPSX8_LVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=405.098um, saturatedSlew=0.221ns, speed=766.215um per ns, cellArea=20.703um^2 per 1000um}
  For nets routed with top routing rules:
    Buffer    : {lib_cell:NBUFFX32_LVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=1480.000um, saturatedSlew=0.208ns, speed=4612.029um per ns, cellArea=7.212um^2 per 1000um}
    Inverter  : {lib_cell:IBUFFX32_RVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=1391.898um, saturatedSlew=0.222ns, speed=3174.950um per ns, cellArea=8.399um^2 per 1000um}
    Clock gate: {lib_cell:CGLPPSX8_LVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=448.602um, saturatedSlew=0.224ns, speed=842.445um per ns, cellArea=18.695um^2 per 1000um}
For timing_corner worst_corner:setup, late and power domain PD_RISC_CORE:
  Slew time target (leaf):    0.226ns (Too high; max: 0.174ns)
  Slew time target (trunk):   0.226ns (Too high; max: 0.174ns)
  Slew time target (top):     0.226ns (Too high; max: 0.174ns)
  Buffer unit delay: 0.066ns
  Buffer max distance: 1320.000um
Fastest wire driving cells and distances:
  For nets routed with trunk routing rules:
    Buffer    : {lib_cell:NBUFFX32_LVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=1014.172um, saturatedSlew=0.094ns, speed=7418.961um per ns, cellArea=10.525um^2 per 1000um}
    Inverter  : {lib_cell:IBUFFX32_RVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=1320.000um, saturatedSlew=0.142ns, speed=5963.406um per ns, cellArea=8.857um^2 per 1000um}
    Clock gate: {lib_cell:CGLPPSX16_LVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=640.000um, saturatedSlew=0.146ns, speed=2094.241um per ns, cellArea=16.281um^2 per 1000um}
  For nets routed with top routing rules:
    Buffer    : {lib_cell:NBUFFX32_LVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=1049.702um, saturatedSlew=0.093ns, speed=7758.330um per ns, cellArea=10.169um^2 per 1000um}
    Inverter  : {lib_cell:IBUFFX32_RVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=1480.000um, saturatedSlew=0.160ns, speed=6183.413um per ns, cellArea=7.899um^2 per 1000um}
    Clock gate: {lib_cell:CGLPPSX8_LVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=560.000um, saturatedSlew=0.117ns, speed=2363.867um per ns, cellArea=14.976um^2 per 1000um}

Clock tree balancer configuration for clock_trees PCI_CLK SDRAM_CLK SYS_2x_CLK ate_clk:
Non-default CCOpt properties:
  Public non-default CCOpt properties:
    cts_merge_clock_gates: true (default: false)
    cts_merge_clock_logic: true (default: false)
    route_type (leaf): default_route_type_leaf (default: default)
    route_type (top): top_type (default: default)
    route_type (trunk): trunk_type (default: default)
    routing_top_min_fanout: 10000 (default: unset)
    source_driver: INVX8_HVT/A INVX8_HVT/Y (default: )
    use_inverters: false (default: auto)
  No private non-default CCOpt properties
For power domain PD_RISC_CORE:
  Buffers:     NBUFFX32_LVT NBUFFX16_LVT NBUFFX8_LVT NBUFFX4_LVT NBUFFX2_LVT
  Inverters:   IBUFFX32_RVT IBUFFX16_LVT IBUFFX8_HVT IBUFFX4_HVT
  Clock gates: CGLPPSX16_LVT CGLPPSX8_LVT CGLPPSX16_RVT CGLPPSX8_RVT CGLPPSX4_LVT CGLPPSX4_RVT CGLPPSX16_HVT CGLPPSX8_HVT CGLPPSX2_LVT CGLPPSX4_HVT CGLPPSX2_RVT CGLPPSX2_HVT
For power domain PD_ORCA_TOP:
  Buffers:     NBUFFX32_LVT NBUFFX16_LVT NBUFFX8_LVT NBUFFX4_LVT NBUFFX2_LVT
  Inverters:   IBUFFX32_RVT IBUFFX16_LVT
  Clock gates: CGLPPSX16_LVT CGLPPSX8_LVT CGLPPSX4_LVT CGLPPSX16_RVT CGLPPSX8_RVT CGLPPSX4_RVT CGLPPSX2_LVT CGLPPSX2_RVT CGLPPSX8_HVT CGLPPSX16_HVT CGLPPSX4_HVT CGLPPSX2_HVT
  Unblocked area available for placement of any clock cells in power_domain PD_RISC_CORE: 20883.012um^2
  Unblocked area available for placement of any clock cells in power_domain PD_ORCA_TOP: 250780.150um^2
Top Routing info:
  Route-type name: top_type; Top/bottom preferred layer name: M8/M7; 
  Non-default rule name: CTS_RULE; Unshielded; Mask Constraint: 0; Source: route_type.
Trunk Routing info:
  Route-type name: trunk_type; Top/bottom preferred layer name: M6/M5; 
  Non-default rule name: CTS_RULE; Unshielded; Mask Constraint: 0; Source: route_type.
Leaf Routing info:
  Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
For timing_corner worst_corner:setup, late and power domain PD_ORCA_TOP:
  Slew time target (leaf):    0.226ns
  Slew time target (trunk):   0.226ns
  Slew time target (top):     0.226ns
  Buffer unit delay: 0.111ns
  Buffer max distance: 1320.000um
Fastest wire driving cells and distances:
  For nets routed with trunk routing rules:
    Buffer    : {lib_cell:NBUFFX32_LVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=1320.000um, saturatedSlew=0.189ns, speed=4450.438um per ns, cellArea=8.086um^2 per 1000um}
    Inverter  : {lib_cell:IBUFFX32_RVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=1293.794um, saturatedSlew=0.217ns, speed=3005.329um per ns, cellArea=9.036um^2 per 1000um}
    Clock gate: {lib_cell:CGLPPSX8_LVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=405.098um, saturatedSlew=0.221ns, speed=766.215um per ns, cellArea=20.703um^2 per 1000um}
  For nets routed with top routing rules:
    Buffer    : {lib_cell:NBUFFX32_LVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=1480.000um, saturatedSlew=0.208ns, speed=4612.029um per ns, cellArea=7.212um^2 per 1000um}
    Inverter  : {lib_cell:IBUFFX32_RVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=1391.898um, saturatedSlew=0.222ns, speed=3174.950um per ns, cellArea=8.399um^2 per 1000um}
    Clock gate: {lib_cell:CGLPPSX8_LVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=448.602um, saturatedSlew=0.224ns, speed=842.445um per ns, cellArea=18.695um^2 per 1000um}
For timing_corner worst_corner:setup, late and power domain PD_RISC_CORE:
  Slew time target (leaf):    0.226ns (Too high; max: 0.174ns)
  Slew time target (trunk):   0.226ns (Too high; max: 0.174ns)
  Slew time target (top):     0.226ns (Too high; max: 0.174ns)
  Buffer unit delay: 0.066ns
  Buffer max distance: 1320.000um
Fastest wire driving cells and distances:
  For nets routed with trunk routing rules:
    Buffer    : {lib_cell:NBUFFX32_LVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=1014.172um, saturatedSlew=0.094ns, speed=7418.961um per ns, cellArea=10.525um^2 per 1000um}
    Inverter  : {lib_cell:IBUFFX32_RVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=1320.000um, saturatedSlew=0.142ns, speed=5963.406um per ns, cellArea=8.857um^2 per 1000um}
    Clock gate: {lib_cell:CGLPPSX16_LVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=640.000um, saturatedSlew=0.146ns, speed=2094.241um per ns, cellArea=16.281um^2 per 1000um}
  For nets routed with top routing rules:
    Buffer    : {lib_cell:NBUFFX32_LVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=1049.702um, saturatedSlew=0.093ns, speed=7758.330um per ns, cellArea=10.169um^2 per 1000um}
    Inverter  : {lib_cell:IBUFFX32_RVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=1480.000um, saturatedSlew=0.160ns, speed=6183.413um per ns, cellArea=7.899um^2 per 1000um}
    Clock gate: {lib_cell:CGLPPSX8_LVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=560.000um, saturatedSlew=0.117ns, speed=2363.867um per ns, cellArea=14.976um^2 per 1000um}


Logic Sizing Table:

------------------------------------------------------------------------------------------------------------------
Cell          Instance count    Source         Eligible library cells
------------------------------------------------------------------------------------------------------------------
AO21X1_RVT           4          library set    {AO21X2_LVT AO21X2_RVT AO21X1_LVT AO21X2_HVT AO21X1_RVT AO21X1_HVT}
AO22X1_RVT          16          library set    {AO22X2_HVT AO22X1_RVT}
AO22X2_RVT          16          library set    {AO22X2_RVT AO22X2_HVT}
LSUPX1_RVT           1          library set    {LSUPX1_RVT}
------------------------------------------------------------------------------------------------------------------


Clock tree balancer configuration for skew_group PCI_CLK/func_best_mode:
 Created from constraint modes: {[]}
  Sources:                     pin pclk
  Total number of sinks:       401
  Delay constrained sinks:     401
  Constrains:                  default
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner worst_corner:setup.late:
  Skew target:                 0.100ns
Clock tree balancer configuration for skew_group SDRAM_CLK/func_best_mode:
 Created from constraint modes: {[]}
  Sources:                     pin sdram_clk
  Total number of sinks:       2887
  Delay constrained sinks:     2853
  Constrains:                  default
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner worst_corner:setup.late:
  Skew target:                 0.100ns
Clock tree balancer configuration for skew_group SYS_2x_CLK/func_best_mode:
 Created from constraint modes: {[]}
  Sources:                     pin sys_2x_clk
  Total number of sinks:       214
  Delay constrained sinks:     214
  Constrains:                  default
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner worst_corner:setup.late:
  Skew target:                 0.100ns
Clock tree balancer configuration for skew_group SYS_2x_CLK/func_worst_mode:
 Created from constraint modes: {[]}
  Sources:                     pin sys_2x_clk
  Total number of sinks:       214
  Delay constrained sinks:     20
  Constrains:                  default
  Non-leaf sinks:              0
  Ignore pins:                 1
 Timing corner worst_corner:setup.late:
  Skew target:                 0.100ns
Clock tree balancer configuration for skew_group ate_clk/test_best_mode:
 Created from constraint modes: {[]}
  Sources:                     pin ate_clk
  Total number of sinks:       3482
  Delay constrained sinks:     3448
  Constrains:                  default
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner worst_corner:setup.late:
  Skew target:                 0.100ns
Clock tree balancer configuration for skew_group ate_clk/test_worst_mode:
 Created from constraint modes: {[]}
  Sources:                     pin ate_clk
  Total number of sinks:       3482
  Delay constrained sinks:     3254
  Constrains:                  default
  Non-leaf sinks:              0
  Ignore pins:                 1
 Timing corner worst_corner:setup.late:
  Skew target:                 0.100ns
Primary reporting skew groups are:
skew_group SDRAM_CLK/func_best_mode with 2887 clock sinks


Constraint summary
==================

Transition constraints are active in the following delay corners:

worst_corner:setup.late

Cap constraints are active in the following delay corners:

worst_corner:setup.late

Transition constraint summary:

-------------------------------------------------------------------------------------------------
Delay corner                         Target (ns)    Num pins    Target source       Clock tree(s)
-------------------------------------------------------------------------------------------------
worst_corner:setup.late (primary)         -            -               -                  -
                -                       0.078            8      liberty explicit    SYS_2x_CLK
                -                       0.110            8      liberty explicit    SYS_2x_CLK
                -                       0.172            3      liberty explicit    SYS_2x_CLK
                -                       0.177            9      liberty explicit    all
                -                       0.180            1      liberty explicit    SDRAM_CLK
                -                       0.184            3      liberty explicit    SYS_2x_CLK
                -                       0.187            1      liberty explicit    SYS_2x_CLK
                -                       0.226         3745      tool modified       all
-------------------------------------------------------------------------------------------------

Capacitance constraint summary:

-----------------------------------------------------------------------------------------------------------------------------------
Delay corner                         Limit (fF)    Num nets    Target source                Clock tree(s)
-----------------------------------------------------------------------------------------------------------------------------------
worst_corner:setup.late (primary)        -            -                    -                                   -
                -                       8.000         23       library_or_sdc_constraint    SYS_2x_CLK, SDRAM_CLK, PCI_CLK, SYS_CLK
                -                      16.000         41       library_or_sdc_constraint    all
                -                      32.000         27       library_or_sdc_constraint    SYS_2x_CLK, SDRAM_CLK
                -                      64.000         23       library_or_sdc_constraint    ate_clk, SYS_2x_CLK, SDRAM_CLK, PCI_CLK
-----------------------------------------------------------------------------------------------------------------------------------


Clock DAG stats initial state:
  cell counts      : b=40, i=5, icg=26, dcg=0, l=37, total=108
  sink counts      : regular=3514, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3514
  misc counts      : r=5, pp=1, mci=36
  cell areas       : b=112.840um^2, i=9.149um^2, icg=168.752um^2, dcg=0.000um^2, l=102.674um^2, total=393.415um^2
  hp wire lengths  : top=0.000um, trunk=7259.064um, leaf=7315.879um, total=14574.943um
Clock DAG library cell distribution initial state {count}:
   Bufs: NBUFFX8_LVT: 4 NBUFFX8_RVT: 6 NBUFFX4_LVT: 1 NBUFFX4_RVT: 26 NBUFFX2_LVT: 3 
   Invs: INVX8_RVT: 1 INVX2_RVT: 4 
   ICGs: CGLPPRX8_LVT: 8 CGLPPRX2_LVT: 9 CGLNPRX2_LVT: 9 
 Logics: AO22X2_RVT: 16 LSUPX1_RVT: 1 AO21X1_RVT: 4 AO22X1_RVT: 16 
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   InitialState

Distribution of half-perimeter wire length by ICG depth:

-----------------------------------------------------------------------------
Min ICG    Max ICG    Count    HPWL
Depth      Depth               (um)
-----------------------------------------------------------------------------
   0          0        97      [min=2, max=848, avg=129, sd=146, total=12469]
   0          1        12      [min=4, max=1147, avg=172, sd=325, total=2067]
   0          2         3      [min=40, max=167, avg=87, sd=70, total=262]
   1          2         1      [min=126, max=126, avg=126, sd=0, total=126]
-----------------------------------------------------------------------------

Have 8 CPUs available for CTS. Selected algorithms will run multithreaded.
No ideal or dont_touch nets found in the clock tree
No dont_touch hnets found in the clock tree

Total number of dont_touch hpins in the clock network: 1
  Large numbers of dont_touch hpins may damage runtime and QoR.
  Use report_ccopt_clock_tree_structure or the Clock Tree Debugger in unit delay mode to debug these.

Summary of reasons for dont_touch hpins in the clock network:

-----------------------
Reason            Count
-----------------------
upf_constraint      1
-----------------------

Total number of dont_touch hpins in the clock network with a physical location (typically partition pins): 0

Summary of dont_touch hpins in the clock network representing physical hierarchy:

---------------------
Type            Count
---------------------
ilm               0
partition         0
power_domain      1
fence             0
none              0
---------------------
Total             1
---------------------

Checking for illegal sizes of clock logic instances...
Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
Validating CTS configuration done. (took cpu=0:00:07.9 real=0:00:07.3)
CCOpt configuration status: all checks passed.
Adding exclusion drivers to pins that are effective_sink_type exclude...
    Adding exclusion drivers (these will be instances of the smallest area library cells).
  No exclusion drivers are needed.
Adding exclusion drivers to pins that are effective_sink_type exclude done.
Antenna diode management...
  Found 0 antenna diodes in the clock trees.
  
Antenna diode management done.
Adding driver cells for primary IOs...
Adding driver cells for primary IOs done.
Adding driver cells for primary IOs...
Adding driver cells for primary IOs done.

----------------------------------------------------------------------------------------------
CCOpt reported the following when adding drivers below input ports and above output ports     
----------------------------------------------------------------------------------------------
  (empty table)
----------------------------------------------------------------------------------------------


Adding driver cell for primary IO roots...
Adding driver cell for primary IO roots done.
Maximizing clock DAG abstraction...
  Removing clock DAG drivers
Maximizing clock DAG abstraction done.
CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:17.9 real=0:00:12.2)
Synthesizing clock trees...
  Preparing To Balance...
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.3 real=0:00:00.1)
  Leaving CCOpt scope - Initializing placement interface...
**WARN: (IMPSP-270):	Cannot find a legal location for MASTER CELL 'LSUPX1_RVT'.
Type 'man IMPSP-270' for more detail.

  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.3 real=0:00:00.3)
  Library trimming clock gates in power domain PD_ORCA_TOP and half-corner worst_corner:setup.late removed 4 of 6 cells
  Original list had 6 cells:
  CGLNPRX8_LVT CGLNPRX8_RVT CGLNPRX2_LVT CGLNPRX2_RVT CGLNPRX8_HVT CGLNPRX2_HVT 
  New trimmed list has 2 cells:
  CGLNPRX8_LVT CGLNPRX2_LVT 
  Library trimming clock gates in power domain PD_RISC_CORE and half-corner worst_corner:setup.late removed 3 of 6 cells
  Original list had 6 cells:
  CGLPPRX8_LVT CGLPPRX8_RVT CGLPPRX8_HVT CGLPPRX2_LVT CGLPPRX2_RVT CGLPPRX2_HVT 
  New trimmed list has 3 cells:
  CGLPPRX8_LVT CGLPPRX2_LVT CGLPPRX2_HVT 
  Library trimming clock gates in power domain PD_ORCA_TOP and half-corner worst_corner:setup.late removed 4 of 6 cells
  Original list had 6 cells:
  CGLPPRX8_LVT CGLPPRX8_RVT CGLPPRX2_LVT CGLPPRX2_RVT CGLPPRX8_HVT CGLPPRX2_HVT 
  New trimmed list has 2 cells:
  CGLPPRX8_LVT CGLPPRX2_LVT 
  Merging duplicate siblings in DAG...
    Clock DAG stats before merging:
      cell counts      : b=0, i=2, icg=26, dcg=0, l=37, total=65
      sink counts      : regular=3514, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3514
      misc counts      : r=5, pp=1, mci=36
      cell areas       : b=0.000um^2, i=4.575um^2, icg=168.752um^2, dcg=0.000um^2, l=102.674um^2, total=276.000um^2
      hp wire lengths  : top=0.000um, trunk=223.288um, leaf=13817.171um, total=14040.459um
    Clock DAG library cell distribution before merging {count}:
       Invs: INVX8_RVT: 1 INVX2_RVT: 1 
       ICGs: CGLPPRX8_LVT: 8 CGLPPRX2_LVT: 9 CGLNPRX2_LVT: 9 
     Logics: AO22X2_RVT: 16 LSUPX1_RVT: 1 AO21X1_RVT: 4 AO22X1_RVT: 16 
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   before merging
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    Merging duplicate clock dag driver clones in DAG...
    Merging duplicate clock dag driver clones in DAG done.
    
    Clock gate merging summary:
    
    ----------------------------------------------------------
    Description                          Number of occurrences
    ----------------------------------------------------------
    Total clock gates                             26
    Globally unique enables                       25
    Potentially mergeable clock gates              1
    Actually merged clock gates                    0
    ----------------------------------------------------------
    
    --------------------------------------------
    Cannot merge reason    Number of occurrences
    --------------------------------------------
    GloballyUnique                  24
    UndrivenEnablePins               2
    --------------------------------------------
    
    Clock logic merging summary:
    
    -----------------------------------------------------------
    Description                           Number of occurrences
    -----------------------------------------------------------
    Total clock logics                             37
    Globally unique logic expressions              37
    Potentially mergeable clock logics              0
    Actually merged clock logics                    0
    -----------------------------------------------------------
    
    --------------------------------------------
    Cannot merge reason    Number of occurrences
    --------------------------------------------
    GloballyUnique                  37
    --------------------------------------------
    
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
  Merging duplicate siblings in DAG done.
  Applying movement limits...
  Applying movement limits done.
  Preparing To Balance done. (took cpu=0:00:01.1 real=0:00:00.9)
  CCOpt::Phase::Construction...
  Stage::Clustering...
  Clustering...
    Initialize for clustering...
    Clock DAG stats before clustering:
      cell counts      : b=0, i=2, icg=26, dcg=0, l=37, total=65
      sink counts      : regular=3514, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3514
      misc counts      : r=5, pp=1, mci=36
      cell areas       : b=0.000um^2, i=23.381um^2, icg=196.199um^2, dcg=0.000um^2, l=107.757um^2, total=327.337um^2
      hp wire lengths  : top=0.000um, trunk=223.288um, leaf=13817.171um, total=14040.459um
    Clock DAG library cell distribution before clustering {count}:
       Invs: IBUFFX32_RVT: 2 
       ICGs: CGLNPRX8_LVT: 9 CGLPPRX8_LVT: 17 
     Logics: AO21X2_LVT: 4 AO22X2_RVT: 16 LSUPX1_RVT: 1 AO22X2_HVT: 16 
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   before clustering
    Computing max distances from locked parents...
      Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
    Computing max distances from locked parents done.
    Computing optimal clock node locations...
    : ...20% ...40% ...60% ...80% ...100% 
    Computing optimal clock node locations done. (took cpu=0:00:00.2 real=0:00:00.1)
    Initialize for clustering done. (took cpu=0:00:00.5 real=0:00:00.3)
    Bottom-up phase...
    Clustering bottom-up starting from leaves...
      Clock tree timing engine global stage delay update for worst_corner:setup.late...
      Clock tree timing engine global stage delay update for worst_corner:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
      Clustering clock_tree SYS_CLK...
      Clustering clock_tree SYS_CLK done.
      Clustering clock_tree PCI_CLK...
      Clustering clock_tree PCI_CLK done.
      Clustering clock_tree SDRAM_CLK...
      Clustering clock_tree SDRAM_CLK done.
      Clustering clock_tree SYS_2x_CLK...
      Clustering clock_tree SYS_2x_CLK done.
      Clustering clock_tree ate_clk...
      Clustering clock_tree ate_clk done.
    Clustering bottom-up starting from leaves done.
    Rebuilding the clock tree after clustering...
    Rebuilding the clock tree after clustering done.
    Clock DAG stats after bottom-up phase:
      cell counts      : b=94, i=2, icg=26, dcg=0, l=37, total=159
      sink counts      : regular=3514, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3514
      misc counts      : r=5, pp=1, mci=36
      cell areas       : b=991.924um^2, i=23.381um^2, icg=177.901um^2, dcg=0.000um^2, l=107.757um^2, total=1300.963um^2
      hp wire lengths  : top=0.000um, trunk=4359.056um, leaf=13151.878um, total=17510.934um
    Clock DAG library cell distribution after bottom-up phase {count}:
       Bufs: NBUFFX32_LVT: 92 NBUFFX16_LVT: 1 NBUFFX8_LVT: 1 
       Invs: IBUFFX32_RVT: 2 
       ICGs: CGLNPRX8_LVT: 9 CGLPPRX8_LVT: 5 CGLPPRX2_LVT: 12 
     Logics: AO21X2_LVT: 4 AO22X2_RVT: 16 LSUPX1_RVT: 1 AO22X2_HVT: 16 
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   after bottom-up phase
    Bottom-up phase done. (took cpu=0:00:05.6 real=0:00:03.6)
    Legalizing clock trees...
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    Commiting net attributes....
    Commiting net attributes. done.
    Leaving CCOpt scope - ClockRefiner...
    Performing a single pass refine place with checks partially disabled for clock sinks and datapath.
**WARN: (IMPSP-270):	Cannot find a legal location for MASTER CELL 'LSUPX1_RVT'.
Type 'man IMPSP-270' for more detail.

*** Starting refinePlace (0:29:07 mem=6362.7M) ***
Total net bbox length = 7.767e+05 (4.356e+05 3.412e+05) (ext = 1.298e+04)
**WARN: (IMPSP-7215):	Level-Shifter 'I_RISC_CORE/ls_in_10_Instrn_23_' of cell type 'LSUPX1_RVT' cannot find a legal location in power domain PD_RISC_CORE when snapping to an optimal power domain boundary.  The cell may be placed at a sub-optimal location or never be placed legally.  The design floorplan may have problem that needs immediate attention.
**WARN: (IMPSP-7215):	Level-Shifter 'I_RISC_CORE/ls_in_12_Instrn_21_' of cell type 'LSUPX1_RVT' cannot find a legal location in power domain PD_RISC_CORE when snapping to an optimal power domain boundary.  The cell may be placed at a sub-optimal location or never be placed legally.  The design floorplan may have problem that needs immediate attention.
**WARN: (IMPSP-7215):	Level-Shifter 'I_RISC_CORE/ls_in_12_Instrn_21_' of cell type 'LSUPX1_RVT' cannot find a legal location in power domain PD_RISC_CORE when snapping to an optimal power domain boundary.  The cell may be placed at a sub-optimal location or never be placed legally.  The design floorplan may have problem that needs immediate attention.
**WARN: (IMPSP-7215):	Level-Shifter 'I_RISC_CORE/ls_in_14_Instrn_19_' of cell type 'LSUPX1_RVT' cannot find a legal location in power domain PD_RISC_CORE when snapping to an optimal power domain boundary.  The cell may be placed at a sub-optimal location or never be placed legally.  The design floorplan may have problem that needs immediate attention.
**WARN: (IMPSP-7215):	Level-Shifter 'I_RISC_CORE/ls_in_24_Instrn_9_' of cell type 'LSUPX1_RVT' cannot find a legal location in power domain PD_RISC_CORE when snapping to an optimal power domain boundary.  The cell may be placed at a sub-optimal location or never be placed legally.  The design floorplan may have problem that needs immediate attention.
**WARN: (IMPSP-7215):	Level-Shifter 'I_RISC_CORE/ls_in_30_Instrn_3_' of cell type 'LSUPX1_RVT' cannot find a legal location in power domain PD_RISC_CORE when snapping to an optimal power domain boundary.  The cell may be placed at a sub-optimal location or never be placed legally.  The design floorplan may have problem that needs immediate attention.
**WARN: (IMPSP-7215):	Level-Shifter 'I_RISC_CORE/ls_in_31_Instrn_2_' of cell type 'LSUPX1_RVT' cannot find a legal location in power domain PD_RISC_CORE when snapping to an optimal power domain boundary.  The cell may be placed at a sub-optimal location or never be placed legally.  The design floorplan may have problem that needs immediate attention.
**WARN: (IMPSP-7215):	Level-Shifter 'I_RISC_CORE/ls_in_33_Instrn_0_' of cell type 'LSUPX1_RVT' cannot find a legal location in power domain PD_RISC_CORE when snapping to an optimal power domain boundary.  The cell may be placed at a sub-optimal location or never be placed legally.  The design floorplan may have problem that needs immediate attention.
**WARN: (IMPSP-7215):	Level-Shifter 'I_RISC_CORE/ls_in_34_scan_enable' of cell type 'LSUPX1_RVT' cannot find a legal location in power domain PD_RISC_CORE when snapping to an optimal power domain boundary.  The cell may be placed at a sub-optimal location or never be placed legally.  The design floorplan may have problem that needs immediate attention.
**WARN: (IMPSP-7215):	Level-Shifter 'I_RISC_CORE/ls_in_34_scan_enable' of cell type 'LSUPX1_RVT' cannot find a legal location in power domain PD_RISC_CORE when snapping to an optimal power domain boundary.  The cell may be placed at a sub-optimal location or never be placed legally.  The design floorplan may have problem that needs immediate attention.
**WARN: (IMPSP-7215):	Level-Shifter 'I_RISC_CORE/ls_in_3_Instrn_30_' of cell type 'LSUPX1_RVT' cannot find a legal location in power domain PD_RISC_CORE when snapping to an optimal power domain boundary.  The cell may be placed at a sub-optimal location or never be placed legally.  The design floorplan may have problem that needs immediate attention.
**WARN: (IMPSP-7215):	Level-Shifter 'I_RISC_CORE/ls_in_3_Instrn_30_' of cell type 'LSUPX1_RVT' cannot find a legal location in power domain PD_RISC_CORE when snapping to an optimal power domain boundary.  The cell may be placed at a sub-optimal location or never be placed legally.  The design floorplan may have problem that needs immediate attention.
**WARN: (IMPSP-7215):	Level-Shifter 'I_RISC_CORE/ls_in_5_Instrn_28_' of cell type 'LSUPX1_RVT' cannot find a legal location in power domain PD_RISC_CORE when snapping to an optimal power domain boundary.  The cell may be placed at a sub-optimal location or never be placed legally.  The design floorplan may have problem that needs immediate attention.
**WARN: (IMPSP-7215):	Level-Shifter 'I_RISC_CORE/ls_in_7_Instrn_26_' of cell type 'LSUPX1_RVT' cannot find a legal location in power domain PD_RISC_CORE when snapping to an optimal power domain boundary.  The cell may be placed at a sub-optimal location or never be placed legally.  The design floorplan may have problem that needs immediate attention.
**WARN: (IMPSP-7215):	Level-Shifter 'I_RISC_CORE/ls_in_29_Instrn_4_' of cell type 'LSUPX1_RVT' cannot find a legal location in power domain PD_RISC_CORE when snapping to an optimal power domain boundary.  The cell may be placed at a sub-optimal location or never be placed legally.  The design floorplan may have problem that needs immediate attention.
**WARN: (IMPSP-7215):	Level-Shifter 'I_RISC_CORE/ls_in_32_Instrn_1_' of cell type 'LSUPX1_RVT' cannot find a legal location in power domain PD_RISC_CORE when snapping to an optimal power domain boundary.  The cell may be placed at a sub-optimal location or never be placed legally.  The design floorplan may have problem that needs immediate attention.
**WARN: (IMPSP-7215):	Level-Shifter 'I_RISC_CORE/ls_in_8_Instrn_25_' of cell type 'LSUPX1_RVT' cannot find a legal location in power domain PD_RISC_CORE when snapping to an optimal power domain boundary.  The cell may be placed at a sub-optimal location or never be placed legally.  The design floorplan may have problem that needs immediate attention.
**WARN: (IMPSP-7215):	Level-Shifter 'I_RISC_CORE/ls_in_33_Instrn_0_' of cell type 'LSUPX1_RVT' cannot find a legal location in power domain PD_RISC_CORE when snapping to an optimal power domain boundary.  The cell may be placed at a sub-optimal location or never be placed legally.  The design floorplan may have problem that needs immediate attention.
**WARN: (IMPSP-7215):	Level-Shifter 'I_RISC_CORE/ls_in_32_Instrn_1_' of cell type 'LSUPX1_RVT' cannot find a legal location in power domain PD_RISC_CORE when snapping to an optimal power domain boundary.  The cell may be placed at a sub-optimal location or never be placed legally.  The design floorplan may have problem that needs immediate attention.
**WARN: (IMPSP-7215):	Level-Shifter 'I_RISC_CORE/ls_in_29_Instrn_4_' of cell type 'LSUPX1_RVT' cannot find a legal location in power domain PD_RISC_CORE when snapping to an optimal power domain boundary.  The cell may be placed at a sub-optimal location or never be placed legally.  The design floorplan may have problem that needs immediate attention.
**WARN: (EMS-27):	Message (IMPSP-7215) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
62 shifters were already placed.
62 shifters have been successfully placed.
36 shifters have encountered some problem.
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Max route layer is changed from 127 to 10 because there is no routing track above this layer
**WARN: (IMPSP-2020):	Cannot find a legal location for instance 'I_RISC_CORE/ls_in_0_clk' (Cell LSUPX1_RVT).
Type 'man IMPSP-2020' for more detail.
Max route layer is changed from 127 to 10 because there is no routing track above this layer
**WARN: (IMPSP-2020):	Cannot find a legal location for instance 'I_RISC_CORE/ls_in_34_scan_enable' (Cell LSUPX1_RVT).
Type 'man IMPSP-2020' for more detail.
**WARN: (IMPSP-2020):	Cannot find a legal location for instance 'I_RISC_CORE/ls_in_1_reset_n' (Cell LSUPX1_RVT).
Type 'man IMPSP-2020' for more detail.
**WARN: (IMPSP-2020):	Cannot find a legal location for instance 'I_RISC_CORE/ls_in_35_test_si1' (Cell LSUPX1_RVT).
Type 'man IMPSP-2020' for more detail.
**WARN: (IMPSP-2020):	Cannot find a legal location for instance 'I_RISC_CORE/ls_in_5_Instrn_28_' (Cell LSUPX1_RVT).
Type 'man IMPSP-2020' for more detail.
**WARN: (IMPSP-2020):	Cannot find a legal location for instance 'I_RISC_CORE/ls_in_7_Instrn_26_' (Cell LSUPX1_RVT).
Type 'man IMPSP-2020' for more detail.
**WARN: (IMPSP-2020):	Cannot find a legal location for instance 'I_RISC_CORE/ls_in_24_Instrn_9_' (Cell LSUPX1_RVT).
Type 'man IMPSP-2020' for more detail.
**WARN: (IMPSP-2020):	Cannot find a legal location for instance 'I_RISC_CORE/ls_in_8_Instrn_25_' (Cell LSUPX1_RVT).
Type 'man IMPSP-2020' for more detail.
**WARN: (IMPSP-2020):	Cannot find a legal location for instance 'I_RISC_CORE/ls_in_10_Instrn_23_' (Cell LSUPX1_RVT).
Type 'man IMPSP-2020' for more detail.
**WARN: (IMPSP-2020):	Cannot find a legal location for instance 'I_RISC_CORE/ls_in_6_Instrn_27_' (Cell LSUPX1_RVT).
Type 'man IMPSP-2020' for more detail.
**WARN: (IMPSP-2020):	Cannot find a legal location for instance 'I_RISC_CORE/ls_in_14_Instrn_19_' (Cell LSUPX1_RVT).
Type 'man IMPSP-2020' for more detail.
**WARN: (IMPSP-2020):	Cannot find a legal location for instance 'I_RISC_CORE/ls_in_2_Instrn_31_' (Cell LSUPX1_RVT).
Type 'man IMPSP-2020' for more detail.
**WARN: (IMPSP-2020):	Cannot find a legal location for instance 'I_RISC_CORE/ls_in_27_Instrn_6_' (Cell LSUPX1_RVT).
Type 'man IMPSP-2020' for more detail.
**WARN: (IMPSP-2020):	Cannot find a legal location for instance 'I_RISC_CORE/ls_in_30_Instrn_3_' (Cell LSUPX1_RVT).
Type 'man IMPSP-2020' for more detail.
**WARN: (IMPSP-2020):	Cannot find a legal location for instance 'I_RISC_CORE/ls_in_31_Instrn_2_' (Cell LSUPX1_RVT).
Type 'man IMPSP-2020' for more detail.
**WARN: (IMPSP-2020):	Cannot find a legal location for instance 'I_RISC_CORE/ls_in_29_Instrn_4_' (Cell LSUPX1_RVT).
Type 'man IMPSP-2020' for more detail.
**WARN: (IMPSP-2020):	Cannot find a legal location for instance 'I_RISC_CORE/ls_in_28_Instrn_5_' (Cell LSUPX1_RVT).
Type 'man IMPSP-2020' for more detail.
**WARN: (IMPSP-2020):	Cannot find a legal location for instance 'I_RISC_CORE/ls_in_32_Instrn_1_' (Cell LSUPX1_RVT).
Type 'man IMPSP-2020' for more detail.
**WARN: (IMPSP-2020):	Cannot find a legal location for instance 'I_RISC_CORE/ls_in_33_Instrn_0_' (Cell LSUPX1_RVT).
Type 'man IMPSP-2020' for more detail.
**WARN: (IMPSP-2020):	Cannot find a legal location for instance 'I_RISC_CORE/ls_in_11_Instrn_22_' (Cell LSUPX1_RVT).
Type 'man IMPSP-2020' for more detail.
**ERROR: (IMPSP-2021):	Could not legalize <36> instances in the design. Check warning message IMPSP-270, IMPSP-452, IMPSP-2024, IMPSP-2039, IMPSP-2040, IMPSP-2042, or IMPSP-2020 in the log file for more details.Type 'man IMPSP-2021' for more detail.
Move report: Detail placement moves 1233 insts, mean move: 2.49 um, max move: 24.17 um 
	Max move on inst (I_SDRAM_TOP/I_SDRAM_IF/U15580): (171.91, 307.65) --> (151.09, 310.99)
	Runtime: CPU: 0:00:12.0 REAL: 0:00:04.0 MEM: 6382.2MB
Summary Report:
Instances move: 1233 (out of 40564 movable)
Instances flipped: 0
Mean displacement: 2.49 um
Max displacement: 24.17 um (Instance: I_SDRAM_TOP/I_SDRAM_IF/U15580) (171.912, 307.648) -> (151.088, 310.992)
	Length: 11 sites, height: 1 rows, site name: unit, cell type: AO22X2_HVT
Physical-only instances move: 0 (out of 0 movable physical-only)
Total net bbox length = 7.794e+05 (4.371e+05 3.424e+05) (ext = 1.297e+04)
Runtime: CPU: 0:00:12.2 REAL: 0:00:04.0 MEM: 6382.2MB
*** Finished refinePlace (0:29:20 mem=6382.2M) ***
    ClockRefiner summary
    All clock instances: Moved 287, flipped 76 and cell swapped 0 (out of a total of 3636).
    All Clock instances: Average move = 5.66um
    The largest move was 24.2 um for I_SDRAM_TOP/I_SDRAM_IF/U15578.
    CRF: num instances = 1
**WARN: (IMPSP-270):	Cannot find a legal location for MASTER CELL 'LSUPX1_RVT'.
Type 'man IMPSP-270' for more detail.

    Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:13.6 real=0:00:05.5)
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    Leaving CCOpt scope - Cleaning up placement interface...
    Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.3 real=0:00:00.1)
    Leaving CCOpt scope - Initializing placement interface...
**WARN: (IMPSP-270):	Cannot find a legal location for MASTER CELL 'LSUPX1_RVT'.
Type 'man IMPSP-270' for more detail.

    Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.4 real=0:00:00.3)
    Clock tree timing engine global stage delay update for worst_corner:setup.late...
    Clock tree timing engine global stage delay update for worst_corner:setup.late done. (took cpu=0:00:00.4 real=0:00:00.1)
    
    Clock tree legalization - Histogram:
    ====================================
    
    ------------------------------------
    Movement (um)        Number of cells
    ------------------------------------
    [0.152,2.5536)             12
    [2.5536,4.9552)            19
    [4.9552,7.3568)            11
    [7.3568,9.7584)             3
    [9.7584,12.16)              6
    [12.16,14.5616)             2
    [14.5616,16.9632)           6
    [16.9632,19.3648)          10
    [19.3648,21.7664)          15
    [21.7664,24.168)           20
    ------------------------------------
    
    
    Clock tree legalization - Top 10 Movements:
    ===========================================
    
    -----------------------------------------------------------------------------------------------------------------------------------------------------------------------
    Movement (um)    Desired              Achieved             Node
                     location             location             
    -----------------------------------------------------------------------------------------------------------------------------------------------------------------------
       24.168        (171.912,307.648)    (151.088,310.992)    cell I_SDRAM_TOP/I_SDRAM_IF/U15580 (a lib_cell AO22X2_HVT) at (151.088,310.992), in power domain PD_ORCA_TOP
       24.168        (171.912,307.648)    (151.088,304.304)    cell I_SDRAM_TOP/I_SDRAM_IF/U15579 (a lib_cell AO22X2_HVT) at (151.088,304.304), in power domain PD_ORCA_TOP
       24.168        (171.912,307.648)    (182.704,321.024)    cell I_SDRAM_TOP/I_SDRAM_IF/U15578 (a lib_cell AO22X2_RVT) at (182.704,321.024), in power domain PD_ORCA_TOP
       24.016        (171.912,307.648)    (161.272,321.024)    cell I_SDRAM_TOP/I_SDRAM_IF/U15577 (a lib_cell AO22X2_HVT) at (161.272,321.024), in power domain PD_ORCA_TOP
       24.016        (171.912,307.648)    (161.272,294.272)    cell I_SDRAM_TOP/I_SDRAM_IF/U15576 (a lib_cell AO22X2_RVT) at (161.272,294.272), in power domain PD_ORCA_TOP
       23.864        (171.912,307.648)    (168.112,287.584)    cell I_SDRAM_TOP/I_SDRAM_IF/U15574 (a lib_cell AO22X2_HVT) at (168.112,287.584), in power domain PD_ORCA_TOP
       23.864        (171.912,307.648)    (168.112,327.712)    cell I_SDRAM_TOP/I_SDRAM_IF/U15575 (a lib_cell AO22X2_HVT) at (168.112,327.712), in power domain PD_ORCA_TOP
       23.712        (171.912,307.648)    (188.936,314.336)    cell I_SDRAM_TOP/I_SDRAM_IF/U15573 (a lib_cell AO22X2_HVT) at (188.936,314.336), in power domain PD_ORCA_TOP
       23.712        (171.912,307.648)    (188.936,300.960)    cell I_SDRAM_TOP/I_SDRAM_IF/U15572 (a lib_cell AO22X2_RVT) at (188.936,300.960), in power domain PD_ORCA_TOP
       23.56         (171.912,307.648)    (155.040,300.960)    cell I_SDRAM_TOP/I_SDRAM_IF/U15570 (a lib_cell AO22X2_HVT) at (155.040,300.960), in power domain PD_ORCA_TOP
    -----------------------------------------------------------------------------------------------------------------------------------------------------------------------
    
    Legalizing clock trees done. (took cpu=0:00:15.2 real=0:00:06.5)
    Clock DAG stats after 'Clustering':
      cell counts      : b=94, i=2, icg=26, dcg=0, l=37, total=159
      sink counts      : regular=3514, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3514
      misc counts      : r=5, pp=1, mci=36
      cell areas       : b=991.924um^2, i=23.381um^2, icg=177.901um^2, dcg=0.000um^2, l=107.757um^2, total=1300.963um^2
      cell capacitance : b=311.212fF, i=2.754fF, icg=18.403fF, dcg=0.000fF, l=35.032fF, total=367.402fF
      sink capacitance : total=2683.153fF, avg=0.764fF, sd=0.887fF, min=0.000fF, max=10.000fF
      wire capacitance : top=0.000fF, trunk=635.107fF, leaf=2233.085fF, total=2868.192fF
      wire lengths     : top=0.000um, trunk=6325.781um, leaf=22481.307um, total=28807.088um
      hp wire lengths  : top=0.000um, trunk=5442.360um, leaf=13271.502um, total=18713.862um
    Clock DAG net violations after 'Clustering':
      Remaining Transition : {count=18, worst=[0.213ns, 0.208ns, 0.207ns, 0.207ns, 0.206ns, 0.205ns, 0.202ns, 0.200ns, 0.200ns, 0.191ns, ...]} avg=0.170ns sd=0.060ns sum=3.064ns
    Clock DAG primary half-corner transition distribution after 'Clustering':
      Trunk : target=0.184ns count=9 avg=0.132ns sd=0.015ns min=0.110ns max=0.150ns {1 <= 0.111ns, 6 <= 0.148ns, 2 <= 0.166ns, 0 <= 0.175ns, 0 <= 0.184ns}
      Trunk : target=0.226ns count=62 avg=0.189ns sd=0.146ns min=0.000ns max=0.440ns {27 <= 0.136ns, 13 <= 0.181ns, 4 <= 0.204ns, 1 <= 0.215ns, 0 <= 0.226ns} {0 <= 0.238ns, 1 <= 0.249ns, 0 <= 0.272ns, 0 <= 0.339ns, 16 > 0.339ns}
      Leaf  : target=0.078ns count=12 avg=0.060ns sd=0.011ns min=0.038ns max=0.069ns {2 <= 0.047ns, 3 <= 0.062ns, 7 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
      Leaf  : target=0.110ns count=4 avg=0.079ns sd=0.007ns min=0.070ns max=0.087ns {0 <= 0.066ns, 4 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
      Leaf  : target=0.185ns count=1 avg=0.070ns sd=0.000ns min=0.070ns max=0.070ns {1 <= 0.111ns, 0 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.176ns, 0 <= 0.185ns}
      Leaf  : target=0.226ns count=77 avg=0.086ns sd=0.026ns min=0.042ns max=0.235ns {76 <= 0.136ns, 0 <= 0.181ns, 0 <= 0.204ns, 0 <= 0.215ns, 0 <= 0.226ns} {1 <= 0.238ns, 0 <= 0.249ns, 0 <= 0.272ns, 0 <= 0.339ns, 0 > 0.339ns}
    Clock DAG library cell distribution after 'Clustering' {count}:
       Bufs: NBUFFX32_LVT: 92 NBUFFX16_LVT: 1 NBUFFX8_LVT: 1 
       Invs: IBUFFX32_RVT: 2 
       ICGs: CGLNPRX8_LVT: 9 CGLPPRX8_LVT: 5 CGLPPRX2_LVT: 12 
     Logics: AO21X2_LVT: 4 AO22X2_RVT: 16 LSUPX1_RVT: 1 AO22X2_HVT: 16 
    Primary reporting skew groups after 'Clustering':
      skew_group SDRAM_CLK/func_best_mode: insertion delay [min=0.134, max=1.302, avg=1.270, sd=0.072, skn=-11.485, kur=169.547], skew [1.168 vs 0.100*], 94.1% {1.271, 1.302} (wid=0.060 ws=0.059) (gid=1.276 gs=1.143)
    Skew group summary after 'Clustering':
      skew_group PCI_CLK/func_best_mode: insertion delay [min=0.102, max=0.758, avg=0.732, sd=0.090, skn=-6.810, kur=44.982], skew [0.657 vs 0.100*], 98% {0.725, 0.758} (wid=0.034 ws=0.033) (gid=0.725 gs=0.623)
      skew_group SDRAM_CLK/func_best_mode: insertion delay [min=0.134, max=1.302, avg=1.270, sd=0.072, skn=-11.485, kur=169.547], skew [1.168 vs 0.100*], 94.1% {1.271, 1.302} (wid=0.060 ws=0.059) (gid=1.276 gs=1.143)
      skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=0.185, max=1.328, avg=1.224, sd=0.226, skn=-3.864, kur=14.552], skew [1.143 vs 0.100*], 86% {1.229, 1.328} (wid=0.057 ws=0.057) (gid=1.283 gs=1.098)
      skew_group SYS_2x_CLK/func_worst_mode: insertion delay [min=0.185, max=1.104, avg=0.618, sd=0.375, skn=-0.237, kur=-1.888], skew [0.918 vs 0.100*], 40% {0.185, 0.285} (wid=0.002 ws=0.001) (gid=1.103 gs=0.918)
      skew_group ate_clk/test_best_mode: insertion delay [min=0.358, max=1.324, avg=1.243, sd=0.145, skn=-2.346, kur=4.838], skew [0.967 vs 0.100*], 83.1% {1.228, 1.324} (wid=0.059 ws=0.058) (gid=1.300 gs=0.942)
      skew_group ate_clk/test_worst_mode: insertion delay [min=0.358, max=1.324, avg=1.242, sd=0.149, skn=-2.271, kur=4.380], skew [0.967 vs 0.100*], 82.5% {1.294, 1.324} (wid=0.059 ws=0.058) (gid=1.300 gs=0.942)
    Legalizer API calls during this step: 2648 succeeded with high effort: 2648 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Clustering done. (took cpu=0:00:21.5 real=0:00:10.6)
  Looking for fanout violations...
  Looking for fanout violations done.
  CongRepair After Initial Clustering...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Leaving CCOpt scope - Early Global Route...
  Clock implementation routing...
Net route status summary:
  Clock:       164 (unrouted=164, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 45967 (unrouted=3077, trialRouted=42890, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2979, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR only...
      Early Global Route - eGR only step...
(ccopt eGR): There are 164 nets to be routed. 0 nets have skip routing designation.
(ccopt eGR): There are 164 nets for routing of which 164 have one or more fixed wires.
(ccopt eGR): Start to route 164 all nets
[PSP]    Started Early Global Route ( Curr Mem: 6.13 MB )
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Max route layer is changed from 127 to 10 because there is no routing track above this layer
[PSP]    Started Early Global Route kernel ( Curr Mem: 6.13 MB )
[NR-eGR] Read 43150 nets ( ignored 42986 )
[NR-eGR] There are 164 clock nets ( 164 with NDR ).
[NR-eGR] Layer group 1: route 70 net(s) in layer range [5, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.335208e+03um
[NR-eGR] Layer group 2: route 94 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 2: 0.02% H + 0.01% V. EstWL: 2.911955e+04um
[NR-eGR] Create a new net group with 16 nets and layer range [3, 6]
[NR-eGR] Layer group 3: route 16 net(s) in layer range [3, 6]
[NR-eGR] Early Global Route overflow of layer group 3: 0.01% H + 0.00% V. EstWL: 3.340990e+04um
[NR-eGR] Create a new net group with 12 nets and layer range [3, 8]
[NR-eGR] Layer group 4: route 12 net(s) in layer range [3, 8]
[NR-eGR] Early Global Route overflow of layer group 4: 0.01% H + 0.00% V. EstWL: 3.666696e+04um
[NR-eGR] Create a new net group with 11 nets and layer range [3, 9]
[NR-eGR] Layer group 5: route 11 net(s) in layer range [3, 9]
[NR-eGR] Early Global Route overflow of layer group 5: 0.01% H + 0.00% V. EstWL: 3.961135e+04um
[NR-eGR] Create a new net group with 11 nets and layer range [2, 9]
[NR-eGR] Layer group 6: route 11 net(s) in layer range [2, 9]
[NR-eGR] Early Global Route overflow of layer group 6: 0.01% H + 0.00% V. EstWL: 4.552020e+04um
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Total eGR-routed clock nets wire length: 28969um, number of vias: 11734
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]               Length (um)   Vias 
[NR-eGR] ---------------------------------
[NR-eGR]  M1    (1H)             0   3824 
[NR-eGR]  M2    (2V)          2263   4298 
[NR-eGR]  M3    (3H)         12739   2963 
[NR-eGR]  M4    (4V)          6488    349 
[NR-eGR]  M5    (5H)          4959    221 
[NR-eGR]  M6    (6V)          2337     45 
[NR-eGR]  M7    (7H)           137     34 
[NR-eGR]  M8    (8V)            45      0 
[NR-eGR]  M9    (9H)             0      0 
[NR-eGR]  MRDL  (10V)            0      0 
[NR-eGR] ---------------------------------
[NR-eGR]        Total        28969  11734 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 19483um
[NR-eGR] Total length: 28969um, number of vias: 11734
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 28969um, number of vias: 11734
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]               Length (um)    Vias 
[NR-eGR] ----------------------------------
[NR-eGR]  M1    (1H)             0  162825 
[NR-eGR]  M2    (2V)        219838  218318 
[NR-eGR]  M3    (3H)        302038   67424 
[NR-eGR]  M4    (4V)        138067   15217 
[NR-eGR]  M5    (5H)        113515    4233 
[NR-eGR]  M6    (6V)         55752    2158 
[NR-eGR]  M7    (7H)         57362     284 
[NR-eGR]  M8    (8V)          2396      87 
[NR-eGR]  M9    (9H)          3435       0 
[NR-eGR]  MRDL  (10V)            0       0 
[NR-eGR] ----------------------------------
[NR-eGR]        Total       892403  470546 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 779436um
[NR-eGR] Total length: 892403um, number of vias: 470546
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 4.49 sec, Real: 3.02 sec, Curr Mem: 6.16 MB )
[NR-eGR] Finished Early Global Route ( CPU: 4.51 sec, Real: 3.04 sec, Curr Mem: 6.12 MB )
      Early Global Route - eGR only step done. (took cpu=0:00:04.8 real=0:00:03.3)
    Routing using eGR only done.
Net route status summary:
  Clock:       164 (unrouted=0, trialRouted=0, noStatus=0, routed=164, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 45967 (unrouted=3077, trialRouted=42890, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2979, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

  Clock implementation routing done.
  CCOpt: Starting congestion repair using flow wrapper...
    Congestion Repair...
*** IncrReplace #1 [begin] (CTS #1 / ccopt_design #1) : totSession cpu/real = 0:29:27.6/0:12:43.0 (2.3), mem = 6411.7M
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Max route layer is changed from 127 to 10 because there is no routing track above this layer
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 6.12 MB )
[NR-eGR] Read 43150 nets ( ignored 164 )
[NR-eGR] Layer group 1: route 42986 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.18% H + 0.06% V. EstWL: 8.329001e+05um
[NR-eGR] Overflow after Early Global Route 0.13% H + 0.02% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 5.29 sec, Real: 2.70 sec, Curr Mem: 6.15 MB )
Early Global Route congestion estimation runtime: 2.71 seconds, mem = 6444.2M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]               Length (um)    Vias 
[NR-eGR] ----------------------------------
[NR-eGR]  M1    (1H)             0  163209 
[NR-eGR]  M2    (2V)        220993  219018 
[NR-eGR]  M3    (3H)        305420   68259 
[NR-eGR]  M4    (4V)        139641   16290 
[NR-eGR]  M5    (5H)        119958    4498 
[NR-eGR]  M6    (6V)         55903    2328 
[NR-eGR]  M7    (7H)         58294     301 
[NR-eGR]  M8    (8V)          2913      88 
[NR-eGR]  M9    (9H)          3625       0 
[NR-eGR]  MRDL  (10V)            0       0 
[NR-eGR] ----------------------------------
[NR-eGR]        Total       906747  473991 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 779436um
[NR-eGR] Total length: 906747um, number of vias: 473991
[NR-eGR] --------------------------------------------------------------------------
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Early Global Route wiring runtime: 0.95 seconds, mem = 6479.9M
Tdgp not enabled or already been cleared! skip clearing
End of congRepair (cpu=0:00:08.2, real=0:00:04.0)
*** IncrReplace #1 [finish] (CTS #1 / ccopt_design #1) : cpu/real = 0:00:08.2/0:00:03.7 (2.2), totSession cpu/real = 0:29:35.8/0:12:46.7 (2.3), mem = 6479.9M
Set ::gpsPrivate::dogPBIsIncrReplaceDoneInMaster 1
    Congestion Repair done. (took cpu=0:00:08.2 real=0:00:03.8)
  CCOpt: Starting congestion repair using flow wrapper done.
**WARN: (IMPSP-270):	Cannot find a legal location for MASTER CELL 'LSUPX1_RVT'.
Type 'man IMPSP-270' for more detail.

  Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:14.3 real=0:00:08.0)
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
**WARN: (IMPEXT-6191):	Using a captable file is not recommended for process nodes less than or equal to 32 nm due to parasitic accuracy concerns. The Quantus QRC technology file should be specified for all RC corners using the command create_rc_corner or update_rc_corner, which will then be used for preRoute and postRoute(effort level medium or high or signoff) extraction engines.
Type 'man IMPEXT-6191' for more detail.
Extraction called for design 'ORCA_TOP' of instances=40604 and nets=46131 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design ORCA_TOP.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC Grid density data for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:01.8  Real Time: 0:00:02.0  MEM: 6481.457M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:01.8 real=0:00:01.8)
  Clock tree timing engine global stage delay update for worst_corner:setup.late...
  Clock tree timing engine global stage delay update for worst_corner:setup.late done. (took cpu=0:00:00.6 real=0:00:00.1)
  Clock DAG stats after clustering cong repair call:
    cell counts      : b=94, i=2, icg=26, dcg=0, l=37, total=159
    sink counts      : regular=3514, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3514
    misc counts      : r=5, pp=1, mci=36
    cell areas       : b=991.924um^2, i=23.381um^2, icg=177.901um^2, dcg=0.000um^2, l=107.757um^2, total=1300.963um^2
    cell capacitance : b=311.212fF, i=2.754fF, icg=18.403fF, dcg=0.000fF, l=35.032fF, total=367.402fF
    sink capacitance : total=2683.153fF, avg=0.764fF, sd=0.887fF, min=0.000fF, max=10.000fF
    wire capacitance : top=0.000fF, trunk=642.448fF, leaf=2236.979fF, total=2879.427fF
    wire lengths     : top=0.000um, trunk=6325.781um, leaf=22481.307um, total=28807.088um
    hp wire lengths  : top=0.000um, trunk=5442.360um, leaf=13271.502um, total=18713.862um
  Clock DAG net violations after clustering cong repair call:
    Remaining Transition : {count=18, worst=[0.216ns, 0.211ns, 0.211ns, 0.210ns, 0.210ns, 0.207ns, 0.207ns, 0.205ns, 0.202ns, 0.193ns, ...]} avg=0.173ns sd=0.061ns sum=3.108ns
  Clock DAG primary half-corner transition distribution after clustering cong repair call:
    Trunk : target=0.184ns count=9 avg=0.132ns sd=0.015ns min=0.110ns max=0.150ns {1 <= 0.111ns, 6 <= 0.148ns, 2 <= 0.166ns, 0 <= 0.175ns, 0 <= 0.184ns}
    Trunk : target=0.226ns count=62 avg=0.190ns sd=0.147ns min=0.000ns max=0.442ns {27 <= 0.136ns, 12 <= 0.181ns, 5 <= 0.204ns, 1 <= 0.215ns, 0 <= 0.226ns} {0 <= 0.238ns, 1 <= 0.249ns, 0 <= 0.272ns, 0 <= 0.339ns, 16 > 0.339ns}
    Leaf  : target=0.078ns count=12 avg=0.060ns sd=0.011ns min=0.038ns max=0.069ns {2 <= 0.047ns, 3 <= 0.062ns, 7 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
    Leaf  : target=0.110ns count=4 avg=0.079ns sd=0.007ns min=0.070ns max=0.087ns {0 <= 0.066ns, 4 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
    Leaf  : target=0.185ns count=1 avg=0.070ns sd=0.000ns min=0.070ns max=0.070ns {1 <= 0.111ns, 0 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.176ns, 0 <= 0.185ns}
    Leaf  : target=0.226ns count=77 avg=0.086ns sd=0.027ns min=0.042ns max=0.235ns {76 <= 0.136ns, 0 <= 0.181ns, 0 <= 0.204ns, 0 <= 0.215ns, 0 <= 0.226ns} {1 <= 0.238ns, 0 <= 0.249ns, 0 <= 0.272ns, 0 <= 0.339ns, 0 > 0.339ns}
  Clock DAG library cell distribution after clustering cong repair call {count}:
     Bufs: NBUFFX32_LVT: 92 NBUFFX16_LVT: 1 NBUFFX8_LVT: 1 
     Invs: IBUFFX32_RVT: 2 
     ICGs: CGLNPRX8_LVT: 9 CGLPPRX8_LVT: 5 CGLPPRX2_LVT: 12 
   Logics: AO21X2_LVT: 4 AO22X2_RVT: 16 LSUPX1_RVT: 1 AO22X2_HVT: 16 
  Primary reporting skew groups after clustering cong repair call:
    skew_group SDRAM_CLK/func_best_mode: insertion delay [min=0.133, max=1.299, avg=1.269, sd=0.072, skn=-11.610, kur=172.376], skew [1.166 vs 0.100*], 94.1% {1.270, 1.299} (wid=0.059 ws=0.059) (gid=1.274 gs=1.141)
  Skew group summary after clustering cong repair call:
    skew_group PCI_CLK/func_best_mode: insertion delay [min=0.101, max=0.758, avg=0.732, sd=0.090, skn=-6.812, kur=44.999], skew [0.657 vs 0.100*], 98% {0.724, 0.758} (wid=0.034 ws=0.034) (gid=0.724 gs=0.623)
    skew_group SDRAM_CLK/func_best_mode: insertion delay [min=0.133, max=1.299, avg=1.269, sd=0.072, skn=-11.610, kur=172.376], skew [1.166 vs 0.100*], 94.1% {1.270, 1.299} (wid=0.059 ws=0.059) (gid=1.274 gs=1.141)
    skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=0.184, max=1.327, avg=1.224, sd=0.226, skn=-3.868, kur=14.586], skew [1.143 vs 0.100*], 86% {1.228, 1.327} (wid=0.057 ws=0.056) (gid=1.283 gs=1.099)
    skew_group SYS_2x_CLK/func_worst_mode: insertion delay [min=0.184, max=1.104, avg=0.618, sd=0.376, skn=-0.237, kur=-1.889], skew [0.920 vs 0.100*], 40% {0.184, 0.284} (wid=0.002 ws=0.001) (gid=1.104 gs=0.920)
    skew_group ate_clk/test_best_mode: insertion delay [min=0.357, max=1.322, avg=1.242, sd=0.145, skn=-2.352, kur=4.868], skew [0.965 vs 0.100*], 83.1% {1.227, 1.322} (wid=0.059 ws=0.058) (gid=1.297 gs=0.941)
    skew_group ate_clk/test_worst_mode: insertion delay [min=0.357, max=1.322, avg=1.241, sd=0.149, skn=-2.277, kur=4.410], skew [0.965 vs 0.100*], 82.5% {1.293, 1.322} (wid=0.059 ws=0.058) (gid=1.297 gs=0.941)
  CongRepair After Initial Clustering done. (took cpu=0:00:17.3 real=0:00:10.6)
  Stage::Clustering done. (took cpu=0:00:38.8 real=0:00:21.3)
  Stage::DRV Fixing...
  Fixing clock tree slew time and max cap violations...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
      cell counts      : b=106, i=2, icg=26, dcg=0, l=37, total=171
      sink counts      : regular=3514, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3514
      misc counts      : r=5, pp=1, mci=36
      cell areas       : b=1113.151um^2, i=23.381um^2, icg=177.901um^2, dcg=0.000um^2, l=103.691um^2, total=1418.124um^2
      cell capacitance : b=349.370fF, i=2.754fF, icg=18.403fF, dcg=0.000fF, l=37.545fF, total=408.072fF
      sink capacitance : total=2683.153fF, avg=0.764fF, sd=0.887fF, min=0.000fF, max=10.000fF
      wire capacitance : top=0.000fF, trunk=649.797fF, leaf=2242.921fF, total=2892.718fF
      wire lengths     : top=0.000um, trunk=6403.605um, leaf=22548.187um, total=28951.792um
      hp wire lengths  : top=0.000um, trunk=5557.880um, leaf=13335.646um, total=18893.526um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
      Trunk : target=0.184ns count=9 avg=0.132ns sd=0.015ns min=0.110ns max=0.150ns {1 <= 0.111ns, 6 <= 0.148ns, 2 <= 0.166ns, 0 <= 0.175ns, 0 <= 0.184ns}
      Trunk : target=0.226ns count=74 avg=0.122ns sd=0.068ns min=0.000ns max=0.226ns {38 <= 0.136ns, 16 <= 0.181ns, 10 <= 0.204ns, 6 <= 0.215ns, 4 <= 0.226ns}
      Leaf  : target=0.078ns count=12 avg=0.060ns sd=0.011ns min=0.038ns max=0.069ns {2 <= 0.047ns, 3 <= 0.062ns, 7 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
      Leaf  : target=0.110ns count=4 avg=0.079ns sd=0.007ns min=0.070ns max=0.087ns {0 <= 0.066ns, 4 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
      Leaf  : target=0.185ns count=1 avg=0.070ns sd=0.000ns min=0.070ns max=0.070ns {1 <= 0.111ns, 0 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.176ns, 0 <= 0.185ns}
      Leaf  : target=0.226ns count=77 avg=0.076ns sd=0.025ns min=0.042ns max=0.215ns {76 <= 0.136ns, 0 <= 0.181ns, 0 <= 0.204ns, 0 <= 0.215ns, 1 <= 0.226ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
       Bufs: NBUFFX32_LVT: 103 NBUFFX16_LVT: 1 NBUFFX8_LVT: 2 
       Invs: IBUFFX32_RVT: 2 
       ICGs: CGLNPRX8_LVT: 9 CGLPPRX8_LVT: 5 CGLPPRX2_LVT: 12 
     Logics: AO21X2_LVT: 4 AO22X2_RVT: 16 LSUPX1_RVT: 1 AO22X1_RVT: 16 
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
      skew_group SDRAM_CLK/func_best_mode: insertion delay [min=0.133, max=1.329], skew [1.196 vs 0.100*]
    Skew group summary after 'Fixing clock tree slew time and max cap violations':
      skew_group PCI_CLK/func_best_mode: insertion delay [min=0.101, max=0.758], skew [0.657 vs 0.100*]
      skew_group SDRAM_CLK/func_best_mode: insertion delay [min=0.133, max=1.329], skew [1.196 vs 0.100*]
      skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=0.184, max=1.295], skew [1.111 vs 0.100*]
      skew_group SYS_2x_CLK/func_worst_mode: insertion delay [min=0.184, max=1.104], skew [0.920 vs 0.100*]
      skew_group ate_clk/test_best_mode: insertion delay [min=0.357, max=1.352], skew [0.995 vs 0.100*]
      skew_group ate_clk/test_worst_mode: insertion delay [min=0.357, max=1.352], skew [0.995 vs 0.100*]
    Legalizer API calls during this step: 529 succeeded with high effort: 525 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 2
  Fixing clock tree slew time and max cap violations done. (took cpu=0:00:06.2 real=0:00:06.2)
  Fixing clock tree slew time and max cap violations - detailed pass...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
      cell counts      : b=106, i=2, icg=26, dcg=0, l=37, total=171
      sink counts      : regular=3514, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3514
      misc counts      : r=5, pp=1, mci=36
      cell areas       : b=1113.151um^2, i=23.381um^2, icg=177.901um^2, dcg=0.000um^2, l=103.691um^2, total=1418.124um^2
      cell capacitance : b=349.370fF, i=2.754fF, icg=18.403fF, dcg=0.000fF, l=37.545fF, total=408.072fF
      sink capacitance : total=2683.153fF, avg=0.764fF, sd=0.887fF, min=0.000fF, max=10.000fF
      wire capacitance : top=0.000fF, trunk=649.797fF, leaf=2242.921fF, total=2892.718fF
      wire lengths     : top=0.000um, trunk=6403.605um, leaf=22548.187um, total=28951.792um
      hp wire lengths  : top=0.000um, trunk=5557.880um, leaf=13335.646um, total=18893.526um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
      Trunk : target=0.184ns count=9 avg=0.132ns sd=0.015ns min=0.110ns max=0.150ns {1 <= 0.111ns, 6 <= 0.148ns, 2 <= 0.166ns, 0 <= 0.175ns, 0 <= 0.184ns}
      Trunk : target=0.226ns count=74 avg=0.122ns sd=0.068ns min=0.000ns max=0.226ns {38 <= 0.136ns, 16 <= 0.181ns, 10 <= 0.204ns, 6 <= 0.215ns, 4 <= 0.226ns}
      Leaf  : target=0.078ns count=12 avg=0.060ns sd=0.011ns min=0.038ns max=0.069ns {2 <= 0.047ns, 3 <= 0.062ns, 7 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
      Leaf  : target=0.110ns count=4 avg=0.079ns sd=0.007ns min=0.070ns max=0.087ns {0 <= 0.066ns, 4 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
      Leaf  : target=0.185ns count=1 avg=0.070ns sd=0.000ns min=0.070ns max=0.070ns {1 <= 0.111ns, 0 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.176ns, 0 <= 0.185ns}
      Leaf  : target=0.226ns count=77 avg=0.076ns sd=0.025ns min=0.042ns max=0.215ns {76 <= 0.136ns, 0 <= 0.181ns, 0 <= 0.204ns, 0 <= 0.215ns, 1 <= 0.226ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations - detailed pass' {count}:
       Bufs: NBUFFX32_LVT: 103 NBUFFX16_LVT: 1 NBUFFX8_LVT: 2 
       Invs: IBUFFX32_RVT: 2 
       ICGs: CGLNPRX8_LVT: 9 CGLPPRX8_LVT: 5 CGLPPRX2_LVT: 12 
     Logics: AO21X2_LVT: 4 AO22X2_RVT: 16 LSUPX1_RVT: 1 AO22X1_RVT: 16 
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group SDRAM_CLK/func_best_mode: insertion delay [min=0.133, max=1.329, avg=1.277, sd=0.063, skn=-16.909, kur=302.818], skew [1.196 vs 0.100*], 97.6% {1.270, 1.329} (wid=0.063 ws=0.063) (gid=1.274 gs=1.141)
    Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group PCI_CLK/func_best_mode: insertion delay [min=0.101, max=0.758, avg=0.732, sd=0.090, skn=-6.812, kur=44.999], skew [0.657 vs 0.100*], 98% {0.724, 0.758} (wid=0.034 ws=0.034) (gid=0.724 gs=0.623)
      skew_group SDRAM_CLK/func_best_mode: insertion delay [min=0.133, max=1.329, avg=1.277, sd=0.063, skn=-16.909, kur=302.818], skew [1.196 vs 0.100*], 97.6% {1.270, 1.329} (wid=0.063 ws=0.063) (gid=1.274 gs=1.141)
      skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=0.184, max=1.295, avg=1.194, sd=0.218, skn=-3.930, kur=15.073], skew [1.111 vs 0.100*], 86% {1.195, 1.295} (wid=0.050 ws=0.050) (gid=1.257 gs=1.073)
      skew_group SYS_2x_CLK/func_worst_mode: insertion delay [min=0.184, max=1.104, avg=0.618, sd=0.376, skn=-0.237, kur=-1.889], skew [0.920 vs 0.100*], 40% {0.184, 0.284} (wid=0.002 ws=0.001) (gid=1.104 gs=0.920)
      skew_group ate_clk/test_best_mode: insertion delay [min=0.357, max=1.352, avg=1.247, sd=0.144, skn=-2.481, kur=5.419], skew [0.995 vs 0.100*], 82.6% {1.214, 1.314} (wid=0.063 ws=0.062) (gid=1.297 gs=0.941)
      skew_group ate_clk/test_worst_mode: insertion delay [min=0.357, max=1.352, avg=1.248, sd=0.148, skn=-2.450, kur=5.092], skew [0.995 vs 0.100*], 85.6% {1.293, 1.352} (wid=0.063 ws=0.062) (gid=1.297 gs=0.941)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.2 real=0:00:00.2)
  Stage::DRV Fixing done. (took cpu=0:00:06.4 real=0:00:06.4)
  Stage::Insertion Delay Reduction...
  Removing unnecessary root buffering...
    Clock DAG stats after 'Removing unnecessary root buffering':
      cell counts      : b=105, i=2, icg=26, dcg=0, l=37, total=170
      sink counts      : regular=3514, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3514
      misc counts      : r=5, pp=1, mci=36
      cell areas       : b=1102.477um^2, i=23.381um^2, icg=176.376um^2, dcg=0.000um^2, l=103.691um^2, total=1405.925um^2
      cell capacitance : b=346.027fF, i=2.754fF, icg=18.398fF, dcg=0.000fF, l=37.545fF, total=404.725fF
      sink capacitance : total=2683.153fF, avg=0.764fF, sd=0.887fF, min=0.000fF, max=10.000fF
      wire capacitance : top=0.000fF, trunk=648.521fF, leaf=2243.516fF, total=2892.036fF
      wire lengths     : top=0.000um, trunk=6391.141um, leaf=22554.571um, total=28945.712um
      hp wire lengths  : top=0.000um, trunk=5543.744um, leaf=13337.774um, total=18881.518um
    Clock DAG net violations after 'Removing unnecessary root buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
      Trunk : target=0.177ns count=1 avg=0.055ns sd=0.000ns min=0.055ns max=0.055ns {1 <= 0.106ns, 0 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
      Trunk : target=0.184ns count=8 avg=0.135ns sd=0.014ns min=0.116ns max=0.150ns {0 <= 0.111ns, 6 <= 0.148ns, 2 <= 0.166ns, 0 <= 0.175ns, 0 <= 0.184ns}
      Trunk : target=0.226ns count=73 avg=0.123ns sd=0.068ns min=0.000ns max=0.226ns {37 <= 0.136ns, 16 <= 0.181ns, 10 <= 0.204ns, 6 <= 0.215ns, 4 <= 0.226ns}
      Leaf  : target=0.078ns count=12 avg=0.060ns sd=0.011ns min=0.038ns max=0.069ns {2 <= 0.047ns, 3 <= 0.062ns, 7 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
      Leaf  : target=0.110ns count=4 avg=0.079ns sd=0.007ns min=0.070ns max=0.087ns {0 <= 0.066ns, 4 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
      Leaf  : target=0.185ns count=1 avg=0.070ns sd=0.000ns min=0.070ns max=0.070ns {1 <= 0.111ns, 0 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.176ns, 0 <= 0.185ns}
      Leaf  : target=0.226ns count=77 avg=0.076ns sd=0.025ns min=0.042ns max=0.215ns {76 <= 0.136ns, 0 <= 0.181ns, 0 <= 0.204ns, 0 <= 0.215ns, 1 <= 0.226ns}
    Clock DAG library cell distribution after 'Removing unnecessary root buffering' {count}:
       Bufs: NBUFFX32_LVT: 102 NBUFFX16_LVT: 1 NBUFFX8_LVT: 2 
       Invs: IBUFFX32_RVT: 2 
       ICGs: CGLNPRX8_LVT: 8 CGLPPRX8_LVT: 5 CGLPPRX2_LVT: 12 CGLNPRX2_LVT: 1 
     Logics: AO21X2_LVT: 4 AO22X2_RVT: 16 LSUPX1_RVT: 1 AO22X1_RVT: 16 
    Primary reporting skew groups after 'Removing unnecessary root buffering':
      skew_group SDRAM_CLK/func_best_mode: insertion delay [min=0.133, max=1.329], skew [1.196 vs 0.100*]
    Skew group summary after 'Removing unnecessary root buffering':
      skew_group PCI_CLK/func_best_mode: insertion delay [min=0.101, max=0.758], skew [0.657 vs 0.100*]
      skew_group SDRAM_CLK/func_best_mode: insertion delay [min=0.133, max=1.329], skew [1.196 vs 0.100*]
      skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=0.184, max=1.295], skew [1.111 vs 0.100*]
      skew_group SYS_2x_CLK/func_worst_mode: insertion delay [min=0.184, max=1.035], skew [0.850 vs 0.100*]
      skew_group ate_clk/test_best_mode: insertion delay [min=0.357, max=1.352], skew [0.995 vs 0.100*]
      skew_group ate_clk/test_worst_mode: insertion delay [min=0.357, max=1.352], skew [0.995 vs 0.100*]
    Legalizer API calls during this step: 3 succeeded with high effort: 3 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unnecessary root buffering done. (took cpu=0:00:00.1 real=0:00:00.1)
  Removing unconstrained drivers...
    Have 12 candidate drivers for removal.
    Removing drivers: ...20% ...40% ...60% ...80% ...100% 
    Removed 11 unconstrained drivers.
    Clock DAG stats after 'Removing unconstrained drivers':
      cell counts      : b=94, i=2, icg=26, dcg=0, l=37, total=159
      sink counts      : regular=3514, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3514
      misc counts      : r=5, pp=1, mci=36
      cell areas       : b=985.062um^2, i=23.381um^2, icg=176.376um^2, dcg=0.000um^2, l=103.691um^2, total=1288.510um^2
      cell capacitance : b=309.259fF, i=2.754fF, icg=18.398fF, dcg=0.000fF, l=37.545fF, total=367.957fF
      sink capacitance : total=2683.153fF, avg=0.764fF, sd=0.887fF, min=0.000fF, max=10.000fF
      wire capacitance : top=0.000fF, trunk=603.895fF, leaf=2221.913fF, total=2825.808fF
      wire lengths     : top=0.000um, trunk=5962.957um, leaf=22314.867um, total=28277.824um
      hp wire lengths  : top=0.000um, trunk=5123.008um, leaf=13103.086um, total=18226.094um
    Clock DAG net violations after 'Removing unconstrained drivers': none
    Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
      Trunk : target=0.177ns count=1 avg=0.055ns sd=0.000ns min=0.055ns max=0.055ns {1 <= 0.106ns, 0 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
      Trunk : target=0.184ns count=8 avg=0.135ns sd=0.014ns min=0.116ns max=0.150ns {0 <= 0.111ns, 6 <= 0.148ns, 2 <= 0.166ns, 0 <= 0.175ns, 0 <= 0.184ns}
      Trunk : target=0.226ns count=62 avg=0.135ns sd=0.068ns min=0.000ns max=0.223ns {26 <= 0.136ns, 16 <= 0.181ns, 9 <= 0.204ns, 6 <= 0.215ns, 5 <= 0.226ns}
      Leaf  : target=0.078ns count=12 avg=0.060ns sd=0.011ns min=0.038ns max=0.069ns {2 <= 0.047ns, 3 <= 0.062ns, 7 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
      Leaf  : target=0.110ns count=4 avg=0.079ns sd=0.007ns min=0.070ns max=0.087ns {0 <= 0.066ns, 4 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
      Leaf  : target=0.185ns count=1 avg=0.070ns sd=0.000ns min=0.070ns max=0.070ns {1 <= 0.111ns, 0 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.176ns, 0 <= 0.185ns}
      Leaf  : target=0.226ns count=77 avg=0.078ns sd=0.023ns min=0.042ns max=0.215ns {76 <= 0.136ns, 0 <= 0.181ns, 0 <= 0.204ns, 0 <= 0.215ns, 1 <= 0.226ns}
    Clock DAG library cell distribution after 'Removing unconstrained drivers' {count}:
       Bufs: NBUFFX32_LVT: 91 NBUFFX16_LVT: 1 NBUFFX8_LVT: 2 
       Invs: IBUFFX32_RVT: 2 
       ICGs: CGLNPRX8_LVT: 8 CGLPPRX8_LVT: 5 CGLPPRX2_LVT: 12 CGLNPRX2_LVT: 1 
     Logics: AO21X2_LVT: 4 AO22X2_RVT: 16 LSUPX1_RVT: 1 AO22X1_RVT: 16 
    Primary reporting skew groups after 'Removing unconstrained drivers':
      skew_group SDRAM_CLK/func_best_mode: insertion delay [min=0.133, max=1.329], skew [1.196 vs 0.100*]
    Skew group summary after 'Removing unconstrained drivers':
      skew_group PCI_CLK/func_best_mode: insertion delay [min=0.101, max=0.758], skew [0.657 vs 0.100*]
      skew_group SDRAM_CLK/func_best_mode: insertion delay [min=0.133, max=1.329], skew [1.196 vs 0.100*]
      skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=0.184, max=1.295], skew [1.111 vs 0.100*]
      skew_group SYS_2x_CLK/func_worst_mode: insertion delay [min=0.184, max=1.035], skew [0.850 vs 0.100*]
      skew_group ate_clk/test_best_mode: insertion delay [min=0.357, max=1.352], skew [0.995 vs 0.100*]
      skew_group ate_clk/test_worst_mode: insertion delay [min=0.357, max=1.352], skew [0.995 vs 0.100*]
    Legalizer API calls during this step: 51 succeeded with high effort: 43 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 4
  Removing unconstrained drivers done. (took cpu=0:00:00.8 real=0:00:00.8)
  Reducing insertion delay 1...
    Clock DAG stats after 'Reducing insertion delay 1':
      cell counts      : b=96, i=2, icg=26, dcg=0, l=37, total=161
      sink counts      : regular=3514, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3514
      misc counts      : r=5, pp=1, mci=36
      cell areas       : b=989.128um^2, i=23.381um^2, icg=176.376um^2, dcg=0.000um^2, l=103.691um^2, total=1292.576um^2
      cell capacitance : b=310.394fF, i=2.754fF, icg=18.398fF, dcg=0.000fF, l=37.545fF, total=369.091fF
      sink capacitance : total=2683.153fF, avg=0.764fF, sd=0.887fF, min=0.000fF, max=10.000fF
      wire capacitance : top=0.000fF, trunk=604.712fF, leaf=2221.913fF, total=2826.625fF
      wire lengths     : top=0.000um, trunk=5971.469um, leaf=22314.867um, total=28286.336um
      hp wire lengths  : top=0.000um, trunk=5158.728um, leaf=13103.086um, total=18261.814um
    Clock DAG net violations after 'Reducing insertion delay 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
      Trunk : target=0.177ns count=1 avg=0.055ns sd=0.000ns min=0.055ns max=0.055ns {1 <= 0.106ns, 0 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
      Trunk : target=0.184ns count=8 avg=0.135ns sd=0.014ns min=0.116ns max=0.150ns {0 <= 0.111ns, 6 <= 0.148ns, 2 <= 0.166ns, 0 <= 0.175ns, 0 <= 0.184ns}
      Trunk : target=0.226ns count=64 avg=0.129ns sd=0.068ns min=0.000ns max=0.223ns {29 <= 0.136ns, 17 <= 0.181ns, 8 <= 0.204ns, 5 <= 0.215ns, 5 <= 0.226ns}
      Leaf  : target=0.078ns count=12 avg=0.060ns sd=0.011ns min=0.038ns max=0.069ns {2 <= 0.047ns, 3 <= 0.062ns, 7 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
      Leaf  : target=0.110ns count=4 avg=0.079ns sd=0.007ns min=0.070ns max=0.087ns {0 <= 0.066ns, 4 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
      Leaf  : target=0.185ns count=1 avg=0.070ns sd=0.000ns min=0.070ns max=0.070ns {1 <= 0.111ns, 0 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.176ns, 0 <= 0.185ns}
      Leaf  : target=0.226ns count=77 avg=0.078ns sd=0.024ns min=0.042ns max=0.215ns {76 <= 0.136ns, 0 <= 0.181ns, 0 <= 0.204ns, 0 <= 0.215ns, 1 <= 0.226ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 1' {count}:
       Bufs: NBUFFX32_LVT: 91 NBUFFX16_LVT: 1 NBUFFX8_LVT: 2 NBUFFX2_LVT: 2 
       Invs: IBUFFX32_RVT: 2 
       ICGs: CGLNPRX8_LVT: 8 CGLPPRX8_LVT: 5 CGLPPRX2_LVT: 12 CGLNPRX2_LVT: 1 
     Logics: AO21X2_LVT: 4 AO22X2_RVT: 16 LSUPX1_RVT: 1 AO22X1_RVT: 16 
    Primary reporting skew groups after 'Reducing insertion delay 1':
      skew_group SDRAM_CLK/func_best_mode: insertion delay [min=0.133, max=1.329], skew [1.196 vs 0.100*]
    Skew group summary after 'Reducing insertion delay 1':
      skew_group PCI_CLK/func_best_mode: insertion delay [min=0.101, max=0.758], skew [0.657 vs 0.100*]
      skew_group SDRAM_CLK/func_best_mode: insertion delay [min=0.133, max=1.329], skew [1.196 vs 0.100*]
      skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=0.184, max=1.276], skew [1.092 vs 0.100*]
      skew_group SYS_2x_CLK/func_worst_mode: insertion delay [min=0.184, max=0.997], skew [0.813 vs 0.100*]
      skew_group ate_clk/test_best_mode: insertion delay [min=0.357, max=1.352], skew [0.995 vs 0.100*]
      skew_group ate_clk/test_worst_mode: insertion delay [min=0.357, max=1.352], skew [0.995 vs 0.100*]
    Legalizer API calls during this step: 80 succeeded with high effort: 80 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 1 done. (took cpu=0:00:00.4 real=0:00:00.4)
  Removing longest path buffering...
    Clock DAG stats after 'Removing longest path buffering':
      cell counts      : b=91, i=2, icg=26, dcg=0, l=37, total=156
      sink counts      : regular=3514, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3514
      misc counts      : r=5, pp=1, mci=36
      cell areas       : b=931.184um^2, i=23.381um^2, icg=174.851um^2, dcg=0.000um^2, l=103.691um^2, total=1233.107um^2
      cell capacitance : b=292.330fF, i=2.754fF, icg=18.392fF, dcg=0.000fF, l=37.545fF, total=351.021fF
      sink capacitance : total=2683.153fF, avg=0.764fF, sd=0.887fF, min=0.000fF, max=10.000fF
      wire capacitance : top=0.000fF, trunk=548.654fF, leaf=2273.632fF, total=2822.285fF
      wire lengths     : top=0.000um, trunk=5384.141um, leaf=22889.121um, total=28273.262um
      hp wire lengths  : top=0.000um, trunk=4440.224um, leaf=13639.950um, total=18080.174um
    Clock DAG net violations after 'Removing longest path buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
      Trunk : target=0.177ns count=1 avg=0.055ns sd=0.000ns min=0.055ns max=0.055ns {1 <= 0.106ns, 0 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
      Trunk : target=0.180ns count=1 avg=0.081ns sd=0.000ns min=0.081ns max=0.081ns {1 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
      Trunk : target=0.184ns count=8 avg=0.135ns sd=0.014ns min=0.116ns max=0.150ns {0 <= 0.111ns, 6 <= 0.148ns, 2 <= 0.166ns, 0 <= 0.175ns, 0 <= 0.184ns}
      Trunk : target=0.226ns count=58 avg=0.140ns sd=0.064ns min=0.000ns max=0.223ns {20 <= 0.136ns, 20 <= 0.181ns, 8 <= 0.204ns, 5 <= 0.215ns, 5 <= 0.226ns}
      Leaf  : target=0.078ns count=12 avg=0.060ns sd=0.011ns min=0.038ns max=0.069ns {2 <= 0.047ns, 3 <= 0.062ns, 7 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
      Leaf  : target=0.110ns count=4 avg=0.079ns sd=0.007ns min=0.070ns max=0.087ns {0 <= 0.066ns, 4 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
      Leaf  : target=0.185ns count=1 avg=0.070ns sd=0.000ns min=0.070ns max=0.070ns {1 <= 0.111ns, 0 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.176ns, 0 <= 0.185ns}
      Leaf  : target=0.226ns count=77 avg=0.080ns sd=0.026ns min=0.042ns max=0.217ns {74 <= 0.136ns, 2 <= 0.181ns, 0 <= 0.204ns, 0 <= 0.215ns, 1 <= 0.226ns}
    Clock DAG library cell distribution after 'Removing longest path buffering' {count}:
       Bufs: NBUFFX32_LVT: 85 NBUFFX16_LVT: 2 NBUFFX8_LVT: 2 NBUFFX2_LVT: 2 
       Invs: IBUFFX32_RVT: 2 
       ICGs: CGLNPRX8_LVT: 8 CGLPPRX8_LVT: 4 CGLPPRX2_LVT: 13 CGLNPRX2_LVT: 1 
     Logics: AO21X2_LVT: 4 AO22X2_RVT: 16 LSUPX1_RVT: 1 AO22X1_RVT: 16 
    Primary reporting skew groups after 'Removing longest path buffering':
      skew_group SDRAM_CLK/func_best_mode: insertion delay [min=0.133, max=1.260], skew [1.127 vs 0.100*]
    Skew group summary after 'Removing longest path buffering':
      skew_group PCI_CLK/func_best_mode: insertion delay [min=0.101, max=0.750], skew [0.648 vs 0.100*]
      skew_group SDRAM_CLK/func_best_mode: insertion delay [min=0.133, max=1.260], skew [1.127 vs 0.100*]
      skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=0.184, max=1.236], skew [1.052 vs 0.100*]
      skew_group SYS_2x_CLK/func_worst_mode: insertion delay [min=0.184, max=0.997], skew [0.813 vs 0.100*]
      skew_group ate_clk/test_best_mode: insertion delay [min=0.310, max=1.242], skew [0.932 vs 0.100*]
      skew_group ate_clk/test_worst_mode: insertion delay [min=0.310, max=1.223], skew [0.914 vs 0.100*]
    Legalizer API calls during this step: 185 succeeded with high effort: 185 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing longest path buffering done. (took cpu=0:00:04.8 real=0:00:04.6)
  Reducing delay of long paths...
    Clock DAG stats after 'Reducing delay of long paths':
      cell counts      : b=95, i=2, icg=26, dcg=0, l=37, total=160
      sink counts      : regular=3514, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3514
      misc counts      : r=5, pp=1, mci=36
      cell areas       : b=888.233um^2, i=23.381um^2, icg=171.801um^2, dcg=0.000um^2, l=103.182um^2, total=1186.598um^2
      cell capacitance : b=280.375fF, i=2.754fF, icg=18.382fF, dcg=0.000fF, l=37.583fF, total=339.094fF
      sink capacitance : total=2683.153fF, avg=0.764fF, sd=0.887fF, min=0.000fF, max=10.000fF
      wire capacitance : top=0.000fF, trunk=500.542fF, leaf=2324.258fF, total=2824.800fF
      wire lengths     : top=0.000um, trunk=4920.390um, leaf=23450.309um, total=28370.699um
      hp wire lengths  : top=0.000um, trunk=4203.256um, leaf=14159.638um, total=18362.894um
    Clock DAG net violations after 'Reducing delay of long paths': none
    Clock DAG primary half-corner transition distribution after 'Reducing delay of long paths':
      Trunk : target=0.177ns count=3 avg=0.078ns sd=0.025ns min=0.057ns max=0.105ns {3 <= 0.106ns, 0 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
      Trunk : target=0.180ns count=1 avg=0.080ns sd=0.000ns min=0.080ns max=0.080ns {1 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
      Trunk : target=0.184ns count=6 avg=0.138ns sd=0.010ns min=0.121ns max=0.146ns {0 <= 0.111ns, 6 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.175ns, 0 <= 0.184ns}
      Trunk : target=0.209ns count=1 avg=0.066ns sd=0.000ns min=0.066ns max=0.066ns {1 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
      Trunk : target=0.226ns count=61 avg=0.133ns sd=0.070ns min=0.000ns max=0.223ns {24 <= 0.136ns, 19 <= 0.181ns, 8 <= 0.204ns, 5 <= 0.215ns, 5 <= 0.226ns}
      Leaf  : target=0.078ns count=12 avg=0.061ns sd=0.010ns min=0.039ns max=0.069ns {2 <= 0.047ns, 2 <= 0.062ns, 8 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
      Leaf  : target=0.110ns count=4 avg=0.079ns sd=0.006ns min=0.072ns max=0.087ns {0 <= 0.066ns, 4 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
      Leaf  : target=0.185ns count=1 avg=0.070ns sd=0.000ns min=0.070ns max=0.070ns {1 <= 0.111ns, 0 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.176ns, 0 <= 0.185ns}
      Leaf  : target=0.209ns count=1 avg=0.064ns sd=0.000ns min=0.064ns max=0.064ns {1 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
      Leaf  : target=0.226ns count=76 avg=0.081ns sd=0.027ns min=0.039ns max=0.217ns {73 <= 0.136ns, 2 <= 0.181ns, 0 <= 0.204ns, 0 <= 0.215ns, 1 <= 0.226ns}
    Clock DAG library cell distribution after 'Reducing delay of long paths' {count}:
       Bufs: NBUFFX32_LVT: 77 NBUFFX16_LVT: 3 NBUFFX8_LVT: 9 NBUFFX4_LVT: 3 NBUFFX2_LVT: 3 
       Invs: IBUFFX32_RVT: 2 
       ICGs: CGLNPRX8_LVT: 6 CGLPPRX8_LVT: 4 CGLPPRX2_LVT: 13 CGLNPRX2_LVT: 3 
     Logics: AO21X2_LVT: 2 AO22X2_RVT: 16 AO21X1_LVT: 2 LSUPX1_RVT: 1 AO22X1_RVT: 16 
    Primary reporting skew groups after 'Reducing delay of long paths':
      skew_group SDRAM_CLK/func_best_mode: insertion delay [min=0.126, max=1.135, avg=1.102, sd=0.056, skn=-14.501, kur=248.732], skew [1.009 vs 0.100*], 99.7% {1.077, 1.135} (wid=0.061 ws=0.060) (gid=1.112 gs=0.987)
    Skew group summary after 'Reducing delay of long paths':
      skew_group PCI_CLK/func_best_mode: insertion delay [min=0.103, max=0.737, avg=0.706, sd=0.087, skn=-6.644, kur=43.482], skew [0.634 vs 0.100*], 98% {0.690, 0.737} (wid=0.067 ws=0.067) (gid=0.684 gs=0.582)
      skew_group SDRAM_CLK/func_best_mode: insertion delay [min=0.126, max=1.135, avg=1.102, sd=0.056, skn=-14.501, kur=248.732], skew [1.009 vs 0.100*], 99.7% {1.077, 1.135} (wid=0.061 ws=0.060) (gid=1.112 gs=0.987)
      skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=0.177, max=1.094, avg=1.015, sd=0.184, skn=-3.817, kur=14.186], skew [0.917 vs 0.100*], 86.9% {1.000, 1.094} (wid=0.048 ws=0.048) (gid=1.058 gs=0.881)
      skew_group SYS_2x_CLK/func_worst_mode: insertion delay [min=0.177, max=0.955, avg=0.525, sd=0.305, skn=-0.157, kur=-1.806], skew [0.777 vs 0.100*], 40% {0.177, 0.277} (wid=0.002 ws=0.002) (gid=0.954 gs=0.777)
      skew_group ate_clk/test_best_mode: insertion delay [min=0.310, max=1.153, avg=1.043, sd=0.094, skn=-2.538, kur=7.830], skew [0.843 vs 0.100*], 87.2% {1.044, 1.144} (wid=0.067 ws=0.065) (gid=1.116 gs=0.808)
      skew_group ate_clk/test_worst_mode: insertion delay [min=0.310, max=1.102, avg=1.038, sd=0.095, skn=-2.550, kur=7.706], skew [0.792 vs 0.100*], 87.4% {1.044, 1.102} (wid=0.067 ws=0.065) (gid=1.079 gs=0.770)
    Legalizer API calls during this step: 16787 succeeded with high effort: 16787 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing delay of long paths done. (took cpu=0:02:41 real=0:02:40)
  Stage::Insertion Delay Reduction done. (took cpu=0:02:47 real=0:02:46)
  CCOpt::Phase::Construction done. (took cpu=0:03:32 real=0:03:14)
  CCOpt::Phase::Implementation...
  Stage::Reducing Power...
  Improving clock tree routing...
    Iteration 1...
    Iteration 1 done.
    Clock DAG stats after 'Improving clock tree routing':
      cell counts      : b=95, i=2, icg=26, dcg=0, l=37, total=160
      sink counts      : regular=3514, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3514
      misc counts      : r=5, pp=1, mci=36
      cell areas       : b=888.233um^2, i=23.381um^2, icg=171.801um^2, dcg=0.000um^2, l=103.182um^2, total=1186.598um^2
      cell capacitance : b=280.375fF, i=2.754fF, icg=18.382fF, dcg=0.000fF, l=37.583fF, total=339.094fF
      sink capacitance : total=2683.153fF, avg=0.764fF, sd=0.887fF, min=0.000fF, max=10.000fF
      wire capacitance : top=0.000fF, trunk=494.863fF, leaf=2323.905fF, total=2818.768fF
      wire lengths     : top=0.000um, trunk=4863.543um, leaf=23445.595um, total=28309.138um
      hp wire lengths  : top=0.000um, trunk=4188.968um, leaf=14159.638um, total=18348.606um
    Clock DAG net violations after 'Improving clock tree routing': none
    Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
      Trunk : target=0.177ns count=3 avg=0.078ns sd=0.025ns min=0.057ns max=0.105ns {3 <= 0.106ns, 0 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
      Trunk : target=0.180ns count=1 avg=0.080ns sd=0.000ns min=0.080ns max=0.080ns {1 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
      Trunk : target=0.184ns count=6 avg=0.138ns sd=0.010ns min=0.121ns max=0.146ns {0 <= 0.111ns, 6 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.175ns, 0 <= 0.184ns}
      Trunk : target=0.209ns count=1 avg=0.066ns sd=0.000ns min=0.066ns max=0.066ns {1 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
      Trunk : target=0.226ns count=61 avg=0.133ns sd=0.070ns min=0.000ns max=0.223ns {24 <= 0.136ns, 19 <= 0.181ns, 8 <= 0.204ns, 5 <= 0.215ns, 5 <= 0.226ns}
      Leaf  : target=0.078ns count=12 avg=0.061ns sd=0.010ns min=0.039ns max=0.069ns {2 <= 0.047ns, 2 <= 0.062ns, 8 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
      Leaf  : target=0.110ns count=4 avg=0.079ns sd=0.006ns min=0.072ns max=0.087ns {0 <= 0.066ns, 4 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
      Leaf  : target=0.185ns count=1 avg=0.070ns sd=0.000ns min=0.070ns max=0.070ns {1 <= 0.111ns, 0 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.176ns, 0 <= 0.185ns}
      Leaf  : target=0.209ns count=1 avg=0.064ns sd=0.000ns min=0.064ns max=0.064ns {1 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
      Leaf  : target=0.226ns count=76 avg=0.081ns sd=0.027ns min=0.039ns max=0.217ns {73 <= 0.136ns, 2 <= 0.181ns, 0 <= 0.204ns, 0 <= 0.215ns, 1 <= 0.226ns}
    Clock DAG library cell distribution after 'Improving clock tree routing' {count}:
       Bufs: NBUFFX32_LVT: 77 NBUFFX16_LVT: 3 NBUFFX8_LVT: 9 NBUFFX4_LVT: 3 NBUFFX2_LVT: 3 
       Invs: IBUFFX32_RVT: 2 
       ICGs: CGLNPRX8_LVT: 6 CGLPPRX8_LVT: 4 CGLPPRX2_LVT: 13 CGLNPRX2_LVT: 3 
     Logics: AO21X2_LVT: 2 AO22X2_RVT: 16 AO21X1_LVT: 2 LSUPX1_RVT: 1 AO22X1_RVT: 16 
    Primary reporting skew groups after 'Improving clock tree routing':
      skew_group SDRAM_CLK/func_best_mode: insertion delay [min=0.126, max=1.135], skew [1.009 vs 0.100*]
    Skew group summary after 'Improving clock tree routing':
      skew_group PCI_CLK/func_best_mode: insertion delay [min=0.103, max=0.737], skew [0.634 vs 0.100*]
      skew_group SDRAM_CLK/func_best_mode: insertion delay [min=0.126, max=1.135], skew [1.009 vs 0.100*]
      skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=0.177, max=1.094], skew [0.916 vs 0.100*]
      skew_group SYS_2x_CLK/func_worst_mode: insertion delay [min=0.177, max=0.955], skew [0.777 vs 0.100*]
      skew_group ate_clk/test_best_mode: insertion delay [min=0.307, max=1.150], skew [0.842 vs 0.100*]
      skew_group ate_clk/test_worst_mode: insertion delay [min=0.307, max=1.100], skew [0.792 vs 0.100*]
    Legalizer API calls during this step: 57 succeeded with high effort: 55 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 1
  Improving clock tree routing done. (took cpu=0:00:00.4 real=0:00:00.3)
  Reducing clock tree power 1...
    Resizing gates: 
    ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.1 real=0:00:00.1)
    100% 
    Clock DAG stats after reducing clock tree power 1 iteration 1:
      cell counts      : b=95, i=2, icg=26, dcg=0, l=37, total=160
      sink counts      : regular=3514, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3514
      misc counts      : r=5, pp=1, mci=36
      cell areas       : b=557.592um^2, i=13.215um^2, icg=171.801um^2, dcg=0.000um^2, l=103.182um^2, total=845.791um^2
      cell capacitance : b=173.504fF, i=1.537fF, icg=18.382fF, dcg=0.000fF, l=37.583fF, total=231.006fF
      sink capacitance : total=2683.153fF, avg=0.764fF, sd=0.887fF, min=0.000fF, max=10.000fF
      wire capacitance : top=0.000fF, trunk=489.109fF, leaf=2309.904fF, total=2799.013fF
      wire lengths     : top=0.000um, trunk=4809.735um, leaf=23291.012um, total=28100.747um
      hp wire lengths  : top=0.000um, trunk=4188.968um, leaf=14159.638um, total=18348.606um
    Clock DAG net violations after reducing clock tree power 1 iteration 1: none
    Clock DAG primary half-corner transition distribution after reducing clock tree power 1 iteration 1:
      Trunk : target=0.177ns count=3 avg=0.078ns sd=0.025ns min=0.057ns max=0.105ns {3 <= 0.106ns, 0 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
      Trunk : target=0.180ns count=1 avg=0.080ns sd=0.000ns min=0.080ns max=0.080ns {1 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
      Trunk : target=0.184ns count=6 avg=0.136ns sd=0.012ns min=0.116ns max=0.146ns {0 <= 0.111ns, 6 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.175ns, 0 <= 0.184ns}
      Trunk : target=0.209ns count=1 avg=0.066ns sd=0.000ns min=0.066ns max=0.066ns {1 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
      Trunk : target=0.226ns count=61 avg=0.106ns sd=0.048ns min=0.000ns max=0.169ns {39 <= 0.136ns, 22 <= 0.181ns, 0 <= 0.204ns, 0 <= 0.215ns, 0 <= 0.226ns}
      Leaf  : target=0.078ns count=12 avg=0.061ns sd=0.010ns min=0.039ns max=0.069ns {2 <= 0.047ns, 2 <= 0.062ns, 8 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
      Leaf  : target=0.110ns count=4 avg=0.079ns sd=0.006ns min=0.072ns max=0.087ns {0 <= 0.066ns, 4 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
      Leaf  : target=0.145ns count=1 avg=0.056ns sd=0.000ns min=0.056ns max=0.056ns {1 <= 0.087ns, 0 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
      Leaf  : target=0.209ns count=1 avg=0.064ns sd=0.000ns min=0.064ns max=0.064ns {1 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
      Leaf  : target=0.226ns count=76 avg=0.123ns sd=0.036ns min=0.046ns max=0.217ns {41 <= 0.136ns, 34 <= 0.181ns, 0 <= 0.204ns, 0 <= 0.215ns, 1 <= 0.226ns}
    Clock DAG library cell distribution after reducing clock tree power 1 iteration 1 {count}:
       Bufs: NBUFFX32_LVT: 38 NBUFFX16_LVT: 1 NBUFFX8_LVT: 8 NBUFFX4_LVT: 35 NBUFFX2_LVT: 13 
       Invs: IBUFFX16_LVT: 2 
       ICGs: CGLNPRX8_LVT: 6 CGLPPRX8_LVT: 4 CGLPPRX2_LVT: 13 CGLNPRX2_LVT: 3 
     Logics: AO21X2_LVT: 2 AO22X2_RVT: 16 AO21X1_LVT: 2 LSUPX1_RVT: 1 AO22X1_RVT: 16 
    Primary reporting skew groups after reducing clock tree power 1 iteration 1:
      skew_group SDRAM_CLK/func_best_mode: insertion delay [min=0.124, max=1.133], skew [1.009 vs 0.100*]
    Skew group summary after reducing clock tree power 1 iteration 1:
      skew_group PCI_CLK/func_best_mode: insertion delay [min=0.103, max=0.737], skew [0.634 vs 0.100*]
      skew_group SDRAM_CLK/func_best_mode: insertion delay [min=0.124, max=1.133], skew [1.009 vs 0.100*]
      skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=0.178, max=1.093], skew [0.915 vs 0.100*]
      skew_group SYS_2x_CLK/func_worst_mode: insertion delay [min=0.178, max=0.943], skew [0.765 vs 0.100*]
      skew_group ate_clk/test_best_mode: insertion delay [min=0.313, max=1.135], skew [0.822 vs 0.100*]
      skew_group ate_clk/test_worst_mode: insertion delay [min=0.313, max=1.093], skew [0.780 vs 0.100*]
    Resizing gates: 
    ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.1 real=0:00:00.1)
    100% 
    Clock DAG stats after 'Reducing clock tree power 1':
      cell counts      : b=95, i=2, icg=26, dcg=0, l=37, total=160
      sink counts      : regular=3514, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3514
      misc counts      : r=5, pp=1, mci=36
      cell areas       : b=557.592um^2, i=13.215um^2, icg=171.801um^2, dcg=0.000um^2, l=103.182um^2, total=845.791um^2
      cell capacitance : b=173.504fF, i=1.537fF, icg=18.382fF, dcg=0.000fF, l=37.583fF, total=231.006fF
      sink capacitance : total=2683.153fF, avg=0.764fF, sd=0.887fF, min=0.000fF, max=10.000fF
      wire capacitance : top=0.000fF, trunk=489.109fF, leaf=2309.904fF, total=2799.013fF
      wire lengths     : top=0.000um, trunk=4809.735um, leaf=23291.012um, total=28100.747um
      hp wire lengths  : top=0.000um, trunk=4188.968um, leaf=14159.638um, total=18348.606um
    Clock DAG net violations after 'Reducing clock tree power 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
      Trunk : target=0.177ns count=3 avg=0.078ns sd=0.025ns min=0.057ns max=0.105ns {3 <= 0.106ns, 0 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
      Trunk : target=0.180ns count=1 avg=0.080ns sd=0.000ns min=0.080ns max=0.080ns {1 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
      Trunk : target=0.184ns count=6 avg=0.136ns sd=0.012ns min=0.116ns max=0.146ns {0 <= 0.111ns, 6 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.175ns, 0 <= 0.184ns}
      Trunk : target=0.209ns count=1 avg=0.066ns sd=0.000ns min=0.066ns max=0.066ns {1 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
      Trunk : target=0.226ns count=61 avg=0.106ns sd=0.048ns min=0.000ns max=0.169ns {39 <= 0.136ns, 22 <= 0.181ns, 0 <= 0.204ns, 0 <= 0.215ns, 0 <= 0.226ns}
      Leaf  : target=0.078ns count=12 avg=0.061ns sd=0.010ns min=0.039ns max=0.069ns {2 <= 0.047ns, 2 <= 0.062ns, 8 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
      Leaf  : target=0.110ns count=4 avg=0.079ns sd=0.006ns min=0.072ns max=0.087ns {0 <= 0.066ns, 4 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
      Leaf  : target=0.145ns count=1 avg=0.056ns sd=0.000ns min=0.056ns max=0.056ns {1 <= 0.087ns, 0 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
      Leaf  : target=0.209ns count=1 avg=0.064ns sd=0.000ns min=0.064ns max=0.064ns {1 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
      Leaf  : target=0.226ns count=76 avg=0.123ns sd=0.036ns min=0.046ns max=0.217ns {41 <= 0.136ns, 34 <= 0.181ns, 0 <= 0.204ns, 0 <= 0.215ns, 1 <= 0.226ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 1' {count}:
       Bufs: NBUFFX32_LVT: 38 NBUFFX16_LVT: 1 NBUFFX8_LVT: 8 NBUFFX4_LVT: 35 NBUFFX2_LVT: 13 
       Invs: IBUFFX16_LVT: 2 
       ICGs: CGLNPRX8_LVT: 6 CGLPPRX8_LVT: 4 CGLPPRX2_LVT: 13 CGLNPRX2_LVT: 3 
     Logics: AO21X2_LVT: 2 AO22X2_RVT: 16 AO21X1_LVT: 2 LSUPX1_RVT: 1 AO22X1_RVT: 16 
    Primary reporting skew groups after 'Reducing clock tree power 1':
      skew_group SDRAM_CLK/func_best_mode: insertion delay [min=0.124, max=1.133], skew [1.009 vs 0.100*]
    Skew group summary after 'Reducing clock tree power 1':
      skew_group PCI_CLK/func_best_mode: insertion delay [min=0.103, max=0.737], skew [0.634 vs 0.100*]
      skew_group SDRAM_CLK/func_best_mode: insertion delay [min=0.124, max=1.133], skew [1.009 vs 0.100*]
      skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=0.178, max=1.093], skew [0.915 vs 0.100*]
      skew_group SYS_2x_CLK/func_worst_mode: insertion delay [min=0.178, max=0.943], skew [0.765 vs 0.100*]
      skew_group ate_clk/test_best_mode: insertion delay [min=0.313, max=1.135], skew [0.822 vs 0.100*]
      skew_group ate_clk/test_worst_mode: insertion delay [min=0.313, max=1.093], skew [0.780 vs 0.100*]
    Legalizer API calls during this step: 722 succeeded with high effort: 722 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 1 done. (took cpu=0:00:02.5 real=0:00:01.1)
  Reducing clock tree power 2...
    Clock DAG stats after 'Reducing clock tree power 2':
      cell counts      : b=95, i=2, icg=26, dcg=0, l=37, total=160
      sink counts      : regular=3514, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3514
      misc counts      : r=5, pp=1, mci=36
      cell areas       : b=551.492um^2, i=13.215um^2, icg=171.801um^2, dcg=0.000um^2, l=103.182um^2, total=839.692um^2
      cell capacitance : b=171.570fF, i=1.537fF, icg=18.382fF, dcg=0.000fF, l=37.583fF, total=229.072fF
      sink capacitance : total=2683.153fF, avg=0.764fF, sd=0.887fF, min=0.000fF, max=10.000fF
      wire capacitance : top=0.000fF, trunk=543.960fF, leaf=2349.112fF, total=2893.072fF
      wire lengths     : top=0.000um, trunk=5352.831um, leaf=23722.846um, total=29075.677um
      hp wire lengths  : top=0.000um, trunk=4746.048um, leaf=14578.854um, total=19324.902um
    Clock DAG net violations after 'Reducing clock tree power 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
      Trunk : target=0.177ns count=3 avg=0.078ns sd=0.025ns min=0.057ns max=0.105ns {3 <= 0.106ns, 0 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
      Trunk : target=0.180ns count=1 avg=0.080ns sd=0.000ns min=0.080ns max=0.080ns {1 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
      Trunk : target=0.184ns count=6 avg=0.137ns sd=0.012ns min=0.116ns max=0.146ns {0 <= 0.111ns, 6 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.175ns, 0 <= 0.184ns}
      Trunk : target=0.209ns count=1 avg=0.066ns sd=0.000ns min=0.066ns max=0.066ns {1 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
      Trunk : target=0.226ns count=61 avg=0.110ns sd=0.047ns min=0.000ns max=0.172ns {37 <= 0.136ns, 24 <= 0.181ns, 0 <= 0.204ns, 0 <= 0.215ns, 0 <= 0.226ns}
      Leaf  : target=0.078ns count=12 avg=0.061ns sd=0.010ns min=0.039ns max=0.069ns {2 <= 0.047ns, 2 <= 0.062ns, 8 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
      Leaf  : target=0.110ns count=4 avg=0.079ns sd=0.006ns min=0.072ns max=0.087ns {0 <= 0.066ns, 4 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
      Leaf  : target=0.145ns count=1 avg=0.056ns sd=0.000ns min=0.056ns max=0.056ns {1 <= 0.087ns, 0 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
      Leaf  : target=0.209ns count=1 avg=0.064ns sd=0.000ns min=0.064ns max=0.064ns {1 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
      Leaf  : target=0.226ns count=76 avg=0.125ns sd=0.035ns min=0.046ns max=0.217ns {40 <= 0.136ns, 35 <= 0.181ns, 0 <= 0.204ns, 0 <= 0.215ns, 1 <= 0.226ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 2' {count}:
       Bufs: NBUFFX32_LVT: 37 NBUFFX16_LVT: 1 NBUFFX8_LVT: 8 NBUFFX4_LVT: 40 NBUFFX2_LVT: 9 
       Invs: IBUFFX16_LVT: 2 
       ICGs: CGLNPRX8_LVT: 6 CGLPPRX8_LVT: 4 CGLPPRX2_LVT: 13 CGLNPRX2_LVT: 3 
     Logics: AO21X2_LVT: 2 AO22X2_RVT: 16 AO21X1_LVT: 2 LSUPX1_RVT: 1 AO22X1_RVT: 16 
    Primary reporting skew groups after 'Reducing clock tree power 2':
      skew_group SDRAM_CLK/func_best_mode: insertion delay [min=0.159, max=1.133, avg=1.100, sd=0.055, skn=-14.239, kur=242.758], skew [0.974 vs 0.100*], 99.7% {1.074, 1.133} (wid=0.061 ws=0.059) (gid=1.109 gs=0.953)
    Skew group summary after 'Reducing clock tree power 2':
      skew_group PCI_CLK/func_best_mode: insertion delay [min=0.103, max=0.737, avg=0.706, sd=0.087, skn=-6.644, kur=43.477], skew [0.633 vs 0.100*], 98% {0.690, 0.737} (wid=0.067 ws=0.067) (gid=0.684 gs=0.581)
      skew_group SDRAM_CLK/func_best_mode: insertion delay [min=0.159, max=1.133, avg=1.100, sd=0.055, skn=-14.239, kur=242.758], skew [0.974 vs 0.100*], 99.7% {1.074, 1.133} (wid=0.061 ws=0.059) (gid=1.109 gs=0.953)
      skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=0.180, max=1.093, avg=1.016, sd=0.184, skn=-3.810, kur=14.098], skew [0.912 vs 0.100*], 90.7% {1.001, 1.093} (wid=0.048 ws=0.048) (gid=1.057 gs=0.877)
      skew_group SYS_2x_CLK/func_worst_mode: insertion delay [min=0.180, max=0.943, avg=0.522, sd=0.299, skn=-0.169, kur=-1.803], skew [0.762 vs 0.100*], 40% {0.180, 0.280} (wid=0.002 ws=0.002) (gid=0.943 gs=0.762)
      skew_group ate_clk/test_best_mode: insertion delay [min=0.606, max=1.135, avg=1.040, sd=0.070, skn=-2.235, kur=6.111], skew [0.529 vs 0.100*], 87.5% {1.033, 1.133} (wid=0.068 ws=0.066) (gid=1.099 gs=0.509)
      skew_group ate_clk/test_worst_mode: insertion delay [min=0.606, max=1.091, avg=1.036, sd=0.070, skn=-2.295, kur=6.171], skew [0.485 vs 0.100*], 87.4% {1.033, 1.091} (wid=0.068 ws=0.066) (gid=1.068 gs=0.478)
    Legalizer API calls during this step: 715 succeeded with high effort: 715 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 2 done. (took cpu=0:00:02.4 real=0:00:02.4)
  Stage::Reducing Power done. (took cpu=0:00:05.2 real=0:00:03.8)
  Stage::Balancing...
  Improving subtree skew...
    Clock DAG stats after 'Improving subtree skew':
      cell counts      : b=95, i=2, icg=26, dcg=0, l=37, total=160
      sink counts      : regular=3514, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3514
      misc counts      : r=5, pp=1, mci=36
      cell areas       : b=552.763um^2, i=13.215um^2, icg=171.801um^2, dcg=0.000um^2, l=103.182um^2, total=840.962um^2
      cell capacitance : b=172.255fF, i=1.537fF, icg=18.382fF, dcg=0.000fF, l=37.583fF, total=229.757fF
      sink capacitance : total=2683.153fF, avg=0.764fF, sd=0.887fF, min=0.000fF, max=10.000fF
      wire capacitance : top=0.000fF, trunk=543.648fF, leaf=2349.329fF, total=2892.977fF
      wire lengths     : top=0.000um, trunk=5349.640um, leaf=23725.278um, total=29074.918um
      hp wire lengths  : top=0.000um, trunk=4743.768um, leaf=14581.134um, total=19324.902um
    Clock DAG net violations after 'Improving subtree skew': none
    Clock DAG primary half-corner transition distribution after 'Improving subtree skew':
      Trunk : target=0.177ns count=3 avg=0.078ns sd=0.025ns min=0.057ns max=0.105ns {3 <= 0.106ns, 0 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
      Trunk : target=0.180ns count=1 avg=0.080ns sd=0.000ns min=0.080ns max=0.080ns {1 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
      Trunk : target=0.184ns count=6 avg=0.137ns sd=0.012ns min=0.117ns max=0.146ns {0 <= 0.111ns, 6 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.175ns, 0 <= 0.184ns}
      Trunk : target=0.209ns count=1 avg=0.066ns sd=0.000ns min=0.066ns max=0.066ns {1 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
      Trunk : target=0.226ns count=61 avg=0.110ns sd=0.047ns min=0.000ns max=0.172ns {37 <= 0.136ns, 24 <= 0.181ns, 0 <= 0.204ns, 0 <= 0.215ns, 0 <= 0.226ns}
      Leaf  : target=0.078ns count=12 avg=0.061ns sd=0.010ns min=0.039ns max=0.069ns {2 <= 0.047ns, 2 <= 0.062ns, 8 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
      Leaf  : target=0.110ns count=4 avg=0.079ns sd=0.006ns min=0.072ns max=0.087ns {0 <= 0.066ns, 4 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
      Leaf  : target=0.145ns count=1 avg=0.056ns sd=0.000ns min=0.056ns max=0.056ns {1 <= 0.087ns, 0 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
      Leaf  : target=0.209ns count=1 avg=0.064ns sd=0.000ns min=0.064ns max=0.064ns {1 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
      Leaf  : target=0.226ns count=76 avg=0.125ns sd=0.035ns min=0.041ns max=0.217ns {40 <= 0.136ns, 35 <= 0.181ns, 0 <= 0.204ns, 0 <= 0.215ns, 1 <= 0.226ns}
    Clock DAG library cell distribution after 'Improving subtree skew' {count}:
       Bufs: NBUFFX32_LVT: 37 NBUFFX16_LVT: 1 NBUFFX8_LVT: 9 NBUFFX4_LVT: 39 NBUFFX2_LVT: 9 
       Invs: IBUFFX16_LVT: 2 
       ICGs: CGLNPRX8_LVT: 6 CGLPPRX8_LVT: 4 CGLPPRX2_LVT: 13 CGLNPRX2_LVT: 3 
     Logics: AO21X2_LVT: 2 AO22X2_RVT: 16 AO21X1_LVT: 2 LSUPX1_RVT: 1 AO22X1_RVT: 16 
    Primary reporting skew groups after 'Improving subtree skew':
      skew_group SDRAM_CLK/func_best_mode: insertion delay [min=0.159, max=1.133, avg=1.100, sd=0.055, skn=-14.239, kur=242.758], skew [0.974 vs 0.100*], 99.7% {1.074, 1.133} (wid=0.061 ws=0.059) (gid=1.109 gs=0.953)
    Skew group summary after 'Improving subtree skew':
      skew_group PCI_CLK/func_best_mode: insertion delay [min=0.103, max=0.737, avg=0.706, sd=0.087, skn=-6.644, kur=43.477], skew [0.633 vs 0.100*], 98% {0.690, 0.737} (wid=0.067 ws=0.067) (gid=0.684 gs=0.581)
      skew_group SDRAM_CLK/func_best_mode: insertion delay [min=0.159, max=1.133, avg=1.100, sd=0.055, skn=-14.239, kur=242.758], skew [0.974 vs 0.100*], 99.7% {1.074, 1.133} (wid=0.061 ws=0.059) (gid=1.109 gs=0.953)
      skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=0.180, max=1.093, avg=1.016, sd=0.184, skn=-3.810, kur=14.098], skew [0.912 vs 0.100*], 90.7% {1.001, 1.093} (wid=0.048 ws=0.048) (gid=1.057 gs=0.877)
      skew_group SYS_2x_CLK/func_worst_mode: insertion delay [min=0.180, max=0.943, avg=0.522, sd=0.299, skn=-0.169, kur=-1.803], skew [0.762 vs 0.100*], 40% {0.180, 0.280} (wid=0.002 ws=0.002) (gid=0.943 gs=0.762)
      skew_group ate_clk/test_best_mode: insertion delay [min=0.606, max=1.135, avg=1.040, sd=0.070, skn=-2.236, kur=6.112], skew [0.529 vs 0.100*], 87.5% {1.033, 1.133} (wid=0.068 ws=0.066) (gid=1.099 gs=0.509)
      skew_group ate_clk/test_worst_mode: insertion delay [min=0.606, max=1.091, avg=1.036, sd=0.070, skn=-2.295, kur=6.172], skew [0.485 vs 0.100*], 87.4% {1.033, 1.091} (wid=0.068 ws=0.066) (gid=1.068 gs=0.478)
    Legalizer API calls during this step: 157 succeeded with high effort: 157 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving subtree skew done. (took cpu=0:00:00.4 real=0:00:00.3)
  Offloading subtrees by buffering...
    Clock DAG stats after 'Offloading subtrees by buffering':
      cell counts      : b=97, i=2, icg=26, dcg=0, l=37, total=162
      sink counts      : regular=3514, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3514
      misc counts      : r=5, pp=1, mci=36
      cell areas       : b=552.255um^2, i=13.215um^2, icg=171.801um^2, dcg=0.000um^2, l=103.182um^2, total=840.454um^2
      cell capacitance : b=171.333fF, i=1.537fF, icg=18.382fF, dcg=0.000fF, l=37.583fF, total=228.834fF
      sink capacitance : total=2683.153fF, avg=0.764fF, sd=0.887fF, min=0.000fF, max=10.000fF
      wire capacitance : top=0.000fF, trunk=555.138fF, leaf=2349.139fF, total=2904.277fF
      wire lengths     : top=0.000um, trunk=5471.999um, leaf=23723.150um, total=29195.149um
      hp wire lengths  : top=0.000um, trunk=4860.048um, leaf=14578.854um, total=19438.902um
    Clock DAG net violations after 'Offloading subtrees by buffering': none
    Clock DAG primary half-corner transition distribution after 'Offloading subtrees by buffering':
      Trunk : target=0.177ns count=3 avg=0.078ns sd=0.025ns min=0.057ns max=0.105ns {3 <= 0.106ns, 0 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
      Trunk : target=0.180ns count=1 avg=0.080ns sd=0.000ns min=0.080ns max=0.080ns {1 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
      Trunk : target=0.184ns count=6 avg=0.137ns sd=0.012ns min=0.116ns max=0.146ns {0 <= 0.111ns, 6 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.175ns, 0 <= 0.184ns}
      Trunk : target=0.209ns count=1 avg=0.066ns sd=0.000ns min=0.066ns max=0.066ns {1 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
      Trunk : target=0.226ns count=63 avg=0.109ns sd=0.047ns min=0.000ns max=0.169ns {40 <= 0.136ns, 23 <= 0.181ns, 0 <= 0.204ns, 0 <= 0.215ns, 0 <= 0.226ns}
      Leaf  : target=0.078ns count=12 avg=0.061ns sd=0.010ns min=0.039ns max=0.069ns {2 <= 0.047ns, 2 <= 0.062ns, 8 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
      Leaf  : target=0.110ns count=4 avg=0.079ns sd=0.006ns min=0.072ns max=0.087ns {0 <= 0.066ns, 4 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
      Leaf  : target=0.145ns count=1 avg=0.056ns sd=0.000ns min=0.056ns max=0.056ns {1 <= 0.087ns, 0 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
      Leaf  : target=0.209ns count=1 avg=0.064ns sd=0.000ns min=0.064ns max=0.064ns {1 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
      Leaf  : target=0.226ns count=76 avg=0.126ns sd=0.034ns min=0.045ns max=0.217ns {40 <= 0.136ns, 35 <= 0.181ns, 0 <= 0.204ns, 0 <= 0.215ns, 1 <= 0.226ns}
    Clock DAG library cell distribution after 'Offloading subtrees by buffering' {count}:
       Bufs: NBUFFX32_LVT: 37 NBUFFX16_LVT: 1 NBUFFX8_LVT: 7 NBUFFX4_LVT: 37 NBUFFX2_LVT: 15 
       Invs: IBUFFX16_LVT: 2 
       ICGs: CGLNPRX8_LVT: 6 CGLPPRX8_LVT: 4 CGLPPRX2_LVT: 13 CGLNPRX2_LVT: 3 
     Logics: AO21X2_LVT: 2 AO22X2_RVT: 16 AO21X1_LVT: 2 LSUPX1_RVT: 1 AO22X1_RVT: 16 
    Primary reporting skew groups after 'Offloading subtrees by buffering':
      skew_group SDRAM_CLK/func_best_mode: insertion delay [min=0.151, max=1.133, avg=1.100, sd=0.055, skn=-14.298, kur=244.103], skew [0.982 vs 0.100*], 99.7% {1.074, 1.133} (wid=0.061 ws=0.059) (gid=1.109 gs=0.960)
    Skew group summary after 'Offloading subtrees by buffering':
      skew_group PCI_CLK/func_best_mode: insertion delay [min=0.100, max=0.737, avg=0.706, sd=0.088, skn=-6.646, kur=43.501], skew [0.637 vs 0.100*], 98% {0.690, 0.737} (wid=0.067 ws=0.067) (gid=0.684 gs=0.584)
      skew_group SDRAM_CLK/func_best_mode: insertion delay [min=0.151, max=1.133, avg=1.100, sd=0.055, skn=-14.298, kur=244.103], skew [0.982 vs 0.100*], 99.7% {1.074, 1.133} (wid=0.061 ws=0.059) (gid=1.109 gs=0.960)
      skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=0.178, max=1.090, avg=1.014, sd=0.183, skn=-3.817, kur=14.145], skew [0.911 vs 0.100*], 90.7% {0.999, 1.090} (wid=0.048 ws=0.048) (gid=1.054 gs=0.876)
      skew_group SYS_2x_CLK/func_worst_mode: insertion delay [min=0.178, max=0.942, avg=0.521, sd=0.300, skn=-0.168, kur=-1.805], skew [0.764 vs 0.100*], 40% {0.178, 0.278} (wid=0.002 ws=0.002) (gid=0.942 gs=0.764)
      skew_group ate_clk/test_best_mode: insertion delay [min=0.598, max=1.135, avg=1.038, sd=0.076, skn=-2.109, kur=4.248], skew [0.537 vs 0.100*], 87.5% {1.033, 1.133} (wid=0.068 ws=0.065) (gid=1.099 gs=0.504)
      skew_group ate_clk/test_worst_mode: insertion delay [min=0.598, max=1.091, avg=1.033, sd=0.076, skn=-2.134, kur=4.141], skew [0.493 vs 0.100*], 87.4% {1.033, 1.091} (wid=0.068 ws=0.065) (gid=1.068 gs=0.473)
    Legalizer API calls during this step: 395 succeeded with high effort: 395 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Offloading subtrees by buffering done. (took cpu=0:00:01.3 real=0:00:00.9)
  AdjustingMinPinPIDs for balancing...
    Approximately balancing fragments step...
      Resolve constraints - Approximately balancing fragments...
      Resolving skew group constraints...
        Solving LP: 6 skew groups; 121 fragments, 133 fraglets and 100 vertices; 138 variables and 358 constraints; tolerance 1
      Resolving skew group constraints done.
      Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.7 real=0:00:00.7)
      Estimate delay to be added in balancing - Approximately balancing fragments...
      Trial balancer estimated the amount of delay to be added in balancing: 3.458ns
      Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.4 real=0:00:00.4)
      Approximately balancing fragments...
        Moving gates to improve sub-tree skew...
          Tried: 169 Succeeded: 0
          Topology Tried: 0 Succeeded: 0
          0 Succeeded with SS ratio
          0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
          Total reducing skew: 0 Average reducing skew for 0 nets : 0
          Clock DAG stats after 'Moving gates to improve sub-tree skew':
            cell counts      : b=97, i=2, icg=26, dcg=0, l=37, total=162
            sink counts      : regular=3514, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3514
            misc counts      : r=5, pp=1, mci=36
            cell areas       : b=552.255um^2, i=13.215um^2, icg=171.801um^2, dcg=0.000um^2, l=103.182um^2, total=840.454um^2
            cell capacitance : b=171.333fF, i=1.537fF, icg=18.382fF, dcg=0.000fF, l=37.583fF, total=228.834fF
            sink capacitance : total=2683.153fF, avg=0.764fF, sd=0.887fF, min=0.000fF, max=10.000fF
            wire capacitance : top=0.000fF, trunk=555.138fF, leaf=2349.139fF, total=2904.277fF
            wire lengths     : top=0.000um, trunk=5471.999um, leaf=23723.150um, total=29195.149um
            hp wire lengths  : top=0.000um, trunk=4860.048um, leaf=14578.854um, total=19438.902um
          Clock DAG net violations after 'Moving gates to improve sub-tree skew': none
          Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
            Trunk : target=0.177ns count=3 avg=0.078ns sd=0.025ns min=0.057ns max=0.105ns {3 <= 0.106ns, 0 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
            Trunk : target=0.180ns count=1 avg=0.080ns sd=0.000ns min=0.080ns max=0.080ns {1 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
            Trunk : target=0.184ns count=6 avg=0.137ns sd=0.012ns min=0.116ns max=0.146ns {0 <= 0.111ns, 6 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.175ns, 0 <= 0.184ns}
            Trunk : target=0.209ns count=1 avg=0.066ns sd=0.000ns min=0.066ns max=0.066ns {1 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
            Trunk : target=0.226ns count=63 avg=0.109ns sd=0.047ns min=0.000ns max=0.169ns {40 <= 0.136ns, 23 <= 0.181ns, 0 <= 0.204ns, 0 <= 0.215ns, 0 <= 0.226ns}
            Leaf  : target=0.078ns count=12 avg=0.061ns sd=0.010ns min=0.039ns max=0.069ns {2 <= 0.047ns, 2 <= 0.062ns, 8 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
            Leaf  : target=0.110ns count=4 avg=0.079ns sd=0.006ns min=0.072ns max=0.087ns {0 <= 0.066ns, 4 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
            Leaf  : target=0.145ns count=1 avg=0.056ns sd=0.000ns min=0.056ns max=0.056ns {1 <= 0.087ns, 0 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
            Leaf  : target=0.209ns count=1 avg=0.064ns sd=0.000ns min=0.064ns max=0.064ns {1 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
            Leaf  : target=0.226ns count=76 avg=0.126ns sd=0.034ns min=0.045ns max=0.217ns {40 <= 0.136ns, 35 <= 0.181ns, 0 <= 0.204ns, 0 <= 0.215ns, 1 <= 0.226ns}
          Clock DAG library cell distribution after 'Moving gates to improve sub-tree skew' {count}:
             Bufs: NBUFFX32_LVT: 37 NBUFFX16_LVT: 1 NBUFFX8_LVT: 7 NBUFFX4_LVT: 37 NBUFFX2_LVT: 15 
             Invs: IBUFFX16_LVT: 2 
             ICGs: CGLNPRX8_LVT: 6 CGLPPRX8_LVT: 4 CGLPPRX2_LVT: 13 CGLNPRX2_LVT: 3 
           Logics: AO21X2_LVT: 2 AO22X2_RVT: 16 AO21X1_LVT: 2 LSUPX1_RVT: 1 AO22X1_RVT: 16 
          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        Moving gates to improve sub-tree skew done. (took cpu=0:00:00.1 real=0:00:00.1)
        Approximately balancing fragments bottom up...
          Clock DAG stats after 'Approximately balancing fragments bottom up':
            cell counts      : b=97, i=2, icg=26, dcg=0, l=37, total=162
            sink counts      : regular=3514, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3514
            misc counts      : r=5, pp=1, mci=36
            cell areas       : b=552.255um^2, i=13.215um^2, icg=171.801um^2, dcg=0.000um^2, l=103.182um^2, total=840.454um^2
            cell capacitance : b=171.333fF, i=1.537fF, icg=18.382fF, dcg=0.000fF, l=37.583fF, total=228.834fF
            sink capacitance : total=2683.153fF, avg=0.764fF, sd=0.887fF, min=0.000fF, max=10.000fF
            wire capacitance : top=0.000fF, trunk=555.138fF, leaf=2349.139fF, total=2904.277fF
            wire lengths     : top=0.000um, trunk=5471.999um, leaf=23723.150um, total=29195.149um
            hp wire lengths  : top=0.000um, trunk=4860.048um, leaf=14578.854um, total=19438.902um
          Clock DAG net violations after 'Approximately balancing fragments bottom up': none
          Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
            Trunk : target=0.177ns count=3 avg=0.078ns sd=0.025ns min=0.057ns max=0.105ns {3 <= 0.106ns, 0 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
            Trunk : target=0.180ns count=1 avg=0.080ns sd=0.000ns min=0.080ns max=0.080ns {1 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
            Trunk : target=0.184ns count=6 avg=0.137ns sd=0.012ns min=0.116ns max=0.146ns {0 <= 0.111ns, 6 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.175ns, 0 <= 0.184ns}
            Trunk : target=0.209ns count=1 avg=0.066ns sd=0.000ns min=0.066ns max=0.066ns {1 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
            Trunk : target=0.226ns count=63 avg=0.109ns sd=0.047ns min=0.000ns max=0.169ns {40 <= 0.136ns, 23 <= 0.181ns, 0 <= 0.204ns, 0 <= 0.215ns, 0 <= 0.226ns}
            Leaf  : target=0.078ns count=12 avg=0.061ns sd=0.010ns min=0.039ns max=0.069ns {2 <= 0.047ns, 2 <= 0.062ns, 8 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
            Leaf  : target=0.110ns count=4 avg=0.079ns sd=0.006ns min=0.072ns max=0.087ns {0 <= 0.066ns, 4 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
            Leaf  : target=0.145ns count=1 avg=0.056ns sd=0.000ns min=0.056ns max=0.056ns {1 <= 0.087ns, 0 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
            Leaf  : target=0.209ns count=1 avg=0.064ns sd=0.000ns min=0.064ns max=0.064ns {1 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
            Leaf  : target=0.226ns count=76 avg=0.126ns sd=0.034ns min=0.045ns max=0.217ns {40 <= 0.136ns, 35 <= 0.181ns, 0 <= 0.204ns, 0 <= 0.215ns, 1 <= 0.226ns}
          Clock DAG library cell distribution after 'Approximately balancing fragments bottom up' {count}:
             Bufs: NBUFFX32_LVT: 37 NBUFFX16_LVT: 1 NBUFFX8_LVT: 7 NBUFFX4_LVT: 37 NBUFFX2_LVT: 15 
             Invs: IBUFFX16_LVT: 2 
             ICGs: CGLNPRX8_LVT: 6 CGLPPRX8_LVT: 4 CGLPPRX2_LVT: 13 CGLNPRX2_LVT: 3 
           Logics: AO21X2_LVT: 2 AO22X2_RVT: 16 AO21X1_LVT: 2 LSUPX1_RVT: 1 AO22X1_RVT: 16 
          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        Approximately balancing fragments bottom up done. (took cpu=0:00:00.1 real=0:00:00.1)
        Approximately balancing fragments, wire and cell delays...
        Approximately balancing fragments, wire and cell delays, iteration 1...
          Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
            cell counts      : b=124, i=2, icg=26, dcg=0, l=37, total=189
            sink counts      : regular=3514, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3514
            misc counts      : r=5, pp=1, mci=36
            cell areas       : b=607.150um^2, i=13.215um^2, icg=171.801um^2, dcg=0.000um^2, l=103.182um^2, total=895.349um^2
            cell capacitance : b=186.519fF, i=1.537fF, icg=18.382fF, dcg=0.000fF, l=37.583fF, total=244.020fF
            sink capacitance : total=2683.153fF, avg=0.764fF, sd=0.887fF, min=0.000fF, max=10.000fF
            wire capacitance : top=0.000fF, trunk=821.293fF, leaf=2360.518fF, total=3181.811fF
            wire lengths     : top=0.000um, trunk=8114.823um, leaf=23852.806um, total=31967.629um
            hp wire lengths  : top=0.000um, trunk=7509.712um, leaf=14706.078um, total=22215.790um
          Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
          Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
            Trunk : target=0.177ns count=3 avg=0.078ns sd=0.025ns min=0.057ns max=0.105ns {3 <= 0.106ns, 0 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
            Trunk : target=0.180ns count=1 avg=0.080ns sd=0.000ns min=0.080ns max=0.080ns {1 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
            Trunk : target=0.184ns count=6 avg=0.137ns sd=0.012ns min=0.116ns max=0.146ns {0 <= 0.111ns, 6 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.175ns, 0 <= 0.184ns}
            Trunk : target=0.209ns count=1 avg=0.066ns sd=0.000ns min=0.066ns max=0.066ns {1 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
            Trunk : target=0.226ns count=90 avg=0.107ns sd=0.041ns min=0.000ns max=0.169ns {63 <= 0.136ns, 27 <= 0.181ns, 0 <= 0.204ns, 0 <= 0.215ns, 0 <= 0.226ns}
            Leaf  : target=0.078ns count=12 avg=0.061ns sd=0.010ns min=0.039ns max=0.069ns {2 <= 0.047ns, 2 <= 0.062ns, 8 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
            Leaf  : target=0.110ns count=4 avg=0.079ns sd=0.006ns min=0.072ns max=0.087ns {0 <= 0.066ns, 4 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
            Leaf  : target=0.145ns count=1 avg=0.056ns sd=0.000ns min=0.056ns max=0.056ns {1 <= 0.087ns, 0 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
            Leaf  : target=0.209ns count=1 avg=0.064ns sd=0.000ns min=0.064ns max=0.064ns {1 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
            Leaf  : target=0.226ns count=76 avg=0.127ns sd=0.033ns min=0.045ns max=0.217ns {40 <= 0.136ns, 35 <= 0.181ns, 0 <= 0.204ns, 0 <= 0.215ns, 1 <= 0.226ns}
          Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 1 {count}:
             Bufs: NBUFFX32_LVT: 37 NBUFFX16_LVT: 1 NBUFFX8_LVT: 7 NBUFFX4_LVT: 37 NBUFFX2_LVT: 42 
             Invs: IBUFFX16_LVT: 2 
             ICGs: CGLNPRX8_LVT: 6 CGLPPRX8_LVT: 4 CGLPPRX2_LVT: 13 CGLNPRX2_LVT: 3 
           Logics: AO21X2_LVT: 2 AO22X2_RVT: 16 AO21X1_LVT: 2 LSUPX1_RVT: 1 AO22X1_RVT: 16 
        Approximately balancing fragments, wire and cell delays, iteration 1 done.
        Approximately balancing fragments, wire and cell delays, iteration 2...
          Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 2:
            cell counts      : b=124, i=2, icg=26, dcg=0, l=37, total=189
            sink counts      : regular=3514, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3514
            misc counts      : r=5, pp=1, mci=36
            cell areas       : b=607.150um^2, i=13.215um^2, icg=171.801um^2, dcg=0.000um^2, l=103.182um^2, total=895.349um^2
            cell capacitance : b=186.519fF, i=1.537fF, icg=18.382fF, dcg=0.000fF, l=37.583fF, total=244.020fF
            sink capacitance : total=2683.153fF, avg=0.764fF, sd=0.887fF, min=0.000fF, max=10.000fF
            wire capacitance : top=0.000fF, trunk=821.293fF, leaf=2360.518fF, total=3181.811fF
            wire lengths     : top=0.000um, trunk=8114.823um, leaf=23852.806um, total=31967.629um
            hp wire lengths  : top=0.000um, trunk=7509.712um, leaf=14706.078um, total=22215.790um
          Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 2: none
          Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 2:
            Trunk : target=0.177ns count=3 avg=0.078ns sd=0.025ns min=0.057ns max=0.105ns {3 <= 0.106ns, 0 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
            Trunk : target=0.180ns count=1 avg=0.080ns sd=0.000ns min=0.080ns max=0.080ns {1 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
            Trunk : target=0.184ns count=6 avg=0.137ns sd=0.012ns min=0.116ns max=0.146ns {0 <= 0.111ns, 6 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.175ns, 0 <= 0.184ns}
            Trunk : target=0.209ns count=1 avg=0.066ns sd=0.000ns min=0.066ns max=0.066ns {1 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
            Trunk : target=0.226ns count=90 avg=0.107ns sd=0.041ns min=0.000ns max=0.169ns {63 <= 0.136ns, 27 <= 0.181ns, 0 <= 0.204ns, 0 <= 0.215ns, 0 <= 0.226ns}
            Leaf  : target=0.078ns count=12 avg=0.061ns sd=0.010ns min=0.039ns max=0.069ns {2 <= 0.047ns, 2 <= 0.062ns, 8 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
            Leaf  : target=0.110ns count=4 avg=0.079ns sd=0.006ns min=0.072ns max=0.087ns {0 <= 0.066ns, 4 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
            Leaf  : target=0.145ns count=1 avg=0.056ns sd=0.000ns min=0.056ns max=0.056ns {1 <= 0.087ns, 0 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
            Leaf  : target=0.209ns count=1 avg=0.064ns sd=0.000ns min=0.064ns max=0.064ns {1 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
            Leaf  : target=0.226ns count=76 avg=0.127ns sd=0.033ns min=0.045ns max=0.217ns {40 <= 0.136ns, 35 <= 0.181ns, 0 <= 0.204ns, 0 <= 0.215ns, 1 <= 0.226ns}
          Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 2 {count}:
             Bufs: NBUFFX32_LVT: 37 NBUFFX16_LVT: 1 NBUFFX8_LVT: 7 NBUFFX4_LVT: 37 NBUFFX2_LVT: 42 
             Invs: IBUFFX16_LVT: 2 
             ICGs: CGLNPRX8_LVT: 6 CGLPPRX8_LVT: 4 CGLPPRX2_LVT: 13 CGLNPRX2_LVT: 3 
           Logics: AO21X2_LVT: 2 AO22X2_RVT: 16 AO21X1_LVT: 2 LSUPX1_RVT: 1 AO22X1_RVT: 16 
        Approximately balancing fragments, wire and cell delays, iteration 2 done.
        Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:03.5 real=0:00:03.5)
      Approximately balancing fragments done.
      Clock DAG stats after 'Approximately balancing fragments step':
        cell counts      : b=124, i=2, icg=26, dcg=0, l=37, total=189
        sink counts      : regular=3514, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3514
        misc counts      : r=5, pp=1, mci=36
        cell areas       : b=607.150um^2, i=13.215um^2, icg=171.801um^2, dcg=0.000um^2, l=103.182um^2, total=895.349um^2
        cell capacitance : b=186.519fF, i=1.537fF, icg=18.382fF, dcg=0.000fF, l=37.583fF, total=244.020fF
        sink capacitance : total=2683.153fF, avg=0.764fF, sd=0.887fF, min=0.000fF, max=10.000fF
        wire capacitance : top=0.000fF, trunk=821.293fF, leaf=2360.518fF, total=3181.811fF
        wire lengths     : top=0.000um, trunk=8114.823um, leaf=23852.806um, total=31967.629um
        hp wire lengths  : top=0.000um, trunk=7509.712um, leaf=14706.078um, total=22215.790um
      Clock DAG net violations after 'Approximately balancing fragments step': none
      Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
        Trunk : target=0.177ns count=3 avg=0.078ns sd=0.025ns min=0.057ns max=0.105ns {3 <= 0.106ns, 0 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
        Trunk : target=0.180ns count=1 avg=0.080ns sd=0.000ns min=0.080ns max=0.080ns {1 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
        Trunk : target=0.184ns count=6 avg=0.137ns sd=0.012ns min=0.116ns max=0.146ns {0 <= 0.111ns, 6 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.175ns, 0 <= 0.184ns}
        Trunk : target=0.209ns count=1 avg=0.066ns sd=0.000ns min=0.066ns max=0.066ns {1 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
        Trunk : target=0.226ns count=90 avg=0.107ns sd=0.041ns min=0.000ns max=0.169ns {63 <= 0.136ns, 27 <= 0.181ns, 0 <= 0.204ns, 0 <= 0.215ns, 0 <= 0.226ns}
        Leaf  : target=0.078ns count=12 avg=0.061ns sd=0.010ns min=0.039ns max=0.069ns {2 <= 0.047ns, 2 <= 0.062ns, 8 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
        Leaf  : target=0.110ns count=4 avg=0.079ns sd=0.006ns min=0.072ns max=0.087ns {0 <= 0.066ns, 4 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
        Leaf  : target=0.145ns count=1 avg=0.056ns sd=0.000ns min=0.056ns max=0.056ns {1 <= 0.087ns, 0 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
        Leaf  : target=0.209ns count=1 avg=0.064ns sd=0.000ns min=0.064ns max=0.064ns {1 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
        Leaf  : target=0.226ns count=76 avg=0.127ns sd=0.033ns min=0.045ns max=0.217ns {40 <= 0.136ns, 35 <= 0.181ns, 0 <= 0.204ns, 0 <= 0.215ns, 1 <= 0.226ns}
      Clock DAG library cell distribution after 'Approximately balancing fragments step' {count}:
         Bufs: NBUFFX32_LVT: 37 NBUFFX16_LVT: 1 NBUFFX8_LVT: 7 NBUFFX4_LVT: 37 NBUFFX2_LVT: 42 
         Invs: IBUFFX16_LVT: 2 
         ICGs: CGLNPRX8_LVT: 6 CGLPPRX8_LVT: 4 CGLPPRX2_LVT: 13 CGLNPRX2_LVT: 3 
       Logics: AO21X2_LVT: 2 AO22X2_RVT: 16 AO21X1_LVT: 2 LSUPX1_RVT: 1 AO22X1_RVT: 16 
      Legalizer API calls during this step: 1823 succeeded with high effort: 1823 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Approximately balancing fragments step done. (took cpu=0:00:05.0 real=0:00:05.0)
    Clock DAG stats after Approximately balancing fragments:
      cell counts      : b=124, i=2, icg=26, dcg=0, l=37, total=189
      sink counts      : regular=3514, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3514
      misc counts      : r=5, pp=1, mci=36
      cell areas       : b=607.150um^2, i=13.215um^2, icg=171.801um^2, dcg=0.000um^2, l=103.182um^2, total=895.349um^2
      cell capacitance : b=186.519fF, i=1.537fF, icg=18.382fF, dcg=0.000fF, l=37.583fF, total=244.020fF
      sink capacitance : total=2683.153fF, avg=0.764fF, sd=0.887fF, min=0.000fF, max=10.000fF
      wire capacitance : top=0.000fF, trunk=821.293fF, leaf=2360.518fF, total=3181.811fF
      wire lengths     : top=0.000um, trunk=8114.823um, leaf=23852.806um, total=31967.629um
      hp wire lengths  : top=0.000um, trunk=7509.712um, leaf=14706.078um, total=22215.790um
    Clock DAG net violations after Approximately balancing fragments: none
    Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
      Trunk : target=0.177ns count=3 avg=0.078ns sd=0.025ns min=0.057ns max=0.105ns {3 <= 0.106ns, 0 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
      Trunk : target=0.180ns count=1 avg=0.080ns sd=0.000ns min=0.080ns max=0.080ns {1 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
      Trunk : target=0.184ns count=6 avg=0.137ns sd=0.012ns min=0.116ns max=0.146ns {0 <= 0.111ns, 6 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.175ns, 0 <= 0.184ns}
      Trunk : target=0.209ns count=1 avg=0.066ns sd=0.000ns min=0.066ns max=0.066ns {1 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
      Trunk : target=0.226ns count=90 avg=0.107ns sd=0.041ns min=0.000ns max=0.169ns {63 <= 0.136ns, 27 <= 0.181ns, 0 <= 0.204ns, 0 <= 0.215ns, 0 <= 0.226ns}
      Leaf  : target=0.078ns count=12 avg=0.061ns sd=0.010ns min=0.039ns max=0.069ns {2 <= 0.047ns, 2 <= 0.062ns, 8 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
      Leaf  : target=0.110ns count=4 avg=0.079ns sd=0.006ns min=0.072ns max=0.087ns {0 <= 0.066ns, 4 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
      Leaf  : target=0.145ns count=1 avg=0.056ns sd=0.000ns min=0.056ns max=0.056ns {1 <= 0.087ns, 0 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
      Leaf  : target=0.209ns count=1 avg=0.064ns sd=0.000ns min=0.064ns max=0.064ns {1 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
      Leaf  : target=0.226ns count=76 avg=0.127ns sd=0.033ns min=0.045ns max=0.217ns {40 <= 0.136ns, 35 <= 0.181ns, 0 <= 0.204ns, 0 <= 0.215ns, 1 <= 0.226ns}
    Clock DAG library cell distribution after Approximately balancing fragments {count}:
       Bufs: NBUFFX32_LVT: 37 NBUFFX16_LVT: 1 NBUFFX8_LVT: 7 NBUFFX4_LVT: 37 NBUFFX2_LVT: 42 
       Invs: IBUFFX16_LVT: 2 
       ICGs: CGLNPRX8_LVT: 6 CGLPPRX8_LVT: 4 CGLPPRX2_LVT: 13 CGLNPRX2_LVT: 3 
     Logics: AO21X2_LVT: 2 AO22X2_RVT: 16 AO21X1_LVT: 2 LSUPX1_RVT: 1 AO22X1_RVT: 16 
    Primary reporting skew groups after Approximately balancing fragments:
      skew_group SDRAM_CLK/func_best_mode: insertion delay [min=1.033, max=1.132], skew [0.099 vs 0.100]
    Skew group summary after Approximately balancing fragments:
      skew_group PCI_CLK/func_best_mode: insertion delay [min=0.636, max=0.737], skew [0.101 vs 0.100*]
      skew_group SDRAM_CLK/func_best_mode: insertion delay [min=1.033, max=1.132], skew [0.099 vs 0.100]
      skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=0.990, max=1.098], skew [0.109 vs 0.100*]
      skew_group SYS_2x_CLK/func_worst_mode: insertion delay [min=0.990, max=1.098], skew [0.109 vs 0.100*]
      skew_group ate_clk/test_best_mode: insertion delay [min=1.033, max=1.135], skew [0.102 vs 0.100*]
      skew_group ate_clk/test_worst_mode: insertion delay [min=1.033, max=1.091], skew [0.058 vs 0.100]
    Improving fragments clock skew...
      Iteration 1...
      Iteration 1 done.
      Clock DAG stats after 'Improving fragments clock skew':
        cell counts      : b=124, i=2, icg=26, dcg=0, l=37, total=189
        sink counts      : regular=3514, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3514
        misc counts      : r=5, pp=1, mci=36
        cell areas       : b=615.791um^2, i=13.215um^2, icg=171.801um^2, dcg=0.000um^2, l=103.182um^2, total=903.990um^2
        cell capacitance : b=189.299fF, i=1.537fF, icg=18.382fF, dcg=0.000fF, l=37.583fF, total=246.800fF
        sink capacitance : total=2683.153fF, avg=0.764fF, sd=0.887fF, min=0.000fF, max=10.000fF
        wire capacitance : top=0.000fF, trunk=822.713fF, leaf=2360.518fF, total=3183.231fF
        wire lengths     : top=0.000um, trunk=8128.351um, leaf=23852.806um, total=31981.157um
        hp wire lengths  : top=0.000um, trunk=7547.560um, leaf=14706.078um, total=22253.638um
      Clock DAG net violations after 'Improving fragments clock skew': none
      Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
        Trunk : target=0.177ns count=3 avg=0.081ns sd=0.030ns min=0.057ns max=0.114ns {2 <= 0.106ns, 1 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
        Trunk : target=0.180ns count=1 avg=0.080ns sd=0.000ns min=0.080ns max=0.080ns {1 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
        Trunk : target=0.184ns count=6 avg=0.137ns sd=0.013ns min=0.116ns max=0.146ns {0 <= 0.111ns, 6 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.175ns, 0 <= 0.184ns}
        Trunk : target=0.209ns count=1 avg=0.067ns sd=0.000ns min=0.067ns max=0.067ns {1 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
        Trunk : target=0.226ns count=90 avg=0.106ns sd=0.042ns min=0.000ns max=0.169ns {63 <= 0.136ns, 27 <= 0.181ns, 0 <= 0.204ns, 0 <= 0.215ns, 0 <= 0.226ns}
        Leaf  : target=0.078ns count=12 avg=0.061ns sd=0.010ns min=0.039ns max=0.069ns {2 <= 0.047ns, 2 <= 0.062ns, 8 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
        Leaf  : target=0.110ns count=4 avg=0.079ns sd=0.006ns min=0.072ns max=0.087ns {0 <= 0.066ns, 4 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
        Leaf  : target=0.145ns count=1 avg=0.056ns sd=0.000ns min=0.056ns max=0.056ns {1 <= 0.087ns, 0 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
        Leaf  : target=0.209ns count=1 avg=0.064ns sd=0.000ns min=0.064ns max=0.064ns {1 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
        Leaf  : target=0.226ns count=76 avg=0.127ns sd=0.033ns min=0.045ns max=0.217ns {40 <= 0.136ns, 35 <= 0.181ns, 0 <= 0.204ns, 0 <= 0.215ns, 1 <= 0.226ns}
      Clock DAG library cell distribution after 'Improving fragments clock skew' {count}:
         Bufs: NBUFFX32_LVT: 38 NBUFFX16_LVT: 1 NBUFFX8_LVT: 7 NBUFFX4_LVT: 37 NBUFFX2_LVT: 41 
         Invs: IBUFFX16_LVT: 2 
         ICGs: CGLNPRX8_LVT: 6 CGLPPRX8_LVT: 4 CGLPPRX2_LVT: 13 CGLNPRX2_LVT: 3 
       Logics: AO21X2_LVT: 2 AO22X2_RVT: 16 AO21X1_LVT: 2 LSUPX1_RVT: 1 AO22X1_RVT: 16 
      Primary reporting skew groups after 'Improving fragments clock skew':
        skew_group SDRAM_CLK/func_best_mode: insertion delay [min=1.033, max=1.133], skew [0.099 vs 0.100]
      Skew group summary after 'Improving fragments clock skew':
        skew_group PCI_CLK/func_best_mode: insertion delay [min=0.650, max=0.737], skew [0.087 vs 0.100]
        skew_group SDRAM_CLK/func_best_mode: insertion delay [min=1.033, max=1.133], skew [0.099 vs 0.100]
        skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=0.998, max=1.098], skew [0.100 vs 0.100]
        skew_group SYS_2x_CLK/func_worst_mode: insertion delay [min=0.998, max=1.098], skew [0.100 vs 0.100]
        skew_group ate_clk/test_best_mode: insertion delay [min=1.030, max=1.130], skew [0.100 vs 0.100]
        skew_group ate_clk/test_worst_mode: insertion delay [min=1.030, max=1.093], skew [0.062 vs 0.100]
      Legalizer API calls during this step: 63 succeeded with high effort: 63 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Improving fragments clock skew done. (took cpu=0:00:00.4 real=0:00:00.4)
    Legalizer API calls during this step: 1886 succeeded with high effort: 1886 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  AdjustingMinPinPIDs for balancing done. (took cpu=0:00:05.6 real=0:00:05.5)
  Approximately balancing step...
    Resolve constraints - Approximately balancing...
    Resolving skew group constraints...
      Solving LP: 6 skew groups; 121 fragments, 133 fraglets and 100 vertices; 138 variables and 358 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing done. (took cpu=0:00:00.4 real=0:00:00.4)
    Approximately balancing...
      Approximately balancing, wire and cell delays...
      Approximately balancing, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
          cell counts      : b=124, i=2, icg=26, dcg=0, l=37, total=189
          sink counts      : regular=3514, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3514
          misc counts      : r=5, pp=1, mci=36
          cell areas       : b=615.791um^2, i=13.215um^2, icg=171.801um^2, dcg=0.000um^2, l=103.182um^2, total=903.990um^2
          cell capacitance : b=189.299fF, i=1.537fF, icg=18.382fF, dcg=0.000fF, l=37.583fF, total=246.800fF
          sink capacitance : total=2683.153fF, avg=0.764fF, sd=0.887fF, min=0.000fF, max=10.000fF
          wire capacitance : top=0.000fF, trunk=822.713fF, leaf=2360.518fF, total=3183.231fF
          wire lengths     : top=0.000um, trunk=8128.351um, leaf=23852.806um, total=31981.157um
          hp wire lengths  : top=0.000um, trunk=7547.560um, leaf=14706.078um, total=22253.638um
        Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
          Trunk : target=0.177ns count=3 avg=0.081ns sd=0.030ns min=0.057ns max=0.114ns {2 <= 0.106ns, 1 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
          Trunk : target=0.180ns count=1 avg=0.080ns sd=0.000ns min=0.080ns max=0.080ns {1 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
          Trunk : target=0.184ns count=6 avg=0.137ns sd=0.013ns min=0.116ns max=0.146ns {0 <= 0.111ns, 6 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.175ns, 0 <= 0.184ns}
          Trunk : target=0.209ns count=1 avg=0.067ns sd=0.000ns min=0.067ns max=0.067ns {1 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
          Trunk : target=0.226ns count=90 avg=0.106ns sd=0.042ns min=0.000ns max=0.169ns {63 <= 0.136ns, 27 <= 0.181ns, 0 <= 0.204ns, 0 <= 0.215ns, 0 <= 0.226ns}
          Leaf  : target=0.078ns count=12 avg=0.061ns sd=0.010ns min=0.039ns max=0.069ns {2 <= 0.047ns, 2 <= 0.062ns, 8 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
          Leaf  : target=0.110ns count=4 avg=0.079ns sd=0.006ns min=0.072ns max=0.087ns {0 <= 0.066ns, 4 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
          Leaf  : target=0.145ns count=1 avg=0.056ns sd=0.000ns min=0.056ns max=0.056ns {1 <= 0.087ns, 0 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
          Leaf  : target=0.209ns count=1 avg=0.064ns sd=0.000ns min=0.064ns max=0.064ns {1 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
          Leaf  : target=0.226ns count=76 avg=0.127ns sd=0.033ns min=0.045ns max=0.217ns {40 <= 0.136ns, 35 <= 0.181ns, 0 <= 0.204ns, 0 <= 0.215ns, 1 <= 0.226ns}
        Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 1 {count}:
           Bufs: NBUFFX32_LVT: 38 NBUFFX16_LVT: 1 NBUFFX8_LVT: 7 NBUFFX4_LVT: 37 NBUFFX2_LVT: 41 
           Invs: IBUFFX16_LVT: 2 
           ICGs: CGLNPRX8_LVT: 6 CGLPPRX8_LVT: 4 CGLPPRX2_LVT: 13 CGLNPRX2_LVT: 3 
         Logics: AO21X2_LVT: 2 AO22X2_RVT: 16 AO21X1_LVT: 2 LSUPX1_RVT: 1 AO22X1_RVT: 16 
      Approximately balancing, wire and cell delays, iteration 1 done.
      Approximately balancing, wire and cell delays done. (took cpu=0:00:00.2 real=0:00:00.2)
    Approximately balancing done.
    Clock DAG stats after 'Approximately balancing step':
      cell counts      : b=124, i=2, icg=26, dcg=0, l=37, total=189
      sink counts      : regular=3514, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3514
      misc counts      : r=5, pp=1, mci=36
      cell areas       : b=615.791um^2, i=13.215um^2, icg=171.801um^2, dcg=0.000um^2, l=103.182um^2, total=903.990um^2
      cell capacitance : b=189.299fF, i=1.537fF, icg=18.382fF, dcg=0.000fF, l=37.583fF, total=246.800fF
      sink capacitance : total=2683.153fF, avg=0.764fF, sd=0.887fF, min=0.000fF, max=10.000fF
      wire capacitance : top=0.000fF, trunk=822.713fF, leaf=2360.518fF, total=3183.231fF
      wire lengths     : top=0.000um, trunk=8128.351um, leaf=23852.806um, total=31981.157um
      hp wire lengths  : top=0.000um, trunk=7547.560um, leaf=14706.078um, total=22253.638um
    Clock DAG net violations after 'Approximately balancing step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
      Trunk : target=0.177ns count=3 avg=0.081ns sd=0.030ns min=0.057ns max=0.114ns {2 <= 0.106ns, 1 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
      Trunk : target=0.180ns count=1 avg=0.080ns sd=0.000ns min=0.080ns max=0.080ns {1 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
      Trunk : target=0.184ns count=6 avg=0.137ns sd=0.013ns min=0.116ns max=0.146ns {0 <= 0.111ns, 6 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.175ns, 0 <= 0.184ns}
      Trunk : target=0.209ns count=1 avg=0.067ns sd=0.000ns min=0.067ns max=0.067ns {1 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
      Trunk : target=0.226ns count=90 avg=0.106ns sd=0.042ns min=0.000ns max=0.169ns {63 <= 0.136ns, 27 <= 0.181ns, 0 <= 0.204ns, 0 <= 0.215ns, 0 <= 0.226ns}
      Leaf  : target=0.078ns count=12 avg=0.061ns sd=0.010ns min=0.039ns max=0.069ns {2 <= 0.047ns, 2 <= 0.062ns, 8 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
      Leaf  : target=0.110ns count=4 avg=0.079ns sd=0.006ns min=0.072ns max=0.087ns {0 <= 0.066ns, 4 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
      Leaf  : target=0.145ns count=1 avg=0.056ns sd=0.000ns min=0.056ns max=0.056ns {1 <= 0.087ns, 0 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
      Leaf  : target=0.209ns count=1 avg=0.064ns sd=0.000ns min=0.064ns max=0.064ns {1 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
      Leaf  : target=0.226ns count=76 avg=0.127ns sd=0.033ns min=0.045ns max=0.217ns {40 <= 0.136ns, 35 <= 0.181ns, 0 <= 0.204ns, 0 <= 0.215ns, 1 <= 0.226ns}
    Clock DAG library cell distribution after 'Approximately balancing step' {count}:
       Bufs: NBUFFX32_LVT: 38 NBUFFX16_LVT: 1 NBUFFX8_LVT: 7 NBUFFX4_LVT: 37 NBUFFX2_LVT: 41 
       Invs: IBUFFX16_LVT: 2 
       ICGs: CGLNPRX8_LVT: 6 CGLPPRX8_LVT: 4 CGLPPRX2_LVT: 13 CGLNPRX2_LVT: 3 
     Logics: AO21X2_LVT: 2 AO22X2_RVT: 16 AO21X1_LVT: 2 LSUPX1_RVT: 1 AO22X1_RVT: 16 
    Primary reporting skew groups after 'Approximately balancing step':
      skew_group SDRAM_CLK/func_best_mode: insertion delay [min=1.033, max=1.133], skew [0.099 vs 0.100]
    Skew group summary after 'Approximately balancing step':
      skew_group PCI_CLK/func_best_mode: insertion delay [min=0.650, max=0.737], skew [0.087 vs 0.100]
      skew_group SDRAM_CLK/func_best_mode: insertion delay [min=1.033, max=1.133], skew [0.099 vs 0.100]
      skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=0.998, max=1.098], skew [0.100 vs 0.100]
      skew_group SYS_2x_CLK/func_worst_mode: insertion delay [min=0.998, max=1.098], skew [0.100 vs 0.100]
      skew_group ate_clk/test_best_mode: insertion delay [min=1.030, max=1.130], skew [0.100 vs 0.100]
      skew_group ate_clk/test_worst_mode: insertion delay [min=1.030, max=1.093], skew [0.062 vs 0.100]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing step done. (took cpu=0:00:00.6 real=0:00:00.6)
  Approximately balancing paths...
    Added 0 buffers.
    Clock DAG stats after 'Approximately balancing paths':
      cell counts      : b=124, i=2, icg=26, dcg=0, l=37, total=189
      sink counts      : regular=3514, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3514
      misc counts      : r=5, pp=1, mci=36
      cell areas       : b=615.791um^2, i=13.215um^2, icg=171.801um^2, dcg=0.000um^2, l=103.182um^2, total=903.990um^2
      cell capacitance : b=189.299fF, i=1.537fF, icg=18.382fF, dcg=0.000fF, l=37.583fF, total=246.800fF
      sink capacitance : total=2683.153fF, avg=0.764fF, sd=0.887fF, min=0.000fF, max=10.000fF
      wire capacitance : top=0.000fF, trunk=822.713fF, leaf=2360.518fF, total=3183.231fF
      wire lengths     : top=0.000um, trunk=8128.351um, leaf=23852.806um, total=31981.157um
      hp wire lengths  : top=0.000um, trunk=7547.560um, leaf=14706.078um, total=22253.638um
    Clock DAG net violations after 'Approximately balancing paths': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
      Trunk : target=0.177ns count=3 avg=0.081ns sd=0.030ns min=0.057ns max=0.114ns {2 <= 0.106ns, 1 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
      Trunk : target=0.180ns count=1 avg=0.080ns sd=0.000ns min=0.080ns max=0.080ns {1 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
      Trunk : target=0.184ns count=6 avg=0.137ns sd=0.013ns min=0.116ns max=0.146ns {0 <= 0.111ns, 6 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.175ns, 0 <= 0.184ns}
      Trunk : target=0.209ns count=1 avg=0.067ns sd=0.000ns min=0.067ns max=0.067ns {1 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
      Trunk : target=0.226ns count=90 avg=0.106ns sd=0.042ns min=0.000ns max=0.169ns {63 <= 0.136ns, 27 <= 0.181ns, 0 <= 0.204ns, 0 <= 0.215ns, 0 <= 0.226ns}
      Leaf  : target=0.078ns count=12 avg=0.061ns sd=0.010ns min=0.039ns max=0.069ns {2 <= 0.047ns, 2 <= 0.062ns, 8 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
      Leaf  : target=0.110ns count=4 avg=0.079ns sd=0.006ns min=0.072ns max=0.087ns {0 <= 0.066ns, 4 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
      Leaf  : target=0.145ns count=1 avg=0.056ns sd=0.000ns min=0.056ns max=0.056ns {1 <= 0.087ns, 0 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
      Leaf  : target=0.209ns count=1 avg=0.064ns sd=0.000ns min=0.064ns max=0.064ns {1 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
      Leaf  : target=0.226ns count=76 avg=0.127ns sd=0.033ns min=0.045ns max=0.217ns {40 <= 0.136ns, 35 <= 0.181ns, 0 <= 0.204ns, 0 <= 0.215ns, 1 <= 0.226ns}
    Clock DAG library cell distribution after 'Approximately balancing paths' {count}:
       Bufs: NBUFFX32_LVT: 38 NBUFFX16_LVT: 1 NBUFFX8_LVT: 7 NBUFFX4_LVT: 37 NBUFFX2_LVT: 41 
       Invs: IBUFFX16_LVT: 2 
       ICGs: CGLNPRX8_LVT: 6 CGLPPRX8_LVT: 4 CGLPPRX2_LVT: 13 CGLNPRX2_LVT: 3 
     Logics: AO21X2_LVT: 2 AO22X2_RVT: 16 AO21X1_LVT: 2 LSUPX1_RVT: 1 AO22X1_RVT: 16 
    Primary reporting skew groups after 'Approximately balancing paths':
      skew_group SDRAM_CLK/func_best_mode: insertion delay [min=1.033, max=1.133, avg=1.102, sd=0.023, skn=0.045, kur=-1.696], skew [0.099 vs 0.100], 100% {1.033, 1.133} (wid=0.061 ws=0.055) (gid=1.109 gs=0.082)
    Skew group summary after 'Approximately balancing paths':
      skew_group PCI_CLK/func_best_mode: insertion delay [min=0.650, max=0.737, avg=0.717, sd=0.016, skn=-1.487, kur=3.608], skew [0.087 vs 0.100], 100% {0.650, 0.737} (wid=0.067 ws=0.062) (gid=0.684 gs=0.039)
      skew_group SDRAM_CLK/func_best_mode: insertion delay [min=1.033, max=1.133, avg=1.102, sd=0.023, skn=0.045, kur=-1.696], skew [0.099 vs 0.100], 100% {1.033, 1.133} (wid=0.061 ws=0.055) (gid=1.109 gs=0.082)
      skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=0.998, max=1.098, avg=1.068, sd=0.027, skn=-1.256, kur=0.494], skew [0.100 vs 0.100], 100% {0.998, 1.098} (wid=0.048 ws=0.047) (gid=1.097 gs=0.123)
      skew_group SYS_2x_CLK/func_worst_mode: insertion delay [min=0.998, max=1.098, avg=1.019, sd=0.029, skn=2.230, kur=4.604], skew [0.100 vs 0.100], 100% {0.998, 1.098} (wid=0.006 ws=0.005) (gid=1.097 gs=0.105)
      skew_group ate_clk/test_best_mode: insertion delay [min=1.030, max=1.130, avg=1.065, sd=0.024, skn=0.301, kur=-1.158], skew [0.100 vs 0.100], 100% {1.030, 1.130} (wid=0.068 ws=0.065) (gid=1.094 gs=0.102)
      skew_group ate_clk/test_worst_mode: insertion delay [min=1.030, max=1.093, avg=1.062, sd=0.022, skn=0.123, kur=-1.776], skew [0.062 vs 0.100], 100% {1.030, 1.093} (wid=0.068 ws=0.065) (gid=1.070 gs=0.077)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing paths done. (took cpu=0:00:00.2 real=0:00:00.2)
  Stage::Balancing done. (took cpu=0:00:08.0 real=0:00:07.5)
  Stage::Polishing...
  Clock tree timing engine global stage delay update for worst_corner:setup.late...
  Clock tree timing engine global stage delay update for worst_corner:setup.late done. (took cpu=0:00:00.4 real=0:00:00.1)
  Clock DAG stats before polishing:
    cell counts      : b=124, i=2, icg=26, dcg=0, l=37, total=189
    sink counts      : regular=3514, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3514
    misc counts      : r=5, pp=1, mci=36
    cell areas       : b=615.791um^2, i=13.215um^2, icg=171.801um^2, dcg=0.000um^2, l=103.182um^2, total=903.990um^2
    cell capacitance : b=189.299fF, i=1.537fF, icg=18.382fF, dcg=0.000fF, l=37.583fF, total=246.800fF
    sink capacitance : total=2683.153fF, avg=0.764fF, sd=0.887fF, min=0.000fF, max=10.000fF
    wire capacitance : top=0.000fF, trunk=822.713fF, leaf=2360.518fF, total=3183.231fF
    wire lengths     : top=0.000um, trunk=8128.351um, leaf=23852.806um, total=31981.157um
    hp wire lengths  : top=0.000um, trunk=7547.560um, leaf=14706.078um, total=22253.638um
  Clock DAG net violations before polishing: none
  Clock DAG primary half-corner transition distribution before polishing:
    Trunk : target=0.177ns count=3 avg=0.081ns sd=0.030ns min=0.057ns max=0.114ns {2 <= 0.106ns, 1 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
    Trunk : target=0.180ns count=1 avg=0.080ns sd=0.000ns min=0.080ns max=0.080ns {1 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
    Trunk : target=0.184ns count=6 avg=0.137ns sd=0.013ns min=0.116ns max=0.146ns {0 <= 0.111ns, 6 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.175ns, 0 <= 0.184ns}
    Trunk : target=0.209ns count=1 avg=0.066ns sd=0.000ns min=0.066ns max=0.066ns {1 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
    Trunk : target=0.226ns count=90 avg=0.106ns sd=0.042ns min=0.000ns max=0.169ns {63 <= 0.136ns, 27 <= 0.181ns, 0 <= 0.204ns, 0 <= 0.215ns, 0 <= 0.226ns}
    Leaf  : target=0.078ns count=12 avg=0.061ns sd=0.010ns min=0.039ns max=0.069ns {2 <= 0.047ns, 2 <= 0.062ns, 8 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
    Leaf  : target=0.110ns count=4 avg=0.079ns sd=0.006ns min=0.072ns max=0.087ns {0 <= 0.066ns, 4 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
    Leaf  : target=0.145ns count=1 avg=0.056ns sd=0.000ns min=0.056ns max=0.056ns {1 <= 0.087ns, 0 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
    Leaf  : target=0.209ns count=1 avg=0.064ns sd=0.000ns min=0.064ns max=0.064ns {1 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
    Leaf  : target=0.226ns count=76 avg=0.127ns sd=0.033ns min=0.045ns max=0.217ns {40 <= 0.136ns, 35 <= 0.181ns, 0 <= 0.204ns, 0 <= 0.215ns, 1 <= 0.226ns}
  Clock DAG library cell distribution before polishing {count}:
     Bufs: NBUFFX32_LVT: 38 NBUFFX16_LVT: 1 NBUFFX8_LVT: 7 NBUFFX4_LVT: 37 NBUFFX2_LVT: 41 
     Invs: IBUFFX16_LVT: 2 
     ICGs: CGLNPRX8_LVT: 6 CGLPPRX8_LVT: 4 CGLPPRX2_LVT: 13 CGLNPRX2_LVT: 3 
   Logics: AO21X2_LVT: 2 AO22X2_RVT: 16 AO21X1_LVT: 2 LSUPX1_RVT: 1 AO22X1_RVT: 16 
  Primary reporting skew groups before polishing:
    skew_group SDRAM_CLK/func_best_mode: insertion delay [min=1.034, max=1.135], skew [0.101 vs 0.100*]
  Skew group summary before polishing:
    skew_group PCI_CLK/func_best_mode: insertion delay [min=0.650, max=0.740], skew [0.090 vs 0.100]
    skew_group SDRAM_CLK/func_best_mode: insertion delay [min=1.034, max=1.135], skew [0.101 vs 0.100*]
    skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=1.000, max=1.100], skew [0.100 vs 0.100*]
    skew_group SYS_2x_CLK/func_worst_mode: insertion delay [min=1.000, max=1.100], skew [0.100 vs 0.100*]
    skew_group ate_clk/test_best_mode: insertion delay [min=1.028, max=1.132], skew [0.104 vs 0.100*]
    skew_group ate_clk/test_worst_mode: insertion delay [min=1.028, max=1.096], skew [0.067 vs 0.100]
  Merging balancing drivers for power...
    Tried: 196 Succeeded: 0
    Clock DAG stats after 'Merging balancing drivers for power':
      cell counts      : b=124, i=2, icg=26, dcg=0, l=37, total=189
      sink counts      : regular=3514, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3514
      misc counts      : r=5, pp=1, mci=36
      cell areas       : b=615.791um^2, i=13.215um^2, icg=171.801um^2, dcg=0.000um^2, l=103.182um^2, total=903.990um^2
      cell capacitance : b=189.299fF, i=1.537fF, icg=18.382fF, dcg=0.000fF, l=37.583fF, total=246.800fF
      sink capacitance : total=2683.153fF, avg=0.764fF, sd=0.887fF, min=0.000fF, max=10.000fF
      wire capacitance : top=0.000fF, trunk=822.713fF, leaf=2360.518fF, total=3183.231fF
      wire lengths     : top=0.000um, trunk=8128.351um, leaf=23852.806um, total=31981.157um
      hp wire lengths  : top=0.000um, trunk=7547.560um, leaf=14706.078um, total=22253.638um
    Clock DAG net violations after 'Merging balancing drivers for power': none
    Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
      Trunk : target=0.177ns count=3 avg=0.081ns sd=0.030ns min=0.057ns max=0.114ns {2 <= 0.106ns, 1 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
      Trunk : target=0.180ns count=1 avg=0.080ns sd=0.000ns min=0.080ns max=0.080ns {1 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
      Trunk : target=0.184ns count=6 avg=0.137ns sd=0.013ns min=0.116ns max=0.146ns {0 <= 0.111ns, 6 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.175ns, 0 <= 0.184ns}
      Trunk : target=0.209ns count=1 avg=0.066ns sd=0.000ns min=0.066ns max=0.066ns {1 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
      Trunk : target=0.226ns count=90 avg=0.106ns sd=0.042ns min=0.000ns max=0.169ns {63 <= 0.136ns, 27 <= 0.181ns, 0 <= 0.204ns, 0 <= 0.215ns, 0 <= 0.226ns}
      Leaf  : target=0.078ns count=12 avg=0.061ns sd=0.010ns min=0.039ns max=0.069ns {2 <= 0.047ns, 2 <= 0.062ns, 8 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
      Leaf  : target=0.110ns count=4 avg=0.079ns sd=0.006ns min=0.072ns max=0.087ns {0 <= 0.066ns, 4 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
      Leaf  : target=0.145ns count=1 avg=0.056ns sd=0.000ns min=0.056ns max=0.056ns {1 <= 0.087ns, 0 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
      Leaf  : target=0.209ns count=1 avg=0.064ns sd=0.000ns min=0.064ns max=0.064ns {1 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
      Leaf  : target=0.226ns count=76 avg=0.127ns sd=0.033ns min=0.045ns max=0.217ns {40 <= 0.136ns, 35 <= 0.181ns, 0 <= 0.204ns, 0 <= 0.215ns, 1 <= 0.226ns}
    Clock DAG library cell distribution after 'Merging balancing drivers for power' {count}:
       Bufs: NBUFFX32_LVT: 38 NBUFFX16_LVT: 1 NBUFFX8_LVT: 7 NBUFFX4_LVT: 37 NBUFFX2_LVT: 41 
       Invs: IBUFFX16_LVT: 2 
       ICGs: CGLNPRX8_LVT: 6 CGLPPRX8_LVT: 4 CGLPPRX2_LVT: 13 CGLNPRX2_LVT: 3 
     Logics: AO21X2_LVT: 2 AO22X2_RVT: 16 AO21X1_LVT: 2 LSUPX1_RVT: 1 AO22X1_RVT: 16 
    Primary reporting skew groups after 'Merging balancing drivers for power':
      skew_group SDRAM_CLK/func_best_mode: insertion delay [min=1.034, max=1.135], skew [0.101 vs 0.100*]
    Skew group summary after 'Merging balancing drivers for power':
      skew_group PCI_CLK/func_best_mode: insertion delay [min=0.650, max=0.740], skew [0.090 vs 0.100]
      skew_group SDRAM_CLK/func_best_mode: insertion delay [min=1.034, max=1.135], skew [0.101 vs 0.100*]
      skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=1.000, max=1.100], skew [0.100 vs 0.100*]
      skew_group SYS_2x_CLK/func_worst_mode: insertion delay [min=1.000, max=1.100], skew [0.100 vs 0.100*]
      skew_group ate_clk/test_best_mode: insertion delay [min=1.028, max=1.132], skew [0.104 vs 0.100*]
      skew_group ate_clk/test_worst_mode: insertion delay [min=1.028, max=1.096], skew [0.067 vs 0.100]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Merging balancing drivers for power done. (took cpu=0:00:00.1 real=0:00:00.1)
  Improving clock skew...
    Iteration 1...
    Iteration 1 done.
    Clock DAG stats after 'Improving clock skew':
      cell counts      : b=124, i=2, icg=26, dcg=0, l=37, total=189
      sink counts      : regular=3514, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3514
      misc counts      : r=5, pp=1, mci=36
      cell areas       : b=616.299um^2, i=13.215um^2, icg=171.801um^2, dcg=0.000um^2, l=103.182um^2, total=904.498um^2
      cell capacitance : b=189.468fF, i=1.537fF, icg=18.382fF, dcg=0.000fF, l=37.583fF, total=246.970fF
      sink capacitance : total=2683.153fF, avg=0.764fF, sd=0.887fF, min=0.000fF, max=10.000fF
      wire capacitance : top=0.000fF, trunk=823.835fF, leaf=2360.518fF, total=3184.353fF
      wire lengths     : top=0.000um, trunk=8143.703um, leaf=23852.806um, total=31996.509um
      hp wire lengths  : top=0.000um, trunk=7566.256um, leaf=14706.078um, total=22272.334um
    Clock DAG net violations after 'Improving clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving clock skew':
      Trunk : target=0.177ns count=3 avg=0.080ns sd=0.029ns min=0.057ns max=0.113ns {2 <= 0.106ns, 1 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
      Trunk : target=0.180ns count=1 avg=0.080ns sd=0.000ns min=0.080ns max=0.080ns {1 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
      Trunk : target=0.184ns count=6 avg=0.137ns sd=0.013ns min=0.116ns max=0.146ns {0 <= 0.111ns, 6 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.175ns, 0 <= 0.184ns}
      Trunk : target=0.209ns count=1 avg=0.066ns sd=0.000ns min=0.066ns max=0.066ns {1 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
      Trunk : target=0.226ns count=90 avg=0.106ns sd=0.042ns min=0.000ns max=0.169ns {62 <= 0.136ns, 28 <= 0.181ns, 0 <= 0.204ns, 0 <= 0.215ns, 0 <= 0.226ns}
      Leaf  : target=0.078ns count=12 avg=0.061ns sd=0.010ns min=0.039ns max=0.069ns {2 <= 0.047ns, 2 <= 0.062ns, 8 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
      Leaf  : target=0.110ns count=4 avg=0.079ns sd=0.006ns min=0.072ns max=0.087ns {0 <= 0.066ns, 4 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
      Leaf  : target=0.145ns count=1 avg=0.056ns sd=0.000ns min=0.056ns max=0.056ns {1 <= 0.087ns, 0 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
      Leaf  : target=0.209ns count=1 avg=0.064ns sd=0.000ns min=0.064ns max=0.064ns {1 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
      Leaf  : target=0.226ns count=76 avg=0.127ns sd=0.033ns min=0.045ns max=0.217ns {40 <= 0.136ns, 35 <= 0.181ns, 0 <= 0.204ns, 0 <= 0.215ns, 1 <= 0.226ns}
    Clock DAG library cell distribution after 'Improving clock skew' {count}:
       Bufs: NBUFFX32_LVT: 38 NBUFFX16_LVT: 1 NBUFFX8_LVT: 7 NBUFFX4_LVT: 38 NBUFFX2_LVT: 40 
       Invs: IBUFFX16_LVT: 2 
       ICGs: CGLNPRX8_LVT: 6 CGLPPRX8_LVT: 4 CGLPPRX2_LVT: 13 CGLNPRX2_LVT: 3 
     Logics: AO21X2_LVT: 2 AO22X2_RVT: 16 AO21X1_LVT: 2 LSUPX1_RVT: 1 AO22X1_RVT: 16 
    Primary reporting skew groups after 'Improving clock skew':
      skew_group SDRAM_CLK/func_best_mode: insertion delay [min=1.040, max=1.134, avg=1.102, sd=0.024, skn=0.067, kur=-1.792], skew [0.094 vs 0.100], 100% {1.040, 1.134} (wid=0.061 ws=0.055) (gid=1.111 gs=0.079)
    Skew group summary after 'Improving clock skew':
      skew_group PCI_CLK/func_best_mode: insertion delay [min=0.650, max=0.740, avg=0.719, sd=0.017, skn=-1.571, kur=4.081], skew [0.090 vs 0.100], 100% {0.650, 0.740} (wid=0.067 ws=0.062) (gid=0.687 gs=0.042)
      skew_group SDRAM_CLK/func_best_mode: insertion delay [min=1.040, max=1.134, avg=1.102, sd=0.024, skn=0.067, kur=-1.792], skew [0.094 vs 0.100], 100% {1.040, 1.134} (wid=0.061 ws=0.055) (gid=1.111 gs=0.079)
      skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=1.000, max=1.099, avg=1.068, sd=0.028, skn=-1.233, kur=0.466], skew [0.099 vs 0.100], 100% {1.000, 1.099} (wid=0.048 ws=0.047) (gid=1.098 gs=0.125)
      skew_group SYS_2x_CLK/func_worst_mode: insertion delay [min=1.000, max=1.099, avg=1.020, sd=0.029, skn=2.158, kur=4.349], skew [0.099 vs 0.100], 100% {1.000, 1.099} (wid=0.006 ws=0.005) (gid=1.098 gs=0.100)
      skew_group ate_clk/test_best_mode: insertion delay [min=1.035, max=1.132, avg=1.066, sd=0.025, skn=0.203, kur=-1.319], skew [0.097 vs 0.100], 100% {1.035, 1.132} (wid=0.068 ws=0.065) (gid=1.096 gs=0.103)
      skew_group ate_clk/test_worst_mode: insertion delay [min=1.035, max=1.096, avg=1.064, sd=0.023, skn=0.068, kur=-1.809], skew [0.061 vs 0.100], 100% {1.035, 1.096} (wid=0.068 ws=0.065) (gid=1.076 gs=0.082)
    Legalizer API calls during this step: 97 succeeded with high effort: 97 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock skew done. (took cpu=0:00:00.5 real=0:00:00.5)
  Moving gates to reduce wire capacitance...
    Modified slew target multipliers. Leaf=(1 to 0.9) Trunk=(1 to 0.95) Top=(1 to 0.95)
    Iteration 1...
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.1 real=0:00:00.1)
      Moving gates to reduce wire capacitance - iteration 1: WireCapReduction...
        Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.1 real=0:00:00.1)
        Legalizer API calls during this step: 676 succeeded with high effort: 676 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 1: WireCapReduction done. (took cpu=0:00:04.7 real=0:00:01.8)
      Moving gates to reduce wire capacitance - iteration 1: MoveGates...
        Moving gates: 
        ...20% ...40% ...60% ...80% ...Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.2 real=0:00:00.1)
        100% 
        Legalizer API calls during this step: 2547 succeeded with high effort: 2547 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 1: MoveGates done. (took cpu=0:00:12.9 real=0:00:02.9)
    Iteration 1 done.
    Iteration 2...
      Artificially removing short and long paths...
        For skew group SDRAM_CLK/func_best_mode, artificially shortened or lengthened 8 paths.
        	The smallest offset applied was -0.029ns.
        	The largest offset applied was -0.029ns.
        
        For skew group SYS_2x_CLK/func_best_mode, artificially shortened or lengthened 12 paths.
        	The smallest offset applied was -0.005ns.
        	The largest offset applied was 0.016ns.
        
        For skew group SYS_2x_CLK/func_worst_mode, artificially shortened or lengthened 2 paths.
        	The smallest offset applied was 0.021ns.
        	The largest offset applied was 0.021ns.
        
        For skew group ate_clk/test_best_mode, artificially shortened or lengthened 13 paths.
        	The smallest offset applied was -0.004ns.
        	The largest offset applied was -0.000ns.
        
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.3 real=0:00:00.2)
      Moving gates to reduce wire capacitance - iteration 2: WireCapReduction...
        Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.1 real=0:00:00.1)
        Legalizer API calls during this step: 654 succeeded with high effort: 654 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 2: WireCapReduction done. (took cpu=0:00:03.5 real=0:00:01.3)
      Moving gates to reduce wire capacitance - iteration 2: MoveGates...
        Moving gates: 
        ...20% ...40% ...60% ...80% ...Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.2 real=0:00:00.1)
        100% 
        Legalizer API calls during this step: 2543 succeeded with high effort: 2543 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 2: MoveGates done. (took cpu=0:00:13.0 real=0:00:03.0)
      Reverting Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Reverting Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
    Iteration 2 done.
    Reverted slew target multipliers. Leaf=(0.9 to 1) Trunk=(0.95 to 1) Top=(0.95 to 1)
    Clock DAG stats after 'Moving gates to reduce wire capacitance':
      cell counts      : b=124, i=2, icg=26, dcg=0, l=37, total=189
      sink counts      : regular=3514, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3514
      misc counts      : r=5, pp=1, mci=36
      cell areas       : b=616.299um^2, i=13.215um^2, icg=171.801um^2, dcg=0.000um^2, l=103.182um^2, total=904.498um^2
      cell capacitance : b=189.468fF, i=1.537fF, icg=18.382fF, dcg=0.000fF, l=37.583fF, total=246.970fF
      sink capacitance : total=2683.153fF, avg=0.764fF, sd=0.887fF, min=0.000fF, max=10.000fF
      wire capacitance : top=0.000fF, trunk=721.391fF, leaf=2305.490fF, total=3026.881fF
      wire lengths     : top=0.000um, trunk=7131.381um, leaf=23271.861um, total=30403.242um
      hp wire lengths  : top=0.000um, trunk=6613.672um, leaf=14300.390um, total=20914.062um
    Clock DAG net violations after 'Moving gates to reduce wire capacitance': none
    Clock DAG primary half-corner transition distribution after 'Moving gates to reduce wire capacitance':
      Trunk : target=0.177ns count=3 avg=0.081ns sd=0.026ns min=0.058ns max=0.109ns {2 <= 0.106ns, 1 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
      Trunk : target=0.180ns count=1 avg=0.076ns sd=0.000ns min=0.076ns max=0.076ns {1 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
      Trunk : target=0.184ns count=6 avg=0.136ns sd=0.013ns min=0.114ns max=0.145ns {0 <= 0.111ns, 6 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.175ns, 0 <= 0.184ns}
      Trunk : target=0.209ns count=1 avg=0.070ns sd=0.000ns min=0.070ns max=0.070ns {1 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
      Trunk : target=0.226ns count=90 avg=0.095ns sd=0.035ns min=0.000ns max=0.164ns {85 <= 0.136ns, 5 <= 0.181ns, 0 <= 0.204ns, 0 <= 0.215ns, 0 <= 0.226ns}
      Leaf  : target=0.078ns count=12 avg=0.060ns sd=0.010ns min=0.037ns max=0.068ns {2 <= 0.047ns, 2 <= 0.062ns, 8 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
      Leaf  : target=0.110ns count=4 avg=0.079ns sd=0.007ns min=0.071ns max=0.088ns {0 <= 0.066ns, 4 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
      Leaf  : target=0.145ns count=1 avg=0.055ns sd=0.000ns min=0.055ns max=0.055ns {1 <= 0.087ns, 0 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
      Leaf  : target=0.209ns count=1 avg=0.064ns sd=0.000ns min=0.064ns max=0.064ns {1 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
      Leaf  : target=0.226ns count=76 avg=0.124ns sd=0.032ns min=0.051ns max=0.216ns {40 <= 0.136ns, 35 <= 0.181ns, 0 <= 0.204ns, 0 <= 0.215ns, 1 <= 0.226ns}
    Clock DAG library cell distribution after 'Moving gates to reduce wire capacitance' {count}:
       Bufs: NBUFFX32_LVT: 38 NBUFFX16_LVT: 1 NBUFFX8_LVT: 7 NBUFFX4_LVT: 38 NBUFFX2_LVT: 40 
       Invs: IBUFFX16_LVT: 2 
       ICGs: CGLNPRX8_LVT: 6 CGLPPRX8_LVT: 4 CGLPPRX2_LVT: 13 CGLNPRX2_LVT: 3 
     Logics: AO21X2_LVT: 2 AO22X2_RVT: 16 AO21X1_LVT: 2 LSUPX1_RVT: 1 AO22X1_RVT: 16 
    Primary reporting skew groups after 'Moving gates to reduce wire capacitance':
      skew_group SDRAM_CLK/func_best_mode: insertion delay [min=1.011, max=1.143, avg=1.099, sd=0.030, skn=0.069, kur=-1.742], skew [0.132 vs 0.100*], 99.7% {1.064, 1.143} (wid=0.057 ws=0.051) (gid=1.118 gs=0.112)
    Skew group summary after 'Moving gates to reduce wire capacitance':
      skew_group PCI_CLK/func_best_mode: insertion delay [min=0.636, max=0.737, avg=0.717, sd=0.017, skn=-2.043, kur=6.907], skew [0.100 vs 0.100*], 98% {0.691, 0.737} (wid=0.064 ws=0.059) (gid=0.686 gs=0.055)
      skew_group SDRAM_CLK/func_best_mode: insertion delay [min=1.011, max=1.143, avg=1.099, sd=0.030, skn=0.069, kur=-1.742], skew [0.132 vs 0.100*], 99.7% {1.064, 1.143} (wid=0.057 ws=0.051) (gid=1.118 gs=0.112)
      skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=0.996, max=1.108, avg=1.066, sd=0.030, skn=-1.191, kur=0.378], skew [0.112 vs 0.100*], 94.4% {1.004, 1.104} (wid=0.046 ws=0.045) (gid=1.107 gs=0.134)
      skew_group SYS_2x_CLK/func_worst_mode: insertion delay [min=0.996, max=1.108, avg=1.012, sd=0.033, skn=2.739, kur=6.481], skew [0.112 vs 0.100*], 90% {0.996, 1.095} (wid=0.006 ws=0.005) (gid=1.107 gs=0.117)
      skew_group ate_clk/test_best_mode: insertion delay [min=1.023, max=1.132, avg=1.061, sd=0.030, skn=0.125, kur=-1.576], skew [0.108 vs 0.100*], 99.1% {1.023, 1.123} (wid=0.066 ws=0.063) (gid=1.096 gs=0.115)
      skew_group ate_clk/test_worst_mode: insertion delay [min=1.023, max=1.102, avg=1.059, sd=0.028, skn=0.096, kur=-1.811], skew [0.079 vs 0.100], 100% {1.023, 1.102} (wid=0.066 ws=0.063) (gid=1.077 gs=0.096)
    Legalizer API calls during this step: 6420 succeeded with high effort: 6420 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Moving gates to reduce wire capacitance done. (took cpu=0:00:35.0 real=0:00:09.7)
  Reducing clock tree power 3...
    Artificially removing short and long paths...
      For skew group PCI_CLK/func_best_mode, artificially shortened or lengthened 8 paths.
      	The smallest offset applied was -0.054ns.
      	The largest offset applied was -0.054ns.
      
      For skew group SDRAM_CLK/func_best_mode, artificially shortened or lengthened 8 paths.
      	The smallest offset applied was -0.053ns.
      	The largest offset applied was -0.053ns.
      
      For skew group SYS_2x_CLK/func_best_mode, artificially shortened or lengthened 12 paths.
      	The smallest offset applied was -0.008ns.
      	The largest offset applied was 0.004ns.
      
      For skew group SYS_2x_CLK/func_worst_mode, artificially shortened or lengthened 2 paths.
      	The smallest offset applied was 0.012ns.
      	The largest offset applied was 0.012ns.
      
      For skew group ate_clk/test_best_mode, artificially shortened or lengthened 32 paths.
      	The smallest offset applied was 0.003ns.
      	The largest offset applied was 0.008ns.
      
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Artificially removing short and long paths done. (took cpu=0:00:00.1 real=0:00:00.1)
    Initial gate capacitance is (rise=2930.794fF fall=2663.226fF).
    Resizing gates: 
    ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.1 real=0:00:00.1)
    100% 
    Stopping in iteration 1: unable to make further power recovery in this step.
    Iteration 1: gate capacitance is (rise=2926.990fF fall=2659.975fF).
    Reverting Artificially removing short and long paths...
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Reverting Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
    Clock DAG stats after 'Reducing clock tree power 3':
      cell counts      : b=124, i=2, icg=26, dcg=0, l=37, total=189
      sink counts      : regular=3514, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3514
      misc counts      : r=5, pp=1, mci=36
      cell areas       : b=605.371um^2, i=13.215um^2, icg=171.801um^2, dcg=0.000um^2, l=103.182um^2, total=893.570um^2
      cell capacitance : b=185.664fF, i=1.537fF, icg=18.382fF, dcg=0.000fF, l=37.583fF, total=243.166fF
      sink capacitance : total=2683.153fF, avg=0.764fF, sd=0.887fF, min=0.000fF, max=10.000fF
      wire capacitance : top=0.000fF, trunk=721.466fF, leaf=2305.490fF, total=3026.956fF
      wire lengths     : top=0.000um, trunk=7132.141um, leaf=23271.861um, total=30404.002um
      hp wire lengths  : top=0.000um, trunk=6613.672um, leaf=14300.390um, total=20914.062um
    Clock DAG net violations after 'Reducing clock tree power 3': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
      Trunk : target=0.177ns count=3 avg=0.081ns sd=0.026ns min=0.058ns max=0.109ns {2 <= 0.106ns, 1 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
      Trunk : target=0.180ns count=1 avg=0.076ns sd=0.000ns min=0.076ns max=0.076ns {1 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
      Trunk : target=0.184ns count=6 avg=0.135ns sd=0.013ns min=0.114ns max=0.145ns {0 <= 0.111ns, 6 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.175ns, 0 <= 0.184ns}
      Trunk : target=0.209ns count=1 avg=0.070ns sd=0.000ns min=0.070ns max=0.070ns {1 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
      Trunk : target=0.226ns count=90 avg=0.095ns sd=0.034ns min=0.000ns max=0.164ns {85 <= 0.136ns, 5 <= 0.181ns, 0 <= 0.204ns, 0 <= 0.215ns, 0 <= 0.226ns}
      Leaf  : target=0.078ns count=12 avg=0.060ns sd=0.010ns min=0.037ns max=0.068ns {2 <= 0.047ns, 2 <= 0.062ns, 8 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
      Leaf  : target=0.110ns count=4 avg=0.079ns sd=0.007ns min=0.071ns max=0.088ns {0 <= 0.066ns, 4 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
      Leaf  : target=0.145ns count=1 avg=0.055ns sd=0.000ns min=0.055ns max=0.055ns {1 <= 0.087ns, 0 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
      Leaf  : target=0.209ns count=1 avg=0.064ns sd=0.000ns min=0.064ns max=0.064ns {1 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
      Leaf  : target=0.226ns count=76 avg=0.124ns sd=0.032ns min=0.051ns max=0.216ns {40 <= 0.136ns, 35 <= 0.181ns, 0 <= 0.204ns, 0 <= 0.215ns, 1 <= 0.226ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 3' {count}:
       Bufs: NBUFFX32_LVT: 37 NBUFFX16_LVT: 1 NBUFFX8_LVT: 6 NBUFFX4_LVT: 37 NBUFFX2_LVT: 43 
       Invs: IBUFFX16_LVT: 2 
       ICGs: CGLNPRX8_LVT: 6 CGLPPRX8_LVT: 4 CGLPPRX2_LVT: 13 CGLNPRX2_LVT: 3 
     Logics: AO21X2_LVT: 2 AO22X2_RVT: 16 AO21X1_LVT: 2 LSUPX1_RVT: 1 AO22X1_RVT: 16 
    Primary reporting skew groups after 'Reducing clock tree power 3':
      skew_group SDRAM_CLK/func_best_mode: insertion delay [min=1.011, max=1.141, avg=1.099, sd=0.028, skn=0.023, kur=-1.677], skew [0.129 vs 0.100*], 99.7% {1.064, 1.141} (wid=0.057 ws=0.051) (gid=1.115 gs=0.110)
    Skew group summary after 'Reducing clock tree power 3':
      skew_group PCI_CLK/func_best_mode: insertion delay [min=0.614, max=0.737, avg=0.717, sd=0.020, skn=-2.858, kur=12.376], skew [0.123 vs 0.100*], 98% {0.691, 0.737} (wid=0.064 ws=0.060) (gid=0.686 gs=0.077)
      skew_group SDRAM_CLK/func_best_mode: insertion delay [min=1.011, max=1.141, avg=1.099, sd=0.028, skn=0.023, kur=-1.677], skew [0.129 vs 0.100*], 99.7% {1.064, 1.141} (wid=0.057 ws=0.051) (gid=1.115 gs=0.110)
      skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=0.996, max=1.108, avg=1.066, sd=0.030, skn=-1.191, kur=0.378], skew [0.112 vs 0.100*], 94.4% {1.004, 1.104} (wid=0.046 ws=0.045) (gid=1.107 gs=0.134)
      skew_group SYS_2x_CLK/func_worst_mode: insertion delay [min=0.996, max=1.108, avg=1.012, sd=0.033, skn=2.739, kur=6.481], skew [0.112 vs 0.100*], 90% {0.996, 1.095} (wid=0.006 ws=0.005) (gid=1.107 gs=0.117)
      skew_group ate_clk/test_best_mode: insertion delay [min=1.023, max=1.131, avg=1.061, sd=0.028, skn=0.118, kur=-1.475], skew [0.108 vs 0.100*], 99.1% {1.023, 1.123} (wid=0.066 ws=0.063) (gid=1.096 gs=0.103)
      skew_group ate_clk/test_worst_mode: insertion delay [min=1.023, max=1.100, avg=1.059, sd=0.027, skn=0.051, kur=-1.784], skew [0.077 vs 0.100], 100% {1.023, 1.100} (wid=0.066 ws=0.063) (gid=1.075 gs=0.082)
    Legalizer API calls during this step: 394 succeeded with high effort: 394 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 3 done. (took cpu=0:00:01.3 real=0:00:00.8)
  Improving insertion delay...
    Clock DAG stats after 'Improving insertion delay':
      cell counts      : b=124, i=2, icg=26, dcg=0, l=37, total=189
      sink counts      : regular=3514, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3514
      misc counts      : r=5, pp=1, mci=36
      cell areas       : b=605.371um^2, i=13.215um^2, icg=171.801um^2, dcg=0.000um^2, l=103.182um^2, total=893.570um^2
      cell capacitance : b=185.664fF, i=1.537fF, icg=18.382fF, dcg=0.000fF, l=37.583fF, total=243.166fF
      sink capacitance : total=2683.153fF, avg=0.764fF, sd=0.887fF, min=0.000fF, max=10.000fF
      wire capacitance : top=0.000fF, trunk=721.466fF, leaf=2305.490fF, total=3026.956fF
      wire lengths     : top=0.000um, trunk=7132.141um, leaf=23271.861um, total=30404.002um
      hp wire lengths  : top=0.000um, trunk=6613.672um, leaf=14300.390um, total=20914.062um
    Clock DAG net violations after 'Improving insertion delay': none
    Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
      Trunk : target=0.177ns count=3 avg=0.081ns sd=0.026ns min=0.058ns max=0.109ns {2 <= 0.106ns, 1 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
      Trunk : target=0.180ns count=1 avg=0.076ns sd=0.000ns min=0.076ns max=0.076ns {1 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
      Trunk : target=0.184ns count=6 avg=0.135ns sd=0.013ns min=0.114ns max=0.145ns {0 <= 0.111ns, 6 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.175ns, 0 <= 0.184ns}
      Trunk : target=0.209ns count=1 avg=0.070ns sd=0.000ns min=0.070ns max=0.070ns {1 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
      Trunk : target=0.226ns count=90 avg=0.095ns sd=0.034ns min=0.000ns max=0.164ns {85 <= 0.136ns, 5 <= 0.181ns, 0 <= 0.204ns, 0 <= 0.215ns, 0 <= 0.226ns}
      Leaf  : target=0.078ns count=12 avg=0.060ns sd=0.010ns min=0.037ns max=0.068ns {2 <= 0.047ns, 2 <= 0.062ns, 8 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
      Leaf  : target=0.110ns count=4 avg=0.079ns sd=0.007ns min=0.071ns max=0.088ns {0 <= 0.066ns, 4 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
      Leaf  : target=0.145ns count=1 avg=0.055ns sd=0.000ns min=0.055ns max=0.055ns {1 <= 0.087ns, 0 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
      Leaf  : target=0.209ns count=1 avg=0.064ns sd=0.000ns min=0.064ns max=0.064ns {1 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
      Leaf  : target=0.226ns count=76 avg=0.124ns sd=0.032ns min=0.051ns max=0.216ns {40 <= 0.136ns, 35 <= 0.181ns, 0 <= 0.204ns, 0 <= 0.215ns, 1 <= 0.226ns}
    Clock DAG library cell distribution after 'Improving insertion delay' {count}:
       Bufs: NBUFFX32_LVT: 37 NBUFFX16_LVT: 1 NBUFFX8_LVT: 6 NBUFFX4_LVT: 37 NBUFFX2_LVT: 43 
       Invs: IBUFFX16_LVT: 2 
       ICGs: CGLNPRX8_LVT: 6 CGLPPRX8_LVT: 4 CGLPPRX2_LVT: 13 CGLNPRX2_LVT: 3 
     Logics: AO21X2_LVT: 2 AO22X2_RVT: 16 AO21X1_LVT: 2 LSUPX1_RVT: 1 AO22X1_RVT: 16 
    Primary reporting skew groups after 'Improving insertion delay':
      skew_group SDRAM_CLK/func_best_mode: insertion delay [min=1.011, max=1.141, avg=1.099, sd=0.028, skn=0.023, kur=-1.677], skew [0.129 vs 0.100*], 99.7% {1.064, 1.141} (wid=0.057 ws=0.051) (gid=1.115 gs=0.110)
    Skew group summary after 'Improving insertion delay':
      skew_group PCI_CLK/func_best_mode: insertion delay [min=0.614, max=0.737, avg=0.717, sd=0.020, skn=-2.858, kur=12.376], skew [0.123 vs 0.100*], 98% {0.691, 0.737} (wid=0.064 ws=0.060) (gid=0.686 gs=0.077)
      skew_group SDRAM_CLK/func_best_mode: insertion delay [min=1.011, max=1.141, avg=1.099, sd=0.028, skn=0.023, kur=-1.677], skew [0.129 vs 0.100*], 99.7% {1.064, 1.141} (wid=0.057 ws=0.051) (gid=1.115 gs=0.110)
      skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=0.996, max=1.108, avg=1.066, sd=0.030, skn=-1.191, kur=0.378], skew [0.112 vs 0.100*], 94.4% {1.004, 1.104} (wid=0.046 ws=0.045) (gid=1.107 gs=0.134)
      skew_group SYS_2x_CLK/func_worst_mode: insertion delay [min=0.996, max=1.108, avg=1.012, sd=0.033, skn=2.739, kur=6.481], skew [0.112 vs 0.100*], 90% {0.996, 1.095} (wid=0.006 ws=0.005) (gid=1.107 gs=0.117)
      skew_group ate_clk/test_best_mode: insertion delay [min=1.023, max=1.131, avg=1.061, sd=0.028, skn=0.118, kur=-1.475], skew [0.108 vs 0.100*], 99.1% {1.023, 1.123} (wid=0.066 ws=0.063) (gid=1.096 gs=0.103)
      skew_group ate_clk/test_worst_mode: insertion delay [min=1.023, max=1.100, avg=1.059, sd=0.027, skn=0.051, kur=-1.784], skew [0.077 vs 0.100], 100% {1.023, 1.100} (wid=0.066 ws=0.063) (gid=1.075 gs=0.082)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving insertion delay done. (took cpu=0:00:00.2 real=0:00:00.2)
  Wire Opt OverFix...
    Wire Reduction extra effort...
      Modified slew target multipliers. Leaf=(1 to 0.95) Trunk=(1 to 1) Top=(1 to 1)
      Artificially removing short and long paths...
        For skew group PCI_CLK/func_best_mode, artificially shortened or lengthened 8 paths.
        	The smallest offset applied was -0.076ns.
        	The largest offset applied was -0.076ns.
        
        For skew group SDRAM_CLK/func_best_mode, artificially shortened or lengthened 8 paths.
        	The smallest offset applied was -0.053ns.
        	The largest offset applied was -0.053ns.
        
        For skew group SYS_2x_CLK/func_best_mode, artificially shortened or lengthened 12 paths.
        	The smallest offset applied was -0.008ns.
        	The largest offset applied was 0.004ns.
        
        For skew group SYS_2x_CLK/func_worst_mode, artificially shortened or lengthened 2 paths.
        	The smallest offset applied was 0.012ns.
        	The largest offset applied was 0.012ns.
        
        For skew group ate_clk/test_best_mode, artificially shortened or lengthened 32 paths.
        	The smallest offset applied was 0.003ns.
        	The largest offset applied was 0.008ns.
        
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.1 real=0:00:00.1)
      Global shorten wires A0...
        Legalizer API calls during this step: 78 succeeded with high effort: 78 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A0 done. (took cpu=0:00:00.3 real=0:00:00.2)
      Move For Wirelength - core...
        Move for wirelength. considered=232, filtered=0, permitted=152, cannotCompute=6, computed=146, moveTooSmall=95, resolved=0, predictFail=22, currentlyIllegal=0, legalizationFail=49, legalizedMoveTooSmall=5, ignoredLeafDriver=0, worse=437, accepted=33
        Max accepted move=89.680um, total accepted move=482.600um, average move=14.624um
        Move for wirelength. considered=232, filtered=0, permitted=152, cannotCompute=5, computed=147, moveTooSmall=97, resolved=0, predictFail=25, currentlyIllegal=0, legalizationFail=55, legalizedMoveTooSmall=8, ignoredLeafDriver=0, worse=462, accepted=16
        Max accepted move=27.664um, total accepted move=163.096um, average move=10.193um
        Move for wirelength. considered=232, filtered=0, permitted=152, cannotCompute=5, computed=147, moveTooSmall=95, resolved=0, predictFail=27, currentlyIllegal=0, legalizationFail=63, legalizedMoveTooSmall=10, ignoredLeafDriver=0, worse=477, accepted=6
        Max accepted move=16.568um, total accepted move=57.000um, average move=9.500um
        Legalizer API calls during this step: 2184 succeeded with high effort: 2184 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:11.8 real=0:00:05.8)
      Global shorten wires A1...
        Legalizer API calls during this step: 74 succeeded with high effort: 74 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A1 done. (took cpu=0:00:00.1 real=0:00:00.1)
      Move For Wirelength - core...
        Move for wirelength. considered=232, filtered=0, permitted=152, cannotCompute=110, computed=42, moveTooSmall=341, resolved=0, predictFail=1, currentlyIllegal=0, legalizationFail=14, legalizedMoveTooSmall=1, ignoredLeafDriver=0, worse=67, accepted=1
        Max accepted move=6.992um, total accepted move=6.992um, average move=6.992um
        Move for wirelength. considered=232, filtered=0, permitted=152, cannotCompute=110, computed=42, moveTooSmall=345, resolved=0, predictFail=1, currentlyIllegal=0, legalizationFail=15, legalizedMoveTooSmall=1, ignoredLeafDriver=0, worse=67, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 528 succeeded with high effort: 528 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:01.3 real=0:00:00.5)
      Global shorten wires B...
        Legalizer API calls during this step: 335 succeeded with high effort: 335 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires B done. (took cpu=0:00:02.4 real=0:00:01.5)
      Move For Wirelength - branch...
        Move for wirelength. considered=232, filtered=0, permitted=152, cannotCompute=0, computed=152, moveTooSmall=0, resolved=0, predictFail=3, currentlyIllegal=0, legalizationFail=174, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=83, accepted=2
        Max accepted move=8.968um, total accepted move=14.440um, average move=7.220um
        Move for wirelength. considered=232, filtered=0, permitted=152, cannotCompute=17, computed=135, moveTooSmall=0, resolved=0, predictFail=152, currentlyIllegal=0, legalizationFail=178, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=0, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 803 succeeded with high effort: 803 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - branch done. (took cpu=0:00:02.3 real=0:00:01.1)
      Reverting Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Reverting Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Reverted slew target multipliers. Leaf=(0.95 to 1) Trunk=(1 to 1) Top=(1 to 1)
      Clock DAG stats after 'Wire Reduction extra effort':
        cell counts      : b=124, i=2, icg=26, dcg=0, l=37, total=189
        sink counts      : regular=3514, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3514
        misc counts      : r=5, pp=1, mci=36
        cell areas       : b=605.371um^2, i=13.215um^2, icg=171.801um^2, dcg=0.000um^2, l=103.182um^2, total=893.570um^2
        cell capacitance : b=185.664fF, i=1.537fF, icg=18.382fF, dcg=0.000fF, l=37.583fF, total=243.166fF
        sink capacitance : total=2683.153fF, avg=0.764fF, sd=0.887fF, min=0.000fF, max=10.000fF
        wire capacitance : top=0.000fF, trunk=710.889fF, leaf=2281.681fF, total=2992.570fF
        wire lengths     : top=0.000um, trunk=7023.158um, leaf=23006.779um, total=30029.937um
        hp wire lengths  : top=0.000um, trunk=6486.752um, leaf=14096.862um, total=20583.614um
      Clock DAG net violations after 'Wire Reduction extra effort': none
      Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
        Trunk : target=0.177ns count=3 avg=0.081ns sd=0.026ns min=0.058ns max=0.109ns {2 <= 0.106ns, 1 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
        Trunk : target=0.180ns count=1 avg=0.076ns sd=0.000ns min=0.076ns max=0.076ns {1 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
        Trunk : target=0.184ns count=6 avg=0.135ns sd=0.014ns min=0.114ns max=0.145ns {0 <= 0.111ns, 6 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.175ns, 0 <= 0.184ns}
        Trunk : target=0.209ns count=1 avg=0.070ns sd=0.000ns min=0.070ns max=0.070ns {1 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
        Trunk : target=0.226ns count=90 avg=0.096ns sd=0.036ns min=0.000ns max=0.214ns {85 <= 0.136ns, 4 <= 0.181ns, 0 <= 0.204ns, 1 <= 0.215ns, 0 <= 0.226ns}
        Leaf  : target=0.078ns count=12 avg=0.059ns sd=0.010ns min=0.037ns max=0.068ns {2 <= 0.047ns, 3 <= 0.062ns, 7 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
        Leaf  : target=0.110ns count=4 avg=0.079ns sd=0.006ns min=0.071ns max=0.086ns {0 <= 0.066ns, 4 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
        Leaf  : target=0.145ns count=1 avg=0.055ns sd=0.000ns min=0.055ns max=0.055ns {1 <= 0.087ns, 0 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
        Leaf  : target=0.209ns count=1 avg=0.064ns sd=0.000ns min=0.064ns max=0.064ns {1 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
        Leaf  : target=0.226ns count=76 avg=0.123ns sd=0.031ns min=0.048ns max=0.216ns {41 <= 0.136ns, 34 <= 0.181ns, 0 <= 0.204ns, 0 <= 0.215ns, 1 <= 0.226ns}
      Clock DAG library cell distribution after 'Wire Reduction extra effort' {count}:
         Bufs: NBUFFX32_LVT: 37 NBUFFX16_LVT: 1 NBUFFX8_LVT: 6 NBUFFX4_LVT: 37 NBUFFX2_LVT: 43 
         Invs: IBUFFX16_LVT: 2 
         ICGs: CGLNPRX8_LVT: 6 CGLPPRX8_LVT: 4 CGLPPRX2_LVT: 13 CGLNPRX2_LVT: 3 
       Logics: AO21X2_LVT: 2 AO22X2_RVT: 16 AO21X1_LVT: 2 LSUPX1_RVT: 1 AO22X1_RVT: 16 
      Primary reporting skew groups after 'Wire Reduction extra effort':
        skew_group SDRAM_CLK/func_best_mode: insertion delay [min=0.988, max=1.140, avg=1.097, sd=0.029, skn=-0.028, kur=-1.426], skew [0.152 vs 0.100*], 99.7% {1.062, 1.140} (wid=0.057 ws=0.052) (gid=1.115 gs=0.132)
      Skew group summary after 'Wire Reduction extra effort':
        skew_group PCI_CLK/func_best_mode: insertion delay [min=0.567, max=0.740, avg=0.718, sd=0.025, skn=-4.286, kur=23.209], skew [0.173 vs 0.100*], 98% {0.694, 0.740} (wid=0.064 ws=0.060) (gid=0.690 gs=0.127)
        skew_group SDRAM_CLK/func_best_mode: insertion delay [min=0.988, max=1.140, avg=1.097, sd=0.029, skn=-0.028, kur=-1.426], skew [0.152 vs 0.100*], 99.7% {1.062, 1.140} (wid=0.057 ws=0.052) (gid=1.115 gs=0.132)
        skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=0.991, max=1.104, avg=1.065, sd=0.030, skn=-1.238, kur=0.495], skew [0.112 vs 0.100*], 94.4% {1.000, 1.100} (wid=0.046 ws=0.045) (gid=1.103 gs=0.131)
        skew_group SYS_2x_CLK/func_worst_mode: insertion delay [min=0.991, max=1.104, avg=1.007, sd=0.034, skn=2.811, kur=6.751], skew [0.112 vs 0.100*], 90% {0.991, 1.091} (wid=0.006 ws=0.005) (gid=1.103 gs=0.117)
        skew_group ate_clk/test_best_mode: insertion delay [min=1.023, max=1.127, avg=1.060, sd=0.029, skn=0.161, kur=-1.580], skew [0.105 vs 0.100*], 99.2% {1.023, 1.123} (wid=0.066 ws=0.063) (gid=1.092 gs=0.103)
        skew_group ate_clk/test_worst_mode: insertion delay [min=1.023, max=1.101, avg=1.057, sd=0.027, skn=0.152, kur=-1.771], skew [0.078 vs 0.100], 100% {1.023, 1.101} (wid=0.066 ws=0.063) (gid=1.075 gs=0.086)
      Legalizer API calls during this step: 4002 succeeded with high effort: 4002 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Wire Reduction extra effort done. (took cpu=0:00:18.6 real=0:00:09.5)
    Optimizing orientation...
    FlipOpt...
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    Orientation Wirelength Optimization: Attempted = 224 , Succeeded = 55 , Constraints Broken = 169 , CannotMove = 0 , Illegal = 0 , Other = 0
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    FlipOpt done. (took cpu=0:00:08.3 real=0:00:04.0)
    Optimizing orientation done. (took cpu=0:00:08.3 real=0:00:04.0)
    Clock DAG stats after 'Wire Opt OverFix':
      cell counts      : b=124, i=2, icg=26, dcg=0, l=37, total=189
      sink counts      : regular=3514, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3514
      misc counts      : r=5, pp=1, mci=36
      cell areas       : b=605.371um^2, i=13.215um^2, icg=171.801um^2, dcg=0.000um^2, l=103.182um^2, total=893.570um^2
      cell capacitance : b=185.664fF, i=1.537fF, icg=18.382fF, dcg=0.000fF, l=37.583fF, total=243.166fF
      sink capacitance : total=2683.153fF, avg=0.764fF, sd=0.887fF, min=0.000fF, max=10.000fF
      wire capacitance : top=0.000fF, trunk=713.017fF, leaf=2272.813fF, total=2985.830fF
      wire lengths     : top=0.000um, trunk=7024.983um, leaf=22902.660um, total=29927.643um
      hp wire lengths  : top=0.000um, trunk=6511.528um, leaf=14023.294um, total=20534.822um
    Clock DAG net violations after 'Wire Opt OverFix': none
    Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
      Trunk : target=0.145ns count=1 avg=0.067ns sd=0.000ns min=0.067ns max=0.067ns {1 <= 0.087ns, 0 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
      Trunk : target=0.172ns count=3 avg=0.036ns sd=0.006ns min=0.031ns max=0.043ns {3 <= 0.103ns, 0 <= 0.138ns, 0 <= 0.155ns, 0 <= 0.163ns, 0 <= 0.172ns}
      Trunk : target=0.175ns count=1 avg=0.028ns sd=0.000ns min=0.028ns max=0.028ns {1 <= 0.105ns, 0 <= 0.140ns, 0 <= 0.157ns, 0 <= 0.166ns, 0 <= 0.175ns}
      Trunk : target=0.177ns count=3 avg=0.079ns sd=0.027ns min=0.055ns max=0.109ns {2 <= 0.106ns, 1 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
      Trunk : target=0.180ns count=1 avg=0.078ns sd=0.000ns min=0.078ns max=0.078ns {1 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
      Trunk : target=0.184ns count=2 avg=0.017ns sd=0.000ns min=0.017ns max=0.017ns {2 <= 0.110ns, 0 <= 0.147ns, 0 <= 0.166ns, 0 <= 0.175ns, 0 <= 0.184ns}
      Trunk : target=0.184ns count=6 avg=0.135ns sd=0.014ns min=0.114ns max=0.145ns {0 <= 0.111ns, 6 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.175ns, 0 <= 0.184ns}
      Trunk : target=0.209ns count=1 avg=0.070ns sd=0.000ns min=0.070ns max=0.070ns {1 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
      Trunk : target=0.224ns count=33 avg=0.092ns sd=0.031ns min=0.041ns max=0.141ns {31 <= 0.134ns, 2 <= 0.179ns, 0 <= 0.202ns, 0 <= 0.213ns, 0 <= 0.224ns}
      Trunk : target=0.226ns count=50 avg=0.107ns sd=0.032ns min=0.000ns max=0.216ns {48 <= 0.136ns, 1 <= 0.181ns, 0 <= 0.204ns, 0 <= 0.215ns, 1 <= 0.226ns}
      Leaf  : target=0.078ns count=12 avg=0.059ns sd=0.010ns min=0.037ns max=0.068ns {2 <= 0.047ns, 4 <= 0.062ns, 6 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
      Leaf  : target=0.110ns count=4 avg=0.079ns sd=0.006ns min=0.071ns max=0.086ns {0 <= 0.066ns, 4 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
      Leaf  : target=0.145ns count=1 avg=0.055ns sd=0.000ns min=0.055ns max=0.055ns {1 <= 0.087ns, 0 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
      Leaf  : target=0.184ns count=1 avg=0.071ns sd=0.000ns min=0.071ns max=0.071ns {1 <= 0.110ns, 0 <= 0.147ns, 0 <= 0.166ns, 0 <= 0.175ns, 0 <= 0.184ns}
      Leaf  : target=0.209ns count=1 avg=0.063ns sd=0.000ns min=0.063ns max=0.063ns {1 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
      Leaf  : target=0.224ns count=7 avg=0.100ns sd=0.028ns min=0.046ns max=0.129ns {7 <= 0.134ns, 0 <= 0.179ns, 0 <= 0.202ns, 0 <= 0.213ns, 0 <= 0.224ns}
      Leaf  : target=0.226ns count=68 avg=0.126ns sd=0.030ns min=0.088ns max=0.216ns {33 <= 0.136ns, 34 <= 0.181ns, 0 <= 0.204ns, 0 <= 0.215ns, 1 <= 0.226ns}
    Clock DAG library cell distribution after 'Wire Opt OverFix' {count}:
       Bufs: NBUFFX32_LVT: 37 NBUFFX16_LVT: 1 NBUFFX8_LVT: 6 NBUFFX4_LVT: 37 NBUFFX2_LVT: 43 
       Invs: IBUFFX16_LVT: 2 
       ICGs: CGLNPRX8_LVT: 6 CGLPPRX8_LVT: 4 CGLPPRX2_LVT: 13 CGLNPRX2_LVT: 3 
     Logics: AO21X2_LVT: 2 AO22X2_RVT: 16 AO21X1_LVT: 2 LSUPX1_RVT: 1 AO22X1_RVT: 16 
    Primary reporting skew groups after 'Wire Opt OverFix':
      skew_group SDRAM_CLK/func_best_mode: insertion delay [min=0.988, max=1.131, avg=1.093, sd=0.025, skn=-0.084, kur=-1.054], skew [0.143 vs 0.100*], 99.7% {1.063, 1.131} (wid=0.057 ws=0.051) (gid=1.106 gs=0.123)
    Skew group summary after 'Wire Opt OverFix':
      skew_group PCI_CLK/func_best_mode: insertion delay [min=0.567, max=0.740, avg=0.718, sd=0.025, skn=-4.286, kur=23.209], skew [0.173 vs 0.100*], 98% {0.694, 0.740} (wid=0.064 ws=0.060) (gid=0.690 gs=0.127)
      skew_group SDRAM_CLK/func_best_mode: insertion delay [min=0.988, max=1.131, avg=1.093, sd=0.025, skn=-0.084, kur=-1.054], skew [0.143 vs 0.100*], 99.7% {1.063, 1.131} (wid=0.057 ws=0.051) (gid=1.106 gs=0.123)
      skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=0.987, max=1.524, avg=1.449, sd=0.146, skn=-2.722, kur=5.729], skew [0.538 vs 0.100*], 90.7% {1.427, 1.524} (wid=0.024 ws=0.023) (gid=1.511 gs=0.530)
      skew_group SYS_2x_CLK/func_worst_mode: insertion delay [min=0.987, max=1.096, avg=1.001, sd=0.033, skn=2.838, kur=6.849], skew [0.110 vs 0.100*], 90% {0.987, 1.087} (wid=0.006 ws=0.005) (gid=1.096 gs=0.114)
      skew_group ate_clk/test_best_mode: insertion delay [min=1.023, max=1.553, avg=1.080, sd=0.111, skn=3.603, kur=11.734], skew [0.530 vs 0.100*], 94.4% {1.023, 1.123} (wid=0.066 ws=0.063) (gid=1.540 gs=0.552)
      skew_group ate_clk/test_worst_mode: insertion delay [min=1.023, max=1.092, avg=1.054, sd=0.023, skn=0.121, kur=-1.758], skew [0.069 vs 0.100], 100% {1.023, 1.092} (wid=0.066 ws=0.063) (gid=1.067 gs=0.079)
    Legalizer API calls during this step: 5368 succeeded with high effort: 5214 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Wire Opt OverFix done. (took cpu=0:00:27.6 real=0:00:13.9)
  Total capacitance is (rise=5912.820fF fall=5645.804fF), of which (rise=2985.830fF fall=2985.830fF) is wire, and (rise=2926.990fF fall=2659.975fF) is gate.
  Stage::Polishing done. (took cpu=0:01:05 real=0:00:25.6)
  Stage::Updating netlist...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Setting non-default rules before calling refine place.
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.5 real=0:00:00.2)
  Leaving CCOpt scope - ClockRefiner...
  Soft fixed 189 clock instances.
  Performing clock and sink only refine place with checks partially disabled for sinks.
**WARN: (IMPSP-270):	Cannot find a legal location for MASTER CELL 'LSUPX1_RVT'.
Type 'man IMPSP-270' for more detail.

*** Starting refinePlace (0:33:52 mem=6420.5M) ***
Total net bbox length = 7.806e+05 (4.373e+05 3.433e+05) (ext = 1.227e+04)
**WARN: (EMS-27):	Message (IMPSP-2020) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
63 shifters were already placed.
63 shifters have been successfully placed.
35 shifters have encountered some problem.
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.9 REAL: 0:00:01.0 MEM: 6391.5MB
Summary Report:
Instances move: 6 (out of 40594 movable)
Instances flipped: 0
Mean displacement: 1.44 um
Max displacement: 3.34 um (Instance: I_RISC_CORE/CTS_cid_buf_00176) (34.808, 205.656) -> (34.808, 202.312)
	Length: 8 sites, height: 1 rows, site name: unit, cell type: NBUFFX2_LVT, constraint:Fence
Physical-only instances move: 0 (out of 0 movable physical-only)
Total net bbox length = 7.806e+05 (4.373e+05 3.433e+05) (ext = 1.227e+04)
Runtime: CPU: 0:00:01.2 REAL: 0:00:01.0 MEM: 6391.5MB
*** Finished refinePlace (0:33:54 mem=6391.5M) ***
  ClockRefiner summary
  All clock instances: Moved 6, flipped 0 and cell swapped 0 (out of a total of 3666).
  All Clock instances: Average move = 1.44um
  The largest move was 3.34 um for I_RISC_CORE/CTS_cid_buf_00176.
  CRF: num instances = 1
  Restoring pStatusCts on 189 clock instances.
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:01.8 real=0:00:01.1)
  Stage::Updating netlist done. (took cpu=0:00:02.5 real=0:00:01.5)
  CCOpt::Phase::Implementation done. (took cpu=0:01:21 real=0:00:38.4)
  CCOpt::Phase::eGRPC...
  eGR Post Conditioning...
    Clock implementation routing...
      Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:       194 (unrouted=194, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 45968 (unrouted=3078, trialRouted=42890, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2980, (crossesIlmBoundary AND tooFewTerms=0)])
      Routing using eGR only...
        Early Global Route - eGR only step...
(ccopt eGR): There are 194 nets to be routed. 0 nets have skip routing designation.
(ccopt eGR): There are 194 nets for routing of which 194 have one or more fixed wires.
(ccopt eGR): Start to route 194 all nets
[PSP]    Started Early Global Route ( Curr Mem: 6.12 MB )
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Max route layer is changed from 127 to 10 because there is no routing track above this layer
[PSP]    Started Early Global Route kernel ( Curr Mem: 6.12 MB )
[NR-eGR] Read 43180 nets ( ignored 42986 )
[NR-eGR] There are 194 clock nets ( 194 with NDR ).
[NR-eGR] Layer group 1: route 100 net(s) in layer range [5, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 7.054168e+03um
[NR-eGR] Create a new net group with 3 nets and layer range [5, 8]
[NR-eGR] Layer group 2: route 94 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 2: 0.02% H + 0.08% V. EstWL: 3.034847e+04um
[NR-eGR] Create a new net group with 19 nets and layer range [3, 6]
[NR-eGR] Layer group 3: route 3 net(s) in layer range [5, 8]
[NR-eGR] Early Global Route overflow of layer group 3: 0.01% H + 0.00% V. EstWL: 2.884702e+04um
[NR-eGR] Create a new net group with 3 nets and layer range [5, 9]
[NR-eGR] Layer group 4: route 19 net(s) in layer range [3, 6]
[NR-eGR] Early Global Route overflow of layer group 4: 0.01% H + 0.00% V. EstWL: 3.618877e+04um
[NR-eGR] Create a new net group with 12 nets and layer range [3, 8]
[NR-eGR] Layer group 5: route 3 net(s) in layer range [5, 9]
[NR-eGR] Early Global Route overflow of layer group 5: 0.01% H + 0.00% V. EstWL: 3.563868e+04um
[NR-eGR] Create a new net group with 2 nets and layer range [3, 9]
[NR-eGR] Layer group 6: route 12 net(s) in layer range [3, 8]
[NR-eGR] Early Global Route overflow of layer group 6: 0.01% H + 0.00% V. EstWL: 3.969495e+04um
[NR-eGR] Move 12 nets to the existing net group with layer range [3, 9]
[NR-eGR] Layer group 7: route 14 net(s) in layer range [3, 9]
[NR-eGR] Early Global Route overflow of layer group 7: 0.01% H + 0.00% V. EstWL: 4.321117e+04um
[NR-eGR] Create a new net group with 11 nets and layer range [2, 9]
[NR-eGR] Layer group 8: route 11 net(s) in layer range [2, 9]
[NR-eGR] Early Global Route overflow of layer group 8: 0.01% H + 0.00% V. EstWL: 5.031550e+04um
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Total eGR-routed clock nets wire length: 30264um, number of vias: 11870
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]               Length (um)   Vias 
[NR-eGR] ---------------------------------
[NR-eGR]  M1    (1H)             0   3884 
[NR-eGR]  M2    (2V)          2310   4346 
[NR-eGR]  M3    (3H)         12548   2986 
[NR-eGR]  M4    (4V)          6649    364 
[NR-eGR]  M5    (5H)          5313    213 
[NR-eGR]  M6    (6V)          3240     43 
[NR-eGR]  M7    (7H)           157     34 
[NR-eGR]  M8    (8V)            46      0 
[NR-eGR]  M9    (9H)             0      0 
[NR-eGR]  MRDL  (10V)            0      0 
[NR-eGR] ---------------------------------
[NR-eGR]        Total        30264  11870 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 20951um
[NR-eGR] Total length: 30264um, number of vias: 11870
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 30264um, number of vias: 11870
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]               Length (um)    Vias 
[NR-eGR] ----------------------------------
[NR-eGR]  M1    (1H)             0  162885 
[NR-eGR]  M2    (2V)        219858  218546 
[NR-eGR]  M3    (3H)        300926   67996 
[NR-eGR]  M4    (4V)        138546   16162 
[NR-eGR]  M5    (5H)        115692    4441 
[NR-eGR]  M6    (6V)         56410    2303 
[NR-eGR]  M7    (7H)         57242     295 
[NR-eGR]  M8    (8V)          2762      88 
[NR-eGR]  M9    (9H)          3625       0 
[NR-eGR]  MRDL  (10V)            0       0 
[NR-eGR] ----------------------------------
[NR-eGR]        Total       895061  472716 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 780618um
[NR-eGR] Total length: 895061um, number of vias: 472716
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 4.60 sec, Real: 3.17 sec, Curr Mem: 6.16 MB )
[NR-eGR] Finished Early Global Route ( CPU: 4.62 sec, Real: 3.19 sec, Curr Mem: 6.11 MB )
        Early Global Route - eGR only step done. (took cpu=0:00:04.9 real=0:00:03.5)
      Routing using eGR only done.
Net route status summary:
  Clock:       194 (unrouted=0, trialRouted=0, noStatus=0, routed=194, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 45968 (unrouted=3078, trialRouted=42890, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2980, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

      Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:05.2 real=0:00:03.8)
    Clock implementation routing done.
    Leaving CCOpt scope - extractRC...
    Updating RC parasitics by calling: "extractRC -noRouteCheck"...
**WARN: (IMPEXT-6191):	Using a captable file is not recommended for process nodes less than or equal to 32 nm due to parasitic accuracy concerns. The Quantus QRC technology file should be specified for all RC corners using the command create_rc_corner or update_rc_corner, which will then be used for preRoute and postRoute(effort level medium or high or signoff) extraction engines.
Type 'man IMPEXT-6191' for more detail.
Extraction called for design 'ORCA_TOP' of instances=40634 and nets=46162 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design ORCA_TOP.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC Grid density data for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:01.6  Real Time: 0:00:01.0  MEM: 6426.789M)
    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Leaving CCOpt scope - extractRC done. (took cpu=0:00:01.6 real=0:00:01.6)
    Leaving CCOpt scope - Initializing placement interface...
**WARN: (IMPSP-270):	Cannot find a legal location for MASTER CELL 'LSUPX1_RVT'.
Type 'man IMPSP-270' for more detail.

    Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.3 real=0:00:00.3)
    Found 6 placement violations.
    Calling post conditioning for eGRPC...
      eGRPC...
        eGRPC active optimizations:
         - Move Down
         - Downsizing before DRV sizing
         - DRV fixing with sizing
         - Move to fanout
         - Cloning
        
        Currently running CTS, using active skew data
        Loading clock net RC data...
        Preprocessing clock nets...
        Nets initialized for optimization: Seen: 194 Attempted: 194 Successful: 194 Unsuccessful: 0 Invalid: 0
        Preprocessing clock nets done. (took cpu=0:00:00.1 real=0:00:00.1)
        Loading clock net RC data done. (took cpu=0:00:00.1 real=0:00:00.1)
        ProEngine running disconnected to DB
        Disconnecting...
        Disconnecting Clock Trees
        Disconnecting done. (took cpu=0:00:00.0 real=0:00:00.0)
        Reset bufferability constraints...
        Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
        Clock tree timing engine global stage delay update for worst_corner:setup.late...
        Clock tree timing engine global stage delay update for worst_corner:setup.late done. (took cpu=0:00:00.3 real=0:00:00.1)
        Reset bufferability constraints done. (took cpu=0:00:00.3 real=0:00:00.1)
        Clock DAG stats eGRPC initial state:
          cell counts      : b=124, i=2, icg=26, dcg=0, l=37, total=189
          sink counts      : regular=3514, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3514
          misc counts      : r=5, pp=1, mci=36
          cell areas       : b=605.371um^2, i=13.215um^2, icg=171.801um^2, dcg=0.000um^2, l=103.182um^2, total=893.570um^2
          cell capacitance : b=185.664fF, i=1.537fF, icg=18.382fF, dcg=0.000fF, l=37.583fF, total=243.166fF
          sink capacitance : total=2683.153fF, avg=0.764fF, sd=0.887fF, min=0.000fF, max=10.000fF
          wire capacitance : top=0.000fF, trunk=738.840fF, leaf=2276.705fF, total=3015.545fF
          wire lengths     : top=0.000um, trunk=7120.623um, leaf=23142.976um, total=30263.599um
          hp wire lengths  : top=0.000um, trunk=6516.240um, leaf=14021.926um, total=20538.166um
        Clock DAG net violations eGRPC initial state:
          Capacitance : {count=2, worst=[0.380fF, 0.335fF]} avg=0.357fF sd=0.032fF sum=0.714fF
        Clock DAG primary half-corner transition distribution eGRPC initial state:
          Trunk : target=0.177ns count=3 avg=0.080ns sd=0.028ns min=0.056ns max=0.111ns {2 <= 0.106ns, 1 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
          Trunk : target=0.180ns count=1 avg=0.079ns sd=0.000ns min=0.079ns max=0.079ns {1 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
          Trunk : target=0.184ns count=6 avg=0.135ns sd=0.014ns min=0.114ns max=0.145ns {0 <= 0.111ns, 6 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.175ns, 0 <= 0.184ns}
          Trunk : target=0.209ns count=1 avg=0.069ns sd=0.000ns min=0.069ns max=0.069ns {1 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
          Trunk : target=0.226ns count=90 avg=0.097ns sd=0.036ns min=0.000ns max=0.219ns {84 <= 0.136ns, 5 <= 0.181ns, 0 <= 0.204ns, 0 <= 0.215ns, 1 <= 0.226ns}
          Leaf  : target=0.078ns count=12 avg=0.059ns sd=0.010ns min=0.037ns max=0.067ns {2 <= 0.047ns, 4 <= 0.062ns, 6 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
          Leaf  : target=0.110ns count=4 avg=0.079ns sd=0.007ns min=0.071ns max=0.087ns {0 <= 0.066ns, 4 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
          Leaf  : target=0.145ns count=1 avg=0.055ns sd=0.000ns min=0.055ns max=0.055ns {1 <= 0.087ns, 0 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
          Leaf  : target=0.209ns count=1 avg=0.063ns sd=0.000ns min=0.063ns max=0.063ns {1 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
          Leaf  : target=0.226ns count=76 avg=0.123ns sd=0.031ns min=0.046ns max=0.215ns {41 <= 0.136ns, 34 <= 0.181ns, 0 <= 0.204ns, 0 <= 0.215ns, 1 <= 0.226ns}
        Clock DAG library cell distribution eGRPC initial state {count}:
           Bufs: NBUFFX32_LVT: 37 NBUFFX16_LVT: 1 NBUFFX8_LVT: 6 NBUFFX4_LVT: 37 NBUFFX2_LVT: 43 
           Invs: IBUFFX16_LVT: 2 
           ICGs: CGLNPRX8_LVT: 6 CGLPPRX8_LVT: 4 CGLPPRX2_LVT: 13 CGLNPRX2_LVT: 3 
         Logics: AO21X2_LVT: 2 AO22X2_RVT: 16 AO21X1_LVT: 2 LSUPX1_RVT: 1 AO22X1_RVT: 16 
        Primary reporting skew groups eGRPC initial state:
          skew_group SDRAM_CLK/func_best_mode: insertion delay [min=1.004, max=1.134, avg=1.098, sd=0.025, skn=-0.032, kur=-1.356], skew [0.130 vs 0.100*], 99.7% {1.069, 1.134} (wid=0.057 ws=0.052) (gid=1.111 gs=0.113)
        Skew group summary eGRPC initial state:
          skew_group PCI_CLK/func_best_mode: insertion delay [min=0.574, max=0.746, avg=0.725, sd=0.025, skn=-4.300, kur=23.393], skew [0.172 vs 0.100*], 98% {0.701, 0.746} (wid=0.062 ws=0.059) (gid=0.698 gs=0.128)
          skew_group SDRAM_CLK/func_best_mode: insertion delay [min=1.004, max=1.134, avg=1.098, sd=0.025, skn=-0.032, kur=-1.356], skew [0.130 vs 0.100*], 99.7% {1.069, 1.134} (wid=0.057 ws=0.052) (gid=1.111 gs=0.113)
          skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=0.995, max=1.528, avg=1.454, sd=0.145, skn=-2.721, kur=5.718], skew [0.533 vs 0.100*], 90.7% {1.431, 1.528} (wid=0.024 ws=0.023) (gid=1.516 gs=0.526)
          skew_group SYS_2x_CLK/func_worst_mode: insertion delay [min=0.995, max=1.101, avg=1.008, sd=0.032, skn=2.858, kur=6.924], skew [0.106 vs 0.100*], 90% {0.995, 1.095} (wid=0.006 ws=0.005) (gid=1.101 gs=0.110)
          skew_group ate_clk/test_best_mode: insertion delay [min=1.028, max=1.555, avg=1.086, sd=0.110, skn=3.602, kur=11.730], skew [0.527 vs 0.100*], 94.4% {1.028, 1.128} (wid=0.066 ws=0.062) (gid=1.543 gs=0.550)
          skew_group ate_clk/test_worst_mode: insertion delay [min=1.028, max=1.095, avg=1.059, sd=0.023, skn=0.103, kur=-1.786], skew [0.067 vs 0.100], 100% {1.028, 1.095} (wid=0.066 ws=0.062) (gid=1.072 gs=0.080)
        eGRPC Moving buffers...
          Violation analysis...
          Violation analysis done. (took cpu=0:00:00.1 real=0:00:00.1)
          Moving buffers down: ...20% ...40% ...60% ...80% ...100% 
          
            Nodes to move:         2
            Processed:             2
            Moved (slew improved): 0
            Moved (slew fixed):    0
            Not moved:             2
          Clock DAG stats after 'eGRPC Moving buffers':
            cell counts      : b=124, i=2, icg=26, dcg=0, l=37, total=189
            sink counts      : regular=3514, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3514
            misc counts      : r=5, pp=1, mci=36
            cell areas       : b=605.371um^2, i=13.215um^2, icg=171.801um^2, dcg=0.000um^2, l=103.182um^2, total=893.570um^2
            cell capacitance : b=185.664fF, i=1.537fF, icg=18.382fF, dcg=0.000fF, l=37.583fF, total=243.166fF
            sink capacitance : total=2683.153fF, avg=0.764fF, sd=0.887fF, min=0.000fF, max=10.000fF
            wire capacitance : top=0.000fF, trunk=738.840fF, leaf=2276.705fF, total=3015.545fF
            wire lengths     : top=0.000um, trunk=7120.623um, leaf=23142.976um, total=30263.599um
            hp wire lengths  : top=0.000um, trunk=6516.240um, leaf=14021.926um, total=20538.166um
          Clock DAG net violations after 'eGRPC Moving buffers':
            Capacitance : {count=2, worst=[0.380fF, 0.335fF]} avg=0.357fF sd=0.032fF sum=0.714fF
          Clock DAG primary half-corner transition distribution after 'eGRPC Moving buffers':
            Trunk : target=0.177ns count=3 avg=0.080ns sd=0.028ns min=0.056ns max=0.111ns {2 <= 0.106ns, 1 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
            Trunk : target=0.180ns count=1 avg=0.079ns sd=0.000ns min=0.079ns max=0.079ns {1 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
            Trunk : target=0.184ns count=6 avg=0.135ns sd=0.014ns min=0.114ns max=0.145ns {0 <= 0.111ns, 6 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.175ns, 0 <= 0.184ns}
            Trunk : target=0.209ns count=1 avg=0.069ns sd=0.000ns min=0.069ns max=0.069ns {1 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
            Trunk : target=0.226ns count=90 avg=0.097ns sd=0.036ns min=0.000ns max=0.219ns {84 <= 0.136ns, 5 <= 0.181ns, 0 <= 0.204ns, 0 <= 0.215ns, 1 <= 0.226ns}
            Leaf  : target=0.078ns count=12 avg=0.059ns sd=0.010ns min=0.037ns max=0.067ns {2 <= 0.047ns, 4 <= 0.062ns, 6 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
            Leaf  : target=0.110ns count=4 avg=0.079ns sd=0.007ns min=0.071ns max=0.087ns {0 <= 0.066ns, 4 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
            Leaf  : target=0.145ns count=1 avg=0.055ns sd=0.000ns min=0.055ns max=0.055ns {1 <= 0.087ns, 0 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
            Leaf  : target=0.209ns count=1 avg=0.063ns sd=0.000ns min=0.063ns max=0.063ns {1 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
            Leaf  : target=0.226ns count=76 avg=0.123ns sd=0.031ns min=0.046ns max=0.215ns {41 <= 0.136ns, 34 <= 0.181ns, 0 <= 0.204ns, 0 <= 0.215ns, 1 <= 0.226ns}
          Clock DAG library cell distribution after 'eGRPC Moving buffers' {count}:
             Bufs: NBUFFX32_LVT: 37 NBUFFX16_LVT: 1 NBUFFX8_LVT: 6 NBUFFX4_LVT: 37 NBUFFX2_LVT: 43 
             Invs: IBUFFX16_LVT: 2 
             ICGs: CGLNPRX8_LVT: 6 CGLPPRX8_LVT: 4 CGLPPRX2_LVT: 13 CGLNPRX2_LVT: 3 
           Logics: AO21X2_LVT: 2 AO22X2_RVT: 16 AO21X1_LVT: 2 LSUPX1_RVT: 1 AO22X1_RVT: 16 
          Primary reporting skew groups after 'eGRPC Moving buffers':
            skew_group SDRAM_CLK/func_best_mode: insertion delay [min=1.004, max=1.134], skew [0.130 vs 0.100*]
          Skew group summary after 'eGRPC Moving buffers':
            skew_group PCI_CLK/func_best_mode: insertion delay [min=0.574, max=0.746], skew [0.172 vs 0.100*]
            skew_group SDRAM_CLK/func_best_mode: insertion delay [min=1.004, max=1.134], skew [0.130 vs 0.100*]
            skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=0.995, max=1.528], skew [0.533 vs 0.100*]
            skew_group SYS_2x_CLK/func_worst_mode: insertion delay [min=0.995, max=1.101], skew [0.106 vs 0.100*]
            skew_group ate_clk/test_best_mode: insertion delay [min=1.028, max=1.555], skew [0.527 vs 0.100*]
            skew_group ate_clk/test_worst_mode: insertion delay [min=1.028, max=1.095], skew [0.067 vs 0.100]
          Legalizer API calls during this step: 6 succeeded with high effort: 6 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Moving buffers done. (took cpu=0:00:00.2 real=0:00:00.2)
        eGRPC Initial Pass of Downsizing Clock Tree cells...
          Modifying slew-target multiplier from 1 to 0.9
          Artificially removing short and long paths...
            For skew group PCI_CLK/func_best_mode, artificially shortened or lengthened 8 paths.
            	The smallest offset applied was -0.127ns.
            	The largest offset applied was -0.127ns.
            
            For skew group SDRAM_CLK/func_best_mode, artificially shortened or lengthened 8 paths.
            	The smallest offset applied was -0.065ns.
            	The largest offset applied was -0.065ns.
            
            For skew group SYS_2x_CLK/func_best_mode, artificially shortened or lengthened 20 paths.
            	The smallest offset applied was -0.436ns.
            	The largest offset applied was -0.330ns.
            
            For skew group SYS_2x_CLK/func_worst_mode, artificially shortened or lengthened 2 paths.
            	The smallest offset applied was 0.006ns.
            	The largest offset applied was 0.006ns.
            
            For skew group ate_clk/test_best_mode, artificially shortened or lengthened 194 paths.
            	The smallest offset applied was 0.330ns.
            	The largest offset applied was 0.427ns.
            
            Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
          Artificially removing short and long paths done. (took cpu=0:00:00.1 real=0:00:00.1)
          Downsizing prefiltering...
          Downsizing prefiltering done.
          Prefiltering Summary : numPassedPreFiltering = 172, numSkippedDueToCloseToSlewTarget = 10, numSkippedDueToCloseToSkewTarget = 12
          Downsizing Pass 0...
          Resizing gates: ...20% ...40% ...60% ...80% ...100% 
          Downsizing Pass 0 done. (took cpu=0:00:00.7 real=0:00:00.3)
          Downsizing Pass Summary 0, attempted = 137, resized = 2, running total = 2
          Downsizing Pass 1...
          Resizing gates: ...20% ...40% ...60% ...80% ...100% 
          Downsizing Pass 1 done. (took cpu=0:00:00.1 real=0:00:00.1)
          Downsizing Pass Summary 1, attempted = 11, resized = 0, running total = 2
          DoDownSizing Summary : numSized = 2
          Reverting Artificially removing short and long paths...
            Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
          Reverting Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
          Reverting slew-target multiplier from 0.9 to 1
          Clock DAG stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            cell counts      : b=124, i=2, icg=26, dcg=0, l=37, total=189
            sink counts      : regular=3514, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3514
            misc counts      : r=5, pp=1, mci=36
            cell areas       : b=600.288um^2, i=13.215um^2, icg=171.801um^2, dcg=0.000um^2, l=103.182um^2, total=888.487um^2
            cell capacitance : b=184.182fF, i=1.537fF, icg=18.382fF, dcg=0.000fF, l=37.583fF, total=241.684fF
            sink capacitance : total=2683.153fF, avg=0.764fF, sd=0.887fF, min=0.000fF, max=10.000fF
            wire capacitance : top=0.000fF, trunk=738.840fF, leaf=2276.705fF, total=3015.545fF
            wire lengths     : top=0.000um, trunk=7120.623um, leaf=23142.976um, total=30263.599um
            hp wire lengths  : top=0.000um, trunk=6516.240um, leaf=14021.926um, total=20538.166um
          Clock DAG net violations after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            Capacitance : {count=2, worst=[0.380fF, 0.335fF]} avg=0.357fF sd=0.032fF sum=0.714fF
          Clock DAG primary half-corner transition distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            Trunk : target=0.177ns count=3 avg=0.080ns sd=0.028ns min=0.056ns max=0.111ns {2 <= 0.106ns, 1 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
            Trunk : target=0.180ns count=1 avg=0.079ns sd=0.000ns min=0.079ns max=0.079ns {1 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
            Trunk : target=0.184ns count=6 avg=0.135ns sd=0.014ns min=0.114ns max=0.145ns {0 <= 0.111ns, 6 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.175ns, 0 <= 0.184ns}
            Trunk : target=0.209ns count=1 avg=0.069ns sd=0.000ns min=0.069ns max=0.069ns {1 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
            Trunk : target=0.226ns count=90 avg=0.097ns sd=0.036ns min=0.000ns max=0.219ns {84 <= 0.136ns, 5 <= 0.181ns, 0 <= 0.204ns, 0 <= 0.215ns, 1 <= 0.226ns}
            Leaf  : target=0.078ns count=12 avg=0.059ns sd=0.010ns min=0.037ns max=0.067ns {2 <= 0.047ns, 4 <= 0.062ns, 6 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
            Leaf  : target=0.110ns count=4 avg=0.079ns sd=0.007ns min=0.071ns max=0.087ns {0 <= 0.066ns, 4 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
            Leaf  : target=0.145ns count=1 avg=0.055ns sd=0.000ns min=0.055ns max=0.055ns {1 <= 0.087ns, 0 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
            Leaf  : target=0.209ns count=1 avg=0.063ns sd=0.000ns min=0.063ns max=0.063ns {1 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
            Leaf  : target=0.226ns count=76 avg=0.123ns sd=0.031ns min=0.046ns max=0.215ns {41 <= 0.136ns, 34 <= 0.181ns, 0 <= 0.204ns, 0 <= 0.215ns, 1 <= 0.226ns}
          Clock DAG library cell distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells' {count}:
             Bufs: NBUFFX32_LVT: 36 NBUFFX16_LVT: 2 NBUFFX8_LVT: 6 NBUFFX4_LVT: 36 NBUFFX2_LVT: 44 
             Invs: IBUFFX16_LVT: 2 
             ICGs: CGLNPRX8_LVT: 6 CGLPPRX8_LVT: 4 CGLPPRX2_LVT: 13 CGLNPRX2_LVT: 3 
           Logics: AO21X2_LVT: 2 AO22X2_RVT: 16 AO21X1_LVT: 2 LSUPX1_RVT: 1 AO22X1_RVT: 16 
          Primary reporting skew groups after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            skew_group SDRAM_CLK/func_best_mode: insertion delay [min=1.004, max=1.134], skew [0.130 vs 0.100*]
          Skew group summary after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            skew_group PCI_CLK/func_best_mode: insertion delay [min=0.574, max=0.746], skew [0.172 vs 0.100*]
            skew_group SDRAM_CLK/func_best_mode: insertion delay [min=1.004, max=1.134], skew [0.130 vs 0.100*]
            skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=0.995, max=1.528], skew [0.533 vs 0.100*]
            skew_group SYS_2x_CLK/func_worst_mode: insertion delay [min=0.995, max=1.101], skew [0.106 vs 0.100*]
            skew_group ate_clk/test_best_mode: insertion delay [min=1.028, max=1.555], skew [0.527 vs 0.100*]
            skew_group ate_clk/test_worst_mode: insertion delay [min=1.028, max=1.095], skew [0.067 vs 0.100]
          Legalizer API calls during this step: 152 succeeded with high effort: 152 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Initial Pass of Downsizing Clock Tree cells done. (took cpu=0:00:01.0 real=0:00:00.7)
        eGRPC Fixing DRVs...
          Fixing clock tree DRVs: ..**WARN: (IMPCCOPT-2256):	CCOpt post-route optimization found legalization moved inst 'null' before optimization. Moved 1.216um, from (8.816,289.256), N (0) to (10.032,289.256), N (0).
.20% ...40% ...60% ...80% ...100% 
          CCOpt-eGRPC: considered: 194, tested: 194, violation detected: 2, violation ignored (due to small violation): 0, cannot run: 0, attempted: 2, unsuccessful: 0, sized: 1
          
          Statistics: Fix DRVs (cell sizing):
          ===================================
          
          Cell changes by Net Type:
          
          ---------------------------------------------------------------------------------------------------------------------------
          Net Type    Attempted            Upsized             Downsized    Swapped Same Size    Total Changed       Not Sized
          ---------------------------------------------------------------------------------------------------------------------------
          top                0                    0                   0            0                    0                   0
          trunk              2 [100.0%]           1 (50.0%)           0            0                    1 (50.0%)           1 (50.0%)
          leaf               0                    0                   0            0                    0                   0
          ---------------------------------------------------------------------------------------------------------------------------
          Total              2 [100.0%]           1 (50.0%)           0            0                    1 (50.0%)           1 (50.0%)
          ---------------------------------------------------------------------------------------------------------------------------
          
          Upsized: 1, Downsized: 0, Sized but same area: 0, Unchanged: 1, Area change: 0.508um^2 (0.057%)
          Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
          
          Clock DAG stats after 'eGRPC Fixing DRVs':
            cell counts      : b=124, i=2, icg=26, dcg=0, l=37, total=189
            sink counts      : regular=3514, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3514
            misc counts      : r=5, pp=1, mci=36
            cell areas       : b=600.796um^2, i=13.215um^2, icg=171.801um^2, dcg=0.000um^2, l=103.182um^2, total=888.996um^2
            cell capacitance : b=184.352fF, i=1.537fF, icg=18.382fF, dcg=0.000fF, l=37.583fF, total=241.853fF
            sink capacitance : total=2683.153fF, avg=0.764fF, sd=0.887fF, min=0.000fF, max=10.000fF
            wire capacitance : top=0.000fF, trunk=738.840fF, leaf=2276.705fF, total=3015.545fF
            wire lengths     : top=0.000um, trunk=7120.623um, leaf=23142.976um, total=30263.599um
            hp wire lengths  : top=0.000um, trunk=6513.808um, leaf=14021.926um, total=20535.734um
          Clock DAG net violations after 'eGRPC Fixing DRVs':
            Capacitance : {count=1, worst=[0.335fF]} avg=0.335fF sd=0.000fF sum=0.335fF
          Clock DAG primary half-corner transition distribution after 'eGRPC Fixing DRVs':
            Trunk : target=0.177ns count=3 avg=0.080ns sd=0.028ns min=0.056ns max=0.111ns {2 <= 0.106ns, 1 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
            Trunk : target=0.180ns count=1 avg=0.079ns sd=0.000ns min=0.079ns max=0.079ns {1 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
            Trunk : target=0.184ns count=6 avg=0.135ns sd=0.014ns min=0.114ns max=0.145ns {0 <= 0.111ns, 6 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.175ns, 0 <= 0.184ns}
            Trunk : target=0.209ns count=1 avg=0.069ns sd=0.000ns min=0.069ns max=0.069ns {1 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
            Trunk : target=0.226ns count=90 avg=0.097ns sd=0.036ns min=0.000ns max=0.219ns {85 <= 0.136ns, 4 <= 0.181ns, 0 <= 0.204ns, 0 <= 0.215ns, 1 <= 0.226ns}
            Leaf  : target=0.078ns count=12 avg=0.059ns sd=0.010ns min=0.037ns max=0.067ns {2 <= 0.047ns, 4 <= 0.062ns, 6 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
            Leaf  : target=0.110ns count=4 avg=0.079ns sd=0.007ns min=0.071ns max=0.087ns {0 <= 0.066ns, 4 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
            Leaf  : target=0.145ns count=1 avg=0.055ns sd=0.000ns min=0.055ns max=0.055ns {1 <= 0.087ns, 0 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
            Leaf  : target=0.209ns count=1 avg=0.063ns sd=0.000ns min=0.063ns max=0.063ns {1 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
            Leaf  : target=0.226ns count=76 avg=0.123ns sd=0.031ns min=0.046ns max=0.215ns {41 <= 0.136ns, 34 <= 0.181ns, 0 <= 0.204ns, 0 <= 0.215ns, 1 <= 0.226ns}
          Clock DAG library cell distribution after 'eGRPC Fixing DRVs' {count}:
             Bufs: NBUFFX32_LVT: 36 NBUFFX16_LVT: 2 NBUFFX8_LVT: 6 NBUFFX4_LVT: 37 NBUFFX2_LVT: 43 
             Invs: IBUFFX16_LVT: 2 
             ICGs: CGLNPRX8_LVT: 6 CGLPPRX8_LVT: 4 CGLPPRX2_LVT: 13 CGLNPRX2_LVT: 3 
           Logics: AO21X2_LVT: 2 AO22X2_RVT: 16 AO21X1_LVT: 2 LSUPX1_RVT: 1 AO22X1_RVT: 16 
          Primary reporting skew groups after 'eGRPC Fixing DRVs':
            skew_group SDRAM_CLK/func_best_mode: insertion delay [min=1.004, max=1.134], skew [0.130 vs 0.100*]
          Skew group summary after 'eGRPC Fixing DRVs':
            skew_group PCI_CLK/func_best_mode: insertion delay [min=0.574, max=0.746], skew [0.172 vs 0.100*]
            skew_group SDRAM_CLK/func_best_mode: insertion delay [min=1.004, max=1.134], skew [0.130 vs 0.100*]
            skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=0.995, max=1.528], skew [0.533 vs 0.100*]
            skew_group SYS_2x_CLK/func_worst_mode: insertion delay [min=0.995, max=1.101], skew [0.106 vs 0.100*]
            skew_group ate_clk/test_best_mode: insertion delay [min=1.028, max=1.555], skew [0.527 vs 0.100*]
            skew_group ate_clk/test_worst_mode: insertion delay [min=1.028, max=1.095], skew [0.067 vs 0.100]
          Legalizer API calls during this step: 7 succeeded with high effort: 7 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Fixing DRVs done. (took cpu=0:00:00.1 real=0:00:00.1)
        Reconnecting optimized routes...
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Reconnecting optimized routes done. (took cpu=0:00:00.3 real=0:00:00.3)
        Violation analysis...
        Violation analysis done. (took cpu=0:00:00.5 real=0:00:00.3)
        Moving clock insts towards fanout...
        Move to sink centre: considered=1, unsuccessful=0, alreadyClose=0, noImprovementFound=1, degradedSlew=0, degradedSkew=0, insufficientImprovement=0, accepted=0
        Moving clock insts towards fanout done. (took cpu=0:00:00.1 real=0:00:00.1)
        Cloning clock nodes to reduce slew violations....
        Cloning results : Attempted = 1, succeeded = 1, unsuccessful = 0, skipped = 0, ignored = 0
        Cloning attempts on buffers = 1, inverters = 0, gates = 0, logic = 0, other = 0
        Cloning successes on buffers = 1, inverters = 0, gates = 0, logic = 0, other = 0
        Cloning clock nodes to reduce slew violations. done. (took cpu=0:00:00.0 real=0:00:00.0)
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Clock DAG stats before routing clock trees:
          cell counts      : b=125, i=2, icg=26, dcg=0, l=37, total=190
          sink counts      : regular=3514, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3514
          misc counts      : r=5, pp=1, mci=36
          cell areas       : b=602.830um^2, i=13.215um^2, icg=171.801um^2, dcg=0.000um^2, l=103.182um^2, total=891.029um^2
          cell capacitance : b=184.914fF, i=1.537fF, icg=18.382fF, dcg=0.000fF, l=37.583fF, total=242.416fF
          sink capacitance : total=2683.153fF, avg=0.764fF, sd=0.887fF, min=0.000fF, max=10.000fF
          wire capacitance : top=0.000fF, trunk=741.791fF, leaf=2276.705fF, total=3018.497fF
          wire lengths     : top=0.000um, trunk=7171.391um, leaf=23142.976um, total=30314.367um
          hp wire lengths  : top=0.000um, trunk=6566.704um, leaf=14021.926um, total=20588.630um
        Clock DAG net violations before routing clock trees: none
        Clock DAG primary half-corner transition distribution before routing clock trees:
          Trunk : target=0.145ns count=1 avg=0.069ns sd=0.000ns min=0.069ns max=0.069ns {1 <= 0.087ns, 0 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
          Trunk : target=0.171ns count=1 avg=0.034ns sd=0.000ns min=0.034ns max=0.034ns {1 <= 0.102ns, 0 <= 0.136ns, 0 <= 0.154ns, 0 <= 0.162ns, 0 <= 0.171ns}
          Trunk : target=0.172ns count=3 avg=0.036ns sd=0.007ns min=0.031ns max=0.044ns {3 <= 0.103ns, 0 <= 0.138ns, 0 <= 0.155ns, 0 <= 0.163ns, 0 <= 0.172ns}
          Trunk : target=0.177ns count=3 avg=0.080ns sd=0.028ns min=0.056ns max=0.111ns {2 <= 0.106ns, 1 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
          Trunk : target=0.180ns count=1 avg=0.079ns sd=0.000ns min=0.079ns max=0.079ns {1 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
          Trunk : target=0.184ns count=2 avg=0.018ns sd=0.000ns min=0.017ns max=0.018ns {2 <= 0.110ns, 0 <= 0.147ns, 0 <= 0.166ns, 0 <= 0.175ns, 0 <= 0.184ns}
          Trunk : target=0.184ns count=6 avg=0.135ns sd=0.014ns min=0.114ns max=0.145ns {0 <= 0.111ns, 6 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.175ns, 0 <= 0.184ns}
          Trunk : target=0.209ns count=1 avg=0.069ns sd=0.000ns min=0.069ns max=0.069ns {1 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
          Trunk : target=0.224ns count=34 avg=0.090ns sd=0.029ns min=0.042ns max=0.133ns {34 <= 0.134ns, 0 <= 0.179ns, 0 <= 0.202ns, 0 <= 0.213ns, 0 <= 0.224ns}
          Trunk : target=0.226ns count=50 avg=0.109ns sd=0.032ns min=0.000ns max=0.219ns {46 <= 0.136ns, 3 <= 0.181ns, 0 <= 0.204ns, 0 <= 0.215ns, 1 <= 0.226ns}
          Leaf  : target=0.078ns count=12 avg=0.059ns sd=0.010ns min=0.037ns max=0.067ns {2 <= 0.047ns, 4 <= 0.062ns, 6 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
          Leaf  : target=0.110ns count=4 avg=0.079ns sd=0.007ns min=0.071ns max=0.087ns {0 <= 0.066ns, 4 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
          Leaf  : target=0.145ns count=1 avg=0.055ns sd=0.000ns min=0.055ns max=0.055ns {1 <= 0.087ns, 0 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
          Leaf  : target=0.184ns count=1 avg=0.069ns sd=0.000ns min=0.069ns max=0.069ns {1 <= 0.110ns, 0 <= 0.147ns, 0 <= 0.166ns, 0 <= 0.175ns, 0 <= 0.184ns}
          Leaf  : target=0.209ns count=1 avg=0.063ns sd=0.000ns min=0.063ns max=0.063ns {1 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
          Leaf  : target=0.224ns count=7 avg=0.100ns sd=0.028ns min=0.046ns max=0.128ns {7 <= 0.134ns, 0 <= 0.179ns, 0 <= 0.202ns, 0 <= 0.213ns, 0 <= 0.224ns}
          Leaf  : target=0.226ns count=68 avg=0.126ns sd=0.030ns min=0.088ns max=0.215ns {33 <= 0.136ns, 34 <= 0.181ns, 0 <= 0.204ns, 0 <= 0.215ns, 1 <= 0.226ns}
        Clock DAG library cell distribution before routing clock trees {count}:
           Bufs: NBUFFX32_LVT: 36 NBUFFX16_LVT: 2 NBUFFX8_LVT: 6 NBUFFX4_LVT: 37 NBUFFX2_LVT: 44 
           Invs: IBUFFX16_LVT: 2 
           ICGs: CGLNPRX8_LVT: 6 CGLPPRX8_LVT: 4 CGLPPRX2_LVT: 13 CGLNPRX2_LVT: 3 
         Logics: AO21X2_LVT: 2 AO22X2_RVT: 16 AO21X1_LVT: 2 LSUPX1_RVT: 1 AO22X1_RVT: 16 
        Primary reporting skew groups before routing clock trees:
          skew_group SDRAM_CLK/func_best_mode: insertion delay [min=1.004, max=1.134, avg=1.098, sd=0.025, skn=-0.032, kur=-1.356], skew [0.130 vs 0.100*], 99.7% {1.069, 1.134} (wid=0.057 ws=0.052) (gid=1.111 gs=0.113)
        Skew group summary before routing clock trees:
          skew_group PCI_CLK/func_best_mode: insertion delay [min=0.574, max=0.746, avg=0.725, sd=0.025, skn=-4.300, kur=23.391], skew [0.172 vs 0.100*], 98% {0.701, 0.746} (wid=0.062 ws=0.059) (gid=0.698 gs=0.128)
          skew_group SDRAM_CLK/func_best_mode: insertion delay [min=1.004, max=1.134, avg=1.098, sd=0.025, skn=-0.032, kur=-1.356], skew [0.130 vs 0.100*], 99.7% {1.069, 1.134} (wid=0.057 ws=0.052) (gid=1.111 gs=0.113)
          skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=0.995, max=1.528, avg=1.453, sd=0.145, skn=-2.719, kur=5.714], skew [0.533 vs 0.100*], 90.7% {1.431, 1.528} (wid=0.024 ws=0.023) (gid=1.516 gs=0.525)
          skew_group SYS_2x_CLK/func_worst_mode: insertion delay [min=0.995, max=1.101, avg=1.008, sd=0.032, skn=2.858, kur=6.924], skew [0.106 vs 0.100*], 90% {0.995, 1.095} (wid=0.006 ws=0.005) (gid=1.101 gs=0.110)
          skew_group ate_clk/test_best_mode: insertion delay [min=0.964, max=1.555, avg=1.083, sd=0.111, skn=3.579, kur=11.621], skew [0.592 vs 0.100*], 94.1% {1.014, 1.114} (wid=0.066 ws=0.063) (gid=1.542 gs=0.590)
          skew_group ate_clk/test_worst_mode: insertion delay [min=0.964, max=1.095, avg=1.057, sd=0.024, skn=0.115, kur=-1.303], skew [0.132 vs 0.100*], 99.8% {1.014, 1.095} (wid=0.066 ws=0.063) (gid=1.072 gs=0.120)
        Legalizer API calls during this step: 172 succeeded with high effort: 172 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      eGRPC done.
    Calling post conditioning for eGRPC done.
  eGR Post Conditioning done.
  Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.3 real=0:00:00.1)
  Leaving CCOpt scope - ClockRefiner...
  Soft fixed 190 clock instances.
  Performing Single Pass Refine Place.
**WARN: (IMPSP-270):	Cannot find a legal location for MASTER CELL 'LSUPX1_RVT'.
Type 'man IMPSP-270' for more detail.

*** Starting refinePlace (0:34:05 mem=6472.1M) ***
Total net bbox length = 7.807e+05 (4.373e+05 3.434e+05) (ext = 1.227e+04)
63 shifters were already placed.
63 shifters have been successfully placed.
35 shifters have encountered some problem.
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Max route layer is changed from 127 to 10 because there is no routing track above this layer
**ERROR: (IMPSP-2021):	Could not legalize <35> instances in the design. Check warning message IMPSP-270, IMPSP-452, IMPSP-2024, IMPSP-2039, IMPSP-2040, IMPSP-2042, or IMPSP-2020 in the log file for more details.Type 'man IMPSP-2021' for more detail.
Move report: Detail placement moves 761 insts, mean move: 0.98 um, max move: 4.26 um 
	Max move on inst (I_SDRAM_TOP/I_SDRAM_IF/U5963): (475.91, 290.93) --> (473.33, 289.26)
	Runtime: CPU: 0:00:11.1 REAL: 0:00:04.0 MEM: 6440.1MB
Summary Report:
Instances move: 767 (out of 40595 movable)
Instances flipped: 0
Mean displacement: 0.99 um
Max displacement: 4.26 um (Instance: I_SDRAM_TOP/I_SDRAM_IF/U5963) (475.912, 290.928) -> (473.328, 289.256)
	Length: 22 sites, height: 1 rows, site name: unit, cell type: MUX41X1_RVT
Physical-only instances move: 0 (out of 0 movable physical-only)
Total net bbox length = 7.810e+05 (4.376e+05 3.435e+05) (ext = 1.227e+04)
Runtime: CPU: 0:00:11.3 REAL: 0:00:05.0 MEM: 6440.1MB
*** Finished refinePlace (0:34:16 mem=6440.1M) ***
  ClockRefiner summary
  All clock instances: Moved 93, flipped 6 and cell swapped 0 (out of a total of 3667).
  All Clock instances: Average move = 0.713um
  The largest move was 4.1 um for I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_30__11_.
  CRF: num instances = 1 and num sinks = 0
  Restoring pStatusCts on 190 clock instances.
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:12.0 real=0:00:04.6)
  CCOpt::Phase::eGRPC done. (took cpu=0:00:22.9 real=0:00:13.1)
  CCOpt::Phase::Routing...
  Clock implementation routing...
    Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:       195 (unrouted=0, trialRouted=0, noStatus=0, routed=195, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 45968 (unrouted=3078, trialRouted=42890, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2980, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR in eGR->NR Step...
      Early Global Route - eGR->Nr High Frequency step...
(ccopt eGR): There are 195 nets to be routed. 0 nets have skip routing designation.
(ccopt eGR): There are 195 nets for routing of which 195 have one or more fixed wires.
(ccopt eGR): Start to route 195 all nets
[PSP]    Started Early Global Route ( Curr Mem: 6.14 MB )
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Max route layer is changed from 127 to 10 because there is no routing track above this layer
[PSP]    Started Early Global Route kernel ( Curr Mem: 6.14 MB )
[NR-eGR] Read 43181 nets ( ignored 42986 )
[NR-eGR] There are 195 clock nets ( 195 with NDR ).
[NR-eGR] Layer group 1: route 101 net(s) in layer range [5, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 7.104328e+03um
[NR-eGR] Create a new net group with 3 nets and layer range [5, 8]
[NR-eGR] Layer group 2: route 94 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 2: 0.01% H + 0.08% V. EstWL: 3.038024e+04um
[NR-eGR] Create a new net group with 19 nets and layer range [3, 6]
[NR-eGR] Layer group 3: route 3 net(s) in layer range [5, 8]
[NR-eGR] Early Global Route overflow of layer group 3: 0.01% H + 0.00% V. EstWL: 2.892560e+04um
[NR-eGR] Create a new net group with 3 nets and layer range [5, 9]
[NR-eGR] Layer group 4: route 19 net(s) in layer range [3, 6]
[NR-eGR] Early Global Route overflow of layer group 4: 0.01% H + 0.00% V. EstWL: 3.625230e+04um
[NR-eGR] Create a new net group with 12 nets and layer range [3, 8]
[NR-eGR] Layer group 5: route 3 net(s) in layer range [5, 9]
[NR-eGR] Early Global Route overflow of layer group 5: 0.01% H + 0.00% V. EstWL: 3.574903e+04um
[NR-eGR] Create a new net group with 2 nets and layer range [3, 9]
[NR-eGR] Layer group 6: route 12 net(s) in layer range [3, 8]
[NR-eGR] Early Global Route overflow of layer group 6: 0.01% H + 0.00% V. EstWL: 3.981868e+04um
[NR-eGR] Move 12 nets to the existing net group with layer range [3, 9]
[NR-eGR] Layer group 7: route 14 net(s) in layer range [3, 9]
[NR-eGR] Early Global Route overflow of layer group 7: 0.01% H + 0.00% V. EstWL: 4.336499e+04um
[NR-eGR] Create a new net group with 11 nets and layer range [2, 9]
[NR-eGR] Layer group 8: route 11 net(s) in layer range [2, 9]
[NR-eGR] Early Global Route overflow of layer group 8: 0.01% H + 0.00% V. EstWL: 5.051614e+04um
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Total eGR-routed clock nets wire length: 30330um, number of vias: 11897
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]               Length (um)   Vias 
[NR-eGR] ---------------------------------
[NR-eGR]  M1    (1H)             0   3886 
[NR-eGR]  M2    (2V)          2283   4349 
[NR-eGR]  M3    (3H)         12383   2996 
[NR-eGR]  M4    (4V)          6642    369 
[NR-eGR]  M5    (5H)          5515    217 
[NR-eGR]  M6    (6V)          3264     44 
[NR-eGR]  M7    (7H)            53     34 
[NR-eGR]  M8    (8V)            46      2 
[NR-eGR]  M9    (9H)           143      0 
[NR-eGR]  MRDL  (10V)            0      0 
[NR-eGR] ---------------------------------
[NR-eGR]        Total        30330  11897 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 21002um
[NR-eGR] Total length: 30330um, number of vias: 11897
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 30330um, number of vias: 11897
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]               Length (um)    Vias 
[NR-eGR] ----------------------------------
[NR-eGR]  M1    (1H)             0  162887 
[NR-eGR]  M2    (2V)        219831  218549 
[NR-eGR]  M3    (3H)        300761   68006 
[NR-eGR]  M4    (4V)        138539   16167 
[NR-eGR]  M5    (5H)        115893    4445 
[NR-eGR]  M6    (6V)         56434    2304 
[NR-eGR]  M7    (7H)         57138     295 
[NR-eGR]  M8    (8V)          2762      90 
[NR-eGR]  M9    (9H)          3769       0 
[NR-eGR]  MRDL  (10V)            0       0 
[NR-eGR] ----------------------------------
[NR-eGR]        Total       895127  472743 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 781028um
[NR-eGR] Total length: 895127um, number of vias: 472743
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 4.66 sec, Real: 3.28 sec, Curr Mem: 6.18 MB )
[NR-eGR] Finished Early Global Route ( CPU: 4.68 sec, Real: 3.30 sec, Curr Mem: 6.13 MB )
      Early Global Route - eGR->Nr High Frequency step done. (took cpu=0:00:05.0 real=0:00:03.6)
    Routing using eGR in eGR->NR Step done.
    Routing using NR in eGR->NR Step...

CCOPT: Preparing to route 195 clock nets with NanoRoute.
  94 nets are default rule and 101 are CTS_RULE.
  Preferred NanoRoute mode settings: Current
-route_detail_end_iteration 0
-route_detail_post_route_spread_wire auto
-route_with_via_only_for_stdcell_pin false
      Clock detailed routing...
        NanoRoute...
% Begin globalDetailRoute (date=05/19 01:22:41, mem=3276.0M)

globalDetailRoute

#Start globalDetailRoute on Sun May 19 01:22:41 2024
#
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "10".
#NanoRoute Version 23.10-p003_1 NR240109-1512/23_10-UB
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "10".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "10".
#
#Wire/Via statistics before line assignment ...
#Total number of nets with non-default rule or having extra spacing = 195
#Total wire length = 30330 um.
#Total half perimeter of net bounding box = 21208 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 2283 um.
#Total wire length on LAYER M3 = 12383 um.
#Total wire length on LAYER M4 = 6642 um.
#Total wire length on LAYER M5 = 5515 um.
#Total wire length on LAYER M6 = 3264 um.
#Total wire length on LAYER M7 = 53 um.
#Total wire length on LAYER M8 = 46 um.
#Total wire length on LAYER M9 = 143 um.
#Total wire length on LAYER MRDL = 0 um.
#Total number of vias = 11897
#Up-Via Summary (total 11897):
#           
#-----------------------
# M1               3886
# M2               4349
# M3               2996
# M4                369
# M5                217
# M6                 44
# M7                 34
# M8                  2
#-----------------------
#                 11897 
#
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "10".
#Start routing data preparation on Sun May 19 01:22:44 2024
#
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "10".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "10".
#WARNING (NRDB-2040) Rule LEF_DEFAULT doesn't specify any vias that satisfy all of the area rules for layer M2 M3 M4 M5 M6 M7 
#WARNING (NRDB-2040) Rule CTS_RULE doesn't specify any vias that satisfy all of the area rules for layer M2 M3 M4 M5 M6 M7 
#Initial pin access analysis.
#Detail pin access analysis.
# M1           H   Track-Pitch = 0.15200    Line-2-Via Pitch = 0.10500
# M2           V   Track-Pitch = 0.15200    Line-2-Via Pitch = 0.11400
# M3           H   Track-Pitch = 0.30400    Line-2-Via Pitch = 0.11400
# M4           V   Track-Pitch = 0.30400    Line-2-Via Pitch = 0.11400
# M5           H   Track-Pitch = 0.60800    Line-2-Via Pitch = 0.11400
# M6           V   Track-Pitch = 0.60800    Line-2-Via Pitch = 0.11400
# M7           H   Track-Pitch = 1.21600    Line-2-Via Pitch = 0.11400
# M8           V   Track-Pitch = 1.21600    Line-2-Via Pitch = 0.11400
# M9           H   Track-Pitch = 2.43200    Line-2-Via Pitch = 0.21600
# MRDL         V   Track-Pitch = 4.86400    Line-2-Via Pitch = 4.50000
#Bottom routing layer index=1(M1), bottom routing layer for shielding=1(M1), bottom shield layer=1(M1)
#shield_bottom_stripe_layer=1(M1), shield_top_stripe_layer=10(MRDL)
#pin_access_rlayer=2(M2)
#shield_top_dpt_rlayer=-1 top_rlayer=10 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
#enable_dpt_layer_shield=F
#has_line_end_grid=F
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3411.26 (MB), peak = 3675.56 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.30400.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:06, elapsed time = 00:00:02, memory = 3454.82 (MB), peak = 3675.56 (MB)
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "10".
#
#Connectivity extraction summary:
#195 routed net(s) are imported.
#2980 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 3175.
#
#Start instance access analysis using 8 threads...
#Set layer M1 to be advanced pin access layer.
#Set instance access analysis scope -6.68800, -6.59200, 867.36700, 588.44800
#36 out of 40636 (0.09%) instances are not legally placed.
#0 instance pins are hard to access
#Instance access analysis statistics:
#Cpu time = 00:00:02
#Elapsed time = 00:00:01
#Increased memory = 7.20 (MB)
#Total memory = 3462.06 (MB)
#Peak memory = 3675.56 (MB)
Updating RC Grid density data for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
#
#Distribution of nets:
#  
# #pin range           #net       % 
#------------------------------------
#          2           21086 ( 45.7%)
#          3           11527 ( 25.0%)
#          4            2716 (  5.9%)
#          5            1653 (  3.6%)
#          6            2921 (  6.3%)
#          7             307 (  0.7%)
#          8             286 (  0.6%)
#          9             360 (  0.8%)
#  10  -  19            1759 (  3.8%)
#  20  -  29             410 (  0.9%)
#  30  -  39              69 (  0.1%)
#  40  -  49              29 (  0.1%)
#  50  -  59              18 (  0.0%)
#  60  -  69               6 (  0.0%)
#  70  -  79               2 (  0.0%)
#  80  -  89               2 (  0.0%)
#  90  -  99              20 (  0.0%)
#  100 - 199              12 (  0.0%)
#     >=2000               0 (  0.0%)
#
#Total: 46163 nets, 43183 non-trivial nets
#                                    #net       % 
#-------------------------------------------------
#  Fully global routed                195 ( 0.5%)
#  Clock                              195
#  Tie-net                              2
#  Nondefault rule                    101
#  Extra space                         94
#  Prefer layer range               43183
#
#  Rule            #net     #shield    Pref.Layer
#------------------------------------------------
#  CTS_RULE         101           0      [ 5,  6]
#
#Nets in 3 layer ranges:
#  Bottom Pref.Layer    Top Pref.Layer       #net       % 
#---------------------------------------------------------
#            -------           6 M6  *      42988 ( 99.5%)
#             3 M3             4 M4            94 (  0.2%)
#             5 M5             6 M6           101 (  0.2%)
#
#195 nets selected.
#
#
#..
#
#Iteration 1.1: cpu:00:00:01, real:00:00:00, mem:3.5 GB, peak:3.6 GB --2.28 [8]--
#Iteration 1.2: cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:3.6 GB --1.36 [8]--
#Iteration 1.3: cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:3.6 GB --1.40 [8]--
#Iteration 1.4: cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:3.6 GB --1.40 [8]--
#Iteration 2.1: cpu:00:00:01, real:00:00:00, mem:3.5 GB, peak:3.6 GB --2.55 [8]--
#Iteration 2.2: cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:3.6 GB --1.34 [8]--
#Iteration 2.3: cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:3.6 GB --1.28 [8]--
#Iteration 2.4: cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:3.6 GB --1.17 [8]--
#Iteration 3.1: cpu:00:00:01, real:00:00:00, mem:3.5 GB, peak:3.6 GB --2.39 [8]--
#Iteration 3.2: cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:3.6 GB --1.28 [8]--
#Iteration 3.3: cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:3.6 GB --1.27 [8]--
#Iteration 3.4: cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:3.6 GB --1.29 [8]--
#
#Line Assignment statistics:
#Cpu time = 00:00:05
#Elapsed time = 00:00:03
#Increased memory = 12.41 (MB)
#Total memory = 3581.73 (MB)
#Peak memory = 3675.56 (MB)
#End Line Assignment: cpu:00:00:06, real:00:00:03, mem:3.5 GB, peak:3.6 GB --1.96 [8]--
#
#Wire/Via statistics after line assignment ...
#Total number of nets with non-default rule or having extra spacing = 195
#Total wire length = 30239 um.
#Total half perimeter of net bounding box = 21208 um.
#Total wire length on LAYER M1 = 34 um.
#Total wire length on LAYER M2 = 2798 um.
#Total wire length on LAYER M3 = 12212 um.
#Total wire length on LAYER M4 = 6257 um.
#Total wire length on LAYER M5 = 5472 um.
#Total wire length on LAYER M6 = 3237 um.
#Total wire length on LAYER M7 = 70 um.
#Total wire length on LAYER M8 = 15 um.
#Total wire length on LAYER M9 = 143 um.
#Total wire length on LAYER MRDL = 0 um.
#Total number of vias = 10477
#Up-Via Summary (total 10477):
#           
#-----------------------
# M1               3886
# M2               4069
# M3               1926
# M4                328
# M5                192
# M6                 38
# M7                 36
# M8                  2
#-----------------------
#                 10477 
#
#Routing data preparation, pin analysis, line assignment statistics:
#Cpu time = 00:00:15
#Elapsed time = 00:00:07
#Increased memory = 201.38 (MB)
#Total memory = 3544.72 (MB)
#Peak memory = 3675.56 (MB)
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "10".
#Skip comparing routing design signature in db-snapshot flow
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "10".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "10".
#Using multithreading with 8 threads.
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "10".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "10".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "10".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "10".
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 15
#
#  By Layer and Type:
#
#---------+-------+------+-------+
#  -      | MetSpc| Short| Totals|
#---------+-------+------+-------+
#  M1     |      0|     0|      0|
#  M2     |      0|     1|      1|
#  M3     |      2|     2|      4|
#  M4     |      0|     0|      0|
#  M5     |      0|     0|      0|
#  M6     |      0|     2|      2|
#  M7     |      3|     5|      8|
#  Totals |      5|    10|     15|
#---------+-------+------+-------+
#
#cpu time = 00:02:00, elapsed time = 00:00:17, memory = 3615.39 (MB), peak = 4350.59 (MB)
#start 1st optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 3612.13 (MB), peak = 4350.59 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 195
#Total wire length = 30895 um.
#Total half perimeter of net bounding box = 21208 um.
#Total wire length on LAYER M1 = 1 um.
#Total wire length on LAYER M2 = 1801 um.
#Total wire length on LAYER M3 = 13217 um.
#Total wire length on LAYER M4 = 6907 um.
#Total wire length on LAYER M5 = 5468 um.
#Total wire length on LAYER M6 = 3249 um.
#Total wire length on LAYER M7 = 99 um.
#Total wire length on LAYER M8 = 5 um.
#Total wire length on LAYER M9 = 147 um.
#Total wire length on LAYER MRDL = 0 um.
#Total number of vias = 10239
#Up-Via Summary (total 10239):
#           
#-----------------------
# M1               3888
# M2               3495
# M3               2270
# M4                316
# M5                190
# M6                 38
# M7                 36
# M8                  6
#-----------------------
#                 10239 
#
#Total number of DRC violations = 0
#Cpu time = 00:02:02
#Elapsed time = 00:00:18
#Increased memory = 37.68 (MB)
#Total memory = 3582.45 (MB)
#Peak memory = 4350.59 (MB)
#detailRoute Statistics:
#Cpu time = 00:02:02
#Elapsed time = 00:00:18
#Increased memory = 37.74 (MB)
#Total memory = 3582.46 (MB)
#Peak memory = 4350.59 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:02:23
#Elapsed time = 00:00:28
#Increased memory = 262.90 (MB)
#Total memory = 3538.91 (MB)
#Peak memory = 4350.59 (MB)
#Number of warnings = 16
#Total number of warnings = 16
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Sun May 19 01:23:09 2024
#
#
#  Scalability Statistics
#
#-------------------------+---------+-------------+------------+
#  globalDetailRoute      | cpu time| elapsed time| scalability|
#-------------------------+---------+-------------+------------+
#  Pre Callback           | 00:00:00|     00:00:00|         1.0|
#  Post Callback          | 00:00:00|     00:00:00|         1.0|
#  Timing Data Generation | 00:00:00|     00:00:00|         1.0|
#  DB Import              | 00:00:04|     00:00:03|         1.6|
#  DB Export              | 00:00:01|     00:00:01|         1.0|
#  Cell Pin Access        | 00:00:05|     00:00:01|         1.0|
#  Instance Pin Access    | 00:00:02|     00:00:01|         1.0|
#  Data Preparation       | 00:00:01|     00:00:01|         1.0|
#  Line Assignment        | 00:00:06|     00:00:03|         1.9|
#  Detail Routing         | 00:02:01|     00:00:18|         6.9|
#  Entire Command         | 00:02:23|     00:00:28|         5.0|
#-------------------------+---------+-------------+------------+
#
% End globalDetailRoute (date=05/19 01:23:09, total cpu=0:02:23, real=0:00:28.0, peak res=4350.6M, current mem=3525.8M)
        NanoRoute done. (took cpu=0:02:23 real=0:00:28.5)
      Clock detailed routing done.
Skipping check of guided vs. routed net lengths.
Set FIXED routing status on 195 net(s)
Set FIXED placed status on 191 instance(s)
      Route Remaining Unrouted Nets...
Running earlyGlobalRoute to complete any remaining unrouted nets.
[NR-eGR] Started Early Global Route ( Curr Mem: 6.25 MB )
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Max route layer is changed from 127 to 10 because there is no routing track above this layer
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 6.25 MB )
[NR-eGR] Read 43181 nets ( ignored 195 )
[NR-eGR] Layer group 1: route 42986 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.17% H + 0.06% V. EstWL: 8.330606e+05um
[NR-eGR] Overflow after Early Global Route 0.13% H + 0.02% V
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]               Length (um)    Vias 
[NR-eGR] ----------------------------------
[NR-eGR]  M1    (1H)             1  163273 
[NR-eGR]  M2    (2V)        220557  218187 
[NR-eGR]  M3    (3H)        306099   67939 
[NR-eGR]  M4    (4V)        139647   16399 
[NR-eGR]  M5    (5H)        120489    4559 
[NR-eGR]  M6    (6V)         57565    2356 
[NR-eGR]  M7    (7H)         57827     310 
[NR-eGR]  M8    (8V)          2547     106 
[NR-eGR]  M9    (9H)          4243       0 
[NR-eGR]  MRDL  (10V)            0       0 
[NR-eGR] ----------------------------------
[NR-eGR]        Total       908975  473129 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 781028um
[NR-eGR] Total length: 908975um, number of vias: 473129
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 7.11 sec, Real: 3.17 sec, Curr Mem: 6.29 MB )
[NR-eGR] Finished Early Global Route ( CPU: 7.16 sec, Real: 3.21 sec, Curr Mem: 6.22 MB )
      Route Remaining Unrouted Nets done. (took cpu=0:00:07.2 real=0:00:03.3)
    Routing using NR in eGR->NR Step done.
Net route status summary:
  Clock:       195 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=195, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 45968 (unrouted=2982, trialRouted=42986, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2980, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

    Leaving CCOpt scope - Routing Tools done. (took cpu=0:02:36 real=0:00:36.0)
  Clock implementation routing done.
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
**WARN: (IMPEXT-6191):	Using a captable file is not recommended for process nodes less than or equal to 32 nm due to parasitic accuracy concerns. The Quantus QRC technology file should be specified for all RC corners using the command create_rc_corner or update_rc_corner, which will then be used for preRoute and postRoute(effort level medium or high or signoff) extraction engines.
Type 'man IMPEXT-6191' for more detail.
Extraction called for design 'ORCA_TOP' of instances=40635 and nets=46163 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design ORCA_TOP.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC Grid density data for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:01.7  Real Time: 0:00:02.0  MEM: 6565.438M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:01.7 real=0:00:01.7)
  Clock tree timing engine global stage delay update for worst_corner:setup.late...
  Clock tree timing engine global stage delay update for worst_corner:setup.late done. (took cpu=0:00:00.4 real=0:00:00.2)
  Clock DAG stats after routing clock trees:
    cell counts      : b=125, i=2, icg=26, dcg=0, l=37, total=190
    sink counts      : regular=3514, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3514
    misc counts      : r=5, pp=1, mci=36
    cell areas       : b=602.830um^2, i=13.215um^2, icg=171.801um^2, dcg=0.000um^2, l=103.182um^2, total=891.029um^2
    cell capacitance : b=184.914fF, i=1.537fF, icg=18.382fF, dcg=0.000fF, l=37.583fF, total=242.416fF
    sink capacitance : total=2683.153fF, avg=0.764fF, sd=0.887fF, min=0.000fF, max=10.000fF
    wire capacitance : top=0.000fF, trunk=733.436fF, leaf=2264.681fF, total=2998.117fF
    wire lengths     : top=0.000um, trunk=7183.239um, leaf=23711.624um, total=30894.863um
    hp wire lengths  : top=0.000um, trunk=6570.352um, leaf=14021.774um, total=20592.126um
  Clock DAG net violations after routing clock trees: none
  Clock DAG primary half-corner transition distribution after routing clock trees:
    Trunk : target=0.145ns count=1 avg=0.069ns sd=0.000ns min=0.069ns max=0.069ns {1 <= 0.087ns, 0 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
    Trunk : target=0.171ns count=1 avg=0.033ns sd=0.000ns min=0.033ns max=0.033ns {1 <= 0.102ns, 0 <= 0.136ns, 0 <= 0.154ns, 0 <= 0.162ns, 0 <= 0.171ns}
    Trunk : target=0.172ns count=3 avg=0.035ns sd=0.007ns min=0.031ns max=0.043ns {3 <= 0.103ns, 0 <= 0.138ns, 0 <= 0.155ns, 0 <= 0.163ns, 0 <= 0.172ns}
    Trunk : target=0.177ns count=3 avg=0.079ns sd=0.027ns min=0.056ns max=0.109ns {2 <= 0.106ns, 1 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
    Trunk : target=0.180ns count=1 avg=0.078ns sd=0.000ns min=0.078ns max=0.078ns {1 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
    Trunk : target=0.184ns count=2 avg=0.018ns sd=0.000ns min=0.018ns max=0.018ns {2 <= 0.110ns, 0 <= 0.147ns, 0 <= 0.166ns, 0 <= 0.175ns, 0 <= 0.184ns}
    Trunk : target=0.184ns count=6 avg=0.135ns sd=0.014ns min=0.114ns max=0.145ns {0 <= 0.111ns, 6 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.175ns, 0 <= 0.184ns}
    Trunk : target=0.209ns count=1 avg=0.069ns sd=0.000ns min=0.069ns max=0.069ns {1 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
    Trunk : target=0.224ns count=34 avg=0.090ns sd=0.030ns min=0.041ns max=0.135ns {33 <= 0.134ns, 1 <= 0.179ns, 0 <= 0.202ns, 0 <= 0.213ns, 0 <= 0.224ns}
    Trunk : target=0.226ns count=50 avg=0.108ns sd=0.031ns min=0.000ns max=0.216ns {48 <= 0.136ns, 1 <= 0.181ns, 0 <= 0.204ns, 0 <= 0.215ns, 1 <= 0.226ns}
    Leaf  : target=0.078ns count=12 avg=0.060ns sd=0.010ns min=0.038ns max=0.068ns {2 <= 0.047ns, 2 <= 0.062ns, 8 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
    Leaf  : target=0.110ns count=4 avg=0.079ns sd=0.006ns min=0.070ns max=0.086ns {0 <= 0.066ns, 4 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
    Leaf  : target=0.145ns count=1 avg=0.055ns sd=0.000ns min=0.055ns max=0.055ns {1 <= 0.087ns, 0 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
    Leaf  : target=0.184ns count=1 avg=0.070ns sd=0.000ns min=0.070ns max=0.070ns {1 <= 0.110ns, 0 <= 0.147ns, 0 <= 0.166ns, 0 <= 0.175ns, 0 <= 0.184ns}
    Leaf  : target=0.209ns count=1 avg=0.063ns sd=0.000ns min=0.063ns max=0.063ns {1 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
    Leaf  : target=0.224ns count=7 avg=0.099ns sd=0.028ns min=0.046ns max=0.126ns {7 <= 0.134ns, 0 <= 0.179ns, 0 <= 0.202ns, 0 <= 0.213ns, 0 <= 0.224ns}
    Leaf  : target=0.226ns count=68 avg=0.126ns sd=0.030ns min=0.088ns max=0.215ns {33 <= 0.136ns, 34 <= 0.181ns, 0 <= 0.204ns, 1 <= 0.215ns, 0 <= 0.226ns}
  Clock DAG library cell distribution after routing clock trees {count}:
     Bufs: NBUFFX32_LVT: 36 NBUFFX16_LVT: 2 NBUFFX8_LVT: 6 NBUFFX4_LVT: 37 NBUFFX2_LVT: 44 
     Invs: IBUFFX16_LVT: 2 
     ICGs: CGLNPRX8_LVT: 6 CGLPPRX8_LVT: 4 CGLPPRX2_LVT: 13 CGLNPRX2_LVT: 3 
   Logics: AO21X2_LVT: 2 AO22X2_RVT: 16 AO21X1_LVT: 2 LSUPX1_RVT: 1 AO22X1_RVT: 16 
  Primary reporting skew groups after routing clock trees:
    skew_group SDRAM_CLK/func_best_mode: insertion delay [min=0.997, max=1.131, avg=1.098, sd=0.024, skn=-0.072, kur=-1.141], skew [0.134 vs 0.100*], 99.7% {1.068, 1.131} (wid=0.057 ws=0.052) (gid=1.110 gs=0.119)
  Skew group summary after routing clock trees:
    skew_group PCI_CLK/func_best_mode: insertion delay [min=0.567, max=0.743, avg=0.723, sd=0.026, skn=-4.500, kur=25.035], skew [0.176 vs 0.100*], 98% {0.699, 0.743} (wid=0.060 ws=0.057) (gid=0.698 gs=0.134)
    skew_group SDRAM_CLK/func_best_mode: insertion delay [min=0.997, max=1.131, avg=1.098, sd=0.024, skn=-0.072, kur=-1.141], skew [0.134 vs 0.100*], 99.7% {1.068, 1.131} (wid=0.057 ws=0.052) (gid=1.110 gs=0.119)
    skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=0.989, max=1.525, avg=1.450, sd=0.146, skn=-2.722, kur=5.728], skew [0.536 vs 0.100*], 90.7% {1.428, 1.525} (wid=0.024 ws=0.023) (gid=1.513 gs=0.529)
    skew_group SYS_2x_CLK/func_worst_mode: insertion delay [min=0.989, max=1.097, avg=1.002, sd=0.032, skn=2.843, kur=6.866], skew [0.108 vs 0.100*], 90% {0.989, 1.089} (wid=0.006 ws=0.005) (gid=1.096 gs=0.112)
    skew_group ate_clk/test_best_mode: insertion delay [min=0.958, max=1.553, avg=1.085, sd=0.110, skn=3.596, kur=11.710], skew [0.596 vs 0.100*], 94.1% {1.026, 1.126} (wid=0.064 ws=0.061) (gid=1.541 gs=0.594)
    skew_group ate_clk/test_worst_mode: insertion delay [min=0.958, max=1.094, avg=1.059, sd=0.023, skn=-0.005, kur=-1.075], skew [0.136 vs 0.100*], 99.8% {1.026, 1.094} (wid=0.064 ws=0.061) (gid=1.072 gs=0.126)
  CCOpt::Phase::Routing done. (took cpu=0:02:38 real=0:00:38.4)
  CCOpt::Phase::PostConditioning...
  Leaving CCOpt scope - Initializing placement interface...
**WARN: (IMPSP-270):	Cannot find a legal location for MASTER CELL 'LSUPX1_RVT'.
Type 'man IMPSP-270' for more detail.

  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.4 real=0:00:00.3)
  Found 5 placement violations.
  PostConditioning...
    PostConditioning active optimizations:
     - DRV fixing with initial upsizing, sizing and buffering
     - Skew fixing with sizing
    
    Currently running CTS, using active skew data
    ProEngine running partially connected to DB
    Reset bufferability constraints...
    Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
    Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
    PostConditioning Upsizing To Fix DRVs...
      Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
      CCOpt-PostConditioning: considered: 195, tested: 195, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
      
      Statistics: Fix DRVs (initial upsizing):
      ========================================
      
      Cell changes by Net Type:
      
      -------------------------------------------------------------------------------------------------
      Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
      -------------------------------------------------------------------------------------------------
      top                0            0           0            0                    0                0
      trunk              0            0           0            0                    0                0
      leaf               0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      Total              0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
      
      Clock DAG stats after 'PostConditioning Upsizing To Fix DRVs':
        cell counts      : b=125, i=2, icg=26, dcg=0, l=37, total=190
        sink counts      : regular=3514, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3514
        misc counts      : r=5, pp=1, mci=36
        cell areas       : b=602.830um^2, i=13.215um^2, icg=171.801um^2, dcg=0.000um^2, l=103.182um^2, total=891.029um^2
        cell capacitance : b=184.914fF, i=1.537fF, icg=18.382fF, dcg=0.000fF, l=37.583fF, total=242.416fF
        sink capacitance : total=2683.153fF, avg=0.764fF, sd=0.887fF, min=0.000fF, max=10.000fF
        wire capacitance : top=0.000fF, trunk=733.436fF, leaf=2264.681fF, total=2998.117fF
        wire lengths     : top=0.000um, trunk=7183.239um, leaf=23711.624um, total=30894.863um
        hp wire lengths  : top=0.000um, trunk=6570.352um, leaf=14021.774um, total=20592.126um
      Clock DAG net violations after 'PostConditioning Upsizing To Fix DRVs': none
      Clock DAG primary half-corner transition distribution after 'PostConditioning Upsizing To Fix DRVs':
        Trunk : target=0.145ns count=1 avg=0.069ns sd=0.000ns min=0.069ns max=0.069ns {1 <= 0.087ns, 0 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
        Trunk : target=0.171ns count=1 avg=0.033ns sd=0.000ns min=0.033ns max=0.033ns {1 <= 0.102ns, 0 <= 0.136ns, 0 <= 0.154ns, 0 <= 0.162ns, 0 <= 0.171ns}
        Trunk : target=0.172ns count=3 avg=0.035ns sd=0.007ns min=0.031ns max=0.043ns {3 <= 0.103ns, 0 <= 0.138ns, 0 <= 0.155ns, 0 <= 0.163ns, 0 <= 0.172ns}
        Trunk : target=0.177ns count=3 avg=0.079ns sd=0.027ns min=0.056ns max=0.109ns {2 <= 0.106ns, 1 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
        Trunk : target=0.180ns count=1 avg=0.078ns sd=0.000ns min=0.078ns max=0.078ns {1 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
        Trunk : target=0.184ns count=2 avg=0.018ns sd=0.000ns min=0.018ns max=0.018ns {2 <= 0.110ns, 0 <= 0.147ns, 0 <= 0.166ns, 0 <= 0.175ns, 0 <= 0.184ns}
        Trunk : target=0.184ns count=6 avg=0.135ns sd=0.014ns min=0.114ns max=0.145ns {0 <= 0.111ns, 6 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.175ns, 0 <= 0.184ns}
        Trunk : target=0.209ns count=1 avg=0.069ns sd=0.000ns min=0.069ns max=0.069ns {1 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
        Trunk : target=0.224ns count=34 avg=0.090ns sd=0.030ns min=0.041ns max=0.135ns {33 <= 0.134ns, 1 <= 0.179ns, 0 <= 0.202ns, 0 <= 0.213ns, 0 <= 0.224ns}
        Trunk : target=0.226ns count=50 avg=0.108ns sd=0.031ns min=0.000ns max=0.216ns {48 <= 0.136ns, 1 <= 0.181ns, 0 <= 0.204ns, 0 <= 0.215ns, 1 <= 0.226ns}
        Leaf  : target=0.078ns count=12 avg=0.060ns sd=0.010ns min=0.038ns max=0.068ns {2 <= 0.047ns, 2 <= 0.062ns, 8 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
        Leaf  : target=0.110ns count=4 avg=0.079ns sd=0.006ns min=0.070ns max=0.086ns {0 <= 0.066ns, 4 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
        Leaf  : target=0.145ns count=1 avg=0.055ns sd=0.000ns min=0.055ns max=0.055ns {1 <= 0.087ns, 0 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
        Leaf  : target=0.184ns count=1 avg=0.070ns sd=0.000ns min=0.070ns max=0.070ns {1 <= 0.110ns, 0 <= 0.147ns, 0 <= 0.166ns, 0 <= 0.175ns, 0 <= 0.184ns}
        Leaf  : target=0.209ns count=1 avg=0.063ns sd=0.000ns min=0.063ns max=0.063ns {1 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
        Leaf  : target=0.224ns count=7 avg=0.099ns sd=0.028ns min=0.046ns max=0.126ns {7 <= 0.134ns, 0 <= 0.179ns, 0 <= 0.202ns, 0 <= 0.213ns, 0 <= 0.224ns}
        Leaf  : target=0.226ns count=68 avg=0.126ns sd=0.030ns min=0.088ns max=0.215ns {33 <= 0.136ns, 34 <= 0.181ns, 0 <= 0.204ns, 1 <= 0.215ns, 0 <= 0.226ns}
      Clock DAG library cell distribution after 'PostConditioning Upsizing To Fix DRVs' {count}:
         Bufs: NBUFFX32_LVT: 36 NBUFFX16_LVT: 2 NBUFFX8_LVT: 6 NBUFFX4_LVT: 37 NBUFFX2_LVT: 44 
         Invs: IBUFFX16_LVT: 2 
         ICGs: CGLNPRX8_LVT: 6 CGLPPRX8_LVT: 4 CGLPPRX2_LVT: 13 CGLNPRX2_LVT: 3 
       Logics: AO21X2_LVT: 2 AO22X2_RVT: 16 AO21X1_LVT: 2 LSUPX1_RVT: 1 AO22X1_RVT: 16 
      Primary reporting skew groups after 'PostConditioning Upsizing To Fix DRVs':
        skew_group SDRAM_CLK/func_best_mode: insertion delay [min=0.997, max=1.131], skew [0.134 vs 0.100*]
      Skew group summary after 'PostConditioning Upsizing To Fix DRVs':
        skew_group PCI_CLK/func_best_mode: insertion delay [min=0.567, max=0.743], skew [0.176 vs 0.100*]
        skew_group SDRAM_CLK/func_best_mode: insertion delay [min=0.997, max=1.131], skew [0.134 vs 0.100*]
        skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=0.989, max=1.525], skew [0.536 vs 0.100*]
        skew_group SYS_2x_CLK/func_worst_mode: insertion delay [min=0.989, max=1.097], skew [0.108 vs 0.100*]
        skew_group ate_clk/test_best_mode: insertion delay [min=0.958, max=1.553], skew [0.596 vs 0.100*]
        skew_group ate_clk/test_worst_mode: insertion delay [min=0.958, max=1.094], skew [0.136 vs 0.100*]
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Upsizing To Fix DRVs done. (took cpu=0:00:00.2 real=0:00:00.2)
    Recomputing CTS skew targets...
    Resolving skew group constraints...
      Solving LP: 6 skew groups; 121 fragments, 133 fraglets and 100 vertices; 138 variables and 358 constraints; tolerance 1
    Resolving skew group constraints done.
    Recomputing CTS skew targets done. (took cpu=0:00:00.5 real=0:00:00.5)
    PostConditioning Fixing DRVs...
      Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
      CCOpt-PostConditioning: considered: 195, tested: 195, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
      
      Statistics: Fix DRVs (cell sizing):
      ===================================
      
      Cell changes by Net Type:
      
      -------------------------------------------------------------------------------------------------
      Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
      -------------------------------------------------------------------------------------------------
      top                0            0           0            0                    0                0
      trunk              0            0           0            0                    0                0
      leaf               0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      Total              0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
      
      Clock DAG stats after 'PostConditioning Fixing DRVs':
        cell counts      : b=125, i=2, icg=26, dcg=0, l=37, total=190
        sink counts      : regular=3514, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3514
        misc counts      : r=5, pp=1, mci=36
        cell areas       : b=602.830um^2, i=13.215um^2, icg=171.801um^2, dcg=0.000um^2, l=103.182um^2, total=891.029um^2
        cell capacitance : b=184.914fF, i=1.537fF, icg=18.382fF, dcg=0.000fF, l=37.583fF, total=242.416fF
        sink capacitance : total=2683.153fF, avg=0.764fF, sd=0.887fF, min=0.000fF, max=10.000fF
        wire capacitance : top=0.000fF, trunk=733.436fF, leaf=2264.681fF, total=2998.117fF
        wire lengths     : top=0.000um, trunk=7183.239um, leaf=23711.624um, total=30894.863um
        hp wire lengths  : top=0.000um, trunk=6570.352um, leaf=14021.774um, total=20592.126um
      Clock DAG net violations after 'PostConditioning Fixing DRVs': none
      Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing DRVs':
        Trunk : target=0.145ns count=1 avg=0.069ns sd=0.000ns min=0.069ns max=0.069ns {1 <= 0.087ns, 0 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
        Trunk : target=0.171ns count=1 avg=0.033ns sd=0.000ns min=0.033ns max=0.033ns {1 <= 0.102ns, 0 <= 0.136ns, 0 <= 0.154ns, 0 <= 0.162ns, 0 <= 0.171ns}
        Trunk : target=0.172ns count=3 avg=0.035ns sd=0.007ns min=0.031ns max=0.043ns {3 <= 0.103ns, 0 <= 0.138ns, 0 <= 0.155ns, 0 <= 0.163ns, 0 <= 0.172ns}
        Trunk : target=0.177ns count=3 avg=0.079ns sd=0.027ns min=0.056ns max=0.109ns {2 <= 0.106ns, 1 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
        Trunk : target=0.180ns count=1 avg=0.078ns sd=0.000ns min=0.078ns max=0.078ns {1 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
        Trunk : target=0.184ns count=2 avg=0.018ns sd=0.000ns min=0.018ns max=0.018ns {2 <= 0.110ns, 0 <= 0.147ns, 0 <= 0.166ns, 0 <= 0.175ns, 0 <= 0.184ns}
        Trunk : target=0.184ns count=6 avg=0.135ns sd=0.014ns min=0.114ns max=0.145ns {0 <= 0.111ns, 6 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.175ns, 0 <= 0.184ns}
        Trunk : target=0.209ns count=1 avg=0.069ns sd=0.000ns min=0.069ns max=0.069ns {1 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
        Trunk : target=0.224ns count=34 avg=0.090ns sd=0.030ns min=0.041ns max=0.135ns {33 <= 0.134ns, 1 <= 0.179ns, 0 <= 0.202ns, 0 <= 0.213ns, 0 <= 0.224ns}
        Trunk : target=0.226ns count=50 avg=0.108ns sd=0.031ns min=0.000ns max=0.216ns {48 <= 0.136ns, 1 <= 0.181ns, 0 <= 0.204ns, 0 <= 0.215ns, 1 <= 0.226ns}
        Leaf  : target=0.078ns count=12 avg=0.060ns sd=0.010ns min=0.038ns max=0.068ns {2 <= 0.047ns, 2 <= 0.062ns, 8 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
        Leaf  : target=0.110ns count=4 avg=0.079ns sd=0.006ns min=0.070ns max=0.086ns {0 <= 0.066ns, 4 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
        Leaf  : target=0.145ns count=1 avg=0.055ns sd=0.000ns min=0.055ns max=0.055ns {1 <= 0.087ns, 0 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
        Leaf  : target=0.184ns count=1 avg=0.070ns sd=0.000ns min=0.070ns max=0.070ns {1 <= 0.110ns, 0 <= 0.147ns, 0 <= 0.166ns, 0 <= 0.175ns, 0 <= 0.184ns}
        Leaf  : target=0.209ns count=1 avg=0.063ns sd=0.000ns min=0.063ns max=0.063ns {1 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
        Leaf  : target=0.224ns count=7 avg=0.099ns sd=0.028ns min=0.046ns max=0.126ns {7 <= 0.134ns, 0 <= 0.179ns, 0 <= 0.202ns, 0 <= 0.213ns, 0 <= 0.224ns}
        Leaf  : target=0.226ns count=68 avg=0.126ns sd=0.030ns min=0.088ns max=0.215ns {33 <= 0.136ns, 34 <= 0.181ns, 0 <= 0.204ns, 1 <= 0.215ns, 0 <= 0.226ns}
      Clock DAG library cell distribution after 'PostConditioning Fixing DRVs' {count}:
         Bufs: NBUFFX32_LVT: 36 NBUFFX16_LVT: 2 NBUFFX8_LVT: 6 NBUFFX4_LVT: 37 NBUFFX2_LVT: 44 
         Invs: IBUFFX16_LVT: 2 
         ICGs: CGLNPRX8_LVT: 6 CGLPPRX8_LVT: 4 CGLPPRX2_LVT: 13 CGLNPRX2_LVT: 3 
       Logics: AO21X2_LVT: 2 AO22X2_RVT: 16 AO21X1_LVT: 2 LSUPX1_RVT: 1 AO22X1_RVT: 16 
      Primary reporting skew groups after 'PostConditioning Fixing DRVs':
        skew_group SDRAM_CLK/func_best_mode: insertion delay [min=0.997, max=1.131], skew [0.134 vs 0.100*]
      Skew group summary after 'PostConditioning Fixing DRVs':
        skew_group PCI_CLK/func_best_mode: insertion delay [min=0.567, max=0.743], skew [0.176 vs 0.100*]
        skew_group SDRAM_CLK/func_best_mode: insertion delay [min=0.997, max=1.131], skew [0.134 vs 0.100*]
        skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=0.989, max=1.525], skew [0.536 vs 0.100*]
        skew_group SYS_2x_CLK/func_worst_mode: insertion delay [min=0.989, max=1.097], skew [0.108 vs 0.100*]
        skew_group ate_clk/test_best_mode: insertion delay [min=0.958, max=1.553], skew [0.596 vs 0.100*]
        skew_group ate_clk/test_worst_mode: insertion delay [min=0.958, max=1.094], skew [0.136 vs 0.100*]
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Fixing DRVs done. (took cpu=0:00:00.1 real=0:00:00.1)
    Buffering to fix DRVs...
    Fixing DRVs with route buffering pass 1. Quick buffering: enabled
    Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    Inserted 0 buffers and inverters.
    success count. Default: 0, QS: 0, QD: 0, FS: 0, MQS: 0
    CCOpt-PostConditioning: nets considered: 195, nets tested: 195, nets violation detected: 0, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 0, nets unsuccessful: 0, buffered: 0
    Clock DAG stats PostConditioning after re-buffering DRV fixing:
      cell counts      : b=125, i=2, icg=26, dcg=0, l=37, total=190
      sink counts      : regular=3514, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3514
      misc counts      : r=5, pp=1, mci=36
      cell areas       : b=602.830um^2, i=13.215um^2, icg=171.801um^2, dcg=0.000um^2, l=103.182um^2, total=891.029um^2
      cell capacitance : b=184.914fF, i=1.537fF, icg=18.382fF, dcg=0.000fF, l=37.583fF, total=242.416fF
      sink capacitance : total=2683.153fF, avg=0.764fF, sd=0.887fF, min=0.000fF, max=10.000fF
      wire capacitance : top=0.000fF, trunk=733.436fF, leaf=2264.681fF, total=2998.117fF
      wire lengths     : top=0.000um, trunk=7183.239um, leaf=23711.624um, total=30894.863um
      hp wire lengths  : top=0.000um, trunk=6570.352um, leaf=14021.774um, total=20592.126um
    Clock DAG net violations PostConditioning after re-buffering DRV fixing: none
    Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
      Trunk : target=0.145ns count=1 avg=0.069ns sd=0.000ns min=0.069ns max=0.069ns {1 <= 0.087ns, 0 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
      Trunk : target=0.171ns count=1 avg=0.033ns sd=0.000ns min=0.033ns max=0.033ns {1 <= 0.102ns, 0 <= 0.136ns, 0 <= 0.154ns, 0 <= 0.162ns, 0 <= 0.171ns}
      Trunk : target=0.172ns count=3 avg=0.035ns sd=0.007ns min=0.031ns max=0.043ns {3 <= 0.103ns, 0 <= 0.138ns, 0 <= 0.155ns, 0 <= 0.163ns, 0 <= 0.172ns}
      Trunk : target=0.177ns count=3 avg=0.079ns sd=0.027ns min=0.056ns max=0.109ns {2 <= 0.106ns, 1 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
      Trunk : target=0.180ns count=1 avg=0.078ns sd=0.000ns min=0.078ns max=0.078ns {1 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
      Trunk : target=0.184ns count=2 avg=0.018ns sd=0.000ns min=0.018ns max=0.018ns {2 <= 0.110ns, 0 <= 0.147ns, 0 <= 0.166ns, 0 <= 0.175ns, 0 <= 0.184ns}
      Trunk : target=0.184ns count=6 avg=0.135ns sd=0.014ns min=0.114ns max=0.145ns {0 <= 0.111ns, 6 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.175ns, 0 <= 0.184ns}
      Trunk : target=0.209ns count=1 avg=0.069ns sd=0.000ns min=0.069ns max=0.069ns {1 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
      Trunk : target=0.224ns count=34 avg=0.090ns sd=0.030ns min=0.041ns max=0.135ns {33 <= 0.134ns, 1 <= 0.179ns, 0 <= 0.202ns, 0 <= 0.213ns, 0 <= 0.224ns}
      Trunk : target=0.226ns count=50 avg=0.108ns sd=0.031ns min=0.000ns max=0.216ns {48 <= 0.136ns, 1 <= 0.181ns, 0 <= 0.204ns, 0 <= 0.215ns, 1 <= 0.226ns}
      Leaf  : target=0.078ns count=12 avg=0.060ns sd=0.010ns min=0.038ns max=0.068ns {2 <= 0.047ns, 2 <= 0.062ns, 8 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
      Leaf  : target=0.110ns count=4 avg=0.079ns sd=0.006ns min=0.070ns max=0.086ns {0 <= 0.066ns, 4 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
      Leaf  : target=0.145ns count=1 avg=0.055ns sd=0.000ns min=0.055ns max=0.055ns {1 <= 0.087ns, 0 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
      Leaf  : target=0.184ns count=1 avg=0.070ns sd=0.000ns min=0.070ns max=0.070ns {1 <= 0.110ns, 0 <= 0.147ns, 0 <= 0.166ns, 0 <= 0.175ns, 0 <= 0.184ns}
      Leaf  : target=0.209ns count=1 avg=0.063ns sd=0.000ns min=0.063ns max=0.063ns {1 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
      Leaf  : target=0.224ns count=7 avg=0.099ns sd=0.028ns min=0.046ns max=0.126ns {7 <= 0.134ns, 0 <= 0.179ns, 0 <= 0.202ns, 0 <= 0.213ns, 0 <= 0.224ns}
      Leaf  : target=0.226ns count=68 avg=0.126ns sd=0.030ns min=0.088ns max=0.215ns {33 <= 0.136ns, 34 <= 0.181ns, 0 <= 0.204ns, 1 <= 0.215ns, 0 <= 0.226ns}
    Clock DAG library cell distribution PostConditioning after re-buffering DRV fixing {count}:
       Bufs: NBUFFX32_LVT: 36 NBUFFX16_LVT: 2 NBUFFX8_LVT: 6 NBUFFX4_LVT: 37 NBUFFX2_LVT: 44 
       Invs: IBUFFX16_LVT: 2 
       ICGs: CGLNPRX8_LVT: 6 CGLPPRX8_LVT: 4 CGLPPRX2_LVT: 13 CGLNPRX2_LVT: 3 
     Logics: AO21X2_LVT: 2 AO22X2_RVT: 16 AO21X1_LVT: 2 LSUPX1_RVT: 1 AO22X1_RVT: 16 
    Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
      skew_group SDRAM_CLK/func_best_mode: insertion delay [min=0.997, max=1.131, avg=1.098, sd=0.024, skn=-0.072, kur=-1.141], skew [0.134 vs 0.100*], 99.7% {1.068, 1.131} (wid=0.057 ws=0.052) (gid=1.110 gs=0.119)
    Skew group summary PostConditioning after re-buffering DRV fixing:
      skew_group PCI_CLK/func_best_mode: insertion delay [min=0.567, max=0.743, avg=0.723, sd=0.026, skn=-4.500, kur=25.035], skew [0.176 vs 0.100*], 98% {0.699, 0.743} (wid=0.060 ws=0.057) (gid=0.698 gs=0.134)
      skew_group SDRAM_CLK/func_best_mode: insertion delay [min=0.997, max=1.131, avg=1.098, sd=0.024, skn=-0.072, kur=-1.141], skew [0.134 vs 0.100*], 99.7% {1.068, 1.131} (wid=0.057 ws=0.052) (gid=1.110 gs=0.119)
      skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=0.989, max=1.525, avg=1.450, sd=0.146, skn=-2.722, kur=5.728], skew [0.536 vs 0.100*], 90.7% {1.428, 1.525} (wid=0.024 ws=0.023) (gid=1.513 gs=0.529)
      skew_group SYS_2x_CLK/func_worst_mode: insertion delay [min=0.989, max=1.097, avg=1.002, sd=0.032, skn=2.843, kur=6.866], skew [0.108 vs 0.100*], 90% {0.989, 1.089} (wid=0.006 ws=0.005) (gid=1.096 gs=0.112)
      skew_group ate_clk/test_best_mode: insertion delay [min=0.958, max=1.553, avg=1.085, sd=0.110, skn=3.596, kur=11.710], skew [0.596 vs 0.100*], 94.1% {1.026, 1.127} (wid=0.064 ws=0.061) (gid=1.541 gs=0.594)
      skew_group ate_clk/test_worst_mode: insertion delay [min=0.958, max=1.094, avg=1.059, sd=0.023, skn=-0.005, kur=-1.075], skew [0.136 vs 0.100*], 99.8% {1.026, 1.094} (wid=0.064 ws=0.061) (gid=1.072 gs=0.126)
    Buffering to fix DRVs done. (took cpu=0:00:00.2 real=0:00:00.2)
    PostConditioning Fixing Skew by cell sizing...
      Resized 2 clock insts to decrease delay.
      Resized 0 clock insts to increase delay.
      
      Statistics: Fix Skew (cell sizing):
      ===================================
      
      Cell changes by Net Type:
      
      --------------------------------------------------------------------------------------------------------------------------------
      Net Type    Attempted            Upsized            Downsized          Swapped Same Size    Total Changed      Not Sized
      --------------------------------------------------------------------------------------------------------------------------------
      top                0                    0                  0                  0                    0                  0
      trunk             43 [84.3%]            1 (2.3%)           1 (2.3%)           0                    2 (4.7%)          41 (95.3%)
      leaf               8 [15.7%]            0                  0                  0                    0 (0.0%)           8 (100.0%)
      --------------------------------------------------------------------------------------------------------------------------------
      Total             51 [100.0%]           1 (2.0%)           1 (2.0%)           0                    2 (3.9%)          49 (96.1%)
      --------------------------------------------------------------------------------------------------------------------------------
      
      Upsized: 1, Downsized: 1, Sized but same area: 0, Unchanged: 49, Area change: -1.017um^2 (-0.114%)
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
      
      Clock DAG stats after 'PostConditioning Fixing Skew by cell sizing':
        cell counts      : b=125, i=2, icg=26, dcg=0, l=37, total=190
        sink counts      : regular=3514, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3514
        misc counts      : r=5, pp=1, mci=36
        cell areas       : b=603.338um^2, i=13.215um^2, icg=170.276um^2, dcg=0.000um^2, l=103.182um^2, total=890.012um^2
        cell capacitance : b=185.083fF, i=1.537fF, icg=18.378fF, dcg=0.000fF, l=37.583fF, total=242.580fF
        sink capacitance : total=2683.153fF, avg=0.764fF, sd=0.887fF, min=0.000fF, max=10.000fF
        wire capacitance : top=0.000fF, trunk=733.436fF, leaf=2264.681fF, total=2998.117fF
        wire lengths     : top=0.000um, trunk=7183.239um, leaf=23711.624um, total=30894.863um
        hp wire lengths  : top=0.000um, trunk=6570.352um, leaf=14021.774um, total=20592.126um
      Clock DAG net violations after 'PostConditioning Fixing Skew by cell sizing': none
      Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing Skew by cell sizing':
        Trunk : target=0.145ns count=1 avg=0.069ns sd=0.000ns min=0.069ns max=0.069ns {1 <= 0.087ns, 0 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
        Trunk : target=0.171ns count=1 avg=0.033ns sd=0.000ns min=0.033ns max=0.033ns {1 <= 0.102ns, 0 <= 0.136ns, 0 <= 0.154ns, 0 <= 0.162ns, 0 <= 0.171ns}
        Trunk : target=0.172ns count=3 avg=0.035ns sd=0.007ns min=0.031ns max=0.043ns {3 <= 0.103ns, 0 <= 0.138ns, 0 <= 0.155ns, 0 <= 0.163ns, 0 <= 0.172ns}
        Trunk : target=0.177ns count=4 avg=0.083ns sd=0.024ns min=0.056ns max=0.109ns {3 <= 0.106ns, 1 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
        Trunk : target=0.180ns count=1 avg=0.078ns sd=0.000ns min=0.078ns max=0.078ns {1 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
        Trunk : target=0.184ns count=2 avg=0.018ns sd=0.000ns min=0.018ns max=0.018ns {2 <= 0.110ns, 0 <= 0.147ns, 0 <= 0.166ns, 0 <= 0.175ns, 0 <= 0.184ns}
        Trunk : target=0.184ns count=5 avg=0.138ns sd=0.014ns min=0.114ns max=0.145ns {0 <= 0.111ns, 5 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.175ns, 0 <= 0.184ns}
        Trunk : target=0.209ns count=1 avg=0.069ns sd=0.000ns min=0.069ns max=0.069ns {1 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
        Trunk : target=0.224ns count=33 avg=0.090ns sd=0.030ns min=0.041ns max=0.135ns {32 <= 0.134ns, 1 <= 0.179ns, 0 <= 0.202ns, 0 <= 0.213ns, 0 <= 0.224ns}
        Trunk : target=0.226ns count=51 avg=0.107ns sd=0.031ns min=0.000ns max=0.216ns {49 <= 0.136ns, 1 <= 0.181ns, 0 <= 0.204ns, 0 <= 0.215ns, 1 <= 0.226ns}
        Leaf  : target=0.078ns count=12 avg=0.060ns sd=0.010ns min=0.038ns max=0.068ns {2 <= 0.047ns, 2 <= 0.062ns, 8 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
        Leaf  : target=0.110ns count=4 avg=0.079ns sd=0.006ns min=0.070ns max=0.086ns {0 <= 0.066ns, 4 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
        Leaf  : target=0.145ns count=1 avg=0.055ns sd=0.000ns min=0.055ns max=0.055ns {1 <= 0.087ns, 0 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
        Leaf  : target=0.184ns count=1 avg=0.070ns sd=0.000ns min=0.070ns max=0.070ns {1 <= 0.110ns, 0 <= 0.147ns, 0 <= 0.166ns, 0 <= 0.175ns, 0 <= 0.184ns}
        Leaf  : target=0.209ns count=1 avg=0.063ns sd=0.000ns min=0.063ns max=0.063ns {1 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
        Leaf  : target=0.224ns count=7 avg=0.099ns sd=0.028ns min=0.046ns max=0.126ns {7 <= 0.134ns, 0 <= 0.179ns, 0 <= 0.202ns, 0 <= 0.213ns, 0 <= 0.224ns}
        Leaf  : target=0.226ns count=68 avg=0.126ns sd=0.030ns min=0.088ns max=0.215ns {33 <= 0.136ns, 34 <= 0.181ns, 0 <= 0.204ns, 1 <= 0.215ns, 0 <= 0.226ns}
      Clock DAG library cell distribution after 'PostConditioning Fixing Skew by cell sizing' {count}:
         Bufs: NBUFFX32_LVT: 36 NBUFFX16_LVT: 2 NBUFFX8_LVT: 6 NBUFFX4_LVT: 38 NBUFFX2_LVT: 43 
         Invs: IBUFFX16_LVT: 2 
         ICGs: CGLNPRX8_LVT: 5 CGLPPRX8_LVT: 4 CGLPPRX2_LVT: 13 CGLNPRX2_LVT: 4 
       Logics: AO21X2_LVT: 2 AO22X2_RVT: 16 AO21X1_LVT: 2 LSUPX1_RVT: 1 AO22X1_RVT: 16 
      Primary reporting skew groups after 'PostConditioning Fixing Skew by cell sizing':
        skew_group SDRAM_CLK/func_best_mode: insertion delay [min=0.997, max=1.131, avg=1.098, sd=0.024, skn=-0.072, kur=-1.141], skew [0.134 vs 0.100*], 99.7% {1.068, 1.131} (wid=0.057 ws=0.052) (gid=1.110 gs=0.119)
      Skew group summary after 'PostConditioning Fixing Skew by cell sizing':
        skew_group PCI_CLK/func_best_mode: insertion delay [min=0.567, max=0.743, avg=0.723, sd=0.026, skn=-4.500, kur=25.035], skew [0.176 vs 0.100*], 98% {0.699, 0.743} (wid=0.060 ws=0.057) (gid=0.698 gs=0.134)
        skew_group SDRAM_CLK/func_best_mode: insertion delay [min=0.997, max=1.131, avg=1.098, sd=0.024, skn=-0.072, kur=-1.141], skew [0.134 vs 0.100*], 99.7% {1.068, 1.131} (wid=0.057 ws=0.052) (gid=1.110 gs=0.119)
        skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=0.991, max=1.525, avg=1.450, sd=0.146, skn=-2.722, kur=5.722], skew [0.534 vs 0.100*], 90.7% {1.428, 1.525} (wid=0.024 ws=0.023) (gid=1.513 gs=0.527)
        skew_group SYS_2x_CLK/func_worst_mode: insertion delay [min=0.991, max=1.095, avg=1.002, sd=0.032, skn=2.867, kur=6.954], skew [0.104 vs 0.100*], 90% {0.991, 1.091} (wid=0.006 ws=0.005) (gid=1.094 gs=0.108)
        skew_group ate_clk/test_best_mode: insertion delay [min=0.958, max=1.514, avg=1.083, sd=0.101, skn=3.543, kur=11.481], skew [0.557 vs 0.100*], 93.9% {1.027, 1.127} (wid=0.064 ws=0.061) (gid=1.501 gs=0.555)
        skew_group ate_clk/test_worst_mode: insertion delay [min=0.958, max=1.094, avg=1.059, sd=0.023, skn=-0.057, kur=-0.937], skew [0.136 vs 0.100*], 99.5% {1.027, 1.094} (wid=0.064 ws=0.061) (gid=1.072 gs=0.126)
      Legalizer API calls during this step: 21 succeeded with high effort: 21 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Fixing Skew by cell sizing done. (took cpu=0:00:00.9 real=0:00:00.9)
    Reconnecting optimized routes...
    Reset timing graph...
Ignoring AAE DB Resetting ...
    Reset timing graph done.
    Reconnecting optimized routes done. (took cpu=0:00:00.1 real=0:00:00.1)
    Leaving CCOpt scope - Cleaning up placement interface...
    Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.3 real=0:00:00.1)
    Leaving CCOpt scope - ClockRefiner...
    Soft fixed 190 clock instances.
    Performing Single Pass Refine Place.
**WARN: (IMPSP-270):	Cannot find a legal location for MASTER CELL 'LSUPX1_RVT'.
Type 'man IMPSP-270' for more detail.

*** Starting refinePlace (0:36:58 mem=6567.0M) ***
Total net bbox length = 7.810e+05 (4.376e+05 3.435e+05) (ext = 1.227e+04)
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Max route layer is changed from 127 to 10 because there is no routing track above this layer
**ERROR: (IMPSP-2021):	Could not legalize <35> instances in the design. Check warning message IMPSP-270, IMPSP-452, IMPSP-2024, IMPSP-2039, IMPSP-2040, IMPSP-2042, or IMPSP-2020 in the log file for more details.Type 'man IMPSP-2021' for more detail.
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:09.0 REAL: 0:00:04.0 MEM: 6544.4MB
Summary Report:
Instances move: 0 (out of 40594 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Physical-only instances move: 0 (out of 0 movable physical-only)
Total net bbox length = 7.810e+05 (4.376e+05 3.435e+05) (ext = 1.227e+04)
Runtime: CPU: 0:00:09.2 REAL: 0:00:04.0 MEM: 6544.4MB
*** Finished refinePlace (0:37:07 mem=6544.4M) ***
    ClockRefiner summary
    All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 3667).
    CRF: num instances = 1 and num sinks = 0
    Restoring pStatusCts on 190 clock instances.
    Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:09.9 real=0:00:04.1)
    Legalizer API calls during this step: 21 succeeded with high effort: 21 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  PostConditioning done.
Net route status summary:
  Clock:       195 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=195, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 45968 (unrouted=2982, trialRouted=42986, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2980, (crossesIlmBoundary AND tooFewTerms=0)])
  Update timing and DAG stats after post-conditioning...
  Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock tree timing engine global stage delay update for worst_corner:setup.late...
  Clock tree timing engine global stage delay update for worst_corner:setup.late done. (took cpu=0:00:00.4 real=0:00:00.2)
  Clock DAG stats after post-conditioning:
    cell counts      : b=125, i=2, icg=26, dcg=0, l=37, total=190
    sink counts      : regular=3514, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3514
    misc counts      : r=5, pp=1, mci=36
    cell areas       : b=603.338um^2, i=13.215um^2, icg=170.276um^2, dcg=0.000um^2, l=103.182um^2, total=890.012um^2
    cell capacitance : b=185.083fF, i=1.537fF, icg=18.378fF, dcg=0.000fF, l=37.583fF, total=242.580fF
    sink capacitance : total=2683.153fF, avg=0.764fF, sd=0.887fF, min=0.000fF, max=10.000fF
    wire capacitance : top=0.000fF, trunk=733.436fF, leaf=2264.681fF, total=2998.117fF
    wire lengths     : top=0.000um, trunk=7183.239um, leaf=23711.624um, total=30894.863um
    hp wire lengths  : top=0.000um, trunk=6570.352um, leaf=14021.774um, total=20592.126um
  Clock DAG net violations after post-conditioning: none
  Clock DAG primary half-corner transition distribution after post-conditioning:
    Trunk : target=0.145ns count=1 avg=0.069ns sd=0.000ns min=0.069ns max=0.069ns {1 <= 0.087ns, 0 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
    Trunk : target=0.171ns count=1 avg=0.033ns sd=0.000ns min=0.033ns max=0.033ns {1 <= 0.102ns, 0 <= 0.136ns, 0 <= 0.154ns, 0 <= 0.162ns, 0 <= 0.171ns}
    Trunk : target=0.172ns count=3 avg=0.035ns sd=0.007ns min=0.031ns max=0.043ns {3 <= 0.103ns, 0 <= 0.138ns, 0 <= 0.155ns, 0 <= 0.163ns, 0 <= 0.172ns}
    Trunk : target=0.177ns count=4 avg=0.083ns sd=0.024ns min=0.056ns max=0.109ns {3 <= 0.106ns, 1 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
    Trunk : target=0.180ns count=1 avg=0.078ns sd=0.000ns min=0.078ns max=0.078ns {1 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
    Trunk : target=0.184ns count=2 avg=0.018ns sd=0.000ns min=0.018ns max=0.018ns {2 <= 0.110ns, 0 <= 0.147ns, 0 <= 0.166ns, 0 <= 0.175ns, 0 <= 0.184ns}
    Trunk : target=0.184ns count=5 avg=0.138ns sd=0.014ns min=0.114ns max=0.145ns {0 <= 0.111ns, 5 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.175ns, 0 <= 0.184ns}
    Trunk : target=0.209ns count=1 avg=0.069ns sd=0.000ns min=0.069ns max=0.069ns {1 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
    Trunk : target=0.224ns count=33 avg=0.090ns sd=0.030ns min=0.041ns max=0.135ns {32 <= 0.134ns, 1 <= 0.179ns, 0 <= 0.202ns, 0 <= 0.213ns, 0 <= 0.224ns}
    Trunk : target=0.226ns count=51 avg=0.107ns sd=0.031ns min=0.000ns max=0.216ns {49 <= 0.136ns, 1 <= 0.181ns, 0 <= 0.204ns, 0 <= 0.215ns, 1 <= 0.226ns}
    Leaf  : target=0.078ns count=12 avg=0.060ns sd=0.010ns min=0.038ns max=0.068ns {2 <= 0.047ns, 2 <= 0.062ns, 8 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
    Leaf  : target=0.110ns count=4 avg=0.079ns sd=0.006ns min=0.070ns max=0.086ns {0 <= 0.066ns, 4 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
    Leaf  : target=0.145ns count=1 avg=0.055ns sd=0.000ns min=0.055ns max=0.055ns {1 <= 0.087ns, 0 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
    Leaf  : target=0.184ns count=1 avg=0.070ns sd=0.000ns min=0.070ns max=0.070ns {1 <= 0.110ns, 0 <= 0.147ns, 0 <= 0.166ns, 0 <= 0.175ns, 0 <= 0.184ns}
    Leaf  : target=0.209ns count=1 avg=0.063ns sd=0.000ns min=0.063ns max=0.063ns {1 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
    Leaf  : target=0.224ns count=7 avg=0.099ns sd=0.028ns min=0.046ns max=0.126ns {7 <= 0.134ns, 0 <= 0.179ns, 0 <= 0.202ns, 0 <= 0.213ns, 0 <= 0.224ns}
    Leaf  : target=0.226ns count=68 avg=0.126ns sd=0.030ns min=0.088ns max=0.215ns {33 <= 0.136ns, 34 <= 0.181ns, 0 <= 0.204ns, 1 <= 0.215ns, 0 <= 0.226ns}
  Clock DAG library cell distribution after post-conditioning {count}:
     Bufs: NBUFFX32_LVT: 36 NBUFFX16_LVT: 2 NBUFFX8_LVT: 6 NBUFFX4_LVT: 38 NBUFFX2_LVT: 43 
     Invs: IBUFFX16_LVT: 2 
     ICGs: CGLNPRX8_LVT: 5 CGLPPRX8_LVT: 4 CGLPPRX2_LVT: 13 CGLNPRX2_LVT: 4 
   Logics: AO21X2_LVT: 2 AO22X2_RVT: 16 AO21X1_LVT: 2 LSUPX1_RVT: 1 AO22X1_RVT: 16 
  Primary reporting skew groups after post-conditioning:
    skew_group SDRAM_CLK/func_best_mode: insertion delay [min=0.997, max=1.131, avg=1.098, sd=0.024, skn=-0.072, kur=-1.141], skew [0.134 vs 0.100*], 99.7% {1.068, 1.131} (wid=0.057 ws=0.052) (gid=1.110 gs=0.119)
  Skew group summary after post-conditioning:
    skew_group PCI_CLK/func_best_mode: insertion delay [min=0.567, max=0.743, avg=0.723, sd=0.026, skn=-4.500, kur=25.035], skew [0.176 vs 0.100*], 98% {0.699, 0.743} (wid=0.060 ws=0.057) (gid=0.698 gs=0.134)
    skew_group SDRAM_CLK/func_best_mode: insertion delay [min=0.997, max=1.131, avg=1.098, sd=0.024, skn=-0.072, kur=-1.141], skew [0.134 vs 0.100*], 99.7% {1.068, 1.131} (wid=0.057 ws=0.052) (gid=1.110 gs=0.119)
    skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=0.991, max=1.525, avg=1.450, sd=0.146, skn=-2.722, kur=5.722], skew [0.534 vs 0.100*], 90.7% {1.428, 1.525} (wid=0.024 ws=0.023) (gid=1.513 gs=0.527)
    skew_group SYS_2x_CLK/func_worst_mode: insertion delay [min=0.991, max=1.095, avg=1.002, sd=0.032, skn=2.867, kur=6.954], skew [0.104 vs 0.100*], 90% {0.991, 1.091} (wid=0.006 ws=0.005) (gid=1.094 gs=0.108)
    skew_group ate_clk/test_best_mode: insertion delay [min=0.958, max=1.514, avg=1.083, sd=0.101, skn=3.543, kur=11.481], skew [0.557 vs 0.100*], 93.9% {1.027, 1.127} (wid=0.064 ws=0.061) (gid=1.501 gs=0.555)
    skew_group ate_clk/test_worst_mode: insertion delay [min=0.958, max=1.094, avg=1.059, sd=0.023, skn=-0.057, kur=-0.937], skew [0.136 vs 0.100*], 99.5% {1.027, 1.094} (wid=0.064 ws=0.061) (gid=1.072 gs=0.126)
  CCOpt::Phase::PostConditioning done. (took cpu=0:00:13.5 real=0:00:07.2)
  Post-balance tidy up or trial balance steps...
  
  Clock DAG stats at end of CTS:
  ==============================
  
  ---------------------------------------------------------
  Cell type                 Count    Area       Capacitance
  ---------------------------------------------------------
  Buffers                    125     603.338      185.083
  Inverters                    2      13.215        1.537
  Integrated Clock Gates      26     170.276       18.378
  Discrete Clock Gates         0       0.000        0.000
  Clock Logic                 37     103.182       37.583
  All                        190     890.012      242.580
  ---------------------------------------------------------
  
  Clock DAG miscellaneous counts at end of CTS:
  =============================================
  
  ------------------------------
  Type                     Count
  ------------------------------
  Roots                      5
  Preserved Ports            1
  Multiple Clock Inputs     36
  ------------------------------
  
  
  Clock DAG sink counts at end of CTS:
  ====================================
  
  -------------------------
  Sink type           Count
  -------------------------
  Regular             3514
  Enable Latch           0
  Load Capacitance       0
  Antenna Diode          0
  Node Sink              0
  Total               3514
  -------------------------
  
  
  Clock DAG wire lengths at end of CTS:
  =====================================
  
  --------------------
  Type     Wire Length
  --------------------
  Top           0.000
  Trunk      7183.239
  Leaf      23711.624
  Total     30894.863
  --------------------
  
  
  Clock DAG hp wire lengths at end of CTS:
  ========================================
  
  -----------------------
  Type     hp Wire Length
  -----------------------
  Top            0.000
  Trunk       6570.352
  Leaf       14021.774
  Total      20592.126
  -----------------------
  
  
  Clock DAG capacitances at end of CTS:
  =====================================
  
  -----------------------------------------
  Type     Gate        Wire        Total
  -----------------------------------------
  Top         0.000       0.000       0.000
  Trunk     225.707     733.436     959.143
  Leaf     2700.698    2264.681    4965.378
  Total    2926.405    2998.117    5924.522
  -----------------------------------------
  
  
  Clock DAG sink capacitances at end of CTS:
  ==========================================
  
  ---------------------------------------------------
  Total       Average    Std. Dev.    Min      Max
  ---------------------------------------------------
  2683.153     0.764       0.887      0.000    10.000
  ---------------------------------------------------
  
  
  Clock DAG net violations at end of CTS:
  =======================================
  
  None
  
  
  Clock DAG primary half-corner transition distribution at end of CTS:
  ====================================================================
  
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------
  Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                                Over Target
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------
  Trunk       0.145       1       0.069       0.000      0.069    0.069    {1 <= 0.087ns, 0 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}           -
  Trunk       0.171       1       0.033       0.000      0.033    0.033    {1 <= 0.102ns, 0 <= 0.136ns, 0 <= 0.154ns, 0 <= 0.162ns, 0 <= 0.171ns}           -
  Trunk       0.172       3       0.035       0.007      0.031    0.043    {3 <= 0.103ns, 0 <= 0.138ns, 0 <= 0.155ns, 0 <= 0.163ns, 0 <= 0.172ns}           -
  Trunk       0.177       4       0.083       0.024      0.056    0.109    {3 <= 0.106ns, 1 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}           -
  Trunk       0.180       1       0.078       0.000      0.078    0.078    {1 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}           -
  Trunk       0.184       2       0.018       0.000      0.018    0.018    {2 <= 0.110ns, 0 <= 0.147ns, 0 <= 0.166ns, 0 <= 0.175ns, 0 <= 0.184ns}           -
  Trunk       0.184       5       0.138       0.014      0.114    0.145    {0 <= 0.111ns, 5 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.175ns, 0 <= 0.184ns}           -
  Trunk       0.209       1       0.069       0.000      0.069    0.069    {1 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}           -
  Trunk       0.224      33       0.090       0.030      0.041    0.135    {32 <= 0.134ns, 1 <= 0.179ns, 0 <= 0.202ns, 0 <= 0.213ns, 0 <= 0.224ns}          -
  Trunk       0.226      51       0.107       0.031      0.000    0.216    {49 <= 0.136ns, 1 <= 0.181ns, 0 <= 0.204ns, 0 <= 0.215ns, 1 <= 0.226ns}          -
  Leaf        0.078      12       0.060       0.010      0.038    0.068    {2 <= 0.047ns, 2 <= 0.062ns, 8 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}           -
  Leaf        0.110       4       0.079       0.006      0.070    0.086    {0 <= 0.066ns, 4 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}           -
  Leaf        0.145       1       0.055       0.000      0.055    0.055    {1 <= 0.087ns, 0 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}           -
  Leaf        0.184       1       0.070       0.000      0.070    0.070    {1 <= 0.110ns, 0 <= 0.147ns, 0 <= 0.166ns, 0 <= 0.175ns, 0 <= 0.184ns}           -
  Leaf        0.209       1       0.063       0.000      0.063    0.063    {1 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}           -
  Leaf        0.224       7       0.099       0.028      0.046    0.126    {7 <= 0.134ns, 0 <= 0.179ns, 0 <= 0.202ns, 0 <= 0.213ns, 0 <= 0.224ns}           -
  Leaf        0.226      68       0.126       0.030      0.088    0.215    {33 <= 0.136ns, 34 <= 0.181ns, 0 <= 0.204ns, 1 <= 0.215ns, 0 <= 0.226ns}         -
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Clock DAG library cell distribution at end of CTS:
  ==================================================
  
  -----------------------------------------------
  Name            Type        Inst     Inst Area 
                              Count    (um^2)
  -----------------------------------------------
  NBUFFX32_LVT    buffer       36       384.266
  NBUFFX16_LVT    buffer        2        12.199
  NBUFFX8_LVT     buffer        6        22.873
  NBUFFX4_LVT     buffer       38        96.575
  NBUFFX2_LVT     buffer       43        87.426
  IBUFFX16_LVT    inverter      2        13.215
  CGLNPRX8_LVT    icg           5        39.392
  CGLPPRX8_LVT    icg           4        29.481
  CGLPPRX2_LVT    icg          13        75.989
  CGLNPRX2_LVT    icg           4        25.414
  AO21X2_LVT      logic         2         5.591
  AO22X2_RVT      logic        16        44.729
  AO21X1_LVT      logic         2         5.083
  LSUPX1_RVT      logic         1         7.116
  AO22X1_RVT      logic        16        40.663
  -----------------------------------------------
  
  
  Primary reporting skew groups summary at end of CTS:
  ====================================================
  
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner                Skew Group                  Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skewness    Kurtosis    Skew window occupancy
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  worst_corner:setup.late    SDRAM_CLK/func_best_mode    0.997     1.131     0.134      0.100*         0.052           0.042           1.098        0.024      -0.072      -1.141     99.7% {1.068, 1.131}
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Skew group summary at end of CTS:
  =================================
  
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner                Skew Group                    Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skewness    Kurtosis    Skew window occupancy
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  worst_corner:setup.late    PCI_CLK/func_best_mode        0.567     0.743     0.176      0.100*         0.057           0.025           0.723        0.026      -4.500      25.035     98% {0.699, 0.743}
  worst_corner:setup.late    SDRAM_CLK/func_best_mode      0.997     1.131     0.134      0.100*         0.052           0.042           1.098        0.024      -0.072      -1.141     99.7% {1.068, 1.131}
  worst_corner:setup.late    SYS_2x_CLK/func_best_mode     0.991     1.525     0.534      0.100*         0.023           0.014           1.450        0.146      -2.722       5.722     90.7% {1.428, 1.525}
  worst_corner:setup.late    SYS_2x_CLK/func_worst_mode    0.991     1.095     0.104      0.100*         0.005           0.000           1.002        0.032       2.867       6.954     90% {0.991, 1.091}
  worst_corner:setup.late    ate_clk/test_best_mode        0.958     1.514     0.557      0.100*         0.061           0.042           1.083        0.101       3.543      11.481     93.9% {1.027, 1.127}
  worst_corner:setup.late    ate_clk/test_worst_mode       0.958     1.094     0.136      0.100*         0.061           0.042           1.059        0.023      -0.057      -0.937     99.5% {1.027, 1.094}
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Min/max skew group path pins for unmet skew targets:
  ====================================================
  
  ----------------------------------------------------------------------------------------------------------------------------------
  Half-corner                Skew Group                    Min/Max    Delay    Pin
  ----------------------------------------------------------------------------------------------------------------------------------
  worst_corner:setup.late    PCI_CLK/func_best_mode        Min        0.567    occ_int2/U_clk_control_i_2/pipeline_or_tree_l_reg/CLK
  worst_corner:setup.late    PCI_CLK/func_best_mode        Max        0.743    I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_6_/CLK
  worst_corner:setup.late    SDRAM_CLK/func_best_mode      Min        0.997    occ_int2/U_clk_control_i_1/load_n_meta_2_l_reg/CLK
  worst_corner:setup.late    SDRAM_CLK/func_best_mode      Max        1.131    I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_8_/CLK
  worst_corner:setup.late    SYS_2x_CLK/func_best_mode     Min        0.991    occ_int2/U_clk_control_i_0/load_n_meta_2_l_reg/CLK
  worst_corner:setup.late    SYS_2x_CLK/func_best_mode     Max        1.525    I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_13_/CLK
  worst_corner:setup.late    SYS_2x_CLK/func_worst_mode    Min        0.991    occ_int2/U_clk_control_i_0/load_n_meta_2_l_reg/CLK
  worst_corner:setup.late    SYS_2x_CLK/func_worst_mode    Max        1.095    I_CLOCKING/sys_rst_ff_reg/CLK
  worst_corner:setup.late    ate_clk/test_best_mode        Min        0.958    occ_int2/U_clk_control_i_1/slow_clk_enable_l_reg/CLK
  worst_corner:setup.late    ate_clk/test_best_mode        Max        1.514    I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_13_/CLK
  worst_corner:setup.late    ate_clk/test_worst_mode       Min        0.958    occ_int2/U_clk_control_i_1/slow_clk_enable_l_reg/CLK
  worst_corner:setup.late    ate_clk/test_worst_mode       Max        1.094    I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_8_/CLK
  ----------------------------------------------------------------------------------------------------------------------------------
  
  
  Found a total of 0 clock tree pins with a slew violation.
  
  Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.2 real=0:00:00.2)
Synthesizing clock trees done.
Tidy Up And Update Timing...
External - Set all clocks to propagated mode...
**WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
 * CCOpt property update_io_latency is false

Setting all clocks to propagated mode.
External - Set all clocks to propagated mode done. (took cpu=0:00:05.9 real=0:00:01.3)
Clock DAG stats after update timingGraph:
  cell counts      : b=125, i=2, icg=26, dcg=0, l=37, total=190
  sink counts      : regular=3514, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3514
  misc counts      : r=5, pp=1, mci=36
  cell areas       : b=603.338um^2, i=13.215um^2, icg=170.276um^2, dcg=0.000um^2, l=103.182um^2, total=890.012um^2
  cell capacitance : b=185.083fF, i=1.537fF, icg=18.378fF, dcg=0.000fF, l=37.583fF, total=242.580fF
  sink capacitance : total=2683.153fF, avg=0.764fF, sd=0.887fF, min=0.000fF, max=10.000fF
  wire capacitance : top=0.000fF, trunk=733.436fF, leaf=2264.681fF, total=2998.117fF
  wire lengths     : top=0.000um, trunk=7183.239um, leaf=23711.624um, total=30894.863um
  hp wire lengths  : top=0.000um, trunk=6570.352um, leaf=14021.774um, total=20592.126um
Clock DAG net violations after update timingGraph: none
Clock DAG primary half-corner transition distribution after update timingGraph:
  Trunk : target=0.145ns count=1 avg=0.069ns sd=0.000ns min=0.069ns max=0.069ns {1 <= 0.087ns, 0 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
  Trunk : target=0.171ns count=1 avg=0.033ns sd=0.000ns min=0.033ns max=0.033ns {1 <= 0.102ns, 0 <= 0.136ns, 0 <= 0.154ns, 0 <= 0.162ns, 0 <= 0.171ns}
  Trunk : target=0.172ns count=3 avg=0.035ns sd=0.007ns min=0.031ns max=0.043ns {3 <= 0.103ns, 0 <= 0.138ns, 0 <= 0.155ns, 0 <= 0.163ns, 0 <= 0.172ns}
  Trunk : target=0.177ns count=4 avg=0.083ns sd=0.024ns min=0.056ns max=0.109ns {3 <= 0.106ns, 1 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
  Trunk : target=0.180ns count=1 avg=0.078ns sd=0.000ns min=0.078ns max=0.078ns {1 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
  Trunk : target=0.184ns count=2 avg=0.018ns sd=0.000ns min=0.018ns max=0.018ns {2 <= 0.110ns, 0 <= 0.147ns, 0 <= 0.166ns, 0 <= 0.175ns, 0 <= 0.184ns}
  Trunk : target=0.184ns count=5 avg=0.138ns sd=0.014ns min=0.114ns max=0.145ns {0 <= 0.111ns, 5 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.175ns, 0 <= 0.184ns}
  Trunk : target=0.209ns count=1 avg=0.069ns sd=0.000ns min=0.069ns max=0.069ns {1 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
  Trunk : target=0.224ns count=33 avg=0.090ns sd=0.030ns min=0.041ns max=0.135ns {32 <= 0.134ns, 1 <= 0.179ns, 0 <= 0.202ns, 0 <= 0.213ns, 0 <= 0.224ns}
  Trunk : target=0.226ns count=51 avg=0.107ns sd=0.031ns min=0.000ns max=0.216ns {49 <= 0.136ns, 1 <= 0.181ns, 0 <= 0.204ns, 0 <= 0.215ns, 1 <= 0.226ns}
  Leaf  : target=0.078ns count=12 avg=0.060ns sd=0.010ns min=0.038ns max=0.068ns {2 <= 0.047ns, 2 <= 0.062ns, 8 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
  Leaf  : target=0.110ns count=4 avg=0.079ns sd=0.006ns min=0.070ns max=0.086ns {0 <= 0.066ns, 4 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
  Leaf  : target=0.145ns count=1 avg=0.055ns sd=0.000ns min=0.055ns max=0.055ns {1 <= 0.087ns, 0 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
  Leaf  : target=0.184ns count=1 avg=0.070ns sd=0.000ns min=0.070ns max=0.070ns {1 <= 0.110ns, 0 <= 0.147ns, 0 <= 0.166ns, 0 <= 0.175ns, 0 <= 0.184ns}
  Leaf  : target=0.209ns count=1 avg=0.063ns sd=0.000ns min=0.063ns max=0.063ns {1 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
  Leaf  : target=0.224ns count=7 avg=0.099ns sd=0.028ns min=0.046ns max=0.126ns {7 <= 0.134ns, 0 <= 0.179ns, 0 <= 0.202ns, 0 <= 0.213ns, 0 <= 0.224ns}
  Leaf  : target=0.226ns count=68 avg=0.126ns sd=0.030ns min=0.088ns max=0.215ns {33 <= 0.136ns, 34 <= 0.181ns, 0 <= 0.204ns, 1 <= 0.215ns, 0 <= 0.226ns}
Clock DAG library cell distribution after update timingGraph {count}:
   Bufs: NBUFFX32_LVT: 36 NBUFFX16_LVT: 2 NBUFFX8_LVT: 6 NBUFFX4_LVT: 38 NBUFFX2_LVT: 43 
   Invs: IBUFFX16_LVT: 2 
   ICGs: CGLNPRX8_LVT: 5 CGLPPRX8_LVT: 4 CGLPPRX2_LVT: 13 CGLNPRX2_LVT: 4 
 Logics: AO21X2_LVT: 2 AO22X2_RVT: 16 AO21X1_LVT: 2 LSUPX1_RVT: 1 AO22X1_RVT: 16 
Primary reporting skew groups after update timingGraph:
  skew_group SDRAM_CLK/func_best_mode: insertion delay [min=0.997, max=1.131, avg=1.098, sd=0.024, skn=-0.072, kur=-1.141], skew [0.134 vs 0.100*], 99.7% {1.068, 1.131} (wid=0.057 ws=0.052) (gid=1.110 gs=0.119)
Skew group summary after update timingGraph:
  skew_group PCI_CLK/func_best_mode: insertion delay [min=0.567, max=0.743, avg=0.723, sd=0.026, skn=-4.500, kur=25.035], skew [0.176 vs 0.100*], 98% {0.699, 0.743} (wid=0.060 ws=0.057) (gid=0.698 gs=0.134)
  skew_group SDRAM_CLK/func_best_mode: insertion delay [min=0.997, max=1.131, avg=1.098, sd=0.024, skn=-0.072, kur=-1.141], skew [0.134 vs 0.100*], 99.7% {1.068, 1.131} (wid=0.057 ws=0.052) (gid=1.110 gs=0.119)
  skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=0.991, max=1.525, avg=1.450, sd=0.146, skn=-2.722, kur=5.722], skew [0.534 vs 0.100*], 90.7% {1.428, 1.525} (wid=0.024 ws=0.023) (gid=1.513 gs=0.527)
  skew_group SYS_2x_CLK/func_worst_mode: insertion delay [min=0.991, max=1.095, avg=1.002, sd=0.032, skn=2.867, kur=6.954], skew [0.104 vs 0.100*], 90% {0.991, 1.091} (wid=0.006 ws=0.005) (gid=1.094 gs=0.108)
  skew_group ate_clk/test_best_mode: insertion delay [min=0.958, max=1.514, avg=1.083, sd=0.101, skn=3.543, kur=11.481], skew [0.557 vs 0.100*], 93.9% {1.027, 1.127} (wid=0.064 ws=0.061) (gid=1.501 gs=0.555)
  skew_group ate_clk/test_worst_mode: insertion delay [min=0.958, max=1.094, avg=1.059, sd=0.023, skn=-0.057, kur=-0.937], skew [0.136 vs 0.100*], 99.5% {1.027, 1.094} (wid=0.064 ws=0.061) (gid=1.072 gs=0.126)
Logging CTS constraint violations...
  No violations found.
Logging CTS constraint violations done.
Tidy Up And Update Timing done. (took cpu=0:00:06.2 real=0:00:01.7)
Copying last skew targets (including wire skew targets) from PCI_CLK/func_best_mode to PCI_CLK/func_worst_mode (the duplicate skew group).
Copying last insertion target (including wire insertion delay target) from PCI_CLK/func_best_mode to PCI_CLK/func_worst_mode (the duplicate skew group).
Copying last skew targets (including wire skew targets) from PCI_CLK/func_best_mode to PCI_CLK/test_best_mode (the duplicate skew group).
Copying last insertion target (including wire insertion delay target) from PCI_CLK/func_best_mode to PCI_CLK/test_best_mode (the duplicate skew group).
Copying last skew targets (including wire skew targets) from PCI_CLK/func_best_mode to PCI_CLK/test_worst_mode (the duplicate skew group).
Copying last insertion target (including wire insertion delay target) from PCI_CLK/func_best_mode to PCI_CLK/test_worst_mode (the duplicate skew group).
Copying last skew targets (including wire skew targets) from SDRAM_CLK/func_best_mode to SDRAM_CLK/func_worst_mode (the duplicate skew group).
Copying last insertion target (including wire insertion delay target) from SDRAM_CLK/func_best_mode to SDRAM_CLK/func_worst_mode (the duplicate skew group).
Copying last skew targets (including wire skew targets) from SDRAM_CLK/func_best_mode to SDRAM_CLK/test_best_mode (the duplicate skew group).
Copying last insertion target (including wire insertion delay target) from SDRAM_CLK/func_best_mode to SDRAM_CLK/test_best_mode (the duplicate skew group).
Copying last skew targets (including wire skew targets) from SDRAM_CLK/func_best_mode to SDRAM_CLK/test_worst_mode (the duplicate skew group).
Copying last insertion target (including wire insertion delay target) from SDRAM_CLK/func_best_mode to SDRAM_CLK/test_worst_mode (the duplicate skew group).
Copying last skew targets (including wire skew targets) from SYS_2x_CLK/func_best_mode to SYS_2x_CLK/test_best_mode (the duplicate skew group).
Copying last insertion target (including wire insertion delay target) from SYS_2x_CLK/func_best_mode to SYS_2x_CLK/test_best_mode (the duplicate skew group).
Copying last skew targets (including wire skew targets) from SYS_2x_CLK/func_worst_mode to SYS_2x_CLK/test_worst_mode (the duplicate skew group).
Copying last insertion target (including wire insertion delay target) from SYS_2x_CLK/func_worst_mode to SYS_2x_CLK/test_worst_mode (the duplicate skew group).
Runtime done. (took cpu=0:08:59 real=0:05:28)
Runtime Summary
===============
Clock Runtime:  (78%) Core CTS         249.56 (Init 21.68, Construction 178.75, Implementation 37.26, eGRPC 3.42, PostConditioning 3.05, Other 5.40)
Clock Runtime:  (17%) CTS services      56.74 (RefinePlace 15.27, EarlyGlobalClock 7.79, NanoRoute 28.54, ExtractRC 5.14, TimingAnalysis 0.00)
Clock Runtime:   (4%) Other CTS         12.88 (Init 4.52, CongRepair/EGR-DP 7.04, TimingUpdate 1.31, Other 0.00)
Clock Runtime: (100%) Total            319.18

*** CTS #1 [finish] (ccopt_design #1) : cpu/real = 0:08:33.5/0:05:06.1 (1.7), totSession cpu/real = 0:37:14.8/0:17:21.4 (2.1), mem = 7029.6M
Synthesizing clock trees with CCOpt done.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   cts
Begin: Reorder Scan Chains
*** Scan Trace Summary (runtime: cpu: 0:00:00.0 , real: 0:00:00.0): 
Successfully traced 5 scan chains (total 5106 scan bits).
Start applying DEF ordered sections ...
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_CTL_U1_count_int_reg_5_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/trans3_reg" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/mega_shift_reg_0__2_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/mega_shift_reg_0__28_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/mega_shift_reg_0__20_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/mega_shift_reg_0__30_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/mega_shift_reg_0__12_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/mega_shift_reg_0__29_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/mega_shift_reg_0__6_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/mega_shift_reg_0__14_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/mega_shift_reg_0__25_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/mega_shift_reg_0__4_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/mega_shift_reg_0__18_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/mega_shift_reg_0__27_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/mega_shift_reg_0__10_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/mega_shift_reg_0__19_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/mega_shift_reg_0__9_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/mega_shift_reg_0__22_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/mega_shift_reg_0__26_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/mega_shift_reg_0__0_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (EMS-27):	Message (IMPSC-1138) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Successfully applied all DEF ordered sections.
*** Scan Sanity Check Summary:
*** 5 scan chains passed sanity check.
DBG: sciUnitLenDelay = 0.123450
Set analysis mode to hold.
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: ORCA_TOP
# Design Mode: 28nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (8 T). (MEM=3630.58)
*** Calculating scaling factor for best_libs libraries using the default operating condition of each library.
Total number of fetched objects 49760
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=3647.59 CPU=0:00:29.4 REAL=0:00:04.0)
End delay calculation (fullDC). (MEM=3647.59 CPU=0:00:37.5 REAL=0:00:06.0)
DBG: scgNrActiveHoldView = 2
*** Scan Trace Summary (runtime: cpu: 0:00:00.1 , real: 0:00:00.0): 
Successfully traced 5 scan chains (total 5106 scan bits).
Start applying DEF ordered sections ...
Successfully applied all DEF ordered sections.
*** Scan Sanity Check Summary:
*** 5 scan chains passed sanity check.
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: ORCA_TOP
# Design Mode: 28nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (8 T). (MEM=3652.2)
Total number of fetched objects 49760
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=3657.39 CPU=0:00:30.4 REAL=0:00:04.0)
End delay calculation (fullDC). (MEM=3657.39 CPU=0:00:39.5 REAL=0:00:06.0)
Restore timing analysis mode.
*** Summary: Scan Reorder within scan chain
Initial total scan wire length:    41983.768 (floating:    32598.984)
Final   total scan wire length:    41983.768 (floating:    32598.984)
Improvement:        0.000   percent  0.00 (floating improvement:        0.000   percent  0.00)
Initial scan reorder max long connection: not available for -stitchChainsAfterFreeMerging
Final   scan reorder max long connection:      335.616
Total net length = 7.974e+05 (4.438e+05 3.536e+05) (ext = 1.390e+04)
*** End of ScanReorder (cpu=0:01:50, real=0:00:20.0, mem=5410.5M) ***
End: Reorder Scan Chains
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 3412.4M, totSessionCpu=0:39:05 **
GigaOpt running with 8 threads.
*** InitOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:39:05.2/0:17:42.4 (2.2), mem = 4769.5M
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Need call spDPlaceInit before registerPrioInstLoc.
[GPS-MSV] UPF Flow. Number of Power Domains: 2
[GPS-MSV]   Power Domain 'PD_RISC_CORE' (tag=1)
[GPS-MSV]   Power Domain 'PD_ORCA_TOP' (tag=2) Default
**WARN: (IMPSP-270):	Cannot find a legal location for MASTER CELL 'LSUPX1_RVT'.
Type 'man IMPSP-270' for more detail.

**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
	Cell FOOT2X16_HVT, site unit.
	Cell FOOT2X16_LVT, site unit.
	Cell FOOT2X16_RVT, site unit.
	Cell FOOT2X2_HVT, site unit.
	Cell FOOT2X2_LVT, site unit.
	Cell FOOT2X2_RVT, site unit.
	Cell FOOT2X32_HVT, site unit.
	Cell FOOT2X32_LVT, site unit.
	Cell FOOT2X32_RVT, site unit.
	Cell FOOT2X4_HVT, site unit.
	Cell FOOT2X4_LVT, site unit.
	Cell FOOT2X4_RVT, site unit.
	Cell FOOT2X8_HVT, site unit.
	Cell FOOT2X8_LVT, site unit.
	Cell FOOT2X8_RVT, site unit.
	Cell FOOTX16_HVT, site unit.
	Cell FOOTX16_LVT, site unit.
	Cell FOOTX16_RVT, site unit.
	Cell FOOTX2_HVT, site unit.
	Cell FOOTX2_LVT, site unit.
	...
	Reporting only the 20 first cells found...
.
Info: Using SynthesisEngine executable '/pkgs/cadence/2024-03/DDI231/INNOVUS231/bin/innovus_'.
      SynthesisEngine workers will not check out additional licenses.

**INFO: Using Advanced Metric Collection system.
**optDesign ... cpu = 0:00:11, real = 0:00:36, mem = 3530.1M, totSessionCpu=0:39:16 **
#optDebug: { P: 28 W: 6195 FE: standard PE: none LDR: 1}
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.0

Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=4861.0M)

Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: ORCA_TOP
# Design Mode: 28nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (8 T). (MEM=3544.93)
*** Calculating scaling factor for worst_libs libraries using the default operating condition of each library.
Total number of fetched objects 49760
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=3575.22 CPU=0:00:29.6 REAL=0:00:04.0)
End delay calculation (fullDC). (MEM=3575.22 CPU=0:00:41.1 REAL=0:00:07.0)
*** Done Building Timing Graph (cpu=0:00:57.7 real=0:00:11.0 totSessionCpu=0:40:16 mem=5296.5M)

------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 test_worst_scenario func_worst_scenario 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -0.846  |
|           TNS (ns):| -5.243  |
|    Violating Paths:|   12    |
|          All Paths:|  9697   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     46 (46)      |   -0.016   |     46 (46)      |
|   max_tran     |     43 (43)      |   -0.338   |     43 (43)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 48.859%
------------------------------------------------------------------
**optDesign ... cpu = 0:01:17, real = 0:00:51, mem = 3558.5M, totSessionCpu=0:40:22 **
*** InitOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:01:17.5/0:00:51.2 (1.5), totSession cpu/real = 0:40:22.7/0:18:33.7 (2.2), mem = 4888.5M
** INFO : this run is activating low effort ccoptDesign flow

OPTC: m4 20.0 50.0
OPTC: view 50.0 50.0
#optDebug: fT-E <X 2 0 0 1>
-opt_post_cts_congestion_repair false      # bool, default=false, private
GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -congThreshold 0.001 -rescheduleForCongestion -numThreads 8 -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence -minSlack -55.0 -useBottleneckAnalyzer -drvRatio 0.4
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:40:42.5/0:18:38.4 (2.2), mem = 4860.5M
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
+-----------+------------+------------+----------+
|   Layer   |     DB     |    CLK     |   Rule   |
+-----------+------------+------------+----------+
| M3 (z=3)  |         17 |         77 | default  |
+-----------+------------+------------+----------+
| M5 (z=5)  |          7 |         94 | CTS_RULE |
+-----------+------------+------------+----------+
Via Pillar Rule:
    None
*** CongRefineRouteType #1 [finish] (ccopt_design #1) : cpu/real = 0:00:03.7/0:00:03.4 (1.1), totSession cpu/real = 0:40:46.2/0:18:41.8 (2.2), mem = 5080.9M
End: GigaOpt Route Type Constraints Refinement
*** SimplifyNetlist #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:40:46.7/0:18:42.2 (2.2), mem = 4994.9M
Info: 195 nets with fixed/cover wires excluded.
*info: Marking 98 level shifter instances dont touch
*info: Marking 0 isolation instances dont touch
Info: 171 clock nets excluded from IPO operation.



Netlist preparation processing... 
Removed 0 instance
*info: Marking 0 isolation instances dont touch
*info: Marking 98 level shifter instances dont touch
*** SimplifyNetlist #1 [finish] (ccopt_design #1) : cpu/real = 0:00:05.6/0:00:04.5 (1.2), totSession cpu/real = 0:40:52.3/0:18:46.7 (2.2), mem = 4995.8M
*** Starting optimizing excluded clock nets MEM= 4995.8M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 4995.8M) ***
*** Starting optimizing excluded clock nets MEM= 4995.8M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 4995.8M) ***
Info: Done creating the CCOpt slew target map.
Begin: GigaOpt high fanout net optimization
GigaOpt HFN: use maxLocalDensity 1.2
GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 8 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
*** DrvOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:40:53.2/0:18:47.7 (2.2), mem = 4995.8M
Info: 195 nets with fixed/cover wires excluded.
*info: Marking 98 level shifter instances dont touch
*info: Marking 0 isolation instances dont touch
Info: 171 clock nets excluded from IPO operation.


	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
*** DrvOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:05.5/0:00:02.9 (1.9), totSession cpu/real = 0:40:58.7/0:18:50.6 (2.2), mem = 4996.5M
GigaOpt HFN: restore maxLocalDensity to 0.98
End: GigaOpt high fanout net optimization
**INFO: Always on buffers available for drv fixing
Begin: GigaOpt DRV Optimization
GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 8 -smallScaleFixing -maxIter 3 -setupTNSCostFactor 3.0 -postCTS
*** DrvOpt #2 [begin] (ccopt_design #1) : totSession cpu/real = 0:41:01.3/0:18:51.8 (2.2), mem = 4996.5M
Info: 195 nets with fixed/cover wires excluded.
*info: Marking 98 level shifter instances dont touch
*info: Marking 0 isolation instances dont touch
Info: 171 clock nets excluded from IPO operation.


	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|    63|    65|    -0.39|    79|   158|    -0.02|     0|     0|     0|     0|    -0.85|    -5.24|       0|       0|       0| 48.99%|          |         |
|     8|     8|    -0.01|     4|     8|    -0.01|     0|     0|     0|     0|    -0.85|    -0.96|      61|       0|      27| 49.04%| 0:00:01.0|  5683.9M|
|     8|     8|    -0.01|     4|     8|    -0.01|     0|     0|     0|     0|    -0.85|    -0.96|       0|       0|       0| 49.04%| 0:00:01.0|  5683.9M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+-----------+------------+------------+----------+
|   Layer   |     DB     |    CLK     |   Rule   |
+-----------+------------+------------+----------+
| M3 (z=3)  |         17 |         77 | default  |
+-----------+------------+------------+----------+
| M5 (z=5)  |          7 |         94 | CTS_RULE |
+-----------+------------+------------+----------+
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 9 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:     9 net(s): Could not be fixed because it is def in clock net.


*** Finish DRV Fixing (cpu=0:00:13.0 real=0:00:03.0 mem=5683.9M) ***


*** Starting refinePlace (0:41:22 mem=5683.7M) ***
Total net bbox length = 7.812e+05 (4.376e+05 3.436e+05) (ext = 1.227e+04)
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Max route layer is changed from 127 to 10 because there is no routing track above this layer
**WARN: (IMPSP-2020):	Cannot find a legal location for instance 'I_RISC_CORE/ls_in_34_scan_enable' (Cell LSUPX1_RVT).
Type 'man IMPSP-2020' for more detail.
**WARN: (IMPSP-2020):	Cannot find a legal location for instance 'I_RISC_CORE/ls_in_1_reset_n' (Cell LSUPX1_RVT).
Type 'man IMPSP-2020' for more detail.
**WARN: (IMPSP-2020):	Cannot find a legal location for instance 'I_RISC_CORE/ls_in_35_test_si1' (Cell LSUPX1_RVT).
Type 'man IMPSP-2020' for more detail.
**WARN: (IMPSP-2020):	Cannot find a legal location for instance 'I_RISC_CORE/ls_in_5_Instrn_28_' (Cell LSUPX1_RVT).
Type 'man IMPSP-2020' for more detail.
**WARN: (IMPSP-2020):	Cannot find a legal location for instance 'I_RISC_CORE/ls_in_7_Instrn_26_' (Cell LSUPX1_RVT).
Type 'man IMPSP-2020' for more detail.
**WARN: (IMPSP-2020):	Cannot find a legal location for instance 'I_RISC_CORE/ls_in_24_Instrn_9_' (Cell LSUPX1_RVT).
Type 'man IMPSP-2020' for more detail.
**WARN: (IMPSP-2020):	Cannot find a legal location for instance 'I_RISC_CORE/ls_in_8_Instrn_25_' (Cell LSUPX1_RVT).
Type 'man IMPSP-2020' for more detail.
**WARN: (IMPSP-2020):	Cannot find a legal location for instance 'I_RISC_CORE/ls_in_10_Instrn_23_' (Cell LSUPX1_RVT).
Type 'man IMPSP-2020' for more detail.
**WARN: (IMPSP-2020):	Cannot find a legal location for instance 'I_RISC_CORE/ls_in_6_Instrn_27_' (Cell LSUPX1_RVT).
Type 'man IMPSP-2020' for more detail.
**WARN: (IMPSP-2020):	Cannot find a legal location for instance 'I_RISC_CORE/ls_in_14_Instrn_19_' (Cell LSUPX1_RVT).
Type 'man IMPSP-2020' for more detail.
**WARN: (IMPSP-2020):	Cannot find a legal location for instance 'I_RISC_CORE/ls_in_2_Instrn_31_' (Cell LSUPX1_RVT).
Type 'man IMPSP-2020' for more detail.
**WARN: (IMPSP-2020):	Cannot find a legal location for instance 'I_RISC_CORE/ls_in_27_Instrn_6_' (Cell LSUPX1_RVT).
Type 'man IMPSP-2020' for more detail.
**WARN: (IMPSP-2020):	Cannot find a legal location for instance 'I_RISC_CORE/ls_in_30_Instrn_3_' (Cell LSUPX1_RVT).
Type 'man IMPSP-2020' for more detail.
**WARN: (IMPSP-2020):	Cannot find a legal location for instance 'I_RISC_CORE/ls_in_31_Instrn_2_' (Cell LSUPX1_RVT).
Type 'man IMPSP-2020' for more detail.
**WARN: (IMPSP-2020):	Cannot find a legal location for instance 'I_RISC_CORE/ls_in_29_Instrn_4_' (Cell LSUPX1_RVT).
Type 'man IMPSP-2020' for more detail.
**WARN: (IMPSP-2020):	Cannot find a legal location for instance 'I_RISC_CORE/ls_in_28_Instrn_5_' (Cell LSUPX1_RVT).
Type 'man IMPSP-2020' for more detail.
**WARN: (IMPSP-2020):	Cannot find a legal location for instance 'I_RISC_CORE/ls_in_32_Instrn_1_' (Cell LSUPX1_RVT).
Type 'man IMPSP-2020' for more detail.
**WARN: (IMPSP-2020):	Cannot find a legal location for instance 'I_RISC_CORE/ls_in_33_Instrn_0_' (Cell LSUPX1_RVT).
Type 'man IMPSP-2020' for more detail.
**WARN: (IMPSP-2020):	Cannot find a legal location for instance 'I_RISC_CORE/ls_in_11_Instrn_22_' (Cell LSUPX1_RVT).
Type 'man IMPSP-2020' for more detail.
**ERROR: (IMPSP-2021):	Could not legalize <35> instances in the design. Check warning message IMPSP-270, IMPSP-452, IMPSP-2024, IMPSP-2039, IMPSP-2040, IMPSP-2042, or IMPSP-2020 in the log file for more details.Type 'man IMPSP-2021' for more detail.
Move report: Detail placement moves 236 insts, mean move: 0.63 um, max move: 4.10 um 
	Max move on inst (I_SDRAM_TOP/I_SDRAM_IF/FE_OFC5291_DQ_out_1_16): (349.30, 279.22) --> (348.54, 275.88)
	Runtime: CPU: 0:00:08.4 REAL: 0:00:04.0 MEM: 5695.6MB
Summary Report:
Instances move: 236 (out of 40465 movable)
Instances flipped: 0
Mean displacement: 0.63 um
Max displacement: 4.10 um (Instance: I_SDRAM_TOP/I_SDRAM_IF/FE_OFC5291_DQ_out_1_16) (349.296, 279.224) -> (348.536, 275.88)
	Length: 10 sites, height: 1 rows, site name: unit, cell type: NBUFFX4_LVT
Physical-only instances move: 0 (out of 0 movable physical-only)
Total net bbox length = 7.813e+05 (4.377e+05 3.436e+05) (ext = 1.227e+04)
Runtime: CPU: 0:00:08.7 REAL: 0:00:04.0 MEM: 5695.6MB
*** Finished refinePlace (0:41:30 mem=5695.6M) ***
*** maximum move = 4.10 um ***
*** Finished re-routing un-routed nets (5718.6M) ***


*** Finish Physical Update (cpu=0:00:11.6 real=0:00:05.0 mem=5718.9M) ***
*** DrvOpt #2 [finish] (ccopt_design #1) : cpu/real = 0:00:32.0/0:00:12.8 (2.5), totSession cpu/real = 0:41:33.3/0:19:04.6 (2.2), mem = 5153.6M
End: GigaOpt DRV Optimization
GigaOpt DRV: restore maxLocalDensity to 0.98
**optDesign ... cpu = 0:02:28, real = 0:01:22, mem = 3796.7M, totSessionCpu=0:41:33 **
Number of setup views: 2
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 8 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 1 -maxIterForLEPG 1 -maxIterAtSameRoiCutoff 0
Info: 195 nets with fixed/cover wires excluded.
*info: Marking 98 level shifter instances dont touch
*info: Marking 0 isolation instances dont touch
Info: 171 clock nets excluded from IPO operation.
*** GlobalOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:41:34.8/0:19:05.6 (2.2), mem = 5415.3M


*info: 171 clock nets excluded
*info: Marking 98 level shifter instances dont touch
*info: Marking 0 isolation instances dont touch
*info: 941 no-driver nets excluded.
*info: 195 nets with fixed/cover wires excluded.
** GigaOpt Global Opt WNS Slack -0.846  TNS Slack -0.957 
+--------+--------+---------+------------+--------+-------------------+---------+----------------------------------------------------+
|  WNS   |  TNS   | Density |    Real    |  Mem   |    Worst View     |Pathgroup|                     End Point                      |
+--------+--------+---------+------------+--------+-------------------+---------+----------------------------------------------------+
|  -0.846|  -0.957|   49.04%|   0:00:00.0| 5591.7M|test_worst_scenario|  default| occ_int2/fast_clk_0_clkgt/u_icg/EN                 |
|  -0.846|  -0.868|   49.04%|   0:00:00.0| 5771.9M|test_worst_scenario|  default| occ_int2/fast_clk_0_clkgt/u_icg/EN                 |
|  -0.846|  -0.868|   49.04%|   0:00:00.0| 5771.9M|test_worst_scenario|  default| occ_int2/fast_clk_0_clkgt/u_icg/EN                 |
|  -0.846|  -0.868|   49.04%|   0:00:00.0| 5771.9M|test_worst_scenario|  default| occ_int2/fast_clk_0_clkgt/u_icg/EN                 |
|  -0.531|  -0.531|   49.04%|   0:00:01.0| 5784.6M|test_worst_scenario|  default| occ_int2/fast_clk_0_clkgt/u_icg/EN                 |
|  -0.531|  -0.531|   49.04%|   0:00:00.0| 5784.7M|test_worst_scenario|  default| occ_int2/fast_clk_0_clkgt/u_icg/EN                 |
+--------+--------+---------+------------+--------+-------------------+---------+----------------------------------------------------+

*** Finish post-CTS Global Setup Fixing (cpu=0:00:04.4 real=0:00:01.0 mem=5784.7M) ***

*** Finish post-CTS Setup Fixing (cpu=0:00:04.4 real=0:00:01.0 mem=5784.7M) ***
Bottom Preferred Layer:
+-----------+------------+------------+----------+
|   Layer   |     DB     |    CLK     |   Rule   |
+-----------+------------+------------+----------+
| M3 (z=3)  |         17 |         77 | default  |
+-----------+------------+------------+----------+
| M5 (z=5)  |          7 |         94 | CTS_RULE |
+-----------+------------+------------+----------+
Via Pillar Rule:
    None
** GigaOpt Global Opt End WNS Slack -0.531  TNS Slack -0.531 
*** GlobalOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:10.5/0:00:06.0 (1.7), totSession cpu/real = 0:41:45.3/0:19:11.7 (2.2), mem = 5203.4M
End: GigaOpt Global Optimization

Active setup views:
 func_worst_scenario
  Dominating endpoints: 6065
  Dominating TNS: -0.000

 test_worst_scenario
  Dominating endpoints: 2765
  Dominating TNS: -0.531

Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 8 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
Info: 195 nets with fixed/cover wires excluded.
*info: Marking 98 level shifter instances dont touch
*info: Marking 0 isolation instances dont touch
Info: 171 clock nets excluded from IPO operation.
*** GlobalOpt #2 [begin] (ccopt_design #1) : totSession cpu/real = 0:41:47.7/0:19:13.3 (2.2), mem = 5465.1M


*info: 171 clock nets excluded
*info: Marking 98 level shifter instances dont touch
*info: Marking 0 isolation instances dont touch
*info: 941 no-driver nets excluded.
*info: 195 nets with fixed/cover wires excluded.
** GigaOpt Global Opt WNS Slack -0.531  TNS Slack -0.531 
+--------+--------+---------+------------+--------+-------------------+---------+----------------------------------------------------+
|  WNS   |  TNS   | Density |    Real    |  Mem   |    Worst View     |Pathgroup|                     End Point                      |
+--------+--------+---------+------------+--------+-------------------+---------+----------------------------------------------------+
|  -0.531|  -0.531|   49.04%|   0:00:00.0| 5612.4M|test_worst_scenario|  default| occ_int2/fast_clk_0_clkgt/u_icg/EN                 |
|  -0.531|  -0.531|   49.04%|   0:00:01.0| 5647.0M|test_worst_scenario|  default| occ_int2/fast_clk_0_clkgt/u_icg/EN                 |
|  -0.531|  -0.531|   49.04%|   0:00:00.0| 5647.0M|test_worst_scenario|  default| occ_int2/fast_clk_0_clkgt/u_icg/EN                 |
|  -0.531|  -0.531|   49.04%|   0:00:00.0| 5647.0M|test_worst_scenario|  default| occ_int2/fast_clk_0_clkgt/u_icg/EN                 |
|  -0.531|  -0.531|   49.04%|   0:00:00.0| 5647.0M|test_worst_scenario|  default| occ_int2/fast_clk_0_clkgt/u_icg/EN                 |
|  -0.531|  -0.531|   49.04%|   0:00:01.0| 5666.1M|test_worst_scenario|  default| occ_int2/fast_clk_0_clkgt/u_icg/EN                 |
|  -0.531|  -0.531|   49.04%|   0:00:00.0| 5666.1M|test_worst_scenario|  default| occ_int2/fast_clk_0_clkgt/u_icg/EN                 |
|  -0.531|  -0.531|   49.04%|   0:00:00.0| 5666.1M|test_worst_scenario|  default| occ_int2/fast_clk_0_clkgt/u_icg/EN                 |
|  -0.531|  -0.531|   49.04%|   0:00:00.0| 5666.1M|test_worst_scenario|  default| occ_int2/fast_clk_0_clkgt/u_icg/EN                 |
|  -0.531|  -0.531|   49.04%|   0:00:00.0| 5666.1M|test_worst_scenario|  default| occ_int2/fast_clk_0_clkgt/u_icg/EN                 |
|  -0.531|  -0.531|   49.04%|   0:00:00.0| 5666.1M|test_worst_scenario|  default| occ_int2/fast_clk_0_clkgt/u_icg/EN                 |
|  -0.531|  -0.531|   49.04%|   0:00:00.0| 5666.1M|test_worst_scenario|  default| occ_int2/fast_clk_0_clkgt/u_icg/EN                 |
|  -0.531|  -0.531|   49.04%|   0:00:00.0| 5666.1M|test_worst_scenario|  default| occ_int2/fast_clk_0_clkgt/u_icg/EN                 |
|  -0.531|  -0.531|   49.04%|   0:00:01.0| 5666.1M|test_worst_scenario|  default| occ_int2/fast_clk_0_clkgt/u_icg/EN                 |
|  -0.531|  -0.531|   49.04%|   0:00:00.0| 5666.1M|test_worst_scenario|  default| occ_int2/fast_clk_0_clkgt/u_icg/EN                 |
|  -0.531|  -0.531|   49.04%|   0:00:00.0| 5666.1M|test_worst_scenario|  default| occ_int2/fast_clk_0_clkgt/u_icg/EN                 |
|  -0.531|  -0.531|   49.04%|   0:00:00.0| 5666.1M|test_worst_scenario|  default| occ_int2/fast_clk_0_clkgt/u_icg/EN                 |
|  -0.531|  -0.531|   49.04%|   0:00:00.0| 5666.1M|test_worst_scenario|  default| occ_int2/fast_clk_0_clkgt/u_icg/EN                 |
|  -0.531|  -0.531|   49.04%|   0:00:00.0| 5666.1M|test_worst_scenario|  default| occ_int2/fast_clk_0_clkgt/u_icg/EN                 |
|  -0.531|  -0.531|   49.04%|   0:00:00.0| 5666.1M|test_worst_scenario|  default| occ_int2/fast_clk_0_clkgt/u_icg/EN                 |
|  -0.531|  -0.531|   49.04%|   0:00:00.0| 5666.1M|test_worst_scenario|  default| occ_int2/fast_clk_0_clkgt/u_icg/EN                 |
|  -0.531|  -0.531|   49.04%|   0:00:01.0| 5666.1M|test_worst_scenario|  default| occ_int2/fast_clk_0_clkgt/u_icg/EN                 |
+--------+--------+---------+------------+--------+-------------------+---------+----------------------------------------------------+

*** Finish post-CTS Global Setup Fixing (cpu=0:00:12.4 real=0:00:04.0 mem=5666.1M) ***

*** Finish post-CTS Setup Fixing (cpu=0:00:12.4 real=0:00:04.0 mem=5666.1M) ***
Bottom Preferred Layer:
+-----------+------------+------------+----------+
|   Layer   |     DB     |    CLK     |   Rule   |
+-----------+------------+------------+----------+
| M3 (z=3)  |         17 |         77 | default  |
+-----------+------------+------------+----------+
| M5 (z=5)  |          7 |         94 | CTS_RULE |
+-----------+------------+------------+----------+
Via Pillar Rule:
    None
** GigaOpt Global Opt End WNS Slack -0.531  TNS Slack -0.531 
*** GlobalOpt #2 [finish] (ccopt_design #1) : cpu/real = 0:00:18.4/0:00:08.4 (2.2), totSession cpu/real = 0:42:06.1/0:19:21.7 (2.2), mem = 5221.8M
End: GigaOpt Global Optimization
*** Timing NOT met, worst failing slack is -0.531
*** Check timing (0:00:00.0)
GigaOpt Checkpoint: Internal reclaim -numThreads 8 -postCTS -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow -SimpCCIn
Info: 195 nets with fixed/cover wires excluded.
*info: Marking 98 level shifter instances dont touch
*info: Marking 0 isolation instances dont touch
Info: 171 clock nets excluded from IPO operation.



Begin: Area Reclaim Optimization
*** AreaOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:42:08.5/0:19:23.6 (2.2), mem = 5611.8M
Reclaim Optimization WNS Slack -0.531  TNS Slack -0.531 Density 49.04
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   49.04%|        -|  -0.531|  -0.531|   0:00:00.0| 5613.8M|
|   49.04%|        0|  -0.531|  -0.531|   0:00:02.0| 5613.8M|
|   49.04%|        0|  -0.531|  -0.531|   0:00:01.0| 5613.8M|
|   49.01%|       55|  -0.531|  -0.531|   0:00:03.0| 5766.4M|
|   48.98%|      121|  -0.531|  -0.531|   0:00:03.0| 5766.4M|
|   48.98%|        3|  -0.531|  -0.531|   0:00:01.0| 5766.4M|
|   48.98%|        1|  -0.531|  -0.531|   0:00:00.0| 5766.4M|
|   48.98%|        0|  -0.531|  -0.531|   0:00:01.0| 5766.4M|
|   48.98%|        0|  -0.531|  -0.531|   0:00:00.0| 5766.4M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.531  TNS Slack -0.531 Density 48.98
Bottom Preferred Layer:
+-----------+------------+------------+----------+
|   Layer   |     DB     |    CLK     |   Rule   |
+-----------+------------+------------+----------+
| M3 (z=3)  |         17 |         77 | default  |
+-----------+------------+------------+----------+
| M5 (z=5)  |          7 |         94 | CTS_RULE |
+-----------+------------+------------+----------+
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:45.9) (real = 0:00:13.0) **
*** AreaOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:45.9/0:00:12.9 (3.6), totSession cpu/real = 0:42:54.5/0:19:36.4 (2.2), mem = 5766.4M
Executing incremental physical updates
Executing incremental physical updates
End: Area Reclaim Optimization (cpu=0:00:46, real=0:00:13, mem=5216.14M, totSessionCpu=0:42:55).
Begin: GigaOpt Optimization in WNS mode
GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 1.0 -maxLocalDensityForHardenOpt 0.92 -numThreads 8 -postCTS -wtns -integratedAreaOpt -pgMode all -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1 -nativePathGroupFlow -NDROptEffortAuto -nonLegalPlaceEcoBumpRecoveryInWNSOpt
Info: 195 nets with fixed/cover wires excluded.
*info: Marking 98 level shifter instances dont touch
*info: Marking 0 isolation instances dont touch
Info: 171 clock nets excluded from IPO operation.
*** WnsOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:43:02.3/0:19:41.6 (2.2), mem = 5477.8M


*info: 171 clock nets excluded
*info: Marking 98 level shifter instances dont touch
*info: Marking 0 isolation instances dont touch
*info: 941 no-driver nets excluded.
*info: 195 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.531 TNS Slack -0.531 Density 48.98
OptDebug: Start of Optimizer WNS Pass 0:
+-----------------------------+------+------+
|Path Group                   |   WNS|   TNS|
+-----------------------------+------+------+
|in2out in2reg reg2out default| 0.009| 0.000|
|reg2cgate                    |-0.531|-0.531|
|reg2reg                      | 0.217| 0.000|
|HEPG                         |-0.531|-0.531|
|All Paths                    |-0.531|-0.531|
+-----------------------------+------+------+

CCOptDebug: Start of Optimizer WNS Pass 0: reg2cgate* WNS -0.531ns TNS -; reg2reg* WNS 0.217ns TNS -; HEPG WNS -0.531ns TNS -; all paths WNS -0.531ns TNS -0.531ns; Real time 0:07:55
Active Path Group: reg2cgate reg2reg  
Info: initial physical memory for 9 CRR processes is 894.00MB.
+--------+---------+--------+---------+---------+------------+--------+-------------------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |    Worst View     |Pathgroup|                     End Point                      |
+--------+---------+--------+---------+---------+------------+--------+-------------------+---------+----------------------------------------------------+
|  -0.531|   -0.531|  -0.531|   -0.531|   48.98%|   0:00:00.0| 5608.1M|test_worst_scenario|reg2cgate| occ_int2/fast_clk_0_clkgt/u_icg/EN                 |
|  -0.481|   -0.481|  -0.481|   -0.481|   48.98%|   0:00:02.0| 5843.1M|test_worst_scenario|reg2cgate| occ_int2/fast_clk_0_clkgt/u_icg/EN                 |
+--------+---------+--------+---------+---------+------------+--------+-------------------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:05.1 real=0:00:02.0 mem=5843.1M) ***
Active Path Group: in2out in2reg reg2out default 
+--------+---------+--------+---------+---------+------------+--------+-------------------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |    Worst View     |Pathgroup|                     End Point                      |
+--------+---------+--------+---------+---------+------------+--------+-------------------+---------+----------------------------------------------------+
|   0.009|   -0.481|   0.000|   -0.481|   48.98%|   0:00:01.0| 5843.1M|test_worst_scenario|  reg2out| sd_DQ_out[26]                                      |
|   0.017|   -0.481|   0.000|   -0.481|   48.98%|   0:00:00.0| 5846.6M|                 NA|       NA| NA                                                 |
|   0.017|   -0.481|   0.000|   -0.481|   48.98%|   0:00:00.0| 5846.6M|test_worst_scenario|       NA| NA                                                 |
+--------+---------+--------+---------+---------+------------+--------+-------------------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.5 real=0:00:01.0 mem=5846.6M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:06.6 real=0:00:25.0 mem=5846.6M) ***
OptDebug: End of Optimizer WNS Pass 0:
+-----------------------------+------+------+
|Path Group                   |   WNS|   TNS|
+-----------------------------+------+------+
|in2out in2reg reg2out default| 0.017| 0.000|
|reg2cgate                    |-0.481|-0.481|
|reg2reg                      | 0.217| 0.000|
|HEPG                         |-0.481|-0.481|
|All Paths                    |-0.481|-0.481|
+-----------------------------+------+------+

CCOptDebug: End of Optimizer WNS Pass 0: reg2cgate* WNS -0.482ns TNS -; reg2reg* WNS 0.217ns TNS -; HEPG WNS -0.482ns TNS -; all paths WNS -0.482ns TNS -0.482ns; Real time 0:08:20
** GigaOpt Optimizer WNS Slack -0.481 TNS Slack -0.481 Density 48.98

*** Starting refinePlace (0:43:30 mem=5846.4M) ***
Total net bbox length = 7.811e+05 (4.376e+05 3.436e+05) (ext = 1.227e+04)
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Max route layer is changed from 127 to 10 because there is no routing track above this layer

Starting Small incrNP...
Density distribution unevenness ratio = 32.844%
Skipped incrNP (cpu=0:00:00.1, real=0:00:00.0, mem=5814.3M)
End of Small incrNP (cpu=0:00:00.1, real=0:00:00.0)
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 5857.1MB
Summary Report:
Instances move: 0 (out of 40411 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Physical-only instances move: 0 (out of 0 movable physical-only)
Total net bbox length = 7.811e+05 (4.376e+05 3.436e+05) (ext = 1.227e+04)
Runtime: CPU: 0:00:00.9 REAL: 0:00:00.0 MEM: 5857.1MB
*** Finished refinePlace (0:43:31 mem=5857.1M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (5849.1M) ***


*** Finish Physical Update (cpu=0:00:04.1 real=0:00:03.0 mem=5849.3M) ***
** GigaOpt Optimizer WNS Slack -0.481 TNS Slack -0.481 Density 48.98
OptDebug: Start of Optimizer WNS Pass 1:
+-----------------------------+------+------+
|Path Group                   |   WNS|   TNS|
+-----------------------------+------+------+
|in2out in2reg reg2out default| 0.017| 0.000|
|reg2cgate                    |-0.481|-0.481|
|reg2reg                      | 0.217| 0.000|
|HEPG                         |-0.481|-0.481|
|All Paths                    |-0.481|-0.481|
+-----------------------------+------+------+

CCOptDebug: Start of Optimizer WNS Pass 1: reg2cgate* WNS -0.482ns TNS -; reg2reg* WNS 0.217ns TNS -; HEPG WNS -0.482ns TNS -; all paths WNS -0.482ns TNS -0.482ns; Real time 0:08:24
Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+---------+------------+--------+-------------------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |    Worst View     |Pathgroup|                     End Point                      |
+--------+---------+--------+---------+---------+------------+--------+-------------------+---------+----------------------------------------------------+
|  -0.481|   -0.481|  -0.481|   -0.481|   48.98%|   0:00:00.0| 5849.3M|test_worst_scenario|reg2cgate| occ_int2/fast_clk_0_clkgt/u_icg/EN                 |
|  -0.481|   -0.481|  -0.481|   -0.481|   48.98%|   0:00:00.0| 5849.3M|test_worst_scenario|reg2cgate| occ_int2/fast_clk_0_clkgt/u_icg/EN                 |
+--------+---------+--------+---------+---------+------------+--------+-------------------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.6 real=0:00:00.0 mem=5849.3M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:01.7 real=0:00:01.0 mem=5849.3M) ***
OptDebug: End of Optimizer WNS Pass 1:
+-----------------------------+------+------+
|Path Group                   |   WNS|   TNS|
+-----------------------------+------+------+
|in2out in2reg reg2out default| 0.017| 0.000|
|reg2cgate                    |-0.481|-0.481|
|reg2reg                      | 0.217| 0.000|
|HEPG                         |-0.481|-0.481|
|All Paths                    |-0.481|-0.481|
+-----------------------------+------+------+

CCOptDebug: End of Optimizer WNS Pass 1: reg2cgate* WNS -0.482ns TNS -; reg2reg* WNS 0.217ns TNS -; HEPG WNS -0.482ns TNS -; all paths WNS -0.482ns TNS -0.482ns; Real time 0:08:26
OptDebug: End of Setup Fixing:
+-----------------------------+------+------+
|Path Group                   |   WNS|   TNS|
+-----------------------------+------+------+
|in2out in2reg reg2out default| 0.017| 0.000|
|reg2cgate                    |-0.481|-0.481|
|reg2reg                      | 0.217| 0.000|
|HEPG                         |-0.481|-0.481|
|All Paths                    |-0.481|-0.481|
+-----------------------------+------+------+

Bottom Preferred Layer:
+-----------+------------+------------+----------+
|   Layer   |     DB     |    CLK     |   Rule   |
+-----------+------------+------------+----------+
| M3 (z=3)  |         17 |         77 | default  |
+-----------+------------+------------+----------+
| M5 (z=5)  |          7 |         94 | CTS_RULE |
+-----------+------------+------------+----------+
Via Pillar Rule:
    None

*** Finish post-CTS Setup Fixing (cpu=0:00:30.3 real=0:00:35.0 mem=5849.3M) ***

*** WnsOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:35.7/0:00:38.7 (0.9), totSession cpu/real = 0:43:38.0/0:20:20.3 (2.1), mem = 5269.1M
End: GigaOpt Optimization in WNS mode
Begin: GigaOpt Optimization in TNS mode
GigaOpt Checkpoint: Internal optTiming -allEndPoints -maxLocalDensity 0.95 -maxLocalDensityForHardenOpt 0.92 -numThreads 8 -postCTS -pgMode all -nativePathGroupFlow -wtns -nonLegalPlaceEcoBumpRecoveryInTNSOpt -NDROptEffortAuto -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1
Info: 195 nets with fixed/cover wires excluded.
*info: Marking 98 level shifter instances dont touch
*info: Marking 0 isolation instances dont touch
Info: 171 clock nets excluded from IPO operation.
*** TnsOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:43:38.9/0:20:21.2 (2.1), mem = 5269.1M


*info: 171 clock nets excluded
*info: Marking 98 level shifter instances dont touch
*info: Marking 0 isolation instances dont touch
*info: 941 no-driver nets excluded.
*info: 195 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.481 TNS Slack -0.481 Density 48.98
OptDebug: Start of Optimizer TNS Pass:
+-----------------------------+------+------+
|Path Group                   |   WNS|   TNS|
+-----------------------------+------+------+
|in2out in2reg reg2out default| 0.017| 0.000|
|reg2cgate                    |-0.481|-0.481|
|reg2reg                      | 0.217| 0.000|
|HEPG                         |-0.481|-0.481|
|All Paths                    |-0.481|-0.481|
+-----------------------------+------+------+

CCOptDebug: Start of Optimizer TNS Pass: reg2cgate* WNS -0.482ns TNS -; reg2reg* WNS 0.217ns TNS -; HEPG WNS -0.482ns TNS -; all paths WNS -0.482ns TNS -0.482ns; Real time 0:08:32
Active Path Group: reg2cgate  
+--------+---------+--------+---------+---------+------------+--------+-------------------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |    Worst View     |Pathgroup|                     End Point                      |
+--------+---------+--------+---------+---------+------------+--------+-------------------+---------+----------------------------------------------------+
|  -0.481|   -0.481|  -0.481|   -0.481|   48.98%|   0:00:00.0| 5661.0M|test_worst_scenario|reg2cgate| occ_int2/fast_clk_0_clkgt/u_icg/EN                 |
|  -0.481|   -0.481|  -0.481|   -0.481|   48.98%|   0:00:00.0| 5724.4M|test_worst_scenario|reg2cgate| occ_int2/fast_clk_0_clkgt/u_icg/EN                 |
+--------+---------+--------+---------+---------+------------+--------+-------------------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.4 real=0:00:00.0 mem=5724.4M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:00.6 real=0:00:01.0 mem=5724.4M) ***
OptDebug: End of Optimizer TNS Pass:
+-----------------------------+------+------+
|Path Group                   |   WNS|   TNS|
+-----------------------------+------+------+
|in2out in2reg reg2out default| 0.017| 0.000|
|reg2cgate                    |-0.481|-0.481|
|reg2reg                      | 0.217| 0.000|
|HEPG                         |-0.481|-0.481|
|All Paths                    |-0.481|-0.481|
+-----------------------------+------+------+

CCOptDebug: End of Optimizer TNS Pass: reg2cgate* WNS -0.482ns TNS -; reg2reg* WNS 0.217ns TNS -; HEPG WNS -0.482ns TNS -; all paths WNS -0.482ns TNS -0.482ns; Real time 0:08:33
OptDebug: End of Setup Fixing:
+-----------------------------+------+------+
|Path Group                   |   WNS|   TNS|
+-----------------------------+------+------+
|in2out in2reg reg2out default| 0.017| 0.000|
|reg2cgate                    |-0.481|-0.481|
|reg2reg                      | 0.217| 0.000|
|HEPG                         |-0.481|-0.481|
|All Paths                    |-0.481|-0.481|
+-----------------------------+------+------+

Bottom Preferred Layer:
+-----------+------------+------------+----------+
|   Layer   |     DB     |    CLK     |   Rule   |
+-----------+------------+------------+----------+
| M3 (z=3)  |         17 |         77 | default  |
+-----------+------------+------------+----------+
| M5 (z=5)  |          7 |         94 | CTS_RULE |
+-----------+------------+------------+----------+
Via Pillar Rule:
    None

*** Finish post-CTS Setup Fixing (cpu=0:00:02.5 real=0:00:02.0 mem=5724.4M) ***

*** TnsOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:07.3/0:00:06.2 (1.2), totSession cpu/real = 0:43:46.2/0:20:27.4 (2.1), mem = 5267.1M
End: GigaOpt Optimization in TNS mode
GigaOpt Checkpoint: Internal reclaim -numThreads 8 -customPhyUpdate -noGCompAndPhase -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -postCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow -SimpCCIn
Info: 195 nets with fixed/cover wires excluded.
*info: Marking 98 level shifter instances dont touch
*info: Marking 0 isolation instances dont touch
Info: 171 clock nets excluded from IPO operation.


Begin: Area Reclaim Optimization
*** AreaOpt #2 [begin] (ccopt_design #1) : totSession cpu/real = 0:43:48.4/0:20:29.1 (2.1), mem = 5657.1M
Reclaim Optimization WNS Slack -0.481  TNS Slack -0.481 Density 48.98
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   48.98%|        -|  -0.481|  -0.481|   0:00:00.0| 5657.1M|
|   48.98%|        0|  -0.481|  -0.481|   0:00:02.0| 5657.1M|
|   48.98%|        0|  -0.481|  -0.481|   0:00:00.0| 5657.1M|
|   48.98%|        3|  -0.481|  -0.481|   0:00:02.0| 5809.7M|
|   48.98%|        7|  -0.481|  -0.481|   0:00:02.0| 5809.7M|
|   48.98%|        0|  -0.481|  -0.481|   0:00:01.0| 5809.7M|
|   48.98%|        0|  -0.481|  -0.481|   0:00:00.0| 5809.7M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.481  TNS Slack -0.481 Density 48.98
Bottom Preferred Layer:
+-----------+------------+------------+----------+
|   Layer   |     DB     |    CLK     |   Rule   |
+-----------+------------+------------+----------+
| M3 (z=3)  |         17 |         77 | default  |
+-----------+------------+------------+----------+
| M5 (z=5)  |          7 |         94 | CTS_RULE |
+-----------+------------+------------+----------+
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 12 skipped = 0, called in commitmove = 7, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:34.9) (real = 0:00:08.0) **

*** Starting refinePlace (0:44:24 mem=5809.5M) ***
Total net bbox length = 7.811e+05 (4.375e+05 3.436e+05) (ext = 1.227e+04)
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Max route layer is changed from 127 to 10 because there is no routing track above this layer
**WARN: (IMPSP-2020):	Cannot find a legal location for instance 'I_RISC_CORE/ls_in_34_scan_enable' (Cell LSUPX1_RVT).
Type 'man IMPSP-2020' for more detail.
**WARN: (EMS-27):	Message (IMPSP-2020) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**ERROR: (IMPSP-2021):	Could not legalize <35> instances in the design. Check warning message IMPSP-270, IMPSP-452, IMPSP-2024, IMPSP-2039, IMPSP-2040, IMPSP-2042, or IMPSP-2020 in the log file for more details.Type 'man IMPSP-2021' for more detail.
Move report: Detail placement moves 2 insts, mean move: 1.06 um, max move: 1.67 um 
	Max move on inst (occ_int2/U_gf_mux_1/FE_OFC5349_n21): (38.00, 322.70) --> (38.00, 321.02)
	Runtime: CPU: 0:00:04.5 REAL: 0:00:02.0 MEM: 5780.5MB
Summary Report:
Instances move: 2 (out of 40408 movable)
Instances flipped: 0
Mean displacement: 1.06 um
Max displacement: 1.67 um (Instance: occ_int2/U_gf_mux_1/FE_OFC5349_n21) (38, 322.696) -> (38, 321.024)
	Length: 5 sites, height: 1 rows, site name: unit, cell type: INVX0_LVT
Physical-only instances move: 0 (out of 0 movable physical-only)
Total net bbox length = 7.811e+05 (4.375e+05 3.436e+05) (ext = 1.227e+04)
Runtime: CPU: 0:00:04.7 REAL: 0:00:02.0 MEM: 5780.5MB
*** Finished refinePlace (0:44:29 mem=5780.5M) ***
*** maximum move = 1.67 um ***
*** Finished re-routing un-routed nets (5809.5M) ***


*** Finish Physical Update (cpu=0:00:07.7 real=0:00:04.0 mem=5809.8M) ***
*** AreaOpt #2 [finish] (ccopt_design #1) : cpu/real = 0:00:42.6/0:00:12.5 (3.4), totSession cpu/real = 0:44:31.0/0:20:41.5 (2.2), mem = 5809.8M
End: Area Reclaim Optimization (cpu=0:00:43, real=0:00:13, mem=5268.50M, totSessionCpu=0:44:31).
*** LocalWireReclaim #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:44:31.8/0:20:42.2 (2.2), mem = 5268.5M
Starting local wire reclaim

*** Starting refinePlace (0:44:32 mem=5268.5M) ***
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Max route layer is changed from 127 to 10 because there is no routing track above this layer
*** Finished SKP initialization (cpu=0:00:12.4, real=0:00:07.0)***
Timing cost in AAE based: 32392.2239669988557580
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Call icdpEval cleanup ...
**ERROR: (IMPSP-2021):	Could not legalize <35> instances in the design. Check warning message IMPSP-270, IMPSP-452, IMPSP-2024, IMPSP-2039, IMPSP-2040, IMPSP-2042, or IMPSP-2020 in the log file for more details.Type 'man IMPSP-2021' for more detail.
Move report: Detail placement moves 15968 insts, mean move: 2.26 um, max move: 33.44 um 
	Max move on inst (FE_OFC5163_n457): (604.20, 220.70) --> (575.78, 215.69)
	Runtime: CPU: 0:02:16 REAL: 0:01:17 MEM: 5348.2MB
Summary Report:
Instances move: 15968 (out of 40408 movable)
Instances flipped: 28
Mean displacement: 2.26 um
Max displacement: 33.44 um (Instance: FE_OFC5163_n457) (604.2, 220.704) -> (575.776, 215.688)
	Length: 15 sites, height: 1 rows, site name: unit, cell type: NBUFFX8_LVT
Physical-only instances move: 0 (out of 0 movable physical-only)
Runtime: CPU: 0:02:16 REAL: 0:01:18 MEM: 5348.2MB
*** Finished refinePlace (0:46:48 mem=5348.2M) ***
**ERROR: (IMPSP-9022):	Command 'refinePlace' completed with some error(s).
Type 'man IMPSP-9022' for more detail.
*** LocalWireReclaim #1 [finish] (ccopt_design #1) : cpu/real = 0:02:16.6/0:01:18.4 (1.7), totSession cpu/real = 0:46:48.4/0:22:00.6 (2.1), mem = 5271.3M
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: ORCA_TOP
# Design Mode: 28nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (8 T). (MEM=3834.46)
Total number of fetched objects 49764
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=3852.57 CPU=0:00:31.4 REAL=0:00:04.0)
End delay calculation (fullDC). (MEM=3852.57 CPU=0:00:40.4 REAL=0:00:06.0)
eGR doReRoute: optGuide
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Max route layer is changed from 127 to 10 because there is no routing track above this layer
[NR-eGR] Read 43185 nets ( ignored 195 )
[NR-eGR] Layer group 1: route 42990 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.14% H + 0.07% V. EstWL: 8.241974e+05um
[NR-eGR] Overflow after Early Global Route 0.09% H + 0.03% V
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]               Length (um)    Vias 
[NR-eGR] ----------------------------------
[NR-eGR]  M1    (1H)             1  163281 
[NR-eGR]  M2    (2V)        221183  213760 
[NR-eGR]  M3    (3H)        300958   64829 
[NR-eGR]  M4    (4V)        135584   15352 
[NR-eGR]  M5    (5H)        116643    4326 
[NR-eGR]  M6    (6V)         54958    2236 
[NR-eGR]  M7    (7H)         59100     303 
[NR-eGR]  M8    (8V)          2997     101 
[NR-eGR]  M9    (9H)          3958       0 
[NR-eGR]  MRDL  (10V)            0       0 
[NR-eGR] ----------------------------------
[NR-eGR]        Total       895382  464188 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 771912um
[NR-eGR] Total length: 895382um, number of vias: 464188
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 8.19 sec, Real: 4.00 sec, Curr Mem: 4.78 MB )
[NR-eGR] Finished Early Global Route ( CPU: 8.24 sec, Real: 4.05 sec, Curr Mem: 4.70 MB )
**WARN: (IMPEXT-6191):	Using a captable file is not recommended for process nodes less than or equal to 32 nm due to parasitic accuracy concerns. The Quantus QRC technology file should be specified for all RC corners using the command create_rc_corner or update_rc_corner, which will then be used for preRoute and postRoute(effort level medium or high or signoff) extraction engines.
Type 'man IMPEXT-6191' for more detail.
Extraction called for design 'ORCA_TOP' of instances=40639 and nets=44172 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design ORCA_TOP.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC Grid density data for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:01.7  Real Time: 0:00:02.0  MEM: 5071.840M)
Compute RC Scale Done ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -numThreads 8 -resetVeryShortNets -rescheduleForAdherence  
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #2 [begin] (ccopt_design #1) : totSession cpu/real = 0:48:01.3/0:22:21.1 (2.1), mem = 5071.9M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
+-----------+------------+------------+----------+
|   Layer   |     DB     |    CLK     |   Rule   |
+-----------+------------+------------+----------+
| M3 (z=3)  |         17 |         77 | default  |
+-----------+------------+------------+----------+
| M5 (z=5)  |          7 |         94 | CTS_RULE |
+-----------+------------+------------+----------+
Via Pillar Rule:
    None
*** CongRefineRouteType #2 [finish] (ccopt_design #1) : cpu/real = 0:00:00.6/0:00:00.4 (1.3), totSession cpu/real = 0:48:01.9/0:22:21.5 (2.1), mem = 5071.9M
End: GigaOpt Route Type Constraints Refinement
skip EGR on cluster skew clock nets.
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: ORCA_TOP
# Design Mode: 28nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (8 T). (MEM=3806.71)
Total number of fetched objects 49764
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=3844.09 CPU=0:00:37.6 REAL=0:00:05.0)
End delay calculation (fullDC). (MEM=3844.09 CPU=0:00:48.0 REAL=0:00:07.0)
*** Done Building Timing Graph (cpu=0:01:04 real=0:00:10.0 totSessionCpu=0:49:06 mem=5582.8M)
Begin: GigaOpt postEco DRV Optimization
GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 8 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -setupTNSCostFactor 1.0 -postCTS
*** DrvOpt #3 [begin] (ccopt_design #1) : totSession cpu/real = 0:49:06.4/0:22:32.3 (2.2), mem = 5582.8M
Info: 195 nets with fixed/cover wires excluded.
*info: Marking 98 level shifter instances dont touch
*info: Marking 0 isolation instances dont touch
Info: 171 clock nets excluded from IPO operation.


	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|    17|    17|    -0.02|   121|   242|    -0.01|     0|     0|     0|     0|    -0.48|    -0.48|       0|       0|       0| 48.98%|          |         |
|     8|     8|    -0.01|     4|     8|    -0.01|     0|     0|     0|     0|    -0.48|    -0.48|      30|       0|      98| 49.02%| 0:00:01.0|  5870.6M|
|     8|     8|    -0.01|     4|     8|    -0.01|     0|     0|     0|     0|    -0.48|    -0.48|       0|       0|       0| 49.02%| 0:00:01.0|  5870.6M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+-----------+------------+------------+----------+
|   Layer   |     DB     |    CLK     |   Rule   |
+-----------+------------+------------+----------+
| M3 (z=3)  |         17 |         77 | default  |
+-----------+------------+------------+----------+
| M5 (z=5)  |          7 |         94 | CTS_RULE |
+-----------+------------+------------+----------+
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 9 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:     9 net(s): Could not be fixed because it is def in clock net.


*** Finish DRV Fixing (cpu=0:00:13.2 real=0:00:04.0 mem=5870.6M) ***

*** DrvOpt #3 [finish] (ccopt_design #1) : cpu/real = 0:00:20.0/0:00:06.6 (3.0), totSession cpu/real = 0:49:26.3/0:22:39.0 (2.2), mem = 5278.3M
End: GigaOpt postEco DRV Optimization
GigaOpt: WNS changes after postEco optimization: -0.253 -> -0.254 (bump = 0.001)
GigaOpt: Skipping nonLegal postEco optimization
Design TNS changes after trial route: -0.482 -> -0.483
Begin: GigaOpt TNS non-legal recovery
GigaOpt Checkpoint: Internal optTiming -setupRecovery -newSetupRecovery -allEndPoints -maxLocalDensity 0.92 -numThreads 8 -nativePathGroupFlow  -NDROptEffortAuto  -ipoTgtSlackCoef 0 -effTgtSlackCoef 0 -tnsBumpRecoveryInTNS -integratedAreaOpt -postCTS
Info: 195 nets with fixed/cover wires excluded.
*info: Marking 98 level shifter instances dont touch
*info: Marking 0 isolation instances dont touch
Info: 171 clock nets excluded from IPO operation.
*** TnsOpt #2 [begin] (ccopt_design #1) : totSession cpu/real = 0:49:27.8/0:22:40.5 (2.2), mem = 5278.3M


*info: 171 clock nets excluded
*info: Marking 98 level shifter instances dont touch
*info: Marking 0 isolation instances dont touch
*info: 941 no-driver nets excluded.
*info: 195 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.483 TNS Slack -0.483 Density 49.02
OptDebug: Start of Optimizer TNS Pass:
+-----------------------------+------+------+
|Path Group                   |   WNS|   TNS|
+-----------------------------+------+------+
|in2out in2reg reg2out default| 0.015| 0.000|
|reg2cgate                    |-0.483|-0.483|
|reg2reg                      | 0.223| 0.000|
|HEPG                         |-0.483|-0.483|
|All Paths                    |-0.483|-0.483|
+-----------------------------+------+------+

CCOptDebug: Start of Optimizer TNS Pass: reg2cgate* WNS -0.483ns TNS -; reg2reg* WNS 0.223ns TNS -; HEPG WNS -0.483ns TNS -; all paths WNS -0.483ns TNS -0.483ns; Real time 0:10:49
Active Path Group: reg2cgate  
+--------+---------+--------+---------+---------+------------+--------+-------------------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |    Worst View     |Pathgroup|                     End Point                      |
+--------+---------+--------+---------+---------+------------+--------+-------------------+---------+----------------------------------------------------+
|  -0.483|   -0.483|  -0.483|   -0.483|   49.02%|   0:00:00.0| 5708.3M|test_worst_scenario|reg2cgate| occ_int2/fast_clk_0_clkgt/u_icg/EN                 |
|  -0.483|   -0.483|  -0.483|   -0.483|   49.02%|   0:00:00.0| 5792.7M|test_worst_scenario|reg2cgate| occ_int2/fast_clk_0_clkgt/u_icg/EN                 |
+--------+---------+--------+---------+---------+------------+--------+-------------------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.4 real=0:00:00.0 mem=5792.7M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:00.5 real=0:00:01.0 mem=5792.7M) ***
OptDebug: End of Optimizer TNS Pass:
+-----------------------------+------+------+
|Path Group                   |   WNS|   TNS|
+-----------------------------+------+------+
|in2out in2reg reg2out default| 0.015| 0.000|
|reg2cgate                    |-0.483|-0.483|
|reg2reg                      | 0.223| 0.000|
|HEPG                         |-0.483|-0.483|
|All Paths                    |-0.483|-0.483|
+-----------------------------+------+------+

CCOptDebug: End of Optimizer TNS Pass: reg2cgate* WNS -0.483ns TNS -; reg2reg* WNS 0.223ns TNS -; HEPG WNS -0.483ns TNS -; all paths WNS -0.483ns TNS -0.483ns; Real time 0:10:51
OptDebug: End of Setup Fixing:
+-----------------------------+------+------+
|Path Group                   |   WNS|   TNS|
+-----------------------------+------+------+
|in2out in2reg reg2out default| 0.015| 0.000|
|reg2cgate                    |-0.483|-0.483|
|reg2reg                      | 0.223| 0.000|
|HEPG                         |-0.483|-0.483|
|All Paths                    |-0.483|-0.483|
+-----------------------------+------+------+

Bottom Preferred Layer:
+-----------+------------+------------+----------+
|   Layer   |     DB     |    CLK     |   Rule   |
+-----------+------------+------------+----------+
| M3 (z=3)  |         17 |         77 | default  |
+-----------+------------+------------+----------+
| M5 (z=5)  |          7 |         94 | CTS_RULE |
+-----------+------------+------------+----------+
Via Pillar Rule:
    None

*** Finish post-CTS Setup Fixing (cpu=0:00:02.6 real=0:00:02.0 mem=5792.7M) ***

*** TnsOpt #2 [finish] (ccopt_design #1) : cpu/real = 0:00:06.4/0:00:04.8 (1.3), totSession cpu/real = 0:49:34.2/0:22:45.3 (2.2), mem = 5312.4M
End: GigaOpt TNS non-legal recovery
Begin: GigaOpt Optimization in post-eco TNS mode
GigaOpt Checkpoint: Internal optTiming -postEco -postEcoLefSafe -maxLocalDensity 1.0 -numThreads 8  -allEndPoints -nativePathGroupFlow
Info: 195 nets with fixed/cover wires excluded.
*info: Marking 98 level shifter instances dont touch
*info: Marking 0 isolation instances dont touch
Info: 171 clock nets excluded from IPO operation.
*** TnsOpt #3 [begin] (ccopt_design #1) : totSession cpu/real = 0:49:35.1/0:22:46.1 (2.2), mem = 5312.4M


*info: 171 clock nets excluded
*info: Marking 98 level shifter instances dont touch
*info: Marking 0 isolation instances dont touch
*info: 941 no-driver nets excluded.
*info: 195 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.483 TNS Slack -0.483 Density 49.02
OptDebug: Start of Optimizer TNS Pass:
+-----------------------------+------+------+
|Path Group                   |   WNS|   TNS|
+-----------------------------+------+------+
|in2out in2reg reg2out default| 0.015| 0.000|
|reg2cgate                    |-0.483|-0.483|
|reg2reg                      | 0.223| 0.000|
|HEPG                         |-0.483|-0.483|
|All Paths                    |-0.483|-0.483|
+-----------------------------+------+------+

CCOptDebug: Start of Optimizer TNS Pass: reg2cgate* WNS -0.483ns TNS -; reg2reg* WNS 0.223ns TNS -; HEPG WNS -0.483ns TNS -; all paths WNS -0.483ns TNS -0.483ns; Real time 0:10:55
Active Path Group: reg2cgate  
+--------+---------+--------+---------+---------+------------+--------+-------------------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |    Worst View     |Pathgroup|                     End Point                      |
+--------+---------+--------+---------+---------+------------+--------+-------------------+---------+----------------------------------------------------+
|  -0.483|   -0.483|  -0.483|   -0.483|   49.02%|   0:00:00.0| 5709.4M|test_worst_scenario|reg2cgate| occ_int2/fast_clk_0_clkgt/u_icg/EN                 |
|  -0.483|   -0.483|  -0.483|   -0.483|   49.02%|   0:00:00.0| 5717.4M|test_worst_scenario|reg2cgate| occ_int2/fast_clk_0_clkgt/u_icg/EN                 |
+--------+---------+--------+---------+---------+------------+--------+-------------------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:00.0 mem=5717.4M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:00.3 real=0:00:00.0 mem=5717.4M) ***
OptDebug: End of Optimizer TNS Pass:
+-----------------------------+------+------+
|Path Group                   |   WNS|   TNS|
+-----------------------------+------+------+
|in2out in2reg reg2out default| 0.015| 0.000|
|reg2cgate                    |-0.483|-0.483|
|reg2reg                      | 0.223| 0.000|
|HEPG                         |-0.483|-0.483|
|All Paths                    |-0.483|-0.483|
+-----------------------------+------+------+

CCOptDebug: End of Optimizer TNS Pass: reg2cgate* WNS -0.483ns TNS -; reg2reg* WNS 0.223ns TNS -; HEPG WNS -0.483ns TNS -; all paths WNS -0.483ns TNS -0.483ns; Real time 0:10:56
OptDebug: End of Setup Fixing:
+-----------------------------+------+------+
|Path Group                   |   WNS|   TNS|
+-----------------------------+------+------+
|in2out in2reg reg2out default| 0.015| 0.000|
|reg2cgate                    |-0.483|-0.483|
|reg2reg                      | 0.223| 0.000|
|HEPG                         |-0.483|-0.483|
|All Paths                    |-0.483|-0.483|
+-----------------------------+------+------+

Bottom Preferred Layer:
+-----------+------------+------------+----------+
|   Layer   |     DB     |    CLK     |   Rule   |
+-----------+------------+------------+----------+
| M3 (z=3)  |         17 |         77 | default  |
+-----------+------------+------------+----------+
| M5 (z=5)  |          7 |         94 | CTS_RULE |
+-----------+------------+------------+----------+
Via Pillar Rule:
    None

*** Finish post-CTS Setup Fixing (cpu=0:00:02.1 real=0:00:01.0 mem=5717.4M) ***

*** TnsOpt #3 [finish] (ccopt_design #1) : cpu/real = 0:00:05.8/0:00:04.4 (1.3), totSession cpu/real = 0:49:40.9/0:22:50.5 (2.2), mem = 5317.1M
End: GigaOpt Optimization in post-eco TNS mode
#optDebug: fT-D <X 1 0 0 0>
Register exp ratio and priority group on 0 nets on 43231 nets : 

Active setup views:
 func_worst_scenario
  Dominating endpoints: 6064
  Dominating TNS: -0.000

 test_worst_scenario
  Dominating endpoints: 2765
  Dominating TNS: -0.483

**WARN: (IMPEXT-6191):	Using a captable file is not recommended for process nodes less than or equal to 32 nm due to parasitic accuracy concerns. The Quantus QRC technology file should be specified for all RC corners using the command create_rc_corner or update_rc_corner, which will then be used for preRoute and postRoute(effort level medium or high or signoff) extraction engines.
Type 'man IMPEXT-6191' for more detail.
Extraction called for design 'ORCA_TOP' of instances=40669 and nets=44202 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design ORCA_TOP.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Grid density data update skipped
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:01.7  Real Time: 0:00:02.0  MEM: 5176.145M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: ORCA_TOP
# Design Mode: 28nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (8 T). (MEM=3862.64)
Total number of fetched objects 49794
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=3893.77 CPU=0:00:31.4 REAL=0:00:04.0)
End delay calculation (fullDC). (MEM=3893.77 CPU=0:00:39.4 REAL=0:00:06.0)
*** Done Building Timing Graph (cpu=0:00:53.8 real=0:00:09.0 totSessionCpu=0:50:39 mem=5594.9M)
OPTC: user 20.0
[NR-eGR] Started Early Global Route ( Curr Mem: 4.87 MB )
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Max route layer is changed from 127 to 10 because there is no routing track above this layer
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 4.87 MB )
[NR-eGR] Read 43215 nets ( ignored 195 )
[NR-eGR] Layer group 1: route 43020 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.21% H + 0.06% V. EstWL: 8.241873e+05um
[NR-eGR] Overflow after Early Global Route 0.16% H + 0.03% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 5.12 sec, Real: 2.74 sec, Curr Mem: 4.92 MB )
[NR-eGR] Finished Early Global Route ( CPU: 5.14 sec, Real: 2.77 sec, Curr Mem: 4.89 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.26 |          0.52 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.26, normalized total congestion hotspot area = 0.52 (area is in unit of 4 std-cell row bins)
[hotspot] top 2 congestion hotspot bounding boxes and scores of normalized hotspot
[hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[hotspot] | top |            hotspot bbox             | hotspot score |           module              |
[hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[hotspot] |  1  |   561.79   107.01   588.54   133.76 |        0.26   | I_SDRAM_TOP                   |
[hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[hotspot] |  2  |     0.00   280.90    26.75   307.65 |        0.26   | I_PCI_TOP                     |
[hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[hotspot] Hotspot report including placement blocked areas
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |         32.20 |         33.51 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 32.20, normalized total congestion hotspot area = 33.51 (area is in unit of 4 std-cell row bins)
[hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[hotspot] | top |            hotspot bbox             | hotspot score |           module              |
[hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[hotspot] |  1  |   575.17   120.38   628.67   147.14 |       25.97   | I_SDRAM_TOP                   |
[hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[hotspot] |  2  |   628.67   120.38   655.42   147.14 |        4.98   | I_SDRAM_TOP                   |
[hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[hotspot] |  3  |   120.38   107.01   147.14   133.76 |        0.79   | I_RISC_CORE                   |
[hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[hotspot] |  4  |   655.42   107.01   682.18   133.76 |        0.26   | I_SDRAM_TOP                   |
[hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[hotspot] |  5  |   120.38   133.76   147.14   160.51 |        0.26   | I_RISC_CORE                   |
[hotspot] +-----+-------------------------------------+---------------+-------------------------------+
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:11:40, real = 0:05:24, mem = 3858.7M, totSessionCpu=0:50:46 **


------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 test_worst_scenario func_worst_scenario 

+--------------------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.483  |  0.224  | -0.483  |  0.792  |  0.015  |  0.563  |  1.028  |
|           TNS (ns):| -0.483  |  0.000  | -0.483  |  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    1    |    0    |    1    |    0    |    0    |    0    |    0    |
|          All Paths:|  9697   |  9448   |    8    |   127   |   114   |   32    |    8    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 48.886%
Routing Overflow: 0.16% H and 0.03% V
------------------------------------------------------------------
Begin: Collecting metrics
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
| initial_summary         |           |   -0.846 |           |       -5 |       48.86 |            |              | 0:00:13  |        4888 |   43 |  46 |
| route_type_refinement   |           |          |           |          |             |            |              | 0:00:04  |        4995 |      |     |
| simplify_netlist        |           |          |           |          |             |            |              | 0:00:05  |        4996 |      |     |
| excluded_clk_net_fixing |           |          |           |          |             |            |              | 0:00:00  |        4996 |      |     |
| drv_fixing              |     0.000 |   -0.846 |         0 |       -1 |       49.04 |            |              | 0:00:13  |        5154 |    8 |   4 |
| global_opt              |           |   -0.531 |           |       -1 |       49.04 |            |              | 0:00:07  |        5203 |      |     |
| global_opt_2            |           |   -0.531 |           |       -1 |       49.04 |            |              | 0:00:09  |        5222 |      |     |
| area_reclaiming         |     0.000 |   -0.531 |         0 |       -1 |       48.98 |            |              | 0:00:15  |        5216 |      |     |
| wns_fixing              |    -0.481 |   -0.498 |        -0 |       -0 |       48.98 |            |              | 0:00:39  |        5849 |      |     |
| tns_fixing              |    -0.481 |   -0.498 |        -0 |       -0 |       48.98 |            |              | 0:00:06  |        5724 |      |     |
| area_reclaiming_2       |    -0.481 |   -0.481 |        -0 |       -0 |       48.98 |            |              | 0:00:14  |        5268 |      |     |
| local_wire_reclaim      |           |          |           |          |             |            |              | 0:01:19  |        5271 |      |     |
| global_route            |           |          |           |          |             |       0.00 |         0.00 | 0:00:09  |        5072 |      |     |
| route_type_refinement_2 |           |          |           |          |             |            |              | 0:00:01  |        5072 |      |     |
| drv_eco_fixing          |    -0.483 |   -0.483 |        -0 |       -0 |       49.02 |            |              | 0:00:07  |        5278 |    8 |   4 |
| tns_eco_fixing          |    -0.483 |   -0.483 |        -0 |       -0 |       49.02 |            |              | 0:00:05  |        5793 |      |     |
| tns_eco_fixing_2        |    -0.483 |   -0.483 |        -0 |       -0 |       49.02 |            |              | 0:00:05  |        5717 |      |     |
| final_summary           |    -0.483 |   -0.483 |           |       -0 |       48.89 |      32.20 |        33.51 | 0:00:13  |        5217 |    0 |   0 |
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
End: Collecting metrics
**optDesign ... cpu = 0:12:05, real = 0:05:36, mem = 3884.2M, totSessionCpu=0:51:10 **
*** Finished optDesign ***
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   final
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   opt_design_postcts
Info: final physical memory for 9 CRR processes is 918.75MB.
Info: Summary of CRR changes:
      - Timing transform commits:       0
Info: Destroy the CCOpt slew target map.
Removing temporary dont_use automatically set for cells with technology sites with no row.
(ccopt_design): dumping clock statistics to metric
Updating ideal nets and annotations...
Clock tree spec update: Ideal nets, transition and delay annotations were updated to match active timing constraints.
Updating ideal nets and annotations done. (took cpu=0:00:00.0 real=0:00:00.0)
No differences between SDC and CTS ideal net status found.
Clock tree timing engine global stage delay update for worst_corner:setup.early...
Clock tree timing engine global stage delay update for worst_corner:setup.early done. (took cpu=0:00:00.7 real=0:00:00.1)
Clock tree timing engine global stage delay update for worst_corner:setup.late...
Clock tree timing engine global stage delay update for worst_corner:setup.late done. (took cpu=0:00:00.2 real=0:00:00.0)
Clock tree timing engine global stage delay update for best_corner:hold.early...
Clock tree timing engine global stage delay update for best_corner:hold.early done. (took cpu=0:00:00.2 real=0:00:00.0)
Clock tree timing engine global stage delay update for best_corner:hold.late...
Clock tree timing engine global stage delay update for best_corner:hold.late done. (took cpu=0:00:00.2 real=0:00:00.0)
UM: Running design category ...

      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:        1416.57            744         -0.483 ns         -0.483 ns  ccopt_design

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-6191          5  Using a captable file is not recommended...
WARNING   IMPSP-7215         424  %s '%s' of cell type '%s' cannot find a ...
WARNING   IMPSP-270           13  Cannot find a legal location for MASTER ...
ERROR     IMPSP-9022           1  Command '%s' completed with some error(s...
ERROR     IMPSP-2021           6  Could not legalize <%d> instances in the...
WARNING   IMPSP-2020         118  Cannot find a legal location for instanc...
WARNING   IMPSC-1138         274  In scan chain "%s" DEF ordered section, ...
WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
WARNING   IMPCCOPT-4144        8  The SDC clock %s has source pin %s, whic...
WARNING   IMPCCOPT-1127        8  The skew group %s has been identified as...
WARNING   IMPCCOPT-2256        1  CCOpt post-route optimization found lega...
WARNING   IMPCCOPT-2441       15  The target_max_trans %s is too low for d...
WARNING   IMPCCOPT-2015        2  %s will not update I/O latencies for the...
WARNING   IMPCCOPT-2030        1  Found placement violations. Run checkPla...
WARNING   IMPPSP-1131         20  For techSite %s, row: (%d, %d) - (%d, %d...
WARNING   IMPPSP-1132          2  For techSite %s, have a total of %d rows...
*** Message Summary: 892 warning(s), 7 error(s)

*** ccopt_design #1 [finish] () : cpu/real = 0:23:02.2/0:11:33.8 (2.0), totSession cpu/real = 0:51:18.6/0:23:27.5 (2.2), mem = 5560.5M
#% End ccopt_design (date=05/19 01:29:30, total cpu=0:23:02, real=0:11:33, peak res=4350.6M, current mem=3758.1M)
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 3568.8M, totSessionCpu=0:51:20 **
*** optDesign #1 [begin] () : totSession cpu/real = 0:51:19.8/0:23:28.8 (2.2), mem = 4992.4M
GigaOpt running with 8 threads.
*** InitOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:51:19.8/0:23:28.8 (2.2), mem = 4992.4M
**INFO: User settings:
setDesignMode -earlyClockFlow                                  false
setDesignMode -process                                         28
setExtractRCMode -coupling_c_th                                0.1
setExtractRCMode -engine                                       preRoute
setExtractRCMode -relative_c_th                                1
setExtractRCMode -total_c_th                                   0
setDelayCalMode -enable_high_fanout                            true
setDelayCalMode -eng_enablePrePlacedFlow                       false
setDelayCalMode -engine                                        aae
setDelayCalMode -ignoreNetLoad                                 false
setDelayCalMode -socv_accuracy_mode                            low
setOptMode -opt_view_pruning_hold_views_active_list            { test_best_scenario func_best_scenario }
setOptMode -opt_view_pruning_setup_views_active_list           { test_worst_scenario func_worst_scenario }
setOptMode -opt_view_pruning_setup_views_persistent_list       { func_worst_scenario test_worst_scenario}
setOptMode -opt_view_pruning_tdgr_setup_views_persistent_list  { func_worst_scenario test_worst_scenario}
setOptMode -opt_drv_margin                                     0
setOptMode -opt_enable_podv2_clock_opt_flow                    false
setOptMode -opt_drv                                            true
setOptMode -opt_resize_flip_flops                              true
setOptMode -opt_view_pruning_placement_setup_view_list         { func_worst_scenario  }
setOptMode -opt_preserve_all_sequential                        false
setOptMode -opt_setup_target_slack                             0
setOptMode -opt_skew                                           false
setOptMode -opt_skew_ccopt                                     none
setOptMode -opt_skew_post_route                                false
setOptMode -opt_skew_pre_cts                                   false
setAnalysisMode -analysisType                                  onChipVariation
setAnalysisMode -checkType                                     setup
setAnalysisMode -clkSrcPath                                    true
setAnalysisMode -clockPropagation                              sdcControl
setAnalysisMode -cppr                                          both

**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Need call spDPlaceInit before registerPrioInstLoc.
[GPS-MSV] UPF Flow. Number of Power Domains: 2
[GPS-MSV]   Power Domain 'PD_RISC_CORE' (tag=1)
[GPS-MSV]   Power Domain 'PD_ORCA_TOP' (tag=2) Default
**WARN: (IMPSP-270):	Cannot find a legal location for MASTER CELL 'LSUPX1_RVT'.
Type 'man IMPSP-270' for more detail.

**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
	Cell FOOT2X16_HVT, site unit.
	Cell FOOT2X16_LVT, site unit.
	Cell FOOT2X16_RVT, site unit.
	Cell FOOT2X2_HVT, site unit.
	Cell FOOT2X2_LVT, site unit.
	Cell FOOT2X2_RVT, site unit.
	Cell FOOT2X32_HVT, site unit.
	Cell FOOT2X32_LVT, site unit.
	Cell FOOT2X32_RVT, site unit.
	Cell FOOT2X4_HVT, site unit.
	Cell FOOT2X4_LVT, site unit.
	Cell FOOT2X4_RVT, site unit.
	Cell FOOT2X8_HVT, site unit.
	Cell FOOT2X8_LVT, site unit.
	Cell FOOT2X8_RVT, site unit.
	Cell FOOTX16_HVT, site unit.
	Cell FOOTX16_LVT, site unit.
	Cell FOOTX16_RVT, site unit.
	Cell FOOTX2_HVT, site unit.
	Cell FOOTX2_LVT, site unit.
	...
	Reporting only the 20 first cells found...
.

**INFO: Using Advanced Metric Collection system.
**optDesign ... cpu = 0:00:10, real = 0:00:04, mem = 3754.7M, totSessionCpu=0:51:29 **
#optDebug: { P: 28 W: 9195 FE: standard PE: none LDR: 1}
*** optDesign -postCTS ***
DRC Margin: user margin 0.0
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0;

Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=5081.7M)
*** InitOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:10.2/0:00:04.9 (2.1), totSession cpu/real = 0:51:30.0/0:23:33.7 (2.2), mem = 5081.7M

GigaOpt Hold Optimizer is used
GigaOpt Checkpoint: Internal optHold -postCts -maxLocalDensity 1.0 -numThreads 8 -nativePathGroupFlow -viewPruneEffortLevel 1
AAE DB initialization (MEM=5108.43 CPU=0:00:00.1 REAL=0:00:00.0) 
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:51:33 mem=5338.5M ***
*** BuildHoldData #1 [begin] (optDesign #1) : totSession cpu/real = 0:51:32.7/0:23:36.0 (2.2), mem = 5338.5M
OPTC: user 20.0
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: ORCA_TOP
# Design Mode: 28nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (8 T). (MEM=3805.01)
*** Calculating scaling factor for best_libs libraries using the default operating condition of each library.
Total number of fetched objects 49794
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=3881.56 CPU=0:00:33.0 REAL=0:00:05.0)
End delay calculation (fullDC). (MEM=3740.8 CPU=0:00:43.7 REAL=0:00:11.0)
*** Done Building Timing Graph (cpu=0:00:52.4 real=0:00:13.0 totSessionCpu=0:52:33 mem=5697.6M)

Active hold views:
 func_best_scenario
  Dominating endpoints: 6863
  Dominating TNS: -12.317

 test_best_scenario
  Dominating endpoints: 3309
  Dominating TNS: -1.202

Done building cte hold timing graph (fixHold) cpu=0:01:04 real=0:00:17.0 totSessionCpu=0:52:37 mem=5729.6M ***
OPTC: user 20.0
Done building hold timer [3323 node(s), 3639 edge(s), 2 view(s)] (fixHold) cpu=0:01:08 real=0:00:19.0 totSessionCpu=0:52:41 mem=5729.6M ***
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: ORCA_TOP
# Design Mode: 28nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (8 T). (MEM=3836.52)
*** Calculating scaling factor for worst_libs libraries using the default operating condition of each library.
Total number of fetched objects 49794
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=3890.96 CPU=0:00:29.9 REAL=0:00:04.0)
End delay calculation (fullDC). (MEM=3890.96 CPU=0:00:37.9 REAL=0:00:06.0)
*** Done Building Timing Graph (cpu=0:00:46.7 real=0:00:08.0 totSessionCpu=0:53:35 mem=5753.6M)
Done building cte setup timing graph (fixHold) cpu=0:02:04 real=0:00:29.0 totSessionCpu=0:53:37 mem=5753.6M ***

*Info: minBufDelay = 57.6 ps, libStdDelay = 11.0 ps, minBufSize = 2033152 (8.0)
*Info: worst delay setup view: test_worst_scenario func_worst_scenario


------------------------------------------------------------------
     Hold Opt Initial Summary
------------------------------------------------------------------

Setup views included:
 test_worst_scenario func_worst_scenario
Hold views included:
 test_best_scenario func_best_scenario

+--------------------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.480  |  0.199  | -0.480  |  0.791  |  0.009  |  0.548  |  1.026  |
|           TNS (ns):| -0.480  |  0.000  | -0.480  |  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    1    |    0    |    1    |    0    |    0    |    0    |    0    |
|          All Paths:|  9697   |  9448   |    8    |   127   |   114   |   32    |    8    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.294  |  0.014  |  0.141  | -0.294  | -0.115  |  0.112  | -0.157  |
|           TNS (ns):| -13.520 |  0.000  |  0.000  | -10.166 | -3.086  |  0.000  | -0.268  |
|    Violating Paths:|   121   |    0    |    0    |   85    |   32    |    0    |    4    |
|          All Paths:|  10187  |  9930   |   24    |   123   |   110   |   32    |    8    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 48.886%
Routing Overflow: 0.16% H and 0.03% V
------------------------------------------------------------------
**optDesign ... cpu = 0:02:42, real = 0:00:47, mem = 3831.8M, totSessionCpu=0:54:02 **
*** BuildHoldData #1 [finish] (optDesign #1) : cpu/real = 0:02:29.5/0:00:40.3 (3.7), totSession cpu/real = 0:54:02.1/0:24:16.3 (2.2), mem = 5381.6M
*** HoldOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:54:02.1/0:24:16.3 (2.2), mem = 5381.6M
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
*info: Run optDesign holdfix with 8 threads.
Info: 195 nets with fixed/cover wires excluded.
*info: Marking 98 level shifter instances dont touch
*info: Marking 0 isolation instances dont touch
Info: 171 clock nets excluded from IPO operation.
Info: Done creating the CCOpt slew target map.



*** Starting Core Fixing (fixHold) cpu=0:02:36 real=0:00:45.0 totSessionCpu=0:54:09 mem=5866.9M density=49.016% ***

Phase I ......
Executing transform: ECO Safe Resize
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|   0|  -0.294|   -13.52|     121|          0|       0(     0)|   49.02%|   0:00:00.0|  5942.3M|
|   1|  -0.294|   -13.52|     121|          0|       0(     0)|   49.02%|   0:00:00.0|  5942.3M|
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
Executing transform: AddBuffer + LegalResize
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|   0|  -0.294|   -13.52|     121|          0|       0(     0)|   49.02%|   0:00:00.0|  5942.3M|
|   1|  -0.263|   -10.40|      84|         53|       7(     0)|   49.08%|   0:00:01.0|  6244.9M|
|   2|  -0.235|    -8.26|      80|         38|       1(     1)|   49.11%|   0:00:01.0|  6277.4M|
|   3|  -0.205|    -6.12|      70|         38|       0(     0)|   49.16%|   0:00:00.0|  6277.4M|
|   4|  -0.178|    -4.57|      55|         22|       6(     0)|   49.16%|   0:00:00.0|  6287.5M|
|   5|  -0.151|    -2.77|      44|         12|       0(     0)|   49.17%|   0:00:01.0|  6287.5M|
|   6|  -0.123|    -1.76|      36|          3|       0(     0)|   49.17%|   0:00:00.0|  6289.0M|
|   7|  -0.095|    -1.07|      27|          3|       0(     0)|   49.18%|   0:00:00.0|  6289.0M|
|   8|  -0.067|    -0.33|      19|          2|       0(     0)|   49.18%|   0:00:00.0|  6289.0M|
|   9|  -0.041|    -0.06|       2|          2|       0(     0)|   49.18%|   0:00:01.0|  6289.0M|
|  10|  -0.013|    -0.01|       1|          1|       0(     0)|   49.18%|   0:00:00.0|  6289.0M|
|  11|  -0.002|    -0.00|       1|          0|       1(     1)|   49.18%|   0:00:00.0|  6289.0M|
|  12|   0.000|     0.00|       0|          1|       0(     0)|   49.18%|   0:00:00.0|  6289.0M|
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+

*info:    Total 175 cells added for Phase I
*info:        in which 0 is ripple commits (0.000%)
*info:    Total 15 instances resized for Phase I
*info:        in which 2 FF resizing 
*info:        in which 0 ripple resizing (0.000%)
Bottom Preferred Layer:
+-----------+------------+------------+----------+
|   Layer   |     DB     |    CLK     |   Rule   |
+-----------+------------+------------+----------+
| M3 (z=3)  |         17 |         77 | default  |
+-----------+------------+------------+----------+
| M5 (z=5)  |          7 |         94 | CTS_RULE |
+-----------+------------+------------+----------+
Via Pillar Rule:
    None

*** Finished Core Fixing (fixHold) cpu=0:03:03 real=0:00:52.0 totSessionCpu=0:54:36 mem=6202.4M density=49.180% ***

*info:
*info: Added a total of 175 cells to fix/reduce hold violation
*info:
*info: Summary: 
*info:          118 cells of type 'NBUFFX2_HVT' used
*info:           17 cells of type 'NBUFFX2_LVT' used
*info:           15 cells of type 'NBUFFX2_RVT' used
*info:           20 cells of type 'NBUFFX32_RVT' used
*info:            1 cell  of type 'NBUFFX4_HVT' used
*info:            1 cell  of type 'NBUFFX4_LVT' used
*info:            2 cells of type 'NBUFFX8_LVT' used
*info:            1 cell  of type 'NBUFFX8_RVT' used
*info:
*info: Total 15 instances resized
*info:       in which 2 FF resizing
*info:


*** Starting refinePlace (0:54:36 mem=6119.1M) ***
Total net bbox length = 7.756e+05 (4.333e+05 3.424e+05) (ext = 1.156e+04)
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Max route layer is changed from 127 to 10 because there is no routing track above this layer
**WARN: (IMPSP-2020):	Cannot find a legal location for instance 'I_RISC_CORE/ls_in_34_scan_enable' (Cell LSUPX1_RVT).
Type 'man IMPSP-2020' for more detail.
**WARN: (IMPSP-2020):	Cannot find a legal location for instance 'I_RISC_CORE/ls_in_1_reset_n' (Cell LSUPX1_RVT).
Type 'man IMPSP-2020' for more detail.
**WARN: (IMPSP-2020):	Cannot find a legal location for instance 'I_RISC_CORE/ls_in_35_test_si1' (Cell LSUPX1_RVT).
Type 'man IMPSP-2020' for more detail.
**WARN: (IMPSP-2020):	Cannot find a legal location for instance 'I_RISC_CORE/ls_in_5_Instrn_28_' (Cell LSUPX1_RVT).
Type 'man IMPSP-2020' for more detail.
**WARN: (IMPSP-2020):	Cannot find a legal location for instance 'I_RISC_CORE/ls_in_7_Instrn_26_' (Cell LSUPX1_RVT).
Type 'man IMPSP-2020' for more detail.
**WARN: (IMPSP-2020):	Cannot find a legal location for instance 'I_RISC_CORE/ls_in_24_Instrn_9_' (Cell LSUPX1_RVT).
Type 'man IMPSP-2020' for more detail.
**WARN: (IMPSP-2020):	Cannot find a legal location for instance 'I_RISC_CORE/ls_in_8_Instrn_25_' (Cell LSUPX1_RVT).
Type 'man IMPSP-2020' for more detail.
**WARN: (IMPSP-2020):	Cannot find a legal location for instance 'I_RISC_CORE/ls_in_10_Instrn_23_' (Cell LSUPX1_RVT).
Type 'man IMPSP-2020' for more detail.
**WARN: (IMPSP-2020):	Cannot find a legal location for instance 'I_RISC_CORE/ls_in_6_Instrn_27_' (Cell LSUPX1_RVT).
Type 'man IMPSP-2020' for more detail.
**WARN: (IMPSP-2020):	Cannot find a legal location for instance 'I_RISC_CORE/ls_in_14_Instrn_19_' (Cell LSUPX1_RVT).
Type 'man IMPSP-2020' for more detail.
**WARN: (IMPSP-2020):	Cannot find a legal location for instance 'I_RISC_CORE/ls_in_2_Instrn_31_' (Cell LSUPX1_RVT).
Type 'man IMPSP-2020' for more detail.
**WARN: (IMPSP-2020):	Cannot find a legal location for instance 'I_RISC_CORE/ls_in_27_Instrn_6_' (Cell LSUPX1_RVT).
Type 'man IMPSP-2020' for more detail.
**WARN: (IMPSP-2020):	Cannot find a legal location for instance 'I_RISC_CORE/ls_in_30_Instrn_3_' (Cell LSUPX1_RVT).
Type 'man IMPSP-2020' for more detail.
**WARN: (IMPSP-2020):	Cannot find a legal location for instance 'I_RISC_CORE/ls_in_31_Instrn_2_' (Cell LSUPX1_RVT).
Type 'man IMPSP-2020' for more detail.
**WARN: (IMPSP-2020):	Cannot find a legal location for instance 'I_RISC_CORE/ls_in_29_Instrn_4_' (Cell LSUPX1_RVT).
Type 'man IMPSP-2020' for more detail.
**WARN: (IMPSP-2020):	Cannot find a legal location for instance 'I_RISC_CORE/ls_in_28_Instrn_5_' (Cell LSUPX1_RVT).
Type 'man IMPSP-2020' for more detail.
**WARN: (IMPSP-2020):	Cannot find a legal location for instance 'I_RISC_CORE/ls_in_32_Instrn_1_' (Cell LSUPX1_RVT).
Type 'man IMPSP-2020' for more detail.
**WARN: (IMPSP-2020):	Cannot find a legal location for instance 'I_RISC_CORE/ls_in_33_Instrn_0_' (Cell LSUPX1_RVT).
Type 'man IMPSP-2020' for more detail.
**WARN: (IMPSP-2020):	Cannot find a legal location for instance 'I_RISC_CORE/ls_in_11_Instrn_22_' (Cell LSUPX1_RVT).
Type 'man IMPSP-2020' for more detail.
**ERROR: (IMPSP-2021):	Could not legalize <35> instances in the design. Check warning message IMPSP-270, IMPSP-452, IMPSP-2024, IMPSP-2039, IMPSP-2040, IMPSP-2042, or IMPSP-2020 in the log file for more details.Type 'man IMPSP-2021' for more detail.
Move report: Detail placement moves 139 insts, mean move: 0.41 um, max move: 3.34 um 
	Max move on inst (FE_OFC5363_sd_A_5): (96.52, 245.78) --> (96.52, 249.13)
	Runtime: CPU: 0:00:14.2 REAL: 0:00:05.0 MEM: 6118.7MB
Summary Report:
Instances move: 139 (out of 40613 movable)
Instances flipped: 0
Mean displacement: 0.41 um
Max displacement: 3.34 um (Instance: FE_OFC5363_sd_A_5) (96.52, 245.784) -> (96.52, 249.128)
	Length: 8 sites, height: 1 rows, site name: unit, cell type: NBUFFX2_LVT
Physical-only instances move: 0 (out of 0 movable physical-only)
Total net bbox length = 7.756e+05 (4.333e+05 3.424e+05) (ext = 1.156e+04)
Runtime: CPU: 0:00:14.5 REAL: 0:00:05.0 MEM: 6118.7MB
*** Finished refinePlace (0:54:51 mem=6118.7M) ***
*** maximum move = 3.34 um ***
*** Finished re-routing un-routed nets (6138.7M) ***


*** Finish Physical Update (cpu=0:00:17.4 real=0:00:07.0 mem=6138.9M) ***
*** Finish Post CTS Hold Fixing (cpu=0:03:22 real=0:00:59.0 totSessionCpu=0:54:55 mem=6220.4M density=49.180%) ***
**INFO: total 448 insts, 413 nets marked don't touch
**INFO: total 448 insts, 413 nets marked don't touch DB property
**INFO: total 448 insts, 413 nets unmarked don't touch
*** HoldOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:53.6/0:00:19.8 (2.7), totSession cpu/real = 0:54:55.7/0:24:36.1 (2.2), mem = 5572.1M

*** Steiner Routed Nets: 0.631%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
GigaOpt_HOLD: Recover setup timing after hold fixing
GigaOpt_HOLD: max_tran 0 => 0, max_cap 0 => 0 (threshold 10) - Skip drv recovery
GigaOpt: WNS changes after routing: -0.253 -> -0.253 (bump = 0.0)
GigaOpt: WNS bump threshold: 0.0055
GigaOpt: Skipping postEco optimization
GigaOpt: WNS changes after postEco optimization: -0.253 -> -0.253 (bump = 0.0)
GigaOpt: Skipping nonLegal postEco optimization
HighEffort PG TNS changes after trial route: -0.480 -> -0.480 (threshold = 5.5)
GigaOpt: Skipping post-eco TNS optimization

Active setup views:
 func_worst_scenario
  Dominating endpoints: 6069
  Dominating TNS: -0.000

 test_worst_scenario
  Dominating endpoints: 2789
  Dominating TNS: -0.480

OPTC: user 20.0
OPTC: user 20.0
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Max route layer is changed from 127 to 10 because there is no routing track above this layer
[NR-eGR] Read 43390 nets ( ignored 195 )
[NR-eGR] Layer group 1: route 43195 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.19% H + 0.07% V. EstWL: 8.279176e+05um
[NR-eGR] Overflow after Early Global Route 0.14% H + 0.03% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 5.04 sec, Real: 2.61 sec, Curr Mem: 5.25 MB )
[NR-eGR] Finished Early Global Route ( CPU: 5.07 sec, Real: 2.63 sec, Curr Mem: 5.22 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.52 |          0.52 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.52, normalized total congestion hotspot area = 0.52 (area is in unit of 4 std-cell row bins)
[hotspot] top 1 congestion hotspot bounding boxes and scores of normalized hotspot
[hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[hotspot] | top |            hotspot bbox             | hotspot score |           module              |
[hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[hotspot] |  1  |     0.00   280.90    26.75   307.65 |        0.52   | I_PCI_TOP                     |
[hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[hotspot] Hotspot report including placement blocked areas
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |         37.97 |         39.54 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 37.97, normalized total congestion hotspot area = 39.54 (area is in unit of 4 std-cell row bins)
[hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[hotspot] | top |            hotspot bbox             | hotspot score |           module              |
[hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[hotspot] |  1  |   575.17   120.38   642.05   147.14 |       34.23   | I_SDRAM_TOP                   |
[hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[hotspot] |  2  |   642.05   120.38   668.80   147.14 |        3.74   | I_SDRAM_TOP                   |
[hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[hotspot] |  3  |   120.38   107.01   147.14   133.76 |        0.79   | I_RISC_CORE                   |
[hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[hotspot] |  4  |     0.00   280.90    26.75   307.65 |        0.52   | I_PCI_TOP                     |
[hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[hotspot] |  5  |   120.38   133.76   147.14   160.51 |        0.26   | I_RISC_CORE                   |
[hotspot] +-----+-------------------------------------+---------------+-------------------------------+
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:03:48, real = 0:01:16, mem = 3767.4M, totSessionCpu=0:55:08 **

Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: ORCA_TOP
# Design Mode: 28nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (8 T). (MEM=3949.79)
*** Calculating scaling factor for best_libs libraries using the default operating condition of each library.
Total number of fetched objects 49969
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=4003.68 CPU=0:00:33.4 REAL=0:00:04.0)
End delay calculation (fullDC). (MEM=4003.68 CPU=0:00:41.2 REAL=0:00:06.0)
*** Done Building Timing Graph (cpu=0:00:50.4 real=0:00:09.0 totSessionCpu=0:56:06 mem=5941.7M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: ORCA_TOP
# Design Mode: 28nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (8 T). (MEM=4018.41)
*** Calculating scaling factor for worst_libs libraries using the default operating condition of each library.
Total number of fetched objects 49969
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=4068.24 CPU=0:00:29.8 REAL=0:00:04.0)
End delay calculation (fullDC). (MEM=4068.24 CPU=0:00:39.4 REAL=0:00:06.0)
*** Done Building Timing Graph (cpu=0:00:48.5 real=0:00:08.0 totSessionCpu=0:57:04 mem=5978.2M)

------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 test_worst_scenario func_worst_scenario 
Hold views included:
 func_best_scenario test_best_scenario

+--------------------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.480  |  0.199  | -0.480  |  0.561  |  0.009  |  0.123  |  1.026  |
|           TNS (ns):| -0.480  |  0.000  | -0.480  |  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    1    |    0    |    1    |    0    |    0    |    0    |    0    |
|          All Paths:|  9697   |  9448   |    8    |   127   |   114   |   32    |    8    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.012  |  0.014  |  0.141  | -0.012  |  0.001  |  0.112  |  0.000  |
|           TNS (ns):| -0.064  |  0.000  |  0.000  | -0.064  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    8    |    0    |    0    |    8    |    0    |    0    |    0    |
|          All Paths:|  10187  |  9930   |   24    |   123   |   110   |   32    |    8    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 49.048%
Routing Overflow: 0.14% H and 0.03% V
------------------------------------------------------------------
Begin: Collecting metrics
 ---------------------------------------------------------------------------------------------------------------------------- 
| Snapshot        | WNS                | TNS | Density (%) | Hotspot                   | Resource               | DRVs       |
|                 | HEPG (ns) | ALL (ns)     |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
|-----------------+-----------+--------+-----+-------------+------------+--------------+----------+-------------+------+-----|
| initial_summary |    -0.480 | -0.480 |  -0 |       48.89 |            |              | 0:00:40  |        5382 |    0 |   0 |
| hold_fixing     |           | -0.480 |  -0 |       49.18 |            |              | 0:00:20  |        5572 |      |     |
| global_route    |           |        |     |             |            |              | 0:00:01  |        5572 |      |     |
| final_summary   |    -0.480 | -0.480 |  -0 |       49.05 |      37.97 |        39.54 | 0:00:36  |        5527 |    0 |   0 |
 ---------------------------------------------------------------------------------------------------------------------------- 
End: Collecting metrics
**optDesign ... cpu = 0:05:58, real = 0:01:49, mem = 3985.9M, totSessionCpu=0:57:17 **
*** Finished optDesign ***
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   final
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   opt_design_postcts_hold
Info: Summary of CRR changes:
      - Timing transform commits:       0
Info: Destroy the CCOpt slew target map.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPSP-270            1  Cannot find a legal location for MASTER ...
ERROR     IMPSP-2021           1  Could not legalize <%d> instances in the...
WARNING   IMPSP-2020          19  Cannot find a legal location for instanc...
WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
*** Message Summary: 21 warning(s), 1 error(s)

Removing temporary dont_use automatically set for cells with technology sites with no row.
*** optDesign #1 [finish] () : cpu/real = 0:05:58.6/0:01:50.2 (3.3), totSession cpu/real = 0:57:18.3/0:25:19.0 (2.3), mem = 5334.2M
Updating ideal nets and annotations...
Clock tree spec update: Ideal nets, transition and delay annotations were updated to match active timing constraints.
Updating ideal nets and annotations done. (took cpu=0:00:00.0 real=0:00:00.0)
No differences between SDC and CTS ideal net status found.
Clock tree timing engine global stage delay update for worst_corner:setup.early...
Clock tree timing engine global stage delay update for worst_corner:setup.early done. (took cpu=0:00:00.6 real=0:00:00.1)
Clock tree timing engine global stage delay update for worst_corner:setup.late...
Clock tree timing engine global stage delay update for worst_corner:setup.late done. (took cpu=0:00:00.2 real=0:00:00.0)
Clock tree timing engine global stage delay update for best_corner:hold.early...
Clock tree timing engine global stage delay update for best_corner:hold.early done. (took cpu=0:00:00.2 real=0:00:00.0)
Clock tree timing engine global stage delay update for best_corner:hold.late...
Clock tree timing engine global stage delay update for best_corner:hold.late done. (took cpu=0:00:00.2 real=0:00:00.0)
Updating ideal nets and annotations...
Clock tree spec update: Ideal nets, transition and delay annotations were updated to match active timing constraints.
Updating ideal nets and annotations done. (took cpu=0:00:00.0 real=0:00:00.0)
No differences between SDC and CTS ideal net status found.
Clock tree timing engine global stage delay update for worst_corner:setup.early...
Clock tree timing engine global stage delay update for worst_corner:setup.early done. (took cpu=0:00:00.6 real=0:00:00.1)
Clock tree timing engine global stage delay update for worst_corner:setup.late...
Clock tree timing engine global stage delay update for worst_corner:setup.late done. (took cpu=0:00:00.2 real=0:00:00.0)
Clock tree timing engine global stage delay update for best_corner:hold.early...
Clock tree timing engine global stage delay update for best_corner:hold.early done. (took cpu=0:00:00.2 real=0:00:00.0)
Clock tree timing engine global stage delay update for best_corner:hold.late...
Clock tree timing engine global stage delay update for best_corner:hold.late done. (took cpu=0:00:00.2 real=0:00:00.0)
*** timeDesign #2 [begin] () : totSession cpu/real = 0:57:22.2/0:25:20.9 (2.3), mem = 5882.4M
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=5465.4M)


------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 test_worst_scenario func_worst_scenario 

+--------------------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.480  |  0.199  | -0.480  |  0.561  |  0.009  |  0.123  |  1.026  |
|           TNS (ns):| -0.480  |  0.000  | -0.480  |  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    1    |    0    |    1    |    0    |    0    |    0    |    0    |
|          All Paths:|  9697   |  9448   |    8    |   127   |   114   |   32    |    8    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|test_worst_scenario | -0.480  |  0.656  | -0.480  |  0.764  |  0.009  |  0.123  | 14.459  |
|                    | -0.480  |  0.000  | -0.480  |  0.000  |  0.000  |  0.000  |  0.000  |
|                    |    1    |    0    |    1    |    0    |    0    |    0    |    0    |
|                    |  3508   |  3337   |    8    |   53    |   114   |   32    |    4    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|func_worst_scenario |  0.009  |  0.199  |   N/A   |  0.561  |  0.009  |  0.548  |  1.026  |
|                    |  0.000  |  0.000  |   N/A   |  0.000  |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |   N/A   |    0    |    0    |    0    |    0    |
|                    |  6550   |  6326   |   N/A   |   110   |   110   |   32    |    4    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 49.048%
Routing Overflow: 0.14% H and 0.03% V
------------------------------------------------------------------
Reported timing to dir ../reports/ORCA_TOP.innovus
Total CPU time: 29.07 sec
Total Real time: 11.0 sec
Total Memory Usage: 5449.230469 Mbytes
*** timeDesign #2 [finish] () : cpu/real = 0:00:28.8/0:00:11.6 (2.5), totSession cpu/real = 0:57:51.0/0:25:32.5 (2.3), mem = 5449.2M
*** timeDesign #3 [begin] () : totSession cpu/real = 0:57:51.3/0:25:32.8 (2.3), mem = 5449.2M
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=5132.2M)

OPTC: user 20.0
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: ORCA_TOP
# Design Mode: 28nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (8 T). (MEM=3836.12)
*** Calculating scaling factor for best_libs libraries using the default operating condition of each library.
Total number of fetched objects 49969
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=3890.21 CPU=0:00:30.4 REAL=0:00:04.0)
End delay calculation (fullDC). (MEM=3890.21 CPU=0:00:39.0 REAL=0:00:06.0)
*** Done Building Timing Graph (cpu=0:00:54.5 real=0:00:10.0 totSessionCpu=0:58:48 mem=5789.1M)

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 test_best_scenario func_best_scenario 

+--------------------+---------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.012  |  0.014  |  0.141  | -0.012  |  0.001  |  0.112  |  0.000  |
|           TNS (ns):| -0.064  |  0.000  |  0.000  | -0.064  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    8    |    0    |    0    |    8    |    0    |    0    |    0    |
|          All Paths:|  10187  |  9930   |   24    |   123   |   110   |   32    |    8    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|test_best_scenario  |  0.001  |  0.015  |  1.468  |  0.010  |  0.001  |  0.112  |  0.002  |
|                    |  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |    0    |    0    |    0    |    0    |
|                    |  3797   |  3642   |    8    |   41    |   110   |   32    |    4    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|func_best_scenario  | -0.012  |  0.014  |  0.141  | -0.012  |  0.001  |  0.112  |  0.000  |
|                    | -0.064  |  0.000  |  0.000  | -0.064  |  0.000  |  0.000  |  0.000  |
|                    |    8    |    0    |    0    |    8    |    0    |    0    |    0    |
|                    |  6863   |  6623   |   16    |   110   |   110   |   32    |    4    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+

Density: 49.048%
Routing Overflow: 0.14% H and 0.03% V
------------------------------------------------------------------
Reported timing to dir ../reports/ORCA_TOP.innovus
Total CPU time: 64.36 sec
Total Real time: 15.0 sec
Total Memory Usage: 5112.882812 Mbytes
*** timeDesign #3 [finish] () : cpu/real = 0:01:04.2/0:00:14.3 (4.5), totSession cpu/real = 0:58:55.4/0:25:47.0 (2.3), mem = 5112.9M

powerDomain PD_ORCA_TOP : bins with density > 0.750 = 48.54 % ( 934 / 1924 )
bin size: 110 sites by 10 row(s). total 1924 bins ( 52 by 37 )
  density range     #bins    %
  (0.750 - 0.800]     249  12.94
  (0.800 - 0.850]     155   8.06
  (0.850 - 0.900]      60   3.12
  (0.900 - 0.950]      40   2.08
  (0.950 - 1.000]     430  22.35
  total               934  48.54

powerDomain PD_RISC_CORE : bins with density > 0.750 = 69.05 % ( 174 / 252 )
bin size: 110 sites by 10 row(s). total 252 bins ( 21 by 12 )
  density range     #bins    %
  (0.750 - 0.800]      13   5.16
  (0.800 - 0.850]       1   0.40
  (0.850 - 0.900]      13   5.16
  (0.900 - 0.950]       3   1.19
  (0.950 - 1.000]     144  57.14
  total               174  69.05

Density distribution unevenness ratio = 16.086%
Start to collect the design information.
Build netlist information for Cell ORCA_TOP.
Finished collecting the design information.
Generating macro cells used in the design report.
Generating standard cells used in the design report.
Analyze library ... 
Analyze netlist ... 
Generate no-driven nets information report.
Analyze timing ... 
Analyze floorplan/placement ... 
Analysis Routing ...
Report saved in file ../reports/ORCA_TOP.innovus.postcts.summary.rpt
#% Begin save design ... (date=05/19 01:31:51, mem=3687.2M)
INFO: Current data have to be saved into a temporary db: 'ORCA_TOP_postcts.innovus.dat.tmp' first. It will be renamed to the correct name 'ORCA_TOP_postcts.innovus.dat' after the old db was deleted.
% Begin Save ccopt configuration ... (date=05/19 01:31:52, mem=3687.2M)
% End Save ccopt configuration ... (date=05/19 01:31:52, total cpu=0:00:00.3, real=0:00:00.0, peak res=3687.9M, current mem=3687.9M)
% Begin Save netlist data ... (date=05/19 01:31:52, mem=3687.9M)
Writing Binary DB to ORCA_TOP_postcts.innovus.dat.tmp/vbin/ORCA_TOP.v.bin in multi-threaded mode...
% End Save netlist data ... (date=05/19 01:31:52, total cpu=0:00:00.3, real=0:00:00.0, peak res=3687.9M, current mem=3687.9M)
Saving symbol-table file in separate thread ...
Saving congestion map file in separate thread ...
Saving congestion map file ORCA_TOP_postcts.innovus.dat.tmp/ORCA_TOP.route.congmap.gz ...
% Begin Save AAE data ... (date=05/19 01:31:52, mem=3688.5M)
Saving AAE Data ...
% End Save AAE data ... (date=05/19 01:31:52, total cpu=0:00:00.2, real=0:00:01.0, peak res=3688.5M, current mem=3687.7M)
Saving preference file ORCA_TOP_postcts.innovus.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
*info - save blackBox cells to lef file ORCA_TOP_postcts.innovus.dat.tmp/ORCA_TOP.bbox.lef
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving SCANDEF file ...
*** Scan Trace Summary (runtime: cpu: 0:00:00.1 , real: 0:00:00.0): 
Successfully traced 5 scan chains (total 5106 scan bits).
Start applying DEF ordered sections ...
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_CTL_U1_count_int_reg_5_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/trans3_reg" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/mega_shift_reg_0__2_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/mega_shift_reg_0__28_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/mega_shift_reg_0__20_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/mega_shift_reg_0__30_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/mega_shift_reg_0__12_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/mega_shift_reg_0__29_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/mega_shift_reg_0__6_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/mega_shift_reg_0__14_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/mega_shift_reg_0__25_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/mega_shift_reg_0__4_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/mega_shift_reg_0__18_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/mega_shift_reg_0__27_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/mega_shift_reg_0__10_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/mega_shift_reg_0__19_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/mega_shift_reg_0__9_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/mega_shift_reg_0__22_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/mega_shift_reg_0__26_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/mega_shift_reg_0__0_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (EMS-27):	Message (IMPSC-1138) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Successfully applied all DEF ordered sections.
*** Scan Sanity Check Summary:
*** 5 scan chains passed sanity check.
Saving special route data file in separate thread ...
Saving PG file in separate thread ...
Saving placement file in separate thread ...
Saving route file in separate thread ...
Saving property file in separate thread ...
** Saving stdCellPlacement_binary (version# 2) ...
Saving PG file ORCA_TOP_postcts.innovus.dat.tmp/ORCA_TOP.pg.gz, version#2, (Created by Innovus v23.10-p003_1 on Sun May 19 01:31:58 2024)
Saving property file ORCA_TOP_postcts.innovus.dat.tmp/ORCA_TOP.prop
Save Adaptive View Pruning View Names to Binary file
func_worst_scenario
*** Completed saveProperty (cpu=0:00:00.4 real=0:00:00.0 mem=5415.5M) ***
TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
*** Completed savePGFile (cpu=0:00:00.5 real=0:00:00.0 mem=5407.5M) ***
TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
*** Completed saveRoute (cpu=0:00:01.0 real=0:00:01.0 mem=5391.4M) ***
TAT_INFO: ::saveRoute REAL = 1 : CPU = 0 : MEM = 0.
TAT_INFO: ::db::saveAnnotationAndProp REAL = 0 : CPU = 0 : MEM = 0.
#Saving pin access data to file ORCA_TOP_postcts.innovus.dat.tmp/ORCA_TOP.apa ...
#
Saving rc congestion map ORCA_TOP_postcts.innovus.dat.tmp/ORCA_TOP.congmap.gz ...
Saving power intent database ...
TAT_INFO: ::db::saveSymbolTable REAL = 1 : CPU = 0 : MEM = 0.
TAT_INFO: ::saveCongMap REAL = 1 : CPU = 0 : MEM = 0.
% Begin Save power constraints data ... (date=05/19 01:32:00, mem=3713.0M)
% End Save power constraints data ... (date=05/19 01:32:00, total cpu=0:00:00.1, real=0:00:00.0, peak res=3713.0M, current mem=3713.0M)
Generated self-contained design ORCA_TOP_postcts.innovus.dat.tmp
#% End save design ... (date=05/19 01:32:05, total cpu=0:00:10.3, real=0:00:13.0, peak res=3713.0M, current mem=3712.5M)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPSC-1138         139  In scan chain "%s" DEF ordered section, ...
*** Message Summary: 139 warning(s), 0 error(s)

######## FINISHING CLOCK_OPT #################
######## ROUTE_OPT #################
#% Begin routeDesign (date=05/19 01:32:05, mem=3712.5M)
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3712.48 (MB), peak = 4384.83 (MB)
AAE_INFO: Pre Route call back at the beginning of routeDesign
#**INFO: setDesignMode -flowEffort standard
#**INFO: setDesignMode -powerEffort none
**INFO: User settings:
setNanoRouteMode -route_detail_end_iteration                5
setNanoRouteMode -route_detail_post_route_spread_wire       false
setNanoRouteMode -route_route_side                          front
setNanoRouteMode -route_extract_third_party_compatible      false
setNanoRouteMode -route_global_exp_timing_driven_std_delay  11
setNanoRouteMode -route_with_via_only_for_block_cell_pin    false
setNanoRouteMode -route_with_via_only_for_stdcell_pin       1:1
setDesignMode -earlyClockFlow                               false
setDesignMode -process                                      28
setExtractRCMode -coupling_c_th                             0.1
setExtractRCMode -engine                                    preRoute
setExtractRCMode -relative_c_th                             1
setExtractRCMode -total_c_th                                0
setDelayCalMode -enable_high_fanout                         true
setDelayCalMode -eng_enablePrePlacedFlow                    false
setDelayCalMode -engine                                     aae
setDelayCalMode -ignoreNetLoad                              false
setDelayCalMode -socv_accuracy_mode                         low
setSIMode -separate_delta_delay_on_data                     true

#cmax has no qx tech file defined
#No active RC corner or QRC tech file is missing.
#**INFO: multi-cut via swapping will be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.

Begin checking placement ... (start mem=5136.4M, init mem=5137.7M)
Region/Fence Violation:	35
TechSite Violation:	1
Overlapping with other instance:	55
*info: Placed = 40844          (Fixed = 293)
*info: Unplaced = 0           
Placement Density:49.04%(146761/299216)
Placement Density (including fixed std cells):49.09%(147029/299484)
PowerDomain Density <PD_RISC_CORE>:29.24%(6117/20921)
PowerDomain Density <PD_ORCA_TOP>:50.54%(140644/278296)
Finished checkPlace (total: cpu=0:00:02.3, real=0:00:01.0; vio checks: cpu=0:00:02.0, real=0:00:01.0; mem=5104.4M)
#WARNING (NRIG-77) Found placement violations. Please investigate and correct before routing. Routing with placement violations can cause long runtime and may be irresolvable.
#Use routeDesign -placementCheck to stop on violations. Use routeDesign -noPlacementCheck to skip the check.

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (195) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=5104.4M) ***
#Start route 195 clock and analog nets...
% Begin globalDetailRoute (date=05/19 01:32:06, mem=3719.4M)

globalDetailRoute

#Start globalDetailRoute on Sun May 19 01:32:06 2024
#
Grid density data update skipped
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
#WARNING (NRIG-1303) The congestion map does not match the GCELL grid. Clearing the congestion map.
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "10".
#NanoRoute Version 23.10-p003_1 NR240109-1512/23_10-UB
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "10".
#Skip comparing routing design signature in db-snapshot flow
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "10".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "10".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "10".
#Total number of trivial nets (e.g. < 2 pins) = 985 (skipped).
#Total number of nets with skipped attribute = 43197 (skipped).
#Total number of routable nets = 195.
#Total number of nets in the design = 44377.
#23 routable nets do not have any wires.
#172 routable nets have routed wires.
#43197 skipped nets have only detail routed wires.
#23 nets will be global routed.
#23 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#172 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#Using multithreading with 8 threads.
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "10".
#Start routing data preparation on Sun May 19 01:32:09 2024
#
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "10".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "10".
#Rebuild pin access data for design.
#Initial pin access analysis.
#Detail pin access analysis.
# M1           H   Track-Pitch = 0.15200    Line-2-Via Pitch = 0.10500
# M2           V   Track-Pitch = 0.15200    Line-2-Via Pitch = 0.11400
# M3           H   Track-Pitch = 0.30400    Line-2-Via Pitch = 0.11400
# M4           V   Track-Pitch = 0.30400    Line-2-Via Pitch = 0.11400
# M5           H   Track-Pitch = 0.60800    Line-2-Via Pitch = 0.11400
# M6           V   Track-Pitch = 0.60800    Line-2-Via Pitch = 0.11400
# M7           H   Track-Pitch = 1.21600    Line-2-Via Pitch = 0.11400
# M8           V   Track-Pitch = 1.21600    Line-2-Via Pitch = 0.11400
# M9           H   Track-Pitch = 2.43200    Line-2-Via Pitch = 0.21600
# MRDL         V   Track-Pitch = 4.86400    Line-2-Via Pitch = 4.50000
#Bottom routing layer index=1(M1), bottom routing layer for shielding=1(M1), bottom shield layer=1(M1)
#shield_bottom_stripe_layer=1(M1), shield_top_stripe_layer=10(MRDL)
#pin_access_rlayer=2(M2)
#shield_top_dpt_rlayer=-1 top_rlayer=10 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
#enable_dpt_layer_shield=F
#has_line_end_grid=F
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3796.98 (MB), peak = 4384.83 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.30400.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:06, elapsed time = 00:00:02, memory = 3839.01 (MB), peak = 4384.83 (MB)
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "10".
#Start instance access analysis using 8 threads...
#Set layer M1 to be advanced pin access layer.
#59 out of 40845 (0.14%) instances are not legally placed.
#0 instance pins are hard to access
#Instance access analysis statistics:
#Cpu time = 00:00:05
#Elapsed time = 00:00:02
#Increased memory = 9.09 (MB)
#Total memory = 3848.11 (MB)
#Peak memory = 4384.83 (MB)
#
#Finished routing data preparation on Sun May 19 01:32:13 2024
#
#Cpu time = 00:00:12
#Elapsed time = 00:00:04
#Increased memory = 94.90 (MB)
#Total memory = 3848.15 (MB)
#Peak memory = 4384.83 (MB)
#
#
#Start global routing on Sun May 19 01:32:13 2024
#
#
#Start global routing initialization on Sun May 19 01:32:13 2024
#
#Number of eco nets is 23
#
#Start global routing data preparation on Sun May 19 01:32:13 2024
#
#Start routing resource analysis on Sun May 19 01:32:13 2024
#
#Routing resource analysis is done on Sun May 19 01:32:13 2024
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  M1             H         726        3352       26220    65.51%
#  M2             V        3097        2613       26220    42.91%
#  M3             H        1113         926       26220    41.75%
#  M4             V        1547        1308       26220    43.06%
#  M5             H         547         472       26220    40.43%
#  M6             V        1356          71       26220     0.35%
#  M7             H         460          49       26220     0.00%
#  M8             V         649          64       26220     2.06%
#  M9             H         253           1       26220     0.00%
#  MRDL           V         173           0       26220     8.95%
#  --------------------------------------------------------------
#  Total                   9924      28.91%      262200    24.50%
#
#  94 nets (0.21%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Sun May 19 01:32:13 2024
#
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 3860.56 (MB), peak = 4384.83 (MB)
#
#
#Global routing initialization is done on Sun May 19 01:32:13 2024
#
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 3862.42 (MB), peak = 4384.83 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3865.49 (MB), peak = 4384.83 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3865.73 (MB), peak = 4384.83 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3865.90 (MB), peak = 4384.83 (MB)
#
#start global routing iteration 4...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3869.21 (MB), peak = 4384.83 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 985 (skipped).
#Total number of nets with skipped attribute = 43197 (skipped).
#Total number of routable nets = 195.
#Total number of nets in the design = 44377.
#
#195 routable nets have routed wires.
#43197 skipped nets have only detail routed wires.
#23 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#172 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed net constraints summary:
#----------------------------------------------------------------------------
#        Rules   Pref Extra Space   Pref Layer   Avoid Detour   Unconstrained  
#----------------------------------------------------------------------------
#      Default                 22            0              0               0  
#     CTS_RULE                  0            1              1               0  
#----------------------------------------------------------------------------
#        Total                 22            1              1               0  
#----------------------------------------------------------------------------
#
#Routing constraints summary of the whole design:
#----------------------------------------------------------------------------
#        Rules   Pref Extra Space   Pref Layer   Avoid Detour   Unconstrained  
#----------------------------------------------------------------------------
#      Default                 94            0              0           43197  
#     CTS_RULE                  0          101            101               0  
#----------------------------------------------------------------------------
#        Total                 94          101            101           43197  
#----------------------------------------------------------------------------
#
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "10".
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  M1            0(0.00%)   (0.00%)
#  M2            0(0.00%)   (0.00%)
#  M3            0(0.00%)   (0.00%)
#  M4            0(0.00%)   (0.00%)
#  M5            0(0.00%)   (0.00%)
#  M6            0(0.00%)   (0.00%)
#  M7            0(0.00%)   (0.00%)
#  M8            0(0.00%)   (0.00%)
#  M9            0(0.00%)   (0.00%)
#  MRDL          0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 195
#Total wire length = 30878 um.
#Total half perimeter of net bounding box = 21208 um.
#Total wire length on LAYER M1 = 1 um.
#Total wire length on LAYER M2 = 1791 um.
#Total wire length on LAYER M3 = 13210 um.
#Total wire length on LAYER M4 = 6907 um.
#Total wire length on LAYER M5 = 5468 um.
#Total wire length on LAYER M6 = 3249 um.
#Total wire length on LAYER M7 = 99 um.
#Total wire length on LAYER M8 = 5 um.
#Total wire length on LAYER M9 = 147 um.
#Total wire length on LAYER MRDL = 0 um.
#Total number of vias = 10195
#Up-Via Summary (total 10195):
#           
#-----------------------
# M1               3865
# M2               3476
# M3               2268
# M4                316
# M5                190
# M6                 38
# M7                 36
# M8                  6
#-----------------------
#                 10195 
#
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "10".
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:03
#Elapsed time = 00:00:02
#Increased memory = 13.11 (MB)
#Total memory = 3861.25 (MB)
#Peak memory = 4384.83 (MB)
#
#Finished global routing on Sun May 19 01:32:15 2024
#
#
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "10".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "10".
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3857.45 (MB), peak = 4384.83 (MB)
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "10".
#Start Track Assignment.
#Done with 3 horizontal wires in 5 hboxes and 0 vertical wires in 6 hboxes.
#Done with 0 horizontal wires in 5 hboxes and 0 vertical wires in 6 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 195
#Total wire length = 30878 um.
#Total half perimeter of net bounding box = 21208 um.
#Total wire length on LAYER M1 = 1 um.
#Total wire length on LAYER M2 = 1791 um.
#Total wire length on LAYER M3 = 13210 um.
#Total wire length on LAYER M4 = 6907 um.
#Total wire length on LAYER M5 = 5468 um.
#Total wire length on LAYER M6 = 3249 um.
#Total wire length on LAYER M7 = 99 um.
#Total wire length on LAYER M8 = 5 um.
#Total wire length on LAYER M9 = 147 um.
#Total wire length on LAYER MRDL = 0 um.
#Total number of vias = 10195
#Up-Via Summary (total 10195):
#           
#-----------------------
# M1               3865
# M2               3476
# M3               2268
# M4                316
# M5                190
# M6                 38
# M7                 36
# M8                  6
#-----------------------
#                 10195 
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3855.55 (MB), peak = 4384.83 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:16
#Elapsed time = 00:00:07
#Increased memory = 102.38 (MB)
#Total memory = 3855.55 (MB)
#Peak memory = 4384.83 (MB)
#Using multithreading with 8 threads.
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "10".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "10".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "10".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "10".
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 34.24% of the total area was rechecked for DRC, and 3.94% required routing.
#   number of violations = 0
#17047 out of 40844 instances (41.7%) need to be verified(marked ipoed), dirty area = 11.3%.
#   number of violations = 0
#cpu time = 00:03:12, elapsed time = 00:00:41, memory = 3981.05 (MB), peak = 4806.61 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 195
#Total wire length = 30904 um.
#Total half perimeter of net bounding box = 21208 um.
#Total wire length on LAYER M1 = 1 um.
#Total wire length on LAYER M2 = 1810 um.
#Total wire length on LAYER M3 = 13217 um.
#Total wire length on LAYER M4 = 6907 um.
#Total wire length on LAYER M5 = 5468 um.
#Total wire length on LAYER M6 = 3249 um.
#Total wire length on LAYER M7 = 99 um.
#Total wire length on LAYER M8 = 5 um.
#Total wire length on LAYER M9 = 147 um.
#Total wire length on LAYER MRDL = 0 um.
#Total number of vias = 10240
#Up-Via Summary (total 10240):
#           
#-----------------------
# M1               3888
# M2               3496
# M3               2270
# M4                316
# M5                190
# M6                 38
# M7                 36
# M8                  6
#-----------------------
#                 10240 
#
#Total number of DRC violations = 0
#Cpu time = 00:03:13
#Elapsed time = 00:00:42
#Increased memory = 92.04 (MB)
#Total memory = 3947.59 (MB)
#Peak memory = 4806.61 (MB)
#detailRoute Statistics:
#Cpu time = 00:03:13
#Elapsed time = 00:00:42
#Increased memory = 92.04 (MB)
#Total memory = 3947.60 (MB)
#Peak memory = 4806.61 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:03:36
#Elapsed time = 00:00:52
#Increased memory = 154.44 (MB)
#Total memory = 3873.84 (MB)
#Peak memory = 4806.61 (MB)
#Number of warnings = 19
#Total number of warnings = 36
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Sun May 19 01:32:58 2024
#
% End globalDetailRoute (date=05/19 01:32:58, total cpu=0:03:36, real=0:00:52.0, peak res=4806.6M, current mem=3828.2M)
#**INFO: auto set of droutePostRouteSwapVia to multiCut
% Begin globalDetailRoute (date=05/19 01:32:58, mem=3828.2M)

globalDetailRoute

#Start globalDetailRoute on Sun May 19 01:32:58 2024
#
#Generating timing data, please wait...
#43406 total nets, 195 already routed, 195 will ignore in trialRoute
**WARN: (IMPEXT-6191):	Using a captable file is not recommended for process nodes less than or equal to 32 nm due to parasitic accuracy concerns. The Quantus QRC technology file should be specified for all RC corners using the command create_rc_corner or update_rc_corner, which will then be used for preRoute and postRoute(effort level medium or high or signoff) extraction engines.
#Dump tif for version 2.1
Total number of fetched objects 49969
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=4065.22 CPU=0:00:29.0 REAL=0:00:04.0)

#Generating timing data took: cpu time = 00:01:03, elapsed time = 00:00:20, memory = 3825.38 (MB), peak = 4806.61 (MB)
#Done generating timing data.
#WARNING (NRIG-1303) The congestion map does not match the GCELL grid. Clearing the congestion map.
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "10".
#Start reading timing information from file .timing_file_19845.tif.gz ...
#Read in timing information for 242 ports, 40844 instances from timing file .timing_file_19845.tif.gz.
#NanoRoute Version 23.10-p003_1 NR240109-1512/23_10-UB
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "10".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "10".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "10".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "10".
#Total number of trivial nets (e.g. < 2 pins) = 985 (skipped).
#Total number of routable nets = 43392.
#Total number of nets in the design = 44377.
#43197 routable nets do not have any wires.
#195 routable nets have routed wires.
#43197 nets will be global routed.
#195 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#Using multithreading with 8 threads.
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "10".
#Start routing data preparation on Sun May 19 01:33:25 2024
#
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "10".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "10".
#Initial pin access analysis.
#Detail pin access analysis.
# M1           H   Track-Pitch = 0.15200    Line-2-Via Pitch = 0.10500
# M2           V   Track-Pitch = 0.15200    Line-2-Via Pitch = 0.11400
# M3           H   Track-Pitch = 0.30400    Line-2-Via Pitch = 0.11400
# M4           V   Track-Pitch = 0.30400    Line-2-Via Pitch = 0.11400
# M5           H   Track-Pitch = 0.60800    Line-2-Via Pitch = 0.11400
# M6           V   Track-Pitch = 0.60800    Line-2-Via Pitch = 0.11400
# M7           H   Track-Pitch = 1.21600    Line-2-Via Pitch = 0.11400
# M8           V   Track-Pitch = 1.21600    Line-2-Via Pitch = 0.11400
# M9           H   Track-Pitch = 2.43200    Line-2-Via Pitch = 0.21600
# MRDL         V   Track-Pitch = 4.86400    Line-2-Via Pitch = 4.50000
#Bottom routing layer index=1(M1), bottom routing layer for shielding=1(M1), bottom shield layer=1(M1)
#shield_bottom_stripe_layer=1(M1), shield_top_stripe_layer=10(MRDL)
#pin_access_rlayer=2(M2)
#shield_top_dpt_rlayer=-1 top_rlayer=10 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
#enable_dpt_layer_shield=F
#has_line_end_grid=F
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3835.89 (MB), peak = 4806.61 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.30400.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3877.09 (MB), peak = 4806.61 (MB)
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "10".
#
#Connectivity extraction summary:
#195 routed net(s) are imported.
#43197 (97.34%) nets are without wires.
#985 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 44377.
#
#Start instance access analysis using 8 threads...
#Set layer M1 to be advanced pin access layer.
#59 out of 40845 (0.14%) instances are not legally placed.
#0 instance pins are hard to access
#Instance access analysis statistics:
#Cpu time = 00:00:05
#Elapsed time = 00:00:02
#Increased memory = 9.93 (MB)
#Total memory = 3887.05 (MB)
#Peak memory = 4806.61 (MB)
#
#Finished routing data preparation on Sun May 19 01:33:28 2024
#
#Cpu time = 00:00:06
#Elapsed time = 00:00:03
#Increased memory = 56.00 (MB)
#Total memory = 3887.05 (MB)
#Peak memory = 4806.61 (MB)
#
#
#Start global routing on Sun May 19 01:33:28 2024
#
#
#Start global routing initialization on Sun May 19 01:33:28 2024
#
#Number of eco nets is 0
#
#Start global routing data preparation on Sun May 19 01:33:28 2024
#
#Start routing resource analysis on Sun May 19 01:33:28 2024
#
#Routing resource analysis is done on Sun May 19 01:33:28 2024
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  M1             H         726        3352       26220    65.51%
#  M2             V        3082        2628       26220    42.91%
#  M3             H        1105         934       26220    41.75%
#  M4             V        1541        1314       26220    43.06%
#  M5             H         546         473       26220    40.43%
#  M6             V        1356          71       26220     0.35%
#  M7             H         460          49       26220     0.00%
#  M8             V         649          64       26220     2.06%
#  M9             H         253           1       26220     0.00%
#  MRDL           V         173           0       26220     8.95%
#  --------------------------------------------------------------
#  Total                   9893      29.00%      262200    24.50%
#
#  94 nets (0.21%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Sun May 19 01:33:28 2024
#
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 3896.93 (MB), peak = 4806.61 (MB)
#
#
#Global routing initialization is done on Sun May 19 01:33:29 2024
#
#cpu time = 00:00:02, elapsed time = 00:00:00, memory = 3898.81 (MB), peak = 4806.61 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 3902.12 (MB), peak = 4806.61 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:10, elapsed time = 00:00:10, memory = 3946.21 (MB), peak = 4806.61 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3946.35 (MB), peak = 4806.61 (MB)
#
#start global routing iteration 4...
#cpu time = 00:00:48, elapsed time = 00:00:47, memory = 3964.32 (MB), peak = 4806.61 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 985 (skipped).
#Total number of routable nets = 43392.
#Total number of nets in the design = 44377.
#
#43392 routable nets have routed wires.
#195 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default           43197  
#     CTS_RULE               0  
#-----------------------------
#        Total           43197  
#-----------------------------
#
#Routing constraints summary of the whole design:
#-------------------------------------------------------------
#        Rules   Pref Extra Space   Pref Layer   Unconstrained  
#-------------------------------------------------------------
#      Default                 94            0           43197  
#     CTS_RULE                  0          101               0  
#-------------------------------------------------------------
#        Total                 94          101           43197  
#-------------------------------------------------------------
#
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "10".
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
#     Layer         (1-2)         (3-5)         (6-7)        (8-10)   OverCon
#  --------------------------------------------------------------------------
#  M1          145(1.05%)     29(0.21%)      1(0.01%)      0(0.00%)   (1.27%)
#  M2           51(0.33%)      6(0.04%)      3(0.02%)      1(0.01%)   (0.40%)
#  M3          184(1.20%)      3(0.02%)      0(0.00%)      0(0.00%)   (1.22%)
#  M4            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  M5           76(0.49%)      3(0.02%)      0(0.00%)      0(0.00%)   (0.50%)
#  M6            2(0.01%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.01%)
#  M7            8(0.03%)      3(0.01%)      0(0.00%)      0(0.00%)   (0.04%)
#  M8            3(0.01%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.01%)
#  M9            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  MRDL          0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  --------------------------------------------------------------------------
#     Total    469(0.23%)     44(0.02%)      4(0.00%)      1(0.00%)   (0.25%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 10
#  Overflow after GR: 0.22% H + 0.03% V
#
#Hotspot report including placement blocked areas
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |       M1(H)    |            161.44 |           1504.56 |   361.15    -0.00   561.79   227.39 |
[hotspot] |       M2(V)    |              3.56 |             10.22 |   448.10   107.01   461.47   120.38 |
[hotspot] |       M3(H)    |             12.33 |             69.33 |   702.24   260.83   722.30   294.27 |
[hotspot] |       M4(V)    |              0.44 |              1.33 |   120.38   341.09   133.76   354.46 |
[hotspot] |       M5(H)    |              5.33 |             22.67 |   541.73    53.50   555.10    66.88 |
[hotspot] |       M6(V)    |              0.44 |              0.44 |    -0.00   267.52    13.38   280.89 |
[hotspot] |       M7(H)    |              7.56 |             12.44 |    -0.00   287.58    13.38   314.33 |
[hotspot] |       M8(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |       M9(H)    |              0.89 |              1.78 |   541.73    60.19   555.10    73.57 |
[hotspot] |     MRDL(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      worst     |     (M1)   161.44 |     (M1)  1504.56 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   all layers   |              9.22 |             40.33 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
Local HotSpot Analysis (blockage included) (3d): normalized congestion max/total hotspot area = 9.22/40.33 (area is in unit of 4 std-cell row bins)
[hotspot] top 5 congestion hotspot bounding boxes and scores of all layers hotspot
[hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[hotspot] | top |            hotspot bbox             | hotspot score |           module              |
[hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[hotspot] |  1  |   695.55   260.83   722.30   280.89 |        9.22   | I_BLENDER_1                   |
[hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[hotspot] |  2  |   541.73    53.50   561.79    73.57 |        6.22   | I_BLENDER_0                   |
[hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[hotspot] |  3  |   829.31   280.89   849.38   300.96 |        5.78   | I_BLENDER_1                   |
[hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[hotspot] |  4  |   548.41   167.20   561.79   180.58 |        3.56   | I_BLENDER_1                   |
[hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[hotspot] |  5  |   568.48   260.83   581.86   274.21 |        0.89   | I_BLENDER_1                   |
[hotspot] +-----+-------------------------------------+---------------+-------------------------------+
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 195
#Total wire length = 960852 um.
#Total half perimeter of net bounding box = 826816 um.
#Total wire length on LAYER M1 = 52199 um.
#Total wire length on LAYER M2 = 352261 um.
#Total wire length on LAYER M3 = 228016 um.
#Total wire length on LAYER M4 = 113079 um.
#Total wire length on LAYER M5 = 121416 um.
#Total wire length on LAYER M6 = 34321 um.
#Total wire length on LAYER M7 = 52748 um.
#Total wire length on LAYER M8 = 1656 um.
#Total wire length on LAYER M9 = 5156 um.
#Total wire length on LAYER MRDL = 0 um.
#Total number of vias = 262173
#Up-Via Summary (total 262173):
#           
#-----------------------
# M1             156700
# M2              69389
# M3              17912
# M4              12900
# M5               2899
# M6               1803
# M7                319
# M8                251
#-----------------------
#                262173 
#
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "10".
#Max overcon = 10 tracks.
#Total overcon = 0.25%.
#Worst layer Gcell overcon rate = 1.22%.
#
#Global routing statistics:
#Cpu time = 00:01:04
#Elapsed time = 00:01:00
#Increased memory = 69.80 (MB)
#Total memory = 3956.86 (MB)
#Peak memory = 4806.61 (MB)
#
#Finished global routing on Sun May 19 01:34:29 2024
#
#
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "10".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "10".
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3953.05 (MB), peak = 4806.61 (MB)
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "10".
#Start Track Assignment.
#Done with 45702 horizontal wires in 5 hboxes and 70878 vertical wires in 6 hboxes.
#Done with 6869 horizontal wires in 5 hboxes and 16982 vertical wires in 6 hboxes.
#Done with 5 horizontal wires in 5 hboxes and 6 vertical wires in 6 hboxes.
#
#Track assignment summary:
# layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
#------------------------------------------------------------------------
# M1         50945.45 	 11.42%  	  3.00% 	  9.51%
# M2        334022.69 	  0.53%  	  0.00% 	  0.48%
# M3        199885.92 	  0.41%  	  0.07% 	  0.18%
# M4        101888.60 	  0.34%  	  0.00% 	  0.32%
# M5        113483.62 	  0.08%  	  0.00% 	  0.00%
# M6         30483.29 	  0.02%  	  0.00% 	  0.01%
# M7         52461.90 	  0.01%  	  0.00% 	  0.00%
# M8          1583.17 	  2.45%  	  0.00% 	  0.00%
# M9          4938.41 	  0.03%  	  0.00% 	  0.03%
# MRDL           0.00 	  0.00%  	  0.00% 	  0.00%
#------------------------------------------------------------------------
# All      889693.06  	  1.00% 	  0.19% 	  0.00%
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 195
#Total wire length = 922311 um.
#Total half perimeter of net bounding box = 826816 um.
#Total wire length on LAYER M1 = 50977 um.
#Total wire length on LAYER M2 = 337595 um.
#Total wire length on LAYER M3 = 213228 um.
#Total wire length on LAYER M4 = 108648 um.
#Total wire length on LAYER M5 = 119018 um.
#Total wire length on LAYER M6 = 33679 um.
#Total wire length on LAYER M7 = 52518 um.
#Total wire length on LAYER M8 = 1582 um.
#Total wire length on LAYER M9 = 5067 um.
#Total wire length on LAYER MRDL = 0 um.
#Total number of vias = 262173
#Up-Via Summary (total 262173):
#           
#-----------------------
# M1             156700
# M2              69389
# M3              17912
# M4              12900
# M5               2899
# M6               1803
# M7                319
# M8                251
#-----------------------
#                262173 
#
#cpu time = 00:00:23, elapsed time = 00:00:15, memory = 3948.85 (MB), peak = 4806.61 (MB)
#
#number of short segments in preferred routing layers
#	
#	
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:01:34
#Elapsed time = 00:01:19
#Increased memory = 119.06 (MB)
#Total memory = 3949.87 (MB)
#Peak memory = 4806.61 (MB)
#Using multithreading with 8 threads.
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "10".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "10".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "10".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "10".
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 219
#
#  By Layer and Type:
#
#---------+-------+------+-------+----+-------+
#  -      | MetSpc| Short| CShort| Mar| Totals|
#---------+-------+------+-------+----+-------+
#  M1     |      2|    17|     17|   0|     36|
#  M2     |      5|   100|      0|   3|    108|
#  M3     |      0|     6|      0|   0|      6|
#  M4     |     31|    28|      0|   0|     59|
#  M5     |      0|     1|      0|   0|      1|
#  M6     |      2|     5|      0|   0|      7|
#  M7     |      0|     1|      0|   0|      1|
#  M8     |      1|     0|      0|   0|      1|
#  Totals |     41|   158|     17|   3|    219|
#---------+-------+------+-------+----+-------+
#
#cpu time = 00:15:24, elapsed time = 00:02:03, memory = 4160.38 (MB), peak = 5514.57 (MB)
#start 1st optimization iteration ...
#   number of violations = 123
#
#  By Layer and Type:
#
#---------+-------+------+-------+----+-------+
#  -      | MetSpc| Short| CShort| Mar| Totals|
#---------+-------+------+-------+----+-------+
#  M1     |      2|    17|     17|   0|     36|
#  M2     |      9|    57|      3|   8|     77|
#  M3     |      0|     6|      0|   0|      6|
#  M4     |      0|     1|      0|   0|      1|
#  M5     |      0|     0|      0|   0|      0|
#  M6     |      0|     1|      0|   0|      1|
#  M7     |      0|     1|      0|   0|      1|
#  M8     |      1|     0|      0|   0|      1|
#  Totals |     12|    83|     20|   8|    123|
#---------+-------+------+-------+----+-------+
#
#cpu time = 00:00:11, elapsed time = 00:00:02, memory = 4152.41 (MB), peak = 5514.57 (MB)
#start 2nd optimization iteration ...
#   number of violations = 131
#
#  By Layer and Type:
#
#---------+-------+------+-----+-------+-------+----+-------+
#  -      | MetSpc| Short| Loop| CutSpc| CShort| Mar| Totals|
#---------+-------+------+-----+-------+-------+----+-------+
#  M1     |      1|    15|    0|      4|     20|   0|     40|
#  M2     |     15|    57|    1|      0|      3|   7|     83|
#  M3     |      0|     6|    0|      0|      0|   0|      6|
#  M4     |      0|     0|    0|      0|      0|   0|      0|
#  M5     |      0|     0|    0|      0|      0|   0|      0|
#  M6     |      0|     0|    0|      0|      0|   0|      0|
#  M7     |      0|     1|    0|      0|      0|   0|      1|
#  M8     |      1|     0|    0|      0|      0|   0|      1|
#  Totals |     17|    79|    1|      4|     23|   7|    131|
#---------+-------+------+-----+-------+-------+----+-------+
#
#cpu time = 00:00:06, elapsed time = 00:00:01, memory = 4147.16 (MB), peak = 5514.57 (MB)
#start 3rd optimization iteration ...
#   number of violations = 91
#
#  By Layer and Type:
#
#---------+-------+------+-------+-------+-------+----+-------+
#  -      | MetSpc| Short| PinAcc| CutSpc| CShort| Mar| Totals|
#---------+-------+------+-------+-------+-------+----+-------+
#  M1     |      1|    18|      1|      3|     19|   0|     42|
#  M2     |      5|    23|      0|      0|      4|   8|     40|
#  M3     |      0|     8|      0|      0|      0|   0|      8|
#  M4     |      0|     0|      0|      0|      0|   0|      0|
#  M5     |      0|     0|      0|      0|      0|   0|      0|
#  M6     |      0|     0|      0|      0|      0|   0|      0|
#  M7     |      0|     0|      0|      0|      0|   0|      0|
#  M8     |      1|     0|      0|      0|      0|   0|      1|
#  Totals |      7|    49|      1|      3|     23|   8|     91|
#---------+-------+------+-------+-------+-------+----+-------+
#
#cpu time = 00:00:10, elapsed time = 00:00:02, memory = 4146.22 (MB), peak = 5514.57 (MB)
#start 4th optimization iteration ...
#   number of violations = 93
#
#  By Layer and Type:
#
#---------+-------+------+-------+-------+----+-------+
#  -      | MetSpc| Short| CutSpc| CShort| Mar| Totals|
#---------+-------+------+-------+-------+----+-------+
#  M1     |      2|    16|      4|     18|   0|     40|
#  M2     |      9|    23|      0|      4|   8|     44|
#  M3     |      0|     8|      0|      0|   0|      8|
#  M4     |      0|     0|      0|      0|   0|      0|
#  M5     |      0|     0|      0|      0|   0|      0|
#  M6     |      0|     0|      0|      0|   0|      0|
#  M7     |      0|     0|      0|      0|   0|      0|
#  M8     |      1|     0|      0|      0|   0|      1|
#  Totals |     12|    47|      4|     22|   8|     93|
#---------+-------+------+-------+-------+----+-------+
#
#cpu time = 00:00:03, elapsed time = 00:00:02, memory = 4143.97 (MB), peak = 5514.57 (MB)
#start 5th optimization iteration ...
#   number of violations = 93
#
#  By Layer and Type:
#
#---------+-------+------+-------+-------+-------+----+-------+
#  -      | MetSpc| Short| PinAcc| CutSpc| CShort| Mar| Totals|
#---------+-------+------+-------+-------+-------+----+-------+
#  M1     |      2|    16|      1|      3|     19|   0|     41|
#  M2     |      6|    23|      0|      0|      4|   9|     42|
#  M3     |      0|     9|      0|      0|      0|   0|      9|
#  M4     |      0|     0|      0|      0|      0|   0|      0|
#  M5     |      0|     0|      0|      0|      0|   0|      0|
#  M6     |      0|     0|      0|      0|      0|   0|      0|
#  M7     |      0|     0|      0|      0|      0|   0|      0|
#  M8     |      1|     0|      0|      0|      0|   0|      1|
#  Totals |      9|    48|      1|      3|     23|   9|     93|
#---------+-------+------+-------+-------+-------+----+-------+
#
#cpu time = 00:00:04, elapsed time = 00:00:02, memory = 4144.06 (MB), peak = 5514.57 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 195
#Total wire length = 920292 um.
#Total half perimeter of net bounding box = 826816 um.
#Total wire length on LAYER M1 = 47406 um.
#Total wire length on LAYER M2 = 334562 um.
#Total wire length on LAYER M3 = 267586 um.
#Total wire length on LAYER M4 = 98956 um.
#Total wire length on LAYER M5 = 83696 um.
#Total wire length on LAYER M6 = 30932 um.
#Total wire length on LAYER M7 = 50731 um.
#Total wire length on LAYER M8 = 1308 um.
#Total wire length on LAYER M9 = 5114 um.
#Total wire length on LAYER MRDL = 0 um.
#Total number of vias = 309563
#Up-Via Summary (total 309563):
#           
#-----------------------
# M1             170586
# M2             112406
# M3              17078
# M4               5404
# M5               2152
# M6               1428
# M7                308
# M8                201
#-----------------------
#                309563 
#
#Total number of DRC violations = 93
#Cpu time = 00:16:01
#Elapsed time = 00:02:13
#Increased memory = 158.54 (MB)
#Total memory = 4108.41 (MB)
#Peak memory = 5514.57 (MB)
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "10".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "10".
#
#Start Post Route via swapping...
#85.72% of area are rerouted by ECO routing.
#   number of violations = 95
#
#  By Layer and Type:
#
#---------+-------+------+-------+-------+-------+----+-------+
#  -      | MetSpc| Short| PinAcc| CutSpc| CShort| Mar| Totals|
#---------+-------+------+-------+-------+-------+----+-------+
#  M1     |      3|    16|      1|      3|     19|   0|     42|
#  M2     |      7|    23|      0|      0|      4|   9|     43|
#  M3     |      0|     9|      0|      0|      0|   0|      9|
#  M4     |      0|     0|      0|      0|      0|   0|      0|
#  M5     |      0|     0|      0|      0|      0|   0|      0|
#  M6     |      0|     0|      0|      0|      0|   0|      0|
#  M7     |      0|     0|      0|      0|      0|   0|      0|
#  M8     |      1|     0|      0|      0|      0|   0|      1|
#  Totals |     11|    48|      1|      3|     23|   9|     95|
#---------+-------+------+-------+-------+-------+----+-------+
#
#cpu time = 00:00:54, elapsed time = 00:00:07, memory = 4134.76 (MB), peak = 5514.57 (MB)
#CELL_VIEW ORCA_TOP,init has 95 DRC violations
#Total number of DRC violations = 95
#No via is swapped.
#Post Route via swapping is done.
#Total number of nets with non-default rule or having extra spacing = 195
#Total wire length = 920292 um.
#Total half perimeter of net bounding box = 826816 um.
#Total wire length on LAYER M1 = 47406 um.
#Total wire length on LAYER M2 = 334562 um.
#Total wire length on LAYER M3 = 267586 um.
#Total wire length on LAYER M4 = 98956 um.
#Total wire length on LAYER M5 = 83696 um.
#Total wire length on LAYER M6 = 30932 um.
#Total wire length on LAYER M7 = 50731 um.
#Total wire length on LAYER M8 = 1308 um.
#Total wire length on LAYER M9 = 5114 um.
#Total wire length on LAYER MRDL = 0 um.
#Total number of vias = 309563
#Up-Via Summary (total 309563):
#           
#-----------------------
# M1             170586
# M2             112406
# M3              17078
# M4               5404
# M5               2152
# M6               1428
# M7                308
# M8                201
#-----------------------
#                309563 
#
#detailRoute Statistics:
#Cpu time = 00:16:57
#Elapsed time = 00:02:21
#Increased memory = 160.06 (MB)
#Total memory = 4109.93 (MB)
#Peak memory = 5514.57 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:19:51
#Elapsed time = 00:04:08
#Increased memory = 199.32 (MB)
#Total memory = 4027.54 (MB)
#Peak memory = 5514.57 (MB)
#Number of warnings = 21
#Total number of warnings = 58
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Sun May 19 01:37:06 2024
#
% End globalDetailRoute (date=05/19 01:37:06, total cpu=0:19:52, real=0:04:09, peak res=5514.6M, current mem=3915.3M)
#Default setup view is reset to test_worst_scenario.
#Default setup view is reset to test_worst_scenario.
AAE_INFO: Post Route call back at the end of routeDesign
#routeDesign: cpu time = 00:23:32, elapsed time = 00:05:03, memory = 3863.85 (MB), peak = 5514.57 (MB)
#
#  Scalability Statistics
#
#--------------------------+---------+-------------+------------+
#  routeDesign             | cpu time| elapsed time| scalability|
#--------------------------+---------+-------------+------------+
#  Pre Callback            | 00:00:00|     00:00:00|         1.0|
#  Post Callback           | 00:00:00|     00:00:00|         1.0|
#  Timing Data Generation  | 00:01:12|     00:00:25|         2.9|
#  DB Import               | 00:00:09|     00:00:05|         1.8|
#  DB Export               | 00:00:04|     00:00:02|         2.2|
#  Cell Pin Access         | 00:00:05|     00:00:01|         5.1|
#  Instance Pin Access     | 00:00:10|     00:00:04|         2.7|
#  Data Preparation        | 00:00:03|     00:00:02|         1.6|
#  Global Routing          | 00:01:07|     00:01:02|         1.1|
#  Track Assignment        | 00:00:23|     00:00:15|         1.5|
#  Detail Routing          | 00:19:13|     00:02:54|         6.6|
#  Post Route Via Swapping | 00:00:55|     00:00:08|         7.1|
#  Entire Command          | 00:23:32|     00:05:03|         4.7|
#--------------------------+---------+-------------+------------+
#

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-6191          1  Using a captable file is not recommended...
WARNING   NRIG-1303            1  The congestion map does not match the GC...
WARNING   NRIF-95             20  Option setNanoRouteMode -routeTopRouting...
*** Message Summary: 22 warning(s), 0 error(s)

#% End routeDesign (date=05/19 01:37:08, total cpu=0:23:32, real=0:05:03, peak res=5514.6M, current mem=3863.8M)
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 3863.8M, totSessionCpu=1:22:40 **
*** optDesign #2 [begin] () : totSession cpu/real = 1:22:40.3/0:31:05.0 (2.7), mem = 5412.3M
GigaOpt running with 8 threads.
*** InitOpt #1 [begin] (optDesign #2) : totSession cpu/real = 1:22:40.3/0:31:05.0 (2.7), mem = 5412.3M
**INFO: User settings:
setNanoRouteMode -route_detail_end_iteration                                              5
setNanoRouteMode -route_detail_post_route_spread_wire                                     false
setNanoRouteMode -route_extract_third_party_compatible                                    false
setNanoRouteMode -route_global_exp_timing_driven_std_delay                                11
setNanoRouteMode -route_global_exp_timing_driven_use_tif_timing_engine_for_import_design  false
setNanoRouteMode -route_with_via_only_for_block_cell_pin                                  false
setNanoRouteMode -route_with_via_only_for_stdcell_pin                                     1:1
setDesignMode -earlyClockFlow                                                             false
setDesignMode -process                                                                    28
setExtractRCMode -coupling_c_th                                                           0.1
setExtractRCMode -engine                                                                  preRoute
setExtractRCMode -relative_c_th                                                           1
setExtractRCMode -total_c_th                                                              0
setDelayCalMode -enable_high_fanout                                                       true
setDelayCalMode -eng_enablePrePlacedFlow                                                  false
setDelayCalMode -engine                                                                   aae
setDelayCalMode -ignoreNetLoad                                                            false
setDelayCalMode -socv_accuracy_mode                                                       low
setOptMode -opt_view_pruning_hold_views_active_list                                       { test_best_scenario func_best_scenario }
setOptMode -opt_view_pruning_setup_views_active_list                                      { test_worst_scenario func_worst_scenario }
setOptMode -opt_view_pruning_hold_views_persistent_list                                   { func_best_scenario test_best_scenario}
setOptMode -opt_view_pruning_setup_views_persistent_list                                  { func_worst_scenario test_worst_scenario}
setOptMode -opt_view_pruning_tdgr_setup_views_persistent_list                             { func_worst_scenario test_worst_scenario}
setOptMode -opt_view_pruning_hold_target_slack_auto_flow                                  0
setOptMode -opt_drv_margin                                                                0
setOptMode -opt_enable_podv2_clock_opt_flow                                               false
setOptMode -opt_drv                                                                       true
setOptMode -opt_resize_flip_flops                                                         true
setOptMode -opt_view_pruning_placement_setup_view_list                                    { func_worst_scenario  }
setOptMode -opt_preserve_all_sequential                                                   false
setOptMode -opt_setup_target_slack                                                        0
setOptMode -opt_skew                                                                      false
setOptMode -opt_skew_ccopt                                                                none
setOptMode -opt_skew_post_route                                                           false
setOptMode -opt_skew_pre_cts                                                              false
setSIMode -separate_delta_delay_on_data                                                   true
setAnalysisMode -analysisType                                                             onChipVariation
setAnalysisMode -checkType                                                                setup
setAnalysisMode -clkSrcPath                                                               true
setAnalysisMode -clockPropagation                                                         sdcControl
setAnalysisMode -cppr                                                                     both
setAnalysisMode -skew                                                                     true

**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Enable merging buffers from different footprints for postRoute code for MSV designs
Need call spDPlaceInit before registerPrioInstLoc.
[GPS-MSV] UPF Flow. Number of Power Domains: 2
[GPS-MSV]   Power Domain 'PD_RISC_CORE' (tag=1)
[GPS-MSV]   Power Domain 'PD_ORCA_TOP' (tag=2) Default
Switching SI Aware to true by default in postroute mode   
AAE_INFO: switching setDelayCal -siAware from false to true ...
AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
**WARN: (IMPSP-270):	Cannot find a legal location for MASTER CELL 'LSUPX1_RVT'.
Type 'man IMPSP-270' for more detail.

**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
	Cell FOOT2X16_HVT, site unit.
	Cell FOOT2X16_LVT, site unit.
	Cell FOOT2X16_RVT, site unit.
	Cell FOOT2X2_HVT, site unit.
	Cell FOOT2X2_LVT, site unit.
	Cell FOOT2X2_RVT, site unit.
	Cell FOOT2X32_HVT, site unit.
	Cell FOOT2X32_LVT, site unit.
	Cell FOOT2X32_RVT, site unit.
	Cell FOOT2X4_HVT, site unit.
	Cell FOOT2X4_LVT, site unit.
	Cell FOOT2X4_RVT, site unit.
	Cell FOOT2X8_HVT, site unit.
	Cell FOOT2X8_LVT, site unit.
	Cell FOOT2X8_RVT, site unit.
	Cell FOOTX16_HVT, site unit.
	Cell FOOTX16_LVT, site unit.
	Cell FOOTX16_RVT, site unit.
	Cell FOOTX2_HVT, site unit.
	Cell FOOTX2_LVT, site unit.
	...
	Reporting only the 20 first cells found...
.
**WARN: (IMPOPT-7077):	Some of the LEF equivalent cells have different ANTENNAGATEAREA/ANTENNADIFFAREA/PINS etc... attributes. They will not be swapped for fixed instances and for lefsafe operations like optLeakagePower in postroute mode. To find out what cells are LEF equivalent use the findLefEquivalentCells command.
Type 'man IMPOPT-7077' for more detail.
**WARN: (IMPOPT-7320):	Glitch fixing has been disabled since glitch reporting is disabled. Glitch reporting can be enabled using command setSIMode -enable_glitch_report true
Info: Using SynthesisEngine executable '/pkgs/cadence/2024-03/DDI231/INNOVUS231/bin/innovus_'.
      SynthesisEngine workers will not check out additional licenses.

**INFO: Using Advanced Metric Collection system.
**optDesign ... cpu = 0:00:11, real = 0:00:33, mem = 4046.9M, totSessionCpu=1:22:51 **
Existing Dirty Nets : 0
New Signature Flow (optDesignCheckOptions) ....
#Taking db snapshot
#Taking db snapshot ... done

Begin checking placement ... (start mem=5522.7M, init mem=5522.7M)
Region/Fence Violation:	35
Overlapping with other instance:	41
*info: Placed = 40844          (Fixed = 293)
*info: Unplaced = 0           
Placement Density:49.04%(146761/299216)
Placement Density (including fixed std cells):49.09%(147029/299484)
PowerDomain Density <PD_RISC_CORE>:29.24%(6117/20921)
PowerDomain Density <PD_ORCA_TOP>:50.54%(140644/278296)
Finished checkPlace (total: cpu=0:00:03.4, real=0:00:01.0; vio checks: cpu=0:00:02.8, real=0:00:01.0; mem=5489.4M)
**WARN: (IMPOPT-306):	Found placement violations in the postRoute mode.
**INFO: It is recommended to fix the placement violations and reroute the design
**INFO: Command refinePlace may be used to fix the placement violations
#optDebug: { P: 28 W: 5195 FE: standard PE: none LDR: 1}
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
Opt: RC extraction mode changed to 'detail'

Multi-VT timing optimization disabled based on library information.
*** InitOpt #1 [finish] (optDesign #2) : cpu/real = 0:00:16.1/0:00:35.4 (0.5), totSession cpu/real = 1:22:56.4/0:31:40.4 (2.6), mem = 5522.7M
** INFO : this run is activating 'postRoute' automaton
**INFO: flowCheckPoint #1 InitialSummary
**WARN: (IMPEXT-6191):	Using a captable file is not recommended for process nodes less than or equal to 32 nm due to parasitic accuracy concerns. The Quantus QRC technology file should be specified for all RC corners using the command create_rc_corner or update_rc_corner, which will then be used for preRoute and postRoute(effort level medium or high or signoff) extraction engines.
Type 'man IMPEXT-6191' for more detail.
Extraction called for design 'ORCA_TOP' of instances=40844 and nets=44377 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design ORCA_TOP.
RC Extraction called in multi-corner(2) mode.
Process corner(s) are loaded.
 Corner: cmax
 Corner: cmin
extractDetailRC Option : -outfile /u/nmallebo/ECE530-2024-SPRING/finalprj-group4/apr/work/innovus_temp_19845_mo.ece.pdx.edu_nmallebo_QVyYAl/ORCA_TOP_19845_VM4q4y.rcdb.d  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 5505.7M)
Extracted 10.0005% (CPU Time= 0:00:03.3  MEM= 5700.2M)
Extracted 20.0005% (CPU Time= 0:00:04.2  MEM= 5700.2M)
Extracted 30.0004% (CPU Time= 0:00:04.9  MEM= 5700.2M)
Extracted 40.0004% (CPU Time= 0:00:06.3  MEM= 5704.2M)
Extracted 50.0004% (CPU Time= 0:00:08.6  MEM= 5704.2M)
Extracted 60.0004% (CPU Time= 0:00:09.4  MEM= 5704.2M)
Extracted 70.0003% (CPU Time= 0:00:10.1  MEM= 5704.2M)
Extracted 80.0003% (CPU Time= 0:00:10.6  MEM= 5704.2M)
Extracted 90.0003% (CPU Time= 0:00:12.1  MEM= 5704.2M)
Extracted 100% (CPU Time= 0:00:16.4  MEM= 5704.2M)
Number of Extracted Resistors     : 720104
Number of Extracted Ground Cap.   : 743795
Number of Extracted Coupling Cap. : 2194440
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: cmax
 Corner: cmin
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 5688.2M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:21.0  Real Time: 0:00:22.0  MEM: 5688.215M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
** INFO: Initializing Glitch Interface
AAE DB initialization (MEM=5704.09 CPU=0:00:00.1 REAL=0:00:00.0) 
** INFO: Initializing Glitch Cache
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: deleting AAE DB due to opIsDesignInPostRouteState() is changed ...
AAE DB initialization (MEM=5702.09 CPU=0:00:00.0 REAL=0:00:00.0) 
AAE_INFO: resetNetProps viewIdx 0 
AAE_INFO: resetNetProps viewIdx 1 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: ORCA_TOP
# Design Mode: 28nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
Start delay calculation (fullDC) (8 T). (MEM=4176.56)
Total number of fetched objects 49969
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 44377,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=4356.11 CPU=0:00:53.4 REAL=0:00:08.0)
End delay calculation (fullDC). (MEM=4220.99 CPU=0:01:01 REAL=0:00:14.0)
Save waveform /u/nmallebo/ECE530-2024-SPRING/finalprj-group4/apr/work/innovus_temp_19845_mo.ece.pdx.edu_nmallebo_QVyYAl/.AAE_v0Q52F/.AAE_19845/waveform.data...
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 6247.8M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:03.4, REAL = 0:00:01.0, MEM = 6247.8M)

Executing IPO callback for view pruning ..
Starting SI iteration 2
Start delay calculation (fullDC) (8 T). (MEM=4128.88)
Glitch Analysis: View test_worst_scenario -- Total Number of Nets Skipped = 1597. 
Glitch Analysis: View test_worst_scenario -- Total Number of Nets Analyzed = 49969. 
Glitch Analysis: View func_worst_scenario -- Total Number of Nets Skipped = 792. 
Glitch Analysis: View func_worst_scenario -- Total Number of Nets Analyzed = 1009. 
Total number of fetched objects 49969
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 44377,  20.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=4154.93 CPU=0:00:17.8 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=4154.93 CPU=0:00:18.0 REAL=0:00:03.0)
*** Done Building Timing Graph (cpu=0:01:53 real=0:00:29.0 totSessionCpu=1:25:12 mem=6217.3M)

** INFO: Initializing Glitch Interface

------------------------------------------------------------------
     Initial SI Timing Summary
------------------------------------------------------------------

Setup views included:
 test_worst_scenario func_worst_scenario 

+--------------------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.488  |  0.078  | -0.488  |  0.504  | -0.048  |  0.104  |  1.014  |
|           TNS (ns):| -0.643  |  0.000  | -0.488  |  0.000  | -0.155  |  0.000  |  0.000  |
|    Violating Paths:|    9    |    0    |    1    |    0    |    8    |    0    |    0    |
|          All Paths:|  9697   |  9448   |    8    |   127   |   114   |   32    |    8    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     22 (22)      |   -0.015   |     22 (22)      |
|   max_tran     |      6 (6)       |   -0.066   |      6 (6)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 49.048%
------------------------------------------------------------------
**optDesign ... cpu = 0:02:40, real = 0:01:31, mem = 4138.2M, totSessionCpu=1:25:20 **
OPTC: m4 20.0 50.0
OPTC: view 50.0 50.0
Setting latch borrow mode to budget during optimization.
Info: Done creating the CCOpt slew target map.
**INFO: flowCheckPoint #2 OptimizationPass1
Glitch fixing enabled
*** ClockDrv #1 [begin] (optDesign #2) : totSession cpu/real = 1:25:36.3/0:32:39.8 (2.6), mem = 5793.3M
Running CCOpt-PRO on entire clock network
Net route status summary:
  Clock:       195 (unrouted=0, trialRouted=0, noStatus=0, routed=195, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 44182 (unrouted=985, trialRouted=0, noStatus=0, routed=43197, fixed=0, [crossesIlmBoundary=0, tooFewTerms=985, (crossesIlmBoundary AND tooFewTerms=0)])
-effortLevel low                           # enums={low medium high signoff}, default=undefined
Clock tree cells fixed by user: 0 out of 190 (0%)
PRO...
Relaxing adjacent_rows_legal and cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
Initializing clock structures...
  Creating own balancer
  Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
  Initializing legalizer
  Using cell based legalization.
  Leaving CCOpt scope - Initializing placement interface...

  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.4 real=0:00:00.3)
Max route layer is changed from 127 to 10 because there is no routing track above this layer
[PSP]    Load db... (mem=5.3M)
[PSP]    Read data from FE... (mem=5.3M)
[PSP]    Read rows... (mem=5.4M)
**WARN: (IMPPSP-1131):	For techSite unitdouble, row: (0, 0) - (868072, 3344) is outside of core-box: (10032, 10032) - (858040, 609976)
**WARN: (IMPPSP-1131):	For techSite unitdouble, row: (0, 3344) - (868072, 6688) is outside of core-box: (10032, 10032) - (858040, 609976)
**WARN: (IMPPSP-1131):	For techSite unitdouble, row: (0, 6688) - (9880, 10032) is outside of core-box: (10032, 10032) - (858040, 609976)
**WARN: (IMPPSP-1131):	For techSite unitdouble, row: (360088, 6688) - (868072, 10032) is outside of core-box: (10032, 10032) - (858040, 609976)
**WARN: (IMPPSP-1131):	For techSite unitdouble, row: (0, 10032) - (9880, 13376) is outside of core-box: (10032, 10032) - (858040, 609976)
**WARN: (IMPPSP-1131):	For techSite unitdouble, row: (0, 13376) - (9880, 16720) is outside of core-box: (10032, 10032) - (858040, 609976)
**WARN: (IMPPSP-1131):	For techSite unitdouble, row: (0, 16720) - (9880, 20064) is outside of core-box: (10032, 10032) - (858040, 609976)
**WARN: (IMPPSP-1131):	For techSite unitdouble, row: (0, 20064) - (9880, 23408) is outside of core-box: (10032, 10032) - (858040, 609976)
**WARN: (IMPPSP-1131):	For techSite unitdouble, row: (0, 23408) - (9880, 26752) is outside of core-box: (10032, 10032) - (858040, 609976)
**WARN: (IMPPSP-1131):	For techSite unitdouble, row: (0, 26752) - (9880, 30096) is outside of core-box: (10032, 10032) - (858040, 609976)
**WARN: (IMPPSP-1131):	For techSite unitdouble, row: (0, 30096) - (9880, 33440) is outside of core-box: (10032, 10032) - (858040, 609976)
**WARN: (IMPPSP-1131):	For techSite unitdouble, row: (0, 33440) - (9880, 36784) is outside of core-box: (10032, 10032) - (858040, 609976)
**WARN: (IMPPSP-1131):	For techSite unitdouble, row: (0, 36784) - (9880, 40128) is outside of core-box: (10032, 10032) - (858040, 609976)
**WARN: (IMPPSP-1131):	For techSite unitdouble, row: (0, 40128) - (9880, 43472) is outside of core-box: (10032, 10032) - (858040, 609976)
**WARN: (IMPPSP-1131):	For techSite unitdouble, row: (0, 43472) - (9880, 46816) is outside of core-box: (10032, 10032) - (858040, 609976)
**WARN: (IMPPSP-1131):	For techSite unitdouble, row: (0, 46816) - (9880, 50160) is outside of core-box: (10032, 10032) - (858040, 609976)
**WARN: (IMPPSP-1131):	For techSite unitdouble, row: (0, 50160) - (9880, 53504) is outside of core-box: (10032, 10032) - (858040, 609976)
**WARN: (IMPPSP-1131):	For techSite unitdouble, row: (0, 53504) - (9880, 56848) is outside of core-box: (10032, 10032) - (858040, 609976)
**WARN: (IMPPSP-1131):	For techSite unitdouble, row: (0, 56848) - (9880, 60192) is outside of core-box: (10032, 10032) - (858040, 609976)
**WARN: (IMPPSP-1131):	For techSite unitdouble, row: (0, 60192) - (9880, 63536) is outside of core-box: (10032, 10032) - (858040, 609976)
**WARN: [PSP]    Only the first 20 messages are printed.
**WARN: (IMPPSP-1132):	For techSite unitdouble, have a total of 67 rows defined outside of core-box
**WARN: (IMPPSP-1132):	For techSite unit, have a total of 132 rows defined outside of core-box
[PSP]    Done Read rows (cpu=0.010s, mem=5.4M)

[PSP]    Read module constraints... (mem=5.4M)
[PSP]    Done Read module constraints (cpu=0.000s, mem=5.4M)

[PSP]    Done Read data from FE (cpu=0.090s, mem=5.4M)

[PSP]    Done Load db (cpu=0.090s, mem=5.4M)

[PSP]    Constructing placeable region... (mem=5.4M)
**WARN: [PSP]    Hinsts PD_RISC_CORE and core region have partial overlap region (10.032 10.032 360.032 208.032)
[PSP]    Compute region effective width... (mem=5.4M)
[PSP]    Done Compute region effective width (cpu=0.000s, mem=5.4M)

[PSP]    Done Constructing placeable region (cpu=0.030s, mem=5.4M)

  Found 5 placement violations.
  Reconstructing clock tree datastructures, skew aware...
    Validating CTS configuration...
    Checking module port directions...
    Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
    Non-default CCOpt properties:
      Public non-default CCOpt properties:
        adjacent_rows_legal: true (default: false)
        buffer_cells is set for at least one object
        cannot_merge_reason is set for at least one object
        cell_density is set for at least one object
        cell_halo_rows: 0 (default: 1)
        cell_halo_sites: 0 (default: 4)
        original_names is set for at least one object
        primary_delay_corner: worst_corner (default: )
        route_type is set for at least one object
        routing_top_min_fanout is set for at least one object
        source_driver is set for at least one object
        target_insertion_delay is set for at least one object
        target_max_trans is set for at least one object
        target_max_trans_sdc is set for at least one object
        target_skew is set for at least one object
        update_io_latency: 0 (default: true)
        use_inverters is set for at least one object
      Private non-default CCOpt properties:
        allow_non_fterm_identical_swaps: 0 (default: true)
        clock_nets_detailed_routed: 1 (default: false)
        force_design_routing_status: 1 (default: auto)
        last_virtual_delay_scaling_factor is set for at least one object
        pro_enable_post_commit_delay_update: 1 (default: false)
        use_accurate_downstream_capacitance_in_optimization: 1 (default: false)
    Route type trimming info:
      No route type modifications were made.
    Library trimming buffers in power domain PD_RISC_CORE and half-corner worst_corner:setup.late removed 0 of 5 cells
    Original list had 5 cells:
    NBUFFX32_LVT NBUFFX16_LVT NBUFFX8_LVT NBUFFX4_LVT NBUFFX2_LVT 
    Library trimming was not able to trim any cells:
    NBUFFX32_LVT NBUFFX16_LVT NBUFFX8_LVT NBUFFX4_LVT NBUFFX2_LVT 
    Library trimming buffers in power domain PD_ORCA_TOP and half-corner worst_corner:setup.late removed 0 of 5 cells
    Original list had 5 cells:
    NBUFFX32_LVT NBUFFX16_LVT NBUFFX8_LVT NBUFFX4_LVT NBUFFX2_LVT 
    Library trimming was not able to trim any cells:
    NBUFFX32_LVT NBUFFX16_LVT NBUFFX8_LVT NBUFFX4_LVT NBUFFX2_LVT 
    Library trimming inverters in power domain PD_RISC_CORE and half-corner worst_corner:setup.late removed 3 of 7 cells
    Original list had 7 cells:
    IBUFFX32_RVT IBUFFX32_HVT IBUFFX16_LVT IBUFFX16_RVT IBUFFX16_HVT IBUFFX8_HVT IBUFFX4_HVT 
    New trimmed list has 4 cells:
    IBUFFX32_RVT IBUFFX16_LVT IBUFFX8_HVT IBUFFX4_HVT 
    Library trimming inverters in power domain PD_ORCA_TOP and half-corner worst_corner:setup.late removed 5 of 7 cells
    Original list had 7 cells:
    IBUFFX32_RVT IBUFFX16_LVT IBUFFX16_RVT IBUFFX32_HVT IBUFFX16_HVT IBUFFX8_HVT IBUFFX4_HVT 
    New trimmed list has 2 cells:
    IBUFFX32_RVT IBUFFX16_LVT 
**WARN: (IMPCCOPT-2441):	The target_max_trans 0.100ns is too low for delay_corner worst_corner and delay_type late for clock_tree SYS_CLK and net_type leaf. CTS will proceed using 0.227ns.
**WARN: (IMPCCOPT-2441):	The target_max_trans 0.100ns is too low for delay_corner worst_corner and delay_type late for clock_tree SYS_CLK and net_type trunk. CTS will proceed using 0.227ns.
**WARN: (IMPCCOPT-2441):	The target_max_trans 0.100ns is too low for delay_corner worst_corner and delay_type late for clock_tree SYS_CLK and net_type top. CTS will proceed using 0.227ns.
**WARN: (IMPCCOPT-2441):	The target_max_trans 0.100ns is too low for delay_corner worst_corner and delay_type late for clock_tree PCI_CLK and net_type leaf. CTS will proceed using 0.227ns.
**WARN: (IMPCCOPT-2441):	The target_max_trans 0.100ns is too low for delay_corner worst_corner and delay_type late for clock_tree PCI_CLK and net_type trunk. CTS will proceed using 0.227ns.
**WARN: (IMPCCOPT-2441):	The target_max_trans 0.100ns is too low for delay_corner worst_corner and delay_type late for clock_tree PCI_CLK and net_type top. CTS will proceed using 0.227ns.
**WARN: (IMPCCOPT-2441):	The target_max_trans 0.100ns is too low for delay_corner worst_corner and delay_type late for clock_tree SDRAM_CLK and net_type leaf. CTS will proceed using 0.227ns.
**WARN: (IMPCCOPT-2441):	The target_max_trans 0.100ns is too low for delay_corner worst_corner and delay_type late for clock_tree SDRAM_CLK and net_type trunk. CTS will proceed using 0.227ns.
**WARN: (IMPCCOPT-2441):	The target_max_trans 0.100ns is too low for delay_corner worst_corner and delay_type late for clock_tree SDRAM_CLK and net_type top. CTS will proceed using 0.227ns.
**WARN: (IMPCCOPT-2441):	The target_max_trans 0.100ns is too low for delay_corner worst_corner and delay_type late for clock_tree SYS_2x_CLK and net_type leaf. CTS will proceed using 0.227ns.
**WARN: (IMPCCOPT-2441):	The target_max_trans 0.100ns is too low for delay_corner worst_corner and delay_type late for clock_tree SYS_2x_CLK and net_type trunk. CTS will proceed using 0.227ns.
**WARN: (IMPCCOPT-2441):	The target_max_trans 0.100ns is too low for delay_corner worst_corner and delay_type late for clock_tree SYS_2x_CLK and net_type top. CTS will proceed using 0.227ns.
**WARN: (IMPCCOPT-2441):	The target_max_trans 0.100ns is too low for delay_corner worst_corner and delay_type late for clock_tree ate_clk and net_type leaf. CTS will proceed using 0.227ns.
**WARN: (IMPCCOPT-2441):	The target_max_trans 0.100ns is too low for delay_corner worst_corner and delay_type late for clock_tree ate_clk and net_type trunk. CTS will proceed using 0.227ns.
**WARN: (IMPCCOPT-2441):	The target_max_trans 0.100ns is too low for delay_corner worst_corner and delay_type late for clock_tree ate_clk and net_type top. CTS will proceed using 0.227ns.
    Clock tree balancer configuration for clock_tree SYS_CLK:
    Non-default CCOpt properties:
      Public non-default CCOpt properties:
        cell_density: 1 (default: 0.75)
        route_type (leaf): default_route_type_leaf (default: default)
        route_type (top): top_type (default: default)
        route_type (trunk): trunk_type (default: default)
        routing_top_min_fanout: 10000 (default: unset)
        use_inverters: false (default: auto)
      No private non-default CCOpt properties
    For power domain PD_RISC_CORE:
      Buffers:     NBUFFX32_LVT NBUFFX16_LVT NBUFFX8_LVT NBUFFX4_LVT NBUFFX2_LVT
      Inverters:   IBUFFX32_RVT IBUFFX16_LVT IBUFFX8_HVT IBUFFX4_HVT
      Clock gates: CGLPPSX16_LVT CGLPPSX8_LVT CGLPPSX16_RVT CGLPPSX8_RVT CGLPPSX4_LVT CGLPPSX4_RVT CGLPPSX16_HVT CGLPPSX8_HVT CGLPPSX2_LVT CGLPPSX4_HVT CGLPPSX2_RVT CGLPPSX2_HVT
    For power domain PD_ORCA_TOP:
      Buffers:     NBUFFX32_LVT NBUFFX16_LVT NBUFFX8_LVT NBUFFX4_LVT NBUFFX2_LVT
      Inverters:   IBUFFX32_RVT IBUFFX16_LVT
      Clock gates: CGLPPSX16_LVT CGLPPSX8_LVT CGLPPSX4_LVT CGLPPSX16_RVT CGLPPSX8_RVT CGLPPSX4_RVT CGLPPSX2_LVT CGLPPSX2_RVT CGLPPSX8_HVT CGLPPSX16_HVT CGLPPSX4_HVT CGLPPSX2_HVT
      Unblocked area available for placement of any clock cells in power_domain PD_RISC_CORE: 20883.012um^2
      Unblocked area available for placement of any clock cells in power_domain PD_ORCA_TOP: 250780.150um^2
    Top Routing info:
      Route-type name: top_type; Top/bottom preferred layer name: M8/M7; 
      Non-default rule name: CTS_RULE; Unshielded; Mask Constraint: 0; Source: route_type.
    Trunk Routing info:
      Route-type name: trunk_type; Top/bottom preferred layer name: M6/M5; 
      Non-default rule name: CTS_RULE; Unshielded; Mask Constraint: 0; Source: route_type.
    Leaf Routing info:
      Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
      Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
    For timing_corner worst_corner:setup, late and power domain PD_ORCA_TOP:
      Slew time target (leaf):    0.226ns
      Slew time target (trunk):   0.226ns
      Slew time target (top):     0.226ns
      Buffer unit delay: 0.111ns
      Buffer max distance: 1320.000um
    Fastest wire driving cells and distances:
      For nets routed with trunk routing rules:
        Buffer    : {lib_cell:NBUFFX32_LVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=1320.000um, saturatedSlew=0.189ns, speed=4450.438um per ns, cellArea=8.086um^2 per 1000um}
        Inverter  : {lib_cell:IBUFFX32_RVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=1291.954um, saturatedSlew=0.216ns, speed=3004.195um per ns, cellArea=9.049um^2 per 1000um}
        Clock gate: {lib_cell:CGLPPSX8_LVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=403.530um, saturatedSlew=0.221ns, speed=763.972um per ns, cellArea=20.783um^2 per 1000um}
      For nets routed with top routing rules:
        Buffer    : {lib_cell:NBUFFX32_LVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=1480.000um, saturatedSlew=0.208ns, speed=4612.029um per ns, cellArea=7.212um^2 per 1000um}
        Inverter  : {lib_cell:IBUFFX32_RVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=1389.874um, saturatedSlew=0.221ns, speed=3173.953um per ns, cellArea=8.411um^2 per 1000um}
        Clock gate: {lib_cell:CGLPPSX8_LVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=446.882um, saturatedSlew=0.223ns, speed=840.004um per ns, cellArea=18.767um^2 per 1000um}
    For timing_corner worst_corner:setup, late and power domain PD_RISC_CORE:
      Slew time target (leaf):    0.226ns (Too high; max: 0.174ns)
      Slew time target (trunk):   0.226ns (Too high; max: 0.174ns)
      Slew time target (top):     0.226ns (Too high; max: 0.174ns)
      Buffer unit delay: 0.066ns
      Buffer max distance: 1320.000um
    Fastest wire driving cells and distances:
      For nets routed with trunk routing rules:
        Buffer    : {lib_cell:NBUFFX32_LVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=1011.037um, saturatedSlew=0.094ns, speed=7423.179um per ns, cellArea=10.558um^2 per 1000um}
        Inverter  : {lib_cell:IBUFFX32_RVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=1320.000um, saturatedSlew=0.142ns, speed=5963.406um per ns, cellArea=8.857um^2 per 1000um}
        Clock gate: {lib_cell:CGLPPSX16_LVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=640.000um, saturatedSlew=0.146ns, speed=2094.241um per ns, cellArea=16.281um^2 per 1000um}
      For nets routed with top routing rules:
        Buffer    : {lib_cell:NBUFFX32_LVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=1051.792um, saturatedSlew=0.093ns, speed=7756.578um per ns, cellArea=10.148um^2 per 1000um}
        Inverter  : {lib_cell:IBUFFX32_RVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=1480.000um, saturatedSlew=0.160ns, speed=6183.413um per ns, cellArea=7.899um^2 per 1000um}
        Clock gate: {lib_cell:CGLPPSX8_LVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=560.000um, saturatedSlew=0.117ns, speed=2363.867um per ns, cellArea=14.976um^2 per 1000um}
    
    Clock tree balancer configuration for clock_trees PCI_CLK SDRAM_CLK SYS_2x_CLK ate_clk:
    Non-default CCOpt properties:
      Public non-default CCOpt properties:
        cell_density: 1 (default: 0.75)
        route_type (leaf): default_route_type_leaf (default: default)
        route_type (top): top_type (default: default)
        route_type (trunk): trunk_type (default: default)
        routing_top_min_fanout: 10000 (default: unset)
        source_driver: INVX8_HVT/A INVX8_HVT/Y (default: )
        use_inverters: false (default: auto)
      No private non-default CCOpt properties
    For power domain PD_RISC_CORE:
      Buffers:     NBUFFX32_LVT NBUFFX16_LVT NBUFFX8_LVT NBUFFX4_LVT NBUFFX2_LVT
      Inverters:   IBUFFX32_RVT IBUFFX16_LVT IBUFFX8_HVT IBUFFX4_HVT
      Clock gates: CGLPPSX16_LVT CGLPPSX8_LVT CGLPPSX16_RVT CGLPPSX8_RVT CGLPPSX4_LVT CGLPPSX4_RVT CGLPPSX16_HVT CGLPPSX8_HVT CGLPPSX2_LVT CGLPPSX4_HVT CGLPPSX2_RVT CGLPPSX2_HVT
    For power domain PD_ORCA_TOP:
      Buffers:     NBUFFX32_LVT NBUFFX16_LVT NBUFFX8_LVT NBUFFX4_LVT NBUFFX2_LVT
      Inverters:   IBUFFX32_RVT IBUFFX16_LVT
      Clock gates: CGLPPSX16_LVT CGLPPSX8_LVT CGLPPSX4_LVT CGLPPSX16_RVT CGLPPSX8_RVT CGLPPSX4_RVT CGLPPSX2_LVT CGLPPSX2_RVT CGLPPSX8_HVT CGLPPSX16_HVT CGLPPSX4_HVT CGLPPSX2_HVT
      Unblocked area available for placement of any clock cells in power_domain PD_RISC_CORE: 20883.012um^2
      Unblocked area available for placement of any clock cells in power_domain PD_ORCA_TOP: 250780.150um^2
    Top Routing info:
      Route-type name: top_type; Top/bottom preferred layer name: M8/M7; 
      Non-default rule name: CTS_RULE; Unshielded; Mask Constraint: 0; Source: route_type.
    Trunk Routing info:
      Route-type name: trunk_type; Top/bottom preferred layer name: M6/M5; 
      Non-default rule name: CTS_RULE; Unshielded; Mask Constraint: 0; Source: route_type.
    Leaf Routing info:
      Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
      Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
    For timing_corner worst_corner:setup, late and power domain PD_ORCA_TOP:
      Slew time target (leaf):    0.226ns
      Slew time target (trunk):   0.226ns
      Slew time target (top):     0.226ns
      Buffer unit delay: 0.111ns
      Buffer max distance: 1320.000um
    Fastest wire driving cells and distances:
      For nets routed with trunk routing rules:
        Buffer    : {lib_cell:NBUFFX32_LVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=1320.000um, saturatedSlew=0.189ns, speed=4450.438um per ns, cellArea=8.086um^2 per 1000um}
        Inverter  : {lib_cell:IBUFFX32_RVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=1291.954um, saturatedSlew=0.216ns, speed=3004.195um per ns, cellArea=9.049um^2 per 1000um}
        Clock gate: {lib_cell:CGLPPSX8_LVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=403.530um, saturatedSlew=0.221ns, speed=763.972um per ns, cellArea=20.783um^2 per 1000um}
      For nets routed with top routing rules:
        Buffer    : {lib_cell:NBUFFX32_LVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=1480.000um, saturatedSlew=0.208ns, speed=4612.029um per ns, cellArea=7.212um^2 per 1000um}
        Inverter  : {lib_cell:IBUFFX32_RVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=1389.874um, saturatedSlew=0.221ns, speed=3173.953um per ns, cellArea=8.411um^2 per 1000um}
        Clock gate: {lib_cell:CGLPPSX8_LVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=446.882um, saturatedSlew=0.223ns, speed=840.004um per ns, cellArea=18.767um^2 per 1000um}
    For timing_corner worst_corner:setup, late and power domain PD_RISC_CORE:
      Slew time target (leaf):    0.226ns (Too high; max: 0.174ns)
      Slew time target (trunk):   0.226ns (Too high; max: 0.174ns)
      Slew time target (top):     0.226ns (Too high; max: 0.174ns)
      Buffer unit delay: 0.066ns
      Buffer max distance: 1320.000um
    Fastest wire driving cells and distances:
      For nets routed with trunk routing rules:
        Buffer    : {lib_cell:NBUFFX32_LVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=1011.037um, saturatedSlew=0.094ns, speed=7423.179um per ns, cellArea=10.558um^2 per 1000um}
        Inverter  : {lib_cell:IBUFFX32_RVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=1320.000um, saturatedSlew=0.142ns, speed=5963.406um per ns, cellArea=8.857um^2 per 1000um}
        Clock gate: {lib_cell:CGLPPSX16_LVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=640.000um, saturatedSlew=0.146ns, speed=2094.241um per ns, cellArea=16.281um^2 per 1000um}
      For nets routed with top routing rules:
        Buffer    : {lib_cell:NBUFFX32_LVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=1051.792um, saturatedSlew=0.093ns, speed=7756.578um per ns, cellArea=10.148um^2 per 1000um}
        Inverter  : {lib_cell:IBUFFX32_RVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=1480.000um, saturatedSlew=0.160ns, speed=6183.413um per ns, cellArea=7.899um^2 per 1000um}
        Clock gate: {lib_cell:CGLPPSX8_LVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=560.000um, saturatedSlew=0.117ns, speed=2363.867um per ns, cellArea=14.976um^2 per 1000um}
    
    
    Logic Sizing Table:
    
    ------------------------------------------------------------------------------------------------------------------
    Cell          Instance count    Source         Eligible library cells
    ------------------------------------------------------------------------------------------------------------------
    AO21X1_LVT           2          library set    {AO21X2_LVT AO21X2_RVT AO21X1_LVT AO21X2_HVT AO21X1_RVT AO21X1_HVT}
    AO21X2_LVT           2          library set    {AO21X2_LVT AO21X2_RVT AO21X1_LVT AO21X2_HVT AO21X1_RVT AO21X1_HVT}
    AO22X1_RVT          16          library set    {AO22X2_HVT AO22X1_RVT}
    AO22X2_RVT          16          library set    {AO22X2_RVT AO22X2_HVT}
    LSUPX1_RVT           1          library set    {LSUPX1_RVT}
    ------------------------------------------------------------------------------------------------------------------
    
    
    Clock tree balancer configuration for skew_group PCI_CLK/func_best_mode:
     Created from constraint modes: {[func_best_mode]}
      Sources:                     pin pclk
      Total number of sinks:       401
      Delay constrained sinks:     401
      Constrains:                  default
      Non-leaf sinks:              0
      Ignore pins:                 0
     Timing corner worst_corner:setup.late:
      Skew target:                 0.100ns
    Clock tree balancer configuration for skew_group PCI_CLK/func_worst_mode:
     Created from constraint modes: {[func_worst_mode]}
      Sources:                     pin pclk
      Total number of sinks:       401
      Delay constrained sinks:     401
      Constrains:                  default
      Non-leaf sinks:              0
      Ignore pins:                 0
     Timing corner worst_corner:setup.late:
      Skew target:                 0.100ns
    Clock tree balancer configuration for skew_group PCI_CLK/test_best_mode:
     Created from constraint modes: {[test_best_mode]}
      Sources:                     pin pclk
      Total number of sinks:       401
      Delay constrained sinks:     401
      Constrains:                  default
      Non-leaf sinks:              0
      Ignore pins:                 0
     Timing corner worst_corner:setup.late:
      Skew target:                 0.100ns
    Clock tree balancer configuration for skew_group PCI_CLK/test_worst_mode:
     Created from constraint modes: {[test_worst_mode]}
      Sources:                     pin pclk
      Total number of sinks:       401
      Delay constrained sinks:     401
      Constrains:                  default
      Non-leaf sinks:              0
      Ignore pins:                 0
     Timing corner worst_corner:setup.late:
      Skew target:                 0.100ns
    Clock tree balancer configuration for skew_group SDRAM_CLK/func_best_mode:
     Created from constraint modes: {[func_best_mode]}
      Sources:                     pin sdram_clk
      Total number of sinks:       2887
      Delay constrained sinks:     2853
      Constrains:                  default
      Non-leaf sinks:              0
      Ignore pins:                 0
     Timing corner worst_corner:setup.late:
      Skew target:                 0.100ns
    Clock tree balancer configuration for skew_group SDRAM_CLK/func_worst_mode:
     Created from constraint modes: {[func_worst_mode]}
      Sources:                     pin sdram_clk
      Total number of sinks:       2887
      Delay constrained sinks:     2853
      Constrains:                  default
      Non-leaf sinks:              0
      Ignore pins:                 0
     Timing corner worst_corner:setup.late:
      Skew target:                 0.100ns
    Clock tree balancer configuration for skew_group SDRAM_CLK/test_best_mode:
     Created from constraint modes: {[test_best_mode]}
      Sources:                     pin sdram_clk
      Total number of sinks:       2887
      Delay constrained sinks:     2853
      Constrains:                  default
      Non-leaf sinks:              0
      Ignore pins:                 0
     Timing corner worst_corner:setup.late:
      Skew target:                 0.100ns
    Clock tree balancer configuration for skew_group SDRAM_CLK/test_worst_mode:
     Created from constraint modes: {[test_worst_mode]}
      Sources:                     pin sdram_clk
      Total number of sinks:       2887
      Delay constrained sinks:     2853
      Constrains:                  default
      Non-leaf sinks:              0
      Ignore pins:                 0
     Timing corner worst_corner:setup.late:
      Skew target:                 0.100ns
    Clock tree balancer configuration for skew_group SYS_2x_CLK/func_best_mode:
     Created from constraint modes: {[func_best_mode]}
      Sources:                     pin sys_2x_clk
      Total number of sinks:       214
      Delay constrained sinks:     214
      Constrains:                  default
      Non-leaf sinks:              0
      Ignore pins:                 0
     Timing corner worst_corner:setup.late:
      Skew target:                 0.100ns
    Clock tree balancer configuration for skew_group SYS_2x_CLK/func_worst_mode:
     Created from constraint modes: {[func_worst_mode]}
      Sources:                     pin sys_2x_clk
      Total number of sinks:       214
      Delay constrained sinks:     20
      Constrains:                  default
      Non-leaf sinks:              0
      Ignore pins:                 1
     Timing corner worst_corner:setup.late:
      Skew target:                 0.100ns
    Clock tree balancer configuration for skew_group SYS_2x_CLK/test_best_mode:
     Created from constraint modes: {[test_best_mode]}
      Sources:                     pin sys_2x_clk
      Total number of sinks:       214
      Delay constrained sinks:     214
      Constrains:                  default
      Non-leaf sinks:              0
      Ignore pins:                 0
     Timing corner worst_corner:setup.late:
      Skew target:                 0.100ns
    Clock tree balancer configuration for skew_group SYS_2x_CLK/test_worst_mode:
     Created from constraint modes: {[test_worst_mode]}
      Sources:                     pin sys_2x_clk
      Total number of sinks:       214
      Delay constrained sinks:     20
      Constrains:                  default
      Non-leaf sinks:              0
      Ignore pins:                 1
     Timing corner worst_corner:setup.late:
      Skew target:                 0.100ns
    Clock tree balancer configuration for skew_group ate_clk/test_best_mode:
     Created from constraint modes: {[test_best_mode]}
      Sources:                     pin ate_clk
      Total number of sinks:       3482
      Delay constrained sinks:     3448
      Constrains:                  default
      Non-leaf sinks:              0
      Ignore pins:                 0
     Timing corner worst_corner:setup.late:
      Skew target:                 0.100ns
    Clock tree balancer configuration for skew_group ate_clk/test_worst_mode:
     Created from constraint modes: {[test_worst_mode]}
      Sources:                     pin ate_clk
      Total number of sinks:       3482
      Delay constrained sinks:     3254
      Constrains:                  default
      Non-leaf sinks:              0
      Ignore pins:                 1
     Timing corner worst_corner:setup.late:
      Skew target:                 0.100ns
    Primary reporting skew groups are:
    skew_group SDRAM_CLK/func_best_mode with 2887 clock sinks
    
    
    Constraint summary
    ==================
    
    Transition constraints are active in the following delay corners:
    
    worst_corner:setup.late
    
    Cap constraints are active in the following delay corners:
    
    worst_corner:setup.late
    
    Transition constraint summary:
    
    ---------------------------------------------------------------------------------------------------------------------------
    Delay corner                         Target (ns)    Num pins    Target source       Clock tree(s)
    ---------------------------------------------------------------------------------------------------------------------------
    worst_corner:setup.late (primary)         -            -               -                               -
                    -                       0.078           12      liberty explicit    SYS_2x_CLK
                    -                       0.110            4      liberty explicit    SYS_2x_CLK
                    -                       0.145            2      liberty explicit    SDRAM_CLK
                    -                       0.171            1      liberty explicit    SYS_2x_CLK
                    -                       0.172            3      liberty explicit    SYS_2x_CLK
                    -                       0.177            4      liberty explicit    ate_clk, SYS_2x_CLK, SDRAM_CLK, SYS_CLK
                    -                       0.180            1      liberty explicit    SDRAM_CLK
                    -                       0.184            3      liberty explicit    SYS_2x_CLK
                    -                       0.184            5      liberty explicit    ate_clk, SDRAM_CLK, PCI_CLK
                    -                       0.209            2      liberty explicit    SYS_2x_CLK, SYS_CLK
                    -                       0.224           40      liberty explicit    all
                    -                       0.226         3865      tool modified       all
    ---------------------------------------------------------------------------------------------------------------------------
    
    Capacitance constraint summary:
    
    -----------------------------------------------------------------------------------------------------------------------------------
    Delay corner                         Limit (fF)    Num nets    Target source                Clock tree(s)
    -----------------------------------------------------------------------------------------------------------------------------------
    worst_corner:setup.late (primary)        -            -                    -                                   -
                    -                       8.000         20       library_or_sdc_constraint    SYS_2x_CLK, SDRAM_CLK, SYS_CLK
                    -                      16.000         78       library_or_sdc_constraint    all
                    -                      32.000         38       library_or_sdc_constraint    ate_clk, SYS_2x_CLK, SDRAM_CLK
                    -                      64.000         19       library_or_sdc_constraint    ate_clk, SYS_2x_CLK, SDRAM_CLK, PCI_CLK
                    -                      82.000          5       library_or_sdc_constraint    SYS_2x_CLK, SDRAM_CLK
                    -                     168.000         36       library_or_sdc_constraint    SDRAM_CLK, PCI_CLK
    -----------------------------------------------------------------------------------------------------------------------------------
    
    
    Clock DAG stats initial state:
      cell counts      : b=125, i=2, icg=26, dcg=0, l=37, total=190
      sink counts      : regular=3514, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3514
      misc counts      : r=5, pp=1, mci=36
      cell areas       : b=603.338um^2, i=13.215um^2, icg=170.276um^2, dcg=0.000um^2, l=103.182um^2, total=890.012um^2
      hp wire lengths  : top=0.000um, trunk=6570.352um, leaf=14021.470um, total=20591.822um
    Clock DAG library cell distribution initial state {count}:
       Bufs: NBUFFX32_LVT: 36 NBUFFX16_LVT: 2 NBUFFX8_LVT: 6 NBUFFX4_LVT: 38 NBUFFX2_LVT: 43 
       Invs: IBUFFX16_LVT: 2 
       ICGs: CGLNPRX8_LVT: 5 CGLPPRX8_LVT: 4 CGLPPRX2_LVT: 13 CGLNPRX2_LVT: 4 
     Logics: AO21X2_LVT: 2 AO22X2_RVT: 16 AO21X1_LVT: 2 LSUPX1_RVT: 1 AO22X1_RVT: 16 
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   InitialState
    
    Distribution of half-perimeter wire length by ICG depth:
    
    -----------------------------------------------------------------------------
    Min ICG    Max ICG    Count    HPWL
    Depth      Depth               (um)
    -----------------------------------------------------------------------------
       0          0        165     [min=2, max=536, avg=113, sd=101, total=18634]
       0          1         22     [min=5, max=340, avg=82, sd=90, total=1815]
       0          2          3     [min=38, max=162, avg=116, sd=68, total=348]
       1          1          5     [min=8, max=147, avg=42, sd=59, total=211]
    -----------------------------------------------------------------------------
    
    Have 8 CPUs available for CTS. Selected algorithms will run multithreaded.
    No ideal or dont_touch nets found in the clock tree
    No dont_touch hnets found in the clock tree
    
    Total number of dont_touch hpins in the clock network: 1
      Large numbers of dont_touch hpins may damage runtime and QoR.
      Use report_ccopt_clock_tree_structure or the Clock Tree Debugger in unit delay mode to debug these.
    
    Summary of reasons for dont_touch hpins in the clock network:
    
    -----------------------
    Reason            Count
    -----------------------
    upf_constraint      1
    -----------------------
    
    Total number of dont_touch hpins in the clock network with a physical location (typically partition pins): 0
    
    Summary of dont_touch hpins in the clock network representing physical hierarchy:
    
    ---------------------
    Type            Count
    ---------------------
    ilm               0
    partition         0
    power_domain      1
    fence             0
    none              0
    ---------------------
    Total             1
    ---------------------
    
    Checking for illegal sizes of clock logic instances...
    Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
    Validating CTS configuration done. (took cpu=0:00:06.6 real=0:00:06.1)
    CCOpt configuration status: all checks passed.
  Reconstructing clock tree datastructures, skew aware done.
Initializing clock structures done.
PRO...
  PRO active optimizations:
   - DRV fixing with sizing
  
  Detected clock skew data from CTS
  ProEngine running partially connected to DB
  Clock tree timing engine global stage delay update for worst_corner:setup.late...
  Clock tree timing engine global stage delay update for worst_corner:setup.late done. (took cpu=0:00:00.4 real=0:00:00.2)
  Clock DAG stats PRO initial state:
    cell counts      : b=125, i=2, icg=26, dcg=0, l=37, total=190
    sink counts      : regular=3514, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3514
    misc counts      : r=5, pp=1, mci=36
    cell areas       : b=603.338um^2, i=13.215um^2, icg=170.276um^2, dcg=0.000um^2, l=103.182um^2, total=890.012um^2
    cell capacitance : b=185.083fF, i=1.537fF, icg=18.378fF, dcg=0.000fF, l=37.583fF, total=242.580fF
    sink capacitance : total=2683.263fF, avg=0.764fF, sd=0.887fF, min=0.000fF, max=10.000fF
    wire capacitance : top=0.000fF, trunk=697.111fF, leaf=2263.061fF, total=2960.172fF
    wire lengths     : top=0.000um, trunk=7199.503um, leaf=23727.432um, total=30926.935um
    hp wire lengths  : top=0.000um, trunk=6570.352um, leaf=14021.470um, total=20591.822um
  Clock DAG net violations PRO initial state: none
  Clock DAG primary half-corner transition distribution PRO initial state:
    Trunk : target=0.145ns count=1 avg=0.068ns sd=0.000ns min=0.068ns max=0.068ns {1 <= 0.087ns, 0 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
    Trunk : target=0.171ns count=1 avg=0.031ns sd=0.000ns min=0.031ns max=0.031ns {1 <= 0.102ns, 0 <= 0.136ns, 0 <= 0.154ns, 0 <= 0.162ns, 0 <= 0.171ns}
    Trunk : target=0.172ns count=3 avg=0.036ns sd=0.009ns min=0.030ns max=0.047ns {3 <= 0.103ns, 0 <= 0.138ns, 0 <= 0.155ns, 0 <= 0.163ns, 0 <= 0.172ns}
    Trunk : target=0.177ns count=4 avg=0.082ns sd=0.022ns min=0.056ns max=0.103ns {4 <= 0.106ns, 0 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
    Trunk : target=0.180ns count=1 avg=0.079ns sd=0.000ns min=0.079ns max=0.079ns {1 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
    Trunk : target=0.184ns count=2 avg=0.018ns sd=0.000ns min=0.017ns max=0.018ns {2 <= 0.110ns, 0 <= 0.147ns, 0 <= 0.166ns, 0 <= 0.175ns, 0 <= 0.184ns}
    Trunk : target=0.184ns count=5 avg=0.137ns sd=0.013ns min=0.114ns max=0.143ns {0 <= 0.111ns, 5 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.175ns, 0 <= 0.184ns}
    Trunk : target=0.209ns count=1 avg=0.071ns sd=0.000ns min=0.071ns max=0.071ns {1 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
    Trunk : target=0.224ns count=33 avg=0.087ns sd=0.028ns min=0.041ns max=0.129ns {33 <= 0.134ns, 0 <= 0.179ns, 0 <= 0.202ns, 0 <= 0.213ns, 0 <= 0.224ns}
    Trunk : target=0.226ns count=51 avg=0.106ns sd=0.031ns min=0.000ns max=0.207ns {49 <= 0.136ns, 1 <= 0.181ns, 0 <= 0.203ns, 1 <= 0.215ns, 0 <= 0.226ns}
    Leaf  : target=0.078ns count=12 avg=0.060ns sd=0.010ns min=0.038ns max=0.069ns {2 <= 0.047ns, 3 <= 0.062ns, 7 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
    Leaf  : target=0.110ns count=4 avg=0.078ns sd=0.006ns min=0.070ns max=0.085ns {0 <= 0.066ns, 4 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
    Leaf  : target=0.145ns count=1 avg=0.056ns sd=0.000ns min=0.056ns max=0.056ns {1 <= 0.087ns, 0 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
    Leaf  : target=0.184ns count=1 avg=0.067ns sd=0.000ns min=0.067ns max=0.067ns {1 <= 0.110ns, 0 <= 0.147ns, 0 <= 0.166ns, 0 <= 0.175ns, 0 <= 0.184ns}
    Leaf  : target=0.209ns count=1 avg=0.064ns sd=0.000ns min=0.064ns max=0.064ns {1 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
    Leaf  : target=0.224ns count=7 avg=0.098ns sd=0.027ns min=0.047ns max=0.123ns {7 <= 0.134ns, 0 <= 0.179ns, 0 <= 0.202ns, 0 <= 0.213ns, 0 <= 0.224ns}
    Leaf  : target=0.226ns count=68 avg=0.126ns sd=0.033ns min=0.086ns max=0.218ns {33 <= 0.136ns, 34 <= 0.181ns, 0 <= 0.203ns, 0 <= 0.215ns, 1 <= 0.226ns}
  Clock DAG library cell distribution PRO initial state {count}:
     Bufs: NBUFFX32_LVT: 36 NBUFFX16_LVT: 2 NBUFFX8_LVT: 6 NBUFFX4_LVT: 38 NBUFFX2_LVT: 43 
     Invs: IBUFFX16_LVT: 2 
     ICGs: CGLNPRX8_LVT: 5 CGLPPRX8_LVT: 4 CGLPPRX2_LVT: 13 CGLNPRX2_LVT: 4 
   Logics: AO21X2_LVT: 2 AO22X2_RVT: 16 AO21X1_LVT: 2 LSUPX1_RVT: 1 AO22X1_RVT: 16 
  Primary reporting skew groups PRO initial state:
  Skew group summary PRO initial state:
    skew_group PCI_CLK/func_best_mode: insertion delay [min=0.556, max=0.737, avg=0.716, sd=0.026, skn=-4.645, kur=26.242], skew [0.181 vs 0.100*], 98% {0.693, 0.737} (wid=0.058 ws=0.056) (gid=0.692 gs=0.140)
    skew_group SDRAM_CLK/func_best_mode: insertion delay [min=0.974, max=1.121, avg=1.086, sd=0.025, skn=-0.090, kur=-0.961], skew [0.146 vs 0.100*], 99.7% {1.057, 1.121} (wid=0.055 ws=0.050) (gid=1.100 gs=0.132)
    skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=0.971, max=1.517, avg=1.443, sd=0.148, skn=-2.723, kur=5.738], skew [0.546 vs 0.100*], 90.7% {1.420, 1.517} (wid=0.022 ws=0.021) (gid=1.505 gs=0.539)
    skew_group SYS_2x_CLK/func_worst_mode: insertion delay [min=0.971, max=1.093, avg=0.991, sd=0.036, skn=2.637, kur=6.120], skew [0.121 vs 0.100*], 90% {0.971, 1.071} (wid=0.006 ws=0.005) (gid=1.092 gs=0.125)
    skew_group ate_clk/test_best_mode: insertion delay [min=0.940, max=1.512, avg=1.071, sd=0.104, skn=3.535, kur=11.439], skew [0.572 vs 0.100*], 93.9% {1.014, 1.115} (wid=0.060 ws=0.058) (gid=1.500 gs=0.570)
    skew_group ate_clk/test_worst_mode: insertion delay [min=0.940, max=1.082, avg=1.046, sd=0.024, skn=-0.027, kur=-0.987], skew [0.142 vs 0.100*], 99.5% {1.014, 1.082} (wid=0.060 ws=0.058) (gid=1.061 gs=0.132)
  Recomputing CTS skew targets...
  Resolving skew group constraints...
    Solving LP: 6 skew groups; 121 fragments, 133 fraglets and 100 vertices; 138 variables and 358 constraints; tolerance 1
  Resolving skew group constraints done.
  Recomputing CTS skew targets done. (took cpu=0:00:00.8 real=0:00:00.8)
  PRO Fixing DRVs...
    Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    CCOpt-PRO: considered: 195, tested: 195, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
    
    Statistics: Fix DRVs (cell sizing):
    ===================================
    
    Cell changes by Net Type:
    
    -------------------------------------------------------------------------------------------------
    Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
    -------------------------------------------------------------------------------------------------
    top                0            0           0            0                    0                0
    trunk              0            0           0            0                    0                0
    leaf               0            0           0            0                    0                0
    -------------------------------------------------------------------------------------------------
    Total              0            0           0            0                    0                0
    -------------------------------------------------------------------------------------------------
    
    Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
    Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
    
    Clock DAG stats after 'PRO Fixing DRVs':
      cell counts      : b=125, i=2, icg=26, dcg=0, l=37, total=190
      sink counts      : regular=3514, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3514
      misc counts      : r=5, pp=1, mci=36
      cell areas       : b=603.338um^2, i=13.215um^2, icg=170.276um^2, dcg=0.000um^2, l=103.182um^2, total=890.012um^2
      cell capacitance : b=185.083fF, i=1.537fF, icg=18.378fF, dcg=0.000fF, l=37.583fF, total=242.580fF
      sink capacitance : total=2683.263fF, avg=0.764fF, sd=0.887fF, min=0.000fF, max=10.000fF
      wire capacitance : top=0.000fF, trunk=697.111fF, leaf=2263.061fF, total=2960.172fF
      wire lengths     : top=0.000um, trunk=7199.503um, leaf=23727.432um, total=30926.935um
      hp wire lengths  : top=0.000um, trunk=6570.352um, leaf=14021.470um, total=20591.822um
    Clock DAG net violations after 'PRO Fixing DRVs': none
    Clock DAG primary half-corner transition distribution after 'PRO Fixing DRVs':
      Trunk : target=0.145ns count=1 avg=0.068ns sd=0.000ns min=0.068ns max=0.068ns {1 <= 0.087ns, 0 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
      Trunk : target=0.171ns count=1 avg=0.031ns sd=0.000ns min=0.031ns max=0.031ns {1 <= 0.102ns, 0 <= 0.136ns, 0 <= 0.154ns, 0 <= 0.162ns, 0 <= 0.171ns}
      Trunk : target=0.172ns count=3 avg=0.036ns sd=0.009ns min=0.030ns max=0.047ns {3 <= 0.103ns, 0 <= 0.138ns, 0 <= 0.155ns, 0 <= 0.163ns, 0 <= 0.172ns}
      Trunk : target=0.177ns count=4 avg=0.082ns sd=0.022ns min=0.056ns max=0.103ns {4 <= 0.106ns, 0 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
      Trunk : target=0.180ns count=1 avg=0.079ns sd=0.000ns min=0.079ns max=0.079ns {1 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
      Trunk : target=0.184ns count=2 avg=0.018ns sd=0.000ns min=0.017ns max=0.018ns {2 <= 0.110ns, 0 <= 0.147ns, 0 <= 0.166ns, 0 <= 0.175ns, 0 <= 0.184ns}
      Trunk : target=0.184ns count=5 avg=0.137ns sd=0.013ns min=0.114ns max=0.143ns {0 <= 0.111ns, 5 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.175ns, 0 <= 0.184ns}
      Trunk : target=0.209ns count=1 avg=0.071ns sd=0.000ns min=0.071ns max=0.071ns {1 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
      Trunk : target=0.224ns count=33 avg=0.087ns sd=0.028ns min=0.041ns max=0.129ns {33 <= 0.134ns, 0 <= 0.179ns, 0 <= 0.202ns, 0 <= 0.213ns, 0 <= 0.224ns}
      Trunk : target=0.226ns count=51 avg=0.106ns sd=0.031ns min=0.000ns max=0.207ns {49 <= 0.136ns, 1 <= 0.181ns, 0 <= 0.203ns, 1 <= 0.215ns, 0 <= 0.226ns}
      Leaf  : target=0.078ns count=12 avg=0.060ns sd=0.010ns min=0.038ns max=0.069ns {2 <= 0.047ns, 3 <= 0.062ns, 7 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
      Leaf  : target=0.110ns count=4 avg=0.078ns sd=0.006ns min=0.070ns max=0.085ns {0 <= 0.066ns, 4 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
      Leaf  : target=0.145ns count=1 avg=0.056ns sd=0.000ns min=0.056ns max=0.056ns {1 <= 0.087ns, 0 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
      Leaf  : target=0.184ns count=1 avg=0.067ns sd=0.000ns min=0.067ns max=0.067ns {1 <= 0.110ns, 0 <= 0.147ns, 0 <= 0.166ns, 0 <= 0.175ns, 0 <= 0.184ns}
      Leaf  : target=0.209ns count=1 avg=0.064ns sd=0.000ns min=0.064ns max=0.064ns {1 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
      Leaf  : target=0.224ns count=7 avg=0.098ns sd=0.027ns min=0.047ns max=0.123ns {7 <= 0.134ns, 0 <= 0.179ns, 0 <= 0.202ns, 0 <= 0.213ns, 0 <= 0.224ns}
      Leaf  : target=0.226ns count=68 avg=0.126ns sd=0.033ns min=0.086ns max=0.218ns {33 <= 0.136ns, 34 <= 0.181ns, 0 <= 0.203ns, 0 <= 0.215ns, 1 <= 0.226ns}
    Clock DAG library cell distribution after 'PRO Fixing DRVs' {count}:
       Bufs: NBUFFX32_LVT: 36 NBUFFX16_LVT: 2 NBUFFX8_LVT: 6 NBUFFX4_LVT: 38 NBUFFX2_LVT: 43 
       Invs: IBUFFX16_LVT: 2 
       ICGs: CGLNPRX8_LVT: 5 CGLPPRX8_LVT: 4 CGLPPRX2_LVT: 13 CGLNPRX2_LVT: 4 
     Logics: AO21X2_LVT: 2 AO22X2_RVT: 16 AO21X1_LVT: 2 LSUPX1_RVT: 1 AO22X1_RVT: 16 
    Primary reporting skew groups after 'PRO Fixing DRVs':
    Skew group summary after 'PRO Fixing DRVs':
      skew_group PCI_CLK/func_best_mode: insertion delay [min=0.556, max=0.737], skew [0.181 vs 0.100*]
      skew_group SDRAM_CLK/func_best_mode: insertion delay [min=0.974, max=1.121], skew [0.146 vs 0.100*]
      skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=0.971, max=1.517], skew [0.546 vs 0.100*]
      skew_group SYS_2x_CLK/func_worst_mode: insertion delay [min=0.971, max=1.093], skew [0.121 vs 0.100*]
      skew_group ate_clk/test_best_mode: insertion delay [min=0.940, max=1.512], skew [0.572 vs 0.100*]
      skew_group ate_clk/test_worst_mode: insertion delay [min=0.940, max=1.082], skew [0.142 vs 0.100*]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  PRO Fixing DRVs done. (took cpu=0:00:00.1 real=0:00:00.1)
  Reconnecting optimized routes...
  Reconnecting optimized routes done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock tree timing engine global stage delay update for worst_corner:setup.late...
  Clock tree timing engine global stage delay update for worst_corner:setup.late done. (took cpu=0:00:00.3 real=0:00:00.2)
  Clock DAG stats PRO final:
    cell counts      : b=125, i=2, icg=26, dcg=0, l=37, total=190
    sink counts      : regular=3514, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3514
    misc counts      : r=5, pp=1, mci=36
    cell areas       : b=603.338um^2, i=13.215um^2, icg=170.276um^2, dcg=0.000um^2, l=103.182um^2, total=890.012um^2
    cell capacitance : b=185.083fF, i=1.537fF, icg=18.378fF, dcg=0.000fF, l=37.583fF, total=242.580fF
    sink capacitance : total=2683.263fF, avg=0.764fF, sd=0.887fF, min=0.000fF, max=10.000fF
    wire capacitance : top=0.000fF, trunk=697.111fF, leaf=2263.061fF, total=2960.172fF
    wire lengths     : top=0.000um, trunk=7199.503um, leaf=23727.432um, total=30926.935um
    hp wire lengths  : top=0.000um, trunk=6570.352um, leaf=14021.470um, total=20591.822um
  Clock DAG net violations PRO final: none
  Clock DAG primary half-corner transition distribution PRO final:
    Trunk : target=0.145ns count=1 avg=0.068ns sd=0.000ns min=0.068ns max=0.068ns {1 <= 0.087ns, 0 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
    Trunk : target=0.171ns count=1 avg=0.031ns sd=0.000ns min=0.031ns max=0.031ns {1 <= 0.102ns, 0 <= 0.136ns, 0 <= 0.154ns, 0 <= 0.162ns, 0 <= 0.171ns}
    Trunk : target=0.172ns count=3 avg=0.036ns sd=0.009ns min=0.030ns max=0.047ns {3 <= 0.103ns, 0 <= 0.138ns, 0 <= 0.155ns, 0 <= 0.163ns, 0 <= 0.172ns}
    Trunk : target=0.177ns count=4 avg=0.082ns sd=0.022ns min=0.056ns max=0.103ns {4 <= 0.106ns, 0 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
    Trunk : target=0.180ns count=1 avg=0.079ns sd=0.000ns min=0.079ns max=0.079ns {1 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
    Trunk : target=0.184ns count=2 avg=0.018ns sd=0.000ns min=0.017ns max=0.018ns {2 <= 0.110ns, 0 <= 0.147ns, 0 <= 0.166ns, 0 <= 0.175ns, 0 <= 0.184ns}
    Trunk : target=0.184ns count=5 avg=0.137ns sd=0.013ns min=0.114ns max=0.143ns {0 <= 0.111ns, 5 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.175ns, 0 <= 0.184ns}
    Trunk : target=0.209ns count=1 avg=0.071ns sd=0.000ns min=0.071ns max=0.071ns {1 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
    Trunk : target=0.224ns count=33 avg=0.087ns sd=0.028ns min=0.041ns max=0.129ns {33 <= 0.134ns, 0 <= 0.179ns, 0 <= 0.202ns, 0 <= 0.213ns, 0 <= 0.224ns}
    Trunk : target=0.226ns count=51 avg=0.106ns sd=0.031ns min=0.000ns max=0.207ns {49 <= 0.136ns, 1 <= 0.181ns, 0 <= 0.203ns, 1 <= 0.215ns, 0 <= 0.226ns}
    Leaf  : target=0.078ns count=12 avg=0.060ns sd=0.010ns min=0.038ns max=0.069ns {2 <= 0.047ns, 3 <= 0.062ns, 7 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
    Leaf  : target=0.110ns count=4 avg=0.078ns sd=0.006ns min=0.070ns max=0.085ns {0 <= 0.066ns, 4 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
    Leaf  : target=0.145ns count=1 avg=0.056ns sd=0.000ns min=0.056ns max=0.056ns {1 <= 0.087ns, 0 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
    Leaf  : target=0.184ns count=1 avg=0.067ns sd=0.000ns min=0.067ns max=0.067ns {1 <= 0.110ns, 0 <= 0.147ns, 0 <= 0.166ns, 0 <= 0.175ns, 0 <= 0.184ns}
    Leaf  : target=0.209ns count=1 avg=0.064ns sd=0.000ns min=0.064ns max=0.064ns {1 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
    Leaf  : target=0.224ns count=7 avg=0.098ns sd=0.027ns min=0.047ns max=0.123ns {7 <= 0.134ns, 0 <= 0.179ns, 0 <= 0.202ns, 0 <= 0.213ns, 0 <= 0.224ns}
    Leaf  : target=0.226ns count=68 avg=0.126ns sd=0.033ns min=0.086ns max=0.218ns {33 <= 0.136ns, 34 <= 0.181ns, 0 <= 0.203ns, 0 <= 0.215ns, 1 <= 0.226ns}
  Clock DAG library cell distribution PRO final {count}:
     Bufs: NBUFFX32_LVT: 36 NBUFFX16_LVT: 2 NBUFFX8_LVT: 6 NBUFFX4_LVT: 38 NBUFFX2_LVT: 43 
     Invs: IBUFFX16_LVT: 2 
     ICGs: CGLNPRX8_LVT: 5 CGLPPRX8_LVT: 4 CGLPPRX2_LVT: 13 CGLNPRX2_LVT: 4 
   Logics: AO21X2_LVT: 2 AO22X2_RVT: 16 AO21X1_LVT: 2 LSUPX1_RVT: 1 AO22X1_RVT: 16 
  Primary reporting skew groups PRO final:
  Skew group summary PRO final:
    skew_group PCI_CLK/func_best_mode: insertion delay [min=0.556, max=0.737, avg=0.716, sd=0.026, skn=-4.645, kur=26.242], skew [0.181 vs 0.100*], 98% {0.693, 0.737} (wid=0.058 ws=0.056) (gid=0.692 gs=0.140)
    skew_group SDRAM_CLK/func_best_mode: insertion delay [min=0.974, max=1.121, avg=1.086, sd=0.025, skn=-0.090, kur=-0.961], skew [0.146 vs 0.100*], 99.7% {1.057, 1.121} (wid=0.055 ws=0.050) (gid=1.100 gs=0.132)
    skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=0.971, max=1.517, avg=1.443, sd=0.148, skn=-2.723, kur=5.738], skew [0.546 vs 0.100*], 90.7% {1.420, 1.517} (wid=0.022 ws=0.021) (gid=1.505 gs=0.539)
    skew_group SYS_2x_CLK/func_worst_mode: insertion delay [min=0.971, max=1.093, avg=0.991, sd=0.036, skn=2.637, kur=6.120], skew [0.121 vs 0.100*], 90% {0.971, 1.071} (wid=0.006 ws=0.005) (gid=1.092 gs=0.125)
    skew_group ate_clk/test_best_mode: insertion delay [min=0.940, max=1.512, avg=1.071, sd=0.104, skn=3.535, kur=11.439], skew [0.572 vs 0.100*], 93.9% {1.014, 1.115} (wid=0.060 ws=0.058) (gid=1.500 gs=0.570)
    skew_group ate_clk/test_worst_mode: insertion delay [min=0.940, max=1.082, avg=1.046, sd=0.024, skn=-0.027, kur=-0.987], skew [0.142 vs 0.100*], 99.5% {1.014, 1.082} (wid=0.060 ws=0.058) (gid=1.061 gs=0.132)
  Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
PRO done.
Net route status summary:
  Clock:       195 (unrouted=0, trialRouted=0, noStatus=0, routed=195, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 44182 (unrouted=985, trialRouted=0, noStatus=0, routed=43197, fixed=0, [crossesIlmBoundary=0, tooFewTerms=985, (crossesIlmBoundary AND tooFewTerms=0)])
Updating delays...
Updating delays done.
PRO done. (took cpu=0:00:19.4 real=0:00:10.4)
Leaving CCOpt scope - Cleaning up placement interface...
Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.4 real=0:00:00.1)
*** ClockDrv #1 [finish] (optDesign #2) : cpu/real = 0:00:20.0/0:00:10.8 (1.9), totSession cpu/real = 1:25:56.3/0:32:50.6 (2.6), mem = 7570.8M
**INFO: Start fixing DRV (Mem = 6036.75M) ...
Begin: GigaOpt DRV Optimization
Glitch fixing enabled
GigaOpt Checkpoint: Internal optDRV -postRoute -max_tran -max_cap -maintainWNS -setupTNSCostFactor 0.3 -maxLocalDensity 0.96 -numThreads 8  -glitch
*** DrvOpt #1 [begin] (optDesign #2) : totSession cpu/real = 1:26:03.1/0:32:53.3 (2.6), mem = 6036.8M
*info: Marking 98 level shifter instances dont touch
*info: Marking 0 isolation instances dont touch
Info: 171 clock nets excluded from IPO operation.
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 


	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
DRV pessimism of 2.00% is used for tran, 2.00% for cap, 2.00% for fanout, on top of margin 0.00%
** INFO: Initializing Glitch Interface
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     8|     8|    -0.07|    29|    58|    -0.02|     0|     0|     0|     0|    17|    26|    -0.49|    -0.67|       0|       0|       0| 49.18%|          |         |
|     0|     0|     0.00|     2|     4|    -0.00|     0|     0|     0|     0|     0|     0|    -0.49|    -0.67|       6|       0|      36| 49.19%| 0:00:02.0|  6648.8M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    -0.49|    -0.67|       2|       0|       0| 49.20%| 0:00:01.0|  6665.4M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    -0.49|    -0.67|       0|       0|       0| 49.20%| 0:00:00.0|  6665.4M|
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+-----------+------------+------------+----------+
|   Layer   |     DB     |    CLK     |   Rule   |
+-----------+------------+------------+----------+
| M3 (z=3)  |         17 |         77 | default  |
+-----------+------------+------------+----------+
| M5 (z=5)  |          7 |         94 | CTS_RULE |
+-----------+------------+------------+----------+
Via Pillar Rule:
    None

*** Finish DRV Fixing (cpu=0:00:18.9 real=0:00:08.0 mem=6665.4M) ***

*** DrvOpt #1 [finish] (optDesign #2) : cpu/real = 0:00:26.4/0:00:14.3 (1.8), totSession cpu/real = 1:26:29.4/0:33:07.6 (2.6), mem = 6109.1M
**INFO: Skipping refine place as no non-legal commits were detected
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:03:49, real = 0:02:02, mem = 4509.9M, totSessionCpu=1:26:29 **
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:27, Mem = 6109.12M).

** INFO: Initializing Glitch Interface

------------------------------------------------------------------
     SI Timing Summary (cpu=0.45min real=0.25min mem=6109.1M)
------------------------------------------------------------------

Setup views included:
 test_worst_scenario func_worst_scenario 

+--------------------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.492  |  0.052  | -0.492  |  0.500  | -0.051  |  0.107  |  1.017  |
|           TNS (ns):| -0.670  |  0.000  | -0.492  |  0.000  | -0.178  |  0.000  |  0.000  |
|    Violating Paths:|    9    |    0    |    1    |    0    |    8    |    0    |    0    |
|          All Paths:|  9697   |  9448   |    8    |   127   |   114   |   32    |    8    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 49.064%
------------------------------------------------------------------
**optDesign ... cpu = 0:03:58, real = 0:02:05, mem = 4502.1M, totSessionCpu=1:26:38 **
** INFO: Initializing Glitch Interface
*** Timing NOT met, worst failing slack is -0.492
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in WNS mode
GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 0.96 -numThreads 8 -postRoute -nativePathGroupFlow
*info: Marking 98 level shifter instances dont touch
*info: Marking 0 isolation instances dont touch
Info: 171 clock nets excluded from IPO operation.
*** WnsOpt #1 [begin] (optDesign #2) : totSession cpu/real = 1:26:42.3/0:33:11.8 (2.6), mem = 6243.8M


*info: 171 clock nets excluded
*info: Marking 98 level shifter instances dont touch
*info: Marking 0 isolation instances dont touch
*info: 942 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.492 TNS Slack -0.670 Density 49.20
OptDebug: Start of Optimizer WNS Pass 0:
+-----------------------------+------+------+
|Path Group                   |   WNS|   TNS|
+-----------------------------+------+------+
|in2out in2reg reg2out default|-0.051|-0.178|
|reg2cgate                    |-0.492|-0.492|
|reg2reg                      | 0.052| 0.000|
|HEPG                         |-0.492|-0.492|
|All Paths                    |-0.492|-0.670|
+-----------------------------+------+------+

Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+---------+------------+--------+-------------------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |    Worst View     |Pathgroup|                     End Point                      |
+--------+---------+--------+---------+---------+------------+--------+-------------------+---------+----------------------------------------------------+
|  -0.492|   -0.492|  -0.492|   -0.670|   49.20%|   0:00:01.0| 6434.2M|test_worst_scenario|reg2cgate| occ_int2/fast_clk_0_clkgt/u_icg/EN                 |
|  -0.492|   -0.492|  -0.492|   -0.670|   49.20%|   0:00:00.0| 6457.8M|test_worst_scenario|reg2cgate| occ_int2/fast_clk_0_clkgt/u_icg/EN                 |
+--------+---------+--------+---------+---------+------------+--------+-------------------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:01.0 mem=6457.8M) ***
Active Path Group: in2out in2reg reg2out default 
+--------+---------+--------+---------+---------+------------+--------+-------------------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |    Worst View     |Pathgroup|                     End Point                      |
+--------+---------+--------+---------+---------+------------+--------+-------------------+---------+----------------------------------------------------+
|  -0.051|   -0.492|  -0.178|   -0.670|   49.20%|   0:00:00.0| 6457.8M|test_worst_scenario|  reg2out| sd_DQ_out[14]                                      |
|   0.000|   -0.492|   0.000|   -0.492|   49.20%|   0:00:01.0| 6665.7M|test_worst_scenario|       NA| NA                                                 |
+--------+---------+--------+---------+---------+------------+--------+-------------------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:02.9 real=0:00:01.0 mem=6665.7M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:03.4 real=0:00:02.0 mem=6665.7M) ***
OptDebug: End of Optimizer WNS Pass 0:
+-----------------------------+------+------+
|Path Group                   |   WNS|   TNS|
+-----------------------------+------+------+
|in2out in2reg reg2out default| 0.000| 0.000|
|reg2cgate                    |-0.492|-0.492|
|reg2reg                      | 0.052| 0.000|
|HEPG                         |-0.492|-0.492|
|All Paths                    |-0.492|-0.492|
+-----------------------------+------+------+

** GigaOpt Optimizer WNS Slack -0.492 TNS Slack -0.492 Density 49.20
Update Timing Windows (Threshold 0.011) ...
Re Calculate Delays on 0 Nets
OptDebug: End of Setup Fixing:
+-----------------------------+------+------+
|Path Group                   |   WNS|   TNS|
+-----------------------------+------+------+
|in2out in2reg reg2out default| 0.000| 0.000|
|reg2cgate                    |-0.492|-0.492|
|reg2reg                      | 0.052| 0.000|
|HEPG                         |-0.492|-0.492|
|All Paths                    |-0.492|-0.492|
+-----------------------------+------+------+

Bottom Preferred Layer:
+-----------+------------+------------+----------+
|   Layer   |     DB     |    CLK     |   Rule   |
+-----------+------------+------------+----------+
| M3 (z=3)  |         17 |         77 | default  |
+-----------+------------+------------+----------+
| M5 (z=5)  |          7 |         94 | CTS_RULE |
+-----------+------------+------------+----------+
Via Pillar Rule:
    None

*** Finish Post Route Setup Fixing (cpu=0:00:05.6 real=0:00:03.0 mem=6665.8M) ***
*** WnsOpt #1 [finish] (optDesign #2) : cpu/real = 0:00:11.4/0:00:07.6 (1.5), totSession cpu/real = 1:26:53.6/0:33:19.3 (2.6), mem = 6041.5M
**INFO: Skipping refine place as no non-legal commits were detected
End: GigaOpt Optimization in WNS mode
Skipping post route harden opt
Begin: GigaOpt Optimization in TNS mode
GigaOpt Checkpoint: Internal optTiming -allEndPoints -maxLocalDensity 0.96 -numThreads 8 -nativePathGroupFlow
*info: Marking 98 level shifter instances dont touch
*info: Marking 0 isolation instances dont touch
Info: 171 clock nets excluded from IPO operation.
*** TnsOpt #1 [begin] (optDesign #2) : totSession cpu/real = 1:26:54.6/0:33:20.3 (2.6), mem = 6041.5M


*info: 171 clock nets excluded
*info: Marking 98 level shifter instances dont touch
*info: Marking 0 isolation instances dont touch
*info: 942 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.492 TNS Slack -0.492 Density 49.20
OptDebug: Start of Optimizer TNS Pass:
+-----------------------------+------+------+
|Path Group                   |   WNS|   TNS|
+-----------------------------+------+------+
|in2out in2reg reg2out default| 0.000| 0.000|
|reg2cgate                    |-0.492|-0.492|
|reg2reg                      | 0.052| 0.000|
|HEPG                         |-0.492|-0.492|
|All Paths                    |-0.492|-0.492|
+-----------------------------+------+------+

Active Path Group: reg2cgate  
+--------+---------+--------+---------+---------+------------+--------+-------------------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |    Worst View     |Pathgroup|                     End Point                      |
+--------+---------+--------+---------+---------+------------+--------+-------------------+---------+----------------------------------------------------+
|  -0.492|   -0.492|  -0.492|   -0.492|   49.20%|   0:00:00.0| 6445.5M|test_worst_scenario|reg2cgate| occ_int2/fast_clk_0_clkgt/u_icg/EN                 |
|  -0.492|   -0.492|  -0.492|   -0.492|   49.20%|   0:00:00.0| 6468.1M|test_worst_scenario|reg2cgate| occ_int2/fast_clk_0_clkgt/u_icg/EN                 |
+--------+---------+--------+---------+---------+------------+--------+-------------------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.3 real=0:00:00.0 mem=6468.1M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:00.4 real=0:00:01.0 mem=6468.1M) ***
OptDebug: End of Optimizer TNS Pass:
+-----------------------------+------+------+
|Path Group                   |   WNS|   TNS|
+-----------------------------+------+------+
|in2out in2reg reg2out default| 0.000| 0.000|
|reg2cgate                    |-0.492|-0.492|
|reg2reg                      | 0.052| 0.000|
|HEPG                         |-0.492|-0.492|
|All Paths                    |-0.492|-0.492|
+-----------------------------+------+------+

OptDebug: End of Setup Fixing:
+-----------------------------+------+------+
|Path Group                   |   WNS|   TNS|
+-----------------------------+------+------+
|in2out in2reg reg2out default| 0.000| 0.000|
|reg2cgate                    |-0.492|-0.492|
|reg2reg                      | 0.052| 0.000|
|HEPG                         |-0.492|-0.492|
|All Paths                    |-0.492|-0.492|
+-----------------------------+------+------+

Bottom Preferred Layer:
+-----------+------------+------------+----------+
|   Layer   |     DB     |    CLK     |   Rule   |
+-----------+------------+------------+----------+
| M3 (z=3)  |         17 |         77 | default  |
+-----------+------------+------------+----------+
| M5 (z=5)  |          7 |         94 | CTS_RULE |
+-----------+------------+------------+----------+
Via Pillar Rule:
    None

*** Finish Post Route Setup Fixing (cpu=0:00:02.6 real=0:00:02.0 mem=6468.1M) ***
*** TnsOpt #1 [finish] (optDesign #2) : cpu/real = 0:00:08.1/0:00:06.0 (1.4), totSession cpu/real = 1:27:02.7/0:33:26.3 (2.6), mem = 6051.8M
**INFO: Skipping refine place as no non-legal commits were detected
End: GigaOpt Optimization in TNS mode
**INFO: flowCheckPoint #3 OptimizationHold

GigaOpt Hold Optimizer is used
GigaOpt Checkpoint: Internal optHold -postRoute -maxLocalDensity 1.0 -numThreads 8 -nativePathGroupFlow -viewPruneEffortLevel 1
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=1:27:05 mem=6053.8M ***
*** BuildHoldData #1 [begin] (optDesign #2) : totSession cpu/real = 1:27:05.4/0:33:28.7 (2.6), mem = 6053.8M
Saving timing graph ...
Done save timing graph
Latch borrow mode reset to max_borrow
OPTC: user 20.0
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 2 
AAE_INFO: resetNetProps viewIdx 3 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: ORCA_TOP
# Design Mode: 28nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
Start delay calculation (fullDC) (8 T). (MEM=4711.18)
*** Calculating scaling factor for best_libs libraries using the default operating condition of each library.
Total number of fetched objects 49977
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 44386,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=4751.44 CPU=0:00:49.5 REAL=0:00:07.0)
End delay calculation (fullDC). (MEM=4751.44 CPU=0:00:54.9 REAL=0:00:08.0)
Save waveform /u/nmallebo/ECE530-2024-SPRING/finalprj-group4/apr/work/innovus_temp_19845_mo.ece.pdx.edu_nmallebo_QVyYAl/.AAE_v0Q52F/.AAE_19845/waveform.data...
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 6377.8M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:03.6, REAL = 0:00:02.0, MEM = 6377.8M)

Executing IPO callback for view pruning ..

Active hold views:
 func_best_scenario
  Dominating endpoints: 6863
  Dominating TNS: -0.220

 test_best_scenario
  Dominating endpoints: 3317
  Dominating TNS: -0.000

Starting SI iteration 2
Start delay calculation (fullDC) (8 T). (MEM=4393.75)
Glitch Analysis: View test_best_scenario -- Total Number of Nets Skipped = 1218. 
Glitch Analysis: View test_best_scenario -- Total Number of Nets Analyzed = 49977. 
Glitch Analysis: View func_best_scenario -- Total Number of Nets Skipped = 597. 
Glitch Analysis: View func_best_scenario -- Total Number of Nets Analyzed = 831. 
Total number of fetched objects 49977
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 44386,  17.2 percent of the nets selected for SI analysis
End delay calculation. (MEM=4418.08 CPU=0:00:13.5 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=4418.08 CPU=0:00:13.7 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:01:42 real=0:00:23.0 totSessionCpu=1:28:59 mem=6365.3M)
Done building cte hold timing graph (fixHold) cpu=0:01:55 real=0:00:28.0 totSessionCpu=1:29:00 mem=6365.3M ***
Done building hold timer [3784 node(s), 4096 edge(s), 2 view(s)] (fixHold) cpu=0:02:00 real=0:00:31.0 totSessionCpu=1:29:06 mem=6427.8M ***
OPTC: m4 20.0 50.0
OPTC: view 50.0 50.0
Restoring timing graph ...
AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
Done restore timing graph
Done building cte setup timing graph (fixHold) cpu=0:02:08 real=0:00:37.0 totSessionCpu=1:29:13 mem=6419.4M ***
OPTC: m4 50.0 50.0
OPTC: view 50.0 50.0
Setting latch borrow mode to budget during optimization.

*Info: minBufDelay = 57.6 ps, libStdDelay = 11.0 ps, minBufSize = 2033152 (8.0)
*Info: worst delay setup view: test_worst_scenario func_worst_scenario

** INFO: Initializing Glitch Interface

------------------------------------------------------------------
     Hold Opt Initial Summary
------------------------------------------------------------------

Setup views included:
 test_worst_scenario func_worst_scenario
Hold views included:
 test_best_scenario func_best_scenario

+--------------------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.492  |  0.052  | -0.492  |  0.500  |  0.000  |  0.107  |  1.017  |
|           TNS (ns):| -0.492  |  0.000  | -0.492  |  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    1    |    0    |    1    |    0    |    0    |    0    |    0    |
|          All Paths:|  9697   |  9448   |    8    |   127   |   114   |   32    |    8    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.011  |  0.010  |  0.142  | -0.011  | -0.010  |  0.105  | -0.001  |
|           TNS (ns):| -0.095  |  0.000  |  0.000  | -0.069  | -0.025  |  0.000  | -0.001  |
|    Violating Paths:|   22    |    0    |    0    |   17    |    4    |    0    |    1    |
|          All Paths:|  10187  |  9930   |   24    |   123   |   110   |   32    |    8    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 49.064%
------------------------------------------------------------------
**optDesign ... cpu = 0:06:55, real = 0:03:07, mem = 4619.7M, totSessionCpu=1:29:36 **
*** BuildHoldData #1 [finish] (optDesign #2) : cpu/real = 0:02:30.7/0:00:43.5 (3.5), totSession cpu/real = 1:29:36.1/0:34:12.3 (2.6), mem = 6086.4M
*** HoldOpt #1 [begin] (optDesign #2) : totSession cpu/real = 1:29:36.1/0:34:12.3 (2.6), mem = 6086.4M
*info: Run optDesign holdfix with 8 threads.
*info: Marking 98 level shifter instances dont touch
*info: Marking 0 isolation instances dont touch
Info: 195 clock nets excluded from IPO operation.
Info: Do not create the CCOpt slew target map as it already exists.



*** Starting Core Fixing (fixHold) cpu=0:02:34 real=0:00:46.0 totSessionCpu=1:29:39 mem=6476.4M density=49.195% ***

Phase I ......
Executing transform: ECO Safe Resize
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|   0|  -0.011|    -0.09|      22|          0|       0(     0)|   49.20%|   0:00:00.0|  6557.8M|
|   1|  -0.011|    -0.09|      22|          0|       0(     0)|   49.20%|   0:00:00.0|  6557.8M|
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
Executing transform: AddBuffer + LegalResize
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|   0|  -0.011|    -0.09|      22|          0|       0(     0)|   49.20%|   0:00:00.0|  6557.8M|
|   1|  -0.001|    -0.00|       1|          9|       8(     0)|   49.20%|   0:00:00.0|  6691.4M|
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+

*info:    Total 9 cells added for Phase I
*info:        in which 0 is ripple commits (0.000%)
*info:    Total 8 instances resized for Phase I
*info:        in which 0 FF resizing 
*info:        in which 0 ripple resizing (0.000%)
Bottom Preferred Layer:
+-----------+------------+----------+
|   Layer   |    CLK     |   Rule   |
+-----------+------------+----------+
| M3 (z=3)  |         94 | default  |
+-----------+------------+----------+
| M5 (z=5)  |        101 | CTS_RULE |
+-----------+------------+----------+
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining hold violations
=======================================================================
*info: Total 1 net(s) have violated hold timing slacks.

Buffering failure reasons
------------------------------------------------
*info:     1 net(s): Could not be fixed because it is clock net.

Resizing failure reasons
------------------------------------------------
*info:     1 net(s): Could not be fixed because it is clock net.


*** Finished Core Fixing (fixHold) cpu=0:02:41 real=0:00:48.0 totSessionCpu=1:29:47 mem=6593.1M density=49.202% ***

*info:
*info: Added a total of 9 cells to fix/reduce hold violation
*info:
*info: Summary: 
*info:            8 cells of type 'NBUFFX2_LVT' used
*info:            1 cell  of type 'NBUFFX8_LVT' used
*info:
*info: Total 8 instances resized
*info:       in which 0 FF resizing
*info:

*** Finish Post Route Hold Fixing (cpu=0:02:41 real=0:00:48.0 totSessionCpu=1:29:47 mem=6593.1M density=49.202%) ***
**INFO: total 17 insts, 0 nets marked don't touch
**INFO: total 17 insts, 0 nets marked don't touch DB property
**INFO: total 17 insts, 0 nets unmarked don't touch
*** HoldOpt #1 [finish] (optDesign #2) : cpu/real = 0:00:11.5/0:00:05.8 (2.0), totSession cpu/real = 1:29:47.6/0:34:18.1 (2.6), mem = 5915.9M
**INFO: Skipping refine place as no non-legal commits were detected

**INFO: flowCheckPoint #4 OptimizationPreEco
Running postRoute recovery in preEcoRoute mode
**optDesign ... cpu = 0:07:08, real = 0:03:14, mem = 4597.8M, totSessionCpu=1:29:48 **
** INFO: Initializing Glitch Interface
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in preEcoRoute mode (cpu=0:00:05, real=0:00:02, mem=5916.57M, totSessionCpu=1:29:54).
**optDesign ... cpu = 0:07:14, real = 0:03:16, mem = 4601.2M, totSessionCpu=1:29:54 **

** INFO: Initializing Glitch Interface
Skipping pre eco harden opt
Running refinePlace -preserveRouting true

*** Starting refinePlace (1:29:59 mem=6178.3M) ***
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Max route layer is changed from 127 to 10 because there is no routing track above this layer
**WARN: (IMPSP-2020):	Cannot find a legal location for instance 'I_RISC_CORE/ls_in_34_scan_enable' (Cell LSUPX1_RVT).
Type 'man IMPSP-2020' for more detail.
**WARN: (IMPSP-2020):	Cannot find a legal location for instance 'I_RISC_CORE/ls_in_1_reset_n' (Cell LSUPX1_RVT).
Type 'man IMPSP-2020' for more detail.
**WARN: (IMPSP-2020):	Cannot find a legal location for instance 'I_RISC_CORE/ls_in_35_test_si1' (Cell LSUPX1_RVT).
Type 'man IMPSP-2020' for more detail.
**WARN: (IMPSP-2020):	Cannot find a legal location for instance 'I_RISC_CORE/ls_in_5_Instrn_28_' (Cell LSUPX1_RVT).
Type 'man IMPSP-2020' for more detail.
**WARN: (IMPSP-2020):	Cannot find a legal location for instance 'I_RISC_CORE/ls_in_7_Instrn_26_' (Cell LSUPX1_RVT).
Type 'man IMPSP-2020' for more detail.
**WARN: (IMPSP-2020):	Cannot find a legal location for instance 'I_RISC_CORE/ls_in_24_Instrn_9_' (Cell LSUPX1_RVT).
Type 'man IMPSP-2020' for more detail.
**WARN: (IMPSP-2020):	Cannot find a legal location for instance 'I_RISC_CORE/ls_in_8_Instrn_25_' (Cell LSUPX1_RVT).
Type 'man IMPSP-2020' for more detail.
**WARN: (IMPSP-2020):	Cannot find a legal location for instance 'I_RISC_CORE/ls_in_10_Instrn_23_' (Cell LSUPX1_RVT).
Type 'man IMPSP-2020' for more detail.
**WARN: (IMPSP-2020):	Cannot find a legal location for instance 'I_RISC_CORE/ls_in_6_Instrn_27_' (Cell LSUPX1_RVT).
Type 'man IMPSP-2020' for more detail.
**WARN: (IMPSP-2020):	Cannot find a legal location for instance 'I_RISC_CORE/ls_in_14_Instrn_19_' (Cell LSUPX1_RVT).
Type 'man IMPSP-2020' for more detail.
**WARN: (IMPSP-2020):	Cannot find a legal location for instance 'I_RISC_CORE/ls_in_2_Instrn_31_' (Cell LSUPX1_RVT).
Type 'man IMPSP-2020' for more detail.
**WARN: (IMPSP-2020):	Cannot find a legal location for instance 'I_RISC_CORE/ls_in_27_Instrn_6_' (Cell LSUPX1_RVT).
Type 'man IMPSP-2020' for more detail.
**WARN: (IMPSP-2020):	Cannot find a legal location for instance 'I_RISC_CORE/ls_in_30_Instrn_3_' (Cell LSUPX1_RVT).
Type 'man IMPSP-2020' for more detail.
**WARN: (IMPSP-2020):	Cannot find a legal location for instance 'I_RISC_CORE/ls_in_31_Instrn_2_' (Cell LSUPX1_RVT).
Type 'man IMPSP-2020' for more detail.
**WARN: (IMPSP-2020):	Cannot find a legal location for instance 'I_RISC_CORE/ls_in_29_Instrn_4_' (Cell LSUPX1_RVT).
Type 'man IMPSP-2020' for more detail.
**WARN: (IMPSP-2020):	Cannot find a legal location for instance 'I_RISC_CORE/ls_in_28_Instrn_5_' (Cell LSUPX1_RVT).
Type 'man IMPSP-2020' for more detail.
**WARN: (IMPSP-2020):	Cannot find a legal location for instance 'I_RISC_CORE/ls_in_32_Instrn_1_' (Cell LSUPX1_RVT).
Type 'man IMPSP-2020' for more detail.
**WARN: (IMPSP-2020):	Cannot find a legal location for instance 'I_RISC_CORE/ls_in_33_Instrn_0_' (Cell LSUPX1_RVT).
Type 'man IMPSP-2020' for more detail.
**WARN: (IMPSP-2020):	Cannot find a legal location for instance 'I_RISC_CORE/ls_in_11_Instrn_22_' (Cell LSUPX1_RVT).
Type 'man IMPSP-2020' for more detail.
**ERROR: (IMPSP-2021):	Could not legalize <35> instances in the design. Check warning message IMPSP-270, IMPSP-452, IMPSP-2024, IMPSP-2039, IMPSP-2040, IMPSP-2042, or IMPSP-2020 in the log file for more details.Type 'man IMPSP-2021' for more detail.
Move report: Detail placement moves 44 insts, mean move: 2.48 um, max move: 3.65 um 
	Max move on inst (I_RISC_CORE/ls_in_26_Instrn_7_): (359.78, 205.66) --> (357.81, 203.98)
	Runtime: CPU: 0:00:16.3 REAL: 0:00:06.0 MEM: 6146.3MB
Summary Report:
Instances move: 44 (out of 40630 movable)
Instances flipped: 0
Mean displacement: 2.48 um
Max displacement: 3.65 um (Instance: I_RISC_CORE/ls_in_26_Instrn_7_) (359.784, 205.656) -> (357.808, 203.984)
	Length: 14 sites, height: 2 rows, site name: unitdouble, cell type: LSUPX1_RVT, constraint:Fence
Physical-only instances move: 0 (out of 0 movable physical-only)
Runtime: CPU: 0:00:16.6 REAL: 0:00:06.0 MEM: 6146.3MB
*** Finished refinePlace (1:30:15 mem=6146.3M) ***
**ERROR: (IMPSP-9022):	Command 'refinePlace' completed with some error(s).
Type 'man IMPSP-9022' for more detail.
Default Rule : ""
Non Default Rules : "CTS_RULE"
Worst Slack : -0.492 ns

Start Layer Assignment ...
WNS(-0.492ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(1)

Select 0 cadidates out of 44395.
No critical nets selected. Skipped !
GigaOpt: setting up router preferences
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 36 (0.1%)

Set Prefer Layer Routing Effort ...
Total Net(44392) IPOed(18) PreferLayer(0) -> MediumEffort(0)

Default Rule : ""
Non Default Rules : "CTS_RULE"
Worst Slack : -0.492 ns

Start Layer Assignment ...
WNS(-0.492ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(1)

Select 0 cadidates out of 44395.
No critical nets selected. Skipped !
GigaOpt: setting up router preferences
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 43 (0.1%)

** INFO: Initializing Glitch Interface

------------------------------------------------------------------
        Pre-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 test_worst_scenario func_worst_scenario 

+--------------------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.492  |  0.052  | -0.492  |  0.328  |  0.000  |  0.107  |  1.017  |
|           TNS (ns):| -0.492  |  0.000  | -0.492  |  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    1    |    0    |    1    |    0    |    0    |    0    |    0    |
|          All Paths:|  9697   |  9448   |    8    |   127   |   114   |   32    |    8    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 49.070%
------------------------------------------------------------------
**optDesign ... cpu = 0:07:45, real = 0:03:28, mem = 4601.0M, totSessionCpu=1:30:25 **
**INFO: flowCheckPoint #5 GlobalDetailRoute
** INFO Cleaning up Glitch Interface
-route_with_eco false                     # bool, default=false
-route_selected_net_only false            # bool, default=false
-route_with_timing_driven false           # bool, default=false
-route_with_si_driven false               # bool, default=false
Existing Dirty Nets : 34
New Signature Flow (saveAndSetNanoRouteOptions) ....
Reset Dirty Nets : 34
*** EcoRoute #1 [begin] (optDesign #2) : totSession cpu/real = 1:30:26.1/0:34:34.1 (2.6), mem = 5917.4M

globalDetailRoute

#Start globalDetailRoute on Sun May 19 01:40:37 2024
#
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "10".
#NanoRoute Version 23.10-p003_1 NR240109-1512/23_10-UB
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "10".
#Skip comparing routing design signature in db-snapshot flow
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "10".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "10".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "10".
#Total number of trivial nets (e.g. < 2 pins) = 986 (skipped).
#Total number of routable nets = 43409.
#Total number of nets in the design = 44395.
#162 routable nets do not have any wires.
#43247 routable nets have routed wires.
#162 nets will be global routed.
#8 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#204 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#Using multithreading with 8 threads.
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "10".
#Start routing data preparation on Sun May 19 01:40:39 2024
#
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "10".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "10".
#Initial pin access analysis.
#Detail pin access analysis.
# M1           H   Track-Pitch = 0.15200    Line-2-Via Pitch = 0.10500
# M2           V   Track-Pitch = 0.15200    Line-2-Via Pitch = 0.11400
# M3           H   Track-Pitch = 0.30400    Line-2-Via Pitch = 0.11400
# M4           V   Track-Pitch = 0.30400    Line-2-Via Pitch = 0.11400
# M5           H   Track-Pitch = 0.60800    Line-2-Via Pitch = 0.11400
# M6           V   Track-Pitch = 0.60800    Line-2-Via Pitch = 0.11400
# M7           H   Track-Pitch = 1.21600    Line-2-Via Pitch = 0.11400
# M8           V   Track-Pitch = 1.21600    Line-2-Via Pitch = 0.11400
# M9           H   Track-Pitch = 2.43200    Line-2-Via Pitch = 0.21600
# MRDL         V   Track-Pitch = 4.86400    Line-2-Via Pitch = 4.50000
#Bottom routing layer index=1(M1), bottom routing layer for shielding=1(M1), bottom shield layer=1(M1)
#shield_bottom_stripe_layer=1(M1), shield_top_stripe_layer=10(MRDL)
#pin_access_rlayer=2(M2)
#shield_top_dpt_rlayer=-1 top_rlayer=10 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
#enable_dpt_layer_shield=F
#has_line_end_grid=F
#Processed 163/0 dirty instances, 80/242 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(94 insts marked dirty, reset pre-exisiting dirty flag on 113 insts, 0 nets marked need extraction)
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4547.30 (MB), peak = 5514.57 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.30400.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:05, elapsed time = 00:00:03, memory = 4584.93 (MB), peak = 5514.57 (MB)
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "10".
#Start instance access analysis using 8 threads...
#Set layer M1 to be advanced pin access layer.
#36 out of 40862 (0.09%) instances are not legally placed.
#0 instance pins are hard to access
#Instance access analysis statistics:
#Cpu time = 00:00:05
#Elapsed time = 00:00:02
#Increased memory = 0.75 (MB)
#Total memory = 4585.68 (MB)
#Peak memory = 5514.57 (MB)
#Found 0 nets for post-route si or timing fixing.
#
#Finished routing data preparation on Sun May 19 01:40:44 2024
#
#Cpu time = 00:00:10
#Elapsed time = 00:00:05
#Increased memory = 44.00 (MB)
#Total memory = 4585.68 (MB)
#Peak memory = 5514.57 (MB)
#
#
#Start global routing on Sun May 19 01:40:44 2024
#
#
#Start global routing initialization on Sun May 19 01:40:44 2024
#
#Number of eco nets is 158
#
#Start global routing data preparation on Sun May 19 01:40:44 2024
#
#Start routing resource analysis on Sun May 19 01:40:45 2024
#
#Routing resource analysis is done on Sun May 19 01:40:45 2024
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  M1             H         668        3410       26220    65.52%
#  M2             V        1440        4270       26220    42.91%
#  M3             H         618        1421       26220    41.75%
#  M4             V        1336        1519       26220    43.06%
#  M5             H         444         575       26220    40.43%
#  M6             V        1303         124       26220     0.35%
#  M7             H         403         106       26220     0.00%
#  M8             V         647          66       26220     2.06%
#  M9             H         248           6       26220     0.00%
#  MRDL           V         173           0       26220     8.95%
#  --------------------------------------------------------------
#  Total                   7281      37.88%      262200    24.50%
#
#  111 nets (0.25%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Sun May 19 01:40:45 2024
#
#cpu time = 00:00:03, elapsed time = 00:00:01, memory = 4589.38 (MB), peak = 5514.57 (MB)
#
#
#Global routing initialization is done on Sun May 19 01:40:45 2024
#
#cpu time = 00:00:04, elapsed time = 00:00:01, memory = 4591.21 (MB), peak = 5514.57 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 4593.12 (MB), peak = 5514.57 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 4592.76 (MB), peak = 5514.57 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:02, elapsed time = 00:00:01, memory = 4592.75 (MB), peak = 5514.57 (MB)
#
#start global routing iteration 4...
#cpu time = 00:00:02, elapsed time = 00:00:01, memory = 4592.76 (MB), peak = 5514.57 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 986 (skipped).
#Total number of routable nets = 43409.
#Total number of nets in the design = 44395.
#
#43409 routable nets have routed wires.
#8 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#204 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                  8             154  
#     CTS_RULE                  0               0  
#------------------------------------------------
#        Total                  8             154  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#----------------------------------------------------------------------------
#        Rules   Pref Extra Space   Pref Layer   Avoid Detour   Unconstrained  
#----------------------------------------------------------------------------
#      Default                111            0              0           43197  
#     CTS_RULE                  0          101            101               0  
#----------------------------------------------------------------------------
#        Total                111          101            101           43197  
#----------------------------------------------------------------------------
#
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "10".
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
#     Layer         (1-2)         (3-5)         (6-8)        (9-11)   OverCon
#  --------------------------------------------------------------------------
#  M1            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  M2            2(0.01%)      0(0.00%)      0(0.00%)      1(0.01%)   (0.02%)
#  M3            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  M4            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  M5            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  M6            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  M7            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  M8            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  M9            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  MRDL          0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  --------------------------------------------------------------------------
#     Total      2(0.00%)      0(0.00%)      0(0.00%)      1(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 11
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 212
#Total wire length = 920404 um.
#Total half perimeter of net bounding box = 827205 um.
#Total wire length on LAYER M1 = 47395 um.
#Total wire length on LAYER M2 = 334639 um.
#Total wire length on LAYER M3 = 267656 um.
#Total wire length on LAYER M4 = 98936 um.
#Total wire length on LAYER M5 = 83700 um.
#Total wire length on LAYER M6 = 30924 um.
#Total wire length on LAYER M7 = 50731 um.
#Total wire length on LAYER M8 = 1308 um.
#Total wire length on LAYER M9 = 5114 um.
#Total wire length on LAYER MRDL = 0 um.
#Total number of vias = 309539
#Up-Via Summary (total 309539):
#           
#-----------------------
# M1             170569
# M2             112399
# M3              17076
# M4               5406
# M5               2152
# M6               1428
# M7                308
# M8                201
#-----------------------
#                309539 
#
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "10".
#Max overcon = 11 tracks.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:12
#Elapsed time = 00:00:05
#Increased memory = 5.69 (MB)
#Total memory = 4591.37 (MB)
#Peak memory = 5514.57 (MB)
#
#Finished global routing on Sun May 19 01:40:50 2024
#
#
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "10".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "10".
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4587.55 (MB), peak = 5514.57 (MB)
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "10".
#Start Track Assignment.
#Done with 41 horizontal wires in 5 hboxes and 43 vertical wires in 6 hboxes.
#Done with 5 horizontal wires in 5 hboxes and 9 vertical wires in 6 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 212
#Total wire length = 920382 um.
#Total half perimeter of net bounding box = 827205 um.
#Total wire length on LAYER M1 = 47395 um.
#Total wire length on LAYER M2 = 334624 um.
#Total wire length on LAYER M3 = 267648 um.
#Total wire length on LAYER M4 = 98938 um.
#Total wire length on LAYER M5 = 83698 um.
#Total wire length on LAYER M6 = 30924 um.
#Total wire length on LAYER M7 = 50731 um.
#Total wire length on LAYER M8 = 1308 um.
#Total wire length on LAYER M9 = 5114 um.
#Total wire length on LAYER MRDL = 0 um.
#Total number of vias = 309539
#Up-Via Summary (total 309539):
#           
#-----------------------
# M1             170569
# M2             112399
# M3              17076
# M4               5406
# M5               2152
# M6               1428
# M7                308
# M8                201
#-----------------------
#                309539 
#
#cpu time = 00:00:07, elapsed time = 00:00:05, memory = 4586.21 (MB), peak = 5514.57 (MB)
#
#number of short segments in preferred routing layers
#	M3        Total 
#	1         1         
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:31
#Elapsed time = 00:00:17
#Increased memory = 45.55 (MB)
#Total memory = 4587.23 (MB)
#Peak memory = 5514.57 (MB)
#Using multithreading with 8 threads.
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "10".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "10".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "10".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "10".
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 4.89% of the total area was rechecked for DRC, and 5.84% required routing.
#   number of violations = 96
#
#  By Layer and Type:
#
#---------+-------+------+-------+-------+----+-------+
#  -      | MetSpc| Short| PinAcc| CShort| Mar| Totals|
#---------+-------+------+-------+-------+----+-------+
#  M1     |      3|    19|      1|     17|   0|     40|
#  M2     |      2|    43|      0|      2|   5|     52|
#  M3     |      0|     3|      0|      0|   0|      3|
#  M4     |      0|     0|      0|      0|   0|      0|
#  M5     |      0|     0|      0|      0|   0|      0|
#  M6     |      0|     0|      0|      0|   0|      0|
#  M7     |      0|     0|      0|      0|   0|      0|
#  M8     |      1|     0|      0|      0|   0|      1|
#  Totals |      6|    65|      1|     19|   5|     96|
#---------+-------+------+-------+-------+----+-------+
#
#94 out of 40861 instances (0.2%) need to be verified(marked ipoed), dirty area = 0.1%.
#0.00% of the total area is being checked for drcs
#0.0% of the total area was checked
#   number of violations = 96
#
#  By Layer and Type:
#
#---------+-------+------+-------+-------+----+-------+
#  -      | MetSpc| Short| PinAcc| CShort| Mar| Totals|
#---------+-------+------+-------+-------+----+-------+
#  M1     |      3|    19|      1|     17|   0|     40|
#  M2     |      2|    43|      0|      2|   5|     52|
#  M3     |      0|     3|      0|      0|   0|      3|
#  M4     |      0|     0|      0|      0|   0|      0|
#  M5     |      0|     0|      0|      0|   0|      0|
#  M6     |      0|     0|      0|      0|   0|      0|
#  M7     |      0|     0|      0|      0|   0|      0|
#  M8     |      1|     0|      0|      0|   0|      1|
#  Totals |      6|    65|      1|     19|   5|     96|
#---------+-------+------+-------+-------+----+-------+
#
#cpu time = 00:01:17, elapsed time = 00:00:31, memory = 4633.84 (MB), peak = 5514.57 (MB)
#start 1st optimization iteration ...
#   number of violations = 83
#
#  By Layer and Type:
#
#---------+-------+------+-------+----+-------+
#  -      | MetSpc| Short| CShort| Mar| Totals|
#---------+-------+------+-------+----+-------+
#  M1     |      1|    17|     18|   0|     36|
#  M2     |      4|    23|      4|   8|     39|
#  M3     |      0|     7|      0|   1|      8|
#  Totals |      5|    47|     22|   9|     83|
#---------+-------+------+-------+----+-------+
#
#cpu time = 00:00:03, elapsed time = 00:00:01, memory = 4628.62 (MB), peak = 5514.57 (MB)
#start 2nd optimization iteration ...
#   number of violations = 99
#
#  By Layer and Type:
#
#---------+-------+------+-------+-------+----+-------+
#  -      | MetSpc| Short| CutSpc| CShort| Mar| Totals|
#---------+-------+------+-------+-------+----+-------+
#  M1     |      1|    20|      4|     22|   0|     47|
#  M2     |      7|    24|      0|      4|   9|     44|
#  M3     |      0|     7|      0|      0|   1|      8|
#  Totals |      8|    51|      4|     26|  10|     99|
#---------+-------+------+-------+-------+----+-------+
#
#cpu time = 00:00:02, elapsed time = 00:00:01, memory = 4627.61 (MB), peak = 5514.57 (MB)
#start 3rd optimization iteration ...
#   number of violations = 82
#
#  By Layer and Type:
#
#---------+-------+------+-------+-------+-------+----+-------+
#  -      | MetSpc| Short| PinAcc| CutSpc| CShort| Mar| Totals|
#---------+-------+------+-------+-------+-------+----+-------+
#  M1     |      0|    11|      1|      2|     19|   0|     33|
#  M2     |      5|    23|      0|      0|      4|   9|     41|
#  M3     |      0|     7|      0|      0|      0|   1|      8|
#  Totals |      5|    41|      1|      2|     23|  10|     82|
#---------+-------+------+-------+-------+-------+----+-------+
#
#cpu time = 00:00:02, elapsed time = 00:00:01, memory = 4626.82 (MB), peak = 5514.57 (MB)
#start 4th optimization iteration ...
#   number of violations = 87
#
#  By Layer and Type:
#
#---------+-------+------+-------+-------+-------+----+-------+
#  -      | MetSpc| Short| PinAcc| CutSpc| CShort| Mar| Totals|
#---------+-------+------+-------+-------+-------+----+-------+
#  M1     |      1|    18|      1|      2|     18|   0|     40|
#  M2     |      5|    22|      0|      0|      4|   8|     39|
#  M3     |      0|     7|      0|      0|      0|   1|      8|
#  Totals |      6|    47|      1|      2|     22|   9|     87|
#---------+-------+------+-------+-------+-------+----+-------+
#
#cpu time = 00:00:03, elapsed time = 00:00:02, memory = 4626.57 (MB), peak = 5514.57 (MB)
#start 5th optimization iteration ...
#   number of violations = 93
#
#  By Layer and Type:
#
#---------+-------+------+-------+-------+-------+----+-------+
#  -      | MetSpc| Short| PinAcc| CutSpc| CShort| Mar| Totals|
#---------+-------+------+-------+-------+-------+----+-------+
#  M1     |      1|    18|      2|      2|     21|   0|     44|
#  M2     |      4|    24|      0|      0|      4|   9|     41|
#  M3     |      0|     7|      0|      0|      0|   1|      8|
#  Totals |      5|    49|      2|      2|     25|  10|     93|
#---------+-------+------+-------+-------+-------+----+-------+
#
#cpu time = 00:00:03, elapsed time = 00:00:02, memory = 4626.77 (MB), peak = 5514.57 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 212
#Total wire length = 920391 um.
#Total half perimeter of net bounding box = 827205 um.
#Total wire length on LAYER M1 = 47313 um.
#Total wire length on LAYER M2 = 334580 um.
#Total wire length on LAYER M3 = 267725 um.
#Total wire length on LAYER M4 = 98973 um.
#Total wire length on LAYER M5 = 83714 um.
#Total wire length on LAYER M6 = 30931 um.
#Total wire length on LAYER M7 = 50726 um.
#Total wire length on LAYER M8 = 1309 um.
#Total wire length on LAYER M9 = 5120 um.
#Total wire length on LAYER MRDL = 0 um.
#Total number of vias = 309748
#Up-Via Summary (total 309748):
#           
#-----------------------
# M1             170659
# M2             112480
# M3              17108
# M4               5412
# M5               2154
# M6               1428
# M7                304
# M8                203
#-----------------------
#                309748 
#
#Total number of DRC violations = 93
#Cpu time = 00:01:32
#Elapsed time = 00:00:40
#Increased memory = 14.55 (MB)
#Total memory = 4601.78 (MB)
#Peak memory = 5514.57 (MB)
#detailRoute Statistics:
#Cpu time = 00:01:32
#Elapsed time = 00:00:40
#Increased memory = 14.55 (MB)
#Total memory = 4601.78 (MB)
#Peak memory = 5514.57 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:02:13
#Elapsed time = 00:01:00
#Increased memory = -423.95 (MB)
#Total memory = 4177.07 (MB)
#Peak memory = 5514.57 (MB)
#Number of warnings = 18
#Total number of warnings = 76
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Sun May 19 01:41:37 2024
#
#
#  Scalability Statistics
#
#-------------------------+---------+-------------+------------+
#  globalDetailRoute      | cpu time| elapsed time| scalability|
#-------------------------+---------+-------------+------------+
#  Pre Callback           | 00:00:00|     00:00:00|         1.0|
#  Post Callback          | 00:00:01|     00:00:01|         1.0|
#  Timing Data Generation | 00:00:00|     00:00:00|         1.0|
#  DB Import              | 00:00:05|     00:00:02|         3.0|
#  DB Export              | 00:00:03|     00:00:01|         2.7|
#  Cell Pin Access        | 00:00:02|     00:00:00|         1.0|
#  Instance Pin Access    | 00:00:05|     00:00:02|         2.7|
#  Data Preparation       | 00:00:04|     00:00:03|         1.5|
#  Global Routing         | 00:00:12|     00:00:05|         2.2|
#  Track Assignment       | 00:00:07|     00:00:05|         1.5|
#  Detail Routing         | 00:01:32|     00:00:39|         2.3|
#  Entire Command         | 00:02:13|     00:01:01|         2.2|
#-------------------------+---------+-------------+------------+
#
*** EcoRoute #1 [finish] (optDesign #2) : cpu/real = 0:02:13.4/0:01:00.6 (2.2), totSession cpu/real = 1:32:39.5/0:35:34.8 (2.6), mem = 5750.5M
**optDesign ... cpu = 0:09:59, real = 0:04:30, mem = 4150.0M, totSessionCpu=1:32:40 **
New Signature Flow (restoreNanoRouteOptions) ....
**INFO: flowCheckPoint #6 PostEcoSummary
**WARN: (IMPEXT-6191):	Using a captable file is not recommended for process nodes less than or equal to 32 nm due to parasitic accuracy concerns. The Quantus QRC technology file should be specified for all RC corners using the command create_rc_corner or update_rc_corner, which will then be used for preRoute and postRoute(effort level medium or high or signoff) extraction engines.
Type 'man IMPEXT-6191' for more detail.
Extraction called for design 'ORCA_TOP' of instances=40861 and nets=44395 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design ORCA_TOP.
RC Extraction called in multi-corner(2) mode.
Process corner(s) are loaded.
 Corner: cmax
 Corner: cmin
extractDetailRC Option : -outfile /u/nmallebo/ECE530-2024-SPRING/finalprj-group4/apr/work/innovus_temp_19845_mo.ece.pdx.edu_nmallebo_QVyYAl/ORCA_TOP_19845_VM4q4y.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 5622.5M)
Extracted 10.0004% (CPU Time= 0:00:03.3  MEM= 5817.0M)
Extracted 20.0005% (CPU Time= 0:00:04.1  MEM= 5817.0M)
Extracted 30.0003% (CPU Time= 0:00:04.8  MEM= 5817.0M)
Extracted 40.0004% (CPU Time= 0:00:06.1  MEM= 5821.0M)
Extracted 50.0005% (CPU Time= 0:00:08.5  MEM= 5821.0M)
Extracted 60.0004% (CPU Time= 0:00:09.3  MEM= 5821.0M)
Extracted 70.0005% (CPU Time= 0:00:10.1  MEM= 5821.0M)
Extracted 80.0003% (CPU Time= 0:00:10.7  MEM= 5821.0M)
Extracted 90.0004% (CPU Time= 0:00:12.3  MEM= 5821.0M)
Extracted 100% (CPU Time= 0:00:16.4  MEM= 5821.0M)
Number of Extracted Resistors     : 720498
Number of Extracted Ground Cap.   : 744193
Number of Extracted Coupling Cap. : 2195716
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: cmax
 Corner: cmin
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 5805.0M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:20.8  Real Time: 0:00:21.0  MEM: 5805.012M)
**optDesign ... cpu = 0:10:21, real = 0:04:51, mem = 4152.9M, totSessionCpu=1:33:01 **
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 0 
AAE_INFO: resetNetProps viewIdx 1 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: ORCA_TOP
# Design Mode: 28nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
Start delay calculation (fullDC) (8 T). (MEM=4266.3)
*** Calculating scaling factor for worst_libs libraries using the default operating condition of each library.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 8 threads acquired from CTE.
Total number of fetched objects 49986
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 44395,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=4356.15 CPU=0:00:53.5 REAL=0:00:08.0)
End delay calculation (fullDC). (MEM=4356.15 CPU=0:01:01 REAL=0:00:11.0)
Save waveform /u/nmallebo/ECE530-2024-SPRING/finalprj-group4/apr/work/innovus_temp_19845_mo.ece.pdx.edu_nmallebo_QVyYAl/.AAE_v0Q52F/.AAE_19845/waveform.data...
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 6334.2M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:03.6, REAL = 0:00:02.0, MEM = 6334.2M)
Starting SI iteration 2
Start delay calculation (fullDC) (8 T). (MEM=4422.24)
Glitch Analysis: View test_worst_scenario -- Total Number of Nets Skipped = 1589. 
Glitch Analysis: View test_worst_scenario -- Total Number of Nets Analyzed = 49986. 
Glitch Analysis: View func_worst_scenario -- Total Number of Nets Skipped = 788. 
Glitch Analysis: View func_worst_scenario -- Total Number of Nets Analyzed = 1005. 
Total number of fetched objects 49986
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 44395,  20.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=4448.78 CPU=0:00:18.2 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=4448.78 CPU=0:00:18.4 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:01:57 real=0:00:25.0 totSessionCpu=1:34:58 mem=6391.7M)

** INFO: Initializing Glitch Interface

------------------------------------------------------------------
       Post-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 test_worst_scenario func_worst_scenario 

+--------------------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.488  |  0.078  | -0.488  |  0.302  |  0.005  |  0.104  |  1.014  |
|           TNS (ns):| -0.488  |  0.000  | -0.488  |  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    1    |    0    |    1    |    0    |    0    |    0    |    0    |
|          All Paths:|  9697   |  9448   |    8    |   127   |   114   |   32    |    8    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 49.070%
------------------------------------------------------------------
**optDesign ... cpu = 0:12:26, real = 0:05:20, mem = 4419.3M, totSessionCpu=1:35:06 **
Executing marking Critical Nets1
** INFO: Initializing Glitch Interface
** INFO: Initializing Glitch Cache
**INFO: flowCheckPoint #7 OptimizationRecovery
*** Timing NOT met, worst failing slack is -0.488
*** Check timing (0:00:00.1)
Begin: GigaOpt Optimization in post-eco TNS mode (Recovery)
GigaOpt Checkpoint: Internal optTiming -postEco -postEcoLefSafe -maxLocalDensity 1.0 -numThreads 8  -allEndPoints -nativePathGroupFlow
*info: Marking 98 level shifter instances dont touch
*info: Marking 0 isolation instances dont touch
Info: 171 clock nets excluded from IPO operation.
*** TnsOpt #2 [begin] (optDesign #2) : totSession cpu/real = 1:35:07.1/0:36:25.7 (2.6), mem = 6051.8M


*info: 171 clock nets excluded
*info: Marking 98 level shifter instances dont touch
*info: Marking 0 isolation instances dont touch
*info: 942 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.488 TNS Slack -0.488 Density 49.20
OptDebug: Start of Optimizer TNS Pass:
+-----------------------------+------+------+
|Path Group                   |   WNS|   TNS|
+-----------------------------+------+------+
|in2out in2reg reg2out default| 0.005| 0.000|
|reg2cgate                    |-0.488|-0.488|
|reg2reg                      | 0.079| 0.000|
|HEPG                         |-0.488|-0.488|
|All Paths                    |-0.488|-0.488|
+-----------------------------+------+------+

Active Path Group: reg2cgate  
+--------+---------+--------+---------+---------+------------+--------+-------------------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |    Worst View     |Pathgroup|                     End Point                      |
+--------+---------+--------+---------+---------+------------+--------+-------------------+---------+----------------------------------------------------+
|  -0.488|   -0.488|  -0.488|   -0.488|   49.20%|   0:00:00.0| 6441.8M|test_worst_scenario|reg2cgate| occ_int2/fast_clk_0_clkgt/u_icg/EN                 |
|  -0.488|   -0.488|  -0.488|   -0.488|   49.20%|   0:00:00.0| 6441.8M|test_worst_scenario|reg2cgate| occ_int2/fast_clk_0_clkgt/u_icg/EN                 |
+--------+---------+--------+---------+---------+------------+--------+-------------------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:00.0 mem=6441.8M) ***
Checking setup slack degradation ...

*** Finished Optimize Step Cumulative (cpu=0:00:00.6 real=0:00:00.0 mem=6441.8M) ***
OptDebug: End of Optimizer TNS Pass:
+-----------------------------+------+------+
|Path Group                   |   WNS|   TNS|
+-----------------------------+------+------+
|in2out in2reg reg2out default| 0.005| 0.000|
|reg2cgate                    |-0.488|-0.488|
|reg2reg                      | 0.079| 0.000|
|HEPG                         |-0.488|-0.488|
|All Paths                    |-0.488|-0.488|
+-----------------------------+------+------+

OptDebug: End of Setup Fixing:
+-----------------------------+------+------+
|Path Group                   |   WNS|   TNS|
+-----------------------------+------+------+
|in2out in2reg reg2out default| 0.005| 0.000|
|reg2cgate                    |-0.488|-0.488|
|reg2reg                      | 0.079| 0.000|
|HEPG                         |-0.488|-0.488|
|All Paths                    |-0.488|-0.488|
+-----------------------------+------+------+

Bottom Preferred Layer:
+-----------+------------+------------+----------+
|   Layer   |     DB     |    CLK     |   Rule   |
+-----------+------------+------------+----------+
| M3 (z=3)  |         17 |         77 | default  |
+-----------+------------+------------+----------+
| M5 (z=5)  |          7 |         94 | CTS_RULE |
+-----------+------------+------------+----------+
Via Pillar Rule:
    None

*** Finish Post Route Setup Fixing (cpu=0:00:02.5 real=0:00:01.0 mem=6441.8M) ***
*** TnsOpt #2 [finish] (optDesign #2) : cpu/real = 0:00:07.0/0:00:05.1 (1.4), totSession cpu/real = 1:35:14.1/0:36:30.8 (2.6), mem = 6050.5M
End: GigaOpt Optimization in post-eco TNS mode
Running postRoute recovery in postEcoRoute mode
**optDesign ... cpu = 0:12:35, real = 0:05:26, mem = 4446.3M, totSessionCpu=1:35:15 **
** INFO: Initializing Glitch Interface
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
** INFO Cleaning up Glitch Interface
Finish postRoute recovery in postEcoRoute mode (cpu=0:00:04, real=0:00:01, mem=6022.21M, totSessionCpu=1:35:19).
**optDesign ... cpu = 0:12:39, real = 0:05:27, mem = 4444.9M, totSessionCpu=1:35:19 **

Latch borrow mode reset to max_borrow
**INFO: flowCheckPoint #8 FinalSummary
OPTC: user 20.0
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:12:50, real = 0:05:30, mem = 4431.5M, totSessionCpu=1:35:30 **

Saving timing graph ...
Done save timing graph
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 2 
AAE_INFO: resetNetProps viewIdx 3 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: ORCA_TOP
# Design Mode: 28nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
Start delay calculation (fullDC) (8 T). (MEM=4682.63)
*** Calculating scaling factor for best_libs libraries using the default operating condition of each library.
Total number of fetched objects 49986
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 44395,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=4727.23 CPU=0:00:50.9 REAL=0:00:07.0)
End delay calculation (fullDC). (MEM=4727.23 CPU=0:00:56.6 REAL=0:00:08.0)
Save waveform /u/nmallebo/ECE530-2024-SPRING/finalprj-group4/apr/work/innovus_temp_19845_mo.ece.pdx.edu_nmallebo_QVyYAl/.AAE_v0Q52F/.AAE_19845/waveform.data...
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 6383.3M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:03.9, REAL = 0:00:01.0, MEM = 6383.3M)
Starting SI iteration 2
Start delay calculation (fullDC) (8 T). (MEM=4424.05)
Glitch Analysis: View test_best_scenario -- Total Number of Nets Skipped = 1227. 
Glitch Analysis: View test_best_scenario -- Total Number of Nets Analyzed = 49986. 
Glitch Analysis: View func_best_scenario -- Total Number of Nets Skipped = 602. 
Glitch Analysis: View func_best_scenario -- Total Number of Nets Analyzed = 835. 
Total number of fetched objects 49986
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 44395,  17.2 percent of the nets selected for SI analysis
End delay calculation. (MEM=4449.34 CPU=0:00:14.4 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=4449.34 CPU=0:00:14.6 REAL=0:00:03.0)
*** Done Building Timing Graph (cpu=0:01:41 real=0:00:20.0 totSessionCpu=1:37:33 mem=6352.8M)
Restoring timing graph ...
AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
Done restore timing graph
** INFO: Initializing Glitch Interface
** INFO: Initializing Glitch Interface

------------------------------------------------------------------
     optDesign Final SI Timing Summary
------------------------------------------------------------------

Setup views included:
 test_worst_scenario func_worst_scenario 
Hold views included:
 func_best_scenario test_best_scenario

+--------------------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.488  |  0.105  | -0.488  |  0.302  |  0.005  |  0.104  |  1.014  |
|           TNS (ns):| -0.488  |  0.000  | -0.488  |  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    1    |    0    |    1    |    0    |    0    |    0    |    0    |
|          All Paths:|  9697   |  9448   |    8    |   127   |   114   |   32    |    8    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.001  |  0.010  |  0.142  |  0.000  |  0.001  |  0.105  | -0.001  |
|           TNS (ns):| -0.001  |  0.000  |  0.000  |  0.000  |  0.000  |  0.000  | -0.001  |
|    Violating Paths:|    1    |    0    |    0    |    0    |    0    |    0    |    1    |
|          All Paths:|  10187  |  9930   |   24    |   123   |   110   |   32    |    8    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 49.070%
------------------------------------------------------------------
Begin: Collecting metrics
 ---------------------------------------------------------------------------------------------------------------------- 
| Snapshot           | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                    | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|--------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary    |    -0.488 |   -0.488 |           |       -1 |       49.05 | 0:00:04  |        5849 |    6 |  22 |
| ccopt_pro          |           |          |           |          |             | 0:00:13  |        7628 |      |     |
| drv_eco_fixing     |    -0.492 |   -0.492 |        -0 |       -1 |       49.20 | 0:00:15  |        6109 |    0 |   0 |
| wns_fixing         |    -0.492 |   -0.492 |        -0 |       -0 |       49.20 | 0:00:09  |        6666 |      |     |
| tns_fixing         |    -0.492 |   -0.492 |        -0 |       -0 |       49.20 | 0:00:06  |        6468 |      |     |
| initial_summary_2  |    -0.492 |   -0.492 |           |       -0 |       49.06 | 0:00:43  |        6086 |    0 |   0 |
| hold_fixing        |           |   -0.492 |           |       -0 |       49.20 | 0:00:06  |        5916 |      |     |
| route_type_fixing  |           |          |           |          |             | 0:00:02  |        5917 |      |     |
| pre_route_summary  |    -0.492 |   -0.492 |           |       -0 |       49.07 | 0:00:02  |        5917 |    0 |   0 |
| eco_route          |           |          |           |          |             | 0:01:01  |        5623 |      |     |
| post_route_summary |    -0.488 |   -0.488 |           |       -0 |       49.07 | 0:00:29  |        6023 |    0 |   0 |
| tns_eco_fixing     |    -0.488 |   -0.488 |        -0 |       -0 |       49.20 | 0:00:05  |        6442 |      |     |
| final_summary      |    -0.488 |   -0.488 |           |       -0 |       49.07 | 0:00:44  |        6030 |    0 |   0 |
 ---------------------------------------------------------------------------------------------------------------------- 
End: Collecting metrics
**optDesign ... cpu = 0:15:20, real = 0:06:15, mem = 4469.1M, totSessionCpu=1:38:00 **
 ReSet Options after AAE Based Opt flow 
Opt: RC extraction mode changed to 'detail'
*** Finished optDesign ***
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   final
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   opt_design_postroute
Info: final physical memory for 9 CRR processes is 916.81MB.
Info: Summary of CRR changes:
      - Timing transform commits:       0
Info: Destroy the CCOpt slew target map.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-6191          2  Using a captable file is not recommended...
WARNING   IMPSP-270            1  Cannot find a legal location for MASTER ...
ERROR     IMPSP-9022           1  Command '%s' completed with some error(s...
ERROR     IMPSP-2021           1  Could not legalize <%d> instances in the...
WARNING   IMPSP-2020          19  Cannot find a legal location for instanc...
WARNING   IMPOPT-7320          1  Glitch fixing has been disabled since gl...
WARNING   IMPOPT-306           1  Found placement violations in the postRo...
WARNING   IMPOPT-7077          1  Some of the LEF equivalent cells have di...
WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
WARNING   IMPCCOPT-2441       15  The target_max_trans %s is too low for d...
WARNING   NRIF-95             18  Option setNanoRouteMode -routeTopRouting...
WARNING   IMPPSP-1131         20  For techSite %s, row: (%d, %d) - (%d, %d...
WARNING   IMPPSP-1132          2  For techSite %s, have a total of %d rows...
*** Message Summary: 81 warning(s), 2 error(s)

Removing temporary dont_use automatically set for cells with technology sites with no row.
*** optDesign #2 [finish] () : cpu/real = 0:15:24.9/0:06:43.6 (2.3), totSession cpu/real = 1:38:05.2/0:37:48.6 (2.6), mem = 5870.6M
The in-memory database contained RC information but was not saved. To save 
the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
#% Begin save design ... (date=05/19 01:43:52, mem=4365.0M)
INFO: Current data have to be saved into a temporary db: 'ORCA_TOP_route.innovus.dat.tmp' first. It will be renamed to the correct name 'ORCA_TOP_route.innovus.dat' after the old db was deleted.
% Begin Save ccopt configuration ... (date=05/19 01:43:52, mem=4365.0M)
% End Save ccopt configuration ... (date=05/19 01:43:52, total cpu=0:00:00.3, real=0:00:00.0, peak res=4365.4M, current mem=4365.4M)
% Begin Save netlist data ... (date=05/19 01:43:52, mem=4365.4M)
Writing Binary DB to ORCA_TOP_route.innovus.dat.tmp/vbin/ORCA_TOP.v.bin in multi-threaded mode...
% End Save netlist data ... (date=05/19 01:43:53, total cpu=0:00:00.4, real=0:00:01.0, peak res=4366.0M, current mem=4366.0M)
Saving symbol-table file in separate thread ...
Saving congestion map file in separate thread ...
Saving congestion map file ORCA_TOP_route.innovus.dat.tmp/ORCA_TOP.route.congmap.gz ...
% Begin Save AAE data ... (date=05/19 01:43:53, mem=4366.5M)
Saving AAE Data ...
% End Save AAE data ... (date=05/19 01:43:53, total cpu=0:00:00.2, real=0:00:00.0, peak res=4366.5M, current mem=4365.7M)
Saving preference file ORCA_TOP_route.innovus.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
*info - save blackBox cells to lef file ORCA_TOP_route.innovus.dat.tmp/ORCA_TOP.bbox.lef
Saving Drc markers ...
... 93 markers are saved ...
... 93 geometry drc markers are saved ...
... 0 antenna drc markers are saved ...
Saving SCANDEF file ...
*** Scan Trace Summary (runtime: cpu: 0:00:00.1 , real: 0:00:00.0): 
Successfully traced 5 scan chains (total 5106 scan bits).
Start applying DEF ordered sections ...
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_CTL_U1_count_int_reg_5_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/trans3_reg" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/mega_shift_reg_0__2_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/mega_shift_reg_0__28_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/mega_shift_reg_0__20_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/mega_shift_reg_0__30_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/mega_shift_reg_0__12_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/mega_shift_reg_0__29_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/mega_shift_reg_0__6_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/mega_shift_reg_0__14_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/mega_shift_reg_0__25_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/mega_shift_reg_0__4_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/mega_shift_reg_0__18_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/mega_shift_reg_0__27_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/mega_shift_reg_0__10_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/mega_shift_reg_0__19_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/mega_shift_reg_0__9_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/mega_shift_reg_0__22_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/mega_shift_reg_0__26_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/mega_shift_reg_0__0_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (EMS-27):	Message (IMPSC-1138) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Successfully applied all DEF ordered sections.
*** Scan Sanity Check Summary:
*** 5 scan chains passed sanity check.
Saving special route data file in separate thread ...
Saving PG file in separate thread ...
Saving placement file in separate thread ...
Saving route file in separate thread ...
Saving property file in separate thread ...
Saving PG file ORCA_TOP_route.innovus.dat.tmp/ORCA_TOP.pg.gz, version#2, (Created by Innovus v23.10-p003_1 on Sun May 19 01:43:59 2024)
** Saving stdCellPlacement_binary (version# 2) ...
Saving property file ORCA_TOP_route.innovus.dat.tmp/ORCA_TOP.prop
Save Adaptive View Pruning View Names to Binary file
func_worst_scenario
*** Completed saveProperty (cpu=0:00:00.4 real=0:00:00.0 mem=6059.2M) ***
*** Completed savePGFile (cpu=0:00:00.5 real=0:00:00.0 mem=6059.2M) ***
TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
*** Completed saveRoute (cpu=0:00:01.3 real=0:00:01.0 mem=6035.2M) ***
TAT_INFO: ::saveRoute REAL = 1 : CPU = 0 : MEM = 0.
TAT_INFO: ::db::saveAnnotationAndProp REAL = 0 : CPU = 0 : MEM = 0.
#Saving pin access data to file ORCA_TOP_route.innovus.dat.tmp/ORCA_TOP.apa ...
#
Saving power intent database ...
TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
% Begin Save power constraints data ... (date=05/19 01:44:01, mem=4378.0M)
% End Save power constraints data ... (date=05/19 01:44:02, total cpu=0:00:00.1, real=0:00:00.0, peak res=4378.0M, current mem=4378.0M)
Generated self-contained design ORCA_TOP_route.innovus.dat.tmp
#% End save design ... (date=05/19 01:44:05, total cpu=0:00:11.5, real=0:00:14.0, peak res=4378.5M, current mem=4378.5M)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPSC-1138         139  In scan chain "%s" DEF ordered section, ...
*** Message Summary: 139 warning(s), 0 error(s)

######## FINAL REPORTS/OUTPUTS  #################
Updating ideal nets and annotations...
Clock tree spec update: Ideal nets, transition and delay annotations were updated to match active timing constraints.
Updating ideal nets and annotations done. (took cpu=0:00:00.1 real=0:00:00.1)
No differences between SDC and CTS ideal net status found.
Clock tree timing engine global stage delay update for worst_corner:setup.early...
Clock tree timing engine global stage delay update for worst_corner:setup.early done. (took cpu=0:00:00.8 real=0:00:00.1)
Clock tree timing engine global stage delay update for worst_corner:setup.late...
Clock tree timing engine global stage delay update for worst_corner:setup.late done. (took cpu=0:00:00.2 real=0:00:00.0)
Clock tree timing engine global stage delay update for best_corner:hold.early...
Clock tree timing engine global stage delay update for best_corner:hold.early done. (took cpu=0:00:00.3 real=0:00:00.1)
Clock tree timing engine global stage delay update for best_corner:hold.late...
Clock tree timing engine global stage delay update for best_corner:hold.late done. (took cpu=0:00:00.3 real=0:00:00.0)
Updating ideal nets and annotations...
Clock tree spec update: Ideal nets, transition and delay annotations were updated to match active timing constraints.
Updating ideal nets and annotations done. (took cpu=0:00:00.1 real=0:00:00.1)
No differences between SDC and CTS ideal net status found.
Clock tree timing engine global stage delay update for worst_corner:setup.early...
Clock tree timing engine global stage delay update for worst_corner:setup.early done. (took cpu=0:00:00.6 real=0:00:00.1)
Clock tree timing engine global stage delay update for worst_corner:setup.late...
Clock tree timing engine global stage delay update for worst_corner:setup.late done. (took cpu=0:00:00.3 real=0:00:00.0)
Clock tree timing engine global stage delay update for best_corner:hold.early...
Clock tree timing engine global stage delay update for best_corner:hold.early done. (took cpu=0:00:00.3 real=0:00:00.0)
Clock tree timing engine global stage delay update for best_corner:hold.late...
Clock tree timing engine global stage delay update for best_corner:hold.late done. (took cpu=0:00:00.3 real=0:00:00.0)
#-limit 100000                           # int, default=100000, user setting
#-check_same_via_cell true               # bool, default=false, user setting
#-report ../reports/ORCA_TOP.innovus.route.drc.all.rpt # string, default="", user setting
 *** Starting Verify DRC (MEM: 6378.4) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
 VERIFY_DRC: checking all layers except MRDL to MRDL ...
  VERIFY DRC ...... Using new threading
 VERIFY DRC ...... Sub-Area: {0.000 0.000 67.200 62.400} 1 of 130  Thread : 3
 VERIFY DRC ...... Sub-Area: {134.400 0.000 201.600 62.400} 3 of 130  Thread : 0
 VERIFY DRC ...... Sub-Area: {67.200 0.000 134.400 62.400} 2 of 130  Thread : 0
 VERIFY DRC ...... Sub-Area: {134.400 124.800 201.600 187.200} 29 of 130  Thread : 3
 VERIFY DRC ...... Sub-Area: {134.400 62.400 201.600 124.800} 16 of 130  Thread : 3
 VERIFY DRC ...... Sub-Area: {0.000 124.800 67.200 187.200} 27 of 130  Thread : 1
 VERIFY DRC ...... Sub-Area: {67.200 62.400 134.400 124.800} 15 of 130  Thread : 1
 VERIFY DRC ...... Sub-Area: {67.200 124.800 134.400 187.200} 28 of 130  Thread : 1
 VERIFY DRC ...... Sub-Area: {806.400 0.000 868.072 62.400} 13 of 130  Thread : 6
 VERIFY DRC ...... Sub-Area: {0.000 62.400 67.200 124.800} 14 of 130  Thread : 6
 VERIFY DRC ...... Sub-Area: {403.200 0.000 470.400 62.400} 7 of 130  Thread : 4
 VERIFY DRC ...... Sub-Area: {672.000 0.000 739.200 62.400} 11 of 130  Thread : 5
 VERIFY DRC ...... Sub-Area: {403.200 124.800 470.400 187.200} 33 of 130  Thread : 3
 VERIFY DRC ...... Sub-Area: {806.400 62.400 868.072 124.800} 26 of 130  Thread : 6
 VERIFY DRC ...... Sub-Area: {739.200 0.000 806.400 62.400} 12 of 130  Thread : 6
 VERIFY DRC ...... Sub-Area: {403.200 62.400 470.400 124.800} 20 of 130  Thread : 3
 VERIFY DRC ...... Sub-Area: {672.000 124.800 739.200 187.200} 37 of 130  Thread : 4
 VERIFY DRC ...... Sub-Area: {806.400 124.800 868.072 187.200} 39 of 130  Thread : 6
 VERIFY DRC ...... Sub-Area: {403.200 187.200 470.400 249.600} 46 of 130  Thread : 6
 VERIFY DRC ...... Sub-Area: {268.800 0.000 336.000 62.400} 5 of 130  Thread : 7
 VERIFY DRC ...... Sub-Area: {201.600 0.000 268.800 62.400} 4 of 130  Thread : 7
 VERIFY DRC ...... Sub-Area: {336.000 0.000 403.200 62.400} 6 of 130  Thread : 7
 VERIFY DRC ...... Sub-Area: {672.000 62.400 739.200 124.800} 24 of 130  Thread : 4
 VERIFY DRC ...... Sub-Area: {739.200 62.400 806.400 124.800} 25 of 130  Thread : 4
 VERIFY DRC ...... Sub-Area: {268.800 249.600 336.000 312.000} 57 of 130  Thread : 4
 VERIFY DRC ...... Sub-Area: {336.000 249.600 403.200 312.000} 58 of 130  Thread : 4
 VERIFY DRC ...... Sub-Area: {403.200 249.600 470.400 312.000} 59 of 130  Thread : 4
 VERIFY DRC ...... Sub-Area: {470.400 249.600 537.600 312.000} 60 of 130  Thread : 4
 VERIFY DRC ...... Sub-Area: {537.600 249.600 604.800 312.000} 61 of 130  Thread : 4
 VERIFY DRC ...... Sub-Area: {0.000 312.000 67.200 374.400} 66 of 130  Thread : 4
 VERIFY DRC ...... Sub-Area: {806.400 187.200 868.072 249.600} 52 of 130  Thread : 7
 VERIFY DRC ...... Sub-Area: {806.400 249.600 868.072 312.000} 65 of 130  Thread : 7
 VERIFY DRC ...... Sub-Area: {268.800 124.800 336.000 187.200} 31 of 130  Thread : 0
 VERIFY DRC ...... Sub-Area: {201.600 62.400 268.800 124.800} 17 of 130  Thread : 0
 VERIFY DRC ...... Sub-Area: {672.000 187.200 739.200 249.600} 50 of 130  Thread : 6
 VERIFY DRC ...... Sub-Area: {739.200 124.800 806.400 187.200} 38 of 130  Thread : 6
 VERIFY DRC ...... Sub-Area: {537.600 124.800 604.800 187.200} 35 of 130  Thread : 1
 VERIFY DRC ...... Sub-Area: {470.400 124.800 537.600 187.200} 34 of 130  Thread : 1
 VERIFY DRC ...... Sub-Area: {604.800 124.800 672.000 187.200} 36 of 130  Thread : 1
 VERIFY DRC ...... Sub-Area: {67.200 312.000 134.400 374.400} 67 of 130  Thread : 4
 VERIFY DRC ...... Sub-Area: {470.400 187.200 537.600 249.600} 47 of 130  Thread : 1
 VERIFY DRC ...... Sub-Area: {201.600 312.000 268.800 374.400} 69 of 130  Thread : 7
 VERIFY DRC ...... Sub-Area: {134.400 312.000 201.600 374.400} 68 of 130  Thread : 7
 VERIFY DRC ...... Sub-Area: {537.600 0.000 604.800 62.400} 9 of 130  Thread : 2
 VERIFY DRC ...... Sub-Area: {470.400 0.000 537.600 62.400} 8 of 130  Thread : 2
 VERIFY DRC ...... Sub-Area: {604.800 0.000 672.000 62.400} 10 of 130  Thread : 2
 VERIFY DRC ...... Sub-Area: {604.800 187.200 672.000 249.600} 49 of 130  Thread : 4
 VERIFY DRC ...... Sub-Area: {470.400 62.400 537.600 124.800} 21 of 130  Thread : 2
 VERIFY DRC ...... Sub-Area: {604.800 62.400 672.000 124.800} 23 of 130  Thread : 4
 VERIFY DRC ...... Sub-Area: {739.200 187.200 806.400 249.600} 51 of 130  Thread : 1
 VERIFY DRC ...... Sub-Area: {672.000 249.600 739.200 312.000} 63 of 130  Thread : 1
 VERIFY DRC ...... Sub-Area: {739.200 249.600 806.400 312.000} 64 of 130  Thread : 1
 VERIFY DRC ...... Sub-Area: {403.200 312.000 470.400 374.400} 72 of 130  Thread : 1
 VERIFY DRC ...... Sub-Area: {470.400 312.000 537.600 374.400} 73 of 130  Thread : 1
 VERIFY DRC ...... Sub-Area: {537.600 312.000 604.800 374.400} 74 of 130  Thread : 1
 VERIFY DRC ...... Sub-Area: {268.800 62.400 336.000 124.800} 18 of 130  Thread : 0
 VERIFY DRC ...... Sub-Area: {336.000 62.400 403.200 124.800} 19 of 130  Thread : 0
 VERIFY DRC ...... Sub-Area: {604.800 312.000 672.000 374.400} 75 of 130  Thread : 1
 VERIFY DRC ...... Sub-Area: {0.000 374.400 67.200 436.800} 79 of 130  Thread : 1
 VERIFY DRC ...... Sub-Area: {67.200 374.400 134.400 436.800} 80 of 130  Thread : 1
 VERIFY DRC ...... Sub-Area: {134.400 374.400 201.600 436.800} 81 of 130  Thread : 1
 VERIFY DRC ...... Sub-Area: {739.200 312.000 806.400 374.400} 77 of 130  Thread : 0
 VERIFY DRC ...... Sub-Area: {537.600 62.400 604.800 124.800} 22 of 130  Thread : 4
 VERIFY DRC ...... Sub-Area: {672.000 312.000 739.200 374.400} 76 of 130  Thread : 0
 VERIFY DRC ...... Sub-Area: {537.600 374.400 604.800 436.800} 87 of 130  Thread : 0
 VERIFY DRC ...... Sub-Area: {604.800 374.400 672.000 436.800} 88 of 130  Thread : 0
 VERIFY DRC ...... Sub-Area: {672.000 374.400 739.200 436.800} 89 of 130  Thread : 0
 VERIFY DRC ...... Sub-Area: {806.400 312.000 868.072 374.400} 78 of 130  Thread : 4
 VERIFY DRC ...... Sub-Area: {0.000 436.800 67.200 499.200} 92 of 130  Thread : 0
 VERIFY DRC ...... Sub-Area: {739.200 374.400 806.400 436.800} 90 of 130  Thread : 4
 VERIFY DRC ...... Sub-Area: {67.200 436.800 134.400 499.200} 93 of 130  Thread : 0
 VERIFY DRC ...... Sub-Area: {806.400 374.400 868.072 436.800} 91 of 130  Thread : 4
 VERIFY DRC ...... Sub-Area: {134.400 436.800 201.600 499.200} 94 of 130  Thread : 0
 VERIFY DRC ...... Sub-Area: {537.600 436.800 604.800 499.200} 100 of 130  Thread : 0
 VERIFY DRC ...... Sub-Area: {604.800 436.800 672.000 499.200} 101 of 130  Thread : 0
 VERIFY DRC ...... Sub-Area: {672.000 436.800 739.200 499.200} 102 of 130  Thread : 0
 VERIFY DRC ...... Sub-Area: {739.200 436.800 806.400 499.200} 103 of 130  Thread : 0
 VERIFY DRC ...... Sub-Area: {806.400 436.800 868.072 499.200} 104 of 130  Thread : 0
 VERIFY DRC ...... Sub-Area: {0.000 499.200 67.200 561.600} 105 of 130  Thread : 0
 VERIFY DRC ...... Sub-Area: {67.200 499.200 134.400 561.600} 106 of 130  Thread : 0
 VERIFY DRC ...... Sub-Area: {134.400 499.200 201.600 561.600} 107 of 130  Thread : 0
 VERIFY DRC ...... Sub-Area: {403.200 499.200 470.400 561.600} 111 of 130  Thread : 0
 VERIFY DRC ...... Sub-Area: {470.400 499.200 537.600 561.600} 112 of 130  Thread : 0
 VERIFY DRC ...... Sub-Area: {537.600 499.200 604.800 561.600} 113 of 130  Thread : 0
 VERIFY DRC ...... Sub-Area: {604.800 499.200 672.000 561.600} 114 of 130  Thread : 0
 VERIFY DRC ...... Sub-Area: {672.000 499.200 739.200 561.600} 115 of 130  Thread : 0
 VERIFY DRC ...... Sub-Area: {739.200 499.200 806.400 561.600} 116 of 130  Thread : 0
 VERIFY DRC ...... Sub-Area: {806.400 499.200 868.072 561.600} 117 of 130  Thread : 0
 VERIFY DRC ...... Sub-Area: {0.000 561.600 67.200 620.008} 118 of 130  Thread : 0
 VERIFY DRC ...... Sub-Area: {67.200 561.600 134.400 620.008} 119 of 130  Thread : 0
 VERIFY DRC ...... Sub-Area: {134.400 561.600 201.600 620.008} 120 of 130  Thread : 0
 VERIFY DRC ...... Sub-Area: {201.600 561.600 268.800 620.008} 121 of 130  Thread : 0
 VERIFY DRC ...... Sub-Area: {134.400 187.200 201.600 249.600} 42 of 130  Thread : 3
 VERIFY DRC ...... Sub-Area: {134.400 249.600 201.600 312.000} 55 of 130  Thread : 3
 VERIFY DRC ...... Sub-Area: {403.200 561.600 470.400 620.008} 124 of 130  Thread : 3
 VERIFY DRC ...... Sub-Area: {470.400 561.600 537.600 620.008} 125 of 130  Thread : 3
 VERIFY DRC ...... Sub-Area: {537.600 561.600 604.800 620.008} 126 of 130  Thread : 3
 VERIFY DRC ...... Sub-Area: {604.800 561.600 672.000 620.008} 127 of 130  Thread : 3
 VERIFY DRC ...... Sub-Area: {672.000 561.600 739.200 620.008} 128 of 130  Thread : 3
 VERIFY DRC ...... Sub-Area: {739.200 561.600 806.400 620.008} 129 of 130  Thread : 3
 VERIFY DRC ...... Sub-Area: {806.400 561.600 868.072 620.008} 130 of 130  Thread : 3
 VERIFY DRC ...... Sub-Area: {268.800 312.000 336.000 374.400} 70 of 130  Thread : 7
 VERIFY DRC ...... Sub-Area: {268.800 561.600 336.000 620.008} 122 of 130  Thread : 0
 VERIFY DRC ...... Sub-Area: {268.800 436.800 336.000 499.200} 96 of 130  Thread : 4
 VERIFY DRC ...... Sub-Area: {201.600 499.200 268.800 561.600} 108 of 130  Thread : 7
 VERIFY DRC ...... Sub-Area: {201.600 374.400 268.800 436.800} 82 of 130  Thread : 4
 VERIFY DRC ...... Sub-Area: {403.200 374.400 470.400 436.800} 85 of 130  Thread : 1
 VERIFY DRC ...... Sub-Area: {268.800 187.200 336.000 249.600} 44 of 130  Thread : 6
 VERIFY DRC ...... Sub-Area: {201.600 124.800 268.800 187.200} 30 of 130  Thread : 6
 VERIFY DRC ...... Sub-Area: {336.000 124.800 403.200 187.200} 32 of 130  Thread : 7
 VERIFY DRC ...... Sub-Area: {201.600 249.600 268.800 312.000} 56 of 130  Thread : 3
 VERIFY DRC ...... Sub-Area: {336.000 187.200 403.200 249.600} 45 of 130  Thread : 7
 VERIFY DRC ...... Sub-Area: {336.000 561.600 403.200 620.008} 123 of 130  Thread : 0
 VERIFY DRC ...... Sub-Area: {0.000 187.200 67.200 249.600} 40 of 130  Thread : 5
 VERIFY DRC ...... Sub-Area: {537.600 187.200 604.800 249.600} 48 of 130  Thread : 2
 VERIFY DRC ...... Sub-Area: {604.800 249.600 672.000 312.000} 62 of 130  Thread : 2
 VERIFY DRC ...... Sub-Area: {268.800 374.400 336.000 436.800} 83 of 130  Thread : 4
 VERIFY DRC ...... Sub-Area: {336.000 312.000 403.200 374.400} 71 of 130  Thread : 4
 VERIFY DRC ...... Sub-Area: {470.400 374.400 537.600 436.800} 86 of 130  Thread : 1
 VERIFY DRC ...... Sub-Area: {470.400 436.800 537.600 499.200} 99 of 130  Thread : 1
 VERIFY DRC ...... Sub-Area: {201.600 187.200 268.800 249.600} 43 of 130  Thread : 3
 VERIFY DRC ...... Sub-Area: {268.800 499.200 336.000 561.600} 109 of 130  Thread : 0
 VERIFY DRC ...... Sub-Area: {201.600 436.800 268.800 499.200} 95 of 130  Thread : 0
 VERIFY DRC ...... Sub-Area: {67.200 187.200 134.400 249.600} 41 of 130  Thread : 5
 VERIFY DRC ...... Sub-Area: {0.000 249.600 67.200 312.000} 53 of 130  Thread : 5
 VERIFY DRC ...... Sub-Area: {67.200 249.600 134.400 312.000} 54 of 130  Thread : 5
 VERIFY DRC ...... Sub-Area: {336.000 374.400 403.200 436.800} 84 of 130  Thread : 4
 VERIFY DRC ...... Sub-Area: {336.000 499.200 403.200 561.600} 110 of 130  Thread : 3
 VERIFY DRC ...... Sub-Area: {336.000 436.800 403.200 499.200} 97 of 130  Thread : 3
 VERIFY DRC ...... Thread : 5 finished.
 VERIFY DRC ...... Thread : 4 finished.
 VERIFY DRC ...... Thread : 0 finished.
 VERIFY DRC ...... Thread : 1 finished.
 VERIFY DRC ...... Thread : 2 finished.
 VERIFY DRC ...... Thread : 7 finished.
 VERIFY DRC ...... Thread : 6 finished.
 VERIFY DRC ...... Sub-Area: {403.200 436.800 470.400 499.200} 98 of 130  Thread : 3
 VERIFY DRC ...... Thread : 3 finished.
 VERIFY_DRC: checking layers from MRDL to MRDL ...
**WARN: (IMPVFG-1198):	The number of CPUs requested 8 is larger than that verify_drc used 1. In Multithreading mode, the number of CPUs verify_drc used is not larger than the number of subareas.
 Use 'setMultiCpuUsage -localCpu' to specify the less cup number if the verify area is not large.
  VERIFY DRC ...... Using new threading
  VERIFY DRC ...... Sub-Area: {0.000 0.000 868.072 620.008} 1 of 1
  VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.

  Verification Complete : 4831 Viols.

 Violation Summary By Layer and Type:

	         MetSpc    Short   MinEnc   Protru   CShort      Mar   CutSpc    outOD   Totals
	M1            4      584      387        0        0        0        0        1      976
	VIA1          0        0        0        0       14        0        1        0       15
	M2          834      119        0        0        0        2        0        0      955
	VIA2          0        0        0        0        1        0        0        0        1
	M3          829      106        1        0        0        1        0        0      937
	M4          829      103        0        0        0        0        0        0      932
	M5          823       94        0        0        0        0        0        0      917
	M8            0        0        0       98        0        0        0        0       98
	Totals     3319     1006      388       98       15        3        1        1     4831

 *** End Verify DRC (CPU TIME: 0:19:37  ELAPSED TIME: 0:03:54  MEM: 112.1M) ***

#-check_only regular                     # enums={all regular special selected_net selected cell default}, default=regular+special, user setting
#-limit 100000                           # int, default=100000, user setting
#-check_same_via_cell true               # bool, default=false, user setting
#-report ../reports/ORCA_TOP.innovus.route.drc.regular.rpt # string, default="", user setting
 *** Starting Verify DRC (MEM: 6490.5) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
 VERIFY_DRC: checking all layers except MRDL to MRDL ...
  VERIFY DRC ...... Using new threading
 VERIFY DRC ...... Sub-Area: {0.000 0.000 67.200 62.400} 1 of 130  Thread : 3
 VERIFY DRC ...... Sub-Area: {134.400 124.800 201.600 187.200} 29 of 130  Thread : 3
 VERIFY DRC ...... Sub-Area: {134.400 0.000 201.600 62.400} 3 of 130  Thread : 7
 VERIFY DRC ...... Sub-Area: {201.600 124.800 268.800 187.200} 30 of 130  Thread : 3
 VERIFY DRC ...... Sub-Area: {67.200 0.000 134.400 62.400} 2 of 130  Thread : 7
 VERIFY DRC ...... Sub-Area: {0.000 124.800 67.200 187.200} 27 of 130  Thread : 6
 VERIFY DRC ...... Sub-Area: {134.400 62.400 201.600 124.800} 16 of 130  Thread : 7
 VERIFY DRC ...... Sub-Area: {67.200 62.400 134.400 124.800} 15 of 130  Thread : 7
 VERIFY DRC ...... Sub-Area: {67.200 124.800 134.400 187.200} 28 of 130  Thread : 7
 VERIFY DRC ...... Sub-Area: {806.400 0.000 868.072 62.400} 13 of 130  Thread : 1
 VERIFY DRC ...... Sub-Area: {0.000 62.400 67.200 124.800} 14 of 130  Thread : 1
 VERIFY DRC ...... Sub-Area: {672.000 0.000 739.200 62.400} 11 of 130  Thread : 5
 VERIFY DRC ...... Sub-Area: {403.200 0.000 470.400 62.400} 7 of 130  Thread : 2
 VERIFY DRC ...... Sub-Area: {403.200 124.800 470.400 187.200} 33 of 130  Thread : 6
 VERIFY DRC ...... Sub-Area: {806.400 62.400 868.072 124.800} 26 of 130  Thread : 1
 VERIFY DRC ...... Sub-Area: {806.400 124.800 868.072 187.200} 39 of 130  Thread : 1
 VERIFY DRC ...... Sub-Area: {403.200 62.400 470.400 124.800} 20 of 130  Thread : 6
 VERIFY DRC ...... Sub-Area: {672.000 62.400 739.200 124.800} 24 of 130  Thread : 5
 VERIFY DRC ...... Sub-Area: {403.200 187.200 470.400 249.600} 46 of 130  Thread : 6
 VERIFY DRC ...... Sub-Area: {739.200 0.000 806.400 62.400} 12 of 130  Thread : 5
 VERIFY DRC ...... Sub-Area: {268.800 0.000 336.000 62.400} 5 of 130  Thread : 4
 VERIFY DRC ...... Sub-Area: {672.000 124.800 739.200 187.200} 37 of 130  Thread : 6
 VERIFY DRC ...... Sub-Area: {201.600 0.000 268.800 62.400} 4 of 130  Thread : 4
 VERIFY DRC ...... Sub-Area: {336.000 0.000 403.200 62.400} 6 of 130  Thread : 6
 VERIFY DRC ...... Sub-Area: {739.200 62.400 806.400 124.800} 25 of 130  Thread : 4
 VERIFY DRC ...... Sub-Area: {268.800 249.600 336.000 312.000} 57 of 130  Thread : 4
 VERIFY DRC ...... Sub-Area: {336.000 249.600 403.200 312.000} 58 of 130  Thread : 4
 VERIFY DRC ...... Sub-Area: {403.200 249.600 470.400 312.000} 59 of 130  Thread : 4
 VERIFY DRC ...... Sub-Area: {470.400 249.600 537.600 312.000} 60 of 130  Thread : 4
 VERIFY DRC ...... Sub-Area: {537.600 249.600 604.800 312.000} 61 of 130  Thread : 4
 VERIFY DRC ...... Sub-Area: {0.000 312.000 67.200 374.400} 66 of 130  Thread : 4
 VERIFY DRC ...... Sub-Area: {806.400 187.200 868.072 249.600} 52 of 130  Thread : 5
 VERIFY DRC ...... Sub-Area: {806.400 249.600 868.072 312.000} 65 of 130  Thread : 5
 VERIFY DRC ...... Sub-Area: {268.800 124.800 336.000 187.200} 31 of 130  Thread : 3
 VERIFY DRC ...... Sub-Area: {201.600 62.400 268.800 124.800} 17 of 130  Thread : 3
 VERIFY DRC ...... Sub-Area: {67.200 312.000 134.400 374.400} 67 of 130  Thread : 4
 VERIFY DRC ...... Sub-Area: {672.000 187.200 739.200 249.600} 50 of 130  Thread : 6
 VERIFY DRC ...... Sub-Area: {739.200 124.800 806.400 187.200} 38 of 130  Thread : 6
 VERIFY DRC ...... Sub-Area: {201.600 312.000 268.800 374.400} 69 of 130  Thread : 5
 VERIFY DRC ...... Sub-Area: {604.800 249.600 672.000 312.000} 62 of 130  Thread : 5
 VERIFY DRC ...... Sub-Area: {537.600 124.800 604.800 187.200} 35 of 130  Thread : 7
 VERIFY DRC ...... Sub-Area: {470.400 124.800 537.600 187.200} 34 of 130  Thread : 7
 VERIFY DRC ...... Sub-Area: {604.800 124.800 672.000 187.200} 36 of 130  Thread : 7
 VERIFY DRC ...... Sub-Area: {470.400 187.200 537.600 249.600} 47 of 130  Thread : 7
 VERIFY DRC ...... Sub-Area: {537.600 0.000 604.800 62.400} 9 of 130  Thread : 0
 VERIFY DRC ...... Sub-Area: {470.400 0.000 537.600 62.400} 8 of 130  Thread : 0
 VERIFY DRC ...... Sub-Area: {604.800 0.000 672.000 62.400} 10 of 130  Thread : 0
 VERIFY DRC ...... Sub-Area: {470.400 62.400 537.600 124.800} 21 of 130  Thread : 0
 VERIFY DRC ...... Sub-Area: {134.400 312.000 201.600 374.400} 68 of 130  Thread : 5
 VERIFY DRC ...... Sub-Area: {739.200 187.200 806.400 249.600} 51 of 130  Thread : 6
 VERIFY DRC ...... Sub-Area: {672.000 249.600 739.200 312.000} 63 of 130  Thread : 6
 VERIFY DRC ...... Sub-Area: {739.200 249.600 806.400 312.000} 64 of 130  Thread : 6
 VERIFY DRC ...... Sub-Area: {403.200 312.000 470.400 374.400} 72 of 130  Thread : 6
 VERIFY DRC ...... Sub-Area: {470.400 312.000 537.600 374.400} 73 of 130  Thread : 6
 VERIFY DRC ...... Sub-Area: {537.600 62.400 604.800 124.800} 22 of 130  Thread : 0
 VERIFY DRC ...... Sub-Area: {604.800 62.400 672.000 124.800} 23 of 130  Thread : 0
 VERIFY DRC ...... Sub-Area: {537.600 312.000 604.800 374.400} 74 of 130  Thread : 6
 VERIFY DRC ...... Sub-Area: {268.800 62.400 336.000 124.800} 18 of 130  Thread : 3
 VERIFY DRC ...... Sub-Area: {806.400 312.000 868.072 374.400} 78 of 130  Thread : 6
 VERIFY DRC ...... Sub-Area: {0.000 374.400 67.200 436.800} 79 of 130  Thread : 6
 VERIFY DRC ...... Sub-Area: {672.000 312.000 739.200 374.400} 76 of 130  Thread : 0
 VERIFY DRC ...... Sub-Area: {67.200 374.400 134.400 436.800} 80 of 130  Thread : 6
 VERIFY DRC ...... Sub-Area: {336.000 62.400 403.200 124.800} 19 of 130  Thread : 3
 VERIFY DRC ...... Sub-Area: {134.400 374.400 201.600 436.800} 81 of 130  Thread : 3
 VERIFY DRC ...... Sub-Area: {739.200 312.000 806.400 374.400} 77 of 130  Thread : 6
 VERIFY DRC ...... Sub-Area: {604.800 312.000 672.000 374.400} 75 of 130  Thread : 0
 VERIFY DRC ...... Sub-Area: {739.200 374.400 806.400 436.800} 90 of 130  Thread : 6
 VERIFY DRC ...... Sub-Area: {672.000 374.400 739.200 436.800} 89 of 130  Thread : 6
 VERIFY DRC ...... Sub-Area: {537.600 374.400 604.800 436.800} 87 of 130  Thread : 0
 VERIFY DRC ...... Sub-Area: {806.400 374.400 868.072 436.800} 91 of 130  Thread : 6
 VERIFY DRC ...... Sub-Area: {0.000 436.800 67.200 499.200} 92 of 130  Thread : 6
 VERIFY DRC ...... Sub-Area: {67.200 436.800 134.400 499.200} 93 of 130  Thread : 6
 VERIFY DRC ...... Sub-Area: {134.400 436.800 201.600 499.200} 94 of 130  Thread : 6
 VERIFY DRC ...... Sub-Area: {604.800 374.400 672.000 436.800} 88 of 130  Thread : 0
 VERIFY DRC ...... Sub-Area: {201.600 436.800 268.800 499.200} 95 of 130  Thread : 6
 VERIFY DRC ...... Sub-Area: {537.600 436.800 604.800 499.200} 100 of 130  Thread : 0
 VERIFY DRC ...... Sub-Area: {604.800 436.800 672.000 499.200} 101 of 130  Thread : 0
 VERIFY DRC ...... Sub-Area: {672.000 436.800 739.200 499.200} 102 of 130  Thread : 0
 VERIFY DRC ...... Sub-Area: {739.200 436.800 806.400 499.200} 103 of 130  Thread : 0
 VERIFY DRC ...... Sub-Area: {806.400 436.800 868.072 499.200} 104 of 130  Thread : 0
 VERIFY DRC ...... Sub-Area: {0.000 499.200 67.200 561.600} 105 of 130  Thread : 0
 VERIFY DRC ...... Sub-Area: {67.200 499.200 134.400 561.600} 106 of 130  Thread : 0
 VERIFY DRC ...... Sub-Area: {134.400 499.200 201.600 561.600} 107 of 130  Thread : 0
 VERIFY DRC ...... Sub-Area: {403.200 499.200 470.400 561.600} 111 of 130  Thread : 0
 VERIFY DRC ...... Sub-Area: {470.400 499.200 537.600 561.600} 112 of 130  Thread : 0
 VERIFY DRC ...... Sub-Area: {537.600 499.200 604.800 561.600} 113 of 130  Thread : 0
 VERIFY DRC ...... Sub-Area: {604.800 499.200 672.000 561.600} 114 of 130  Thread : 0
 VERIFY DRC ...... Sub-Area: {672.000 499.200 739.200 561.600} 115 of 130  Thread : 0
 VERIFY DRC ...... Sub-Area: {739.200 499.200 806.400 561.600} 116 of 130  Thread : 0
 VERIFY DRC ...... Sub-Area: {806.400 499.200 868.072 561.600} 117 of 130  Thread : 0
 VERIFY DRC ...... Sub-Area: {0.000 561.600 67.200 620.008} 118 of 130  Thread : 0
 VERIFY DRC ...... Sub-Area: {67.200 561.600 134.400 620.008} 119 of 130  Thread : 0
 VERIFY DRC ...... Sub-Area: {134.400 561.600 201.600 620.008} 120 of 130  Thread : 0
 VERIFY DRC ...... Sub-Area: {201.600 561.600 268.800 620.008} 121 of 130  Thread : 0
 VERIFY DRC ...... Sub-Area: {134.400 187.200 201.600 249.600} 42 of 130  Thread : 1
 VERIFY DRC ...... Sub-Area: {134.400 249.600 201.600 312.000} 55 of 130  Thread : 1
 VERIFY DRC ...... Sub-Area: {403.200 561.600 470.400 620.008} 124 of 130  Thread : 1
 VERIFY DRC ...... Sub-Area: {470.400 561.600 537.600 620.008} 125 of 130  Thread : 1
 VERIFY DRC ...... Sub-Area: {537.600 561.600 604.800 620.008} 126 of 130  Thread : 1
 VERIFY DRC ...... Sub-Area: {604.800 561.600 672.000 620.008} 127 of 130  Thread : 1
 VERIFY DRC ...... Sub-Area: {672.000 561.600 739.200 620.008} 128 of 130  Thread : 1
 VERIFY DRC ...... Sub-Area: {739.200 561.600 806.400 620.008} 129 of 130  Thread : 1
 VERIFY DRC ...... Sub-Area: {806.400 561.600 868.072 620.008} 130 of 130  Thread : 1
 VERIFY DRC ...... Sub-Area: {268.800 312.000 336.000 374.400} 70 of 130  Thread : 5
 VERIFY DRC ...... Sub-Area: {0.000 187.200 67.200 249.600} 40 of 130  Thread : 2
 VERIFY DRC ...... Sub-Area: {268.800 561.600 336.000 620.008} 122 of 130  Thread : 0
 VERIFY DRC ...... Sub-Area: {403.200 374.400 470.400 436.800} 85 of 130  Thread : 3
 VERIFY DRC ...... Sub-Area: {336.000 312.000 403.200 374.400} 71 of 130  Thread : 3
 VERIFY DRC ...... Sub-Area: {268.800 436.800 336.000 499.200} 96 of 130  Thread : 6
 VERIFY DRC ...... Sub-Area: {201.600 499.200 268.800 561.600} 108 of 130  Thread : 1
 VERIFY DRC ...... Sub-Area: {201.600 374.400 268.800 436.800} 82 of 130  Thread : 6
 VERIFY DRC ...... Sub-Area: {537.600 187.200 604.800 249.600} 48 of 130  Thread : 7
 VERIFY DRC ...... Sub-Area: {336.000 561.600 403.200 620.008} 123 of 130  Thread : 0
 VERIFY DRC ...... Sub-Area: {268.800 187.200 336.000 249.600} 44 of 130  Thread : 4
 VERIFY DRC ...... Sub-Area: {336.000 124.800 403.200 187.200} 32 of 130  Thread : 4
 VERIFY DRC ...... Sub-Area: {336.000 187.200 403.200 249.600} 45 of 130  Thread : 4
 VERIFY DRC ...... Sub-Area: {604.800 187.200 672.000 249.600} 49 of 130  Thread : 7
 VERIFY DRC ...... Sub-Area: {67.200 187.200 134.400 249.600} 41 of 130  Thread : 2
 VERIFY DRC ...... Sub-Area: {0.000 249.600 67.200 312.000} 53 of 130  Thread : 2
 VERIFY DRC ...... Sub-Area: {67.200 249.600 134.400 312.000} 54 of 130  Thread : 2
 VERIFY DRC ...... Sub-Area: {470.400 374.400 537.600 436.800} 86 of 130  Thread : 5
 VERIFY DRC ...... Sub-Area: {470.400 436.800 537.600 499.200} 99 of 130  Thread : 5
 VERIFY DRC ...... Sub-Area: {201.600 187.200 268.800 249.600} 43 of 130  Thread : 6
 VERIFY DRC ...... Sub-Area: {201.600 249.600 268.800 312.000} 56 of 130  Thread : 6
 VERIFY DRC ...... Sub-Area: {268.800 499.200 336.000 561.600} 109 of 130  Thread : 0
 VERIFY DRC ...... Sub-Area: {336.000 374.400 403.200 436.800} 84 of 130  Thread : 3
 VERIFY DRC ...... Sub-Area: {336.000 499.200 403.200 561.600} 110 of 130  Thread : 0
 VERIFY DRC ...... Sub-Area: {403.200 436.800 470.400 499.200} 98 of 130  Thread : 0
 VERIFY DRC ...... Sub-Area: {268.800 374.400 336.000 436.800} 83 of 130  Thread : 3
 VERIFY DRC ...... Thread : 0 finished.
 VERIFY DRC ...... Thread : 6 finished.
 VERIFY DRC ...... Thread : 5 finished.
 VERIFY DRC ...... Thread : 2 finished.
 VERIFY DRC ...... Thread : 7 finished.
 VERIFY DRC ...... Thread : 1 finished.
 VERIFY DRC ...... Thread : 4 finished.
 VERIFY DRC ...... Sub-Area: {336.000 436.800 403.200 499.200} 97 of 130  Thread : 3
 VERIFY DRC ...... Thread : 3 finished.
 VERIFY_DRC: checking layers from MRDL to MRDL ...
**WARN: (IMPVFG-1198):	The number of CPUs requested 8 is larger than that verify_drc used 1. In Multithreading mode, the number of CPUs verify_drc used is not larger than the number of subareas.
 Use 'setMultiCpuUsage -localCpu' to specify the less cup number if the verify area is not large.
  VERIFY DRC ...... Using new threading
  VERIFY DRC ...... Sub-Area: {0.000 0.000 868.072 620.008} 1 of 1
  VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.

  Verification Complete : 55 Viols.

 Violation Summary By Layer and Type:

	          Short   CShort   MetSpc      Mar   CutSpc   Totals
	M1           11        0        1        0        0       12
	VIA1          0       14        0        0        1       15
	M2           17        0        4        2        0       23
	VIA2          0        1        0        0        0        1
	M3            3        0        0        1        0        4
	Totals       31       15        5        3        1       55

 *** End Verify DRC (CPU TIME: 0:19:59  ELAPSED TIME: 0:04:02  MEM: 548.1M) ***

VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Sun May 19 01:52:05 2024

Design Name: ORCA_TOP
Database Units: 1000
Design Boundary: (0.0000, 0.0000) (868.0720, 620.0080)
Error Limit = 100000; Warning Limit = 50
Check all nets
Use 8 pthreads
**WARN: (IMPVFC-97):	IO pin VDDH of net VDDH has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin VSS of net VSS has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
*** 01:52:06 *** Building data for Net VSS
*** 01:52:06 *** Building data for Net VDD
**WARN: (IMPVFC-97):	IO pin VDD of net VDD has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
Net VDDH: has an unconnected terminal, has special routes with opens, has regular routing with opens.
Net VSS: has an unconnected terminal, has special routes with opens, has regular routing with opens.
Net VDD: has an unconnected terminal, has special routes with opens, has regular routing with opens.

Begin Summary 
    14076 Problem(s) (IMPVFC-96): Terminal(s) are not connected.
    277 Problem(s) (IMPVFC-200): Special Wires: Pieces of the net are not connected together.
    16990 Problem(s) (IMPVFC-92): Pieces of the net are not connected together.
    31343 total info(s) created.
End Summary

End Time: Sun May 19 01:52:09 2024
Time Elapsed: 0:00:04.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 31343 Viols.  0 Wrngs.
  (CPU Time: 0:00:10.0  MEM: 0.000M)

*** timeDesign #4 [begin] () : totSession cpu/real = 2:18:08.9/0:46:06.4 (3.0), mem = 6498.6M
 Reset EOS DB
Ignoring AAE DB Resetting ...
**WARN: (IMPEXT-6191):	Using a captable file is not recommended for process nodes less than or equal to 32 nm due to parasitic accuracy concerns. The Quantus QRC technology file should be specified for all RC corners using the command create_rc_corner or update_rc_corner, which will then be used for preRoute and postRoute(effort level medium or high or signoff) extraction engines.
Type 'man IMPEXT-6191' for more detail.
Extraction called for design 'ORCA_TOP' of instances=40861 and nets=44395 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design ORCA_TOP.
RC Extraction called in multi-corner(2) mode.
Process corner(s) are loaded.
 Corner: cmax
 Corner: cmin
extractDetailRC Option : -outfile /u/nmallebo/ECE530-2024-SPRING/finalprj-group4/apr/work/innovus_temp_19845_mo.ece.pdx.edu_nmallebo_QVyYAl/ORCA_TOP_19845_VM4q4y.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 6057.6M)
Extracted 10.0004% (CPU Time= 0:00:03.5  MEM= 6252.1M)
Extracted 20.0005% (CPU Time= 0:00:04.5  MEM= 6252.1M)
Extracted 30.0003% (CPU Time= 0:00:05.1  MEM= 6252.1M)
Extracted 40.0004% (CPU Time= 0:00:06.5  MEM= 6256.1M)
Extracted 50.0005% (CPU Time= 0:00:08.7  MEM= 6256.1M)
Extracted 60.0004% (CPU Time= 0:00:09.5  MEM= 6256.1M)
Extracted 70.0005% (CPU Time= 0:00:10.3  MEM= 6256.1M)
Extracted 80.0003% (CPU Time= 0:00:11.1  MEM= 6256.1M)
Extracted 90.0004% (CPU Time= 0:00:12.6  MEM= 6256.1M)
Extracted 100% (CPU Time= 0:00:16.9  MEM= 6256.1M)
Number of Extracted Resistors     : 720498
Number of Extracted Ground Cap.   : 744193
Number of Extracted Coupling Cap. : 2195716
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: cmax
 Corner: cmin
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 6206.1M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:21.3  Real Time: 0:00:21.0  MEM: 6206.082M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 0 
AAE_INFO: resetNetProps viewIdx 1 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: ORCA_TOP
# Design Mode: 28nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
Start delay calculation (fullDC) (8 T). (MEM=4545.76)
*** Calculating scaling factor for worst_libs libraries using the default operating condition of each library.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 8 threads acquired from CTE.
Total number of fetched objects 49986
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 44395,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=4599.9 CPU=0:00:54.9 REAL=0:00:08.0)
End delay calculation (fullDC). (MEM=4599.9 CPU=0:01:02 REAL=0:00:11.0)
Save waveform /u/nmallebo/ECE530-2024-SPRING/finalprj-group4/apr/work/innovus_temp_19845_mo.ece.pdx.edu_nmallebo_QVyYAl/.AAE_v0Q52F/.AAE_19845/waveform.data...
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 6536.6M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:03.5, REAL = 0:00:02.0, MEM = 6536.6M)
Starting SI iteration 2
Start delay calculation (fullDC) (8 T). (MEM=4394.68)
Glitch Analysis: View test_worst_scenario -- Total Number of Nets Skipped = 1589. 
Glitch Analysis: View test_worst_scenario -- Total Number of Nets Analyzed = 49986. 
Glitch Analysis: View func_worst_scenario -- Total Number of Nets Skipped = 788. 
Glitch Analysis: View func_worst_scenario -- Total Number of Nets Analyzed = 1005. 
Total number of fetched objects 49986
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 44395,  20.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=4421.9 CPU=0:00:18.1 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=4421.9 CPU=0:00:18.3 REAL=0:00:03.0)
*** Done Building Timing Graph (cpu=0:01:49 real=0:00:23.0 totSessionCpu=2:20:20 mem=6567.1M)

** INFO: Initializing Glitch Interface
** INFO: Initializing Glitch Interface

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 test_worst_scenario func_worst_scenario 

+--------------------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.488  |  0.078  | -0.488  |  0.302  |  0.005  |  0.104  |  1.014  |
|           TNS (ns):| -0.488  |  0.000  | -0.488  |  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    1    |    0    |    1    |    0    |    0    |    0    |    0    |
|          All Paths:|  9697   |  9448   |    8    |   127   |   114   |   32    |    8    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|test_worst_scenario | -0.488  |  0.638  | -0.488  |  0.732  |  0.005  |  0.104  | 14.393  |
|                    | -0.488  |  0.000  | -0.488  |  0.000  |  0.000  |  0.000  |  0.000  |
|                    |    1    |    0    |    1    |    0    |    0    |    0    |    0    |
|                    |  3508   |  3337   |    8    |   53    |   114   |   32    |    4    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|func_worst_scenario |  0.012  |  0.078  |   N/A   |  0.302  |  0.012  |  0.527  |  1.014  |
|                    |  0.000  |  0.000  |   N/A   |  0.000  |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |   N/A   |    0    |    0    |    0    |    0    |
|                    |  6550   |  6326   |   N/A   |   110   |   110   |   32    |    4    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 49.070%
------------------------------------------------------------------
Reported timing to dir ../reports/ORCA_TOP.innovus
Total CPU time: 149.14 sec
Total Real time: 56.0 sec
Total Memory Usage: 6229.144531 Mbytes
Reset AAE Options
*** timeDesign #4 [finish] () : cpu/real = 0:02:28.9/0:00:55.3 (2.7), totSession cpu/real = 2:20:37.8/0:47:01.8 (3.0), mem = 6229.1M
**WARN: (IMPOPT-7017):	The command 'timeDesign -postRoute -si [-hold | -reportOnly]' is obsolete. To avoid this warning and to ensure compatibility with future releases you should use the very latest Signoff AAE SI Analysis. To do this ensure that'setDelayCalMode -engine default -siAware true' is set & use 'timeDesign -postRoute [-hold | -reportOnly]'.
*** timeDesign #5 [begin] () : totSession cpu/real = 2:20:38.3/0:47:02.3 (3.0), mem = 6229.1M
 Reset EOS DB
Ignoring AAE DB Resetting ...
**WARN: (IMPEXT-6191):	Using a captable file is not recommended for process nodes less than or equal to 32 nm due to parasitic accuracy concerns. The Quantus QRC technology file should be specified for all RC corners using the command create_rc_corner or update_rc_corner, which will then be used for preRoute and postRoute(effort level medium or high or signoff) extraction engines.
Type 'man IMPEXT-6191' for more detail.
Extraction called for design 'ORCA_TOP' of instances=40861 and nets=44395 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design ORCA_TOP.
RC Extraction called in multi-corner(2) mode.
Process corner(s) are loaded.
 Corner: cmax
 Corner: cmin
extractDetailRC Option : -outfile /u/nmallebo/ECE530-2024-SPRING/finalprj-group4/apr/work/innovus_temp_19845_mo.ece.pdx.edu_nmallebo_QVyYAl/ORCA_TOP_19845_VM4q4y.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 6224.1M)
Extracted 10.0004% (CPU Time= 0:00:03.6  MEM= 6434.7M)
Extracted 20.0005% (CPU Time= 0:00:04.5  MEM= 6434.7M)
Extracted 30.0003% (CPU Time= 0:00:05.2  MEM= 6434.7M)
Extracted 40.0004% (CPU Time= 0:00:06.8  MEM= 6438.7M)
Extracted 50.0005% (CPU Time= 0:00:09.4  MEM= 6438.7M)
Extracted 60.0004% (CPU Time= 0:00:10.2  MEM= 6438.7M)
Extracted 70.0005% (CPU Time= 0:00:10.9  MEM= 6438.7M)
Extracted 80.0003% (CPU Time= 0:00:11.6  MEM= 6438.7M)
Extracted 90.0004% (CPU Time= 0:00:13.1  MEM= 6438.7M)
Extracted 100% (CPU Time= 0:00:17.8  MEM= 6438.7M)
Number of Extracted Resistors     : 720498
Number of Extracted Ground Cap.   : 744193
Number of Extracted Coupling Cap. : 2195716
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: cmax
 Corner: cmin
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 6406.7M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:22.7  Real Time: 0:00:23.0  MEM: 6406.652M)

OPTC: user 20.0
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 2 
AAE_INFO: resetNetProps viewIdx 3 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: ORCA_TOP
# Design Mode: 28nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
Start delay calculation (fullDC) (8 T). (MEM=4294.29)
*** Calculating scaling factor for best_libs libraries using the default operating condition of each library.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 8 threads acquired from CTE.
Total number of fetched objects 49986
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 44395,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=4394.47 CPU=0:00:54.7 REAL=0:00:07.0)
End delay calculation (fullDC). (MEM=4394.47 CPU=0:01:03 REAL=0:00:11.0)
Save waveform /u/nmallebo/ECE530-2024-SPRING/finalprj-group4/apr/work/innovus_temp_19845_mo.ece.pdx.edu_nmallebo_QVyYAl/.AAE_v0Q52F/.AAE_19845/waveform.data...
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 6476.8M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:03.9, REAL = 0:00:02.0, MEM = 6476.8M)
Starting SI iteration 2
Start delay calculation (fullDC) (8 T). (MEM=4418.34)
Glitch Analysis: View test_best_scenario -- Total Number of Nets Skipped = 1227. 
Glitch Analysis: View test_best_scenario -- Total Number of Nets Analyzed = 49986. 
Glitch Analysis: View func_best_scenario -- Total Number of Nets Skipped = 602. 
Glitch Analysis: View func_best_scenario -- Total Number of Nets Analyzed = 835. 
Total number of fetched objects 49986
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 44395,  17.2 percent of the nets selected for SI analysis
End delay calculation. (MEM=4444.62 CPU=0:00:14.6 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=4444.62 CPU=0:00:14.8 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:01:48 real=0:00:23.0 totSessionCpu=2:22:51 mem=6546.2M)

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 test_best_scenario func_best_scenario 

+--------------------+---------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.001  |  0.010  |  0.142  |  0.000  |  0.001  |  0.105  | -0.001  |
|           TNS (ns):| -0.001  |  0.000  |  0.000  |  0.000  |  0.000  |  0.000  | -0.001  |
|    Violating Paths:|    1    |    0    |    0    |    0    |    0    |    0    |    1    |
|          All Paths:|  10187  |  9930   |   24    |   123   |   110   |   32    |    8    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|test_best_scenario  |  0.001  |  0.013  |  1.468  |  0.009  |  0.001  |  0.105  |  0.005  |
|                    |  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |    0    |    0    |    0    |    0    |
|                    |  3797   |  3642   |    8    |   41    |   110   |   32    |    4    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|func_best_scenario  | -0.001  |  0.010  |  0.142  |  0.000  |  0.002  |  0.107  | -0.001  |
|                    | -0.001  |  0.000  |  0.000  |  0.000  |  0.000  |  0.000  | -0.001  |
|                    |    1    |    0    |    0    |    0    |    0    |    0    |    1    |
|                    |  6863   |  6623   |   16    |   110   |   110   |   32    |    4    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+

Density: 49.070%
------------------------------------------------------------------
Reported timing to dir ../reports/ORCA_TOP.innovus
Total CPU time: 141.21 sec
Total Real time: 51.0 sec
Total Memory Usage: 5833.046875 Mbytes
Reset AAE Options
*** timeDesign #5 [finish] () : cpu/real = 0:02:21.0/0:00:51.1 (2.8), totSession cpu/real = 2:22:59.3/0:47:53.4 (3.0), mem = 5833.0M
**WARN: (IMPOPT-7017):	The command 'timeDesign -postRoute -si [-hold | -reportOnly]' is obsolete. To avoid this warning and to ensure compatibility with future releases you should use the very latest Signoff AAE SI Analysis. To do this ensure that'setDelayCalMode -engine default -siAware true' is set & use 'timeDesign -postRoute [-hold | -reportOnly]'.

powerDomain PD_ORCA_TOP : bins with density > 0.750 = 48.60 % ( 935 / 1924 )
bin size: 110 sites by 10 row(s). total 1924 bins ( 52 by 37 )
  density range     #bins    %
  (0.750 - 0.800]     250  12.99
  (0.800 - 0.850]     155   8.06
  (0.850 - 0.900]      60   3.12
  (0.900 - 0.950]      40   2.08
  (0.950 - 1.000]     430  22.35
  total               935  48.60

powerDomain PD_RISC_CORE : bins with density > 0.750 = 69.44 % ( 175 / 252 )
bin size: 110 sites by 10 row(s). total 252 bins ( 21 by 12 )
  density range     #bins    %
  (0.750 - 0.800]      13   5.16
  (0.800 - 0.850]       1   0.40
  (0.850 - 0.900]      13   5.16
  (0.900 - 0.950]       3   1.19
  (0.950 - 1.000]     144  57.14
  (1.100 - 1.150]       1   0.40
  total               175  69.44

Density distribution unevenness ratio = 16.089%
Start to collect the design information.
Build netlist information for Cell ORCA_TOP.
Finished collecting the design information.
Generating macro cells used in the design report.
Generating standard cells used in the design report.
Analyze library ... 
Analyze netlist ... 
Generate no-driven nets information report.
Analyze timing ... 
Analyze floorplan/placement ... 
Analysis Routing ...
Report saved in file ../reports/ORCA_TOP.innovus.route.summary.rpt
Writing Netlist "../outputs/ORCA_TOP.route.innovus.vg" ...

(saveModel) Begin generating models for ORCA_TOP (05/19/2024 01:54:36).


**WARN: (IMPSYT-3038):	Content in existing directory ORCA_TOP_route_spef/ORCA_TOP_route_spef will be overwritten.
(saveModel) Running write_lef_abstract...

**WARN: (IMPVPA-120):	verifyProcessAntenna command is obsolete and should not be used any more. It still works in this release but will be removed in future release. You should change to use verify_antena which is the replacement tool for verifyProcessAntenna.

******* START VERIFY ANTENNA ********
Report File: ORCA_TOP.antenna.rpt
**WARN: (IMPVPA-55):	Option -leffile for command verifyProcessAntenna is obsolete. Use 'lefOut -5.5 | -5.6 fileName' instead. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove -leffile from your script.
Type 'man IMPVPA-55' for more detail.
LEF Macro File: ORCA_TOP_route_spef/library/ORCA_TOP_antenna.lef
5000 nets processed: 0 violations
10000 nets processed: 0 violations
15000 nets processed: 0 violations
20000 nets processed: 0 violations
25000 nets processed: 0 violations
30000 nets processed: 0 violations
35000 nets processed: 0 violations
40000 nets processed: 0 violations
Verification Complete: 0 Violations
******* DONE VERIFY ANTENNA ********
(CPU Time: 0:00:16.8  MEM: 0.000M)

(saveModel) Running defOut...

Writing DEF file 'ORCA_TOP_route_spef/ORCA_TOP.def', current time is Sun May 19 01:54:53 2024 ...
unitPerMicron=1000, dbgMicronPerDBU=0.001000, unitPerDBU=1.000000
DEF file 'ORCA_TOP_route_spef/ORCA_TOP.def' is written, current time is Sun May 19 01:54:55 2024 ...
The in-memory database contained RC information but was not saved. To save 
the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
#% Begin save design ... (date=05/19 01:54:55, mem=4551.6M)
INFO: Current data have to be saved into a temporary db: 'ORCA_TOP.enc.dat.tmp' first. It will be renamed to the correct name 'ORCA_TOP.enc.dat' after the old db was deleted.
% Begin Save ccopt configuration ... (date=05/19 01:54:55, mem=4551.6M)
% End Save ccopt configuration ... (date=05/19 01:54:55, total cpu=0:00:00.3, real=0:00:01.0, peak res=4551.8M, current mem=4551.8M)
% Begin Save netlist data ... (date=05/19 01:54:56, mem=4551.8M)
Writing Binary DB to ORCA_TOP_route_spef/ORCA_TOP.enc.dat.tmp/vbin/ORCA_TOP.v.bin in multi-threaded mode...
% End Save netlist data ... (date=05/19 01:54:56, total cpu=0:00:00.3, real=0:00:00.0, peak res=4551.8M, current mem=4551.8M)
Saving symbol-table file in separate thread ...
Saving congestion map file in separate thread ...
Saving congestion map file ORCA_TOP_route_spef/ORCA_TOP.enc.dat.tmp/ORCA_TOP.route.congmap.gz ...
% Begin Save AAE data ... (date=05/19 01:54:56, mem=4552.0M)
Saving AAE Data ...
% End Save AAE data ... (date=05/19 01:54:56, total cpu=0:00:00.3, real=0:00:00.0, peak res=4552.0M, current mem=4551.2M)
Saving preference file ORCA_TOP_route_spef/ORCA_TOP.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
*info - save blackBox cells to lef file ORCA_TOP_route_spef/ORCA_TOP.enc.dat.tmp/ORCA_TOP.bbox.lef
Saving Drc markers ...
... 31491 markers are saved ...
... 148 geometry drc markers are saved ...
... 0 antenna drc markers are saved ...
Saving SCANDEF file ...
*** Scan Trace Summary (runtime: cpu: 0:00:00.0 , real: 0:00:00.0): 
Successfully traced 5 scan chains (total 5106 scan bits).
Start applying DEF ordered sections ...
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_CTL_U1_count_int_reg_5_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/trans3_reg" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/mega_shift_reg_0__2_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/mega_shift_reg_0__28_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/mega_shift_reg_0__20_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/mega_shift_reg_0__30_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/mega_shift_reg_0__12_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/mega_shift_reg_0__29_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/mega_shift_reg_0__6_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/mega_shift_reg_0__14_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/mega_shift_reg_0__25_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/mega_shift_reg_0__4_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/mega_shift_reg_0__18_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/mega_shift_reg_0__27_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/mega_shift_reg_0__10_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/mega_shift_reg_0__19_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/mega_shift_reg_0__9_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/mega_shift_reg_0__22_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/mega_shift_reg_0__26_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/mega_shift_reg_0__0_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (EMS-27):	Message (IMPSC-1138) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Successfully applied all DEF ordered sections.
*** Scan Sanity Check Summary:
*** 5 scan chains passed sanity check.
Saving special route data file in separate thread ...
Saving PG file in separate thread ...
Saving placement file in separate thread ...
Saving route file in separate thread ...
Saving property file in separate thread ...
Saving PG file ORCA_TOP_route_spef/ORCA_TOP.enc.dat.tmp/ORCA_TOP.pg.gz, version#2, (Created by Innovus v23.10-p003_1 on Sun May 19 01:55:02 2024)
** Saving stdCellPlacement_binary (version# 2) ...
Saving property file ORCA_TOP_route_spef/ORCA_TOP.enc.dat.tmp/ORCA_TOP.prop
Save Adaptive View Pruning View Names to Binary file
func_worst_scenario
*** Completed saveProperty (cpu=0:00:00.4 real=0:00:00.0 mem=6559.7M) ***
TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
*** Completed savePGFile (cpu=0:00:00.6 real=0:00:00.0 mem=6551.7M) ***
TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
*** Completed saveRoute (cpu=0:00:01.3 real=0:00:01.0 mem=6535.7M) ***
TAT_INFO: ::saveRoute REAL = 1 : CPU = 0 : MEM = 0.
TAT_INFO: ::db::saveAnnotationAndProp REAL = 0 : CPU = 0 : MEM = 0.
#Saving pin access data to file ORCA_TOP_route_spef/ORCA_TOP.enc.dat.tmp/ORCA_TOP.apa ...
#
Saving power intent database ...
TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
% Begin Save power constraints data ... (date=05/19 01:55:04, mem=4587.7M)
% End Save power constraints data ... (date=05/19 01:55:05, total cpu=0:00:00.1, real=0:00:00.0, peak res=4587.7M, current mem=4587.7M)
Generated self-contained design ORCA_TOP.enc.dat.tmp
#% End save design ... (date=05/19 01:55:09, total cpu=0:00:10.8, real=0:00:14.0, peak res=4587.9M, current mem=4587.9M)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPSC-1138         139  In scan chain "%s" DEF ordered section, ...
*** Message Summary: 139 warning(s), 0 error(s)

RC Out has the following PVT Info:
   RC:cmin, Operating temperature -40 C
Dumping Spef file.....
Printing D_NET...
rcOut completed:: 9 % rcOut completed:: 19 % rcOut completed:: 29 % rcOut completed:: 39 % rcOut completed:: 49 % rcOut completed:: 59 % rcOut completed:: 69 % rcOut completed:: 79 % rcOut completed:: 89 % rcOut completed:: 100 % 
RC Out from RCDB Completed (CPU Time= 0:00:06.8  MEM= 6307.7M)
RC Out has the following PVT Info:
   RC:cmax, Operating temperature -40 C
Dumping Spef file.....
Printing D_NET...
rcOut completed:: 9 % rcOut completed:: 19 % rcOut completed:: 29 % rcOut completed:: 39 % rcOut completed:: 49 % rcOut completed:: 59 % rcOut completed:: 69 % rcOut completed:: 79 % rcOut completed:: 89 % rcOut completed:: 100 % 
RC Out from RCDB Completed (CPU Time= 0:00:06.6  MEM= 6307.7M)
