TRACE::2020-05-25.17:29:42::SCWPlatform::Trying to open the hw design at C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:29:42::SCWPlatform::DSA given C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:29:42::SCWPlatform::DSA absoulate path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:29:48::SCWPlatform::DSA directory C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw
TRACE::2020-05-25.17:29:48::SCWPlatform:: Platform Path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:29:48::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-05-25.17:29:48::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-05-25.17:29:54::SCWPlatform::Opened new HwDB with name design_1_wrapper_0
TRACE::2020-05-25.17:29:54::SCWWriter::formatted JSON is {
	"platformName":	"EX_2_MATRIX",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"EX_2_MATRIX",
	"platHandOff":	"C:/eFPGA/OPDRACHT_2/2/EX_2_MATRIX/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	""
}
TRACE::2020-05-25.17:29:54::SCWWriter::formatted JSON is {
	"platformName":	"EX_2_MATRIX",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"EX_2_MATRIX",
	"platHandOff":	"C:/eFPGA/OPDRACHT_2/2/EX_2_MATRIX/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"EX_2_MATRIX",
	"systems":	[{
			"systemName":	"EX_2_MATRIX",
			"systemDesc":	"EX_2_MATRIX",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"EX_2_MATRIX"
		}]
}
TRACE::2020-05-25.17:29:54::SCWPlatform::Boot application domains not present, creating them
TRACE::2020-05-25.17:29:54::SCWDomain::checking for install qemu data   : 
TRACE::2020-05-25.17:29:54::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-05-25.17:29:54::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-05-25.17:29:54::SCWPlatform::Trying to open the hw design at C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:29:54::SCWPlatform::DSA given C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:29:54::SCWPlatform::DSA absoulate path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:29:54::SCWPlatform::DSA directory C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw
TRACE::2020-05-25.17:29:54::SCWPlatform:: Platform Path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:29:54::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-05-25.17:29:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-05-25.17:29:54::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-05-25.17:29:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-25.17:29:54::SCWPlatform::Trying to open the hw design at C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:29:54::SCWPlatform::DSA given C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:29:54::SCWPlatform::DSA absoulate path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:29:54::SCWPlatform::DSA directory C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw
TRACE::2020-05-25.17:29:54::SCWPlatform:: Platform Path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:29:54::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-05-25.17:29:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-05-25.17:29:54::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-05-25.17:29:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-25.17:29:54::SCWPlatform::Boot application domain added for zynq_fsbl
TRACE::2020-05-25.17:29:54::SCWPlatform::Generating the sources  .
TRACE::2020-05-25.17:29:54::SCWBDomain::Generating boot domain sources.
TRACE::2020-05-25.17:29:54::SCWBDomain:: Generating the zynq_fsbl Application.
TRACE::2020-05-25.17:29:54::SCWPlatform::Trying to open the hw design at C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:29:54::SCWPlatform::DSA given C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:29:54::SCWPlatform::DSA absoulate path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:29:54::SCWPlatform::DSA directory C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw
TRACE::2020-05-25.17:29:54::SCWPlatform:: Platform Path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:29:54::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-05-25.17:29:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-05-25.17:29:54::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-05-25.17:29:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-25.17:29:54::SCWMssOS::Checking the sw design at  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-25.17:29:54::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-05-25.17:29:54::SCWMssOS::No sw design opened at  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-25.17:29:54::SCWMssOS::mss does not exists at C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-25.17:29:54::SCWMssOS::Creating sw design at  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-25.17:29:54::SCWMssOS::Adding the swdes entry, created swdb C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-25.17:29:54::SCWMssOS::updating the scw layer changes to swdes at   C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-25.17:29:54::SCWMssOS::Writing mss at C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-25.17:29:54::SCWMssOS::Completed writing the mss file at C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp
TRACE::2020-05-25.17:29:54::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2020-05-25.17:29:54::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2020-05-25.17:29:54::SCWBDomain::Completed writing the mss file at C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp
TRACE::2020-05-25.17:30:14::SCWPlatform::Generating sources Done.
TRACE::2020-05-25.17:30:14::SCWPlatform::Trying to open the hw design at C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:14::SCWPlatform::DSA given C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:14::SCWPlatform::DSA absoulate path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:14::SCWPlatform::DSA directory C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw
TRACE::2020-05-25.17:30:14::SCWPlatform:: Platform Path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:14::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-05-25.17:30:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-05-25.17:30:14::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-05-25.17:30:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-25.17:30:14::SCWMssOS::Checking the sw design at  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-25.17:30:14::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/system.mss|C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/system.mss||

KEYINFO::2020-05-25.17:30:14::SCWMssOS::Could not open the swdb for C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/system.mss
KEYINFO::2020-05-25.17:30:14::SCWMssOS::Could not open the sw design at  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/system.mss
ERROR: [Hsi 55-1558] Software Design C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/system.mss is not found

TRACE::2020-05-25.17:30:14::SCWMssOS::Cleared the swdb table entry
TRACE::2020-05-25.17:30:14::SCWMssOS::No sw design opened at  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-25.17:30:14::SCWMssOS::mss exists loading the mss file  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-25.17:30:14::SCWMssOS::Opened the sw design from mss  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-25.17:30:14::SCWMssOS::Adding the swdes entry C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2020-05-25.17:30:14::SCWMssOS::updating the scw layer about changes
TRACE::2020-05-25.17:30:14::SCWMssOS::Opened the sw design.  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-25.17:30:14::SCWPlatform::Trying to open the hw design at C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:14::SCWPlatform::DSA given C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:14::SCWPlatform::DSA absoulate path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:14::SCWPlatform::DSA directory C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw
TRACE::2020-05-25.17:30:14::SCWPlatform:: Platform Path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:14::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-05-25.17:30:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-05-25.17:30:14::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-05-25.17:30:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-25.17:30:14::SCWMssOS::Checking the sw design at  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-25.17:30:14::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-25.17:30:14::SCWMssOS::Sw design exists and opened at  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-25.17:30:14::SCWPlatform::Trying to open the hw design at C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:14::SCWPlatform::DSA given C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:14::SCWPlatform::DSA absoulate path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:14::SCWPlatform::DSA directory C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw
TRACE::2020-05-25.17:30:14::SCWPlatform:: Platform Path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:14::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-05-25.17:30:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-05-25.17:30:14::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-05-25.17:30:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-25.17:30:14::SCWMssOS::Checking the sw design at  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-25.17:30:14::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-25.17:30:14::SCWMssOS::Sw design exists and opened at  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-25.17:30:14::SCWPlatform::Trying to open the hw design at C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:14::SCWPlatform::DSA given C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:14::SCWPlatform::DSA absoulate path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:14::SCWPlatform::DSA directory C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw
TRACE::2020-05-25.17:30:14::SCWPlatform:: Platform Path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:14::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-05-25.17:30:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-05-25.17:30:14::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-05-25.17:30:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-25.17:30:14::SCWMssOS::Checking the sw design at  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-25.17:30:14::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-25.17:30:14::SCWMssOS::Sw design exists and opened at  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-25.17:30:14::SCWWriter::formatted JSON is {
	"platformName":	"EX_2_MATRIX",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"EX_2_MATRIX",
	"platHandOff":	"C:/eFPGA/OPDRACHT_2/2/EX_2_MATRIX/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"EX_2_MATRIX",
	"systems":	[{
			"systemName":	"EX_2_MATRIX",
			"systemDesc":	"EX_2_MATRIX",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"EX_2_MATRIX",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"f3516420524531368bcfd4f02bc7b6f3",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-05-25.17:30:14::SCWDomain::checking for install qemu data   : 
TRACE::2020-05-25.17:30:14::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-05-25.17:30:14::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-05-25.17:30:14::SCWPlatform::Trying to open the hw design at C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:14::SCWPlatform::DSA given C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:14::SCWPlatform::DSA absoulate path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:14::SCWPlatform::DSA directory C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw
TRACE::2020-05-25.17:30:14::SCWPlatform:: Platform Path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:14::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-05-25.17:30:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-05-25.17:30:14::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-05-25.17:30:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-25.17:30:14::SCWPlatform::Trying to open the hw design at C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:14::SCWPlatform::DSA given C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:14::SCWPlatform::DSA absoulate path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:14::SCWPlatform::DSA directory C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw
TRACE::2020-05-25.17:30:14::SCWPlatform:: Platform Path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:14::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-05-25.17:30:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-05-25.17:30:14::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-05-25.17:30:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-25.17:30:15::SCWMssOS::Checking the sw design at  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.17:30:15::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-25.17:30:15::SCWMssOS::No sw design opened at  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.17:30:15::SCWMssOS::mss does not exists at C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.17:30:15::SCWMssOS::Creating sw design at  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.17:30:15::SCWMssOS::Adding the swdes entry, created swdb C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.17:30:15::SCWMssOS::updating the scw layer changes to swdes at   C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.17:30:15::SCWMssOS::Writing mss at C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.17:30:15::SCWMssOS::Completed writing the mss file at C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-05-25.17:30:15::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2020-05-25.17:30:15::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2020-05-25.17:30:15::SCWPlatform::Trying to open the hw design at C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:15::SCWPlatform::DSA given C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:15::SCWPlatform::DSA absoulate path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:15::SCWPlatform::DSA directory C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw
TRACE::2020-05-25.17:30:15::SCWPlatform:: Platform Path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:15::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-05-25.17:30:15::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-05-25.17:30:15::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-05-25.17:30:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-25.17:30:15::SCWMssOS::Checking the sw design at  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-25.17:30:15::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-25.17:30:15::SCWMssOS::Sw design exists and opened at  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-25.17:30:15::SCWPlatform::Trying to open the hw design at C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:15::SCWPlatform::DSA given C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:15::SCWPlatform::DSA absoulate path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:15::SCWPlatform::DSA directory C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw
TRACE::2020-05-25.17:30:15::SCWPlatform:: Platform Path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:15::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-05-25.17:30:15::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-05-25.17:30:15::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-05-25.17:30:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-25.17:30:15::SCWMssOS::Checking the sw design at  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-25.17:30:15::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-25.17:30:15::SCWMssOS::Sw design exists and opened at  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-25.17:30:15::SCWPlatform::Trying to open the hw design at C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:15::SCWPlatform::DSA given C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:15::SCWPlatform::DSA absoulate path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:15::SCWPlatform::DSA directory C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw
TRACE::2020-05-25.17:30:15::SCWPlatform:: Platform Path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:15::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-05-25.17:30:15::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-05-25.17:30:15::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-05-25.17:30:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-25.17:30:15::SCWMssOS::Checking the sw design at  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-25.17:30:15::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-25.17:30:15::SCWMssOS::Sw design exists and opened at  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-25.17:30:15::SCWPlatform::Trying to open the hw design at C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:15::SCWPlatform::DSA given C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:15::SCWPlatform::DSA absoulate path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:15::SCWPlatform::DSA directory C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw
TRACE::2020-05-25.17:30:15::SCWPlatform:: Platform Path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:15::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-05-25.17:30:15::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-05-25.17:30:15::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-05-25.17:30:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-25.17:30:15::SCWMssOS::Checking the sw design at  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.17:30:15::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-25.17:30:15::SCWMssOS::Sw design exists and opened at  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.17:30:15::SCWPlatform::Trying to open the hw design at C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:15::SCWPlatform::DSA given C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:15::SCWPlatform::DSA absoulate path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:15::SCWPlatform::DSA directory C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw
TRACE::2020-05-25.17:30:15::SCWPlatform:: Platform Path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:15::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-05-25.17:30:15::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-05-25.17:30:15::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-05-25.17:30:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-25.17:30:15::SCWMssOS::Checking the sw design at  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.17:30:15::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-25.17:30:15::SCWMssOS::Sw design exists and opened at  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.17:30:15::SCWPlatform::Trying to open the hw design at C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:15::SCWPlatform::DSA given C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:15::SCWPlatform::DSA absoulate path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:15::SCWPlatform::DSA directory C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw
TRACE::2020-05-25.17:30:15::SCWPlatform:: Platform Path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:15::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-05-25.17:30:15::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-05-25.17:30:15::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-05-25.17:30:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-25.17:30:15::SCWMssOS::Checking the sw design at  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.17:30:15::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-25.17:30:15::SCWMssOS::Sw design exists and opened at  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.17:30:15::SCWWriter::formatted JSON is {
	"platformName":	"EX_2_MATRIX",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"EX_2_MATRIX",
	"platHandOff":	"C:/eFPGA/OPDRACHT_2/2/EX_2_MATRIX/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"EX_2_MATRIX",
	"systems":	[{
			"systemName":	"EX_2_MATRIX",
			"systemDesc":	"EX_2_MATRIX",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"EX_2_MATRIX",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"f3516420524531368bcfd4f02bc7b6f3",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-05-25.17:30:15::SCWPlatform::Trying to open the hw design at C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:15::SCWPlatform::DSA given C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:15::SCWPlatform::DSA absoulate path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:15::SCWPlatform::DSA directory C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw
TRACE::2020-05-25.17:30:15::SCWPlatform:: Platform Path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:15::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-05-25.17:30:15::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-05-25.17:30:15::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-05-25.17:30:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-25.17:30:15::SCWMssOS::Checking the sw design at  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.17:30:15::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-25.17:30:15::SCWMssOS::Sw design exists and opened at  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.17:30:15::SCWMssOS::Completed writing the mss file at C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-05-25.17:30:15::SCWMssOS::Forcing BSP Sources regeneration.
LOG::2020-05-25.17:30:19::SCWPlatform::Started generating the artifacts platform EX_2_MATRIX
TRACE::2020-05-25.17:30:19::SCWPlatform::Sanity checking of platform is completed
LOG::2020-05-25.17:30:19::SCWPlatform::Started generating the artifacts for system configuration EX_2_MATRIX
LOG::2020-05-25.17:30:19::SCWSystem::Checking the domain zynq_fsbl
LOG::2020-05-25.17:30:19::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2020-05-25.17:30:19::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-05-25.17:30:19::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2020-05-25.17:30:19::SCWSystem::Checking the domain standalone_domain
LOG::2020-05-25.17:30:19::SCWSystem::Not a boot domain 
LOG::2020-05-25.17:30:19::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-05-25.17:30:19::SCWDomain::Generating domain artifcats
TRACE::2020-05-25.17:30:19::SCWMssOS::Generating standalone artifcats
TRACE::2020-05-25.17:30:19::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/export/EX_2_MATRIX/sw/EX_2_MATRIX/qemu/
TRACE::2020-05-25.17:30:19::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/export/EX_2_MATRIX/sw/EX_2_MATRIX/standalone_domain/qemu/
TRACE::2020-05-25.17:30:19::SCWMssOS:: Copying the user libraries. 
TRACE::2020-05-25.17:30:19::SCWPlatform::Trying to open the hw design at C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:19::SCWPlatform::DSA given C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:19::SCWPlatform::DSA absoulate path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:19::SCWPlatform::DSA directory C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw
TRACE::2020-05-25.17:30:19::SCWPlatform:: Platform Path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:19::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-05-25.17:30:19::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-05-25.17:30:19::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-05-25.17:30:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-25.17:30:19::SCWMssOS::Checking the sw design at  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.17:30:19::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2020-05-25.17:30:19::SCWMssOS::Could not open the swdb for C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss
KEYINFO::2020-05-25.17:30:19::SCWMssOS::Could not open the sw design at  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss
ERROR: [Hsi 55-1558] Software Design C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss is not found

TRACE::2020-05-25.17:30:19::SCWMssOS::Cleared the swdb table entry
TRACE::2020-05-25.17:30:19::SCWMssOS::No sw design opened at  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.17:30:19::SCWMssOS::mss exists loading the mss file  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.17:30:19::SCWMssOS::Opened the sw design from mss  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.17:30:19::SCWMssOS::Adding the swdes entry C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-05-25.17:30:19::SCWMssOS::updating the scw layer about changes
TRACE::2020-05-25.17:30:19::SCWMssOS::Opened the sw design.  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.17:30:19::SCWMssOS::Completed writing the mss file at C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-05-25.17:30:19::SCWMssOS::Mss edits present, copying mssfile into export location C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.17:30:19::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-05-25.17:30:19::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-05-25.17:30:19::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2020-05-25.17:30:19::SCWMssOS::skipping the bsp build ... 
TRACE::2020-05-25.17:30:19::SCWMssOS::Copying to export directory.
TRACE::2020-05-25.17:30:19::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-05-25.17:30:19::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
TRACE::2020-05-25.17:30:19::SCWMssOS:: Completed Standalone Artifacts creation 
LOG::2020-05-25.17:30:19::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-05-25.17:30:19::SCWSystem::Completed Processing the sysconfig EX_2_MATRIX
LOG::2020-05-25.17:30:19::SCWPlatform::Completed generating the artifacts for system configuration EX_2_MATRIX
TRACE::2020-05-25.17:30:19::SCWPlatform::Started preparing the platform 
TRACE::2020-05-25.17:30:19::SCWSystem::Writing the bif file for system config EX_2_MATRIX
TRACE::2020-05-25.17:30:19::SCWSystem::dir created 
TRACE::2020-05-25.17:30:19::SCWSystem::Writing the bif 
TRACE::2020-05-25.17:30:19::SCWPlatform::Started writing the spfm file 
TRACE::2020-05-25.17:30:19::SCWPlatform::Started writing the xpfm file 
TRACE::2020-05-25.17:30:20::SCWPlatform::Completed generating the platform
TRACE::2020-05-25.17:30:20::SCWPlatform::Trying to open the hw design at C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:20::SCWPlatform::DSA given C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:20::SCWPlatform::DSA absoulate path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:20::SCWPlatform::DSA directory C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw
TRACE::2020-05-25.17:30:20::SCWPlatform:: Platform Path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:20::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-05-25.17:30:20::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-05-25.17:30:20::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-05-25.17:30:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-25.17:30:20::SCWMssOS::Checking the sw design at  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-25.17:30:20::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-25.17:30:20::SCWMssOS::Sw design exists and opened at  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-25.17:30:20::SCWPlatform::Trying to open the hw design at C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:20::SCWPlatform::DSA given C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:20::SCWPlatform::DSA absoulate path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:20::SCWPlatform::DSA directory C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw
TRACE::2020-05-25.17:30:20::SCWPlatform:: Platform Path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:20::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-05-25.17:30:20::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-05-25.17:30:20::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-05-25.17:30:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-25.17:30:20::SCWMssOS::Checking the sw design at  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-25.17:30:20::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-25.17:30:20::SCWMssOS::Sw design exists and opened at  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-25.17:30:20::SCWPlatform::Trying to open the hw design at C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:20::SCWPlatform::DSA given C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:20::SCWPlatform::DSA absoulate path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:20::SCWPlatform::DSA directory C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw
TRACE::2020-05-25.17:30:20::SCWPlatform:: Platform Path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:20::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-05-25.17:30:20::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-05-25.17:30:20::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-05-25.17:30:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-25.17:30:20::SCWMssOS::Checking the sw design at  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-25.17:30:20::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-25.17:30:20::SCWMssOS::Sw design exists and opened at  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-25.17:30:20::SCWPlatform::Trying to open the hw design at C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:20::SCWPlatform::DSA given C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:20::SCWPlatform::DSA absoulate path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:20::SCWPlatform::DSA directory C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw
TRACE::2020-05-25.17:30:20::SCWPlatform:: Platform Path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:20::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-05-25.17:30:20::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-05-25.17:30:20::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-05-25.17:30:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-25.17:30:20::SCWMssOS::Checking the sw design at  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.17:30:20::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-25.17:30:20::SCWMssOS::Sw design exists and opened at  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.17:30:20::SCWPlatform::Trying to open the hw design at C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:20::SCWPlatform::DSA given C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:20::SCWPlatform::DSA absoulate path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:20::SCWPlatform::DSA directory C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw
TRACE::2020-05-25.17:30:20::SCWPlatform:: Platform Path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:20::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-05-25.17:30:20::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-05-25.17:30:20::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-05-25.17:30:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-25.17:30:20::SCWMssOS::Checking the sw design at  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.17:30:20::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-25.17:30:20::SCWMssOS::Sw design exists and opened at  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.17:30:20::SCWPlatform::Trying to open the hw design at C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:20::SCWPlatform::DSA given C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:20::SCWPlatform::DSA absoulate path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:20::SCWPlatform::DSA directory C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw
TRACE::2020-05-25.17:30:20::SCWPlatform:: Platform Path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:20::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-05-25.17:30:20::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-05-25.17:30:20::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-05-25.17:30:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-25.17:30:20::SCWMssOS::Checking the sw design at  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.17:30:20::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-25.17:30:20::SCWMssOS::Sw design exists and opened at  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.17:30:20::SCWWriter::formatted JSON is {
	"platformName":	"EX_2_MATRIX",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"EX_2_MATRIX",
	"platHandOff":	"C:/eFPGA/OPDRACHT_2/2/EX_2_MATRIX/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"EX_2_MATRIX",
	"systems":	[{
			"systemName":	"EX_2_MATRIX",
			"systemDesc":	"EX_2_MATRIX",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"EX_2_MATRIX",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"f3516420524531368bcfd4f02bc7b6f3",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"4a4ba08f9267b530ea6806e030a89d61",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-05-25.17:30:20::SCWPlatform::updated the xpfm file.
TRACE::2020-05-25.17:30:21::SCWPlatform::Trying to open the hw design at C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:21::SCWPlatform::DSA given C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:21::SCWPlatform::DSA absoulate path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:21::SCWPlatform::DSA directory C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw
TRACE::2020-05-25.17:30:21::SCWPlatform:: Platform Path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:21::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-05-25.17:30:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-05-25.17:30:21::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-05-25.17:30:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-25.17:30:21::SCWMssOS::Checking the sw design at  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.17:30:21::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-25.17:30:21::SCWMssOS::Sw design exists and opened at  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.17:30:21::SCWPlatform::Trying to open the hw design at C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:21::SCWPlatform::DSA given C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:21::SCWPlatform::DSA absoulate path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:21::SCWPlatform::DSA directory C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw
TRACE::2020-05-25.17:30:21::SCWPlatform:: Platform Path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:21::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-05-25.17:30:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-05-25.17:30:21::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-05-25.17:30:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-25.17:30:21::SCWMssOS::Checking the sw design at  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-25.17:30:21::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-25.17:30:21::SCWMssOS::Sw design exists and opened at  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-25.17:30:21::SCWPlatform::Trying to open the hw design at C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:21::SCWPlatform::DSA given C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:21::SCWPlatform::DSA absoulate path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:21::SCWPlatform::DSA directory C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw
TRACE::2020-05-25.17:30:21::SCWPlatform:: Platform Path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:21::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-05-25.17:30:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-05-25.17:30:21::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-05-25.17:30:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-25.17:30:21::SCWMssOS::Checking the sw design at  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-25.17:30:21::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-25.17:30:21::SCWMssOS::Sw design exists and opened at  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-25.17:30:21::SCWPlatform::Trying to open the hw design at C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:21::SCWPlatform::DSA given C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:21::SCWPlatform::DSA absoulate path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:21::SCWPlatform::DSA directory C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw
TRACE::2020-05-25.17:30:21::SCWPlatform:: Platform Path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:21::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-05-25.17:30:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-05-25.17:30:21::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-05-25.17:30:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-25.17:30:21::SCWMssOS::Checking the sw design at  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-25.17:30:21::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-25.17:30:21::SCWMssOS::Sw design exists and opened at  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-25.17:30:21::SCWPlatform::Trying to open the hw design at C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:21::SCWPlatform::DSA given C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:21::SCWPlatform::DSA absoulate path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:21::SCWPlatform::DSA directory C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw
TRACE::2020-05-25.17:30:21::SCWPlatform:: Platform Path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:21::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-05-25.17:30:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-05-25.17:30:21::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-05-25.17:30:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-25.17:30:21::SCWMssOS::Checking the sw design at  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.17:30:21::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-25.17:30:21::SCWMssOS::Sw design exists and opened at  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.17:30:21::SCWPlatform::Trying to open the hw design at C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:21::SCWPlatform::DSA given C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:21::SCWPlatform::DSA absoulate path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:21::SCWPlatform::DSA directory C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw
TRACE::2020-05-25.17:30:21::SCWPlatform:: Platform Path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:21::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-05-25.17:30:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-05-25.17:30:21::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-05-25.17:30:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-25.17:30:21::SCWMssOS::Checking the sw design at  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.17:30:21::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-25.17:30:21::SCWMssOS::Sw design exists and opened at  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.17:30:21::SCWPlatform::Trying to open the hw design at C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:21::SCWPlatform::DSA given C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:21::SCWPlatform::DSA absoulate path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:21::SCWPlatform::DSA directory C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw
TRACE::2020-05-25.17:30:21::SCWPlatform:: Platform Path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:21::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-05-25.17:30:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-05-25.17:30:21::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-05-25.17:30:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-25.17:30:21::SCWMssOS::Checking the sw design at  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.17:30:21::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-25.17:30:21::SCWMssOS::Sw design exists and opened at  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.17:30:21::SCWWriter::formatted JSON is {
	"platformName":	"EX_2_MATRIX",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"EX_2_MATRIX",
	"platHandOff":	"C:/eFPGA/OPDRACHT_2/2/EX_2_MATRIX/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"EX_2_MATRIX",
	"systems":	[{
			"systemName":	"EX_2_MATRIX",
			"systemDesc":	"EX_2_MATRIX",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"EX_2_MATRIX",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"f3516420524531368bcfd4f02bc7b6f3",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"4a4ba08f9267b530ea6806e030a89d61",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-05-25.17:30:21::SCWPlatform::Trying to open the hw design at C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:21::SCWPlatform::DSA given C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:21::SCWPlatform::DSA absoulate path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:21::SCWPlatform::DSA directory C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw
TRACE::2020-05-25.17:30:21::SCWPlatform:: Platform Path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:21::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-05-25.17:30:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-05-25.17:30:21::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-05-25.17:30:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-25.17:30:21::SCWMssOS::Checking the sw design at  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.17:30:21::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-25.17:30:21::SCWMssOS::Sw design exists and opened at  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.17:30:21::SCWPlatform::Trying to open the hw design at C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:21::SCWPlatform::DSA given C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:21::SCWPlatform::DSA absoulate path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:21::SCWPlatform::DSA directory C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw
TRACE::2020-05-25.17:30:21::SCWPlatform:: Platform Path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:21::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-05-25.17:30:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-05-25.17:30:21::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-05-25.17:30:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-25.17:30:21::SCWMssOS::Checking the sw design at  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.17:30:21::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-25.17:30:21::SCWMssOS::Sw design exists and opened at  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.17:30:21::SCWPlatform::Trying to open the hw design at C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:21::SCWPlatform::DSA given C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:21::SCWPlatform::DSA absoulate path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:21::SCWPlatform::DSA directory C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw
TRACE::2020-05-25.17:30:21::SCWPlatform:: Platform Path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:21::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-05-25.17:30:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-05-25.17:30:21::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-05-25.17:30:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-25.17:30:21::SCWMssOS::Checking the sw design at  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.17:30:21::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-25.17:30:21::SCWMssOS::Sw design exists and opened at  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.17:30:21::SCWPlatform::Trying to open the hw design at C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:21::SCWPlatform::DSA given C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:21::SCWPlatform::DSA absoulate path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:21::SCWPlatform::DSA directory C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw
TRACE::2020-05-25.17:30:21::SCWPlatform:: Platform Path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:21::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-05-25.17:30:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-05-25.17:30:21::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-05-25.17:30:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-25.17:30:21::SCWMssOS::Checking the sw design at  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-25.17:30:21::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-25.17:30:21::SCWMssOS::Sw design exists and opened at  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-25.17:30:21::SCWPlatform::Trying to open the hw design at C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:21::SCWPlatform::DSA given C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:22::SCWPlatform::DSA absoulate path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:22::SCWPlatform::DSA directory C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw
TRACE::2020-05-25.17:30:22::SCWPlatform:: Platform Path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:22::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-05-25.17:30:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-05-25.17:30:22::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-05-25.17:30:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-25.17:30:22::SCWMssOS::Checking the sw design at  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-25.17:30:22::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-25.17:30:22::SCWMssOS::Sw design exists and opened at  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-25.17:30:22::SCWPlatform::Trying to open the hw design at C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:22::SCWPlatform::DSA given C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:22::SCWPlatform::DSA absoulate path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:22::SCWPlatform::DSA directory C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw
TRACE::2020-05-25.17:30:22::SCWPlatform:: Platform Path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:22::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-05-25.17:30:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-05-25.17:30:22::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-05-25.17:30:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-25.17:30:22::SCWMssOS::Checking the sw design at  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-25.17:30:22::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-25.17:30:22::SCWMssOS::Sw design exists and opened at  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-25.17:30:22::SCWPlatform::Trying to open the hw design at C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:22::SCWPlatform::DSA given C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:22::SCWPlatform::DSA absoulate path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:22::SCWPlatform::DSA directory C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw
TRACE::2020-05-25.17:30:22::SCWPlatform:: Platform Path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:22::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-05-25.17:30:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-05-25.17:30:22::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-05-25.17:30:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-25.17:30:22::SCWMssOS::Checking the sw design at  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.17:30:22::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-25.17:30:22::SCWMssOS::Sw design exists and opened at  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.17:30:22::SCWPlatform::Trying to open the hw design at C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:22::SCWPlatform::DSA given C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:22::SCWPlatform::DSA absoulate path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:22::SCWPlatform::DSA directory C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw
TRACE::2020-05-25.17:30:22::SCWPlatform:: Platform Path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:22::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-05-25.17:30:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-05-25.17:30:22::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-05-25.17:30:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-25.17:30:22::SCWMssOS::Checking the sw design at  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.17:30:22::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-25.17:30:22::SCWMssOS::Sw design exists and opened at  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.17:30:22::SCWPlatform::Trying to open the hw design at C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:22::SCWPlatform::DSA given C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:22::SCWPlatform::DSA absoulate path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:22::SCWPlatform::DSA directory C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw
TRACE::2020-05-25.17:30:22::SCWPlatform:: Platform Path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:22::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-05-25.17:30:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-05-25.17:30:22::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-05-25.17:30:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-25.17:30:22::SCWMssOS::Checking the sw design at  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.17:30:22::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-25.17:30:22::SCWMssOS::Sw design exists and opened at  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.17:30:22::SCWWriter::formatted JSON is {
	"platformName":	"EX_2_MATRIX",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"EX_2_MATRIX",
	"platHandOff":	"C:/eFPGA/OPDRACHT_2/2/EX_2_MATRIX/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"EX_2_MATRIX",
	"systems":	[{
			"systemName":	"EX_2_MATRIX",
			"systemDesc":	"EX_2_MATRIX",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"EX_2_MATRIX",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"f3516420524531368bcfd4f02bc7b6f3",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"4a4ba08f9267b530ea6806e030a89d61",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-05-25.17:30:22::SCWPlatform::Trying to open the hw design at C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:22::SCWPlatform::DSA given C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:22::SCWPlatform::DSA absoulate path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:22::SCWPlatform::DSA directory C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw
TRACE::2020-05-25.17:30:22::SCWPlatform:: Platform Path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:22::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-05-25.17:30:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-05-25.17:30:22::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-05-25.17:30:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-25.17:30:22::SCWMssOS::Checking the sw design at  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-25.17:30:22::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-25.17:30:22::SCWMssOS::Sw design exists and opened at  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-25.17:30:22::SCWPlatform::Trying to open the hw design at C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:22::SCWPlatform::DSA given C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:22::SCWPlatform::DSA absoulate path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:22::SCWPlatform::DSA directory C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw
TRACE::2020-05-25.17:30:22::SCWPlatform:: Platform Path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:22::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-05-25.17:30:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-05-25.17:30:22::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-05-25.17:30:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-25.17:30:22::SCWMssOS::Checking the sw design at  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-25.17:30:22::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-25.17:30:22::SCWMssOS::Sw design exists and opened at  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-25.17:30:22::SCWPlatform::Trying to open the hw design at C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:22::SCWPlatform::DSA given C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:22::SCWPlatform::DSA absoulate path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:22::SCWPlatform::DSA directory C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw
TRACE::2020-05-25.17:30:22::SCWPlatform:: Platform Path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:22::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-05-25.17:30:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-05-25.17:30:22::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-05-25.17:30:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-25.17:30:22::SCWMssOS::Checking the sw design at  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-25.17:30:22::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-25.17:30:22::SCWMssOS::Sw design exists and opened at  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-25.17:30:22::SCWPlatform::Trying to open the hw design at C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:22::SCWPlatform::DSA given C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:22::SCWPlatform::DSA absoulate path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:22::SCWPlatform::DSA directory C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw
TRACE::2020-05-25.17:30:22::SCWPlatform:: Platform Path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:22::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-05-25.17:30:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-05-25.17:30:22::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-05-25.17:30:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-25.17:30:22::SCWMssOS::Checking the sw design at  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.17:30:22::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-25.17:30:22::SCWMssOS::Sw design exists and opened at  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.17:30:22::SCWPlatform::Trying to open the hw design at C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:22::SCWPlatform::DSA given C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:22::SCWPlatform::DSA absoulate path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:22::SCWPlatform::DSA directory C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw
TRACE::2020-05-25.17:30:22::SCWPlatform:: Platform Path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:22::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-05-25.17:30:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-05-25.17:30:22::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-05-25.17:30:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-25.17:30:22::SCWMssOS::Checking the sw design at  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.17:30:22::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-25.17:30:22::SCWMssOS::Sw design exists and opened at  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.17:30:22::SCWPlatform::Trying to open the hw design at C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:22::SCWPlatform::DSA given C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:22::SCWPlatform::DSA absoulate path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:22::SCWPlatform::DSA directory C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw
TRACE::2020-05-25.17:30:22::SCWPlatform:: Platform Path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:22::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-05-25.17:30:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-05-25.17:30:22::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-05-25.17:30:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-25.17:30:22::SCWMssOS::Checking the sw design at  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.17:30:22::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-25.17:30:22::SCWMssOS::Sw design exists and opened at  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.17:30:22::SCWWriter::formatted JSON is {
	"platformName":	"EX_2_MATRIX",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"EX_2_MATRIX",
	"platHandOff":	"C:/eFPGA/OPDRACHT_2/2/EX_2_MATRIX/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"EX_2_MATRIX",
	"systems":	[{
			"systemName":	"EX_2_MATRIX",
			"systemDesc":	"EX_2_MATRIX",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"EX_2_MATRIX",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"f3516420524531368bcfd4f02bc7b6f3",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"4a4ba08f9267b530ea6806e030a89d61",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-05-25.17:30:23::SCWPlatform::Clearing the existing platform
TRACE::2020-05-25.17:30:23::SCWSystem::Clearing the existing sysconfig
TRACE::2020-05-25.17:30:23::SCWBDomain::clearing the fsbl build
TRACE::2020-05-25.17:30:23::SCWMssOS::Removing the swdes entry for  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-25.17:30:23::SCWMssOS::Removing the swdes entry for  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.17:30:23::SCWSystem::Clearing the domains completed.
TRACE::2020-05-25.17:30:23::SCWPlatform::Clearing the opened hw db.
TRACE::2020-05-25.17:30:23::SCWPlatform::DSA given C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:23::SCWPlatform::DSA absoulate path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:23::SCWPlatform:: Platform location is C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw
TRACE::2020-05-25.17:30:23::SCWPlatform:: Platform Path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:23::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-05-25.17:30:23::SCWPlatform::Removing the HwDB with name C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:23::SCWPlatform::Trying to open the hw design at C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:23::SCWPlatform::DSA given C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:23::SCWPlatform::DSA absoulate path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:23::SCWPlatform::DSA directory C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw
TRACE::2020-05-25.17:30:23::SCWPlatform:: Platform Path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:23::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-05-25.17:30:23::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-05-25.17:30:28::SCWPlatform::Opened new HwDB with name design_1_wrapper_1
TRACE::2020-05-25.17:30:28::SCWReader::Active system found as  EX_2_MATRIX
TRACE::2020-05-25.17:30:28::SCWReader::Handling sysconfig EX_2_MATRIX
TRACE::2020-05-25.17:30:28::SCWDomain::checking for install qemu data   : 
TRACE::2020-05-25.17:30:28::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-05-25.17:30:28::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-05-25.17:30:28::SCWPlatform::Trying to open the hw design at C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:28::SCWPlatform::DSA given C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:28::SCWPlatform::DSA absoulate path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:28::SCWPlatform::DSA directory C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw
TRACE::2020-05-25.17:30:28::SCWPlatform:: Platform Path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:28::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-05-25.17:30:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-05-25.17:30:28::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-05-25.17:30:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-25.17:30:28::SCWPlatform::Trying to open the hw design at C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:28::SCWPlatform::DSA given C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:28::SCWPlatform::DSA absoulate path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:28::SCWPlatform::DSA directory C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw
TRACE::2020-05-25.17:30:28::SCWPlatform:: Platform Path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:28::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-05-25.17:30:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-05-25.17:30:28::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-05-25.17:30:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-25.17:30:28::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2020-05-25.17:30:28::SCWPlatform::Trying to open the hw design at C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:28::SCWPlatform::DSA given C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:28::SCWPlatform::DSA absoulate path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:28::SCWPlatform::DSA directory C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw
TRACE::2020-05-25.17:30:28::SCWPlatform:: Platform Path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:28::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-05-25.17:30:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-05-25.17:30:28::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-05-25.17:30:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-25.17:30:28::SCWMssOS::Checking the sw design at  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-25.17:30:28::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-05-25.17:30:28::SCWMssOS::No sw design opened at  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-25.17:30:28::SCWMssOS::mss exists loading the mss file  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-25.17:30:28::SCWMssOS::Opened the sw design from mss  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-25.17:30:28::SCWMssOS::Adding the swdes entry C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2020-05-25.17:30:28::SCWMssOS::updating the scw layer about changes
TRACE::2020-05-25.17:30:28::SCWMssOS::Opened the sw design.  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-25.17:30:28::SCWPlatform::Trying to open the hw design at C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:28::SCWPlatform::DSA given C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:28::SCWPlatform::DSA absoulate path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:28::SCWPlatform::DSA directory C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw
TRACE::2020-05-25.17:30:28::SCWPlatform:: Platform Path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:28::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-05-25.17:30:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-05-25.17:30:28::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-05-25.17:30:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-25.17:30:28::SCWMssOS::Checking the sw design at  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-25.17:30:28::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-25.17:30:28::SCWMssOS::Sw design exists and opened at  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-25.17:30:28::SCWMssOS:: library already available in sw design:  xilffs:4.2
TRACE::2020-05-25.17:30:28::SCWPlatform::Trying to open the hw design at C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:28::SCWPlatform::DSA given C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:28::SCWPlatform::DSA absoulate path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:28::SCWPlatform::DSA directory C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw
TRACE::2020-05-25.17:30:28::SCWPlatform:: Platform Path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:28::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-05-25.17:30:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-05-25.17:30:28::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-05-25.17:30:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-25.17:30:28::SCWMssOS::Checking the sw design at  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-25.17:30:28::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-25.17:30:28::SCWMssOS::Sw design exists and opened at  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-25.17:30:28::SCWMssOS:: library already available in sw design:  xilrsa:1.5
TRACE::2020-05-25.17:30:28::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-05-25.17:30:28::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-05-25.17:30:28::SCWPlatform::Trying to open the hw design at C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:29::SCWPlatform::DSA given C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:29::SCWPlatform::DSA absoulate path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:29::SCWPlatform::DSA directory C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw
TRACE::2020-05-25.17:30:29::SCWPlatform:: Platform Path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:29::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-05-25.17:30:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-05-25.17:30:29::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-05-25.17:30:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-25.17:30:29::SCWMssOS::Checking the sw design at  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-25.17:30:29::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-25.17:30:29::SCWMssOS::Sw design exists and opened at  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-25.17:30:29::SCWReader::No isolation master present  
TRACE::2020-05-25.17:30:29::SCWDomain::checking for install qemu data   : 
TRACE::2020-05-25.17:30:29::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-05-25.17:30:29::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-05-25.17:30:29::SCWPlatform::Trying to open the hw design at C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:29::SCWPlatform::DSA given C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:29::SCWPlatform::DSA absoulate path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:29::SCWPlatform::DSA directory C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw
TRACE::2020-05-25.17:30:29::SCWPlatform:: Platform Path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:29::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-05-25.17:30:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-05-25.17:30:29::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-05-25.17:30:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-25.17:30:29::SCWPlatform::Trying to open the hw design at C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:29::SCWPlatform::DSA given C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:29::SCWPlatform::DSA absoulate path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:29::SCWPlatform::DSA directory C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw
TRACE::2020-05-25.17:30:29::SCWPlatform:: Platform Path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:29::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-05-25.17:30:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-05-25.17:30:29::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-05-25.17:30:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-25.17:30:29::SCWMssOS::Checking the sw design at  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.17:30:29::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-25.17:30:29::SCWMssOS::No sw design opened at  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.17:30:29::SCWMssOS::mss exists loading the mss file  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.17:30:29::SCWMssOS::Opened the sw design from mss  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.17:30:29::SCWMssOS::Adding the swdes entry C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-05-25.17:30:29::SCWMssOS::updating the scw layer about changes
TRACE::2020-05-25.17:30:29::SCWMssOS::Opened the sw design.  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.17:30:29::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-05-25.17:30:29::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-05-25.17:30:29::SCWPlatform::Trying to open the hw design at C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:29::SCWPlatform::DSA given C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:29::SCWPlatform::DSA absoulate path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:29::SCWPlatform::DSA directory C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw
TRACE::2020-05-25.17:30:29::SCWPlatform:: Platform Path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:29::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-05-25.17:30:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-05-25.17:30:29::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-05-25.17:30:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-25.17:30:29::SCWMssOS::Checking the sw design at  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.17:30:29::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-25.17:30:29::SCWMssOS::Sw design exists and opened at  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.17:30:29::SCWReader::No isolation master present  
TRACE::2020-05-25.17:30:29::SCWPlatform::Trying to open the hw design at C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:29::SCWPlatform::DSA given C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:29::SCWPlatform::DSA absoulate path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:29::SCWPlatform::DSA directory C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw
TRACE::2020-05-25.17:30:29::SCWPlatform:: Platform Path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:29::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-05-25.17:30:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-05-25.17:30:29::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-05-25.17:30:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-25.17:30:29::SCWMssOS::Checking the sw design at  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-25.17:30:29::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-25.17:30:29::SCWMssOS::Sw design exists and opened at  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-25.17:30:29::SCWPlatform::Trying to open the hw design at C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:29::SCWPlatform::DSA given C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:29::SCWPlatform::DSA absoulate path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:29::SCWPlatform::DSA directory C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw
TRACE::2020-05-25.17:30:29::SCWPlatform:: Platform Path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:29::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-05-25.17:30:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-05-25.17:30:29::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-05-25.17:30:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-25.17:30:29::SCWMssOS::Checking the sw design at  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.17:30:29::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-25.17:30:29::SCWMssOS::Sw design exists and opened at  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.17:30:30::SCWMssOS::In reload Mss file.
TRACE::2020-05-25.17:30:30::SCWPlatform::Trying to open the hw design at C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:30::SCWPlatform::DSA given C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:30::SCWPlatform::DSA absoulate path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:30::SCWPlatform::DSA directory C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw
TRACE::2020-05-25.17:30:30::SCWPlatform:: Platform Path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:30::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-05-25.17:30:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-05-25.17:30:30::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-05-25.17:30:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-25.17:30:30::SCWMssOS::Checking the sw design at  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.17:30:30::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2020-05-25.17:30:30::SCWMssOS::Could not open the swdb for system_0
KEYINFO::2020-05-25.17:30:30::SCWMssOS::Could not open the sw design at  system_0
ERROR: [Hsi 55-1558] Software Design system_0 is not found

TRACE::2020-05-25.17:30:30::SCWMssOS::Cleared the swdb table entry
TRACE::2020-05-25.17:30:30::SCWMssOS::No sw design opened at  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.17:30:30::SCWMssOS::mss exists loading the mss file  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.17:30:30::SCWMssOS::Opened the sw design from mss  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.17:30:30::SCWMssOS::Adding the swdes entry C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-05-25.17:30:30::SCWMssOS::updating the scw layer about changes
TRACE::2020-05-25.17:30:30::SCWMssOS::Opened the sw design.  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.17:30:30::SCWPlatform::Trying to open the hw design at C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:30::SCWPlatform::DSA given C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:30::SCWPlatform::DSA absoulate path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:30::SCWPlatform::DSA directory C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw
TRACE::2020-05-25.17:30:30::SCWPlatform:: Platform Path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:30::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-05-25.17:30:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-05-25.17:30:30::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-05-25.17:30:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-25.17:30:30::SCWMssOS::Checking the sw design at  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.17:30:30::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-25.17:30:30::SCWMssOS::Sw design exists and opened at  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.17:30:30::SCWMssOS::Removing the swdes entry for  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.17:30:30::SCWMssOS::In reload Mss file.
TRACE::2020-05-25.17:30:30::SCWPlatform::Trying to open the hw design at C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:30::SCWPlatform::DSA given C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:30::SCWPlatform::DSA absoulate path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:30::SCWPlatform::DSA directory C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw
TRACE::2020-05-25.17:30:30::SCWPlatform:: Platform Path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:30::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-05-25.17:30:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-05-25.17:30:31::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-05-25.17:30:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-25.17:30:31::SCWMssOS::Checking the sw design at  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.17:30:31::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-25.17:30:31::SCWMssOS::No sw design opened at  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.17:30:31::SCWMssOS::mss exists loading the mss file  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.17:30:31::SCWMssOS::Opened the sw design from mss  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.17:30:31::SCWMssOS::Adding the swdes entry C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-05-25.17:30:31::SCWMssOS::updating the scw layer about changes
TRACE::2020-05-25.17:30:31::SCWMssOS::Opened the sw design.  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.17:30:31::SCWPlatform::Trying to open the hw design at C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:31::SCWPlatform::DSA given C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:31::SCWPlatform::DSA absoulate path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:31::SCWPlatform::DSA directory C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw
TRACE::2020-05-25.17:30:31::SCWPlatform:: Platform Path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:31::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-05-25.17:30:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-05-25.17:30:31::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-05-25.17:30:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-25.17:30:31::SCWMssOS::Checking the sw design at  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.17:30:31::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-25.17:30:31::SCWMssOS::Sw design exists and opened at  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.17:30:31::SCWMssOS::Removing the swdes entry for  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.17:30:34::SCWPlatform::Trying to open the hw design at C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:34::SCWPlatform::DSA given C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:34::SCWPlatform::DSA absoulate path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:34::SCWPlatform::DSA directory C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw
TRACE::2020-05-25.17:30:35::SCWPlatform:: Platform Path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:35::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-05-25.17:30:35::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-05-25.17:30:35::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-05-25.17:30:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-25.17:30:35::SCWMssOS::Checking the sw design at  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.17:30:35::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-25.17:30:35::SCWMssOS::No sw design opened at  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.17:30:35::SCWMssOS::mss exists loading the mss file  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.17:30:35::SCWMssOS::Opened the sw design from mss  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.17:30:35::SCWMssOS::Adding the swdes entry C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-05-25.17:30:35::SCWMssOS::updating the scw layer about changes
TRACE::2020-05-25.17:30:35::SCWMssOS::Opened the sw design.  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.17:30:41::SCWPlatform::Trying to open the hw design at C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:41::SCWPlatform::DSA given C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:41::SCWPlatform::DSA absoulate path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:41::SCWPlatform::DSA directory C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw
TRACE::2020-05-25.17:30:41::SCWPlatform:: Platform Path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:41::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-05-25.17:30:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-05-25.17:30:41::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-05-25.17:30:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-25.17:30:41::SCWMssOS::Checking the sw design at  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.17:30:41::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-25.17:30:41::SCWMssOS::Sw design exists and opened at  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.17:30:41::SCWPlatform::Trying to open the hw design at C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:41::SCWPlatform::DSA given C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:41::SCWPlatform::DSA absoulate path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:41::SCWPlatform::DSA directory C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw
TRACE::2020-05-25.17:30:41::SCWPlatform:: Platform Path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:41::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-05-25.17:30:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-05-25.17:30:41::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-05-25.17:30:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-25.17:30:41::SCWMssOS::Checking the sw design at  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.17:30:41::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-25.17:30:41::SCWMssOS::Sw design exists and opened at  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.17:30:42::SCWPlatform::Trying to open the hw design at C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:42::SCWPlatform::DSA given C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:42::SCWPlatform::DSA absoulate path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:42::SCWPlatform::DSA directory C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw
TRACE::2020-05-25.17:30:42::SCWPlatform:: Platform Path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:42::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-05-25.17:30:42::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-05-25.17:30:42::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-05-25.17:30:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-25.17:30:42::SCWMssOS::Checking the sw design at  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.17:30:42::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-25.17:30:42::SCWMssOS::Sw design exists and opened at  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.17:30:42::SCWPlatform::Trying to open the hw design at C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:42::SCWPlatform::DSA given C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:42::SCWPlatform::DSA absoulate path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:42::SCWPlatform::DSA directory C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw
TRACE::2020-05-25.17:30:42::SCWPlatform:: Platform Path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:42::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-05-25.17:30:42::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-05-25.17:30:42::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-05-25.17:30:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-25.17:30:42::SCWMssOS::Checking the sw design at  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.17:30:42::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-25.17:30:42::SCWMssOS::Sw design exists and opened at  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.17:30:43::SCWPlatform::Trying to open the hw design at C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:43::SCWPlatform::DSA given C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:43::SCWPlatform::DSA absoulate path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:43::SCWPlatform::DSA directory C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw
TRACE::2020-05-25.17:30:43::SCWPlatform:: Platform Path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:43::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-05-25.17:30:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-05-25.17:30:43::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-05-25.17:30:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-25.17:30:43::SCWMssOS::Checking the sw design at  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-25.17:30:43::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-25.17:30:43::SCWMssOS::Sw design exists and opened at  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-25.17:30:43::SCWPlatform::Trying to open the hw design at C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:43::SCWPlatform::DSA given C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:43::SCWPlatform::DSA absoulate path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:43::SCWPlatform::DSA directory C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw
TRACE::2020-05-25.17:30:43::SCWPlatform:: Platform Path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:43::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-05-25.17:30:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-05-25.17:30:43::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-05-25.17:30:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-25.17:30:43::SCWMssOS::Checking the sw design at  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.17:30:43::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-25.17:30:43::SCWMssOS::Sw design exists and opened at  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.17:30:43::SCWWriter::formatted JSON is {
	"platformName":	"EX_2_MATRIX",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"EX_2_MATRIX",
	"platHandOff":	"C:/eFPGA/OPDRACHT_2/2/EX_2_MATRIX/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"EX_2_MATRIX",
	"systems":	[{
			"systemName":	"EX_2_MATRIX",
			"systemDesc":	"EX_2_MATRIX",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"EX_2_MATRIX",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"f3516420524531368bcfd4f02bc7b6f3",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"4a4ba08f9267b530ea6806e030a89d61",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"standalone":	{
							"stdin":	"ps7_uart_1",
							"stdout":	"ps7_uart_1",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-05-25.17:30:43::SCWPlatform::Trying to open the hw design at C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:43::SCWPlatform::DSA given C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:43::SCWPlatform::DSA absoulate path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:43::SCWPlatform::DSA directory C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw
TRACE::2020-05-25.17:30:43::SCWPlatform:: Platform Path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:43::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-05-25.17:30:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-05-25.17:30:43::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-05-25.17:30:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-25.17:30:43::SCWMssOS::Checking the sw design at  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.17:30:43::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-25.17:30:43::SCWMssOS::Sw design exists and opened at  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.17:30:43::SCWMssOS::Removing the swdes entry for  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.17:30:44::SCWMssOS::In reload Mss file.
TRACE::2020-05-25.17:30:44::SCWPlatform::Trying to open the hw design at C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:44::SCWPlatform::DSA given C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:44::SCWPlatform::DSA absoulate path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:44::SCWPlatform::DSA directory C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw
TRACE::2020-05-25.17:30:44::SCWPlatform:: Platform Path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:44::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-05-25.17:30:44::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-05-25.17:30:44::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-05-25.17:30:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-25.17:30:44::SCWMssOS::Checking the sw design at  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.17:30:44::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-25.17:30:44::SCWMssOS::No sw design opened at  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.17:30:44::SCWMssOS::mss exists loading the mss file  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.17:30:44::SCWMssOS::Opened the sw design from mss  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.17:30:44::SCWMssOS::Adding the swdes entry C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-05-25.17:30:44::SCWMssOS::updating the scw layer about changes
TRACE::2020-05-25.17:30:44::SCWMssOS::Opened the sw design.  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.17:30:44::SCWPlatform::Trying to open the hw design at C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:44::SCWPlatform::DSA given C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:44::SCWPlatform::DSA absoulate path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:44::SCWPlatform::DSA directory C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw
TRACE::2020-05-25.17:30:44::SCWPlatform:: Platform Path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:44::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-05-25.17:30:44::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-05-25.17:30:44::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-05-25.17:30:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-25.17:30:44::SCWMssOS::Checking the sw design at  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.17:30:44::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-25.17:30:44::SCWMssOS::Sw design exists and opened at  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.17:30:44::SCWPlatform::Trying to open the hw design at C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:44::SCWPlatform::DSA given C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:44::SCWPlatform::DSA absoulate path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:44::SCWPlatform::DSA directory C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw
TRACE::2020-05-25.17:30:44::SCWPlatform:: Platform Path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:44::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-05-25.17:30:44::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-05-25.17:30:44::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-05-25.17:30:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-25.17:30:44::SCWMssOS::Checking the sw design at  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.17:30:44::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-25.17:30:44::SCWMssOS::Sw design exists and opened at  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.17:30:44::SCWPlatform::Trying to open the hw design at C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:44::SCWPlatform::DSA given C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:44::SCWPlatform::DSA absoulate path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:44::SCWPlatform::DSA directory C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw
TRACE::2020-05-25.17:30:44::SCWPlatform:: Platform Path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:44::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-05-25.17:30:44::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-05-25.17:30:44::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-05-25.17:30:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-25.17:30:44::SCWMssOS::Checking the sw design at  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.17:30:44::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-25.17:30:44::SCWMssOS::Sw design exists and opened at  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.17:30:44::SCWPlatform::Trying to open the hw design at C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:44::SCWPlatform::DSA given C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:44::SCWPlatform::DSA absoulate path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:44::SCWPlatform::DSA directory C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw
TRACE::2020-05-25.17:30:44::SCWPlatform:: Platform Path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:44::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-05-25.17:30:44::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-05-25.17:30:44::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-05-25.17:30:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-25.17:30:44::SCWMssOS::Checking the sw design at  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.17:30:44::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-25.17:30:44::SCWMssOS::Sw design exists and opened at  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.17:30:44::SCWPlatform::Trying to open the hw design at C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:44::SCWPlatform::DSA given C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:44::SCWPlatform::DSA absoulate path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:44::SCWPlatform::DSA directory C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw
TRACE::2020-05-25.17:30:44::SCWPlatform:: Platform Path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:44::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-05-25.17:30:44::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-05-25.17:30:44::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-05-25.17:30:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-25.17:30:44::SCWMssOS::Checking the sw design at  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.17:30:44::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-25.17:30:44::SCWMssOS::Sw design exists and opened at  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.17:30:44::SCWMssOS::Removing the swdes entry for  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.17:30:45::SCWPlatform::Trying to open the hw design at C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:45::SCWPlatform::DSA given C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:45::SCWPlatform::DSA absoulate path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:45::SCWPlatform::DSA directory C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw
TRACE::2020-05-25.17:30:45::SCWPlatform:: Platform Path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:30:45::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-05-25.17:30:45::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-05-25.17:30:45::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-05-25.17:30:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-25.17:30:45::SCWMssOS::Checking the sw design at  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.17:30:45::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-25.17:30:45::SCWMssOS::No sw design opened at  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.17:30:45::SCWMssOS::mss exists loading the mss file  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.17:30:45::SCWMssOS::Opened the sw design from mss  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.17:30:45::SCWMssOS::Adding the swdes entry C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-05-25.17:30:45::SCWMssOS::updating the scw layer about changes
TRACE::2020-05-25.17:30:45::SCWMssOS::Opened the sw design.  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.17:30:45::SCWMssOS::Completed writing the mss file at C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-05-25.17:30:45::SCWMssOS::Forcing BSP Sources regeneration.
KEYINFO::2020-05-25.17:30:47::SCWMssOS::Removing file C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp\system_0.mss
LOG::2020-05-25.17:31:23::SCWPlatform::Started generating the artifacts platform EX_2_MATRIX
TRACE::2020-05-25.17:31:23::SCWPlatform::Sanity checking of platform is completed
LOG::2020-05-25.17:31:23::SCWPlatform::Started generating the artifacts for system configuration EX_2_MATRIX
LOG::2020-05-25.17:31:23::SCWSystem::Checking the domain zynq_fsbl
LOG::2020-05-25.17:31:23::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2020-05-25.17:31:23::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-05-25.17:31:23::SCWDomain::Building the domain as part of full build :  zynq_fsbl
TRACE::2020-05-25.17:31:23::SCWPlatform::Trying to open the hw design at C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:31:23::SCWPlatform::DSA given C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:31:23::SCWPlatform::DSA absoulate path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:31:23::SCWPlatform::DSA directory C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw
TRACE::2020-05-25.17:31:23::SCWPlatform:: Platform Path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:31:23::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-05-25.17:31:23::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-05-25.17:31:23::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-05-25.17:31:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-25.17:31:23::SCWMssOS::Checking the sw design at  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-25.17:31:23::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-25.17:31:23::SCWMssOS::Sw design exists and opened at  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-25.17:31:23::SCWBDomain::Completed writing the mss file at C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp
TRACE::2020-05-25.17:31:23::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-05-25.17:31:23::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-05-25.17:31:23::SCWBDomain::System Command Ran  C:&  cd  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl & make 
TRACE::2020-05-25.17:31:23::SCWBDomain::make -C zynq_fsbl_bsp

TRACE::2020-05-25.17:31:23::SCWBDomain::make[1]: Entering directory 'C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2020-05-25.17:31:23::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2020-05-25.17:31:23::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2020-05-25.17:31:23::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2020-05-25.17:31:23::SCWBDomain::ard -nostartfiles -g -Wall -Wextra"

TRACE::2020-05-25.17:31:23::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-05-25.17:31:23::SCWBDomain::c/coresightps_dcc_v1_6/src'

TRACE::2020-05-25.17:31:23::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-05-25.17:31:23::SCWBDomain::/coresightps_dcc_v1_6/src'

TRACE::2020-05-25.17:31:23::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2020-05-25.17:31:23::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-05-25.17:31:23::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-05-25.17:31:23::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-05-25.17:31:23::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-05-25.17:31:23::SCWBDomain::c/cpu_cortexa9_v2_8/src'

TRACE::2020-05-25.17:31:23::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-05-25.17:31:23::SCWBDomain::/cpu_cortexa9_v2_8/src'

TRACE::2020-05-25.17:31:23::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2020-05-25.17:31:23::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-05-25.17:31:23::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-05-25.17:31:23::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2020-05-25.17:31:23::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-05-25.17:31:23::SCWBDomain::c/ddrps_v1_0/src'

TRACE::2020-05-25.17:31:23::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-05-25.17:31:23::SCWBDomain::/ddrps_v1_0/src'

TRACE::2020-05-25.17:31:23::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2020-05-25.17:31:23::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-05-25.17:31:23::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-05-25.17:31:23::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-05-25.17:31:23::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-05-25.17:31:23::SCWBDomain::c/devcfg_v3_5/src'

TRACE::2020-05-25.17:31:23::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-05-25.17:31:23::SCWBDomain::/devcfg_v3_5/src'

TRACE::2020-05-25.17:31:23::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2020-05-25.17:31:23::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-05-25.17:31:23::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-05-25.17:31:23::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2020-05-25.17:31:23::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-05-25.17:31:23::SCWBDomain::c/dmaps_v2_5/src'

TRACE::2020-05-25.17:31:24::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-05-25.17:31:24::SCWBDomain::/dmaps_v2_5/src'

TRACE::2020-05-25.17:31:24::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2020-05-25.17:31:24::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-05-25.17:31:24::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-05-25.17:31:24::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-05-25.17:31:24::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-05-25.17:31:24::SCWBDomain::c/gpiops_v3_6/src'

TRACE::2020-05-25.17:31:24::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-05-25.17:31:24::SCWBDomain::/gpiops_v3_6/src'

TRACE::2020-05-25.17:31:24::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/iicps_v3_10/src"

TRACE::2020-05-25.17:31:24::SCWBDomain::make -C ps7_cortexa9_0/libsrc/iicps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-05-25.17:31:24::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-05-25.17:31:24::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-05-25.17:31:24::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-05-25.17:31:24::SCWBDomain::c/iicps_v3_10/src'

TRACE::2020-05-25.17:31:24::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-05-25.17:31:24::SCWBDomain::/iicps_v3_10/src'

TRACE::2020-05-25.17:31:24::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/IP_MATRIX_v1_0/src"

TRACE::2020-05-25.17:31:24::SCWBDomain::make -C ps7_cortexa9_0/libsrc/IP_MATRIX_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2020-05-25.17:31:24::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2020-05-25.17:31:24::SCWBDomain::ostartfiles -g -Wall -Wextra"

TRACE::2020-05-25.17:31:24::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-05-25.17:31:24::SCWBDomain::c/IP_MATRIX_v1_0/src'

TRACE::2020-05-25.17:31:24::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-05-25.17:31:24::SCWBDomain::/IP_MATRIX_v1_0/src'

TRACE::2020-05-25.17:31:24::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2020-05-25.17:31:24::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-05-25.17:31:24::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-05-25.17:31:24::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-05-25.17:31:24::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-05-25.17:31:24::SCWBDomain::c/qspips_v3_6/src'

TRACE::2020-05-25.17:31:24::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-05-25.17:31:24::SCWBDomain::/qspips_v3_6/src'

TRACE::2020-05-25.17:31:24::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2020-05-25.17:31:24::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-05-25.17:31:24::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-05-25.17:31:24::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-05-25.17:31:24::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-05-25.17:31:24::SCWBDomain::c/scugic_v4_1/src'

TRACE::2020-05-25.17:31:24::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-05-25.17:31:24::SCWBDomain::/scugic_v4_1/src'

TRACE::2020-05-25.17:31:24::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2020-05-25.17:31:24::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2020-05-25.17:31:24::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2020-05-25.17:31:24::SCWBDomain::startfiles -g -Wall -Wextra"

TRACE::2020-05-25.17:31:24::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-05-25.17:31:24::SCWBDomain::c/scutimer_v2_1/src'

TRACE::2020-05-25.17:31:24::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-05-25.17:31:24::SCWBDomain::/scutimer_v2_1/src'

TRACE::2020-05-25.17:31:24::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2020-05-25.17:31:24::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-05-25.17:31:24::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-05-25.17:31:24::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-05-25.17:31:24::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-05-25.17:31:24::SCWBDomain::c/scuwdt_v2_1/src'

TRACE::2020-05-25.17:31:24::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-05-25.17:31:24::SCWBDomain::/scuwdt_v2_1/src'

TRACE::2020-05-25.17:31:24::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2020-05-25.17:31:24::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-05-25.17:31:24::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-05-25.17:31:24::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2020-05-25.17:31:24::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-05-25.17:31:24::SCWBDomain::c/sdps_v3_8/src'

TRACE::2020-05-25.17:31:25::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-05-25.17:31:25::SCWBDomain::/sdps_v3_8/src'

TRACE::2020-05-25.17:31:25::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2020-05-25.17:31:25::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-05-25.17:31:25::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-05-25.17:31:25::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2020-05-25.17:31:25::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-05-25.17:31:25::SCWBDomain::c/standalone_v7_1/src'

TRACE::2020-05-25.17:31:25::SCWBDomain::make[3]: Entering directory 'C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-05-25.17:31:25::SCWBDomain::c/standalone_v7_1/src/profile'

TRACE::2020-05-25.17:31:25::SCWBDomain::make[3]: Leaving directory 'C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-05-25.17:31:25::SCWBDomain::/standalone_v7_1/src/profile'

TRACE::2020-05-25.17:31:25::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-05-25.17:31:25::SCWBDomain::/standalone_v7_1/src'

TRACE::2020-05-25.17:31:25::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2020-05-25.17:31:25::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-05-25.17:31:25::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-05-25.17:31:25::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-05-25.17:31:25::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-05-25.17:31:25::SCWBDomain::c/uartps_v3_8/src'

TRACE::2020-05-25.17:31:25::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-05-25.17:31:25::SCWBDomain::/uartps_v3_8/src'

TRACE::2020-05-25.17:31:25::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2020-05-25.17:31:25::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-05-25.17:31:25::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-05-25.17:31:25::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2020-05-25.17:31:25::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-05-25.17:31:25::SCWBDomain::c/usbps_v2_4/src'

TRACE::2020-05-25.17:31:25::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-05-25.17:31:25::SCWBDomain::/usbps_v2_4/src'

TRACE::2020-05-25.17:31:25::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2020-05-25.17:31:25::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-05-25.17:31:25::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-05-25.17:31:25::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-05-25.17:31:25::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-05-25.17:31:25::SCWBDomain::c/xadcps_v2_3/src'

TRACE::2020-05-25.17:31:25::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-05-25.17:31:25::SCWBDomain::/xadcps_v2_3/src'

TRACE::2020-05-25.17:31:25::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_2/src"

TRACE::2020-05-25.17:31:25::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-05-25.17:31:25::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-05-25.17:31:25::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-05-25.17:31:25::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-05-25.17:31:25::SCWBDomain::c/xilffs_v4_2/src'

TRACE::2020-05-25.17:31:25::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-05-25.17:31:25::SCWBDomain::/xilffs_v4_2/src'

TRACE::2020-05-25.17:31:26::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_5/src"

TRACE::2020-05-25.17:31:26::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-05-25.17:31:26::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-05-25.17:31:26::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-05-25.17:31:26::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-05-25.17:31:26::SCWBDomain::c/xilrsa_v1_5/src'

TRACE::2020-05-25.17:31:26::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-05-25.17:31:26::SCWBDomain::/xilrsa_v1_5/src'

TRACE::2020-05-25.17:31:26::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2020-05-25.17:31:26::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-05-25.17:31:26::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-05-25.17:31:26::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-05-25.17:31:26::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-05-25.17:31:26::SCWBDomain::c/coresightps_dcc_v1_6/src'

TRACE::2020-05-25.17:31:26::SCWBDomain::"Compiling coresightps_dcc"

TRACE::2020-05-25.17:31:26::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-05-25.17:31:26::SCWBDomain::/coresightps_dcc_v1_6/src'

TRACE::2020-05-25.17:31:26::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2020-05-25.17:31:26::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2020-05-25.17:31:26::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2020-05-25.17:31:26::SCWBDomain::ostartfiles -g -Wall -Wextra"

TRACE::2020-05-25.17:31:26::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-05-25.17:31:26::SCWBDomain::c/cpu_cortexa9_v2_8/src'

TRACE::2020-05-25.17:31:26::SCWBDomain::"Compiling cpu_cortexa9"

TRACE::2020-05-25.17:31:26::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-05-25.17:31:26::SCWBDomain::/cpu_cortexa9_v2_8/src'

TRACE::2020-05-25.17:31:26::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2020-05-25.17:31:26::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-05-25.17:31:26::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-05-25.17:31:26::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2020-05-25.17:31:26::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-05-25.17:31:26::SCWBDomain::c/ddrps_v1_0/src'

TRACE::2020-05-25.17:31:26::SCWBDomain::"Compiling ddrps"

TRACE::2020-05-25.17:31:26::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-05-25.17:31:26::SCWBDomain::/ddrps_v1_0/src'

TRACE::2020-05-25.17:31:26::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2020-05-25.17:31:26::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-05-25.17:31:26::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-05-25.17:31:26::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-05-25.17:31:26::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-05-25.17:31:26::SCWBDomain::c/devcfg_v3_5/src'

TRACE::2020-05-25.17:31:26::SCWBDomain::"Compiling devcfg"

TRACE::2020-05-25.17:31:28::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-05-25.17:31:28::SCWBDomain::/devcfg_v3_5/src'

TRACE::2020-05-25.17:31:28::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2020-05-25.17:31:28::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-05-25.17:31:28::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-05-25.17:31:28::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2020-05-25.17:31:28::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-05-25.17:31:28::SCWBDomain::c/dmaps_v2_5/src'

TRACE::2020-05-25.17:31:28::SCWBDomain::"Compiling dmaps"

TRACE::2020-05-25.17:31:30::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-05-25.17:31:30::SCWBDomain::/dmaps_v2_5/src'

TRACE::2020-05-25.17:31:30::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2020-05-25.17:31:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-05-25.17:31:30::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-05-25.17:31:30::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-05-25.17:31:30::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-05-25.17:31:30::SCWBDomain::c/gpiops_v3_6/src'

TRACE::2020-05-25.17:31:30::SCWBDomain::"Compiling gpiops"

TRACE::2020-05-25.17:31:32::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-05-25.17:31:32::SCWBDomain::/gpiops_v3_6/src'

TRACE::2020-05-25.17:31:32::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/iicps_v3_10/src"

TRACE::2020-05-25.17:31:32::SCWBDomain::make -C ps7_cortexa9_0/libsrc/iicps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-05-25.17:31:32::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-05-25.17:31:32::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-05-25.17:31:32::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-05-25.17:31:32::SCWBDomain::c/iicps_v3_10/src'

TRACE::2020-05-25.17:31:32::SCWBDomain::"Compiling iicps"

TRACE::2020-05-25.17:31:35::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-05-25.17:31:35::SCWBDomain::/iicps_v3_10/src'

TRACE::2020-05-25.17:31:35::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/IP_MATRIX_v1_0/src"

TRACE::2020-05-25.17:31:35::SCWBDomain::make -C ps7_cortexa9_0/libsrc/IP_MATRIX_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-05-25.17:31:35::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-05-25.17:31:35::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-05-25.17:31:35::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-05-25.17:31:35::SCWBDomain::c/IP_MATRIX_v1_0/src'

TRACE::2020-05-25.17:31:35::SCWBDomain::"Compiling IP_MATRIX..."

TRACE::2020-05-25.17:31:36::SCWBDomain::make[3]: Entering directory 'C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-05-25.17:31:36::SCWBDomain::c/IP_MATRIX_v1_0/src'

TRACE::2020-05-25.17:31:36::SCWBDomain::make[3]: Leaving directory 'C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-05-25.17:31:36::SCWBDomain::/IP_MATRIX_v1_0/src'

TRACE::2020-05-25.17:31:36::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-05-25.17:31:36::SCWBDomain::/IP_MATRIX_v1_0/src'

TRACE::2020-05-25.17:31:36::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2020-05-25.17:31:36::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-05-25.17:31:36::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-05-25.17:31:36::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-05-25.17:31:36::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-05-25.17:31:36::SCWBDomain::c/qspips_v3_6/src'

TRACE::2020-05-25.17:31:36::SCWBDomain::"Compiling qspips"

TRACE::2020-05-25.17:31:39::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-05-25.17:31:39::SCWBDomain::/qspips_v3_6/src'

TRACE::2020-05-25.17:31:39::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2020-05-25.17:31:39::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-05-25.17:31:39::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-05-25.17:31:39::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-05-25.17:31:39::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-05-25.17:31:39::SCWBDomain::c/scugic_v4_1/src'

TRACE::2020-05-25.17:31:39::SCWBDomain::"Compiling scugic"

TRACE::2020-05-25.17:31:41::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-05-25.17:31:41::SCWBDomain::/scugic_v4_1/src'

TRACE::2020-05-25.17:31:41::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2020-05-25.17:31:41::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-05-25.17:31:41::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-05-25.17:31:41::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2020-05-25.17:31:41::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-05-25.17:31:41::SCWBDomain::c/scutimer_v2_1/src'

TRACE::2020-05-25.17:31:41::SCWBDomain::"Compiling scutimer"

TRACE::2020-05-25.17:31:42::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-05-25.17:31:42::SCWBDomain::/scutimer_v2_1/src'

TRACE::2020-05-25.17:31:42::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2020-05-25.17:31:42::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-05-25.17:31:42::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-05-25.17:31:42::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-05-25.17:31:42::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-05-25.17:31:42::SCWBDomain::c/scuwdt_v2_1/src'

TRACE::2020-05-25.17:31:42::SCWBDomain::"Compiling scuwdt"

TRACE::2020-05-25.17:31:43::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-05-25.17:31:43::SCWBDomain::/scuwdt_v2_1/src'

TRACE::2020-05-25.17:31:43::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2020-05-25.17:31:43::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2020-05-25.17:31:43::SCWBDomain::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2020-05-25.17:31:43::SCWBDomain::les -g -Wall -Wextra"

TRACE::2020-05-25.17:31:43::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-05-25.17:31:43::SCWBDomain::c/sdps_v3_8/src'

TRACE::2020-05-25.17:31:43::SCWBDomain::"Compiling sdps"

TRACE::2020-05-25.17:31:45::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-05-25.17:31:45::SCWBDomain::/sdps_v3_8/src'

TRACE::2020-05-25.17:31:45::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2020-05-25.17:31:45::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-05-25.17:31:45::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-05-25.17:31:45::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2020-05-25.17:31:46::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-05-25.17:31:46::SCWBDomain::c/standalone_v7_1/src'

TRACE::2020-05-25.17:31:46::SCWBDomain::"Compiling standalone"

TRACE::2020-05-25.17:31:55::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-05-25.17:31:55::SCWBDomain::/standalone_v7_1/src'

TRACE::2020-05-25.17:31:55::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2020-05-25.17:31:55::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-05-25.17:31:55::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-05-25.17:31:55::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-05-25.17:31:55::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-05-25.17:31:55::SCWBDomain::c/uartps_v3_8/src'

TRACE::2020-05-25.17:31:55::SCWBDomain::"Compiling uartps"

TRACE::2020-05-25.17:31:57::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-05-25.17:31:57::SCWBDomain::/uartps_v3_8/src'

TRACE::2020-05-25.17:31:57::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2020-05-25.17:31:57::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-05-25.17:31:57::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-05-25.17:31:57::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2020-05-25.17:31:57::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-05-25.17:31:57::SCWBDomain::c/usbps_v2_4/src'

TRACE::2020-05-25.17:31:57::SCWBDomain::"Compiling usbps"

TRACE::2020-05-25.17:32:00::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-05-25.17:32:00::SCWBDomain::/usbps_v2_4/src'

TRACE::2020-05-25.17:32:00::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2020-05-25.17:32:00::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-05-25.17:32:00::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-05-25.17:32:00::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-05-25.17:32:00::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-05-25.17:32:00::SCWBDomain::c/xadcps_v2_3/src'

TRACE::2020-05-25.17:32:00::SCWBDomain::"Compiling xadcps"

TRACE::2020-05-25.17:32:02::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-05-25.17:32:02::SCWBDomain::/xadcps_v2_3/src'

TRACE::2020-05-25.17:32:02::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_2/src"

TRACE::2020-05-25.17:32:02::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-05-25.17:32:02::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-05-25.17:32:02::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-05-25.17:32:02::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-05-25.17:32:02::SCWBDomain::c/xilffs_v4_2/src'

TRACE::2020-05-25.17:32:02::SCWBDomain::"Compiling XilFFs Library"

TRACE::2020-05-25.17:32:05::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-05-25.17:32:05::SCWBDomain::/xilffs_v4_2/src'

TRACE::2020-05-25.17:32:06::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilrsa_v1_5/src"

TRACE::2020-05-25.17:32:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-05-25.17:32:06::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-05-25.17:32:06::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-05-25.17:32:06::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-05-25.17:32:06::SCWBDomain::c/xilrsa_v1_5/src'

TRACE::2020-05-25.17:32:06::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-05-25.17:32:06::SCWBDomain::/xilrsa_v1_5/src'

TRACE::2020-05-25.17:32:06::SCWBDomain::'Finished building libraries'

TRACE::2020-05-25.17:32:06::SCWBDomain::make[1]: Leaving directory 'C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2020-05-25.17:32:06::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c sd.c -o sd.o -Izynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2020-05-25.17:32:06::SCWBDomain::include -I.

TRACE::2020-05-25.17:32:06::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c nand.c -o nand.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2020-05-25.17:32:06::SCWBDomain::9_0/include -I.

TRACE::2020-05-25.17:32:06::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c nor.c -o nor.o -Izynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-05-25.17:32:06::SCWBDomain::0/include -I.

TRACE::2020-05-25.17:32:06::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c image_mover.c -o image_mover.o -Izynq_fsbl_b
TRACE::2020-05-25.17:32:06::SCWBDomain::sp/ps7_cortexa9_0/include -I.

TRACE::2020-05-25.17:32:07::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c md5.c -o md5.o -Izynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-05-25.17:32:07::SCWBDomain::0/include -I.

TRACE::2020-05-25.17:32:07::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c fsbl_hooks.c -o fsbl_hooks.o -Izynq_fsbl_bsp
TRACE::2020-05-25.17:32:07::SCWBDomain::/ps7_cortexa9_0/include -I.

TRACE::2020-05-25.17:32:07::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c main.c -o main.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2020-05-25.17:32:07::SCWBDomain::9_0/include -I.

TRACE::2020-05-25.17:32:07::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c rsa.c -o rsa.o -Izynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-05-25.17:32:07::SCWBDomain::0/include -I.

TRACE::2020-05-25.17:32:08::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c qspi.c -o qspi.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2020-05-25.17:32:08::SCWBDomain::9_0/include -I.

TRACE::2020-05-25.17:32:08::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c ps7_init.c -o ps7_init.o -Izynq_fsbl_bsp/ps7
TRACE::2020-05-25.17:32:08::SCWBDomain::_cortexa9_0/include -I.

TRACE::2020-05-25.17:32:08::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c pcap.c -o pcap.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2020-05-25.17:32:08::SCWBDomain::9_0/include -I.

TRACE::2020-05-25.17:32:08::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c fsbl_handoff.S -o fsbl_handoff.o -Izynq_fsbl
TRACE::2020-05-25.17:32:08::SCWBDomain::_bsp/ps7_cortexa9_0/include -I.

TRACE::2020-05-25.17:32:08::SCWBDomain::arm-none-eabi-gcc -o executable.elf  sd.o  nand.o  nor.o  image_mover.o  md5.o  fsbl_hooks.o  main.o  rsa.o  qspi.o  ps7_init.o
TRACE::2020-05-25.17:32:08::SCWBDomain::  pcap.o  fsbl_handoff.o -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=
TRACE::2020-05-25.17:32:08::SCWBDomain::hard -Wl,-build-id=none -specs=Xilinx.spec  -lrsa -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxi
TRACE::2020-05-25.17:32:08::SCWBDomain::l,-lgcc,-lc,--end-group -Wl,--start-group,-lrsa,-lxil,-lgcc,-lc,--end-group                                      -Wl,--gc-secti
TRACE::2020-05-25.17:32:08::SCWBDomain::ons -Lzynq_fsbl_bsp/ps7_cortexa9_0/lib -L./ -Tlscript.ld

LOG::2020-05-25.17:32:09::SCWSystem::Checking the domain standalone_domain
LOG::2020-05-25.17:32:09::SCWSystem::Not a boot domain 
LOG::2020-05-25.17:32:09::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-05-25.17:32:09::SCWDomain::Generating domain artifcats
TRACE::2020-05-25.17:32:09::SCWMssOS::Generating standalone artifcats
TRACE::2020-05-25.17:32:09::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/export/EX_2_MATRIX/sw/EX_2_MATRIX/qemu/
TRACE::2020-05-25.17:32:09::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/export/EX_2_MATRIX/sw/EX_2_MATRIX/standalone_domain/qemu/
TRACE::2020-05-25.17:32:09::SCWMssOS:: Copying the user libraries. 
TRACE::2020-05-25.17:32:09::SCWPlatform::Trying to open the hw design at C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:32:09::SCWPlatform::DSA given C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:32:09::SCWPlatform::DSA absoulate path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:32:09::SCWPlatform::DSA directory C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw
TRACE::2020-05-25.17:32:09::SCWPlatform:: Platform Path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:32:09::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-05-25.17:32:09::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-05-25.17:32:09::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-05-25.17:32:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-25.17:32:09::SCWMssOS::Checking the sw design at  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.17:32:09::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2020-05-25.17:32:09::SCWMssOS::Could not open the swdb for system_0
KEYINFO::2020-05-25.17:32:09::SCWMssOS::Could not open the sw design at  system_0
ERROR: [Hsi 55-1558] Software Design system_0 is not found

TRACE::2020-05-25.17:32:09::SCWMssOS::Cleared the swdb table entry
TRACE::2020-05-25.17:32:09::SCWMssOS::No sw design opened at  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.17:32:09::SCWMssOS::mss exists loading the mss file  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.17:32:09::SCWMssOS::Opened the sw design from mss  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.17:32:09::SCWMssOS::Adding the swdes entry C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-05-25.17:32:09::SCWMssOS::updating the scw layer about changes
TRACE::2020-05-25.17:32:09::SCWMssOS::Opened the sw design.  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.17:32:09::SCWMssOS::Completed writing the mss file at C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-05-25.17:32:09::SCWMssOS::Mss edits present, copying mssfile into export location C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.17:32:09::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-05-25.17:32:09::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-05-25.17:32:09::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2020-05-25.17:32:09::SCWMssOS::doing bsp build ... 
TRACE::2020-05-25.17:32:09::SCWMssOS::System Command Ran  C: & cd  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp & make 
TRACE::2020-05-25.17:32:09::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2020-05-25.17:32:09::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2020-05-25.17:32:09::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2020-05-25.17:32:09::SCWMssOS::ard -nostartfiles -g -Wall -Wextra"

TRACE::2020-05-25.17:32:09::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2020-05-25.17:32:09::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-05-25.17:32:09::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-05-25.17:32:09::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-05-25.17:32:09::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2020-05-25.17:32:09::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-05-25.17:32:09::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-05-25.17:32:09::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-05-25.17:32:09::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2020-05-25.17:32:09::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-05-25.17:32:09::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-05-25.17:32:09::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-05-25.17:32:10::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2020-05-25.17:32:10::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-05-25.17:32:10::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-05-25.17:32:10::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-05-25.17:32:10::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2020-05-25.17:32:10::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-05-25.17:32:10::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-05-25.17:32:10::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-05-25.17:32:10::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/iicps_v3_10/src"

TRACE::2020-05-25.17:32:10::SCWMssOS::make -C ps7_cortexa9_0/libsrc/iicps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-05-25.17:32:10::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-05-25.17:32:10::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-05-25.17:32:10::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/IP_MATRIX_v1_0/src"

TRACE::2020-05-25.17:32:10::SCWMssOS::make -C ps7_cortexa9_0/libsrc/IP_MATRIX_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2020-05-25.17:32:10::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2020-05-25.17:32:10::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2020-05-25.17:32:10::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2020-05-25.17:32:10::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-05-25.17:32:10::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-05-25.17:32:10::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-05-25.17:32:10::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2020-05-25.17:32:10::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-05-25.17:32:10::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-05-25.17:32:10::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-05-25.17:32:10::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2020-05-25.17:32:10::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2020-05-25.17:32:10::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2020-05-25.17:32:11::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2020-05-25.17:32:11::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2020-05-25.17:32:11::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-05-25.17:32:11::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-05-25.17:32:11::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-05-25.17:32:11::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2020-05-25.17:32:11::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-05-25.17:32:11::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-05-25.17:32:11::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2020-05-25.17:32:11::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2020-05-25.17:32:11::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-05-25.17:32:11::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-05-25.17:32:11::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2020-05-25.17:32:12::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2020-05-25.17:32:12::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-05-25.17:32:12::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-05-25.17:32:12::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-05-25.17:32:12::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2020-05-25.17:32:12::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-05-25.17:32:12::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-05-25.17:32:12::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-05-25.17:32:12::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2020-05-25.17:32:12::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-05-25.17:32:12::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-05-25.17:32:12::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-05-25.17:32:12::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2020-05-25.17:32:12::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-05-25.17:32:12::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-05-25.17:32:12::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-05-25.17:32:12::SCWMssOS::"Compiling coresightps_dcc"

TRACE::2020-05-25.17:32:13::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2020-05-25.17:32:13::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2020-05-25.17:32:13::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2020-05-25.17:32:13::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2020-05-25.17:32:13::SCWMssOS::"Compiling cpu_cortexa9"

TRACE::2020-05-25.17:32:13::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2020-05-25.17:32:13::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-05-25.17:32:13::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-05-25.17:32:13::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2020-05-25.17:32:13::SCWMssOS::"Compiling ddrps"

TRACE::2020-05-25.17:32:13::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2020-05-25.17:32:13::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-05-25.17:32:13::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-05-25.17:32:13::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-05-25.17:32:13::SCWMssOS::"Compiling devcfg"

TRACE::2020-05-25.17:32:15::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2020-05-25.17:32:15::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-05-25.17:32:15::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-05-25.17:32:15::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2020-05-25.17:32:15::SCWMssOS::"Compiling dmaps"

TRACE::2020-05-25.17:32:17::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2020-05-25.17:32:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-05-25.17:32:17::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-05-25.17:32:17::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-05-25.17:32:17::SCWMssOS::"Compiling gpiops"

TRACE::2020-05-25.17:32:19::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/iicps_v3_10/src"

TRACE::2020-05-25.17:32:19::SCWMssOS::make -C ps7_cortexa9_0/libsrc/iicps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-05-25.17:32:19::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-05-25.17:32:19::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-05-25.17:32:19::SCWMssOS::"Compiling iicps"

TRACE::2020-05-25.17:32:22::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/IP_MATRIX_v1_0/src"

TRACE::2020-05-25.17:32:22::SCWMssOS::make -C ps7_cortexa9_0/libsrc/IP_MATRIX_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-05-25.17:32:22::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-05-25.17:32:22::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-05-25.17:32:22::SCWMssOS::"Compiling IP_MATRIX..."

TRACE::2020-05-25.17:32:23::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2020-05-25.17:32:23::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-05-25.17:32:23::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-05-25.17:32:23::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-05-25.17:32:23::SCWMssOS::"Compiling qspips"

TRACE::2020-05-25.17:32:25::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2020-05-25.17:32:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-05-25.17:32:25::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-05-25.17:32:25::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-05-25.17:32:25::SCWMssOS::"Compiling scugic"

TRACE::2020-05-25.17:32:28::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2020-05-25.17:32:28::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-05-25.17:32:28::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-05-25.17:32:28::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-05-25.17:32:28::SCWMssOS::"Compiling scutimer"

TRACE::2020-05-25.17:32:29::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2020-05-25.17:32:29::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-05-25.17:32:29::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-05-25.17:32:29::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-05-25.17:32:29::SCWMssOS::"Compiling scuwdt"

TRACE::2020-05-25.17:32:30::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2020-05-25.17:32:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2020-05-25.17:32:30::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2020-05-25.17:32:30::SCWMssOS::les -g -Wall -Wextra"

TRACE::2020-05-25.17:32:30::SCWMssOS::"Compiling sdps"

TRACE::2020-05-25.17:32:32::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2020-05-25.17:32:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-05-25.17:32:32::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-05-25.17:32:32::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2020-05-25.17:32:32::SCWMssOS::"Compiling standalone"

TRACE::2020-05-25.17:32:41::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2020-05-25.17:32:41::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-05-25.17:32:41::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-05-25.17:32:41::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-05-25.17:32:41::SCWMssOS::"Compiling uartps"

TRACE::2020-05-25.17:32:43::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2020-05-25.17:32:43::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-05-25.17:32:43::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-05-25.17:32:43::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2020-05-25.17:32:43::SCWMssOS::"Compiling usbps"

TRACE::2020-05-25.17:32:46::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2020-05-25.17:32:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-05-25.17:32:46::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-05-25.17:32:46::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-05-25.17:32:46::SCWMssOS::"Compiling xadcps"

TRACE::2020-05-25.17:32:48::SCWMssOS::'Finished building libraries'

TRACE::2020-05-25.17:32:48::SCWMssOS::Copying to export directory.
TRACE::2020-05-25.17:32:48::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-05-25.17:32:48::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-05-25.17:32:48::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-05-25.17:32:48::SCWSystem::Completed Processing the sysconfig EX_2_MATRIX
LOG::2020-05-25.17:32:48::SCWPlatform::Completed generating the artifacts for system configuration EX_2_MATRIX
TRACE::2020-05-25.17:32:48::SCWPlatform::Started preparing the platform 
TRACE::2020-05-25.17:32:48::SCWSystem::Writing the bif file for system config EX_2_MATRIX
TRACE::2020-05-25.17:32:48::SCWSystem::dir created 
TRACE::2020-05-25.17:32:48::SCWSystem::Writing the bif 
TRACE::2020-05-25.17:32:48::SCWPlatform::Started writing the spfm file 
TRACE::2020-05-25.17:32:48::SCWPlatform::Started writing the xpfm file 
TRACE::2020-05-25.17:32:48::SCWPlatform::Completed generating the platform
TRACE::2020-05-25.17:32:48::SCWPlatform::Trying to open the hw design at C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:32:48::SCWPlatform::DSA given C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:32:48::SCWPlatform::DSA absoulate path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:32:48::SCWPlatform::DSA directory C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw
TRACE::2020-05-25.17:32:48::SCWPlatform:: Platform Path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:32:48::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-05-25.17:32:48::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-05-25.17:32:48::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-05-25.17:32:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-25.17:32:48::SCWMssOS::Checking the sw design at  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-25.17:32:48::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-25.17:32:48::SCWMssOS::Sw design exists and opened at  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-25.17:32:48::SCWPlatform::Trying to open the hw design at C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:32:48::SCWPlatform::DSA given C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:32:48::SCWPlatform::DSA absoulate path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:32:48::SCWPlatform::DSA directory C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw
TRACE::2020-05-25.17:32:48::SCWPlatform:: Platform Path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:32:48::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-05-25.17:32:48::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-05-25.17:32:48::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-05-25.17:32:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-25.17:32:48::SCWMssOS::Checking the sw design at  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.17:32:48::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-25.17:32:48::SCWMssOS::Sw design exists and opened at  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.17:32:48::SCWWriter::formatted JSON is {
	"platformName":	"EX_2_MATRIX",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"EX_2_MATRIX",
	"platHandOff":	"C:/eFPGA/OPDRACHT_2/2/EX_2_MATRIX/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"EX_2_MATRIX",
	"systems":	[{
			"systemName":	"EX_2_MATRIX",
			"systemDesc":	"EX_2_MATRIX",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"EX_2_MATRIX",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"f3516420524531368bcfd4f02bc7b6f3",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"e935643447f38eb8ed1ea39709952ef4",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"standalone":	{
							"stdin":	"ps7_uart_1",
							"stdout":	"ps7_uart_1",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-05-25.17:32:48::SCWPlatform::updated the xpfm file.
TRACE::2020-05-25.17:32:48::SCWPlatform::Trying to open the hw design at C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:32:48::SCWPlatform::DSA given C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:32:48::SCWPlatform::DSA absoulate path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:32:48::SCWPlatform::DSA directory C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw
TRACE::2020-05-25.17:32:49::SCWPlatform:: Platform Path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.17:32:49::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-05-25.17:32:49::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-05-25.17:32:49::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-05-25.17:32:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-25.17:32:49::SCWMssOS::Checking the sw design at  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.17:32:49::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-25.17:32:49::SCWMssOS::Sw design exists and opened at  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.18:41:05::SCWPlatform::Trying to open the hw design at C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.18:41:05::SCWPlatform::DSA given C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.18:41:05::SCWPlatform::DSA absoulate path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.18:41:10::SCWPlatform::DSA directory C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw
TRACE::2020-05-25.18:41:10::SCWPlatform:: Platform Path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.18:41:10::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-05-25.18:41:10::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-05-25.18:41:13::SCWPlatform::Opened new HwDB with name design_1_wrapper_4
TRACE::2020-05-25.18:41:13::SCWReader::Active system found as  EX_2_MATRIX
TRACE::2020-05-25.18:41:13::SCWReader::Handling sysconfig EX_2_MATRIX
TRACE::2020-05-25.18:41:13::SCWDomain::checking for install qemu data   : 
TRACE::2020-05-25.18:41:13::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-05-25.18:41:13::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-05-25.18:41:13::SCWPlatform::Trying to open the hw design at C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.18:41:13::SCWPlatform::DSA given C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.18:41:13::SCWPlatform::DSA absoulate path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.18:41:13::SCWPlatform::DSA directory C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw
TRACE::2020-05-25.18:41:13::SCWPlatform:: Platform Path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.18:41:13::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-05-25.18:41:13::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2020-05-25.18:41:13::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2020-05-25.18:41:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-25.18:41:13::SCWPlatform::Trying to open the hw design at C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.18:41:13::SCWPlatform::DSA given C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.18:41:13::SCWPlatform::DSA absoulate path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.18:41:13::SCWPlatform::DSA directory C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw
TRACE::2020-05-25.18:41:13::SCWPlatform:: Platform Path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.18:41:13::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-05-25.18:41:13::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2020-05-25.18:41:13::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2020-05-25.18:41:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-25.18:41:13::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2020-05-25.18:41:13::SCWPlatform::Trying to open the hw design at C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.18:41:13::SCWPlatform::DSA given C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.18:41:13::SCWPlatform::DSA absoulate path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.18:41:13::SCWPlatform::DSA directory C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw
TRACE::2020-05-25.18:41:13::SCWPlatform:: Platform Path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.18:41:13::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-05-25.18:41:13::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2020-05-25.18:41:13::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2020-05-25.18:41:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-25.18:41:13::SCWMssOS::Checking the sw design at  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-25.18:41:13::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-05-25.18:41:14::SCWMssOS::No sw design opened at  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-25.18:41:14::SCWMssOS::mss exists loading the mss file  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-25.18:41:14::SCWMssOS::Opened the sw design from mss  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-25.18:41:14::SCWMssOS::Adding the swdes entry C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2020-05-25.18:41:14::SCWMssOS::updating the scw layer about changes
TRACE::2020-05-25.18:41:14::SCWMssOS::Opened the sw design.  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-25.18:41:14::SCWPlatform::Trying to open the hw design at C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.18:41:14::SCWPlatform::DSA given C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.18:41:14::SCWPlatform::DSA absoulate path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.18:41:14::SCWPlatform::DSA directory C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw
TRACE::2020-05-25.18:41:14::SCWPlatform:: Platform Path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.18:41:14::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-05-25.18:41:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2020-05-25.18:41:14::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2020-05-25.18:41:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-25.18:41:14::SCWMssOS::Checking the sw design at  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-25.18:41:14::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-25.18:41:14::SCWMssOS::Sw design exists and opened at  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-25.18:41:14::SCWMssOS:: library already available in sw design:  xilffs:4.2
TRACE::2020-05-25.18:41:14::SCWPlatform::Trying to open the hw design at C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.18:41:14::SCWPlatform::DSA given C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.18:41:14::SCWPlatform::DSA absoulate path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.18:41:14::SCWPlatform::DSA directory C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw
TRACE::2020-05-25.18:41:14::SCWPlatform:: Platform Path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.18:41:14::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-05-25.18:41:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2020-05-25.18:41:14::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2020-05-25.18:41:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-25.18:41:14::SCWMssOS::Checking the sw design at  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-25.18:41:14::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-25.18:41:14::SCWMssOS::Sw design exists and opened at  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-25.18:41:14::SCWMssOS:: library already available in sw design:  xilrsa:1.5
TRACE::2020-05-25.18:41:14::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-05-25.18:41:14::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-05-25.18:41:14::SCWPlatform::Trying to open the hw design at C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.18:41:14::SCWPlatform::DSA given C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.18:41:14::SCWPlatform::DSA absoulate path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.18:41:14::SCWPlatform::DSA directory C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw
TRACE::2020-05-25.18:41:14::SCWPlatform:: Platform Path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.18:41:14::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-05-25.18:41:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2020-05-25.18:41:14::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2020-05-25.18:41:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-25.18:41:14::SCWMssOS::Checking the sw design at  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-25.18:41:14::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-25.18:41:14::SCWMssOS::Sw design exists and opened at  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-25.18:41:14::SCWReader::No isolation master present  
TRACE::2020-05-25.18:41:14::SCWDomain::checking for install qemu data   : 
TRACE::2020-05-25.18:41:14::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-05-25.18:41:14::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-05-25.18:41:14::SCWPlatform::Trying to open the hw design at C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.18:41:14::SCWPlatform::DSA given C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.18:41:14::SCWPlatform::DSA absoulate path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.18:41:14::SCWPlatform::DSA directory C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw
TRACE::2020-05-25.18:41:14::SCWPlatform:: Platform Path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.18:41:14::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-05-25.18:41:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2020-05-25.18:41:14::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2020-05-25.18:41:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-25.18:41:14::SCWPlatform::Trying to open the hw design at C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.18:41:14::SCWPlatform::DSA given C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.18:41:14::SCWPlatform::DSA absoulate path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.18:41:14::SCWPlatform::DSA directory C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw
TRACE::2020-05-25.18:41:14::SCWPlatform:: Platform Path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.18:41:14::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-05-25.18:41:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2020-05-25.18:41:14::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2020-05-25.18:41:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-25.18:41:14::SCWMssOS::Checking the sw design at  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.18:41:14::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-25.18:41:14::SCWMssOS::No sw design opened at  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.18:41:14::SCWMssOS::mss exists loading the mss file  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.18:41:14::SCWMssOS::Opened the sw design from mss  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.18:41:14::SCWMssOS::Adding the swdes entry C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-05-25.18:41:14::SCWMssOS::updating the scw layer about changes
TRACE::2020-05-25.18:41:14::SCWMssOS::Opened the sw design.  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.18:41:14::SCWPlatform::Trying to open the hw design at C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.18:41:14::SCWPlatform::DSA given C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.18:41:14::SCWPlatform::DSA absoulate path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.18:41:14::SCWPlatform::DSA directory C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw
TRACE::2020-05-25.18:41:14::SCWPlatform:: Platform Path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.18:41:14::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-05-25.18:41:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2020-05-25.18:41:14::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2020-05-25.18:41:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-25.18:41:14::SCWMssOS::Checking the sw design at  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.18:41:14::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-25.18:41:14::SCWMssOS::Sw design exists and opened at  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.18:41:14::SCWPlatform::Trying to open the hw design at C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.18:41:14::SCWPlatform::DSA given C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.18:41:14::SCWPlatform::DSA absoulate path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.18:41:14::SCWPlatform::DSA directory C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw
TRACE::2020-05-25.18:41:14::SCWPlatform:: Platform Path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.18:41:14::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-05-25.18:41:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2020-05-25.18:41:14::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2020-05-25.18:41:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-25.18:41:14::SCWMssOS::Checking the sw design at  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.18:41:14::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-25.18:41:14::SCWMssOS::Sw design exists and opened at  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.18:41:14::SCWPlatform::Trying to open the hw design at C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.18:41:14::SCWPlatform::DSA given C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.18:41:14::SCWPlatform::DSA absoulate path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.18:41:14::SCWPlatform::DSA directory C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw
TRACE::2020-05-25.18:41:14::SCWPlatform:: Platform Path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.18:41:14::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-05-25.18:41:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2020-05-25.18:41:14::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2020-05-25.18:41:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-25.18:41:14::SCWMssOS::Checking the sw design at  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.18:41:14::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-25.18:41:14::SCWMssOS::Sw design exists and opened at  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.18:41:14::SCWPlatform::Trying to open the hw design at C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.18:41:14::SCWPlatform::DSA given C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.18:41:14::SCWPlatform::DSA absoulate path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.18:41:14::SCWPlatform::DSA directory C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw
TRACE::2020-05-25.18:41:14::SCWPlatform:: Platform Path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.18:41:14::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-05-25.18:41:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2020-05-25.18:41:14::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2020-05-25.18:41:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-25.18:41:15::SCWMssOS::Checking the sw design at  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.18:41:15::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-25.18:41:15::SCWMssOS::Sw design exists and opened at  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.18:41:15::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-05-25.18:41:15::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-05-25.18:41:15::SCWPlatform::Trying to open the hw design at C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.18:41:15::SCWPlatform::DSA given C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.18:41:15::SCWPlatform::DSA absoulate path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.18:41:15::SCWPlatform::DSA directory C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw
TRACE::2020-05-25.18:41:15::SCWPlatform:: Platform Path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.18:41:15::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-05-25.18:41:15::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2020-05-25.18:41:15::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2020-05-25.18:41:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-25.18:41:15::SCWMssOS::Checking the sw design at  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.18:41:15::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-25.18:41:15::SCWMssOS::Sw design exists and opened at  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.18:41:15::SCWReader::No isolation master present  
TRACE::2020-05-25.18:41:15::SCWBDomain::System Command Ran  C:&  cd  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl & make clean
TRACE::2020-05-25.18:41:15::SCWBDomain::rm -rf  sd.o  nand.o  image_mover.o  md5.o  fsbl_hooks.o  main.o  nor.o  qspi.o  rsa.o  ps7_init.o  pcap.o  fsbl_handoff.o zynq
TRACE::2020-05-25.18:41:15::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/lib/libxil.a executable.elf *.o

TRACE::2020-05-25.18:41:15::SCWBDomain::System Command Ran  C:&  cd  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp & make clean
TRACE::2020-05-25.18:41:15::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s clean 

TRACE::2020-05-25.18:41:15::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s clean 

TRACE::2020-05-25.18:41:15::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s clean 

TRACE::2020-05-25.18:41:15::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s clean 

TRACE::2020-05-25.18:41:15::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s clean 

TRACE::2020-05-25.18:41:15::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s clean 

TRACE::2020-05-25.18:41:15::SCWBDomain::make -C ps7_cortexa9_0/libsrc/iicps_v3_10/src -s clean 

TRACE::2020-05-25.18:41:15::SCWBDomain::make -C ps7_cortexa9_0/libsrc/IP_MATRIX_v1_0/src -s clean 

ERROR::2020-05-25.18:41:15::SCWSystem::Error in Processing the domain zynq_fsbl
LOG::2020-05-25.18:41:20::SCWPlatform::Started generating the artifacts platform EX_2_MATRIX
TRACE::2020-05-25.18:41:20::SCWPlatform::Sanity checking of platform is completed
LOG::2020-05-25.18:41:20::SCWPlatform::Started generating the artifacts for system configuration EX_2_MATRIX
LOG::2020-05-25.18:41:20::SCWSystem::Checking the domain zynq_fsbl
LOG::2020-05-25.18:41:20::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2020-05-25.18:41:20::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-05-25.18:41:20::SCWDomain::Building the domain as part of full build :  zynq_fsbl
TRACE::2020-05-25.18:41:20::SCWPlatform::Trying to open the hw design at C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.18:41:20::SCWPlatform::DSA given C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.18:41:20::SCWPlatform::DSA absoulate path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.18:41:20::SCWPlatform::DSA directory C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw
TRACE::2020-05-25.18:41:20::SCWPlatform:: Platform Path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.18:41:20::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-05-25.18:41:20::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2020-05-25.18:41:20::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2020-05-25.18:41:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-25.18:41:20::SCWMssOS::Checking the sw design at  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-25.18:41:20::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-25.18:41:20::SCWMssOS::Sw design exists and opened at  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-25.18:41:20::SCWBDomain::Completed writing the mss file at C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp
TRACE::2020-05-25.18:41:20::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-05-25.18:41:20::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-05-25.18:41:20::SCWBDomain::System Command Ran  C:&  cd  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl & make 
TRACE::2020-05-25.18:41:20::SCWBDomain::make -C zynq_fsbl_bsp

TRACE::2020-05-25.18:41:20::SCWBDomain::make[1]: Entering directory 'C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2020-05-25.18:41:20::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2020-05-25.18:41:20::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2020-05-25.18:41:20::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2020-05-25.18:41:20::SCWBDomain::ard -nostartfiles -g -Wall -Wextra"

TRACE::2020-05-25.18:41:20::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-05-25.18:41:20::SCWBDomain::c/coresightps_dcc_v1_6/src'

TRACE::2020-05-25.18:41:20::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-05-25.18:41:20::SCWBDomain::/coresightps_dcc_v1_6/src'

TRACE::2020-05-25.18:41:20::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2020-05-25.18:41:20::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-05-25.18:41:20::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-05-25.18:41:20::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-05-25.18:41:20::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-05-25.18:41:20::SCWBDomain::c/cpu_cortexa9_v2_8/src'

TRACE::2020-05-25.18:41:20::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-05-25.18:41:20::SCWBDomain::/cpu_cortexa9_v2_8/src'

TRACE::2020-05-25.18:41:20::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2020-05-25.18:41:20::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-05-25.18:41:20::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-05-25.18:41:20::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2020-05-25.18:41:20::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-05-25.18:41:20::SCWBDomain::c/ddrps_v1_0/src'

TRACE::2020-05-25.18:41:20::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-05-25.18:41:20::SCWBDomain::/ddrps_v1_0/src'

TRACE::2020-05-25.18:41:20::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2020-05-25.18:41:20::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-05-25.18:41:20::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-05-25.18:41:20::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-05-25.18:41:20::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-05-25.18:41:20::SCWBDomain::c/devcfg_v3_5/src'

TRACE::2020-05-25.18:41:20::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-05-25.18:41:20::SCWBDomain::/devcfg_v3_5/src'

TRACE::2020-05-25.18:41:20::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2020-05-25.18:41:20::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-05-25.18:41:20::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-05-25.18:41:21::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2020-05-25.18:41:21::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-05-25.18:41:21::SCWBDomain::c/dmaps_v2_5/src'

TRACE::2020-05-25.18:41:21::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-05-25.18:41:21::SCWBDomain::/dmaps_v2_5/src'

TRACE::2020-05-25.18:41:21::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2020-05-25.18:41:21::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-05-25.18:41:21::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-05-25.18:41:21::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-05-25.18:41:21::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-05-25.18:41:21::SCWBDomain::c/gpiops_v3_6/src'

TRACE::2020-05-25.18:41:21::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-05-25.18:41:21::SCWBDomain::/gpiops_v3_6/src'

TRACE::2020-05-25.18:41:21::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/iicps_v3_10/src"

TRACE::2020-05-25.18:41:21::SCWBDomain::make -C ps7_cortexa9_0/libsrc/iicps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-05-25.18:41:21::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-05-25.18:41:21::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-05-25.18:41:21::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-05-25.18:41:21::SCWBDomain::c/iicps_v3_10/src'

TRACE::2020-05-25.18:41:21::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-05-25.18:41:21::SCWBDomain::/iicps_v3_10/src'

TRACE::2020-05-25.18:41:21::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/IP_MATRIX_v1_0/src"

TRACE::2020-05-25.18:41:21::SCWBDomain::make -C ps7_cortexa9_0/libsrc/IP_MATRIX_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2020-05-25.18:41:21::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2020-05-25.18:41:21::SCWBDomain::ostartfiles -g -Wall -Wextra"

TRACE::2020-05-25.18:41:21::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-05-25.18:41:21::SCWBDomain::c/IP_MATRIX_v1_0/src'

TRACE::2020-05-25.18:41:21::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-05-25.18:41:21::SCWBDomain::/IP_MATRIX_v1_0/src'

TRACE::2020-05-25.18:41:21::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2020-05-25.18:41:21::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-05-25.18:41:21::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-05-25.18:41:21::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-05-25.18:41:21::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-05-25.18:41:21::SCWBDomain::c/qspips_v3_6/src'

TRACE::2020-05-25.18:41:21::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-05-25.18:41:21::SCWBDomain::/qspips_v3_6/src'

TRACE::2020-05-25.18:41:21::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2020-05-25.18:41:21::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-05-25.18:41:21::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-05-25.18:41:21::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-05-25.18:41:21::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-05-25.18:41:21::SCWBDomain::c/scugic_v4_1/src'

TRACE::2020-05-25.18:41:21::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-05-25.18:41:21::SCWBDomain::/scugic_v4_1/src'

TRACE::2020-05-25.18:41:21::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2020-05-25.18:41:21::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2020-05-25.18:41:21::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2020-05-25.18:41:21::SCWBDomain::startfiles -g -Wall -Wextra"

TRACE::2020-05-25.18:41:21::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-05-25.18:41:21::SCWBDomain::c/scutimer_v2_1/src'

TRACE::2020-05-25.18:41:21::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-05-25.18:41:21::SCWBDomain::/scutimer_v2_1/src'

TRACE::2020-05-25.18:41:21::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2020-05-25.18:41:21::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-05-25.18:41:21::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-05-25.18:41:21::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-05-25.18:41:21::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-05-25.18:41:21::SCWBDomain::c/scuwdt_v2_1/src'

TRACE::2020-05-25.18:41:21::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-05-25.18:41:21::SCWBDomain::/scuwdt_v2_1/src'

TRACE::2020-05-25.18:41:21::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2020-05-25.18:41:21::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-05-25.18:41:21::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-05-25.18:41:21::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2020-05-25.18:41:21::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-05-25.18:41:21::SCWBDomain::c/sdps_v3_8/src'

TRACE::2020-05-25.18:41:21::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-05-25.18:41:21::SCWBDomain::/sdps_v3_8/src'

TRACE::2020-05-25.18:41:22::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2020-05-25.18:41:22::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-05-25.18:41:22::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-05-25.18:41:22::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2020-05-25.18:41:22::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-05-25.18:41:22::SCWBDomain::c/standalone_v7_1/src'

TRACE::2020-05-25.18:41:22::SCWBDomain::make[3]: Entering directory 'C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-05-25.18:41:22::SCWBDomain::c/standalone_v7_1/src/profile'

TRACE::2020-05-25.18:41:22::SCWBDomain::make[3]: Leaving directory 'C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-05-25.18:41:22::SCWBDomain::/standalone_v7_1/src/profile'

TRACE::2020-05-25.18:41:22::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-05-25.18:41:22::SCWBDomain::/standalone_v7_1/src'

TRACE::2020-05-25.18:41:22::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2020-05-25.18:41:22::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-05-25.18:41:22::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-05-25.18:41:22::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-05-25.18:41:22::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-05-25.18:41:22::SCWBDomain::c/uartps_v3_8/src'

TRACE::2020-05-25.18:41:22::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-05-25.18:41:22::SCWBDomain::/uartps_v3_8/src'

TRACE::2020-05-25.18:41:22::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2020-05-25.18:41:22::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-05-25.18:41:22::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-05-25.18:41:22::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2020-05-25.18:41:22::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-05-25.18:41:22::SCWBDomain::c/usbps_v2_4/src'

TRACE::2020-05-25.18:41:22::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-05-25.18:41:22::SCWBDomain::/usbps_v2_4/src'

TRACE::2020-05-25.18:41:22::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2020-05-25.18:41:22::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-05-25.18:41:22::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-05-25.18:41:22::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-05-25.18:41:22::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-05-25.18:41:22::SCWBDomain::c/xadcps_v2_3/src'

TRACE::2020-05-25.18:41:22::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-05-25.18:41:22::SCWBDomain::/xadcps_v2_3/src'

TRACE::2020-05-25.18:41:23::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_2/src"

TRACE::2020-05-25.18:41:23::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-05-25.18:41:23::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-05-25.18:41:23::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-05-25.18:41:23::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-05-25.18:41:23::SCWBDomain::c/xilffs_v4_2/src'

TRACE::2020-05-25.18:41:23::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-05-25.18:41:23::SCWBDomain::/xilffs_v4_2/src'

TRACE::2020-05-25.18:41:23::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_5/src"

TRACE::2020-05-25.18:41:23::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-05-25.18:41:23::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-05-25.18:41:23::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-05-25.18:41:23::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-05-25.18:41:23::SCWBDomain::c/xilrsa_v1_5/src'

TRACE::2020-05-25.18:41:23::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-05-25.18:41:23::SCWBDomain::/xilrsa_v1_5/src'

TRACE::2020-05-25.18:41:23::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2020-05-25.18:41:23::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-05-25.18:41:23::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-05-25.18:41:23::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-05-25.18:41:23::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-05-25.18:41:23::SCWBDomain::c/coresightps_dcc_v1_6/src'

TRACE::2020-05-25.18:41:23::SCWBDomain::"Compiling coresightps_dcc"

TRACE::2020-05-25.18:41:23::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-05-25.18:41:23::SCWBDomain::/coresightps_dcc_v1_6/src'

TRACE::2020-05-25.18:41:23::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2020-05-25.18:41:23::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2020-05-25.18:41:23::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2020-05-25.18:41:23::SCWBDomain::ostartfiles -g -Wall -Wextra"

TRACE::2020-05-25.18:41:23::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-05-25.18:41:23::SCWBDomain::c/cpu_cortexa9_v2_8/src'

TRACE::2020-05-25.18:41:23::SCWBDomain::"Compiling cpu_cortexa9"

TRACE::2020-05-25.18:41:23::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-05-25.18:41:23::SCWBDomain::/cpu_cortexa9_v2_8/src'

TRACE::2020-05-25.18:41:23::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2020-05-25.18:41:23::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-05-25.18:41:23::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-05-25.18:41:23::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2020-05-25.18:41:23::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-05-25.18:41:23::SCWBDomain::c/ddrps_v1_0/src'

TRACE::2020-05-25.18:41:23::SCWBDomain::"Compiling ddrps"

TRACE::2020-05-25.18:41:23::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-05-25.18:41:23::SCWBDomain::/ddrps_v1_0/src'

TRACE::2020-05-25.18:41:23::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2020-05-25.18:41:24::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-05-25.18:41:24::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-05-25.18:41:24::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-05-25.18:41:24::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-05-25.18:41:24::SCWBDomain::c/devcfg_v3_5/src'

TRACE::2020-05-25.18:41:24::SCWBDomain::"Compiling devcfg"

TRACE::2020-05-25.18:41:25::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-05-25.18:41:25::SCWBDomain::/devcfg_v3_5/src'

TRACE::2020-05-25.18:41:25::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2020-05-25.18:41:25::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-05-25.18:41:25::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-05-25.18:41:25::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2020-05-25.18:41:25::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-05-25.18:41:25::SCWBDomain::c/dmaps_v2_5/src'

TRACE::2020-05-25.18:41:25::SCWBDomain::"Compiling dmaps"

TRACE::2020-05-25.18:41:27::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-05-25.18:41:27::SCWBDomain::/dmaps_v2_5/src'

TRACE::2020-05-25.18:41:27::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2020-05-25.18:41:27::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-05-25.18:41:27::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-05-25.18:41:27::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-05-25.18:41:27::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-05-25.18:41:27::SCWBDomain::c/gpiops_v3_6/src'

TRACE::2020-05-25.18:41:27::SCWBDomain::"Compiling gpiops"

TRACE::2020-05-25.18:41:29::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-05-25.18:41:29::SCWBDomain::/gpiops_v3_6/src'

TRACE::2020-05-25.18:41:29::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/iicps_v3_10/src"

TRACE::2020-05-25.18:41:29::SCWBDomain::make -C ps7_cortexa9_0/libsrc/iicps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-05-25.18:41:29::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-05-25.18:41:29::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-05-25.18:41:29::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-05-25.18:41:29::SCWBDomain::c/iicps_v3_10/src'

TRACE::2020-05-25.18:41:29::SCWBDomain::"Compiling iicps"

TRACE::2020-05-25.18:41:32::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-05-25.18:41:32::SCWBDomain::/iicps_v3_10/src'

TRACE::2020-05-25.18:41:32::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/IP_MATRIX_v1_0/src"

TRACE::2020-05-25.18:41:32::SCWBDomain::make -C ps7_cortexa9_0/libsrc/IP_MATRIX_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-05-25.18:41:32::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-05-25.18:41:32::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-05-25.18:41:32::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-05-25.18:41:32::SCWBDomain::c/IP_MATRIX_v1_0/src'

TRACE::2020-05-25.18:41:32::SCWBDomain::"Compiling IP_MATRIX..."

TRACE::2020-05-25.18:41:32::SCWBDomain::make[3]: Entering directory 'C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-05-25.18:41:32::SCWBDomain::c/IP_MATRIX_v1_0/src'

TRACE::2020-05-25.18:41:32::SCWBDomain::make[3]: Leaving directory 'C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-05-25.18:41:32::SCWBDomain::/IP_MATRIX_v1_0/src'

TRACE::2020-05-25.18:41:32::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-05-25.18:41:32::SCWBDomain::/IP_MATRIX_v1_0/src'

TRACE::2020-05-25.18:41:32::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2020-05-25.18:41:32::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-05-25.18:41:32::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-05-25.18:41:32::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-05-25.18:41:32::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-05-25.18:41:32::SCWBDomain::c/qspips_v3_6/src'

TRACE::2020-05-25.18:41:32::SCWBDomain::"Compiling qspips"

TRACE::2020-05-25.18:41:34::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-05-25.18:41:34::SCWBDomain::/qspips_v3_6/src'

TRACE::2020-05-25.18:41:34::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2020-05-25.18:41:34::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-05-25.18:41:34::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-05-25.18:41:34::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-05-25.18:41:34::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-05-25.18:41:34::SCWBDomain::c/scugic_v4_1/src'

TRACE::2020-05-25.18:41:34::SCWBDomain::"Compiling scugic"

TRACE::2020-05-25.18:41:36::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-05-25.18:41:36::SCWBDomain::/scugic_v4_1/src'

TRACE::2020-05-25.18:41:36::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2020-05-25.18:41:36::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-05-25.18:41:36::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-05-25.18:41:36::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2020-05-25.18:41:36::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-05-25.18:41:36::SCWBDomain::c/scutimer_v2_1/src'

TRACE::2020-05-25.18:41:36::SCWBDomain::"Compiling scutimer"

TRACE::2020-05-25.18:41:37::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-05-25.18:41:37::SCWBDomain::/scutimer_v2_1/src'

TRACE::2020-05-25.18:41:37::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2020-05-25.18:41:37::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-05-25.18:41:37::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-05-25.18:41:37::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-05-25.18:41:37::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-05-25.18:41:37::SCWBDomain::c/scuwdt_v2_1/src'

TRACE::2020-05-25.18:41:37::SCWBDomain::"Compiling scuwdt"

TRACE::2020-05-25.18:41:38::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-05-25.18:41:38::SCWBDomain::/scuwdt_v2_1/src'

TRACE::2020-05-25.18:41:38::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2020-05-25.18:41:38::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2020-05-25.18:41:38::SCWBDomain::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2020-05-25.18:41:38::SCWBDomain::les -g -Wall -Wextra"

TRACE::2020-05-25.18:41:38::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-05-25.18:41:38::SCWBDomain::c/sdps_v3_8/src'

TRACE::2020-05-25.18:41:38::SCWBDomain::"Compiling sdps"

TRACE::2020-05-25.18:41:41::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-05-25.18:41:41::SCWBDomain::/sdps_v3_8/src'

TRACE::2020-05-25.18:41:41::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2020-05-25.18:41:41::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-05-25.18:41:41::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-05-25.18:41:41::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2020-05-25.18:41:41::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-05-25.18:41:41::SCWBDomain::c/standalone_v7_1/src'

TRACE::2020-05-25.18:41:41::SCWBDomain::"Compiling standalone"

TRACE::2020-05-25.18:41:49::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-05-25.18:41:49::SCWBDomain::/standalone_v7_1/src'

TRACE::2020-05-25.18:41:49::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2020-05-25.18:41:49::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-05-25.18:41:49::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-05-25.18:41:49::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-05-25.18:41:49::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-05-25.18:41:49::SCWBDomain::c/uartps_v3_8/src'

TRACE::2020-05-25.18:41:49::SCWBDomain::"Compiling uartps"

TRACE::2020-05-25.18:41:51::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-05-25.18:41:51::SCWBDomain::/uartps_v3_8/src'

TRACE::2020-05-25.18:41:51::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2020-05-25.18:41:51::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-05-25.18:41:51::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-05-25.18:41:51::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2020-05-25.18:41:51::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-05-25.18:41:51::SCWBDomain::c/usbps_v2_4/src'

TRACE::2020-05-25.18:41:51::SCWBDomain::"Compiling usbps"

TRACE::2020-05-25.18:41:54::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-05-25.18:41:54::SCWBDomain::/usbps_v2_4/src'

TRACE::2020-05-25.18:41:54::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2020-05-25.18:41:54::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-05-25.18:41:54::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-05-25.18:41:54::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-05-25.18:41:54::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-05-25.18:41:54::SCWBDomain::c/xadcps_v2_3/src'

TRACE::2020-05-25.18:41:54::SCWBDomain::"Compiling xadcps"

TRACE::2020-05-25.18:41:56::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-05-25.18:41:56::SCWBDomain::/xadcps_v2_3/src'

TRACE::2020-05-25.18:41:56::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_2/src"

TRACE::2020-05-25.18:41:56::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-05-25.18:41:56::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-05-25.18:41:56::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-05-25.18:41:56::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-05-25.18:41:56::SCWBDomain::c/xilffs_v4_2/src'

TRACE::2020-05-25.18:41:56::SCWBDomain::"Compiling XilFFs Library"

TRACE::2020-05-25.18:41:56::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-05-25.18:41:56::SCWBDomain::/xilffs_v4_2/src'

TRACE::2020-05-25.18:41:56::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilrsa_v1_5/src"

TRACE::2020-05-25.18:41:56::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-05-25.18:41:56::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-05-25.18:41:56::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-05-25.18:41:56::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-05-25.18:41:56::SCWBDomain::c/xilrsa_v1_5/src'

TRACE::2020-05-25.18:41:56::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-05-25.18:41:56::SCWBDomain::/xilrsa_v1_5/src'

TRACE::2020-05-25.18:41:56::SCWBDomain::'Finished building libraries'

TRACE::2020-05-25.18:41:56::SCWBDomain::make[1]: Leaving directory 'C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2020-05-25.18:41:56::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c sd.c -o sd.o -Izynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2020-05-25.18:41:56::SCWBDomain::include -I.

TRACE::2020-05-25.18:41:56::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c nand.c -o nand.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2020-05-25.18:41:56::SCWBDomain::9_0/include -I.

TRACE::2020-05-25.18:41:57::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c image_mover.c -o image_mover.o -Izynq_fsbl_b
TRACE::2020-05-25.18:41:57::SCWBDomain::sp/ps7_cortexa9_0/include -I.

TRACE::2020-05-25.18:41:57::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c md5.c -o md5.o -Izynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-05-25.18:41:57::SCWBDomain::0/include -I.

TRACE::2020-05-25.18:41:57::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c fsbl_hooks.c -o fsbl_hooks.o -Izynq_fsbl_bsp
TRACE::2020-05-25.18:41:57::SCWBDomain::/ps7_cortexa9_0/include -I.

TRACE::2020-05-25.18:41:57::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c main.c -o main.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2020-05-25.18:41:57::SCWBDomain::9_0/include -I.

TRACE::2020-05-25.18:41:57::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c rsa.c -o rsa.o -Izynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-05-25.18:41:57::SCWBDomain::0/include -I.

TRACE::2020-05-25.18:41:58::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c nor.c -o nor.o -Izynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-05-25.18:41:58::SCWBDomain::0/include -I.

TRACE::2020-05-25.18:41:58::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c qspi.c -o qspi.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2020-05-25.18:41:58::SCWBDomain::9_0/include -I.

TRACE::2020-05-25.18:41:58::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c ps7_init.c -o ps7_init.o -Izynq_fsbl_bsp/ps7
TRACE::2020-05-25.18:41:58::SCWBDomain::_cortexa9_0/include -I.

TRACE::2020-05-25.18:41:58::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c pcap.c -o pcap.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2020-05-25.18:41:58::SCWBDomain::9_0/include -I.

TRACE::2020-05-25.18:41:59::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c fsbl_handoff.S -o fsbl_handoff.o -Izynq_fsbl
TRACE::2020-05-25.18:41:59::SCWBDomain::_bsp/ps7_cortexa9_0/include -I.

TRACE::2020-05-25.18:41:59::SCWBDomain::arm-none-eabi-gcc -o executable.elf  sd.o  nand.o  image_mover.o  md5.o  fsbl_hooks.o  main.o  rsa.o  nor.o  qspi.o  ps7_init.o
TRACE::2020-05-25.18:41:59::SCWBDomain::  pcap.o  fsbl_handoff.o -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=
TRACE::2020-05-25.18:41:59::SCWBDomain::hard -Wl,-build-id=none -specs=Xilinx.spec  -lrsa -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxi
TRACE::2020-05-25.18:41:59::SCWBDomain::l,-lgcc,-lc,--end-group -Wl,--start-group,-lrsa,-lxil,-lgcc,-lc,--end-group                                      -Wl,--gc-secti
TRACE::2020-05-25.18:41:59::SCWBDomain::ons -Lzynq_fsbl_bsp/ps7_cortexa9_0/lib -L./ -Tlscript.ld

LOG::2020-05-25.18:41:59::SCWSystem::Checking the domain standalone_domain
LOG::2020-05-25.18:41:59::SCWSystem::Not a boot domain 
LOG::2020-05-25.18:41:59::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-05-25.18:41:59::SCWDomain::Generating domain artifcats
TRACE::2020-05-25.18:41:59::SCWMssOS::Generating standalone artifcats
TRACE::2020-05-25.18:41:59::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/export/EX_2_MATRIX/sw/EX_2_MATRIX/qemu/
TRACE::2020-05-25.18:41:59::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/export/EX_2_MATRIX/sw/EX_2_MATRIX/standalone_domain/qemu/
TRACE::2020-05-25.18:41:59::SCWMssOS:: Copying the user libraries. 
TRACE::2020-05-25.18:41:59::SCWPlatform::Trying to open the hw design at C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.18:41:59::SCWPlatform::DSA given C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.18:41:59::SCWPlatform::DSA absoulate path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.18:41:59::SCWPlatform::DSA directory C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw
TRACE::2020-05-25.18:41:59::SCWPlatform:: Platform Path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.18:41:59::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-05-25.18:41:59::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2020-05-25.18:41:59::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2020-05-25.18:41:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-25.18:41:59::SCWMssOS::Checking the sw design at  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.18:41:59::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-25.18:41:59::SCWMssOS::Sw design exists and opened at  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.18:41:59::SCWMssOS::Completed writing the mss file at C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-05-25.18:41:59::SCWMssOS::Mss edits present, copying mssfile into export location C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.18:41:59::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-05-25.18:41:59::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-05-25.18:41:59::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2020-05-25.18:41:59::SCWMssOS::doing bsp build ... 
TRACE::2020-05-25.18:41:59::SCWMssOS::System Command Ran  C: & cd  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp & make 
TRACE::2020-05-25.18:41:59::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2020-05-25.18:41:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2020-05-25.18:41:59::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2020-05-25.18:41:59::SCWMssOS::ard -nostartfiles -g -Wall -Wextra"

TRACE::2020-05-25.18:41:59::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2020-05-25.18:41:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-05-25.18:41:59::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-05-25.18:41:59::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-05-25.18:41:59::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2020-05-25.18:41:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-05-25.18:41:59::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-05-25.18:41:59::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-05-25.18:41:59::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2020-05-25.18:41:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-05-25.18:41:59::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-05-25.18:41:59::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-05-25.18:42:00::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2020-05-25.18:42:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-05-25.18:42:00::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-05-25.18:42:00::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-05-25.18:42:00::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2020-05-25.18:42:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-05-25.18:42:00::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-05-25.18:42:00::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-05-25.18:42:00::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/iicps_v3_10/src"

TRACE::2020-05-25.18:42:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/iicps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-05-25.18:42:00::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-05-25.18:42:00::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-05-25.18:42:00::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/IP_MATRIX_v1_0/src"

TRACE::2020-05-25.18:42:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/IP_MATRIX_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2020-05-25.18:42:00::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2020-05-25.18:42:00::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2020-05-25.18:42:00::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2020-05-25.18:42:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-05-25.18:42:00::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-05-25.18:42:00::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-05-25.18:42:00::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2020-05-25.18:42:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-05-25.18:42:00::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-05-25.18:42:00::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-05-25.18:42:00::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2020-05-25.18:42:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2020-05-25.18:42:00::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2020-05-25.18:42:00::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2020-05-25.18:42:00::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2020-05-25.18:42:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-05-25.18:42:00::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-05-25.18:42:00::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-05-25.18:42:00::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2020-05-25.18:42:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-05-25.18:42:01::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-05-25.18:42:01::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2020-05-25.18:42:01::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2020-05-25.18:42:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-05-25.18:42:01::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-05-25.18:42:01::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2020-05-25.18:42:01::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2020-05-25.18:42:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-05-25.18:42:01::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-05-25.18:42:01::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-05-25.18:42:01::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2020-05-25.18:42:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-05-25.18:42:01::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-05-25.18:42:01::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-05-25.18:42:01::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2020-05-25.18:42:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-05-25.18:42:01::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-05-25.18:42:01::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-05-25.18:42:01::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2020-05-25.18:42:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-05-25.18:42:01::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-05-25.18:42:01::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-05-25.18:42:01::SCWMssOS::"Compiling coresightps_dcc"

TRACE::2020-05-25.18:42:02::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2020-05-25.18:42:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2020-05-25.18:42:02::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2020-05-25.18:42:02::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2020-05-25.18:42:02::SCWMssOS::"Compiling cpu_cortexa9"

TRACE::2020-05-25.18:42:02::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2020-05-25.18:42:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-05-25.18:42:02::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-05-25.18:42:02::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2020-05-25.18:42:02::SCWMssOS::"Compiling ddrps"

TRACE::2020-05-25.18:42:02::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2020-05-25.18:42:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-05-25.18:42:02::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-05-25.18:42:02::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-05-25.18:42:02::SCWMssOS::"Compiling devcfg"

TRACE::2020-05-25.18:42:04::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2020-05-25.18:42:04::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-05-25.18:42:04::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-05-25.18:42:04::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2020-05-25.18:42:04::SCWMssOS::"Compiling dmaps"

TRACE::2020-05-25.18:42:08::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2020-05-25.18:42:08::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-05-25.18:42:08::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-05-25.18:42:08::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-05-25.18:42:09::SCWMssOS::"Compiling gpiops"

TRACE::2020-05-25.18:42:11::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/iicps_v3_10/src"

TRACE::2020-05-25.18:42:11::SCWMssOS::make -C ps7_cortexa9_0/libsrc/iicps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-05-25.18:42:11::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-05-25.18:42:11::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-05-25.18:42:11::SCWMssOS::"Compiling iicps"

TRACE::2020-05-25.18:42:14::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/IP_MATRIX_v1_0/src"

TRACE::2020-05-25.18:42:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/IP_MATRIX_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-05-25.18:42:14::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-05-25.18:42:14::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-05-25.18:42:14::SCWMssOS::"Compiling IP_MATRIX..."

TRACE::2020-05-25.18:42:15::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2020-05-25.18:42:15::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-05-25.18:42:15::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-05-25.18:42:15::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-05-25.18:42:15::SCWMssOS::"Compiling qspips"

TRACE::2020-05-25.18:42:17::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2020-05-25.18:42:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-05-25.18:42:17::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-05-25.18:42:17::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-05-25.18:42:17::SCWMssOS::"Compiling scugic"

TRACE::2020-05-25.18:42:19::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2020-05-25.18:42:19::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-05-25.18:42:19::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-05-25.18:42:19::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-05-25.18:42:19::SCWMssOS::"Compiling scutimer"

TRACE::2020-05-25.18:42:20::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2020-05-25.18:42:20::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-05-25.18:42:20::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-05-25.18:42:20::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-05-25.18:42:20::SCWMssOS::"Compiling scuwdt"

TRACE::2020-05-25.18:42:21::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2020-05-25.18:42:21::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2020-05-25.18:42:21::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2020-05-25.18:42:21::SCWMssOS::les -g -Wall -Wextra"

TRACE::2020-05-25.18:42:21::SCWMssOS::"Compiling sdps"

TRACE::2020-05-25.18:42:23::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2020-05-25.18:42:23::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-05-25.18:42:23::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-05-25.18:42:23::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2020-05-25.18:42:23::SCWMssOS::"Compiling standalone"

TRACE::2020-05-25.18:42:31::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2020-05-25.18:42:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-05-25.18:42:31::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-05-25.18:42:31::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-05-25.18:42:31::SCWMssOS::"Compiling uartps"

TRACE::2020-05-25.18:42:33::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2020-05-25.18:42:33::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-05-25.18:42:33::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-05-25.18:42:33::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2020-05-25.18:42:33::SCWMssOS::"Compiling usbps"

TRACE::2020-05-25.18:42:35::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2020-05-25.18:42:35::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-05-25.18:42:35::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-05-25.18:42:35::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-05-25.18:42:35::SCWMssOS::"Compiling xadcps"

TRACE::2020-05-25.18:42:37::SCWMssOS::'Finished building libraries'

TRACE::2020-05-25.18:42:37::SCWMssOS::Copying to export directory.
TRACE::2020-05-25.18:42:37::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-05-25.18:42:37::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-05-25.18:42:37::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-05-25.18:42:37::SCWSystem::Completed Processing the sysconfig EX_2_MATRIX
LOG::2020-05-25.18:42:37::SCWPlatform::Completed generating the artifacts for system configuration EX_2_MATRIX
TRACE::2020-05-25.18:42:37::SCWPlatform::Started preparing the platform 
TRACE::2020-05-25.18:42:37::SCWSystem::Writing the bif file for system config EX_2_MATRIX
TRACE::2020-05-25.18:42:37::SCWSystem::dir created 
TRACE::2020-05-25.18:42:37::SCWSystem::Writing the bif 
TRACE::2020-05-25.18:42:37::SCWPlatform::Started writing the spfm file 
TRACE::2020-05-25.18:42:37::SCWPlatform::Started writing the xpfm file 
TRACE::2020-05-25.18:42:37::SCWPlatform::Completed generating the platform
TRACE::2020-05-25.18:42:37::SCWPlatform::Trying to open the hw design at C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.18:42:37::SCWPlatform::DSA given C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.18:42:37::SCWPlatform::DSA absoulate path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.18:42:37::SCWPlatform::DSA directory C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw
TRACE::2020-05-25.18:42:37::SCWPlatform:: Platform Path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.18:42:37::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-05-25.18:42:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2020-05-25.18:42:37::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2020-05-25.18:42:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-25.18:42:37::SCWMssOS::Checking the sw design at  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-25.18:42:37::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-25.18:42:37::SCWMssOS::Sw design exists and opened at  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-25.18:42:37::SCWPlatform::Trying to open the hw design at C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.18:42:37::SCWPlatform::DSA given C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.18:42:37::SCWPlatform::DSA absoulate path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.18:42:37::SCWPlatform::DSA directory C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw
TRACE::2020-05-25.18:42:37::SCWPlatform:: Platform Path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.18:42:37::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-05-25.18:42:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2020-05-25.18:42:37::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2020-05-25.18:42:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-25.18:42:37::SCWMssOS::Checking the sw design at  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.18:42:37::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-25.18:42:37::SCWMssOS::Sw design exists and opened at  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.18:42:37::SCWWriter::formatted JSON is {
	"platformName":	"EX_2_MATRIX",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"EX_2_MATRIX",
	"platHandOff":	"C:/eFPGA/OPDRACHT_2/2/EX_2_MATRIX/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"EX_2_MATRIX",
	"systems":	[{
			"systemName":	"EX_2_MATRIX",
			"systemDesc":	"EX_2_MATRIX",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"EX_2_MATRIX",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"f3516420524531368bcfd4f02bc7b6f3",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"e935643447f38eb8ed1ea39709952ef4",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"standalone":	{
							"stdin":	"ps7_uart_1",
							"stdout":	"ps7_uart_1",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-05-25.18:42:37::SCWPlatform::updated the xpfm file.
TRACE::2020-05-25.18:42:43::SCWPlatform::Trying to open the hw design at C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.18:42:43::SCWPlatform::DSA given C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.18:42:43::SCWPlatform::DSA absoulate path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.18:42:43::SCWPlatform::DSA directory C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw
TRACE::2020-05-25.18:42:43::SCWPlatform:: Platform Path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.18:42:43::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-05-25.18:42:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2020-05-25.18:42:43::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2020-05-25.18:42:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-25.18:42:43::SCWMssOS::Checking the sw design at  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.18:42:43::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-25.18:42:43::SCWMssOS::Sw design exists and opened at  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss
LOG::2020-05-25.18:42:53::SCWPlatform::Started generating the artifacts platform EX_2_MATRIX
TRACE::2020-05-25.18:42:53::SCWPlatform::Sanity checking of platform is completed
LOG::2020-05-25.18:42:53::SCWPlatform::Started generating the artifacts for system configuration EX_2_MATRIX
LOG::2020-05-25.18:42:53::SCWSystem::Checking the domain zynq_fsbl
LOG::2020-05-25.18:42:53::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2020-05-25.18:42:53::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-05-25.18:42:53::SCWDomain::Building the domain as part of full build :  zynq_fsbl
TRACE::2020-05-25.18:42:53::SCWPlatform::Trying to open the hw design at C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.18:42:53::SCWPlatform::DSA given C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.18:42:53::SCWPlatform::DSA absoulate path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.18:42:53::SCWPlatform::DSA directory C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw
TRACE::2020-05-25.18:42:53::SCWPlatform:: Platform Path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.18:42:53::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-05-25.18:42:53::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2020-05-25.18:42:53::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2020-05-25.18:42:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-25.18:42:53::SCWMssOS::Checking the sw design at  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-25.18:42:53::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-25.18:42:53::SCWMssOS::Sw design exists and opened at  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-25.18:42:53::SCWBDomain::Completed writing the mss file at C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp
TRACE::2020-05-25.18:42:53::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-05-25.18:42:53::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-05-25.18:42:53::SCWBDomain::System Command Ran  C:&  cd  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl & make 
TRACE::2020-05-25.18:42:54::SCWBDomain::make: Nothing to be done for 'all'.

LOG::2020-05-25.18:42:54::SCWSystem::Checking the domain standalone_domain
LOG::2020-05-25.18:42:54::SCWSystem::Not a boot domain 
LOG::2020-05-25.18:42:54::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-05-25.18:42:54::SCWDomain::Generating domain artifcats
TRACE::2020-05-25.18:42:54::SCWMssOS::Generating standalone artifcats
TRACE::2020-05-25.18:42:54::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/export/EX_2_MATRIX/sw/EX_2_MATRIX/qemu/
TRACE::2020-05-25.18:42:54::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/export/EX_2_MATRIX/sw/EX_2_MATRIX/standalone_domain/qemu/
TRACE::2020-05-25.18:42:54::SCWMssOS:: Copying the user libraries. 
TRACE::2020-05-25.18:42:54::SCWPlatform::Trying to open the hw design at C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.18:42:54::SCWPlatform::DSA given C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.18:42:54::SCWPlatform::DSA absoulate path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.18:42:54::SCWPlatform::DSA directory C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw
TRACE::2020-05-25.18:42:54::SCWPlatform:: Platform Path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.18:42:54::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-05-25.18:42:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2020-05-25.18:42:54::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2020-05-25.18:42:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-25.18:42:54::SCWMssOS::Checking the sw design at  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.18:42:54::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-25.18:42:54::SCWMssOS::Sw design exists and opened at  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.18:42:54::SCWMssOS::Completed writing the mss file at C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-05-25.18:42:54::SCWMssOS::Mss edits present, copying mssfile into export location C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.18:42:54::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-05-25.18:42:54::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-05-25.18:42:54::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2020-05-25.18:42:54::SCWMssOS::doing bsp build ... 
TRACE::2020-05-25.18:42:54::SCWMssOS::System Command Ran  C: & cd  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp & make 
TRACE::2020-05-25.18:42:54::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2020-05-25.18:42:54::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2020-05-25.18:42:54::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2020-05-25.18:42:54::SCWMssOS::ard -nostartfiles -g -Wall -Wextra"

TRACE::2020-05-25.18:42:54::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2020-05-25.18:42:54::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-05-25.18:42:54::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-05-25.18:42:54::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-05-25.18:42:54::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2020-05-25.18:42:54::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-05-25.18:42:54::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-05-25.18:42:54::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-05-25.18:42:54::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2020-05-25.18:42:54::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-05-25.18:42:54::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-05-25.18:42:54::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-05-25.18:42:54::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2020-05-25.18:42:54::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-05-25.18:42:54::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-05-25.18:42:54::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-05-25.18:42:54::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2020-05-25.18:42:54::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-05-25.18:42:54::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-05-25.18:42:54::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-05-25.18:42:55::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/iicps_v3_10/src"

TRACE::2020-05-25.18:42:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/iicps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-05-25.18:42:55::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-05-25.18:42:55::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-05-25.18:42:55::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/IP_MATRIX_v1_0/src"

TRACE::2020-05-25.18:42:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/IP_MATRIX_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2020-05-25.18:42:55::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2020-05-25.18:42:55::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2020-05-25.18:42:55::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2020-05-25.18:42:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-05-25.18:42:55::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-05-25.18:42:55::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-05-25.18:42:55::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2020-05-25.18:42:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-05-25.18:42:55::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-05-25.18:42:55::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-05-25.18:42:55::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2020-05-25.18:42:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2020-05-25.18:42:55::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2020-05-25.18:42:55::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2020-05-25.18:42:55::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2020-05-25.18:42:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-05-25.18:42:55::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-05-25.18:42:55::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-05-25.18:42:55::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2020-05-25.18:42:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-05-25.18:42:55::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-05-25.18:42:55::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2020-05-25.18:42:55::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2020-05-25.18:42:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-05-25.18:42:55::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-05-25.18:42:55::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2020-05-25.18:42:56::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2020-05-25.18:42:56::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-05-25.18:42:56::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-05-25.18:42:56::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-05-25.18:42:56::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2020-05-25.18:42:56::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-05-25.18:42:56::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-05-25.18:42:56::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-05-25.18:42:56::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2020-05-25.18:42:56::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-05-25.18:42:56::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-05-25.18:42:56::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-05-25.18:42:56::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2020-05-25.18:42:56::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-05-25.18:42:56::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-05-25.18:42:56::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-05-25.18:42:56::SCWMssOS::"Compiling coresightps_dcc"

TRACE::2020-05-25.18:42:57::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2020-05-25.18:42:57::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2020-05-25.18:42:57::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2020-05-25.18:42:57::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2020-05-25.18:42:57::SCWMssOS::"Compiling cpu_cortexa9"

TRACE::2020-05-25.18:42:57::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2020-05-25.18:42:57::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-05-25.18:42:57::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-05-25.18:42:57::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2020-05-25.18:42:57::SCWMssOS::"Compiling ddrps"

TRACE::2020-05-25.18:42:57::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2020-05-25.18:42:57::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-05-25.18:42:57::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-05-25.18:42:57::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-05-25.18:42:57::SCWMssOS::"Compiling devcfg"

TRACE::2020-05-25.18:42:59::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2020-05-25.18:42:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-05-25.18:42:59::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-05-25.18:42:59::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2020-05-25.18:42:59::SCWMssOS::"Compiling dmaps"

TRACE::2020-05-25.18:43:00::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2020-05-25.18:43:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-05-25.18:43:00::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-05-25.18:43:00::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-05-25.18:43:00::SCWMssOS::"Compiling gpiops"

TRACE::2020-05-25.18:43:03::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/iicps_v3_10/src"

TRACE::2020-05-25.18:43:03::SCWMssOS::make -C ps7_cortexa9_0/libsrc/iicps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-05-25.18:43:03::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-05-25.18:43:03::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-05-25.18:43:03::SCWMssOS::"Compiling iicps"

TRACE::2020-05-25.18:43:05::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/IP_MATRIX_v1_0/src"

TRACE::2020-05-25.18:43:05::SCWMssOS::make -C ps7_cortexa9_0/libsrc/IP_MATRIX_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-05-25.18:43:05::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-05-25.18:43:05::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-05-25.18:43:05::SCWMssOS::"Compiling IP_MATRIX..."

TRACE::2020-05-25.18:43:06::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2020-05-25.18:43:06::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-05-25.18:43:06::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-05-25.18:43:06::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-05-25.18:43:06::SCWMssOS::"Compiling qspips"

TRACE::2020-05-25.18:43:08::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2020-05-25.18:43:08::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-05-25.18:43:08::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-05-25.18:43:08::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-05-25.18:43:08::SCWMssOS::"Compiling scugic"

TRACE::2020-05-25.18:43:10::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2020-05-25.18:43:10::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-05-25.18:43:10::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-05-25.18:43:10::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-05-25.18:43:10::SCWMssOS::"Compiling scutimer"

TRACE::2020-05-25.18:43:11::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2020-05-25.18:43:11::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-05-25.18:43:11::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-05-25.18:43:11::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-05-25.18:43:11::SCWMssOS::"Compiling scuwdt"

TRACE::2020-05-25.18:43:12::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2020-05-25.18:43:12::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2020-05-25.18:43:12::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2020-05-25.18:43:12::SCWMssOS::les -g -Wall -Wextra"

TRACE::2020-05-25.18:43:12::SCWMssOS::"Compiling sdps"

TRACE::2020-05-25.18:43:15::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2020-05-25.18:43:15::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-05-25.18:43:15::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-05-25.18:43:15::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2020-05-25.18:43:15::SCWMssOS::"Compiling standalone"

TRACE::2020-05-25.18:43:23::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2020-05-25.18:43:23::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-05-25.18:43:23::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-05-25.18:43:23::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-05-25.18:43:23::SCWMssOS::"Compiling uartps"

TRACE::2020-05-25.18:43:25::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2020-05-25.18:43:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-05-25.18:43:25::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-05-25.18:43:25::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2020-05-25.18:43:25::SCWMssOS::"Compiling usbps"

TRACE::2020-05-25.18:43:27::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2020-05-25.18:43:27::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-05-25.18:43:27::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-05-25.18:43:27::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-05-25.18:43:27::SCWMssOS::"Compiling xadcps"

TRACE::2020-05-25.18:43:29::SCWMssOS::'Finished building libraries'

TRACE::2020-05-25.18:43:29::SCWMssOS::Copying to export directory.
TRACE::2020-05-25.18:43:29::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-05-25.18:43:29::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-05-25.18:43:29::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-05-25.18:43:29::SCWSystem::Completed Processing the sysconfig EX_2_MATRIX
LOG::2020-05-25.18:43:29::SCWPlatform::Completed generating the artifacts for system configuration EX_2_MATRIX
TRACE::2020-05-25.18:43:29::SCWPlatform::Started preparing the platform 
TRACE::2020-05-25.18:43:29::SCWSystem::Writing the bif file for system config EX_2_MATRIX
TRACE::2020-05-25.18:43:29::SCWSystem::dir created 
TRACE::2020-05-25.18:43:29::SCWSystem::Writing the bif 
TRACE::2020-05-25.18:43:29::SCWPlatform::Started writing the spfm file 
TRACE::2020-05-25.18:43:29::SCWPlatform::Started writing the xpfm file 
TRACE::2020-05-25.18:43:29::SCWPlatform::Completed generating the platform
TRACE::2020-05-25.18:43:29::SCWPlatform::Trying to open the hw design at C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.18:43:29::SCWPlatform::DSA given C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.18:43:29::SCWPlatform::DSA absoulate path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.18:43:29::SCWPlatform::DSA directory C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw
TRACE::2020-05-25.18:43:29::SCWPlatform:: Platform Path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.18:43:29::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-05-25.18:43:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2020-05-25.18:43:29::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2020-05-25.18:43:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-25.18:43:29::SCWMssOS::Checking the sw design at  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-25.18:43:29::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-25.18:43:29::SCWMssOS::Sw design exists and opened at  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-25.18:43:29::SCWPlatform::Trying to open the hw design at C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.18:43:29::SCWPlatform::DSA given C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.18:43:29::SCWPlatform::DSA absoulate path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.18:43:29::SCWPlatform::DSA directory C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw
TRACE::2020-05-25.18:43:29::SCWPlatform:: Platform Path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.18:43:29::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-05-25.18:43:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2020-05-25.18:43:29::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2020-05-25.18:43:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-25.18:43:29::SCWMssOS::Checking the sw design at  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.18:43:29::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-25.18:43:29::SCWMssOS::Sw design exists and opened at  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.18:43:29::SCWWriter::formatted JSON is {
	"platformName":	"EX_2_MATRIX",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"EX_2_MATRIX",
	"platHandOff":	"C:/eFPGA/OPDRACHT_2/2/EX_2_MATRIX/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"EX_2_MATRIX",
	"systems":	[{
			"systemName":	"EX_2_MATRIX",
			"systemDesc":	"EX_2_MATRIX",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"EX_2_MATRIX",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"f3516420524531368bcfd4f02bc7b6f3",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"e935643447f38eb8ed1ea39709952ef4",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"standalone":	{
							"stdin":	"ps7_uart_1",
							"stdout":	"ps7_uart_1",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-05-25.18:43:29::SCWPlatform::updated the xpfm file.
TRACE::2020-05-25.18:43:30::SCWPlatform::Trying to open the hw design at C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.18:43:30::SCWPlatform::DSA given C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.18:43:30::SCWPlatform::DSA absoulate path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.18:43:30::SCWPlatform::DSA directory C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw
TRACE::2020-05-25.18:43:30::SCWPlatform:: Platform Path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.18:43:30::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-05-25.18:43:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2020-05-25.18:43:30::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2020-05-25.18:43:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-25.18:43:30::SCWMssOS::Checking the sw design at  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.18:43:30::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-25.18:43:30::SCWMssOS::Sw design exists and opened at  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.19:39:04::SCWPlatform::Clearing the existing platform
TRACE::2020-05-25.19:39:04::SCWSystem::Clearing the existing sysconfig
TRACE::2020-05-25.19:39:04::SCWBDomain::clearing the fsbl build
TRACE::2020-05-25.19:39:04::SCWMssOS::Removing the swdes entry for  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-25.19:39:04::SCWMssOS::Removing the swdes entry for  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.19:39:04::SCWSystem::Clearing the domains completed.
TRACE::2020-05-25.19:39:04::SCWPlatform::Clearing the opened hw db.
TRACE::2020-05-25.19:39:04::SCWPlatform::DSA given C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.19:39:04::SCWPlatform::DSA absoulate path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.19:39:04::SCWPlatform:: Platform location is C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw
TRACE::2020-05-25.19:39:04::SCWPlatform:: Platform Path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.19:39:04::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-05-25.19:39:04::SCWPlatform::Removing the HwDB with name C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.19:39:04::SCWPlatform::Trying to open the hw design at C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.19:39:04::SCWPlatform::DSA given C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.19:39:04::SCWPlatform::DSA absoulate path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.19:39:04::SCWPlatform::DSA directory C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw
TRACE::2020-05-25.19:39:04::SCWPlatform:: Platform Path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.19:39:04::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-05-25.19:39:04::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-05-25.19:39:10::SCWPlatform::Opened new HwDB with name design_1_wrapper_6
TRACE::2020-05-25.19:39:10::SCWReader::Active system found as  EX_2_MATRIX
TRACE::2020-05-25.19:39:10::SCWReader::Handling sysconfig EX_2_MATRIX
TRACE::2020-05-25.19:39:10::SCWDomain::checking for install qemu data   : 
TRACE::2020-05-25.19:39:10::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-05-25.19:39:10::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-05-25.19:39:11::SCWPlatform::Trying to open the hw design at C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.19:39:11::SCWPlatform::DSA given C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.19:39:11::SCWPlatform::DSA absoulate path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.19:39:11::SCWPlatform::DSA directory C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw
TRACE::2020-05-25.19:39:11::SCWPlatform:: Platform Path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.19:39:11::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-05-25.19:39:11::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2020-05-25.19:39:11::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2020-05-25.19:39:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-25.19:39:11::SCWPlatform::Trying to open the hw design at C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.19:39:11::SCWPlatform::DSA given C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.19:39:11::SCWPlatform::DSA absoulate path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.19:39:11::SCWPlatform::DSA directory C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw
TRACE::2020-05-25.19:39:11::SCWPlatform:: Platform Path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.19:39:11::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-05-25.19:39:11::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2020-05-25.19:39:11::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2020-05-25.19:39:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-25.19:39:11::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2020-05-25.19:39:11::SCWPlatform::Trying to open the hw design at C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.19:39:11::SCWPlatform::DSA given C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.19:39:11::SCWPlatform::DSA absoulate path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.19:39:11::SCWPlatform::DSA directory C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw
TRACE::2020-05-25.19:39:11::SCWPlatform:: Platform Path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.19:39:11::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-05-25.19:39:11::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2020-05-25.19:39:11::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2020-05-25.19:39:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-25.19:39:11::SCWMssOS::Checking the sw design at  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-25.19:39:11::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-05-25.19:39:11::SCWMssOS::No sw design opened at  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-25.19:39:11::SCWMssOS::mss exists loading the mss file  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-25.19:39:11::SCWMssOS::Opened the sw design from mss  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-25.19:39:11::SCWMssOS::Adding the swdes entry C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2020-05-25.19:39:11::SCWMssOS::updating the scw layer about changes
TRACE::2020-05-25.19:39:11::SCWMssOS::Opened the sw design.  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-25.19:39:11::SCWPlatform::Trying to open the hw design at C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.19:39:11::SCWPlatform::DSA given C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.19:39:11::SCWPlatform::DSA absoulate path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.19:39:11::SCWPlatform::DSA directory C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw
TRACE::2020-05-25.19:39:11::SCWPlatform:: Platform Path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.19:39:11::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-05-25.19:39:11::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2020-05-25.19:39:11::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2020-05-25.19:39:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-25.19:39:11::SCWMssOS::Checking the sw design at  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-25.19:39:11::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-25.19:39:11::SCWMssOS::Sw design exists and opened at  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-25.19:39:11::SCWMssOS:: library already available in sw design:  xilffs:4.2
TRACE::2020-05-25.19:39:11::SCWPlatform::Trying to open the hw design at C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.19:39:11::SCWPlatform::DSA given C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.19:39:11::SCWPlatform::DSA absoulate path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.19:39:11::SCWPlatform::DSA directory C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw
TRACE::2020-05-25.19:39:11::SCWPlatform:: Platform Path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.19:39:11::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-05-25.19:39:11::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2020-05-25.19:39:11::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2020-05-25.19:39:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-25.19:39:11::SCWMssOS::Checking the sw design at  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-25.19:39:11::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-25.19:39:11::SCWMssOS::Sw design exists and opened at  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-25.19:39:11::SCWMssOS:: library already available in sw design:  xilrsa:1.5
TRACE::2020-05-25.19:39:11::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-05-25.19:39:11::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-05-25.19:39:11::SCWPlatform::Trying to open the hw design at C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.19:39:11::SCWPlatform::DSA given C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.19:39:11::SCWPlatform::DSA absoulate path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.19:39:11::SCWPlatform::DSA directory C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw
TRACE::2020-05-25.19:39:11::SCWPlatform:: Platform Path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.19:39:11::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-05-25.19:39:11::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2020-05-25.19:39:11::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2020-05-25.19:39:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-25.19:39:11::SCWMssOS::Checking the sw design at  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-25.19:39:11::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-25.19:39:11::SCWMssOS::Sw design exists and opened at  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-25.19:39:11::SCWReader::No isolation master present  
TRACE::2020-05-25.19:39:11::SCWDomain::checking for install qemu data   : 
TRACE::2020-05-25.19:39:11::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-05-25.19:39:11::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-05-25.19:39:11::SCWPlatform::Trying to open the hw design at C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.19:39:11::SCWPlatform::DSA given C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.19:39:11::SCWPlatform::DSA absoulate path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.19:39:11::SCWPlatform::DSA directory C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw
TRACE::2020-05-25.19:39:11::SCWPlatform:: Platform Path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.19:39:11::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-05-25.19:39:11::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2020-05-25.19:39:11::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2020-05-25.19:39:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-25.19:39:12::SCWPlatform::Trying to open the hw design at C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.19:39:12::SCWPlatform::DSA given C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.19:39:12::SCWPlatform::DSA absoulate path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.19:39:12::SCWPlatform::DSA directory C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw
TRACE::2020-05-25.19:39:12::SCWPlatform:: Platform Path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.19:39:12::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-05-25.19:39:12::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2020-05-25.19:39:12::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2020-05-25.19:39:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-25.19:39:12::SCWMssOS::Checking the sw design at  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.19:39:12::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-25.19:39:12::SCWMssOS::No sw design opened at  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.19:39:12::SCWMssOS::mss exists loading the mss file  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.19:39:12::SCWMssOS::Opened the sw design from mss  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.19:39:12::SCWMssOS::Adding the swdes entry C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-05-25.19:39:12::SCWMssOS::updating the scw layer about changes
TRACE::2020-05-25.19:39:12::SCWMssOS::Opened the sw design.  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.19:39:12::SCWPlatform::Trying to open the hw design at C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.19:39:12::SCWPlatform::DSA given C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.19:39:12::SCWPlatform::DSA absoulate path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.19:39:12::SCWPlatform::DSA directory C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw
TRACE::2020-05-25.19:39:12::SCWPlatform:: Platform Path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.19:39:12::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-05-25.19:39:12::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2020-05-25.19:39:12::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2020-05-25.19:39:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-25.19:39:12::SCWMssOS::Checking the sw design at  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.19:39:12::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-25.19:39:12::SCWMssOS::Sw design exists and opened at  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.19:39:12::SCWPlatform::Trying to open the hw design at C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.19:39:12::SCWPlatform::DSA given C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.19:39:12::SCWPlatform::DSA absoulate path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.19:39:12::SCWPlatform::DSA directory C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw
TRACE::2020-05-25.19:39:12::SCWPlatform:: Platform Path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.19:39:12::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-05-25.19:39:12::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2020-05-25.19:39:12::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2020-05-25.19:39:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-25.19:39:12::SCWMssOS::Checking the sw design at  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.19:39:12::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-25.19:39:12::SCWMssOS::Sw design exists and opened at  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.19:39:12::SCWPlatform::Trying to open the hw design at C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.19:39:12::SCWPlatform::DSA given C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.19:39:12::SCWPlatform::DSA absoulate path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.19:39:12::SCWPlatform::DSA directory C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw
TRACE::2020-05-25.19:39:12::SCWPlatform:: Platform Path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.19:39:12::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-05-25.19:39:12::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2020-05-25.19:39:12::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2020-05-25.19:39:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-25.19:39:12::SCWMssOS::Checking the sw design at  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.19:39:12::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-25.19:39:12::SCWMssOS::Sw design exists and opened at  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.19:39:12::SCWPlatform::Trying to open the hw design at C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.19:39:12::SCWPlatform::DSA given C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.19:39:12::SCWPlatform::DSA absoulate path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.19:39:12::SCWPlatform::DSA directory C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw
TRACE::2020-05-25.19:39:12::SCWPlatform:: Platform Path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.19:39:12::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-05-25.19:39:12::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2020-05-25.19:39:12::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2020-05-25.19:39:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-25.19:39:12::SCWMssOS::Checking the sw design at  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.19:39:12::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-25.19:39:12::SCWMssOS::Sw design exists and opened at  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.19:39:12::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-05-25.19:39:12::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-05-25.19:39:12::SCWPlatform::Trying to open the hw design at C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.19:39:12::SCWPlatform::DSA given C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.19:39:12::SCWPlatform::DSA absoulate path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.19:39:12::SCWPlatform::DSA directory C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw
TRACE::2020-05-25.19:39:12::SCWPlatform:: Platform Path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.19:39:12::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-05-25.19:39:12::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2020-05-25.19:39:12::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2020-05-25.19:39:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-25.19:39:12::SCWMssOS::Checking the sw design at  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.19:39:12::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-25.19:39:12::SCWMssOS::Sw design exists and opened at  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.19:39:12::SCWReader::No isolation master present  
TRACE::2020-05-25.19:39:13::SCWPlatform::Trying to open the hw design at C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.19:39:13::SCWPlatform::DSA given C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.19:39:13::SCWPlatform::DSA absoulate path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.19:39:13::SCWPlatform::DSA directory C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw
TRACE::2020-05-25.19:39:13::SCWPlatform:: Platform Path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.19:39:13::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-05-25.19:39:13::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2020-05-25.19:39:13::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2020-05-25.19:39:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-25.19:39:13::SCWMssOS::Checking the sw design at  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-25.19:39:13::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-25.19:39:13::SCWMssOS::Sw design exists and opened at  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-25.19:39:13::SCWPlatform::Trying to open the hw design at C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.19:39:13::SCWPlatform::DSA given C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.19:39:13::SCWPlatform::DSA absoulate path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.19:39:13::SCWPlatform::DSA directory C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw
TRACE::2020-05-25.19:39:13::SCWPlatform:: Platform Path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.19:39:13::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-05-25.19:39:13::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2020-05-25.19:39:13::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2020-05-25.19:39:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-25.19:39:13::SCWMssOS::Checking the sw design at  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.19:39:13::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-25.19:39:13::SCWMssOS::Sw design exists and opened at  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.19:39:14::SCWMssOS::In reload Mss file.
TRACE::2020-05-25.19:39:14::SCWPlatform::Trying to open the hw design at C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.19:39:14::SCWPlatform::DSA given C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.19:39:14::SCWPlatform::DSA absoulate path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.19:39:14::SCWPlatform::DSA directory C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw
TRACE::2020-05-25.19:39:14::SCWPlatform:: Platform Path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.19:39:14::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-05-25.19:39:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2020-05-25.19:39:14::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2020-05-25.19:39:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-25.19:39:14::SCWMssOS::Checking the sw design at  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.19:39:14::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2020-05-25.19:39:14::SCWMssOS::Could not open the swdb for system_0
KEYINFO::2020-05-25.19:39:14::SCWMssOS::Could not open the sw design at  system_0
ERROR: [Hsi 55-1558] Software Design system_0 is not found

TRACE::2020-05-25.19:39:14::SCWMssOS::Cleared the swdb table entry
TRACE::2020-05-25.19:39:14::SCWMssOS::No sw design opened at  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.19:39:14::SCWMssOS::mss exists loading the mss file  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.19:39:14::SCWMssOS::Opened the sw design from mss  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.19:39:14::SCWMssOS::Adding the swdes entry C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-05-25.19:39:14::SCWMssOS::updating the scw layer about changes
TRACE::2020-05-25.19:39:14::SCWMssOS::Opened the sw design.  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.19:39:14::SCWPlatform::Trying to open the hw design at C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.19:39:14::SCWPlatform::DSA given C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.19:39:14::SCWPlatform::DSA absoulate path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.19:39:14::SCWPlatform::DSA directory C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw
TRACE::2020-05-25.19:39:14::SCWPlatform:: Platform Path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.19:39:14::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-05-25.19:39:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2020-05-25.19:39:14::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2020-05-25.19:39:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-25.19:39:14::SCWMssOS::Checking the sw design at  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.19:39:14::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-25.19:39:14::SCWMssOS::Sw design exists and opened at  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.19:39:14::SCWPlatform::Trying to open the hw design at C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.19:39:14::SCWPlatform::DSA given C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.19:39:14::SCWPlatform::DSA absoulate path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.19:39:14::SCWPlatform::DSA directory C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw
TRACE::2020-05-25.19:39:14::SCWPlatform:: Platform Path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.19:39:14::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-05-25.19:39:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2020-05-25.19:39:14::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2020-05-25.19:39:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-25.19:39:14::SCWMssOS::Checking the sw design at  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.19:39:14::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-25.19:39:14::SCWMssOS::Sw design exists and opened at  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.19:39:14::SCWPlatform::Trying to open the hw design at C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.19:39:14::SCWPlatform::DSA given C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.19:39:14::SCWPlatform::DSA absoulate path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.19:39:14::SCWPlatform::DSA directory C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw
TRACE::2020-05-25.19:39:14::SCWPlatform:: Platform Path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.19:39:14::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-05-25.19:39:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2020-05-25.19:39:14::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2020-05-25.19:39:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-25.19:39:14::SCWMssOS::Checking the sw design at  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.19:39:14::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-25.19:39:14::SCWMssOS::Sw design exists and opened at  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.19:39:14::SCWPlatform::Trying to open the hw design at C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.19:39:14::SCWPlatform::DSA given C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.19:39:14::SCWPlatform::DSA absoulate path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.19:39:14::SCWPlatform::DSA directory C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw
TRACE::2020-05-25.19:39:14::SCWPlatform:: Platform Path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.19:39:14::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-05-25.19:39:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2020-05-25.19:39:14::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2020-05-25.19:39:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-25.19:39:15::SCWMssOS::Checking the sw design at  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.19:39:15::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-25.19:39:15::SCWMssOS::Sw design exists and opened at  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.19:39:15::SCWPlatform::Trying to open the hw design at C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.19:39:15::SCWPlatform::DSA given C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.19:39:15::SCWPlatform::DSA absoulate path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.19:39:15::SCWPlatform::DSA directory C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw
TRACE::2020-05-25.19:39:15::SCWPlatform:: Platform Path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.19:39:15::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-05-25.19:39:15::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2020-05-25.19:39:15::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2020-05-25.19:39:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-25.19:39:15::SCWMssOS::Checking the sw design at  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.19:39:15::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-25.19:39:15::SCWMssOS::Sw design exists and opened at  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.19:39:15::SCWMssOS::Removing the swdes entry for  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.19:39:15::SCWMssOS::In reload Mss file.
TRACE::2020-05-25.19:39:15::SCWPlatform::Trying to open the hw design at C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.19:39:15::SCWPlatform::DSA given C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.19:39:15::SCWPlatform::DSA absoulate path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.19:39:15::SCWPlatform::DSA directory C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw
TRACE::2020-05-25.19:39:15::SCWPlatform:: Platform Path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.19:39:15::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-05-25.19:39:15::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2020-05-25.19:39:15::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2020-05-25.19:39:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-25.19:39:15::SCWMssOS::Checking the sw design at  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.19:39:15::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-25.19:39:15::SCWMssOS::No sw design opened at  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.19:39:15::SCWMssOS::mss exists loading the mss file  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.19:39:15::SCWMssOS::Opened the sw design from mss  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.19:39:15::SCWMssOS::Adding the swdes entry C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-05-25.19:39:15::SCWMssOS::updating the scw layer about changes
TRACE::2020-05-25.19:39:15::SCWMssOS::Opened the sw design.  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.19:39:15::SCWPlatform::Trying to open the hw design at C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.19:39:15::SCWPlatform::DSA given C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.19:39:15::SCWPlatform::DSA absoulate path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.19:39:15::SCWPlatform::DSA directory C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw
TRACE::2020-05-25.19:39:15::SCWPlatform:: Platform Path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.19:39:15::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-05-25.19:39:15::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2020-05-25.19:39:15::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2020-05-25.19:39:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-25.19:39:15::SCWMssOS::Checking the sw design at  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.19:39:15::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-25.19:39:15::SCWMssOS::Sw design exists and opened at  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.19:39:15::SCWPlatform::Trying to open the hw design at C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.19:39:15::SCWPlatform::DSA given C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.19:39:15::SCWPlatform::DSA absoulate path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.19:39:15::SCWPlatform::DSA directory C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw
TRACE::2020-05-25.19:39:16::SCWPlatform:: Platform Path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.19:39:16::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-05-25.19:39:16::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2020-05-25.19:39:16::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2020-05-25.19:39:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-25.19:39:16::SCWMssOS::Checking the sw design at  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.19:39:16::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-25.19:39:16::SCWMssOS::Sw design exists and opened at  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.19:39:16::SCWPlatform::Trying to open the hw design at C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.19:39:16::SCWPlatform::DSA given C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.19:39:16::SCWPlatform::DSA absoulate path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.19:39:16::SCWPlatform::DSA directory C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw
TRACE::2020-05-25.19:39:16::SCWPlatform:: Platform Path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.19:39:16::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-05-25.19:39:16::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2020-05-25.19:39:16::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2020-05-25.19:39:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-25.19:39:16::SCWMssOS::Checking the sw design at  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.19:39:16::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-25.19:39:16::SCWMssOS::Sw design exists and opened at  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.19:39:16::SCWPlatform::Trying to open the hw design at C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.19:39:16::SCWPlatform::DSA given C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.19:39:16::SCWPlatform::DSA absoulate path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.19:39:16::SCWPlatform::DSA directory C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw
TRACE::2020-05-25.19:39:16::SCWPlatform:: Platform Path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.19:39:16::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-05-25.19:39:16::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2020-05-25.19:39:16::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2020-05-25.19:39:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-25.19:39:16::SCWMssOS::Checking the sw design at  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.19:39:16::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-25.19:39:16::SCWMssOS::Sw design exists and opened at  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.19:39:16::SCWPlatform::Trying to open the hw design at C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.19:39:16::SCWPlatform::DSA given C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.19:39:16::SCWPlatform::DSA absoulate path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.19:39:16::SCWPlatform::DSA directory C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw
TRACE::2020-05-25.19:39:16::SCWPlatform:: Platform Path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.19:39:16::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-05-25.19:39:16::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2020-05-25.19:39:16::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2020-05-25.19:39:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-25.19:39:16::SCWMssOS::Checking the sw design at  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.19:39:16::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-25.19:39:16::SCWMssOS::Sw design exists and opened at  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.19:39:16::SCWMssOS::Removing the swdes entry for  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss
LOG::2020-05-25.19:39:20::SCWPlatform::Started generating the artifacts platform EX_2_MATRIX
TRACE::2020-05-25.19:39:20::SCWPlatform::Sanity checking of platform is completed
LOG::2020-05-25.19:39:20::SCWPlatform::Started generating the artifacts for system configuration EX_2_MATRIX
LOG::2020-05-25.19:39:20::SCWSystem::Checking the domain zynq_fsbl
LOG::2020-05-25.19:39:20::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2020-05-25.19:39:20::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-05-25.19:39:20::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2020-05-25.19:39:20::SCWSystem::Checking the domain standalone_domain
LOG::2020-05-25.19:39:20::SCWSystem::Not a boot domain 
LOG::2020-05-25.19:39:20::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-05-25.19:39:20::SCWDomain::Generating domain artifcats
TRACE::2020-05-25.19:39:20::SCWMssOS::Generating standalone artifcats
TRACE::2020-05-25.19:39:20::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/export/EX_2_MATRIX/sw/EX_2_MATRIX/qemu/
TRACE::2020-05-25.19:39:20::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/export/EX_2_MATRIX/sw/EX_2_MATRIX/standalone_domain/qemu/
TRACE::2020-05-25.19:39:20::SCWMssOS:: Copying the user libraries. 
TRACE::2020-05-25.19:39:20::SCWPlatform::Trying to open the hw design at C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.19:39:20::SCWPlatform::DSA given C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.19:39:20::SCWPlatform::DSA absoulate path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.19:39:20::SCWPlatform::DSA directory C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw
TRACE::2020-05-25.19:39:20::SCWPlatform:: Platform Path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.19:39:20::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-05-25.19:39:20::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2020-05-25.19:39:20::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2020-05-25.19:39:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-25.19:39:20::SCWMssOS::Checking the sw design at  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.19:39:20::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-25.19:39:20::SCWMssOS::No sw design opened at  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.19:39:20::SCWMssOS::mss exists loading the mss file  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.19:39:20::SCWMssOS::Opened the sw design from mss  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.19:39:20::SCWMssOS::Adding the swdes entry C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-05-25.19:39:20::SCWMssOS::updating the scw layer about changes
TRACE::2020-05-25.19:39:20::SCWMssOS::Opened the sw design.  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.19:39:20::SCWMssOS::Completed writing the mss file at C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-05-25.19:39:20::SCWMssOS::Mss edits present, copying mssfile into export location C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.19:39:20::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-05-25.19:39:20::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-05-25.19:39:20::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2020-05-25.19:39:20::SCWMssOS::skipping the bsp build ... 
TRACE::2020-05-25.19:39:20::SCWMssOS::Copying to export directory.
TRACE::2020-05-25.19:39:20::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-05-25.19:39:20::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-05-25.19:39:20::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-05-25.19:39:20::SCWSystem::Completed Processing the sysconfig EX_2_MATRIX
LOG::2020-05-25.19:39:20::SCWPlatform::Completed generating the artifacts for system configuration EX_2_MATRIX
TRACE::2020-05-25.19:39:20::SCWPlatform::Started preparing the platform 
TRACE::2020-05-25.19:39:20::SCWSystem::Writing the bif file for system config EX_2_MATRIX
TRACE::2020-05-25.19:39:20::SCWSystem::dir created 
TRACE::2020-05-25.19:39:20::SCWSystem::Writing the bif 
TRACE::2020-05-25.19:39:20::SCWPlatform::Started writing the spfm file 
TRACE::2020-05-25.19:39:20::SCWPlatform::Started writing the xpfm file 
TRACE::2020-05-25.19:39:20::SCWPlatform::Completed generating the platform
TRACE::2020-05-25.19:39:20::SCWPlatform::Trying to open the hw design at C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.19:39:20::SCWPlatform::DSA given C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.19:39:20::SCWPlatform::DSA absoulate path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.19:39:20::SCWPlatform::DSA directory C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw
TRACE::2020-05-25.19:39:20::SCWPlatform:: Platform Path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.19:39:20::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-05-25.19:39:20::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2020-05-25.19:39:20::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2020-05-25.19:39:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-25.19:39:20::SCWMssOS::Checking the sw design at  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-25.19:39:20::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-25.19:39:20::SCWMssOS::Sw design exists and opened at  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-05-25.19:39:20::SCWPlatform::Trying to open the hw design at C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.19:39:20::SCWPlatform::DSA given C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.19:39:20::SCWPlatform::DSA absoulate path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.19:39:20::SCWPlatform::DSA directory C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw
TRACE::2020-05-25.19:39:20::SCWPlatform:: Platform Path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.19:39:20::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-05-25.19:39:20::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2020-05-25.19:39:20::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2020-05-25.19:39:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-25.19:39:20::SCWMssOS::Checking the sw design at  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.19:39:20::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-25.19:39:20::SCWMssOS::Sw design exists and opened at  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.19:39:20::SCWWriter::formatted JSON is {
	"platformName":	"EX_2_MATRIX",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"EX_2_MATRIX",
	"platHandOff":	"C:/eFPGA/OPDRACHT_2/2/EX_2_MATRIX/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"EX_2_MATRIX",
	"systems":	[{
			"systemName":	"EX_2_MATRIX",
			"systemDesc":	"EX_2_MATRIX",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"EX_2_MATRIX",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"f3516420524531368bcfd4f02bc7b6f3",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"e935643447f38eb8ed1ea39709952ef4",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"standalone":	{
							"stdin":	"ps7_uart_1",
							"stdout":	"ps7_uart_1",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-05-25.19:39:20::SCWPlatform::updated the xpfm file.
TRACE::2020-05-25.19:39:21::SCWPlatform::Trying to open the hw design at C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.19:39:21::SCWPlatform::DSA given C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.19:39:21::SCWPlatform::DSA absoulate path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.19:39:21::SCWPlatform::DSA directory C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw
TRACE::2020-05-25.19:39:21::SCWPlatform:: Platform Path C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/hw/design_1_wrapper.xsa
TRACE::2020-05-25.19:39:21::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-05-25.19:39:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2020-05-25.19:39:21::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2020-05-25.19:39:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-25.19:39:21::SCWMssOS::Checking the sw design at  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-05-25.19:39:21::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-05-25.19:39:21::SCWMssOS::Sw design exists and opened at  C:/eFPGA/OPDRACHT_2/2/Workspace_Exercises/EX_2_MATRIX/ps7_cortexa9_0/standalone_domain/bsp/system.mss
