|p32m1
p_reset => _regsfile_p_reset.IN4
m_clock => _regsfile_m_clock.IN4
i_addr[0] <= i_addr[0].DB_MAX_OUTPUT_PORT_TYPE
i_addr[1] <= i_addr[1].DB_MAX_OUTPUT_PORT_TYPE
i_addr[2] <= i_addr[2].DB_MAX_OUTPUT_PORT_TYPE
i_addr[3] <= i_addr[3].DB_MAX_OUTPUT_PORT_TYPE
i_addr[4] <= i_addr[4].DB_MAX_OUTPUT_PORT_TYPE
i_addr[5] <= i_addr[5].DB_MAX_OUTPUT_PORT_TYPE
i_addr[6] <= i_addr[6].DB_MAX_OUTPUT_PORT_TYPE
i_addr[7] <= i_addr[7].DB_MAX_OUTPUT_PORT_TYPE
i_addr[8] <= i_addr[8].DB_MAX_OUTPUT_PORT_TYPE
i_addr[9] <= i_addr[9].DB_MAX_OUTPUT_PORT_TYPE
i_addr[10] <= i_addr[10].DB_MAX_OUTPUT_PORT_TYPE
i_addr[11] <= i_addr[11].DB_MAX_OUTPUT_PORT_TYPE
i_addr[12] <= i_addr[12].DB_MAX_OUTPUT_PORT_TYPE
i_addr[13] <= i_addr[13].DB_MAX_OUTPUT_PORT_TYPE
i_addr[14] <= i_addr[14].DB_MAX_OUTPUT_PORT_TYPE
i_addr[15] <= i_addr[15].DB_MAX_OUTPUT_PORT_TYPE
i_addr[16] <= i_addr[16].DB_MAX_OUTPUT_PORT_TYPE
i_addr[17] <= i_addr[17].DB_MAX_OUTPUT_PORT_TYPE
i_addr[18] <= i_addr[18].DB_MAX_OUTPUT_PORT_TYPE
i_addr[19] <= i_addr[19].DB_MAX_OUTPUT_PORT_TYPE
i_addr[20] <= i_addr[20].DB_MAX_OUTPUT_PORT_TYPE
i_addr[21] <= i_addr[21].DB_MAX_OUTPUT_PORT_TYPE
i_addr[22] <= i_addr[22].DB_MAX_OUTPUT_PORT_TYPE
i_addr[23] <= i_addr[23].DB_MAX_OUTPUT_PORT_TYPE
i_addr[24] <= i_addr[24].DB_MAX_OUTPUT_PORT_TYPE
i_addr[25] <= i_addr[25].DB_MAX_OUTPUT_PORT_TYPE
i_addr[26] <= i_addr[26].DB_MAX_OUTPUT_PORT_TYPE
i_addr[27] <= i_addr[27].DB_MAX_OUTPUT_PORT_TYPE
i_addr[28] <= i_addr[28].DB_MAX_OUTPUT_PORT_TYPE
i_addr[29] <= i_addr[29].DB_MAX_OUTPUT_PORT_TYPE
i_addr[30] <= i_addr[30].DB_MAX_OUTPUT_PORT_TYPE
i_addr[31] <= i_addr[31].DB_MAX_OUTPUT_PORT_TYPE
i_data[0] => _stage_ID_ir.DATAB
i_data[0] => _stage_ID_ir.DATAB
i_data[1] => _stage_ID_ir.DATAB
i_data[1] => _stage_ID_ir.DATAB
i_data[2] => _stage_ID_ir.DATAB
i_data[2] => _stage_ID_ir.DATAB
i_data[3] => _stage_ID_ir.DATAB
i_data[3] => _stage_ID_ir.DATAB
i_data[4] => _stage_ID_ir.DATAB
i_data[4] => _stage_ID_ir.DATAB
i_data[5] => _stage_ID_ir.DATAB
i_data[5] => _stage_ID_ir.DATAB
i_data[6] => _stage_ID_ir.DATAB
i_data[6] => _stage_ID_ir.DATAB
i_data[7] => _stage_ID_ir.DATAB
i_data[7] => _stage_ID_ir.DATAB
i_data[8] => _stage_ID_ir.DATAB
i_data[8] => _stage_ID_ir.DATAB
i_data[9] => _stage_ID_ir.DATAB
i_data[9] => _stage_ID_ir.DATAB
i_data[10] => _stage_ID_ir.DATAB
i_data[10] => _stage_ID_ir.DATAB
i_data[11] => _stage_ID_ir.DATAB
i_data[11] => _stage_ID_ir.DATAB
i_data[12] => _stage_ID_ir.DATAB
i_data[12] => _stage_ID_ir.DATAB
i_data[13] => _stage_ID_ir.DATAB
i_data[13] => _stage_ID_ir.DATAB
i_data[14] => _stage_ID_ir.DATAB
i_data[14] => _stage_ID_ir.DATAB
i_data[15] => _stage_ID_ir.DATAB
i_data[15] => _stage_ID_ir.DATAB
i_data[16] => _stage_ID_ir.DATAB
i_data[16] => _stage_ID_ir.DATAB
i_data[17] => _stage_ID_ir.DATAB
i_data[17] => _stage_ID_ir.DATAB
i_data[18] => _stage_ID_ir.DATAB
i_data[18] => _stage_ID_ir.DATAB
i_data[19] => _stage_ID_ir.DATAB
i_data[19] => _stage_ID_ir.DATAB
i_data[20] => _stage_ID_ir.DATAB
i_data[20] => _stage_ID_ir.DATAB
i_data[21] => _stage_ID_ir.DATAB
i_data[21] => _stage_ID_ir.DATAB
i_data[22] => _stage_ID_ir.DATAB
i_data[22] => _stage_ID_ir.DATAB
i_data[23] => _stage_ID_ir.DATAB
i_data[23] => _stage_ID_ir.DATAB
i_data[24] => _stage_ID_ir.DATAB
i_data[24] => _stage_ID_ir.DATAB
i_data[25] => _stage_ID_ir.DATAB
i_data[25] => _stage_ID_ir.DATAB
i_data[26] => _stage_ID_ir.DATAB
i_data[26] => _stage_ID_ir.DATAB
i_data[27] => _stage_ID_ir.DATAB
i_data[27] => _stage_ID_ir.DATAB
i_data[28] => _stage_ID_ir.DATAB
i_data[28] => _stage_ID_ir.DATAB
i_data[29] => _stage_ID_ir.DATAB
i_data[29] => _stage_ID_ir.DATAB
i_data[30] => _stage_ID_ir.DATAB
i_data[30] => _stage_ID_ir.DATAB
i_data[31] => _stage_ID_ir.DATAB
i_data[31] => _stage_ID_ir.DATAB
i_read <= i_read.DB_MAX_OUTPUT_PORT_TYPE
d_addr[0] <= _stage_MEM_mem_in[0].DB_MAX_OUTPUT_PORT_TYPE
d_addr[1] <= _stage_MEM_mem_in[1].DB_MAX_OUTPUT_PORT_TYPE
d_addr[2] <= _stage_MEM_mem_in[2].DB_MAX_OUTPUT_PORT_TYPE
d_addr[3] <= _stage_MEM_mem_in[3].DB_MAX_OUTPUT_PORT_TYPE
d_addr[4] <= _stage_MEM_mem_in[4].DB_MAX_OUTPUT_PORT_TYPE
d_addr[5] <= _stage_MEM_mem_in[5].DB_MAX_OUTPUT_PORT_TYPE
d_addr[6] <= _stage_MEM_mem_in[6].DB_MAX_OUTPUT_PORT_TYPE
d_addr[7] <= _stage_MEM_mem_in[7].DB_MAX_OUTPUT_PORT_TYPE
d_addr[8] <= _stage_MEM_mem_in[8].DB_MAX_OUTPUT_PORT_TYPE
d_addr[9] <= _stage_MEM_mem_in[9].DB_MAX_OUTPUT_PORT_TYPE
d_addr[10] <= _stage_MEM_mem_in[10].DB_MAX_OUTPUT_PORT_TYPE
d_addr[11] <= _stage_MEM_mem_in[11].DB_MAX_OUTPUT_PORT_TYPE
d_addr[12] <= _stage_MEM_mem_in[12].DB_MAX_OUTPUT_PORT_TYPE
d_addr[13] <= _stage_MEM_mem_in[13].DB_MAX_OUTPUT_PORT_TYPE
d_addr[14] <= _stage_MEM_mem_in[14].DB_MAX_OUTPUT_PORT_TYPE
d_addr[15] <= _stage_MEM_mem_in[15].DB_MAX_OUTPUT_PORT_TYPE
d_addr[16] <= _stage_MEM_mem_in[16].DB_MAX_OUTPUT_PORT_TYPE
d_addr[17] <= _stage_MEM_mem_in[17].DB_MAX_OUTPUT_PORT_TYPE
d_addr[18] <= _stage_MEM_mem_in[18].DB_MAX_OUTPUT_PORT_TYPE
d_addr[19] <= _stage_MEM_mem_in[19].DB_MAX_OUTPUT_PORT_TYPE
d_addr[20] <= _stage_MEM_mem_in[20].DB_MAX_OUTPUT_PORT_TYPE
d_addr[21] <= _stage_MEM_mem_in[21].DB_MAX_OUTPUT_PORT_TYPE
d_addr[22] <= _stage_MEM_mem_in[22].DB_MAX_OUTPUT_PORT_TYPE
d_addr[23] <= _stage_MEM_mem_in[23].DB_MAX_OUTPUT_PORT_TYPE
d_addr[24] <= _stage_MEM_mem_in[24].DB_MAX_OUTPUT_PORT_TYPE
d_addr[25] <= _stage_MEM_mem_in[25].DB_MAX_OUTPUT_PORT_TYPE
d_addr[26] <= _stage_MEM_mem_in[26].DB_MAX_OUTPUT_PORT_TYPE
d_addr[27] <= _stage_MEM_mem_in[27].DB_MAX_OUTPUT_PORT_TYPE
d_addr[28] <= _stage_MEM_mem_in[28].DB_MAX_OUTPUT_PORT_TYPE
d_addr[29] <= _stage_MEM_mem_in[29].DB_MAX_OUTPUT_PORT_TYPE
d_addr[30] <= _stage_MEM_mem_in[30].DB_MAX_OUTPUT_PORT_TYPE
d_addr[31] <= _stage_MEM_mem_in[31].DB_MAX_OUTPUT_PORT_TYPE
r_data[0] => _stage_WB_wb_load_data.DATAB
r_data[0] => _stage_WB_wb_load_data.DATAB
r_data[1] => _stage_WB_wb_load_data.DATAB
r_data[1] => _stage_WB_wb_load_data.DATAB
r_data[2] => _stage_WB_wb_load_data.DATAB
r_data[2] => _stage_WB_wb_load_data.DATAB
r_data[3] => _stage_WB_wb_load_data.DATAB
r_data[3] => _stage_WB_wb_load_data.DATAB
r_data[4] => _stage_WB_wb_load_data.DATAB
r_data[4] => _stage_WB_wb_load_data.DATAB
r_data[5] => _stage_WB_wb_load_data.DATAB
r_data[5] => _stage_WB_wb_load_data.DATAB
r_data[6] => _stage_WB_wb_load_data.DATAB
r_data[6] => _stage_WB_wb_load_data.DATAB
r_data[7] => _stage_WB_wb_load_data.DATAB
r_data[7] => _stage_WB_wb_load_data.DATAB
r_data[8] => _stage_WB_wb_load_data.DATAB
r_data[8] => _stage_WB_wb_load_data.DATAB
r_data[9] => _stage_WB_wb_load_data.DATAB
r_data[9] => _stage_WB_wb_load_data.DATAB
r_data[10] => _stage_WB_wb_load_data.DATAB
r_data[10] => _stage_WB_wb_load_data.DATAB
r_data[11] => _stage_WB_wb_load_data.DATAB
r_data[11] => _stage_WB_wb_load_data.DATAB
r_data[12] => _stage_WB_wb_load_data.DATAB
r_data[12] => _stage_WB_wb_load_data.DATAB
r_data[13] => _stage_WB_wb_load_data.DATAB
r_data[13] => _stage_WB_wb_load_data.DATAB
r_data[14] => _stage_WB_wb_load_data.DATAB
r_data[14] => _stage_WB_wb_load_data.DATAB
r_data[15] => _stage_WB_wb_load_data.DATAB
r_data[15] => _stage_WB_wb_load_data.DATAB
r_data[16] => _stage_WB_wb_load_data.DATAB
r_data[16] => _stage_WB_wb_load_data.DATAB
r_data[17] => _stage_WB_wb_load_data.DATAB
r_data[17] => _stage_WB_wb_load_data.DATAB
r_data[18] => _stage_WB_wb_load_data.DATAB
r_data[18] => _stage_WB_wb_load_data.DATAB
r_data[19] => _stage_WB_wb_load_data.DATAB
r_data[19] => _stage_WB_wb_load_data.DATAB
r_data[20] => _stage_WB_wb_load_data.DATAB
r_data[20] => _stage_WB_wb_load_data.DATAB
r_data[21] => _stage_WB_wb_load_data.DATAB
r_data[21] => _stage_WB_wb_load_data.DATAB
r_data[22] => _stage_WB_wb_load_data.DATAB
r_data[22] => _stage_WB_wb_load_data.DATAB
r_data[23] => _stage_WB_wb_load_data.DATAB
r_data[23] => _stage_WB_wb_load_data.DATAB
r_data[24] => _stage_WB_wb_load_data.DATAB
r_data[24] => _stage_WB_wb_load_data.DATAB
r_data[25] => _stage_WB_wb_load_data.DATAB
r_data[25] => _stage_WB_wb_load_data.DATAB
r_data[26] => _stage_WB_wb_load_data.DATAB
r_data[26] => _stage_WB_wb_load_data.DATAB
r_data[27] => _stage_WB_wb_load_data.DATAB
r_data[27] => _stage_WB_wb_load_data.DATAB
r_data[28] => _stage_WB_wb_load_data.DATAB
r_data[28] => _stage_WB_wb_load_data.DATAB
r_data[29] => _stage_WB_wb_load_data.DATAB
r_data[29] => _stage_WB_wb_load_data.DATAB
r_data[30] => _stage_WB_wb_load_data.DATAB
r_data[30] => _stage_WB_wb_load_data.DATAB
r_data[31] => _stage_WB_wb_load_data.DATAB
r_data[31] => _stage_WB_wb_load_data.DATAB
wr_data[0] <= _stage_MEM_mem_mdr[0].DB_MAX_OUTPUT_PORT_TYPE
wr_data[1] <= _stage_MEM_mem_mdr[1].DB_MAX_OUTPUT_PORT_TYPE
wr_data[2] <= _stage_MEM_mem_mdr[2].DB_MAX_OUTPUT_PORT_TYPE
wr_data[3] <= _stage_MEM_mem_mdr[3].DB_MAX_OUTPUT_PORT_TYPE
wr_data[4] <= _stage_MEM_mem_mdr[4].DB_MAX_OUTPUT_PORT_TYPE
wr_data[5] <= _stage_MEM_mem_mdr[5].DB_MAX_OUTPUT_PORT_TYPE
wr_data[6] <= _stage_MEM_mem_mdr[6].DB_MAX_OUTPUT_PORT_TYPE
wr_data[7] <= _stage_MEM_mem_mdr[7].DB_MAX_OUTPUT_PORT_TYPE
wr_data[8] <= _stage_MEM_mem_mdr[8].DB_MAX_OUTPUT_PORT_TYPE
wr_data[9] <= _stage_MEM_mem_mdr[9].DB_MAX_OUTPUT_PORT_TYPE
wr_data[10] <= _stage_MEM_mem_mdr[10].DB_MAX_OUTPUT_PORT_TYPE
wr_data[11] <= _stage_MEM_mem_mdr[11].DB_MAX_OUTPUT_PORT_TYPE
wr_data[12] <= _stage_MEM_mem_mdr[12].DB_MAX_OUTPUT_PORT_TYPE
wr_data[13] <= _stage_MEM_mem_mdr[13].DB_MAX_OUTPUT_PORT_TYPE
wr_data[14] <= _stage_MEM_mem_mdr[14].DB_MAX_OUTPUT_PORT_TYPE
wr_data[15] <= _stage_MEM_mem_mdr[15].DB_MAX_OUTPUT_PORT_TYPE
wr_data[16] <= _stage_MEM_mem_mdr[16].DB_MAX_OUTPUT_PORT_TYPE
wr_data[17] <= _stage_MEM_mem_mdr[17].DB_MAX_OUTPUT_PORT_TYPE
wr_data[18] <= _stage_MEM_mem_mdr[18].DB_MAX_OUTPUT_PORT_TYPE
wr_data[19] <= _stage_MEM_mem_mdr[19].DB_MAX_OUTPUT_PORT_TYPE
wr_data[20] <= _stage_MEM_mem_mdr[20].DB_MAX_OUTPUT_PORT_TYPE
wr_data[21] <= _stage_MEM_mem_mdr[21].DB_MAX_OUTPUT_PORT_TYPE
wr_data[22] <= _stage_MEM_mem_mdr[22].DB_MAX_OUTPUT_PORT_TYPE
wr_data[23] <= _stage_MEM_mem_mdr[23].DB_MAX_OUTPUT_PORT_TYPE
wr_data[24] <= _stage_MEM_mem_mdr[24].DB_MAX_OUTPUT_PORT_TYPE
wr_data[25] <= _stage_MEM_mem_mdr[25].DB_MAX_OUTPUT_PORT_TYPE
wr_data[26] <= _stage_MEM_mem_mdr[26].DB_MAX_OUTPUT_PORT_TYPE
wr_data[27] <= _stage_MEM_mem_mdr[27].DB_MAX_OUTPUT_PORT_TYPE
wr_data[28] <= _stage_MEM_mem_mdr[28].DB_MAX_OUTPUT_PORT_TYPE
wr_data[29] <= _stage_MEM_mem_mdr[29].DB_MAX_OUTPUT_PORT_TYPE
wr_data[30] <= _stage_MEM_mem_mdr[30].DB_MAX_OUTPUT_PORT_TYPE
wr_data[31] <= _stage_MEM_mem_mdr[31].DB_MAX_OUTPUT_PORT_TYPE
w_loc[0] <= _stage_MEM_store_loc[0].DB_MAX_OUTPUT_PORT_TYPE
w_loc[1] <= _stage_MEM_store_loc[1].DB_MAX_OUTPUT_PORT_TYPE
w_loc[2] <= _stage_MEM_store_loc[2].DB_MAX_OUTPUT_PORT_TYPE
w_loc[3] <= _stage_MEM_store_loc[3].DB_MAX_OUTPUT_PORT_TYPE
d_read <= d_addr.DB_MAX_OUTPUT_PORT_TYPE
d_write <= d_write.DB_MAX_OUTPUT_PORT_TYPE
halt <= _stage_STOP_reg.DB_MAX_OUTPUT_PORT_TYPE
dump_regs_done <= dump_regs_done.DB_MAX_OUTPUT_PORT_TYPE
inst_en => __stage_ID_set.IN1
inst_en => __stage_ID_set.IN1
inst_en => always39.IN1
data_en => __stage_WB_set.IN1
data_en => __stage_WB_set.IN1
data_en => always38.IN1
write_done => ~NO_FANOUT~
start => __stage_IF_set.IN1
start => __stage_START_reset.IN1
start => always7.IN1
start => _regsfile_clear.IN1
start => _stage_START_reg.DATAIN
ibus_err => __stage_STOP_set.OUTPUTSELECT
dbus_err => __stage_STOP_set.OUTPUTSELECT
dump_regs => _stage_DUMP_REGS_n.OUTPUTSELECT
dump_regs => _stage_DUMP_REGS_n.OUTPUTSELECT
dump_regs => _stage_DUMP_REGS_n.OUTPUTSELECT
dump_regs => _stage_DUMP_REGS_n.OUTPUTSELECT
dump_regs => _stage_DUMP_REGS_n.OUTPUTSELECT
dump_regs => always0.IN1
dump_regs => _stage_DUMP_REGS_reg.DATAIN


|p32m1|add32:pc_add
p_reset => _a1_p_reset.IN2
m_clock => _a1_m_clock.IN2
a[0] => _a0_a[0].IN1
a[1] => _a0_a[1].IN1
a[2] => _a0_a[2].IN1
a[3] => _a0_a[3].IN1
a[4] => _a0_a[4].IN1
a[5] => _a0_a[5].IN1
a[6] => _a0_a[6].IN1
a[7] => _a0_a[7].IN1
a[8] => _a0_a[8].IN1
a[9] => _a0_a[9].IN1
a[10] => _a0_a[10].IN1
a[11] => _a0_a[11].IN1
a[12] => _a0_a[12].IN1
a[13] => _a0_a[13].IN1
a[14] => _a0_a[14].IN1
a[15] => _a0_a[15].IN1
a[16] => _a1_a[0].IN1
a[17] => _a1_a[1].IN1
a[18] => _a1_a[2].IN1
a[19] => _a1_a[3].IN1
a[20] => _a1_a[4].IN1
a[21] => _a1_a[5].IN1
a[22] => _a1_a[6].IN1
a[23] => _a1_a[7].IN1
a[24] => _a1_a[8].IN1
a[25] => _a1_a[9].IN1
a[26] => _a1_a[10].IN1
a[27] => _a1_a[11].IN1
a[28] => _a1_a[12].IN1
a[29] => _a1_a[13].IN1
a[30] => _a1_a[14].IN1
a[31] => _a1_a[15].IN1
b[0] => _a0_b[0].IN1
b[1] => _a0_b[1].IN1
b[2] => _a0_b[2].IN1
b[3] => _a0_b[3].IN1
b[4] => _a0_b[4].IN1
b[5] => _a0_b[5].IN1
b[6] => _a0_b[6].IN1
b[7] => _a0_b[7].IN1
b[8] => _a0_b[8].IN1
b[9] => _a0_b[9].IN1
b[10] => _a0_b[10].IN1
b[11] => _a0_b[11].IN1
b[12] => _a0_b[12].IN1
b[13] => _a0_b[13].IN1
b[14] => _a0_b[14].IN1
b[15] => _a0_b[15].IN1
b[16] => _a1_b[0].IN1
b[17] => _a1_b[1].IN1
b[18] => _a1_b[2].IN1
b[19] => _a1_b[3].IN1
b[20] => _a1_b[4].IN1
b[21] => _a1_b[5].IN1
b[22] => _a1_b[6].IN1
b[23] => _a1_b[7].IN1
b[24] => _a1_b[8].IN1
b[25] => _a1_b[9].IN1
b[26] => _a1_b[10].IN1
b[27] => _a1_b[11].IN1
b[28] => _a1_b[12].IN1
b[29] => _a1_b[13].IN1
b[30] => _a1_b[14].IN1
b[31] => _a1_b[15].IN1
cin => _a0_ci.IN1
sum[0] <= add16:a0.out
sum[1] <= add16:a0.out
sum[2] <= add16:a0.out
sum[3] <= add16:a0.out
sum[4] <= add16:a0.out
sum[5] <= add16:a0.out
sum[6] <= add16:a0.out
sum[7] <= add16:a0.out
sum[8] <= add16:a0.out
sum[9] <= add16:a0.out
sum[10] <= add16:a0.out
sum[11] <= add16:a0.out
sum[12] <= add16:a0.out
sum[13] <= add16:a0.out
sum[14] <= add16:a0.out
sum[15] <= add16:a0.out
sum[16] <= add16:a1.out
sum[17] <= add16:a1.out
sum[18] <= add16:a1.out
sum[19] <= add16:a1.out
sum[20] <= add16:a1.out
sum[21] <= add16:a1.out
sum[22] <= add16:a1.out
sum[23] <= add16:a1.out
sum[24] <= add16:a1.out
sum[25] <= add16:a1.out
sum[26] <= add16:a1.out
sum[27] <= add16:a1.out
sum[28] <= add16:a1.out
sum[29] <= add16:a1.out
sum[30] <= add16:a1.out
sum[31] <= add16:a1.out
cout <= add16:a1.co
ov <= ov.DB_MAX_OUTPUT_PORT_TYPE
add => _a0_add.IN1
add => _a1_add.IN1


|p32m1|add32:pc_add|add16:a0
p_reset => _a1_p_reset.IN2
m_clock => _a1_m_clock.IN2
a[0] => _a0_a[0].IN1
a[1] => _a0_a[1].IN1
a[2] => _a0_a[2].IN1
a[3] => _a0_a[3].IN1
a[4] => _a0_a[4].IN1
a[5] => _a0_a[5].IN1
a[6] => _a0_a[6].IN1
a[7] => _a0_a[7].IN1
a[8] => _a1_a[0].IN1
a[9] => _a1_a[1].IN1
a[10] => _a1_a[2].IN1
a[11] => _a1_a[3].IN1
a[12] => _a1_a[4].IN1
a[13] => _a1_a[5].IN1
a[14] => _a1_a[6].IN1
a[15] => _a1_a[7].IN1
b[0] => _a0_b[0].IN1
b[1] => _a0_b[1].IN1
b[2] => _a0_b[2].IN1
b[3] => _a0_b[3].IN1
b[4] => _a0_b[4].IN1
b[5] => _a0_b[5].IN1
b[6] => _a0_b[6].IN1
b[7] => _a0_b[7].IN1
b[8] => _a1_b[0].IN1
b[9] => _a1_b[1].IN1
b[10] => _a1_b[2].IN1
b[11] => _a1_b[3].IN1
b[12] => _a1_b[4].IN1
b[13] => _a1_b[5].IN1
b[14] => _a1_b[6].IN1
b[15] => _a1_b[7].IN1
ci => _a0_ci.IN1
out[0] <= add8:a0.out
out[1] <= add8:a0.out
out[2] <= add8:a0.out
out[3] <= add8:a0.out
out[4] <= add8:a0.out
out[5] <= add8:a0.out
out[6] <= add8:a0.out
out[7] <= add8:a0.out
out[8] <= add8:a1.out
out[9] <= add8:a1.out
out[10] <= add8:a1.out
out[11] <= add8:a1.out
out[12] <= add8:a1.out
out[13] <= add8:a1.out
out[14] <= add8:a1.out
out[15] <= add8:a1.out
co <= add8:a1.co
ov <= ov.DB_MAX_OUTPUT_PORT_TYPE
add => _a0_add.IN1
add => _a1_add.IN1


|p32m1|add32:pc_add|add16:a0|add8:a0
p_reset => _a1_p_reset.IN2
m_clock => _a1_m_clock.IN2
a[0] => _a0_a[0].IN1
a[1] => _a0_a[1].IN1
a[2] => _a0_a[2].IN1
a[3] => _a0_a[3].IN1
a[4] => _a1_a[0].IN1
a[5] => _a1_a[1].IN1
a[6] => _a1_a[2].IN1
a[7] => _a1_a[3].IN1
b[0] => _a0_b[0].IN1
b[1] => _a0_b[1].IN1
b[2] => _a0_b[2].IN1
b[3] => _a0_b[3].IN1
b[4] => _a1_b[0].IN1
b[5] => _a1_b[1].IN1
b[6] => _a1_b[2].IN1
b[7] => _a1_b[3].IN1
ci => _a0_ci.IN1
out[0] <= add4:a0.out
out[1] <= add4:a0.out
out[2] <= add4:a0.out
out[3] <= add4:a0.out
out[4] <= add4:a1.out
out[5] <= add4:a1.out
out[6] <= add4:a1.out
out[7] <= add4:a1.out
co <= add4:a1.co
ov <= ov.DB_MAX_OUTPUT_PORT_TYPE
add => _a0_add.IN1
add => _a1_add.IN1


|p32m1|add32:pc_add|add16:a0|add8:a0|add4:a0
p_reset => _a1_p_reset.IN2
m_clock => _a1_m_clock.IN2
a[0] => _a0_a[0].IN1
a[1] => _a0_a[1].IN1
a[2] => _a1_a[0].IN1
a[3] => _a1_a[1].IN1
b[0] => _a0_b[0].IN1
b[1] => _a0_b[1].IN1
b[2] => _a1_b[0].IN1
b[3] => _a1_b[1].IN1
ci => _a0_ci.IN1
out[0] <= add2:a0.out
out[1] <= add2:a0.out
out[2] <= add2:a1.out
out[3] <= add2:a1.out
co <= add2:a1.co
add => _a0_add.IN1
add => _a1_add.IN1


|p32m1|add32:pc_add|add16:a0|add8:a0|add4:a0|add2:a0
p_reset => _a1_p_reset.IN2
m_clock => _a1_m_clock.IN2
a[0] => _a0_a.IN1
a[1] => _a1_a.IN1
b[0] => _a0_b.IN1
b[1] => _a1_b.IN1
ci => _a0_ci.IN1
out[0] <= fullAdder:a0.out
out[1] <= fullAdder:a1.out
co <= fullAdder:a1.co
add => _a0_add.IN1
add => _a1_add.IN1


|p32m1|add32:pc_add|add16:a0|add8:a0|add4:a0|add2:a0|fullAdder:a0
p_reset => ~NO_FANOUT~
m_clock => ~NO_FANOUT~
a => co.IN0
a => co.IN0
a => out.IN0
b => co.IN1
b => co.IN0
b => out.IN1
ci => co.IN1
ci => co.IN1
ci => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE
co <= co.DB_MAX_OUTPUT_PORT_TYPE
add => ~NO_FANOUT~


|p32m1|add32:pc_add|add16:a0|add8:a0|add4:a0|add2:a0|fullAdder:a1
p_reset => ~NO_FANOUT~
m_clock => ~NO_FANOUT~
a => co.IN0
a => co.IN0
a => out.IN0
b => co.IN1
b => co.IN0
b => out.IN1
ci => co.IN1
ci => co.IN1
ci => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE
co <= co.DB_MAX_OUTPUT_PORT_TYPE
add => ~NO_FANOUT~


|p32m1|add32:pc_add|add16:a0|add8:a0|add4:a0|add2:a1
p_reset => _a1_p_reset.IN2
m_clock => _a1_m_clock.IN2
a[0] => _a0_a.IN1
a[1] => _a1_a.IN1
b[0] => _a0_b.IN1
b[1] => _a1_b.IN1
ci => _a0_ci.IN1
out[0] <= fullAdder:a0.out
out[1] <= fullAdder:a1.out
co <= fullAdder:a1.co
add => _a0_add.IN1
add => _a1_add.IN1


|p32m1|add32:pc_add|add16:a0|add8:a0|add4:a0|add2:a1|fullAdder:a0
p_reset => ~NO_FANOUT~
m_clock => ~NO_FANOUT~
a => co.IN0
a => co.IN0
a => out.IN0
b => co.IN1
b => co.IN0
b => out.IN1
ci => co.IN1
ci => co.IN1
ci => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE
co <= co.DB_MAX_OUTPUT_PORT_TYPE
add => ~NO_FANOUT~


|p32m1|add32:pc_add|add16:a0|add8:a0|add4:a0|add2:a1|fullAdder:a1
p_reset => ~NO_FANOUT~
m_clock => ~NO_FANOUT~
a => co.IN0
a => co.IN0
a => out.IN0
b => co.IN1
b => co.IN0
b => out.IN1
ci => co.IN1
ci => co.IN1
ci => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE
co <= co.DB_MAX_OUTPUT_PORT_TYPE
add => ~NO_FANOUT~


|p32m1|add32:pc_add|add16:a0|add8:a0|add4:a1
p_reset => _a1_p_reset.IN2
m_clock => _a1_m_clock.IN2
a[0] => _a0_a[0].IN1
a[1] => _a0_a[1].IN1
a[2] => _a1_a[0].IN1
a[3] => _a1_a[1].IN1
b[0] => _a0_b[0].IN1
b[1] => _a0_b[1].IN1
b[2] => _a1_b[0].IN1
b[3] => _a1_b[1].IN1
ci => _a0_ci.IN1
out[0] <= add2:a0.out
out[1] <= add2:a0.out
out[2] <= add2:a1.out
out[3] <= add2:a1.out
co <= add2:a1.co
add => _a0_add.IN1
add => _a1_add.IN1


|p32m1|add32:pc_add|add16:a0|add8:a0|add4:a1|add2:a0
p_reset => _a1_p_reset.IN2
m_clock => _a1_m_clock.IN2
a[0] => _a0_a.IN1
a[1] => _a1_a.IN1
b[0] => _a0_b.IN1
b[1] => _a1_b.IN1
ci => _a0_ci.IN1
out[0] <= fullAdder:a0.out
out[1] <= fullAdder:a1.out
co <= fullAdder:a1.co
add => _a0_add.IN1
add => _a1_add.IN1


|p32m1|add32:pc_add|add16:a0|add8:a0|add4:a1|add2:a0|fullAdder:a0
p_reset => ~NO_FANOUT~
m_clock => ~NO_FANOUT~
a => co.IN0
a => co.IN0
a => out.IN0
b => co.IN1
b => co.IN0
b => out.IN1
ci => co.IN1
ci => co.IN1
ci => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE
co <= co.DB_MAX_OUTPUT_PORT_TYPE
add => ~NO_FANOUT~


|p32m1|add32:pc_add|add16:a0|add8:a0|add4:a1|add2:a0|fullAdder:a1
p_reset => ~NO_FANOUT~
m_clock => ~NO_FANOUT~
a => co.IN0
a => co.IN0
a => out.IN0
b => co.IN1
b => co.IN0
b => out.IN1
ci => co.IN1
ci => co.IN1
ci => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE
co <= co.DB_MAX_OUTPUT_PORT_TYPE
add => ~NO_FANOUT~


|p32m1|add32:pc_add|add16:a0|add8:a0|add4:a1|add2:a1
p_reset => _a1_p_reset.IN2
m_clock => _a1_m_clock.IN2
a[0] => _a0_a.IN1
a[1] => _a1_a.IN1
b[0] => _a0_b.IN1
b[1] => _a1_b.IN1
ci => _a0_ci.IN1
out[0] <= fullAdder:a0.out
out[1] <= fullAdder:a1.out
co <= fullAdder:a1.co
add => _a0_add.IN1
add => _a1_add.IN1


|p32m1|add32:pc_add|add16:a0|add8:a0|add4:a1|add2:a1|fullAdder:a0
p_reset => ~NO_FANOUT~
m_clock => ~NO_FANOUT~
a => co.IN0
a => co.IN0
a => out.IN0
b => co.IN1
b => co.IN0
b => out.IN1
ci => co.IN1
ci => co.IN1
ci => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE
co <= co.DB_MAX_OUTPUT_PORT_TYPE
add => ~NO_FANOUT~


|p32m1|add32:pc_add|add16:a0|add8:a0|add4:a1|add2:a1|fullAdder:a1
p_reset => ~NO_FANOUT~
m_clock => ~NO_FANOUT~
a => co.IN0
a => co.IN0
a => out.IN0
b => co.IN1
b => co.IN0
b => out.IN1
ci => co.IN1
ci => co.IN1
ci => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE
co <= co.DB_MAX_OUTPUT_PORT_TYPE
add => ~NO_FANOUT~


|p32m1|add32:pc_add|add16:a0|add8:a1
p_reset => _a1_p_reset.IN2
m_clock => _a1_m_clock.IN2
a[0] => _a0_a[0].IN1
a[1] => _a0_a[1].IN1
a[2] => _a0_a[2].IN1
a[3] => _a0_a[3].IN1
a[4] => _a1_a[0].IN1
a[5] => _a1_a[1].IN1
a[6] => _a1_a[2].IN1
a[7] => _a1_a[3].IN1
b[0] => _a0_b[0].IN1
b[1] => _a0_b[1].IN1
b[2] => _a0_b[2].IN1
b[3] => _a0_b[3].IN1
b[4] => _a1_b[0].IN1
b[5] => _a1_b[1].IN1
b[6] => _a1_b[2].IN1
b[7] => _a1_b[3].IN1
ci => _a0_ci.IN1
out[0] <= add4:a0.out
out[1] <= add4:a0.out
out[2] <= add4:a0.out
out[3] <= add4:a0.out
out[4] <= add4:a1.out
out[5] <= add4:a1.out
out[6] <= add4:a1.out
out[7] <= add4:a1.out
co <= add4:a1.co
ov <= ov.DB_MAX_OUTPUT_PORT_TYPE
add => _a0_add.IN1
add => _a1_add.IN1


|p32m1|add32:pc_add|add16:a0|add8:a1|add4:a0
p_reset => _a1_p_reset.IN2
m_clock => _a1_m_clock.IN2
a[0] => _a0_a[0].IN1
a[1] => _a0_a[1].IN1
a[2] => _a1_a[0].IN1
a[3] => _a1_a[1].IN1
b[0] => _a0_b[0].IN1
b[1] => _a0_b[1].IN1
b[2] => _a1_b[0].IN1
b[3] => _a1_b[1].IN1
ci => _a0_ci.IN1
out[0] <= add2:a0.out
out[1] <= add2:a0.out
out[2] <= add2:a1.out
out[3] <= add2:a1.out
co <= add2:a1.co
add => _a0_add.IN1
add => _a1_add.IN1


|p32m1|add32:pc_add|add16:a0|add8:a1|add4:a0|add2:a0
p_reset => _a1_p_reset.IN2
m_clock => _a1_m_clock.IN2
a[0] => _a0_a.IN1
a[1] => _a1_a.IN1
b[0] => _a0_b.IN1
b[1] => _a1_b.IN1
ci => _a0_ci.IN1
out[0] <= fullAdder:a0.out
out[1] <= fullAdder:a1.out
co <= fullAdder:a1.co
add => _a0_add.IN1
add => _a1_add.IN1


|p32m1|add32:pc_add|add16:a0|add8:a1|add4:a0|add2:a0|fullAdder:a0
p_reset => ~NO_FANOUT~
m_clock => ~NO_FANOUT~
a => co.IN0
a => co.IN0
a => out.IN0
b => co.IN1
b => co.IN0
b => out.IN1
ci => co.IN1
ci => co.IN1
ci => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE
co <= co.DB_MAX_OUTPUT_PORT_TYPE
add => ~NO_FANOUT~


|p32m1|add32:pc_add|add16:a0|add8:a1|add4:a0|add2:a0|fullAdder:a1
p_reset => ~NO_FANOUT~
m_clock => ~NO_FANOUT~
a => co.IN0
a => co.IN0
a => out.IN0
b => co.IN1
b => co.IN0
b => out.IN1
ci => co.IN1
ci => co.IN1
ci => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE
co <= co.DB_MAX_OUTPUT_PORT_TYPE
add => ~NO_FANOUT~


|p32m1|add32:pc_add|add16:a0|add8:a1|add4:a0|add2:a1
p_reset => _a1_p_reset.IN2
m_clock => _a1_m_clock.IN2
a[0] => _a0_a.IN1
a[1] => _a1_a.IN1
b[0] => _a0_b.IN1
b[1] => _a1_b.IN1
ci => _a0_ci.IN1
out[0] <= fullAdder:a0.out
out[1] <= fullAdder:a1.out
co <= fullAdder:a1.co
add => _a0_add.IN1
add => _a1_add.IN1


|p32m1|add32:pc_add|add16:a0|add8:a1|add4:a0|add2:a1|fullAdder:a0
p_reset => ~NO_FANOUT~
m_clock => ~NO_FANOUT~
a => co.IN0
a => co.IN0
a => out.IN0
b => co.IN1
b => co.IN0
b => out.IN1
ci => co.IN1
ci => co.IN1
ci => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE
co <= co.DB_MAX_OUTPUT_PORT_TYPE
add => ~NO_FANOUT~


|p32m1|add32:pc_add|add16:a0|add8:a1|add4:a0|add2:a1|fullAdder:a1
p_reset => ~NO_FANOUT~
m_clock => ~NO_FANOUT~
a => co.IN0
a => co.IN0
a => out.IN0
b => co.IN1
b => co.IN0
b => out.IN1
ci => co.IN1
ci => co.IN1
ci => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE
co <= co.DB_MAX_OUTPUT_PORT_TYPE
add => ~NO_FANOUT~


|p32m1|add32:pc_add|add16:a0|add8:a1|add4:a1
p_reset => _a1_p_reset.IN2
m_clock => _a1_m_clock.IN2
a[0] => _a0_a[0].IN1
a[1] => _a0_a[1].IN1
a[2] => _a1_a[0].IN1
a[3] => _a1_a[1].IN1
b[0] => _a0_b[0].IN1
b[1] => _a0_b[1].IN1
b[2] => _a1_b[0].IN1
b[3] => _a1_b[1].IN1
ci => _a0_ci.IN1
out[0] <= add2:a0.out
out[1] <= add2:a0.out
out[2] <= add2:a1.out
out[3] <= add2:a1.out
co <= add2:a1.co
add => _a0_add.IN1
add => _a1_add.IN1


|p32m1|add32:pc_add|add16:a0|add8:a1|add4:a1|add2:a0
p_reset => _a1_p_reset.IN2
m_clock => _a1_m_clock.IN2
a[0] => _a0_a.IN1
a[1] => _a1_a.IN1
b[0] => _a0_b.IN1
b[1] => _a1_b.IN1
ci => _a0_ci.IN1
out[0] <= fullAdder:a0.out
out[1] <= fullAdder:a1.out
co <= fullAdder:a1.co
add => _a0_add.IN1
add => _a1_add.IN1


|p32m1|add32:pc_add|add16:a0|add8:a1|add4:a1|add2:a0|fullAdder:a0
p_reset => ~NO_FANOUT~
m_clock => ~NO_FANOUT~
a => co.IN0
a => co.IN0
a => out.IN0
b => co.IN1
b => co.IN0
b => out.IN1
ci => co.IN1
ci => co.IN1
ci => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE
co <= co.DB_MAX_OUTPUT_PORT_TYPE
add => ~NO_FANOUT~


|p32m1|add32:pc_add|add16:a0|add8:a1|add4:a1|add2:a0|fullAdder:a1
p_reset => ~NO_FANOUT~
m_clock => ~NO_FANOUT~
a => co.IN0
a => co.IN0
a => out.IN0
b => co.IN1
b => co.IN0
b => out.IN1
ci => co.IN1
ci => co.IN1
ci => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE
co <= co.DB_MAX_OUTPUT_PORT_TYPE
add => ~NO_FANOUT~


|p32m1|add32:pc_add|add16:a0|add8:a1|add4:a1|add2:a1
p_reset => _a1_p_reset.IN2
m_clock => _a1_m_clock.IN2
a[0] => _a0_a.IN1
a[1] => _a1_a.IN1
b[0] => _a0_b.IN1
b[1] => _a1_b.IN1
ci => _a0_ci.IN1
out[0] <= fullAdder:a0.out
out[1] <= fullAdder:a1.out
co <= fullAdder:a1.co
add => _a0_add.IN1
add => _a1_add.IN1


|p32m1|add32:pc_add|add16:a0|add8:a1|add4:a1|add2:a1|fullAdder:a0
p_reset => ~NO_FANOUT~
m_clock => ~NO_FANOUT~
a => co.IN0
a => co.IN0
a => out.IN0
b => co.IN1
b => co.IN0
b => out.IN1
ci => co.IN1
ci => co.IN1
ci => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE
co <= co.DB_MAX_OUTPUT_PORT_TYPE
add => ~NO_FANOUT~


|p32m1|add32:pc_add|add16:a0|add8:a1|add4:a1|add2:a1|fullAdder:a1
p_reset => ~NO_FANOUT~
m_clock => ~NO_FANOUT~
a => co.IN0
a => co.IN0
a => out.IN0
b => co.IN1
b => co.IN0
b => out.IN1
ci => co.IN1
ci => co.IN1
ci => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE
co <= co.DB_MAX_OUTPUT_PORT_TYPE
add => ~NO_FANOUT~


|p32m1|add32:pc_add|add16:a1
p_reset => _a1_p_reset.IN2
m_clock => _a1_m_clock.IN2
a[0] => _a0_a[0].IN1
a[1] => _a0_a[1].IN1
a[2] => _a0_a[2].IN1
a[3] => _a0_a[3].IN1
a[4] => _a0_a[4].IN1
a[5] => _a0_a[5].IN1
a[6] => _a0_a[6].IN1
a[7] => _a0_a[7].IN1
a[8] => _a1_a[0].IN1
a[9] => _a1_a[1].IN1
a[10] => _a1_a[2].IN1
a[11] => _a1_a[3].IN1
a[12] => _a1_a[4].IN1
a[13] => _a1_a[5].IN1
a[14] => _a1_a[6].IN1
a[15] => _a1_a[7].IN1
b[0] => _a0_b[0].IN1
b[1] => _a0_b[1].IN1
b[2] => _a0_b[2].IN1
b[3] => _a0_b[3].IN1
b[4] => _a0_b[4].IN1
b[5] => _a0_b[5].IN1
b[6] => _a0_b[6].IN1
b[7] => _a0_b[7].IN1
b[8] => _a1_b[0].IN1
b[9] => _a1_b[1].IN1
b[10] => _a1_b[2].IN1
b[11] => _a1_b[3].IN1
b[12] => _a1_b[4].IN1
b[13] => _a1_b[5].IN1
b[14] => _a1_b[6].IN1
b[15] => _a1_b[7].IN1
ci => _a0_ci.IN1
out[0] <= add8:a0.out
out[1] <= add8:a0.out
out[2] <= add8:a0.out
out[3] <= add8:a0.out
out[4] <= add8:a0.out
out[5] <= add8:a0.out
out[6] <= add8:a0.out
out[7] <= add8:a0.out
out[8] <= add8:a1.out
out[9] <= add8:a1.out
out[10] <= add8:a1.out
out[11] <= add8:a1.out
out[12] <= add8:a1.out
out[13] <= add8:a1.out
out[14] <= add8:a1.out
out[15] <= add8:a1.out
co <= add8:a1.co
ov <= ov.DB_MAX_OUTPUT_PORT_TYPE
add => _a0_add.IN1
add => _a1_add.IN1


|p32m1|add32:pc_add|add16:a1|add8:a0
p_reset => _a1_p_reset.IN2
m_clock => _a1_m_clock.IN2
a[0] => _a0_a[0].IN1
a[1] => _a0_a[1].IN1
a[2] => _a0_a[2].IN1
a[3] => _a0_a[3].IN1
a[4] => _a1_a[0].IN1
a[5] => _a1_a[1].IN1
a[6] => _a1_a[2].IN1
a[7] => _a1_a[3].IN1
b[0] => _a0_b[0].IN1
b[1] => _a0_b[1].IN1
b[2] => _a0_b[2].IN1
b[3] => _a0_b[3].IN1
b[4] => _a1_b[0].IN1
b[5] => _a1_b[1].IN1
b[6] => _a1_b[2].IN1
b[7] => _a1_b[3].IN1
ci => _a0_ci.IN1
out[0] <= add4:a0.out
out[1] <= add4:a0.out
out[2] <= add4:a0.out
out[3] <= add4:a0.out
out[4] <= add4:a1.out
out[5] <= add4:a1.out
out[6] <= add4:a1.out
out[7] <= add4:a1.out
co <= add4:a1.co
ov <= ov.DB_MAX_OUTPUT_PORT_TYPE
add => _a0_add.IN1
add => _a1_add.IN1


|p32m1|add32:pc_add|add16:a1|add8:a0|add4:a0
p_reset => _a1_p_reset.IN2
m_clock => _a1_m_clock.IN2
a[0] => _a0_a[0].IN1
a[1] => _a0_a[1].IN1
a[2] => _a1_a[0].IN1
a[3] => _a1_a[1].IN1
b[0] => _a0_b[0].IN1
b[1] => _a0_b[1].IN1
b[2] => _a1_b[0].IN1
b[3] => _a1_b[1].IN1
ci => _a0_ci.IN1
out[0] <= add2:a0.out
out[1] <= add2:a0.out
out[2] <= add2:a1.out
out[3] <= add2:a1.out
co <= add2:a1.co
add => _a0_add.IN1
add => _a1_add.IN1


|p32m1|add32:pc_add|add16:a1|add8:a0|add4:a0|add2:a0
p_reset => _a1_p_reset.IN2
m_clock => _a1_m_clock.IN2
a[0] => _a0_a.IN1
a[1] => _a1_a.IN1
b[0] => _a0_b.IN1
b[1] => _a1_b.IN1
ci => _a0_ci.IN1
out[0] <= fullAdder:a0.out
out[1] <= fullAdder:a1.out
co <= fullAdder:a1.co
add => _a0_add.IN1
add => _a1_add.IN1


|p32m1|add32:pc_add|add16:a1|add8:a0|add4:a0|add2:a0|fullAdder:a0
p_reset => ~NO_FANOUT~
m_clock => ~NO_FANOUT~
a => co.IN0
a => co.IN0
a => out.IN0
b => co.IN1
b => co.IN0
b => out.IN1
ci => co.IN1
ci => co.IN1
ci => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE
co <= co.DB_MAX_OUTPUT_PORT_TYPE
add => ~NO_FANOUT~


|p32m1|add32:pc_add|add16:a1|add8:a0|add4:a0|add2:a0|fullAdder:a1
p_reset => ~NO_FANOUT~
m_clock => ~NO_FANOUT~
a => co.IN0
a => co.IN0
a => out.IN0
b => co.IN1
b => co.IN0
b => out.IN1
ci => co.IN1
ci => co.IN1
ci => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE
co <= co.DB_MAX_OUTPUT_PORT_TYPE
add => ~NO_FANOUT~


|p32m1|add32:pc_add|add16:a1|add8:a0|add4:a0|add2:a1
p_reset => _a1_p_reset.IN2
m_clock => _a1_m_clock.IN2
a[0] => _a0_a.IN1
a[1] => _a1_a.IN1
b[0] => _a0_b.IN1
b[1] => _a1_b.IN1
ci => _a0_ci.IN1
out[0] <= fullAdder:a0.out
out[1] <= fullAdder:a1.out
co <= fullAdder:a1.co
add => _a0_add.IN1
add => _a1_add.IN1


|p32m1|add32:pc_add|add16:a1|add8:a0|add4:a0|add2:a1|fullAdder:a0
p_reset => ~NO_FANOUT~
m_clock => ~NO_FANOUT~
a => co.IN0
a => co.IN0
a => out.IN0
b => co.IN1
b => co.IN0
b => out.IN1
ci => co.IN1
ci => co.IN1
ci => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE
co <= co.DB_MAX_OUTPUT_PORT_TYPE
add => ~NO_FANOUT~


|p32m1|add32:pc_add|add16:a1|add8:a0|add4:a0|add2:a1|fullAdder:a1
p_reset => ~NO_FANOUT~
m_clock => ~NO_FANOUT~
a => co.IN0
a => co.IN0
a => out.IN0
b => co.IN1
b => co.IN0
b => out.IN1
ci => co.IN1
ci => co.IN1
ci => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE
co <= co.DB_MAX_OUTPUT_PORT_TYPE
add => ~NO_FANOUT~


|p32m1|add32:pc_add|add16:a1|add8:a0|add4:a1
p_reset => _a1_p_reset.IN2
m_clock => _a1_m_clock.IN2
a[0] => _a0_a[0].IN1
a[1] => _a0_a[1].IN1
a[2] => _a1_a[0].IN1
a[3] => _a1_a[1].IN1
b[0] => _a0_b[0].IN1
b[1] => _a0_b[1].IN1
b[2] => _a1_b[0].IN1
b[3] => _a1_b[1].IN1
ci => _a0_ci.IN1
out[0] <= add2:a0.out
out[1] <= add2:a0.out
out[2] <= add2:a1.out
out[3] <= add2:a1.out
co <= add2:a1.co
add => _a0_add.IN1
add => _a1_add.IN1


|p32m1|add32:pc_add|add16:a1|add8:a0|add4:a1|add2:a0
p_reset => _a1_p_reset.IN2
m_clock => _a1_m_clock.IN2
a[0] => _a0_a.IN1
a[1] => _a1_a.IN1
b[0] => _a0_b.IN1
b[1] => _a1_b.IN1
ci => _a0_ci.IN1
out[0] <= fullAdder:a0.out
out[1] <= fullAdder:a1.out
co <= fullAdder:a1.co
add => _a0_add.IN1
add => _a1_add.IN1


|p32m1|add32:pc_add|add16:a1|add8:a0|add4:a1|add2:a0|fullAdder:a0
p_reset => ~NO_FANOUT~
m_clock => ~NO_FANOUT~
a => co.IN0
a => co.IN0
a => out.IN0
b => co.IN1
b => co.IN0
b => out.IN1
ci => co.IN1
ci => co.IN1
ci => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE
co <= co.DB_MAX_OUTPUT_PORT_TYPE
add => ~NO_FANOUT~


|p32m1|add32:pc_add|add16:a1|add8:a0|add4:a1|add2:a0|fullAdder:a1
p_reset => ~NO_FANOUT~
m_clock => ~NO_FANOUT~
a => co.IN0
a => co.IN0
a => out.IN0
b => co.IN1
b => co.IN0
b => out.IN1
ci => co.IN1
ci => co.IN1
ci => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE
co <= co.DB_MAX_OUTPUT_PORT_TYPE
add => ~NO_FANOUT~


|p32m1|add32:pc_add|add16:a1|add8:a0|add4:a1|add2:a1
p_reset => _a1_p_reset.IN2
m_clock => _a1_m_clock.IN2
a[0] => _a0_a.IN1
a[1] => _a1_a.IN1
b[0] => _a0_b.IN1
b[1] => _a1_b.IN1
ci => _a0_ci.IN1
out[0] <= fullAdder:a0.out
out[1] <= fullAdder:a1.out
co <= fullAdder:a1.co
add => _a0_add.IN1
add => _a1_add.IN1


|p32m1|add32:pc_add|add16:a1|add8:a0|add4:a1|add2:a1|fullAdder:a0
p_reset => ~NO_FANOUT~
m_clock => ~NO_FANOUT~
a => co.IN0
a => co.IN0
a => out.IN0
b => co.IN1
b => co.IN0
b => out.IN1
ci => co.IN1
ci => co.IN1
ci => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE
co <= co.DB_MAX_OUTPUT_PORT_TYPE
add => ~NO_FANOUT~


|p32m1|add32:pc_add|add16:a1|add8:a0|add4:a1|add2:a1|fullAdder:a1
p_reset => ~NO_FANOUT~
m_clock => ~NO_FANOUT~
a => co.IN0
a => co.IN0
a => out.IN0
b => co.IN1
b => co.IN0
b => out.IN1
ci => co.IN1
ci => co.IN1
ci => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE
co <= co.DB_MAX_OUTPUT_PORT_TYPE
add => ~NO_FANOUT~


|p32m1|add32:pc_add|add16:a1|add8:a1
p_reset => _a1_p_reset.IN2
m_clock => _a1_m_clock.IN2
a[0] => _a0_a[0].IN1
a[1] => _a0_a[1].IN1
a[2] => _a0_a[2].IN1
a[3] => _a0_a[3].IN1
a[4] => _a1_a[0].IN1
a[5] => _a1_a[1].IN1
a[6] => _a1_a[2].IN1
a[7] => _a1_a[3].IN1
b[0] => _a0_b[0].IN1
b[1] => _a0_b[1].IN1
b[2] => _a0_b[2].IN1
b[3] => _a0_b[3].IN1
b[4] => _a1_b[0].IN1
b[5] => _a1_b[1].IN1
b[6] => _a1_b[2].IN1
b[7] => _a1_b[3].IN1
ci => _a0_ci.IN1
out[0] <= add4:a0.out
out[1] <= add4:a0.out
out[2] <= add4:a0.out
out[3] <= add4:a0.out
out[4] <= add4:a1.out
out[5] <= add4:a1.out
out[6] <= add4:a1.out
out[7] <= add4:a1.out
co <= add4:a1.co
ov <= ov.DB_MAX_OUTPUT_PORT_TYPE
add => _a0_add.IN1
add => _a1_add.IN1


|p32m1|add32:pc_add|add16:a1|add8:a1|add4:a0
p_reset => _a1_p_reset.IN2
m_clock => _a1_m_clock.IN2
a[0] => _a0_a[0].IN1
a[1] => _a0_a[1].IN1
a[2] => _a1_a[0].IN1
a[3] => _a1_a[1].IN1
b[0] => _a0_b[0].IN1
b[1] => _a0_b[1].IN1
b[2] => _a1_b[0].IN1
b[3] => _a1_b[1].IN1
ci => _a0_ci.IN1
out[0] <= add2:a0.out
out[1] <= add2:a0.out
out[2] <= add2:a1.out
out[3] <= add2:a1.out
co <= add2:a1.co
add => _a0_add.IN1
add => _a1_add.IN1


|p32m1|add32:pc_add|add16:a1|add8:a1|add4:a0|add2:a0
p_reset => _a1_p_reset.IN2
m_clock => _a1_m_clock.IN2
a[0] => _a0_a.IN1
a[1] => _a1_a.IN1
b[0] => _a0_b.IN1
b[1] => _a1_b.IN1
ci => _a0_ci.IN1
out[0] <= fullAdder:a0.out
out[1] <= fullAdder:a1.out
co <= fullAdder:a1.co
add => _a0_add.IN1
add => _a1_add.IN1


|p32m1|add32:pc_add|add16:a1|add8:a1|add4:a0|add2:a0|fullAdder:a0
p_reset => ~NO_FANOUT~
m_clock => ~NO_FANOUT~
a => co.IN0
a => co.IN0
a => out.IN0
b => co.IN1
b => co.IN0
b => out.IN1
ci => co.IN1
ci => co.IN1
ci => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE
co <= co.DB_MAX_OUTPUT_PORT_TYPE
add => ~NO_FANOUT~


|p32m1|add32:pc_add|add16:a1|add8:a1|add4:a0|add2:a0|fullAdder:a1
p_reset => ~NO_FANOUT~
m_clock => ~NO_FANOUT~
a => co.IN0
a => co.IN0
a => out.IN0
b => co.IN1
b => co.IN0
b => out.IN1
ci => co.IN1
ci => co.IN1
ci => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE
co <= co.DB_MAX_OUTPUT_PORT_TYPE
add => ~NO_FANOUT~


|p32m1|add32:pc_add|add16:a1|add8:a1|add4:a0|add2:a1
p_reset => _a1_p_reset.IN2
m_clock => _a1_m_clock.IN2
a[0] => _a0_a.IN1
a[1] => _a1_a.IN1
b[0] => _a0_b.IN1
b[1] => _a1_b.IN1
ci => _a0_ci.IN1
out[0] <= fullAdder:a0.out
out[1] <= fullAdder:a1.out
co <= fullAdder:a1.co
add => _a0_add.IN1
add => _a1_add.IN1


|p32m1|add32:pc_add|add16:a1|add8:a1|add4:a0|add2:a1|fullAdder:a0
p_reset => ~NO_FANOUT~
m_clock => ~NO_FANOUT~
a => co.IN0
a => co.IN0
a => out.IN0
b => co.IN1
b => co.IN0
b => out.IN1
ci => co.IN1
ci => co.IN1
ci => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE
co <= co.DB_MAX_OUTPUT_PORT_TYPE
add => ~NO_FANOUT~


|p32m1|add32:pc_add|add16:a1|add8:a1|add4:a0|add2:a1|fullAdder:a1
p_reset => ~NO_FANOUT~
m_clock => ~NO_FANOUT~
a => co.IN0
a => co.IN0
a => out.IN0
b => co.IN1
b => co.IN0
b => out.IN1
ci => co.IN1
ci => co.IN1
ci => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE
co <= co.DB_MAX_OUTPUT_PORT_TYPE
add => ~NO_FANOUT~


|p32m1|add32:pc_add|add16:a1|add8:a1|add4:a1
p_reset => _a1_p_reset.IN2
m_clock => _a1_m_clock.IN2
a[0] => _a0_a[0].IN1
a[1] => _a0_a[1].IN1
a[2] => _a1_a[0].IN1
a[3] => _a1_a[1].IN1
b[0] => _a0_b[0].IN1
b[1] => _a0_b[1].IN1
b[2] => _a1_b[0].IN1
b[3] => _a1_b[1].IN1
ci => _a0_ci.IN1
out[0] <= add2:a0.out
out[1] <= add2:a0.out
out[2] <= add2:a1.out
out[3] <= add2:a1.out
co <= add2:a1.co
add => _a0_add.IN1
add => _a1_add.IN1


|p32m1|add32:pc_add|add16:a1|add8:a1|add4:a1|add2:a0
p_reset => _a1_p_reset.IN2
m_clock => _a1_m_clock.IN2
a[0] => _a0_a.IN1
a[1] => _a1_a.IN1
b[0] => _a0_b.IN1
b[1] => _a1_b.IN1
ci => _a0_ci.IN1
out[0] <= fullAdder:a0.out
out[1] <= fullAdder:a1.out
co <= fullAdder:a1.co
add => _a0_add.IN1
add => _a1_add.IN1


|p32m1|add32:pc_add|add16:a1|add8:a1|add4:a1|add2:a0|fullAdder:a0
p_reset => ~NO_FANOUT~
m_clock => ~NO_FANOUT~
a => co.IN0
a => co.IN0
a => out.IN0
b => co.IN1
b => co.IN0
b => out.IN1
ci => co.IN1
ci => co.IN1
ci => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE
co <= co.DB_MAX_OUTPUT_PORT_TYPE
add => ~NO_FANOUT~


|p32m1|add32:pc_add|add16:a1|add8:a1|add4:a1|add2:a0|fullAdder:a1
p_reset => ~NO_FANOUT~
m_clock => ~NO_FANOUT~
a => co.IN0
a => co.IN0
a => out.IN0
b => co.IN1
b => co.IN0
b => out.IN1
ci => co.IN1
ci => co.IN1
ci => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE
co <= co.DB_MAX_OUTPUT_PORT_TYPE
add => ~NO_FANOUT~


|p32m1|add32:pc_add|add16:a1|add8:a1|add4:a1|add2:a1
p_reset => _a1_p_reset.IN2
m_clock => _a1_m_clock.IN2
a[0] => _a0_a.IN1
a[1] => _a1_a.IN1
b[0] => _a0_b.IN1
b[1] => _a1_b.IN1
ci => _a0_ci.IN1
out[0] <= fullAdder:a0.out
out[1] <= fullAdder:a1.out
co <= fullAdder:a1.co
add => _a0_add.IN1
add => _a1_add.IN1


|p32m1|add32:pc_add|add16:a1|add8:a1|add4:a1|add2:a1|fullAdder:a0
p_reset => ~NO_FANOUT~
m_clock => ~NO_FANOUT~
a => co.IN0
a => co.IN0
a => out.IN0
b => co.IN1
b => co.IN0
b => out.IN1
ci => co.IN1
ci => co.IN1
ci => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE
co <= co.DB_MAX_OUTPUT_PORT_TYPE
add => ~NO_FANOUT~


|p32m1|add32:pc_add|add16:a1|add8:a1|add4:a1|add2:a1|fullAdder:a1
p_reset => ~NO_FANOUT~
m_clock => ~NO_FANOUT~
a => co.IN0
a => co.IN0
a => out.IN0
b => co.IN1
b => co.IN0
b => out.IN1
ci => co.IN1
ci => co.IN1
ci => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE
co <= co.DB_MAX_OUTPUT_PORT_TYPE
add => ~NO_FANOUT~


|p32m1|regs32x32:regsfile
p_reset => _reg3_p_reset.IN4
m_clock => _reg3_m_clock.IN4
in[0] => _reg3_in[0].IN4
in[1] => _reg3_in[1].IN4
in[2] => _reg3_in[2].IN4
in[3] => _reg3_in[3].IN4
in[4] => _reg3_in[4].IN4
in[5] => _reg3_in[5].IN4
in[6] => _reg3_in[6].IN4
in[7] => _reg3_in[7].IN4
in[8] => _reg3_in[8].IN4
in[9] => _reg3_in[9].IN4
in[10] => _reg3_in[10].IN4
in[11] => _reg3_in[11].IN4
in[12] => _reg3_in[12].IN4
in[13] => _reg3_in[13].IN4
in[14] => _reg3_in[14].IN4
in[15] => _reg3_in[15].IN4
in[16] => _reg3_in[16].IN4
in[17] => _reg3_in[17].IN4
in[18] => _reg3_in[18].IN4
in[19] => _reg3_in[19].IN4
in[20] => _reg3_in[20].IN4
in[21] => _reg3_in[21].IN4
in[22] => _reg3_in[22].IN4
in[23] => _reg3_in[23].IN4
in[24] => _reg3_in[24].IN4
in[25] => _reg3_in[25].IN4
in[26] => _reg3_in[26].IN4
in[27] => _reg3_in[27].IN4
in[28] => _reg3_in[28].IN4
in[29] => _reg3_in[29].IN4
in[30] => _reg3_in[30].IN4
in[31] => _reg3_in[31].IN4
in_addr[0] => Equal3.IN1
in_addr[0] => Equal4.IN0
in_addr[0] => Equal5.IN1
in_addr[0] => Equal7.IN1
in_addr[1] => Equal3.IN0
in_addr[1] => Equal4.IN1
in_addr[1] => Equal5.IN0
in_addr[1] => Equal7.IN0
in_addr[2] => _reg3_in_addr[0].IN4
in_addr[3] => _reg3_in_addr[1].IN4
in_addr[4] => _reg3_in_addr[2].IN4
a_addr[0] => Equal0.IN4
a_addr[0] => Equal6.IN1
a_addr[0] => Equal8.IN0
a_addr[0] => Equal9.IN1
a_addr[0] => Equal10.IN1
a_addr[1] => Equal0.IN3
a_addr[1] => Equal6.IN0
a_addr[1] => Equal8.IN1
a_addr[1] => Equal9.IN0
a_addr[1] => Equal10.IN0
a_addr[2] => _reg3_a_addr[0].IN4
a_addr[3] => _reg3_a_addr[1].IN4
a_addr[4] => _reg3_a_addr[2].IN4
b_addr[0] => Equal1.IN1
b_addr[0] => Equal2.IN1
b_addr[0] => Equal11.IN4
b_addr[0] => Equal12.IN1
b_addr[0] => Equal13.IN0
b_addr[1] => Equal1.IN0
b_addr[1] => Equal2.IN0
b_addr[1] => Equal11.IN3
b_addr[1] => Equal12.IN0
b_addr[1] => Equal13.IN1
b_addr[2] => _reg3_b_addr[0].IN4
b_addr[3] => _reg3_b_addr[1].IN4
b_addr[4] => _reg3_b_addr[2].IN4
a[0] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[1] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[2] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[3] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[4] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[5] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[6] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[7] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[8] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[9] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[10] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[11] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[12] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[13] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[14] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[15] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[16] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[17] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[18] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[19] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[20] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[21] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[22] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[23] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[24] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[25] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[26] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[27] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[28] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[29] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[30] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[31] <= a.DB_MAX_OUTPUT_PORT_TYPE
b[0] <= b.DB_MAX_OUTPUT_PORT_TYPE
b[1] <= b.DB_MAX_OUTPUT_PORT_TYPE
b[2] <= b.DB_MAX_OUTPUT_PORT_TYPE
b[3] <= b.DB_MAX_OUTPUT_PORT_TYPE
b[4] <= b.DB_MAX_OUTPUT_PORT_TYPE
b[5] <= b.DB_MAX_OUTPUT_PORT_TYPE
b[6] <= b.DB_MAX_OUTPUT_PORT_TYPE
b[7] <= b.DB_MAX_OUTPUT_PORT_TYPE
b[8] <= b.DB_MAX_OUTPUT_PORT_TYPE
b[9] <= b.DB_MAX_OUTPUT_PORT_TYPE
b[10] <= b.DB_MAX_OUTPUT_PORT_TYPE
b[11] <= b.DB_MAX_OUTPUT_PORT_TYPE
b[12] <= b.DB_MAX_OUTPUT_PORT_TYPE
b[13] <= b.DB_MAX_OUTPUT_PORT_TYPE
b[14] <= b.DB_MAX_OUTPUT_PORT_TYPE
b[15] <= b.DB_MAX_OUTPUT_PORT_TYPE
b[16] <= b.DB_MAX_OUTPUT_PORT_TYPE
b[17] <= b.DB_MAX_OUTPUT_PORT_TYPE
b[18] <= b.DB_MAX_OUTPUT_PORT_TYPE
b[19] <= b.DB_MAX_OUTPUT_PORT_TYPE
b[20] <= b.DB_MAX_OUTPUT_PORT_TYPE
b[21] <= b.DB_MAX_OUTPUT_PORT_TYPE
b[22] <= b.DB_MAX_OUTPUT_PORT_TYPE
b[23] <= b.DB_MAX_OUTPUT_PORT_TYPE
b[24] <= b.DB_MAX_OUTPUT_PORT_TYPE
b[25] <= b.DB_MAX_OUTPUT_PORT_TYPE
b[26] <= b.DB_MAX_OUTPUT_PORT_TYPE
b[27] <= b.DB_MAX_OUTPUT_PORT_TYPE
b[28] <= b.DB_MAX_OUTPUT_PORT_TYPE
b[29] <= b.DB_MAX_OUTPUT_PORT_TYPE
b[30] <= b.DB_MAX_OUTPUT_PORT_TYPE
b[31] <= b.DB_MAX_OUTPUT_PORT_TYPE
read_a => _reg0_read_a.IN1
read_a => _reg1_read_a.IN1
read_a => _reg1_read_a.IN1
read_a => _reg2_read_a.IN1
read_a => _reg2_read_a.IN1
read_a => _reg2_read_a.IN1
read_a => _reg3_read_a.IN1
read_a => _reg3_read_a.IN1
read_a => _reg3_read_a.IN1
read_a => _reg3_read_a.IN1
read_a => a.IN1
read_b => _reg0_read_b.IN1
read_b => _reg1_read_b.IN1
read_b => _reg1_read_b.IN1
read_b => _reg2_read_b.IN1
read_b => _reg2_read_b.IN1
read_b => _reg2_read_b.IN1
read_b => _reg3_read_b.IN1
read_b => _reg3_read_b.IN1
read_b => _reg3_read_b.IN1
read_b => _reg3_read_b.IN1
read_b => b.IN1
write => _reg0_write.IN1
write => _reg1_write.IN1
write => _reg1_write.IN1
write => _reg2_write.IN1
write => _reg2_write.IN1
write => _reg2_write.IN1
write => _reg3_write.IN1
write => _reg3_write.IN1
write => _reg3_write.IN1
write => _reg3_write.IN1
clear => _reg0_clear.IN1
clear => _reg1_clear.IN1
clear => _reg2_clear.IN1
clear => _reg3_clear.IN1


|p32m1|regs32x32:regsfile|regs32x8:reg0
p_reset => reg0[0].ACLR
p_reset => reg0[1].ACLR
p_reset => reg0[2].ACLR
p_reset => reg0[3].ACLR
p_reset => reg0[4].ACLR
p_reset => reg0[5].ACLR
p_reset => reg0[6].ACLR
p_reset => reg0[7].ACLR
p_reset => reg0[8].ACLR
p_reset => reg0[9].ACLR
p_reset => reg0[10].ACLR
p_reset => reg0[11].ACLR
p_reset => reg0[12].ACLR
p_reset => reg0[13].ACLR
p_reset => reg0[14].ACLR
p_reset => reg0[15].ACLR
p_reset => reg0[16].ACLR
p_reset => reg0[17].ACLR
p_reset => reg0[18].ACLR
p_reset => reg0[19].ACLR
p_reset => reg0[20].ACLR
p_reset => reg0[21].ACLR
p_reset => reg0[22].ACLR
p_reset => reg0[23].ACLR
p_reset => reg0[24].ACLR
p_reset => reg0[25].ACLR
p_reset => reg0[26].ACLR
p_reset => reg0[27].ACLR
p_reset => reg0[28].ACLR
p_reset => reg0[29].ACLR
p_reset => reg0[30].ACLR
p_reset => reg0[31].ACLR
p_reset => reg1[0].ACLR
p_reset => reg1[1].ACLR
p_reset => reg1[2].ACLR
p_reset => reg1[3].ACLR
p_reset => reg1[4].ACLR
p_reset => reg1[5].ACLR
p_reset => reg1[6].ACLR
p_reset => reg1[7].ACLR
p_reset => reg1[8].ACLR
p_reset => reg1[9].ACLR
p_reset => reg1[10].ACLR
p_reset => reg1[11].ACLR
p_reset => reg1[12].ACLR
p_reset => reg1[13].ACLR
p_reset => reg1[14].ACLR
p_reset => reg1[15].ACLR
p_reset => reg1[16].ACLR
p_reset => reg1[17].ACLR
p_reset => reg1[18].ACLR
p_reset => reg1[19].ACLR
p_reset => reg1[20].ACLR
p_reset => reg1[21].ACLR
p_reset => reg1[22].ACLR
p_reset => reg1[23].ACLR
p_reset => reg1[24].ACLR
p_reset => reg1[25].ACLR
p_reset => reg1[26].ACLR
p_reset => reg1[27].ACLR
p_reset => reg1[28].ACLR
p_reset => reg1[29].ACLR
p_reset => reg1[30].ACLR
p_reset => reg1[31].ACLR
p_reset => reg7[0].ACLR
p_reset => reg7[1].ACLR
p_reset => reg7[2].ACLR
p_reset => reg7[3].ACLR
p_reset => reg7[4].ACLR
p_reset => reg7[5].ACLR
p_reset => reg7[6].ACLR
p_reset => reg7[7].ACLR
p_reset => reg7[8].ACLR
p_reset => reg7[9].ACLR
p_reset => reg7[10].ACLR
p_reset => reg7[11].ACLR
p_reset => reg7[12].ACLR
p_reset => reg7[13].ACLR
p_reset => reg7[14].ACLR
p_reset => reg7[15].ACLR
p_reset => reg7[16].ACLR
p_reset => reg7[17].ACLR
p_reset => reg7[18].ACLR
p_reset => reg7[19].ACLR
p_reset => reg7[20].ACLR
p_reset => reg7[21].ACLR
p_reset => reg7[22].ACLR
p_reset => reg7[23].ACLR
p_reset => reg7[24].ACLR
p_reset => reg7[25].ACLR
p_reset => reg7[26].ACLR
p_reset => reg7[27].ACLR
p_reset => reg7[28].ACLR
p_reset => reg7[29].ACLR
p_reset => reg7[30].ACLR
p_reset => reg7[31].ACLR
p_reset => reg4[0].ACLR
p_reset => reg4[1].ACLR
p_reset => reg4[2].ACLR
p_reset => reg4[3].ACLR
p_reset => reg4[4].ACLR
p_reset => reg4[5].ACLR
p_reset => reg4[6].ACLR
p_reset => reg4[7].ACLR
p_reset => reg4[8].ACLR
p_reset => reg4[9].ACLR
p_reset => reg4[10].ACLR
p_reset => reg4[11].ACLR
p_reset => reg4[12].ACLR
p_reset => reg4[13].ACLR
p_reset => reg4[14].ACLR
p_reset => reg4[15].ACLR
p_reset => reg4[16].ACLR
p_reset => reg4[17].ACLR
p_reset => reg4[18].ACLR
p_reset => reg4[19].ACLR
p_reset => reg4[20].ACLR
p_reset => reg4[21].ACLR
p_reset => reg4[22].ACLR
p_reset => reg4[23].ACLR
p_reset => reg4[24].ACLR
p_reset => reg4[25].ACLR
p_reset => reg4[26].ACLR
p_reset => reg4[27].ACLR
p_reset => reg4[28].ACLR
p_reset => reg4[29].ACLR
p_reset => reg4[30].ACLR
p_reset => reg4[31].ACLR
p_reset => reg5[0].ACLR
p_reset => reg5[1].ACLR
p_reset => reg5[2].ACLR
p_reset => reg5[3].ACLR
p_reset => reg5[4].ACLR
p_reset => reg5[5].ACLR
p_reset => reg5[6].ACLR
p_reset => reg5[7].ACLR
p_reset => reg5[8].ACLR
p_reset => reg5[9].ACLR
p_reset => reg5[10].ACLR
p_reset => reg5[11].ACLR
p_reset => reg5[12].ACLR
p_reset => reg5[13].ACLR
p_reset => reg5[14].ACLR
p_reset => reg5[15].ACLR
p_reset => reg5[16].ACLR
p_reset => reg5[17].ACLR
p_reset => reg5[18].ACLR
p_reset => reg5[19].ACLR
p_reset => reg5[20].ACLR
p_reset => reg5[21].ACLR
p_reset => reg5[22].ACLR
p_reset => reg5[23].ACLR
p_reset => reg5[24].ACLR
p_reset => reg5[25].ACLR
p_reset => reg5[26].ACLR
p_reset => reg5[27].ACLR
p_reset => reg5[28].ACLR
p_reset => reg5[29].ACLR
p_reset => reg5[30].ACLR
p_reset => reg5[31].ACLR
p_reset => reg2[0].ACLR
p_reset => reg2[1].ACLR
p_reset => reg2[2].ACLR
p_reset => reg2[3].ACLR
p_reset => reg2[4].ACLR
p_reset => reg2[5].ACLR
p_reset => reg2[6].ACLR
p_reset => reg2[7].ACLR
p_reset => reg2[8].ACLR
p_reset => reg2[9].ACLR
p_reset => reg2[10].ACLR
p_reset => reg2[11].ACLR
p_reset => reg2[12].ACLR
p_reset => reg2[13].ACLR
p_reset => reg2[14].ACLR
p_reset => reg2[15].ACLR
p_reset => reg2[16].ACLR
p_reset => reg2[17].ACLR
p_reset => reg2[18].ACLR
p_reset => reg2[19].ACLR
p_reset => reg2[20].ACLR
p_reset => reg2[21].ACLR
p_reset => reg2[22].ACLR
p_reset => reg2[23].ACLR
p_reset => reg2[24].ACLR
p_reset => reg2[25].ACLR
p_reset => reg2[26].ACLR
p_reset => reg2[27].ACLR
p_reset => reg2[28].ACLR
p_reset => reg2[29].ACLR
p_reset => reg2[30].ACLR
p_reset => reg2[31].ACLR
p_reset => reg6[0].ACLR
p_reset => reg6[1].ACLR
p_reset => reg6[2].ACLR
p_reset => reg6[3].ACLR
p_reset => reg6[4].ACLR
p_reset => reg6[5].ACLR
p_reset => reg6[6].ACLR
p_reset => reg6[7].ACLR
p_reset => reg6[8].ACLR
p_reset => reg6[9].ACLR
p_reset => reg6[10].ACLR
p_reset => reg6[11].ACLR
p_reset => reg6[12].ACLR
p_reset => reg6[13].ACLR
p_reset => reg6[14].ACLR
p_reset => reg6[15].ACLR
p_reset => reg6[16].ACLR
p_reset => reg6[17].ACLR
p_reset => reg6[18].ACLR
p_reset => reg6[19].ACLR
p_reset => reg6[20].ACLR
p_reset => reg6[21].ACLR
p_reset => reg6[22].ACLR
p_reset => reg6[23].ACLR
p_reset => reg6[24].ACLR
p_reset => reg6[25].ACLR
p_reset => reg6[26].ACLR
p_reset => reg6[27].ACLR
p_reset => reg6[28].ACLR
p_reset => reg6[29].ACLR
p_reset => reg6[30].ACLR
p_reset => reg6[31].ACLR
p_reset => reg3[0].ACLR
p_reset => reg3[1].ACLR
p_reset => reg3[2].ACLR
p_reset => reg3[3].ACLR
p_reset => reg3[4].ACLR
p_reset => reg3[5].ACLR
p_reset => reg3[6].ACLR
p_reset => reg3[7].ACLR
p_reset => reg3[8].ACLR
p_reset => reg3[9].ACLR
p_reset => reg3[10].ACLR
p_reset => reg3[11].ACLR
p_reset => reg3[12].ACLR
p_reset => reg3[13].ACLR
p_reset => reg3[14].ACLR
p_reset => reg3[15].ACLR
p_reset => reg3[16].ACLR
p_reset => reg3[17].ACLR
p_reset => reg3[18].ACLR
p_reset => reg3[19].ACLR
p_reset => reg3[20].ACLR
p_reset => reg3[21].ACLR
p_reset => reg3[22].ACLR
p_reset => reg3[23].ACLR
p_reset => reg3[24].ACLR
p_reset => reg3[25].ACLR
p_reset => reg3[26].ACLR
p_reset => reg3[27].ACLR
p_reset => reg3[28].ACLR
p_reset => reg3[29].ACLR
p_reset => reg3[30].ACLR
p_reset => reg3[31].ACLR
m_clock => reg0[0].CLK
m_clock => reg0[1].CLK
m_clock => reg0[2].CLK
m_clock => reg0[3].CLK
m_clock => reg0[4].CLK
m_clock => reg0[5].CLK
m_clock => reg0[6].CLK
m_clock => reg0[7].CLK
m_clock => reg0[8].CLK
m_clock => reg0[9].CLK
m_clock => reg0[10].CLK
m_clock => reg0[11].CLK
m_clock => reg0[12].CLK
m_clock => reg0[13].CLK
m_clock => reg0[14].CLK
m_clock => reg0[15].CLK
m_clock => reg0[16].CLK
m_clock => reg0[17].CLK
m_clock => reg0[18].CLK
m_clock => reg0[19].CLK
m_clock => reg0[20].CLK
m_clock => reg0[21].CLK
m_clock => reg0[22].CLK
m_clock => reg0[23].CLK
m_clock => reg0[24].CLK
m_clock => reg0[25].CLK
m_clock => reg0[26].CLK
m_clock => reg0[27].CLK
m_clock => reg0[28].CLK
m_clock => reg0[29].CLK
m_clock => reg0[30].CLK
m_clock => reg0[31].CLK
m_clock => reg1[0].CLK
m_clock => reg1[1].CLK
m_clock => reg1[2].CLK
m_clock => reg1[3].CLK
m_clock => reg1[4].CLK
m_clock => reg1[5].CLK
m_clock => reg1[6].CLK
m_clock => reg1[7].CLK
m_clock => reg1[8].CLK
m_clock => reg1[9].CLK
m_clock => reg1[10].CLK
m_clock => reg1[11].CLK
m_clock => reg1[12].CLK
m_clock => reg1[13].CLK
m_clock => reg1[14].CLK
m_clock => reg1[15].CLK
m_clock => reg1[16].CLK
m_clock => reg1[17].CLK
m_clock => reg1[18].CLK
m_clock => reg1[19].CLK
m_clock => reg1[20].CLK
m_clock => reg1[21].CLK
m_clock => reg1[22].CLK
m_clock => reg1[23].CLK
m_clock => reg1[24].CLK
m_clock => reg1[25].CLK
m_clock => reg1[26].CLK
m_clock => reg1[27].CLK
m_clock => reg1[28].CLK
m_clock => reg1[29].CLK
m_clock => reg1[30].CLK
m_clock => reg1[31].CLK
m_clock => reg7[0].CLK
m_clock => reg7[1].CLK
m_clock => reg7[2].CLK
m_clock => reg7[3].CLK
m_clock => reg7[4].CLK
m_clock => reg7[5].CLK
m_clock => reg7[6].CLK
m_clock => reg7[7].CLK
m_clock => reg7[8].CLK
m_clock => reg7[9].CLK
m_clock => reg7[10].CLK
m_clock => reg7[11].CLK
m_clock => reg7[12].CLK
m_clock => reg7[13].CLK
m_clock => reg7[14].CLK
m_clock => reg7[15].CLK
m_clock => reg7[16].CLK
m_clock => reg7[17].CLK
m_clock => reg7[18].CLK
m_clock => reg7[19].CLK
m_clock => reg7[20].CLK
m_clock => reg7[21].CLK
m_clock => reg7[22].CLK
m_clock => reg7[23].CLK
m_clock => reg7[24].CLK
m_clock => reg7[25].CLK
m_clock => reg7[26].CLK
m_clock => reg7[27].CLK
m_clock => reg7[28].CLK
m_clock => reg7[29].CLK
m_clock => reg7[30].CLK
m_clock => reg7[31].CLK
m_clock => reg4[0].CLK
m_clock => reg4[1].CLK
m_clock => reg4[2].CLK
m_clock => reg4[3].CLK
m_clock => reg4[4].CLK
m_clock => reg4[5].CLK
m_clock => reg4[6].CLK
m_clock => reg4[7].CLK
m_clock => reg4[8].CLK
m_clock => reg4[9].CLK
m_clock => reg4[10].CLK
m_clock => reg4[11].CLK
m_clock => reg4[12].CLK
m_clock => reg4[13].CLK
m_clock => reg4[14].CLK
m_clock => reg4[15].CLK
m_clock => reg4[16].CLK
m_clock => reg4[17].CLK
m_clock => reg4[18].CLK
m_clock => reg4[19].CLK
m_clock => reg4[20].CLK
m_clock => reg4[21].CLK
m_clock => reg4[22].CLK
m_clock => reg4[23].CLK
m_clock => reg4[24].CLK
m_clock => reg4[25].CLK
m_clock => reg4[26].CLK
m_clock => reg4[27].CLK
m_clock => reg4[28].CLK
m_clock => reg4[29].CLK
m_clock => reg4[30].CLK
m_clock => reg4[31].CLK
m_clock => reg5[0].CLK
m_clock => reg5[1].CLK
m_clock => reg5[2].CLK
m_clock => reg5[3].CLK
m_clock => reg5[4].CLK
m_clock => reg5[5].CLK
m_clock => reg5[6].CLK
m_clock => reg5[7].CLK
m_clock => reg5[8].CLK
m_clock => reg5[9].CLK
m_clock => reg5[10].CLK
m_clock => reg5[11].CLK
m_clock => reg5[12].CLK
m_clock => reg5[13].CLK
m_clock => reg5[14].CLK
m_clock => reg5[15].CLK
m_clock => reg5[16].CLK
m_clock => reg5[17].CLK
m_clock => reg5[18].CLK
m_clock => reg5[19].CLK
m_clock => reg5[20].CLK
m_clock => reg5[21].CLK
m_clock => reg5[22].CLK
m_clock => reg5[23].CLK
m_clock => reg5[24].CLK
m_clock => reg5[25].CLK
m_clock => reg5[26].CLK
m_clock => reg5[27].CLK
m_clock => reg5[28].CLK
m_clock => reg5[29].CLK
m_clock => reg5[30].CLK
m_clock => reg5[31].CLK
m_clock => reg2[0].CLK
m_clock => reg2[1].CLK
m_clock => reg2[2].CLK
m_clock => reg2[3].CLK
m_clock => reg2[4].CLK
m_clock => reg2[5].CLK
m_clock => reg2[6].CLK
m_clock => reg2[7].CLK
m_clock => reg2[8].CLK
m_clock => reg2[9].CLK
m_clock => reg2[10].CLK
m_clock => reg2[11].CLK
m_clock => reg2[12].CLK
m_clock => reg2[13].CLK
m_clock => reg2[14].CLK
m_clock => reg2[15].CLK
m_clock => reg2[16].CLK
m_clock => reg2[17].CLK
m_clock => reg2[18].CLK
m_clock => reg2[19].CLK
m_clock => reg2[20].CLK
m_clock => reg2[21].CLK
m_clock => reg2[22].CLK
m_clock => reg2[23].CLK
m_clock => reg2[24].CLK
m_clock => reg2[25].CLK
m_clock => reg2[26].CLK
m_clock => reg2[27].CLK
m_clock => reg2[28].CLK
m_clock => reg2[29].CLK
m_clock => reg2[30].CLK
m_clock => reg2[31].CLK
m_clock => reg6[0].CLK
m_clock => reg6[1].CLK
m_clock => reg6[2].CLK
m_clock => reg6[3].CLK
m_clock => reg6[4].CLK
m_clock => reg6[5].CLK
m_clock => reg6[6].CLK
m_clock => reg6[7].CLK
m_clock => reg6[8].CLK
m_clock => reg6[9].CLK
m_clock => reg6[10].CLK
m_clock => reg6[11].CLK
m_clock => reg6[12].CLK
m_clock => reg6[13].CLK
m_clock => reg6[14].CLK
m_clock => reg6[15].CLK
m_clock => reg6[16].CLK
m_clock => reg6[17].CLK
m_clock => reg6[18].CLK
m_clock => reg6[19].CLK
m_clock => reg6[20].CLK
m_clock => reg6[21].CLK
m_clock => reg6[22].CLK
m_clock => reg6[23].CLK
m_clock => reg6[24].CLK
m_clock => reg6[25].CLK
m_clock => reg6[26].CLK
m_clock => reg6[27].CLK
m_clock => reg6[28].CLK
m_clock => reg6[29].CLK
m_clock => reg6[30].CLK
m_clock => reg6[31].CLK
m_clock => reg3[0].CLK
m_clock => reg3[1].CLK
m_clock => reg3[2].CLK
m_clock => reg3[3].CLK
m_clock => reg3[4].CLK
m_clock => reg3[5].CLK
m_clock => reg3[6].CLK
m_clock => reg3[7].CLK
m_clock => reg3[8].CLK
m_clock => reg3[9].CLK
m_clock => reg3[10].CLK
m_clock => reg3[11].CLK
m_clock => reg3[12].CLK
m_clock => reg3[13].CLK
m_clock => reg3[14].CLK
m_clock => reg3[15].CLK
m_clock => reg3[16].CLK
m_clock => reg3[17].CLK
m_clock => reg3[18].CLK
m_clock => reg3[19].CLK
m_clock => reg3[20].CLK
m_clock => reg3[21].CLK
m_clock => reg3[22].CLK
m_clock => reg3[23].CLK
m_clock => reg3[24].CLK
m_clock => reg3[25].CLK
m_clock => reg3[26].CLK
m_clock => reg3[27].CLK
m_clock => reg3[28].CLK
m_clock => reg3[29].CLK
m_clock => reg3[30].CLK
m_clock => reg3[31].CLK
in[0] => reg3.DATAB
in[0] => reg6.DATAB
in[0] => reg2.DATAB
in[0] => reg5.DATAB
in[0] => reg4.DATAB
in[0] => reg7.DATAB
in[0] => reg1.DATAB
in[0] => reg0.DATAB
in[1] => reg3.DATAB
in[1] => reg6.DATAB
in[1] => reg2.DATAB
in[1] => reg5.DATAB
in[1] => reg4.DATAB
in[1] => reg7.DATAB
in[1] => reg1.DATAB
in[1] => reg0.DATAB
in[2] => reg3.DATAB
in[2] => reg6.DATAB
in[2] => reg2.DATAB
in[2] => reg5.DATAB
in[2] => reg4.DATAB
in[2] => reg7.DATAB
in[2] => reg1.DATAB
in[2] => reg0.DATAB
in[3] => reg3.DATAB
in[3] => reg6.DATAB
in[3] => reg2.DATAB
in[3] => reg5.DATAB
in[3] => reg4.DATAB
in[3] => reg7.DATAB
in[3] => reg1.DATAB
in[3] => reg0.DATAB
in[4] => reg3.DATAB
in[4] => reg6.DATAB
in[4] => reg2.DATAB
in[4] => reg5.DATAB
in[4] => reg4.DATAB
in[4] => reg7.DATAB
in[4] => reg1.DATAB
in[4] => reg0.DATAB
in[5] => reg3.DATAB
in[5] => reg6.DATAB
in[5] => reg2.DATAB
in[5] => reg5.DATAB
in[5] => reg4.DATAB
in[5] => reg7.DATAB
in[5] => reg1.DATAB
in[5] => reg0.DATAB
in[6] => reg3.DATAB
in[6] => reg6.DATAB
in[6] => reg2.DATAB
in[6] => reg5.DATAB
in[6] => reg4.DATAB
in[6] => reg7.DATAB
in[6] => reg1.DATAB
in[6] => reg0.DATAB
in[7] => reg3.DATAB
in[7] => reg6.DATAB
in[7] => reg2.DATAB
in[7] => reg5.DATAB
in[7] => reg4.DATAB
in[7] => reg7.DATAB
in[7] => reg1.DATAB
in[7] => reg0.DATAB
in[8] => reg3.DATAB
in[8] => reg6.DATAB
in[8] => reg2.DATAB
in[8] => reg5.DATAB
in[8] => reg4.DATAB
in[8] => reg7.DATAB
in[8] => reg1.DATAB
in[8] => reg0.DATAB
in[9] => reg3.DATAB
in[9] => reg6.DATAB
in[9] => reg2.DATAB
in[9] => reg5.DATAB
in[9] => reg4.DATAB
in[9] => reg7.DATAB
in[9] => reg1.DATAB
in[9] => reg0.DATAB
in[10] => reg3.DATAB
in[10] => reg6.DATAB
in[10] => reg2.DATAB
in[10] => reg5.DATAB
in[10] => reg4.DATAB
in[10] => reg7.DATAB
in[10] => reg1.DATAB
in[10] => reg0.DATAB
in[11] => reg3.DATAB
in[11] => reg6.DATAB
in[11] => reg2.DATAB
in[11] => reg5.DATAB
in[11] => reg4.DATAB
in[11] => reg7.DATAB
in[11] => reg1.DATAB
in[11] => reg0.DATAB
in[12] => reg3.DATAB
in[12] => reg6.DATAB
in[12] => reg2.DATAB
in[12] => reg5.DATAB
in[12] => reg4.DATAB
in[12] => reg7.DATAB
in[12] => reg1.DATAB
in[12] => reg0.DATAB
in[13] => reg3.DATAB
in[13] => reg6.DATAB
in[13] => reg2.DATAB
in[13] => reg5.DATAB
in[13] => reg4.DATAB
in[13] => reg7.DATAB
in[13] => reg1.DATAB
in[13] => reg0.DATAB
in[14] => reg3.DATAB
in[14] => reg6.DATAB
in[14] => reg2.DATAB
in[14] => reg5.DATAB
in[14] => reg4.DATAB
in[14] => reg7.DATAB
in[14] => reg1.DATAB
in[14] => reg0.DATAB
in[15] => reg3.DATAB
in[15] => reg6.DATAB
in[15] => reg2.DATAB
in[15] => reg5.DATAB
in[15] => reg4.DATAB
in[15] => reg7.DATAB
in[15] => reg1.DATAB
in[15] => reg0.DATAB
in[16] => reg3.DATAB
in[16] => reg6.DATAB
in[16] => reg2.DATAB
in[16] => reg5.DATAB
in[16] => reg4.DATAB
in[16] => reg7.DATAB
in[16] => reg1.DATAB
in[16] => reg0.DATAB
in[17] => reg3.DATAB
in[17] => reg6.DATAB
in[17] => reg2.DATAB
in[17] => reg5.DATAB
in[17] => reg4.DATAB
in[17] => reg7.DATAB
in[17] => reg1.DATAB
in[17] => reg0.DATAB
in[18] => reg3.DATAB
in[18] => reg6.DATAB
in[18] => reg2.DATAB
in[18] => reg5.DATAB
in[18] => reg4.DATAB
in[18] => reg7.DATAB
in[18] => reg1.DATAB
in[18] => reg0.DATAB
in[19] => reg3.DATAB
in[19] => reg6.DATAB
in[19] => reg2.DATAB
in[19] => reg5.DATAB
in[19] => reg4.DATAB
in[19] => reg7.DATAB
in[19] => reg1.DATAB
in[19] => reg0.DATAB
in[20] => reg3.DATAB
in[20] => reg6.DATAB
in[20] => reg2.DATAB
in[20] => reg5.DATAB
in[20] => reg4.DATAB
in[20] => reg7.DATAB
in[20] => reg1.DATAB
in[20] => reg0.DATAB
in[21] => reg3.DATAB
in[21] => reg6.DATAB
in[21] => reg2.DATAB
in[21] => reg5.DATAB
in[21] => reg4.DATAB
in[21] => reg7.DATAB
in[21] => reg1.DATAB
in[21] => reg0.DATAB
in[22] => reg3.DATAB
in[22] => reg6.DATAB
in[22] => reg2.DATAB
in[22] => reg5.DATAB
in[22] => reg4.DATAB
in[22] => reg7.DATAB
in[22] => reg1.DATAB
in[22] => reg0.DATAB
in[23] => reg3.DATAB
in[23] => reg6.DATAB
in[23] => reg2.DATAB
in[23] => reg5.DATAB
in[23] => reg4.DATAB
in[23] => reg7.DATAB
in[23] => reg1.DATAB
in[23] => reg0.DATAB
in[24] => reg3.DATAB
in[24] => reg6.DATAB
in[24] => reg2.DATAB
in[24] => reg5.DATAB
in[24] => reg4.DATAB
in[24] => reg7.DATAB
in[24] => reg1.DATAB
in[24] => reg0.DATAB
in[25] => reg3.DATAB
in[25] => reg6.DATAB
in[25] => reg2.DATAB
in[25] => reg5.DATAB
in[25] => reg4.DATAB
in[25] => reg7.DATAB
in[25] => reg1.DATAB
in[25] => reg0.DATAB
in[26] => reg3.DATAB
in[26] => reg6.DATAB
in[26] => reg2.DATAB
in[26] => reg5.DATAB
in[26] => reg4.DATAB
in[26] => reg7.DATAB
in[26] => reg1.DATAB
in[26] => reg0.DATAB
in[27] => reg3.DATAB
in[27] => reg6.DATAB
in[27] => reg2.DATAB
in[27] => reg5.DATAB
in[27] => reg4.DATAB
in[27] => reg7.DATAB
in[27] => reg1.DATAB
in[27] => reg0.DATAB
in[28] => reg3.DATAB
in[28] => reg6.DATAB
in[28] => reg2.DATAB
in[28] => reg5.DATAB
in[28] => reg4.DATAB
in[28] => reg7.DATAB
in[28] => reg1.DATAB
in[28] => reg0.DATAB
in[29] => reg3.DATAB
in[29] => reg6.DATAB
in[29] => reg2.DATAB
in[29] => reg5.DATAB
in[29] => reg4.DATAB
in[29] => reg7.DATAB
in[29] => reg1.DATAB
in[29] => reg0.DATAB
in[30] => reg3.DATAB
in[30] => reg6.DATAB
in[30] => reg2.DATAB
in[30] => reg5.DATAB
in[30] => reg4.DATAB
in[30] => reg7.DATAB
in[30] => reg1.DATAB
in[30] => reg0.DATAB
in[31] => reg3.DATAB
in[31] => reg6.DATAB
in[31] => reg2.DATAB
in[31] => reg5.DATAB
in[31] => reg4.DATAB
in[31] => reg7.DATAB
in[31] => reg1.DATAB
in[31] => reg0.DATAB
in_addr[0] => Equal9.IN2
in_addr[0] => Equal10.IN0
in_addr[0] => Equal11.IN2
in_addr[0] => Equal12.IN1
in_addr[0] => Equal13.IN2
in_addr[0] => Equal14.IN1
in_addr[0] => Equal15.IN2
in_addr[0] => Equal16.IN2
in_addr[1] => Equal9.IN1
in_addr[1] => Equal10.IN2
in_addr[1] => Equal11.IN0
in_addr[1] => Equal12.IN0
in_addr[1] => Equal13.IN1
in_addr[1] => Equal14.IN2
in_addr[1] => Equal15.IN1
in_addr[1] => Equal16.IN1
in_addr[2] => Equal9.IN0
in_addr[2] => Equal10.IN1
in_addr[2] => Equal11.IN1
in_addr[2] => Equal12.IN2
in_addr[2] => Equal13.IN0
in_addr[2] => Equal14.IN0
in_addr[2] => Equal15.IN0
in_addr[2] => Equal16.IN0
a_addr[0] => Equal8.IN2
a_addr[0] => Equal17.IN0
a_addr[0] => Equal18.IN2
a_addr[0] => Equal19.IN1
a_addr[0] => Equal20.IN2
a_addr[0] => Equal21.IN1
a_addr[0] => Equal22.IN2
a_addr[0] => Equal23.IN2
a_addr[1] => Equal8.IN1
a_addr[1] => Equal17.IN2
a_addr[1] => Equal18.IN0
a_addr[1] => Equal19.IN0
a_addr[1] => Equal20.IN1
a_addr[1] => Equal21.IN2
a_addr[1] => Equal22.IN1
a_addr[1] => Equal23.IN1
a_addr[2] => Equal8.IN0
a_addr[2] => Equal17.IN1
a_addr[2] => Equal18.IN1
a_addr[2] => Equal19.IN2
a_addr[2] => Equal20.IN0
a_addr[2] => Equal21.IN0
a_addr[2] => Equal22.IN0
a_addr[2] => Equal23.IN0
b_addr[0] => Equal0.IN2
b_addr[0] => Equal1.IN0
b_addr[0] => Equal2.IN2
b_addr[0] => Equal3.IN1
b_addr[0] => Equal4.IN2
b_addr[0] => Equal5.IN1
b_addr[0] => Equal6.IN2
b_addr[0] => Equal7.IN2
b_addr[1] => Equal0.IN1
b_addr[1] => Equal1.IN2
b_addr[1] => Equal2.IN0
b_addr[1] => Equal3.IN0
b_addr[1] => Equal4.IN1
b_addr[1] => Equal5.IN2
b_addr[1] => Equal6.IN1
b_addr[1] => Equal7.IN1
b_addr[2] => Equal0.IN0
b_addr[2] => Equal1.IN1
b_addr[2] => Equal2.IN1
b_addr[2] => Equal3.IN2
b_addr[2] => Equal4.IN0
b_addr[2] => Equal5.IN0
b_addr[2] => Equal6.IN0
b_addr[2] => Equal7.IN0
a[0] <= __net1.DB_MAX_OUTPUT_PORT_TYPE
a[1] <= __net1.DB_MAX_OUTPUT_PORT_TYPE
a[2] <= __net1.DB_MAX_OUTPUT_PORT_TYPE
a[3] <= __net1.DB_MAX_OUTPUT_PORT_TYPE
a[4] <= __net1.DB_MAX_OUTPUT_PORT_TYPE
a[5] <= __net1.DB_MAX_OUTPUT_PORT_TYPE
a[6] <= __net1.DB_MAX_OUTPUT_PORT_TYPE
a[7] <= __net1.DB_MAX_OUTPUT_PORT_TYPE
a[8] <= __net1.DB_MAX_OUTPUT_PORT_TYPE
a[9] <= __net1.DB_MAX_OUTPUT_PORT_TYPE
a[10] <= __net1.DB_MAX_OUTPUT_PORT_TYPE
a[11] <= __net1.DB_MAX_OUTPUT_PORT_TYPE
a[12] <= __net1.DB_MAX_OUTPUT_PORT_TYPE
a[13] <= __net1.DB_MAX_OUTPUT_PORT_TYPE
a[14] <= __net1.DB_MAX_OUTPUT_PORT_TYPE
a[15] <= __net1.DB_MAX_OUTPUT_PORT_TYPE
a[16] <= __net1.DB_MAX_OUTPUT_PORT_TYPE
a[17] <= __net1.DB_MAX_OUTPUT_PORT_TYPE
a[18] <= __net1.DB_MAX_OUTPUT_PORT_TYPE
a[19] <= __net1.DB_MAX_OUTPUT_PORT_TYPE
a[20] <= __net1.DB_MAX_OUTPUT_PORT_TYPE
a[21] <= __net1.DB_MAX_OUTPUT_PORT_TYPE
a[22] <= __net1.DB_MAX_OUTPUT_PORT_TYPE
a[23] <= __net1.DB_MAX_OUTPUT_PORT_TYPE
a[24] <= __net1.DB_MAX_OUTPUT_PORT_TYPE
a[25] <= __net1.DB_MAX_OUTPUT_PORT_TYPE
a[26] <= __net1.DB_MAX_OUTPUT_PORT_TYPE
a[27] <= __net1.DB_MAX_OUTPUT_PORT_TYPE
a[28] <= __net1.DB_MAX_OUTPUT_PORT_TYPE
a[29] <= __net1.DB_MAX_OUTPUT_PORT_TYPE
a[30] <= __net1.DB_MAX_OUTPUT_PORT_TYPE
a[31] <= __net1.DB_MAX_OUTPUT_PORT_TYPE
b[0] <= __net11.DB_MAX_OUTPUT_PORT_TYPE
b[1] <= __net11.DB_MAX_OUTPUT_PORT_TYPE
b[2] <= __net11.DB_MAX_OUTPUT_PORT_TYPE
b[3] <= __net11.DB_MAX_OUTPUT_PORT_TYPE
b[4] <= __net11.DB_MAX_OUTPUT_PORT_TYPE
b[5] <= __net11.DB_MAX_OUTPUT_PORT_TYPE
b[6] <= __net11.DB_MAX_OUTPUT_PORT_TYPE
b[7] <= __net11.DB_MAX_OUTPUT_PORT_TYPE
b[8] <= __net11.DB_MAX_OUTPUT_PORT_TYPE
b[9] <= __net11.DB_MAX_OUTPUT_PORT_TYPE
b[10] <= __net11.DB_MAX_OUTPUT_PORT_TYPE
b[11] <= __net11.DB_MAX_OUTPUT_PORT_TYPE
b[12] <= __net11.DB_MAX_OUTPUT_PORT_TYPE
b[13] <= __net11.DB_MAX_OUTPUT_PORT_TYPE
b[14] <= __net11.DB_MAX_OUTPUT_PORT_TYPE
b[15] <= __net11.DB_MAX_OUTPUT_PORT_TYPE
b[16] <= __net11.DB_MAX_OUTPUT_PORT_TYPE
b[17] <= __net11.DB_MAX_OUTPUT_PORT_TYPE
b[18] <= __net11.DB_MAX_OUTPUT_PORT_TYPE
b[19] <= __net11.DB_MAX_OUTPUT_PORT_TYPE
b[20] <= __net11.DB_MAX_OUTPUT_PORT_TYPE
b[21] <= __net11.DB_MAX_OUTPUT_PORT_TYPE
b[22] <= __net11.DB_MAX_OUTPUT_PORT_TYPE
b[23] <= __net11.DB_MAX_OUTPUT_PORT_TYPE
b[24] <= __net11.DB_MAX_OUTPUT_PORT_TYPE
b[25] <= __net11.DB_MAX_OUTPUT_PORT_TYPE
b[26] <= __net11.DB_MAX_OUTPUT_PORT_TYPE
b[27] <= __net11.DB_MAX_OUTPUT_PORT_TYPE
b[28] <= __net11.DB_MAX_OUTPUT_PORT_TYPE
b[29] <= __net11.DB_MAX_OUTPUT_PORT_TYPE
b[30] <= __net11.DB_MAX_OUTPUT_PORT_TYPE
b[31] <= __net11.DB_MAX_OUTPUT_PORT_TYPE
read_a => __net1.IN1
read_a => __net1.IN1
read_a => __net1.IN1
read_a => __net1.IN1
read_a => __net1.IN1
read_a => __net1.IN1
read_a => __net1.IN1
read_a => __net1.IN1
read_b => __net11.IN1
read_b => __net11.IN1
read_b => __net11.IN1
read_b => __net11.IN1
read_b => __net11.IN1
read_b => __net11.IN1
read_b => __net11.IN1
read_b => __net11.IN1
write => always0.IN1
write => always0.IN1
write => always0.IN1
write => always1.IN1
write => always1.IN1
write => always1.IN1
write => always5.IN1
write => always7.IN1
clear => reg3.OUTPUTSELECT
clear => reg3.OUTPUTSELECT
clear => reg3.OUTPUTSELECT
clear => reg3.OUTPUTSELECT
clear => reg3.OUTPUTSELECT
clear => reg3.OUTPUTSELECT
clear => reg3.OUTPUTSELECT
clear => reg3.OUTPUTSELECT
clear => reg3.OUTPUTSELECT
clear => reg3.OUTPUTSELECT
clear => reg3.OUTPUTSELECT
clear => reg3.OUTPUTSELECT
clear => reg3.OUTPUTSELECT
clear => reg3.OUTPUTSELECT
clear => reg3.OUTPUTSELECT
clear => reg3.OUTPUTSELECT
clear => reg3.OUTPUTSELECT
clear => reg3.OUTPUTSELECT
clear => reg3.OUTPUTSELECT
clear => reg3.OUTPUTSELECT
clear => reg3.OUTPUTSELECT
clear => reg3.OUTPUTSELECT
clear => reg3.OUTPUTSELECT
clear => reg3.OUTPUTSELECT
clear => reg3.OUTPUTSELECT
clear => reg3.OUTPUTSELECT
clear => reg3.OUTPUTSELECT
clear => reg3.OUTPUTSELECT
clear => reg3.OUTPUTSELECT
clear => reg3.OUTPUTSELECT
clear => reg3.OUTPUTSELECT
clear => reg3.OUTPUTSELECT
clear => reg6.OUTPUTSELECT
clear => reg6.OUTPUTSELECT
clear => reg6.OUTPUTSELECT
clear => reg6.OUTPUTSELECT
clear => reg6.OUTPUTSELECT
clear => reg6.OUTPUTSELECT
clear => reg6.OUTPUTSELECT
clear => reg6.OUTPUTSELECT
clear => reg6.OUTPUTSELECT
clear => reg6.OUTPUTSELECT
clear => reg6.OUTPUTSELECT
clear => reg6.OUTPUTSELECT
clear => reg6.OUTPUTSELECT
clear => reg6.OUTPUTSELECT
clear => reg6.OUTPUTSELECT
clear => reg6.OUTPUTSELECT
clear => reg6.OUTPUTSELECT
clear => reg6.OUTPUTSELECT
clear => reg6.OUTPUTSELECT
clear => reg6.OUTPUTSELECT
clear => reg6.OUTPUTSELECT
clear => reg6.OUTPUTSELECT
clear => reg6.OUTPUTSELECT
clear => reg6.OUTPUTSELECT
clear => reg6.OUTPUTSELECT
clear => reg6.OUTPUTSELECT
clear => reg6.OUTPUTSELECT
clear => reg6.OUTPUTSELECT
clear => reg6.OUTPUTSELECT
clear => reg6.OUTPUTSELECT
clear => reg6.OUTPUTSELECT
clear => reg6.OUTPUTSELECT
clear => reg2.OUTPUTSELECT
clear => reg2.OUTPUTSELECT
clear => reg2.OUTPUTSELECT
clear => reg2.OUTPUTSELECT
clear => reg2.OUTPUTSELECT
clear => reg2.OUTPUTSELECT
clear => reg2.OUTPUTSELECT
clear => reg2.OUTPUTSELECT
clear => reg2.OUTPUTSELECT
clear => reg2.OUTPUTSELECT
clear => reg2.OUTPUTSELECT
clear => reg2.OUTPUTSELECT
clear => reg2.OUTPUTSELECT
clear => reg2.OUTPUTSELECT
clear => reg2.OUTPUTSELECT
clear => reg2.OUTPUTSELECT
clear => reg2.OUTPUTSELECT
clear => reg2.OUTPUTSELECT
clear => reg2.OUTPUTSELECT
clear => reg2.OUTPUTSELECT
clear => reg2.OUTPUTSELECT
clear => reg2.OUTPUTSELECT
clear => reg2.OUTPUTSELECT
clear => reg2.OUTPUTSELECT
clear => reg2.OUTPUTSELECT
clear => reg2.OUTPUTSELECT
clear => reg2.OUTPUTSELECT
clear => reg2.OUTPUTSELECT
clear => reg2.OUTPUTSELECT
clear => reg2.OUTPUTSELECT
clear => reg2.OUTPUTSELECT
clear => reg2.OUTPUTSELECT
clear => reg5.OUTPUTSELECT
clear => reg5.OUTPUTSELECT
clear => reg5.OUTPUTSELECT
clear => reg5.OUTPUTSELECT
clear => reg5.OUTPUTSELECT
clear => reg5.OUTPUTSELECT
clear => reg5.OUTPUTSELECT
clear => reg5.OUTPUTSELECT
clear => reg5.OUTPUTSELECT
clear => reg5.OUTPUTSELECT
clear => reg5.OUTPUTSELECT
clear => reg5.OUTPUTSELECT
clear => reg5.OUTPUTSELECT
clear => reg5.OUTPUTSELECT
clear => reg5.OUTPUTSELECT
clear => reg5.OUTPUTSELECT
clear => reg5.OUTPUTSELECT
clear => reg5.OUTPUTSELECT
clear => reg5.OUTPUTSELECT
clear => reg5.OUTPUTSELECT
clear => reg5.OUTPUTSELECT
clear => reg5.OUTPUTSELECT
clear => reg5.OUTPUTSELECT
clear => reg5.OUTPUTSELECT
clear => reg5.OUTPUTSELECT
clear => reg5.OUTPUTSELECT
clear => reg5.OUTPUTSELECT
clear => reg5.OUTPUTSELECT
clear => reg5.OUTPUTSELECT
clear => reg5.OUTPUTSELECT
clear => reg5.OUTPUTSELECT
clear => reg5.OUTPUTSELECT
clear => reg4.OUTPUTSELECT
clear => reg4.OUTPUTSELECT
clear => reg4.OUTPUTSELECT
clear => reg4.OUTPUTSELECT
clear => reg4.OUTPUTSELECT
clear => reg4.OUTPUTSELECT
clear => reg4.OUTPUTSELECT
clear => reg4.OUTPUTSELECT
clear => reg4.OUTPUTSELECT
clear => reg4.OUTPUTSELECT
clear => reg4.OUTPUTSELECT
clear => reg4.OUTPUTSELECT
clear => reg4.OUTPUTSELECT
clear => reg4.OUTPUTSELECT
clear => reg4.OUTPUTSELECT
clear => reg4.OUTPUTSELECT
clear => reg4.OUTPUTSELECT
clear => reg4.OUTPUTSELECT
clear => reg4.OUTPUTSELECT
clear => reg4.OUTPUTSELECT
clear => reg4.OUTPUTSELECT
clear => reg4.OUTPUTSELECT
clear => reg4.OUTPUTSELECT
clear => reg4.OUTPUTSELECT
clear => reg4.OUTPUTSELECT
clear => reg4.OUTPUTSELECT
clear => reg4.OUTPUTSELECT
clear => reg4.OUTPUTSELECT
clear => reg4.OUTPUTSELECT
clear => reg4.OUTPUTSELECT
clear => reg4.OUTPUTSELECT
clear => reg4.OUTPUTSELECT
clear => reg7.OUTPUTSELECT
clear => reg7.OUTPUTSELECT
clear => reg7.OUTPUTSELECT
clear => reg7.OUTPUTSELECT
clear => reg7.OUTPUTSELECT
clear => reg7.OUTPUTSELECT
clear => reg7.OUTPUTSELECT
clear => reg7.OUTPUTSELECT
clear => reg7.OUTPUTSELECT
clear => reg7.OUTPUTSELECT
clear => reg7.OUTPUTSELECT
clear => reg7.OUTPUTSELECT
clear => reg7.OUTPUTSELECT
clear => reg7.OUTPUTSELECT
clear => reg7.OUTPUTSELECT
clear => reg7.OUTPUTSELECT
clear => reg7.OUTPUTSELECT
clear => reg7.OUTPUTSELECT
clear => reg7.OUTPUTSELECT
clear => reg7.OUTPUTSELECT
clear => reg7.OUTPUTSELECT
clear => reg7.OUTPUTSELECT
clear => reg7.OUTPUTSELECT
clear => reg7.OUTPUTSELECT
clear => reg7.OUTPUTSELECT
clear => reg7.OUTPUTSELECT
clear => reg7.OUTPUTSELECT
clear => reg7.OUTPUTSELECT
clear => reg7.OUTPUTSELECT
clear => reg7.OUTPUTSELECT
clear => reg7.OUTPUTSELECT
clear => reg7.OUTPUTSELECT
clear => reg1.OUTPUTSELECT
clear => reg1.OUTPUTSELECT
clear => reg1.OUTPUTSELECT
clear => reg1.OUTPUTSELECT
clear => reg1.OUTPUTSELECT
clear => reg1.OUTPUTSELECT
clear => reg1.OUTPUTSELECT
clear => reg1.OUTPUTSELECT
clear => reg1.OUTPUTSELECT
clear => reg1.OUTPUTSELECT
clear => reg1.OUTPUTSELECT
clear => reg1.OUTPUTSELECT
clear => reg1.OUTPUTSELECT
clear => reg1.OUTPUTSELECT
clear => reg1.OUTPUTSELECT
clear => reg1.OUTPUTSELECT
clear => reg1.OUTPUTSELECT
clear => reg1.OUTPUTSELECT
clear => reg1.OUTPUTSELECT
clear => reg1.OUTPUTSELECT
clear => reg1.OUTPUTSELECT
clear => reg1.OUTPUTSELECT
clear => reg1.OUTPUTSELECT
clear => reg1.OUTPUTSELECT
clear => reg1.OUTPUTSELECT
clear => reg1.OUTPUTSELECT
clear => reg1.OUTPUTSELECT
clear => reg1.OUTPUTSELECT
clear => reg1.OUTPUTSELECT
clear => reg1.OUTPUTSELECT
clear => reg1.OUTPUTSELECT
clear => reg1.OUTPUTSELECT
clear => reg0.OUTPUTSELECT
clear => reg0.OUTPUTSELECT
clear => reg0.OUTPUTSELECT
clear => reg0.OUTPUTSELECT
clear => reg0.OUTPUTSELECT
clear => reg0.OUTPUTSELECT
clear => reg0.OUTPUTSELECT
clear => reg0.OUTPUTSELECT
clear => reg0.OUTPUTSELECT
clear => reg0.OUTPUTSELECT
clear => reg0.OUTPUTSELECT
clear => reg0.OUTPUTSELECT
clear => reg0.OUTPUTSELECT
clear => reg0.OUTPUTSELECT
clear => reg0.OUTPUTSELECT
clear => reg0.OUTPUTSELECT
clear => reg0.OUTPUTSELECT
clear => reg0.OUTPUTSELECT
clear => reg0.OUTPUTSELECT
clear => reg0.OUTPUTSELECT
clear => reg0.OUTPUTSELECT
clear => reg0.OUTPUTSELECT
clear => reg0.OUTPUTSELECT
clear => reg0.OUTPUTSELECT
clear => reg0.OUTPUTSELECT
clear => reg0.OUTPUTSELECT
clear => reg0.OUTPUTSELECT
clear => reg0.OUTPUTSELECT
clear => reg0.OUTPUTSELECT
clear => reg0.OUTPUTSELECT
clear => reg0.OUTPUTSELECT
clear => reg0.OUTPUTSELECT


|p32m1|regs32x32:regsfile|regs32x8:reg1
p_reset => reg0[0].ACLR
p_reset => reg0[1].ACLR
p_reset => reg0[2].ACLR
p_reset => reg0[3].ACLR
p_reset => reg0[4].ACLR
p_reset => reg0[5].ACLR
p_reset => reg0[6].ACLR
p_reset => reg0[7].ACLR
p_reset => reg0[8].ACLR
p_reset => reg0[9].ACLR
p_reset => reg0[10].ACLR
p_reset => reg0[11].ACLR
p_reset => reg0[12].ACLR
p_reset => reg0[13].ACLR
p_reset => reg0[14].ACLR
p_reset => reg0[15].ACLR
p_reset => reg0[16].ACLR
p_reset => reg0[17].ACLR
p_reset => reg0[18].ACLR
p_reset => reg0[19].ACLR
p_reset => reg0[20].ACLR
p_reset => reg0[21].ACLR
p_reset => reg0[22].ACLR
p_reset => reg0[23].ACLR
p_reset => reg0[24].ACLR
p_reset => reg0[25].ACLR
p_reset => reg0[26].ACLR
p_reset => reg0[27].ACLR
p_reset => reg0[28].ACLR
p_reset => reg0[29].ACLR
p_reset => reg0[30].ACLR
p_reset => reg0[31].ACLR
p_reset => reg1[0].ACLR
p_reset => reg1[1].ACLR
p_reset => reg1[2].ACLR
p_reset => reg1[3].ACLR
p_reset => reg1[4].ACLR
p_reset => reg1[5].ACLR
p_reset => reg1[6].ACLR
p_reset => reg1[7].ACLR
p_reset => reg1[8].ACLR
p_reset => reg1[9].ACLR
p_reset => reg1[10].ACLR
p_reset => reg1[11].ACLR
p_reset => reg1[12].ACLR
p_reset => reg1[13].ACLR
p_reset => reg1[14].ACLR
p_reset => reg1[15].ACLR
p_reset => reg1[16].ACLR
p_reset => reg1[17].ACLR
p_reset => reg1[18].ACLR
p_reset => reg1[19].ACLR
p_reset => reg1[20].ACLR
p_reset => reg1[21].ACLR
p_reset => reg1[22].ACLR
p_reset => reg1[23].ACLR
p_reset => reg1[24].ACLR
p_reset => reg1[25].ACLR
p_reset => reg1[26].ACLR
p_reset => reg1[27].ACLR
p_reset => reg1[28].ACLR
p_reset => reg1[29].ACLR
p_reset => reg1[30].ACLR
p_reset => reg1[31].ACLR
p_reset => reg7[0].ACLR
p_reset => reg7[1].ACLR
p_reset => reg7[2].ACLR
p_reset => reg7[3].ACLR
p_reset => reg7[4].ACLR
p_reset => reg7[5].ACLR
p_reset => reg7[6].ACLR
p_reset => reg7[7].ACLR
p_reset => reg7[8].ACLR
p_reset => reg7[9].ACLR
p_reset => reg7[10].ACLR
p_reset => reg7[11].ACLR
p_reset => reg7[12].ACLR
p_reset => reg7[13].ACLR
p_reset => reg7[14].ACLR
p_reset => reg7[15].ACLR
p_reset => reg7[16].ACLR
p_reset => reg7[17].ACLR
p_reset => reg7[18].ACLR
p_reset => reg7[19].ACLR
p_reset => reg7[20].ACLR
p_reset => reg7[21].ACLR
p_reset => reg7[22].ACLR
p_reset => reg7[23].ACLR
p_reset => reg7[24].ACLR
p_reset => reg7[25].ACLR
p_reset => reg7[26].ACLR
p_reset => reg7[27].ACLR
p_reset => reg7[28].ACLR
p_reset => reg7[29].ACLR
p_reset => reg7[30].ACLR
p_reset => reg7[31].ACLR
p_reset => reg4[0].ACLR
p_reset => reg4[1].ACLR
p_reset => reg4[2].ACLR
p_reset => reg4[3].ACLR
p_reset => reg4[4].ACLR
p_reset => reg4[5].ACLR
p_reset => reg4[6].ACLR
p_reset => reg4[7].ACLR
p_reset => reg4[8].ACLR
p_reset => reg4[9].ACLR
p_reset => reg4[10].ACLR
p_reset => reg4[11].ACLR
p_reset => reg4[12].ACLR
p_reset => reg4[13].ACLR
p_reset => reg4[14].ACLR
p_reset => reg4[15].ACLR
p_reset => reg4[16].ACLR
p_reset => reg4[17].ACLR
p_reset => reg4[18].ACLR
p_reset => reg4[19].ACLR
p_reset => reg4[20].ACLR
p_reset => reg4[21].ACLR
p_reset => reg4[22].ACLR
p_reset => reg4[23].ACLR
p_reset => reg4[24].ACLR
p_reset => reg4[25].ACLR
p_reset => reg4[26].ACLR
p_reset => reg4[27].ACLR
p_reset => reg4[28].ACLR
p_reset => reg4[29].ACLR
p_reset => reg4[30].ACLR
p_reset => reg4[31].ACLR
p_reset => reg5[0].ACLR
p_reset => reg5[1].ACLR
p_reset => reg5[2].ACLR
p_reset => reg5[3].ACLR
p_reset => reg5[4].ACLR
p_reset => reg5[5].ACLR
p_reset => reg5[6].ACLR
p_reset => reg5[7].ACLR
p_reset => reg5[8].ACLR
p_reset => reg5[9].ACLR
p_reset => reg5[10].ACLR
p_reset => reg5[11].ACLR
p_reset => reg5[12].ACLR
p_reset => reg5[13].ACLR
p_reset => reg5[14].ACLR
p_reset => reg5[15].ACLR
p_reset => reg5[16].ACLR
p_reset => reg5[17].ACLR
p_reset => reg5[18].ACLR
p_reset => reg5[19].ACLR
p_reset => reg5[20].ACLR
p_reset => reg5[21].ACLR
p_reset => reg5[22].ACLR
p_reset => reg5[23].ACLR
p_reset => reg5[24].ACLR
p_reset => reg5[25].ACLR
p_reset => reg5[26].ACLR
p_reset => reg5[27].ACLR
p_reset => reg5[28].ACLR
p_reset => reg5[29].ACLR
p_reset => reg5[30].ACLR
p_reset => reg5[31].ACLR
p_reset => reg2[0].ACLR
p_reset => reg2[1].ACLR
p_reset => reg2[2].ACLR
p_reset => reg2[3].ACLR
p_reset => reg2[4].ACLR
p_reset => reg2[5].ACLR
p_reset => reg2[6].ACLR
p_reset => reg2[7].ACLR
p_reset => reg2[8].ACLR
p_reset => reg2[9].ACLR
p_reset => reg2[10].ACLR
p_reset => reg2[11].ACLR
p_reset => reg2[12].ACLR
p_reset => reg2[13].ACLR
p_reset => reg2[14].ACLR
p_reset => reg2[15].ACLR
p_reset => reg2[16].ACLR
p_reset => reg2[17].ACLR
p_reset => reg2[18].ACLR
p_reset => reg2[19].ACLR
p_reset => reg2[20].ACLR
p_reset => reg2[21].ACLR
p_reset => reg2[22].ACLR
p_reset => reg2[23].ACLR
p_reset => reg2[24].ACLR
p_reset => reg2[25].ACLR
p_reset => reg2[26].ACLR
p_reset => reg2[27].ACLR
p_reset => reg2[28].ACLR
p_reset => reg2[29].ACLR
p_reset => reg2[30].ACLR
p_reset => reg2[31].ACLR
p_reset => reg6[0].ACLR
p_reset => reg6[1].ACLR
p_reset => reg6[2].ACLR
p_reset => reg6[3].ACLR
p_reset => reg6[4].ACLR
p_reset => reg6[5].ACLR
p_reset => reg6[6].ACLR
p_reset => reg6[7].ACLR
p_reset => reg6[8].ACLR
p_reset => reg6[9].ACLR
p_reset => reg6[10].ACLR
p_reset => reg6[11].ACLR
p_reset => reg6[12].ACLR
p_reset => reg6[13].ACLR
p_reset => reg6[14].ACLR
p_reset => reg6[15].ACLR
p_reset => reg6[16].ACLR
p_reset => reg6[17].ACLR
p_reset => reg6[18].ACLR
p_reset => reg6[19].ACLR
p_reset => reg6[20].ACLR
p_reset => reg6[21].ACLR
p_reset => reg6[22].ACLR
p_reset => reg6[23].ACLR
p_reset => reg6[24].ACLR
p_reset => reg6[25].ACLR
p_reset => reg6[26].ACLR
p_reset => reg6[27].ACLR
p_reset => reg6[28].ACLR
p_reset => reg6[29].ACLR
p_reset => reg6[30].ACLR
p_reset => reg6[31].ACLR
p_reset => reg3[0].ACLR
p_reset => reg3[1].ACLR
p_reset => reg3[2].ACLR
p_reset => reg3[3].ACLR
p_reset => reg3[4].ACLR
p_reset => reg3[5].ACLR
p_reset => reg3[6].ACLR
p_reset => reg3[7].ACLR
p_reset => reg3[8].ACLR
p_reset => reg3[9].ACLR
p_reset => reg3[10].ACLR
p_reset => reg3[11].ACLR
p_reset => reg3[12].ACLR
p_reset => reg3[13].ACLR
p_reset => reg3[14].ACLR
p_reset => reg3[15].ACLR
p_reset => reg3[16].ACLR
p_reset => reg3[17].ACLR
p_reset => reg3[18].ACLR
p_reset => reg3[19].ACLR
p_reset => reg3[20].ACLR
p_reset => reg3[21].ACLR
p_reset => reg3[22].ACLR
p_reset => reg3[23].ACLR
p_reset => reg3[24].ACLR
p_reset => reg3[25].ACLR
p_reset => reg3[26].ACLR
p_reset => reg3[27].ACLR
p_reset => reg3[28].ACLR
p_reset => reg3[29].ACLR
p_reset => reg3[30].ACLR
p_reset => reg3[31].ACLR
m_clock => reg0[0].CLK
m_clock => reg0[1].CLK
m_clock => reg0[2].CLK
m_clock => reg0[3].CLK
m_clock => reg0[4].CLK
m_clock => reg0[5].CLK
m_clock => reg0[6].CLK
m_clock => reg0[7].CLK
m_clock => reg0[8].CLK
m_clock => reg0[9].CLK
m_clock => reg0[10].CLK
m_clock => reg0[11].CLK
m_clock => reg0[12].CLK
m_clock => reg0[13].CLK
m_clock => reg0[14].CLK
m_clock => reg0[15].CLK
m_clock => reg0[16].CLK
m_clock => reg0[17].CLK
m_clock => reg0[18].CLK
m_clock => reg0[19].CLK
m_clock => reg0[20].CLK
m_clock => reg0[21].CLK
m_clock => reg0[22].CLK
m_clock => reg0[23].CLK
m_clock => reg0[24].CLK
m_clock => reg0[25].CLK
m_clock => reg0[26].CLK
m_clock => reg0[27].CLK
m_clock => reg0[28].CLK
m_clock => reg0[29].CLK
m_clock => reg0[30].CLK
m_clock => reg0[31].CLK
m_clock => reg1[0].CLK
m_clock => reg1[1].CLK
m_clock => reg1[2].CLK
m_clock => reg1[3].CLK
m_clock => reg1[4].CLK
m_clock => reg1[5].CLK
m_clock => reg1[6].CLK
m_clock => reg1[7].CLK
m_clock => reg1[8].CLK
m_clock => reg1[9].CLK
m_clock => reg1[10].CLK
m_clock => reg1[11].CLK
m_clock => reg1[12].CLK
m_clock => reg1[13].CLK
m_clock => reg1[14].CLK
m_clock => reg1[15].CLK
m_clock => reg1[16].CLK
m_clock => reg1[17].CLK
m_clock => reg1[18].CLK
m_clock => reg1[19].CLK
m_clock => reg1[20].CLK
m_clock => reg1[21].CLK
m_clock => reg1[22].CLK
m_clock => reg1[23].CLK
m_clock => reg1[24].CLK
m_clock => reg1[25].CLK
m_clock => reg1[26].CLK
m_clock => reg1[27].CLK
m_clock => reg1[28].CLK
m_clock => reg1[29].CLK
m_clock => reg1[30].CLK
m_clock => reg1[31].CLK
m_clock => reg7[0].CLK
m_clock => reg7[1].CLK
m_clock => reg7[2].CLK
m_clock => reg7[3].CLK
m_clock => reg7[4].CLK
m_clock => reg7[5].CLK
m_clock => reg7[6].CLK
m_clock => reg7[7].CLK
m_clock => reg7[8].CLK
m_clock => reg7[9].CLK
m_clock => reg7[10].CLK
m_clock => reg7[11].CLK
m_clock => reg7[12].CLK
m_clock => reg7[13].CLK
m_clock => reg7[14].CLK
m_clock => reg7[15].CLK
m_clock => reg7[16].CLK
m_clock => reg7[17].CLK
m_clock => reg7[18].CLK
m_clock => reg7[19].CLK
m_clock => reg7[20].CLK
m_clock => reg7[21].CLK
m_clock => reg7[22].CLK
m_clock => reg7[23].CLK
m_clock => reg7[24].CLK
m_clock => reg7[25].CLK
m_clock => reg7[26].CLK
m_clock => reg7[27].CLK
m_clock => reg7[28].CLK
m_clock => reg7[29].CLK
m_clock => reg7[30].CLK
m_clock => reg7[31].CLK
m_clock => reg4[0].CLK
m_clock => reg4[1].CLK
m_clock => reg4[2].CLK
m_clock => reg4[3].CLK
m_clock => reg4[4].CLK
m_clock => reg4[5].CLK
m_clock => reg4[6].CLK
m_clock => reg4[7].CLK
m_clock => reg4[8].CLK
m_clock => reg4[9].CLK
m_clock => reg4[10].CLK
m_clock => reg4[11].CLK
m_clock => reg4[12].CLK
m_clock => reg4[13].CLK
m_clock => reg4[14].CLK
m_clock => reg4[15].CLK
m_clock => reg4[16].CLK
m_clock => reg4[17].CLK
m_clock => reg4[18].CLK
m_clock => reg4[19].CLK
m_clock => reg4[20].CLK
m_clock => reg4[21].CLK
m_clock => reg4[22].CLK
m_clock => reg4[23].CLK
m_clock => reg4[24].CLK
m_clock => reg4[25].CLK
m_clock => reg4[26].CLK
m_clock => reg4[27].CLK
m_clock => reg4[28].CLK
m_clock => reg4[29].CLK
m_clock => reg4[30].CLK
m_clock => reg4[31].CLK
m_clock => reg5[0].CLK
m_clock => reg5[1].CLK
m_clock => reg5[2].CLK
m_clock => reg5[3].CLK
m_clock => reg5[4].CLK
m_clock => reg5[5].CLK
m_clock => reg5[6].CLK
m_clock => reg5[7].CLK
m_clock => reg5[8].CLK
m_clock => reg5[9].CLK
m_clock => reg5[10].CLK
m_clock => reg5[11].CLK
m_clock => reg5[12].CLK
m_clock => reg5[13].CLK
m_clock => reg5[14].CLK
m_clock => reg5[15].CLK
m_clock => reg5[16].CLK
m_clock => reg5[17].CLK
m_clock => reg5[18].CLK
m_clock => reg5[19].CLK
m_clock => reg5[20].CLK
m_clock => reg5[21].CLK
m_clock => reg5[22].CLK
m_clock => reg5[23].CLK
m_clock => reg5[24].CLK
m_clock => reg5[25].CLK
m_clock => reg5[26].CLK
m_clock => reg5[27].CLK
m_clock => reg5[28].CLK
m_clock => reg5[29].CLK
m_clock => reg5[30].CLK
m_clock => reg5[31].CLK
m_clock => reg2[0].CLK
m_clock => reg2[1].CLK
m_clock => reg2[2].CLK
m_clock => reg2[3].CLK
m_clock => reg2[4].CLK
m_clock => reg2[5].CLK
m_clock => reg2[6].CLK
m_clock => reg2[7].CLK
m_clock => reg2[8].CLK
m_clock => reg2[9].CLK
m_clock => reg2[10].CLK
m_clock => reg2[11].CLK
m_clock => reg2[12].CLK
m_clock => reg2[13].CLK
m_clock => reg2[14].CLK
m_clock => reg2[15].CLK
m_clock => reg2[16].CLK
m_clock => reg2[17].CLK
m_clock => reg2[18].CLK
m_clock => reg2[19].CLK
m_clock => reg2[20].CLK
m_clock => reg2[21].CLK
m_clock => reg2[22].CLK
m_clock => reg2[23].CLK
m_clock => reg2[24].CLK
m_clock => reg2[25].CLK
m_clock => reg2[26].CLK
m_clock => reg2[27].CLK
m_clock => reg2[28].CLK
m_clock => reg2[29].CLK
m_clock => reg2[30].CLK
m_clock => reg2[31].CLK
m_clock => reg6[0].CLK
m_clock => reg6[1].CLK
m_clock => reg6[2].CLK
m_clock => reg6[3].CLK
m_clock => reg6[4].CLK
m_clock => reg6[5].CLK
m_clock => reg6[6].CLK
m_clock => reg6[7].CLK
m_clock => reg6[8].CLK
m_clock => reg6[9].CLK
m_clock => reg6[10].CLK
m_clock => reg6[11].CLK
m_clock => reg6[12].CLK
m_clock => reg6[13].CLK
m_clock => reg6[14].CLK
m_clock => reg6[15].CLK
m_clock => reg6[16].CLK
m_clock => reg6[17].CLK
m_clock => reg6[18].CLK
m_clock => reg6[19].CLK
m_clock => reg6[20].CLK
m_clock => reg6[21].CLK
m_clock => reg6[22].CLK
m_clock => reg6[23].CLK
m_clock => reg6[24].CLK
m_clock => reg6[25].CLK
m_clock => reg6[26].CLK
m_clock => reg6[27].CLK
m_clock => reg6[28].CLK
m_clock => reg6[29].CLK
m_clock => reg6[30].CLK
m_clock => reg6[31].CLK
m_clock => reg3[0].CLK
m_clock => reg3[1].CLK
m_clock => reg3[2].CLK
m_clock => reg3[3].CLK
m_clock => reg3[4].CLK
m_clock => reg3[5].CLK
m_clock => reg3[6].CLK
m_clock => reg3[7].CLK
m_clock => reg3[8].CLK
m_clock => reg3[9].CLK
m_clock => reg3[10].CLK
m_clock => reg3[11].CLK
m_clock => reg3[12].CLK
m_clock => reg3[13].CLK
m_clock => reg3[14].CLK
m_clock => reg3[15].CLK
m_clock => reg3[16].CLK
m_clock => reg3[17].CLK
m_clock => reg3[18].CLK
m_clock => reg3[19].CLK
m_clock => reg3[20].CLK
m_clock => reg3[21].CLK
m_clock => reg3[22].CLK
m_clock => reg3[23].CLK
m_clock => reg3[24].CLK
m_clock => reg3[25].CLK
m_clock => reg3[26].CLK
m_clock => reg3[27].CLK
m_clock => reg3[28].CLK
m_clock => reg3[29].CLK
m_clock => reg3[30].CLK
m_clock => reg3[31].CLK
in[0] => reg3.DATAB
in[0] => reg6.DATAB
in[0] => reg2.DATAB
in[0] => reg5.DATAB
in[0] => reg4.DATAB
in[0] => reg7.DATAB
in[0] => reg1.DATAB
in[0] => reg0.DATAB
in[1] => reg3.DATAB
in[1] => reg6.DATAB
in[1] => reg2.DATAB
in[1] => reg5.DATAB
in[1] => reg4.DATAB
in[1] => reg7.DATAB
in[1] => reg1.DATAB
in[1] => reg0.DATAB
in[2] => reg3.DATAB
in[2] => reg6.DATAB
in[2] => reg2.DATAB
in[2] => reg5.DATAB
in[2] => reg4.DATAB
in[2] => reg7.DATAB
in[2] => reg1.DATAB
in[2] => reg0.DATAB
in[3] => reg3.DATAB
in[3] => reg6.DATAB
in[3] => reg2.DATAB
in[3] => reg5.DATAB
in[3] => reg4.DATAB
in[3] => reg7.DATAB
in[3] => reg1.DATAB
in[3] => reg0.DATAB
in[4] => reg3.DATAB
in[4] => reg6.DATAB
in[4] => reg2.DATAB
in[4] => reg5.DATAB
in[4] => reg4.DATAB
in[4] => reg7.DATAB
in[4] => reg1.DATAB
in[4] => reg0.DATAB
in[5] => reg3.DATAB
in[5] => reg6.DATAB
in[5] => reg2.DATAB
in[5] => reg5.DATAB
in[5] => reg4.DATAB
in[5] => reg7.DATAB
in[5] => reg1.DATAB
in[5] => reg0.DATAB
in[6] => reg3.DATAB
in[6] => reg6.DATAB
in[6] => reg2.DATAB
in[6] => reg5.DATAB
in[6] => reg4.DATAB
in[6] => reg7.DATAB
in[6] => reg1.DATAB
in[6] => reg0.DATAB
in[7] => reg3.DATAB
in[7] => reg6.DATAB
in[7] => reg2.DATAB
in[7] => reg5.DATAB
in[7] => reg4.DATAB
in[7] => reg7.DATAB
in[7] => reg1.DATAB
in[7] => reg0.DATAB
in[8] => reg3.DATAB
in[8] => reg6.DATAB
in[8] => reg2.DATAB
in[8] => reg5.DATAB
in[8] => reg4.DATAB
in[8] => reg7.DATAB
in[8] => reg1.DATAB
in[8] => reg0.DATAB
in[9] => reg3.DATAB
in[9] => reg6.DATAB
in[9] => reg2.DATAB
in[9] => reg5.DATAB
in[9] => reg4.DATAB
in[9] => reg7.DATAB
in[9] => reg1.DATAB
in[9] => reg0.DATAB
in[10] => reg3.DATAB
in[10] => reg6.DATAB
in[10] => reg2.DATAB
in[10] => reg5.DATAB
in[10] => reg4.DATAB
in[10] => reg7.DATAB
in[10] => reg1.DATAB
in[10] => reg0.DATAB
in[11] => reg3.DATAB
in[11] => reg6.DATAB
in[11] => reg2.DATAB
in[11] => reg5.DATAB
in[11] => reg4.DATAB
in[11] => reg7.DATAB
in[11] => reg1.DATAB
in[11] => reg0.DATAB
in[12] => reg3.DATAB
in[12] => reg6.DATAB
in[12] => reg2.DATAB
in[12] => reg5.DATAB
in[12] => reg4.DATAB
in[12] => reg7.DATAB
in[12] => reg1.DATAB
in[12] => reg0.DATAB
in[13] => reg3.DATAB
in[13] => reg6.DATAB
in[13] => reg2.DATAB
in[13] => reg5.DATAB
in[13] => reg4.DATAB
in[13] => reg7.DATAB
in[13] => reg1.DATAB
in[13] => reg0.DATAB
in[14] => reg3.DATAB
in[14] => reg6.DATAB
in[14] => reg2.DATAB
in[14] => reg5.DATAB
in[14] => reg4.DATAB
in[14] => reg7.DATAB
in[14] => reg1.DATAB
in[14] => reg0.DATAB
in[15] => reg3.DATAB
in[15] => reg6.DATAB
in[15] => reg2.DATAB
in[15] => reg5.DATAB
in[15] => reg4.DATAB
in[15] => reg7.DATAB
in[15] => reg1.DATAB
in[15] => reg0.DATAB
in[16] => reg3.DATAB
in[16] => reg6.DATAB
in[16] => reg2.DATAB
in[16] => reg5.DATAB
in[16] => reg4.DATAB
in[16] => reg7.DATAB
in[16] => reg1.DATAB
in[16] => reg0.DATAB
in[17] => reg3.DATAB
in[17] => reg6.DATAB
in[17] => reg2.DATAB
in[17] => reg5.DATAB
in[17] => reg4.DATAB
in[17] => reg7.DATAB
in[17] => reg1.DATAB
in[17] => reg0.DATAB
in[18] => reg3.DATAB
in[18] => reg6.DATAB
in[18] => reg2.DATAB
in[18] => reg5.DATAB
in[18] => reg4.DATAB
in[18] => reg7.DATAB
in[18] => reg1.DATAB
in[18] => reg0.DATAB
in[19] => reg3.DATAB
in[19] => reg6.DATAB
in[19] => reg2.DATAB
in[19] => reg5.DATAB
in[19] => reg4.DATAB
in[19] => reg7.DATAB
in[19] => reg1.DATAB
in[19] => reg0.DATAB
in[20] => reg3.DATAB
in[20] => reg6.DATAB
in[20] => reg2.DATAB
in[20] => reg5.DATAB
in[20] => reg4.DATAB
in[20] => reg7.DATAB
in[20] => reg1.DATAB
in[20] => reg0.DATAB
in[21] => reg3.DATAB
in[21] => reg6.DATAB
in[21] => reg2.DATAB
in[21] => reg5.DATAB
in[21] => reg4.DATAB
in[21] => reg7.DATAB
in[21] => reg1.DATAB
in[21] => reg0.DATAB
in[22] => reg3.DATAB
in[22] => reg6.DATAB
in[22] => reg2.DATAB
in[22] => reg5.DATAB
in[22] => reg4.DATAB
in[22] => reg7.DATAB
in[22] => reg1.DATAB
in[22] => reg0.DATAB
in[23] => reg3.DATAB
in[23] => reg6.DATAB
in[23] => reg2.DATAB
in[23] => reg5.DATAB
in[23] => reg4.DATAB
in[23] => reg7.DATAB
in[23] => reg1.DATAB
in[23] => reg0.DATAB
in[24] => reg3.DATAB
in[24] => reg6.DATAB
in[24] => reg2.DATAB
in[24] => reg5.DATAB
in[24] => reg4.DATAB
in[24] => reg7.DATAB
in[24] => reg1.DATAB
in[24] => reg0.DATAB
in[25] => reg3.DATAB
in[25] => reg6.DATAB
in[25] => reg2.DATAB
in[25] => reg5.DATAB
in[25] => reg4.DATAB
in[25] => reg7.DATAB
in[25] => reg1.DATAB
in[25] => reg0.DATAB
in[26] => reg3.DATAB
in[26] => reg6.DATAB
in[26] => reg2.DATAB
in[26] => reg5.DATAB
in[26] => reg4.DATAB
in[26] => reg7.DATAB
in[26] => reg1.DATAB
in[26] => reg0.DATAB
in[27] => reg3.DATAB
in[27] => reg6.DATAB
in[27] => reg2.DATAB
in[27] => reg5.DATAB
in[27] => reg4.DATAB
in[27] => reg7.DATAB
in[27] => reg1.DATAB
in[27] => reg0.DATAB
in[28] => reg3.DATAB
in[28] => reg6.DATAB
in[28] => reg2.DATAB
in[28] => reg5.DATAB
in[28] => reg4.DATAB
in[28] => reg7.DATAB
in[28] => reg1.DATAB
in[28] => reg0.DATAB
in[29] => reg3.DATAB
in[29] => reg6.DATAB
in[29] => reg2.DATAB
in[29] => reg5.DATAB
in[29] => reg4.DATAB
in[29] => reg7.DATAB
in[29] => reg1.DATAB
in[29] => reg0.DATAB
in[30] => reg3.DATAB
in[30] => reg6.DATAB
in[30] => reg2.DATAB
in[30] => reg5.DATAB
in[30] => reg4.DATAB
in[30] => reg7.DATAB
in[30] => reg1.DATAB
in[30] => reg0.DATAB
in[31] => reg3.DATAB
in[31] => reg6.DATAB
in[31] => reg2.DATAB
in[31] => reg5.DATAB
in[31] => reg4.DATAB
in[31] => reg7.DATAB
in[31] => reg1.DATAB
in[31] => reg0.DATAB
in_addr[0] => Equal9.IN2
in_addr[0] => Equal10.IN0
in_addr[0] => Equal11.IN2
in_addr[0] => Equal12.IN1
in_addr[0] => Equal13.IN2
in_addr[0] => Equal14.IN1
in_addr[0] => Equal15.IN2
in_addr[0] => Equal16.IN2
in_addr[1] => Equal9.IN1
in_addr[1] => Equal10.IN2
in_addr[1] => Equal11.IN0
in_addr[1] => Equal12.IN0
in_addr[1] => Equal13.IN1
in_addr[1] => Equal14.IN2
in_addr[1] => Equal15.IN1
in_addr[1] => Equal16.IN1
in_addr[2] => Equal9.IN0
in_addr[2] => Equal10.IN1
in_addr[2] => Equal11.IN1
in_addr[2] => Equal12.IN2
in_addr[2] => Equal13.IN0
in_addr[2] => Equal14.IN0
in_addr[2] => Equal15.IN0
in_addr[2] => Equal16.IN0
a_addr[0] => Equal8.IN2
a_addr[0] => Equal17.IN0
a_addr[0] => Equal18.IN2
a_addr[0] => Equal19.IN1
a_addr[0] => Equal20.IN2
a_addr[0] => Equal21.IN1
a_addr[0] => Equal22.IN2
a_addr[0] => Equal23.IN2
a_addr[1] => Equal8.IN1
a_addr[1] => Equal17.IN2
a_addr[1] => Equal18.IN0
a_addr[1] => Equal19.IN0
a_addr[1] => Equal20.IN1
a_addr[1] => Equal21.IN2
a_addr[1] => Equal22.IN1
a_addr[1] => Equal23.IN1
a_addr[2] => Equal8.IN0
a_addr[2] => Equal17.IN1
a_addr[2] => Equal18.IN1
a_addr[2] => Equal19.IN2
a_addr[2] => Equal20.IN0
a_addr[2] => Equal21.IN0
a_addr[2] => Equal22.IN0
a_addr[2] => Equal23.IN0
b_addr[0] => Equal0.IN2
b_addr[0] => Equal1.IN0
b_addr[0] => Equal2.IN2
b_addr[0] => Equal3.IN1
b_addr[0] => Equal4.IN2
b_addr[0] => Equal5.IN1
b_addr[0] => Equal6.IN2
b_addr[0] => Equal7.IN2
b_addr[1] => Equal0.IN1
b_addr[1] => Equal1.IN2
b_addr[1] => Equal2.IN0
b_addr[1] => Equal3.IN0
b_addr[1] => Equal4.IN1
b_addr[1] => Equal5.IN2
b_addr[1] => Equal6.IN1
b_addr[1] => Equal7.IN1
b_addr[2] => Equal0.IN0
b_addr[2] => Equal1.IN1
b_addr[2] => Equal2.IN1
b_addr[2] => Equal3.IN2
b_addr[2] => Equal4.IN0
b_addr[2] => Equal5.IN0
b_addr[2] => Equal6.IN0
b_addr[2] => Equal7.IN0
a[0] <= __net1.DB_MAX_OUTPUT_PORT_TYPE
a[1] <= __net1.DB_MAX_OUTPUT_PORT_TYPE
a[2] <= __net1.DB_MAX_OUTPUT_PORT_TYPE
a[3] <= __net1.DB_MAX_OUTPUT_PORT_TYPE
a[4] <= __net1.DB_MAX_OUTPUT_PORT_TYPE
a[5] <= __net1.DB_MAX_OUTPUT_PORT_TYPE
a[6] <= __net1.DB_MAX_OUTPUT_PORT_TYPE
a[7] <= __net1.DB_MAX_OUTPUT_PORT_TYPE
a[8] <= __net1.DB_MAX_OUTPUT_PORT_TYPE
a[9] <= __net1.DB_MAX_OUTPUT_PORT_TYPE
a[10] <= __net1.DB_MAX_OUTPUT_PORT_TYPE
a[11] <= __net1.DB_MAX_OUTPUT_PORT_TYPE
a[12] <= __net1.DB_MAX_OUTPUT_PORT_TYPE
a[13] <= __net1.DB_MAX_OUTPUT_PORT_TYPE
a[14] <= __net1.DB_MAX_OUTPUT_PORT_TYPE
a[15] <= __net1.DB_MAX_OUTPUT_PORT_TYPE
a[16] <= __net1.DB_MAX_OUTPUT_PORT_TYPE
a[17] <= __net1.DB_MAX_OUTPUT_PORT_TYPE
a[18] <= __net1.DB_MAX_OUTPUT_PORT_TYPE
a[19] <= __net1.DB_MAX_OUTPUT_PORT_TYPE
a[20] <= __net1.DB_MAX_OUTPUT_PORT_TYPE
a[21] <= __net1.DB_MAX_OUTPUT_PORT_TYPE
a[22] <= __net1.DB_MAX_OUTPUT_PORT_TYPE
a[23] <= __net1.DB_MAX_OUTPUT_PORT_TYPE
a[24] <= __net1.DB_MAX_OUTPUT_PORT_TYPE
a[25] <= __net1.DB_MAX_OUTPUT_PORT_TYPE
a[26] <= __net1.DB_MAX_OUTPUT_PORT_TYPE
a[27] <= __net1.DB_MAX_OUTPUT_PORT_TYPE
a[28] <= __net1.DB_MAX_OUTPUT_PORT_TYPE
a[29] <= __net1.DB_MAX_OUTPUT_PORT_TYPE
a[30] <= __net1.DB_MAX_OUTPUT_PORT_TYPE
a[31] <= __net1.DB_MAX_OUTPUT_PORT_TYPE
b[0] <= __net11.DB_MAX_OUTPUT_PORT_TYPE
b[1] <= __net11.DB_MAX_OUTPUT_PORT_TYPE
b[2] <= __net11.DB_MAX_OUTPUT_PORT_TYPE
b[3] <= __net11.DB_MAX_OUTPUT_PORT_TYPE
b[4] <= __net11.DB_MAX_OUTPUT_PORT_TYPE
b[5] <= __net11.DB_MAX_OUTPUT_PORT_TYPE
b[6] <= __net11.DB_MAX_OUTPUT_PORT_TYPE
b[7] <= __net11.DB_MAX_OUTPUT_PORT_TYPE
b[8] <= __net11.DB_MAX_OUTPUT_PORT_TYPE
b[9] <= __net11.DB_MAX_OUTPUT_PORT_TYPE
b[10] <= __net11.DB_MAX_OUTPUT_PORT_TYPE
b[11] <= __net11.DB_MAX_OUTPUT_PORT_TYPE
b[12] <= __net11.DB_MAX_OUTPUT_PORT_TYPE
b[13] <= __net11.DB_MAX_OUTPUT_PORT_TYPE
b[14] <= __net11.DB_MAX_OUTPUT_PORT_TYPE
b[15] <= __net11.DB_MAX_OUTPUT_PORT_TYPE
b[16] <= __net11.DB_MAX_OUTPUT_PORT_TYPE
b[17] <= __net11.DB_MAX_OUTPUT_PORT_TYPE
b[18] <= __net11.DB_MAX_OUTPUT_PORT_TYPE
b[19] <= __net11.DB_MAX_OUTPUT_PORT_TYPE
b[20] <= __net11.DB_MAX_OUTPUT_PORT_TYPE
b[21] <= __net11.DB_MAX_OUTPUT_PORT_TYPE
b[22] <= __net11.DB_MAX_OUTPUT_PORT_TYPE
b[23] <= __net11.DB_MAX_OUTPUT_PORT_TYPE
b[24] <= __net11.DB_MAX_OUTPUT_PORT_TYPE
b[25] <= __net11.DB_MAX_OUTPUT_PORT_TYPE
b[26] <= __net11.DB_MAX_OUTPUT_PORT_TYPE
b[27] <= __net11.DB_MAX_OUTPUT_PORT_TYPE
b[28] <= __net11.DB_MAX_OUTPUT_PORT_TYPE
b[29] <= __net11.DB_MAX_OUTPUT_PORT_TYPE
b[30] <= __net11.DB_MAX_OUTPUT_PORT_TYPE
b[31] <= __net11.DB_MAX_OUTPUT_PORT_TYPE
read_a => __net1.IN1
read_a => __net1.IN1
read_a => __net1.IN1
read_a => __net1.IN1
read_a => __net1.IN1
read_a => __net1.IN1
read_a => __net1.IN1
read_a => __net1.IN1
read_b => __net11.IN1
read_b => __net11.IN1
read_b => __net11.IN1
read_b => __net11.IN1
read_b => __net11.IN1
read_b => __net11.IN1
read_b => __net11.IN1
read_b => __net11.IN1
write => always0.IN1
write => always0.IN1
write => always0.IN1
write => always1.IN1
write => always1.IN1
write => always1.IN1
write => always5.IN1
write => always7.IN1
clear => reg3.OUTPUTSELECT
clear => reg3.OUTPUTSELECT
clear => reg3.OUTPUTSELECT
clear => reg3.OUTPUTSELECT
clear => reg3.OUTPUTSELECT
clear => reg3.OUTPUTSELECT
clear => reg3.OUTPUTSELECT
clear => reg3.OUTPUTSELECT
clear => reg3.OUTPUTSELECT
clear => reg3.OUTPUTSELECT
clear => reg3.OUTPUTSELECT
clear => reg3.OUTPUTSELECT
clear => reg3.OUTPUTSELECT
clear => reg3.OUTPUTSELECT
clear => reg3.OUTPUTSELECT
clear => reg3.OUTPUTSELECT
clear => reg3.OUTPUTSELECT
clear => reg3.OUTPUTSELECT
clear => reg3.OUTPUTSELECT
clear => reg3.OUTPUTSELECT
clear => reg3.OUTPUTSELECT
clear => reg3.OUTPUTSELECT
clear => reg3.OUTPUTSELECT
clear => reg3.OUTPUTSELECT
clear => reg3.OUTPUTSELECT
clear => reg3.OUTPUTSELECT
clear => reg3.OUTPUTSELECT
clear => reg3.OUTPUTSELECT
clear => reg3.OUTPUTSELECT
clear => reg3.OUTPUTSELECT
clear => reg3.OUTPUTSELECT
clear => reg3.OUTPUTSELECT
clear => reg6.OUTPUTSELECT
clear => reg6.OUTPUTSELECT
clear => reg6.OUTPUTSELECT
clear => reg6.OUTPUTSELECT
clear => reg6.OUTPUTSELECT
clear => reg6.OUTPUTSELECT
clear => reg6.OUTPUTSELECT
clear => reg6.OUTPUTSELECT
clear => reg6.OUTPUTSELECT
clear => reg6.OUTPUTSELECT
clear => reg6.OUTPUTSELECT
clear => reg6.OUTPUTSELECT
clear => reg6.OUTPUTSELECT
clear => reg6.OUTPUTSELECT
clear => reg6.OUTPUTSELECT
clear => reg6.OUTPUTSELECT
clear => reg6.OUTPUTSELECT
clear => reg6.OUTPUTSELECT
clear => reg6.OUTPUTSELECT
clear => reg6.OUTPUTSELECT
clear => reg6.OUTPUTSELECT
clear => reg6.OUTPUTSELECT
clear => reg6.OUTPUTSELECT
clear => reg6.OUTPUTSELECT
clear => reg6.OUTPUTSELECT
clear => reg6.OUTPUTSELECT
clear => reg6.OUTPUTSELECT
clear => reg6.OUTPUTSELECT
clear => reg6.OUTPUTSELECT
clear => reg6.OUTPUTSELECT
clear => reg6.OUTPUTSELECT
clear => reg6.OUTPUTSELECT
clear => reg2.OUTPUTSELECT
clear => reg2.OUTPUTSELECT
clear => reg2.OUTPUTSELECT
clear => reg2.OUTPUTSELECT
clear => reg2.OUTPUTSELECT
clear => reg2.OUTPUTSELECT
clear => reg2.OUTPUTSELECT
clear => reg2.OUTPUTSELECT
clear => reg2.OUTPUTSELECT
clear => reg2.OUTPUTSELECT
clear => reg2.OUTPUTSELECT
clear => reg2.OUTPUTSELECT
clear => reg2.OUTPUTSELECT
clear => reg2.OUTPUTSELECT
clear => reg2.OUTPUTSELECT
clear => reg2.OUTPUTSELECT
clear => reg2.OUTPUTSELECT
clear => reg2.OUTPUTSELECT
clear => reg2.OUTPUTSELECT
clear => reg2.OUTPUTSELECT
clear => reg2.OUTPUTSELECT
clear => reg2.OUTPUTSELECT
clear => reg2.OUTPUTSELECT
clear => reg2.OUTPUTSELECT
clear => reg2.OUTPUTSELECT
clear => reg2.OUTPUTSELECT
clear => reg2.OUTPUTSELECT
clear => reg2.OUTPUTSELECT
clear => reg2.OUTPUTSELECT
clear => reg2.OUTPUTSELECT
clear => reg2.OUTPUTSELECT
clear => reg2.OUTPUTSELECT
clear => reg5.OUTPUTSELECT
clear => reg5.OUTPUTSELECT
clear => reg5.OUTPUTSELECT
clear => reg5.OUTPUTSELECT
clear => reg5.OUTPUTSELECT
clear => reg5.OUTPUTSELECT
clear => reg5.OUTPUTSELECT
clear => reg5.OUTPUTSELECT
clear => reg5.OUTPUTSELECT
clear => reg5.OUTPUTSELECT
clear => reg5.OUTPUTSELECT
clear => reg5.OUTPUTSELECT
clear => reg5.OUTPUTSELECT
clear => reg5.OUTPUTSELECT
clear => reg5.OUTPUTSELECT
clear => reg5.OUTPUTSELECT
clear => reg5.OUTPUTSELECT
clear => reg5.OUTPUTSELECT
clear => reg5.OUTPUTSELECT
clear => reg5.OUTPUTSELECT
clear => reg5.OUTPUTSELECT
clear => reg5.OUTPUTSELECT
clear => reg5.OUTPUTSELECT
clear => reg5.OUTPUTSELECT
clear => reg5.OUTPUTSELECT
clear => reg5.OUTPUTSELECT
clear => reg5.OUTPUTSELECT
clear => reg5.OUTPUTSELECT
clear => reg5.OUTPUTSELECT
clear => reg5.OUTPUTSELECT
clear => reg5.OUTPUTSELECT
clear => reg5.OUTPUTSELECT
clear => reg4.OUTPUTSELECT
clear => reg4.OUTPUTSELECT
clear => reg4.OUTPUTSELECT
clear => reg4.OUTPUTSELECT
clear => reg4.OUTPUTSELECT
clear => reg4.OUTPUTSELECT
clear => reg4.OUTPUTSELECT
clear => reg4.OUTPUTSELECT
clear => reg4.OUTPUTSELECT
clear => reg4.OUTPUTSELECT
clear => reg4.OUTPUTSELECT
clear => reg4.OUTPUTSELECT
clear => reg4.OUTPUTSELECT
clear => reg4.OUTPUTSELECT
clear => reg4.OUTPUTSELECT
clear => reg4.OUTPUTSELECT
clear => reg4.OUTPUTSELECT
clear => reg4.OUTPUTSELECT
clear => reg4.OUTPUTSELECT
clear => reg4.OUTPUTSELECT
clear => reg4.OUTPUTSELECT
clear => reg4.OUTPUTSELECT
clear => reg4.OUTPUTSELECT
clear => reg4.OUTPUTSELECT
clear => reg4.OUTPUTSELECT
clear => reg4.OUTPUTSELECT
clear => reg4.OUTPUTSELECT
clear => reg4.OUTPUTSELECT
clear => reg4.OUTPUTSELECT
clear => reg4.OUTPUTSELECT
clear => reg4.OUTPUTSELECT
clear => reg4.OUTPUTSELECT
clear => reg7.OUTPUTSELECT
clear => reg7.OUTPUTSELECT
clear => reg7.OUTPUTSELECT
clear => reg7.OUTPUTSELECT
clear => reg7.OUTPUTSELECT
clear => reg7.OUTPUTSELECT
clear => reg7.OUTPUTSELECT
clear => reg7.OUTPUTSELECT
clear => reg7.OUTPUTSELECT
clear => reg7.OUTPUTSELECT
clear => reg7.OUTPUTSELECT
clear => reg7.OUTPUTSELECT
clear => reg7.OUTPUTSELECT
clear => reg7.OUTPUTSELECT
clear => reg7.OUTPUTSELECT
clear => reg7.OUTPUTSELECT
clear => reg7.OUTPUTSELECT
clear => reg7.OUTPUTSELECT
clear => reg7.OUTPUTSELECT
clear => reg7.OUTPUTSELECT
clear => reg7.OUTPUTSELECT
clear => reg7.OUTPUTSELECT
clear => reg7.OUTPUTSELECT
clear => reg7.OUTPUTSELECT
clear => reg7.OUTPUTSELECT
clear => reg7.OUTPUTSELECT
clear => reg7.OUTPUTSELECT
clear => reg7.OUTPUTSELECT
clear => reg7.OUTPUTSELECT
clear => reg7.OUTPUTSELECT
clear => reg7.OUTPUTSELECT
clear => reg7.OUTPUTSELECT
clear => reg1.OUTPUTSELECT
clear => reg1.OUTPUTSELECT
clear => reg1.OUTPUTSELECT
clear => reg1.OUTPUTSELECT
clear => reg1.OUTPUTSELECT
clear => reg1.OUTPUTSELECT
clear => reg1.OUTPUTSELECT
clear => reg1.OUTPUTSELECT
clear => reg1.OUTPUTSELECT
clear => reg1.OUTPUTSELECT
clear => reg1.OUTPUTSELECT
clear => reg1.OUTPUTSELECT
clear => reg1.OUTPUTSELECT
clear => reg1.OUTPUTSELECT
clear => reg1.OUTPUTSELECT
clear => reg1.OUTPUTSELECT
clear => reg1.OUTPUTSELECT
clear => reg1.OUTPUTSELECT
clear => reg1.OUTPUTSELECT
clear => reg1.OUTPUTSELECT
clear => reg1.OUTPUTSELECT
clear => reg1.OUTPUTSELECT
clear => reg1.OUTPUTSELECT
clear => reg1.OUTPUTSELECT
clear => reg1.OUTPUTSELECT
clear => reg1.OUTPUTSELECT
clear => reg1.OUTPUTSELECT
clear => reg1.OUTPUTSELECT
clear => reg1.OUTPUTSELECT
clear => reg1.OUTPUTSELECT
clear => reg1.OUTPUTSELECT
clear => reg1.OUTPUTSELECT
clear => reg0.OUTPUTSELECT
clear => reg0.OUTPUTSELECT
clear => reg0.OUTPUTSELECT
clear => reg0.OUTPUTSELECT
clear => reg0.OUTPUTSELECT
clear => reg0.OUTPUTSELECT
clear => reg0.OUTPUTSELECT
clear => reg0.OUTPUTSELECT
clear => reg0.OUTPUTSELECT
clear => reg0.OUTPUTSELECT
clear => reg0.OUTPUTSELECT
clear => reg0.OUTPUTSELECT
clear => reg0.OUTPUTSELECT
clear => reg0.OUTPUTSELECT
clear => reg0.OUTPUTSELECT
clear => reg0.OUTPUTSELECT
clear => reg0.OUTPUTSELECT
clear => reg0.OUTPUTSELECT
clear => reg0.OUTPUTSELECT
clear => reg0.OUTPUTSELECT
clear => reg0.OUTPUTSELECT
clear => reg0.OUTPUTSELECT
clear => reg0.OUTPUTSELECT
clear => reg0.OUTPUTSELECT
clear => reg0.OUTPUTSELECT
clear => reg0.OUTPUTSELECT
clear => reg0.OUTPUTSELECT
clear => reg0.OUTPUTSELECT
clear => reg0.OUTPUTSELECT
clear => reg0.OUTPUTSELECT
clear => reg0.OUTPUTSELECT
clear => reg0.OUTPUTSELECT


|p32m1|regs32x32:regsfile|regs32x8:reg2
p_reset => reg0[0].ACLR
p_reset => reg0[1].ACLR
p_reset => reg0[2].ACLR
p_reset => reg0[3].ACLR
p_reset => reg0[4].ACLR
p_reset => reg0[5].ACLR
p_reset => reg0[6].ACLR
p_reset => reg0[7].ACLR
p_reset => reg0[8].ACLR
p_reset => reg0[9].ACLR
p_reset => reg0[10].ACLR
p_reset => reg0[11].ACLR
p_reset => reg0[12].ACLR
p_reset => reg0[13].ACLR
p_reset => reg0[14].ACLR
p_reset => reg0[15].ACLR
p_reset => reg0[16].ACLR
p_reset => reg0[17].ACLR
p_reset => reg0[18].ACLR
p_reset => reg0[19].ACLR
p_reset => reg0[20].ACLR
p_reset => reg0[21].ACLR
p_reset => reg0[22].ACLR
p_reset => reg0[23].ACLR
p_reset => reg0[24].ACLR
p_reset => reg0[25].ACLR
p_reset => reg0[26].ACLR
p_reset => reg0[27].ACLR
p_reset => reg0[28].ACLR
p_reset => reg0[29].ACLR
p_reset => reg0[30].ACLR
p_reset => reg0[31].ACLR
p_reset => reg1[0].ACLR
p_reset => reg1[1].ACLR
p_reset => reg1[2].ACLR
p_reset => reg1[3].ACLR
p_reset => reg1[4].ACLR
p_reset => reg1[5].ACLR
p_reset => reg1[6].ACLR
p_reset => reg1[7].ACLR
p_reset => reg1[8].ACLR
p_reset => reg1[9].ACLR
p_reset => reg1[10].ACLR
p_reset => reg1[11].ACLR
p_reset => reg1[12].ACLR
p_reset => reg1[13].ACLR
p_reset => reg1[14].ACLR
p_reset => reg1[15].ACLR
p_reset => reg1[16].ACLR
p_reset => reg1[17].ACLR
p_reset => reg1[18].ACLR
p_reset => reg1[19].ACLR
p_reset => reg1[20].ACLR
p_reset => reg1[21].ACLR
p_reset => reg1[22].ACLR
p_reset => reg1[23].ACLR
p_reset => reg1[24].ACLR
p_reset => reg1[25].ACLR
p_reset => reg1[26].ACLR
p_reset => reg1[27].ACLR
p_reset => reg1[28].ACLR
p_reset => reg1[29].ACLR
p_reset => reg1[30].ACLR
p_reset => reg1[31].ACLR
p_reset => reg7[0].ACLR
p_reset => reg7[1].ACLR
p_reset => reg7[2].ACLR
p_reset => reg7[3].ACLR
p_reset => reg7[4].ACLR
p_reset => reg7[5].ACLR
p_reset => reg7[6].ACLR
p_reset => reg7[7].ACLR
p_reset => reg7[8].ACLR
p_reset => reg7[9].ACLR
p_reset => reg7[10].ACLR
p_reset => reg7[11].ACLR
p_reset => reg7[12].ACLR
p_reset => reg7[13].ACLR
p_reset => reg7[14].ACLR
p_reset => reg7[15].ACLR
p_reset => reg7[16].ACLR
p_reset => reg7[17].ACLR
p_reset => reg7[18].ACLR
p_reset => reg7[19].ACLR
p_reset => reg7[20].ACLR
p_reset => reg7[21].ACLR
p_reset => reg7[22].ACLR
p_reset => reg7[23].ACLR
p_reset => reg7[24].ACLR
p_reset => reg7[25].ACLR
p_reset => reg7[26].ACLR
p_reset => reg7[27].ACLR
p_reset => reg7[28].ACLR
p_reset => reg7[29].ACLR
p_reset => reg7[30].ACLR
p_reset => reg7[31].ACLR
p_reset => reg4[0].ACLR
p_reset => reg4[1].ACLR
p_reset => reg4[2].ACLR
p_reset => reg4[3].ACLR
p_reset => reg4[4].ACLR
p_reset => reg4[5].ACLR
p_reset => reg4[6].ACLR
p_reset => reg4[7].ACLR
p_reset => reg4[8].ACLR
p_reset => reg4[9].ACLR
p_reset => reg4[10].ACLR
p_reset => reg4[11].ACLR
p_reset => reg4[12].ACLR
p_reset => reg4[13].ACLR
p_reset => reg4[14].ACLR
p_reset => reg4[15].ACLR
p_reset => reg4[16].ACLR
p_reset => reg4[17].ACLR
p_reset => reg4[18].ACLR
p_reset => reg4[19].ACLR
p_reset => reg4[20].ACLR
p_reset => reg4[21].ACLR
p_reset => reg4[22].ACLR
p_reset => reg4[23].ACLR
p_reset => reg4[24].ACLR
p_reset => reg4[25].ACLR
p_reset => reg4[26].ACLR
p_reset => reg4[27].ACLR
p_reset => reg4[28].ACLR
p_reset => reg4[29].ACLR
p_reset => reg4[30].ACLR
p_reset => reg4[31].ACLR
p_reset => reg5[0].ACLR
p_reset => reg5[1].ACLR
p_reset => reg5[2].ACLR
p_reset => reg5[3].ACLR
p_reset => reg5[4].ACLR
p_reset => reg5[5].ACLR
p_reset => reg5[6].ACLR
p_reset => reg5[7].ACLR
p_reset => reg5[8].ACLR
p_reset => reg5[9].ACLR
p_reset => reg5[10].ACLR
p_reset => reg5[11].ACLR
p_reset => reg5[12].ACLR
p_reset => reg5[13].ACLR
p_reset => reg5[14].ACLR
p_reset => reg5[15].ACLR
p_reset => reg5[16].ACLR
p_reset => reg5[17].ACLR
p_reset => reg5[18].ACLR
p_reset => reg5[19].ACLR
p_reset => reg5[20].ACLR
p_reset => reg5[21].ACLR
p_reset => reg5[22].ACLR
p_reset => reg5[23].ACLR
p_reset => reg5[24].ACLR
p_reset => reg5[25].ACLR
p_reset => reg5[26].ACLR
p_reset => reg5[27].ACLR
p_reset => reg5[28].ACLR
p_reset => reg5[29].ACLR
p_reset => reg5[30].ACLR
p_reset => reg5[31].ACLR
p_reset => reg2[0].ACLR
p_reset => reg2[1].ACLR
p_reset => reg2[2].ACLR
p_reset => reg2[3].ACLR
p_reset => reg2[4].ACLR
p_reset => reg2[5].ACLR
p_reset => reg2[6].ACLR
p_reset => reg2[7].ACLR
p_reset => reg2[8].ACLR
p_reset => reg2[9].ACLR
p_reset => reg2[10].ACLR
p_reset => reg2[11].ACLR
p_reset => reg2[12].ACLR
p_reset => reg2[13].ACLR
p_reset => reg2[14].ACLR
p_reset => reg2[15].ACLR
p_reset => reg2[16].ACLR
p_reset => reg2[17].ACLR
p_reset => reg2[18].ACLR
p_reset => reg2[19].ACLR
p_reset => reg2[20].ACLR
p_reset => reg2[21].ACLR
p_reset => reg2[22].ACLR
p_reset => reg2[23].ACLR
p_reset => reg2[24].ACLR
p_reset => reg2[25].ACLR
p_reset => reg2[26].ACLR
p_reset => reg2[27].ACLR
p_reset => reg2[28].ACLR
p_reset => reg2[29].ACLR
p_reset => reg2[30].ACLR
p_reset => reg2[31].ACLR
p_reset => reg6[0].ACLR
p_reset => reg6[1].ACLR
p_reset => reg6[2].ACLR
p_reset => reg6[3].ACLR
p_reset => reg6[4].ACLR
p_reset => reg6[5].ACLR
p_reset => reg6[6].ACLR
p_reset => reg6[7].ACLR
p_reset => reg6[8].ACLR
p_reset => reg6[9].ACLR
p_reset => reg6[10].ACLR
p_reset => reg6[11].ACLR
p_reset => reg6[12].ACLR
p_reset => reg6[13].ACLR
p_reset => reg6[14].ACLR
p_reset => reg6[15].ACLR
p_reset => reg6[16].ACLR
p_reset => reg6[17].ACLR
p_reset => reg6[18].ACLR
p_reset => reg6[19].ACLR
p_reset => reg6[20].ACLR
p_reset => reg6[21].ACLR
p_reset => reg6[22].ACLR
p_reset => reg6[23].ACLR
p_reset => reg6[24].ACLR
p_reset => reg6[25].ACLR
p_reset => reg6[26].ACLR
p_reset => reg6[27].ACLR
p_reset => reg6[28].ACLR
p_reset => reg6[29].ACLR
p_reset => reg6[30].ACLR
p_reset => reg6[31].ACLR
p_reset => reg3[0].ACLR
p_reset => reg3[1].ACLR
p_reset => reg3[2].ACLR
p_reset => reg3[3].ACLR
p_reset => reg3[4].ACLR
p_reset => reg3[5].ACLR
p_reset => reg3[6].ACLR
p_reset => reg3[7].ACLR
p_reset => reg3[8].ACLR
p_reset => reg3[9].ACLR
p_reset => reg3[10].ACLR
p_reset => reg3[11].ACLR
p_reset => reg3[12].ACLR
p_reset => reg3[13].ACLR
p_reset => reg3[14].ACLR
p_reset => reg3[15].ACLR
p_reset => reg3[16].ACLR
p_reset => reg3[17].ACLR
p_reset => reg3[18].ACLR
p_reset => reg3[19].ACLR
p_reset => reg3[20].ACLR
p_reset => reg3[21].ACLR
p_reset => reg3[22].ACLR
p_reset => reg3[23].ACLR
p_reset => reg3[24].ACLR
p_reset => reg3[25].ACLR
p_reset => reg3[26].ACLR
p_reset => reg3[27].ACLR
p_reset => reg3[28].ACLR
p_reset => reg3[29].ACLR
p_reset => reg3[30].ACLR
p_reset => reg3[31].ACLR
m_clock => reg0[0].CLK
m_clock => reg0[1].CLK
m_clock => reg0[2].CLK
m_clock => reg0[3].CLK
m_clock => reg0[4].CLK
m_clock => reg0[5].CLK
m_clock => reg0[6].CLK
m_clock => reg0[7].CLK
m_clock => reg0[8].CLK
m_clock => reg0[9].CLK
m_clock => reg0[10].CLK
m_clock => reg0[11].CLK
m_clock => reg0[12].CLK
m_clock => reg0[13].CLK
m_clock => reg0[14].CLK
m_clock => reg0[15].CLK
m_clock => reg0[16].CLK
m_clock => reg0[17].CLK
m_clock => reg0[18].CLK
m_clock => reg0[19].CLK
m_clock => reg0[20].CLK
m_clock => reg0[21].CLK
m_clock => reg0[22].CLK
m_clock => reg0[23].CLK
m_clock => reg0[24].CLK
m_clock => reg0[25].CLK
m_clock => reg0[26].CLK
m_clock => reg0[27].CLK
m_clock => reg0[28].CLK
m_clock => reg0[29].CLK
m_clock => reg0[30].CLK
m_clock => reg0[31].CLK
m_clock => reg1[0].CLK
m_clock => reg1[1].CLK
m_clock => reg1[2].CLK
m_clock => reg1[3].CLK
m_clock => reg1[4].CLK
m_clock => reg1[5].CLK
m_clock => reg1[6].CLK
m_clock => reg1[7].CLK
m_clock => reg1[8].CLK
m_clock => reg1[9].CLK
m_clock => reg1[10].CLK
m_clock => reg1[11].CLK
m_clock => reg1[12].CLK
m_clock => reg1[13].CLK
m_clock => reg1[14].CLK
m_clock => reg1[15].CLK
m_clock => reg1[16].CLK
m_clock => reg1[17].CLK
m_clock => reg1[18].CLK
m_clock => reg1[19].CLK
m_clock => reg1[20].CLK
m_clock => reg1[21].CLK
m_clock => reg1[22].CLK
m_clock => reg1[23].CLK
m_clock => reg1[24].CLK
m_clock => reg1[25].CLK
m_clock => reg1[26].CLK
m_clock => reg1[27].CLK
m_clock => reg1[28].CLK
m_clock => reg1[29].CLK
m_clock => reg1[30].CLK
m_clock => reg1[31].CLK
m_clock => reg7[0].CLK
m_clock => reg7[1].CLK
m_clock => reg7[2].CLK
m_clock => reg7[3].CLK
m_clock => reg7[4].CLK
m_clock => reg7[5].CLK
m_clock => reg7[6].CLK
m_clock => reg7[7].CLK
m_clock => reg7[8].CLK
m_clock => reg7[9].CLK
m_clock => reg7[10].CLK
m_clock => reg7[11].CLK
m_clock => reg7[12].CLK
m_clock => reg7[13].CLK
m_clock => reg7[14].CLK
m_clock => reg7[15].CLK
m_clock => reg7[16].CLK
m_clock => reg7[17].CLK
m_clock => reg7[18].CLK
m_clock => reg7[19].CLK
m_clock => reg7[20].CLK
m_clock => reg7[21].CLK
m_clock => reg7[22].CLK
m_clock => reg7[23].CLK
m_clock => reg7[24].CLK
m_clock => reg7[25].CLK
m_clock => reg7[26].CLK
m_clock => reg7[27].CLK
m_clock => reg7[28].CLK
m_clock => reg7[29].CLK
m_clock => reg7[30].CLK
m_clock => reg7[31].CLK
m_clock => reg4[0].CLK
m_clock => reg4[1].CLK
m_clock => reg4[2].CLK
m_clock => reg4[3].CLK
m_clock => reg4[4].CLK
m_clock => reg4[5].CLK
m_clock => reg4[6].CLK
m_clock => reg4[7].CLK
m_clock => reg4[8].CLK
m_clock => reg4[9].CLK
m_clock => reg4[10].CLK
m_clock => reg4[11].CLK
m_clock => reg4[12].CLK
m_clock => reg4[13].CLK
m_clock => reg4[14].CLK
m_clock => reg4[15].CLK
m_clock => reg4[16].CLK
m_clock => reg4[17].CLK
m_clock => reg4[18].CLK
m_clock => reg4[19].CLK
m_clock => reg4[20].CLK
m_clock => reg4[21].CLK
m_clock => reg4[22].CLK
m_clock => reg4[23].CLK
m_clock => reg4[24].CLK
m_clock => reg4[25].CLK
m_clock => reg4[26].CLK
m_clock => reg4[27].CLK
m_clock => reg4[28].CLK
m_clock => reg4[29].CLK
m_clock => reg4[30].CLK
m_clock => reg4[31].CLK
m_clock => reg5[0].CLK
m_clock => reg5[1].CLK
m_clock => reg5[2].CLK
m_clock => reg5[3].CLK
m_clock => reg5[4].CLK
m_clock => reg5[5].CLK
m_clock => reg5[6].CLK
m_clock => reg5[7].CLK
m_clock => reg5[8].CLK
m_clock => reg5[9].CLK
m_clock => reg5[10].CLK
m_clock => reg5[11].CLK
m_clock => reg5[12].CLK
m_clock => reg5[13].CLK
m_clock => reg5[14].CLK
m_clock => reg5[15].CLK
m_clock => reg5[16].CLK
m_clock => reg5[17].CLK
m_clock => reg5[18].CLK
m_clock => reg5[19].CLK
m_clock => reg5[20].CLK
m_clock => reg5[21].CLK
m_clock => reg5[22].CLK
m_clock => reg5[23].CLK
m_clock => reg5[24].CLK
m_clock => reg5[25].CLK
m_clock => reg5[26].CLK
m_clock => reg5[27].CLK
m_clock => reg5[28].CLK
m_clock => reg5[29].CLK
m_clock => reg5[30].CLK
m_clock => reg5[31].CLK
m_clock => reg2[0].CLK
m_clock => reg2[1].CLK
m_clock => reg2[2].CLK
m_clock => reg2[3].CLK
m_clock => reg2[4].CLK
m_clock => reg2[5].CLK
m_clock => reg2[6].CLK
m_clock => reg2[7].CLK
m_clock => reg2[8].CLK
m_clock => reg2[9].CLK
m_clock => reg2[10].CLK
m_clock => reg2[11].CLK
m_clock => reg2[12].CLK
m_clock => reg2[13].CLK
m_clock => reg2[14].CLK
m_clock => reg2[15].CLK
m_clock => reg2[16].CLK
m_clock => reg2[17].CLK
m_clock => reg2[18].CLK
m_clock => reg2[19].CLK
m_clock => reg2[20].CLK
m_clock => reg2[21].CLK
m_clock => reg2[22].CLK
m_clock => reg2[23].CLK
m_clock => reg2[24].CLK
m_clock => reg2[25].CLK
m_clock => reg2[26].CLK
m_clock => reg2[27].CLK
m_clock => reg2[28].CLK
m_clock => reg2[29].CLK
m_clock => reg2[30].CLK
m_clock => reg2[31].CLK
m_clock => reg6[0].CLK
m_clock => reg6[1].CLK
m_clock => reg6[2].CLK
m_clock => reg6[3].CLK
m_clock => reg6[4].CLK
m_clock => reg6[5].CLK
m_clock => reg6[6].CLK
m_clock => reg6[7].CLK
m_clock => reg6[8].CLK
m_clock => reg6[9].CLK
m_clock => reg6[10].CLK
m_clock => reg6[11].CLK
m_clock => reg6[12].CLK
m_clock => reg6[13].CLK
m_clock => reg6[14].CLK
m_clock => reg6[15].CLK
m_clock => reg6[16].CLK
m_clock => reg6[17].CLK
m_clock => reg6[18].CLK
m_clock => reg6[19].CLK
m_clock => reg6[20].CLK
m_clock => reg6[21].CLK
m_clock => reg6[22].CLK
m_clock => reg6[23].CLK
m_clock => reg6[24].CLK
m_clock => reg6[25].CLK
m_clock => reg6[26].CLK
m_clock => reg6[27].CLK
m_clock => reg6[28].CLK
m_clock => reg6[29].CLK
m_clock => reg6[30].CLK
m_clock => reg6[31].CLK
m_clock => reg3[0].CLK
m_clock => reg3[1].CLK
m_clock => reg3[2].CLK
m_clock => reg3[3].CLK
m_clock => reg3[4].CLK
m_clock => reg3[5].CLK
m_clock => reg3[6].CLK
m_clock => reg3[7].CLK
m_clock => reg3[8].CLK
m_clock => reg3[9].CLK
m_clock => reg3[10].CLK
m_clock => reg3[11].CLK
m_clock => reg3[12].CLK
m_clock => reg3[13].CLK
m_clock => reg3[14].CLK
m_clock => reg3[15].CLK
m_clock => reg3[16].CLK
m_clock => reg3[17].CLK
m_clock => reg3[18].CLK
m_clock => reg3[19].CLK
m_clock => reg3[20].CLK
m_clock => reg3[21].CLK
m_clock => reg3[22].CLK
m_clock => reg3[23].CLK
m_clock => reg3[24].CLK
m_clock => reg3[25].CLK
m_clock => reg3[26].CLK
m_clock => reg3[27].CLK
m_clock => reg3[28].CLK
m_clock => reg3[29].CLK
m_clock => reg3[30].CLK
m_clock => reg3[31].CLK
in[0] => reg3.DATAB
in[0] => reg6.DATAB
in[0] => reg2.DATAB
in[0] => reg5.DATAB
in[0] => reg4.DATAB
in[0] => reg7.DATAB
in[0] => reg1.DATAB
in[0] => reg0.DATAB
in[1] => reg3.DATAB
in[1] => reg6.DATAB
in[1] => reg2.DATAB
in[1] => reg5.DATAB
in[1] => reg4.DATAB
in[1] => reg7.DATAB
in[1] => reg1.DATAB
in[1] => reg0.DATAB
in[2] => reg3.DATAB
in[2] => reg6.DATAB
in[2] => reg2.DATAB
in[2] => reg5.DATAB
in[2] => reg4.DATAB
in[2] => reg7.DATAB
in[2] => reg1.DATAB
in[2] => reg0.DATAB
in[3] => reg3.DATAB
in[3] => reg6.DATAB
in[3] => reg2.DATAB
in[3] => reg5.DATAB
in[3] => reg4.DATAB
in[3] => reg7.DATAB
in[3] => reg1.DATAB
in[3] => reg0.DATAB
in[4] => reg3.DATAB
in[4] => reg6.DATAB
in[4] => reg2.DATAB
in[4] => reg5.DATAB
in[4] => reg4.DATAB
in[4] => reg7.DATAB
in[4] => reg1.DATAB
in[4] => reg0.DATAB
in[5] => reg3.DATAB
in[5] => reg6.DATAB
in[5] => reg2.DATAB
in[5] => reg5.DATAB
in[5] => reg4.DATAB
in[5] => reg7.DATAB
in[5] => reg1.DATAB
in[5] => reg0.DATAB
in[6] => reg3.DATAB
in[6] => reg6.DATAB
in[6] => reg2.DATAB
in[6] => reg5.DATAB
in[6] => reg4.DATAB
in[6] => reg7.DATAB
in[6] => reg1.DATAB
in[6] => reg0.DATAB
in[7] => reg3.DATAB
in[7] => reg6.DATAB
in[7] => reg2.DATAB
in[7] => reg5.DATAB
in[7] => reg4.DATAB
in[7] => reg7.DATAB
in[7] => reg1.DATAB
in[7] => reg0.DATAB
in[8] => reg3.DATAB
in[8] => reg6.DATAB
in[8] => reg2.DATAB
in[8] => reg5.DATAB
in[8] => reg4.DATAB
in[8] => reg7.DATAB
in[8] => reg1.DATAB
in[8] => reg0.DATAB
in[9] => reg3.DATAB
in[9] => reg6.DATAB
in[9] => reg2.DATAB
in[9] => reg5.DATAB
in[9] => reg4.DATAB
in[9] => reg7.DATAB
in[9] => reg1.DATAB
in[9] => reg0.DATAB
in[10] => reg3.DATAB
in[10] => reg6.DATAB
in[10] => reg2.DATAB
in[10] => reg5.DATAB
in[10] => reg4.DATAB
in[10] => reg7.DATAB
in[10] => reg1.DATAB
in[10] => reg0.DATAB
in[11] => reg3.DATAB
in[11] => reg6.DATAB
in[11] => reg2.DATAB
in[11] => reg5.DATAB
in[11] => reg4.DATAB
in[11] => reg7.DATAB
in[11] => reg1.DATAB
in[11] => reg0.DATAB
in[12] => reg3.DATAB
in[12] => reg6.DATAB
in[12] => reg2.DATAB
in[12] => reg5.DATAB
in[12] => reg4.DATAB
in[12] => reg7.DATAB
in[12] => reg1.DATAB
in[12] => reg0.DATAB
in[13] => reg3.DATAB
in[13] => reg6.DATAB
in[13] => reg2.DATAB
in[13] => reg5.DATAB
in[13] => reg4.DATAB
in[13] => reg7.DATAB
in[13] => reg1.DATAB
in[13] => reg0.DATAB
in[14] => reg3.DATAB
in[14] => reg6.DATAB
in[14] => reg2.DATAB
in[14] => reg5.DATAB
in[14] => reg4.DATAB
in[14] => reg7.DATAB
in[14] => reg1.DATAB
in[14] => reg0.DATAB
in[15] => reg3.DATAB
in[15] => reg6.DATAB
in[15] => reg2.DATAB
in[15] => reg5.DATAB
in[15] => reg4.DATAB
in[15] => reg7.DATAB
in[15] => reg1.DATAB
in[15] => reg0.DATAB
in[16] => reg3.DATAB
in[16] => reg6.DATAB
in[16] => reg2.DATAB
in[16] => reg5.DATAB
in[16] => reg4.DATAB
in[16] => reg7.DATAB
in[16] => reg1.DATAB
in[16] => reg0.DATAB
in[17] => reg3.DATAB
in[17] => reg6.DATAB
in[17] => reg2.DATAB
in[17] => reg5.DATAB
in[17] => reg4.DATAB
in[17] => reg7.DATAB
in[17] => reg1.DATAB
in[17] => reg0.DATAB
in[18] => reg3.DATAB
in[18] => reg6.DATAB
in[18] => reg2.DATAB
in[18] => reg5.DATAB
in[18] => reg4.DATAB
in[18] => reg7.DATAB
in[18] => reg1.DATAB
in[18] => reg0.DATAB
in[19] => reg3.DATAB
in[19] => reg6.DATAB
in[19] => reg2.DATAB
in[19] => reg5.DATAB
in[19] => reg4.DATAB
in[19] => reg7.DATAB
in[19] => reg1.DATAB
in[19] => reg0.DATAB
in[20] => reg3.DATAB
in[20] => reg6.DATAB
in[20] => reg2.DATAB
in[20] => reg5.DATAB
in[20] => reg4.DATAB
in[20] => reg7.DATAB
in[20] => reg1.DATAB
in[20] => reg0.DATAB
in[21] => reg3.DATAB
in[21] => reg6.DATAB
in[21] => reg2.DATAB
in[21] => reg5.DATAB
in[21] => reg4.DATAB
in[21] => reg7.DATAB
in[21] => reg1.DATAB
in[21] => reg0.DATAB
in[22] => reg3.DATAB
in[22] => reg6.DATAB
in[22] => reg2.DATAB
in[22] => reg5.DATAB
in[22] => reg4.DATAB
in[22] => reg7.DATAB
in[22] => reg1.DATAB
in[22] => reg0.DATAB
in[23] => reg3.DATAB
in[23] => reg6.DATAB
in[23] => reg2.DATAB
in[23] => reg5.DATAB
in[23] => reg4.DATAB
in[23] => reg7.DATAB
in[23] => reg1.DATAB
in[23] => reg0.DATAB
in[24] => reg3.DATAB
in[24] => reg6.DATAB
in[24] => reg2.DATAB
in[24] => reg5.DATAB
in[24] => reg4.DATAB
in[24] => reg7.DATAB
in[24] => reg1.DATAB
in[24] => reg0.DATAB
in[25] => reg3.DATAB
in[25] => reg6.DATAB
in[25] => reg2.DATAB
in[25] => reg5.DATAB
in[25] => reg4.DATAB
in[25] => reg7.DATAB
in[25] => reg1.DATAB
in[25] => reg0.DATAB
in[26] => reg3.DATAB
in[26] => reg6.DATAB
in[26] => reg2.DATAB
in[26] => reg5.DATAB
in[26] => reg4.DATAB
in[26] => reg7.DATAB
in[26] => reg1.DATAB
in[26] => reg0.DATAB
in[27] => reg3.DATAB
in[27] => reg6.DATAB
in[27] => reg2.DATAB
in[27] => reg5.DATAB
in[27] => reg4.DATAB
in[27] => reg7.DATAB
in[27] => reg1.DATAB
in[27] => reg0.DATAB
in[28] => reg3.DATAB
in[28] => reg6.DATAB
in[28] => reg2.DATAB
in[28] => reg5.DATAB
in[28] => reg4.DATAB
in[28] => reg7.DATAB
in[28] => reg1.DATAB
in[28] => reg0.DATAB
in[29] => reg3.DATAB
in[29] => reg6.DATAB
in[29] => reg2.DATAB
in[29] => reg5.DATAB
in[29] => reg4.DATAB
in[29] => reg7.DATAB
in[29] => reg1.DATAB
in[29] => reg0.DATAB
in[30] => reg3.DATAB
in[30] => reg6.DATAB
in[30] => reg2.DATAB
in[30] => reg5.DATAB
in[30] => reg4.DATAB
in[30] => reg7.DATAB
in[30] => reg1.DATAB
in[30] => reg0.DATAB
in[31] => reg3.DATAB
in[31] => reg6.DATAB
in[31] => reg2.DATAB
in[31] => reg5.DATAB
in[31] => reg4.DATAB
in[31] => reg7.DATAB
in[31] => reg1.DATAB
in[31] => reg0.DATAB
in_addr[0] => Equal9.IN2
in_addr[0] => Equal10.IN0
in_addr[0] => Equal11.IN2
in_addr[0] => Equal12.IN1
in_addr[0] => Equal13.IN2
in_addr[0] => Equal14.IN1
in_addr[0] => Equal15.IN2
in_addr[0] => Equal16.IN2
in_addr[1] => Equal9.IN1
in_addr[1] => Equal10.IN2
in_addr[1] => Equal11.IN0
in_addr[1] => Equal12.IN0
in_addr[1] => Equal13.IN1
in_addr[1] => Equal14.IN2
in_addr[1] => Equal15.IN1
in_addr[1] => Equal16.IN1
in_addr[2] => Equal9.IN0
in_addr[2] => Equal10.IN1
in_addr[2] => Equal11.IN1
in_addr[2] => Equal12.IN2
in_addr[2] => Equal13.IN0
in_addr[2] => Equal14.IN0
in_addr[2] => Equal15.IN0
in_addr[2] => Equal16.IN0
a_addr[0] => Equal8.IN2
a_addr[0] => Equal17.IN0
a_addr[0] => Equal18.IN2
a_addr[0] => Equal19.IN1
a_addr[0] => Equal20.IN2
a_addr[0] => Equal21.IN1
a_addr[0] => Equal22.IN2
a_addr[0] => Equal23.IN2
a_addr[1] => Equal8.IN1
a_addr[1] => Equal17.IN2
a_addr[1] => Equal18.IN0
a_addr[1] => Equal19.IN0
a_addr[1] => Equal20.IN1
a_addr[1] => Equal21.IN2
a_addr[1] => Equal22.IN1
a_addr[1] => Equal23.IN1
a_addr[2] => Equal8.IN0
a_addr[2] => Equal17.IN1
a_addr[2] => Equal18.IN1
a_addr[2] => Equal19.IN2
a_addr[2] => Equal20.IN0
a_addr[2] => Equal21.IN0
a_addr[2] => Equal22.IN0
a_addr[2] => Equal23.IN0
b_addr[0] => Equal0.IN2
b_addr[0] => Equal1.IN0
b_addr[0] => Equal2.IN2
b_addr[0] => Equal3.IN1
b_addr[0] => Equal4.IN2
b_addr[0] => Equal5.IN1
b_addr[0] => Equal6.IN2
b_addr[0] => Equal7.IN2
b_addr[1] => Equal0.IN1
b_addr[1] => Equal1.IN2
b_addr[1] => Equal2.IN0
b_addr[1] => Equal3.IN0
b_addr[1] => Equal4.IN1
b_addr[1] => Equal5.IN2
b_addr[1] => Equal6.IN1
b_addr[1] => Equal7.IN1
b_addr[2] => Equal0.IN0
b_addr[2] => Equal1.IN1
b_addr[2] => Equal2.IN1
b_addr[2] => Equal3.IN2
b_addr[2] => Equal4.IN0
b_addr[2] => Equal5.IN0
b_addr[2] => Equal6.IN0
b_addr[2] => Equal7.IN0
a[0] <= __net1.DB_MAX_OUTPUT_PORT_TYPE
a[1] <= __net1.DB_MAX_OUTPUT_PORT_TYPE
a[2] <= __net1.DB_MAX_OUTPUT_PORT_TYPE
a[3] <= __net1.DB_MAX_OUTPUT_PORT_TYPE
a[4] <= __net1.DB_MAX_OUTPUT_PORT_TYPE
a[5] <= __net1.DB_MAX_OUTPUT_PORT_TYPE
a[6] <= __net1.DB_MAX_OUTPUT_PORT_TYPE
a[7] <= __net1.DB_MAX_OUTPUT_PORT_TYPE
a[8] <= __net1.DB_MAX_OUTPUT_PORT_TYPE
a[9] <= __net1.DB_MAX_OUTPUT_PORT_TYPE
a[10] <= __net1.DB_MAX_OUTPUT_PORT_TYPE
a[11] <= __net1.DB_MAX_OUTPUT_PORT_TYPE
a[12] <= __net1.DB_MAX_OUTPUT_PORT_TYPE
a[13] <= __net1.DB_MAX_OUTPUT_PORT_TYPE
a[14] <= __net1.DB_MAX_OUTPUT_PORT_TYPE
a[15] <= __net1.DB_MAX_OUTPUT_PORT_TYPE
a[16] <= __net1.DB_MAX_OUTPUT_PORT_TYPE
a[17] <= __net1.DB_MAX_OUTPUT_PORT_TYPE
a[18] <= __net1.DB_MAX_OUTPUT_PORT_TYPE
a[19] <= __net1.DB_MAX_OUTPUT_PORT_TYPE
a[20] <= __net1.DB_MAX_OUTPUT_PORT_TYPE
a[21] <= __net1.DB_MAX_OUTPUT_PORT_TYPE
a[22] <= __net1.DB_MAX_OUTPUT_PORT_TYPE
a[23] <= __net1.DB_MAX_OUTPUT_PORT_TYPE
a[24] <= __net1.DB_MAX_OUTPUT_PORT_TYPE
a[25] <= __net1.DB_MAX_OUTPUT_PORT_TYPE
a[26] <= __net1.DB_MAX_OUTPUT_PORT_TYPE
a[27] <= __net1.DB_MAX_OUTPUT_PORT_TYPE
a[28] <= __net1.DB_MAX_OUTPUT_PORT_TYPE
a[29] <= __net1.DB_MAX_OUTPUT_PORT_TYPE
a[30] <= __net1.DB_MAX_OUTPUT_PORT_TYPE
a[31] <= __net1.DB_MAX_OUTPUT_PORT_TYPE
b[0] <= __net11.DB_MAX_OUTPUT_PORT_TYPE
b[1] <= __net11.DB_MAX_OUTPUT_PORT_TYPE
b[2] <= __net11.DB_MAX_OUTPUT_PORT_TYPE
b[3] <= __net11.DB_MAX_OUTPUT_PORT_TYPE
b[4] <= __net11.DB_MAX_OUTPUT_PORT_TYPE
b[5] <= __net11.DB_MAX_OUTPUT_PORT_TYPE
b[6] <= __net11.DB_MAX_OUTPUT_PORT_TYPE
b[7] <= __net11.DB_MAX_OUTPUT_PORT_TYPE
b[8] <= __net11.DB_MAX_OUTPUT_PORT_TYPE
b[9] <= __net11.DB_MAX_OUTPUT_PORT_TYPE
b[10] <= __net11.DB_MAX_OUTPUT_PORT_TYPE
b[11] <= __net11.DB_MAX_OUTPUT_PORT_TYPE
b[12] <= __net11.DB_MAX_OUTPUT_PORT_TYPE
b[13] <= __net11.DB_MAX_OUTPUT_PORT_TYPE
b[14] <= __net11.DB_MAX_OUTPUT_PORT_TYPE
b[15] <= __net11.DB_MAX_OUTPUT_PORT_TYPE
b[16] <= __net11.DB_MAX_OUTPUT_PORT_TYPE
b[17] <= __net11.DB_MAX_OUTPUT_PORT_TYPE
b[18] <= __net11.DB_MAX_OUTPUT_PORT_TYPE
b[19] <= __net11.DB_MAX_OUTPUT_PORT_TYPE
b[20] <= __net11.DB_MAX_OUTPUT_PORT_TYPE
b[21] <= __net11.DB_MAX_OUTPUT_PORT_TYPE
b[22] <= __net11.DB_MAX_OUTPUT_PORT_TYPE
b[23] <= __net11.DB_MAX_OUTPUT_PORT_TYPE
b[24] <= __net11.DB_MAX_OUTPUT_PORT_TYPE
b[25] <= __net11.DB_MAX_OUTPUT_PORT_TYPE
b[26] <= __net11.DB_MAX_OUTPUT_PORT_TYPE
b[27] <= __net11.DB_MAX_OUTPUT_PORT_TYPE
b[28] <= __net11.DB_MAX_OUTPUT_PORT_TYPE
b[29] <= __net11.DB_MAX_OUTPUT_PORT_TYPE
b[30] <= __net11.DB_MAX_OUTPUT_PORT_TYPE
b[31] <= __net11.DB_MAX_OUTPUT_PORT_TYPE
read_a => __net1.IN1
read_a => __net1.IN1
read_a => __net1.IN1
read_a => __net1.IN1
read_a => __net1.IN1
read_a => __net1.IN1
read_a => __net1.IN1
read_a => __net1.IN1
read_b => __net11.IN1
read_b => __net11.IN1
read_b => __net11.IN1
read_b => __net11.IN1
read_b => __net11.IN1
read_b => __net11.IN1
read_b => __net11.IN1
read_b => __net11.IN1
write => always0.IN1
write => always0.IN1
write => always0.IN1
write => always1.IN1
write => always1.IN1
write => always1.IN1
write => always5.IN1
write => always7.IN1
clear => reg3.OUTPUTSELECT
clear => reg3.OUTPUTSELECT
clear => reg3.OUTPUTSELECT
clear => reg3.OUTPUTSELECT
clear => reg3.OUTPUTSELECT
clear => reg3.OUTPUTSELECT
clear => reg3.OUTPUTSELECT
clear => reg3.OUTPUTSELECT
clear => reg3.OUTPUTSELECT
clear => reg3.OUTPUTSELECT
clear => reg3.OUTPUTSELECT
clear => reg3.OUTPUTSELECT
clear => reg3.OUTPUTSELECT
clear => reg3.OUTPUTSELECT
clear => reg3.OUTPUTSELECT
clear => reg3.OUTPUTSELECT
clear => reg3.OUTPUTSELECT
clear => reg3.OUTPUTSELECT
clear => reg3.OUTPUTSELECT
clear => reg3.OUTPUTSELECT
clear => reg3.OUTPUTSELECT
clear => reg3.OUTPUTSELECT
clear => reg3.OUTPUTSELECT
clear => reg3.OUTPUTSELECT
clear => reg3.OUTPUTSELECT
clear => reg3.OUTPUTSELECT
clear => reg3.OUTPUTSELECT
clear => reg3.OUTPUTSELECT
clear => reg3.OUTPUTSELECT
clear => reg3.OUTPUTSELECT
clear => reg3.OUTPUTSELECT
clear => reg3.OUTPUTSELECT
clear => reg6.OUTPUTSELECT
clear => reg6.OUTPUTSELECT
clear => reg6.OUTPUTSELECT
clear => reg6.OUTPUTSELECT
clear => reg6.OUTPUTSELECT
clear => reg6.OUTPUTSELECT
clear => reg6.OUTPUTSELECT
clear => reg6.OUTPUTSELECT
clear => reg6.OUTPUTSELECT
clear => reg6.OUTPUTSELECT
clear => reg6.OUTPUTSELECT
clear => reg6.OUTPUTSELECT
clear => reg6.OUTPUTSELECT
clear => reg6.OUTPUTSELECT
clear => reg6.OUTPUTSELECT
clear => reg6.OUTPUTSELECT
clear => reg6.OUTPUTSELECT
clear => reg6.OUTPUTSELECT
clear => reg6.OUTPUTSELECT
clear => reg6.OUTPUTSELECT
clear => reg6.OUTPUTSELECT
clear => reg6.OUTPUTSELECT
clear => reg6.OUTPUTSELECT
clear => reg6.OUTPUTSELECT
clear => reg6.OUTPUTSELECT
clear => reg6.OUTPUTSELECT
clear => reg6.OUTPUTSELECT
clear => reg6.OUTPUTSELECT
clear => reg6.OUTPUTSELECT
clear => reg6.OUTPUTSELECT
clear => reg6.OUTPUTSELECT
clear => reg6.OUTPUTSELECT
clear => reg2.OUTPUTSELECT
clear => reg2.OUTPUTSELECT
clear => reg2.OUTPUTSELECT
clear => reg2.OUTPUTSELECT
clear => reg2.OUTPUTSELECT
clear => reg2.OUTPUTSELECT
clear => reg2.OUTPUTSELECT
clear => reg2.OUTPUTSELECT
clear => reg2.OUTPUTSELECT
clear => reg2.OUTPUTSELECT
clear => reg2.OUTPUTSELECT
clear => reg2.OUTPUTSELECT
clear => reg2.OUTPUTSELECT
clear => reg2.OUTPUTSELECT
clear => reg2.OUTPUTSELECT
clear => reg2.OUTPUTSELECT
clear => reg2.OUTPUTSELECT
clear => reg2.OUTPUTSELECT
clear => reg2.OUTPUTSELECT
clear => reg2.OUTPUTSELECT
clear => reg2.OUTPUTSELECT
clear => reg2.OUTPUTSELECT
clear => reg2.OUTPUTSELECT
clear => reg2.OUTPUTSELECT
clear => reg2.OUTPUTSELECT
clear => reg2.OUTPUTSELECT
clear => reg2.OUTPUTSELECT
clear => reg2.OUTPUTSELECT
clear => reg2.OUTPUTSELECT
clear => reg2.OUTPUTSELECT
clear => reg2.OUTPUTSELECT
clear => reg2.OUTPUTSELECT
clear => reg5.OUTPUTSELECT
clear => reg5.OUTPUTSELECT
clear => reg5.OUTPUTSELECT
clear => reg5.OUTPUTSELECT
clear => reg5.OUTPUTSELECT
clear => reg5.OUTPUTSELECT
clear => reg5.OUTPUTSELECT
clear => reg5.OUTPUTSELECT
clear => reg5.OUTPUTSELECT
clear => reg5.OUTPUTSELECT
clear => reg5.OUTPUTSELECT
clear => reg5.OUTPUTSELECT
clear => reg5.OUTPUTSELECT
clear => reg5.OUTPUTSELECT
clear => reg5.OUTPUTSELECT
clear => reg5.OUTPUTSELECT
clear => reg5.OUTPUTSELECT
clear => reg5.OUTPUTSELECT
clear => reg5.OUTPUTSELECT
clear => reg5.OUTPUTSELECT
clear => reg5.OUTPUTSELECT
clear => reg5.OUTPUTSELECT
clear => reg5.OUTPUTSELECT
clear => reg5.OUTPUTSELECT
clear => reg5.OUTPUTSELECT
clear => reg5.OUTPUTSELECT
clear => reg5.OUTPUTSELECT
clear => reg5.OUTPUTSELECT
clear => reg5.OUTPUTSELECT
clear => reg5.OUTPUTSELECT
clear => reg5.OUTPUTSELECT
clear => reg5.OUTPUTSELECT
clear => reg4.OUTPUTSELECT
clear => reg4.OUTPUTSELECT
clear => reg4.OUTPUTSELECT
clear => reg4.OUTPUTSELECT
clear => reg4.OUTPUTSELECT
clear => reg4.OUTPUTSELECT
clear => reg4.OUTPUTSELECT
clear => reg4.OUTPUTSELECT
clear => reg4.OUTPUTSELECT
clear => reg4.OUTPUTSELECT
clear => reg4.OUTPUTSELECT
clear => reg4.OUTPUTSELECT
clear => reg4.OUTPUTSELECT
clear => reg4.OUTPUTSELECT
clear => reg4.OUTPUTSELECT
clear => reg4.OUTPUTSELECT
clear => reg4.OUTPUTSELECT
clear => reg4.OUTPUTSELECT
clear => reg4.OUTPUTSELECT
clear => reg4.OUTPUTSELECT
clear => reg4.OUTPUTSELECT
clear => reg4.OUTPUTSELECT
clear => reg4.OUTPUTSELECT
clear => reg4.OUTPUTSELECT
clear => reg4.OUTPUTSELECT
clear => reg4.OUTPUTSELECT
clear => reg4.OUTPUTSELECT
clear => reg4.OUTPUTSELECT
clear => reg4.OUTPUTSELECT
clear => reg4.OUTPUTSELECT
clear => reg4.OUTPUTSELECT
clear => reg4.OUTPUTSELECT
clear => reg7.OUTPUTSELECT
clear => reg7.OUTPUTSELECT
clear => reg7.OUTPUTSELECT
clear => reg7.OUTPUTSELECT
clear => reg7.OUTPUTSELECT
clear => reg7.OUTPUTSELECT
clear => reg7.OUTPUTSELECT
clear => reg7.OUTPUTSELECT
clear => reg7.OUTPUTSELECT
clear => reg7.OUTPUTSELECT
clear => reg7.OUTPUTSELECT
clear => reg7.OUTPUTSELECT
clear => reg7.OUTPUTSELECT
clear => reg7.OUTPUTSELECT
clear => reg7.OUTPUTSELECT
clear => reg7.OUTPUTSELECT
clear => reg7.OUTPUTSELECT
clear => reg7.OUTPUTSELECT
clear => reg7.OUTPUTSELECT
clear => reg7.OUTPUTSELECT
clear => reg7.OUTPUTSELECT
clear => reg7.OUTPUTSELECT
clear => reg7.OUTPUTSELECT
clear => reg7.OUTPUTSELECT
clear => reg7.OUTPUTSELECT
clear => reg7.OUTPUTSELECT
clear => reg7.OUTPUTSELECT
clear => reg7.OUTPUTSELECT
clear => reg7.OUTPUTSELECT
clear => reg7.OUTPUTSELECT
clear => reg7.OUTPUTSELECT
clear => reg7.OUTPUTSELECT
clear => reg1.OUTPUTSELECT
clear => reg1.OUTPUTSELECT
clear => reg1.OUTPUTSELECT
clear => reg1.OUTPUTSELECT
clear => reg1.OUTPUTSELECT
clear => reg1.OUTPUTSELECT
clear => reg1.OUTPUTSELECT
clear => reg1.OUTPUTSELECT
clear => reg1.OUTPUTSELECT
clear => reg1.OUTPUTSELECT
clear => reg1.OUTPUTSELECT
clear => reg1.OUTPUTSELECT
clear => reg1.OUTPUTSELECT
clear => reg1.OUTPUTSELECT
clear => reg1.OUTPUTSELECT
clear => reg1.OUTPUTSELECT
clear => reg1.OUTPUTSELECT
clear => reg1.OUTPUTSELECT
clear => reg1.OUTPUTSELECT
clear => reg1.OUTPUTSELECT
clear => reg1.OUTPUTSELECT
clear => reg1.OUTPUTSELECT
clear => reg1.OUTPUTSELECT
clear => reg1.OUTPUTSELECT
clear => reg1.OUTPUTSELECT
clear => reg1.OUTPUTSELECT
clear => reg1.OUTPUTSELECT
clear => reg1.OUTPUTSELECT
clear => reg1.OUTPUTSELECT
clear => reg1.OUTPUTSELECT
clear => reg1.OUTPUTSELECT
clear => reg1.OUTPUTSELECT
clear => reg0.OUTPUTSELECT
clear => reg0.OUTPUTSELECT
clear => reg0.OUTPUTSELECT
clear => reg0.OUTPUTSELECT
clear => reg0.OUTPUTSELECT
clear => reg0.OUTPUTSELECT
clear => reg0.OUTPUTSELECT
clear => reg0.OUTPUTSELECT
clear => reg0.OUTPUTSELECT
clear => reg0.OUTPUTSELECT
clear => reg0.OUTPUTSELECT
clear => reg0.OUTPUTSELECT
clear => reg0.OUTPUTSELECT
clear => reg0.OUTPUTSELECT
clear => reg0.OUTPUTSELECT
clear => reg0.OUTPUTSELECT
clear => reg0.OUTPUTSELECT
clear => reg0.OUTPUTSELECT
clear => reg0.OUTPUTSELECT
clear => reg0.OUTPUTSELECT
clear => reg0.OUTPUTSELECT
clear => reg0.OUTPUTSELECT
clear => reg0.OUTPUTSELECT
clear => reg0.OUTPUTSELECT
clear => reg0.OUTPUTSELECT
clear => reg0.OUTPUTSELECT
clear => reg0.OUTPUTSELECT
clear => reg0.OUTPUTSELECT
clear => reg0.OUTPUTSELECT
clear => reg0.OUTPUTSELECT
clear => reg0.OUTPUTSELECT
clear => reg0.OUTPUTSELECT


|p32m1|regs32x32:regsfile|regs32x8:reg3
p_reset => reg0[0].ACLR
p_reset => reg0[1].ACLR
p_reset => reg0[2].ACLR
p_reset => reg0[3].ACLR
p_reset => reg0[4].ACLR
p_reset => reg0[5].ACLR
p_reset => reg0[6].ACLR
p_reset => reg0[7].ACLR
p_reset => reg0[8].ACLR
p_reset => reg0[9].ACLR
p_reset => reg0[10].ACLR
p_reset => reg0[11].ACLR
p_reset => reg0[12].ACLR
p_reset => reg0[13].ACLR
p_reset => reg0[14].ACLR
p_reset => reg0[15].ACLR
p_reset => reg0[16].ACLR
p_reset => reg0[17].ACLR
p_reset => reg0[18].ACLR
p_reset => reg0[19].ACLR
p_reset => reg0[20].ACLR
p_reset => reg0[21].ACLR
p_reset => reg0[22].ACLR
p_reset => reg0[23].ACLR
p_reset => reg0[24].ACLR
p_reset => reg0[25].ACLR
p_reset => reg0[26].ACLR
p_reset => reg0[27].ACLR
p_reset => reg0[28].ACLR
p_reset => reg0[29].ACLR
p_reset => reg0[30].ACLR
p_reset => reg0[31].ACLR
p_reset => reg1[0].ACLR
p_reset => reg1[1].ACLR
p_reset => reg1[2].ACLR
p_reset => reg1[3].ACLR
p_reset => reg1[4].ACLR
p_reset => reg1[5].ACLR
p_reset => reg1[6].ACLR
p_reset => reg1[7].ACLR
p_reset => reg1[8].ACLR
p_reset => reg1[9].ACLR
p_reset => reg1[10].ACLR
p_reset => reg1[11].ACLR
p_reset => reg1[12].ACLR
p_reset => reg1[13].ACLR
p_reset => reg1[14].ACLR
p_reset => reg1[15].ACLR
p_reset => reg1[16].ACLR
p_reset => reg1[17].ACLR
p_reset => reg1[18].ACLR
p_reset => reg1[19].ACLR
p_reset => reg1[20].ACLR
p_reset => reg1[21].ACLR
p_reset => reg1[22].ACLR
p_reset => reg1[23].ACLR
p_reset => reg1[24].ACLR
p_reset => reg1[25].ACLR
p_reset => reg1[26].ACLR
p_reset => reg1[27].ACLR
p_reset => reg1[28].ACLR
p_reset => reg1[29].ACLR
p_reset => reg1[30].ACLR
p_reset => reg1[31].ACLR
p_reset => reg7[0].ACLR
p_reset => reg7[1].ACLR
p_reset => reg7[2].ACLR
p_reset => reg7[3].ACLR
p_reset => reg7[4].ACLR
p_reset => reg7[5].ACLR
p_reset => reg7[6].ACLR
p_reset => reg7[7].ACLR
p_reset => reg7[8].ACLR
p_reset => reg7[9].ACLR
p_reset => reg7[10].ACLR
p_reset => reg7[11].ACLR
p_reset => reg7[12].ACLR
p_reset => reg7[13].ACLR
p_reset => reg7[14].ACLR
p_reset => reg7[15].ACLR
p_reset => reg7[16].ACLR
p_reset => reg7[17].ACLR
p_reset => reg7[18].ACLR
p_reset => reg7[19].ACLR
p_reset => reg7[20].ACLR
p_reset => reg7[21].ACLR
p_reset => reg7[22].ACLR
p_reset => reg7[23].ACLR
p_reset => reg7[24].ACLR
p_reset => reg7[25].ACLR
p_reset => reg7[26].ACLR
p_reset => reg7[27].ACLR
p_reset => reg7[28].ACLR
p_reset => reg7[29].ACLR
p_reset => reg7[30].ACLR
p_reset => reg7[31].ACLR
p_reset => reg4[0].ACLR
p_reset => reg4[1].ACLR
p_reset => reg4[2].ACLR
p_reset => reg4[3].ACLR
p_reset => reg4[4].ACLR
p_reset => reg4[5].ACLR
p_reset => reg4[6].ACLR
p_reset => reg4[7].ACLR
p_reset => reg4[8].ACLR
p_reset => reg4[9].ACLR
p_reset => reg4[10].ACLR
p_reset => reg4[11].ACLR
p_reset => reg4[12].ACLR
p_reset => reg4[13].ACLR
p_reset => reg4[14].ACLR
p_reset => reg4[15].ACLR
p_reset => reg4[16].ACLR
p_reset => reg4[17].ACLR
p_reset => reg4[18].ACLR
p_reset => reg4[19].ACLR
p_reset => reg4[20].ACLR
p_reset => reg4[21].ACLR
p_reset => reg4[22].ACLR
p_reset => reg4[23].ACLR
p_reset => reg4[24].ACLR
p_reset => reg4[25].ACLR
p_reset => reg4[26].ACLR
p_reset => reg4[27].ACLR
p_reset => reg4[28].ACLR
p_reset => reg4[29].ACLR
p_reset => reg4[30].ACLR
p_reset => reg4[31].ACLR
p_reset => reg5[0].ACLR
p_reset => reg5[1].ACLR
p_reset => reg5[2].ACLR
p_reset => reg5[3].ACLR
p_reset => reg5[4].ACLR
p_reset => reg5[5].ACLR
p_reset => reg5[6].ACLR
p_reset => reg5[7].ACLR
p_reset => reg5[8].ACLR
p_reset => reg5[9].ACLR
p_reset => reg5[10].ACLR
p_reset => reg5[11].ACLR
p_reset => reg5[12].ACLR
p_reset => reg5[13].ACLR
p_reset => reg5[14].ACLR
p_reset => reg5[15].ACLR
p_reset => reg5[16].ACLR
p_reset => reg5[17].ACLR
p_reset => reg5[18].ACLR
p_reset => reg5[19].ACLR
p_reset => reg5[20].ACLR
p_reset => reg5[21].ACLR
p_reset => reg5[22].ACLR
p_reset => reg5[23].ACLR
p_reset => reg5[24].ACLR
p_reset => reg5[25].ACLR
p_reset => reg5[26].ACLR
p_reset => reg5[27].ACLR
p_reset => reg5[28].ACLR
p_reset => reg5[29].ACLR
p_reset => reg5[30].ACLR
p_reset => reg5[31].ACLR
p_reset => reg2[0].ACLR
p_reset => reg2[1].ACLR
p_reset => reg2[2].ACLR
p_reset => reg2[3].ACLR
p_reset => reg2[4].ACLR
p_reset => reg2[5].ACLR
p_reset => reg2[6].ACLR
p_reset => reg2[7].ACLR
p_reset => reg2[8].ACLR
p_reset => reg2[9].ACLR
p_reset => reg2[10].ACLR
p_reset => reg2[11].ACLR
p_reset => reg2[12].ACLR
p_reset => reg2[13].ACLR
p_reset => reg2[14].ACLR
p_reset => reg2[15].ACLR
p_reset => reg2[16].ACLR
p_reset => reg2[17].ACLR
p_reset => reg2[18].ACLR
p_reset => reg2[19].ACLR
p_reset => reg2[20].ACLR
p_reset => reg2[21].ACLR
p_reset => reg2[22].ACLR
p_reset => reg2[23].ACLR
p_reset => reg2[24].ACLR
p_reset => reg2[25].ACLR
p_reset => reg2[26].ACLR
p_reset => reg2[27].ACLR
p_reset => reg2[28].ACLR
p_reset => reg2[29].ACLR
p_reset => reg2[30].ACLR
p_reset => reg2[31].ACLR
p_reset => reg6[0].ACLR
p_reset => reg6[1].ACLR
p_reset => reg6[2].ACLR
p_reset => reg6[3].ACLR
p_reset => reg6[4].ACLR
p_reset => reg6[5].ACLR
p_reset => reg6[6].ACLR
p_reset => reg6[7].ACLR
p_reset => reg6[8].ACLR
p_reset => reg6[9].ACLR
p_reset => reg6[10].ACLR
p_reset => reg6[11].ACLR
p_reset => reg6[12].ACLR
p_reset => reg6[13].ACLR
p_reset => reg6[14].ACLR
p_reset => reg6[15].ACLR
p_reset => reg6[16].ACLR
p_reset => reg6[17].ACLR
p_reset => reg6[18].ACLR
p_reset => reg6[19].ACLR
p_reset => reg6[20].ACLR
p_reset => reg6[21].ACLR
p_reset => reg6[22].ACLR
p_reset => reg6[23].ACLR
p_reset => reg6[24].ACLR
p_reset => reg6[25].ACLR
p_reset => reg6[26].ACLR
p_reset => reg6[27].ACLR
p_reset => reg6[28].ACLR
p_reset => reg6[29].ACLR
p_reset => reg6[30].ACLR
p_reset => reg6[31].ACLR
p_reset => reg3[0].ACLR
p_reset => reg3[1].ACLR
p_reset => reg3[2].ACLR
p_reset => reg3[3].ACLR
p_reset => reg3[4].ACLR
p_reset => reg3[5].ACLR
p_reset => reg3[6].ACLR
p_reset => reg3[7].ACLR
p_reset => reg3[8].ACLR
p_reset => reg3[9].ACLR
p_reset => reg3[10].ACLR
p_reset => reg3[11].ACLR
p_reset => reg3[12].ACLR
p_reset => reg3[13].ACLR
p_reset => reg3[14].ACLR
p_reset => reg3[15].ACLR
p_reset => reg3[16].ACLR
p_reset => reg3[17].ACLR
p_reset => reg3[18].ACLR
p_reset => reg3[19].ACLR
p_reset => reg3[20].ACLR
p_reset => reg3[21].ACLR
p_reset => reg3[22].ACLR
p_reset => reg3[23].ACLR
p_reset => reg3[24].ACLR
p_reset => reg3[25].ACLR
p_reset => reg3[26].ACLR
p_reset => reg3[27].ACLR
p_reset => reg3[28].ACLR
p_reset => reg3[29].ACLR
p_reset => reg3[30].ACLR
p_reset => reg3[31].ACLR
m_clock => reg0[0].CLK
m_clock => reg0[1].CLK
m_clock => reg0[2].CLK
m_clock => reg0[3].CLK
m_clock => reg0[4].CLK
m_clock => reg0[5].CLK
m_clock => reg0[6].CLK
m_clock => reg0[7].CLK
m_clock => reg0[8].CLK
m_clock => reg0[9].CLK
m_clock => reg0[10].CLK
m_clock => reg0[11].CLK
m_clock => reg0[12].CLK
m_clock => reg0[13].CLK
m_clock => reg0[14].CLK
m_clock => reg0[15].CLK
m_clock => reg0[16].CLK
m_clock => reg0[17].CLK
m_clock => reg0[18].CLK
m_clock => reg0[19].CLK
m_clock => reg0[20].CLK
m_clock => reg0[21].CLK
m_clock => reg0[22].CLK
m_clock => reg0[23].CLK
m_clock => reg0[24].CLK
m_clock => reg0[25].CLK
m_clock => reg0[26].CLK
m_clock => reg0[27].CLK
m_clock => reg0[28].CLK
m_clock => reg0[29].CLK
m_clock => reg0[30].CLK
m_clock => reg0[31].CLK
m_clock => reg1[0].CLK
m_clock => reg1[1].CLK
m_clock => reg1[2].CLK
m_clock => reg1[3].CLK
m_clock => reg1[4].CLK
m_clock => reg1[5].CLK
m_clock => reg1[6].CLK
m_clock => reg1[7].CLK
m_clock => reg1[8].CLK
m_clock => reg1[9].CLK
m_clock => reg1[10].CLK
m_clock => reg1[11].CLK
m_clock => reg1[12].CLK
m_clock => reg1[13].CLK
m_clock => reg1[14].CLK
m_clock => reg1[15].CLK
m_clock => reg1[16].CLK
m_clock => reg1[17].CLK
m_clock => reg1[18].CLK
m_clock => reg1[19].CLK
m_clock => reg1[20].CLK
m_clock => reg1[21].CLK
m_clock => reg1[22].CLK
m_clock => reg1[23].CLK
m_clock => reg1[24].CLK
m_clock => reg1[25].CLK
m_clock => reg1[26].CLK
m_clock => reg1[27].CLK
m_clock => reg1[28].CLK
m_clock => reg1[29].CLK
m_clock => reg1[30].CLK
m_clock => reg1[31].CLK
m_clock => reg7[0].CLK
m_clock => reg7[1].CLK
m_clock => reg7[2].CLK
m_clock => reg7[3].CLK
m_clock => reg7[4].CLK
m_clock => reg7[5].CLK
m_clock => reg7[6].CLK
m_clock => reg7[7].CLK
m_clock => reg7[8].CLK
m_clock => reg7[9].CLK
m_clock => reg7[10].CLK
m_clock => reg7[11].CLK
m_clock => reg7[12].CLK
m_clock => reg7[13].CLK
m_clock => reg7[14].CLK
m_clock => reg7[15].CLK
m_clock => reg7[16].CLK
m_clock => reg7[17].CLK
m_clock => reg7[18].CLK
m_clock => reg7[19].CLK
m_clock => reg7[20].CLK
m_clock => reg7[21].CLK
m_clock => reg7[22].CLK
m_clock => reg7[23].CLK
m_clock => reg7[24].CLK
m_clock => reg7[25].CLK
m_clock => reg7[26].CLK
m_clock => reg7[27].CLK
m_clock => reg7[28].CLK
m_clock => reg7[29].CLK
m_clock => reg7[30].CLK
m_clock => reg7[31].CLK
m_clock => reg4[0].CLK
m_clock => reg4[1].CLK
m_clock => reg4[2].CLK
m_clock => reg4[3].CLK
m_clock => reg4[4].CLK
m_clock => reg4[5].CLK
m_clock => reg4[6].CLK
m_clock => reg4[7].CLK
m_clock => reg4[8].CLK
m_clock => reg4[9].CLK
m_clock => reg4[10].CLK
m_clock => reg4[11].CLK
m_clock => reg4[12].CLK
m_clock => reg4[13].CLK
m_clock => reg4[14].CLK
m_clock => reg4[15].CLK
m_clock => reg4[16].CLK
m_clock => reg4[17].CLK
m_clock => reg4[18].CLK
m_clock => reg4[19].CLK
m_clock => reg4[20].CLK
m_clock => reg4[21].CLK
m_clock => reg4[22].CLK
m_clock => reg4[23].CLK
m_clock => reg4[24].CLK
m_clock => reg4[25].CLK
m_clock => reg4[26].CLK
m_clock => reg4[27].CLK
m_clock => reg4[28].CLK
m_clock => reg4[29].CLK
m_clock => reg4[30].CLK
m_clock => reg4[31].CLK
m_clock => reg5[0].CLK
m_clock => reg5[1].CLK
m_clock => reg5[2].CLK
m_clock => reg5[3].CLK
m_clock => reg5[4].CLK
m_clock => reg5[5].CLK
m_clock => reg5[6].CLK
m_clock => reg5[7].CLK
m_clock => reg5[8].CLK
m_clock => reg5[9].CLK
m_clock => reg5[10].CLK
m_clock => reg5[11].CLK
m_clock => reg5[12].CLK
m_clock => reg5[13].CLK
m_clock => reg5[14].CLK
m_clock => reg5[15].CLK
m_clock => reg5[16].CLK
m_clock => reg5[17].CLK
m_clock => reg5[18].CLK
m_clock => reg5[19].CLK
m_clock => reg5[20].CLK
m_clock => reg5[21].CLK
m_clock => reg5[22].CLK
m_clock => reg5[23].CLK
m_clock => reg5[24].CLK
m_clock => reg5[25].CLK
m_clock => reg5[26].CLK
m_clock => reg5[27].CLK
m_clock => reg5[28].CLK
m_clock => reg5[29].CLK
m_clock => reg5[30].CLK
m_clock => reg5[31].CLK
m_clock => reg2[0].CLK
m_clock => reg2[1].CLK
m_clock => reg2[2].CLK
m_clock => reg2[3].CLK
m_clock => reg2[4].CLK
m_clock => reg2[5].CLK
m_clock => reg2[6].CLK
m_clock => reg2[7].CLK
m_clock => reg2[8].CLK
m_clock => reg2[9].CLK
m_clock => reg2[10].CLK
m_clock => reg2[11].CLK
m_clock => reg2[12].CLK
m_clock => reg2[13].CLK
m_clock => reg2[14].CLK
m_clock => reg2[15].CLK
m_clock => reg2[16].CLK
m_clock => reg2[17].CLK
m_clock => reg2[18].CLK
m_clock => reg2[19].CLK
m_clock => reg2[20].CLK
m_clock => reg2[21].CLK
m_clock => reg2[22].CLK
m_clock => reg2[23].CLK
m_clock => reg2[24].CLK
m_clock => reg2[25].CLK
m_clock => reg2[26].CLK
m_clock => reg2[27].CLK
m_clock => reg2[28].CLK
m_clock => reg2[29].CLK
m_clock => reg2[30].CLK
m_clock => reg2[31].CLK
m_clock => reg6[0].CLK
m_clock => reg6[1].CLK
m_clock => reg6[2].CLK
m_clock => reg6[3].CLK
m_clock => reg6[4].CLK
m_clock => reg6[5].CLK
m_clock => reg6[6].CLK
m_clock => reg6[7].CLK
m_clock => reg6[8].CLK
m_clock => reg6[9].CLK
m_clock => reg6[10].CLK
m_clock => reg6[11].CLK
m_clock => reg6[12].CLK
m_clock => reg6[13].CLK
m_clock => reg6[14].CLK
m_clock => reg6[15].CLK
m_clock => reg6[16].CLK
m_clock => reg6[17].CLK
m_clock => reg6[18].CLK
m_clock => reg6[19].CLK
m_clock => reg6[20].CLK
m_clock => reg6[21].CLK
m_clock => reg6[22].CLK
m_clock => reg6[23].CLK
m_clock => reg6[24].CLK
m_clock => reg6[25].CLK
m_clock => reg6[26].CLK
m_clock => reg6[27].CLK
m_clock => reg6[28].CLK
m_clock => reg6[29].CLK
m_clock => reg6[30].CLK
m_clock => reg6[31].CLK
m_clock => reg3[0].CLK
m_clock => reg3[1].CLK
m_clock => reg3[2].CLK
m_clock => reg3[3].CLK
m_clock => reg3[4].CLK
m_clock => reg3[5].CLK
m_clock => reg3[6].CLK
m_clock => reg3[7].CLK
m_clock => reg3[8].CLK
m_clock => reg3[9].CLK
m_clock => reg3[10].CLK
m_clock => reg3[11].CLK
m_clock => reg3[12].CLK
m_clock => reg3[13].CLK
m_clock => reg3[14].CLK
m_clock => reg3[15].CLK
m_clock => reg3[16].CLK
m_clock => reg3[17].CLK
m_clock => reg3[18].CLK
m_clock => reg3[19].CLK
m_clock => reg3[20].CLK
m_clock => reg3[21].CLK
m_clock => reg3[22].CLK
m_clock => reg3[23].CLK
m_clock => reg3[24].CLK
m_clock => reg3[25].CLK
m_clock => reg3[26].CLK
m_clock => reg3[27].CLK
m_clock => reg3[28].CLK
m_clock => reg3[29].CLK
m_clock => reg3[30].CLK
m_clock => reg3[31].CLK
in[0] => reg3.DATAB
in[0] => reg6.DATAB
in[0] => reg2.DATAB
in[0] => reg5.DATAB
in[0] => reg4.DATAB
in[0] => reg7.DATAB
in[0] => reg1.DATAB
in[0] => reg0.DATAB
in[1] => reg3.DATAB
in[1] => reg6.DATAB
in[1] => reg2.DATAB
in[1] => reg5.DATAB
in[1] => reg4.DATAB
in[1] => reg7.DATAB
in[1] => reg1.DATAB
in[1] => reg0.DATAB
in[2] => reg3.DATAB
in[2] => reg6.DATAB
in[2] => reg2.DATAB
in[2] => reg5.DATAB
in[2] => reg4.DATAB
in[2] => reg7.DATAB
in[2] => reg1.DATAB
in[2] => reg0.DATAB
in[3] => reg3.DATAB
in[3] => reg6.DATAB
in[3] => reg2.DATAB
in[3] => reg5.DATAB
in[3] => reg4.DATAB
in[3] => reg7.DATAB
in[3] => reg1.DATAB
in[3] => reg0.DATAB
in[4] => reg3.DATAB
in[4] => reg6.DATAB
in[4] => reg2.DATAB
in[4] => reg5.DATAB
in[4] => reg4.DATAB
in[4] => reg7.DATAB
in[4] => reg1.DATAB
in[4] => reg0.DATAB
in[5] => reg3.DATAB
in[5] => reg6.DATAB
in[5] => reg2.DATAB
in[5] => reg5.DATAB
in[5] => reg4.DATAB
in[5] => reg7.DATAB
in[5] => reg1.DATAB
in[5] => reg0.DATAB
in[6] => reg3.DATAB
in[6] => reg6.DATAB
in[6] => reg2.DATAB
in[6] => reg5.DATAB
in[6] => reg4.DATAB
in[6] => reg7.DATAB
in[6] => reg1.DATAB
in[6] => reg0.DATAB
in[7] => reg3.DATAB
in[7] => reg6.DATAB
in[7] => reg2.DATAB
in[7] => reg5.DATAB
in[7] => reg4.DATAB
in[7] => reg7.DATAB
in[7] => reg1.DATAB
in[7] => reg0.DATAB
in[8] => reg3.DATAB
in[8] => reg6.DATAB
in[8] => reg2.DATAB
in[8] => reg5.DATAB
in[8] => reg4.DATAB
in[8] => reg7.DATAB
in[8] => reg1.DATAB
in[8] => reg0.DATAB
in[9] => reg3.DATAB
in[9] => reg6.DATAB
in[9] => reg2.DATAB
in[9] => reg5.DATAB
in[9] => reg4.DATAB
in[9] => reg7.DATAB
in[9] => reg1.DATAB
in[9] => reg0.DATAB
in[10] => reg3.DATAB
in[10] => reg6.DATAB
in[10] => reg2.DATAB
in[10] => reg5.DATAB
in[10] => reg4.DATAB
in[10] => reg7.DATAB
in[10] => reg1.DATAB
in[10] => reg0.DATAB
in[11] => reg3.DATAB
in[11] => reg6.DATAB
in[11] => reg2.DATAB
in[11] => reg5.DATAB
in[11] => reg4.DATAB
in[11] => reg7.DATAB
in[11] => reg1.DATAB
in[11] => reg0.DATAB
in[12] => reg3.DATAB
in[12] => reg6.DATAB
in[12] => reg2.DATAB
in[12] => reg5.DATAB
in[12] => reg4.DATAB
in[12] => reg7.DATAB
in[12] => reg1.DATAB
in[12] => reg0.DATAB
in[13] => reg3.DATAB
in[13] => reg6.DATAB
in[13] => reg2.DATAB
in[13] => reg5.DATAB
in[13] => reg4.DATAB
in[13] => reg7.DATAB
in[13] => reg1.DATAB
in[13] => reg0.DATAB
in[14] => reg3.DATAB
in[14] => reg6.DATAB
in[14] => reg2.DATAB
in[14] => reg5.DATAB
in[14] => reg4.DATAB
in[14] => reg7.DATAB
in[14] => reg1.DATAB
in[14] => reg0.DATAB
in[15] => reg3.DATAB
in[15] => reg6.DATAB
in[15] => reg2.DATAB
in[15] => reg5.DATAB
in[15] => reg4.DATAB
in[15] => reg7.DATAB
in[15] => reg1.DATAB
in[15] => reg0.DATAB
in[16] => reg3.DATAB
in[16] => reg6.DATAB
in[16] => reg2.DATAB
in[16] => reg5.DATAB
in[16] => reg4.DATAB
in[16] => reg7.DATAB
in[16] => reg1.DATAB
in[16] => reg0.DATAB
in[17] => reg3.DATAB
in[17] => reg6.DATAB
in[17] => reg2.DATAB
in[17] => reg5.DATAB
in[17] => reg4.DATAB
in[17] => reg7.DATAB
in[17] => reg1.DATAB
in[17] => reg0.DATAB
in[18] => reg3.DATAB
in[18] => reg6.DATAB
in[18] => reg2.DATAB
in[18] => reg5.DATAB
in[18] => reg4.DATAB
in[18] => reg7.DATAB
in[18] => reg1.DATAB
in[18] => reg0.DATAB
in[19] => reg3.DATAB
in[19] => reg6.DATAB
in[19] => reg2.DATAB
in[19] => reg5.DATAB
in[19] => reg4.DATAB
in[19] => reg7.DATAB
in[19] => reg1.DATAB
in[19] => reg0.DATAB
in[20] => reg3.DATAB
in[20] => reg6.DATAB
in[20] => reg2.DATAB
in[20] => reg5.DATAB
in[20] => reg4.DATAB
in[20] => reg7.DATAB
in[20] => reg1.DATAB
in[20] => reg0.DATAB
in[21] => reg3.DATAB
in[21] => reg6.DATAB
in[21] => reg2.DATAB
in[21] => reg5.DATAB
in[21] => reg4.DATAB
in[21] => reg7.DATAB
in[21] => reg1.DATAB
in[21] => reg0.DATAB
in[22] => reg3.DATAB
in[22] => reg6.DATAB
in[22] => reg2.DATAB
in[22] => reg5.DATAB
in[22] => reg4.DATAB
in[22] => reg7.DATAB
in[22] => reg1.DATAB
in[22] => reg0.DATAB
in[23] => reg3.DATAB
in[23] => reg6.DATAB
in[23] => reg2.DATAB
in[23] => reg5.DATAB
in[23] => reg4.DATAB
in[23] => reg7.DATAB
in[23] => reg1.DATAB
in[23] => reg0.DATAB
in[24] => reg3.DATAB
in[24] => reg6.DATAB
in[24] => reg2.DATAB
in[24] => reg5.DATAB
in[24] => reg4.DATAB
in[24] => reg7.DATAB
in[24] => reg1.DATAB
in[24] => reg0.DATAB
in[25] => reg3.DATAB
in[25] => reg6.DATAB
in[25] => reg2.DATAB
in[25] => reg5.DATAB
in[25] => reg4.DATAB
in[25] => reg7.DATAB
in[25] => reg1.DATAB
in[25] => reg0.DATAB
in[26] => reg3.DATAB
in[26] => reg6.DATAB
in[26] => reg2.DATAB
in[26] => reg5.DATAB
in[26] => reg4.DATAB
in[26] => reg7.DATAB
in[26] => reg1.DATAB
in[26] => reg0.DATAB
in[27] => reg3.DATAB
in[27] => reg6.DATAB
in[27] => reg2.DATAB
in[27] => reg5.DATAB
in[27] => reg4.DATAB
in[27] => reg7.DATAB
in[27] => reg1.DATAB
in[27] => reg0.DATAB
in[28] => reg3.DATAB
in[28] => reg6.DATAB
in[28] => reg2.DATAB
in[28] => reg5.DATAB
in[28] => reg4.DATAB
in[28] => reg7.DATAB
in[28] => reg1.DATAB
in[28] => reg0.DATAB
in[29] => reg3.DATAB
in[29] => reg6.DATAB
in[29] => reg2.DATAB
in[29] => reg5.DATAB
in[29] => reg4.DATAB
in[29] => reg7.DATAB
in[29] => reg1.DATAB
in[29] => reg0.DATAB
in[30] => reg3.DATAB
in[30] => reg6.DATAB
in[30] => reg2.DATAB
in[30] => reg5.DATAB
in[30] => reg4.DATAB
in[30] => reg7.DATAB
in[30] => reg1.DATAB
in[30] => reg0.DATAB
in[31] => reg3.DATAB
in[31] => reg6.DATAB
in[31] => reg2.DATAB
in[31] => reg5.DATAB
in[31] => reg4.DATAB
in[31] => reg7.DATAB
in[31] => reg1.DATAB
in[31] => reg0.DATAB
in_addr[0] => Equal9.IN2
in_addr[0] => Equal10.IN0
in_addr[0] => Equal11.IN2
in_addr[0] => Equal12.IN1
in_addr[0] => Equal13.IN2
in_addr[0] => Equal14.IN1
in_addr[0] => Equal15.IN2
in_addr[0] => Equal16.IN2
in_addr[1] => Equal9.IN1
in_addr[1] => Equal10.IN2
in_addr[1] => Equal11.IN0
in_addr[1] => Equal12.IN0
in_addr[1] => Equal13.IN1
in_addr[1] => Equal14.IN2
in_addr[1] => Equal15.IN1
in_addr[1] => Equal16.IN1
in_addr[2] => Equal9.IN0
in_addr[2] => Equal10.IN1
in_addr[2] => Equal11.IN1
in_addr[2] => Equal12.IN2
in_addr[2] => Equal13.IN0
in_addr[2] => Equal14.IN0
in_addr[2] => Equal15.IN0
in_addr[2] => Equal16.IN0
a_addr[0] => Equal8.IN2
a_addr[0] => Equal17.IN0
a_addr[0] => Equal18.IN2
a_addr[0] => Equal19.IN1
a_addr[0] => Equal20.IN2
a_addr[0] => Equal21.IN1
a_addr[0] => Equal22.IN2
a_addr[0] => Equal23.IN2
a_addr[1] => Equal8.IN1
a_addr[1] => Equal17.IN2
a_addr[1] => Equal18.IN0
a_addr[1] => Equal19.IN0
a_addr[1] => Equal20.IN1
a_addr[1] => Equal21.IN2
a_addr[1] => Equal22.IN1
a_addr[1] => Equal23.IN1
a_addr[2] => Equal8.IN0
a_addr[2] => Equal17.IN1
a_addr[2] => Equal18.IN1
a_addr[2] => Equal19.IN2
a_addr[2] => Equal20.IN0
a_addr[2] => Equal21.IN0
a_addr[2] => Equal22.IN0
a_addr[2] => Equal23.IN0
b_addr[0] => Equal0.IN2
b_addr[0] => Equal1.IN0
b_addr[0] => Equal2.IN2
b_addr[0] => Equal3.IN1
b_addr[0] => Equal4.IN2
b_addr[0] => Equal5.IN1
b_addr[0] => Equal6.IN2
b_addr[0] => Equal7.IN2
b_addr[1] => Equal0.IN1
b_addr[1] => Equal1.IN2
b_addr[1] => Equal2.IN0
b_addr[1] => Equal3.IN0
b_addr[1] => Equal4.IN1
b_addr[1] => Equal5.IN2
b_addr[1] => Equal6.IN1
b_addr[1] => Equal7.IN1
b_addr[2] => Equal0.IN0
b_addr[2] => Equal1.IN1
b_addr[2] => Equal2.IN1
b_addr[2] => Equal3.IN2
b_addr[2] => Equal4.IN0
b_addr[2] => Equal5.IN0
b_addr[2] => Equal6.IN0
b_addr[2] => Equal7.IN0
a[0] <= __net1.DB_MAX_OUTPUT_PORT_TYPE
a[1] <= __net1.DB_MAX_OUTPUT_PORT_TYPE
a[2] <= __net1.DB_MAX_OUTPUT_PORT_TYPE
a[3] <= __net1.DB_MAX_OUTPUT_PORT_TYPE
a[4] <= __net1.DB_MAX_OUTPUT_PORT_TYPE
a[5] <= __net1.DB_MAX_OUTPUT_PORT_TYPE
a[6] <= __net1.DB_MAX_OUTPUT_PORT_TYPE
a[7] <= __net1.DB_MAX_OUTPUT_PORT_TYPE
a[8] <= __net1.DB_MAX_OUTPUT_PORT_TYPE
a[9] <= __net1.DB_MAX_OUTPUT_PORT_TYPE
a[10] <= __net1.DB_MAX_OUTPUT_PORT_TYPE
a[11] <= __net1.DB_MAX_OUTPUT_PORT_TYPE
a[12] <= __net1.DB_MAX_OUTPUT_PORT_TYPE
a[13] <= __net1.DB_MAX_OUTPUT_PORT_TYPE
a[14] <= __net1.DB_MAX_OUTPUT_PORT_TYPE
a[15] <= __net1.DB_MAX_OUTPUT_PORT_TYPE
a[16] <= __net1.DB_MAX_OUTPUT_PORT_TYPE
a[17] <= __net1.DB_MAX_OUTPUT_PORT_TYPE
a[18] <= __net1.DB_MAX_OUTPUT_PORT_TYPE
a[19] <= __net1.DB_MAX_OUTPUT_PORT_TYPE
a[20] <= __net1.DB_MAX_OUTPUT_PORT_TYPE
a[21] <= __net1.DB_MAX_OUTPUT_PORT_TYPE
a[22] <= __net1.DB_MAX_OUTPUT_PORT_TYPE
a[23] <= __net1.DB_MAX_OUTPUT_PORT_TYPE
a[24] <= __net1.DB_MAX_OUTPUT_PORT_TYPE
a[25] <= __net1.DB_MAX_OUTPUT_PORT_TYPE
a[26] <= __net1.DB_MAX_OUTPUT_PORT_TYPE
a[27] <= __net1.DB_MAX_OUTPUT_PORT_TYPE
a[28] <= __net1.DB_MAX_OUTPUT_PORT_TYPE
a[29] <= __net1.DB_MAX_OUTPUT_PORT_TYPE
a[30] <= __net1.DB_MAX_OUTPUT_PORT_TYPE
a[31] <= __net1.DB_MAX_OUTPUT_PORT_TYPE
b[0] <= __net11.DB_MAX_OUTPUT_PORT_TYPE
b[1] <= __net11.DB_MAX_OUTPUT_PORT_TYPE
b[2] <= __net11.DB_MAX_OUTPUT_PORT_TYPE
b[3] <= __net11.DB_MAX_OUTPUT_PORT_TYPE
b[4] <= __net11.DB_MAX_OUTPUT_PORT_TYPE
b[5] <= __net11.DB_MAX_OUTPUT_PORT_TYPE
b[6] <= __net11.DB_MAX_OUTPUT_PORT_TYPE
b[7] <= __net11.DB_MAX_OUTPUT_PORT_TYPE
b[8] <= __net11.DB_MAX_OUTPUT_PORT_TYPE
b[9] <= __net11.DB_MAX_OUTPUT_PORT_TYPE
b[10] <= __net11.DB_MAX_OUTPUT_PORT_TYPE
b[11] <= __net11.DB_MAX_OUTPUT_PORT_TYPE
b[12] <= __net11.DB_MAX_OUTPUT_PORT_TYPE
b[13] <= __net11.DB_MAX_OUTPUT_PORT_TYPE
b[14] <= __net11.DB_MAX_OUTPUT_PORT_TYPE
b[15] <= __net11.DB_MAX_OUTPUT_PORT_TYPE
b[16] <= __net11.DB_MAX_OUTPUT_PORT_TYPE
b[17] <= __net11.DB_MAX_OUTPUT_PORT_TYPE
b[18] <= __net11.DB_MAX_OUTPUT_PORT_TYPE
b[19] <= __net11.DB_MAX_OUTPUT_PORT_TYPE
b[20] <= __net11.DB_MAX_OUTPUT_PORT_TYPE
b[21] <= __net11.DB_MAX_OUTPUT_PORT_TYPE
b[22] <= __net11.DB_MAX_OUTPUT_PORT_TYPE
b[23] <= __net11.DB_MAX_OUTPUT_PORT_TYPE
b[24] <= __net11.DB_MAX_OUTPUT_PORT_TYPE
b[25] <= __net11.DB_MAX_OUTPUT_PORT_TYPE
b[26] <= __net11.DB_MAX_OUTPUT_PORT_TYPE
b[27] <= __net11.DB_MAX_OUTPUT_PORT_TYPE
b[28] <= __net11.DB_MAX_OUTPUT_PORT_TYPE
b[29] <= __net11.DB_MAX_OUTPUT_PORT_TYPE
b[30] <= __net11.DB_MAX_OUTPUT_PORT_TYPE
b[31] <= __net11.DB_MAX_OUTPUT_PORT_TYPE
read_a => __net1.IN1
read_a => __net1.IN1
read_a => __net1.IN1
read_a => __net1.IN1
read_a => __net1.IN1
read_a => __net1.IN1
read_a => __net1.IN1
read_a => __net1.IN1
read_b => __net11.IN1
read_b => __net11.IN1
read_b => __net11.IN1
read_b => __net11.IN1
read_b => __net11.IN1
read_b => __net11.IN1
read_b => __net11.IN1
read_b => __net11.IN1
write => always0.IN1
write => always0.IN1
write => always0.IN1
write => always1.IN1
write => always1.IN1
write => always1.IN1
write => always5.IN1
write => always7.IN1
clear => reg3.OUTPUTSELECT
clear => reg3.OUTPUTSELECT
clear => reg3.OUTPUTSELECT
clear => reg3.OUTPUTSELECT
clear => reg3.OUTPUTSELECT
clear => reg3.OUTPUTSELECT
clear => reg3.OUTPUTSELECT
clear => reg3.OUTPUTSELECT
clear => reg3.OUTPUTSELECT
clear => reg3.OUTPUTSELECT
clear => reg3.OUTPUTSELECT
clear => reg3.OUTPUTSELECT
clear => reg3.OUTPUTSELECT
clear => reg3.OUTPUTSELECT
clear => reg3.OUTPUTSELECT
clear => reg3.OUTPUTSELECT
clear => reg3.OUTPUTSELECT
clear => reg3.OUTPUTSELECT
clear => reg3.OUTPUTSELECT
clear => reg3.OUTPUTSELECT
clear => reg3.OUTPUTSELECT
clear => reg3.OUTPUTSELECT
clear => reg3.OUTPUTSELECT
clear => reg3.OUTPUTSELECT
clear => reg3.OUTPUTSELECT
clear => reg3.OUTPUTSELECT
clear => reg3.OUTPUTSELECT
clear => reg3.OUTPUTSELECT
clear => reg3.OUTPUTSELECT
clear => reg3.OUTPUTSELECT
clear => reg3.OUTPUTSELECT
clear => reg3.OUTPUTSELECT
clear => reg6.OUTPUTSELECT
clear => reg6.OUTPUTSELECT
clear => reg6.OUTPUTSELECT
clear => reg6.OUTPUTSELECT
clear => reg6.OUTPUTSELECT
clear => reg6.OUTPUTSELECT
clear => reg6.OUTPUTSELECT
clear => reg6.OUTPUTSELECT
clear => reg6.OUTPUTSELECT
clear => reg6.OUTPUTSELECT
clear => reg6.OUTPUTSELECT
clear => reg6.OUTPUTSELECT
clear => reg6.OUTPUTSELECT
clear => reg6.OUTPUTSELECT
clear => reg6.OUTPUTSELECT
clear => reg6.OUTPUTSELECT
clear => reg6.OUTPUTSELECT
clear => reg6.OUTPUTSELECT
clear => reg6.OUTPUTSELECT
clear => reg6.OUTPUTSELECT
clear => reg6.OUTPUTSELECT
clear => reg6.OUTPUTSELECT
clear => reg6.OUTPUTSELECT
clear => reg6.OUTPUTSELECT
clear => reg6.OUTPUTSELECT
clear => reg6.OUTPUTSELECT
clear => reg6.OUTPUTSELECT
clear => reg6.OUTPUTSELECT
clear => reg6.OUTPUTSELECT
clear => reg6.OUTPUTSELECT
clear => reg6.OUTPUTSELECT
clear => reg6.OUTPUTSELECT
clear => reg2.OUTPUTSELECT
clear => reg2.OUTPUTSELECT
clear => reg2.OUTPUTSELECT
clear => reg2.OUTPUTSELECT
clear => reg2.OUTPUTSELECT
clear => reg2.OUTPUTSELECT
clear => reg2.OUTPUTSELECT
clear => reg2.OUTPUTSELECT
clear => reg2.OUTPUTSELECT
clear => reg2.OUTPUTSELECT
clear => reg2.OUTPUTSELECT
clear => reg2.OUTPUTSELECT
clear => reg2.OUTPUTSELECT
clear => reg2.OUTPUTSELECT
clear => reg2.OUTPUTSELECT
clear => reg2.OUTPUTSELECT
clear => reg2.OUTPUTSELECT
clear => reg2.OUTPUTSELECT
clear => reg2.OUTPUTSELECT
clear => reg2.OUTPUTSELECT
clear => reg2.OUTPUTSELECT
clear => reg2.OUTPUTSELECT
clear => reg2.OUTPUTSELECT
clear => reg2.OUTPUTSELECT
clear => reg2.OUTPUTSELECT
clear => reg2.OUTPUTSELECT
clear => reg2.OUTPUTSELECT
clear => reg2.OUTPUTSELECT
clear => reg2.OUTPUTSELECT
clear => reg2.OUTPUTSELECT
clear => reg2.OUTPUTSELECT
clear => reg2.OUTPUTSELECT
clear => reg5.OUTPUTSELECT
clear => reg5.OUTPUTSELECT
clear => reg5.OUTPUTSELECT
clear => reg5.OUTPUTSELECT
clear => reg5.OUTPUTSELECT
clear => reg5.OUTPUTSELECT
clear => reg5.OUTPUTSELECT
clear => reg5.OUTPUTSELECT
clear => reg5.OUTPUTSELECT
clear => reg5.OUTPUTSELECT
clear => reg5.OUTPUTSELECT
clear => reg5.OUTPUTSELECT
clear => reg5.OUTPUTSELECT
clear => reg5.OUTPUTSELECT
clear => reg5.OUTPUTSELECT
clear => reg5.OUTPUTSELECT
clear => reg5.OUTPUTSELECT
clear => reg5.OUTPUTSELECT
clear => reg5.OUTPUTSELECT
clear => reg5.OUTPUTSELECT
clear => reg5.OUTPUTSELECT
clear => reg5.OUTPUTSELECT
clear => reg5.OUTPUTSELECT
clear => reg5.OUTPUTSELECT
clear => reg5.OUTPUTSELECT
clear => reg5.OUTPUTSELECT
clear => reg5.OUTPUTSELECT
clear => reg5.OUTPUTSELECT
clear => reg5.OUTPUTSELECT
clear => reg5.OUTPUTSELECT
clear => reg5.OUTPUTSELECT
clear => reg5.OUTPUTSELECT
clear => reg4.OUTPUTSELECT
clear => reg4.OUTPUTSELECT
clear => reg4.OUTPUTSELECT
clear => reg4.OUTPUTSELECT
clear => reg4.OUTPUTSELECT
clear => reg4.OUTPUTSELECT
clear => reg4.OUTPUTSELECT
clear => reg4.OUTPUTSELECT
clear => reg4.OUTPUTSELECT
clear => reg4.OUTPUTSELECT
clear => reg4.OUTPUTSELECT
clear => reg4.OUTPUTSELECT
clear => reg4.OUTPUTSELECT
clear => reg4.OUTPUTSELECT
clear => reg4.OUTPUTSELECT
clear => reg4.OUTPUTSELECT
clear => reg4.OUTPUTSELECT
clear => reg4.OUTPUTSELECT
clear => reg4.OUTPUTSELECT
clear => reg4.OUTPUTSELECT
clear => reg4.OUTPUTSELECT
clear => reg4.OUTPUTSELECT
clear => reg4.OUTPUTSELECT
clear => reg4.OUTPUTSELECT
clear => reg4.OUTPUTSELECT
clear => reg4.OUTPUTSELECT
clear => reg4.OUTPUTSELECT
clear => reg4.OUTPUTSELECT
clear => reg4.OUTPUTSELECT
clear => reg4.OUTPUTSELECT
clear => reg4.OUTPUTSELECT
clear => reg4.OUTPUTSELECT
clear => reg7.OUTPUTSELECT
clear => reg7.OUTPUTSELECT
clear => reg7.OUTPUTSELECT
clear => reg7.OUTPUTSELECT
clear => reg7.OUTPUTSELECT
clear => reg7.OUTPUTSELECT
clear => reg7.OUTPUTSELECT
clear => reg7.OUTPUTSELECT
clear => reg7.OUTPUTSELECT
clear => reg7.OUTPUTSELECT
clear => reg7.OUTPUTSELECT
clear => reg7.OUTPUTSELECT
clear => reg7.OUTPUTSELECT
clear => reg7.OUTPUTSELECT
clear => reg7.OUTPUTSELECT
clear => reg7.OUTPUTSELECT
clear => reg7.OUTPUTSELECT
clear => reg7.OUTPUTSELECT
clear => reg7.OUTPUTSELECT
clear => reg7.OUTPUTSELECT
clear => reg7.OUTPUTSELECT
clear => reg7.OUTPUTSELECT
clear => reg7.OUTPUTSELECT
clear => reg7.OUTPUTSELECT
clear => reg7.OUTPUTSELECT
clear => reg7.OUTPUTSELECT
clear => reg7.OUTPUTSELECT
clear => reg7.OUTPUTSELECT
clear => reg7.OUTPUTSELECT
clear => reg7.OUTPUTSELECT
clear => reg7.OUTPUTSELECT
clear => reg7.OUTPUTSELECT
clear => reg1.OUTPUTSELECT
clear => reg1.OUTPUTSELECT
clear => reg1.OUTPUTSELECT
clear => reg1.OUTPUTSELECT
clear => reg1.OUTPUTSELECT
clear => reg1.OUTPUTSELECT
clear => reg1.OUTPUTSELECT
clear => reg1.OUTPUTSELECT
clear => reg1.OUTPUTSELECT
clear => reg1.OUTPUTSELECT
clear => reg1.OUTPUTSELECT
clear => reg1.OUTPUTSELECT
clear => reg1.OUTPUTSELECT
clear => reg1.OUTPUTSELECT
clear => reg1.OUTPUTSELECT
clear => reg1.OUTPUTSELECT
clear => reg1.OUTPUTSELECT
clear => reg1.OUTPUTSELECT
clear => reg1.OUTPUTSELECT
clear => reg1.OUTPUTSELECT
clear => reg1.OUTPUTSELECT
clear => reg1.OUTPUTSELECT
clear => reg1.OUTPUTSELECT
clear => reg1.OUTPUTSELECT
clear => reg1.OUTPUTSELECT
clear => reg1.OUTPUTSELECT
clear => reg1.OUTPUTSELECT
clear => reg1.OUTPUTSELECT
clear => reg1.OUTPUTSELECT
clear => reg1.OUTPUTSELECT
clear => reg1.OUTPUTSELECT
clear => reg1.OUTPUTSELECT
clear => reg0.OUTPUTSELECT
clear => reg0.OUTPUTSELECT
clear => reg0.OUTPUTSELECT
clear => reg0.OUTPUTSELECT
clear => reg0.OUTPUTSELECT
clear => reg0.OUTPUTSELECT
clear => reg0.OUTPUTSELECT
clear => reg0.OUTPUTSELECT
clear => reg0.OUTPUTSELECT
clear => reg0.OUTPUTSELECT
clear => reg0.OUTPUTSELECT
clear => reg0.OUTPUTSELECT
clear => reg0.OUTPUTSELECT
clear => reg0.OUTPUTSELECT
clear => reg0.OUTPUTSELECT
clear => reg0.OUTPUTSELECT
clear => reg0.OUTPUTSELECT
clear => reg0.OUTPUTSELECT
clear => reg0.OUTPUTSELECT
clear => reg0.OUTPUTSELECT
clear => reg0.OUTPUTSELECT
clear => reg0.OUTPUTSELECT
clear => reg0.OUTPUTSELECT
clear => reg0.OUTPUTSELECT
clear => reg0.OUTPUTSELECT
clear => reg0.OUTPUTSELECT
clear => reg0.OUTPUTSELECT
clear => reg0.OUTPUTSELECT
clear => reg0.OUTPUTSELECT
clear => reg0.OUTPUTSELECT
clear => reg0.OUTPUTSELECT
clear => reg0.OUTPUTSELECT


|p32m1|p32ExecUnit:execunit
p_reset => _shift_p_reset.IN2
m_clock => _shift_m_clock.IN2
op[0] => Equal4.IN5
op[0] => Equal6.IN1
op[0] => Equal8.IN5
op[0] => Equal10.IN5
op[0] => Equal11.IN1
op[0] => Equal12.IN5
op[0] => Equal13.IN1
op[0] => Equal14.IN5
op[0] => Equal15.IN3
op[0] => Equal16.IN2
op[0] => Equal18.IN2
op[0] => Equal20.IN5
op[0] => Equal23.IN5
op[0] => Equal25.IN2
op[0] => Equal27.IN5
op[0] => Equal34.IN3
op[0] => Equal35.IN5
op[1] => Equal4.IN4
op[1] => Equal6.IN5
op[1] => Equal8.IN4
op[1] => Equal10.IN0
op[1] => Equal11.IN0
op[1] => Equal12.IN4
op[1] => Equal13.IN5
op[1] => Equal14.IN4
op[1] => Equal15.IN2
op[1] => Equal16.IN1
op[1] => Equal18.IN5
op[1] => Equal20.IN4
op[1] => Equal23.IN1
op[1] => Equal25.IN1
op[1] => Equal27.IN4
op[1] => Equal34.IN2
op[1] => Equal35.IN2
op[2] => Equal4.IN3
op[2] => Equal6.IN4
op[2] => Equal8.IN1
op[2] => Equal10.IN4
op[2] => Equal11.IN5
op[2] => Equal12.IN0
op[2] => Equal13.IN0
op[2] => Equal14.IN3
op[2] => Equal15.IN1
op[2] => Equal16.IN5
op[2] => Equal18.IN1
op[2] => Equal20.IN3
op[2] => Equal23.IN4
op[2] => Equal25.IN5
op[2] => Equal27.IN3
op[2] => Equal34.IN5
op[2] => Equal35.IN1
op[3] => Equal4.IN0
op[3] => Equal6.IN0
op[3] => Equal8.IN0
op[3] => Equal10.IN3
op[3] => Equal11.IN4
op[3] => Equal12.IN3
op[3] => Equal13.IN4
op[3] => Equal14.IN2
op[3] => Equal15.IN0
op[3] => Equal16.IN4
op[3] => Equal18.IN0
op[3] => Equal20.IN1
op[3] => Equal23.IN0
op[3] => Equal25.IN0
op[3] => Equal27.IN2
op[3] => Equal34.IN1
op[3] => Equal35.IN0
op[4] => Equal4.IN2
op[4] => Equal6.IN3
op[4] => Equal8.IN3
op[4] => Equal10.IN2
op[4] => Equal11.IN3
op[4] => Equal12.IN2
op[4] => Equal13.IN3
op[4] => Equal14.IN1
op[4] => Equal15.IN5
op[4] => Equal16.IN3
op[4] => Equal18.IN4
op[4] => Equal20.IN2
op[4] => Equal23.IN3
op[4] => Equal25.IN4
op[4] => Equal27.IN1
op[4] => Equal34.IN4
op[4] => Equal35.IN4
op[5] => Equal4.IN1
op[5] => Equal6.IN2
op[5] => Equal8.IN2
op[5] => Equal10.IN1
op[5] => Equal11.IN2
op[5] => Equal12.IN1
op[5] => Equal13.IN2
op[5] => Equal14.IN0
op[5] => Equal15.IN4
op[5] => Equal16.IN0
op[5] => Equal18.IN3
op[5] => Equal20.IN0
op[5] => Equal23.IN2
op[5] => Equal25.IN3
op[5] => Equal27.IN0
op[5] => Equal34.IN0
op[5] => Equal35.IN3
funct[0] => Equal5.IN5
funct[0] => Equal7.IN1
funct[0] => Equal9.IN5
funct[0] => Equal17.IN3
funct[0] => Equal19.IN2
funct[0] => Equal21.IN5
funct[0] => Equal22.IN5
funct[0] => Equal24.IN5
funct[0] => Equal26.IN3
funct[0] => Equal28.IN1
funct[0] => Equal29.IN2
funct[0] => Equal30.IN5
funct[0] => Equal31.IN5
funct[0] => Equal32.IN5
funct[0] => Equal33.IN2
funct[0] => Equal36.IN5
funct[1] => Equal5.IN4
funct[1] => Equal7.IN5
funct[1] => Equal9.IN4
funct[1] => Equal17.IN2
funct[1] => Equal19.IN5
funct[1] => Equal21.IN4
funct[1] => Equal22.IN4
funct[1] => Equal24.IN2
funct[1] => Equal26.IN2
funct[1] => Equal28.IN0
funct[1] => Equal29.IN1
funct[1] => Equal30.IN0
funct[1] => Equal31.IN1
funct[1] => Equal32.IN1
funct[1] => Equal33.IN1
funct[1] => Equal36.IN2
funct[2] => Equal5.IN3
funct[2] => Equal7.IN4
funct[2] => Equal9.IN1
funct[2] => Equal17.IN1
funct[2] => Equal19.IN1
funct[2] => Equal21.IN3
funct[2] => Equal22.IN0
funct[2] => Equal24.IN4
funct[2] => Equal26.IN5
funct[2] => Equal28.IN5
funct[2] => Equal29.IN0
funct[2] => Equal30.IN4
funct[2] => Equal31.IN0
funct[2] => Equal32.IN4
funct[2] => Equal33.IN5
funct[2] => Equal36.IN1
funct[3] => Equal5.IN2
funct[3] => Equal7.IN3
funct[3] => Equal9.IN3
funct[3] => Equal17.IN5
funct[3] => Equal19.IN4
funct[3] => Equal21.IN2
funct[3] => Equal22.IN3
funct[3] => Equal24.IN1
funct[3] => Equal26.IN1
funct[3] => Equal28.IN4
funct[3] => Equal29.IN5
funct[3] => Equal30.IN3
funct[3] => Equal31.IN4
funct[3] => Equal32.IN3
funct[3] => Equal33.IN4
funct[3] => Equal36.IN4
funct[4] => Equal5.IN1
funct[4] => Equal7.IN2
funct[4] => Equal9.IN2
funct[4] => Equal17.IN4
funct[4] => Equal19.IN3
funct[4] => Equal21.IN1
funct[4] => Equal22.IN2
funct[4] => Equal24.IN3
funct[4] => Equal26.IN4
funct[4] => Equal28.IN3
funct[4] => Equal29.IN4
funct[4] => Equal30.IN2
funct[4] => Equal31.IN3
funct[4] => Equal32.IN2
funct[4] => Equal33.IN3
funct[4] => Equal36.IN3
funct[5] => Equal5.IN0
funct[5] => Equal7.IN0
funct[5] => Equal9.IN0
funct[5] => Equal17.IN0
funct[5] => Equal19.IN0
funct[5] => Equal21.IN0
funct[5] => Equal22.IN1
funct[5] => Equal24.IN0
funct[5] => Equal26.IN0
funct[5] => Equal28.IN2
funct[5] => Equal29.IN3
funct[5] => Equal30.IN1
funct[5] => Equal31.IN2
funct[5] => Equal32.IN0
funct[5] => Equal33.IN0
funct[5] => Equal36.IN0
shamt[0] => _shift_shamt[0].IN1
shamt[1] => _shift_shamt[1].IN1
shamt[2] => _shift_shamt[2].IN1
shamt[3] => _shift_shamt[3].IN1
shamt[4] => _shift_shamt[4].IN1
a[0] => _alu_a[0].IN1
a[1] => _alu_a[1].IN1
a[2] => _alu_a[2].IN1
a[3] => _alu_a[3].IN1
a[4] => _alu_a[4].IN1
a[5] => _alu_a[5].IN1
a[6] => _alu_a[6].IN1
a[7] => _alu_a[7].IN1
a[8] => _alu_a[8].IN1
a[9] => _alu_a[9].IN1
a[10] => _alu_a[10].IN1
a[11] => _alu_a[11].IN1
a[12] => _alu_a[12].IN1
a[13] => _alu_a[13].IN1
a[14] => _alu_a[14].IN1
a[15] => _alu_a[15].IN1
a[16] => _alu_a[16].IN1
a[17] => _alu_a[17].IN1
a[18] => _alu_a[18].IN1
a[19] => _alu_a[19].IN1
a[20] => _alu_a[20].IN1
a[21] => _alu_a[21].IN1
a[22] => _alu_a[22].IN1
a[23] => _alu_a[23].IN1
a[24] => _alu_a[24].IN1
a[25] => _alu_a[25].IN1
a[26] => _alu_a[26].IN1
a[27] => _alu_a[27].IN1
a[28] => _alu_a[28].IN1
a[29] => _alu_a[29].IN1
a[30] => _alu_a[30].IN1
a[31] => __net20.IN0
a[31] => _alu_a[31].IN1
a[31] => __net21.IN0
b[0] => _shift_in[0].IN1
b[1] => _shift_in[1].IN1
b[2] => _shift_in[2].IN1
b[3] => _shift_in[3].IN1
b[4] => _shift_in[4].IN1
b[5] => _shift_in[5].IN1
b[6] => _shift_in[6].IN1
b[7] => _shift_in[7].IN1
b[8] => _shift_in[8].IN1
b[9] => _shift_in[9].IN1
b[10] => _shift_in[10].IN1
b[11] => _shift_in[11].IN1
b[12] => _shift_in[12].IN1
b[13] => _shift_in[13].IN1
b[14] => _shift_in[14].IN1
b[15] => _shift_in[15].IN1
b[16] => _shift_in[16].IN1
b[17] => _shift_in[17].IN1
b[18] => _shift_in[18].IN1
b[19] => _shift_in[19].IN1
b[20] => _shift_in[20].IN1
b[21] => _shift_in[21].IN1
b[22] => _shift_in[22].IN1
b[23] => _shift_in[23].IN1
b[24] => _shift_in[24].IN1
b[25] => _shift_in[25].IN1
b[26] => _shift_in[26].IN1
b[27] => _shift_in[27].IN1
b[28] => _shift_in[28].IN1
b[29] => _shift_in[29].IN1
b[30] => _shift_in[30].IN1
b[31] => _shift_in[31].IN1
mdata[0] => mdata_out.DATAA
mdata[0] => mdata_out.DATAB
mdata[0] => mdata_out.DATAB
mdata[0] => mdata_out.DATAB
mdata[0] => mdata_out.DATAB
mdata[1] => mdata_out.DATAA
mdata[1] => mdata_out.DATAB
mdata[1] => mdata_out.DATAB
mdata[1] => mdata_out.DATAB
mdata[1] => mdata_out.DATAB
mdata[2] => mdata_out.DATAA
mdata[2] => mdata_out.DATAB
mdata[2] => mdata_out.DATAB
mdata[2] => mdata_out.DATAB
mdata[2] => mdata_out.DATAB
mdata[3] => mdata_out.DATAA
mdata[3] => mdata_out.DATAB
mdata[3] => mdata_out.DATAB
mdata[3] => mdata_out.DATAB
mdata[3] => mdata_out.DATAB
mdata[4] => mdata_out.DATAA
mdata[4] => mdata_out.DATAB
mdata[4] => mdata_out.DATAB
mdata[4] => mdata_out.DATAB
mdata[4] => mdata_out.DATAB
mdata[5] => mdata_out.DATAA
mdata[5] => mdata_out.DATAB
mdata[5] => mdata_out.DATAB
mdata[5] => mdata_out.DATAB
mdata[5] => mdata_out.DATAB
mdata[6] => mdata_out.DATAA
mdata[6] => mdata_out.DATAB
mdata[6] => mdata_out.DATAB
mdata[6] => mdata_out.DATAB
mdata[6] => mdata_out.DATAB
mdata[7] => mdata_out.DATAA
mdata[7] => mdata_out.DATAB
mdata[7] => mdata_out.DATAB
mdata[7] => mdata_out.DATAB
mdata[7] => mdata_out.DATAB
mdata[8] => mdata_out.DATAB
mdata[9] => mdata_out.DATAB
mdata[10] => mdata_out.DATAB
mdata[11] => mdata_out.DATAB
mdata[12] => mdata_out.DATAB
mdata[13] => mdata_out.DATAB
mdata[14] => mdata_out.DATAB
mdata[15] => mdata_out.DATAB
mdata[16] => mdata_out.DATAB
mdata[17] => mdata_out.DATAB
mdata[18] => mdata_out.DATAB
mdata[19] => mdata_out.DATAB
mdata[20] => mdata_out.DATAB
mdata[21] => mdata_out.DATAB
mdata[22] => mdata_out.DATAB
mdata[23] => mdata_out.DATAB
mdata[24] => mdata_out.DATAB
mdata[25] => mdata_out.DATAB
mdata[26] => mdata_out.DATAB
mdata[27] => mdata_out.DATAB
mdata[28] => mdata_out.DATAB
mdata[29] => mdata_out.DATAB
mdata[30] => mdata_out.DATAB
mdata[31] => mdata_out.DATAB
result[0] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= result.DB_MAX_OUTPUT_PORT_TYPE
mdata_out[0] <= mdata_out.DB_MAX_OUTPUT_PORT_TYPE
mdata_out[1] <= mdata_out.DB_MAX_OUTPUT_PORT_TYPE
mdata_out[2] <= mdata_out.DB_MAX_OUTPUT_PORT_TYPE
mdata_out[3] <= mdata_out.DB_MAX_OUTPUT_PORT_TYPE
mdata_out[4] <= mdata_out.DB_MAX_OUTPUT_PORT_TYPE
mdata_out[5] <= mdata_out.DB_MAX_OUTPUT_PORT_TYPE
mdata_out[6] <= mdata_out.DB_MAX_OUTPUT_PORT_TYPE
mdata_out[7] <= mdata_out.DB_MAX_OUTPUT_PORT_TYPE
mdata_out[8] <= mdata_out.DB_MAX_OUTPUT_PORT_TYPE
mdata_out[9] <= mdata_out.DB_MAX_OUTPUT_PORT_TYPE
mdata_out[10] <= mdata_out.DB_MAX_OUTPUT_PORT_TYPE
mdata_out[11] <= mdata_out.DB_MAX_OUTPUT_PORT_TYPE
mdata_out[12] <= mdata_out.DB_MAX_OUTPUT_PORT_TYPE
mdata_out[13] <= mdata_out.DB_MAX_OUTPUT_PORT_TYPE
mdata_out[14] <= mdata_out.DB_MAX_OUTPUT_PORT_TYPE
mdata_out[15] <= mdata_out.DB_MAX_OUTPUT_PORT_TYPE
mdata_out[16] <= mdata_out.DB_MAX_OUTPUT_PORT_TYPE
mdata_out[17] <= mdata_out.DB_MAX_OUTPUT_PORT_TYPE
mdata_out[18] <= mdata_out.DB_MAX_OUTPUT_PORT_TYPE
mdata_out[19] <= mdata_out.DB_MAX_OUTPUT_PORT_TYPE
mdata_out[20] <= mdata_out.DB_MAX_OUTPUT_PORT_TYPE
mdata_out[21] <= mdata_out.DB_MAX_OUTPUT_PORT_TYPE
mdata_out[22] <= mdata_out.DB_MAX_OUTPUT_PORT_TYPE
mdata_out[23] <= mdata_out.DB_MAX_OUTPUT_PORT_TYPE
mdata_out[24] <= mdata_out.DB_MAX_OUTPUT_PORT_TYPE
mdata_out[25] <= mdata_out.DB_MAX_OUTPUT_PORT_TYPE
mdata_out[26] <= mdata_out.DB_MAX_OUTPUT_PORT_TYPE
mdata_out[27] <= mdata_out.DB_MAX_OUTPUT_PORT_TYPE
mdata_out[28] <= mdata_out.DB_MAX_OUTPUT_PORT_TYPE
mdata_out[29] <= mdata_out.DB_MAX_OUTPUT_PORT_TYPE
mdata_out[30] <= mdata_out.DB_MAX_OUTPUT_PORT_TYPE
mdata_out[31] <= mdata_out.DB_MAX_OUTPUT_PORT_TYPE
store_loc[0] <= store_loc.DB_MAX_OUTPUT_PORT_TYPE
store_loc[1] <= store_loc.DB_MAX_OUTPUT_PORT_TYPE
store_loc[2] <= store_loc.DB_MAX_OUTPUT_PORT_TYPE
store_loc[3] <= store_loc.DB_MAX_OUTPUT_PORT_TYPE
exec => _alu_op_add.IN1
exec => _alu_op_add.IN1
exec => mdata_out.IN1
exec => result.IN1
exec => result.IN1
exec => result.IN1
exec => result.IN1
exec => ex_set.IN1
exec => ex_shift.IN1
exec => ex_alu.IN1
exec => ex_store.IN1


|p32m1|p32ExecUnit:execunit|alu32:alu
p_reset => __op_sub_a0_p_reset.IN2
m_clock => __op_sub_a0_m_clock.IN2
a[0] => __op_sub_a0_a[0].IN2
a[1] => __op_sub_a0_a[1].IN2
a[2] => __op_sub_a0_a[2].IN2
a[3] => __op_sub_a0_a[3].IN2
a[4] => __op_sub_a0_a[4].IN2
a[5] => __op_sub_a0_a[5].IN2
a[6] => __op_sub_a0_a[6].IN2
a[7] => __op_sub_a0_a[7].IN2
a[8] => __op_sub_a0_a[8].IN2
a[9] => __op_sub_a0_a[9].IN2
a[10] => __op_sub_a0_a[10].IN2
a[11] => __op_sub_a0_a[11].IN2
a[12] => __op_sub_a0_a[12].IN2
a[13] => __op_sub_a0_a[13].IN2
a[14] => __op_sub_a0_a[14].IN2
a[15] => __op_sub_a0_a[15].IN2
a[16] => __op_sub_a0_a[16].IN2
a[17] => __op_sub_a0_a[17].IN2
a[18] => __op_sub_a0_a[18].IN2
a[19] => __op_sub_a0_a[19].IN2
a[20] => __op_sub_a0_a[20].IN2
a[21] => __op_sub_a0_a[21].IN2
a[22] => __op_sub_a0_a[22].IN2
a[23] => __op_sub_a0_a[23].IN2
a[24] => __op_sub_a0_a[24].IN2
a[25] => __op_sub_a0_a[25].IN2
a[26] => __op_sub_a0_a[26].IN2
a[27] => __op_sub_a0_a[27].IN2
a[28] => __op_sub_a0_a[28].IN2
a[29] => __op_sub_a0_a[29].IN2
a[30] => __op_sub_a0_a[30].IN2
a[31] => __op_sub_a0_a[31].IN2
b[0] => __op_add_a0_b[0].IN1
b[1] => __op_add_a0_b[1].IN1
b[2] => __op_add_a0_b[2].IN1
b[3] => __op_add_a0_b[3].IN1
b[4] => __op_add_a0_b[4].IN1
b[5] => __op_add_a0_b[5].IN1
b[6] => __op_add_a0_b[6].IN1
b[7] => __op_add_a0_b[7].IN1
b[8] => __op_add_a0_b[8].IN1
b[9] => __op_add_a0_b[9].IN1
b[10] => __op_add_a0_b[10].IN1
b[11] => __op_add_a0_b[11].IN1
b[12] => __op_add_a0_b[12].IN1
b[13] => __op_add_a0_b[13].IN1
b[14] => __op_add_a0_b[14].IN1
b[15] => __op_add_a0_b[15].IN1
b[16] => __op_add_a0_b[16].IN1
b[17] => __op_add_a0_b[17].IN1
b[18] => __op_add_a0_b[18].IN1
b[19] => __op_add_a0_b[19].IN1
b[20] => __op_add_a0_b[20].IN1
b[21] => __op_add_a0_b[21].IN1
b[22] => __op_add_a0_b[22].IN1
b[23] => __op_add_a0_b[23].IN1
b[24] => __op_add_a0_b[24].IN1
b[25] => __op_add_a0_b[25].IN1
b[26] => __op_add_a0_b[26].IN1
b[27] => __op_add_a0_b[27].IN1
b[28] => __op_add_a0_b[28].IN1
b[29] => __op_add_a0_b[29].IN1
b[30] => __op_add_a0_b[30].IN1
b[31] => __op_add_a0_b[31].IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out.DB_MAX_OUTPUT_PORT_TYPE
overflow <= overflow.DB_MAX_OUTPUT_PORT_TYPE
zero <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
op_add => __op_add_a0_add.IN1
op_sub => out.OUTPUTSELECT
op_sub => out.OUTPUTSELECT
op_sub => out.OUTPUTSELECT
op_sub => out.OUTPUTSELECT
op_sub => out.OUTPUTSELECT
op_sub => out.OUTPUTSELECT
op_sub => out.OUTPUTSELECT
op_sub => out.OUTPUTSELECT
op_sub => out.OUTPUTSELECT
op_sub => out.OUTPUTSELECT
op_sub => out.OUTPUTSELECT
op_sub => out.OUTPUTSELECT
op_sub => out.OUTPUTSELECT
op_sub => out.OUTPUTSELECT
op_sub => out.OUTPUTSELECT
op_sub => out.OUTPUTSELECT
op_sub => out.OUTPUTSELECT
op_sub => out.OUTPUTSELECT
op_sub => out.OUTPUTSELECT
op_sub => out.OUTPUTSELECT
op_sub => out.OUTPUTSELECT
op_sub => out.OUTPUTSELECT
op_sub => out.OUTPUTSELECT
op_sub => out.OUTPUTSELECT
op_sub => out.OUTPUTSELECT
op_sub => out.OUTPUTSELECT
op_sub => out.OUTPUTSELECT
op_sub => out.OUTPUTSELECT
op_sub => out.OUTPUTSELECT
op_sub => out.OUTPUTSELECT
op_sub => out.OUTPUTSELECT
op_sub => out.OUTPUTSELECT
op_sub => overflow.OUTPUTSELECT
op_sub => __op_sub_a0_add.IN1
op_and => out.OUTPUTSELECT
op_and => out.OUTPUTSELECT
op_and => out.OUTPUTSELECT
op_and => out.OUTPUTSELECT
op_and => out.OUTPUTSELECT
op_and => out.OUTPUTSELECT
op_and => out.OUTPUTSELECT
op_and => out.OUTPUTSELECT
op_and => out.OUTPUTSELECT
op_and => out.OUTPUTSELECT
op_and => out.OUTPUTSELECT
op_and => out.OUTPUTSELECT
op_and => out.OUTPUTSELECT
op_and => out.OUTPUTSELECT
op_and => out.OUTPUTSELECT
op_and => out.OUTPUTSELECT
op_and => out.OUTPUTSELECT
op_and => out.OUTPUTSELECT
op_and => out.OUTPUTSELECT
op_and => out.OUTPUTSELECT
op_and => out.OUTPUTSELECT
op_and => out.OUTPUTSELECT
op_and => out.OUTPUTSELECT
op_and => out.OUTPUTSELECT
op_and => out.OUTPUTSELECT
op_and => out.OUTPUTSELECT
op_and => out.OUTPUTSELECT
op_and => out.OUTPUTSELECT
op_and => out.OUTPUTSELECT
op_and => out.OUTPUTSELECT
op_and => out.OUTPUTSELECT
op_and => out.OUTPUTSELECT
op_and => overflow.OUTPUTSELECT
op_or => out.OUTPUTSELECT
op_or => out.OUTPUTSELECT
op_or => out.OUTPUTSELECT
op_or => out.OUTPUTSELECT
op_or => out.OUTPUTSELECT
op_or => out.OUTPUTSELECT
op_or => out.OUTPUTSELECT
op_or => out.OUTPUTSELECT
op_or => out.OUTPUTSELECT
op_or => out.OUTPUTSELECT
op_or => out.OUTPUTSELECT
op_or => out.OUTPUTSELECT
op_or => out.OUTPUTSELECT
op_or => out.OUTPUTSELECT
op_or => out.OUTPUTSELECT
op_or => out.OUTPUTSELECT
op_or => out.OUTPUTSELECT
op_or => out.OUTPUTSELECT
op_or => out.OUTPUTSELECT
op_or => out.OUTPUTSELECT
op_or => out.OUTPUTSELECT
op_or => out.OUTPUTSELECT
op_or => out.OUTPUTSELECT
op_or => out.OUTPUTSELECT
op_or => out.OUTPUTSELECT
op_or => out.OUTPUTSELECT
op_or => out.OUTPUTSELECT
op_or => out.OUTPUTSELECT
op_or => out.OUTPUTSELECT
op_or => out.OUTPUTSELECT
op_or => out.OUTPUTSELECT
op_or => out.OUTPUTSELECT
op_or => overflow.OUTPUTSELECT
op_xor => out.OUTPUTSELECT
op_xor => out.OUTPUTSELECT
op_xor => out.OUTPUTSELECT
op_xor => out.OUTPUTSELECT
op_xor => out.OUTPUTSELECT
op_xor => out.OUTPUTSELECT
op_xor => out.OUTPUTSELECT
op_xor => out.OUTPUTSELECT
op_xor => out.OUTPUTSELECT
op_xor => out.OUTPUTSELECT
op_xor => out.OUTPUTSELECT
op_xor => out.OUTPUTSELECT
op_xor => out.OUTPUTSELECT
op_xor => out.OUTPUTSELECT
op_xor => out.OUTPUTSELECT
op_xor => out.OUTPUTSELECT
op_xor => out.OUTPUTSELECT
op_xor => out.OUTPUTSELECT
op_xor => out.OUTPUTSELECT
op_xor => out.OUTPUTSELECT
op_xor => out.OUTPUTSELECT
op_xor => out.OUTPUTSELECT
op_xor => out.OUTPUTSELECT
op_xor => out.OUTPUTSELECT
op_xor => out.OUTPUTSELECT
op_xor => out.OUTPUTSELECT
op_xor => out.OUTPUTSELECT
op_xor => out.OUTPUTSELECT
op_xor => out.OUTPUTSELECT
op_xor => out.OUTPUTSELECT
op_xor => out.OUTPUTSELECT
op_xor => out.OUTPUTSELECT
op_xor => overflow.OUTPUTSELECT
op_nor => out.OUTPUTSELECT
op_nor => out.OUTPUTSELECT
op_nor => out.OUTPUTSELECT
op_nor => out.OUTPUTSELECT
op_nor => out.OUTPUTSELECT
op_nor => out.OUTPUTSELECT
op_nor => out.OUTPUTSELECT
op_nor => out.OUTPUTSELECT
op_nor => out.OUTPUTSELECT
op_nor => out.OUTPUTSELECT
op_nor => out.OUTPUTSELECT
op_nor => out.OUTPUTSELECT
op_nor => out.OUTPUTSELECT
op_nor => out.OUTPUTSELECT
op_nor => out.OUTPUTSELECT
op_nor => out.OUTPUTSELECT
op_nor => out.OUTPUTSELECT
op_nor => out.OUTPUTSELECT
op_nor => out.OUTPUTSELECT
op_nor => out.OUTPUTSELECT
op_nor => out.OUTPUTSELECT
op_nor => out.OUTPUTSELECT
op_nor => out.OUTPUTSELECT
op_nor => out.OUTPUTSELECT
op_nor => out.OUTPUTSELECT
op_nor => out.OUTPUTSELECT
op_nor => out.OUTPUTSELECT
op_nor => out.OUTPUTSELECT
op_nor => out.OUTPUTSELECT
op_nor => out.OUTPUTSELECT
op_nor => out.OUTPUTSELECT
op_nor => out.OUTPUTSELECT
op_nor => overflow.OUTPUTSELECT


|p32m1|p32ExecUnit:execunit|alu32:alu|add32:_op_sub_a0
p_reset => _a1_p_reset.IN2
m_clock => _a1_m_clock.IN2
a[0] => _a0_a[0].IN1
a[1] => _a0_a[1].IN1
a[2] => _a0_a[2].IN1
a[3] => _a0_a[3].IN1
a[4] => _a0_a[4].IN1
a[5] => _a0_a[5].IN1
a[6] => _a0_a[6].IN1
a[7] => _a0_a[7].IN1
a[8] => _a0_a[8].IN1
a[9] => _a0_a[9].IN1
a[10] => _a0_a[10].IN1
a[11] => _a0_a[11].IN1
a[12] => _a0_a[12].IN1
a[13] => _a0_a[13].IN1
a[14] => _a0_a[14].IN1
a[15] => _a0_a[15].IN1
a[16] => _a1_a[0].IN1
a[17] => _a1_a[1].IN1
a[18] => _a1_a[2].IN1
a[19] => _a1_a[3].IN1
a[20] => _a1_a[4].IN1
a[21] => _a1_a[5].IN1
a[22] => _a1_a[6].IN1
a[23] => _a1_a[7].IN1
a[24] => _a1_a[8].IN1
a[25] => _a1_a[9].IN1
a[26] => _a1_a[10].IN1
a[27] => _a1_a[11].IN1
a[28] => _a1_a[12].IN1
a[29] => _a1_a[13].IN1
a[30] => _a1_a[14].IN1
a[31] => _a1_a[15].IN1
b[0] => _a0_b[0].IN1
b[1] => _a0_b[1].IN1
b[2] => _a0_b[2].IN1
b[3] => _a0_b[3].IN1
b[4] => _a0_b[4].IN1
b[5] => _a0_b[5].IN1
b[6] => _a0_b[6].IN1
b[7] => _a0_b[7].IN1
b[8] => _a0_b[8].IN1
b[9] => _a0_b[9].IN1
b[10] => _a0_b[10].IN1
b[11] => _a0_b[11].IN1
b[12] => _a0_b[12].IN1
b[13] => _a0_b[13].IN1
b[14] => _a0_b[14].IN1
b[15] => _a0_b[15].IN1
b[16] => _a1_b[0].IN1
b[17] => _a1_b[1].IN1
b[18] => _a1_b[2].IN1
b[19] => _a1_b[3].IN1
b[20] => _a1_b[4].IN1
b[21] => _a1_b[5].IN1
b[22] => _a1_b[6].IN1
b[23] => _a1_b[7].IN1
b[24] => _a1_b[8].IN1
b[25] => _a1_b[9].IN1
b[26] => _a1_b[10].IN1
b[27] => _a1_b[11].IN1
b[28] => _a1_b[12].IN1
b[29] => _a1_b[13].IN1
b[30] => _a1_b[14].IN1
b[31] => _a1_b[15].IN1
cin => _a0_ci.IN1
sum[0] <= add16:a0.out
sum[1] <= add16:a0.out
sum[2] <= add16:a0.out
sum[3] <= add16:a0.out
sum[4] <= add16:a0.out
sum[5] <= add16:a0.out
sum[6] <= add16:a0.out
sum[7] <= add16:a0.out
sum[8] <= add16:a0.out
sum[9] <= add16:a0.out
sum[10] <= add16:a0.out
sum[11] <= add16:a0.out
sum[12] <= add16:a0.out
sum[13] <= add16:a0.out
sum[14] <= add16:a0.out
sum[15] <= add16:a0.out
sum[16] <= add16:a1.out
sum[17] <= add16:a1.out
sum[18] <= add16:a1.out
sum[19] <= add16:a1.out
sum[20] <= add16:a1.out
sum[21] <= add16:a1.out
sum[22] <= add16:a1.out
sum[23] <= add16:a1.out
sum[24] <= add16:a1.out
sum[25] <= add16:a1.out
sum[26] <= add16:a1.out
sum[27] <= add16:a1.out
sum[28] <= add16:a1.out
sum[29] <= add16:a1.out
sum[30] <= add16:a1.out
sum[31] <= add16:a1.out
cout <= add16:a1.co
ov <= ov.DB_MAX_OUTPUT_PORT_TYPE
add => _a0_add.IN1
add => _a1_add.IN1


|p32m1|p32ExecUnit:execunit|alu32:alu|add32:_op_sub_a0|add16:a0
p_reset => _a1_p_reset.IN2
m_clock => _a1_m_clock.IN2
a[0] => _a0_a[0].IN1
a[1] => _a0_a[1].IN1
a[2] => _a0_a[2].IN1
a[3] => _a0_a[3].IN1
a[4] => _a0_a[4].IN1
a[5] => _a0_a[5].IN1
a[6] => _a0_a[6].IN1
a[7] => _a0_a[7].IN1
a[8] => _a1_a[0].IN1
a[9] => _a1_a[1].IN1
a[10] => _a1_a[2].IN1
a[11] => _a1_a[3].IN1
a[12] => _a1_a[4].IN1
a[13] => _a1_a[5].IN1
a[14] => _a1_a[6].IN1
a[15] => _a1_a[7].IN1
b[0] => _a0_b[0].IN1
b[1] => _a0_b[1].IN1
b[2] => _a0_b[2].IN1
b[3] => _a0_b[3].IN1
b[4] => _a0_b[4].IN1
b[5] => _a0_b[5].IN1
b[6] => _a0_b[6].IN1
b[7] => _a0_b[7].IN1
b[8] => _a1_b[0].IN1
b[9] => _a1_b[1].IN1
b[10] => _a1_b[2].IN1
b[11] => _a1_b[3].IN1
b[12] => _a1_b[4].IN1
b[13] => _a1_b[5].IN1
b[14] => _a1_b[6].IN1
b[15] => _a1_b[7].IN1
ci => _a0_ci.IN1
out[0] <= add8:a0.out
out[1] <= add8:a0.out
out[2] <= add8:a0.out
out[3] <= add8:a0.out
out[4] <= add8:a0.out
out[5] <= add8:a0.out
out[6] <= add8:a0.out
out[7] <= add8:a0.out
out[8] <= add8:a1.out
out[9] <= add8:a1.out
out[10] <= add8:a1.out
out[11] <= add8:a1.out
out[12] <= add8:a1.out
out[13] <= add8:a1.out
out[14] <= add8:a1.out
out[15] <= add8:a1.out
co <= add8:a1.co
ov <= ov.DB_MAX_OUTPUT_PORT_TYPE
add => _a0_add.IN1
add => _a1_add.IN1


|p32m1|p32ExecUnit:execunit|alu32:alu|add32:_op_sub_a0|add16:a0|add8:a0
p_reset => _a1_p_reset.IN2
m_clock => _a1_m_clock.IN2
a[0] => _a0_a[0].IN1
a[1] => _a0_a[1].IN1
a[2] => _a0_a[2].IN1
a[3] => _a0_a[3].IN1
a[4] => _a1_a[0].IN1
a[5] => _a1_a[1].IN1
a[6] => _a1_a[2].IN1
a[7] => _a1_a[3].IN1
b[0] => _a0_b[0].IN1
b[1] => _a0_b[1].IN1
b[2] => _a0_b[2].IN1
b[3] => _a0_b[3].IN1
b[4] => _a1_b[0].IN1
b[5] => _a1_b[1].IN1
b[6] => _a1_b[2].IN1
b[7] => _a1_b[3].IN1
ci => _a0_ci.IN1
out[0] <= add4:a0.out
out[1] <= add4:a0.out
out[2] <= add4:a0.out
out[3] <= add4:a0.out
out[4] <= add4:a1.out
out[5] <= add4:a1.out
out[6] <= add4:a1.out
out[7] <= add4:a1.out
co <= add4:a1.co
ov <= ov.DB_MAX_OUTPUT_PORT_TYPE
add => _a0_add.IN1
add => _a1_add.IN1


|p32m1|p32ExecUnit:execunit|alu32:alu|add32:_op_sub_a0|add16:a0|add8:a0|add4:a0
p_reset => _a1_p_reset.IN2
m_clock => _a1_m_clock.IN2
a[0] => _a0_a[0].IN1
a[1] => _a0_a[1].IN1
a[2] => _a1_a[0].IN1
a[3] => _a1_a[1].IN1
b[0] => _a0_b[0].IN1
b[1] => _a0_b[1].IN1
b[2] => _a1_b[0].IN1
b[3] => _a1_b[1].IN1
ci => _a0_ci.IN1
out[0] <= add2:a0.out
out[1] <= add2:a0.out
out[2] <= add2:a1.out
out[3] <= add2:a1.out
co <= add2:a1.co
add => _a0_add.IN1
add => _a1_add.IN1


|p32m1|p32ExecUnit:execunit|alu32:alu|add32:_op_sub_a0|add16:a0|add8:a0|add4:a0|add2:a0
p_reset => _a1_p_reset.IN2
m_clock => _a1_m_clock.IN2
a[0] => _a0_a.IN1
a[1] => _a1_a.IN1
b[0] => _a0_b.IN1
b[1] => _a1_b.IN1
ci => _a0_ci.IN1
out[0] <= fullAdder:a0.out
out[1] <= fullAdder:a1.out
co <= fullAdder:a1.co
add => _a0_add.IN1
add => _a1_add.IN1


|p32m1|p32ExecUnit:execunit|alu32:alu|add32:_op_sub_a0|add16:a0|add8:a0|add4:a0|add2:a0|fullAdder:a0
p_reset => ~NO_FANOUT~
m_clock => ~NO_FANOUT~
a => co.IN0
a => co.IN0
a => out.IN0
b => co.IN1
b => co.IN0
b => out.IN1
ci => co.IN1
ci => co.IN1
ci => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE
co <= co.DB_MAX_OUTPUT_PORT_TYPE
add => ~NO_FANOUT~


|p32m1|p32ExecUnit:execunit|alu32:alu|add32:_op_sub_a0|add16:a0|add8:a0|add4:a0|add2:a0|fullAdder:a1
p_reset => ~NO_FANOUT~
m_clock => ~NO_FANOUT~
a => co.IN0
a => co.IN0
a => out.IN0
b => co.IN1
b => co.IN0
b => out.IN1
ci => co.IN1
ci => co.IN1
ci => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE
co <= co.DB_MAX_OUTPUT_PORT_TYPE
add => ~NO_FANOUT~


|p32m1|p32ExecUnit:execunit|alu32:alu|add32:_op_sub_a0|add16:a0|add8:a0|add4:a0|add2:a1
p_reset => _a1_p_reset.IN2
m_clock => _a1_m_clock.IN2
a[0] => _a0_a.IN1
a[1] => _a1_a.IN1
b[0] => _a0_b.IN1
b[1] => _a1_b.IN1
ci => _a0_ci.IN1
out[0] <= fullAdder:a0.out
out[1] <= fullAdder:a1.out
co <= fullAdder:a1.co
add => _a0_add.IN1
add => _a1_add.IN1


|p32m1|p32ExecUnit:execunit|alu32:alu|add32:_op_sub_a0|add16:a0|add8:a0|add4:a0|add2:a1|fullAdder:a0
p_reset => ~NO_FANOUT~
m_clock => ~NO_FANOUT~
a => co.IN0
a => co.IN0
a => out.IN0
b => co.IN1
b => co.IN0
b => out.IN1
ci => co.IN1
ci => co.IN1
ci => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE
co <= co.DB_MAX_OUTPUT_PORT_TYPE
add => ~NO_FANOUT~


|p32m1|p32ExecUnit:execunit|alu32:alu|add32:_op_sub_a0|add16:a0|add8:a0|add4:a0|add2:a1|fullAdder:a1
p_reset => ~NO_FANOUT~
m_clock => ~NO_FANOUT~
a => co.IN0
a => co.IN0
a => out.IN0
b => co.IN1
b => co.IN0
b => out.IN1
ci => co.IN1
ci => co.IN1
ci => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE
co <= co.DB_MAX_OUTPUT_PORT_TYPE
add => ~NO_FANOUT~


|p32m1|p32ExecUnit:execunit|alu32:alu|add32:_op_sub_a0|add16:a0|add8:a0|add4:a1
p_reset => _a1_p_reset.IN2
m_clock => _a1_m_clock.IN2
a[0] => _a0_a[0].IN1
a[1] => _a0_a[1].IN1
a[2] => _a1_a[0].IN1
a[3] => _a1_a[1].IN1
b[0] => _a0_b[0].IN1
b[1] => _a0_b[1].IN1
b[2] => _a1_b[0].IN1
b[3] => _a1_b[1].IN1
ci => _a0_ci.IN1
out[0] <= add2:a0.out
out[1] <= add2:a0.out
out[2] <= add2:a1.out
out[3] <= add2:a1.out
co <= add2:a1.co
add => _a0_add.IN1
add => _a1_add.IN1


|p32m1|p32ExecUnit:execunit|alu32:alu|add32:_op_sub_a0|add16:a0|add8:a0|add4:a1|add2:a0
p_reset => _a1_p_reset.IN2
m_clock => _a1_m_clock.IN2
a[0] => _a0_a.IN1
a[1] => _a1_a.IN1
b[0] => _a0_b.IN1
b[1] => _a1_b.IN1
ci => _a0_ci.IN1
out[0] <= fullAdder:a0.out
out[1] <= fullAdder:a1.out
co <= fullAdder:a1.co
add => _a0_add.IN1
add => _a1_add.IN1


|p32m1|p32ExecUnit:execunit|alu32:alu|add32:_op_sub_a0|add16:a0|add8:a0|add4:a1|add2:a0|fullAdder:a0
p_reset => ~NO_FANOUT~
m_clock => ~NO_FANOUT~
a => co.IN0
a => co.IN0
a => out.IN0
b => co.IN1
b => co.IN0
b => out.IN1
ci => co.IN1
ci => co.IN1
ci => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE
co <= co.DB_MAX_OUTPUT_PORT_TYPE
add => ~NO_FANOUT~


|p32m1|p32ExecUnit:execunit|alu32:alu|add32:_op_sub_a0|add16:a0|add8:a0|add4:a1|add2:a0|fullAdder:a1
p_reset => ~NO_FANOUT~
m_clock => ~NO_FANOUT~
a => co.IN0
a => co.IN0
a => out.IN0
b => co.IN1
b => co.IN0
b => out.IN1
ci => co.IN1
ci => co.IN1
ci => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE
co <= co.DB_MAX_OUTPUT_PORT_TYPE
add => ~NO_FANOUT~


|p32m1|p32ExecUnit:execunit|alu32:alu|add32:_op_sub_a0|add16:a0|add8:a0|add4:a1|add2:a1
p_reset => _a1_p_reset.IN2
m_clock => _a1_m_clock.IN2
a[0] => _a0_a.IN1
a[1] => _a1_a.IN1
b[0] => _a0_b.IN1
b[1] => _a1_b.IN1
ci => _a0_ci.IN1
out[0] <= fullAdder:a0.out
out[1] <= fullAdder:a1.out
co <= fullAdder:a1.co
add => _a0_add.IN1
add => _a1_add.IN1


|p32m1|p32ExecUnit:execunit|alu32:alu|add32:_op_sub_a0|add16:a0|add8:a0|add4:a1|add2:a1|fullAdder:a0
p_reset => ~NO_FANOUT~
m_clock => ~NO_FANOUT~
a => co.IN0
a => co.IN0
a => out.IN0
b => co.IN1
b => co.IN0
b => out.IN1
ci => co.IN1
ci => co.IN1
ci => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE
co <= co.DB_MAX_OUTPUT_PORT_TYPE
add => ~NO_FANOUT~


|p32m1|p32ExecUnit:execunit|alu32:alu|add32:_op_sub_a0|add16:a0|add8:a0|add4:a1|add2:a1|fullAdder:a1
p_reset => ~NO_FANOUT~
m_clock => ~NO_FANOUT~
a => co.IN0
a => co.IN0
a => out.IN0
b => co.IN1
b => co.IN0
b => out.IN1
ci => co.IN1
ci => co.IN1
ci => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE
co <= co.DB_MAX_OUTPUT_PORT_TYPE
add => ~NO_FANOUT~


|p32m1|p32ExecUnit:execunit|alu32:alu|add32:_op_sub_a0|add16:a0|add8:a1
p_reset => _a1_p_reset.IN2
m_clock => _a1_m_clock.IN2
a[0] => _a0_a[0].IN1
a[1] => _a0_a[1].IN1
a[2] => _a0_a[2].IN1
a[3] => _a0_a[3].IN1
a[4] => _a1_a[0].IN1
a[5] => _a1_a[1].IN1
a[6] => _a1_a[2].IN1
a[7] => _a1_a[3].IN1
b[0] => _a0_b[0].IN1
b[1] => _a0_b[1].IN1
b[2] => _a0_b[2].IN1
b[3] => _a0_b[3].IN1
b[4] => _a1_b[0].IN1
b[5] => _a1_b[1].IN1
b[6] => _a1_b[2].IN1
b[7] => _a1_b[3].IN1
ci => _a0_ci.IN1
out[0] <= add4:a0.out
out[1] <= add4:a0.out
out[2] <= add4:a0.out
out[3] <= add4:a0.out
out[4] <= add4:a1.out
out[5] <= add4:a1.out
out[6] <= add4:a1.out
out[7] <= add4:a1.out
co <= add4:a1.co
ov <= ov.DB_MAX_OUTPUT_PORT_TYPE
add => _a0_add.IN1
add => _a1_add.IN1


|p32m1|p32ExecUnit:execunit|alu32:alu|add32:_op_sub_a0|add16:a0|add8:a1|add4:a0
p_reset => _a1_p_reset.IN2
m_clock => _a1_m_clock.IN2
a[0] => _a0_a[0].IN1
a[1] => _a0_a[1].IN1
a[2] => _a1_a[0].IN1
a[3] => _a1_a[1].IN1
b[0] => _a0_b[0].IN1
b[1] => _a0_b[1].IN1
b[2] => _a1_b[0].IN1
b[3] => _a1_b[1].IN1
ci => _a0_ci.IN1
out[0] <= add2:a0.out
out[1] <= add2:a0.out
out[2] <= add2:a1.out
out[3] <= add2:a1.out
co <= add2:a1.co
add => _a0_add.IN1
add => _a1_add.IN1


|p32m1|p32ExecUnit:execunit|alu32:alu|add32:_op_sub_a0|add16:a0|add8:a1|add4:a0|add2:a0
p_reset => _a1_p_reset.IN2
m_clock => _a1_m_clock.IN2
a[0] => _a0_a.IN1
a[1] => _a1_a.IN1
b[0] => _a0_b.IN1
b[1] => _a1_b.IN1
ci => _a0_ci.IN1
out[0] <= fullAdder:a0.out
out[1] <= fullAdder:a1.out
co <= fullAdder:a1.co
add => _a0_add.IN1
add => _a1_add.IN1


|p32m1|p32ExecUnit:execunit|alu32:alu|add32:_op_sub_a0|add16:a0|add8:a1|add4:a0|add2:a0|fullAdder:a0
p_reset => ~NO_FANOUT~
m_clock => ~NO_FANOUT~
a => co.IN0
a => co.IN0
a => out.IN0
b => co.IN1
b => co.IN0
b => out.IN1
ci => co.IN1
ci => co.IN1
ci => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE
co <= co.DB_MAX_OUTPUT_PORT_TYPE
add => ~NO_FANOUT~


|p32m1|p32ExecUnit:execunit|alu32:alu|add32:_op_sub_a0|add16:a0|add8:a1|add4:a0|add2:a0|fullAdder:a1
p_reset => ~NO_FANOUT~
m_clock => ~NO_FANOUT~
a => co.IN0
a => co.IN0
a => out.IN0
b => co.IN1
b => co.IN0
b => out.IN1
ci => co.IN1
ci => co.IN1
ci => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE
co <= co.DB_MAX_OUTPUT_PORT_TYPE
add => ~NO_FANOUT~


|p32m1|p32ExecUnit:execunit|alu32:alu|add32:_op_sub_a0|add16:a0|add8:a1|add4:a0|add2:a1
p_reset => _a1_p_reset.IN2
m_clock => _a1_m_clock.IN2
a[0] => _a0_a.IN1
a[1] => _a1_a.IN1
b[0] => _a0_b.IN1
b[1] => _a1_b.IN1
ci => _a0_ci.IN1
out[0] <= fullAdder:a0.out
out[1] <= fullAdder:a1.out
co <= fullAdder:a1.co
add => _a0_add.IN1
add => _a1_add.IN1


|p32m1|p32ExecUnit:execunit|alu32:alu|add32:_op_sub_a0|add16:a0|add8:a1|add4:a0|add2:a1|fullAdder:a0
p_reset => ~NO_FANOUT~
m_clock => ~NO_FANOUT~
a => co.IN0
a => co.IN0
a => out.IN0
b => co.IN1
b => co.IN0
b => out.IN1
ci => co.IN1
ci => co.IN1
ci => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE
co <= co.DB_MAX_OUTPUT_PORT_TYPE
add => ~NO_FANOUT~


|p32m1|p32ExecUnit:execunit|alu32:alu|add32:_op_sub_a0|add16:a0|add8:a1|add4:a0|add2:a1|fullAdder:a1
p_reset => ~NO_FANOUT~
m_clock => ~NO_FANOUT~
a => co.IN0
a => co.IN0
a => out.IN0
b => co.IN1
b => co.IN0
b => out.IN1
ci => co.IN1
ci => co.IN1
ci => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE
co <= co.DB_MAX_OUTPUT_PORT_TYPE
add => ~NO_FANOUT~


|p32m1|p32ExecUnit:execunit|alu32:alu|add32:_op_sub_a0|add16:a0|add8:a1|add4:a1
p_reset => _a1_p_reset.IN2
m_clock => _a1_m_clock.IN2
a[0] => _a0_a[0].IN1
a[1] => _a0_a[1].IN1
a[2] => _a1_a[0].IN1
a[3] => _a1_a[1].IN1
b[0] => _a0_b[0].IN1
b[1] => _a0_b[1].IN1
b[2] => _a1_b[0].IN1
b[3] => _a1_b[1].IN1
ci => _a0_ci.IN1
out[0] <= add2:a0.out
out[1] <= add2:a0.out
out[2] <= add2:a1.out
out[3] <= add2:a1.out
co <= add2:a1.co
add => _a0_add.IN1
add => _a1_add.IN1


|p32m1|p32ExecUnit:execunit|alu32:alu|add32:_op_sub_a0|add16:a0|add8:a1|add4:a1|add2:a0
p_reset => _a1_p_reset.IN2
m_clock => _a1_m_clock.IN2
a[0] => _a0_a.IN1
a[1] => _a1_a.IN1
b[0] => _a0_b.IN1
b[1] => _a1_b.IN1
ci => _a0_ci.IN1
out[0] <= fullAdder:a0.out
out[1] <= fullAdder:a1.out
co <= fullAdder:a1.co
add => _a0_add.IN1
add => _a1_add.IN1


|p32m1|p32ExecUnit:execunit|alu32:alu|add32:_op_sub_a0|add16:a0|add8:a1|add4:a1|add2:a0|fullAdder:a0
p_reset => ~NO_FANOUT~
m_clock => ~NO_FANOUT~
a => co.IN0
a => co.IN0
a => out.IN0
b => co.IN1
b => co.IN0
b => out.IN1
ci => co.IN1
ci => co.IN1
ci => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE
co <= co.DB_MAX_OUTPUT_PORT_TYPE
add => ~NO_FANOUT~


|p32m1|p32ExecUnit:execunit|alu32:alu|add32:_op_sub_a0|add16:a0|add8:a1|add4:a1|add2:a0|fullAdder:a1
p_reset => ~NO_FANOUT~
m_clock => ~NO_FANOUT~
a => co.IN0
a => co.IN0
a => out.IN0
b => co.IN1
b => co.IN0
b => out.IN1
ci => co.IN1
ci => co.IN1
ci => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE
co <= co.DB_MAX_OUTPUT_PORT_TYPE
add => ~NO_FANOUT~


|p32m1|p32ExecUnit:execunit|alu32:alu|add32:_op_sub_a0|add16:a0|add8:a1|add4:a1|add2:a1
p_reset => _a1_p_reset.IN2
m_clock => _a1_m_clock.IN2
a[0] => _a0_a.IN1
a[1] => _a1_a.IN1
b[0] => _a0_b.IN1
b[1] => _a1_b.IN1
ci => _a0_ci.IN1
out[0] <= fullAdder:a0.out
out[1] <= fullAdder:a1.out
co <= fullAdder:a1.co
add => _a0_add.IN1
add => _a1_add.IN1


|p32m1|p32ExecUnit:execunit|alu32:alu|add32:_op_sub_a0|add16:a0|add8:a1|add4:a1|add2:a1|fullAdder:a0
p_reset => ~NO_FANOUT~
m_clock => ~NO_FANOUT~
a => co.IN0
a => co.IN0
a => out.IN0
b => co.IN1
b => co.IN0
b => out.IN1
ci => co.IN1
ci => co.IN1
ci => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE
co <= co.DB_MAX_OUTPUT_PORT_TYPE
add => ~NO_FANOUT~


|p32m1|p32ExecUnit:execunit|alu32:alu|add32:_op_sub_a0|add16:a0|add8:a1|add4:a1|add2:a1|fullAdder:a1
p_reset => ~NO_FANOUT~
m_clock => ~NO_FANOUT~
a => co.IN0
a => co.IN0
a => out.IN0
b => co.IN1
b => co.IN0
b => out.IN1
ci => co.IN1
ci => co.IN1
ci => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE
co <= co.DB_MAX_OUTPUT_PORT_TYPE
add => ~NO_FANOUT~


|p32m1|p32ExecUnit:execunit|alu32:alu|add32:_op_sub_a0|add16:a1
p_reset => _a1_p_reset.IN2
m_clock => _a1_m_clock.IN2
a[0] => _a0_a[0].IN1
a[1] => _a0_a[1].IN1
a[2] => _a0_a[2].IN1
a[3] => _a0_a[3].IN1
a[4] => _a0_a[4].IN1
a[5] => _a0_a[5].IN1
a[6] => _a0_a[6].IN1
a[7] => _a0_a[7].IN1
a[8] => _a1_a[0].IN1
a[9] => _a1_a[1].IN1
a[10] => _a1_a[2].IN1
a[11] => _a1_a[3].IN1
a[12] => _a1_a[4].IN1
a[13] => _a1_a[5].IN1
a[14] => _a1_a[6].IN1
a[15] => _a1_a[7].IN1
b[0] => _a0_b[0].IN1
b[1] => _a0_b[1].IN1
b[2] => _a0_b[2].IN1
b[3] => _a0_b[3].IN1
b[4] => _a0_b[4].IN1
b[5] => _a0_b[5].IN1
b[6] => _a0_b[6].IN1
b[7] => _a0_b[7].IN1
b[8] => _a1_b[0].IN1
b[9] => _a1_b[1].IN1
b[10] => _a1_b[2].IN1
b[11] => _a1_b[3].IN1
b[12] => _a1_b[4].IN1
b[13] => _a1_b[5].IN1
b[14] => _a1_b[6].IN1
b[15] => _a1_b[7].IN1
ci => _a0_ci.IN1
out[0] <= add8:a0.out
out[1] <= add8:a0.out
out[2] <= add8:a0.out
out[3] <= add8:a0.out
out[4] <= add8:a0.out
out[5] <= add8:a0.out
out[6] <= add8:a0.out
out[7] <= add8:a0.out
out[8] <= add8:a1.out
out[9] <= add8:a1.out
out[10] <= add8:a1.out
out[11] <= add8:a1.out
out[12] <= add8:a1.out
out[13] <= add8:a1.out
out[14] <= add8:a1.out
out[15] <= add8:a1.out
co <= add8:a1.co
ov <= ov.DB_MAX_OUTPUT_PORT_TYPE
add => _a0_add.IN1
add => _a1_add.IN1


|p32m1|p32ExecUnit:execunit|alu32:alu|add32:_op_sub_a0|add16:a1|add8:a0
p_reset => _a1_p_reset.IN2
m_clock => _a1_m_clock.IN2
a[0] => _a0_a[0].IN1
a[1] => _a0_a[1].IN1
a[2] => _a0_a[2].IN1
a[3] => _a0_a[3].IN1
a[4] => _a1_a[0].IN1
a[5] => _a1_a[1].IN1
a[6] => _a1_a[2].IN1
a[7] => _a1_a[3].IN1
b[0] => _a0_b[0].IN1
b[1] => _a0_b[1].IN1
b[2] => _a0_b[2].IN1
b[3] => _a0_b[3].IN1
b[4] => _a1_b[0].IN1
b[5] => _a1_b[1].IN1
b[6] => _a1_b[2].IN1
b[7] => _a1_b[3].IN1
ci => _a0_ci.IN1
out[0] <= add4:a0.out
out[1] <= add4:a0.out
out[2] <= add4:a0.out
out[3] <= add4:a0.out
out[4] <= add4:a1.out
out[5] <= add4:a1.out
out[6] <= add4:a1.out
out[7] <= add4:a1.out
co <= add4:a1.co
ov <= ov.DB_MAX_OUTPUT_PORT_TYPE
add => _a0_add.IN1
add => _a1_add.IN1


|p32m1|p32ExecUnit:execunit|alu32:alu|add32:_op_sub_a0|add16:a1|add8:a0|add4:a0
p_reset => _a1_p_reset.IN2
m_clock => _a1_m_clock.IN2
a[0] => _a0_a[0].IN1
a[1] => _a0_a[1].IN1
a[2] => _a1_a[0].IN1
a[3] => _a1_a[1].IN1
b[0] => _a0_b[0].IN1
b[1] => _a0_b[1].IN1
b[2] => _a1_b[0].IN1
b[3] => _a1_b[1].IN1
ci => _a0_ci.IN1
out[0] <= add2:a0.out
out[1] <= add2:a0.out
out[2] <= add2:a1.out
out[3] <= add2:a1.out
co <= add2:a1.co
add => _a0_add.IN1
add => _a1_add.IN1


|p32m1|p32ExecUnit:execunit|alu32:alu|add32:_op_sub_a0|add16:a1|add8:a0|add4:a0|add2:a0
p_reset => _a1_p_reset.IN2
m_clock => _a1_m_clock.IN2
a[0] => _a0_a.IN1
a[1] => _a1_a.IN1
b[0] => _a0_b.IN1
b[1] => _a1_b.IN1
ci => _a0_ci.IN1
out[0] <= fullAdder:a0.out
out[1] <= fullAdder:a1.out
co <= fullAdder:a1.co
add => _a0_add.IN1
add => _a1_add.IN1


|p32m1|p32ExecUnit:execunit|alu32:alu|add32:_op_sub_a0|add16:a1|add8:a0|add4:a0|add2:a0|fullAdder:a0
p_reset => ~NO_FANOUT~
m_clock => ~NO_FANOUT~
a => co.IN0
a => co.IN0
a => out.IN0
b => co.IN1
b => co.IN0
b => out.IN1
ci => co.IN1
ci => co.IN1
ci => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE
co <= co.DB_MAX_OUTPUT_PORT_TYPE
add => ~NO_FANOUT~


|p32m1|p32ExecUnit:execunit|alu32:alu|add32:_op_sub_a0|add16:a1|add8:a0|add4:a0|add2:a0|fullAdder:a1
p_reset => ~NO_FANOUT~
m_clock => ~NO_FANOUT~
a => co.IN0
a => co.IN0
a => out.IN0
b => co.IN1
b => co.IN0
b => out.IN1
ci => co.IN1
ci => co.IN1
ci => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE
co <= co.DB_MAX_OUTPUT_PORT_TYPE
add => ~NO_FANOUT~


|p32m1|p32ExecUnit:execunit|alu32:alu|add32:_op_sub_a0|add16:a1|add8:a0|add4:a0|add2:a1
p_reset => _a1_p_reset.IN2
m_clock => _a1_m_clock.IN2
a[0] => _a0_a.IN1
a[1] => _a1_a.IN1
b[0] => _a0_b.IN1
b[1] => _a1_b.IN1
ci => _a0_ci.IN1
out[0] <= fullAdder:a0.out
out[1] <= fullAdder:a1.out
co <= fullAdder:a1.co
add => _a0_add.IN1
add => _a1_add.IN1


|p32m1|p32ExecUnit:execunit|alu32:alu|add32:_op_sub_a0|add16:a1|add8:a0|add4:a0|add2:a1|fullAdder:a0
p_reset => ~NO_FANOUT~
m_clock => ~NO_FANOUT~
a => co.IN0
a => co.IN0
a => out.IN0
b => co.IN1
b => co.IN0
b => out.IN1
ci => co.IN1
ci => co.IN1
ci => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE
co <= co.DB_MAX_OUTPUT_PORT_TYPE
add => ~NO_FANOUT~


|p32m1|p32ExecUnit:execunit|alu32:alu|add32:_op_sub_a0|add16:a1|add8:a0|add4:a0|add2:a1|fullAdder:a1
p_reset => ~NO_FANOUT~
m_clock => ~NO_FANOUT~
a => co.IN0
a => co.IN0
a => out.IN0
b => co.IN1
b => co.IN0
b => out.IN1
ci => co.IN1
ci => co.IN1
ci => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE
co <= co.DB_MAX_OUTPUT_PORT_TYPE
add => ~NO_FANOUT~


|p32m1|p32ExecUnit:execunit|alu32:alu|add32:_op_sub_a0|add16:a1|add8:a0|add4:a1
p_reset => _a1_p_reset.IN2
m_clock => _a1_m_clock.IN2
a[0] => _a0_a[0].IN1
a[1] => _a0_a[1].IN1
a[2] => _a1_a[0].IN1
a[3] => _a1_a[1].IN1
b[0] => _a0_b[0].IN1
b[1] => _a0_b[1].IN1
b[2] => _a1_b[0].IN1
b[3] => _a1_b[1].IN1
ci => _a0_ci.IN1
out[0] <= add2:a0.out
out[1] <= add2:a0.out
out[2] <= add2:a1.out
out[3] <= add2:a1.out
co <= add2:a1.co
add => _a0_add.IN1
add => _a1_add.IN1


|p32m1|p32ExecUnit:execunit|alu32:alu|add32:_op_sub_a0|add16:a1|add8:a0|add4:a1|add2:a0
p_reset => _a1_p_reset.IN2
m_clock => _a1_m_clock.IN2
a[0] => _a0_a.IN1
a[1] => _a1_a.IN1
b[0] => _a0_b.IN1
b[1] => _a1_b.IN1
ci => _a0_ci.IN1
out[0] <= fullAdder:a0.out
out[1] <= fullAdder:a1.out
co <= fullAdder:a1.co
add => _a0_add.IN1
add => _a1_add.IN1


|p32m1|p32ExecUnit:execunit|alu32:alu|add32:_op_sub_a0|add16:a1|add8:a0|add4:a1|add2:a0|fullAdder:a0
p_reset => ~NO_FANOUT~
m_clock => ~NO_FANOUT~
a => co.IN0
a => co.IN0
a => out.IN0
b => co.IN1
b => co.IN0
b => out.IN1
ci => co.IN1
ci => co.IN1
ci => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE
co <= co.DB_MAX_OUTPUT_PORT_TYPE
add => ~NO_FANOUT~


|p32m1|p32ExecUnit:execunit|alu32:alu|add32:_op_sub_a0|add16:a1|add8:a0|add4:a1|add2:a0|fullAdder:a1
p_reset => ~NO_FANOUT~
m_clock => ~NO_FANOUT~
a => co.IN0
a => co.IN0
a => out.IN0
b => co.IN1
b => co.IN0
b => out.IN1
ci => co.IN1
ci => co.IN1
ci => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE
co <= co.DB_MAX_OUTPUT_PORT_TYPE
add => ~NO_FANOUT~


|p32m1|p32ExecUnit:execunit|alu32:alu|add32:_op_sub_a0|add16:a1|add8:a0|add4:a1|add2:a1
p_reset => _a1_p_reset.IN2
m_clock => _a1_m_clock.IN2
a[0] => _a0_a.IN1
a[1] => _a1_a.IN1
b[0] => _a0_b.IN1
b[1] => _a1_b.IN1
ci => _a0_ci.IN1
out[0] <= fullAdder:a0.out
out[1] <= fullAdder:a1.out
co <= fullAdder:a1.co
add => _a0_add.IN1
add => _a1_add.IN1


|p32m1|p32ExecUnit:execunit|alu32:alu|add32:_op_sub_a0|add16:a1|add8:a0|add4:a1|add2:a1|fullAdder:a0
p_reset => ~NO_FANOUT~
m_clock => ~NO_FANOUT~
a => co.IN0
a => co.IN0
a => out.IN0
b => co.IN1
b => co.IN0
b => out.IN1
ci => co.IN1
ci => co.IN1
ci => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE
co <= co.DB_MAX_OUTPUT_PORT_TYPE
add => ~NO_FANOUT~


|p32m1|p32ExecUnit:execunit|alu32:alu|add32:_op_sub_a0|add16:a1|add8:a0|add4:a1|add2:a1|fullAdder:a1
p_reset => ~NO_FANOUT~
m_clock => ~NO_FANOUT~
a => co.IN0
a => co.IN0
a => out.IN0
b => co.IN1
b => co.IN0
b => out.IN1
ci => co.IN1
ci => co.IN1
ci => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE
co <= co.DB_MAX_OUTPUT_PORT_TYPE
add => ~NO_FANOUT~


|p32m1|p32ExecUnit:execunit|alu32:alu|add32:_op_sub_a0|add16:a1|add8:a1
p_reset => _a1_p_reset.IN2
m_clock => _a1_m_clock.IN2
a[0] => _a0_a[0].IN1
a[1] => _a0_a[1].IN1
a[2] => _a0_a[2].IN1
a[3] => _a0_a[3].IN1
a[4] => _a1_a[0].IN1
a[5] => _a1_a[1].IN1
a[6] => _a1_a[2].IN1
a[7] => _a1_a[3].IN1
b[0] => _a0_b[0].IN1
b[1] => _a0_b[1].IN1
b[2] => _a0_b[2].IN1
b[3] => _a0_b[3].IN1
b[4] => _a1_b[0].IN1
b[5] => _a1_b[1].IN1
b[6] => _a1_b[2].IN1
b[7] => _a1_b[3].IN1
ci => _a0_ci.IN1
out[0] <= add4:a0.out
out[1] <= add4:a0.out
out[2] <= add4:a0.out
out[3] <= add4:a0.out
out[4] <= add4:a1.out
out[5] <= add4:a1.out
out[6] <= add4:a1.out
out[7] <= add4:a1.out
co <= add4:a1.co
ov <= ov.DB_MAX_OUTPUT_PORT_TYPE
add => _a0_add.IN1
add => _a1_add.IN1


|p32m1|p32ExecUnit:execunit|alu32:alu|add32:_op_sub_a0|add16:a1|add8:a1|add4:a0
p_reset => _a1_p_reset.IN2
m_clock => _a1_m_clock.IN2
a[0] => _a0_a[0].IN1
a[1] => _a0_a[1].IN1
a[2] => _a1_a[0].IN1
a[3] => _a1_a[1].IN1
b[0] => _a0_b[0].IN1
b[1] => _a0_b[1].IN1
b[2] => _a1_b[0].IN1
b[3] => _a1_b[1].IN1
ci => _a0_ci.IN1
out[0] <= add2:a0.out
out[1] <= add2:a0.out
out[2] <= add2:a1.out
out[3] <= add2:a1.out
co <= add2:a1.co
add => _a0_add.IN1
add => _a1_add.IN1


|p32m1|p32ExecUnit:execunit|alu32:alu|add32:_op_sub_a0|add16:a1|add8:a1|add4:a0|add2:a0
p_reset => _a1_p_reset.IN2
m_clock => _a1_m_clock.IN2
a[0] => _a0_a.IN1
a[1] => _a1_a.IN1
b[0] => _a0_b.IN1
b[1] => _a1_b.IN1
ci => _a0_ci.IN1
out[0] <= fullAdder:a0.out
out[1] <= fullAdder:a1.out
co <= fullAdder:a1.co
add => _a0_add.IN1
add => _a1_add.IN1


|p32m1|p32ExecUnit:execunit|alu32:alu|add32:_op_sub_a0|add16:a1|add8:a1|add4:a0|add2:a0|fullAdder:a0
p_reset => ~NO_FANOUT~
m_clock => ~NO_FANOUT~
a => co.IN0
a => co.IN0
a => out.IN0
b => co.IN1
b => co.IN0
b => out.IN1
ci => co.IN1
ci => co.IN1
ci => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE
co <= co.DB_MAX_OUTPUT_PORT_TYPE
add => ~NO_FANOUT~


|p32m1|p32ExecUnit:execunit|alu32:alu|add32:_op_sub_a0|add16:a1|add8:a1|add4:a0|add2:a0|fullAdder:a1
p_reset => ~NO_FANOUT~
m_clock => ~NO_FANOUT~
a => co.IN0
a => co.IN0
a => out.IN0
b => co.IN1
b => co.IN0
b => out.IN1
ci => co.IN1
ci => co.IN1
ci => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE
co <= co.DB_MAX_OUTPUT_PORT_TYPE
add => ~NO_FANOUT~


|p32m1|p32ExecUnit:execunit|alu32:alu|add32:_op_sub_a0|add16:a1|add8:a1|add4:a0|add2:a1
p_reset => _a1_p_reset.IN2
m_clock => _a1_m_clock.IN2
a[0] => _a0_a.IN1
a[1] => _a1_a.IN1
b[0] => _a0_b.IN1
b[1] => _a1_b.IN1
ci => _a0_ci.IN1
out[0] <= fullAdder:a0.out
out[1] <= fullAdder:a1.out
co <= fullAdder:a1.co
add => _a0_add.IN1
add => _a1_add.IN1


|p32m1|p32ExecUnit:execunit|alu32:alu|add32:_op_sub_a0|add16:a1|add8:a1|add4:a0|add2:a1|fullAdder:a0
p_reset => ~NO_FANOUT~
m_clock => ~NO_FANOUT~
a => co.IN0
a => co.IN0
a => out.IN0
b => co.IN1
b => co.IN0
b => out.IN1
ci => co.IN1
ci => co.IN1
ci => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE
co <= co.DB_MAX_OUTPUT_PORT_TYPE
add => ~NO_FANOUT~


|p32m1|p32ExecUnit:execunit|alu32:alu|add32:_op_sub_a0|add16:a1|add8:a1|add4:a0|add2:a1|fullAdder:a1
p_reset => ~NO_FANOUT~
m_clock => ~NO_FANOUT~
a => co.IN0
a => co.IN0
a => out.IN0
b => co.IN1
b => co.IN0
b => out.IN1
ci => co.IN1
ci => co.IN1
ci => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE
co <= co.DB_MAX_OUTPUT_PORT_TYPE
add => ~NO_FANOUT~


|p32m1|p32ExecUnit:execunit|alu32:alu|add32:_op_sub_a0|add16:a1|add8:a1|add4:a1
p_reset => _a1_p_reset.IN2
m_clock => _a1_m_clock.IN2
a[0] => _a0_a[0].IN1
a[1] => _a0_a[1].IN1
a[2] => _a1_a[0].IN1
a[3] => _a1_a[1].IN1
b[0] => _a0_b[0].IN1
b[1] => _a0_b[1].IN1
b[2] => _a1_b[0].IN1
b[3] => _a1_b[1].IN1
ci => _a0_ci.IN1
out[0] <= add2:a0.out
out[1] <= add2:a0.out
out[2] <= add2:a1.out
out[3] <= add2:a1.out
co <= add2:a1.co
add => _a0_add.IN1
add => _a1_add.IN1


|p32m1|p32ExecUnit:execunit|alu32:alu|add32:_op_sub_a0|add16:a1|add8:a1|add4:a1|add2:a0
p_reset => _a1_p_reset.IN2
m_clock => _a1_m_clock.IN2
a[0] => _a0_a.IN1
a[1] => _a1_a.IN1
b[0] => _a0_b.IN1
b[1] => _a1_b.IN1
ci => _a0_ci.IN1
out[0] <= fullAdder:a0.out
out[1] <= fullAdder:a1.out
co <= fullAdder:a1.co
add => _a0_add.IN1
add => _a1_add.IN1


|p32m1|p32ExecUnit:execunit|alu32:alu|add32:_op_sub_a0|add16:a1|add8:a1|add4:a1|add2:a0|fullAdder:a0
p_reset => ~NO_FANOUT~
m_clock => ~NO_FANOUT~
a => co.IN0
a => co.IN0
a => out.IN0
b => co.IN1
b => co.IN0
b => out.IN1
ci => co.IN1
ci => co.IN1
ci => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE
co <= co.DB_MAX_OUTPUT_PORT_TYPE
add => ~NO_FANOUT~


|p32m1|p32ExecUnit:execunit|alu32:alu|add32:_op_sub_a0|add16:a1|add8:a1|add4:a1|add2:a0|fullAdder:a1
p_reset => ~NO_FANOUT~
m_clock => ~NO_FANOUT~
a => co.IN0
a => co.IN0
a => out.IN0
b => co.IN1
b => co.IN0
b => out.IN1
ci => co.IN1
ci => co.IN1
ci => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE
co <= co.DB_MAX_OUTPUT_PORT_TYPE
add => ~NO_FANOUT~


|p32m1|p32ExecUnit:execunit|alu32:alu|add32:_op_sub_a0|add16:a1|add8:a1|add4:a1|add2:a1
p_reset => _a1_p_reset.IN2
m_clock => _a1_m_clock.IN2
a[0] => _a0_a.IN1
a[1] => _a1_a.IN1
b[0] => _a0_b.IN1
b[1] => _a1_b.IN1
ci => _a0_ci.IN1
out[0] <= fullAdder:a0.out
out[1] <= fullAdder:a1.out
co <= fullAdder:a1.co
add => _a0_add.IN1
add => _a1_add.IN1


|p32m1|p32ExecUnit:execunit|alu32:alu|add32:_op_sub_a0|add16:a1|add8:a1|add4:a1|add2:a1|fullAdder:a0
p_reset => ~NO_FANOUT~
m_clock => ~NO_FANOUT~
a => co.IN0
a => co.IN0
a => out.IN0
b => co.IN1
b => co.IN0
b => out.IN1
ci => co.IN1
ci => co.IN1
ci => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE
co <= co.DB_MAX_OUTPUT_PORT_TYPE
add => ~NO_FANOUT~


|p32m1|p32ExecUnit:execunit|alu32:alu|add32:_op_sub_a0|add16:a1|add8:a1|add4:a1|add2:a1|fullAdder:a1
p_reset => ~NO_FANOUT~
m_clock => ~NO_FANOUT~
a => co.IN0
a => co.IN0
a => out.IN0
b => co.IN1
b => co.IN0
b => out.IN1
ci => co.IN1
ci => co.IN1
ci => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE
co <= co.DB_MAX_OUTPUT_PORT_TYPE
add => ~NO_FANOUT~


|p32m1|p32ExecUnit:execunit|alu32:alu|add32:_op_add_a0
p_reset => _a1_p_reset.IN2
m_clock => _a1_m_clock.IN2
a[0] => _a0_a[0].IN1
a[1] => _a0_a[1].IN1
a[2] => _a0_a[2].IN1
a[3] => _a0_a[3].IN1
a[4] => _a0_a[4].IN1
a[5] => _a0_a[5].IN1
a[6] => _a0_a[6].IN1
a[7] => _a0_a[7].IN1
a[8] => _a0_a[8].IN1
a[9] => _a0_a[9].IN1
a[10] => _a0_a[10].IN1
a[11] => _a0_a[11].IN1
a[12] => _a0_a[12].IN1
a[13] => _a0_a[13].IN1
a[14] => _a0_a[14].IN1
a[15] => _a0_a[15].IN1
a[16] => _a1_a[0].IN1
a[17] => _a1_a[1].IN1
a[18] => _a1_a[2].IN1
a[19] => _a1_a[3].IN1
a[20] => _a1_a[4].IN1
a[21] => _a1_a[5].IN1
a[22] => _a1_a[6].IN1
a[23] => _a1_a[7].IN1
a[24] => _a1_a[8].IN1
a[25] => _a1_a[9].IN1
a[26] => _a1_a[10].IN1
a[27] => _a1_a[11].IN1
a[28] => _a1_a[12].IN1
a[29] => _a1_a[13].IN1
a[30] => _a1_a[14].IN1
a[31] => _a1_a[15].IN1
b[0] => _a0_b[0].IN1
b[1] => _a0_b[1].IN1
b[2] => _a0_b[2].IN1
b[3] => _a0_b[3].IN1
b[4] => _a0_b[4].IN1
b[5] => _a0_b[5].IN1
b[6] => _a0_b[6].IN1
b[7] => _a0_b[7].IN1
b[8] => _a0_b[8].IN1
b[9] => _a0_b[9].IN1
b[10] => _a0_b[10].IN1
b[11] => _a0_b[11].IN1
b[12] => _a0_b[12].IN1
b[13] => _a0_b[13].IN1
b[14] => _a0_b[14].IN1
b[15] => _a0_b[15].IN1
b[16] => _a1_b[0].IN1
b[17] => _a1_b[1].IN1
b[18] => _a1_b[2].IN1
b[19] => _a1_b[3].IN1
b[20] => _a1_b[4].IN1
b[21] => _a1_b[5].IN1
b[22] => _a1_b[6].IN1
b[23] => _a1_b[7].IN1
b[24] => _a1_b[8].IN1
b[25] => _a1_b[9].IN1
b[26] => _a1_b[10].IN1
b[27] => _a1_b[11].IN1
b[28] => _a1_b[12].IN1
b[29] => _a1_b[13].IN1
b[30] => _a1_b[14].IN1
b[31] => _a1_b[15].IN1
cin => _a0_ci.IN1
sum[0] <= add16:a0.out
sum[1] <= add16:a0.out
sum[2] <= add16:a0.out
sum[3] <= add16:a0.out
sum[4] <= add16:a0.out
sum[5] <= add16:a0.out
sum[6] <= add16:a0.out
sum[7] <= add16:a0.out
sum[8] <= add16:a0.out
sum[9] <= add16:a0.out
sum[10] <= add16:a0.out
sum[11] <= add16:a0.out
sum[12] <= add16:a0.out
sum[13] <= add16:a0.out
sum[14] <= add16:a0.out
sum[15] <= add16:a0.out
sum[16] <= add16:a1.out
sum[17] <= add16:a1.out
sum[18] <= add16:a1.out
sum[19] <= add16:a1.out
sum[20] <= add16:a1.out
sum[21] <= add16:a1.out
sum[22] <= add16:a1.out
sum[23] <= add16:a1.out
sum[24] <= add16:a1.out
sum[25] <= add16:a1.out
sum[26] <= add16:a1.out
sum[27] <= add16:a1.out
sum[28] <= add16:a1.out
sum[29] <= add16:a1.out
sum[30] <= add16:a1.out
sum[31] <= add16:a1.out
cout <= add16:a1.co
ov <= ov.DB_MAX_OUTPUT_PORT_TYPE
add => _a0_add.IN1
add => _a1_add.IN1


|p32m1|p32ExecUnit:execunit|alu32:alu|add32:_op_add_a0|add16:a0
p_reset => _a1_p_reset.IN2
m_clock => _a1_m_clock.IN2
a[0] => _a0_a[0].IN1
a[1] => _a0_a[1].IN1
a[2] => _a0_a[2].IN1
a[3] => _a0_a[3].IN1
a[4] => _a0_a[4].IN1
a[5] => _a0_a[5].IN1
a[6] => _a0_a[6].IN1
a[7] => _a0_a[7].IN1
a[8] => _a1_a[0].IN1
a[9] => _a1_a[1].IN1
a[10] => _a1_a[2].IN1
a[11] => _a1_a[3].IN1
a[12] => _a1_a[4].IN1
a[13] => _a1_a[5].IN1
a[14] => _a1_a[6].IN1
a[15] => _a1_a[7].IN1
b[0] => _a0_b[0].IN1
b[1] => _a0_b[1].IN1
b[2] => _a0_b[2].IN1
b[3] => _a0_b[3].IN1
b[4] => _a0_b[4].IN1
b[5] => _a0_b[5].IN1
b[6] => _a0_b[6].IN1
b[7] => _a0_b[7].IN1
b[8] => _a1_b[0].IN1
b[9] => _a1_b[1].IN1
b[10] => _a1_b[2].IN1
b[11] => _a1_b[3].IN1
b[12] => _a1_b[4].IN1
b[13] => _a1_b[5].IN1
b[14] => _a1_b[6].IN1
b[15] => _a1_b[7].IN1
ci => _a0_ci.IN1
out[0] <= add8:a0.out
out[1] <= add8:a0.out
out[2] <= add8:a0.out
out[3] <= add8:a0.out
out[4] <= add8:a0.out
out[5] <= add8:a0.out
out[6] <= add8:a0.out
out[7] <= add8:a0.out
out[8] <= add8:a1.out
out[9] <= add8:a1.out
out[10] <= add8:a1.out
out[11] <= add8:a1.out
out[12] <= add8:a1.out
out[13] <= add8:a1.out
out[14] <= add8:a1.out
out[15] <= add8:a1.out
co <= add8:a1.co
ov <= ov.DB_MAX_OUTPUT_PORT_TYPE
add => _a0_add.IN1
add => _a1_add.IN1


|p32m1|p32ExecUnit:execunit|alu32:alu|add32:_op_add_a0|add16:a0|add8:a0
p_reset => _a1_p_reset.IN2
m_clock => _a1_m_clock.IN2
a[0] => _a0_a[0].IN1
a[1] => _a0_a[1].IN1
a[2] => _a0_a[2].IN1
a[3] => _a0_a[3].IN1
a[4] => _a1_a[0].IN1
a[5] => _a1_a[1].IN1
a[6] => _a1_a[2].IN1
a[7] => _a1_a[3].IN1
b[0] => _a0_b[0].IN1
b[1] => _a0_b[1].IN1
b[2] => _a0_b[2].IN1
b[3] => _a0_b[3].IN1
b[4] => _a1_b[0].IN1
b[5] => _a1_b[1].IN1
b[6] => _a1_b[2].IN1
b[7] => _a1_b[3].IN1
ci => _a0_ci.IN1
out[0] <= add4:a0.out
out[1] <= add4:a0.out
out[2] <= add4:a0.out
out[3] <= add4:a0.out
out[4] <= add4:a1.out
out[5] <= add4:a1.out
out[6] <= add4:a1.out
out[7] <= add4:a1.out
co <= add4:a1.co
ov <= ov.DB_MAX_OUTPUT_PORT_TYPE
add => _a0_add.IN1
add => _a1_add.IN1


|p32m1|p32ExecUnit:execunit|alu32:alu|add32:_op_add_a0|add16:a0|add8:a0|add4:a0
p_reset => _a1_p_reset.IN2
m_clock => _a1_m_clock.IN2
a[0] => _a0_a[0].IN1
a[1] => _a0_a[1].IN1
a[2] => _a1_a[0].IN1
a[3] => _a1_a[1].IN1
b[0] => _a0_b[0].IN1
b[1] => _a0_b[1].IN1
b[2] => _a1_b[0].IN1
b[3] => _a1_b[1].IN1
ci => _a0_ci.IN1
out[0] <= add2:a0.out
out[1] <= add2:a0.out
out[2] <= add2:a1.out
out[3] <= add2:a1.out
co <= add2:a1.co
add => _a0_add.IN1
add => _a1_add.IN1


|p32m1|p32ExecUnit:execunit|alu32:alu|add32:_op_add_a0|add16:a0|add8:a0|add4:a0|add2:a0
p_reset => _a1_p_reset.IN2
m_clock => _a1_m_clock.IN2
a[0] => _a0_a.IN1
a[1] => _a1_a.IN1
b[0] => _a0_b.IN1
b[1] => _a1_b.IN1
ci => _a0_ci.IN1
out[0] <= fullAdder:a0.out
out[1] <= fullAdder:a1.out
co <= fullAdder:a1.co
add => _a0_add.IN1
add => _a1_add.IN1


|p32m1|p32ExecUnit:execunit|alu32:alu|add32:_op_add_a0|add16:a0|add8:a0|add4:a0|add2:a0|fullAdder:a0
p_reset => ~NO_FANOUT~
m_clock => ~NO_FANOUT~
a => co.IN0
a => co.IN0
a => out.IN0
b => co.IN1
b => co.IN0
b => out.IN1
ci => co.IN1
ci => co.IN1
ci => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE
co <= co.DB_MAX_OUTPUT_PORT_TYPE
add => ~NO_FANOUT~


|p32m1|p32ExecUnit:execunit|alu32:alu|add32:_op_add_a0|add16:a0|add8:a0|add4:a0|add2:a0|fullAdder:a1
p_reset => ~NO_FANOUT~
m_clock => ~NO_FANOUT~
a => co.IN0
a => co.IN0
a => out.IN0
b => co.IN1
b => co.IN0
b => out.IN1
ci => co.IN1
ci => co.IN1
ci => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE
co <= co.DB_MAX_OUTPUT_PORT_TYPE
add => ~NO_FANOUT~


|p32m1|p32ExecUnit:execunit|alu32:alu|add32:_op_add_a0|add16:a0|add8:a0|add4:a0|add2:a1
p_reset => _a1_p_reset.IN2
m_clock => _a1_m_clock.IN2
a[0] => _a0_a.IN1
a[1] => _a1_a.IN1
b[0] => _a0_b.IN1
b[1] => _a1_b.IN1
ci => _a0_ci.IN1
out[0] <= fullAdder:a0.out
out[1] <= fullAdder:a1.out
co <= fullAdder:a1.co
add => _a0_add.IN1
add => _a1_add.IN1


|p32m1|p32ExecUnit:execunit|alu32:alu|add32:_op_add_a0|add16:a0|add8:a0|add4:a0|add2:a1|fullAdder:a0
p_reset => ~NO_FANOUT~
m_clock => ~NO_FANOUT~
a => co.IN0
a => co.IN0
a => out.IN0
b => co.IN1
b => co.IN0
b => out.IN1
ci => co.IN1
ci => co.IN1
ci => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE
co <= co.DB_MAX_OUTPUT_PORT_TYPE
add => ~NO_FANOUT~


|p32m1|p32ExecUnit:execunit|alu32:alu|add32:_op_add_a0|add16:a0|add8:a0|add4:a0|add2:a1|fullAdder:a1
p_reset => ~NO_FANOUT~
m_clock => ~NO_FANOUT~
a => co.IN0
a => co.IN0
a => out.IN0
b => co.IN1
b => co.IN0
b => out.IN1
ci => co.IN1
ci => co.IN1
ci => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE
co <= co.DB_MAX_OUTPUT_PORT_TYPE
add => ~NO_FANOUT~


|p32m1|p32ExecUnit:execunit|alu32:alu|add32:_op_add_a0|add16:a0|add8:a0|add4:a1
p_reset => _a1_p_reset.IN2
m_clock => _a1_m_clock.IN2
a[0] => _a0_a[0].IN1
a[1] => _a0_a[1].IN1
a[2] => _a1_a[0].IN1
a[3] => _a1_a[1].IN1
b[0] => _a0_b[0].IN1
b[1] => _a0_b[1].IN1
b[2] => _a1_b[0].IN1
b[3] => _a1_b[1].IN1
ci => _a0_ci.IN1
out[0] <= add2:a0.out
out[1] <= add2:a0.out
out[2] <= add2:a1.out
out[3] <= add2:a1.out
co <= add2:a1.co
add => _a0_add.IN1
add => _a1_add.IN1


|p32m1|p32ExecUnit:execunit|alu32:alu|add32:_op_add_a0|add16:a0|add8:a0|add4:a1|add2:a0
p_reset => _a1_p_reset.IN2
m_clock => _a1_m_clock.IN2
a[0] => _a0_a.IN1
a[1] => _a1_a.IN1
b[0] => _a0_b.IN1
b[1] => _a1_b.IN1
ci => _a0_ci.IN1
out[0] <= fullAdder:a0.out
out[1] <= fullAdder:a1.out
co <= fullAdder:a1.co
add => _a0_add.IN1
add => _a1_add.IN1


|p32m1|p32ExecUnit:execunit|alu32:alu|add32:_op_add_a0|add16:a0|add8:a0|add4:a1|add2:a0|fullAdder:a0
p_reset => ~NO_FANOUT~
m_clock => ~NO_FANOUT~
a => co.IN0
a => co.IN0
a => out.IN0
b => co.IN1
b => co.IN0
b => out.IN1
ci => co.IN1
ci => co.IN1
ci => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE
co <= co.DB_MAX_OUTPUT_PORT_TYPE
add => ~NO_FANOUT~


|p32m1|p32ExecUnit:execunit|alu32:alu|add32:_op_add_a0|add16:a0|add8:a0|add4:a1|add2:a0|fullAdder:a1
p_reset => ~NO_FANOUT~
m_clock => ~NO_FANOUT~
a => co.IN0
a => co.IN0
a => out.IN0
b => co.IN1
b => co.IN0
b => out.IN1
ci => co.IN1
ci => co.IN1
ci => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE
co <= co.DB_MAX_OUTPUT_PORT_TYPE
add => ~NO_FANOUT~


|p32m1|p32ExecUnit:execunit|alu32:alu|add32:_op_add_a0|add16:a0|add8:a0|add4:a1|add2:a1
p_reset => _a1_p_reset.IN2
m_clock => _a1_m_clock.IN2
a[0] => _a0_a.IN1
a[1] => _a1_a.IN1
b[0] => _a0_b.IN1
b[1] => _a1_b.IN1
ci => _a0_ci.IN1
out[0] <= fullAdder:a0.out
out[1] <= fullAdder:a1.out
co <= fullAdder:a1.co
add => _a0_add.IN1
add => _a1_add.IN1


|p32m1|p32ExecUnit:execunit|alu32:alu|add32:_op_add_a0|add16:a0|add8:a0|add4:a1|add2:a1|fullAdder:a0
p_reset => ~NO_FANOUT~
m_clock => ~NO_FANOUT~
a => co.IN0
a => co.IN0
a => out.IN0
b => co.IN1
b => co.IN0
b => out.IN1
ci => co.IN1
ci => co.IN1
ci => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE
co <= co.DB_MAX_OUTPUT_PORT_TYPE
add => ~NO_FANOUT~


|p32m1|p32ExecUnit:execunit|alu32:alu|add32:_op_add_a0|add16:a0|add8:a0|add4:a1|add2:a1|fullAdder:a1
p_reset => ~NO_FANOUT~
m_clock => ~NO_FANOUT~
a => co.IN0
a => co.IN0
a => out.IN0
b => co.IN1
b => co.IN0
b => out.IN1
ci => co.IN1
ci => co.IN1
ci => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE
co <= co.DB_MAX_OUTPUT_PORT_TYPE
add => ~NO_FANOUT~


|p32m1|p32ExecUnit:execunit|alu32:alu|add32:_op_add_a0|add16:a0|add8:a1
p_reset => _a1_p_reset.IN2
m_clock => _a1_m_clock.IN2
a[0] => _a0_a[0].IN1
a[1] => _a0_a[1].IN1
a[2] => _a0_a[2].IN1
a[3] => _a0_a[3].IN1
a[4] => _a1_a[0].IN1
a[5] => _a1_a[1].IN1
a[6] => _a1_a[2].IN1
a[7] => _a1_a[3].IN1
b[0] => _a0_b[0].IN1
b[1] => _a0_b[1].IN1
b[2] => _a0_b[2].IN1
b[3] => _a0_b[3].IN1
b[4] => _a1_b[0].IN1
b[5] => _a1_b[1].IN1
b[6] => _a1_b[2].IN1
b[7] => _a1_b[3].IN1
ci => _a0_ci.IN1
out[0] <= add4:a0.out
out[1] <= add4:a0.out
out[2] <= add4:a0.out
out[3] <= add4:a0.out
out[4] <= add4:a1.out
out[5] <= add4:a1.out
out[6] <= add4:a1.out
out[7] <= add4:a1.out
co <= add4:a1.co
ov <= ov.DB_MAX_OUTPUT_PORT_TYPE
add => _a0_add.IN1
add => _a1_add.IN1


|p32m1|p32ExecUnit:execunit|alu32:alu|add32:_op_add_a0|add16:a0|add8:a1|add4:a0
p_reset => _a1_p_reset.IN2
m_clock => _a1_m_clock.IN2
a[0] => _a0_a[0].IN1
a[1] => _a0_a[1].IN1
a[2] => _a1_a[0].IN1
a[3] => _a1_a[1].IN1
b[0] => _a0_b[0].IN1
b[1] => _a0_b[1].IN1
b[2] => _a1_b[0].IN1
b[3] => _a1_b[1].IN1
ci => _a0_ci.IN1
out[0] <= add2:a0.out
out[1] <= add2:a0.out
out[2] <= add2:a1.out
out[3] <= add2:a1.out
co <= add2:a1.co
add => _a0_add.IN1
add => _a1_add.IN1


|p32m1|p32ExecUnit:execunit|alu32:alu|add32:_op_add_a0|add16:a0|add8:a1|add4:a0|add2:a0
p_reset => _a1_p_reset.IN2
m_clock => _a1_m_clock.IN2
a[0] => _a0_a.IN1
a[1] => _a1_a.IN1
b[0] => _a0_b.IN1
b[1] => _a1_b.IN1
ci => _a0_ci.IN1
out[0] <= fullAdder:a0.out
out[1] <= fullAdder:a1.out
co <= fullAdder:a1.co
add => _a0_add.IN1
add => _a1_add.IN1


|p32m1|p32ExecUnit:execunit|alu32:alu|add32:_op_add_a0|add16:a0|add8:a1|add4:a0|add2:a0|fullAdder:a0
p_reset => ~NO_FANOUT~
m_clock => ~NO_FANOUT~
a => co.IN0
a => co.IN0
a => out.IN0
b => co.IN1
b => co.IN0
b => out.IN1
ci => co.IN1
ci => co.IN1
ci => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE
co <= co.DB_MAX_OUTPUT_PORT_TYPE
add => ~NO_FANOUT~


|p32m1|p32ExecUnit:execunit|alu32:alu|add32:_op_add_a0|add16:a0|add8:a1|add4:a0|add2:a0|fullAdder:a1
p_reset => ~NO_FANOUT~
m_clock => ~NO_FANOUT~
a => co.IN0
a => co.IN0
a => out.IN0
b => co.IN1
b => co.IN0
b => out.IN1
ci => co.IN1
ci => co.IN1
ci => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE
co <= co.DB_MAX_OUTPUT_PORT_TYPE
add => ~NO_FANOUT~


|p32m1|p32ExecUnit:execunit|alu32:alu|add32:_op_add_a0|add16:a0|add8:a1|add4:a0|add2:a1
p_reset => _a1_p_reset.IN2
m_clock => _a1_m_clock.IN2
a[0] => _a0_a.IN1
a[1] => _a1_a.IN1
b[0] => _a0_b.IN1
b[1] => _a1_b.IN1
ci => _a0_ci.IN1
out[0] <= fullAdder:a0.out
out[1] <= fullAdder:a1.out
co <= fullAdder:a1.co
add => _a0_add.IN1
add => _a1_add.IN1


|p32m1|p32ExecUnit:execunit|alu32:alu|add32:_op_add_a0|add16:a0|add8:a1|add4:a0|add2:a1|fullAdder:a0
p_reset => ~NO_FANOUT~
m_clock => ~NO_FANOUT~
a => co.IN0
a => co.IN0
a => out.IN0
b => co.IN1
b => co.IN0
b => out.IN1
ci => co.IN1
ci => co.IN1
ci => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE
co <= co.DB_MAX_OUTPUT_PORT_TYPE
add => ~NO_FANOUT~


|p32m1|p32ExecUnit:execunit|alu32:alu|add32:_op_add_a0|add16:a0|add8:a1|add4:a0|add2:a1|fullAdder:a1
p_reset => ~NO_FANOUT~
m_clock => ~NO_FANOUT~
a => co.IN0
a => co.IN0
a => out.IN0
b => co.IN1
b => co.IN0
b => out.IN1
ci => co.IN1
ci => co.IN1
ci => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE
co <= co.DB_MAX_OUTPUT_PORT_TYPE
add => ~NO_FANOUT~


|p32m1|p32ExecUnit:execunit|alu32:alu|add32:_op_add_a0|add16:a0|add8:a1|add4:a1
p_reset => _a1_p_reset.IN2
m_clock => _a1_m_clock.IN2
a[0] => _a0_a[0].IN1
a[1] => _a0_a[1].IN1
a[2] => _a1_a[0].IN1
a[3] => _a1_a[1].IN1
b[0] => _a0_b[0].IN1
b[1] => _a0_b[1].IN1
b[2] => _a1_b[0].IN1
b[3] => _a1_b[1].IN1
ci => _a0_ci.IN1
out[0] <= add2:a0.out
out[1] <= add2:a0.out
out[2] <= add2:a1.out
out[3] <= add2:a1.out
co <= add2:a1.co
add => _a0_add.IN1
add => _a1_add.IN1


|p32m1|p32ExecUnit:execunit|alu32:alu|add32:_op_add_a0|add16:a0|add8:a1|add4:a1|add2:a0
p_reset => _a1_p_reset.IN2
m_clock => _a1_m_clock.IN2
a[0] => _a0_a.IN1
a[1] => _a1_a.IN1
b[0] => _a0_b.IN1
b[1] => _a1_b.IN1
ci => _a0_ci.IN1
out[0] <= fullAdder:a0.out
out[1] <= fullAdder:a1.out
co <= fullAdder:a1.co
add => _a0_add.IN1
add => _a1_add.IN1


|p32m1|p32ExecUnit:execunit|alu32:alu|add32:_op_add_a0|add16:a0|add8:a1|add4:a1|add2:a0|fullAdder:a0
p_reset => ~NO_FANOUT~
m_clock => ~NO_FANOUT~
a => co.IN0
a => co.IN0
a => out.IN0
b => co.IN1
b => co.IN0
b => out.IN1
ci => co.IN1
ci => co.IN1
ci => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE
co <= co.DB_MAX_OUTPUT_PORT_TYPE
add => ~NO_FANOUT~


|p32m1|p32ExecUnit:execunit|alu32:alu|add32:_op_add_a0|add16:a0|add8:a1|add4:a1|add2:a0|fullAdder:a1
p_reset => ~NO_FANOUT~
m_clock => ~NO_FANOUT~
a => co.IN0
a => co.IN0
a => out.IN0
b => co.IN1
b => co.IN0
b => out.IN1
ci => co.IN1
ci => co.IN1
ci => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE
co <= co.DB_MAX_OUTPUT_PORT_TYPE
add => ~NO_FANOUT~


|p32m1|p32ExecUnit:execunit|alu32:alu|add32:_op_add_a0|add16:a0|add8:a1|add4:a1|add2:a1
p_reset => _a1_p_reset.IN2
m_clock => _a1_m_clock.IN2
a[0] => _a0_a.IN1
a[1] => _a1_a.IN1
b[0] => _a0_b.IN1
b[1] => _a1_b.IN1
ci => _a0_ci.IN1
out[0] <= fullAdder:a0.out
out[1] <= fullAdder:a1.out
co <= fullAdder:a1.co
add => _a0_add.IN1
add => _a1_add.IN1


|p32m1|p32ExecUnit:execunit|alu32:alu|add32:_op_add_a0|add16:a0|add8:a1|add4:a1|add2:a1|fullAdder:a0
p_reset => ~NO_FANOUT~
m_clock => ~NO_FANOUT~
a => co.IN0
a => co.IN0
a => out.IN0
b => co.IN1
b => co.IN0
b => out.IN1
ci => co.IN1
ci => co.IN1
ci => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE
co <= co.DB_MAX_OUTPUT_PORT_TYPE
add => ~NO_FANOUT~


|p32m1|p32ExecUnit:execunit|alu32:alu|add32:_op_add_a0|add16:a0|add8:a1|add4:a1|add2:a1|fullAdder:a1
p_reset => ~NO_FANOUT~
m_clock => ~NO_FANOUT~
a => co.IN0
a => co.IN0
a => out.IN0
b => co.IN1
b => co.IN0
b => out.IN1
ci => co.IN1
ci => co.IN1
ci => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE
co <= co.DB_MAX_OUTPUT_PORT_TYPE
add => ~NO_FANOUT~


|p32m1|p32ExecUnit:execunit|alu32:alu|add32:_op_add_a0|add16:a1
p_reset => _a1_p_reset.IN2
m_clock => _a1_m_clock.IN2
a[0] => _a0_a[0].IN1
a[1] => _a0_a[1].IN1
a[2] => _a0_a[2].IN1
a[3] => _a0_a[3].IN1
a[4] => _a0_a[4].IN1
a[5] => _a0_a[5].IN1
a[6] => _a0_a[6].IN1
a[7] => _a0_a[7].IN1
a[8] => _a1_a[0].IN1
a[9] => _a1_a[1].IN1
a[10] => _a1_a[2].IN1
a[11] => _a1_a[3].IN1
a[12] => _a1_a[4].IN1
a[13] => _a1_a[5].IN1
a[14] => _a1_a[6].IN1
a[15] => _a1_a[7].IN1
b[0] => _a0_b[0].IN1
b[1] => _a0_b[1].IN1
b[2] => _a0_b[2].IN1
b[3] => _a0_b[3].IN1
b[4] => _a0_b[4].IN1
b[5] => _a0_b[5].IN1
b[6] => _a0_b[6].IN1
b[7] => _a0_b[7].IN1
b[8] => _a1_b[0].IN1
b[9] => _a1_b[1].IN1
b[10] => _a1_b[2].IN1
b[11] => _a1_b[3].IN1
b[12] => _a1_b[4].IN1
b[13] => _a1_b[5].IN1
b[14] => _a1_b[6].IN1
b[15] => _a1_b[7].IN1
ci => _a0_ci.IN1
out[0] <= add8:a0.out
out[1] <= add8:a0.out
out[2] <= add8:a0.out
out[3] <= add8:a0.out
out[4] <= add8:a0.out
out[5] <= add8:a0.out
out[6] <= add8:a0.out
out[7] <= add8:a0.out
out[8] <= add8:a1.out
out[9] <= add8:a1.out
out[10] <= add8:a1.out
out[11] <= add8:a1.out
out[12] <= add8:a1.out
out[13] <= add8:a1.out
out[14] <= add8:a1.out
out[15] <= add8:a1.out
co <= add8:a1.co
ov <= ov.DB_MAX_OUTPUT_PORT_TYPE
add => _a0_add.IN1
add => _a1_add.IN1


|p32m1|p32ExecUnit:execunit|alu32:alu|add32:_op_add_a0|add16:a1|add8:a0
p_reset => _a1_p_reset.IN2
m_clock => _a1_m_clock.IN2
a[0] => _a0_a[0].IN1
a[1] => _a0_a[1].IN1
a[2] => _a0_a[2].IN1
a[3] => _a0_a[3].IN1
a[4] => _a1_a[0].IN1
a[5] => _a1_a[1].IN1
a[6] => _a1_a[2].IN1
a[7] => _a1_a[3].IN1
b[0] => _a0_b[0].IN1
b[1] => _a0_b[1].IN1
b[2] => _a0_b[2].IN1
b[3] => _a0_b[3].IN1
b[4] => _a1_b[0].IN1
b[5] => _a1_b[1].IN1
b[6] => _a1_b[2].IN1
b[7] => _a1_b[3].IN1
ci => _a0_ci.IN1
out[0] <= add4:a0.out
out[1] <= add4:a0.out
out[2] <= add4:a0.out
out[3] <= add4:a0.out
out[4] <= add4:a1.out
out[5] <= add4:a1.out
out[6] <= add4:a1.out
out[7] <= add4:a1.out
co <= add4:a1.co
ov <= ov.DB_MAX_OUTPUT_PORT_TYPE
add => _a0_add.IN1
add => _a1_add.IN1


|p32m1|p32ExecUnit:execunit|alu32:alu|add32:_op_add_a0|add16:a1|add8:a0|add4:a0
p_reset => _a1_p_reset.IN2
m_clock => _a1_m_clock.IN2
a[0] => _a0_a[0].IN1
a[1] => _a0_a[1].IN1
a[2] => _a1_a[0].IN1
a[3] => _a1_a[1].IN1
b[0] => _a0_b[0].IN1
b[1] => _a0_b[1].IN1
b[2] => _a1_b[0].IN1
b[3] => _a1_b[1].IN1
ci => _a0_ci.IN1
out[0] <= add2:a0.out
out[1] <= add2:a0.out
out[2] <= add2:a1.out
out[3] <= add2:a1.out
co <= add2:a1.co
add => _a0_add.IN1
add => _a1_add.IN1


|p32m1|p32ExecUnit:execunit|alu32:alu|add32:_op_add_a0|add16:a1|add8:a0|add4:a0|add2:a0
p_reset => _a1_p_reset.IN2
m_clock => _a1_m_clock.IN2
a[0] => _a0_a.IN1
a[1] => _a1_a.IN1
b[0] => _a0_b.IN1
b[1] => _a1_b.IN1
ci => _a0_ci.IN1
out[0] <= fullAdder:a0.out
out[1] <= fullAdder:a1.out
co <= fullAdder:a1.co
add => _a0_add.IN1
add => _a1_add.IN1


|p32m1|p32ExecUnit:execunit|alu32:alu|add32:_op_add_a0|add16:a1|add8:a0|add4:a0|add2:a0|fullAdder:a0
p_reset => ~NO_FANOUT~
m_clock => ~NO_FANOUT~
a => co.IN0
a => co.IN0
a => out.IN0
b => co.IN1
b => co.IN0
b => out.IN1
ci => co.IN1
ci => co.IN1
ci => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE
co <= co.DB_MAX_OUTPUT_PORT_TYPE
add => ~NO_FANOUT~


|p32m1|p32ExecUnit:execunit|alu32:alu|add32:_op_add_a0|add16:a1|add8:a0|add4:a0|add2:a0|fullAdder:a1
p_reset => ~NO_FANOUT~
m_clock => ~NO_FANOUT~
a => co.IN0
a => co.IN0
a => out.IN0
b => co.IN1
b => co.IN0
b => out.IN1
ci => co.IN1
ci => co.IN1
ci => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE
co <= co.DB_MAX_OUTPUT_PORT_TYPE
add => ~NO_FANOUT~


|p32m1|p32ExecUnit:execunit|alu32:alu|add32:_op_add_a0|add16:a1|add8:a0|add4:a0|add2:a1
p_reset => _a1_p_reset.IN2
m_clock => _a1_m_clock.IN2
a[0] => _a0_a.IN1
a[1] => _a1_a.IN1
b[0] => _a0_b.IN1
b[1] => _a1_b.IN1
ci => _a0_ci.IN1
out[0] <= fullAdder:a0.out
out[1] <= fullAdder:a1.out
co <= fullAdder:a1.co
add => _a0_add.IN1
add => _a1_add.IN1


|p32m1|p32ExecUnit:execunit|alu32:alu|add32:_op_add_a0|add16:a1|add8:a0|add4:a0|add2:a1|fullAdder:a0
p_reset => ~NO_FANOUT~
m_clock => ~NO_FANOUT~
a => co.IN0
a => co.IN0
a => out.IN0
b => co.IN1
b => co.IN0
b => out.IN1
ci => co.IN1
ci => co.IN1
ci => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE
co <= co.DB_MAX_OUTPUT_PORT_TYPE
add => ~NO_FANOUT~


|p32m1|p32ExecUnit:execunit|alu32:alu|add32:_op_add_a0|add16:a1|add8:a0|add4:a0|add2:a1|fullAdder:a1
p_reset => ~NO_FANOUT~
m_clock => ~NO_FANOUT~
a => co.IN0
a => co.IN0
a => out.IN0
b => co.IN1
b => co.IN0
b => out.IN1
ci => co.IN1
ci => co.IN1
ci => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE
co <= co.DB_MAX_OUTPUT_PORT_TYPE
add => ~NO_FANOUT~


|p32m1|p32ExecUnit:execunit|alu32:alu|add32:_op_add_a0|add16:a1|add8:a0|add4:a1
p_reset => _a1_p_reset.IN2
m_clock => _a1_m_clock.IN2
a[0] => _a0_a[0].IN1
a[1] => _a0_a[1].IN1
a[2] => _a1_a[0].IN1
a[3] => _a1_a[1].IN1
b[0] => _a0_b[0].IN1
b[1] => _a0_b[1].IN1
b[2] => _a1_b[0].IN1
b[3] => _a1_b[1].IN1
ci => _a0_ci.IN1
out[0] <= add2:a0.out
out[1] <= add2:a0.out
out[2] <= add2:a1.out
out[3] <= add2:a1.out
co <= add2:a1.co
add => _a0_add.IN1
add => _a1_add.IN1


|p32m1|p32ExecUnit:execunit|alu32:alu|add32:_op_add_a0|add16:a1|add8:a0|add4:a1|add2:a0
p_reset => _a1_p_reset.IN2
m_clock => _a1_m_clock.IN2
a[0] => _a0_a.IN1
a[1] => _a1_a.IN1
b[0] => _a0_b.IN1
b[1] => _a1_b.IN1
ci => _a0_ci.IN1
out[0] <= fullAdder:a0.out
out[1] <= fullAdder:a1.out
co <= fullAdder:a1.co
add => _a0_add.IN1
add => _a1_add.IN1


|p32m1|p32ExecUnit:execunit|alu32:alu|add32:_op_add_a0|add16:a1|add8:a0|add4:a1|add2:a0|fullAdder:a0
p_reset => ~NO_FANOUT~
m_clock => ~NO_FANOUT~
a => co.IN0
a => co.IN0
a => out.IN0
b => co.IN1
b => co.IN0
b => out.IN1
ci => co.IN1
ci => co.IN1
ci => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE
co <= co.DB_MAX_OUTPUT_PORT_TYPE
add => ~NO_FANOUT~


|p32m1|p32ExecUnit:execunit|alu32:alu|add32:_op_add_a0|add16:a1|add8:a0|add4:a1|add2:a0|fullAdder:a1
p_reset => ~NO_FANOUT~
m_clock => ~NO_FANOUT~
a => co.IN0
a => co.IN0
a => out.IN0
b => co.IN1
b => co.IN0
b => out.IN1
ci => co.IN1
ci => co.IN1
ci => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE
co <= co.DB_MAX_OUTPUT_PORT_TYPE
add => ~NO_FANOUT~


|p32m1|p32ExecUnit:execunit|alu32:alu|add32:_op_add_a0|add16:a1|add8:a0|add4:a1|add2:a1
p_reset => _a1_p_reset.IN2
m_clock => _a1_m_clock.IN2
a[0] => _a0_a.IN1
a[1] => _a1_a.IN1
b[0] => _a0_b.IN1
b[1] => _a1_b.IN1
ci => _a0_ci.IN1
out[0] <= fullAdder:a0.out
out[1] <= fullAdder:a1.out
co <= fullAdder:a1.co
add => _a0_add.IN1
add => _a1_add.IN1


|p32m1|p32ExecUnit:execunit|alu32:alu|add32:_op_add_a0|add16:a1|add8:a0|add4:a1|add2:a1|fullAdder:a0
p_reset => ~NO_FANOUT~
m_clock => ~NO_FANOUT~
a => co.IN0
a => co.IN0
a => out.IN0
b => co.IN1
b => co.IN0
b => out.IN1
ci => co.IN1
ci => co.IN1
ci => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE
co <= co.DB_MAX_OUTPUT_PORT_TYPE
add => ~NO_FANOUT~


|p32m1|p32ExecUnit:execunit|alu32:alu|add32:_op_add_a0|add16:a1|add8:a0|add4:a1|add2:a1|fullAdder:a1
p_reset => ~NO_FANOUT~
m_clock => ~NO_FANOUT~
a => co.IN0
a => co.IN0
a => out.IN0
b => co.IN1
b => co.IN0
b => out.IN1
ci => co.IN1
ci => co.IN1
ci => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE
co <= co.DB_MAX_OUTPUT_PORT_TYPE
add => ~NO_FANOUT~


|p32m1|p32ExecUnit:execunit|alu32:alu|add32:_op_add_a0|add16:a1|add8:a1
p_reset => _a1_p_reset.IN2
m_clock => _a1_m_clock.IN2
a[0] => _a0_a[0].IN1
a[1] => _a0_a[1].IN1
a[2] => _a0_a[2].IN1
a[3] => _a0_a[3].IN1
a[4] => _a1_a[0].IN1
a[5] => _a1_a[1].IN1
a[6] => _a1_a[2].IN1
a[7] => _a1_a[3].IN1
b[0] => _a0_b[0].IN1
b[1] => _a0_b[1].IN1
b[2] => _a0_b[2].IN1
b[3] => _a0_b[3].IN1
b[4] => _a1_b[0].IN1
b[5] => _a1_b[1].IN1
b[6] => _a1_b[2].IN1
b[7] => _a1_b[3].IN1
ci => _a0_ci.IN1
out[0] <= add4:a0.out
out[1] <= add4:a0.out
out[2] <= add4:a0.out
out[3] <= add4:a0.out
out[4] <= add4:a1.out
out[5] <= add4:a1.out
out[6] <= add4:a1.out
out[7] <= add4:a1.out
co <= add4:a1.co
ov <= ov.DB_MAX_OUTPUT_PORT_TYPE
add => _a0_add.IN1
add => _a1_add.IN1


|p32m1|p32ExecUnit:execunit|alu32:alu|add32:_op_add_a0|add16:a1|add8:a1|add4:a0
p_reset => _a1_p_reset.IN2
m_clock => _a1_m_clock.IN2
a[0] => _a0_a[0].IN1
a[1] => _a0_a[1].IN1
a[2] => _a1_a[0].IN1
a[3] => _a1_a[1].IN1
b[0] => _a0_b[0].IN1
b[1] => _a0_b[1].IN1
b[2] => _a1_b[0].IN1
b[3] => _a1_b[1].IN1
ci => _a0_ci.IN1
out[0] <= add2:a0.out
out[1] <= add2:a0.out
out[2] <= add2:a1.out
out[3] <= add2:a1.out
co <= add2:a1.co
add => _a0_add.IN1
add => _a1_add.IN1


|p32m1|p32ExecUnit:execunit|alu32:alu|add32:_op_add_a0|add16:a1|add8:a1|add4:a0|add2:a0
p_reset => _a1_p_reset.IN2
m_clock => _a1_m_clock.IN2
a[0] => _a0_a.IN1
a[1] => _a1_a.IN1
b[0] => _a0_b.IN1
b[1] => _a1_b.IN1
ci => _a0_ci.IN1
out[0] <= fullAdder:a0.out
out[1] <= fullAdder:a1.out
co <= fullAdder:a1.co
add => _a0_add.IN1
add => _a1_add.IN1


|p32m1|p32ExecUnit:execunit|alu32:alu|add32:_op_add_a0|add16:a1|add8:a1|add4:a0|add2:a0|fullAdder:a0
p_reset => ~NO_FANOUT~
m_clock => ~NO_FANOUT~
a => co.IN0
a => co.IN0
a => out.IN0
b => co.IN1
b => co.IN0
b => out.IN1
ci => co.IN1
ci => co.IN1
ci => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE
co <= co.DB_MAX_OUTPUT_PORT_TYPE
add => ~NO_FANOUT~


|p32m1|p32ExecUnit:execunit|alu32:alu|add32:_op_add_a0|add16:a1|add8:a1|add4:a0|add2:a0|fullAdder:a1
p_reset => ~NO_FANOUT~
m_clock => ~NO_FANOUT~
a => co.IN0
a => co.IN0
a => out.IN0
b => co.IN1
b => co.IN0
b => out.IN1
ci => co.IN1
ci => co.IN1
ci => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE
co <= co.DB_MAX_OUTPUT_PORT_TYPE
add => ~NO_FANOUT~


|p32m1|p32ExecUnit:execunit|alu32:alu|add32:_op_add_a0|add16:a1|add8:a1|add4:a0|add2:a1
p_reset => _a1_p_reset.IN2
m_clock => _a1_m_clock.IN2
a[0] => _a0_a.IN1
a[1] => _a1_a.IN1
b[0] => _a0_b.IN1
b[1] => _a1_b.IN1
ci => _a0_ci.IN1
out[0] <= fullAdder:a0.out
out[1] <= fullAdder:a1.out
co <= fullAdder:a1.co
add => _a0_add.IN1
add => _a1_add.IN1


|p32m1|p32ExecUnit:execunit|alu32:alu|add32:_op_add_a0|add16:a1|add8:a1|add4:a0|add2:a1|fullAdder:a0
p_reset => ~NO_FANOUT~
m_clock => ~NO_FANOUT~
a => co.IN0
a => co.IN0
a => out.IN0
b => co.IN1
b => co.IN0
b => out.IN1
ci => co.IN1
ci => co.IN1
ci => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE
co <= co.DB_MAX_OUTPUT_PORT_TYPE
add => ~NO_FANOUT~


|p32m1|p32ExecUnit:execunit|alu32:alu|add32:_op_add_a0|add16:a1|add8:a1|add4:a0|add2:a1|fullAdder:a1
p_reset => ~NO_FANOUT~
m_clock => ~NO_FANOUT~
a => co.IN0
a => co.IN0
a => out.IN0
b => co.IN1
b => co.IN0
b => out.IN1
ci => co.IN1
ci => co.IN1
ci => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE
co <= co.DB_MAX_OUTPUT_PORT_TYPE
add => ~NO_FANOUT~


|p32m1|p32ExecUnit:execunit|alu32:alu|add32:_op_add_a0|add16:a1|add8:a1|add4:a1
p_reset => _a1_p_reset.IN2
m_clock => _a1_m_clock.IN2
a[0] => _a0_a[0].IN1
a[1] => _a0_a[1].IN1
a[2] => _a1_a[0].IN1
a[3] => _a1_a[1].IN1
b[0] => _a0_b[0].IN1
b[1] => _a0_b[1].IN1
b[2] => _a1_b[0].IN1
b[3] => _a1_b[1].IN1
ci => _a0_ci.IN1
out[0] <= add2:a0.out
out[1] <= add2:a0.out
out[2] <= add2:a1.out
out[3] <= add2:a1.out
co <= add2:a1.co
add => _a0_add.IN1
add => _a1_add.IN1


|p32m1|p32ExecUnit:execunit|alu32:alu|add32:_op_add_a0|add16:a1|add8:a1|add4:a1|add2:a0
p_reset => _a1_p_reset.IN2
m_clock => _a1_m_clock.IN2
a[0] => _a0_a.IN1
a[1] => _a1_a.IN1
b[0] => _a0_b.IN1
b[1] => _a1_b.IN1
ci => _a0_ci.IN1
out[0] <= fullAdder:a0.out
out[1] <= fullAdder:a1.out
co <= fullAdder:a1.co
add => _a0_add.IN1
add => _a1_add.IN1


|p32m1|p32ExecUnit:execunit|alu32:alu|add32:_op_add_a0|add16:a1|add8:a1|add4:a1|add2:a0|fullAdder:a0
p_reset => ~NO_FANOUT~
m_clock => ~NO_FANOUT~
a => co.IN0
a => co.IN0
a => out.IN0
b => co.IN1
b => co.IN0
b => out.IN1
ci => co.IN1
ci => co.IN1
ci => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE
co <= co.DB_MAX_OUTPUT_PORT_TYPE
add => ~NO_FANOUT~


|p32m1|p32ExecUnit:execunit|alu32:alu|add32:_op_add_a0|add16:a1|add8:a1|add4:a1|add2:a0|fullAdder:a1
p_reset => ~NO_FANOUT~
m_clock => ~NO_FANOUT~
a => co.IN0
a => co.IN0
a => out.IN0
b => co.IN1
b => co.IN0
b => out.IN1
ci => co.IN1
ci => co.IN1
ci => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE
co <= co.DB_MAX_OUTPUT_PORT_TYPE
add => ~NO_FANOUT~


|p32m1|p32ExecUnit:execunit|alu32:alu|add32:_op_add_a0|add16:a1|add8:a1|add4:a1|add2:a1
p_reset => _a1_p_reset.IN2
m_clock => _a1_m_clock.IN2
a[0] => _a0_a.IN1
a[1] => _a1_a.IN1
b[0] => _a0_b.IN1
b[1] => _a1_b.IN1
ci => _a0_ci.IN1
out[0] <= fullAdder:a0.out
out[1] <= fullAdder:a1.out
co <= fullAdder:a1.co
add => _a0_add.IN1
add => _a1_add.IN1


|p32m1|p32ExecUnit:execunit|alu32:alu|add32:_op_add_a0|add16:a1|add8:a1|add4:a1|add2:a1|fullAdder:a0
p_reset => ~NO_FANOUT~
m_clock => ~NO_FANOUT~
a => co.IN0
a => co.IN0
a => out.IN0
b => co.IN1
b => co.IN0
b => out.IN1
ci => co.IN1
ci => co.IN1
ci => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE
co <= co.DB_MAX_OUTPUT_PORT_TYPE
add => ~NO_FANOUT~


|p32m1|p32ExecUnit:execunit|alu32:alu|add32:_op_add_a0|add16:a1|add8:a1|add4:a1|add2:a1|fullAdder:a1
p_reset => ~NO_FANOUT~
m_clock => ~NO_FANOUT~
a => co.IN0
a => co.IN0
a => out.IN0
b => co.IN1
b => co.IN0
b => out.IN1
ci => co.IN1
ci => co.IN1
ci => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE
co <= co.DB_MAX_OUTPUT_PORT_TYPE
add => ~NO_FANOUT~


|p32m1|p32ExecUnit:execunit|shift32:shift
p_reset => ~NO_FANOUT~
m_clock => ~NO_FANOUT~
in[0] => _sll_t1_1_1014[1].DATAB
in[0] => _sll_t1_1_1014[0].DATAA
in[0] => _shift_right_t1_1_1004[0].DATAA
in[1] => _sll_t1_1_1014[2].DATAB
in[1] => _sll_t1_1_1014[1].DATAA
in[1] => _shift_right_t1_1_1004[1].DATAA
in[1] => _shift_right_t1_1_1004[0].DATAB
in[2] => _sll_t1_1_1014[3].DATAB
in[2] => _sll_t1_1_1014[2].DATAA
in[2] => _shift_right_t1_1_1004[2].DATAA
in[2] => _shift_right_t1_1_1004[1].DATAB
in[3] => _sll_t1_1_1014[4].DATAB
in[3] => _sll_t1_1_1014[3].DATAA
in[3] => _shift_right_t1_1_1004[3].DATAA
in[3] => _shift_right_t1_1_1004[2].DATAB
in[4] => _sll_t1_1_1014[5].DATAB
in[4] => _sll_t1_1_1014[4].DATAA
in[4] => _shift_right_t1_1_1004[4].DATAA
in[4] => _shift_right_t1_1_1004[3].DATAB
in[5] => _sll_t1_1_1014[6].DATAB
in[5] => _sll_t1_1_1014[5].DATAA
in[5] => _shift_right_t1_1_1004[5].DATAA
in[5] => _shift_right_t1_1_1004[4].DATAB
in[6] => _sll_t1_1_1014[7].DATAB
in[6] => _sll_t1_1_1014[6].DATAA
in[6] => _shift_right_t1_1_1004[6].DATAA
in[6] => _shift_right_t1_1_1004[5].DATAB
in[7] => _sll_t1_1_1014[8].DATAB
in[7] => _sll_t1_1_1014[7].DATAA
in[7] => _shift_right_t1_1_1004[7].DATAA
in[7] => _shift_right_t1_1_1004[6].DATAB
in[8] => _sll_t1_1_1014[9].DATAB
in[8] => _sll_t1_1_1014[8].DATAA
in[8] => _shift_right_t1_1_1004[8].DATAA
in[8] => _shift_right_t1_1_1004[7].DATAB
in[9] => _sll_t1_1_1014[10].DATAB
in[9] => _sll_t1_1_1014[9].DATAA
in[9] => _shift_right_t1_1_1004[9].DATAA
in[9] => _shift_right_t1_1_1004[8].DATAB
in[10] => _sll_t1_1_1014[11].DATAB
in[10] => _sll_t1_1_1014[10].DATAA
in[10] => _shift_right_t1_1_1004[10].DATAA
in[10] => _shift_right_t1_1_1004[9].DATAB
in[11] => _sll_t1_1_1014[12].DATAB
in[11] => _sll_t1_1_1014[11].DATAA
in[11] => _shift_right_t1_1_1004[11].DATAA
in[11] => _shift_right_t1_1_1004[10].DATAB
in[12] => _sll_t1_1_1014[13].DATAB
in[12] => _sll_t1_1_1014[12].DATAA
in[12] => _shift_right_t1_1_1004[12].DATAA
in[12] => _shift_right_t1_1_1004[11].DATAB
in[13] => _sll_t1_1_1014[14].DATAB
in[13] => _sll_t1_1_1014[13].DATAA
in[13] => _shift_right_t1_1_1004[13].DATAA
in[13] => _shift_right_t1_1_1004[12].DATAB
in[14] => _sll_t1_1_1014[15].DATAB
in[14] => _sll_t1_1_1014[14].DATAA
in[14] => _shift_right_t1_1_1004[14].DATAA
in[14] => _shift_right_t1_1_1004[13].DATAB
in[15] => _sll_t1_1_1014[16].DATAB
in[15] => _sll_t1_1_1014[15].DATAA
in[15] => _shift_right_t1_1_1004[15].DATAA
in[15] => _shift_right_t1_1_1004[14].DATAB
in[16] => _sll_t1_1_1014[17].DATAB
in[16] => _sll_t1_1_1014[16].DATAA
in[16] => _shift_right_t1_1_1004[16].DATAA
in[16] => _shift_right_t1_1_1004[15].DATAB
in[17] => _sll_t1_1_1014[18].DATAB
in[17] => _sll_t1_1_1014[17].DATAA
in[17] => _shift_right_t1_1_1004[17].DATAA
in[17] => _shift_right_t1_1_1004[16].DATAB
in[18] => _sll_t1_1_1014[19].DATAB
in[18] => _sll_t1_1_1014[18].DATAA
in[18] => _shift_right_t1_1_1004[18].DATAA
in[18] => _shift_right_t1_1_1004[17].DATAB
in[19] => _sll_t1_1_1014[20].DATAB
in[19] => _sll_t1_1_1014[19].DATAA
in[19] => _shift_right_t1_1_1004[19].DATAA
in[19] => _shift_right_t1_1_1004[18].DATAB
in[20] => _sll_t1_1_1014[21].DATAB
in[20] => _sll_t1_1_1014[20].DATAA
in[20] => _shift_right_t1_1_1004[20].DATAA
in[20] => _shift_right_t1_1_1004[19].DATAB
in[21] => _sll_t1_1_1014[22].DATAB
in[21] => _sll_t1_1_1014[21].DATAA
in[21] => _shift_right_t1_1_1004[21].DATAA
in[21] => _shift_right_t1_1_1004[20].DATAB
in[22] => _sll_t1_1_1014[23].DATAB
in[22] => _sll_t1_1_1014[22].DATAA
in[22] => _shift_right_t1_1_1004[22].DATAA
in[22] => _shift_right_t1_1_1004[21].DATAB
in[23] => _sll_t1_1_1014[24].DATAB
in[23] => _sll_t1_1_1014[23].DATAA
in[23] => _shift_right_t1_1_1004[23].DATAA
in[23] => _shift_right_t1_1_1004[22].DATAB
in[24] => _sll_t1_1_1014[25].DATAB
in[24] => _sll_t1_1_1014[24].DATAA
in[24] => _shift_right_t1_1_1004[24].DATAA
in[24] => _shift_right_t1_1_1004[23].DATAB
in[25] => _sll_t1_1_1014[26].DATAB
in[25] => _sll_t1_1_1014[25].DATAA
in[25] => _shift_right_t1_1_1004[25].DATAA
in[25] => _shift_right_t1_1_1004[24].DATAB
in[26] => _sll_t1_1_1014[27].DATAB
in[26] => _sll_t1_1_1014[26].DATAA
in[26] => _shift_right_t1_1_1004[26].DATAA
in[26] => _shift_right_t1_1_1004[25].DATAB
in[27] => _sll_t1_1_1014[28].DATAB
in[27] => _sll_t1_1_1014[27].DATAA
in[27] => _shift_right_t1_1_1004[27].DATAA
in[27] => _shift_right_t1_1_1004[26].DATAB
in[28] => _sll_t1_1_1014[29].DATAB
in[28] => _sll_t1_1_1014[28].DATAA
in[28] => _shift_right_t1_1_1004[28].DATAA
in[28] => _shift_right_t1_1_1004[27].DATAB
in[29] => _sll_t1_1_1014[30].DATAB
in[29] => _sll_t1_1_1014[29].DATAA
in[29] => _shift_right_t1_1_1004[29].DATAA
in[29] => _shift_right_t1_1_1004[28].DATAB
in[30] => _sll_t1_1_1014[31].DATAB
in[30] => _sll_t1_1_1014[30].DATAA
in[30] => _shift_right_t1_1_1004[30].DATAA
in[30] => _shift_right_t1_1_1004[29].DATAB
in[31] => _sll_t1_1_1014[31].DATAA
in[31] => _shift_right_s16_1_1003[0].DATAA
in[31] => _shift_right_t1_1_1004[31].DATAA
in[31] => _shift_right_t1_1_1004[30].DATAB
shamt[0] => _shift_right_t1_1_1004[31].OUTPUTSELECT
shamt[0] => _shift_right_t1_1_1004[30].OUTPUTSELECT
shamt[0] => _shift_right_t1_1_1004[29].OUTPUTSELECT
shamt[0] => _shift_right_t1_1_1004[28].OUTPUTSELECT
shamt[0] => _shift_right_t1_1_1004[27].OUTPUTSELECT
shamt[0] => _shift_right_t1_1_1004[26].OUTPUTSELECT
shamt[0] => _shift_right_t1_1_1004[25].OUTPUTSELECT
shamt[0] => _shift_right_t1_1_1004[24].OUTPUTSELECT
shamt[0] => _shift_right_t1_1_1004[23].OUTPUTSELECT
shamt[0] => _shift_right_t1_1_1004[22].OUTPUTSELECT
shamt[0] => _shift_right_t1_1_1004[21].OUTPUTSELECT
shamt[0] => _shift_right_t1_1_1004[20].OUTPUTSELECT
shamt[0] => _shift_right_t1_1_1004[19].OUTPUTSELECT
shamt[0] => _shift_right_t1_1_1004[18].OUTPUTSELECT
shamt[0] => _shift_right_t1_1_1004[17].OUTPUTSELECT
shamt[0] => _shift_right_t1_1_1004[16].OUTPUTSELECT
shamt[0] => _shift_right_t1_1_1004[15].OUTPUTSELECT
shamt[0] => _shift_right_t1_1_1004[14].OUTPUTSELECT
shamt[0] => _shift_right_t1_1_1004[13].OUTPUTSELECT
shamt[0] => _shift_right_t1_1_1004[12].OUTPUTSELECT
shamt[0] => _shift_right_t1_1_1004[11].OUTPUTSELECT
shamt[0] => _shift_right_t1_1_1004[10].OUTPUTSELECT
shamt[0] => _shift_right_t1_1_1004[9].OUTPUTSELECT
shamt[0] => _shift_right_t1_1_1004[8].OUTPUTSELECT
shamt[0] => _shift_right_t1_1_1004[7].OUTPUTSELECT
shamt[0] => _shift_right_t1_1_1004[6].OUTPUTSELECT
shamt[0] => _shift_right_t1_1_1004[5].OUTPUTSELECT
shamt[0] => _shift_right_t1_1_1004[4].OUTPUTSELECT
shamt[0] => _shift_right_t1_1_1004[3].OUTPUTSELECT
shamt[0] => _shift_right_t1_1_1004[2].OUTPUTSELECT
shamt[0] => _shift_right_t1_1_1004[1].OUTPUTSELECT
shamt[0] => _shift_right_t1_1_1004[0].OUTPUTSELECT
shamt[0] => _sll_t1_1_1014[31].OUTPUTSELECT
shamt[0] => _sll_t1_1_1014[30].OUTPUTSELECT
shamt[0] => _sll_t1_1_1014[29].OUTPUTSELECT
shamt[0] => _sll_t1_1_1014[28].OUTPUTSELECT
shamt[0] => _sll_t1_1_1014[27].OUTPUTSELECT
shamt[0] => _sll_t1_1_1014[26].OUTPUTSELECT
shamt[0] => _sll_t1_1_1014[25].OUTPUTSELECT
shamt[0] => _sll_t1_1_1014[24].OUTPUTSELECT
shamt[0] => _sll_t1_1_1014[23].OUTPUTSELECT
shamt[0] => _sll_t1_1_1014[22].OUTPUTSELECT
shamt[0] => _sll_t1_1_1014[21].OUTPUTSELECT
shamt[0] => _sll_t1_1_1014[20].OUTPUTSELECT
shamt[0] => _sll_t1_1_1014[19].OUTPUTSELECT
shamt[0] => _sll_t1_1_1014[18].OUTPUTSELECT
shamt[0] => _sll_t1_1_1014[17].OUTPUTSELECT
shamt[0] => _sll_t1_1_1014[16].OUTPUTSELECT
shamt[0] => _sll_t1_1_1014[15].OUTPUTSELECT
shamt[0] => _sll_t1_1_1014[14].OUTPUTSELECT
shamt[0] => _sll_t1_1_1014[13].OUTPUTSELECT
shamt[0] => _sll_t1_1_1014[12].OUTPUTSELECT
shamt[0] => _sll_t1_1_1014[11].OUTPUTSELECT
shamt[0] => _sll_t1_1_1014[10].OUTPUTSELECT
shamt[0] => _sll_t1_1_1014[9].OUTPUTSELECT
shamt[0] => _sll_t1_1_1014[8].OUTPUTSELECT
shamt[0] => _sll_t1_1_1014[7].OUTPUTSELECT
shamt[0] => _sll_t1_1_1014[6].OUTPUTSELECT
shamt[0] => _sll_t1_1_1014[5].OUTPUTSELECT
shamt[0] => _sll_t1_1_1014[4].OUTPUTSELECT
shamt[0] => _sll_t1_1_1014[3].OUTPUTSELECT
shamt[0] => _sll_t1_1_1014[2].OUTPUTSELECT
shamt[0] => _sll_t1_1_1014[1].OUTPUTSELECT
shamt[0] => _sll_t1_1_1014[0].OUTPUTSELECT
shamt[1] => _shift_right_t2_1_1005[31].OUTPUTSELECT
shamt[1] => _shift_right_t2_1_1005[30].OUTPUTSELECT
shamt[1] => _shift_right_t2_1_1005[29].OUTPUTSELECT
shamt[1] => _shift_right_t2_1_1005[28].OUTPUTSELECT
shamt[1] => _shift_right_t2_1_1005[27].OUTPUTSELECT
shamt[1] => _shift_right_t2_1_1005[26].OUTPUTSELECT
shamt[1] => _shift_right_t2_1_1005[25].OUTPUTSELECT
shamt[1] => _shift_right_t2_1_1005[24].OUTPUTSELECT
shamt[1] => _shift_right_t2_1_1005[23].OUTPUTSELECT
shamt[1] => _shift_right_t2_1_1005[22].OUTPUTSELECT
shamt[1] => _shift_right_t2_1_1005[21].OUTPUTSELECT
shamt[1] => _shift_right_t2_1_1005[20].OUTPUTSELECT
shamt[1] => _shift_right_t2_1_1005[19].OUTPUTSELECT
shamt[1] => _shift_right_t2_1_1005[18].OUTPUTSELECT
shamt[1] => _shift_right_t2_1_1005[17].OUTPUTSELECT
shamt[1] => _shift_right_t2_1_1005[16].OUTPUTSELECT
shamt[1] => _shift_right_t2_1_1005[15].OUTPUTSELECT
shamt[1] => _shift_right_t2_1_1005[14].OUTPUTSELECT
shamt[1] => _shift_right_t2_1_1005[13].OUTPUTSELECT
shamt[1] => _shift_right_t2_1_1005[12].OUTPUTSELECT
shamt[1] => _shift_right_t2_1_1005[11].OUTPUTSELECT
shamt[1] => _shift_right_t2_1_1005[10].OUTPUTSELECT
shamt[1] => _shift_right_t2_1_1005[9].OUTPUTSELECT
shamt[1] => _shift_right_t2_1_1005[8].OUTPUTSELECT
shamt[1] => _shift_right_t2_1_1005[7].OUTPUTSELECT
shamt[1] => _shift_right_t2_1_1005[6].OUTPUTSELECT
shamt[1] => _shift_right_t2_1_1005[5].OUTPUTSELECT
shamt[1] => _shift_right_t2_1_1005[4].OUTPUTSELECT
shamt[1] => _shift_right_t2_1_1005[3].OUTPUTSELECT
shamt[1] => _shift_right_t2_1_1005[2].OUTPUTSELECT
shamt[1] => _shift_right_t2_1_1005[1].OUTPUTSELECT
shamt[1] => _shift_right_t2_1_1005[0].OUTPUTSELECT
shamt[1] => _sll_t2_1_1015[31].OUTPUTSELECT
shamt[1] => _sll_t2_1_1015[30].OUTPUTSELECT
shamt[1] => _sll_t2_1_1015[29].OUTPUTSELECT
shamt[1] => _sll_t2_1_1015[28].OUTPUTSELECT
shamt[1] => _sll_t2_1_1015[27].OUTPUTSELECT
shamt[1] => _sll_t2_1_1015[26].OUTPUTSELECT
shamt[1] => _sll_t2_1_1015[25].OUTPUTSELECT
shamt[1] => _sll_t2_1_1015[24].OUTPUTSELECT
shamt[1] => _sll_t2_1_1015[23].OUTPUTSELECT
shamt[1] => _sll_t2_1_1015[22].OUTPUTSELECT
shamt[1] => _sll_t2_1_1015[21].OUTPUTSELECT
shamt[1] => _sll_t2_1_1015[20].OUTPUTSELECT
shamt[1] => _sll_t2_1_1015[19].OUTPUTSELECT
shamt[1] => _sll_t2_1_1015[18].OUTPUTSELECT
shamt[1] => _sll_t2_1_1015[17].OUTPUTSELECT
shamt[1] => _sll_t2_1_1015[16].OUTPUTSELECT
shamt[1] => _sll_t2_1_1015[15].OUTPUTSELECT
shamt[1] => _sll_t2_1_1015[14].OUTPUTSELECT
shamt[1] => _sll_t2_1_1015[13].OUTPUTSELECT
shamt[1] => _sll_t2_1_1015[12].OUTPUTSELECT
shamt[1] => _sll_t2_1_1015[11].OUTPUTSELECT
shamt[1] => _sll_t2_1_1015[10].OUTPUTSELECT
shamt[1] => _sll_t2_1_1015[9].OUTPUTSELECT
shamt[1] => _sll_t2_1_1015[8].OUTPUTSELECT
shamt[1] => _sll_t2_1_1015[7].OUTPUTSELECT
shamt[1] => _sll_t2_1_1015[6].OUTPUTSELECT
shamt[1] => _sll_t2_1_1015[5].OUTPUTSELECT
shamt[1] => _sll_t2_1_1015[4].OUTPUTSELECT
shamt[1] => _sll_t2_1_1015[3].OUTPUTSELECT
shamt[1] => _sll_t2_1_1015[2].OUTPUTSELECT
shamt[1] => _sll_t2_1_1015[1].OUTPUTSELECT
shamt[1] => _sll_t2_1_1015[0].OUTPUTSELECT
shamt[2] => _shift_right_t3_1_1006[31].OUTPUTSELECT
shamt[2] => _shift_right_t3_1_1006[30].OUTPUTSELECT
shamt[2] => _shift_right_t3_1_1006[29].OUTPUTSELECT
shamt[2] => _shift_right_t3_1_1006[28].OUTPUTSELECT
shamt[2] => _shift_right_t3_1_1006[27].OUTPUTSELECT
shamt[2] => _shift_right_t3_1_1006[26].OUTPUTSELECT
shamt[2] => _shift_right_t3_1_1006[25].OUTPUTSELECT
shamt[2] => _shift_right_t3_1_1006[24].OUTPUTSELECT
shamt[2] => _shift_right_t3_1_1006[23].OUTPUTSELECT
shamt[2] => _shift_right_t3_1_1006[22].OUTPUTSELECT
shamt[2] => _shift_right_t3_1_1006[21].OUTPUTSELECT
shamt[2] => _shift_right_t3_1_1006[20].OUTPUTSELECT
shamt[2] => _shift_right_t3_1_1006[19].OUTPUTSELECT
shamt[2] => _shift_right_t3_1_1006[18].OUTPUTSELECT
shamt[2] => _shift_right_t3_1_1006[17].OUTPUTSELECT
shamt[2] => _shift_right_t3_1_1006[16].OUTPUTSELECT
shamt[2] => _shift_right_t3_1_1006[15].OUTPUTSELECT
shamt[2] => _shift_right_t3_1_1006[14].OUTPUTSELECT
shamt[2] => _shift_right_t3_1_1006[13].OUTPUTSELECT
shamt[2] => _shift_right_t3_1_1006[12].OUTPUTSELECT
shamt[2] => _shift_right_t3_1_1006[11].OUTPUTSELECT
shamt[2] => _shift_right_t3_1_1006[10].OUTPUTSELECT
shamt[2] => _shift_right_t3_1_1006[9].OUTPUTSELECT
shamt[2] => _shift_right_t3_1_1006[8].OUTPUTSELECT
shamt[2] => _shift_right_t3_1_1006[7].OUTPUTSELECT
shamt[2] => _shift_right_t3_1_1006[6].OUTPUTSELECT
shamt[2] => _shift_right_t3_1_1006[5].OUTPUTSELECT
shamt[2] => _shift_right_t3_1_1006[4].OUTPUTSELECT
shamt[2] => _shift_right_t3_1_1006[3].OUTPUTSELECT
shamt[2] => _shift_right_t3_1_1006[2].OUTPUTSELECT
shamt[2] => _shift_right_t3_1_1006[1].OUTPUTSELECT
shamt[2] => _shift_right_t3_1_1006[0].OUTPUTSELECT
shamt[2] => _sll_t3_1_1016[31].OUTPUTSELECT
shamt[2] => _sll_t3_1_1016[30].OUTPUTSELECT
shamt[2] => _sll_t3_1_1016[29].OUTPUTSELECT
shamt[2] => _sll_t3_1_1016[28].OUTPUTSELECT
shamt[2] => _sll_t3_1_1016[27].OUTPUTSELECT
shamt[2] => _sll_t3_1_1016[26].OUTPUTSELECT
shamt[2] => _sll_t3_1_1016[25].OUTPUTSELECT
shamt[2] => _sll_t3_1_1016[24].OUTPUTSELECT
shamt[2] => _sll_t3_1_1016[23].OUTPUTSELECT
shamt[2] => _sll_t3_1_1016[22].OUTPUTSELECT
shamt[2] => _sll_t3_1_1016[21].OUTPUTSELECT
shamt[2] => _sll_t3_1_1016[20].OUTPUTSELECT
shamt[2] => _sll_t3_1_1016[19].OUTPUTSELECT
shamt[2] => _sll_t3_1_1016[18].OUTPUTSELECT
shamt[2] => _sll_t3_1_1016[17].OUTPUTSELECT
shamt[2] => _sll_t3_1_1016[16].OUTPUTSELECT
shamt[2] => _sll_t3_1_1016[15].OUTPUTSELECT
shamt[2] => _sll_t3_1_1016[14].OUTPUTSELECT
shamt[2] => _sll_t3_1_1016[13].OUTPUTSELECT
shamt[2] => _sll_t3_1_1016[12].OUTPUTSELECT
shamt[2] => _sll_t3_1_1016[11].OUTPUTSELECT
shamt[2] => _sll_t3_1_1016[10].OUTPUTSELECT
shamt[2] => _sll_t3_1_1016[9].OUTPUTSELECT
shamt[2] => _sll_t3_1_1016[8].OUTPUTSELECT
shamt[2] => _sll_t3_1_1016[7].OUTPUTSELECT
shamt[2] => _sll_t3_1_1016[6].OUTPUTSELECT
shamt[2] => _sll_t3_1_1016[5].OUTPUTSELECT
shamt[2] => _sll_t3_1_1016[4].OUTPUTSELECT
shamt[2] => _sll_t3_1_1016[3].OUTPUTSELECT
shamt[2] => _sll_t3_1_1016[2].OUTPUTSELECT
shamt[2] => _sll_t3_1_1016[1].OUTPUTSELECT
shamt[2] => _sll_t3_1_1016[0].OUTPUTSELECT
shamt[3] => _shift_right_t4_1_1007[31].OUTPUTSELECT
shamt[3] => _shift_right_t4_1_1007[30].OUTPUTSELECT
shamt[3] => _shift_right_t4_1_1007[29].OUTPUTSELECT
shamt[3] => _shift_right_t4_1_1007[28].OUTPUTSELECT
shamt[3] => _shift_right_t4_1_1007[27].OUTPUTSELECT
shamt[3] => _shift_right_t4_1_1007[26].OUTPUTSELECT
shamt[3] => _shift_right_t4_1_1007[25].OUTPUTSELECT
shamt[3] => _shift_right_t4_1_1007[24].OUTPUTSELECT
shamt[3] => _shift_right_t4_1_1007[23].OUTPUTSELECT
shamt[3] => _shift_right_t4_1_1007[22].OUTPUTSELECT
shamt[3] => _shift_right_t4_1_1007[21].OUTPUTSELECT
shamt[3] => _shift_right_t4_1_1007[20].OUTPUTSELECT
shamt[3] => _shift_right_t4_1_1007[19].OUTPUTSELECT
shamt[3] => _shift_right_t4_1_1007[18].OUTPUTSELECT
shamt[3] => _shift_right_t4_1_1007[17].OUTPUTSELECT
shamt[3] => _shift_right_t4_1_1007[16].OUTPUTSELECT
shamt[3] => _shift_right_t4_1_1007[15].OUTPUTSELECT
shamt[3] => _shift_right_t4_1_1007[14].OUTPUTSELECT
shamt[3] => _shift_right_t4_1_1007[13].OUTPUTSELECT
shamt[3] => _shift_right_t4_1_1007[12].OUTPUTSELECT
shamt[3] => _shift_right_t4_1_1007[11].OUTPUTSELECT
shamt[3] => _shift_right_t4_1_1007[10].OUTPUTSELECT
shamt[3] => _shift_right_t4_1_1007[9].OUTPUTSELECT
shamt[3] => _shift_right_t4_1_1007[8].OUTPUTSELECT
shamt[3] => _shift_right_t4_1_1007[7].OUTPUTSELECT
shamt[3] => _shift_right_t4_1_1007[6].OUTPUTSELECT
shamt[3] => _shift_right_t4_1_1007[5].OUTPUTSELECT
shamt[3] => _shift_right_t4_1_1007[4].OUTPUTSELECT
shamt[3] => _shift_right_t4_1_1007[3].OUTPUTSELECT
shamt[3] => _shift_right_t4_1_1007[2].OUTPUTSELECT
shamt[3] => _shift_right_t4_1_1007[1].OUTPUTSELECT
shamt[3] => _shift_right_t4_1_1007[0].OUTPUTSELECT
shamt[3] => _sll_t4_1_1017[31].OUTPUTSELECT
shamt[3] => _sll_t4_1_1017[30].OUTPUTSELECT
shamt[3] => _sll_t4_1_1017[29].OUTPUTSELECT
shamt[3] => _sll_t4_1_1017[28].OUTPUTSELECT
shamt[3] => _sll_t4_1_1017[27].OUTPUTSELECT
shamt[3] => _sll_t4_1_1017[26].OUTPUTSELECT
shamt[3] => _sll_t4_1_1017[25].OUTPUTSELECT
shamt[3] => _sll_t4_1_1017[24].OUTPUTSELECT
shamt[3] => _sll_t4_1_1017[23].OUTPUTSELECT
shamt[3] => _sll_t4_1_1017[22].OUTPUTSELECT
shamt[3] => _sll_t4_1_1017[21].OUTPUTSELECT
shamt[3] => _sll_t4_1_1017[20].OUTPUTSELECT
shamt[3] => _sll_t4_1_1017[19].OUTPUTSELECT
shamt[3] => _sll_t4_1_1017[18].OUTPUTSELECT
shamt[3] => _sll_t4_1_1017[17].OUTPUTSELECT
shamt[3] => _sll_t4_1_1017[16].OUTPUTSELECT
shamt[3] => _sll_t4_1_1017[15].OUTPUTSELECT
shamt[3] => _sll_t4_1_1017[14].OUTPUTSELECT
shamt[3] => _sll_t4_1_1017[13].OUTPUTSELECT
shamt[3] => _sll_t4_1_1017[12].OUTPUTSELECT
shamt[3] => _sll_t4_1_1017[11].OUTPUTSELECT
shamt[3] => _sll_t4_1_1017[10].OUTPUTSELECT
shamt[3] => _sll_t4_1_1017[9].OUTPUTSELECT
shamt[3] => _sll_t4_1_1017[8].OUTPUTSELECT
shamt[3] => _sll_t4_1_1017[7].OUTPUTSELECT
shamt[3] => _sll_t4_1_1017[6].OUTPUTSELECT
shamt[3] => _sll_t4_1_1017[5].OUTPUTSELECT
shamt[3] => _sll_t4_1_1017[4].OUTPUTSELECT
shamt[3] => _sll_t4_1_1017[3].OUTPUTSELECT
shamt[3] => _sll_t4_1_1017[2].OUTPUTSELECT
shamt[3] => _sll_t4_1_1017[1].OUTPUTSELECT
shamt[3] => _sll_t4_1_1017[0].OUTPUTSELECT
shamt[4] => _shift_right_t5_1_1008[31].OUTPUTSELECT
shamt[4] => _shift_right_t5_1_1008[30].OUTPUTSELECT
shamt[4] => _shift_right_t5_1_1008[29].OUTPUTSELECT
shamt[4] => _shift_right_t5_1_1008[28].OUTPUTSELECT
shamt[4] => _shift_right_t5_1_1008[27].OUTPUTSELECT
shamt[4] => _shift_right_t5_1_1008[26].OUTPUTSELECT
shamt[4] => _shift_right_t5_1_1008[25].OUTPUTSELECT
shamt[4] => _shift_right_t5_1_1008[24].OUTPUTSELECT
shamt[4] => _shift_right_t5_1_1008[23].OUTPUTSELECT
shamt[4] => _shift_right_t5_1_1008[22].OUTPUTSELECT
shamt[4] => _shift_right_t5_1_1008[21].OUTPUTSELECT
shamt[4] => _shift_right_t5_1_1008[20].OUTPUTSELECT
shamt[4] => _shift_right_t5_1_1008[19].OUTPUTSELECT
shamt[4] => _shift_right_t5_1_1008[18].OUTPUTSELECT
shamt[4] => _shift_right_t5_1_1008[17].OUTPUTSELECT
shamt[4] => _shift_right_t5_1_1008[16].OUTPUTSELECT
shamt[4] => _shift_right_t5_1_1008[15].OUTPUTSELECT
shamt[4] => _shift_right_t5_1_1008[14].OUTPUTSELECT
shamt[4] => _shift_right_t5_1_1008[13].OUTPUTSELECT
shamt[4] => _shift_right_t5_1_1008[12].OUTPUTSELECT
shamt[4] => _shift_right_t5_1_1008[11].OUTPUTSELECT
shamt[4] => _shift_right_t5_1_1008[10].OUTPUTSELECT
shamt[4] => _shift_right_t5_1_1008[9].OUTPUTSELECT
shamt[4] => _shift_right_t5_1_1008[8].OUTPUTSELECT
shamt[4] => _shift_right_t5_1_1008[7].OUTPUTSELECT
shamt[4] => _shift_right_t5_1_1008[6].OUTPUTSELECT
shamt[4] => _shift_right_t5_1_1008[5].OUTPUTSELECT
shamt[4] => _shift_right_t5_1_1008[4].OUTPUTSELECT
shamt[4] => _shift_right_t5_1_1008[3].OUTPUTSELECT
shamt[4] => _shift_right_t5_1_1008[2].OUTPUTSELECT
shamt[4] => _shift_right_t5_1_1008[1].OUTPUTSELECT
shamt[4] => _shift_right_t5_1_1008[0].OUTPUTSELECT
shamt[4] => _sll_t5_1_1018[31].OUTPUTSELECT
shamt[4] => _sll_t5_1_1018[30].OUTPUTSELECT
shamt[4] => _sll_t5_1_1018[29].OUTPUTSELECT
shamt[4] => _sll_t5_1_1018[28].OUTPUTSELECT
shamt[4] => _sll_t5_1_1018[27].OUTPUTSELECT
shamt[4] => _sll_t5_1_1018[26].OUTPUTSELECT
shamt[4] => _sll_t5_1_1018[25].OUTPUTSELECT
shamt[4] => _sll_t5_1_1018[24].OUTPUTSELECT
shamt[4] => _sll_t5_1_1018[23].OUTPUTSELECT
shamt[4] => _sll_t5_1_1018[22].OUTPUTSELECT
shamt[4] => _sll_t5_1_1018[21].OUTPUTSELECT
shamt[4] => _sll_t5_1_1018[20].OUTPUTSELECT
shamt[4] => _sll_t5_1_1018[19].OUTPUTSELECT
shamt[4] => _sll_t5_1_1018[18].OUTPUTSELECT
shamt[4] => _sll_t5_1_1018[17].OUTPUTSELECT
shamt[4] => _sll_t5_1_1018[16].OUTPUTSELECT
shamt[4] => _sll_t5_1_1018[15].OUTPUTSELECT
shamt[4] => _sll_t5_1_1018[14].OUTPUTSELECT
shamt[4] => _sll_t5_1_1018[13].OUTPUTSELECT
shamt[4] => _sll_t5_1_1018[12].OUTPUTSELECT
shamt[4] => _sll_t5_1_1018[11].OUTPUTSELECT
shamt[4] => _sll_t5_1_1018[10].OUTPUTSELECT
shamt[4] => _sll_t5_1_1018[9].OUTPUTSELECT
shamt[4] => _sll_t5_1_1018[8].OUTPUTSELECT
shamt[4] => _sll_t5_1_1018[7].OUTPUTSELECT
shamt[4] => _sll_t5_1_1018[6].OUTPUTSELECT
shamt[4] => _sll_t5_1_1018[5].OUTPUTSELECT
shamt[4] => _sll_t5_1_1018[4].OUTPUTSELECT
shamt[4] => _sll_t5_1_1018[3].OUTPUTSELECT
shamt[4] => _sll_t5_1_1018[2].OUTPUTSELECT
shamt[4] => _sll_t5_1_1018[1].OUTPUTSELECT
shamt[4] => _sll_t5_1_1018[0].OUTPUTSELECT
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out.DB_MAX_OUTPUT_PORT_TYPE
sll => ~NO_FANOUT~
srl => _shift_right_s16_1_1003[0].OUTPUTSELECT
srl => out.OUTPUTSELECT
srl => out.OUTPUTSELECT
srl => out.OUTPUTSELECT
srl => out.OUTPUTSELECT
srl => out.OUTPUTSELECT
srl => out.OUTPUTSELECT
srl => out.OUTPUTSELECT
srl => out.OUTPUTSELECT
srl => out.OUTPUTSELECT
srl => out.OUTPUTSELECT
srl => out.OUTPUTSELECT
srl => out.OUTPUTSELECT
srl => out.OUTPUTSELECT
srl => out.OUTPUTSELECT
srl => out.OUTPUTSELECT
srl => out.OUTPUTSELECT
srl => out.OUTPUTSELECT
srl => out.OUTPUTSELECT
srl => out.OUTPUTSELECT
srl => out.OUTPUTSELECT
srl => out.OUTPUTSELECT
srl => out.OUTPUTSELECT
srl => out.OUTPUTSELECT
srl => out.OUTPUTSELECT
srl => out.OUTPUTSELECT
srl => out.OUTPUTSELECT
srl => out.OUTPUTSELECT
srl => out.OUTPUTSELECT
srl => out.OUTPUTSELECT
srl => out.OUTPUTSELECT
srl => out.OUTPUTSELECT
srl => out.OUTPUTSELECT
sra => out.OUTPUTSELECT
sra => out.OUTPUTSELECT
sra => out.OUTPUTSELECT
sra => out.OUTPUTSELECT
sra => out.OUTPUTSELECT
sra => out.OUTPUTSELECT
sra => out.OUTPUTSELECT
sra => out.OUTPUTSELECT
sra => out.OUTPUTSELECT
sra => out.OUTPUTSELECT
sra => out.OUTPUTSELECT
sra => out.OUTPUTSELECT
sra => out.OUTPUTSELECT
sra => out.OUTPUTSELECT
sra => out.OUTPUTSELECT
sra => out.OUTPUTSELECT
sra => out.OUTPUTSELECT
sra => out.OUTPUTSELECT
sra => out.OUTPUTSELECT
sra => out.OUTPUTSELECT
sra => out.OUTPUTSELECT
sra => out.OUTPUTSELECT
sra => out.OUTPUTSELECT
sra => out.OUTPUTSELECT
sra => out.OUTPUTSELECT
sra => out.OUTPUTSELECT
sra => out.OUTPUTSELECT
sra => out.OUTPUTSELECT
sra => out.OUTPUTSELECT
sra => out.OUTPUTSELECT
sra => out.OUTPUTSELECT
sra => out.OUTPUTSELECT


|p32m1|p32DecodeUnit:decodeunit
p_reset => _pc_add_p_reset.IN1
m_clock => _pc_add_m_clock.IN1
inst[0] => _pc_add_b[2].IN1
inst[1] => _pc_add_b[3].IN1
inst[2] => _pc_add_b[4].IN1
inst[3] => _pc_add_b[5].IN1
inst[4] => _pc_add_b[6].IN1
inst[5] => _pc_add_b[7].IN1
inst[6] => _pc_add_b[8].IN1
inst[7] => _pc_add_b[9].IN1
inst[8] => _pc_add_b[10].IN1
inst[9] => _pc_add_b[11].IN1
inst[10] => _pc_add_b[12].IN1
inst[11] => _pc_add_b[13].IN1
inst[12] => _pc_add_b[14].IN1
inst[13] => _pc_add_b[15].IN1
inst[14] => _pc_add_b[16].IN1
inst[15] => _pc_add_b[17].IN15
inst[16] => dest_out.DATAB
inst[16] => dest_out.DATAB
inst[16] => dest_out.DATAB
inst[16] => dest_out.DATAB
inst[16] => pc_out.DATAB
inst[16] => pc_out.DATAB
inst[17] => dest_out.DATAB
inst[17] => dest_out.DATAB
inst[17] => dest_out.DATAB
inst[17] => dest_out.DATAB
inst[17] => pc_out.DATAB
inst[17] => pc_out.DATAB
inst[18] => dest_out.DATAB
inst[18] => dest_out.DATAB
inst[18] => dest_out.DATAB
inst[18] => dest_out.DATAB
inst[18] => pc_out.DATAB
inst[18] => pc_out.DATAB
inst[19] => dest_out.DATAB
inst[19] => dest_out.DATAB
inst[19] => dest_out.DATAB
inst[19] => dest_out.DATAB
inst[19] => pc_out.DATAB
inst[19] => pc_out.DATAB
inst[20] => dest_out.DATAB
inst[20] => dest_out.DATAB
inst[20] => dest_out.DATAB
inst[20] => dest_out.DATAB
inst[20] => pc_out.DATAB
inst[20] => pc_out.DATAB
inst[21] => pc_out.DATAB
inst[21] => pc_out.DATAB
inst[22] => pc_out.DATAB
inst[22] => pc_out.DATAB
inst[23] => pc_out.DATAB
inst[23] => pc_out.DATAB
inst[24] => pc_out.DATAB
inst[24] => pc_out.DATAB
inst[25] => pc_out.DATAB
inst[25] => pc_out.DATAB
inst[26] => Equal1.IN5
inst[26] => Equal2.IN1
inst[26] => Equal6.IN5
inst[26] => Equal7.IN1
inst[26] => Equal8.IN5
inst[26] => Equal9.IN5
inst[26] => Equal10.IN1
inst[26] => Equal11.IN5
inst[26] => Equal12.IN3
inst[26] => Equal13.IN2
inst[26] => Equal14.IN2
inst[26] => Equal15.IN5
inst[26] => Equal22.IN5
inst[26] => Equal23.IN2
inst[26] => Equal24.IN5
inst[26] => Equal25.IN3
inst[26] => Equal26.IN5
inst[27] => Equal1.IN0
inst[27] => Equal2.IN0
inst[27] => Equal6.IN4
inst[27] => Equal7.IN5
inst[27] => Equal8.IN4
inst[27] => Equal9.IN4
inst[27] => Equal10.IN5
inst[27] => Equal11.IN4
inst[27] => Equal12.IN2
inst[27] => Equal13.IN1
inst[27] => Equal14.IN5
inst[27] => Equal15.IN4
inst[27] => Equal22.IN1
inst[27] => Equal23.IN1
inst[27] => Equal24.IN4
inst[27] => Equal25.IN2
inst[27] => Equal26.IN2
inst[28] => Equal1.IN4
inst[28] => Equal2.IN5
inst[28] => Equal6.IN3
inst[28] => Equal7.IN4
inst[28] => Equal8.IN1
inst[28] => Equal9.IN0
inst[28] => Equal10.IN0
inst[28] => Equal11.IN3
inst[28] => Equal12.IN1
inst[28] => Equal13.IN5
inst[28] => Equal14.IN1
inst[28] => Equal15.IN3
inst[28] => Equal22.IN4
inst[28] => Equal23.IN5
inst[28] => Equal24.IN3
inst[28] => Equal25.IN5
inst[28] => Equal26.IN1
inst[29] => Equal1.IN3
inst[29] => Equal2.IN4
inst[29] => Equal6.IN0
inst[29] => Equal7.IN0
inst[29] => Equal8.IN0
inst[29] => Equal9.IN3
inst[29] => Equal10.IN4
inst[29] => Equal11.IN2
inst[29] => Equal12.IN0
inst[29] => Equal13.IN4
inst[29] => Equal14.IN0
inst[29] => Equal15.IN1
inst[29] => Equal22.IN0
inst[29] => Equal23.IN0
inst[29] => Equal24.IN2
inst[29] => Equal25.IN1
inst[29] => Equal26.IN0
inst[30] => Equal1.IN2
inst[30] => Equal2.IN3
inst[30] => Equal6.IN2
inst[30] => Equal7.IN3
inst[30] => Equal8.IN3
inst[30] => Equal9.IN2
inst[30] => Equal10.IN3
inst[30] => Equal11.IN1
inst[30] => Equal12.IN5
inst[30] => Equal13.IN3
inst[30] => Equal14.IN4
inst[30] => Equal15.IN2
inst[30] => Equal22.IN3
inst[30] => Equal23.IN4
inst[30] => Equal24.IN1
inst[30] => Equal25.IN4
inst[30] => Equal26.IN4
inst[31] => Equal1.IN1
inst[31] => Equal2.IN2
inst[31] => Equal6.IN1
inst[31] => Equal7.IN2
inst[31] => Equal8.IN2
inst[31] => Equal9.IN1
inst[31] => Equal10.IN2
inst[31] => Equal11.IN0
inst[31] => Equal12.IN4
inst[31] => Equal13.IN0
inst[31] => Equal14.IN3
inst[31] => Equal15.IN0
inst[31] => Equal22.IN2
inst[31] => Equal23.IN3
inst[31] => Equal24.IN0
inst[31] => Equal25.IN0
inst[31] => Equal26.IN3
a_data[0] => Equal0.IN31
a_data[0] => a_out.DATAA
a_data[0] => a_out.DATAB
a_data[0] => a_out.DATAB
a_data[0] => a_out.DATAB
a_data[0] => a_out.DATAB
a_data[0] => a_out.DATAB
a_data[0] => a_out.DATAB
a_data[0] => a_out.DATAB
a_data[0] => shamt_out.DATAB
a_data[0] => pc_out.DATAB
a_data[0] => pc_out.DATAB
a_data[1] => Equal0.IN30
a_data[1] => a_out.DATAA
a_data[1] => a_out.DATAB
a_data[1] => a_out.DATAB
a_data[1] => a_out.DATAB
a_data[1] => a_out.DATAB
a_data[1] => a_out.DATAB
a_data[1] => a_out.DATAB
a_data[1] => a_out.DATAB
a_data[1] => shamt_out.DATAB
a_data[1] => pc_out.DATAB
a_data[1] => pc_out.DATAB
a_data[2] => Equal0.IN29
a_data[2] => a_out.DATAA
a_data[2] => a_out.DATAB
a_data[2] => a_out.DATAB
a_data[2] => a_out.DATAB
a_data[2] => a_out.DATAB
a_data[2] => a_out.DATAB
a_data[2] => a_out.DATAB
a_data[2] => a_out.DATAB
a_data[2] => shamt_out.DATAB
a_data[2] => pc_out.DATAB
a_data[2] => pc_out.DATAB
a_data[3] => Equal0.IN28
a_data[3] => a_out.DATAA
a_data[3] => a_out.DATAB
a_data[3] => a_out.DATAB
a_data[3] => a_out.DATAB
a_data[3] => a_out.DATAB
a_data[3] => a_out.DATAB
a_data[3] => a_out.DATAB
a_data[3] => a_out.DATAB
a_data[3] => shamt_out.DATAB
a_data[3] => pc_out.DATAB
a_data[3] => pc_out.DATAB
a_data[4] => Equal0.IN27
a_data[4] => a_out.DATAA
a_data[4] => a_out.DATAB
a_data[4] => a_out.DATAB
a_data[4] => a_out.DATAB
a_data[4] => a_out.DATAB
a_data[4] => a_out.DATAB
a_data[4] => a_out.DATAB
a_data[4] => a_out.DATAB
a_data[4] => shamt_out.DATAB
a_data[4] => pc_out.DATAB
a_data[4] => pc_out.DATAB
a_data[5] => Equal0.IN26
a_data[5] => a_out.DATAA
a_data[5] => a_out.DATAB
a_data[5] => a_out.DATAB
a_data[5] => a_out.DATAB
a_data[5] => a_out.DATAB
a_data[5] => a_out.DATAB
a_data[5] => a_out.DATAB
a_data[5] => a_out.DATAB
a_data[5] => pc_out.DATAB
a_data[5] => pc_out.DATAB
a_data[6] => Equal0.IN25
a_data[6] => a_out.DATAA
a_data[6] => a_out.DATAB
a_data[6] => a_out.DATAB
a_data[6] => a_out.DATAB
a_data[6] => a_out.DATAB
a_data[6] => a_out.DATAB
a_data[6] => a_out.DATAB
a_data[6] => a_out.DATAB
a_data[6] => pc_out.DATAB
a_data[6] => pc_out.DATAB
a_data[7] => Equal0.IN24
a_data[7] => a_out.DATAA
a_data[7] => a_out.DATAB
a_data[7] => a_out.DATAB
a_data[7] => a_out.DATAB
a_data[7] => a_out.DATAB
a_data[7] => a_out.DATAB
a_data[7] => a_out.DATAB
a_data[7] => a_out.DATAB
a_data[7] => pc_out.DATAB
a_data[7] => pc_out.DATAB
a_data[8] => Equal0.IN23
a_data[8] => a_out.DATAA
a_data[8] => a_out.DATAB
a_data[8] => a_out.DATAB
a_data[8] => a_out.DATAB
a_data[8] => a_out.DATAB
a_data[8] => a_out.DATAB
a_data[8] => a_out.DATAB
a_data[8] => a_out.DATAB
a_data[8] => pc_out.DATAB
a_data[8] => pc_out.DATAB
a_data[9] => Equal0.IN22
a_data[9] => a_out.DATAA
a_data[9] => a_out.DATAB
a_data[9] => a_out.DATAB
a_data[9] => a_out.DATAB
a_data[9] => a_out.DATAB
a_data[9] => a_out.DATAB
a_data[9] => a_out.DATAB
a_data[9] => a_out.DATAB
a_data[9] => pc_out.DATAB
a_data[9] => pc_out.DATAB
a_data[10] => Equal0.IN21
a_data[10] => a_out.DATAA
a_data[10] => a_out.DATAB
a_data[10] => a_out.DATAB
a_data[10] => a_out.DATAB
a_data[10] => a_out.DATAB
a_data[10] => a_out.DATAB
a_data[10] => a_out.DATAB
a_data[10] => a_out.DATAB
a_data[10] => pc_out.DATAB
a_data[10] => pc_out.DATAB
a_data[11] => Equal0.IN20
a_data[11] => a_out.DATAA
a_data[11] => a_out.DATAB
a_data[11] => a_out.DATAB
a_data[11] => a_out.DATAB
a_data[11] => a_out.DATAB
a_data[11] => a_out.DATAB
a_data[11] => a_out.DATAB
a_data[11] => a_out.DATAB
a_data[11] => pc_out.DATAB
a_data[11] => pc_out.DATAB
a_data[12] => Equal0.IN19
a_data[12] => a_out.DATAA
a_data[12] => a_out.DATAB
a_data[12] => a_out.DATAB
a_data[12] => a_out.DATAB
a_data[12] => a_out.DATAB
a_data[12] => a_out.DATAB
a_data[12] => a_out.DATAB
a_data[12] => a_out.DATAB
a_data[12] => pc_out.DATAB
a_data[12] => pc_out.DATAB
a_data[13] => Equal0.IN18
a_data[13] => a_out.DATAA
a_data[13] => a_out.DATAB
a_data[13] => a_out.DATAB
a_data[13] => a_out.DATAB
a_data[13] => a_out.DATAB
a_data[13] => a_out.DATAB
a_data[13] => a_out.DATAB
a_data[13] => a_out.DATAB
a_data[13] => pc_out.DATAB
a_data[13] => pc_out.DATAB
a_data[14] => Equal0.IN17
a_data[14] => a_out.DATAA
a_data[14] => a_out.DATAB
a_data[14] => a_out.DATAB
a_data[14] => a_out.DATAB
a_data[14] => a_out.DATAB
a_data[14] => a_out.DATAB
a_data[14] => a_out.DATAB
a_data[14] => a_out.DATAB
a_data[14] => pc_out.DATAB
a_data[14] => pc_out.DATAB
a_data[15] => Equal0.IN16
a_data[15] => a_out.DATAA
a_data[15] => a_out.DATAB
a_data[15] => a_out.DATAB
a_data[15] => a_out.DATAB
a_data[15] => a_out.DATAB
a_data[15] => a_out.DATAB
a_data[15] => a_out.DATAB
a_data[15] => a_out.DATAB
a_data[15] => pc_out.DATAB
a_data[15] => pc_out.DATAB
a_data[16] => Equal0.IN15
a_data[16] => a_out.DATAA
a_data[16] => a_out.DATAB
a_data[16] => a_out.DATAB
a_data[16] => a_out.DATAB
a_data[16] => a_out.DATAB
a_data[16] => a_out.DATAB
a_data[16] => a_out.DATAB
a_data[16] => a_out.DATAB
a_data[16] => pc_out.DATAB
a_data[16] => pc_out.DATAB
a_data[17] => Equal0.IN14
a_data[17] => a_out.DATAA
a_data[17] => a_out.DATAB
a_data[17] => a_out.DATAB
a_data[17] => a_out.DATAB
a_data[17] => a_out.DATAB
a_data[17] => a_out.DATAB
a_data[17] => a_out.DATAB
a_data[17] => a_out.DATAB
a_data[17] => pc_out.DATAB
a_data[17] => pc_out.DATAB
a_data[18] => Equal0.IN13
a_data[18] => a_out.DATAA
a_data[18] => a_out.DATAB
a_data[18] => a_out.DATAB
a_data[18] => a_out.DATAB
a_data[18] => a_out.DATAB
a_data[18] => a_out.DATAB
a_data[18] => a_out.DATAB
a_data[18] => a_out.DATAB
a_data[18] => pc_out.DATAB
a_data[18] => pc_out.DATAB
a_data[19] => Equal0.IN12
a_data[19] => a_out.DATAA
a_data[19] => a_out.DATAB
a_data[19] => a_out.DATAB
a_data[19] => a_out.DATAB
a_data[19] => a_out.DATAB
a_data[19] => a_out.DATAB
a_data[19] => a_out.DATAB
a_data[19] => a_out.DATAB
a_data[19] => pc_out.DATAB
a_data[19] => pc_out.DATAB
a_data[20] => Equal0.IN11
a_data[20] => a_out.DATAA
a_data[20] => a_out.DATAB
a_data[20] => a_out.DATAB
a_data[20] => a_out.DATAB
a_data[20] => a_out.DATAB
a_data[20] => a_out.DATAB
a_data[20] => a_out.DATAB
a_data[20] => a_out.DATAB
a_data[20] => pc_out.DATAB
a_data[20] => pc_out.DATAB
a_data[21] => Equal0.IN10
a_data[21] => a_out.DATAA
a_data[21] => a_out.DATAB
a_data[21] => a_out.DATAB
a_data[21] => a_out.DATAB
a_data[21] => a_out.DATAB
a_data[21] => a_out.DATAB
a_data[21] => a_out.DATAB
a_data[21] => a_out.DATAB
a_data[21] => pc_out.DATAB
a_data[21] => pc_out.DATAB
a_data[22] => Equal0.IN9
a_data[22] => a_out.DATAA
a_data[22] => a_out.DATAB
a_data[22] => a_out.DATAB
a_data[22] => a_out.DATAB
a_data[22] => a_out.DATAB
a_data[22] => a_out.DATAB
a_data[22] => a_out.DATAB
a_data[22] => a_out.DATAB
a_data[22] => pc_out.DATAB
a_data[22] => pc_out.DATAB
a_data[23] => Equal0.IN8
a_data[23] => a_out.DATAA
a_data[23] => a_out.DATAB
a_data[23] => a_out.DATAB
a_data[23] => a_out.DATAB
a_data[23] => a_out.DATAB
a_data[23] => a_out.DATAB
a_data[23] => a_out.DATAB
a_data[23] => a_out.DATAB
a_data[23] => pc_out.DATAB
a_data[23] => pc_out.DATAB
a_data[24] => Equal0.IN7
a_data[24] => a_out.DATAA
a_data[24] => a_out.DATAB
a_data[24] => a_out.DATAB
a_data[24] => a_out.DATAB
a_data[24] => a_out.DATAB
a_data[24] => a_out.DATAB
a_data[24] => a_out.DATAB
a_data[24] => a_out.DATAB
a_data[24] => pc_out.DATAB
a_data[24] => pc_out.DATAB
a_data[25] => Equal0.IN6
a_data[25] => a_out.DATAA
a_data[25] => a_out.DATAB
a_data[25] => a_out.DATAB
a_data[25] => a_out.DATAB
a_data[25] => a_out.DATAB
a_data[25] => a_out.DATAB
a_data[25] => a_out.DATAB
a_data[25] => a_out.DATAB
a_data[25] => pc_out.DATAB
a_data[25] => pc_out.DATAB
a_data[26] => Equal0.IN5
a_data[26] => a_out.DATAA
a_data[26] => a_out.DATAB
a_data[26] => a_out.DATAB
a_data[26] => a_out.DATAB
a_data[26] => a_out.DATAB
a_data[26] => a_out.DATAB
a_data[26] => a_out.DATAB
a_data[26] => a_out.DATAB
a_data[26] => pc_out.DATAB
a_data[26] => pc_out.DATAB
a_data[27] => Equal0.IN4
a_data[27] => a_out.DATAA
a_data[27] => a_out.DATAB
a_data[27] => a_out.DATAB
a_data[27] => a_out.DATAB
a_data[27] => a_out.DATAB
a_data[27] => a_out.DATAB
a_data[27] => a_out.DATAB
a_data[27] => a_out.DATAB
a_data[27] => pc_out.DATAB
a_data[27] => pc_out.DATAB
a_data[28] => Equal0.IN3
a_data[28] => a_out.DATAA
a_data[28] => a_out.DATAB
a_data[28] => a_out.DATAB
a_data[28] => a_out.DATAB
a_data[28] => a_out.DATAB
a_data[28] => a_out.DATAB
a_data[28] => a_out.DATAB
a_data[28] => a_out.DATAB
a_data[28] => pc_out.DATAB
a_data[28] => pc_out.DATAB
a_data[29] => Equal0.IN2
a_data[29] => a_out.DATAA
a_data[29] => a_out.DATAB
a_data[29] => a_out.DATAB
a_data[29] => a_out.DATAB
a_data[29] => a_out.DATAB
a_data[29] => a_out.DATAB
a_data[29] => a_out.DATAB
a_data[29] => a_out.DATAB
a_data[29] => pc_out.DATAB
a_data[29] => pc_out.DATAB
a_data[30] => Equal0.IN1
a_data[30] => a_out.DATAA
a_data[30] => a_out.DATAB
a_data[30] => a_out.DATAB
a_data[30] => a_out.DATAB
a_data[30] => a_out.DATAB
a_data[30] => a_out.DATAB
a_data[30] => a_out.DATAB
a_data[30] => a_out.DATAB
a_data[30] => pc_out.DATAB
a_data[30] => pc_out.DATAB
a_data[31] => Equal0.IN0
a_data[31] => a_out.DATAA
a_data[31] => a_out.DATAB
a_data[31] => a_out.DATAB
a_data[31] => a_out.DATAB
a_data[31] => a_out.DATAB
a_data[31] => a_out.DATAB
a_data[31] => a_out.DATAB
a_data[31] => a_out.DATAB
a_data[31] => pc_out.DATAB
a_data[31] => pc_out.DATAB
b_data[0] => Equal0.IN63
b_data[0] => b_out.DATAB
b_data[0] => mdr_out[0].DATAIN
b_data[1] => Equal0.IN62
b_data[1] => b_out.DATAB
b_data[1] => mdr_out[1].DATAIN
b_data[2] => Equal0.IN61
b_data[2] => b_out.DATAB
b_data[2] => mdr_out[2].DATAIN
b_data[3] => Equal0.IN60
b_data[3] => b_out.DATAB
b_data[3] => mdr_out[3].DATAIN
b_data[4] => Equal0.IN59
b_data[4] => b_out.DATAB
b_data[4] => mdr_out[4].DATAIN
b_data[5] => Equal0.IN58
b_data[5] => b_out.DATAB
b_data[5] => mdr_out[5].DATAIN
b_data[6] => Equal0.IN57
b_data[6] => b_out.DATAB
b_data[6] => mdr_out[6].DATAIN
b_data[7] => Equal0.IN56
b_data[7] => b_out.DATAB
b_data[7] => mdr_out[7].DATAIN
b_data[8] => Equal0.IN55
b_data[8] => b_out.DATAB
b_data[8] => mdr_out[8].DATAIN
b_data[9] => Equal0.IN54
b_data[9] => b_out.DATAB
b_data[9] => mdr_out[9].DATAIN
b_data[10] => Equal0.IN53
b_data[10] => b_out.DATAB
b_data[10] => mdr_out[10].DATAIN
b_data[11] => Equal0.IN52
b_data[11] => b_out.DATAB
b_data[11] => mdr_out[11].DATAIN
b_data[12] => Equal0.IN51
b_data[12] => b_out.DATAB
b_data[12] => mdr_out[12].DATAIN
b_data[13] => Equal0.IN50
b_data[13] => b_out.DATAB
b_data[13] => mdr_out[13].DATAIN
b_data[14] => Equal0.IN49
b_data[14] => b_out.DATAB
b_data[14] => mdr_out[14].DATAIN
b_data[15] => Equal0.IN48
b_data[15] => b_out.DATAB
b_data[15] => mdr_out[15].DATAIN
b_data[16] => Equal0.IN47
b_data[16] => b_out.DATAB
b_data[16] => mdr_out[16].DATAIN
b_data[17] => Equal0.IN46
b_data[17] => b_out.DATAB
b_data[17] => mdr_out[17].DATAIN
b_data[18] => Equal0.IN45
b_data[18] => b_out.DATAB
b_data[18] => mdr_out[18].DATAIN
b_data[19] => Equal0.IN44
b_data[19] => b_out.DATAB
b_data[19] => mdr_out[19].DATAIN
b_data[20] => Equal0.IN43
b_data[20] => b_out.DATAB
b_data[20] => mdr_out[20].DATAIN
b_data[21] => Equal0.IN42
b_data[21] => b_out.DATAB
b_data[21] => mdr_out[21].DATAIN
b_data[22] => Equal0.IN41
b_data[22] => b_out.DATAB
b_data[22] => mdr_out[22].DATAIN
b_data[23] => Equal0.IN40
b_data[23] => b_out.DATAB
b_data[23] => mdr_out[23].DATAIN
b_data[24] => Equal0.IN39
b_data[24] => b_out.DATAB
b_data[24] => mdr_out[24].DATAIN
b_data[25] => Equal0.IN38
b_data[25] => b_out.DATAB
b_data[25] => mdr_out[25].DATAIN
b_data[26] => Equal0.IN37
b_data[26] => b_out.DATAB
b_data[26] => mdr_out[26].DATAIN
b_data[27] => Equal0.IN36
b_data[27] => b_out.DATAB
b_data[27] => mdr_out[27].DATAIN
b_data[28] => Equal0.IN35
b_data[28] => b_out.DATAB
b_data[28] => mdr_out[28].DATAIN
b_data[29] => Equal0.IN34
b_data[29] => b_out.DATAB
b_data[29] => mdr_out[29].DATAIN
b_data[30] => Equal0.IN33
b_data[30] => b_out.DATAB
b_data[30] => mdr_out[30].DATAIN
b_data[31] => Equal0.IN32
b_data[31] => b_out.DATAB
b_data[31] => mdr_out[31].DATAIN
pc[0] => _pc_add_a[0].IN1
pc[1] => _pc_add_a[1].IN1
pc[2] => _pc_add_a[2].IN1
pc[3] => _pc_add_a[3].IN1
pc[4] => _pc_add_a[4].IN1
pc[5] => _pc_add_a[5].IN1
pc[6] => _pc_add_a[6].IN1
pc[7] => _pc_add_a[7].IN1
pc[8] => _pc_add_a[8].IN1
pc[9] => _pc_add_a[9].IN1
pc[10] => _pc_add_a[10].IN1
pc[11] => _pc_add_a[11].IN1
pc[12] => _pc_add_a[12].IN1
pc[13] => _pc_add_a[13].IN1
pc[14] => _pc_add_a[14].IN1
pc[15] => _pc_add_a[15].IN1
pc[16] => _pc_add_a[16].IN1
pc[17] => _pc_add_a[17].IN1
pc[18] => _pc_add_a[18].IN1
pc[19] => _pc_add_a[19].IN1
pc[20] => _pc_add_a[20].IN1
pc[21] => _pc_add_a[21].IN1
pc[22] => _pc_add_a[22].IN1
pc[23] => _pc_add_a[23].IN1
pc[24] => _pc_add_a[24].IN1
pc[25] => _pc_add_a[25].IN1
pc[26] => _pc_add_a[26].IN1
pc[27] => _pc_add_a[27].IN1
pc[28] => _pc_add_a[28].IN1
pc[29] => _pc_add_a[29].IN1
pc[30] => _pc_add_a[30].IN1
pc[31] => _pc_add_a[31].IN1
a_out[0] <= a_out.DB_MAX_OUTPUT_PORT_TYPE
a_out[1] <= a_out.DB_MAX_OUTPUT_PORT_TYPE
a_out[2] <= a_out.DB_MAX_OUTPUT_PORT_TYPE
a_out[3] <= a_out.DB_MAX_OUTPUT_PORT_TYPE
a_out[4] <= a_out.DB_MAX_OUTPUT_PORT_TYPE
a_out[5] <= a_out.DB_MAX_OUTPUT_PORT_TYPE
a_out[6] <= a_out.DB_MAX_OUTPUT_PORT_TYPE
a_out[7] <= a_out.DB_MAX_OUTPUT_PORT_TYPE
a_out[8] <= a_out.DB_MAX_OUTPUT_PORT_TYPE
a_out[9] <= a_out.DB_MAX_OUTPUT_PORT_TYPE
a_out[10] <= a_out.DB_MAX_OUTPUT_PORT_TYPE
a_out[11] <= a_out.DB_MAX_OUTPUT_PORT_TYPE
a_out[12] <= a_out.DB_MAX_OUTPUT_PORT_TYPE
a_out[13] <= a_out.DB_MAX_OUTPUT_PORT_TYPE
a_out[14] <= a_out.DB_MAX_OUTPUT_PORT_TYPE
a_out[15] <= a_out.DB_MAX_OUTPUT_PORT_TYPE
a_out[16] <= a_out.DB_MAX_OUTPUT_PORT_TYPE
a_out[17] <= a_out.DB_MAX_OUTPUT_PORT_TYPE
a_out[18] <= a_out.DB_MAX_OUTPUT_PORT_TYPE
a_out[19] <= a_out.DB_MAX_OUTPUT_PORT_TYPE
a_out[20] <= a_out.DB_MAX_OUTPUT_PORT_TYPE
a_out[21] <= a_out.DB_MAX_OUTPUT_PORT_TYPE
a_out[22] <= a_out.DB_MAX_OUTPUT_PORT_TYPE
a_out[23] <= a_out.DB_MAX_OUTPUT_PORT_TYPE
a_out[24] <= a_out.DB_MAX_OUTPUT_PORT_TYPE
a_out[25] <= a_out.DB_MAX_OUTPUT_PORT_TYPE
a_out[26] <= a_out.DB_MAX_OUTPUT_PORT_TYPE
a_out[27] <= a_out.DB_MAX_OUTPUT_PORT_TYPE
a_out[28] <= a_out.DB_MAX_OUTPUT_PORT_TYPE
a_out[29] <= a_out.DB_MAX_OUTPUT_PORT_TYPE
a_out[30] <= a_out.DB_MAX_OUTPUT_PORT_TYPE
a_out[31] <= a_out.DB_MAX_OUTPUT_PORT_TYPE
b_out[0] <= b_out.DB_MAX_OUTPUT_PORT_TYPE
b_out[1] <= b_out.DB_MAX_OUTPUT_PORT_TYPE
b_out[2] <= b_out.DB_MAX_OUTPUT_PORT_TYPE
b_out[3] <= b_out.DB_MAX_OUTPUT_PORT_TYPE
b_out[4] <= b_out.DB_MAX_OUTPUT_PORT_TYPE
b_out[5] <= b_out.DB_MAX_OUTPUT_PORT_TYPE
b_out[6] <= b_out.DB_MAX_OUTPUT_PORT_TYPE
b_out[7] <= b_out.DB_MAX_OUTPUT_PORT_TYPE
b_out[8] <= b_out.DB_MAX_OUTPUT_PORT_TYPE
b_out[9] <= b_out.DB_MAX_OUTPUT_PORT_TYPE
b_out[10] <= b_out.DB_MAX_OUTPUT_PORT_TYPE
b_out[11] <= b_out.DB_MAX_OUTPUT_PORT_TYPE
b_out[12] <= b_out.DB_MAX_OUTPUT_PORT_TYPE
b_out[13] <= b_out.DB_MAX_OUTPUT_PORT_TYPE
b_out[14] <= b_out.DB_MAX_OUTPUT_PORT_TYPE
b_out[15] <= b_out.DB_MAX_OUTPUT_PORT_TYPE
b_out[16] <= b_out.DB_MAX_OUTPUT_PORT_TYPE
b_out[17] <= b_out.DB_MAX_OUTPUT_PORT_TYPE
b_out[18] <= b_out.DB_MAX_OUTPUT_PORT_TYPE
b_out[19] <= b_out.DB_MAX_OUTPUT_PORT_TYPE
b_out[20] <= b_out.DB_MAX_OUTPUT_PORT_TYPE
b_out[21] <= b_out.DB_MAX_OUTPUT_PORT_TYPE
b_out[22] <= b_out.DB_MAX_OUTPUT_PORT_TYPE
b_out[23] <= b_out.DB_MAX_OUTPUT_PORT_TYPE
b_out[24] <= b_out.DB_MAX_OUTPUT_PORT_TYPE
b_out[25] <= b_out.DB_MAX_OUTPUT_PORT_TYPE
b_out[26] <= b_out.DB_MAX_OUTPUT_PORT_TYPE
b_out[27] <= b_out.DB_MAX_OUTPUT_PORT_TYPE
b_out[28] <= b_out.DB_MAX_OUTPUT_PORT_TYPE
b_out[29] <= b_out.DB_MAX_OUTPUT_PORT_TYPE
b_out[30] <= b_out.DB_MAX_OUTPUT_PORT_TYPE
b_out[31] <= b_out.DB_MAX_OUTPUT_PORT_TYPE
dest_out[0] <= dest_out.DB_MAX_OUTPUT_PORT_TYPE
dest_out[1] <= dest_out.DB_MAX_OUTPUT_PORT_TYPE
dest_out[2] <= dest_out.DB_MAX_OUTPUT_PORT_TYPE
dest_out[3] <= dest_out.DB_MAX_OUTPUT_PORT_TYPE
dest_out[4] <= dest_out.DB_MAX_OUTPUT_PORT_TYPE
shamt_out[0] <= shamt_out.DB_MAX_OUTPUT_PORT_TYPE
shamt_out[1] <= shamt_out.DB_MAX_OUTPUT_PORT_TYPE
shamt_out[2] <= shamt_out.DB_MAX_OUTPUT_PORT_TYPE
shamt_out[3] <= shamt_out.DB_MAX_OUTPUT_PORT_TYPE
shamt_out[4] <= shamt_out.DB_MAX_OUTPUT_PORT_TYPE
mdr_out[0] <= b_data[0].DB_MAX_OUTPUT_PORT_TYPE
mdr_out[1] <= b_data[1].DB_MAX_OUTPUT_PORT_TYPE
mdr_out[2] <= b_data[2].DB_MAX_OUTPUT_PORT_TYPE
mdr_out[3] <= b_data[3].DB_MAX_OUTPUT_PORT_TYPE
mdr_out[4] <= b_data[4].DB_MAX_OUTPUT_PORT_TYPE
mdr_out[5] <= b_data[5].DB_MAX_OUTPUT_PORT_TYPE
mdr_out[6] <= b_data[6].DB_MAX_OUTPUT_PORT_TYPE
mdr_out[7] <= b_data[7].DB_MAX_OUTPUT_PORT_TYPE
mdr_out[8] <= b_data[8].DB_MAX_OUTPUT_PORT_TYPE
mdr_out[9] <= b_data[9].DB_MAX_OUTPUT_PORT_TYPE
mdr_out[10] <= b_data[10].DB_MAX_OUTPUT_PORT_TYPE
mdr_out[11] <= b_data[11].DB_MAX_OUTPUT_PORT_TYPE
mdr_out[12] <= b_data[12].DB_MAX_OUTPUT_PORT_TYPE
mdr_out[13] <= b_data[13].DB_MAX_OUTPUT_PORT_TYPE
mdr_out[14] <= b_data[14].DB_MAX_OUTPUT_PORT_TYPE
mdr_out[15] <= b_data[15].DB_MAX_OUTPUT_PORT_TYPE
mdr_out[16] <= b_data[16].DB_MAX_OUTPUT_PORT_TYPE
mdr_out[17] <= b_data[17].DB_MAX_OUTPUT_PORT_TYPE
mdr_out[18] <= b_data[18].DB_MAX_OUTPUT_PORT_TYPE
mdr_out[19] <= b_data[19].DB_MAX_OUTPUT_PORT_TYPE
mdr_out[20] <= b_data[20].DB_MAX_OUTPUT_PORT_TYPE
mdr_out[21] <= b_data[21].DB_MAX_OUTPUT_PORT_TYPE
mdr_out[22] <= b_data[22].DB_MAX_OUTPUT_PORT_TYPE
mdr_out[23] <= b_data[23].DB_MAX_OUTPUT_PORT_TYPE
mdr_out[24] <= b_data[24].DB_MAX_OUTPUT_PORT_TYPE
mdr_out[25] <= b_data[25].DB_MAX_OUTPUT_PORT_TYPE
mdr_out[26] <= b_data[26].DB_MAX_OUTPUT_PORT_TYPE
mdr_out[27] <= b_data[27].DB_MAX_OUTPUT_PORT_TYPE
mdr_out[28] <= b_data[28].DB_MAX_OUTPUT_PORT_TYPE
mdr_out[29] <= b_data[29].DB_MAX_OUTPUT_PORT_TYPE
mdr_out[30] <= b_data[30].DB_MAX_OUTPUT_PORT_TYPE
mdr_out[31] <= b_data[31].DB_MAX_OUTPUT_PORT_TYPE
pc_out[0] <= pc_out.DB_MAX_OUTPUT_PORT_TYPE
pc_out[1] <= pc_out.DB_MAX_OUTPUT_PORT_TYPE
pc_out[2] <= pc_out.DB_MAX_OUTPUT_PORT_TYPE
pc_out[3] <= pc_out.DB_MAX_OUTPUT_PORT_TYPE
pc_out[4] <= pc_out.DB_MAX_OUTPUT_PORT_TYPE
pc_out[5] <= pc_out.DB_MAX_OUTPUT_PORT_TYPE
pc_out[6] <= pc_out.DB_MAX_OUTPUT_PORT_TYPE
pc_out[7] <= pc_out.DB_MAX_OUTPUT_PORT_TYPE
pc_out[8] <= pc_out.DB_MAX_OUTPUT_PORT_TYPE
pc_out[9] <= pc_out.DB_MAX_OUTPUT_PORT_TYPE
pc_out[10] <= pc_out.DB_MAX_OUTPUT_PORT_TYPE
pc_out[11] <= pc_out.DB_MAX_OUTPUT_PORT_TYPE
pc_out[12] <= pc_out.DB_MAX_OUTPUT_PORT_TYPE
pc_out[13] <= pc_out.DB_MAX_OUTPUT_PORT_TYPE
pc_out[14] <= pc_out.DB_MAX_OUTPUT_PORT_TYPE
pc_out[15] <= pc_out.DB_MAX_OUTPUT_PORT_TYPE
pc_out[16] <= pc_out.DB_MAX_OUTPUT_PORT_TYPE
pc_out[17] <= pc_out.DB_MAX_OUTPUT_PORT_TYPE
pc_out[18] <= pc_out.DB_MAX_OUTPUT_PORT_TYPE
pc_out[19] <= pc_out.DB_MAX_OUTPUT_PORT_TYPE
pc_out[20] <= pc_out.DB_MAX_OUTPUT_PORT_TYPE
pc_out[21] <= pc_out.DB_MAX_OUTPUT_PORT_TYPE
pc_out[22] <= pc_out.DB_MAX_OUTPUT_PORT_TYPE
pc_out[23] <= pc_out.DB_MAX_OUTPUT_PORT_TYPE
pc_out[24] <= pc_out.DB_MAX_OUTPUT_PORT_TYPE
pc_out[25] <= pc_out.DB_MAX_OUTPUT_PORT_TYPE
pc_out[26] <= pc_out.DB_MAX_OUTPUT_PORT_TYPE
pc_out[27] <= pc_out.DB_MAX_OUTPUT_PORT_TYPE
pc_out[28] <= pc_out.DB_MAX_OUTPUT_PORT_TYPE
pc_out[29] <= pc_out.DB_MAX_OUTPUT_PORT_TYPE
pc_out[30] <= pc_out.DB_MAX_OUTPUT_PORT_TYPE
pc_out[31] <= pc_out.DB_MAX_OUTPUT_PORT_TYPE
epc_out[0] <= _pc_add_a[0].DB_MAX_OUTPUT_PORT_TYPE
epc_out[1] <= _pc_add_a[1].DB_MAX_OUTPUT_PORT_TYPE
epc_out[2] <= epc_out.DB_MAX_OUTPUT_PORT_TYPE
epc_out[3] <= epc_out.DB_MAX_OUTPUT_PORT_TYPE
epc_out[4] <= epc_out.DB_MAX_OUTPUT_PORT_TYPE
epc_out[5] <= epc_out.DB_MAX_OUTPUT_PORT_TYPE
epc_out[6] <= epc_out.DB_MAX_OUTPUT_PORT_TYPE
epc_out[7] <= epc_out.DB_MAX_OUTPUT_PORT_TYPE
epc_out[8] <= epc_out.DB_MAX_OUTPUT_PORT_TYPE
epc_out[9] <= epc_out.DB_MAX_OUTPUT_PORT_TYPE
epc_out[10] <= epc_out.DB_MAX_OUTPUT_PORT_TYPE
epc_out[11] <= epc_out.DB_MAX_OUTPUT_PORT_TYPE
epc_out[12] <= epc_out.DB_MAX_OUTPUT_PORT_TYPE
epc_out[13] <= epc_out.DB_MAX_OUTPUT_PORT_TYPE
epc_out[14] <= epc_out.DB_MAX_OUTPUT_PORT_TYPE
epc_out[15] <= epc_out.DB_MAX_OUTPUT_PORT_TYPE
epc_out[16] <= epc_out.DB_MAX_OUTPUT_PORT_TYPE
epc_out[17] <= epc_out.DB_MAX_OUTPUT_PORT_TYPE
epc_out[18] <= epc_out.DB_MAX_OUTPUT_PORT_TYPE
epc_out[19] <= epc_out.DB_MAX_OUTPUT_PORT_TYPE
epc_out[20] <= epc_out.DB_MAX_OUTPUT_PORT_TYPE
epc_out[21] <= epc_out.DB_MAX_OUTPUT_PORT_TYPE
epc_out[22] <= epc_out.DB_MAX_OUTPUT_PORT_TYPE
epc_out[23] <= epc_out.DB_MAX_OUTPUT_PORT_TYPE
epc_out[24] <= epc_out.DB_MAX_OUTPUT_PORT_TYPE
epc_out[25] <= epc_out.DB_MAX_OUTPUT_PORT_TYPE
epc_out[26] <= epc_out.DB_MAX_OUTPUT_PORT_TYPE
epc_out[27] <= epc_out.DB_MAX_OUTPUT_PORT_TYPE
epc_out[28] <= epc_out.DB_MAX_OUTPUT_PORT_TYPE
epc_out[29] <= epc_out.DB_MAX_OUTPUT_PORT_TYPE
epc_out[30] <= epc_out.DB_MAX_OUTPUT_PORT_TYPE
epc_out[31] <= epc_out.DB_MAX_OUTPUT_PORT_TYPE
cause_out[0] <= <GND>
cause_out[1] <= a_out.DB_MAX_OUTPUT_PORT_TYPE
cause_out[2] <= <GND>
cause_out[3] <= <VCC>
funct_out[0] <= funct_out.DB_MAX_OUTPUT_PORT_TYPE
funct_out[1] <= funct_out.DB_MAX_OUTPUT_PORT_TYPE
funct_out[2] <= funct_out.DB_MAX_OUTPUT_PORT_TYPE
funct_out[3] <= funct_out.DB_MAX_OUTPUT_PORT_TYPE
funct_out[4] <= funct_out.DB_MAX_OUTPUT_PORT_TYPE
funct_out[5] <= funct_out.DB_MAX_OUTPUT_PORT_TYPE
update_pc <= update_pc.DB_MAX_OUTPUT_PORT_TYPE
update_mdr <= a_out.DB_MAX_OUTPUT_PORT_TYPE
set_epc <= set_epc.DB_MAX_OUTPUT_PORT_TYPE
set_cause <= set_cause.DB_MAX_OUTPUT_PORT_TYPE
exception <= a_out.DB_MAX_OUTPUT_PORT_TYPE
undefined_inst <= a_out.DB_MAX_OUTPUT_PORT_TYPE
decode => _pc_add_add.IN1
decode => a_out.IN1
decode => a_out.IN1


|p32m1|p32DecodeUnit:decodeunit|add32:pc_add
p_reset => _a1_p_reset.IN2
m_clock => _a1_m_clock.IN2
a[0] => _a0_a[0].IN1
a[1] => _a0_a[1].IN1
a[2] => _a0_a[2].IN1
a[3] => _a0_a[3].IN1
a[4] => _a0_a[4].IN1
a[5] => _a0_a[5].IN1
a[6] => _a0_a[6].IN1
a[7] => _a0_a[7].IN1
a[8] => _a0_a[8].IN1
a[9] => _a0_a[9].IN1
a[10] => _a0_a[10].IN1
a[11] => _a0_a[11].IN1
a[12] => _a0_a[12].IN1
a[13] => _a0_a[13].IN1
a[14] => _a0_a[14].IN1
a[15] => _a0_a[15].IN1
a[16] => _a1_a[0].IN1
a[17] => _a1_a[1].IN1
a[18] => _a1_a[2].IN1
a[19] => _a1_a[3].IN1
a[20] => _a1_a[4].IN1
a[21] => _a1_a[5].IN1
a[22] => _a1_a[6].IN1
a[23] => _a1_a[7].IN1
a[24] => _a1_a[8].IN1
a[25] => _a1_a[9].IN1
a[26] => _a1_a[10].IN1
a[27] => _a1_a[11].IN1
a[28] => _a1_a[12].IN1
a[29] => _a1_a[13].IN1
a[30] => _a1_a[14].IN1
a[31] => _a1_a[15].IN1
b[0] => _a0_b[0].IN1
b[1] => _a0_b[1].IN1
b[2] => _a0_b[2].IN1
b[3] => _a0_b[3].IN1
b[4] => _a0_b[4].IN1
b[5] => _a0_b[5].IN1
b[6] => _a0_b[6].IN1
b[7] => _a0_b[7].IN1
b[8] => _a0_b[8].IN1
b[9] => _a0_b[9].IN1
b[10] => _a0_b[10].IN1
b[11] => _a0_b[11].IN1
b[12] => _a0_b[12].IN1
b[13] => _a0_b[13].IN1
b[14] => _a0_b[14].IN1
b[15] => _a0_b[15].IN1
b[16] => _a1_b[0].IN1
b[17] => _a1_b[1].IN1
b[18] => _a1_b[2].IN1
b[19] => _a1_b[3].IN1
b[20] => _a1_b[4].IN1
b[21] => _a1_b[5].IN1
b[22] => _a1_b[6].IN1
b[23] => _a1_b[7].IN1
b[24] => _a1_b[8].IN1
b[25] => _a1_b[9].IN1
b[26] => _a1_b[10].IN1
b[27] => _a1_b[11].IN1
b[28] => _a1_b[12].IN1
b[29] => _a1_b[13].IN1
b[30] => _a1_b[14].IN1
b[31] => _a1_b[15].IN1
cin => _a0_ci.IN1
sum[0] <= add16:a0.out
sum[1] <= add16:a0.out
sum[2] <= add16:a0.out
sum[3] <= add16:a0.out
sum[4] <= add16:a0.out
sum[5] <= add16:a0.out
sum[6] <= add16:a0.out
sum[7] <= add16:a0.out
sum[8] <= add16:a0.out
sum[9] <= add16:a0.out
sum[10] <= add16:a0.out
sum[11] <= add16:a0.out
sum[12] <= add16:a0.out
sum[13] <= add16:a0.out
sum[14] <= add16:a0.out
sum[15] <= add16:a0.out
sum[16] <= add16:a1.out
sum[17] <= add16:a1.out
sum[18] <= add16:a1.out
sum[19] <= add16:a1.out
sum[20] <= add16:a1.out
sum[21] <= add16:a1.out
sum[22] <= add16:a1.out
sum[23] <= add16:a1.out
sum[24] <= add16:a1.out
sum[25] <= add16:a1.out
sum[26] <= add16:a1.out
sum[27] <= add16:a1.out
sum[28] <= add16:a1.out
sum[29] <= add16:a1.out
sum[30] <= add16:a1.out
sum[31] <= add16:a1.out
cout <= add16:a1.co
ov <= ov.DB_MAX_OUTPUT_PORT_TYPE
add => _a0_add.IN1
add => _a1_add.IN1


|p32m1|p32DecodeUnit:decodeunit|add32:pc_add|add16:a0
p_reset => _a1_p_reset.IN2
m_clock => _a1_m_clock.IN2
a[0] => _a0_a[0].IN1
a[1] => _a0_a[1].IN1
a[2] => _a0_a[2].IN1
a[3] => _a0_a[3].IN1
a[4] => _a0_a[4].IN1
a[5] => _a0_a[5].IN1
a[6] => _a0_a[6].IN1
a[7] => _a0_a[7].IN1
a[8] => _a1_a[0].IN1
a[9] => _a1_a[1].IN1
a[10] => _a1_a[2].IN1
a[11] => _a1_a[3].IN1
a[12] => _a1_a[4].IN1
a[13] => _a1_a[5].IN1
a[14] => _a1_a[6].IN1
a[15] => _a1_a[7].IN1
b[0] => _a0_b[0].IN1
b[1] => _a0_b[1].IN1
b[2] => _a0_b[2].IN1
b[3] => _a0_b[3].IN1
b[4] => _a0_b[4].IN1
b[5] => _a0_b[5].IN1
b[6] => _a0_b[6].IN1
b[7] => _a0_b[7].IN1
b[8] => _a1_b[0].IN1
b[9] => _a1_b[1].IN1
b[10] => _a1_b[2].IN1
b[11] => _a1_b[3].IN1
b[12] => _a1_b[4].IN1
b[13] => _a1_b[5].IN1
b[14] => _a1_b[6].IN1
b[15] => _a1_b[7].IN1
ci => _a0_ci.IN1
out[0] <= add8:a0.out
out[1] <= add8:a0.out
out[2] <= add8:a0.out
out[3] <= add8:a0.out
out[4] <= add8:a0.out
out[5] <= add8:a0.out
out[6] <= add8:a0.out
out[7] <= add8:a0.out
out[8] <= add8:a1.out
out[9] <= add8:a1.out
out[10] <= add8:a1.out
out[11] <= add8:a1.out
out[12] <= add8:a1.out
out[13] <= add8:a1.out
out[14] <= add8:a1.out
out[15] <= add8:a1.out
co <= add8:a1.co
ov <= ov.DB_MAX_OUTPUT_PORT_TYPE
add => _a0_add.IN1
add => _a1_add.IN1


|p32m1|p32DecodeUnit:decodeunit|add32:pc_add|add16:a0|add8:a0
p_reset => _a1_p_reset.IN2
m_clock => _a1_m_clock.IN2
a[0] => _a0_a[0].IN1
a[1] => _a0_a[1].IN1
a[2] => _a0_a[2].IN1
a[3] => _a0_a[3].IN1
a[4] => _a1_a[0].IN1
a[5] => _a1_a[1].IN1
a[6] => _a1_a[2].IN1
a[7] => _a1_a[3].IN1
b[0] => _a0_b[0].IN1
b[1] => _a0_b[1].IN1
b[2] => _a0_b[2].IN1
b[3] => _a0_b[3].IN1
b[4] => _a1_b[0].IN1
b[5] => _a1_b[1].IN1
b[6] => _a1_b[2].IN1
b[7] => _a1_b[3].IN1
ci => _a0_ci.IN1
out[0] <= add4:a0.out
out[1] <= add4:a0.out
out[2] <= add4:a0.out
out[3] <= add4:a0.out
out[4] <= add4:a1.out
out[5] <= add4:a1.out
out[6] <= add4:a1.out
out[7] <= add4:a1.out
co <= add4:a1.co
ov <= ov.DB_MAX_OUTPUT_PORT_TYPE
add => _a0_add.IN1
add => _a1_add.IN1


|p32m1|p32DecodeUnit:decodeunit|add32:pc_add|add16:a0|add8:a0|add4:a0
p_reset => _a1_p_reset.IN2
m_clock => _a1_m_clock.IN2
a[0] => _a0_a[0].IN1
a[1] => _a0_a[1].IN1
a[2] => _a1_a[0].IN1
a[3] => _a1_a[1].IN1
b[0] => _a0_b[0].IN1
b[1] => _a0_b[1].IN1
b[2] => _a1_b[0].IN1
b[3] => _a1_b[1].IN1
ci => _a0_ci.IN1
out[0] <= add2:a0.out
out[1] <= add2:a0.out
out[2] <= add2:a1.out
out[3] <= add2:a1.out
co <= add2:a1.co
add => _a0_add.IN1
add => _a1_add.IN1


|p32m1|p32DecodeUnit:decodeunit|add32:pc_add|add16:a0|add8:a0|add4:a0|add2:a0
p_reset => _a1_p_reset.IN2
m_clock => _a1_m_clock.IN2
a[0] => _a0_a.IN1
a[1] => _a1_a.IN1
b[0] => _a0_b.IN1
b[1] => _a1_b.IN1
ci => _a0_ci.IN1
out[0] <= fullAdder:a0.out
out[1] <= fullAdder:a1.out
co <= fullAdder:a1.co
add => _a0_add.IN1
add => _a1_add.IN1


|p32m1|p32DecodeUnit:decodeunit|add32:pc_add|add16:a0|add8:a0|add4:a0|add2:a0|fullAdder:a0
p_reset => ~NO_FANOUT~
m_clock => ~NO_FANOUT~
a => co.IN0
a => co.IN0
a => out.IN0
b => co.IN1
b => co.IN0
b => out.IN1
ci => co.IN1
ci => co.IN1
ci => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE
co <= co.DB_MAX_OUTPUT_PORT_TYPE
add => ~NO_FANOUT~


|p32m1|p32DecodeUnit:decodeunit|add32:pc_add|add16:a0|add8:a0|add4:a0|add2:a0|fullAdder:a1
p_reset => ~NO_FANOUT~
m_clock => ~NO_FANOUT~
a => co.IN0
a => co.IN0
a => out.IN0
b => co.IN1
b => co.IN0
b => out.IN1
ci => co.IN1
ci => co.IN1
ci => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE
co <= co.DB_MAX_OUTPUT_PORT_TYPE
add => ~NO_FANOUT~


|p32m1|p32DecodeUnit:decodeunit|add32:pc_add|add16:a0|add8:a0|add4:a0|add2:a1
p_reset => _a1_p_reset.IN2
m_clock => _a1_m_clock.IN2
a[0] => _a0_a.IN1
a[1] => _a1_a.IN1
b[0] => _a0_b.IN1
b[1] => _a1_b.IN1
ci => _a0_ci.IN1
out[0] <= fullAdder:a0.out
out[1] <= fullAdder:a1.out
co <= fullAdder:a1.co
add => _a0_add.IN1
add => _a1_add.IN1


|p32m1|p32DecodeUnit:decodeunit|add32:pc_add|add16:a0|add8:a0|add4:a0|add2:a1|fullAdder:a0
p_reset => ~NO_FANOUT~
m_clock => ~NO_FANOUT~
a => co.IN0
a => co.IN0
a => out.IN0
b => co.IN1
b => co.IN0
b => out.IN1
ci => co.IN1
ci => co.IN1
ci => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE
co <= co.DB_MAX_OUTPUT_PORT_TYPE
add => ~NO_FANOUT~


|p32m1|p32DecodeUnit:decodeunit|add32:pc_add|add16:a0|add8:a0|add4:a0|add2:a1|fullAdder:a1
p_reset => ~NO_FANOUT~
m_clock => ~NO_FANOUT~
a => co.IN0
a => co.IN0
a => out.IN0
b => co.IN1
b => co.IN0
b => out.IN1
ci => co.IN1
ci => co.IN1
ci => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE
co <= co.DB_MAX_OUTPUT_PORT_TYPE
add => ~NO_FANOUT~


|p32m1|p32DecodeUnit:decodeunit|add32:pc_add|add16:a0|add8:a0|add4:a1
p_reset => _a1_p_reset.IN2
m_clock => _a1_m_clock.IN2
a[0] => _a0_a[0].IN1
a[1] => _a0_a[1].IN1
a[2] => _a1_a[0].IN1
a[3] => _a1_a[1].IN1
b[0] => _a0_b[0].IN1
b[1] => _a0_b[1].IN1
b[2] => _a1_b[0].IN1
b[3] => _a1_b[1].IN1
ci => _a0_ci.IN1
out[0] <= add2:a0.out
out[1] <= add2:a0.out
out[2] <= add2:a1.out
out[3] <= add2:a1.out
co <= add2:a1.co
add => _a0_add.IN1
add => _a1_add.IN1


|p32m1|p32DecodeUnit:decodeunit|add32:pc_add|add16:a0|add8:a0|add4:a1|add2:a0
p_reset => _a1_p_reset.IN2
m_clock => _a1_m_clock.IN2
a[0] => _a0_a.IN1
a[1] => _a1_a.IN1
b[0] => _a0_b.IN1
b[1] => _a1_b.IN1
ci => _a0_ci.IN1
out[0] <= fullAdder:a0.out
out[1] <= fullAdder:a1.out
co <= fullAdder:a1.co
add => _a0_add.IN1
add => _a1_add.IN1


|p32m1|p32DecodeUnit:decodeunit|add32:pc_add|add16:a0|add8:a0|add4:a1|add2:a0|fullAdder:a0
p_reset => ~NO_FANOUT~
m_clock => ~NO_FANOUT~
a => co.IN0
a => co.IN0
a => out.IN0
b => co.IN1
b => co.IN0
b => out.IN1
ci => co.IN1
ci => co.IN1
ci => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE
co <= co.DB_MAX_OUTPUT_PORT_TYPE
add => ~NO_FANOUT~


|p32m1|p32DecodeUnit:decodeunit|add32:pc_add|add16:a0|add8:a0|add4:a1|add2:a0|fullAdder:a1
p_reset => ~NO_FANOUT~
m_clock => ~NO_FANOUT~
a => co.IN0
a => co.IN0
a => out.IN0
b => co.IN1
b => co.IN0
b => out.IN1
ci => co.IN1
ci => co.IN1
ci => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE
co <= co.DB_MAX_OUTPUT_PORT_TYPE
add => ~NO_FANOUT~


|p32m1|p32DecodeUnit:decodeunit|add32:pc_add|add16:a0|add8:a0|add4:a1|add2:a1
p_reset => _a1_p_reset.IN2
m_clock => _a1_m_clock.IN2
a[0] => _a0_a.IN1
a[1] => _a1_a.IN1
b[0] => _a0_b.IN1
b[1] => _a1_b.IN1
ci => _a0_ci.IN1
out[0] <= fullAdder:a0.out
out[1] <= fullAdder:a1.out
co <= fullAdder:a1.co
add => _a0_add.IN1
add => _a1_add.IN1


|p32m1|p32DecodeUnit:decodeunit|add32:pc_add|add16:a0|add8:a0|add4:a1|add2:a1|fullAdder:a0
p_reset => ~NO_FANOUT~
m_clock => ~NO_FANOUT~
a => co.IN0
a => co.IN0
a => out.IN0
b => co.IN1
b => co.IN0
b => out.IN1
ci => co.IN1
ci => co.IN1
ci => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE
co <= co.DB_MAX_OUTPUT_PORT_TYPE
add => ~NO_FANOUT~


|p32m1|p32DecodeUnit:decodeunit|add32:pc_add|add16:a0|add8:a0|add4:a1|add2:a1|fullAdder:a1
p_reset => ~NO_FANOUT~
m_clock => ~NO_FANOUT~
a => co.IN0
a => co.IN0
a => out.IN0
b => co.IN1
b => co.IN0
b => out.IN1
ci => co.IN1
ci => co.IN1
ci => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE
co <= co.DB_MAX_OUTPUT_PORT_TYPE
add => ~NO_FANOUT~


|p32m1|p32DecodeUnit:decodeunit|add32:pc_add|add16:a0|add8:a1
p_reset => _a1_p_reset.IN2
m_clock => _a1_m_clock.IN2
a[0] => _a0_a[0].IN1
a[1] => _a0_a[1].IN1
a[2] => _a0_a[2].IN1
a[3] => _a0_a[3].IN1
a[4] => _a1_a[0].IN1
a[5] => _a1_a[1].IN1
a[6] => _a1_a[2].IN1
a[7] => _a1_a[3].IN1
b[0] => _a0_b[0].IN1
b[1] => _a0_b[1].IN1
b[2] => _a0_b[2].IN1
b[3] => _a0_b[3].IN1
b[4] => _a1_b[0].IN1
b[5] => _a1_b[1].IN1
b[6] => _a1_b[2].IN1
b[7] => _a1_b[3].IN1
ci => _a0_ci.IN1
out[0] <= add4:a0.out
out[1] <= add4:a0.out
out[2] <= add4:a0.out
out[3] <= add4:a0.out
out[4] <= add4:a1.out
out[5] <= add4:a1.out
out[6] <= add4:a1.out
out[7] <= add4:a1.out
co <= add4:a1.co
ov <= ov.DB_MAX_OUTPUT_PORT_TYPE
add => _a0_add.IN1
add => _a1_add.IN1


|p32m1|p32DecodeUnit:decodeunit|add32:pc_add|add16:a0|add8:a1|add4:a0
p_reset => _a1_p_reset.IN2
m_clock => _a1_m_clock.IN2
a[0] => _a0_a[0].IN1
a[1] => _a0_a[1].IN1
a[2] => _a1_a[0].IN1
a[3] => _a1_a[1].IN1
b[0] => _a0_b[0].IN1
b[1] => _a0_b[1].IN1
b[2] => _a1_b[0].IN1
b[3] => _a1_b[1].IN1
ci => _a0_ci.IN1
out[0] <= add2:a0.out
out[1] <= add2:a0.out
out[2] <= add2:a1.out
out[3] <= add2:a1.out
co <= add2:a1.co
add => _a0_add.IN1
add => _a1_add.IN1


|p32m1|p32DecodeUnit:decodeunit|add32:pc_add|add16:a0|add8:a1|add4:a0|add2:a0
p_reset => _a1_p_reset.IN2
m_clock => _a1_m_clock.IN2
a[0] => _a0_a.IN1
a[1] => _a1_a.IN1
b[0] => _a0_b.IN1
b[1] => _a1_b.IN1
ci => _a0_ci.IN1
out[0] <= fullAdder:a0.out
out[1] <= fullAdder:a1.out
co <= fullAdder:a1.co
add => _a0_add.IN1
add => _a1_add.IN1


|p32m1|p32DecodeUnit:decodeunit|add32:pc_add|add16:a0|add8:a1|add4:a0|add2:a0|fullAdder:a0
p_reset => ~NO_FANOUT~
m_clock => ~NO_FANOUT~
a => co.IN0
a => co.IN0
a => out.IN0
b => co.IN1
b => co.IN0
b => out.IN1
ci => co.IN1
ci => co.IN1
ci => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE
co <= co.DB_MAX_OUTPUT_PORT_TYPE
add => ~NO_FANOUT~


|p32m1|p32DecodeUnit:decodeunit|add32:pc_add|add16:a0|add8:a1|add4:a0|add2:a0|fullAdder:a1
p_reset => ~NO_FANOUT~
m_clock => ~NO_FANOUT~
a => co.IN0
a => co.IN0
a => out.IN0
b => co.IN1
b => co.IN0
b => out.IN1
ci => co.IN1
ci => co.IN1
ci => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE
co <= co.DB_MAX_OUTPUT_PORT_TYPE
add => ~NO_FANOUT~


|p32m1|p32DecodeUnit:decodeunit|add32:pc_add|add16:a0|add8:a1|add4:a0|add2:a1
p_reset => _a1_p_reset.IN2
m_clock => _a1_m_clock.IN2
a[0] => _a0_a.IN1
a[1] => _a1_a.IN1
b[0] => _a0_b.IN1
b[1] => _a1_b.IN1
ci => _a0_ci.IN1
out[0] <= fullAdder:a0.out
out[1] <= fullAdder:a1.out
co <= fullAdder:a1.co
add => _a0_add.IN1
add => _a1_add.IN1


|p32m1|p32DecodeUnit:decodeunit|add32:pc_add|add16:a0|add8:a1|add4:a0|add2:a1|fullAdder:a0
p_reset => ~NO_FANOUT~
m_clock => ~NO_FANOUT~
a => co.IN0
a => co.IN0
a => out.IN0
b => co.IN1
b => co.IN0
b => out.IN1
ci => co.IN1
ci => co.IN1
ci => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE
co <= co.DB_MAX_OUTPUT_PORT_TYPE
add => ~NO_FANOUT~


|p32m1|p32DecodeUnit:decodeunit|add32:pc_add|add16:a0|add8:a1|add4:a0|add2:a1|fullAdder:a1
p_reset => ~NO_FANOUT~
m_clock => ~NO_FANOUT~
a => co.IN0
a => co.IN0
a => out.IN0
b => co.IN1
b => co.IN0
b => out.IN1
ci => co.IN1
ci => co.IN1
ci => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE
co <= co.DB_MAX_OUTPUT_PORT_TYPE
add => ~NO_FANOUT~


|p32m1|p32DecodeUnit:decodeunit|add32:pc_add|add16:a0|add8:a1|add4:a1
p_reset => _a1_p_reset.IN2
m_clock => _a1_m_clock.IN2
a[0] => _a0_a[0].IN1
a[1] => _a0_a[1].IN1
a[2] => _a1_a[0].IN1
a[3] => _a1_a[1].IN1
b[0] => _a0_b[0].IN1
b[1] => _a0_b[1].IN1
b[2] => _a1_b[0].IN1
b[3] => _a1_b[1].IN1
ci => _a0_ci.IN1
out[0] <= add2:a0.out
out[1] <= add2:a0.out
out[2] <= add2:a1.out
out[3] <= add2:a1.out
co <= add2:a1.co
add => _a0_add.IN1
add => _a1_add.IN1


|p32m1|p32DecodeUnit:decodeunit|add32:pc_add|add16:a0|add8:a1|add4:a1|add2:a0
p_reset => _a1_p_reset.IN2
m_clock => _a1_m_clock.IN2
a[0] => _a0_a.IN1
a[1] => _a1_a.IN1
b[0] => _a0_b.IN1
b[1] => _a1_b.IN1
ci => _a0_ci.IN1
out[0] <= fullAdder:a0.out
out[1] <= fullAdder:a1.out
co <= fullAdder:a1.co
add => _a0_add.IN1
add => _a1_add.IN1


|p32m1|p32DecodeUnit:decodeunit|add32:pc_add|add16:a0|add8:a1|add4:a1|add2:a0|fullAdder:a0
p_reset => ~NO_FANOUT~
m_clock => ~NO_FANOUT~
a => co.IN0
a => co.IN0
a => out.IN0
b => co.IN1
b => co.IN0
b => out.IN1
ci => co.IN1
ci => co.IN1
ci => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE
co <= co.DB_MAX_OUTPUT_PORT_TYPE
add => ~NO_FANOUT~


|p32m1|p32DecodeUnit:decodeunit|add32:pc_add|add16:a0|add8:a1|add4:a1|add2:a0|fullAdder:a1
p_reset => ~NO_FANOUT~
m_clock => ~NO_FANOUT~
a => co.IN0
a => co.IN0
a => out.IN0
b => co.IN1
b => co.IN0
b => out.IN1
ci => co.IN1
ci => co.IN1
ci => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE
co <= co.DB_MAX_OUTPUT_PORT_TYPE
add => ~NO_FANOUT~


|p32m1|p32DecodeUnit:decodeunit|add32:pc_add|add16:a0|add8:a1|add4:a1|add2:a1
p_reset => _a1_p_reset.IN2
m_clock => _a1_m_clock.IN2
a[0] => _a0_a.IN1
a[1] => _a1_a.IN1
b[0] => _a0_b.IN1
b[1] => _a1_b.IN1
ci => _a0_ci.IN1
out[0] <= fullAdder:a0.out
out[1] <= fullAdder:a1.out
co <= fullAdder:a1.co
add => _a0_add.IN1
add => _a1_add.IN1


|p32m1|p32DecodeUnit:decodeunit|add32:pc_add|add16:a0|add8:a1|add4:a1|add2:a1|fullAdder:a0
p_reset => ~NO_FANOUT~
m_clock => ~NO_FANOUT~
a => co.IN0
a => co.IN0
a => out.IN0
b => co.IN1
b => co.IN0
b => out.IN1
ci => co.IN1
ci => co.IN1
ci => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE
co <= co.DB_MAX_OUTPUT_PORT_TYPE
add => ~NO_FANOUT~


|p32m1|p32DecodeUnit:decodeunit|add32:pc_add|add16:a0|add8:a1|add4:a1|add2:a1|fullAdder:a1
p_reset => ~NO_FANOUT~
m_clock => ~NO_FANOUT~
a => co.IN0
a => co.IN0
a => out.IN0
b => co.IN1
b => co.IN0
b => out.IN1
ci => co.IN1
ci => co.IN1
ci => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE
co <= co.DB_MAX_OUTPUT_PORT_TYPE
add => ~NO_FANOUT~


|p32m1|p32DecodeUnit:decodeunit|add32:pc_add|add16:a1
p_reset => _a1_p_reset.IN2
m_clock => _a1_m_clock.IN2
a[0] => _a0_a[0].IN1
a[1] => _a0_a[1].IN1
a[2] => _a0_a[2].IN1
a[3] => _a0_a[3].IN1
a[4] => _a0_a[4].IN1
a[5] => _a0_a[5].IN1
a[6] => _a0_a[6].IN1
a[7] => _a0_a[7].IN1
a[8] => _a1_a[0].IN1
a[9] => _a1_a[1].IN1
a[10] => _a1_a[2].IN1
a[11] => _a1_a[3].IN1
a[12] => _a1_a[4].IN1
a[13] => _a1_a[5].IN1
a[14] => _a1_a[6].IN1
a[15] => _a1_a[7].IN1
b[0] => _a0_b[0].IN1
b[1] => _a0_b[1].IN1
b[2] => _a0_b[2].IN1
b[3] => _a0_b[3].IN1
b[4] => _a0_b[4].IN1
b[5] => _a0_b[5].IN1
b[6] => _a0_b[6].IN1
b[7] => _a0_b[7].IN1
b[8] => _a1_b[0].IN1
b[9] => _a1_b[1].IN1
b[10] => _a1_b[2].IN1
b[11] => _a1_b[3].IN1
b[12] => _a1_b[4].IN1
b[13] => _a1_b[5].IN1
b[14] => _a1_b[6].IN1
b[15] => _a1_b[7].IN1
ci => _a0_ci.IN1
out[0] <= add8:a0.out
out[1] <= add8:a0.out
out[2] <= add8:a0.out
out[3] <= add8:a0.out
out[4] <= add8:a0.out
out[5] <= add8:a0.out
out[6] <= add8:a0.out
out[7] <= add8:a0.out
out[8] <= add8:a1.out
out[9] <= add8:a1.out
out[10] <= add8:a1.out
out[11] <= add8:a1.out
out[12] <= add8:a1.out
out[13] <= add8:a1.out
out[14] <= add8:a1.out
out[15] <= add8:a1.out
co <= add8:a1.co
ov <= ov.DB_MAX_OUTPUT_PORT_TYPE
add => _a0_add.IN1
add => _a1_add.IN1


|p32m1|p32DecodeUnit:decodeunit|add32:pc_add|add16:a1|add8:a0
p_reset => _a1_p_reset.IN2
m_clock => _a1_m_clock.IN2
a[0] => _a0_a[0].IN1
a[1] => _a0_a[1].IN1
a[2] => _a0_a[2].IN1
a[3] => _a0_a[3].IN1
a[4] => _a1_a[0].IN1
a[5] => _a1_a[1].IN1
a[6] => _a1_a[2].IN1
a[7] => _a1_a[3].IN1
b[0] => _a0_b[0].IN1
b[1] => _a0_b[1].IN1
b[2] => _a0_b[2].IN1
b[3] => _a0_b[3].IN1
b[4] => _a1_b[0].IN1
b[5] => _a1_b[1].IN1
b[6] => _a1_b[2].IN1
b[7] => _a1_b[3].IN1
ci => _a0_ci.IN1
out[0] <= add4:a0.out
out[1] <= add4:a0.out
out[2] <= add4:a0.out
out[3] <= add4:a0.out
out[4] <= add4:a1.out
out[5] <= add4:a1.out
out[6] <= add4:a1.out
out[7] <= add4:a1.out
co <= add4:a1.co
ov <= ov.DB_MAX_OUTPUT_PORT_TYPE
add => _a0_add.IN1
add => _a1_add.IN1


|p32m1|p32DecodeUnit:decodeunit|add32:pc_add|add16:a1|add8:a0|add4:a0
p_reset => _a1_p_reset.IN2
m_clock => _a1_m_clock.IN2
a[0] => _a0_a[0].IN1
a[1] => _a0_a[1].IN1
a[2] => _a1_a[0].IN1
a[3] => _a1_a[1].IN1
b[0] => _a0_b[0].IN1
b[1] => _a0_b[1].IN1
b[2] => _a1_b[0].IN1
b[3] => _a1_b[1].IN1
ci => _a0_ci.IN1
out[0] <= add2:a0.out
out[1] <= add2:a0.out
out[2] <= add2:a1.out
out[3] <= add2:a1.out
co <= add2:a1.co
add => _a0_add.IN1
add => _a1_add.IN1


|p32m1|p32DecodeUnit:decodeunit|add32:pc_add|add16:a1|add8:a0|add4:a0|add2:a0
p_reset => _a1_p_reset.IN2
m_clock => _a1_m_clock.IN2
a[0] => _a0_a.IN1
a[1] => _a1_a.IN1
b[0] => _a0_b.IN1
b[1] => _a1_b.IN1
ci => _a0_ci.IN1
out[0] <= fullAdder:a0.out
out[1] <= fullAdder:a1.out
co <= fullAdder:a1.co
add => _a0_add.IN1
add => _a1_add.IN1


|p32m1|p32DecodeUnit:decodeunit|add32:pc_add|add16:a1|add8:a0|add4:a0|add2:a0|fullAdder:a0
p_reset => ~NO_FANOUT~
m_clock => ~NO_FANOUT~
a => co.IN0
a => co.IN0
a => out.IN0
b => co.IN1
b => co.IN0
b => out.IN1
ci => co.IN1
ci => co.IN1
ci => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE
co <= co.DB_MAX_OUTPUT_PORT_TYPE
add => ~NO_FANOUT~


|p32m1|p32DecodeUnit:decodeunit|add32:pc_add|add16:a1|add8:a0|add4:a0|add2:a0|fullAdder:a1
p_reset => ~NO_FANOUT~
m_clock => ~NO_FANOUT~
a => co.IN0
a => co.IN0
a => out.IN0
b => co.IN1
b => co.IN0
b => out.IN1
ci => co.IN1
ci => co.IN1
ci => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE
co <= co.DB_MAX_OUTPUT_PORT_TYPE
add => ~NO_FANOUT~


|p32m1|p32DecodeUnit:decodeunit|add32:pc_add|add16:a1|add8:a0|add4:a0|add2:a1
p_reset => _a1_p_reset.IN2
m_clock => _a1_m_clock.IN2
a[0] => _a0_a.IN1
a[1] => _a1_a.IN1
b[0] => _a0_b.IN1
b[1] => _a1_b.IN1
ci => _a0_ci.IN1
out[0] <= fullAdder:a0.out
out[1] <= fullAdder:a1.out
co <= fullAdder:a1.co
add => _a0_add.IN1
add => _a1_add.IN1


|p32m1|p32DecodeUnit:decodeunit|add32:pc_add|add16:a1|add8:a0|add4:a0|add2:a1|fullAdder:a0
p_reset => ~NO_FANOUT~
m_clock => ~NO_FANOUT~
a => co.IN0
a => co.IN0
a => out.IN0
b => co.IN1
b => co.IN0
b => out.IN1
ci => co.IN1
ci => co.IN1
ci => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE
co <= co.DB_MAX_OUTPUT_PORT_TYPE
add => ~NO_FANOUT~


|p32m1|p32DecodeUnit:decodeunit|add32:pc_add|add16:a1|add8:a0|add4:a0|add2:a1|fullAdder:a1
p_reset => ~NO_FANOUT~
m_clock => ~NO_FANOUT~
a => co.IN0
a => co.IN0
a => out.IN0
b => co.IN1
b => co.IN0
b => out.IN1
ci => co.IN1
ci => co.IN1
ci => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE
co <= co.DB_MAX_OUTPUT_PORT_TYPE
add => ~NO_FANOUT~


|p32m1|p32DecodeUnit:decodeunit|add32:pc_add|add16:a1|add8:a0|add4:a1
p_reset => _a1_p_reset.IN2
m_clock => _a1_m_clock.IN2
a[0] => _a0_a[0].IN1
a[1] => _a0_a[1].IN1
a[2] => _a1_a[0].IN1
a[3] => _a1_a[1].IN1
b[0] => _a0_b[0].IN1
b[1] => _a0_b[1].IN1
b[2] => _a1_b[0].IN1
b[3] => _a1_b[1].IN1
ci => _a0_ci.IN1
out[0] <= add2:a0.out
out[1] <= add2:a0.out
out[2] <= add2:a1.out
out[3] <= add2:a1.out
co <= add2:a1.co
add => _a0_add.IN1
add => _a1_add.IN1


|p32m1|p32DecodeUnit:decodeunit|add32:pc_add|add16:a1|add8:a0|add4:a1|add2:a0
p_reset => _a1_p_reset.IN2
m_clock => _a1_m_clock.IN2
a[0] => _a0_a.IN1
a[1] => _a1_a.IN1
b[0] => _a0_b.IN1
b[1] => _a1_b.IN1
ci => _a0_ci.IN1
out[0] <= fullAdder:a0.out
out[1] <= fullAdder:a1.out
co <= fullAdder:a1.co
add => _a0_add.IN1
add => _a1_add.IN1


|p32m1|p32DecodeUnit:decodeunit|add32:pc_add|add16:a1|add8:a0|add4:a1|add2:a0|fullAdder:a0
p_reset => ~NO_FANOUT~
m_clock => ~NO_FANOUT~
a => co.IN0
a => co.IN0
a => out.IN0
b => co.IN1
b => co.IN0
b => out.IN1
ci => co.IN1
ci => co.IN1
ci => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE
co <= co.DB_MAX_OUTPUT_PORT_TYPE
add => ~NO_FANOUT~


|p32m1|p32DecodeUnit:decodeunit|add32:pc_add|add16:a1|add8:a0|add4:a1|add2:a0|fullAdder:a1
p_reset => ~NO_FANOUT~
m_clock => ~NO_FANOUT~
a => co.IN0
a => co.IN0
a => out.IN0
b => co.IN1
b => co.IN0
b => out.IN1
ci => co.IN1
ci => co.IN1
ci => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE
co <= co.DB_MAX_OUTPUT_PORT_TYPE
add => ~NO_FANOUT~


|p32m1|p32DecodeUnit:decodeunit|add32:pc_add|add16:a1|add8:a0|add4:a1|add2:a1
p_reset => _a1_p_reset.IN2
m_clock => _a1_m_clock.IN2
a[0] => _a0_a.IN1
a[1] => _a1_a.IN1
b[0] => _a0_b.IN1
b[1] => _a1_b.IN1
ci => _a0_ci.IN1
out[0] <= fullAdder:a0.out
out[1] <= fullAdder:a1.out
co <= fullAdder:a1.co
add => _a0_add.IN1
add => _a1_add.IN1


|p32m1|p32DecodeUnit:decodeunit|add32:pc_add|add16:a1|add8:a0|add4:a1|add2:a1|fullAdder:a0
p_reset => ~NO_FANOUT~
m_clock => ~NO_FANOUT~
a => co.IN0
a => co.IN0
a => out.IN0
b => co.IN1
b => co.IN0
b => out.IN1
ci => co.IN1
ci => co.IN1
ci => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE
co <= co.DB_MAX_OUTPUT_PORT_TYPE
add => ~NO_FANOUT~


|p32m1|p32DecodeUnit:decodeunit|add32:pc_add|add16:a1|add8:a0|add4:a1|add2:a1|fullAdder:a1
p_reset => ~NO_FANOUT~
m_clock => ~NO_FANOUT~
a => co.IN0
a => co.IN0
a => out.IN0
b => co.IN1
b => co.IN0
b => out.IN1
ci => co.IN1
ci => co.IN1
ci => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE
co <= co.DB_MAX_OUTPUT_PORT_TYPE
add => ~NO_FANOUT~


|p32m1|p32DecodeUnit:decodeunit|add32:pc_add|add16:a1|add8:a1
p_reset => _a1_p_reset.IN2
m_clock => _a1_m_clock.IN2
a[0] => _a0_a[0].IN1
a[1] => _a0_a[1].IN1
a[2] => _a0_a[2].IN1
a[3] => _a0_a[3].IN1
a[4] => _a1_a[0].IN1
a[5] => _a1_a[1].IN1
a[6] => _a1_a[2].IN1
a[7] => _a1_a[3].IN1
b[0] => _a0_b[0].IN1
b[1] => _a0_b[1].IN1
b[2] => _a0_b[2].IN1
b[3] => _a0_b[3].IN1
b[4] => _a1_b[0].IN1
b[5] => _a1_b[1].IN1
b[6] => _a1_b[2].IN1
b[7] => _a1_b[3].IN1
ci => _a0_ci.IN1
out[0] <= add4:a0.out
out[1] <= add4:a0.out
out[2] <= add4:a0.out
out[3] <= add4:a0.out
out[4] <= add4:a1.out
out[5] <= add4:a1.out
out[6] <= add4:a1.out
out[7] <= add4:a1.out
co <= add4:a1.co
ov <= ov.DB_MAX_OUTPUT_PORT_TYPE
add => _a0_add.IN1
add => _a1_add.IN1


|p32m1|p32DecodeUnit:decodeunit|add32:pc_add|add16:a1|add8:a1|add4:a0
p_reset => _a1_p_reset.IN2
m_clock => _a1_m_clock.IN2
a[0] => _a0_a[0].IN1
a[1] => _a0_a[1].IN1
a[2] => _a1_a[0].IN1
a[3] => _a1_a[1].IN1
b[0] => _a0_b[0].IN1
b[1] => _a0_b[1].IN1
b[2] => _a1_b[0].IN1
b[3] => _a1_b[1].IN1
ci => _a0_ci.IN1
out[0] <= add2:a0.out
out[1] <= add2:a0.out
out[2] <= add2:a1.out
out[3] <= add2:a1.out
co <= add2:a1.co
add => _a0_add.IN1
add => _a1_add.IN1


|p32m1|p32DecodeUnit:decodeunit|add32:pc_add|add16:a1|add8:a1|add4:a0|add2:a0
p_reset => _a1_p_reset.IN2
m_clock => _a1_m_clock.IN2
a[0] => _a0_a.IN1
a[1] => _a1_a.IN1
b[0] => _a0_b.IN1
b[1] => _a1_b.IN1
ci => _a0_ci.IN1
out[0] <= fullAdder:a0.out
out[1] <= fullAdder:a1.out
co <= fullAdder:a1.co
add => _a0_add.IN1
add => _a1_add.IN1


|p32m1|p32DecodeUnit:decodeunit|add32:pc_add|add16:a1|add8:a1|add4:a0|add2:a0|fullAdder:a0
p_reset => ~NO_FANOUT~
m_clock => ~NO_FANOUT~
a => co.IN0
a => co.IN0
a => out.IN0
b => co.IN1
b => co.IN0
b => out.IN1
ci => co.IN1
ci => co.IN1
ci => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE
co <= co.DB_MAX_OUTPUT_PORT_TYPE
add => ~NO_FANOUT~


|p32m1|p32DecodeUnit:decodeunit|add32:pc_add|add16:a1|add8:a1|add4:a0|add2:a0|fullAdder:a1
p_reset => ~NO_FANOUT~
m_clock => ~NO_FANOUT~
a => co.IN0
a => co.IN0
a => out.IN0
b => co.IN1
b => co.IN0
b => out.IN1
ci => co.IN1
ci => co.IN1
ci => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE
co <= co.DB_MAX_OUTPUT_PORT_TYPE
add => ~NO_FANOUT~


|p32m1|p32DecodeUnit:decodeunit|add32:pc_add|add16:a1|add8:a1|add4:a0|add2:a1
p_reset => _a1_p_reset.IN2
m_clock => _a1_m_clock.IN2
a[0] => _a0_a.IN1
a[1] => _a1_a.IN1
b[0] => _a0_b.IN1
b[1] => _a1_b.IN1
ci => _a0_ci.IN1
out[0] <= fullAdder:a0.out
out[1] <= fullAdder:a1.out
co <= fullAdder:a1.co
add => _a0_add.IN1
add => _a1_add.IN1


|p32m1|p32DecodeUnit:decodeunit|add32:pc_add|add16:a1|add8:a1|add4:a0|add2:a1|fullAdder:a0
p_reset => ~NO_FANOUT~
m_clock => ~NO_FANOUT~
a => co.IN0
a => co.IN0
a => out.IN0
b => co.IN1
b => co.IN0
b => out.IN1
ci => co.IN1
ci => co.IN1
ci => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE
co <= co.DB_MAX_OUTPUT_PORT_TYPE
add => ~NO_FANOUT~


|p32m1|p32DecodeUnit:decodeunit|add32:pc_add|add16:a1|add8:a1|add4:a0|add2:a1|fullAdder:a1
p_reset => ~NO_FANOUT~
m_clock => ~NO_FANOUT~
a => co.IN0
a => co.IN0
a => out.IN0
b => co.IN1
b => co.IN0
b => out.IN1
ci => co.IN1
ci => co.IN1
ci => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE
co <= co.DB_MAX_OUTPUT_PORT_TYPE
add => ~NO_FANOUT~


|p32m1|p32DecodeUnit:decodeunit|add32:pc_add|add16:a1|add8:a1|add4:a1
p_reset => _a1_p_reset.IN2
m_clock => _a1_m_clock.IN2
a[0] => _a0_a[0].IN1
a[1] => _a0_a[1].IN1
a[2] => _a1_a[0].IN1
a[3] => _a1_a[1].IN1
b[0] => _a0_b[0].IN1
b[1] => _a0_b[1].IN1
b[2] => _a1_b[0].IN1
b[3] => _a1_b[1].IN1
ci => _a0_ci.IN1
out[0] <= add2:a0.out
out[1] <= add2:a0.out
out[2] <= add2:a1.out
out[3] <= add2:a1.out
co <= add2:a1.co
add => _a0_add.IN1
add => _a1_add.IN1


|p32m1|p32DecodeUnit:decodeunit|add32:pc_add|add16:a1|add8:a1|add4:a1|add2:a0
p_reset => _a1_p_reset.IN2
m_clock => _a1_m_clock.IN2
a[0] => _a0_a.IN1
a[1] => _a1_a.IN1
b[0] => _a0_b.IN1
b[1] => _a1_b.IN1
ci => _a0_ci.IN1
out[0] <= fullAdder:a0.out
out[1] <= fullAdder:a1.out
co <= fullAdder:a1.co
add => _a0_add.IN1
add => _a1_add.IN1


|p32m1|p32DecodeUnit:decodeunit|add32:pc_add|add16:a1|add8:a1|add4:a1|add2:a0|fullAdder:a0
p_reset => ~NO_FANOUT~
m_clock => ~NO_FANOUT~
a => co.IN0
a => co.IN0
a => out.IN0
b => co.IN1
b => co.IN0
b => out.IN1
ci => co.IN1
ci => co.IN1
ci => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE
co <= co.DB_MAX_OUTPUT_PORT_TYPE
add => ~NO_FANOUT~


|p32m1|p32DecodeUnit:decodeunit|add32:pc_add|add16:a1|add8:a1|add4:a1|add2:a0|fullAdder:a1
p_reset => ~NO_FANOUT~
m_clock => ~NO_FANOUT~
a => co.IN0
a => co.IN0
a => out.IN0
b => co.IN1
b => co.IN0
b => out.IN1
ci => co.IN1
ci => co.IN1
ci => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE
co <= co.DB_MAX_OUTPUT_PORT_TYPE
add => ~NO_FANOUT~


|p32m1|p32DecodeUnit:decodeunit|add32:pc_add|add16:a1|add8:a1|add4:a1|add2:a1
p_reset => _a1_p_reset.IN2
m_clock => _a1_m_clock.IN2
a[0] => _a0_a.IN1
a[1] => _a1_a.IN1
b[0] => _a0_b.IN1
b[1] => _a1_b.IN1
ci => _a0_ci.IN1
out[0] <= fullAdder:a0.out
out[1] <= fullAdder:a1.out
co <= fullAdder:a1.co
add => _a0_add.IN1
add => _a1_add.IN1


|p32m1|p32DecodeUnit:decodeunit|add32:pc_add|add16:a1|add8:a1|add4:a1|add2:a1|fullAdder:a0
p_reset => ~NO_FANOUT~
m_clock => ~NO_FANOUT~
a => co.IN0
a => co.IN0
a => out.IN0
b => co.IN1
b => co.IN0
b => out.IN1
ci => co.IN1
ci => co.IN1
ci => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE
co <= co.DB_MAX_OUTPUT_PORT_TYPE
add => ~NO_FANOUT~


|p32m1|p32DecodeUnit:decodeunit|add32:pc_add|add16:a1|add8:a1|add4:a1|add2:a1|fullAdder:a1
p_reset => ~NO_FANOUT~
m_clock => ~NO_FANOUT~
a => co.IN0
a => co.IN0
a => out.IN0
b => co.IN1
b => co.IN0
b => out.IN1
ci => co.IN1
ci => co.IN1
ci => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE
co <= co.DB_MAX_OUTPUT_PORT_TYPE
add => ~NO_FANOUT~


