# Reading C:/intelFPGA_lite/17.1/modelsim_ase/tcl/vsim/pref.tcl
# do cache_example_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/17.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/GitHub/I2P-Project/CA-Project {C:/Users/user/Documents/GitHub/I2P-Project/CA-Project/simple_ram.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:03:21 on Mar 30,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/GitHub/I2P-Project/CA-Project" C:/Users/user/Documents/GitHub/I2P-Project/CA-Project/simple_ram.v 
# -- Compiling module simple_ram
# 
# Top level modules:
# 	simple_ram
# End time: 09:03:21 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/GitHub/I2P-Project/CA-Project {C:/Users/user/Documents/GitHub/I2P-Project/CA-Project/cache_example.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:03:21 on Mar 30,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/GitHub/I2P-Project/CA-Project" C:/Users/user/Documents/GitHub/I2P-Project/CA-Project/cache_example.v 
# -- Compiling module cache_example
# 
# Top level modules:
# 	cache_example
# End time: 09:03:21 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/GitHub/I2P-Project/CA-Project {C:/Users/user/Documents/GitHub/I2P-Project/CA-Project/4way_cache.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:03:21 on Mar 30,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/GitHub/I2P-Project/CA-Project" C:/Users/user/Documents/GitHub/I2P-Project/CA-Project/4way_cache.v 
# -- Compiling module cache_4way
# 
# Top level modules:
# 	cache_4way
# End time: 09:03:21 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.cache_example
# vsim work.cache_example 
# Start time: 09:03:39 on Mar 30,2018
# Loading work.cache_example
# Loading work.cache_4way
# Loading work.simple_ram
quit -sim
# End time: 09:04:12 on Mar 30,2018, Elapsed time: 0:00:33
# Errors: 0, Warnings: 0
vsim work.cache_4way work.cache_example
# vsim work.cache_4way work.cache_example 
# Start time: 09:04:17 on Mar 30,2018
# Loading work.cache_4way
# Loading work.simple_ram
# Loading work.cache_example
add wave -position insertpoint sim:/cache_4way/*
add wave -position insertpoint sim:/cache_example/*
run
run
run
run
run
run
run
# End time: 09:05:53 on Mar 30,2018, Elapsed time: 0:01:36
# Errors: 0, Warnings: 0
